
BMS_Slave.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a460  080000c0  080000c0  000010c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000218  0800a520  0800a520  0000b520  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a738  0800a738  0000c060  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  0800a738  0800a738  0000c060  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  0800a738  0800a738  0000c060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a738  0800a738  0000b738  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a73c  0800a73c  0000b73c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  0800a740  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001d70  20000060  0800a7a0  0000c060  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001dd0  0800a7a0  0000cdd0  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000c060  2**0
                  CONTENTS, READONLY
 12 .debug_info   00019623  00000000  00000000  0000c088  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000382f  00000000  00000000  000256ab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000015b0  00000000  00000000  00028ee0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000109b  00000000  00000000  0002a490  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000043e6  00000000  00000000  0002b52b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001830d  00000000  00000000  0002f911  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c84d4  00000000  00000000  00047c1e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001100f2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005538  00000000  00000000  00110138  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000065  00000000  00000000  00115670  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000060 	.word	0x20000060
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0800a508 	.word	0x0800a508

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000064 	.word	0x20000064
 8000104:	0800a508 	.word	0x0800a508

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	@ 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			@ (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			@ (mov r8, r8)

08000220 <__aeabi_cfrcmple>:
 8000220:	4684      	mov	ip, r0
 8000222:	0008      	movs	r0, r1
 8000224:	4661      	mov	r1, ip
 8000226:	e7ff      	b.n	8000228 <__aeabi_cfcmpeq>

08000228 <__aeabi_cfcmpeq>:
 8000228:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800022a:	f000 fbe1 	bl	80009f0 <__lesf2>
 800022e:	2800      	cmp	r0, #0
 8000230:	d401      	bmi.n	8000236 <__aeabi_cfcmpeq+0xe>
 8000232:	2100      	movs	r1, #0
 8000234:	42c8      	cmn	r0, r1
 8000236:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000238 <__aeabi_fcmpeq>:
 8000238:	b510      	push	{r4, lr}
 800023a:	f000 fb69 	bl	8000910 <__eqsf2>
 800023e:	4240      	negs	r0, r0
 8000240:	3001      	adds	r0, #1
 8000242:	bd10      	pop	{r4, pc}

08000244 <__aeabi_fcmplt>:
 8000244:	b510      	push	{r4, lr}
 8000246:	f000 fbd3 	bl	80009f0 <__lesf2>
 800024a:	2800      	cmp	r0, #0
 800024c:	db01      	blt.n	8000252 <__aeabi_fcmplt+0xe>
 800024e:	2000      	movs	r0, #0
 8000250:	bd10      	pop	{r4, pc}
 8000252:	2001      	movs	r0, #1
 8000254:	bd10      	pop	{r4, pc}
 8000256:	46c0      	nop			@ (mov r8, r8)

08000258 <__aeabi_fcmple>:
 8000258:	b510      	push	{r4, lr}
 800025a:	f000 fbc9 	bl	80009f0 <__lesf2>
 800025e:	2800      	cmp	r0, #0
 8000260:	dd01      	ble.n	8000266 <__aeabi_fcmple+0xe>
 8000262:	2000      	movs	r0, #0
 8000264:	bd10      	pop	{r4, pc}
 8000266:	2001      	movs	r0, #1
 8000268:	bd10      	pop	{r4, pc}
 800026a:	46c0      	nop			@ (mov r8, r8)

0800026c <__aeabi_fcmpgt>:
 800026c:	b510      	push	{r4, lr}
 800026e:	f000 fb77 	bl	8000960 <__gesf2>
 8000272:	2800      	cmp	r0, #0
 8000274:	dc01      	bgt.n	800027a <__aeabi_fcmpgt+0xe>
 8000276:	2000      	movs	r0, #0
 8000278:	bd10      	pop	{r4, pc}
 800027a:	2001      	movs	r0, #1
 800027c:	bd10      	pop	{r4, pc}
 800027e:	46c0      	nop			@ (mov r8, r8)

08000280 <__aeabi_fcmpge>:
 8000280:	b510      	push	{r4, lr}
 8000282:	f000 fb6d 	bl	8000960 <__gesf2>
 8000286:	2800      	cmp	r0, #0
 8000288:	da01      	bge.n	800028e <__aeabi_fcmpge+0xe>
 800028a:	2000      	movs	r0, #0
 800028c:	bd10      	pop	{r4, pc}
 800028e:	2001      	movs	r0, #1
 8000290:	bd10      	pop	{r4, pc}
 8000292:	46c0      	nop			@ (mov r8, r8)

08000294 <__aeabi_f2uiz>:
 8000294:	219e      	movs	r1, #158	@ 0x9e
 8000296:	b510      	push	{r4, lr}
 8000298:	05c9      	lsls	r1, r1, #23
 800029a:	1c04      	adds	r4, r0, #0
 800029c:	f7ff fff0 	bl	8000280 <__aeabi_fcmpge>
 80002a0:	2800      	cmp	r0, #0
 80002a2:	d103      	bne.n	80002ac <__aeabi_f2uiz+0x18>
 80002a4:	1c20      	adds	r0, r4, #0
 80002a6:	f000 ffa9 	bl	80011fc <__aeabi_f2iz>
 80002aa:	bd10      	pop	{r4, pc}
 80002ac:	219e      	movs	r1, #158	@ 0x9e
 80002ae:	1c20      	adds	r0, r4, #0
 80002b0:	05c9      	lsls	r1, r1, #23
 80002b2:	f000 fd3f 	bl	8000d34 <__aeabi_fsub>
 80002b6:	f000 ffa1 	bl	80011fc <__aeabi_f2iz>
 80002ba:	2380      	movs	r3, #128	@ 0x80
 80002bc:	061b      	lsls	r3, r3, #24
 80002be:	469c      	mov	ip, r3
 80002c0:	4460      	add	r0, ip
 80002c2:	e7f2      	b.n	80002aa <__aeabi_f2uiz+0x16>

080002c4 <__aeabi_d2uiz>:
 80002c4:	b570      	push	{r4, r5, r6, lr}
 80002c6:	2200      	movs	r2, #0
 80002c8:	4b0c      	ldr	r3, [pc, #48]	@ (80002fc <__aeabi_d2uiz+0x38>)
 80002ca:	0004      	movs	r4, r0
 80002cc:	000d      	movs	r5, r1
 80002ce:	f002 fc9b 	bl	8002c08 <__aeabi_dcmpge>
 80002d2:	2800      	cmp	r0, #0
 80002d4:	d104      	bne.n	80002e0 <__aeabi_d2uiz+0x1c>
 80002d6:	0020      	movs	r0, r4
 80002d8:	0029      	movs	r1, r5
 80002da:	f002 fb2d 	bl	8002938 <__aeabi_d2iz>
 80002de:	bd70      	pop	{r4, r5, r6, pc}
 80002e0:	4b06      	ldr	r3, [pc, #24]	@ (80002fc <__aeabi_d2uiz+0x38>)
 80002e2:	2200      	movs	r2, #0
 80002e4:	0020      	movs	r0, r4
 80002e6:	0029      	movs	r1, r5
 80002e8:	f001 ff1c 	bl	8002124 <__aeabi_dsub>
 80002ec:	f002 fb24 	bl	8002938 <__aeabi_d2iz>
 80002f0:	2380      	movs	r3, #128	@ 0x80
 80002f2:	061b      	lsls	r3, r3, #24
 80002f4:	469c      	mov	ip, r3
 80002f6:	4460      	add	r0, ip
 80002f8:	e7f1      	b.n	80002de <__aeabi_d2uiz+0x1a>
 80002fa:	46c0      	nop			@ (mov r8, r8)
 80002fc:	41e00000 	.word	0x41e00000

08000300 <__aeabi_fadd>:
 8000300:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000302:	024b      	lsls	r3, r1, #9
 8000304:	0a5a      	lsrs	r2, r3, #9
 8000306:	4694      	mov	ip, r2
 8000308:	004a      	lsls	r2, r1, #1
 800030a:	0fc9      	lsrs	r1, r1, #31
 800030c:	46ce      	mov	lr, r9
 800030e:	4647      	mov	r7, r8
 8000310:	4689      	mov	r9, r1
 8000312:	0045      	lsls	r5, r0, #1
 8000314:	0246      	lsls	r6, r0, #9
 8000316:	0e2d      	lsrs	r5, r5, #24
 8000318:	0e12      	lsrs	r2, r2, #24
 800031a:	b580      	push	{r7, lr}
 800031c:	0999      	lsrs	r1, r3, #6
 800031e:	0a77      	lsrs	r7, r6, #9
 8000320:	0fc4      	lsrs	r4, r0, #31
 8000322:	09b6      	lsrs	r6, r6, #6
 8000324:	1aab      	subs	r3, r5, r2
 8000326:	454c      	cmp	r4, r9
 8000328:	d020      	beq.n	800036c <__aeabi_fadd+0x6c>
 800032a:	2b00      	cmp	r3, #0
 800032c:	dd0c      	ble.n	8000348 <__aeabi_fadd+0x48>
 800032e:	2a00      	cmp	r2, #0
 8000330:	d134      	bne.n	800039c <__aeabi_fadd+0x9c>
 8000332:	2900      	cmp	r1, #0
 8000334:	d02a      	beq.n	800038c <__aeabi_fadd+0x8c>
 8000336:	1e5a      	subs	r2, r3, #1
 8000338:	2b01      	cmp	r3, #1
 800033a:	d100      	bne.n	800033e <__aeabi_fadd+0x3e>
 800033c:	e08f      	b.n	800045e <__aeabi_fadd+0x15e>
 800033e:	2bff      	cmp	r3, #255	@ 0xff
 8000340:	d100      	bne.n	8000344 <__aeabi_fadd+0x44>
 8000342:	e0cd      	b.n	80004e0 <__aeabi_fadd+0x1e0>
 8000344:	0013      	movs	r3, r2
 8000346:	e02f      	b.n	80003a8 <__aeabi_fadd+0xa8>
 8000348:	2b00      	cmp	r3, #0
 800034a:	d060      	beq.n	800040e <__aeabi_fadd+0x10e>
 800034c:	1b53      	subs	r3, r2, r5
 800034e:	2d00      	cmp	r5, #0
 8000350:	d000      	beq.n	8000354 <__aeabi_fadd+0x54>
 8000352:	e0ee      	b.n	8000532 <__aeabi_fadd+0x232>
 8000354:	2e00      	cmp	r6, #0
 8000356:	d100      	bne.n	800035a <__aeabi_fadd+0x5a>
 8000358:	e13e      	b.n	80005d8 <__aeabi_fadd+0x2d8>
 800035a:	1e5c      	subs	r4, r3, #1
 800035c:	2b01      	cmp	r3, #1
 800035e:	d100      	bne.n	8000362 <__aeabi_fadd+0x62>
 8000360:	e16b      	b.n	800063a <__aeabi_fadd+0x33a>
 8000362:	2bff      	cmp	r3, #255	@ 0xff
 8000364:	d100      	bne.n	8000368 <__aeabi_fadd+0x68>
 8000366:	e0b9      	b.n	80004dc <__aeabi_fadd+0x1dc>
 8000368:	0023      	movs	r3, r4
 800036a:	e0e7      	b.n	800053c <__aeabi_fadd+0x23c>
 800036c:	2b00      	cmp	r3, #0
 800036e:	dc00      	bgt.n	8000372 <__aeabi_fadd+0x72>
 8000370:	e0a4      	b.n	80004bc <__aeabi_fadd+0x1bc>
 8000372:	2a00      	cmp	r2, #0
 8000374:	d069      	beq.n	800044a <__aeabi_fadd+0x14a>
 8000376:	2dff      	cmp	r5, #255	@ 0xff
 8000378:	d100      	bne.n	800037c <__aeabi_fadd+0x7c>
 800037a:	e0b1      	b.n	80004e0 <__aeabi_fadd+0x1e0>
 800037c:	2280      	movs	r2, #128	@ 0x80
 800037e:	04d2      	lsls	r2, r2, #19
 8000380:	4311      	orrs	r1, r2
 8000382:	2b1b      	cmp	r3, #27
 8000384:	dc00      	bgt.n	8000388 <__aeabi_fadd+0x88>
 8000386:	e0e9      	b.n	800055c <__aeabi_fadd+0x25c>
 8000388:	002b      	movs	r3, r5
 800038a:	3605      	adds	r6, #5
 800038c:	08f7      	lsrs	r7, r6, #3
 800038e:	2bff      	cmp	r3, #255	@ 0xff
 8000390:	d100      	bne.n	8000394 <__aeabi_fadd+0x94>
 8000392:	e0a5      	b.n	80004e0 <__aeabi_fadd+0x1e0>
 8000394:	027a      	lsls	r2, r7, #9
 8000396:	0a52      	lsrs	r2, r2, #9
 8000398:	b2d8      	uxtb	r0, r3
 800039a:	e030      	b.n	80003fe <__aeabi_fadd+0xfe>
 800039c:	2dff      	cmp	r5, #255	@ 0xff
 800039e:	d100      	bne.n	80003a2 <__aeabi_fadd+0xa2>
 80003a0:	e09e      	b.n	80004e0 <__aeabi_fadd+0x1e0>
 80003a2:	2280      	movs	r2, #128	@ 0x80
 80003a4:	04d2      	lsls	r2, r2, #19
 80003a6:	4311      	orrs	r1, r2
 80003a8:	2001      	movs	r0, #1
 80003aa:	2b1b      	cmp	r3, #27
 80003ac:	dc08      	bgt.n	80003c0 <__aeabi_fadd+0xc0>
 80003ae:	0008      	movs	r0, r1
 80003b0:	2220      	movs	r2, #32
 80003b2:	40d8      	lsrs	r0, r3
 80003b4:	1ad3      	subs	r3, r2, r3
 80003b6:	4099      	lsls	r1, r3
 80003b8:	000b      	movs	r3, r1
 80003ba:	1e5a      	subs	r2, r3, #1
 80003bc:	4193      	sbcs	r3, r2
 80003be:	4318      	orrs	r0, r3
 80003c0:	1a36      	subs	r6, r6, r0
 80003c2:	0173      	lsls	r3, r6, #5
 80003c4:	d400      	bmi.n	80003c8 <__aeabi_fadd+0xc8>
 80003c6:	e071      	b.n	80004ac <__aeabi_fadd+0x1ac>
 80003c8:	01b6      	lsls	r6, r6, #6
 80003ca:	09b7      	lsrs	r7, r6, #6
 80003cc:	0038      	movs	r0, r7
 80003ce:	f002 fc25 	bl	8002c1c <__clzsi2>
 80003d2:	003b      	movs	r3, r7
 80003d4:	3805      	subs	r0, #5
 80003d6:	4083      	lsls	r3, r0
 80003d8:	4285      	cmp	r5, r0
 80003da:	dd4d      	ble.n	8000478 <__aeabi_fadd+0x178>
 80003dc:	4eb4      	ldr	r6, [pc, #720]	@ (80006b0 <__aeabi_fadd+0x3b0>)
 80003de:	1a2d      	subs	r5, r5, r0
 80003e0:	401e      	ands	r6, r3
 80003e2:	075a      	lsls	r2, r3, #29
 80003e4:	d068      	beq.n	80004b8 <__aeabi_fadd+0x1b8>
 80003e6:	220f      	movs	r2, #15
 80003e8:	4013      	ands	r3, r2
 80003ea:	2b04      	cmp	r3, #4
 80003ec:	d064      	beq.n	80004b8 <__aeabi_fadd+0x1b8>
 80003ee:	3604      	adds	r6, #4
 80003f0:	0173      	lsls	r3, r6, #5
 80003f2:	d561      	bpl.n	80004b8 <__aeabi_fadd+0x1b8>
 80003f4:	1c68      	adds	r0, r5, #1
 80003f6:	2dfe      	cmp	r5, #254	@ 0xfe
 80003f8:	d154      	bne.n	80004a4 <__aeabi_fadd+0x1a4>
 80003fa:	20ff      	movs	r0, #255	@ 0xff
 80003fc:	2200      	movs	r2, #0
 80003fe:	05c0      	lsls	r0, r0, #23
 8000400:	4310      	orrs	r0, r2
 8000402:	07e4      	lsls	r4, r4, #31
 8000404:	4320      	orrs	r0, r4
 8000406:	bcc0      	pop	{r6, r7}
 8000408:	46b9      	mov	r9, r7
 800040a:	46b0      	mov	r8, r6
 800040c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800040e:	22fe      	movs	r2, #254	@ 0xfe
 8000410:	4690      	mov	r8, r2
 8000412:	1c68      	adds	r0, r5, #1
 8000414:	0002      	movs	r2, r0
 8000416:	4640      	mov	r0, r8
 8000418:	4210      	tst	r0, r2
 800041a:	d16b      	bne.n	80004f4 <__aeabi_fadd+0x1f4>
 800041c:	2d00      	cmp	r5, #0
 800041e:	d000      	beq.n	8000422 <__aeabi_fadd+0x122>
 8000420:	e0dd      	b.n	80005de <__aeabi_fadd+0x2de>
 8000422:	2e00      	cmp	r6, #0
 8000424:	d100      	bne.n	8000428 <__aeabi_fadd+0x128>
 8000426:	e102      	b.n	800062e <__aeabi_fadd+0x32e>
 8000428:	2900      	cmp	r1, #0
 800042a:	d0b3      	beq.n	8000394 <__aeabi_fadd+0x94>
 800042c:	2280      	movs	r2, #128	@ 0x80
 800042e:	1a77      	subs	r7, r6, r1
 8000430:	04d2      	lsls	r2, r2, #19
 8000432:	4217      	tst	r7, r2
 8000434:	d100      	bne.n	8000438 <__aeabi_fadd+0x138>
 8000436:	e136      	b.n	80006a6 <__aeabi_fadd+0x3a6>
 8000438:	464c      	mov	r4, r9
 800043a:	1b8e      	subs	r6, r1, r6
 800043c:	d061      	beq.n	8000502 <__aeabi_fadd+0x202>
 800043e:	2001      	movs	r0, #1
 8000440:	4216      	tst	r6, r2
 8000442:	d130      	bne.n	80004a6 <__aeabi_fadd+0x1a6>
 8000444:	2300      	movs	r3, #0
 8000446:	08f7      	lsrs	r7, r6, #3
 8000448:	e7a4      	b.n	8000394 <__aeabi_fadd+0x94>
 800044a:	2900      	cmp	r1, #0
 800044c:	d09e      	beq.n	800038c <__aeabi_fadd+0x8c>
 800044e:	1e5a      	subs	r2, r3, #1
 8000450:	2b01      	cmp	r3, #1
 8000452:	d100      	bne.n	8000456 <__aeabi_fadd+0x156>
 8000454:	e0ca      	b.n	80005ec <__aeabi_fadd+0x2ec>
 8000456:	2bff      	cmp	r3, #255	@ 0xff
 8000458:	d042      	beq.n	80004e0 <__aeabi_fadd+0x1e0>
 800045a:	0013      	movs	r3, r2
 800045c:	e791      	b.n	8000382 <__aeabi_fadd+0x82>
 800045e:	1a71      	subs	r1, r6, r1
 8000460:	014b      	lsls	r3, r1, #5
 8000462:	d400      	bmi.n	8000466 <__aeabi_fadd+0x166>
 8000464:	e0d1      	b.n	800060a <__aeabi_fadd+0x30a>
 8000466:	018f      	lsls	r7, r1, #6
 8000468:	09bf      	lsrs	r7, r7, #6
 800046a:	0038      	movs	r0, r7
 800046c:	f002 fbd6 	bl	8002c1c <__clzsi2>
 8000470:	003b      	movs	r3, r7
 8000472:	3805      	subs	r0, #5
 8000474:	4083      	lsls	r3, r0
 8000476:	2501      	movs	r5, #1
 8000478:	2220      	movs	r2, #32
 800047a:	1b40      	subs	r0, r0, r5
 800047c:	3001      	adds	r0, #1
 800047e:	1a12      	subs	r2, r2, r0
 8000480:	001e      	movs	r6, r3
 8000482:	4093      	lsls	r3, r2
 8000484:	40c6      	lsrs	r6, r0
 8000486:	1e5a      	subs	r2, r3, #1
 8000488:	4193      	sbcs	r3, r2
 800048a:	431e      	orrs	r6, r3
 800048c:	d039      	beq.n	8000502 <__aeabi_fadd+0x202>
 800048e:	0773      	lsls	r3, r6, #29
 8000490:	d100      	bne.n	8000494 <__aeabi_fadd+0x194>
 8000492:	e11b      	b.n	80006cc <__aeabi_fadd+0x3cc>
 8000494:	230f      	movs	r3, #15
 8000496:	2500      	movs	r5, #0
 8000498:	4033      	ands	r3, r6
 800049a:	2b04      	cmp	r3, #4
 800049c:	d1a7      	bne.n	80003ee <__aeabi_fadd+0xee>
 800049e:	2001      	movs	r0, #1
 80004a0:	0172      	lsls	r2, r6, #5
 80004a2:	d57c      	bpl.n	800059e <__aeabi_fadd+0x29e>
 80004a4:	b2c0      	uxtb	r0, r0
 80004a6:	01b2      	lsls	r2, r6, #6
 80004a8:	0a52      	lsrs	r2, r2, #9
 80004aa:	e7a8      	b.n	80003fe <__aeabi_fadd+0xfe>
 80004ac:	0773      	lsls	r3, r6, #29
 80004ae:	d003      	beq.n	80004b8 <__aeabi_fadd+0x1b8>
 80004b0:	230f      	movs	r3, #15
 80004b2:	4033      	ands	r3, r6
 80004b4:	2b04      	cmp	r3, #4
 80004b6:	d19a      	bne.n	80003ee <__aeabi_fadd+0xee>
 80004b8:	002b      	movs	r3, r5
 80004ba:	e767      	b.n	800038c <__aeabi_fadd+0x8c>
 80004bc:	2b00      	cmp	r3, #0
 80004be:	d023      	beq.n	8000508 <__aeabi_fadd+0x208>
 80004c0:	1b53      	subs	r3, r2, r5
 80004c2:	2d00      	cmp	r5, #0
 80004c4:	d17b      	bne.n	80005be <__aeabi_fadd+0x2be>
 80004c6:	2e00      	cmp	r6, #0
 80004c8:	d100      	bne.n	80004cc <__aeabi_fadd+0x1cc>
 80004ca:	e086      	b.n	80005da <__aeabi_fadd+0x2da>
 80004cc:	1e5d      	subs	r5, r3, #1
 80004ce:	2b01      	cmp	r3, #1
 80004d0:	d100      	bne.n	80004d4 <__aeabi_fadd+0x1d4>
 80004d2:	e08b      	b.n	80005ec <__aeabi_fadd+0x2ec>
 80004d4:	2bff      	cmp	r3, #255	@ 0xff
 80004d6:	d002      	beq.n	80004de <__aeabi_fadd+0x1de>
 80004d8:	002b      	movs	r3, r5
 80004da:	e075      	b.n	80005c8 <__aeabi_fadd+0x2c8>
 80004dc:	464c      	mov	r4, r9
 80004de:	4667      	mov	r7, ip
 80004e0:	2f00      	cmp	r7, #0
 80004e2:	d100      	bne.n	80004e6 <__aeabi_fadd+0x1e6>
 80004e4:	e789      	b.n	80003fa <__aeabi_fadd+0xfa>
 80004e6:	2280      	movs	r2, #128	@ 0x80
 80004e8:	03d2      	lsls	r2, r2, #15
 80004ea:	433a      	orrs	r2, r7
 80004ec:	0252      	lsls	r2, r2, #9
 80004ee:	20ff      	movs	r0, #255	@ 0xff
 80004f0:	0a52      	lsrs	r2, r2, #9
 80004f2:	e784      	b.n	80003fe <__aeabi_fadd+0xfe>
 80004f4:	1a77      	subs	r7, r6, r1
 80004f6:	017b      	lsls	r3, r7, #5
 80004f8:	d46b      	bmi.n	80005d2 <__aeabi_fadd+0x2d2>
 80004fa:	2f00      	cmp	r7, #0
 80004fc:	d000      	beq.n	8000500 <__aeabi_fadd+0x200>
 80004fe:	e765      	b.n	80003cc <__aeabi_fadd+0xcc>
 8000500:	2400      	movs	r4, #0
 8000502:	2000      	movs	r0, #0
 8000504:	2200      	movs	r2, #0
 8000506:	e77a      	b.n	80003fe <__aeabi_fadd+0xfe>
 8000508:	22fe      	movs	r2, #254	@ 0xfe
 800050a:	1c6b      	adds	r3, r5, #1
 800050c:	421a      	tst	r2, r3
 800050e:	d149      	bne.n	80005a4 <__aeabi_fadd+0x2a4>
 8000510:	2d00      	cmp	r5, #0
 8000512:	d000      	beq.n	8000516 <__aeabi_fadd+0x216>
 8000514:	e09f      	b.n	8000656 <__aeabi_fadd+0x356>
 8000516:	2e00      	cmp	r6, #0
 8000518:	d100      	bne.n	800051c <__aeabi_fadd+0x21c>
 800051a:	e0ba      	b.n	8000692 <__aeabi_fadd+0x392>
 800051c:	2900      	cmp	r1, #0
 800051e:	d100      	bne.n	8000522 <__aeabi_fadd+0x222>
 8000520:	e0cf      	b.n	80006c2 <__aeabi_fadd+0x3c2>
 8000522:	1872      	adds	r2, r6, r1
 8000524:	0153      	lsls	r3, r2, #5
 8000526:	d400      	bmi.n	800052a <__aeabi_fadd+0x22a>
 8000528:	e0cd      	b.n	80006c6 <__aeabi_fadd+0x3c6>
 800052a:	0192      	lsls	r2, r2, #6
 800052c:	2001      	movs	r0, #1
 800052e:	0a52      	lsrs	r2, r2, #9
 8000530:	e765      	b.n	80003fe <__aeabi_fadd+0xfe>
 8000532:	2aff      	cmp	r2, #255	@ 0xff
 8000534:	d0d2      	beq.n	80004dc <__aeabi_fadd+0x1dc>
 8000536:	2080      	movs	r0, #128	@ 0x80
 8000538:	04c0      	lsls	r0, r0, #19
 800053a:	4306      	orrs	r6, r0
 800053c:	2001      	movs	r0, #1
 800053e:	2b1b      	cmp	r3, #27
 8000540:	dc08      	bgt.n	8000554 <__aeabi_fadd+0x254>
 8000542:	0030      	movs	r0, r6
 8000544:	2420      	movs	r4, #32
 8000546:	40d8      	lsrs	r0, r3
 8000548:	1ae3      	subs	r3, r4, r3
 800054a:	409e      	lsls	r6, r3
 800054c:	0033      	movs	r3, r6
 800054e:	1e5c      	subs	r4, r3, #1
 8000550:	41a3      	sbcs	r3, r4
 8000552:	4318      	orrs	r0, r3
 8000554:	464c      	mov	r4, r9
 8000556:	0015      	movs	r5, r2
 8000558:	1a0e      	subs	r6, r1, r0
 800055a:	e732      	b.n	80003c2 <__aeabi_fadd+0xc2>
 800055c:	0008      	movs	r0, r1
 800055e:	2220      	movs	r2, #32
 8000560:	40d8      	lsrs	r0, r3
 8000562:	1ad3      	subs	r3, r2, r3
 8000564:	4099      	lsls	r1, r3
 8000566:	000b      	movs	r3, r1
 8000568:	1e5a      	subs	r2, r3, #1
 800056a:	4193      	sbcs	r3, r2
 800056c:	4303      	orrs	r3, r0
 800056e:	18f6      	adds	r6, r6, r3
 8000570:	0173      	lsls	r3, r6, #5
 8000572:	d59b      	bpl.n	80004ac <__aeabi_fadd+0x1ac>
 8000574:	3501      	adds	r5, #1
 8000576:	2dff      	cmp	r5, #255	@ 0xff
 8000578:	d100      	bne.n	800057c <__aeabi_fadd+0x27c>
 800057a:	e73e      	b.n	80003fa <__aeabi_fadd+0xfa>
 800057c:	2301      	movs	r3, #1
 800057e:	494d      	ldr	r1, [pc, #308]	@ (80006b4 <__aeabi_fadd+0x3b4>)
 8000580:	0872      	lsrs	r2, r6, #1
 8000582:	4033      	ands	r3, r6
 8000584:	400a      	ands	r2, r1
 8000586:	431a      	orrs	r2, r3
 8000588:	0016      	movs	r6, r2
 800058a:	0753      	lsls	r3, r2, #29
 800058c:	d004      	beq.n	8000598 <__aeabi_fadd+0x298>
 800058e:	230f      	movs	r3, #15
 8000590:	4013      	ands	r3, r2
 8000592:	2b04      	cmp	r3, #4
 8000594:	d000      	beq.n	8000598 <__aeabi_fadd+0x298>
 8000596:	e72a      	b.n	80003ee <__aeabi_fadd+0xee>
 8000598:	0173      	lsls	r3, r6, #5
 800059a:	d500      	bpl.n	800059e <__aeabi_fadd+0x29e>
 800059c:	e72a      	b.n	80003f4 <__aeabi_fadd+0xf4>
 800059e:	002b      	movs	r3, r5
 80005a0:	08f7      	lsrs	r7, r6, #3
 80005a2:	e6f7      	b.n	8000394 <__aeabi_fadd+0x94>
 80005a4:	2bff      	cmp	r3, #255	@ 0xff
 80005a6:	d100      	bne.n	80005aa <__aeabi_fadd+0x2aa>
 80005a8:	e727      	b.n	80003fa <__aeabi_fadd+0xfa>
 80005aa:	1871      	adds	r1, r6, r1
 80005ac:	0849      	lsrs	r1, r1, #1
 80005ae:	074a      	lsls	r2, r1, #29
 80005b0:	d02f      	beq.n	8000612 <__aeabi_fadd+0x312>
 80005b2:	220f      	movs	r2, #15
 80005b4:	400a      	ands	r2, r1
 80005b6:	2a04      	cmp	r2, #4
 80005b8:	d02b      	beq.n	8000612 <__aeabi_fadd+0x312>
 80005ba:	1d0e      	adds	r6, r1, #4
 80005bc:	e6e6      	b.n	800038c <__aeabi_fadd+0x8c>
 80005be:	2aff      	cmp	r2, #255	@ 0xff
 80005c0:	d08d      	beq.n	80004de <__aeabi_fadd+0x1de>
 80005c2:	2080      	movs	r0, #128	@ 0x80
 80005c4:	04c0      	lsls	r0, r0, #19
 80005c6:	4306      	orrs	r6, r0
 80005c8:	2b1b      	cmp	r3, #27
 80005ca:	dd24      	ble.n	8000616 <__aeabi_fadd+0x316>
 80005cc:	0013      	movs	r3, r2
 80005ce:	1d4e      	adds	r6, r1, #5
 80005d0:	e6dc      	b.n	800038c <__aeabi_fadd+0x8c>
 80005d2:	464c      	mov	r4, r9
 80005d4:	1b8f      	subs	r7, r1, r6
 80005d6:	e6f9      	b.n	80003cc <__aeabi_fadd+0xcc>
 80005d8:	464c      	mov	r4, r9
 80005da:	000e      	movs	r6, r1
 80005dc:	e6d6      	b.n	800038c <__aeabi_fadd+0x8c>
 80005de:	2e00      	cmp	r6, #0
 80005e0:	d149      	bne.n	8000676 <__aeabi_fadd+0x376>
 80005e2:	2900      	cmp	r1, #0
 80005e4:	d068      	beq.n	80006b8 <__aeabi_fadd+0x3b8>
 80005e6:	4667      	mov	r7, ip
 80005e8:	464c      	mov	r4, r9
 80005ea:	e77c      	b.n	80004e6 <__aeabi_fadd+0x1e6>
 80005ec:	1870      	adds	r0, r6, r1
 80005ee:	0143      	lsls	r3, r0, #5
 80005f0:	d574      	bpl.n	80006dc <__aeabi_fadd+0x3dc>
 80005f2:	4930      	ldr	r1, [pc, #192]	@ (80006b4 <__aeabi_fadd+0x3b4>)
 80005f4:	0840      	lsrs	r0, r0, #1
 80005f6:	4001      	ands	r1, r0
 80005f8:	0743      	lsls	r3, r0, #29
 80005fa:	d009      	beq.n	8000610 <__aeabi_fadd+0x310>
 80005fc:	230f      	movs	r3, #15
 80005fe:	4003      	ands	r3, r0
 8000600:	2b04      	cmp	r3, #4
 8000602:	d005      	beq.n	8000610 <__aeabi_fadd+0x310>
 8000604:	2302      	movs	r3, #2
 8000606:	1d0e      	adds	r6, r1, #4
 8000608:	e6c0      	b.n	800038c <__aeabi_fadd+0x8c>
 800060a:	2301      	movs	r3, #1
 800060c:	08cf      	lsrs	r7, r1, #3
 800060e:	e6c1      	b.n	8000394 <__aeabi_fadd+0x94>
 8000610:	2302      	movs	r3, #2
 8000612:	08cf      	lsrs	r7, r1, #3
 8000614:	e6be      	b.n	8000394 <__aeabi_fadd+0x94>
 8000616:	2520      	movs	r5, #32
 8000618:	0030      	movs	r0, r6
 800061a:	40d8      	lsrs	r0, r3
 800061c:	1aeb      	subs	r3, r5, r3
 800061e:	409e      	lsls	r6, r3
 8000620:	0033      	movs	r3, r6
 8000622:	1e5d      	subs	r5, r3, #1
 8000624:	41ab      	sbcs	r3, r5
 8000626:	4303      	orrs	r3, r0
 8000628:	0015      	movs	r5, r2
 800062a:	185e      	adds	r6, r3, r1
 800062c:	e7a0      	b.n	8000570 <__aeabi_fadd+0x270>
 800062e:	2900      	cmp	r1, #0
 8000630:	d100      	bne.n	8000634 <__aeabi_fadd+0x334>
 8000632:	e765      	b.n	8000500 <__aeabi_fadd+0x200>
 8000634:	464c      	mov	r4, r9
 8000636:	4667      	mov	r7, ip
 8000638:	e6ac      	b.n	8000394 <__aeabi_fadd+0x94>
 800063a:	1b8f      	subs	r7, r1, r6
 800063c:	017b      	lsls	r3, r7, #5
 800063e:	d52e      	bpl.n	800069e <__aeabi_fadd+0x39e>
 8000640:	01bf      	lsls	r7, r7, #6
 8000642:	09bf      	lsrs	r7, r7, #6
 8000644:	0038      	movs	r0, r7
 8000646:	f002 fae9 	bl	8002c1c <__clzsi2>
 800064a:	003b      	movs	r3, r7
 800064c:	3805      	subs	r0, #5
 800064e:	4083      	lsls	r3, r0
 8000650:	464c      	mov	r4, r9
 8000652:	3501      	adds	r5, #1
 8000654:	e710      	b.n	8000478 <__aeabi_fadd+0x178>
 8000656:	2e00      	cmp	r6, #0
 8000658:	d100      	bne.n	800065c <__aeabi_fadd+0x35c>
 800065a:	e740      	b.n	80004de <__aeabi_fadd+0x1de>
 800065c:	2900      	cmp	r1, #0
 800065e:	d100      	bne.n	8000662 <__aeabi_fadd+0x362>
 8000660:	e741      	b.n	80004e6 <__aeabi_fadd+0x1e6>
 8000662:	2380      	movs	r3, #128	@ 0x80
 8000664:	03db      	lsls	r3, r3, #15
 8000666:	429f      	cmp	r7, r3
 8000668:	d200      	bcs.n	800066c <__aeabi_fadd+0x36c>
 800066a:	e73c      	b.n	80004e6 <__aeabi_fadd+0x1e6>
 800066c:	459c      	cmp	ip, r3
 800066e:	d300      	bcc.n	8000672 <__aeabi_fadd+0x372>
 8000670:	e739      	b.n	80004e6 <__aeabi_fadd+0x1e6>
 8000672:	4667      	mov	r7, ip
 8000674:	e737      	b.n	80004e6 <__aeabi_fadd+0x1e6>
 8000676:	2900      	cmp	r1, #0
 8000678:	d100      	bne.n	800067c <__aeabi_fadd+0x37c>
 800067a:	e734      	b.n	80004e6 <__aeabi_fadd+0x1e6>
 800067c:	2380      	movs	r3, #128	@ 0x80
 800067e:	03db      	lsls	r3, r3, #15
 8000680:	429f      	cmp	r7, r3
 8000682:	d200      	bcs.n	8000686 <__aeabi_fadd+0x386>
 8000684:	e72f      	b.n	80004e6 <__aeabi_fadd+0x1e6>
 8000686:	459c      	cmp	ip, r3
 8000688:	d300      	bcc.n	800068c <__aeabi_fadd+0x38c>
 800068a:	e72c      	b.n	80004e6 <__aeabi_fadd+0x1e6>
 800068c:	464c      	mov	r4, r9
 800068e:	4667      	mov	r7, ip
 8000690:	e729      	b.n	80004e6 <__aeabi_fadd+0x1e6>
 8000692:	2900      	cmp	r1, #0
 8000694:	d100      	bne.n	8000698 <__aeabi_fadd+0x398>
 8000696:	e734      	b.n	8000502 <__aeabi_fadd+0x202>
 8000698:	2300      	movs	r3, #0
 800069a:	08cf      	lsrs	r7, r1, #3
 800069c:	e67a      	b.n	8000394 <__aeabi_fadd+0x94>
 800069e:	464c      	mov	r4, r9
 80006a0:	2301      	movs	r3, #1
 80006a2:	08ff      	lsrs	r7, r7, #3
 80006a4:	e676      	b.n	8000394 <__aeabi_fadd+0x94>
 80006a6:	2f00      	cmp	r7, #0
 80006a8:	d100      	bne.n	80006ac <__aeabi_fadd+0x3ac>
 80006aa:	e729      	b.n	8000500 <__aeabi_fadd+0x200>
 80006ac:	08ff      	lsrs	r7, r7, #3
 80006ae:	e671      	b.n	8000394 <__aeabi_fadd+0x94>
 80006b0:	fbffffff 	.word	0xfbffffff
 80006b4:	7dffffff 	.word	0x7dffffff
 80006b8:	2280      	movs	r2, #128	@ 0x80
 80006ba:	2400      	movs	r4, #0
 80006bc:	20ff      	movs	r0, #255	@ 0xff
 80006be:	03d2      	lsls	r2, r2, #15
 80006c0:	e69d      	b.n	80003fe <__aeabi_fadd+0xfe>
 80006c2:	2300      	movs	r3, #0
 80006c4:	e666      	b.n	8000394 <__aeabi_fadd+0x94>
 80006c6:	2300      	movs	r3, #0
 80006c8:	08d7      	lsrs	r7, r2, #3
 80006ca:	e663      	b.n	8000394 <__aeabi_fadd+0x94>
 80006cc:	2001      	movs	r0, #1
 80006ce:	0172      	lsls	r2, r6, #5
 80006d0:	d500      	bpl.n	80006d4 <__aeabi_fadd+0x3d4>
 80006d2:	e6e7      	b.n	80004a4 <__aeabi_fadd+0x1a4>
 80006d4:	0031      	movs	r1, r6
 80006d6:	2300      	movs	r3, #0
 80006d8:	08cf      	lsrs	r7, r1, #3
 80006da:	e65b      	b.n	8000394 <__aeabi_fadd+0x94>
 80006dc:	2301      	movs	r3, #1
 80006de:	08c7      	lsrs	r7, r0, #3
 80006e0:	e658      	b.n	8000394 <__aeabi_fadd+0x94>
 80006e2:	46c0      	nop			@ (mov r8, r8)

080006e4 <__aeabi_fdiv>:
 80006e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80006e6:	4646      	mov	r6, r8
 80006e8:	464f      	mov	r7, r9
 80006ea:	46d6      	mov	lr, sl
 80006ec:	0245      	lsls	r5, r0, #9
 80006ee:	b5c0      	push	{r6, r7, lr}
 80006f0:	0fc3      	lsrs	r3, r0, #31
 80006f2:	0047      	lsls	r7, r0, #1
 80006f4:	4698      	mov	r8, r3
 80006f6:	1c0e      	adds	r6, r1, #0
 80006f8:	0a6d      	lsrs	r5, r5, #9
 80006fa:	0e3f      	lsrs	r7, r7, #24
 80006fc:	d05b      	beq.n	80007b6 <__aeabi_fdiv+0xd2>
 80006fe:	2fff      	cmp	r7, #255	@ 0xff
 8000700:	d021      	beq.n	8000746 <__aeabi_fdiv+0x62>
 8000702:	2380      	movs	r3, #128	@ 0x80
 8000704:	00ed      	lsls	r5, r5, #3
 8000706:	04db      	lsls	r3, r3, #19
 8000708:	431d      	orrs	r5, r3
 800070a:	2300      	movs	r3, #0
 800070c:	4699      	mov	r9, r3
 800070e:	469a      	mov	sl, r3
 8000710:	3f7f      	subs	r7, #127	@ 0x7f
 8000712:	0274      	lsls	r4, r6, #9
 8000714:	0073      	lsls	r3, r6, #1
 8000716:	0a64      	lsrs	r4, r4, #9
 8000718:	0e1b      	lsrs	r3, r3, #24
 800071a:	0ff6      	lsrs	r6, r6, #31
 800071c:	2b00      	cmp	r3, #0
 800071e:	d020      	beq.n	8000762 <__aeabi_fdiv+0x7e>
 8000720:	2bff      	cmp	r3, #255	@ 0xff
 8000722:	d043      	beq.n	80007ac <__aeabi_fdiv+0xc8>
 8000724:	2280      	movs	r2, #128	@ 0x80
 8000726:	2000      	movs	r0, #0
 8000728:	00e4      	lsls	r4, r4, #3
 800072a:	04d2      	lsls	r2, r2, #19
 800072c:	4314      	orrs	r4, r2
 800072e:	3b7f      	subs	r3, #127	@ 0x7f
 8000730:	4642      	mov	r2, r8
 8000732:	1aff      	subs	r7, r7, r3
 8000734:	464b      	mov	r3, r9
 8000736:	4072      	eors	r2, r6
 8000738:	2b0f      	cmp	r3, #15
 800073a:	d900      	bls.n	800073e <__aeabi_fdiv+0x5a>
 800073c:	e09d      	b.n	800087a <__aeabi_fdiv+0x196>
 800073e:	4971      	ldr	r1, [pc, #452]	@ (8000904 <__aeabi_fdiv+0x220>)
 8000740:	009b      	lsls	r3, r3, #2
 8000742:	58cb      	ldr	r3, [r1, r3]
 8000744:	469f      	mov	pc, r3
 8000746:	2d00      	cmp	r5, #0
 8000748:	d15a      	bne.n	8000800 <__aeabi_fdiv+0x11c>
 800074a:	2308      	movs	r3, #8
 800074c:	4699      	mov	r9, r3
 800074e:	3b06      	subs	r3, #6
 8000750:	0274      	lsls	r4, r6, #9
 8000752:	469a      	mov	sl, r3
 8000754:	0073      	lsls	r3, r6, #1
 8000756:	27ff      	movs	r7, #255	@ 0xff
 8000758:	0a64      	lsrs	r4, r4, #9
 800075a:	0e1b      	lsrs	r3, r3, #24
 800075c:	0ff6      	lsrs	r6, r6, #31
 800075e:	2b00      	cmp	r3, #0
 8000760:	d1de      	bne.n	8000720 <__aeabi_fdiv+0x3c>
 8000762:	2c00      	cmp	r4, #0
 8000764:	d13b      	bne.n	80007de <__aeabi_fdiv+0xfa>
 8000766:	2301      	movs	r3, #1
 8000768:	4642      	mov	r2, r8
 800076a:	4649      	mov	r1, r9
 800076c:	4072      	eors	r2, r6
 800076e:	4319      	orrs	r1, r3
 8000770:	290e      	cmp	r1, #14
 8000772:	d818      	bhi.n	80007a6 <__aeabi_fdiv+0xc2>
 8000774:	4864      	ldr	r0, [pc, #400]	@ (8000908 <__aeabi_fdiv+0x224>)
 8000776:	0089      	lsls	r1, r1, #2
 8000778:	5841      	ldr	r1, [r0, r1]
 800077a:	468f      	mov	pc, r1
 800077c:	4653      	mov	r3, sl
 800077e:	2b02      	cmp	r3, #2
 8000780:	d100      	bne.n	8000784 <__aeabi_fdiv+0xa0>
 8000782:	e0b8      	b.n	80008f6 <__aeabi_fdiv+0x212>
 8000784:	2b03      	cmp	r3, #3
 8000786:	d06e      	beq.n	8000866 <__aeabi_fdiv+0x182>
 8000788:	4642      	mov	r2, r8
 800078a:	002c      	movs	r4, r5
 800078c:	2b01      	cmp	r3, #1
 800078e:	d140      	bne.n	8000812 <__aeabi_fdiv+0x12e>
 8000790:	2000      	movs	r0, #0
 8000792:	2400      	movs	r4, #0
 8000794:	05c0      	lsls	r0, r0, #23
 8000796:	4320      	orrs	r0, r4
 8000798:	07d2      	lsls	r2, r2, #31
 800079a:	4310      	orrs	r0, r2
 800079c:	bce0      	pop	{r5, r6, r7}
 800079e:	46ba      	mov	sl, r7
 80007a0:	46b1      	mov	r9, r6
 80007a2:	46a8      	mov	r8, r5
 80007a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80007a6:	20ff      	movs	r0, #255	@ 0xff
 80007a8:	2400      	movs	r4, #0
 80007aa:	e7f3      	b.n	8000794 <__aeabi_fdiv+0xb0>
 80007ac:	2c00      	cmp	r4, #0
 80007ae:	d120      	bne.n	80007f2 <__aeabi_fdiv+0x10e>
 80007b0:	2302      	movs	r3, #2
 80007b2:	3fff      	subs	r7, #255	@ 0xff
 80007b4:	e7d8      	b.n	8000768 <__aeabi_fdiv+0x84>
 80007b6:	2d00      	cmp	r5, #0
 80007b8:	d105      	bne.n	80007c6 <__aeabi_fdiv+0xe2>
 80007ba:	2304      	movs	r3, #4
 80007bc:	4699      	mov	r9, r3
 80007be:	3b03      	subs	r3, #3
 80007c0:	2700      	movs	r7, #0
 80007c2:	469a      	mov	sl, r3
 80007c4:	e7a5      	b.n	8000712 <__aeabi_fdiv+0x2e>
 80007c6:	0028      	movs	r0, r5
 80007c8:	f002 fa28 	bl	8002c1c <__clzsi2>
 80007cc:	2776      	movs	r7, #118	@ 0x76
 80007ce:	1f43      	subs	r3, r0, #5
 80007d0:	409d      	lsls	r5, r3
 80007d2:	2300      	movs	r3, #0
 80007d4:	427f      	negs	r7, r7
 80007d6:	4699      	mov	r9, r3
 80007d8:	469a      	mov	sl, r3
 80007da:	1a3f      	subs	r7, r7, r0
 80007dc:	e799      	b.n	8000712 <__aeabi_fdiv+0x2e>
 80007de:	0020      	movs	r0, r4
 80007e0:	f002 fa1c 	bl	8002c1c <__clzsi2>
 80007e4:	1f43      	subs	r3, r0, #5
 80007e6:	409c      	lsls	r4, r3
 80007e8:	2376      	movs	r3, #118	@ 0x76
 80007ea:	425b      	negs	r3, r3
 80007ec:	1a1b      	subs	r3, r3, r0
 80007ee:	2000      	movs	r0, #0
 80007f0:	e79e      	b.n	8000730 <__aeabi_fdiv+0x4c>
 80007f2:	2303      	movs	r3, #3
 80007f4:	464a      	mov	r2, r9
 80007f6:	431a      	orrs	r2, r3
 80007f8:	4691      	mov	r9, r2
 80007fa:	2003      	movs	r0, #3
 80007fc:	33fc      	adds	r3, #252	@ 0xfc
 80007fe:	e797      	b.n	8000730 <__aeabi_fdiv+0x4c>
 8000800:	230c      	movs	r3, #12
 8000802:	4699      	mov	r9, r3
 8000804:	3b09      	subs	r3, #9
 8000806:	27ff      	movs	r7, #255	@ 0xff
 8000808:	469a      	mov	sl, r3
 800080a:	e782      	b.n	8000712 <__aeabi_fdiv+0x2e>
 800080c:	2803      	cmp	r0, #3
 800080e:	d02c      	beq.n	800086a <__aeabi_fdiv+0x186>
 8000810:	0032      	movs	r2, r6
 8000812:	0038      	movs	r0, r7
 8000814:	307f      	adds	r0, #127	@ 0x7f
 8000816:	2800      	cmp	r0, #0
 8000818:	dd47      	ble.n	80008aa <__aeabi_fdiv+0x1c6>
 800081a:	0763      	lsls	r3, r4, #29
 800081c:	d004      	beq.n	8000828 <__aeabi_fdiv+0x144>
 800081e:	230f      	movs	r3, #15
 8000820:	4023      	ands	r3, r4
 8000822:	2b04      	cmp	r3, #4
 8000824:	d000      	beq.n	8000828 <__aeabi_fdiv+0x144>
 8000826:	3404      	adds	r4, #4
 8000828:	0123      	lsls	r3, r4, #4
 800082a:	d503      	bpl.n	8000834 <__aeabi_fdiv+0x150>
 800082c:	0038      	movs	r0, r7
 800082e:	4b37      	ldr	r3, [pc, #220]	@ (800090c <__aeabi_fdiv+0x228>)
 8000830:	3080      	adds	r0, #128	@ 0x80
 8000832:	401c      	ands	r4, r3
 8000834:	28fe      	cmp	r0, #254	@ 0xfe
 8000836:	dcb6      	bgt.n	80007a6 <__aeabi_fdiv+0xc2>
 8000838:	01a4      	lsls	r4, r4, #6
 800083a:	0a64      	lsrs	r4, r4, #9
 800083c:	b2c0      	uxtb	r0, r0
 800083e:	e7a9      	b.n	8000794 <__aeabi_fdiv+0xb0>
 8000840:	2480      	movs	r4, #128	@ 0x80
 8000842:	2200      	movs	r2, #0
 8000844:	20ff      	movs	r0, #255	@ 0xff
 8000846:	03e4      	lsls	r4, r4, #15
 8000848:	e7a4      	b.n	8000794 <__aeabi_fdiv+0xb0>
 800084a:	2380      	movs	r3, #128	@ 0x80
 800084c:	03db      	lsls	r3, r3, #15
 800084e:	421d      	tst	r5, r3
 8000850:	d001      	beq.n	8000856 <__aeabi_fdiv+0x172>
 8000852:	421c      	tst	r4, r3
 8000854:	d00b      	beq.n	800086e <__aeabi_fdiv+0x18a>
 8000856:	2480      	movs	r4, #128	@ 0x80
 8000858:	03e4      	lsls	r4, r4, #15
 800085a:	432c      	orrs	r4, r5
 800085c:	0264      	lsls	r4, r4, #9
 800085e:	4642      	mov	r2, r8
 8000860:	20ff      	movs	r0, #255	@ 0xff
 8000862:	0a64      	lsrs	r4, r4, #9
 8000864:	e796      	b.n	8000794 <__aeabi_fdiv+0xb0>
 8000866:	4646      	mov	r6, r8
 8000868:	002c      	movs	r4, r5
 800086a:	2380      	movs	r3, #128	@ 0x80
 800086c:	03db      	lsls	r3, r3, #15
 800086e:	431c      	orrs	r4, r3
 8000870:	0264      	lsls	r4, r4, #9
 8000872:	0032      	movs	r2, r6
 8000874:	20ff      	movs	r0, #255	@ 0xff
 8000876:	0a64      	lsrs	r4, r4, #9
 8000878:	e78c      	b.n	8000794 <__aeabi_fdiv+0xb0>
 800087a:	016d      	lsls	r5, r5, #5
 800087c:	0160      	lsls	r0, r4, #5
 800087e:	4285      	cmp	r5, r0
 8000880:	d22d      	bcs.n	80008de <__aeabi_fdiv+0x1fa>
 8000882:	231b      	movs	r3, #27
 8000884:	2400      	movs	r4, #0
 8000886:	3f01      	subs	r7, #1
 8000888:	2601      	movs	r6, #1
 800088a:	0029      	movs	r1, r5
 800088c:	0064      	lsls	r4, r4, #1
 800088e:	006d      	lsls	r5, r5, #1
 8000890:	2900      	cmp	r1, #0
 8000892:	db01      	blt.n	8000898 <__aeabi_fdiv+0x1b4>
 8000894:	4285      	cmp	r5, r0
 8000896:	d301      	bcc.n	800089c <__aeabi_fdiv+0x1b8>
 8000898:	1a2d      	subs	r5, r5, r0
 800089a:	4334      	orrs	r4, r6
 800089c:	3b01      	subs	r3, #1
 800089e:	2b00      	cmp	r3, #0
 80008a0:	d1f3      	bne.n	800088a <__aeabi_fdiv+0x1a6>
 80008a2:	1e6b      	subs	r3, r5, #1
 80008a4:	419d      	sbcs	r5, r3
 80008a6:	432c      	orrs	r4, r5
 80008a8:	e7b3      	b.n	8000812 <__aeabi_fdiv+0x12e>
 80008aa:	2301      	movs	r3, #1
 80008ac:	1a1b      	subs	r3, r3, r0
 80008ae:	2b1b      	cmp	r3, #27
 80008b0:	dd00      	ble.n	80008b4 <__aeabi_fdiv+0x1d0>
 80008b2:	e76d      	b.n	8000790 <__aeabi_fdiv+0xac>
 80008b4:	0021      	movs	r1, r4
 80008b6:	379e      	adds	r7, #158	@ 0x9e
 80008b8:	40d9      	lsrs	r1, r3
 80008ba:	40bc      	lsls	r4, r7
 80008bc:	000b      	movs	r3, r1
 80008be:	1e61      	subs	r1, r4, #1
 80008c0:	418c      	sbcs	r4, r1
 80008c2:	4323      	orrs	r3, r4
 80008c4:	0759      	lsls	r1, r3, #29
 80008c6:	d004      	beq.n	80008d2 <__aeabi_fdiv+0x1ee>
 80008c8:	210f      	movs	r1, #15
 80008ca:	4019      	ands	r1, r3
 80008cc:	2904      	cmp	r1, #4
 80008ce:	d000      	beq.n	80008d2 <__aeabi_fdiv+0x1ee>
 80008d0:	3304      	adds	r3, #4
 80008d2:	0159      	lsls	r1, r3, #5
 80008d4:	d413      	bmi.n	80008fe <__aeabi_fdiv+0x21a>
 80008d6:	019b      	lsls	r3, r3, #6
 80008d8:	2000      	movs	r0, #0
 80008da:	0a5c      	lsrs	r4, r3, #9
 80008dc:	e75a      	b.n	8000794 <__aeabi_fdiv+0xb0>
 80008de:	231a      	movs	r3, #26
 80008e0:	2401      	movs	r4, #1
 80008e2:	1a2d      	subs	r5, r5, r0
 80008e4:	e7d0      	b.n	8000888 <__aeabi_fdiv+0x1a4>
 80008e6:	1e98      	subs	r0, r3, #2
 80008e8:	4243      	negs	r3, r0
 80008ea:	4158      	adcs	r0, r3
 80008ec:	4240      	negs	r0, r0
 80008ee:	0032      	movs	r2, r6
 80008f0:	2400      	movs	r4, #0
 80008f2:	b2c0      	uxtb	r0, r0
 80008f4:	e74e      	b.n	8000794 <__aeabi_fdiv+0xb0>
 80008f6:	4642      	mov	r2, r8
 80008f8:	20ff      	movs	r0, #255	@ 0xff
 80008fa:	2400      	movs	r4, #0
 80008fc:	e74a      	b.n	8000794 <__aeabi_fdiv+0xb0>
 80008fe:	2001      	movs	r0, #1
 8000900:	2400      	movs	r4, #0
 8000902:	e747      	b.n	8000794 <__aeabi_fdiv+0xb0>
 8000904:	0800a578 	.word	0x0800a578
 8000908:	0800a5b8 	.word	0x0800a5b8
 800090c:	f7ffffff 	.word	0xf7ffffff

08000910 <__eqsf2>:
 8000910:	b570      	push	{r4, r5, r6, lr}
 8000912:	0042      	lsls	r2, r0, #1
 8000914:	024e      	lsls	r6, r1, #9
 8000916:	004c      	lsls	r4, r1, #1
 8000918:	0245      	lsls	r5, r0, #9
 800091a:	0a6d      	lsrs	r5, r5, #9
 800091c:	0e12      	lsrs	r2, r2, #24
 800091e:	0fc3      	lsrs	r3, r0, #31
 8000920:	0a76      	lsrs	r6, r6, #9
 8000922:	0e24      	lsrs	r4, r4, #24
 8000924:	0fc9      	lsrs	r1, r1, #31
 8000926:	2aff      	cmp	r2, #255	@ 0xff
 8000928:	d010      	beq.n	800094c <__eqsf2+0x3c>
 800092a:	2cff      	cmp	r4, #255	@ 0xff
 800092c:	d00c      	beq.n	8000948 <__eqsf2+0x38>
 800092e:	2001      	movs	r0, #1
 8000930:	42a2      	cmp	r2, r4
 8000932:	d10a      	bne.n	800094a <__eqsf2+0x3a>
 8000934:	42b5      	cmp	r5, r6
 8000936:	d108      	bne.n	800094a <__eqsf2+0x3a>
 8000938:	428b      	cmp	r3, r1
 800093a:	d00f      	beq.n	800095c <__eqsf2+0x4c>
 800093c:	2a00      	cmp	r2, #0
 800093e:	d104      	bne.n	800094a <__eqsf2+0x3a>
 8000940:	0028      	movs	r0, r5
 8000942:	1e43      	subs	r3, r0, #1
 8000944:	4198      	sbcs	r0, r3
 8000946:	e000      	b.n	800094a <__eqsf2+0x3a>
 8000948:	2001      	movs	r0, #1
 800094a:	bd70      	pop	{r4, r5, r6, pc}
 800094c:	2001      	movs	r0, #1
 800094e:	2cff      	cmp	r4, #255	@ 0xff
 8000950:	d1fb      	bne.n	800094a <__eqsf2+0x3a>
 8000952:	4335      	orrs	r5, r6
 8000954:	d1f9      	bne.n	800094a <__eqsf2+0x3a>
 8000956:	404b      	eors	r3, r1
 8000958:	0018      	movs	r0, r3
 800095a:	e7f6      	b.n	800094a <__eqsf2+0x3a>
 800095c:	2000      	movs	r0, #0
 800095e:	e7f4      	b.n	800094a <__eqsf2+0x3a>

08000960 <__gesf2>:
 8000960:	b530      	push	{r4, r5, lr}
 8000962:	0042      	lsls	r2, r0, #1
 8000964:	0244      	lsls	r4, r0, #9
 8000966:	024d      	lsls	r5, r1, #9
 8000968:	0fc3      	lsrs	r3, r0, #31
 800096a:	0048      	lsls	r0, r1, #1
 800096c:	0a64      	lsrs	r4, r4, #9
 800096e:	0e12      	lsrs	r2, r2, #24
 8000970:	0a6d      	lsrs	r5, r5, #9
 8000972:	0e00      	lsrs	r0, r0, #24
 8000974:	0fc9      	lsrs	r1, r1, #31
 8000976:	2aff      	cmp	r2, #255	@ 0xff
 8000978:	d018      	beq.n	80009ac <__gesf2+0x4c>
 800097a:	28ff      	cmp	r0, #255	@ 0xff
 800097c:	d00a      	beq.n	8000994 <__gesf2+0x34>
 800097e:	2a00      	cmp	r2, #0
 8000980:	d11e      	bne.n	80009c0 <__gesf2+0x60>
 8000982:	2800      	cmp	r0, #0
 8000984:	d10a      	bne.n	800099c <__gesf2+0x3c>
 8000986:	2d00      	cmp	r5, #0
 8000988:	d029      	beq.n	80009de <__gesf2+0x7e>
 800098a:	2c00      	cmp	r4, #0
 800098c:	d12d      	bne.n	80009ea <__gesf2+0x8a>
 800098e:	0048      	lsls	r0, r1, #1
 8000990:	3801      	subs	r0, #1
 8000992:	bd30      	pop	{r4, r5, pc}
 8000994:	2d00      	cmp	r5, #0
 8000996:	d125      	bne.n	80009e4 <__gesf2+0x84>
 8000998:	2a00      	cmp	r2, #0
 800099a:	d101      	bne.n	80009a0 <__gesf2+0x40>
 800099c:	2c00      	cmp	r4, #0
 800099e:	d0f6      	beq.n	800098e <__gesf2+0x2e>
 80009a0:	428b      	cmp	r3, r1
 80009a2:	d019      	beq.n	80009d8 <__gesf2+0x78>
 80009a4:	2001      	movs	r0, #1
 80009a6:	425b      	negs	r3, r3
 80009a8:	4318      	orrs	r0, r3
 80009aa:	e7f2      	b.n	8000992 <__gesf2+0x32>
 80009ac:	2c00      	cmp	r4, #0
 80009ae:	d119      	bne.n	80009e4 <__gesf2+0x84>
 80009b0:	28ff      	cmp	r0, #255	@ 0xff
 80009b2:	d1f7      	bne.n	80009a4 <__gesf2+0x44>
 80009b4:	2d00      	cmp	r5, #0
 80009b6:	d115      	bne.n	80009e4 <__gesf2+0x84>
 80009b8:	2000      	movs	r0, #0
 80009ba:	428b      	cmp	r3, r1
 80009bc:	d1f2      	bne.n	80009a4 <__gesf2+0x44>
 80009be:	e7e8      	b.n	8000992 <__gesf2+0x32>
 80009c0:	2800      	cmp	r0, #0
 80009c2:	d0ef      	beq.n	80009a4 <__gesf2+0x44>
 80009c4:	428b      	cmp	r3, r1
 80009c6:	d1ed      	bne.n	80009a4 <__gesf2+0x44>
 80009c8:	4282      	cmp	r2, r0
 80009ca:	dceb      	bgt.n	80009a4 <__gesf2+0x44>
 80009cc:	db04      	blt.n	80009d8 <__gesf2+0x78>
 80009ce:	42ac      	cmp	r4, r5
 80009d0:	d8e8      	bhi.n	80009a4 <__gesf2+0x44>
 80009d2:	2000      	movs	r0, #0
 80009d4:	42ac      	cmp	r4, r5
 80009d6:	d2dc      	bcs.n	8000992 <__gesf2+0x32>
 80009d8:	0058      	lsls	r0, r3, #1
 80009da:	3801      	subs	r0, #1
 80009dc:	e7d9      	b.n	8000992 <__gesf2+0x32>
 80009de:	2c00      	cmp	r4, #0
 80009e0:	d0d7      	beq.n	8000992 <__gesf2+0x32>
 80009e2:	e7df      	b.n	80009a4 <__gesf2+0x44>
 80009e4:	2002      	movs	r0, #2
 80009e6:	4240      	negs	r0, r0
 80009e8:	e7d3      	b.n	8000992 <__gesf2+0x32>
 80009ea:	428b      	cmp	r3, r1
 80009ec:	d1da      	bne.n	80009a4 <__gesf2+0x44>
 80009ee:	e7ee      	b.n	80009ce <__gesf2+0x6e>

080009f0 <__lesf2>:
 80009f0:	b530      	push	{r4, r5, lr}
 80009f2:	0042      	lsls	r2, r0, #1
 80009f4:	0244      	lsls	r4, r0, #9
 80009f6:	024d      	lsls	r5, r1, #9
 80009f8:	0fc3      	lsrs	r3, r0, #31
 80009fa:	0048      	lsls	r0, r1, #1
 80009fc:	0a64      	lsrs	r4, r4, #9
 80009fe:	0e12      	lsrs	r2, r2, #24
 8000a00:	0a6d      	lsrs	r5, r5, #9
 8000a02:	0e00      	lsrs	r0, r0, #24
 8000a04:	0fc9      	lsrs	r1, r1, #31
 8000a06:	2aff      	cmp	r2, #255	@ 0xff
 8000a08:	d017      	beq.n	8000a3a <__lesf2+0x4a>
 8000a0a:	28ff      	cmp	r0, #255	@ 0xff
 8000a0c:	d00a      	beq.n	8000a24 <__lesf2+0x34>
 8000a0e:	2a00      	cmp	r2, #0
 8000a10:	d11b      	bne.n	8000a4a <__lesf2+0x5a>
 8000a12:	2800      	cmp	r0, #0
 8000a14:	d10a      	bne.n	8000a2c <__lesf2+0x3c>
 8000a16:	2d00      	cmp	r5, #0
 8000a18:	d01d      	beq.n	8000a56 <__lesf2+0x66>
 8000a1a:	2c00      	cmp	r4, #0
 8000a1c:	d12d      	bne.n	8000a7a <__lesf2+0x8a>
 8000a1e:	0048      	lsls	r0, r1, #1
 8000a20:	3801      	subs	r0, #1
 8000a22:	e011      	b.n	8000a48 <__lesf2+0x58>
 8000a24:	2d00      	cmp	r5, #0
 8000a26:	d10e      	bne.n	8000a46 <__lesf2+0x56>
 8000a28:	2a00      	cmp	r2, #0
 8000a2a:	d101      	bne.n	8000a30 <__lesf2+0x40>
 8000a2c:	2c00      	cmp	r4, #0
 8000a2e:	d0f6      	beq.n	8000a1e <__lesf2+0x2e>
 8000a30:	428b      	cmp	r3, r1
 8000a32:	d10c      	bne.n	8000a4e <__lesf2+0x5e>
 8000a34:	0058      	lsls	r0, r3, #1
 8000a36:	3801      	subs	r0, #1
 8000a38:	e006      	b.n	8000a48 <__lesf2+0x58>
 8000a3a:	2c00      	cmp	r4, #0
 8000a3c:	d103      	bne.n	8000a46 <__lesf2+0x56>
 8000a3e:	28ff      	cmp	r0, #255	@ 0xff
 8000a40:	d105      	bne.n	8000a4e <__lesf2+0x5e>
 8000a42:	2d00      	cmp	r5, #0
 8000a44:	d015      	beq.n	8000a72 <__lesf2+0x82>
 8000a46:	2002      	movs	r0, #2
 8000a48:	bd30      	pop	{r4, r5, pc}
 8000a4a:	2800      	cmp	r0, #0
 8000a4c:	d106      	bne.n	8000a5c <__lesf2+0x6c>
 8000a4e:	2001      	movs	r0, #1
 8000a50:	425b      	negs	r3, r3
 8000a52:	4318      	orrs	r0, r3
 8000a54:	e7f8      	b.n	8000a48 <__lesf2+0x58>
 8000a56:	2c00      	cmp	r4, #0
 8000a58:	d0f6      	beq.n	8000a48 <__lesf2+0x58>
 8000a5a:	e7f8      	b.n	8000a4e <__lesf2+0x5e>
 8000a5c:	428b      	cmp	r3, r1
 8000a5e:	d1f6      	bne.n	8000a4e <__lesf2+0x5e>
 8000a60:	4282      	cmp	r2, r0
 8000a62:	dcf4      	bgt.n	8000a4e <__lesf2+0x5e>
 8000a64:	dbe6      	blt.n	8000a34 <__lesf2+0x44>
 8000a66:	42ac      	cmp	r4, r5
 8000a68:	d8f1      	bhi.n	8000a4e <__lesf2+0x5e>
 8000a6a:	2000      	movs	r0, #0
 8000a6c:	42ac      	cmp	r4, r5
 8000a6e:	d2eb      	bcs.n	8000a48 <__lesf2+0x58>
 8000a70:	e7e0      	b.n	8000a34 <__lesf2+0x44>
 8000a72:	2000      	movs	r0, #0
 8000a74:	428b      	cmp	r3, r1
 8000a76:	d1ea      	bne.n	8000a4e <__lesf2+0x5e>
 8000a78:	e7e6      	b.n	8000a48 <__lesf2+0x58>
 8000a7a:	428b      	cmp	r3, r1
 8000a7c:	d1e7      	bne.n	8000a4e <__lesf2+0x5e>
 8000a7e:	e7f2      	b.n	8000a66 <__lesf2+0x76>

08000a80 <__aeabi_fmul>:
 8000a80:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000a82:	464f      	mov	r7, r9
 8000a84:	4646      	mov	r6, r8
 8000a86:	46d6      	mov	lr, sl
 8000a88:	0044      	lsls	r4, r0, #1
 8000a8a:	b5c0      	push	{r6, r7, lr}
 8000a8c:	0246      	lsls	r6, r0, #9
 8000a8e:	1c0f      	adds	r7, r1, #0
 8000a90:	0a76      	lsrs	r6, r6, #9
 8000a92:	0e24      	lsrs	r4, r4, #24
 8000a94:	0fc5      	lsrs	r5, r0, #31
 8000a96:	2c00      	cmp	r4, #0
 8000a98:	d100      	bne.n	8000a9c <__aeabi_fmul+0x1c>
 8000a9a:	e0da      	b.n	8000c52 <__aeabi_fmul+0x1d2>
 8000a9c:	2cff      	cmp	r4, #255	@ 0xff
 8000a9e:	d074      	beq.n	8000b8a <__aeabi_fmul+0x10a>
 8000aa0:	2380      	movs	r3, #128	@ 0x80
 8000aa2:	00f6      	lsls	r6, r6, #3
 8000aa4:	04db      	lsls	r3, r3, #19
 8000aa6:	431e      	orrs	r6, r3
 8000aa8:	2300      	movs	r3, #0
 8000aaa:	4699      	mov	r9, r3
 8000aac:	469a      	mov	sl, r3
 8000aae:	3c7f      	subs	r4, #127	@ 0x7f
 8000ab0:	027b      	lsls	r3, r7, #9
 8000ab2:	0a5b      	lsrs	r3, r3, #9
 8000ab4:	4698      	mov	r8, r3
 8000ab6:	007b      	lsls	r3, r7, #1
 8000ab8:	0e1b      	lsrs	r3, r3, #24
 8000aba:	0fff      	lsrs	r7, r7, #31
 8000abc:	2b00      	cmp	r3, #0
 8000abe:	d074      	beq.n	8000baa <__aeabi_fmul+0x12a>
 8000ac0:	2bff      	cmp	r3, #255	@ 0xff
 8000ac2:	d100      	bne.n	8000ac6 <__aeabi_fmul+0x46>
 8000ac4:	e08e      	b.n	8000be4 <__aeabi_fmul+0x164>
 8000ac6:	4642      	mov	r2, r8
 8000ac8:	2180      	movs	r1, #128	@ 0x80
 8000aca:	00d2      	lsls	r2, r2, #3
 8000acc:	04c9      	lsls	r1, r1, #19
 8000ace:	4311      	orrs	r1, r2
 8000ad0:	3b7f      	subs	r3, #127	@ 0x7f
 8000ad2:	002a      	movs	r2, r5
 8000ad4:	18e4      	adds	r4, r4, r3
 8000ad6:	464b      	mov	r3, r9
 8000ad8:	407a      	eors	r2, r7
 8000ada:	4688      	mov	r8, r1
 8000adc:	b2d2      	uxtb	r2, r2
 8000ade:	2b0a      	cmp	r3, #10
 8000ae0:	dc75      	bgt.n	8000bce <__aeabi_fmul+0x14e>
 8000ae2:	464b      	mov	r3, r9
 8000ae4:	2000      	movs	r0, #0
 8000ae6:	2b02      	cmp	r3, #2
 8000ae8:	dd0f      	ble.n	8000b0a <__aeabi_fmul+0x8a>
 8000aea:	4649      	mov	r1, r9
 8000aec:	2301      	movs	r3, #1
 8000aee:	408b      	lsls	r3, r1
 8000af0:	21a6      	movs	r1, #166	@ 0xa6
 8000af2:	00c9      	lsls	r1, r1, #3
 8000af4:	420b      	tst	r3, r1
 8000af6:	d169      	bne.n	8000bcc <__aeabi_fmul+0x14c>
 8000af8:	2190      	movs	r1, #144	@ 0x90
 8000afa:	0089      	lsls	r1, r1, #2
 8000afc:	420b      	tst	r3, r1
 8000afe:	d000      	beq.n	8000b02 <__aeabi_fmul+0x82>
 8000b00:	e100      	b.n	8000d04 <__aeabi_fmul+0x284>
 8000b02:	2188      	movs	r1, #136	@ 0x88
 8000b04:	4219      	tst	r1, r3
 8000b06:	d000      	beq.n	8000b0a <__aeabi_fmul+0x8a>
 8000b08:	e0f5      	b.n	8000cf6 <__aeabi_fmul+0x276>
 8000b0a:	4641      	mov	r1, r8
 8000b0c:	0409      	lsls	r1, r1, #16
 8000b0e:	0c09      	lsrs	r1, r1, #16
 8000b10:	4643      	mov	r3, r8
 8000b12:	0008      	movs	r0, r1
 8000b14:	0c35      	lsrs	r5, r6, #16
 8000b16:	0436      	lsls	r6, r6, #16
 8000b18:	0c1b      	lsrs	r3, r3, #16
 8000b1a:	0c36      	lsrs	r6, r6, #16
 8000b1c:	4370      	muls	r0, r6
 8000b1e:	4369      	muls	r1, r5
 8000b20:	435e      	muls	r6, r3
 8000b22:	435d      	muls	r5, r3
 8000b24:	1876      	adds	r6, r6, r1
 8000b26:	0c03      	lsrs	r3, r0, #16
 8000b28:	199b      	adds	r3, r3, r6
 8000b2a:	4299      	cmp	r1, r3
 8000b2c:	d903      	bls.n	8000b36 <__aeabi_fmul+0xb6>
 8000b2e:	2180      	movs	r1, #128	@ 0x80
 8000b30:	0249      	lsls	r1, r1, #9
 8000b32:	468c      	mov	ip, r1
 8000b34:	4465      	add	r5, ip
 8000b36:	0400      	lsls	r0, r0, #16
 8000b38:	0419      	lsls	r1, r3, #16
 8000b3a:	0c00      	lsrs	r0, r0, #16
 8000b3c:	1809      	adds	r1, r1, r0
 8000b3e:	018e      	lsls	r6, r1, #6
 8000b40:	1e70      	subs	r0, r6, #1
 8000b42:	4186      	sbcs	r6, r0
 8000b44:	0c1b      	lsrs	r3, r3, #16
 8000b46:	0e89      	lsrs	r1, r1, #26
 8000b48:	195b      	adds	r3, r3, r5
 8000b4a:	430e      	orrs	r6, r1
 8000b4c:	019b      	lsls	r3, r3, #6
 8000b4e:	431e      	orrs	r6, r3
 8000b50:	011b      	lsls	r3, r3, #4
 8000b52:	d46c      	bmi.n	8000c2e <__aeabi_fmul+0x1ae>
 8000b54:	0023      	movs	r3, r4
 8000b56:	337f      	adds	r3, #127	@ 0x7f
 8000b58:	2b00      	cmp	r3, #0
 8000b5a:	dc00      	bgt.n	8000b5e <__aeabi_fmul+0xde>
 8000b5c:	e0b1      	b.n	8000cc2 <__aeabi_fmul+0x242>
 8000b5e:	0015      	movs	r5, r2
 8000b60:	0771      	lsls	r1, r6, #29
 8000b62:	d00b      	beq.n	8000b7c <__aeabi_fmul+0xfc>
 8000b64:	200f      	movs	r0, #15
 8000b66:	0021      	movs	r1, r4
 8000b68:	4030      	ands	r0, r6
 8000b6a:	2804      	cmp	r0, #4
 8000b6c:	d006      	beq.n	8000b7c <__aeabi_fmul+0xfc>
 8000b6e:	3604      	adds	r6, #4
 8000b70:	0132      	lsls	r2, r6, #4
 8000b72:	d503      	bpl.n	8000b7c <__aeabi_fmul+0xfc>
 8000b74:	4b6e      	ldr	r3, [pc, #440]	@ (8000d30 <__aeabi_fmul+0x2b0>)
 8000b76:	401e      	ands	r6, r3
 8000b78:	000b      	movs	r3, r1
 8000b7a:	3380      	adds	r3, #128	@ 0x80
 8000b7c:	2bfe      	cmp	r3, #254	@ 0xfe
 8000b7e:	dd00      	ble.n	8000b82 <__aeabi_fmul+0x102>
 8000b80:	e0bd      	b.n	8000cfe <__aeabi_fmul+0x27e>
 8000b82:	01b2      	lsls	r2, r6, #6
 8000b84:	0a52      	lsrs	r2, r2, #9
 8000b86:	b2db      	uxtb	r3, r3
 8000b88:	e048      	b.n	8000c1c <__aeabi_fmul+0x19c>
 8000b8a:	2e00      	cmp	r6, #0
 8000b8c:	d000      	beq.n	8000b90 <__aeabi_fmul+0x110>
 8000b8e:	e092      	b.n	8000cb6 <__aeabi_fmul+0x236>
 8000b90:	2308      	movs	r3, #8
 8000b92:	4699      	mov	r9, r3
 8000b94:	3b06      	subs	r3, #6
 8000b96:	469a      	mov	sl, r3
 8000b98:	027b      	lsls	r3, r7, #9
 8000b9a:	0a5b      	lsrs	r3, r3, #9
 8000b9c:	4698      	mov	r8, r3
 8000b9e:	007b      	lsls	r3, r7, #1
 8000ba0:	24ff      	movs	r4, #255	@ 0xff
 8000ba2:	0e1b      	lsrs	r3, r3, #24
 8000ba4:	0fff      	lsrs	r7, r7, #31
 8000ba6:	2b00      	cmp	r3, #0
 8000ba8:	d18a      	bne.n	8000ac0 <__aeabi_fmul+0x40>
 8000baa:	4642      	mov	r2, r8
 8000bac:	2a00      	cmp	r2, #0
 8000bae:	d164      	bne.n	8000c7a <__aeabi_fmul+0x1fa>
 8000bb0:	4649      	mov	r1, r9
 8000bb2:	3201      	adds	r2, #1
 8000bb4:	4311      	orrs	r1, r2
 8000bb6:	4689      	mov	r9, r1
 8000bb8:	290a      	cmp	r1, #10
 8000bba:	dc08      	bgt.n	8000bce <__aeabi_fmul+0x14e>
 8000bbc:	407d      	eors	r5, r7
 8000bbe:	2001      	movs	r0, #1
 8000bc0:	b2ea      	uxtb	r2, r5
 8000bc2:	2902      	cmp	r1, #2
 8000bc4:	dc91      	bgt.n	8000aea <__aeabi_fmul+0x6a>
 8000bc6:	0015      	movs	r5, r2
 8000bc8:	2200      	movs	r2, #0
 8000bca:	e027      	b.n	8000c1c <__aeabi_fmul+0x19c>
 8000bcc:	0015      	movs	r5, r2
 8000bce:	4653      	mov	r3, sl
 8000bd0:	2b02      	cmp	r3, #2
 8000bd2:	d100      	bne.n	8000bd6 <__aeabi_fmul+0x156>
 8000bd4:	e093      	b.n	8000cfe <__aeabi_fmul+0x27e>
 8000bd6:	2b03      	cmp	r3, #3
 8000bd8:	d01a      	beq.n	8000c10 <__aeabi_fmul+0x190>
 8000bda:	2b01      	cmp	r3, #1
 8000bdc:	d12c      	bne.n	8000c38 <__aeabi_fmul+0x1b8>
 8000bde:	2300      	movs	r3, #0
 8000be0:	2200      	movs	r2, #0
 8000be2:	e01b      	b.n	8000c1c <__aeabi_fmul+0x19c>
 8000be4:	4643      	mov	r3, r8
 8000be6:	34ff      	adds	r4, #255	@ 0xff
 8000be8:	2b00      	cmp	r3, #0
 8000bea:	d055      	beq.n	8000c98 <__aeabi_fmul+0x218>
 8000bec:	2103      	movs	r1, #3
 8000bee:	464b      	mov	r3, r9
 8000bf0:	430b      	orrs	r3, r1
 8000bf2:	0019      	movs	r1, r3
 8000bf4:	2b0a      	cmp	r3, #10
 8000bf6:	dc00      	bgt.n	8000bfa <__aeabi_fmul+0x17a>
 8000bf8:	e092      	b.n	8000d20 <__aeabi_fmul+0x2a0>
 8000bfa:	2b0f      	cmp	r3, #15
 8000bfc:	d000      	beq.n	8000c00 <__aeabi_fmul+0x180>
 8000bfe:	e08c      	b.n	8000d1a <__aeabi_fmul+0x29a>
 8000c00:	2280      	movs	r2, #128	@ 0x80
 8000c02:	03d2      	lsls	r2, r2, #15
 8000c04:	4216      	tst	r6, r2
 8000c06:	d003      	beq.n	8000c10 <__aeabi_fmul+0x190>
 8000c08:	4643      	mov	r3, r8
 8000c0a:	4213      	tst	r3, r2
 8000c0c:	d100      	bne.n	8000c10 <__aeabi_fmul+0x190>
 8000c0e:	e07d      	b.n	8000d0c <__aeabi_fmul+0x28c>
 8000c10:	2280      	movs	r2, #128	@ 0x80
 8000c12:	03d2      	lsls	r2, r2, #15
 8000c14:	4332      	orrs	r2, r6
 8000c16:	0252      	lsls	r2, r2, #9
 8000c18:	0a52      	lsrs	r2, r2, #9
 8000c1a:	23ff      	movs	r3, #255	@ 0xff
 8000c1c:	05d8      	lsls	r0, r3, #23
 8000c1e:	07ed      	lsls	r5, r5, #31
 8000c20:	4310      	orrs	r0, r2
 8000c22:	4328      	orrs	r0, r5
 8000c24:	bce0      	pop	{r5, r6, r7}
 8000c26:	46ba      	mov	sl, r7
 8000c28:	46b1      	mov	r9, r6
 8000c2a:	46a8      	mov	r8, r5
 8000c2c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000c2e:	2301      	movs	r3, #1
 8000c30:	0015      	movs	r5, r2
 8000c32:	0871      	lsrs	r1, r6, #1
 8000c34:	401e      	ands	r6, r3
 8000c36:	430e      	orrs	r6, r1
 8000c38:	0023      	movs	r3, r4
 8000c3a:	3380      	adds	r3, #128	@ 0x80
 8000c3c:	1c61      	adds	r1, r4, #1
 8000c3e:	2b00      	cmp	r3, #0
 8000c40:	dd41      	ble.n	8000cc6 <__aeabi_fmul+0x246>
 8000c42:	0772      	lsls	r2, r6, #29
 8000c44:	d094      	beq.n	8000b70 <__aeabi_fmul+0xf0>
 8000c46:	220f      	movs	r2, #15
 8000c48:	4032      	ands	r2, r6
 8000c4a:	2a04      	cmp	r2, #4
 8000c4c:	d000      	beq.n	8000c50 <__aeabi_fmul+0x1d0>
 8000c4e:	e78e      	b.n	8000b6e <__aeabi_fmul+0xee>
 8000c50:	e78e      	b.n	8000b70 <__aeabi_fmul+0xf0>
 8000c52:	2e00      	cmp	r6, #0
 8000c54:	d105      	bne.n	8000c62 <__aeabi_fmul+0x1e2>
 8000c56:	2304      	movs	r3, #4
 8000c58:	4699      	mov	r9, r3
 8000c5a:	3b03      	subs	r3, #3
 8000c5c:	2400      	movs	r4, #0
 8000c5e:	469a      	mov	sl, r3
 8000c60:	e726      	b.n	8000ab0 <__aeabi_fmul+0x30>
 8000c62:	0030      	movs	r0, r6
 8000c64:	f001 ffda 	bl	8002c1c <__clzsi2>
 8000c68:	2476      	movs	r4, #118	@ 0x76
 8000c6a:	1f43      	subs	r3, r0, #5
 8000c6c:	409e      	lsls	r6, r3
 8000c6e:	2300      	movs	r3, #0
 8000c70:	4264      	negs	r4, r4
 8000c72:	4699      	mov	r9, r3
 8000c74:	469a      	mov	sl, r3
 8000c76:	1a24      	subs	r4, r4, r0
 8000c78:	e71a      	b.n	8000ab0 <__aeabi_fmul+0x30>
 8000c7a:	4640      	mov	r0, r8
 8000c7c:	f001 ffce 	bl	8002c1c <__clzsi2>
 8000c80:	464b      	mov	r3, r9
 8000c82:	1a24      	subs	r4, r4, r0
 8000c84:	3c76      	subs	r4, #118	@ 0x76
 8000c86:	2b0a      	cmp	r3, #10
 8000c88:	dca1      	bgt.n	8000bce <__aeabi_fmul+0x14e>
 8000c8a:	4643      	mov	r3, r8
 8000c8c:	3805      	subs	r0, #5
 8000c8e:	4083      	lsls	r3, r0
 8000c90:	407d      	eors	r5, r7
 8000c92:	4698      	mov	r8, r3
 8000c94:	b2ea      	uxtb	r2, r5
 8000c96:	e724      	b.n	8000ae2 <__aeabi_fmul+0x62>
 8000c98:	464a      	mov	r2, r9
 8000c9a:	3302      	adds	r3, #2
 8000c9c:	4313      	orrs	r3, r2
 8000c9e:	002a      	movs	r2, r5
 8000ca0:	407a      	eors	r2, r7
 8000ca2:	b2d2      	uxtb	r2, r2
 8000ca4:	2b0a      	cmp	r3, #10
 8000ca6:	dc92      	bgt.n	8000bce <__aeabi_fmul+0x14e>
 8000ca8:	4649      	mov	r1, r9
 8000caa:	0015      	movs	r5, r2
 8000cac:	2900      	cmp	r1, #0
 8000cae:	d026      	beq.n	8000cfe <__aeabi_fmul+0x27e>
 8000cb0:	4699      	mov	r9, r3
 8000cb2:	2002      	movs	r0, #2
 8000cb4:	e719      	b.n	8000aea <__aeabi_fmul+0x6a>
 8000cb6:	230c      	movs	r3, #12
 8000cb8:	4699      	mov	r9, r3
 8000cba:	3b09      	subs	r3, #9
 8000cbc:	24ff      	movs	r4, #255	@ 0xff
 8000cbe:	469a      	mov	sl, r3
 8000cc0:	e6f6      	b.n	8000ab0 <__aeabi_fmul+0x30>
 8000cc2:	0015      	movs	r5, r2
 8000cc4:	0021      	movs	r1, r4
 8000cc6:	2201      	movs	r2, #1
 8000cc8:	1ad3      	subs	r3, r2, r3
 8000cca:	2b1b      	cmp	r3, #27
 8000ccc:	dd00      	ble.n	8000cd0 <__aeabi_fmul+0x250>
 8000cce:	e786      	b.n	8000bde <__aeabi_fmul+0x15e>
 8000cd0:	319e      	adds	r1, #158	@ 0x9e
 8000cd2:	0032      	movs	r2, r6
 8000cd4:	408e      	lsls	r6, r1
 8000cd6:	40da      	lsrs	r2, r3
 8000cd8:	1e73      	subs	r3, r6, #1
 8000cda:	419e      	sbcs	r6, r3
 8000cdc:	4332      	orrs	r2, r6
 8000cde:	0753      	lsls	r3, r2, #29
 8000ce0:	d004      	beq.n	8000cec <__aeabi_fmul+0x26c>
 8000ce2:	230f      	movs	r3, #15
 8000ce4:	4013      	ands	r3, r2
 8000ce6:	2b04      	cmp	r3, #4
 8000ce8:	d000      	beq.n	8000cec <__aeabi_fmul+0x26c>
 8000cea:	3204      	adds	r2, #4
 8000cec:	0153      	lsls	r3, r2, #5
 8000cee:	d510      	bpl.n	8000d12 <__aeabi_fmul+0x292>
 8000cf0:	2301      	movs	r3, #1
 8000cf2:	2200      	movs	r2, #0
 8000cf4:	e792      	b.n	8000c1c <__aeabi_fmul+0x19c>
 8000cf6:	003d      	movs	r5, r7
 8000cf8:	4646      	mov	r6, r8
 8000cfa:	4682      	mov	sl, r0
 8000cfc:	e767      	b.n	8000bce <__aeabi_fmul+0x14e>
 8000cfe:	23ff      	movs	r3, #255	@ 0xff
 8000d00:	2200      	movs	r2, #0
 8000d02:	e78b      	b.n	8000c1c <__aeabi_fmul+0x19c>
 8000d04:	2280      	movs	r2, #128	@ 0x80
 8000d06:	2500      	movs	r5, #0
 8000d08:	03d2      	lsls	r2, r2, #15
 8000d0a:	e786      	b.n	8000c1a <__aeabi_fmul+0x19a>
 8000d0c:	003d      	movs	r5, r7
 8000d0e:	431a      	orrs	r2, r3
 8000d10:	e783      	b.n	8000c1a <__aeabi_fmul+0x19a>
 8000d12:	0192      	lsls	r2, r2, #6
 8000d14:	2300      	movs	r3, #0
 8000d16:	0a52      	lsrs	r2, r2, #9
 8000d18:	e780      	b.n	8000c1c <__aeabi_fmul+0x19c>
 8000d1a:	003d      	movs	r5, r7
 8000d1c:	4646      	mov	r6, r8
 8000d1e:	e777      	b.n	8000c10 <__aeabi_fmul+0x190>
 8000d20:	002a      	movs	r2, r5
 8000d22:	2301      	movs	r3, #1
 8000d24:	407a      	eors	r2, r7
 8000d26:	408b      	lsls	r3, r1
 8000d28:	2003      	movs	r0, #3
 8000d2a:	b2d2      	uxtb	r2, r2
 8000d2c:	e6e9      	b.n	8000b02 <__aeabi_fmul+0x82>
 8000d2e:	46c0      	nop			@ (mov r8, r8)
 8000d30:	f7ffffff 	.word	0xf7ffffff

08000d34 <__aeabi_fsub>:
 8000d34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000d36:	4647      	mov	r7, r8
 8000d38:	46ce      	mov	lr, r9
 8000d3a:	0243      	lsls	r3, r0, #9
 8000d3c:	b580      	push	{r7, lr}
 8000d3e:	0a5f      	lsrs	r7, r3, #9
 8000d40:	099b      	lsrs	r3, r3, #6
 8000d42:	0045      	lsls	r5, r0, #1
 8000d44:	004a      	lsls	r2, r1, #1
 8000d46:	469c      	mov	ip, r3
 8000d48:	024b      	lsls	r3, r1, #9
 8000d4a:	0fc4      	lsrs	r4, r0, #31
 8000d4c:	0fce      	lsrs	r6, r1, #31
 8000d4e:	0e2d      	lsrs	r5, r5, #24
 8000d50:	0a58      	lsrs	r0, r3, #9
 8000d52:	0e12      	lsrs	r2, r2, #24
 8000d54:	0999      	lsrs	r1, r3, #6
 8000d56:	2aff      	cmp	r2, #255	@ 0xff
 8000d58:	d06b      	beq.n	8000e32 <__aeabi_fsub+0xfe>
 8000d5a:	2301      	movs	r3, #1
 8000d5c:	405e      	eors	r6, r3
 8000d5e:	1aab      	subs	r3, r5, r2
 8000d60:	42b4      	cmp	r4, r6
 8000d62:	d04b      	beq.n	8000dfc <__aeabi_fsub+0xc8>
 8000d64:	2b00      	cmp	r3, #0
 8000d66:	dc00      	bgt.n	8000d6a <__aeabi_fsub+0x36>
 8000d68:	e0ff      	b.n	8000f6a <__aeabi_fsub+0x236>
 8000d6a:	2a00      	cmp	r2, #0
 8000d6c:	d100      	bne.n	8000d70 <__aeabi_fsub+0x3c>
 8000d6e:	e088      	b.n	8000e82 <__aeabi_fsub+0x14e>
 8000d70:	2dff      	cmp	r5, #255	@ 0xff
 8000d72:	d100      	bne.n	8000d76 <__aeabi_fsub+0x42>
 8000d74:	e0ef      	b.n	8000f56 <__aeabi_fsub+0x222>
 8000d76:	2280      	movs	r2, #128	@ 0x80
 8000d78:	04d2      	lsls	r2, r2, #19
 8000d7a:	4311      	orrs	r1, r2
 8000d7c:	2001      	movs	r0, #1
 8000d7e:	2b1b      	cmp	r3, #27
 8000d80:	dc08      	bgt.n	8000d94 <__aeabi_fsub+0x60>
 8000d82:	0008      	movs	r0, r1
 8000d84:	2220      	movs	r2, #32
 8000d86:	40d8      	lsrs	r0, r3
 8000d88:	1ad3      	subs	r3, r2, r3
 8000d8a:	4099      	lsls	r1, r3
 8000d8c:	000b      	movs	r3, r1
 8000d8e:	1e5a      	subs	r2, r3, #1
 8000d90:	4193      	sbcs	r3, r2
 8000d92:	4318      	orrs	r0, r3
 8000d94:	4663      	mov	r3, ip
 8000d96:	1a1b      	subs	r3, r3, r0
 8000d98:	469c      	mov	ip, r3
 8000d9a:	4663      	mov	r3, ip
 8000d9c:	015b      	lsls	r3, r3, #5
 8000d9e:	d400      	bmi.n	8000da2 <__aeabi_fsub+0x6e>
 8000da0:	e0cd      	b.n	8000f3e <__aeabi_fsub+0x20a>
 8000da2:	4663      	mov	r3, ip
 8000da4:	019f      	lsls	r7, r3, #6
 8000da6:	09bf      	lsrs	r7, r7, #6
 8000da8:	0038      	movs	r0, r7
 8000daa:	f001 ff37 	bl	8002c1c <__clzsi2>
 8000dae:	003b      	movs	r3, r7
 8000db0:	3805      	subs	r0, #5
 8000db2:	4083      	lsls	r3, r0
 8000db4:	4285      	cmp	r5, r0
 8000db6:	dc00      	bgt.n	8000dba <__aeabi_fsub+0x86>
 8000db8:	e0a2      	b.n	8000f00 <__aeabi_fsub+0x1cc>
 8000dba:	4ab7      	ldr	r2, [pc, #732]	@ (8001098 <__aeabi_fsub+0x364>)
 8000dbc:	1a2d      	subs	r5, r5, r0
 8000dbe:	401a      	ands	r2, r3
 8000dc0:	4694      	mov	ip, r2
 8000dc2:	075a      	lsls	r2, r3, #29
 8000dc4:	d100      	bne.n	8000dc8 <__aeabi_fsub+0x94>
 8000dc6:	e0c3      	b.n	8000f50 <__aeabi_fsub+0x21c>
 8000dc8:	220f      	movs	r2, #15
 8000dca:	4013      	ands	r3, r2
 8000dcc:	2b04      	cmp	r3, #4
 8000dce:	d100      	bne.n	8000dd2 <__aeabi_fsub+0x9e>
 8000dd0:	e0be      	b.n	8000f50 <__aeabi_fsub+0x21c>
 8000dd2:	2304      	movs	r3, #4
 8000dd4:	4698      	mov	r8, r3
 8000dd6:	44c4      	add	ip, r8
 8000dd8:	4663      	mov	r3, ip
 8000dda:	015b      	lsls	r3, r3, #5
 8000ddc:	d400      	bmi.n	8000de0 <__aeabi_fsub+0xac>
 8000dde:	e0b7      	b.n	8000f50 <__aeabi_fsub+0x21c>
 8000de0:	1c68      	adds	r0, r5, #1
 8000de2:	2dfe      	cmp	r5, #254	@ 0xfe
 8000de4:	d000      	beq.n	8000de8 <__aeabi_fsub+0xb4>
 8000de6:	e0a5      	b.n	8000f34 <__aeabi_fsub+0x200>
 8000de8:	20ff      	movs	r0, #255	@ 0xff
 8000dea:	2200      	movs	r2, #0
 8000dec:	05c0      	lsls	r0, r0, #23
 8000dee:	4310      	orrs	r0, r2
 8000df0:	07e4      	lsls	r4, r4, #31
 8000df2:	4320      	orrs	r0, r4
 8000df4:	bcc0      	pop	{r6, r7}
 8000df6:	46b9      	mov	r9, r7
 8000df8:	46b0      	mov	r8, r6
 8000dfa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000dfc:	2b00      	cmp	r3, #0
 8000dfe:	dc00      	bgt.n	8000e02 <__aeabi_fsub+0xce>
 8000e00:	e1eb      	b.n	80011da <__aeabi_fsub+0x4a6>
 8000e02:	2a00      	cmp	r2, #0
 8000e04:	d046      	beq.n	8000e94 <__aeabi_fsub+0x160>
 8000e06:	2dff      	cmp	r5, #255	@ 0xff
 8000e08:	d100      	bne.n	8000e0c <__aeabi_fsub+0xd8>
 8000e0a:	e0a4      	b.n	8000f56 <__aeabi_fsub+0x222>
 8000e0c:	2280      	movs	r2, #128	@ 0x80
 8000e0e:	04d2      	lsls	r2, r2, #19
 8000e10:	4311      	orrs	r1, r2
 8000e12:	2b1b      	cmp	r3, #27
 8000e14:	dc00      	bgt.n	8000e18 <__aeabi_fsub+0xe4>
 8000e16:	e0fb      	b.n	8001010 <__aeabi_fsub+0x2dc>
 8000e18:	2305      	movs	r3, #5
 8000e1a:	4698      	mov	r8, r3
 8000e1c:	002b      	movs	r3, r5
 8000e1e:	44c4      	add	ip, r8
 8000e20:	4662      	mov	r2, ip
 8000e22:	08d7      	lsrs	r7, r2, #3
 8000e24:	2bff      	cmp	r3, #255	@ 0xff
 8000e26:	d100      	bne.n	8000e2a <__aeabi_fsub+0xf6>
 8000e28:	e095      	b.n	8000f56 <__aeabi_fsub+0x222>
 8000e2a:	027a      	lsls	r2, r7, #9
 8000e2c:	0a52      	lsrs	r2, r2, #9
 8000e2e:	b2d8      	uxtb	r0, r3
 8000e30:	e7dc      	b.n	8000dec <__aeabi_fsub+0xb8>
 8000e32:	002b      	movs	r3, r5
 8000e34:	3bff      	subs	r3, #255	@ 0xff
 8000e36:	4699      	mov	r9, r3
 8000e38:	2900      	cmp	r1, #0
 8000e3a:	d118      	bne.n	8000e6e <__aeabi_fsub+0x13a>
 8000e3c:	2301      	movs	r3, #1
 8000e3e:	405e      	eors	r6, r3
 8000e40:	42b4      	cmp	r4, r6
 8000e42:	d100      	bne.n	8000e46 <__aeabi_fsub+0x112>
 8000e44:	e0ca      	b.n	8000fdc <__aeabi_fsub+0x2a8>
 8000e46:	464b      	mov	r3, r9
 8000e48:	2b00      	cmp	r3, #0
 8000e4a:	d02d      	beq.n	8000ea8 <__aeabi_fsub+0x174>
 8000e4c:	2d00      	cmp	r5, #0
 8000e4e:	d000      	beq.n	8000e52 <__aeabi_fsub+0x11e>
 8000e50:	e13c      	b.n	80010cc <__aeabi_fsub+0x398>
 8000e52:	23ff      	movs	r3, #255	@ 0xff
 8000e54:	4664      	mov	r4, ip
 8000e56:	2c00      	cmp	r4, #0
 8000e58:	d100      	bne.n	8000e5c <__aeabi_fsub+0x128>
 8000e5a:	e15f      	b.n	800111c <__aeabi_fsub+0x3e8>
 8000e5c:	1e5d      	subs	r5, r3, #1
 8000e5e:	2b01      	cmp	r3, #1
 8000e60:	d100      	bne.n	8000e64 <__aeabi_fsub+0x130>
 8000e62:	e174      	b.n	800114e <__aeabi_fsub+0x41a>
 8000e64:	0034      	movs	r4, r6
 8000e66:	2bff      	cmp	r3, #255	@ 0xff
 8000e68:	d074      	beq.n	8000f54 <__aeabi_fsub+0x220>
 8000e6a:	002b      	movs	r3, r5
 8000e6c:	e103      	b.n	8001076 <__aeabi_fsub+0x342>
 8000e6e:	42b4      	cmp	r4, r6
 8000e70:	d100      	bne.n	8000e74 <__aeabi_fsub+0x140>
 8000e72:	e09c      	b.n	8000fae <__aeabi_fsub+0x27a>
 8000e74:	2b00      	cmp	r3, #0
 8000e76:	d017      	beq.n	8000ea8 <__aeabi_fsub+0x174>
 8000e78:	2d00      	cmp	r5, #0
 8000e7a:	d0ea      	beq.n	8000e52 <__aeabi_fsub+0x11e>
 8000e7c:	0007      	movs	r7, r0
 8000e7e:	0034      	movs	r4, r6
 8000e80:	e06c      	b.n	8000f5c <__aeabi_fsub+0x228>
 8000e82:	2900      	cmp	r1, #0
 8000e84:	d0cc      	beq.n	8000e20 <__aeabi_fsub+0xec>
 8000e86:	1e5a      	subs	r2, r3, #1
 8000e88:	2b01      	cmp	r3, #1
 8000e8a:	d02b      	beq.n	8000ee4 <__aeabi_fsub+0x1b0>
 8000e8c:	2bff      	cmp	r3, #255	@ 0xff
 8000e8e:	d062      	beq.n	8000f56 <__aeabi_fsub+0x222>
 8000e90:	0013      	movs	r3, r2
 8000e92:	e773      	b.n	8000d7c <__aeabi_fsub+0x48>
 8000e94:	2900      	cmp	r1, #0
 8000e96:	d0c3      	beq.n	8000e20 <__aeabi_fsub+0xec>
 8000e98:	1e5a      	subs	r2, r3, #1
 8000e9a:	2b01      	cmp	r3, #1
 8000e9c:	d100      	bne.n	8000ea0 <__aeabi_fsub+0x16c>
 8000e9e:	e11e      	b.n	80010de <__aeabi_fsub+0x3aa>
 8000ea0:	2bff      	cmp	r3, #255	@ 0xff
 8000ea2:	d058      	beq.n	8000f56 <__aeabi_fsub+0x222>
 8000ea4:	0013      	movs	r3, r2
 8000ea6:	e7b4      	b.n	8000e12 <__aeabi_fsub+0xde>
 8000ea8:	22fe      	movs	r2, #254	@ 0xfe
 8000eaa:	1c6b      	adds	r3, r5, #1
 8000eac:	421a      	tst	r2, r3
 8000eae:	d10d      	bne.n	8000ecc <__aeabi_fsub+0x198>
 8000eb0:	2d00      	cmp	r5, #0
 8000eb2:	d060      	beq.n	8000f76 <__aeabi_fsub+0x242>
 8000eb4:	4663      	mov	r3, ip
 8000eb6:	2b00      	cmp	r3, #0
 8000eb8:	d000      	beq.n	8000ebc <__aeabi_fsub+0x188>
 8000eba:	e120      	b.n	80010fe <__aeabi_fsub+0x3ca>
 8000ebc:	2900      	cmp	r1, #0
 8000ebe:	d000      	beq.n	8000ec2 <__aeabi_fsub+0x18e>
 8000ec0:	e128      	b.n	8001114 <__aeabi_fsub+0x3e0>
 8000ec2:	2280      	movs	r2, #128	@ 0x80
 8000ec4:	2400      	movs	r4, #0
 8000ec6:	20ff      	movs	r0, #255	@ 0xff
 8000ec8:	03d2      	lsls	r2, r2, #15
 8000eca:	e78f      	b.n	8000dec <__aeabi_fsub+0xb8>
 8000ecc:	4663      	mov	r3, ip
 8000ece:	1a5f      	subs	r7, r3, r1
 8000ed0:	017b      	lsls	r3, r7, #5
 8000ed2:	d500      	bpl.n	8000ed6 <__aeabi_fsub+0x1a2>
 8000ed4:	e0fe      	b.n	80010d4 <__aeabi_fsub+0x3a0>
 8000ed6:	2f00      	cmp	r7, #0
 8000ed8:	d000      	beq.n	8000edc <__aeabi_fsub+0x1a8>
 8000eda:	e765      	b.n	8000da8 <__aeabi_fsub+0x74>
 8000edc:	2400      	movs	r4, #0
 8000ede:	2000      	movs	r0, #0
 8000ee0:	2200      	movs	r2, #0
 8000ee2:	e783      	b.n	8000dec <__aeabi_fsub+0xb8>
 8000ee4:	4663      	mov	r3, ip
 8000ee6:	1a59      	subs	r1, r3, r1
 8000ee8:	014b      	lsls	r3, r1, #5
 8000eea:	d400      	bmi.n	8000eee <__aeabi_fsub+0x1ba>
 8000eec:	e119      	b.n	8001122 <__aeabi_fsub+0x3ee>
 8000eee:	018f      	lsls	r7, r1, #6
 8000ef0:	09bf      	lsrs	r7, r7, #6
 8000ef2:	0038      	movs	r0, r7
 8000ef4:	f001 fe92 	bl	8002c1c <__clzsi2>
 8000ef8:	003b      	movs	r3, r7
 8000efa:	3805      	subs	r0, #5
 8000efc:	4083      	lsls	r3, r0
 8000efe:	2501      	movs	r5, #1
 8000f00:	2220      	movs	r2, #32
 8000f02:	1b40      	subs	r0, r0, r5
 8000f04:	3001      	adds	r0, #1
 8000f06:	1a12      	subs	r2, r2, r0
 8000f08:	0019      	movs	r1, r3
 8000f0a:	4093      	lsls	r3, r2
 8000f0c:	40c1      	lsrs	r1, r0
 8000f0e:	1e5a      	subs	r2, r3, #1
 8000f10:	4193      	sbcs	r3, r2
 8000f12:	4319      	orrs	r1, r3
 8000f14:	468c      	mov	ip, r1
 8000f16:	1e0b      	subs	r3, r1, #0
 8000f18:	d0e1      	beq.n	8000ede <__aeabi_fsub+0x1aa>
 8000f1a:	075b      	lsls	r3, r3, #29
 8000f1c:	d100      	bne.n	8000f20 <__aeabi_fsub+0x1ec>
 8000f1e:	e152      	b.n	80011c6 <__aeabi_fsub+0x492>
 8000f20:	230f      	movs	r3, #15
 8000f22:	2500      	movs	r5, #0
 8000f24:	400b      	ands	r3, r1
 8000f26:	2b04      	cmp	r3, #4
 8000f28:	d000      	beq.n	8000f2c <__aeabi_fsub+0x1f8>
 8000f2a:	e752      	b.n	8000dd2 <__aeabi_fsub+0x9e>
 8000f2c:	2001      	movs	r0, #1
 8000f2e:	014a      	lsls	r2, r1, #5
 8000f30:	d400      	bmi.n	8000f34 <__aeabi_fsub+0x200>
 8000f32:	e092      	b.n	800105a <__aeabi_fsub+0x326>
 8000f34:	b2c0      	uxtb	r0, r0
 8000f36:	4663      	mov	r3, ip
 8000f38:	019a      	lsls	r2, r3, #6
 8000f3a:	0a52      	lsrs	r2, r2, #9
 8000f3c:	e756      	b.n	8000dec <__aeabi_fsub+0xb8>
 8000f3e:	4663      	mov	r3, ip
 8000f40:	075b      	lsls	r3, r3, #29
 8000f42:	d005      	beq.n	8000f50 <__aeabi_fsub+0x21c>
 8000f44:	230f      	movs	r3, #15
 8000f46:	4662      	mov	r2, ip
 8000f48:	4013      	ands	r3, r2
 8000f4a:	2b04      	cmp	r3, #4
 8000f4c:	d000      	beq.n	8000f50 <__aeabi_fsub+0x21c>
 8000f4e:	e740      	b.n	8000dd2 <__aeabi_fsub+0x9e>
 8000f50:	002b      	movs	r3, r5
 8000f52:	e765      	b.n	8000e20 <__aeabi_fsub+0xec>
 8000f54:	0007      	movs	r7, r0
 8000f56:	2f00      	cmp	r7, #0
 8000f58:	d100      	bne.n	8000f5c <__aeabi_fsub+0x228>
 8000f5a:	e745      	b.n	8000de8 <__aeabi_fsub+0xb4>
 8000f5c:	2280      	movs	r2, #128	@ 0x80
 8000f5e:	03d2      	lsls	r2, r2, #15
 8000f60:	433a      	orrs	r2, r7
 8000f62:	0252      	lsls	r2, r2, #9
 8000f64:	20ff      	movs	r0, #255	@ 0xff
 8000f66:	0a52      	lsrs	r2, r2, #9
 8000f68:	e740      	b.n	8000dec <__aeabi_fsub+0xb8>
 8000f6a:	2b00      	cmp	r3, #0
 8000f6c:	d179      	bne.n	8001062 <__aeabi_fsub+0x32e>
 8000f6e:	22fe      	movs	r2, #254	@ 0xfe
 8000f70:	1c6b      	adds	r3, r5, #1
 8000f72:	421a      	tst	r2, r3
 8000f74:	d1aa      	bne.n	8000ecc <__aeabi_fsub+0x198>
 8000f76:	4663      	mov	r3, ip
 8000f78:	2b00      	cmp	r3, #0
 8000f7a:	d100      	bne.n	8000f7e <__aeabi_fsub+0x24a>
 8000f7c:	e0f5      	b.n	800116a <__aeabi_fsub+0x436>
 8000f7e:	2900      	cmp	r1, #0
 8000f80:	d100      	bne.n	8000f84 <__aeabi_fsub+0x250>
 8000f82:	e0d1      	b.n	8001128 <__aeabi_fsub+0x3f4>
 8000f84:	1a5f      	subs	r7, r3, r1
 8000f86:	2380      	movs	r3, #128	@ 0x80
 8000f88:	04db      	lsls	r3, r3, #19
 8000f8a:	421f      	tst	r7, r3
 8000f8c:	d100      	bne.n	8000f90 <__aeabi_fsub+0x25c>
 8000f8e:	e10e      	b.n	80011ae <__aeabi_fsub+0x47a>
 8000f90:	4662      	mov	r2, ip
 8000f92:	2401      	movs	r4, #1
 8000f94:	1a8a      	subs	r2, r1, r2
 8000f96:	4694      	mov	ip, r2
 8000f98:	2000      	movs	r0, #0
 8000f9a:	4034      	ands	r4, r6
 8000f9c:	2a00      	cmp	r2, #0
 8000f9e:	d100      	bne.n	8000fa2 <__aeabi_fsub+0x26e>
 8000fa0:	e724      	b.n	8000dec <__aeabi_fsub+0xb8>
 8000fa2:	2001      	movs	r0, #1
 8000fa4:	421a      	tst	r2, r3
 8000fa6:	d1c6      	bne.n	8000f36 <__aeabi_fsub+0x202>
 8000fa8:	2300      	movs	r3, #0
 8000faa:	08d7      	lsrs	r7, r2, #3
 8000fac:	e73d      	b.n	8000e2a <__aeabi_fsub+0xf6>
 8000fae:	2b00      	cmp	r3, #0
 8000fb0:	d017      	beq.n	8000fe2 <__aeabi_fsub+0x2ae>
 8000fb2:	2d00      	cmp	r5, #0
 8000fb4:	d000      	beq.n	8000fb8 <__aeabi_fsub+0x284>
 8000fb6:	e0af      	b.n	8001118 <__aeabi_fsub+0x3e4>
 8000fb8:	23ff      	movs	r3, #255	@ 0xff
 8000fba:	4665      	mov	r5, ip
 8000fbc:	2d00      	cmp	r5, #0
 8000fbe:	d100      	bne.n	8000fc2 <__aeabi_fsub+0x28e>
 8000fc0:	e0ad      	b.n	800111e <__aeabi_fsub+0x3ea>
 8000fc2:	1e5e      	subs	r6, r3, #1
 8000fc4:	2b01      	cmp	r3, #1
 8000fc6:	d100      	bne.n	8000fca <__aeabi_fsub+0x296>
 8000fc8:	e089      	b.n	80010de <__aeabi_fsub+0x3aa>
 8000fca:	2bff      	cmp	r3, #255	@ 0xff
 8000fcc:	d0c2      	beq.n	8000f54 <__aeabi_fsub+0x220>
 8000fce:	2e1b      	cmp	r6, #27
 8000fd0:	dc00      	bgt.n	8000fd4 <__aeabi_fsub+0x2a0>
 8000fd2:	e0ab      	b.n	800112c <__aeabi_fsub+0x3f8>
 8000fd4:	1d4b      	adds	r3, r1, #5
 8000fd6:	469c      	mov	ip, r3
 8000fd8:	0013      	movs	r3, r2
 8000fda:	e721      	b.n	8000e20 <__aeabi_fsub+0xec>
 8000fdc:	464b      	mov	r3, r9
 8000fde:	2b00      	cmp	r3, #0
 8000fe0:	d170      	bne.n	80010c4 <__aeabi_fsub+0x390>
 8000fe2:	22fe      	movs	r2, #254	@ 0xfe
 8000fe4:	1c6b      	adds	r3, r5, #1
 8000fe6:	421a      	tst	r2, r3
 8000fe8:	d15e      	bne.n	80010a8 <__aeabi_fsub+0x374>
 8000fea:	2d00      	cmp	r5, #0
 8000fec:	d000      	beq.n	8000ff0 <__aeabi_fsub+0x2bc>
 8000fee:	e0c3      	b.n	8001178 <__aeabi_fsub+0x444>
 8000ff0:	4663      	mov	r3, ip
 8000ff2:	2b00      	cmp	r3, #0
 8000ff4:	d100      	bne.n	8000ff8 <__aeabi_fsub+0x2c4>
 8000ff6:	e0d0      	b.n	800119a <__aeabi_fsub+0x466>
 8000ff8:	2900      	cmp	r1, #0
 8000ffa:	d100      	bne.n	8000ffe <__aeabi_fsub+0x2ca>
 8000ffc:	e094      	b.n	8001128 <__aeabi_fsub+0x3f4>
 8000ffe:	000a      	movs	r2, r1
 8001000:	4462      	add	r2, ip
 8001002:	0153      	lsls	r3, r2, #5
 8001004:	d400      	bmi.n	8001008 <__aeabi_fsub+0x2d4>
 8001006:	e0d8      	b.n	80011ba <__aeabi_fsub+0x486>
 8001008:	0192      	lsls	r2, r2, #6
 800100a:	2001      	movs	r0, #1
 800100c:	0a52      	lsrs	r2, r2, #9
 800100e:	e6ed      	b.n	8000dec <__aeabi_fsub+0xb8>
 8001010:	0008      	movs	r0, r1
 8001012:	2220      	movs	r2, #32
 8001014:	40d8      	lsrs	r0, r3
 8001016:	1ad3      	subs	r3, r2, r3
 8001018:	4099      	lsls	r1, r3
 800101a:	000b      	movs	r3, r1
 800101c:	1e5a      	subs	r2, r3, #1
 800101e:	4193      	sbcs	r3, r2
 8001020:	4303      	orrs	r3, r0
 8001022:	449c      	add	ip, r3
 8001024:	4663      	mov	r3, ip
 8001026:	015b      	lsls	r3, r3, #5
 8001028:	d589      	bpl.n	8000f3e <__aeabi_fsub+0x20a>
 800102a:	3501      	adds	r5, #1
 800102c:	2dff      	cmp	r5, #255	@ 0xff
 800102e:	d100      	bne.n	8001032 <__aeabi_fsub+0x2fe>
 8001030:	e6da      	b.n	8000de8 <__aeabi_fsub+0xb4>
 8001032:	4662      	mov	r2, ip
 8001034:	2301      	movs	r3, #1
 8001036:	4919      	ldr	r1, [pc, #100]	@ (800109c <__aeabi_fsub+0x368>)
 8001038:	4013      	ands	r3, r2
 800103a:	0852      	lsrs	r2, r2, #1
 800103c:	400a      	ands	r2, r1
 800103e:	431a      	orrs	r2, r3
 8001040:	0013      	movs	r3, r2
 8001042:	4694      	mov	ip, r2
 8001044:	075b      	lsls	r3, r3, #29
 8001046:	d004      	beq.n	8001052 <__aeabi_fsub+0x31e>
 8001048:	230f      	movs	r3, #15
 800104a:	4013      	ands	r3, r2
 800104c:	2b04      	cmp	r3, #4
 800104e:	d000      	beq.n	8001052 <__aeabi_fsub+0x31e>
 8001050:	e6bf      	b.n	8000dd2 <__aeabi_fsub+0x9e>
 8001052:	4663      	mov	r3, ip
 8001054:	015b      	lsls	r3, r3, #5
 8001056:	d500      	bpl.n	800105a <__aeabi_fsub+0x326>
 8001058:	e6c2      	b.n	8000de0 <__aeabi_fsub+0xac>
 800105a:	4663      	mov	r3, ip
 800105c:	08df      	lsrs	r7, r3, #3
 800105e:	002b      	movs	r3, r5
 8001060:	e6e3      	b.n	8000e2a <__aeabi_fsub+0xf6>
 8001062:	1b53      	subs	r3, r2, r5
 8001064:	2d00      	cmp	r5, #0
 8001066:	d100      	bne.n	800106a <__aeabi_fsub+0x336>
 8001068:	e6f4      	b.n	8000e54 <__aeabi_fsub+0x120>
 800106a:	2080      	movs	r0, #128	@ 0x80
 800106c:	4664      	mov	r4, ip
 800106e:	04c0      	lsls	r0, r0, #19
 8001070:	4304      	orrs	r4, r0
 8001072:	46a4      	mov	ip, r4
 8001074:	0034      	movs	r4, r6
 8001076:	2001      	movs	r0, #1
 8001078:	2b1b      	cmp	r3, #27
 800107a:	dc09      	bgt.n	8001090 <__aeabi_fsub+0x35c>
 800107c:	2520      	movs	r5, #32
 800107e:	4660      	mov	r0, ip
 8001080:	40d8      	lsrs	r0, r3
 8001082:	1aeb      	subs	r3, r5, r3
 8001084:	4665      	mov	r5, ip
 8001086:	409d      	lsls	r5, r3
 8001088:	002b      	movs	r3, r5
 800108a:	1e5d      	subs	r5, r3, #1
 800108c:	41ab      	sbcs	r3, r5
 800108e:	4318      	orrs	r0, r3
 8001090:	1a0b      	subs	r3, r1, r0
 8001092:	469c      	mov	ip, r3
 8001094:	0015      	movs	r5, r2
 8001096:	e680      	b.n	8000d9a <__aeabi_fsub+0x66>
 8001098:	fbffffff 	.word	0xfbffffff
 800109c:	7dffffff 	.word	0x7dffffff
 80010a0:	22fe      	movs	r2, #254	@ 0xfe
 80010a2:	1c6b      	adds	r3, r5, #1
 80010a4:	4213      	tst	r3, r2
 80010a6:	d0a3      	beq.n	8000ff0 <__aeabi_fsub+0x2bc>
 80010a8:	2bff      	cmp	r3, #255	@ 0xff
 80010aa:	d100      	bne.n	80010ae <__aeabi_fsub+0x37a>
 80010ac:	e69c      	b.n	8000de8 <__aeabi_fsub+0xb4>
 80010ae:	4461      	add	r1, ip
 80010b0:	0849      	lsrs	r1, r1, #1
 80010b2:	074a      	lsls	r2, r1, #29
 80010b4:	d049      	beq.n	800114a <__aeabi_fsub+0x416>
 80010b6:	220f      	movs	r2, #15
 80010b8:	400a      	ands	r2, r1
 80010ba:	2a04      	cmp	r2, #4
 80010bc:	d045      	beq.n	800114a <__aeabi_fsub+0x416>
 80010be:	1d0a      	adds	r2, r1, #4
 80010c0:	4694      	mov	ip, r2
 80010c2:	e6ad      	b.n	8000e20 <__aeabi_fsub+0xec>
 80010c4:	2d00      	cmp	r5, #0
 80010c6:	d100      	bne.n	80010ca <__aeabi_fsub+0x396>
 80010c8:	e776      	b.n	8000fb8 <__aeabi_fsub+0x284>
 80010ca:	e68d      	b.n	8000de8 <__aeabi_fsub+0xb4>
 80010cc:	0034      	movs	r4, r6
 80010ce:	20ff      	movs	r0, #255	@ 0xff
 80010d0:	2200      	movs	r2, #0
 80010d2:	e68b      	b.n	8000dec <__aeabi_fsub+0xb8>
 80010d4:	4663      	mov	r3, ip
 80010d6:	2401      	movs	r4, #1
 80010d8:	1acf      	subs	r7, r1, r3
 80010da:	4034      	ands	r4, r6
 80010dc:	e664      	b.n	8000da8 <__aeabi_fsub+0x74>
 80010de:	4461      	add	r1, ip
 80010e0:	014b      	lsls	r3, r1, #5
 80010e2:	d56d      	bpl.n	80011c0 <__aeabi_fsub+0x48c>
 80010e4:	0848      	lsrs	r0, r1, #1
 80010e6:	4944      	ldr	r1, [pc, #272]	@ (80011f8 <__aeabi_fsub+0x4c4>)
 80010e8:	4001      	ands	r1, r0
 80010ea:	0743      	lsls	r3, r0, #29
 80010ec:	d02c      	beq.n	8001148 <__aeabi_fsub+0x414>
 80010ee:	230f      	movs	r3, #15
 80010f0:	4003      	ands	r3, r0
 80010f2:	2b04      	cmp	r3, #4
 80010f4:	d028      	beq.n	8001148 <__aeabi_fsub+0x414>
 80010f6:	1d0b      	adds	r3, r1, #4
 80010f8:	469c      	mov	ip, r3
 80010fa:	2302      	movs	r3, #2
 80010fc:	e690      	b.n	8000e20 <__aeabi_fsub+0xec>
 80010fe:	2900      	cmp	r1, #0
 8001100:	d100      	bne.n	8001104 <__aeabi_fsub+0x3d0>
 8001102:	e72b      	b.n	8000f5c <__aeabi_fsub+0x228>
 8001104:	2380      	movs	r3, #128	@ 0x80
 8001106:	03db      	lsls	r3, r3, #15
 8001108:	429f      	cmp	r7, r3
 800110a:	d200      	bcs.n	800110e <__aeabi_fsub+0x3da>
 800110c:	e726      	b.n	8000f5c <__aeabi_fsub+0x228>
 800110e:	4298      	cmp	r0, r3
 8001110:	d300      	bcc.n	8001114 <__aeabi_fsub+0x3e0>
 8001112:	e723      	b.n	8000f5c <__aeabi_fsub+0x228>
 8001114:	2401      	movs	r4, #1
 8001116:	4034      	ands	r4, r6
 8001118:	0007      	movs	r7, r0
 800111a:	e71f      	b.n	8000f5c <__aeabi_fsub+0x228>
 800111c:	0034      	movs	r4, r6
 800111e:	468c      	mov	ip, r1
 8001120:	e67e      	b.n	8000e20 <__aeabi_fsub+0xec>
 8001122:	2301      	movs	r3, #1
 8001124:	08cf      	lsrs	r7, r1, #3
 8001126:	e680      	b.n	8000e2a <__aeabi_fsub+0xf6>
 8001128:	2300      	movs	r3, #0
 800112a:	e67e      	b.n	8000e2a <__aeabi_fsub+0xf6>
 800112c:	2020      	movs	r0, #32
 800112e:	4665      	mov	r5, ip
 8001130:	1b80      	subs	r0, r0, r6
 8001132:	4085      	lsls	r5, r0
 8001134:	4663      	mov	r3, ip
 8001136:	0028      	movs	r0, r5
 8001138:	40f3      	lsrs	r3, r6
 800113a:	1e45      	subs	r5, r0, #1
 800113c:	41a8      	sbcs	r0, r5
 800113e:	4303      	orrs	r3, r0
 8001140:	469c      	mov	ip, r3
 8001142:	0015      	movs	r5, r2
 8001144:	448c      	add	ip, r1
 8001146:	e76d      	b.n	8001024 <__aeabi_fsub+0x2f0>
 8001148:	2302      	movs	r3, #2
 800114a:	08cf      	lsrs	r7, r1, #3
 800114c:	e66d      	b.n	8000e2a <__aeabi_fsub+0xf6>
 800114e:	1b0f      	subs	r7, r1, r4
 8001150:	017b      	lsls	r3, r7, #5
 8001152:	d528      	bpl.n	80011a6 <__aeabi_fsub+0x472>
 8001154:	01bf      	lsls	r7, r7, #6
 8001156:	09bf      	lsrs	r7, r7, #6
 8001158:	0038      	movs	r0, r7
 800115a:	f001 fd5f 	bl	8002c1c <__clzsi2>
 800115e:	003b      	movs	r3, r7
 8001160:	3805      	subs	r0, #5
 8001162:	4083      	lsls	r3, r0
 8001164:	0034      	movs	r4, r6
 8001166:	2501      	movs	r5, #1
 8001168:	e6ca      	b.n	8000f00 <__aeabi_fsub+0x1cc>
 800116a:	2900      	cmp	r1, #0
 800116c:	d100      	bne.n	8001170 <__aeabi_fsub+0x43c>
 800116e:	e6b5      	b.n	8000edc <__aeabi_fsub+0x1a8>
 8001170:	2401      	movs	r4, #1
 8001172:	0007      	movs	r7, r0
 8001174:	4034      	ands	r4, r6
 8001176:	e658      	b.n	8000e2a <__aeabi_fsub+0xf6>
 8001178:	4663      	mov	r3, ip
 800117a:	2b00      	cmp	r3, #0
 800117c:	d100      	bne.n	8001180 <__aeabi_fsub+0x44c>
 800117e:	e6e9      	b.n	8000f54 <__aeabi_fsub+0x220>
 8001180:	2900      	cmp	r1, #0
 8001182:	d100      	bne.n	8001186 <__aeabi_fsub+0x452>
 8001184:	e6ea      	b.n	8000f5c <__aeabi_fsub+0x228>
 8001186:	2380      	movs	r3, #128	@ 0x80
 8001188:	03db      	lsls	r3, r3, #15
 800118a:	429f      	cmp	r7, r3
 800118c:	d200      	bcs.n	8001190 <__aeabi_fsub+0x45c>
 800118e:	e6e5      	b.n	8000f5c <__aeabi_fsub+0x228>
 8001190:	4298      	cmp	r0, r3
 8001192:	d300      	bcc.n	8001196 <__aeabi_fsub+0x462>
 8001194:	e6e2      	b.n	8000f5c <__aeabi_fsub+0x228>
 8001196:	0007      	movs	r7, r0
 8001198:	e6e0      	b.n	8000f5c <__aeabi_fsub+0x228>
 800119a:	2900      	cmp	r1, #0
 800119c:	d100      	bne.n	80011a0 <__aeabi_fsub+0x46c>
 800119e:	e69e      	b.n	8000ede <__aeabi_fsub+0x1aa>
 80011a0:	2300      	movs	r3, #0
 80011a2:	08cf      	lsrs	r7, r1, #3
 80011a4:	e641      	b.n	8000e2a <__aeabi_fsub+0xf6>
 80011a6:	0034      	movs	r4, r6
 80011a8:	2301      	movs	r3, #1
 80011aa:	08ff      	lsrs	r7, r7, #3
 80011ac:	e63d      	b.n	8000e2a <__aeabi_fsub+0xf6>
 80011ae:	2f00      	cmp	r7, #0
 80011b0:	d100      	bne.n	80011b4 <__aeabi_fsub+0x480>
 80011b2:	e693      	b.n	8000edc <__aeabi_fsub+0x1a8>
 80011b4:	2300      	movs	r3, #0
 80011b6:	08ff      	lsrs	r7, r7, #3
 80011b8:	e637      	b.n	8000e2a <__aeabi_fsub+0xf6>
 80011ba:	2300      	movs	r3, #0
 80011bc:	08d7      	lsrs	r7, r2, #3
 80011be:	e634      	b.n	8000e2a <__aeabi_fsub+0xf6>
 80011c0:	2301      	movs	r3, #1
 80011c2:	08cf      	lsrs	r7, r1, #3
 80011c4:	e631      	b.n	8000e2a <__aeabi_fsub+0xf6>
 80011c6:	2280      	movs	r2, #128	@ 0x80
 80011c8:	000b      	movs	r3, r1
 80011ca:	04d2      	lsls	r2, r2, #19
 80011cc:	2001      	movs	r0, #1
 80011ce:	4013      	ands	r3, r2
 80011d0:	4211      	tst	r1, r2
 80011d2:	d000      	beq.n	80011d6 <__aeabi_fsub+0x4a2>
 80011d4:	e6ae      	b.n	8000f34 <__aeabi_fsub+0x200>
 80011d6:	08cf      	lsrs	r7, r1, #3
 80011d8:	e627      	b.n	8000e2a <__aeabi_fsub+0xf6>
 80011da:	2b00      	cmp	r3, #0
 80011dc:	d100      	bne.n	80011e0 <__aeabi_fsub+0x4ac>
 80011de:	e75f      	b.n	80010a0 <__aeabi_fsub+0x36c>
 80011e0:	1b56      	subs	r6, r2, r5
 80011e2:	2d00      	cmp	r5, #0
 80011e4:	d101      	bne.n	80011ea <__aeabi_fsub+0x4b6>
 80011e6:	0033      	movs	r3, r6
 80011e8:	e6e7      	b.n	8000fba <__aeabi_fsub+0x286>
 80011ea:	2380      	movs	r3, #128	@ 0x80
 80011ec:	4660      	mov	r0, ip
 80011ee:	04db      	lsls	r3, r3, #19
 80011f0:	4318      	orrs	r0, r3
 80011f2:	4684      	mov	ip, r0
 80011f4:	e6eb      	b.n	8000fce <__aeabi_fsub+0x29a>
 80011f6:	46c0      	nop			@ (mov r8, r8)
 80011f8:	7dffffff 	.word	0x7dffffff

080011fc <__aeabi_f2iz>:
 80011fc:	0241      	lsls	r1, r0, #9
 80011fe:	0042      	lsls	r2, r0, #1
 8001200:	0fc3      	lsrs	r3, r0, #31
 8001202:	0a49      	lsrs	r1, r1, #9
 8001204:	2000      	movs	r0, #0
 8001206:	0e12      	lsrs	r2, r2, #24
 8001208:	2a7e      	cmp	r2, #126	@ 0x7e
 800120a:	dd03      	ble.n	8001214 <__aeabi_f2iz+0x18>
 800120c:	2a9d      	cmp	r2, #157	@ 0x9d
 800120e:	dd02      	ble.n	8001216 <__aeabi_f2iz+0x1a>
 8001210:	4a09      	ldr	r2, [pc, #36]	@ (8001238 <__aeabi_f2iz+0x3c>)
 8001212:	1898      	adds	r0, r3, r2
 8001214:	4770      	bx	lr
 8001216:	2080      	movs	r0, #128	@ 0x80
 8001218:	0400      	lsls	r0, r0, #16
 800121a:	4301      	orrs	r1, r0
 800121c:	2a95      	cmp	r2, #149	@ 0x95
 800121e:	dc07      	bgt.n	8001230 <__aeabi_f2iz+0x34>
 8001220:	2096      	movs	r0, #150	@ 0x96
 8001222:	1a82      	subs	r2, r0, r2
 8001224:	40d1      	lsrs	r1, r2
 8001226:	4248      	negs	r0, r1
 8001228:	2b00      	cmp	r3, #0
 800122a:	d1f3      	bne.n	8001214 <__aeabi_f2iz+0x18>
 800122c:	0008      	movs	r0, r1
 800122e:	e7f1      	b.n	8001214 <__aeabi_f2iz+0x18>
 8001230:	3a96      	subs	r2, #150	@ 0x96
 8001232:	4091      	lsls	r1, r2
 8001234:	e7f7      	b.n	8001226 <__aeabi_f2iz+0x2a>
 8001236:	46c0      	nop			@ (mov r8, r8)
 8001238:	7fffffff 	.word	0x7fffffff

0800123c <__aeabi_i2f>:
 800123c:	b570      	push	{r4, r5, r6, lr}
 800123e:	2800      	cmp	r0, #0
 8001240:	d012      	beq.n	8001268 <__aeabi_i2f+0x2c>
 8001242:	17c3      	asrs	r3, r0, #31
 8001244:	18c5      	adds	r5, r0, r3
 8001246:	405d      	eors	r5, r3
 8001248:	0fc4      	lsrs	r4, r0, #31
 800124a:	0028      	movs	r0, r5
 800124c:	f001 fce6 	bl	8002c1c <__clzsi2>
 8001250:	239e      	movs	r3, #158	@ 0x9e
 8001252:	1a1b      	subs	r3, r3, r0
 8001254:	2b96      	cmp	r3, #150	@ 0x96
 8001256:	dc0f      	bgt.n	8001278 <__aeabi_i2f+0x3c>
 8001258:	2808      	cmp	r0, #8
 800125a:	d038      	beq.n	80012ce <__aeabi_i2f+0x92>
 800125c:	3808      	subs	r0, #8
 800125e:	4085      	lsls	r5, r0
 8001260:	026d      	lsls	r5, r5, #9
 8001262:	0a6d      	lsrs	r5, r5, #9
 8001264:	b2d8      	uxtb	r0, r3
 8001266:	e002      	b.n	800126e <__aeabi_i2f+0x32>
 8001268:	2400      	movs	r4, #0
 800126a:	2000      	movs	r0, #0
 800126c:	2500      	movs	r5, #0
 800126e:	05c0      	lsls	r0, r0, #23
 8001270:	4328      	orrs	r0, r5
 8001272:	07e4      	lsls	r4, r4, #31
 8001274:	4320      	orrs	r0, r4
 8001276:	bd70      	pop	{r4, r5, r6, pc}
 8001278:	2b99      	cmp	r3, #153	@ 0x99
 800127a:	dc14      	bgt.n	80012a6 <__aeabi_i2f+0x6a>
 800127c:	1f42      	subs	r2, r0, #5
 800127e:	4095      	lsls	r5, r2
 8001280:	002a      	movs	r2, r5
 8001282:	4915      	ldr	r1, [pc, #84]	@ (80012d8 <__aeabi_i2f+0x9c>)
 8001284:	4011      	ands	r1, r2
 8001286:	0755      	lsls	r5, r2, #29
 8001288:	d01c      	beq.n	80012c4 <__aeabi_i2f+0x88>
 800128a:	250f      	movs	r5, #15
 800128c:	402a      	ands	r2, r5
 800128e:	2a04      	cmp	r2, #4
 8001290:	d018      	beq.n	80012c4 <__aeabi_i2f+0x88>
 8001292:	3104      	adds	r1, #4
 8001294:	08ca      	lsrs	r2, r1, #3
 8001296:	0149      	lsls	r1, r1, #5
 8001298:	d515      	bpl.n	80012c6 <__aeabi_i2f+0x8a>
 800129a:	239f      	movs	r3, #159	@ 0x9f
 800129c:	0252      	lsls	r2, r2, #9
 800129e:	1a18      	subs	r0, r3, r0
 80012a0:	0a55      	lsrs	r5, r2, #9
 80012a2:	b2c0      	uxtb	r0, r0
 80012a4:	e7e3      	b.n	800126e <__aeabi_i2f+0x32>
 80012a6:	2205      	movs	r2, #5
 80012a8:	0029      	movs	r1, r5
 80012aa:	1a12      	subs	r2, r2, r0
 80012ac:	40d1      	lsrs	r1, r2
 80012ae:	0002      	movs	r2, r0
 80012b0:	321b      	adds	r2, #27
 80012b2:	4095      	lsls	r5, r2
 80012b4:	002a      	movs	r2, r5
 80012b6:	1e55      	subs	r5, r2, #1
 80012b8:	41aa      	sbcs	r2, r5
 80012ba:	430a      	orrs	r2, r1
 80012bc:	4906      	ldr	r1, [pc, #24]	@ (80012d8 <__aeabi_i2f+0x9c>)
 80012be:	4011      	ands	r1, r2
 80012c0:	0755      	lsls	r5, r2, #29
 80012c2:	d1e2      	bne.n	800128a <__aeabi_i2f+0x4e>
 80012c4:	08ca      	lsrs	r2, r1, #3
 80012c6:	0252      	lsls	r2, r2, #9
 80012c8:	0a55      	lsrs	r5, r2, #9
 80012ca:	b2d8      	uxtb	r0, r3
 80012cc:	e7cf      	b.n	800126e <__aeabi_i2f+0x32>
 80012ce:	026d      	lsls	r5, r5, #9
 80012d0:	0a6d      	lsrs	r5, r5, #9
 80012d2:	308e      	adds	r0, #142	@ 0x8e
 80012d4:	e7cb      	b.n	800126e <__aeabi_i2f+0x32>
 80012d6:	46c0      	nop			@ (mov r8, r8)
 80012d8:	fbffffff 	.word	0xfbffffff

080012dc <__aeabi_ui2f>:
 80012dc:	b510      	push	{r4, lr}
 80012de:	1e04      	subs	r4, r0, #0
 80012e0:	d00d      	beq.n	80012fe <__aeabi_ui2f+0x22>
 80012e2:	f001 fc9b 	bl	8002c1c <__clzsi2>
 80012e6:	239e      	movs	r3, #158	@ 0x9e
 80012e8:	1a1b      	subs	r3, r3, r0
 80012ea:	2b96      	cmp	r3, #150	@ 0x96
 80012ec:	dc0c      	bgt.n	8001308 <__aeabi_ui2f+0x2c>
 80012ee:	2808      	cmp	r0, #8
 80012f0:	d034      	beq.n	800135c <__aeabi_ui2f+0x80>
 80012f2:	3808      	subs	r0, #8
 80012f4:	4084      	lsls	r4, r0
 80012f6:	0264      	lsls	r4, r4, #9
 80012f8:	0a64      	lsrs	r4, r4, #9
 80012fa:	b2d8      	uxtb	r0, r3
 80012fc:	e001      	b.n	8001302 <__aeabi_ui2f+0x26>
 80012fe:	2000      	movs	r0, #0
 8001300:	2400      	movs	r4, #0
 8001302:	05c0      	lsls	r0, r0, #23
 8001304:	4320      	orrs	r0, r4
 8001306:	bd10      	pop	{r4, pc}
 8001308:	2b99      	cmp	r3, #153	@ 0x99
 800130a:	dc13      	bgt.n	8001334 <__aeabi_ui2f+0x58>
 800130c:	1f42      	subs	r2, r0, #5
 800130e:	4094      	lsls	r4, r2
 8001310:	4a14      	ldr	r2, [pc, #80]	@ (8001364 <__aeabi_ui2f+0x88>)
 8001312:	4022      	ands	r2, r4
 8001314:	0761      	lsls	r1, r4, #29
 8001316:	d01c      	beq.n	8001352 <__aeabi_ui2f+0x76>
 8001318:	210f      	movs	r1, #15
 800131a:	4021      	ands	r1, r4
 800131c:	2904      	cmp	r1, #4
 800131e:	d018      	beq.n	8001352 <__aeabi_ui2f+0x76>
 8001320:	3204      	adds	r2, #4
 8001322:	08d4      	lsrs	r4, r2, #3
 8001324:	0152      	lsls	r2, r2, #5
 8001326:	d515      	bpl.n	8001354 <__aeabi_ui2f+0x78>
 8001328:	239f      	movs	r3, #159	@ 0x9f
 800132a:	0264      	lsls	r4, r4, #9
 800132c:	1a18      	subs	r0, r3, r0
 800132e:	0a64      	lsrs	r4, r4, #9
 8001330:	b2c0      	uxtb	r0, r0
 8001332:	e7e6      	b.n	8001302 <__aeabi_ui2f+0x26>
 8001334:	0002      	movs	r2, r0
 8001336:	0021      	movs	r1, r4
 8001338:	321b      	adds	r2, #27
 800133a:	4091      	lsls	r1, r2
 800133c:	000a      	movs	r2, r1
 800133e:	1e51      	subs	r1, r2, #1
 8001340:	418a      	sbcs	r2, r1
 8001342:	2105      	movs	r1, #5
 8001344:	1a09      	subs	r1, r1, r0
 8001346:	40cc      	lsrs	r4, r1
 8001348:	4314      	orrs	r4, r2
 800134a:	4a06      	ldr	r2, [pc, #24]	@ (8001364 <__aeabi_ui2f+0x88>)
 800134c:	4022      	ands	r2, r4
 800134e:	0761      	lsls	r1, r4, #29
 8001350:	d1e2      	bne.n	8001318 <__aeabi_ui2f+0x3c>
 8001352:	08d4      	lsrs	r4, r2, #3
 8001354:	0264      	lsls	r4, r4, #9
 8001356:	0a64      	lsrs	r4, r4, #9
 8001358:	b2d8      	uxtb	r0, r3
 800135a:	e7d2      	b.n	8001302 <__aeabi_ui2f+0x26>
 800135c:	0264      	lsls	r4, r4, #9
 800135e:	0a64      	lsrs	r4, r4, #9
 8001360:	308e      	adds	r0, #142	@ 0x8e
 8001362:	e7ce      	b.n	8001302 <__aeabi_ui2f+0x26>
 8001364:	fbffffff 	.word	0xfbffffff

08001368 <__aeabi_dadd>:
 8001368:	b5f0      	push	{r4, r5, r6, r7, lr}
 800136a:	464f      	mov	r7, r9
 800136c:	4646      	mov	r6, r8
 800136e:	46d6      	mov	lr, sl
 8001370:	b5c0      	push	{r6, r7, lr}
 8001372:	b082      	sub	sp, #8
 8001374:	9000      	str	r0, [sp, #0]
 8001376:	9101      	str	r1, [sp, #4]
 8001378:	030e      	lsls	r6, r1, #12
 800137a:	004c      	lsls	r4, r1, #1
 800137c:	0fcd      	lsrs	r5, r1, #31
 800137e:	0a71      	lsrs	r1, r6, #9
 8001380:	9e00      	ldr	r6, [sp, #0]
 8001382:	005f      	lsls	r7, r3, #1
 8001384:	0f76      	lsrs	r6, r6, #29
 8001386:	430e      	orrs	r6, r1
 8001388:	9900      	ldr	r1, [sp, #0]
 800138a:	9200      	str	r2, [sp, #0]
 800138c:	9301      	str	r3, [sp, #4]
 800138e:	00c9      	lsls	r1, r1, #3
 8001390:	4689      	mov	r9, r1
 8001392:	0319      	lsls	r1, r3, #12
 8001394:	0d7b      	lsrs	r3, r7, #21
 8001396:	4698      	mov	r8, r3
 8001398:	9b01      	ldr	r3, [sp, #4]
 800139a:	0a49      	lsrs	r1, r1, #9
 800139c:	0fdb      	lsrs	r3, r3, #31
 800139e:	469c      	mov	ip, r3
 80013a0:	9b00      	ldr	r3, [sp, #0]
 80013a2:	9a00      	ldr	r2, [sp, #0]
 80013a4:	0f5b      	lsrs	r3, r3, #29
 80013a6:	430b      	orrs	r3, r1
 80013a8:	4641      	mov	r1, r8
 80013aa:	0d64      	lsrs	r4, r4, #21
 80013ac:	00d2      	lsls	r2, r2, #3
 80013ae:	1a61      	subs	r1, r4, r1
 80013b0:	4565      	cmp	r5, ip
 80013b2:	d100      	bne.n	80013b6 <__aeabi_dadd+0x4e>
 80013b4:	e0a6      	b.n	8001504 <__aeabi_dadd+0x19c>
 80013b6:	2900      	cmp	r1, #0
 80013b8:	dd72      	ble.n	80014a0 <__aeabi_dadd+0x138>
 80013ba:	4647      	mov	r7, r8
 80013bc:	2f00      	cmp	r7, #0
 80013be:	d100      	bne.n	80013c2 <__aeabi_dadd+0x5a>
 80013c0:	e0dd      	b.n	800157e <__aeabi_dadd+0x216>
 80013c2:	4fcc      	ldr	r7, [pc, #816]	@ (80016f4 <__aeabi_dadd+0x38c>)
 80013c4:	42bc      	cmp	r4, r7
 80013c6:	d100      	bne.n	80013ca <__aeabi_dadd+0x62>
 80013c8:	e19a      	b.n	8001700 <__aeabi_dadd+0x398>
 80013ca:	2701      	movs	r7, #1
 80013cc:	2938      	cmp	r1, #56	@ 0x38
 80013ce:	dc17      	bgt.n	8001400 <__aeabi_dadd+0x98>
 80013d0:	2780      	movs	r7, #128	@ 0x80
 80013d2:	043f      	lsls	r7, r7, #16
 80013d4:	433b      	orrs	r3, r7
 80013d6:	291f      	cmp	r1, #31
 80013d8:	dd00      	ble.n	80013dc <__aeabi_dadd+0x74>
 80013da:	e1dd      	b.n	8001798 <__aeabi_dadd+0x430>
 80013dc:	2720      	movs	r7, #32
 80013de:	1a78      	subs	r0, r7, r1
 80013e0:	001f      	movs	r7, r3
 80013e2:	4087      	lsls	r7, r0
 80013e4:	46ba      	mov	sl, r7
 80013e6:	0017      	movs	r7, r2
 80013e8:	40cf      	lsrs	r7, r1
 80013ea:	4684      	mov	ip, r0
 80013ec:	0038      	movs	r0, r7
 80013ee:	4657      	mov	r7, sl
 80013f0:	4307      	orrs	r7, r0
 80013f2:	4660      	mov	r0, ip
 80013f4:	4082      	lsls	r2, r0
 80013f6:	40cb      	lsrs	r3, r1
 80013f8:	1e50      	subs	r0, r2, #1
 80013fa:	4182      	sbcs	r2, r0
 80013fc:	1af6      	subs	r6, r6, r3
 80013fe:	4317      	orrs	r7, r2
 8001400:	464b      	mov	r3, r9
 8001402:	1bdf      	subs	r7, r3, r7
 8001404:	45b9      	cmp	r9, r7
 8001406:	4180      	sbcs	r0, r0
 8001408:	4240      	negs	r0, r0
 800140a:	1a36      	subs	r6, r6, r0
 800140c:	0233      	lsls	r3, r6, #8
 800140e:	d400      	bmi.n	8001412 <__aeabi_dadd+0xaa>
 8001410:	e0ff      	b.n	8001612 <__aeabi_dadd+0x2aa>
 8001412:	0276      	lsls	r6, r6, #9
 8001414:	0a76      	lsrs	r6, r6, #9
 8001416:	2e00      	cmp	r6, #0
 8001418:	d100      	bne.n	800141c <__aeabi_dadd+0xb4>
 800141a:	e13c      	b.n	8001696 <__aeabi_dadd+0x32e>
 800141c:	0030      	movs	r0, r6
 800141e:	f001 fbfd 	bl	8002c1c <__clzsi2>
 8001422:	0003      	movs	r3, r0
 8001424:	3b08      	subs	r3, #8
 8001426:	2120      	movs	r1, #32
 8001428:	0038      	movs	r0, r7
 800142a:	1aca      	subs	r2, r1, r3
 800142c:	40d0      	lsrs	r0, r2
 800142e:	409e      	lsls	r6, r3
 8001430:	0002      	movs	r2, r0
 8001432:	409f      	lsls	r7, r3
 8001434:	4332      	orrs	r2, r6
 8001436:	429c      	cmp	r4, r3
 8001438:	dd00      	ble.n	800143c <__aeabi_dadd+0xd4>
 800143a:	e1a6      	b.n	800178a <__aeabi_dadd+0x422>
 800143c:	1b18      	subs	r0, r3, r4
 800143e:	3001      	adds	r0, #1
 8001440:	1a09      	subs	r1, r1, r0
 8001442:	003e      	movs	r6, r7
 8001444:	408f      	lsls	r7, r1
 8001446:	40c6      	lsrs	r6, r0
 8001448:	1e7b      	subs	r3, r7, #1
 800144a:	419f      	sbcs	r7, r3
 800144c:	0013      	movs	r3, r2
 800144e:	408b      	lsls	r3, r1
 8001450:	4337      	orrs	r7, r6
 8001452:	431f      	orrs	r7, r3
 8001454:	40c2      	lsrs	r2, r0
 8001456:	003b      	movs	r3, r7
 8001458:	0016      	movs	r6, r2
 800145a:	2400      	movs	r4, #0
 800145c:	4313      	orrs	r3, r2
 800145e:	d100      	bne.n	8001462 <__aeabi_dadd+0xfa>
 8001460:	e1df      	b.n	8001822 <__aeabi_dadd+0x4ba>
 8001462:	077b      	lsls	r3, r7, #29
 8001464:	d100      	bne.n	8001468 <__aeabi_dadd+0x100>
 8001466:	e332      	b.n	8001ace <__aeabi_dadd+0x766>
 8001468:	230f      	movs	r3, #15
 800146a:	003a      	movs	r2, r7
 800146c:	403b      	ands	r3, r7
 800146e:	2b04      	cmp	r3, #4
 8001470:	d004      	beq.n	800147c <__aeabi_dadd+0x114>
 8001472:	1d3a      	adds	r2, r7, #4
 8001474:	42ba      	cmp	r2, r7
 8001476:	41bf      	sbcs	r7, r7
 8001478:	427f      	negs	r7, r7
 800147a:	19f6      	adds	r6, r6, r7
 800147c:	0233      	lsls	r3, r6, #8
 800147e:	d400      	bmi.n	8001482 <__aeabi_dadd+0x11a>
 8001480:	e323      	b.n	8001aca <__aeabi_dadd+0x762>
 8001482:	4b9c      	ldr	r3, [pc, #624]	@ (80016f4 <__aeabi_dadd+0x38c>)
 8001484:	3401      	adds	r4, #1
 8001486:	429c      	cmp	r4, r3
 8001488:	d100      	bne.n	800148c <__aeabi_dadd+0x124>
 800148a:	e0b4      	b.n	80015f6 <__aeabi_dadd+0x28e>
 800148c:	4b9a      	ldr	r3, [pc, #616]	@ (80016f8 <__aeabi_dadd+0x390>)
 800148e:	0564      	lsls	r4, r4, #21
 8001490:	401e      	ands	r6, r3
 8001492:	0d64      	lsrs	r4, r4, #21
 8001494:	0777      	lsls	r7, r6, #29
 8001496:	08d2      	lsrs	r2, r2, #3
 8001498:	0276      	lsls	r6, r6, #9
 800149a:	4317      	orrs	r7, r2
 800149c:	0b36      	lsrs	r6, r6, #12
 800149e:	e0ac      	b.n	80015fa <__aeabi_dadd+0x292>
 80014a0:	2900      	cmp	r1, #0
 80014a2:	d100      	bne.n	80014a6 <__aeabi_dadd+0x13e>
 80014a4:	e07e      	b.n	80015a4 <__aeabi_dadd+0x23c>
 80014a6:	4641      	mov	r1, r8
 80014a8:	1b09      	subs	r1, r1, r4
 80014aa:	2c00      	cmp	r4, #0
 80014ac:	d000      	beq.n	80014b0 <__aeabi_dadd+0x148>
 80014ae:	e160      	b.n	8001772 <__aeabi_dadd+0x40a>
 80014b0:	0034      	movs	r4, r6
 80014b2:	4648      	mov	r0, r9
 80014b4:	4304      	orrs	r4, r0
 80014b6:	d100      	bne.n	80014ba <__aeabi_dadd+0x152>
 80014b8:	e1c9      	b.n	800184e <__aeabi_dadd+0x4e6>
 80014ba:	1e4c      	subs	r4, r1, #1
 80014bc:	2901      	cmp	r1, #1
 80014be:	d100      	bne.n	80014c2 <__aeabi_dadd+0x15a>
 80014c0:	e22e      	b.n	8001920 <__aeabi_dadd+0x5b8>
 80014c2:	4d8c      	ldr	r5, [pc, #560]	@ (80016f4 <__aeabi_dadd+0x38c>)
 80014c4:	42a9      	cmp	r1, r5
 80014c6:	d100      	bne.n	80014ca <__aeabi_dadd+0x162>
 80014c8:	e224      	b.n	8001914 <__aeabi_dadd+0x5ac>
 80014ca:	2701      	movs	r7, #1
 80014cc:	2c38      	cmp	r4, #56	@ 0x38
 80014ce:	dc11      	bgt.n	80014f4 <__aeabi_dadd+0x18c>
 80014d0:	0021      	movs	r1, r4
 80014d2:	291f      	cmp	r1, #31
 80014d4:	dd00      	ble.n	80014d8 <__aeabi_dadd+0x170>
 80014d6:	e20b      	b.n	80018f0 <__aeabi_dadd+0x588>
 80014d8:	2420      	movs	r4, #32
 80014da:	0037      	movs	r7, r6
 80014dc:	4648      	mov	r0, r9
 80014de:	1a64      	subs	r4, r4, r1
 80014e0:	40a7      	lsls	r7, r4
 80014e2:	40c8      	lsrs	r0, r1
 80014e4:	4307      	orrs	r7, r0
 80014e6:	4648      	mov	r0, r9
 80014e8:	40a0      	lsls	r0, r4
 80014ea:	40ce      	lsrs	r6, r1
 80014ec:	1e44      	subs	r4, r0, #1
 80014ee:	41a0      	sbcs	r0, r4
 80014f0:	1b9b      	subs	r3, r3, r6
 80014f2:	4307      	orrs	r7, r0
 80014f4:	1bd7      	subs	r7, r2, r7
 80014f6:	42ba      	cmp	r2, r7
 80014f8:	4192      	sbcs	r2, r2
 80014fa:	4252      	negs	r2, r2
 80014fc:	4665      	mov	r5, ip
 80014fe:	4644      	mov	r4, r8
 8001500:	1a9e      	subs	r6, r3, r2
 8001502:	e783      	b.n	800140c <__aeabi_dadd+0xa4>
 8001504:	2900      	cmp	r1, #0
 8001506:	dc00      	bgt.n	800150a <__aeabi_dadd+0x1a2>
 8001508:	e09c      	b.n	8001644 <__aeabi_dadd+0x2dc>
 800150a:	4647      	mov	r7, r8
 800150c:	2f00      	cmp	r7, #0
 800150e:	d167      	bne.n	80015e0 <__aeabi_dadd+0x278>
 8001510:	001f      	movs	r7, r3
 8001512:	4317      	orrs	r7, r2
 8001514:	d100      	bne.n	8001518 <__aeabi_dadd+0x1b0>
 8001516:	e0e4      	b.n	80016e2 <__aeabi_dadd+0x37a>
 8001518:	1e48      	subs	r0, r1, #1
 800151a:	2901      	cmp	r1, #1
 800151c:	d100      	bne.n	8001520 <__aeabi_dadd+0x1b8>
 800151e:	e19b      	b.n	8001858 <__aeabi_dadd+0x4f0>
 8001520:	4f74      	ldr	r7, [pc, #464]	@ (80016f4 <__aeabi_dadd+0x38c>)
 8001522:	42b9      	cmp	r1, r7
 8001524:	d100      	bne.n	8001528 <__aeabi_dadd+0x1c0>
 8001526:	e0eb      	b.n	8001700 <__aeabi_dadd+0x398>
 8001528:	2701      	movs	r7, #1
 800152a:	0001      	movs	r1, r0
 800152c:	2838      	cmp	r0, #56	@ 0x38
 800152e:	dc11      	bgt.n	8001554 <__aeabi_dadd+0x1ec>
 8001530:	291f      	cmp	r1, #31
 8001532:	dd00      	ble.n	8001536 <__aeabi_dadd+0x1ce>
 8001534:	e1c7      	b.n	80018c6 <__aeabi_dadd+0x55e>
 8001536:	2720      	movs	r7, #32
 8001538:	1a78      	subs	r0, r7, r1
 800153a:	001f      	movs	r7, r3
 800153c:	4684      	mov	ip, r0
 800153e:	4087      	lsls	r7, r0
 8001540:	0010      	movs	r0, r2
 8001542:	40c8      	lsrs	r0, r1
 8001544:	4307      	orrs	r7, r0
 8001546:	4660      	mov	r0, ip
 8001548:	4082      	lsls	r2, r0
 800154a:	40cb      	lsrs	r3, r1
 800154c:	1e50      	subs	r0, r2, #1
 800154e:	4182      	sbcs	r2, r0
 8001550:	18f6      	adds	r6, r6, r3
 8001552:	4317      	orrs	r7, r2
 8001554:	444f      	add	r7, r9
 8001556:	454f      	cmp	r7, r9
 8001558:	4180      	sbcs	r0, r0
 800155a:	4240      	negs	r0, r0
 800155c:	1836      	adds	r6, r6, r0
 800155e:	0233      	lsls	r3, r6, #8
 8001560:	d557      	bpl.n	8001612 <__aeabi_dadd+0x2aa>
 8001562:	4b64      	ldr	r3, [pc, #400]	@ (80016f4 <__aeabi_dadd+0x38c>)
 8001564:	3401      	adds	r4, #1
 8001566:	429c      	cmp	r4, r3
 8001568:	d045      	beq.n	80015f6 <__aeabi_dadd+0x28e>
 800156a:	2101      	movs	r1, #1
 800156c:	4b62      	ldr	r3, [pc, #392]	@ (80016f8 <__aeabi_dadd+0x390>)
 800156e:	087a      	lsrs	r2, r7, #1
 8001570:	401e      	ands	r6, r3
 8001572:	4039      	ands	r1, r7
 8001574:	430a      	orrs	r2, r1
 8001576:	07f7      	lsls	r7, r6, #31
 8001578:	4317      	orrs	r7, r2
 800157a:	0876      	lsrs	r6, r6, #1
 800157c:	e771      	b.n	8001462 <__aeabi_dadd+0xfa>
 800157e:	001f      	movs	r7, r3
 8001580:	4317      	orrs	r7, r2
 8001582:	d100      	bne.n	8001586 <__aeabi_dadd+0x21e>
 8001584:	e0ad      	b.n	80016e2 <__aeabi_dadd+0x37a>
 8001586:	1e4f      	subs	r7, r1, #1
 8001588:	46bc      	mov	ip, r7
 800158a:	2901      	cmp	r1, #1
 800158c:	d100      	bne.n	8001590 <__aeabi_dadd+0x228>
 800158e:	e182      	b.n	8001896 <__aeabi_dadd+0x52e>
 8001590:	4f58      	ldr	r7, [pc, #352]	@ (80016f4 <__aeabi_dadd+0x38c>)
 8001592:	42b9      	cmp	r1, r7
 8001594:	d100      	bne.n	8001598 <__aeabi_dadd+0x230>
 8001596:	e190      	b.n	80018ba <__aeabi_dadd+0x552>
 8001598:	4661      	mov	r1, ip
 800159a:	2701      	movs	r7, #1
 800159c:	2938      	cmp	r1, #56	@ 0x38
 800159e:	dd00      	ble.n	80015a2 <__aeabi_dadd+0x23a>
 80015a0:	e72e      	b.n	8001400 <__aeabi_dadd+0x98>
 80015a2:	e718      	b.n	80013d6 <__aeabi_dadd+0x6e>
 80015a4:	4f55      	ldr	r7, [pc, #340]	@ (80016fc <__aeabi_dadd+0x394>)
 80015a6:	1c61      	adds	r1, r4, #1
 80015a8:	4239      	tst	r1, r7
 80015aa:	d000      	beq.n	80015ae <__aeabi_dadd+0x246>
 80015ac:	e0d0      	b.n	8001750 <__aeabi_dadd+0x3e8>
 80015ae:	0031      	movs	r1, r6
 80015b0:	4648      	mov	r0, r9
 80015b2:	001f      	movs	r7, r3
 80015b4:	4301      	orrs	r1, r0
 80015b6:	4317      	orrs	r7, r2
 80015b8:	2c00      	cmp	r4, #0
 80015ba:	d000      	beq.n	80015be <__aeabi_dadd+0x256>
 80015bc:	e13d      	b.n	800183a <__aeabi_dadd+0x4d2>
 80015be:	2900      	cmp	r1, #0
 80015c0:	d100      	bne.n	80015c4 <__aeabi_dadd+0x25c>
 80015c2:	e1bc      	b.n	800193e <__aeabi_dadd+0x5d6>
 80015c4:	2f00      	cmp	r7, #0
 80015c6:	d000      	beq.n	80015ca <__aeabi_dadd+0x262>
 80015c8:	e1bf      	b.n	800194a <__aeabi_dadd+0x5e2>
 80015ca:	464b      	mov	r3, r9
 80015cc:	2100      	movs	r1, #0
 80015ce:	08d8      	lsrs	r0, r3, #3
 80015d0:	0777      	lsls	r7, r6, #29
 80015d2:	4307      	orrs	r7, r0
 80015d4:	08f0      	lsrs	r0, r6, #3
 80015d6:	0306      	lsls	r6, r0, #12
 80015d8:	054c      	lsls	r4, r1, #21
 80015da:	0b36      	lsrs	r6, r6, #12
 80015dc:	0d64      	lsrs	r4, r4, #21
 80015de:	e00c      	b.n	80015fa <__aeabi_dadd+0x292>
 80015e0:	4f44      	ldr	r7, [pc, #272]	@ (80016f4 <__aeabi_dadd+0x38c>)
 80015e2:	42bc      	cmp	r4, r7
 80015e4:	d100      	bne.n	80015e8 <__aeabi_dadd+0x280>
 80015e6:	e08b      	b.n	8001700 <__aeabi_dadd+0x398>
 80015e8:	2701      	movs	r7, #1
 80015ea:	2938      	cmp	r1, #56	@ 0x38
 80015ec:	dcb2      	bgt.n	8001554 <__aeabi_dadd+0x1ec>
 80015ee:	2780      	movs	r7, #128	@ 0x80
 80015f0:	043f      	lsls	r7, r7, #16
 80015f2:	433b      	orrs	r3, r7
 80015f4:	e79c      	b.n	8001530 <__aeabi_dadd+0x1c8>
 80015f6:	2600      	movs	r6, #0
 80015f8:	2700      	movs	r7, #0
 80015fa:	0524      	lsls	r4, r4, #20
 80015fc:	4334      	orrs	r4, r6
 80015fe:	07ed      	lsls	r5, r5, #31
 8001600:	432c      	orrs	r4, r5
 8001602:	0038      	movs	r0, r7
 8001604:	0021      	movs	r1, r4
 8001606:	b002      	add	sp, #8
 8001608:	bce0      	pop	{r5, r6, r7}
 800160a:	46ba      	mov	sl, r7
 800160c:	46b1      	mov	r9, r6
 800160e:	46a8      	mov	r8, r5
 8001610:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001612:	077b      	lsls	r3, r7, #29
 8001614:	d004      	beq.n	8001620 <__aeabi_dadd+0x2b8>
 8001616:	230f      	movs	r3, #15
 8001618:	403b      	ands	r3, r7
 800161a:	2b04      	cmp	r3, #4
 800161c:	d000      	beq.n	8001620 <__aeabi_dadd+0x2b8>
 800161e:	e728      	b.n	8001472 <__aeabi_dadd+0x10a>
 8001620:	08f8      	lsrs	r0, r7, #3
 8001622:	4b34      	ldr	r3, [pc, #208]	@ (80016f4 <__aeabi_dadd+0x38c>)
 8001624:	0777      	lsls	r7, r6, #29
 8001626:	4307      	orrs	r7, r0
 8001628:	08f0      	lsrs	r0, r6, #3
 800162a:	429c      	cmp	r4, r3
 800162c:	d000      	beq.n	8001630 <__aeabi_dadd+0x2c8>
 800162e:	e24a      	b.n	8001ac6 <__aeabi_dadd+0x75e>
 8001630:	003b      	movs	r3, r7
 8001632:	4303      	orrs	r3, r0
 8001634:	d059      	beq.n	80016ea <__aeabi_dadd+0x382>
 8001636:	2680      	movs	r6, #128	@ 0x80
 8001638:	0336      	lsls	r6, r6, #12
 800163a:	4306      	orrs	r6, r0
 800163c:	0336      	lsls	r6, r6, #12
 800163e:	4c2d      	ldr	r4, [pc, #180]	@ (80016f4 <__aeabi_dadd+0x38c>)
 8001640:	0b36      	lsrs	r6, r6, #12
 8001642:	e7da      	b.n	80015fa <__aeabi_dadd+0x292>
 8001644:	2900      	cmp	r1, #0
 8001646:	d061      	beq.n	800170c <__aeabi_dadd+0x3a4>
 8001648:	4641      	mov	r1, r8
 800164a:	1b09      	subs	r1, r1, r4
 800164c:	2c00      	cmp	r4, #0
 800164e:	d100      	bne.n	8001652 <__aeabi_dadd+0x2ea>
 8001650:	e0b9      	b.n	80017c6 <__aeabi_dadd+0x45e>
 8001652:	4c28      	ldr	r4, [pc, #160]	@ (80016f4 <__aeabi_dadd+0x38c>)
 8001654:	45a0      	cmp	r8, r4
 8001656:	d100      	bne.n	800165a <__aeabi_dadd+0x2f2>
 8001658:	e1a5      	b.n	80019a6 <__aeabi_dadd+0x63e>
 800165a:	2701      	movs	r7, #1
 800165c:	2938      	cmp	r1, #56	@ 0x38
 800165e:	dc13      	bgt.n	8001688 <__aeabi_dadd+0x320>
 8001660:	2480      	movs	r4, #128	@ 0x80
 8001662:	0424      	lsls	r4, r4, #16
 8001664:	4326      	orrs	r6, r4
 8001666:	291f      	cmp	r1, #31
 8001668:	dd00      	ble.n	800166c <__aeabi_dadd+0x304>
 800166a:	e1c8      	b.n	80019fe <__aeabi_dadd+0x696>
 800166c:	2420      	movs	r4, #32
 800166e:	0037      	movs	r7, r6
 8001670:	4648      	mov	r0, r9
 8001672:	1a64      	subs	r4, r4, r1
 8001674:	40a7      	lsls	r7, r4
 8001676:	40c8      	lsrs	r0, r1
 8001678:	4307      	orrs	r7, r0
 800167a:	4648      	mov	r0, r9
 800167c:	40a0      	lsls	r0, r4
 800167e:	40ce      	lsrs	r6, r1
 8001680:	1e44      	subs	r4, r0, #1
 8001682:	41a0      	sbcs	r0, r4
 8001684:	199b      	adds	r3, r3, r6
 8001686:	4307      	orrs	r7, r0
 8001688:	18bf      	adds	r7, r7, r2
 800168a:	4297      	cmp	r7, r2
 800168c:	4192      	sbcs	r2, r2
 800168e:	4252      	negs	r2, r2
 8001690:	4644      	mov	r4, r8
 8001692:	18d6      	adds	r6, r2, r3
 8001694:	e763      	b.n	800155e <__aeabi_dadd+0x1f6>
 8001696:	0038      	movs	r0, r7
 8001698:	f001 fac0 	bl	8002c1c <__clzsi2>
 800169c:	0003      	movs	r3, r0
 800169e:	3318      	adds	r3, #24
 80016a0:	2b1f      	cmp	r3, #31
 80016a2:	dc00      	bgt.n	80016a6 <__aeabi_dadd+0x33e>
 80016a4:	e6bf      	b.n	8001426 <__aeabi_dadd+0xbe>
 80016a6:	003a      	movs	r2, r7
 80016a8:	3808      	subs	r0, #8
 80016aa:	4082      	lsls	r2, r0
 80016ac:	429c      	cmp	r4, r3
 80016ae:	dd00      	ble.n	80016b2 <__aeabi_dadd+0x34a>
 80016b0:	e083      	b.n	80017ba <__aeabi_dadd+0x452>
 80016b2:	1b1b      	subs	r3, r3, r4
 80016b4:	1c58      	adds	r0, r3, #1
 80016b6:	281f      	cmp	r0, #31
 80016b8:	dc00      	bgt.n	80016bc <__aeabi_dadd+0x354>
 80016ba:	e1b4      	b.n	8001a26 <__aeabi_dadd+0x6be>
 80016bc:	0017      	movs	r7, r2
 80016be:	3b1f      	subs	r3, #31
 80016c0:	40df      	lsrs	r7, r3
 80016c2:	2820      	cmp	r0, #32
 80016c4:	d005      	beq.n	80016d2 <__aeabi_dadd+0x36a>
 80016c6:	2340      	movs	r3, #64	@ 0x40
 80016c8:	1a1b      	subs	r3, r3, r0
 80016ca:	409a      	lsls	r2, r3
 80016cc:	1e53      	subs	r3, r2, #1
 80016ce:	419a      	sbcs	r2, r3
 80016d0:	4317      	orrs	r7, r2
 80016d2:	2400      	movs	r4, #0
 80016d4:	2f00      	cmp	r7, #0
 80016d6:	d00a      	beq.n	80016ee <__aeabi_dadd+0x386>
 80016d8:	077b      	lsls	r3, r7, #29
 80016da:	d000      	beq.n	80016de <__aeabi_dadd+0x376>
 80016dc:	e6c4      	b.n	8001468 <__aeabi_dadd+0x100>
 80016de:	0026      	movs	r6, r4
 80016e0:	e79e      	b.n	8001620 <__aeabi_dadd+0x2b8>
 80016e2:	464b      	mov	r3, r9
 80016e4:	000c      	movs	r4, r1
 80016e6:	08d8      	lsrs	r0, r3, #3
 80016e8:	e79b      	b.n	8001622 <__aeabi_dadd+0x2ba>
 80016ea:	2700      	movs	r7, #0
 80016ec:	4c01      	ldr	r4, [pc, #4]	@ (80016f4 <__aeabi_dadd+0x38c>)
 80016ee:	2600      	movs	r6, #0
 80016f0:	e783      	b.n	80015fa <__aeabi_dadd+0x292>
 80016f2:	46c0      	nop			@ (mov r8, r8)
 80016f4:	000007ff 	.word	0x000007ff
 80016f8:	ff7fffff 	.word	0xff7fffff
 80016fc:	000007fe 	.word	0x000007fe
 8001700:	464b      	mov	r3, r9
 8001702:	0777      	lsls	r7, r6, #29
 8001704:	08d8      	lsrs	r0, r3, #3
 8001706:	4307      	orrs	r7, r0
 8001708:	08f0      	lsrs	r0, r6, #3
 800170a:	e791      	b.n	8001630 <__aeabi_dadd+0x2c8>
 800170c:	4fcd      	ldr	r7, [pc, #820]	@ (8001a44 <__aeabi_dadd+0x6dc>)
 800170e:	1c61      	adds	r1, r4, #1
 8001710:	4239      	tst	r1, r7
 8001712:	d16b      	bne.n	80017ec <__aeabi_dadd+0x484>
 8001714:	0031      	movs	r1, r6
 8001716:	4648      	mov	r0, r9
 8001718:	4301      	orrs	r1, r0
 800171a:	2c00      	cmp	r4, #0
 800171c:	d000      	beq.n	8001720 <__aeabi_dadd+0x3b8>
 800171e:	e14b      	b.n	80019b8 <__aeabi_dadd+0x650>
 8001720:	001f      	movs	r7, r3
 8001722:	4317      	orrs	r7, r2
 8001724:	2900      	cmp	r1, #0
 8001726:	d100      	bne.n	800172a <__aeabi_dadd+0x3c2>
 8001728:	e181      	b.n	8001a2e <__aeabi_dadd+0x6c6>
 800172a:	2f00      	cmp	r7, #0
 800172c:	d100      	bne.n	8001730 <__aeabi_dadd+0x3c8>
 800172e:	e74c      	b.n	80015ca <__aeabi_dadd+0x262>
 8001730:	444a      	add	r2, r9
 8001732:	454a      	cmp	r2, r9
 8001734:	4180      	sbcs	r0, r0
 8001736:	18f6      	adds	r6, r6, r3
 8001738:	4240      	negs	r0, r0
 800173a:	1836      	adds	r6, r6, r0
 800173c:	0233      	lsls	r3, r6, #8
 800173e:	d500      	bpl.n	8001742 <__aeabi_dadd+0x3da>
 8001740:	e1b0      	b.n	8001aa4 <__aeabi_dadd+0x73c>
 8001742:	0017      	movs	r7, r2
 8001744:	4691      	mov	r9, r2
 8001746:	4337      	orrs	r7, r6
 8001748:	d000      	beq.n	800174c <__aeabi_dadd+0x3e4>
 800174a:	e73e      	b.n	80015ca <__aeabi_dadd+0x262>
 800174c:	2600      	movs	r6, #0
 800174e:	e754      	b.n	80015fa <__aeabi_dadd+0x292>
 8001750:	4649      	mov	r1, r9
 8001752:	1a89      	subs	r1, r1, r2
 8001754:	4688      	mov	r8, r1
 8001756:	45c1      	cmp	r9, r8
 8001758:	41bf      	sbcs	r7, r7
 800175a:	1af1      	subs	r1, r6, r3
 800175c:	427f      	negs	r7, r7
 800175e:	1bc9      	subs	r1, r1, r7
 8001760:	020f      	lsls	r7, r1, #8
 8001762:	d461      	bmi.n	8001828 <__aeabi_dadd+0x4c0>
 8001764:	4647      	mov	r7, r8
 8001766:	430f      	orrs	r7, r1
 8001768:	d100      	bne.n	800176c <__aeabi_dadd+0x404>
 800176a:	e0bd      	b.n	80018e8 <__aeabi_dadd+0x580>
 800176c:	000e      	movs	r6, r1
 800176e:	4647      	mov	r7, r8
 8001770:	e651      	b.n	8001416 <__aeabi_dadd+0xae>
 8001772:	4cb5      	ldr	r4, [pc, #724]	@ (8001a48 <__aeabi_dadd+0x6e0>)
 8001774:	45a0      	cmp	r8, r4
 8001776:	d100      	bne.n	800177a <__aeabi_dadd+0x412>
 8001778:	e100      	b.n	800197c <__aeabi_dadd+0x614>
 800177a:	2701      	movs	r7, #1
 800177c:	2938      	cmp	r1, #56	@ 0x38
 800177e:	dd00      	ble.n	8001782 <__aeabi_dadd+0x41a>
 8001780:	e6b8      	b.n	80014f4 <__aeabi_dadd+0x18c>
 8001782:	2480      	movs	r4, #128	@ 0x80
 8001784:	0424      	lsls	r4, r4, #16
 8001786:	4326      	orrs	r6, r4
 8001788:	e6a3      	b.n	80014d2 <__aeabi_dadd+0x16a>
 800178a:	4eb0      	ldr	r6, [pc, #704]	@ (8001a4c <__aeabi_dadd+0x6e4>)
 800178c:	1ae4      	subs	r4, r4, r3
 800178e:	4016      	ands	r6, r2
 8001790:	077b      	lsls	r3, r7, #29
 8001792:	d000      	beq.n	8001796 <__aeabi_dadd+0x42e>
 8001794:	e73f      	b.n	8001616 <__aeabi_dadd+0x2ae>
 8001796:	e743      	b.n	8001620 <__aeabi_dadd+0x2b8>
 8001798:	000f      	movs	r7, r1
 800179a:	0018      	movs	r0, r3
 800179c:	3f20      	subs	r7, #32
 800179e:	40f8      	lsrs	r0, r7
 80017a0:	4684      	mov	ip, r0
 80017a2:	2920      	cmp	r1, #32
 80017a4:	d003      	beq.n	80017ae <__aeabi_dadd+0x446>
 80017a6:	2740      	movs	r7, #64	@ 0x40
 80017a8:	1a79      	subs	r1, r7, r1
 80017aa:	408b      	lsls	r3, r1
 80017ac:	431a      	orrs	r2, r3
 80017ae:	1e53      	subs	r3, r2, #1
 80017b0:	419a      	sbcs	r2, r3
 80017b2:	4663      	mov	r3, ip
 80017b4:	0017      	movs	r7, r2
 80017b6:	431f      	orrs	r7, r3
 80017b8:	e622      	b.n	8001400 <__aeabi_dadd+0x98>
 80017ba:	48a4      	ldr	r0, [pc, #656]	@ (8001a4c <__aeabi_dadd+0x6e4>)
 80017bc:	1ae1      	subs	r1, r4, r3
 80017be:	4010      	ands	r0, r2
 80017c0:	0747      	lsls	r7, r0, #29
 80017c2:	08c0      	lsrs	r0, r0, #3
 80017c4:	e707      	b.n	80015d6 <__aeabi_dadd+0x26e>
 80017c6:	0034      	movs	r4, r6
 80017c8:	4648      	mov	r0, r9
 80017ca:	4304      	orrs	r4, r0
 80017cc:	d100      	bne.n	80017d0 <__aeabi_dadd+0x468>
 80017ce:	e0fa      	b.n	80019c6 <__aeabi_dadd+0x65e>
 80017d0:	1e4c      	subs	r4, r1, #1
 80017d2:	2901      	cmp	r1, #1
 80017d4:	d100      	bne.n	80017d8 <__aeabi_dadd+0x470>
 80017d6:	e0d7      	b.n	8001988 <__aeabi_dadd+0x620>
 80017d8:	4f9b      	ldr	r7, [pc, #620]	@ (8001a48 <__aeabi_dadd+0x6e0>)
 80017da:	42b9      	cmp	r1, r7
 80017dc:	d100      	bne.n	80017e0 <__aeabi_dadd+0x478>
 80017de:	e0e2      	b.n	80019a6 <__aeabi_dadd+0x63e>
 80017e0:	2701      	movs	r7, #1
 80017e2:	2c38      	cmp	r4, #56	@ 0x38
 80017e4:	dd00      	ble.n	80017e8 <__aeabi_dadd+0x480>
 80017e6:	e74f      	b.n	8001688 <__aeabi_dadd+0x320>
 80017e8:	0021      	movs	r1, r4
 80017ea:	e73c      	b.n	8001666 <__aeabi_dadd+0x2fe>
 80017ec:	4c96      	ldr	r4, [pc, #600]	@ (8001a48 <__aeabi_dadd+0x6e0>)
 80017ee:	42a1      	cmp	r1, r4
 80017f0:	d100      	bne.n	80017f4 <__aeabi_dadd+0x48c>
 80017f2:	e0dd      	b.n	80019b0 <__aeabi_dadd+0x648>
 80017f4:	444a      	add	r2, r9
 80017f6:	454a      	cmp	r2, r9
 80017f8:	4180      	sbcs	r0, r0
 80017fa:	18f3      	adds	r3, r6, r3
 80017fc:	4240      	negs	r0, r0
 80017fe:	1818      	adds	r0, r3, r0
 8001800:	07c7      	lsls	r7, r0, #31
 8001802:	0852      	lsrs	r2, r2, #1
 8001804:	4317      	orrs	r7, r2
 8001806:	0846      	lsrs	r6, r0, #1
 8001808:	0752      	lsls	r2, r2, #29
 800180a:	d005      	beq.n	8001818 <__aeabi_dadd+0x4b0>
 800180c:	220f      	movs	r2, #15
 800180e:	000c      	movs	r4, r1
 8001810:	403a      	ands	r2, r7
 8001812:	2a04      	cmp	r2, #4
 8001814:	d000      	beq.n	8001818 <__aeabi_dadd+0x4b0>
 8001816:	e62c      	b.n	8001472 <__aeabi_dadd+0x10a>
 8001818:	0776      	lsls	r6, r6, #29
 800181a:	08ff      	lsrs	r7, r7, #3
 800181c:	4337      	orrs	r7, r6
 800181e:	0900      	lsrs	r0, r0, #4
 8001820:	e6d9      	b.n	80015d6 <__aeabi_dadd+0x26e>
 8001822:	2700      	movs	r7, #0
 8001824:	2600      	movs	r6, #0
 8001826:	e6e8      	b.n	80015fa <__aeabi_dadd+0x292>
 8001828:	4649      	mov	r1, r9
 800182a:	1a57      	subs	r7, r2, r1
 800182c:	42ba      	cmp	r2, r7
 800182e:	4192      	sbcs	r2, r2
 8001830:	1b9e      	subs	r6, r3, r6
 8001832:	4252      	negs	r2, r2
 8001834:	4665      	mov	r5, ip
 8001836:	1ab6      	subs	r6, r6, r2
 8001838:	e5ed      	b.n	8001416 <__aeabi_dadd+0xae>
 800183a:	2900      	cmp	r1, #0
 800183c:	d000      	beq.n	8001840 <__aeabi_dadd+0x4d8>
 800183e:	e0c6      	b.n	80019ce <__aeabi_dadd+0x666>
 8001840:	2f00      	cmp	r7, #0
 8001842:	d167      	bne.n	8001914 <__aeabi_dadd+0x5ac>
 8001844:	2680      	movs	r6, #128	@ 0x80
 8001846:	2500      	movs	r5, #0
 8001848:	4c7f      	ldr	r4, [pc, #508]	@ (8001a48 <__aeabi_dadd+0x6e0>)
 800184a:	0336      	lsls	r6, r6, #12
 800184c:	e6d5      	b.n	80015fa <__aeabi_dadd+0x292>
 800184e:	4665      	mov	r5, ip
 8001850:	000c      	movs	r4, r1
 8001852:	001e      	movs	r6, r3
 8001854:	08d0      	lsrs	r0, r2, #3
 8001856:	e6e4      	b.n	8001622 <__aeabi_dadd+0x2ba>
 8001858:	444a      	add	r2, r9
 800185a:	454a      	cmp	r2, r9
 800185c:	4180      	sbcs	r0, r0
 800185e:	18f3      	adds	r3, r6, r3
 8001860:	4240      	negs	r0, r0
 8001862:	1818      	adds	r0, r3, r0
 8001864:	0011      	movs	r1, r2
 8001866:	0203      	lsls	r3, r0, #8
 8001868:	d400      	bmi.n	800186c <__aeabi_dadd+0x504>
 800186a:	e096      	b.n	800199a <__aeabi_dadd+0x632>
 800186c:	4b77      	ldr	r3, [pc, #476]	@ (8001a4c <__aeabi_dadd+0x6e4>)
 800186e:	0849      	lsrs	r1, r1, #1
 8001870:	4018      	ands	r0, r3
 8001872:	07c3      	lsls	r3, r0, #31
 8001874:	430b      	orrs	r3, r1
 8001876:	0844      	lsrs	r4, r0, #1
 8001878:	0749      	lsls	r1, r1, #29
 800187a:	d100      	bne.n	800187e <__aeabi_dadd+0x516>
 800187c:	e129      	b.n	8001ad2 <__aeabi_dadd+0x76a>
 800187e:	220f      	movs	r2, #15
 8001880:	401a      	ands	r2, r3
 8001882:	2a04      	cmp	r2, #4
 8001884:	d100      	bne.n	8001888 <__aeabi_dadd+0x520>
 8001886:	e0ea      	b.n	8001a5e <__aeabi_dadd+0x6f6>
 8001888:	1d1f      	adds	r7, r3, #4
 800188a:	429f      	cmp	r7, r3
 800188c:	41b6      	sbcs	r6, r6
 800188e:	4276      	negs	r6, r6
 8001890:	1936      	adds	r6, r6, r4
 8001892:	2402      	movs	r4, #2
 8001894:	e6c4      	b.n	8001620 <__aeabi_dadd+0x2b8>
 8001896:	4649      	mov	r1, r9
 8001898:	1a8f      	subs	r7, r1, r2
 800189a:	45b9      	cmp	r9, r7
 800189c:	4180      	sbcs	r0, r0
 800189e:	1af6      	subs	r6, r6, r3
 80018a0:	4240      	negs	r0, r0
 80018a2:	1a36      	subs	r6, r6, r0
 80018a4:	0233      	lsls	r3, r6, #8
 80018a6:	d406      	bmi.n	80018b6 <__aeabi_dadd+0x54e>
 80018a8:	0773      	lsls	r3, r6, #29
 80018aa:	08ff      	lsrs	r7, r7, #3
 80018ac:	2101      	movs	r1, #1
 80018ae:	431f      	orrs	r7, r3
 80018b0:	08f0      	lsrs	r0, r6, #3
 80018b2:	e690      	b.n	80015d6 <__aeabi_dadd+0x26e>
 80018b4:	4665      	mov	r5, ip
 80018b6:	2401      	movs	r4, #1
 80018b8:	e5ab      	b.n	8001412 <__aeabi_dadd+0xaa>
 80018ba:	464b      	mov	r3, r9
 80018bc:	0777      	lsls	r7, r6, #29
 80018be:	08d8      	lsrs	r0, r3, #3
 80018c0:	4307      	orrs	r7, r0
 80018c2:	08f0      	lsrs	r0, r6, #3
 80018c4:	e6b4      	b.n	8001630 <__aeabi_dadd+0x2c8>
 80018c6:	000f      	movs	r7, r1
 80018c8:	0018      	movs	r0, r3
 80018ca:	3f20      	subs	r7, #32
 80018cc:	40f8      	lsrs	r0, r7
 80018ce:	4684      	mov	ip, r0
 80018d0:	2920      	cmp	r1, #32
 80018d2:	d003      	beq.n	80018dc <__aeabi_dadd+0x574>
 80018d4:	2740      	movs	r7, #64	@ 0x40
 80018d6:	1a79      	subs	r1, r7, r1
 80018d8:	408b      	lsls	r3, r1
 80018da:	431a      	orrs	r2, r3
 80018dc:	1e53      	subs	r3, r2, #1
 80018de:	419a      	sbcs	r2, r3
 80018e0:	4663      	mov	r3, ip
 80018e2:	0017      	movs	r7, r2
 80018e4:	431f      	orrs	r7, r3
 80018e6:	e635      	b.n	8001554 <__aeabi_dadd+0x1ec>
 80018e8:	2500      	movs	r5, #0
 80018ea:	2400      	movs	r4, #0
 80018ec:	2600      	movs	r6, #0
 80018ee:	e684      	b.n	80015fa <__aeabi_dadd+0x292>
 80018f0:	000c      	movs	r4, r1
 80018f2:	0035      	movs	r5, r6
 80018f4:	3c20      	subs	r4, #32
 80018f6:	40e5      	lsrs	r5, r4
 80018f8:	2920      	cmp	r1, #32
 80018fa:	d005      	beq.n	8001908 <__aeabi_dadd+0x5a0>
 80018fc:	2440      	movs	r4, #64	@ 0x40
 80018fe:	1a61      	subs	r1, r4, r1
 8001900:	408e      	lsls	r6, r1
 8001902:	4649      	mov	r1, r9
 8001904:	4331      	orrs	r1, r6
 8001906:	4689      	mov	r9, r1
 8001908:	4648      	mov	r0, r9
 800190a:	1e41      	subs	r1, r0, #1
 800190c:	4188      	sbcs	r0, r1
 800190e:	0007      	movs	r7, r0
 8001910:	432f      	orrs	r7, r5
 8001912:	e5ef      	b.n	80014f4 <__aeabi_dadd+0x18c>
 8001914:	08d2      	lsrs	r2, r2, #3
 8001916:	075f      	lsls	r7, r3, #29
 8001918:	4665      	mov	r5, ip
 800191a:	4317      	orrs	r7, r2
 800191c:	08d8      	lsrs	r0, r3, #3
 800191e:	e687      	b.n	8001630 <__aeabi_dadd+0x2c8>
 8001920:	1a17      	subs	r7, r2, r0
 8001922:	42ba      	cmp	r2, r7
 8001924:	4192      	sbcs	r2, r2
 8001926:	1b9e      	subs	r6, r3, r6
 8001928:	4252      	negs	r2, r2
 800192a:	1ab6      	subs	r6, r6, r2
 800192c:	0233      	lsls	r3, r6, #8
 800192e:	d4c1      	bmi.n	80018b4 <__aeabi_dadd+0x54c>
 8001930:	0773      	lsls	r3, r6, #29
 8001932:	08ff      	lsrs	r7, r7, #3
 8001934:	4665      	mov	r5, ip
 8001936:	2101      	movs	r1, #1
 8001938:	431f      	orrs	r7, r3
 800193a:	08f0      	lsrs	r0, r6, #3
 800193c:	e64b      	b.n	80015d6 <__aeabi_dadd+0x26e>
 800193e:	2f00      	cmp	r7, #0
 8001940:	d07b      	beq.n	8001a3a <__aeabi_dadd+0x6d2>
 8001942:	4665      	mov	r5, ip
 8001944:	001e      	movs	r6, r3
 8001946:	4691      	mov	r9, r2
 8001948:	e63f      	b.n	80015ca <__aeabi_dadd+0x262>
 800194a:	1a81      	subs	r1, r0, r2
 800194c:	4688      	mov	r8, r1
 800194e:	45c1      	cmp	r9, r8
 8001950:	41a4      	sbcs	r4, r4
 8001952:	1af1      	subs	r1, r6, r3
 8001954:	4264      	negs	r4, r4
 8001956:	1b09      	subs	r1, r1, r4
 8001958:	2480      	movs	r4, #128	@ 0x80
 800195a:	0424      	lsls	r4, r4, #16
 800195c:	4221      	tst	r1, r4
 800195e:	d077      	beq.n	8001a50 <__aeabi_dadd+0x6e8>
 8001960:	1a10      	subs	r0, r2, r0
 8001962:	4282      	cmp	r2, r0
 8001964:	4192      	sbcs	r2, r2
 8001966:	0007      	movs	r7, r0
 8001968:	1b9e      	subs	r6, r3, r6
 800196a:	4252      	negs	r2, r2
 800196c:	1ab6      	subs	r6, r6, r2
 800196e:	4337      	orrs	r7, r6
 8001970:	d000      	beq.n	8001974 <__aeabi_dadd+0x60c>
 8001972:	e0a0      	b.n	8001ab6 <__aeabi_dadd+0x74e>
 8001974:	4665      	mov	r5, ip
 8001976:	2400      	movs	r4, #0
 8001978:	2600      	movs	r6, #0
 800197a:	e63e      	b.n	80015fa <__aeabi_dadd+0x292>
 800197c:	075f      	lsls	r7, r3, #29
 800197e:	08d2      	lsrs	r2, r2, #3
 8001980:	4665      	mov	r5, ip
 8001982:	4317      	orrs	r7, r2
 8001984:	08d8      	lsrs	r0, r3, #3
 8001986:	e653      	b.n	8001630 <__aeabi_dadd+0x2c8>
 8001988:	1881      	adds	r1, r0, r2
 800198a:	4291      	cmp	r1, r2
 800198c:	4192      	sbcs	r2, r2
 800198e:	18f0      	adds	r0, r6, r3
 8001990:	4252      	negs	r2, r2
 8001992:	1880      	adds	r0, r0, r2
 8001994:	0203      	lsls	r3, r0, #8
 8001996:	d500      	bpl.n	800199a <__aeabi_dadd+0x632>
 8001998:	e768      	b.n	800186c <__aeabi_dadd+0x504>
 800199a:	0747      	lsls	r7, r0, #29
 800199c:	08c9      	lsrs	r1, r1, #3
 800199e:	430f      	orrs	r7, r1
 80019a0:	08c0      	lsrs	r0, r0, #3
 80019a2:	2101      	movs	r1, #1
 80019a4:	e617      	b.n	80015d6 <__aeabi_dadd+0x26e>
 80019a6:	08d2      	lsrs	r2, r2, #3
 80019a8:	075f      	lsls	r7, r3, #29
 80019aa:	4317      	orrs	r7, r2
 80019ac:	08d8      	lsrs	r0, r3, #3
 80019ae:	e63f      	b.n	8001630 <__aeabi_dadd+0x2c8>
 80019b0:	000c      	movs	r4, r1
 80019b2:	2600      	movs	r6, #0
 80019b4:	2700      	movs	r7, #0
 80019b6:	e620      	b.n	80015fa <__aeabi_dadd+0x292>
 80019b8:	2900      	cmp	r1, #0
 80019ba:	d156      	bne.n	8001a6a <__aeabi_dadd+0x702>
 80019bc:	075f      	lsls	r7, r3, #29
 80019be:	08d2      	lsrs	r2, r2, #3
 80019c0:	4317      	orrs	r7, r2
 80019c2:	08d8      	lsrs	r0, r3, #3
 80019c4:	e634      	b.n	8001630 <__aeabi_dadd+0x2c8>
 80019c6:	000c      	movs	r4, r1
 80019c8:	001e      	movs	r6, r3
 80019ca:	08d0      	lsrs	r0, r2, #3
 80019cc:	e629      	b.n	8001622 <__aeabi_dadd+0x2ba>
 80019ce:	08c1      	lsrs	r1, r0, #3
 80019d0:	0770      	lsls	r0, r6, #29
 80019d2:	4301      	orrs	r1, r0
 80019d4:	08f0      	lsrs	r0, r6, #3
 80019d6:	2f00      	cmp	r7, #0
 80019d8:	d062      	beq.n	8001aa0 <__aeabi_dadd+0x738>
 80019da:	2480      	movs	r4, #128	@ 0x80
 80019dc:	0324      	lsls	r4, r4, #12
 80019de:	4220      	tst	r0, r4
 80019e0:	d007      	beq.n	80019f2 <__aeabi_dadd+0x68a>
 80019e2:	08de      	lsrs	r6, r3, #3
 80019e4:	4226      	tst	r6, r4
 80019e6:	d104      	bne.n	80019f2 <__aeabi_dadd+0x68a>
 80019e8:	4665      	mov	r5, ip
 80019ea:	0030      	movs	r0, r6
 80019ec:	08d1      	lsrs	r1, r2, #3
 80019ee:	075b      	lsls	r3, r3, #29
 80019f0:	4319      	orrs	r1, r3
 80019f2:	0f4f      	lsrs	r7, r1, #29
 80019f4:	00c9      	lsls	r1, r1, #3
 80019f6:	08c9      	lsrs	r1, r1, #3
 80019f8:	077f      	lsls	r7, r7, #29
 80019fa:	430f      	orrs	r7, r1
 80019fc:	e618      	b.n	8001630 <__aeabi_dadd+0x2c8>
 80019fe:	000c      	movs	r4, r1
 8001a00:	0030      	movs	r0, r6
 8001a02:	3c20      	subs	r4, #32
 8001a04:	40e0      	lsrs	r0, r4
 8001a06:	4684      	mov	ip, r0
 8001a08:	2920      	cmp	r1, #32
 8001a0a:	d005      	beq.n	8001a18 <__aeabi_dadd+0x6b0>
 8001a0c:	2440      	movs	r4, #64	@ 0x40
 8001a0e:	1a61      	subs	r1, r4, r1
 8001a10:	408e      	lsls	r6, r1
 8001a12:	4649      	mov	r1, r9
 8001a14:	4331      	orrs	r1, r6
 8001a16:	4689      	mov	r9, r1
 8001a18:	4648      	mov	r0, r9
 8001a1a:	1e41      	subs	r1, r0, #1
 8001a1c:	4188      	sbcs	r0, r1
 8001a1e:	4661      	mov	r1, ip
 8001a20:	0007      	movs	r7, r0
 8001a22:	430f      	orrs	r7, r1
 8001a24:	e630      	b.n	8001688 <__aeabi_dadd+0x320>
 8001a26:	2120      	movs	r1, #32
 8001a28:	2700      	movs	r7, #0
 8001a2a:	1a09      	subs	r1, r1, r0
 8001a2c:	e50e      	b.n	800144c <__aeabi_dadd+0xe4>
 8001a2e:	001e      	movs	r6, r3
 8001a30:	2f00      	cmp	r7, #0
 8001a32:	d000      	beq.n	8001a36 <__aeabi_dadd+0x6ce>
 8001a34:	e522      	b.n	800147c <__aeabi_dadd+0x114>
 8001a36:	2400      	movs	r4, #0
 8001a38:	e758      	b.n	80018ec <__aeabi_dadd+0x584>
 8001a3a:	2500      	movs	r5, #0
 8001a3c:	2400      	movs	r4, #0
 8001a3e:	2600      	movs	r6, #0
 8001a40:	e5db      	b.n	80015fa <__aeabi_dadd+0x292>
 8001a42:	46c0      	nop			@ (mov r8, r8)
 8001a44:	000007fe 	.word	0x000007fe
 8001a48:	000007ff 	.word	0x000007ff
 8001a4c:	ff7fffff 	.word	0xff7fffff
 8001a50:	4647      	mov	r7, r8
 8001a52:	430f      	orrs	r7, r1
 8001a54:	d100      	bne.n	8001a58 <__aeabi_dadd+0x6f0>
 8001a56:	e747      	b.n	80018e8 <__aeabi_dadd+0x580>
 8001a58:	000e      	movs	r6, r1
 8001a5a:	46c1      	mov	r9, r8
 8001a5c:	e5b5      	b.n	80015ca <__aeabi_dadd+0x262>
 8001a5e:	08df      	lsrs	r7, r3, #3
 8001a60:	0764      	lsls	r4, r4, #29
 8001a62:	2102      	movs	r1, #2
 8001a64:	4327      	orrs	r7, r4
 8001a66:	0900      	lsrs	r0, r0, #4
 8001a68:	e5b5      	b.n	80015d6 <__aeabi_dadd+0x26e>
 8001a6a:	0019      	movs	r1, r3
 8001a6c:	08c0      	lsrs	r0, r0, #3
 8001a6e:	0777      	lsls	r7, r6, #29
 8001a70:	4307      	orrs	r7, r0
 8001a72:	4311      	orrs	r1, r2
 8001a74:	08f0      	lsrs	r0, r6, #3
 8001a76:	2900      	cmp	r1, #0
 8001a78:	d100      	bne.n	8001a7c <__aeabi_dadd+0x714>
 8001a7a:	e5d9      	b.n	8001630 <__aeabi_dadd+0x2c8>
 8001a7c:	2180      	movs	r1, #128	@ 0x80
 8001a7e:	0309      	lsls	r1, r1, #12
 8001a80:	4208      	tst	r0, r1
 8001a82:	d007      	beq.n	8001a94 <__aeabi_dadd+0x72c>
 8001a84:	08dc      	lsrs	r4, r3, #3
 8001a86:	420c      	tst	r4, r1
 8001a88:	d104      	bne.n	8001a94 <__aeabi_dadd+0x72c>
 8001a8a:	08d2      	lsrs	r2, r2, #3
 8001a8c:	075b      	lsls	r3, r3, #29
 8001a8e:	431a      	orrs	r2, r3
 8001a90:	0017      	movs	r7, r2
 8001a92:	0020      	movs	r0, r4
 8001a94:	0f7b      	lsrs	r3, r7, #29
 8001a96:	00ff      	lsls	r7, r7, #3
 8001a98:	08ff      	lsrs	r7, r7, #3
 8001a9a:	075b      	lsls	r3, r3, #29
 8001a9c:	431f      	orrs	r7, r3
 8001a9e:	e5c7      	b.n	8001630 <__aeabi_dadd+0x2c8>
 8001aa0:	000f      	movs	r7, r1
 8001aa2:	e5c5      	b.n	8001630 <__aeabi_dadd+0x2c8>
 8001aa4:	4b12      	ldr	r3, [pc, #72]	@ (8001af0 <__aeabi_dadd+0x788>)
 8001aa6:	08d2      	lsrs	r2, r2, #3
 8001aa8:	4033      	ands	r3, r6
 8001aaa:	075f      	lsls	r7, r3, #29
 8001aac:	025b      	lsls	r3, r3, #9
 8001aae:	2401      	movs	r4, #1
 8001ab0:	4317      	orrs	r7, r2
 8001ab2:	0b1e      	lsrs	r6, r3, #12
 8001ab4:	e5a1      	b.n	80015fa <__aeabi_dadd+0x292>
 8001ab6:	4226      	tst	r6, r4
 8001ab8:	d012      	beq.n	8001ae0 <__aeabi_dadd+0x778>
 8001aba:	4b0d      	ldr	r3, [pc, #52]	@ (8001af0 <__aeabi_dadd+0x788>)
 8001abc:	4665      	mov	r5, ip
 8001abe:	0002      	movs	r2, r0
 8001ac0:	2401      	movs	r4, #1
 8001ac2:	401e      	ands	r6, r3
 8001ac4:	e4e6      	b.n	8001494 <__aeabi_dadd+0x12c>
 8001ac6:	0021      	movs	r1, r4
 8001ac8:	e585      	b.n	80015d6 <__aeabi_dadd+0x26e>
 8001aca:	0017      	movs	r7, r2
 8001acc:	e5a8      	b.n	8001620 <__aeabi_dadd+0x2b8>
 8001ace:	003a      	movs	r2, r7
 8001ad0:	e4d4      	b.n	800147c <__aeabi_dadd+0x114>
 8001ad2:	08db      	lsrs	r3, r3, #3
 8001ad4:	0764      	lsls	r4, r4, #29
 8001ad6:	431c      	orrs	r4, r3
 8001ad8:	0027      	movs	r7, r4
 8001ada:	2102      	movs	r1, #2
 8001adc:	0900      	lsrs	r0, r0, #4
 8001ade:	e57a      	b.n	80015d6 <__aeabi_dadd+0x26e>
 8001ae0:	08c0      	lsrs	r0, r0, #3
 8001ae2:	0777      	lsls	r7, r6, #29
 8001ae4:	4307      	orrs	r7, r0
 8001ae6:	4665      	mov	r5, ip
 8001ae8:	2100      	movs	r1, #0
 8001aea:	08f0      	lsrs	r0, r6, #3
 8001aec:	e573      	b.n	80015d6 <__aeabi_dadd+0x26e>
 8001aee:	46c0      	nop			@ (mov r8, r8)
 8001af0:	ff7fffff 	.word	0xff7fffff

08001af4 <__aeabi_ddiv>:
 8001af4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001af6:	46de      	mov	lr, fp
 8001af8:	4645      	mov	r5, r8
 8001afa:	4657      	mov	r7, sl
 8001afc:	464e      	mov	r6, r9
 8001afe:	b5e0      	push	{r5, r6, r7, lr}
 8001b00:	b087      	sub	sp, #28
 8001b02:	9200      	str	r2, [sp, #0]
 8001b04:	9301      	str	r3, [sp, #4]
 8001b06:	030b      	lsls	r3, r1, #12
 8001b08:	0b1b      	lsrs	r3, r3, #12
 8001b0a:	469b      	mov	fp, r3
 8001b0c:	0fca      	lsrs	r2, r1, #31
 8001b0e:	004b      	lsls	r3, r1, #1
 8001b10:	0004      	movs	r4, r0
 8001b12:	4680      	mov	r8, r0
 8001b14:	0d5b      	lsrs	r3, r3, #21
 8001b16:	9202      	str	r2, [sp, #8]
 8001b18:	d100      	bne.n	8001b1c <__aeabi_ddiv+0x28>
 8001b1a:	e098      	b.n	8001c4e <__aeabi_ddiv+0x15a>
 8001b1c:	4a7c      	ldr	r2, [pc, #496]	@ (8001d10 <__aeabi_ddiv+0x21c>)
 8001b1e:	4293      	cmp	r3, r2
 8001b20:	d037      	beq.n	8001b92 <__aeabi_ddiv+0x9e>
 8001b22:	4659      	mov	r1, fp
 8001b24:	0f42      	lsrs	r2, r0, #29
 8001b26:	00c9      	lsls	r1, r1, #3
 8001b28:	430a      	orrs	r2, r1
 8001b2a:	2180      	movs	r1, #128	@ 0x80
 8001b2c:	0409      	lsls	r1, r1, #16
 8001b2e:	4311      	orrs	r1, r2
 8001b30:	00c2      	lsls	r2, r0, #3
 8001b32:	4690      	mov	r8, r2
 8001b34:	4a77      	ldr	r2, [pc, #476]	@ (8001d14 <__aeabi_ddiv+0x220>)
 8001b36:	4689      	mov	r9, r1
 8001b38:	4692      	mov	sl, r2
 8001b3a:	449a      	add	sl, r3
 8001b3c:	2300      	movs	r3, #0
 8001b3e:	2400      	movs	r4, #0
 8001b40:	9303      	str	r3, [sp, #12]
 8001b42:	9e00      	ldr	r6, [sp, #0]
 8001b44:	9f01      	ldr	r7, [sp, #4]
 8001b46:	033b      	lsls	r3, r7, #12
 8001b48:	0b1b      	lsrs	r3, r3, #12
 8001b4a:	469b      	mov	fp, r3
 8001b4c:	007b      	lsls	r3, r7, #1
 8001b4e:	0030      	movs	r0, r6
 8001b50:	0d5b      	lsrs	r3, r3, #21
 8001b52:	0ffd      	lsrs	r5, r7, #31
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d059      	beq.n	8001c0c <__aeabi_ddiv+0x118>
 8001b58:	4a6d      	ldr	r2, [pc, #436]	@ (8001d10 <__aeabi_ddiv+0x21c>)
 8001b5a:	4293      	cmp	r3, r2
 8001b5c:	d048      	beq.n	8001bf0 <__aeabi_ddiv+0xfc>
 8001b5e:	4659      	mov	r1, fp
 8001b60:	0f72      	lsrs	r2, r6, #29
 8001b62:	00c9      	lsls	r1, r1, #3
 8001b64:	430a      	orrs	r2, r1
 8001b66:	2180      	movs	r1, #128	@ 0x80
 8001b68:	0409      	lsls	r1, r1, #16
 8001b6a:	4311      	orrs	r1, r2
 8001b6c:	468b      	mov	fp, r1
 8001b6e:	4969      	ldr	r1, [pc, #420]	@ (8001d14 <__aeabi_ddiv+0x220>)
 8001b70:	00f2      	lsls	r2, r6, #3
 8001b72:	468c      	mov	ip, r1
 8001b74:	4651      	mov	r1, sl
 8001b76:	4463      	add	r3, ip
 8001b78:	1acb      	subs	r3, r1, r3
 8001b7a:	469a      	mov	sl, r3
 8001b7c:	2100      	movs	r1, #0
 8001b7e:	9e02      	ldr	r6, [sp, #8]
 8001b80:	406e      	eors	r6, r5
 8001b82:	b2f6      	uxtb	r6, r6
 8001b84:	2c0f      	cmp	r4, #15
 8001b86:	d900      	bls.n	8001b8a <__aeabi_ddiv+0x96>
 8001b88:	e0ce      	b.n	8001d28 <__aeabi_ddiv+0x234>
 8001b8a:	4b63      	ldr	r3, [pc, #396]	@ (8001d18 <__aeabi_ddiv+0x224>)
 8001b8c:	00a4      	lsls	r4, r4, #2
 8001b8e:	591b      	ldr	r3, [r3, r4]
 8001b90:	469f      	mov	pc, r3
 8001b92:	465a      	mov	r2, fp
 8001b94:	4302      	orrs	r2, r0
 8001b96:	4691      	mov	r9, r2
 8001b98:	d000      	beq.n	8001b9c <__aeabi_ddiv+0xa8>
 8001b9a:	e090      	b.n	8001cbe <__aeabi_ddiv+0x1ca>
 8001b9c:	469a      	mov	sl, r3
 8001b9e:	2302      	movs	r3, #2
 8001ba0:	4690      	mov	r8, r2
 8001ba2:	2408      	movs	r4, #8
 8001ba4:	9303      	str	r3, [sp, #12]
 8001ba6:	e7cc      	b.n	8001b42 <__aeabi_ddiv+0x4e>
 8001ba8:	46cb      	mov	fp, r9
 8001baa:	4642      	mov	r2, r8
 8001bac:	9d02      	ldr	r5, [sp, #8]
 8001bae:	9903      	ldr	r1, [sp, #12]
 8001bb0:	2902      	cmp	r1, #2
 8001bb2:	d100      	bne.n	8001bb6 <__aeabi_ddiv+0xc2>
 8001bb4:	e1de      	b.n	8001f74 <__aeabi_ddiv+0x480>
 8001bb6:	2903      	cmp	r1, #3
 8001bb8:	d100      	bne.n	8001bbc <__aeabi_ddiv+0xc8>
 8001bba:	e08d      	b.n	8001cd8 <__aeabi_ddiv+0x1e4>
 8001bbc:	2901      	cmp	r1, #1
 8001bbe:	d000      	beq.n	8001bc2 <__aeabi_ddiv+0xce>
 8001bc0:	e179      	b.n	8001eb6 <__aeabi_ddiv+0x3c2>
 8001bc2:	002e      	movs	r6, r5
 8001bc4:	2200      	movs	r2, #0
 8001bc6:	2300      	movs	r3, #0
 8001bc8:	2400      	movs	r4, #0
 8001bca:	4690      	mov	r8, r2
 8001bcc:	051b      	lsls	r3, r3, #20
 8001bce:	4323      	orrs	r3, r4
 8001bd0:	07f6      	lsls	r6, r6, #31
 8001bd2:	4333      	orrs	r3, r6
 8001bd4:	4640      	mov	r0, r8
 8001bd6:	0019      	movs	r1, r3
 8001bd8:	b007      	add	sp, #28
 8001bda:	bcf0      	pop	{r4, r5, r6, r7}
 8001bdc:	46bb      	mov	fp, r7
 8001bde:	46b2      	mov	sl, r6
 8001be0:	46a9      	mov	r9, r5
 8001be2:	46a0      	mov	r8, r4
 8001be4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001be6:	2200      	movs	r2, #0
 8001be8:	2400      	movs	r4, #0
 8001bea:	4690      	mov	r8, r2
 8001bec:	4b48      	ldr	r3, [pc, #288]	@ (8001d10 <__aeabi_ddiv+0x21c>)
 8001bee:	e7ed      	b.n	8001bcc <__aeabi_ddiv+0xd8>
 8001bf0:	465a      	mov	r2, fp
 8001bf2:	9b00      	ldr	r3, [sp, #0]
 8001bf4:	431a      	orrs	r2, r3
 8001bf6:	4b49      	ldr	r3, [pc, #292]	@ (8001d1c <__aeabi_ddiv+0x228>)
 8001bf8:	469c      	mov	ip, r3
 8001bfa:	44e2      	add	sl, ip
 8001bfc:	2a00      	cmp	r2, #0
 8001bfe:	d159      	bne.n	8001cb4 <__aeabi_ddiv+0x1c0>
 8001c00:	2302      	movs	r3, #2
 8001c02:	431c      	orrs	r4, r3
 8001c04:	2300      	movs	r3, #0
 8001c06:	2102      	movs	r1, #2
 8001c08:	469b      	mov	fp, r3
 8001c0a:	e7b8      	b.n	8001b7e <__aeabi_ddiv+0x8a>
 8001c0c:	465a      	mov	r2, fp
 8001c0e:	9b00      	ldr	r3, [sp, #0]
 8001c10:	431a      	orrs	r2, r3
 8001c12:	d049      	beq.n	8001ca8 <__aeabi_ddiv+0x1b4>
 8001c14:	465b      	mov	r3, fp
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d100      	bne.n	8001c1c <__aeabi_ddiv+0x128>
 8001c1a:	e19c      	b.n	8001f56 <__aeabi_ddiv+0x462>
 8001c1c:	4658      	mov	r0, fp
 8001c1e:	f000 fffd 	bl	8002c1c <__clzsi2>
 8001c22:	0002      	movs	r2, r0
 8001c24:	0003      	movs	r3, r0
 8001c26:	3a0b      	subs	r2, #11
 8001c28:	271d      	movs	r7, #29
 8001c2a:	9e00      	ldr	r6, [sp, #0]
 8001c2c:	1aba      	subs	r2, r7, r2
 8001c2e:	0019      	movs	r1, r3
 8001c30:	4658      	mov	r0, fp
 8001c32:	40d6      	lsrs	r6, r2
 8001c34:	3908      	subs	r1, #8
 8001c36:	4088      	lsls	r0, r1
 8001c38:	0032      	movs	r2, r6
 8001c3a:	4302      	orrs	r2, r0
 8001c3c:	4693      	mov	fp, r2
 8001c3e:	9a00      	ldr	r2, [sp, #0]
 8001c40:	408a      	lsls	r2, r1
 8001c42:	4937      	ldr	r1, [pc, #220]	@ (8001d20 <__aeabi_ddiv+0x22c>)
 8001c44:	4453      	add	r3, sl
 8001c46:	468a      	mov	sl, r1
 8001c48:	2100      	movs	r1, #0
 8001c4a:	449a      	add	sl, r3
 8001c4c:	e797      	b.n	8001b7e <__aeabi_ddiv+0x8a>
 8001c4e:	465b      	mov	r3, fp
 8001c50:	4303      	orrs	r3, r0
 8001c52:	4699      	mov	r9, r3
 8001c54:	d021      	beq.n	8001c9a <__aeabi_ddiv+0x1a6>
 8001c56:	465b      	mov	r3, fp
 8001c58:	2b00      	cmp	r3, #0
 8001c5a:	d100      	bne.n	8001c5e <__aeabi_ddiv+0x16a>
 8001c5c:	e169      	b.n	8001f32 <__aeabi_ddiv+0x43e>
 8001c5e:	4658      	mov	r0, fp
 8001c60:	f000 ffdc 	bl	8002c1c <__clzsi2>
 8001c64:	230b      	movs	r3, #11
 8001c66:	425b      	negs	r3, r3
 8001c68:	469c      	mov	ip, r3
 8001c6a:	0002      	movs	r2, r0
 8001c6c:	4484      	add	ip, r0
 8001c6e:	4666      	mov	r6, ip
 8001c70:	231d      	movs	r3, #29
 8001c72:	1b9b      	subs	r3, r3, r6
 8001c74:	0026      	movs	r6, r4
 8001c76:	0011      	movs	r1, r2
 8001c78:	4658      	mov	r0, fp
 8001c7a:	40de      	lsrs	r6, r3
 8001c7c:	3908      	subs	r1, #8
 8001c7e:	4088      	lsls	r0, r1
 8001c80:	0033      	movs	r3, r6
 8001c82:	4303      	orrs	r3, r0
 8001c84:	4699      	mov	r9, r3
 8001c86:	0023      	movs	r3, r4
 8001c88:	408b      	lsls	r3, r1
 8001c8a:	4698      	mov	r8, r3
 8001c8c:	4b25      	ldr	r3, [pc, #148]	@ (8001d24 <__aeabi_ddiv+0x230>)
 8001c8e:	2400      	movs	r4, #0
 8001c90:	1a9b      	subs	r3, r3, r2
 8001c92:	469a      	mov	sl, r3
 8001c94:	2300      	movs	r3, #0
 8001c96:	9303      	str	r3, [sp, #12]
 8001c98:	e753      	b.n	8001b42 <__aeabi_ddiv+0x4e>
 8001c9a:	2300      	movs	r3, #0
 8001c9c:	4698      	mov	r8, r3
 8001c9e:	469a      	mov	sl, r3
 8001ca0:	3301      	adds	r3, #1
 8001ca2:	2404      	movs	r4, #4
 8001ca4:	9303      	str	r3, [sp, #12]
 8001ca6:	e74c      	b.n	8001b42 <__aeabi_ddiv+0x4e>
 8001ca8:	2301      	movs	r3, #1
 8001caa:	431c      	orrs	r4, r3
 8001cac:	2300      	movs	r3, #0
 8001cae:	2101      	movs	r1, #1
 8001cb0:	469b      	mov	fp, r3
 8001cb2:	e764      	b.n	8001b7e <__aeabi_ddiv+0x8a>
 8001cb4:	2303      	movs	r3, #3
 8001cb6:	0032      	movs	r2, r6
 8001cb8:	2103      	movs	r1, #3
 8001cba:	431c      	orrs	r4, r3
 8001cbc:	e75f      	b.n	8001b7e <__aeabi_ddiv+0x8a>
 8001cbe:	469a      	mov	sl, r3
 8001cc0:	2303      	movs	r3, #3
 8001cc2:	46d9      	mov	r9, fp
 8001cc4:	240c      	movs	r4, #12
 8001cc6:	9303      	str	r3, [sp, #12]
 8001cc8:	e73b      	b.n	8001b42 <__aeabi_ddiv+0x4e>
 8001cca:	2300      	movs	r3, #0
 8001ccc:	2480      	movs	r4, #128	@ 0x80
 8001cce:	4698      	mov	r8, r3
 8001cd0:	2600      	movs	r6, #0
 8001cd2:	4b0f      	ldr	r3, [pc, #60]	@ (8001d10 <__aeabi_ddiv+0x21c>)
 8001cd4:	0324      	lsls	r4, r4, #12
 8001cd6:	e779      	b.n	8001bcc <__aeabi_ddiv+0xd8>
 8001cd8:	2480      	movs	r4, #128	@ 0x80
 8001cda:	465b      	mov	r3, fp
 8001cdc:	0324      	lsls	r4, r4, #12
 8001cde:	431c      	orrs	r4, r3
 8001ce0:	0324      	lsls	r4, r4, #12
 8001ce2:	002e      	movs	r6, r5
 8001ce4:	4690      	mov	r8, r2
 8001ce6:	4b0a      	ldr	r3, [pc, #40]	@ (8001d10 <__aeabi_ddiv+0x21c>)
 8001ce8:	0b24      	lsrs	r4, r4, #12
 8001cea:	e76f      	b.n	8001bcc <__aeabi_ddiv+0xd8>
 8001cec:	2480      	movs	r4, #128	@ 0x80
 8001cee:	464b      	mov	r3, r9
 8001cf0:	0324      	lsls	r4, r4, #12
 8001cf2:	4223      	tst	r3, r4
 8001cf4:	d002      	beq.n	8001cfc <__aeabi_ddiv+0x208>
 8001cf6:	465b      	mov	r3, fp
 8001cf8:	4223      	tst	r3, r4
 8001cfa:	d0f0      	beq.n	8001cde <__aeabi_ddiv+0x1ea>
 8001cfc:	2480      	movs	r4, #128	@ 0x80
 8001cfe:	464b      	mov	r3, r9
 8001d00:	0324      	lsls	r4, r4, #12
 8001d02:	431c      	orrs	r4, r3
 8001d04:	0324      	lsls	r4, r4, #12
 8001d06:	9e02      	ldr	r6, [sp, #8]
 8001d08:	4b01      	ldr	r3, [pc, #4]	@ (8001d10 <__aeabi_ddiv+0x21c>)
 8001d0a:	0b24      	lsrs	r4, r4, #12
 8001d0c:	e75e      	b.n	8001bcc <__aeabi_ddiv+0xd8>
 8001d0e:	46c0      	nop			@ (mov r8, r8)
 8001d10:	000007ff 	.word	0x000007ff
 8001d14:	fffffc01 	.word	0xfffffc01
 8001d18:	0800a5f4 	.word	0x0800a5f4
 8001d1c:	fffff801 	.word	0xfffff801
 8001d20:	000003f3 	.word	0x000003f3
 8001d24:	fffffc0d 	.word	0xfffffc0d
 8001d28:	45cb      	cmp	fp, r9
 8001d2a:	d200      	bcs.n	8001d2e <__aeabi_ddiv+0x23a>
 8001d2c:	e0f8      	b.n	8001f20 <__aeabi_ddiv+0x42c>
 8001d2e:	d100      	bne.n	8001d32 <__aeabi_ddiv+0x23e>
 8001d30:	e0f3      	b.n	8001f1a <__aeabi_ddiv+0x426>
 8001d32:	2301      	movs	r3, #1
 8001d34:	425b      	negs	r3, r3
 8001d36:	469c      	mov	ip, r3
 8001d38:	4644      	mov	r4, r8
 8001d3a:	4648      	mov	r0, r9
 8001d3c:	2500      	movs	r5, #0
 8001d3e:	44e2      	add	sl, ip
 8001d40:	465b      	mov	r3, fp
 8001d42:	0e17      	lsrs	r7, r2, #24
 8001d44:	021b      	lsls	r3, r3, #8
 8001d46:	431f      	orrs	r7, r3
 8001d48:	0c19      	lsrs	r1, r3, #16
 8001d4a:	043b      	lsls	r3, r7, #16
 8001d4c:	0212      	lsls	r2, r2, #8
 8001d4e:	9700      	str	r7, [sp, #0]
 8001d50:	0c1f      	lsrs	r7, r3, #16
 8001d52:	4691      	mov	r9, r2
 8001d54:	9102      	str	r1, [sp, #8]
 8001d56:	9703      	str	r7, [sp, #12]
 8001d58:	f7fe fa5c 	bl	8000214 <__aeabi_uidivmod>
 8001d5c:	0002      	movs	r2, r0
 8001d5e:	437a      	muls	r2, r7
 8001d60:	040b      	lsls	r3, r1, #16
 8001d62:	0c21      	lsrs	r1, r4, #16
 8001d64:	4680      	mov	r8, r0
 8001d66:	4319      	orrs	r1, r3
 8001d68:	428a      	cmp	r2, r1
 8001d6a:	d909      	bls.n	8001d80 <__aeabi_ddiv+0x28c>
 8001d6c:	9f00      	ldr	r7, [sp, #0]
 8001d6e:	2301      	movs	r3, #1
 8001d70:	46bc      	mov	ip, r7
 8001d72:	425b      	negs	r3, r3
 8001d74:	4461      	add	r1, ip
 8001d76:	469c      	mov	ip, r3
 8001d78:	44e0      	add	r8, ip
 8001d7a:	428f      	cmp	r7, r1
 8001d7c:	d800      	bhi.n	8001d80 <__aeabi_ddiv+0x28c>
 8001d7e:	e15c      	b.n	800203a <__aeabi_ddiv+0x546>
 8001d80:	1a88      	subs	r0, r1, r2
 8001d82:	9902      	ldr	r1, [sp, #8]
 8001d84:	f7fe fa46 	bl	8000214 <__aeabi_uidivmod>
 8001d88:	9a03      	ldr	r2, [sp, #12]
 8001d8a:	0424      	lsls	r4, r4, #16
 8001d8c:	4342      	muls	r2, r0
 8001d8e:	0409      	lsls	r1, r1, #16
 8001d90:	0c24      	lsrs	r4, r4, #16
 8001d92:	0003      	movs	r3, r0
 8001d94:	430c      	orrs	r4, r1
 8001d96:	42a2      	cmp	r2, r4
 8001d98:	d906      	bls.n	8001da8 <__aeabi_ddiv+0x2b4>
 8001d9a:	9900      	ldr	r1, [sp, #0]
 8001d9c:	3b01      	subs	r3, #1
 8001d9e:	468c      	mov	ip, r1
 8001da0:	4464      	add	r4, ip
 8001da2:	42a1      	cmp	r1, r4
 8001da4:	d800      	bhi.n	8001da8 <__aeabi_ddiv+0x2b4>
 8001da6:	e142      	b.n	800202e <__aeabi_ddiv+0x53a>
 8001da8:	1aa0      	subs	r0, r4, r2
 8001daa:	4642      	mov	r2, r8
 8001dac:	0412      	lsls	r2, r2, #16
 8001dae:	431a      	orrs	r2, r3
 8001db0:	4693      	mov	fp, r2
 8001db2:	464b      	mov	r3, r9
 8001db4:	4659      	mov	r1, fp
 8001db6:	0c1b      	lsrs	r3, r3, #16
 8001db8:	001f      	movs	r7, r3
 8001dba:	9304      	str	r3, [sp, #16]
 8001dbc:	040b      	lsls	r3, r1, #16
 8001dbe:	4649      	mov	r1, r9
 8001dc0:	0409      	lsls	r1, r1, #16
 8001dc2:	0c09      	lsrs	r1, r1, #16
 8001dc4:	000c      	movs	r4, r1
 8001dc6:	0c1b      	lsrs	r3, r3, #16
 8001dc8:	435c      	muls	r4, r3
 8001dca:	0c12      	lsrs	r2, r2, #16
 8001dcc:	437b      	muls	r3, r7
 8001dce:	4688      	mov	r8, r1
 8001dd0:	4351      	muls	r1, r2
 8001dd2:	437a      	muls	r2, r7
 8001dd4:	0c27      	lsrs	r7, r4, #16
 8001dd6:	46bc      	mov	ip, r7
 8001dd8:	185b      	adds	r3, r3, r1
 8001dda:	4463      	add	r3, ip
 8001ddc:	4299      	cmp	r1, r3
 8001dde:	d903      	bls.n	8001de8 <__aeabi_ddiv+0x2f4>
 8001de0:	2180      	movs	r1, #128	@ 0x80
 8001de2:	0249      	lsls	r1, r1, #9
 8001de4:	468c      	mov	ip, r1
 8001de6:	4462      	add	r2, ip
 8001de8:	0c19      	lsrs	r1, r3, #16
 8001dea:	0424      	lsls	r4, r4, #16
 8001dec:	041b      	lsls	r3, r3, #16
 8001dee:	0c24      	lsrs	r4, r4, #16
 8001df0:	188a      	adds	r2, r1, r2
 8001df2:	191c      	adds	r4, r3, r4
 8001df4:	4290      	cmp	r0, r2
 8001df6:	d302      	bcc.n	8001dfe <__aeabi_ddiv+0x30a>
 8001df8:	d116      	bne.n	8001e28 <__aeabi_ddiv+0x334>
 8001dfa:	42a5      	cmp	r5, r4
 8001dfc:	d214      	bcs.n	8001e28 <__aeabi_ddiv+0x334>
 8001dfe:	465b      	mov	r3, fp
 8001e00:	9f00      	ldr	r7, [sp, #0]
 8001e02:	3b01      	subs	r3, #1
 8001e04:	444d      	add	r5, r9
 8001e06:	9305      	str	r3, [sp, #20]
 8001e08:	454d      	cmp	r5, r9
 8001e0a:	419b      	sbcs	r3, r3
 8001e0c:	46bc      	mov	ip, r7
 8001e0e:	425b      	negs	r3, r3
 8001e10:	4463      	add	r3, ip
 8001e12:	18c0      	adds	r0, r0, r3
 8001e14:	4287      	cmp	r7, r0
 8001e16:	d300      	bcc.n	8001e1a <__aeabi_ddiv+0x326>
 8001e18:	e102      	b.n	8002020 <__aeabi_ddiv+0x52c>
 8001e1a:	4282      	cmp	r2, r0
 8001e1c:	d900      	bls.n	8001e20 <__aeabi_ddiv+0x32c>
 8001e1e:	e129      	b.n	8002074 <__aeabi_ddiv+0x580>
 8001e20:	d100      	bne.n	8001e24 <__aeabi_ddiv+0x330>
 8001e22:	e124      	b.n	800206e <__aeabi_ddiv+0x57a>
 8001e24:	9b05      	ldr	r3, [sp, #20]
 8001e26:	469b      	mov	fp, r3
 8001e28:	1b2c      	subs	r4, r5, r4
 8001e2a:	42a5      	cmp	r5, r4
 8001e2c:	41ad      	sbcs	r5, r5
 8001e2e:	9b00      	ldr	r3, [sp, #0]
 8001e30:	1a80      	subs	r0, r0, r2
 8001e32:	426d      	negs	r5, r5
 8001e34:	1b40      	subs	r0, r0, r5
 8001e36:	4283      	cmp	r3, r0
 8001e38:	d100      	bne.n	8001e3c <__aeabi_ddiv+0x348>
 8001e3a:	e10f      	b.n	800205c <__aeabi_ddiv+0x568>
 8001e3c:	9902      	ldr	r1, [sp, #8]
 8001e3e:	f7fe f9e9 	bl	8000214 <__aeabi_uidivmod>
 8001e42:	9a03      	ldr	r2, [sp, #12]
 8001e44:	040b      	lsls	r3, r1, #16
 8001e46:	4342      	muls	r2, r0
 8001e48:	0c21      	lsrs	r1, r4, #16
 8001e4a:	0005      	movs	r5, r0
 8001e4c:	4319      	orrs	r1, r3
 8001e4e:	428a      	cmp	r2, r1
 8001e50:	d900      	bls.n	8001e54 <__aeabi_ddiv+0x360>
 8001e52:	e0cb      	b.n	8001fec <__aeabi_ddiv+0x4f8>
 8001e54:	1a88      	subs	r0, r1, r2
 8001e56:	9902      	ldr	r1, [sp, #8]
 8001e58:	f7fe f9dc 	bl	8000214 <__aeabi_uidivmod>
 8001e5c:	9a03      	ldr	r2, [sp, #12]
 8001e5e:	0424      	lsls	r4, r4, #16
 8001e60:	4342      	muls	r2, r0
 8001e62:	0409      	lsls	r1, r1, #16
 8001e64:	0c24      	lsrs	r4, r4, #16
 8001e66:	0003      	movs	r3, r0
 8001e68:	430c      	orrs	r4, r1
 8001e6a:	42a2      	cmp	r2, r4
 8001e6c:	d900      	bls.n	8001e70 <__aeabi_ddiv+0x37c>
 8001e6e:	e0ca      	b.n	8002006 <__aeabi_ddiv+0x512>
 8001e70:	4641      	mov	r1, r8
 8001e72:	1aa4      	subs	r4, r4, r2
 8001e74:	042a      	lsls	r2, r5, #16
 8001e76:	431a      	orrs	r2, r3
 8001e78:	9f04      	ldr	r7, [sp, #16]
 8001e7a:	0413      	lsls	r3, r2, #16
 8001e7c:	0c1b      	lsrs	r3, r3, #16
 8001e7e:	4359      	muls	r1, r3
 8001e80:	4640      	mov	r0, r8
 8001e82:	437b      	muls	r3, r7
 8001e84:	469c      	mov	ip, r3
 8001e86:	0c15      	lsrs	r5, r2, #16
 8001e88:	4368      	muls	r0, r5
 8001e8a:	0c0b      	lsrs	r3, r1, #16
 8001e8c:	4484      	add	ip, r0
 8001e8e:	4463      	add	r3, ip
 8001e90:	437d      	muls	r5, r7
 8001e92:	4298      	cmp	r0, r3
 8001e94:	d903      	bls.n	8001e9e <__aeabi_ddiv+0x3aa>
 8001e96:	2080      	movs	r0, #128	@ 0x80
 8001e98:	0240      	lsls	r0, r0, #9
 8001e9a:	4684      	mov	ip, r0
 8001e9c:	4465      	add	r5, ip
 8001e9e:	0c18      	lsrs	r0, r3, #16
 8001ea0:	0409      	lsls	r1, r1, #16
 8001ea2:	041b      	lsls	r3, r3, #16
 8001ea4:	0c09      	lsrs	r1, r1, #16
 8001ea6:	1940      	adds	r0, r0, r5
 8001ea8:	185b      	adds	r3, r3, r1
 8001eaa:	4284      	cmp	r4, r0
 8001eac:	d327      	bcc.n	8001efe <__aeabi_ddiv+0x40a>
 8001eae:	d023      	beq.n	8001ef8 <__aeabi_ddiv+0x404>
 8001eb0:	2301      	movs	r3, #1
 8001eb2:	0035      	movs	r5, r6
 8001eb4:	431a      	orrs	r2, r3
 8001eb6:	4b94      	ldr	r3, [pc, #592]	@ (8002108 <__aeabi_ddiv+0x614>)
 8001eb8:	4453      	add	r3, sl
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	dd60      	ble.n	8001f80 <__aeabi_ddiv+0x48c>
 8001ebe:	0751      	lsls	r1, r2, #29
 8001ec0:	d000      	beq.n	8001ec4 <__aeabi_ddiv+0x3d0>
 8001ec2:	e086      	b.n	8001fd2 <__aeabi_ddiv+0x4de>
 8001ec4:	002e      	movs	r6, r5
 8001ec6:	08d1      	lsrs	r1, r2, #3
 8001ec8:	465a      	mov	r2, fp
 8001eca:	01d2      	lsls	r2, r2, #7
 8001ecc:	d506      	bpl.n	8001edc <__aeabi_ddiv+0x3e8>
 8001ece:	465a      	mov	r2, fp
 8001ed0:	4b8e      	ldr	r3, [pc, #568]	@ (800210c <__aeabi_ddiv+0x618>)
 8001ed2:	401a      	ands	r2, r3
 8001ed4:	2380      	movs	r3, #128	@ 0x80
 8001ed6:	4693      	mov	fp, r2
 8001ed8:	00db      	lsls	r3, r3, #3
 8001eda:	4453      	add	r3, sl
 8001edc:	4a8c      	ldr	r2, [pc, #560]	@ (8002110 <__aeabi_ddiv+0x61c>)
 8001ede:	4293      	cmp	r3, r2
 8001ee0:	dd00      	ble.n	8001ee4 <__aeabi_ddiv+0x3f0>
 8001ee2:	e680      	b.n	8001be6 <__aeabi_ddiv+0xf2>
 8001ee4:	465a      	mov	r2, fp
 8001ee6:	0752      	lsls	r2, r2, #29
 8001ee8:	430a      	orrs	r2, r1
 8001eea:	4690      	mov	r8, r2
 8001eec:	465a      	mov	r2, fp
 8001eee:	055b      	lsls	r3, r3, #21
 8001ef0:	0254      	lsls	r4, r2, #9
 8001ef2:	0b24      	lsrs	r4, r4, #12
 8001ef4:	0d5b      	lsrs	r3, r3, #21
 8001ef6:	e669      	b.n	8001bcc <__aeabi_ddiv+0xd8>
 8001ef8:	0035      	movs	r5, r6
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	d0db      	beq.n	8001eb6 <__aeabi_ddiv+0x3c2>
 8001efe:	9d00      	ldr	r5, [sp, #0]
 8001f00:	1e51      	subs	r1, r2, #1
 8001f02:	46ac      	mov	ip, r5
 8001f04:	4464      	add	r4, ip
 8001f06:	42ac      	cmp	r4, r5
 8001f08:	d200      	bcs.n	8001f0c <__aeabi_ddiv+0x418>
 8001f0a:	e09e      	b.n	800204a <__aeabi_ddiv+0x556>
 8001f0c:	4284      	cmp	r4, r0
 8001f0e:	d200      	bcs.n	8001f12 <__aeabi_ddiv+0x41e>
 8001f10:	e0e1      	b.n	80020d6 <__aeabi_ddiv+0x5e2>
 8001f12:	d100      	bne.n	8001f16 <__aeabi_ddiv+0x422>
 8001f14:	e0ee      	b.n	80020f4 <__aeabi_ddiv+0x600>
 8001f16:	000a      	movs	r2, r1
 8001f18:	e7ca      	b.n	8001eb0 <__aeabi_ddiv+0x3bc>
 8001f1a:	4542      	cmp	r2, r8
 8001f1c:	d900      	bls.n	8001f20 <__aeabi_ddiv+0x42c>
 8001f1e:	e708      	b.n	8001d32 <__aeabi_ddiv+0x23e>
 8001f20:	464b      	mov	r3, r9
 8001f22:	07dc      	lsls	r4, r3, #31
 8001f24:	0858      	lsrs	r0, r3, #1
 8001f26:	4643      	mov	r3, r8
 8001f28:	085b      	lsrs	r3, r3, #1
 8001f2a:	431c      	orrs	r4, r3
 8001f2c:	4643      	mov	r3, r8
 8001f2e:	07dd      	lsls	r5, r3, #31
 8001f30:	e706      	b.n	8001d40 <__aeabi_ddiv+0x24c>
 8001f32:	f000 fe73 	bl	8002c1c <__clzsi2>
 8001f36:	2315      	movs	r3, #21
 8001f38:	469c      	mov	ip, r3
 8001f3a:	4484      	add	ip, r0
 8001f3c:	0002      	movs	r2, r0
 8001f3e:	4663      	mov	r3, ip
 8001f40:	3220      	adds	r2, #32
 8001f42:	2b1c      	cmp	r3, #28
 8001f44:	dc00      	bgt.n	8001f48 <__aeabi_ddiv+0x454>
 8001f46:	e692      	b.n	8001c6e <__aeabi_ddiv+0x17a>
 8001f48:	0023      	movs	r3, r4
 8001f4a:	3808      	subs	r0, #8
 8001f4c:	4083      	lsls	r3, r0
 8001f4e:	4699      	mov	r9, r3
 8001f50:	2300      	movs	r3, #0
 8001f52:	4698      	mov	r8, r3
 8001f54:	e69a      	b.n	8001c8c <__aeabi_ddiv+0x198>
 8001f56:	f000 fe61 	bl	8002c1c <__clzsi2>
 8001f5a:	0002      	movs	r2, r0
 8001f5c:	0003      	movs	r3, r0
 8001f5e:	3215      	adds	r2, #21
 8001f60:	3320      	adds	r3, #32
 8001f62:	2a1c      	cmp	r2, #28
 8001f64:	dc00      	bgt.n	8001f68 <__aeabi_ddiv+0x474>
 8001f66:	e65f      	b.n	8001c28 <__aeabi_ddiv+0x134>
 8001f68:	9900      	ldr	r1, [sp, #0]
 8001f6a:	3808      	subs	r0, #8
 8001f6c:	4081      	lsls	r1, r0
 8001f6e:	2200      	movs	r2, #0
 8001f70:	468b      	mov	fp, r1
 8001f72:	e666      	b.n	8001c42 <__aeabi_ddiv+0x14e>
 8001f74:	2200      	movs	r2, #0
 8001f76:	002e      	movs	r6, r5
 8001f78:	2400      	movs	r4, #0
 8001f7a:	4690      	mov	r8, r2
 8001f7c:	4b65      	ldr	r3, [pc, #404]	@ (8002114 <__aeabi_ddiv+0x620>)
 8001f7e:	e625      	b.n	8001bcc <__aeabi_ddiv+0xd8>
 8001f80:	002e      	movs	r6, r5
 8001f82:	2101      	movs	r1, #1
 8001f84:	1ac9      	subs	r1, r1, r3
 8001f86:	2938      	cmp	r1, #56	@ 0x38
 8001f88:	dd00      	ble.n	8001f8c <__aeabi_ddiv+0x498>
 8001f8a:	e61b      	b.n	8001bc4 <__aeabi_ddiv+0xd0>
 8001f8c:	291f      	cmp	r1, #31
 8001f8e:	dc7e      	bgt.n	800208e <__aeabi_ddiv+0x59a>
 8001f90:	4861      	ldr	r0, [pc, #388]	@ (8002118 <__aeabi_ddiv+0x624>)
 8001f92:	0014      	movs	r4, r2
 8001f94:	4450      	add	r0, sl
 8001f96:	465b      	mov	r3, fp
 8001f98:	4082      	lsls	r2, r0
 8001f9a:	4083      	lsls	r3, r0
 8001f9c:	40cc      	lsrs	r4, r1
 8001f9e:	1e50      	subs	r0, r2, #1
 8001fa0:	4182      	sbcs	r2, r0
 8001fa2:	4323      	orrs	r3, r4
 8001fa4:	431a      	orrs	r2, r3
 8001fa6:	465b      	mov	r3, fp
 8001fa8:	40cb      	lsrs	r3, r1
 8001faa:	0751      	lsls	r1, r2, #29
 8001fac:	d009      	beq.n	8001fc2 <__aeabi_ddiv+0x4ce>
 8001fae:	210f      	movs	r1, #15
 8001fb0:	4011      	ands	r1, r2
 8001fb2:	2904      	cmp	r1, #4
 8001fb4:	d005      	beq.n	8001fc2 <__aeabi_ddiv+0x4ce>
 8001fb6:	1d11      	adds	r1, r2, #4
 8001fb8:	4291      	cmp	r1, r2
 8001fba:	4192      	sbcs	r2, r2
 8001fbc:	4252      	negs	r2, r2
 8001fbe:	189b      	adds	r3, r3, r2
 8001fc0:	000a      	movs	r2, r1
 8001fc2:	0219      	lsls	r1, r3, #8
 8001fc4:	d400      	bmi.n	8001fc8 <__aeabi_ddiv+0x4d4>
 8001fc6:	e09b      	b.n	8002100 <__aeabi_ddiv+0x60c>
 8001fc8:	2200      	movs	r2, #0
 8001fca:	2301      	movs	r3, #1
 8001fcc:	2400      	movs	r4, #0
 8001fce:	4690      	mov	r8, r2
 8001fd0:	e5fc      	b.n	8001bcc <__aeabi_ddiv+0xd8>
 8001fd2:	210f      	movs	r1, #15
 8001fd4:	4011      	ands	r1, r2
 8001fd6:	2904      	cmp	r1, #4
 8001fd8:	d100      	bne.n	8001fdc <__aeabi_ddiv+0x4e8>
 8001fda:	e773      	b.n	8001ec4 <__aeabi_ddiv+0x3d0>
 8001fdc:	1d11      	adds	r1, r2, #4
 8001fde:	4291      	cmp	r1, r2
 8001fe0:	4192      	sbcs	r2, r2
 8001fe2:	4252      	negs	r2, r2
 8001fe4:	002e      	movs	r6, r5
 8001fe6:	08c9      	lsrs	r1, r1, #3
 8001fe8:	4493      	add	fp, r2
 8001fea:	e76d      	b.n	8001ec8 <__aeabi_ddiv+0x3d4>
 8001fec:	9b00      	ldr	r3, [sp, #0]
 8001fee:	3d01      	subs	r5, #1
 8001ff0:	469c      	mov	ip, r3
 8001ff2:	4461      	add	r1, ip
 8001ff4:	428b      	cmp	r3, r1
 8001ff6:	d900      	bls.n	8001ffa <__aeabi_ddiv+0x506>
 8001ff8:	e72c      	b.n	8001e54 <__aeabi_ddiv+0x360>
 8001ffa:	428a      	cmp	r2, r1
 8001ffc:	d800      	bhi.n	8002000 <__aeabi_ddiv+0x50c>
 8001ffe:	e729      	b.n	8001e54 <__aeabi_ddiv+0x360>
 8002000:	1e85      	subs	r5, r0, #2
 8002002:	4461      	add	r1, ip
 8002004:	e726      	b.n	8001e54 <__aeabi_ddiv+0x360>
 8002006:	9900      	ldr	r1, [sp, #0]
 8002008:	3b01      	subs	r3, #1
 800200a:	468c      	mov	ip, r1
 800200c:	4464      	add	r4, ip
 800200e:	42a1      	cmp	r1, r4
 8002010:	d900      	bls.n	8002014 <__aeabi_ddiv+0x520>
 8002012:	e72d      	b.n	8001e70 <__aeabi_ddiv+0x37c>
 8002014:	42a2      	cmp	r2, r4
 8002016:	d800      	bhi.n	800201a <__aeabi_ddiv+0x526>
 8002018:	e72a      	b.n	8001e70 <__aeabi_ddiv+0x37c>
 800201a:	1e83      	subs	r3, r0, #2
 800201c:	4464      	add	r4, ip
 800201e:	e727      	b.n	8001e70 <__aeabi_ddiv+0x37c>
 8002020:	4287      	cmp	r7, r0
 8002022:	d000      	beq.n	8002026 <__aeabi_ddiv+0x532>
 8002024:	e6fe      	b.n	8001e24 <__aeabi_ddiv+0x330>
 8002026:	45a9      	cmp	r9, r5
 8002028:	d900      	bls.n	800202c <__aeabi_ddiv+0x538>
 800202a:	e6fb      	b.n	8001e24 <__aeabi_ddiv+0x330>
 800202c:	e6f5      	b.n	8001e1a <__aeabi_ddiv+0x326>
 800202e:	42a2      	cmp	r2, r4
 8002030:	d800      	bhi.n	8002034 <__aeabi_ddiv+0x540>
 8002032:	e6b9      	b.n	8001da8 <__aeabi_ddiv+0x2b4>
 8002034:	1e83      	subs	r3, r0, #2
 8002036:	4464      	add	r4, ip
 8002038:	e6b6      	b.n	8001da8 <__aeabi_ddiv+0x2b4>
 800203a:	428a      	cmp	r2, r1
 800203c:	d800      	bhi.n	8002040 <__aeabi_ddiv+0x54c>
 800203e:	e69f      	b.n	8001d80 <__aeabi_ddiv+0x28c>
 8002040:	46bc      	mov	ip, r7
 8002042:	1e83      	subs	r3, r0, #2
 8002044:	4698      	mov	r8, r3
 8002046:	4461      	add	r1, ip
 8002048:	e69a      	b.n	8001d80 <__aeabi_ddiv+0x28c>
 800204a:	000a      	movs	r2, r1
 800204c:	4284      	cmp	r4, r0
 800204e:	d000      	beq.n	8002052 <__aeabi_ddiv+0x55e>
 8002050:	e72e      	b.n	8001eb0 <__aeabi_ddiv+0x3bc>
 8002052:	454b      	cmp	r3, r9
 8002054:	d000      	beq.n	8002058 <__aeabi_ddiv+0x564>
 8002056:	e72b      	b.n	8001eb0 <__aeabi_ddiv+0x3bc>
 8002058:	0035      	movs	r5, r6
 800205a:	e72c      	b.n	8001eb6 <__aeabi_ddiv+0x3c2>
 800205c:	4b2a      	ldr	r3, [pc, #168]	@ (8002108 <__aeabi_ddiv+0x614>)
 800205e:	4a2f      	ldr	r2, [pc, #188]	@ (800211c <__aeabi_ddiv+0x628>)
 8002060:	4453      	add	r3, sl
 8002062:	4592      	cmp	sl, r2
 8002064:	db43      	blt.n	80020ee <__aeabi_ddiv+0x5fa>
 8002066:	2201      	movs	r2, #1
 8002068:	2100      	movs	r1, #0
 800206a:	4493      	add	fp, r2
 800206c:	e72c      	b.n	8001ec8 <__aeabi_ddiv+0x3d4>
 800206e:	42ac      	cmp	r4, r5
 8002070:	d800      	bhi.n	8002074 <__aeabi_ddiv+0x580>
 8002072:	e6d7      	b.n	8001e24 <__aeabi_ddiv+0x330>
 8002074:	2302      	movs	r3, #2
 8002076:	425b      	negs	r3, r3
 8002078:	469c      	mov	ip, r3
 800207a:	9900      	ldr	r1, [sp, #0]
 800207c:	444d      	add	r5, r9
 800207e:	454d      	cmp	r5, r9
 8002080:	419b      	sbcs	r3, r3
 8002082:	44e3      	add	fp, ip
 8002084:	468c      	mov	ip, r1
 8002086:	425b      	negs	r3, r3
 8002088:	4463      	add	r3, ip
 800208a:	18c0      	adds	r0, r0, r3
 800208c:	e6cc      	b.n	8001e28 <__aeabi_ddiv+0x334>
 800208e:	201f      	movs	r0, #31
 8002090:	4240      	negs	r0, r0
 8002092:	1ac3      	subs	r3, r0, r3
 8002094:	4658      	mov	r0, fp
 8002096:	40d8      	lsrs	r0, r3
 8002098:	2920      	cmp	r1, #32
 800209a:	d004      	beq.n	80020a6 <__aeabi_ddiv+0x5b2>
 800209c:	4659      	mov	r1, fp
 800209e:	4b20      	ldr	r3, [pc, #128]	@ (8002120 <__aeabi_ddiv+0x62c>)
 80020a0:	4453      	add	r3, sl
 80020a2:	4099      	lsls	r1, r3
 80020a4:	430a      	orrs	r2, r1
 80020a6:	1e53      	subs	r3, r2, #1
 80020a8:	419a      	sbcs	r2, r3
 80020aa:	2307      	movs	r3, #7
 80020ac:	0019      	movs	r1, r3
 80020ae:	4302      	orrs	r2, r0
 80020b0:	2400      	movs	r4, #0
 80020b2:	4011      	ands	r1, r2
 80020b4:	4213      	tst	r3, r2
 80020b6:	d009      	beq.n	80020cc <__aeabi_ddiv+0x5d8>
 80020b8:	3308      	adds	r3, #8
 80020ba:	4013      	ands	r3, r2
 80020bc:	2b04      	cmp	r3, #4
 80020be:	d01d      	beq.n	80020fc <__aeabi_ddiv+0x608>
 80020c0:	1d13      	adds	r3, r2, #4
 80020c2:	4293      	cmp	r3, r2
 80020c4:	4189      	sbcs	r1, r1
 80020c6:	001a      	movs	r2, r3
 80020c8:	4249      	negs	r1, r1
 80020ca:	0749      	lsls	r1, r1, #29
 80020cc:	08d2      	lsrs	r2, r2, #3
 80020ce:	430a      	orrs	r2, r1
 80020d0:	4690      	mov	r8, r2
 80020d2:	2300      	movs	r3, #0
 80020d4:	e57a      	b.n	8001bcc <__aeabi_ddiv+0xd8>
 80020d6:	4649      	mov	r1, r9
 80020d8:	9f00      	ldr	r7, [sp, #0]
 80020da:	004d      	lsls	r5, r1, #1
 80020dc:	454d      	cmp	r5, r9
 80020de:	4189      	sbcs	r1, r1
 80020e0:	46bc      	mov	ip, r7
 80020e2:	4249      	negs	r1, r1
 80020e4:	4461      	add	r1, ip
 80020e6:	46a9      	mov	r9, r5
 80020e8:	3a02      	subs	r2, #2
 80020ea:	1864      	adds	r4, r4, r1
 80020ec:	e7ae      	b.n	800204c <__aeabi_ddiv+0x558>
 80020ee:	2201      	movs	r2, #1
 80020f0:	4252      	negs	r2, r2
 80020f2:	e746      	b.n	8001f82 <__aeabi_ddiv+0x48e>
 80020f4:	4599      	cmp	r9, r3
 80020f6:	d3ee      	bcc.n	80020d6 <__aeabi_ddiv+0x5e2>
 80020f8:	000a      	movs	r2, r1
 80020fa:	e7aa      	b.n	8002052 <__aeabi_ddiv+0x55e>
 80020fc:	2100      	movs	r1, #0
 80020fe:	e7e5      	b.n	80020cc <__aeabi_ddiv+0x5d8>
 8002100:	0759      	lsls	r1, r3, #29
 8002102:	025b      	lsls	r3, r3, #9
 8002104:	0b1c      	lsrs	r4, r3, #12
 8002106:	e7e1      	b.n	80020cc <__aeabi_ddiv+0x5d8>
 8002108:	000003ff 	.word	0x000003ff
 800210c:	feffffff 	.word	0xfeffffff
 8002110:	000007fe 	.word	0x000007fe
 8002114:	000007ff 	.word	0x000007ff
 8002118:	0000041e 	.word	0x0000041e
 800211c:	fffffc02 	.word	0xfffffc02
 8002120:	0000043e 	.word	0x0000043e

08002124 <__aeabi_dsub>:
 8002124:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002126:	4657      	mov	r7, sl
 8002128:	464e      	mov	r6, r9
 800212a:	4645      	mov	r5, r8
 800212c:	46de      	mov	lr, fp
 800212e:	b5e0      	push	{r5, r6, r7, lr}
 8002130:	b083      	sub	sp, #12
 8002132:	9000      	str	r0, [sp, #0]
 8002134:	9101      	str	r1, [sp, #4]
 8002136:	030c      	lsls	r4, r1, #12
 8002138:	004d      	lsls	r5, r1, #1
 800213a:	0fce      	lsrs	r6, r1, #31
 800213c:	0a61      	lsrs	r1, r4, #9
 800213e:	9c00      	ldr	r4, [sp, #0]
 8002140:	005f      	lsls	r7, r3, #1
 8002142:	0f64      	lsrs	r4, r4, #29
 8002144:	430c      	orrs	r4, r1
 8002146:	9900      	ldr	r1, [sp, #0]
 8002148:	9200      	str	r2, [sp, #0]
 800214a:	9301      	str	r3, [sp, #4]
 800214c:	00c8      	lsls	r0, r1, #3
 800214e:	0319      	lsls	r1, r3, #12
 8002150:	0d7b      	lsrs	r3, r7, #21
 8002152:	4699      	mov	r9, r3
 8002154:	9b01      	ldr	r3, [sp, #4]
 8002156:	4fcc      	ldr	r7, [pc, #816]	@ (8002488 <__aeabi_dsub+0x364>)
 8002158:	0fdb      	lsrs	r3, r3, #31
 800215a:	469c      	mov	ip, r3
 800215c:	0a4b      	lsrs	r3, r1, #9
 800215e:	9900      	ldr	r1, [sp, #0]
 8002160:	4680      	mov	r8, r0
 8002162:	0f49      	lsrs	r1, r1, #29
 8002164:	4319      	orrs	r1, r3
 8002166:	9b00      	ldr	r3, [sp, #0]
 8002168:	468b      	mov	fp, r1
 800216a:	00da      	lsls	r2, r3, #3
 800216c:	4692      	mov	sl, r2
 800216e:	0d6d      	lsrs	r5, r5, #21
 8002170:	45b9      	cmp	r9, r7
 8002172:	d100      	bne.n	8002176 <__aeabi_dsub+0x52>
 8002174:	e0bf      	b.n	80022f6 <__aeabi_dsub+0x1d2>
 8002176:	2301      	movs	r3, #1
 8002178:	4661      	mov	r1, ip
 800217a:	4059      	eors	r1, r3
 800217c:	464b      	mov	r3, r9
 800217e:	468c      	mov	ip, r1
 8002180:	1aeb      	subs	r3, r5, r3
 8002182:	428e      	cmp	r6, r1
 8002184:	d075      	beq.n	8002272 <__aeabi_dsub+0x14e>
 8002186:	2b00      	cmp	r3, #0
 8002188:	dc00      	bgt.n	800218c <__aeabi_dsub+0x68>
 800218a:	e2a3      	b.n	80026d4 <__aeabi_dsub+0x5b0>
 800218c:	4649      	mov	r1, r9
 800218e:	2900      	cmp	r1, #0
 8002190:	d100      	bne.n	8002194 <__aeabi_dsub+0x70>
 8002192:	e0ce      	b.n	8002332 <__aeabi_dsub+0x20e>
 8002194:	42bd      	cmp	r5, r7
 8002196:	d100      	bne.n	800219a <__aeabi_dsub+0x76>
 8002198:	e200      	b.n	800259c <__aeabi_dsub+0x478>
 800219a:	2701      	movs	r7, #1
 800219c:	2b38      	cmp	r3, #56	@ 0x38
 800219e:	dc19      	bgt.n	80021d4 <__aeabi_dsub+0xb0>
 80021a0:	2780      	movs	r7, #128	@ 0x80
 80021a2:	4659      	mov	r1, fp
 80021a4:	043f      	lsls	r7, r7, #16
 80021a6:	4339      	orrs	r1, r7
 80021a8:	468b      	mov	fp, r1
 80021aa:	2b1f      	cmp	r3, #31
 80021ac:	dd00      	ble.n	80021b0 <__aeabi_dsub+0x8c>
 80021ae:	e1fa      	b.n	80025a6 <__aeabi_dsub+0x482>
 80021b0:	2720      	movs	r7, #32
 80021b2:	1af9      	subs	r1, r7, r3
 80021b4:	468c      	mov	ip, r1
 80021b6:	4659      	mov	r1, fp
 80021b8:	4667      	mov	r7, ip
 80021ba:	40b9      	lsls	r1, r7
 80021bc:	000f      	movs	r7, r1
 80021be:	0011      	movs	r1, r2
 80021c0:	40d9      	lsrs	r1, r3
 80021c2:	430f      	orrs	r7, r1
 80021c4:	4661      	mov	r1, ip
 80021c6:	408a      	lsls	r2, r1
 80021c8:	1e51      	subs	r1, r2, #1
 80021ca:	418a      	sbcs	r2, r1
 80021cc:	4659      	mov	r1, fp
 80021ce:	40d9      	lsrs	r1, r3
 80021d0:	4317      	orrs	r7, r2
 80021d2:	1a64      	subs	r4, r4, r1
 80021d4:	1bc7      	subs	r7, r0, r7
 80021d6:	42b8      	cmp	r0, r7
 80021d8:	4180      	sbcs	r0, r0
 80021da:	4240      	negs	r0, r0
 80021dc:	1a24      	subs	r4, r4, r0
 80021de:	0223      	lsls	r3, r4, #8
 80021e0:	d400      	bmi.n	80021e4 <__aeabi_dsub+0xc0>
 80021e2:	e140      	b.n	8002466 <__aeabi_dsub+0x342>
 80021e4:	0264      	lsls	r4, r4, #9
 80021e6:	0a64      	lsrs	r4, r4, #9
 80021e8:	2c00      	cmp	r4, #0
 80021ea:	d100      	bne.n	80021ee <__aeabi_dsub+0xca>
 80021ec:	e154      	b.n	8002498 <__aeabi_dsub+0x374>
 80021ee:	0020      	movs	r0, r4
 80021f0:	f000 fd14 	bl	8002c1c <__clzsi2>
 80021f4:	0003      	movs	r3, r0
 80021f6:	3b08      	subs	r3, #8
 80021f8:	2120      	movs	r1, #32
 80021fa:	0038      	movs	r0, r7
 80021fc:	1aca      	subs	r2, r1, r3
 80021fe:	40d0      	lsrs	r0, r2
 8002200:	409c      	lsls	r4, r3
 8002202:	0002      	movs	r2, r0
 8002204:	409f      	lsls	r7, r3
 8002206:	4322      	orrs	r2, r4
 8002208:	429d      	cmp	r5, r3
 800220a:	dd00      	ble.n	800220e <__aeabi_dsub+0xea>
 800220c:	e1a6      	b.n	800255c <__aeabi_dsub+0x438>
 800220e:	1b58      	subs	r0, r3, r5
 8002210:	3001      	adds	r0, #1
 8002212:	1a09      	subs	r1, r1, r0
 8002214:	003c      	movs	r4, r7
 8002216:	408f      	lsls	r7, r1
 8002218:	40c4      	lsrs	r4, r0
 800221a:	1e7b      	subs	r3, r7, #1
 800221c:	419f      	sbcs	r7, r3
 800221e:	0013      	movs	r3, r2
 8002220:	408b      	lsls	r3, r1
 8002222:	4327      	orrs	r7, r4
 8002224:	431f      	orrs	r7, r3
 8002226:	40c2      	lsrs	r2, r0
 8002228:	003b      	movs	r3, r7
 800222a:	0014      	movs	r4, r2
 800222c:	2500      	movs	r5, #0
 800222e:	4313      	orrs	r3, r2
 8002230:	d100      	bne.n	8002234 <__aeabi_dsub+0x110>
 8002232:	e1f7      	b.n	8002624 <__aeabi_dsub+0x500>
 8002234:	077b      	lsls	r3, r7, #29
 8002236:	d100      	bne.n	800223a <__aeabi_dsub+0x116>
 8002238:	e377      	b.n	800292a <__aeabi_dsub+0x806>
 800223a:	230f      	movs	r3, #15
 800223c:	0038      	movs	r0, r7
 800223e:	403b      	ands	r3, r7
 8002240:	2b04      	cmp	r3, #4
 8002242:	d004      	beq.n	800224e <__aeabi_dsub+0x12a>
 8002244:	1d38      	adds	r0, r7, #4
 8002246:	42b8      	cmp	r0, r7
 8002248:	41bf      	sbcs	r7, r7
 800224a:	427f      	negs	r7, r7
 800224c:	19e4      	adds	r4, r4, r7
 800224e:	0223      	lsls	r3, r4, #8
 8002250:	d400      	bmi.n	8002254 <__aeabi_dsub+0x130>
 8002252:	e368      	b.n	8002926 <__aeabi_dsub+0x802>
 8002254:	4b8c      	ldr	r3, [pc, #560]	@ (8002488 <__aeabi_dsub+0x364>)
 8002256:	3501      	adds	r5, #1
 8002258:	429d      	cmp	r5, r3
 800225a:	d100      	bne.n	800225e <__aeabi_dsub+0x13a>
 800225c:	e0f4      	b.n	8002448 <__aeabi_dsub+0x324>
 800225e:	4b8b      	ldr	r3, [pc, #556]	@ (800248c <__aeabi_dsub+0x368>)
 8002260:	056d      	lsls	r5, r5, #21
 8002262:	401c      	ands	r4, r3
 8002264:	0d6d      	lsrs	r5, r5, #21
 8002266:	0767      	lsls	r7, r4, #29
 8002268:	08c0      	lsrs	r0, r0, #3
 800226a:	0264      	lsls	r4, r4, #9
 800226c:	4307      	orrs	r7, r0
 800226e:	0b24      	lsrs	r4, r4, #12
 8002270:	e0ec      	b.n	800244c <__aeabi_dsub+0x328>
 8002272:	2b00      	cmp	r3, #0
 8002274:	dc00      	bgt.n	8002278 <__aeabi_dsub+0x154>
 8002276:	e329      	b.n	80028cc <__aeabi_dsub+0x7a8>
 8002278:	4649      	mov	r1, r9
 800227a:	2900      	cmp	r1, #0
 800227c:	d000      	beq.n	8002280 <__aeabi_dsub+0x15c>
 800227e:	e0d6      	b.n	800242e <__aeabi_dsub+0x30a>
 8002280:	4659      	mov	r1, fp
 8002282:	4311      	orrs	r1, r2
 8002284:	d100      	bne.n	8002288 <__aeabi_dsub+0x164>
 8002286:	e12e      	b.n	80024e6 <__aeabi_dsub+0x3c2>
 8002288:	1e59      	subs	r1, r3, #1
 800228a:	2b01      	cmp	r3, #1
 800228c:	d100      	bne.n	8002290 <__aeabi_dsub+0x16c>
 800228e:	e1e6      	b.n	800265e <__aeabi_dsub+0x53a>
 8002290:	42bb      	cmp	r3, r7
 8002292:	d100      	bne.n	8002296 <__aeabi_dsub+0x172>
 8002294:	e182      	b.n	800259c <__aeabi_dsub+0x478>
 8002296:	2701      	movs	r7, #1
 8002298:	000b      	movs	r3, r1
 800229a:	2938      	cmp	r1, #56	@ 0x38
 800229c:	dc14      	bgt.n	80022c8 <__aeabi_dsub+0x1a4>
 800229e:	2b1f      	cmp	r3, #31
 80022a0:	dd00      	ble.n	80022a4 <__aeabi_dsub+0x180>
 80022a2:	e23c      	b.n	800271e <__aeabi_dsub+0x5fa>
 80022a4:	2720      	movs	r7, #32
 80022a6:	1af9      	subs	r1, r7, r3
 80022a8:	468c      	mov	ip, r1
 80022aa:	4659      	mov	r1, fp
 80022ac:	4667      	mov	r7, ip
 80022ae:	40b9      	lsls	r1, r7
 80022b0:	000f      	movs	r7, r1
 80022b2:	0011      	movs	r1, r2
 80022b4:	40d9      	lsrs	r1, r3
 80022b6:	430f      	orrs	r7, r1
 80022b8:	4661      	mov	r1, ip
 80022ba:	408a      	lsls	r2, r1
 80022bc:	1e51      	subs	r1, r2, #1
 80022be:	418a      	sbcs	r2, r1
 80022c0:	4659      	mov	r1, fp
 80022c2:	40d9      	lsrs	r1, r3
 80022c4:	4317      	orrs	r7, r2
 80022c6:	1864      	adds	r4, r4, r1
 80022c8:	183f      	adds	r7, r7, r0
 80022ca:	4287      	cmp	r7, r0
 80022cc:	4180      	sbcs	r0, r0
 80022ce:	4240      	negs	r0, r0
 80022d0:	1824      	adds	r4, r4, r0
 80022d2:	0223      	lsls	r3, r4, #8
 80022d4:	d400      	bmi.n	80022d8 <__aeabi_dsub+0x1b4>
 80022d6:	e0c6      	b.n	8002466 <__aeabi_dsub+0x342>
 80022d8:	4b6b      	ldr	r3, [pc, #428]	@ (8002488 <__aeabi_dsub+0x364>)
 80022da:	3501      	adds	r5, #1
 80022dc:	429d      	cmp	r5, r3
 80022de:	d100      	bne.n	80022e2 <__aeabi_dsub+0x1be>
 80022e0:	e0b2      	b.n	8002448 <__aeabi_dsub+0x324>
 80022e2:	2101      	movs	r1, #1
 80022e4:	4b69      	ldr	r3, [pc, #420]	@ (800248c <__aeabi_dsub+0x368>)
 80022e6:	087a      	lsrs	r2, r7, #1
 80022e8:	401c      	ands	r4, r3
 80022ea:	4039      	ands	r1, r7
 80022ec:	430a      	orrs	r2, r1
 80022ee:	07e7      	lsls	r7, r4, #31
 80022f0:	4317      	orrs	r7, r2
 80022f2:	0864      	lsrs	r4, r4, #1
 80022f4:	e79e      	b.n	8002234 <__aeabi_dsub+0x110>
 80022f6:	4b66      	ldr	r3, [pc, #408]	@ (8002490 <__aeabi_dsub+0x36c>)
 80022f8:	4311      	orrs	r1, r2
 80022fa:	468a      	mov	sl, r1
 80022fc:	18eb      	adds	r3, r5, r3
 80022fe:	2900      	cmp	r1, #0
 8002300:	d028      	beq.n	8002354 <__aeabi_dsub+0x230>
 8002302:	4566      	cmp	r6, ip
 8002304:	d02c      	beq.n	8002360 <__aeabi_dsub+0x23c>
 8002306:	2b00      	cmp	r3, #0
 8002308:	d05b      	beq.n	80023c2 <__aeabi_dsub+0x29e>
 800230a:	2d00      	cmp	r5, #0
 800230c:	d100      	bne.n	8002310 <__aeabi_dsub+0x1ec>
 800230e:	e12c      	b.n	800256a <__aeabi_dsub+0x446>
 8002310:	465b      	mov	r3, fp
 8002312:	4666      	mov	r6, ip
 8002314:	075f      	lsls	r7, r3, #29
 8002316:	08d2      	lsrs	r2, r2, #3
 8002318:	4317      	orrs	r7, r2
 800231a:	08dd      	lsrs	r5, r3, #3
 800231c:	003b      	movs	r3, r7
 800231e:	432b      	orrs	r3, r5
 8002320:	d100      	bne.n	8002324 <__aeabi_dsub+0x200>
 8002322:	e0e2      	b.n	80024ea <__aeabi_dsub+0x3c6>
 8002324:	2480      	movs	r4, #128	@ 0x80
 8002326:	0324      	lsls	r4, r4, #12
 8002328:	432c      	orrs	r4, r5
 800232a:	0324      	lsls	r4, r4, #12
 800232c:	4d56      	ldr	r5, [pc, #344]	@ (8002488 <__aeabi_dsub+0x364>)
 800232e:	0b24      	lsrs	r4, r4, #12
 8002330:	e08c      	b.n	800244c <__aeabi_dsub+0x328>
 8002332:	4659      	mov	r1, fp
 8002334:	4311      	orrs	r1, r2
 8002336:	d100      	bne.n	800233a <__aeabi_dsub+0x216>
 8002338:	e0d5      	b.n	80024e6 <__aeabi_dsub+0x3c2>
 800233a:	1e59      	subs	r1, r3, #1
 800233c:	2b01      	cmp	r3, #1
 800233e:	d100      	bne.n	8002342 <__aeabi_dsub+0x21e>
 8002340:	e1b9      	b.n	80026b6 <__aeabi_dsub+0x592>
 8002342:	42bb      	cmp	r3, r7
 8002344:	d100      	bne.n	8002348 <__aeabi_dsub+0x224>
 8002346:	e1b1      	b.n	80026ac <__aeabi_dsub+0x588>
 8002348:	2701      	movs	r7, #1
 800234a:	000b      	movs	r3, r1
 800234c:	2938      	cmp	r1, #56	@ 0x38
 800234e:	dd00      	ble.n	8002352 <__aeabi_dsub+0x22e>
 8002350:	e740      	b.n	80021d4 <__aeabi_dsub+0xb0>
 8002352:	e72a      	b.n	80021aa <__aeabi_dsub+0x86>
 8002354:	4661      	mov	r1, ip
 8002356:	2701      	movs	r7, #1
 8002358:	4079      	eors	r1, r7
 800235a:	468c      	mov	ip, r1
 800235c:	4566      	cmp	r6, ip
 800235e:	d1d2      	bne.n	8002306 <__aeabi_dsub+0x1e2>
 8002360:	2b00      	cmp	r3, #0
 8002362:	d100      	bne.n	8002366 <__aeabi_dsub+0x242>
 8002364:	e0c5      	b.n	80024f2 <__aeabi_dsub+0x3ce>
 8002366:	2d00      	cmp	r5, #0
 8002368:	d000      	beq.n	800236c <__aeabi_dsub+0x248>
 800236a:	e155      	b.n	8002618 <__aeabi_dsub+0x4f4>
 800236c:	464b      	mov	r3, r9
 800236e:	0025      	movs	r5, r4
 8002370:	4305      	orrs	r5, r0
 8002372:	d100      	bne.n	8002376 <__aeabi_dsub+0x252>
 8002374:	e212      	b.n	800279c <__aeabi_dsub+0x678>
 8002376:	1e59      	subs	r1, r3, #1
 8002378:	468c      	mov	ip, r1
 800237a:	2b01      	cmp	r3, #1
 800237c:	d100      	bne.n	8002380 <__aeabi_dsub+0x25c>
 800237e:	e249      	b.n	8002814 <__aeabi_dsub+0x6f0>
 8002380:	4d41      	ldr	r5, [pc, #260]	@ (8002488 <__aeabi_dsub+0x364>)
 8002382:	42ab      	cmp	r3, r5
 8002384:	d100      	bne.n	8002388 <__aeabi_dsub+0x264>
 8002386:	e28f      	b.n	80028a8 <__aeabi_dsub+0x784>
 8002388:	2701      	movs	r7, #1
 800238a:	2938      	cmp	r1, #56	@ 0x38
 800238c:	dc11      	bgt.n	80023b2 <__aeabi_dsub+0x28e>
 800238e:	4663      	mov	r3, ip
 8002390:	2b1f      	cmp	r3, #31
 8002392:	dd00      	ble.n	8002396 <__aeabi_dsub+0x272>
 8002394:	e25b      	b.n	800284e <__aeabi_dsub+0x72a>
 8002396:	4661      	mov	r1, ip
 8002398:	2320      	movs	r3, #32
 800239a:	0027      	movs	r7, r4
 800239c:	1a5b      	subs	r3, r3, r1
 800239e:	0005      	movs	r5, r0
 80023a0:	4098      	lsls	r0, r3
 80023a2:	409f      	lsls	r7, r3
 80023a4:	40cd      	lsrs	r5, r1
 80023a6:	1e43      	subs	r3, r0, #1
 80023a8:	4198      	sbcs	r0, r3
 80023aa:	40cc      	lsrs	r4, r1
 80023ac:	432f      	orrs	r7, r5
 80023ae:	4307      	orrs	r7, r0
 80023b0:	44a3      	add	fp, r4
 80023b2:	18bf      	adds	r7, r7, r2
 80023b4:	4297      	cmp	r7, r2
 80023b6:	4192      	sbcs	r2, r2
 80023b8:	4252      	negs	r2, r2
 80023ba:	445a      	add	r2, fp
 80023bc:	0014      	movs	r4, r2
 80023be:	464d      	mov	r5, r9
 80023c0:	e787      	b.n	80022d2 <__aeabi_dsub+0x1ae>
 80023c2:	4f34      	ldr	r7, [pc, #208]	@ (8002494 <__aeabi_dsub+0x370>)
 80023c4:	1c6b      	adds	r3, r5, #1
 80023c6:	423b      	tst	r3, r7
 80023c8:	d000      	beq.n	80023cc <__aeabi_dsub+0x2a8>
 80023ca:	e0b6      	b.n	800253a <__aeabi_dsub+0x416>
 80023cc:	4659      	mov	r1, fp
 80023ce:	0023      	movs	r3, r4
 80023d0:	4311      	orrs	r1, r2
 80023d2:	000f      	movs	r7, r1
 80023d4:	4303      	orrs	r3, r0
 80023d6:	2d00      	cmp	r5, #0
 80023d8:	d000      	beq.n	80023dc <__aeabi_dsub+0x2b8>
 80023da:	e126      	b.n	800262a <__aeabi_dsub+0x506>
 80023dc:	2b00      	cmp	r3, #0
 80023de:	d100      	bne.n	80023e2 <__aeabi_dsub+0x2be>
 80023e0:	e1c0      	b.n	8002764 <__aeabi_dsub+0x640>
 80023e2:	2900      	cmp	r1, #0
 80023e4:	d100      	bne.n	80023e8 <__aeabi_dsub+0x2c4>
 80023e6:	e0a1      	b.n	800252c <__aeabi_dsub+0x408>
 80023e8:	1a83      	subs	r3, r0, r2
 80023ea:	4698      	mov	r8, r3
 80023ec:	465b      	mov	r3, fp
 80023ee:	4540      	cmp	r0, r8
 80023f0:	41ad      	sbcs	r5, r5
 80023f2:	1ae3      	subs	r3, r4, r3
 80023f4:	426d      	negs	r5, r5
 80023f6:	1b5b      	subs	r3, r3, r5
 80023f8:	2580      	movs	r5, #128	@ 0x80
 80023fa:	042d      	lsls	r5, r5, #16
 80023fc:	422b      	tst	r3, r5
 80023fe:	d100      	bne.n	8002402 <__aeabi_dsub+0x2de>
 8002400:	e14b      	b.n	800269a <__aeabi_dsub+0x576>
 8002402:	465b      	mov	r3, fp
 8002404:	1a10      	subs	r0, r2, r0
 8002406:	4282      	cmp	r2, r0
 8002408:	4192      	sbcs	r2, r2
 800240a:	1b1c      	subs	r4, r3, r4
 800240c:	0007      	movs	r7, r0
 800240e:	2601      	movs	r6, #1
 8002410:	4663      	mov	r3, ip
 8002412:	4252      	negs	r2, r2
 8002414:	1aa4      	subs	r4, r4, r2
 8002416:	4327      	orrs	r7, r4
 8002418:	401e      	ands	r6, r3
 800241a:	2f00      	cmp	r7, #0
 800241c:	d100      	bne.n	8002420 <__aeabi_dsub+0x2fc>
 800241e:	e142      	b.n	80026a6 <__aeabi_dsub+0x582>
 8002420:	422c      	tst	r4, r5
 8002422:	d100      	bne.n	8002426 <__aeabi_dsub+0x302>
 8002424:	e26d      	b.n	8002902 <__aeabi_dsub+0x7de>
 8002426:	4b19      	ldr	r3, [pc, #100]	@ (800248c <__aeabi_dsub+0x368>)
 8002428:	2501      	movs	r5, #1
 800242a:	401c      	ands	r4, r3
 800242c:	e71b      	b.n	8002266 <__aeabi_dsub+0x142>
 800242e:	42bd      	cmp	r5, r7
 8002430:	d100      	bne.n	8002434 <__aeabi_dsub+0x310>
 8002432:	e13b      	b.n	80026ac <__aeabi_dsub+0x588>
 8002434:	2701      	movs	r7, #1
 8002436:	2b38      	cmp	r3, #56	@ 0x38
 8002438:	dd00      	ble.n	800243c <__aeabi_dsub+0x318>
 800243a:	e745      	b.n	80022c8 <__aeabi_dsub+0x1a4>
 800243c:	2780      	movs	r7, #128	@ 0x80
 800243e:	4659      	mov	r1, fp
 8002440:	043f      	lsls	r7, r7, #16
 8002442:	4339      	orrs	r1, r7
 8002444:	468b      	mov	fp, r1
 8002446:	e72a      	b.n	800229e <__aeabi_dsub+0x17a>
 8002448:	2400      	movs	r4, #0
 800244a:	2700      	movs	r7, #0
 800244c:	052d      	lsls	r5, r5, #20
 800244e:	4325      	orrs	r5, r4
 8002450:	07f6      	lsls	r6, r6, #31
 8002452:	4335      	orrs	r5, r6
 8002454:	0038      	movs	r0, r7
 8002456:	0029      	movs	r1, r5
 8002458:	b003      	add	sp, #12
 800245a:	bcf0      	pop	{r4, r5, r6, r7}
 800245c:	46bb      	mov	fp, r7
 800245e:	46b2      	mov	sl, r6
 8002460:	46a9      	mov	r9, r5
 8002462:	46a0      	mov	r8, r4
 8002464:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002466:	077b      	lsls	r3, r7, #29
 8002468:	d004      	beq.n	8002474 <__aeabi_dsub+0x350>
 800246a:	230f      	movs	r3, #15
 800246c:	403b      	ands	r3, r7
 800246e:	2b04      	cmp	r3, #4
 8002470:	d000      	beq.n	8002474 <__aeabi_dsub+0x350>
 8002472:	e6e7      	b.n	8002244 <__aeabi_dsub+0x120>
 8002474:	002b      	movs	r3, r5
 8002476:	08f8      	lsrs	r0, r7, #3
 8002478:	4a03      	ldr	r2, [pc, #12]	@ (8002488 <__aeabi_dsub+0x364>)
 800247a:	0767      	lsls	r7, r4, #29
 800247c:	4307      	orrs	r7, r0
 800247e:	08e5      	lsrs	r5, r4, #3
 8002480:	4293      	cmp	r3, r2
 8002482:	d100      	bne.n	8002486 <__aeabi_dsub+0x362>
 8002484:	e74a      	b.n	800231c <__aeabi_dsub+0x1f8>
 8002486:	e0a5      	b.n	80025d4 <__aeabi_dsub+0x4b0>
 8002488:	000007ff 	.word	0x000007ff
 800248c:	ff7fffff 	.word	0xff7fffff
 8002490:	fffff801 	.word	0xfffff801
 8002494:	000007fe 	.word	0x000007fe
 8002498:	0038      	movs	r0, r7
 800249a:	f000 fbbf 	bl	8002c1c <__clzsi2>
 800249e:	0003      	movs	r3, r0
 80024a0:	3318      	adds	r3, #24
 80024a2:	2b1f      	cmp	r3, #31
 80024a4:	dc00      	bgt.n	80024a8 <__aeabi_dsub+0x384>
 80024a6:	e6a7      	b.n	80021f8 <__aeabi_dsub+0xd4>
 80024a8:	003a      	movs	r2, r7
 80024aa:	3808      	subs	r0, #8
 80024ac:	4082      	lsls	r2, r0
 80024ae:	429d      	cmp	r5, r3
 80024b0:	dd00      	ble.n	80024b4 <__aeabi_dsub+0x390>
 80024b2:	e08a      	b.n	80025ca <__aeabi_dsub+0x4a6>
 80024b4:	1b5b      	subs	r3, r3, r5
 80024b6:	1c58      	adds	r0, r3, #1
 80024b8:	281f      	cmp	r0, #31
 80024ba:	dc00      	bgt.n	80024be <__aeabi_dsub+0x39a>
 80024bc:	e1d8      	b.n	8002870 <__aeabi_dsub+0x74c>
 80024be:	0017      	movs	r7, r2
 80024c0:	3b1f      	subs	r3, #31
 80024c2:	40df      	lsrs	r7, r3
 80024c4:	2820      	cmp	r0, #32
 80024c6:	d005      	beq.n	80024d4 <__aeabi_dsub+0x3b0>
 80024c8:	2340      	movs	r3, #64	@ 0x40
 80024ca:	1a1b      	subs	r3, r3, r0
 80024cc:	409a      	lsls	r2, r3
 80024ce:	1e53      	subs	r3, r2, #1
 80024d0:	419a      	sbcs	r2, r3
 80024d2:	4317      	orrs	r7, r2
 80024d4:	2500      	movs	r5, #0
 80024d6:	2f00      	cmp	r7, #0
 80024d8:	d100      	bne.n	80024dc <__aeabi_dsub+0x3b8>
 80024da:	e0e5      	b.n	80026a8 <__aeabi_dsub+0x584>
 80024dc:	077b      	lsls	r3, r7, #29
 80024de:	d000      	beq.n	80024e2 <__aeabi_dsub+0x3be>
 80024e0:	e6ab      	b.n	800223a <__aeabi_dsub+0x116>
 80024e2:	002c      	movs	r4, r5
 80024e4:	e7c6      	b.n	8002474 <__aeabi_dsub+0x350>
 80024e6:	08c0      	lsrs	r0, r0, #3
 80024e8:	e7c6      	b.n	8002478 <__aeabi_dsub+0x354>
 80024ea:	2700      	movs	r7, #0
 80024ec:	2400      	movs	r4, #0
 80024ee:	4dd1      	ldr	r5, [pc, #836]	@ (8002834 <__aeabi_dsub+0x710>)
 80024f0:	e7ac      	b.n	800244c <__aeabi_dsub+0x328>
 80024f2:	4fd1      	ldr	r7, [pc, #836]	@ (8002838 <__aeabi_dsub+0x714>)
 80024f4:	1c6b      	adds	r3, r5, #1
 80024f6:	423b      	tst	r3, r7
 80024f8:	d171      	bne.n	80025de <__aeabi_dsub+0x4ba>
 80024fa:	0023      	movs	r3, r4
 80024fc:	4303      	orrs	r3, r0
 80024fe:	2d00      	cmp	r5, #0
 8002500:	d000      	beq.n	8002504 <__aeabi_dsub+0x3e0>
 8002502:	e14e      	b.n	80027a2 <__aeabi_dsub+0x67e>
 8002504:	4657      	mov	r7, sl
 8002506:	2b00      	cmp	r3, #0
 8002508:	d100      	bne.n	800250c <__aeabi_dsub+0x3e8>
 800250a:	e1b5      	b.n	8002878 <__aeabi_dsub+0x754>
 800250c:	2f00      	cmp	r7, #0
 800250e:	d00d      	beq.n	800252c <__aeabi_dsub+0x408>
 8002510:	1883      	adds	r3, r0, r2
 8002512:	4283      	cmp	r3, r0
 8002514:	4180      	sbcs	r0, r0
 8002516:	445c      	add	r4, fp
 8002518:	4240      	negs	r0, r0
 800251a:	1824      	adds	r4, r4, r0
 800251c:	0222      	lsls	r2, r4, #8
 800251e:	d500      	bpl.n	8002522 <__aeabi_dsub+0x3fe>
 8002520:	e1c8      	b.n	80028b4 <__aeabi_dsub+0x790>
 8002522:	001f      	movs	r7, r3
 8002524:	4698      	mov	r8, r3
 8002526:	4327      	orrs	r7, r4
 8002528:	d100      	bne.n	800252c <__aeabi_dsub+0x408>
 800252a:	e0bc      	b.n	80026a6 <__aeabi_dsub+0x582>
 800252c:	4643      	mov	r3, r8
 800252e:	0767      	lsls	r7, r4, #29
 8002530:	08db      	lsrs	r3, r3, #3
 8002532:	431f      	orrs	r7, r3
 8002534:	08e5      	lsrs	r5, r4, #3
 8002536:	2300      	movs	r3, #0
 8002538:	e04c      	b.n	80025d4 <__aeabi_dsub+0x4b0>
 800253a:	1a83      	subs	r3, r0, r2
 800253c:	4698      	mov	r8, r3
 800253e:	465b      	mov	r3, fp
 8002540:	4540      	cmp	r0, r8
 8002542:	41bf      	sbcs	r7, r7
 8002544:	1ae3      	subs	r3, r4, r3
 8002546:	427f      	negs	r7, r7
 8002548:	1bdb      	subs	r3, r3, r7
 800254a:	021f      	lsls	r7, r3, #8
 800254c:	d47c      	bmi.n	8002648 <__aeabi_dsub+0x524>
 800254e:	4647      	mov	r7, r8
 8002550:	431f      	orrs	r7, r3
 8002552:	d100      	bne.n	8002556 <__aeabi_dsub+0x432>
 8002554:	e0a6      	b.n	80026a4 <__aeabi_dsub+0x580>
 8002556:	001c      	movs	r4, r3
 8002558:	4647      	mov	r7, r8
 800255a:	e645      	b.n	80021e8 <__aeabi_dsub+0xc4>
 800255c:	4cb7      	ldr	r4, [pc, #732]	@ (800283c <__aeabi_dsub+0x718>)
 800255e:	1aed      	subs	r5, r5, r3
 8002560:	4014      	ands	r4, r2
 8002562:	077b      	lsls	r3, r7, #29
 8002564:	d000      	beq.n	8002568 <__aeabi_dsub+0x444>
 8002566:	e780      	b.n	800246a <__aeabi_dsub+0x346>
 8002568:	e784      	b.n	8002474 <__aeabi_dsub+0x350>
 800256a:	464b      	mov	r3, r9
 800256c:	0025      	movs	r5, r4
 800256e:	4305      	orrs	r5, r0
 8002570:	d066      	beq.n	8002640 <__aeabi_dsub+0x51c>
 8002572:	1e5f      	subs	r7, r3, #1
 8002574:	2b01      	cmp	r3, #1
 8002576:	d100      	bne.n	800257a <__aeabi_dsub+0x456>
 8002578:	e0fc      	b.n	8002774 <__aeabi_dsub+0x650>
 800257a:	4dae      	ldr	r5, [pc, #696]	@ (8002834 <__aeabi_dsub+0x710>)
 800257c:	42ab      	cmp	r3, r5
 800257e:	d100      	bne.n	8002582 <__aeabi_dsub+0x45e>
 8002580:	e15e      	b.n	8002840 <__aeabi_dsub+0x71c>
 8002582:	4666      	mov	r6, ip
 8002584:	2f38      	cmp	r7, #56	@ 0x38
 8002586:	dc00      	bgt.n	800258a <__aeabi_dsub+0x466>
 8002588:	e0b4      	b.n	80026f4 <__aeabi_dsub+0x5d0>
 800258a:	2001      	movs	r0, #1
 800258c:	1a17      	subs	r7, r2, r0
 800258e:	42ba      	cmp	r2, r7
 8002590:	4192      	sbcs	r2, r2
 8002592:	465b      	mov	r3, fp
 8002594:	4252      	negs	r2, r2
 8002596:	464d      	mov	r5, r9
 8002598:	1a9c      	subs	r4, r3, r2
 800259a:	e620      	b.n	80021de <__aeabi_dsub+0xba>
 800259c:	0767      	lsls	r7, r4, #29
 800259e:	08c0      	lsrs	r0, r0, #3
 80025a0:	4307      	orrs	r7, r0
 80025a2:	08e5      	lsrs	r5, r4, #3
 80025a4:	e6ba      	b.n	800231c <__aeabi_dsub+0x1f8>
 80025a6:	001f      	movs	r7, r3
 80025a8:	4659      	mov	r1, fp
 80025aa:	3f20      	subs	r7, #32
 80025ac:	40f9      	lsrs	r1, r7
 80025ae:	000f      	movs	r7, r1
 80025b0:	2b20      	cmp	r3, #32
 80025b2:	d005      	beq.n	80025c0 <__aeabi_dsub+0x49c>
 80025b4:	2140      	movs	r1, #64	@ 0x40
 80025b6:	1acb      	subs	r3, r1, r3
 80025b8:	4659      	mov	r1, fp
 80025ba:	4099      	lsls	r1, r3
 80025bc:	430a      	orrs	r2, r1
 80025be:	4692      	mov	sl, r2
 80025c0:	4653      	mov	r3, sl
 80025c2:	1e5a      	subs	r2, r3, #1
 80025c4:	4193      	sbcs	r3, r2
 80025c6:	431f      	orrs	r7, r3
 80025c8:	e604      	b.n	80021d4 <__aeabi_dsub+0xb0>
 80025ca:	1aeb      	subs	r3, r5, r3
 80025cc:	4d9b      	ldr	r5, [pc, #620]	@ (800283c <__aeabi_dsub+0x718>)
 80025ce:	4015      	ands	r5, r2
 80025d0:	076f      	lsls	r7, r5, #29
 80025d2:	08ed      	lsrs	r5, r5, #3
 80025d4:	032c      	lsls	r4, r5, #12
 80025d6:	055d      	lsls	r5, r3, #21
 80025d8:	0b24      	lsrs	r4, r4, #12
 80025da:	0d6d      	lsrs	r5, r5, #21
 80025dc:	e736      	b.n	800244c <__aeabi_dsub+0x328>
 80025de:	4d95      	ldr	r5, [pc, #596]	@ (8002834 <__aeabi_dsub+0x710>)
 80025e0:	42ab      	cmp	r3, r5
 80025e2:	d100      	bne.n	80025e6 <__aeabi_dsub+0x4c2>
 80025e4:	e0d6      	b.n	8002794 <__aeabi_dsub+0x670>
 80025e6:	1882      	adds	r2, r0, r2
 80025e8:	0021      	movs	r1, r4
 80025ea:	4282      	cmp	r2, r0
 80025ec:	4180      	sbcs	r0, r0
 80025ee:	4459      	add	r1, fp
 80025f0:	4240      	negs	r0, r0
 80025f2:	1808      	adds	r0, r1, r0
 80025f4:	07c7      	lsls	r7, r0, #31
 80025f6:	0852      	lsrs	r2, r2, #1
 80025f8:	4317      	orrs	r7, r2
 80025fa:	0844      	lsrs	r4, r0, #1
 80025fc:	0752      	lsls	r2, r2, #29
 80025fe:	d400      	bmi.n	8002602 <__aeabi_dsub+0x4de>
 8002600:	e185      	b.n	800290e <__aeabi_dsub+0x7ea>
 8002602:	220f      	movs	r2, #15
 8002604:	001d      	movs	r5, r3
 8002606:	403a      	ands	r2, r7
 8002608:	2a04      	cmp	r2, #4
 800260a:	d000      	beq.n	800260e <__aeabi_dsub+0x4ea>
 800260c:	e61a      	b.n	8002244 <__aeabi_dsub+0x120>
 800260e:	08ff      	lsrs	r7, r7, #3
 8002610:	0764      	lsls	r4, r4, #29
 8002612:	4327      	orrs	r7, r4
 8002614:	0905      	lsrs	r5, r0, #4
 8002616:	e7dd      	b.n	80025d4 <__aeabi_dsub+0x4b0>
 8002618:	465b      	mov	r3, fp
 800261a:	08d2      	lsrs	r2, r2, #3
 800261c:	075f      	lsls	r7, r3, #29
 800261e:	4317      	orrs	r7, r2
 8002620:	08dd      	lsrs	r5, r3, #3
 8002622:	e67b      	b.n	800231c <__aeabi_dsub+0x1f8>
 8002624:	2700      	movs	r7, #0
 8002626:	2400      	movs	r4, #0
 8002628:	e710      	b.n	800244c <__aeabi_dsub+0x328>
 800262a:	2b00      	cmp	r3, #0
 800262c:	d000      	beq.n	8002630 <__aeabi_dsub+0x50c>
 800262e:	e0d6      	b.n	80027de <__aeabi_dsub+0x6ba>
 8002630:	2900      	cmp	r1, #0
 8002632:	d000      	beq.n	8002636 <__aeabi_dsub+0x512>
 8002634:	e12f      	b.n	8002896 <__aeabi_dsub+0x772>
 8002636:	2480      	movs	r4, #128	@ 0x80
 8002638:	2600      	movs	r6, #0
 800263a:	4d7e      	ldr	r5, [pc, #504]	@ (8002834 <__aeabi_dsub+0x710>)
 800263c:	0324      	lsls	r4, r4, #12
 800263e:	e705      	b.n	800244c <__aeabi_dsub+0x328>
 8002640:	4666      	mov	r6, ip
 8002642:	465c      	mov	r4, fp
 8002644:	08d0      	lsrs	r0, r2, #3
 8002646:	e717      	b.n	8002478 <__aeabi_dsub+0x354>
 8002648:	465b      	mov	r3, fp
 800264a:	1a17      	subs	r7, r2, r0
 800264c:	42ba      	cmp	r2, r7
 800264e:	4192      	sbcs	r2, r2
 8002650:	1b1c      	subs	r4, r3, r4
 8002652:	2601      	movs	r6, #1
 8002654:	4663      	mov	r3, ip
 8002656:	4252      	negs	r2, r2
 8002658:	1aa4      	subs	r4, r4, r2
 800265a:	401e      	ands	r6, r3
 800265c:	e5c4      	b.n	80021e8 <__aeabi_dsub+0xc4>
 800265e:	1883      	adds	r3, r0, r2
 8002660:	4283      	cmp	r3, r0
 8002662:	4180      	sbcs	r0, r0
 8002664:	445c      	add	r4, fp
 8002666:	4240      	negs	r0, r0
 8002668:	1825      	adds	r5, r4, r0
 800266a:	022a      	lsls	r2, r5, #8
 800266c:	d400      	bmi.n	8002670 <__aeabi_dsub+0x54c>
 800266e:	e0da      	b.n	8002826 <__aeabi_dsub+0x702>
 8002670:	4a72      	ldr	r2, [pc, #456]	@ (800283c <__aeabi_dsub+0x718>)
 8002672:	085b      	lsrs	r3, r3, #1
 8002674:	4015      	ands	r5, r2
 8002676:	07ea      	lsls	r2, r5, #31
 8002678:	431a      	orrs	r2, r3
 800267a:	0869      	lsrs	r1, r5, #1
 800267c:	075b      	lsls	r3, r3, #29
 800267e:	d400      	bmi.n	8002682 <__aeabi_dsub+0x55e>
 8002680:	e14a      	b.n	8002918 <__aeabi_dsub+0x7f4>
 8002682:	230f      	movs	r3, #15
 8002684:	4013      	ands	r3, r2
 8002686:	2b04      	cmp	r3, #4
 8002688:	d100      	bne.n	800268c <__aeabi_dsub+0x568>
 800268a:	e0fc      	b.n	8002886 <__aeabi_dsub+0x762>
 800268c:	1d17      	adds	r7, r2, #4
 800268e:	4297      	cmp	r7, r2
 8002690:	41a4      	sbcs	r4, r4
 8002692:	4264      	negs	r4, r4
 8002694:	2502      	movs	r5, #2
 8002696:	1864      	adds	r4, r4, r1
 8002698:	e6ec      	b.n	8002474 <__aeabi_dsub+0x350>
 800269a:	4647      	mov	r7, r8
 800269c:	001c      	movs	r4, r3
 800269e:	431f      	orrs	r7, r3
 80026a0:	d000      	beq.n	80026a4 <__aeabi_dsub+0x580>
 80026a2:	e743      	b.n	800252c <__aeabi_dsub+0x408>
 80026a4:	2600      	movs	r6, #0
 80026a6:	2500      	movs	r5, #0
 80026a8:	2400      	movs	r4, #0
 80026aa:	e6cf      	b.n	800244c <__aeabi_dsub+0x328>
 80026ac:	08c0      	lsrs	r0, r0, #3
 80026ae:	0767      	lsls	r7, r4, #29
 80026b0:	4307      	orrs	r7, r0
 80026b2:	08e5      	lsrs	r5, r4, #3
 80026b4:	e632      	b.n	800231c <__aeabi_dsub+0x1f8>
 80026b6:	1a87      	subs	r7, r0, r2
 80026b8:	465b      	mov	r3, fp
 80026ba:	42b8      	cmp	r0, r7
 80026bc:	4180      	sbcs	r0, r0
 80026be:	1ae4      	subs	r4, r4, r3
 80026c0:	4240      	negs	r0, r0
 80026c2:	1a24      	subs	r4, r4, r0
 80026c4:	0223      	lsls	r3, r4, #8
 80026c6:	d428      	bmi.n	800271a <__aeabi_dsub+0x5f6>
 80026c8:	0763      	lsls	r3, r4, #29
 80026ca:	08ff      	lsrs	r7, r7, #3
 80026cc:	431f      	orrs	r7, r3
 80026ce:	08e5      	lsrs	r5, r4, #3
 80026d0:	2301      	movs	r3, #1
 80026d2:	e77f      	b.n	80025d4 <__aeabi_dsub+0x4b0>
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d100      	bne.n	80026da <__aeabi_dsub+0x5b6>
 80026d8:	e673      	b.n	80023c2 <__aeabi_dsub+0x29e>
 80026da:	464b      	mov	r3, r9
 80026dc:	1b5f      	subs	r7, r3, r5
 80026de:	003b      	movs	r3, r7
 80026e0:	2d00      	cmp	r5, #0
 80026e2:	d100      	bne.n	80026e6 <__aeabi_dsub+0x5c2>
 80026e4:	e742      	b.n	800256c <__aeabi_dsub+0x448>
 80026e6:	2f38      	cmp	r7, #56	@ 0x38
 80026e8:	dd00      	ble.n	80026ec <__aeabi_dsub+0x5c8>
 80026ea:	e0ec      	b.n	80028c6 <__aeabi_dsub+0x7a2>
 80026ec:	2380      	movs	r3, #128	@ 0x80
 80026ee:	000e      	movs	r6, r1
 80026f0:	041b      	lsls	r3, r3, #16
 80026f2:	431c      	orrs	r4, r3
 80026f4:	2f1f      	cmp	r7, #31
 80026f6:	dc25      	bgt.n	8002744 <__aeabi_dsub+0x620>
 80026f8:	2520      	movs	r5, #32
 80026fa:	0023      	movs	r3, r4
 80026fc:	1bed      	subs	r5, r5, r7
 80026fe:	0001      	movs	r1, r0
 8002700:	40a8      	lsls	r0, r5
 8002702:	40ab      	lsls	r3, r5
 8002704:	40f9      	lsrs	r1, r7
 8002706:	1e45      	subs	r5, r0, #1
 8002708:	41a8      	sbcs	r0, r5
 800270a:	430b      	orrs	r3, r1
 800270c:	40fc      	lsrs	r4, r7
 800270e:	4318      	orrs	r0, r3
 8002710:	465b      	mov	r3, fp
 8002712:	1b1b      	subs	r3, r3, r4
 8002714:	469b      	mov	fp, r3
 8002716:	e739      	b.n	800258c <__aeabi_dsub+0x468>
 8002718:	4666      	mov	r6, ip
 800271a:	2501      	movs	r5, #1
 800271c:	e562      	b.n	80021e4 <__aeabi_dsub+0xc0>
 800271e:	001f      	movs	r7, r3
 8002720:	4659      	mov	r1, fp
 8002722:	3f20      	subs	r7, #32
 8002724:	40f9      	lsrs	r1, r7
 8002726:	468c      	mov	ip, r1
 8002728:	2b20      	cmp	r3, #32
 800272a:	d005      	beq.n	8002738 <__aeabi_dsub+0x614>
 800272c:	2740      	movs	r7, #64	@ 0x40
 800272e:	4659      	mov	r1, fp
 8002730:	1afb      	subs	r3, r7, r3
 8002732:	4099      	lsls	r1, r3
 8002734:	430a      	orrs	r2, r1
 8002736:	4692      	mov	sl, r2
 8002738:	4657      	mov	r7, sl
 800273a:	1e7b      	subs	r3, r7, #1
 800273c:	419f      	sbcs	r7, r3
 800273e:	4663      	mov	r3, ip
 8002740:	431f      	orrs	r7, r3
 8002742:	e5c1      	b.n	80022c8 <__aeabi_dsub+0x1a4>
 8002744:	003b      	movs	r3, r7
 8002746:	0025      	movs	r5, r4
 8002748:	3b20      	subs	r3, #32
 800274a:	40dd      	lsrs	r5, r3
 800274c:	2f20      	cmp	r7, #32
 800274e:	d004      	beq.n	800275a <__aeabi_dsub+0x636>
 8002750:	2340      	movs	r3, #64	@ 0x40
 8002752:	1bdb      	subs	r3, r3, r7
 8002754:	409c      	lsls	r4, r3
 8002756:	4320      	orrs	r0, r4
 8002758:	4680      	mov	r8, r0
 800275a:	4640      	mov	r0, r8
 800275c:	1e43      	subs	r3, r0, #1
 800275e:	4198      	sbcs	r0, r3
 8002760:	4328      	orrs	r0, r5
 8002762:	e713      	b.n	800258c <__aeabi_dsub+0x468>
 8002764:	2900      	cmp	r1, #0
 8002766:	d09d      	beq.n	80026a4 <__aeabi_dsub+0x580>
 8002768:	2601      	movs	r6, #1
 800276a:	4663      	mov	r3, ip
 800276c:	465c      	mov	r4, fp
 800276e:	4690      	mov	r8, r2
 8002770:	401e      	ands	r6, r3
 8002772:	e6db      	b.n	800252c <__aeabi_dsub+0x408>
 8002774:	1a17      	subs	r7, r2, r0
 8002776:	465b      	mov	r3, fp
 8002778:	42ba      	cmp	r2, r7
 800277a:	4192      	sbcs	r2, r2
 800277c:	1b1c      	subs	r4, r3, r4
 800277e:	4252      	negs	r2, r2
 8002780:	1aa4      	subs	r4, r4, r2
 8002782:	0223      	lsls	r3, r4, #8
 8002784:	d4c8      	bmi.n	8002718 <__aeabi_dsub+0x5f4>
 8002786:	0763      	lsls	r3, r4, #29
 8002788:	08ff      	lsrs	r7, r7, #3
 800278a:	431f      	orrs	r7, r3
 800278c:	4666      	mov	r6, ip
 800278e:	2301      	movs	r3, #1
 8002790:	08e5      	lsrs	r5, r4, #3
 8002792:	e71f      	b.n	80025d4 <__aeabi_dsub+0x4b0>
 8002794:	001d      	movs	r5, r3
 8002796:	2400      	movs	r4, #0
 8002798:	2700      	movs	r7, #0
 800279a:	e657      	b.n	800244c <__aeabi_dsub+0x328>
 800279c:	465c      	mov	r4, fp
 800279e:	08d0      	lsrs	r0, r2, #3
 80027a0:	e66a      	b.n	8002478 <__aeabi_dsub+0x354>
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d100      	bne.n	80027a8 <__aeabi_dsub+0x684>
 80027a6:	e737      	b.n	8002618 <__aeabi_dsub+0x4f4>
 80027a8:	4653      	mov	r3, sl
 80027aa:	08c0      	lsrs	r0, r0, #3
 80027ac:	0767      	lsls	r7, r4, #29
 80027ae:	4307      	orrs	r7, r0
 80027b0:	08e5      	lsrs	r5, r4, #3
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d100      	bne.n	80027b8 <__aeabi_dsub+0x694>
 80027b6:	e5b1      	b.n	800231c <__aeabi_dsub+0x1f8>
 80027b8:	2380      	movs	r3, #128	@ 0x80
 80027ba:	031b      	lsls	r3, r3, #12
 80027bc:	421d      	tst	r5, r3
 80027be:	d008      	beq.n	80027d2 <__aeabi_dsub+0x6ae>
 80027c0:	4659      	mov	r1, fp
 80027c2:	08c8      	lsrs	r0, r1, #3
 80027c4:	4218      	tst	r0, r3
 80027c6:	d104      	bne.n	80027d2 <__aeabi_dsub+0x6ae>
 80027c8:	08d2      	lsrs	r2, r2, #3
 80027ca:	0749      	lsls	r1, r1, #29
 80027cc:	430a      	orrs	r2, r1
 80027ce:	0017      	movs	r7, r2
 80027d0:	0005      	movs	r5, r0
 80027d2:	0f7b      	lsrs	r3, r7, #29
 80027d4:	00ff      	lsls	r7, r7, #3
 80027d6:	08ff      	lsrs	r7, r7, #3
 80027d8:	075b      	lsls	r3, r3, #29
 80027da:	431f      	orrs	r7, r3
 80027dc:	e59e      	b.n	800231c <__aeabi_dsub+0x1f8>
 80027de:	08c0      	lsrs	r0, r0, #3
 80027e0:	0763      	lsls	r3, r4, #29
 80027e2:	4318      	orrs	r0, r3
 80027e4:	08e5      	lsrs	r5, r4, #3
 80027e6:	2900      	cmp	r1, #0
 80027e8:	d053      	beq.n	8002892 <__aeabi_dsub+0x76e>
 80027ea:	2380      	movs	r3, #128	@ 0x80
 80027ec:	031b      	lsls	r3, r3, #12
 80027ee:	421d      	tst	r5, r3
 80027f0:	d00a      	beq.n	8002808 <__aeabi_dsub+0x6e4>
 80027f2:	4659      	mov	r1, fp
 80027f4:	08cc      	lsrs	r4, r1, #3
 80027f6:	421c      	tst	r4, r3
 80027f8:	d106      	bne.n	8002808 <__aeabi_dsub+0x6e4>
 80027fa:	2601      	movs	r6, #1
 80027fc:	4663      	mov	r3, ip
 80027fe:	0025      	movs	r5, r4
 8002800:	08d0      	lsrs	r0, r2, #3
 8002802:	0749      	lsls	r1, r1, #29
 8002804:	4308      	orrs	r0, r1
 8002806:	401e      	ands	r6, r3
 8002808:	0f47      	lsrs	r7, r0, #29
 800280a:	00c0      	lsls	r0, r0, #3
 800280c:	08c0      	lsrs	r0, r0, #3
 800280e:	077f      	lsls	r7, r7, #29
 8002810:	4307      	orrs	r7, r0
 8002812:	e583      	b.n	800231c <__aeabi_dsub+0x1f8>
 8002814:	1883      	adds	r3, r0, r2
 8002816:	4293      	cmp	r3, r2
 8002818:	4192      	sbcs	r2, r2
 800281a:	445c      	add	r4, fp
 800281c:	4252      	negs	r2, r2
 800281e:	18a5      	adds	r5, r4, r2
 8002820:	022a      	lsls	r2, r5, #8
 8002822:	d500      	bpl.n	8002826 <__aeabi_dsub+0x702>
 8002824:	e724      	b.n	8002670 <__aeabi_dsub+0x54c>
 8002826:	076f      	lsls	r7, r5, #29
 8002828:	08db      	lsrs	r3, r3, #3
 800282a:	431f      	orrs	r7, r3
 800282c:	08ed      	lsrs	r5, r5, #3
 800282e:	2301      	movs	r3, #1
 8002830:	e6d0      	b.n	80025d4 <__aeabi_dsub+0x4b0>
 8002832:	46c0      	nop			@ (mov r8, r8)
 8002834:	000007ff 	.word	0x000007ff
 8002838:	000007fe 	.word	0x000007fe
 800283c:	ff7fffff 	.word	0xff7fffff
 8002840:	465b      	mov	r3, fp
 8002842:	08d2      	lsrs	r2, r2, #3
 8002844:	075f      	lsls	r7, r3, #29
 8002846:	4666      	mov	r6, ip
 8002848:	4317      	orrs	r7, r2
 800284a:	08dd      	lsrs	r5, r3, #3
 800284c:	e566      	b.n	800231c <__aeabi_dsub+0x1f8>
 800284e:	0025      	movs	r5, r4
 8002850:	3b20      	subs	r3, #32
 8002852:	40dd      	lsrs	r5, r3
 8002854:	4663      	mov	r3, ip
 8002856:	2b20      	cmp	r3, #32
 8002858:	d005      	beq.n	8002866 <__aeabi_dsub+0x742>
 800285a:	2340      	movs	r3, #64	@ 0x40
 800285c:	4661      	mov	r1, ip
 800285e:	1a5b      	subs	r3, r3, r1
 8002860:	409c      	lsls	r4, r3
 8002862:	4320      	orrs	r0, r4
 8002864:	4680      	mov	r8, r0
 8002866:	4647      	mov	r7, r8
 8002868:	1e7b      	subs	r3, r7, #1
 800286a:	419f      	sbcs	r7, r3
 800286c:	432f      	orrs	r7, r5
 800286e:	e5a0      	b.n	80023b2 <__aeabi_dsub+0x28e>
 8002870:	2120      	movs	r1, #32
 8002872:	2700      	movs	r7, #0
 8002874:	1a09      	subs	r1, r1, r0
 8002876:	e4d2      	b.n	800221e <__aeabi_dsub+0xfa>
 8002878:	2f00      	cmp	r7, #0
 800287a:	d100      	bne.n	800287e <__aeabi_dsub+0x75a>
 800287c:	e713      	b.n	80026a6 <__aeabi_dsub+0x582>
 800287e:	465c      	mov	r4, fp
 8002880:	0017      	movs	r7, r2
 8002882:	2500      	movs	r5, #0
 8002884:	e5f6      	b.n	8002474 <__aeabi_dsub+0x350>
 8002886:	08d7      	lsrs	r7, r2, #3
 8002888:	0749      	lsls	r1, r1, #29
 800288a:	2302      	movs	r3, #2
 800288c:	430f      	orrs	r7, r1
 800288e:	092d      	lsrs	r5, r5, #4
 8002890:	e6a0      	b.n	80025d4 <__aeabi_dsub+0x4b0>
 8002892:	0007      	movs	r7, r0
 8002894:	e542      	b.n	800231c <__aeabi_dsub+0x1f8>
 8002896:	465b      	mov	r3, fp
 8002898:	2601      	movs	r6, #1
 800289a:	075f      	lsls	r7, r3, #29
 800289c:	08dd      	lsrs	r5, r3, #3
 800289e:	4663      	mov	r3, ip
 80028a0:	08d2      	lsrs	r2, r2, #3
 80028a2:	4317      	orrs	r7, r2
 80028a4:	401e      	ands	r6, r3
 80028a6:	e539      	b.n	800231c <__aeabi_dsub+0x1f8>
 80028a8:	465b      	mov	r3, fp
 80028aa:	08d2      	lsrs	r2, r2, #3
 80028ac:	075f      	lsls	r7, r3, #29
 80028ae:	4317      	orrs	r7, r2
 80028b0:	08dd      	lsrs	r5, r3, #3
 80028b2:	e533      	b.n	800231c <__aeabi_dsub+0x1f8>
 80028b4:	4a1e      	ldr	r2, [pc, #120]	@ (8002930 <__aeabi_dsub+0x80c>)
 80028b6:	08db      	lsrs	r3, r3, #3
 80028b8:	4022      	ands	r2, r4
 80028ba:	0757      	lsls	r7, r2, #29
 80028bc:	0252      	lsls	r2, r2, #9
 80028be:	2501      	movs	r5, #1
 80028c0:	431f      	orrs	r7, r3
 80028c2:	0b14      	lsrs	r4, r2, #12
 80028c4:	e5c2      	b.n	800244c <__aeabi_dsub+0x328>
 80028c6:	000e      	movs	r6, r1
 80028c8:	2001      	movs	r0, #1
 80028ca:	e65f      	b.n	800258c <__aeabi_dsub+0x468>
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d00d      	beq.n	80028ec <__aeabi_dsub+0x7c8>
 80028d0:	464b      	mov	r3, r9
 80028d2:	1b5b      	subs	r3, r3, r5
 80028d4:	469c      	mov	ip, r3
 80028d6:	2d00      	cmp	r5, #0
 80028d8:	d100      	bne.n	80028dc <__aeabi_dsub+0x7b8>
 80028da:	e548      	b.n	800236e <__aeabi_dsub+0x24a>
 80028dc:	2701      	movs	r7, #1
 80028de:	2b38      	cmp	r3, #56	@ 0x38
 80028e0:	dd00      	ble.n	80028e4 <__aeabi_dsub+0x7c0>
 80028e2:	e566      	b.n	80023b2 <__aeabi_dsub+0x28e>
 80028e4:	2380      	movs	r3, #128	@ 0x80
 80028e6:	041b      	lsls	r3, r3, #16
 80028e8:	431c      	orrs	r4, r3
 80028ea:	e550      	b.n	800238e <__aeabi_dsub+0x26a>
 80028ec:	1c6b      	adds	r3, r5, #1
 80028ee:	4d11      	ldr	r5, [pc, #68]	@ (8002934 <__aeabi_dsub+0x810>)
 80028f0:	422b      	tst	r3, r5
 80028f2:	d000      	beq.n	80028f6 <__aeabi_dsub+0x7d2>
 80028f4:	e673      	b.n	80025de <__aeabi_dsub+0x4ba>
 80028f6:	4659      	mov	r1, fp
 80028f8:	0023      	movs	r3, r4
 80028fa:	4311      	orrs	r1, r2
 80028fc:	468a      	mov	sl, r1
 80028fe:	4303      	orrs	r3, r0
 8002900:	e600      	b.n	8002504 <__aeabi_dsub+0x3e0>
 8002902:	0767      	lsls	r7, r4, #29
 8002904:	08c0      	lsrs	r0, r0, #3
 8002906:	2300      	movs	r3, #0
 8002908:	4307      	orrs	r7, r0
 800290a:	08e5      	lsrs	r5, r4, #3
 800290c:	e662      	b.n	80025d4 <__aeabi_dsub+0x4b0>
 800290e:	0764      	lsls	r4, r4, #29
 8002910:	08ff      	lsrs	r7, r7, #3
 8002912:	4327      	orrs	r7, r4
 8002914:	0905      	lsrs	r5, r0, #4
 8002916:	e65d      	b.n	80025d4 <__aeabi_dsub+0x4b0>
 8002918:	08d2      	lsrs	r2, r2, #3
 800291a:	0749      	lsls	r1, r1, #29
 800291c:	4311      	orrs	r1, r2
 800291e:	000f      	movs	r7, r1
 8002920:	2302      	movs	r3, #2
 8002922:	092d      	lsrs	r5, r5, #4
 8002924:	e656      	b.n	80025d4 <__aeabi_dsub+0x4b0>
 8002926:	0007      	movs	r7, r0
 8002928:	e5a4      	b.n	8002474 <__aeabi_dsub+0x350>
 800292a:	0038      	movs	r0, r7
 800292c:	e48f      	b.n	800224e <__aeabi_dsub+0x12a>
 800292e:	46c0      	nop			@ (mov r8, r8)
 8002930:	ff7fffff 	.word	0xff7fffff
 8002934:	000007fe 	.word	0x000007fe

08002938 <__aeabi_d2iz>:
 8002938:	000b      	movs	r3, r1
 800293a:	0002      	movs	r2, r0
 800293c:	b570      	push	{r4, r5, r6, lr}
 800293e:	4d16      	ldr	r5, [pc, #88]	@ (8002998 <__aeabi_d2iz+0x60>)
 8002940:	030c      	lsls	r4, r1, #12
 8002942:	b082      	sub	sp, #8
 8002944:	0049      	lsls	r1, r1, #1
 8002946:	2000      	movs	r0, #0
 8002948:	9200      	str	r2, [sp, #0]
 800294a:	9301      	str	r3, [sp, #4]
 800294c:	0b24      	lsrs	r4, r4, #12
 800294e:	0d49      	lsrs	r1, r1, #21
 8002950:	0fde      	lsrs	r6, r3, #31
 8002952:	42a9      	cmp	r1, r5
 8002954:	dd04      	ble.n	8002960 <__aeabi_d2iz+0x28>
 8002956:	4811      	ldr	r0, [pc, #68]	@ (800299c <__aeabi_d2iz+0x64>)
 8002958:	4281      	cmp	r1, r0
 800295a:	dd03      	ble.n	8002964 <__aeabi_d2iz+0x2c>
 800295c:	4b10      	ldr	r3, [pc, #64]	@ (80029a0 <__aeabi_d2iz+0x68>)
 800295e:	18f0      	adds	r0, r6, r3
 8002960:	b002      	add	sp, #8
 8002962:	bd70      	pop	{r4, r5, r6, pc}
 8002964:	2080      	movs	r0, #128	@ 0x80
 8002966:	0340      	lsls	r0, r0, #13
 8002968:	4320      	orrs	r0, r4
 800296a:	4c0e      	ldr	r4, [pc, #56]	@ (80029a4 <__aeabi_d2iz+0x6c>)
 800296c:	1a64      	subs	r4, r4, r1
 800296e:	2c1f      	cmp	r4, #31
 8002970:	dd08      	ble.n	8002984 <__aeabi_d2iz+0x4c>
 8002972:	4b0d      	ldr	r3, [pc, #52]	@ (80029a8 <__aeabi_d2iz+0x70>)
 8002974:	1a5b      	subs	r3, r3, r1
 8002976:	40d8      	lsrs	r0, r3
 8002978:	0003      	movs	r3, r0
 800297a:	4258      	negs	r0, r3
 800297c:	2e00      	cmp	r6, #0
 800297e:	d1ef      	bne.n	8002960 <__aeabi_d2iz+0x28>
 8002980:	0018      	movs	r0, r3
 8002982:	e7ed      	b.n	8002960 <__aeabi_d2iz+0x28>
 8002984:	4b09      	ldr	r3, [pc, #36]	@ (80029ac <__aeabi_d2iz+0x74>)
 8002986:	9a00      	ldr	r2, [sp, #0]
 8002988:	469c      	mov	ip, r3
 800298a:	0003      	movs	r3, r0
 800298c:	4461      	add	r1, ip
 800298e:	408b      	lsls	r3, r1
 8002990:	40e2      	lsrs	r2, r4
 8002992:	4313      	orrs	r3, r2
 8002994:	e7f1      	b.n	800297a <__aeabi_d2iz+0x42>
 8002996:	46c0      	nop			@ (mov r8, r8)
 8002998:	000003fe 	.word	0x000003fe
 800299c:	0000041d 	.word	0x0000041d
 80029a0:	7fffffff 	.word	0x7fffffff
 80029a4:	00000433 	.word	0x00000433
 80029a8:	00000413 	.word	0x00000413
 80029ac:	fffffbed 	.word	0xfffffbed

080029b0 <__aeabi_i2d>:
 80029b0:	b570      	push	{r4, r5, r6, lr}
 80029b2:	2800      	cmp	r0, #0
 80029b4:	d016      	beq.n	80029e4 <__aeabi_i2d+0x34>
 80029b6:	17c3      	asrs	r3, r0, #31
 80029b8:	18c5      	adds	r5, r0, r3
 80029ba:	405d      	eors	r5, r3
 80029bc:	0fc4      	lsrs	r4, r0, #31
 80029be:	0028      	movs	r0, r5
 80029c0:	f000 f92c 	bl	8002c1c <__clzsi2>
 80029c4:	4b10      	ldr	r3, [pc, #64]	@ (8002a08 <__aeabi_i2d+0x58>)
 80029c6:	1a1b      	subs	r3, r3, r0
 80029c8:	055b      	lsls	r3, r3, #21
 80029ca:	0d5b      	lsrs	r3, r3, #21
 80029cc:	280a      	cmp	r0, #10
 80029ce:	dc14      	bgt.n	80029fa <__aeabi_i2d+0x4a>
 80029d0:	0002      	movs	r2, r0
 80029d2:	002e      	movs	r6, r5
 80029d4:	3215      	adds	r2, #21
 80029d6:	4096      	lsls	r6, r2
 80029d8:	220b      	movs	r2, #11
 80029da:	1a12      	subs	r2, r2, r0
 80029dc:	40d5      	lsrs	r5, r2
 80029de:	032d      	lsls	r5, r5, #12
 80029e0:	0b2d      	lsrs	r5, r5, #12
 80029e2:	e003      	b.n	80029ec <__aeabi_i2d+0x3c>
 80029e4:	2400      	movs	r4, #0
 80029e6:	2300      	movs	r3, #0
 80029e8:	2500      	movs	r5, #0
 80029ea:	2600      	movs	r6, #0
 80029ec:	051b      	lsls	r3, r3, #20
 80029ee:	432b      	orrs	r3, r5
 80029f0:	07e4      	lsls	r4, r4, #31
 80029f2:	4323      	orrs	r3, r4
 80029f4:	0030      	movs	r0, r6
 80029f6:	0019      	movs	r1, r3
 80029f8:	bd70      	pop	{r4, r5, r6, pc}
 80029fa:	380b      	subs	r0, #11
 80029fc:	4085      	lsls	r5, r0
 80029fe:	032d      	lsls	r5, r5, #12
 8002a00:	2600      	movs	r6, #0
 8002a02:	0b2d      	lsrs	r5, r5, #12
 8002a04:	e7f2      	b.n	80029ec <__aeabi_i2d+0x3c>
 8002a06:	46c0      	nop			@ (mov r8, r8)
 8002a08:	0000041e 	.word	0x0000041e

08002a0c <__aeabi_f2d>:
 8002a0c:	b570      	push	{r4, r5, r6, lr}
 8002a0e:	0242      	lsls	r2, r0, #9
 8002a10:	0043      	lsls	r3, r0, #1
 8002a12:	0fc4      	lsrs	r4, r0, #31
 8002a14:	20fe      	movs	r0, #254	@ 0xfe
 8002a16:	0e1b      	lsrs	r3, r3, #24
 8002a18:	1c59      	adds	r1, r3, #1
 8002a1a:	0a55      	lsrs	r5, r2, #9
 8002a1c:	4208      	tst	r0, r1
 8002a1e:	d00c      	beq.n	8002a3a <__aeabi_f2d+0x2e>
 8002a20:	21e0      	movs	r1, #224	@ 0xe0
 8002a22:	0089      	lsls	r1, r1, #2
 8002a24:	468c      	mov	ip, r1
 8002a26:	076d      	lsls	r5, r5, #29
 8002a28:	0b12      	lsrs	r2, r2, #12
 8002a2a:	4463      	add	r3, ip
 8002a2c:	051b      	lsls	r3, r3, #20
 8002a2e:	4313      	orrs	r3, r2
 8002a30:	07e4      	lsls	r4, r4, #31
 8002a32:	4323      	orrs	r3, r4
 8002a34:	0028      	movs	r0, r5
 8002a36:	0019      	movs	r1, r3
 8002a38:	bd70      	pop	{r4, r5, r6, pc}
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d114      	bne.n	8002a68 <__aeabi_f2d+0x5c>
 8002a3e:	2d00      	cmp	r5, #0
 8002a40:	d01b      	beq.n	8002a7a <__aeabi_f2d+0x6e>
 8002a42:	0028      	movs	r0, r5
 8002a44:	f000 f8ea 	bl	8002c1c <__clzsi2>
 8002a48:	280a      	cmp	r0, #10
 8002a4a:	dc1c      	bgt.n	8002a86 <__aeabi_f2d+0x7a>
 8002a4c:	230b      	movs	r3, #11
 8002a4e:	002a      	movs	r2, r5
 8002a50:	1a1b      	subs	r3, r3, r0
 8002a52:	40da      	lsrs	r2, r3
 8002a54:	0003      	movs	r3, r0
 8002a56:	3315      	adds	r3, #21
 8002a58:	409d      	lsls	r5, r3
 8002a5a:	4b0e      	ldr	r3, [pc, #56]	@ (8002a94 <__aeabi_f2d+0x88>)
 8002a5c:	0312      	lsls	r2, r2, #12
 8002a5e:	1a1b      	subs	r3, r3, r0
 8002a60:	055b      	lsls	r3, r3, #21
 8002a62:	0b12      	lsrs	r2, r2, #12
 8002a64:	0d5b      	lsrs	r3, r3, #21
 8002a66:	e7e1      	b.n	8002a2c <__aeabi_f2d+0x20>
 8002a68:	2d00      	cmp	r5, #0
 8002a6a:	d009      	beq.n	8002a80 <__aeabi_f2d+0x74>
 8002a6c:	0b13      	lsrs	r3, r2, #12
 8002a6e:	2280      	movs	r2, #128	@ 0x80
 8002a70:	0312      	lsls	r2, r2, #12
 8002a72:	431a      	orrs	r2, r3
 8002a74:	076d      	lsls	r5, r5, #29
 8002a76:	4b08      	ldr	r3, [pc, #32]	@ (8002a98 <__aeabi_f2d+0x8c>)
 8002a78:	e7d8      	b.n	8002a2c <__aeabi_f2d+0x20>
 8002a7a:	2300      	movs	r3, #0
 8002a7c:	2200      	movs	r2, #0
 8002a7e:	e7d5      	b.n	8002a2c <__aeabi_f2d+0x20>
 8002a80:	2200      	movs	r2, #0
 8002a82:	4b05      	ldr	r3, [pc, #20]	@ (8002a98 <__aeabi_f2d+0x8c>)
 8002a84:	e7d2      	b.n	8002a2c <__aeabi_f2d+0x20>
 8002a86:	0003      	movs	r3, r0
 8002a88:	002a      	movs	r2, r5
 8002a8a:	3b0b      	subs	r3, #11
 8002a8c:	409a      	lsls	r2, r3
 8002a8e:	2500      	movs	r5, #0
 8002a90:	e7e3      	b.n	8002a5a <__aeabi_f2d+0x4e>
 8002a92:	46c0      	nop			@ (mov r8, r8)
 8002a94:	00000389 	.word	0x00000389
 8002a98:	000007ff 	.word	0x000007ff

08002a9c <__aeabi_d2f>:
 8002a9c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002a9e:	004b      	lsls	r3, r1, #1
 8002aa0:	030f      	lsls	r7, r1, #12
 8002aa2:	0d5b      	lsrs	r3, r3, #21
 8002aa4:	4c3a      	ldr	r4, [pc, #232]	@ (8002b90 <__aeabi_d2f+0xf4>)
 8002aa6:	0f45      	lsrs	r5, r0, #29
 8002aa8:	b083      	sub	sp, #12
 8002aaa:	0a7f      	lsrs	r7, r7, #9
 8002aac:	1c5e      	adds	r6, r3, #1
 8002aae:	432f      	orrs	r7, r5
 8002ab0:	9000      	str	r0, [sp, #0]
 8002ab2:	9101      	str	r1, [sp, #4]
 8002ab4:	0fca      	lsrs	r2, r1, #31
 8002ab6:	00c5      	lsls	r5, r0, #3
 8002ab8:	4226      	tst	r6, r4
 8002aba:	d00b      	beq.n	8002ad4 <__aeabi_d2f+0x38>
 8002abc:	4935      	ldr	r1, [pc, #212]	@ (8002b94 <__aeabi_d2f+0xf8>)
 8002abe:	185c      	adds	r4, r3, r1
 8002ac0:	2cfe      	cmp	r4, #254	@ 0xfe
 8002ac2:	dd13      	ble.n	8002aec <__aeabi_d2f+0x50>
 8002ac4:	20ff      	movs	r0, #255	@ 0xff
 8002ac6:	2300      	movs	r3, #0
 8002ac8:	05c0      	lsls	r0, r0, #23
 8002aca:	4318      	orrs	r0, r3
 8002acc:	07d2      	lsls	r2, r2, #31
 8002ace:	4310      	orrs	r0, r2
 8002ad0:	b003      	add	sp, #12
 8002ad2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002ad4:	433d      	orrs	r5, r7
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d101      	bne.n	8002ade <__aeabi_d2f+0x42>
 8002ada:	2000      	movs	r0, #0
 8002adc:	e7f4      	b.n	8002ac8 <__aeabi_d2f+0x2c>
 8002ade:	2d00      	cmp	r5, #0
 8002ae0:	d0f0      	beq.n	8002ac4 <__aeabi_d2f+0x28>
 8002ae2:	2380      	movs	r3, #128	@ 0x80
 8002ae4:	03db      	lsls	r3, r3, #15
 8002ae6:	20ff      	movs	r0, #255	@ 0xff
 8002ae8:	433b      	orrs	r3, r7
 8002aea:	e7ed      	b.n	8002ac8 <__aeabi_d2f+0x2c>
 8002aec:	2c00      	cmp	r4, #0
 8002aee:	dd0c      	ble.n	8002b0a <__aeabi_d2f+0x6e>
 8002af0:	9b00      	ldr	r3, [sp, #0]
 8002af2:	00ff      	lsls	r7, r7, #3
 8002af4:	019b      	lsls	r3, r3, #6
 8002af6:	1e58      	subs	r0, r3, #1
 8002af8:	4183      	sbcs	r3, r0
 8002afa:	0f69      	lsrs	r1, r5, #29
 8002afc:	433b      	orrs	r3, r7
 8002afe:	430b      	orrs	r3, r1
 8002b00:	0759      	lsls	r1, r3, #29
 8002b02:	d127      	bne.n	8002b54 <__aeabi_d2f+0xb8>
 8002b04:	08db      	lsrs	r3, r3, #3
 8002b06:	b2e0      	uxtb	r0, r4
 8002b08:	e7de      	b.n	8002ac8 <__aeabi_d2f+0x2c>
 8002b0a:	0021      	movs	r1, r4
 8002b0c:	3117      	adds	r1, #23
 8002b0e:	db31      	blt.n	8002b74 <__aeabi_d2f+0xd8>
 8002b10:	2180      	movs	r1, #128	@ 0x80
 8002b12:	201e      	movs	r0, #30
 8002b14:	0409      	lsls	r1, r1, #16
 8002b16:	4339      	orrs	r1, r7
 8002b18:	1b00      	subs	r0, r0, r4
 8002b1a:	281f      	cmp	r0, #31
 8002b1c:	dd2d      	ble.n	8002b7a <__aeabi_d2f+0xde>
 8002b1e:	2602      	movs	r6, #2
 8002b20:	4276      	negs	r6, r6
 8002b22:	1b34      	subs	r4, r6, r4
 8002b24:	000e      	movs	r6, r1
 8002b26:	40e6      	lsrs	r6, r4
 8002b28:	0034      	movs	r4, r6
 8002b2a:	2820      	cmp	r0, #32
 8002b2c:	d004      	beq.n	8002b38 <__aeabi_d2f+0x9c>
 8002b2e:	481a      	ldr	r0, [pc, #104]	@ (8002b98 <__aeabi_d2f+0xfc>)
 8002b30:	4684      	mov	ip, r0
 8002b32:	4463      	add	r3, ip
 8002b34:	4099      	lsls	r1, r3
 8002b36:	430d      	orrs	r5, r1
 8002b38:	002b      	movs	r3, r5
 8002b3a:	1e59      	subs	r1, r3, #1
 8002b3c:	418b      	sbcs	r3, r1
 8002b3e:	4323      	orrs	r3, r4
 8002b40:	0759      	lsls	r1, r3, #29
 8002b42:	d003      	beq.n	8002b4c <__aeabi_d2f+0xb0>
 8002b44:	210f      	movs	r1, #15
 8002b46:	4019      	ands	r1, r3
 8002b48:	2904      	cmp	r1, #4
 8002b4a:	d10b      	bne.n	8002b64 <__aeabi_d2f+0xc8>
 8002b4c:	019b      	lsls	r3, r3, #6
 8002b4e:	2000      	movs	r0, #0
 8002b50:	0a5b      	lsrs	r3, r3, #9
 8002b52:	e7b9      	b.n	8002ac8 <__aeabi_d2f+0x2c>
 8002b54:	210f      	movs	r1, #15
 8002b56:	4019      	ands	r1, r3
 8002b58:	2904      	cmp	r1, #4
 8002b5a:	d104      	bne.n	8002b66 <__aeabi_d2f+0xca>
 8002b5c:	019b      	lsls	r3, r3, #6
 8002b5e:	0a5b      	lsrs	r3, r3, #9
 8002b60:	b2e0      	uxtb	r0, r4
 8002b62:	e7b1      	b.n	8002ac8 <__aeabi_d2f+0x2c>
 8002b64:	2400      	movs	r4, #0
 8002b66:	3304      	adds	r3, #4
 8002b68:	0159      	lsls	r1, r3, #5
 8002b6a:	d5f7      	bpl.n	8002b5c <__aeabi_d2f+0xc0>
 8002b6c:	3401      	adds	r4, #1
 8002b6e:	2300      	movs	r3, #0
 8002b70:	b2e0      	uxtb	r0, r4
 8002b72:	e7a9      	b.n	8002ac8 <__aeabi_d2f+0x2c>
 8002b74:	2000      	movs	r0, #0
 8002b76:	2300      	movs	r3, #0
 8002b78:	e7a6      	b.n	8002ac8 <__aeabi_d2f+0x2c>
 8002b7a:	4c08      	ldr	r4, [pc, #32]	@ (8002b9c <__aeabi_d2f+0x100>)
 8002b7c:	191c      	adds	r4, r3, r4
 8002b7e:	002b      	movs	r3, r5
 8002b80:	40a5      	lsls	r5, r4
 8002b82:	40c3      	lsrs	r3, r0
 8002b84:	40a1      	lsls	r1, r4
 8002b86:	1e68      	subs	r0, r5, #1
 8002b88:	4185      	sbcs	r5, r0
 8002b8a:	4329      	orrs	r1, r5
 8002b8c:	430b      	orrs	r3, r1
 8002b8e:	e7d7      	b.n	8002b40 <__aeabi_d2f+0xa4>
 8002b90:	000007fe 	.word	0x000007fe
 8002b94:	fffffc80 	.word	0xfffffc80
 8002b98:	fffffca2 	.word	0xfffffca2
 8002b9c:	fffffc82 	.word	0xfffffc82

08002ba0 <__aeabi_cdrcmple>:
 8002ba0:	4684      	mov	ip, r0
 8002ba2:	0010      	movs	r0, r2
 8002ba4:	4662      	mov	r2, ip
 8002ba6:	468c      	mov	ip, r1
 8002ba8:	0019      	movs	r1, r3
 8002baa:	4663      	mov	r3, ip
 8002bac:	e000      	b.n	8002bb0 <__aeabi_cdcmpeq>
 8002bae:	46c0      	nop			@ (mov r8, r8)

08002bb0 <__aeabi_cdcmpeq>:
 8002bb0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8002bb2:	f000 f905 	bl	8002dc0 <__ledf2>
 8002bb6:	2800      	cmp	r0, #0
 8002bb8:	d401      	bmi.n	8002bbe <__aeabi_cdcmpeq+0xe>
 8002bba:	2100      	movs	r1, #0
 8002bbc:	42c8      	cmn	r0, r1
 8002bbe:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08002bc0 <__aeabi_dcmpeq>:
 8002bc0:	b510      	push	{r4, lr}
 8002bc2:	f000 f849 	bl	8002c58 <__eqdf2>
 8002bc6:	4240      	negs	r0, r0
 8002bc8:	3001      	adds	r0, #1
 8002bca:	bd10      	pop	{r4, pc}

08002bcc <__aeabi_dcmplt>:
 8002bcc:	b510      	push	{r4, lr}
 8002bce:	f000 f8f7 	bl	8002dc0 <__ledf2>
 8002bd2:	2800      	cmp	r0, #0
 8002bd4:	db01      	blt.n	8002bda <__aeabi_dcmplt+0xe>
 8002bd6:	2000      	movs	r0, #0
 8002bd8:	bd10      	pop	{r4, pc}
 8002bda:	2001      	movs	r0, #1
 8002bdc:	bd10      	pop	{r4, pc}
 8002bde:	46c0      	nop			@ (mov r8, r8)

08002be0 <__aeabi_dcmple>:
 8002be0:	b510      	push	{r4, lr}
 8002be2:	f000 f8ed 	bl	8002dc0 <__ledf2>
 8002be6:	2800      	cmp	r0, #0
 8002be8:	dd01      	ble.n	8002bee <__aeabi_dcmple+0xe>
 8002bea:	2000      	movs	r0, #0
 8002bec:	bd10      	pop	{r4, pc}
 8002bee:	2001      	movs	r0, #1
 8002bf0:	bd10      	pop	{r4, pc}
 8002bf2:	46c0      	nop			@ (mov r8, r8)

08002bf4 <__aeabi_dcmpgt>:
 8002bf4:	b510      	push	{r4, lr}
 8002bf6:	f000 f873 	bl	8002ce0 <__gedf2>
 8002bfa:	2800      	cmp	r0, #0
 8002bfc:	dc01      	bgt.n	8002c02 <__aeabi_dcmpgt+0xe>
 8002bfe:	2000      	movs	r0, #0
 8002c00:	bd10      	pop	{r4, pc}
 8002c02:	2001      	movs	r0, #1
 8002c04:	bd10      	pop	{r4, pc}
 8002c06:	46c0      	nop			@ (mov r8, r8)

08002c08 <__aeabi_dcmpge>:
 8002c08:	b510      	push	{r4, lr}
 8002c0a:	f000 f869 	bl	8002ce0 <__gedf2>
 8002c0e:	2800      	cmp	r0, #0
 8002c10:	da01      	bge.n	8002c16 <__aeabi_dcmpge+0xe>
 8002c12:	2000      	movs	r0, #0
 8002c14:	bd10      	pop	{r4, pc}
 8002c16:	2001      	movs	r0, #1
 8002c18:	bd10      	pop	{r4, pc}
 8002c1a:	46c0      	nop			@ (mov r8, r8)

08002c1c <__clzsi2>:
 8002c1c:	211c      	movs	r1, #28
 8002c1e:	2301      	movs	r3, #1
 8002c20:	041b      	lsls	r3, r3, #16
 8002c22:	4298      	cmp	r0, r3
 8002c24:	d301      	bcc.n	8002c2a <__clzsi2+0xe>
 8002c26:	0c00      	lsrs	r0, r0, #16
 8002c28:	3910      	subs	r1, #16
 8002c2a:	0a1b      	lsrs	r3, r3, #8
 8002c2c:	4298      	cmp	r0, r3
 8002c2e:	d301      	bcc.n	8002c34 <__clzsi2+0x18>
 8002c30:	0a00      	lsrs	r0, r0, #8
 8002c32:	3908      	subs	r1, #8
 8002c34:	091b      	lsrs	r3, r3, #4
 8002c36:	4298      	cmp	r0, r3
 8002c38:	d301      	bcc.n	8002c3e <__clzsi2+0x22>
 8002c3a:	0900      	lsrs	r0, r0, #4
 8002c3c:	3904      	subs	r1, #4
 8002c3e:	a202      	add	r2, pc, #8	@ (adr r2, 8002c48 <__clzsi2+0x2c>)
 8002c40:	5c10      	ldrb	r0, [r2, r0]
 8002c42:	1840      	adds	r0, r0, r1
 8002c44:	4770      	bx	lr
 8002c46:	46c0      	nop			@ (mov r8, r8)
 8002c48:	02020304 	.word	0x02020304
 8002c4c:	01010101 	.word	0x01010101
	...

08002c58 <__eqdf2>:
 8002c58:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002c5a:	4657      	mov	r7, sl
 8002c5c:	46de      	mov	lr, fp
 8002c5e:	464e      	mov	r6, r9
 8002c60:	4645      	mov	r5, r8
 8002c62:	b5e0      	push	{r5, r6, r7, lr}
 8002c64:	000d      	movs	r5, r1
 8002c66:	0004      	movs	r4, r0
 8002c68:	0fe8      	lsrs	r0, r5, #31
 8002c6a:	4683      	mov	fp, r0
 8002c6c:	0309      	lsls	r1, r1, #12
 8002c6e:	0fd8      	lsrs	r0, r3, #31
 8002c70:	0b09      	lsrs	r1, r1, #12
 8002c72:	4682      	mov	sl, r0
 8002c74:	4819      	ldr	r0, [pc, #100]	@ (8002cdc <__eqdf2+0x84>)
 8002c76:	468c      	mov	ip, r1
 8002c78:	031f      	lsls	r7, r3, #12
 8002c7a:	0069      	lsls	r1, r5, #1
 8002c7c:	005e      	lsls	r6, r3, #1
 8002c7e:	0d49      	lsrs	r1, r1, #21
 8002c80:	0b3f      	lsrs	r7, r7, #12
 8002c82:	0d76      	lsrs	r6, r6, #21
 8002c84:	4281      	cmp	r1, r0
 8002c86:	d018      	beq.n	8002cba <__eqdf2+0x62>
 8002c88:	4286      	cmp	r6, r0
 8002c8a:	d00f      	beq.n	8002cac <__eqdf2+0x54>
 8002c8c:	2001      	movs	r0, #1
 8002c8e:	42b1      	cmp	r1, r6
 8002c90:	d10d      	bne.n	8002cae <__eqdf2+0x56>
 8002c92:	45bc      	cmp	ip, r7
 8002c94:	d10b      	bne.n	8002cae <__eqdf2+0x56>
 8002c96:	4294      	cmp	r4, r2
 8002c98:	d109      	bne.n	8002cae <__eqdf2+0x56>
 8002c9a:	45d3      	cmp	fp, sl
 8002c9c:	d01c      	beq.n	8002cd8 <__eqdf2+0x80>
 8002c9e:	2900      	cmp	r1, #0
 8002ca0:	d105      	bne.n	8002cae <__eqdf2+0x56>
 8002ca2:	4660      	mov	r0, ip
 8002ca4:	4320      	orrs	r0, r4
 8002ca6:	1e43      	subs	r3, r0, #1
 8002ca8:	4198      	sbcs	r0, r3
 8002caa:	e000      	b.n	8002cae <__eqdf2+0x56>
 8002cac:	2001      	movs	r0, #1
 8002cae:	bcf0      	pop	{r4, r5, r6, r7}
 8002cb0:	46bb      	mov	fp, r7
 8002cb2:	46b2      	mov	sl, r6
 8002cb4:	46a9      	mov	r9, r5
 8002cb6:	46a0      	mov	r8, r4
 8002cb8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002cba:	2001      	movs	r0, #1
 8002cbc:	428e      	cmp	r6, r1
 8002cbe:	d1f6      	bne.n	8002cae <__eqdf2+0x56>
 8002cc0:	4661      	mov	r1, ip
 8002cc2:	4339      	orrs	r1, r7
 8002cc4:	000f      	movs	r7, r1
 8002cc6:	4317      	orrs	r7, r2
 8002cc8:	4327      	orrs	r7, r4
 8002cca:	d1f0      	bne.n	8002cae <__eqdf2+0x56>
 8002ccc:	465b      	mov	r3, fp
 8002cce:	4652      	mov	r2, sl
 8002cd0:	1a98      	subs	r0, r3, r2
 8002cd2:	1e43      	subs	r3, r0, #1
 8002cd4:	4198      	sbcs	r0, r3
 8002cd6:	e7ea      	b.n	8002cae <__eqdf2+0x56>
 8002cd8:	2000      	movs	r0, #0
 8002cda:	e7e8      	b.n	8002cae <__eqdf2+0x56>
 8002cdc:	000007ff 	.word	0x000007ff

08002ce0 <__gedf2>:
 8002ce0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002ce2:	4657      	mov	r7, sl
 8002ce4:	464e      	mov	r6, r9
 8002ce6:	4645      	mov	r5, r8
 8002ce8:	46de      	mov	lr, fp
 8002cea:	b5e0      	push	{r5, r6, r7, lr}
 8002cec:	000d      	movs	r5, r1
 8002cee:	030e      	lsls	r6, r1, #12
 8002cf0:	0049      	lsls	r1, r1, #1
 8002cf2:	0d49      	lsrs	r1, r1, #21
 8002cf4:	468a      	mov	sl, r1
 8002cf6:	0fdf      	lsrs	r7, r3, #31
 8002cf8:	0fe9      	lsrs	r1, r5, #31
 8002cfa:	46bc      	mov	ip, r7
 8002cfc:	b083      	sub	sp, #12
 8002cfe:	4f2f      	ldr	r7, [pc, #188]	@ (8002dbc <__gedf2+0xdc>)
 8002d00:	0004      	movs	r4, r0
 8002d02:	4680      	mov	r8, r0
 8002d04:	9101      	str	r1, [sp, #4]
 8002d06:	0058      	lsls	r0, r3, #1
 8002d08:	0319      	lsls	r1, r3, #12
 8002d0a:	4691      	mov	r9, r2
 8002d0c:	0b36      	lsrs	r6, r6, #12
 8002d0e:	0b09      	lsrs	r1, r1, #12
 8002d10:	0d40      	lsrs	r0, r0, #21
 8002d12:	45ba      	cmp	sl, r7
 8002d14:	d01d      	beq.n	8002d52 <__gedf2+0x72>
 8002d16:	42b8      	cmp	r0, r7
 8002d18:	d00d      	beq.n	8002d36 <__gedf2+0x56>
 8002d1a:	4657      	mov	r7, sl
 8002d1c:	2f00      	cmp	r7, #0
 8002d1e:	d12a      	bne.n	8002d76 <__gedf2+0x96>
 8002d20:	4334      	orrs	r4, r6
 8002d22:	2800      	cmp	r0, #0
 8002d24:	d124      	bne.n	8002d70 <__gedf2+0x90>
 8002d26:	430a      	orrs	r2, r1
 8002d28:	d036      	beq.n	8002d98 <__gedf2+0xb8>
 8002d2a:	2c00      	cmp	r4, #0
 8002d2c:	d141      	bne.n	8002db2 <__gedf2+0xd2>
 8002d2e:	4663      	mov	r3, ip
 8002d30:	0058      	lsls	r0, r3, #1
 8002d32:	3801      	subs	r0, #1
 8002d34:	e015      	b.n	8002d62 <__gedf2+0x82>
 8002d36:	4311      	orrs	r1, r2
 8002d38:	d138      	bne.n	8002dac <__gedf2+0xcc>
 8002d3a:	4653      	mov	r3, sl
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d101      	bne.n	8002d44 <__gedf2+0x64>
 8002d40:	4326      	orrs	r6, r4
 8002d42:	d0f4      	beq.n	8002d2e <__gedf2+0x4e>
 8002d44:	9b01      	ldr	r3, [sp, #4]
 8002d46:	4563      	cmp	r3, ip
 8002d48:	d107      	bne.n	8002d5a <__gedf2+0x7a>
 8002d4a:	9b01      	ldr	r3, [sp, #4]
 8002d4c:	0058      	lsls	r0, r3, #1
 8002d4e:	3801      	subs	r0, #1
 8002d50:	e007      	b.n	8002d62 <__gedf2+0x82>
 8002d52:	4326      	orrs	r6, r4
 8002d54:	d12a      	bne.n	8002dac <__gedf2+0xcc>
 8002d56:	4550      	cmp	r0, sl
 8002d58:	d021      	beq.n	8002d9e <__gedf2+0xbe>
 8002d5a:	2001      	movs	r0, #1
 8002d5c:	9b01      	ldr	r3, [sp, #4]
 8002d5e:	425f      	negs	r7, r3
 8002d60:	4338      	orrs	r0, r7
 8002d62:	b003      	add	sp, #12
 8002d64:	bcf0      	pop	{r4, r5, r6, r7}
 8002d66:	46bb      	mov	fp, r7
 8002d68:	46b2      	mov	sl, r6
 8002d6a:	46a9      	mov	r9, r5
 8002d6c:	46a0      	mov	r8, r4
 8002d6e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002d70:	2c00      	cmp	r4, #0
 8002d72:	d0dc      	beq.n	8002d2e <__gedf2+0x4e>
 8002d74:	e7e6      	b.n	8002d44 <__gedf2+0x64>
 8002d76:	2800      	cmp	r0, #0
 8002d78:	d0ef      	beq.n	8002d5a <__gedf2+0x7a>
 8002d7a:	9b01      	ldr	r3, [sp, #4]
 8002d7c:	4563      	cmp	r3, ip
 8002d7e:	d1ec      	bne.n	8002d5a <__gedf2+0x7a>
 8002d80:	4582      	cmp	sl, r0
 8002d82:	dcea      	bgt.n	8002d5a <__gedf2+0x7a>
 8002d84:	dbe1      	blt.n	8002d4a <__gedf2+0x6a>
 8002d86:	428e      	cmp	r6, r1
 8002d88:	d8e7      	bhi.n	8002d5a <__gedf2+0x7a>
 8002d8a:	d1de      	bne.n	8002d4a <__gedf2+0x6a>
 8002d8c:	45c8      	cmp	r8, r9
 8002d8e:	d8e4      	bhi.n	8002d5a <__gedf2+0x7a>
 8002d90:	2000      	movs	r0, #0
 8002d92:	45c8      	cmp	r8, r9
 8002d94:	d2e5      	bcs.n	8002d62 <__gedf2+0x82>
 8002d96:	e7d8      	b.n	8002d4a <__gedf2+0x6a>
 8002d98:	2c00      	cmp	r4, #0
 8002d9a:	d0e2      	beq.n	8002d62 <__gedf2+0x82>
 8002d9c:	e7dd      	b.n	8002d5a <__gedf2+0x7a>
 8002d9e:	4311      	orrs	r1, r2
 8002da0:	d104      	bne.n	8002dac <__gedf2+0xcc>
 8002da2:	9b01      	ldr	r3, [sp, #4]
 8002da4:	4563      	cmp	r3, ip
 8002da6:	d1d8      	bne.n	8002d5a <__gedf2+0x7a>
 8002da8:	2000      	movs	r0, #0
 8002daa:	e7da      	b.n	8002d62 <__gedf2+0x82>
 8002dac:	2002      	movs	r0, #2
 8002dae:	4240      	negs	r0, r0
 8002db0:	e7d7      	b.n	8002d62 <__gedf2+0x82>
 8002db2:	9b01      	ldr	r3, [sp, #4]
 8002db4:	4563      	cmp	r3, ip
 8002db6:	d0e6      	beq.n	8002d86 <__gedf2+0xa6>
 8002db8:	e7cf      	b.n	8002d5a <__gedf2+0x7a>
 8002dba:	46c0      	nop			@ (mov r8, r8)
 8002dbc:	000007ff 	.word	0x000007ff

08002dc0 <__ledf2>:
 8002dc0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002dc2:	4657      	mov	r7, sl
 8002dc4:	464e      	mov	r6, r9
 8002dc6:	4645      	mov	r5, r8
 8002dc8:	46de      	mov	lr, fp
 8002dca:	b5e0      	push	{r5, r6, r7, lr}
 8002dcc:	000d      	movs	r5, r1
 8002dce:	030e      	lsls	r6, r1, #12
 8002dd0:	0049      	lsls	r1, r1, #1
 8002dd2:	0d49      	lsrs	r1, r1, #21
 8002dd4:	468a      	mov	sl, r1
 8002dd6:	0fdf      	lsrs	r7, r3, #31
 8002dd8:	0fe9      	lsrs	r1, r5, #31
 8002dda:	46bc      	mov	ip, r7
 8002ddc:	b083      	sub	sp, #12
 8002dde:	4f2e      	ldr	r7, [pc, #184]	@ (8002e98 <__ledf2+0xd8>)
 8002de0:	0004      	movs	r4, r0
 8002de2:	4680      	mov	r8, r0
 8002de4:	9101      	str	r1, [sp, #4]
 8002de6:	0058      	lsls	r0, r3, #1
 8002de8:	0319      	lsls	r1, r3, #12
 8002dea:	4691      	mov	r9, r2
 8002dec:	0b36      	lsrs	r6, r6, #12
 8002dee:	0b09      	lsrs	r1, r1, #12
 8002df0:	0d40      	lsrs	r0, r0, #21
 8002df2:	45ba      	cmp	sl, r7
 8002df4:	d01e      	beq.n	8002e34 <__ledf2+0x74>
 8002df6:	42b8      	cmp	r0, r7
 8002df8:	d00d      	beq.n	8002e16 <__ledf2+0x56>
 8002dfa:	4657      	mov	r7, sl
 8002dfc:	2f00      	cmp	r7, #0
 8002dfe:	d127      	bne.n	8002e50 <__ledf2+0x90>
 8002e00:	4334      	orrs	r4, r6
 8002e02:	2800      	cmp	r0, #0
 8002e04:	d133      	bne.n	8002e6e <__ledf2+0xae>
 8002e06:	430a      	orrs	r2, r1
 8002e08:	d034      	beq.n	8002e74 <__ledf2+0xb4>
 8002e0a:	2c00      	cmp	r4, #0
 8002e0c:	d140      	bne.n	8002e90 <__ledf2+0xd0>
 8002e0e:	4663      	mov	r3, ip
 8002e10:	0058      	lsls	r0, r3, #1
 8002e12:	3801      	subs	r0, #1
 8002e14:	e015      	b.n	8002e42 <__ledf2+0x82>
 8002e16:	4311      	orrs	r1, r2
 8002e18:	d112      	bne.n	8002e40 <__ledf2+0x80>
 8002e1a:	4653      	mov	r3, sl
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	d101      	bne.n	8002e24 <__ledf2+0x64>
 8002e20:	4326      	orrs	r6, r4
 8002e22:	d0f4      	beq.n	8002e0e <__ledf2+0x4e>
 8002e24:	9b01      	ldr	r3, [sp, #4]
 8002e26:	4563      	cmp	r3, ip
 8002e28:	d01d      	beq.n	8002e66 <__ledf2+0xa6>
 8002e2a:	2001      	movs	r0, #1
 8002e2c:	9b01      	ldr	r3, [sp, #4]
 8002e2e:	425f      	negs	r7, r3
 8002e30:	4338      	orrs	r0, r7
 8002e32:	e006      	b.n	8002e42 <__ledf2+0x82>
 8002e34:	4326      	orrs	r6, r4
 8002e36:	d103      	bne.n	8002e40 <__ledf2+0x80>
 8002e38:	4550      	cmp	r0, sl
 8002e3a:	d1f6      	bne.n	8002e2a <__ledf2+0x6a>
 8002e3c:	4311      	orrs	r1, r2
 8002e3e:	d01c      	beq.n	8002e7a <__ledf2+0xba>
 8002e40:	2002      	movs	r0, #2
 8002e42:	b003      	add	sp, #12
 8002e44:	bcf0      	pop	{r4, r5, r6, r7}
 8002e46:	46bb      	mov	fp, r7
 8002e48:	46b2      	mov	sl, r6
 8002e4a:	46a9      	mov	r9, r5
 8002e4c:	46a0      	mov	r8, r4
 8002e4e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002e50:	2800      	cmp	r0, #0
 8002e52:	d0ea      	beq.n	8002e2a <__ledf2+0x6a>
 8002e54:	9b01      	ldr	r3, [sp, #4]
 8002e56:	4563      	cmp	r3, ip
 8002e58:	d1e7      	bne.n	8002e2a <__ledf2+0x6a>
 8002e5a:	4582      	cmp	sl, r0
 8002e5c:	dce5      	bgt.n	8002e2a <__ledf2+0x6a>
 8002e5e:	db02      	blt.n	8002e66 <__ledf2+0xa6>
 8002e60:	428e      	cmp	r6, r1
 8002e62:	d8e2      	bhi.n	8002e2a <__ledf2+0x6a>
 8002e64:	d00e      	beq.n	8002e84 <__ledf2+0xc4>
 8002e66:	9b01      	ldr	r3, [sp, #4]
 8002e68:	0058      	lsls	r0, r3, #1
 8002e6a:	3801      	subs	r0, #1
 8002e6c:	e7e9      	b.n	8002e42 <__ledf2+0x82>
 8002e6e:	2c00      	cmp	r4, #0
 8002e70:	d0cd      	beq.n	8002e0e <__ledf2+0x4e>
 8002e72:	e7d7      	b.n	8002e24 <__ledf2+0x64>
 8002e74:	2c00      	cmp	r4, #0
 8002e76:	d0e4      	beq.n	8002e42 <__ledf2+0x82>
 8002e78:	e7d7      	b.n	8002e2a <__ledf2+0x6a>
 8002e7a:	9b01      	ldr	r3, [sp, #4]
 8002e7c:	2000      	movs	r0, #0
 8002e7e:	4563      	cmp	r3, ip
 8002e80:	d0df      	beq.n	8002e42 <__ledf2+0x82>
 8002e82:	e7d2      	b.n	8002e2a <__ledf2+0x6a>
 8002e84:	45c8      	cmp	r8, r9
 8002e86:	d8d0      	bhi.n	8002e2a <__ledf2+0x6a>
 8002e88:	2000      	movs	r0, #0
 8002e8a:	45c8      	cmp	r8, r9
 8002e8c:	d2d9      	bcs.n	8002e42 <__ledf2+0x82>
 8002e8e:	e7ea      	b.n	8002e66 <__ledf2+0xa6>
 8002e90:	9b01      	ldr	r3, [sp, #4]
 8002e92:	4563      	cmp	r3, ip
 8002e94:	d0e4      	beq.n	8002e60 <__ledf2+0xa0>
 8002e96:	e7c8      	b.n	8002e2a <__ledf2+0x6a>
 8002e98:	000007ff 	.word	0x000007ff

08002e9c <can_send_Task>:
uint8_t RxDatacheck = 0; // Flag that indicates that a message has been received


osMessageQueueId_t canRxQueueHandle;

void can_send_Task(){
 8002e9c:	b580      	push	{r7, lr}
 8002e9e:	af00      	add	r7, sp, #0

	FDCAN_setup_std_header();
 8002ea0:	f000 f820 	bl	8002ee4 <FDCAN_setup_std_header>

	for(;;){

		//if (osSemaphoreAcquire(reg_pullHandle, osWaitForever) == osOK){

			FDCAN_set_header(TempertureCanID, 6);
 8002ea4:	4b0c      	ldr	r3, [pc, #48]	@ (8002ed8 <can_send_Task+0x3c>)
 8002ea6:	2106      	movs	r1, #6
 8002ea8:	0018      	movs	r0, r3
 8002eaa:	f000 f837 	bl	8002f1c <FDCAN_set_header>

    		HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan2, TempertureCanID, &CAN_Temps);
 8002eae:	4a0b      	ldr	r2, [pc, #44]	@ (8002edc <can_send_Task+0x40>)
 8002eb0:	4909      	ldr	r1, [pc, #36]	@ (8002ed8 <can_send_Task+0x3c>)
 8002eb2:	4b0b      	ldr	r3, [pc, #44]	@ (8002ee0 <can_send_Task+0x44>)
 8002eb4:	0018      	movs	r0, r3
 8002eb6:	f002 f805 	bl	8004ec4 <HAL_FDCAN_AddMessageToTxFifoQ>

    		//osSemaphoreRelease(reg_pullHandle);

			// Yellow LED
			HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_15);
 8002eba:	2380      	movs	r3, #128	@ 0x80
 8002ebc:	021a      	lsls	r2, r3, #8
 8002ebe:	23a0      	movs	r3, #160	@ 0xa0
 8002ec0:	05db      	lsls	r3, r3, #23
 8002ec2:	0011      	movs	r1, r2
 8002ec4:	0018      	movs	r0, r3
 8002ec6:	f002 fe3c 	bl	8005b42 <HAL_GPIO_TogglePin>
			vTaskDelay(1000);
 8002eca:	23fa      	movs	r3, #250	@ 0xfa
 8002ecc:	009b      	lsls	r3, r3, #2
 8002ece:	0018      	movs	r0, r3
 8002ed0:	f005 ff2e 	bl	8008d30 <vTaskDelay>
			FDCAN_set_header(TempertureCanID, 6);
 8002ed4:	46c0      	nop			@ (mov r8, r8)
 8002ed6:	e7e5      	b.n	8002ea4 <can_send_Task+0x8>
 8002ed8:	00000266 	.word	0x00000266
 8002edc:	200000dc 	.word	0x200000dc
 8002ee0:	2000018c 	.word	0x2000018c

08002ee4 <FDCAN_setup_std_header>:

	return return_message;
}

void FDCAN_setup_std_header()
{
 8002ee4:	b580      	push	{r7, lr}
 8002ee6:	af00      	add	r7, sp, #0
	TxHeader.IdType = FDCAN_STANDARD_ID;
 8002ee8:	4b0b      	ldr	r3, [pc, #44]	@ (8002f18 <FDCAN_setup_std_header+0x34>)
 8002eea:	2200      	movs	r2, #0
 8002eec:	605a      	str	r2, [r3, #4]
	TxHeader.TxFrameType = FDCAN_DATA_FRAME;
 8002eee:	4b0a      	ldr	r3, [pc, #40]	@ (8002f18 <FDCAN_setup_std_header+0x34>)
 8002ef0:	2200      	movs	r2, #0
 8002ef2:	609a      	str	r2, [r3, #8]
	TxHeader.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
 8002ef4:	4b08      	ldr	r3, [pc, #32]	@ (8002f18 <FDCAN_setup_std_header+0x34>)
 8002ef6:	2200      	movs	r2, #0
 8002ef8:	611a      	str	r2, [r3, #16]
	TxHeader.BitRateSwitch = FDCAN_BRS_OFF;
 8002efa:	4b07      	ldr	r3, [pc, #28]	@ (8002f18 <FDCAN_setup_std_header+0x34>)
 8002efc:	2200      	movs	r2, #0
 8002efe:	615a      	str	r2, [r3, #20]
	TxHeader.FDFormat = FDCAN_CLASSIC_CAN;
 8002f00:	4b05      	ldr	r3, [pc, #20]	@ (8002f18 <FDCAN_setup_std_header+0x34>)
 8002f02:	2200      	movs	r2, #0
 8002f04:	619a      	str	r2, [r3, #24]
	TxHeader.TxEventFifoControl = FDCAN_NO_TX_EVENTS;
 8002f06:	4b04      	ldr	r3, [pc, #16]	@ (8002f18 <FDCAN_setup_std_header+0x34>)
 8002f08:	2200      	movs	r2, #0
 8002f0a:	61da      	str	r2, [r3, #28]
	TxHeader.MessageMarker = 0;
 8002f0c:	4b02      	ldr	r3, [pc, #8]	@ (8002f18 <FDCAN_setup_std_header+0x34>)
 8002f0e:	2200      	movs	r2, #0
 8002f10:	621a      	str	r2, [r3, #32]
}
 8002f12:	46c0      	nop			@ (mov r8, r8)
 8002f14:	46bd      	mov	sp, r7
 8002f16:	bd80      	pop	{r7, pc}
 8002f18:	2000007c 	.word	0x2000007c

08002f1c <FDCAN_set_header>:

void FDCAN_set_header(uint16_t std_tx_id, uint8_t dlc)
{
 8002f1c:	b580      	push	{r7, lr}
 8002f1e:	b082      	sub	sp, #8
 8002f20:	af00      	add	r7, sp, #0
 8002f22:	0002      	movs	r2, r0
 8002f24:	1dbb      	adds	r3, r7, #6
 8002f26:	801a      	strh	r2, [r3, #0]
 8002f28:	1d7b      	adds	r3, r7, #5
 8002f2a:	1c0a      	adds	r2, r1, #0
 8002f2c:	701a      	strb	r2, [r3, #0]
	TxHeader.Identifier = std_tx_id;
 8002f2e:	1dbb      	adds	r3, r7, #6
 8002f30:	881a      	ldrh	r2, [r3, #0]
 8002f32:	4b04      	ldr	r3, [pc, #16]	@ (8002f44 <FDCAN_set_header+0x28>)
 8002f34:	601a      	str	r2, [r3, #0]
	TxHeader.DataLength = FDCAN_DLC_BYTES_6;
 8002f36:	4b03      	ldr	r3, [pc, #12]	@ (8002f44 <FDCAN_set_header+0x28>)
 8002f38:	2206      	movs	r2, #6
 8002f3a:	60da      	str	r2, [r3, #12]
}
 8002f3c:	46c0      	nop			@ (mov r8, r8)
 8002f3e:	46bd      	mov	sp, r7
 8002f40:	b002      	add	sp, #8
 8002f42:	bd80      	pop	{r7, pc}
 8002f44:	2000007c 	.word	0x2000007c

08002f48 <HAL_FDCAN_RxFifo0Callback>:

void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs)
{
 8002f48:	b590      	push	{r4, r7, lr}
 8002f4a:	b08f      	sub	sp, #60	@ 0x3c
 8002f4c:	af00      	add	r7, sp, #0
 8002f4e:	6078      	str	r0, [r7, #4]
 8002f50:	6039      	str	r1, [r7, #0]
    if ((RxFifo0ITs & FDCAN_IT_RX_FIFO0_NEW_MESSAGE) != 0)
 8002f52:	683b      	ldr	r3, [r7, #0]
 8002f54:	2201      	movs	r2, #1
 8002f56:	4013      	ands	r3, r2
 8002f58:	d010      	beq.n	8002f7c <HAL_FDCAN_RxFifo0Callback+0x34>
    {
        CANMessage_t msg;
        if (HAL_FDCAN_GetRxMessage(hfdcan, FDCAN_RX_FIFO0, &msg.header, msg.data) == HAL_OK)
 8002f5a:	2408      	movs	r4, #8
 8002f5c:	193b      	adds	r3, r7, r4
 8002f5e:	3328      	adds	r3, #40	@ 0x28
 8002f60:	193a      	adds	r2, r7, r4
 8002f62:	6878      	ldr	r0, [r7, #4]
 8002f64:	2140      	movs	r1, #64	@ 0x40
 8002f66:	f001 fff3 	bl	8004f50 <HAL_FDCAN_GetRxMessage>
 8002f6a:	1e03      	subs	r3, r0, #0
 8002f6c:	d106      	bne.n	8002f7c <HAL_FDCAN_RxFifo0Callback+0x34>
        {
            osMessageQueuePut(canRxQueueHandle, &msg, 0, 0);
 8002f6e:	4b05      	ldr	r3, [pc, #20]	@ (8002f84 <HAL_FDCAN_RxFifo0Callback+0x3c>)
 8002f70:	6818      	ldr	r0, [r3, #0]
 8002f72:	1939      	adds	r1, r7, r4
 8002f74:	2300      	movs	r3, #0
 8002f76:	2200      	movs	r2, #0
 8002f78:	f004 ff04 	bl	8007d84 <osMessageQueuePut>
        }
    }
}
 8002f7c:	46c0      	nop			@ (mov r8, r8)
 8002f7e:	46bd      	mov	sp, r7
 8002f80:	b00f      	add	sp, #60	@ 0x3c
 8002f82:	bd90      	pop	{r4, r7, pc}
 8002f84:	200000a0 	.word	0x200000a0

08002f88 <Cell_Motoring_Task>:

unsigned int CellVoltage[15];
float Gain = 0;
int iGain = 0;

void Cell_Motoring_Task(){
 8002f88:	b580      	push	{r7, lr}
 8002f8a:	b082      	sub	sp, #8
 8002f8c:	af00      	add	r7, sp, #0

	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_RESET);
 8002f8e:	4b2c      	ldr	r3, [pc, #176]	@ (8003040 <Cell_Motoring_Task+0xb8>)
 8002f90:	2200      	movs	r2, #0
 8002f92:	2140      	movs	r1, #64	@ 0x40
 8002f94:	0018      	movs	r0, r3
 8002f96:	f002 fdb7 	bl	8005b08 <HAL_GPIO_WritePin>
	vTaskDelay(2000);
 8002f9a:	23fa      	movs	r3, #250	@ 0xfa
 8002f9c:	00db      	lsls	r3, r3, #3
 8002f9e:	0018      	movs	r0, r3
 8002fa0:	f005 fec6 	bl	8008d30 <vTaskDelay>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_SET);
 8002fa4:	4b26      	ldr	r3, [pc, #152]	@ (8003040 <Cell_Motoring_Task+0xb8>)
 8002fa6:	2201      	movs	r2, #1
 8002fa8:	2140      	movs	r1, #64	@ 0x40
 8002faa:	0018      	movs	r0, r3
 8002fac:	f002 fdac 	bl	8005b08 <HAL_GPIO_WritePin>
	vTaskDelay(2000);
 8002fb0:	23fa      	movs	r3, #250	@ 0xfa
 8002fb2:	00db      	lsls	r3, r3, #3
 8002fb4:	0018      	movs	r0, r3
 8002fb6:	f005 febb 	bl	8008d30 <vTaskDelay>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_RESET);
 8002fba:	4b21      	ldr	r3, [pc, #132]	@ (8003040 <Cell_Motoring_Task+0xb8>)
 8002fbc:	2200      	movs	r2, #0
 8002fbe:	2140      	movs	r1, #64	@ 0x40
 8002fc0:	0018      	movs	r0, r3
 8002fc2:	f002 fda1 	bl	8005b08 <HAL_GPIO_WritePin>
	vTaskDelay(2000);
 8002fc6:	23fa      	movs	r3, #250	@ 0xfa
 8002fc8:	00db      	lsls	r3, r3, #3
 8002fca:	0018      	movs	r0, r3
 8002fcc:	f005 feb0 	bl	8008d30 <vTaskDelay>

	HAL_StatusTypeDef init_status = HAL_OK;
 8002fd0:	1dbb      	adds	r3, r7, #6
 8002fd2:	2200      	movs	r2, #0
 8002fd4:	701a      	strb	r2, [r3, #0]
	HAL_StatusTypeDef import_status = HAL_OK;
 8002fd6:	1dfb      	adds	r3, r7, #7
 8002fd8:	2200      	movs	r2, #0
 8002fda:	701a      	strb	r2, [r3, #0]

	//init_status = TEST_I2C();

	init_status |= InitialisebqMaximo();
 8002fdc:	f000 f93a 	bl	8003254 <InitialisebqMaximo>
 8002fe0:	0003      	movs	r3, r0
 8002fe2:	0019      	movs	r1, r3
 8002fe4:	1dbb      	adds	r3, r7, #6
 8002fe6:	1dba      	adds	r2, r7, #6
 8002fe8:	7812      	ldrb	r2, [r2, #0]
 8002fea:	430a      	orrs	r2, r1
 8002fec:	701a      	strb	r2, [r3, #0]

	for(;;){

	    if (HAL_I2C_IsDeviceReady(&hi2c2, BQ76940_ADDR, 3, 1000) == HAL_OK)
 8002fee:	23fa      	movs	r3, #250	@ 0xfa
 8002ff0:	009b      	lsls	r3, r3, #2
 8002ff2:	4814      	ldr	r0, [pc, #80]	@ (8003044 <Cell_Motoring_Task+0xbc>)
 8002ff4:	2203      	movs	r2, #3
 8002ff6:	2110      	movs	r1, #16
 8002ff8:	f003 f8c6 	bl	8006188 <HAL_I2C_IsDeviceReady>
 8002ffc:	1e03      	subs	r3, r0, #0
 8002ffe:	d115      	bne.n	800302c <Cell_Motoring_Task+0xa4>
	    {

	    	//if (osSemaphoreAcquire(reg_pullHandle, osWaitForever) == 0){

				import_status |= UpdateVoltageFromBqMaximo();
 8003000:	f000 fa30 	bl	8003464 <UpdateVoltageFromBqMaximo>
 8003004:	0003      	movs	r3, r0
 8003006:	0019      	movs	r1, r3
 8003008:	1dfb      	adds	r3, r7, #7
 800300a:	1dfa      	adds	r2, r7, #7
 800300c:	7812      	ldrb	r2, [r2, #0]
 800300e:	430a      	orrs	r2, r1
 8003010:	701a      	strb	r2, [r3, #0]
				build_can_temps();
 8003012:	f000 fae9 	bl	80035e8 <build_can_temps>

	    	    //osSemaphoreRelease(reg_memHandle);

		    	//import_status |= UpdateTempertureFromBqMaximo();
				// Red LED
				HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_5);
 8003016:	4b0c      	ldr	r3, [pc, #48]	@ (8003048 <Cell_Motoring_Task+0xc0>)
 8003018:	2120      	movs	r1, #32
 800301a:	0018      	movs	r0, r3
 800301c:	f002 fd91 	bl	8005b42 <HAL_GPIO_TogglePin>
				vTaskDelay(1000);
 8003020:	23fa      	movs	r3, #250	@ 0xfa
 8003022:	009b      	lsls	r3, r3, #2
 8003024:	0018      	movs	r0, r3
 8003026:	f005 fe83 	bl	8008d30 <vTaskDelay>
 800302a:	e004      	b.n	8003036 <Cell_Motoring_Task+0xae>
	    }
		else
		{
			// Yellow LED
			//HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_15);
			vTaskDelay(1000);
 800302c:	23fa      	movs	r3, #250	@ 0xfa
 800302e:	009b      	lsls	r3, r3, #2
 8003030:	0018      	movs	r0, r3
 8003032:	f005 fe7d 	bl	8008d30 <vTaskDelay>
	    }

	    vTaskDelay(100);
 8003036:	2064      	movs	r0, #100	@ 0x64
 8003038:	f005 fe7a 	bl	8008d30 <vTaskDelay>
	    if (HAL_I2C_IsDeviceReady(&hi2c2, BQ76940_ADDR, 3, 1000) == HAL_OK)
 800303c:	e7d7      	b.n	8002fee <Cell_Motoring_Task+0x66>
 800303e:	46c0      	nop			@ (mov r8, r8)
 8003040:	50000800 	.word	0x50000800
 8003044:	200001f0 	.word	0x200001f0
 8003048:	50000400 	.word	0x50000400

0800304c <GetADCGainOffset>:

}


HAL_StatusTypeDef GetADCGainOffset()
{
 800304c:	b580      	push	{r7, lr}
 800304e:	b086      	sub	sp, #24
 8003050:	af04      	add	r7, sp, #16
    HAL_StatusTypeDef WriteStatus = HAL_OK;
 8003052:	1dfb      	adds	r3, r7, #7
 8003054:	2200      	movs	r2, #0
 8003056:	701a      	strb	r2, [r3, #0]

    WriteStatus |= HAL_I2C_Mem_Read(&hi2c2, BQMAXIMO, ADCGAIN1, I2C_MEMADD_SIZE_8BIT, &(Registers.ADCGain1.ADCGain1Byte), 1, HAL_MAX_DELAY);
 8003058:	4820      	ldr	r0, [pc, #128]	@ (80030dc <GetADCGainOffset+0x90>)
 800305a:	2301      	movs	r3, #1
 800305c:	425b      	negs	r3, r3
 800305e:	9302      	str	r3, [sp, #8]
 8003060:	2301      	movs	r3, #1
 8003062:	9301      	str	r3, [sp, #4]
 8003064:	4b1e      	ldr	r3, [pc, #120]	@ (80030e0 <GetADCGainOffset+0x94>)
 8003066:	9300      	str	r3, [sp, #0]
 8003068:	2301      	movs	r3, #1
 800306a:	2250      	movs	r2, #80	@ 0x50
 800306c:	2110      	movs	r1, #16
 800306e:	f002 ff57 	bl	8005f20 <HAL_I2C_Mem_Read>
 8003072:	0003      	movs	r3, r0
 8003074:	0019      	movs	r1, r3
 8003076:	1dfb      	adds	r3, r7, #7
 8003078:	1dfa      	adds	r2, r7, #7
 800307a:	7812      	ldrb	r2, [r2, #0]
 800307c:	430a      	orrs	r2, r1
 800307e:	701a      	strb	r2, [r3, #0]
    WriteStatus |= HAL_I2C_Mem_Read(&hi2c2, BQMAXIMO, ADCGAIN2, I2C_MEMADD_SIZE_8BIT, &(Registers.ADCGain2.ADCGain2Byte), 1, HAL_MAX_DELAY);
 8003080:	4816      	ldr	r0, [pc, #88]	@ (80030dc <GetADCGainOffset+0x90>)
 8003082:	2301      	movs	r3, #1
 8003084:	425b      	negs	r3, r3
 8003086:	9302      	str	r3, [sp, #8]
 8003088:	2301      	movs	r3, #1
 800308a:	9301      	str	r3, [sp, #4]
 800308c:	4b15      	ldr	r3, [pc, #84]	@ (80030e4 <GetADCGainOffset+0x98>)
 800308e:	9300      	str	r3, [sp, #0]
 8003090:	2301      	movs	r3, #1
 8003092:	2259      	movs	r2, #89	@ 0x59
 8003094:	2110      	movs	r1, #16
 8003096:	f002 ff43 	bl	8005f20 <HAL_I2C_Mem_Read>
 800309a:	0003      	movs	r3, r0
 800309c:	0019      	movs	r1, r3
 800309e:	1dfb      	adds	r3, r7, #7
 80030a0:	1dfa      	adds	r2, r7, #7
 80030a2:	7812      	ldrb	r2, [r2, #0]
 80030a4:	430a      	orrs	r2, r1
 80030a6:	701a      	strb	r2, [r3, #0]
    WriteStatus |= HAL_I2C_Mem_Read(&hi2c2, BQMAXIMO, ADCOFFSET, I2C_MEMADD_SIZE_8BIT, &(Registers.ADCOffset), 1, HAL_MAX_DELAY);
 80030a8:	480c      	ldr	r0, [pc, #48]	@ (80030dc <GetADCGainOffset+0x90>)
 80030aa:	2301      	movs	r3, #1
 80030ac:	425b      	negs	r3, r3
 80030ae:	9302      	str	r3, [sp, #8]
 80030b0:	2301      	movs	r3, #1
 80030b2:	9301      	str	r3, [sp, #4]
 80030b4:	4b0c      	ldr	r3, [pc, #48]	@ (80030e8 <GetADCGainOffset+0x9c>)
 80030b6:	9300      	str	r3, [sp, #0]
 80030b8:	2301      	movs	r3, #1
 80030ba:	2251      	movs	r2, #81	@ 0x51
 80030bc:	2110      	movs	r1, #16
 80030be:	f002 ff2f 	bl	8005f20 <HAL_I2C_Mem_Read>
 80030c2:	0003      	movs	r3, r0
 80030c4:	0019      	movs	r1, r3
 80030c6:	1dfb      	adds	r3, r7, #7
 80030c8:	1dfa      	adds	r2, r7, #7
 80030ca:	7812      	ldrb	r2, [r2, #0]
 80030cc:	430a      	orrs	r2, r1
 80030ce:	701a      	strb	r2, [r3, #0]

	return WriteStatus;
 80030d0:	1dfb      	adds	r3, r7, #7
 80030d2:	781b      	ldrb	r3, [r3, #0]
}
 80030d4:	0018      	movs	r0, r3
 80030d6:	46bd      	mov	sp, r7
 80030d8:	b002      	add	sp, #8
 80030da:	bd80      	pop	{r7, pc}
 80030dc:	200001f0 	.word	0x200001f0
 80030e0:	200000d8 	.word	0x200000d8
 80030e4:	200000da 	.word	0x200000da
 80030e8:	200000d9 	.word	0x200000d9

080030ec <ConfigureBqMaximo>:

HAL_StatusTypeDef ConfigureBqMaximo()
{
 80030ec:	b580      	push	{r7, lr}
 80030ee:	b086      	sub	sp, #24
 80030f0:	af04      	add	r7, sp, #16
    HAL_StatusTypeDef ConfigStatus = HAL_OK;
 80030f2:	1dfb      	adds	r3, r7, #7
 80030f4:	2200      	movs	r2, #0
 80030f6:	701a      	strb	r2, [r3, #0]
	unsigned char bqMaximoProtectionConfig[5];

	//ConfigStatus = I2CWriteBlock(BQMAXIMO, PROTECT1, &(Registers.Protect1.Protect1Byte), 5);
	ConfigStatus |= HAL_I2C_Mem_Write(&hi2c2, BQ76940_ADDR, PROTECT1, I2C_MEMADD_SIZE_8BIT, &(Registers.Protect1.Protect1Byte), 1, HAL_MAX_DELAY);
 80030f8:	484f      	ldr	r0, [pc, #316]	@ (8003238 <ConfigureBqMaximo+0x14c>)
 80030fa:	2301      	movs	r3, #1
 80030fc:	425b      	negs	r3, r3
 80030fe:	9302      	str	r3, [sp, #8]
 8003100:	2301      	movs	r3, #1
 8003102:	9301      	str	r3, [sp, #4]
 8003104:	4b4d      	ldr	r3, [pc, #308]	@ (800323c <ConfigureBqMaximo+0x150>)
 8003106:	9300      	str	r3, [sp, #0]
 8003108:	2301      	movs	r3, #1
 800310a:	2206      	movs	r2, #6
 800310c:	2110      	movs	r1, #16
 800310e:	f002 fdd9 	bl	8005cc4 <HAL_I2C_Mem_Write>
 8003112:	0003      	movs	r3, r0
 8003114:	0019      	movs	r1, r3
 8003116:	1dfb      	adds	r3, r7, #7
 8003118:	1dfa      	adds	r2, r7, #7
 800311a:	7812      	ldrb	r2, [r2, #0]
 800311c:	430a      	orrs	r2, r1
 800311e:	701a      	strb	r2, [r3, #0]
	ConfigStatus |= HAL_I2C_Mem_Write(&hi2c2, BQ76940_ADDR, PROTECT2, I2C_MEMADD_SIZE_8BIT, &(Registers.Protect2.Protect2Byte), 1, HAL_MAX_DELAY);
 8003120:	4845      	ldr	r0, [pc, #276]	@ (8003238 <ConfigureBqMaximo+0x14c>)
 8003122:	2301      	movs	r3, #1
 8003124:	425b      	negs	r3, r3
 8003126:	9302      	str	r3, [sp, #8]
 8003128:	2301      	movs	r3, #1
 800312a:	9301      	str	r3, [sp, #4]
 800312c:	4b44      	ldr	r3, [pc, #272]	@ (8003240 <ConfigureBqMaximo+0x154>)
 800312e:	9300      	str	r3, [sp, #0]
 8003130:	2301      	movs	r3, #1
 8003132:	2207      	movs	r2, #7
 8003134:	2110      	movs	r1, #16
 8003136:	f002 fdc5 	bl	8005cc4 <HAL_I2C_Mem_Write>
 800313a:	0003      	movs	r3, r0
 800313c:	0019      	movs	r1, r3
 800313e:	1dfb      	adds	r3, r7, #7
 8003140:	1dfa      	adds	r2, r7, #7
 8003142:	7812      	ldrb	r2, [r2, #0]
 8003144:	430a      	orrs	r2, r1
 8003146:	701a      	strb	r2, [r3, #0]
	ConfigStatus |= HAL_I2C_Mem_Write(&hi2c2, BQ76940_ADDR, PROTECT3, I2C_MEMADD_SIZE_8BIT, &(Registers.Protect3.Protect3Byte), 1, HAL_MAX_DELAY);
 8003148:	483b      	ldr	r0, [pc, #236]	@ (8003238 <ConfigureBqMaximo+0x14c>)
 800314a:	2301      	movs	r3, #1
 800314c:	425b      	negs	r3, r3
 800314e:	9302      	str	r3, [sp, #8]
 8003150:	2301      	movs	r3, #1
 8003152:	9301      	str	r3, [sp, #4]
 8003154:	4b3b      	ldr	r3, [pc, #236]	@ (8003244 <ConfigureBqMaximo+0x158>)
 8003156:	9300      	str	r3, [sp, #0]
 8003158:	2301      	movs	r3, #1
 800315a:	2208      	movs	r2, #8
 800315c:	2110      	movs	r1, #16
 800315e:	f002 fdb1 	bl	8005cc4 <HAL_I2C_Mem_Write>
 8003162:	0003      	movs	r3, r0
 8003164:	0019      	movs	r1, r3
 8003166:	1dfb      	adds	r3, r7, #7
 8003168:	1dfa      	adds	r2, r7, #7
 800316a:	7812      	ldrb	r2, [r2, #0]
 800316c:	430a      	orrs	r2, r1
 800316e:	701a      	strb	r2, [r3, #0]
	ConfigStatus |= HAL_I2C_Mem_Write(&hi2c2, BQ76940_ADDR, OV_TRIP, I2C_MEMADD_SIZE_8BIT, &(Registers.OVTrip), 1, HAL_MAX_DELAY);
 8003170:	4831      	ldr	r0, [pc, #196]	@ (8003238 <ConfigureBqMaximo+0x14c>)
 8003172:	2301      	movs	r3, #1
 8003174:	425b      	negs	r3, r3
 8003176:	9302      	str	r3, [sp, #8]
 8003178:	2301      	movs	r3, #1
 800317a:	9301      	str	r3, [sp, #4]
 800317c:	4b32      	ldr	r3, [pc, #200]	@ (8003248 <ConfigureBqMaximo+0x15c>)
 800317e:	9300      	str	r3, [sp, #0]
 8003180:	2301      	movs	r3, #1
 8003182:	2209      	movs	r2, #9
 8003184:	2110      	movs	r1, #16
 8003186:	f002 fd9d 	bl	8005cc4 <HAL_I2C_Mem_Write>
 800318a:	0003      	movs	r3, r0
 800318c:	0019      	movs	r1, r3
 800318e:	1dfb      	adds	r3, r7, #7
 8003190:	1dfa      	adds	r2, r7, #7
 8003192:	7812      	ldrb	r2, [r2, #0]
 8003194:	430a      	orrs	r2, r1
 8003196:	701a      	strb	r2, [r3, #0]
	ConfigStatus |= HAL_I2C_Mem_Write(&hi2c2, BQ76940_ADDR, UV_TRIP, I2C_MEMADD_SIZE_8BIT, &(Registers.UVTrip), 1, HAL_MAX_DELAY);
 8003198:	4827      	ldr	r0, [pc, #156]	@ (8003238 <ConfigureBqMaximo+0x14c>)
 800319a:	2301      	movs	r3, #1
 800319c:	425b      	negs	r3, r3
 800319e:	9302      	str	r3, [sp, #8]
 80031a0:	2301      	movs	r3, #1
 80031a2:	9301      	str	r3, [sp, #4]
 80031a4:	4b29      	ldr	r3, [pc, #164]	@ (800324c <ConfigureBqMaximo+0x160>)
 80031a6:	9300      	str	r3, [sp, #0]
 80031a8:	2301      	movs	r3, #1
 80031aa:	220a      	movs	r2, #10
 80031ac:	2110      	movs	r1, #16
 80031ae:	f002 fd89 	bl	8005cc4 <HAL_I2C_Mem_Write>
 80031b2:	0003      	movs	r3, r0
 80031b4:	0019      	movs	r1, r3
 80031b6:	1dfb      	adds	r3, r7, #7
 80031b8:	1dfa      	adds	r2, r7, #7
 80031ba:	7812      	ldrb	r2, [r2, #0]
 80031bc:	430a      	orrs	r2, r1
 80031be:	701a      	strb	r2, [r3, #0]

	//ConfigStatus = I2CReadBlock(BQMAXIMO, PROTECT1, bqMaximoProtectionConfig, 5);
	ConfigStatus |= HAL_I2C_Mem_Read(&hi2c2, BQMAXIMO, PROTECT1, I2C_MEMADD_SIZE_8BIT, bqMaximoProtectionConfig, 5, HAL_MAX_DELAY);
 80031c0:	481d      	ldr	r0, [pc, #116]	@ (8003238 <ConfigureBqMaximo+0x14c>)
 80031c2:	2301      	movs	r3, #1
 80031c4:	425b      	negs	r3, r3
 80031c6:	9302      	str	r3, [sp, #8]
 80031c8:	2305      	movs	r3, #5
 80031ca:	9301      	str	r3, [sp, #4]
 80031cc:	003b      	movs	r3, r7
 80031ce:	9300      	str	r3, [sp, #0]
 80031d0:	2301      	movs	r3, #1
 80031d2:	2206      	movs	r2, #6
 80031d4:	2110      	movs	r1, #16
 80031d6:	f002 fea3 	bl	8005f20 <HAL_I2C_Mem_Read>
 80031da:	0003      	movs	r3, r0
 80031dc:	0019      	movs	r1, r3
 80031de:	1dfb      	adds	r3, r7, #7
 80031e0:	1dfa      	adds	r2, r7, #7
 80031e2:	7812      	ldrb	r2, [r2, #0]
 80031e4:	430a      	orrs	r2, r1
 80031e6:	701a      	strb	r2, [r3, #0]

	if(bqMaximoProtectionConfig[0] != Registers.Protect1.Protect1Byte
 80031e8:	003b      	movs	r3, r7
 80031ea:	781a      	ldrb	r2, [r3, #0]
 80031ec:	4b18      	ldr	r3, [pc, #96]	@ (8003250 <ConfigureBqMaximo+0x164>)
 80031ee:	799b      	ldrb	r3, [r3, #6]
 80031f0:	429a      	cmp	r2, r3
 80031f2:	d117      	bne.n	8003224 <ConfigureBqMaximo+0x138>
			|| bqMaximoProtectionConfig[1] != Registers.Protect2.Protect2Byte
 80031f4:	003b      	movs	r3, r7
 80031f6:	785a      	ldrb	r2, [r3, #1]
 80031f8:	4b15      	ldr	r3, [pc, #84]	@ (8003250 <ConfigureBqMaximo+0x164>)
 80031fa:	79db      	ldrb	r3, [r3, #7]
 80031fc:	429a      	cmp	r2, r3
 80031fe:	d111      	bne.n	8003224 <ConfigureBqMaximo+0x138>
			|| bqMaximoProtectionConfig[2] != Registers.Protect3.Protect3Byte
 8003200:	003b      	movs	r3, r7
 8003202:	789a      	ldrb	r2, [r3, #2]
 8003204:	4b12      	ldr	r3, [pc, #72]	@ (8003250 <ConfigureBqMaximo+0x164>)
 8003206:	7a1b      	ldrb	r3, [r3, #8]
 8003208:	429a      	cmp	r2, r3
 800320a:	d10b      	bne.n	8003224 <ConfigureBqMaximo+0x138>
			|| bqMaximoProtectionConfig[3] != Registers.OVTrip
 800320c:	003b      	movs	r3, r7
 800320e:	78da      	ldrb	r2, [r3, #3]
 8003210:	4b0f      	ldr	r3, [pc, #60]	@ (8003250 <ConfigureBqMaximo+0x164>)
 8003212:	7a5b      	ldrb	r3, [r3, #9]
 8003214:	429a      	cmp	r2, r3
 8003216:	d105      	bne.n	8003224 <ConfigureBqMaximo+0x138>
			|| bqMaximoProtectionConfig[4] != Registers.UVTrip)
 8003218:	003b      	movs	r3, r7
 800321a:	791a      	ldrb	r2, [r3, #4]
 800321c:	4b0c      	ldr	r3, [pc, #48]	@ (8003250 <ConfigureBqMaximo+0x164>)
 800321e:	7a9b      	ldrb	r3, [r3, #10]
 8003220:	429a      	cmp	r2, r3
 8003222:	d002      	beq.n	800322a <ConfigureBqMaximo+0x13e>
	{
		ConfigStatus = HAL_ERROR;
 8003224:	1dfb      	adds	r3, r7, #7
 8003226:	2201      	movs	r2, #1
 8003228:	701a      	strb	r2, [r3, #0]
	}

	return ConfigStatus;
 800322a:	1dfb      	adds	r3, r7, #7
 800322c:	781b      	ldrb	r3, [r3, #0]
}
 800322e:	0018      	movs	r0, r3
 8003230:	46bd      	mov	sp, r7
 8003232:	b002      	add	sp, #8
 8003234:	bd80      	pop	{r7, pc}
 8003236:	46c0      	nop			@ (mov r8, r8)
 8003238:	200001f0 	.word	0x200001f0
 800323c:	200000aa 	.word	0x200000aa
 8003240:	200000ab 	.word	0x200000ab
 8003244:	200000ac 	.word	0x200000ac
 8003248:	200000ad 	.word	0x200000ad
 800324c:	200000ae 	.word	0x200000ae
 8003250:	200000a4 	.word	0x200000a4

08003254 <InitialisebqMaximo>:

HAL_StatusTypeDef InitialisebqMaximo()
{
 8003254:	b580      	push	{r7, lr}
 8003256:	b082      	sub	sp, #8
 8003258:	af00      	add	r7, sp, #0
    HAL_StatusTypeDef WriteStatus = HAL_OK;
 800325a:	1dfb      	adds	r3, r7, #7
 800325c:	2200      	movs	r2, #0
 800325e:	701a      	strb	r2, [r3, #0]

	Registers.Protect1.Protect1Bit.SCD_DELAY = SCDDelay;
 8003260:	2301      	movs	r3, #1
 8003262:	1c1a      	adds	r2, r3, #0
 8003264:	2303      	movs	r3, #3
 8003266:	4013      	ands	r3, r2
 8003268:	b2da      	uxtb	r2, r3
 800326a:	4b75      	ldr	r3, [pc, #468]	@ (8003440 <InitialisebqMaximo+0x1ec>)
 800326c:	2103      	movs	r1, #3
 800326e:	400a      	ands	r2, r1
 8003270:	00d0      	lsls	r0, r2, #3
 8003272:	799a      	ldrb	r2, [r3, #6]
 8003274:	2118      	movs	r1, #24
 8003276:	438a      	bics	r2, r1
 8003278:	1c11      	adds	r1, r2, #0
 800327a:	1c02      	adds	r2, r0, #0
 800327c:	430a      	orrs	r2, r1
 800327e:	719a      	strb	r2, [r3, #6]
	Registers.Protect1.Protect1Bit.SCD_THRESH = SCDThresh;
 8003280:	2302      	movs	r3, #2
 8003282:	1c1a      	adds	r2, r3, #0
 8003284:	2307      	movs	r3, #7
 8003286:	4013      	ands	r3, r2
 8003288:	b2da      	uxtb	r2, r3
 800328a:	4b6d      	ldr	r3, [pc, #436]	@ (8003440 <InitialisebqMaximo+0x1ec>)
 800328c:	2107      	movs	r1, #7
 800328e:	400a      	ands	r2, r1
 8003290:	0010      	movs	r0, r2
 8003292:	799a      	ldrb	r2, [r3, #6]
 8003294:	2107      	movs	r1, #7
 8003296:	438a      	bics	r2, r1
 8003298:	1c11      	adds	r1, r2, #0
 800329a:	1c02      	adds	r2, r0, #0
 800329c:	430a      	orrs	r2, r1
 800329e:	719a      	strb	r2, [r3, #6]
	Registers.Protect2.Protect2Bit.OCD_DELAY = OCDDelay;
 80032a0:	2305      	movs	r3, #5
 80032a2:	1c1a      	adds	r2, r3, #0
 80032a4:	2307      	movs	r3, #7
 80032a6:	4013      	ands	r3, r2
 80032a8:	b2da      	uxtb	r2, r3
 80032aa:	4b65      	ldr	r3, [pc, #404]	@ (8003440 <InitialisebqMaximo+0x1ec>)
 80032ac:	2107      	movs	r1, #7
 80032ae:	400a      	ands	r2, r1
 80032b0:	0110      	lsls	r0, r2, #4
 80032b2:	79da      	ldrb	r2, [r3, #7]
 80032b4:	2170      	movs	r1, #112	@ 0x70
 80032b6:	438a      	bics	r2, r1
 80032b8:	1c11      	adds	r1, r2, #0
 80032ba:	1c02      	adds	r2, r0, #0
 80032bc:	430a      	orrs	r2, r1
 80032be:	71da      	strb	r2, [r3, #7]
	Registers.Protect2.Protect2Bit.OCD_THRESH = OCDThresh;
 80032c0:	2301      	movs	r3, #1
 80032c2:	1c1a      	adds	r2, r3, #0
 80032c4:	230f      	movs	r3, #15
 80032c6:	4013      	ands	r3, r2
 80032c8:	b2da      	uxtb	r2, r3
 80032ca:	4b5d      	ldr	r3, [pc, #372]	@ (8003440 <InitialisebqMaximo+0x1ec>)
 80032cc:	210f      	movs	r1, #15
 80032ce:	400a      	ands	r2, r1
 80032d0:	0010      	movs	r0, r2
 80032d2:	79da      	ldrb	r2, [r3, #7]
 80032d4:	210f      	movs	r1, #15
 80032d6:	438a      	bics	r2, r1
 80032d8:	1c11      	adds	r1, r2, #0
 80032da:	1c02      	adds	r2, r0, #0
 80032dc:	430a      	orrs	r2, r1
 80032de:	71da      	strb	r2, [r3, #7]
	Registers.Protect3.Protect3Bit.OV_DELAY = OVDelay;
 80032e0:	2301      	movs	r3, #1
 80032e2:	1c1a      	adds	r2, r3, #0
 80032e4:	2303      	movs	r3, #3
 80032e6:	4013      	ands	r3, r2
 80032e8:	b2da      	uxtb	r2, r3
 80032ea:	4b55      	ldr	r3, [pc, #340]	@ (8003440 <InitialisebqMaximo+0x1ec>)
 80032ec:	2103      	movs	r1, #3
 80032ee:	400a      	ands	r2, r1
 80032f0:	0110      	lsls	r0, r2, #4
 80032f2:	7a1a      	ldrb	r2, [r3, #8]
 80032f4:	2130      	movs	r1, #48	@ 0x30
 80032f6:	438a      	bics	r2, r1
 80032f8:	1c11      	adds	r1, r2, #0
 80032fa:	1c02      	adds	r2, r0, #0
 80032fc:	430a      	orrs	r2, r1
 80032fe:	721a      	strb	r2, [r3, #8]
	Registers.Protect3.Protect3Bit.UV_DELAY = UVDelay;
 8003300:	2302      	movs	r3, #2
 8003302:	1c1a      	adds	r2, r3, #0
 8003304:	2303      	movs	r3, #3
 8003306:	4013      	ands	r3, r2
 8003308:	b2da      	uxtb	r2, r3
 800330a:	4b4d      	ldr	r3, [pc, #308]	@ (8003440 <InitialisebqMaximo+0x1ec>)
 800330c:	0190      	lsls	r0, r2, #6
 800330e:	7a1a      	ldrb	r2, [r3, #8]
 8003310:	213f      	movs	r1, #63	@ 0x3f
 8003312:	400a      	ands	r2, r1
 8003314:	1c11      	adds	r1, r2, #0
 8003316:	1c02      	adds	r2, r0, #0
 8003318:	430a      	orrs	r2, r1
 800331a:	721a      	strb	r2, [r3, #8]

	WriteStatus |= GetADCGainOffset();
 800331c:	f7ff fe96 	bl	800304c <GetADCGainOffset>
 8003320:	0003      	movs	r3, r0
 8003322:	0019      	movs	r1, r3
 8003324:	1dfb      	adds	r3, r7, #7
 8003326:	1dfa      	adds	r2, r7, #7
 8003328:	7812      	ldrb	r2, [r2, #0]
 800332a:	430a      	orrs	r2, r1
 800332c:	701a      	strb	r2, [r3, #0]

	Gain = (365 + ((Registers.ADCGain1.ADCGain1Byte & 0x0C) << 1) + ((Registers.ADCGain2.ADCGain2Byte & 0xE0)>> 5)) / 1000.0;
 800332e:	4b44      	ldr	r3, [pc, #272]	@ (8003440 <InitialisebqMaximo+0x1ec>)
 8003330:	2234      	movs	r2, #52	@ 0x34
 8003332:	5c9b      	ldrb	r3, [r3, r2]
 8003334:	005b      	lsls	r3, r3, #1
 8003336:	2218      	movs	r2, #24
 8003338:	4013      	ands	r3, r2
 800333a:	336e      	adds	r3, #110	@ 0x6e
 800333c:	33ff      	adds	r3, #255	@ 0xff
 800333e:	4a40      	ldr	r2, [pc, #256]	@ (8003440 <InitialisebqMaximo+0x1ec>)
 8003340:	2136      	movs	r1, #54	@ 0x36
 8003342:	5c52      	ldrb	r2, [r2, r1]
 8003344:	0952      	lsrs	r2, r2, #5
 8003346:	b2d2      	uxtb	r2, r2
 8003348:	189b      	adds	r3, r3, r2
 800334a:	0018      	movs	r0, r3
 800334c:	f7ff fb30 	bl	80029b0 <__aeabi_i2d>
 8003350:	2200      	movs	r2, #0
 8003352:	4b3c      	ldr	r3, [pc, #240]	@ (8003444 <InitialisebqMaximo+0x1f0>)
 8003354:	f7fe fbce 	bl	8001af4 <__aeabi_ddiv>
 8003358:	0002      	movs	r2, r0
 800335a:	000b      	movs	r3, r1
 800335c:	0010      	movs	r0, r2
 800335e:	0019      	movs	r1, r3
 8003360:	f7ff fb9c 	bl	8002a9c <__aeabi_d2f>
 8003364:	1c02      	adds	r2, r0, #0
 8003366:	4b38      	ldr	r3, [pc, #224]	@ (8003448 <InitialisebqMaximo+0x1f4>)
 8003368:	601a      	str	r2, [r3, #0]
	iGain = 365 + ((Registers.ADCGain1.ADCGain1Byte & 0x0C) << 1) + ((Registers.ADCGain2.ADCGain2Byte & 0xE0)>> 5);
 800336a:	4b35      	ldr	r3, [pc, #212]	@ (8003440 <InitialisebqMaximo+0x1ec>)
 800336c:	2234      	movs	r2, #52	@ 0x34
 800336e:	5c9b      	ldrb	r3, [r3, r2]
 8003370:	005b      	lsls	r3, r3, #1
 8003372:	2218      	movs	r2, #24
 8003374:	4013      	ands	r3, r2
 8003376:	336e      	adds	r3, #110	@ 0x6e
 8003378:	33ff      	adds	r3, #255	@ 0xff
 800337a:	4a31      	ldr	r2, [pc, #196]	@ (8003440 <InitialisebqMaximo+0x1ec>)
 800337c:	2136      	movs	r1, #54	@ 0x36
 800337e:	5c52      	ldrb	r2, [r2, r1]
 8003380:	0952      	lsrs	r2, r2, #5
 8003382:	b2d2      	uxtb	r2, r2
 8003384:	189a      	adds	r2, r3, r2
 8003386:	4b31      	ldr	r3, [pc, #196]	@ (800344c <InitialisebqMaximo+0x1f8>)
 8003388:	601a      	str	r2, [r3, #0]

    Registers.OVTrip = (unsigned char)((((unsigned short)((OVPThreshold - Registers.ADCOffset)/Gain + 0.5) - OV_THRESH_BASE) >> 4) & 0xFF);
 800338a:	4a31      	ldr	r2, [pc, #196]	@ (8003450 <InitialisebqMaximo+0x1fc>)
 800338c:	4b2c      	ldr	r3, [pc, #176]	@ (8003440 <InitialisebqMaximo+0x1ec>)
 800338e:	2135      	movs	r1, #53	@ 0x35
 8003390:	5c5b      	ldrb	r3, [r3, r1]
 8003392:	1ad3      	subs	r3, r2, r3
 8003394:	0018      	movs	r0, r3
 8003396:	f7fd ffa1 	bl	80012dc <__aeabi_ui2f>
 800339a:	1c02      	adds	r2, r0, #0
 800339c:	4b2a      	ldr	r3, [pc, #168]	@ (8003448 <InitialisebqMaximo+0x1f4>)
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	1c19      	adds	r1, r3, #0
 80033a2:	1c10      	adds	r0, r2, #0
 80033a4:	f7fd f99e 	bl	80006e4 <__aeabi_fdiv>
 80033a8:	1c03      	adds	r3, r0, #0
 80033aa:	1c18      	adds	r0, r3, #0
 80033ac:	f7ff fb2e 	bl	8002a0c <__aeabi_f2d>
 80033b0:	2200      	movs	r2, #0
 80033b2:	4b28      	ldr	r3, [pc, #160]	@ (8003454 <InitialisebqMaximo+0x200>)
 80033b4:	f7fd ffd8 	bl	8001368 <__aeabi_dadd>
 80033b8:	0002      	movs	r2, r0
 80033ba:	000b      	movs	r3, r1
 80033bc:	0010      	movs	r0, r2
 80033be:	0019      	movs	r1, r3
 80033c0:	f7fc ff80 	bl	80002c4 <__aeabi_d2uiz>
 80033c4:	0003      	movs	r3, r0
 80033c6:	b29b      	uxth	r3, r3
 80033c8:	4a23      	ldr	r2, [pc, #140]	@ (8003458 <InitialisebqMaximo+0x204>)
 80033ca:	4694      	mov	ip, r2
 80033cc:	4463      	add	r3, ip
 80033ce:	111b      	asrs	r3, r3, #4
 80033d0:	b2da      	uxtb	r2, r3
 80033d2:	4b1b      	ldr	r3, [pc, #108]	@ (8003440 <InitialisebqMaximo+0x1ec>)
 80033d4:	725a      	strb	r2, [r3, #9]
    Registers.UVTrip = (unsigned char)((((unsigned short)((UVPThreshold - Registers.ADCOffset)/Gain + 0.5) - UV_THRESH_BASE) >> 4) & 0xFF);
 80033d6:	4a21      	ldr	r2, [pc, #132]	@ (800345c <InitialisebqMaximo+0x208>)
 80033d8:	4b19      	ldr	r3, [pc, #100]	@ (8003440 <InitialisebqMaximo+0x1ec>)
 80033da:	2135      	movs	r1, #53	@ 0x35
 80033dc:	5c5b      	ldrb	r3, [r3, r1]
 80033de:	1ad3      	subs	r3, r2, r3
 80033e0:	0018      	movs	r0, r3
 80033e2:	f7fd ff7b 	bl	80012dc <__aeabi_ui2f>
 80033e6:	1c02      	adds	r2, r0, #0
 80033e8:	4b17      	ldr	r3, [pc, #92]	@ (8003448 <InitialisebqMaximo+0x1f4>)
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	1c19      	adds	r1, r3, #0
 80033ee:	1c10      	adds	r0, r2, #0
 80033f0:	f7fd f978 	bl	80006e4 <__aeabi_fdiv>
 80033f4:	1c03      	adds	r3, r0, #0
 80033f6:	1c18      	adds	r0, r3, #0
 80033f8:	f7ff fb08 	bl	8002a0c <__aeabi_f2d>
 80033fc:	2200      	movs	r2, #0
 80033fe:	4b15      	ldr	r3, [pc, #84]	@ (8003454 <InitialisebqMaximo+0x200>)
 8003400:	f7fd ffb2 	bl	8001368 <__aeabi_dadd>
 8003404:	0002      	movs	r2, r0
 8003406:	000b      	movs	r3, r1
 8003408:	0010      	movs	r0, r2
 800340a:	0019      	movs	r1, r3
 800340c:	f7fc ff5a 	bl	80002c4 <__aeabi_d2uiz>
 8003410:	0003      	movs	r3, r0
 8003412:	b29b      	uxth	r3, r3
 8003414:	4a12      	ldr	r2, [pc, #72]	@ (8003460 <InitialisebqMaximo+0x20c>)
 8003416:	4694      	mov	ip, r2
 8003418:	4463      	add	r3, ip
 800341a:	111b      	asrs	r3, r3, #4
 800341c:	b2da      	uxtb	r2, r3
 800341e:	4b08      	ldr	r3, [pc, #32]	@ (8003440 <InitialisebqMaximo+0x1ec>)
 8003420:	729a      	strb	r2, [r3, #10]

    WriteStatus |= ConfigureBqMaximo();
 8003422:	f7ff fe63 	bl	80030ec <ConfigureBqMaximo>
 8003426:	0003      	movs	r3, r0
 8003428:	0019      	movs	r1, r3
 800342a:	1dfb      	adds	r3, r7, #7
 800342c:	1dfa      	adds	r2, r7, #7
 800342e:	7812      	ldrb	r2, [r2, #0]
 8003430:	430a      	orrs	r2, r1
 8003432:	701a      	strb	r2, [r3, #0]

    return WriteStatus;
 8003434:	1dfb      	adds	r3, r7, #7
 8003436:	781b      	ldrb	r3, [r3, #0]
}
 8003438:	0018      	movs	r0, r3
 800343a:	46bd      	mov	sp, r7
 800343c:	b002      	add	sp, #8
 800343e:	bd80      	pop	{r7, pc}
 8003440:	200000a4 	.word	0x200000a4
 8003444:	408f4000 	.word	0x408f4000
 8003448:	20000120 	.word	0x20000120
 800344c:	20000124 	.word	0x20000124
 8003450:	000010cc 	.word	0x000010cc
 8003454:	3fe00000 	.word	0x3fe00000
 8003458:	ffffdff8 	.word	0xffffdff8
 800345c:	000009c4 	.word	0x000009c4
 8003460:	fffff000 	.word	0xfffff000

08003464 <UpdateVoltageFromBqMaximo>:

HAL_StatusTypeDef UpdateVoltageFromBqMaximo()
{
 8003464:	b590      	push	{r4, r7, lr}
 8003466:	b08b      	sub	sp, #44	@ 0x2c
 8003468:	af04      	add	r7, sp, #16
    HAL_StatusTypeDef ReadStatus = HAL_OK;
 800346a:	240f      	movs	r4, #15
 800346c:	193b      	adds	r3, r7, r4
 800346e:	2200      	movs	r2, #0
 8003470:	701a      	strb	r2, [r3, #0]
	int i = 0;
 8003472:	2300      	movs	r3, #0
 8003474:	617b      	str	r3, [r7, #20]
	unsigned char *pRawADCData = NULL;
 8003476:	2300      	movs	r3, #0
 8003478:	613b      	str	r3, [r7, #16]
	unsigned int iTemp = 0;
 800347a:	2300      	movs	r3, #0
 800347c:	60bb      	str	r3, [r7, #8]
	unsigned long lTemp = 0;
 800347e:	2300      	movs	r3, #0
 8003480:	607b      	str	r3, [r7, #4]

	ReadStatus |= HAL_I2C_Mem_Read(&hi2c2, BQ76940_ADDR, VC1_HI_BYTE, 1, &(Registers.VCell1.VCell1Byte.VC1_HI), 33, HAL_MAX_DELAY);
 8003482:	4824      	ldr	r0, [pc, #144]	@ (8003514 <UpdateVoltageFromBqMaximo+0xb0>)
 8003484:	2301      	movs	r3, #1
 8003486:	425b      	negs	r3, r3
 8003488:	9302      	str	r3, [sp, #8]
 800348a:	2321      	movs	r3, #33	@ 0x21
 800348c:	9301      	str	r3, [sp, #4]
 800348e:	4b22      	ldr	r3, [pc, #136]	@ (8003518 <UpdateVoltageFromBqMaximo+0xb4>)
 8003490:	9300      	str	r3, [sp, #0]
 8003492:	2301      	movs	r3, #1
 8003494:	220c      	movs	r2, #12
 8003496:	2110      	movs	r1, #16
 8003498:	f002 fd42 	bl	8005f20 <HAL_I2C_Mem_Read>
 800349c:	0003      	movs	r3, r0
 800349e:	0019      	movs	r1, r3
 80034a0:	193b      	adds	r3, r7, r4
 80034a2:	193a      	adds	r2, r7, r4
 80034a4:	7812      	ldrb	r2, [r2, #0]
 80034a6:	430a      	orrs	r2, r1
 80034a8:	701a      	strb	r2, [r3, #0]

	pRawADCData = &Registers.VCell1.VCell1Byte.VC1_HI;
 80034aa:	4b1b      	ldr	r3, [pc, #108]	@ (8003518 <UpdateVoltageFromBqMaximo+0xb4>)
 80034ac:	613b      	str	r3, [r7, #16]
	for (i = 0; i < 15; i++)
 80034ae:	2300      	movs	r3, #0
 80034b0:	617b      	str	r3, [r7, #20]
 80034b2:	e025      	b.n	8003500 <UpdateVoltageFromBqMaximo+0x9c>
	{
		iTemp = (unsigned int)(*pRawADCData << 8) + *(pRawADCData + 1);
 80034b4:	693b      	ldr	r3, [r7, #16]
 80034b6:	781b      	ldrb	r3, [r3, #0]
 80034b8:	021b      	lsls	r3, r3, #8
 80034ba:	693a      	ldr	r2, [r7, #16]
 80034bc:	3201      	adds	r2, #1
 80034be:	7812      	ldrb	r2, [r2, #0]
 80034c0:	189b      	adds	r3, r3, r2
 80034c2:	60bb      	str	r3, [r7, #8]
		lTemp = ((unsigned long)iTemp * iGain)/1000;
 80034c4:	4b15      	ldr	r3, [pc, #84]	@ (800351c <UpdateVoltageFromBqMaximo+0xb8>)
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	001a      	movs	r2, r3
 80034ca:	68bb      	ldr	r3, [r7, #8]
 80034cc:	4353      	muls	r3, r2
 80034ce:	22fa      	movs	r2, #250	@ 0xfa
 80034d0:	0091      	lsls	r1, r2, #2
 80034d2:	0018      	movs	r0, r3
 80034d4:	f7fc fe18 	bl	8000108 <__udivsi3>
 80034d8:	0003      	movs	r3, r0
 80034da:	607b      	str	r3, [r7, #4]
		lTemp += Registers.ADCOffset;
 80034dc:	4b10      	ldr	r3, [pc, #64]	@ (8003520 <UpdateVoltageFromBqMaximo+0xbc>)
 80034de:	2235      	movs	r2, #53	@ 0x35
 80034e0:	5c9b      	ldrb	r3, [r3, r2]
 80034e2:	001a      	movs	r2, r3
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	189b      	adds	r3, r3, r2
 80034e8:	607b      	str	r3, [r7, #4]
		CellVoltage[i] = lTemp;
 80034ea:	4b0e      	ldr	r3, [pc, #56]	@ (8003524 <UpdateVoltageFromBqMaximo+0xc0>)
 80034ec:	697a      	ldr	r2, [r7, #20]
 80034ee:	0092      	lsls	r2, r2, #2
 80034f0:	6879      	ldr	r1, [r7, #4]
 80034f2:	50d1      	str	r1, [r2, r3]
		pRawADCData += 2;
 80034f4:	693b      	ldr	r3, [r7, #16]
 80034f6:	3302      	adds	r3, #2
 80034f8:	613b      	str	r3, [r7, #16]
	for (i = 0; i < 15; i++)
 80034fa:	697b      	ldr	r3, [r7, #20]
 80034fc:	3301      	adds	r3, #1
 80034fe:	617b      	str	r3, [r7, #20]
 8003500:	697b      	ldr	r3, [r7, #20]
 8003502:	2b0e      	cmp	r3, #14
 8003504:	ddd6      	ble.n	80034b4 <UpdateVoltageFromBqMaximo+0x50>
	}

	return ReadStatus;
 8003506:	230f      	movs	r3, #15
 8003508:	18fb      	adds	r3, r7, r3
 800350a:	781b      	ldrb	r3, [r3, #0]
}
 800350c:	0018      	movs	r0, r3
 800350e:	46bd      	mov	sp, r7
 8003510:	b007      	add	sp, #28
 8003512:	bd90      	pop	{r4, r7, pc}
 8003514:	200001f0 	.word	0x200001f0
 8003518:	200000b0 	.word	0x200000b0
 800351c:	20000124 	.word	0x20000124
 8003520:	200000a4 	.word	0x200000a4
 8003524:	200000e4 	.word	0x200000e4

08003528 <ConvertTempToUint16>:

	return ReadStatus;
}

// ChatGPT is my homie
uint16_t ConvertTempToUint16(uint8_t msb, uint8_t lsb) {
 8003528:	b580      	push	{r7, lr}
 800352a:	b086      	sub	sp, #24
 800352c:	af00      	add	r7, sp, #0
 800352e:	0002      	movs	r2, r0
 8003530:	1dfb      	adds	r3, r7, #7
 8003532:	701a      	strb	r2, [r3, #0]
 8003534:	1dbb      	adds	r3, r7, #6
 8003536:	1c0a      	adds	r2, r1, #0
 8003538:	701a      	strb	r2, [r3, #0]
    uint16_t adc_code = ((uint16_t)msb << 8) | lsb;
 800353a:	1dfb      	adds	r3, r7, #7
 800353c:	781b      	ldrb	r3, [r3, #0]
 800353e:	b21b      	sxth	r3, r3
 8003540:	021b      	lsls	r3, r3, #8
 8003542:	b21a      	sxth	r2, r3
 8003544:	1dbb      	adds	r3, r7, #6
 8003546:	781b      	ldrb	r3, [r3, #0]
 8003548:	b21b      	sxth	r3, r3
 800354a:	4313      	orrs	r3, r2
 800354c:	b21a      	sxth	r2, r3
 800354e:	2112      	movs	r1, #18
 8003550:	187b      	adds	r3, r7, r1
 8003552:	801a      	strh	r2, [r3, #0]
    float voltage = (adc_code / 32768.0f) * 1.8f;
 8003554:	187b      	adds	r3, r7, r1
 8003556:	881b      	ldrh	r3, [r3, #0]
 8003558:	0018      	movs	r0, r3
 800355a:	f7fd fe6f 	bl	800123c <__aeabi_i2f>
 800355e:	1c03      	adds	r3, r0, #0
 8003560:	218e      	movs	r1, #142	@ 0x8e
 8003562:	05c9      	lsls	r1, r1, #23
 8003564:	1c18      	adds	r0, r3, #0
 8003566:	f7fd f8bd 	bl	80006e4 <__aeabi_fdiv>
 800356a:	1c03      	adds	r3, r0, #0
 800356c:	491a      	ldr	r1, [pc, #104]	@ (80035d8 <ConvertTempToUint16+0xb0>)
 800356e:	1c18      	adds	r0, r3, #0
 8003570:	f7fd fa86 	bl	8000a80 <__aeabi_fmul>
 8003574:	1c03      	adds	r3, r0, #0
 8003576:	60fb      	str	r3, [r7, #12]
    float temp_celsius = (voltage - 0.5f) / 0.01f;
 8003578:	21fc      	movs	r1, #252	@ 0xfc
 800357a:	0589      	lsls	r1, r1, #22
 800357c:	68f8      	ldr	r0, [r7, #12]
 800357e:	f7fd fbd9 	bl	8000d34 <__aeabi_fsub>
 8003582:	1c03      	adds	r3, r0, #0
 8003584:	4915      	ldr	r1, [pc, #84]	@ (80035dc <ConvertTempToUint16+0xb4>)
 8003586:	1c18      	adds	r0, r3, #0
 8003588:	f7fd f8ac 	bl	80006e4 <__aeabi_fdiv>
 800358c:	1c03      	adds	r3, r0, #0
 800358e:	617b      	str	r3, [r7, #20]

    // Optional: clip range to safe max
    if (temp_celsius < 0) temp_celsius = 0;
 8003590:	2100      	movs	r1, #0
 8003592:	6978      	ldr	r0, [r7, #20]
 8003594:	f7fc fe56 	bl	8000244 <__aeabi_fcmplt>
 8003598:	1e03      	subs	r3, r0, #0
 800359a:	d001      	beq.n	80035a0 <ConvertTempToUint16+0x78>
 800359c:	2300      	movs	r3, #0
 800359e:	617b      	str	r3, [r7, #20]
    if (temp_celsius > 6553.5f) temp_celsius = 6553.5f;
 80035a0:	490f      	ldr	r1, [pc, #60]	@ (80035e0 <ConvertTempToUint16+0xb8>)
 80035a2:	6978      	ldr	r0, [r7, #20]
 80035a4:	f7fc fe62 	bl	800026c <__aeabi_fcmpgt>
 80035a8:	1e03      	subs	r3, r0, #0
 80035aa:	d001      	beq.n	80035b0 <ConvertTempToUint16+0x88>
 80035ac:	4b0c      	ldr	r3, [pc, #48]	@ (80035e0 <ConvertTempToUint16+0xb8>)
 80035ae:	617b      	str	r3, [r7, #20]

    // Multiply by 10 to store 0.1°C resolution
    return (uint16_t)(temp_celsius * 10.0f + 0.5f);  // rounded
 80035b0:	490c      	ldr	r1, [pc, #48]	@ (80035e4 <ConvertTempToUint16+0xbc>)
 80035b2:	6978      	ldr	r0, [r7, #20]
 80035b4:	f7fd fa64 	bl	8000a80 <__aeabi_fmul>
 80035b8:	1c03      	adds	r3, r0, #0
 80035ba:	21fc      	movs	r1, #252	@ 0xfc
 80035bc:	0589      	lsls	r1, r1, #22
 80035be:	1c18      	adds	r0, r3, #0
 80035c0:	f7fc fe9e 	bl	8000300 <__aeabi_fadd>
 80035c4:	1c03      	adds	r3, r0, #0
 80035c6:	1c18      	adds	r0, r3, #0
 80035c8:	f7fc fe64 	bl	8000294 <__aeabi_f2uiz>
 80035cc:	0003      	movs	r3, r0
 80035ce:	b29b      	uxth	r3, r3
}
 80035d0:	0018      	movs	r0, r3
 80035d2:	46bd      	mov	sp, r7
 80035d4:	b006      	add	sp, #24
 80035d6:	bd80      	pop	{r7, pc}
 80035d8:	3fe66666 	.word	0x3fe66666
 80035dc:	3c23d70a 	.word	0x3c23d70a
 80035e0:	45cccc00 	.word	0x45cccc00
 80035e4:	41200000 	.word	0x41200000

080035e8 <build_can_temps>:

void build_can_temps(){
 80035e8:	b580      	push	{r7, lr}
 80035ea:	af00      	add	r7, sp, #0

	CAN_Temps.Temp1 = ConvertTempToUint16(Registers.TS1.TS1Byte.TS1_HI , Registers.TS1.TS1Byte.TS1_LO);
 80035ec:	4b16      	ldr	r3, [pc, #88]	@ (8003648 <build_can_temps+0x60>)
 80035ee:	222c      	movs	r2, #44	@ 0x2c
 80035f0:	5c9a      	ldrb	r2, [r3, r2]
 80035f2:	4b15      	ldr	r3, [pc, #84]	@ (8003648 <build_can_temps+0x60>)
 80035f4:	212d      	movs	r1, #45	@ 0x2d
 80035f6:	5c5b      	ldrb	r3, [r3, r1]
 80035f8:	0019      	movs	r1, r3
 80035fa:	0010      	movs	r0, r2
 80035fc:	f7ff ff94 	bl	8003528 <ConvertTempToUint16>
 8003600:	0003      	movs	r3, r0
 8003602:	001a      	movs	r2, r3
 8003604:	4b11      	ldr	r3, [pc, #68]	@ (800364c <build_can_temps+0x64>)
 8003606:	801a      	strh	r2, [r3, #0]
	CAN_Temps.Temp2 = ConvertTempToUint16(Registers.TS2.TS2Byte.TS2_HI , Registers.TS2.TS2Byte.TS2_LO);
 8003608:	4b0f      	ldr	r3, [pc, #60]	@ (8003648 <build_can_temps+0x60>)
 800360a:	222e      	movs	r2, #46	@ 0x2e
 800360c:	5c9a      	ldrb	r2, [r3, r2]
 800360e:	4b0e      	ldr	r3, [pc, #56]	@ (8003648 <build_can_temps+0x60>)
 8003610:	212f      	movs	r1, #47	@ 0x2f
 8003612:	5c5b      	ldrb	r3, [r3, r1]
 8003614:	0019      	movs	r1, r3
 8003616:	0010      	movs	r0, r2
 8003618:	f7ff ff86 	bl	8003528 <ConvertTempToUint16>
 800361c:	0003      	movs	r3, r0
 800361e:	001a      	movs	r2, r3
 8003620:	4b0a      	ldr	r3, [pc, #40]	@ (800364c <build_can_temps+0x64>)
 8003622:	805a      	strh	r2, [r3, #2]
	CAN_Temps.Temp3 = ConvertTempToUint16(Registers.TS3.TS3Byte.TS3_HI , Registers.TS3.TS3Byte.TS3_LO);
 8003624:	4b08      	ldr	r3, [pc, #32]	@ (8003648 <build_can_temps+0x60>)
 8003626:	2230      	movs	r2, #48	@ 0x30
 8003628:	5c9a      	ldrb	r2, [r3, r2]
 800362a:	4b07      	ldr	r3, [pc, #28]	@ (8003648 <build_can_temps+0x60>)
 800362c:	2131      	movs	r1, #49	@ 0x31
 800362e:	5c5b      	ldrb	r3, [r3, r1]
 8003630:	0019      	movs	r1, r3
 8003632:	0010      	movs	r0, r2
 8003634:	f7ff ff78 	bl	8003528 <ConvertTempToUint16>
 8003638:	0003      	movs	r3, r0
 800363a:	001a      	movs	r2, r3
 800363c:	4b03      	ldr	r3, [pc, #12]	@ (800364c <build_can_temps+0x64>)
 800363e:	809a      	strh	r2, [r3, #4]

}
 8003640:	46c0      	nop			@ (mov r8, r8)
 8003642:	46bd      	mov	sp, r7
 8003644:	bd80      	pop	{r7, pc}
 8003646:	46c0      	nop			@ (mov r8, r8)
 8003648:	200000a4 	.word	0x200000a4
 800364c:	200000dc 	.word	0x200000dc

08003650 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003650:	b580      	push	{r7, lr}
 8003652:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003654:	f000 fcd8 	bl	8004008 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003658:	f000 f858 	bl	800370c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800365c:	f000 f9d6 	bl	8003a0c <MX_GPIO_Init>
  MX_ADC1_Init();
 8003660:	f000 f89c 	bl	800379c <MX_ADC1_Init>
  MX_FDCAN2_Init();
 8003664:	f000 f904 	bl	8003870 <MX_FDCAN2_Init>
  MX_I2C3_Init();
 8003668:	f000 f990 	bl	800398c <MX_I2C3_Init>
  MX_I2C2_Init();
 800366c:	f000 f94e 	bl	800390c <MX_I2C2_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8003670:	f004 f9fa 	bl	8007a68 <osKernelInitialize>
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* creation of reg_pull */
  reg_pullHandle = osSemaphoreNew(1, 1, &reg_pull_attributes);
 8003674:	4b18      	ldr	r3, [pc, #96]	@ (80036d8 <main+0x88>)
 8003676:	001a      	movs	r2, r3
 8003678:	2101      	movs	r1, #1
 800367a:	2001      	movs	r0, #1
 800367c:	f004 faee 	bl	8007c5c <osSemaphoreNew>
 8003680:	0002      	movs	r2, r0
 8003682:	4b16      	ldr	r3, [pc, #88]	@ (80036dc <main+0x8c>)
 8003684:	601a      	str	r2, [r3, #0]

  /* creation of can_push */
  can_pushHandle = osSemaphoreNew(1, 0, &can_push_attributes);
 8003686:	4b16      	ldr	r3, [pc, #88]	@ (80036e0 <main+0x90>)
 8003688:	001a      	movs	r2, r3
 800368a:	2100      	movs	r1, #0
 800368c:	2001      	movs	r0, #1
 800368e:	f004 fae5 	bl	8007c5c <osSemaphoreNew>
 8003692:	0002      	movs	r2, r0
 8003694:	4b13      	ldr	r3, [pc, #76]	@ (80036e4 <main+0x94>)
 8003696:	601a      	str	r2, [r3, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8003698:	4a13      	ldr	r2, [pc, #76]	@ (80036e8 <main+0x98>)
 800369a:	4b14      	ldr	r3, [pc, #80]	@ (80036ec <main+0x9c>)
 800369c:	2100      	movs	r1, #0
 800369e:	0018      	movs	r0, r3
 80036a0:	f004 fa2a 	bl	8007af8 <osThreadNew>
 80036a4:	0002      	movs	r2, r0
 80036a6:	4b12      	ldr	r3, [pc, #72]	@ (80036f0 <main+0xa0>)
 80036a8:	601a      	str	r2, [r3, #0]

  /* creation of BatteryManager */
  BatteryManagerHandle = osThreadNew(Cell_Motoring_Task, NULL, &BatteryManager_attributes);
 80036aa:	4a12      	ldr	r2, [pc, #72]	@ (80036f4 <main+0xa4>)
 80036ac:	4b12      	ldr	r3, [pc, #72]	@ (80036f8 <main+0xa8>)
 80036ae:	2100      	movs	r1, #0
 80036b0:	0018      	movs	r0, r3
 80036b2:	f004 fa21 	bl	8007af8 <osThreadNew>
 80036b6:	0002      	movs	r2, r0
 80036b8:	4b10      	ldr	r3, [pc, #64]	@ (80036fc <main+0xac>)
 80036ba:	601a      	str	r2, [r3, #0]

  /* creation of CAN_Send */
  CAN_SendHandle = osThreadNew(can_send_Task, NULL, &CAN_Send_attributes);
 80036bc:	4a10      	ldr	r2, [pc, #64]	@ (8003700 <main+0xb0>)
 80036be:	4b11      	ldr	r3, [pc, #68]	@ (8003704 <main+0xb4>)
 80036c0:	2100      	movs	r1, #0
 80036c2:	0018      	movs	r0, r3
 80036c4:	f004 fa18 	bl	8007af8 <osThreadNew>
 80036c8:	0002      	movs	r2, r0
 80036ca:	4b0f      	ldr	r3, [pc, #60]	@ (8003708 <main+0xb8>)
 80036cc:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 80036ce:	f004 f9ed 	bl	8007aac <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80036d2:	46c0      	nop			@ (mov r8, r8)
 80036d4:	e7fd      	b.n	80036d2 <main+0x82>
 80036d6:	46c0      	nop			@ (mov r8, r8)
 80036d8:	0800a6a0 	.word	0x0800a6a0
 80036dc:	200002a4 	.word	0x200002a4
 80036e0:	0800a6b0 	.word	0x0800a6b0
 80036e4:	200002a8 	.word	0x200002a8
 80036e8:	0800a634 	.word	0x0800a634
 80036ec:	08003c59 	.word	0x08003c59
 80036f0:	20000298 	.word	0x20000298
 80036f4:	0800a658 	.word	0x0800a658
 80036f8:	08002f89 	.word	0x08002f89
 80036fc:	2000029c 	.word	0x2000029c
 8003700:	0800a67c 	.word	0x0800a67c
 8003704:	08002e9d 	.word	0x08002e9d
 8003708:	200002a0 	.word	0x200002a0

0800370c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800370c:	b590      	push	{r4, r7, lr}
 800370e:	b095      	sub	sp, #84	@ 0x54
 8003710:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003712:	2414      	movs	r4, #20
 8003714:	193b      	adds	r3, r7, r4
 8003716:	0018      	movs	r0, r3
 8003718:	233c      	movs	r3, #60	@ 0x3c
 800371a:	001a      	movs	r2, r3
 800371c:	2100      	movs	r1, #0
 800371e:	f006 fdf7 	bl	800a310 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003722:	1d3b      	adds	r3, r7, #4
 8003724:	0018      	movs	r0, r3
 8003726:	2310      	movs	r3, #16
 8003728:	001a      	movs	r2, r3
 800372a:	2100      	movs	r1, #0
 800372c:	f006 fdf0 	bl	800a310 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003730:	2380      	movs	r3, #128	@ 0x80
 8003732:	009b      	lsls	r3, r3, #2
 8003734:	0018      	movs	r0, r3
 8003736:	f003 f9b7 	bl	8006aa8 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800373a:	193b      	adds	r3, r7, r4
 800373c:	2202      	movs	r2, #2
 800373e:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003740:	193b      	adds	r3, r7, r4
 8003742:	2280      	movs	r2, #128	@ 0x80
 8003744:	0052      	lsls	r2, r2, #1
 8003746:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8003748:	193b      	adds	r3, r7, r4
 800374a:	2200      	movs	r2, #0
 800374c:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800374e:	193b      	adds	r3, r7, r4
 8003750:	2240      	movs	r2, #64	@ 0x40
 8003752:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8003754:	193b      	adds	r3, r7, r4
 8003756:	2200      	movs	r2, #0
 8003758:	621a      	str	r2, [r3, #32]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800375a:	193b      	adds	r3, r7, r4
 800375c:	0018      	movs	r0, r3
 800375e:	f003 f9e3 	bl	8006b28 <HAL_RCC_OscConfig>
 8003762:	1e03      	subs	r3, r0, #0
 8003764:	d001      	beq.n	800376a <SystemClock_Config+0x5e>
  {
    Error_Handler();
 8003766:	f000 fa7f 	bl	8003c68 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800376a:	1d3b      	adds	r3, r7, #4
 800376c:	2207      	movs	r2, #7
 800376e:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8003770:	1d3b      	adds	r3, r7, #4
 8003772:	2200      	movs	r2, #0
 8003774:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003776:	1d3b      	adds	r3, r7, #4
 8003778:	2200      	movs	r2, #0
 800377a:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800377c:	1d3b      	adds	r3, r7, #4
 800377e:	2200      	movs	r2, #0
 8003780:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8003782:	1d3b      	adds	r3, r7, #4
 8003784:	2100      	movs	r1, #0
 8003786:	0018      	movs	r0, r3
 8003788:	f003 fd2e 	bl	80071e8 <HAL_RCC_ClockConfig>
 800378c:	1e03      	subs	r3, r0, #0
 800378e:	d001      	beq.n	8003794 <SystemClock_Config+0x88>
  {
    Error_Handler();
 8003790:	f000 fa6a 	bl	8003c68 <Error_Handler>
  }
}
 8003794:	46c0      	nop			@ (mov r8, r8)
 8003796:	46bd      	mov	sp, r7
 8003798:	b015      	add	sp, #84	@ 0x54
 800379a:	bd90      	pop	{r4, r7, pc}

0800379c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800379c:	b580      	push	{r7, lr}
 800379e:	b084      	sub	sp, #16
 80037a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80037a2:	1d3b      	adds	r3, r7, #4
 80037a4:	0018      	movs	r0, r3
 80037a6:	230c      	movs	r3, #12
 80037a8:	001a      	movs	r2, r3
 80037aa:	2100      	movs	r1, #0
 80037ac:	f006 fdb0 	bl	800a310 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80037b0:	4b2d      	ldr	r3, [pc, #180]	@ (8003868 <MX_ADC1_Init+0xcc>)
 80037b2:	4a2e      	ldr	r2, [pc, #184]	@ (800386c <MX_ADC1_Init+0xd0>)
 80037b4:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80037b6:	4b2c      	ldr	r3, [pc, #176]	@ (8003868 <MX_ADC1_Init+0xcc>)
 80037b8:	2280      	movs	r2, #128	@ 0x80
 80037ba:	05d2      	lsls	r2, r2, #23
 80037bc:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80037be:	4b2a      	ldr	r3, [pc, #168]	@ (8003868 <MX_ADC1_Init+0xcc>)
 80037c0:	2200      	movs	r2, #0
 80037c2:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80037c4:	4b28      	ldr	r3, [pc, #160]	@ (8003868 <MX_ADC1_Init+0xcc>)
 80037c6:	2200      	movs	r2, #0
 80037c8:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80037ca:	4b27      	ldr	r3, [pc, #156]	@ (8003868 <MX_ADC1_Init+0xcc>)
 80037cc:	2200      	movs	r2, #0
 80037ce:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80037d0:	4b25      	ldr	r3, [pc, #148]	@ (8003868 <MX_ADC1_Init+0xcc>)
 80037d2:	2204      	movs	r2, #4
 80037d4:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80037d6:	4b24      	ldr	r3, [pc, #144]	@ (8003868 <MX_ADC1_Init+0xcc>)
 80037d8:	2200      	movs	r2, #0
 80037da:	761a      	strb	r2, [r3, #24]
  hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 80037dc:	4b22      	ldr	r3, [pc, #136]	@ (8003868 <MX_ADC1_Init+0xcc>)
 80037de:	2200      	movs	r2, #0
 80037e0:	765a      	strb	r2, [r3, #25]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80037e2:	4b21      	ldr	r3, [pc, #132]	@ (8003868 <MX_ADC1_Init+0xcc>)
 80037e4:	2200      	movs	r2, #0
 80037e6:	769a      	strb	r2, [r3, #26]
  hadc1.Init.NbrOfConversion = 1;
 80037e8:	4b1f      	ldr	r3, [pc, #124]	@ (8003868 <MX_ADC1_Init+0xcc>)
 80037ea:	2201      	movs	r2, #1
 80037ec:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80037ee:	4b1e      	ldr	r3, [pc, #120]	@ (8003868 <MX_ADC1_Init+0xcc>)
 80037f0:	2220      	movs	r2, #32
 80037f2:	2100      	movs	r1, #0
 80037f4:	5499      	strb	r1, [r3, r2]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80037f6:	4b1c      	ldr	r3, [pc, #112]	@ (8003868 <MX_ADC1_Init+0xcc>)
 80037f8:	2200      	movs	r2, #0
 80037fa:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80037fc:	4b1a      	ldr	r3, [pc, #104]	@ (8003868 <MX_ADC1_Init+0xcc>)
 80037fe:	2200      	movs	r2, #0
 8003800:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8003802:	4b19      	ldr	r3, [pc, #100]	@ (8003868 <MX_ADC1_Init+0xcc>)
 8003804:	222c      	movs	r2, #44	@ 0x2c
 8003806:	2100      	movs	r1, #0
 8003808:	5499      	strb	r1, [r3, r2]
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800380a:	4b17      	ldr	r3, [pc, #92]	@ (8003868 <MX_ADC1_Init+0xcc>)
 800380c:	2200      	movs	r2, #0
 800380e:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_1CYCLE_5;
 8003810:	4b15      	ldr	r3, [pc, #84]	@ (8003868 <MX_ADC1_Init+0xcc>)
 8003812:	2200      	movs	r2, #0
 8003814:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_1CYCLE_5;
 8003816:	4b14      	ldr	r3, [pc, #80]	@ (8003868 <MX_ADC1_Init+0xcc>)
 8003818:	2200      	movs	r2, #0
 800381a:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc1.Init.OversamplingMode = DISABLE;
 800381c:	4b12      	ldr	r3, [pc, #72]	@ (8003868 <MX_ADC1_Init+0xcc>)
 800381e:	223c      	movs	r2, #60	@ 0x3c
 8003820:	2100      	movs	r1, #0
 8003822:	5499      	strb	r1, [r3, r2]
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 8003824:	4b10      	ldr	r3, [pc, #64]	@ (8003868 <MX_ADC1_Init+0xcc>)
 8003826:	2200      	movs	r2, #0
 8003828:	64da      	str	r2, [r3, #76]	@ 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800382a:	4b0f      	ldr	r3, [pc, #60]	@ (8003868 <MX_ADC1_Init+0xcc>)
 800382c:	0018      	movs	r0, r3
 800382e:	f000 fd85 	bl	800433c <HAL_ADC_Init>
 8003832:	1e03      	subs	r3, r0, #0
 8003834:	d001      	beq.n	800383a <MX_ADC1_Init+0x9e>
  {
    Error_Handler();
 8003836:	f000 fa17 	bl	8003c68 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 800383a:	1d3b      	adds	r3, r7, #4
 800383c:	2201      	movs	r2, #1
 800383e:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8003840:	1d3b      	adds	r3, r7, #4
 8003842:	2200      	movs	r2, #0
 8003844:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 8003846:	1d3b      	adds	r3, r7, #4
 8003848:	2200      	movs	r2, #0
 800384a:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800384c:	1d3a      	adds	r2, r7, #4
 800384e:	4b06      	ldr	r3, [pc, #24]	@ (8003868 <MX_ADC1_Init+0xcc>)
 8003850:	0011      	movs	r1, r2
 8003852:	0018      	movs	r0, r3
 8003854:	f000 ff1a 	bl	800468c <HAL_ADC_ConfigChannel>
 8003858:	1e03      	subs	r3, r0, #0
 800385a:	d001      	beq.n	8003860 <MX_ADC1_Init+0xc4>
  {
    Error_Handler();
 800385c:	f000 fa04 	bl	8003c68 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8003860:	46c0      	nop			@ (mov r8, r8)
 8003862:	46bd      	mov	sp, r7
 8003864:	b004      	add	sp, #16
 8003866:	bd80      	pop	{r7, pc}
 8003868:	20000128 	.word	0x20000128
 800386c:	40012400 	.word	0x40012400

08003870 <MX_FDCAN2_Init>:
  * @brief FDCAN2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN2_Init(void)
{
 8003870:	b580      	push	{r7, lr}
 8003872:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN2_Init 0 */

  /* USER CODE BEGIN FDCAN2_Init 1 */

  /* USER CODE END FDCAN2_Init 1 */
  hfdcan2.Instance = FDCAN2;
 8003874:	4b23      	ldr	r3, [pc, #140]	@ (8003904 <MX_FDCAN2_Init+0x94>)
 8003876:	4a24      	ldr	r2, [pc, #144]	@ (8003908 <MX_FDCAN2_Init+0x98>)
 8003878:	601a      	str	r2, [r3, #0]
  hfdcan2.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 800387a:	4b22      	ldr	r3, [pc, #136]	@ (8003904 <MX_FDCAN2_Init+0x94>)
 800387c:	2200      	movs	r2, #0
 800387e:	605a      	str	r2, [r3, #4]
  hfdcan2.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8003880:	4b20      	ldr	r3, [pc, #128]	@ (8003904 <MX_FDCAN2_Init+0x94>)
 8003882:	2200      	movs	r2, #0
 8003884:	609a      	str	r2, [r3, #8]
  hfdcan2.Init.Mode = FDCAN_MODE_EXTERNAL_LOOPBACK;
 8003886:	4b1f      	ldr	r3, [pc, #124]	@ (8003904 <MX_FDCAN2_Init+0x94>)
 8003888:	2204      	movs	r2, #4
 800388a:	60da      	str	r2, [r3, #12]
  hfdcan2.Init.AutoRetransmission = DISABLE;
 800388c:	4b1d      	ldr	r3, [pc, #116]	@ (8003904 <MX_FDCAN2_Init+0x94>)
 800388e:	2200      	movs	r2, #0
 8003890:	741a      	strb	r2, [r3, #16]
  hfdcan2.Init.TransmitPause = DISABLE;
 8003892:	4b1c      	ldr	r3, [pc, #112]	@ (8003904 <MX_FDCAN2_Init+0x94>)
 8003894:	2200      	movs	r2, #0
 8003896:	745a      	strb	r2, [r3, #17]
  hfdcan2.Init.ProtocolException = DISABLE;
 8003898:	4b1a      	ldr	r3, [pc, #104]	@ (8003904 <MX_FDCAN2_Init+0x94>)
 800389a:	2200      	movs	r2, #0
 800389c:	749a      	strb	r2, [r3, #18]
  hfdcan2.Init.NominalPrescaler = 16;
 800389e:	4b19      	ldr	r3, [pc, #100]	@ (8003904 <MX_FDCAN2_Init+0x94>)
 80038a0:	2210      	movs	r2, #16
 80038a2:	615a      	str	r2, [r3, #20]
  hfdcan2.Init.NominalSyncJumpWidth = 1;
 80038a4:	4b17      	ldr	r3, [pc, #92]	@ (8003904 <MX_FDCAN2_Init+0x94>)
 80038a6:	2201      	movs	r2, #1
 80038a8:	619a      	str	r2, [r3, #24]
  hfdcan2.Init.NominalTimeSeg1 = 1;
 80038aa:	4b16      	ldr	r3, [pc, #88]	@ (8003904 <MX_FDCAN2_Init+0x94>)
 80038ac:	2201      	movs	r2, #1
 80038ae:	61da      	str	r2, [r3, #28]
  hfdcan2.Init.NominalTimeSeg2 = 1;
 80038b0:	4b14      	ldr	r3, [pc, #80]	@ (8003904 <MX_FDCAN2_Init+0x94>)
 80038b2:	2201      	movs	r2, #1
 80038b4:	621a      	str	r2, [r3, #32]
  hfdcan2.Init.DataPrescaler = 1;
 80038b6:	4b13      	ldr	r3, [pc, #76]	@ (8003904 <MX_FDCAN2_Init+0x94>)
 80038b8:	2201      	movs	r2, #1
 80038ba:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan2.Init.DataSyncJumpWidth = 1;
 80038bc:	4b11      	ldr	r3, [pc, #68]	@ (8003904 <MX_FDCAN2_Init+0x94>)
 80038be:	2201      	movs	r2, #1
 80038c0:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan2.Init.DataTimeSeg1 = 1;
 80038c2:	4b10      	ldr	r3, [pc, #64]	@ (8003904 <MX_FDCAN2_Init+0x94>)
 80038c4:	2201      	movs	r2, #1
 80038c6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan2.Init.DataTimeSeg2 = 1;
 80038c8:	4b0e      	ldr	r3, [pc, #56]	@ (8003904 <MX_FDCAN2_Init+0x94>)
 80038ca:	2201      	movs	r2, #1
 80038cc:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan2.Init.StdFiltersNbr = 0;
 80038ce:	4b0d      	ldr	r3, [pc, #52]	@ (8003904 <MX_FDCAN2_Init+0x94>)
 80038d0:	2200      	movs	r2, #0
 80038d2:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan2.Init.ExtFiltersNbr = 0;
 80038d4:	4b0b      	ldr	r3, [pc, #44]	@ (8003904 <MX_FDCAN2_Init+0x94>)
 80038d6:	2200      	movs	r2, #0
 80038d8:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan2.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 80038da:	4b0a      	ldr	r3, [pc, #40]	@ (8003904 <MX_FDCAN2_Init+0x94>)
 80038dc:	2200      	movs	r2, #0
 80038de:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_FDCAN_Init(&hfdcan2) != HAL_OK)
 80038e0:	4b08      	ldr	r3, [pc, #32]	@ (8003904 <MX_FDCAN2_Init+0x94>)
 80038e2:	0018      	movs	r0, r3
 80038e4:	f001 f988 	bl	8004bf8 <HAL_FDCAN_Init>
 80038e8:	1e03      	subs	r3, r0, #0
 80038ea:	d001      	beq.n	80038f0 <MX_FDCAN2_Init+0x80>
  {
    Error_Handler();
 80038ec:	f000 f9bc 	bl	8003c68 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN2_Init 2 */
  HAL_FDCAN_ActivateNotification(&hfdcan2, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0);
 80038f0:	4b04      	ldr	r3, [pc, #16]	@ (8003904 <MX_FDCAN2_Init+0x94>)
 80038f2:	2200      	movs	r2, #0
 80038f4:	2101      	movs	r1, #1
 80038f6:	0018      	movs	r0, r3
 80038f8:	f001 fc40 	bl	800517c <HAL_FDCAN_ActivateNotification>
  /* USER CODE END FDCAN2_Init 2 */

}
 80038fc:	46c0      	nop			@ (mov r8, r8)
 80038fe:	46bd      	mov	sp, r7
 8003900:	bd80      	pop	{r7, pc}
 8003902:	46c0      	nop			@ (mov r8, r8)
 8003904:	2000018c 	.word	0x2000018c
 8003908:	40006800 	.word	0x40006800

0800390c <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 800390c:	b580      	push	{r7, lr}
 800390e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8003910:	4b1b      	ldr	r3, [pc, #108]	@ (8003980 <MX_I2C2_Init+0x74>)
 8003912:	4a1c      	ldr	r2, [pc, #112]	@ (8003984 <MX_I2C2_Init+0x78>)
 8003914:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x00503D58;
 8003916:	4b1a      	ldr	r3, [pc, #104]	@ (8003980 <MX_I2C2_Init+0x74>)
 8003918:	4a1b      	ldr	r2, [pc, #108]	@ (8003988 <MX_I2C2_Init+0x7c>)
 800391a:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 800391c:	4b18      	ldr	r3, [pc, #96]	@ (8003980 <MX_I2C2_Init+0x74>)
 800391e:	2200      	movs	r2, #0
 8003920:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003922:	4b17      	ldr	r3, [pc, #92]	@ (8003980 <MX_I2C2_Init+0x74>)
 8003924:	2201      	movs	r2, #1
 8003926:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003928:	4b15      	ldr	r3, [pc, #84]	@ (8003980 <MX_I2C2_Init+0x74>)
 800392a:	2200      	movs	r2, #0
 800392c:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 800392e:	4b14      	ldr	r3, [pc, #80]	@ (8003980 <MX_I2C2_Init+0x74>)
 8003930:	2200      	movs	r2, #0
 8003932:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8003934:	4b12      	ldr	r3, [pc, #72]	@ (8003980 <MX_I2C2_Init+0x74>)
 8003936:	2200      	movs	r2, #0
 8003938:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800393a:	4b11      	ldr	r3, [pc, #68]	@ (8003980 <MX_I2C2_Init+0x74>)
 800393c:	2200      	movs	r2, #0
 800393e:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003940:	4b0f      	ldr	r3, [pc, #60]	@ (8003980 <MX_I2C2_Init+0x74>)
 8003942:	2200      	movs	r2, #0
 8003944:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8003946:	4b0e      	ldr	r3, [pc, #56]	@ (8003980 <MX_I2C2_Init+0x74>)
 8003948:	0018      	movs	r0, r3
 800394a:	f002 f915 	bl	8005b78 <HAL_I2C_Init>
 800394e:	1e03      	subs	r3, r0, #0
 8003950:	d001      	beq.n	8003956 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8003952:	f000 f989 	bl	8003c68 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8003956:	4b0a      	ldr	r3, [pc, #40]	@ (8003980 <MX_I2C2_Init+0x74>)
 8003958:	2100      	movs	r1, #0
 800395a:	0018      	movs	r0, r3
 800395c:	f003 f80c 	bl	8006978 <HAL_I2CEx_ConfigAnalogFilter>
 8003960:	1e03      	subs	r3, r0, #0
 8003962:	d001      	beq.n	8003968 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8003964:	f000 f980 	bl	8003c68 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8003968:	4b05      	ldr	r3, [pc, #20]	@ (8003980 <MX_I2C2_Init+0x74>)
 800396a:	2100      	movs	r1, #0
 800396c:	0018      	movs	r0, r3
 800396e:	f003 f84f 	bl	8006a10 <HAL_I2CEx_ConfigDigitalFilter>
 8003972:	1e03      	subs	r3, r0, #0
 8003974:	d001      	beq.n	800397a <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8003976:	f000 f977 	bl	8003c68 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 800397a:	46c0      	nop			@ (mov r8, r8)
 800397c:	46bd      	mov	sp, r7
 800397e:	bd80      	pop	{r7, pc}
 8003980:	200001f0 	.word	0x200001f0
 8003984:	40005800 	.word	0x40005800
 8003988:	00503d58 	.word	0x00503d58

0800398c <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 800398c:	b580      	push	{r7, lr}
 800398e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8003990:	4b1b      	ldr	r3, [pc, #108]	@ (8003a00 <MX_I2C3_Init+0x74>)
 8003992:	4a1c      	ldr	r2, [pc, #112]	@ (8003a04 <MX_I2C3_Init+0x78>)
 8003994:	601a      	str	r2, [r3, #0]
  hi2c3.Init.Timing = 0x00503D58;
 8003996:	4b1a      	ldr	r3, [pc, #104]	@ (8003a00 <MX_I2C3_Init+0x74>)
 8003998:	4a1b      	ldr	r2, [pc, #108]	@ (8003a08 <MX_I2C3_Init+0x7c>)
 800399a:	605a      	str	r2, [r3, #4]
  hi2c3.Init.OwnAddress1 = 0;
 800399c:	4b18      	ldr	r3, [pc, #96]	@ (8003a00 <MX_I2C3_Init+0x74>)
 800399e:	2200      	movs	r2, #0
 80039a0:	609a      	str	r2, [r3, #8]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80039a2:	4b17      	ldr	r3, [pc, #92]	@ (8003a00 <MX_I2C3_Init+0x74>)
 80039a4:	2201      	movs	r2, #1
 80039a6:	60da      	str	r2, [r3, #12]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80039a8:	4b15      	ldr	r3, [pc, #84]	@ (8003a00 <MX_I2C3_Init+0x74>)
 80039aa:	2200      	movs	r2, #0
 80039ac:	611a      	str	r2, [r3, #16]
  hi2c3.Init.OwnAddress2 = 0;
 80039ae:	4b14      	ldr	r3, [pc, #80]	@ (8003a00 <MX_I2C3_Init+0x74>)
 80039b0:	2200      	movs	r2, #0
 80039b2:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80039b4:	4b12      	ldr	r3, [pc, #72]	@ (8003a00 <MX_I2C3_Init+0x74>)
 80039b6:	2200      	movs	r2, #0
 80039b8:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80039ba:	4b11      	ldr	r3, [pc, #68]	@ (8003a00 <MX_I2C3_Init+0x74>)
 80039bc:	2200      	movs	r2, #0
 80039be:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80039c0:	4b0f      	ldr	r3, [pc, #60]	@ (8003a00 <MX_I2C3_Init+0x74>)
 80039c2:	2200      	movs	r2, #0
 80039c4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 80039c6:	4b0e      	ldr	r3, [pc, #56]	@ (8003a00 <MX_I2C3_Init+0x74>)
 80039c8:	0018      	movs	r0, r3
 80039ca:	f002 f8d5 	bl	8005b78 <HAL_I2C_Init>
 80039ce:	1e03      	subs	r3, r0, #0
 80039d0:	d001      	beq.n	80039d6 <MX_I2C3_Init+0x4a>
  {
    Error_Handler();
 80039d2:	f000 f949 	bl	8003c68 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80039d6:	4b0a      	ldr	r3, [pc, #40]	@ (8003a00 <MX_I2C3_Init+0x74>)
 80039d8:	2100      	movs	r1, #0
 80039da:	0018      	movs	r0, r3
 80039dc:	f002 ffcc 	bl	8006978 <HAL_I2CEx_ConfigAnalogFilter>
 80039e0:	1e03      	subs	r3, r0, #0
 80039e2:	d001      	beq.n	80039e8 <MX_I2C3_Init+0x5c>
  {
    Error_Handler();
 80039e4:	f000 f940 	bl	8003c68 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 80039e8:	4b05      	ldr	r3, [pc, #20]	@ (8003a00 <MX_I2C3_Init+0x74>)
 80039ea:	2100      	movs	r1, #0
 80039ec:	0018      	movs	r0, r3
 80039ee:	f003 f80f 	bl	8006a10 <HAL_I2CEx_ConfigDigitalFilter>
 80039f2:	1e03      	subs	r3, r0, #0
 80039f4:	d001      	beq.n	80039fa <MX_I2C3_Init+0x6e>
  {
    Error_Handler();
 80039f6:	f000 f937 	bl	8003c68 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 80039fa:	46c0      	nop			@ (mov r8, r8)
 80039fc:	46bd      	mov	sp, r7
 80039fe:	bd80      	pop	{r7, pc}
 8003a00:	20000244 	.word	0x20000244
 8003a04:	40008800 	.word	0x40008800
 8003a08:	00503d58 	.word	0x00503d58

08003a0c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003a0c:	b590      	push	{r4, r7, lr}
 8003a0e:	b08b      	sub	sp, #44	@ 0x2c
 8003a10:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003a12:	2414      	movs	r4, #20
 8003a14:	193b      	adds	r3, r7, r4
 8003a16:	0018      	movs	r0, r3
 8003a18:	2314      	movs	r3, #20
 8003a1a:	001a      	movs	r2, r3
 8003a1c:	2100      	movs	r1, #0
 8003a1e:	f006 fc77 	bl	800a310 <memset>
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003a22:	4b85      	ldr	r3, [pc, #532]	@ (8003c38 <MX_GPIO_Init+0x22c>)
 8003a24:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003a26:	4b84      	ldr	r3, [pc, #528]	@ (8003c38 <MX_GPIO_Init+0x22c>)
 8003a28:	2104      	movs	r1, #4
 8003a2a:	430a      	orrs	r2, r1
 8003a2c:	635a      	str	r2, [r3, #52]	@ 0x34
 8003a2e:	4b82      	ldr	r3, [pc, #520]	@ (8003c38 <MX_GPIO_Init+0x22c>)
 8003a30:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003a32:	2204      	movs	r2, #4
 8003a34:	4013      	ands	r3, r2
 8003a36:	613b      	str	r3, [r7, #16]
 8003a38:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8003a3a:	4b7f      	ldr	r3, [pc, #508]	@ (8003c38 <MX_GPIO_Init+0x22c>)
 8003a3c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003a3e:	4b7e      	ldr	r3, [pc, #504]	@ (8003c38 <MX_GPIO_Init+0x22c>)
 8003a40:	2120      	movs	r1, #32
 8003a42:	430a      	orrs	r2, r1
 8003a44:	635a      	str	r2, [r3, #52]	@ 0x34
 8003a46:	4b7c      	ldr	r3, [pc, #496]	@ (8003c38 <MX_GPIO_Init+0x22c>)
 8003a48:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003a4a:	2220      	movs	r2, #32
 8003a4c:	4013      	ands	r3, r2
 8003a4e:	60fb      	str	r3, [r7, #12]
 8003a50:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003a52:	4b79      	ldr	r3, [pc, #484]	@ (8003c38 <MX_GPIO_Init+0x22c>)
 8003a54:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003a56:	4b78      	ldr	r3, [pc, #480]	@ (8003c38 <MX_GPIO_Init+0x22c>)
 8003a58:	2101      	movs	r1, #1
 8003a5a:	430a      	orrs	r2, r1
 8003a5c:	635a      	str	r2, [r3, #52]	@ 0x34
 8003a5e:	4b76      	ldr	r3, [pc, #472]	@ (8003c38 <MX_GPIO_Init+0x22c>)
 8003a60:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003a62:	2201      	movs	r2, #1
 8003a64:	4013      	ands	r3, r2
 8003a66:	60bb      	str	r3, [r7, #8]
 8003a68:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003a6a:	4b73      	ldr	r3, [pc, #460]	@ (8003c38 <MX_GPIO_Init+0x22c>)
 8003a6c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003a6e:	4b72      	ldr	r3, [pc, #456]	@ (8003c38 <MX_GPIO_Init+0x22c>)
 8003a70:	2102      	movs	r1, #2
 8003a72:	430a      	orrs	r2, r1
 8003a74:	635a      	str	r2, [r3, #52]	@ 0x34
 8003a76:	4b70      	ldr	r3, [pc, #448]	@ (8003c38 <MX_GPIO_Init+0x22c>)
 8003a78:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003a7a:	2202      	movs	r2, #2
 8003a7c:	4013      	ands	r3, r2
 8003a7e:	607b      	str	r3, [r7, #4]
 8003a80:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, BalanceEnableCell0_Pin|BalanceEnableCell1_Pin|BMS_BOOT_Pin, GPIO_PIN_RESET);
 8003a82:	496e      	ldr	r1, [pc, #440]	@ (8003c3c <MX_GPIO_Init+0x230>)
 8003a84:	4b6e      	ldr	r3, [pc, #440]	@ (8003c40 <MX_GPIO_Init+0x234>)
 8003a86:	2200      	movs	r2, #0
 8003a88:	0018      	movs	r0, r3
 8003a8a:	f002 f83d 	bl	8005b08 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, BalanceEnableCell2_Pin|BalanceEnableCell3_Pin|BalanceEnableCell4_Pin|BalanceEnableCell5_Pin
 8003a8e:	496d      	ldr	r1, [pc, #436]	@ (8003c44 <MX_GPIO_Init+0x238>)
 8003a90:	23a0      	movs	r3, #160	@ 0xa0
 8003a92:	05db      	lsls	r3, r3, #23
 8003a94:	2200      	movs	r2, #0
 8003a96:	0018      	movs	r0, r3
 8003a98:	f002 f836 	bl	8005b08 <HAL_GPIO_WritePin>
                          |BalanceEnableCell6_Pin|BalanceEnableCell7_Pin|BalanceEnableCell10_Pin|BalanceEnableCell11_Pin
                          |BalanceEnableCell12_Pin|BalanceEnableCell13_Pin|BalanceEnableCell14_Pin|YELLOW_LED_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, BalanceEnableCell8_Pin|BalanceEnableCell9_Pin|RED_LED_Pin, GPIO_PIN_RESET);
 8003a9c:	496a      	ldr	r1, [pc, #424]	@ (8003c48 <MX_GPIO_Init+0x23c>)
 8003a9e:	4b6b      	ldr	r3, [pc, #428]	@ (8003c4c <MX_GPIO_Init+0x240>)
 8003aa0:	2200      	movs	r2, #0
 8003aa2:	0018      	movs	r0, r3
 8003aa4:	f002 f830 	bl	8005b08 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : BalanceEnableCell0_Pin BalanceEnableCell1_Pin */
  GPIO_InitStruct.Pin = BalanceEnableCell0_Pin|BalanceEnableCell1_Pin;
 8003aa8:	193b      	adds	r3, r7, r4
 8003aaa:	22c0      	movs	r2, #192	@ 0xc0
 8003aac:	0212      	lsls	r2, r2, #8
 8003aae:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003ab0:	193b      	adds	r3, r7, r4
 8003ab2:	2201      	movs	r2, #1
 8003ab4:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003ab6:	193b      	adds	r3, r7, r4
 8003ab8:	2201      	movs	r2, #1
 8003aba:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003abc:	193b      	adds	r3, r7, r4
 8003abe:	2200      	movs	r2, #0
 8003ac0:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003ac2:	193b      	adds	r3, r7, r4
 8003ac4:	4a5e      	ldr	r2, [pc, #376]	@ (8003c40 <MX_GPIO_Init+0x234>)
 8003ac6:	0019      	movs	r1, r3
 8003ac8:	0010      	movs	r0, r2
 8003aca:	f001 feb1 	bl	8005830 <HAL_GPIO_Init>

  /*Configure GPIO pin : PF1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8003ace:	193b      	adds	r3, r7, r4
 8003ad0:	2202      	movs	r2, #2
 8003ad2:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003ad4:	193b      	adds	r3, r7, r4
 8003ad6:	2202      	movs	r2, #2
 8003ad8:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ada:	193b      	adds	r3, r7, r4
 8003adc:	2200      	movs	r2, #0
 8003ade:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003ae0:	193b      	adds	r3, r7, r4
 8003ae2:	2200      	movs	r2, #0
 8003ae4:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Alternate = GPIO_AF0_OSC;
 8003ae6:	193b      	adds	r3, r7, r4
 8003ae8:	2200      	movs	r2, #0
 8003aea:	611a      	str	r2, [r3, #16]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8003aec:	193b      	adds	r3, r7, r4
 8003aee:	4a58      	ldr	r2, [pc, #352]	@ (8003c50 <MX_GPIO_Init+0x244>)
 8003af0:	0019      	movs	r1, r3
 8003af2:	0010      	movs	r0, r2
 8003af4:	f001 fe9c 	bl	8005830 <HAL_GPIO_Init>

  /*Configure GPIO pins : BalanceEnableCell2_Pin BalanceEnableCell3_Pin BalanceEnableCell4_Pin BalanceEnableCell5_Pin
                           BalanceEnableCell6_Pin BalanceEnableCell7_Pin BalanceEnableCell10_Pin BalanceEnableCell11_Pin
                           BalanceEnableCell13_Pin YELLOW_LED_Pin */
  GPIO_InitStruct.Pin = BalanceEnableCell2_Pin|BalanceEnableCell3_Pin|BalanceEnableCell4_Pin|BalanceEnableCell5_Pin
 8003af8:	193b      	adds	r3, r7, r4
 8003afa:	4a56      	ldr	r2, [pc, #344]	@ (8003c54 <MX_GPIO_Init+0x248>)
 8003afc:	601a      	str	r2, [r3, #0]
                          |BalanceEnableCell6_Pin|BalanceEnableCell7_Pin|BalanceEnableCell10_Pin|BalanceEnableCell11_Pin
                          |BalanceEnableCell13_Pin|YELLOW_LED_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003afe:	193b      	adds	r3, r7, r4
 8003b00:	2201      	movs	r2, #1
 8003b02:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003b04:	193b      	adds	r3, r7, r4
 8003b06:	2201      	movs	r2, #1
 8003b08:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003b0a:	193b      	adds	r3, r7, r4
 8003b0c:	2200      	movs	r2, #0
 8003b0e:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003b10:	193a      	adds	r2, r7, r4
 8003b12:	23a0      	movs	r3, #160	@ 0xa0
 8003b14:	05db      	lsls	r3, r3, #23
 8003b16:	0011      	movs	r1, r2
 8003b18:	0018      	movs	r0, r3
 8003b1a:	f001 fe89 	bl	8005830 <HAL_GPIO_Init>

  /*Configure GPIO pins : BalanceEnableCell8_Pin RED_LED_Pin */
  GPIO_InitStruct.Pin = BalanceEnableCell8_Pin|RED_LED_Pin;
 8003b1e:	193b      	adds	r3, r7, r4
 8003b20:	2224      	movs	r2, #36	@ 0x24
 8003b22:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003b24:	193b      	adds	r3, r7, r4
 8003b26:	2201      	movs	r2, #1
 8003b28:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003b2a:	193b      	adds	r3, r7, r4
 8003b2c:	2201      	movs	r2, #1
 8003b2e:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003b30:	193b      	adds	r3, r7, r4
 8003b32:	2200      	movs	r2, #0
 8003b34:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003b36:	193b      	adds	r3, r7, r4
 8003b38:	4a44      	ldr	r2, [pc, #272]	@ (8003c4c <MX_GPIO_Init+0x240>)
 8003b3a:	0019      	movs	r1, r3
 8003b3c:	0010      	movs	r0, r2
 8003b3e:	f001 fe77 	bl	8005830 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB10 PB11 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8003b42:	0021      	movs	r1, r4
 8003b44:	187b      	adds	r3, r7, r1
 8003b46:	22c0      	movs	r2, #192	@ 0xc0
 8003b48:	0112      	lsls	r2, r2, #4
 8003b4a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b4c:	000c      	movs	r4, r1
 8003b4e:	193b      	adds	r3, r7, r4
 8003b50:	2202      	movs	r2, #2
 8003b52:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b54:	193b      	adds	r3, r7, r4
 8003b56:	2200      	movs	r2, #0
 8003b58:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003b5a:	193b      	adds	r3, r7, r4
 8003b5c:	2200      	movs	r2, #0
 8003b5e:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Alternate = GPIO_AF4_USART3;
 8003b60:	193b      	adds	r3, r7, r4
 8003b62:	2204      	movs	r2, #4
 8003b64:	611a      	str	r2, [r3, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003b66:	193b      	adds	r3, r7, r4
 8003b68:	4a38      	ldr	r2, [pc, #224]	@ (8003c4c <MX_GPIO_Init+0x240>)
 8003b6a:	0019      	movs	r1, r3
 8003b6c:	0010      	movs	r0, r2
 8003b6e:	f001 fe5f 	bl	8005830 <HAL_GPIO_Init>

  /*Configure GPIO pin : BalanceEnableCell9_Pin */
  GPIO_InitStruct.Pin = BalanceEnableCell9_Pin;
 8003b72:	0021      	movs	r1, r4
 8003b74:	187b      	adds	r3, r7, r1
 8003b76:	2280      	movs	r2, #128	@ 0x80
 8003b78:	0152      	lsls	r2, r2, #5
 8003b7a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003b7c:	000c      	movs	r4, r1
 8003b7e:	193b      	adds	r3, r7, r4
 8003b80:	2201      	movs	r2, #1
 8003b82:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b84:	193b      	adds	r3, r7, r4
 8003b86:	2200      	movs	r2, #0
 8003b88:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003b8a:	193b      	adds	r3, r7, r4
 8003b8c:	2200      	movs	r2, #0
 8003b8e:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(BalanceEnableCell9_GPIO_Port, &GPIO_InitStruct);
 8003b90:	193b      	adds	r3, r7, r4
 8003b92:	4a2e      	ldr	r2, [pc, #184]	@ (8003c4c <MX_GPIO_Init+0x240>)
 8003b94:	0019      	movs	r1, r3
 8003b96:	0010      	movs	r0, r2
 8003b98:	f001 fe4a 	bl	8005830 <HAL_GPIO_Init>

  /*Configure GPIO pin : BMS_ALERT_Pin */
  GPIO_InitStruct.Pin = BMS_ALERT_Pin;
 8003b9c:	0021      	movs	r1, r4
 8003b9e:	187b      	adds	r3, r7, r1
 8003ba0:	2280      	movs	r2, #128	@ 0x80
 8003ba2:	0212      	lsls	r2, r2, #8
 8003ba4:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003ba6:	000c      	movs	r4, r1
 8003ba8:	193b      	adds	r3, r7, r4
 8003baa:	2200      	movs	r2, #0
 8003bac:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8003bae:	193b      	adds	r3, r7, r4
 8003bb0:	2202      	movs	r2, #2
 8003bb2:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(BMS_ALERT_GPIO_Port, &GPIO_InitStruct);
 8003bb4:	193b      	adds	r3, r7, r4
 8003bb6:	4a25      	ldr	r2, [pc, #148]	@ (8003c4c <MX_GPIO_Init+0x240>)
 8003bb8:	0019      	movs	r1, r3
 8003bba:	0010      	movs	r0, r2
 8003bbc:	f001 fe38 	bl	8005830 <HAL_GPIO_Init>

  /*Configure GPIO pin : BMS_BOOT_Pin */
  GPIO_InitStruct.Pin = BMS_BOOT_Pin;
 8003bc0:	193b      	adds	r3, r7, r4
 8003bc2:	2240      	movs	r2, #64	@ 0x40
 8003bc4:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003bc6:	193b      	adds	r3, r7, r4
 8003bc8:	2201      	movs	r2, #1
 8003bca:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003bcc:	193b      	adds	r3, r7, r4
 8003bce:	2200      	movs	r2, #0
 8003bd0:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003bd2:	193b      	adds	r3, r7, r4
 8003bd4:	2200      	movs	r2, #0
 8003bd6:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(BMS_BOOT_GPIO_Port, &GPIO_InitStruct);
 8003bd8:	193b      	adds	r3, r7, r4
 8003bda:	4a19      	ldr	r2, [pc, #100]	@ (8003c40 <MX_GPIO_Init+0x234>)
 8003bdc:	0019      	movs	r1, r3
 8003bde:	0010      	movs	r0, r2
 8003be0:	f001 fe26 	bl	8005830 <HAL_GPIO_Init>

  /*Configure GPIO pins : BalanceEnableCell12_Pin BalanceEnableCell14_Pin */
  GPIO_InitStruct.Pin = BalanceEnableCell12_Pin|BalanceEnableCell14_Pin;
 8003be4:	0021      	movs	r1, r4
 8003be6:	187b      	adds	r3, r7, r1
 8003be8:	22a0      	movs	r2, #160	@ 0xa0
 8003bea:	0152      	lsls	r2, r2, #5
 8003bec:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003bee:	000c      	movs	r4, r1
 8003bf0:	193b      	adds	r3, r7, r4
 8003bf2:	2201      	movs	r2, #1
 8003bf4:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003bf6:	193b      	adds	r3, r7, r4
 8003bf8:	2200      	movs	r2, #0
 8003bfa:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003bfc:	193b      	adds	r3, r7, r4
 8003bfe:	2200      	movs	r2, #0
 8003c00:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003c02:	193a      	adds	r2, r7, r4
 8003c04:	23a0      	movs	r3, #160	@ 0xa0
 8003c06:	05db      	lsls	r3, r3, #23
 8003c08:	0011      	movs	r1, r2
 8003c0a:	0018      	movs	r0, r3
 8003c0c:	f001 fe10 	bl	8005830 <HAL_GPIO_Init>

  /*Configure GPIO pin : BalaResCheck_Pin */
  GPIO_InitStruct.Pin = BalaResCheck_Pin;
 8003c10:	193b      	adds	r3, r7, r4
 8003c12:	2240      	movs	r2, #64	@ 0x40
 8003c14:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003c16:	193b      	adds	r3, r7, r4
 8003c18:	2200      	movs	r2, #0
 8003c1a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c1c:	193b      	adds	r3, r7, r4
 8003c1e:	2200      	movs	r2, #0
 8003c20:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(BalaResCheck_GPIO_Port, &GPIO_InitStruct);
 8003c22:	193b      	adds	r3, r7, r4
 8003c24:	4a09      	ldr	r2, [pc, #36]	@ (8003c4c <MX_GPIO_Init+0x240>)
 8003c26:	0019      	movs	r1, r3
 8003c28:	0010      	movs	r0, r2
 8003c2a:	f001 fe01 	bl	8005830 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 8003c2e:	46c0      	nop			@ (mov r8, r8)
 8003c30:	46bd      	mov	sp, r7
 8003c32:	b00b      	add	sp, #44	@ 0x2c
 8003c34:	bd90      	pop	{r4, r7, pc}
 8003c36:	46c0      	nop			@ (mov r8, r8)
 8003c38:	40021000 	.word	0x40021000
 8003c3c:	0000c040 	.word	0x0000c040
 8003c40:	50000800 	.word	0x50000800
 8003c44:	00009ffc 	.word	0x00009ffc
 8003c48:	00001024 	.word	0x00001024
 8003c4c:	50000400 	.word	0x50000400
 8003c50:	50001400 	.word	0x50001400
 8003c54:	00008bfc 	.word	0x00008bfc

08003c58 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8003c58:	b580      	push	{r7, lr}
 8003c5a:	b082      	sub	sp, #8
 8003c5c:	af00      	add	r7, sp, #0
 8003c5e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8003c60:	2001      	movs	r0, #1
 8003c62:	f003 ffdf 	bl	8007c24 <osDelay>
 8003c66:	e7fb      	b.n	8003c60 <StartDefaultTask+0x8>

08003c68 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003c68:	b580      	push	{r7, lr}
 8003c6a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003c6c:	b672      	cpsid	i
}
 8003c6e:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003c70:	46c0      	nop			@ (mov r8, r8)
 8003c72:	e7fd      	b.n	8003c70 <Error_Handler+0x8>

08003c74 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003c74:	b580      	push	{r7, lr}
 8003c76:	b082      	sub	sp, #8
 8003c78:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003c7a:	4b15      	ldr	r3, [pc, #84]	@ (8003cd0 <HAL_MspInit+0x5c>)
 8003c7c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003c7e:	4b14      	ldr	r3, [pc, #80]	@ (8003cd0 <HAL_MspInit+0x5c>)
 8003c80:	2101      	movs	r1, #1
 8003c82:	430a      	orrs	r2, r1
 8003c84:	641a      	str	r2, [r3, #64]	@ 0x40
 8003c86:	4b12      	ldr	r3, [pc, #72]	@ (8003cd0 <HAL_MspInit+0x5c>)
 8003c88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c8a:	2201      	movs	r2, #1
 8003c8c:	4013      	ands	r3, r2
 8003c8e:	607b      	str	r3, [r7, #4]
 8003c90:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003c92:	4b0f      	ldr	r3, [pc, #60]	@ (8003cd0 <HAL_MspInit+0x5c>)
 8003c94:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003c96:	4b0e      	ldr	r3, [pc, #56]	@ (8003cd0 <HAL_MspInit+0x5c>)
 8003c98:	2180      	movs	r1, #128	@ 0x80
 8003c9a:	0549      	lsls	r1, r1, #21
 8003c9c:	430a      	orrs	r2, r1
 8003c9e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8003ca0:	4b0b      	ldr	r3, [pc, #44]	@ (8003cd0 <HAL_MspInit+0x5c>)
 8003ca2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003ca4:	2380      	movs	r3, #128	@ 0x80
 8003ca6:	055b      	lsls	r3, r3, #21
 8003ca8:	4013      	ands	r3, r2
 8003caa:	603b      	str	r3, [r7, #0]
 8003cac:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 3, 0);
 8003cae:	2302      	movs	r3, #2
 8003cb0:	425b      	negs	r3, r3
 8003cb2:	2200      	movs	r2, #0
 8003cb4:	2103      	movs	r1, #3
 8003cb6:	0018      	movs	r0, r3
 8003cb8:	f000 ff6c 	bl	8004b94 <HAL_NVIC_SetPriority>

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_SYSCFG_StrobeDBattpinsConfig(SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE);
 8003cbc:	23c0      	movs	r3, #192	@ 0xc0
 8003cbe:	00db      	lsls	r3, r3, #3
 8003cc0:	0018      	movs	r0, r3
 8003cc2:	f000 fa27 	bl	8004114 <HAL_SYSCFG_StrobeDBattpinsConfig>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003cc6:	46c0      	nop			@ (mov r8, r8)
 8003cc8:	46bd      	mov	sp, r7
 8003cca:	b002      	add	sp, #8
 8003ccc:	bd80      	pop	{r7, pc}
 8003cce:	46c0      	nop			@ (mov r8, r8)
 8003cd0:	40021000 	.word	0x40021000

08003cd4 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003cd4:	b590      	push	{r4, r7, lr}
 8003cd6:	b08b      	sub	sp, #44	@ 0x2c
 8003cd8:	af00      	add	r7, sp, #0
 8003cda:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003cdc:	2414      	movs	r4, #20
 8003cde:	193b      	adds	r3, r7, r4
 8003ce0:	0018      	movs	r0, r3
 8003ce2:	2314      	movs	r3, #20
 8003ce4:	001a      	movs	r2, r3
 8003ce6:	2100      	movs	r1, #0
 8003ce8:	f006 fb12 	bl	800a310 <memset>
  if(hadc->Instance==ADC1)
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	4a18      	ldr	r2, [pc, #96]	@ (8003d54 <HAL_ADC_MspInit+0x80>)
 8003cf2:	4293      	cmp	r3, r2
 8003cf4:	d129      	bne.n	8003d4a <HAL_ADC_MspInit+0x76>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8003cf6:	4b18      	ldr	r3, [pc, #96]	@ (8003d58 <HAL_ADC_MspInit+0x84>)
 8003cf8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003cfa:	4b17      	ldr	r3, [pc, #92]	@ (8003d58 <HAL_ADC_MspInit+0x84>)
 8003cfc:	2180      	movs	r1, #128	@ 0x80
 8003cfe:	0349      	lsls	r1, r1, #13
 8003d00:	430a      	orrs	r2, r1
 8003d02:	641a      	str	r2, [r3, #64]	@ 0x40
 8003d04:	4b14      	ldr	r3, [pc, #80]	@ (8003d58 <HAL_ADC_MspInit+0x84>)
 8003d06:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003d08:	2380      	movs	r3, #128	@ 0x80
 8003d0a:	035b      	lsls	r3, r3, #13
 8003d0c:	4013      	ands	r3, r2
 8003d0e:	613b      	str	r3, [r7, #16]
 8003d10:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003d12:	4b11      	ldr	r3, [pc, #68]	@ (8003d58 <HAL_ADC_MspInit+0x84>)
 8003d14:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003d16:	4b10      	ldr	r3, [pc, #64]	@ (8003d58 <HAL_ADC_MspInit+0x84>)
 8003d18:	2101      	movs	r1, #1
 8003d1a:	430a      	orrs	r2, r1
 8003d1c:	635a      	str	r2, [r3, #52]	@ 0x34
 8003d1e:	4b0e      	ldr	r3, [pc, #56]	@ (8003d58 <HAL_ADC_MspInit+0x84>)
 8003d20:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003d22:	2201      	movs	r2, #1
 8003d24:	4013      	ands	r3, r2
 8003d26:	60fb      	str	r3, [r7, #12]
 8003d28:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = BalanceThermistor1_Pin|BalanceThermistor2_Pin;
 8003d2a:	193b      	adds	r3, r7, r4
 8003d2c:	2203      	movs	r2, #3
 8003d2e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003d30:	193b      	adds	r3, r7, r4
 8003d32:	2203      	movs	r2, #3
 8003d34:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d36:	193b      	adds	r3, r7, r4
 8003d38:	2200      	movs	r2, #0
 8003d3a:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003d3c:	193a      	adds	r2, r7, r4
 8003d3e:	23a0      	movs	r3, #160	@ 0xa0
 8003d40:	05db      	lsls	r3, r3, #23
 8003d42:	0011      	movs	r1, r2
 8003d44:	0018      	movs	r0, r3
 8003d46:	f001 fd73 	bl	8005830 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8003d4a:	46c0      	nop			@ (mov r8, r8)
 8003d4c:	46bd      	mov	sp, r7
 8003d4e:	b00b      	add	sp, #44	@ 0x2c
 8003d50:	bd90      	pop	{r4, r7, pc}
 8003d52:	46c0      	nop			@ (mov r8, r8)
 8003d54:	40012400 	.word	0x40012400
 8003d58:	40021000 	.word	0x40021000

08003d5c <HAL_FDCAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hfdcan: FDCAN handle pointer
  * @retval None
  */
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 8003d5c:	b590      	push	{r4, r7, lr}
 8003d5e:	b09d      	sub	sp, #116	@ 0x74
 8003d60:	af00      	add	r7, sp, #0
 8003d62:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003d64:	235c      	movs	r3, #92	@ 0x5c
 8003d66:	18fb      	adds	r3, r7, r3
 8003d68:	0018      	movs	r0, r3
 8003d6a:	2314      	movs	r3, #20
 8003d6c:	001a      	movs	r2, r3
 8003d6e:	2100      	movs	r1, #0
 8003d70:	f006 face 	bl	800a310 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003d74:	2410      	movs	r4, #16
 8003d76:	193b      	adds	r3, r7, r4
 8003d78:	0018      	movs	r0, r3
 8003d7a:	234c      	movs	r3, #76	@ 0x4c
 8003d7c:	001a      	movs	r2, r3
 8003d7e:	2100      	movs	r1, #0
 8003d80:	f006 fac6 	bl	800a310 <memset>
  if(hfdcan->Instance==FDCAN2)
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	4a26      	ldr	r2, [pc, #152]	@ (8003e24 <HAL_FDCAN_MspInit+0xc8>)
 8003d8a:	4293      	cmp	r3, r2
 8003d8c:	d146      	bne.n	8003e1c <HAL_FDCAN_MspInit+0xc0>

    /* USER CODE END FDCAN2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8003d8e:	193b      	adds	r3, r7, r4
 8003d90:	2280      	movs	r2, #128	@ 0x80
 8003d92:	0492      	lsls	r2, r2, #18
 8003d94:	601a      	str	r2, [r3, #0]
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
 8003d96:	193b      	adds	r3, r7, r4
 8003d98:	2200      	movs	r2, #0
 8003d9a:	649a      	str	r2, [r3, #72]	@ 0x48

    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003d9c:	193b      	adds	r3, r7, r4
 8003d9e:	0018      	movs	r0, r3
 8003da0:	f003 fbac 	bl	80074fc <HAL_RCCEx_PeriphCLKConfig>
 8003da4:	1e03      	subs	r3, r0, #0
 8003da6:	d001      	beq.n	8003dac <HAL_FDCAN_MspInit+0x50>
    {
      Error_Handler();
 8003da8:	f7ff ff5e 	bl	8003c68 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8003dac:	4b1e      	ldr	r3, [pc, #120]	@ (8003e28 <HAL_FDCAN_MspInit+0xcc>)
 8003dae:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003db0:	4b1d      	ldr	r3, [pc, #116]	@ (8003e28 <HAL_FDCAN_MspInit+0xcc>)
 8003db2:	2180      	movs	r1, #128	@ 0x80
 8003db4:	0149      	lsls	r1, r1, #5
 8003db6:	430a      	orrs	r2, r1
 8003db8:	63da      	str	r2, [r3, #60]	@ 0x3c
 8003dba:	4b1b      	ldr	r3, [pc, #108]	@ (8003e28 <HAL_FDCAN_MspInit+0xcc>)
 8003dbc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003dbe:	2380      	movs	r3, #128	@ 0x80
 8003dc0:	015b      	lsls	r3, r3, #5
 8003dc2:	4013      	ands	r3, r2
 8003dc4:	60fb      	str	r3, [r7, #12]
 8003dc6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003dc8:	4b17      	ldr	r3, [pc, #92]	@ (8003e28 <HAL_FDCAN_MspInit+0xcc>)
 8003dca:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003dcc:	4b16      	ldr	r3, [pc, #88]	@ (8003e28 <HAL_FDCAN_MspInit+0xcc>)
 8003dce:	2102      	movs	r1, #2
 8003dd0:	430a      	orrs	r2, r1
 8003dd2:	635a      	str	r2, [r3, #52]	@ 0x34
 8003dd4:	4b14      	ldr	r3, [pc, #80]	@ (8003e28 <HAL_FDCAN_MspInit+0xcc>)
 8003dd6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003dd8:	2202      	movs	r2, #2
 8003dda:	4013      	ands	r3, r2
 8003ddc:	60bb      	str	r3, [r7, #8]
 8003dde:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN2 GPIO Configuration
    PB0     ------> FDCAN2_RX
    PB1     ------> FDCAN2_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8003de0:	215c      	movs	r1, #92	@ 0x5c
 8003de2:	187b      	adds	r3, r7, r1
 8003de4:	2203      	movs	r2, #3
 8003de6:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003de8:	187b      	adds	r3, r7, r1
 8003dea:	2202      	movs	r2, #2
 8003dec:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003dee:	187b      	adds	r3, r7, r1
 8003df0:	2201      	movs	r2, #1
 8003df2:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003df4:	187b      	adds	r3, r7, r1
 8003df6:	2200      	movs	r2, #0
 8003df8:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF3_FDCAN2;
 8003dfa:	187b      	adds	r3, r7, r1
 8003dfc:	2203      	movs	r2, #3
 8003dfe:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003e00:	187b      	adds	r3, r7, r1
 8003e02:	4a0a      	ldr	r2, [pc, #40]	@ (8003e2c <HAL_FDCAN_MspInit+0xd0>)
 8003e04:	0019      	movs	r1, r3
 8003e06:	0010      	movs	r0, r2
 8003e08:	f001 fd12 	bl	8005830 <HAL_GPIO_Init>

    /* FDCAN2 interrupt Init */
    HAL_NVIC_SetPriority(TIM16_FDCAN_IT0_IRQn, 3, 0);
 8003e0c:	2200      	movs	r2, #0
 8003e0e:	2103      	movs	r1, #3
 8003e10:	2015      	movs	r0, #21
 8003e12:	f000 febf 	bl	8004b94 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM16_FDCAN_IT0_IRQn);
 8003e16:	2015      	movs	r0, #21
 8003e18:	f000 fed1 	bl	8004bbe <HAL_NVIC_EnableIRQ>

    /* USER CODE END FDCAN2_MspInit 1 */

  }

}
 8003e1c:	46c0      	nop			@ (mov r8, r8)
 8003e1e:	46bd      	mov	sp, r7
 8003e20:	b01d      	add	sp, #116	@ 0x74
 8003e22:	bd90      	pop	{r4, r7, pc}
 8003e24:	40006800 	.word	0x40006800
 8003e28:	40021000 	.word	0x40021000
 8003e2c:	50000400 	.word	0x50000400

08003e30 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003e30:	b590      	push	{r4, r7, lr}
 8003e32:	b09f      	sub	sp, #124	@ 0x7c
 8003e34:	af00      	add	r7, sp, #0
 8003e36:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003e38:	2364      	movs	r3, #100	@ 0x64
 8003e3a:	18fb      	adds	r3, r7, r3
 8003e3c:	0018      	movs	r0, r3
 8003e3e:	2314      	movs	r3, #20
 8003e40:	001a      	movs	r2, r3
 8003e42:	2100      	movs	r1, #0
 8003e44:	f006 fa64 	bl	800a310 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003e48:	2418      	movs	r4, #24
 8003e4a:	193b      	adds	r3, r7, r4
 8003e4c:	0018      	movs	r0, r3
 8003e4e:	234c      	movs	r3, #76	@ 0x4c
 8003e50:	001a      	movs	r2, r3
 8003e52:	2100      	movs	r1, #0
 8003e54:	f006 fa5c 	bl	800a310 <memset>
  if(hi2c->Instance==I2C2)
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	4a3d      	ldr	r2, [pc, #244]	@ (8003f54 <HAL_I2C_MspInit+0x124>)
 8003e5e:	4293      	cmp	r3, r2
 8003e60:	d13f      	bne.n	8003ee2 <HAL_I2C_MspInit+0xb2>

    /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8003e62:	193b      	adds	r3, r7, r4
 8003e64:	2240      	movs	r2, #64	@ 0x40
 8003e66:	601a      	str	r2, [r3, #0]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8003e68:	193b      	adds	r3, r7, r4
 8003e6a:	2200      	movs	r2, #0
 8003e6c:	61da      	str	r2, [r3, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003e6e:	193b      	adds	r3, r7, r4
 8003e70:	0018      	movs	r0, r3
 8003e72:	f003 fb43 	bl	80074fc <HAL_RCCEx_PeriphCLKConfig>
 8003e76:	1e03      	subs	r3, r0, #0
 8003e78:	d001      	beq.n	8003e7e <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8003e7a:	f7ff fef5 	bl	8003c68 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003e7e:	4b36      	ldr	r3, [pc, #216]	@ (8003f58 <HAL_I2C_MspInit+0x128>)
 8003e80:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003e82:	4b35      	ldr	r3, [pc, #212]	@ (8003f58 <HAL_I2C_MspInit+0x128>)
 8003e84:	2102      	movs	r1, #2
 8003e86:	430a      	orrs	r2, r1
 8003e88:	635a      	str	r2, [r3, #52]	@ 0x34
 8003e8a:	4b33      	ldr	r3, [pc, #204]	@ (8003f58 <HAL_I2C_MspInit+0x128>)
 8003e8c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003e8e:	2202      	movs	r2, #2
 8003e90:	4013      	ands	r3, r2
 8003e92:	617b      	str	r3, [r7, #20]
 8003e94:	697b      	ldr	r3, [r7, #20]
    /**I2C2 GPIO Configuration
    PB13     ------> I2C2_SCL
    PB14     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = BMS_SCL_Pin|BMS_SDA_Pin;
 8003e96:	2164      	movs	r1, #100	@ 0x64
 8003e98:	187b      	adds	r3, r7, r1
 8003e9a:	22c0      	movs	r2, #192	@ 0xc0
 8003e9c:	01d2      	lsls	r2, r2, #7
 8003e9e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003ea0:	187b      	adds	r3, r7, r1
 8003ea2:	2212      	movs	r2, #18
 8003ea4:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003ea6:	187b      	adds	r3, r7, r1
 8003ea8:	2201      	movs	r2, #1
 8003eaa:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8003eac:	187b      	adds	r3, r7, r1
 8003eae:	2201      	movs	r2, #1
 8003eb0:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C2;
 8003eb2:	187b      	adds	r3, r7, r1
 8003eb4:	2206      	movs	r2, #6
 8003eb6:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003eb8:	187b      	adds	r3, r7, r1
 8003eba:	4a28      	ldr	r2, [pc, #160]	@ (8003f5c <HAL_I2C_MspInit+0x12c>)
 8003ebc:	0019      	movs	r1, r3
 8003ebe:	0010      	movs	r0, r2
 8003ec0:	f001 fcb6 	bl	8005830 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8003ec4:	4b24      	ldr	r3, [pc, #144]	@ (8003f58 <HAL_I2C_MspInit+0x128>)
 8003ec6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003ec8:	4b23      	ldr	r3, [pc, #140]	@ (8003f58 <HAL_I2C_MspInit+0x128>)
 8003eca:	2180      	movs	r1, #128	@ 0x80
 8003ecc:	03c9      	lsls	r1, r1, #15
 8003ece:	430a      	orrs	r2, r1
 8003ed0:	63da      	str	r2, [r3, #60]	@ 0x3c
 8003ed2:	4b21      	ldr	r3, [pc, #132]	@ (8003f58 <HAL_I2C_MspInit+0x128>)
 8003ed4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003ed6:	2380      	movs	r3, #128	@ 0x80
 8003ed8:	03db      	lsls	r3, r3, #15
 8003eda:	4013      	ands	r3, r2
 8003edc:	613b      	str	r3, [r7, #16]
 8003ede:	693b      	ldr	r3, [r7, #16]
    /* USER CODE BEGIN I2C3_MspInit 1 */

    /* USER CODE END I2C3_MspInit 1 */
  }

}
 8003ee0:	e034      	b.n	8003f4c <HAL_I2C_MspInit+0x11c>
  else if(hi2c->Instance==I2C3)
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	4a1e      	ldr	r2, [pc, #120]	@ (8003f60 <HAL_I2C_MspInit+0x130>)
 8003ee8:	4293      	cmp	r3, r2
 8003eea:	d12f      	bne.n	8003f4c <HAL_I2C_MspInit+0x11c>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003eec:	4b1a      	ldr	r3, [pc, #104]	@ (8003f58 <HAL_I2C_MspInit+0x128>)
 8003eee:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003ef0:	4b19      	ldr	r3, [pc, #100]	@ (8003f58 <HAL_I2C_MspInit+0x128>)
 8003ef2:	2102      	movs	r1, #2
 8003ef4:	430a      	orrs	r2, r1
 8003ef6:	635a      	str	r2, [r3, #52]	@ 0x34
 8003ef8:	4b17      	ldr	r3, [pc, #92]	@ (8003f58 <HAL_I2C_MspInit+0x128>)
 8003efa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003efc:	2202      	movs	r2, #2
 8003efe:	4013      	ands	r3, r2
 8003f00:	60fb      	str	r3, [r7, #12]
 8003f02:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 8003f04:	2164      	movs	r1, #100	@ 0x64
 8003f06:	187b      	adds	r3, r7, r1
 8003f08:	2218      	movs	r2, #24
 8003f0a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003f0c:	187b      	adds	r3, r7, r1
 8003f0e:	2212      	movs	r2, #18
 8003f10:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f12:	187b      	adds	r3, r7, r1
 8003f14:	2200      	movs	r2, #0
 8003f16:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003f18:	187b      	adds	r3, r7, r1
 8003f1a:	2200      	movs	r2, #0
 8003f1c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C3;
 8003f1e:	187b      	adds	r3, r7, r1
 8003f20:	2206      	movs	r2, #6
 8003f22:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003f24:	187b      	adds	r3, r7, r1
 8003f26:	4a0d      	ldr	r2, [pc, #52]	@ (8003f5c <HAL_I2C_MspInit+0x12c>)
 8003f28:	0019      	movs	r1, r3
 8003f2a:	0010      	movs	r0, r2
 8003f2c:	f001 fc80 	bl	8005830 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8003f30:	4b09      	ldr	r3, [pc, #36]	@ (8003f58 <HAL_I2C_MspInit+0x128>)
 8003f32:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003f34:	4b08      	ldr	r3, [pc, #32]	@ (8003f58 <HAL_I2C_MspInit+0x128>)
 8003f36:	2180      	movs	r1, #128	@ 0x80
 8003f38:	0409      	lsls	r1, r1, #16
 8003f3a:	430a      	orrs	r2, r1
 8003f3c:	63da      	str	r2, [r3, #60]	@ 0x3c
 8003f3e:	4b06      	ldr	r3, [pc, #24]	@ (8003f58 <HAL_I2C_MspInit+0x128>)
 8003f40:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003f42:	2380      	movs	r3, #128	@ 0x80
 8003f44:	041b      	lsls	r3, r3, #16
 8003f46:	4013      	ands	r3, r2
 8003f48:	60bb      	str	r3, [r7, #8]
 8003f4a:	68bb      	ldr	r3, [r7, #8]
}
 8003f4c:	46c0      	nop			@ (mov r8, r8)
 8003f4e:	46bd      	mov	sp, r7
 8003f50:	b01f      	add	sp, #124	@ 0x7c
 8003f52:	bd90      	pop	{r4, r7, pc}
 8003f54:	40005800 	.word	0x40005800
 8003f58:	40021000 	.word	0x40021000
 8003f5c:	50000400 	.word	0x50000400
 8003f60:	40008800 	.word	0x40008800

08003f64 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003f64:	b580      	push	{r7, lr}
 8003f66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003f68:	46c0      	nop			@ (mov r8, r8)
 8003f6a:	e7fd      	b.n	8003f68 <NMI_Handler+0x4>

08003f6c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003f6c:	b580      	push	{r7, lr}
 8003f6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003f70:	46c0      	nop			@ (mov r8, r8)
 8003f72:	e7fd      	b.n	8003f70 <HardFault_Handler+0x4>

08003f74 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003f74:	b580      	push	{r7, lr}
 8003f76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003f78:	f000 f8b0 	bl	80040dc <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8003f7c:	f005 faf2 	bl	8009564 <xTaskGetSchedulerState>
 8003f80:	0003      	movs	r3, r0
 8003f82:	2b01      	cmp	r3, #1
 8003f84:	d001      	beq.n	8003f8a <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8003f86:	f005 ffcf 	bl	8009f28 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003f8a:	46c0      	nop			@ (mov r8, r8)
 8003f8c:	46bd      	mov	sp, r7
 8003f8e:	bd80      	pop	{r7, pc}

08003f90 <TIM16_FDCAN_IT0_IRQHandler>:

/**
  * @brief This function handles TIM16, FDCAN1_IT0 and FDCAN2_IT0 Interrupt.
  */
void TIM16_FDCAN_IT0_IRQHandler(void)
{
 8003f90:	b580      	push	{r7, lr}
 8003f92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM16_FDCAN_IT0_IRQn 0 */

  /* USER CODE END TIM16_FDCAN_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan2);
 8003f94:	4b03      	ldr	r3, [pc, #12]	@ (8003fa4 <TIM16_FDCAN_IT0_IRQHandler+0x14>)
 8003f96:	0018      	movs	r0, r3
 8003f98:	f001 f9c6 	bl	8005328 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN TIM16_FDCAN_IT0_IRQn 1 */

  /* USER CODE END TIM16_FDCAN_IT0_IRQn 1 */
}
 8003f9c:	46c0      	nop			@ (mov r8, r8)
 8003f9e:	46bd      	mov	sp, r7
 8003fa0:	bd80      	pop	{r7, pc}
 8003fa2:	46c0      	nop			@ (mov r8, r8)
 8003fa4:	2000018c 	.word	0x2000018c

08003fa8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003fa8:	b580      	push	{r7, lr}
 8003faa:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003fac:	46c0      	nop			@ (mov r8, r8)
 8003fae:	46bd      	mov	sp, r7
 8003fb0:	bd80      	pop	{r7, pc}
	...

08003fb4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8003fb4:	480d      	ldr	r0, [pc, #52]	@ (8003fec <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8003fb6:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8003fb8:	f7ff fff6 	bl	8003fa8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003fbc:	480c      	ldr	r0, [pc, #48]	@ (8003ff0 <LoopForever+0x6>)
  ldr r1, =_edata
 8003fbe:	490d      	ldr	r1, [pc, #52]	@ (8003ff4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8003fc0:	4a0d      	ldr	r2, [pc, #52]	@ (8003ff8 <LoopForever+0xe>)
  movs r3, #0
 8003fc2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003fc4:	e002      	b.n	8003fcc <LoopCopyDataInit>

08003fc6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003fc6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003fc8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003fca:	3304      	adds	r3, #4

08003fcc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003fcc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003fce:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003fd0:	d3f9      	bcc.n	8003fc6 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003fd2:	4a0a      	ldr	r2, [pc, #40]	@ (8003ffc <LoopForever+0x12>)
  ldr r4, =_ebss
 8003fd4:	4c0a      	ldr	r4, [pc, #40]	@ (8004000 <LoopForever+0x16>)
  movs r3, #0
 8003fd6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003fd8:	e001      	b.n	8003fde <LoopFillZerobss>

08003fda <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003fda:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003fdc:	3204      	adds	r2, #4

08003fde <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003fde:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003fe0:	d3fb      	bcc.n	8003fda <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8003fe2:	f006 fa07 	bl	800a3f4 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8003fe6:	f7ff fb33 	bl	8003650 <main>

08003fea <LoopForever>:

LoopForever:
  b LoopForever
 8003fea:	e7fe      	b.n	8003fea <LoopForever>
  ldr   r0, =_estack
 8003fec:	20024000 	.word	0x20024000
  ldr r0, =_sdata
 8003ff0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003ff4:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 8003ff8:	0800a740 	.word	0x0800a740
  ldr r2, =_sbss
 8003ffc:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 8004000:	20001dd0 	.word	0x20001dd0

08004004 <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8004004:	e7fe      	b.n	8004004 <ADC1_COMP_IRQHandler>
	...

08004008 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004008:	b580      	push	{r7, lr}
 800400a:	b082      	sub	sp, #8
 800400c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800400e:	1dfb      	adds	r3, r7, #7
 8004010:	2200      	movs	r2, #0
 8004012:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004014:	4b0b      	ldr	r3, [pc, #44]	@ (8004044 <HAL_Init+0x3c>)
 8004016:	681a      	ldr	r2, [r3, #0]
 8004018:	4b0a      	ldr	r3, [pc, #40]	@ (8004044 <HAL_Init+0x3c>)
 800401a:	2180      	movs	r1, #128	@ 0x80
 800401c:	0049      	lsls	r1, r1, #1
 800401e:	430a      	orrs	r2, r1
 8004020:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8004022:	2003      	movs	r0, #3
 8004024:	f000 f810 	bl	8004048 <HAL_InitTick>
 8004028:	1e03      	subs	r3, r0, #0
 800402a:	d003      	beq.n	8004034 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 800402c:	1dfb      	adds	r3, r7, #7
 800402e:	2201      	movs	r2, #1
 8004030:	701a      	strb	r2, [r3, #0]
 8004032:	e001      	b.n	8004038 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8004034:	f7ff fe1e 	bl	8003c74 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8004038:	1dfb      	adds	r3, r7, #7
 800403a:	781b      	ldrb	r3, [r3, #0]
}
 800403c:	0018      	movs	r0, r3
 800403e:	46bd      	mov	sp, r7
 8004040:	b002      	add	sp, #8
 8004042:	bd80      	pop	{r7, pc}
 8004044:	40022000 	.word	0x40022000

08004048 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004048:	b590      	push	{r4, r7, lr}
 800404a:	b085      	sub	sp, #20
 800404c:	af00      	add	r7, sp, #0
 800404e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8004050:	230f      	movs	r3, #15
 8004052:	18fb      	adds	r3, r7, r3
 8004054:	2200      	movs	r2, #0
 8004056:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8004058:	4b1d      	ldr	r3, [pc, #116]	@ (80040d0 <HAL_InitTick+0x88>)
 800405a:	781b      	ldrb	r3, [r3, #0]
 800405c:	2b00      	cmp	r3, #0
 800405e:	d02b      	beq.n	80040b8 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8004060:	4b1c      	ldr	r3, [pc, #112]	@ (80040d4 <HAL_InitTick+0x8c>)
 8004062:	681c      	ldr	r4, [r3, #0]
 8004064:	4b1a      	ldr	r3, [pc, #104]	@ (80040d0 <HAL_InitTick+0x88>)
 8004066:	781b      	ldrb	r3, [r3, #0]
 8004068:	0019      	movs	r1, r3
 800406a:	23fa      	movs	r3, #250	@ 0xfa
 800406c:	0098      	lsls	r0, r3, #2
 800406e:	f7fc f84b 	bl	8000108 <__udivsi3>
 8004072:	0003      	movs	r3, r0
 8004074:	0019      	movs	r1, r3
 8004076:	0020      	movs	r0, r4
 8004078:	f7fc f846 	bl	8000108 <__udivsi3>
 800407c:	0003      	movs	r3, r0
 800407e:	0018      	movs	r0, r3
 8004080:	f000 fdad 	bl	8004bde <HAL_SYSTICK_Config>
 8004084:	1e03      	subs	r3, r0, #0
 8004086:	d112      	bne.n	80040ae <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	2b03      	cmp	r3, #3
 800408c:	d80a      	bhi.n	80040a4 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800408e:	6879      	ldr	r1, [r7, #4]
 8004090:	2301      	movs	r3, #1
 8004092:	425b      	negs	r3, r3
 8004094:	2200      	movs	r2, #0
 8004096:	0018      	movs	r0, r3
 8004098:	f000 fd7c 	bl	8004b94 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800409c:	4b0e      	ldr	r3, [pc, #56]	@ (80040d8 <HAL_InitTick+0x90>)
 800409e:	687a      	ldr	r2, [r7, #4]
 80040a0:	601a      	str	r2, [r3, #0]
 80040a2:	e00d      	b.n	80040c0 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 80040a4:	230f      	movs	r3, #15
 80040a6:	18fb      	adds	r3, r7, r3
 80040a8:	2201      	movs	r2, #1
 80040aa:	701a      	strb	r2, [r3, #0]
 80040ac:	e008      	b.n	80040c0 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 80040ae:	230f      	movs	r3, #15
 80040b0:	18fb      	adds	r3, r7, r3
 80040b2:	2201      	movs	r2, #1
 80040b4:	701a      	strb	r2, [r3, #0]
 80040b6:	e003      	b.n	80040c0 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 80040b8:	230f      	movs	r3, #15
 80040ba:	18fb      	adds	r3, r7, r3
 80040bc:	2201      	movs	r2, #1
 80040be:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 80040c0:	230f      	movs	r3, #15
 80040c2:	18fb      	adds	r3, r7, r3
 80040c4:	781b      	ldrb	r3, [r3, #0]
}
 80040c6:	0018      	movs	r0, r3
 80040c8:	46bd      	mov	sp, r7
 80040ca:	b005      	add	sp, #20
 80040cc:	bd90      	pop	{r4, r7, pc}
 80040ce:	46c0      	nop			@ (mov r8, r8)
 80040d0:	20000008 	.word	0x20000008
 80040d4:	20000000 	.word	0x20000000
 80040d8:	20000004 	.word	0x20000004

080040dc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80040dc:	b580      	push	{r7, lr}
 80040de:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80040e0:	4b05      	ldr	r3, [pc, #20]	@ (80040f8 <HAL_IncTick+0x1c>)
 80040e2:	781b      	ldrb	r3, [r3, #0]
 80040e4:	001a      	movs	r2, r3
 80040e6:	4b05      	ldr	r3, [pc, #20]	@ (80040fc <HAL_IncTick+0x20>)
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	18d2      	adds	r2, r2, r3
 80040ec:	4b03      	ldr	r3, [pc, #12]	@ (80040fc <HAL_IncTick+0x20>)
 80040ee:	601a      	str	r2, [r3, #0]
}
 80040f0:	46c0      	nop			@ (mov r8, r8)
 80040f2:	46bd      	mov	sp, r7
 80040f4:	bd80      	pop	{r7, pc}
 80040f6:	46c0      	nop			@ (mov r8, r8)
 80040f8:	20000008 	.word	0x20000008
 80040fc:	200002ac 	.word	0x200002ac

08004100 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004100:	b580      	push	{r7, lr}
 8004102:	af00      	add	r7, sp, #0
  return uwTick;
 8004104:	4b02      	ldr	r3, [pc, #8]	@ (8004110 <HAL_GetTick+0x10>)
 8004106:	681b      	ldr	r3, [r3, #0]
}
 8004108:	0018      	movs	r0, r3
 800410a:	46bd      	mov	sp, r7
 800410c:	bd80      	pop	{r7, pc}
 800410e:	46c0      	nop			@ (mov r8, r8)
 8004110:	200002ac 	.word	0x200002ac

08004114 <HAL_SYSCFG_StrobeDBattpinsConfig>:
  *         @arg @ref SYSCFG_UCPD1_STROBE
  *         @arg @ref SYSCFG_UCPD2_STROBE
  * @retval None
  */
void HAL_SYSCFG_StrobeDBattpinsConfig(uint32_t ConfigDeadBattery)
{
 8004114:	b580      	push	{r7, lr}
 8004116:	b082      	sub	sp, #8
 8004118:	af00      	add	r7, sp, #0
 800411a:	6078      	str	r0, [r7, #4]
  assert_param(IS_SYSCFG_DBATT_CONFIG(ConfigDeadBattery));

  /* Change strobe configuration of GPIO depending on UCPDx dead battery settings */
  MODIFY_REG(SYSCFG->CFGR1, (SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE), ConfigDeadBattery);
 800411c:	4b06      	ldr	r3, [pc, #24]	@ (8004138 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	4a06      	ldr	r2, [pc, #24]	@ (800413c <HAL_SYSCFG_StrobeDBattpinsConfig+0x28>)
 8004122:	4013      	ands	r3, r2
 8004124:	0019      	movs	r1, r3
 8004126:	4b04      	ldr	r3, [pc, #16]	@ (8004138 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 8004128:	687a      	ldr	r2, [r7, #4]
 800412a:	430a      	orrs	r2, r1
 800412c:	601a      	str	r2, [r3, #0]
}
 800412e:	46c0      	nop			@ (mov r8, r8)
 8004130:	46bd      	mov	sp, r7
 8004132:	b002      	add	sp, #8
 8004134:	bd80      	pop	{r7, pc}
 8004136:	46c0      	nop			@ (mov r8, r8)
 8004138:	40010000 	.word	0x40010000
 800413c:	fffff9ff 	.word	0xfffff9ff

08004140 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8004140:	b580      	push	{r7, lr}
 8004142:	b082      	sub	sp, #8
 8004144:	af00      	add	r7, sp, #0
 8004146:	6078      	str	r0, [r7, #4]
 8004148:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	4a05      	ldr	r2, [pc, #20]	@ (8004164 <LL_ADC_SetCommonPathInternalCh+0x24>)
 8004150:	401a      	ands	r2, r3
 8004152:	683b      	ldr	r3, [r7, #0]
 8004154:	431a      	orrs	r2, r3
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	601a      	str	r2, [r3, #0]
}
 800415a:	46c0      	nop			@ (mov r8, r8)
 800415c:	46bd      	mov	sp, r7
 800415e:	b002      	add	sp, #8
 8004160:	bd80      	pop	{r7, pc}
 8004162:	46c0      	nop			@ (mov r8, r8)
 8004164:	fe3fffff 	.word	0xfe3fffff

08004168 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8004168:	b580      	push	{r7, lr}
 800416a:	b082      	sub	sp, #8
 800416c:	af00      	add	r7, sp, #0
 800416e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681a      	ldr	r2, [r3, #0]
 8004174:	23e0      	movs	r3, #224	@ 0xe0
 8004176:	045b      	lsls	r3, r3, #17
 8004178:	4013      	ands	r3, r2
}
 800417a:	0018      	movs	r0, r3
 800417c:	46bd      	mov	sp, r7
 800417e:	b002      	add	sp, #8
 8004180:	bd80      	pop	{r7, pc}

08004182 <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 8004182:	b580      	push	{r7, lr}
 8004184:	b084      	sub	sp, #16
 8004186:	af00      	add	r7, sp, #0
 8004188:	60f8      	str	r0, [r7, #12]
 800418a:	60b9      	str	r1, [r7, #8]
 800418c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	695b      	ldr	r3, [r3, #20]
 8004192:	68ba      	ldr	r2, [r7, #8]
 8004194:	2104      	movs	r1, #4
 8004196:	400a      	ands	r2, r1
 8004198:	2107      	movs	r1, #7
 800419a:	4091      	lsls	r1, r2
 800419c:	000a      	movs	r2, r1
 800419e:	43d2      	mvns	r2, r2
 80041a0:	401a      	ands	r2, r3
 80041a2:	68bb      	ldr	r3, [r7, #8]
 80041a4:	2104      	movs	r1, #4
 80041a6:	400b      	ands	r3, r1
 80041a8:	6879      	ldr	r1, [r7, #4]
 80041aa:	4099      	lsls	r1, r3
 80041ac:	000b      	movs	r3, r1
 80041ae:	431a      	orrs	r2, r3
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 80041b4:	46c0      	nop			@ (mov r8, r8)
 80041b6:	46bd      	mov	sp, r7
 80041b8:	b004      	add	sp, #16
 80041ba:	bd80      	pop	{r7, pc}

080041bc <LL_ADC_GetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_39CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_79CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  */
__STATIC_INLINE uint32_t LL_ADC_GetSamplingTimeCommonChannels(const ADC_TypeDef *ADCx, uint32_t SamplingTimeY)
{
 80041bc:	b580      	push	{r7, lr}
 80041be:	b082      	sub	sp, #8
 80041c0:	af00      	add	r7, sp, #0
 80041c2:	6078      	str	r0, [r7, #4]
 80041c4:	6039      	str	r1, [r7, #0]
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	695b      	ldr	r3, [r3, #20]
 80041ca:	683a      	ldr	r2, [r7, #0]
 80041cc:	2104      	movs	r1, #4
 80041ce:	400a      	ands	r2, r1
 80041d0:	2107      	movs	r1, #7
 80041d2:	4091      	lsls	r1, r2
 80041d4:	000a      	movs	r2, r1
 80041d6:	401a      	ands	r2, r3
                    >> (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
 80041d8:	683b      	ldr	r3, [r7, #0]
 80041da:	2104      	movs	r1, #4
 80041dc:	400b      	ands	r3, r1
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 80041de:	40da      	lsrs	r2, r3
 80041e0:	0013      	movs	r3, r2
}
 80041e2:	0018      	movs	r0, r3
 80041e4:	46bd      	mov	sp, r7
 80041e6:	b002      	add	sp, #8
 80041e8:	bd80      	pop	{r7, pc}

080041ea <LL_ADC_REG_SetSequencerRanks>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80041ea:	b580      	push	{r7, lr}
 80041ec:	b084      	sub	sp, #16
 80041ee:	af00      	add	r7, sp, #0
 80041f0:	60f8      	str	r0, [r7, #12]
 80041f2:	60b9      	str	r1, [r7, #8]
 80041f4:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80041fa:	68ba      	ldr	r2, [r7, #8]
 80041fc:	211f      	movs	r1, #31
 80041fe:	400a      	ands	r2, r1
 8004200:	210f      	movs	r1, #15
 8004202:	4091      	lsls	r1, r2
 8004204:	000a      	movs	r2, r1
 8004206:	43d2      	mvns	r2, r2
 8004208:	401a      	ands	r2, r3
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	0e9b      	lsrs	r3, r3, #26
 800420e:	210f      	movs	r1, #15
 8004210:	4019      	ands	r1, r3
 8004212:	68bb      	ldr	r3, [r7, #8]
 8004214:	201f      	movs	r0, #31
 8004216:	4003      	ands	r3, r0
 8004218:	4099      	lsls	r1, r3
 800421a:	000b      	movs	r3, r1
 800421c:	431a      	orrs	r2, r3
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	629a      	str	r2, [r3, #40]	@ 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8004222:	46c0      	nop			@ (mov r8, r8)
 8004224:	46bd      	mov	sp, r7
 8004226:	b004      	add	sp, #16
 8004228:	bd80      	pop	{r7, pc}

0800422a <LL_ADC_REG_SetSequencerChAdd>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 800422a:	b580      	push	{r7, lr}
 800422c:	b082      	sub	sp, #8
 800422e:	af00      	add	r7, sp, #0
 8004230:	6078      	str	r0, [r7, #4]
 8004232:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004238:	683b      	ldr	r3, [r7, #0]
 800423a:	035b      	lsls	r3, r3, #13
 800423c:	0b5b      	lsrs	r3, r3, #13
 800423e:	431a      	orrs	r2, r3
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8004244:	46c0      	nop			@ (mov r8, r8)
 8004246:	46bd      	mov	sp, r7
 8004248:	b002      	add	sp, #8
 800424a:	bd80      	pop	{r7, pc}

0800424c <LL_ADC_REG_SetSequencerChRem>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 800424c:	b580      	push	{r7, lr}
 800424e:	b082      	sub	sp, #8
 8004250:	af00      	add	r7, sp, #0
 8004252:	6078      	str	r0, [r7, #4]
 8004254:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800425a:	683a      	ldr	r2, [r7, #0]
 800425c:	0352      	lsls	r2, r2, #13
 800425e:	0b52      	lsrs	r2, r2, #13
 8004260:	43d2      	mvns	r2, r2
 8004262:	401a      	ands	r2, r3
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8004268:	46c0      	nop			@ (mov r8, r8)
 800426a:	46bd      	mov	sp, r7
 800426c:	b002      	add	sp, #8
 800426e:	bd80      	pop	{r7, pc}

08004270 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 8004270:	b580      	push	{r7, lr}
 8004272:	b084      	sub	sp, #16
 8004274:	af00      	add	r7, sp, #0
 8004276:	60f8      	str	r0, [r7, #12]
 8004278:	60b9      	str	r1, [r7, #8]
 800427a:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	695b      	ldr	r3, [r3, #20]
 8004280:	68ba      	ldr	r2, [r7, #8]
 8004282:	0212      	lsls	r2, r2, #8
 8004284:	43d2      	mvns	r2, r2
 8004286:	401a      	ands	r2, r3
 8004288:	68bb      	ldr	r3, [r7, #8]
 800428a:	021b      	lsls	r3, r3, #8
 800428c:	6879      	ldr	r1, [r7, #4]
 800428e:	400b      	ands	r3, r1
 8004290:	4904      	ldr	r1, [pc, #16]	@ (80042a4 <LL_ADC_SetChannelSamplingTime+0x34>)
 8004292:	400b      	ands	r3, r1
 8004294:	431a      	orrs	r2, r3
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 800429a:	46c0      	nop			@ (mov r8, r8)
 800429c:	46bd      	mov	sp, r7
 800429e:	b004      	add	sp, #16
 80042a0:	bd80      	pop	{r7, pc}
 80042a2:	46c0      	nop			@ (mov r8, r8)
 80042a4:	07ffff00 	.word	0x07ffff00

080042a8 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80042a8:	b580      	push	{r7, lr}
 80042aa:	b082      	sub	sp, #8
 80042ac:	af00      	add	r7, sp, #0
 80042ae:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	689b      	ldr	r3, [r3, #8]
 80042b4:	4a05      	ldr	r2, [pc, #20]	@ (80042cc <LL_ADC_EnableInternalRegulator+0x24>)
 80042b6:	4013      	ands	r3, r2
 80042b8:	2280      	movs	r2, #128	@ 0x80
 80042ba:	0552      	lsls	r2, r2, #21
 80042bc:	431a      	orrs	r2, r3
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80042c2:	46c0      	nop			@ (mov r8, r8)
 80042c4:	46bd      	mov	sp, r7
 80042c6:	b002      	add	sp, #8
 80042c8:	bd80      	pop	{r7, pc}
 80042ca:	46c0      	nop			@ (mov r8, r8)
 80042cc:	6fffffe8 	.word	0x6fffffe8

080042d0 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80042d0:	b580      	push	{r7, lr}
 80042d2:	b082      	sub	sp, #8
 80042d4:	af00      	add	r7, sp, #0
 80042d6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	689a      	ldr	r2, [r3, #8]
 80042dc:	2380      	movs	r3, #128	@ 0x80
 80042de:	055b      	lsls	r3, r3, #21
 80042e0:	401a      	ands	r2, r3
 80042e2:	2380      	movs	r3, #128	@ 0x80
 80042e4:	055b      	lsls	r3, r3, #21
 80042e6:	429a      	cmp	r2, r3
 80042e8:	d101      	bne.n	80042ee <LL_ADC_IsInternalRegulatorEnabled+0x1e>
 80042ea:	2301      	movs	r3, #1
 80042ec:	e000      	b.n	80042f0 <LL_ADC_IsInternalRegulatorEnabled+0x20>
 80042ee:	2300      	movs	r3, #0
}
 80042f0:	0018      	movs	r0, r3
 80042f2:	46bd      	mov	sp, r7
 80042f4:	b002      	add	sp, #8
 80042f6:	bd80      	pop	{r7, pc}

080042f8 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 80042f8:	b580      	push	{r7, lr}
 80042fa:	b082      	sub	sp, #8
 80042fc:	af00      	add	r7, sp, #0
 80042fe:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	689b      	ldr	r3, [r3, #8]
 8004304:	2201      	movs	r2, #1
 8004306:	4013      	ands	r3, r2
 8004308:	2b01      	cmp	r3, #1
 800430a:	d101      	bne.n	8004310 <LL_ADC_IsEnabled+0x18>
 800430c:	2301      	movs	r3, #1
 800430e:	e000      	b.n	8004312 <LL_ADC_IsEnabled+0x1a>
 8004310:	2300      	movs	r3, #0
}
 8004312:	0018      	movs	r0, r3
 8004314:	46bd      	mov	sp, r7
 8004316:	b002      	add	sp, #8
 8004318:	bd80      	pop	{r7, pc}

0800431a <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800431a:	b580      	push	{r7, lr}
 800431c:	b082      	sub	sp, #8
 800431e:	af00      	add	r7, sp, #0
 8004320:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	689b      	ldr	r3, [r3, #8]
 8004326:	2204      	movs	r2, #4
 8004328:	4013      	ands	r3, r2
 800432a:	2b04      	cmp	r3, #4
 800432c:	d101      	bne.n	8004332 <LL_ADC_REG_IsConversionOngoing+0x18>
 800432e:	2301      	movs	r3, #1
 8004330:	e000      	b.n	8004334 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8004332:	2300      	movs	r3, #0
}
 8004334:	0018      	movs	r0, r3
 8004336:	46bd      	mov	sp, r7
 8004338:	b002      	add	sp, #8
 800433a:	bd80      	pop	{r7, pc}

0800433c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800433c:	b580      	push	{r7, lr}
 800433e:	b088      	sub	sp, #32
 8004340:	af00      	add	r7, sp, #0
 8004342:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004344:	231f      	movs	r3, #31
 8004346:	18fb      	adds	r3, r7, r3
 8004348:	2200      	movs	r2, #0
 800434a:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_cfgr1 = 0UL;
 800434c:	2300      	movs	r3, #0
 800434e:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_cfgr2 = 0UL;
 8004350:	2300      	movs	r3, #0
 8004352:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8004354:	2300      	movs	r3, #0
 8004356:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	2b00      	cmp	r3, #0
 800435c:	d101      	bne.n	8004362 <HAL_ADC_Init+0x26>
  {
    return HAL_ERROR;
 800435e:	2301      	movs	r3, #1
 8004360:	e17f      	b.n	8004662 <HAL_ADC_Init+0x326>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004366:	2b00      	cmp	r3, #0
 8004368:	d10a      	bne.n	8004380 <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	0018      	movs	r0, r3
 800436e:	f7ff fcb1 	bl	8003cd4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	2200      	movs	r2, #0
 8004376:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	2254      	movs	r2, #84	@ 0x54
 800437c:	2100      	movs	r1, #0
 800437e:	5499      	strb	r1, [r3, r2]
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	0018      	movs	r0, r3
 8004386:	f7ff ffa3 	bl	80042d0 <LL_ADC_IsInternalRegulatorEnabled>
 800438a:	1e03      	subs	r3, r0, #0
 800438c:	d115      	bne.n	80043ba <HAL_ADC_Init+0x7e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	0018      	movs	r0, r3
 8004394:	f7ff ff88 	bl	80042a8 <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004398:	4bb4      	ldr	r3, [pc, #720]	@ (800466c <HAL_ADC_Init+0x330>)
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	49b4      	ldr	r1, [pc, #720]	@ (8004670 <HAL_ADC_Init+0x334>)
 800439e:	0018      	movs	r0, r3
 80043a0:	f7fb feb2 	bl	8000108 <__udivsi3>
 80043a4:	0003      	movs	r3, r0
 80043a6:	3301      	adds	r3, #1
 80043a8:	005b      	lsls	r3, r3, #1
 80043aa:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80043ac:	e002      	b.n	80043b4 <HAL_ADC_Init+0x78>
    {
      wait_loop_index--;
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	3b01      	subs	r3, #1
 80043b2:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d1f9      	bne.n	80043ae <HAL_ADC_Init+0x72>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	0018      	movs	r0, r3
 80043c0:	f7ff ff86 	bl	80042d0 <LL_ADC_IsInternalRegulatorEnabled>
 80043c4:	1e03      	subs	r3, r0, #0
 80043c6:	d10f      	bne.n	80043e8 <HAL_ADC_Init+0xac>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80043cc:	2210      	movs	r2, #16
 80043ce:	431a      	orrs	r2, r3
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80043d8:	2201      	movs	r2, #1
 80043da:	431a      	orrs	r2, r3
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80043e0:	231f      	movs	r3, #31
 80043e2:	18fb      	adds	r3, r7, r3
 80043e4:	2201      	movs	r2, #1
 80043e6:	701a      	strb	r2, [r3, #0]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	0018      	movs	r0, r3
 80043ee:	f7ff ff94 	bl	800431a <LL_ADC_REG_IsConversionOngoing>
 80043f2:	0003      	movs	r3, r0
 80043f4:	613b      	str	r3, [r7, #16]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80043fa:	2210      	movs	r2, #16
 80043fc:	4013      	ands	r3, r2
 80043fe:	d000      	beq.n	8004402 <HAL_ADC_Init+0xc6>
 8004400:	e122      	b.n	8004648 <HAL_ADC_Init+0x30c>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8004402:	693b      	ldr	r3, [r7, #16]
 8004404:	2b00      	cmp	r3, #0
 8004406:	d000      	beq.n	800440a <HAL_ADC_Init+0xce>
 8004408:	e11e      	b.n	8004648 <HAL_ADC_Init+0x30c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800440e:	4a99      	ldr	r2, [pc, #612]	@ (8004674 <HAL_ADC_Init+0x338>)
 8004410:	4013      	ands	r3, r2
 8004412:	2202      	movs	r2, #2
 8004414:	431a      	orrs	r2, r3
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	659a      	str	r2, [r3, #88]	@ 0x58
    /*  - DMA continuous request                                              */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	0018      	movs	r0, r3
 8004420:	f7ff ff6a 	bl	80042f8 <LL_ADC_IsEnabled>
 8004424:	1e03      	subs	r3, r0, #0
 8004426:	d000      	beq.n	800442a <HAL_ADC_Init+0xee>
 8004428:	e0ad      	b.n	8004586 <HAL_ADC_Init+0x24a>
      /* without needing to reconfigure all other ADC groups/channels         */
      /* parameters):                                                         */
      /*   - internal measurement paths (VrefInt, ...)                        */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	689a      	ldr	r2, [r3, #8]
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	7e1b      	ldrb	r3, [r3, #24]
 8004432:	039b      	lsls	r3, r3, #14
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 8004434:	431a      	orrs	r2, r3
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	7e5b      	ldrb	r3, [r3, #25]
 800443a:	03db      	lsls	r3, r3, #15
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 800443c:	431a      	orrs	r2, r3
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	7e9b      	ldrb	r3, [r3, #26]
 8004442:	035b      	lsls	r3, r3, #13
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8004444:	431a      	orrs	r2, r3
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800444a:	2b00      	cmp	r3, #0
 800444c:	d002      	beq.n	8004454 <HAL_ADC_Init+0x118>
 800444e:	2380      	movs	r3, #128	@ 0x80
 8004450:	015b      	lsls	r3, r3, #5
 8004452:	e000      	b.n	8004456 <HAL_ADC_Init+0x11a>
 8004454:	2300      	movs	r3, #0
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8004456:	431a      	orrs	r2, r3
                    hadc->Init.DataAlign                                           |
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	68db      	ldr	r3, [r3, #12]
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 800445c:	431a      	orrs	r2, r3
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	691b      	ldr	r3, [r3, #16]
 8004462:	2b00      	cmp	r3, #0
 8004464:	da04      	bge.n	8004470 <HAL_ADC_Init+0x134>
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	691b      	ldr	r3, [r3, #16]
 800446a:	005b      	lsls	r3, r3, #1
 800446c:	085b      	lsrs	r3, r3, #1
 800446e:	e001      	b.n	8004474 <HAL_ADC_Init+0x138>
 8004470:	2380      	movs	r3, #128	@ 0x80
 8004472:	039b      	lsls	r3, r3, #14
                    hadc->Init.DataAlign                                           |
 8004474:	431a      	orrs	r2, r3
                    ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	212c      	movs	r1, #44	@ 0x2c
 800447a:	5c5b      	ldrb	r3, [r3, r1]
 800447c:	005b      	lsls	r3, r3, #1
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 800447e:	4313      	orrs	r3, r2
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 8004480:	69ba      	ldr	r2, [r7, #24]
 8004482:	4313      	orrs	r3, r2
 8004484:	61bb      	str	r3, [r7, #24]

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	2220      	movs	r2, #32
 800448a:	5c9b      	ldrb	r3, [r3, r2]
 800448c:	2b01      	cmp	r3, #1
 800448e:	d115      	bne.n	80044bc <HAL_ADC_Init+0x180>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	7e9b      	ldrb	r3, [r3, #26]
 8004494:	2b00      	cmp	r3, #0
 8004496:	d105      	bne.n	80044a4 <HAL_ADC_Init+0x168>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmp_cfgr1 |= ADC_CFGR1_DISCEN;
 8004498:	69bb      	ldr	r3, [r7, #24]
 800449a:	2280      	movs	r2, #128	@ 0x80
 800449c:	0252      	lsls	r2, r2, #9
 800449e:	4313      	orrs	r3, r2
 80044a0:	61bb      	str	r3, [r7, #24]
 80044a2:	e00b      	b.n	80044bc <HAL_ADC_Init+0x180>
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80044a8:	2220      	movs	r2, #32
 80044aa:	431a      	orrs	r2, r3
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80044b4:	2201      	movs	r2, #1
 80044b6:	431a      	orrs	r2, r3
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	65da      	str	r2, [r3, #92]	@ 0x5c
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	d00a      	beq.n	80044da <HAL_ADC_Init+0x19e>
      {
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80044c8:	23e0      	movs	r3, #224	@ 0xe0
 80044ca:	005b      	lsls	r3, r3, #1
 80044cc:	401a      	ands	r2, r3
                      hadc->Init.ExternalTrigConvEdge);
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 80044d2:	4313      	orrs	r3, r2
 80044d4:	69ba      	ldr	r2, [r7, #24]
 80044d6:	4313      	orrs	r3, r2
 80044d8:	61bb      	str	r3, [r7, #24]
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	68db      	ldr	r3, [r3, #12]
 80044e0:	4a65      	ldr	r2, [pc, #404]	@ (8004678 <HAL_ADC_Init+0x33c>)
 80044e2:	4013      	ands	r3, r2
 80044e4:	0019      	movs	r1, r3
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	69ba      	ldr	r2, [r7, #24]
 80044ec:	430a      	orrs	r2, r1
 80044ee:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_ALIGN     |
                 ADC_CFGR1_SCANDIR   |
                 ADC_CFGR1_DMACFG,
                 tmp_cfgr1);

      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	685b      	ldr	r3, [r3, #4]
 80044f4:	0f9b      	lsrs	r3, r3, #30
 80044f6:	079a      	lsls	r2, r3, #30
                    hadc->Init.TriggerFrequencyMode
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80044fc:	4313      	orrs	r3, r2
 80044fe:	697a      	ldr	r2, [r7, #20]
 8004500:	4313      	orrs	r3, r2
 8004502:	617b      	str	r3, [r7, #20]
                   );

      if (hadc->Init.OversamplingMode == ENABLE)
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	223c      	movs	r2, #60	@ 0x3c
 8004508:	5c9b      	ldrb	r3, [r3, r2]
 800450a:	2b01      	cmp	r3, #1
 800450c:	d111      	bne.n	8004532 <HAL_ADC_Init+0x1f6>
      {
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	685b      	ldr	r3, [r3, #4]
 8004512:	0f9b      	lsrs	r3, r3, #30
 8004514:	079a      	lsls	r2, r3, #30
                      hadc->Init.Oversampling.Ratio         |
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 800451a:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.RightBitShift |
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
                      hadc->Init.Oversampling.Ratio         |
 8004520:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.TriggeredMode
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                      hadc->Init.Oversampling.RightBitShift |
 8004526:	431a      	orrs	r2, r3
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
 8004528:	697b      	ldr	r3, [r7, #20]
 800452a:	4313      	orrs	r3, r2
 800452c:	2201      	movs	r2, #1
 800452e:	4313      	orrs	r3, r2
 8004530:	617b      	str	r3, [r7, #20]
                     );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	691b      	ldr	r3, [r3, #16]
 8004538:	4a50      	ldr	r2, [pc, #320]	@ (800467c <HAL_ADC_Init+0x340>)
 800453a:	4013      	ands	r3, r2
 800453c:	0019      	movs	r1, r3
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	697a      	ldr	r2, [r7, #20]
 8004544:	430a      	orrs	r2, r1
 8004546:	611a      	str	r2, [r3, #16]
                 ADC_CFGR2_TOVS,
                 tmp_cfgr2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	685a      	ldr	r2, [r3, #4]
 800454c:	23c0      	movs	r3, #192	@ 0xc0
 800454e:	061b      	lsls	r3, r3, #24
 8004550:	429a      	cmp	r2, r3
 8004552:	d018      	beq.n	8004586 <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	685a      	ldr	r2, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8004558:	2380      	movs	r3, #128	@ 0x80
 800455a:	05db      	lsls	r3, r3, #23
 800455c:	429a      	cmp	r2, r3
 800455e:	d012      	beq.n	8004586 <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	685a      	ldr	r2, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8004564:	2380      	movs	r3, #128	@ 0x80
 8004566:	061b      	lsls	r3, r3, #24
 8004568:	429a      	cmp	r2, r3
 800456a:	d00c      	beq.n	8004586 <HAL_ADC_Init+0x24a>
      {
        MODIFY_REG(ADC1_COMMON->CCR,
 800456c:	4b44      	ldr	r3, [pc, #272]	@ (8004680 <HAL_ADC_Init+0x344>)
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	4a44      	ldr	r2, [pc, #272]	@ (8004684 <HAL_ADC_Init+0x348>)
 8004572:	4013      	ands	r3, r2
 8004574:	0019      	movs	r1, r3
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	685a      	ldr	r2, [r3, #4]
 800457a:	23f0      	movs	r3, #240	@ 0xf0
 800457c:	039b      	lsls	r3, r3, #14
 800457e:	401a      	ands	r2, r3
 8004580:	4b3f      	ldr	r3, [pc, #252]	@ (8004680 <HAL_ADC_Init+0x344>)
 8004582:	430a      	orrs	r2, r1
 8004584:	601a      	str	r2, [r3, #0]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	6818      	ldr	r0, [r3, #0]
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800458e:	001a      	movs	r2, r3
 8004590:	2100      	movs	r1, #0
 8004592:	f7ff fdf6 	bl	8004182 <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	6818      	ldr	r0, [r3, #0]
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800459e:	493a      	ldr	r1, [pc, #232]	@ (8004688 <HAL_ADC_Init+0x34c>)
 80045a0:	001a      	movs	r2, r3
 80045a2:	f7ff fdee 	bl	8004182 <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	691b      	ldr	r3, [r3, #16]
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d109      	bne.n	80045c2 <HAL_ADC_Init+0x286>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	2110      	movs	r1, #16
 80045ba:	4249      	negs	r1, r1
 80045bc:	430a      	orrs	r2, r1
 80045be:	629a      	str	r2, [r3, #40]	@ 0x28
 80045c0:	e018      	b.n	80045f4 <HAL_ADC_Init+0x2b8>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	691a      	ldr	r2, [r3, #16]
 80045c6:	2380      	movs	r3, #128	@ 0x80
 80045c8:	039b      	lsls	r3, r3, #14
 80045ca:	429a      	cmp	r2, r3
 80045cc:	d112      	bne.n	80045f4 <HAL_ADC_Init+0x2b8>
      /*          therefore after the first call of "HAL_ADC_Init()",       */
      /*          each rank corresponding to parameter "NbrOfConversion"    */
      /*          must be set using "HAL_ADC_ConfigChannel()".              */
      /*  - Set sequencer scan length by clearing ranks above maximum rank  */
      /*    and do not modify other ranks value.                            */
      MODIFY_REG(hadc->Instance->CHSELR,
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	69db      	ldr	r3, [r3, #28]
 80045d8:	3b01      	subs	r3, #1
 80045da:	009b      	lsls	r3, r3, #2
 80045dc:	221c      	movs	r2, #28
 80045de:	4013      	ands	r3, r2
 80045e0:	2210      	movs	r2, #16
 80045e2:	4252      	negs	r2, r2
 80045e4:	409a      	lsls	r2, r3
 80045e6:	0011      	movs	r1, r2
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	430a      	orrs	r2, r1
 80045f2:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Nothing to do */
    }

    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	2100      	movs	r1, #0
 80045fa:	0018      	movs	r0, r3
 80045fc:	f7ff fdde 	bl	80041bc <LL_ADC_GetSamplingTimeCommonChannels>
 8004600:	0002      	movs	r2, r0
        == hadc->Init.SamplingTimeCommon1)
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8004606:	429a      	cmp	r2, r3
 8004608:	d10b      	bne.n	8004622 <HAL_ADC_Init+0x2e6>
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	2200      	movs	r2, #0
 800460e:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004614:	2203      	movs	r2, #3
 8004616:	4393      	bics	r3, r2
 8004618:	2201      	movs	r2, #1
 800461a:	431a      	orrs	r2, r3
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	659a      	str	r2, [r3, #88]	@ 0x58
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8004620:	e01c      	b.n	800465c <HAL_ADC_Init+0x320>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004626:	2212      	movs	r2, #18
 8004628:	4393      	bics	r3, r2
 800462a:	2210      	movs	r2, #16
 800462c:	431a      	orrs	r2, r3
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004636:	2201      	movs	r2, #1
 8004638:	431a      	orrs	r2, r3
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	65da      	str	r2, [r3, #92]	@ 0x5c

      tmp_hal_status = HAL_ERROR;
 800463e:	231f      	movs	r3, #31
 8004640:	18fb      	adds	r3, r7, r3
 8004642:	2201      	movs	r2, #1
 8004644:	701a      	strb	r2, [r3, #0]
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8004646:	e009      	b.n	800465c <HAL_ADC_Init+0x320>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800464c:	2210      	movs	r2, #16
 800464e:	431a      	orrs	r2, r3
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8004654:	231f      	movs	r3, #31
 8004656:	18fb      	adds	r3, r7, r3
 8004658:	2201      	movs	r2, #1
 800465a:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 800465c:	231f      	movs	r3, #31
 800465e:	18fb      	adds	r3, r7, r3
 8004660:	781b      	ldrb	r3, [r3, #0]
}
 8004662:	0018      	movs	r0, r3
 8004664:	46bd      	mov	sp, r7
 8004666:	b008      	add	sp, #32
 8004668:	bd80      	pop	{r7, pc}
 800466a:	46c0      	nop			@ (mov r8, r8)
 800466c:	20000000 	.word	0x20000000
 8004670:	00030d40 	.word	0x00030d40
 8004674:	fffffefd 	.word	0xfffffefd
 8004678:	ffde0201 	.word	0xffde0201
 800467c:	1ffffc02 	.word	0x1ffffc02
 8004680:	40012708 	.word	0x40012708
 8004684:	ffc3ffff 	.word	0xffc3ffff
 8004688:	07ffff04 	.word	0x07ffff04

0800468c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 800468c:	b580      	push	{r7, lr}
 800468e:	b086      	sub	sp, #24
 8004690:	af00      	add	r7, sp, #0
 8004692:	6078      	str	r0, [r7, #4]
 8004694:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004696:	2317      	movs	r3, #23
 8004698:	18fb      	adds	r3, r7, r3
 800469a:	2200      	movs	r2, #0
 800469c:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 800469e:	2300      	movs	r3, #0
 80046a0:	60fb      	str	r3, [r7, #12]
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));

    assert_param(IS_ADC_REGULAR_RANK(pConfig->Rank));
  }

  __HAL_LOCK(hadc);
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	2254      	movs	r2, #84	@ 0x54
 80046a6:	5c9b      	ldrb	r3, [r3, r2]
 80046a8:	2b01      	cmp	r3, #1
 80046aa:	d101      	bne.n	80046b0 <HAL_ADC_ConfigChannel+0x24>
 80046ac:	2302      	movs	r3, #2
 80046ae:	e1c0      	b.n	8004a32 <HAL_ADC_ConfigChannel+0x3a6>
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	2254      	movs	r2, #84	@ 0x54
 80046b4:	2101      	movs	r1, #1
 80046b6:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	0018      	movs	r0, r3
 80046be:	f7ff fe2c 	bl	800431a <LL_ADC_REG_IsConversionOngoing>
 80046c2:	1e03      	subs	r3, r0, #0
 80046c4:	d000      	beq.n	80046c8 <HAL_ADC_ConfigChannel+0x3c>
 80046c6:	e1a3      	b.n	8004a10 <HAL_ADC_ConfigChannel+0x384>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (pConfig->Rank != ADC_RANK_NONE)
 80046c8:	683b      	ldr	r3, [r7, #0]
 80046ca:	685b      	ldr	r3, [r3, #4]
 80046cc:	2b02      	cmp	r3, #2
 80046ce:	d100      	bne.n	80046d2 <HAL_ADC_ConfigChannel+0x46>
 80046d0:	e143      	b.n	800495a <HAL_ADC_ConfigChannel+0x2ce>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	691a      	ldr	r2, [r3, #16]
 80046d6:	2380      	movs	r3, #128	@ 0x80
 80046d8:	061b      	lsls	r3, r3, #24
 80046da:	429a      	cmp	r2, r3
 80046dc:	d004      	beq.n	80046e8 <HAL_ADC_ConfigChannel+0x5c>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80046e2:	4ac1      	ldr	r2, [pc, #772]	@ (80049e8 <HAL_ADC_ConfigChannel+0x35c>)
 80046e4:	4293      	cmp	r3, r2
 80046e6:	d108      	bne.n	80046fa <HAL_ADC_ConfigChannel+0x6e>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, pConfig->Channel);
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	681a      	ldr	r2, [r3, #0]
 80046ec:	683b      	ldr	r3, [r7, #0]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	0019      	movs	r1, r3
 80046f2:	0010      	movs	r0, r2
 80046f4:	f7ff fd99 	bl	800422a <LL_ADC_REG_SetSequencerChAdd>
 80046f8:	e0c9      	b.n	800488e <HAL_ADC_ConfigChannel+0x202>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80046fe:	683b      	ldr	r3, [r7, #0]
 8004700:	685b      	ldr	r3, [r3, #4]
 8004702:	211f      	movs	r1, #31
 8004704:	400b      	ands	r3, r1
 8004706:	210f      	movs	r1, #15
 8004708:	4099      	lsls	r1, r3
 800470a:	000b      	movs	r3, r1
 800470c:	43db      	mvns	r3, r3
 800470e:	4013      	ands	r3, r2
 8004710:	0019      	movs	r1, r3
 8004712:	683b      	ldr	r3, [r7, #0]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	035b      	lsls	r3, r3, #13
 8004718:	0b5b      	lsrs	r3, r3, #13
 800471a:	d105      	bne.n	8004728 <HAL_ADC_ConfigChannel+0x9c>
 800471c:	683b      	ldr	r3, [r7, #0]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	0e9b      	lsrs	r3, r3, #26
 8004722:	221f      	movs	r2, #31
 8004724:	4013      	ands	r3, r2
 8004726:	e098      	b.n	800485a <HAL_ADC_ConfigChannel+0x1ce>
 8004728:	683b      	ldr	r3, [r7, #0]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	2201      	movs	r2, #1
 800472e:	4013      	ands	r3, r2
 8004730:	d000      	beq.n	8004734 <HAL_ADC_ConfigChannel+0xa8>
 8004732:	e091      	b.n	8004858 <HAL_ADC_ConfigChannel+0x1cc>
 8004734:	683b      	ldr	r3, [r7, #0]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	2202      	movs	r2, #2
 800473a:	4013      	ands	r3, r2
 800473c:	d000      	beq.n	8004740 <HAL_ADC_ConfigChannel+0xb4>
 800473e:	e089      	b.n	8004854 <HAL_ADC_ConfigChannel+0x1c8>
 8004740:	683b      	ldr	r3, [r7, #0]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	2204      	movs	r2, #4
 8004746:	4013      	ands	r3, r2
 8004748:	d000      	beq.n	800474c <HAL_ADC_ConfigChannel+0xc0>
 800474a:	e081      	b.n	8004850 <HAL_ADC_ConfigChannel+0x1c4>
 800474c:	683b      	ldr	r3, [r7, #0]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	2208      	movs	r2, #8
 8004752:	4013      	ands	r3, r2
 8004754:	d000      	beq.n	8004758 <HAL_ADC_ConfigChannel+0xcc>
 8004756:	e079      	b.n	800484c <HAL_ADC_ConfigChannel+0x1c0>
 8004758:	683b      	ldr	r3, [r7, #0]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	2210      	movs	r2, #16
 800475e:	4013      	ands	r3, r2
 8004760:	d000      	beq.n	8004764 <HAL_ADC_ConfigChannel+0xd8>
 8004762:	e071      	b.n	8004848 <HAL_ADC_ConfigChannel+0x1bc>
 8004764:	683b      	ldr	r3, [r7, #0]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	2220      	movs	r2, #32
 800476a:	4013      	ands	r3, r2
 800476c:	d000      	beq.n	8004770 <HAL_ADC_ConfigChannel+0xe4>
 800476e:	e069      	b.n	8004844 <HAL_ADC_ConfigChannel+0x1b8>
 8004770:	683b      	ldr	r3, [r7, #0]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	2240      	movs	r2, #64	@ 0x40
 8004776:	4013      	ands	r3, r2
 8004778:	d000      	beq.n	800477c <HAL_ADC_ConfigChannel+0xf0>
 800477a:	e061      	b.n	8004840 <HAL_ADC_ConfigChannel+0x1b4>
 800477c:	683b      	ldr	r3, [r7, #0]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	2280      	movs	r2, #128	@ 0x80
 8004782:	4013      	ands	r3, r2
 8004784:	d000      	beq.n	8004788 <HAL_ADC_ConfigChannel+0xfc>
 8004786:	e059      	b.n	800483c <HAL_ADC_ConfigChannel+0x1b0>
 8004788:	683b      	ldr	r3, [r7, #0]
 800478a:	681a      	ldr	r2, [r3, #0]
 800478c:	2380      	movs	r3, #128	@ 0x80
 800478e:	005b      	lsls	r3, r3, #1
 8004790:	4013      	ands	r3, r2
 8004792:	d151      	bne.n	8004838 <HAL_ADC_ConfigChannel+0x1ac>
 8004794:	683b      	ldr	r3, [r7, #0]
 8004796:	681a      	ldr	r2, [r3, #0]
 8004798:	2380      	movs	r3, #128	@ 0x80
 800479a:	009b      	lsls	r3, r3, #2
 800479c:	4013      	ands	r3, r2
 800479e:	d149      	bne.n	8004834 <HAL_ADC_ConfigChannel+0x1a8>
 80047a0:	683b      	ldr	r3, [r7, #0]
 80047a2:	681a      	ldr	r2, [r3, #0]
 80047a4:	2380      	movs	r3, #128	@ 0x80
 80047a6:	00db      	lsls	r3, r3, #3
 80047a8:	4013      	ands	r3, r2
 80047aa:	d141      	bne.n	8004830 <HAL_ADC_ConfigChannel+0x1a4>
 80047ac:	683b      	ldr	r3, [r7, #0]
 80047ae:	681a      	ldr	r2, [r3, #0]
 80047b0:	2380      	movs	r3, #128	@ 0x80
 80047b2:	011b      	lsls	r3, r3, #4
 80047b4:	4013      	ands	r3, r2
 80047b6:	d139      	bne.n	800482c <HAL_ADC_ConfigChannel+0x1a0>
 80047b8:	683b      	ldr	r3, [r7, #0]
 80047ba:	681a      	ldr	r2, [r3, #0]
 80047bc:	2380      	movs	r3, #128	@ 0x80
 80047be:	015b      	lsls	r3, r3, #5
 80047c0:	4013      	ands	r3, r2
 80047c2:	d131      	bne.n	8004828 <HAL_ADC_ConfigChannel+0x19c>
 80047c4:	683b      	ldr	r3, [r7, #0]
 80047c6:	681a      	ldr	r2, [r3, #0]
 80047c8:	2380      	movs	r3, #128	@ 0x80
 80047ca:	019b      	lsls	r3, r3, #6
 80047cc:	4013      	ands	r3, r2
 80047ce:	d129      	bne.n	8004824 <HAL_ADC_ConfigChannel+0x198>
 80047d0:	683b      	ldr	r3, [r7, #0]
 80047d2:	681a      	ldr	r2, [r3, #0]
 80047d4:	2380      	movs	r3, #128	@ 0x80
 80047d6:	01db      	lsls	r3, r3, #7
 80047d8:	4013      	ands	r3, r2
 80047da:	d121      	bne.n	8004820 <HAL_ADC_ConfigChannel+0x194>
 80047dc:	683b      	ldr	r3, [r7, #0]
 80047de:	681a      	ldr	r2, [r3, #0]
 80047e0:	2380      	movs	r3, #128	@ 0x80
 80047e2:	021b      	lsls	r3, r3, #8
 80047e4:	4013      	ands	r3, r2
 80047e6:	d119      	bne.n	800481c <HAL_ADC_ConfigChannel+0x190>
 80047e8:	683b      	ldr	r3, [r7, #0]
 80047ea:	681a      	ldr	r2, [r3, #0]
 80047ec:	2380      	movs	r3, #128	@ 0x80
 80047ee:	025b      	lsls	r3, r3, #9
 80047f0:	4013      	ands	r3, r2
 80047f2:	d111      	bne.n	8004818 <HAL_ADC_ConfigChannel+0x18c>
 80047f4:	683b      	ldr	r3, [r7, #0]
 80047f6:	681a      	ldr	r2, [r3, #0]
 80047f8:	2380      	movs	r3, #128	@ 0x80
 80047fa:	029b      	lsls	r3, r3, #10
 80047fc:	4013      	ands	r3, r2
 80047fe:	d109      	bne.n	8004814 <HAL_ADC_ConfigChannel+0x188>
 8004800:	683b      	ldr	r3, [r7, #0]
 8004802:	681a      	ldr	r2, [r3, #0]
 8004804:	2380      	movs	r3, #128	@ 0x80
 8004806:	02db      	lsls	r3, r3, #11
 8004808:	4013      	ands	r3, r2
 800480a:	d001      	beq.n	8004810 <HAL_ADC_ConfigChannel+0x184>
 800480c:	2312      	movs	r3, #18
 800480e:	e024      	b.n	800485a <HAL_ADC_ConfigChannel+0x1ce>
 8004810:	2300      	movs	r3, #0
 8004812:	e022      	b.n	800485a <HAL_ADC_ConfigChannel+0x1ce>
 8004814:	2311      	movs	r3, #17
 8004816:	e020      	b.n	800485a <HAL_ADC_ConfigChannel+0x1ce>
 8004818:	2310      	movs	r3, #16
 800481a:	e01e      	b.n	800485a <HAL_ADC_ConfigChannel+0x1ce>
 800481c:	230f      	movs	r3, #15
 800481e:	e01c      	b.n	800485a <HAL_ADC_ConfigChannel+0x1ce>
 8004820:	230e      	movs	r3, #14
 8004822:	e01a      	b.n	800485a <HAL_ADC_ConfigChannel+0x1ce>
 8004824:	230d      	movs	r3, #13
 8004826:	e018      	b.n	800485a <HAL_ADC_ConfigChannel+0x1ce>
 8004828:	230c      	movs	r3, #12
 800482a:	e016      	b.n	800485a <HAL_ADC_ConfigChannel+0x1ce>
 800482c:	230b      	movs	r3, #11
 800482e:	e014      	b.n	800485a <HAL_ADC_ConfigChannel+0x1ce>
 8004830:	230a      	movs	r3, #10
 8004832:	e012      	b.n	800485a <HAL_ADC_ConfigChannel+0x1ce>
 8004834:	2309      	movs	r3, #9
 8004836:	e010      	b.n	800485a <HAL_ADC_ConfigChannel+0x1ce>
 8004838:	2308      	movs	r3, #8
 800483a:	e00e      	b.n	800485a <HAL_ADC_ConfigChannel+0x1ce>
 800483c:	2307      	movs	r3, #7
 800483e:	e00c      	b.n	800485a <HAL_ADC_ConfigChannel+0x1ce>
 8004840:	2306      	movs	r3, #6
 8004842:	e00a      	b.n	800485a <HAL_ADC_ConfigChannel+0x1ce>
 8004844:	2305      	movs	r3, #5
 8004846:	e008      	b.n	800485a <HAL_ADC_ConfigChannel+0x1ce>
 8004848:	2304      	movs	r3, #4
 800484a:	e006      	b.n	800485a <HAL_ADC_ConfigChannel+0x1ce>
 800484c:	2303      	movs	r3, #3
 800484e:	e004      	b.n	800485a <HAL_ADC_ConfigChannel+0x1ce>
 8004850:	2302      	movs	r3, #2
 8004852:	e002      	b.n	800485a <HAL_ADC_ConfigChannel+0x1ce>
 8004854:	2301      	movs	r3, #1
 8004856:	e000      	b.n	800485a <HAL_ADC_ConfigChannel+0x1ce>
 8004858:	2300      	movs	r3, #0
 800485a:	683a      	ldr	r2, [r7, #0]
 800485c:	6852      	ldr	r2, [r2, #4]
 800485e:	201f      	movs	r0, #31
 8004860:	4002      	ands	r2, r0
 8004862:	4093      	lsls	r3, r2
 8004864:	000a      	movs	r2, r1
 8004866:	431a      	orrs	r2, r3
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	661a      	str	r2, [r3, #96]	@ 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 800486c:	683b      	ldr	r3, [r7, #0]
 800486e:	685b      	ldr	r3, [r3, #4]
 8004870:	089b      	lsrs	r3, r3, #2
 8004872:	1c5a      	adds	r2, r3, #1
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	69db      	ldr	r3, [r3, #28]
 8004878:	429a      	cmp	r2, r3
 800487a:	d808      	bhi.n	800488e <HAL_ADC_ConfigChannel+0x202>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	6818      	ldr	r0, [r3, #0]
 8004880:	683b      	ldr	r3, [r7, #0]
 8004882:	6859      	ldr	r1, [r3, #4]
 8004884:	683b      	ldr	r3, [r7, #0]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	001a      	movs	r2, r3
 800488a:	f7ff fcae 	bl	80041ea <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	6818      	ldr	r0, [r3, #0]
 8004892:	683b      	ldr	r3, [r7, #0]
 8004894:	6819      	ldr	r1, [r3, #0]
 8004896:	683b      	ldr	r3, [r7, #0]
 8004898:	689b      	ldr	r3, [r3, #8]
 800489a:	001a      	movs	r2, r3
 800489c:	f7ff fce8 	bl	8004270 <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80048a0:	683b      	ldr	r3, [r7, #0]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	db00      	blt.n	80048aa <HAL_ADC_ConfigChannel+0x21e>
 80048a8:	e0bc      	b.n	8004a24 <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80048aa:	4b50      	ldr	r3, [pc, #320]	@ (80049ec <HAL_ADC_ConfigChannel+0x360>)
 80048ac:	0018      	movs	r0, r3
 80048ae:	f7ff fc5b 	bl	8004168 <LL_ADC_GetCommonPathInternalCh>
 80048b2:	0003      	movs	r3, r0
 80048b4:	613b      	str	r3, [r7, #16]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80048b6:	683b      	ldr	r3, [r7, #0]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	4a4d      	ldr	r2, [pc, #308]	@ (80049f0 <HAL_ADC_ConfigChannel+0x364>)
 80048bc:	4293      	cmp	r3, r2
 80048be:	d122      	bne.n	8004906 <HAL_ADC_ConfigChannel+0x27a>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80048c0:	693a      	ldr	r2, [r7, #16]
 80048c2:	2380      	movs	r3, #128	@ 0x80
 80048c4:	041b      	lsls	r3, r3, #16
 80048c6:	4013      	ands	r3, r2
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80048c8:	d11d      	bne.n	8004906 <HAL_ADC_ConfigChannel+0x27a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80048ca:	693b      	ldr	r3, [r7, #16]
 80048cc:	2280      	movs	r2, #128	@ 0x80
 80048ce:	0412      	lsls	r2, r2, #16
 80048d0:	4313      	orrs	r3, r2
 80048d2:	4a46      	ldr	r2, [pc, #280]	@ (80049ec <HAL_ADC_ConfigChannel+0x360>)
 80048d4:	0019      	movs	r1, r3
 80048d6:	0010      	movs	r0, r2
 80048d8:	f7ff fc32 	bl	8004140 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80048dc:	4b45      	ldr	r3, [pc, #276]	@ (80049f4 <HAL_ADC_ConfigChannel+0x368>)
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	4945      	ldr	r1, [pc, #276]	@ (80049f8 <HAL_ADC_ConfigChannel+0x36c>)
 80048e2:	0018      	movs	r0, r3
 80048e4:	f7fb fc10 	bl	8000108 <__udivsi3>
 80048e8:	0003      	movs	r3, r0
 80048ea:	1c5a      	adds	r2, r3, #1
 80048ec:	0013      	movs	r3, r2
 80048ee:	005b      	lsls	r3, r3, #1
 80048f0:	189b      	adds	r3, r3, r2
 80048f2:	009b      	lsls	r3, r3, #2
 80048f4:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80048f6:	e002      	b.n	80048fe <HAL_ADC_ConfigChannel+0x272>
          {
            wait_loop_index--;
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	3b01      	subs	r3, #1
 80048fc:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	2b00      	cmp	r3, #0
 8004902:	d1f9      	bne.n	80048f8 <HAL_ADC_ConfigChannel+0x26c>
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8004904:	e08e      	b.n	8004a24 <HAL_ADC_ConfigChannel+0x398>
          }
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8004906:	683b      	ldr	r3, [r7, #0]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	4a3c      	ldr	r2, [pc, #240]	@ (80049fc <HAL_ADC_ConfigChannel+0x370>)
 800490c:	4293      	cmp	r3, r2
 800490e:	d10e      	bne.n	800492e <HAL_ADC_ConfigChannel+0x2a2>
                 && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8004910:	693a      	ldr	r2, [r7, #16]
 8004912:	2380      	movs	r3, #128	@ 0x80
 8004914:	045b      	lsls	r3, r3, #17
 8004916:	4013      	ands	r3, r2
 8004918:	d109      	bne.n	800492e <HAL_ADC_ConfigChannel+0x2a2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800491a:	693b      	ldr	r3, [r7, #16]
 800491c:	2280      	movs	r2, #128	@ 0x80
 800491e:	0452      	lsls	r2, r2, #17
 8004920:	4313      	orrs	r3, r2
 8004922:	4a32      	ldr	r2, [pc, #200]	@ (80049ec <HAL_ADC_ConfigChannel+0x360>)
 8004924:	0019      	movs	r1, r3
 8004926:	0010      	movs	r0, r2
 8004928:	f7ff fc0a 	bl	8004140 <LL_ADC_SetCommonPathInternalCh>
 800492c:	e07a      	b.n	8004a24 <HAL_ADC_ConfigChannel+0x398>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 800492e:	683b      	ldr	r3, [r7, #0]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	4a33      	ldr	r2, [pc, #204]	@ (8004a00 <HAL_ADC_ConfigChannel+0x374>)
 8004934:	4293      	cmp	r3, r2
 8004936:	d000      	beq.n	800493a <HAL_ADC_ConfigChannel+0x2ae>
 8004938:	e074      	b.n	8004a24 <HAL_ADC_ConfigChannel+0x398>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800493a:	693a      	ldr	r2, [r7, #16]
 800493c:	2380      	movs	r3, #128	@ 0x80
 800493e:	03db      	lsls	r3, r3, #15
 8004940:	4013      	ands	r3, r2
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8004942:	d000      	beq.n	8004946 <HAL_ADC_ConfigChannel+0x2ba>
 8004944:	e06e      	b.n	8004a24 <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004946:	693b      	ldr	r3, [r7, #16]
 8004948:	2280      	movs	r2, #128	@ 0x80
 800494a:	03d2      	lsls	r2, r2, #15
 800494c:	4313      	orrs	r3, r2
 800494e:	4a27      	ldr	r2, [pc, #156]	@ (80049ec <HAL_ADC_ConfigChannel+0x360>)
 8004950:	0019      	movs	r1, r3
 8004952:	0010      	movs	r0, r2
 8004954:	f7ff fbf4 	bl	8004140 <LL_ADC_SetCommonPathInternalCh>
 8004958:	e064      	b.n	8004a24 <HAL_ADC_ConfigChannel+0x398>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	691a      	ldr	r2, [r3, #16]
 800495e:	2380      	movs	r3, #128	@ 0x80
 8004960:	061b      	lsls	r3, r3, #24
 8004962:	429a      	cmp	r2, r3
 8004964:	d004      	beq.n	8004970 <HAL_ADC_ConfigChannel+0x2e4>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800496a:	4a1f      	ldr	r2, [pc, #124]	@ (80049e8 <HAL_ADC_ConfigChannel+0x35c>)
 800496c:	4293      	cmp	r3, r2
 800496e:	d107      	bne.n	8004980 <HAL_ADC_ConfigChannel+0x2f4>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, pConfig->Channel);
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	681a      	ldr	r2, [r3, #0]
 8004974:	683b      	ldr	r3, [r7, #0]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	0019      	movs	r1, r3
 800497a:	0010      	movs	r0, r2
 800497c:	f7ff fc66 	bl	800424c <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8004980:	683b      	ldr	r3, [r7, #0]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	2b00      	cmp	r3, #0
 8004986:	da4d      	bge.n	8004a24 <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004988:	4b18      	ldr	r3, [pc, #96]	@ (80049ec <HAL_ADC_ConfigChannel+0x360>)
 800498a:	0018      	movs	r0, r3
 800498c:	f7ff fbec 	bl	8004168 <LL_ADC_GetCommonPathInternalCh>
 8004990:	0003      	movs	r3, r0
 8004992:	613b      	str	r3, [r7, #16]

        if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8004994:	683b      	ldr	r3, [r7, #0]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	4a15      	ldr	r2, [pc, #84]	@ (80049f0 <HAL_ADC_ConfigChannel+0x364>)
 800499a:	4293      	cmp	r3, r2
 800499c:	d108      	bne.n	80049b0 <HAL_ADC_ConfigChannel+0x324>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800499e:	693b      	ldr	r3, [r7, #16]
 80049a0:	4a18      	ldr	r2, [pc, #96]	@ (8004a04 <HAL_ADC_ConfigChannel+0x378>)
 80049a2:	4013      	ands	r3, r2
 80049a4:	4a11      	ldr	r2, [pc, #68]	@ (80049ec <HAL_ADC_ConfigChannel+0x360>)
 80049a6:	0019      	movs	r1, r3
 80049a8:	0010      	movs	r0, r2
 80049aa:	f7ff fbc9 	bl	8004140 <LL_ADC_SetCommonPathInternalCh>
 80049ae:	e039      	b.n	8004a24 <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 80049b0:	683b      	ldr	r3, [r7, #0]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	4a11      	ldr	r2, [pc, #68]	@ (80049fc <HAL_ADC_ConfigChannel+0x370>)
 80049b6:	4293      	cmp	r3, r2
 80049b8:	d108      	bne.n	80049cc <HAL_ADC_ConfigChannel+0x340>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80049ba:	693b      	ldr	r3, [r7, #16]
 80049bc:	4a12      	ldr	r2, [pc, #72]	@ (8004a08 <HAL_ADC_ConfigChannel+0x37c>)
 80049be:	4013      	ands	r3, r2
 80049c0:	4a0a      	ldr	r2, [pc, #40]	@ (80049ec <HAL_ADC_ConfigChannel+0x360>)
 80049c2:	0019      	movs	r1, r3
 80049c4:	0010      	movs	r0, r2
 80049c6:	f7ff fbbb 	bl	8004140 <LL_ADC_SetCommonPathInternalCh>
 80049ca:	e02b      	b.n	8004a24 <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 80049cc:	683b      	ldr	r3, [r7, #0]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	4a0b      	ldr	r2, [pc, #44]	@ (8004a00 <HAL_ADC_ConfigChannel+0x374>)
 80049d2:	4293      	cmp	r3, r2
 80049d4:	d126      	bne.n	8004a24 <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80049d6:	693b      	ldr	r3, [r7, #16]
 80049d8:	4a0c      	ldr	r2, [pc, #48]	@ (8004a0c <HAL_ADC_ConfigChannel+0x380>)
 80049da:	4013      	ands	r3, r2
 80049dc:	4a03      	ldr	r2, [pc, #12]	@ (80049ec <HAL_ADC_ConfigChannel+0x360>)
 80049de:	0019      	movs	r1, r3
 80049e0:	0010      	movs	r0, r2
 80049e2:	f7ff fbad 	bl	8004140 <LL_ADC_SetCommonPathInternalCh>
 80049e6:	e01d      	b.n	8004a24 <HAL_ADC_ConfigChannel+0x398>
 80049e8:	80000004 	.word	0x80000004
 80049ec:	40012708 	.word	0x40012708
 80049f0:	b0001000 	.word	0xb0001000
 80049f4:	20000000 	.word	0x20000000
 80049f8:	00030d40 	.word	0x00030d40
 80049fc:	b8004000 	.word	0xb8004000
 8004a00:	b4002000 	.word	0xb4002000
 8004a04:	ff7fffff 	.word	0xff7fffff
 8004a08:	feffffff 	.word	0xfeffffff
 8004a0c:	ffbfffff 	.word	0xffbfffff
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a14:	2220      	movs	r2, #32
 8004a16:	431a      	orrs	r2, r3
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8004a1c:	2317      	movs	r3, #23
 8004a1e:	18fb      	adds	r3, r7, r3
 8004a20:	2201      	movs	r2, #1
 8004a22:	701a      	strb	r2, [r3, #0]
  }

  __HAL_UNLOCK(hadc);
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	2254      	movs	r2, #84	@ 0x54
 8004a28:	2100      	movs	r1, #0
 8004a2a:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 8004a2c:	2317      	movs	r3, #23
 8004a2e:	18fb      	adds	r3, r7, r3
 8004a30:	781b      	ldrb	r3, [r3, #0]
}
 8004a32:	0018      	movs	r0, r3
 8004a34:	46bd      	mov	sp, r7
 8004a36:	b006      	add	sp, #24
 8004a38:	bd80      	pop	{r7, pc}
 8004a3a:	46c0      	nop			@ (mov r8, r8)

08004a3c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004a3c:	b580      	push	{r7, lr}
 8004a3e:	b082      	sub	sp, #8
 8004a40:	af00      	add	r7, sp, #0
 8004a42:	0002      	movs	r2, r0
 8004a44:	1dfb      	adds	r3, r7, #7
 8004a46:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8004a48:	1dfb      	adds	r3, r7, #7
 8004a4a:	781b      	ldrb	r3, [r3, #0]
 8004a4c:	2b7f      	cmp	r3, #127	@ 0x7f
 8004a4e:	d809      	bhi.n	8004a64 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004a50:	1dfb      	adds	r3, r7, #7
 8004a52:	781b      	ldrb	r3, [r3, #0]
 8004a54:	001a      	movs	r2, r3
 8004a56:	231f      	movs	r3, #31
 8004a58:	401a      	ands	r2, r3
 8004a5a:	4b04      	ldr	r3, [pc, #16]	@ (8004a6c <__NVIC_EnableIRQ+0x30>)
 8004a5c:	2101      	movs	r1, #1
 8004a5e:	4091      	lsls	r1, r2
 8004a60:	000a      	movs	r2, r1
 8004a62:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8004a64:	46c0      	nop			@ (mov r8, r8)
 8004a66:	46bd      	mov	sp, r7
 8004a68:	b002      	add	sp, #8
 8004a6a:	bd80      	pop	{r7, pc}
 8004a6c:	e000e100 	.word	0xe000e100

08004a70 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004a70:	b590      	push	{r4, r7, lr}
 8004a72:	b083      	sub	sp, #12
 8004a74:	af00      	add	r7, sp, #0
 8004a76:	0002      	movs	r2, r0
 8004a78:	6039      	str	r1, [r7, #0]
 8004a7a:	1dfb      	adds	r3, r7, #7
 8004a7c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8004a7e:	1dfb      	adds	r3, r7, #7
 8004a80:	781b      	ldrb	r3, [r3, #0]
 8004a82:	2b7f      	cmp	r3, #127	@ 0x7f
 8004a84:	d828      	bhi.n	8004ad8 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004a86:	4a2f      	ldr	r2, [pc, #188]	@ (8004b44 <__NVIC_SetPriority+0xd4>)
 8004a88:	1dfb      	adds	r3, r7, #7
 8004a8a:	781b      	ldrb	r3, [r3, #0]
 8004a8c:	b25b      	sxtb	r3, r3
 8004a8e:	089b      	lsrs	r3, r3, #2
 8004a90:	33c0      	adds	r3, #192	@ 0xc0
 8004a92:	009b      	lsls	r3, r3, #2
 8004a94:	589b      	ldr	r3, [r3, r2]
 8004a96:	1dfa      	adds	r2, r7, #7
 8004a98:	7812      	ldrb	r2, [r2, #0]
 8004a9a:	0011      	movs	r1, r2
 8004a9c:	2203      	movs	r2, #3
 8004a9e:	400a      	ands	r2, r1
 8004aa0:	00d2      	lsls	r2, r2, #3
 8004aa2:	21ff      	movs	r1, #255	@ 0xff
 8004aa4:	4091      	lsls	r1, r2
 8004aa6:	000a      	movs	r2, r1
 8004aa8:	43d2      	mvns	r2, r2
 8004aaa:	401a      	ands	r2, r3
 8004aac:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8004aae:	683b      	ldr	r3, [r7, #0]
 8004ab0:	019b      	lsls	r3, r3, #6
 8004ab2:	22ff      	movs	r2, #255	@ 0xff
 8004ab4:	401a      	ands	r2, r3
 8004ab6:	1dfb      	adds	r3, r7, #7
 8004ab8:	781b      	ldrb	r3, [r3, #0]
 8004aba:	0018      	movs	r0, r3
 8004abc:	2303      	movs	r3, #3
 8004abe:	4003      	ands	r3, r0
 8004ac0:	00db      	lsls	r3, r3, #3
 8004ac2:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004ac4:	481f      	ldr	r0, [pc, #124]	@ (8004b44 <__NVIC_SetPriority+0xd4>)
 8004ac6:	1dfb      	adds	r3, r7, #7
 8004ac8:	781b      	ldrb	r3, [r3, #0]
 8004aca:	b25b      	sxtb	r3, r3
 8004acc:	089b      	lsrs	r3, r3, #2
 8004ace:	430a      	orrs	r2, r1
 8004ad0:	33c0      	adds	r3, #192	@ 0xc0
 8004ad2:	009b      	lsls	r3, r3, #2
 8004ad4:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8004ad6:	e031      	b.n	8004b3c <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004ad8:	4a1b      	ldr	r2, [pc, #108]	@ (8004b48 <__NVIC_SetPriority+0xd8>)
 8004ada:	1dfb      	adds	r3, r7, #7
 8004adc:	781b      	ldrb	r3, [r3, #0]
 8004ade:	0019      	movs	r1, r3
 8004ae0:	230f      	movs	r3, #15
 8004ae2:	400b      	ands	r3, r1
 8004ae4:	3b08      	subs	r3, #8
 8004ae6:	089b      	lsrs	r3, r3, #2
 8004ae8:	3306      	adds	r3, #6
 8004aea:	009b      	lsls	r3, r3, #2
 8004aec:	18d3      	adds	r3, r2, r3
 8004aee:	3304      	adds	r3, #4
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	1dfa      	adds	r2, r7, #7
 8004af4:	7812      	ldrb	r2, [r2, #0]
 8004af6:	0011      	movs	r1, r2
 8004af8:	2203      	movs	r2, #3
 8004afa:	400a      	ands	r2, r1
 8004afc:	00d2      	lsls	r2, r2, #3
 8004afe:	21ff      	movs	r1, #255	@ 0xff
 8004b00:	4091      	lsls	r1, r2
 8004b02:	000a      	movs	r2, r1
 8004b04:	43d2      	mvns	r2, r2
 8004b06:	401a      	ands	r2, r3
 8004b08:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8004b0a:	683b      	ldr	r3, [r7, #0]
 8004b0c:	019b      	lsls	r3, r3, #6
 8004b0e:	22ff      	movs	r2, #255	@ 0xff
 8004b10:	401a      	ands	r2, r3
 8004b12:	1dfb      	adds	r3, r7, #7
 8004b14:	781b      	ldrb	r3, [r3, #0]
 8004b16:	0018      	movs	r0, r3
 8004b18:	2303      	movs	r3, #3
 8004b1a:	4003      	ands	r3, r0
 8004b1c:	00db      	lsls	r3, r3, #3
 8004b1e:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004b20:	4809      	ldr	r0, [pc, #36]	@ (8004b48 <__NVIC_SetPriority+0xd8>)
 8004b22:	1dfb      	adds	r3, r7, #7
 8004b24:	781b      	ldrb	r3, [r3, #0]
 8004b26:	001c      	movs	r4, r3
 8004b28:	230f      	movs	r3, #15
 8004b2a:	4023      	ands	r3, r4
 8004b2c:	3b08      	subs	r3, #8
 8004b2e:	089b      	lsrs	r3, r3, #2
 8004b30:	430a      	orrs	r2, r1
 8004b32:	3306      	adds	r3, #6
 8004b34:	009b      	lsls	r3, r3, #2
 8004b36:	18c3      	adds	r3, r0, r3
 8004b38:	3304      	adds	r3, #4
 8004b3a:	601a      	str	r2, [r3, #0]
}
 8004b3c:	46c0      	nop			@ (mov r8, r8)
 8004b3e:	46bd      	mov	sp, r7
 8004b40:	b003      	add	sp, #12
 8004b42:	bd90      	pop	{r4, r7, pc}
 8004b44:	e000e100 	.word	0xe000e100
 8004b48:	e000ed00 	.word	0xe000ed00

08004b4c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004b4c:	b580      	push	{r7, lr}
 8004b4e:	b082      	sub	sp, #8
 8004b50:	af00      	add	r7, sp, #0
 8004b52:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	1e5a      	subs	r2, r3, #1
 8004b58:	2380      	movs	r3, #128	@ 0x80
 8004b5a:	045b      	lsls	r3, r3, #17
 8004b5c:	429a      	cmp	r2, r3
 8004b5e:	d301      	bcc.n	8004b64 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004b60:	2301      	movs	r3, #1
 8004b62:	e010      	b.n	8004b86 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004b64:	4b0a      	ldr	r3, [pc, #40]	@ (8004b90 <SysTick_Config+0x44>)
 8004b66:	687a      	ldr	r2, [r7, #4]
 8004b68:	3a01      	subs	r2, #1
 8004b6a:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004b6c:	2301      	movs	r3, #1
 8004b6e:	425b      	negs	r3, r3
 8004b70:	2103      	movs	r1, #3
 8004b72:	0018      	movs	r0, r3
 8004b74:	f7ff ff7c 	bl	8004a70 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004b78:	4b05      	ldr	r3, [pc, #20]	@ (8004b90 <SysTick_Config+0x44>)
 8004b7a:	2200      	movs	r2, #0
 8004b7c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004b7e:	4b04      	ldr	r3, [pc, #16]	@ (8004b90 <SysTick_Config+0x44>)
 8004b80:	2207      	movs	r2, #7
 8004b82:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004b84:	2300      	movs	r3, #0
}
 8004b86:	0018      	movs	r0, r3
 8004b88:	46bd      	mov	sp, r7
 8004b8a:	b002      	add	sp, #8
 8004b8c:	bd80      	pop	{r7, pc}
 8004b8e:	46c0      	nop			@ (mov r8, r8)
 8004b90:	e000e010 	.word	0xe000e010

08004b94 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004b94:	b580      	push	{r7, lr}
 8004b96:	b084      	sub	sp, #16
 8004b98:	af00      	add	r7, sp, #0
 8004b9a:	60b9      	str	r1, [r7, #8]
 8004b9c:	607a      	str	r2, [r7, #4]
 8004b9e:	210f      	movs	r1, #15
 8004ba0:	187b      	adds	r3, r7, r1
 8004ba2:	1c02      	adds	r2, r0, #0
 8004ba4:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8004ba6:	68ba      	ldr	r2, [r7, #8]
 8004ba8:	187b      	adds	r3, r7, r1
 8004baa:	781b      	ldrb	r3, [r3, #0]
 8004bac:	b25b      	sxtb	r3, r3
 8004bae:	0011      	movs	r1, r2
 8004bb0:	0018      	movs	r0, r3
 8004bb2:	f7ff ff5d 	bl	8004a70 <__NVIC_SetPriority>
}
 8004bb6:	46c0      	nop			@ (mov r8, r8)
 8004bb8:	46bd      	mov	sp, r7
 8004bba:	b004      	add	sp, #16
 8004bbc:	bd80      	pop	{r7, pc}

08004bbe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004bbe:	b580      	push	{r7, lr}
 8004bc0:	b082      	sub	sp, #8
 8004bc2:	af00      	add	r7, sp, #0
 8004bc4:	0002      	movs	r2, r0
 8004bc6:	1dfb      	adds	r3, r7, #7
 8004bc8:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004bca:	1dfb      	adds	r3, r7, #7
 8004bcc:	781b      	ldrb	r3, [r3, #0]
 8004bce:	b25b      	sxtb	r3, r3
 8004bd0:	0018      	movs	r0, r3
 8004bd2:	f7ff ff33 	bl	8004a3c <__NVIC_EnableIRQ>
}
 8004bd6:	46c0      	nop			@ (mov r8, r8)
 8004bd8:	46bd      	mov	sp, r7
 8004bda:	b002      	add	sp, #8
 8004bdc:	bd80      	pop	{r7, pc}

08004bde <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004bde:	b580      	push	{r7, lr}
 8004be0:	b082      	sub	sp, #8
 8004be2:	af00      	add	r7, sp, #0
 8004be4:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	0018      	movs	r0, r3
 8004bea:	f7ff ffaf 	bl	8004b4c <SysTick_Config>
 8004bee:	0003      	movs	r3, r0
}
 8004bf0:	0018      	movs	r0, r3
 8004bf2:	46bd      	mov	sp, r7
 8004bf4:	b002      	add	sp, #8
 8004bf6:	bd80      	pop	{r7, pc}

08004bf8 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8004bf8:	b580      	push	{r7, lr}
 8004bfa:	b084      	sub	sp, #16
 8004bfc:	af00      	add	r7, sp, #0
 8004bfe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d101      	bne.n	8004c0a <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 8004c06:	2301      	movs	r3, #1
 8004c08:	e14e      	b.n	8004ea8 <HAL_FDCAN_Init+0x2b0>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	225c      	movs	r2, #92	@ 0x5c
 8004c0e:	5c9b      	ldrb	r3, [r3, r2]
 8004c10:	b2db      	uxtb	r3, r3
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	d107      	bne.n	8004c26 <HAL_FDCAN_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	225d      	movs	r2, #93	@ 0x5d
 8004c1a:	2100      	movs	r1, #0
 8004c1c:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	0018      	movs	r0, r3
 8004c22:	f7ff f89b 	bl	8003d5c <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	699a      	ldr	r2, [r3, #24]
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	2110      	movs	r1, #16
 8004c32:	438a      	bics	r2, r1
 8004c34:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004c36:	f7ff fa63 	bl	8004100 <HAL_GetTick>
 8004c3a:	0003      	movs	r3, r0
 8004c3c:	60fb      	str	r3, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8004c3e:	e012      	b.n	8004c66 <HAL_FDCAN_Init+0x6e>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8004c40:	f7ff fa5e 	bl	8004100 <HAL_GetTick>
 8004c44:	0002      	movs	r2, r0
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	1ad3      	subs	r3, r2, r3
 8004c4a:	2b0a      	cmp	r3, #10
 8004c4c:	d90b      	bls.n	8004c66 <HAL_FDCAN_Init+0x6e>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004c52:	2201      	movs	r2, #1
 8004c54:	431a      	orrs	r2, r3
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	225c      	movs	r2, #92	@ 0x5c
 8004c5e:	2103      	movs	r1, #3
 8004c60:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 8004c62:	2301      	movs	r3, #1
 8004c64:	e120      	b.n	8004ea8 <HAL_FDCAN_Init+0x2b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	699b      	ldr	r3, [r3, #24]
 8004c6c:	2208      	movs	r2, #8
 8004c6e:	4013      	ands	r3, r2
 8004c70:	2b08      	cmp	r3, #8
 8004c72:	d0e5      	beq.n	8004c40 <HAL_FDCAN_Init+0x48>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	699a      	ldr	r2, [r3, #24]
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	2101      	movs	r1, #1
 8004c80:	430a      	orrs	r2, r1
 8004c82:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004c84:	f7ff fa3c 	bl	8004100 <HAL_GetTick>
 8004c88:	0003      	movs	r3, r0
 8004c8a:	60fb      	str	r3, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8004c8c:	e012      	b.n	8004cb4 <HAL_FDCAN_Init+0xbc>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8004c8e:	f7ff fa37 	bl	8004100 <HAL_GetTick>
 8004c92:	0002      	movs	r2, r0
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	1ad3      	subs	r3, r2, r3
 8004c98:	2b0a      	cmp	r3, #10
 8004c9a:	d90b      	bls.n	8004cb4 <HAL_FDCAN_Init+0xbc>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004ca0:	2201      	movs	r2, #1
 8004ca2:	431a      	orrs	r2, r3
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	225c      	movs	r2, #92	@ 0x5c
 8004cac:	2103      	movs	r1, #3
 8004cae:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 8004cb0:	2301      	movs	r3, #1
 8004cb2:	e0f9      	b.n	8004ea8 <HAL_FDCAN_Init+0x2b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	699b      	ldr	r3, [r3, #24]
 8004cba:	2201      	movs	r2, #1
 8004cbc:	4013      	ands	r3, r2
 8004cbe:	d0e6      	beq.n	8004c8e <HAL_FDCAN_Init+0x96>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	699a      	ldr	r2, [r3, #24]
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	2102      	movs	r1, #2
 8004ccc:	430a      	orrs	r2, r1
 8004cce:	619a      	str	r2, [r3, #24]

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	4a76      	ldr	r2, [pc, #472]	@ (8004eb0 <HAL_FDCAN_Init+0x2b8>)
 8004cd6:	4293      	cmp	r3, r2
 8004cd8:	d103      	bne.n	8004ce2 <HAL_FDCAN_Init+0xea>
  {
    /* Configure Clock divider */
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 8004cda:	4a76      	ldr	r2, [pc, #472]	@ (8004eb4 <HAL_FDCAN_Init+0x2bc>)
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	685b      	ldr	r3, [r3, #4]
 8004ce0:	6013      	str	r3, [r2, #0]
  }

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	7c1b      	ldrb	r3, [r3, #16]
 8004ce6:	2b01      	cmp	r3, #1
 8004ce8:	d108      	bne.n	8004cfc <HAL_FDCAN_Init+0x104>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	699a      	ldr	r2, [r3, #24]
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	2140      	movs	r1, #64	@ 0x40
 8004cf6:	438a      	bics	r2, r1
 8004cf8:	619a      	str	r2, [r3, #24]
 8004cfa:	e007      	b.n	8004d0c <HAL_FDCAN_Init+0x114>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	699a      	ldr	r2, [r3, #24]
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	2140      	movs	r1, #64	@ 0x40
 8004d08:	430a      	orrs	r2, r1
 8004d0a:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	7c5b      	ldrb	r3, [r3, #17]
 8004d10:	2b01      	cmp	r3, #1
 8004d12:	d109      	bne.n	8004d28 <HAL_FDCAN_Init+0x130>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	699a      	ldr	r2, [r3, #24]
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	2180      	movs	r1, #128	@ 0x80
 8004d20:	01c9      	lsls	r1, r1, #7
 8004d22:	430a      	orrs	r2, r1
 8004d24:	619a      	str	r2, [r3, #24]
 8004d26:	e007      	b.n	8004d38 <HAL_FDCAN_Init+0x140>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	699a      	ldr	r2, [r3, #24]
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	4961      	ldr	r1, [pc, #388]	@ (8004eb8 <HAL_FDCAN_Init+0x2c0>)
 8004d34:	400a      	ands	r2, r1
 8004d36:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	7c9b      	ldrb	r3, [r3, #18]
 8004d3c:	2b01      	cmp	r3, #1
 8004d3e:	d108      	bne.n	8004d52 <HAL_FDCAN_Init+0x15a>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	699a      	ldr	r2, [r3, #24]
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	495c      	ldr	r1, [pc, #368]	@ (8004ebc <HAL_FDCAN_Init+0x2c4>)
 8004d4c:	400a      	ands	r2, r1
 8004d4e:	619a      	str	r2, [r3, #24]
 8004d50:	e008      	b.n	8004d64 <HAL_FDCAN_Init+0x16c>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	699a      	ldr	r2, [r3, #24]
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	2180      	movs	r1, #128	@ 0x80
 8004d5e:	0149      	lsls	r1, r1, #5
 8004d60:	430a      	orrs	r2, r1
 8004d62:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	699b      	ldr	r3, [r3, #24]
 8004d6a:	4a55      	ldr	r2, [pc, #340]	@ (8004ec0 <HAL_FDCAN_Init+0x2c8>)
 8004d6c:	4013      	ands	r3, r2
 8004d6e:	0019      	movs	r1, r3
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	689a      	ldr	r2, [r3, #8]
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	430a      	orrs	r2, r1
 8004d7a:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	699a      	ldr	r2, [r3, #24]
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	21a4      	movs	r1, #164	@ 0xa4
 8004d88:	438a      	bics	r2, r1
 8004d8a:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	691a      	ldr	r2, [r3, #16]
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	2110      	movs	r1, #16
 8004d98:	438a      	bics	r2, r1
 8004d9a:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	68db      	ldr	r3, [r3, #12]
 8004da0:	2b01      	cmp	r3, #1
 8004da2:	d108      	bne.n	8004db6 <HAL_FDCAN_Init+0x1be>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	699a      	ldr	r2, [r3, #24]
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	2104      	movs	r1, #4
 8004db0:	430a      	orrs	r2, r1
 8004db2:	619a      	str	r2, [r3, #24]
 8004db4:	e02c      	b.n	8004e10 <HAL_FDCAN_Init+0x218>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	68db      	ldr	r3, [r3, #12]
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d028      	beq.n	8004e10 <HAL_FDCAN_Init+0x218>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	68db      	ldr	r3, [r3, #12]
 8004dc2:	2b02      	cmp	r3, #2
 8004dc4:	d01c      	beq.n	8004e00 <HAL_FDCAN_Init+0x208>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	699a      	ldr	r2, [r3, #24]
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	2180      	movs	r1, #128	@ 0x80
 8004dd2:	430a      	orrs	r2, r1
 8004dd4:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	691a      	ldr	r2, [r3, #16]
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	2110      	movs	r1, #16
 8004de2:	430a      	orrs	r2, r1
 8004de4:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	68db      	ldr	r3, [r3, #12]
 8004dea:	2b03      	cmp	r3, #3
 8004dec:	d110      	bne.n	8004e10 <HAL_FDCAN_Init+0x218>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	699a      	ldr	r2, [r3, #24]
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	2120      	movs	r1, #32
 8004dfa:	430a      	orrs	r2, r1
 8004dfc:	619a      	str	r2, [r3, #24]
 8004dfe:	e007      	b.n	8004e10 <HAL_FDCAN_Init+0x218>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	699a      	ldr	r2, [r3, #24]
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	2120      	movs	r1, #32
 8004e0c:	430a      	orrs	r2, r1
 8004e0e:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	699b      	ldr	r3, [r3, #24]
 8004e14:	3b01      	subs	r3, #1
 8004e16:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	69db      	ldr	r3, [r3, #28]
 8004e1c:	3b01      	subs	r3, #1
 8004e1e:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8004e20:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	6a1b      	ldr	r3, [r3, #32]
 8004e26:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8004e28:	431a      	orrs	r2, r3
 8004e2a:	0011      	movs	r1, r2
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	695b      	ldr	r3, [r3, #20]
 8004e30:	3b01      	subs	r3, #1
 8004e32:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8004e38:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8004e3a:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	689a      	ldr	r2, [r3, #8]
 8004e40:	23c0      	movs	r3, #192	@ 0xc0
 8004e42:	009b      	lsls	r3, r3, #2
 8004e44:	429a      	cmp	r2, r3
 8004e46:	d115      	bne.n	8004e74 <HAL_FDCAN_Init+0x27c>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e4c:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e52:	3b01      	subs	r3, #1
 8004e54:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8004e56:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e5c:	3b01      	subs	r3, #1
 8004e5e:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8004e60:	431a      	orrs	r2, r3
 8004e62:	0011      	movs	r1, r2
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e68:	3b01      	subs	r3, #1
 8004e6a:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8004e70:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8004e72:	60da      	str	r2, [r3, #12]
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	22c0      	movs	r2, #192	@ 0xc0
 8004e7a:	5899      	ldr	r1, [r3, r2]
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	430a      	orrs	r2, r1
 8004e86:	21c0      	movs	r1, #192	@ 0xc0
 8004e88:	505a      	str	r2, [r3, r1]

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	0018      	movs	r0, r3
 8004e8e:	f000 fbe7 	bl	8005660 <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	2200      	movs	r2, #0
 8004e96:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	2200      	movs	r2, #0
 8004e9c:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	225c      	movs	r2, #92	@ 0x5c
 8004ea2:	2101      	movs	r1, #1
 8004ea4:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8004ea6:	2300      	movs	r3, #0
}
 8004ea8:	0018      	movs	r0, r3
 8004eaa:	46bd      	mov	sp, r7
 8004eac:	b004      	add	sp, #16
 8004eae:	bd80      	pop	{r7, pc}
 8004eb0:	40006400 	.word	0x40006400
 8004eb4:	40006500 	.word	0x40006500
 8004eb8:	ffffbfff 	.word	0xffffbfff
 8004ebc:	ffffefff 	.word	0xffffefff
 8004ec0:	fffffcff 	.word	0xfffffcff

08004ec4 <HAL_FDCAN_AddMessageToTxFifoQ>:
  * @param  pTxData pointer to a buffer containing the payload of the Tx frame.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_AddMessageToTxFifoQ(FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                                const uint8_t *pTxData)
{
 8004ec4:	b580      	push	{r7, lr}
 8004ec6:	b086      	sub	sp, #24
 8004ec8:	af00      	add	r7, sp, #0
 8004eca:	60f8      	str	r0, [r7, #12]
 8004ecc:	60b9      	str	r1, [r7, #8]
 8004ece:	607a      	str	r2, [r7, #4]
  assert_param(IS_FDCAN_BRS(pTxHeader->BitRateSwitch));
  assert_param(IS_FDCAN_FDF(pTxHeader->FDFormat));
  assert_param(IS_FDCAN_EFC(pTxHeader->TxEventFifoControl));
  assert_param(IS_FDCAN_MAX_VALUE(pTxHeader->MessageMarker, 0xFFU));

  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	225c      	movs	r2, #92	@ 0x5c
 8004ed4:	5c9b      	ldrb	r3, [r3, r2]
 8004ed6:	b2db      	uxtb	r3, r3
 8004ed8:	2b02      	cmp	r3, #2
 8004eda:	d12d      	bne.n	8004f38 <HAL_FDCAN_AddMessageToTxFifoQ+0x74>
  {
    /* Check that the Tx FIFO/Queue is not full */
    if ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0U)
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	22c4      	movs	r2, #196	@ 0xc4
 8004ee2:	589a      	ldr	r2, [r3, r2]
 8004ee4:	2380      	movs	r3, #128	@ 0x80
 8004ee6:	039b      	lsls	r3, r3, #14
 8004ee8:	4013      	ands	r3, r2
 8004eea:	d008      	beq.n	8004efe <HAL_FDCAN_AddMessageToTxFifoQ+0x3a>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004ef0:	2280      	movs	r2, #128	@ 0x80
 8004ef2:	0092      	lsls	r2, r2, #2
 8004ef4:	431a      	orrs	r2, r3
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 8004efa:	2301      	movs	r3, #1
 8004efc:	e023      	b.n	8004f46 <HAL_FDCAN_AddMessageToTxFifoQ+0x82>
    }
    else
    {
      /* Retrieve the Tx FIFO PutIndex */
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	22c4      	movs	r2, #196	@ 0xc4
 8004f04:	589b      	ldr	r3, [r3, r2]
 8004f06:	0c1b      	lsrs	r3, r3, #16
 8004f08:	2203      	movs	r2, #3
 8004f0a:	4013      	ands	r3, r2
 8004f0c:	617b      	str	r3, [r7, #20]

      /* Add the message to the Tx FIFO/Queue */
      FDCAN_CopyMessageToRAM(hfdcan, pTxHeader, pTxData, PutIndex);
 8004f0e:	697b      	ldr	r3, [r7, #20]
 8004f10:	687a      	ldr	r2, [r7, #4]
 8004f12:	68b9      	ldr	r1, [r7, #8]
 8004f14:	68f8      	ldr	r0, [r7, #12]
 8004f16:	f000 fc0f 	bl	8005738 <FDCAN_CopyMessageToRAM>

      /* Activate the corresponding transmission request */
      hfdcan->Instance->TXBAR = ((uint32_t)1 << PutIndex);
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	2101      	movs	r1, #1
 8004f20:	697a      	ldr	r2, [r7, #20]
 8004f22:	4091      	lsls	r1, r2
 8004f24:	000a      	movs	r2, r1
 8004f26:	21cc      	movs	r1, #204	@ 0xcc
 8004f28:	505a      	str	r2, [r3, r1]

      /* Store the Latest Tx FIFO/Queue Request Buffer Index */
      hfdcan->LatestTxFifoQRequest = ((uint32_t)1 << PutIndex);
 8004f2a:	2201      	movs	r2, #1
 8004f2c:	697b      	ldr	r3, [r7, #20]
 8004f2e:	409a      	lsls	r2, r3
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Return function status */
    return HAL_OK;
 8004f34:	2300      	movs	r3, #0
 8004f36:	e006      	b.n	8004f46 <HAL_FDCAN_AddMessageToTxFifoQ+0x82>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004f3c:	2208      	movs	r2, #8
 8004f3e:	431a      	orrs	r2, r3
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8004f44:	2301      	movs	r3, #1
  }
}
 8004f46:	0018      	movs	r0, r3
 8004f48:	46bd      	mov	sp, r7
 8004f4a:	b006      	add	sp, #24
 8004f4c:	bd80      	pop	{r7, pc}
	...

08004f50 <HAL_FDCAN_GetRxMessage>:
  * @param  pRxData pointer to a buffer where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetRxMessage(FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation,
                                         FDCAN_RxHeaderTypeDef *pRxHeader, uint8_t *pRxData)
{
 8004f50:	b580      	push	{r7, lr}
 8004f52:	b08a      	sub	sp, #40	@ 0x28
 8004f54:	af00      	add	r7, sp, #0
 8004f56:	60f8      	str	r0, [r7, #12]
 8004f58:	60b9      	str	r1, [r7, #8]
 8004f5a:	607a      	str	r2, [r7, #4]
 8004f5c:	603b      	str	r3, [r7, #0]
  uint32_t *RxAddress;
  uint8_t  *pData;
  uint32_t ByteCounter;
  uint32_t GetIndex = 0;
 8004f5e:	2300      	movs	r3, #0
 8004f60:	61fb      	str	r3, [r7, #28]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8004f62:	201b      	movs	r0, #27
 8004f64:	183b      	adds	r3, r7, r0
 8004f66:	68fa      	ldr	r2, [r7, #12]
 8004f68:	215c      	movs	r1, #92	@ 0x5c
 8004f6a:	5c52      	ldrb	r2, [r2, r1]
 8004f6c:	701a      	strb	r2, [r3, #0]

  /* Check function parameters */
  assert_param(IS_FDCAN_RX_FIFO(RxLocation));

  if (state == HAL_FDCAN_STATE_BUSY)
 8004f6e:	183b      	adds	r3, r7, r0
 8004f70:	781b      	ldrb	r3, [r3, #0]
 8004f72:	2b02      	cmp	r3, #2
 8004f74:	d000      	beq.n	8004f78 <HAL_FDCAN_GetRxMessage+0x28>
 8004f76:	e0f4      	b.n	8005162 <HAL_FDCAN_GetRxMessage+0x212>
  {
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8004f78:	68bb      	ldr	r3, [r7, #8]
 8004f7a:	2b40      	cmp	r3, #64	@ 0x40
 8004f7c:	d13b      	bne.n	8004ff6 <HAL_FDCAN_GetRxMessage+0xa6>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	2290      	movs	r2, #144	@ 0x90
 8004f84:	589b      	ldr	r3, [r3, r2]
 8004f86:	220f      	movs	r2, #15
 8004f88:	4013      	ands	r3, r2
 8004f8a:	d108      	bne.n	8004f9e <HAL_FDCAN_GetRxMessage+0x4e>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004f90:	2280      	movs	r2, #128	@ 0x80
 8004f92:	0052      	lsls	r2, r2, #1
 8004f94:	431a      	orrs	r2, r3
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	661a      	str	r2, [r3, #96]	@ 0x60

        return HAL_ERROR;
 8004f9a:	2301      	movs	r3, #1
 8004f9c:	e0e8      	b.n	8005170 <HAL_FDCAN_GetRxMessage+0x220>
      }
      else
      {
        /* Check that the Rx FIFO 0 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0F) >> FDCAN_RXF0S_F0F_Pos) == 1U)
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	2290      	movs	r2, #144	@ 0x90
 8004fa4:	589a      	ldr	r2, [r3, r2]
 8004fa6:	2380      	movs	r3, #128	@ 0x80
 8004fa8:	045b      	lsls	r3, r3, #17
 8004faa:	401a      	ands	r2, r3
 8004fac:	2380      	movs	r3, #128	@ 0x80
 8004fae:	045b      	lsls	r3, r3, #17
 8004fb0:	429a      	cmp	r2, r3
 8004fb2:	d10c      	bne.n	8004fce <HAL_FDCAN_GetRxMessage+0x7e>
        {
          if (((hfdcan->Instance->RXGFC & FDCAN_RXGFC_F0OM) >> FDCAN_RXGFC_F0OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	2280      	movs	r2, #128	@ 0x80
 8004fba:	589a      	ldr	r2, [r3, r2]
 8004fbc:	2380      	movs	r3, #128	@ 0x80
 8004fbe:	009b      	lsls	r3, r3, #2
 8004fc0:	401a      	ands	r2, r3
 8004fc2:	2380      	movs	r3, #128	@ 0x80
 8004fc4:	009b      	lsls	r3, r3, #2
 8004fc6:	429a      	cmp	r2, r3
 8004fc8:	d101      	bne.n	8004fce <HAL_FDCAN_GetRxMessage+0x7e>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 8004fca:	2301      	movs	r3, #1
 8004fcc:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 0 element index */
        GetIndex += ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	2290      	movs	r2, #144	@ 0x90
 8004fd4:	589b      	ldr	r3, [r3, r2]
 8004fd6:	0a1b      	lsrs	r3, r3, #8
 8004fd8:	2203      	movs	r2, #3
 8004fda:	4013      	ands	r3, r2
 8004fdc:	69fa      	ldr	r2, [r7, #28]
 8004fde:	18d3      	adds	r3, r2, r3
 8004fe0:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 0 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * SRAMCAN_RF0_SIZE));
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	6c99      	ldr	r1, [r3, #72]	@ 0x48
 8004fe6:	69fa      	ldr	r2, [r7, #28]
 8004fe8:	0013      	movs	r3, r2
 8004fea:	00db      	lsls	r3, r3, #3
 8004fec:	189b      	adds	r3, r3, r2
 8004fee:	00db      	lsls	r3, r3, #3
 8004ff0:	18cb      	adds	r3, r1, r3
 8004ff2:	627b      	str	r3, [r7, #36]	@ 0x24
 8004ff4:	e03a      	b.n	800506c <HAL_FDCAN_GetRxMessage+0x11c>
      }
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	2298      	movs	r2, #152	@ 0x98
 8004ffc:	589b      	ldr	r3, [r3, r2]
 8004ffe:	220f      	movs	r2, #15
 8005000:	4013      	ands	r3, r2
 8005002:	d108      	bne.n	8005016 <HAL_FDCAN_GetRxMessage+0xc6>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005008:	2280      	movs	r2, #128	@ 0x80
 800500a:	0052      	lsls	r2, r2, #1
 800500c:	431a      	orrs	r2, r3
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	661a      	str	r2, [r3, #96]	@ 0x60

        return HAL_ERROR;
 8005012:	2301      	movs	r3, #1
 8005014:	e0ac      	b.n	8005170 <HAL_FDCAN_GetRxMessage+0x220>
      }
      else
      {
        /* Check that the Rx FIFO 1 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1F) >> FDCAN_RXF1S_F1F_Pos) == 1U)
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	2298      	movs	r2, #152	@ 0x98
 800501c:	589a      	ldr	r2, [r3, r2]
 800501e:	2380      	movs	r3, #128	@ 0x80
 8005020:	045b      	lsls	r3, r3, #17
 8005022:	401a      	ands	r2, r3
 8005024:	2380      	movs	r3, #128	@ 0x80
 8005026:	045b      	lsls	r3, r3, #17
 8005028:	429a      	cmp	r2, r3
 800502a:	d10c      	bne.n	8005046 <HAL_FDCAN_GetRxMessage+0xf6>
        {
          if (((hfdcan->Instance->RXGFC & FDCAN_RXGFC_F1OM) >> FDCAN_RXGFC_F1OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	2280      	movs	r2, #128	@ 0x80
 8005032:	589a      	ldr	r2, [r3, r2]
 8005034:	2380      	movs	r3, #128	@ 0x80
 8005036:	005b      	lsls	r3, r3, #1
 8005038:	401a      	ands	r2, r3
 800503a:	2380      	movs	r3, #128	@ 0x80
 800503c:	005b      	lsls	r3, r3, #1
 800503e:	429a      	cmp	r2, r3
 8005040:	d101      	bne.n	8005046 <HAL_FDCAN_GetRxMessage+0xf6>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 8005042:	2301      	movs	r3, #1
 8005044:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 1 element index */
        GetIndex += ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	2298      	movs	r2, #152	@ 0x98
 800504c:	589b      	ldr	r3, [r3, r2]
 800504e:	0a1b      	lsrs	r3, r3, #8
 8005050:	2203      	movs	r2, #3
 8005052:	4013      	ands	r3, r2
 8005054:	69fa      	ldr	r2, [r7, #28]
 8005056:	18d3      	adds	r3, r2, r3
 8005058:	61fb      	str	r3, [r7, #28]
        /* Calculate Rx FIFO 1 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * SRAMCAN_RF1_SIZE));
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 800505e:	69fa      	ldr	r2, [r7, #28]
 8005060:	0013      	movs	r3, r2
 8005062:	00db      	lsls	r3, r3, #3
 8005064:	189b      	adds	r3, r3, r2
 8005066:	00db      	lsls	r3, r3, #3
 8005068:	18cb      	adds	r3, r1, r3
 800506a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
    }

    /* Retrieve IdType */
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 800506c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800506e:	681a      	ldr	r2, [r3, #0]
 8005070:	2380      	movs	r3, #128	@ 0x80
 8005072:	05db      	lsls	r3, r3, #23
 8005074:	401a      	ands	r2, r3
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	685b      	ldr	r3, [r3, #4]
 800507e:	2b00      	cmp	r3, #0
 8005080:	d107      	bne.n	8005092 <HAL_FDCAN_GetRxMessage+0x142>
    {
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 8005082:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	0c9b      	lsrs	r3, r3, #18
 8005088:	055b      	lsls	r3, r3, #21
 800508a:	0d5a      	lsrs	r2, r3, #21
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	601a      	str	r2, [r3, #0]
 8005090:	e005      	b.n	800509e <HAL_FDCAN_GetRxMessage+0x14e>
    }
    else /* Extended ID element */
    {
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 8005092:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	00db      	lsls	r3, r3, #3
 8005098:	08da      	lsrs	r2, r3, #3
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	601a      	str	r2, [r3, #0]
    }

    /* Retrieve RxFrameType */
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 800509e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050a0:	681a      	ldr	r2, [r3, #0]
 80050a2:	2380      	movs	r3, #128	@ 0x80
 80050a4:	059b      	lsls	r3, r3, #22
 80050a6:	401a      	ands	r2, r3
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 80050ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	0fdb      	lsrs	r3, r3, #31
 80050b2:	07da      	lsls	r2, r3, #31
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	611a      	str	r2, [r3, #16]

    /* Increment RxAddress pointer to second word of Rx FIFO element */
    RxAddress++;
 80050b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050ba:	3304      	adds	r3, #4
 80050bc:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve RxTimestamp */
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 80050be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	041b      	lsls	r3, r3, #16
 80050c4:	0c1a      	lsrs	r2, r3, #16
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pRxHeader->DataLength = ((*RxAddress & FDCAN_ELEMENT_MASK_DLC) >> 16U);
 80050ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	0c1b      	lsrs	r3, r3, #16
 80050d0:	220f      	movs	r2, #15
 80050d2:	401a      	ands	r2, r3
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 80050d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050da:	681a      	ldr	r2, [r3, #0]
 80050dc:	2380      	movs	r3, #128	@ 0x80
 80050de:	035b      	lsls	r3, r3, #13
 80050e0:	401a      	ands	r2, r3
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 80050e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050e8:	681a      	ldr	r2, [r3, #0]
 80050ea:	2380      	movs	r3, #128	@ 0x80
 80050ec:	039b      	lsls	r3, r3, #14
 80050ee:	401a      	ands	r2, r3
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	619a      	str	r2, [r3, #24]

    /* Retrieve FilterIndex */
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 80050f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	0e1b      	lsrs	r3, r3, #24
 80050fa:	227f      	movs	r2, #127	@ 0x7f
 80050fc:	401a      	ands	r2, r3
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	621a      	str	r2, [r3, #32]

    /* Retrieve NonMatchingFrame */
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 8005102:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	0fda      	lsrs	r2, r3, #31
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Increment RxAddress pointer to payload of Rx FIFO element */
    RxAddress++;
 800510c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800510e:	3304      	adds	r3, #4
 8005110:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve Rx payload */
    pData = (uint8_t *)RxAddress;
 8005112:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005114:	617b      	str	r3, [r7, #20]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 8005116:	2300      	movs	r3, #0
 8005118:	623b      	str	r3, [r7, #32]
 800511a:	e00a      	b.n	8005132 <HAL_FDCAN_GetRxMessage+0x1e2>
    {
      pRxData[ByteCounter] = pData[ByteCounter];
 800511c:	697a      	ldr	r2, [r7, #20]
 800511e:	6a3b      	ldr	r3, [r7, #32]
 8005120:	18d2      	adds	r2, r2, r3
 8005122:	6839      	ldr	r1, [r7, #0]
 8005124:	6a3b      	ldr	r3, [r7, #32]
 8005126:	18cb      	adds	r3, r1, r3
 8005128:	7812      	ldrb	r2, [r2, #0]
 800512a:	701a      	strb	r2, [r3, #0]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 800512c:	6a3b      	ldr	r3, [r7, #32]
 800512e:	3301      	adds	r3, #1
 8005130:	623b      	str	r3, [r7, #32]
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	68db      	ldr	r3, [r3, #12]
 8005136:	4a10      	ldr	r2, [pc, #64]	@ (8005178 <HAL_FDCAN_GetRxMessage+0x228>)
 8005138:	5cd3      	ldrb	r3, [r2, r3]
 800513a:	001a      	movs	r2, r3
 800513c:	6a3b      	ldr	r3, [r7, #32]
 800513e:	4293      	cmp	r3, r2
 8005140:	d3ec      	bcc.n	800511c <HAL_FDCAN_GetRxMessage+0x1cc>
    }

    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8005142:	68bb      	ldr	r3, [r7, #8]
 8005144:	2b40      	cmp	r3, #64	@ 0x40
 8005146:	d105      	bne.n	8005154 <HAL_FDCAN_GetRxMessage+0x204>
    {
      /* Acknowledge the Rx FIFO 0 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF0A = GetIndex;
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	2194      	movs	r1, #148	@ 0x94
 800514e:	69fa      	ldr	r2, [r7, #28]
 8005150:	505a      	str	r2, [r3, r1]
 8005152:	e004      	b.n	800515e <HAL_FDCAN_GetRxMessage+0x20e>
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Acknowledge the Rx FIFO 1 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF1A = GetIndex;
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	219c      	movs	r1, #156	@ 0x9c
 800515a:	69fa      	ldr	r2, [r7, #28]
 800515c:	505a      	str	r2, [r3, r1]
    }

    /* Return function status */
    return HAL_OK;
 800515e:	2300      	movs	r3, #0
 8005160:	e006      	b.n	8005170 <HAL_FDCAN_GetRxMessage+0x220>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005166:	2208      	movs	r2, #8
 8005168:	431a      	orrs	r2, r3
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 800516e:	2301      	movs	r3, #1
  }
}
 8005170:	0018      	movs	r0, r3
 8005172:	46bd      	mov	sp, r7
 8005174:	b00a      	add	sp, #40	@ 0x28
 8005176:	bd80      	pop	{r7, pc}
 8005178:	0800a700 	.word	0x0800a700

0800517c <HAL_FDCAN_ActivateNotification>:
  *           - FDCAN_IT_TX_ABORT_COMPLETE
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ActivateNotification(FDCAN_HandleTypeDef *hfdcan, uint32_t ActiveITs,
                                                 uint32_t BufferIndexes)
{
 800517c:	b580      	push	{r7, lr}
 800517e:	b086      	sub	sp, #24
 8005180:	af00      	add	r7, sp, #0
 8005182:	60f8      	str	r0, [r7, #12]
 8005184:	60b9      	str	r1, [r7, #8]
 8005186:	607a      	str	r2, [r7, #4]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8005188:	2017      	movs	r0, #23
 800518a:	183b      	adds	r3, r7, r0
 800518c:	68fa      	ldr	r2, [r7, #12]
 800518e:	215c      	movs	r1, #92	@ 0x5c
 8005190:	5c52      	ldrb	r2, [r2, r1]
 8005192:	701a      	strb	r2, [r3, #0]
  if ((ActiveITs & (FDCAN_IT_TX_COMPLETE | FDCAN_IT_TX_ABORT_COMPLETE)) != 0U)
  {
    assert_param(IS_FDCAN_TX_LOCATION_LIST(BufferIndexes));
  }

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8005194:	0002      	movs	r2, r0
 8005196:	18bb      	adds	r3, r7, r2
 8005198:	781b      	ldrb	r3, [r3, #0]
 800519a:	2b01      	cmp	r3, #1
 800519c:	d004      	beq.n	80051a8 <HAL_FDCAN_ActivateNotification+0x2c>
 800519e:	18bb      	adds	r3, r7, r2
 80051a0:	781b      	ldrb	r3, [r3, #0]
 80051a2:	2b02      	cmp	r3, #2
 80051a4:	d000      	beq.n	80051a8 <HAL_FDCAN_ActivateNotification+0x2c>
 80051a6:	e0b4      	b.n	8005312 <HAL_FDCAN_ActivateNotification+0x196>
  {
    /* Get interrupts line selection */
    ITs_lines_selection = hfdcan->Instance->ILS;
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80051ae:	613b      	str	r3, [r7, #16]

    /* Enable Interrupt lines */
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0) != 0U)
 80051b0:	68bb      	ldr	r3, [r7, #8]
 80051b2:	2207      	movs	r2, #7
 80051b4:	4013      	ands	r3, r2
 80051b6:	d003      	beq.n	80051c0 <HAL_FDCAN_ActivateNotification+0x44>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 80051b8:	693b      	ldr	r3, [r7, #16]
 80051ba:	2201      	movs	r2, #1
 80051bc:	4013      	ands	r3, r2
 80051be:	d034      	beq.n	800522a <HAL_FDCAN_ActivateNotification+0xae>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U)
 80051c0:	68bb      	ldr	r3, [r7, #8]
 80051c2:	2238      	movs	r2, #56	@ 0x38
 80051c4:	4013      	ands	r3, r2
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 80051c6:	d003      	beq.n	80051d0 <HAL_FDCAN_ActivateNotification+0x54>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 80051c8:	693b      	ldr	r3, [r7, #16]
 80051ca:	2202      	movs	r2, #2
 80051cc:	4013      	ands	r3, r2
 80051ce:	d02c      	beq.n	800522a <HAL_FDCAN_ActivateNotification+0xae>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U)
 80051d0:	68ba      	ldr	r2, [r7, #8]
 80051d2:	23e0      	movs	r3, #224	@ 0xe0
 80051d4:	005b      	lsls	r3, r3, #1
 80051d6:	4013      	ands	r3, r2
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 80051d8:	d003      	beq.n	80051e2 <HAL_FDCAN_ActivateNotification+0x66>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 80051da:	693b      	ldr	r3, [r7, #16]
 80051dc:	2204      	movs	r2, #4
 80051de:	4013      	ands	r3, r2
 80051e0:	d023      	beq.n	800522a <HAL_FDCAN_ActivateNotification+0xae>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U)
 80051e2:	68ba      	ldr	r2, [r7, #8]
 80051e4:	23f0      	movs	r3, #240	@ 0xf0
 80051e6:	015b      	lsls	r3, r3, #5
 80051e8:	4013      	ands	r3, r2
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 80051ea:	d003      	beq.n	80051f4 <HAL_FDCAN_ActivateNotification+0x78>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 80051ec:	693b      	ldr	r3, [r7, #16]
 80051ee:	2208      	movs	r2, #8
 80051f0:	4013      	ands	r3, r2
 80051f2:	d01a      	beq.n	800522a <HAL_FDCAN_ActivateNotification+0xae>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U)
 80051f4:	68ba      	ldr	r2, [r7, #8]
 80051f6:	23e0      	movs	r3, #224	@ 0xe0
 80051f8:	021b      	lsls	r3, r3, #8
 80051fa:	4013      	ands	r3, r2
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 80051fc:	d003      	beq.n	8005206 <HAL_FDCAN_ActivateNotification+0x8a>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 80051fe:	693b      	ldr	r3, [r7, #16]
 8005200:	2210      	movs	r2, #16
 8005202:	4013      	ands	r3, r2
 8005204:	d011      	beq.n	800522a <HAL_FDCAN_ActivateNotification+0xae>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U)
 8005206:	68ba      	ldr	r2, [r7, #8]
 8005208:	23c0      	movs	r3, #192	@ 0xc0
 800520a:	029b      	lsls	r3, r3, #10
 800520c:	4013      	ands	r3, r2
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 800520e:	d003      	beq.n	8005218 <HAL_FDCAN_ActivateNotification+0x9c>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 8005210:	693b      	ldr	r3, [r7, #16]
 8005212:	2220      	movs	r2, #32
 8005214:	4013      	ands	r3, r2
 8005216:	d008      	beq.n	800522a <HAL_FDCAN_ActivateNotification+0xae>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U)
 8005218:	68ba      	ldr	r2, [r7, #8]
 800521a:	23fc      	movs	r3, #252	@ 0xfc
 800521c:	041b      	lsls	r3, r3, #16
 800521e:	4013      	ands	r3, r2
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 8005220:	d00b      	beq.n	800523a <HAL_FDCAN_ActivateNotification+0xbe>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) == 0U)))
 8005222:	693b      	ldr	r3, [r7, #16]
 8005224:	2240      	movs	r2, #64	@ 0x40
 8005226:	4013      	ands	r3, r2
 8005228:	d107      	bne.n	800523a <HAL_FDCAN_ActivateNotification+0xbe>
    {
      /* Enable Interrupt line 0 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	2101      	movs	r1, #1
 8005236:	430a      	orrs	r2, r1
 8005238:	65da      	str	r2, [r3, #92]	@ 0x5c
    }
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0)       != 0U)
 800523a:	68bb      	ldr	r3, [r7, #8]
 800523c:	2207      	movs	r2, #7
 800523e:	4013      	ands	r3, r2
 8005240:	d003      	beq.n	800524a <HAL_FDCAN_ActivateNotification+0xce>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 8005242:	693b      	ldr	r3, [r7, #16]
 8005244:	2201      	movs	r2, #1
 8005246:	4013      	ands	r3, r2
 8005248:	d134      	bne.n	80052b4 <HAL_FDCAN_ActivateNotification+0x138>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U)
 800524a:	68bb      	ldr	r3, [r7, #8]
 800524c:	2238      	movs	r2, #56	@ 0x38
 800524e:	4013      	ands	r3, r2
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 8005250:	d003      	beq.n	800525a <HAL_FDCAN_ActivateNotification+0xde>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 8005252:	693b      	ldr	r3, [r7, #16]
 8005254:	2202      	movs	r2, #2
 8005256:	4013      	ands	r3, r2
 8005258:	d12c      	bne.n	80052b4 <HAL_FDCAN_ActivateNotification+0x138>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U)
 800525a:	68ba      	ldr	r2, [r7, #8]
 800525c:	23e0      	movs	r3, #224	@ 0xe0
 800525e:	005b      	lsls	r3, r3, #1
 8005260:	4013      	ands	r3, r2
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 8005262:	d003      	beq.n	800526c <HAL_FDCAN_ActivateNotification+0xf0>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 8005264:	693b      	ldr	r3, [r7, #16]
 8005266:	2204      	movs	r2, #4
 8005268:	4013      	ands	r3, r2
 800526a:	d123      	bne.n	80052b4 <HAL_FDCAN_ActivateNotification+0x138>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U)
 800526c:	68ba      	ldr	r2, [r7, #8]
 800526e:	23f0      	movs	r3, #240	@ 0xf0
 8005270:	015b      	lsls	r3, r3, #5
 8005272:	4013      	ands	r3, r2
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 8005274:	d003      	beq.n	800527e <HAL_FDCAN_ActivateNotification+0x102>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 8005276:	693b      	ldr	r3, [r7, #16]
 8005278:	2208      	movs	r2, #8
 800527a:	4013      	ands	r3, r2
 800527c:	d11a      	bne.n	80052b4 <HAL_FDCAN_ActivateNotification+0x138>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U)
 800527e:	68ba      	ldr	r2, [r7, #8]
 8005280:	23e0      	movs	r3, #224	@ 0xe0
 8005282:	021b      	lsls	r3, r3, #8
 8005284:	4013      	ands	r3, r2
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 8005286:	d003      	beq.n	8005290 <HAL_FDCAN_ActivateNotification+0x114>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 8005288:	693b      	ldr	r3, [r7, #16]
 800528a:	2210      	movs	r2, #16
 800528c:	4013      	ands	r3, r2
 800528e:	d111      	bne.n	80052b4 <HAL_FDCAN_ActivateNotification+0x138>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U)
 8005290:	68ba      	ldr	r2, [r7, #8]
 8005292:	23c0      	movs	r3, #192	@ 0xc0
 8005294:	029b      	lsls	r3, r3, #10
 8005296:	4013      	ands	r3, r2
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 8005298:	d003      	beq.n	80052a2 <HAL_FDCAN_ActivateNotification+0x126>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 800529a:	693b      	ldr	r3, [r7, #16]
 800529c:	2220      	movs	r2, #32
 800529e:	4013      	ands	r3, r2
 80052a0:	d108      	bne.n	80052b4 <HAL_FDCAN_ActivateNotification+0x138>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U)
 80052a2:	68ba      	ldr	r2, [r7, #8]
 80052a4:	23fc      	movs	r3, #252	@ 0xfc
 80052a6:	041b      	lsls	r3, r3, #16
 80052a8:	4013      	ands	r3, r2
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 80052aa:	d00b      	beq.n	80052c4 <HAL_FDCAN_ActivateNotification+0x148>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) != 0U)))
 80052ac:	693b      	ldr	r3, [r7, #16]
 80052ae:	2240      	movs	r2, #64	@ 0x40
 80052b0:	4013      	ands	r3, r2
 80052b2:	d007      	beq.n	80052c4 <HAL_FDCAN_ActivateNotification+0x148>
    {
      /* Enable Interrupt line 1 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	2102      	movs	r1, #2
 80052c0:	430a      	orrs	r2, r1
 80052c2:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 80052c4:	68bb      	ldr	r3, [r7, #8]
 80052c6:	2280      	movs	r2, #128	@ 0x80
 80052c8:	4013      	ands	r3, r2
 80052ca:	d009      	beq.n	80052e0 <HAL_FDCAN_ActivateNotification+0x164>
    {
      /* Enable Tx Buffer Transmission Interrupt to set TC flag in IR register,
         but interrupt will only occur if TC is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	22dc      	movs	r2, #220	@ 0xdc
 80052d2:	5899      	ldr	r1, [r3, r2]
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	687a      	ldr	r2, [r7, #4]
 80052da:	430a      	orrs	r2, r1
 80052dc:	21dc      	movs	r1, #220	@ 0xdc
 80052de:	505a      	str	r2, [r3, r1]
    }

    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 80052e0:	68ba      	ldr	r2, [r7, #8]
 80052e2:	2380      	movs	r3, #128	@ 0x80
 80052e4:	005b      	lsls	r3, r3, #1
 80052e6:	4013      	ands	r3, r2
 80052e8:	d009      	beq.n	80052fe <HAL_FDCAN_ActivateNotification+0x182>
    {
      /* Enable Tx Buffer Cancellation Finished Interrupt to set TCF flag in IR register,
         but interrupt will only occur if TCF is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	22e0      	movs	r2, #224	@ 0xe0
 80052f0:	5899      	ldr	r1, [r3, r2]
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	687a      	ldr	r2, [r7, #4]
 80052f8:	430a      	orrs	r2, r1
 80052fa:	21e0      	movs	r1, #224	@ 0xe0
 80052fc:	505a      	str	r2, [r3, r1]
    }

    /* Enable the selected interrupts */
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	68ba      	ldr	r2, [r7, #8]
 800530a:	430a      	orrs	r2, r1
 800530c:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Return function status */
    return HAL_OK;
 800530e:	2300      	movs	r3, #0
 8005310:	e006      	b.n	8005320 <HAL_FDCAN_ActivateNotification+0x1a4>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005316:	2202      	movs	r2, #2
 8005318:	431a      	orrs	r2, r3
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 800531e:	2301      	movs	r3, #1
  }
}
 8005320:	0018      	movs	r0, r3
 8005322:	46bd      	mov	sp, r7
 8005324:	b006      	add	sp, #24
 8005326:	bd80      	pop	{r7, pc}

08005328 <HAL_FDCAN_IRQHandler>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
void HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan)
{
 8005328:	b580      	push	{r7, lr}
 800532a:	b08c      	sub	sp, #48	@ 0x30
 800532c:	af00      	add	r7, sp, #0
 800532e:	6078      	str	r0, [r7, #4]
  uint32_t TransmittedBuffers;
  uint32_t AbortedBuffers;
  uint32_t itsource;
  uint32_t itflag;

  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005336:	23e0      	movs	r3, #224	@ 0xe0
 8005338:	015b      	lsls	r3, r3, #5
 800533a:	4013      	ands	r3, r2
 800533c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  TxEventFifoITs &= hfdcan->Instance->IE;
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005344:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005346:	4013      	ands	r3, r2
 8005348:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005350:	2207      	movs	r2, #7
 8005352:	4013      	ands	r3, r2
 8005354:	62bb      	str	r3, [r7, #40]	@ 0x28
  RxFifo0ITs &= hfdcan->Instance->IE;
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800535c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800535e:	4013      	ands	r3, r2
 8005360:	62bb      	str	r3, [r7, #40]	@ 0x28
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005368:	2238      	movs	r2, #56	@ 0x38
 800536a:	4013      	ands	r3, r2
 800536c:	627b      	str	r3, [r7, #36]	@ 0x24
  RxFifo1ITs &= hfdcan->Instance->IE;
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005374:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005376:	4013      	ands	r3, r2
 8005378:	627b      	str	r3, [r7, #36]	@ 0x24
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005380:	23f1      	movs	r3, #241	@ 0xf1
 8005382:	041b      	lsls	r3, r3, #16
 8005384:	4013      	ands	r3, r2
 8005386:	623b      	str	r3, [r7, #32]
  Errors &= hfdcan->Instance->IE;
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800538e:	6a3b      	ldr	r3, [r7, #32]
 8005390:	4013      	ands	r3, r2
 8005392:	623b      	str	r3, [r7, #32]
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800539a:	23e0      	movs	r3, #224	@ 0xe0
 800539c:	031b      	lsls	r3, r3, #12
 800539e:	4013      	ands	r3, r2
 80053a0:	61fb      	str	r3, [r7, #28]
  ErrorStatusITs &= hfdcan->Instance->IE;
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80053a8:	69fb      	ldr	r3, [r7, #28]
 80053aa:	4013      	ands	r3, r2
 80053ac:	61fb      	str	r3, [r7, #28]
  itsource = hfdcan->Instance->IE;
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80053b4:	61bb      	str	r3, [r7, #24]
  itflag = hfdcan->Instance->IR;
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80053bc:	617b      	str	r3, [r7, #20]

  /* High Priority Message interrupt management *******************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != RESET)
 80053be:	697b      	ldr	r3, [r7, #20]
 80053c0:	099b      	lsrs	r3, r3, #6
 80053c2:	001a      	movs	r2, r3
 80053c4:	2301      	movs	r3, #1
 80053c6:	4013      	ands	r3, r2
 80053c8:	d00d      	beq.n	80053e6 <HAL_FDCAN_IRQHandler+0xbe>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != RESET)
 80053ca:	69bb      	ldr	r3, [r7, #24]
 80053cc:	099b      	lsrs	r3, r3, #6
 80053ce:	001a      	movs	r2, r3
 80053d0:	2301      	movs	r3, #1
 80053d2:	4013      	ands	r3, r2
 80053d4:	d007      	beq.n	80053e6 <HAL_FDCAN_IRQHandler+0xbe>
    {
      /* Clear the High Priority Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	2240      	movs	r2, #64	@ 0x40
 80053dc:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->HighPriorityMessageCallback(hfdcan);
#else
      /* High Priority Message Callback */
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	0018      	movs	r0, r3
 80053e2:	f000 f924 	bl	800562e <HAL_FDCAN_HighPriorityMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Abort interrupt management **********************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_ABORT_COMPLETE) != RESET)
 80053e6:	697b      	ldr	r3, [r7, #20]
 80053e8:	0a1b      	lsrs	r3, r3, #8
 80053ea:	001a      	movs	r2, r3
 80053ec:	2301      	movs	r3, #1
 80053ee:	4013      	ands	r3, r2
 80053f0:	d01c      	beq.n	800542c <HAL_FDCAN_IRQHandler+0x104>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_ABORT_COMPLETE) != RESET)
 80053f2:	69bb      	ldr	r3, [r7, #24]
 80053f4:	0a1b      	lsrs	r3, r3, #8
 80053f6:	001a      	movs	r2, r3
 80053f8:	2301      	movs	r3, #1
 80053fa:	4013      	ands	r3, r2
 80053fc:	d016      	beq.n	800542c <HAL_FDCAN_IRQHandler+0x104>
    {
      /* List of aborted monitored buffers */
      AbortedBuffers = hfdcan->Instance->TXBCF;
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	22d8      	movs	r2, #216	@ 0xd8
 8005404:	589b      	ldr	r3, [r3, r2]
 8005406:	613b      	str	r3, [r7, #16]
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	22e0      	movs	r2, #224	@ 0xe0
 800540e:	589a      	ldr	r2, [r3, r2]
 8005410:	693b      	ldr	r3, [r7, #16]
 8005412:	4013      	ands	r3, r2
 8005414:	613b      	str	r3, [r7, #16]

      /* Clear the Transmission Cancellation flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	2280      	movs	r2, #128	@ 0x80
 800541c:	0052      	lsls	r2, r2, #1
 800541e:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferAbortCallback(hfdcan, AbortedBuffers);
#else
      /* Transmission Cancellation Callback */
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 8005420:	693a      	ldr	r2, [r7, #16]
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	0011      	movs	r1, r2
 8005426:	0018      	movs	r0, r3
 8005428:	f000 f8e8 	bl	80055fc <HAL_FDCAN_TxBufferAbortCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Tx event FIFO interrupts management **************************************/
  if (TxEventFifoITs != 0U)
 800542c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800542e:	2b00      	cmp	r3, #0
 8005430:	d009      	beq.n	8005446 <HAL_FDCAN_IRQHandler+0x11e>
  {
    /* Clear the Tx Event FIFO flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005438:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->TxEventFifoCallback(hfdcan, TxEventFifoITs);
#else
    /* Tx Event FIFO Callback */
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 800543a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	0011      	movs	r1, r2
 8005440:	0018      	movs	r0, r3
 8005442:	f000 f8b8 	bl	80055b6 <HAL_FDCAN_TxEventFifoCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 0 interrupts management ******************************************/
  if (RxFifo0ITs != 0U)
 8005446:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005448:	2b00      	cmp	r3, #0
 800544a:	d009      	beq.n	8005460 <HAL_FDCAN_IRQHandler+0x138>
  {
    /* Clear the Rx FIFO 0 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005452:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo0Callback(hfdcan, RxFifo0ITs);
#else
    /* Rx FIFO 0 Callback */
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 8005454:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	0011      	movs	r1, r2
 800545a:	0018      	movs	r0, r3
 800545c:	f7fd fd74 	bl	8002f48 <HAL_FDCAN_RxFifo0Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 1 interrupts management ******************************************/
  if (RxFifo1ITs != 0U)
 8005460:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005462:	2b00      	cmp	r3, #0
 8005464:	d009      	beq.n	800547a <HAL_FDCAN_IRQHandler+0x152>
  {
    /* Clear the Rx FIFO 1 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800546c:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo1Callback(hfdcan, RxFifo1ITs);
#else
    /* Rx FIFO 1 Callback */
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 800546e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	0011      	movs	r1, r2
 8005474:	0018      	movs	r0, r3
 8005476:	f000 f8a7 	bl	80055c8 <HAL_FDCAN_RxFifo1Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx FIFO empty interrupt management ***************************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_FIFO_EMPTY) != RESET)
 800547a:	697b      	ldr	r3, [r7, #20]
 800547c:	0a5b      	lsrs	r3, r3, #9
 800547e:	001a      	movs	r2, r3
 8005480:	2301      	movs	r3, #1
 8005482:	4013      	ands	r3, r2
 8005484:	d00e      	beq.n	80054a4 <HAL_FDCAN_IRQHandler+0x17c>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_FIFO_EMPTY) != RESET)
 8005486:	69bb      	ldr	r3, [r7, #24]
 8005488:	0a5b      	lsrs	r3, r3, #9
 800548a:	001a      	movs	r2, r3
 800548c:	2301      	movs	r3, #1
 800548e:	4013      	ands	r3, r2
 8005490:	d008      	beq.n	80054a4 <HAL_FDCAN_IRQHandler+0x17c>
    {
      /* Clear the Tx FIFO empty flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	2280      	movs	r2, #128	@ 0x80
 8005498:	0092      	lsls	r2, r2, #2
 800549a:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxFifoEmptyCallback(hfdcan);
#else
      /* Tx FIFO empty Callback */
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	0018      	movs	r0, r3
 80054a0:	f000 f89b 	bl	80055da <HAL_FDCAN_TxFifoEmptyCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Complete interrupt management *******************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_COMPLETE) != RESET)
 80054a4:	697b      	ldr	r3, [r7, #20]
 80054a6:	09db      	lsrs	r3, r3, #7
 80054a8:	001a      	movs	r2, r3
 80054aa:	2301      	movs	r3, #1
 80054ac:	4013      	ands	r3, r2
 80054ae:	d01b      	beq.n	80054e8 <HAL_FDCAN_IRQHandler+0x1c0>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_COMPLETE) != RESET)
 80054b0:	69bb      	ldr	r3, [r7, #24]
 80054b2:	09db      	lsrs	r3, r3, #7
 80054b4:	001a      	movs	r2, r3
 80054b6:	2301      	movs	r3, #1
 80054b8:	4013      	ands	r3, r2
 80054ba:	d015      	beq.n	80054e8 <HAL_FDCAN_IRQHandler+0x1c0>
    {
      /* List of transmitted monitored buffers */
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	22d4      	movs	r2, #212	@ 0xd4
 80054c2:	589b      	ldr	r3, [r3, r2]
 80054c4:	60fb      	str	r3, [r7, #12]
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	22dc      	movs	r2, #220	@ 0xdc
 80054cc:	589a      	ldr	r2, [r3, r2]
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	4013      	ands	r3, r2
 80054d2:	60fb      	str	r3, [r7, #12]

      /* Clear the Transmission Complete flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	2280      	movs	r2, #128	@ 0x80
 80054da:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
#else
      /* Transmission Complete Callback */
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 80054dc:	68fa      	ldr	r2, [r7, #12]
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	0011      	movs	r1, r2
 80054e2:	0018      	movs	r0, r3
 80054e4:	f000 f881 	bl	80055ea <HAL_FDCAN_TxBufferCompleteCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timestamp Wraparound interrupt management ********************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != RESET)
 80054e8:	697b      	ldr	r3, [r7, #20]
 80054ea:	0b5b      	lsrs	r3, r3, #13
 80054ec:	001a      	movs	r2, r3
 80054ee:	2301      	movs	r3, #1
 80054f0:	4013      	ands	r3, r2
 80054f2:	d00e      	beq.n	8005512 <HAL_FDCAN_IRQHandler+0x1ea>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TIMESTAMP_WRAPAROUND) != RESET)
 80054f4:	69bb      	ldr	r3, [r7, #24]
 80054f6:	0b5b      	lsrs	r3, r3, #13
 80054f8:	001a      	movs	r2, r3
 80054fa:	2301      	movs	r3, #1
 80054fc:	4013      	ands	r3, r2
 80054fe:	d008      	beq.n	8005512 <HAL_FDCAN_IRQHandler+0x1ea>
    {
      /* Clear the Timestamp Wraparound flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	2280      	movs	r2, #128	@ 0x80
 8005506:	0192      	lsls	r2, r2, #6
 8005508:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimestampWraparoundCallback(hfdcan);
#else
      /* Timestamp Wraparound Callback */
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	0018      	movs	r0, r3
 800550e:	f000 f87e 	bl	800560e <HAL_FDCAN_TimestampWraparoundCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timeout Occurred interrupt management ************************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TIMEOUT_OCCURRED) != RESET)
 8005512:	697b      	ldr	r3, [r7, #20]
 8005514:	0bdb      	lsrs	r3, r3, #15
 8005516:	001a      	movs	r2, r3
 8005518:	2301      	movs	r3, #1
 800551a:	4013      	ands	r3, r2
 800551c:	d00e      	beq.n	800553c <HAL_FDCAN_IRQHandler+0x214>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TIMEOUT_OCCURRED) != RESET)
 800551e:	69bb      	ldr	r3, [r7, #24]
 8005520:	0bdb      	lsrs	r3, r3, #15
 8005522:	001a      	movs	r2, r3
 8005524:	2301      	movs	r3, #1
 8005526:	4013      	ands	r3, r2
 8005528:	d008      	beq.n	800553c <HAL_FDCAN_IRQHandler+0x214>
    {
      /* Clear the Timeout Occurred flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	2280      	movs	r2, #128	@ 0x80
 8005530:	0212      	lsls	r2, r2, #8
 8005532:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimeoutOccurredCallback(hfdcan);
#else
      /* Timeout Occurred Callback */
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	0018      	movs	r0, r3
 8005538:	f000 f871 	bl	800561e <HAL_FDCAN_TimeoutOccurredCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Message RAM access failure interrupt management **************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_RAM_ACCESS_FAILURE) != RESET)
 800553c:	697b      	ldr	r3, [r7, #20]
 800553e:	0b9b      	lsrs	r3, r3, #14
 8005540:	001a      	movs	r2, r3
 8005542:	2301      	movs	r3, #1
 8005544:	4013      	ands	r3, r2
 8005546:	d010      	beq.n	800556a <HAL_FDCAN_IRQHandler+0x242>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_RAM_ACCESS_FAILURE) != RESET)
 8005548:	69bb      	ldr	r3, [r7, #24]
 800554a:	0b9b      	lsrs	r3, r3, #14
 800554c:	001a      	movs	r2, r3
 800554e:	2301      	movs	r3, #1
 8005550:	4013      	ands	r3, r2
 8005552:	d00a      	beq.n	800556a <HAL_FDCAN_IRQHandler+0x242>
    {
      /* Clear the Message RAM access failure flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	2280      	movs	r2, #128	@ 0x80
 800555a:	01d2      	lsls	r2, r2, #7
 800555c:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005562:	2280      	movs	r2, #128	@ 0x80
 8005564:	431a      	orrs	r2, r3
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	661a      	str	r2, [r3, #96]	@ 0x60
    }
  }

  /* Error Status interrupts management ***************************************/
  if (ErrorStatusITs != 0U)
 800556a:	69fb      	ldr	r3, [r7, #28]
 800556c:	2b00      	cmp	r3, #0
 800556e:	d009      	beq.n	8005584 <HAL_FDCAN_IRQHandler+0x25c>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	69fa      	ldr	r2, [r7, #28]
 8005576:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorStatusCallback(hfdcan, ErrorStatusITs);
#else
    /* Error Status Callback */
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 8005578:	69fa      	ldr	r2, [r7, #28]
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	0011      	movs	r1, r2
 800557e:	0018      	movs	r0, r3
 8005580:	f000 f865 	bl	800564e <HAL_FDCAN_ErrorStatusCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Error interrupts management **********************************************/
  if (Errors != 0U)
 8005584:	6a3b      	ldr	r3, [r7, #32]
 8005586:	2b00      	cmp	r3, #0
 8005588:	d009      	beq.n	800559e <HAL_FDCAN_IRQHandler+0x276>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	6a3a      	ldr	r2, [r7, #32]
 8005590:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Update error code */
    hfdcan->ErrorCode |= Errors;
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8005596:	6a3b      	ldr	r3, [r7, #32]
 8005598:	431a      	orrs	r2, r3
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	d003      	beq.n	80055ae <HAL_FDCAN_IRQHandler+0x286>
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorCallback(hfdcan);
#else
    /* Error Callback */
    HAL_FDCAN_ErrorCallback(hfdcan);
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	0018      	movs	r0, r3
 80055aa:	f000 f848 	bl	800563e <HAL_FDCAN_ErrorCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }
}
 80055ae:	46c0      	nop			@ (mov r8, r8)
 80055b0:	46bd      	mov	sp, r7
 80055b2:	b00c      	add	sp, #48	@ 0x30
 80055b4:	bd80      	pop	{r7, pc}

080055b6 <HAL_FDCAN_TxEventFifoCallback>:
  * @param  TxEventFifoITs indicates which Tx Event FIFO interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Tx_Event_Fifo_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs)
{
 80055b6:	b580      	push	{r7, lr}
 80055b8:	b082      	sub	sp, #8
 80055ba:	af00      	add	r7, sp, #0
 80055bc:	6078      	str	r0, [r7, #4]
 80055be:	6039      	str	r1, [r7, #0]
  UNUSED(TxEventFifoITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxEventFifoCallback could be implemented in the user file
   */
}
 80055c0:	46c0      	nop			@ (mov r8, r8)
 80055c2:	46bd      	mov	sp, r7
 80055c4:	b002      	add	sp, #8
 80055c6:	bd80      	pop	{r7, pc}

080055c8 <HAL_FDCAN_RxFifo1Callback>:
  * @param  RxFifo1ITs indicates which Rx FIFO 1 interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo1_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs)
{
 80055c8:	b580      	push	{r7, lr}
 80055ca:	b082      	sub	sp, #8
 80055cc:	af00      	add	r7, sp, #0
 80055ce:	6078      	str	r0, [r7, #4]
 80055d0:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo1ITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo1Callback could be implemented in the user file
   */
}
 80055d2:	46c0      	nop			@ (mov r8, r8)
 80055d4:	46bd      	mov	sp, r7
 80055d6:	b002      	add	sp, #8
 80055d8:	bd80      	pop	{r7, pc}

080055da <HAL_FDCAN_TxFifoEmptyCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan)
{
 80055da:	b580      	push	{r7, lr}
 80055dc:	b082      	sub	sp, #8
 80055de:	af00      	add	r7, sp, #0
 80055e0:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxFifoEmptyCallback could be implemented in the user file
   */
}
 80055e2:	46c0      	nop			@ (mov r8, r8)
 80055e4:	46bd      	mov	sp, r7
 80055e6:	b002      	add	sp, #8
 80055e8:	bd80      	pop	{r7, pc}

080055ea <HAL_FDCAN_TxBufferCompleteCallback>:
  * @param  BufferIndexes Indexes of the transmitted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 80055ea:	b580      	push	{r7, lr}
 80055ec:	b082      	sub	sp, #8
 80055ee:	af00      	add	r7, sp, #0
 80055f0:	6078      	str	r0, [r7, #4]
 80055f2:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferCompleteCallback could be implemented in the user file
   */
}
 80055f4:	46c0      	nop			@ (mov r8, r8)
 80055f6:	46bd      	mov	sp, r7
 80055f8:	b002      	add	sp, #8
 80055fa:	bd80      	pop	{r7, pc}

080055fc <HAL_FDCAN_TxBufferAbortCallback>:
  * @param  BufferIndexes Indexes of the aborted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 80055fc:	b580      	push	{r7, lr}
 80055fe:	b082      	sub	sp, #8
 8005600:	af00      	add	r7, sp, #0
 8005602:	6078      	str	r0, [r7, #4]
 8005604:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferAbortCallback could be implemented in the user file
   */
}
 8005606:	46c0      	nop			@ (mov r8, r8)
 8005608:	46bd      	mov	sp, r7
 800560a:	b002      	add	sp, #8
 800560c:	bd80      	pop	{r7, pc}

0800560e <HAL_FDCAN_TimestampWraparoundCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800560e:	b580      	push	{r7, lr}
 8005610:	b082      	sub	sp, #8
 8005612:	af00      	add	r7, sp, #0
 8005614:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimestampWraparoundCallback could be implemented in the user file
   */
}
 8005616:	46c0      	nop			@ (mov r8, r8)
 8005618:	46bd      	mov	sp, r7
 800561a:	b002      	add	sp, #8
 800561c:	bd80      	pop	{r7, pc}

0800561e <HAL_FDCAN_TimeoutOccurredCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800561e:	b580      	push	{r7, lr}
 8005620:	b082      	sub	sp, #8
 8005622:	af00      	add	r7, sp, #0
 8005624:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimeoutOccurredCallback could be implemented in the user file
   */
}
 8005626:	46c0      	nop			@ (mov r8, r8)
 8005628:	46bd      	mov	sp, r7
 800562a:	b002      	add	sp, #8
 800562c:	bd80      	pop	{r7, pc}

0800562e <HAL_FDCAN_HighPriorityMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800562e:	b580      	push	{r7, lr}
 8005630:	b082      	sub	sp, #8
 8005632:	af00      	add	r7, sp, #0
 8005634:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_HighPriorityMessageCallback could be implemented in the user file
   */
}
 8005636:	46c0      	nop			@ (mov r8, r8)
 8005638:	46bd      	mov	sp, r7
 800563a:	b002      	add	sp, #8
 800563c:	bd80      	pop	{r7, pc}

0800563e <HAL_FDCAN_ErrorCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800563e:	b580      	push	{r7, lr}
 8005640:	b082      	sub	sp, #8
 8005642:	af00      	add	r7, sp, #0
 8005644:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorCallback could be implemented in the user file
   */
}
 8005646:	46c0      	nop			@ (mov r8, r8)
 8005648:	46bd      	mov	sp, r7
 800564a:	b002      	add	sp, #8
 800564c:	bd80      	pop	{r7, pc}

0800564e <HAL_FDCAN_ErrorStatusCallback>:
  * @param  ErrorStatusITs indicates which Error Status interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Error_Status_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs)
{
 800564e:	b580      	push	{r7, lr}
 8005650:	b082      	sub	sp, #8
 8005652:	af00      	add	r7, sp, #0
 8005654:	6078      	str	r0, [r7, #4]
 8005656:	6039      	str	r1, [r7, #0]
  UNUSED(ErrorStatusITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorStatusCallback could be implemented in the user file
   */
}
 8005658:	46c0      	nop			@ (mov r8, r8)
 800565a:	46bd      	mov	sp, r7
 800565c:	b002      	add	sp, #8
 800565e:	bd80      	pop	{r7, pc}

08005660 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8005660:	b580      	push	{r7, lr}
 8005662:	b084      	sub	sp, #16
 8005664:	af00      	add	r7, sp, #0
 8005666:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 8005668:	4b2f      	ldr	r3, [pc, #188]	@ (8005728 <FDCAN_CalcultateRamBlockAddresses+0xc8>)
 800566a:	60bb      	str	r3, [r7, #8]
#if defined(FDCAN2)

  if (hfdcan->Instance == FDCAN2)
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	4a2e      	ldr	r2, [pc, #184]	@ (800572c <FDCAN_CalcultateRamBlockAddresses+0xcc>)
 8005672:	4293      	cmp	r3, r2
 8005674:	d105      	bne.n	8005682 <FDCAN_CalcultateRamBlockAddresses+0x22>
  {
    SramCanInstanceBase += SRAMCAN_SIZE;
 8005676:	68bb      	ldr	r3, [r7, #8]
 8005678:	22d4      	movs	r2, #212	@ 0xd4
 800567a:	0092      	lsls	r2, r2, #2
 800567c:	4694      	mov	ip, r2
 800567e:	4463      	add	r3, ip
 8005680:	60bb      	str	r3, [r7, #8]
  }
#endif /* FDCAN2 */

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	68ba      	ldr	r2, [r7, #8]
 8005686:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	2280      	movs	r2, #128	@ 0x80
 800568e:	589b      	ldr	r3, [r3, r2]
 8005690:	4a27      	ldr	r2, [pc, #156]	@ (8005730 <FDCAN_CalcultateRamBlockAddresses+0xd0>)
 8005692:	4013      	ands	r3, r2
 8005694:	0019      	movs	r1, r3
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800569a:	041a      	lsls	r2, r3, #16
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	430a      	orrs	r2, r1
 80056a2:	2180      	movs	r1, #128	@ 0x80
 80056a4:	505a      	str	r2, [r3, r1]

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 80056a6:	68bb      	ldr	r3, [r7, #8]
 80056a8:	3370      	adds	r3, #112	@ 0x70
 80056aa:	001a      	movs	r2, r3
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	2280      	movs	r2, #128	@ 0x80
 80056b6:	589b      	ldr	r3, [r3, r2]
 80056b8:	4a1e      	ldr	r2, [pc, #120]	@ (8005734 <FDCAN_CalcultateRamBlockAddresses+0xd4>)
 80056ba:	4013      	ands	r3, r2
 80056bc:	0019      	movs	r1, r3
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80056c2:	061a      	lsls	r2, r3, #24
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	430a      	orrs	r2, r1
 80056ca:	2180      	movs	r1, #128	@ 0x80
 80056cc:	505a      	str	r2, [r3, r1]

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 80056ce:	68bb      	ldr	r3, [r7, #8]
 80056d0:	33b0      	adds	r3, #176	@ 0xb0
 80056d2:	001a      	movs	r2, r3
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 80056d8:	68bb      	ldr	r3, [r7, #8]
 80056da:	3389      	adds	r3, #137	@ 0x89
 80056dc:	33ff      	adds	r3, #255	@ 0xff
 80056de:	001a      	movs	r2, r3
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 80056e4:	68bb      	ldr	r3, [r7, #8]
 80056e6:	2298      	movs	r2, #152	@ 0x98
 80056e8:	0092      	lsls	r2, r2, #2
 80056ea:	189a      	adds	r2, r3, r2
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 80056f0:	68bb      	ldr	r3, [r7, #8]
 80056f2:	229e      	movs	r2, #158	@ 0x9e
 80056f4:	0092      	lsls	r2, r2, #2
 80056f6:	189a      	adds	r2, r3, r2
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 80056fc:	68bb      	ldr	r3, [r7, #8]
 80056fe:	60fb      	str	r3, [r7, #12]
 8005700:	e005      	b.n	800570e <FDCAN_CalcultateRamBlockAddresses+0xae>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	2200      	movs	r2, #0
 8005706:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	3304      	adds	r3, #4
 800570c:	60fb      	str	r3, [r7, #12]
 800570e:	68bb      	ldr	r3, [r7, #8]
 8005710:	22d4      	movs	r2, #212	@ 0xd4
 8005712:	0092      	lsls	r2, r2, #2
 8005714:	4694      	mov	ip, r2
 8005716:	4463      	add	r3, ip
 8005718:	68fa      	ldr	r2, [r7, #12]
 800571a:	429a      	cmp	r2, r3
 800571c:	d3f1      	bcc.n	8005702 <FDCAN_CalcultateRamBlockAddresses+0xa2>
  }
}
 800571e:	46c0      	nop			@ (mov r8, r8)
 8005720:	46c0      	nop			@ (mov r8, r8)
 8005722:	46bd      	mov	sp, r7
 8005724:	b004      	add	sp, #16
 8005726:	bd80      	pop	{r7, pc}
 8005728:	4000b400 	.word	0x4000b400
 800572c:	40006800 	.word	0x40006800
 8005730:	ffe0ffff 	.word	0xffe0ffff
 8005734:	f0ffffff 	.word	0xf0ffffff

08005738 <FDCAN_CopyMessageToRAM>:
  * @param  BufferIndex index of the buffer to be configured.
  * @retval none
 */
static void FDCAN_CopyMessageToRAM(const FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                   const uint8_t *pTxData, uint32_t BufferIndex)
{
 8005738:	b580      	push	{r7, lr}
 800573a:	b088      	sub	sp, #32
 800573c:	af00      	add	r7, sp, #0
 800573e:	60f8      	str	r0, [r7, #12]
 8005740:	60b9      	str	r1, [r7, #8]
 8005742:	607a      	str	r2, [r7, #4]
 8005744:	603b      	str	r3, [r7, #0]
  uint32_t TxElementW2;
  uint32_t *TxAddress;
  uint32_t ByteCounter;

  /* Build first word of Tx header element */
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 8005746:	68bb      	ldr	r3, [r7, #8]
 8005748:	685b      	ldr	r3, [r3, #4]
 800574a:	2b00      	cmp	r3, #0
 800574c:	d10a      	bne.n	8005764 <FDCAN_CopyMessageToRAM+0x2c>
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 800574e:	68bb      	ldr	r3, [r7, #8]
 8005750:	691a      	ldr	r2, [r3, #16]
                   FDCAN_STANDARD_ID |
                   pTxHeader->TxFrameType |
 8005752:	68bb      	ldr	r3, [r7, #8]
 8005754:	689b      	ldr	r3, [r3, #8]
                   FDCAN_STANDARD_ID |
 8005756:	431a      	orrs	r2, r3
                   (pTxHeader->Identifier << 18U));
 8005758:	68bb      	ldr	r3, [r7, #8]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	049b      	lsls	r3, r3, #18
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 800575e:	4313      	orrs	r3, r2
 8005760:	61fb      	str	r3, [r7, #28]
 8005762:	e00b      	b.n	800577c <FDCAN_CopyMessageToRAM+0x44>
  }
  else /* pTxHeader->IdType == FDCAN_EXTENDED_ID */
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8005764:	68bb      	ldr	r3, [r7, #8]
 8005766:	691a      	ldr	r2, [r3, #16]
                   FDCAN_EXTENDED_ID |
                   pTxHeader->TxFrameType |
 8005768:	68bb      	ldr	r3, [r7, #8]
 800576a:	689b      	ldr	r3, [r3, #8]
                   FDCAN_EXTENDED_ID |
 800576c:	431a      	orrs	r2, r3
                   pTxHeader->Identifier);
 800576e:	68bb      	ldr	r3, [r7, #8]
 8005770:	681b      	ldr	r3, [r3, #0]
                   pTxHeader->TxFrameType |
 8005772:	4313      	orrs	r3, r2
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8005774:	2280      	movs	r2, #128	@ 0x80
 8005776:	05d2      	lsls	r2, r2, #23
 8005778:	4313      	orrs	r3, r2
 800577a:	61fb      	str	r3, [r7, #28]
  }

  /* Build second word of Tx header element */
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 800577c:	68bb      	ldr	r3, [r7, #8]
 800577e:	6a1b      	ldr	r3, [r3, #32]
 8005780:	061a      	lsls	r2, r3, #24
                 pTxHeader->TxEventFifoControl |
 8005782:	68bb      	ldr	r3, [r7, #8]
 8005784:	69db      	ldr	r3, [r3, #28]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8005786:	431a      	orrs	r2, r3
                 pTxHeader->FDFormat |
 8005788:	68bb      	ldr	r3, [r7, #8]
 800578a:	699b      	ldr	r3, [r3, #24]
                 pTxHeader->TxEventFifoControl |
 800578c:	431a      	orrs	r2, r3
                 pTxHeader->BitRateSwitch |
 800578e:	68bb      	ldr	r3, [r7, #8]
 8005790:	695b      	ldr	r3, [r3, #20]
                 pTxHeader->FDFormat |
 8005792:	431a      	orrs	r2, r3
                 (pTxHeader->DataLength << 16U));
 8005794:	68bb      	ldr	r3, [r7, #8]
 8005796:	68db      	ldr	r3, [r3, #12]
 8005798:	041b      	lsls	r3, r3, #16
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 800579a:	4313      	orrs	r3, r2
 800579c:	613b      	str	r3, [r7, #16]

  /* Calculate Tx element address */
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxFIFOQSA + (BufferIndex * SRAMCAN_TFQ_SIZE));
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80057a2:	683a      	ldr	r2, [r7, #0]
 80057a4:	0013      	movs	r3, r2
 80057a6:	00db      	lsls	r3, r3, #3
 80057a8:	189b      	adds	r3, r3, r2
 80057aa:	00db      	lsls	r3, r3, #3
 80057ac:	18cb      	adds	r3, r1, r3
 80057ae:	61bb      	str	r3, [r7, #24]

  /* Write Tx element header to the message RAM */
  *TxAddress = TxElementW1;
 80057b0:	69bb      	ldr	r3, [r7, #24]
 80057b2:	69fa      	ldr	r2, [r7, #28]
 80057b4:	601a      	str	r2, [r3, #0]
  TxAddress++;
 80057b6:	69bb      	ldr	r3, [r7, #24]
 80057b8:	3304      	adds	r3, #4
 80057ba:	61bb      	str	r3, [r7, #24]
  *TxAddress = TxElementW2;
 80057bc:	69bb      	ldr	r3, [r7, #24]
 80057be:	693a      	ldr	r2, [r7, #16]
 80057c0:	601a      	str	r2, [r3, #0]
  TxAddress++;
 80057c2:	69bb      	ldr	r3, [r7, #24]
 80057c4:	3304      	adds	r3, #4
 80057c6:	61bb      	str	r3, [r7, #24]

  /* Write Tx payload to the message RAM */
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 80057c8:	2300      	movs	r3, #0
 80057ca:	617b      	str	r3, [r7, #20]
 80057cc:	e020      	b.n	8005810 <FDCAN_CopyMessageToRAM+0xd8>
  {
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 80057ce:	697b      	ldr	r3, [r7, #20]
 80057d0:	3303      	adds	r3, #3
 80057d2:	687a      	ldr	r2, [r7, #4]
 80057d4:	18d3      	adds	r3, r2, r3
 80057d6:	781b      	ldrb	r3, [r3, #0]
 80057d8:	061a      	lsls	r2, r3, #24
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 80057da:	697b      	ldr	r3, [r7, #20]
 80057dc:	3302      	adds	r3, #2
 80057de:	6879      	ldr	r1, [r7, #4]
 80057e0:	18cb      	adds	r3, r1, r3
 80057e2:	781b      	ldrb	r3, [r3, #0]
 80057e4:	041b      	lsls	r3, r3, #16
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 80057e6:	431a      	orrs	r2, r3
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 80057e8:	697b      	ldr	r3, [r7, #20]
 80057ea:	3301      	adds	r3, #1
 80057ec:	6879      	ldr	r1, [r7, #4]
 80057ee:	18cb      	adds	r3, r1, r3
 80057f0:	781b      	ldrb	r3, [r3, #0]
 80057f2:	021b      	lsls	r3, r3, #8
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 80057f4:	4313      	orrs	r3, r2
                  (uint32_t)pTxData[ByteCounter]);
 80057f6:	6879      	ldr	r1, [r7, #4]
 80057f8:	697a      	ldr	r2, [r7, #20]
 80057fa:	188a      	adds	r2, r1, r2
 80057fc:	7812      	ldrb	r2, [r2, #0]
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 80057fe:	431a      	orrs	r2, r3
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8005800:	69bb      	ldr	r3, [r7, #24]
 8005802:	601a      	str	r2, [r3, #0]
    TxAddress++;
 8005804:	69bb      	ldr	r3, [r7, #24]
 8005806:	3304      	adds	r3, #4
 8005808:	61bb      	str	r3, [r7, #24]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 800580a:	697b      	ldr	r3, [r7, #20]
 800580c:	3304      	adds	r3, #4
 800580e:	617b      	str	r3, [r7, #20]
 8005810:	68bb      	ldr	r3, [r7, #8]
 8005812:	68db      	ldr	r3, [r3, #12]
 8005814:	4a05      	ldr	r2, [pc, #20]	@ (800582c <FDCAN_CopyMessageToRAM+0xf4>)
 8005816:	5cd3      	ldrb	r3, [r2, r3]
 8005818:	001a      	movs	r2, r3
 800581a:	697b      	ldr	r3, [r7, #20]
 800581c:	4293      	cmp	r3, r2
 800581e:	d3d6      	bcc.n	80057ce <FDCAN_CopyMessageToRAM+0x96>
  }
}
 8005820:	46c0      	nop			@ (mov r8, r8)
 8005822:	46c0      	nop			@ (mov r8, r8)
 8005824:	46bd      	mov	sp, r7
 8005826:	b008      	add	sp, #32
 8005828:	bd80      	pop	{r7, pc}
 800582a:	46c0      	nop			@ (mov r8, r8)
 800582c:	0800a700 	.word	0x0800a700

08005830 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005830:	b580      	push	{r7, lr}
 8005832:	b086      	sub	sp, #24
 8005834:	af00      	add	r7, sp, #0
 8005836:	6078      	str	r0, [r7, #4]
 8005838:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800583a:	2300      	movs	r3, #0
 800583c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800583e:	e14d      	b.n	8005adc <HAL_GPIO_Init+0x2ac>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8005840:	683b      	ldr	r3, [r7, #0]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	2101      	movs	r1, #1
 8005846:	697a      	ldr	r2, [r7, #20]
 8005848:	4091      	lsls	r1, r2
 800584a:	000a      	movs	r2, r1
 800584c:	4013      	ands	r3, r2
 800584e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	2b00      	cmp	r3, #0
 8005854:	d100      	bne.n	8005858 <HAL_GPIO_Init+0x28>
 8005856:	e13e      	b.n	8005ad6 <HAL_GPIO_Init+0x2a6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005858:	683b      	ldr	r3, [r7, #0]
 800585a:	685b      	ldr	r3, [r3, #4]
 800585c:	2203      	movs	r2, #3
 800585e:	4013      	ands	r3, r2
 8005860:	2b01      	cmp	r3, #1
 8005862:	d005      	beq.n	8005870 <HAL_GPIO_Init+0x40>
 8005864:	683b      	ldr	r3, [r7, #0]
 8005866:	685b      	ldr	r3, [r3, #4]
 8005868:	2203      	movs	r2, #3
 800586a:	4013      	ands	r3, r2
 800586c:	2b02      	cmp	r3, #2
 800586e:	d130      	bne.n	80058d2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	689b      	ldr	r3, [r3, #8]
 8005874:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8005876:	697b      	ldr	r3, [r7, #20]
 8005878:	005b      	lsls	r3, r3, #1
 800587a:	2203      	movs	r2, #3
 800587c:	409a      	lsls	r2, r3
 800587e:	0013      	movs	r3, r2
 8005880:	43da      	mvns	r2, r3
 8005882:	693b      	ldr	r3, [r7, #16]
 8005884:	4013      	ands	r3, r2
 8005886:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8005888:	683b      	ldr	r3, [r7, #0]
 800588a:	68da      	ldr	r2, [r3, #12]
 800588c:	697b      	ldr	r3, [r7, #20]
 800588e:	005b      	lsls	r3, r3, #1
 8005890:	409a      	lsls	r2, r3
 8005892:	0013      	movs	r3, r2
 8005894:	693a      	ldr	r2, [r7, #16]
 8005896:	4313      	orrs	r3, r2
 8005898:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	693a      	ldr	r2, [r7, #16]
 800589e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	685b      	ldr	r3, [r3, #4]
 80058a4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80058a6:	2201      	movs	r2, #1
 80058a8:	697b      	ldr	r3, [r7, #20]
 80058aa:	409a      	lsls	r2, r3
 80058ac:	0013      	movs	r3, r2
 80058ae:	43da      	mvns	r2, r3
 80058b0:	693b      	ldr	r3, [r7, #16]
 80058b2:	4013      	ands	r3, r2
 80058b4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80058b6:	683b      	ldr	r3, [r7, #0]
 80058b8:	685b      	ldr	r3, [r3, #4]
 80058ba:	091b      	lsrs	r3, r3, #4
 80058bc:	2201      	movs	r2, #1
 80058be:	401a      	ands	r2, r3
 80058c0:	697b      	ldr	r3, [r7, #20]
 80058c2:	409a      	lsls	r2, r3
 80058c4:	0013      	movs	r3, r2
 80058c6:	693a      	ldr	r2, [r7, #16]
 80058c8:	4313      	orrs	r3, r2
 80058ca:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	693a      	ldr	r2, [r7, #16]
 80058d0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80058d2:	683b      	ldr	r3, [r7, #0]
 80058d4:	685b      	ldr	r3, [r3, #4]
 80058d6:	2203      	movs	r2, #3
 80058d8:	4013      	ands	r3, r2
 80058da:	2b03      	cmp	r3, #3
 80058dc:	d017      	beq.n	800590e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	68db      	ldr	r3, [r3, #12]
 80058e2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80058e4:	697b      	ldr	r3, [r7, #20]
 80058e6:	005b      	lsls	r3, r3, #1
 80058e8:	2203      	movs	r2, #3
 80058ea:	409a      	lsls	r2, r3
 80058ec:	0013      	movs	r3, r2
 80058ee:	43da      	mvns	r2, r3
 80058f0:	693b      	ldr	r3, [r7, #16]
 80058f2:	4013      	ands	r3, r2
 80058f4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80058f6:	683b      	ldr	r3, [r7, #0]
 80058f8:	689a      	ldr	r2, [r3, #8]
 80058fa:	697b      	ldr	r3, [r7, #20]
 80058fc:	005b      	lsls	r3, r3, #1
 80058fe:	409a      	lsls	r2, r3
 8005900:	0013      	movs	r3, r2
 8005902:	693a      	ldr	r2, [r7, #16]
 8005904:	4313      	orrs	r3, r2
 8005906:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	693a      	ldr	r2, [r7, #16]
 800590c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800590e:	683b      	ldr	r3, [r7, #0]
 8005910:	685b      	ldr	r3, [r3, #4]
 8005912:	2203      	movs	r2, #3
 8005914:	4013      	ands	r3, r2
 8005916:	2b02      	cmp	r3, #2
 8005918:	d123      	bne.n	8005962 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800591a:	697b      	ldr	r3, [r7, #20]
 800591c:	08da      	lsrs	r2, r3, #3
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	3208      	adds	r2, #8
 8005922:	0092      	lsls	r2, r2, #2
 8005924:	58d3      	ldr	r3, [r2, r3]
 8005926:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8005928:	697b      	ldr	r3, [r7, #20]
 800592a:	2207      	movs	r2, #7
 800592c:	4013      	ands	r3, r2
 800592e:	009b      	lsls	r3, r3, #2
 8005930:	220f      	movs	r2, #15
 8005932:	409a      	lsls	r2, r3
 8005934:	0013      	movs	r3, r2
 8005936:	43da      	mvns	r2, r3
 8005938:	693b      	ldr	r3, [r7, #16]
 800593a:	4013      	ands	r3, r2
 800593c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800593e:	683b      	ldr	r3, [r7, #0]
 8005940:	691a      	ldr	r2, [r3, #16]
 8005942:	697b      	ldr	r3, [r7, #20]
 8005944:	2107      	movs	r1, #7
 8005946:	400b      	ands	r3, r1
 8005948:	009b      	lsls	r3, r3, #2
 800594a:	409a      	lsls	r2, r3
 800594c:	0013      	movs	r3, r2
 800594e:	693a      	ldr	r2, [r7, #16]
 8005950:	4313      	orrs	r3, r2
 8005952:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8005954:	697b      	ldr	r3, [r7, #20]
 8005956:	08da      	lsrs	r2, r3, #3
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	3208      	adds	r2, #8
 800595c:	0092      	lsls	r2, r2, #2
 800595e:	6939      	ldr	r1, [r7, #16]
 8005960:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8005968:	697b      	ldr	r3, [r7, #20]
 800596a:	005b      	lsls	r3, r3, #1
 800596c:	2203      	movs	r2, #3
 800596e:	409a      	lsls	r2, r3
 8005970:	0013      	movs	r3, r2
 8005972:	43da      	mvns	r2, r3
 8005974:	693b      	ldr	r3, [r7, #16]
 8005976:	4013      	ands	r3, r2
 8005978:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800597a:	683b      	ldr	r3, [r7, #0]
 800597c:	685b      	ldr	r3, [r3, #4]
 800597e:	2203      	movs	r2, #3
 8005980:	401a      	ands	r2, r3
 8005982:	697b      	ldr	r3, [r7, #20]
 8005984:	005b      	lsls	r3, r3, #1
 8005986:	409a      	lsls	r2, r3
 8005988:	0013      	movs	r3, r2
 800598a:	693a      	ldr	r2, [r7, #16]
 800598c:	4313      	orrs	r3, r2
 800598e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	693a      	ldr	r2, [r7, #16]
 8005994:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8005996:	683b      	ldr	r3, [r7, #0]
 8005998:	685a      	ldr	r2, [r3, #4]
 800599a:	23c0      	movs	r3, #192	@ 0xc0
 800599c:	029b      	lsls	r3, r3, #10
 800599e:	4013      	ands	r3, r2
 80059a0:	d100      	bne.n	80059a4 <HAL_GPIO_Init+0x174>
 80059a2:	e098      	b.n	8005ad6 <HAL_GPIO_Init+0x2a6>
      {
        temp = EXTI->EXTICR[position >> 2u];
 80059a4:	4a53      	ldr	r2, [pc, #332]	@ (8005af4 <HAL_GPIO_Init+0x2c4>)
 80059a6:	697b      	ldr	r3, [r7, #20]
 80059a8:	089b      	lsrs	r3, r3, #2
 80059aa:	3318      	adds	r3, #24
 80059ac:	009b      	lsls	r3, r3, #2
 80059ae:	589b      	ldr	r3, [r3, r2]
 80059b0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 80059b2:	697b      	ldr	r3, [r7, #20]
 80059b4:	2203      	movs	r2, #3
 80059b6:	4013      	ands	r3, r2
 80059b8:	00db      	lsls	r3, r3, #3
 80059ba:	220f      	movs	r2, #15
 80059bc:	409a      	lsls	r2, r3
 80059be:	0013      	movs	r3, r2
 80059c0:	43da      	mvns	r2, r3
 80059c2:	693b      	ldr	r3, [r7, #16]
 80059c4:	4013      	ands	r3, r2
 80059c6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 80059c8:	687a      	ldr	r2, [r7, #4]
 80059ca:	23a0      	movs	r3, #160	@ 0xa0
 80059cc:	05db      	lsls	r3, r3, #23
 80059ce:	429a      	cmp	r2, r3
 80059d0:	d019      	beq.n	8005a06 <HAL_GPIO_Init+0x1d6>
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	4a48      	ldr	r2, [pc, #288]	@ (8005af8 <HAL_GPIO_Init+0x2c8>)
 80059d6:	4293      	cmp	r3, r2
 80059d8:	d013      	beq.n	8005a02 <HAL_GPIO_Init+0x1d2>
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	4a47      	ldr	r2, [pc, #284]	@ (8005afc <HAL_GPIO_Init+0x2cc>)
 80059de:	4293      	cmp	r3, r2
 80059e0:	d00d      	beq.n	80059fe <HAL_GPIO_Init+0x1ce>
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	4a46      	ldr	r2, [pc, #280]	@ (8005b00 <HAL_GPIO_Init+0x2d0>)
 80059e6:	4293      	cmp	r3, r2
 80059e8:	d007      	beq.n	80059fa <HAL_GPIO_Init+0x1ca>
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	4a45      	ldr	r2, [pc, #276]	@ (8005b04 <HAL_GPIO_Init+0x2d4>)
 80059ee:	4293      	cmp	r3, r2
 80059f0:	d101      	bne.n	80059f6 <HAL_GPIO_Init+0x1c6>
 80059f2:	2304      	movs	r3, #4
 80059f4:	e008      	b.n	8005a08 <HAL_GPIO_Init+0x1d8>
 80059f6:	2305      	movs	r3, #5
 80059f8:	e006      	b.n	8005a08 <HAL_GPIO_Init+0x1d8>
 80059fa:	2303      	movs	r3, #3
 80059fc:	e004      	b.n	8005a08 <HAL_GPIO_Init+0x1d8>
 80059fe:	2302      	movs	r3, #2
 8005a00:	e002      	b.n	8005a08 <HAL_GPIO_Init+0x1d8>
 8005a02:	2301      	movs	r3, #1
 8005a04:	e000      	b.n	8005a08 <HAL_GPIO_Init+0x1d8>
 8005a06:	2300      	movs	r3, #0
 8005a08:	697a      	ldr	r2, [r7, #20]
 8005a0a:	2103      	movs	r1, #3
 8005a0c:	400a      	ands	r2, r1
 8005a0e:	00d2      	lsls	r2, r2, #3
 8005a10:	4093      	lsls	r3, r2
 8005a12:	693a      	ldr	r2, [r7, #16]
 8005a14:	4313      	orrs	r3, r2
 8005a16:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8005a18:	4936      	ldr	r1, [pc, #216]	@ (8005af4 <HAL_GPIO_Init+0x2c4>)
 8005a1a:	697b      	ldr	r3, [r7, #20]
 8005a1c:	089b      	lsrs	r3, r3, #2
 8005a1e:	3318      	adds	r3, #24
 8005a20:	009b      	lsls	r3, r3, #2
 8005a22:	693a      	ldr	r2, [r7, #16]
 8005a24:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8005a26:	4b33      	ldr	r3, [pc, #204]	@ (8005af4 <HAL_GPIO_Init+0x2c4>)
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	43da      	mvns	r2, r3
 8005a30:	693b      	ldr	r3, [r7, #16]
 8005a32:	4013      	ands	r3, r2
 8005a34:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8005a36:	683b      	ldr	r3, [r7, #0]
 8005a38:	685a      	ldr	r2, [r3, #4]
 8005a3a:	2380      	movs	r3, #128	@ 0x80
 8005a3c:	035b      	lsls	r3, r3, #13
 8005a3e:	4013      	ands	r3, r2
 8005a40:	d003      	beq.n	8005a4a <HAL_GPIO_Init+0x21a>
        {
          temp |= iocurrent;
 8005a42:	693a      	ldr	r2, [r7, #16]
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	4313      	orrs	r3, r2
 8005a48:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8005a4a:	4b2a      	ldr	r3, [pc, #168]	@ (8005af4 <HAL_GPIO_Init+0x2c4>)
 8005a4c:	693a      	ldr	r2, [r7, #16]
 8005a4e:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8005a50:	4b28      	ldr	r3, [pc, #160]	@ (8005af4 <HAL_GPIO_Init+0x2c4>)
 8005a52:	685b      	ldr	r3, [r3, #4]
 8005a54:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	43da      	mvns	r2, r3
 8005a5a:	693b      	ldr	r3, [r7, #16]
 8005a5c:	4013      	ands	r3, r2
 8005a5e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8005a60:	683b      	ldr	r3, [r7, #0]
 8005a62:	685a      	ldr	r2, [r3, #4]
 8005a64:	2380      	movs	r3, #128	@ 0x80
 8005a66:	039b      	lsls	r3, r3, #14
 8005a68:	4013      	ands	r3, r2
 8005a6a:	d003      	beq.n	8005a74 <HAL_GPIO_Init+0x244>
        {
          temp |= iocurrent;
 8005a6c:	693a      	ldr	r2, [r7, #16]
 8005a6e:	68fb      	ldr	r3, [r7, #12]
 8005a70:	4313      	orrs	r3, r2
 8005a72:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8005a74:	4b1f      	ldr	r3, [pc, #124]	@ (8005af4 <HAL_GPIO_Init+0x2c4>)
 8005a76:	693a      	ldr	r2, [r7, #16]
 8005a78:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8005a7a:	4a1e      	ldr	r2, [pc, #120]	@ (8005af4 <HAL_GPIO_Init+0x2c4>)
 8005a7c:	2384      	movs	r3, #132	@ 0x84
 8005a7e:	58d3      	ldr	r3, [r2, r3]
 8005a80:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	43da      	mvns	r2, r3
 8005a86:	693b      	ldr	r3, [r7, #16]
 8005a88:	4013      	ands	r3, r2
 8005a8a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8005a8c:	683b      	ldr	r3, [r7, #0]
 8005a8e:	685a      	ldr	r2, [r3, #4]
 8005a90:	2380      	movs	r3, #128	@ 0x80
 8005a92:	029b      	lsls	r3, r3, #10
 8005a94:	4013      	ands	r3, r2
 8005a96:	d003      	beq.n	8005aa0 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8005a98:	693a      	ldr	r2, [r7, #16]
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	4313      	orrs	r3, r2
 8005a9e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8005aa0:	4914      	ldr	r1, [pc, #80]	@ (8005af4 <HAL_GPIO_Init+0x2c4>)
 8005aa2:	2284      	movs	r2, #132	@ 0x84
 8005aa4:	693b      	ldr	r3, [r7, #16]
 8005aa6:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8005aa8:	4a12      	ldr	r2, [pc, #72]	@ (8005af4 <HAL_GPIO_Init+0x2c4>)
 8005aaa:	2380      	movs	r3, #128	@ 0x80
 8005aac:	58d3      	ldr	r3, [r2, r3]
 8005aae:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	43da      	mvns	r2, r3
 8005ab4:	693b      	ldr	r3, [r7, #16]
 8005ab6:	4013      	ands	r3, r2
 8005ab8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8005aba:	683b      	ldr	r3, [r7, #0]
 8005abc:	685a      	ldr	r2, [r3, #4]
 8005abe:	2380      	movs	r3, #128	@ 0x80
 8005ac0:	025b      	lsls	r3, r3, #9
 8005ac2:	4013      	ands	r3, r2
 8005ac4:	d003      	beq.n	8005ace <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 8005ac6:	693a      	ldr	r2, [r7, #16]
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	4313      	orrs	r3, r2
 8005acc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8005ace:	4909      	ldr	r1, [pc, #36]	@ (8005af4 <HAL_GPIO_Init+0x2c4>)
 8005ad0:	2280      	movs	r2, #128	@ 0x80
 8005ad2:	693b      	ldr	r3, [r7, #16]
 8005ad4:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8005ad6:	697b      	ldr	r3, [r7, #20]
 8005ad8:	3301      	adds	r3, #1
 8005ada:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005adc:	683b      	ldr	r3, [r7, #0]
 8005ade:	681a      	ldr	r2, [r3, #0]
 8005ae0:	697b      	ldr	r3, [r7, #20]
 8005ae2:	40da      	lsrs	r2, r3
 8005ae4:	1e13      	subs	r3, r2, #0
 8005ae6:	d000      	beq.n	8005aea <HAL_GPIO_Init+0x2ba>
 8005ae8:	e6aa      	b.n	8005840 <HAL_GPIO_Init+0x10>
  }
}
 8005aea:	46c0      	nop			@ (mov r8, r8)
 8005aec:	46c0      	nop			@ (mov r8, r8)
 8005aee:	46bd      	mov	sp, r7
 8005af0:	b006      	add	sp, #24
 8005af2:	bd80      	pop	{r7, pc}
 8005af4:	40021800 	.word	0x40021800
 8005af8:	50000400 	.word	0x50000400
 8005afc:	50000800 	.word	0x50000800
 8005b00:	50000c00 	.word	0x50000c00
 8005b04:	50001000 	.word	0x50001000

08005b08 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005b08:	b580      	push	{r7, lr}
 8005b0a:	b082      	sub	sp, #8
 8005b0c:	af00      	add	r7, sp, #0
 8005b0e:	6078      	str	r0, [r7, #4]
 8005b10:	0008      	movs	r0, r1
 8005b12:	0011      	movs	r1, r2
 8005b14:	1cbb      	adds	r3, r7, #2
 8005b16:	1c02      	adds	r2, r0, #0
 8005b18:	801a      	strh	r2, [r3, #0]
 8005b1a:	1c7b      	adds	r3, r7, #1
 8005b1c:	1c0a      	adds	r2, r1, #0
 8005b1e:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005b20:	1c7b      	adds	r3, r7, #1
 8005b22:	781b      	ldrb	r3, [r3, #0]
 8005b24:	2b00      	cmp	r3, #0
 8005b26:	d004      	beq.n	8005b32 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8005b28:	1cbb      	adds	r3, r7, #2
 8005b2a:	881a      	ldrh	r2, [r3, #0]
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8005b30:	e003      	b.n	8005b3a <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8005b32:	1cbb      	adds	r3, r7, #2
 8005b34:	881a      	ldrh	r2, [r3, #0]
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8005b3a:	46c0      	nop			@ (mov r8, r8)
 8005b3c:	46bd      	mov	sp, r7
 8005b3e:	b002      	add	sp, #8
 8005b40:	bd80      	pop	{r7, pc}

08005b42 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8005b42:	b580      	push	{r7, lr}
 8005b44:	b084      	sub	sp, #16
 8005b46:	af00      	add	r7, sp, #0
 8005b48:	6078      	str	r0, [r7, #4]
 8005b4a:	000a      	movs	r2, r1
 8005b4c:	1cbb      	adds	r3, r7, #2
 8005b4e:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	695b      	ldr	r3, [r3, #20]
 8005b54:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8005b56:	1cbb      	adds	r3, r7, #2
 8005b58:	881b      	ldrh	r3, [r3, #0]
 8005b5a:	68fa      	ldr	r2, [r7, #12]
 8005b5c:	4013      	ands	r3, r2
 8005b5e:	041a      	lsls	r2, r3, #16
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	43db      	mvns	r3, r3
 8005b64:	1cb9      	adds	r1, r7, #2
 8005b66:	8809      	ldrh	r1, [r1, #0]
 8005b68:	400b      	ands	r3, r1
 8005b6a:	431a      	orrs	r2, r3
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	619a      	str	r2, [r3, #24]
}
 8005b70:	46c0      	nop			@ (mov r8, r8)
 8005b72:	46bd      	mov	sp, r7
 8005b74:	b004      	add	sp, #16
 8005b76:	bd80      	pop	{r7, pc}

08005b78 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005b78:	b580      	push	{r7, lr}
 8005b7a:	b082      	sub	sp, #8
 8005b7c:	af00      	add	r7, sp, #0
 8005b7e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d101      	bne.n	8005b8a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005b86:	2301      	movs	r3, #1
 8005b88:	e08f      	b.n	8005caa <HAL_I2C_Init+0x132>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	2241      	movs	r2, #65	@ 0x41
 8005b8e:	5c9b      	ldrb	r3, [r3, r2]
 8005b90:	b2db      	uxtb	r3, r3
 8005b92:	2b00      	cmp	r3, #0
 8005b94:	d107      	bne.n	8005ba6 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	2240      	movs	r2, #64	@ 0x40
 8005b9a:	2100      	movs	r1, #0
 8005b9c:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	0018      	movs	r0, r3
 8005ba2:	f7fe f945 	bl	8003e30 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	2241      	movs	r2, #65	@ 0x41
 8005baa:	2124      	movs	r1, #36	@ 0x24
 8005bac:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	681a      	ldr	r2, [r3, #0]
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	2101      	movs	r1, #1
 8005bba:	438a      	bics	r2, r1
 8005bbc:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	685a      	ldr	r2, [r3, #4]
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	493b      	ldr	r1, [pc, #236]	@ (8005cb4 <HAL_I2C_Init+0x13c>)
 8005bc8:	400a      	ands	r2, r1
 8005bca:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	689a      	ldr	r2, [r3, #8]
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	4938      	ldr	r1, [pc, #224]	@ (8005cb8 <HAL_I2C_Init+0x140>)
 8005bd8:	400a      	ands	r2, r1
 8005bda:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	68db      	ldr	r3, [r3, #12]
 8005be0:	2b01      	cmp	r3, #1
 8005be2:	d108      	bne.n	8005bf6 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	689a      	ldr	r2, [r3, #8]
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	2180      	movs	r1, #128	@ 0x80
 8005bee:	0209      	lsls	r1, r1, #8
 8005bf0:	430a      	orrs	r2, r1
 8005bf2:	609a      	str	r2, [r3, #8]
 8005bf4:	e007      	b.n	8005c06 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	689a      	ldr	r2, [r3, #8]
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	2184      	movs	r1, #132	@ 0x84
 8005c00:	0209      	lsls	r1, r1, #8
 8005c02:	430a      	orrs	r2, r1
 8005c04:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	68db      	ldr	r3, [r3, #12]
 8005c0a:	2b02      	cmp	r3, #2
 8005c0c:	d109      	bne.n	8005c22 <HAL_I2C_Init+0xaa>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	685a      	ldr	r2, [r3, #4]
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	2180      	movs	r1, #128	@ 0x80
 8005c1a:	0109      	lsls	r1, r1, #4
 8005c1c:	430a      	orrs	r2, r1
 8005c1e:	605a      	str	r2, [r3, #4]
 8005c20:	e007      	b.n	8005c32 <HAL_I2C_Init+0xba>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	685a      	ldr	r2, [r3, #4]
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	4923      	ldr	r1, [pc, #140]	@ (8005cbc <HAL_I2C_Init+0x144>)
 8005c2e:	400a      	ands	r2, r1
 8005c30:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	685a      	ldr	r2, [r3, #4]
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	4920      	ldr	r1, [pc, #128]	@ (8005cc0 <HAL_I2C_Init+0x148>)
 8005c3e:	430a      	orrs	r2, r1
 8005c40:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	68da      	ldr	r2, [r3, #12]
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	491a      	ldr	r1, [pc, #104]	@ (8005cb8 <HAL_I2C_Init+0x140>)
 8005c4e:	400a      	ands	r2, r1
 8005c50:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	691a      	ldr	r2, [r3, #16]
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	695b      	ldr	r3, [r3, #20]
 8005c5a:	431a      	orrs	r2, r3
 8005c5c:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	699b      	ldr	r3, [r3, #24]
 8005c62:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	430a      	orrs	r2, r1
 8005c6a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	69d9      	ldr	r1, [r3, #28]
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	6a1a      	ldr	r2, [r3, #32]
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	430a      	orrs	r2, r1
 8005c7a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	681a      	ldr	r2, [r3, #0]
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	2101      	movs	r1, #1
 8005c88:	430a      	orrs	r2, r1
 8005c8a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	2200      	movs	r2, #0
 8005c90:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	2241      	movs	r2, #65	@ 0x41
 8005c96:	2120      	movs	r1, #32
 8005c98:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	2200      	movs	r2, #0
 8005c9e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	2242      	movs	r2, #66	@ 0x42
 8005ca4:	2100      	movs	r1, #0
 8005ca6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005ca8:	2300      	movs	r3, #0
}
 8005caa:	0018      	movs	r0, r3
 8005cac:	46bd      	mov	sp, r7
 8005cae:	b002      	add	sp, #8
 8005cb0:	bd80      	pop	{r7, pc}
 8005cb2:	46c0      	nop			@ (mov r8, r8)
 8005cb4:	f0ffffff 	.word	0xf0ffffff
 8005cb8:	ffff7fff 	.word	0xffff7fff
 8005cbc:	fffff7ff 	.word	0xfffff7ff
 8005cc0:	02008000 	.word	0x02008000

08005cc4 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005cc4:	b590      	push	{r4, r7, lr}
 8005cc6:	b089      	sub	sp, #36	@ 0x24
 8005cc8:	af02      	add	r7, sp, #8
 8005cca:	60f8      	str	r0, [r7, #12]
 8005ccc:	000c      	movs	r4, r1
 8005cce:	0010      	movs	r0, r2
 8005cd0:	0019      	movs	r1, r3
 8005cd2:	230a      	movs	r3, #10
 8005cd4:	18fb      	adds	r3, r7, r3
 8005cd6:	1c22      	adds	r2, r4, #0
 8005cd8:	801a      	strh	r2, [r3, #0]
 8005cda:	2308      	movs	r3, #8
 8005cdc:	18fb      	adds	r3, r7, r3
 8005cde:	1c02      	adds	r2, r0, #0
 8005ce0:	801a      	strh	r2, [r3, #0]
 8005ce2:	1dbb      	adds	r3, r7, #6
 8005ce4:	1c0a      	adds	r2, r1, #0
 8005ce6:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005ce8:	68fb      	ldr	r3, [r7, #12]
 8005cea:	2241      	movs	r2, #65	@ 0x41
 8005cec:	5c9b      	ldrb	r3, [r3, r2]
 8005cee:	b2db      	uxtb	r3, r3
 8005cf0:	2b20      	cmp	r3, #32
 8005cf2:	d000      	beq.n	8005cf6 <HAL_I2C_Mem_Write+0x32>
 8005cf4:	e10c      	b.n	8005f10 <HAL_I2C_Mem_Write+0x24c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005cf6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005cf8:	2b00      	cmp	r3, #0
 8005cfa:	d004      	beq.n	8005d06 <HAL_I2C_Mem_Write+0x42>
 8005cfc:	232c      	movs	r3, #44	@ 0x2c
 8005cfe:	18fb      	adds	r3, r7, r3
 8005d00:	881b      	ldrh	r3, [r3, #0]
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	d105      	bne.n	8005d12 <HAL_I2C_Mem_Write+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	2280      	movs	r2, #128	@ 0x80
 8005d0a:	0092      	lsls	r2, r2, #2
 8005d0c:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8005d0e:	2301      	movs	r3, #1
 8005d10:	e0ff      	b.n	8005f12 <HAL_I2C_Mem_Write+0x24e>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	2240      	movs	r2, #64	@ 0x40
 8005d16:	5c9b      	ldrb	r3, [r3, r2]
 8005d18:	2b01      	cmp	r3, #1
 8005d1a:	d101      	bne.n	8005d20 <HAL_I2C_Mem_Write+0x5c>
 8005d1c:	2302      	movs	r3, #2
 8005d1e:	e0f8      	b.n	8005f12 <HAL_I2C_Mem_Write+0x24e>
 8005d20:	68fb      	ldr	r3, [r7, #12]
 8005d22:	2240      	movs	r2, #64	@ 0x40
 8005d24:	2101      	movs	r1, #1
 8005d26:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8005d28:	f7fe f9ea 	bl	8004100 <HAL_GetTick>
 8005d2c:	0003      	movs	r3, r0
 8005d2e:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8005d30:	2380      	movs	r3, #128	@ 0x80
 8005d32:	0219      	lsls	r1, r3, #8
 8005d34:	68f8      	ldr	r0, [r7, #12]
 8005d36:	697b      	ldr	r3, [r7, #20]
 8005d38:	9300      	str	r3, [sp, #0]
 8005d3a:	2319      	movs	r3, #25
 8005d3c:	2201      	movs	r2, #1
 8005d3e:	f000 fc07 	bl	8006550 <I2C_WaitOnFlagUntilTimeout>
 8005d42:	1e03      	subs	r3, r0, #0
 8005d44:	d001      	beq.n	8005d4a <HAL_I2C_Mem_Write+0x86>
    {
      return HAL_ERROR;
 8005d46:	2301      	movs	r3, #1
 8005d48:	e0e3      	b.n	8005f12 <HAL_I2C_Mem_Write+0x24e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	2241      	movs	r2, #65	@ 0x41
 8005d4e:	2121      	movs	r1, #33	@ 0x21
 8005d50:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005d52:	68fb      	ldr	r3, [r7, #12]
 8005d54:	2242      	movs	r2, #66	@ 0x42
 8005d56:	2140      	movs	r1, #64	@ 0x40
 8005d58:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005d5a:	68fb      	ldr	r3, [r7, #12]
 8005d5c:	2200      	movs	r2, #0
 8005d5e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005d64:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	222c      	movs	r2, #44	@ 0x2c
 8005d6a:	18ba      	adds	r2, r7, r2
 8005d6c:	8812      	ldrh	r2, [r2, #0]
 8005d6e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	2200      	movs	r2, #0
 8005d74:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005d76:	1dbb      	adds	r3, r7, #6
 8005d78:	881c      	ldrh	r4, [r3, #0]
 8005d7a:	2308      	movs	r3, #8
 8005d7c:	18fb      	adds	r3, r7, r3
 8005d7e:	881a      	ldrh	r2, [r3, #0]
 8005d80:	230a      	movs	r3, #10
 8005d82:	18fb      	adds	r3, r7, r3
 8005d84:	8819      	ldrh	r1, [r3, #0]
 8005d86:	68f8      	ldr	r0, [r7, #12]
 8005d88:	697b      	ldr	r3, [r7, #20]
 8005d8a:	9301      	str	r3, [sp, #4]
 8005d8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d8e:	9300      	str	r3, [sp, #0]
 8005d90:	0023      	movs	r3, r4
 8005d92:	f000 faf5 	bl	8006380 <I2C_RequestMemoryWrite>
 8005d96:	1e03      	subs	r3, r0, #0
 8005d98:	d005      	beq.n	8005da6 <HAL_I2C_Mem_Write+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	2240      	movs	r2, #64	@ 0x40
 8005d9e:	2100      	movs	r1, #0
 8005da0:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 8005da2:	2301      	movs	r3, #1
 8005da4:	e0b5      	b.n	8005f12 <HAL_I2C_Mem_Write+0x24e>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005daa:	b29b      	uxth	r3, r3
 8005dac:	2bff      	cmp	r3, #255	@ 0xff
 8005dae:	d911      	bls.n	8005dd4 <HAL_I2C_Mem_Write+0x110>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	22ff      	movs	r2, #255	@ 0xff
 8005db4:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005dba:	b2da      	uxtb	r2, r3
 8005dbc:	2380      	movs	r3, #128	@ 0x80
 8005dbe:	045c      	lsls	r4, r3, #17
 8005dc0:	230a      	movs	r3, #10
 8005dc2:	18fb      	adds	r3, r7, r3
 8005dc4:	8819      	ldrh	r1, [r3, #0]
 8005dc6:	68f8      	ldr	r0, [r7, #12]
 8005dc8:	2300      	movs	r3, #0
 8005dca:	9300      	str	r3, [sp, #0]
 8005dcc:	0023      	movs	r3, r4
 8005dce:	f000 fd99 	bl	8006904 <I2C_TransferConfig>
 8005dd2:	e012      	b.n	8005dfa <HAL_I2C_Mem_Write+0x136>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005dd8:	b29a      	uxth	r2, r3
 8005dda:	68fb      	ldr	r3, [r7, #12]
 8005ddc:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005de2:	b2da      	uxtb	r2, r3
 8005de4:	2380      	movs	r3, #128	@ 0x80
 8005de6:	049c      	lsls	r4, r3, #18
 8005de8:	230a      	movs	r3, #10
 8005dea:	18fb      	adds	r3, r7, r3
 8005dec:	8819      	ldrh	r1, [r3, #0]
 8005dee:	68f8      	ldr	r0, [r7, #12]
 8005df0:	2300      	movs	r3, #0
 8005df2:	9300      	str	r3, [sp, #0]
 8005df4:	0023      	movs	r3, r4
 8005df6:	f000 fd85 	bl	8006904 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005dfa:	697a      	ldr	r2, [r7, #20]
 8005dfc:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005dfe:	68fb      	ldr	r3, [r7, #12]
 8005e00:	0018      	movs	r0, r3
 8005e02:	f000 fbfd 	bl	8006600 <I2C_WaitOnTXISFlagUntilTimeout>
 8005e06:	1e03      	subs	r3, r0, #0
 8005e08:	d001      	beq.n	8005e0e <HAL_I2C_Mem_Write+0x14a>
      {
        return HAL_ERROR;
 8005e0a:	2301      	movs	r3, #1
 8005e0c:	e081      	b.n	8005f12 <HAL_I2C_Mem_Write+0x24e>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e12:	781a      	ldrb	r2, [r3, #0]
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e1e:	1c5a      	adds	r2, r3, #1
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005e28:	b29b      	uxth	r3, r3
 8005e2a:	3b01      	subs	r3, #1
 8005e2c:	b29a      	uxth	r2, r3
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8005e32:	68fb      	ldr	r3, [r7, #12]
 8005e34:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005e36:	3b01      	subs	r3, #1
 8005e38:	b29a      	uxth	r2, r3
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005e42:	b29b      	uxth	r3, r3
 8005e44:	2b00      	cmp	r3, #0
 8005e46:	d03a      	beq.n	8005ebe <HAL_I2C_Mem_Write+0x1fa>
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005e4c:	2b00      	cmp	r3, #0
 8005e4e:	d136      	bne.n	8005ebe <HAL_I2C_Mem_Write+0x1fa>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8005e50:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005e52:	68f8      	ldr	r0, [r7, #12]
 8005e54:	697b      	ldr	r3, [r7, #20]
 8005e56:	9300      	str	r3, [sp, #0]
 8005e58:	0013      	movs	r3, r2
 8005e5a:	2200      	movs	r2, #0
 8005e5c:	2180      	movs	r1, #128	@ 0x80
 8005e5e:	f000 fb77 	bl	8006550 <I2C_WaitOnFlagUntilTimeout>
 8005e62:	1e03      	subs	r3, r0, #0
 8005e64:	d001      	beq.n	8005e6a <HAL_I2C_Mem_Write+0x1a6>
        {
          return HAL_ERROR;
 8005e66:	2301      	movs	r3, #1
 8005e68:	e053      	b.n	8005f12 <HAL_I2C_Mem_Write+0x24e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005e6e:	b29b      	uxth	r3, r3
 8005e70:	2bff      	cmp	r3, #255	@ 0xff
 8005e72:	d911      	bls.n	8005e98 <HAL_I2C_Mem_Write+0x1d4>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	22ff      	movs	r2, #255	@ 0xff
 8005e78:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005e7e:	b2da      	uxtb	r2, r3
 8005e80:	2380      	movs	r3, #128	@ 0x80
 8005e82:	045c      	lsls	r4, r3, #17
 8005e84:	230a      	movs	r3, #10
 8005e86:	18fb      	adds	r3, r7, r3
 8005e88:	8819      	ldrh	r1, [r3, #0]
 8005e8a:	68f8      	ldr	r0, [r7, #12]
 8005e8c:	2300      	movs	r3, #0
 8005e8e:	9300      	str	r3, [sp, #0]
 8005e90:	0023      	movs	r3, r4
 8005e92:	f000 fd37 	bl	8006904 <I2C_TransferConfig>
 8005e96:	e012      	b.n	8005ebe <HAL_I2C_Mem_Write+0x1fa>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005e9c:	b29a      	uxth	r2, r3
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005ea6:	b2da      	uxtb	r2, r3
 8005ea8:	2380      	movs	r3, #128	@ 0x80
 8005eaa:	049c      	lsls	r4, r3, #18
 8005eac:	230a      	movs	r3, #10
 8005eae:	18fb      	adds	r3, r7, r3
 8005eb0:	8819      	ldrh	r1, [r3, #0]
 8005eb2:	68f8      	ldr	r0, [r7, #12]
 8005eb4:	2300      	movs	r3, #0
 8005eb6:	9300      	str	r3, [sp, #0]
 8005eb8:	0023      	movs	r3, r4
 8005eba:	f000 fd23 	bl	8006904 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8005ebe:	68fb      	ldr	r3, [r7, #12]
 8005ec0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005ec2:	b29b      	uxth	r3, r3
 8005ec4:	2b00      	cmp	r3, #0
 8005ec6:	d198      	bne.n	8005dfa <HAL_I2C_Mem_Write+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005ec8:	697a      	ldr	r2, [r7, #20]
 8005eca:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	0018      	movs	r0, r3
 8005ed0:	f000 fbdc 	bl	800668c <I2C_WaitOnSTOPFlagUntilTimeout>
 8005ed4:	1e03      	subs	r3, r0, #0
 8005ed6:	d001      	beq.n	8005edc <HAL_I2C_Mem_Write+0x218>
    {
      return HAL_ERROR;
 8005ed8:	2301      	movs	r3, #1
 8005eda:	e01a      	b.n	8005f12 <HAL_I2C_Mem_Write+0x24e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005edc:	68fb      	ldr	r3, [r7, #12]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	2220      	movs	r2, #32
 8005ee2:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	685a      	ldr	r2, [r3, #4]
 8005eea:	68fb      	ldr	r3, [r7, #12]
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	490b      	ldr	r1, [pc, #44]	@ (8005f1c <HAL_I2C_Mem_Write+0x258>)
 8005ef0:	400a      	ands	r2, r1
 8005ef2:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	2241      	movs	r2, #65	@ 0x41
 8005ef8:	2120      	movs	r1, #32
 8005efa:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	2242      	movs	r2, #66	@ 0x42
 8005f00:	2100      	movs	r1, #0
 8005f02:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	2240      	movs	r2, #64	@ 0x40
 8005f08:	2100      	movs	r1, #0
 8005f0a:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8005f0c:	2300      	movs	r3, #0
 8005f0e:	e000      	b.n	8005f12 <HAL_I2C_Mem_Write+0x24e>
  }
  else
  {
    return HAL_BUSY;
 8005f10:	2302      	movs	r3, #2
  }
}
 8005f12:	0018      	movs	r0, r3
 8005f14:	46bd      	mov	sp, r7
 8005f16:	b007      	add	sp, #28
 8005f18:	bd90      	pop	{r4, r7, pc}
 8005f1a:	46c0      	nop			@ (mov r8, r8)
 8005f1c:	fe00e800 	.word	0xfe00e800

08005f20 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005f20:	b590      	push	{r4, r7, lr}
 8005f22:	b089      	sub	sp, #36	@ 0x24
 8005f24:	af02      	add	r7, sp, #8
 8005f26:	60f8      	str	r0, [r7, #12]
 8005f28:	000c      	movs	r4, r1
 8005f2a:	0010      	movs	r0, r2
 8005f2c:	0019      	movs	r1, r3
 8005f2e:	230a      	movs	r3, #10
 8005f30:	18fb      	adds	r3, r7, r3
 8005f32:	1c22      	adds	r2, r4, #0
 8005f34:	801a      	strh	r2, [r3, #0]
 8005f36:	2308      	movs	r3, #8
 8005f38:	18fb      	adds	r3, r7, r3
 8005f3a:	1c02      	adds	r2, r0, #0
 8005f3c:	801a      	strh	r2, [r3, #0]
 8005f3e:	1dbb      	adds	r3, r7, #6
 8005f40:	1c0a      	adds	r2, r1, #0
 8005f42:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	2241      	movs	r2, #65	@ 0x41
 8005f48:	5c9b      	ldrb	r3, [r3, r2]
 8005f4a:	b2db      	uxtb	r3, r3
 8005f4c:	2b20      	cmp	r3, #32
 8005f4e:	d000      	beq.n	8005f52 <HAL_I2C_Mem_Read+0x32>
 8005f50:	e110      	b.n	8006174 <HAL_I2C_Mem_Read+0x254>
  {
    if ((pData == NULL) || (Size == 0U))
 8005f52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f54:	2b00      	cmp	r3, #0
 8005f56:	d004      	beq.n	8005f62 <HAL_I2C_Mem_Read+0x42>
 8005f58:	232c      	movs	r3, #44	@ 0x2c
 8005f5a:	18fb      	adds	r3, r7, r3
 8005f5c:	881b      	ldrh	r3, [r3, #0]
 8005f5e:	2b00      	cmp	r3, #0
 8005f60:	d105      	bne.n	8005f6e <HAL_I2C_Mem_Read+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8005f62:	68fb      	ldr	r3, [r7, #12]
 8005f64:	2280      	movs	r2, #128	@ 0x80
 8005f66:	0092      	lsls	r2, r2, #2
 8005f68:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8005f6a:	2301      	movs	r3, #1
 8005f6c:	e103      	b.n	8006176 <HAL_I2C_Mem_Read+0x256>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005f6e:	68fb      	ldr	r3, [r7, #12]
 8005f70:	2240      	movs	r2, #64	@ 0x40
 8005f72:	5c9b      	ldrb	r3, [r3, r2]
 8005f74:	2b01      	cmp	r3, #1
 8005f76:	d101      	bne.n	8005f7c <HAL_I2C_Mem_Read+0x5c>
 8005f78:	2302      	movs	r3, #2
 8005f7a:	e0fc      	b.n	8006176 <HAL_I2C_Mem_Read+0x256>
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	2240      	movs	r2, #64	@ 0x40
 8005f80:	2101      	movs	r1, #1
 8005f82:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8005f84:	f7fe f8bc 	bl	8004100 <HAL_GetTick>
 8005f88:	0003      	movs	r3, r0
 8005f8a:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8005f8c:	2380      	movs	r3, #128	@ 0x80
 8005f8e:	0219      	lsls	r1, r3, #8
 8005f90:	68f8      	ldr	r0, [r7, #12]
 8005f92:	697b      	ldr	r3, [r7, #20]
 8005f94:	9300      	str	r3, [sp, #0]
 8005f96:	2319      	movs	r3, #25
 8005f98:	2201      	movs	r2, #1
 8005f9a:	f000 fad9 	bl	8006550 <I2C_WaitOnFlagUntilTimeout>
 8005f9e:	1e03      	subs	r3, r0, #0
 8005fa0:	d001      	beq.n	8005fa6 <HAL_I2C_Mem_Read+0x86>
    {
      return HAL_ERROR;
 8005fa2:	2301      	movs	r3, #1
 8005fa4:	e0e7      	b.n	8006176 <HAL_I2C_Mem_Read+0x256>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	2241      	movs	r2, #65	@ 0x41
 8005faa:	2122      	movs	r1, #34	@ 0x22
 8005fac:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	2242      	movs	r2, #66	@ 0x42
 8005fb2:	2140      	movs	r1, #64	@ 0x40
 8005fb4:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	2200      	movs	r2, #0
 8005fba:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005fc0:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	222c      	movs	r2, #44	@ 0x2c
 8005fc6:	18ba      	adds	r2, r7, r2
 8005fc8:	8812      	ldrh	r2, [r2, #0]
 8005fca:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8005fcc:	68fb      	ldr	r3, [r7, #12]
 8005fce:	2200      	movs	r2, #0
 8005fd0:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005fd2:	1dbb      	adds	r3, r7, #6
 8005fd4:	881c      	ldrh	r4, [r3, #0]
 8005fd6:	2308      	movs	r3, #8
 8005fd8:	18fb      	adds	r3, r7, r3
 8005fda:	881a      	ldrh	r2, [r3, #0]
 8005fdc:	230a      	movs	r3, #10
 8005fde:	18fb      	adds	r3, r7, r3
 8005fe0:	8819      	ldrh	r1, [r3, #0]
 8005fe2:	68f8      	ldr	r0, [r7, #12]
 8005fe4:	697b      	ldr	r3, [r7, #20]
 8005fe6:	9301      	str	r3, [sp, #4]
 8005fe8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005fea:	9300      	str	r3, [sp, #0]
 8005fec:	0023      	movs	r3, r4
 8005fee:	f000 fa2b 	bl	8006448 <I2C_RequestMemoryRead>
 8005ff2:	1e03      	subs	r3, r0, #0
 8005ff4:	d005      	beq.n	8006002 <HAL_I2C_Mem_Read+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005ff6:	68fb      	ldr	r3, [r7, #12]
 8005ff8:	2240      	movs	r2, #64	@ 0x40
 8005ffa:	2100      	movs	r1, #0
 8005ffc:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 8005ffe:	2301      	movs	r3, #1
 8006000:	e0b9      	b.n	8006176 <HAL_I2C_Mem_Read+0x256>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006002:	68fb      	ldr	r3, [r7, #12]
 8006004:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006006:	b29b      	uxth	r3, r3
 8006008:	2bff      	cmp	r3, #255	@ 0xff
 800600a:	d911      	bls.n	8006030 <HAL_I2C_Mem_Read+0x110>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800600c:	68fb      	ldr	r3, [r7, #12]
 800600e:	22ff      	movs	r2, #255	@ 0xff
 8006010:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8006012:	68fb      	ldr	r3, [r7, #12]
 8006014:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006016:	b2da      	uxtb	r2, r3
 8006018:	2380      	movs	r3, #128	@ 0x80
 800601a:	045c      	lsls	r4, r3, #17
 800601c:	230a      	movs	r3, #10
 800601e:	18fb      	adds	r3, r7, r3
 8006020:	8819      	ldrh	r1, [r3, #0]
 8006022:	68f8      	ldr	r0, [r7, #12]
 8006024:	4b56      	ldr	r3, [pc, #344]	@ (8006180 <HAL_I2C_Mem_Read+0x260>)
 8006026:	9300      	str	r3, [sp, #0]
 8006028:	0023      	movs	r3, r4
 800602a:	f000 fc6b 	bl	8006904 <I2C_TransferConfig>
 800602e:	e012      	b.n	8006056 <HAL_I2C_Mem_Read+0x136>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8006030:	68fb      	ldr	r3, [r7, #12]
 8006032:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006034:	b29a      	uxth	r2, r3
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800603e:	b2da      	uxtb	r2, r3
 8006040:	2380      	movs	r3, #128	@ 0x80
 8006042:	049c      	lsls	r4, r3, #18
 8006044:	230a      	movs	r3, #10
 8006046:	18fb      	adds	r3, r7, r3
 8006048:	8819      	ldrh	r1, [r3, #0]
 800604a:	68f8      	ldr	r0, [r7, #12]
 800604c:	4b4c      	ldr	r3, [pc, #304]	@ (8006180 <HAL_I2C_Mem_Read+0x260>)
 800604e:	9300      	str	r3, [sp, #0]
 8006050:	0023      	movs	r3, r4
 8006052:	f000 fc57 	bl	8006904 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8006056:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006058:	68f8      	ldr	r0, [r7, #12]
 800605a:	697b      	ldr	r3, [r7, #20]
 800605c:	9300      	str	r3, [sp, #0]
 800605e:	0013      	movs	r3, r2
 8006060:	2200      	movs	r2, #0
 8006062:	2104      	movs	r1, #4
 8006064:	f000 fa74 	bl	8006550 <I2C_WaitOnFlagUntilTimeout>
 8006068:	1e03      	subs	r3, r0, #0
 800606a:	d001      	beq.n	8006070 <HAL_I2C_Mem_Read+0x150>
      {
        return HAL_ERROR;
 800606c:	2301      	movs	r3, #1
 800606e:	e082      	b.n	8006176 <HAL_I2C_Mem_Read+0x256>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8006070:	68fb      	ldr	r3, [r7, #12]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800607a:	b2d2      	uxtb	r2, r2
 800607c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006082:	1c5a      	adds	r2, r3, #1
 8006084:	68fb      	ldr	r3, [r7, #12]
 8006086:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8006088:	68fb      	ldr	r3, [r7, #12]
 800608a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800608c:	3b01      	subs	r3, #1
 800608e:	b29a      	uxth	r2, r3
 8006090:	68fb      	ldr	r3, [r7, #12]
 8006092:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8006094:	68fb      	ldr	r3, [r7, #12]
 8006096:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006098:	b29b      	uxth	r3, r3
 800609a:	3b01      	subs	r3, #1
 800609c:	b29a      	uxth	r2, r3
 800609e:	68fb      	ldr	r3, [r7, #12]
 80060a0:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80060a6:	b29b      	uxth	r3, r3
 80060a8:	2b00      	cmp	r3, #0
 80060aa:	d03a      	beq.n	8006122 <HAL_I2C_Mem_Read+0x202>
 80060ac:	68fb      	ldr	r3, [r7, #12]
 80060ae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80060b0:	2b00      	cmp	r3, #0
 80060b2:	d136      	bne.n	8006122 <HAL_I2C_Mem_Read+0x202>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80060b4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80060b6:	68f8      	ldr	r0, [r7, #12]
 80060b8:	697b      	ldr	r3, [r7, #20]
 80060ba:	9300      	str	r3, [sp, #0]
 80060bc:	0013      	movs	r3, r2
 80060be:	2200      	movs	r2, #0
 80060c0:	2180      	movs	r1, #128	@ 0x80
 80060c2:	f000 fa45 	bl	8006550 <I2C_WaitOnFlagUntilTimeout>
 80060c6:	1e03      	subs	r3, r0, #0
 80060c8:	d001      	beq.n	80060ce <HAL_I2C_Mem_Read+0x1ae>
        {
          return HAL_ERROR;
 80060ca:	2301      	movs	r3, #1
 80060cc:	e053      	b.n	8006176 <HAL_I2C_Mem_Read+0x256>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80060ce:	68fb      	ldr	r3, [r7, #12]
 80060d0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80060d2:	b29b      	uxth	r3, r3
 80060d4:	2bff      	cmp	r3, #255	@ 0xff
 80060d6:	d911      	bls.n	80060fc <HAL_I2C_Mem_Read+0x1dc>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	22ff      	movs	r2, #255	@ 0xff
 80060dc:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80060e2:	b2da      	uxtb	r2, r3
 80060e4:	2380      	movs	r3, #128	@ 0x80
 80060e6:	045c      	lsls	r4, r3, #17
 80060e8:	230a      	movs	r3, #10
 80060ea:	18fb      	adds	r3, r7, r3
 80060ec:	8819      	ldrh	r1, [r3, #0]
 80060ee:	68f8      	ldr	r0, [r7, #12]
 80060f0:	2300      	movs	r3, #0
 80060f2:	9300      	str	r3, [sp, #0]
 80060f4:	0023      	movs	r3, r4
 80060f6:	f000 fc05 	bl	8006904 <I2C_TransferConfig>
 80060fa:	e012      	b.n	8006122 <HAL_I2C_Mem_Read+0x202>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80060fc:	68fb      	ldr	r3, [r7, #12]
 80060fe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006100:	b29a      	uxth	r2, r3
 8006102:	68fb      	ldr	r3, [r7, #12]
 8006104:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800610a:	b2da      	uxtb	r2, r3
 800610c:	2380      	movs	r3, #128	@ 0x80
 800610e:	049c      	lsls	r4, r3, #18
 8006110:	230a      	movs	r3, #10
 8006112:	18fb      	adds	r3, r7, r3
 8006114:	8819      	ldrh	r1, [r3, #0]
 8006116:	68f8      	ldr	r0, [r7, #12]
 8006118:	2300      	movs	r3, #0
 800611a:	9300      	str	r3, [sp, #0]
 800611c:	0023      	movs	r3, r4
 800611e:	f000 fbf1 	bl	8006904 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8006122:	68fb      	ldr	r3, [r7, #12]
 8006124:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006126:	b29b      	uxth	r3, r3
 8006128:	2b00      	cmp	r3, #0
 800612a:	d194      	bne.n	8006056 <HAL_I2C_Mem_Read+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800612c:	697a      	ldr	r2, [r7, #20]
 800612e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	0018      	movs	r0, r3
 8006134:	f000 faaa 	bl	800668c <I2C_WaitOnSTOPFlagUntilTimeout>
 8006138:	1e03      	subs	r3, r0, #0
 800613a:	d001      	beq.n	8006140 <HAL_I2C_Mem_Read+0x220>
    {
      return HAL_ERROR;
 800613c:	2301      	movs	r3, #1
 800613e:	e01a      	b.n	8006176 <HAL_I2C_Mem_Read+0x256>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	2220      	movs	r2, #32
 8006146:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006148:	68fb      	ldr	r3, [r7, #12]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	685a      	ldr	r2, [r3, #4]
 800614e:	68fb      	ldr	r3, [r7, #12]
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	490c      	ldr	r1, [pc, #48]	@ (8006184 <HAL_I2C_Mem_Read+0x264>)
 8006154:	400a      	ands	r2, r1
 8006156:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8006158:	68fb      	ldr	r3, [r7, #12]
 800615a:	2241      	movs	r2, #65	@ 0x41
 800615c:	2120      	movs	r1, #32
 800615e:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8006160:	68fb      	ldr	r3, [r7, #12]
 8006162:	2242      	movs	r2, #66	@ 0x42
 8006164:	2100      	movs	r1, #0
 8006166:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	2240      	movs	r2, #64	@ 0x40
 800616c:	2100      	movs	r1, #0
 800616e:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8006170:	2300      	movs	r3, #0
 8006172:	e000      	b.n	8006176 <HAL_I2C_Mem_Read+0x256>
  }
  else
  {
    return HAL_BUSY;
 8006174:	2302      	movs	r3, #2
  }
}
 8006176:	0018      	movs	r0, r3
 8006178:	46bd      	mov	sp, r7
 800617a:	b007      	add	sp, #28
 800617c:	bd90      	pop	{r4, r7, pc}
 800617e:	46c0      	nop			@ (mov r8, r8)
 8006180:	80002400 	.word	0x80002400
 8006184:	fe00e800 	.word	0xfe00e800

08006188 <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 8006188:	b580      	push	{r7, lr}
 800618a:	b08a      	sub	sp, #40	@ 0x28
 800618c:	af02      	add	r7, sp, #8
 800618e:	60f8      	str	r0, [r7, #12]
 8006190:	607a      	str	r2, [r7, #4]
 8006192:	603b      	str	r3, [r7, #0]
 8006194:	230a      	movs	r3, #10
 8006196:	18fb      	adds	r3, r7, r3
 8006198:	1c0a      	adds	r2, r1, #0
 800619a:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 800619c:	2300      	movs	r3, #0
 800619e:	617b      	str	r3, [r7, #20]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80061a0:	68fb      	ldr	r3, [r7, #12]
 80061a2:	2241      	movs	r2, #65	@ 0x41
 80061a4:	5c9b      	ldrb	r3, [r3, r2]
 80061a6:	b2db      	uxtb	r3, r3
 80061a8:	2b20      	cmp	r3, #32
 80061aa:	d000      	beq.n	80061ae <HAL_I2C_IsDeviceReady+0x26>
 80061ac:	e0df      	b.n	800636e <HAL_I2C_IsDeviceReady+0x1e6>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 80061ae:	68fb      	ldr	r3, [r7, #12]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	699a      	ldr	r2, [r3, #24]
 80061b4:	2380      	movs	r3, #128	@ 0x80
 80061b6:	021b      	lsls	r3, r3, #8
 80061b8:	401a      	ands	r2, r3
 80061ba:	2380      	movs	r3, #128	@ 0x80
 80061bc:	021b      	lsls	r3, r3, #8
 80061be:	429a      	cmp	r2, r3
 80061c0:	d101      	bne.n	80061c6 <HAL_I2C_IsDeviceReady+0x3e>
    {
      return HAL_BUSY;
 80061c2:	2302      	movs	r3, #2
 80061c4:	e0d4      	b.n	8006370 <HAL_I2C_IsDeviceReady+0x1e8>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80061c6:	68fb      	ldr	r3, [r7, #12]
 80061c8:	2240      	movs	r2, #64	@ 0x40
 80061ca:	5c9b      	ldrb	r3, [r3, r2]
 80061cc:	2b01      	cmp	r3, #1
 80061ce:	d101      	bne.n	80061d4 <HAL_I2C_IsDeviceReady+0x4c>
 80061d0:	2302      	movs	r3, #2
 80061d2:	e0cd      	b.n	8006370 <HAL_I2C_IsDeviceReady+0x1e8>
 80061d4:	68fb      	ldr	r3, [r7, #12]
 80061d6:	2240      	movs	r2, #64	@ 0x40
 80061d8:	2101      	movs	r1, #1
 80061da:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80061dc:	68fb      	ldr	r3, [r7, #12]
 80061de:	2241      	movs	r2, #65	@ 0x41
 80061e0:	2124      	movs	r1, #36	@ 0x24
 80061e2:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	2200      	movs	r2, #0
 80061e8:	645a      	str	r2, [r3, #68]	@ 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 80061ea:	68fb      	ldr	r3, [r7, #12]
 80061ec:	68db      	ldr	r3, [r3, #12]
 80061ee:	2b01      	cmp	r3, #1
 80061f0:	d107      	bne.n	8006202 <HAL_I2C_IsDeviceReady+0x7a>
 80061f2:	230a      	movs	r3, #10
 80061f4:	18fb      	adds	r3, r7, r3
 80061f6:	881b      	ldrh	r3, [r3, #0]
 80061f8:	059b      	lsls	r3, r3, #22
 80061fa:	0d9b      	lsrs	r3, r3, #22
 80061fc:	4a5e      	ldr	r2, [pc, #376]	@ (8006378 <HAL_I2C_IsDeviceReady+0x1f0>)
 80061fe:	431a      	orrs	r2, r3
 8006200:	e006      	b.n	8006210 <HAL_I2C_IsDeviceReady+0x88>
 8006202:	230a      	movs	r3, #10
 8006204:	18fb      	adds	r3, r7, r3
 8006206:	881b      	ldrh	r3, [r3, #0]
 8006208:	059b      	lsls	r3, r3, #22
 800620a:	0d9b      	lsrs	r3, r3, #22
 800620c:	4a5b      	ldr	r2, [pc, #364]	@ (800637c <HAL_I2C_IsDeviceReady+0x1f4>)
 800620e:	431a      	orrs	r2, r3
 8006210:	68fb      	ldr	r3, [r7, #12]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	605a      	str	r2, [r3, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 8006216:	f7fd ff73 	bl	8004100 <HAL_GetTick>
 800621a:	0003      	movs	r3, r0
 800621c:	61bb      	str	r3, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 800621e:	68fb      	ldr	r3, [r7, #12]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	699b      	ldr	r3, [r3, #24]
 8006224:	2220      	movs	r2, #32
 8006226:	4013      	ands	r3, r2
 8006228:	3b20      	subs	r3, #32
 800622a:	425a      	negs	r2, r3
 800622c:	4153      	adcs	r3, r2
 800622e:	b2da      	uxtb	r2, r3
 8006230:	231f      	movs	r3, #31
 8006232:	18fb      	adds	r3, r7, r3
 8006234:	701a      	strb	r2, [r3, #0]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8006236:	68fb      	ldr	r3, [r7, #12]
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	699b      	ldr	r3, [r3, #24]
 800623c:	2210      	movs	r2, #16
 800623e:	4013      	ands	r3, r2
 8006240:	3b10      	subs	r3, #16
 8006242:	425a      	negs	r2, r3
 8006244:	4153      	adcs	r3, r2
 8006246:	b2da      	uxtb	r2, r3
 8006248:	231e      	movs	r3, #30
 800624a:	18fb      	adds	r3, r7, r3
 800624c:	701a      	strb	r2, [r3, #0]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 800624e:	e035      	b.n	80062bc <HAL_I2C_IsDeviceReady+0x134>
      {
        if (Timeout != HAL_MAX_DELAY)
 8006250:	683b      	ldr	r3, [r7, #0]
 8006252:	3301      	adds	r3, #1
 8006254:	d01a      	beq.n	800628c <HAL_I2C_IsDeviceReady+0x104>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8006256:	f7fd ff53 	bl	8004100 <HAL_GetTick>
 800625a:	0002      	movs	r2, r0
 800625c:	69bb      	ldr	r3, [r7, #24]
 800625e:	1ad3      	subs	r3, r2, r3
 8006260:	683a      	ldr	r2, [r7, #0]
 8006262:	429a      	cmp	r2, r3
 8006264:	d302      	bcc.n	800626c <HAL_I2C_IsDeviceReady+0xe4>
 8006266:	683b      	ldr	r3, [r7, #0]
 8006268:	2b00      	cmp	r3, #0
 800626a:	d10f      	bne.n	800628c <HAL_I2C_IsDeviceReady+0x104>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 800626c:	68fb      	ldr	r3, [r7, #12]
 800626e:	2241      	movs	r2, #65	@ 0x41
 8006270:	2120      	movs	r1, #32
 8006272:	5499      	strb	r1, [r3, r2]

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006274:	68fb      	ldr	r3, [r7, #12]
 8006276:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006278:	2220      	movs	r2, #32
 800627a:	431a      	orrs	r2, r3
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	645a      	str	r2, [r3, #68]	@ 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	2240      	movs	r2, #64	@ 0x40
 8006284:	2100      	movs	r1, #0
 8006286:	5499      	strb	r1, [r3, r2]

            return HAL_ERROR;
 8006288:	2301      	movs	r3, #1
 800628a:	e071      	b.n	8006370 <HAL_I2C_IsDeviceReady+0x1e8>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	699b      	ldr	r3, [r3, #24]
 8006292:	2220      	movs	r2, #32
 8006294:	4013      	ands	r3, r2
 8006296:	3b20      	subs	r3, #32
 8006298:	425a      	negs	r2, r3
 800629a:	4153      	adcs	r3, r2
 800629c:	b2da      	uxtb	r2, r3
 800629e:	231f      	movs	r3, #31
 80062a0:	18fb      	adds	r3, r7, r3
 80062a2:	701a      	strb	r2, [r3, #0]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	699b      	ldr	r3, [r3, #24]
 80062aa:	2210      	movs	r2, #16
 80062ac:	4013      	ands	r3, r2
 80062ae:	3b10      	subs	r3, #16
 80062b0:	425a      	negs	r2, r3
 80062b2:	4153      	adcs	r3, r2
 80062b4:	b2da      	uxtb	r2, r3
 80062b6:	231e      	movs	r3, #30
 80062b8:	18fb      	adds	r3, r7, r3
 80062ba:	701a      	strb	r2, [r3, #0]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 80062bc:	231f      	movs	r3, #31
 80062be:	18fb      	adds	r3, r7, r3
 80062c0:	781b      	ldrb	r3, [r3, #0]
 80062c2:	2b00      	cmp	r3, #0
 80062c4:	d104      	bne.n	80062d0 <HAL_I2C_IsDeviceReady+0x148>
 80062c6:	231e      	movs	r3, #30
 80062c8:	18fb      	adds	r3, r7, r3
 80062ca:	781b      	ldrb	r3, [r3, #0]
 80062cc:	2b00      	cmp	r3, #0
 80062ce:	d0bf      	beq.n	8006250 <HAL_I2C_IsDeviceReady+0xc8>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 80062d0:	68fb      	ldr	r3, [r7, #12]
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	699b      	ldr	r3, [r3, #24]
 80062d6:	2210      	movs	r2, #16
 80062d8:	4013      	ands	r3, r2
 80062da:	2b10      	cmp	r3, #16
 80062dc:	d01a      	beq.n	8006314 <HAL_I2C_IsDeviceReady+0x18c>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 80062de:	683a      	ldr	r2, [r7, #0]
 80062e0:	68f8      	ldr	r0, [r7, #12]
 80062e2:	69bb      	ldr	r3, [r7, #24]
 80062e4:	9300      	str	r3, [sp, #0]
 80062e6:	0013      	movs	r3, r2
 80062e8:	2200      	movs	r2, #0
 80062ea:	2120      	movs	r1, #32
 80062ec:	f000 f930 	bl	8006550 <I2C_WaitOnFlagUntilTimeout>
 80062f0:	1e03      	subs	r3, r0, #0
 80062f2:	d001      	beq.n	80062f8 <HAL_I2C_IsDeviceReady+0x170>
        {
          return HAL_ERROR;
 80062f4:	2301      	movs	r3, #1
 80062f6:	e03b      	b.n	8006370 <HAL_I2C_IsDeviceReady+0x1e8>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	2220      	movs	r2, #32
 80062fe:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
 8006300:	68fb      	ldr	r3, [r7, #12]
 8006302:	2241      	movs	r2, #65	@ 0x41
 8006304:	2120      	movs	r1, #32
 8006306:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	2240      	movs	r2, #64	@ 0x40
 800630c:	2100      	movs	r1, #0
 800630e:	5499      	strb	r1, [r3, r2]

        return HAL_OK;
 8006310:	2300      	movs	r3, #0
 8006312:	e02d      	b.n	8006370 <HAL_I2C_IsDeviceReady+0x1e8>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8006314:	683a      	ldr	r2, [r7, #0]
 8006316:	68f8      	ldr	r0, [r7, #12]
 8006318:	69bb      	ldr	r3, [r7, #24]
 800631a:	9300      	str	r3, [sp, #0]
 800631c:	0013      	movs	r3, r2
 800631e:	2200      	movs	r2, #0
 8006320:	2120      	movs	r1, #32
 8006322:	f000 f915 	bl	8006550 <I2C_WaitOnFlagUntilTimeout>
 8006326:	1e03      	subs	r3, r0, #0
 8006328:	d001      	beq.n	800632e <HAL_I2C_IsDeviceReady+0x1a6>
        {
          return HAL_ERROR;
 800632a:	2301      	movs	r3, #1
 800632c:	e020      	b.n	8006370 <HAL_I2C_IsDeviceReady+0x1e8>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800632e:	68fb      	ldr	r3, [r7, #12]
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	2210      	movs	r2, #16
 8006334:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006336:	68fb      	ldr	r3, [r7, #12]
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	2220      	movs	r2, #32
 800633c:	61da      	str	r2, [r3, #28]
      }

      /* Increment Trials */
      I2C_Trials++;
 800633e:	697b      	ldr	r3, [r7, #20]
 8006340:	3301      	adds	r3, #1
 8006342:	617b      	str	r3, [r7, #20]
    } while (I2C_Trials < Trials);
 8006344:	697b      	ldr	r3, [r7, #20]
 8006346:	687a      	ldr	r2, [r7, #4]
 8006348:	429a      	cmp	r2, r3
 800634a:	d900      	bls.n	800634e <HAL_I2C_IsDeviceReady+0x1c6>
 800634c:	e74d      	b.n	80061ea <HAL_I2C_IsDeviceReady+0x62>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 800634e:	68fb      	ldr	r3, [r7, #12]
 8006350:	2241      	movs	r2, #65	@ 0x41
 8006352:	2120      	movs	r1, #32
 8006354:	5499      	strb	r1, [r3, r2]

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006356:	68fb      	ldr	r3, [r7, #12]
 8006358:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800635a:	2220      	movs	r2, #32
 800635c:	431a      	orrs	r2, r3
 800635e:	68fb      	ldr	r3, [r7, #12]
 8006360:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006362:	68fb      	ldr	r3, [r7, #12]
 8006364:	2240      	movs	r2, #64	@ 0x40
 8006366:	2100      	movs	r1, #0
 8006368:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 800636a:	2301      	movs	r3, #1
 800636c:	e000      	b.n	8006370 <HAL_I2C_IsDeviceReady+0x1e8>
  }
  else
  {
    return HAL_BUSY;
 800636e:	2302      	movs	r3, #2
  }
}
 8006370:	0018      	movs	r0, r3
 8006372:	46bd      	mov	sp, r7
 8006374:	b008      	add	sp, #32
 8006376:	bd80      	pop	{r7, pc}
 8006378:	02002000 	.word	0x02002000
 800637c:	02002800 	.word	0x02002800

08006380 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8006380:	b5b0      	push	{r4, r5, r7, lr}
 8006382:	b086      	sub	sp, #24
 8006384:	af02      	add	r7, sp, #8
 8006386:	60f8      	str	r0, [r7, #12]
 8006388:	000c      	movs	r4, r1
 800638a:	0010      	movs	r0, r2
 800638c:	0019      	movs	r1, r3
 800638e:	250a      	movs	r5, #10
 8006390:	197b      	adds	r3, r7, r5
 8006392:	1c22      	adds	r2, r4, #0
 8006394:	801a      	strh	r2, [r3, #0]
 8006396:	2308      	movs	r3, #8
 8006398:	18fb      	adds	r3, r7, r3
 800639a:	1c02      	adds	r2, r0, #0
 800639c:	801a      	strh	r2, [r3, #0]
 800639e:	1dbb      	adds	r3, r7, #6
 80063a0:	1c0a      	adds	r2, r1, #0
 80063a2:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80063a4:	1dbb      	adds	r3, r7, #6
 80063a6:	881b      	ldrh	r3, [r3, #0]
 80063a8:	b2da      	uxtb	r2, r3
 80063aa:	2380      	movs	r3, #128	@ 0x80
 80063ac:	045c      	lsls	r4, r3, #17
 80063ae:	197b      	adds	r3, r7, r5
 80063b0:	8819      	ldrh	r1, [r3, #0]
 80063b2:	68f8      	ldr	r0, [r7, #12]
 80063b4:	4b23      	ldr	r3, [pc, #140]	@ (8006444 <I2C_RequestMemoryWrite+0xc4>)
 80063b6:	9300      	str	r3, [sp, #0]
 80063b8:	0023      	movs	r3, r4
 80063ba:	f000 faa3 	bl	8006904 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80063be:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80063c0:	6a39      	ldr	r1, [r7, #32]
 80063c2:	68fb      	ldr	r3, [r7, #12]
 80063c4:	0018      	movs	r0, r3
 80063c6:	f000 f91b 	bl	8006600 <I2C_WaitOnTXISFlagUntilTimeout>
 80063ca:	1e03      	subs	r3, r0, #0
 80063cc:	d001      	beq.n	80063d2 <I2C_RequestMemoryWrite+0x52>
  {
    return HAL_ERROR;
 80063ce:	2301      	movs	r3, #1
 80063d0:	e033      	b.n	800643a <I2C_RequestMemoryWrite+0xba>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80063d2:	1dbb      	adds	r3, r7, #6
 80063d4:	881b      	ldrh	r3, [r3, #0]
 80063d6:	2b01      	cmp	r3, #1
 80063d8:	d107      	bne.n	80063ea <I2C_RequestMemoryWrite+0x6a>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80063da:	2308      	movs	r3, #8
 80063dc:	18fb      	adds	r3, r7, r3
 80063de:	881b      	ldrh	r3, [r3, #0]
 80063e0:	b2da      	uxtb	r2, r3
 80063e2:	68fb      	ldr	r3, [r7, #12]
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	629a      	str	r2, [r3, #40]	@ 0x28
 80063e8:	e019      	b.n	800641e <I2C_RequestMemoryWrite+0x9e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80063ea:	2308      	movs	r3, #8
 80063ec:	18fb      	adds	r3, r7, r3
 80063ee:	881b      	ldrh	r3, [r3, #0]
 80063f0:	0a1b      	lsrs	r3, r3, #8
 80063f2:	b29b      	uxth	r3, r3
 80063f4:	b2da      	uxtb	r2, r3
 80063f6:	68fb      	ldr	r3, [r7, #12]
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80063fc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80063fe:	6a39      	ldr	r1, [r7, #32]
 8006400:	68fb      	ldr	r3, [r7, #12]
 8006402:	0018      	movs	r0, r3
 8006404:	f000 f8fc 	bl	8006600 <I2C_WaitOnTXISFlagUntilTimeout>
 8006408:	1e03      	subs	r3, r0, #0
 800640a:	d001      	beq.n	8006410 <I2C_RequestMemoryWrite+0x90>
    {
      return HAL_ERROR;
 800640c:	2301      	movs	r3, #1
 800640e:	e014      	b.n	800643a <I2C_RequestMemoryWrite+0xba>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8006410:	2308      	movs	r3, #8
 8006412:	18fb      	adds	r3, r7, r3
 8006414:	881b      	ldrh	r3, [r3, #0]
 8006416:	b2da      	uxtb	r2, r3
 8006418:	68fb      	ldr	r3, [r7, #12]
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 800641e:	6a3a      	ldr	r2, [r7, #32]
 8006420:	68f8      	ldr	r0, [r7, #12]
 8006422:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006424:	9300      	str	r3, [sp, #0]
 8006426:	0013      	movs	r3, r2
 8006428:	2200      	movs	r2, #0
 800642a:	2180      	movs	r1, #128	@ 0x80
 800642c:	f000 f890 	bl	8006550 <I2C_WaitOnFlagUntilTimeout>
 8006430:	1e03      	subs	r3, r0, #0
 8006432:	d001      	beq.n	8006438 <I2C_RequestMemoryWrite+0xb8>
  {
    return HAL_ERROR;
 8006434:	2301      	movs	r3, #1
 8006436:	e000      	b.n	800643a <I2C_RequestMemoryWrite+0xba>
  }

  return HAL_OK;
 8006438:	2300      	movs	r3, #0
}
 800643a:	0018      	movs	r0, r3
 800643c:	46bd      	mov	sp, r7
 800643e:	b004      	add	sp, #16
 8006440:	bdb0      	pop	{r4, r5, r7, pc}
 8006442:	46c0      	nop			@ (mov r8, r8)
 8006444:	80002000 	.word	0x80002000

08006448 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8006448:	b5b0      	push	{r4, r5, r7, lr}
 800644a:	b086      	sub	sp, #24
 800644c:	af02      	add	r7, sp, #8
 800644e:	60f8      	str	r0, [r7, #12]
 8006450:	000c      	movs	r4, r1
 8006452:	0010      	movs	r0, r2
 8006454:	0019      	movs	r1, r3
 8006456:	250a      	movs	r5, #10
 8006458:	197b      	adds	r3, r7, r5
 800645a:	1c22      	adds	r2, r4, #0
 800645c:	801a      	strh	r2, [r3, #0]
 800645e:	2308      	movs	r3, #8
 8006460:	18fb      	adds	r3, r7, r3
 8006462:	1c02      	adds	r2, r0, #0
 8006464:	801a      	strh	r2, [r3, #0]
 8006466:	1dbb      	adds	r3, r7, #6
 8006468:	1c0a      	adds	r2, r1, #0
 800646a:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800646c:	1dbb      	adds	r3, r7, #6
 800646e:	881b      	ldrh	r3, [r3, #0]
 8006470:	b2da      	uxtb	r2, r3
 8006472:	197b      	adds	r3, r7, r5
 8006474:	8819      	ldrh	r1, [r3, #0]
 8006476:	68f8      	ldr	r0, [r7, #12]
 8006478:	4b23      	ldr	r3, [pc, #140]	@ (8006508 <I2C_RequestMemoryRead+0xc0>)
 800647a:	9300      	str	r3, [sp, #0]
 800647c:	2300      	movs	r3, #0
 800647e:	f000 fa41 	bl	8006904 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006482:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006484:	6a39      	ldr	r1, [r7, #32]
 8006486:	68fb      	ldr	r3, [r7, #12]
 8006488:	0018      	movs	r0, r3
 800648a:	f000 f8b9 	bl	8006600 <I2C_WaitOnTXISFlagUntilTimeout>
 800648e:	1e03      	subs	r3, r0, #0
 8006490:	d001      	beq.n	8006496 <I2C_RequestMemoryRead+0x4e>
  {
    return HAL_ERROR;
 8006492:	2301      	movs	r3, #1
 8006494:	e033      	b.n	80064fe <I2C_RequestMemoryRead+0xb6>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006496:	1dbb      	adds	r3, r7, #6
 8006498:	881b      	ldrh	r3, [r3, #0]
 800649a:	2b01      	cmp	r3, #1
 800649c:	d107      	bne.n	80064ae <I2C_RequestMemoryRead+0x66>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800649e:	2308      	movs	r3, #8
 80064a0:	18fb      	adds	r3, r7, r3
 80064a2:	881b      	ldrh	r3, [r3, #0]
 80064a4:	b2da      	uxtb	r2, r3
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	629a      	str	r2, [r3, #40]	@ 0x28
 80064ac:	e019      	b.n	80064e2 <I2C_RequestMemoryRead+0x9a>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80064ae:	2308      	movs	r3, #8
 80064b0:	18fb      	adds	r3, r7, r3
 80064b2:	881b      	ldrh	r3, [r3, #0]
 80064b4:	0a1b      	lsrs	r3, r3, #8
 80064b6:	b29b      	uxth	r3, r3
 80064b8:	b2da      	uxtb	r2, r3
 80064ba:	68fb      	ldr	r3, [r7, #12]
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80064c0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80064c2:	6a39      	ldr	r1, [r7, #32]
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	0018      	movs	r0, r3
 80064c8:	f000 f89a 	bl	8006600 <I2C_WaitOnTXISFlagUntilTimeout>
 80064cc:	1e03      	subs	r3, r0, #0
 80064ce:	d001      	beq.n	80064d4 <I2C_RequestMemoryRead+0x8c>
    {
      return HAL_ERROR;
 80064d0:	2301      	movs	r3, #1
 80064d2:	e014      	b.n	80064fe <I2C_RequestMemoryRead+0xb6>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80064d4:	2308      	movs	r3, #8
 80064d6:	18fb      	adds	r3, r7, r3
 80064d8:	881b      	ldrh	r3, [r3, #0]
 80064da:	b2da      	uxtb	r2, r3
 80064dc:	68fb      	ldr	r3, [r7, #12]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 80064e2:	6a3a      	ldr	r2, [r7, #32]
 80064e4:	68f8      	ldr	r0, [r7, #12]
 80064e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064e8:	9300      	str	r3, [sp, #0]
 80064ea:	0013      	movs	r3, r2
 80064ec:	2200      	movs	r2, #0
 80064ee:	2140      	movs	r1, #64	@ 0x40
 80064f0:	f000 f82e 	bl	8006550 <I2C_WaitOnFlagUntilTimeout>
 80064f4:	1e03      	subs	r3, r0, #0
 80064f6:	d001      	beq.n	80064fc <I2C_RequestMemoryRead+0xb4>
  {
    return HAL_ERROR;
 80064f8:	2301      	movs	r3, #1
 80064fa:	e000      	b.n	80064fe <I2C_RequestMemoryRead+0xb6>
  }

  return HAL_OK;
 80064fc:	2300      	movs	r3, #0
}
 80064fe:	0018      	movs	r0, r3
 8006500:	46bd      	mov	sp, r7
 8006502:	b004      	add	sp, #16
 8006504:	bdb0      	pop	{r4, r5, r7, pc}
 8006506:	46c0      	nop			@ (mov r8, r8)
 8006508:	80002000 	.word	0x80002000

0800650c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800650c:	b580      	push	{r7, lr}
 800650e:	b082      	sub	sp, #8
 8006510:	af00      	add	r7, sp, #0
 8006512:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	699b      	ldr	r3, [r3, #24]
 800651a:	2202      	movs	r2, #2
 800651c:	4013      	ands	r3, r2
 800651e:	2b02      	cmp	r3, #2
 8006520:	d103      	bne.n	800652a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	2200      	movs	r2, #0
 8006528:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	699b      	ldr	r3, [r3, #24]
 8006530:	2201      	movs	r2, #1
 8006532:	4013      	ands	r3, r2
 8006534:	2b01      	cmp	r3, #1
 8006536:	d007      	beq.n	8006548 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	699a      	ldr	r2, [r3, #24]
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	2101      	movs	r1, #1
 8006544:	430a      	orrs	r2, r1
 8006546:	619a      	str	r2, [r3, #24]
  }
}
 8006548:	46c0      	nop			@ (mov r8, r8)
 800654a:	46bd      	mov	sp, r7
 800654c:	b002      	add	sp, #8
 800654e:	bd80      	pop	{r7, pc}

08006550 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8006550:	b580      	push	{r7, lr}
 8006552:	b084      	sub	sp, #16
 8006554:	af00      	add	r7, sp, #0
 8006556:	60f8      	str	r0, [r7, #12]
 8006558:	60b9      	str	r1, [r7, #8]
 800655a:	603b      	str	r3, [r7, #0]
 800655c:	1dfb      	adds	r3, r7, #7
 800655e:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006560:	e03a      	b.n	80065d8 <I2C_WaitOnFlagUntilTimeout+0x88>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8006562:	69ba      	ldr	r2, [r7, #24]
 8006564:	6839      	ldr	r1, [r7, #0]
 8006566:	68fb      	ldr	r3, [r7, #12]
 8006568:	0018      	movs	r0, r3
 800656a:	f000 f8d3 	bl	8006714 <I2C_IsErrorOccurred>
 800656e:	1e03      	subs	r3, r0, #0
 8006570:	d001      	beq.n	8006576 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8006572:	2301      	movs	r3, #1
 8006574:	e040      	b.n	80065f8 <I2C_WaitOnFlagUntilTimeout+0xa8>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006576:	683b      	ldr	r3, [r7, #0]
 8006578:	3301      	adds	r3, #1
 800657a:	d02d      	beq.n	80065d8 <I2C_WaitOnFlagUntilTimeout+0x88>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800657c:	f7fd fdc0 	bl	8004100 <HAL_GetTick>
 8006580:	0002      	movs	r2, r0
 8006582:	69bb      	ldr	r3, [r7, #24]
 8006584:	1ad3      	subs	r3, r2, r3
 8006586:	683a      	ldr	r2, [r7, #0]
 8006588:	429a      	cmp	r2, r3
 800658a:	d302      	bcc.n	8006592 <I2C_WaitOnFlagUntilTimeout+0x42>
 800658c:	683b      	ldr	r3, [r7, #0]
 800658e:	2b00      	cmp	r3, #0
 8006590:	d122      	bne.n	80065d8 <I2C_WaitOnFlagUntilTimeout+0x88>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	699b      	ldr	r3, [r3, #24]
 8006598:	68ba      	ldr	r2, [r7, #8]
 800659a:	4013      	ands	r3, r2
 800659c:	68ba      	ldr	r2, [r7, #8]
 800659e:	1ad3      	subs	r3, r2, r3
 80065a0:	425a      	negs	r2, r3
 80065a2:	4153      	adcs	r3, r2
 80065a4:	b2db      	uxtb	r3, r3
 80065a6:	001a      	movs	r2, r3
 80065a8:	1dfb      	adds	r3, r7, #7
 80065aa:	781b      	ldrb	r3, [r3, #0]
 80065ac:	429a      	cmp	r2, r3
 80065ae:	d113      	bne.n	80065d8 <I2C_WaitOnFlagUntilTimeout+0x88>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80065b4:	2220      	movs	r2, #32
 80065b6:	431a      	orrs	r2, r3
 80065b8:	68fb      	ldr	r3, [r7, #12]
 80065ba:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80065bc:	68fb      	ldr	r3, [r7, #12]
 80065be:	2241      	movs	r2, #65	@ 0x41
 80065c0:	2120      	movs	r1, #32
 80065c2:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80065c4:	68fb      	ldr	r3, [r7, #12]
 80065c6:	2242      	movs	r2, #66	@ 0x42
 80065c8:	2100      	movs	r1, #0
 80065ca:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	2240      	movs	r2, #64	@ 0x40
 80065d0:	2100      	movs	r1, #0
 80065d2:	5499      	strb	r1, [r3, r2]
          return HAL_ERROR;
 80065d4:	2301      	movs	r3, #1
 80065d6:	e00f      	b.n	80065f8 <I2C_WaitOnFlagUntilTimeout+0xa8>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80065d8:	68fb      	ldr	r3, [r7, #12]
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	699b      	ldr	r3, [r3, #24]
 80065de:	68ba      	ldr	r2, [r7, #8]
 80065e0:	4013      	ands	r3, r2
 80065e2:	68ba      	ldr	r2, [r7, #8]
 80065e4:	1ad3      	subs	r3, r2, r3
 80065e6:	425a      	negs	r2, r3
 80065e8:	4153      	adcs	r3, r2
 80065ea:	b2db      	uxtb	r3, r3
 80065ec:	001a      	movs	r2, r3
 80065ee:	1dfb      	adds	r3, r7, #7
 80065f0:	781b      	ldrb	r3, [r3, #0]
 80065f2:	429a      	cmp	r2, r3
 80065f4:	d0b5      	beq.n	8006562 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80065f6:	2300      	movs	r3, #0
}
 80065f8:	0018      	movs	r0, r3
 80065fa:	46bd      	mov	sp, r7
 80065fc:	b004      	add	sp, #16
 80065fe:	bd80      	pop	{r7, pc}

08006600 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8006600:	b580      	push	{r7, lr}
 8006602:	b084      	sub	sp, #16
 8006604:	af00      	add	r7, sp, #0
 8006606:	60f8      	str	r0, [r7, #12]
 8006608:	60b9      	str	r1, [r7, #8]
 800660a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800660c:	e032      	b.n	8006674 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800660e:	687a      	ldr	r2, [r7, #4]
 8006610:	68b9      	ldr	r1, [r7, #8]
 8006612:	68fb      	ldr	r3, [r7, #12]
 8006614:	0018      	movs	r0, r3
 8006616:	f000 f87d 	bl	8006714 <I2C_IsErrorOccurred>
 800661a:	1e03      	subs	r3, r0, #0
 800661c:	d001      	beq.n	8006622 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800661e:	2301      	movs	r3, #1
 8006620:	e030      	b.n	8006684 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006622:	68bb      	ldr	r3, [r7, #8]
 8006624:	3301      	adds	r3, #1
 8006626:	d025      	beq.n	8006674 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006628:	f7fd fd6a 	bl	8004100 <HAL_GetTick>
 800662c:	0002      	movs	r2, r0
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	1ad3      	subs	r3, r2, r3
 8006632:	68ba      	ldr	r2, [r7, #8]
 8006634:	429a      	cmp	r2, r3
 8006636:	d302      	bcc.n	800663e <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 8006638:	68bb      	ldr	r3, [r7, #8]
 800663a:	2b00      	cmp	r3, #0
 800663c:	d11a      	bne.n	8006674 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	699b      	ldr	r3, [r3, #24]
 8006644:	2202      	movs	r2, #2
 8006646:	4013      	ands	r3, r2
 8006648:	2b02      	cmp	r3, #2
 800664a:	d013      	beq.n	8006674 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800664c:	68fb      	ldr	r3, [r7, #12]
 800664e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006650:	2220      	movs	r2, #32
 8006652:	431a      	orrs	r2, r3
 8006654:	68fb      	ldr	r3, [r7, #12]
 8006656:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8006658:	68fb      	ldr	r3, [r7, #12]
 800665a:	2241      	movs	r2, #65	@ 0x41
 800665c:	2120      	movs	r1, #32
 800665e:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8006660:	68fb      	ldr	r3, [r7, #12]
 8006662:	2242      	movs	r2, #66	@ 0x42
 8006664:	2100      	movs	r1, #0
 8006666:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	2240      	movs	r2, #64	@ 0x40
 800666c:	2100      	movs	r1, #0
 800666e:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8006670:	2301      	movs	r3, #1
 8006672:	e007      	b.n	8006684 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	699b      	ldr	r3, [r3, #24]
 800667a:	2202      	movs	r2, #2
 800667c:	4013      	ands	r3, r2
 800667e:	2b02      	cmp	r3, #2
 8006680:	d1c5      	bne.n	800660e <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8006682:	2300      	movs	r3, #0
}
 8006684:	0018      	movs	r0, r3
 8006686:	46bd      	mov	sp, r7
 8006688:	b004      	add	sp, #16
 800668a:	bd80      	pop	{r7, pc}

0800668c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800668c:	b580      	push	{r7, lr}
 800668e:	b084      	sub	sp, #16
 8006690:	af00      	add	r7, sp, #0
 8006692:	60f8      	str	r0, [r7, #12]
 8006694:	60b9      	str	r1, [r7, #8]
 8006696:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006698:	e02f      	b.n	80066fa <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800669a:	687a      	ldr	r2, [r7, #4]
 800669c:	68b9      	ldr	r1, [r7, #8]
 800669e:	68fb      	ldr	r3, [r7, #12]
 80066a0:	0018      	movs	r0, r3
 80066a2:	f000 f837 	bl	8006714 <I2C_IsErrorOccurred>
 80066a6:	1e03      	subs	r3, r0, #0
 80066a8:	d001      	beq.n	80066ae <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80066aa:	2301      	movs	r3, #1
 80066ac:	e02d      	b.n	800670a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80066ae:	f7fd fd27 	bl	8004100 <HAL_GetTick>
 80066b2:	0002      	movs	r2, r0
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	1ad3      	subs	r3, r2, r3
 80066b8:	68ba      	ldr	r2, [r7, #8]
 80066ba:	429a      	cmp	r2, r3
 80066bc:	d302      	bcc.n	80066c4 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80066be:	68bb      	ldr	r3, [r7, #8]
 80066c0:	2b00      	cmp	r3, #0
 80066c2:	d11a      	bne.n	80066fa <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 80066c4:	68fb      	ldr	r3, [r7, #12]
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	699b      	ldr	r3, [r3, #24]
 80066ca:	2220      	movs	r2, #32
 80066cc:	4013      	ands	r3, r2
 80066ce:	2b20      	cmp	r3, #32
 80066d0:	d013      	beq.n	80066fa <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80066d2:	68fb      	ldr	r3, [r7, #12]
 80066d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80066d6:	2220      	movs	r2, #32
 80066d8:	431a      	orrs	r2, r3
 80066da:	68fb      	ldr	r3, [r7, #12]
 80066dc:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80066de:	68fb      	ldr	r3, [r7, #12]
 80066e0:	2241      	movs	r2, #65	@ 0x41
 80066e2:	2120      	movs	r1, #32
 80066e4:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80066e6:	68fb      	ldr	r3, [r7, #12]
 80066e8:	2242      	movs	r2, #66	@ 0x42
 80066ea:	2100      	movs	r1, #0
 80066ec:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	2240      	movs	r2, #64	@ 0x40
 80066f2:	2100      	movs	r1, #0
 80066f4:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 80066f6:	2301      	movs	r3, #1
 80066f8:	e007      	b.n	800670a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80066fa:	68fb      	ldr	r3, [r7, #12]
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	699b      	ldr	r3, [r3, #24]
 8006700:	2220      	movs	r2, #32
 8006702:	4013      	ands	r3, r2
 8006704:	2b20      	cmp	r3, #32
 8006706:	d1c8      	bne.n	800669a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006708:	2300      	movs	r3, #0
}
 800670a:	0018      	movs	r0, r3
 800670c:	46bd      	mov	sp, r7
 800670e:	b004      	add	sp, #16
 8006710:	bd80      	pop	{r7, pc}
	...

08006714 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006714:	b580      	push	{r7, lr}
 8006716:	b08a      	sub	sp, #40	@ 0x28
 8006718:	af00      	add	r7, sp, #0
 800671a:	60f8      	str	r0, [r7, #12]
 800671c:	60b9      	str	r1, [r7, #8]
 800671e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006720:	2327      	movs	r3, #39	@ 0x27
 8006722:	18fb      	adds	r3, r7, r3
 8006724:	2200      	movs	r2, #0
 8006726:	701a      	strb	r2, [r3, #0]
  uint32_t itflag   = hi2c->Instance->ISR;
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	699b      	ldr	r3, [r3, #24]
 800672e:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8006730:	2300      	movs	r3, #0
 8006732:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8006738:	69bb      	ldr	r3, [r7, #24]
 800673a:	2210      	movs	r2, #16
 800673c:	4013      	ands	r3, r2
 800673e:	d100      	bne.n	8006742 <I2C_IsErrorOccurred+0x2e>
 8006740:	e079      	b.n	8006836 <I2C_IsErrorOccurred+0x122>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006742:	68fb      	ldr	r3, [r7, #12]
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	2210      	movs	r2, #16
 8006748:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800674a:	e057      	b.n	80067fc <I2C_IsErrorOccurred+0xe8>
 800674c:	2227      	movs	r2, #39	@ 0x27
 800674e:	18bb      	adds	r3, r7, r2
 8006750:	18ba      	adds	r2, r7, r2
 8006752:	7812      	ldrb	r2, [r2, #0]
 8006754:	701a      	strb	r2, [r3, #0]
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8006756:	68bb      	ldr	r3, [r7, #8]
 8006758:	3301      	adds	r3, #1
 800675a:	d04f      	beq.n	80067fc <I2C_IsErrorOccurred+0xe8>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800675c:	f7fd fcd0 	bl	8004100 <HAL_GetTick>
 8006760:	0002      	movs	r2, r0
 8006762:	69fb      	ldr	r3, [r7, #28]
 8006764:	1ad3      	subs	r3, r2, r3
 8006766:	68ba      	ldr	r2, [r7, #8]
 8006768:	429a      	cmp	r2, r3
 800676a:	d302      	bcc.n	8006772 <I2C_IsErrorOccurred+0x5e>
 800676c:	68bb      	ldr	r3, [r7, #8]
 800676e:	2b00      	cmp	r3, #0
 8006770:	d144      	bne.n	80067fc <I2C_IsErrorOccurred+0xe8>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8006772:	68fb      	ldr	r3, [r7, #12]
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	685a      	ldr	r2, [r3, #4]
 8006778:	2380      	movs	r3, #128	@ 0x80
 800677a:	01db      	lsls	r3, r3, #7
 800677c:	4013      	ands	r3, r2
 800677e:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8006780:	2013      	movs	r0, #19
 8006782:	183b      	adds	r3, r7, r0
 8006784:	68fa      	ldr	r2, [r7, #12]
 8006786:	2142      	movs	r1, #66	@ 0x42
 8006788:	5c52      	ldrb	r2, [r2, r1]
 800678a:	701a      	strb	r2, [r3, #0]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800678c:	68fb      	ldr	r3, [r7, #12]
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	699a      	ldr	r2, [r3, #24]
 8006792:	2380      	movs	r3, #128	@ 0x80
 8006794:	021b      	lsls	r3, r3, #8
 8006796:	401a      	ands	r2, r3
 8006798:	2380      	movs	r3, #128	@ 0x80
 800679a:	021b      	lsls	r3, r3, #8
 800679c:	429a      	cmp	r2, r3
 800679e:	d126      	bne.n	80067ee <I2C_IsErrorOccurred+0xda>
 80067a0:	697a      	ldr	r2, [r7, #20]
 80067a2:	2380      	movs	r3, #128	@ 0x80
 80067a4:	01db      	lsls	r3, r3, #7
 80067a6:	429a      	cmp	r2, r3
 80067a8:	d021      	beq.n	80067ee <I2C_IsErrorOccurred+0xda>
              (tmp1 != I2C_CR2_STOP) && \
 80067aa:	183b      	adds	r3, r7, r0
 80067ac:	781b      	ldrb	r3, [r3, #0]
 80067ae:	2b20      	cmp	r3, #32
 80067b0:	d01d      	beq.n	80067ee <I2C_IsErrorOccurred+0xda>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80067b2:	68fb      	ldr	r3, [r7, #12]
 80067b4:	681b      	ldr	r3, [r3, #0]
 80067b6:	685a      	ldr	r2, [r3, #4]
 80067b8:	68fb      	ldr	r3, [r7, #12]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	2180      	movs	r1, #128	@ 0x80
 80067be:	01c9      	lsls	r1, r1, #7
 80067c0:	430a      	orrs	r2, r1
 80067c2:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80067c4:	f7fd fc9c 	bl	8004100 <HAL_GetTick>
 80067c8:	0003      	movs	r3, r0
 80067ca:	61fb      	str	r3, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80067cc:	e00f      	b.n	80067ee <I2C_IsErrorOccurred+0xda>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80067ce:	f7fd fc97 	bl	8004100 <HAL_GetTick>
 80067d2:	0002      	movs	r2, r0
 80067d4:	69fb      	ldr	r3, [r7, #28]
 80067d6:	1ad3      	subs	r3, r2, r3
 80067d8:	2b19      	cmp	r3, #25
 80067da:	d908      	bls.n	80067ee <I2C_IsErrorOccurred+0xda>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80067dc:	6a3b      	ldr	r3, [r7, #32]
 80067de:	2220      	movs	r2, #32
 80067e0:	4313      	orrs	r3, r2
 80067e2:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80067e4:	2327      	movs	r3, #39	@ 0x27
 80067e6:	18fb      	adds	r3, r7, r3
 80067e8:	2201      	movs	r2, #1
 80067ea:	701a      	strb	r2, [r3, #0]

              break;
 80067ec:	e006      	b.n	80067fc <I2C_IsErrorOccurred+0xe8>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80067ee:	68fb      	ldr	r3, [r7, #12]
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	699b      	ldr	r3, [r3, #24]
 80067f4:	2220      	movs	r2, #32
 80067f6:	4013      	ands	r3, r2
 80067f8:	2b20      	cmp	r3, #32
 80067fa:	d1e8      	bne.n	80067ce <I2C_IsErrorOccurred+0xba>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80067fc:	68fb      	ldr	r3, [r7, #12]
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	699b      	ldr	r3, [r3, #24]
 8006802:	2220      	movs	r2, #32
 8006804:	4013      	ands	r3, r2
 8006806:	2b20      	cmp	r3, #32
 8006808:	d004      	beq.n	8006814 <I2C_IsErrorOccurred+0x100>
 800680a:	2327      	movs	r3, #39	@ 0x27
 800680c:	18fb      	adds	r3, r7, r3
 800680e:	781b      	ldrb	r3, [r3, #0]
 8006810:	2b00      	cmp	r3, #0
 8006812:	d09b      	beq.n	800674c <I2C_IsErrorOccurred+0x38>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8006814:	2327      	movs	r3, #39	@ 0x27
 8006816:	18fb      	adds	r3, r7, r3
 8006818:	781b      	ldrb	r3, [r3, #0]
 800681a:	2b00      	cmp	r3, #0
 800681c:	d103      	bne.n	8006826 <I2C_IsErrorOccurred+0x112>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800681e:	68fb      	ldr	r3, [r7, #12]
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	2220      	movs	r2, #32
 8006824:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8006826:	6a3b      	ldr	r3, [r7, #32]
 8006828:	2204      	movs	r2, #4
 800682a:	4313      	orrs	r3, r2
 800682c:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800682e:	2327      	movs	r3, #39	@ 0x27
 8006830:	18fb      	adds	r3, r7, r3
 8006832:	2201      	movs	r2, #1
 8006834:	701a      	strb	r2, [r3, #0]
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	699b      	ldr	r3, [r3, #24]
 800683c:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800683e:	69ba      	ldr	r2, [r7, #24]
 8006840:	2380      	movs	r3, #128	@ 0x80
 8006842:	005b      	lsls	r3, r3, #1
 8006844:	4013      	ands	r3, r2
 8006846:	d00c      	beq.n	8006862 <I2C_IsErrorOccurred+0x14e>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8006848:	6a3b      	ldr	r3, [r7, #32]
 800684a:	2201      	movs	r2, #1
 800684c:	4313      	orrs	r3, r2
 800684e:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8006850:	68fb      	ldr	r3, [r7, #12]
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	2280      	movs	r2, #128	@ 0x80
 8006856:	0052      	lsls	r2, r2, #1
 8006858:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800685a:	2327      	movs	r3, #39	@ 0x27
 800685c:	18fb      	adds	r3, r7, r3
 800685e:	2201      	movs	r2, #1
 8006860:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8006862:	69ba      	ldr	r2, [r7, #24]
 8006864:	2380      	movs	r3, #128	@ 0x80
 8006866:	00db      	lsls	r3, r3, #3
 8006868:	4013      	ands	r3, r2
 800686a:	d00c      	beq.n	8006886 <I2C_IsErrorOccurred+0x172>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800686c:	6a3b      	ldr	r3, [r7, #32]
 800686e:	2208      	movs	r2, #8
 8006870:	4313      	orrs	r3, r2
 8006872:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8006874:	68fb      	ldr	r3, [r7, #12]
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	2280      	movs	r2, #128	@ 0x80
 800687a:	00d2      	lsls	r2, r2, #3
 800687c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800687e:	2327      	movs	r3, #39	@ 0x27
 8006880:	18fb      	adds	r3, r7, r3
 8006882:	2201      	movs	r2, #1
 8006884:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8006886:	69ba      	ldr	r2, [r7, #24]
 8006888:	2380      	movs	r3, #128	@ 0x80
 800688a:	009b      	lsls	r3, r3, #2
 800688c:	4013      	ands	r3, r2
 800688e:	d00c      	beq.n	80068aa <I2C_IsErrorOccurred+0x196>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8006890:	6a3b      	ldr	r3, [r7, #32]
 8006892:	2202      	movs	r2, #2
 8006894:	4313      	orrs	r3, r2
 8006896:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8006898:	68fb      	ldr	r3, [r7, #12]
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	2280      	movs	r2, #128	@ 0x80
 800689e:	0092      	lsls	r2, r2, #2
 80068a0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80068a2:	2327      	movs	r3, #39	@ 0x27
 80068a4:	18fb      	adds	r3, r7, r3
 80068a6:	2201      	movs	r2, #1
 80068a8:	701a      	strb	r2, [r3, #0]
  }

  if (status != HAL_OK)
 80068aa:	2327      	movs	r3, #39	@ 0x27
 80068ac:	18fb      	adds	r3, r7, r3
 80068ae:	781b      	ldrb	r3, [r3, #0]
 80068b0:	2b00      	cmp	r3, #0
 80068b2:	d01d      	beq.n	80068f0 <I2C_IsErrorOccurred+0x1dc>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80068b4:	68fb      	ldr	r3, [r7, #12]
 80068b6:	0018      	movs	r0, r3
 80068b8:	f7ff fe28 	bl	800650c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80068bc:	68fb      	ldr	r3, [r7, #12]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	685a      	ldr	r2, [r3, #4]
 80068c2:	68fb      	ldr	r3, [r7, #12]
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	490e      	ldr	r1, [pc, #56]	@ (8006900 <I2C_IsErrorOccurred+0x1ec>)
 80068c8:	400a      	ands	r2, r1
 80068ca:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= error_code;
 80068cc:	68fb      	ldr	r3, [r7, #12]
 80068ce:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80068d0:	6a3b      	ldr	r3, [r7, #32]
 80068d2:	431a      	orrs	r2, r3
 80068d4:	68fb      	ldr	r3, [r7, #12]
 80068d6:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80068d8:	68fb      	ldr	r3, [r7, #12]
 80068da:	2241      	movs	r2, #65	@ 0x41
 80068dc:	2120      	movs	r1, #32
 80068de:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80068e0:	68fb      	ldr	r3, [r7, #12]
 80068e2:	2242      	movs	r2, #66	@ 0x42
 80068e4:	2100      	movs	r1, #0
 80068e6:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80068e8:	68fb      	ldr	r3, [r7, #12]
 80068ea:	2240      	movs	r2, #64	@ 0x40
 80068ec:	2100      	movs	r1, #0
 80068ee:	5499      	strb	r1, [r3, r2]
  }

  return status;
 80068f0:	2327      	movs	r3, #39	@ 0x27
 80068f2:	18fb      	adds	r3, r7, r3
 80068f4:	781b      	ldrb	r3, [r3, #0]
}
 80068f6:	0018      	movs	r0, r3
 80068f8:	46bd      	mov	sp, r7
 80068fa:	b00a      	add	sp, #40	@ 0x28
 80068fc:	bd80      	pop	{r7, pc}
 80068fe:	46c0      	nop			@ (mov r8, r8)
 8006900:	fe00e800 	.word	0xfe00e800

08006904 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8006904:	b590      	push	{r4, r7, lr}
 8006906:	b087      	sub	sp, #28
 8006908:	af00      	add	r7, sp, #0
 800690a:	60f8      	str	r0, [r7, #12]
 800690c:	0008      	movs	r0, r1
 800690e:	0011      	movs	r1, r2
 8006910:	607b      	str	r3, [r7, #4]
 8006912:	240a      	movs	r4, #10
 8006914:	193b      	adds	r3, r7, r4
 8006916:	1c02      	adds	r2, r0, #0
 8006918:	801a      	strh	r2, [r3, #0]
 800691a:	2009      	movs	r0, #9
 800691c:	183b      	adds	r3, r7, r0
 800691e:	1c0a      	adds	r2, r1, #0
 8006920:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8006922:	193b      	adds	r3, r7, r4
 8006924:	881b      	ldrh	r3, [r3, #0]
 8006926:	059b      	lsls	r3, r3, #22
 8006928:	0d9a      	lsrs	r2, r3, #22
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800692a:	183b      	adds	r3, r7, r0
 800692c:	781b      	ldrb	r3, [r3, #0]
 800692e:	0419      	lsls	r1, r3, #16
 8006930:	23ff      	movs	r3, #255	@ 0xff
 8006932:	041b      	lsls	r3, r3, #16
 8006934:	400b      	ands	r3, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8006936:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800693c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800693e:	4313      	orrs	r3, r2
 8006940:	005b      	lsls	r3, r3, #1
 8006942:	085b      	lsrs	r3, r3, #1
 8006944:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8006946:	68fb      	ldr	r3, [r7, #12]
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	685b      	ldr	r3, [r3, #4]
 800694c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800694e:	0d51      	lsrs	r1, r2, #21
 8006950:	2280      	movs	r2, #128	@ 0x80
 8006952:	00d2      	lsls	r2, r2, #3
 8006954:	400a      	ands	r2, r1
 8006956:	4907      	ldr	r1, [pc, #28]	@ (8006974 <I2C_TransferConfig+0x70>)
 8006958:	430a      	orrs	r2, r1
 800695a:	43d2      	mvns	r2, r2
 800695c:	401a      	ands	r2, r3
 800695e:	0011      	movs	r1, r2
 8006960:	68fb      	ldr	r3, [r7, #12]
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	697a      	ldr	r2, [r7, #20]
 8006966:	430a      	orrs	r2, r1
 8006968:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800696a:	46c0      	nop			@ (mov r8, r8)
 800696c:	46bd      	mov	sp, r7
 800696e:	b007      	add	sp, #28
 8006970:	bd90      	pop	{r4, r7, pc}
 8006972:	46c0      	nop			@ (mov r8, r8)
 8006974:	03ff63ff 	.word	0x03ff63ff

08006978 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8006978:	b580      	push	{r7, lr}
 800697a:	b082      	sub	sp, #8
 800697c:	af00      	add	r7, sp, #0
 800697e:	6078      	str	r0, [r7, #4]
 8006980:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	2241      	movs	r2, #65	@ 0x41
 8006986:	5c9b      	ldrb	r3, [r3, r2]
 8006988:	b2db      	uxtb	r3, r3
 800698a:	2b20      	cmp	r3, #32
 800698c:	d138      	bne.n	8006a00 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	2240      	movs	r2, #64	@ 0x40
 8006992:	5c9b      	ldrb	r3, [r3, r2]
 8006994:	2b01      	cmp	r3, #1
 8006996:	d101      	bne.n	800699c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8006998:	2302      	movs	r3, #2
 800699a:	e032      	b.n	8006a02 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	2240      	movs	r2, #64	@ 0x40
 80069a0:	2101      	movs	r1, #1
 80069a2:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	2241      	movs	r2, #65	@ 0x41
 80069a8:	2124      	movs	r1, #36	@ 0x24
 80069aa:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	681a      	ldr	r2, [r3, #0]
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	2101      	movs	r1, #1
 80069b8:	438a      	bics	r2, r1
 80069ba:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	681a      	ldr	r2, [r3, #0]
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	4911      	ldr	r1, [pc, #68]	@ (8006a0c <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 80069c8:	400a      	ands	r2, r1
 80069ca:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	6819      	ldr	r1, [r3, #0]
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	683a      	ldr	r2, [r7, #0]
 80069d8:	430a      	orrs	r2, r1
 80069da:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	681a      	ldr	r2, [r3, #0]
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	681b      	ldr	r3, [r3, #0]
 80069e6:	2101      	movs	r1, #1
 80069e8:	430a      	orrs	r2, r1
 80069ea:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	2241      	movs	r2, #65	@ 0x41
 80069f0:	2120      	movs	r1, #32
 80069f2:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	2240      	movs	r2, #64	@ 0x40
 80069f8:	2100      	movs	r1, #0
 80069fa:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80069fc:	2300      	movs	r3, #0
 80069fe:	e000      	b.n	8006a02 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8006a00:	2302      	movs	r3, #2
  }
}
 8006a02:	0018      	movs	r0, r3
 8006a04:	46bd      	mov	sp, r7
 8006a06:	b002      	add	sp, #8
 8006a08:	bd80      	pop	{r7, pc}
 8006a0a:	46c0      	nop			@ (mov r8, r8)
 8006a0c:	ffffefff 	.word	0xffffefff

08006a10 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8006a10:	b580      	push	{r7, lr}
 8006a12:	b084      	sub	sp, #16
 8006a14:	af00      	add	r7, sp, #0
 8006a16:	6078      	str	r0, [r7, #4]
 8006a18:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	2241      	movs	r2, #65	@ 0x41
 8006a1e:	5c9b      	ldrb	r3, [r3, r2]
 8006a20:	b2db      	uxtb	r3, r3
 8006a22:	2b20      	cmp	r3, #32
 8006a24:	d139      	bne.n	8006a9a <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	2240      	movs	r2, #64	@ 0x40
 8006a2a:	5c9b      	ldrb	r3, [r3, r2]
 8006a2c:	2b01      	cmp	r3, #1
 8006a2e:	d101      	bne.n	8006a34 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8006a30:	2302      	movs	r3, #2
 8006a32:	e033      	b.n	8006a9c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	2240      	movs	r2, #64	@ 0x40
 8006a38:	2101      	movs	r1, #1
 8006a3a:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	2241      	movs	r2, #65	@ 0x41
 8006a40:	2124      	movs	r1, #36	@ 0x24
 8006a42:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	681a      	ldr	r2, [r3, #0]
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	2101      	movs	r1, #1
 8006a50:	438a      	bics	r2, r1
 8006a52:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8006a5c:	68fb      	ldr	r3, [r7, #12]
 8006a5e:	4a11      	ldr	r2, [pc, #68]	@ (8006aa4 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8006a60:	4013      	ands	r3, r2
 8006a62:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8006a64:	683b      	ldr	r3, [r7, #0]
 8006a66:	021b      	lsls	r3, r3, #8
 8006a68:	68fa      	ldr	r2, [r7, #12]
 8006a6a:	4313      	orrs	r3, r2
 8006a6c:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	68fa      	ldr	r2, [r7, #12]
 8006a74:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	681a      	ldr	r2, [r3, #0]
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	2101      	movs	r1, #1
 8006a82:	430a      	orrs	r2, r1
 8006a84:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	2241      	movs	r2, #65	@ 0x41
 8006a8a:	2120      	movs	r1, #32
 8006a8c:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	2240      	movs	r2, #64	@ 0x40
 8006a92:	2100      	movs	r1, #0
 8006a94:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8006a96:	2300      	movs	r3, #0
 8006a98:	e000      	b.n	8006a9c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8006a9a:	2302      	movs	r3, #2
  }
}
 8006a9c:	0018      	movs	r0, r3
 8006a9e:	46bd      	mov	sp, r7
 8006aa0:	b004      	add	sp, #16
 8006aa2:	bd80      	pop	{r7, pc}
 8006aa4:	fffff0ff 	.word	0xfffff0ff

08006aa8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8006aa8:	b580      	push	{r7, lr}
 8006aaa:	b084      	sub	sp, #16
 8006aac:	af00      	add	r7, sp, #0
 8006aae:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8006ab0:	4b19      	ldr	r3, [pc, #100]	@ (8006b18 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	4a19      	ldr	r2, [pc, #100]	@ (8006b1c <HAL_PWREx_ControlVoltageScaling+0x74>)
 8006ab6:	4013      	ands	r3, r2
 8006ab8:	0019      	movs	r1, r3
 8006aba:	4b17      	ldr	r3, [pc, #92]	@ (8006b18 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8006abc:	687a      	ldr	r2, [r7, #4]
 8006abe:	430a      	orrs	r2, r1
 8006ac0:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8006ac2:	687a      	ldr	r2, [r7, #4]
 8006ac4:	2380      	movs	r3, #128	@ 0x80
 8006ac6:	009b      	lsls	r3, r3, #2
 8006ac8:	429a      	cmp	r2, r3
 8006aca:	d11f      	bne.n	8006b0c <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8006acc:	4b14      	ldr	r3, [pc, #80]	@ (8006b20 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8006ace:	681a      	ldr	r2, [r3, #0]
 8006ad0:	0013      	movs	r3, r2
 8006ad2:	005b      	lsls	r3, r3, #1
 8006ad4:	189b      	adds	r3, r3, r2
 8006ad6:	005b      	lsls	r3, r3, #1
 8006ad8:	4912      	ldr	r1, [pc, #72]	@ (8006b24 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8006ada:	0018      	movs	r0, r3
 8006adc:	f7f9 fb14 	bl	8000108 <__udivsi3>
 8006ae0:	0003      	movs	r3, r0
 8006ae2:	3301      	adds	r3, #1
 8006ae4:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8006ae6:	e008      	b.n	8006afa <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8006ae8:	68fb      	ldr	r3, [r7, #12]
 8006aea:	2b00      	cmp	r3, #0
 8006aec:	d003      	beq.n	8006af6 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8006aee:	68fb      	ldr	r3, [r7, #12]
 8006af0:	3b01      	subs	r3, #1
 8006af2:	60fb      	str	r3, [r7, #12]
 8006af4:	e001      	b.n	8006afa <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8006af6:	2303      	movs	r3, #3
 8006af8:	e009      	b.n	8006b0e <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8006afa:	4b07      	ldr	r3, [pc, #28]	@ (8006b18 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8006afc:	695a      	ldr	r2, [r3, #20]
 8006afe:	2380      	movs	r3, #128	@ 0x80
 8006b00:	00db      	lsls	r3, r3, #3
 8006b02:	401a      	ands	r2, r3
 8006b04:	2380      	movs	r3, #128	@ 0x80
 8006b06:	00db      	lsls	r3, r3, #3
 8006b08:	429a      	cmp	r2, r3
 8006b0a:	d0ed      	beq.n	8006ae8 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8006b0c:	2300      	movs	r3, #0
}
 8006b0e:	0018      	movs	r0, r3
 8006b10:	46bd      	mov	sp, r7
 8006b12:	b004      	add	sp, #16
 8006b14:	bd80      	pop	{r7, pc}
 8006b16:	46c0      	nop			@ (mov r8, r8)
 8006b18:	40007000 	.word	0x40007000
 8006b1c:	fffff9ff 	.word	0xfffff9ff
 8006b20:	20000000 	.word	0x20000000
 8006b24:	000f4240 	.word	0x000f4240

08006b28 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006b28:	b580      	push	{r7, lr}
 8006b2a:	b088      	sub	sp, #32
 8006b2c:	af00      	add	r7, sp, #0
 8006b2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	2b00      	cmp	r3, #0
 8006b34:	d102      	bne.n	8006b3c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8006b36:	2301      	movs	r3, #1
 8006b38:	f000 fb50 	bl	80071dc <HAL_RCC_OscConfig+0x6b4>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	2201      	movs	r2, #1
 8006b42:	4013      	ands	r3, r2
 8006b44:	d100      	bne.n	8006b48 <HAL_RCC_OscConfig+0x20>
 8006b46:	e07c      	b.n	8006c42 <HAL_RCC_OscConfig+0x11a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006b48:	4bc3      	ldr	r3, [pc, #780]	@ (8006e58 <HAL_RCC_OscConfig+0x330>)
 8006b4a:	689b      	ldr	r3, [r3, #8]
 8006b4c:	2238      	movs	r2, #56	@ 0x38
 8006b4e:	4013      	ands	r3, r2
 8006b50:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006b52:	4bc1      	ldr	r3, [pc, #772]	@ (8006e58 <HAL_RCC_OscConfig+0x330>)
 8006b54:	68db      	ldr	r3, [r3, #12]
 8006b56:	2203      	movs	r2, #3
 8006b58:	4013      	ands	r3, r2
 8006b5a:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8006b5c:	69bb      	ldr	r3, [r7, #24]
 8006b5e:	2b10      	cmp	r3, #16
 8006b60:	d102      	bne.n	8006b68 <HAL_RCC_OscConfig+0x40>
 8006b62:	697b      	ldr	r3, [r7, #20]
 8006b64:	2b03      	cmp	r3, #3
 8006b66:	d002      	beq.n	8006b6e <HAL_RCC_OscConfig+0x46>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8006b68:	69bb      	ldr	r3, [r7, #24]
 8006b6a:	2b08      	cmp	r3, #8
 8006b6c:	d10b      	bne.n	8006b86 <HAL_RCC_OscConfig+0x5e>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006b6e:	4bba      	ldr	r3, [pc, #744]	@ (8006e58 <HAL_RCC_OscConfig+0x330>)
 8006b70:	681a      	ldr	r2, [r3, #0]
 8006b72:	2380      	movs	r3, #128	@ 0x80
 8006b74:	029b      	lsls	r3, r3, #10
 8006b76:	4013      	ands	r3, r2
 8006b78:	d062      	beq.n	8006c40 <HAL_RCC_OscConfig+0x118>
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	685b      	ldr	r3, [r3, #4]
 8006b7e:	2b00      	cmp	r3, #0
 8006b80:	d15e      	bne.n	8006c40 <HAL_RCC_OscConfig+0x118>
      {
        return HAL_ERROR;
 8006b82:	2301      	movs	r3, #1
 8006b84:	e32a      	b.n	80071dc <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	685a      	ldr	r2, [r3, #4]
 8006b8a:	2380      	movs	r3, #128	@ 0x80
 8006b8c:	025b      	lsls	r3, r3, #9
 8006b8e:	429a      	cmp	r2, r3
 8006b90:	d107      	bne.n	8006ba2 <HAL_RCC_OscConfig+0x7a>
 8006b92:	4bb1      	ldr	r3, [pc, #708]	@ (8006e58 <HAL_RCC_OscConfig+0x330>)
 8006b94:	681a      	ldr	r2, [r3, #0]
 8006b96:	4bb0      	ldr	r3, [pc, #704]	@ (8006e58 <HAL_RCC_OscConfig+0x330>)
 8006b98:	2180      	movs	r1, #128	@ 0x80
 8006b9a:	0249      	lsls	r1, r1, #9
 8006b9c:	430a      	orrs	r2, r1
 8006b9e:	601a      	str	r2, [r3, #0]
 8006ba0:	e020      	b.n	8006be4 <HAL_RCC_OscConfig+0xbc>
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	685a      	ldr	r2, [r3, #4]
 8006ba6:	23a0      	movs	r3, #160	@ 0xa0
 8006ba8:	02db      	lsls	r3, r3, #11
 8006baa:	429a      	cmp	r2, r3
 8006bac:	d10e      	bne.n	8006bcc <HAL_RCC_OscConfig+0xa4>
 8006bae:	4baa      	ldr	r3, [pc, #680]	@ (8006e58 <HAL_RCC_OscConfig+0x330>)
 8006bb0:	681a      	ldr	r2, [r3, #0]
 8006bb2:	4ba9      	ldr	r3, [pc, #676]	@ (8006e58 <HAL_RCC_OscConfig+0x330>)
 8006bb4:	2180      	movs	r1, #128	@ 0x80
 8006bb6:	02c9      	lsls	r1, r1, #11
 8006bb8:	430a      	orrs	r2, r1
 8006bba:	601a      	str	r2, [r3, #0]
 8006bbc:	4ba6      	ldr	r3, [pc, #664]	@ (8006e58 <HAL_RCC_OscConfig+0x330>)
 8006bbe:	681a      	ldr	r2, [r3, #0]
 8006bc0:	4ba5      	ldr	r3, [pc, #660]	@ (8006e58 <HAL_RCC_OscConfig+0x330>)
 8006bc2:	2180      	movs	r1, #128	@ 0x80
 8006bc4:	0249      	lsls	r1, r1, #9
 8006bc6:	430a      	orrs	r2, r1
 8006bc8:	601a      	str	r2, [r3, #0]
 8006bca:	e00b      	b.n	8006be4 <HAL_RCC_OscConfig+0xbc>
 8006bcc:	4ba2      	ldr	r3, [pc, #648]	@ (8006e58 <HAL_RCC_OscConfig+0x330>)
 8006bce:	681a      	ldr	r2, [r3, #0]
 8006bd0:	4ba1      	ldr	r3, [pc, #644]	@ (8006e58 <HAL_RCC_OscConfig+0x330>)
 8006bd2:	49a2      	ldr	r1, [pc, #648]	@ (8006e5c <HAL_RCC_OscConfig+0x334>)
 8006bd4:	400a      	ands	r2, r1
 8006bd6:	601a      	str	r2, [r3, #0]
 8006bd8:	4b9f      	ldr	r3, [pc, #636]	@ (8006e58 <HAL_RCC_OscConfig+0x330>)
 8006bda:	681a      	ldr	r2, [r3, #0]
 8006bdc:	4b9e      	ldr	r3, [pc, #632]	@ (8006e58 <HAL_RCC_OscConfig+0x330>)
 8006bde:	49a0      	ldr	r1, [pc, #640]	@ (8006e60 <HAL_RCC_OscConfig+0x338>)
 8006be0:	400a      	ands	r2, r1
 8006be2:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	685b      	ldr	r3, [r3, #4]
 8006be8:	2b00      	cmp	r3, #0
 8006bea:	d014      	beq.n	8006c16 <HAL_RCC_OscConfig+0xee>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006bec:	f7fd fa88 	bl	8004100 <HAL_GetTick>
 8006bf0:	0003      	movs	r3, r0
 8006bf2:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006bf4:	e008      	b.n	8006c08 <HAL_RCC_OscConfig+0xe0>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006bf6:	f7fd fa83 	bl	8004100 <HAL_GetTick>
 8006bfa:	0002      	movs	r2, r0
 8006bfc:	693b      	ldr	r3, [r7, #16]
 8006bfe:	1ad3      	subs	r3, r2, r3
 8006c00:	2b64      	cmp	r3, #100	@ 0x64
 8006c02:	d901      	bls.n	8006c08 <HAL_RCC_OscConfig+0xe0>
          {
            return HAL_TIMEOUT;
 8006c04:	2303      	movs	r3, #3
 8006c06:	e2e9      	b.n	80071dc <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006c08:	4b93      	ldr	r3, [pc, #588]	@ (8006e58 <HAL_RCC_OscConfig+0x330>)
 8006c0a:	681a      	ldr	r2, [r3, #0]
 8006c0c:	2380      	movs	r3, #128	@ 0x80
 8006c0e:	029b      	lsls	r3, r3, #10
 8006c10:	4013      	ands	r3, r2
 8006c12:	d0f0      	beq.n	8006bf6 <HAL_RCC_OscConfig+0xce>
 8006c14:	e015      	b.n	8006c42 <HAL_RCC_OscConfig+0x11a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006c16:	f7fd fa73 	bl	8004100 <HAL_GetTick>
 8006c1a:	0003      	movs	r3, r0
 8006c1c:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006c1e:	e008      	b.n	8006c32 <HAL_RCC_OscConfig+0x10a>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006c20:	f7fd fa6e 	bl	8004100 <HAL_GetTick>
 8006c24:	0002      	movs	r2, r0
 8006c26:	693b      	ldr	r3, [r7, #16]
 8006c28:	1ad3      	subs	r3, r2, r3
 8006c2a:	2b64      	cmp	r3, #100	@ 0x64
 8006c2c:	d901      	bls.n	8006c32 <HAL_RCC_OscConfig+0x10a>
          {
            return HAL_TIMEOUT;
 8006c2e:	2303      	movs	r3, #3
 8006c30:	e2d4      	b.n	80071dc <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006c32:	4b89      	ldr	r3, [pc, #548]	@ (8006e58 <HAL_RCC_OscConfig+0x330>)
 8006c34:	681a      	ldr	r2, [r3, #0]
 8006c36:	2380      	movs	r3, #128	@ 0x80
 8006c38:	029b      	lsls	r3, r3, #10
 8006c3a:	4013      	ands	r3, r2
 8006c3c:	d1f0      	bne.n	8006c20 <HAL_RCC_OscConfig+0xf8>
 8006c3e:	e000      	b.n	8006c42 <HAL_RCC_OscConfig+0x11a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006c40:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	2202      	movs	r2, #2
 8006c48:	4013      	ands	r3, r2
 8006c4a:	d100      	bne.n	8006c4e <HAL_RCC_OscConfig+0x126>
 8006c4c:	e099      	b.n	8006d82 <HAL_RCC_OscConfig+0x25a>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006c4e:	4b82      	ldr	r3, [pc, #520]	@ (8006e58 <HAL_RCC_OscConfig+0x330>)
 8006c50:	689b      	ldr	r3, [r3, #8]
 8006c52:	2238      	movs	r2, #56	@ 0x38
 8006c54:	4013      	ands	r3, r2
 8006c56:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006c58:	4b7f      	ldr	r3, [pc, #508]	@ (8006e58 <HAL_RCC_OscConfig+0x330>)
 8006c5a:	68db      	ldr	r3, [r3, #12]
 8006c5c:	2203      	movs	r2, #3
 8006c5e:	4013      	ands	r3, r2
 8006c60:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8006c62:	69bb      	ldr	r3, [r7, #24]
 8006c64:	2b10      	cmp	r3, #16
 8006c66:	d102      	bne.n	8006c6e <HAL_RCC_OscConfig+0x146>
 8006c68:	697b      	ldr	r3, [r7, #20]
 8006c6a:	2b02      	cmp	r3, #2
 8006c6c:	d002      	beq.n	8006c74 <HAL_RCC_OscConfig+0x14c>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8006c6e:	69bb      	ldr	r3, [r7, #24]
 8006c70:	2b00      	cmp	r3, #0
 8006c72:	d135      	bne.n	8006ce0 <HAL_RCC_OscConfig+0x1b8>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006c74:	4b78      	ldr	r3, [pc, #480]	@ (8006e58 <HAL_RCC_OscConfig+0x330>)
 8006c76:	681a      	ldr	r2, [r3, #0]
 8006c78:	2380      	movs	r3, #128	@ 0x80
 8006c7a:	00db      	lsls	r3, r3, #3
 8006c7c:	4013      	ands	r3, r2
 8006c7e:	d005      	beq.n	8006c8c <HAL_RCC_OscConfig+0x164>
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	68db      	ldr	r3, [r3, #12]
 8006c84:	2b00      	cmp	r3, #0
 8006c86:	d101      	bne.n	8006c8c <HAL_RCC_OscConfig+0x164>
      {
        return HAL_ERROR;
 8006c88:	2301      	movs	r3, #1
 8006c8a:	e2a7      	b.n	80071dc <HAL_RCC_OscConfig+0x6b4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006c8c:	4b72      	ldr	r3, [pc, #456]	@ (8006e58 <HAL_RCC_OscConfig+0x330>)
 8006c8e:	685b      	ldr	r3, [r3, #4]
 8006c90:	4a74      	ldr	r2, [pc, #464]	@ (8006e64 <HAL_RCC_OscConfig+0x33c>)
 8006c92:	4013      	ands	r3, r2
 8006c94:	0019      	movs	r1, r3
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	695b      	ldr	r3, [r3, #20]
 8006c9a:	021a      	lsls	r2, r3, #8
 8006c9c:	4b6e      	ldr	r3, [pc, #440]	@ (8006e58 <HAL_RCC_OscConfig+0x330>)
 8006c9e:	430a      	orrs	r2, r1
 8006ca0:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8006ca2:	69bb      	ldr	r3, [r7, #24]
 8006ca4:	2b00      	cmp	r3, #0
 8006ca6:	d112      	bne.n	8006cce <HAL_RCC_OscConfig+0x1a6>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8006ca8:	4b6b      	ldr	r3, [pc, #428]	@ (8006e58 <HAL_RCC_OscConfig+0x330>)
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	4a6e      	ldr	r2, [pc, #440]	@ (8006e68 <HAL_RCC_OscConfig+0x340>)
 8006cae:	4013      	ands	r3, r2
 8006cb0:	0019      	movs	r1, r3
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	691a      	ldr	r2, [r3, #16]
 8006cb6:	4b68      	ldr	r3, [pc, #416]	@ (8006e58 <HAL_RCC_OscConfig+0x330>)
 8006cb8:	430a      	orrs	r2, r1
 8006cba:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8006cbc:	4b66      	ldr	r3, [pc, #408]	@ (8006e58 <HAL_RCC_OscConfig+0x330>)
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	0adb      	lsrs	r3, r3, #11
 8006cc2:	2207      	movs	r2, #7
 8006cc4:	4013      	ands	r3, r2
 8006cc6:	4a69      	ldr	r2, [pc, #420]	@ (8006e6c <HAL_RCC_OscConfig+0x344>)
 8006cc8:	40da      	lsrs	r2, r3
 8006cca:	4b69      	ldr	r3, [pc, #420]	@ (8006e70 <HAL_RCC_OscConfig+0x348>)
 8006ccc:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8006cce:	4b69      	ldr	r3, [pc, #420]	@ (8006e74 <HAL_RCC_OscConfig+0x34c>)
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	0018      	movs	r0, r3
 8006cd4:	f7fd f9b8 	bl	8004048 <HAL_InitTick>
 8006cd8:	1e03      	subs	r3, r0, #0
 8006cda:	d051      	beq.n	8006d80 <HAL_RCC_OscConfig+0x258>
        {
          return HAL_ERROR;
 8006cdc:	2301      	movs	r3, #1
 8006cde:	e27d      	b.n	80071dc <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	68db      	ldr	r3, [r3, #12]
 8006ce4:	2b00      	cmp	r3, #0
 8006ce6:	d030      	beq.n	8006d4a <HAL_RCC_OscConfig+0x222>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8006ce8:	4b5b      	ldr	r3, [pc, #364]	@ (8006e58 <HAL_RCC_OscConfig+0x330>)
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	4a5e      	ldr	r2, [pc, #376]	@ (8006e68 <HAL_RCC_OscConfig+0x340>)
 8006cee:	4013      	ands	r3, r2
 8006cf0:	0019      	movs	r1, r3
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	691a      	ldr	r2, [r3, #16]
 8006cf6:	4b58      	ldr	r3, [pc, #352]	@ (8006e58 <HAL_RCC_OscConfig+0x330>)
 8006cf8:	430a      	orrs	r2, r1
 8006cfa:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8006cfc:	4b56      	ldr	r3, [pc, #344]	@ (8006e58 <HAL_RCC_OscConfig+0x330>)
 8006cfe:	681a      	ldr	r2, [r3, #0]
 8006d00:	4b55      	ldr	r3, [pc, #340]	@ (8006e58 <HAL_RCC_OscConfig+0x330>)
 8006d02:	2180      	movs	r1, #128	@ 0x80
 8006d04:	0049      	lsls	r1, r1, #1
 8006d06:	430a      	orrs	r2, r1
 8006d08:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006d0a:	f7fd f9f9 	bl	8004100 <HAL_GetTick>
 8006d0e:	0003      	movs	r3, r0
 8006d10:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006d12:	e008      	b.n	8006d26 <HAL_RCC_OscConfig+0x1fe>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006d14:	f7fd f9f4 	bl	8004100 <HAL_GetTick>
 8006d18:	0002      	movs	r2, r0
 8006d1a:	693b      	ldr	r3, [r7, #16]
 8006d1c:	1ad3      	subs	r3, r2, r3
 8006d1e:	2b02      	cmp	r3, #2
 8006d20:	d901      	bls.n	8006d26 <HAL_RCC_OscConfig+0x1fe>
          {
            return HAL_TIMEOUT;
 8006d22:	2303      	movs	r3, #3
 8006d24:	e25a      	b.n	80071dc <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006d26:	4b4c      	ldr	r3, [pc, #304]	@ (8006e58 <HAL_RCC_OscConfig+0x330>)
 8006d28:	681a      	ldr	r2, [r3, #0]
 8006d2a:	2380      	movs	r3, #128	@ 0x80
 8006d2c:	00db      	lsls	r3, r3, #3
 8006d2e:	4013      	ands	r3, r2
 8006d30:	d0f0      	beq.n	8006d14 <HAL_RCC_OscConfig+0x1ec>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006d32:	4b49      	ldr	r3, [pc, #292]	@ (8006e58 <HAL_RCC_OscConfig+0x330>)
 8006d34:	685b      	ldr	r3, [r3, #4]
 8006d36:	4a4b      	ldr	r2, [pc, #300]	@ (8006e64 <HAL_RCC_OscConfig+0x33c>)
 8006d38:	4013      	ands	r3, r2
 8006d3a:	0019      	movs	r1, r3
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	695b      	ldr	r3, [r3, #20]
 8006d40:	021a      	lsls	r2, r3, #8
 8006d42:	4b45      	ldr	r3, [pc, #276]	@ (8006e58 <HAL_RCC_OscConfig+0x330>)
 8006d44:	430a      	orrs	r2, r1
 8006d46:	605a      	str	r2, [r3, #4]
 8006d48:	e01b      	b.n	8006d82 <HAL_RCC_OscConfig+0x25a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8006d4a:	4b43      	ldr	r3, [pc, #268]	@ (8006e58 <HAL_RCC_OscConfig+0x330>)
 8006d4c:	681a      	ldr	r2, [r3, #0]
 8006d4e:	4b42      	ldr	r3, [pc, #264]	@ (8006e58 <HAL_RCC_OscConfig+0x330>)
 8006d50:	4949      	ldr	r1, [pc, #292]	@ (8006e78 <HAL_RCC_OscConfig+0x350>)
 8006d52:	400a      	ands	r2, r1
 8006d54:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006d56:	f7fd f9d3 	bl	8004100 <HAL_GetTick>
 8006d5a:	0003      	movs	r3, r0
 8006d5c:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006d5e:	e008      	b.n	8006d72 <HAL_RCC_OscConfig+0x24a>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006d60:	f7fd f9ce 	bl	8004100 <HAL_GetTick>
 8006d64:	0002      	movs	r2, r0
 8006d66:	693b      	ldr	r3, [r7, #16]
 8006d68:	1ad3      	subs	r3, r2, r3
 8006d6a:	2b02      	cmp	r3, #2
 8006d6c:	d901      	bls.n	8006d72 <HAL_RCC_OscConfig+0x24a>
          {
            return HAL_TIMEOUT;
 8006d6e:	2303      	movs	r3, #3
 8006d70:	e234      	b.n	80071dc <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006d72:	4b39      	ldr	r3, [pc, #228]	@ (8006e58 <HAL_RCC_OscConfig+0x330>)
 8006d74:	681a      	ldr	r2, [r3, #0]
 8006d76:	2380      	movs	r3, #128	@ 0x80
 8006d78:	00db      	lsls	r3, r3, #3
 8006d7a:	4013      	ands	r3, r2
 8006d7c:	d1f0      	bne.n	8006d60 <HAL_RCC_OscConfig+0x238>
 8006d7e:	e000      	b.n	8006d82 <HAL_RCC_OscConfig+0x25a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006d80:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	681b      	ldr	r3, [r3, #0]
 8006d86:	2208      	movs	r2, #8
 8006d88:	4013      	ands	r3, r2
 8006d8a:	d047      	beq.n	8006e1c <HAL_RCC_OscConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8006d8c:	4b32      	ldr	r3, [pc, #200]	@ (8006e58 <HAL_RCC_OscConfig+0x330>)
 8006d8e:	689b      	ldr	r3, [r3, #8]
 8006d90:	2238      	movs	r2, #56	@ 0x38
 8006d92:	4013      	ands	r3, r2
 8006d94:	2b18      	cmp	r3, #24
 8006d96:	d10a      	bne.n	8006dae <HAL_RCC_OscConfig+0x286>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8006d98:	4b2f      	ldr	r3, [pc, #188]	@ (8006e58 <HAL_RCC_OscConfig+0x330>)
 8006d9a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006d9c:	2202      	movs	r2, #2
 8006d9e:	4013      	ands	r3, r2
 8006da0:	d03c      	beq.n	8006e1c <HAL_RCC_OscConfig+0x2f4>
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	699b      	ldr	r3, [r3, #24]
 8006da6:	2b00      	cmp	r3, #0
 8006da8:	d138      	bne.n	8006e1c <HAL_RCC_OscConfig+0x2f4>
      {
        return HAL_ERROR;
 8006daa:	2301      	movs	r3, #1
 8006dac:	e216      	b.n	80071dc <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	699b      	ldr	r3, [r3, #24]
 8006db2:	2b00      	cmp	r3, #0
 8006db4:	d019      	beq.n	8006dea <HAL_RCC_OscConfig+0x2c2>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8006db6:	4b28      	ldr	r3, [pc, #160]	@ (8006e58 <HAL_RCC_OscConfig+0x330>)
 8006db8:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8006dba:	4b27      	ldr	r3, [pc, #156]	@ (8006e58 <HAL_RCC_OscConfig+0x330>)
 8006dbc:	2101      	movs	r1, #1
 8006dbe:	430a      	orrs	r2, r1
 8006dc0:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006dc2:	f7fd f99d 	bl	8004100 <HAL_GetTick>
 8006dc6:	0003      	movs	r3, r0
 8006dc8:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006dca:	e008      	b.n	8006dde <HAL_RCC_OscConfig+0x2b6>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006dcc:	f7fd f998 	bl	8004100 <HAL_GetTick>
 8006dd0:	0002      	movs	r2, r0
 8006dd2:	693b      	ldr	r3, [r7, #16]
 8006dd4:	1ad3      	subs	r3, r2, r3
 8006dd6:	2b02      	cmp	r3, #2
 8006dd8:	d901      	bls.n	8006dde <HAL_RCC_OscConfig+0x2b6>
          {
            return HAL_TIMEOUT;
 8006dda:	2303      	movs	r3, #3
 8006ddc:	e1fe      	b.n	80071dc <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006dde:	4b1e      	ldr	r3, [pc, #120]	@ (8006e58 <HAL_RCC_OscConfig+0x330>)
 8006de0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006de2:	2202      	movs	r2, #2
 8006de4:	4013      	ands	r3, r2
 8006de6:	d0f1      	beq.n	8006dcc <HAL_RCC_OscConfig+0x2a4>
 8006de8:	e018      	b.n	8006e1c <HAL_RCC_OscConfig+0x2f4>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8006dea:	4b1b      	ldr	r3, [pc, #108]	@ (8006e58 <HAL_RCC_OscConfig+0x330>)
 8006dec:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8006dee:	4b1a      	ldr	r3, [pc, #104]	@ (8006e58 <HAL_RCC_OscConfig+0x330>)
 8006df0:	2101      	movs	r1, #1
 8006df2:	438a      	bics	r2, r1
 8006df4:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006df6:	f7fd f983 	bl	8004100 <HAL_GetTick>
 8006dfa:	0003      	movs	r3, r0
 8006dfc:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006dfe:	e008      	b.n	8006e12 <HAL_RCC_OscConfig+0x2ea>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006e00:	f7fd f97e 	bl	8004100 <HAL_GetTick>
 8006e04:	0002      	movs	r2, r0
 8006e06:	693b      	ldr	r3, [r7, #16]
 8006e08:	1ad3      	subs	r3, r2, r3
 8006e0a:	2b02      	cmp	r3, #2
 8006e0c:	d901      	bls.n	8006e12 <HAL_RCC_OscConfig+0x2ea>
          {
            return HAL_TIMEOUT;
 8006e0e:	2303      	movs	r3, #3
 8006e10:	e1e4      	b.n	80071dc <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006e12:	4b11      	ldr	r3, [pc, #68]	@ (8006e58 <HAL_RCC_OscConfig+0x330>)
 8006e14:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006e16:	2202      	movs	r2, #2
 8006e18:	4013      	ands	r3, r2
 8006e1a:	d1f1      	bne.n	8006e00 <HAL_RCC_OscConfig+0x2d8>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	2204      	movs	r2, #4
 8006e22:	4013      	ands	r3, r2
 8006e24:	d100      	bne.n	8006e28 <HAL_RCC_OscConfig+0x300>
 8006e26:	e0c7      	b.n	8006fb8 <HAL_RCC_OscConfig+0x490>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006e28:	231f      	movs	r3, #31
 8006e2a:	18fb      	adds	r3, r7, r3
 8006e2c:	2200      	movs	r2, #0
 8006e2e:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8006e30:	4b09      	ldr	r3, [pc, #36]	@ (8006e58 <HAL_RCC_OscConfig+0x330>)
 8006e32:	689b      	ldr	r3, [r3, #8]
 8006e34:	2238      	movs	r2, #56	@ 0x38
 8006e36:	4013      	ands	r3, r2
 8006e38:	2b20      	cmp	r3, #32
 8006e3a:	d11f      	bne.n	8006e7c <HAL_RCC_OscConfig+0x354>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8006e3c:	4b06      	ldr	r3, [pc, #24]	@ (8006e58 <HAL_RCC_OscConfig+0x330>)
 8006e3e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006e40:	2202      	movs	r2, #2
 8006e42:	4013      	ands	r3, r2
 8006e44:	d100      	bne.n	8006e48 <HAL_RCC_OscConfig+0x320>
 8006e46:	e0b7      	b.n	8006fb8 <HAL_RCC_OscConfig+0x490>
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	689b      	ldr	r3, [r3, #8]
 8006e4c:	2b00      	cmp	r3, #0
 8006e4e:	d000      	beq.n	8006e52 <HAL_RCC_OscConfig+0x32a>
 8006e50:	e0b2      	b.n	8006fb8 <HAL_RCC_OscConfig+0x490>
      {
        return HAL_ERROR;
 8006e52:	2301      	movs	r3, #1
 8006e54:	e1c2      	b.n	80071dc <HAL_RCC_OscConfig+0x6b4>
 8006e56:	46c0      	nop			@ (mov r8, r8)
 8006e58:	40021000 	.word	0x40021000
 8006e5c:	fffeffff 	.word	0xfffeffff
 8006e60:	fffbffff 	.word	0xfffbffff
 8006e64:	ffff80ff 	.word	0xffff80ff
 8006e68:	ffffc7ff 	.word	0xffffc7ff
 8006e6c:	00f42400 	.word	0x00f42400
 8006e70:	20000000 	.word	0x20000000
 8006e74:	20000004 	.word	0x20000004
 8006e78:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8006e7c:	4bb5      	ldr	r3, [pc, #724]	@ (8007154 <HAL_RCC_OscConfig+0x62c>)
 8006e7e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006e80:	2380      	movs	r3, #128	@ 0x80
 8006e82:	055b      	lsls	r3, r3, #21
 8006e84:	4013      	ands	r3, r2
 8006e86:	d101      	bne.n	8006e8c <HAL_RCC_OscConfig+0x364>
 8006e88:	2301      	movs	r3, #1
 8006e8a:	e000      	b.n	8006e8e <HAL_RCC_OscConfig+0x366>
 8006e8c:	2300      	movs	r3, #0
 8006e8e:	2b00      	cmp	r3, #0
 8006e90:	d011      	beq.n	8006eb6 <HAL_RCC_OscConfig+0x38e>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8006e92:	4bb0      	ldr	r3, [pc, #704]	@ (8007154 <HAL_RCC_OscConfig+0x62c>)
 8006e94:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006e96:	4baf      	ldr	r3, [pc, #700]	@ (8007154 <HAL_RCC_OscConfig+0x62c>)
 8006e98:	2180      	movs	r1, #128	@ 0x80
 8006e9a:	0549      	lsls	r1, r1, #21
 8006e9c:	430a      	orrs	r2, r1
 8006e9e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8006ea0:	4bac      	ldr	r3, [pc, #688]	@ (8007154 <HAL_RCC_OscConfig+0x62c>)
 8006ea2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006ea4:	2380      	movs	r3, #128	@ 0x80
 8006ea6:	055b      	lsls	r3, r3, #21
 8006ea8:	4013      	ands	r3, r2
 8006eaa:	60fb      	str	r3, [r7, #12]
 8006eac:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8006eae:	231f      	movs	r3, #31
 8006eb0:	18fb      	adds	r3, r7, r3
 8006eb2:	2201      	movs	r2, #1
 8006eb4:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006eb6:	4ba8      	ldr	r3, [pc, #672]	@ (8007158 <HAL_RCC_OscConfig+0x630>)
 8006eb8:	681a      	ldr	r2, [r3, #0]
 8006eba:	2380      	movs	r3, #128	@ 0x80
 8006ebc:	005b      	lsls	r3, r3, #1
 8006ebe:	4013      	ands	r3, r2
 8006ec0:	d11a      	bne.n	8006ef8 <HAL_RCC_OscConfig+0x3d0>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006ec2:	4ba5      	ldr	r3, [pc, #660]	@ (8007158 <HAL_RCC_OscConfig+0x630>)
 8006ec4:	681a      	ldr	r2, [r3, #0]
 8006ec6:	4ba4      	ldr	r3, [pc, #656]	@ (8007158 <HAL_RCC_OscConfig+0x630>)
 8006ec8:	2180      	movs	r1, #128	@ 0x80
 8006eca:	0049      	lsls	r1, r1, #1
 8006ecc:	430a      	orrs	r2, r1
 8006ece:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8006ed0:	f7fd f916 	bl	8004100 <HAL_GetTick>
 8006ed4:	0003      	movs	r3, r0
 8006ed6:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006ed8:	e008      	b.n	8006eec <HAL_RCC_OscConfig+0x3c4>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006eda:	f7fd f911 	bl	8004100 <HAL_GetTick>
 8006ede:	0002      	movs	r2, r0
 8006ee0:	693b      	ldr	r3, [r7, #16]
 8006ee2:	1ad3      	subs	r3, r2, r3
 8006ee4:	2b02      	cmp	r3, #2
 8006ee6:	d901      	bls.n	8006eec <HAL_RCC_OscConfig+0x3c4>
          {
            return HAL_TIMEOUT;
 8006ee8:	2303      	movs	r3, #3
 8006eea:	e177      	b.n	80071dc <HAL_RCC_OscConfig+0x6b4>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006eec:	4b9a      	ldr	r3, [pc, #616]	@ (8007158 <HAL_RCC_OscConfig+0x630>)
 8006eee:	681a      	ldr	r2, [r3, #0]
 8006ef0:	2380      	movs	r3, #128	@ 0x80
 8006ef2:	005b      	lsls	r3, r3, #1
 8006ef4:	4013      	ands	r3, r2
 8006ef6:	d0f0      	beq.n	8006eda <HAL_RCC_OscConfig+0x3b2>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	689b      	ldr	r3, [r3, #8]
 8006efc:	2b01      	cmp	r3, #1
 8006efe:	d106      	bne.n	8006f0e <HAL_RCC_OscConfig+0x3e6>
 8006f00:	4b94      	ldr	r3, [pc, #592]	@ (8007154 <HAL_RCC_OscConfig+0x62c>)
 8006f02:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8006f04:	4b93      	ldr	r3, [pc, #588]	@ (8007154 <HAL_RCC_OscConfig+0x62c>)
 8006f06:	2101      	movs	r1, #1
 8006f08:	430a      	orrs	r2, r1
 8006f0a:	65da      	str	r2, [r3, #92]	@ 0x5c
 8006f0c:	e01c      	b.n	8006f48 <HAL_RCC_OscConfig+0x420>
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	689b      	ldr	r3, [r3, #8]
 8006f12:	2b05      	cmp	r3, #5
 8006f14:	d10c      	bne.n	8006f30 <HAL_RCC_OscConfig+0x408>
 8006f16:	4b8f      	ldr	r3, [pc, #572]	@ (8007154 <HAL_RCC_OscConfig+0x62c>)
 8006f18:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8006f1a:	4b8e      	ldr	r3, [pc, #568]	@ (8007154 <HAL_RCC_OscConfig+0x62c>)
 8006f1c:	2104      	movs	r1, #4
 8006f1e:	430a      	orrs	r2, r1
 8006f20:	65da      	str	r2, [r3, #92]	@ 0x5c
 8006f22:	4b8c      	ldr	r3, [pc, #560]	@ (8007154 <HAL_RCC_OscConfig+0x62c>)
 8006f24:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8006f26:	4b8b      	ldr	r3, [pc, #556]	@ (8007154 <HAL_RCC_OscConfig+0x62c>)
 8006f28:	2101      	movs	r1, #1
 8006f2a:	430a      	orrs	r2, r1
 8006f2c:	65da      	str	r2, [r3, #92]	@ 0x5c
 8006f2e:	e00b      	b.n	8006f48 <HAL_RCC_OscConfig+0x420>
 8006f30:	4b88      	ldr	r3, [pc, #544]	@ (8007154 <HAL_RCC_OscConfig+0x62c>)
 8006f32:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8006f34:	4b87      	ldr	r3, [pc, #540]	@ (8007154 <HAL_RCC_OscConfig+0x62c>)
 8006f36:	2101      	movs	r1, #1
 8006f38:	438a      	bics	r2, r1
 8006f3a:	65da      	str	r2, [r3, #92]	@ 0x5c
 8006f3c:	4b85      	ldr	r3, [pc, #532]	@ (8007154 <HAL_RCC_OscConfig+0x62c>)
 8006f3e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8006f40:	4b84      	ldr	r3, [pc, #528]	@ (8007154 <HAL_RCC_OscConfig+0x62c>)
 8006f42:	2104      	movs	r1, #4
 8006f44:	438a      	bics	r2, r1
 8006f46:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	689b      	ldr	r3, [r3, #8]
 8006f4c:	2b00      	cmp	r3, #0
 8006f4e:	d014      	beq.n	8006f7a <HAL_RCC_OscConfig+0x452>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006f50:	f7fd f8d6 	bl	8004100 <HAL_GetTick>
 8006f54:	0003      	movs	r3, r0
 8006f56:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006f58:	e009      	b.n	8006f6e <HAL_RCC_OscConfig+0x446>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006f5a:	f7fd f8d1 	bl	8004100 <HAL_GetTick>
 8006f5e:	0002      	movs	r2, r0
 8006f60:	693b      	ldr	r3, [r7, #16]
 8006f62:	1ad3      	subs	r3, r2, r3
 8006f64:	4a7d      	ldr	r2, [pc, #500]	@ (800715c <HAL_RCC_OscConfig+0x634>)
 8006f66:	4293      	cmp	r3, r2
 8006f68:	d901      	bls.n	8006f6e <HAL_RCC_OscConfig+0x446>
          {
            return HAL_TIMEOUT;
 8006f6a:	2303      	movs	r3, #3
 8006f6c:	e136      	b.n	80071dc <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006f6e:	4b79      	ldr	r3, [pc, #484]	@ (8007154 <HAL_RCC_OscConfig+0x62c>)
 8006f70:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006f72:	2202      	movs	r2, #2
 8006f74:	4013      	ands	r3, r2
 8006f76:	d0f0      	beq.n	8006f5a <HAL_RCC_OscConfig+0x432>
 8006f78:	e013      	b.n	8006fa2 <HAL_RCC_OscConfig+0x47a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006f7a:	f7fd f8c1 	bl	8004100 <HAL_GetTick>
 8006f7e:	0003      	movs	r3, r0
 8006f80:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006f82:	e009      	b.n	8006f98 <HAL_RCC_OscConfig+0x470>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006f84:	f7fd f8bc 	bl	8004100 <HAL_GetTick>
 8006f88:	0002      	movs	r2, r0
 8006f8a:	693b      	ldr	r3, [r7, #16]
 8006f8c:	1ad3      	subs	r3, r2, r3
 8006f8e:	4a73      	ldr	r2, [pc, #460]	@ (800715c <HAL_RCC_OscConfig+0x634>)
 8006f90:	4293      	cmp	r3, r2
 8006f92:	d901      	bls.n	8006f98 <HAL_RCC_OscConfig+0x470>
          {
            return HAL_TIMEOUT;
 8006f94:	2303      	movs	r3, #3
 8006f96:	e121      	b.n	80071dc <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006f98:	4b6e      	ldr	r3, [pc, #440]	@ (8007154 <HAL_RCC_OscConfig+0x62c>)
 8006f9a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006f9c:	2202      	movs	r2, #2
 8006f9e:	4013      	ands	r3, r2
 8006fa0:	d1f0      	bne.n	8006f84 <HAL_RCC_OscConfig+0x45c>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8006fa2:	231f      	movs	r3, #31
 8006fa4:	18fb      	adds	r3, r7, r3
 8006fa6:	781b      	ldrb	r3, [r3, #0]
 8006fa8:	2b01      	cmp	r3, #1
 8006faa:	d105      	bne.n	8006fb8 <HAL_RCC_OscConfig+0x490>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8006fac:	4b69      	ldr	r3, [pc, #420]	@ (8007154 <HAL_RCC_OscConfig+0x62c>)
 8006fae:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006fb0:	4b68      	ldr	r3, [pc, #416]	@ (8007154 <HAL_RCC_OscConfig+0x62c>)
 8006fb2:	496b      	ldr	r1, [pc, #428]	@ (8007160 <HAL_RCC_OscConfig+0x638>)
 8006fb4:	400a      	ands	r2, r1
 8006fb6:	63da      	str	r2, [r3, #60]	@ 0x3c
      }
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	2220      	movs	r2, #32
 8006fbe:	4013      	ands	r3, r2
 8006fc0:	d039      	beq.n	8007036 <HAL_RCC_OscConfig+0x50e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	69db      	ldr	r3, [r3, #28]
 8006fc6:	2b00      	cmp	r3, #0
 8006fc8:	d01b      	beq.n	8007002 <HAL_RCC_OscConfig+0x4da>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8006fca:	4b62      	ldr	r3, [pc, #392]	@ (8007154 <HAL_RCC_OscConfig+0x62c>)
 8006fcc:	681a      	ldr	r2, [r3, #0]
 8006fce:	4b61      	ldr	r3, [pc, #388]	@ (8007154 <HAL_RCC_OscConfig+0x62c>)
 8006fd0:	2180      	movs	r1, #128	@ 0x80
 8006fd2:	03c9      	lsls	r1, r1, #15
 8006fd4:	430a      	orrs	r2, r1
 8006fd6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006fd8:	f7fd f892 	bl	8004100 <HAL_GetTick>
 8006fdc:	0003      	movs	r3, r0
 8006fde:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8006fe0:	e008      	b.n	8006ff4 <HAL_RCC_OscConfig+0x4cc>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006fe2:	f7fd f88d 	bl	8004100 <HAL_GetTick>
 8006fe6:	0002      	movs	r2, r0
 8006fe8:	693b      	ldr	r3, [r7, #16]
 8006fea:	1ad3      	subs	r3, r2, r3
 8006fec:	2b02      	cmp	r3, #2
 8006fee:	d901      	bls.n	8006ff4 <HAL_RCC_OscConfig+0x4cc>
        {
          return HAL_TIMEOUT;
 8006ff0:	2303      	movs	r3, #3
 8006ff2:	e0f3      	b.n	80071dc <HAL_RCC_OscConfig+0x6b4>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8006ff4:	4b57      	ldr	r3, [pc, #348]	@ (8007154 <HAL_RCC_OscConfig+0x62c>)
 8006ff6:	681a      	ldr	r2, [r3, #0]
 8006ff8:	2380      	movs	r3, #128	@ 0x80
 8006ffa:	041b      	lsls	r3, r3, #16
 8006ffc:	4013      	ands	r3, r2
 8006ffe:	d0f0      	beq.n	8006fe2 <HAL_RCC_OscConfig+0x4ba>
 8007000:	e019      	b.n	8007036 <HAL_RCC_OscConfig+0x50e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8007002:	4b54      	ldr	r3, [pc, #336]	@ (8007154 <HAL_RCC_OscConfig+0x62c>)
 8007004:	681a      	ldr	r2, [r3, #0]
 8007006:	4b53      	ldr	r3, [pc, #332]	@ (8007154 <HAL_RCC_OscConfig+0x62c>)
 8007008:	4956      	ldr	r1, [pc, #344]	@ (8007164 <HAL_RCC_OscConfig+0x63c>)
 800700a:	400a      	ands	r2, r1
 800700c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800700e:	f7fd f877 	bl	8004100 <HAL_GetTick>
 8007012:	0003      	movs	r3, r0
 8007014:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8007016:	e008      	b.n	800702a <HAL_RCC_OscConfig+0x502>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8007018:	f7fd f872 	bl	8004100 <HAL_GetTick>
 800701c:	0002      	movs	r2, r0
 800701e:	693b      	ldr	r3, [r7, #16]
 8007020:	1ad3      	subs	r3, r2, r3
 8007022:	2b02      	cmp	r3, #2
 8007024:	d901      	bls.n	800702a <HAL_RCC_OscConfig+0x502>
        {
          return HAL_TIMEOUT;
 8007026:	2303      	movs	r3, #3
 8007028:	e0d8      	b.n	80071dc <HAL_RCC_OscConfig+0x6b4>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 800702a:	4b4a      	ldr	r3, [pc, #296]	@ (8007154 <HAL_RCC_OscConfig+0x62c>)
 800702c:	681a      	ldr	r2, [r3, #0]
 800702e:	2380      	movs	r3, #128	@ 0x80
 8007030:	041b      	lsls	r3, r3, #16
 8007032:	4013      	ands	r3, r2
 8007034:	d1f0      	bne.n	8007018 <HAL_RCC_OscConfig+0x4f0>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	6a1b      	ldr	r3, [r3, #32]
 800703a:	2b00      	cmp	r3, #0
 800703c:	d100      	bne.n	8007040 <HAL_RCC_OscConfig+0x518>
 800703e:	e0cc      	b.n	80071da <HAL_RCC_OscConfig+0x6b2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8007040:	4b44      	ldr	r3, [pc, #272]	@ (8007154 <HAL_RCC_OscConfig+0x62c>)
 8007042:	689b      	ldr	r3, [r3, #8]
 8007044:	2238      	movs	r2, #56	@ 0x38
 8007046:	4013      	ands	r3, r2
 8007048:	2b10      	cmp	r3, #16
 800704a:	d100      	bne.n	800704e <HAL_RCC_OscConfig+0x526>
 800704c:	e07b      	b.n	8007146 <HAL_RCC_OscConfig+0x61e>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	6a1b      	ldr	r3, [r3, #32]
 8007052:	2b02      	cmp	r3, #2
 8007054:	d156      	bne.n	8007104 <HAL_RCC_OscConfig+0x5dc>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007056:	4b3f      	ldr	r3, [pc, #252]	@ (8007154 <HAL_RCC_OscConfig+0x62c>)
 8007058:	681a      	ldr	r2, [r3, #0]
 800705a:	4b3e      	ldr	r3, [pc, #248]	@ (8007154 <HAL_RCC_OscConfig+0x62c>)
 800705c:	4942      	ldr	r1, [pc, #264]	@ (8007168 <HAL_RCC_OscConfig+0x640>)
 800705e:	400a      	ands	r2, r1
 8007060:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007062:	f7fd f84d 	bl	8004100 <HAL_GetTick>
 8007066:	0003      	movs	r3, r0
 8007068:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800706a:	e008      	b.n	800707e <HAL_RCC_OscConfig+0x556>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800706c:	f7fd f848 	bl	8004100 <HAL_GetTick>
 8007070:	0002      	movs	r2, r0
 8007072:	693b      	ldr	r3, [r7, #16]
 8007074:	1ad3      	subs	r3, r2, r3
 8007076:	2b02      	cmp	r3, #2
 8007078:	d901      	bls.n	800707e <HAL_RCC_OscConfig+0x556>
          {
            return HAL_TIMEOUT;
 800707a:	2303      	movs	r3, #3
 800707c:	e0ae      	b.n	80071dc <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800707e:	4b35      	ldr	r3, [pc, #212]	@ (8007154 <HAL_RCC_OscConfig+0x62c>)
 8007080:	681a      	ldr	r2, [r3, #0]
 8007082:	2380      	movs	r3, #128	@ 0x80
 8007084:	049b      	lsls	r3, r3, #18
 8007086:	4013      	ands	r3, r2
 8007088:	d1f0      	bne.n	800706c <HAL_RCC_OscConfig+0x544>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800708a:	4b32      	ldr	r3, [pc, #200]	@ (8007154 <HAL_RCC_OscConfig+0x62c>)
 800708c:	68db      	ldr	r3, [r3, #12]
 800708e:	4a37      	ldr	r2, [pc, #220]	@ (800716c <HAL_RCC_OscConfig+0x644>)
 8007090:	4013      	ands	r3, r2
 8007092:	0019      	movs	r1, r3
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800709c:	431a      	orrs	r2, r3
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80070a2:	021b      	lsls	r3, r3, #8
 80070a4:	431a      	orrs	r2, r3
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80070aa:	431a      	orrs	r2, r3
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80070b0:	431a      	orrs	r2, r3
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80070b6:	431a      	orrs	r2, r3
 80070b8:	4b26      	ldr	r3, [pc, #152]	@ (8007154 <HAL_RCC_OscConfig+0x62c>)
 80070ba:	430a      	orrs	r2, r1
 80070bc:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80070be:	4b25      	ldr	r3, [pc, #148]	@ (8007154 <HAL_RCC_OscConfig+0x62c>)
 80070c0:	681a      	ldr	r2, [r3, #0]
 80070c2:	4b24      	ldr	r3, [pc, #144]	@ (8007154 <HAL_RCC_OscConfig+0x62c>)
 80070c4:	2180      	movs	r1, #128	@ 0x80
 80070c6:	0449      	lsls	r1, r1, #17
 80070c8:	430a      	orrs	r2, r1
 80070ca:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 80070cc:	4b21      	ldr	r3, [pc, #132]	@ (8007154 <HAL_RCC_OscConfig+0x62c>)
 80070ce:	68da      	ldr	r2, [r3, #12]
 80070d0:	4b20      	ldr	r3, [pc, #128]	@ (8007154 <HAL_RCC_OscConfig+0x62c>)
 80070d2:	2180      	movs	r1, #128	@ 0x80
 80070d4:	0549      	lsls	r1, r1, #21
 80070d6:	430a      	orrs	r2, r1
 80070d8:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80070da:	f7fd f811 	bl	8004100 <HAL_GetTick>
 80070de:	0003      	movs	r3, r0
 80070e0:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80070e2:	e008      	b.n	80070f6 <HAL_RCC_OscConfig+0x5ce>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80070e4:	f7fd f80c 	bl	8004100 <HAL_GetTick>
 80070e8:	0002      	movs	r2, r0
 80070ea:	693b      	ldr	r3, [r7, #16]
 80070ec:	1ad3      	subs	r3, r2, r3
 80070ee:	2b02      	cmp	r3, #2
 80070f0:	d901      	bls.n	80070f6 <HAL_RCC_OscConfig+0x5ce>
          {
            return HAL_TIMEOUT;
 80070f2:	2303      	movs	r3, #3
 80070f4:	e072      	b.n	80071dc <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80070f6:	4b17      	ldr	r3, [pc, #92]	@ (8007154 <HAL_RCC_OscConfig+0x62c>)
 80070f8:	681a      	ldr	r2, [r3, #0]
 80070fa:	2380      	movs	r3, #128	@ 0x80
 80070fc:	049b      	lsls	r3, r3, #18
 80070fe:	4013      	ands	r3, r2
 8007100:	d0f0      	beq.n	80070e4 <HAL_RCC_OscConfig+0x5bc>
 8007102:	e06a      	b.n	80071da <HAL_RCC_OscConfig+0x6b2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007104:	4b13      	ldr	r3, [pc, #76]	@ (8007154 <HAL_RCC_OscConfig+0x62c>)
 8007106:	681a      	ldr	r2, [r3, #0]
 8007108:	4b12      	ldr	r3, [pc, #72]	@ (8007154 <HAL_RCC_OscConfig+0x62c>)
 800710a:	4917      	ldr	r1, [pc, #92]	@ (8007168 <HAL_RCC_OscConfig+0x640>)
 800710c:	400a      	ands	r2, r1
 800710e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007110:	f7fc fff6 	bl	8004100 <HAL_GetTick>
 8007114:	0003      	movs	r3, r0
 8007116:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007118:	e008      	b.n	800712c <HAL_RCC_OscConfig+0x604>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800711a:	f7fc fff1 	bl	8004100 <HAL_GetTick>
 800711e:	0002      	movs	r2, r0
 8007120:	693b      	ldr	r3, [r7, #16]
 8007122:	1ad3      	subs	r3, r2, r3
 8007124:	2b02      	cmp	r3, #2
 8007126:	d901      	bls.n	800712c <HAL_RCC_OscConfig+0x604>
          {
            return HAL_TIMEOUT;
 8007128:	2303      	movs	r3, #3
 800712a:	e057      	b.n	80071dc <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800712c:	4b09      	ldr	r3, [pc, #36]	@ (8007154 <HAL_RCC_OscConfig+0x62c>)
 800712e:	681a      	ldr	r2, [r3, #0]
 8007130:	2380      	movs	r3, #128	@ 0x80
 8007132:	049b      	lsls	r3, r3, #18
 8007134:	4013      	ands	r3, r2
 8007136:	d1f0      	bne.n	800711a <HAL_RCC_OscConfig+0x5f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 8007138:	4b06      	ldr	r3, [pc, #24]	@ (8007154 <HAL_RCC_OscConfig+0x62c>)
 800713a:	68da      	ldr	r2, [r3, #12]
 800713c:	4b05      	ldr	r3, [pc, #20]	@ (8007154 <HAL_RCC_OscConfig+0x62c>)
 800713e:	490c      	ldr	r1, [pc, #48]	@ (8007170 <HAL_RCC_OscConfig+0x648>)
 8007140:	400a      	ands	r2, r1
 8007142:	60da      	str	r2, [r3, #12]
 8007144:	e049      	b.n	80071da <HAL_RCC_OscConfig+0x6b2>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	6a1b      	ldr	r3, [r3, #32]
 800714a:	2b01      	cmp	r3, #1
 800714c:	d112      	bne.n	8007174 <HAL_RCC_OscConfig+0x64c>
      {
        return HAL_ERROR;
 800714e:	2301      	movs	r3, #1
 8007150:	e044      	b.n	80071dc <HAL_RCC_OscConfig+0x6b4>
 8007152:	46c0      	nop			@ (mov r8, r8)
 8007154:	40021000 	.word	0x40021000
 8007158:	40007000 	.word	0x40007000
 800715c:	00001388 	.word	0x00001388
 8007160:	efffffff 	.word	0xefffffff
 8007164:	ffbfffff 	.word	0xffbfffff
 8007168:	feffffff 	.word	0xfeffffff
 800716c:	11c1808c 	.word	0x11c1808c
 8007170:	eefefffc 	.word	0xeefefffc
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8007174:	4b1b      	ldr	r3, [pc, #108]	@ (80071e4 <HAL_RCC_OscConfig+0x6bc>)
 8007176:	68db      	ldr	r3, [r3, #12]
 8007178:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800717a:	697b      	ldr	r3, [r7, #20]
 800717c:	2203      	movs	r2, #3
 800717e:	401a      	ands	r2, r3
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007184:	429a      	cmp	r2, r3
 8007186:	d126      	bne.n	80071d6 <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8007188:	697b      	ldr	r3, [r7, #20]
 800718a:	2270      	movs	r2, #112	@ 0x70
 800718c:	401a      	ands	r2, r3
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007192:	429a      	cmp	r2, r3
 8007194:	d11f      	bne.n	80071d6 <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8007196:	697a      	ldr	r2, [r7, #20]
 8007198:	23fe      	movs	r3, #254	@ 0xfe
 800719a:	01db      	lsls	r3, r3, #7
 800719c:	401a      	ands	r2, r3
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80071a2:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80071a4:	429a      	cmp	r2, r3
 80071a6:	d116      	bne.n	80071d6 <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80071a8:	697a      	ldr	r2, [r7, #20]
 80071aa:	23f8      	movs	r3, #248	@ 0xf8
 80071ac:	039b      	lsls	r3, r3, #14
 80071ae:	401a      	ands	r2, r3
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80071b4:	429a      	cmp	r2, r3
 80071b6:	d10e      	bne.n	80071d6 <HAL_RCC_OscConfig+0x6ae>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 80071b8:	697a      	ldr	r2, [r7, #20]
 80071ba:	23e0      	movs	r3, #224	@ 0xe0
 80071bc:	051b      	lsls	r3, r3, #20
 80071be:	401a      	ands	r2, r3
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80071c4:	429a      	cmp	r2, r3
 80071c6:	d106      	bne.n	80071d6 <HAL_RCC_OscConfig+0x6ae>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 80071c8:	697b      	ldr	r3, [r7, #20]
 80071ca:	0f5b      	lsrs	r3, r3, #29
 80071cc:	075a      	lsls	r2, r3, #29
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 80071d2:	429a      	cmp	r2, r3
 80071d4:	d001      	beq.n	80071da <HAL_RCC_OscConfig+0x6b2>
        {
          return HAL_ERROR;
 80071d6:	2301      	movs	r3, #1
 80071d8:	e000      	b.n	80071dc <HAL_RCC_OscConfig+0x6b4>
        }
      }
    }
  }
  return HAL_OK;
 80071da:	2300      	movs	r3, #0
}
 80071dc:	0018      	movs	r0, r3
 80071de:	46bd      	mov	sp, r7
 80071e0:	b008      	add	sp, #32
 80071e2:	bd80      	pop	{r7, pc}
 80071e4:	40021000 	.word	0x40021000

080071e8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80071e8:	b580      	push	{r7, lr}
 80071ea:	b084      	sub	sp, #16
 80071ec:	af00      	add	r7, sp, #0
 80071ee:	6078      	str	r0, [r7, #4]
 80071f0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	2b00      	cmp	r3, #0
 80071f6:	d101      	bne.n	80071fc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80071f8:	2301      	movs	r3, #1
 80071fa:	e0e9      	b.n	80073d0 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80071fc:	4b76      	ldr	r3, [pc, #472]	@ (80073d8 <HAL_RCC_ClockConfig+0x1f0>)
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	2207      	movs	r2, #7
 8007202:	4013      	ands	r3, r2
 8007204:	683a      	ldr	r2, [r7, #0]
 8007206:	429a      	cmp	r2, r3
 8007208:	d91e      	bls.n	8007248 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800720a:	4b73      	ldr	r3, [pc, #460]	@ (80073d8 <HAL_RCC_ClockConfig+0x1f0>)
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	2207      	movs	r2, #7
 8007210:	4393      	bics	r3, r2
 8007212:	0019      	movs	r1, r3
 8007214:	4b70      	ldr	r3, [pc, #448]	@ (80073d8 <HAL_RCC_ClockConfig+0x1f0>)
 8007216:	683a      	ldr	r2, [r7, #0]
 8007218:	430a      	orrs	r2, r1
 800721a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800721c:	f7fc ff70 	bl	8004100 <HAL_GetTick>
 8007220:	0003      	movs	r3, r0
 8007222:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8007224:	e009      	b.n	800723a <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007226:	f7fc ff6b 	bl	8004100 <HAL_GetTick>
 800722a:	0002      	movs	r2, r0
 800722c:	68fb      	ldr	r3, [r7, #12]
 800722e:	1ad3      	subs	r3, r2, r3
 8007230:	4a6a      	ldr	r2, [pc, #424]	@ (80073dc <HAL_RCC_ClockConfig+0x1f4>)
 8007232:	4293      	cmp	r3, r2
 8007234:	d901      	bls.n	800723a <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8007236:	2303      	movs	r3, #3
 8007238:	e0ca      	b.n	80073d0 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800723a:	4b67      	ldr	r3, [pc, #412]	@ (80073d8 <HAL_RCC_ClockConfig+0x1f0>)
 800723c:	681b      	ldr	r3, [r3, #0]
 800723e:	2207      	movs	r2, #7
 8007240:	4013      	ands	r3, r2
 8007242:	683a      	ldr	r2, [r7, #0]
 8007244:	429a      	cmp	r2, r3
 8007246:	d1ee      	bne.n	8007226 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	2202      	movs	r2, #2
 800724e:	4013      	ands	r3, r2
 8007250:	d015      	beq.n	800727e <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	681b      	ldr	r3, [r3, #0]
 8007256:	2204      	movs	r2, #4
 8007258:	4013      	ands	r3, r2
 800725a:	d006      	beq.n	800726a <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 800725c:	4b60      	ldr	r3, [pc, #384]	@ (80073e0 <HAL_RCC_ClockConfig+0x1f8>)
 800725e:	689a      	ldr	r2, [r3, #8]
 8007260:	4b5f      	ldr	r3, [pc, #380]	@ (80073e0 <HAL_RCC_ClockConfig+0x1f8>)
 8007262:	21e0      	movs	r1, #224	@ 0xe0
 8007264:	01c9      	lsls	r1, r1, #7
 8007266:	430a      	orrs	r2, r1
 8007268:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800726a:	4b5d      	ldr	r3, [pc, #372]	@ (80073e0 <HAL_RCC_ClockConfig+0x1f8>)
 800726c:	689b      	ldr	r3, [r3, #8]
 800726e:	4a5d      	ldr	r2, [pc, #372]	@ (80073e4 <HAL_RCC_ClockConfig+0x1fc>)
 8007270:	4013      	ands	r3, r2
 8007272:	0019      	movs	r1, r3
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	689a      	ldr	r2, [r3, #8]
 8007278:	4b59      	ldr	r3, [pc, #356]	@ (80073e0 <HAL_RCC_ClockConfig+0x1f8>)
 800727a:	430a      	orrs	r2, r1
 800727c:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	2201      	movs	r2, #1
 8007284:	4013      	ands	r3, r2
 8007286:	d057      	beq.n	8007338 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	685b      	ldr	r3, [r3, #4]
 800728c:	2b01      	cmp	r3, #1
 800728e:	d107      	bne.n	80072a0 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007290:	4b53      	ldr	r3, [pc, #332]	@ (80073e0 <HAL_RCC_ClockConfig+0x1f8>)
 8007292:	681a      	ldr	r2, [r3, #0]
 8007294:	2380      	movs	r3, #128	@ 0x80
 8007296:	029b      	lsls	r3, r3, #10
 8007298:	4013      	ands	r3, r2
 800729a:	d12b      	bne.n	80072f4 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800729c:	2301      	movs	r3, #1
 800729e:	e097      	b.n	80073d0 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	685b      	ldr	r3, [r3, #4]
 80072a4:	2b02      	cmp	r3, #2
 80072a6:	d107      	bne.n	80072b8 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80072a8:	4b4d      	ldr	r3, [pc, #308]	@ (80073e0 <HAL_RCC_ClockConfig+0x1f8>)
 80072aa:	681a      	ldr	r2, [r3, #0]
 80072ac:	2380      	movs	r3, #128	@ 0x80
 80072ae:	049b      	lsls	r3, r3, #18
 80072b0:	4013      	ands	r3, r2
 80072b2:	d11f      	bne.n	80072f4 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80072b4:	2301      	movs	r3, #1
 80072b6:	e08b      	b.n	80073d0 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	685b      	ldr	r3, [r3, #4]
 80072bc:	2b00      	cmp	r3, #0
 80072be:	d107      	bne.n	80072d0 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80072c0:	4b47      	ldr	r3, [pc, #284]	@ (80073e0 <HAL_RCC_ClockConfig+0x1f8>)
 80072c2:	681a      	ldr	r2, [r3, #0]
 80072c4:	2380      	movs	r3, #128	@ 0x80
 80072c6:	00db      	lsls	r3, r3, #3
 80072c8:	4013      	ands	r3, r2
 80072ca:	d113      	bne.n	80072f4 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80072cc:	2301      	movs	r3, #1
 80072ce:	e07f      	b.n	80073d0 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	685b      	ldr	r3, [r3, #4]
 80072d4:	2b03      	cmp	r3, #3
 80072d6:	d106      	bne.n	80072e6 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80072d8:	4b41      	ldr	r3, [pc, #260]	@ (80073e0 <HAL_RCC_ClockConfig+0x1f8>)
 80072da:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80072dc:	2202      	movs	r2, #2
 80072de:	4013      	ands	r3, r2
 80072e0:	d108      	bne.n	80072f4 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80072e2:	2301      	movs	r3, #1
 80072e4:	e074      	b.n	80073d0 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80072e6:	4b3e      	ldr	r3, [pc, #248]	@ (80073e0 <HAL_RCC_ClockConfig+0x1f8>)
 80072e8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80072ea:	2202      	movs	r2, #2
 80072ec:	4013      	ands	r3, r2
 80072ee:	d101      	bne.n	80072f4 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80072f0:	2301      	movs	r3, #1
 80072f2:	e06d      	b.n	80073d0 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80072f4:	4b3a      	ldr	r3, [pc, #232]	@ (80073e0 <HAL_RCC_ClockConfig+0x1f8>)
 80072f6:	689b      	ldr	r3, [r3, #8]
 80072f8:	2207      	movs	r2, #7
 80072fa:	4393      	bics	r3, r2
 80072fc:	0019      	movs	r1, r3
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	685a      	ldr	r2, [r3, #4]
 8007302:	4b37      	ldr	r3, [pc, #220]	@ (80073e0 <HAL_RCC_ClockConfig+0x1f8>)
 8007304:	430a      	orrs	r2, r1
 8007306:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007308:	f7fc fefa 	bl	8004100 <HAL_GetTick>
 800730c:	0003      	movs	r3, r0
 800730e:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007310:	e009      	b.n	8007326 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007312:	f7fc fef5 	bl	8004100 <HAL_GetTick>
 8007316:	0002      	movs	r2, r0
 8007318:	68fb      	ldr	r3, [r7, #12]
 800731a:	1ad3      	subs	r3, r2, r3
 800731c:	4a2f      	ldr	r2, [pc, #188]	@ (80073dc <HAL_RCC_ClockConfig+0x1f4>)
 800731e:	4293      	cmp	r3, r2
 8007320:	d901      	bls.n	8007326 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8007322:	2303      	movs	r3, #3
 8007324:	e054      	b.n	80073d0 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007326:	4b2e      	ldr	r3, [pc, #184]	@ (80073e0 <HAL_RCC_ClockConfig+0x1f8>)
 8007328:	689b      	ldr	r3, [r3, #8]
 800732a:	2238      	movs	r2, #56	@ 0x38
 800732c:	401a      	ands	r2, r3
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	685b      	ldr	r3, [r3, #4]
 8007332:	00db      	lsls	r3, r3, #3
 8007334:	429a      	cmp	r2, r3
 8007336:	d1ec      	bne.n	8007312 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007338:	4b27      	ldr	r3, [pc, #156]	@ (80073d8 <HAL_RCC_ClockConfig+0x1f0>)
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	2207      	movs	r2, #7
 800733e:	4013      	ands	r3, r2
 8007340:	683a      	ldr	r2, [r7, #0]
 8007342:	429a      	cmp	r2, r3
 8007344:	d21e      	bcs.n	8007384 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007346:	4b24      	ldr	r3, [pc, #144]	@ (80073d8 <HAL_RCC_ClockConfig+0x1f0>)
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	2207      	movs	r2, #7
 800734c:	4393      	bics	r3, r2
 800734e:	0019      	movs	r1, r3
 8007350:	4b21      	ldr	r3, [pc, #132]	@ (80073d8 <HAL_RCC_ClockConfig+0x1f0>)
 8007352:	683a      	ldr	r2, [r7, #0]
 8007354:	430a      	orrs	r2, r1
 8007356:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8007358:	f7fc fed2 	bl	8004100 <HAL_GetTick>
 800735c:	0003      	movs	r3, r0
 800735e:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8007360:	e009      	b.n	8007376 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007362:	f7fc fecd 	bl	8004100 <HAL_GetTick>
 8007366:	0002      	movs	r2, r0
 8007368:	68fb      	ldr	r3, [r7, #12]
 800736a:	1ad3      	subs	r3, r2, r3
 800736c:	4a1b      	ldr	r2, [pc, #108]	@ (80073dc <HAL_RCC_ClockConfig+0x1f4>)
 800736e:	4293      	cmp	r3, r2
 8007370:	d901      	bls.n	8007376 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8007372:	2303      	movs	r3, #3
 8007374:	e02c      	b.n	80073d0 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8007376:	4b18      	ldr	r3, [pc, #96]	@ (80073d8 <HAL_RCC_ClockConfig+0x1f0>)
 8007378:	681b      	ldr	r3, [r3, #0]
 800737a:	2207      	movs	r2, #7
 800737c:	4013      	ands	r3, r2
 800737e:	683a      	ldr	r2, [r7, #0]
 8007380:	429a      	cmp	r2, r3
 8007382:	d1ee      	bne.n	8007362 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	681b      	ldr	r3, [r3, #0]
 8007388:	2204      	movs	r2, #4
 800738a:	4013      	ands	r3, r2
 800738c:	d009      	beq.n	80073a2 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 800738e:	4b14      	ldr	r3, [pc, #80]	@ (80073e0 <HAL_RCC_ClockConfig+0x1f8>)
 8007390:	689b      	ldr	r3, [r3, #8]
 8007392:	4a15      	ldr	r2, [pc, #84]	@ (80073e8 <HAL_RCC_ClockConfig+0x200>)
 8007394:	4013      	ands	r3, r2
 8007396:	0019      	movs	r1, r3
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	68da      	ldr	r2, [r3, #12]
 800739c:	4b10      	ldr	r3, [pc, #64]	@ (80073e0 <HAL_RCC_ClockConfig+0x1f8>)
 800739e:	430a      	orrs	r2, r1
 80073a0:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 80073a2:	f000 f829 	bl	80073f8 <HAL_RCC_GetSysClockFreq>
 80073a6:	0001      	movs	r1, r0
 80073a8:	4b0d      	ldr	r3, [pc, #52]	@ (80073e0 <HAL_RCC_ClockConfig+0x1f8>)
 80073aa:	689b      	ldr	r3, [r3, #8]
 80073ac:	0a1b      	lsrs	r3, r3, #8
 80073ae:	220f      	movs	r2, #15
 80073b0:	401a      	ands	r2, r3
 80073b2:	4b0e      	ldr	r3, [pc, #56]	@ (80073ec <HAL_RCC_ClockConfig+0x204>)
 80073b4:	0092      	lsls	r2, r2, #2
 80073b6:	58d3      	ldr	r3, [r2, r3]
 80073b8:	221f      	movs	r2, #31
 80073ba:	4013      	ands	r3, r2
 80073bc:	000a      	movs	r2, r1
 80073be:	40da      	lsrs	r2, r3
 80073c0:	4b0b      	ldr	r3, [pc, #44]	@ (80073f0 <HAL_RCC_ClockConfig+0x208>)
 80073c2:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80073c4:	4b0b      	ldr	r3, [pc, #44]	@ (80073f4 <HAL_RCC_ClockConfig+0x20c>)
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	0018      	movs	r0, r3
 80073ca:	f7fc fe3d 	bl	8004048 <HAL_InitTick>
 80073ce:	0003      	movs	r3, r0
}
 80073d0:	0018      	movs	r0, r3
 80073d2:	46bd      	mov	sp, r7
 80073d4:	b004      	add	sp, #16
 80073d6:	bd80      	pop	{r7, pc}
 80073d8:	40022000 	.word	0x40022000
 80073dc:	00001388 	.word	0x00001388
 80073e0:	40021000 	.word	0x40021000
 80073e4:	fffff0ff 	.word	0xfffff0ff
 80073e8:	ffff8fff 	.word	0xffff8fff
 80073ec:	0800a6c0 	.word	0x0800a6c0
 80073f0:	20000000 	.word	0x20000000
 80073f4:	20000004 	.word	0x20000004

080073f8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80073f8:	b580      	push	{r7, lr}
 80073fa:	b086      	sub	sp, #24
 80073fc:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80073fe:	4b3c      	ldr	r3, [pc, #240]	@ (80074f0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8007400:	689b      	ldr	r3, [r3, #8]
 8007402:	2238      	movs	r2, #56	@ 0x38
 8007404:	4013      	ands	r3, r2
 8007406:	d10f      	bne.n	8007428 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8007408:	4b39      	ldr	r3, [pc, #228]	@ (80074f0 <HAL_RCC_GetSysClockFreq+0xf8>)
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	0adb      	lsrs	r3, r3, #11
 800740e:	2207      	movs	r2, #7
 8007410:	4013      	ands	r3, r2
 8007412:	2201      	movs	r2, #1
 8007414:	409a      	lsls	r2, r3
 8007416:	0013      	movs	r3, r2
 8007418:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 800741a:	6839      	ldr	r1, [r7, #0]
 800741c:	4835      	ldr	r0, [pc, #212]	@ (80074f4 <HAL_RCC_GetSysClockFreq+0xfc>)
 800741e:	f7f8 fe73 	bl	8000108 <__udivsi3>
 8007422:	0003      	movs	r3, r0
 8007424:	613b      	str	r3, [r7, #16]
 8007426:	e05d      	b.n	80074e4 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8007428:	4b31      	ldr	r3, [pc, #196]	@ (80074f0 <HAL_RCC_GetSysClockFreq+0xf8>)
 800742a:	689b      	ldr	r3, [r3, #8]
 800742c:	2238      	movs	r2, #56	@ 0x38
 800742e:	4013      	ands	r3, r2
 8007430:	2b08      	cmp	r3, #8
 8007432:	d102      	bne.n	800743a <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8007434:	4b30      	ldr	r3, [pc, #192]	@ (80074f8 <HAL_RCC_GetSysClockFreq+0x100>)
 8007436:	613b      	str	r3, [r7, #16]
 8007438:	e054      	b.n	80074e4 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800743a:	4b2d      	ldr	r3, [pc, #180]	@ (80074f0 <HAL_RCC_GetSysClockFreq+0xf8>)
 800743c:	689b      	ldr	r3, [r3, #8]
 800743e:	2238      	movs	r2, #56	@ 0x38
 8007440:	4013      	ands	r3, r2
 8007442:	2b10      	cmp	r3, #16
 8007444:	d138      	bne.n	80074b8 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8007446:	4b2a      	ldr	r3, [pc, #168]	@ (80074f0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8007448:	68db      	ldr	r3, [r3, #12]
 800744a:	2203      	movs	r2, #3
 800744c:	4013      	ands	r3, r2
 800744e:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8007450:	4b27      	ldr	r3, [pc, #156]	@ (80074f0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8007452:	68db      	ldr	r3, [r3, #12]
 8007454:	091b      	lsrs	r3, r3, #4
 8007456:	2207      	movs	r2, #7
 8007458:	4013      	ands	r3, r2
 800745a:	3301      	adds	r3, #1
 800745c:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800745e:	68fb      	ldr	r3, [r7, #12]
 8007460:	2b03      	cmp	r3, #3
 8007462:	d10d      	bne.n	8007480 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007464:	68b9      	ldr	r1, [r7, #8]
 8007466:	4824      	ldr	r0, [pc, #144]	@ (80074f8 <HAL_RCC_GetSysClockFreq+0x100>)
 8007468:	f7f8 fe4e 	bl	8000108 <__udivsi3>
 800746c:	0003      	movs	r3, r0
 800746e:	0019      	movs	r1, r3
 8007470:	4b1f      	ldr	r3, [pc, #124]	@ (80074f0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8007472:	68db      	ldr	r3, [r3, #12]
 8007474:	0a1b      	lsrs	r3, r3, #8
 8007476:	227f      	movs	r2, #127	@ 0x7f
 8007478:	4013      	ands	r3, r2
 800747a:	434b      	muls	r3, r1
 800747c:	617b      	str	r3, [r7, #20]
        break;
 800747e:	e00d      	b.n	800749c <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8007480:	68b9      	ldr	r1, [r7, #8]
 8007482:	481c      	ldr	r0, [pc, #112]	@ (80074f4 <HAL_RCC_GetSysClockFreq+0xfc>)
 8007484:	f7f8 fe40 	bl	8000108 <__udivsi3>
 8007488:	0003      	movs	r3, r0
 800748a:	0019      	movs	r1, r3
 800748c:	4b18      	ldr	r3, [pc, #96]	@ (80074f0 <HAL_RCC_GetSysClockFreq+0xf8>)
 800748e:	68db      	ldr	r3, [r3, #12]
 8007490:	0a1b      	lsrs	r3, r3, #8
 8007492:	227f      	movs	r2, #127	@ 0x7f
 8007494:	4013      	ands	r3, r2
 8007496:	434b      	muls	r3, r1
 8007498:	617b      	str	r3, [r7, #20]
        break;
 800749a:	46c0      	nop			@ (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 800749c:	4b14      	ldr	r3, [pc, #80]	@ (80074f0 <HAL_RCC_GetSysClockFreq+0xf8>)
 800749e:	68db      	ldr	r3, [r3, #12]
 80074a0:	0f5b      	lsrs	r3, r3, #29
 80074a2:	2207      	movs	r2, #7
 80074a4:	4013      	ands	r3, r2
 80074a6:	3301      	adds	r3, #1
 80074a8:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 80074aa:	6879      	ldr	r1, [r7, #4]
 80074ac:	6978      	ldr	r0, [r7, #20]
 80074ae:	f7f8 fe2b 	bl	8000108 <__udivsi3>
 80074b2:	0003      	movs	r3, r0
 80074b4:	613b      	str	r3, [r7, #16]
 80074b6:	e015      	b.n	80074e4 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 80074b8:	4b0d      	ldr	r3, [pc, #52]	@ (80074f0 <HAL_RCC_GetSysClockFreq+0xf8>)
 80074ba:	689b      	ldr	r3, [r3, #8]
 80074bc:	2238      	movs	r2, #56	@ 0x38
 80074be:	4013      	ands	r3, r2
 80074c0:	2b20      	cmp	r3, #32
 80074c2:	d103      	bne.n	80074cc <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 80074c4:	2380      	movs	r3, #128	@ 0x80
 80074c6:	021b      	lsls	r3, r3, #8
 80074c8:	613b      	str	r3, [r7, #16]
 80074ca:	e00b      	b.n	80074e4 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80074cc:	4b08      	ldr	r3, [pc, #32]	@ (80074f0 <HAL_RCC_GetSysClockFreq+0xf8>)
 80074ce:	689b      	ldr	r3, [r3, #8]
 80074d0:	2238      	movs	r2, #56	@ 0x38
 80074d2:	4013      	ands	r3, r2
 80074d4:	2b18      	cmp	r3, #24
 80074d6:	d103      	bne.n	80074e0 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 80074d8:	23fa      	movs	r3, #250	@ 0xfa
 80074da:	01db      	lsls	r3, r3, #7
 80074dc:	613b      	str	r3, [r7, #16]
 80074de:	e001      	b.n	80074e4 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 80074e0:	2300      	movs	r3, #0
 80074e2:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80074e4:	693b      	ldr	r3, [r7, #16]
}
 80074e6:	0018      	movs	r0, r3
 80074e8:	46bd      	mov	sp, r7
 80074ea:	b006      	add	sp, #24
 80074ec:	bd80      	pop	{r7, pc}
 80074ee:	46c0      	nop			@ (mov r8, r8)
 80074f0:	40021000 	.word	0x40021000
 80074f4:	00f42400 	.word	0x00f42400
 80074f8:	007a1200 	.word	0x007a1200

080074fc <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80074fc:	b580      	push	{r7, lr}
 80074fe:	b086      	sub	sp, #24
 8007500:	af00      	add	r7, sp, #0
 8007502:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8007504:	2313      	movs	r3, #19
 8007506:	18fb      	adds	r3, r7, r3
 8007508:	2200      	movs	r2, #0
 800750a:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800750c:	2312      	movs	r3, #18
 800750e:	18fb      	adds	r3, r7, r3
 8007510:	2200      	movs	r2, #0
 8007512:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	681a      	ldr	r2, [r3, #0]
 8007518:	2380      	movs	r3, #128	@ 0x80
 800751a:	029b      	lsls	r3, r3, #10
 800751c:	4013      	ands	r3, r2
 800751e:	d100      	bne.n	8007522 <HAL_RCCEx_PeriphCLKConfig+0x26>
 8007520:	e0ad      	b.n	800767e <HAL_RCCEx_PeriphCLKConfig+0x182>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007522:	2011      	movs	r0, #17
 8007524:	183b      	adds	r3, r7, r0
 8007526:	2200      	movs	r2, #0
 8007528:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800752a:	4b47      	ldr	r3, [pc, #284]	@ (8007648 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800752c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800752e:	2380      	movs	r3, #128	@ 0x80
 8007530:	055b      	lsls	r3, r3, #21
 8007532:	4013      	ands	r3, r2
 8007534:	d110      	bne.n	8007558 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007536:	4b44      	ldr	r3, [pc, #272]	@ (8007648 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8007538:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800753a:	4b43      	ldr	r3, [pc, #268]	@ (8007648 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800753c:	2180      	movs	r1, #128	@ 0x80
 800753e:	0549      	lsls	r1, r1, #21
 8007540:	430a      	orrs	r2, r1
 8007542:	63da      	str	r2, [r3, #60]	@ 0x3c
 8007544:	4b40      	ldr	r3, [pc, #256]	@ (8007648 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8007546:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007548:	2380      	movs	r3, #128	@ 0x80
 800754a:	055b      	lsls	r3, r3, #21
 800754c:	4013      	ands	r3, r2
 800754e:	60bb      	str	r3, [r7, #8]
 8007550:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007552:	183b      	adds	r3, r7, r0
 8007554:	2201      	movs	r2, #1
 8007556:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007558:	4b3c      	ldr	r3, [pc, #240]	@ (800764c <HAL_RCCEx_PeriphCLKConfig+0x150>)
 800755a:	681a      	ldr	r2, [r3, #0]
 800755c:	4b3b      	ldr	r3, [pc, #236]	@ (800764c <HAL_RCCEx_PeriphCLKConfig+0x150>)
 800755e:	2180      	movs	r1, #128	@ 0x80
 8007560:	0049      	lsls	r1, r1, #1
 8007562:	430a      	orrs	r2, r1
 8007564:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8007566:	f7fc fdcb 	bl	8004100 <HAL_GetTick>
 800756a:	0003      	movs	r3, r0
 800756c:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800756e:	e00b      	b.n	8007588 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007570:	f7fc fdc6 	bl	8004100 <HAL_GetTick>
 8007574:	0002      	movs	r2, r0
 8007576:	68fb      	ldr	r3, [r7, #12]
 8007578:	1ad3      	subs	r3, r2, r3
 800757a:	2b02      	cmp	r3, #2
 800757c:	d904      	bls.n	8007588 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 800757e:	2313      	movs	r3, #19
 8007580:	18fb      	adds	r3, r7, r3
 8007582:	2203      	movs	r2, #3
 8007584:	701a      	strb	r2, [r3, #0]
        break;
 8007586:	e005      	b.n	8007594 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007588:	4b30      	ldr	r3, [pc, #192]	@ (800764c <HAL_RCCEx_PeriphCLKConfig+0x150>)
 800758a:	681a      	ldr	r2, [r3, #0]
 800758c:	2380      	movs	r3, #128	@ 0x80
 800758e:	005b      	lsls	r3, r3, #1
 8007590:	4013      	ands	r3, r2
 8007592:	d0ed      	beq.n	8007570 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8007594:	2313      	movs	r3, #19
 8007596:	18fb      	adds	r3, r7, r3
 8007598:	781b      	ldrb	r3, [r3, #0]
 800759a:	2b00      	cmp	r3, #0
 800759c:	d15e      	bne.n	800765c <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800759e:	4b2a      	ldr	r3, [pc, #168]	@ (8007648 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80075a0:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80075a2:	23c0      	movs	r3, #192	@ 0xc0
 80075a4:	009b      	lsls	r3, r3, #2
 80075a6:	4013      	ands	r3, r2
 80075a8:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80075aa:	697b      	ldr	r3, [r7, #20]
 80075ac:	2b00      	cmp	r3, #0
 80075ae:	d019      	beq.n	80075e4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80075b4:	697a      	ldr	r2, [r7, #20]
 80075b6:	429a      	cmp	r2, r3
 80075b8:	d014      	beq.n	80075e4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80075ba:	4b23      	ldr	r3, [pc, #140]	@ (8007648 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80075bc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80075be:	4a24      	ldr	r2, [pc, #144]	@ (8007650 <HAL_RCCEx_PeriphCLKConfig+0x154>)
 80075c0:	4013      	ands	r3, r2
 80075c2:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80075c4:	4b20      	ldr	r3, [pc, #128]	@ (8007648 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80075c6:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80075c8:	4b1f      	ldr	r3, [pc, #124]	@ (8007648 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80075ca:	2180      	movs	r1, #128	@ 0x80
 80075cc:	0249      	lsls	r1, r1, #9
 80075ce:	430a      	orrs	r2, r1
 80075d0:	65da      	str	r2, [r3, #92]	@ 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 80075d2:	4b1d      	ldr	r3, [pc, #116]	@ (8007648 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80075d4:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80075d6:	4b1c      	ldr	r3, [pc, #112]	@ (8007648 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80075d8:	491e      	ldr	r1, [pc, #120]	@ (8007654 <HAL_RCCEx_PeriphCLKConfig+0x158>)
 80075da:	400a      	ands	r2, r1
 80075dc:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80075de:	4b1a      	ldr	r3, [pc, #104]	@ (8007648 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80075e0:	697a      	ldr	r2, [r7, #20]
 80075e2:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80075e4:	697b      	ldr	r3, [r7, #20]
 80075e6:	2201      	movs	r2, #1
 80075e8:	4013      	ands	r3, r2
 80075ea:	d016      	beq.n	800761a <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80075ec:	f7fc fd88 	bl	8004100 <HAL_GetTick>
 80075f0:	0003      	movs	r3, r0
 80075f2:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80075f4:	e00c      	b.n	8007610 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80075f6:	f7fc fd83 	bl	8004100 <HAL_GetTick>
 80075fa:	0002      	movs	r2, r0
 80075fc:	68fb      	ldr	r3, [r7, #12]
 80075fe:	1ad3      	subs	r3, r2, r3
 8007600:	4a15      	ldr	r2, [pc, #84]	@ (8007658 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8007602:	4293      	cmp	r3, r2
 8007604:	d904      	bls.n	8007610 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 8007606:	2313      	movs	r3, #19
 8007608:	18fb      	adds	r3, r7, r3
 800760a:	2203      	movs	r2, #3
 800760c:	701a      	strb	r2, [r3, #0]
            break;
 800760e:	e004      	b.n	800761a <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007610:	4b0d      	ldr	r3, [pc, #52]	@ (8007648 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8007612:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007614:	2202      	movs	r2, #2
 8007616:	4013      	ands	r3, r2
 8007618:	d0ed      	beq.n	80075f6 <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 800761a:	2313      	movs	r3, #19
 800761c:	18fb      	adds	r3, r7, r3
 800761e:	781b      	ldrb	r3, [r3, #0]
 8007620:	2b00      	cmp	r3, #0
 8007622:	d10a      	bne.n	800763a <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007624:	4b08      	ldr	r3, [pc, #32]	@ (8007648 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8007626:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007628:	4a09      	ldr	r2, [pc, #36]	@ (8007650 <HAL_RCCEx_PeriphCLKConfig+0x154>)
 800762a:	4013      	ands	r3, r2
 800762c:	0019      	movs	r1, r3
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007632:	4b05      	ldr	r3, [pc, #20]	@ (8007648 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8007634:	430a      	orrs	r2, r1
 8007636:	65da      	str	r2, [r3, #92]	@ 0x5c
 8007638:	e016      	b.n	8007668 <HAL_RCCEx_PeriphCLKConfig+0x16c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800763a:	2312      	movs	r3, #18
 800763c:	18fb      	adds	r3, r7, r3
 800763e:	2213      	movs	r2, #19
 8007640:	18ba      	adds	r2, r7, r2
 8007642:	7812      	ldrb	r2, [r2, #0]
 8007644:	701a      	strb	r2, [r3, #0]
 8007646:	e00f      	b.n	8007668 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8007648:	40021000 	.word	0x40021000
 800764c:	40007000 	.word	0x40007000
 8007650:	fffffcff 	.word	0xfffffcff
 8007654:	fffeffff 	.word	0xfffeffff
 8007658:	00001388 	.word	0x00001388
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800765c:	2312      	movs	r3, #18
 800765e:	18fb      	adds	r3, r7, r3
 8007660:	2213      	movs	r2, #19
 8007662:	18ba      	adds	r2, r7, r2
 8007664:	7812      	ldrb	r2, [r2, #0]
 8007666:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8007668:	2311      	movs	r3, #17
 800766a:	18fb      	adds	r3, r7, r3
 800766c:	781b      	ldrb	r3, [r3, #0]
 800766e:	2b01      	cmp	r3, #1
 8007670:	d105      	bne.n	800767e <HAL_RCCEx_PeriphCLKConfig+0x182>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007672:	4bb6      	ldr	r3, [pc, #728]	@ (800794c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8007674:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007676:	4bb5      	ldr	r3, [pc, #724]	@ (800794c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8007678:	49b5      	ldr	r1, [pc, #724]	@ (8007950 <HAL_RCCEx_PeriphCLKConfig+0x454>)
 800767a:	400a      	ands	r2, r1
 800767c:	63da      	str	r2, [r3, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	681b      	ldr	r3, [r3, #0]
 8007682:	2201      	movs	r2, #1
 8007684:	4013      	ands	r3, r2
 8007686:	d009      	beq.n	800769c <HAL_RCCEx_PeriphCLKConfig+0x1a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8007688:	4bb0      	ldr	r3, [pc, #704]	@ (800794c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800768a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800768c:	2203      	movs	r2, #3
 800768e:	4393      	bics	r3, r2
 8007690:	0019      	movs	r1, r3
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	685a      	ldr	r2, [r3, #4]
 8007696:	4bad      	ldr	r3, [pc, #692]	@ (800794c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8007698:	430a      	orrs	r2, r1
 800769a:	655a      	str	r2, [r3, #84]	@ 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	681b      	ldr	r3, [r3, #0]
 80076a0:	2202      	movs	r2, #2
 80076a2:	4013      	ands	r3, r2
 80076a4:	d009      	beq.n	80076ba <HAL_RCCEx_PeriphCLKConfig+0x1be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80076a6:	4ba9      	ldr	r3, [pc, #676]	@ (800794c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80076a8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80076aa:	220c      	movs	r2, #12
 80076ac:	4393      	bics	r3, r2
 80076ae:	0019      	movs	r1, r3
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	689a      	ldr	r2, [r3, #8]
 80076b4:	4ba5      	ldr	r3, [pc, #660]	@ (800794c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80076b6:	430a      	orrs	r2, r1
 80076b8:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_USART2SEL */

#if defined(RCC_CCIPR_USART3SEL)
  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	2204      	movs	r2, #4
 80076c0:	4013      	ands	r3, r2
 80076c2:	d009      	beq.n	80076d8 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80076c4:	4ba1      	ldr	r3, [pc, #644]	@ (800794c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80076c6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80076c8:	2230      	movs	r2, #48	@ 0x30
 80076ca:	4393      	bics	r3, r2
 80076cc:	0019      	movs	r1, r3
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	68da      	ldr	r2, [r3, #12]
 80076d2:	4b9e      	ldr	r3, [pc, #632]	@ (800794c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80076d4:	430a      	orrs	r2, r1
 80076d6:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	681b      	ldr	r3, [r3, #0]
 80076dc:	2210      	movs	r2, #16
 80076de:	4013      	ands	r3, r2
 80076e0:	d009      	beq.n	80076f6 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80076e2:	4b9a      	ldr	r3, [pc, #616]	@ (800794c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80076e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80076e6:	4a9b      	ldr	r2, [pc, #620]	@ (8007954 <HAL_RCCEx_PeriphCLKConfig+0x458>)
 80076e8:	4013      	ands	r3, r2
 80076ea:	0019      	movs	r1, r3
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	691a      	ldr	r2, [r3, #16]
 80076f0:	4b96      	ldr	r3, [pc, #600]	@ (800794c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80076f2:	430a      	orrs	r2, r1
 80076f4:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* LPUART1 */

#if defined(LPUART2)
  /*-------------------------- LPUART2 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART2) == RCC_PERIPHCLK_LPUART2)
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	681a      	ldr	r2, [r3, #0]
 80076fa:	2380      	movs	r3, #128	@ 0x80
 80076fc:	015b      	lsls	r3, r3, #5
 80076fe:	4013      	ands	r3, r2
 8007700:	d009      	beq.n	8007716 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART2CLKSOURCE(PeriphClkInit->Lpuart2ClockSelection));

    /* Configure the LPUART clock source */
    __HAL_RCC_LPUART2_CONFIG(PeriphClkInit->Lpuart2ClockSelection);
 8007702:	4b92      	ldr	r3, [pc, #584]	@ (800794c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8007704:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007706:	4a94      	ldr	r2, [pc, #592]	@ (8007958 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8007708:	4013      	ands	r3, r2
 800770a:	0019      	movs	r1, r3
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	695a      	ldr	r2, [r3, #20]
 8007710:	4b8e      	ldr	r3, [pc, #568]	@ (800794c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8007712:	430a      	orrs	r2, r1
 8007714:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	681a      	ldr	r2, [r3, #0]
 800771a:	2380      	movs	r3, #128	@ 0x80
 800771c:	009b      	lsls	r3, r3, #2
 800771e:	4013      	ands	r3, r2
 8007720:	d009      	beq.n	8007736 <HAL_RCCEx_PeriphCLKConfig+0x23a>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8007722:	4b8a      	ldr	r3, [pc, #552]	@ (800794c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8007724:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007726:	4a8d      	ldr	r2, [pc, #564]	@ (800795c <HAL_RCCEx_PeriphCLKConfig+0x460>)
 8007728:	4013      	ands	r3, r2
 800772a:	0019      	movs	r1, r3
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007730:	4b86      	ldr	r3, [pc, #536]	@ (800794c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8007732:	430a      	orrs	r2, r1
 8007734:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	681a      	ldr	r2, [r3, #0]
 800773a:	2380      	movs	r3, #128	@ 0x80
 800773c:	00db      	lsls	r3, r3, #3
 800773e:	4013      	ands	r3, r2
 8007740:	d009      	beq.n	8007756 <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8007742:	4b82      	ldr	r3, [pc, #520]	@ (800794c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8007744:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007746:	4a86      	ldr	r2, [pc, #536]	@ (8007960 <HAL_RCCEx_PeriphCLKConfig+0x464>)
 8007748:	4013      	ands	r3, r2
 800774a:	0019      	movs	r1, r3
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007750:	4b7e      	ldr	r3, [pc, #504]	@ (800794c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8007752:	430a      	orrs	r2, r1
 8007754:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	681b      	ldr	r3, [r3, #0]
 800775a:	2220      	movs	r2, #32
 800775c:	4013      	ands	r3, r2
 800775e:	d009      	beq.n	8007774 <HAL_RCCEx_PeriphCLKConfig+0x278>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8007760:	4b7a      	ldr	r3, [pc, #488]	@ (800794c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8007762:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007764:	4a7f      	ldr	r2, [pc, #508]	@ (8007964 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8007766:	4013      	ands	r3, r2
 8007768:	0019      	movs	r1, r3
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	699a      	ldr	r2, [r3, #24]
 800776e:	4b77      	ldr	r3, [pc, #476]	@ (800794c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8007770:	430a      	orrs	r2, r1
 8007772:	655a      	str	r2, [r3, #84]	@ 0x54
  }

#if defined(RCC_CCIPR_I2C2SEL)
  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	681b      	ldr	r3, [r3, #0]
 8007778:	2240      	movs	r2, #64	@ 0x40
 800777a:	4013      	ands	r3, r2
 800777c:	d009      	beq.n	8007792 <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800777e:	4b73      	ldr	r3, [pc, #460]	@ (800794c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8007780:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007782:	4a79      	ldr	r2, [pc, #484]	@ (8007968 <HAL_RCCEx_PeriphCLKConfig+0x46c>)
 8007784:	4013      	ands	r3, r2
 8007786:	0019      	movs	r1, r3
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	69da      	ldr	r2, [r3, #28]
 800778c:	4b6f      	ldr	r3, [pc, #444]	@ (800794c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800778e:	430a      	orrs	r2, r1
 8007790:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	681a      	ldr	r2, [r3, #0]
 8007796:	2380      	movs	r3, #128	@ 0x80
 8007798:	01db      	lsls	r3, r3, #7
 800779a:	4013      	ands	r3, r2
 800779c:	d015      	beq.n	80077ca <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800779e:	4b6b      	ldr	r3, [pc, #428]	@ (800794c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80077a0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80077a2:	009b      	lsls	r3, r3, #2
 80077a4:	0899      	lsrs	r1, r3, #2
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80077aa:	4b68      	ldr	r3, [pc, #416]	@ (800794c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80077ac:	430a      	orrs	r2, r1
 80077ae:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80077b4:	2380      	movs	r3, #128	@ 0x80
 80077b6:	05db      	lsls	r3, r3, #23
 80077b8:	429a      	cmp	r2, r3
 80077ba:	d106      	bne.n	80077ca <HAL_RCCEx_PeriphCLKConfig+0x2ce>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 80077bc:	4b63      	ldr	r3, [pc, #396]	@ (800794c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80077be:	68da      	ldr	r2, [r3, #12]
 80077c0:	4b62      	ldr	r3, [pc, #392]	@ (800794c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80077c2:	2180      	movs	r1, #128	@ 0x80
 80077c4:	0249      	lsls	r1, r1, #9
 80077c6:	430a      	orrs	r2, r1
 80077c8:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	681a      	ldr	r2, [r3, #0]
 80077ce:	2380      	movs	r3, #128	@ 0x80
 80077d0:	031b      	lsls	r3, r3, #12
 80077d2:	4013      	ands	r3, r2
 80077d4:	d009      	beq.n	80077ea <HAL_RCCEx_PeriphCLKConfig+0x2ee>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80077d6:	4b5d      	ldr	r3, [pc, #372]	@ (800794c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80077d8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80077da:	2240      	movs	r2, #64	@ 0x40
 80077dc:	4393      	bics	r3, r2
 80077de:	0019      	movs	r1, r3
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80077e4:	4b59      	ldr	r3, [pc, #356]	@ (800794c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80077e6:	430a      	orrs	r2, r1
 80077e8:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	681a      	ldr	r2, [r3, #0]
 80077ee:	2380      	movs	r3, #128	@ 0x80
 80077f0:	039b      	lsls	r3, r3, #14
 80077f2:	4013      	ands	r3, r2
 80077f4:	d016      	beq.n	8007824 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80077f6:	4b55      	ldr	r3, [pc, #340]	@ (800794c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80077f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80077fa:	4a5c      	ldr	r2, [pc, #368]	@ (800796c <HAL_RCCEx_PeriphCLKConfig+0x470>)
 80077fc:	4013      	ands	r3, r2
 80077fe:	0019      	movs	r1, r3
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007804:	4b51      	ldr	r3, [pc, #324]	@ (800794c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8007806:	430a      	orrs	r2, r1
 8007808:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800780e:	2380      	movs	r3, #128	@ 0x80
 8007810:	03db      	lsls	r3, r3, #15
 8007812:	429a      	cmp	r2, r3
 8007814:	d106      	bne.n	8007824 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8007816:	4b4d      	ldr	r3, [pc, #308]	@ (800794c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8007818:	68da      	ldr	r2, [r3, #12]
 800781a:	4b4c      	ldr	r3, [pc, #304]	@ (800794c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800781c:	2180      	movs	r1, #128	@ 0x80
 800781e:	0449      	lsls	r1, r1, #17
 8007820:	430a      	orrs	r2, r1
 8007822:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	681a      	ldr	r2, [r3, #0]
 8007828:	2380      	movs	r3, #128	@ 0x80
 800782a:	03db      	lsls	r3, r3, #15
 800782c:	4013      	ands	r3, r2
 800782e:	d016      	beq.n	800785e <HAL_RCCEx_PeriphCLKConfig+0x362>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8007830:	4b46      	ldr	r3, [pc, #280]	@ (800794c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8007832:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007834:	4a4e      	ldr	r2, [pc, #312]	@ (8007970 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 8007836:	4013      	ands	r3, r2
 8007838:	0019      	movs	r1, r3
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800783e:	4b43      	ldr	r3, [pc, #268]	@ (800794c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8007840:	430a      	orrs	r2, r1
 8007842:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007848:	2380      	movs	r3, #128	@ 0x80
 800784a:	045b      	lsls	r3, r3, #17
 800784c:	429a      	cmp	r2, r3
 800784e:	d106      	bne.n	800785e <HAL_RCCEx_PeriphCLKConfig+0x362>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8007850:	4b3e      	ldr	r3, [pc, #248]	@ (800794c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8007852:	68da      	ldr	r2, [r3, #12]
 8007854:	4b3d      	ldr	r3, [pc, #244]	@ (800794c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8007856:	2180      	movs	r1, #128	@ 0x80
 8007858:	0449      	lsls	r1, r1, #17
 800785a:	430a      	orrs	r2, r1
 800785c:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	681a      	ldr	r2, [r3, #0]
 8007862:	2380      	movs	r3, #128	@ 0x80
 8007864:	011b      	lsls	r3, r3, #4
 8007866:	4013      	ands	r3, r2
 8007868:	d014      	beq.n	8007894 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 800786a:	4b38      	ldr	r3, [pc, #224]	@ (800794c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800786c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800786e:	2203      	movs	r2, #3
 8007870:	4393      	bics	r3, r2
 8007872:	0019      	movs	r1, r3
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	6a1a      	ldr	r2, [r3, #32]
 8007878:	4b34      	ldr	r3, [pc, #208]	@ (800794c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800787a:	430a      	orrs	r2, r1
 800787c:	659a      	str	r2, [r3, #88]	@ 0x58

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	6a1b      	ldr	r3, [r3, #32]
 8007882:	2b01      	cmp	r3, #1
 8007884:	d106      	bne.n	8007894 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8007886:	4b31      	ldr	r3, [pc, #196]	@ (800794c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8007888:	68da      	ldr	r2, [r3, #12]
 800788a:	4b30      	ldr	r3, [pc, #192]	@ (800794c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800788c:	2180      	movs	r1, #128	@ 0x80
 800788e:	0249      	lsls	r1, r1, #9
 8007890:	430a      	orrs	r2, r1
 8007892:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(RCC_CCIPR2_I2S2SEL)
  /*-------------------------- I2S2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == RCC_PERIPHCLK_I2S2)
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	681a      	ldr	r2, [r3, #0]
 8007898:	2380      	movs	r3, #128	@ 0x80
 800789a:	019b      	lsls	r3, r3, #6
 800789c:	4013      	ands	r3, r2
 800789e:	d014      	beq.n	80078ca <HAL_RCCEx_PeriphCLKConfig+0x3ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 80078a0:	4b2a      	ldr	r3, [pc, #168]	@ (800794c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80078a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80078a4:	220c      	movs	r2, #12
 80078a6:	4393      	bics	r3, r2
 80078a8:	0019      	movs	r1, r3
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80078ae:	4b27      	ldr	r3, [pc, #156]	@ (800794c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80078b0:	430a      	orrs	r2, r1
 80078b2:	659a      	str	r2, [r3, #88]	@ 0x58

    if (PeriphClkInit->I2s2ClockSelection == RCC_I2S2CLKSOURCE_PLL)
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80078b8:	2b04      	cmp	r3, #4
 80078ba:	d106      	bne.n	80078ca <HAL_RCCEx_PeriphCLKConfig+0x3ce>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 80078bc:	4b23      	ldr	r3, [pc, #140]	@ (800794c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80078be:	68da      	ldr	r2, [r3, #12]
 80078c0:	4b22      	ldr	r3, [pc, #136]	@ (800794c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80078c2:	2180      	movs	r1, #128	@ 0x80
 80078c4:	0249      	lsls	r1, r1, #9
 80078c6:	430a      	orrs	r2, r1
 80078c8:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR2_I2S2SEL */

#if defined(STM32G0C1xx) || defined(STM32G0B1xx)  || defined(STM32G0B0xx)
  /*-------------------------- USB clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	681a      	ldr	r2, [r3, #0]
 80078ce:	2380      	movs	r3, #128	@ 0x80
 80078d0:	045b      	lsls	r3, r3, #17
 80078d2:	4013      	ands	r3, r2
 80078d4:	d016      	beq.n	8007904 <HAL_RCCEx_PeriphCLKConfig+0x408>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80078d6:	4b1d      	ldr	r3, [pc, #116]	@ (800794c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80078d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80078da:	4a22      	ldr	r2, [pc, #136]	@ (8007964 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 80078dc:	4013      	ands	r3, r2
 80078de:	0019      	movs	r1, r3
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80078e4:	4b19      	ldr	r3, [pc, #100]	@ (800794c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80078e6:	430a      	orrs	r2, r1
 80078e8:	659a      	str	r2, [r3, #88]	@ 0x58

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80078ee:	2380      	movs	r3, #128	@ 0x80
 80078f0:	019b      	lsls	r3, r3, #6
 80078f2:	429a      	cmp	r2, r3
 80078f4:	d106      	bne.n	8007904 <HAL_RCCEx_PeriphCLKConfig+0x408>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 80078f6:	4b15      	ldr	r3, [pc, #84]	@ (800794c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80078f8:	68da      	ldr	r2, [r3, #12]
 80078fa:	4b14      	ldr	r3, [pc, #80]	@ (800794c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80078fc:	2180      	movs	r1, #128	@ 0x80
 80078fe:	0449      	lsls	r1, r1, #17
 8007900:	430a      	orrs	r2, r1
 8007902:	60da      	str	r2, [r3, #12]
  }
#endif /* STM32G0C1xx || STM32G0B1xx || STM32G0B0xx */

#if defined(FDCAN1) || defined(FDCAN2)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	681a      	ldr	r2, [r3, #0]
 8007908:	2380      	movs	r3, #128	@ 0x80
 800790a:	049b      	lsls	r3, r3, #18
 800790c:	4013      	ands	r3, r2
 800790e:	d016      	beq.n	800793e <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8007910:	4b0e      	ldr	r3, [pc, #56]	@ (800794c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8007912:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007914:	4a10      	ldr	r2, [pc, #64]	@ (8007958 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8007916:	4013      	ands	r3, r2
 8007918:	0019      	movs	r1, r3
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800791e:	4b0b      	ldr	r3, [pc, #44]	@ (800794c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8007920:	430a      	orrs	r2, r1
 8007922:	659a      	str	r2, [r3, #88]	@ 0x58

    if (PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007928:	2380      	movs	r3, #128	@ 0x80
 800792a:	005b      	lsls	r3, r3, #1
 800792c:	429a      	cmp	r2, r3
 800792e:	d106      	bne.n	800793e <HAL_RCCEx_PeriphCLKConfig+0x442>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8007930:	4b06      	ldr	r3, [pc, #24]	@ (800794c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8007932:	68da      	ldr	r2, [r3, #12]
 8007934:	4b05      	ldr	r3, [pc, #20]	@ (800794c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8007936:	2180      	movs	r1, #128	@ 0x80
 8007938:	0449      	lsls	r1, r1, #17
 800793a:	430a      	orrs	r2, r1
 800793c:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 800793e:	2312      	movs	r3, #18
 8007940:	18fb      	adds	r3, r7, r3
 8007942:	781b      	ldrb	r3, [r3, #0]
}
 8007944:	0018      	movs	r0, r3
 8007946:	46bd      	mov	sp, r7
 8007948:	b006      	add	sp, #24
 800794a:	bd80      	pop	{r7, pc}
 800794c:	40021000 	.word	0x40021000
 8007950:	efffffff 	.word	0xefffffff
 8007954:	fffff3ff 	.word	0xfffff3ff
 8007958:	fffffcff 	.word	0xfffffcff
 800795c:	fff3ffff 	.word	0xfff3ffff
 8007960:	ffcfffff 	.word	0xffcfffff
 8007964:	ffffcfff 	.word	0xffffcfff
 8007968:	ffff3fff 	.word	0xffff3fff
 800796c:	ffbfffff 	.word	0xffbfffff
 8007970:	feffffff 	.word	0xfeffffff

08007974 <__NVIC_SetPriority>:
{
 8007974:	b590      	push	{r4, r7, lr}
 8007976:	b083      	sub	sp, #12
 8007978:	af00      	add	r7, sp, #0
 800797a:	0002      	movs	r2, r0
 800797c:	6039      	str	r1, [r7, #0]
 800797e:	1dfb      	adds	r3, r7, #7
 8007980:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8007982:	1dfb      	adds	r3, r7, #7
 8007984:	781b      	ldrb	r3, [r3, #0]
 8007986:	2b7f      	cmp	r3, #127	@ 0x7f
 8007988:	d828      	bhi.n	80079dc <__NVIC_SetPriority+0x68>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800798a:	4a2f      	ldr	r2, [pc, #188]	@ (8007a48 <__NVIC_SetPriority+0xd4>)
 800798c:	1dfb      	adds	r3, r7, #7
 800798e:	781b      	ldrb	r3, [r3, #0]
 8007990:	b25b      	sxtb	r3, r3
 8007992:	089b      	lsrs	r3, r3, #2
 8007994:	33c0      	adds	r3, #192	@ 0xc0
 8007996:	009b      	lsls	r3, r3, #2
 8007998:	589b      	ldr	r3, [r3, r2]
 800799a:	1dfa      	adds	r2, r7, #7
 800799c:	7812      	ldrb	r2, [r2, #0]
 800799e:	0011      	movs	r1, r2
 80079a0:	2203      	movs	r2, #3
 80079a2:	400a      	ands	r2, r1
 80079a4:	00d2      	lsls	r2, r2, #3
 80079a6:	21ff      	movs	r1, #255	@ 0xff
 80079a8:	4091      	lsls	r1, r2
 80079aa:	000a      	movs	r2, r1
 80079ac:	43d2      	mvns	r2, r2
 80079ae:	401a      	ands	r2, r3
 80079b0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80079b2:	683b      	ldr	r3, [r7, #0]
 80079b4:	019b      	lsls	r3, r3, #6
 80079b6:	22ff      	movs	r2, #255	@ 0xff
 80079b8:	401a      	ands	r2, r3
 80079ba:	1dfb      	adds	r3, r7, #7
 80079bc:	781b      	ldrb	r3, [r3, #0]
 80079be:	0018      	movs	r0, r3
 80079c0:	2303      	movs	r3, #3
 80079c2:	4003      	ands	r3, r0
 80079c4:	00db      	lsls	r3, r3, #3
 80079c6:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80079c8:	481f      	ldr	r0, [pc, #124]	@ (8007a48 <__NVIC_SetPriority+0xd4>)
 80079ca:	1dfb      	adds	r3, r7, #7
 80079cc:	781b      	ldrb	r3, [r3, #0]
 80079ce:	b25b      	sxtb	r3, r3
 80079d0:	089b      	lsrs	r3, r3, #2
 80079d2:	430a      	orrs	r2, r1
 80079d4:	33c0      	adds	r3, #192	@ 0xc0
 80079d6:	009b      	lsls	r3, r3, #2
 80079d8:	501a      	str	r2, [r3, r0]
}
 80079da:	e031      	b.n	8007a40 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80079dc:	4a1b      	ldr	r2, [pc, #108]	@ (8007a4c <__NVIC_SetPriority+0xd8>)
 80079de:	1dfb      	adds	r3, r7, #7
 80079e0:	781b      	ldrb	r3, [r3, #0]
 80079e2:	0019      	movs	r1, r3
 80079e4:	230f      	movs	r3, #15
 80079e6:	400b      	ands	r3, r1
 80079e8:	3b08      	subs	r3, #8
 80079ea:	089b      	lsrs	r3, r3, #2
 80079ec:	3306      	adds	r3, #6
 80079ee:	009b      	lsls	r3, r3, #2
 80079f0:	18d3      	adds	r3, r2, r3
 80079f2:	3304      	adds	r3, #4
 80079f4:	681b      	ldr	r3, [r3, #0]
 80079f6:	1dfa      	adds	r2, r7, #7
 80079f8:	7812      	ldrb	r2, [r2, #0]
 80079fa:	0011      	movs	r1, r2
 80079fc:	2203      	movs	r2, #3
 80079fe:	400a      	ands	r2, r1
 8007a00:	00d2      	lsls	r2, r2, #3
 8007a02:	21ff      	movs	r1, #255	@ 0xff
 8007a04:	4091      	lsls	r1, r2
 8007a06:	000a      	movs	r2, r1
 8007a08:	43d2      	mvns	r2, r2
 8007a0a:	401a      	ands	r2, r3
 8007a0c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8007a0e:	683b      	ldr	r3, [r7, #0]
 8007a10:	019b      	lsls	r3, r3, #6
 8007a12:	22ff      	movs	r2, #255	@ 0xff
 8007a14:	401a      	ands	r2, r3
 8007a16:	1dfb      	adds	r3, r7, #7
 8007a18:	781b      	ldrb	r3, [r3, #0]
 8007a1a:	0018      	movs	r0, r3
 8007a1c:	2303      	movs	r3, #3
 8007a1e:	4003      	ands	r3, r0
 8007a20:	00db      	lsls	r3, r3, #3
 8007a22:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8007a24:	4809      	ldr	r0, [pc, #36]	@ (8007a4c <__NVIC_SetPriority+0xd8>)
 8007a26:	1dfb      	adds	r3, r7, #7
 8007a28:	781b      	ldrb	r3, [r3, #0]
 8007a2a:	001c      	movs	r4, r3
 8007a2c:	230f      	movs	r3, #15
 8007a2e:	4023      	ands	r3, r4
 8007a30:	3b08      	subs	r3, #8
 8007a32:	089b      	lsrs	r3, r3, #2
 8007a34:	430a      	orrs	r2, r1
 8007a36:	3306      	adds	r3, #6
 8007a38:	009b      	lsls	r3, r3, #2
 8007a3a:	18c3      	adds	r3, r0, r3
 8007a3c:	3304      	adds	r3, #4
 8007a3e:	601a      	str	r2, [r3, #0]
}
 8007a40:	46c0      	nop			@ (mov r8, r8)
 8007a42:	46bd      	mov	sp, r7
 8007a44:	b003      	add	sp, #12
 8007a46:	bd90      	pop	{r4, r7, pc}
 8007a48:	e000e100 	.word	0xe000e100
 8007a4c:	e000ed00 	.word	0xe000ed00

08007a50 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8007a50:	b580      	push	{r7, lr}
 8007a52:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8007a54:	2305      	movs	r3, #5
 8007a56:	425b      	negs	r3, r3
 8007a58:	2100      	movs	r1, #0
 8007a5a:	0018      	movs	r0, r3
 8007a5c:	f7ff ff8a 	bl	8007974 <__NVIC_SetPriority>
#endif
}
 8007a60:	46c0      	nop			@ (mov r8, r8)
 8007a62:	46bd      	mov	sp, r7
 8007a64:	bd80      	pop	{r7, pc}
	...

08007a68 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8007a68:	b580      	push	{r7, lr}
 8007a6a:	b082      	sub	sp, #8
 8007a6c:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007a6e:	f3ef 8305 	mrs	r3, IPSR
 8007a72:	603b      	str	r3, [r7, #0]
  return(result);
 8007a74:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8007a76:	2b00      	cmp	r3, #0
 8007a78:	d003      	beq.n	8007a82 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8007a7a:	2306      	movs	r3, #6
 8007a7c:	425b      	negs	r3, r3
 8007a7e:	607b      	str	r3, [r7, #4]
 8007a80:	e00c      	b.n	8007a9c <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8007a82:	4b09      	ldr	r3, [pc, #36]	@ (8007aa8 <osKernelInitialize+0x40>)
 8007a84:	681b      	ldr	r3, [r3, #0]
 8007a86:	2b00      	cmp	r3, #0
 8007a88:	d105      	bne.n	8007a96 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8007a8a:	4b07      	ldr	r3, [pc, #28]	@ (8007aa8 <osKernelInitialize+0x40>)
 8007a8c:	2201      	movs	r2, #1
 8007a8e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8007a90:	2300      	movs	r3, #0
 8007a92:	607b      	str	r3, [r7, #4]
 8007a94:	e002      	b.n	8007a9c <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8007a96:	2301      	movs	r3, #1
 8007a98:	425b      	negs	r3, r3
 8007a9a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8007a9c:	687b      	ldr	r3, [r7, #4]
}
 8007a9e:	0018      	movs	r0, r3
 8007aa0:	46bd      	mov	sp, r7
 8007aa2:	b002      	add	sp, #8
 8007aa4:	bd80      	pop	{r7, pc}
 8007aa6:	46c0      	nop			@ (mov r8, r8)
 8007aa8:	200002b0 	.word	0x200002b0

08007aac <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8007aac:	b580      	push	{r7, lr}
 8007aae:	b082      	sub	sp, #8
 8007ab0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007ab2:	f3ef 8305 	mrs	r3, IPSR
 8007ab6:	603b      	str	r3, [r7, #0]
  return(result);
 8007ab8:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8007aba:	2b00      	cmp	r3, #0
 8007abc:	d003      	beq.n	8007ac6 <osKernelStart+0x1a>
    stat = osErrorISR;
 8007abe:	2306      	movs	r3, #6
 8007ac0:	425b      	negs	r3, r3
 8007ac2:	607b      	str	r3, [r7, #4]
 8007ac4:	e010      	b.n	8007ae8 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8007ac6:	4b0b      	ldr	r3, [pc, #44]	@ (8007af4 <osKernelStart+0x48>)
 8007ac8:	681b      	ldr	r3, [r3, #0]
 8007aca:	2b01      	cmp	r3, #1
 8007acc:	d109      	bne.n	8007ae2 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8007ace:	f7ff ffbf 	bl	8007a50 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8007ad2:	4b08      	ldr	r3, [pc, #32]	@ (8007af4 <osKernelStart+0x48>)
 8007ad4:	2202      	movs	r2, #2
 8007ad6:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8007ad8:	f001 f950 	bl	8008d7c <vTaskStartScheduler>
      stat = osOK;
 8007adc:	2300      	movs	r3, #0
 8007ade:	607b      	str	r3, [r7, #4]
 8007ae0:	e002      	b.n	8007ae8 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8007ae2:	2301      	movs	r3, #1
 8007ae4:	425b      	negs	r3, r3
 8007ae6:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8007ae8:	687b      	ldr	r3, [r7, #4]
}
 8007aea:	0018      	movs	r0, r3
 8007aec:	46bd      	mov	sp, r7
 8007aee:	b002      	add	sp, #8
 8007af0:	bd80      	pop	{r7, pc}
 8007af2:	46c0      	nop			@ (mov r8, r8)
 8007af4:	200002b0 	.word	0x200002b0

08007af8 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8007af8:	b5b0      	push	{r4, r5, r7, lr}
 8007afa:	b08e      	sub	sp, #56	@ 0x38
 8007afc:	af04      	add	r7, sp, #16
 8007afe:	60f8      	str	r0, [r7, #12]
 8007b00:	60b9      	str	r1, [r7, #8]
 8007b02:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8007b04:	2300      	movs	r3, #0
 8007b06:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007b08:	f3ef 8305 	mrs	r3, IPSR
 8007b0c:	617b      	str	r3, [r7, #20]
  return(result);
 8007b0e:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8007b10:	2b00      	cmp	r3, #0
 8007b12:	d000      	beq.n	8007b16 <osThreadNew+0x1e>
 8007b14:	e081      	b.n	8007c1a <osThreadNew+0x122>
 8007b16:	68fb      	ldr	r3, [r7, #12]
 8007b18:	2b00      	cmp	r3, #0
 8007b1a:	d100      	bne.n	8007b1e <osThreadNew+0x26>
 8007b1c:	e07d      	b.n	8007c1a <osThreadNew+0x122>
    stack = configMINIMAL_STACK_SIZE;
 8007b1e:	2380      	movs	r3, #128	@ 0x80
 8007b20:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8007b22:	2318      	movs	r3, #24
 8007b24:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8007b26:	2300      	movs	r3, #0
 8007b28:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8007b2a:	2301      	movs	r3, #1
 8007b2c:	425b      	negs	r3, r3
 8007b2e:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	2b00      	cmp	r3, #0
 8007b34:	d044      	beq.n	8007bc0 <osThreadNew+0xc8>
      if (attr->name != NULL) {
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	681b      	ldr	r3, [r3, #0]
 8007b3a:	2b00      	cmp	r3, #0
 8007b3c:	d002      	beq.n	8007b44 <osThreadNew+0x4c>
        name = attr->name;
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	681b      	ldr	r3, [r3, #0]
 8007b42:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	699b      	ldr	r3, [r3, #24]
 8007b48:	2b00      	cmp	r3, #0
 8007b4a:	d002      	beq.n	8007b52 <osThreadNew+0x5a>
        prio = (UBaseType_t)attr->priority;
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	699b      	ldr	r3, [r3, #24]
 8007b50:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8007b52:	69fb      	ldr	r3, [r7, #28]
 8007b54:	2b00      	cmp	r3, #0
 8007b56:	d007      	beq.n	8007b68 <osThreadNew+0x70>
 8007b58:	69fb      	ldr	r3, [r7, #28]
 8007b5a:	2b38      	cmp	r3, #56	@ 0x38
 8007b5c:	d804      	bhi.n	8007b68 <osThreadNew+0x70>
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	685b      	ldr	r3, [r3, #4]
 8007b62:	2201      	movs	r2, #1
 8007b64:	4013      	ands	r3, r2
 8007b66:	d001      	beq.n	8007b6c <osThreadNew+0x74>
        return (NULL);
 8007b68:	2300      	movs	r3, #0
 8007b6a:	e057      	b.n	8007c1c <osThreadNew+0x124>
      }

      if (attr->stack_size > 0U) {
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	695b      	ldr	r3, [r3, #20]
 8007b70:	2b00      	cmp	r3, #0
 8007b72:	d003      	beq.n	8007b7c <osThreadNew+0x84>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	695b      	ldr	r3, [r3, #20]
 8007b78:	089b      	lsrs	r3, r3, #2
 8007b7a:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	689b      	ldr	r3, [r3, #8]
 8007b80:	2b00      	cmp	r3, #0
 8007b82:	d00e      	beq.n	8007ba2 <osThreadNew+0xaa>
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	68db      	ldr	r3, [r3, #12]
 8007b88:	2ba7      	cmp	r3, #167	@ 0xa7
 8007b8a:	d90a      	bls.n	8007ba2 <osThreadNew+0xaa>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8007b90:	2b00      	cmp	r3, #0
 8007b92:	d006      	beq.n	8007ba2 <osThreadNew+0xaa>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	695b      	ldr	r3, [r3, #20]
 8007b98:	2b00      	cmp	r3, #0
 8007b9a:	d002      	beq.n	8007ba2 <osThreadNew+0xaa>
        mem = 1;
 8007b9c:	2301      	movs	r3, #1
 8007b9e:	61bb      	str	r3, [r7, #24]
 8007ba0:	e010      	b.n	8007bc4 <osThreadNew+0xcc>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	689b      	ldr	r3, [r3, #8]
 8007ba6:	2b00      	cmp	r3, #0
 8007ba8:	d10c      	bne.n	8007bc4 <osThreadNew+0xcc>
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	68db      	ldr	r3, [r3, #12]
 8007bae:	2b00      	cmp	r3, #0
 8007bb0:	d108      	bne.n	8007bc4 <osThreadNew+0xcc>
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	691b      	ldr	r3, [r3, #16]
 8007bb6:	2b00      	cmp	r3, #0
 8007bb8:	d104      	bne.n	8007bc4 <osThreadNew+0xcc>
          mem = 0;
 8007bba:	2300      	movs	r3, #0
 8007bbc:	61bb      	str	r3, [r7, #24]
 8007bbe:	e001      	b.n	8007bc4 <osThreadNew+0xcc>
        }
      }
    }
    else {
      mem = 0;
 8007bc0:	2300      	movs	r3, #0
 8007bc2:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8007bc4:	69bb      	ldr	r3, [r7, #24]
 8007bc6:	2b01      	cmp	r3, #1
 8007bc8:	d112      	bne.n	8007bf0 <osThreadNew+0xf8>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	691a      	ldr	r2, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	689b      	ldr	r3, [r3, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8007bd2:	68bd      	ldr	r5, [r7, #8]
 8007bd4:	6a3c      	ldr	r4, [r7, #32]
 8007bd6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007bd8:	68f8      	ldr	r0, [r7, #12]
 8007bda:	9302      	str	r3, [sp, #8]
 8007bdc:	9201      	str	r2, [sp, #4]
 8007bde:	69fb      	ldr	r3, [r7, #28]
 8007be0:	9300      	str	r3, [sp, #0]
 8007be2:	002b      	movs	r3, r5
 8007be4:	0022      	movs	r2, r4
 8007be6:	f000 ff06 	bl	80089f6 <xTaskCreateStatic>
 8007bea:	0003      	movs	r3, r0
 8007bec:	613b      	str	r3, [r7, #16]
 8007bee:	e014      	b.n	8007c1a <osThreadNew+0x122>
      #endif
    }
    else {
      if (mem == 0) {
 8007bf0:	69bb      	ldr	r3, [r7, #24]
 8007bf2:	2b00      	cmp	r3, #0
 8007bf4:	d111      	bne.n	8007c1a <osThreadNew+0x122>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8007bf6:	6a3b      	ldr	r3, [r7, #32]
 8007bf8:	b29a      	uxth	r2, r3
 8007bfa:	68bc      	ldr	r4, [r7, #8]
 8007bfc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007bfe:	68f8      	ldr	r0, [r7, #12]
 8007c00:	2310      	movs	r3, #16
 8007c02:	18fb      	adds	r3, r7, r3
 8007c04:	9301      	str	r3, [sp, #4]
 8007c06:	69fb      	ldr	r3, [r7, #28]
 8007c08:	9300      	str	r3, [sp, #0]
 8007c0a:	0023      	movs	r3, r4
 8007c0c:	f000 ff3a 	bl	8008a84 <xTaskCreate>
 8007c10:	0003      	movs	r3, r0
 8007c12:	2b01      	cmp	r3, #1
 8007c14:	d001      	beq.n	8007c1a <osThreadNew+0x122>
            hTask = NULL;
 8007c16:	2300      	movs	r3, #0
 8007c18:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8007c1a:	693b      	ldr	r3, [r7, #16]
}
 8007c1c:	0018      	movs	r0, r3
 8007c1e:	46bd      	mov	sp, r7
 8007c20:	b00a      	add	sp, #40	@ 0x28
 8007c22:	bdb0      	pop	{r4, r5, r7, pc}

08007c24 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8007c24:	b580      	push	{r7, lr}
 8007c26:	b084      	sub	sp, #16
 8007c28:	af00      	add	r7, sp, #0
 8007c2a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007c2c:	f3ef 8305 	mrs	r3, IPSR
 8007c30:	60bb      	str	r3, [r7, #8]
  return(result);
 8007c32:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8007c34:	2b00      	cmp	r3, #0
 8007c36:	d003      	beq.n	8007c40 <osDelay+0x1c>
    stat = osErrorISR;
 8007c38:	2306      	movs	r3, #6
 8007c3a:	425b      	negs	r3, r3
 8007c3c:	60fb      	str	r3, [r7, #12]
 8007c3e:	e008      	b.n	8007c52 <osDelay+0x2e>
  }
  else {
    stat = osOK;
 8007c40:	2300      	movs	r3, #0
 8007c42:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	2b00      	cmp	r3, #0
 8007c48:	d003      	beq.n	8007c52 <osDelay+0x2e>
      vTaskDelay(ticks);
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	0018      	movs	r0, r3
 8007c4e:	f001 f86f 	bl	8008d30 <vTaskDelay>
    }
  }

  return (stat);
 8007c52:	68fb      	ldr	r3, [r7, #12]
}
 8007c54:	0018      	movs	r0, r3
 8007c56:	46bd      	mov	sp, r7
 8007c58:	b004      	add	sp, #16
 8007c5a:	bd80      	pop	{r7, pc}

08007c5c <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 8007c5c:	b580      	push	{r7, lr}
 8007c5e:	b08a      	sub	sp, #40	@ 0x28
 8007c60:	af02      	add	r7, sp, #8
 8007c62:	60f8      	str	r0, [r7, #12]
 8007c64:	60b9      	str	r1, [r7, #8]
 8007c66:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 8007c68:	2300      	movs	r3, #0
 8007c6a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007c6c:	f3ef 8305 	mrs	r3, IPSR
 8007c70:	613b      	str	r3, [r7, #16]
  return(result);
 8007c72:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 8007c74:	2b00      	cmp	r3, #0
 8007c76:	d000      	beq.n	8007c7a <osSemaphoreNew+0x1e>
 8007c78:	e07f      	b.n	8007d7a <osSemaphoreNew+0x11e>
 8007c7a:	68fb      	ldr	r3, [r7, #12]
 8007c7c:	2b00      	cmp	r3, #0
 8007c7e:	d100      	bne.n	8007c82 <osSemaphoreNew+0x26>
 8007c80:	e07b      	b.n	8007d7a <osSemaphoreNew+0x11e>
 8007c82:	68ba      	ldr	r2, [r7, #8]
 8007c84:	68fb      	ldr	r3, [r7, #12]
 8007c86:	429a      	cmp	r2, r3
 8007c88:	d900      	bls.n	8007c8c <osSemaphoreNew+0x30>
 8007c8a:	e076      	b.n	8007d7a <osSemaphoreNew+0x11e>
    mem = -1;
 8007c8c:	2301      	movs	r3, #1
 8007c8e:	425b      	negs	r3, r3
 8007c90:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	2b00      	cmp	r3, #0
 8007c96:	d015      	beq.n	8007cc4 <osSemaphoreNew+0x68>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	689b      	ldr	r3, [r3, #8]
 8007c9c:	2b00      	cmp	r3, #0
 8007c9e:	d006      	beq.n	8007cae <osSemaphoreNew+0x52>
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	68db      	ldr	r3, [r3, #12]
 8007ca4:	2b4f      	cmp	r3, #79	@ 0x4f
 8007ca6:	d902      	bls.n	8007cae <osSemaphoreNew+0x52>
        mem = 1;
 8007ca8:	2301      	movs	r3, #1
 8007caa:	61bb      	str	r3, [r7, #24]
 8007cac:	e00c      	b.n	8007cc8 <osSemaphoreNew+0x6c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	689b      	ldr	r3, [r3, #8]
 8007cb2:	2b00      	cmp	r3, #0
 8007cb4:	d108      	bne.n	8007cc8 <osSemaphoreNew+0x6c>
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	68db      	ldr	r3, [r3, #12]
 8007cba:	2b00      	cmp	r3, #0
 8007cbc:	d104      	bne.n	8007cc8 <osSemaphoreNew+0x6c>
          mem = 0;
 8007cbe:	2300      	movs	r3, #0
 8007cc0:	61bb      	str	r3, [r7, #24]
 8007cc2:	e001      	b.n	8007cc8 <osSemaphoreNew+0x6c>
        }
      }
    }
    else {
      mem = 0;
 8007cc4:	2300      	movs	r3, #0
 8007cc6:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 8007cc8:	69bb      	ldr	r3, [r7, #24]
 8007cca:	3301      	adds	r3, #1
 8007ccc:	d055      	beq.n	8007d7a <osSemaphoreNew+0x11e>
      if (max_count == 1U) {
 8007cce:	68fb      	ldr	r3, [r7, #12]
 8007cd0:	2b01      	cmp	r3, #1
 8007cd2:	d12b      	bne.n	8007d2c <osSemaphoreNew+0xd0>
        if (mem == 1) {
 8007cd4:	69bb      	ldr	r3, [r7, #24]
 8007cd6:	2b01      	cmp	r3, #1
 8007cd8:	d10b      	bne.n	8007cf2 <osSemaphoreNew+0x96>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	689b      	ldr	r3, [r3, #8]
 8007cde:	2203      	movs	r2, #3
 8007ce0:	9200      	str	r2, [sp, #0]
 8007ce2:	2200      	movs	r2, #0
 8007ce4:	2100      	movs	r1, #0
 8007ce6:	2001      	movs	r0, #1
 8007ce8:	f000 f9d6 	bl	8008098 <xQueueGenericCreateStatic>
 8007cec:	0003      	movs	r3, r0
 8007cee:	61fb      	str	r3, [r7, #28]
 8007cf0:	e006      	b.n	8007d00 <osSemaphoreNew+0xa4>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 8007cf2:	2203      	movs	r2, #3
 8007cf4:	2100      	movs	r1, #0
 8007cf6:	2001      	movs	r0, #1
 8007cf8:	f000 fa1f 	bl	800813a <xQueueGenericCreate>
 8007cfc:	0003      	movs	r3, r0
 8007cfe:	61fb      	str	r3, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 8007d00:	69fb      	ldr	r3, [r7, #28]
 8007d02:	2b00      	cmp	r3, #0
 8007d04:	d027      	beq.n	8007d56 <osSemaphoreNew+0xfa>
 8007d06:	68bb      	ldr	r3, [r7, #8]
 8007d08:	2b00      	cmp	r3, #0
 8007d0a:	d024      	beq.n	8007d56 <osSemaphoreNew+0xfa>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8007d0c:	69f8      	ldr	r0, [r7, #28]
 8007d0e:	2300      	movs	r3, #0
 8007d10:	2200      	movs	r2, #0
 8007d12:	2100      	movs	r1, #0
 8007d14:	f000 fab8 	bl	8008288 <xQueueGenericSend>
 8007d18:	0003      	movs	r3, r0
 8007d1a:	2b01      	cmp	r3, #1
 8007d1c:	d01b      	beq.n	8007d56 <osSemaphoreNew+0xfa>
            vSemaphoreDelete (hSemaphore);
 8007d1e:	69fb      	ldr	r3, [r7, #28]
 8007d20:	0018      	movs	r0, r3
 8007d22:	f000 fca8 	bl	8008676 <vQueueDelete>
            hSemaphore = NULL;
 8007d26:	2300      	movs	r3, #0
 8007d28:	61fb      	str	r3, [r7, #28]
 8007d2a:	e014      	b.n	8007d56 <osSemaphoreNew+0xfa>
          }
        }
      }
      else {
        if (mem == 1) {
 8007d2c:	69bb      	ldr	r3, [r7, #24]
 8007d2e:	2b01      	cmp	r3, #1
 8007d30:	d109      	bne.n	8007d46 <osSemaphoreNew+0xea>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	689a      	ldr	r2, [r3, #8]
 8007d36:	68b9      	ldr	r1, [r7, #8]
 8007d38:	68fb      	ldr	r3, [r7, #12]
 8007d3a:	0018      	movs	r0, r3
 8007d3c:	f000 fa57 	bl	80081ee <xQueueCreateCountingSemaphoreStatic>
 8007d40:	0003      	movs	r3, r0
 8007d42:	61fb      	str	r3, [r7, #28]
 8007d44:	e007      	b.n	8007d56 <osSemaphoreNew+0xfa>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 8007d46:	68ba      	ldr	r2, [r7, #8]
 8007d48:	68fb      	ldr	r3, [r7, #12]
 8007d4a:	0011      	movs	r1, r2
 8007d4c:	0018      	movs	r0, r3
 8007d4e:	f000 fa76 	bl	800823e <xQueueCreateCountingSemaphore>
 8007d52:	0003      	movs	r3, r0
 8007d54:	61fb      	str	r3, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 8007d56:	69fb      	ldr	r3, [r7, #28]
 8007d58:	2b00      	cmp	r3, #0
 8007d5a:	d00e      	beq.n	8007d7a <osSemaphoreNew+0x11e>
        if (attr != NULL) {
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	2b00      	cmp	r3, #0
 8007d60:	d003      	beq.n	8007d6a <osSemaphoreNew+0x10e>
          name = attr->name;
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	681b      	ldr	r3, [r3, #0]
 8007d66:	617b      	str	r3, [r7, #20]
 8007d68:	e001      	b.n	8007d6e <osSemaphoreNew+0x112>
        } else {
          name = NULL;
 8007d6a:	2300      	movs	r3, #0
 8007d6c:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 8007d6e:	697a      	ldr	r2, [r7, #20]
 8007d70:	69fb      	ldr	r3, [r7, #28]
 8007d72:	0011      	movs	r1, r2
 8007d74:	0018      	movs	r0, r3
 8007d76:	f000 fdb9 	bl	80088ec <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 8007d7a:	69fb      	ldr	r3, [r7, #28]
}
 8007d7c:	0018      	movs	r0, r3
 8007d7e:	46bd      	mov	sp, r7
 8007d80:	b008      	add	sp, #32
 8007d82:	bd80      	pop	{r7, pc}

08007d84 <osMessageQueuePut>:
  }

  return ((osMessageQueueId_t)hQueue);
}

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 8007d84:	b580      	push	{r7, lr}
 8007d86:	b088      	sub	sp, #32
 8007d88:	af00      	add	r7, sp, #0
 8007d8a:	60f8      	str	r0, [r7, #12]
 8007d8c:	60b9      	str	r1, [r7, #8]
 8007d8e:	603b      	str	r3, [r7, #0]
 8007d90:	1dfb      	adds	r3, r7, #7
 8007d92:	701a      	strb	r2, [r3, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8007d94:	68fb      	ldr	r3, [r7, #12]
 8007d96:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8007d98:	2300      	movs	r3, #0
 8007d9a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007d9c:	f3ef 8305 	mrs	r3, IPSR
 8007da0:	617b      	str	r3, [r7, #20]
  return(result);
 8007da2:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8007da4:	2b00      	cmp	r3, #0
 8007da6:	d024      	beq.n	8007df2 <osMessageQueuePut+0x6e>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8007da8:	69bb      	ldr	r3, [r7, #24]
 8007daa:	2b00      	cmp	r3, #0
 8007dac:	d005      	beq.n	8007dba <osMessageQueuePut+0x36>
 8007dae:	68bb      	ldr	r3, [r7, #8]
 8007db0:	2b00      	cmp	r3, #0
 8007db2:	d002      	beq.n	8007dba <osMessageQueuePut+0x36>
 8007db4:	683b      	ldr	r3, [r7, #0]
 8007db6:	2b00      	cmp	r3, #0
 8007db8:	d003      	beq.n	8007dc2 <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 8007dba:	2304      	movs	r3, #4
 8007dbc:	425b      	negs	r3, r3
 8007dbe:	61fb      	str	r3, [r7, #28]
 8007dc0:	e034      	b.n	8007e2c <osMessageQueuePut+0xa8>
    }
    else {
      yield = pdFALSE;
 8007dc2:	2300      	movs	r3, #0
 8007dc4:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 8007dc6:	2310      	movs	r3, #16
 8007dc8:	18fa      	adds	r2, r7, r3
 8007dca:	68b9      	ldr	r1, [r7, #8]
 8007dcc:	69b8      	ldr	r0, [r7, #24]
 8007dce:	2300      	movs	r3, #0
 8007dd0:	f000 fb22 	bl	8008418 <xQueueGenericSendFromISR>
 8007dd4:	0003      	movs	r3, r0
 8007dd6:	2b01      	cmp	r3, #1
 8007dd8:	d003      	beq.n	8007de2 <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 8007dda:	2303      	movs	r3, #3
 8007ddc:	425b      	negs	r3, r3
 8007dde:	61fb      	str	r3, [r7, #28]
 8007de0:	e024      	b.n	8007e2c <osMessageQueuePut+0xa8>
      } else {
        portYIELD_FROM_ISR (yield);
 8007de2:	693b      	ldr	r3, [r7, #16]
 8007de4:	2b00      	cmp	r3, #0
 8007de6:	d021      	beq.n	8007e2c <osMessageQueuePut+0xa8>
 8007de8:	4b13      	ldr	r3, [pc, #76]	@ (8007e38 <osMessageQueuePut+0xb4>)
 8007dea:	2280      	movs	r2, #128	@ 0x80
 8007dec:	0552      	lsls	r2, r2, #21
 8007dee:	601a      	str	r2, [r3, #0]
 8007df0:	e01c      	b.n	8007e2c <osMessageQueuePut+0xa8>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8007df2:	69bb      	ldr	r3, [r7, #24]
 8007df4:	2b00      	cmp	r3, #0
 8007df6:	d002      	beq.n	8007dfe <osMessageQueuePut+0x7a>
 8007df8:	68bb      	ldr	r3, [r7, #8]
 8007dfa:	2b00      	cmp	r3, #0
 8007dfc:	d103      	bne.n	8007e06 <osMessageQueuePut+0x82>
      stat = osErrorParameter;
 8007dfe:	2304      	movs	r3, #4
 8007e00:	425b      	negs	r3, r3
 8007e02:	61fb      	str	r3, [r7, #28]
 8007e04:	e012      	b.n	8007e2c <osMessageQueuePut+0xa8>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8007e06:	683a      	ldr	r2, [r7, #0]
 8007e08:	68b9      	ldr	r1, [r7, #8]
 8007e0a:	69b8      	ldr	r0, [r7, #24]
 8007e0c:	2300      	movs	r3, #0
 8007e0e:	f000 fa3b 	bl	8008288 <xQueueGenericSend>
 8007e12:	0003      	movs	r3, r0
 8007e14:	2b01      	cmp	r3, #1
 8007e16:	d009      	beq.n	8007e2c <osMessageQueuePut+0xa8>
        if (timeout != 0U) {
 8007e18:	683b      	ldr	r3, [r7, #0]
 8007e1a:	2b00      	cmp	r3, #0
 8007e1c:	d003      	beq.n	8007e26 <osMessageQueuePut+0xa2>
          stat = osErrorTimeout;
 8007e1e:	2302      	movs	r3, #2
 8007e20:	425b      	negs	r3, r3
 8007e22:	61fb      	str	r3, [r7, #28]
 8007e24:	e002      	b.n	8007e2c <osMessageQueuePut+0xa8>
        } else {
          stat = osErrorResource;
 8007e26:	2303      	movs	r3, #3
 8007e28:	425b      	negs	r3, r3
 8007e2a:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8007e2c:	69fb      	ldr	r3, [r7, #28]
}
 8007e2e:	0018      	movs	r0, r3
 8007e30:	46bd      	mov	sp, r7
 8007e32:	b008      	add	sp, #32
 8007e34:	bd80      	pop	{r7, pc}
 8007e36:	46c0      	nop			@ (mov r8, r8)
 8007e38:	e000ed04 	.word	0xe000ed04

08007e3c <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8007e3c:	b580      	push	{r7, lr}
 8007e3e:	b084      	sub	sp, #16
 8007e40:	af00      	add	r7, sp, #0
 8007e42:	60f8      	str	r0, [r7, #12]
 8007e44:	60b9      	str	r1, [r7, #8]
 8007e46:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8007e48:	68fb      	ldr	r3, [r7, #12]
 8007e4a:	4a06      	ldr	r2, [pc, #24]	@ (8007e64 <vApplicationGetIdleTaskMemory+0x28>)
 8007e4c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8007e4e:	68bb      	ldr	r3, [r7, #8]
 8007e50:	4a05      	ldr	r2, [pc, #20]	@ (8007e68 <vApplicationGetIdleTaskMemory+0x2c>)
 8007e52:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	2280      	movs	r2, #128	@ 0x80
 8007e58:	601a      	str	r2, [r3, #0]
}
 8007e5a:	46c0      	nop			@ (mov r8, r8)
 8007e5c:	46bd      	mov	sp, r7
 8007e5e:	b004      	add	sp, #16
 8007e60:	bd80      	pop	{r7, pc}
 8007e62:	46c0      	nop			@ (mov r8, r8)
 8007e64:	200002b4 	.word	0x200002b4
 8007e68:	2000035c 	.word	0x2000035c

08007e6c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8007e6c:	b580      	push	{r7, lr}
 8007e6e:	b084      	sub	sp, #16
 8007e70:	af00      	add	r7, sp, #0
 8007e72:	60f8      	str	r0, [r7, #12]
 8007e74:	60b9      	str	r1, [r7, #8]
 8007e76:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8007e78:	68fb      	ldr	r3, [r7, #12]
 8007e7a:	4a06      	ldr	r2, [pc, #24]	@ (8007e94 <vApplicationGetTimerTaskMemory+0x28>)
 8007e7c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8007e7e:	68bb      	ldr	r3, [r7, #8]
 8007e80:	4a05      	ldr	r2, [pc, #20]	@ (8007e98 <vApplicationGetTimerTaskMemory+0x2c>)
 8007e82:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	2280      	movs	r2, #128	@ 0x80
 8007e88:	0052      	lsls	r2, r2, #1
 8007e8a:	601a      	str	r2, [r3, #0]
}
 8007e8c:	46c0      	nop			@ (mov r8, r8)
 8007e8e:	46bd      	mov	sp, r7
 8007e90:	b004      	add	sp, #16
 8007e92:	bd80      	pop	{r7, pc}
 8007e94:	2000055c 	.word	0x2000055c
 8007e98:	20000604 	.word	0x20000604

08007e9c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8007e9c:	b580      	push	{r7, lr}
 8007e9e:	b082      	sub	sp, #8
 8007ea0:	af00      	add	r7, sp, #0
 8007ea2:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	3308      	adds	r3, #8
 8007ea8:	001a      	movs	r2, r3
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	2201      	movs	r2, #1
 8007eb2:	4252      	negs	r2, r2
 8007eb4:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	3308      	adds	r3, #8
 8007eba:	001a      	movs	r2, r3
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	3308      	adds	r3, #8
 8007ec4:	001a      	movs	r2, r3
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	2200      	movs	r2, #0
 8007ece:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8007ed0:	46c0      	nop			@ (mov r8, r8)
 8007ed2:	46bd      	mov	sp, r7
 8007ed4:	b002      	add	sp, #8
 8007ed6:	bd80      	pop	{r7, pc}

08007ed8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8007ed8:	b580      	push	{r7, lr}
 8007eda:	b082      	sub	sp, #8
 8007edc:	af00      	add	r7, sp, #0
 8007ede:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	2200      	movs	r2, #0
 8007ee4:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8007ee6:	46c0      	nop			@ (mov r8, r8)
 8007ee8:	46bd      	mov	sp, r7
 8007eea:	b002      	add	sp, #8
 8007eec:	bd80      	pop	{r7, pc}

08007eee <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007eee:	b580      	push	{r7, lr}
 8007ef0:	b084      	sub	sp, #16
 8007ef2:	af00      	add	r7, sp, #0
 8007ef4:	6078      	str	r0, [r7, #4]
 8007ef6:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	685b      	ldr	r3, [r3, #4]
 8007efc:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8007efe:	683b      	ldr	r3, [r7, #0]
 8007f00:	68fa      	ldr	r2, [r7, #12]
 8007f02:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8007f04:	68fb      	ldr	r3, [r7, #12]
 8007f06:	689a      	ldr	r2, [r3, #8]
 8007f08:	683b      	ldr	r3, [r7, #0]
 8007f0a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8007f0c:	68fb      	ldr	r3, [r7, #12]
 8007f0e:	689b      	ldr	r3, [r3, #8]
 8007f10:	683a      	ldr	r2, [r7, #0]
 8007f12:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8007f14:	68fb      	ldr	r3, [r7, #12]
 8007f16:	683a      	ldr	r2, [r7, #0]
 8007f18:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8007f1a:	683b      	ldr	r3, [r7, #0]
 8007f1c:	687a      	ldr	r2, [r7, #4]
 8007f1e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	681b      	ldr	r3, [r3, #0]
 8007f24:	1c5a      	adds	r2, r3, #1
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	601a      	str	r2, [r3, #0]
}
 8007f2a:	46c0      	nop			@ (mov r8, r8)
 8007f2c:	46bd      	mov	sp, r7
 8007f2e:	b004      	add	sp, #16
 8007f30:	bd80      	pop	{r7, pc}

08007f32 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007f32:	b580      	push	{r7, lr}
 8007f34:	b084      	sub	sp, #16
 8007f36:	af00      	add	r7, sp, #0
 8007f38:	6078      	str	r0, [r7, #4]
 8007f3a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8007f3c:	683b      	ldr	r3, [r7, #0]
 8007f3e:	681b      	ldr	r3, [r3, #0]
 8007f40:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8007f42:	68bb      	ldr	r3, [r7, #8]
 8007f44:	3301      	adds	r3, #1
 8007f46:	d103      	bne.n	8007f50 <vListInsert+0x1e>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	691b      	ldr	r3, [r3, #16]
 8007f4c:	60fb      	str	r3, [r7, #12]
 8007f4e:	e00c      	b.n	8007f6a <vListInsert+0x38>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	3308      	adds	r3, #8
 8007f54:	60fb      	str	r3, [r7, #12]
 8007f56:	e002      	b.n	8007f5e <vListInsert+0x2c>
 8007f58:	68fb      	ldr	r3, [r7, #12]
 8007f5a:	685b      	ldr	r3, [r3, #4]
 8007f5c:	60fb      	str	r3, [r7, #12]
 8007f5e:	68fb      	ldr	r3, [r7, #12]
 8007f60:	685b      	ldr	r3, [r3, #4]
 8007f62:	681b      	ldr	r3, [r3, #0]
 8007f64:	68ba      	ldr	r2, [r7, #8]
 8007f66:	429a      	cmp	r2, r3
 8007f68:	d2f6      	bcs.n	8007f58 <vListInsert+0x26>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8007f6a:	68fb      	ldr	r3, [r7, #12]
 8007f6c:	685a      	ldr	r2, [r3, #4]
 8007f6e:	683b      	ldr	r3, [r7, #0]
 8007f70:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8007f72:	683b      	ldr	r3, [r7, #0]
 8007f74:	685b      	ldr	r3, [r3, #4]
 8007f76:	683a      	ldr	r2, [r7, #0]
 8007f78:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8007f7a:	683b      	ldr	r3, [r7, #0]
 8007f7c:	68fa      	ldr	r2, [r7, #12]
 8007f7e:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8007f80:	68fb      	ldr	r3, [r7, #12]
 8007f82:	683a      	ldr	r2, [r7, #0]
 8007f84:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8007f86:	683b      	ldr	r3, [r7, #0]
 8007f88:	687a      	ldr	r2, [r7, #4]
 8007f8a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	681b      	ldr	r3, [r3, #0]
 8007f90:	1c5a      	adds	r2, r3, #1
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	601a      	str	r2, [r3, #0]
}
 8007f96:	46c0      	nop			@ (mov r8, r8)
 8007f98:	46bd      	mov	sp, r7
 8007f9a:	b004      	add	sp, #16
 8007f9c:	bd80      	pop	{r7, pc}

08007f9e <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8007f9e:	b580      	push	{r7, lr}
 8007fa0:	b084      	sub	sp, #16
 8007fa2:	af00      	add	r7, sp, #0
 8007fa4:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	691b      	ldr	r3, [r3, #16]
 8007faa:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	685b      	ldr	r3, [r3, #4]
 8007fb0:	687a      	ldr	r2, [r7, #4]
 8007fb2:	6892      	ldr	r2, [r2, #8]
 8007fb4:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	689b      	ldr	r3, [r3, #8]
 8007fba:	687a      	ldr	r2, [r7, #4]
 8007fbc:	6852      	ldr	r2, [r2, #4]
 8007fbe:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8007fc0:	68fb      	ldr	r3, [r7, #12]
 8007fc2:	685b      	ldr	r3, [r3, #4]
 8007fc4:	687a      	ldr	r2, [r7, #4]
 8007fc6:	429a      	cmp	r2, r3
 8007fc8:	d103      	bne.n	8007fd2 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	689a      	ldr	r2, [r3, #8]
 8007fce:	68fb      	ldr	r3, [r7, #12]
 8007fd0:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	2200      	movs	r2, #0
 8007fd6:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8007fd8:	68fb      	ldr	r3, [r7, #12]
 8007fda:	681b      	ldr	r3, [r3, #0]
 8007fdc:	1e5a      	subs	r2, r3, #1
 8007fde:	68fb      	ldr	r3, [r7, #12]
 8007fe0:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8007fe2:	68fb      	ldr	r3, [r7, #12]
 8007fe4:	681b      	ldr	r3, [r3, #0]
}
 8007fe6:	0018      	movs	r0, r3
 8007fe8:	46bd      	mov	sp, r7
 8007fea:	b004      	add	sp, #16
 8007fec:	bd80      	pop	{r7, pc}

08007fee <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8007fee:	b580      	push	{r7, lr}
 8007ff0:	b084      	sub	sp, #16
 8007ff2:	af00      	add	r7, sp, #0
 8007ff4:	6078      	str	r0, [r7, #4]
 8007ff6:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8007ffc:	68fb      	ldr	r3, [r7, #12]
 8007ffe:	2b00      	cmp	r3, #0
 8008000:	d102      	bne.n	8008008 <xQueueGenericReset+0x1a>
 8008002:	b672      	cpsid	i
 8008004:	46c0      	nop			@ (mov r8, r8)
 8008006:	e7fd      	b.n	8008004 <xQueueGenericReset+0x16>

	taskENTER_CRITICAL();
 8008008:	f001 ff32 	bl	8009e70 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800800c:	68fb      	ldr	r3, [r7, #12]
 800800e:	681a      	ldr	r2, [r3, #0]
 8008010:	68fb      	ldr	r3, [r7, #12]
 8008012:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 8008014:	68fb      	ldr	r3, [r7, #12]
 8008016:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008018:	434b      	muls	r3, r1
 800801a:	18d2      	adds	r2, r2, r3
 800801c:	68fb      	ldr	r3, [r7, #12]
 800801e:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8008020:	68fb      	ldr	r3, [r7, #12]
 8008022:	2200      	movs	r2, #0
 8008024:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8008026:	68fb      	ldr	r3, [r7, #12]
 8008028:	681a      	ldr	r2, [r3, #0]
 800802a:	68fb      	ldr	r3, [r7, #12]
 800802c:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800802e:	68fb      	ldr	r3, [r7, #12]
 8008030:	681a      	ldr	r2, [r3, #0]
 8008032:	68fb      	ldr	r3, [r7, #12]
 8008034:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008036:	1e59      	subs	r1, r3, #1
 8008038:	68fb      	ldr	r3, [r7, #12]
 800803a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800803c:	434b      	muls	r3, r1
 800803e:	18d2      	adds	r2, r2, r3
 8008040:	68fb      	ldr	r3, [r7, #12]
 8008042:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8008044:	68fb      	ldr	r3, [r7, #12]
 8008046:	2244      	movs	r2, #68	@ 0x44
 8008048:	21ff      	movs	r1, #255	@ 0xff
 800804a:	5499      	strb	r1, [r3, r2]
		pxQueue->cTxLock = queueUNLOCKED;
 800804c:	68fb      	ldr	r3, [r7, #12]
 800804e:	2245      	movs	r2, #69	@ 0x45
 8008050:	21ff      	movs	r1, #255	@ 0xff
 8008052:	5499      	strb	r1, [r3, r2]

		if( xNewQueue == pdFALSE )
 8008054:	683b      	ldr	r3, [r7, #0]
 8008056:	2b00      	cmp	r3, #0
 8008058:	d10d      	bne.n	8008076 <xQueueGenericReset+0x88>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800805a:	68fb      	ldr	r3, [r7, #12]
 800805c:	691b      	ldr	r3, [r3, #16]
 800805e:	2b00      	cmp	r3, #0
 8008060:	d013      	beq.n	800808a <xQueueGenericReset+0x9c>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008062:	68fb      	ldr	r3, [r7, #12]
 8008064:	3310      	adds	r3, #16
 8008066:	0018      	movs	r0, r3
 8008068:	f001 f8e0 	bl	800922c <xTaskRemoveFromEventList>
 800806c:	1e03      	subs	r3, r0, #0
 800806e:	d00c      	beq.n	800808a <xQueueGenericReset+0x9c>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8008070:	f001 feee 	bl	8009e50 <vPortYield>
 8008074:	e009      	b.n	800808a <xQueueGenericReset+0x9c>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8008076:	68fb      	ldr	r3, [r7, #12]
 8008078:	3310      	adds	r3, #16
 800807a:	0018      	movs	r0, r3
 800807c:	f7ff ff0e 	bl	8007e9c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8008080:	68fb      	ldr	r3, [r7, #12]
 8008082:	3324      	adds	r3, #36	@ 0x24
 8008084:	0018      	movs	r0, r3
 8008086:	f7ff ff09 	bl	8007e9c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800808a:	f001 ff03 	bl	8009e94 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800808e:	2301      	movs	r3, #1
}
 8008090:	0018      	movs	r0, r3
 8008092:	46bd      	mov	sp, r7
 8008094:	b004      	add	sp, #16
 8008096:	bd80      	pop	{r7, pc}

08008098 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8008098:	b590      	push	{r4, r7, lr}
 800809a:	b089      	sub	sp, #36	@ 0x24
 800809c:	af02      	add	r7, sp, #8
 800809e:	60f8      	str	r0, [r7, #12]
 80080a0:	60b9      	str	r1, [r7, #8]
 80080a2:	607a      	str	r2, [r7, #4]
 80080a4:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80080a6:	68fb      	ldr	r3, [r7, #12]
 80080a8:	2b00      	cmp	r3, #0
 80080aa:	d102      	bne.n	80080b2 <xQueueGenericCreateStatic+0x1a>
 80080ac:	b672      	cpsid	i
 80080ae:	46c0      	nop			@ (mov r8, r8)
 80080b0:	e7fd      	b.n	80080ae <xQueueGenericCreateStatic+0x16>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80080b2:	683b      	ldr	r3, [r7, #0]
 80080b4:	2b00      	cmp	r3, #0
 80080b6:	d102      	bne.n	80080be <xQueueGenericCreateStatic+0x26>
 80080b8:	b672      	cpsid	i
 80080ba:	46c0      	nop			@ (mov r8, r8)
 80080bc:	e7fd      	b.n	80080ba <xQueueGenericCreateStatic+0x22>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	2b00      	cmp	r3, #0
 80080c2:	d002      	beq.n	80080ca <xQueueGenericCreateStatic+0x32>
 80080c4:	68bb      	ldr	r3, [r7, #8]
 80080c6:	2b00      	cmp	r3, #0
 80080c8:	d001      	beq.n	80080ce <xQueueGenericCreateStatic+0x36>
 80080ca:	2301      	movs	r3, #1
 80080cc:	e000      	b.n	80080d0 <xQueueGenericCreateStatic+0x38>
 80080ce:	2300      	movs	r3, #0
 80080d0:	2b00      	cmp	r3, #0
 80080d2:	d102      	bne.n	80080da <xQueueGenericCreateStatic+0x42>
 80080d4:	b672      	cpsid	i
 80080d6:	46c0      	nop			@ (mov r8, r8)
 80080d8:	e7fd      	b.n	80080d6 <xQueueGenericCreateStatic+0x3e>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	2b00      	cmp	r3, #0
 80080de:	d102      	bne.n	80080e6 <xQueueGenericCreateStatic+0x4e>
 80080e0:	68bb      	ldr	r3, [r7, #8]
 80080e2:	2b00      	cmp	r3, #0
 80080e4:	d101      	bne.n	80080ea <xQueueGenericCreateStatic+0x52>
 80080e6:	2301      	movs	r3, #1
 80080e8:	e000      	b.n	80080ec <xQueueGenericCreateStatic+0x54>
 80080ea:	2300      	movs	r3, #0
 80080ec:	2b00      	cmp	r3, #0
 80080ee:	d102      	bne.n	80080f6 <xQueueGenericCreateStatic+0x5e>
 80080f0:	b672      	cpsid	i
 80080f2:	46c0      	nop			@ (mov r8, r8)
 80080f4:	e7fd      	b.n	80080f2 <xQueueGenericCreateStatic+0x5a>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80080f6:	2350      	movs	r3, #80	@ 0x50
 80080f8:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( Queue_t ) );
 80080fa:	693b      	ldr	r3, [r7, #16]
 80080fc:	2b50      	cmp	r3, #80	@ 0x50
 80080fe:	d002      	beq.n	8008106 <xQueueGenericCreateStatic+0x6e>
 8008100:	b672      	cpsid	i
 8008102:	46c0      	nop			@ (mov r8, r8)
 8008104:	e7fd      	b.n	8008102 <xQueueGenericCreateStatic+0x6a>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8008106:	693b      	ldr	r3, [r7, #16]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8008108:	683b      	ldr	r3, [r7, #0]
 800810a:	617b      	str	r3, [r7, #20]

		if( pxNewQueue != NULL )
 800810c:	697b      	ldr	r3, [r7, #20]
 800810e:	2b00      	cmp	r3, #0
 8008110:	d00e      	beq.n	8008130 <xQueueGenericCreateStatic+0x98>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8008112:	697b      	ldr	r3, [r7, #20]
 8008114:	2246      	movs	r2, #70	@ 0x46
 8008116:	2101      	movs	r1, #1
 8008118:	5499      	strb	r1, [r3, r2]
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800811a:	2328      	movs	r3, #40	@ 0x28
 800811c:	18fb      	adds	r3, r7, r3
 800811e:	781c      	ldrb	r4, [r3, #0]
 8008120:	687a      	ldr	r2, [r7, #4]
 8008122:	68b9      	ldr	r1, [r7, #8]
 8008124:	68f8      	ldr	r0, [r7, #12]
 8008126:	697b      	ldr	r3, [r7, #20]
 8008128:	9300      	str	r3, [sp, #0]
 800812a:	0023      	movs	r3, r4
 800812c:	f000 f838 	bl	80081a0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8008130:	697b      	ldr	r3, [r7, #20]
	}
 8008132:	0018      	movs	r0, r3
 8008134:	46bd      	mov	sp, r7
 8008136:	b007      	add	sp, #28
 8008138:	bd90      	pop	{r4, r7, pc}

0800813a <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800813a:	b590      	push	{r4, r7, lr}
 800813c:	b08b      	sub	sp, #44	@ 0x2c
 800813e:	af02      	add	r7, sp, #8
 8008140:	60f8      	str	r0, [r7, #12]
 8008142:	60b9      	str	r1, [r7, #8]
 8008144:	1dfb      	adds	r3, r7, #7
 8008146:	701a      	strb	r2, [r3, #0]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8008148:	68fb      	ldr	r3, [r7, #12]
 800814a:	2b00      	cmp	r3, #0
 800814c:	d102      	bne.n	8008154 <xQueueGenericCreate+0x1a>
 800814e:	b672      	cpsid	i
 8008150:	46c0      	nop			@ (mov r8, r8)
 8008152:	e7fd      	b.n	8008150 <xQueueGenericCreate+0x16>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008154:	68fb      	ldr	r3, [r7, #12]
 8008156:	68ba      	ldr	r2, [r7, #8]
 8008158:	4353      	muls	r3, r2
 800815a:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800815c:	69fb      	ldr	r3, [r7, #28]
 800815e:	3350      	adds	r3, #80	@ 0x50
 8008160:	0018      	movs	r0, r3
 8008162:	f001 ff1d 	bl	8009fa0 <pvPortMalloc>
 8008166:	0003      	movs	r3, r0
 8008168:	61bb      	str	r3, [r7, #24]

		if( pxNewQueue != NULL )
 800816a:	69bb      	ldr	r3, [r7, #24]
 800816c:	2b00      	cmp	r3, #0
 800816e:	d012      	beq.n	8008196 <xQueueGenericCreate+0x5c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8008170:	69bb      	ldr	r3, [r7, #24]
 8008172:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008174:	697b      	ldr	r3, [r7, #20]
 8008176:	3350      	adds	r3, #80	@ 0x50
 8008178:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800817a:	69bb      	ldr	r3, [r7, #24]
 800817c:	2246      	movs	r2, #70	@ 0x46
 800817e:	2100      	movs	r1, #0
 8008180:	5499      	strb	r1, [r3, r2]
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8008182:	1dfb      	adds	r3, r7, #7
 8008184:	781c      	ldrb	r4, [r3, #0]
 8008186:	697a      	ldr	r2, [r7, #20]
 8008188:	68b9      	ldr	r1, [r7, #8]
 800818a:	68f8      	ldr	r0, [r7, #12]
 800818c:	69bb      	ldr	r3, [r7, #24]
 800818e:	9300      	str	r3, [sp, #0]
 8008190:	0023      	movs	r3, r4
 8008192:	f000 f805 	bl	80081a0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8008196:	69bb      	ldr	r3, [r7, #24]
	}
 8008198:	0018      	movs	r0, r3
 800819a:	46bd      	mov	sp, r7
 800819c:	b009      	add	sp, #36	@ 0x24
 800819e:	bd90      	pop	{r4, r7, pc}

080081a0 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80081a0:	b580      	push	{r7, lr}
 80081a2:	b084      	sub	sp, #16
 80081a4:	af00      	add	r7, sp, #0
 80081a6:	60f8      	str	r0, [r7, #12]
 80081a8:	60b9      	str	r1, [r7, #8]
 80081aa:	607a      	str	r2, [r7, #4]
 80081ac:	001a      	movs	r2, r3
 80081ae:	1cfb      	adds	r3, r7, #3
 80081b0:	701a      	strb	r2, [r3, #0]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80081b2:	68bb      	ldr	r3, [r7, #8]
 80081b4:	2b00      	cmp	r3, #0
 80081b6:	d103      	bne.n	80081c0 <prvInitialiseNewQueue+0x20>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80081b8:	69bb      	ldr	r3, [r7, #24]
 80081ba:	69ba      	ldr	r2, [r7, #24]
 80081bc:	601a      	str	r2, [r3, #0]
 80081be:	e002      	b.n	80081c6 <prvInitialiseNewQueue+0x26>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80081c0:	69bb      	ldr	r3, [r7, #24]
 80081c2:	687a      	ldr	r2, [r7, #4]
 80081c4:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80081c6:	69bb      	ldr	r3, [r7, #24]
 80081c8:	68fa      	ldr	r2, [r7, #12]
 80081ca:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80081cc:	69bb      	ldr	r3, [r7, #24]
 80081ce:	68ba      	ldr	r2, [r7, #8]
 80081d0:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80081d2:	69bb      	ldr	r3, [r7, #24]
 80081d4:	2101      	movs	r1, #1
 80081d6:	0018      	movs	r0, r3
 80081d8:	f7ff ff09 	bl	8007fee <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80081dc:	69bb      	ldr	r3, [r7, #24]
 80081de:	1cfa      	adds	r2, r7, #3
 80081e0:	214c      	movs	r1, #76	@ 0x4c
 80081e2:	7812      	ldrb	r2, [r2, #0]
 80081e4:	545a      	strb	r2, [r3, r1]
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80081e6:	46c0      	nop			@ (mov r8, r8)
 80081e8:	46bd      	mov	sp, r7
 80081ea:	b004      	add	sp, #16
 80081ec:	bd80      	pop	{r7, pc}

080081ee <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 80081ee:	b580      	push	{r7, lr}
 80081f0:	b088      	sub	sp, #32
 80081f2:	af02      	add	r7, sp, #8
 80081f4:	60f8      	str	r0, [r7, #12]
 80081f6:	60b9      	str	r1, [r7, #8]
 80081f8:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 80081fa:	68fb      	ldr	r3, [r7, #12]
 80081fc:	2b00      	cmp	r3, #0
 80081fe:	d102      	bne.n	8008206 <xQueueCreateCountingSemaphoreStatic+0x18>
 8008200:	b672      	cpsid	i
 8008202:	46c0      	nop			@ (mov r8, r8)
 8008204:	e7fd      	b.n	8008202 <xQueueCreateCountingSemaphoreStatic+0x14>
		configASSERT( uxInitialCount <= uxMaxCount );
 8008206:	68ba      	ldr	r2, [r7, #8]
 8008208:	68fb      	ldr	r3, [r7, #12]
 800820a:	429a      	cmp	r2, r3
 800820c:	d902      	bls.n	8008214 <xQueueCreateCountingSemaphoreStatic+0x26>
 800820e:	b672      	cpsid	i
 8008210:	46c0      	nop			@ (mov r8, r8)
 8008212:	e7fd      	b.n	8008210 <xQueueCreateCountingSemaphoreStatic+0x22>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	68f8      	ldr	r0, [r7, #12]
 8008218:	2202      	movs	r2, #2
 800821a:	9200      	str	r2, [sp, #0]
 800821c:	2200      	movs	r2, #0
 800821e:	2100      	movs	r1, #0
 8008220:	f7ff ff3a 	bl	8008098 <xQueueGenericCreateStatic>
 8008224:	0003      	movs	r3, r0
 8008226:	617b      	str	r3, [r7, #20]

		if( xHandle != NULL )
 8008228:	697b      	ldr	r3, [r7, #20]
 800822a:	2b00      	cmp	r3, #0
 800822c:	d002      	beq.n	8008234 <xQueueCreateCountingSemaphoreStatic+0x46>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800822e:	697b      	ldr	r3, [r7, #20]
 8008230:	68ba      	ldr	r2, [r7, #8]
 8008232:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8008234:	697b      	ldr	r3, [r7, #20]
	}
 8008236:	0018      	movs	r0, r3
 8008238:	46bd      	mov	sp, r7
 800823a:	b006      	add	sp, #24
 800823c:	bd80      	pop	{r7, pc}

0800823e <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 800823e:	b580      	push	{r7, lr}
 8008240:	b084      	sub	sp, #16
 8008242:	af00      	add	r7, sp, #0
 8008244:	6078      	str	r0, [r7, #4]
 8008246:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	2b00      	cmp	r3, #0
 800824c:	d102      	bne.n	8008254 <xQueueCreateCountingSemaphore+0x16>
 800824e:	b672      	cpsid	i
 8008250:	46c0      	nop			@ (mov r8, r8)
 8008252:	e7fd      	b.n	8008250 <xQueueCreateCountingSemaphore+0x12>
		configASSERT( uxInitialCount <= uxMaxCount );
 8008254:	683a      	ldr	r2, [r7, #0]
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	429a      	cmp	r2, r3
 800825a:	d902      	bls.n	8008262 <xQueueCreateCountingSemaphore+0x24>
 800825c:	b672      	cpsid	i
 800825e:	46c0      	nop			@ (mov r8, r8)
 8008260:	e7fd      	b.n	800825e <xQueueCreateCountingSemaphore+0x20>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	2202      	movs	r2, #2
 8008266:	2100      	movs	r1, #0
 8008268:	0018      	movs	r0, r3
 800826a:	f7ff ff66 	bl	800813a <xQueueGenericCreate>
 800826e:	0003      	movs	r3, r0
 8008270:	60fb      	str	r3, [r7, #12]

		if( xHandle != NULL )
 8008272:	68fb      	ldr	r3, [r7, #12]
 8008274:	2b00      	cmp	r3, #0
 8008276:	d002      	beq.n	800827e <xQueueCreateCountingSemaphore+0x40>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8008278:	68fb      	ldr	r3, [r7, #12]
 800827a:	683a      	ldr	r2, [r7, #0]
 800827c:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800827e:	68fb      	ldr	r3, [r7, #12]
	}
 8008280:	0018      	movs	r0, r3
 8008282:	46bd      	mov	sp, r7
 8008284:	b004      	add	sp, #16
 8008286:	bd80      	pop	{r7, pc}

08008288 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8008288:	b580      	push	{r7, lr}
 800828a:	b08a      	sub	sp, #40	@ 0x28
 800828c:	af00      	add	r7, sp, #0
 800828e:	60f8      	str	r0, [r7, #12]
 8008290:	60b9      	str	r1, [r7, #8]
 8008292:	607a      	str	r2, [r7, #4]
 8008294:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8008296:	2300      	movs	r3, #0
 8008298:	627b      	str	r3, [r7, #36]	@ 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800829a:	68fb      	ldr	r3, [r7, #12]
 800829c:	623b      	str	r3, [r7, #32]

	configASSERT( pxQueue );
 800829e:	6a3b      	ldr	r3, [r7, #32]
 80082a0:	2b00      	cmp	r3, #0
 80082a2:	d102      	bne.n	80082aa <xQueueGenericSend+0x22>
 80082a4:	b672      	cpsid	i
 80082a6:	46c0      	nop			@ (mov r8, r8)
 80082a8:	e7fd      	b.n	80082a6 <xQueueGenericSend+0x1e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80082aa:	68bb      	ldr	r3, [r7, #8]
 80082ac:	2b00      	cmp	r3, #0
 80082ae:	d103      	bne.n	80082b8 <xQueueGenericSend+0x30>
 80082b0:	6a3b      	ldr	r3, [r7, #32]
 80082b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80082b4:	2b00      	cmp	r3, #0
 80082b6:	d101      	bne.n	80082bc <xQueueGenericSend+0x34>
 80082b8:	2301      	movs	r3, #1
 80082ba:	e000      	b.n	80082be <xQueueGenericSend+0x36>
 80082bc:	2300      	movs	r3, #0
 80082be:	2b00      	cmp	r3, #0
 80082c0:	d102      	bne.n	80082c8 <xQueueGenericSend+0x40>
 80082c2:	b672      	cpsid	i
 80082c4:	46c0      	nop			@ (mov r8, r8)
 80082c6:	e7fd      	b.n	80082c4 <xQueueGenericSend+0x3c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80082c8:	683b      	ldr	r3, [r7, #0]
 80082ca:	2b02      	cmp	r3, #2
 80082cc:	d103      	bne.n	80082d6 <xQueueGenericSend+0x4e>
 80082ce:	6a3b      	ldr	r3, [r7, #32]
 80082d0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80082d2:	2b01      	cmp	r3, #1
 80082d4:	d101      	bne.n	80082da <xQueueGenericSend+0x52>
 80082d6:	2301      	movs	r3, #1
 80082d8:	e000      	b.n	80082dc <xQueueGenericSend+0x54>
 80082da:	2300      	movs	r3, #0
 80082dc:	2b00      	cmp	r3, #0
 80082de:	d102      	bne.n	80082e6 <xQueueGenericSend+0x5e>
 80082e0:	b672      	cpsid	i
 80082e2:	46c0      	nop			@ (mov r8, r8)
 80082e4:	e7fd      	b.n	80082e2 <xQueueGenericSend+0x5a>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80082e6:	f001 f93d 	bl	8009564 <xTaskGetSchedulerState>
 80082ea:	1e03      	subs	r3, r0, #0
 80082ec:	d102      	bne.n	80082f4 <xQueueGenericSend+0x6c>
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	2b00      	cmp	r3, #0
 80082f2:	d101      	bne.n	80082f8 <xQueueGenericSend+0x70>
 80082f4:	2301      	movs	r3, #1
 80082f6:	e000      	b.n	80082fa <xQueueGenericSend+0x72>
 80082f8:	2300      	movs	r3, #0
 80082fa:	2b00      	cmp	r3, #0
 80082fc:	d102      	bne.n	8008304 <xQueueGenericSend+0x7c>
 80082fe:	b672      	cpsid	i
 8008300:	46c0      	nop			@ (mov r8, r8)
 8008302:	e7fd      	b.n	8008300 <xQueueGenericSend+0x78>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008304:	f001 fdb4 	bl	8009e70 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8008308:	6a3b      	ldr	r3, [r7, #32]
 800830a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800830c:	6a3b      	ldr	r3, [r7, #32]
 800830e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008310:	429a      	cmp	r2, r3
 8008312:	d302      	bcc.n	800831a <xQueueGenericSend+0x92>
 8008314:	683b      	ldr	r3, [r7, #0]
 8008316:	2b02      	cmp	r3, #2
 8008318:	d11e      	bne.n	8008358 <xQueueGenericSend+0xd0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800831a:	683a      	ldr	r2, [r7, #0]
 800831c:	68b9      	ldr	r1, [r7, #8]
 800831e:	6a3b      	ldr	r3, [r7, #32]
 8008320:	0018      	movs	r0, r3
 8008322:	f000 f9c5 	bl	80086b0 <prvCopyDataToQueue>
 8008326:	0003      	movs	r3, r0
 8008328:	61fb      	str	r3, [r7, #28]

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800832a:	6a3b      	ldr	r3, [r7, #32]
 800832c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800832e:	2b00      	cmp	r3, #0
 8008330:	d009      	beq.n	8008346 <xQueueGenericSend+0xbe>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008332:	6a3b      	ldr	r3, [r7, #32]
 8008334:	3324      	adds	r3, #36	@ 0x24
 8008336:	0018      	movs	r0, r3
 8008338:	f000 ff78 	bl	800922c <xTaskRemoveFromEventList>
 800833c:	1e03      	subs	r3, r0, #0
 800833e:	d007      	beq.n	8008350 <xQueueGenericSend+0xc8>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8008340:	f001 fd86 	bl	8009e50 <vPortYield>
 8008344:	e004      	b.n	8008350 <xQueueGenericSend+0xc8>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8008346:	69fb      	ldr	r3, [r7, #28]
 8008348:	2b00      	cmp	r3, #0
 800834a:	d001      	beq.n	8008350 <xQueueGenericSend+0xc8>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800834c:	f001 fd80 	bl	8009e50 <vPortYield>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8008350:	f001 fda0 	bl	8009e94 <vPortExitCritical>
				return pdPASS;
 8008354:	2301      	movs	r3, #1
 8008356:	e05b      	b.n	8008410 <xQueueGenericSend+0x188>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	2b00      	cmp	r3, #0
 800835c:	d103      	bne.n	8008366 <xQueueGenericSend+0xde>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800835e:	f001 fd99 	bl	8009e94 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8008362:	2300      	movs	r3, #0
 8008364:	e054      	b.n	8008410 <xQueueGenericSend+0x188>
				}
				else if( xEntryTimeSet == pdFALSE )
 8008366:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008368:	2b00      	cmp	r3, #0
 800836a:	d106      	bne.n	800837a <xQueueGenericSend+0xf2>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800836c:	2314      	movs	r3, #20
 800836e:	18fb      	adds	r3, r7, r3
 8008370:	0018      	movs	r0, r3
 8008372:	f000 ffb9 	bl	80092e8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8008376:	2301      	movs	r3, #1
 8008378:	627b      	str	r3, [r7, #36]	@ 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800837a:	f001 fd8b 	bl	8009e94 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800837e:	f000 fd5d 	bl	8008e3c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008382:	f001 fd75 	bl	8009e70 <vPortEnterCritical>
 8008386:	6a3b      	ldr	r3, [r7, #32]
 8008388:	2244      	movs	r2, #68	@ 0x44
 800838a:	5c9b      	ldrb	r3, [r3, r2]
 800838c:	b25b      	sxtb	r3, r3
 800838e:	3301      	adds	r3, #1
 8008390:	d103      	bne.n	800839a <xQueueGenericSend+0x112>
 8008392:	6a3b      	ldr	r3, [r7, #32]
 8008394:	2244      	movs	r2, #68	@ 0x44
 8008396:	2100      	movs	r1, #0
 8008398:	5499      	strb	r1, [r3, r2]
 800839a:	6a3b      	ldr	r3, [r7, #32]
 800839c:	2245      	movs	r2, #69	@ 0x45
 800839e:	5c9b      	ldrb	r3, [r3, r2]
 80083a0:	b25b      	sxtb	r3, r3
 80083a2:	3301      	adds	r3, #1
 80083a4:	d103      	bne.n	80083ae <xQueueGenericSend+0x126>
 80083a6:	6a3b      	ldr	r3, [r7, #32]
 80083a8:	2245      	movs	r2, #69	@ 0x45
 80083aa:	2100      	movs	r1, #0
 80083ac:	5499      	strb	r1, [r3, r2]
 80083ae:	f001 fd71 	bl	8009e94 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80083b2:	1d3a      	adds	r2, r7, #4
 80083b4:	2314      	movs	r3, #20
 80083b6:	18fb      	adds	r3, r7, r3
 80083b8:	0011      	movs	r1, r2
 80083ba:	0018      	movs	r0, r3
 80083bc:	f000 ffa8 	bl	8009310 <xTaskCheckForTimeOut>
 80083c0:	1e03      	subs	r3, r0, #0
 80083c2:	d11e      	bne.n	8008402 <xQueueGenericSend+0x17a>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80083c4:	6a3b      	ldr	r3, [r7, #32]
 80083c6:	0018      	movs	r0, r3
 80083c8:	f000 fa77 	bl	80088ba <prvIsQueueFull>
 80083cc:	1e03      	subs	r3, r0, #0
 80083ce:	d011      	beq.n	80083f4 <xQueueGenericSend+0x16c>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80083d0:	6a3b      	ldr	r3, [r7, #32]
 80083d2:	3310      	adds	r3, #16
 80083d4:	687a      	ldr	r2, [r7, #4]
 80083d6:	0011      	movs	r1, r2
 80083d8:	0018      	movs	r0, r3
 80083da:	f000 fedf 	bl	800919c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80083de:	6a3b      	ldr	r3, [r7, #32]
 80083e0:	0018      	movs	r0, r3
 80083e2:	f000 f9f6 	bl	80087d2 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80083e6:	f000 fd35 	bl	8008e54 <xTaskResumeAll>
 80083ea:	1e03      	subs	r3, r0, #0
 80083ec:	d18a      	bne.n	8008304 <xQueueGenericSend+0x7c>
				{
					portYIELD_WITHIN_API();
 80083ee:	f001 fd2f 	bl	8009e50 <vPortYield>
 80083f2:	e787      	b.n	8008304 <xQueueGenericSend+0x7c>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80083f4:	6a3b      	ldr	r3, [r7, #32]
 80083f6:	0018      	movs	r0, r3
 80083f8:	f000 f9eb 	bl	80087d2 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80083fc:	f000 fd2a 	bl	8008e54 <xTaskResumeAll>
 8008400:	e780      	b.n	8008304 <xQueueGenericSend+0x7c>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8008402:	6a3b      	ldr	r3, [r7, #32]
 8008404:	0018      	movs	r0, r3
 8008406:	f000 f9e4 	bl	80087d2 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800840a:	f000 fd23 	bl	8008e54 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800840e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8008410:	0018      	movs	r0, r3
 8008412:	46bd      	mov	sp, r7
 8008414:	b00a      	add	sp, #40	@ 0x28
 8008416:	bd80      	pop	{r7, pc}

08008418 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8008418:	b590      	push	{r4, r7, lr}
 800841a:	b08b      	sub	sp, #44	@ 0x2c
 800841c:	af00      	add	r7, sp, #0
 800841e:	60f8      	str	r0, [r7, #12]
 8008420:	60b9      	str	r1, [r7, #8]
 8008422:	607a      	str	r2, [r7, #4]
 8008424:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8008426:	68fb      	ldr	r3, [r7, #12]
 8008428:	623b      	str	r3, [r7, #32]

	configASSERT( pxQueue );
 800842a:	6a3b      	ldr	r3, [r7, #32]
 800842c:	2b00      	cmp	r3, #0
 800842e:	d102      	bne.n	8008436 <xQueueGenericSendFromISR+0x1e>
 8008430:	b672      	cpsid	i
 8008432:	46c0      	nop			@ (mov r8, r8)
 8008434:	e7fd      	b.n	8008432 <xQueueGenericSendFromISR+0x1a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008436:	68bb      	ldr	r3, [r7, #8]
 8008438:	2b00      	cmp	r3, #0
 800843a:	d103      	bne.n	8008444 <xQueueGenericSendFromISR+0x2c>
 800843c:	6a3b      	ldr	r3, [r7, #32]
 800843e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008440:	2b00      	cmp	r3, #0
 8008442:	d101      	bne.n	8008448 <xQueueGenericSendFromISR+0x30>
 8008444:	2301      	movs	r3, #1
 8008446:	e000      	b.n	800844a <xQueueGenericSendFromISR+0x32>
 8008448:	2300      	movs	r3, #0
 800844a:	2b00      	cmp	r3, #0
 800844c:	d102      	bne.n	8008454 <xQueueGenericSendFromISR+0x3c>
 800844e:	b672      	cpsid	i
 8008450:	46c0      	nop			@ (mov r8, r8)
 8008452:	e7fd      	b.n	8008450 <xQueueGenericSendFromISR+0x38>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8008454:	683b      	ldr	r3, [r7, #0]
 8008456:	2b02      	cmp	r3, #2
 8008458:	d103      	bne.n	8008462 <xQueueGenericSendFromISR+0x4a>
 800845a:	6a3b      	ldr	r3, [r7, #32]
 800845c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800845e:	2b01      	cmp	r3, #1
 8008460:	d101      	bne.n	8008466 <xQueueGenericSendFromISR+0x4e>
 8008462:	2301      	movs	r3, #1
 8008464:	e000      	b.n	8008468 <xQueueGenericSendFromISR+0x50>
 8008466:	2300      	movs	r3, #0
 8008468:	2b00      	cmp	r3, #0
 800846a:	d102      	bne.n	8008472 <xQueueGenericSendFromISR+0x5a>
 800846c:	b672      	cpsid	i
 800846e:	46c0      	nop			@ (mov r8, r8)
 8008470:	e7fd      	b.n	800846e <xQueueGenericSendFromISR+0x56>
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8008472:	f001 fd27 	bl	8009ec4 <ulSetInterruptMaskFromISR>
 8008476:	0003      	movs	r3, r0
 8008478:	61fb      	str	r3, [r7, #28]
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800847a:	6a3b      	ldr	r3, [r7, #32]
 800847c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800847e:	6a3b      	ldr	r3, [r7, #32]
 8008480:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008482:	429a      	cmp	r2, r3
 8008484:	d302      	bcc.n	800848c <xQueueGenericSendFromISR+0x74>
 8008486:	683b      	ldr	r3, [r7, #0]
 8008488:	2b02      	cmp	r3, #2
 800848a:	d131      	bne.n	80084f0 <xQueueGenericSendFromISR+0xd8>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800848c:	241b      	movs	r4, #27
 800848e:	193b      	adds	r3, r7, r4
 8008490:	6a3a      	ldr	r2, [r7, #32]
 8008492:	2145      	movs	r1, #69	@ 0x45
 8008494:	5c52      	ldrb	r2, [r2, r1]
 8008496:	701a      	strb	r2, [r3, #0]
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008498:	6a3b      	ldr	r3, [r7, #32]
 800849a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800849c:	617b      	str	r3, [r7, #20]
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800849e:	683a      	ldr	r2, [r7, #0]
 80084a0:	68b9      	ldr	r1, [r7, #8]
 80084a2:	6a3b      	ldr	r3, [r7, #32]
 80084a4:	0018      	movs	r0, r3
 80084a6:	f000 f903 	bl	80086b0 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80084aa:	193b      	adds	r3, r7, r4
 80084ac:	781b      	ldrb	r3, [r3, #0]
 80084ae:	b25b      	sxtb	r3, r3
 80084b0:	3301      	adds	r3, #1
 80084b2:	d111      	bne.n	80084d8 <xQueueGenericSendFromISR+0xc0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80084b4:	6a3b      	ldr	r3, [r7, #32]
 80084b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80084b8:	2b00      	cmp	r3, #0
 80084ba:	d016      	beq.n	80084ea <xQueueGenericSendFromISR+0xd2>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80084bc:	6a3b      	ldr	r3, [r7, #32]
 80084be:	3324      	adds	r3, #36	@ 0x24
 80084c0:	0018      	movs	r0, r3
 80084c2:	f000 feb3 	bl	800922c <xTaskRemoveFromEventList>
 80084c6:	1e03      	subs	r3, r0, #0
 80084c8:	d00f      	beq.n	80084ea <xQueueGenericSendFromISR+0xd2>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	2b00      	cmp	r3, #0
 80084ce:	d00c      	beq.n	80084ea <xQueueGenericSendFromISR+0xd2>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	2201      	movs	r2, #1
 80084d4:	601a      	str	r2, [r3, #0]
 80084d6:	e008      	b.n	80084ea <xQueueGenericSendFromISR+0xd2>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80084d8:	231b      	movs	r3, #27
 80084da:	18fb      	adds	r3, r7, r3
 80084dc:	781b      	ldrb	r3, [r3, #0]
 80084de:	3301      	adds	r3, #1
 80084e0:	b2db      	uxtb	r3, r3
 80084e2:	b259      	sxtb	r1, r3
 80084e4:	6a3b      	ldr	r3, [r7, #32]
 80084e6:	2245      	movs	r2, #69	@ 0x45
 80084e8:	5499      	strb	r1, [r3, r2]
			}

			xReturn = pdPASS;
 80084ea:	2301      	movs	r3, #1
 80084ec:	627b      	str	r3, [r7, #36]	@ 0x24
		{
 80084ee:	e001      	b.n	80084f4 <xQueueGenericSendFromISR+0xdc>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80084f0:	2300      	movs	r3, #0
 80084f2:	627b      	str	r3, [r7, #36]	@ 0x24
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
 80084f4:	69fb      	ldr	r3, [r7, #28]
 80084f6:	0018      	movs	r0, r3
 80084f8:	f001 fcea 	bl	8009ed0 <vClearInterruptMaskFromISR>

	return xReturn;
 80084fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80084fe:	0018      	movs	r0, r3
 8008500:	46bd      	mov	sp, r7
 8008502:	b00b      	add	sp, #44	@ 0x2c
 8008504:	bd90      	pop	{r4, r7, pc}

08008506 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8008506:	b580      	push	{r7, lr}
 8008508:	b08a      	sub	sp, #40	@ 0x28
 800850a:	af00      	add	r7, sp, #0
 800850c:	60f8      	str	r0, [r7, #12]
 800850e:	60b9      	str	r1, [r7, #8]
 8008510:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8008512:	2300      	movs	r3, #0
 8008514:	627b      	str	r3, [r7, #36]	@ 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8008516:	68fb      	ldr	r3, [r7, #12]
 8008518:	623b      	str	r3, [r7, #32]

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800851a:	6a3b      	ldr	r3, [r7, #32]
 800851c:	2b00      	cmp	r3, #0
 800851e:	d102      	bne.n	8008526 <xQueueReceive+0x20>
 8008520:	b672      	cpsid	i
 8008522:	46c0      	nop			@ (mov r8, r8)
 8008524:	e7fd      	b.n	8008522 <xQueueReceive+0x1c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008526:	68bb      	ldr	r3, [r7, #8]
 8008528:	2b00      	cmp	r3, #0
 800852a:	d103      	bne.n	8008534 <xQueueReceive+0x2e>
 800852c:	6a3b      	ldr	r3, [r7, #32]
 800852e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008530:	2b00      	cmp	r3, #0
 8008532:	d101      	bne.n	8008538 <xQueueReceive+0x32>
 8008534:	2301      	movs	r3, #1
 8008536:	e000      	b.n	800853a <xQueueReceive+0x34>
 8008538:	2300      	movs	r3, #0
 800853a:	2b00      	cmp	r3, #0
 800853c:	d102      	bne.n	8008544 <xQueueReceive+0x3e>
 800853e:	b672      	cpsid	i
 8008540:	46c0      	nop			@ (mov r8, r8)
 8008542:	e7fd      	b.n	8008540 <xQueueReceive+0x3a>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008544:	f001 f80e 	bl	8009564 <xTaskGetSchedulerState>
 8008548:	1e03      	subs	r3, r0, #0
 800854a:	d102      	bne.n	8008552 <xQueueReceive+0x4c>
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	2b00      	cmp	r3, #0
 8008550:	d101      	bne.n	8008556 <xQueueReceive+0x50>
 8008552:	2301      	movs	r3, #1
 8008554:	e000      	b.n	8008558 <xQueueReceive+0x52>
 8008556:	2300      	movs	r3, #0
 8008558:	2b00      	cmp	r3, #0
 800855a:	d102      	bne.n	8008562 <xQueueReceive+0x5c>
 800855c:	b672      	cpsid	i
 800855e:	46c0      	nop			@ (mov r8, r8)
 8008560:	e7fd      	b.n	800855e <xQueueReceive+0x58>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008562:	f001 fc85 	bl	8009e70 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008566:	6a3b      	ldr	r3, [r7, #32]
 8008568:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800856a:	61fb      	str	r3, [r7, #28]

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800856c:	69fb      	ldr	r3, [r7, #28]
 800856e:	2b00      	cmp	r3, #0
 8008570:	d01a      	beq.n	80085a8 <xQueueReceive+0xa2>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8008572:	68ba      	ldr	r2, [r7, #8]
 8008574:	6a3b      	ldr	r3, [r7, #32]
 8008576:	0011      	movs	r1, r2
 8008578:	0018      	movs	r0, r3
 800857a:	f000 f904 	bl	8008786 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800857e:	69fb      	ldr	r3, [r7, #28]
 8008580:	1e5a      	subs	r2, r3, #1
 8008582:	6a3b      	ldr	r3, [r7, #32]
 8008584:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008586:	6a3b      	ldr	r3, [r7, #32]
 8008588:	691b      	ldr	r3, [r3, #16]
 800858a:	2b00      	cmp	r3, #0
 800858c:	d008      	beq.n	80085a0 <xQueueReceive+0x9a>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800858e:	6a3b      	ldr	r3, [r7, #32]
 8008590:	3310      	adds	r3, #16
 8008592:	0018      	movs	r0, r3
 8008594:	f000 fe4a 	bl	800922c <xTaskRemoveFromEventList>
 8008598:	1e03      	subs	r3, r0, #0
 800859a:	d001      	beq.n	80085a0 <xQueueReceive+0x9a>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800859c:	f001 fc58 	bl	8009e50 <vPortYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80085a0:	f001 fc78 	bl	8009e94 <vPortExitCritical>
				return pdPASS;
 80085a4:	2301      	movs	r3, #1
 80085a6:	e062      	b.n	800866e <xQueueReceive+0x168>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	2b00      	cmp	r3, #0
 80085ac:	d103      	bne.n	80085b6 <xQueueReceive+0xb0>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80085ae:	f001 fc71 	bl	8009e94 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80085b2:	2300      	movs	r3, #0
 80085b4:	e05b      	b.n	800866e <xQueueReceive+0x168>
				}
				else if( xEntryTimeSet == pdFALSE )
 80085b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80085b8:	2b00      	cmp	r3, #0
 80085ba:	d106      	bne.n	80085ca <xQueueReceive+0xc4>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80085bc:	2314      	movs	r3, #20
 80085be:	18fb      	adds	r3, r7, r3
 80085c0:	0018      	movs	r0, r3
 80085c2:	f000 fe91 	bl	80092e8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80085c6:	2301      	movs	r3, #1
 80085c8:	627b      	str	r3, [r7, #36]	@ 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80085ca:	f001 fc63 	bl	8009e94 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80085ce:	f000 fc35 	bl	8008e3c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80085d2:	f001 fc4d 	bl	8009e70 <vPortEnterCritical>
 80085d6:	6a3b      	ldr	r3, [r7, #32]
 80085d8:	2244      	movs	r2, #68	@ 0x44
 80085da:	5c9b      	ldrb	r3, [r3, r2]
 80085dc:	b25b      	sxtb	r3, r3
 80085de:	3301      	adds	r3, #1
 80085e0:	d103      	bne.n	80085ea <xQueueReceive+0xe4>
 80085e2:	6a3b      	ldr	r3, [r7, #32]
 80085e4:	2244      	movs	r2, #68	@ 0x44
 80085e6:	2100      	movs	r1, #0
 80085e8:	5499      	strb	r1, [r3, r2]
 80085ea:	6a3b      	ldr	r3, [r7, #32]
 80085ec:	2245      	movs	r2, #69	@ 0x45
 80085ee:	5c9b      	ldrb	r3, [r3, r2]
 80085f0:	b25b      	sxtb	r3, r3
 80085f2:	3301      	adds	r3, #1
 80085f4:	d103      	bne.n	80085fe <xQueueReceive+0xf8>
 80085f6:	6a3b      	ldr	r3, [r7, #32]
 80085f8:	2245      	movs	r2, #69	@ 0x45
 80085fa:	2100      	movs	r1, #0
 80085fc:	5499      	strb	r1, [r3, r2]
 80085fe:	f001 fc49 	bl	8009e94 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008602:	1d3a      	adds	r2, r7, #4
 8008604:	2314      	movs	r3, #20
 8008606:	18fb      	adds	r3, r7, r3
 8008608:	0011      	movs	r1, r2
 800860a:	0018      	movs	r0, r3
 800860c:	f000 fe80 	bl	8009310 <xTaskCheckForTimeOut>
 8008610:	1e03      	subs	r3, r0, #0
 8008612:	d11e      	bne.n	8008652 <xQueueReceive+0x14c>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008614:	6a3b      	ldr	r3, [r7, #32]
 8008616:	0018      	movs	r0, r3
 8008618:	f000 f939 	bl	800888e <prvIsQueueEmpty>
 800861c:	1e03      	subs	r3, r0, #0
 800861e:	d011      	beq.n	8008644 <xQueueReceive+0x13e>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8008620:	6a3b      	ldr	r3, [r7, #32]
 8008622:	3324      	adds	r3, #36	@ 0x24
 8008624:	687a      	ldr	r2, [r7, #4]
 8008626:	0011      	movs	r1, r2
 8008628:	0018      	movs	r0, r3
 800862a:	f000 fdb7 	bl	800919c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800862e:	6a3b      	ldr	r3, [r7, #32]
 8008630:	0018      	movs	r0, r3
 8008632:	f000 f8ce 	bl	80087d2 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8008636:	f000 fc0d 	bl	8008e54 <xTaskResumeAll>
 800863a:	1e03      	subs	r3, r0, #0
 800863c:	d191      	bne.n	8008562 <xQueueReceive+0x5c>
				{
					portYIELD_WITHIN_API();
 800863e:	f001 fc07 	bl	8009e50 <vPortYield>
 8008642:	e78e      	b.n	8008562 <xQueueReceive+0x5c>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8008644:	6a3b      	ldr	r3, [r7, #32]
 8008646:	0018      	movs	r0, r3
 8008648:	f000 f8c3 	bl	80087d2 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800864c:	f000 fc02 	bl	8008e54 <xTaskResumeAll>
 8008650:	e787      	b.n	8008562 <xQueueReceive+0x5c>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8008652:	6a3b      	ldr	r3, [r7, #32]
 8008654:	0018      	movs	r0, r3
 8008656:	f000 f8bc 	bl	80087d2 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800865a:	f000 fbfb 	bl	8008e54 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800865e:	6a3b      	ldr	r3, [r7, #32]
 8008660:	0018      	movs	r0, r3
 8008662:	f000 f914 	bl	800888e <prvIsQueueEmpty>
 8008666:	1e03      	subs	r3, r0, #0
 8008668:	d100      	bne.n	800866c <xQueueReceive+0x166>
 800866a:	e77a      	b.n	8008562 <xQueueReceive+0x5c>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800866c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800866e:	0018      	movs	r0, r3
 8008670:	46bd      	mov	sp, r7
 8008672:	b00a      	add	sp, #40	@ 0x28
 8008674:	bd80      	pop	{r7, pc}

08008676 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 8008676:	b580      	push	{r7, lr}
 8008678:	b084      	sub	sp, #16
 800867a:	af00      	add	r7, sp, #0
 800867c:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8008682:	68fb      	ldr	r3, [r7, #12]
 8008684:	2b00      	cmp	r3, #0
 8008686:	d102      	bne.n	800868e <vQueueDelete+0x18>
 8008688:	b672      	cpsid	i
 800868a:	46c0      	nop			@ (mov r8, r8)
 800868c:	e7fd      	b.n	800868a <vQueueDelete+0x14>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 800868e:	68fb      	ldr	r3, [r7, #12]
 8008690:	0018      	movs	r0, r3
 8008692:	f000 f953 	bl	800893c <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8008696:	68fb      	ldr	r3, [r7, #12]
 8008698:	2246      	movs	r2, #70	@ 0x46
 800869a:	5c9b      	ldrb	r3, [r3, r2]
 800869c:	2b00      	cmp	r3, #0
 800869e:	d103      	bne.n	80086a8 <vQueueDelete+0x32>
		{
			vPortFree( pxQueue );
 80086a0:	68fb      	ldr	r3, [r7, #12]
 80086a2:	0018      	movs	r0, r3
 80086a4:	f001 fd2c 	bl	800a100 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 80086a8:	46c0      	nop			@ (mov r8, r8)
 80086aa:	46bd      	mov	sp, r7
 80086ac:	b004      	add	sp, #16
 80086ae:	bd80      	pop	{r7, pc}

080086b0 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80086b0:	b580      	push	{r7, lr}
 80086b2:	b086      	sub	sp, #24
 80086b4:	af00      	add	r7, sp, #0
 80086b6:	60f8      	str	r0, [r7, #12]
 80086b8:	60b9      	str	r1, [r7, #8]
 80086ba:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80086bc:	2300      	movs	r3, #0
 80086be:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80086c0:	68fb      	ldr	r3, [r7, #12]
 80086c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80086c4:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80086c6:	68fb      	ldr	r3, [r7, #12]
 80086c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80086ca:	2b00      	cmp	r3, #0
 80086cc:	d10e      	bne.n	80086ec <prvCopyDataToQueue+0x3c>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80086ce:	68fb      	ldr	r3, [r7, #12]
 80086d0:	681b      	ldr	r3, [r3, #0]
 80086d2:	2b00      	cmp	r3, #0
 80086d4:	d14e      	bne.n	8008774 <prvCopyDataToQueue+0xc4>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80086d6:	68fb      	ldr	r3, [r7, #12]
 80086d8:	689b      	ldr	r3, [r3, #8]
 80086da:	0018      	movs	r0, r3
 80086dc:	f000 ff5e 	bl	800959c <xTaskPriorityDisinherit>
 80086e0:	0003      	movs	r3, r0
 80086e2:	617b      	str	r3, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80086e4:	68fb      	ldr	r3, [r7, #12]
 80086e6:	2200      	movs	r2, #0
 80086e8:	609a      	str	r2, [r3, #8]
 80086ea:	e043      	b.n	8008774 <prvCopyDataToQueue+0xc4>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	2b00      	cmp	r3, #0
 80086f0:	d119      	bne.n	8008726 <prvCopyDataToQueue+0x76>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80086f2:	68fb      	ldr	r3, [r7, #12]
 80086f4:	6858      	ldr	r0, [r3, #4]
 80086f6:	68fb      	ldr	r3, [r7, #12]
 80086f8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80086fa:	68bb      	ldr	r3, [r7, #8]
 80086fc:	0019      	movs	r1, r3
 80086fe:	f001 fe9f 	bl	800a440 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008702:	68fb      	ldr	r3, [r7, #12]
 8008704:	685a      	ldr	r2, [r3, #4]
 8008706:	68fb      	ldr	r3, [r7, #12]
 8008708:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800870a:	18d2      	adds	r2, r2, r3
 800870c:	68fb      	ldr	r3, [r7, #12]
 800870e:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008710:	68fb      	ldr	r3, [r7, #12]
 8008712:	685a      	ldr	r2, [r3, #4]
 8008714:	68fb      	ldr	r3, [r7, #12]
 8008716:	689b      	ldr	r3, [r3, #8]
 8008718:	429a      	cmp	r2, r3
 800871a:	d32b      	bcc.n	8008774 <prvCopyDataToQueue+0xc4>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800871c:	68fb      	ldr	r3, [r7, #12]
 800871e:	681a      	ldr	r2, [r3, #0]
 8008720:	68fb      	ldr	r3, [r7, #12]
 8008722:	605a      	str	r2, [r3, #4]
 8008724:	e026      	b.n	8008774 <prvCopyDataToQueue+0xc4>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8008726:	68fb      	ldr	r3, [r7, #12]
 8008728:	68d8      	ldr	r0, [r3, #12]
 800872a:	68fb      	ldr	r3, [r7, #12]
 800872c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800872e:	68bb      	ldr	r3, [r7, #8]
 8008730:	0019      	movs	r1, r3
 8008732:	f001 fe85 	bl	800a440 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8008736:	68fb      	ldr	r3, [r7, #12]
 8008738:	68da      	ldr	r2, [r3, #12]
 800873a:	68fb      	ldr	r3, [r7, #12]
 800873c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800873e:	425b      	negs	r3, r3
 8008740:	18d2      	adds	r2, r2, r3
 8008742:	68fb      	ldr	r3, [r7, #12]
 8008744:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008746:	68fb      	ldr	r3, [r7, #12]
 8008748:	68da      	ldr	r2, [r3, #12]
 800874a:	68fb      	ldr	r3, [r7, #12]
 800874c:	681b      	ldr	r3, [r3, #0]
 800874e:	429a      	cmp	r2, r3
 8008750:	d207      	bcs.n	8008762 <prvCopyDataToQueue+0xb2>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8008752:	68fb      	ldr	r3, [r7, #12]
 8008754:	689a      	ldr	r2, [r3, #8]
 8008756:	68fb      	ldr	r3, [r7, #12]
 8008758:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800875a:	425b      	negs	r3, r3
 800875c:	18d2      	adds	r2, r2, r3
 800875e:	68fb      	ldr	r3, [r7, #12]
 8008760:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	2b02      	cmp	r3, #2
 8008766:	d105      	bne.n	8008774 <prvCopyDataToQueue+0xc4>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008768:	693b      	ldr	r3, [r7, #16]
 800876a:	2b00      	cmp	r3, #0
 800876c:	d002      	beq.n	8008774 <prvCopyDataToQueue+0xc4>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800876e:	693b      	ldr	r3, [r7, #16]
 8008770:	3b01      	subs	r3, #1
 8008772:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8008774:	693b      	ldr	r3, [r7, #16]
 8008776:	1c5a      	adds	r2, r3, #1
 8008778:	68fb      	ldr	r3, [r7, #12]
 800877a:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800877c:	697b      	ldr	r3, [r7, #20]
}
 800877e:	0018      	movs	r0, r3
 8008780:	46bd      	mov	sp, r7
 8008782:	b006      	add	sp, #24
 8008784:	bd80      	pop	{r7, pc}

08008786 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8008786:	b580      	push	{r7, lr}
 8008788:	b082      	sub	sp, #8
 800878a:	af00      	add	r7, sp, #0
 800878c:	6078      	str	r0, [r7, #4]
 800878e:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008794:	2b00      	cmp	r3, #0
 8008796:	d018      	beq.n	80087ca <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	68da      	ldr	r2, [r3, #12]
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80087a0:	18d2      	adds	r2, r2, r3
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	68da      	ldr	r2, [r3, #12]
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	689b      	ldr	r3, [r3, #8]
 80087ae:	429a      	cmp	r2, r3
 80087b0:	d303      	bcc.n	80087ba <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80087b2:	687b      	ldr	r3, [r7, #4]
 80087b4:	681a      	ldr	r2, [r3, #0]
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	68d9      	ldr	r1, [r3, #12]
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80087c2:	683b      	ldr	r3, [r7, #0]
 80087c4:	0018      	movs	r0, r3
 80087c6:	f001 fe3b 	bl	800a440 <memcpy>
	}
}
 80087ca:	46c0      	nop			@ (mov r8, r8)
 80087cc:	46bd      	mov	sp, r7
 80087ce:	b002      	add	sp, #8
 80087d0:	bd80      	pop	{r7, pc}

080087d2 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80087d2:	b580      	push	{r7, lr}
 80087d4:	b084      	sub	sp, #16
 80087d6:	af00      	add	r7, sp, #0
 80087d8:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80087da:	f001 fb49 	bl	8009e70 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80087de:	230f      	movs	r3, #15
 80087e0:	18fb      	adds	r3, r7, r3
 80087e2:	687a      	ldr	r2, [r7, #4]
 80087e4:	2145      	movs	r1, #69	@ 0x45
 80087e6:	5c52      	ldrb	r2, [r2, r1]
 80087e8:	701a      	strb	r2, [r3, #0]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80087ea:	e013      	b.n	8008814 <prvUnlockQueue+0x42>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80087f0:	2b00      	cmp	r3, #0
 80087f2:	d016      	beq.n	8008822 <prvUnlockQueue+0x50>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	3324      	adds	r3, #36	@ 0x24
 80087f8:	0018      	movs	r0, r3
 80087fa:	f000 fd17 	bl	800922c <xTaskRemoveFromEventList>
 80087fe:	1e03      	subs	r3, r0, #0
 8008800:	d001      	beq.n	8008806 <prvUnlockQueue+0x34>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8008802:	f000 fdd7 	bl	80093b4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8008806:	210f      	movs	r1, #15
 8008808:	187b      	adds	r3, r7, r1
 800880a:	781b      	ldrb	r3, [r3, #0]
 800880c:	3b01      	subs	r3, #1
 800880e:	b2da      	uxtb	r2, r3
 8008810:	187b      	adds	r3, r7, r1
 8008812:	701a      	strb	r2, [r3, #0]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008814:	230f      	movs	r3, #15
 8008816:	18fb      	adds	r3, r7, r3
 8008818:	781b      	ldrb	r3, [r3, #0]
 800881a:	b25b      	sxtb	r3, r3
 800881c:	2b00      	cmp	r3, #0
 800881e:	dce5      	bgt.n	80087ec <prvUnlockQueue+0x1a>
 8008820:	e000      	b.n	8008824 <prvUnlockQueue+0x52>
					break;
 8008822:	46c0      	nop			@ (mov r8, r8)
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	2245      	movs	r2, #69	@ 0x45
 8008828:	21ff      	movs	r1, #255	@ 0xff
 800882a:	5499      	strb	r1, [r3, r2]
	}
	taskEXIT_CRITICAL();
 800882c:	f001 fb32 	bl	8009e94 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8008830:	f001 fb1e 	bl	8009e70 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8008834:	230e      	movs	r3, #14
 8008836:	18fb      	adds	r3, r7, r3
 8008838:	687a      	ldr	r2, [r7, #4]
 800883a:	2144      	movs	r1, #68	@ 0x44
 800883c:	5c52      	ldrb	r2, [r2, r1]
 800883e:	701a      	strb	r2, [r3, #0]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008840:	e013      	b.n	800886a <prvUnlockQueue+0x98>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	691b      	ldr	r3, [r3, #16]
 8008846:	2b00      	cmp	r3, #0
 8008848:	d016      	beq.n	8008878 <prvUnlockQueue+0xa6>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800884a:	687b      	ldr	r3, [r7, #4]
 800884c:	3310      	adds	r3, #16
 800884e:	0018      	movs	r0, r3
 8008850:	f000 fcec 	bl	800922c <xTaskRemoveFromEventList>
 8008854:	1e03      	subs	r3, r0, #0
 8008856:	d001      	beq.n	800885c <prvUnlockQueue+0x8a>
				{
					vTaskMissedYield();
 8008858:	f000 fdac 	bl	80093b4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800885c:	210e      	movs	r1, #14
 800885e:	187b      	adds	r3, r7, r1
 8008860:	781b      	ldrb	r3, [r3, #0]
 8008862:	3b01      	subs	r3, #1
 8008864:	b2da      	uxtb	r2, r3
 8008866:	187b      	adds	r3, r7, r1
 8008868:	701a      	strb	r2, [r3, #0]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800886a:	230e      	movs	r3, #14
 800886c:	18fb      	adds	r3, r7, r3
 800886e:	781b      	ldrb	r3, [r3, #0]
 8008870:	b25b      	sxtb	r3, r3
 8008872:	2b00      	cmp	r3, #0
 8008874:	dce5      	bgt.n	8008842 <prvUnlockQueue+0x70>
 8008876:	e000      	b.n	800887a <prvUnlockQueue+0xa8>
			}
			else
			{
				break;
 8008878:	46c0      	nop			@ (mov r8, r8)
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	2244      	movs	r2, #68	@ 0x44
 800887e:	21ff      	movs	r1, #255	@ 0xff
 8008880:	5499      	strb	r1, [r3, r2]
	}
	taskEXIT_CRITICAL();
 8008882:	f001 fb07 	bl	8009e94 <vPortExitCritical>
}
 8008886:	46c0      	nop			@ (mov r8, r8)
 8008888:	46bd      	mov	sp, r7
 800888a:	b004      	add	sp, #16
 800888c:	bd80      	pop	{r7, pc}

0800888e <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800888e:	b580      	push	{r7, lr}
 8008890:	b084      	sub	sp, #16
 8008892:	af00      	add	r7, sp, #0
 8008894:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008896:	f001 faeb 	bl	8009e70 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800889e:	2b00      	cmp	r3, #0
 80088a0:	d102      	bne.n	80088a8 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80088a2:	2301      	movs	r3, #1
 80088a4:	60fb      	str	r3, [r7, #12]
 80088a6:	e001      	b.n	80088ac <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80088a8:	2300      	movs	r3, #0
 80088aa:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80088ac:	f001 faf2 	bl	8009e94 <vPortExitCritical>

	return xReturn;
 80088b0:	68fb      	ldr	r3, [r7, #12]
}
 80088b2:	0018      	movs	r0, r3
 80088b4:	46bd      	mov	sp, r7
 80088b6:	b004      	add	sp, #16
 80088b8:	bd80      	pop	{r7, pc}

080088ba <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80088ba:	b580      	push	{r7, lr}
 80088bc:	b084      	sub	sp, #16
 80088be:	af00      	add	r7, sp, #0
 80088c0:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80088c2:	f001 fad5 	bl	8009e70 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80088ce:	429a      	cmp	r2, r3
 80088d0:	d102      	bne.n	80088d8 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80088d2:	2301      	movs	r3, #1
 80088d4:	60fb      	str	r3, [r7, #12]
 80088d6:	e001      	b.n	80088dc <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80088d8:	2300      	movs	r3, #0
 80088da:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80088dc:	f001 fada 	bl	8009e94 <vPortExitCritical>

	return xReturn;
 80088e0:	68fb      	ldr	r3, [r7, #12]
}
 80088e2:	0018      	movs	r0, r3
 80088e4:	46bd      	mov	sp, r7
 80088e6:	b004      	add	sp, #16
 80088e8:	bd80      	pop	{r7, pc}
	...

080088ec <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80088ec:	b580      	push	{r7, lr}
 80088ee:	b084      	sub	sp, #16
 80088f0:	af00      	add	r7, sp, #0
 80088f2:	6078      	str	r0, [r7, #4]
 80088f4:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80088f6:	2300      	movs	r3, #0
 80088f8:	60fb      	str	r3, [r7, #12]
 80088fa:	e015      	b.n	8008928 <vQueueAddToRegistry+0x3c>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80088fc:	4b0e      	ldr	r3, [pc, #56]	@ (8008938 <vQueueAddToRegistry+0x4c>)
 80088fe:	68fa      	ldr	r2, [r7, #12]
 8008900:	00d2      	lsls	r2, r2, #3
 8008902:	58d3      	ldr	r3, [r2, r3]
 8008904:	2b00      	cmp	r3, #0
 8008906:	d10c      	bne.n	8008922 <vQueueAddToRegistry+0x36>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8008908:	4b0b      	ldr	r3, [pc, #44]	@ (8008938 <vQueueAddToRegistry+0x4c>)
 800890a:	68fa      	ldr	r2, [r7, #12]
 800890c:	00d2      	lsls	r2, r2, #3
 800890e:	6839      	ldr	r1, [r7, #0]
 8008910:	50d1      	str	r1, [r2, r3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8008912:	4a09      	ldr	r2, [pc, #36]	@ (8008938 <vQueueAddToRegistry+0x4c>)
 8008914:	68fb      	ldr	r3, [r7, #12]
 8008916:	00db      	lsls	r3, r3, #3
 8008918:	18d3      	adds	r3, r2, r3
 800891a:	3304      	adds	r3, #4
 800891c:	687a      	ldr	r2, [r7, #4]
 800891e:	601a      	str	r2, [r3, #0]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8008920:	e006      	b.n	8008930 <vQueueAddToRegistry+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008922:	68fb      	ldr	r3, [r7, #12]
 8008924:	3301      	adds	r3, #1
 8008926:	60fb      	str	r3, [r7, #12]
 8008928:	68fb      	ldr	r3, [r7, #12]
 800892a:	2b07      	cmp	r3, #7
 800892c:	d9e6      	bls.n	80088fc <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800892e:	46c0      	nop			@ (mov r8, r8)
 8008930:	46c0      	nop			@ (mov r8, r8)
 8008932:	46bd      	mov	sp, r7
 8008934:	b004      	add	sp, #16
 8008936:	bd80      	pop	{r7, pc}
 8008938:	20000a04 	.word	0x20000a04

0800893c <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 800893c:	b580      	push	{r7, lr}
 800893e:	b084      	sub	sp, #16
 8008940:	af00      	add	r7, sp, #0
 8008942:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008944:	2300      	movs	r3, #0
 8008946:	60fb      	str	r3, [r7, #12]
 8008948:	e018      	b.n	800897c <vQueueUnregisterQueue+0x40>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 800894a:	4a10      	ldr	r2, [pc, #64]	@ (800898c <vQueueUnregisterQueue+0x50>)
 800894c:	68fb      	ldr	r3, [r7, #12]
 800894e:	00db      	lsls	r3, r3, #3
 8008950:	18d3      	adds	r3, r2, r3
 8008952:	3304      	adds	r3, #4
 8008954:	681b      	ldr	r3, [r3, #0]
 8008956:	687a      	ldr	r2, [r7, #4]
 8008958:	429a      	cmp	r2, r3
 800895a:	d10c      	bne.n	8008976 <vQueueUnregisterQueue+0x3a>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 800895c:	4b0b      	ldr	r3, [pc, #44]	@ (800898c <vQueueUnregisterQueue+0x50>)
 800895e:	68fa      	ldr	r2, [r7, #12]
 8008960:	00d2      	lsls	r2, r2, #3
 8008962:	2100      	movs	r1, #0
 8008964:	50d1      	str	r1, [r2, r3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 8008966:	4a09      	ldr	r2, [pc, #36]	@ (800898c <vQueueUnregisterQueue+0x50>)
 8008968:	68fb      	ldr	r3, [r7, #12]
 800896a:	00db      	lsls	r3, r3, #3
 800896c:	18d3      	adds	r3, r2, r3
 800896e:	3304      	adds	r3, #4
 8008970:	2200      	movs	r2, #0
 8008972:	601a      	str	r2, [r3, #0]
				break;
 8008974:	e006      	b.n	8008984 <vQueueUnregisterQueue+0x48>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008976:	68fb      	ldr	r3, [r7, #12]
 8008978:	3301      	adds	r3, #1
 800897a:	60fb      	str	r3, [r7, #12]
 800897c:	68fb      	ldr	r3, [r7, #12]
 800897e:	2b07      	cmp	r3, #7
 8008980:	d9e3      	bls.n	800894a <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 8008982:	46c0      	nop			@ (mov r8, r8)
 8008984:	46c0      	nop			@ (mov r8, r8)
 8008986:	46bd      	mov	sp, r7
 8008988:	b004      	add	sp, #16
 800898a:	bd80      	pop	{r7, pc}
 800898c:	20000a04 	.word	0x20000a04

08008990 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8008990:	b580      	push	{r7, lr}
 8008992:	b086      	sub	sp, #24
 8008994:	af00      	add	r7, sp, #0
 8008996:	60f8      	str	r0, [r7, #12]
 8008998:	60b9      	str	r1, [r7, #8]
 800899a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800899c:	68fb      	ldr	r3, [r7, #12]
 800899e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80089a0:	f001 fa66 	bl	8009e70 <vPortEnterCritical>
 80089a4:	697b      	ldr	r3, [r7, #20]
 80089a6:	2244      	movs	r2, #68	@ 0x44
 80089a8:	5c9b      	ldrb	r3, [r3, r2]
 80089aa:	b25b      	sxtb	r3, r3
 80089ac:	3301      	adds	r3, #1
 80089ae:	d103      	bne.n	80089b8 <vQueueWaitForMessageRestricted+0x28>
 80089b0:	697b      	ldr	r3, [r7, #20]
 80089b2:	2244      	movs	r2, #68	@ 0x44
 80089b4:	2100      	movs	r1, #0
 80089b6:	5499      	strb	r1, [r3, r2]
 80089b8:	697b      	ldr	r3, [r7, #20]
 80089ba:	2245      	movs	r2, #69	@ 0x45
 80089bc:	5c9b      	ldrb	r3, [r3, r2]
 80089be:	b25b      	sxtb	r3, r3
 80089c0:	3301      	adds	r3, #1
 80089c2:	d103      	bne.n	80089cc <vQueueWaitForMessageRestricted+0x3c>
 80089c4:	697b      	ldr	r3, [r7, #20]
 80089c6:	2245      	movs	r2, #69	@ 0x45
 80089c8:	2100      	movs	r1, #0
 80089ca:	5499      	strb	r1, [r3, r2]
 80089cc:	f001 fa62 	bl	8009e94 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80089d0:	697b      	ldr	r3, [r7, #20]
 80089d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80089d4:	2b00      	cmp	r3, #0
 80089d6:	d106      	bne.n	80089e6 <vQueueWaitForMessageRestricted+0x56>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80089d8:	697b      	ldr	r3, [r7, #20]
 80089da:	3324      	adds	r3, #36	@ 0x24
 80089dc:	687a      	ldr	r2, [r7, #4]
 80089de:	68b9      	ldr	r1, [r7, #8]
 80089e0:	0018      	movs	r0, r3
 80089e2:	f000 fbfb 	bl	80091dc <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80089e6:	697b      	ldr	r3, [r7, #20]
 80089e8:	0018      	movs	r0, r3
 80089ea:	f7ff fef2 	bl	80087d2 <prvUnlockQueue>
	}
 80089ee:	46c0      	nop			@ (mov r8, r8)
 80089f0:	46bd      	mov	sp, r7
 80089f2:	b006      	add	sp, #24
 80089f4:	bd80      	pop	{r7, pc}

080089f6 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80089f6:	b590      	push	{r4, r7, lr}
 80089f8:	b08d      	sub	sp, #52	@ 0x34
 80089fa:	af04      	add	r7, sp, #16
 80089fc:	60f8      	str	r0, [r7, #12]
 80089fe:	60b9      	str	r1, [r7, #8]
 8008a00:	607a      	str	r2, [r7, #4]
 8008a02:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8008a04:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008a06:	2b00      	cmp	r3, #0
 8008a08:	d102      	bne.n	8008a10 <xTaskCreateStatic+0x1a>
 8008a0a:	b672      	cpsid	i
 8008a0c:	46c0      	nop			@ (mov r8, r8)
 8008a0e:	e7fd      	b.n	8008a0c <xTaskCreateStatic+0x16>
		configASSERT( pxTaskBuffer != NULL );
 8008a10:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a12:	2b00      	cmp	r3, #0
 8008a14:	d102      	bne.n	8008a1c <xTaskCreateStatic+0x26>
 8008a16:	b672      	cpsid	i
 8008a18:	46c0      	nop			@ (mov r8, r8)
 8008a1a:	e7fd      	b.n	8008a18 <xTaskCreateStatic+0x22>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8008a1c:	23a8      	movs	r3, #168	@ 0xa8
 8008a1e:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( TCB_t ) );
 8008a20:	697b      	ldr	r3, [r7, #20]
 8008a22:	2ba8      	cmp	r3, #168	@ 0xa8
 8008a24:	d002      	beq.n	8008a2c <xTaskCreateStatic+0x36>
 8008a26:	b672      	cpsid	i
 8008a28:	46c0      	nop			@ (mov r8, r8)
 8008a2a:	e7fd      	b.n	8008a28 <xTaskCreateStatic+0x32>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8008a2c:	697b      	ldr	r3, [r7, #20]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8008a2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a30:	2b00      	cmp	r3, #0
 8008a32:	d020      	beq.n	8008a76 <xTaskCreateStatic+0x80>
 8008a34:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008a36:	2b00      	cmp	r3, #0
 8008a38:	d01d      	beq.n	8008a76 <xTaskCreateStatic+0x80>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8008a3a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a3c:	61fb      	str	r3, [r7, #28]
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8008a3e:	69fb      	ldr	r3, [r7, #28]
 8008a40:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008a42:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8008a44:	69fb      	ldr	r3, [r7, #28]
 8008a46:	22a5      	movs	r2, #165	@ 0xa5
 8008a48:	2102      	movs	r1, #2
 8008a4a:	5499      	strb	r1, [r3, r2]
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8008a4c:	683c      	ldr	r4, [r7, #0]
 8008a4e:	687a      	ldr	r2, [r7, #4]
 8008a50:	68b9      	ldr	r1, [r7, #8]
 8008a52:	68f8      	ldr	r0, [r7, #12]
 8008a54:	2300      	movs	r3, #0
 8008a56:	9303      	str	r3, [sp, #12]
 8008a58:	69fb      	ldr	r3, [r7, #28]
 8008a5a:	9302      	str	r3, [sp, #8]
 8008a5c:	2318      	movs	r3, #24
 8008a5e:	18fb      	adds	r3, r7, r3
 8008a60:	9301      	str	r3, [sp, #4]
 8008a62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a64:	9300      	str	r3, [sp, #0]
 8008a66:	0023      	movs	r3, r4
 8008a68:	f000 f858 	bl	8008b1c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008a6c:	69fb      	ldr	r3, [r7, #28]
 8008a6e:	0018      	movs	r0, r3
 8008a70:	f000 f8f6 	bl	8008c60 <prvAddNewTaskToReadyList>
 8008a74:	e001      	b.n	8008a7a <xTaskCreateStatic+0x84>
		}
		else
		{
			xReturn = NULL;
 8008a76:	2300      	movs	r3, #0
 8008a78:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8008a7a:	69bb      	ldr	r3, [r7, #24]
	}
 8008a7c:	0018      	movs	r0, r3
 8008a7e:	46bd      	mov	sp, r7
 8008a80:	b009      	add	sp, #36	@ 0x24
 8008a82:	bd90      	pop	{r4, r7, pc}

08008a84 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8008a84:	b590      	push	{r4, r7, lr}
 8008a86:	b08d      	sub	sp, #52	@ 0x34
 8008a88:	af04      	add	r7, sp, #16
 8008a8a:	60f8      	str	r0, [r7, #12]
 8008a8c:	60b9      	str	r1, [r7, #8]
 8008a8e:	603b      	str	r3, [r7, #0]
 8008a90:	1dbb      	adds	r3, r7, #6
 8008a92:	801a      	strh	r2, [r3, #0]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8008a94:	1dbb      	adds	r3, r7, #6
 8008a96:	881b      	ldrh	r3, [r3, #0]
 8008a98:	009b      	lsls	r3, r3, #2
 8008a9a:	0018      	movs	r0, r3
 8008a9c:	f001 fa80 	bl	8009fa0 <pvPortMalloc>
 8008aa0:	0003      	movs	r3, r0
 8008aa2:	617b      	str	r3, [r7, #20]

			if( pxStack != NULL )
 8008aa4:	697b      	ldr	r3, [r7, #20]
 8008aa6:	2b00      	cmp	r3, #0
 8008aa8:	d010      	beq.n	8008acc <xTaskCreate+0x48>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8008aaa:	20a8      	movs	r0, #168	@ 0xa8
 8008aac:	f001 fa78 	bl	8009fa0 <pvPortMalloc>
 8008ab0:	0003      	movs	r3, r0
 8008ab2:	61fb      	str	r3, [r7, #28]

				if( pxNewTCB != NULL )
 8008ab4:	69fb      	ldr	r3, [r7, #28]
 8008ab6:	2b00      	cmp	r3, #0
 8008ab8:	d003      	beq.n	8008ac2 <xTaskCreate+0x3e>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8008aba:	69fb      	ldr	r3, [r7, #28]
 8008abc:	697a      	ldr	r2, [r7, #20]
 8008abe:	631a      	str	r2, [r3, #48]	@ 0x30
 8008ac0:	e006      	b.n	8008ad0 <xTaskCreate+0x4c>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8008ac2:	697b      	ldr	r3, [r7, #20]
 8008ac4:	0018      	movs	r0, r3
 8008ac6:	f001 fb1b 	bl	800a100 <vPortFree>
 8008aca:	e001      	b.n	8008ad0 <xTaskCreate+0x4c>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8008acc:	2300      	movs	r3, #0
 8008ace:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8008ad0:	69fb      	ldr	r3, [r7, #28]
 8008ad2:	2b00      	cmp	r3, #0
 8008ad4:	d01a      	beq.n	8008b0c <xTaskCreate+0x88>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8008ad6:	69fb      	ldr	r3, [r7, #28]
 8008ad8:	22a5      	movs	r2, #165	@ 0xa5
 8008ada:	2100      	movs	r1, #0
 8008adc:	5499      	strb	r1, [r3, r2]
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8008ade:	1dbb      	adds	r3, r7, #6
 8008ae0:	881a      	ldrh	r2, [r3, #0]
 8008ae2:	683c      	ldr	r4, [r7, #0]
 8008ae4:	68b9      	ldr	r1, [r7, #8]
 8008ae6:	68f8      	ldr	r0, [r7, #12]
 8008ae8:	2300      	movs	r3, #0
 8008aea:	9303      	str	r3, [sp, #12]
 8008aec:	69fb      	ldr	r3, [r7, #28]
 8008aee:	9302      	str	r3, [sp, #8]
 8008af0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008af2:	9301      	str	r3, [sp, #4]
 8008af4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008af6:	9300      	str	r3, [sp, #0]
 8008af8:	0023      	movs	r3, r4
 8008afa:	f000 f80f 	bl	8008b1c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008afe:	69fb      	ldr	r3, [r7, #28]
 8008b00:	0018      	movs	r0, r3
 8008b02:	f000 f8ad 	bl	8008c60 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8008b06:	2301      	movs	r3, #1
 8008b08:	61bb      	str	r3, [r7, #24]
 8008b0a:	e002      	b.n	8008b12 <xTaskCreate+0x8e>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8008b0c:	2301      	movs	r3, #1
 8008b0e:	425b      	negs	r3, r3
 8008b10:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8008b12:	69bb      	ldr	r3, [r7, #24]
	}
 8008b14:	0018      	movs	r0, r3
 8008b16:	46bd      	mov	sp, r7
 8008b18:	b009      	add	sp, #36	@ 0x24
 8008b1a:	bd90      	pop	{r4, r7, pc}

08008b1c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8008b1c:	b580      	push	{r7, lr}
 8008b1e:	b086      	sub	sp, #24
 8008b20:	af00      	add	r7, sp, #0
 8008b22:	60f8      	str	r0, [r7, #12]
 8008b24:	60b9      	str	r1, [r7, #8]
 8008b26:	607a      	str	r2, [r7, #4]
 8008b28:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8008b2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008b2c:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	009b      	lsls	r3, r3, #2
 8008b32:	001a      	movs	r2, r3
 8008b34:	21a5      	movs	r1, #165	@ 0xa5
 8008b36:	f001 fbeb 	bl	800a310 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8008b3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008b3c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	4943      	ldr	r1, [pc, #268]	@ (8008c50 <prvInitialiseNewTask+0x134>)
 8008b42:	468c      	mov	ip, r1
 8008b44:	4463      	add	r3, ip
 8008b46:	009b      	lsls	r3, r3, #2
 8008b48:	18d3      	adds	r3, r2, r3
 8008b4a:	613b      	str	r3, [r7, #16]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8008b4c:	693b      	ldr	r3, [r7, #16]
 8008b4e:	2207      	movs	r2, #7
 8008b50:	4393      	bics	r3, r2
 8008b52:	613b      	str	r3, [r7, #16]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8008b54:	693b      	ldr	r3, [r7, #16]
 8008b56:	2207      	movs	r2, #7
 8008b58:	4013      	ands	r3, r2
 8008b5a:	d002      	beq.n	8008b62 <prvInitialiseNewTask+0x46>
 8008b5c:	b672      	cpsid	i
 8008b5e:	46c0      	nop			@ (mov r8, r8)
 8008b60:	e7fd      	b.n	8008b5e <prvInitialiseNewTask+0x42>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8008b62:	68bb      	ldr	r3, [r7, #8]
 8008b64:	2b00      	cmp	r3, #0
 8008b66:	d020      	beq.n	8008baa <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008b68:	2300      	movs	r3, #0
 8008b6a:	617b      	str	r3, [r7, #20]
 8008b6c:	e013      	b.n	8008b96 <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8008b6e:	68ba      	ldr	r2, [r7, #8]
 8008b70:	697b      	ldr	r3, [r7, #20]
 8008b72:	18d3      	adds	r3, r2, r3
 8008b74:	7818      	ldrb	r0, [r3, #0]
 8008b76:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008b78:	2134      	movs	r1, #52	@ 0x34
 8008b7a:	697b      	ldr	r3, [r7, #20]
 8008b7c:	18d3      	adds	r3, r2, r3
 8008b7e:	185b      	adds	r3, r3, r1
 8008b80:	1c02      	adds	r2, r0, #0
 8008b82:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8008b84:	68ba      	ldr	r2, [r7, #8]
 8008b86:	697b      	ldr	r3, [r7, #20]
 8008b88:	18d3      	adds	r3, r2, r3
 8008b8a:	781b      	ldrb	r3, [r3, #0]
 8008b8c:	2b00      	cmp	r3, #0
 8008b8e:	d006      	beq.n	8008b9e <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008b90:	697b      	ldr	r3, [r7, #20]
 8008b92:	3301      	adds	r3, #1
 8008b94:	617b      	str	r3, [r7, #20]
 8008b96:	697b      	ldr	r3, [r7, #20]
 8008b98:	2b0f      	cmp	r3, #15
 8008b9a:	d9e8      	bls.n	8008b6e <prvInitialiseNewTask+0x52>
 8008b9c:	e000      	b.n	8008ba0 <prvInitialiseNewTask+0x84>
			{
				break;
 8008b9e:	46c0      	nop			@ (mov r8, r8)
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8008ba0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ba2:	2243      	movs	r2, #67	@ 0x43
 8008ba4:	2100      	movs	r1, #0
 8008ba6:	5499      	strb	r1, [r3, r2]
 8008ba8:	e003      	b.n	8008bb2 <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8008baa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008bac:	2234      	movs	r2, #52	@ 0x34
 8008bae:	2100      	movs	r1, #0
 8008bb0:	5499      	strb	r1, [r3, r2]
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8008bb2:	6a3b      	ldr	r3, [r7, #32]
 8008bb4:	2b37      	cmp	r3, #55	@ 0x37
 8008bb6:	d901      	bls.n	8008bbc <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8008bb8:	2337      	movs	r3, #55	@ 0x37
 8008bba:	623b      	str	r3, [r7, #32]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8008bbc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008bbe:	6a3a      	ldr	r2, [r7, #32]
 8008bc0:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8008bc2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008bc4:	6a3a      	ldr	r2, [r7, #32]
 8008bc6:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8008bc8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008bca:	2200      	movs	r2, #0
 8008bcc:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8008bce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008bd0:	3304      	adds	r3, #4
 8008bd2:	0018      	movs	r0, r3
 8008bd4:	f7ff f980 	bl	8007ed8 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8008bd8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008bda:	3318      	adds	r3, #24
 8008bdc:	0018      	movs	r0, r3
 8008bde:	f7ff f97b 	bl	8007ed8 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8008be2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008be4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008be6:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008be8:	6a3b      	ldr	r3, [r7, #32]
 8008bea:	2238      	movs	r2, #56	@ 0x38
 8008bec:	1ad2      	subs	r2, r2, r3
 8008bee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008bf0:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8008bf2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008bf4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008bf6:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8008bf8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008bfa:	22a0      	movs	r2, #160	@ 0xa0
 8008bfc:	2100      	movs	r1, #0
 8008bfe:	5099      	str	r1, [r3, r2]
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8008c00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c02:	22a4      	movs	r2, #164	@ 0xa4
 8008c04:	2100      	movs	r1, #0
 8008c06:	5499      	strb	r1, [r3, r2]
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8008c08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c0a:	3354      	adds	r3, #84	@ 0x54
 8008c0c:	224c      	movs	r2, #76	@ 0x4c
 8008c0e:	2100      	movs	r1, #0
 8008c10:	0018      	movs	r0, r3
 8008c12:	f001 fb7d 	bl	800a310 <memset>
 8008c16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c18:	4a0e      	ldr	r2, [pc, #56]	@ (8008c54 <prvInitialiseNewTask+0x138>)
 8008c1a:	659a      	str	r2, [r3, #88]	@ 0x58
 8008c1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c1e:	4a0e      	ldr	r2, [pc, #56]	@ (8008c58 <prvInitialiseNewTask+0x13c>)
 8008c20:	65da      	str	r2, [r3, #92]	@ 0x5c
 8008c22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c24:	4a0d      	ldr	r2, [pc, #52]	@ (8008c5c <prvInitialiseNewTask+0x140>)
 8008c26:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8008c28:	683a      	ldr	r2, [r7, #0]
 8008c2a:	68f9      	ldr	r1, [r7, #12]
 8008c2c:	693b      	ldr	r3, [r7, #16]
 8008c2e:	0018      	movs	r0, r3
 8008c30:	f001 f884 	bl	8009d3c <pxPortInitialiseStack>
 8008c34:	0002      	movs	r2, r0
 8008c36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c38:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8008c3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c3c:	2b00      	cmp	r3, #0
 8008c3e:	d002      	beq.n	8008c46 <prvInitialiseNewTask+0x12a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8008c40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c42:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008c44:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008c46:	46c0      	nop			@ (mov r8, r8)
 8008c48:	46bd      	mov	sp, r7
 8008c4a:	b006      	add	sp, #24
 8008c4c:	bd80      	pop	{r7, pc}
 8008c4e:	46c0      	nop			@ (mov r8, r8)
 8008c50:	3fffffff 	.word	0x3fffffff
 8008c54:	20001c90 	.word	0x20001c90
 8008c58:	20001cf8 	.word	0x20001cf8
 8008c5c:	20001d60 	.word	0x20001d60

08008c60 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8008c60:	b580      	push	{r7, lr}
 8008c62:	b082      	sub	sp, #8
 8008c64:	af00      	add	r7, sp, #0
 8008c66:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8008c68:	f001 f902 	bl	8009e70 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8008c6c:	4b2a      	ldr	r3, [pc, #168]	@ (8008d18 <prvAddNewTaskToReadyList+0xb8>)
 8008c6e:	681b      	ldr	r3, [r3, #0]
 8008c70:	1c5a      	adds	r2, r3, #1
 8008c72:	4b29      	ldr	r3, [pc, #164]	@ (8008d18 <prvAddNewTaskToReadyList+0xb8>)
 8008c74:	601a      	str	r2, [r3, #0]
		if( pxCurrentTCB == NULL )
 8008c76:	4b29      	ldr	r3, [pc, #164]	@ (8008d1c <prvAddNewTaskToReadyList+0xbc>)
 8008c78:	681b      	ldr	r3, [r3, #0]
 8008c7a:	2b00      	cmp	r3, #0
 8008c7c:	d109      	bne.n	8008c92 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8008c7e:	4b27      	ldr	r3, [pc, #156]	@ (8008d1c <prvAddNewTaskToReadyList+0xbc>)
 8008c80:	687a      	ldr	r2, [r7, #4]
 8008c82:	601a      	str	r2, [r3, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8008c84:	4b24      	ldr	r3, [pc, #144]	@ (8008d18 <prvAddNewTaskToReadyList+0xb8>)
 8008c86:	681b      	ldr	r3, [r3, #0]
 8008c88:	2b01      	cmp	r3, #1
 8008c8a:	d110      	bne.n	8008cae <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8008c8c:	f000 fbac 	bl	80093e8 <prvInitialiseTaskLists>
 8008c90:	e00d      	b.n	8008cae <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8008c92:	4b23      	ldr	r3, [pc, #140]	@ (8008d20 <prvAddNewTaskToReadyList+0xc0>)
 8008c94:	681b      	ldr	r3, [r3, #0]
 8008c96:	2b00      	cmp	r3, #0
 8008c98:	d109      	bne.n	8008cae <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8008c9a:	4b20      	ldr	r3, [pc, #128]	@ (8008d1c <prvAddNewTaskToReadyList+0xbc>)
 8008c9c:	681b      	ldr	r3, [r3, #0]
 8008c9e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008ca4:	429a      	cmp	r2, r3
 8008ca6:	d802      	bhi.n	8008cae <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8008ca8:	4b1c      	ldr	r3, [pc, #112]	@ (8008d1c <prvAddNewTaskToReadyList+0xbc>)
 8008caa:	687a      	ldr	r2, [r7, #4]
 8008cac:	601a      	str	r2, [r3, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8008cae:	4b1d      	ldr	r3, [pc, #116]	@ (8008d24 <prvAddNewTaskToReadyList+0xc4>)
 8008cb0:	681b      	ldr	r3, [r3, #0]
 8008cb2:	1c5a      	adds	r2, r3, #1
 8008cb4:	4b1b      	ldr	r3, [pc, #108]	@ (8008d24 <prvAddNewTaskToReadyList+0xc4>)
 8008cb6:	601a      	str	r2, [r3, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8008cb8:	4b1a      	ldr	r3, [pc, #104]	@ (8008d24 <prvAddNewTaskToReadyList+0xc4>)
 8008cba:	681a      	ldr	r2, [r3, #0]
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008cc4:	4b18      	ldr	r3, [pc, #96]	@ (8008d28 <prvAddNewTaskToReadyList+0xc8>)
 8008cc6:	681b      	ldr	r3, [r3, #0]
 8008cc8:	429a      	cmp	r2, r3
 8008cca:	d903      	bls.n	8008cd4 <prvAddNewTaskToReadyList+0x74>
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008cd0:	4b15      	ldr	r3, [pc, #84]	@ (8008d28 <prvAddNewTaskToReadyList+0xc8>)
 8008cd2:	601a      	str	r2, [r3, #0]
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008cd8:	0013      	movs	r3, r2
 8008cda:	009b      	lsls	r3, r3, #2
 8008cdc:	189b      	adds	r3, r3, r2
 8008cde:	009b      	lsls	r3, r3, #2
 8008ce0:	4a12      	ldr	r2, [pc, #72]	@ (8008d2c <prvAddNewTaskToReadyList+0xcc>)
 8008ce2:	189a      	adds	r2, r3, r2
 8008ce4:	687b      	ldr	r3, [r7, #4]
 8008ce6:	3304      	adds	r3, #4
 8008ce8:	0019      	movs	r1, r3
 8008cea:	0010      	movs	r0, r2
 8008cec:	f7ff f8ff 	bl	8007eee <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8008cf0:	f001 f8d0 	bl	8009e94 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8008cf4:	4b0a      	ldr	r3, [pc, #40]	@ (8008d20 <prvAddNewTaskToReadyList+0xc0>)
 8008cf6:	681b      	ldr	r3, [r3, #0]
 8008cf8:	2b00      	cmp	r3, #0
 8008cfa:	d008      	beq.n	8008d0e <prvAddNewTaskToReadyList+0xae>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8008cfc:	4b07      	ldr	r3, [pc, #28]	@ (8008d1c <prvAddNewTaskToReadyList+0xbc>)
 8008cfe:	681b      	ldr	r3, [r3, #0]
 8008d00:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008d06:	429a      	cmp	r2, r3
 8008d08:	d201      	bcs.n	8008d0e <prvAddNewTaskToReadyList+0xae>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8008d0a:	f001 f8a1 	bl	8009e50 <vPortYield>
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008d0e:	46c0      	nop			@ (mov r8, r8)
 8008d10:	46bd      	mov	sp, r7
 8008d12:	b002      	add	sp, #8
 8008d14:	bd80      	pop	{r7, pc}
 8008d16:	46c0      	nop			@ (mov r8, r8)
 8008d18:	20000f18 	.word	0x20000f18
 8008d1c:	20000a44 	.word	0x20000a44
 8008d20:	20000f24 	.word	0x20000f24
 8008d24:	20000f34 	.word	0x20000f34
 8008d28:	20000f20 	.word	0x20000f20
 8008d2c:	20000a48 	.word	0x20000a48

08008d30 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8008d30:	b580      	push	{r7, lr}
 8008d32:	b084      	sub	sp, #16
 8008d34:	af00      	add	r7, sp, #0
 8008d36:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8008d38:	2300      	movs	r3, #0
 8008d3a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8008d3c:	687b      	ldr	r3, [r7, #4]
 8008d3e:	2b00      	cmp	r3, #0
 8008d40:	d011      	beq.n	8008d66 <vTaskDelay+0x36>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8008d42:	4b0d      	ldr	r3, [pc, #52]	@ (8008d78 <vTaskDelay+0x48>)
 8008d44:	681b      	ldr	r3, [r3, #0]
 8008d46:	2b00      	cmp	r3, #0
 8008d48:	d002      	beq.n	8008d50 <vTaskDelay+0x20>
 8008d4a:	b672      	cpsid	i
 8008d4c:	46c0      	nop			@ (mov r8, r8)
 8008d4e:	e7fd      	b.n	8008d4c <vTaskDelay+0x1c>
			vTaskSuspendAll();
 8008d50:	f000 f874 	bl	8008e3c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	2100      	movs	r1, #0
 8008d58:	0018      	movs	r0, r3
 8008d5a:	f000 fc7d 	bl	8009658 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8008d5e:	f000 f879 	bl	8008e54 <xTaskResumeAll>
 8008d62:	0003      	movs	r3, r0
 8008d64:	60fb      	str	r3, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8008d66:	68fb      	ldr	r3, [r7, #12]
 8008d68:	2b00      	cmp	r3, #0
 8008d6a:	d101      	bne.n	8008d70 <vTaskDelay+0x40>
		{
			portYIELD_WITHIN_API();
 8008d6c:	f001 f870 	bl	8009e50 <vPortYield>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008d70:	46c0      	nop			@ (mov r8, r8)
 8008d72:	46bd      	mov	sp, r7
 8008d74:	b004      	add	sp, #16
 8008d76:	bd80      	pop	{r7, pc}
 8008d78:	20000f40 	.word	0x20000f40

08008d7c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8008d7c:	b590      	push	{r4, r7, lr}
 8008d7e:	b089      	sub	sp, #36	@ 0x24
 8008d80:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8008d82:	2300      	movs	r3, #0
 8008d84:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8008d86:	2300      	movs	r3, #0
 8008d88:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8008d8a:	003a      	movs	r2, r7
 8008d8c:	1d39      	adds	r1, r7, #4
 8008d8e:	2308      	movs	r3, #8
 8008d90:	18fb      	adds	r3, r7, r3
 8008d92:	0018      	movs	r0, r3
 8008d94:	f7ff f852 	bl	8007e3c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8008d98:	683c      	ldr	r4, [r7, #0]
 8008d9a:	687b      	ldr	r3, [r7, #4]
 8008d9c:	68ba      	ldr	r2, [r7, #8]
 8008d9e:	491f      	ldr	r1, [pc, #124]	@ (8008e1c <vTaskStartScheduler+0xa0>)
 8008da0:	481f      	ldr	r0, [pc, #124]	@ (8008e20 <vTaskStartScheduler+0xa4>)
 8008da2:	9202      	str	r2, [sp, #8]
 8008da4:	9301      	str	r3, [sp, #4]
 8008da6:	2300      	movs	r3, #0
 8008da8:	9300      	str	r3, [sp, #0]
 8008daa:	2300      	movs	r3, #0
 8008dac:	0022      	movs	r2, r4
 8008dae:	f7ff fe22 	bl	80089f6 <xTaskCreateStatic>
 8008db2:	0002      	movs	r2, r0
 8008db4:	4b1b      	ldr	r3, [pc, #108]	@ (8008e24 <vTaskStartScheduler+0xa8>)
 8008db6:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8008db8:	4b1a      	ldr	r3, [pc, #104]	@ (8008e24 <vTaskStartScheduler+0xa8>)
 8008dba:	681b      	ldr	r3, [r3, #0]
 8008dbc:	2b00      	cmp	r3, #0
 8008dbe:	d002      	beq.n	8008dc6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8008dc0:	2301      	movs	r3, #1
 8008dc2:	60fb      	str	r3, [r7, #12]
 8008dc4:	e001      	b.n	8008dca <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8008dc6:	2300      	movs	r3, #0
 8008dc8:	60fb      	str	r3, [r7, #12]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8008dca:	68fb      	ldr	r3, [r7, #12]
 8008dcc:	2b01      	cmp	r3, #1
 8008dce:	d103      	bne.n	8008dd8 <vTaskStartScheduler+0x5c>
		{
			xReturn = xTimerCreateTimerTask();
 8008dd0:	f000 fc96 	bl	8009700 <xTimerCreateTimerTask>
 8008dd4:	0003      	movs	r3, r0
 8008dd6:	60fb      	str	r3, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8008dd8:	68fb      	ldr	r3, [r7, #12]
 8008dda:	2b01      	cmp	r3, #1
 8008ddc:	d113      	bne.n	8008e06 <vTaskStartScheduler+0x8a>
		/* Interrupts are turned off here, to ensure a tick does not occur
		before or during the call to xPortStartScheduler().  The stacks of
		the created tasks contain a status word with interrupts switched on
		so interrupts will automatically get re-enabled when the first task
		starts to run. */
		portDISABLE_INTERRUPTS();
 8008dde:	b672      	cpsid	i
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8008de0:	4b11      	ldr	r3, [pc, #68]	@ (8008e28 <vTaskStartScheduler+0xac>)
 8008de2:	681b      	ldr	r3, [r3, #0]
 8008de4:	3354      	adds	r3, #84	@ 0x54
 8008de6:	001a      	movs	r2, r3
 8008de8:	4b10      	ldr	r3, [pc, #64]	@ (8008e2c <vTaskStartScheduler+0xb0>)
 8008dea:	601a      	str	r2, [r3, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8008dec:	4b10      	ldr	r3, [pc, #64]	@ (8008e30 <vTaskStartScheduler+0xb4>)
 8008dee:	2201      	movs	r2, #1
 8008df0:	4252      	negs	r2, r2
 8008df2:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8008df4:	4b0f      	ldr	r3, [pc, #60]	@ (8008e34 <vTaskStartScheduler+0xb8>)
 8008df6:	2201      	movs	r2, #1
 8008df8:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8008dfa:	4b0f      	ldr	r3, [pc, #60]	@ (8008e38 <vTaskStartScheduler+0xbc>)
 8008dfc:	2200      	movs	r2, #0
 8008dfe:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8008e00:	f001 f802 	bl	8009e08 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8008e04:	e005      	b.n	8008e12 <vTaskStartScheduler+0x96>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8008e06:	68fb      	ldr	r3, [r7, #12]
 8008e08:	3301      	adds	r3, #1
 8008e0a:	d102      	bne.n	8008e12 <vTaskStartScheduler+0x96>
 8008e0c:	b672      	cpsid	i
 8008e0e:	46c0      	nop			@ (mov r8, r8)
 8008e10:	e7fd      	b.n	8008e0e <vTaskStartScheduler+0x92>
}
 8008e12:	46c0      	nop			@ (mov r8, r8)
 8008e14:	46bd      	mov	sp, r7
 8008e16:	b005      	add	sp, #20
 8008e18:	bd90      	pop	{r4, r7, pc}
 8008e1a:	46c0      	nop			@ (mov r8, r8)
 8008e1c:	0800a560 	.word	0x0800a560
 8008e20:	080093c9 	.word	0x080093c9
 8008e24:	20000f3c 	.word	0x20000f3c
 8008e28:	20000a44 	.word	0x20000a44
 8008e2c:	20000010 	.word	0x20000010
 8008e30:	20000f38 	.word	0x20000f38
 8008e34:	20000f24 	.word	0x20000f24
 8008e38:	20000f1c 	.word	0x20000f1c

08008e3c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8008e3c:	b580      	push	{r7, lr}
 8008e3e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8008e40:	4b03      	ldr	r3, [pc, #12]	@ (8008e50 <vTaskSuspendAll+0x14>)
 8008e42:	681b      	ldr	r3, [r3, #0]
 8008e44:	1c5a      	adds	r2, r3, #1
 8008e46:	4b02      	ldr	r3, [pc, #8]	@ (8008e50 <vTaskSuspendAll+0x14>)
 8008e48:	601a      	str	r2, [r3, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8008e4a:	46c0      	nop			@ (mov r8, r8)
 8008e4c:	46bd      	mov	sp, r7
 8008e4e:	bd80      	pop	{r7, pc}
 8008e50:	20000f40 	.word	0x20000f40

08008e54 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8008e54:	b580      	push	{r7, lr}
 8008e56:	b084      	sub	sp, #16
 8008e58:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8008e5a:	2300      	movs	r3, #0
 8008e5c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8008e5e:	2300      	movs	r3, #0
 8008e60:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8008e62:	4b3a      	ldr	r3, [pc, #232]	@ (8008f4c <xTaskResumeAll+0xf8>)
 8008e64:	681b      	ldr	r3, [r3, #0]
 8008e66:	2b00      	cmp	r3, #0
 8008e68:	d102      	bne.n	8008e70 <xTaskResumeAll+0x1c>
 8008e6a:	b672      	cpsid	i
 8008e6c:	46c0      	nop			@ (mov r8, r8)
 8008e6e:	e7fd      	b.n	8008e6c <xTaskResumeAll+0x18>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8008e70:	f000 fffe 	bl	8009e70 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8008e74:	4b35      	ldr	r3, [pc, #212]	@ (8008f4c <xTaskResumeAll+0xf8>)
 8008e76:	681b      	ldr	r3, [r3, #0]
 8008e78:	1e5a      	subs	r2, r3, #1
 8008e7a:	4b34      	ldr	r3, [pc, #208]	@ (8008f4c <xTaskResumeAll+0xf8>)
 8008e7c:	601a      	str	r2, [r3, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008e7e:	4b33      	ldr	r3, [pc, #204]	@ (8008f4c <xTaskResumeAll+0xf8>)
 8008e80:	681b      	ldr	r3, [r3, #0]
 8008e82:	2b00      	cmp	r3, #0
 8008e84:	d15b      	bne.n	8008f3e <xTaskResumeAll+0xea>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8008e86:	4b32      	ldr	r3, [pc, #200]	@ (8008f50 <xTaskResumeAll+0xfc>)
 8008e88:	681b      	ldr	r3, [r3, #0]
 8008e8a:	2b00      	cmp	r3, #0
 8008e8c:	d057      	beq.n	8008f3e <xTaskResumeAll+0xea>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008e8e:	e02f      	b.n	8008ef0 <xTaskResumeAll+0x9c>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008e90:	4b30      	ldr	r3, [pc, #192]	@ (8008f54 <xTaskResumeAll+0x100>)
 8008e92:	68db      	ldr	r3, [r3, #12]
 8008e94:	68db      	ldr	r3, [r3, #12]
 8008e96:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008e98:	68fb      	ldr	r3, [r7, #12]
 8008e9a:	3318      	adds	r3, #24
 8008e9c:	0018      	movs	r0, r3
 8008e9e:	f7ff f87e 	bl	8007f9e <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008ea2:	68fb      	ldr	r3, [r7, #12]
 8008ea4:	3304      	adds	r3, #4
 8008ea6:	0018      	movs	r0, r3
 8008ea8:	f7ff f879 	bl	8007f9e <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8008eac:	68fb      	ldr	r3, [r7, #12]
 8008eae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008eb0:	4b29      	ldr	r3, [pc, #164]	@ (8008f58 <xTaskResumeAll+0x104>)
 8008eb2:	681b      	ldr	r3, [r3, #0]
 8008eb4:	429a      	cmp	r2, r3
 8008eb6:	d903      	bls.n	8008ec0 <xTaskResumeAll+0x6c>
 8008eb8:	68fb      	ldr	r3, [r7, #12]
 8008eba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008ebc:	4b26      	ldr	r3, [pc, #152]	@ (8008f58 <xTaskResumeAll+0x104>)
 8008ebe:	601a      	str	r2, [r3, #0]
 8008ec0:	68fb      	ldr	r3, [r7, #12]
 8008ec2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008ec4:	0013      	movs	r3, r2
 8008ec6:	009b      	lsls	r3, r3, #2
 8008ec8:	189b      	adds	r3, r3, r2
 8008eca:	009b      	lsls	r3, r3, #2
 8008ecc:	4a23      	ldr	r2, [pc, #140]	@ (8008f5c <xTaskResumeAll+0x108>)
 8008ece:	189a      	adds	r2, r3, r2
 8008ed0:	68fb      	ldr	r3, [r7, #12]
 8008ed2:	3304      	adds	r3, #4
 8008ed4:	0019      	movs	r1, r3
 8008ed6:	0010      	movs	r0, r2
 8008ed8:	f7ff f809 	bl	8007eee <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008edc:	68fb      	ldr	r3, [r7, #12]
 8008ede:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008ee0:	4b1f      	ldr	r3, [pc, #124]	@ (8008f60 <xTaskResumeAll+0x10c>)
 8008ee2:	681b      	ldr	r3, [r3, #0]
 8008ee4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008ee6:	429a      	cmp	r2, r3
 8008ee8:	d302      	bcc.n	8008ef0 <xTaskResumeAll+0x9c>
					{
						xYieldPending = pdTRUE;
 8008eea:	4b1e      	ldr	r3, [pc, #120]	@ (8008f64 <xTaskResumeAll+0x110>)
 8008eec:	2201      	movs	r2, #1
 8008eee:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008ef0:	4b18      	ldr	r3, [pc, #96]	@ (8008f54 <xTaskResumeAll+0x100>)
 8008ef2:	681b      	ldr	r3, [r3, #0]
 8008ef4:	2b00      	cmp	r3, #0
 8008ef6:	d1cb      	bne.n	8008e90 <xTaskResumeAll+0x3c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8008ef8:	68fb      	ldr	r3, [r7, #12]
 8008efa:	2b00      	cmp	r3, #0
 8008efc:	d001      	beq.n	8008f02 <xTaskResumeAll+0xae>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8008efe:	f000 fb13 	bl	8009528 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8008f02:	4b19      	ldr	r3, [pc, #100]	@ (8008f68 <xTaskResumeAll+0x114>)
 8008f04:	681b      	ldr	r3, [r3, #0]
 8008f06:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	2b00      	cmp	r3, #0
 8008f0c:	d00f      	beq.n	8008f2e <xTaskResumeAll+0xda>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8008f0e:	f000 f83b 	bl	8008f88 <xTaskIncrementTick>
 8008f12:	1e03      	subs	r3, r0, #0
 8008f14:	d002      	beq.n	8008f1c <xTaskResumeAll+0xc8>
							{
								xYieldPending = pdTRUE;
 8008f16:	4b13      	ldr	r3, [pc, #76]	@ (8008f64 <xTaskResumeAll+0x110>)
 8008f18:	2201      	movs	r2, #1
 8008f1a:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8008f1c:	687b      	ldr	r3, [r7, #4]
 8008f1e:	3b01      	subs	r3, #1
 8008f20:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8008f22:	687b      	ldr	r3, [r7, #4]
 8008f24:	2b00      	cmp	r3, #0
 8008f26:	d1f2      	bne.n	8008f0e <xTaskResumeAll+0xba>

						xPendedTicks = 0;
 8008f28:	4b0f      	ldr	r3, [pc, #60]	@ (8008f68 <xTaskResumeAll+0x114>)
 8008f2a:	2200      	movs	r2, #0
 8008f2c:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8008f2e:	4b0d      	ldr	r3, [pc, #52]	@ (8008f64 <xTaskResumeAll+0x110>)
 8008f30:	681b      	ldr	r3, [r3, #0]
 8008f32:	2b00      	cmp	r3, #0
 8008f34:	d003      	beq.n	8008f3e <xTaskResumeAll+0xea>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8008f36:	2301      	movs	r3, #1
 8008f38:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8008f3a:	f000 ff89 	bl	8009e50 <vPortYield>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008f3e:	f000 ffa9 	bl	8009e94 <vPortExitCritical>

	return xAlreadyYielded;
 8008f42:	68bb      	ldr	r3, [r7, #8]
}
 8008f44:	0018      	movs	r0, r3
 8008f46:	46bd      	mov	sp, r7
 8008f48:	b004      	add	sp, #16
 8008f4a:	bd80      	pop	{r7, pc}
 8008f4c:	20000f40 	.word	0x20000f40
 8008f50:	20000f18 	.word	0x20000f18
 8008f54:	20000ed8 	.word	0x20000ed8
 8008f58:	20000f20 	.word	0x20000f20
 8008f5c:	20000a48 	.word	0x20000a48
 8008f60:	20000a44 	.word	0x20000a44
 8008f64:	20000f2c 	.word	0x20000f2c
 8008f68:	20000f28 	.word	0x20000f28

08008f6c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8008f6c:	b580      	push	{r7, lr}
 8008f6e:	b082      	sub	sp, #8
 8008f70:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8008f72:	4b04      	ldr	r3, [pc, #16]	@ (8008f84 <xTaskGetTickCount+0x18>)
 8008f74:	681b      	ldr	r3, [r3, #0]
 8008f76:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8008f78:	687b      	ldr	r3, [r7, #4]
}
 8008f7a:	0018      	movs	r0, r3
 8008f7c:	46bd      	mov	sp, r7
 8008f7e:	b002      	add	sp, #8
 8008f80:	bd80      	pop	{r7, pc}
 8008f82:	46c0      	nop			@ (mov r8, r8)
 8008f84:	20000f1c 	.word	0x20000f1c

08008f88 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8008f88:	b580      	push	{r7, lr}
 8008f8a:	b086      	sub	sp, #24
 8008f8c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8008f8e:	2300      	movs	r3, #0
 8008f90:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008f92:	4b4a      	ldr	r3, [pc, #296]	@ (80090bc <xTaskIncrementTick+0x134>)
 8008f94:	681b      	ldr	r3, [r3, #0]
 8008f96:	2b00      	cmp	r3, #0
 8008f98:	d000      	beq.n	8008f9c <xTaskIncrementTick+0x14>
 8008f9a:	e085      	b.n	80090a8 <xTaskIncrementTick+0x120>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8008f9c:	4b48      	ldr	r3, [pc, #288]	@ (80090c0 <xTaskIncrementTick+0x138>)
 8008f9e:	681b      	ldr	r3, [r3, #0]
 8008fa0:	3301      	adds	r3, #1
 8008fa2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8008fa4:	4b46      	ldr	r3, [pc, #280]	@ (80090c0 <xTaskIncrementTick+0x138>)
 8008fa6:	693a      	ldr	r2, [r7, #16]
 8008fa8:	601a      	str	r2, [r3, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8008faa:	693b      	ldr	r3, [r7, #16]
 8008fac:	2b00      	cmp	r3, #0
 8008fae:	d118      	bne.n	8008fe2 <xTaskIncrementTick+0x5a>
		{
			taskSWITCH_DELAYED_LISTS();
 8008fb0:	4b44      	ldr	r3, [pc, #272]	@ (80090c4 <xTaskIncrementTick+0x13c>)
 8008fb2:	681b      	ldr	r3, [r3, #0]
 8008fb4:	681b      	ldr	r3, [r3, #0]
 8008fb6:	2b00      	cmp	r3, #0
 8008fb8:	d002      	beq.n	8008fc0 <xTaskIncrementTick+0x38>
 8008fba:	b672      	cpsid	i
 8008fbc:	46c0      	nop			@ (mov r8, r8)
 8008fbe:	e7fd      	b.n	8008fbc <xTaskIncrementTick+0x34>
 8008fc0:	4b40      	ldr	r3, [pc, #256]	@ (80090c4 <xTaskIncrementTick+0x13c>)
 8008fc2:	681b      	ldr	r3, [r3, #0]
 8008fc4:	60fb      	str	r3, [r7, #12]
 8008fc6:	4b40      	ldr	r3, [pc, #256]	@ (80090c8 <xTaskIncrementTick+0x140>)
 8008fc8:	681a      	ldr	r2, [r3, #0]
 8008fca:	4b3e      	ldr	r3, [pc, #248]	@ (80090c4 <xTaskIncrementTick+0x13c>)
 8008fcc:	601a      	str	r2, [r3, #0]
 8008fce:	4b3e      	ldr	r3, [pc, #248]	@ (80090c8 <xTaskIncrementTick+0x140>)
 8008fd0:	68fa      	ldr	r2, [r7, #12]
 8008fd2:	601a      	str	r2, [r3, #0]
 8008fd4:	4b3d      	ldr	r3, [pc, #244]	@ (80090cc <xTaskIncrementTick+0x144>)
 8008fd6:	681b      	ldr	r3, [r3, #0]
 8008fd8:	1c5a      	adds	r2, r3, #1
 8008fda:	4b3c      	ldr	r3, [pc, #240]	@ (80090cc <xTaskIncrementTick+0x144>)
 8008fdc:	601a      	str	r2, [r3, #0]
 8008fde:	f000 faa3 	bl	8009528 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8008fe2:	4b3b      	ldr	r3, [pc, #236]	@ (80090d0 <xTaskIncrementTick+0x148>)
 8008fe4:	681b      	ldr	r3, [r3, #0]
 8008fe6:	693a      	ldr	r2, [r7, #16]
 8008fe8:	429a      	cmp	r2, r3
 8008fea:	d349      	bcc.n	8009080 <xTaskIncrementTick+0xf8>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008fec:	4b35      	ldr	r3, [pc, #212]	@ (80090c4 <xTaskIncrementTick+0x13c>)
 8008fee:	681b      	ldr	r3, [r3, #0]
 8008ff0:	681b      	ldr	r3, [r3, #0]
 8008ff2:	2b00      	cmp	r3, #0
 8008ff4:	d104      	bne.n	8009000 <xTaskIncrementTick+0x78>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008ff6:	4b36      	ldr	r3, [pc, #216]	@ (80090d0 <xTaskIncrementTick+0x148>)
 8008ff8:	2201      	movs	r2, #1
 8008ffa:	4252      	negs	r2, r2
 8008ffc:	601a      	str	r2, [r3, #0]
					break;
 8008ffe:	e03f      	b.n	8009080 <xTaskIncrementTick+0xf8>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009000:	4b30      	ldr	r3, [pc, #192]	@ (80090c4 <xTaskIncrementTick+0x13c>)
 8009002:	681b      	ldr	r3, [r3, #0]
 8009004:	68db      	ldr	r3, [r3, #12]
 8009006:	68db      	ldr	r3, [r3, #12]
 8009008:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800900a:	68bb      	ldr	r3, [r7, #8]
 800900c:	685b      	ldr	r3, [r3, #4]
 800900e:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8009010:	693a      	ldr	r2, [r7, #16]
 8009012:	687b      	ldr	r3, [r7, #4]
 8009014:	429a      	cmp	r2, r3
 8009016:	d203      	bcs.n	8009020 <xTaskIncrementTick+0x98>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8009018:	4b2d      	ldr	r3, [pc, #180]	@ (80090d0 <xTaskIncrementTick+0x148>)
 800901a:	687a      	ldr	r2, [r7, #4]
 800901c:	601a      	str	r2, [r3, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800901e:	e02f      	b.n	8009080 <xTaskIncrementTick+0xf8>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009020:	68bb      	ldr	r3, [r7, #8]
 8009022:	3304      	adds	r3, #4
 8009024:	0018      	movs	r0, r3
 8009026:	f7fe ffba 	bl	8007f9e <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800902a:	68bb      	ldr	r3, [r7, #8]
 800902c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800902e:	2b00      	cmp	r3, #0
 8009030:	d004      	beq.n	800903c <xTaskIncrementTick+0xb4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009032:	68bb      	ldr	r3, [r7, #8]
 8009034:	3318      	adds	r3, #24
 8009036:	0018      	movs	r0, r3
 8009038:	f7fe ffb1 	bl	8007f9e <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800903c:	68bb      	ldr	r3, [r7, #8]
 800903e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009040:	4b24      	ldr	r3, [pc, #144]	@ (80090d4 <xTaskIncrementTick+0x14c>)
 8009042:	681b      	ldr	r3, [r3, #0]
 8009044:	429a      	cmp	r2, r3
 8009046:	d903      	bls.n	8009050 <xTaskIncrementTick+0xc8>
 8009048:	68bb      	ldr	r3, [r7, #8]
 800904a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800904c:	4b21      	ldr	r3, [pc, #132]	@ (80090d4 <xTaskIncrementTick+0x14c>)
 800904e:	601a      	str	r2, [r3, #0]
 8009050:	68bb      	ldr	r3, [r7, #8]
 8009052:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009054:	0013      	movs	r3, r2
 8009056:	009b      	lsls	r3, r3, #2
 8009058:	189b      	adds	r3, r3, r2
 800905a:	009b      	lsls	r3, r3, #2
 800905c:	4a1e      	ldr	r2, [pc, #120]	@ (80090d8 <xTaskIncrementTick+0x150>)
 800905e:	189a      	adds	r2, r3, r2
 8009060:	68bb      	ldr	r3, [r7, #8]
 8009062:	3304      	adds	r3, #4
 8009064:	0019      	movs	r1, r3
 8009066:	0010      	movs	r0, r2
 8009068:	f7fe ff41 	bl	8007eee <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800906c:	68bb      	ldr	r3, [r7, #8]
 800906e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009070:	4b1a      	ldr	r3, [pc, #104]	@ (80090dc <xTaskIncrementTick+0x154>)
 8009072:	681b      	ldr	r3, [r3, #0]
 8009074:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009076:	429a      	cmp	r2, r3
 8009078:	d3b8      	bcc.n	8008fec <xTaskIncrementTick+0x64>
						{
							xSwitchRequired = pdTRUE;
 800907a:	2301      	movs	r3, #1
 800907c:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800907e:	e7b5      	b.n	8008fec <xTaskIncrementTick+0x64>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8009080:	4b16      	ldr	r3, [pc, #88]	@ (80090dc <xTaskIncrementTick+0x154>)
 8009082:	681b      	ldr	r3, [r3, #0]
 8009084:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009086:	4914      	ldr	r1, [pc, #80]	@ (80090d8 <xTaskIncrementTick+0x150>)
 8009088:	0013      	movs	r3, r2
 800908a:	009b      	lsls	r3, r3, #2
 800908c:	189b      	adds	r3, r3, r2
 800908e:	009b      	lsls	r3, r3, #2
 8009090:	585b      	ldr	r3, [r3, r1]
 8009092:	2b01      	cmp	r3, #1
 8009094:	d901      	bls.n	800909a <xTaskIncrementTick+0x112>
			{
				xSwitchRequired = pdTRUE;
 8009096:	2301      	movs	r3, #1
 8009098:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800909a:	4b11      	ldr	r3, [pc, #68]	@ (80090e0 <xTaskIncrementTick+0x158>)
 800909c:	681b      	ldr	r3, [r3, #0]
 800909e:	2b00      	cmp	r3, #0
 80090a0:	d007      	beq.n	80090b2 <xTaskIncrementTick+0x12a>
			{
				xSwitchRequired = pdTRUE;
 80090a2:	2301      	movs	r3, #1
 80090a4:	617b      	str	r3, [r7, #20]
 80090a6:	e004      	b.n	80090b2 <xTaskIncrementTick+0x12a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80090a8:	4b0e      	ldr	r3, [pc, #56]	@ (80090e4 <xTaskIncrementTick+0x15c>)
 80090aa:	681b      	ldr	r3, [r3, #0]
 80090ac:	1c5a      	adds	r2, r3, #1
 80090ae:	4b0d      	ldr	r3, [pc, #52]	@ (80090e4 <xTaskIncrementTick+0x15c>)
 80090b0:	601a      	str	r2, [r3, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80090b2:	697b      	ldr	r3, [r7, #20]
}
 80090b4:	0018      	movs	r0, r3
 80090b6:	46bd      	mov	sp, r7
 80090b8:	b006      	add	sp, #24
 80090ba:	bd80      	pop	{r7, pc}
 80090bc:	20000f40 	.word	0x20000f40
 80090c0:	20000f1c 	.word	0x20000f1c
 80090c4:	20000ed0 	.word	0x20000ed0
 80090c8:	20000ed4 	.word	0x20000ed4
 80090cc:	20000f30 	.word	0x20000f30
 80090d0:	20000f38 	.word	0x20000f38
 80090d4:	20000f20 	.word	0x20000f20
 80090d8:	20000a48 	.word	0x20000a48
 80090dc:	20000a44 	.word	0x20000a44
 80090e0:	20000f2c 	.word	0x20000f2c
 80090e4:	20000f28 	.word	0x20000f28

080090e8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80090e8:	b580      	push	{r7, lr}
 80090ea:	b082      	sub	sp, #8
 80090ec:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80090ee:	4b25      	ldr	r3, [pc, #148]	@ (8009184 <vTaskSwitchContext+0x9c>)
 80090f0:	681b      	ldr	r3, [r3, #0]
 80090f2:	2b00      	cmp	r3, #0
 80090f4:	d003      	beq.n	80090fe <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80090f6:	4b24      	ldr	r3, [pc, #144]	@ (8009188 <vTaskSwitchContext+0xa0>)
 80090f8:	2201      	movs	r2, #1
 80090fa:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80090fc:	e03e      	b.n	800917c <vTaskSwitchContext+0x94>
		xYieldPending = pdFALSE;
 80090fe:	4b22      	ldr	r3, [pc, #136]	@ (8009188 <vTaskSwitchContext+0xa0>)
 8009100:	2200      	movs	r2, #0
 8009102:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009104:	4b21      	ldr	r3, [pc, #132]	@ (800918c <vTaskSwitchContext+0xa4>)
 8009106:	681b      	ldr	r3, [r3, #0]
 8009108:	607b      	str	r3, [r7, #4]
 800910a:	e008      	b.n	800911e <vTaskSwitchContext+0x36>
 800910c:	687b      	ldr	r3, [r7, #4]
 800910e:	2b00      	cmp	r3, #0
 8009110:	d102      	bne.n	8009118 <vTaskSwitchContext+0x30>
 8009112:	b672      	cpsid	i
 8009114:	46c0      	nop			@ (mov r8, r8)
 8009116:	e7fd      	b.n	8009114 <vTaskSwitchContext+0x2c>
 8009118:	687b      	ldr	r3, [r7, #4]
 800911a:	3b01      	subs	r3, #1
 800911c:	607b      	str	r3, [r7, #4]
 800911e:	491c      	ldr	r1, [pc, #112]	@ (8009190 <vTaskSwitchContext+0xa8>)
 8009120:	687a      	ldr	r2, [r7, #4]
 8009122:	0013      	movs	r3, r2
 8009124:	009b      	lsls	r3, r3, #2
 8009126:	189b      	adds	r3, r3, r2
 8009128:	009b      	lsls	r3, r3, #2
 800912a:	585b      	ldr	r3, [r3, r1]
 800912c:	2b00      	cmp	r3, #0
 800912e:	d0ed      	beq.n	800910c <vTaskSwitchContext+0x24>
 8009130:	687a      	ldr	r2, [r7, #4]
 8009132:	0013      	movs	r3, r2
 8009134:	009b      	lsls	r3, r3, #2
 8009136:	189b      	adds	r3, r3, r2
 8009138:	009b      	lsls	r3, r3, #2
 800913a:	4a15      	ldr	r2, [pc, #84]	@ (8009190 <vTaskSwitchContext+0xa8>)
 800913c:	189b      	adds	r3, r3, r2
 800913e:	603b      	str	r3, [r7, #0]
 8009140:	683b      	ldr	r3, [r7, #0]
 8009142:	685b      	ldr	r3, [r3, #4]
 8009144:	685a      	ldr	r2, [r3, #4]
 8009146:	683b      	ldr	r3, [r7, #0]
 8009148:	605a      	str	r2, [r3, #4]
 800914a:	683b      	ldr	r3, [r7, #0]
 800914c:	685a      	ldr	r2, [r3, #4]
 800914e:	683b      	ldr	r3, [r7, #0]
 8009150:	3308      	adds	r3, #8
 8009152:	429a      	cmp	r2, r3
 8009154:	d104      	bne.n	8009160 <vTaskSwitchContext+0x78>
 8009156:	683b      	ldr	r3, [r7, #0]
 8009158:	685b      	ldr	r3, [r3, #4]
 800915a:	685a      	ldr	r2, [r3, #4]
 800915c:	683b      	ldr	r3, [r7, #0]
 800915e:	605a      	str	r2, [r3, #4]
 8009160:	683b      	ldr	r3, [r7, #0]
 8009162:	685b      	ldr	r3, [r3, #4]
 8009164:	68da      	ldr	r2, [r3, #12]
 8009166:	4b0b      	ldr	r3, [pc, #44]	@ (8009194 <vTaskSwitchContext+0xac>)
 8009168:	601a      	str	r2, [r3, #0]
 800916a:	4b08      	ldr	r3, [pc, #32]	@ (800918c <vTaskSwitchContext+0xa4>)
 800916c:	687a      	ldr	r2, [r7, #4]
 800916e:	601a      	str	r2, [r3, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8009170:	4b08      	ldr	r3, [pc, #32]	@ (8009194 <vTaskSwitchContext+0xac>)
 8009172:	681b      	ldr	r3, [r3, #0]
 8009174:	3354      	adds	r3, #84	@ 0x54
 8009176:	001a      	movs	r2, r3
 8009178:	4b07      	ldr	r3, [pc, #28]	@ (8009198 <vTaskSwitchContext+0xb0>)
 800917a:	601a      	str	r2, [r3, #0]
}
 800917c:	46c0      	nop			@ (mov r8, r8)
 800917e:	46bd      	mov	sp, r7
 8009180:	b002      	add	sp, #8
 8009182:	bd80      	pop	{r7, pc}
 8009184:	20000f40 	.word	0x20000f40
 8009188:	20000f2c 	.word	0x20000f2c
 800918c:	20000f20 	.word	0x20000f20
 8009190:	20000a48 	.word	0x20000a48
 8009194:	20000a44 	.word	0x20000a44
 8009198:	20000010 	.word	0x20000010

0800919c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800919c:	b580      	push	{r7, lr}
 800919e:	b082      	sub	sp, #8
 80091a0:	af00      	add	r7, sp, #0
 80091a2:	6078      	str	r0, [r7, #4]
 80091a4:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	2b00      	cmp	r3, #0
 80091aa:	d102      	bne.n	80091b2 <vTaskPlaceOnEventList+0x16>
 80091ac:	b672      	cpsid	i
 80091ae:	46c0      	nop			@ (mov r8, r8)
 80091b0:	e7fd      	b.n	80091ae <vTaskPlaceOnEventList+0x12>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80091b2:	4b09      	ldr	r3, [pc, #36]	@ (80091d8 <vTaskPlaceOnEventList+0x3c>)
 80091b4:	681b      	ldr	r3, [r3, #0]
 80091b6:	3318      	adds	r3, #24
 80091b8:	001a      	movs	r2, r3
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	0011      	movs	r1, r2
 80091be:	0018      	movs	r0, r3
 80091c0:	f7fe feb7 	bl	8007f32 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80091c4:	683b      	ldr	r3, [r7, #0]
 80091c6:	2101      	movs	r1, #1
 80091c8:	0018      	movs	r0, r3
 80091ca:	f000 fa45 	bl	8009658 <prvAddCurrentTaskToDelayedList>
}
 80091ce:	46c0      	nop			@ (mov r8, r8)
 80091d0:	46bd      	mov	sp, r7
 80091d2:	b002      	add	sp, #8
 80091d4:	bd80      	pop	{r7, pc}
 80091d6:	46c0      	nop			@ (mov r8, r8)
 80091d8:	20000a44 	.word	0x20000a44

080091dc <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80091dc:	b580      	push	{r7, lr}
 80091de:	b084      	sub	sp, #16
 80091e0:	af00      	add	r7, sp, #0
 80091e2:	60f8      	str	r0, [r7, #12]
 80091e4:	60b9      	str	r1, [r7, #8]
 80091e6:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80091e8:	68fb      	ldr	r3, [r7, #12]
 80091ea:	2b00      	cmp	r3, #0
 80091ec:	d102      	bne.n	80091f4 <vTaskPlaceOnEventListRestricted+0x18>
 80091ee:	b672      	cpsid	i
 80091f0:	46c0      	nop			@ (mov r8, r8)
 80091f2:	e7fd      	b.n	80091f0 <vTaskPlaceOnEventListRestricted+0x14>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80091f4:	4b0c      	ldr	r3, [pc, #48]	@ (8009228 <vTaskPlaceOnEventListRestricted+0x4c>)
 80091f6:	681b      	ldr	r3, [r3, #0]
 80091f8:	3318      	adds	r3, #24
 80091fa:	001a      	movs	r2, r3
 80091fc:	68fb      	ldr	r3, [r7, #12]
 80091fe:	0011      	movs	r1, r2
 8009200:	0018      	movs	r0, r3
 8009202:	f7fe fe74 	bl	8007eee <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8009206:	687b      	ldr	r3, [r7, #4]
 8009208:	2b00      	cmp	r3, #0
 800920a:	d002      	beq.n	8009212 <vTaskPlaceOnEventListRestricted+0x36>
		{
			xTicksToWait = portMAX_DELAY;
 800920c:	2301      	movs	r3, #1
 800920e:	425b      	negs	r3, r3
 8009210:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8009212:	687a      	ldr	r2, [r7, #4]
 8009214:	68bb      	ldr	r3, [r7, #8]
 8009216:	0011      	movs	r1, r2
 8009218:	0018      	movs	r0, r3
 800921a:	f000 fa1d 	bl	8009658 <prvAddCurrentTaskToDelayedList>
	}
 800921e:	46c0      	nop			@ (mov r8, r8)
 8009220:	46bd      	mov	sp, r7
 8009222:	b004      	add	sp, #16
 8009224:	bd80      	pop	{r7, pc}
 8009226:	46c0      	nop			@ (mov r8, r8)
 8009228:	20000a44 	.word	0x20000a44

0800922c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800922c:	b580      	push	{r7, lr}
 800922e:	b084      	sub	sp, #16
 8009230:	af00      	add	r7, sp, #0
 8009232:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009234:	687b      	ldr	r3, [r7, #4]
 8009236:	68db      	ldr	r3, [r3, #12]
 8009238:	68db      	ldr	r3, [r3, #12]
 800923a:	60bb      	str	r3, [r7, #8]
	configASSERT( pxUnblockedTCB );
 800923c:	68bb      	ldr	r3, [r7, #8]
 800923e:	2b00      	cmp	r3, #0
 8009240:	d102      	bne.n	8009248 <xTaskRemoveFromEventList+0x1c>
 8009242:	b672      	cpsid	i
 8009244:	46c0      	nop			@ (mov r8, r8)
 8009246:	e7fd      	b.n	8009244 <xTaskRemoveFromEventList+0x18>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8009248:	68bb      	ldr	r3, [r7, #8]
 800924a:	3318      	adds	r3, #24
 800924c:	0018      	movs	r0, r3
 800924e:	f7fe fea6 	bl	8007f9e <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009252:	4b1f      	ldr	r3, [pc, #124]	@ (80092d0 <xTaskRemoveFromEventList+0xa4>)
 8009254:	681b      	ldr	r3, [r3, #0]
 8009256:	2b00      	cmp	r3, #0
 8009258:	d11d      	bne.n	8009296 <xTaskRemoveFromEventList+0x6a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800925a:	68bb      	ldr	r3, [r7, #8]
 800925c:	3304      	adds	r3, #4
 800925e:	0018      	movs	r0, r3
 8009260:	f7fe fe9d 	bl	8007f9e <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8009264:	68bb      	ldr	r3, [r7, #8]
 8009266:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009268:	4b1a      	ldr	r3, [pc, #104]	@ (80092d4 <xTaskRemoveFromEventList+0xa8>)
 800926a:	681b      	ldr	r3, [r3, #0]
 800926c:	429a      	cmp	r2, r3
 800926e:	d903      	bls.n	8009278 <xTaskRemoveFromEventList+0x4c>
 8009270:	68bb      	ldr	r3, [r7, #8]
 8009272:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009274:	4b17      	ldr	r3, [pc, #92]	@ (80092d4 <xTaskRemoveFromEventList+0xa8>)
 8009276:	601a      	str	r2, [r3, #0]
 8009278:	68bb      	ldr	r3, [r7, #8]
 800927a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800927c:	0013      	movs	r3, r2
 800927e:	009b      	lsls	r3, r3, #2
 8009280:	189b      	adds	r3, r3, r2
 8009282:	009b      	lsls	r3, r3, #2
 8009284:	4a14      	ldr	r2, [pc, #80]	@ (80092d8 <xTaskRemoveFromEventList+0xac>)
 8009286:	189a      	adds	r2, r3, r2
 8009288:	68bb      	ldr	r3, [r7, #8]
 800928a:	3304      	adds	r3, #4
 800928c:	0019      	movs	r1, r3
 800928e:	0010      	movs	r0, r2
 8009290:	f7fe fe2d 	bl	8007eee <vListInsertEnd>
 8009294:	e007      	b.n	80092a6 <xTaskRemoveFromEventList+0x7a>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8009296:	68bb      	ldr	r3, [r7, #8]
 8009298:	3318      	adds	r3, #24
 800929a:	001a      	movs	r2, r3
 800929c:	4b0f      	ldr	r3, [pc, #60]	@ (80092dc <xTaskRemoveFromEventList+0xb0>)
 800929e:	0011      	movs	r1, r2
 80092a0:	0018      	movs	r0, r3
 80092a2:	f7fe fe24 	bl	8007eee <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80092a6:	68bb      	ldr	r3, [r7, #8]
 80092a8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80092aa:	4b0d      	ldr	r3, [pc, #52]	@ (80092e0 <xTaskRemoveFromEventList+0xb4>)
 80092ac:	681b      	ldr	r3, [r3, #0]
 80092ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80092b0:	429a      	cmp	r2, r3
 80092b2:	d905      	bls.n	80092c0 <xTaskRemoveFromEventList+0x94>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80092b4:	2301      	movs	r3, #1
 80092b6:	60fb      	str	r3, [r7, #12]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80092b8:	4b0a      	ldr	r3, [pc, #40]	@ (80092e4 <xTaskRemoveFromEventList+0xb8>)
 80092ba:	2201      	movs	r2, #1
 80092bc:	601a      	str	r2, [r3, #0]
 80092be:	e001      	b.n	80092c4 <xTaskRemoveFromEventList+0x98>
	}
	else
	{
		xReturn = pdFALSE;
 80092c0:	2300      	movs	r3, #0
 80092c2:	60fb      	str	r3, [r7, #12]
	}

	return xReturn;
 80092c4:	68fb      	ldr	r3, [r7, #12]
}
 80092c6:	0018      	movs	r0, r3
 80092c8:	46bd      	mov	sp, r7
 80092ca:	b004      	add	sp, #16
 80092cc:	bd80      	pop	{r7, pc}
 80092ce:	46c0      	nop			@ (mov r8, r8)
 80092d0:	20000f40 	.word	0x20000f40
 80092d4:	20000f20 	.word	0x20000f20
 80092d8:	20000a48 	.word	0x20000a48
 80092dc:	20000ed8 	.word	0x20000ed8
 80092e0:	20000a44 	.word	0x20000a44
 80092e4:	20000f2c 	.word	0x20000f2c

080092e8 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80092e8:	b580      	push	{r7, lr}
 80092ea:	b082      	sub	sp, #8
 80092ec:	af00      	add	r7, sp, #0
 80092ee:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80092f0:	4b05      	ldr	r3, [pc, #20]	@ (8009308 <vTaskInternalSetTimeOutState+0x20>)
 80092f2:	681a      	ldr	r2, [r3, #0]
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80092f8:	4b04      	ldr	r3, [pc, #16]	@ (800930c <vTaskInternalSetTimeOutState+0x24>)
 80092fa:	681a      	ldr	r2, [r3, #0]
 80092fc:	687b      	ldr	r3, [r7, #4]
 80092fe:	605a      	str	r2, [r3, #4]
}
 8009300:	46c0      	nop			@ (mov r8, r8)
 8009302:	46bd      	mov	sp, r7
 8009304:	b002      	add	sp, #8
 8009306:	bd80      	pop	{r7, pc}
 8009308:	20000f30 	.word	0x20000f30
 800930c:	20000f1c 	.word	0x20000f1c

08009310 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8009310:	b580      	push	{r7, lr}
 8009312:	b086      	sub	sp, #24
 8009314:	af00      	add	r7, sp, #0
 8009316:	6078      	str	r0, [r7, #4]
 8009318:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800931a:	687b      	ldr	r3, [r7, #4]
 800931c:	2b00      	cmp	r3, #0
 800931e:	d102      	bne.n	8009326 <xTaskCheckForTimeOut+0x16>
 8009320:	b672      	cpsid	i
 8009322:	46c0      	nop			@ (mov r8, r8)
 8009324:	e7fd      	b.n	8009322 <xTaskCheckForTimeOut+0x12>
	configASSERT( pxTicksToWait );
 8009326:	683b      	ldr	r3, [r7, #0]
 8009328:	2b00      	cmp	r3, #0
 800932a:	d102      	bne.n	8009332 <xTaskCheckForTimeOut+0x22>
 800932c:	b672      	cpsid	i
 800932e:	46c0      	nop			@ (mov r8, r8)
 8009330:	e7fd      	b.n	800932e <xTaskCheckForTimeOut+0x1e>

	taskENTER_CRITICAL();
 8009332:	f000 fd9d 	bl	8009e70 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8009336:	4b1d      	ldr	r3, [pc, #116]	@ (80093ac <xTaskCheckForTimeOut+0x9c>)
 8009338:	681b      	ldr	r3, [r3, #0]
 800933a:	613b      	str	r3, [r7, #16]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800933c:	687b      	ldr	r3, [r7, #4]
 800933e:	685b      	ldr	r3, [r3, #4]
 8009340:	693a      	ldr	r2, [r7, #16]
 8009342:	1ad3      	subs	r3, r2, r3
 8009344:	60fb      	str	r3, [r7, #12]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8009346:	683b      	ldr	r3, [r7, #0]
 8009348:	681b      	ldr	r3, [r3, #0]
 800934a:	3301      	adds	r3, #1
 800934c:	d102      	bne.n	8009354 <xTaskCheckForTimeOut+0x44>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800934e:	2300      	movs	r3, #0
 8009350:	617b      	str	r3, [r7, #20]
 8009352:	e024      	b.n	800939e <xTaskCheckForTimeOut+0x8e>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8009354:	687b      	ldr	r3, [r7, #4]
 8009356:	681a      	ldr	r2, [r3, #0]
 8009358:	4b15      	ldr	r3, [pc, #84]	@ (80093b0 <xTaskCheckForTimeOut+0xa0>)
 800935a:	681b      	ldr	r3, [r3, #0]
 800935c:	429a      	cmp	r2, r3
 800935e:	d007      	beq.n	8009370 <xTaskCheckForTimeOut+0x60>
 8009360:	687b      	ldr	r3, [r7, #4]
 8009362:	685b      	ldr	r3, [r3, #4]
 8009364:	693a      	ldr	r2, [r7, #16]
 8009366:	429a      	cmp	r2, r3
 8009368:	d302      	bcc.n	8009370 <xTaskCheckForTimeOut+0x60>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800936a:	2301      	movs	r3, #1
 800936c:	617b      	str	r3, [r7, #20]
 800936e:	e016      	b.n	800939e <xTaskCheckForTimeOut+0x8e>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8009370:	683b      	ldr	r3, [r7, #0]
 8009372:	681b      	ldr	r3, [r3, #0]
 8009374:	68fa      	ldr	r2, [r7, #12]
 8009376:	429a      	cmp	r2, r3
 8009378:	d20c      	bcs.n	8009394 <xTaskCheckForTimeOut+0x84>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800937a:	683b      	ldr	r3, [r7, #0]
 800937c:	681a      	ldr	r2, [r3, #0]
 800937e:	68fb      	ldr	r3, [r7, #12]
 8009380:	1ad2      	subs	r2, r2, r3
 8009382:	683b      	ldr	r3, [r7, #0]
 8009384:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8009386:	687b      	ldr	r3, [r7, #4]
 8009388:	0018      	movs	r0, r3
 800938a:	f7ff ffad 	bl	80092e8 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800938e:	2300      	movs	r3, #0
 8009390:	617b      	str	r3, [r7, #20]
 8009392:	e004      	b.n	800939e <xTaskCheckForTimeOut+0x8e>
		}
		else
		{
			*pxTicksToWait = 0;
 8009394:	683b      	ldr	r3, [r7, #0]
 8009396:	2200      	movs	r2, #0
 8009398:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800939a:	2301      	movs	r3, #1
 800939c:	617b      	str	r3, [r7, #20]
		}
	}
	taskEXIT_CRITICAL();
 800939e:	f000 fd79 	bl	8009e94 <vPortExitCritical>

	return xReturn;
 80093a2:	697b      	ldr	r3, [r7, #20]
}
 80093a4:	0018      	movs	r0, r3
 80093a6:	46bd      	mov	sp, r7
 80093a8:	b006      	add	sp, #24
 80093aa:	bd80      	pop	{r7, pc}
 80093ac:	20000f1c 	.word	0x20000f1c
 80093b0:	20000f30 	.word	0x20000f30

080093b4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80093b4:	b580      	push	{r7, lr}
 80093b6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80093b8:	4b02      	ldr	r3, [pc, #8]	@ (80093c4 <vTaskMissedYield+0x10>)
 80093ba:	2201      	movs	r2, #1
 80093bc:	601a      	str	r2, [r3, #0]
}
 80093be:	46c0      	nop			@ (mov r8, r8)
 80093c0:	46bd      	mov	sp, r7
 80093c2:	bd80      	pop	{r7, pc}
 80093c4:	20000f2c 	.word	0x20000f2c

080093c8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80093c8:	b580      	push	{r7, lr}
 80093ca:	b082      	sub	sp, #8
 80093cc:	af00      	add	r7, sp, #0
 80093ce:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80093d0:	f000 f84e 	bl	8009470 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80093d4:	4b03      	ldr	r3, [pc, #12]	@ (80093e4 <prvIdleTask+0x1c>)
 80093d6:	681b      	ldr	r3, [r3, #0]
 80093d8:	2b01      	cmp	r3, #1
 80093da:	d9f9      	bls.n	80093d0 <prvIdleTask+0x8>
			{
				taskYIELD();
 80093dc:	f000 fd38 	bl	8009e50 <vPortYield>
		prvCheckTasksWaitingTermination();
 80093e0:	e7f6      	b.n	80093d0 <prvIdleTask+0x8>
 80093e2:	46c0      	nop			@ (mov r8, r8)
 80093e4:	20000a48 	.word	0x20000a48

080093e8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80093e8:	b580      	push	{r7, lr}
 80093ea:	b082      	sub	sp, #8
 80093ec:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80093ee:	2300      	movs	r3, #0
 80093f0:	607b      	str	r3, [r7, #4]
 80093f2:	e00c      	b.n	800940e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80093f4:	687a      	ldr	r2, [r7, #4]
 80093f6:	0013      	movs	r3, r2
 80093f8:	009b      	lsls	r3, r3, #2
 80093fa:	189b      	adds	r3, r3, r2
 80093fc:	009b      	lsls	r3, r3, #2
 80093fe:	4a14      	ldr	r2, [pc, #80]	@ (8009450 <prvInitialiseTaskLists+0x68>)
 8009400:	189b      	adds	r3, r3, r2
 8009402:	0018      	movs	r0, r3
 8009404:	f7fe fd4a 	bl	8007e9c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009408:	687b      	ldr	r3, [r7, #4]
 800940a:	3301      	adds	r3, #1
 800940c:	607b      	str	r3, [r7, #4]
 800940e:	687b      	ldr	r3, [r7, #4]
 8009410:	2b37      	cmp	r3, #55	@ 0x37
 8009412:	d9ef      	bls.n	80093f4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8009414:	4b0f      	ldr	r3, [pc, #60]	@ (8009454 <prvInitialiseTaskLists+0x6c>)
 8009416:	0018      	movs	r0, r3
 8009418:	f7fe fd40 	bl	8007e9c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800941c:	4b0e      	ldr	r3, [pc, #56]	@ (8009458 <prvInitialiseTaskLists+0x70>)
 800941e:	0018      	movs	r0, r3
 8009420:	f7fe fd3c 	bl	8007e9c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8009424:	4b0d      	ldr	r3, [pc, #52]	@ (800945c <prvInitialiseTaskLists+0x74>)
 8009426:	0018      	movs	r0, r3
 8009428:	f7fe fd38 	bl	8007e9c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800942c:	4b0c      	ldr	r3, [pc, #48]	@ (8009460 <prvInitialiseTaskLists+0x78>)
 800942e:	0018      	movs	r0, r3
 8009430:	f7fe fd34 	bl	8007e9c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8009434:	4b0b      	ldr	r3, [pc, #44]	@ (8009464 <prvInitialiseTaskLists+0x7c>)
 8009436:	0018      	movs	r0, r3
 8009438:	f7fe fd30 	bl	8007e9c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800943c:	4b0a      	ldr	r3, [pc, #40]	@ (8009468 <prvInitialiseTaskLists+0x80>)
 800943e:	4a05      	ldr	r2, [pc, #20]	@ (8009454 <prvInitialiseTaskLists+0x6c>)
 8009440:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8009442:	4b0a      	ldr	r3, [pc, #40]	@ (800946c <prvInitialiseTaskLists+0x84>)
 8009444:	4a04      	ldr	r2, [pc, #16]	@ (8009458 <prvInitialiseTaskLists+0x70>)
 8009446:	601a      	str	r2, [r3, #0]
}
 8009448:	46c0      	nop			@ (mov r8, r8)
 800944a:	46bd      	mov	sp, r7
 800944c:	b002      	add	sp, #8
 800944e:	bd80      	pop	{r7, pc}
 8009450:	20000a48 	.word	0x20000a48
 8009454:	20000ea8 	.word	0x20000ea8
 8009458:	20000ebc 	.word	0x20000ebc
 800945c:	20000ed8 	.word	0x20000ed8
 8009460:	20000eec 	.word	0x20000eec
 8009464:	20000f04 	.word	0x20000f04
 8009468:	20000ed0 	.word	0x20000ed0
 800946c:	20000ed4 	.word	0x20000ed4

08009470 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8009470:	b580      	push	{r7, lr}
 8009472:	b082      	sub	sp, #8
 8009474:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009476:	e01a      	b.n	80094ae <prvCheckTasksWaitingTermination+0x3e>
		{
			taskENTER_CRITICAL();
 8009478:	f000 fcfa 	bl	8009e70 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800947c:	4b10      	ldr	r3, [pc, #64]	@ (80094c0 <prvCheckTasksWaitingTermination+0x50>)
 800947e:	68db      	ldr	r3, [r3, #12]
 8009480:	68db      	ldr	r3, [r3, #12]
 8009482:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009484:	687b      	ldr	r3, [r7, #4]
 8009486:	3304      	adds	r3, #4
 8009488:	0018      	movs	r0, r3
 800948a:	f7fe fd88 	bl	8007f9e <uxListRemove>
				--uxCurrentNumberOfTasks;
 800948e:	4b0d      	ldr	r3, [pc, #52]	@ (80094c4 <prvCheckTasksWaitingTermination+0x54>)
 8009490:	681b      	ldr	r3, [r3, #0]
 8009492:	1e5a      	subs	r2, r3, #1
 8009494:	4b0b      	ldr	r3, [pc, #44]	@ (80094c4 <prvCheckTasksWaitingTermination+0x54>)
 8009496:	601a      	str	r2, [r3, #0]
				--uxDeletedTasksWaitingCleanUp;
 8009498:	4b0b      	ldr	r3, [pc, #44]	@ (80094c8 <prvCheckTasksWaitingTermination+0x58>)
 800949a:	681b      	ldr	r3, [r3, #0]
 800949c:	1e5a      	subs	r2, r3, #1
 800949e:	4b0a      	ldr	r3, [pc, #40]	@ (80094c8 <prvCheckTasksWaitingTermination+0x58>)
 80094a0:	601a      	str	r2, [r3, #0]
			}
			taskEXIT_CRITICAL();
 80094a2:	f000 fcf7 	bl	8009e94 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80094a6:	687b      	ldr	r3, [r7, #4]
 80094a8:	0018      	movs	r0, r3
 80094aa:	f000 f80f 	bl	80094cc <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80094ae:	4b06      	ldr	r3, [pc, #24]	@ (80094c8 <prvCheckTasksWaitingTermination+0x58>)
 80094b0:	681b      	ldr	r3, [r3, #0]
 80094b2:	2b00      	cmp	r3, #0
 80094b4:	d1e0      	bne.n	8009478 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80094b6:	46c0      	nop			@ (mov r8, r8)
 80094b8:	46c0      	nop			@ (mov r8, r8)
 80094ba:	46bd      	mov	sp, r7
 80094bc:	b002      	add	sp, #8
 80094be:	bd80      	pop	{r7, pc}
 80094c0:	20000eec 	.word	0x20000eec
 80094c4:	20000f18 	.word	0x20000f18
 80094c8:	20000f00 	.word	0x20000f00

080094cc <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80094cc:	b580      	push	{r7, lr}
 80094ce:	b082      	sub	sp, #8
 80094d0:	af00      	add	r7, sp, #0
 80094d2:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80094d4:	687b      	ldr	r3, [r7, #4]
 80094d6:	3354      	adds	r3, #84	@ 0x54
 80094d8:	0018      	movs	r0, r3
 80094da:	f000 ff21 	bl	800a320 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80094de:	687b      	ldr	r3, [r7, #4]
 80094e0:	22a5      	movs	r2, #165	@ 0xa5
 80094e2:	5c9b      	ldrb	r3, [r3, r2]
 80094e4:	2b00      	cmp	r3, #0
 80094e6:	d109      	bne.n	80094fc <prvDeleteTCB+0x30>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80094e8:	687b      	ldr	r3, [r7, #4]
 80094ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80094ec:	0018      	movs	r0, r3
 80094ee:	f000 fe07 	bl	800a100 <vPortFree>
				vPortFree( pxTCB );
 80094f2:	687b      	ldr	r3, [r7, #4]
 80094f4:	0018      	movs	r0, r3
 80094f6:	f000 fe03 	bl	800a100 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80094fa:	e011      	b.n	8009520 <prvDeleteTCB+0x54>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80094fc:	687b      	ldr	r3, [r7, #4]
 80094fe:	22a5      	movs	r2, #165	@ 0xa5
 8009500:	5c9b      	ldrb	r3, [r3, r2]
 8009502:	2b01      	cmp	r3, #1
 8009504:	d104      	bne.n	8009510 <prvDeleteTCB+0x44>
				vPortFree( pxTCB );
 8009506:	687b      	ldr	r3, [r7, #4]
 8009508:	0018      	movs	r0, r3
 800950a:	f000 fdf9 	bl	800a100 <vPortFree>
	}
 800950e:	e007      	b.n	8009520 <prvDeleteTCB+0x54>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8009510:	687b      	ldr	r3, [r7, #4]
 8009512:	22a5      	movs	r2, #165	@ 0xa5
 8009514:	5c9b      	ldrb	r3, [r3, r2]
 8009516:	2b02      	cmp	r3, #2
 8009518:	d002      	beq.n	8009520 <prvDeleteTCB+0x54>
 800951a:	b672      	cpsid	i
 800951c:	46c0      	nop			@ (mov r8, r8)
 800951e:	e7fd      	b.n	800951c <prvDeleteTCB+0x50>
	}
 8009520:	46c0      	nop			@ (mov r8, r8)
 8009522:	46bd      	mov	sp, r7
 8009524:	b002      	add	sp, #8
 8009526:	bd80      	pop	{r7, pc}

08009528 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8009528:	b580      	push	{r7, lr}
 800952a:	b082      	sub	sp, #8
 800952c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800952e:	4b0b      	ldr	r3, [pc, #44]	@ (800955c <prvResetNextTaskUnblockTime+0x34>)
 8009530:	681b      	ldr	r3, [r3, #0]
 8009532:	681b      	ldr	r3, [r3, #0]
 8009534:	2b00      	cmp	r3, #0
 8009536:	d104      	bne.n	8009542 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8009538:	4b09      	ldr	r3, [pc, #36]	@ (8009560 <prvResetNextTaskUnblockTime+0x38>)
 800953a:	2201      	movs	r2, #1
 800953c:	4252      	negs	r2, r2
 800953e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8009540:	e008      	b.n	8009554 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009542:	4b06      	ldr	r3, [pc, #24]	@ (800955c <prvResetNextTaskUnblockTime+0x34>)
 8009544:	681b      	ldr	r3, [r3, #0]
 8009546:	68db      	ldr	r3, [r3, #12]
 8009548:	68db      	ldr	r3, [r3, #12]
 800954a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800954c:	687b      	ldr	r3, [r7, #4]
 800954e:	685a      	ldr	r2, [r3, #4]
 8009550:	4b03      	ldr	r3, [pc, #12]	@ (8009560 <prvResetNextTaskUnblockTime+0x38>)
 8009552:	601a      	str	r2, [r3, #0]
}
 8009554:	46c0      	nop			@ (mov r8, r8)
 8009556:	46bd      	mov	sp, r7
 8009558:	b002      	add	sp, #8
 800955a:	bd80      	pop	{r7, pc}
 800955c:	20000ed0 	.word	0x20000ed0
 8009560:	20000f38 	.word	0x20000f38

08009564 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8009564:	b580      	push	{r7, lr}
 8009566:	b082      	sub	sp, #8
 8009568:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800956a:	4b0a      	ldr	r3, [pc, #40]	@ (8009594 <xTaskGetSchedulerState+0x30>)
 800956c:	681b      	ldr	r3, [r3, #0]
 800956e:	2b00      	cmp	r3, #0
 8009570:	d102      	bne.n	8009578 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8009572:	2301      	movs	r3, #1
 8009574:	607b      	str	r3, [r7, #4]
 8009576:	e008      	b.n	800958a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009578:	4b07      	ldr	r3, [pc, #28]	@ (8009598 <xTaskGetSchedulerState+0x34>)
 800957a:	681b      	ldr	r3, [r3, #0]
 800957c:	2b00      	cmp	r3, #0
 800957e:	d102      	bne.n	8009586 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8009580:	2302      	movs	r3, #2
 8009582:	607b      	str	r3, [r7, #4]
 8009584:	e001      	b.n	800958a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8009586:	2300      	movs	r3, #0
 8009588:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800958a:	687b      	ldr	r3, [r7, #4]
	}
 800958c:	0018      	movs	r0, r3
 800958e:	46bd      	mov	sp, r7
 8009590:	b002      	add	sp, #8
 8009592:	bd80      	pop	{r7, pc}
 8009594:	20000f24 	.word	0x20000f24
 8009598:	20000f40 	.word	0x20000f40

0800959c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800959c:	b580      	push	{r7, lr}
 800959e:	b084      	sub	sp, #16
 80095a0:	af00      	add	r7, sp, #0
 80095a2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 80095a8:	2300      	movs	r3, #0
 80095aa:	60fb      	str	r3, [r7, #12]

		if( pxMutexHolder != NULL )
 80095ac:	687b      	ldr	r3, [r7, #4]
 80095ae:	2b00      	cmp	r3, #0
 80095b0:	d046      	beq.n	8009640 <xTaskPriorityDisinherit+0xa4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80095b2:	4b26      	ldr	r3, [pc, #152]	@ (800964c <xTaskPriorityDisinherit+0xb0>)
 80095b4:	681b      	ldr	r3, [r3, #0]
 80095b6:	68ba      	ldr	r2, [r7, #8]
 80095b8:	429a      	cmp	r2, r3
 80095ba:	d002      	beq.n	80095c2 <xTaskPriorityDisinherit+0x26>
 80095bc:	b672      	cpsid	i
 80095be:	46c0      	nop			@ (mov r8, r8)
 80095c0:	e7fd      	b.n	80095be <xTaskPriorityDisinherit+0x22>
			configASSERT( pxTCB->uxMutexesHeld );
 80095c2:	68bb      	ldr	r3, [r7, #8]
 80095c4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80095c6:	2b00      	cmp	r3, #0
 80095c8:	d102      	bne.n	80095d0 <xTaskPriorityDisinherit+0x34>
 80095ca:	b672      	cpsid	i
 80095cc:	46c0      	nop			@ (mov r8, r8)
 80095ce:	e7fd      	b.n	80095cc <xTaskPriorityDisinherit+0x30>
			( pxTCB->uxMutexesHeld )--;
 80095d0:	68bb      	ldr	r3, [r7, #8]
 80095d2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80095d4:	1e5a      	subs	r2, r3, #1
 80095d6:	68bb      	ldr	r3, [r7, #8]
 80095d8:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80095da:	68bb      	ldr	r3, [r7, #8]
 80095dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80095de:	68bb      	ldr	r3, [r7, #8]
 80095e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80095e2:	429a      	cmp	r2, r3
 80095e4:	d02c      	beq.n	8009640 <xTaskPriorityDisinherit+0xa4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80095e6:	68bb      	ldr	r3, [r7, #8]
 80095e8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80095ea:	2b00      	cmp	r3, #0
 80095ec:	d128      	bne.n	8009640 <xTaskPriorityDisinherit+0xa4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80095ee:	68bb      	ldr	r3, [r7, #8]
 80095f0:	3304      	adds	r3, #4
 80095f2:	0018      	movs	r0, r3
 80095f4:	f7fe fcd3 	bl	8007f9e <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80095f8:	68bb      	ldr	r3, [r7, #8]
 80095fa:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80095fc:	68bb      	ldr	r3, [r7, #8]
 80095fe:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009600:	68bb      	ldr	r3, [r7, #8]
 8009602:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009604:	2238      	movs	r2, #56	@ 0x38
 8009606:	1ad2      	subs	r2, r2, r3
 8009608:	68bb      	ldr	r3, [r7, #8]
 800960a:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800960c:	68bb      	ldr	r3, [r7, #8]
 800960e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009610:	4b0f      	ldr	r3, [pc, #60]	@ (8009650 <xTaskPriorityDisinherit+0xb4>)
 8009612:	681b      	ldr	r3, [r3, #0]
 8009614:	429a      	cmp	r2, r3
 8009616:	d903      	bls.n	8009620 <xTaskPriorityDisinherit+0x84>
 8009618:	68bb      	ldr	r3, [r7, #8]
 800961a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800961c:	4b0c      	ldr	r3, [pc, #48]	@ (8009650 <xTaskPriorityDisinherit+0xb4>)
 800961e:	601a      	str	r2, [r3, #0]
 8009620:	68bb      	ldr	r3, [r7, #8]
 8009622:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009624:	0013      	movs	r3, r2
 8009626:	009b      	lsls	r3, r3, #2
 8009628:	189b      	adds	r3, r3, r2
 800962a:	009b      	lsls	r3, r3, #2
 800962c:	4a09      	ldr	r2, [pc, #36]	@ (8009654 <xTaskPriorityDisinherit+0xb8>)
 800962e:	189a      	adds	r2, r3, r2
 8009630:	68bb      	ldr	r3, [r7, #8]
 8009632:	3304      	adds	r3, #4
 8009634:	0019      	movs	r1, r3
 8009636:	0010      	movs	r0, r2
 8009638:	f7fe fc59 	bl	8007eee <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800963c:	2301      	movs	r3, #1
 800963e:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8009640:	68fb      	ldr	r3, [r7, #12]
	}
 8009642:	0018      	movs	r0, r3
 8009644:	46bd      	mov	sp, r7
 8009646:	b004      	add	sp, #16
 8009648:	bd80      	pop	{r7, pc}
 800964a:	46c0      	nop			@ (mov r8, r8)
 800964c:	20000a44 	.word	0x20000a44
 8009650:	20000f20 	.word	0x20000f20
 8009654:	20000a48 	.word	0x20000a48

08009658 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8009658:	b580      	push	{r7, lr}
 800965a:	b084      	sub	sp, #16
 800965c:	af00      	add	r7, sp, #0
 800965e:	6078      	str	r0, [r7, #4]
 8009660:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8009662:	4b21      	ldr	r3, [pc, #132]	@ (80096e8 <prvAddCurrentTaskToDelayedList+0x90>)
 8009664:	681b      	ldr	r3, [r3, #0]
 8009666:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009668:	4b20      	ldr	r3, [pc, #128]	@ (80096ec <prvAddCurrentTaskToDelayedList+0x94>)
 800966a:	681b      	ldr	r3, [r3, #0]
 800966c:	3304      	adds	r3, #4
 800966e:	0018      	movs	r0, r3
 8009670:	f7fe fc95 	bl	8007f9e <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8009674:	687b      	ldr	r3, [r7, #4]
 8009676:	3301      	adds	r3, #1
 8009678:	d10b      	bne.n	8009692 <prvAddCurrentTaskToDelayedList+0x3a>
 800967a:	683b      	ldr	r3, [r7, #0]
 800967c:	2b00      	cmp	r3, #0
 800967e:	d008      	beq.n	8009692 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009680:	4b1a      	ldr	r3, [pc, #104]	@ (80096ec <prvAddCurrentTaskToDelayedList+0x94>)
 8009682:	681b      	ldr	r3, [r3, #0]
 8009684:	1d1a      	adds	r2, r3, #4
 8009686:	4b1a      	ldr	r3, [pc, #104]	@ (80096f0 <prvAddCurrentTaskToDelayedList+0x98>)
 8009688:	0011      	movs	r1, r2
 800968a:	0018      	movs	r0, r3
 800968c:	f7fe fc2f 	bl	8007eee <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8009690:	e026      	b.n	80096e0 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8009692:	68fa      	ldr	r2, [r7, #12]
 8009694:	687b      	ldr	r3, [r7, #4]
 8009696:	18d3      	adds	r3, r2, r3
 8009698:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800969a:	4b14      	ldr	r3, [pc, #80]	@ (80096ec <prvAddCurrentTaskToDelayedList+0x94>)
 800969c:	681b      	ldr	r3, [r3, #0]
 800969e:	68ba      	ldr	r2, [r7, #8]
 80096a0:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80096a2:	68ba      	ldr	r2, [r7, #8]
 80096a4:	68fb      	ldr	r3, [r7, #12]
 80096a6:	429a      	cmp	r2, r3
 80096a8:	d209      	bcs.n	80096be <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80096aa:	4b12      	ldr	r3, [pc, #72]	@ (80096f4 <prvAddCurrentTaskToDelayedList+0x9c>)
 80096ac:	681a      	ldr	r2, [r3, #0]
 80096ae:	4b0f      	ldr	r3, [pc, #60]	@ (80096ec <prvAddCurrentTaskToDelayedList+0x94>)
 80096b0:	681b      	ldr	r3, [r3, #0]
 80096b2:	3304      	adds	r3, #4
 80096b4:	0019      	movs	r1, r3
 80096b6:	0010      	movs	r0, r2
 80096b8:	f7fe fc3b 	bl	8007f32 <vListInsert>
}
 80096bc:	e010      	b.n	80096e0 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80096be:	4b0e      	ldr	r3, [pc, #56]	@ (80096f8 <prvAddCurrentTaskToDelayedList+0xa0>)
 80096c0:	681a      	ldr	r2, [r3, #0]
 80096c2:	4b0a      	ldr	r3, [pc, #40]	@ (80096ec <prvAddCurrentTaskToDelayedList+0x94>)
 80096c4:	681b      	ldr	r3, [r3, #0]
 80096c6:	3304      	adds	r3, #4
 80096c8:	0019      	movs	r1, r3
 80096ca:	0010      	movs	r0, r2
 80096cc:	f7fe fc31 	bl	8007f32 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80096d0:	4b0a      	ldr	r3, [pc, #40]	@ (80096fc <prvAddCurrentTaskToDelayedList+0xa4>)
 80096d2:	681b      	ldr	r3, [r3, #0]
 80096d4:	68ba      	ldr	r2, [r7, #8]
 80096d6:	429a      	cmp	r2, r3
 80096d8:	d202      	bcs.n	80096e0 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80096da:	4b08      	ldr	r3, [pc, #32]	@ (80096fc <prvAddCurrentTaskToDelayedList+0xa4>)
 80096dc:	68ba      	ldr	r2, [r7, #8]
 80096de:	601a      	str	r2, [r3, #0]
}
 80096e0:	46c0      	nop			@ (mov r8, r8)
 80096e2:	46bd      	mov	sp, r7
 80096e4:	b004      	add	sp, #16
 80096e6:	bd80      	pop	{r7, pc}
 80096e8:	20000f1c 	.word	0x20000f1c
 80096ec:	20000a44 	.word	0x20000a44
 80096f0:	20000f04 	.word	0x20000f04
 80096f4:	20000ed4 	.word	0x20000ed4
 80096f8:	20000ed0 	.word	0x20000ed0
 80096fc:	20000f38 	.word	0x20000f38

08009700 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8009700:	b590      	push	{r4, r7, lr}
 8009702:	b089      	sub	sp, #36	@ 0x24
 8009704:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8009706:	2300      	movs	r3, #0
 8009708:	60fb      	str	r3, [r7, #12]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800970a:	f000 fad5 	bl	8009cb8 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800970e:	4b18      	ldr	r3, [pc, #96]	@ (8009770 <xTimerCreateTimerTask+0x70>)
 8009710:	681b      	ldr	r3, [r3, #0]
 8009712:	2b00      	cmp	r3, #0
 8009714:	d020      	beq.n	8009758 <xTimerCreateTimerTask+0x58>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8009716:	2300      	movs	r3, #0
 8009718:	60bb      	str	r3, [r7, #8]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800971a:	2300      	movs	r3, #0
 800971c:	607b      	str	r3, [r7, #4]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800971e:	003a      	movs	r2, r7
 8009720:	1d39      	adds	r1, r7, #4
 8009722:	2308      	movs	r3, #8
 8009724:	18fb      	adds	r3, r7, r3
 8009726:	0018      	movs	r0, r3
 8009728:	f7fe fba0 	bl	8007e6c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800972c:	683c      	ldr	r4, [r7, #0]
 800972e:	687b      	ldr	r3, [r7, #4]
 8009730:	68ba      	ldr	r2, [r7, #8]
 8009732:	4910      	ldr	r1, [pc, #64]	@ (8009774 <xTimerCreateTimerTask+0x74>)
 8009734:	4810      	ldr	r0, [pc, #64]	@ (8009778 <xTimerCreateTimerTask+0x78>)
 8009736:	9202      	str	r2, [sp, #8]
 8009738:	9301      	str	r3, [sp, #4]
 800973a:	2302      	movs	r3, #2
 800973c:	9300      	str	r3, [sp, #0]
 800973e:	2300      	movs	r3, #0
 8009740:	0022      	movs	r2, r4
 8009742:	f7ff f958 	bl	80089f6 <xTaskCreateStatic>
 8009746:	0002      	movs	r2, r0
 8009748:	4b0c      	ldr	r3, [pc, #48]	@ (800977c <xTimerCreateTimerTask+0x7c>)
 800974a:	601a      	str	r2, [r3, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800974c:	4b0b      	ldr	r3, [pc, #44]	@ (800977c <xTimerCreateTimerTask+0x7c>)
 800974e:	681b      	ldr	r3, [r3, #0]
 8009750:	2b00      	cmp	r3, #0
 8009752:	d001      	beq.n	8009758 <xTimerCreateTimerTask+0x58>
			{
				xReturn = pdPASS;
 8009754:	2301      	movs	r3, #1
 8009756:	60fb      	str	r3, [r7, #12]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8009758:	68fb      	ldr	r3, [r7, #12]
 800975a:	2b00      	cmp	r3, #0
 800975c:	d102      	bne.n	8009764 <xTimerCreateTimerTask+0x64>
 800975e:	b672      	cpsid	i
 8009760:	46c0      	nop			@ (mov r8, r8)
 8009762:	e7fd      	b.n	8009760 <xTimerCreateTimerTask+0x60>
	return xReturn;
 8009764:	68fb      	ldr	r3, [r7, #12]
}
 8009766:	0018      	movs	r0, r3
 8009768:	46bd      	mov	sp, r7
 800976a:	b005      	add	sp, #20
 800976c:	bd90      	pop	{r4, r7, pc}
 800976e:	46c0      	nop			@ (mov r8, r8)
 8009770:	20000f74 	.word	0x20000f74
 8009774:	0800a568 	.word	0x0800a568
 8009778:	080098a5 	.word	0x080098a5
 800977c:	20000f78 	.word	0x20000f78

08009780 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8009780:	b590      	push	{r4, r7, lr}
 8009782:	b08b      	sub	sp, #44	@ 0x2c
 8009784:	af00      	add	r7, sp, #0
 8009786:	60f8      	str	r0, [r7, #12]
 8009788:	60b9      	str	r1, [r7, #8]
 800978a:	607a      	str	r2, [r7, #4]
 800978c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800978e:	2300      	movs	r3, #0
 8009790:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8009792:	68fb      	ldr	r3, [r7, #12]
 8009794:	2b00      	cmp	r3, #0
 8009796:	d102      	bne.n	800979e <xTimerGenericCommand+0x1e>
 8009798:	b672      	cpsid	i
 800979a:	46c0      	nop			@ (mov r8, r8)
 800979c:	e7fd      	b.n	800979a <xTimerGenericCommand+0x1a>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800979e:	4b1d      	ldr	r3, [pc, #116]	@ (8009814 <xTimerGenericCommand+0x94>)
 80097a0:	681b      	ldr	r3, [r3, #0]
 80097a2:	2b00      	cmp	r3, #0
 80097a4:	d030      	beq.n	8009808 <xTimerGenericCommand+0x88>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80097a6:	2414      	movs	r4, #20
 80097a8:	193b      	adds	r3, r7, r4
 80097aa:	68ba      	ldr	r2, [r7, #8]
 80097ac:	601a      	str	r2, [r3, #0]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80097ae:	193b      	adds	r3, r7, r4
 80097b0:	687a      	ldr	r2, [r7, #4]
 80097b2:	605a      	str	r2, [r3, #4]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80097b4:	193b      	adds	r3, r7, r4
 80097b6:	68fa      	ldr	r2, [r7, #12]
 80097b8:	609a      	str	r2, [r3, #8]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80097ba:	68bb      	ldr	r3, [r7, #8]
 80097bc:	2b05      	cmp	r3, #5
 80097be:	dc19      	bgt.n	80097f4 <xTimerGenericCommand+0x74>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80097c0:	f7ff fed0 	bl	8009564 <xTaskGetSchedulerState>
 80097c4:	0003      	movs	r3, r0
 80097c6:	2b02      	cmp	r3, #2
 80097c8:	d109      	bne.n	80097de <xTimerGenericCommand+0x5e>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80097ca:	4b12      	ldr	r3, [pc, #72]	@ (8009814 <xTimerGenericCommand+0x94>)
 80097cc:	6818      	ldr	r0, [r3, #0]
 80097ce:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80097d0:	1939      	adds	r1, r7, r4
 80097d2:	2300      	movs	r3, #0
 80097d4:	f7fe fd58 	bl	8008288 <xQueueGenericSend>
 80097d8:	0003      	movs	r3, r0
 80097da:	627b      	str	r3, [r7, #36]	@ 0x24
 80097dc:	e014      	b.n	8009808 <xTimerGenericCommand+0x88>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80097de:	4b0d      	ldr	r3, [pc, #52]	@ (8009814 <xTimerGenericCommand+0x94>)
 80097e0:	6818      	ldr	r0, [r3, #0]
 80097e2:	2314      	movs	r3, #20
 80097e4:	18f9      	adds	r1, r7, r3
 80097e6:	2300      	movs	r3, #0
 80097e8:	2200      	movs	r2, #0
 80097ea:	f7fe fd4d 	bl	8008288 <xQueueGenericSend>
 80097ee:	0003      	movs	r3, r0
 80097f0:	627b      	str	r3, [r7, #36]	@ 0x24
 80097f2:	e009      	b.n	8009808 <xTimerGenericCommand+0x88>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80097f4:	4b07      	ldr	r3, [pc, #28]	@ (8009814 <xTimerGenericCommand+0x94>)
 80097f6:	6818      	ldr	r0, [r3, #0]
 80097f8:	683a      	ldr	r2, [r7, #0]
 80097fa:	2314      	movs	r3, #20
 80097fc:	18f9      	adds	r1, r7, r3
 80097fe:	2300      	movs	r3, #0
 8009800:	f7fe fe0a 	bl	8008418 <xQueueGenericSendFromISR>
 8009804:	0003      	movs	r3, r0
 8009806:	627b      	str	r3, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8009808:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800980a:	0018      	movs	r0, r3
 800980c:	46bd      	mov	sp, r7
 800980e:	b00b      	add	sp, #44	@ 0x2c
 8009810:	bd90      	pop	{r4, r7, pc}
 8009812:	46c0      	nop			@ (mov r8, r8)
 8009814:	20000f74 	.word	0x20000f74

08009818 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8009818:	b580      	push	{r7, lr}
 800981a:	b086      	sub	sp, #24
 800981c:	af02      	add	r7, sp, #8
 800981e:	6078      	str	r0, [r7, #4]
 8009820:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009822:	4b1f      	ldr	r3, [pc, #124]	@ (80098a0 <prvProcessExpiredTimer+0x88>)
 8009824:	681b      	ldr	r3, [r3, #0]
 8009826:	68db      	ldr	r3, [r3, #12]
 8009828:	68db      	ldr	r3, [r3, #12]
 800982a:	60fb      	str	r3, [r7, #12]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800982c:	68fb      	ldr	r3, [r7, #12]
 800982e:	3304      	adds	r3, #4
 8009830:	0018      	movs	r0, r3
 8009832:	f7fe fbb4 	bl	8007f9e <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009836:	68fb      	ldr	r3, [r7, #12]
 8009838:	2228      	movs	r2, #40	@ 0x28
 800983a:	5c9b      	ldrb	r3, [r3, r2]
 800983c:	001a      	movs	r2, r3
 800983e:	2304      	movs	r3, #4
 8009840:	4013      	ands	r3, r2
 8009842:	d01a      	beq.n	800987a <prvProcessExpiredTimer+0x62>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8009844:	68fb      	ldr	r3, [r7, #12]
 8009846:	699a      	ldr	r2, [r3, #24]
 8009848:	687b      	ldr	r3, [r7, #4]
 800984a:	18d1      	adds	r1, r2, r3
 800984c:	687b      	ldr	r3, [r7, #4]
 800984e:	683a      	ldr	r2, [r7, #0]
 8009850:	68f8      	ldr	r0, [r7, #12]
 8009852:	f000 f8c7 	bl	80099e4 <prvInsertTimerInActiveList>
 8009856:	1e03      	subs	r3, r0, #0
 8009858:	d018      	beq.n	800988c <prvProcessExpiredTimer+0x74>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800985a:	687a      	ldr	r2, [r7, #4]
 800985c:	68f8      	ldr	r0, [r7, #12]
 800985e:	2300      	movs	r3, #0
 8009860:	9300      	str	r3, [sp, #0]
 8009862:	2300      	movs	r3, #0
 8009864:	2100      	movs	r1, #0
 8009866:	f7ff ff8b 	bl	8009780 <xTimerGenericCommand>
 800986a:	0003      	movs	r3, r0
 800986c:	60bb      	str	r3, [r7, #8]
			configASSERT( xResult );
 800986e:	68bb      	ldr	r3, [r7, #8]
 8009870:	2b00      	cmp	r3, #0
 8009872:	d10b      	bne.n	800988c <prvProcessExpiredTimer+0x74>
 8009874:	b672      	cpsid	i
 8009876:	46c0      	nop			@ (mov r8, r8)
 8009878:	e7fd      	b.n	8009876 <prvProcessExpiredTimer+0x5e>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800987a:	68fb      	ldr	r3, [r7, #12]
 800987c:	2228      	movs	r2, #40	@ 0x28
 800987e:	5c9b      	ldrb	r3, [r3, r2]
 8009880:	2201      	movs	r2, #1
 8009882:	4393      	bics	r3, r2
 8009884:	b2d9      	uxtb	r1, r3
 8009886:	68fb      	ldr	r3, [r7, #12]
 8009888:	2228      	movs	r2, #40	@ 0x28
 800988a:	5499      	strb	r1, [r3, r2]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800988c:	68fb      	ldr	r3, [r7, #12]
 800988e:	6a1b      	ldr	r3, [r3, #32]
 8009890:	68fa      	ldr	r2, [r7, #12]
 8009892:	0010      	movs	r0, r2
 8009894:	4798      	blx	r3
}
 8009896:	46c0      	nop			@ (mov r8, r8)
 8009898:	46bd      	mov	sp, r7
 800989a:	b004      	add	sp, #16
 800989c:	bd80      	pop	{r7, pc}
 800989e:	46c0      	nop			@ (mov r8, r8)
 80098a0:	20000f6c 	.word	0x20000f6c

080098a4 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 80098a4:	b580      	push	{r7, lr}
 80098a6:	b084      	sub	sp, #16
 80098a8:	af00      	add	r7, sp, #0
 80098aa:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80098ac:	2308      	movs	r3, #8
 80098ae:	18fb      	adds	r3, r7, r3
 80098b0:	0018      	movs	r0, r3
 80098b2:	f000 f855 	bl	8009960 <prvGetNextExpireTime>
 80098b6:	0003      	movs	r3, r0
 80098b8:	60fb      	str	r3, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80098ba:	68ba      	ldr	r2, [r7, #8]
 80098bc:	68fb      	ldr	r3, [r7, #12]
 80098be:	0011      	movs	r1, r2
 80098c0:	0018      	movs	r0, r3
 80098c2:	f000 f805 	bl	80098d0 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80098c6:	f000 f8cf 	bl	8009a68 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80098ca:	46c0      	nop			@ (mov r8, r8)
 80098cc:	e7ee      	b.n	80098ac <prvTimerTask+0x8>
	...

080098d0 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80098d0:	b580      	push	{r7, lr}
 80098d2:	b084      	sub	sp, #16
 80098d4:	af00      	add	r7, sp, #0
 80098d6:	6078      	str	r0, [r7, #4]
 80098d8:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80098da:	f7ff faaf 	bl	8008e3c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80098de:	2308      	movs	r3, #8
 80098e0:	18fb      	adds	r3, r7, r3
 80098e2:	0018      	movs	r0, r3
 80098e4:	f000 f85e 	bl	80099a4 <prvSampleTimeNow>
 80098e8:	0003      	movs	r3, r0
 80098ea:	60fb      	str	r3, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80098ec:	68bb      	ldr	r3, [r7, #8]
 80098ee:	2b00      	cmp	r3, #0
 80098f0:	d12b      	bne.n	800994a <prvProcessTimerOrBlockTask+0x7a>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80098f2:	683b      	ldr	r3, [r7, #0]
 80098f4:	2b00      	cmp	r3, #0
 80098f6:	d10c      	bne.n	8009912 <prvProcessTimerOrBlockTask+0x42>
 80098f8:	687a      	ldr	r2, [r7, #4]
 80098fa:	68fb      	ldr	r3, [r7, #12]
 80098fc:	429a      	cmp	r2, r3
 80098fe:	d808      	bhi.n	8009912 <prvProcessTimerOrBlockTask+0x42>
			{
				( void ) xTaskResumeAll();
 8009900:	f7ff faa8 	bl	8008e54 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8009904:	68fa      	ldr	r2, [r7, #12]
 8009906:	687b      	ldr	r3, [r7, #4]
 8009908:	0011      	movs	r1, r2
 800990a:	0018      	movs	r0, r3
 800990c:	f7ff ff84 	bl	8009818 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8009910:	e01d      	b.n	800994e <prvProcessTimerOrBlockTask+0x7e>
				if( xListWasEmpty != pdFALSE )
 8009912:	683b      	ldr	r3, [r7, #0]
 8009914:	2b00      	cmp	r3, #0
 8009916:	d008      	beq.n	800992a <prvProcessTimerOrBlockTask+0x5a>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8009918:	4b0f      	ldr	r3, [pc, #60]	@ (8009958 <prvProcessTimerOrBlockTask+0x88>)
 800991a:	681b      	ldr	r3, [r3, #0]
 800991c:	681b      	ldr	r3, [r3, #0]
 800991e:	2b00      	cmp	r3, #0
 8009920:	d101      	bne.n	8009926 <prvProcessTimerOrBlockTask+0x56>
 8009922:	2301      	movs	r3, #1
 8009924:	e000      	b.n	8009928 <prvProcessTimerOrBlockTask+0x58>
 8009926:	2300      	movs	r3, #0
 8009928:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800992a:	4b0c      	ldr	r3, [pc, #48]	@ (800995c <prvProcessTimerOrBlockTask+0x8c>)
 800992c:	6818      	ldr	r0, [r3, #0]
 800992e:	687a      	ldr	r2, [r7, #4]
 8009930:	68fb      	ldr	r3, [r7, #12]
 8009932:	1ad3      	subs	r3, r2, r3
 8009934:	683a      	ldr	r2, [r7, #0]
 8009936:	0019      	movs	r1, r3
 8009938:	f7ff f82a 	bl	8008990 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800993c:	f7ff fa8a 	bl	8008e54 <xTaskResumeAll>
 8009940:	1e03      	subs	r3, r0, #0
 8009942:	d104      	bne.n	800994e <prvProcessTimerOrBlockTask+0x7e>
					portYIELD_WITHIN_API();
 8009944:	f000 fa84 	bl	8009e50 <vPortYield>
}
 8009948:	e001      	b.n	800994e <prvProcessTimerOrBlockTask+0x7e>
			( void ) xTaskResumeAll();
 800994a:	f7ff fa83 	bl	8008e54 <xTaskResumeAll>
}
 800994e:	46c0      	nop			@ (mov r8, r8)
 8009950:	46bd      	mov	sp, r7
 8009952:	b004      	add	sp, #16
 8009954:	bd80      	pop	{r7, pc}
 8009956:	46c0      	nop			@ (mov r8, r8)
 8009958:	20000f70 	.word	0x20000f70
 800995c:	20000f74 	.word	0x20000f74

08009960 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8009960:	b580      	push	{r7, lr}
 8009962:	b084      	sub	sp, #16
 8009964:	af00      	add	r7, sp, #0
 8009966:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8009968:	4b0d      	ldr	r3, [pc, #52]	@ (80099a0 <prvGetNextExpireTime+0x40>)
 800996a:	681b      	ldr	r3, [r3, #0]
 800996c:	681b      	ldr	r3, [r3, #0]
 800996e:	2b00      	cmp	r3, #0
 8009970:	d101      	bne.n	8009976 <prvGetNextExpireTime+0x16>
 8009972:	2201      	movs	r2, #1
 8009974:	e000      	b.n	8009978 <prvGetNextExpireTime+0x18>
 8009976:	2200      	movs	r2, #0
 8009978:	687b      	ldr	r3, [r7, #4]
 800997a:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800997c:	687b      	ldr	r3, [r7, #4]
 800997e:	681b      	ldr	r3, [r3, #0]
 8009980:	2b00      	cmp	r3, #0
 8009982:	d105      	bne.n	8009990 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009984:	4b06      	ldr	r3, [pc, #24]	@ (80099a0 <prvGetNextExpireTime+0x40>)
 8009986:	681b      	ldr	r3, [r3, #0]
 8009988:	68db      	ldr	r3, [r3, #12]
 800998a:	681b      	ldr	r3, [r3, #0]
 800998c:	60fb      	str	r3, [r7, #12]
 800998e:	e001      	b.n	8009994 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8009990:	2300      	movs	r3, #0
 8009992:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8009994:	68fb      	ldr	r3, [r7, #12]
}
 8009996:	0018      	movs	r0, r3
 8009998:	46bd      	mov	sp, r7
 800999a:	b004      	add	sp, #16
 800999c:	bd80      	pop	{r7, pc}
 800999e:	46c0      	nop			@ (mov r8, r8)
 80099a0:	20000f6c 	.word	0x20000f6c

080099a4 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80099a4:	b580      	push	{r7, lr}
 80099a6:	b084      	sub	sp, #16
 80099a8:	af00      	add	r7, sp, #0
 80099aa:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80099ac:	f7ff fade 	bl	8008f6c <xTaskGetTickCount>
 80099b0:	0003      	movs	r3, r0
 80099b2:	60fb      	str	r3, [r7, #12]

	if( xTimeNow < xLastTime )
 80099b4:	4b0a      	ldr	r3, [pc, #40]	@ (80099e0 <prvSampleTimeNow+0x3c>)
 80099b6:	681b      	ldr	r3, [r3, #0]
 80099b8:	68fa      	ldr	r2, [r7, #12]
 80099ba:	429a      	cmp	r2, r3
 80099bc:	d205      	bcs.n	80099ca <prvSampleTimeNow+0x26>
	{
		prvSwitchTimerLists();
 80099be:	f000 f91d 	bl	8009bfc <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80099c2:	687b      	ldr	r3, [r7, #4]
 80099c4:	2201      	movs	r2, #1
 80099c6:	601a      	str	r2, [r3, #0]
 80099c8:	e002      	b.n	80099d0 <prvSampleTimeNow+0x2c>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80099ca:	687b      	ldr	r3, [r7, #4]
 80099cc:	2200      	movs	r2, #0
 80099ce:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80099d0:	4b03      	ldr	r3, [pc, #12]	@ (80099e0 <prvSampleTimeNow+0x3c>)
 80099d2:	68fa      	ldr	r2, [r7, #12]
 80099d4:	601a      	str	r2, [r3, #0]

	return xTimeNow;
 80099d6:	68fb      	ldr	r3, [r7, #12]
}
 80099d8:	0018      	movs	r0, r3
 80099da:	46bd      	mov	sp, r7
 80099dc:	b004      	add	sp, #16
 80099de:	bd80      	pop	{r7, pc}
 80099e0:	20000f7c 	.word	0x20000f7c

080099e4 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80099e4:	b580      	push	{r7, lr}
 80099e6:	b086      	sub	sp, #24
 80099e8:	af00      	add	r7, sp, #0
 80099ea:	60f8      	str	r0, [r7, #12]
 80099ec:	60b9      	str	r1, [r7, #8]
 80099ee:	607a      	str	r2, [r7, #4]
 80099f0:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80099f2:	2300      	movs	r3, #0
 80099f4:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80099f6:	68fb      	ldr	r3, [r7, #12]
 80099f8:	68ba      	ldr	r2, [r7, #8]
 80099fa:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80099fc:	68fb      	ldr	r3, [r7, #12]
 80099fe:	68fa      	ldr	r2, [r7, #12]
 8009a00:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8009a02:	68ba      	ldr	r2, [r7, #8]
 8009a04:	687b      	ldr	r3, [r7, #4]
 8009a06:	429a      	cmp	r2, r3
 8009a08:	d812      	bhi.n	8009a30 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009a0a:	687a      	ldr	r2, [r7, #4]
 8009a0c:	683b      	ldr	r3, [r7, #0]
 8009a0e:	1ad2      	subs	r2, r2, r3
 8009a10:	68fb      	ldr	r3, [r7, #12]
 8009a12:	699b      	ldr	r3, [r3, #24]
 8009a14:	429a      	cmp	r2, r3
 8009a16:	d302      	bcc.n	8009a1e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8009a18:	2301      	movs	r3, #1
 8009a1a:	617b      	str	r3, [r7, #20]
 8009a1c:	e01b      	b.n	8009a56 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8009a1e:	4b10      	ldr	r3, [pc, #64]	@ (8009a60 <prvInsertTimerInActiveList+0x7c>)
 8009a20:	681a      	ldr	r2, [r3, #0]
 8009a22:	68fb      	ldr	r3, [r7, #12]
 8009a24:	3304      	adds	r3, #4
 8009a26:	0019      	movs	r1, r3
 8009a28:	0010      	movs	r0, r2
 8009a2a:	f7fe fa82 	bl	8007f32 <vListInsert>
 8009a2e:	e012      	b.n	8009a56 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8009a30:	687a      	ldr	r2, [r7, #4]
 8009a32:	683b      	ldr	r3, [r7, #0]
 8009a34:	429a      	cmp	r2, r3
 8009a36:	d206      	bcs.n	8009a46 <prvInsertTimerInActiveList+0x62>
 8009a38:	68ba      	ldr	r2, [r7, #8]
 8009a3a:	683b      	ldr	r3, [r7, #0]
 8009a3c:	429a      	cmp	r2, r3
 8009a3e:	d302      	bcc.n	8009a46 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8009a40:	2301      	movs	r3, #1
 8009a42:	617b      	str	r3, [r7, #20]
 8009a44:	e007      	b.n	8009a56 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8009a46:	4b07      	ldr	r3, [pc, #28]	@ (8009a64 <prvInsertTimerInActiveList+0x80>)
 8009a48:	681a      	ldr	r2, [r3, #0]
 8009a4a:	68fb      	ldr	r3, [r7, #12]
 8009a4c:	3304      	adds	r3, #4
 8009a4e:	0019      	movs	r1, r3
 8009a50:	0010      	movs	r0, r2
 8009a52:	f7fe fa6e 	bl	8007f32 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8009a56:	697b      	ldr	r3, [r7, #20]
}
 8009a58:	0018      	movs	r0, r3
 8009a5a:	46bd      	mov	sp, r7
 8009a5c:	b006      	add	sp, #24
 8009a5e:	bd80      	pop	{r7, pc}
 8009a60:	20000f70 	.word	0x20000f70
 8009a64:	20000f6c 	.word	0x20000f6c

08009a68 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8009a68:	b590      	push	{r4, r7, lr}
 8009a6a:	b08d      	sub	sp, #52	@ 0x34
 8009a6c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8009a6e:	e0b1      	b.n	8009bd4 <prvProcessReceivedCommands+0x16c>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8009a70:	2208      	movs	r2, #8
 8009a72:	18bb      	adds	r3, r7, r2
 8009a74:	681b      	ldr	r3, [r3, #0]
 8009a76:	2b00      	cmp	r3, #0
 8009a78:	da10      	bge.n	8009a9c <prvProcessReceivedCommands+0x34>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8009a7a:	18bb      	adds	r3, r7, r2
 8009a7c:	3304      	adds	r3, #4
 8009a7e:	627b      	str	r3, [r7, #36]	@ 0x24

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8009a80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a82:	2b00      	cmp	r3, #0
 8009a84:	d102      	bne.n	8009a8c <prvProcessReceivedCommands+0x24>
 8009a86:	b672      	cpsid	i
 8009a88:	46c0      	nop			@ (mov r8, r8)
 8009a8a:	e7fd      	b.n	8009a88 <prvProcessReceivedCommands+0x20>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8009a8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a8e:	681a      	ldr	r2, [r3, #0]
 8009a90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a92:	6858      	ldr	r0, [r3, #4]
 8009a94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a96:	689b      	ldr	r3, [r3, #8]
 8009a98:	0019      	movs	r1, r3
 8009a9a:	4790      	blx	r2
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8009a9c:	2208      	movs	r2, #8
 8009a9e:	18bb      	adds	r3, r7, r2
 8009aa0:	681b      	ldr	r3, [r3, #0]
 8009aa2:	2b00      	cmp	r3, #0
 8009aa4:	da00      	bge.n	8009aa8 <prvProcessReceivedCommands+0x40>
 8009aa6:	e095      	b.n	8009bd4 <prvProcessReceivedCommands+0x16c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8009aa8:	18bb      	adds	r3, r7, r2
 8009aaa:	689b      	ldr	r3, [r3, #8]
 8009aac:	623b      	str	r3, [r7, #32]

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8009aae:	6a3b      	ldr	r3, [r7, #32]
 8009ab0:	695b      	ldr	r3, [r3, #20]
 8009ab2:	2b00      	cmp	r3, #0
 8009ab4:	d004      	beq.n	8009ac0 <prvProcessReceivedCommands+0x58>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009ab6:	6a3b      	ldr	r3, [r7, #32]
 8009ab8:	3304      	adds	r3, #4
 8009aba:	0018      	movs	r0, r3
 8009abc:	f7fe fa6f 	bl	8007f9e <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8009ac0:	1d3b      	adds	r3, r7, #4
 8009ac2:	0018      	movs	r0, r3
 8009ac4:	f7ff ff6e 	bl	80099a4 <prvSampleTimeNow>
 8009ac8:	0003      	movs	r3, r0
 8009aca:	61fb      	str	r3, [r7, #28]

			switch( xMessage.xMessageID )
 8009acc:	2308      	movs	r3, #8
 8009ace:	18fb      	adds	r3, r7, r3
 8009ad0:	681b      	ldr	r3, [r3, #0]
 8009ad2:	2b09      	cmp	r3, #9
 8009ad4:	d900      	bls.n	8009ad8 <prvProcessReceivedCommands+0x70>
 8009ad6:	e07a      	b.n	8009bce <prvProcessReceivedCommands+0x166>
 8009ad8:	009a      	lsls	r2, r3, #2
 8009ada:	4b46      	ldr	r3, [pc, #280]	@ (8009bf4 <prvProcessReceivedCommands+0x18c>)
 8009adc:	18d3      	adds	r3, r2, r3
 8009ade:	681b      	ldr	r3, [r3, #0]
 8009ae0:	469f      	mov	pc, r3
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8009ae2:	6a3b      	ldr	r3, [r7, #32]
 8009ae4:	2228      	movs	r2, #40	@ 0x28
 8009ae6:	5c9b      	ldrb	r3, [r3, r2]
 8009ae8:	2201      	movs	r2, #1
 8009aea:	4313      	orrs	r3, r2
 8009aec:	b2d9      	uxtb	r1, r3
 8009aee:	6a3b      	ldr	r3, [r7, #32]
 8009af0:	2228      	movs	r2, #40	@ 0x28
 8009af2:	5499      	strb	r1, [r3, r2]
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8009af4:	2408      	movs	r4, #8
 8009af6:	193b      	adds	r3, r7, r4
 8009af8:	685a      	ldr	r2, [r3, #4]
 8009afa:	6a3b      	ldr	r3, [r7, #32]
 8009afc:	699b      	ldr	r3, [r3, #24]
 8009afe:	18d1      	adds	r1, r2, r3
 8009b00:	193b      	adds	r3, r7, r4
 8009b02:	685b      	ldr	r3, [r3, #4]
 8009b04:	69fa      	ldr	r2, [r7, #28]
 8009b06:	6a38      	ldr	r0, [r7, #32]
 8009b08:	f7ff ff6c 	bl	80099e4 <prvInsertTimerInActiveList>
 8009b0c:	1e03      	subs	r3, r0, #0
 8009b0e:	d060      	beq.n	8009bd2 <prvProcessReceivedCommands+0x16a>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009b10:	6a3b      	ldr	r3, [r7, #32]
 8009b12:	6a1b      	ldr	r3, [r3, #32]
 8009b14:	6a3a      	ldr	r2, [r7, #32]
 8009b16:	0010      	movs	r0, r2
 8009b18:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009b1a:	6a3b      	ldr	r3, [r7, #32]
 8009b1c:	2228      	movs	r2, #40	@ 0x28
 8009b1e:	5c9b      	ldrb	r3, [r3, r2]
 8009b20:	001a      	movs	r2, r3
 8009b22:	2304      	movs	r3, #4
 8009b24:	4013      	ands	r3, r2
 8009b26:	d054      	beq.n	8009bd2 <prvProcessReceivedCommands+0x16a>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8009b28:	193b      	adds	r3, r7, r4
 8009b2a:	685a      	ldr	r2, [r3, #4]
 8009b2c:	6a3b      	ldr	r3, [r7, #32]
 8009b2e:	699b      	ldr	r3, [r3, #24]
 8009b30:	18d2      	adds	r2, r2, r3
 8009b32:	6a38      	ldr	r0, [r7, #32]
 8009b34:	2300      	movs	r3, #0
 8009b36:	9300      	str	r3, [sp, #0]
 8009b38:	2300      	movs	r3, #0
 8009b3a:	2100      	movs	r1, #0
 8009b3c:	f7ff fe20 	bl	8009780 <xTimerGenericCommand>
 8009b40:	0003      	movs	r3, r0
 8009b42:	61bb      	str	r3, [r7, #24]
							configASSERT( xResult );
 8009b44:	69bb      	ldr	r3, [r7, #24]
 8009b46:	2b00      	cmp	r3, #0
 8009b48:	d143      	bne.n	8009bd2 <prvProcessReceivedCommands+0x16a>
 8009b4a:	b672      	cpsid	i
 8009b4c:	46c0      	nop			@ (mov r8, r8)
 8009b4e:	e7fd      	b.n	8009b4c <prvProcessReceivedCommands+0xe4>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009b50:	6a3b      	ldr	r3, [r7, #32]
 8009b52:	2228      	movs	r2, #40	@ 0x28
 8009b54:	5c9b      	ldrb	r3, [r3, r2]
 8009b56:	2201      	movs	r2, #1
 8009b58:	4393      	bics	r3, r2
 8009b5a:	b2d9      	uxtb	r1, r3
 8009b5c:	6a3b      	ldr	r3, [r7, #32]
 8009b5e:	2228      	movs	r2, #40	@ 0x28
 8009b60:	5499      	strb	r1, [r3, r2]
					break;
 8009b62:	e037      	b.n	8009bd4 <prvProcessReceivedCommands+0x16c>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8009b64:	6a3b      	ldr	r3, [r7, #32]
 8009b66:	2228      	movs	r2, #40	@ 0x28
 8009b68:	5c9b      	ldrb	r3, [r3, r2]
 8009b6a:	2201      	movs	r2, #1
 8009b6c:	4313      	orrs	r3, r2
 8009b6e:	b2d9      	uxtb	r1, r3
 8009b70:	6a3b      	ldr	r3, [r7, #32]
 8009b72:	2228      	movs	r2, #40	@ 0x28
 8009b74:	5499      	strb	r1, [r3, r2]
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8009b76:	2308      	movs	r3, #8
 8009b78:	18fb      	adds	r3, r7, r3
 8009b7a:	685a      	ldr	r2, [r3, #4]
 8009b7c:	6a3b      	ldr	r3, [r7, #32]
 8009b7e:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8009b80:	6a3b      	ldr	r3, [r7, #32]
 8009b82:	699b      	ldr	r3, [r3, #24]
 8009b84:	2b00      	cmp	r3, #0
 8009b86:	d102      	bne.n	8009b8e <prvProcessReceivedCommands+0x126>
 8009b88:	b672      	cpsid	i
 8009b8a:	46c0      	nop			@ (mov r8, r8)
 8009b8c:	e7fd      	b.n	8009b8a <prvProcessReceivedCommands+0x122>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8009b8e:	6a3b      	ldr	r3, [r7, #32]
 8009b90:	699a      	ldr	r2, [r3, #24]
 8009b92:	69fb      	ldr	r3, [r7, #28]
 8009b94:	18d1      	adds	r1, r2, r3
 8009b96:	69fb      	ldr	r3, [r7, #28]
 8009b98:	69fa      	ldr	r2, [r7, #28]
 8009b9a:	6a38      	ldr	r0, [r7, #32]
 8009b9c:	f7ff ff22 	bl	80099e4 <prvInsertTimerInActiveList>
					break;
 8009ba0:	e018      	b.n	8009bd4 <prvProcessReceivedCommands+0x16c>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8009ba2:	6a3b      	ldr	r3, [r7, #32]
 8009ba4:	2228      	movs	r2, #40	@ 0x28
 8009ba6:	5c9b      	ldrb	r3, [r3, r2]
 8009ba8:	001a      	movs	r2, r3
 8009baa:	2302      	movs	r3, #2
 8009bac:	4013      	ands	r3, r2
 8009bae:	d104      	bne.n	8009bba <prvProcessReceivedCommands+0x152>
						{
							vPortFree( pxTimer );
 8009bb0:	6a3b      	ldr	r3, [r7, #32]
 8009bb2:	0018      	movs	r0, r3
 8009bb4:	f000 faa4 	bl	800a100 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8009bb8:	e00c      	b.n	8009bd4 <prvProcessReceivedCommands+0x16c>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009bba:	6a3b      	ldr	r3, [r7, #32]
 8009bbc:	2228      	movs	r2, #40	@ 0x28
 8009bbe:	5c9b      	ldrb	r3, [r3, r2]
 8009bc0:	2201      	movs	r2, #1
 8009bc2:	4393      	bics	r3, r2
 8009bc4:	b2d9      	uxtb	r1, r3
 8009bc6:	6a3b      	ldr	r3, [r7, #32]
 8009bc8:	2228      	movs	r2, #40	@ 0x28
 8009bca:	5499      	strb	r1, [r3, r2]
					break;
 8009bcc:	e002      	b.n	8009bd4 <prvProcessReceivedCommands+0x16c>

				default	:
					/* Don't expect to get here. */
					break;
 8009bce:	46c0      	nop			@ (mov r8, r8)
 8009bd0:	e000      	b.n	8009bd4 <prvProcessReceivedCommands+0x16c>
					break;
 8009bd2:	46c0      	nop			@ (mov r8, r8)
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8009bd4:	4b08      	ldr	r3, [pc, #32]	@ (8009bf8 <prvProcessReceivedCommands+0x190>)
 8009bd6:	681b      	ldr	r3, [r3, #0]
 8009bd8:	2208      	movs	r2, #8
 8009bda:	18b9      	adds	r1, r7, r2
 8009bdc:	2200      	movs	r2, #0
 8009bde:	0018      	movs	r0, r3
 8009be0:	f7fe fc91 	bl	8008506 <xQueueReceive>
 8009be4:	1e03      	subs	r3, r0, #0
 8009be6:	d000      	beq.n	8009bea <prvProcessReceivedCommands+0x182>
 8009be8:	e742      	b.n	8009a70 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8009bea:	46c0      	nop			@ (mov r8, r8)
 8009bec:	46c0      	nop			@ (mov r8, r8)
 8009bee:	46bd      	mov	sp, r7
 8009bf0:	b00b      	add	sp, #44	@ 0x2c
 8009bf2:	bd90      	pop	{r4, r7, pc}
 8009bf4:	0800a710 	.word	0x0800a710
 8009bf8:	20000f74 	.word	0x20000f74

08009bfc <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8009bfc:	b580      	push	{r7, lr}
 8009bfe:	b088      	sub	sp, #32
 8009c00:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8009c02:	e042      	b.n	8009c8a <prvSwitchTimerLists+0x8e>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009c04:	4b2a      	ldr	r3, [pc, #168]	@ (8009cb0 <prvSwitchTimerLists+0xb4>)
 8009c06:	681b      	ldr	r3, [r3, #0]
 8009c08:	68db      	ldr	r3, [r3, #12]
 8009c0a:	681b      	ldr	r3, [r3, #0]
 8009c0c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009c0e:	4b28      	ldr	r3, [pc, #160]	@ (8009cb0 <prvSwitchTimerLists+0xb4>)
 8009c10:	681b      	ldr	r3, [r3, #0]
 8009c12:	68db      	ldr	r3, [r3, #12]
 8009c14:	68db      	ldr	r3, [r3, #12]
 8009c16:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009c18:	68fb      	ldr	r3, [r7, #12]
 8009c1a:	3304      	adds	r3, #4
 8009c1c:	0018      	movs	r0, r3
 8009c1e:	f7fe f9be 	bl	8007f9e <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009c22:	68fb      	ldr	r3, [r7, #12]
 8009c24:	6a1b      	ldr	r3, [r3, #32]
 8009c26:	68fa      	ldr	r2, [r7, #12]
 8009c28:	0010      	movs	r0, r2
 8009c2a:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009c2c:	68fb      	ldr	r3, [r7, #12]
 8009c2e:	2228      	movs	r2, #40	@ 0x28
 8009c30:	5c9b      	ldrb	r3, [r3, r2]
 8009c32:	001a      	movs	r2, r3
 8009c34:	2304      	movs	r3, #4
 8009c36:	4013      	ands	r3, r2
 8009c38:	d027      	beq.n	8009c8a <prvSwitchTimerLists+0x8e>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8009c3a:	68fb      	ldr	r3, [r7, #12]
 8009c3c:	699b      	ldr	r3, [r3, #24]
 8009c3e:	693a      	ldr	r2, [r7, #16]
 8009c40:	18d3      	adds	r3, r2, r3
 8009c42:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8009c44:	68ba      	ldr	r2, [r7, #8]
 8009c46:	693b      	ldr	r3, [r7, #16]
 8009c48:	429a      	cmp	r2, r3
 8009c4a:	d90e      	bls.n	8009c6a <prvSwitchTimerLists+0x6e>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8009c4c:	68fb      	ldr	r3, [r7, #12]
 8009c4e:	68ba      	ldr	r2, [r7, #8]
 8009c50:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009c52:	68fb      	ldr	r3, [r7, #12]
 8009c54:	68fa      	ldr	r2, [r7, #12]
 8009c56:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8009c58:	4b15      	ldr	r3, [pc, #84]	@ (8009cb0 <prvSwitchTimerLists+0xb4>)
 8009c5a:	681a      	ldr	r2, [r3, #0]
 8009c5c:	68fb      	ldr	r3, [r7, #12]
 8009c5e:	3304      	adds	r3, #4
 8009c60:	0019      	movs	r1, r3
 8009c62:	0010      	movs	r0, r2
 8009c64:	f7fe f965 	bl	8007f32 <vListInsert>
 8009c68:	e00f      	b.n	8009c8a <prvSwitchTimerLists+0x8e>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8009c6a:	693a      	ldr	r2, [r7, #16]
 8009c6c:	68f8      	ldr	r0, [r7, #12]
 8009c6e:	2300      	movs	r3, #0
 8009c70:	9300      	str	r3, [sp, #0]
 8009c72:	2300      	movs	r3, #0
 8009c74:	2100      	movs	r1, #0
 8009c76:	f7ff fd83 	bl	8009780 <xTimerGenericCommand>
 8009c7a:	0003      	movs	r3, r0
 8009c7c:	607b      	str	r3, [r7, #4]
				configASSERT( xResult );
 8009c7e:	687b      	ldr	r3, [r7, #4]
 8009c80:	2b00      	cmp	r3, #0
 8009c82:	d102      	bne.n	8009c8a <prvSwitchTimerLists+0x8e>
 8009c84:	b672      	cpsid	i
 8009c86:	46c0      	nop			@ (mov r8, r8)
 8009c88:	e7fd      	b.n	8009c86 <prvSwitchTimerLists+0x8a>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8009c8a:	4b09      	ldr	r3, [pc, #36]	@ (8009cb0 <prvSwitchTimerLists+0xb4>)
 8009c8c:	681b      	ldr	r3, [r3, #0]
 8009c8e:	681b      	ldr	r3, [r3, #0]
 8009c90:	2b00      	cmp	r3, #0
 8009c92:	d1b7      	bne.n	8009c04 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8009c94:	4b06      	ldr	r3, [pc, #24]	@ (8009cb0 <prvSwitchTimerLists+0xb4>)
 8009c96:	681b      	ldr	r3, [r3, #0]
 8009c98:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8009c9a:	4b06      	ldr	r3, [pc, #24]	@ (8009cb4 <prvSwitchTimerLists+0xb8>)
 8009c9c:	681a      	ldr	r2, [r3, #0]
 8009c9e:	4b04      	ldr	r3, [pc, #16]	@ (8009cb0 <prvSwitchTimerLists+0xb4>)
 8009ca0:	601a      	str	r2, [r3, #0]
	pxOverflowTimerList = pxTemp;
 8009ca2:	4b04      	ldr	r3, [pc, #16]	@ (8009cb4 <prvSwitchTimerLists+0xb8>)
 8009ca4:	697a      	ldr	r2, [r7, #20]
 8009ca6:	601a      	str	r2, [r3, #0]
}
 8009ca8:	46c0      	nop			@ (mov r8, r8)
 8009caa:	46bd      	mov	sp, r7
 8009cac:	b006      	add	sp, #24
 8009cae:	bd80      	pop	{r7, pc}
 8009cb0:	20000f6c 	.word	0x20000f6c
 8009cb4:	20000f70 	.word	0x20000f70

08009cb8 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8009cb8:	b580      	push	{r7, lr}
 8009cba:	b082      	sub	sp, #8
 8009cbc:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8009cbe:	f000 f8d7 	bl	8009e70 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8009cc2:	4b16      	ldr	r3, [pc, #88]	@ (8009d1c <prvCheckForValidListAndQueue+0x64>)
 8009cc4:	681b      	ldr	r3, [r3, #0]
 8009cc6:	2b00      	cmp	r3, #0
 8009cc8:	d123      	bne.n	8009d12 <prvCheckForValidListAndQueue+0x5a>
		{
			vListInitialise( &xActiveTimerList1 );
 8009cca:	4b15      	ldr	r3, [pc, #84]	@ (8009d20 <prvCheckForValidListAndQueue+0x68>)
 8009ccc:	0018      	movs	r0, r3
 8009cce:	f7fe f8e5 	bl	8007e9c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8009cd2:	4b14      	ldr	r3, [pc, #80]	@ (8009d24 <prvCheckForValidListAndQueue+0x6c>)
 8009cd4:	0018      	movs	r0, r3
 8009cd6:	f7fe f8e1 	bl	8007e9c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8009cda:	4b13      	ldr	r3, [pc, #76]	@ (8009d28 <prvCheckForValidListAndQueue+0x70>)
 8009cdc:	4a10      	ldr	r2, [pc, #64]	@ (8009d20 <prvCheckForValidListAndQueue+0x68>)
 8009cde:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8009ce0:	4b12      	ldr	r3, [pc, #72]	@ (8009d2c <prvCheckForValidListAndQueue+0x74>)
 8009ce2:	4a10      	ldr	r2, [pc, #64]	@ (8009d24 <prvCheckForValidListAndQueue+0x6c>)
 8009ce4:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8009ce6:	4b12      	ldr	r3, [pc, #72]	@ (8009d30 <prvCheckForValidListAndQueue+0x78>)
 8009ce8:	4a12      	ldr	r2, [pc, #72]	@ (8009d34 <prvCheckForValidListAndQueue+0x7c>)
 8009cea:	2100      	movs	r1, #0
 8009cec:	9100      	str	r1, [sp, #0]
 8009cee:	2110      	movs	r1, #16
 8009cf0:	200a      	movs	r0, #10
 8009cf2:	f7fe f9d1 	bl	8008098 <xQueueGenericCreateStatic>
 8009cf6:	0002      	movs	r2, r0
 8009cf8:	4b08      	ldr	r3, [pc, #32]	@ (8009d1c <prvCheckForValidListAndQueue+0x64>)
 8009cfa:	601a      	str	r2, [r3, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8009cfc:	4b07      	ldr	r3, [pc, #28]	@ (8009d1c <prvCheckForValidListAndQueue+0x64>)
 8009cfe:	681b      	ldr	r3, [r3, #0]
 8009d00:	2b00      	cmp	r3, #0
 8009d02:	d006      	beq.n	8009d12 <prvCheckForValidListAndQueue+0x5a>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8009d04:	4b05      	ldr	r3, [pc, #20]	@ (8009d1c <prvCheckForValidListAndQueue+0x64>)
 8009d06:	681b      	ldr	r3, [r3, #0]
 8009d08:	4a0b      	ldr	r2, [pc, #44]	@ (8009d38 <prvCheckForValidListAndQueue+0x80>)
 8009d0a:	0011      	movs	r1, r2
 8009d0c:	0018      	movs	r0, r3
 8009d0e:	f7fe fded 	bl	80088ec <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8009d12:	f000 f8bf 	bl	8009e94 <vPortExitCritical>
}
 8009d16:	46c0      	nop			@ (mov r8, r8)
 8009d18:	46bd      	mov	sp, r7
 8009d1a:	bd80      	pop	{r7, pc}
 8009d1c:	20000f74 	.word	0x20000f74
 8009d20:	20000f44 	.word	0x20000f44
 8009d24:	20000f58 	.word	0x20000f58
 8009d28:	20000f6c 	.word	0x20000f6c
 8009d2c:	20000f70 	.word	0x20000f70
 8009d30:	20001020 	.word	0x20001020
 8009d34:	20000f80 	.word	0x20000f80
 8009d38:	0800a570 	.word	0x0800a570

08009d3c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8009d3c:	b580      	push	{r7, lr}
 8009d3e:	b084      	sub	sp, #16
 8009d40:	af00      	add	r7, sp, #0
 8009d42:	60f8      	str	r0, [r7, #12]
 8009d44:	60b9      	str	r1, [r7, #8]
 8009d46:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8009d48:	68fb      	ldr	r3, [r7, #12]
 8009d4a:	3b04      	subs	r3, #4
 8009d4c:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8009d4e:	68fb      	ldr	r3, [r7, #12]
 8009d50:	2280      	movs	r2, #128	@ 0x80
 8009d52:	0452      	lsls	r2, r2, #17
 8009d54:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8009d56:	68fb      	ldr	r3, [r7, #12]
 8009d58:	3b04      	subs	r3, #4
 8009d5a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pxCode;	/* PC */
 8009d5c:	68ba      	ldr	r2, [r7, #8]
 8009d5e:	68fb      	ldr	r3, [r7, #12]
 8009d60:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8009d62:	68fb      	ldr	r3, [r7, #12]
 8009d64:	3b04      	subs	r3, #4
 8009d66:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8009d68:	4a08      	ldr	r2, [pc, #32]	@ (8009d8c <pxPortInitialiseStack+0x50>)
 8009d6a:	68fb      	ldr	r3, [r7, #12]
 8009d6c:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8009d6e:	68fb      	ldr	r3, [r7, #12]
 8009d70:	3b14      	subs	r3, #20
 8009d72:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8009d74:	687a      	ldr	r2, [r7, #4]
 8009d76:	68fb      	ldr	r3, [r7, #12]
 8009d78:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8; /* R11..R4. */
 8009d7a:	68fb      	ldr	r3, [r7, #12]
 8009d7c:	3b20      	subs	r3, #32
 8009d7e:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8009d80:	68fb      	ldr	r3, [r7, #12]
}
 8009d82:	0018      	movs	r0, r3
 8009d84:	46bd      	mov	sp, r7
 8009d86:	b004      	add	sp, #16
 8009d88:	bd80      	pop	{r7, pc}
 8009d8a:	46c0      	nop			@ (mov r8, r8)
 8009d8c:	08009d91 	.word	0x08009d91

08009d90 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8009d90:	b580      	push	{r7, lr}
 8009d92:	b082      	sub	sp, #8
 8009d94:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8009d96:	2300      	movs	r3, #0
 8009d98:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8009d9a:	4b08      	ldr	r3, [pc, #32]	@ (8009dbc <prvTaskExitError+0x2c>)
 8009d9c:	681b      	ldr	r3, [r3, #0]
 8009d9e:	3301      	adds	r3, #1
 8009da0:	d002      	beq.n	8009da8 <prvTaskExitError+0x18>
 8009da2:	b672      	cpsid	i
 8009da4:	46c0      	nop			@ (mov r8, r8)
 8009da6:	e7fd      	b.n	8009da4 <prvTaskExitError+0x14>
	portDISABLE_INTERRUPTS();
 8009da8:	b672      	cpsid	i
	while( ulDummy == 0 )
 8009daa:	46c0      	nop			@ (mov r8, r8)
 8009dac:	687b      	ldr	r3, [r7, #4]
 8009dae:	2b00      	cmp	r3, #0
 8009db0:	d0fc      	beq.n	8009dac <prvTaskExitError+0x1c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8009db2:	46c0      	nop			@ (mov r8, r8)
 8009db4:	46c0      	nop			@ (mov r8, r8)
 8009db6:	46bd      	mov	sp, r7
 8009db8:	b002      	add	sp, #8
 8009dba:	bd80      	pop	{r7, pc}
 8009dbc:	2000000c 	.word	0x2000000c

08009dc0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
 8009dc0:	b580      	push	{r7, lr}
 8009dc2:	af00      	add	r7, sp, #0
	/* This function is no longer used, but retained for backward
	compatibility. */
}
 8009dc4:	46c0      	nop			@ (mov r8, r8)
 8009dc6:	46bd      	mov	sp, r7
 8009dc8:	bd80      	pop	{r7, pc}
 8009dca:	0000      	movs	r0, r0
 8009dcc:	0000      	movs	r0, r0
	...

08009dd0 <vPortStartFirstTask>:
void vPortStartFirstTask( void )
{
	/* The MSP stack is not reset as, unlike on M3/4 parts, there is no vector
	table offset register that can be used to locate the initial stack value.
	Not all M0 parts have the application vector table at address 0. */
	__asm volatile(
 8009dd0:	4a0b      	ldr	r2, [pc, #44]	@ (8009e00 <pxCurrentTCBConst2>)
 8009dd2:	6813      	ldr	r3, [r2, #0]
 8009dd4:	6818      	ldr	r0, [r3, #0]
 8009dd6:	3020      	adds	r0, #32
 8009dd8:	f380 8809 	msr	PSP, r0
 8009ddc:	2002      	movs	r0, #2
 8009dde:	f380 8814 	msr	CONTROL, r0
 8009de2:	f3bf 8f6f 	isb	sy
 8009de6:	bc3f      	pop	{r0, r1, r2, r3, r4, r5}
 8009de8:	46ae      	mov	lr, r5
 8009dea:	bc08      	pop	{r3}
 8009dec:	bc04      	pop	{r2}
 8009dee:	b662      	cpsie	i
 8009df0:	4718      	bx	r3
 8009df2:	46c0      	nop			@ (mov r8, r8)
 8009df4:	46c0      	nop			@ (mov r8, r8)
 8009df6:	46c0      	nop			@ (mov r8, r8)
 8009df8:	46c0      	nop			@ (mov r8, r8)
 8009dfa:	46c0      	nop			@ (mov r8, r8)
 8009dfc:	46c0      	nop			@ (mov r8, r8)
 8009dfe:	46c0      	nop			@ (mov r8, r8)

08009e00 <pxCurrentTCBConst2>:
 8009e00:	20000a44 	.word	0x20000a44
	"	bx   r3						\n" /* Finally, jump to the user defined task code. */
	"								\n"
	"	.align 4					\n"
	"pxCurrentTCBConst2: .word pxCurrentTCB	  "
				  );
}
 8009e04:	46c0      	nop			@ (mov r8, r8)
 8009e06:	46c0      	nop			@ (mov r8, r8)

08009e08 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8009e08:	b580      	push	{r7, lr}
 8009e0a:	af00      	add	r7, sp, #0
	/* Make PendSV, CallSV and SysTick the same priority as the kernel. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8009e0c:	4b0e      	ldr	r3, [pc, #56]	@ (8009e48 <xPortStartScheduler+0x40>)
 8009e0e:	681a      	ldr	r2, [r3, #0]
 8009e10:	4b0d      	ldr	r3, [pc, #52]	@ (8009e48 <xPortStartScheduler+0x40>)
 8009e12:	21ff      	movs	r1, #255	@ 0xff
 8009e14:	0409      	lsls	r1, r1, #16
 8009e16:	430a      	orrs	r2, r1
 8009e18:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8009e1a:	4b0b      	ldr	r3, [pc, #44]	@ (8009e48 <xPortStartScheduler+0x40>)
 8009e1c:	681a      	ldr	r2, [r3, #0]
 8009e1e:	4b0a      	ldr	r3, [pc, #40]	@ (8009e48 <xPortStartScheduler+0x40>)
 8009e20:	21ff      	movs	r1, #255	@ 0xff
 8009e22:	0609      	lsls	r1, r1, #24
 8009e24:	430a      	orrs	r2, r1
 8009e26:	601a      	str	r2, [r3, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8009e28:	f000 f898 	bl	8009f5c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8009e2c:	4b07      	ldr	r3, [pc, #28]	@ (8009e4c <xPortStartScheduler+0x44>)
 8009e2e:	2200      	movs	r2, #0
 8009e30:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	vPortStartFirstTask();
 8009e32:	f7ff ffcd 	bl	8009dd0 <vPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8009e36:	f7ff f957 	bl	80090e8 <vTaskSwitchContext>
	prvTaskExitError();
 8009e3a:	f7ff ffa9 	bl	8009d90 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8009e3e:	2300      	movs	r3, #0
}
 8009e40:	0018      	movs	r0, r3
 8009e42:	46bd      	mov	sp, r7
 8009e44:	bd80      	pop	{r7, pc}
 8009e46:	46c0      	nop			@ (mov r8, r8)
 8009e48:	e000ed20 	.word	0xe000ed20
 8009e4c:	2000000c 	.word	0x2000000c

08009e50 <vPortYield>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortYield( void )
{
 8009e50:	b580      	push	{r7, lr}
 8009e52:	af00      	add	r7, sp, #0
	/* Set a PendSV to request a context switch. */
	portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8009e54:	4b05      	ldr	r3, [pc, #20]	@ (8009e6c <vPortYield+0x1c>)
 8009e56:	2280      	movs	r2, #128	@ 0x80
 8009e58:	0552      	lsls	r2, r2, #21
 8009e5a:	601a      	str	r2, [r3, #0]

	/* Barriers are normally not required but do ensure the code is completely
	within the specified behaviour for the architecture. */
	__asm volatile( "dsb" ::: "memory" );
 8009e5c:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 8009e60:	f3bf 8f6f 	isb	sy
}
 8009e64:	46c0      	nop			@ (mov r8, r8)
 8009e66:	46bd      	mov	sp, r7
 8009e68:	bd80      	pop	{r7, pc}
 8009e6a:	46c0      	nop			@ (mov r8, r8)
 8009e6c:	e000ed04 	.word	0xe000ed04

08009e70 <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8009e70:	b580      	push	{r7, lr}
 8009e72:	af00      	add	r7, sp, #0
	portDISABLE_INTERRUPTS();
 8009e74:	b672      	cpsid	i
	uxCriticalNesting++;
 8009e76:	4b06      	ldr	r3, [pc, #24]	@ (8009e90 <vPortEnterCritical+0x20>)
 8009e78:	681b      	ldr	r3, [r3, #0]
 8009e7a:	1c5a      	adds	r2, r3, #1
 8009e7c:	4b04      	ldr	r3, [pc, #16]	@ (8009e90 <vPortEnterCritical+0x20>)
 8009e7e:	601a      	str	r2, [r3, #0]
	__asm volatile( "dsb" ::: "memory" );
 8009e80:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 8009e84:	f3bf 8f6f 	isb	sy
}
 8009e88:	46c0      	nop			@ (mov r8, r8)
 8009e8a:	46bd      	mov	sp, r7
 8009e8c:	bd80      	pop	{r7, pc}
 8009e8e:	46c0      	nop			@ (mov r8, r8)
 8009e90:	2000000c 	.word	0x2000000c

08009e94 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8009e94:	b580      	push	{r7, lr}
 8009e96:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8009e98:	4b09      	ldr	r3, [pc, #36]	@ (8009ec0 <vPortExitCritical+0x2c>)
 8009e9a:	681b      	ldr	r3, [r3, #0]
 8009e9c:	2b00      	cmp	r3, #0
 8009e9e:	d102      	bne.n	8009ea6 <vPortExitCritical+0x12>
 8009ea0:	b672      	cpsid	i
 8009ea2:	46c0      	nop			@ (mov r8, r8)
 8009ea4:	e7fd      	b.n	8009ea2 <vPortExitCritical+0xe>
	uxCriticalNesting--;
 8009ea6:	4b06      	ldr	r3, [pc, #24]	@ (8009ec0 <vPortExitCritical+0x2c>)
 8009ea8:	681b      	ldr	r3, [r3, #0]
 8009eaa:	1e5a      	subs	r2, r3, #1
 8009eac:	4b04      	ldr	r3, [pc, #16]	@ (8009ec0 <vPortExitCritical+0x2c>)
 8009eae:	601a      	str	r2, [r3, #0]
	if( uxCriticalNesting == 0 )
 8009eb0:	4b03      	ldr	r3, [pc, #12]	@ (8009ec0 <vPortExitCritical+0x2c>)
 8009eb2:	681b      	ldr	r3, [r3, #0]
 8009eb4:	2b00      	cmp	r3, #0
 8009eb6:	d100      	bne.n	8009eba <vPortExitCritical+0x26>
	{
		portENABLE_INTERRUPTS();
 8009eb8:	b662      	cpsie	i
	}
}
 8009eba:	46c0      	nop			@ (mov r8, r8)
 8009ebc:	46bd      	mov	sp, r7
 8009ebe:	bd80      	pop	{r7, pc}
 8009ec0:	2000000c 	.word	0x2000000c

08009ec4 <ulSetInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

uint32_t ulSetInterruptMaskFromISR( void )
{
	__asm volatile(
 8009ec4:	f3ef 8010 	mrs	r0, PRIMASK
 8009ec8:	b672      	cpsid	i
 8009eca:	4770      	bx	lr
					" mrs r0, PRIMASK	\n"
					" cpsid i			\n"
					" bx lr				  "
					::: "memory"
				  );
}
 8009ecc:	46c0      	nop			@ (mov r8, r8)
 8009ece:	0018      	movs	r0, r3

08009ed0 <vClearInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

void vClearInterruptMaskFromISR( __attribute__( ( unused ) ) uint32_t ulMask )
{
	__asm volatile(
 8009ed0:	f380 8810 	msr	PRIMASK, r0
 8009ed4:	4770      	bx	lr
					" msr PRIMASK, r0	\n"
					" bx lr				  "
					::: "memory"
				  );
}
 8009ed6:	46c0      	nop			@ (mov r8, r8)
	...

08009ee0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8009ee0:	f3ef 8009 	mrs	r0, PSP
 8009ee4:	4b0e      	ldr	r3, [pc, #56]	@ (8009f20 <pxCurrentTCBConst>)
 8009ee6:	681a      	ldr	r2, [r3, #0]
 8009ee8:	3820      	subs	r0, #32
 8009eea:	6010      	str	r0, [r2, #0]
 8009eec:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 8009eee:	4644      	mov	r4, r8
 8009ef0:	464d      	mov	r5, r9
 8009ef2:	4656      	mov	r6, sl
 8009ef4:	465f      	mov	r7, fp
 8009ef6:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 8009ef8:	b508      	push	{r3, lr}
 8009efa:	b672      	cpsid	i
 8009efc:	f7ff f8f4 	bl	80090e8 <vTaskSwitchContext>
 8009f00:	b662      	cpsie	i
 8009f02:	bc0c      	pop	{r2, r3}
 8009f04:	6811      	ldr	r1, [r2, #0]
 8009f06:	6808      	ldr	r0, [r1, #0]
 8009f08:	3010      	adds	r0, #16
 8009f0a:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 8009f0c:	46a0      	mov	r8, r4
 8009f0e:	46a9      	mov	r9, r5
 8009f10:	46b2      	mov	sl, r6
 8009f12:	46bb      	mov	fp, r7
 8009f14:	f380 8809 	msr	PSP, r0
 8009f18:	3820      	subs	r0, #32
 8009f1a:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 8009f1c:	4718      	bx	r3
 8009f1e:	46c0      	nop			@ (mov r8, r8)

08009f20 <pxCurrentTCBConst>:
 8009f20:	20000a44 	.word	0x20000a44
	"	bx r3								\n"
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	  "
	);
}
 8009f24:	46c0      	nop			@ (mov r8, r8)
 8009f26:	46c0      	nop			@ (mov r8, r8)

08009f28 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8009f28:	b580      	push	{r7, lr}
 8009f2a:	b082      	sub	sp, #8
 8009f2c:	af00      	add	r7, sp, #0
uint32_t ulPreviousMask;

	ulPreviousMask = portSET_INTERRUPT_MASK_FROM_ISR();
 8009f2e:	f7ff ffc9 	bl	8009ec4 <ulSetInterruptMaskFromISR>
 8009f32:	0003      	movs	r3, r0
 8009f34:	607b      	str	r3, [r7, #4]
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8009f36:	f7ff f827 	bl	8008f88 <xTaskIncrementTick>
 8009f3a:	1e03      	subs	r3, r0, #0
 8009f3c:	d003      	beq.n	8009f46 <xPortSysTickHandler+0x1e>
		{
			/* Pend a context switch. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8009f3e:	4b06      	ldr	r3, [pc, #24]	@ (8009f58 <xPortSysTickHandler+0x30>)
 8009f40:	2280      	movs	r2, #128	@ 0x80
 8009f42:	0552      	lsls	r2, r2, #21
 8009f44:	601a      	str	r2, [r3, #0]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( ulPreviousMask );
 8009f46:	687b      	ldr	r3, [r7, #4]
 8009f48:	0018      	movs	r0, r3
 8009f4a:	f7ff ffc1 	bl	8009ed0 <vClearInterruptMaskFromISR>
}
 8009f4e:	46c0      	nop			@ (mov r8, r8)
 8009f50:	46bd      	mov	sp, r7
 8009f52:	b002      	add	sp, #8
 8009f54:	bd80      	pop	{r7, pc}
 8009f56:	46c0      	nop			@ (mov r8, r8)
 8009f58:	e000ed04 	.word	0xe000ed04

08009f5c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8009f5c:	b580      	push	{r7, lr}
 8009f5e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR;
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and reset the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8009f60:	4b0b      	ldr	r3, [pc, #44]	@ (8009f90 <vPortSetupTimerInterrupt+0x34>)
 8009f62:	2200      	movs	r2, #0
 8009f64:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8009f66:	4b0b      	ldr	r3, [pc, #44]	@ (8009f94 <vPortSetupTimerInterrupt+0x38>)
 8009f68:	2200      	movs	r2, #0
 8009f6a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8009f6c:	4b0a      	ldr	r3, [pc, #40]	@ (8009f98 <vPortSetupTimerInterrupt+0x3c>)
 8009f6e:	681b      	ldr	r3, [r3, #0]
 8009f70:	22fa      	movs	r2, #250	@ 0xfa
 8009f72:	0091      	lsls	r1, r2, #2
 8009f74:	0018      	movs	r0, r3
 8009f76:	f7f6 f8c7 	bl	8000108 <__udivsi3>
 8009f7a:	0003      	movs	r3, r0
 8009f7c:	001a      	movs	r2, r3
 8009f7e:	4b07      	ldr	r3, [pc, #28]	@ (8009f9c <vPortSetupTimerInterrupt+0x40>)
 8009f80:	3a01      	subs	r2, #1
 8009f82:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CTRL_REG = portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT;
 8009f84:	4b02      	ldr	r3, [pc, #8]	@ (8009f90 <vPortSetupTimerInterrupt+0x34>)
 8009f86:	2207      	movs	r2, #7
 8009f88:	601a      	str	r2, [r3, #0]
}
 8009f8a:	46c0      	nop			@ (mov r8, r8)
 8009f8c:	46bd      	mov	sp, r7
 8009f8e:	bd80      	pop	{r7, pc}
 8009f90:	e000e010 	.word	0xe000e010
 8009f94:	e000e018 	.word	0xe000e018
 8009f98:	20000000 	.word	0x20000000
 8009f9c:	e000e014 	.word	0xe000e014

08009fa0 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8009fa0:	b580      	push	{r7, lr}
 8009fa2:	b086      	sub	sp, #24
 8009fa4:	af00      	add	r7, sp, #0
 8009fa6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8009fa8:	2300      	movs	r3, #0
 8009faa:	60fb      	str	r3, [r7, #12]

	vTaskSuspendAll();
 8009fac:	f7fe ff46 	bl	8008e3c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8009fb0:	4b4d      	ldr	r3, [pc, #308]	@ (800a0e8 <pvPortMalloc+0x148>)
 8009fb2:	681b      	ldr	r3, [r3, #0]
 8009fb4:	2b00      	cmp	r3, #0
 8009fb6:	d101      	bne.n	8009fbc <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8009fb8:	f000 f8f2 	bl	800a1a0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8009fbc:	4b4b      	ldr	r3, [pc, #300]	@ (800a0ec <pvPortMalloc+0x14c>)
 8009fbe:	681b      	ldr	r3, [r3, #0]
 8009fc0:	687a      	ldr	r2, [r7, #4]
 8009fc2:	4013      	ands	r3, r2
 8009fc4:	d000      	beq.n	8009fc8 <pvPortMalloc+0x28>
 8009fc6:	e080      	b.n	800a0ca <pvPortMalloc+0x12a>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8009fc8:	687b      	ldr	r3, [r7, #4]
 8009fca:	2b00      	cmp	r3, #0
 8009fcc:	d013      	beq.n	8009ff6 <pvPortMalloc+0x56>
			{
				xWantedSize += xHeapStructSize;
 8009fce:	2208      	movs	r2, #8
 8009fd0:	687b      	ldr	r3, [r7, #4]
 8009fd2:	189b      	adds	r3, r3, r2
 8009fd4:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8009fd6:	687b      	ldr	r3, [r7, #4]
 8009fd8:	2207      	movs	r2, #7
 8009fda:	4013      	ands	r3, r2
 8009fdc:	d00b      	beq.n	8009ff6 <pvPortMalloc+0x56>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8009fde:	687b      	ldr	r3, [r7, #4]
 8009fe0:	2207      	movs	r2, #7
 8009fe2:	4393      	bics	r3, r2
 8009fe4:	3308      	adds	r3, #8
 8009fe6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009fe8:	687b      	ldr	r3, [r7, #4]
 8009fea:	2207      	movs	r2, #7
 8009fec:	4013      	ands	r3, r2
 8009fee:	d002      	beq.n	8009ff6 <pvPortMalloc+0x56>
 8009ff0:	b672      	cpsid	i
 8009ff2:	46c0      	nop			@ (mov r8, r8)
 8009ff4:	e7fd      	b.n	8009ff2 <pvPortMalloc+0x52>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8009ff6:	687b      	ldr	r3, [r7, #4]
 8009ff8:	2b00      	cmp	r3, #0
 8009ffa:	d066      	beq.n	800a0ca <pvPortMalloc+0x12a>
 8009ffc:	4b3c      	ldr	r3, [pc, #240]	@ (800a0f0 <pvPortMalloc+0x150>)
 8009ffe:	681b      	ldr	r3, [r3, #0]
 800a000:	687a      	ldr	r2, [r7, #4]
 800a002:	429a      	cmp	r2, r3
 800a004:	d861      	bhi.n	800a0ca <pvPortMalloc+0x12a>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800a006:	4b3b      	ldr	r3, [pc, #236]	@ (800a0f4 <pvPortMalloc+0x154>)
 800a008:	613b      	str	r3, [r7, #16]
				pxBlock = xStart.pxNextFreeBlock;
 800a00a:	4b3a      	ldr	r3, [pc, #232]	@ (800a0f4 <pvPortMalloc+0x154>)
 800a00c:	681b      	ldr	r3, [r3, #0]
 800a00e:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a010:	e004      	b.n	800a01c <pvPortMalloc+0x7c>
				{
					pxPreviousBlock = pxBlock;
 800a012:	697b      	ldr	r3, [r7, #20]
 800a014:	613b      	str	r3, [r7, #16]
					pxBlock = pxBlock->pxNextFreeBlock;
 800a016:	697b      	ldr	r3, [r7, #20]
 800a018:	681b      	ldr	r3, [r3, #0]
 800a01a:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a01c:	697b      	ldr	r3, [r7, #20]
 800a01e:	685b      	ldr	r3, [r3, #4]
 800a020:	687a      	ldr	r2, [r7, #4]
 800a022:	429a      	cmp	r2, r3
 800a024:	d903      	bls.n	800a02e <pvPortMalloc+0x8e>
 800a026:	697b      	ldr	r3, [r7, #20]
 800a028:	681b      	ldr	r3, [r3, #0]
 800a02a:	2b00      	cmp	r3, #0
 800a02c:	d1f1      	bne.n	800a012 <pvPortMalloc+0x72>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800a02e:	4b2e      	ldr	r3, [pc, #184]	@ (800a0e8 <pvPortMalloc+0x148>)
 800a030:	681b      	ldr	r3, [r3, #0]
 800a032:	697a      	ldr	r2, [r7, #20]
 800a034:	429a      	cmp	r2, r3
 800a036:	d048      	beq.n	800a0ca <pvPortMalloc+0x12a>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800a038:	693b      	ldr	r3, [r7, #16]
 800a03a:	681b      	ldr	r3, [r3, #0]
 800a03c:	2208      	movs	r2, #8
 800a03e:	189b      	adds	r3, r3, r2
 800a040:	60fb      	str	r3, [r7, #12]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800a042:	697b      	ldr	r3, [r7, #20]
 800a044:	681a      	ldr	r2, [r3, #0]
 800a046:	693b      	ldr	r3, [r7, #16]
 800a048:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800a04a:	697b      	ldr	r3, [r7, #20]
 800a04c:	685a      	ldr	r2, [r3, #4]
 800a04e:	687b      	ldr	r3, [r7, #4]
 800a050:	1ad2      	subs	r2, r2, r3
 800a052:	2308      	movs	r3, #8
 800a054:	005b      	lsls	r3, r3, #1
 800a056:	429a      	cmp	r2, r3
 800a058:	d917      	bls.n	800a08a <pvPortMalloc+0xea>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800a05a:	697a      	ldr	r2, [r7, #20]
 800a05c:	687b      	ldr	r3, [r7, #4]
 800a05e:	18d3      	adds	r3, r2, r3
 800a060:	60bb      	str	r3, [r7, #8]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a062:	68bb      	ldr	r3, [r7, #8]
 800a064:	2207      	movs	r2, #7
 800a066:	4013      	ands	r3, r2
 800a068:	d002      	beq.n	800a070 <pvPortMalloc+0xd0>
 800a06a:	b672      	cpsid	i
 800a06c:	46c0      	nop			@ (mov r8, r8)
 800a06e:	e7fd      	b.n	800a06c <pvPortMalloc+0xcc>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800a070:	697b      	ldr	r3, [r7, #20]
 800a072:	685a      	ldr	r2, [r3, #4]
 800a074:	687b      	ldr	r3, [r7, #4]
 800a076:	1ad2      	subs	r2, r2, r3
 800a078:	68bb      	ldr	r3, [r7, #8]
 800a07a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800a07c:	697b      	ldr	r3, [r7, #20]
 800a07e:	687a      	ldr	r2, [r7, #4]
 800a080:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800a082:	68bb      	ldr	r3, [r7, #8]
 800a084:	0018      	movs	r0, r3
 800a086:	f000 f8eb 	bl	800a260 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800a08a:	4b19      	ldr	r3, [pc, #100]	@ (800a0f0 <pvPortMalloc+0x150>)
 800a08c:	681a      	ldr	r2, [r3, #0]
 800a08e:	697b      	ldr	r3, [r7, #20]
 800a090:	685b      	ldr	r3, [r3, #4]
 800a092:	1ad2      	subs	r2, r2, r3
 800a094:	4b16      	ldr	r3, [pc, #88]	@ (800a0f0 <pvPortMalloc+0x150>)
 800a096:	601a      	str	r2, [r3, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800a098:	4b15      	ldr	r3, [pc, #84]	@ (800a0f0 <pvPortMalloc+0x150>)
 800a09a:	681a      	ldr	r2, [r3, #0]
 800a09c:	4b16      	ldr	r3, [pc, #88]	@ (800a0f8 <pvPortMalloc+0x158>)
 800a09e:	681b      	ldr	r3, [r3, #0]
 800a0a0:	429a      	cmp	r2, r3
 800a0a2:	d203      	bcs.n	800a0ac <pvPortMalloc+0x10c>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800a0a4:	4b12      	ldr	r3, [pc, #72]	@ (800a0f0 <pvPortMalloc+0x150>)
 800a0a6:	681a      	ldr	r2, [r3, #0]
 800a0a8:	4b13      	ldr	r3, [pc, #76]	@ (800a0f8 <pvPortMalloc+0x158>)
 800a0aa:	601a      	str	r2, [r3, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800a0ac:	697b      	ldr	r3, [r7, #20]
 800a0ae:	685a      	ldr	r2, [r3, #4]
 800a0b0:	4b0e      	ldr	r3, [pc, #56]	@ (800a0ec <pvPortMalloc+0x14c>)
 800a0b2:	681b      	ldr	r3, [r3, #0]
 800a0b4:	431a      	orrs	r2, r3
 800a0b6:	697b      	ldr	r3, [r7, #20]
 800a0b8:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800a0ba:	697b      	ldr	r3, [r7, #20]
 800a0bc:	2200      	movs	r2, #0
 800a0be:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800a0c0:	4b0e      	ldr	r3, [pc, #56]	@ (800a0fc <pvPortMalloc+0x15c>)
 800a0c2:	681b      	ldr	r3, [r3, #0]
 800a0c4:	1c5a      	adds	r2, r3, #1
 800a0c6:	4b0d      	ldr	r3, [pc, #52]	@ (800a0fc <pvPortMalloc+0x15c>)
 800a0c8:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800a0ca:	f7fe fec3 	bl	8008e54 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800a0ce:	68fb      	ldr	r3, [r7, #12]
 800a0d0:	2207      	movs	r2, #7
 800a0d2:	4013      	ands	r3, r2
 800a0d4:	d002      	beq.n	800a0dc <pvPortMalloc+0x13c>
 800a0d6:	b672      	cpsid	i
 800a0d8:	46c0      	nop			@ (mov r8, r8)
 800a0da:	e7fd      	b.n	800a0d8 <pvPortMalloc+0x138>
	return pvReturn;
 800a0dc:	68fb      	ldr	r3, [r7, #12]
}
 800a0de:	0018      	movs	r0, r3
 800a0e0:	46bd      	mov	sp, r7
 800a0e2:	b006      	add	sp, #24
 800a0e4:	bd80      	pop	{r7, pc}
 800a0e6:	46c0      	nop			@ (mov r8, r8)
 800a0e8:	20001c78 	.word	0x20001c78
 800a0ec:	20001c8c 	.word	0x20001c8c
 800a0f0:	20001c7c 	.word	0x20001c7c
 800a0f4:	20001c70 	.word	0x20001c70
 800a0f8:	20001c80 	.word	0x20001c80
 800a0fc:	20001c84 	.word	0x20001c84

0800a100 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800a100:	b580      	push	{r7, lr}
 800a102:	b084      	sub	sp, #16
 800a104:	af00      	add	r7, sp, #0
 800a106:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800a108:	687b      	ldr	r3, [r7, #4]
 800a10a:	60fb      	str	r3, [r7, #12]
BlockLink_t *pxLink;

	if( pv != NULL )
 800a10c:	687b      	ldr	r3, [r7, #4]
 800a10e:	2b00      	cmp	r3, #0
 800a110:	d03c      	beq.n	800a18c <vPortFree+0x8c>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800a112:	2308      	movs	r3, #8
 800a114:	425b      	negs	r3, r3
 800a116:	68fa      	ldr	r2, [r7, #12]
 800a118:	18d3      	adds	r3, r2, r3
 800a11a:	60fb      	str	r3, [r7, #12]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800a11c:	68fb      	ldr	r3, [r7, #12]
 800a11e:	60bb      	str	r3, [r7, #8]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800a120:	68bb      	ldr	r3, [r7, #8]
 800a122:	685a      	ldr	r2, [r3, #4]
 800a124:	4b1b      	ldr	r3, [pc, #108]	@ (800a194 <vPortFree+0x94>)
 800a126:	681b      	ldr	r3, [r3, #0]
 800a128:	4013      	ands	r3, r2
 800a12a:	d102      	bne.n	800a132 <vPortFree+0x32>
 800a12c:	b672      	cpsid	i
 800a12e:	46c0      	nop			@ (mov r8, r8)
 800a130:	e7fd      	b.n	800a12e <vPortFree+0x2e>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800a132:	68bb      	ldr	r3, [r7, #8]
 800a134:	681b      	ldr	r3, [r3, #0]
 800a136:	2b00      	cmp	r3, #0
 800a138:	d002      	beq.n	800a140 <vPortFree+0x40>
 800a13a:	b672      	cpsid	i
 800a13c:	46c0      	nop			@ (mov r8, r8)
 800a13e:	e7fd      	b.n	800a13c <vPortFree+0x3c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800a140:	68bb      	ldr	r3, [r7, #8]
 800a142:	685a      	ldr	r2, [r3, #4]
 800a144:	4b13      	ldr	r3, [pc, #76]	@ (800a194 <vPortFree+0x94>)
 800a146:	681b      	ldr	r3, [r3, #0]
 800a148:	4013      	ands	r3, r2
 800a14a:	d01f      	beq.n	800a18c <vPortFree+0x8c>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800a14c:	68bb      	ldr	r3, [r7, #8]
 800a14e:	681b      	ldr	r3, [r3, #0]
 800a150:	2b00      	cmp	r3, #0
 800a152:	d11b      	bne.n	800a18c <vPortFree+0x8c>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800a154:	68bb      	ldr	r3, [r7, #8]
 800a156:	685a      	ldr	r2, [r3, #4]
 800a158:	4b0e      	ldr	r3, [pc, #56]	@ (800a194 <vPortFree+0x94>)
 800a15a:	681b      	ldr	r3, [r3, #0]
 800a15c:	43db      	mvns	r3, r3
 800a15e:	401a      	ands	r2, r3
 800a160:	68bb      	ldr	r3, [r7, #8]
 800a162:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800a164:	f7fe fe6a 	bl	8008e3c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800a168:	68bb      	ldr	r3, [r7, #8]
 800a16a:	685a      	ldr	r2, [r3, #4]
 800a16c:	4b0a      	ldr	r3, [pc, #40]	@ (800a198 <vPortFree+0x98>)
 800a16e:	681b      	ldr	r3, [r3, #0]
 800a170:	18d2      	adds	r2, r2, r3
 800a172:	4b09      	ldr	r3, [pc, #36]	@ (800a198 <vPortFree+0x98>)
 800a174:	601a      	str	r2, [r3, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800a176:	68bb      	ldr	r3, [r7, #8]
 800a178:	0018      	movs	r0, r3
 800a17a:	f000 f871 	bl	800a260 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800a17e:	4b07      	ldr	r3, [pc, #28]	@ (800a19c <vPortFree+0x9c>)
 800a180:	681b      	ldr	r3, [r3, #0]
 800a182:	1c5a      	adds	r2, r3, #1
 800a184:	4b05      	ldr	r3, [pc, #20]	@ (800a19c <vPortFree+0x9c>)
 800a186:	601a      	str	r2, [r3, #0]
				}
				( void ) xTaskResumeAll();
 800a188:	f7fe fe64 	bl	8008e54 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800a18c:	46c0      	nop			@ (mov r8, r8)
 800a18e:	46bd      	mov	sp, r7
 800a190:	b004      	add	sp, #16
 800a192:	bd80      	pop	{r7, pc}
 800a194:	20001c8c 	.word	0x20001c8c
 800a198:	20001c7c 	.word	0x20001c7c
 800a19c:	20001c88 	.word	0x20001c88

0800a1a0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800a1a0:	b580      	push	{r7, lr}
 800a1a2:	b084      	sub	sp, #16
 800a1a4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800a1a6:	23c0      	movs	r3, #192	@ 0xc0
 800a1a8:	011b      	lsls	r3, r3, #4
 800a1aa:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800a1ac:	4b26      	ldr	r3, [pc, #152]	@ (800a248 <prvHeapInit+0xa8>)
 800a1ae:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800a1b0:	68fb      	ldr	r3, [r7, #12]
 800a1b2:	2207      	movs	r2, #7
 800a1b4:	4013      	ands	r3, r2
 800a1b6:	d00c      	beq.n	800a1d2 <prvHeapInit+0x32>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800a1b8:	68fb      	ldr	r3, [r7, #12]
 800a1ba:	3307      	adds	r3, #7
 800a1bc:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a1be:	68fb      	ldr	r3, [r7, #12]
 800a1c0:	2207      	movs	r2, #7
 800a1c2:	4393      	bics	r3, r2
 800a1c4:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800a1c6:	68ba      	ldr	r2, [r7, #8]
 800a1c8:	68fb      	ldr	r3, [r7, #12]
 800a1ca:	1ad2      	subs	r2, r2, r3
 800a1cc:	4b1e      	ldr	r3, [pc, #120]	@ (800a248 <prvHeapInit+0xa8>)
 800a1ce:	18d3      	adds	r3, r2, r3
 800a1d0:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800a1d2:	68fb      	ldr	r3, [r7, #12]
 800a1d4:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800a1d6:	4b1d      	ldr	r3, [pc, #116]	@ (800a24c <prvHeapInit+0xac>)
 800a1d8:	687a      	ldr	r2, [r7, #4]
 800a1da:	601a      	str	r2, [r3, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800a1dc:	4b1b      	ldr	r3, [pc, #108]	@ (800a24c <prvHeapInit+0xac>)
 800a1de:	2200      	movs	r2, #0
 800a1e0:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	68ba      	ldr	r2, [r7, #8]
 800a1e6:	18d3      	adds	r3, r2, r3
 800a1e8:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800a1ea:	2208      	movs	r2, #8
 800a1ec:	68fb      	ldr	r3, [r7, #12]
 800a1ee:	1a9b      	subs	r3, r3, r2
 800a1f0:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a1f2:	68fb      	ldr	r3, [r7, #12]
 800a1f4:	2207      	movs	r2, #7
 800a1f6:	4393      	bics	r3, r2
 800a1f8:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800a1fa:	68fa      	ldr	r2, [r7, #12]
 800a1fc:	4b14      	ldr	r3, [pc, #80]	@ (800a250 <prvHeapInit+0xb0>)
 800a1fe:	601a      	str	r2, [r3, #0]
	pxEnd->xBlockSize = 0;
 800a200:	4b13      	ldr	r3, [pc, #76]	@ (800a250 <prvHeapInit+0xb0>)
 800a202:	681b      	ldr	r3, [r3, #0]
 800a204:	2200      	movs	r2, #0
 800a206:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800a208:	4b11      	ldr	r3, [pc, #68]	@ (800a250 <prvHeapInit+0xb0>)
 800a20a:	681b      	ldr	r3, [r3, #0]
 800a20c:	2200      	movs	r2, #0
 800a20e:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800a210:	687b      	ldr	r3, [r7, #4]
 800a212:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800a214:	683b      	ldr	r3, [r7, #0]
 800a216:	68fa      	ldr	r2, [r7, #12]
 800a218:	1ad2      	subs	r2, r2, r3
 800a21a:	683b      	ldr	r3, [r7, #0]
 800a21c:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800a21e:	4b0c      	ldr	r3, [pc, #48]	@ (800a250 <prvHeapInit+0xb0>)
 800a220:	681a      	ldr	r2, [r3, #0]
 800a222:	683b      	ldr	r3, [r7, #0]
 800a224:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a226:	683b      	ldr	r3, [r7, #0]
 800a228:	685a      	ldr	r2, [r3, #4]
 800a22a:	4b0a      	ldr	r3, [pc, #40]	@ (800a254 <prvHeapInit+0xb4>)
 800a22c:	601a      	str	r2, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a22e:	683b      	ldr	r3, [r7, #0]
 800a230:	685a      	ldr	r2, [r3, #4]
 800a232:	4b09      	ldr	r3, [pc, #36]	@ (800a258 <prvHeapInit+0xb8>)
 800a234:	601a      	str	r2, [r3, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800a236:	4b09      	ldr	r3, [pc, #36]	@ (800a25c <prvHeapInit+0xbc>)
 800a238:	2280      	movs	r2, #128	@ 0x80
 800a23a:	0612      	lsls	r2, r2, #24
 800a23c:	601a      	str	r2, [r3, #0]
}
 800a23e:	46c0      	nop			@ (mov r8, r8)
 800a240:	46bd      	mov	sp, r7
 800a242:	b004      	add	sp, #16
 800a244:	bd80      	pop	{r7, pc}
 800a246:	46c0      	nop			@ (mov r8, r8)
 800a248:	20001070 	.word	0x20001070
 800a24c:	20001c70 	.word	0x20001c70
 800a250:	20001c78 	.word	0x20001c78
 800a254:	20001c80 	.word	0x20001c80
 800a258:	20001c7c 	.word	0x20001c7c
 800a25c:	20001c8c 	.word	0x20001c8c

0800a260 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800a260:	b580      	push	{r7, lr}
 800a262:	b084      	sub	sp, #16
 800a264:	af00      	add	r7, sp, #0
 800a266:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800a268:	4b27      	ldr	r3, [pc, #156]	@ (800a308 <prvInsertBlockIntoFreeList+0xa8>)
 800a26a:	60fb      	str	r3, [r7, #12]
 800a26c:	e002      	b.n	800a274 <prvInsertBlockIntoFreeList+0x14>
 800a26e:	68fb      	ldr	r3, [r7, #12]
 800a270:	681b      	ldr	r3, [r3, #0]
 800a272:	60fb      	str	r3, [r7, #12]
 800a274:	68fb      	ldr	r3, [r7, #12]
 800a276:	681b      	ldr	r3, [r3, #0]
 800a278:	687a      	ldr	r2, [r7, #4]
 800a27a:	429a      	cmp	r2, r3
 800a27c:	d8f7      	bhi.n	800a26e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800a27e:	68fb      	ldr	r3, [r7, #12]
 800a280:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800a282:	68fb      	ldr	r3, [r7, #12]
 800a284:	685b      	ldr	r3, [r3, #4]
 800a286:	68ba      	ldr	r2, [r7, #8]
 800a288:	18d3      	adds	r3, r2, r3
 800a28a:	687a      	ldr	r2, [r7, #4]
 800a28c:	429a      	cmp	r2, r3
 800a28e:	d108      	bne.n	800a2a2 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800a290:	68fb      	ldr	r3, [r7, #12]
 800a292:	685a      	ldr	r2, [r3, #4]
 800a294:	687b      	ldr	r3, [r7, #4]
 800a296:	685b      	ldr	r3, [r3, #4]
 800a298:	18d2      	adds	r2, r2, r3
 800a29a:	68fb      	ldr	r3, [r7, #12]
 800a29c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800a29e:	68fb      	ldr	r3, [r7, #12]
 800a2a0:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800a2a2:	687b      	ldr	r3, [r7, #4]
 800a2a4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800a2a6:	687b      	ldr	r3, [r7, #4]
 800a2a8:	685b      	ldr	r3, [r3, #4]
 800a2aa:	68ba      	ldr	r2, [r7, #8]
 800a2ac:	18d2      	adds	r2, r2, r3
 800a2ae:	68fb      	ldr	r3, [r7, #12]
 800a2b0:	681b      	ldr	r3, [r3, #0]
 800a2b2:	429a      	cmp	r2, r3
 800a2b4:	d118      	bne.n	800a2e8 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800a2b6:	68fb      	ldr	r3, [r7, #12]
 800a2b8:	681a      	ldr	r2, [r3, #0]
 800a2ba:	4b14      	ldr	r3, [pc, #80]	@ (800a30c <prvInsertBlockIntoFreeList+0xac>)
 800a2bc:	681b      	ldr	r3, [r3, #0]
 800a2be:	429a      	cmp	r2, r3
 800a2c0:	d00d      	beq.n	800a2de <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800a2c2:	687b      	ldr	r3, [r7, #4]
 800a2c4:	685a      	ldr	r2, [r3, #4]
 800a2c6:	68fb      	ldr	r3, [r7, #12]
 800a2c8:	681b      	ldr	r3, [r3, #0]
 800a2ca:	685b      	ldr	r3, [r3, #4]
 800a2cc:	18d2      	adds	r2, r2, r3
 800a2ce:	687b      	ldr	r3, [r7, #4]
 800a2d0:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800a2d2:	68fb      	ldr	r3, [r7, #12]
 800a2d4:	681b      	ldr	r3, [r3, #0]
 800a2d6:	681a      	ldr	r2, [r3, #0]
 800a2d8:	687b      	ldr	r3, [r7, #4]
 800a2da:	601a      	str	r2, [r3, #0]
 800a2dc:	e008      	b.n	800a2f0 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800a2de:	4b0b      	ldr	r3, [pc, #44]	@ (800a30c <prvInsertBlockIntoFreeList+0xac>)
 800a2e0:	681a      	ldr	r2, [r3, #0]
 800a2e2:	687b      	ldr	r3, [r7, #4]
 800a2e4:	601a      	str	r2, [r3, #0]
 800a2e6:	e003      	b.n	800a2f0 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800a2e8:	68fb      	ldr	r3, [r7, #12]
 800a2ea:	681a      	ldr	r2, [r3, #0]
 800a2ec:	687b      	ldr	r3, [r7, #4]
 800a2ee:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800a2f0:	68fa      	ldr	r2, [r7, #12]
 800a2f2:	687b      	ldr	r3, [r7, #4]
 800a2f4:	429a      	cmp	r2, r3
 800a2f6:	d002      	beq.n	800a2fe <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800a2f8:	68fb      	ldr	r3, [r7, #12]
 800a2fa:	687a      	ldr	r2, [r7, #4]
 800a2fc:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a2fe:	46c0      	nop			@ (mov r8, r8)
 800a300:	46bd      	mov	sp, r7
 800a302:	b004      	add	sp, #16
 800a304:	bd80      	pop	{r7, pc}
 800a306:	46c0      	nop			@ (mov r8, r8)
 800a308:	20001c70 	.word	0x20001c70
 800a30c:	20001c78 	.word	0x20001c78

0800a310 <memset>:
 800a310:	0003      	movs	r3, r0
 800a312:	1882      	adds	r2, r0, r2
 800a314:	4293      	cmp	r3, r2
 800a316:	d100      	bne.n	800a31a <memset+0xa>
 800a318:	4770      	bx	lr
 800a31a:	7019      	strb	r1, [r3, #0]
 800a31c:	3301      	adds	r3, #1
 800a31e:	e7f9      	b.n	800a314 <memset+0x4>

0800a320 <_reclaim_reent>:
 800a320:	4b33      	ldr	r3, [pc, #204]	@ (800a3f0 <_reclaim_reent+0xd0>)
 800a322:	b570      	push	{r4, r5, r6, lr}
 800a324:	681b      	ldr	r3, [r3, #0]
 800a326:	0004      	movs	r4, r0
 800a328:	4283      	cmp	r3, r0
 800a32a:	d05f      	beq.n	800a3ec <_reclaim_reent+0xcc>
 800a32c:	69c3      	ldr	r3, [r0, #28]
 800a32e:	2b00      	cmp	r3, #0
 800a330:	d027      	beq.n	800a382 <_reclaim_reent+0x62>
 800a332:	68db      	ldr	r3, [r3, #12]
 800a334:	2b00      	cmp	r3, #0
 800a336:	d00d      	beq.n	800a354 <_reclaim_reent+0x34>
 800a338:	2500      	movs	r5, #0
 800a33a:	69e3      	ldr	r3, [r4, #28]
 800a33c:	68db      	ldr	r3, [r3, #12]
 800a33e:	5959      	ldr	r1, [r3, r5]
 800a340:	2900      	cmp	r1, #0
 800a342:	d118      	bne.n	800a376 <_reclaim_reent+0x56>
 800a344:	3504      	adds	r5, #4
 800a346:	2d80      	cmp	r5, #128	@ 0x80
 800a348:	d1f7      	bne.n	800a33a <_reclaim_reent+0x1a>
 800a34a:	69e3      	ldr	r3, [r4, #28]
 800a34c:	0020      	movs	r0, r4
 800a34e:	68d9      	ldr	r1, [r3, #12]
 800a350:	f000 f880 	bl	800a454 <_free_r>
 800a354:	69e3      	ldr	r3, [r4, #28]
 800a356:	6819      	ldr	r1, [r3, #0]
 800a358:	2900      	cmp	r1, #0
 800a35a:	d002      	beq.n	800a362 <_reclaim_reent+0x42>
 800a35c:	0020      	movs	r0, r4
 800a35e:	f000 f879 	bl	800a454 <_free_r>
 800a362:	69e3      	ldr	r3, [r4, #28]
 800a364:	689d      	ldr	r5, [r3, #8]
 800a366:	2d00      	cmp	r5, #0
 800a368:	d00b      	beq.n	800a382 <_reclaim_reent+0x62>
 800a36a:	0029      	movs	r1, r5
 800a36c:	0020      	movs	r0, r4
 800a36e:	682d      	ldr	r5, [r5, #0]
 800a370:	f000 f870 	bl	800a454 <_free_r>
 800a374:	e7f7      	b.n	800a366 <_reclaim_reent+0x46>
 800a376:	680e      	ldr	r6, [r1, #0]
 800a378:	0020      	movs	r0, r4
 800a37a:	f000 f86b 	bl	800a454 <_free_r>
 800a37e:	0031      	movs	r1, r6
 800a380:	e7de      	b.n	800a340 <_reclaim_reent+0x20>
 800a382:	6961      	ldr	r1, [r4, #20]
 800a384:	2900      	cmp	r1, #0
 800a386:	d002      	beq.n	800a38e <_reclaim_reent+0x6e>
 800a388:	0020      	movs	r0, r4
 800a38a:	f000 f863 	bl	800a454 <_free_r>
 800a38e:	69e1      	ldr	r1, [r4, #28]
 800a390:	2900      	cmp	r1, #0
 800a392:	d002      	beq.n	800a39a <_reclaim_reent+0x7a>
 800a394:	0020      	movs	r0, r4
 800a396:	f000 f85d 	bl	800a454 <_free_r>
 800a39a:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800a39c:	2900      	cmp	r1, #0
 800a39e:	d002      	beq.n	800a3a6 <_reclaim_reent+0x86>
 800a3a0:	0020      	movs	r0, r4
 800a3a2:	f000 f857 	bl	800a454 <_free_r>
 800a3a6:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a3a8:	2900      	cmp	r1, #0
 800a3aa:	d002      	beq.n	800a3b2 <_reclaim_reent+0x92>
 800a3ac:	0020      	movs	r0, r4
 800a3ae:	f000 f851 	bl	800a454 <_free_r>
 800a3b2:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800a3b4:	2900      	cmp	r1, #0
 800a3b6:	d002      	beq.n	800a3be <_reclaim_reent+0x9e>
 800a3b8:	0020      	movs	r0, r4
 800a3ba:	f000 f84b 	bl	800a454 <_free_r>
 800a3be:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800a3c0:	2900      	cmp	r1, #0
 800a3c2:	d002      	beq.n	800a3ca <_reclaim_reent+0xaa>
 800a3c4:	0020      	movs	r0, r4
 800a3c6:	f000 f845 	bl	800a454 <_free_r>
 800a3ca:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800a3cc:	2900      	cmp	r1, #0
 800a3ce:	d002      	beq.n	800a3d6 <_reclaim_reent+0xb6>
 800a3d0:	0020      	movs	r0, r4
 800a3d2:	f000 f83f 	bl	800a454 <_free_r>
 800a3d6:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800a3d8:	2900      	cmp	r1, #0
 800a3da:	d002      	beq.n	800a3e2 <_reclaim_reent+0xc2>
 800a3dc:	0020      	movs	r0, r4
 800a3de:	f000 f839 	bl	800a454 <_free_r>
 800a3e2:	6a23      	ldr	r3, [r4, #32]
 800a3e4:	2b00      	cmp	r3, #0
 800a3e6:	d001      	beq.n	800a3ec <_reclaim_reent+0xcc>
 800a3e8:	0020      	movs	r0, r4
 800a3ea:	4798      	blx	r3
 800a3ec:	bd70      	pop	{r4, r5, r6, pc}
 800a3ee:	46c0      	nop			@ (mov r8, r8)
 800a3f0:	20000010 	.word	0x20000010

0800a3f4 <__libc_init_array>:
 800a3f4:	b570      	push	{r4, r5, r6, lr}
 800a3f6:	2600      	movs	r6, #0
 800a3f8:	4c0c      	ldr	r4, [pc, #48]	@ (800a42c <__libc_init_array+0x38>)
 800a3fa:	4d0d      	ldr	r5, [pc, #52]	@ (800a430 <__libc_init_array+0x3c>)
 800a3fc:	1b64      	subs	r4, r4, r5
 800a3fe:	10a4      	asrs	r4, r4, #2
 800a400:	42a6      	cmp	r6, r4
 800a402:	d109      	bne.n	800a418 <__libc_init_array+0x24>
 800a404:	2600      	movs	r6, #0
 800a406:	f000 f87f 	bl	800a508 <_init>
 800a40a:	4c0a      	ldr	r4, [pc, #40]	@ (800a434 <__libc_init_array+0x40>)
 800a40c:	4d0a      	ldr	r5, [pc, #40]	@ (800a438 <__libc_init_array+0x44>)
 800a40e:	1b64      	subs	r4, r4, r5
 800a410:	10a4      	asrs	r4, r4, #2
 800a412:	42a6      	cmp	r6, r4
 800a414:	d105      	bne.n	800a422 <__libc_init_array+0x2e>
 800a416:	bd70      	pop	{r4, r5, r6, pc}
 800a418:	00b3      	lsls	r3, r6, #2
 800a41a:	58eb      	ldr	r3, [r5, r3]
 800a41c:	4798      	blx	r3
 800a41e:	3601      	adds	r6, #1
 800a420:	e7ee      	b.n	800a400 <__libc_init_array+0xc>
 800a422:	00b3      	lsls	r3, r6, #2
 800a424:	58eb      	ldr	r3, [r5, r3]
 800a426:	4798      	blx	r3
 800a428:	3601      	adds	r6, #1
 800a42a:	e7f2      	b.n	800a412 <__libc_init_array+0x1e>
 800a42c:	0800a738 	.word	0x0800a738
 800a430:	0800a738 	.word	0x0800a738
 800a434:	0800a73c 	.word	0x0800a73c
 800a438:	0800a738 	.word	0x0800a738

0800a43c <__retarget_lock_acquire_recursive>:
 800a43c:	4770      	bx	lr

0800a43e <__retarget_lock_release_recursive>:
 800a43e:	4770      	bx	lr

0800a440 <memcpy>:
 800a440:	2300      	movs	r3, #0
 800a442:	b510      	push	{r4, lr}
 800a444:	429a      	cmp	r2, r3
 800a446:	d100      	bne.n	800a44a <memcpy+0xa>
 800a448:	bd10      	pop	{r4, pc}
 800a44a:	5ccc      	ldrb	r4, [r1, r3]
 800a44c:	54c4      	strb	r4, [r0, r3]
 800a44e:	3301      	adds	r3, #1
 800a450:	e7f8      	b.n	800a444 <memcpy+0x4>
	...

0800a454 <_free_r>:
 800a454:	b570      	push	{r4, r5, r6, lr}
 800a456:	0005      	movs	r5, r0
 800a458:	1e0c      	subs	r4, r1, #0
 800a45a:	d010      	beq.n	800a47e <_free_r+0x2a>
 800a45c:	3c04      	subs	r4, #4
 800a45e:	6823      	ldr	r3, [r4, #0]
 800a460:	2b00      	cmp	r3, #0
 800a462:	da00      	bge.n	800a466 <_free_r+0x12>
 800a464:	18e4      	adds	r4, r4, r3
 800a466:	0028      	movs	r0, r5
 800a468:	f000 f83e 	bl	800a4e8 <__malloc_lock>
 800a46c:	4a1d      	ldr	r2, [pc, #116]	@ (800a4e4 <_free_r+0x90>)
 800a46e:	6813      	ldr	r3, [r2, #0]
 800a470:	2b00      	cmp	r3, #0
 800a472:	d105      	bne.n	800a480 <_free_r+0x2c>
 800a474:	6063      	str	r3, [r4, #4]
 800a476:	6014      	str	r4, [r2, #0]
 800a478:	0028      	movs	r0, r5
 800a47a:	f000 f83d 	bl	800a4f8 <__malloc_unlock>
 800a47e:	bd70      	pop	{r4, r5, r6, pc}
 800a480:	42a3      	cmp	r3, r4
 800a482:	d908      	bls.n	800a496 <_free_r+0x42>
 800a484:	6820      	ldr	r0, [r4, #0]
 800a486:	1821      	adds	r1, r4, r0
 800a488:	428b      	cmp	r3, r1
 800a48a:	d1f3      	bne.n	800a474 <_free_r+0x20>
 800a48c:	6819      	ldr	r1, [r3, #0]
 800a48e:	685b      	ldr	r3, [r3, #4]
 800a490:	1809      	adds	r1, r1, r0
 800a492:	6021      	str	r1, [r4, #0]
 800a494:	e7ee      	b.n	800a474 <_free_r+0x20>
 800a496:	001a      	movs	r2, r3
 800a498:	685b      	ldr	r3, [r3, #4]
 800a49a:	2b00      	cmp	r3, #0
 800a49c:	d001      	beq.n	800a4a2 <_free_r+0x4e>
 800a49e:	42a3      	cmp	r3, r4
 800a4a0:	d9f9      	bls.n	800a496 <_free_r+0x42>
 800a4a2:	6811      	ldr	r1, [r2, #0]
 800a4a4:	1850      	adds	r0, r2, r1
 800a4a6:	42a0      	cmp	r0, r4
 800a4a8:	d10b      	bne.n	800a4c2 <_free_r+0x6e>
 800a4aa:	6820      	ldr	r0, [r4, #0]
 800a4ac:	1809      	adds	r1, r1, r0
 800a4ae:	1850      	adds	r0, r2, r1
 800a4b0:	6011      	str	r1, [r2, #0]
 800a4b2:	4283      	cmp	r3, r0
 800a4b4:	d1e0      	bne.n	800a478 <_free_r+0x24>
 800a4b6:	6818      	ldr	r0, [r3, #0]
 800a4b8:	685b      	ldr	r3, [r3, #4]
 800a4ba:	1841      	adds	r1, r0, r1
 800a4bc:	6011      	str	r1, [r2, #0]
 800a4be:	6053      	str	r3, [r2, #4]
 800a4c0:	e7da      	b.n	800a478 <_free_r+0x24>
 800a4c2:	42a0      	cmp	r0, r4
 800a4c4:	d902      	bls.n	800a4cc <_free_r+0x78>
 800a4c6:	230c      	movs	r3, #12
 800a4c8:	602b      	str	r3, [r5, #0]
 800a4ca:	e7d5      	b.n	800a478 <_free_r+0x24>
 800a4cc:	6820      	ldr	r0, [r4, #0]
 800a4ce:	1821      	adds	r1, r4, r0
 800a4d0:	428b      	cmp	r3, r1
 800a4d2:	d103      	bne.n	800a4dc <_free_r+0x88>
 800a4d4:	6819      	ldr	r1, [r3, #0]
 800a4d6:	685b      	ldr	r3, [r3, #4]
 800a4d8:	1809      	adds	r1, r1, r0
 800a4da:	6021      	str	r1, [r4, #0]
 800a4dc:	6063      	str	r3, [r4, #4]
 800a4de:	6054      	str	r4, [r2, #4]
 800a4e0:	e7ca      	b.n	800a478 <_free_r+0x24>
 800a4e2:	46c0      	nop			@ (mov r8, r8)
 800a4e4:	20001dcc 	.word	0x20001dcc

0800a4e8 <__malloc_lock>:
 800a4e8:	b510      	push	{r4, lr}
 800a4ea:	4802      	ldr	r0, [pc, #8]	@ (800a4f4 <__malloc_lock+0xc>)
 800a4ec:	f7ff ffa6 	bl	800a43c <__retarget_lock_acquire_recursive>
 800a4f0:	bd10      	pop	{r4, pc}
 800a4f2:	46c0      	nop			@ (mov r8, r8)
 800a4f4:	20001dc8 	.word	0x20001dc8

0800a4f8 <__malloc_unlock>:
 800a4f8:	b510      	push	{r4, lr}
 800a4fa:	4802      	ldr	r0, [pc, #8]	@ (800a504 <__malloc_unlock+0xc>)
 800a4fc:	f7ff ff9f 	bl	800a43e <__retarget_lock_release_recursive>
 800a500:	bd10      	pop	{r4, pc}
 800a502:	46c0      	nop			@ (mov r8, r8)
 800a504:	20001dc8 	.word	0x20001dc8

0800a508 <_init>:
 800a508:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a50a:	46c0      	nop			@ (mov r8, r8)
 800a50c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a50e:	bc08      	pop	{r3}
 800a510:	469e      	mov	lr, r3
 800a512:	4770      	bx	lr

0800a514 <_fini>:
 800a514:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a516:	46c0      	nop			@ (mov r8, r8)
 800a518:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a51a:	bc08      	pop	{r3}
 800a51c:	469e      	mov	lr, r3
 800a51e:	4770      	bx	lr
