

================================================================
== Vitis HLS Report for 'seedInitialization'
================================================================
* Date:           Fri Jun 17 13:15:49 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        MIMO
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  40.00 ns|  6.024 ns|    10.80 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |      629|      629|  25.160 us|  25.160 us|  629|  629|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------+--------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                      |                                            |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                       Instance                       |                   Module                   |   min   |   max   |    min    |    max    | min | max |   Type  |
        +------------------------------------------------------+--------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_seedInitialization_Pipeline_SEED_INIT_LOOP_fu_94  |seedInitialization_Pipeline_SEED_INIT_LOOP  |      625|      625|  25.000 us|  25.000 us|  625|  625|       no|
        +------------------------------------------------------+--------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      24|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     3|      45|     157|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     222|    -|
|Register         |        -|     -|     153|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     3|     198|     403|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------+--------------------------------------------+---------+----+----+-----+-----+
    |                       Instance                       |                   Module                   | BRAM_18K| DSP| FF | LUT | URAM|
    +------------------------------------------------------+--------------------------------------------+---------+----+----+-----+-----+
    |grp_seedInitialization_Pipeline_SEED_INIT_LOOP_fu_94  |seedInitialization_Pipeline_SEED_INIT_LOOP  |        0|   3|  45|  157|    0|
    +------------------------------------------------------+--------------------------------------------+---------+----+----+-----+-----+
    |Total                                                 |                                            |        0|   3|  45|  157|    0|
    +------------------------------------------------------+--------------------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |mt_reg_V_fu_111_p2  |         +|   0|  0|  24|          17|          17|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  24|          17|          17|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  31|          6|    1|          6|
    |ap_return_0              |   9|          2|   17|         34|
    |ap_return_1              |   9|          2|   32|         64|
    |ap_return_2              |   9|          2|   32|         64|
    |ap_return_3              |   9|          2|   32|         64|
    |this_mt_even_0_address0  |  20|          4|    9|         36|
    |this_mt_even_0_ce0       |  14|          3|    1|          3|
    |this_mt_even_0_d0        |  14|          3|   32|         96|
    |this_mt_even_0_we0       |  14|          3|    1|          3|
    |this_mt_even_1_address0  |  14|          3|    9|         27|
    |this_mt_even_1_ce0       |  14|          3|    1|          3|
    |this_mt_even_1_d0        |  14|          3|   32|         96|
    |this_mt_even_1_we0       |  14|          3|    1|          3|
    |this_mt_odd_0_address0   |  14|          3|    9|         27|
    |this_mt_odd_0_ce0        |  14|          3|    1|          3|
    |this_mt_odd_0_we0        |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 222|         47|  211|        531|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------+----+----+-----+-----------+
    |                                Name                               | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                          |   5|   0|    5|          0|
    |ap_return_0_preg                                                   |  17|   0|   32|         15|
    |ap_return_1_preg                                                   |  32|   0|   32|          0|
    |ap_return_2_preg                                                   |  32|   0|   32|          0|
    |ap_return_3_preg                                                   |  32|   0|   32|          0|
    |grp_seedInitialization_Pipeline_SEED_INIT_LOOP_fu_94_ap_start_reg  |   1|   0|    1|          0|
    |mt_reg_V_reg_146                                                   |  17|   0|   17|          0|
    |zext_ln610_reg_151                                                 |  17|   0|   32|         15|
    +-------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                              | 153|   0|  183|         30|
    +-------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+--------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+-------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  seedInitialization|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  seedInitialization|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  seedInitialization|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  seedInitialization|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  seedInitialization|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  seedInitialization|  return value|
|ap_return_0              |  out|   32|  ap_ctrl_hs|  seedInitialization|  return value|
|ap_return_1              |  out|   32|  ap_ctrl_hs|  seedInitialization|  return value|
|ap_return_2              |  out|   32|  ap_ctrl_hs|  seedInitialization|  return value|
|ap_return_3              |  out|   32|  ap_ctrl_hs|  seedInitialization|  return value|
|this_mt_odd_0_address0   |  out|    9|   ap_memory|       this_mt_odd_0|         array|
|this_mt_odd_0_ce0        |  out|    1|   ap_memory|       this_mt_odd_0|         array|
|this_mt_odd_0_we0        |  out|    1|   ap_memory|       this_mt_odd_0|         array|
|this_mt_odd_0_d0         |  out|   32|   ap_memory|       this_mt_odd_0|         array|
|this_mt_odd_0_q0         |   in|   32|   ap_memory|       this_mt_odd_0|         array|
|this_mt_odd_0_address1   |  out|    9|   ap_memory|       this_mt_odd_0|         array|
|this_mt_odd_0_ce1        |  out|    1|   ap_memory|       this_mt_odd_0|         array|
|this_mt_odd_0_q1         |   in|   32|   ap_memory|       this_mt_odd_0|         array|
|this_mt_odd_1_address0   |  out|    9|   ap_memory|       this_mt_odd_1|         array|
|this_mt_odd_1_ce0        |  out|    1|   ap_memory|       this_mt_odd_1|         array|
|this_mt_odd_1_we0        |  out|    1|   ap_memory|       this_mt_odd_1|         array|
|this_mt_odd_1_d0         |  out|   32|   ap_memory|       this_mt_odd_1|         array|
|this_mt_even_0_address0  |  out|    9|   ap_memory|      this_mt_even_0|         array|
|this_mt_even_0_ce0       |  out|    1|   ap_memory|      this_mt_even_0|         array|
|this_mt_even_0_we0       |  out|    1|   ap_memory|      this_mt_even_0|         array|
|this_mt_even_0_d0        |  out|   32|   ap_memory|      this_mt_even_0|         array|
|this_mt_even_0_q0        |   in|   32|   ap_memory|      this_mt_even_0|         array|
|this_mt_even_1_address0  |  out|    9|   ap_memory|      this_mt_even_1|         array|
|this_mt_even_1_ce0       |  out|    1|   ap_memory|      this_mt_even_1|         array|
|this_mt_even_1_we0       |  out|    1|   ap_memory|      this_mt_even_1|         array|
|this_mt_even_1_d0        |  out|   32|   ap_memory|      this_mt_even_1|         array|
|seed                     |   in|    6|     ap_none|                seed|        scalar|
+-------------------------+-----+-----+------------+--------------------+--------------+

