Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Reading design: UartDriverTX.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "UartDriverTX.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "UartDriverTX"
Output Format                      : NGC
Target Device                      : xc3s500e-5-pq208

---- Source Options
Top Module Name                    : UartDriverTX
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Alessandro/Desktop/EFES_Fpga/UartDriver/constants.vhd" in Library work.
Architecture constants of Entity constants is up to date.
Compiling vhdl file "C:/Users/Alessandro/Desktop/EFES_Fpga/UartDriver/t_ff.vhd" in Library work.
Architecture behavioral of Entity t_ff_rst0 is up to date.
Compiling vhdl file "C:/Users/Alessandro/Desktop/EFES_Fpga/UartDriver/ORGate_NX1.vhd" in Library work.
Architecture behavioral of Entity orgate_nx1 is up to date.
Compiling vhdl file "C:/Users/Alessandro/Desktop/EFES_Fpga/UartDriver/Mux_1Bit_2X1.vhd" in Library work.
Architecture behavioral of Entity mux_1bit_2x1 is up to date.
Compiling vhdl file "C:/Users/Alessandro/Desktop/EFES_Fpga/UartDriver/ud_counter.vhd" in Library work.
Architecture str of Entity ud_counter is up to date.
Compiling vhdl file "C:/Users/Alessandro/Desktop/EFES_Fpga/UartDriver/CU_SatCounter.vhd" in Library work.
Architecture behavioral of Entity cu_satcounter is up to date.
Compiling vhdl file "C:/Users/Alessandro/Desktop/EFES_Fpga/UartDriver/ANDGate_NX1.vhd" in Library work.
Architecture behavioral of Entity andgate_nx1 is up to date.
Compiling vhdl file "C:/Users/Alessandro/Desktop/EFES_Fpga/UartDriver/NORGate_NX1.vhd" in Library work.
Architecture behavioral of Entity norgate_nx1 is up to date.
Compiling vhdl file "C:/Users/Alessandro/Desktop/EFES_Fpga/UartDriver/ComparatorWithEnable.vhd" in Library work.
Architecture behavioral of Entity comparatorwithenable is up to date.
Compiling vhdl file "C:/Users/Alessandro/Desktop/EFES_Fpga/UartDriver/D_FF_rst.vhd" in Library work.
Architecture behavioral of Entity d_ff_rst is up to date.
Compiling vhdl file "C:/Users/Alessandro/Desktop/EFES_Fpga/UartDriver/Mux_Bit.vhd" in Library work.
Architecture behavioral of Entity mux_bit is up to date.
Compiling vhdl file "C:/Users/Alessandro/Desktop/EFES_Fpga/UartDriver/SAT_Counter_BMM.vhd" in Library work.
Architecture structural of Entity sat_counter is up to date.
Compiling vhdl file "C:/Users/Alessandro/Desktop/EFES_Fpga/UartDriver/HardwiredReg.vhd" in Library work.
Architecture behavioral of Entity hardwiredreg is up to date.
Compiling vhdl file "C:/Users/Alessandro/Desktop/EFES_Fpga/UartDriver/Comparator.vhd" in Library work.
Architecture structural of Entity comparator is up to date.
Compiling vhdl file "C:/Users/Alessandro/Desktop/EFES_Fpga/UartDriver/Reg1Bit.vhd" in Library work.
Architecture behavioral of Entity reg1bit is up to date.
Compiling vhdl file "C:/Users/Alessandro/Desktop/EFES_Fpga/UartDriver/NComparatorWithEnable.vhd" in Library work.
Architecture behavioral of Entity ncomparatorwithenable is up to date.
Compiling vhdl file "C:/Users/Alessandro/Desktop/EFES_Fpga/UartDriver/XNORGate_NX1.vhd" in Library work.
Architecture behavioral of Entity xnorgate_nx1 is up to date.
Compiling vhdl file "C:/Users/Alessandro/Desktop/EFES_Fpga/UartDriver/NRegister.vhd" in Library work.
Architecture behavioral of Entity nregister is up to date.
Compiling vhdl file "C:/Users/Alessandro/Desktop/EFES_Fpga/UartDriver/Clock_divider.vhd" in Library work.
Architecture structural of Entity clock_divider is up to date.
Compiling vhdl file "C:/Users/Alessandro/Desktop/EFES_Fpga/UartDriver/UART_Synchronizer.vhd" in Library work.
Architecture behavioral of Entity uart_synchronizer is up to date.
Compiling vhdl file "C:/Users/Alessandro/Desktop/EFES_Fpga/UartDriver/UART_Fifo.vhd" in Library work.
Architecture behavioral of Entity uart_fifo is up to date.
Compiling vhdl file "C:/Users/Alessandro/Desktop/EFES_Fpga/UartDriver/UartDriver.vhd" in Library work.
Architecture behavioral of Entity uartdrivertx is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <UartDriverTX> in library <work> (architecture <behavioral>) with generics.
	UART_N_bits = 11
	UART_baud_rate = 115200
	UART_ext_clock = 500000000

Analyzing hierarchy for entity <XNORGate_NX1> in library <work> (architecture <behavioral>) with generics.
	N = 8

Analyzing hierarchy for entity <Mux_1Bit_2X1> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <NRegister> in library <work> (architecture <behavioral>) with generics.
	N = 11

Analyzing hierarchy for entity <Clock_divider> in library <work> (architecture <structural>) with generics.
	CLKDIV_divider = 432

Analyzing hierarchy for entity <UART_Synchronizer> in library <work> (architecture <behavioral>) with generics.
	SYNCH_NBIT = 8
	SYNCH_steps = 11

Analyzing hierarchy for entity <Reg1Bit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <UART_Fifo> in library <work> (architecture <behavioral>) with generics.
	NBIT_DATA = 11

Analyzing hierarchy for entity <UD_COUNTER> in library <work> (architecture <str>) with generics.
	UDC_NBIT = 16

Analyzing hierarchy for entity <HardwiredReg> in library <work> (architecture <behavioral>) with generics.
	HW_REG_Nbit = 16
	HW_REG_val = 432

Analyzing hierarchy for entity <NComparatorWithEnable> in library <work> (architecture <behavioral>) with generics.
	NBIT = 16

Analyzing hierarchy for entity <SAT_Counter> in library <work> (architecture <structural>) with generics.
	N = 8

Analyzing hierarchy for entity <HardwiredReg> in library <work> (architecture <behavioral>) with generics.
	HW_REG_Nbit = 8
	HW_REG_val = 10

Analyzing hierarchy for entity <Comparator> in library <work> (architecture <structural>) with generics.
	NBIT_DATA = 8

Analyzing hierarchy for entity <D_FF_rst> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Mux_Bit> in library <work> (architecture <behavioral>) with generics.
	NBIT_Sel = 2

Analyzing hierarchy for entity <t_ff_rst0> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ComparatorWithEnable> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <UD_COUNTER> in library <work> (architecture <str>) with generics.
	UDC_NBIT = 8

Analyzing hierarchy for entity <CU_SatCounter> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ANDGate_NX1> in library <work> (architecture <behavioral>) with generics.
	N = 8

Analyzing hierarchy for entity <NORGate_NX1> in library <work> (architecture <behavioral>) with generics.
	N = 8

Analyzing hierarchy for entity <ORGate_NX1> in library <work> (architecture <behavioral>) with generics.
	N = 8

Analyzing hierarchy for entity <Mux_1Bit_2X1> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <t_ff_rst0> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing generic Entity <UartDriverTX> in library <work> (Architecture <behavioral>).
	UART_N_bits = 11
	UART_baud_rate = 115200
	UART_ext_clock = 500000000
Entity <UartDriverTX> analyzed. Unit <UartDriverTX> generated.

Analyzing generic Entity <XNORGate_NX1> in library <work> (Architecture <behavioral>).
	N = 8
Entity <XNORGate_NX1> analyzed. Unit <XNORGate_NX1> generated.

Analyzing Entity <Mux_1Bit_2X1> in library <work> (Architecture <behavioral>).
Entity <Mux_1Bit_2X1> analyzed. Unit <Mux_1Bit_2X1> generated.

Analyzing generic Entity <NRegister> in library <work> (Architecture <behavioral>).
	N = 11
Entity <NRegister> analyzed. Unit <NRegister> generated.

Analyzing generic Entity <Clock_divider> in library <work> (Architecture <structural>).
	CLKDIV_divider = 432
Entity <Clock_divider> analyzed. Unit <Clock_divider> generated.

Analyzing generic Entity <UD_COUNTER.1> in library <work> (Architecture <str>).
	UDC_NBIT = 16
Entity <UD_COUNTER.1> analyzed. Unit <UD_COUNTER.1> generated.

Analyzing Entity <t_ff_rst0> in library <work> (Architecture <behavioral>).
Entity <t_ff_rst0> analyzed. Unit <t_ff_rst0> generated.

Analyzing generic Entity <HardwiredReg.1> in library <work> (Architecture <behavioral>).
	HW_REG_Nbit = 16
	HW_REG_val = 432
Entity <HardwiredReg.1> analyzed. Unit <HardwiredReg.1> generated.

Analyzing generic Entity <NComparatorWithEnable> in library <work> (Architecture <behavioral>).
	NBIT = 16
Entity <NComparatorWithEnable> analyzed. Unit <NComparatorWithEnable> generated.

Analyzing Entity <ComparatorWithEnable> in library <work> (Architecture <behavioral>).
Entity <ComparatorWithEnable> analyzed. Unit <ComparatorWithEnable> generated.

Analyzing generic Entity <UART_Synchronizer> in library <work> (Architecture <behavioral>).
	SYNCH_NBIT = 8
	SYNCH_steps = 11
Entity <UART_Synchronizer> analyzed. Unit <UART_Synchronizer> generated.

Analyzing generic Entity <SAT_Counter> in library <work> (Architecture <structural>).
	N = 8
Entity <SAT_Counter> analyzed. Unit <SAT_Counter> generated.

Analyzing generic Entity <UD_COUNTER.2> in library <work> (Architecture <str>).
	UDC_NBIT = 8
Entity <UD_COUNTER.2> analyzed. Unit <UD_COUNTER.2> generated.

Analyzing Entity <CU_SatCounter> in library <work> (Architecture <behavioral>).
Entity <CU_SatCounter> analyzed. Unit <CU_SatCounter> generated.

Analyzing generic Entity <ANDGate_NX1> in library <work> (Architecture <behavioral>).
	N = 8
Entity <ANDGate_NX1> analyzed. Unit <ANDGate_NX1> generated.

Analyzing generic Entity <NORGate_NX1> in library <work> (Architecture <behavioral>).
	N = 8
Entity <NORGate_NX1> analyzed. Unit <NORGate_NX1> generated.

Analyzing generic Entity <HardwiredReg.2> in library <work> (Architecture <behavioral>).
	HW_REG_Nbit = 8
	HW_REG_val = 10
Entity <HardwiredReg.2> analyzed. Unit <HardwiredReg.2> generated.

Analyzing generic Entity <Comparator> in library <work> (Architecture <structural>).
	NBIT_DATA = 8
Entity <Comparator> analyzed. Unit <Comparator> generated.

Analyzing generic Entity <ORGate_NX1> in library <work> (Architecture <behavioral>).
	N = 8
Entity <ORGate_NX1> analyzed. Unit <ORGate_NX1> generated.

Analyzing Entity <Reg1Bit> in library <work> (Architecture <behavioral>).
Entity <Reg1Bit> analyzed. Unit <Reg1Bit> generated.

Analyzing generic Entity <UART_Fifo> in library <work> (Architecture <behavioral>).
	NBIT_DATA = 11
WARNING:Xst:753 - "C:/Users/Alessandro/Desktop/EFES_Fpga/UartDriver/UART_Fifo.vhd" line 85: Unconnected output port 'Not_Q' of component 'D_FF_rst'.
WARNING:Xst:753 - "C:/Users/Alessandro/Desktop/EFES_Fpga/UartDriver/UART_Fifo.vhd" line 85: Unconnected output port 'Not_Q' of component 'D_FF_rst'.
WARNING:Xst:753 - "C:/Users/Alessandro/Desktop/EFES_Fpga/UartDriver/UART_Fifo.vhd" line 85: Unconnected output port 'Not_Q' of component 'D_FF_rst'.
WARNING:Xst:753 - "C:/Users/Alessandro/Desktop/EFES_Fpga/UartDriver/UART_Fifo.vhd" line 85: Unconnected output port 'Not_Q' of component 'D_FF_rst'.
WARNING:Xst:753 - "C:/Users/Alessandro/Desktop/EFES_Fpga/UartDriver/UART_Fifo.vhd" line 85: Unconnected output port 'Not_Q' of component 'D_FF_rst'.
WARNING:Xst:753 - "C:/Users/Alessandro/Desktop/EFES_Fpga/UartDriver/UART_Fifo.vhd" line 85: Unconnected output port 'Not_Q' of component 'D_FF_rst'.
WARNING:Xst:753 - "C:/Users/Alessandro/Desktop/EFES_Fpga/UartDriver/UART_Fifo.vhd" line 85: Unconnected output port 'Not_Q' of component 'D_FF_rst'.
WARNING:Xst:753 - "C:/Users/Alessandro/Desktop/EFES_Fpga/UartDriver/UART_Fifo.vhd" line 85: Unconnected output port 'Not_Q' of component 'D_FF_rst'.
WARNING:Xst:753 - "C:/Users/Alessandro/Desktop/EFES_Fpga/UartDriver/UART_Fifo.vhd" line 85: Unconnected output port 'Not_Q' of component 'D_FF_rst'.
WARNING:Xst:753 - "C:/Users/Alessandro/Desktop/EFES_Fpga/UartDriver/UART_Fifo.vhd" line 85: Unconnected output port 'Not_Q' of component 'D_FF_rst'.
WARNING:Xst:753 - "C:/Users/Alessandro/Desktop/EFES_Fpga/UartDriver/UART_Fifo.vhd" line 85: Unconnected output port 'Not_Q' of component 'D_FF_rst'.
Entity <UART_Fifo> analyzed. Unit <UART_Fifo> generated.

Analyzing Entity <D_FF_rst> in library <work> (Architecture <behavioral>).
Entity <D_FF_rst> analyzed. Unit <D_FF_rst> generated.

Analyzing generic Entity <Mux_Bit> in library <work> (Architecture <behavioral>).
	NBIT_Sel = 2
Entity <Mux_Bit> analyzed. Unit <Mux_Bit> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <XNORGate_NX1>.
    Related source file is "C:/Users/Alessandro/Desktop/EFES_Fpga/UartDriver/XNORGate_NX1.vhd".
WARNING:Xst:1780 - Signal <matrix<1><1:3>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <matrix<2><2:3>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <matrix<3><1:3>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <matrix<4><3>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <matrix<5><1:3>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <matrix<6><2:3>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <matrix<7><1:3>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <XNORGate_NX1> synthesized.


Synthesizing Unit <Mux_1Bit_2X1>.
    Related source file is "C:/Users/Alessandro/Desktop/EFES_Fpga/UartDriver/Mux_1Bit_2X1.vhd".
Unit <Mux_1Bit_2X1> synthesized.


Synthesizing Unit <NRegister>.
    Related source file is "C:/Users/Alessandro/Desktop/EFES_Fpga/UartDriver/NRegister.vhd".
    Found 11-bit register for signal <data_out>.
    Summary:
	inferred  11 D-type flip-flop(s).
Unit <NRegister> synthesized.


Synthesizing Unit <Reg1Bit>.
    Related source file is "C:/Users/Alessandro/Desktop/EFES_Fpga/UartDriver/Reg1Bit.vhd".
    Found 1-bit register for signal <data_out>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <Reg1Bit> synthesized.


Synthesizing Unit <HardwiredReg_1>.
    Related source file is "C:/Users/Alessandro/Desktop/EFES_Fpga/UartDriver/HardwiredReg.vhd".
Unit <HardwiredReg_1> synthesized.


Synthesizing Unit <t_ff_rst0>.
    Related source file is "C:/Users/Alessandro/Desktop/EFES_Fpga/UartDriver/t_ff.vhd".
    Found 1-bit register for signal <data>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <t_ff_rst0> synthesized.


Synthesizing Unit <ComparatorWithEnable>.
    Related source file is "C:/Users/Alessandro/Desktop/EFES_Fpga/UartDriver/ComparatorWithEnable.vhd".
Unit <ComparatorWithEnable> synthesized.


Synthesizing Unit <HardwiredReg_2>.
    Related source file is "C:/Users/Alessandro/Desktop/EFES_Fpga/UartDriver/HardwiredReg.vhd".
Unit <HardwiredReg_2> synthesized.


Synthesizing Unit <CU_SatCounter>.
    Related source file is "C:/Users/Alessandro/Desktop/EFES_Fpga/UartDriver/CU_SatCounter.vhd".
Unit <CU_SatCounter> synthesized.


Synthesizing Unit <ANDGate_NX1>.
    Related source file is "C:/Users/Alessandro/Desktop/EFES_Fpga/UartDriver/ANDGate_NX1.vhd".
WARNING:Xst:1780 - Signal <matrix<1><1:3>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <matrix<2><2:3>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <matrix<3><1:3>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <matrix<4><3>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <matrix<5><1:3>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <matrix<6><2:3>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <matrix<7><1:3>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <ANDGate_NX1> synthesized.


Synthesizing Unit <NORGate_NX1>.
    Related source file is "C:/Users/Alessandro/Desktop/EFES_Fpga/UartDriver/NORGate_NX1.vhd".
WARNING:Xst:1780 - Signal <matrix<1><1:3>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <matrix<2><2:3>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <matrix<3><1:3>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <matrix<4><3>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <matrix<5><1:3>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <matrix<6><2:3>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <matrix<7><1:3>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <NORGate_NX1> synthesized.


Synthesizing Unit <ORGate_NX1>.
    Related source file is "C:/Users/Alessandro/Desktop/EFES_Fpga/UartDriver/ORGate_NX1.vhd".
WARNING:Xst:1780 - Signal <matrix<1><1:3>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <matrix<2><2:3>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <matrix<3><1:3>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <matrix<4><3>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <matrix<5><1:3>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <matrix<6><2:3>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <matrix<7><1:3>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <ORGate_NX1> synthesized.


Synthesizing Unit <D_FF_rst>.
    Related source file is "C:/Users/Alessandro/Desktop/EFES_Fpga/UartDriver/D_FF_rst.vhd".
    Found 1-bit register for signal <Q>.
    Found 1-bit register for signal <Not_Q>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <D_FF_rst> synthesized.


Synthesizing Unit <Mux_Bit>.
    Related source file is "C:/Users/Alessandro/Desktop/EFES_Fpga/UartDriver/Mux_Bit.vhd".
    Found 1-bit 4-to-1 multiplexer for signal <output>.
    Summary:
	inferred   1 Multiplexer(s).
Unit <Mux_Bit> synthesized.


Synthesizing Unit <UART_Fifo>.
    Related source file is "C:/Users/Alessandro/Desktop/EFES_Fpga/UartDriver/UART_Fifo.vhd".
Unit <UART_Fifo> synthesized.


Synthesizing Unit <UD_COUNTER_1>.
    Related source file is "C:/Users/Alessandro/Desktop/EFES_Fpga/UartDriver/ud_counter.vhd".
WARNING:Xst:646 - Signal <s_toggle<16>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <s_toggle<0>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <UD_COUNTER_1> synthesized.


Synthesizing Unit <NComparatorWithEnable>.
    Related source file is "C:/Users/Alessandro/Desktop/EFES_Fpga/UartDriver/NComparatorWithEnable.vhd".
WARNING:Xst:1780 - Signal <matrix<1><1:4>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <matrix<2><2:4>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <matrix<3><1:4>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <matrix<4><3:4>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <matrix<5><1:4>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <matrix<6><2:4>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <matrix<7><1:4>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <matrix<8><4>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <matrix<9><1:4>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <matrix<10><2:4>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <matrix<11><1:4>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <matrix<12><3:4>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <matrix<13><1:4>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <matrix<14><2:4>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <matrix<15><1:4>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <NComparatorWithEnable> synthesized.


Synthesizing Unit <Comparator>.
    Related source file is "C:/Users/Alessandro/Desktop/EFES_Fpga/UartDriver/Comparator.vhd".
WARNING:Xst:653 - Signal <s_zeros> is used but never assigned. This sourceless signal will be automatically connected to value 00000000.
WARNING:Xst:1780 - Signal <s_tmp_neq_eq> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <s_not_neq_eq<7>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <s_enable_next_step<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 8-bit xor2 for signal <s_neq_eq>.
Unit <Comparator> synthesized.


Synthesizing Unit <UD_COUNTER_2>.
    Related source file is "C:/Users/Alessandro/Desktop/EFES_Fpga/UartDriver/ud_counter.vhd".
WARNING:Xst:646 - Signal <s_toggle<8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <s_toggle<0>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <UD_COUNTER_2> synthesized.


Synthesizing Unit <Clock_divider>.
    Related source file is "C:/Users/Alessandro/Desktop/EFES_Fpga/UartDriver/Clock_divider.vhd".
Unit <Clock_divider> synthesized.


Synthesizing Unit <SAT_Counter>.
    Related source file is "C:/Users/Alessandro/Desktop/EFES_Fpga/UartDriver/SAT_Counter_BMM.vhd".
WARNING:Xst:653 - Signal <s_zeros> is used but never assigned. This sourceless signal will be automatically connected to value 00000000.
WARNING:Xst:653 - Signal <s_ones> is used but never assigned. This sourceless signal will be automatically connected to value 11111111.
Unit <SAT_Counter> synthesized.


Synthesizing Unit <UART_Synchronizer>.
    Related source file is "C:/Users/Alessandro/Desktop/EFES_Fpga/UartDriver/UART_Synchronizer.vhd".
WARNING:Xst:646 - Signal <s_not_connected> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <UART_Synchronizer> synthesized.


Synthesizing Unit <UartDriverTX>.
    Related source file is "C:/Users/Alessandro/Desktop/EFES_Fpga/UartDriver/UartDriver.vhd".
WARNING:Xst:647 - Input <UART_load> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <s_zeros> is used but never assigned. This sourceless signal will be automatically connected to value 00000000.
Unit <UartDriverTX> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 49
 1-bit register                                        : 48
 11-bit register                                       : 1
# Multiplexers                                         : 11
 1-bit 4-to-1 multiplexer                              : 11
# Xors                                                 : 23
 1-bit xor2                                            : 23

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1290 - Hierarchical block <HW_REG> is unconnected in block <CLK_DIV>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <SYNCH_HW_REG> is unconnected in block <SYNCH>.
   It will be removed from the design.
WARNING:Xst:1710 - FF/Latch <data_out_10> (without init value) has a constant value of 0 in block <Stream_REG>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 59
 Flip-Flops                                            : 59
# Multiplexers                                         : 11
 1-bit 4-to-1 multiplexer                              : 11
# Xors                                                 : 23
 1-bit xor2                                            : 23

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <data_out_10> (without init value) has a constant value of 0 in block <NRegister>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <FFcyc[10].FF_i/Not_Q> of sequential type is unconnected in block <UART_Fifo>.
WARNING:Xst:2677 - Node <FFcyc[9].FF_i/Not_Q> of sequential type is unconnected in block <UART_Fifo>.
WARNING:Xst:2677 - Node <FFcyc[8].FF_i/Not_Q> of sequential type is unconnected in block <UART_Fifo>.
WARNING:Xst:2677 - Node <FFcyc[7].FF_i/Not_Q> of sequential type is unconnected in block <UART_Fifo>.
WARNING:Xst:2677 - Node <FFcyc[6].FF_i/Not_Q> of sequential type is unconnected in block <UART_Fifo>.
WARNING:Xst:2677 - Node <FFcyc[5].FF_i/Not_Q> of sequential type is unconnected in block <UART_Fifo>.
WARNING:Xst:2677 - Node <FFcyc[4].FF_i/Not_Q> of sequential type is unconnected in block <UART_Fifo>.
WARNING:Xst:2677 - Node <FFcyc[3].FF_i/Not_Q> of sequential type is unconnected in block <UART_Fifo>.
WARNING:Xst:2677 - Node <FFcyc[2].FF_i/Not_Q> of sequential type is unconnected in block <UART_Fifo>.
WARNING:Xst:2677 - Node <FFcyc[1].FF_i/Not_Q> of sequential type is unconnected in block <UART_Fifo>.
WARNING:Xst:2677 - Node <FFcyc[0].FF_i/Not_Q> of sequential type is unconnected in block <UART_Fifo>.

Optimizing unit <UartDriverTX> ...

Optimizing unit <NRegister> ...

Optimizing unit <Comparator> ...

Optimizing unit <UART_Fifo> ...

Optimizing unit <UD_COUNTER_1> ...

Optimizing unit <UD_COUNTER_2> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block UartDriverTX, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 47
 Flip-Flops                                            : 47

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : UartDriverTX.ngr
Top Level Output File Name         : UartDriverTX
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 16

Cell Usage :
# BELS                             : 102
#      INV                         : 24
#      LUT2                        : 12
#      LUT2_L                      : 1
#      LUT3                        : 13
#      LUT3_D                      : 2
#      LUT3_L                      : 3
#      LUT4                        : 39
#      LUT4_D                      : 2
#      LUT4_L                      : 3
#      MUXF5                       : 2
#      VCC                         : 1
# FlipFlops/Latches                : 47
#      FDC                         : 11
#      FDCE                        : 36
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 14
#      IBUF                        : 12
#      OBUF                        : 2
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500epq208-5 

 Number of Slices:                       45  out of   4656     0%  
 Number of Slice Flip Flops:             47  out of   9312     0%  
 Number of 4 input LUTs:                 99  out of   9312     1%  
 Number of IOs:                          16
 Number of bonded IOBs:                  15  out of    158     9%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
------------------------------------------+------------------------------+-------+
Clock Signal                              | Clock buffer(FF name)        | Load  |
------------------------------------------+------------------------------+-------+
UART_clock                                | BUFGP                        | 28    |
s_internal_clock(CLK_DIV/CMP/_and001469:O)| NONE(*)(FIFO/FFcyc[0].FF_i/Q)| 19    |
------------------------------------------+------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-------------------------------------------+----------------------------------------------------+-------+
Control Signal                             | Buffer(FF name)                                    | Load  |
-------------------------------------------+----------------------------------------------------+-------+
UART_reset                                 | IBUF                                               | 22    |
CLK_DIV/s_reset_cnt(CLK_DIV/s_reset_cnt1:O)| NONE(CLK_DIV/UP_CNT/MAIN_GEN[0].FIRST_FF.FF_0/data)| 16    |
UART_event                                 | IBUF                                               | 9     |
-------------------------------------------+----------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 4.870ns (Maximum Frequency: 205.324MHz)
   Minimum input arrival time before clock: 5.692ns
   Maximum output required time after clock: 7.831ns
   Maximum combinational path delay: 7.806ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'UART_clock'
  Clock period: 4.870ns (frequency: 205.324MHz)
  Total number of paths / destination ports: 152 / 32
-------------------------------------------------------------------------
Delay:               4.870ns (Levels of Logic = 3)
  Source:            CLK_DIV/UP_CNT/MAIN_GEN[2].SECOND_FF.FF_i/data (FF)
  Destination:       CLK_DIV/UP_CNT/MAIN_GEN[15].LAST_FF.FF_N/data (FF)
  Source Clock:      UART_clock rising
  Destination Clock: UART_clock rising

  Data Path: CLK_DIV/UP_CNT/MAIN_GEN[2].SECOND_FF.FF_i/data to CLK_DIV/UP_CNT/MAIN_GEN[15].LAST_FF.FF_N/data
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.514   0.651  CLK_DIV/UP_CNT/MAIN_GEN[2].SECOND_FF.FF_i/data (CLK_DIV/UP_CNT/MAIN_GEN[2].SECOND_FF.FF_i/data)
     LUT3:I0->O            8   0.612   0.646  CLK_DIV/UP_CNT/s_en_inc_14_and0000111 (CLK_DIV/UP_CNT/s_en_inc<2>)
     LUT4:I3->O            2   0.612   0.383  CLK_DIV/UP_CNT/s_en_inc_14_and000022 (CLK_DIV/UP_CNT/s_en_inc<10>)
     LUT4:I3->O            1   0.612   0.357  CLK_DIV/UP_CNT/s_en_inc_14_and00002 (CLK_DIV/UP_CNT/s_en_inc<14>)
     FDCE:CE                   0.483          CLK_DIV/UP_CNT/MAIN_GEN[15].LAST_FF.FF_N/data
    ----------------------------------------
    Total                      4.870ns (2.833ns logic, 2.037ns route)
                                       (58.2% logic, 41.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 's_internal_clock'
  Clock period: 4.748ns (frequency: 210.617MHz)
  Total number of paths / destination ports: 203 / 27
-------------------------------------------------------------------------
Delay:               4.748ns (Levels of Logic = 3)
  Source:            SYNCH/SYNCH_CNT/CNT/MAIN_GEN[7].LAST_FF.FF_N/data (FF)
  Destination:       SYNCH/SYNCH_CNT/CNT/MAIN_GEN[7].LAST_FF.FF_N/data (FF)
  Source Clock:      s_internal_clock rising
  Destination Clock: s_internal_clock rising

  Data Path: SYNCH/SYNCH_CNT/CNT/MAIN_GEN[7].LAST_FF.FF_N/data to SYNCH/SYNCH_CNT/CNT/MAIN_GEN[7].LAST_FF.FF_N/data
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.514   0.603  SYNCH/SYNCH_CNT/CNT/MAIN_GEN[7].LAST_FF.FF_N/data (SYNCH/SYNCH_CNT/CNT/MAIN_GEN[7].LAST_FF.FF_N/data)
     LUT4_D:I0->O          6   0.612   0.572  SYNCH/SYNCH_CNT/CU/UDC_enable25 (SYNCH/SYNCH_CNT/CU/UDC_enable25)
     LUT4:I3->O            2   0.612   0.383  SYNCH/SYNCH_CNT/CNT/s_toggle_7_and000012 (SYNCH/SYNCH_CNT/CNT/s_toggle<3>)
     LUT4:I3->O            1   0.612   0.357  SYNCH/SYNCH_CNT/CNT/s_toggle_7_and00001 (SYNCH/SYNCH_CNT/CNT/s_toggle<7>)
     FDCE:CE                   0.483          SYNCH/SYNCH_CNT/CNT/MAIN_GEN[7].LAST_FF.FF_N/data
    ----------------------------------------
    Total                      4.748ns (2.833ns logic, 1.915ns route)
                                       (59.7% logic, 40.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'UART_clock'
  Total number of paths / destination ports: 55 / 21
-------------------------------------------------------------------------
Offset:              4.289ns (Levels of Logic = 5)
  Source:            UART_data<0> (PAD)
  Destination:       Stream_REG/data_out_1 (FF)
  Destination Clock: UART_clock rising

  Data Path: UART_data<0> to Stream_REG/data_out_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.106   0.603  UART_data_0_IBUF (UART_data_0_IBUF)
     LUT4:I0->O            1   0.612   0.000  s_parity171 (s_parity171)
     MUXF5:I1->O           2   0.278   0.532  s_parity17_f5 (s_parity17)
     LUT4:I0->O            1   0.612   0.000  s_parity331 (s_parity33)
     MUXF5:I1->O           1   0.278   0.000  s_parity33_f5 (s_parity)
     FDCE:D                    0.268          Stream_REG/data_out_1
    ----------------------------------------
    Total                      4.289ns (3.154ns logic, 1.135ns route)
                                       (73.5% logic, 26.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 's_internal_clock'
  Total number of paths / destination ports: 30 / 19
-------------------------------------------------------------------------
Offset:              5.692ns (Levels of Logic = 4)
  Source:            UART_event (PAD)
  Destination:       SYNCH/SYNCH_CNT/CNT/MAIN_GEN[7].LAST_FF.FF_N/data (FF)
  Destination Clock: s_internal_clock rising

  Data Path: UART_event to SYNCH/SYNCH_CNT/CNT/MAIN_GEN[7].LAST_FF.FF_N/data
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            17   1.106   1.045  UART_event_IBUF (UART_event_IBUF)
     LUT3_D:I0->O          3   0.612   0.481  SYNCH/SYNCH_CNT/CU/UDC_enable40_SW0 (N32)
     LUT4:I2->O            2   0.612   0.383  SYNCH/SYNCH_CNT/CNT/s_toggle_7_and000012 (SYNCH/SYNCH_CNT/CNT/s_toggle<3>)
     LUT4:I3->O            1   0.612   0.357  SYNCH/SYNCH_CNT/CNT/s_toggle_7_and00001 (SYNCH/SYNCH_CNT/CNT/s_toggle<7>)
     FDCE:CE                   0.483          SYNCH/SYNCH_CNT/CNT/MAIN_GEN[7].LAST_FF.FF_N/data
    ----------------------------------------
    Total                      5.692ns (3.425ns logic, 2.267ns route)
                                       (60.2% logic, 39.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 's_internal_clock'
  Total number of paths / destination ports: 17 / 2
-------------------------------------------------------------------------
Offset:              7.831ns (Levels of Logic = 4)
  Source:            SYNCH/SYNCH_CNT/CNT/MAIN_GEN[1].SECOND_FF.FF_i/data (FF)
  Destination:       UART_out (PAD)
  Source Clock:      s_internal_clock rising

  Data Path: SYNCH/SYNCH_CNT/CNT/MAIN_GEN[1].SECOND_FF.FF_i/data to UART_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.514   0.690  SYNCH/SYNCH_CNT/CNT/MAIN_GEN[1].SECOND_FF.FF_i/data (SYNCH/SYNCH_CNT/CNT/MAIN_GEN[1].SECOND_FF.FF_i/data)
     LUT3:I0->O            1   0.612   0.360  SYNCH/SYNCH_UART_busy94_SW0 (N34)
     LUT4:I3->O           13   0.612   0.905  SYNCH/SYNCH_UART_busy94 (UART_busy_OBUF)
     LUT2:I1->O            1   0.612   0.357  MUX_out/portY1 (UART_out_OBUF)
     OBUF:I->O                 3.169          UART_out_OBUF (UART_out)
    ----------------------------------------
    Total                      7.831ns (5.519ns logic, 2.312ns route)
                                       (70.5% logic, 29.5% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               7.806ns (Levels of Logic = 4)
  Source:            UART_event (PAD)
  Destination:       UART_out (PAD)

  Data Path: UART_event to UART_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            17   1.106   1.045  UART_event_IBUF (UART_event_IBUF)
     LUT4:I0->O           13   0.612   0.905  SYNCH/SYNCH_UART_busy94 (UART_busy_OBUF)
     LUT2:I1->O            1   0.612   0.357  MUX_out/portY1 (UART_out_OBUF)
     OBUF:I->O                 3.169          UART_out_OBUF (UART_out)
    ----------------------------------------
    Total                      7.806ns (5.499ns logic, 2.307ns route)
                                       (70.4% logic, 29.6% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.51 secs
 
--> 

Total memory usage is 194224 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   82 (   0 filtered)
Number of infos    :    1 (   0 filtered)

