
T2_SLAVE_TEST.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000524c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000308c  080053dc  080053dc  000153dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008468  08008468  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08008468  08008468  00018468  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008470  08008470  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008470  08008470  00018470  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008474  08008474  00018474  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08008478  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020070  2**0
                  CONTENTS
 10 .bss          000001f4  20000070  20000070  00020070  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000264  20000264  00020070  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 13 .debug_info   00017410  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003236  00000000  00000000  000374b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000011b0  00000000  00000000  0003a6e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001058  00000000  00000000  0003b898  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00023f23  00000000  00000000  0003c8f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00015ebf  00000000  00000000  00060813  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d1e92  00000000  00000000  000766d2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  00148564  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000050e0  00000000  00000000  001485b8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000070 	.word	0x20000070
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080053c4 	.word	0x080053c4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000074 	.word	0x20000074
 80001cc:	080053c4 	.word	0x080053c4

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b96e 	b.w	8000564 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	4604      	mov	r4, r0
 80002a8:	468c      	mov	ip, r1
 80002aa:	2b00      	cmp	r3, #0
 80002ac:	f040 8083 	bne.w	80003b6 <__udivmoddi4+0x116>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d947      	bls.n	8000346 <__udivmoddi4+0xa6>
 80002b6:	fab2 f282 	clz	r2, r2
 80002ba:	b142      	cbz	r2, 80002ce <__udivmoddi4+0x2e>
 80002bc:	f1c2 0020 	rsb	r0, r2, #32
 80002c0:	fa24 f000 	lsr.w	r0, r4, r0
 80002c4:	4091      	lsls	r1, r2
 80002c6:	4097      	lsls	r7, r2
 80002c8:	ea40 0c01 	orr.w	ip, r0, r1
 80002cc:	4094      	lsls	r4, r2
 80002ce:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80002d2:	0c23      	lsrs	r3, r4, #16
 80002d4:	fbbc f6f8 	udiv	r6, ip, r8
 80002d8:	fa1f fe87 	uxth.w	lr, r7
 80002dc:	fb08 c116 	mls	r1, r8, r6, ip
 80002e0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002e4:	fb06 f10e 	mul.w	r1, r6, lr
 80002e8:	4299      	cmp	r1, r3
 80002ea:	d909      	bls.n	8000300 <__udivmoddi4+0x60>
 80002ec:	18fb      	adds	r3, r7, r3
 80002ee:	f106 30ff 	add.w	r0, r6, #4294967295
 80002f2:	f080 8119 	bcs.w	8000528 <__udivmoddi4+0x288>
 80002f6:	4299      	cmp	r1, r3
 80002f8:	f240 8116 	bls.w	8000528 <__udivmoddi4+0x288>
 80002fc:	3e02      	subs	r6, #2
 80002fe:	443b      	add	r3, r7
 8000300:	1a5b      	subs	r3, r3, r1
 8000302:	b2a4      	uxth	r4, r4
 8000304:	fbb3 f0f8 	udiv	r0, r3, r8
 8000308:	fb08 3310 	mls	r3, r8, r0, r3
 800030c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000310:	fb00 fe0e 	mul.w	lr, r0, lr
 8000314:	45a6      	cmp	lr, r4
 8000316:	d909      	bls.n	800032c <__udivmoddi4+0x8c>
 8000318:	193c      	adds	r4, r7, r4
 800031a:	f100 33ff 	add.w	r3, r0, #4294967295
 800031e:	f080 8105 	bcs.w	800052c <__udivmoddi4+0x28c>
 8000322:	45a6      	cmp	lr, r4
 8000324:	f240 8102 	bls.w	800052c <__udivmoddi4+0x28c>
 8000328:	3802      	subs	r0, #2
 800032a:	443c      	add	r4, r7
 800032c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000330:	eba4 040e 	sub.w	r4, r4, lr
 8000334:	2600      	movs	r6, #0
 8000336:	b11d      	cbz	r5, 8000340 <__udivmoddi4+0xa0>
 8000338:	40d4      	lsrs	r4, r2
 800033a:	2300      	movs	r3, #0
 800033c:	e9c5 4300 	strd	r4, r3, [r5]
 8000340:	4631      	mov	r1, r6
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	b902      	cbnz	r2, 800034a <__udivmoddi4+0xaa>
 8000348:	deff      	udf	#255	; 0xff
 800034a:	fab2 f282 	clz	r2, r2
 800034e:	2a00      	cmp	r2, #0
 8000350:	d150      	bne.n	80003f4 <__udivmoddi4+0x154>
 8000352:	1bcb      	subs	r3, r1, r7
 8000354:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000358:	fa1f f887 	uxth.w	r8, r7
 800035c:	2601      	movs	r6, #1
 800035e:	fbb3 fcfe 	udiv	ip, r3, lr
 8000362:	0c21      	lsrs	r1, r4, #16
 8000364:	fb0e 331c 	mls	r3, lr, ip, r3
 8000368:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800036c:	fb08 f30c 	mul.w	r3, r8, ip
 8000370:	428b      	cmp	r3, r1
 8000372:	d907      	bls.n	8000384 <__udivmoddi4+0xe4>
 8000374:	1879      	adds	r1, r7, r1
 8000376:	f10c 30ff 	add.w	r0, ip, #4294967295
 800037a:	d202      	bcs.n	8000382 <__udivmoddi4+0xe2>
 800037c:	428b      	cmp	r3, r1
 800037e:	f200 80e9 	bhi.w	8000554 <__udivmoddi4+0x2b4>
 8000382:	4684      	mov	ip, r0
 8000384:	1ac9      	subs	r1, r1, r3
 8000386:	b2a3      	uxth	r3, r4
 8000388:	fbb1 f0fe 	udiv	r0, r1, lr
 800038c:	fb0e 1110 	mls	r1, lr, r0, r1
 8000390:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000394:	fb08 f800 	mul.w	r8, r8, r0
 8000398:	45a0      	cmp	r8, r4
 800039a:	d907      	bls.n	80003ac <__udivmoddi4+0x10c>
 800039c:	193c      	adds	r4, r7, r4
 800039e:	f100 33ff 	add.w	r3, r0, #4294967295
 80003a2:	d202      	bcs.n	80003aa <__udivmoddi4+0x10a>
 80003a4:	45a0      	cmp	r8, r4
 80003a6:	f200 80d9 	bhi.w	800055c <__udivmoddi4+0x2bc>
 80003aa:	4618      	mov	r0, r3
 80003ac:	eba4 0408 	sub.w	r4, r4, r8
 80003b0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003b4:	e7bf      	b.n	8000336 <__udivmoddi4+0x96>
 80003b6:	428b      	cmp	r3, r1
 80003b8:	d909      	bls.n	80003ce <__udivmoddi4+0x12e>
 80003ba:	2d00      	cmp	r5, #0
 80003bc:	f000 80b1 	beq.w	8000522 <__udivmoddi4+0x282>
 80003c0:	2600      	movs	r6, #0
 80003c2:	e9c5 0100 	strd	r0, r1, [r5]
 80003c6:	4630      	mov	r0, r6
 80003c8:	4631      	mov	r1, r6
 80003ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ce:	fab3 f683 	clz	r6, r3
 80003d2:	2e00      	cmp	r6, #0
 80003d4:	d14a      	bne.n	800046c <__udivmoddi4+0x1cc>
 80003d6:	428b      	cmp	r3, r1
 80003d8:	d302      	bcc.n	80003e0 <__udivmoddi4+0x140>
 80003da:	4282      	cmp	r2, r0
 80003dc:	f200 80b8 	bhi.w	8000550 <__udivmoddi4+0x2b0>
 80003e0:	1a84      	subs	r4, r0, r2
 80003e2:	eb61 0103 	sbc.w	r1, r1, r3
 80003e6:	2001      	movs	r0, #1
 80003e8:	468c      	mov	ip, r1
 80003ea:	2d00      	cmp	r5, #0
 80003ec:	d0a8      	beq.n	8000340 <__udivmoddi4+0xa0>
 80003ee:	e9c5 4c00 	strd	r4, ip, [r5]
 80003f2:	e7a5      	b.n	8000340 <__udivmoddi4+0xa0>
 80003f4:	f1c2 0320 	rsb	r3, r2, #32
 80003f8:	fa20 f603 	lsr.w	r6, r0, r3
 80003fc:	4097      	lsls	r7, r2
 80003fe:	fa01 f002 	lsl.w	r0, r1, r2
 8000402:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000406:	40d9      	lsrs	r1, r3
 8000408:	4330      	orrs	r0, r6
 800040a:	0c03      	lsrs	r3, r0, #16
 800040c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000410:	fa1f f887 	uxth.w	r8, r7
 8000414:	fb0e 1116 	mls	r1, lr, r6, r1
 8000418:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800041c:	fb06 f108 	mul.w	r1, r6, r8
 8000420:	4299      	cmp	r1, r3
 8000422:	fa04 f402 	lsl.w	r4, r4, r2
 8000426:	d909      	bls.n	800043c <__udivmoddi4+0x19c>
 8000428:	18fb      	adds	r3, r7, r3
 800042a:	f106 3cff 	add.w	ip, r6, #4294967295
 800042e:	f080 808d 	bcs.w	800054c <__udivmoddi4+0x2ac>
 8000432:	4299      	cmp	r1, r3
 8000434:	f240 808a 	bls.w	800054c <__udivmoddi4+0x2ac>
 8000438:	3e02      	subs	r6, #2
 800043a:	443b      	add	r3, r7
 800043c:	1a5b      	subs	r3, r3, r1
 800043e:	b281      	uxth	r1, r0
 8000440:	fbb3 f0fe 	udiv	r0, r3, lr
 8000444:	fb0e 3310 	mls	r3, lr, r0, r3
 8000448:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800044c:	fb00 f308 	mul.w	r3, r0, r8
 8000450:	428b      	cmp	r3, r1
 8000452:	d907      	bls.n	8000464 <__udivmoddi4+0x1c4>
 8000454:	1879      	adds	r1, r7, r1
 8000456:	f100 3cff 	add.w	ip, r0, #4294967295
 800045a:	d273      	bcs.n	8000544 <__udivmoddi4+0x2a4>
 800045c:	428b      	cmp	r3, r1
 800045e:	d971      	bls.n	8000544 <__udivmoddi4+0x2a4>
 8000460:	3802      	subs	r0, #2
 8000462:	4439      	add	r1, r7
 8000464:	1acb      	subs	r3, r1, r3
 8000466:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800046a:	e778      	b.n	800035e <__udivmoddi4+0xbe>
 800046c:	f1c6 0c20 	rsb	ip, r6, #32
 8000470:	fa03 f406 	lsl.w	r4, r3, r6
 8000474:	fa22 f30c 	lsr.w	r3, r2, ip
 8000478:	431c      	orrs	r4, r3
 800047a:	fa20 f70c 	lsr.w	r7, r0, ip
 800047e:	fa01 f306 	lsl.w	r3, r1, r6
 8000482:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000486:	fa21 f10c 	lsr.w	r1, r1, ip
 800048a:	431f      	orrs	r7, r3
 800048c:	0c3b      	lsrs	r3, r7, #16
 800048e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000492:	fa1f f884 	uxth.w	r8, r4
 8000496:	fb0e 1119 	mls	r1, lr, r9, r1
 800049a:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800049e:	fb09 fa08 	mul.w	sl, r9, r8
 80004a2:	458a      	cmp	sl, r1
 80004a4:	fa02 f206 	lsl.w	r2, r2, r6
 80004a8:	fa00 f306 	lsl.w	r3, r0, r6
 80004ac:	d908      	bls.n	80004c0 <__udivmoddi4+0x220>
 80004ae:	1861      	adds	r1, r4, r1
 80004b0:	f109 30ff 	add.w	r0, r9, #4294967295
 80004b4:	d248      	bcs.n	8000548 <__udivmoddi4+0x2a8>
 80004b6:	458a      	cmp	sl, r1
 80004b8:	d946      	bls.n	8000548 <__udivmoddi4+0x2a8>
 80004ba:	f1a9 0902 	sub.w	r9, r9, #2
 80004be:	4421      	add	r1, r4
 80004c0:	eba1 010a 	sub.w	r1, r1, sl
 80004c4:	b2bf      	uxth	r7, r7
 80004c6:	fbb1 f0fe 	udiv	r0, r1, lr
 80004ca:	fb0e 1110 	mls	r1, lr, r0, r1
 80004ce:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 80004d2:	fb00 f808 	mul.w	r8, r0, r8
 80004d6:	45b8      	cmp	r8, r7
 80004d8:	d907      	bls.n	80004ea <__udivmoddi4+0x24a>
 80004da:	19e7      	adds	r7, r4, r7
 80004dc:	f100 31ff 	add.w	r1, r0, #4294967295
 80004e0:	d22e      	bcs.n	8000540 <__udivmoddi4+0x2a0>
 80004e2:	45b8      	cmp	r8, r7
 80004e4:	d92c      	bls.n	8000540 <__udivmoddi4+0x2a0>
 80004e6:	3802      	subs	r0, #2
 80004e8:	4427      	add	r7, r4
 80004ea:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004ee:	eba7 0708 	sub.w	r7, r7, r8
 80004f2:	fba0 8902 	umull	r8, r9, r0, r2
 80004f6:	454f      	cmp	r7, r9
 80004f8:	46c6      	mov	lr, r8
 80004fa:	4649      	mov	r1, r9
 80004fc:	d31a      	bcc.n	8000534 <__udivmoddi4+0x294>
 80004fe:	d017      	beq.n	8000530 <__udivmoddi4+0x290>
 8000500:	b15d      	cbz	r5, 800051a <__udivmoddi4+0x27a>
 8000502:	ebb3 020e 	subs.w	r2, r3, lr
 8000506:	eb67 0701 	sbc.w	r7, r7, r1
 800050a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800050e:	40f2      	lsrs	r2, r6
 8000510:	ea4c 0202 	orr.w	r2, ip, r2
 8000514:	40f7      	lsrs	r7, r6
 8000516:	e9c5 2700 	strd	r2, r7, [r5]
 800051a:	2600      	movs	r6, #0
 800051c:	4631      	mov	r1, r6
 800051e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000522:	462e      	mov	r6, r5
 8000524:	4628      	mov	r0, r5
 8000526:	e70b      	b.n	8000340 <__udivmoddi4+0xa0>
 8000528:	4606      	mov	r6, r0
 800052a:	e6e9      	b.n	8000300 <__udivmoddi4+0x60>
 800052c:	4618      	mov	r0, r3
 800052e:	e6fd      	b.n	800032c <__udivmoddi4+0x8c>
 8000530:	4543      	cmp	r3, r8
 8000532:	d2e5      	bcs.n	8000500 <__udivmoddi4+0x260>
 8000534:	ebb8 0e02 	subs.w	lr, r8, r2
 8000538:	eb69 0104 	sbc.w	r1, r9, r4
 800053c:	3801      	subs	r0, #1
 800053e:	e7df      	b.n	8000500 <__udivmoddi4+0x260>
 8000540:	4608      	mov	r0, r1
 8000542:	e7d2      	b.n	80004ea <__udivmoddi4+0x24a>
 8000544:	4660      	mov	r0, ip
 8000546:	e78d      	b.n	8000464 <__udivmoddi4+0x1c4>
 8000548:	4681      	mov	r9, r0
 800054a:	e7b9      	b.n	80004c0 <__udivmoddi4+0x220>
 800054c:	4666      	mov	r6, ip
 800054e:	e775      	b.n	800043c <__udivmoddi4+0x19c>
 8000550:	4630      	mov	r0, r6
 8000552:	e74a      	b.n	80003ea <__udivmoddi4+0x14a>
 8000554:	f1ac 0c02 	sub.w	ip, ip, #2
 8000558:	4439      	add	r1, r7
 800055a:	e713      	b.n	8000384 <__udivmoddi4+0xe4>
 800055c:	3802      	subs	r0, #2
 800055e:	443c      	add	r4, r7
 8000560:	e724      	b.n	80003ac <__udivmoddi4+0x10c>
 8000562:	bf00      	nop

08000564 <__aeabi_idiv0>:
 8000564:	4770      	bx	lr
 8000566:	bf00      	nop

08000568 <MX_FSMC_Init>:

SRAM_HandleTypeDef hsram1;

/* FSMC initialization function */
void MX_FSMC_Init(void)
{
 8000568:	b580      	push	{r7, lr}
 800056a:	b08e      	sub	sp, #56	; 0x38
 800056c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_Init 0 */

  /* USER CODE END FSMC_Init 0 */

  FSMC_NORSRAM_TimingTypeDef Timing = {0};
 800056e:	f107 031c 	add.w	r3, r7, #28
 8000572:	2200      	movs	r2, #0
 8000574:	601a      	str	r2, [r3, #0]
 8000576:	605a      	str	r2, [r3, #4]
 8000578:	609a      	str	r2, [r3, #8]
 800057a:	60da      	str	r2, [r3, #12]
 800057c:	611a      	str	r2, [r3, #16]
 800057e:	615a      	str	r2, [r3, #20]
 8000580:	619a      	str	r2, [r3, #24]
  FSMC_NORSRAM_TimingTypeDef ExtTiming = {0};
 8000582:	463b      	mov	r3, r7
 8000584:	2200      	movs	r2, #0
 8000586:	601a      	str	r2, [r3, #0]
 8000588:	605a      	str	r2, [r3, #4]
 800058a:	609a      	str	r2, [r3, #8]
 800058c:	60da      	str	r2, [r3, #12]
 800058e:	611a      	str	r2, [r3, #16]
 8000590:	615a      	str	r2, [r3, #20]
 8000592:	619a      	str	r2, [r3, #24]

  /* USER CODE END FSMC_Init 1 */

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FSMC_NORSRAM_DEVICE;
 8000594:	4b2f      	ldr	r3, [pc, #188]	; (8000654 <MX_FSMC_Init+0xec>)
 8000596:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 800059a:	601a      	str	r2, [r3, #0]
  hsram1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 800059c:	4b2d      	ldr	r3, [pc, #180]	; (8000654 <MX_FSMC_Init+0xec>)
 800059e:	4a2e      	ldr	r2, [pc, #184]	; (8000658 <MX_FSMC_Init+0xf0>)
 80005a0:	605a      	str	r2, [r3, #4]
  /* hsram1.Init */
  hsram1.Init.NSBank = FSMC_NORSRAM_BANK1;
 80005a2:	4b2c      	ldr	r3, [pc, #176]	; (8000654 <MX_FSMC_Init+0xec>)
 80005a4:	2200      	movs	r2, #0
 80005a6:	609a      	str	r2, [r3, #8]
  hsram1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 80005a8:	4b2a      	ldr	r3, [pc, #168]	; (8000654 <MX_FSMC_Init+0xec>)
 80005aa:	2200      	movs	r2, #0
 80005ac:	60da      	str	r2, [r3, #12]
  hsram1.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 80005ae:	4b29      	ldr	r3, [pc, #164]	; (8000654 <MX_FSMC_Init+0xec>)
 80005b0:	2200      	movs	r2, #0
 80005b2:	611a      	str	r2, [r3, #16]
  hsram1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 80005b4:	4b27      	ldr	r3, [pc, #156]	; (8000654 <MX_FSMC_Init+0xec>)
 80005b6:	2210      	movs	r2, #16
 80005b8:	615a      	str	r2, [r3, #20]
  hsram1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 80005ba:	4b26      	ldr	r3, [pc, #152]	; (8000654 <MX_FSMC_Init+0xec>)
 80005bc:	2200      	movs	r2, #0
 80005be:	619a      	str	r2, [r3, #24]
  hsram1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 80005c0:	4b24      	ldr	r3, [pc, #144]	; (8000654 <MX_FSMC_Init+0xec>)
 80005c2:	2200      	movs	r2, #0
 80005c4:	61da      	str	r2, [r3, #28]
  hsram1.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 80005c6:	4b23      	ldr	r3, [pc, #140]	; (8000654 <MX_FSMC_Init+0xec>)
 80005c8:	2200      	movs	r2, #0
 80005ca:	621a      	str	r2, [r3, #32]
  hsram1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 80005cc:	4b21      	ldr	r3, [pc, #132]	; (8000654 <MX_FSMC_Init+0xec>)
 80005ce:	2200      	movs	r2, #0
 80005d0:	625a      	str	r2, [r3, #36]	; 0x24
  hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 80005d2:	4b20      	ldr	r3, [pc, #128]	; (8000654 <MX_FSMC_Init+0xec>)
 80005d4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80005d8:	629a      	str	r2, [r3, #40]	; 0x28
  hsram1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 80005da:	4b1e      	ldr	r3, [pc, #120]	; (8000654 <MX_FSMC_Init+0xec>)
 80005dc:	2200      	movs	r2, #0
 80005de:	62da      	str	r2, [r3, #44]	; 0x2c
  hsram1.Init.ExtendedMode = FSMC_EXTENDED_MODE_ENABLE;
 80005e0:	4b1c      	ldr	r3, [pc, #112]	; (8000654 <MX_FSMC_Init+0xec>)
 80005e2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80005e6:	631a      	str	r2, [r3, #48]	; 0x30
  hsram1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 80005e8:	4b1a      	ldr	r3, [pc, #104]	; (8000654 <MX_FSMC_Init+0xec>)
 80005ea:	2200      	movs	r2, #0
 80005ec:	635a      	str	r2, [r3, #52]	; 0x34
  hsram1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 80005ee:	4b19      	ldr	r3, [pc, #100]	; (8000654 <MX_FSMC_Init+0xec>)
 80005f0:	2200      	movs	r2, #0
 80005f2:	639a      	str	r2, [r3, #56]	; 0x38
  hsram1.Init.PageSize = FSMC_PAGE_SIZE_NONE;
 80005f4:	4b17      	ldr	r3, [pc, #92]	; (8000654 <MX_FSMC_Init+0xec>)
 80005f6:	2200      	movs	r2, #0
 80005f8:	645a      	str	r2, [r3, #68]	; 0x44
  /* Timing */
  Timing.AddressSetupTime = 0xf;
 80005fa:	230f      	movs	r3, #15
 80005fc:	61fb      	str	r3, [r7, #28]
  Timing.AddressHoldTime = 15;
 80005fe:	230f      	movs	r3, #15
 8000600:	623b      	str	r3, [r7, #32]
  Timing.DataSetupTime = 60;
 8000602:	233c      	movs	r3, #60	; 0x3c
 8000604:	627b      	str	r3, [r7, #36]	; 0x24
  Timing.BusTurnAroundDuration = 0;
 8000606:	2300      	movs	r3, #0
 8000608:	62bb      	str	r3, [r7, #40]	; 0x28
  Timing.CLKDivision = 16;
 800060a:	2310      	movs	r3, #16
 800060c:	62fb      	str	r3, [r7, #44]	; 0x2c
  Timing.DataLatency = 17;
 800060e:	2311      	movs	r3, #17
 8000610:	633b      	str	r3, [r7, #48]	; 0x30
  Timing.AccessMode = FSMC_ACCESS_MODE_A;
 8000612:	2300      	movs	r3, #0
 8000614:	637b      	str	r3, [r7, #52]	; 0x34
  /* ExtTiming */
  ExtTiming.AddressSetupTime = 8;
 8000616:	2308      	movs	r3, #8
 8000618:	603b      	str	r3, [r7, #0]
  ExtTiming.AddressHoldTime = 15;
 800061a:	230f      	movs	r3, #15
 800061c:	607b      	str	r3, [r7, #4]
  ExtTiming.DataSetupTime = 9;
 800061e:	2309      	movs	r3, #9
 8000620:	60bb      	str	r3, [r7, #8]
  ExtTiming.BusTurnAroundDuration = 0;
 8000622:	2300      	movs	r3, #0
 8000624:	60fb      	str	r3, [r7, #12]
  ExtTiming.CLKDivision = 16;
 8000626:	2310      	movs	r3, #16
 8000628:	613b      	str	r3, [r7, #16]
  ExtTiming.DataLatency = 17;
 800062a:	2311      	movs	r3, #17
 800062c:	617b      	str	r3, [r7, #20]
  ExtTiming.AccessMode = FSMC_ACCESS_MODE_A;
 800062e:	2300      	movs	r3, #0
 8000630:	61bb      	str	r3, [r7, #24]

  if (HAL_SRAM_Init(&hsram1, &Timing, &ExtTiming) != HAL_OK)
 8000632:	463a      	mov	r2, r7
 8000634:	f107 031c 	add.w	r3, r7, #28
 8000638:	4619      	mov	r1, r3
 800063a:	4806      	ldr	r0, [pc, #24]	; (8000654 <MX_FSMC_Init+0xec>)
 800063c:	f002 fac5 	bl	8002bca <HAL_SRAM_Init>
 8000640:	4603      	mov	r3, r0
 8000642:	2b00      	cmp	r3, #0
 8000644:	d001      	beq.n	800064a <MX_FSMC_Init+0xe2>
  {
    Error_Handler( );
 8000646:	f000 fe31 	bl	80012ac <Error_Handler>
  }

  /* USER CODE BEGIN FSMC_Init 2 */

  /* USER CODE END FSMC_Init 2 */
}
 800064a:	bf00      	nop
 800064c:	3738      	adds	r7, #56	; 0x38
 800064e:	46bd      	mov	sp, r7
 8000650:	bd80      	pop	{r7, pc}
 8000652:	bf00      	nop
 8000654:	2000009c 	.word	0x2000009c
 8000658:	a0000104 	.word	0xa0000104

0800065c <HAL_FSMC_MspInit>:

static uint32_t FSMC_Initialized = 0;

static void HAL_FSMC_MspInit(void){
 800065c:	b580      	push	{r7, lr}
 800065e:	b086      	sub	sp, #24
 8000660:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_MspInit 0 */

  /* USER CODE END FSMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000662:	1d3b      	adds	r3, r7, #4
 8000664:	2200      	movs	r2, #0
 8000666:	601a      	str	r2, [r3, #0]
 8000668:	605a      	str	r2, [r3, #4]
 800066a:	609a      	str	r2, [r3, #8]
 800066c:	60da      	str	r2, [r3, #12]
 800066e:	611a      	str	r2, [r3, #16]
  if (FSMC_Initialized) {
 8000670:	4b1c      	ldr	r3, [pc, #112]	; (80006e4 <HAL_FSMC_MspInit+0x88>)
 8000672:	681b      	ldr	r3, [r3, #0]
 8000674:	2b00      	cmp	r3, #0
 8000676:	d131      	bne.n	80006dc <HAL_FSMC_MspInit+0x80>
    return;
  }
  FSMC_Initialized = 1;
 8000678:	4b1a      	ldr	r3, [pc, #104]	; (80006e4 <HAL_FSMC_MspInit+0x88>)
 800067a:	2201      	movs	r2, #1
 800067c:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 800067e:	2300      	movs	r3, #0
 8000680:	603b      	str	r3, [r7, #0]
 8000682:	4b19      	ldr	r3, [pc, #100]	; (80006e8 <HAL_FSMC_MspInit+0x8c>)
 8000684:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000686:	4a18      	ldr	r2, [pc, #96]	; (80006e8 <HAL_FSMC_MspInit+0x8c>)
 8000688:	f043 0301 	orr.w	r3, r3, #1
 800068c:	6393      	str	r3, [r2, #56]	; 0x38
 800068e:	4b16      	ldr	r3, [pc, #88]	; (80006e8 <HAL_FSMC_MspInit+0x8c>)
 8000690:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000692:	f003 0301 	and.w	r3, r3, #1
 8000696:	603b      	str	r3, [r7, #0]
 8000698:	683b      	ldr	r3, [r7, #0]
  PD4   ------> FSMC_NOE
  PD5   ------> FSMC_NWE
  PD7   ------> FSMC_NE1
  */
  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9
 800069a:	f64f 7388 	movw	r3, #65416	; 0xff88
 800069e:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
                          |GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80006a0:	2302      	movs	r3, #2
 80006a2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006a4:	2300      	movs	r3, #0
 80006a6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80006a8:	2303      	movs	r3, #3
 80006aa:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 80006ac:	230c      	movs	r3, #12
 80006ae:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80006b0:	1d3b      	adds	r3, r7, #4
 80006b2:	4619      	mov	r1, r3
 80006b4:	480d      	ldr	r0, [pc, #52]	; (80006ec <HAL_FSMC_MspInit+0x90>)
 80006b6:	f001 fbbd 	bl	8001e34 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14
 80006ba:	f24c 73b3 	movw	r3, #51123	; 0xc7b3
 80006be:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4
                          |GPIO_PIN_5|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80006c0:	2302      	movs	r3, #2
 80006c2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006c4:	2300      	movs	r3, #0
 80006c6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80006c8:	2303      	movs	r3, #3
 80006ca:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 80006cc:	230c      	movs	r3, #12
 80006ce:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80006d0:	1d3b      	adds	r3, r7, #4
 80006d2:	4619      	mov	r1, r3
 80006d4:	4806      	ldr	r0, [pc, #24]	; (80006f0 <HAL_FSMC_MspInit+0x94>)
 80006d6:	f001 fbad 	bl	8001e34 <HAL_GPIO_Init>
 80006da:	e000      	b.n	80006de <HAL_FSMC_MspInit+0x82>
    return;
 80006dc:	bf00      	nop

  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}
 80006de:	3718      	adds	r7, #24
 80006e0:	46bd      	mov	sp, r7
 80006e2:	bd80      	pop	{r7, pc}
 80006e4:	2000008c 	.word	0x2000008c
 80006e8:	40023800 	.word	0x40023800
 80006ec:	40021000 	.word	0x40021000
 80006f0:	40020c00 	.word	0x40020c00

080006f4 <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* sramHandle){
 80006f4:	b580      	push	{r7, lr}
 80006f6:	b082      	sub	sp, #8
 80006f8:	af00      	add	r7, sp, #0
 80006fa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FSMC_MspInit();
 80006fc:	f7ff ffae 	bl	800065c <HAL_FSMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 8000700:	bf00      	nop
 8000702:	3708      	adds	r7, #8
 8000704:	46bd      	mov	sp, r7
 8000706:	bd80      	pop	{r7, pc}

08000708 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000708:	b580      	push	{r7, lr}
 800070a:	b08e      	sub	sp, #56	; 0x38
 800070c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800070e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000712:	2200      	movs	r2, #0
 8000714:	601a      	str	r2, [r3, #0]
 8000716:	605a      	str	r2, [r3, #4]
 8000718:	609a      	str	r2, [r3, #8]
 800071a:	60da      	str	r2, [r3, #12]
 800071c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800071e:	2300      	movs	r3, #0
 8000720:	623b      	str	r3, [r7, #32]
 8000722:	4b87      	ldr	r3, [pc, #540]	; (8000940 <MX_GPIO_Init+0x238>)
 8000724:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000726:	4a86      	ldr	r2, [pc, #536]	; (8000940 <MX_GPIO_Init+0x238>)
 8000728:	f043 0310 	orr.w	r3, r3, #16
 800072c:	6313      	str	r3, [r2, #48]	; 0x30
 800072e:	4b84      	ldr	r3, [pc, #528]	; (8000940 <MX_GPIO_Init+0x238>)
 8000730:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000732:	f003 0310 	and.w	r3, r3, #16
 8000736:	623b      	str	r3, [r7, #32]
 8000738:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800073a:	2300      	movs	r3, #0
 800073c:	61fb      	str	r3, [r7, #28]
 800073e:	4b80      	ldr	r3, [pc, #512]	; (8000940 <MX_GPIO_Init+0x238>)
 8000740:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000742:	4a7f      	ldr	r2, [pc, #508]	; (8000940 <MX_GPIO_Init+0x238>)
 8000744:	f043 0304 	orr.w	r3, r3, #4
 8000748:	6313      	str	r3, [r2, #48]	; 0x30
 800074a:	4b7d      	ldr	r3, [pc, #500]	; (8000940 <MX_GPIO_Init+0x238>)
 800074c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800074e:	f003 0304 	and.w	r3, r3, #4
 8000752:	61fb      	str	r3, [r7, #28]
 8000754:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000756:	2300      	movs	r3, #0
 8000758:	61bb      	str	r3, [r7, #24]
 800075a:	4b79      	ldr	r3, [pc, #484]	; (8000940 <MX_GPIO_Init+0x238>)
 800075c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800075e:	4a78      	ldr	r2, [pc, #480]	; (8000940 <MX_GPIO_Init+0x238>)
 8000760:	f043 0320 	orr.w	r3, r3, #32
 8000764:	6313      	str	r3, [r2, #48]	; 0x30
 8000766:	4b76      	ldr	r3, [pc, #472]	; (8000940 <MX_GPIO_Init+0x238>)
 8000768:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800076a:	f003 0320 	and.w	r3, r3, #32
 800076e:	61bb      	str	r3, [r7, #24]
 8000770:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000772:	2300      	movs	r3, #0
 8000774:	617b      	str	r3, [r7, #20]
 8000776:	4b72      	ldr	r3, [pc, #456]	; (8000940 <MX_GPIO_Init+0x238>)
 8000778:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800077a:	4a71      	ldr	r2, [pc, #452]	; (8000940 <MX_GPIO_Init+0x238>)
 800077c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000780:	6313      	str	r3, [r2, #48]	; 0x30
 8000782:	4b6f      	ldr	r3, [pc, #444]	; (8000940 <MX_GPIO_Init+0x238>)
 8000784:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000786:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800078a:	617b      	str	r3, [r7, #20]
 800078c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800078e:	2300      	movs	r3, #0
 8000790:	613b      	str	r3, [r7, #16]
 8000792:	4b6b      	ldr	r3, [pc, #428]	; (8000940 <MX_GPIO_Init+0x238>)
 8000794:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000796:	4a6a      	ldr	r2, [pc, #424]	; (8000940 <MX_GPIO_Init+0x238>)
 8000798:	f043 0301 	orr.w	r3, r3, #1
 800079c:	6313      	str	r3, [r2, #48]	; 0x30
 800079e:	4b68      	ldr	r3, [pc, #416]	; (8000940 <MX_GPIO_Init+0x238>)
 80007a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007a2:	f003 0301 	and.w	r3, r3, #1
 80007a6:	613b      	str	r3, [r7, #16]
 80007a8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80007aa:	2300      	movs	r3, #0
 80007ac:	60fb      	str	r3, [r7, #12]
 80007ae:	4b64      	ldr	r3, [pc, #400]	; (8000940 <MX_GPIO_Init+0x238>)
 80007b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007b2:	4a63      	ldr	r2, [pc, #396]	; (8000940 <MX_GPIO_Init+0x238>)
 80007b4:	f043 0308 	orr.w	r3, r3, #8
 80007b8:	6313      	str	r3, [r2, #48]	; 0x30
 80007ba:	4b61      	ldr	r3, [pc, #388]	; (8000940 <MX_GPIO_Init+0x238>)
 80007bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007be:	f003 0308 	and.w	r3, r3, #8
 80007c2:	60fb      	str	r3, [r7, #12]
 80007c4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80007c6:	2300      	movs	r3, #0
 80007c8:	60bb      	str	r3, [r7, #8]
 80007ca:	4b5d      	ldr	r3, [pc, #372]	; (8000940 <MX_GPIO_Init+0x238>)
 80007cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007ce:	4a5c      	ldr	r2, [pc, #368]	; (8000940 <MX_GPIO_Init+0x238>)
 80007d0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80007d4:	6313      	str	r3, [r2, #48]	; 0x30
 80007d6:	4b5a      	ldr	r3, [pc, #360]	; (8000940 <MX_GPIO_Init+0x238>)
 80007d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80007de:	60bb      	str	r3, [r7, #8]
 80007e0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80007e2:	2300      	movs	r3, #0
 80007e4:	607b      	str	r3, [r7, #4]
 80007e6:	4b56      	ldr	r3, [pc, #344]	; (8000940 <MX_GPIO_Init+0x238>)
 80007e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007ea:	4a55      	ldr	r2, [pc, #340]	; (8000940 <MX_GPIO_Init+0x238>)
 80007ec:	f043 0302 	orr.w	r3, r3, #2
 80007f0:	6313      	str	r3, [r2, #48]	; 0x30
 80007f2:	4b53      	ldr	r3, [pc, #332]	; (8000940 <MX_GPIO_Init+0x238>)
 80007f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007f6:	f003 0302 	and.w	r3, r3, #2
 80007fa:	607b      	str	r3, [r7, #4]
 80007fc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, DEBUG_LED_Pin|OUTPUT_Y0_Pin|OUTPUT_Y1_Pin, GPIO_PIN_RESET);
 80007fe:	2200      	movs	r2, #0
 8000800:	2170      	movs	r1, #112	; 0x70
 8000802:	4850      	ldr	r0, [pc, #320]	; (8000944 <MX_GPIO_Init+0x23c>)
 8000804:	f001 fcca 	bl	800219c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_RESET);
 8000808:	2200      	movs	r2, #0
 800080a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800080e:	484e      	ldr	r0, [pc, #312]	; (8000948 <MX_GPIO_Init+0x240>)
 8000810:	f001 fcc4 	bl	800219c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ESP12_PWR_GPIO_Port, ESP12_PWR_Pin, GPIO_PIN_RESET);
 8000814:	2200      	movs	r2, #0
 8000816:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800081a:	484c      	ldr	r0, [pc, #304]	; (800094c <MX_GPIO_Init+0x244>)
 800081c:	f001 fcbe 	bl	800219c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, SW_UART_TX_Pin|FSMC_BLK_Pin|GPIO_PIN_15, GPIO_PIN_RESET);
 8000820:	2200      	movs	r2, #0
 8000822:	f248 1110 	movw	r1, #33040	; 0x8110
 8000826:	484a      	ldr	r0, [pc, #296]	; (8000950 <MX_GPIO_Init+0x248>)
 8000828:	f001 fcb8 	bl	800219c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, GPIO_PIN_RESET);
 800082c:	2200      	movs	r2, #0
 800082e:	2140      	movs	r1, #64	; 0x40
 8000830:	4848      	ldr	r0, [pc, #288]	; (8000954 <MX_GPIO_Init+0x24c>)
 8000832:	f001 fcb3 	bl	800219c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, GPIO_PIN_RESET);
 8000836:	2200      	movs	r2, #0
 8000838:	2108      	movs	r1, #8
 800083a:	4847      	ldr	r0, [pc, #284]	; (8000958 <MX_GPIO_Init+0x250>)
 800083c:	f001 fcae 	bl	800219c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = DEBUG_LED_Pin|OUTPUT_Y0_Pin|OUTPUT_Y1_Pin;
 8000840:	2370      	movs	r3, #112	; 0x70
 8000842:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000844:	2301      	movs	r3, #1
 8000846:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000848:	2300      	movs	r3, #0
 800084a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800084c:	2300      	movs	r3, #0
 800084e:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000850:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000854:	4619      	mov	r1, r3
 8000856:	483b      	ldr	r0, [pc, #236]	; (8000944 <MX_GPIO_Init+0x23c>)
 8000858:	f001 faec 	bl	8001e34 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = FSMC_RES_Pin;
 800085c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000860:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000862:	2301      	movs	r3, #1
 8000864:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000866:	2300      	movs	r3, #0
 8000868:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800086a:	2300      	movs	r3, #0
 800086c:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(FSMC_RES_GPIO_Port, &GPIO_InitStruct);
 800086e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000872:	4619      	mov	r1, r3
 8000874:	4834      	ldr	r0, [pc, #208]	; (8000948 <MX_GPIO_Init+0x240>)
 8000876:	f001 fadd 	bl	8001e34 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ESP12_BUSY_Pin;
 800087a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800087e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000880:	2300      	movs	r3, #0
 8000882:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000884:	2300      	movs	r3, #0
 8000886:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(ESP12_BUSY_GPIO_Port, &GPIO_InitStruct);
 8000888:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800088c:	4619      	mov	r1, r3
 800088e:	482f      	ldr	r0, [pc, #188]	; (800094c <MX_GPIO_Init+0x244>)
 8000890:	f001 fad0 	bl	8001e34 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ESP12_PWR_Pin;
 8000894:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000898:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800089a:	2301      	movs	r3, #1
 800089c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800089e:	2300      	movs	r3, #0
 80008a0:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008a2:	2300      	movs	r3, #0
 80008a4:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(ESP12_PWR_GPIO_Port, &GPIO_InitStruct);
 80008a6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80008aa:	4619      	mov	r1, r3
 80008ac:	4827      	ldr	r0, [pc, #156]	; (800094c <MX_GPIO_Init+0x244>)
 80008ae:	f001 fac1 	bl	8001e34 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PA15 */
  GPIO_InitStruct.Pin = SW_UART_TX_Pin|FSMC_BLK_Pin|GPIO_PIN_15;
 80008b2:	f248 1310 	movw	r3, #33040	; 0x8110
 80008b6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008b8:	2301      	movs	r3, #1
 80008ba:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008bc:	2300      	movs	r3, #0
 80008be:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008c0:	2300      	movs	r3, #0
 80008c2:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008c4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80008c8:	4619      	mov	r1, r3
 80008ca:	4821      	ldr	r0, [pc, #132]	; (8000950 <MX_GPIO_Init+0x248>)
 80008cc:	f001 fab2 	bl	8001e34 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = SW_UART_RX_Pin|INPUT_X0_Pin|INPUT_X1_Pin;
 80008d0:	23e0      	movs	r3, #224	; 0xe0
 80008d2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80008d4:	2300      	movs	r3, #0
 80008d6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008d8:	2300      	movs	r3, #0
 80008da:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008dc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80008e0:	4619      	mov	r1, r3
 80008e2:	481b      	ldr	r0, [pc, #108]	; (8000950 <MX_GPIO_Init+0x248>)
 80008e4:	f001 faa6 	bl	8001e34 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = INPUT_X2_Pin|INPUT_X3_Pin;
 80008e8:	2330      	movs	r3, #48	; 0x30
 80008ea:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80008ec:	2300      	movs	r3, #0
 80008ee:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008f0:	2300      	movs	r3, #0
 80008f2:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80008f4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80008f8:	4619      	mov	r1, r3
 80008fa:	4813      	ldr	r0, [pc, #76]	; (8000948 <MX_GPIO_Init+0x240>)
 80008fc:	f001 fa9a 	bl	8001e34 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD_LATCH_Pin;
 8000900:	2340      	movs	r3, #64	; 0x40
 8000902:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000904:	2301      	movs	r3, #1
 8000906:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000908:	2300      	movs	r3, #0
 800090a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800090c:	2300      	movs	r3, #0
 800090e:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(LD_LATCH_GPIO_Port, &GPIO_InitStruct);
 8000910:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000914:	4619      	mov	r1, r3
 8000916:	480f      	ldr	r0, [pc, #60]	; (8000954 <MX_GPIO_Init+0x24c>)
 8000918:	f001 fa8c 	bl	8001e34 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BTN_LOAD_Pin;
 800091c:	2308      	movs	r3, #8
 800091e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000920:	2301      	movs	r3, #1
 8000922:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000924:	2300      	movs	r3, #0
 8000926:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000928:	2300      	movs	r3, #0
 800092a:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(BTN_LOAD_GPIO_Port, &GPIO_InitStruct);
 800092c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000930:	4619      	mov	r1, r3
 8000932:	4809      	ldr	r0, [pc, #36]	; (8000958 <MX_GPIO_Init+0x250>)
 8000934:	f001 fa7e 	bl	8001e34 <HAL_GPIO_Init>

}
 8000938:	bf00      	nop
 800093a:	3738      	adds	r7, #56	; 0x38
 800093c:	46bd      	mov	sp, r7
 800093e:	bd80      	pop	{r7, pc}
 8000940:	40023800 	.word	0x40023800
 8000944:	40021000 	.word	0x40021000
 8000948:	40020800 	.word	0x40020800
 800094c:	40021400 	.word	0x40021400
 8000950:	40020000 	.word	0x40020000
 8000954:	40021800 	.word	0x40021800
 8000958:	40020c00 	.word	0x40020c00

0800095c <LCD_WR_REG>:
unsigned char s[50];

_lcd_dev lcddev;

void LCD_WR_REG(uint16_t reg)
{
 800095c:	b480      	push	{r7}
 800095e:	b083      	sub	sp, #12
 8000960:	af00      	add	r7, sp, #0
 8000962:	4603      	mov	r3, r0
 8000964:	80fb      	strh	r3, [r7, #6]
	LCD->LCD_REG=reg;
 8000966:	4a04      	ldr	r2, [pc, #16]	; (8000978 <LCD_WR_REG+0x1c>)
 8000968:	88fb      	ldrh	r3, [r7, #6]
 800096a:	8013      	strh	r3, [r2, #0]
}
 800096c:	bf00      	nop
 800096e:	370c      	adds	r7, #12
 8000970:	46bd      	mov	sp, r7
 8000972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000976:	4770      	bx	lr
 8000978:	600ffffe 	.word	0x600ffffe

0800097c <LCD_WR_DATA>:

void LCD_WR_DATA(uint16_t data)
{
 800097c:	b480      	push	{r7}
 800097e:	b083      	sub	sp, #12
 8000980:	af00      	add	r7, sp, #0
 8000982:	4603      	mov	r3, r0
 8000984:	80fb      	strh	r3, [r7, #6]
	LCD->LCD_RAM=data;
 8000986:	4a04      	ldr	r2, [pc, #16]	; (8000998 <LCD_WR_DATA+0x1c>)
 8000988:	88fb      	ldrh	r3, [r7, #6]
 800098a:	8053      	strh	r3, [r2, #2]
}
 800098c:	bf00      	nop
 800098e:	370c      	adds	r7, #12
 8000990:	46bd      	mov	sp, r7
 8000992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000996:	4770      	bx	lr
 8000998:	600ffffe 	.word	0x600ffffe

0800099c <LCD_RD_DATA>:

uint16_t LCD_RD_DATA(void)
{
 800099c:	b480      	push	{r7}
 800099e:	b083      	sub	sp, #12
 80009a0:	af00      	add	r7, sp, #0
	__IO uint16_t ram;
	ram=LCD->LCD_RAM;
 80009a2:	4b06      	ldr	r3, [pc, #24]	; (80009bc <LCD_RD_DATA+0x20>)
 80009a4:	885b      	ldrh	r3, [r3, #2]
 80009a6:	b29b      	uxth	r3, r3
 80009a8:	80fb      	strh	r3, [r7, #6]
	return ram;
 80009aa:	88fb      	ldrh	r3, [r7, #6]
 80009ac:	b29b      	uxth	r3, r3
}
 80009ae:	4618      	mov	r0, r3
 80009b0:	370c      	adds	r7, #12
 80009b2:	46bd      	mov	sp, r7
 80009b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009b8:	4770      	bx	lr
 80009ba:	bf00      	nop
 80009bc:	600ffffe 	.word	0x600ffffe

080009c0 <lcd_AddressSet>:


void lcd_AddressSet(uint16_t x1,uint16_t y1,uint16_t x2,uint16_t y2)
{
 80009c0:	b590      	push	{r4, r7, lr}
 80009c2:	b083      	sub	sp, #12
 80009c4:	af00      	add	r7, sp, #0
 80009c6:	4604      	mov	r4, r0
 80009c8:	4608      	mov	r0, r1
 80009ca:	4611      	mov	r1, r2
 80009cc:	461a      	mov	r2, r3
 80009ce:	4623      	mov	r3, r4
 80009d0:	80fb      	strh	r3, [r7, #6]
 80009d2:	4603      	mov	r3, r0
 80009d4:	80bb      	strh	r3, [r7, #4]
 80009d6:	460b      	mov	r3, r1
 80009d8:	807b      	strh	r3, [r7, #2]
 80009da:	4613      	mov	r3, r2
 80009dc:	803b      	strh	r3, [r7, #0]
		LCD_WR_REG(0x2a);
 80009de:	202a      	movs	r0, #42	; 0x2a
 80009e0:	f7ff ffbc 	bl	800095c <LCD_WR_REG>
		LCD_WR_DATA(x1>>8);
 80009e4:	88fb      	ldrh	r3, [r7, #6]
 80009e6:	0a1b      	lsrs	r3, r3, #8
 80009e8:	b29b      	uxth	r3, r3
 80009ea:	4618      	mov	r0, r3
 80009ec:	f7ff ffc6 	bl	800097c <LCD_WR_DATA>
		LCD_WR_DATA(x1&0xff);
 80009f0:	88fb      	ldrh	r3, [r7, #6]
 80009f2:	b2db      	uxtb	r3, r3
 80009f4:	b29b      	uxth	r3, r3
 80009f6:	4618      	mov	r0, r3
 80009f8:	f7ff ffc0 	bl	800097c <LCD_WR_DATA>
		LCD_WR_DATA(x2>>8);
 80009fc:	887b      	ldrh	r3, [r7, #2]
 80009fe:	0a1b      	lsrs	r3, r3, #8
 8000a00:	b29b      	uxth	r3, r3
 8000a02:	4618      	mov	r0, r3
 8000a04:	f7ff ffba 	bl	800097c <LCD_WR_DATA>
		LCD_WR_DATA(x2&0xff);
 8000a08:	887b      	ldrh	r3, [r7, #2]
 8000a0a:	b2db      	uxtb	r3, r3
 8000a0c:	b29b      	uxth	r3, r3
 8000a0e:	4618      	mov	r0, r3
 8000a10:	f7ff ffb4 	bl	800097c <LCD_WR_DATA>
		LCD_WR_REG(0x2b);
 8000a14:	202b      	movs	r0, #43	; 0x2b
 8000a16:	f7ff ffa1 	bl	800095c <LCD_WR_REG>
		LCD_WR_DATA(y1>>8);
 8000a1a:	88bb      	ldrh	r3, [r7, #4]
 8000a1c:	0a1b      	lsrs	r3, r3, #8
 8000a1e:	b29b      	uxth	r3, r3
 8000a20:	4618      	mov	r0, r3
 8000a22:	f7ff ffab 	bl	800097c <LCD_WR_DATA>
		LCD_WR_DATA(y1&0xff);
 8000a26:	88bb      	ldrh	r3, [r7, #4]
 8000a28:	b2db      	uxtb	r3, r3
 8000a2a:	b29b      	uxth	r3, r3
 8000a2c:	4618      	mov	r0, r3
 8000a2e:	f7ff ffa5 	bl	800097c <LCD_WR_DATA>
		LCD_WR_DATA(y2>>8);
 8000a32:	883b      	ldrh	r3, [r7, #0]
 8000a34:	0a1b      	lsrs	r3, r3, #8
 8000a36:	b29b      	uxth	r3, r3
 8000a38:	4618      	mov	r0, r3
 8000a3a:	f7ff ff9f 	bl	800097c <LCD_WR_DATA>
		LCD_WR_DATA(y2&0xff);
 8000a3e:	883b      	ldrh	r3, [r7, #0]
 8000a40:	b2db      	uxtb	r3, r3
 8000a42:	b29b      	uxth	r3, r3
 8000a44:	4618      	mov	r0, r3
 8000a46:	f7ff ff99 	bl	800097c <LCD_WR_DATA>
		LCD_WR_REG(0x2c);
 8000a4a:	202c      	movs	r0, #44	; 0x2c
 8000a4c:	f7ff ff86 	bl	800095c <LCD_WR_REG>
}
 8000a50:	bf00      	nop
 8000a52:	370c      	adds	r7, #12
 8000a54:	46bd      	mov	sp, r7
 8000a56:	bd90      	pop	{r4, r7, pc}

08000a58 <lcd_Clear>:
  * @brief  Fill all pixels with a color
  * @param  color Color to fill the screen
  * @retval None
  */
void lcd_Clear(uint16_t color) //
{
 8000a58:	b580      	push	{r7, lr}
 8000a5a:	b084      	sub	sp, #16
 8000a5c:	af00      	add	r7, sp, #0
 8000a5e:	4603      	mov	r3, r0
 8000a60:	80fb      	strh	r3, [r7, #6]
	uint16_t i,j;
	lcd_AddressSet(0,0,lcddev.width-1,lcddev.height-1);
 8000a62:	4b15      	ldr	r3, [pc, #84]	; (8000ab8 <lcd_Clear+0x60>)
 8000a64:	881b      	ldrh	r3, [r3, #0]
 8000a66:	3b01      	subs	r3, #1
 8000a68:	b29a      	uxth	r2, r3
 8000a6a:	4b13      	ldr	r3, [pc, #76]	; (8000ab8 <lcd_Clear+0x60>)
 8000a6c:	885b      	ldrh	r3, [r3, #2]
 8000a6e:	3b01      	subs	r3, #1
 8000a70:	b29b      	uxth	r3, r3
 8000a72:	2100      	movs	r1, #0
 8000a74:	2000      	movs	r0, #0
 8000a76:	f7ff ffa3 	bl	80009c0 <lcd_AddressSet>
	for(i=0;i<lcddev.width;i++)
 8000a7a:	2300      	movs	r3, #0
 8000a7c:	81fb      	strh	r3, [r7, #14]
 8000a7e:	e011      	b.n	8000aa4 <lcd_Clear+0x4c>
	{
		for(j=0;j<lcddev.height;j++)
 8000a80:	2300      	movs	r3, #0
 8000a82:	81bb      	strh	r3, [r7, #12]
 8000a84:	e006      	b.n	8000a94 <lcd_Clear+0x3c>
		{
			LCD_WR_DATA(color);
 8000a86:	88fb      	ldrh	r3, [r7, #6]
 8000a88:	4618      	mov	r0, r3
 8000a8a:	f7ff ff77 	bl	800097c <LCD_WR_DATA>
		for(j=0;j<lcddev.height;j++)
 8000a8e:	89bb      	ldrh	r3, [r7, #12]
 8000a90:	3301      	adds	r3, #1
 8000a92:	81bb      	strh	r3, [r7, #12]
 8000a94:	4b08      	ldr	r3, [pc, #32]	; (8000ab8 <lcd_Clear+0x60>)
 8000a96:	885b      	ldrh	r3, [r3, #2]
 8000a98:	89ba      	ldrh	r2, [r7, #12]
 8000a9a:	429a      	cmp	r2, r3
 8000a9c:	d3f3      	bcc.n	8000a86 <lcd_Clear+0x2e>
	for(i=0;i<lcddev.width;i++)
 8000a9e:	89fb      	ldrh	r3, [r7, #14]
 8000aa0:	3301      	adds	r3, #1
 8000aa2:	81fb      	strh	r3, [r7, #14]
 8000aa4:	4b04      	ldr	r3, [pc, #16]	; (8000ab8 <lcd_Clear+0x60>)
 8000aa6:	881b      	ldrh	r3, [r3, #0]
 8000aa8:	89fa      	ldrh	r2, [r7, #14]
 8000aaa:	429a      	cmp	r2, r3
 8000aac:	d3e8      	bcc.n	8000a80 <lcd_Clear+0x28>
		}
	}
}
 8000aae:	bf00      	nop
 8000ab0:	bf00      	nop
 8000ab2:	3710      	adds	r7, #16
 8000ab4:	46bd      	mov	sp, r7
 8000ab6:	bd80      	pop	{r7, pc}
 8000ab8:	200000ec 	.word	0x200000ec

08000abc <lcd_DrawPoint>:
  * @param  y Y coordinate
  * @param  color Color to fill
  * @retval None
  */
void lcd_DrawPoint(uint16_t x,uint16_t y,uint16_t color) // 1 ddieemr anhr
{
 8000abc:	b580      	push	{r7, lr}
 8000abe:	b082      	sub	sp, #8
 8000ac0:	af00      	add	r7, sp, #0
 8000ac2:	4603      	mov	r3, r0
 8000ac4:	80fb      	strh	r3, [r7, #6]
 8000ac6:	460b      	mov	r3, r1
 8000ac8:	80bb      	strh	r3, [r7, #4]
 8000aca:	4613      	mov	r3, r2
 8000acc:	807b      	strh	r3, [r7, #2]
	lcd_AddressSet(x,y,x,y);//
 8000ace:	88bb      	ldrh	r3, [r7, #4]
 8000ad0:	88fa      	ldrh	r2, [r7, #6]
 8000ad2:	88b9      	ldrh	r1, [r7, #4]
 8000ad4:	88f8      	ldrh	r0, [r7, #6]
 8000ad6:	f7ff ff73 	bl	80009c0 <lcd_AddressSet>
	LCD_WR_DATA(color);
 8000ada:	887b      	ldrh	r3, [r7, #2]
 8000adc:	4618      	mov	r0, r3
 8000ade:	f7ff ff4d 	bl	800097c <LCD_WR_DATA>
}
 8000ae2:	bf00      	nop
 8000ae4:	3708      	adds	r7, #8
 8000ae6:	46bd      	mov	sp, r7
 8000ae8:	bd80      	pop	{r7, pc}
	...

08000aec <lcd_ShowChar>:
	lcd_DrawLine(x1,y2,x2,y2,color);
	lcd_DrawLine(x2,y1,x2,y2,color);
}

void lcd_ShowChar(uint16_t x,uint16_t y,uint8_t character,uint16_t fc,uint16_t bc,uint8_t sizey,uint8_t mode) // 1ky tu size = 12 16 24 32, fc: mau chuw, bc, mauf neefn, mode: hien neen
{
 8000aec:	b590      	push	{r4, r7, lr}
 8000aee:	b087      	sub	sp, #28
 8000af0:	af00      	add	r7, sp, #0
 8000af2:	4604      	mov	r4, r0
 8000af4:	4608      	mov	r0, r1
 8000af6:	4611      	mov	r1, r2
 8000af8:	461a      	mov	r2, r3
 8000afa:	4623      	mov	r3, r4
 8000afc:	80fb      	strh	r3, [r7, #6]
 8000afe:	4603      	mov	r3, r0
 8000b00:	80bb      	strh	r3, [r7, #4]
 8000b02:	460b      	mov	r3, r1
 8000b04:	70fb      	strb	r3, [r7, #3]
 8000b06:	4613      	mov	r3, r2
 8000b08:	803b      	strh	r3, [r7, #0]
	uint8_t temp,sizex,t,m=0;
 8000b0a:	2300      	movs	r3, #0
 8000b0c:	757b      	strb	r3, [r7, #21]
	uint16_t i,TypefaceNum;
	uint16_t x0=x;
 8000b0e:	88fb      	ldrh	r3, [r7, #6]
 8000b10:	823b      	strh	r3, [r7, #16]
	sizex=sizey/2;
 8000b12:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8000b16:	085b      	lsrs	r3, r3, #1
 8000b18:	73fb      	strb	r3, [r7, #15]
	TypefaceNum=(sizex/8+((sizex%8)?1:0))*sizey;
 8000b1a:	7bfb      	ldrb	r3, [r7, #15]
 8000b1c:	08db      	lsrs	r3, r3, #3
 8000b1e:	b2db      	uxtb	r3, r3
 8000b20:	461a      	mov	r2, r3
 8000b22:	7bfb      	ldrb	r3, [r7, #15]
 8000b24:	f003 0307 	and.w	r3, r3, #7
 8000b28:	b2db      	uxtb	r3, r3
 8000b2a:	2b00      	cmp	r3, #0
 8000b2c:	bf14      	ite	ne
 8000b2e:	2301      	movne	r3, #1
 8000b30:	2300      	moveq	r3, #0
 8000b32:	b2db      	uxtb	r3, r3
 8000b34:	4413      	add	r3, r2
 8000b36:	b29a      	uxth	r2, r3
 8000b38:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8000b3c:	b29b      	uxth	r3, r3
 8000b3e:	fb12 f303 	smulbb	r3, r2, r3
 8000b42:	81bb      	strh	r3, [r7, #12]
	character=character-' ';
 8000b44:	78fb      	ldrb	r3, [r7, #3]
 8000b46:	3b20      	subs	r3, #32
 8000b48:	70fb      	strb	r3, [r7, #3]
	lcd_AddressSet(x,y,x+sizex-1,y+sizey-1);
 8000b4a:	7bfb      	ldrb	r3, [r7, #15]
 8000b4c:	b29a      	uxth	r2, r3
 8000b4e:	88fb      	ldrh	r3, [r7, #6]
 8000b50:	4413      	add	r3, r2
 8000b52:	b29b      	uxth	r3, r3
 8000b54:	3b01      	subs	r3, #1
 8000b56:	b29c      	uxth	r4, r3
 8000b58:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8000b5c:	b29a      	uxth	r2, r3
 8000b5e:	88bb      	ldrh	r3, [r7, #4]
 8000b60:	4413      	add	r3, r2
 8000b62:	b29b      	uxth	r3, r3
 8000b64:	3b01      	subs	r3, #1
 8000b66:	b29b      	uxth	r3, r3
 8000b68:	88b9      	ldrh	r1, [r7, #4]
 8000b6a:	88f8      	ldrh	r0, [r7, #6]
 8000b6c:	4622      	mov	r2, r4
 8000b6e:	f7ff ff27 	bl	80009c0 <lcd_AddressSet>
	for(i=0;i<TypefaceNum;i++)
 8000b72:	2300      	movs	r3, #0
 8000b74:	827b      	strh	r3, [r7, #18]
 8000b76:	e07a      	b.n	8000c6e <lcd_ShowChar+0x182>
	{
		if(sizey==12);
 8000b78:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8000b7c:	2b0c      	cmp	r3, #12
 8000b7e:	d028      	beq.n	8000bd2 <lcd_ShowChar+0xe6>
		else if(sizey==16)temp=ascii_1608[character][i];
 8000b80:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8000b84:	2b10      	cmp	r3, #16
 8000b86:	d108      	bne.n	8000b9a <lcd_ShowChar+0xae>
 8000b88:	78fa      	ldrb	r2, [r7, #3]
 8000b8a:	8a7b      	ldrh	r3, [r7, #18]
 8000b8c:	493c      	ldr	r1, [pc, #240]	; (8000c80 <lcd_ShowChar+0x194>)
 8000b8e:	0112      	lsls	r2, r2, #4
 8000b90:	440a      	add	r2, r1
 8000b92:	4413      	add	r3, r2
 8000b94:	781b      	ldrb	r3, [r3, #0]
 8000b96:	75fb      	strb	r3, [r7, #23]
 8000b98:	e01b      	b.n	8000bd2 <lcd_ShowChar+0xe6>
		else if(sizey==24)temp=ascii_2412[character][i];
 8000b9a:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8000b9e:	2b18      	cmp	r3, #24
 8000ba0:	d10b      	bne.n	8000bba <lcd_ShowChar+0xce>
 8000ba2:	78fa      	ldrb	r2, [r7, #3]
 8000ba4:	8a79      	ldrh	r1, [r7, #18]
 8000ba6:	4837      	ldr	r0, [pc, #220]	; (8000c84 <lcd_ShowChar+0x198>)
 8000ba8:	4613      	mov	r3, r2
 8000baa:	005b      	lsls	r3, r3, #1
 8000bac:	4413      	add	r3, r2
 8000bae:	011b      	lsls	r3, r3, #4
 8000bb0:	4403      	add	r3, r0
 8000bb2:	440b      	add	r3, r1
 8000bb4:	781b      	ldrb	r3, [r3, #0]
 8000bb6:	75fb      	strb	r3, [r7, #23]
 8000bb8:	e00b      	b.n	8000bd2 <lcd_ShowChar+0xe6>
		else if(sizey==32)temp=ascii_3216[character][i];
 8000bba:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8000bbe:	2b20      	cmp	r3, #32
 8000bc0:	d15a      	bne.n	8000c78 <lcd_ShowChar+0x18c>
 8000bc2:	78fa      	ldrb	r2, [r7, #3]
 8000bc4:	8a7b      	ldrh	r3, [r7, #18]
 8000bc6:	4930      	ldr	r1, [pc, #192]	; (8000c88 <lcd_ShowChar+0x19c>)
 8000bc8:	0192      	lsls	r2, r2, #6
 8000bca:	440a      	add	r2, r1
 8000bcc:	4413      	add	r3, r2
 8000bce:	781b      	ldrb	r3, [r3, #0]
 8000bd0:	75fb      	strb	r3, [r7, #23]
		else return;
		for(t=0;t<8;t++)
 8000bd2:	2300      	movs	r3, #0
 8000bd4:	75bb      	strb	r3, [r7, #22]
 8000bd6:	e044      	b.n	8000c62 <lcd_ShowChar+0x176>
		{
			if(!mode)
 8000bd8:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8000bdc:	2b00      	cmp	r3, #0
 8000bde:	d120      	bne.n	8000c22 <lcd_ShowChar+0x136>
			{
				if(temp&(0x01<<t))LCD_WR_DATA(fc);
 8000be0:	7dfa      	ldrb	r2, [r7, #23]
 8000be2:	7dbb      	ldrb	r3, [r7, #22]
 8000be4:	fa42 f303 	asr.w	r3, r2, r3
 8000be8:	f003 0301 	and.w	r3, r3, #1
 8000bec:	2b00      	cmp	r3, #0
 8000bee:	d004      	beq.n	8000bfa <lcd_ShowChar+0x10e>
 8000bf0:	883b      	ldrh	r3, [r7, #0]
 8000bf2:	4618      	mov	r0, r3
 8000bf4:	f7ff fec2 	bl	800097c <LCD_WR_DATA>
 8000bf8:	e003      	b.n	8000c02 <lcd_ShowChar+0x116>
				else LCD_WR_DATA(bc);
 8000bfa:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8000bfc:	4618      	mov	r0, r3
 8000bfe:	f7ff febd 	bl	800097c <LCD_WR_DATA>
				m++;
 8000c02:	7d7b      	ldrb	r3, [r7, #21]
 8000c04:	3301      	adds	r3, #1
 8000c06:	757b      	strb	r3, [r7, #21]
				if(m%sizex==0)
 8000c08:	7d7b      	ldrb	r3, [r7, #21]
 8000c0a:	7bfa      	ldrb	r2, [r7, #15]
 8000c0c:	fbb3 f1f2 	udiv	r1, r3, r2
 8000c10:	fb02 f201 	mul.w	r2, r2, r1
 8000c14:	1a9b      	subs	r3, r3, r2
 8000c16:	b2db      	uxtb	r3, r3
 8000c18:	2b00      	cmp	r3, #0
 8000c1a:	d11f      	bne.n	8000c5c <lcd_ShowChar+0x170>
				{
					m=0;
 8000c1c:	2300      	movs	r3, #0
 8000c1e:	757b      	strb	r3, [r7, #21]
					break;
 8000c20:	e022      	b.n	8000c68 <lcd_ShowChar+0x17c>
				}
			}
			else
			{
				if(temp&(0x01<<t))lcd_DrawPoint(x,y,fc);
 8000c22:	7dfa      	ldrb	r2, [r7, #23]
 8000c24:	7dbb      	ldrb	r3, [r7, #22]
 8000c26:	fa42 f303 	asr.w	r3, r2, r3
 8000c2a:	f003 0301 	and.w	r3, r3, #1
 8000c2e:	2b00      	cmp	r3, #0
 8000c30:	d005      	beq.n	8000c3e <lcd_ShowChar+0x152>
 8000c32:	883a      	ldrh	r2, [r7, #0]
 8000c34:	88b9      	ldrh	r1, [r7, #4]
 8000c36:	88fb      	ldrh	r3, [r7, #6]
 8000c38:	4618      	mov	r0, r3
 8000c3a:	f7ff ff3f 	bl	8000abc <lcd_DrawPoint>
				x++;
 8000c3e:	88fb      	ldrh	r3, [r7, #6]
 8000c40:	3301      	adds	r3, #1
 8000c42:	80fb      	strh	r3, [r7, #6]
				if((x-x0)==sizex)
 8000c44:	88fa      	ldrh	r2, [r7, #6]
 8000c46:	8a3b      	ldrh	r3, [r7, #16]
 8000c48:	1ad2      	subs	r2, r2, r3
 8000c4a:	7bfb      	ldrb	r3, [r7, #15]
 8000c4c:	429a      	cmp	r2, r3
 8000c4e:	d105      	bne.n	8000c5c <lcd_ShowChar+0x170>
				{
					x=x0;
 8000c50:	8a3b      	ldrh	r3, [r7, #16]
 8000c52:	80fb      	strh	r3, [r7, #6]
					y++;
 8000c54:	88bb      	ldrh	r3, [r7, #4]
 8000c56:	3301      	adds	r3, #1
 8000c58:	80bb      	strh	r3, [r7, #4]
					break;
 8000c5a:	e005      	b.n	8000c68 <lcd_ShowChar+0x17c>
		for(t=0;t<8;t++)
 8000c5c:	7dbb      	ldrb	r3, [r7, #22]
 8000c5e:	3301      	adds	r3, #1
 8000c60:	75bb      	strb	r3, [r7, #22]
 8000c62:	7dbb      	ldrb	r3, [r7, #22]
 8000c64:	2b07      	cmp	r3, #7
 8000c66:	d9b7      	bls.n	8000bd8 <lcd_ShowChar+0xec>
	for(i=0;i<TypefaceNum;i++)
 8000c68:	8a7b      	ldrh	r3, [r7, #18]
 8000c6a:	3301      	adds	r3, #1
 8000c6c:	827b      	strh	r3, [r7, #18]
 8000c6e:	8a7a      	ldrh	r2, [r7, #18]
 8000c70:	89bb      	ldrh	r3, [r7, #12]
 8000c72:	429a      	cmp	r2, r3
 8000c74:	d380      	bcc.n	8000b78 <lcd_ShowChar+0x8c>
 8000c76:	e000      	b.n	8000c7a <lcd_ShowChar+0x18e>
		else return;
 8000c78:	bf00      	nop
				}
			}
		}
	}
}
 8000c7a:	371c      	adds	r7, #28
 8000c7c:	46bd      	mov	sp, r7
 8000c7e:	bd90      	pop	{r4, r7, pc}
 8000c80:	08005438 	.word	0x08005438
 8000c84:	08005a28 	.word	0x08005a28
 8000c88:	08006bf8 	.word	0x08006bf8

08000c8c <lcd_SetDir>:
	}
}


void lcd_SetDir(uint8_t dir) //chinh huong man hinh
{
 8000c8c:	b480      	push	{r7}
 8000c8e:	b083      	sub	sp, #12
 8000c90:	af00      	add	r7, sp, #0
 8000c92:	4603      	mov	r3, r0
 8000c94:	71fb      	strb	r3, [r7, #7]
	if((dir>>4)%4)
 8000c96:	79fb      	ldrb	r3, [r7, #7]
 8000c98:	091b      	lsrs	r3, r3, #4
 8000c9a:	b2db      	uxtb	r3, r3
 8000c9c:	f003 0303 	and.w	r3, r3, #3
 8000ca0:	b2db      	uxtb	r3, r3
 8000ca2:	2b00      	cmp	r3, #0
 8000ca4:	d007      	beq.n	8000cb6 <lcd_SetDir+0x2a>
	{
		lcddev.width=320;
 8000ca6:	4b0a      	ldr	r3, [pc, #40]	; (8000cd0 <lcd_SetDir+0x44>)
 8000ca8:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8000cac:	801a      	strh	r2, [r3, #0]
		lcddev.height=240;
 8000cae:	4b08      	ldr	r3, [pc, #32]	; (8000cd0 <lcd_SetDir+0x44>)
 8000cb0:	22f0      	movs	r2, #240	; 0xf0
 8000cb2:	805a      	strh	r2, [r3, #2]
	}else
	{
		lcddev.width=240;
		lcddev.height=320;
	}
}
 8000cb4:	e006      	b.n	8000cc4 <lcd_SetDir+0x38>
		lcddev.width=240;
 8000cb6:	4b06      	ldr	r3, [pc, #24]	; (8000cd0 <lcd_SetDir+0x44>)
 8000cb8:	22f0      	movs	r2, #240	; 0xf0
 8000cba:	801a      	strh	r2, [r3, #0]
		lcddev.height=320;
 8000cbc:	4b04      	ldr	r3, [pc, #16]	; (8000cd0 <lcd_SetDir+0x44>)
 8000cbe:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8000cc2:	805a      	strh	r2, [r3, #2]
}
 8000cc4:	bf00      	nop
 8000cc6:	370c      	adds	r7, #12
 8000cc8:	46bd      	mov	sp, r7
 8000cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cce:	4770      	bx	lr
 8000cd0:	200000ec 	.word	0x200000ec

08000cd4 <lcd_init>:


void lcd_init(void)
{
 8000cd4:	b580      	push	{r7, lr}
 8000cd6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_RESET);
 8000cd8:	2200      	movs	r2, #0
 8000cda:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000cde:	48aa      	ldr	r0, [pc, #680]	; (8000f88 <lcd_init+0x2b4>)
 8000ce0:	f001 fa5c 	bl	800219c <HAL_GPIO_WritePin>
	HAL_Delay(500);
 8000ce4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000ce8:	f000 fedc 	bl	8001aa4 <HAL_Delay>
	HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_SET);
 8000cec:	2201      	movs	r2, #1
 8000cee:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000cf2:	48a5      	ldr	r0, [pc, #660]	; (8000f88 <lcd_init+0x2b4>)
 8000cf4:	f001 fa52 	bl	800219c <HAL_GPIO_WritePin>
	HAL_Delay(500);
 8000cf8:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000cfc:	f000 fed2 	bl	8001aa4 <HAL_Delay>
	lcd_SetDir(DFT_SCAN_DIR);
 8000d00:	2000      	movs	r0, #0
 8000d02:	f7ff ffc3 	bl	8000c8c <lcd_SetDir>
	LCD_WR_REG(0XD3);
 8000d06:	20d3      	movs	r0, #211	; 0xd3
 8000d08:	f7ff fe28 	bl	800095c <LCD_WR_REG>
	lcddev.id=LCD_RD_DATA();	//dummy read
 8000d0c:	f7ff fe46 	bl	800099c <LCD_RD_DATA>
 8000d10:	4603      	mov	r3, r0
 8000d12:	461a      	mov	r2, r3
 8000d14:	4b9d      	ldr	r3, [pc, #628]	; (8000f8c <lcd_init+0x2b8>)
 8000d16:	809a      	strh	r2, [r3, #4]
	lcddev.id=LCD_RD_DATA();
 8000d18:	f7ff fe40 	bl	800099c <LCD_RD_DATA>
 8000d1c:	4603      	mov	r3, r0
 8000d1e:	461a      	mov	r2, r3
 8000d20:	4b9a      	ldr	r3, [pc, #616]	; (8000f8c <lcd_init+0x2b8>)
 8000d22:	809a      	strh	r2, [r3, #4]
	lcddev.id=LCD_RD_DATA();
 8000d24:	f7ff fe3a 	bl	800099c <LCD_RD_DATA>
 8000d28:	4603      	mov	r3, r0
 8000d2a:	461a      	mov	r2, r3
 8000d2c:	4b97      	ldr	r3, [pc, #604]	; (8000f8c <lcd_init+0x2b8>)
 8000d2e:	809a      	strh	r2, [r3, #4]
	lcddev.id<<=8;
 8000d30:	4b96      	ldr	r3, [pc, #600]	; (8000f8c <lcd_init+0x2b8>)
 8000d32:	889b      	ldrh	r3, [r3, #4]
 8000d34:	021b      	lsls	r3, r3, #8
 8000d36:	b29a      	uxth	r2, r3
 8000d38:	4b94      	ldr	r3, [pc, #592]	; (8000f8c <lcd_init+0x2b8>)
 8000d3a:	809a      	strh	r2, [r3, #4]
	lcddev.id|=LCD_RD_DATA();
 8000d3c:	f7ff fe2e 	bl	800099c <LCD_RD_DATA>
 8000d40:	4603      	mov	r3, r0
 8000d42:	461a      	mov	r2, r3
 8000d44:	4b91      	ldr	r3, [pc, #580]	; (8000f8c <lcd_init+0x2b8>)
 8000d46:	889b      	ldrh	r3, [r3, #4]
 8000d48:	4313      	orrs	r3, r2
 8000d4a:	b29a      	uxth	r2, r3
 8000d4c:	4b8f      	ldr	r3, [pc, #572]	; (8000f8c <lcd_init+0x2b8>)
 8000d4e:	809a      	strh	r2, [r3, #4]

	LCD_WR_REG(0xCF);
 8000d50:	20cf      	movs	r0, #207	; 0xcf
 8000d52:	f7ff fe03 	bl	800095c <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8000d56:	2000      	movs	r0, #0
 8000d58:	f7ff fe10 	bl	800097c <LCD_WR_DATA>
	LCD_WR_DATA(0xC1);
 8000d5c:	20c1      	movs	r0, #193	; 0xc1
 8000d5e:	f7ff fe0d 	bl	800097c <LCD_WR_DATA>
	LCD_WR_DATA(0X30);
 8000d62:	2030      	movs	r0, #48	; 0x30
 8000d64:	f7ff fe0a 	bl	800097c <LCD_WR_DATA>
	LCD_WR_REG(0xED);
 8000d68:	20ed      	movs	r0, #237	; 0xed
 8000d6a:	f7ff fdf7 	bl	800095c <LCD_WR_REG>
	LCD_WR_DATA(0x64);
 8000d6e:	2064      	movs	r0, #100	; 0x64
 8000d70:	f7ff fe04 	bl	800097c <LCD_WR_DATA>
	LCD_WR_DATA(0x03);
 8000d74:	2003      	movs	r0, #3
 8000d76:	f7ff fe01 	bl	800097c <LCD_WR_DATA>
	LCD_WR_DATA(0X12);
 8000d7a:	2012      	movs	r0, #18
 8000d7c:	f7ff fdfe 	bl	800097c <LCD_WR_DATA>
	LCD_WR_DATA(0X81);
 8000d80:	2081      	movs	r0, #129	; 0x81
 8000d82:	f7ff fdfb 	bl	800097c <LCD_WR_DATA>
	LCD_WR_REG(0xE8);
 8000d86:	20e8      	movs	r0, #232	; 0xe8
 8000d88:	f7ff fde8 	bl	800095c <LCD_WR_REG>
	LCD_WR_DATA(0x85);
 8000d8c:	2085      	movs	r0, #133	; 0x85
 8000d8e:	f7ff fdf5 	bl	800097c <LCD_WR_DATA>
	LCD_WR_DATA(0x10);
 8000d92:	2010      	movs	r0, #16
 8000d94:	f7ff fdf2 	bl	800097c <LCD_WR_DATA>
	LCD_WR_DATA(0x7A);
 8000d98:	207a      	movs	r0, #122	; 0x7a
 8000d9a:	f7ff fdef 	bl	800097c <LCD_WR_DATA>
	LCD_WR_REG(0xCB);
 8000d9e:	20cb      	movs	r0, #203	; 0xcb
 8000da0:	f7ff fddc 	bl	800095c <LCD_WR_REG>
	LCD_WR_DATA(0x39);
 8000da4:	2039      	movs	r0, #57	; 0x39
 8000da6:	f7ff fde9 	bl	800097c <LCD_WR_DATA>
	LCD_WR_DATA(0x2C);
 8000daa:	202c      	movs	r0, #44	; 0x2c
 8000dac:	f7ff fde6 	bl	800097c <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8000db0:	2000      	movs	r0, #0
 8000db2:	f7ff fde3 	bl	800097c <LCD_WR_DATA>
	LCD_WR_DATA(0x34);
 8000db6:	2034      	movs	r0, #52	; 0x34
 8000db8:	f7ff fde0 	bl	800097c <LCD_WR_DATA>
	LCD_WR_DATA(0x02);
 8000dbc:	2002      	movs	r0, #2
 8000dbe:	f7ff fddd 	bl	800097c <LCD_WR_DATA>
	LCD_WR_REG(0xF7);
 8000dc2:	20f7      	movs	r0, #247	; 0xf7
 8000dc4:	f7ff fdca 	bl	800095c <LCD_WR_REG>
	LCD_WR_DATA(0x20);
 8000dc8:	2020      	movs	r0, #32
 8000dca:	f7ff fdd7 	bl	800097c <LCD_WR_DATA>
	LCD_WR_REG(0xEA);
 8000dce:	20ea      	movs	r0, #234	; 0xea
 8000dd0:	f7ff fdc4 	bl	800095c <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8000dd4:	2000      	movs	r0, #0
 8000dd6:	f7ff fdd1 	bl	800097c <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8000dda:	2000      	movs	r0, #0
 8000ddc:	f7ff fdce 	bl	800097c <LCD_WR_DATA>
	LCD_WR_REG(0xC0);    //Power control
 8000de0:	20c0      	movs	r0, #192	; 0xc0
 8000de2:	f7ff fdbb 	bl	800095c <LCD_WR_REG>
	LCD_WR_DATA(0x1B);   //VRH[5:0]
 8000de6:	201b      	movs	r0, #27
 8000de8:	f7ff fdc8 	bl	800097c <LCD_WR_DATA>
	LCD_WR_REG(0xC1);    //Power control
 8000dec:	20c1      	movs	r0, #193	; 0xc1
 8000dee:	f7ff fdb5 	bl	800095c <LCD_WR_REG>
	LCD_WR_DATA(0x01);   //SAP[2:0];BT[3:0]
 8000df2:	2001      	movs	r0, #1
 8000df4:	f7ff fdc2 	bl	800097c <LCD_WR_DATA>
	LCD_WR_REG(0xC5);    //VCM control
 8000df8:	20c5      	movs	r0, #197	; 0xc5
 8000dfa:	f7ff fdaf 	bl	800095c <LCD_WR_REG>
	LCD_WR_DATA(0x30); 	 //3F
 8000dfe:	2030      	movs	r0, #48	; 0x30
 8000e00:	f7ff fdbc 	bl	800097c <LCD_WR_DATA>
	LCD_WR_DATA(0x30); 	 //3C
 8000e04:	2030      	movs	r0, #48	; 0x30
 8000e06:	f7ff fdb9 	bl	800097c <LCD_WR_DATA>
	LCD_WR_REG(0xC7);    //VCM control2
 8000e0a:	20c7      	movs	r0, #199	; 0xc7
 8000e0c:	f7ff fda6 	bl	800095c <LCD_WR_REG>
	LCD_WR_DATA(0XB7);
 8000e10:	20b7      	movs	r0, #183	; 0xb7
 8000e12:	f7ff fdb3 	bl	800097c <LCD_WR_DATA>
	LCD_WR_REG(0x36);    // Memory Access Control
 8000e16:	2036      	movs	r0, #54	; 0x36
 8000e18:	f7ff fda0 	bl	800095c <LCD_WR_REG>

	LCD_WR_DATA(0x08|DFT_SCAN_DIR);
 8000e1c:	2008      	movs	r0, #8
 8000e1e:	f7ff fdad 	bl	800097c <LCD_WR_DATA>
	LCD_WR_REG(0x3A);
 8000e22:	203a      	movs	r0, #58	; 0x3a
 8000e24:	f7ff fd9a 	bl	800095c <LCD_WR_REG>
	LCD_WR_DATA(0x55);
 8000e28:	2055      	movs	r0, #85	; 0x55
 8000e2a:	f7ff fda7 	bl	800097c <LCD_WR_DATA>
	LCD_WR_REG(0xB1);
 8000e2e:	20b1      	movs	r0, #177	; 0xb1
 8000e30:	f7ff fd94 	bl	800095c <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8000e34:	2000      	movs	r0, #0
 8000e36:	f7ff fda1 	bl	800097c <LCD_WR_DATA>
	LCD_WR_DATA(0x1A);
 8000e3a:	201a      	movs	r0, #26
 8000e3c:	f7ff fd9e 	bl	800097c <LCD_WR_DATA>
	LCD_WR_REG(0xB6);    // Display Function Control
 8000e40:	20b6      	movs	r0, #182	; 0xb6
 8000e42:	f7ff fd8b 	bl	800095c <LCD_WR_REG>
	LCD_WR_DATA(0x0A);
 8000e46:	200a      	movs	r0, #10
 8000e48:	f7ff fd98 	bl	800097c <LCD_WR_DATA>
	LCD_WR_DATA(0xA2);
 8000e4c:	20a2      	movs	r0, #162	; 0xa2
 8000e4e:	f7ff fd95 	bl	800097c <LCD_WR_DATA>
	LCD_WR_REG(0xF2);    // 3Gamma Function Disable
 8000e52:	20f2      	movs	r0, #242	; 0xf2
 8000e54:	f7ff fd82 	bl	800095c <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8000e58:	2000      	movs	r0, #0
 8000e5a:	f7ff fd8f 	bl	800097c <LCD_WR_DATA>
	LCD_WR_REG(0x26);    //Gamma curve selected
 8000e5e:	2026      	movs	r0, #38	; 0x26
 8000e60:	f7ff fd7c 	bl	800095c <LCD_WR_REG>
	LCD_WR_DATA(0x01);
 8000e64:	2001      	movs	r0, #1
 8000e66:	f7ff fd89 	bl	800097c <LCD_WR_DATA>
	LCD_WR_REG(0xE0);    //Set Gamma
 8000e6a:	20e0      	movs	r0, #224	; 0xe0
 8000e6c:	f7ff fd76 	bl	800095c <LCD_WR_REG>
	LCD_WR_DATA(0x0F);
 8000e70:	200f      	movs	r0, #15
 8000e72:	f7ff fd83 	bl	800097c <LCD_WR_DATA>
	LCD_WR_DATA(0x2A);
 8000e76:	202a      	movs	r0, #42	; 0x2a
 8000e78:	f7ff fd80 	bl	800097c <LCD_WR_DATA>
	LCD_WR_DATA(0x28);
 8000e7c:	2028      	movs	r0, #40	; 0x28
 8000e7e:	f7ff fd7d 	bl	800097c <LCD_WR_DATA>
	LCD_WR_DATA(0x08);
 8000e82:	2008      	movs	r0, #8
 8000e84:	f7ff fd7a 	bl	800097c <LCD_WR_DATA>
	LCD_WR_DATA(0x0E);
 8000e88:	200e      	movs	r0, #14
 8000e8a:	f7ff fd77 	bl	800097c <LCD_WR_DATA>
	LCD_WR_DATA(0x08);
 8000e8e:	2008      	movs	r0, #8
 8000e90:	f7ff fd74 	bl	800097c <LCD_WR_DATA>
	LCD_WR_DATA(0x54);
 8000e94:	2054      	movs	r0, #84	; 0x54
 8000e96:	f7ff fd71 	bl	800097c <LCD_WR_DATA>
	LCD_WR_DATA(0XA9);
 8000e9a:	20a9      	movs	r0, #169	; 0xa9
 8000e9c:	f7ff fd6e 	bl	800097c <LCD_WR_DATA>
	LCD_WR_DATA(0x43);
 8000ea0:	2043      	movs	r0, #67	; 0x43
 8000ea2:	f7ff fd6b 	bl	800097c <LCD_WR_DATA>
	LCD_WR_DATA(0x0A);
 8000ea6:	200a      	movs	r0, #10
 8000ea8:	f7ff fd68 	bl	800097c <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 8000eac:	200f      	movs	r0, #15
 8000eae:	f7ff fd65 	bl	800097c <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8000eb2:	2000      	movs	r0, #0
 8000eb4:	f7ff fd62 	bl	800097c <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8000eb8:	2000      	movs	r0, #0
 8000eba:	f7ff fd5f 	bl	800097c <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8000ebe:	2000      	movs	r0, #0
 8000ec0:	f7ff fd5c 	bl	800097c <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8000ec4:	2000      	movs	r0, #0
 8000ec6:	f7ff fd59 	bl	800097c <LCD_WR_DATA>
	LCD_WR_REG(0XE1);    //Set Gamma
 8000eca:	20e1      	movs	r0, #225	; 0xe1
 8000ecc:	f7ff fd46 	bl	800095c <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8000ed0:	2000      	movs	r0, #0
 8000ed2:	f7ff fd53 	bl	800097c <LCD_WR_DATA>
	LCD_WR_DATA(0x15);
 8000ed6:	2015      	movs	r0, #21
 8000ed8:	f7ff fd50 	bl	800097c <LCD_WR_DATA>
	LCD_WR_DATA(0x17);
 8000edc:	2017      	movs	r0, #23
 8000ede:	f7ff fd4d 	bl	800097c <LCD_WR_DATA>
	LCD_WR_DATA(0x07);
 8000ee2:	2007      	movs	r0, #7
 8000ee4:	f7ff fd4a 	bl	800097c <LCD_WR_DATA>
	LCD_WR_DATA(0x11);
 8000ee8:	2011      	movs	r0, #17
 8000eea:	f7ff fd47 	bl	800097c <LCD_WR_DATA>
	LCD_WR_DATA(0x06);
 8000eee:	2006      	movs	r0, #6
 8000ef0:	f7ff fd44 	bl	800097c <LCD_WR_DATA>
	LCD_WR_DATA(0x2B);
 8000ef4:	202b      	movs	r0, #43	; 0x2b
 8000ef6:	f7ff fd41 	bl	800097c <LCD_WR_DATA>
	LCD_WR_DATA(0x56);
 8000efa:	2056      	movs	r0, #86	; 0x56
 8000efc:	f7ff fd3e 	bl	800097c <LCD_WR_DATA>
	LCD_WR_DATA(0x3C);
 8000f00:	203c      	movs	r0, #60	; 0x3c
 8000f02:	f7ff fd3b 	bl	800097c <LCD_WR_DATA>
	LCD_WR_DATA(0x05);
 8000f06:	2005      	movs	r0, #5
 8000f08:	f7ff fd38 	bl	800097c <LCD_WR_DATA>
	LCD_WR_DATA(0x10);
 8000f0c:	2010      	movs	r0, #16
 8000f0e:	f7ff fd35 	bl	800097c <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 8000f12:	200f      	movs	r0, #15
 8000f14:	f7ff fd32 	bl	800097c <LCD_WR_DATA>
	LCD_WR_DATA(0x3F);
 8000f18:	203f      	movs	r0, #63	; 0x3f
 8000f1a:	f7ff fd2f 	bl	800097c <LCD_WR_DATA>
	LCD_WR_DATA(0x3F);
 8000f1e:	203f      	movs	r0, #63	; 0x3f
 8000f20:	f7ff fd2c 	bl	800097c <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 8000f24:	200f      	movs	r0, #15
 8000f26:	f7ff fd29 	bl	800097c <LCD_WR_DATA>
	LCD_WR_REG(0x2B);
 8000f2a:	202b      	movs	r0, #43	; 0x2b
 8000f2c:	f7ff fd16 	bl	800095c <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8000f30:	2000      	movs	r0, #0
 8000f32:	f7ff fd23 	bl	800097c <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8000f36:	2000      	movs	r0, #0
 8000f38:	f7ff fd20 	bl	800097c <LCD_WR_DATA>
	LCD_WR_DATA(0x01);
 8000f3c:	2001      	movs	r0, #1
 8000f3e:	f7ff fd1d 	bl	800097c <LCD_WR_DATA>
	LCD_WR_DATA(0x3f);
 8000f42:	203f      	movs	r0, #63	; 0x3f
 8000f44:	f7ff fd1a 	bl	800097c <LCD_WR_DATA>
	LCD_WR_REG(0x2A);
 8000f48:	202a      	movs	r0, #42	; 0x2a
 8000f4a:	f7ff fd07 	bl	800095c <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8000f4e:	2000      	movs	r0, #0
 8000f50:	f7ff fd14 	bl	800097c <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8000f54:	2000      	movs	r0, #0
 8000f56:	f7ff fd11 	bl	800097c <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8000f5a:	2000      	movs	r0, #0
 8000f5c:	f7ff fd0e 	bl	800097c <LCD_WR_DATA>
	LCD_WR_DATA(0xef);
 8000f60:	20ef      	movs	r0, #239	; 0xef
 8000f62:	f7ff fd0b 	bl	800097c <LCD_WR_DATA>
	LCD_WR_REG(0x11); //Exit Sleep
 8000f66:	2011      	movs	r0, #17
 8000f68:	f7ff fcf8 	bl	800095c <LCD_WR_REG>
	HAL_Delay(120);
 8000f6c:	2078      	movs	r0, #120	; 0x78
 8000f6e:	f000 fd99 	bl	8001aa4 <HAL_Delay>
	LCD_WR_REG(0x29); //display on
 8000f72:	2029      	movs	r0, #41	; 0x29
 8000f74:	f7ff fcf2 	bl	800095c <LCD_WR_REG>
	HAL_GPIO_WritePin(FSMC_BLK_GPIO_Port, FSMC_BLK_Pin, 1);
 8000f78:	2201      	movs	r2, #1
 8000f7a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000f7e:	4804      	ldr	r0, [pc, #16]	; (8000f90 <lcd_init+0x2bc>)
 8000f80:	f001 f90c 	bl	800219c <HAL_GPIO_WritePin>
}
 8000f84:	bf00      	nop
 8000f86:	bd80      	pop	{r7, pc}
 8000f88:	40020800 	.word	0x40020800
 8000f8c:	200000ec 	.word	0x200000ec
 8000f90:	40020000 	.word	0x40020000

08000f94 <lcd_ShowStr>:
		}
	}
}

void lcd_ShowStr(uint16_t x, uint16_t y,char *str,uint16_t fc, uint16_t bc,uint8_t sizey,uint8_t mode)
{
 8000f94:	b590      	push	{r4, r7, lr}
 8000f96:	b08b      	sub	sp, #44	; 0x2c
 8000f98:	af04      	add	r7, sp, #16
 8000f9a:	60ba      	str	r2, [r7, #8]
 8000f9c:	461a      	mov	r2, r3
 8000f9e:	4603      	mov	r3, r0
 8000fa0:	81fb      	strh	r3, [r7, #14]
 8000fa2:	460b      	mov	r3, r1
 8000fa4:	81bb      	strh	r3, [r7, #12]
 8000fa6:	4613      	mov	r3, r2
 8000fa8:	80fb      	strh	r3, [r7, #6]
	uint16_t x0=x;
 8000faa:	89fb      	ldrh	r3, [r7, #14]
 8000fac:	82bb      	strh	r3, [r7, #20]
  uint8_t bHz=0;
 8000fae:	2300      	movs	r3, #0
 8000fb0:	75fb      	strb	r3, [r7, #23]
	while(*str!=0)
 8000fb2:	e048      	b.n	8001046 <lcd_ShowStr+0xb2>
	{
		if(!bHz)
 8000fb4:	7dfb      	ldrb	r3, [r7, #23]
 8000fb6:	2b00      	cmp	r3, #0
 8000fb8:	d145      	bne.n	8001046 <lcd_ShowStr+0xb2>
		{
			if(x>(lcddev.width-sizey/2)||y>(lcddev.height-sizey)) return;
 8000fba:	89fa      	ldrh	r2, [r7, #14]
 8000fbc:	4b26      	ldr	r3, [pc, #152]	; (8001058 <lcd_ShowStr+0xc4>)
 8000fbe:	881b      	ldrh	r3, [r3, #0]
 8000fc0:	4619      	mov	r1, r3
 8000fc2:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8000fc6:	085b      	lsrs	r3, r3, #1
 8000fc8:	b2db      	uxtb	r3, r3
 8000fca:	1acb      	subs	r3, r1, r3
 8000fcc:	429a      	cmp	r2, r3
 8000fce:	dc3f      	bgt.n	8001050 <lcd_ShowStr+0xbc>
 8000fd0:	89ba      	ldrh	r2, [r7, #12]
 8000fd2:	4b21      	ldr	r3, [pc, #132]	; (8001058 <lcd_ShowStr+0xc4>)
 8000fd4:	885b      	ldrh	r3, [r3, #2]
 8000fd6:	4619      	mov	r1, r3
 8000fd8:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8000fdc:	1acb      	subs	r3, r1, r3
 8000fde:	429a      	cmp	r2, r3
 8000fe0:	dc36      	bgt.n	8001050 <lcd_ShowStr+0xbc>
			if(*str>0x80)bHz=1;
 8000fe2:	68bb      	ldr	r3, [r7, #8]
 8000fe4:	781b      	ldrb	r3, [r3, #0]
 8000fe6:	2b80      	cmp	r3, #128	; 0x80
 8000fe8:	d902      	bls.n	8000ff0 <lcd_ShowStr+0x5c>
 8000fea:	2301      	movs	r3, #1
 8000fec:	75fb      	strb	r3, [r7, #23]
 8000fee:	e02a      	b.n	8001046 <lcd_ShowStr+0xb2>
			else
			{
				if(*str==0x0D)
 8000ff0:	68bb      	ldr	r3, [r7, #8]
 8000ff2:	781b      	ldrb	r3, [r3, #0]
 8000ff4:	2b0d      	cmp	r3, #13
 8000ff6:	d10b      	bne.n	8001010 <lcd_ShowStr+0x7c>
				{
					y+=sizey;
 8000ff8:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8000ffc:	b29a      	uxth	r2, r3
 8000ffe:	89bb      	ldrh	r3, [r7, #12]
 8001000:	4413      	add	r3, r2
 8001002:	81bb      	strh	r3, [r7, #12]
					x=x0;
 8001004:	8abb      	ldrh	r3, [r7, #20]
 8001006:	81fb      	strh	r3, [r7, #14]
					str++;
 8001008:	68bb      	ldr	r3, [r7, #8]
 800100a:	3301      	adds	r3, #1
 800100c:	60bb      	str	r3, [r7, #8]
 800100e:	e017      	b.n	8001040 <lcd_ShowStr+0xac>
				}else
				{
					lcd_ShowChar(x,y,*str,fc,bc,sizey,mode);
 8001010:	68bb      	ldr	r3, [r7, #8]
 8001012:	781a      	ldrb	r2, [r3, #0]
 8001014:	88fc      	ldrh	r4, [r7, #6]
 8001016:	89b9      	ldrh	r1, [r7, #12]
 8001018:	89f8      	ldrh	r0, [r7, #14]
 800101a:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 800101e:	9302      	str	r3, [sp, #8]
 8001020:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001024:	9301      	str	r3, [sp, #4]
 8001026:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8001028:	9300      	str	r3, [sp, #0]
 800102a:	4623      	mov	r3, r4
 800102c:	f7ff fd5e 	bl	8000aec <lcd_ShowChar>
					x+=sizey/2;
 8001030:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001034:	085b      	lsrs	r3, r3, #1
 8001036:	b2db      	uxtb	r3, r3
 8001038:	b29a      	uxth	r2, r3
 800103a:	89fb      	ldrh	r3, [r7, #14]
 800103c:	4413      	add	r3, r2
 800103e:	81fb      	strh	r3, [r7, #14]
				}
			  str++;
 8001040:	68bb      	ldr	r3, [r7, #8]
 8001042:	3301      	adds	r3, #1
 8001044:	60bb      	str	r3, [r7, #8]
	while(*str!=0)
 8001046:	68bb      	ldr	r3, [r7, #8]
 8001048:	781b      	ldrb	r3, [r3, #0]
 800104a:	2b00      	cmp	r3, #0
 800104c:	d1b2      	bne.n	8000fb4 <lcd_ShowStr+0x20>
 800104e:	e000      	b.n	8001052 <lcd_ShowStr+0xbe>
			if(x>(lcddev.width-sizey/2)||y>(lcddev.height-sizey)) return;
 8001050:	bf00      	nop
			}
		}
	}
}
 8001052:	371c      	adds	r7, #28
 8001054:	46bd      	mov	sp, r7
 8001056:	bd90      	pop	{r4, r7, pc}
 8001058:	200000ec 	.word	0x200000ec

0800105c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800105c:	b580      	push	{r7, lr}
 800105e:	b096      	sub	sp, #88	; 0x58
 8001060:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001062:	f000 fcad 	bl	80019c0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001066:	f000 f8b7 	bl	80011d8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800106a:	f7ff fb4d 	bl	8000708 <MX_GPIO_Init>
  MX_TIM2_Init();
 800106e:	f000 fb29 	bl	80016c4 <MX_TIM2_Init>
  MX_SPI1_Init();
 8001072:	f000 f983 	bl	800137c <MX_SPI1_Init>
  MX_FSMC_Init();
 8001076:	f7ff fa77 	bl	8000568 <MX_FSMC_Init>
  MX_USART3_UART_Init();
 800107a:	f000 fbbf 	bl	80017fc <MX_USART3_UART_Init>
  MX_USART2_UART_Init();
 800107e:	f000 fb93 	bl	80017a8 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  soft_uart_init(); // <<<--- 3. KHI TO UART M PHNG
 8001082:	f000 f933 	bl	80012ec <soft_uart_init>
  /* USER CODE END 2 */
  // Khai bo cc bin cn thit cho vic nhn d liu
  uint8_t cmd, len;
  uint8_t data_buffer[MAX_DATA_LEN];
  uint8_t checksum_received, checksum_calculated;
  lcd_Clear(BLACK);
 8001086:	2000      	movs	r0, #0
 8001088:	f7ff fce6 	bl	8000a58 <lcd_Clear>
  lcd_init();
 800108c:	f7ff fe22 	bl	8000cd4 <lcd_init>
  lcd_ShowStr(100, 20, "Slave is listening...", YELLOW, BLACK, 24, 0);
 8001090:	2300      	movs	r3, #0
 8001092:	9302      	str	r3, [sp, #8]
 8001094:	2318      	movs	r3, #24
 8001096:	9301      	str	r3, [sp, #4]
 8001098:	2300      	movs	r3, #0
 800109a:	9300      	str	r3, [sp, #0]
 800109c:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 80010a0:	4a48      	ldr	r2, [pc, #288]	; (80011c4 <main+0x168>)
 80010a2:	2114      	movs	r1, #20
 80010a4:	2064      	movs	r0, #100	; 0x64
 80010a6:	f7ff ff75 	bl	8000f94 <lcd_ShowStr>
      /* USER CODE END WHILE */
      /* USER CODE BEGIN 3 */
      // <<<--- 4. T TON B LOGIC NHN V X L D LIU  Y

      // 1. Ch Start Byte
      if (soft_uart_receive_byte() == START_BYTE) {
 80010aa:	f000 f92f 	bl	800130c <soft_uart_receive_byte>
 80010ae:	4603      	mov	r3, r0
 80010b0:	2baa      	cmp	r3, #170	; 0xaa
 80010b2:	d1fa      	bne.n	80010aa <main+0x4e>

          // 2. Nhn phn cn li ca gi tin
          cmd = soft_uart_receive_byte();
 80010b4:	f000 f92a 	bl	800130c <soft_uart_receive_byte>
 80010b8:	4603      	mov	r3, r0
 80010ba:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
          len = soft_uart_receive_byte();
 80010be:	f000 f925 	bl	800130c <soft_uart_receive_byte>
 80010c2:	4603      	mov	r3, r0
 80010c4:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a

          if (len > MAX_DATA_LEN) continue; // Trnh trn b m
 80010c8:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 80010cc:	2b32      	cmp	r3, #50	; 0x32
 80010ce:	d876      	bhi.n	80011be <main+0x162>

          for (int i = 0; i < len; i++) {
 80010d0:	2300      	movs	r3, #0
 80010d2:	643b      	str	r3, [r7, #64]	; 0x40
 80010d4:	e00b      	b.n	80010ee <main+0x92>
              data_buffer[i] = soft_uart_receive_byte();
 80010d6:	f000 f919 	bl	800130c <soft_uart_receive_byte>
 80010da:	4603      	mov	r3, r0
 80010dc:	4619      	mov	r1, r3
 80010de:	1d3a      	adds	r2, r7, #4
 80010e0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80010e2:	4413      	add	r3, r2
 80010e4:	460a      	mov	r2, r1
 80010e6:	701a      	strb	r2, [r3, #0]
          for (int i = 0; i < len; i++) {
 80010e8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80010ea:	3301      	adds	r3, #1
 80010ec:	643b      	str	r3, [r7, #64]	; 0x40
 80010ee:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 80010f2:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80010f4:	429a      	cmp	r2, r3
 80010f6:	dbee      	blt.n	80010d6 <main+0x7a>
          }
          checksum_received = soft_uart_receive_byte();
 80010f8:	f000 f908 	bl	800130c <soft_uart_receive_byte>
 80010fc:	4603      	mov	r3, r0
 80010fe:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39

          // 3. Tnh ton li checksum
          checksum_calculated = cmd + len;
 8001102:	f897 203b 	ldrb.w	r2, [r7, #59]	; 0x3b
 8001106:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 800110a:	4413      	add	r3, r2
 800110c:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
          for (int i = 0; i < len; i++) {
 8001110:	2300      	movs	r3, #0
 8001112:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001114:	e00b      	b.n	800112e <main+0xd2>
              checksum_calculated += data_buffer[i];
 8001116:	1d3a      	adds	r2, r7, #4
 8001118:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800111a:	4413      	add	r3, r2
 800111c:	781a      	ldrb	r2, [r3, #0]
 800111e:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8001122:	4413      	add	r3, r2
 8001124:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
          for (int i = 0; i < len; i++) {
 8001128:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800112a:	3301      	adds	r3, #1
 800112c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800112e:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 8001132:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001134:	429a      	cmp	r2, r3
 8001136:	dbee      	blt.n	8001116 <main+0xba>
          }

          // 4. Xc thc v thc thi
          if (checksum_calculated == checksum_received) {
 8001138:	f897 2047 	ldrb.w	r2, [r7, #71]	; 0x47
 800113c:	f897 3039 	ldrb.w	r3, [r7, #57]	; 0x39
 8001140:	429a      	cmp	r2, r3
 8001142:	d12b      	bne.n	800119c <main+0x140>
              if (cmd == CMD_DISPLAY_TEXT) {
 8001144:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8001148:	2b01      	cmp	r3, #1
 800114a:	d1ae      	bne.n	80010aa <main+0x4e>
                  data_buffer[len] = '\0'; // Bin n thnh chui hp l
 800114c:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 8001150:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8001154:	4413      	add	r3, r2
 8001156:	2200      	movs	r2, #0
 8001158:	f803 2c44 	strb.w	r2, [r3, #-68]
                  printf("Received OK: %s\r\n", (char*)data_buffer);
 800115c:	1d3b      	adds	r3, r7, #4
 800115e:	4619      	mov	r1, r3
 8001160:	4819      	ldr	r0, [pc, #100]	; (80011c8 <main+0x16c>)
 8001162:	f003 f963 	bl	800442c <iprintf>
                  lcd_ShowStr(100, 30, "Receive OK:", YELLOW, BLACK, 24, 0);
 8001166:	2300      	movs	r3, #0
 8001168:	9302      	str	r3, [sp, #8]
 800116a:	2318      	movs	r3, #24
 800116c:	9301      	str	r3, [sp, #4]
 800116e:	2300      	movs	r3, #0
 8001170:	9300      	str	r3, [sp, #0]
 8001172:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8001176:	4a15      	ldr	r2, [pc, #84]	; (80011cc <main+0x170>)
 8001178:	211e      	movs	r1, #30
 800117a:	2064      	movs	r0, #100	; 0x64
 800117c:	f7ff ff0a 	bl	8000f94 <lcd_ShowStr>
                  lcd_ShowStr(100, 40, (char*)data_buffer, YELLOW, BLACK, 24, 0);
 8001180:	1d3a      	adds	r2, r7, #4
 8001182:	2300      	movs	r3, #0
 8001184:	9302      	str	r3, [sp, #8]
 8001186:	2318      	movs	r3, #24
 8001188:	9301      	str	r3, [sp, #4]
 800118a:	2300      	movs	r3, #0
 800118c:	9300      	str	r3, [sp, #0]
 800118e:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8001192:	2128      	movs	r1, #40	; 0x28
 8001194:	2064      	movs	r0, #100	; 0x64
 8001196:	f7ff fefd 	bl	8000f94 <lcd_ShowStr>
 800119a:	e786      	b.n	80010aa <main+0x4e>
              }
          } else {
              printf("Checksum Error!\r\n");
 800119c:	480c      	ldr	r0, [pc, #48]	; (80011d0 <main+0x174>)
 800119e:	f003 f9cb 	bl	8004538 <puts>
              lcd_ShowStr(100, 50, "Checksum Error!", YELLOW, BLACK, 24, 0);
 80011a2:	2300      	movs	r3, #0
 80011a4:	9302      	str	r3, [sp, #8]
 80011a6:	2318      	movs	r3, #24
 80011a8:	9301      	str	r3, [sp, #4]
 80011aa:	2300      	movs	r3, #0
 80011ac:	9300      	str	r3, [sp, #0]
 80011ae:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 80011b2:	4a08      	ldr	r2, [pc, #32]	; (80011d4 <main+0x178>)
 80011b4:	2132      	movs	r1, #50	; 0x32
 80011b6:	2064      	movs	r0, #100	; 0x64
 80011b8:	f7ff feec 	bl	8000f94 <lcd_ShowStr>
 80011bc:	e775      	b.n	80010aa <main+0x4e>
          if (len > MAX_DATA_LEN) continue; // Trnh trn b m
 80011be:	bf00      	nop
      if (soft_uart_receive_byte() == START_BYTE) {
 80011c0:	e773      	b.n	80010aa <main+0x4e>
 80011c2:	bf00      	nop
 80011c4:	080053dc 	.word	0x080053dc
 80011c8:	080053f4 	.word	0x080053f4
 80011cc:	08005408 	.word	0x08005408
 80011d0:	08005414 	.word	0x08005414
 80011d4:	08005428 	.word	0x08005428

080011d8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80011d8:	b580      	push	{r7, lr}
 80011da:	b094      	sub	sp, #80	; 0x50
 80011dc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80011de:	f107 0320 	add.w	r3, r7, #32
 80011e2:	2230      	movs	r2, #48	; 0x30
 80011e4:	2100      	movs	r1, #0
 80011e6:	4618      	mov	r0, r3
 80011e8:	f003 f918 	bl	800441c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80011ec:	f107 030c 	add.w	r3, r7, #12
 80011f0:	2200      	movs	r2, #0
 80011f2:	601a      	str	r2, [r3, #0]
 80011f4:	605a      	str	r2, [r3, #4]
 80011f6:	609a      	str	r2, [r3, #8]
 80011f8:	60da      	str	r2, [r3, #12]
 80011fa:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80011fc:	2300      	movs	r3, #0
 80011fe:	60bb      	str	r3, [r7, #8]
 8001200:	4b28      	ldr	r3, [pc, #160]	; (80012a4 <SystemClock_Config+0xcc>)
 8001202:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001204:	4a27      	ldr	r2, [pc, #156]	; (80012a4 <SystemClock_Config+0xcc>)
 8001206:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800120a:	6413      	str	r3, [r2, #64]	; 0x40
 800120c:	4b25      	ldr	r3, [pc, #148]	; (80012a4 <SystemClock_Config+0xcc>)
 800120e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001210:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001214:	60bb      	str	r3, [r7, #8]
 8001216:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001218:	2300      	movs	r3, #0
 800121a:	607b      	str	r3, [r7, #4]
 800121c:	4b22      	ldr	r3, [pc, #136]	; (80012a8 <SystemClock_Config+0xd0>)
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	4a21      	ldr	r2, [pc, #132]	; (80012a8 <SystemClock_Config+0xd0>)
 8001222:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001226:	6013      	str	r3, [r2, #0]
 8001228:	4b1f      	ldr	r3, [pc, #124]	; (80012a8 <SystemClock_Config+0xd0>)
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001230:	607b      	str	r3, [r7, #4]
 8001232:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001234:	2302      	movs	r3, #2
 8001236:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001238:	2301      	movs	r3, #1
 800123a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800123c:	2310      	movs	r3, #16
 800123e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001240:	2302      	movs	r3, #2
 8001242:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001244:	2300      	movs	r3, #0
 8001246:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001248:	2308      	movs	r3, #8
 800124a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 800124c:	23a8      	movs	r3, #168	; 0xa8
 800124e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001250:	2302      	movs	r3, #2
 8001252:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001254:	2304      	movs	r3, #4
 8001256:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001258:	f107 0320 	add.w	r3, r7, #32
 800125c:	4618      	mov	r0, r3
 800125e:	f000 ffb7 	bl	80021d0 <HAL_RCC_OscConfig>
 8001262:	4603      	mov	r3, r0
 8001264:	2b00      	cmp	r3, #0
 8001266:	d001      	beq.n	800126c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001268:	f000 f820 	bl	80012ac <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800126c:	230f      	movs	r3, #15
 800126e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001270:	2302      	movs	r3, #2
 8001272:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001274:	2300      	movs	r3, #0
 8001276:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001278:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800127c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 800127e:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001282:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001284:	f107 030c 	add.w	r3, r7, #12
 8001288:	2105      	movs	r1, #5
 800128a:	4618      	mov	r0, r3
 800128c:	f001 fa18 	bl	80026c0 <HAL_RCC_ClockConfig>
 8001290:	4603      	mov	r3, r0
 8001292:	2b00      	cmp	r3, #0
 8001294:	d001      	beq.n	800129a <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001296:	f000 f809 	bl	80012ac <Error_Handler>
  }
}
 800129a:	bf00      	nop
 800129c:	3750      	adds	r7, #80	; 0x50
 800129e:	46bd      	mov	sp, r7
 80012a0:	bd80      	pop	{r7, pc}
 80012a2:	bf00      	nop
 80012a4:	40023800 	.word	0x40023800
 80012a8:	40007000 	.word	0x40007000

080012ac <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80012ac:	b480      	push	{r7}
 80012ae:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80012b0:	b672      	cpsid	i
}
 80012b2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80012b4:	e7fe      	b.n	80012b4 <Error_Handler+0x8>
	...

080012b8 <delay_us>:
// Thi gian tr cho 1 bit (tnh bng micro giy)
// 1/9600 * 1,000,000 us/s ~= 104 us
#define BIT_TIME_US 104

// Hm delay micro giy s dng Timer
void delay_us(uint16_t us) {
 80012b8:	b480      	push	{r7}
 80012ba:	b083      	sub	sp, #12
 80012bc:	af00      	add	r7, sp, #0
 80012be:	4603      	mov	r3, r0
 80012c0:	80fb      	strh	r3, [r7, #6]
    __HAL_TIM_SET_COUNTER(&htim2, 0); // Reset b m
 80012c2:	4b09      	ldr	r3, [pc, #36]	; (80012e8 <delay_us+0x30>)
 80012c4:	681b      	ldr	r3, [r3, #0]
 80012c6:	2200      	movs	r2, #0
 80012c8:	625a      	str	r2, [r3, #36]	; 0x24
    while (__HAL_TIM_GET_COUNTER(&htim2) < us);
 80012ca:	bf00      	nop
 80012cc:	4b06      	ldr	r3, [pc, #24]	; (80012e8 <delay_us+0x30>)
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80012d2:	88fb      	ldrh	r3, [r7, #6]
 80012d4:	429a      	cmp	r2, r3
 80012d6:	d3f9      	bcc.n	80012cc <delay_us+0x14>
}
 80012d8:	bf00      	nop
 80012da:	bf00      	nop
 80012dc:	370c      	adds	r7, #12
 80012de:	46bd      	mov	sp, r7
 80012e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e4:	4770      	bx	lr
 80012e6:	bf00      	nop
 80012e8:	20000180 	.word	0x20000180

080012ec <soft_uart_init>:

// Khi to
void soft_uart_init() {
 80012ec:	b580      	push	{r7, lr}
 80012ee:	af00      	add	r7, sp, #0
    // Bt u timer
    HAL_TIM_Base_Start(&htim2);
 80012f0:	4804      	ldr	r0, [pc, #16]	; (8001304 <soft_uart_init+0x18>)
 80012f2:	f001 fcfd 	bl	8002cf0 <HAL_TIM_Base_Start>
    // m bo chn TX  trng thi ngh (mc cao)
    HAL_GPIO_WritePin(SW_UART_TX_PORT, SW_UART_TX_PIN, GPIO_PIN_SET);
 80012f6:	2201      	movs	r2, #1
 80012f8:	2110      	movs	r1, #16
 80012fa:	4803      	ldr	r0, [pc, #12]	; (8001308 <soft_uart_init+0x1c>)
 80012fc:	f000 ff4e 	bl	800219c <HAL_GPIO_WritePin>
}
 8001300:	bf00      	nop
 8001302:	bd80      	pop	{r7, pc}
 8001304:	20000180 	.word	0x20000180
 8001308:	40020000 	.word	0x40020000

0800130c <soft_uart_receive_byte>:
    HAL_GPIO_WritePin(SW_UART_TX_PORT, SW_UART_TX_PIN, GPIO_PIN_SET);
    delay_us(BIT_TIME_US);
}

// Hm nhn 1 byte
uint8_t soft_uart_receive_byte() {
 800130c:	b580      	push	{r7, lr}
 800130e:	b082      	sub	sp, #8
 8001310:	af00      	add	r7, sp, #0
    uint8_t received_data = 0;
 8001312:	2300      	movs	r3, #0
 8001314:	71fb      	strb	r3, [r7, #7]

    // 1. Ch i Start bit (ng truyn b ko xung thp)
    while (HAL_GPIO_ReadPin(SW_UART_RX_PORT, SW_UART_RX_PIN) == GPIO_PIN_SET);
 8001316:	bf00      	nop
 8001318:	2120      	movs	r1, #32
 800131a:	4817      	ldr	r0, [pc, #92]	; (8001378 <soft_uart_receive_byte+0x6c>)
 800131c:	f000 ff26 	bl	800216c <HAL_GPIO_ReadPin>
 8001320:	4603      	mov	r3, r0
 8001322:	2b01      	cmp	r3, #1
 8001324:	d0f8      	beq.n	8001318 <soft_uart_receive_byte+0xc>

    // 2. ng b ha: Khi pht hin Start bit, ch 1 na bit time
    //  dch chuyn n im gia ca bit u tin.
    delay_us(BIT_TIME_US / 2);
 8001326:	2034      	movs	r0, #52	; 0x34
 8001328:	f7ff ffc6 	bl	80012b8 <delay_us>

    // 3. c 8 bit d liu
    for (int i = 0; i < 8; i++) {
 800132c:	2300      	movs	r3, #0
 800132e:	603b      	str	r3, [r7, #0]
 8001330:	e016      	b.n	8001360 <soft_uart_receive_byte+0x54>
        delay_us(BIT_TIME_US); // Ch 1 bit time  n bit tip theo
 8001332:	2068      	movs	r0, #104	; 0x68
 8001334:	f7ff ffc0 	bl	80012b8 <delay_us>
        if (HAL_GPIO_ReadPin(SW_UART_RX_PORT, SW_UART_RX_PIN) == GPIO_PIN_SET) {
 8001338:	2120      	movs	r1, #32
 800133a:	480f      	ldr	r0, [pc, #60]	; (8001378 <soft_uart_receive_byte+0x6c>)
 800133c:	f000 ff16 	bl	800216c <HAL_GPIO_ReadPin>
 8001340:	4603      	mov	r3, r0
 8001342:	2b01      	cmp	r3, #1
 8001344:	d109      	bne.n	800135a <soft_uart_receive_byte+0x4e>
            received_data |= (1 << i);
 8001346:	2201      	movs	r2, #1
 8001348:	683b      	ldr	r3, [r7, #0]
 800134a:	fa02 f303 	lsl.w	r3, r2, r3
 800134e:	b25a      	sxtb	r2, r3
 8001350:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001354:	4313      	orrs	r3, r2
 8001356:	b25b      	sxtb	r3, r3
 8001358:	71fb      	strb	r3, [r7, #7]
    for (int i = 0; i < 8; i++) {
 800135a:	683b      	ldr	r3, [r7, #0]
 800135c:	3301      	adds	r3, #1
 800135e:	603b      	str	r3, [r7, #0]
 8001360:	683b      	ldr	r3, [r7, #0]
 8001362:	2b07      	cmp	r3, #7
 8001364:	dde5      	ble.n	8001332 <soft_uart_receive_byte+0x26>
        }
    }

    // 4. Ch Stop bit
    delay_us(BIT_TIME_US);
 8001366:	2068      	movs	r0, #104	; 0x68
 8001368:	f7ff ffa6 	bl	80012b8 <delay_us>

    return received_data;
 800136c:	79fb      	ldrb	r3, [r7, #7]
}
 800136e:	4618      	mov	r0, r3
 8001370:	3708      	adds	r7, #8
 8001372:	46bd      	mov	sp, r7
 8001374:	bd80      	pop	{r7, pc}
 8001376:	bf00      	nop
 8001378:	40020000 	.word	0x40020000

0800137c <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 800137c:	b580      	push	{r7, lr}
 800137e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8001380:	4b17      	ldr	r3, [pc, #92]	; (80013e0 <MX_SPI1_Init+0x64>)
 8001382:	4a18      	ldr	r2, [pc, #96]	; (80013e4 <MX_SPI1_Init+0x68>)
 8001384:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001386:	4b16      	ldr	r3, [pc, #88]	; (80013e0 <MX_SPI1_Init+0x64>)
 8001388:	f44f 7282 	mov.w	r2, #260	; 0x104
 800138c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800138e:	4b14      	ldr	r3, [pc, #80]	; (80013e0 <MX_SPI1_Init+0x64>)
 8001390:	2200      	movs	r2, #0
 8001392:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001394:	4b12      	ldr	r3, [pc, #72]	; (80013e0 <MX_SPI1_Init+0x64>)
 8001396:	2200      	movs	r2, #0
 8001398:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800139a:	4b11      	ldr	r3, [pc, #68]	; (80013e0 <MX_SPI1_Init+0x64>)
 800139c:	2200      	movs	r2, #0
 800139e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80013a0:	4b0f      	ldr	r3, [pc, #60]	; (80013e0 <MX_SPI1_Init+0x64>)
 80013a2:	2200      	movs	r2, #0
 80013a4:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80013a6:	4b0e      	ldr	r3, [pc, #56]	; (80013e0 <MX_SPI1_Init+0x64>)
 80013a8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80013ac:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80013ae:	4b0c      	ldr	r3, [pc, #48]	; (80013e0 <MX_SPI1_Init+0x64>)
 80013b0:	2200      	movs	r2, #0
 80013b2:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80013b4:	4b0a      	ldr	r3, [pc, #40]	; (80013e0 <MX_SPI1_Init+0x64>)
 80013b6:	2200      	movs	r2, #0
 80013b8:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80013ba:	4b09      	ldr	r3, [pc, #36]	; (80013e0 <MX_SPI1_Init+0x64>)
 80013bc:	2200      	movs	r2, #0
 80013be:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80013c0:	4b07      	ldr	r3, [pc, #28]	; (80013e0 <MX_SPI1_Init+0x64>)
 80013c2:	2200      	movs	r2, #0
 80013c4:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80013c6:	4b06      	ldr	r3, [pc, #24]	; (80013e0 <MX_SPI1_Init+0x64>)
 80013c8:	220a      	movs	r2, #10
 80013ca:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80013cc:	4804      	ldr	r0, [pc, #16]	; (80013e0 <MX_SPI1_Init+0x64>)
 80013ce:	f001 fb73 	bl	8002ab8 <HAL_SPI_Init>
 80013d2:	4603      	mov	r3, r0
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	d001      	beq.n	80013dc <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80013d8:	f7ff ff68 	bl	80012ac <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80013dc:	bf00      	nop
 80013de:	bd80      	pop	{r7, pc}
 80013e0:	20000128 	.word	0x20000128
 80013e4:	40013000 	.word	0x40013000

080013e8 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80013e8:	b580      	push	{r7, lr}
 80013ea:	b08a      	sub	sp, #40	; 0x28
 80013ec:	af00      	add	r7, sp, #0
 80013ee:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013f0:	f107 0314 	add.w	r3, r7, #20
 80013f4:	2200      	movs	r2, #0
 80013f6:	601a      	str	r2, [r3, #0]
 80013f8:	605a      	str	r2, [r3, #4]
 80013fa:	609a      	str	r2, [r3, #8]
 80013fc:	60da      	str	r2, [r3, #12]
 80013fe:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	4a19      	ldr	r2, [pc, #100]	; (800146c <HAL_SPI_MspInit+0x84>)
 8001406:	4293      	cmp	r3, r2
 8001408:	d12b      	bne.n	8001462 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800140a:	2300      	movs	r3, #0
 800140c:	613b      	str	r3, [r7, #16]
 800140e:	4b18      	ldr	r3, [pc, #96]	; (8001470 <HAL_SPI_MspInit+0x88>)
 8001410:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001412:	4a17      	ldr	r2, [pc, #92]	; (8001470 <HAL_SPI_MspInit+0x88>)
 8001414:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001418:	6453      	str	r3, [r2, #68]	; 0x44
 800141a:	4b15      	ldr	r3, [pc, #84]	; (8001470 <HAL_SPI_MspInit+0x88>)
 800141c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800141e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001422:	613b      	str	r3, [r7, #16]
 8001424:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001426:	2300      	movs	r3, #0
 8001428:	60fb      	str	r3, [r7, #12]
 800142a:	4b11      	ldr	r3, [pc, #68]	; (8001470 <HAL_SPI_MspInit+0x88>)
 800142c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800142e:	4a10      	ldr	r2, [pc, #64]	; (8001470 <HAL_SPI_MspInit+0x88>)
 8001430:	f043 0302 	orr.w	r3, r3, #2
 8001434:	6313      	str	r3, [r2, #48]	; 0x30
 8001436:	4b0e      	ldr	r3, [pc, #56]	; (8001470 <HAL_SPI_MspInit+0x88>)
 8001438:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800143a:	f003 0302 	and.w	r3, r3, #2
 800143e:	60fb      	str	r3, [r7, #12]
 8001440:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8001442:	2338      	movs	r3, #56	; 0x38
 8001444:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001446:	2302      	movs	r3, #2
 8001448:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800144a:	2300      	movs	r3, #0
 800144c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800144e:	2303      	movs	r3, #3
 8001450:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001452:	2305      	movs	r3, #5
 8001454:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001456:	f107 0314 	add.w	r3, r7, #20
 800145a:	4619      	mov	r1, r3
 800145c:	4805      	ldr	r0, [pc, #20]	; (8001474 <HAL_SPI_MspInit+0x8c>)
 800145e:	f000 fce9 	bl	8001e34 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8001462:	bf00      	nop
 8001464:	3728      	adds	r7, #40	; 0x28
 8001466:	46bd      	mov	sp, r7
 8001468:	bd80      	pop	{r7, pc}
 800146a:	bf00      	nop
 800146c:	40013000 	.word	0x40013000
 8001470:	40023800 	.word	0x40023800
 8001474:	40020400 	.word	0x40020400

08001478 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001478:	b480      	push	{r7}
 800147a:	b083      	sub	sp, #12
 800147c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800147e:	2300      	movs	r3, #0
 8001480:	607b      	str	r3, [r7, #4]
 8001482:	4b10      	ldr	r3, [pc, #64]	; (80014c4 <HAL_MspInit+0x4c>)
 8001484:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001486:	4a0f      	ldr	r2, [pc, #60]	; (80014c4 <HAL_MspInit+0x4c>)
 8001488:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800148c:	6453      	str	r3, [r2, #68]	; 0x44
 800148e:	4b0d      	ldr	r3, [pc, #52]	; (80014c4 <HAL_MspInit+0x4c>)
 8001490:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001492:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001496:	607b      	str	r3, [r7, #4]
 8001498:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800149a:	2300      	movs	r3, #0
 800149c:	603b      	str	r3, [r7, #0]
 800149e:	4b09      	ldr	r3, [pc, #36]	; (80014c4 <HAL_MspInit+0x4c>)
 80014a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014a2:	4a08      	ldr	r2, [pc, #32]	; (80014c4 <HAL_MspInit+0x4c>)
 80014a4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80014a8:	6413      	str	r3, [r2, #64]	; 0x40
 80014aa:	4b06      	ldr	r3, [pc, #24]	; (80014c4 <HAL_MspInit+0x4c>)
 80014ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80014b2:	603b      	str	r3, [r7, #0]
 80014b4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80014b6:	bf00      	nop
 80014b8:	370c      	adds	r7, #12
 80014ba:	46bd      	mov	sp, r7
 80014bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c0:	4770      	bx	lr
 80014c2:	bf00      	nop
 80014c4:	40023800 	.word	0x40023800

080014c8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80014c8:	b480      	push	{r7}
 80014ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80014cc:	e7fe      	b.n	80014cc <NMI_Handler+0x4>

080014ce <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80014ce:	b480      	push	{r7}
 80014d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80014d2:	e7fe      	b.n	80014d2 <HardFault_Handler+0x4>

080014d4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80014d4:	b480      	push	{r7}
 80014d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80014d8:	e7fe      	b.n	80014d8 <MemManage_Handler+0x4>

080014da <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80014da:	b480      	push	{r7}
 80014dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80014de:	e7fe      	b.n	80014de <BusFault_Handler+0x4>

080014e0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80014e0:	b480      	push	{r7}
 80014e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80014e4:	e7fe      	b.n	80014e4 <UsageFault_Handler+0x4>

080014e6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80014e6:	b480      	push	{r7}
 80014e8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80014ea:	bf00      	nop
 80014ec:	46bd      	mov	sp, r7
 80014ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f2:	4770      	bx	lr

080014f4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80014f4:	b480      	push	{r7}
 80014f6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80014f8:	bf00      	nop
 80014fa:	46bd      	mov	sp, r7
 80014fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001500:	4770      	bx	lr

08001502 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001502:	b480      	push	{r7}
 8001504:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001506:	bf00      	nop
 8001508:	46bd      	mov	sp, r7
 800150a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800150e:	4770      	bx	lr

08001510 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001510:	b580      	push	{r7, lr}
 8001512:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001514:	f000 faa6 	bl	8001a64 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001518:	bf00      	nop
 800151a:	bd80      	pop	{r7, pc}

0800151c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800151c:	b580      	push	{r7, lr}
 800151e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001520:	4802      	ldr	r0, [pc, #8]	; (800152c <TIM2_IRQHandler+0x10>)
 8001522:	f001 fc4d 	bl	8002dc0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001526:	bf00      	nop
 8001528:	bd80      	pop	{r7, pc}
 800152a:	bf00      	nop
 800152c:	20000180 	.word	0x20000180

08001530 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001530:	b580      	push	{r7, lr}
 8001532:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001534:	4802      	ldr	r0, [pc, #8]	; (8001540 <USART2_IRQHandler+0x10>)
 8001536:	f002 f85d 	bl	80035f4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800153a:	bf00      	nop
 800153c:	bd80      	pop	{r7, pc}
 800153e:	bf00      	nop
 8001540:	2000020c 	.word	0x2000020c

08001544 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8001544:	b580      	push	{r7, lr}
 8001546:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001548:	4802      	ldr	r0, [pc, #8]	; (8001554 <USART3_IRQHandler+0x10>)
 800154a:	f002 f853 	bl	80035f4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 800154e:	bf00      	nop
 8001550:	bd80      	pop	{r7, pc}
 8001552:	bf00      	nop
 8001554:	200001c8 	.word	0x200001c8

08001558 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001558:	b580      	push	{r7, lr}
 800155a:	b086      	sub	sp, #24
 800155c:	af00      	add	r7, sp, #0
 800155e:	60f8      	str	r0, [r7, #12]
 8001560:	60b9      	str	r1, [r7, #8]
 8001562:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001564:	2300      	movs	r3, #0
 8001566:	617b      	str	r3, [r7, #20]
 8001568:	e00a      	b.n	8001580 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800156a:	f3af 8000 	nop.w
 800156e:	4601      	mov	r1, r0
 8001570:	68bb      	ldr	r3, [r7, #8]
 8001572:	1c5a      	adds	r2, r3, #1
 8001574:	60ba      	str	r2, [r7, #8]
 8001576:	b2ca      	uxtb	r2, r1
 8001578:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800157a:	697b      	ldr	r3, [r7, #20]
 800157c:	3301      	adds	r3, #1
 800157e:	617b      	str	r3, [r7, #20]
 8001580:	697a      	ldr	r2, [r7, #20]
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	429a      	cmp	r2, r3
 8001586:	dbf0      	blt.n	800156a <_read+0x12>
	}

return len;
 8001588:	687b      	ldr	r3, [r7, #4]
}
 800158a:	4618      	mov	r0, r3
 800158c:	3718      	adds	r7, #24
 800158e:	46bd      	mov	sp, r7
 8001590:	bd80      	pop	{r7, pc}

08001592 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001592:	b580      	push	{r7, lr}
 8001594:	b086      	sub	sp, #24
 8001596:	af00      	add	r7, sp, #0
 8001598:	60f8      	str	r0, [r7, #12]
 800159a:	60b9      	str	r1, [r7, #8]
 800159c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800159e:	2300      	movs	r3, #0
 80015a0:	617b      	str	r3, [r7, #20]
 80015a2:	e009      	b.n	80015b8 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80015a4:	68bb      	ldr	r3, [r7, #8]
 80015a6:	1c5a      	adds	r2, r3, #1
 80015a8:	60ba      	str	r2, [r7, #8]
 80015aa:	781b      	ldrb	r3, [r3, #0]
 80015ac:	4618      	mov	r0, r3
 80015ae:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80015b2:	697b      	ldr	r3, [r7, #20]
 80015b4:	3301      	adds	r3, #1
 80015b6:	617b      	str	r3, [r7, #20]
 80015b8:	697a      	ldr	r2, [r7, #20]
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	429a      	cmp	r2, r3
 80015be:	dbf1      	blt.n	80015a4 <_write+0x12>
	}
	return len;
 80015c0:	687b      	ldr	r3, [r7, #4]
}
 80015c2:	4618      	mov	r0, r3
 80015c4:	3718      	adds	r7, #24
 80015c6:	46bd      	mov	sp, r7
 80015c8:	bd80      	pop	{r7, pc}

080015ca <_close>:

int _close(int file)
{
 80015ca:	b480      	push	{r7}
 80015cc:	b083      	sub	sp, #12
 80015ce:	af00      	add	r7, sp, #0
 80015d0:	6078      	str	r0, [r7, #4]
	return -1;
 80015d2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80015d6:	4618      	mov	r0, r3
 80015d8:	370c      	adds	r7, #12
 80015da:	46bd      	mov	sp, r7
 80015dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e0:	4770      	bx	lr

080015e2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80015e2:	b480      	push	{r7}
 80015e4:	b083      	sub	sp, #12
 80015e6:	af00      	add	r7, sp, #0
 80015e8:	6078      	str	r0, [r7, #4]
 80015ea:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80015ec:	683b      	ldr	r3, [r7, #0]
 80015ee:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80015f2:	605a      	str	r2, [r3, #4]
	return 0;
 80015f4:	2300      	movs	r3, #0
}
 80015f6:	4618      	mov	r0, r3
 80015f8:	370c      	adds	r7, #12
 80015fa:	46bd      	mov	sp, r7
 80015fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001600:	4770      	bx	lr

08001602 <_isatty>:

int _isatty(int file)
{
 8001602:	b480      	push	{r7}
 8001604:	b083      	sub	sp, #12
 8001606:	af00      	add	r7, sp, #0
 8001608:	6078      	str	r0, [r7, #4]
	return 1;
 800160a:	2301      	movs	r3, #1
}
 800160c:	4618      	mov	r0, r3
 800160e:	370c      	adds	r7, #12
 8001610:	46bd      	mov	sp, r7
 8001612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001616:	4770      	bx	lr

08001618 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001618:	b480      	push	{r7}
 800161a:	b085      	sub	sp, #20
 800161c:	af00      	add	r7, sp, #0
 800161e:	60f8      	str	r0, [r7, #12]
 8001620:	60b9      	str	r1, [r7, #8]
 8001622:	607a      	str	r2, [r7, #4]
	return 0;
 8001624:	2300      	movs	r3, #0
}
 8001626:	4618      	mov	r0, r3
 8001628:	3714      	adds	r7, #20
 800162a:	46bd      	mov	sp, r7
 800162c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001630:	4770      	bx	lr
	...

08001634 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001634:	b580      	push	{r7, lr}
 8001636:	b086      	sub	sp, #24
 8001638:	af00      	add	r7, sp, #0
 800163a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800163c:	4a14      	ldr	r2, [pc, #80]	; (8001690 <_sbrk+0x5c>)
 800163e:	4b15      	ldr	r3, [pc, #84]	; (8001694 <_sbrk+0x60>)
 8001640:	1ad3      	subs	r3, r2, r3
 8001642:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001644:	697b      	ldr	r3, [r7, #20]
 8001646:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001648:	4b13      	ldr	r3, [pc, #76]	; (8001698 <_sbrk+0x64>)
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	2b00      	cmp	r3, #0
 800164e:	d102      	bne.n	8001656 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001650:	4b11      	ldr	r3, [pc, #68]	; (8001698 <_sbrk+0x64>)
 8001652:	4a12      	ldr	r2, [pc, #72]	; (800169c <_sbrk+0x68>)
 8001654:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001656:	4b10      	ldr	r3, [pc, #64]	; (8001698 <_sbrk+0x64>)
 8001658:	681a      	ldr	r2, [r3, #0]
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	4413      	add	r3, r2
 800165e:	693a      	ldr	r2, [r7, #16]
 8001660:	429a      	cmp	r2, r3
 8001662:	d207      	bcs.n	8001674 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001664:	f002 feb0 	bl	80043c8 <__errno>
 8001668:	4603      	mov	r3, r0
 800166a:	220c      	movs	r2, #12
 800166c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800166e:	f04f 33ff 	mov.w	r3, #4294967295
 8001672:	e009      	b.n	8001688 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001674:	4b08      	ldr	r3, [pc, #32]	; (8001698 <_sbrk+0x64>)
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800167a:	4b07      	ldr	r3, [pc, #28]	; (8001698 <_sbrk+0x64>)
 800167c:	681a      	ldr	r2, [r3, #0]
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	4413      	add	r3, r2
 8001682:	4a05      	ldr	r2, [pc, #20]	; (8001698 <_sbrk+0x64>)
 8001684:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001686:	68fb      	ldr	r3, [r7, #12]
}
 8001688:	4618      	mov	r0, r3
 800168a:	3718      	adds	r7, #24
 800168c:	46bd      	mov	sp, r7
 800168e:	bd80      	pop	{r7, pc}
 8001690:	20020000 	.word	0x20020000
 8001694:	00000400 	.word	0x00000400
 8001698:	20000090 	.word	0x20000090
 800169c:	20000268 	.word	0x20000268

080016a0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80016a0:	b480      	push	{r7}
 80016a2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80016a4:	4b06      	ldr	r3, [pc, #24]	; (80016c0 <SystemInit+0x20>)
 80016a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80016aa:	4a05      	ldr	r2, [pc, #20]	; (80016c0 <SystemInit+0x20>)
 80016ac:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80016b0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80016b4:	bf00      	nop
 80016b6:	46bd      	mov	sp, r7
 80016b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016bc:	4770      	bx	lr
 80016be:	bf00      	nop
 80016c0:	e000ed00 	.word	0xe000ed00

080016c4 <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80016c4:	b580      	push	{r7, lr}
 80016c6:	b086      	sub	sp, #24
 80016c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80016ca:	f107 0308 	add.w	r3, r7, #8
 80016ce:	2200      	movs	r2, #0
 80016d0:	601a      	str	r2, [r3, #0]
 80016d2:	605a      	str	r2, [r3, #4]
 80016d4:	609a      	str	r2, [r3, #8]
 80016d6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80016d8:	463b      	mov	r3, r7
 80016da:	2200      	movs	r2, #0
 80016dc:	601a      	str	r2, [r3, #0]
 80016de:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80016e0:	4b1d      	ldr	r3, [pc, #116]	; (8001758 <MX_TIM2_Init+0x94>)
 80016e2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80016e6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 168 - 1;
 80016e8:	4b1b      	ldr	r3, [pc, #108]	; (8001758 <MX_TIM2_Init+0x94>)
 80016ea:	22a7      	movs	r2, #167	; 0xa7
 80016ec:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80016ee:	4b1a      	ldr	r3, [pc, #104]	; (8001758 <MX_TIM2_Init+0x94>)
 80016f0:	2200      	movs	r2, #0
 80016f2:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65000;
 80016f4:	4b18      	ldr	r3, [pc, #96]	; (8001758 <MX_TIM2_Init+0x94>)
 80016f6:	f64f 52e8 	movw	r2, #65000	; 0xfde8
 80016fa:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80016fc:	4b16      	ldr	r3, [pc, #88]	; (8001758 <MX_TIM2_Init+0x94>)
 80016fe:	2200      	movs	r2, #0
 8001700:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001702:	4b15      	ldr	r3, [pc, #84]	; (8001758 <MX_TIM2_Init+0x94>)
 8001704:	2200      	movs	r2, #0
 8001706:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001708:	4813      	ldr	r0, [pc, #76]	; (8001758 <MX_TIM2_Init+0x94>)
 800170a:	f001 faa2 	bl	8002c52 <HAL_TIM_Base_Init>
 800170e:	4603      	mov	r3, r0
 8001710:	2b00      	cmp	r3, #0
 8001712:	d001      	beq.n	8001718 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001714:	f7ff fdca 	bl	80012ac <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001718:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800171c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800171e:	f107 0308 	add.w	r3, r7, #8
 8001722:	4619      	mov	r1, r3
 8001724:	480c      	ldr	r0, [pc, #48]	; (8001758 <MX_TIM2_Init+0x94>)
 8001726:	f001 fc53 	bl	8002fd0 <HAL_TIM_ConfigClockSource>
 800172a:	4603      	mov	r3, r0
 800172c:	2b00      	cmp	r3, #0
 800172e:	d001      	beq.n	8001734 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001730:	f7ff fdbc 	bl	80012ac <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001734:	2300      	movs	r3, #0
 8001736:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001738:	2300      	movs	r3, #0
 800173a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800173c:	463b      	mov	r3, r7
 800173e:	4619      	mov	r1, r3
 8001740:	4805      	ldr	r0, [pc, #20]	; (8001758 <MX_TIM2_Init+0x94>)
 8001742:	f001 fe79 	bl	8003438 <HAL_TIMEx_MasterConfigSynchronization>
 8001746:	4603      	mov	r3, r0
 8001748:	2b00      	cmp	r3, #0
 800174a:	d001      	beq.n	8001750 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 800174c:	f7ff fdae 	bl	80012ac <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001750:	bf00      	nop
 8001752:	3718      	adds	r7, #24
 8001754:	46bd      	mov	sp, r7
 8001756:	bd80      	pop	{r7, pc}
 8001758:	20000180 	.word	0x20000180

0800175c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800175c:	b580      	push	{r7, lr}
 800175e:	b084      	sub	sp, #16
 8001760:	af00      	add	r7, sp, #0
 8001762:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800176c:	d115      	bne.n	800179a <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800176e:	2300      	movs	r3, #0
 8001770:	60fb      	str	r3, [r7, #12]
 8001772:	4b0c      	ldr	r3, [pc, #48]	; (80017a4 <HAL_TIM_Base_MspInit+0x48>)
 8001774:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001776:	4a0b      	ldr	r2, [pc, #44]	; (80017a4 <HAL_TIM_Base_MspInit+0x48>)
 8001778:	f043 0301 	orr.w	r3, r3, #1
 800177c:	6413      	str	r3, [r2, #64]	; 0x40
 800177e:	4b09      	ldr	r3, [pc, #36]	; (80017a4 <HAL_TIM_Base_MspInit+0x48>)
 8001780:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001782:	f003 0301 	and.w	r3, r3, #1
 8001786:	60fb      	str	r3, [r7, #12]
 8001788:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800178a:	2200      	movs	r2, #0
 800178c:	2100      	movs	r1, #0
 800178e:	201c      	movs	r0, #28
 8001790:	f000 fa87 	bl	8001ca2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001794:	201c      	movs	r0, #28
 8001796:	f000 faa0 	bl	8001cda <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 800179a:	bf00      	nop
 800179c:	3710      	adds	r7, #16
 800179e:	46bd      	mov	sp, r7
 80017a0:	bd80      	pop	{r7, pc}
 80017a2:	bf00      	nop
 80017a4:	40023800 	.word	0x40023800

080017a8 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart3;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80017a8:	b580      	push	{r7, lr}
 80017aa:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80017ac:	4b11      	ldr	r3, [pc, #68]	; (80017f4 <MX_USART2_UART_Init+0x4c>)
 80017ae:	4a12      	ldr	r2, [pc, #72]	; (80017f8 <MX_USART2_UART_Init+0x50>)
 80017b0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80017b2:	4b10      	ldr	r3, [pc, #64]	; (80017f4 <MX_USART2_UART_Init+0x4c>)
 80017b4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80017b8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80017ba:	4b0e      	ldr	r3, [pc, #56]	; (80017f4 <MX_USART2_UART_Init+0x4c>)
 80017bc:	2200      	movs	r2, #0
 80017be:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80017c0:	4b0c      	ldr	r3, [pc, #48]	; (80017f4 <MX_USART2_UART_Init+0x4c>)
 80017c2:	2200      	movs	r2, #0
 80017c4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80017c6:	4b0b      	ldr	r3, [pc, #44]	; (80017f4 <MX_USART2_UART_Init+0x4c>)
 80017c8:	2200      	movs	r2, #0
 80017ca:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80017cc:	4b09      	ldr	r3, [pc, #36]	; (80017f4 <MX_USART2_UART_Init+0x4c>)
 80017ce:	220c      	movs	r2, #12
 80017d0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80017d2:	4b08      	ldr	r3, [pc, #32]	; (80017f4 <MX_USART2_UART_Init+0x4c>)
 80017d4:	2200      	movs	r2, #0
 80017d6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80017d8:	4b06      	ldr	r3, [pc, #24]	; (80017f4 <MX_USART2_UART_Init+0x4c>)
 80017da:	2200      	movs	r2, #0
 80017dc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80017de:	4805      	ldr	r0, [pc, #20]	; (80017f4 <MX_USART2_UART_Init+0x4c>)
 80017e0:	f001 feba 	bl	8003558 <HAL_UART_Init>
 80017e4:	4603      	mov	r3, r0
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d001      	beq.n	80017ee <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80017ea:	f7ff fd5f 	bl	80012ac <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80017ee:	bf00      	nop
 80017f0:	bd80      	pop	{r7, pc}
 80017f2:	bf00      	nop
 80017f4:	2000020c 	.word	0x2000020c
 80017f8:	40004400 	.word	0x40004400

080017fc <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80017fc:	b580      	push	{r7, lr}
 80017fe:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001800:	4b11      	ldr	r3, [pc, #68]	; (8001848 <MX_USART3_UART_Init+0x4c>)
 8001802:	4a12      	ldr	r2, [pc, #72]	; (800184c <MX_USART3_UART_Init+0x50>)
 8001804:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 8001806:	4b10      	ldr	r3, [pc, #64]	; (8001848 <MX_USART3_UART_Init+0x4c>)
 8001808:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 800180c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800180e:	4b0e      	ldr	r3, [pc, #56]	; (8001848 <MX_USART3_UART_Init+0x4c>)
 8001810:	2200      	movs	r2, #0
 8001812:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001814:	4b0c      	ldr	r3, [pc, #48]	; (8001848 <MX_USART3_UART_Init+0x4c>)
 8001816:	2200      	movs	r2, #0
 8001818:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800181a:	4b0b      	ldr	r3, [pc, #44]	; (8001848 <MX_USART3_UART_Init+0x4c>)
 800181c:	2200      	movs	r2, #0
 800181e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001820:	4b09      	ldr	r3, [pc, #36]	; (8001848 <MX_USART3_UART_Init+0x4c>)
 8001822:	220c      	movs	r2, #12
 8001824:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001826:	4b08      	ldr	r3, [pc, #32]	; (8001848 <MX_USART3_UART_Init+0x4c>)
 8001828:	2200      	movs	r2, #0
 800182a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800182c:	4b06      	ldr	r3, [pc, #24]	; (8001848 <MX_USART3_UART_Init+0x4c>)
 800182e:	2200      	movs	r2, #0
 8001830:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001832:	4805      	ldr	r0, [pc, #20]	; (8001848 <MX_USART3_UART_Init+0x4c>)
 8001834:	f001 fe90 	bl	8003558 <HAL_UART_Init>
 8001838:	4603      	mov	r3, r0
 800183a:	2b00      	cmp	r3, #0
 800183c:	d001      	beq.n	8001842 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 800183e:	f7ff fd35 	bl	80012ac <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001842:	bf00      	nop
 8001844:	bd80      	pop	{r7, pc}
 8001846:	bf00      	nop
 8001848:	200001c8 	.word	0x200001c8
 800184c:	40004800 	.word	0x40004800

08001850 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001850:	b580      	push	{r7, lr}
 8001852:	b08c      	sub	sp, #48	; 0x30
 8001854:	af00      	add	r7, sp, #0
 8001856:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001858:	f107 031c 	add.w	r3, r7, #28
 800185c:	2200      	movs	r2, #0
 800185e:	601a      	str	r2, [r3, #0]
 8001860:	605a      	str	r2, [r3, #4]
 8001862:	609a      	str	r2, [r3, #8]
 8001864:	60da      	str	r2, [r3, #12]
 8001866:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	4a3a      	ldr	r2, [pc, #232]	; (8001958 <HAL_UART_MspInit+0x108>)
 800186e:	4293      	cmp	r3, r2
 8001870:	d134      	bne.n	80018dc <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001872:	2300      	movs	r3, #0
 8001874:	61bb      	str	r3, [r7, #24]
 8001876:	4b39      	ldr	r3, [pc, #228]	; (800195c <HAL_UART_MspInit+0x10c>)
 8001878:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800187a:	4a38      	ldr	r2, [pc, #224]	; (800195c <HAL_UART_MspInit+0x10c>)
 800187c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001880:	6413      	str	r3, [r2, #64]	; 0x40
 8001882:	4b36      	ldr	r3, [pc, #216]	; (800195c <HAL_UART_MspInit+0x10c>)
 8001884:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001886:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800188a:	61bb      	str	r3, [r7, #24]
 800188c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800188e:	2300      	movs	r3, #0
 8001890:	617b      	str	r3, [r7, #20]
 8001892:	4b32      	ldr	r3, [pc, #200]	; (800195c <HAL_UART_MspInit+0x10c>)
 8001894:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001896:	4a31      	ldr	r2, [pc, #196]	; (800195c <HAL_UART_MspInit+0x10c>)
 8001898:	f043 0301 	orr.w	r3, r3, #1
 800189c:	6313      	str	r3, [r2, #48]	; 0x30
 800189e:	4b2f      	ldr	r3, [pc, #188]	; (800195c <HAL_UART_MspInit+0x10c>)
 80018a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018a2:	f003 0301 	and.w	r3, r3, #1
 80018a6:	617b      	str	r3, [r7, #20]
 80018a8:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80018aa:	230c      	movs	r3, #12
 80018ac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018ae:	2302      	movs	r3, #2
 80018b0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018b2:	2300      	movs	r3, #0
 80018b4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018b6:	2303      	movs	r3, #3
 80018b8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80018ba:	2307      	movs	r3, #7
 80018bc:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018be:	f107 031c 	add.w	r3, r7, #28
 80018c2:	4619      	mov	r1, r3
 80018c4:	4826      	ldr	r0, [pc, #152]	; (8001960 <HAL_UART_MspInit+0x110>)
 80018c6:	f000 fab5 	bl	8001e34 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80018ca:	2200      	movs	r2, #0
 80018cc:	2100      	movs	r1, #0
 80018ce:	2026      	movs	r0, #38	; 0x26
 80018d0:	f000 f9e7 	bl	8001ca2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80018d4:	2026      	movs	r0, #38	; 0x26
 80018d6:	f000 fa00 	bl	8001cda <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 80018da:	e039      	b.n	8001950 <HAL_UART_MspInit+0x100>
  else if(uartHandle->Instance==USART3)
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	4a20      	ldr	r2, [pc, #128]	; (8001964 <HAL_UART_MspInit+0x114>)
 80018e2:	4293      	cmp	r3, r2
 80018e4:	d134      	bne.n	8001950 <HAL_UART_MspInit+0x100>
    __HAL_RCC_USART3_CLK_ENABLE();
 80018e6:	2300      	movs	r3, #0
 80018e8:	613b      	str	r3, [r7, #16]
 80018ea:	4b1c      	ldr	r3, [pc, #112]	; (800195c <HAL_UART_MspInit+0x10c>)
 80018ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018ee:	4a1b      	ldr	r2, [pc, #108]	; (800195c <HAL_UART_MspInit+0x10c>)
 80018f0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80018f4:	6413      	str	r3, [r2, #64]	; 0x40
 80018f6:	4b19      	ldr	r3, [pc, #100]	; (800195c <HAL_UART_MspInit+0x10c>)
 80018f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018fa:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80018fe:	613b      	str	r3, [r7, #16]
 8001900:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001902:	2300      	movs	r3, #0
 8001904:	60fb      	str	r3, [r7, #12]
 8001906:	4b15      	ldr	r3, [pc, #84]	; (800195c <HAL_UART_MspInit+0x10c>)
 8001908:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800190a:	4a14      	ldr	r2, [pc, #80]	; (800195c <HAL_UART_MspInit+0x10c>)
 800190c:	f043 0304 	orr.w	r3, r3, #4
 8001910:	6313      	str	r3, [r2, #48]	; 0x30
 8001912:	4b12      	ldr	r3, [pc, #72]	; (800195c <HAL_UART_MspInit+0x10c>)
 8001914:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001916:	f003 0304 	and.w	r3, r3, #4
 800191a:	60fb      	str	r3, [r7, #12]
 800191c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800191e:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001922:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001924:	2302      	movs	r3, #2
 8001926:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001928:	2300      	movs	r3, #0
 800192a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800192c:	2303      	movs	r3, #3
 800192e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001930:	2307      	movs	r3, #7
 8001932:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001934:	f107 031c 	add.w	r3, r7, #28
 8001938:	4619      	mov	r1, r3
 800193a:	480b      	ldr	r0, [pc, #44]	; (8001968 <HAL_UART_MspInit+0x118>)
 800193c:	f000 fa7a 	bl	8001e34 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 1, 0);
 8001940:	2200      	movs	r2, #0
 8001942:	2101      	movs	r1, #1
 8001944:	2027      	movs	r0, #39	; 0x27
 8001946:	f000 f9ac 	bl	8001ca2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 800194a:	2027      	movs	r0, #39	; 0x27
 800194c:	f000 f9c5 	bl	8001cda <HAL_NVIC_EnableIRQ>
}
 8001950:	bf00      	nop
 8001952:	3730      	adds	r7, #48	; 0x30
 8001954:	46bd      	mov	sp, r7
 8001956:	bd80      	pop	{r7, pc}
 8001958:	40004400 	.word	0x40004400
 800195c:	40023800 	.word	0x40023800
 8001960:	40020000 	.word	0x40020000
 8001964:	40004800 	.word	0x40004800
 8001968:	40020800 	.word	0x40020800

0800196c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 800196c:	f8df d034 	ldr.w	sp, [pc, #52]	; 80019a4 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001970:	480d      	ldr	r0, [pc, #52]	; (80019a8 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001972:	490e      	ldr	r1, [pc, #56]	; (80019ac <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001974:	4a0e      	ldr	r2, [pc, #56]	; (80019b0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001976:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001978:	e002      	b.n	8001980 <LoopCopyDataInit>

0800197a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800197a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800197c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800197e:	3304      	adds	r3, #4

08001980 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001980:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001982:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001984:	d3f9      	bcc.n	800197a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001986:	4a0b      	ldr	r2, [pc, #44]	; (80019b4 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001988:	4c0b      	ldr	r4, [pc, #44]	; (80019b8 <LoopFillZerobss+0x26>)
  movs r3, #0
 800198a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800198c:	e001      	b.n	8001992 <LoopFillZerobss>

0800198e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800198e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001990:	3204      	adds	r2, #4

08001992 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001992:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001994:	d3fb      	bcc.n	800198e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001996:	f7ff fe83 	bl	80016a0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800199a:	f002 fd1b 	bl	80043d4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800199e:	f7ff fb5d 	bl	800105c <main>
  bx  lr    
 80019a2:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80019a4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80019a8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80019ac:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 80019b0:	08008478 	.word	0x08008478
  ldr r2, =_sbss
 80019b4:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 80019b8:	20000264 	.word	0x20000264

080019bc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80019bc:	e7fe      	b.n	80019bc <ADC_IRQHandler>
	...

080019c0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80019c0:	b580      	push	{r7, lr}
 80019c2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80019c4:	4b0e      	ldr	r3, [pc, #56]	; (8001a00 <HAL_Init+0x40>)
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	4a0d      	ldr	r2, [pc, #52]	; (8001a00 <HAL_Init+0x40>)
 80019ca:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80019ce:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80019d0:	4b0b      	ldr	r3, [pc, #44]	; (8001a00 <HAL_Init+0x40>)
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	4a0a      	ldr	r2, [pc, #40]	; (8001a00 <HAL_Init+0x40>)
 80019d6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80019da:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80019dc:	4b08      	ldr	r3, [pc, #32]	; (8001a00 <HAL_Init+0x40>)
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	4a07      	ldr	r2, [pc, #28]	; (8001a00 <HAL_Init+0x40>)
 80019e2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80019e6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80019e8:	2003      	movs	r0, #3
 80019ea:	f000 f94f 	bl	8001c8c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80019ee:	200f      	movs	r0, #15
 80019f0:	f000 f808 	bl	8001a04 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80019f4:	f7ff fd40 	bl	8001478 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80019f8:	2300      	movs	r3, #0
}
 80019fa:	4618      	mov	r0, r3
 80019fc:	bd80      	pop	{r7, pc}
 80019fe:	bf00      	nop
 8001a00:	40023c00 	.word	0x40023c00

08001a04 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001a04:	b580      	push	{r7, lr}
 8001a06:	b082      	sub	sp, #8
 8001a08:	af00      	add	r7, sp, #0
 8001a0a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001a0c:	4b12      	ldr	r3, [pc, #72]	; (8001a58 <HAL_InitTick+0x54>)
 8001a0e:	681a      	ldr	r2, [r3, #0]
 8001a10:	4b12      	ldr	r3, [pc, #72]	; (8001a5c <HAL_InitTick+0x58>)
 8001a12:	781b      	ldrb	r3, [r3, #0]
 8001a14:	4619      	mov	r1, r3
 8001a16:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001a1a:	fbb3 f3f1 	udiv	r3, r3, r1
 8001a1e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a22:	4618      	mov	r0, r3
 8001a24:	f000 f967 	bl	8001cf6 <HAL_SYSTICK_Config>
 8001a28:	4603      	mov	r3, r0
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d001      	beq.n	8001a32 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001a2e:	2301      	movs	r3, #1
 8001a30:	e00e      	b.n	8001a50 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	2b0f      	cmp	r3, #15
 8001a36:	d80a      	bhi.n	8001a4e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001a38:	2200      	movs	r2, #0
 8001a3a:	6879      	ldr	r1, [r7, #4]
 8001a3c:	f04f 30ff 	mov.w	r0, #4294967295
 8001a40:	f000 f92f 	bl	8001ca2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001a44:	4a06      	ldr	r2, [pc, #24]	; (8001a60 <HAL_InitTick+0x5c>)
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001a4a:	2300      	movs	r3, #0
 8001a4c:	e000      	b.n	8001a50 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001a4e:	2301      	movs	r3, #1
}
 8001a50:	4618      	mov	r0, r3
 8001a52:	3708      	adds	r7, #8
 8001a54:	46bd      	mov	sp, r7
 8001a56:	bd80      	pop	{r7, pc}
 8001a58:	20000000 	.word	0x20000000
 8001a5c:	20000008 	.word	0x20000008
 8001a60:	20000004 	.word	0x20000004

08001a64 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001a64:	b480      	push	{r7}
 8001a66:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001a68:	4b06      	ldr	r3, [pc, #24]	; (8001a84 <HAL_IncTick+0x20>)
 8001a6a:	781b      	ldrb	r3, [r3, #0]
 8001a6c:	461a      	mov	r2, r3
 8001a6e:	4b06      	ldr	r3, [pc, #24]	; (8001a88 <HAL_IncTick+0x24>)
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	4413      	add	r3, r2
 8001a74:	4a04      	ldr	r2, [pc, #16]	; (8001a88 <HAL_IncTick+0x24>)
 8001a76:	6013      	str	r3, [r2, #0]
}
 8001a78:	bf00      	nop
 8001a7a:	46bd      	mov	sp, r7
 8001a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a80:	4770      	bx	lr
 8001a82:	bf00      	nop
 8001a84:	20000008 	.word	0x20000008
 8001a88:	20000250 	.word	0x20000250

08001a8c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001a8c:	b480      	push	{r7}
 8001a8e:	af00      	add	r7, sp, #0
  return uwTick;
 8001a90:	4b03      	ldr	r3, [pc, #12]	; (8001aa0 <HAL_GetTick+0x14>)
 8001a92:	681b      	ldr	r3, [r3, #0]
}
 8001a94:	4618      	mov	r0, r3
 8001a96:	46bd      	mov	sp, r7
 8001a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a9c:	4770      	bx	lr
 8001a9e:	bf00      	nop
 8001aa0:	20000250 	.word	0x20000250

08001aa4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001aa4:	b580      	push	{r7, lr}
 8001aa6:	b084      	sub	sp, #16
 8001aa8:	af00      	add	r7, sp, #0
 8001aaa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001aac:	f7ff ffee 	bl	8001a8c <HAL_GetTick>
 8001ab0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001ab6:	68fb      	ldr	r3, [r7, #12]
 8001ab8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001abc:	d005      	beq.n	8001aca <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001abe:	4b0a      	ldr	r3, [pc, #40]	; (8001ae8 <HAL_Delay+0x44>)
 8001ac0:	781b      	ldrb	r3, [r3, #0]
 8001ac2:	461a      	mov	r2, r3
 8001ac4:	68fb      	ldr	r3, [r7, #12]
 8001ac6:	4413      	add	r3, r2
 8001ac8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001aca:	bf00      	nop
 8001acc:	f7ff ffde 	bl	8001a8c <HAL_GetTick>
 8001ad0:	4602      	mov	r2, r0
 8001ad2:	68bb      	ldr	r3, [r7, #8]
 8001ad4:	1ad3      	subs	r3, r2, r3
 8001ad6:	68fa      	ldr	r2, [r7, #12]
 8001ad8:	429a      	cmp	r2, r3
 8001ada:	d8f7      	bhi.n	8001acc <HAL_Delay+0x28>
  {
  }
}
 8001adc:	bf00      	nop
 8001ade:	bf00      	nop
 8001ae0:	3710      	adds	r7, #16
 8001ae2:	46bd      	mov	sp, r7
 8001ae4:	bd80      	pop	{r7, pc}
 8001ae6:	bf00      	nop
 8001ae8:	20000008 	.word	0x20000008

08001aec <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001aec:	b480      	push	{r7}
 8001aee:	b085      	sub	sp, #20
 8001af0:	af00      	add	r7, sp, #0
 8001af2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	f003 0307 	and.w	r3, r3, #7
 8001afa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001afc:	4b0c      	ldr	r3, [pc, #48]	; (8001b30 <__NVIC_SetPriorityGrouping+0x44>)
 8001afe:	68db      	ldr	r3, [r3, #12]
 8001b00:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001b02:	68ba      	ldr	r2, [r7, #8]
 8001b04:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001b08:	4013      	ands	r3, r2
 8001b0a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001b0c:	68fb      	ldr	r3, [r7, #12]
 8001b0e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001b10:	68bb      	ldr	r3, [r7, #8]
 8001b12:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001b14:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001b18:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001b1c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001b1e:	4a04      	ldr	r2, [pc, #16]	; (8001b30 <__NVIC_SetPriorityGrouping+0x44>)
 8001b20:	68bb      	ldr	r3, [r7, #8]
 8001b22:	60d3      	str	r3, [r2, #12]
}
 8001b24:	bf00      	nop
 8001b26:	3714      	adds	r7, #20
 8001b28:	46bd      	mov	sp, r7
 8001b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b2e:	4770      	bx	lr
 8001b30:	e000ed00 	.word	0xe000ed00

08001b34 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001b34:	b480      	push	{r7}
 8001b36:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001b38:	4b04      	ldr	r3, [pc, #16]	; (8001b4c <__NVIC_GetPriorityGrouping+0x18>)
 8001b3a:	68db      	ldr	r3, [r3, #12]
 8001b3c:	0a1b      	lsrs	r3, r3, #8
 8001b3e:	f003 0307 	and.w	r3, r3, #7
}
 8001b42:	4618      	mov	r0, r3
 8001b44:	46bd      	mov	sp, r7
 8001b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b4a:	4770      	bx	lr
 8001b4c:	e000ed00 	.word	0xe000ed00

08001b50 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b50:	b480      	push	{r7}
 8001b52:	b083      	sub	sp, #12
 8001b54:	af00      	add	r7, sp, #0
 8001b56:	4603      	mov	r3, r0
 8001b58:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	db0b      	blt.n	8001b7a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001b62:	79fb      	ldrb	r3, [r7, #7]
 8001b64:	f003 021f 	and.w	r2, r3, #31
 8001b68:	4907      	ldr	r1, [pc, #28]	; (8001b88 <__NVIC_EnableIRQ+0x38>)
 8001b6a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b6e:	095b      	lsrs	r3, r3, #5
 8001b70:	2001      	movs	r0, #1
 8001b72:	fa00 f202 	lsl.w	r2, r0, r2
 8001b76:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001b7a:	bf00      	nop
 8001b7c:	370c      	adds	r7, #12
 8001b7e:	46bd      	mov	sp, r7
 8001b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b84:	4770      	bx	lr
 8001b86:	bf00      	nop
 8001b88:	e000e100 	.word	0xe000e100

08001b8c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001b8c:	b480      	push	{r7}
 8001b8e:	b083      	sub	sp, #12
 8001b90:	af00      	add	r7, sp, #0
 8001b92:	4603      	mov	r3, r0
 8001b94:	6039      	str	r1, [r7, #0]
 8001b96:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b98:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	db0a      	blt.n	8001bb6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ba0:	683b      	ldr	r3, [r7, #0]
 8001ba2:	b2da      	uxtb	r2, r3
 8001ba4:	490c      	ldr	r1, [pc, #48]	; (8001bd8 <__NVIC_SetPriority+0x4c>)
 8001ba6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001baa:	0112      	lsls	r2, r2, #4
 8001bac:	b2d2      	uxtb	r2, r2
 8001bae:	440b      	add	r3, r1
 8001bb0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001bb4:	e00a      	b.n	8001bcc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001bb6:	683b      	ldr	r3, [r7, #0]
 8001bb8:	b2da      	uxtb	r2, r3
 8001bba:	4908      	ldr	r1, [pc, #32]	; (8001bdc <__NVIC_SetPriority+0x50>)
 8001bbc:	79fb      	ldrb	r3, [r7, #7]
 8001bbe:	f003 030f 	and.w	r3, r3, #15
 8001bc2:	3b04      	subs	r3, #4
 8001bc4:	0112      	lsls	r2, r2, #4
 8001bc6:	b2d2      	uxtb	r2, r2
 8001bc8:	440b      	add	r3, r1
 8001bca:	761a      	strb	r2, [r3, #24]
}
 8001bcc:	bf00      	nop
 8001bce:	370c      	adds	r7, #12
 8001bd0:	46bd      	mov	sp, r7
 8001bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd6:	4770      	bx	lr
 8001bd8:	e000e100 	.word	0xe000e100
 8001bdc:	e000ed00 	.word	0xe000ed00

08001be0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001be0:	b480      	push	{r7}
 8001be2:	b089      	sub	sp, #36	; 0x24
 8001be4:	af00      	add	r7, sp, #0
 8001be6:	60f8      	str	r0, [r7, #12]
 8001be8:	60b9      	str	r1, [r7, #8]
 8001bea:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001bec:	68fb      	ldr	r3, [r7, #12]
 8001bee:	f003 0307 	and.w	r3, r3, #7
 8001bf2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001bf4:	69fb      	ldr	r3, [r7, #28]
 8001bf6:	f1c3 0307 	rsb	r3, r3, #7
 8001bfa:	2b04      	cmp	r3, #4
 8001bfc:	bf28      	it	cs
 8001bfe:	2304      	movcs	r3, #4
 8001c00:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001c02:	69fb      	ldr	r3, [r7, #28]
 8001c04:	3304      	adds	r3, #4
 8001c06:	2b06      	cmp	r3, #6
 8001c08:	d902      	bls.n	8001c10 <NVIC_EncodePriority+0x30>
 8001c0a:	69fb      	ldr	r3, [r7, #28]
 8001c0c:	3b03      	subs	r3, #3
 8001c0e:	e000      	b.n	8001c12 <NVIC_EncodePriority+0x32>
 8001c10:	2300      	movs	r3, #0
 8001c12:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c14:	f04f 32ff 	mov.w	r2, #4294967295
 8001c18:	69bb      	ldr	r3, [r7, #24]
 8001c1a:	fa02 f303 	lsl.w	r3, r2, r3
 8001c1e:	43da      	mvns	r2, r3
 8001c20:	68bb      	ldr	r3, [r7, #8]
 8001c22:	401a      	ands	r2, r3
 8001c24:	697b      	ldr	r3, [r7, #20]
 8001c26:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001c28:	f04f 31ff 	mov.w	r1, #4294967295
 8001c2c:	697b      	ldr	r3, [r7, #20]
 8001c2e:	fa01 f303 	lsl.w	r3, r1, r3
 8001c32:	43d9      	mvns	r1, r3
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c38:	4313      	orrs	r3, r2
         );
}
 8001c3a:	4618      	mov	r0, r3
 8001c3c:	3724      	adds	r7, #36	; 0x24
 8001c3e:	46bd      	mov	sp, r7
 8001c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c44:	4770      	bx	lr
	...

08001c48 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001c48:	b580      	push	{r7, lr}
 8001c4a:	b082      	sub	sp, #8
 8001c4c:	af00      	add	r7, sp, #0
 8001c4e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	3b01      	subs	r3, #1
 8001c54:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001c58:	d301      	bcc.n	8001c5e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001c5a:	2301      	movs	r3, #1
 8001c5c:	e00f      	b.n	8001c7e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001c5e:	4a0a      	ldr	r2, [pc, #40]	; (8001c88 <SysTick_Config+0x40>)
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	3b01      	subs	r3, #1
 8001c64:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001c66:	210f      	movs	r1, #15
 8001c68:	f04f 30ff 	mov.w	r0, #4294967295
 8001c6c:	f7ff ff8e 	bl	8001b8c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001c70:	4b05      	ldr	r3, [pc, #20]	; (8001c88 <SysTick_Config+0x40>)
 8001c72:	2200      	movs	r2, #0
 8001c74:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001c76:	4b04      	ldr	r3, [pc, #16]	; (8001c88 <SysTick_Config+0x40>)
 8001c78:	2207      	movs	r2, #7
 8001c7a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001c7c:	2300      	movs	r3, #0
}
 8001c7e:	4618      	mov	r0, r3
 8001c80:	3708      	adds	r7, #8
 8001c82:	46bd      	mov	sp, r7
 8001c84:	bd80      	pop	{r7, pc}
 8001c86:	bf00      	nop
 8001c88:	e000e010 	.word	0xe000e010

08001c8c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c8c:	b580      	push	{r7, lr}
 8001c8e:	b082      	sub	sp, #8
 8001c90:	af00      	add	r7, sp, #0
 8001c92:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001c94:	6878      	ldr	r0, [r7, #4]
 8001c96:	f7ff ff29 	bl	8001aec <__NVIC_SetPriorityGrouping>
}
 8001c9a:	bf00      	nop
 8001c9c:	3708      	adds	r7, #8
 8001c9e:	46bd      	mov	sp, r7
 8001ca0:	bd80      	pop	{r7, pc}

08001ca2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001ca2:	b580      	push	{r7, lr}
 8001ca4:	b086      	sub	sp, #24
 8001ca6:	af00      	add	r7, sp, #0
 8001ca8:	4603      	mov	r3, r0
 8001caa:	60b9      	str	r1, [r7, #8]
 8001cac:	607a      	str	r2, [r7, #4]
 8001cae:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001cb0:	2300      	movs	r3, #0
 8001cb2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001cb4:	f7ff ff3e 	bl	8001b34 <__NVIC_GetPriorityGrouping>
 8001cb8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001cba:	687a      	ldr	r2, [r7, #4]
 8001cbc:	68b9      	ldr	r1, [r7, #8]
 8001cbe:	6978      	ldr	r0, [r7, #20]
 8001cc0:	f7ff ff8e 	bl	8001be0 <NVIC_EncodePriority>
 8001cc4:	4602      	mov	r2, r0
 8001cc6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001cca:	4611      	mov	r1, r2
 8001ccc:	4618      	mov	r0, r3
 8001cce:	f7ff ff5d 	bl	8001b8c <__NVIC_SetPriority>
}
 8001cd2:	bf00      	nop
 8001cd4:	3718      	adds	r7, #24
 8001cd6:	46bd      	mov	sp, r7
 8001cd8:	bd80      	pop	{r7, pc}

08001cda <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001cda:	b580      	push	{r7, lr}
 8001cdc:	b082      	sub	sp, #8
 8001cde:	af00      	add	r7, sp, #0
 8001ce0:	4603      	mov	r3, r0
 8001ce2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001ce4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ce8:	4618      	mov	r0, r3
 8001cea:	f7ff ff31 	bl	8001b50 <__NVIC_EnableIRQ>
}
 8001cee:	bf00      	nop
 8001cf0:	3708      	adds	r7, #8
 8001cf2:	46bd      	mov	sp, r7
 8001cf4:	bd80      	pop	{r7, pc}

08001cf6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001cf6:	b580      	push	{r7, lr}
 8001cf8:	b082      	sub	sp, #8
 8001cfa:	af00      	add	r7, sp, #0
 8001cfc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001cfe:	6878      	ldr	r0, [r7, #4]
 8001d00:	f7ff ffa2 	bl	8001c48 <SysTick_Config>
 8001d04:	4603      	mov	r3, r0
}
 8001d06:	4618      	mov	r0, r3
 8001d08:	3708      	adds	r7, #8
 8001d0a:	46bd      	mov	sp, r7
 8001d0c:	bd80      	pop	{r7, pc}

08001d0e <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001d0e:	b580      	push	{r7, lr}
 8001d10:	b084      	sub	sp, #16
 8001d12:	af00      	add	r7, sp, #0
 8001d14:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d1a:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001d1c:	f7ff feb6 	bl	8001a8c <HAL_GetTick>
 8001d20:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001d28:	b2db      	uxtb	r3, r3
 8001d2a:	2b02      	cmp	r3, #2
 8001d2c:	d008      	beq.n	8001d40 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	2280      	movs	r2, #128	; 0x80
 8001d32:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	2200      	movs	r2, #0
 8001d38:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8001d3c:	2301      	movs	r3, #1
 8001d3e:	e052      	b.n	8001de6 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	681a      	ldr	r2, [r3, #0]
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	f022 0216 	bic.w	r2, r2, #22
 8001d4e:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	695a      	ldr	r2, [r3, #20]
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001d5e:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d64:	2b00      	cmp	r3, #0
 8001d66:	d103      	bne.n	8001d70 <HAL_DMA_Abort+0x62>
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	d007      	beq.n	8001d80 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	681a      	ldr	r2, [r3, #0]
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	f022 0208 	bic.w	r2, r2, #8
 8001d7e:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	681a      	ldr	r2, [r3, #0]
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	f022 0201 	bic.w	r2, r2, #1
 8001d8e:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001d90:	e013      	b.n	8001dba <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001d92:	f7ff fe7b 	bl	8001a8c <HAL_GetTick>
 8001d96:	4602      	mov	r2, r0
 8001d98:	68bb      	ldr	r3, [r7, #8]
 8001d9a:	1ad3      	subs	r3, r2, r3
 8001d9c:	2b05      	cmp	r3, #5
 8001d9e:	d90c      	bls.n	8001dba <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	2220      	movs	r2, #32
 8001da4:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	2203      	movs	r2, #3
 8001daa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	2200      	movs	r2, #0
 8001db2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8001db6:	2303      	movs	r3, #3
 8001db8:	e015      	b.n	8001de6 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	f003 0301 	and.w	r3, r3, #1
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	d1e4      	bne.n	8001d92 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001dcc:	223f      	movs	r2, #63	; 0x3f
 8001dce:	409a      	lsls	r2, r3
 8001dd0:	68fb      	ldr	r3, [r7, #12]
 8001dd2:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	2201      	movs	r2, #1
 8001dd8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	2200      	movs	r2, #0
 8001de0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8001de4:	2300      	movs	r3, #0
}
 8001de6:	4618      	mov	r0, r3
 8001de8:	3710      	adds	r7, #16
 8001dea:	46bd      	mov	sp, r7
 8001dec:	bd80      	pop	{r7, pc}

08001dee <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001dee:	b480      	push	{r7}
 8001df0:	b083      	sub	sp, #12
 8001df2:	af00      	add	r7, sp, #0
 8001df4:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001dfc:	b2db      	uxtb	r3, r3
 8001dfe:	2b02      	cmp	r3, #2
 8001e00:	d004      	beq.n	8001e0c <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	2280      	movs	r2, #128	; 0x80
 8001e06:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8001e08:	2301      	movs	r3, #1
 8001e0a:	e00c      	b.n	8001e26 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	2205      	movs	r2, #5
 8001e10:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	681a      	ldr	r2, [r3, #0]
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	f022 0201 	bic.w	r2, r2, #1
 8001e22:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001e24:	2300      	movs	r3, #0
}
 8001e26:	4618      	mov	r0, r3
 8001e28:	370c      	adds	r7, #12
 8001e2a:	46bd      	mov	sp, r7
 8001e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e30:	4770      	bx	lr
	...

08001e34 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001e34:	b480      	push	{r7}
 8001e36:	b089      	sub	sp, #36	; 0x24
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	6078      	str	r0, [r7, #4]
 8001e3c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001e3e:	2300      	movs	r3, #0
 8001e40:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001e42:	2300      	movs	r3, #0
 8001e44:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001e46:	2300      	movs	r3, #0
 8001e48:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001e4a:	2300      	movs	r3, #0
 8001e4c:	61fb      	str	r3, [r7, #28]
 8001e4e:	e16b      	b.n	8002128 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001e50:	2201      	movs	r2, #1
 8001e52:	69fb      	ldr	r3, [r7, #28]
 8001e54:	fa02 f303 	lsl.w	r3, r2, r3
 8001e58:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001e5a:	683b      	ldr	r3, [r7, #0]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	697a      	ldr	r2, [r7, #20]
 8001e60:	4013      	ands	r3, r2
 8001e62:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001e64:	693a      	ldr	r2, [r7, #16]
 8001e66:	697b      	ldr	r3, [r7, #20]
 8001e68:	429a      	cmp	r2, r3
 8001e6a:	f040 815a 	bne.w	8002122 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001e6e:	683b      	ldr	r3, [r7, #0]
 8001e70:	685b      	ldr	r3, [r3, #4]
 8001e72:	f003 0303 	and.w	r3, r3, #3
 8001e76:	2b01      	cmp	r3, #1
 8001e78:	d005      	beq.n	8001e86 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001e7a:	683b      	ldr	r3, [r7, #0]
 8001e7c:	685b      	ldr	r3, [r3, #4]
 8001e7e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001e82:	2b02      	cmp	r3, #2
 8001e84:	d130      	bne.n	8001ee8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	689b      	ldr	r3, [r3, #8]
 8001e8a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001e8c:	69fb      	ldr	r3, [r7, #28]
 8001e8e:	005b      	lsls	r3, r3, #1
 8001e90:	2203      	movs	r2, #3
 8001e92:	fa02 f303 	lsl.w	r3, r2, r3
 8001e96:	43db      	mvns	r3, r3
 8001e98:	69ba      	ldr	r2, [r7, #24]
 8001e9a:	4013      	ands	r3, r2
 8001e9c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001e9e:	683b      	ldr	r3, [r7, #0]
 8001ea0:	68da      	ldr	r2, [r3, #12]
 8001ea2:	69fb      	ldr	r3, [r7, #28]
 8001ea4:	005b      	lsls	r3, r3, #1
 8001ea6:	fa02 f303 	lsl.w	r3, r2, r3
 8001eaa:	69ba      	ldr	r2, [r7, #24]
 8001eac:	4313      	orrs	r3, r2
 8001eae:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	69ba      	ldr	r2, [r7, #24]
 8001eb4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	685b      	ldr	r3, [r3, #4]
 8001eba:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001ebc:	2201      	movs	r2, #1
 8001ebe:	69fb      	ldr	r3, [r7, #28]
 8001ec0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ec4:	43db      	mvns	r3, r3
 8001ec6:	69ba      	ldr	r2, [r7, #24]
 8001ec8:	4013      	ands	r3, r2
 8001eca:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001ecc:	683b      	ldr	r3, [r7, #0]
 8001ece:	685b      	ldr	r3, [r3, #4]
 8001ed0:	091b      	lsrs	r3, r3, #4
 8001ed2:	f003 0201 	and.w	r2, r3, #1
 8001ed6:	69fb      	ldr	r3, [r7, #28]
 8001ed8:	fa02 f303 	lsl.w	r3, r2, r3
 8001edc:	69ba      	ldr	r2, [r7, #24]
 8001ede:	4313      	orrs	r3, r2
 8001ee0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	69ba      	ldr	r2, [r7, #24]
 8001ee6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001ee8:	683b      	ldr	r3, [r7, #0]
 8001eea:	685b      	ldr	r3, [r3, #4]
 8001eec:	f003 0303 	and.w	r3, r3, #3
 8001ef0:	2b03      	cmp	r3, #3
 8001ef2:	d017      	beq.n	8001f24 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	68db      	ldr	r3, [r3, #12]
 8001ef8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001efa:	69fb      	ldr	r3, [r7, #28]
 8001efc:	005b      	lsls	r3, r3, #1
 8001efe:	2203      	movs	r2, #3
 8001f00:	fa02 f303 	lsl.w	r3, r2, r3
 8001f04:	43db      	mvns	r3, r3
 8001f06:	69ba      	ldr	r2, [r7, #24]
 8001f08:	4013      	ands	r3, r2
 8001f0a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001f0c:	683b      	ldr	r3, [r7, #0]
 8001f0e:	689a      	ldr	r2, [r3, #8]
 8001f10:	69fb      	ldr	r3, [r7, #28]
 8001f12:	005b      	lsls	r3, r3, #1
 8001f14:	fa02 f303 	lsl.w	r3, r2, r3
 8001f18:	69ba      	ldr	r2, [r7, #24]
 8001f1a:	4313      	orrs	r3, r2
 8001f1c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	69ba      	ldr	r2, [r7, #24]
 8001f22:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001f24:	683b      	ldr	r3, [r7, #0]
 8001f26:	685b      	ldr	r3, [r3, #4]
 8001f28:	f003 0303 	and.w	r3, r3, #3
 8001f2c:	2b02      	cmp	r3, #2
 8001f2e:	d123      	bne.n	8001f78 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001f30:	69fb      	ldr	r3, [r7, #28]
 8001f32:	08da      	lsrs	r2, r3, #3
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	3208      	adds	r2, #8
 8001f38:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001f3c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001f3e:	69fb      	ldr	r3, [r7, #28]
 8001f40:	f003 0307 	and.w	r3, r3, #7
 8001f44:	009b      	lsls	r3, r3, #2
 8001f46:	220f      	movs	r2, #15
 8001f48:	fa02 f303 	lsl.w	r3, r2, r3
 8001f4c:	43db      	mvns	r3, r3
 8001f4e:	69ba      	ldr	r2, [r7, #24]
 8001f50:	4013      	ands	r3, r2
 8001f52:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001f54:	683b      	ldr	r3, [r7, #0]
 8001f56:	691a      	ldr	r2, [r3, #16]
 8001f58:	69fb      	ldr	r3, [r7, #28]
 8001f5a:	f003 0307 	and.w	r3, r3, #7
 8001f5e:	009b      	lsls	r3, r3, #2
 8001f60:	fa02 f303 	lsl.w	r3, r2, r3
 8001f64:	69ba      	ldr	r2, [r7, #24]
 8001f66:	4313      	orrs	r3, r2
 8001f68:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001f6a:	69fb      	ldr	r3, [r7, #28]
 8001f6c:	08da      	lsrs	r2, r3, #3
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	3208      	adds	r2, #8
 8001f72:	69b9      	ldr	r1, [r7, #24]
 8001f74:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001f7e:	69fb      	ldr	r3, [r7, #28]
 8001f80:	005b      	lsls	r3, r3, #1
 8001f82:	2203      	movs	r2, #3
 8001f84:	fa02 f303 	lsl.w	r3, r2, r3
 8001f88:	43db      	mvns	r3, r3
 8001f8a:	69ba      	ldr	r2, [r7, #24]
 8001f8c:	4013      	ands	r3, r2
 8001f8e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001f90:	683b      	ldr	r3, [r7, #0]
 8001f92:	685b      	ldr	r3, [r3, #4]
 8001f94:	f003 0203 	and.w	r2, r3, #3
 8001f98:	69fb      	ldr	r3, [r7, #28]
 8001f9a:	005b      	lsls	r3, r3, #1
 8001f9c:	fa02 f303 	lsl.w	r3, r2, r3
 8001fa0:	69ba      	ldr	r2, [r7, #24]
 8001fa2:	4313      	orrs	r3, r2
 8001fa4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	69ba      	ldr	r2, [r7, #24]
 8001faa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001fac:	683b      	ldr	r3, [r7, #0]
 8001fae:	685b      	ldr	r3, [r3, #4]
 8001fb0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	f000 80b4 	beq.w	8002122 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001fba:	2300      	movs	r3, #0
 8001fbc:	60fb      	str	r3, [r7, #12]
 8001fbe:	4b60      	ldr	r3, [pc, #384]	; (8002140 <HAL_GPIO_Init+0x30c>)
 8001fc0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fc2:	4a5f      	ldr	r2, [pc, #380]	; (8002140 <HAL_GPIO_Init+0x30c>)
 8001fc4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001fc8:	6453      	str	r3, [r2, #68]	; 0x44
 8001fca:	4b5d      	ldr	r3, [pc, #372]	; (8002140 <HAL_GPIO_Init+0x30c>)
 8001fcc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fce:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001fd2:	60fb      	str	r3, [r7, #12]
 8001fd4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001fd6:	4a5b      	ldr	r2, [pc, #364]	; (8002144 <HAL_GPIO_Init+0x310>)
 8001fd8:	69fb      	ldr	r3, [r7, #28]
 8001fda:	089b      	lsrs	r3, r3, #2
 8001fdc:	3302      	adds	r3, #2
 8001fde:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001fe2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001fe4:	69fb      	ldr	r3, [r7, #28]
 8001fe6:	f003 0303 	and.w	r3, r3, #3
 8001fea:	009b      	lsls	r3, r3, #2
 8001fec:	220f      	movs	r2, #15
 8001fee:	fa02 f303 	lsl.w	r3, r2, r3
 8001ff2:	43db      	mvns	r3, r3
 8001ff4:	69ba      	ldr	r2, [r7, #24]
 8001ff6:	4013      	ands	r3, r2
 8001ff8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	4a52      	ldr	r2, [pc, #328]	; (8002148 <HAL_GPIO_Init+0x314>)
 8001ffe:	4293      	cmp	r3, r2
 8002000:	d02b      	beq.n	800205a <HAL_GPIO_Init+0x226>
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	4a51      	ldr	r2, [pc, #324]	; (800214c <HAL_GPIO_Init+0x318>)
 8002006:	4293      	cmp	r3, r2
 8002008:	d025      	beq.n	8002056 <HAL_GPIO_Init+0x222>
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	4a50      	ldr	r2, [pc, #320]	; (8002150 <HAL_GPIO_Init+0x31c>)
 800200e:	4293      	cmp	r3, r2
 8002010:	d01f      	beq.n	8002052 <HAL_GPIO_Init+0x21e>
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	4a4f      	ldr	r2, [pc, #316]	; (8002154 <HAL_GPIO_Init+0x320>)
 8002016:	4293      	cmp	r3, r2
 8002018:	d019      	beq.n	800204e <HAL_GPIO_Init+0x21a>
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	4a4e      	ldr	r2, [pc, #312]	; (8002158 <HAL_GPIO_Init+0x324>)
 800201e:	4293      	cmp	r3, r2
 8002020:	d013      	beq.n	800204a <HAL_GPIO_Init+0x216>
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	4a4d      	ldr	r2, [pc, #308]	; (800215c <HAL_GPIO_Init+0x328>)
 8002026:	4293      	cmp	r3, r2
 8002028:	d00d      	beq.n	8002046 <HAL_GPIO_Init+0x212>
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	4a4c      	ldr	r2, [pc, #304]	; (8002160 <HAL_GPIO_Init+0x32c>)
 800202e:	4293      	cmp	r3, r2
 8002030:	d007      	beq.n	8002042 <HAL_GPIO_Init+0x20e>
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	4a4b      	ldr	r2, [pc, #300]	; (8002164 <HAL_GPIO_Init+0x330>)
 8002036:	4293      	cmp	r3, r2
 8002038:	d101      	bne.n	800203e <HAL_GPIO_Init+0x20a>
 800203a:	2307      	movs	r3, #7
 800203c:	e00e      	b.n	800205c <HAL_GPIO_Init+0x228>
 800203e:	2308      	movs	r3, #8
 8002040:	e00c      	b.n	800205c <HAL_GPIO_Init+0x228>
 8002042:	2306      	movs	r3, #6
 8002044:	e00a      	b.n	800205c <HAL_GPIO_Init+0x228>
 8002046:	2305      	movs	r3, #5
 8002048:	e008      	b.n	800205c <HAL_GPIO_Init+0x228>
 800204a:	2304      	movs	r3, #4
 800204c:	e006      	b.n	800205c <HAL_GPIO_Init+0x228>
 800204e:	2303      	movs	r3, #3
 8002050:	e004      	b.n	800205c <HAL_GPIO_Init+0x228>
 8002052:	2302      	movs	r3, #2
 8002054:	e002      	b.n	800205c <HAL_GPIO_Init+0x228>
 8002056:	2301      	movs	r3, #1
 8002058:	e000      	b.n	800205c <HAL_GPIO_Init+0x228>
 800205a:	2300      	movs	r3, #0
 800205c:	69fa      	ldr	r2, [r7, #28]
 800205e:	f002 0203 	and.w	r2, r2, #3
 8002062:	0092      	lsls	r2, r2, #2
 8002064:	4093      	lsls	r3, r2
 8002066:	69ba      	ldr	r2, [r7, #24]
 8002068:	4313      	orrs	r3, r2
 800206a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800206c:	4935      	ldr	r1, [pc, #212]	; (8002144 <HAL_GPIO_Init+0x310>)
 800206e:	69fb      	ldr	r3, [r7, #28]
 8002070:	089b      	lsrs	r3, r3, #2
 8002072:	3302      	adds	r3, #2
 8002074:	69ba      	ldr	r2, [r7, #24]
 8002076:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800207a:	4b3b      	ldr	r3, [pc, #236]	; (8002168 <HAL_GPIO_Init+0x334>)
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002080:	693b      	ldr	r3, [r7, #16]
 8002082:	43db      	mvns	r3, r3
 8002084:	69ba      	ldr	r2, [r7, #24]
 8002086:	4013      	ands	r3, r2
 8002088:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800208a:	683b      	ldr	r3, [r7, #0]
 800208c:	685b      	ldr	r3, [r3, #4]
 800208e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002092:	2b00      	cmp	r3, #0
 8002094:	d003      	beq.n	800209e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8002096:	69ba      	ldr	r2, [r7, #24]
 8002098:	693b      	ldr	r3, [r7, #16]
 800209a:	4313      	orrs	r3, r2
 800209c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800209e:	4a32      	ldr	r2, [pc, #200]	; (8002168 <HAL_GPIO_Init+0x334>)
 80020a0:	69bb      	ldr	r3, [r7, #24]
 80020a2:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80020a4:	4b30      	ldr	r3, [pc, #192]	; (8002168 <HAL_GPIO_Init+0x334>)
 80020a6:	685b      	ldr	r3, [r3, #4]
 80020a8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80020aa:	693b      	ldr	r3, [r7, #16]
 80020ac:	43db      	mvns	r3, r3
 80020ae:	69ba      	ldr	r2, [r7, #24]
 80020b0:	4013      	ands	r3, r2
 80020b2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80020b4:	683b      	ldr	r3, [r7, #0]
 80020b6:	685b      	ldr	r3, [r3, #4]
 80020b8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d003      	beq.n	80020c8 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80020c0:	69ba      	ldr	r2, [r7, #24]
 80020c2:	693b      	ldr	r3, [r7, #16]
 80020c4:	4313      	orrs	r3, r2
 80020c6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80020c8:	4a27      	ldr	r2, [pc, #156]	; (8002168 <HAL_GPIO_Init+0x334>)
 80020ca:	69bb      	ldr	r3, [r7, #24]
 80020cc:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80020ce:	4b26      	ldr	r3, [pc, #152]	; (8002168 <HAL_GPIO_Init+0x334>)
 80020d0:	689b      	ldr	r3, [r3, #8]
 80020d2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80020d4:	693b      	ldr	r3, [r7, #16]
 80020d6:	43db      	mvns	r3, r3
 80020d8:	69ba      	ldr	r2, [r7, #24]
 80020da:	4013      	ands	r3, r2
 80020dc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80020de:	683b      	ldr	r3, [r7, #0]
 80020e0:	685b      	ldr	r3, [r3, #4]
 80020e2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d003      	beq.n	80020f2 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80020ea:	69ba      	ldr	r2, [r7, #24]
 80020ec:	693b      	ldr	r3, [r7, #16]
 80020ee:	4313      	orrs	r3, r2
 80020f0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80020f2:	4a1d      	ldr	r2, [pc, #116]	; (8002168 <HAL_GPIO_Init+0x334>)
 80020f4:	69bb      	ldr	r3, [r7, #24]
 80020f6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80020f8:	4b1b      	ldr	r3, [pc, #108]	; (8002168 <HAL_GPIO_Init+0x334>)
 80020fa:	68db      	ldr	r3, [r3, #12]
 80020fc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80020fe:	693b      	ldr	r3, [r7, #16]
 8002100:	43db      	mvns	r3, r3
 8002102:	69ba      	ldr	r2, [r7, #24]
 8002104:	4013      	ands	r3, r2
 8002106:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002108:	683b      	ldr	r3, [r7, #0]
 800210a:	685b      	ldr	r3, [r3, #4]
 800210c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002110:	2b00      	cmp	r3, #0
 8002112:	d003      	beq.n	800211c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002114:	69ba      	ldr	r2, [r7, #24]
 8002116:	693b      	ldr	r3, [r7, #16]
 8002118:	4313      	orrs	r3, r2
 800211a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800211c:	4a12      	ldr	r2, [pc, #72]	; (8002168 <HAL_GPIO_Init+0x334>)
 800211e:	69bb      	ldr	r3, [r7, #24]
 8002120:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002122:	69fb      	ldr	r3, [r7, #28]
 8002124:	3301      	adds	r3, #1
 8002126:	61fb      	str	r3, [r7, #28]
 8002128:	69fb      	ldr	r3, [r7, #28]
 800212a:	2b0f      	cmp	r3, #15
 800212c:	f67f ae90 	bls.w	8001e50 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002130:	bf00      	nop
 8002132:	bf00      	nop
 8002134:	3724      	adds	r7, #36	; 0x24
 8002136:	46bd      	mov	sp, r7
 8002138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800213c:	4770      	bx	lr
 800213e:	bf00      	nop
 8002140:	40023800 	.word	0x40023800
 8002144:	40013800 	.word	0x40013800
 8002148:	40020000 	.word	0x40020000
 800214c:	40020400 	.word	0x40020400
 8002150:	40020800 	.word	0x40020800
 8002154:	40020c00 	.word	0x40020c00
 8002158:	40021000 	.word	0x40021000
 800215c:	40021400 	.word	0x40021400
 8002160:	40021800 	.word	0x40021800
 8002164:	40021c00 	.word	0x40021c00
 8002168:	40013c00 	.word	0x40013c00

0800216c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800216c:	b480      	push	{r7}
 800216e:	b085      	sub	sp, #20
 8002170:	af00      	add	r7, sp, #0
 8002172:	6078      	str	r0, [r7, #4]
 8002174:	460b      	mov	r3, r1
 8002176:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	691a      	ldr	r2, [r3, #16]
 800217c:	887b      	ldrh	r3, [r7, #2]
 800217e:	4013      	ands	r3, r2
 8002180:	2b00      	cmp	r3, #0
 8002182:	d002      	beq.n	800218a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002184:	2301      	movs	r3, #1
 8002186:	73fb      	strb	r3, [r7, #15]
 8002188:	e001      	b.n	800218e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800218a:	2300      	movs	r3, #0
 800218c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800218e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002190:	4618      	mov	r0, r3
 8002192:	3714      	adds	r7, #20
 8002194:	46bd      	mov	sp, r7
 8002196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800219a:	4770      	bx	lr

0800219c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800219c:	b480      	push	{r7}
 800219e:	b083      	sub	sp, #12
 80021a0:	af00      	add	r7, sp, #0
 80021a2:	6078      	str	r0, [r7, #4]
 80021a4:	460b      	mov	r3, r1
 80021a6:	807b      	strh	r3, [r7, #2]
 80021a8:	4613      	mov	r3, r2
 80021aa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80021ac:	787b      	ldrb	r3, [r7, #1]
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d003      	beq.n	80021ba <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80021b2:	887a      	ldrh	r2, [r7, #2]
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80021b8:	e003      	b.n	80021c2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80021ba:	887b      	ldrh	r3, [r7, #2]
 80021bc:	041a      	lsls	r2, r3, #16
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	619a      	str	r2, [r3, #24]
}
 80021c2:	bf00      	nop
 80021c4:	370c      	adds	r7, #12
 80021c6:	46bd      	mov	sp, r7
 80021c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021cc:	4770      	bx	lr
	...

080021d0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80021d0:	b580      	push	{r7, lr}
 80021d2:	b086      	sub	sp, #24
 80021d4:	af00      	add	r7, sp, #0
 80021d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	2b00      	cmp	r3, #0
 80021dc:	d101      	bne.n	80021e2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80021de:	2301      	movs	r3, #1
 80021e0:	e264      	b.n	80026ac <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	f003 0301 	and.w	r3, r3, #1
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d075      	beq.n	80022da <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80021ee:	4ba3      	ldr	r3, [pc, #652]	; (800247c <HAL_RCC_OscConfig+0x2ac>)
 80021f0:	689b      	ldr	r3, [r3, #8]
 80021f2:	f003 030c 	and.w	r3, r3, #12
 80021f6:	2b04      	cmp	r3, #4
 80021f8:	d00c      	beq.n	8002214 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80021fa:	4ba0      	ldr	r3, [pc, #640]	; (800247c <HAL_RCC_OscConfig+0x2ac>)
 80021fc:	689b      	ldr	r3, [r3, #8]
 80021fe:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002202:	2b08      	cmp	r3, #8
 8002204:	d112      	bne.n	800222c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002206:	4b9d      	ldr	r3, [pc, #628]	; (800247c <HAL_RCC_OscConfig+0x2ac>)
 8002208:	685b      	ldr	r3, [r3, #4]
 800220a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800220e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002212:	d10b      	bne.n	800222c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002214:	4b99      	ldr	r3, [pc, #612]	; (800247c <HAL_RCC_OscConfig+0x2ac>)
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800221c:	2b00      	cmp	r3, #0
 800221e:	d05b      	beq.n	80022d8 <HAL_RCC_OscConfig+0x108>
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	685b      	ldr	r3, [r3, #4]
 8002224:	2b00      	cmp	r3, #0
 8002226:	d157      	bne.n	80022d8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002228:	2301      	movs	r3, #1
 800222a:	e23f      	b.n	80026ac <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	685b      	ldr	r3, [r3, #4]
 8002230:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002234:	d106      	bne.n	8002244 <HAL_RCC_OscConfig+0x74>
 8002236:	4b91      	ldr	r3, [pc, #580]	; (800247c <HAL_RCC_OscConfig+0x2ac>)
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	4a90      	ldr	r2, [pc, #576]	; (800247c <HAL_RCC_OscConfig+0x2ac>)
 800223c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002240:	6013      	str	r3, [r2, #0]
 8002242:	e01d      	b.n	8002280 <HAL_RCC_OscConfig+0xb0>
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	685b      	ldr	r3, [r3, #4]
 8002248:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800224c:	d10c      	bne.n	8002268 <HAL_RCC_OscConfig+0x98>
 800224e:	4b8b      	ldr	r3, [pc, #556]	; (800247c <HAL_RCC_OscConfig+0x2ac>)
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	4a8a      	ldr	r2, [pc, #552]	; (800247c <HAL_RCC_OscConfig+0x2ac>)
 8002254:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002258:	6013      	str	r3, [r2, #0]
 800225a:	4b88      	ldr	r3, [pc, #544]	; (800247c <HAL_RCC_OscConfig+0x2ac>)
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	4a87      	ldr	r2, [pc, #540]	; (800247c <HAL_RCC_OscConfig+0x2ac>)
 8002260:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002264:	6013      	str	r3, [r2, #0]
 8002266:	e00b      	b.n	8002280 <HAL_RCC_OscConfig+0xb0>
 8002268:	4b84      	ldr	r3, [pc, #528]	; (800247c <HAL_RCC_OscConfig+0x2ac>)
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	4a83      	ldr	r2, [pc, #524]	; (800247c <HAL_RCC_OscConfig+0x2ac>)
 800226e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002272:	6013      	str	r3, [r2, #0]
 8002274:	4b81      	ldr	r3, [pc, #516]	; (800247c <HAL_RCC_OscConfig+0x2ac>)
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	4a80      	ldr	r2, [pc, #512]	; (800247c <HAL_RCC_OscConfig+0x2ac>)
 800227a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800227e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	685b      	ldr	r3, [r3, #4]
 8002284:	2b00      	cmp	r3, #0
 8002286:	d013      	beq.n	80022b0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002288:	f7ff fc00 	bl	8001a8c <HAL_GetTick>
 800228c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800228e:	e008      	b.n	80022a2 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002290:	f7ff fbfc 	bl	8001a8c <HAL_GetTick>
 8002294:	4602      	mov	r2, r0
 8002296:	693b      	ldr	r3, [r7, #16]
 8002298:	1ad3      	subs	r3, r2, r3
 800229a:	2b64      	cmp	r3, #100	; 0x64
 800229c:	d901      	bls.n	80022a2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800229e:	2303      	movs	r3, #3
 80022a0:	e204      	b.n	80026ac <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80022a2:	4b76      	ldr	r3, [pc, #472]	; (800247c <HAL_RCC_OscConfig+0x2ac>)
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d0f0      	beq.n	8002290 <HAL_RCC_OscConfig+0xc0>
 80022ae:	e014      	b.n	80022da <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022b0:	f7ff fbec 	bl	8001a8c <HAL_GetTick>
 80022b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80022b6:	e008      	b.n	80022ca <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80022b8:	f7ff fbe8 	bl	8001a8c <HAL_GetTick>
 80022bc:	4602      	mov	r2, r0
 80022be:	693b      	ldr	r3, [r7, #16]
 80022c0:	1ad3      	subs	r3, r2, r3
 80022c2:	2b64      	cmp	r3, #100	; 0x64
 80022c4:	d901      	bls.n	80022ca <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80022c6:	2303      	movs	r3, #3
 80022c8:	e1f0      	b.n	80026ac <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80022ca:	4b6c      	ldr	r3, [pc, #432]	; (800247c <HAL_RCC_OscConfig+0x2ac>)
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d1f0      	bne.n	80022b8 <HAL_RCC_OscConfig+0xe8>
 80022d6:	e000      	b.n	80022da <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80022d8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	f003 0302 	and.w	r3, r3, #2
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d063      	beq.n	80023ae <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80022e6:	4b65      	ldr	r3, [pc, #404]	; (800247c <HAL_RCC_OscConfig+0x2ac>)
 80022e8:	689b      	ldr	r3, [r3, #8]
 80022ea:	f003 030c 	and.w	r3, r3, #12
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d00b      	beq.n	800230a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80022f2:	4b62      	ldr	r3, [pc, #392]	; (800247c <HAL_RCC_OscConfig+0x2ac>)
 80022f4:	689b      	ldr	r3, [r3, #8]
 80022f6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80022fa:	2b08      	cmp	r3, #8
 80022fc:	d11c      	bne.n	8002338 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80022fe:	4b5f      	ldr	r3, [pc, #380]	; (800247c <HAL_RCC_OscConfig+0x2ac>)
 8002300:	685b      	ldr	r3, [r3, #4]
 8002302:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002306:	2b00      	cmp	r3, #0
 8002308:	d116      	bne.n	8002338 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800230a:	4b5c      	ldr	r3, [pc, #368]	; (800247c <HAL_RCC_OscConfig+0x2ac>)
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	f003 0302 	and.w	r3, r3, #2
 8002312:	2b00      	cmp	r3, #0
 8002314:	d005      	beq.n	8002322 <HAL_RCC_OscConfig+0x152>
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	68db      	ldr	r3, [r3, #12]
 800231a:	2b01      	cmp	r3, #1
 800231c:	d001      	beq.n	8002322 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800231e:	2301      	movs	r3, #1
 8002320:	e1c4      	b.n	80026ac <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002322:	4b56      	ldr	r3, [pc, #344]	; (800247c <HAL_RCC_OscConfig+0x2ac>)
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	691b      	ldr	r3, [r3, #16]
 800232e:	00db      	lsls	r3, r3, #3
 8002330:	4952      	ldr	r1, [pc, #328]	; (800247c <HAL_RCC_OscConfig+0x2ac>)
 8002332:	4313      	orrs	r3, r2
 8002334:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002336:	e03a      	b.n	80023ae <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	68db      	ldr	r3, [r3, #12]
 800233c:	2b00      	cmp	r3, #0
 800233e:	d020      	beq.n	8002382 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002340:	4b4f      	ldr	r3, [pc, #316]	; (8002480 <HAL_RCC_OscConfig+0x2b0>)
 8002342:	2201      	movs	r2, #1
 8002344:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002346:	f7ff fba1 	bl	8001a8c <HAL_GetTick>
 800234a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800234c:	e008      	b.n	8002360 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800234e:	f7ff fb9d 	bl	8001a8c <HAL_GetTick>
 8002352:	4602      	mov	r2, r0
 8002354:	693b      	ldr	r3, [r7, #16]
 8002356:	1ad3      	subs	r3, r2, r3
 8002358:	2b02      	cmp	r3, #2
 800235a:	d901      	bls.n	8002360 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800235c:	2303      	movs	r3, #3
 800235e:	e1a5      	b.n	80026ac <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002360:	4b46      	ldr	r3, [pc, #280]	; (800247c <HAL_RCC_OscConfig+0x2ac>)
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	f003 0302 	and.w	r3, r3, #2
 8002368:	2b00      	cmp	r3, #0
 800236a:	d0f0      	beq.n	800234e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800236c:	4b43      	ldr	r3, [pc, #268]	; (800247c <HAL_RCC_OscConfig+0x2ac>)
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	691b      	ldr	r3, [r3, #16]
 8002378:	00db      	lsls	r3, r3, #3
 800237a:	4940      	ldr	r1, [pc, #256]	; (800247c <HAL_RCC_OscConfig+0x2ac>)
 800237c:	4313      	orrs	r3, r2
 800237e:	600b      	str	r3, [r1, #0]
 8002380:	e015      	b.n	80023ae <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002382:	4b3f      	ldr	r3, [pc, #252]	; (8002480 <HAL_RCC_OscConfig+0x2b0>)
 8002384:	2200      	movs	r2, #0
 8002386:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002388:	f7ff fb80 	bl	8001a8c <HAL_GetTick>
 800238c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800238e:	e008      	b.n	80023a2 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002390:	f7ff fb7c 	bl	8001a8c <HAL_GetTick>
 8002394:	4602      	mov	r2, r0
 8002396:	693b      	ldr	r3, [r7, #16]
 8002398:	1ad3      	subs	r3, r2, r3
 800239a:	2b02      	cmp	r3, #2
 800239c:	d901      	bls.n	80023a2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800239e:	2303      	movs	r3, #3
 80023a0:	e184      	b.n	80026ac <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80023a2:	4b36      	ldr	r3, [pc, #216]	; (800247c <HAL_RCC_OscConfig+0x2ac>)
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	f003 0302 	and.w	r3, r3, #2
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d1f0      	bne.n	8002390 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	f003 0308 	and.w	r3, r3, #8
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d030      	beq.n	800241c <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	695b      	ldr	r3, [r3, #20]
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d016      	beq.n	80023f0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80023c2:	4b30      	ldr	r3, [pc, #192]	; (8002484 <HAL_RCC_OscConfig+0x2b4>)
 80023c4:	2201      	movs	r2, #1
 80023c6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80023c8:	f7ff fb60 	bl	8001a8c <HAL_GetTick>
 80023cc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80023ce:	e008      	b.n	80023e2 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80023d0:	f7ff fb5c 	bl	8001a8c <HAL_GetTick>
 80023d4:	4602      	mov	r2, r0
 80023d6:	693b      	ldr	r3, [r7, #16]
 80023d8:	1ad3      	subs	r3, r2, r3
 80023da:	2b02      	cmp	r3, #2
 80023dc:	d901      	bls.n	80023e2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80023de:	2303      	movs	r3, #3
 80023e0:	e164      	b.n	80026ac <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80023e2:	4b26      	ldr	r3, [pc, #152]	; (800247c <HAL_RCC_OscConfig+0x2ac>)
 80023e4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80023e6:	f003 0302 	and.w	r3, r3, #2
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d0f0      	beq.n	80023d0 <HAL_RCC_OscConfig+0x200>
 80023ee:	e015      	b.n	800241c <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80023f0:	4b24      	ldr	r3, [pc, #144]	; (8002484 <HAL_RCC_OscConfig+0x2b4>)
 80023f2:	2200      	movs	r2, #0
 80023f4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80023f6:	f7ff fb49 	bl	8001a8c <HAL_GetTick>
 80023fa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80023fc:	e008      	b.n	8002410 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80023fe:	f7ff fb45 	bl	8001a8c <HAL_GetTick>
 8002402:	4602      	mov	r2, r0
 8002404:	693b      	ldr	r3, [r7, #16]
 8002406:	1ad3      	subs	r3, r2, r3
 8002408:	2b02      	cmp	r3, #2
 800240a:	d901      	bls.n	8002410 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800240c:	2303      	movs	r3, #3
 800240e:	e14d      	b.n	80026ac <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002410:	4b1a      	ldr	r3, [pc, #104]	; (800247c <HAL_RCC_OscConfig+0x2ac>)
 8002412:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002414:	f003 0302 	and.w	r3, r3, #2
 8002418:	2b00      	cmp	r3, #0
 800241a:	d1f0      	bne.n	80023fe <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	f003 0304 	and.w	r3, r3, #4
 8002424:	2b00      	cmp	r3, #0
 8002426:	f000 80a0 	beq.w	800256a <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800242a:	2300      	movs	r3, #0
 800242c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800242e:	4b13      	ldr	r3, [pc, #76]	; (800247c <HAL_RCC_OscConfig+0x2ac>)
 8002430:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002432:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002436:	2b00      	cmp	r3, #0
 8002438:	d10f      	bne.n	800245a <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800243a:	2300      	movs	r3, #0
 800243c:	60bb      	str	r3, [r7, #8]
 800243e:	4b0f      	ldr	r3, [pc, #60]	; (800247c <HAL_RCC_OscConfig+0x2ac>)
 8002440:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002442:	4a0e      	ldr	r2, [pc, #56]	; (800247c <HAL_RCC_OscConfig+0x2ac>)
 8002444:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002448:	6413      	str	r3, [r2, #64]	; 0x40
 800244a:	4b0c      	ldr	r3, [pc, #48]	; (800247c <HAL_RCC_OscConfig+0x2ac>)
 800244c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800244e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002452:	60bb      	str	r3, [r7, #8]
 8002454:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002456:	2301      	movs	r3, #1
 8002458:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800245a:	4b0b      	ldr	r3, [pc, #44]	; (8002488 <HAL_RCC_OscConfig+0x2b8>)
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002462:	2b00      	cmp	r3, #0
 8002464:	d121      	bne.n	80024aa <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002466:	4b08      	ldr	r3, [pc, #32]	; (8002488 <HAL_RCC_OscConfig+0x2b8>)
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	4a07      	ldr	r2, [pc, #28]	; (8002488 <HAL_RCC_OscConfig+0x2b8>)
 800246c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002470:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002472:	f7ff fb0b 	bl	8001a8c <HAL_GetTick>
 8002476:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002478:	e011      	b.n	800249e <HAL_RCC_OscConfig+0x2ce>
 800247a:	bf00      	nop
 800247c:	40023800 	.word	0x40023800
 8002480:	42470000 	.word	0x42470000
 8002484:	42470e80 	.word	0x42470e80
 8002488:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800248c:	f7ff fafe 	bl	8001a8c <HAL_GetTick>
 8002490:	4602      	mov	r2, r0
 8002492:	693b      	ldr	r3, [r7, #16]
 8002494:	1ad3      	subs	r3, r2, r3
 8002496:	2b02      	cmp	r3, #2
 8002498:	d901      	bls.n	800249e <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800249a:	2303      	movs	r3, #3
 800249c:	e106      	b.n	80026ac <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800249e:	4b85      	ldr	r3, [pc, #532]	; (80026b4 <HAL_RCC_OscConfig+0x4e4>)
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d0f0      	beq.n	800248c <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	689b      	ldr	r3, [r3, #8]
 80024ae:	2b01      	cmp	r3, #1
 80024b0:	d106      	bne.n	80024c0 <HAL_RCC_OscConfig+0x2f0>
 80024b2:	4b81      	ldr	r3, [pc, #516]	; (80026b8 <HAL_RCC_OscConfig+0x4e8>)
 80024b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80024b6:	4a80      	ldr	r2, [pc, #512]	; (80026b8 <HAL_RCC_OscConfig+0x4e8>)
 80024b8:	f043 0301 	orr.w	r3, r3, #1
 80024bc:	6713      	str	r3, [r2, #112]	; 0x70
 80024be:	e01c      	b.n	80024fa <HAL_RCC_OscConfig+0x32a>
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	689b      	ldr	r3, [r3, #8]
 80024c4:	2b05      	cmp	r3, #5
 80024c6:	d10c      	bne.n	80024e2 <HAL_RCC_OscConfig+0x312>
 80024c8:	4b7b      	ldr	r3, [pc, #492]	; (80026b8 <HAL_RCC_OscConfig+0x4e8>)
 80024ca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80024cc:	4a7a      	ldr	r2, [pc, #488]	; (80026b8 <HAL_RCC_OscConfig+0x4e8>)
 80024ce:	f043 0304 	orr.w	r3, r3, #4
 80024d2:	6713      	str	r3, [r2, #112]	; 0x70
 80024d4:	4b78      	ldr	r3, [pc, #480]	; (80026b8 <HAL_RCC_OscConfig+0x4e8>)
 80024d6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80024d8:	4a77      	ldr	r2, [pc, #476]	; (80026b8 <HAL_RCC_OscConfig+0x4e8>)
 80024da:	f043 0301 	orr.w	r3, r3, #1
 80024de:	6713      	str	r3, [r2, #112]	; 0x70
 80024e0:	e00b      	b.n	80024fa <HAL_RCC_OscConfig+0x32a>
 80024e2:	4b75      	ldr	r3, [pc, #468]	; (80026b8 <HAL_RCC_OscConfig+0x4e8>)
 80024e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80024e6:	4a74      	ldr	r2, [pc, #464]	; (80026b8 <HAL_RCC_OscConfig+0x4e8>)
 80024e8:	f023 0301 	bic.w	r3, r3, #1
 80024ec:	6713      	str	r3, [r2, #112]	; 0x70
 80024ee:	4b72      	ldr	r3, [pc, #456]	; (80026b8 <HAL_RCC_OscConfig+0x4e8>)
 80024f0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80024f2:	4a71      	ldr	r2, [pc, #452]	; (80026b8 <HAL_RCC_OscConfig+0x4e8>)
 80024f4:	f023 0304 	bic.w	r3, r3, #4
 80024f8:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	689b      	ldr	r3, [r3, #8]
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d015      	beq.n	800252e <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002502:	f7ff fac3 	bl	8001a8c <HAL_GetTick>
 8002506:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002508:	e00a      	b.n	8002520 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800250a:	f7ff fabf 	bl	8001a8c <HAL_GetTick>
 800250e:	4602      	mov	r2, r0
 8002510:	693b      	ldr	r3, [r7, #16]
 8002512:	1ad3      	subs	r3, r2, r3
 8002514:	f241 3288 	movw	r2, #5000	; 0x1388
 8002518:	4293      	cmp	r3, r2
 800251a:	d901      	bls.n	8002520 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 800251c:	2303      	movs	r3, #3
 800251e:	e0c5      	b.n	80026ac <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002520:	4b65      	ldr	r3, [pc, #404]	; (80026b8 <HAL_RCC_OscConfig+0x4e8>)
 8002522:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002524:	f003 0302 	and.w	r3, r3, #2
 8002528:	2b00      	cmp	r3, #0
 800252a:	d0ee      	beq.n	800250a <HAL_RCC_OscConfig+0x33a>
 800252c:	e014      	b.n	8002558 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800252e:	f7ff faad 	bl	8001a8c <HAL_GetTick>
 8002532:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002534:	e00a      	b.n	800254c <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002536:	f7ff faa9 	bl	8001a8c <HAL_GetTick>
 800253a:	4602      	mov	r2, r0
 800253c:	693b      	ldr	r3, [r7, #16]
 800253e:	1ad3      	subs	r3, r2, r3
 8002540:	f241 3288 	movw	r2, #5000	; 0x1388
 8002544:	4293      	cmp	r3, r2
 8002546:	d901      	bls.n	800254c <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8002548:	2303      	movs	r3, #3
 800254a:	e0af      	b.n	80026ac <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800254c:	4b5a      	ldr	r3, [pc, #360]	; (80026b8 <HAL_RCC_OscConfig+0x4e8>)
 800254e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002550:	f003 0302 	and.w	r3, r3, #2
 8002554:	2b00      	cmp	r3, #0
 8002556:	d1ee      	bne.n	8002536 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002558:	7dfb      	ldrb	r3, [r7, #23]
 800255a:	2b01      	cmp	r3, #1
 800255c:	d105      	bne.n	800256a <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800255e:	4b56      	ldr	r3, [pc, #344]	; (80026b8 <HAL_RCC_OscConfig+0x4e8>)
 8002560:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002562:	4a55      	ldr	r2, [pc, #340]	; (80026b8 <HAL_RCC_OscConfig+0x4e8>)
 8002564:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002568:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	699b      	ldr	r3, [r3, #24]
 800256e:	2b00      	cmp	r3, #0
 8002570:	f000 809b 	beq.w	80026aa <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002574:	4b50      	ldr	r3, [pc, #320]	; (80026b8 <HAL_RCC_OscConfig+0x4e8>)
 8002576:	689b      	ldr	r3, [r3, #8]
 8002578:	f003 030c 	and.w	r3, r3, #12
 800257c:	2b08      	cmp	r3, #8
 800257e:	d05c      	beq.n	800263a <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	699b      	ldr	r3, [r3, #24]
 8002584:	2b02      	cmp	r3, #2
 8002586:	d141      	bne.n	800260c <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002588:	4b4c      	ldr	r3, [pc, #304]	; (80026bc <HAL_RCC_OscConfig+0x4ec>)
 800258a:	2200      	movs	r2, #0
 800258c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800258e:	f7ff fa7d 	bl	8001a8c <HAL_GetTick>
 8002592:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002594:	e008      	b.n	80025a8 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002596:	f7ff fa79 	bl	8001a8c <HAL_GetTick>
 800259a:	4602      	mov	r2, r0
 800259c:	693b      	ldr	r3, [r7, #16]
 800259e:	1ad3      	subs	r3, r2, r3
 80025a0:	2b02      	cmp	r3, #2
 80025a2:	d901      	bls.n	80025a8 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 80025a4:	2303      	movs	r3, #3
 80025a6:	e081      	b.n	80026ac <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80025a8:	4b43      	ldr	r3, [pc, #268]	; (80026b8 <HAL_RCC_OscConfig+0x4e8>)
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	d1f0      	bne.n	8002596 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	69da      	ldr	r2, [r3, #28]
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	6a1b      	ldr	r3, [r3, #32]
 80025bc:	431a      	orrs	r2, r3
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025c2:	019b      	lsls	r3, r3, #6
 80025c4:	431a      	orrs	r2, r3
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025ca:	085b      	lsrs	r3, r3, #1
 80025cc:	3b01      	subs	r3, #1
 80025ce:	041b      	lsls	r3, r3, #16
 80025d0:	431a      	orrs	r2, r3
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025d6:	061b      	lsls	r3, r3, #24
 80025d8:	4937      	ldr	r1, [pc, #220]	; (80026b8 <HAL_RCC_OscConfig+0x4e8>)
 80025da:	4313      	orrs	r3, r2
 80025dc:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80025de:	4b37      	ldr	r3, [pc, #220]	; (80026bc <HAL_RCC_OscConfig+0x4ec>)
 80025e0:	2201      	movs	r2, #1
 80025e2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025e4:	f7ff fa52 	bl	8001a8c <HAL_GetTick>
 80025e8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80025ea:	e008      	b.n	80025fe <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80025ec:	f7ff fa4e 	bl	8001a8c <HAL_GetTick>
 80025f0:	4602      	mov	r2, r0
 80025f2:	693b      	ldr	r3, [r7, #16]
 80025f4:	1ad3      	subs	r3, r2, r3
 80025f6:	2b02      	cmp	r3, #2
 80025f8:	d901      	bls.n	80025fe <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 80025fa:	2303      	movs	r3, #3
 80025fc:	e056      	b.n	80026ac <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80025fe:	4b2e      	ldr	r3, [pc, #184]	; (80026b8 <HAL_RCC_OscConfig+0x4e8>)
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002606:	2b00      	cmp	r3, #0
 8002608:	d0f0      	beq.n	80025ec <HAL_RCC_OscConfig+0x41c>
 800260a:	e04e      	b.n	80026aa <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800260c:	4b2b      	ldr	r3, [pc, #172]	; (80026bc <HAL_RCC_OscConfig+0x4ec>)
 800260e:	2200      	movs	r2, #0
 8002610:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002612:	f7ff fa3b 	bl	8001a8c <HAL_GetTick>
 8002616:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002618:	e008      	b.n	800262c <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800261a:	f7ff fa37 	bl	8001a8c <HAL_GetTick>
 800261e:	4602      	mov	r2, r0
 8002620:	693b      	ldr	r3, [r7, #16]
 8002622:	1ad3      	subs	r3, r2, r3
 8002624:	2b02      	cmp	r3, #2
 8002626:	d901      	bls.n	800262c <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8002628:	2303      	movs	r3, #3
 800262a:	e03f      	b.n	80026ac <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800262c:	4b22      	ldr	r3, [pc, #136]	; (80026b8 <HAL_RCC_OscConfig+0x4e8>)
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002634:	2b00      	cmp	r3, #0
 8002636:	d1f0      	bne.n	800261a <HAL_RCC_OscConfig+0x44a>
 8002638:	e037      	b.n	80026aa <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	699b      	ldr	r3, [r3, #24]
 800263e:	2b01      	cmp	r3, #1
 8002640:	d101      	bne.n	8002646 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8002642:	2301      	movs	r3, #1
 8002644:	e032      	b.n	80026ac <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002646:	4b1c      	ldr	r3, [pc, #112]	; (80026b8 <HAL_RCC_OscConfig+0x4e8>)
 8002648:	685b      	ldr	r3, [r3, #4]
 800264a:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	699b      	ldr	r3, [r3, #24]
 8002650:	2b01      	cmp	r3, #1
 8002652:	d028      	beq.n	80026a6 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002654:	68fb      	ldr	r3, [r7, #12]
 8002656:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800265e:	429a      	cmp	r2, r3
 8002660:	d121      	bne.n	80026a6 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002662:	68fb      	ldr	r3, [r7, #12]
 8002664:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800266c:	429a      	cmp	r2, r3
 800266e:	d11a      	bne.n	80026a6 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002670:	68fa      	ldr	r2, [r7, #12]
 8002672:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002676:	4013      	ands	r3, r2
 8002678:	687a      	ldr	r2, [r7, #4]
 800267a:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800267c:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800267e:	4293      	cmp	r3, r2
 8002680:	d111      	bne.n	80026a6 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800268c:	085b      	lsrs	r3, r3, #1
 800268e:	3b01      	subs	r3, #1
 8002690:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002692:	429a      	cmp	r2, r3
 8002694:	d107      	bne.n	80026a6 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002696:	68fb      	ldr	r3, [r7, #12]
 8002698:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026a0:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80026a2:	429a      	cmp	r2, r3
 80026a4:	d001      	beq.n	80026aa <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 80026a6:	2301      	movs	r3, #1
 80026a8:	e000      	b.n	80026ac <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 80026aa:	2300      	movs	r3, #0
}
 80026ac:	4618      	mov	r0, r3
 80026ae:	3718      	adds	r7, #24
 80026b0:	46bd      	mov	sp, r7
 80026b2:	bd80      	pop	{r7, pc}
 80026b4:	40007000 	.word	0x40007000
 80026b8:	40023800 	.word	0x40023800
 80026bc:	42470060 	.word	0x42470060

080026c0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80026c0:	b580      	push	{r7, lr}
 80026c2:	b084      	sub	sp, #16
 80026c4:	af00      	add	r7, sp, #0
 80026c6:	6078      	str	r0, [r7, #4]
 80026c8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d101      	bne.n	80026d4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80026d0:	2301      	movs	r3, #1
 80026d2:	e0cc      	b.n	800286e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80026d4:	4b68      	ldr	r3, [pc, #416]	; (8002878 <HAL_RCC_ClockConfig+0x1b8>)
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	f003 0307 	and.w	r3, r3, #7
 80026dc:	683a      	ldr	r2, [r7, #0]
 80026de:	429a      	cmp	r2, r3
 80026e0:	d90c      	bls.n	80026fc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80026e2:	4b65      	ldr	r3, [pc, #404]	; (8002878 <HAL_RCC_ClockConfig+0x1b8>)
 80026e4:	683a      	ldr	r2, [r7, #0]
 80026e6:	b2d2      	uxtb	r2, r2
 80026e8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80026ea:	4b63      	ldr	r3, [pc, #396]	; (8002878 <HAL_RCC_ClockConfig+0x1b8>)
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	f003 0307 	and.w	r3, r3, #7
 80026f2:	683a      	ldr	r2, [r7, #0]
 80026f4:	429a      	cmp	r2, r3
 80026f6:	d001      	beq.n	80026fc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80026f8:	2301      	movs	r3, #1
 80026fa:	e0b8      	b.n	800286e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	f003 0302 	and.w	r3, r3, #2
 8002704:	2b00      	cmp	r3, #0
 8002706:	d020      	beq.n	800274a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	f003 0304 	and.w	r3, r3, #4
 8002710:	2b00      	cmp	r3, #0
 8002712:	d005      	beq.n	8002720 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002714:	4b59      	ldr	r3, [pc, #356]	; (800287c <HAL_RCC_ClockConfig+0x1bc>)
 8002716:	689b      	ldr	r3, [r3, #8]
 8002718:	4a58      	ldr	r2, [pc, #352]	; (800287c <HAL_RCC_ClockConfig+0x1bc>)
 800271a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800271e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	f003 0308 	and.w	r3, r3, #8
 8002728:	2b00      	cmp	r3, #0
 800272a:	d005      	beq.n	8002738 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800272c:	4b53      	ldr	r3, [pc, #332]	; (800287c <HAL_RCC_ClockConfig+0x1bc>)
 800272e:	689b      	ldr	r3, [r3, #8]
 8002730:	4a52      	ldr	r2, [pc, #328]	; (800287c <HAL_RCC_ClockConfig+0x1bc>)
 8002732:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002736:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002738:	4b50      	ldr	r3, [pc, #320]	; (800287c <HAL_RCC_ClockConfig+0x1bc>)
 800273a:	689b      	ldr	r3, [r3, #8]
 800273c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	689b      	ldr	r3, [r3, #8]
 8002744:	494d      	ldr	r1, [pc, #308]	; (800287c <HAL_RCC_ClockConfig+0x1bc>)
 8002746:	4313      	orrs	r3, r2
 8002748:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	f003 0301 	and.w	r3, r3, #1
 8002752:	2b00      	cmp	r3, #0
 8002754:	d044      	beq.n	80027e0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	685b      	ldr	r3, [r3, #4]
 800275a:	2b01      	cmp	r3, #1
 800275c:	d107      	bne.n	800276e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800275e:	4b47      	ldr	r3, [pc, #284]	; (800287c <HAL_RCC_ClockConfig+0x1bc>)
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002766:	2b00      	cmp	r3, #0
 8002768:	d119      	bne.n	800279e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800276a:	2301      	movs	r3, #1
 800276c:	e07f      	b.n	800286e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	685b      	ldr	r3, [r3, #4]
 8002772:	2b02      	cmp	r3, #2
 8002774:	d003      	beq.n	800277e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800277a:	2b03      	cmp	r3, #3
 800277c:	d107      	bne.n	800278e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800277e:	4b3f      	ldr	r3, [pc, #252]	; (800287c <HAL_RCC_ClockConfig+0x1bc>)
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002786:	2b00      	cmp	r3, #0
 8002788:	d109      	bne.n	800279e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800278a:	2301      	movs	r3, #1
 800278c:	e06f      	b.n	800286e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800278e:	4b3b      	ldr	r3, [pc, #236]	; (800287c <HAL_RCC_ClockConfig+0x1bc>)
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	f003 0302 	and.w	r3, r3, #2
 8002796:	2b00      	cmp	r3, #0
 8002798:	d101      	bne.n	800279e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800279a:	2301      	movs	r3, #1
 800279c:	e067      	b.n	800286e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800279e:	4b37      	ldr	r3, [pc, #220]	; (800287c <HAL_RCC_ClockConfig+0x1bc>)
 80027a0:	689b      	ldr	r3, [r3, #8]
 80027a2:	f023 0203 	bic.w	r2, r3, #3
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	685b      	ldr	r3, [r3, #4]
 80027aa:	4934      	ldr	r1, [pc, #208]	; (800287c <HAL_RCC_ClockConfig+0x1bc>)
 80027ac:	4313      	orrs	r3, r2
 80027ae:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80027b0:	f7ff f96c 	bl	8001a8c <HAL_GetTick>
 80027b4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80027b6:	e00a      	b.n	80027ce <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80027b8:	f7ff f968 	bl	8001a8c <HAL_GetTick>
 80027bc:	4602      	mov	r2, r0
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	1ad3      	subs	r3, r2, r3
 80027c2:	f241 3288 	movw	r2, #5000	; 0x1388
 80027c6:	4293      	cmp	r3, r2
 80027c8:	d901      	bls.n	80027ce <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80027ca:	2303      	movs	r3, #3
 80027cc:	e04f      	b.n	800286e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80027ce:	4b2b      	ldr	r3, [pc, #172]	; (800287c <HAL_RCC_ClockConfig+0x1bc>)
 80027d0:	689b      	ldr	r3, [r3, #8]
 80027d2:	f003 020c 	and.w	r2, r3, #12
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	685b      	ldr	r3, [r3, #4]
 80027da:	009b      	lsls	r3, r3, #2
 80027dc:	429a      	cmp	r2, r3
 80027de:	d1eb      	bne.n	80027b8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80027e0:	4b25      	ldr	r3, [pc, #148]	; (8002878 <HAL_RCC_ClockConfig+0x1b8>)
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	f003 0307 	and.w	r3, r3, #7
 80027e8:	683a      	ldr	r2, [r7, #0]
 80027ea:	429a      	cmp	r2, r3
 80027ec:	d20c      	bcs.n	8002808 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80027ee:	4b22      	ldr	r3, [pc, #136]	; (8002878 <HAL_RCC_ClockConfig+0x1b8>)
 80027f0:	683a      	ldr	r2, [r7, #0]
 80027f2:	b2d2      	uxtb	r2, r2
 80027f4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80027f6:	4b20      	ldr	r3, [pc, #128]	; (8002878 <HAL_RCC_ClockConfig+0x1b8>)
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	f003 0307 	and.w	r3, r3, #7
 80027fe:	683a      	ldr	r2, [r7, #0]
 8002800:	429a      	cmp	r2, r3
 8002802:	d001      	beq.n	8002808 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002804:	2301      	movs	r3, #1
 8002806:	e032      	b.n	800286e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	f003 0304 	and.w	r3, r3, #4
 8002810:	2b00      	cmp	r3, #0
 8002812:	d008      	beq.n	8002826 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002814:	4b19      	ldr	r3, [pc, #100]	; (800287c <HAL_RCC_ClockConfig+0x1bc>)
 8002816:	689b      	ldr	r3, [r3, #8]
 8002818:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	68db      	ldr	r3, [r3, #12]
 8002820:	4916      	ldr	r1, [pc, #88]	; (800287c <HAL_RCC_ClockConfig+0x1bc>)
 8002822:	4313      	orrs	r3, r2
 8002824:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	f003 0308 	and.w	r3, r3, #8
 800282e:	2b00      	cmp	r3, #0
 8002830:	d009      	beq.n	8002846 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002832:	4b12      	ldr	r3, [pc, #72]	; (800287c <HAL_RCC_ClockConfig+0x1bc>)
 8002834:	689b      	ldr	r3, [r3, #8]
 8002836:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	691b      	ldr	r3, [r3, #16]
 800283e:	00db      	lsls	r3, r3, #3
 8002840:	490e      	ldr	r1, [pc, #56]	; (800287c <HAL_RCC_ClockConfig+0x1bc>)
 8002842:	4313      	orrs	r3, r2
 8002844:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002846:	f000 f821 	bl	800288c <HAL_RCC_GetSysClockFreq>
 800284a:	4602      	mov	r2, r0
 800284c:	4b0b      	ldr	r3, [pc, #44]	; (800287c <HAL_RCC_ClockConfig+0x1bc>)
 800284e:	689b      	ldr	r3, [r3, #8]
 8002850:	091b      	lsrs	r3, r3, #4
 8002852:	f003 030f 	and.w	r3, r3, #15
 8002856:	490a      	ldr	r1, [pc, #40]	; (8002880 <HAL_RCC_ClockConfig+0x1c0>)
 8002858:	5ccb      	ldrb	r3, [r1, r3]
 800285a:	fa22 f303 	lsr.w	r3, r2, r3
 800285e:	4a09      	ldr	r2, [pc, #36]	; (8002884 <HAL_RCC_ClockConfig+0x1c4>)
 8002860:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8002862:	4b09      	ldr	r3, [pc, #36]	; (8002888 <HAL_RCC_ClockConfig+0x1c8>)
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	4618      	mov	r0, r3
 8002868:	f7ff f8cc 	bl	8001a04 <HAL_InitTick>

  return HAL_OK;
 800286c:	2300      	movs	r3, #0
}
 800286e:	4618      	mov	r0, r3
 8002870:	3710      	adds	r7, #16
 8002872:	46bd      	mov	sp, r7
 8002874:	bd80      	pop	{r7, pc}
 8002876:	bf00      	nop
 8002878:	40023c00 	.word	0x40023c00
 800287c:	40023800 	.word	0x40023800
 8002880:	080083b8 	.word	0x080083b8
 8002884:	20000000 	.word	0x20000000
 8002888:	20000004 	.word	0x20000004

0800288c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800288c:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8002890:	b084      	sub	sp, #16
 8002892:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002894:	2300      	movs	r3, #0
 8002896:	607b      	str	r3, [r7, #4]
 8002898:	2300      	movs	r3, #0
 800289a:	60fb      	str	r3, [r7, #12]
 800289c:	2300      	movs	r3, #0
 800289e:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 80028a0:	2300      	movs	r3, #0
 80028a2:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80028a4:	4b67      	ldr	r3, [pc, #412]	; (8002a44 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80028a6:	689b      	ldr	r3, [r3, #8]
 80028a8:	f003 030c 	and.w	r3, r3, #12
 80028ac:	2b08      	cmp	r3, #8
 80028ae:	d00d      	beq.n	80028cc <HAL_RCC_GetSysClockFreq+0x40>
 80028b0:	2b08      	cmp	r3, #8
 80028b2:	f200 80bd 	bhi.w	8002a30 <HAL_RCC_GetSysClockFreq+0x1a4>
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d002      	beq.n	80028c0 <HAL_RCC_GetSysClockFreq+0x34>
 80028ba:	2b04      	cmp	r3, #4
 80028bc:	d003      	beq.n	80028c6 <HAL_RCC_GetSysClockFreq+0x3a>
 80028be:	e0b7      	b.n	8002a30 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80028c0:	4b61      	ldr	r3, [pc, #388]	; (8002a48 <HAL_RCC_GetSysClockFreq+0x1bc>)
 80028c2:	60bb      	str	r3, [r7, #8]
       break;
 80028c4:	e0b7      	b.n	8002a36 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80028c6:	4b61      	ldr	r3, [pc, #388]	; (8002a4c <HAL_RCC_GetSysClockFreq+0x1c0>)
 80028c8:	60bb      	str	r3, [r7, #8]
      break;
 80028ca:	e0b4      	b.n	8002a36 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80028cc:	4b5d      	ldr	r3, [pc, #372]	; (8002a44 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80028ce:	685b      	ldr	r3, [r3, #4]
 80028d0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80028d4:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80028d6:	4b5b      	ldr	r3, [pc, #364]	; (8002a44 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80028d8:	685b      	ldr	r3, [r3, #4]
 80028da:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d04d      	beq.n	800297e <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80028e2:	4b58      	ldr	r3, [pc, #352]	; (8002a44 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80028e4:	685b      	ldr	r3, [r3, #4]
 80028e6:	099b      	lsrs	r3, r3, #6
 80028e8:	461a      	mov	r2, r3
 80028ea:	f04f 0300 	mov.w	r3, #0
 80028ee:	f240 10ff 	movw	r0, #511	; 0x1ff
 80028f2:	f04f 0100 	mov.w	r1, #0
 80028f6:	ea02 0800 	and.w	r8, r2, r0
 80028fa:	ea03 0901 	and.w	r9, r3, r1
 80028fe:	4640      	mov	r0, r8
 8002900:	4649      	mov	r1, r9
 8002902:	f04f 0200 	mov.w	r2, #0
 8002906:	f04f 0300 	mov.w	r3, #0
 800290a:	014b      	lsls	r3, r1, #5
 800290c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8002910:	0142      	lsls	r2, r0, #5
 8002912:	4610      	mov	r0, r2
 8002914:	4619      	mov	r1, r3
 8002916:	ebb0 0008 	subs.w	r0, r0, r8
 800291a:	eb61 0109 	sbc.w	r1, r1, r9
 800291e:	f04f 0200 	mov.w	r2, #0
 8002922:	f04f 0300 	mov.w	r3, #0
 8002926:	018b      	lsls	r3, r1, #6
 8002928:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800292c:	0182      	lsls	r2, r0, #6
 800292e:	1a12      	subs	r2, r2, r0
 8002930:	eb63 0301 	sbc.w	r3, r3, r1
 8002934:	f04f 0000 	mov.w	r0, #0
 8002938:	f04f 0100 	mov.w	r1, #0
 800293c:	00d9      	lsls	r1, r3, #3
 800293e:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8002942:	00d0      	lsls	r0, r2, #3
 8002944:	4602      	mov	r2, r0
 8002946:	460b      	mov	r3, r1
 8002948:	eb12 0208 	adds.w	r2, r2, r8
 800294c:	eb43 0309 	adc.w	r3, r3, r9
 8002950:	f04f 0000 	mov.w	r0, #0
 8002954:	f04f 0100 	mov.w	r1, #0
 8002958:	0259      	lsls	r1, r3, #9
 800295a:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 800295e:	0250      	lsls	r0, r2, #9
 8002960:	4602      	mov	r2, r0
 8002962:	460b      	mov	r3, r1
 8002964:	4610      	mov	r0, r2
 8002966:	4619      	mov	r1, r3
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	461a      	mov	r2, r3
 800296c:	f04f 0300 	mov.w	r3, #0
 8002970:	f7fd fc7e 	bl	8000270 <__aeabi_uldivmod>
 8002974:	4602      	mov	r2, r0
 8002976:	460b      	mov	r3, r1
 8002978:	4613      	mov	r3, r2
 800297a:	60fb      	str	r3, [r7, #12]
 800297c:	e04a      	b.n	8002a14 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800297e:	4b31      	ldr	r3, [pc, #196]	; (8002a44 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8002980:	685b      	ldr	r3, [r3, #4]
 8002982:	099b      	lsrs	r3, r3, #6
 8002984:	461a      	mov	r2, r3
 8002986:	f04f 0300 	mov.w	r3, #0
 800298a:	f240 10ff 	movw	r0, #511	; 0x1ff
 800298e:	f04f 0100 	mov.w	r1, #0
 8002992:	ea02 0400 	and.w	r4, r2, r0
 8002996:	ea03 0501 	and.w	r5, r3, r1
 800299a:	4620      	mov	r0, r4
 800299c:	4629      	mov	r1, r5
 800299e:	f04f 0200 	mov.w	r2, #0
 80029a2:	f04f 0300 	mov.w	r3, #0
 80029a6:	014b      	lsls	r3, r1, #5
 80029a8:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80029ac:	0142      	lsls	r2, r0, #5
 80029ae:	4610      	mov	r0, r2
 80029b0:	4619      	mov	r1, r3
 80029b2:	1b00      	subs	r0, r0, r4
 80029b4:	eb61 0105 	sbc.w	r1, r1, r5
 80029b8:	f04f 0200 	mov.w	r2, #0
 80029bc:	f04f 0300 	mov.w	r3, #0
 80029c0:	018b      	lsls	r3, r1, #6
 80029c2:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80029c6:	0182      	lsls	r2, r0, #6
 80029c8:	1a12      	subs	r2, r2, r0
 80029ca:	eb63 0301 	sbc.w	r3, r3, r1
 80029ce:	f04f 0000 	mov.w	r0, #0
 80029d2:	f04f 0100 	mov.w	r1, #0
 80029d6:	00d9      	lsls	r1, r3, #3
 80029d8:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80029dc:	00d0      	lsls	r0, r2, #3
 80029de:	4602      	mov	r2, r0
 80029e0:	460b      	mov	r3, r1
 80029e2:	1912      	adds	r2, r2, r4
 80029e4:	eb45 0303 	adc.w	r3, r5, r3
 80029e8:	f04f 0000 	mov.w	r0, #0
 80029ec:	f04f 0100 	mov.w	r1, #0
 80029f0:	0299      	lsls	r1, r3, #10
 80029f2:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 80029f6:	0290      	lsls	r0, r2, #10
 80029f8:	4602      	mov	r2, r0
 80029fa:	460b      	mov	r3, r1
 80029fc:	4610      	mov	r0, r2
 80029fe:	4619      	mov	r1, r3
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	461a      	mov	r2, r3
 8002a04:	f04f 0300 	mov.w	r3, #0
 8002a08:	f7fd fc32 	bl	8000270 <__aeabi_uldivmod>
 8002a0c:	4602      	mov	r2, r0
 8002a0e:	460b      	mov	r3, r1
 8002a10:	4613      	mov	r3, r2
 8002a12:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002a14:	4b0b      	ldr	r3, [pc, #44]	; (8002a44 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8002a16:	685b      	ldr	r3, [r3, #4]
 8002a18:	0c1b      	lsrs	r3, r3, #16
 8002a1a:	f003 0303 	and.w	r3, r3, #3
 8002a1e:	3301      	adds	r3, #1
 8002a20:	005b      	lsls	r3, r3, #1
 8002a22:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8002a24:	68fa      	ldr	r2, [r7, #12]
 8002a26:	683b      	ldr	r3, [r7, #0]
 8002a28:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a2c:	60bb      	str	r3, [r7, #8]
      break;
 8002a2e:	e002      	b.n	8002a36 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002a30:	4b05      	ldr	r3, [pc, #20]	; (8002a48 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8002a32:	60bb      	str	r3, [r7, #8]
      break;
 8002a34:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002a36:	68bb      	ldr	r3, [r7, #8]
}
 8002a38:	4618      	mov	r0, r3
 8002a3a:	3710      	adds	r7, #16
 8002a3c:	46bd      	mov	sp, r7
 8002a3e:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8002a42:	bf00      	nop
 8002a44:	40023800 	.word	0x40023800
 8002a48:	00f42400 	.word	0x00f42400
 8002a4c:	007a1200 	.word	0x007a1200

08002a50 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002a50:	b480      	push	{r7}
 8002a52:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002a54:	4b03      	ldr	r3, [pc, #12]	; (8002a64 <HAL_RCC_GetHCLKFreq+0x14>)
 8002a56:	681b      	ldr	r3, [r3, #0]
}
 8002a58:	4618      	mov	r0, r3
 8002a5a:	46bd      	mov	sp, r7
 8002a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a60:	4770      	bx	lr
 8002a62:	bf00      	nop
 8002a64:	20000000 	.word	0x20000000

08002a68 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002a68:	b580      	push	{r7, lr}
 8002a6a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002a6c:	f7ff fff0 	bl	8002a50 <HAL_RCC_GetHCLKFreq>
 8002a70:	4602      	mov	r2, r0
 8002a72:	4b05      	ldr	r3, [pc, #20]	; (8002a88 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002a74:	689b      	ldr	r3, [r3, #8]
 8002a76:	0a9b      	lsrs	r3, r3, #10
 8002a78:	f003 0307 	and.w	r3, r3, #7
 8002a7c:	4903      	ldr	r1, [pc, #12]	; (8002a8c <HAL_RCC_GetPCLK1Freq+0x24>)
 8002a7e:	5ccb      	ldrb	r3, [r1, r3]
 8002a80:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002a84:	4618      	mov	r0, r3
 8002a86:	bd80      	pop	{r7, pc}
 8002a88:	40023800 	.word	0x40023800
 8002a8c:	080083c8 	.word	0x080083c8

08002a90 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002a90:	b580      	push	{r7, lr}
 8002a92:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002a94:	f7ff ffdc 	bl	8002a50 <HAL_RCC_GetHCLKFreq>
 8002a98:	4602      	mov	r2, r0
 8002a9a:	4b05      	ldr	r3, [pc, #20]	; (8002ab0 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002a9c:	689b      	ldr	r3, [r3, #8]
 8002a9e:	0b5b      	lsrs	r3, r3, #13
 8002aa0:	f003 0307 	and.w	r3, r3, #7
 8002aa4:	4903      	ldr	r1, [pc, #12]	; (8002ab4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002aa6:	5ccb      	ldrb	r3, [r1, r3]
 8002aa8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002aac:	4618      	mov	r0, r3
 8002aae:	bd80      	pop	{r7, pc}
 8002ab0:	40023800 	.word	0x40023800
 8002ab4:	080083c8 	.word	0x080083c8

08002ab8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002ab8:	b580      	push	{r7, lr}
 8002aba:	b082      	sub	sp, #8
 8002abc:	af00      	add	r7, sp, #0
 8002abe:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d101      	bne.n	8002aca <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002ac6:	2301      	movs	r3, #1
 8002ac8:	e07b      	b.n	8002bc2 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d108      	bne.n	8002ae4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	685b      	ldr	r3, [r3, #4]
 8002ad6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002ada:	d009      	beq.n	8002af0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	2200      	movs	r2, #0
 8002ae0:	61da      	str	r2, [r3, #28]
 8002ae2:	e005      	b.n	8002af0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	2200      	movs	r2, #0
 8002ae8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	2200      	movs	r2, #0
 8002aee:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	2200      	movs	r2, #0
 8002af4:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002afc:	b2db      	uxtb	r3, r3
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d106      	bne.n	8002b10 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	2200      	movs	r2, #0
 8002b06:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002b0a:	6878      	ldr	r0, [r7, #4]
 8002b0c:	f7fe fc6c 	bl	80013e8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	2202      	movs	r2, #2
 8002b14:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	681a      	ldr	r2, [r3, #0]
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002b26:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	685b      	ldr	r3, [r3, #4]
 8002b2c:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	689b      	ldr	r3, [r3, #8]
 8002b34:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8002b38:	431a      	orrs	r2, r3
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	68db      	ldr	r3, [r3, #12]
 8002b3e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002b42:	431a      	orrs	r2, r3
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	691b      	ldr	r3, [r3, #16]
 8002b48:	f003 0302 	and.w	r3, r3, #2
 8002b4c:	431a      	orrs	r2, r3
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	695b      	ldr	r3, [r3, #20]
 8002b52:	f003 0301 	and.w	r3, r3, #1
 8002b56:	431a      	orrs	r2, r3
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	699b      	ldr	r3, [r3, #24]
 8002b5c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002b60:	431a      	orrs	r2, r3
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	69db      	ldr	r3, [r3, #28]
 8002b66:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002b6a:	431a      	orrs	r2, r3
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	6a1b      	ldr	r3, [r3, #32]
 8002b70:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002b74:	ea42 0103 	orr.w	r1, r2, r3
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b7c:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	430a      	orrs	r2, r1
 8002b86:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	699b      	ldr	r3, [r3, #24]
 8002b8c:	0c1b      	lsrs	r3, r3, #16
 8002b8e:	f003 0104 	and.w	r1, r3, #4
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b96:	f003 0210 	and.w	r2, r3, #16
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	430a      	orrs	r2, r1
 8002ba0:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	69da      	ldr	r2, [r3, #28]
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002bb0:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	2200      	movs	r2, #0
 8002bb6:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	2201      	movs	r2, #1
 8002bbc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8002bc0:	2300      	movs	r3, #0
}
 8002bc2:	4618      	mov	r0, r3
 8002bc4:	3708      	adds	r7, #8
 8002bc6:	46bd      	mov	sp, r7
 8002bc8:	bd80      	pop	{r7, pc}

08002bca <HAL_SRAM_Init>:
  * @param  Timing Pointer to SRAM control timing structure 
  * @param  ExtTiming Pointer to SRAM extended mode timing structure  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing, FMC_NORSRAM_TimingTypeDef *ExtTiming)
{ 
 8002bca:	b580      	push	{r7, lr}
 8002bcc:	b084      	sub	sp, #16
 8002bce:	af00      	add	r7, sp, #0
 8002bd0:	60f8      	str	r0, [r7, #12]
 8002bd2:	60b9      	str	r1, [r7, #8]
 8002bd4:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if(hsram == NULL)
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d101      	bne.n	8002be0 <HAL_SRAM_Init+0x16>
  {
     return HAL_ERROR;
 8002bdc:	2301      	movs	r3, #1
 8002bde:	e034      	b.n	8002c4a <HAL_SRAM_Init+0x80>
  }
  
  if(hsram->State == HAL_SRAM_STATE_RESET)
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 8002be6:	b2db      	uxtb	r3, r3
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d106      	bne.n	8002bfa <HAL_SRAM_Init+0x30>
  {  
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	2200      	movs	r2, #0
 8002bf0:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 8002bf4:	68f8      	ldr	r0, [r7, #12]
 8002bf6:	f7fd fd7d 	bl	80006f4 <HAL_SRAM_MspInit>
#endif
  }
  
  /* Initialize SRAM control Interface */
  FMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	681a      	ldr	r2, [r3, #0]
 8002bfe:	68fb      	ldr	r3, [r7, #12]
 8002c00:	3308      	adds	r3, #8
 8002c02:	4619      	mov	r1, r3
 8002c04:	4610      	mov	r0, r2
 8002c06:	f001 fb0f 	bl	8004228 <FSMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  FMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank); 
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	6818      	ldr	r0, [r3, #0]
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	689b      	ldr	r3, [r3, #8]
 8002c12:	461a      	mov	r2, r3
 8002c14:	68b9      	ldr	r1, [r7, #8]
 8002c16:	f001 fb59 	bl	80042cc <FSMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  FMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,  hsram->Init.ExtendedMode);  
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	6858      	ldr	r0, [r3, #4]
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	689a      	ldr	r2, [r3, #8]
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c26:	6879      	ldr	r1, [r7, #4]
 8002c28:	f001 fb8e 	bl	8004348 <FSMC_NORSRAM_Extended_Timing_Init>
  
  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank); 
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	68fa      	ldr	r2, [r7, #12]
 8002c32:	6892      	ldr	r2, [r2, #8]
 8002c34:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	68fa      	ldr	r2, [r7, #12]
 8002c3e:	6892      	ldr	r2, [r2, #8]
 8002c40:	f041 0101 	orr.w	r1, r1, #1
 8002c44:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  
  return HAL_OK;
 8002c48:	2300      	movs	r3, #0
}
 8002c4a:	4618      	mov	r0, r3
 8002c4c:	3710      	adds	r7, #16
 8002c4e:	46bd      	mov	sp, r7
 8002c50:	bd80      	pop	{r7, pc}

08002c52 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002c52:	b580      	push	{r7, lr}
 8002c54:	b082      	sub	sp, #8
 8002c56:	af00      	add	r7, sp, #0
 8002c58:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d101      	bne.n	8002c64 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002c60:	2301      	movs	r3, #1
 8002c62:	e041      	b.n	8002ce8 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002c6a:	b2db      	uxtb	r3, r3
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d106      	bne.n	8002c7e <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	2200      	movs	r2, #0
 8002c74:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002c78:	6878      	ldr	r0, [r7, #4]
 8002c7a:	f7fe fd6f 	bl	800175c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	2202      	movs	r2, #2
 8002c82:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	681a      	ldr	r2, [r3, #0]
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	3304      	adds	r3, #4
 8002c8e:	4619      	mov	r1, r3
 8002c90:	4610      	mov	r0, r2
 8002c92:	f000 fa97 	bl	80031c4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	2201      	movs	r2, #1
 8002c9a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	2201      	movs	r2, #1
 8002ca2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	2201      	movs	r2, #1
 8002caa:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	2201      	movs	r2, #1
 8002cb2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	2201      	movs	r2, #1
 8002cba:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	2201      	movs	r2, #1
 8002cc2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	2201      	movs	r2, #1
 8002cca:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	2201      	movs	r2, #1
 8002cd2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	2201      	movs	r2, #1
 8002cda:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	2201      	movs	r2, #1
 8002ce2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002ce6:	2300      	movs	r3, #0
}
 8002ce8:	4618      	mov	r0, r3
 8002cea:	3708      	adds	r7, #8
 8002cec:	46bd      	mov	sp, r7
 8002cee:	bd80      	pop	{r7, pc}

08002cf0 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8002cf0:	b480      	push	{r7}
 8002cf2:	b085      	sub	sp, #20
 8002cf4:	af00      	add	r7, sp, #0
 8002cf6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002cfe:	b2db      	uxtb	r3, r3
 8002d00:	2b01      	cmp	r3, #1
 8002d02:	d001      	beq.n	8002d08 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8002d04:	2301      	movs	r3, #1
 8002d06:	e046      	b.n	8002d96 <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	2202      	movs	r2, #2
 8002d0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	4a23      	ldr	r2, [pc, #140]	; (8002da4 <HAL_TIM_Base_Start+0xb4>)
 8002d16:	4293      	cmp	r3, r2
 8002d18:	d022      	beq.n	8002d60 <HAL_TIM_Base_Start+0x70>
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002d22:	d01d      	beq.n	8002d60 <HAL_TIM_Base_Start+0x70>
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	4a1f      	ldr	r2, [pc, #124]	; (8002da8 <HAL_TIM_Base_Start+0xb8>)
 8002d2a:	4293      	cmp	r3, r2
 8002d2c:	d018      	beq.n	8002d60 <HAL_TIM_Base_Start+0x70>
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	4a1e      	ldr	r2, [pc, #120]	; (8002dac <HAL_TIM_Base_Start+0xbc>)
 8002d34:	4293      	cmp	r3, r2
 8002d36:	d013      	beq.n	8002d60 <HAL_TIM_Base_Start+0x70>
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	4a1c      	ldr	r2, [pc, #112]	; (8002db0 <HAL_TIM_Base_Start+0xc0>)
 8002d3e:	4293      	cmp	r3, r2
 8002d40:	d00e      	beq.n	8002d60 <HAL_TIM_Base_Start+0x70>
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	4a1b      	ldr	r2, [pc, #108]	; (8002db4 <HAL_TIM_Base_Start+0xc4>)
 8002d48:	4293      	cmp	r3, r2
 8002d4a:	d009      	beq.n	8002d60 <HAL_TIM_Base_Start+0x70>
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	4a19      	ldr	r2, [pc, #100]	; (8002db8 <HAL_TIM_Base_Start+0xc8>)
 8002d52:	4293      	cmp	r3, r2
 8002d54:	d004      	beq.n	8002d60 <HAL_TIM_Base_Start+0x70>
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	4a18      	ldr	r2, [pc, #96]	; (8002dbc <HAL_TIM_Base_Start+0xcc>)
 8002d5c:	4293      	cmp	r3, r2
 8002d5e:	d111      	bne.n	8002d84 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	689b      	ldr	r3, [r3, #8]
 8002d66:	f003 0307 	and.w	r3, r3, #7
 8002d6a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	2b06      	cmp	r3, #6
 8002d70:	d010      	beq.n	8002d94 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	681a      	ldr	r2, [r3, #0]
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	f042 0201 	orr.w	r2, r2, #1
 8002d80:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002d82:	e007      	b.n	8002d94 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	681a      	ldr	r2, [r3, #0]
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	f042 0201 	orr.w	r2, r2, #1
 8002d92:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002d94:	2300      	movs	r3, #0
}
 8002d96:	4618      	mov	r0, r3
 8002d98:	3714      	adds	r7, #20
 8002d9a:	46bd      	mov	sp, r7
 8002d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002da0:	4770      	bx	lr
 8002da2:	bf00      	nop
 8002da4:	40010000 	.word	0x40010000
 8002da8:	40000400 	.word	0x40000400
 8002dac:	40000800 	.word	0x40000800
 8002db0:	40000c00 	.word	0x40000c00
 8002db4:	40010400 	.word	0x40010400
 8002db8:	40014000 	.word	0x40014000
 8002dbc:	40001800 	.word	0x40001800

08002dc0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002dc0:	b580      	push	{r7, lr}
 8002dc2:	b082      	sub	sp, #8
 8002dc4:	af00      	add	r7, sp, #0
 8002dc6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	691b      	ldr	r3, [r3, #16]
 8002dce:	f003 0302 	and.w	r3, r3, #2
 8002dd2:	2b02      	cmp	r3, #2
 8002dd4:	d122      	bne.n	8002e1c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	68db      	ldr	r3, [r3, #12]
 8002ddc:	f003 0302 	and.w	r3, r3, #2
 8002de0:	2b02      	cmp	r3, #2
 8002de2:	d11b      	bne.n	8002e1c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	f06f 0202 	mvn.w	r2, #2
 8002dec:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	2201      	movs	r2, #1
 8002df2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	699b      	ldr	r3, [r3, #24]
 8002dfa:	f003 0303 	and.w	r3, r3, #3
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d003      	beq.n	8002e0a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002e02:	6878      	ldr	r0, [r7, #4]
 8002e04:	f000 f9bf 	bl	8003186 <HAL_TIM_IC_CaptureCallback>
 8002e08:	e005      	b.n	8002e16 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002e0a:	6878      	ldr	r0, [r7, #4]
 8002e0c:	f000 f9b1 	bl	8003172 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002e10:	6878      	ldr	r0, [r7, #4]
 8002e12:	f000 f9c2 	bl	800319a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	2200      	movs	r2, #0
 8002e1a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	691b      	ldr	r3, [r3, #16]
 8002e22:	f003 0304 	and.w	r3, r3, #4
 8002e26:	2b04      	cmp	r3, #4
 8002e28:	d122      	bne.n	8002e70 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	68db      	ldr	r3, [r3, #12]
 8002e30:	f003 0304 	and.w	r3, r3, #4
 8002e34:	2b04      	cmp	r3, #4
 8002e36:	d11b      	bne.n	8002e70 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	f06f 0204 	mvn.w	r2, #4
 8002e40:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	2202      	movs	r2, #2
 8002e46:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	699b      	ldr	r3, [r3, #24]
 8002e4e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d003      	beq.n	8002e5e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002e56:	6878      	ldr	r0, [r7, #4]
 8002e58:	f000 f995 	bl	8003186 <HAL_TIM_IC_CaptureCallback>
 8002e5c:	e005      	b.n	8002e6a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002e5e:	6878      	ldr	r0, [r7, #4]
 8002e60:	f000 f987 	bl	8003172 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002e64:	6878      	ldr	r0, [r7, #4]
 8002e66:	f000 f998 	bl	800319a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	2200      	movs	r2, #0
 8002e6e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	691b      	ldr	r3, [r3, #16]
 8002e76:	f003 0308 	and.w	r3, r3, #8
 8002e7a:	2b08      	cmp	r3, #8
 8002e7c:	d122      	bne.n	8002ec4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	68db      	ldr	r3, [r3, #12]
 8002e84:	f003 0308 	and.w	r3, r3, #8
 8002e88:	2b08      	cmp	r3, #8
 8002e8a:	d11b      	bne.n	8002ec4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	f06f 0208 	mvn.w	r2, #8
 8002e94:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	2204      	movs	r2, #4
 8002e9a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	69db      	ldr	r3, [r3, #28]
 8002ea2:	f003 0303 	and.w	r3, r3, #3
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d003      	beq.n	8002eb2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002eaa:	6878      	ldr	r0, [r7, #4]
 8002eac:	f000 f96b 	bl	8003186 <HAL_TIM_IC_CaptureCallback>
 8002eb0:	e005      	b.n	8002ebe <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002eb2:	6878      	ldr	r0, [r7, #4]
 8002eb4:	f000 f95d 	bl	8003172 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002eb8:	6878      	ldr	r0, [r7, #4]
 8002eba:	f000 f96e 	bl	800319a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	2200      	movs	r2, #0
 8002ec2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	691b      	ldr	r3, [r3, #16]
 8002eca:	f003 0310 	and.w	r3, r3, #16
 8002ece:	2b10      	cmp	r3, #16
 8002ed0:	d122      	bne.n	8002f18 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	68db      	ldr	r3, [r3, #12]
 8002ed8:	f003 0310 	and.w	r3, r3, #16
 8002edc:	2b10      	cmp	r3, #16
 8002ede:	d11b      	bne.n	8002f18 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	f06f 0210 	mvn.w	r2, #16
 8002ee8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	2208      	movs	r2, #8
 8002eee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	69db      	ldr	r3, [r3, #28]
 8002ef6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d003      	beq.n	8002f06 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002efe:	6878      	ldr	r0, [r7, #4]
 8002f00:	f000 f941 	bl	8003186 <HAL_TIM_IC_CaptureCallback>
 8002f04:	e005      	b.n	8002f12 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002f06:	6878      	ldr	r0, [r7, #4]
 8002f08:	f000 f933 	bl	8003172 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002f0c:	6878      	ldr	r0, [r7, #4]
 8002f0e:	f000 f944 	bl	800319a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	2200      	movs	r2, #0
 8002f16:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	691b      	ldr	r3, [r3, #16]
 8002f1e:	f003 0301 	and.w	r3, r3, #1
 8002f22:	2b01      	cmp	r3, #1
 8002f24:	d10e      	bne.n	8002f44 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	68db      	ldr	r3, [r3, #12]
 8002f2c:	f003 0301 	and.w	r3, r3, #1
 8002f30:	2b01      	cmp	r3, #1
 8002f32:	d107      	bne.n	8002f44 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	f06f 0201 	mvn.w	r2, #1
 8002f3c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002f3e:	6878      	ldr	r0, [r7, #4]
 8002f40:	f000 f90d 	bl	800315e <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	691b      	ldr	r3, [r3, #16]
 8002f4a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002f4e:	2b80      	cmp	r3, #128	; 0x80
 8002f50:	d10e      	bne.n	8002f70 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	68db      	ldr	r3, [r3, #12]
 8002f58:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002f5c:	2b80      	cmp	r3, #128	; 0x80
 8002f5e:	d107      	bne.n	8002f70 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002f68:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002f6a:	6878      	ldr	r0, [r7, #4]
 8002f6c:	f000 faea 	bl	8003544 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	691b      	ldr	r3, [r3, #16]
 8002f76:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002f7a:	2b40      	cmp	r3, #64	; 0x40
 8002f7c:	d10e      	bne.n	8002f9c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	68db      	ldr	r3, [r3, #12]
 8002f84:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002f88:	2b40      	cmp	r3, #64	; 0x40
 8002f8a:	d107      	bne.n	8002f9c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002f94:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002f96:	6878      	ldr	r0, [r7, #4]
 8002f98:	f000 f909 	bl	80031ae <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	691b      	ldr	r3, [r3, #16]
 8002fa2:	f003 0320 	and.w	r3, r3, #32
 8002fa6:	2b20      	cmp	r3, #32
 8002fa8:	d10e      	bne.n	8002fc8 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	68db      	ldr	r3, [r3, #12]
 8002fb0:	f003 0320 	and.w	r3, r3, #32
 8002fb4:	2b20      	cmp	r3, #32
 8002fb6:	d107      	bne.n	8002fc8 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	f06f 0220 	mvn.w	r2, #32
 8002fc0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002fc2:	6878      	ldr	r0, [r7, #4]
 8002fc4:	f000 fab4 	bl	8003530 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002fc8:	bf00      	nop
 8002fca:	3708      	adds	r7, #8
 8002fcc:	46bd      	mov	sp, r7
 8002fce:	bd80      	pop	{r7, pc}

08002fd0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002fd0:	b580      	push	{r7, lr}
 8002fd2:	b084      	sub	sp, #16
 8002fd4:	af00      	add	r7, sp, #0
 8002fd6:	6078      	str	r0, [r7, #4]
 8002fd8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002fda:	2300      	movs	r3, #0
 8002fdc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002fe4:	2b01      	cmp	r3, #1
 8002fe6:	d101      	bne.n	8002fec <HAL_TIM_ConfigClockSource+0x1c>
 8002fe8:	2302      	movs	r3, #2
 8002fea:	e0b4      	b.n	8003156 <HAL_TIM_ConfigClockSource+0x186>
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	2201      	movs	r2, #1
 8002ff0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	2202      	movs	r2, #2
 8002ff8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	689b      	ldr	r3, [r3, #8]
 8003002:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003004:	68bb      	ldr	r3, [r7, #8]
 8003006:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800300a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800300c:	68bb      	ldr	r3, [r7, #8]
 800300e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003012:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	68ba      	ldr	r2, [r7, #8]
 800301a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800301c:	683b      	ldr	r3, [r7, #0]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003024:	d03e      	beq.n	80030a4 <HAL_TIM_ConfigClockSource+0xd4>
 8003026:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800302a:	f200 8087 	bhi.w	800313c <HAL_TIM_ConfigClockSource+0x16c>
 800302e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003032:	f000 8086 	beq.w	8003142 <HAL_TIM_ConfigClockSource+0x172>
 8003036:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800303a:	d87f      	bhi.n	800313c <HAL_TIM_ConfigClockSource+0x16c>
 800303c:	2b70      	cmp	r3, #112	; 0x70
 800303e:	d01a      	beq.n	8003076 <HAL_TIM_ConfigClockSource+0xa6>
 8003040:	2b70      	cmp	r3, #112	; 0x70
 8003042:	d87b      	bhi.n	800313c <HAL_TIM_ConfigClockSource+0x16c>
 8003044:	2b60      	cmp	r3, #96	; 0x60
 8003046:	d050      	beq.n	80030ea <HAL_TIM_ConfigClockSource+0x11a>
 8003048:	2b60      	cmp	r3, #96	; 0x60
 800304a:	d877      	bhi.n	800313c <HAL_TIM_ConfigClockSource+0x16c>
 800304c:	2b50      	cmp	r3, #80	; 0x50
 800304e:	d03c      	beq.n	80030ca <HAL_TIM_ConfigClockSource+0xfa>
 8003050:	2b50      	cmp	r3, #80	; 0x50
 8003052:	d873      	bhi.n	800313c <HAL_TIM_ConfigClockSource+0x16c>
 8003054:	2b40      	cmp	r3, #64	; 0x40
 8003056:	d058      	beq.n	800310a <HAL_TIM_ConfigClockSource+0x13a>
 8003058:	2b40      	cmp	r3, #64	; 0x40
 800305a:	d86f      	bhi.n	800313c <HAL_TIM_ConfigClockSource+0x16c>
 800305c:	2b30      	cmp	r3, #48	; 0x30
 800305e:	d064      	beq.n	800312a <HAL_TIM_ConfigClockSource+0x15a>
 8003060:	2b30      	cmp	r3, #48	; 0x30
 8003062:	d86b      	bhi.n	800313c <HAL_TIM_ConfigClockSource+0x16c>
 8003064:	2b20      	cmp	r3, #32
 8003066:	d060      	beq.n	800312a <HAL_TIM_ConfigClockSource+0x15a>
 8003068:	2b20      	cmp	r3, #32
 800306a:	d867      	bhi.n	800313c <HAL_TIM_ConfigClockSource+0x16c>
 800306c:	2b00      	cmp	r3, #0
 800306e:	d05c      	beq.n	800312a <HAL_TIM_ConfigClockSource+0x15a>
 8003070:	2b10      	cmp	r3, #16
 8003072:	d05a      	beq.n	800312a <HAL_TIM_ConfigClockSource+0x15a>
 8003074:	e062      	b.n	800313c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	6818      	ldr	r0, [r3, #0]
 800307a:	683b      	ldr	r3, [r7, #0]
 800307c:	6899      	ldr	r1, [r3, #8]
 800307e:	683b      	ldr	r3, [r7, #0]
 8003080:	685a      	ldr	r2, [r3, #4]
 8003082:	683b      	ldr	r3, [r7, #0]
 8003084:	68db      	ldr	r3, [r3, #12]
 8003086:	f000 f9b7 	bl	80033f8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	689b      	ldr	r3, [r3, #8]
 8003090:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003092:	68bb      	ldr	r3, [r7, #8]
 8003094:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003098:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	68ba      	ldr	r2, [r7, #8]
 80030a0:	609a      	str	r2, [r3, #8]
      break;
 80030a2:	e04f      	b.n	8003144 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	6818      	ldr	r0, [r3, #0]
 80030a8:	683b      	ldr	r3, [r7, #0]
 80030aa:	6899      	ldr	r1, [r3, #8]
 80030ac:	683b      	ldr	r3, [r7, #0]
 80030ae:	685a      	ldr	r2, [r3, #4]
 80030b0:	683b      	ldr	r3, [r7, #0]
 80030b2:	68db      	ldr	r3, [r3, #12]
 80030b4:	f000 f9a0 	bl	80033f8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	689a      	ldr	r2, [r3, #8]
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80030c6:	609a      	str	r2, [r3, #8]
      break;
 80030c8:	e03c      	b.n	8003144 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	6818      	ldr	r0, [r3, #0]
 80030ce:	683b      	ldr	r3, [r7, #0]
 80030d0:	6859      	ldr	r1, [r3, #4]
 80030d2:	683b      	ldr	r3, [r7, #0]
 80030d4:	68db      	ldr	r3, [r3, #12]
 80030d6:	461a      	mov	r2, r3
 80030d8:	f000 f914 	bl	8003304 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	2150      	movs	r1, #80	; 0x50
 80030e2:	4618      	mov	r0, r3
 80030e4:	f000 f96d 	bl	80033c2 <TIM_ITRx_SetConfig>
      break;
 80030e8:	e02c      	b.n	8003144 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	6818      	ldr	r0, [r3, #0]
 80030ee:	683b      	ldr	r3, [r7, #0]
 80030f0:	6859      	ldr	r1, [r3, #4]
 80030f2:	683b      	ldr	r3, [r7, #0]
 80030f4:	68db      	ldr	r3, [r3, #12]
 80030f6:	461a      	mov	r2, r3
 80030f8:	f000 f933 	bl	8003362 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	2160      	movs	r1, #96	; 0x60
 8003102:	4618      	mov	r0, r3
 8003104:	f000 f95d 	bl	80033c2 <TIM_ITRx_SetConfig>
      break;
 8003108:	e01c      	b.n	8003144 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	6818      	ldr	r0, [r3, #0]
 800310e:	683b      	ldr	r3, [r7, #0]
 8003110:	6859      	ldr	r1, [r3, #4]
 8003112:	683b      	ldr	r3, [r7, #0]
 8003114:	68db      	ldr	r3, [r3, #12]
 8003116:	461a      	mov	r2, r3
 8003118:	f000 f8f4 	bl	8003304 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	2140      	movs	r1, #64	; 0x40
 8003122:	4618      	mov	r0, r3
 8003124:	f000 f94d 	bl	80033c2 <TIM_ITRx_SetConfig>
      break;
 8003128:	e00c      	b.n	8003144 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681a      	ldr	r2, [r3, #0]
 800312e:	683b      	ldr	r3, [r7, #0]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	4619      	mov	r1, r3
 8003134:	4610      	mov	r0, r2
 8003136:	f000 f944 	bl	80033c2 <TIM_ITRx_SetConfig>
      break;
 800313a:	e003      	b.n	8003144 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800313c:	2301      	movs	r3, #1
 800313e:	73fb      	strb	r3, [r7, #15]
      break;
 8003140:	e000      	b.n	8003144 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003142:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	2201      	movs	r2, #1
 8003148:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	2200      	movs	r2, #0
 8003150:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003154:	7bfb      	ldrb	r3, [r7, #15]
}
 8003156:	4618      	mov	r0, r3
 8003158:	3710      	adds	r7, #16
 800315a:	46bd      	mov	sp, r7
 800315c:	bd80      	pop	{r7, pc}

0800315e <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800315e:	b480      	push	{r7}
 8003160:	b083      	sub	sp, #12
 8003162:	af00      	add	r7, sp, #0
 8003164:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8003166:	bf00      	nop
 8003168:	370c      	adds	r7, #12
 800316a:	46bd      	mov	sp, r7
 800316c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003170:	4770      	bx	lr

08003172 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003172:	b480      	push	{r7}
 8003174:	b083      	sub	sp, #12
 8003176:	af00      	add	r7, sp, #0
 8003178:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800317a:	bf00      	nop
 800317c:	370c      	adds	r7, #12
 800317e:	46bd      	mov	sp, r7
 8003180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003184:	4770      	bx	lr

08003186 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003186:	b480      	push	{r7}
 8003188:	b083      	sub	sp, #12
 800318a:	af00      	add	r7, sp, #0
 800318c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800318e:	bf00      	nop
 8003190:	370c      	adds	r7, #12
 8003192:	46bd      	mov	sp, r7
 8003194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003198:	4770      	bx	lr

0800319a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800319a:	b480      	push	{r7}
 800319c:	b083      	sub	sp, #12
 800319e:	af00      	add	r7, sp, #0
 80031a0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80031a2:	bf00      	nop
 80031a4:	370c      	adds	r7, #12
 80031a6:	46bd      	mov	sp, r7
 80031a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ac:	4770      	bx	lr

080031ae <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80031ae:	b480      	push	{r7}
 80031b0:	b083      	sub	sp, #12
 80031b2:	af00      	add	r7, sp, #0
 80031b4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80031b6:	bf00      	nop
 80031b8:	370c      	adds	r7, #12
 80031ba:	46bd      	mov	sp, r7
 80031bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031c0:	4770      	bx	lr
	...

080031c4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80031c4:	b480      	push	{r7}
 80031c6:	b085      	sub	sp, #20
 80031c8:	af00      	add	r7, sp, #0
 80031ca:	6078      	str	r0, [r7, #4]
 80031cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	4a40      	ldr	r2, [pc, #256]	; (80032d8 <TIM_Base_SetConfig+0x114>)
 80031d8:	4293      	cmp	r3, r2
 80031da:	d013      	beq.n	8003204 <TIM_Base_SetConfig+0x40>
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80031e2:	d00f      	beq.n	8003204 <TIM_Base_SetConfig+0x40>
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	4a3d      	ldr	r2, [pc, #244]	; (80032dc <TIM_Base_SetConfig+0x118>)
 80031e8:	4293      	cmp	r3, r2
 80031ea:	d00b      	beq.n	8003204 <TIM_Base_SetConfig+0x40>
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	4a3c      	ldr	r2, [pc, #240]	; (80032e0 <TIM_Base_SetConfig+0x11c>)
 80031f0:	4293      	cmp	r3, r2
 80031f2:	d007      	beq.n	8003204 <TIM_Base_SetConfig+0x40>
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	4a3b      	ldr	r2, [pc, #236]	; (80032e4 <TIM_Base_SetConfig+0x120>)
 80031f8:	4293      	cmp	r3, r2
 80031fa:	d003      	beq.n	8003204 <TIM_Base_SetConfig+0x40>
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	4a3a      	ldr	r2, [pc, #232]	; (80032e8 <TIM_Base_SetConfig+0x124>)
 8003200:	4293      	cmp	r3, r2
 8003202:	d108      	bne.n	8003216 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800320a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800320c:	683b      	ldr	r3, [r7, #0]
 800320e:	685b      	ldr	r3, [r3, #4]
 8003210:	68fa      	ldr	r2, [r7, #12]
 8003212:	4313      	orrs	r3, r2
 8003214:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	4a2f      	ldr	r2, [pc, #188]	; (80032d8 <TIM_Base_SetConfig+0x114>)
 800321a:	4293      	cmp	r3, r2
 800321c:	d02b      	beq.n	8003276 <TIM_Base_SetConfig+0xb2>
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003224:	d027      	beq.n	8003276 <TIM_Base_SetConfig+0xb2>
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	4a2c      	ldr	r2, [pc, #176]	; (80032dc <TIM_Base_SetConfig+0x118>)
 800322a:	4293      	cmp	r3, r2
 800322c:	d023      	beq.n	8003276 <TIM_Base_SetConfig+0xb2>
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	4a2b      	ldr	r2, [pc, #172]	; (80032e0 <TIM_Base_SetConfig+0x11c>)
 8003232:	4293      	cmp	r3, r2
 8003234:	d01f      	beq.n	8003276 <TIM_Base_SetConfig+0xb2>
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	4a2a      	ldr	r2, [pc, #168]	; (80032e4 <TIM_Base_SetConfig+0x120>)
 800323a:	4293      	cmp	r3, r2
 800323c:	d01b      	beq.n	8003276 <TIM_Base_SetConfig+0xb2>
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	4a29      	ldr	r2, [pc, #164]	; (80032e8 <TIM_Base_SetConfig+0x124>)
 8003242:	4293      	cmp	r3, r2
 8003244:	d017      	beq.n	8003276 <TIM_Base_SetConfig+0xb2>
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	4a28      	ldr	r2, [pc, #160]	; (80032ec <TIM_Base_SetConfig+0x128>)
 800324a:	4293      	cmp	r3, r2
 800324c:	d013      	beq.n	8003276 <TIM_Base_SetConfig+0xb2>
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	4a27      	ldr	r2, [pc, #156]	; (80032f0 <TIM_Base_SetConfig+0x12c>)
 8003252:	4293      	cmp	r3, r2
 8003254:	d00f      	beq.n	8003276 <TIM_Base_SetConfig+0xb2>
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	4a26      	ldr	r2, [pc, #152]	; (80032f4 <TIM_Base_SetConfig+0x130>)
 800325a:	4293      	cmp	r3, r2
 800325c:	d00b      	beq.n	8003276 <TIM_Base_SetConfig+0xb2>
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	4a25      	ldr	r2, [pc, #148]	; (80032f8 <TIM_Base_SetConfig+0x134>)
 8003262:	4293      	cmp	r3, r2
 8003264:	d007      	beq.n	8003276 <TIM_Base_SetConfig+0xb2>
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	4a24      	ldr	r2, [pc, #144]	; (80032fc <TIM_Base_SetConfig+0x138>)
 800326a:	4293      	cmp	r3, r2
 800326c:	d003      	beq.n	8003276 <TIM_Base_SetConfig+0xb2>
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	4a23      	ldr	r2, [pc, #140]	; (8003300 <TIM_Base_SetConfig+0x13c>)
 8003272:	4293      	cmp	r3, r2
 8003274:	d108      	bne.n	8003288 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800327c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800327e:	683b      	ldr	r3, [r7, #0]
 8003280:	68db      	ldr	r3, [r3, #12]
 8003282:	68fa      	ldr	r2, [r7, #12]
 8003284:	4313      	orrs	r3, r2
 8003286:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800328e:	683b      	ldr	r3, [r7, #0]
 8003290:	695b      	ldr	r3, [r3, #20]
 8003292:	4313      	orrs	r3, r2
 8003294:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	68fa      	ldr	r2, [r7, #12]
 800329a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800329c:	683b      	ldr	r3, [r7, #0]
 800329e:	689a      	ldr	r2, [r3, #8]
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80032a4:	683b      	ldr	r3, [r7, #0]
 80032a6:	681a      	ldr	r2, [r3, #0]
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	4a0a      	ldr	r2, [pc, #40]	; (80032d8 <TIM_Base_SetConfig+0x114>)
 80032b0:	4293      	cmp	r3, r2
 80032b2:	d003      	beq.n	80032bc <TIM_Base_SetConfig+0xf8>
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	4a0c      	ldr	r2, [pc, #48]	; (80032e8 <TIM_Base_SetConfig+0x124>)
 80032b8:	4293      	cmp	r3, r2
 80032ba:	d103      	bne.n	80032c4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80032bc:	683b      	ldr	r3, [r7, #0]
 80032be:	691a      	ldr	r2, [r3, #16]
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	2201      	movs	r2, #1
 80032c8:	615a      	str	r2, [r3, #20]
}
 80032ca:	bf00      	nop
 80032cc:	3714      	adds	r7, #20
 80032ce:	46bd      	mov	sp, r7
 80032d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032d4:	4770      	bx	lr
 80032d6:	bf00      	nop
 80032d8:	40010000 	.word	0x40010000
 80032dc:	40000400 	.word	0x40000400
 80032e0:	40000800 	.word	0x40000800
 80032e4:	40000c00 	.word	0x40000c00
 80032e8:	40010400 	.word	0x40010400
 80032ec:	40014000 	.word	0x40014000
 80032f0:	40014400 	.word	0x40014400
 80032f4:	40014800 	.word	0x40014800
 80032f8:	40001800 	.word	0x40001800
 80032fc:	40001c00 	.word	0x40001c00
 8003300:	40002000 	.word	0x40002000

08003304 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003304:	b480      	push	{r7}
 8003306:	b087      	sub	sp, #28
 8003308:	af00      	add	r7, sp, #0
 800330a:	60f8      	str	r0, [r7, #12]
 800330c:	60b9      	str	r1, [r7, #8]
 800330e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	6a1b      	ldr	r3, [r3, #32]
 8003314:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	6a1b      	ldr	r3, [r3, #32]
 800331a:	f023 0201 	bic.w	r2, r3, #1
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	699b      	ldr	r3, [r3, #24]
 8003326:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003328:	693b      	ldr	r3, [r7, #16]
 800332a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800332e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	011b      	lsls	r3, r3, #4
 8003334:	693a      	ldr	r2, [r7, #16]
 8003336:	4313      	orrs	r3, r2
 8003338:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800333a:	697b      	ldr	r3, [r7, #20]
 800333c:	f023 030a 	bic.w	r3, r3, #10
 8003340:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003342:	697a      	ldr	r2, [r7, #20]
 8003344:	68bb      	ldr	r3, [r7, #8]
 8003346:	4313      	orrs	r3, r2
 8003348:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	693a      	ldr	r2, [r7, #16]
 800334e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	697a      	ldr	r2, [r7, #20]
 8003354:	621a      	str	r2, [r3, #32]
}
 8003356:	bf00      	nop
 8003358:	371c      	adds	r7, #28
 800335a:	46bd      	mov	sp, r7
 800335c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003360:	4770      	bx	lr

08003362 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003362:	b480      	push	{r7}
 8003364:	b087      	sub	sp, #28
 8003366:	af00      	add	r7, sp, #0
 8003368:	60f8      	str	r0, [r7, #12]
 800336a:	60b9      	str	r1, [r7, #8]
 800336c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	6a1b      	ldr	r3, [r3, #32]
 8003372:	f023 0210 	bic.w	r2, r3, #16
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	699b      	ldr	r3, [r3, #24]
 800337e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	6a1b      	ldr	r3, [r3, #32]
 8003384:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003386:	697b      	ldr	r3, [r7, #20]
 8003388:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800338c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	031b      	lsls	r3, r3, #12
 8003392:	697a      	ldr	r2, [r7, #20]
 8003394:	4313      	orrs	r3, r2
 8003396:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003398:	693b      	ldr	r3, [r7, #16]
 800339a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800339e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80033a0:	68bb      	ldr	r3, [r7, #8]
 80033a2:	011b      	lsls	r3, r3, #4
 80033a4:	693a      	ldr	r2, [r7, #16]
 80033a6:	4313      	orrs	r3, r2
 80033a8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	697a      	ldr	r2, [r7, #20]
 80033ae:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	693a      	ldr	r2, [r7, #16]
 80033b4:	621a      	str	r2, [r3, #32]
}
 80033b6:	bf00      	nop
 80033b8:	371c      	adds	r7, #28
 80033ba:	46bd      	mov	sp, r7
 80033bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033c0:	4770      	bx	lr

080033c2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80033c2:	b480      	push	{r7}
 80033c4:	b085      	sub	sp, #20
 80033c6:	af00      	add	r7, sp, #0
 80033c8:	6078      	str	r0, [r7, #4]
 80033ca:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	689b      	ldr	r3, [r3, #8]
 80033d0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80033d8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80033da:	683a      	ldr	r2, [r7, #0]
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	4313      	orrs	r3, r2
 80033e0:	f043 0307 	orr.w	r3, r3, #7
 80033e4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	68fa      	ldr	r2, [r7, #12]
 80033ea:	609a      	str	r2, [r3, #8]
}
 80033ec:	bf00      	nop
 80033ee:	3714      	adds	r7, #20
 80033f0:	46bd      	mov	sp, r7
 80033f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033f6:	4770      	bx	lr

080033f8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80033f8:	b480      	push	{r7}
 80033fa:	b087      	sub	sp, #28
 80033fc:	af00      	add	r7, sp, #0
 80033fe:	60f8      	str	r0, [r7, #12]
 8003400:	60b9      	str	r1, [r7, #8]
 8003402:	607a      	str	r2, [r7, #4]
 8003404:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	689b      	ldr	r3, [r3, #8]
 800340a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800340c:	697b      	ldr	r3, [r7, #20]
 800340e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003412:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003414:	683b      	ldr	r3, [r7, #0]
 8003416:	021a      	lsls	r2, r3, #8
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	431a      	orrs	r2, r3
 800341c:	68bb      	ldr	r3, [r7, #8]
 800341e:	4313      	orrs	r3, r2
 8003420:	697a      	ldr	r2, [r7, #20]
 8003422:	4313      	orrs	r3, r2
 8003424:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	697a      	ldr	r2, [r7, #20]
 800342a:	609a      	str	r2, [r3, #8]
}
 800342c:	bf00      	nop
 800342e:	371c      	adds	r7, #28
 8003430:	46bd      	mov	sp, r7
 8003432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003436:	4770      	bx	lr

08003438 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003438:	b480      	push	{r7}
 800343a:	b085      	sub	sp, #20
 800343c:	af00      	add	r7, sp, #0
 800343e:	6078      	str	r0, [r7, #4]
 8003440:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003448:	2b01      	cmp	r3, #1
 800344a:	d101      	bne.n	8003450 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800344c:	2302      	movs	r3, #2
 800344e:	e05a      	b.n	8003506 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	2201      	movs	r2, #1
 8003454:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	2202      	movs	r2, #2
 800345c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	685b      	ldr	r3, [r3, #4]
 8003466:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	689b      	ldr	r3, [r3, #8]
 800346e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003476:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003478:	683b      	ldr	r3, [r7, #0]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	68fa      	ldr	r2, [r7, #12]
 800347e:	4313      	orrs	r3, r2
 8003480:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	68fa      	ldr	r2, [r7, #12]
 8003488:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	4a21      	ldr	r2, [pc, #132]	; (8003514 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8003490:	4293      	cmp	r3, r2
 8003492:	d022      	beq.n	80034da <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800349c:	d01d      	beq.n	80034da <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	4a1d      	ldr	r2, [pc, #116]	; (8003518 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80034a4:	4293      	cmp	r3, r2
 80034a6:	d018      	beq.n	80034da <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	4a1b      	ldr	r2, [pc, #108]	; (800351c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80034ae:	4293      	cmp	r3, r2
 80034b0:	d013      	beq.n	80034da <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	4a1a      	ldr	r2, [pc, #104]	; (8003520 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80034b8:	4293      	cmp	r3, r2
 80034ba:	d00e      	beq.n	80034da <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	4a18      	ldr	r2, [pc, #96]	; (8003524 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80034c2:	4293      	cmp	r3, r2
 80034c4:	d009      	beq.n	80034da <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	4a17      	ldr	r2, [pc, #92]	; (8003528 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80034cc:	4293      	cmp	r3, r2
 80034ce:	d004      	beq.n	80034da <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	4a15      	ldr	r2, [pc, #84]	; (800352c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80034d6:	4293      	cmp	r3, r2
 80034d8:	d10c      	bne.n	80034f4 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80034da:	68bb      	ldr	r3, [r7, #8]
 80034dc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80034e0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80034e2:	683b      	ldr	r3, [r7, #0]
 80034e4:	685b      	ldr	r3, [r3, #4]
 80034e6:	68ba      	ldr	r2, [r7, #8]
 80034e8:	4313      	orrs	r3, r2
 80034ea:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	68ba      	ldr	r2, [r7, #8]
 80034f2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	2201      	movs	r2, #1
 80034f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	2200      	movs	r2, #0
 8003500:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003504:	2300      	movs	r3, #0
}
 8003506:	4618      	mov	r0, r3
 8003508:	3714      	adds	r7, #20
 800350a:	46bd      	mov	sp, r7
 800350c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003510:	4770      	bx	lr
 8003512:	bf00      	nop
 8003514:	40010000 	.word	0x40010000
 8003518:	40000400 	.word	0x40000400
 800351c:	40000800 	.word	0x40000800
 8003520:	40000c00 	.word	0x40000c00
 8003524:	40010400 	.word	0x40010400
 8003528:	40014000 	.word	0x40014000
 800352c:	40001800 	.word	0x40001800

08003530 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003530:	b480      	push	{r7}
 8003532:	b083      	sub	sp, #12
 8003534:	af00      	add	r7, sp, #0
 8003536:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003538:	bf00      	nop
 800353a:	370c      	adds	r7, #12
 800353c:	46bd      	mov	sp, r7
 800353e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003542:	4770      	bx	lr

08003544 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003544:	b480      	push	{r7}
 8003546:	b083      	sub	sp, #12
 8003548:	af00      	add	r7, sp, #0
 800354a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800354c:	bf00      	nop
 800354e:	370c      	adds	r7, #12
 8003550:	46bd      	mov	sp, r7
 8003552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003556:	4770      	bx	lr

08003558 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003558:	b580      	push	{r7, lr}
 800355a:	b082      	sub	sp, #8
 800355c:	af00      	add	r7, sp, #0
 800355e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	2b00      	cmp	r3, #0
 8003564:	d101      	bne.n	800356a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003566:	2301      	movs	r3, #1
 8003568:	e03f      	b.n	80035ea <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003570:	b2db      	uxtb	r3, r3
 8003572:	2b00      	cmp	r3, #0
 8003574:	d106      	bne.n	8003584 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	2200      	movs	r2, #0
 800357a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800357e:	6878      	ldr	r0, [r7, #4]
 8003580:	f7fe f966 	bl	8001850 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	2224      	movs	r2, #36	; 0x24
 8003588:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	68da      	ldr	r2, [r3, #12]
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800359a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800359c:	6878      	ldr	r0, [r7, #4]
 800359e:	f000 fc7b 	bl	8003e98 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	691a      	ldr	r2, [r3, #16]
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80035b0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	695a      	ldr	r2, [r3, #20]
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80035c0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	68da      	ldr	r2, [r3, #12]
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80035d0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	2200      	movs	r2, #0
 80035d6:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	2220      	movs	r2, #32
 80035dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	2220      	movs	r2, #32
 80035e4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80035e8:	2300      	movs	r3, #0
}
 80035ea:	4618      	mov	r0, r3
 80035ec:	3708      	adds	r7, #8
 80035ee:	46bd      	mov	sp, r7
 80035f0:	bd80      	pop	{r7, pc}
	...

080035f4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80035f4:	b580      	push	{r7, lr}
 80035f6:	b0ba      	sub	sp, #232	; 0xe8
 80035f8:	af00      	add	r7, sp, #0
 80035fa:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	68db      	ldr	r3, [r3, #12]
 800360c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	695b      	ldr	r3, [r3, #20]
 8003616:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800361a:	2300      	movs	r3, #0
 800361c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8003620:	2300      	movs	r3, #0
 8003622:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003626:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800362a:	f003 030f 	and.w	r3, r3, #15
 800362e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8003632:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003636:	2b00      	cmp	r3, #0
 8003638:	d10f      	bne.n	800365a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800363a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800363e:	f003 0320 	and.w	r3, r3, #32
 8003642:	2b00      	cmp	r3, #0
 8003644:	d009      	beq.n	800365a <HAL_UART_IRQHandler+0x66>
 8003646:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800364a:	f003 0320 	and.w	r3, r3, #32
 800364e:	2b00      	cmp	r3, #0
 8003650:	d003      	beq.n	800365a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8003652:	6878      	ldr	r0, [r7, #4]
 8003654:	f000 fb65 	bl	8003d22 <UART_Receive_IT>
      return;
 8003658:	e256      	b.n	8003b08 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800365a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800365e:	2b00      	cmp	r3, #0
 8003660:	f000 80de 	beq.w	8003820 <HAL_UART_IRQHandler+0x22c>
 8003664:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003668:	f003 0301 	and.w	r3, r3, #1
 800366c:	2b00      	cmp	r3, #0
 800366e:	d106      	bne.n	800367e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003670:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003674:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8003678:	2b00      	cmp	r3, #0
 800367a:	f000 80d1 	beq.w	8003820 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800367e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003682:	f003 0301 	and.w	r3, r3, #1
 8003686:	2b00      	cmp	r3, #0
 8003688:	d00b      	beq.n	80036a2 <HAL_UART_IRQHandler+0xae>
 800368a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800368e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003692:	2b00      	cmp	r3, #0
 8003694:	d005      	beq.n	80036a2 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800369a:	f043 0201 	orr.w	r2, r3, #1
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80036a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80036a6:	f003 0304 	and.w	r3, r3, #4
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d00b      	beq.n	80036c6 <HAL_UART_IRQHandler+0xd2>
 80036ae:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80036b2:	f003 0301 	and.w	r3, r3, #1
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d005      	beq.n	80036c6 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036be:	f043 0202 	orr.w	r2, r3, #2
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80036c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80036ca:	f003 0302 	and.w	r3, r3, #2
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d00b      	beq.n	80036ea <HAL_UART_IRQHandler+0xf6>
 80036d2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80036d6:	f003 0301 	and.w	r3, r3, #1
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d005      	beq.n	80036ea <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036e2:	f043 0204 	orr.w	r2, r3, #4
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80036ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80036ee:	f003 0308 	and.w	r3, r3, #8
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d011      	beq.n	800371a <HAL_UART_IRQHandler+0x126>
 80036f6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80036fa:	f003 0320 	and.w	r3, r3, #32
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d105      	bne.n	800370e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8003702:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003706:	f003 0301 	and.w	r3, r3, #1
 800370a:	2b00      	cmp	r3, #0
 800370c:	d005      	beq.n	800371a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003712:	f043 0208 	orr.w	r2, r3, #8
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800371e:	2b00      	cmp	r3, #0
 8003720:	f000 81ed 	beq.w	8003afe <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003724:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003728:	f003 0320 	and.w	r3, r3, #32
 800372c:	2b00      	cmp	r3, #0
 800372e:	d008      	beq.n	8003742 <HAL_UART_IRQHandler+0x14e>
 8003730:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003734:	f003 0320 	and.w	r3, r3, #32
 8003738:	2b00      	cmp	r3, #0
 800373a:	d002      	beq.n	8003742 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800373c:	6878      	ldr	r0, [r7, #4]
 800373e:	f000 faf0 	bl	8003d22 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	695b      	ldr	r3, [r3, #20]
 8003748:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800374c:	2b40      	cmp	r3, #64	; 0x40
 800374e:	bf0c      	ite	eq
 8003750:	2301      	moveq	r3, #1
 8003752:	2300      	movne	r3, #0
 8003754:	b2db      	uxtb	r3, r3
 8003756:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800375e:	f003 0308 	and.w	r3, r3, #8
 8003762:	2b00      	cmp	r3, #0
 8003764:	d103      	bne.n	800376e <HAL_UART_IRQHandler+0x17a>
 8003766:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800376a:	2b00      	cmp	r3, #0
 800376c:	d04f      	beq.n	800380e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800376e:	6878      	ldr	r0, [r7, #4]
 8003770:	f000 f9f8 	bl	8003b64 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	695b      	ldr	r3, [r3, #20]
 800377a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800377e:	2b40      	cmp	r3, #64	; 0x40
 8003780:	d141      	bne.n	8003806 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	3314      	adds	r3, #20
 8003788:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800378c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003790:	e853 3f00 	ldrex	r3, [r3]
 8003794:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8003798:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800379c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80037a0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	3314      	adds	r3, #20
 80037aa:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80037ae:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80037b2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80037b6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80037ba:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80037be:	e841 2300 	strex	r3, r2, [r1]
 80037c2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80037c6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d1d9      	bne.n	8003782 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d013      	beq.n	80037fe <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80037da:	4a7d      	ldr	r2, [pc, #500]	; (80039d0 <HAL_UART_IRQHandler+0x3dc>)
 80037dc:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80037e2:	4618      	mov	r0, r3
 80037e4:	f7fe fb03 	bl	8001dee <HAL_DMA_Abort_IT>
 80037e8:	4603      	mov	r3, r0
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d016      	beq.n	800381c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80037f2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80037f4:	687a      	ldr	r2, [r7, #4]
 80037f6:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80037f8:	4610      	mov	r0, r2
 80037fa:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80037fc:	e00e      	b.n	800381c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80037fe:	6878      	ldr	r0, [r7, #4]
 8003800:	f000 f99a 	bl	8003b38 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003804:	e00a      	b.n	800381c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003806:	6878      	ldr	r0, [r7, #4]
 8003808:	f000 f996 	bl	8003b38 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800380c:	e006      	b.n	800381c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800380e:	6878      	ldr	r0, [r7, #4]
 8003810:	f000 f992 	bl	8003b38 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	2200      	movs	r2, #0
 8003818:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800381a:	e170      	b.n	8003afe <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800381c:	bf00      	nop
    return;
 800381e:	e16e      	b.n	8003afe <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003824:	2b01      	cmp	r3, #1
 8003826:	f040 814a 	bne.w	8003abe <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800382a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800382e:	f003 0310 	and.w	r3, r3, #16
 8003832:	2b00      	cmp	r3, #0
 8003834:	f000 8143 	beq.w	8003abe <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8003838:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800383c:	f003 0310 	and.w	r3, r3, #16
 8003840:	2b00      	cmp	r3, #0
 8003842:	f000 813c 	beq.w	8003abe <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003846:	2300      	movs	r3, #0
 8003848:	60bb      	str	r3, [r7, #8]
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	60bb      	str	r3, [r7, #8]
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	685b      	ldr	r3, [r3, #4]
 8003858:	60bb      	str	r3, [r7, #8]
 800385a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	695b      	ldr	r3, [r3, #20]
 8003862:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003866:	2b40      	cmp	r3, #64	; 0x40
 8003868:	f040 80b4 	bne.w	80039d4 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	685b      	ldr	r3, [r3, #4]
 8003874:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8003878:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800387c:	2b00      	cmp	r3, #0
 800387e:	f000 8140 	beq.w	8003b02 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8003886:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800388a:	429a      	cmp	r2, r3
 800388c:	f080 8139 	bcs.w	8003b02 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8003896:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800389c:	69db      	ldr	r3, [r3, #28]
 800389e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80038a2:	f000 8088 	beq.w	80039b6 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	330c      	adds	r3, #12
 80038ac:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80038b0:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80038b4:	e853 3f00 	ldrex	r3, [r3]
 80038b8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80038bc:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80038c0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80038c4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	330c      	adds	r3, #12
 80038ce:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 80038d2:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80038d6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80038da:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80038de:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80038e2:	e841 2300 	strex	r3, r2, [r1]
 80038e6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80038ea:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d1d9      	bne.n	80038a6 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	3314      	adds	r3, #20
 80038f8:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80038fa:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80038fc:	e853 3f00 	ldrex	r3, [r3]
 8003900:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8003902:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003904:	f023 0301 	bic.w	r3, r3, #1
 8003908:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	3314      	adds	r3, #20
 8003912:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8003916:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800391a:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800391c:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800391e:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8003922:	e841 2300 	strex	r3, r2, [r1]
 8003926:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8003928:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800392a:	2b00      	cmp	r3, #0
 800392c:	d1e1      	bne.n	80038f2 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	3314      	adds	r3, #20
 8003934:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003936:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003938:	e853 3f00 	ldrex	r3, [r3]
 800393c:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800393e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003940:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003944:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	3314      	adds	r3, #20
 800394e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8003952:	66fa      	str	r2, [r7, #108]	; 0x6c
 8003954:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003956:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8003958:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800395a:	e841 2300 	strex	r3, r2, [r1]
 800395e:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8003960:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003962:	2b00      	cmp	r3, #0
 8003964:	d1e3      	bne.n	800392e <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	2220      	movs	r2, #32
 800396a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	2200      	movs	r2, #0
 8003972:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	330c      	adds	r3, #12
 800397a:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800397c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800397e:	e853 3f00 	ldrex	r3, [r3]
 8003982:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8003984:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003986:	f023 0310 	bic.w	r3, r3, #16
 800398a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	330c      	adds	r3, #12
 8003994:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8003998:	65ba      	str	r2, [r7, #88]	; 0x58
 800399a:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800399c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800399e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80039a0:	e841 2300 	strex	r3, r2, [r1]
 80039a4:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80039a6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d1e3      	bne.n	8003974 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80039b0:	4618      	mov	r0, r3
 80039b2:	f7fe f9ac 	bl	8001d0e <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80039be:	b29b      	uxth	r3, r3
 80039c0:	1ad3      	subs	r3, r2, r3
 80039c2:	b29b      	uxth	r3, r3
 80039c4:	4619      	mov	r1, r3
 80039c6:	6878      	ldr	r0, [r7, #4]
 80039c8:	f000 f8c0 	bl	8003b4c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80039cc:	e099      	b.n	8003b02 <HAL_UART_IRQHandler+0x50e>
 80039ce:	bf00      	nop
 80039d0:	08003c2b 	.word	0x08003c2b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80039dc:	b29b      	uxth	r3, r3
 80039de:	1ad3      	subs	r3, r2, r3
 80039e0:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80039e8:	b29b      	uxth	r3, r3
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	f000 808b 	beq.w	8003b06 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 80039f0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	f000 8086 	beq.w	8003b06 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	330c      	adds	r3, #12
 8003a00:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a02:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003a04:	e853 3f00 	ldrex	r3, [r3]
 8003a08:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8003a0a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003a0c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003a10:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	330c      	adds	r3, #12
 8003a1a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8003a1e:	647a      	str	r2, [r7, #68]	; 0x44
 8003a20:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a22:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8003a24:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003a26:	e841 2300 	strex	r3, r2, [r1]
 8003a2a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8003a2c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d1e3      	bne.n	80039fa <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	3314      	adds	r3, #20
 8003a38:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a3c:	e853 3f00 	ldrex	r3, [r3]
 8003a40:	623b      	str	r3, [r7, #32]
   return(result);
 8003a42:	6a3b      	ldr	r3, [r7, #32]
 8003a44:	f023 0301 	bic.w	r3, r3, #1
 8003a48:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	3314      	adds	r3, #20
 8003a52:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8003a56:	633a      	str	r2, [r7, #48]	; 0x30
 8003a58:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a5a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003a5c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003a5e:	e841 2300 	strex	r3, r2, [r1]
 8003a62:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8003a64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d1e3      	bne.n	8003a32 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	2220      	movs	r2, #32
 8003a6e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	2200      	movs	r2, #0
 8003a76:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	330c      	adds	r3, #12
 8003a7e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a80:	693b      	ldr	r3, [r7, #16]
 8003a82:	e853 3f00 	ldrex	r3, [r3]
 8003a86:	60fb      	str	r3, [r7, #12]
   return(result);
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	f023 0310 	bic.w	r3, r3, #16
 8003a8e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	330c      	adds	r3, #12
 8003a98:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8003a9c:	61fa      	str	r2, [r7, #28]
 8003a9e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003aa0:	69b9      	ldr	r1, [r7, #24]
 8003aa2:	69fa      	ldr	r2, [r7, #28]
 8003aa4:	e841 2300 	strex	r3, r2, [r1]
 8003aa8:	617b      	str	r3, [r7, #20]
   return(result);
 8003aaa:	697b      	ldr	r3, [r7, #20]
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d1e3      	bne.n	8003a78 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003ab0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8003ab4:	4619      	mov	r1, r3
 8003ab6:	6878      	ldr	r0, [r7, #4]
 8003ab8:	f000 f848 	bl	8003b4c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003abc:	e023      	b.n	8003b06 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003abe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003ac2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d009      	beq.n	8003ade <HAL_UART_IRQHandler+0x4ea>
 8003aca:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003ace:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d003      	beq.n	8003ade <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8003ad6:	6878      	ldr	r0, [r7, #4]
 8003ad8:	f000 f8bb 	bl	8003c52 <UART_Transmit_IT>
    return;
 8003adc:	e014      	b.n	8003b08 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003ade:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003ae2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d00e      	beq.n	8003b08 <HAL_UART_IRQHandler+0x514>
 8003aea:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003aee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d008      	beq.n	8003b08 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8003af6:	6878      	ldr	r0, [r7, #4]
 8003af8:	f000 f8fb 	bl	8003cf2 <UART_EndTransmit_IT>
    return;
 8003afc:	e004      	b.n	8003b08 <HAL_UART_IRQHandler+0x514>
    return;
 8003afe:	bf00      	nop
 8003b00:	e002      	b.n	8003b08 <HAL_UART_IRQHandler+0x514>
      return;
 8003b02:	bf00      	nop
 8003b04:	e000      	b.n	8003b08 <HAL_UART_IRQHandler+0x514>
      return;
 8003b06:	bf00      	nop
  }
}
 8003b08:	37e8      	adds	r7, #232	; 0xe8
 8003b0a:	46bd      	mov	sp, r7
 8003b0c:	bd80      	pop	{r7, pc}
 8003b0e:	bf00      	nop

08003b10 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003b10:	b480      	push	{r7}
 8003b12:	b083      	sub	sp, #12
 8003b14:	af00      	add	r7, sp, #0
 8003b16:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8003b18:	bf00      	nop
 8003b1a:	370c      	adds	r7, #12
 8003b1c:	46bd      	mov	sp, r7
 8003b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b22:	4770      	bx	lr

08003b24 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8003b24:	b480      	push	{r7}
 8003b26:	b083      	sub	sp, #12
 8003b28:	af00      	add	r7, sp, #0
 8003b2a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8003b2c:	bf00      	nop
 8003b2e:	370c      	adds	r7, #12
 8003b30:	46bd      	mov	sp, r7
 8003b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b36:	4770      	bx	lr

08003b38 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003b38:	b480      	push	{r7}
 8003b3a:	b083      	sub	sp, #12
 8003b3c:	af00      	add	r7, sp, #0
 8003b3e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8003b40:	bf00      	nop
 8003b42:	370c      	adds	r7, #12
 8003b44:	46bd      	mov	sp, r7
 8003b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b4a:	4770      	bx	lr

08003b4c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003b4c:	b480      	push	{r7}
 8003b4e:	b083      	sub	sp, #12
 8003b50:	af00      	add	r7, sp, #0
 8003b52:	6078      	str	r0, [r7, #4]
 8003b54:	460b      	mov	r3, r1
 8003b56:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003b58:	bf00      	nop
 8003b5a:	370c      	adds	r7, #12
 8003b5c:	46bd      	mov	sp, r7
 8003b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b62:	4770      	bx	lr

08003b64 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003b64:	b480      	push	{r7}
 8003b66:	b095      	sub	sp, #84	; 0x54
 8003b68:	af00      	add	r7, sp, #0
 8003b6a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	330c      	adds	r3, #12
 8003b72:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b74:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003b76:	e853 3f00 	ldrex	r3, [r3]
 8003b7a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8003b7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b7e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003b82:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	330c      	adds	r3, #12
 8003b8a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003b8c:	643a      	str	r2, [r7, #64]	; 0x40
 8003b8e:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b90:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8003b92:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003b94:	e841 2300 	strex	r3, r2, [r1]
 8003b98:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8003b9a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	d1e5      	bne.n	8003b6c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	3314      	adds	r3, #20
 8003ba6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ba8:	6a3b      	ldr	r3, [r7, #32]
 8003baa:	e853 3f00 	ldrex	r3, [r3]
 8003bae:	61fb      	str	r3, [r7, #28]
   return(result);
 8003bb0:	69fb      	ldr	r3, [r7, #28]
 8003bb2:	f023 0301 	bic.w	r3, r3, #1
 8003bb6:	64bb      	str	r3, [r7, #72]	; 0x48
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	3314      	adds	r3, #20
 8003bbe:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003bc0:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003bc2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003bc4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003bc6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003bc8:	e841 2300 	strex	r3, r2, [r1]
 8003bcc:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003bce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d1e5      	bne.n	8003ba0 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bd8:	2b01      	cmp	r3, #1
 8003bda:	d119      	bne.n	8003c10 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	330c      	adds	r3, #12
 8003be2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	e853 3f00 	ldrex	r3, [r3]
 8003bea:	60bb      	str	r3, [r7, #8]
   return(result);
 8003bec:	68bb      	ldr	r3, [r7, #8]
 8003bee:	f023 0310 	bic.w	r3, r3, #16
 8003bf2:	647b      	str	r3, [r7, #68]	; 0x44
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	330c      	adds	r3, #12
 8003bfa:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003bfc:	61ba      	str	r2, [r7, #24]
 8003bfe:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c00:	6979      	ldr	r1, [r7, #20]
 8003c02:	69ba      	ldr	r2, [r7, #24]
 8003c04:	e841 2300 	strex	r3, r2, [r1]
 8003c08:	613b      	str	r3, [r7, #16]
   return(result);
 8003c0a:	693b      	ldr	r3, [r7, #16]
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d1e5      	bne.n	8003bdc <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	2220      	movs	r2, #32
 8003c14:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	2200      	movs	r2, #0
 8003c1c:	631a      	str	r2, [r3, #48]	; 0x30
}
 8003c1e:	bf00      	nop
 8003c20:	3754      	adds	r7, #84	; 0x54
 8003c22:	46bd      	mov	sp, r7
 8003c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c28:	4770      	bx	lr

08003c2a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003c2a:	b580      	push	{r7, lr}
 8003c2c:	b084      	sub	sp, #16
 8003c2e:	af00      	add	r7, sp, #0
 8003c30:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c36:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	2200      	movs	r2, #0
 8003c3c:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	2200      	movs	r2, #0
 8003c42:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003c44:	68f8      	ldr	r0, [r7, #12]
 8003c46:	f7ff ff77 	bl	8003b38 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003c4a:	bf00      	nop
 8003c4c:	3710      	adds	r7, #16
 8003c4e:	46bd      	mov	sp, r7
 8003c50:	bd80      	pop	{r7, pc}

08003c52 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8003c52:	b480      	push	{r7}
 8003c54:	b085      	sub	sp, #20
 8003c56:	af00      	add	r7, sp, #0
 8003c58:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003c60:	b2db      	uxtb	r3, r3
 8003c62:	2b21      	cmp	r3, #33	; 0x21
 8003c64:	d13e      	bne.n	8003ce4 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	689b      	ldr	r3, [r3, #8]
 8003c6a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003c6e:	d114      	bne.n	8003c9a <UART_Transmit_IT+0x48>
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	691b      	ldr	r3, [r3, #16]
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d110      	bne.n	8003c9a <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	6a1b      	ldr	r3, [r3, #32]
 8003c7c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	881b      	ldrh	r3, [r3, #0]
 8003c82:	461a      	mov	r2, r3
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003c8c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	6a1b      	ldr	r3, [r3, #32]
 8003c92:	1c9a      	adds	r2, r3, #2
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	621a      	str	r2, [r3, #32]
 8003c98:	e008      	b.n	8003cac <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	6a1b      	ldr	r3, [r3, #32]
 8003c9e:	1c59      	adds	r1, r3, #1
 8003ca0:	687a      	ldr	r2, [r7, #4]
 8003ca2:	6211      	str	r1, [r2, #32]
 8003ca4:	781a      	ldrb	r2, [r3, #0]
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003cb0:	b29b      	uxth	r3, r3
 8003cb2:	3b01      	subs	r3, #1
 8003cb4:	b29b      	uxth	r3, r3
 8003cb6:	687a      	ldr	r2, [r7, #4]
 8003cb8:	4619      	mov	r1, r3
 8003cba:	84d1      	strh	r1, [r2, #38]	; 0x26
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	d10f      	bne.n	8003ce0 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	68da      	ldr	r2, [r3, #12]
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003cce:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	68da      	ldr	r2, [r3, #12]
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003cde:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8003ce0:	2300      	movs	r3, #0
 8003ce2:	e000      	b.n	8003ce6 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8003ce4:	2302      	movs	r3, #2
  }
}
 8003ce6:	4618      	mov	r0, r3
 8003ce8:	3714      	adds	r7, #20
 8003cea:	46bd      	mov	sp, r7
 8003cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cf0:	4770      	bx	lr

08003cf2 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003cf2:	b580      	push	{r7, lr}
 8003cf4:	b082      	sub	sp, #8
 8003cf6:	af00      	add	r7, sp, #0
 8003cf8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	68da      	ldr	r2, [r3, #12]
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003d08:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	2220      	movs	r2, #32
 8003d0e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003d12:	6878      	ldr	r0, [r7, #4]
 8003d14:	f7ff fefc 	bl	8003b10 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8003d18:	2300      	movs	r3, #0
}
 8003d1a:	4618      	mov	r0, r3
 8003d1c:	3708      	adds	r7, #8
 8003d1e:	46bd      	mov	sp, r7
 8003d20:	bd80      	pop	{r7, pc}

08003d22 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8003d22:	b580      	push	{r7, lr}
 8003d24:	b08c      	sub	sp, #48	; 0x30
 8003d26:	af00      	add	r7, sp, #0
 8003d28:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003d30:	b2db      	uxtb	r3, r3
 8003d32:	2b22      	cmp	r3, #34	; 0x22
 8003d34:	f040 80ab 	bne.w	8003e8e <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	689b      	ldr	r3, [r3, #8]
 8003d3c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003d40:	d117      	bne.n	8003d72 <UART_Receive_IT+0x50>
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	691b      	ldr	r3, [r3, #16]
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d113      	bne.n	8003d72 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8003d4a:	2300      	movs	r3, #0
 8003d4c:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d52:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	685b      	ldr	r3, [r3, #4]
 8003d5a:	b29b      	uxth	r3, r3
 8003d5c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003d60:	b29a      	uxth	r2, r3
 8003d62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d64:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d6a:	1c9a      	adds	r2, r3, #2
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	629a      	str	r2, [r3, #40]	; 0x28
 8003d70:	e026      	b.n	8003dc0 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d76:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8003d78:	2300      	movs	r3, #0
 8003d7a:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	689b      	ldr	r3, [r3, #8]
 8003d80:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003d84:	d007      	beq.n	8003d96 <UART_Receive_IT+0x74>
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	689b      	ldr	r3, [r3, #8]
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d10a      	bne.n	8003da4 <UART_Receive_IT+0x82>
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	691b      	ldr	r3, [r3, #16]
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d106      	bne.n	8003da4 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	685b      	ldr	r3, [r3, #4]
 8003d9c:	b2da      	uxtb	r2, r3
 8003d9e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003da0:	701a      	strb	r2, [r3, #0]
 8003da2:	e008      	b.n	8003db6 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	685b      	ldr	r3, [r3, #4]
 8003daa:	b2db      	uxtb	r3, r3
 8003dac:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003db0:	b2da      	uxtb	r2, r3
 8003db2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003db4:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003dba:	1c5a      	adds	r2, r3, #1
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003dc4:	b29b      	uxth	r3, r3
 8003dc6:	3b01      	subs	r3, #1
 8003dc8:	b29b      	uxth	r3, r3
 8003dca:	687a      	ldr	r2, [r7, #4]
 8003dcc:	4619      	mov	r1, r3
 8003dce:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d15a      	bne.n	8003e8a <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	68da      	ldr	r2, [r3, #12]
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	f022 0220 	bic.w	r2, r2, #32
 8003de2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	68da      	ldr	r2, [r3, #12]
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003df2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	695a      	ldr	r2, [r3, #20]
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	f022 0201 	bic.w	r2, r2, #1
 8003e02:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	2220      	movs	r2, #32
 8003e08:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e10:	2b01      	cmp	r3, #1
 8003e12:	d135      	bne.n	8003e80 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	2200      	movs	r2, #0
 8003e18:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	330c      	adds	r3, #12
 8003e20:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e22:	697b      	ldr	r3, [r7, #20]
 8003e24:	e853 3f00 	ldrex	r3, [r3]
 8003e28:	613b      	str	r3, [r7, #16]
   return(result);
 8003e2a:	693b      	ldr	r3, [r7, #16]
 8003e2c:	f023 0310 	bic.w	r3, r3, #16
 8003e30:	627b      	str	r3, [r7, #36]	; 0x24
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	330c      	adds	r3, #12
 8003e38:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003e3a:	623a      	str	r2, [r7, #32]
 8003e3c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e3e:	69f9      	ldr	r1, [r7, #28]
 8003e40:	6a3a      	ldr	r2, [r7, #32]
 8003e42:	e841 2300 	strex	r3, r2, [r1]
 8003e46:	61bb      	str	r3, [r7, #24]
   return(result);
 8003e48:	69bb      	ldr	r3, [r7, #24]
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d1e5      	bne.n	8003e1a <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	f003 0310 	and.w	r3, r3, #16
 8003e58:	2b10      	cmp	r3, #16
 8003e5a:	d10a      	bne.n	8003e72 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003e5c:	2300      	movs	r3, #0
 8003e5e:	60fb      	str	r3, [r7, #12]
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	60fb      	str	r3, [r7, #12]
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	685b      	ldr	r3, [r3, #4]
 8003e6e:	60fb      	str	r3, [r7, #12]
 8003e70:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8003e76:	4619      	mov	r1, r3
 8003e78:	6878      	ldr	r0, [r7, #4]
 8003e7a:	f7ff fe67 	bl	8003b4c <HAL_UARTEx_RxEventCallback>
 8003e7e:	e002      	b.n	8003e86 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8003e80:	6878      	ldr	r0, [r7, #4]
 8003e82:	f7ff fe4f 	bl	8003b24 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8003e86:	2300      	movs	r3, #0
 8003e88:	e002      	b.n	8003e90 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8003e8a:	2300      	movs	r3, #0
 8003e8c:	e000      	b.n	8003e90 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8003e8e:	2302      	movs	r3, #2
  }
}
 8003e90:	4618      	mov	r0, r3
 8003e92:	3730      	adds	r7, #48	; 0x30
 8003e94:	46bd      	mov	sp, r7
 8003e96:	bd80      	pop	{r7, pc}

08003e98 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003e98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003e9c:	b09f      	sub	sp, #124	; 0x7c
 8003e9e:	af00      	add	r7, sp, #0
 8003ea0:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003ea2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	691b      	ldr	r3, [r3, #16]
 8003ea8:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8003eac:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003eae:	68d9      	ldr	r1, [r3, #12]
 8003eb0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003eb2:	681a      	ldr	r2, [r3, #0]
 8003eb4:	ea40 0301 	orr.w	r3, r0, r1
 8003eb8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003eba:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003ebc:	689a      	ldr	r2, [r3, #8]
 8003ebe:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003ec0:	691b      	ldr	r3, [r3, #16]
 8003ec2:	431a      	orrs	r2, r3
 8003ec4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003ec6:	695b      	ldr	r3, [r3, #20]
 8003ec8:	431a      	orrs	r2, r3
 8003eca:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003ecc:	69db      	ldr	r3, [r3, #28]
 8003ece:	4313      	orrs	r3, r2
 8003ed0:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 8003ed2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	68db      	ldr	r3, [r3, #12]
 8003ed8:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8003edc:	f021 010c 	bic.w	r1, r1, #12
 8003ee0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003ee2:	681a      	ldr	r2, [r3, #0]
 8003ee4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003ee6:	430b      	orrs	r3, r1
 8003ee8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003eea:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	695b      	ldr	r3, [r3, #20]
 8003ef0:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8003ef4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003ef6:	6999      	ldr	r1, [r3, #24]
 8003ef8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003efa:	681a      	ldr	r2, [r3, #0]
 8003efc:	ea40 0301 	orr.w	r3, r0, r1
 8003f00:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003f02:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003f04:	681a      	ldr	r2, [r3, #0]
 8003f06:	4bc5      	ldr	r3, [pc, #788]	; (800421c <UART_SetConfig+0x384>)
 8003f08:	429a      	cmp	r2, r3
 8003f0a:	d004      	beq.n	8003f16 <UART_SetConfig+0x7e>
 8003f0c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003f0e:	681a      	ldr	r2, [r3, #0]
 8003f10:	4bc3      	ldr	r3, [pc, #780]	; (8004220 <UART_SetConfig+0x388>)
 8003f12:	429a      	cmp	r2, r3
 8003f14:	d103      	bne.n	8003f1e <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003f16:	f7fe fdbb 	bl	8002a90 <HAL_RCC_GetPCLK2Freq>
 8003f1a:	6778      	str	r0, [r7, #116]	; 0x74
 8003f1c:	e002      	b.n	8003f24 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003f1e:	f7fe fda3 	bl	8002a68 <HAL_RCC_GetPCLK1Freq>
 8003f22:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003f24:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003f26:	69db      	ldr	r3, [r3, #28]
 8003f28:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003f2c:	f040 80b6 	bne.w	800409c <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003f30:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003f32:	461c      	mov	r4, r3
 8003f34:	f04f 0500 	mov.w	r5, #0
 8003f38:	4622      	mov	r2, r4
 8003f3a:	462b      	mov	r3, r5
 8003f3c:	1891      	adds	r1, r2, r2
 8003f3e:	6439      	str	r1, [r7, #64]	; 0x40
 8003f40:	415b      	adcs	r3, r3
 8003f42:	647b      	str	r3, [r7, #68]	; 0x44
 8003f44:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8003f48:	1912      	adds	r2, r2, r4
 8003f4a:	eb45 0303 	adc.w	r3, r5, r3
 8003f4e:	f04f 0000 	mov.w	r0, #0
 8003f52:	f04f 0100 	mov.w	r1, #0
 8003f56:	00d9      	lsls	r1, r3, #3
 8003f58:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003f5c:	00d0      	lsls	r0, r2, #3
 8003f5e:	4602      	mov	r2, r0
 8003f60:	460b      	mov	r3, r1
 8003f62:	1911      	adds	r1, r2, r4
 8003f64:	6639      	str	r1, [r7, #96]	; 0x60
 8003f66:	416b      	adcs	r3, r5
 8003f68:	667b      	str	r3, [r7, #100]	; 0x64
 8003f6a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003f6c:	685b      	ldr	r3, [r3, #4]
 8003f6e:	461a      	mov	r2, r3
 8003f70:	f04f 0300 	mov.w	r3, #0
 8003f74:	1891      	adds	r1, r2, r2
 8003f76:	63b9      	str	r1, [r7, #56]	; 0x38
 8003f78:	415b      	adcs	r3, r3
 8003f7a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003f7c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8003f80:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8003f84:	f7fc f974 	bl	8000270 <__aeabi_uldivmod>
 8003f88:	4602      	mov	r2, r0
 8003f8a:	460b      	mov	r3, r1
 8003f8c:	4ba5      	ldr	r3, [pc, #660]	; (8004224 <UART_SetConfig+0x38c>)
 8003f8e:	fba3 2302 	umull	r2, r3, r3, r2
 8003f92:	095b      	lsrs	r3, r3, #5
 8003f94:	011e      	lsls	r6, r3, #4
 8003f96:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003f98:	461c      	mov	r4, r3
 8003f9a:	f04f 0500 	mov.w	r5, #0
 8003f9e:	4622      	mov	r2, r4
 8003fa0:	462b      	mov	r3, r5
 8003fa2:	1891      	adds	r1, r2, r2
 8003fa4:	6339      	str	r1, [r7, #48]	; 0x30
 8003fa6:	415b      	adcs	r3, r3
 8003fa8:	637b      	str	r3, [r7, #52]	; 0x34
 8003faa:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8003fae:	1912      	adds	r2, r2, r4
 8003fb0:	eb45 0303 	adc.w	r3, r5, r3
 8003fb4:	f04f 0000 	mov.w	r0, #0
 8003fb8:	f04f 0100 	mov.w	r1, #0
 8003fbc:	00d9      	lsls	r1, r3, #3
 8003fbe:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003fc2:	00d0      	lsls	r0, r2, #3
 8003fc4:	4602      	mov	r2, r0
 8003fc6:	460b      	mov	r3, r1
 8003fc8:	1911      	adds	r1, r2, r4
 8003fca:	65b9      	str	r1, [r7, #88]	; 0x58
 8003fcc:	416b      	adcs	r3, r5
 8003fce:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003fd0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003fd2:	685b      	ldr	r3, [r3, #4]
 8003fd4:	461a      	mov	r2, r3
 8003fd6:	f04f 0300 	mov.w	r3, #0
 8003fda:	1891      	adds	r1, r2, r2
 8003fdc:	62b9      	str	r1, [r7, #40]	; 0x28
 8003fde:	415b      	adcs	r3, r3
 8003fe0:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003fe2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003fe6:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8003fea:	f7fc f941 	bl	8000270 <__aeabi_uldivmod>
 8003fee:	4602      	mov	r2, r0
 8003ff0:	460b      	mov	r3, r1
 8003ff2:	4b8c      	ldr	r3, [pc, #560]	; (8004224 <UART_SetConfig+0x38c>)
 8003ff4:	fba3 1302 	umull	r1, r3, r3, r2
 8003ff8:	095b      	lsrs	r3, r3, #5
 8003ffa:	2164      	movs	r1, #100	; 0x64
 8003ffc:	fb01 f303 	mul.w	r3, r1, r3
 8004000:	1ad3      	subs	r3, r2, r3
 8004002:	00db      	lsls	r3, r3, #3
 8004004:	3332      	adds	r3, #50	; 0x32
 8004006:	4a87      	ldr	r2, [pc, #540]	; (8004224 <UART_SetConfig+0x38c>)
 8004008:	fba2 2303 	umull	r2, r3, r2, r3
 800400c:	095b      	lsrs	r3, r3, #5
 800400e:	005b      	lsls	r3, r3, #1
 8004010:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8004014:	441e      	add	r6, r3
 8004016:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004018:	4618      	mov	r0, r3
 800401a:	f04f 0100 	mov.w	r1, #0
 800401e:	4602      	mov	r2, r0
 8004020:	460b      	mov	r3, r1
 8004022:	1894      	adds	r4, r2, r2
 8004024:	623c      	str	r4, [r7, #32]
 8004026:	415b      	adcs	r3, r3
 8004028:	627b      	str	r3, [r7, #36]	; 0x24
 800402a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800402e:	1812      	adds	r2, r2, r0
 8004030:	eb41 0303 	adc.w	r3, r1, r3
 8004034:	f04f 0400 	mov.w	r4, #0
 8004038:	f04f 0500 	mov.w	r5, #0
 800403c:	00dd      	lsls	r5, r3, #3
 800403e:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8004042:	00d4      	lsls	r4, r2, #3
 8004044:	4622      	mov	r2, r4
 8004046:	462b      	mov	r3, r5
 8004048:	1814      	adds	r4, r2, r0
 800404a:	653c      	str	r4, [r7, #80]	; 0x50
 800404c:	414b      	adcs	r3, r1
 800404e:	657b      	str	r3, [r7, #84]	; 0x54
 8004050:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004052:	685b      	ldr	r3, [r3, #4]
 8004054:	461a      	mov	r2, r3
 8004056:	f04f 0300 	mov.w	r3, #0
 800405a:	1891      	adds	r1, r2, r2
 800405c:	61b9      	str	r1, [r7, #24]
 800405e:	415b      	adcs	r3, r3
 8004060:	61fb      	str	r3, [r7, #28]
 8004062:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004066:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 800406a:	f7fc f901 	bl	8000270 <__aeabi_uldivmod>
 800406e:	4602      	mov	r2, r0
 8004070:	460b      	mov	r3, r1
 8004072:	4b6c      	ldr	r3, [pc, #432]	; (8004224 <UART_SetConfig+0x38c>)
 8004074:	fba3 1302 	umull	r1, r3, r3, r2
 8004078:	095b      	lsrs	r3, r3, #5
 800407a:	2164      	movs	r1, #100	; 0x64
 800407c:	fb01 f303 	mul.w	r3, r1, r3
 8004080:	1ad3      	subs	r3, r2, r3
 8004082:	00db      	lsls	r3, r3, #3
 8004084:	3332      	adds	r3, #50	; 0x32
 8004086:	4a67      	ldr	r2, [pc, #412]	; (8004224 <UART_SetConfig+0x38c>)
 8004088:	fba2 2303 	umull	r2, r3, r2, r3
 800408c:	095b      	lsrs	r3, r3, #5
 800408e:	f003 0207 	and.w	r2, r3, #7
 8004092:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	4432      	add	r2, r6
 8004098:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800409a:	e0b9      	b.n	8004210 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800409c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800409e:	461c      	mov	r4, r3
 80040a0:	f04f 0500 	mov.w	r5, #0
 80040a4:	4622      	mov	r2, r4
 80040a6:	462b      	mov	r3, r5
 80040a8:	1891      	adds	r1, r2, r2
 80040aa:	6139      	str	r1, [r7, #16]
 80040ac:	415b      	adcs	r3, r3
 80040ae:	617b      	str	r3, [r7, #20]
 80040b0:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80040b4:	1912      	adds	r2, r2, r4
 80040b6:	eb45 0303 	adc.w	r3, r5, r3
 80040ba:	f04f 0000 	mov.w	r0, #0
 80040be:	f04f 0100 	mov.w	r1, #0
 80040c2:	00d9      	lsls	r1, r3, #3
 80040c4:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80040c8:	00d0      	lsls	r0, r2, #3
 80040ca:	4602      	mov	r2, r0
 80040cc:	460b      	mov	r3, r1
 80040ce:	eb12 0804 	adds.w	r8, r2, r4
 80040d2:	eb43 0905 	adc.w	r9, r3, r5
 80040d6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80040d8:	685b      	ldr	r3, [r3, #4]
 80040da:	4618      	mov	r0, r3
 80040dc:	f04f 0100 	mov.w	r1, #0
 80040e0:	f04f 0200 	mov.w	r2, #0
 80040e4:	f04f 0300 	mov.w	r3, #0
 80040e8:	008b      	lsls	r3, r1, #2
 80040ea:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80040ee:	0082      	lsls	r2, r0, #2
 80040f0:	4640      	mov	r0, r8
 80040f2:	4649      	mov	r1, r9
 80040f4:	f7fc f8bc 	bl	8000270 <__aeabi_uldivmod>
 80040f8:	4602      	mov	r2, r0
 80040fa:	460b      	mov	r3, r1
 80040fc:	4b49      	ldr	r3, [pc, #292]	; (8004224 <UART_SetConfig+0x38c>)
 80040fe:	fba3 2302 	umull	r2, r3, r3, r2
 8004102:	095b      	lsrs	r3, r3, #5
 8004104:	011e      	lsls	r6, r3, #4
 8004106:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004108:	4618      	mov	r0, r3
 800410a:	f04f 0100 	mov.w	r1, #0
 800410e:	4602      	mov	r2, r0
 8004110:	460b      	mov	r3, r1
 8004112:	1894      	adds	r4, r2, r2
 8004114:	60bc      	str	r4, [r7, #8]
 8004116:	415b      	adcs	r3, r3
 8004118:	60fb      	str	r3, [r7, #12]
 800411a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800411e:	1812      	adds	r2, r2, r0
 8004120:	eb41 0303 	adc.w	r3, r1, r3
 8004124:	f04f 0400 	mov.w	r4, #0
 8004128:	f04f 0500 	mov.w	r5, #0
 800412c:	00dd      	lsls	r5, r3, #3
 800412e:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8004132:	00d4      	lsls	r4, r2, #3
 8004134:	4622      	mov	r2, r4
 8004136:	462b      	mov	r3, r5
 8004138:	1814      	adds	r4, r2, r0
 800413a:	64bc      	str	r4, [r7, #72]	; 0x48
 800413c:	414b      	adcs	r3, r1
 800413e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004140:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004142:	685b      	ldr	r3, [r3, #4]
 8004144:	4618      	mov	r0, r3
 8004146:	f04f 0100 	mov.w	r1, #0
 800414a:	f04f 0200 	mov.w	r2, #0
 800414e:	f04f 0300 	mov.w	r3, #0
 8004152:	008b      	lsls	r3, r1, #2
 8004154:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8004158:	0082      	lsls	r2, r0, #2
 800415a:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 800415e:	f7fc f887 	bl	8000270 <__aeabi_uldivmod>
 8004162:	4602      	mov	r2, r0
 8004164:	460b      	mov	r3, r1
 8004166:	4b2f      	ldr	r3, [pc, #188]	; (8004224 <UART_SetConfig+0x38c>)
 8004168:	fba3 1302 	umull	r1, r3, r3, r2
 800416c:	095b      	lsrs	r3, r3, #5
 800416e:	2164      	movs	r1, #100	; 0x64
 8004170:	fb01 f303 	mul.w	r3, r1, r3
 8004174:	1ad3      	subs	r3, r2, r3
 8004176:	011b      	lsls	r3, r3, #4
 8004178:	3332      	adds	r3, #50	; 0x32
 800417a:	4a2a      	ldr	r2, [pc, #168]	; (8004224 <UART_SetConfig+0x38c>)
 800417c:	fba2 2303 	umull	r2, r3, r2, r3
 8004180:	095b      	lsrs	r3, r3, #5
 8004182:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004186:	441e      	add	r6, r3
 8004188:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800418a:	4618      	mov	r0, r3
 800418c:	f04f 0100 	mov.w	r1, #0
 8004190:	4602      	mov	r2, r0
 8004192:	460b      	mov	r3, r1
 8004194:	1894      	adds	r4, r2, r2
 8004196:	603c      	str	r4, [r7, #0]
 8004198:	415b      	adcs	r3, r3
 800419a:	607b      	str	r3, [r7, #4]
 800419c:	e9d7 2300 	ldrd	r2, r3, [r7]
 80041a0:	1812      	adds	r2, r2, r0
 80041a2:	eb41 0303 	adc.w	r3, r1, r3
 80041a6:	f04f 0400 	mov.w	r4, #0
 80041aa:	f04f 0500 	mov.w	r5, #0
 80041ae:	00dd      	lsls	r5, r3, #3
 80041b0:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80041b4:	00d4      	lsls	r4, r2, #3
 80041b6:	4622      	mov	r2, r4
 80041b8:	462b      	mov	r3, r5
 80041ba:	eb12 0a00 	adds.w	sl, r2, r0
 80041be:	eb43 0b01 	adc.w	fp, r3, r1
 80041c2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80041c4:	685b      	ldr	r3, [r3, #4]
 80041c6:	4618      	mov	r0, r3
 80041c8:	f04f 0100 	mov.w	r1, #0
 80041cc:	f04f 0200 	mov.w	r2, #0
 80041d0:	f04f 0300 	mov.w	r3, #0
 80041d4:	008b      	lsls	r3, r1, #2
 80041d6:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80041da:	0082      	lsls	r2, r0, #2
 80041dc:	4650      	mov	r0, sl
 80041de:	4659      	mov	r1, fp
 80041e0:	f7fc f846 	bl	8000270 <__aeabi_uldivmod>
 80041e4:	4602      	mov	r2, r0
 80041e6:	460b      	mov	r3, r1
 80041e8:	4b0e      	ldr	r3, [pc, #56]	; (8004224 <UART_SetConfig+0x38c>)
 80041ea:	fba3 1302 	umull	r1, r3, r3, r2
 80041ee:	095b      	lsrs	r3, r3, #5
 80041f0:	2164      	movs	r1, #100	; 0x64
 80041f2:	fb01 f303 	mul.w	r3, r1, r3
 80041f6:	1ad3      	subs	r3, r2, r3
 80041f8:	011b      	lsls	r3, r3, #4
 80041fa:	3332      	adds	r3, #50	; 0x32
 80041fc:	4a09      	ldr	r2, [pc, #36]	; (8004224 <UART_SetConfig+0x38c>)
 80041fe:	fba2 2303 	umull	r2, r3, r2, r3
 8004202:	095b      	lsrs	r3, r3, #5
 8004204:	f003 020f 	and.w	r2, r3, #15
 8004208:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	4432      	add	r2, r6
 800420e:	609a      	str	r2, [r3, #8]
}
 8004210:	bf00      	nop
 8004212:	377c      	adds	r7, #124	; 0x7c
 8004214:	46bd      	mov	sp, r7
 8004216:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800421a:	bf00      	nop
 800421c:	40011000 	.word	0x40011000
 8004220:	40011400 	.word	0x40011400
 8004224:	51eb851f 	.word	0x51eb851f

08004228 <FSMC_NORSRAM_Init>:
  * @param  Device Pointer to NORSRAM device instance
  * @param  Init Pointer to NORSRAM Initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_InitTypeDef* Init)
{ 
 8004228:	b480      	push	{r7}
 800422a:	b085      	sub	sp, #20
 800422c:	af00      	add	r7, sp, #0
 800422e:	6078      	str	r0, [r7, #4]
 8004230:	6039      	str	r1, [r7, #0]
  uint32_t tmpr = 0U;
 8004232:	2300      	movs	r3, #0
 8004234:	60fb      	str	r3, [r7, #12]
  assert_param(IS_FSMC_WRITE_FIFO(Init->WriteFifo));
  assert_param(IS_FSMC_CONTINOUS_CLOCK(Init->ContinuousClock));
#endif /* STM32F412Zx || STM32F412Vx || STM32F413xx || STM32F423xx */
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Init->NSBank];
 8004236:	683b      	ldr	r3, [r7, #0]
 8004238:	681a      	ldr	r2, [r3, #0]
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004240:	60fb      	str	r3, [r7, #12]

#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx)
  /* Clear MBKEN, MUXEN, MTYP, MWID, FACCEN, BURSTEN, WAITPOL, WRAPMOD, WAITCFG, WREN,
           WAITEN, EXTMOD, ASYNCWAIT, CPSIZE and CBURSTRW bits */
  tmpr &= ((uint32_t)~(FSMC_BCR1_MBKEN     | FSMC_BCR1_MUXEN    | FSMC_BCR1_MTYP     | \
 8004242:	68fa      	ldr	r2, [r7, #12]
 8004244:	4b20      	ldr	r3, [pc, #128]	; (80042c8 <FSMC_NORSRAM_Init+0xa0>)
 8004246:	4013      	ands	r3, r2
 8004248:	60fb      	str	r3, [r7, #12]
                       FSMC_BCR1_MWID      | FSMC_BCR1_FACCEN   | FSMC_BCR1_BURSTEN  | \
                       FSMC_BCR1_WAITPOL   | FSMC_BCR1_WRAPMOD  | FSMC_BCR1_WAITCFG  | \
                       FSMC_BCR1_WREN      | FSMC_BCR1_WAITEN   | FSMC_BCR1_EXTMOD   | \
                       FSMC_BCR1_ASYNCWAIT | FSMC_BCR1_CPSIZE   | FSMC_BCR1_CBURSTRW));
  /* Set NORSRAM device control parameters */
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 800424a:	683b      	ldr	r3, [r7, #0]
 800424c:	685a      	ldr	r2, [r3, #4]
                     Init->MemoryType           |\
 800424e:	683b      	ldr	r3, [r7, #0]
 8004250:	689b      	ldr	r3, [r3, #8]
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 8004252:	431a      	orrs	r2, r3
                     Init->MemoryDataWidth      |\
 8004254:	683b      	ldr	r3, [r7, #0]
 8004256:	68db      	ldr	r3, [r3, #12]
                     Init->MemoryType           |\
 8004258:	431a      	orrs	r2, r3
                     Init->BurstAccessMode      |\
 800425a:	683b      	ldr	r3, [r7, #0]
 800425c:	691b      	ldr	r3, [r3, #16]
                     Init->MemoryDataWidth      |\
 800425e:	431a      	orrs	r2, r3
                     Init->WaitSignalPolarity   |\
 8004260:	683b      	ldr	r3, [r7, #0]
 8004262:	695b      	ldr	r3, [r3, #20]
                     Init->BurstAccessMode      |\
 8004264:	431a      	orrs	r2, r3
                     Init->WrapMode             |\
 8004266:	683b      	ldr	r3, [r7, #0]
 8004268:	699b      	ldr	r3, [r3, #24]
                     Init->WaitSignalPolarity   |\
 800426a:	431a      	orrs	r2, r3
                     Init->WaitSignalActive     |\
 800426c:	683b      	ldr	r3, [r7, #0]
 800426e:	69db      	ldr	r3, [r3, #28]
                     Init->WrapMode             |\
 8004270:	431a      	orrs	r2, r3
                     Init->WriteOperation       |\
 8004272:	683b      	ldr	r3, [r7, #0]
 8004274:	6a1b      	ldr	r3, [r3, #32]
                     Init->WaitSignalActive     |\
 8004276:	431a      	orrs	r2, r3
                     Init->WaitSignal           |\
 8004278:	683b      	ldr	r3, [r7, #0]
 800427a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                     Init->WriteOperation       |\
 800427c:	431a      	orrs	r2, r3
                     Init->ExtendedMode         |\
 800427e:	683b      	ldr	r3, [r7, #0]
 8004280:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                     Init->WaitSignal           |\
 8004282:	431a      	orrs	r2, r3
                     Init->AsynchronousWait     |\
 8004284:	683b      	ldr	r3, [r7, #0]
 8004286:	6adb      	ldr	r3, [r3, #44]	; 0x2c
                     Init->ExtendedMode         |\
 8004288:	431a      	orrs	r2, r3
                     Init->PageSize             |\
 800428a:	683b      	ldr	r3, [r7, #0]
 800428c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
                     Init->AsynchronousWait     |\
 800428e:	431a      	orrs	r2, r3
                     Init->WriteBurst
 8004290:	683b      	ldr	r3, [r7, #0]
 8004292:	6b1b      	ldr	r3, [r3, #48]	; 0x30
                     Init->PageSize             |\
 8004294:	4313      	orrs	r3, r2
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 8004296:	68fa      	ldr	r2, [r7, #12]
 8004298:	4313      	orrs	r3, r2
 800429a:	60fb      	str	r3, [r7, #12]
                     Init->ContinuousClock      |\
                     Init->PageSize             |\
                     Init->WriteFifo);
#endif /* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx */ 
            
  if(Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 800429c:	683b      	ldr	r3, [r7, #0]
 800429e:	689b      	ldr	r3, [r3, #8]
 80042a0:	2b08      	cmp	r3, #8
 80042a2:	d103      	bne.n	80042ac <FSMC_NORSRAM_Init+0x84>
  {
    tmpr |= (uint32_t)FSMC_NORSRAM_FLASH_ACCESS_ENABLE;
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80042aa:	60fb      	str	r3, [r7, #12]
  }

  Device->BTCR[Init->NSBank] = tmpr;
 80042ac:	683b      	ldr	r3, [r7, #0]
 80042ae:	681a      	ldr	r2, [r3, #0]
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	68f9      	ldr	r1, [r7, #12]
 80042b4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  {
    Device->BTCR[FSMC_NORSRAM_BANK1] |= (uint32_t)(Init->WriteFifo);
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
 80042b8:	2300      	movs	r3, #0
}
 80042ba:	4618      	mov	r0, r3
 80042bc:	3714      	adds	r7, #20
 80042be:	46bd      	mov	sp, r7
 80042c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042c4:	4770      	bx	lr
 80042c6:	bf00      	nop
 80042c8:	fff00080 	.word	0xfff00080

080042cc <FSMC_NORSRAM_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 80042cc:	b480      	push	{r7}
 80042ce:	b087      	sub	sp, #28
 80042d0:	af00      	add	r7, sp, #0
 80042d2:	60f8      	str	r0, [r7, #12]
 80042d4:	60b9      	str	r1, [r7, #8]
 80042d6:	607a      	str	r2, [r7, #4]
  uint32_t tmpr = 0U;
 80042d8:	2300      	movs	r3, #0
 80042da:	617b      	str	r3, [r7, #20]
  assert_param(IS_FSMC_DATA_LATENCY(Timing->DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Bank + 1U];
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	1c5a      	adds	r2, r3, #1
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80042e6:	617b      	str	r3, [r7, #20]

  /* Clear ADDSET, ADDHLD, DATAST, BUSTURN, CLKDIV, DATLAT and ACCMOD bits */
  tmpr &= ((uint32_t)~(FSMC_BTR1_ADDSET  | FSMC_BTR1_ADDHLD | FSMC_BTR1_DATAST | \
 80042e8:	697b      	ldr	r3, [r7, #20]
 80042ea:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 80042ee:	617b      	str	r3, [r7, #20]
                       FSMC_BTR1_BUSTURN | FSMC_BTR1_CLKDIV | FSMC_BTR1_DATLAT | \
                       FSMC_BTR1_ACCMOD));
  
  /* Set FSMC_NORSRAM device timing parameters */  
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 80042f0:	68bb      	ldr	r3, [r7, #8]
 80042f2:	681a      	ldr	r2, [r3, #0]
                    ((Timing->AddressHoldTime) << 4U)          |\
 80042f4:	68bb      	ldr	r3, [r7, #8]
 80042f6:	685b      	ldr	r3, [r3, #4]
 80042f8:	011b      	lsls	r3, r3, #4
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 80042fa:	431a      	orrs	r2, r3
                    ((Timing->DataSetupTime) << 8U)            |\
 80042fc:	68bb      	ldr	r3, [r7, #8]
 80042fe:	689b      	ldr	r3, [r3, #8]
 8004300:	021b      	lsls	r3, r3, #8
                    ((Timing->AddressHoldTime) << 4U)          |\
 8004302:	431a      	orrs	r2, r3
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 8004304:	68bb      	ldr	r3, [r7, #8]
 8004306:	68db      	ldr	r3, [r3, #12]
 8004308:	041b      	lsls	r3, r3, #16
                    ((Timing->DataSetupTime) << 8U)            |\
 800430a:	431a      	orrs	r2, r3
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 800430c:	68bb      	ldr	r3, [r7, #8]
 800430e:	691b      	ldr	r3, [r3, #16]
 8004310:	3b01      	subs	r3, #1
 8004312:	051b      	lsls	r3, r3, #20
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 8004314:	431a      	orrs	r2, r3
                    (((Timing->DataLatency)-2U) << 24U)        |\
 8004316:	68bb      	ldr	r3, [r7, #8]
 8004318:	695b      	ldr	r3, [r3, #20]
 800431a:	3b02      	subs	r3, #2
 800431c:	061b      	lsls	r3, r3, #24
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 800431e:	431a      	orrs	r2, r3
                    (Timing->AccessMode));
 8004320:	68bb      	ldr	r3, [r7, #8]
 8004322:	699b      	ldr	r3, [r3, #24]
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8004324:	4313      	orrs	r3, r2
 8004326:	697a      	ldr	r2, [r7, #20]
 8004328:	4313      	orrs	r3, r2
 800432a:	617b      	str	r3, [r7, #20]
  
  Device->BTCR[Bank + 1] = tmpr; 
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	1c5a      	adds	r2, r3, #1
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	6979      	ldr	r1, [r7, #20]
 8004334:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    tmpr |= (uint32_t)(((Timing->CLKDivision)-1U) << 20U);
    Device->BTCR[FSMC_NORSRAM_BANK1 + 1U] = tmpr;
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
 8004338:	2300      	movs	r3, #0
}
 800433a:	4618      	mov	r0, r3
 800433c:	371c      	adds	r7, #28
 800433e:	46bd      	mov	sp, r7
 8004340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004344:	4770      	bx	lr
	...

08004348 <FSMC_NORSRAM_Extended_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank, uint32_t ExtendedMode)
{
 8004348:	b480      	push	{r7}
 800434a:	b087      	sub	sp, #28
 800434c:	af00      	add	r7, sp, #0
 800434e:	60f8      	str	r0, [r7, #12]
 8004350:	60b9      	str	r1, [r7, #8]
 8004352:	607a      	str	r2, [r7, #4]
 8004354:	603b      	str	r3, [r7, #0]
  uint32_t tmpr = 0U;
 8004356:	2300      	movs	r3, #0
 8004358:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if(ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 800435a:	683b      	ldr	r3, [r7, #0]
 800435c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004360:	d122      	bne.n	80043a8 <FSMC_NORSRAM_Extended_Timing_Init+0x60>
    assert_param(IS_FSMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
    assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
    /* Get the BWTR register value */
    tmpr = Device->BWTR[Bank];
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	687a      	ldr	r2, [r7, #4]
 8004366:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800436a:	617b      	str	r3, [r7, #20]
    
    /* Clear ADDSET, ADDHLD, DATAST, BUSTURN and ACCMOD bits */
    tmpr &= ((uint32_t)~(FSMC_BWTR1_ADDSET  | FSMC_BWTR1_ADDHLD | FSMC_BWTR1_DATAST | \
 800436c:	697a      	ldr	r2, [r7, #20]
 800436e:	4b15      	ldr	r3, [pc, #84]	; (80043c4 <FSMC_NORSRAM_Extended_Timing_Init+0x7c>)
 8004370:	4013      	ands	r3, r2
 8004372:	617b      	str	r3, [r7, #20]
                         FSMC_BWTR1_BUSTURN | FSMC_BWTR1_ACCMOD));

    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8004374:	68bb      	ldr	r3, [r7, #8]
 8004376:	681a      	ldr	r2, [r3, #0]
                      ((Timing->AddressHoldTime) << 4U)          |\
 8004378:	68bb      	ldr	r3, [r7, #8]
 800437a:	685b      	ldr	r3, [r3, #4]
 800437c:	011b      	lsls	r3, r3, #4
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800437e:	431a      	orrs	r2, r3
                      ((Timing->DataSetupTime) << 8U)            |\
 8004380:	68bb      	ldr	r3, [r7, #8]
 8004382:	689b      	ldr	r3, [r3, #8]
 8004384:	021b      	lsls	r3, r3, #8
                      ((Timing->AddressHoldTime) << 4U)          |\
 8004386:	431a      	orrs	r2, r3
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 8004388:	68bb      	ldr	r3, [r7, #8]
 800438a:	68db      	ldr	r3, [r3, #12]
 800438c:	041b      	lsls	r3, r3, #16
                      ((Timing->DataSetupTime) << 8U)            |\
 800438e:	431a      	orrs	r2, r3
                      (Timing->AccessMode));
 8004390:	68bb      	ldr	r3, [r7, #8]
 8004392:	699b      	ldr	r3, [r3, #24]
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 8004394:	4313      	orrs	r3, r2
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8004396:	697a      	ldr	r2, [r7, #20]
 8004398:	4313      	orrs	r3, r2
 800439a:	617b      	str	r3, [r7, #20]
    
    Device->BWTR[Bank] = tmpr;
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	687a      	ldr	r2, [r7, #4]
 80043a0:	6979      	ldr	r1, [r7, #20]
 80043a2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 80043a6:	e005      	b.n	80043b4 <FSMC_NORSRAM_Extended_Timing_Init+0x6c>
  }
  else                                        
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	687a      	ldr	r2, [r7, #4]
 80043ac:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 80043b0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }   
  
  return HAL_OK;  
 80043b4:	2300      	movs	r3, #0
}
 80043b6:	4618      	mov	r0, r3
 80043b8:	371c      	adds	r7, #28
 80043ba:	46bd      	mov	sp, r7
 80043bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043c0:	4770      	bx	lr
 80043c2:	bf00      	nop
 80043c4:	cff00000 	.word	0xcff00000

080043c8 <__errno>:
 80043c8:	4b01      	ldr	r3, [pc, #4]	; (80043d0 <__errno+0x8>)
 80043ca:	6818      	ldr	r0, [r3, #0]
 80043cc:	4770      	bx	lr
 80043ce:	bf00      	nop
 80043d0:	2000000c 	.word	0x2000000c

080043d4 <__libc_init_array>:
 80043d4:	b570      	push	{r4, r5, r6, lr}
 80043d6:	4d0d      	ldr	r5, [pc, #52]	; (800440c <__libc_init_array+0x38>)
 80043d8:	4c0d      	ldr	r4, [pc, #52]	; (8004410 <__libc_init_array+0x3c>)
 80043da:	1b64      	subs	r4, r4, r5
 80043dc:	10a4      	asrs	r4, r4, #2
 80043de:	2600      	movs	r6, #0
 80043e0:	42a6      	cmp	r6, r4
 80043e2:	d109      	bne.n	80043f8 <__libc_init_array+0x24>
 80043e4:	4d0b      	ldr	r5, [pc, #44]	; (8004414 <__libc_init_array+0x40>)
 80043e6:	4c0c      	ldr	r4, [pc, #48]	; (8004418 <__libc_init_array+0x44>)
 80043e8:	f000 ffec 	bl	80053c4 <_init>
 80043ec:	1b64      	subs	r4, r4, r5
 80043ee:	10a4      	asrs	r4, r4, #2
 80043f0:	2600      	movs	r6, #0
 80043f2:	42a6      	cmp	r6, r4
 80043f4:	d105      	bne.n	8004402 <__libc_init_array+0x2e>
 80043f6:	bd70      	pop	{r4, r5, r6, pc}
 80043f8:	f855 3b04 	ldr.w	r3, [r5], #4
 80043fc:	4798      	blx	r3
 80043fe:	3601      	adds	r6, #1
 8004400:	e7ee      	b.n	80043e0 <__libc_init_array+0xc>
 8004402:	f855 3b04 	ldr.w	r3, [r5], #4
 8004406:	4798      	blx	r3
 8004408:	3601      	adds	r6, #1
 800440a:	e7f2      	b.n	80043f2 <__libc_init_array+0x1e>
 800440c:	08008470 	.word	0x08008470
 8004410:	08008470 	.word	0x08008470
 8004414:	08008470 	.word	0x08008470
 8004418:	08008474 	.word	0x08008474

0800441c <memset>:
 800441c:	4402      	add	r2, r0
 800441e:	4603      	mov	r3, r0
 8004420:	4293      	cmp	r3, r2
 8004422:	d100      	bne.n	8004426 <memset+0xa>
 8004424:	4770      	bx	lr
 8004426:	f803 1b01 	strb.w	r1, [r3], #1
 800442a:	e7f9      	b.n	8004420 <memset+0x4>

0800442c <iprintf>:
 800442c:	b40f      	push	{r0, r1, r2, r3}
 800442e:	4b0a      	ldr	r3, [pc, #40]	; (8004458 <iprintf+0x2c>)
 8004430:	b513      	push	{r0, r1, r4, lr}
 8004432:	681c      	ldr	r4, [r3, #0]
 8004434:	b124      	cbz	r4, 8004440 <iprintf+0x14>
 8004436:	69a3      	ldr	r3, [r4, #24]
 8004438:	b913      	cbnz	r3, 8004440 <iprintf+0x14>
 800443a:	4620      	mov	r0, r4
 800443c:	f000 fa5e 	bl	80048fc <__sinit>
 8004440:	ab05      	add	r3, sp, #20
 8004442:	9a04      	ldr	r2, [sp, #16]
 8004444:	68a1      	ldr	r1, [r4, #8]
 8004446:	9301      	str	r3, [sp, #4]
 8004448:	4620      	mov	r0, r4
 800444a:	f000 fc2f 	bl	8004cac <_vfiprintf_r>
 800444e:	b002      	add	sp, #8
 8004450:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004454:	b004      	add	sp, #16
 8004456:	4770      	bx	lr
 8004458:	2000000c 	.word	0x2000000c

0800445c <_puts_r>:
 800445c:	b570      	push	{r4, r5, r6, lr}
 800445e:	460e      	mov	r6, r1
 8004460:	4605      	mov	r5, r0
 8004462:	b118      	cbz	r0, 800446c <_puts_r+0x10>
 8004464:	6983      	ldr	r3, [r0, #24]
 8004466:	b90b      	cbnz	r3, 800446c <_puts_r+0x10>
 8004468:	f000 fa48 	bl	80048fc <__sinit>
 800446c:	69ab      	ldr	r3, [r5, #24]
 800446e:	68ac      	ldr	r4, [r5, #8]
 8004470:	b913      	cbnz	r3, 8004478 <_puts_r+0x1c>
 8004472:	4628      	mov	r0, r5
 8004474:	f000 fa42 	bl	80048fc <__sinit>
 8004478:	4b2c      	ldr	r3, [pc, #176]	; (800452c <_puts_r+0xd0>)
 800447a:	429c      	cmp	r4, r3
 800447c:	d120      	bne.n	80044c0 <_puts_r+0x64>
 800447e:	686c      	ldr	r4, [r5, #4]
 8004480:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004482:	07db      	lsls	r3, r3, #31
 8004484:	d405      	bmi.n	8004492 <_puts_r+0x36>
 8004486:	89a3      	ldrh	r3, [r4, #12]
 8004488:	0598      	lsls	r0, r3, #22
 800448a:	d402      	bmi.n	8004492 <_puts_r+0x36>
 800448c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800448e:	f000 fad3 	bl	8004a38 <__retarget_lock_acquire_recursive>
 8004492:	89a3      	ldrh	r3, [r4, #12]
 8004494:	0719      	lsls	r1, r3, #28
 8004496:	d51d      	bpl.n	80044d4 <_puts_r+0x78>
 8004498:	6923      	ldr	r3, [r4, #16]
 800449a:	b1db      	cbz	r3, 80044d4 <_puts_r+0x78>
 800449c:	3e01      	subs	r6, #1
 800449e:	68a3      	ldr	r3, [r4, #8]
 80044a0:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80044a4:	3b01      	subs	r3, #1
 80044a6:	60a3      	str	r3, [r4, #8]
 80044a8:	bb39      	cbnz	r1, 80044fa <_puts_r+0x9e>
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	da38      	bge.n	8004520 <_puts_r+0xc4>
 80044ae:	4622      	mov	r2, r4
 80044b0:	210a      	movs	r1, #10
 80044b2:	4628      	mov	r0, r5
 80044b4:	f000 f848 	bl	8004548 <__swbuf_r>
 80044b8:	3001      	adds	r0, #1
 80044ba:	d011      	beq.n	80044e0 <_puts_r+0x84>
 80044bc:	250a      	movs	r5, #10
 80044be:	e011      	b.n	80044e4 <_puts_r+0x88>
 80044c0:	4b1b      	ldr	r3, [pc, #108]	; (8004530 <_puts_r+0xd4>)
 80044c2:	429c      	cmp	r4, r3
 80044c4:	d101      	bne.n	80044ca <_puts_r+0x6e>
 80044c6:	68ac      	ldr	r4, [r5, #8]
 80044c8:	e7da      	b.n	8004480 <_puts_r+0x24>
 80044ca:	4b1a      	ldr	r3, [pc, #104]	; (8004534 <_puts_r+0xd8>)
 80044cc:	429c      	cmp	r4, r3
 80044ce:	bf08      	it	eq
 80044d0:	68ec      	ldreq	r4, [r5, #12]
 80044d2:	e7d5      	b.n	8004480 <_puts_r+0x24>
 80044d4:	4621      	mov	r1, r4
 80044d6:	4628      	mov	r0, r5
 80044d8:	f000 f888 	bl	80045ec <__swsetup_r>
 80044dc:	2800      	cmp	r0, #0
 80044de:	d0dd      	beq.n	800449c <_puts_r+0x40>
 80044e0:	f04f 35ff 	mov.w	r5, #4294967295
 80044e4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80044e6:	07da      	lsls	r2, r3, #31
 80044e8:	d405      	bmi.n	80044f6 <_puts_r+0x9a>
 80044ea:	89a3      	ldrh	r3, [r4, #12]
 80044ec:	059b      	lsls	r3, r3, #22
 80044ee:	d402      	bmi.n	80044f6 <_puts_r+0x9a>
 80044f0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80044f2:	f000 faa2 	bl	8004a3a <__retarget_lock_release_recursive>
 80044f6:	4628      	mov	r0, r5
 80044f8:	bd70      	pop	{r4, r5, r6, pc}
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	da04      	bge.n	8004508 <_puts_r+0xac>
 80044fe:	69a2      	ldr	r2, [r4, #24]
 8004500:	429a      	cmp	r2, r3
 8004502:	dc06      	bgt.n	8004512 <_puts_r+0xb6>
 8004504:	290a      	cmp	r1, #10
 8004506:	d004      	beq.n	8004512 <_puts_r+0xb6>
 8004508:	6823      	ldr	r3, [r4, #0]
 800450a:	1c5a      	adds	r2, r3, #1
 800450c:	6022      	str	r2, [r4, #0]
 800450e:	7019      	strb	r1, [r3, #0]
 8004510:	e7c5      	b.n	800449e <_puts_r+0x42>
 8004512:	4622      	mov	r2, r4
 8004514:	4628      	mov	r0, r5
 8004516:	f000 f817 	bl	8004548 <__swbuf_r>
 800451a:	3001      	adds	r0, #1
 800451c:	d1bf      	bne.n	800449e <_puts_r+0x42>
 800451e:	e7df      	b.n	80044e0 <_puts_r+0x84>
 8004520:	6823      	ldr	r3, [r4, #0]
 8004522:	250a      	movs	r5, #10
 8004524:	1c5a      	adds	r2, r3, #1
 8004526:	6022      	str	r2, [r4, #0]
 8004528:	701d      	strb	r5, [r3, #0]
 800452a:	e7db      	b.n	80044e4 <_puts_r+0x88>
 800452c:	080083f4 	.word	0x080083f4
 8004530:	08008414 	.word	0x08008414
 8004534:	080083d4 	.word	0x080083d4

08004538 <puts>:
 8004538:	4b02      	ldr	r3, [pc, #8]	; (8004544 <puts+0xc>)
 800453a:	4601      	mov	r1, r0
 800453c:	6818      	ldr	r0, [r3, #0]
 800453e:	f7ff bf8d 	b.w	800445c <_puts_r>
 8004542:	bf00      	nop
 8004544:	2000000c 	.word	0x2000000c

08004548 <__swbuf_r>:
 8004548:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800454a:	460e      	mov	r6, r1
 800454c:	4614      	mov	r4, r2
 800454e:	4605      	mov	r5, r0
 8004550:	b118      	cbz	r0, 800455a <__swbuf_r+0x12>
 8004552:	6983      	ldr	r3, [r0, #24]
 8004554:	b90b      	cbnz	r3, 800455a <__swbuf_r+0x12>
 8004556:	f000 f9d1 	bl	80048fc <__sinit>
 800455a:	4b21      	ldr	r3, [pc, #132]	; (80045e0 <__swbuf_r+0x98>)
 800455c:	429c      	cmp	r4, r3
 800455e:	d12b      	bne.n	80045b8 <__swbuf_r+0x70>
 8004560:	686c      	ldr	r4, [r5, #4]
 8004562:	69a3      	ldr	r3, [r4, #24]
 8004564:	60a3      	str	r3, [r4, #8]
 8004566:	89a3      	ldrh	r3, [r4, #12]
 8004568:	071a      	lsls	r2, r3, #28
 800456a:	d52f      	bpl.n	80045cc <__swbuf_r+0x84>
 800456c:	6923      	ldr	r3, [r4, #16]
 800456e:	b36b      	cbz	r3, 80045cc <__swbuf_r+0x84>
 8004570:	6923      	ldr	r3, [r4, #16]
 8004572:	6820      	ldr	r0, [r4, #0]
 8004574:	1ac0      	subs	r0, r0, r3
 8004576:	6963      	ldr	r3, [r4, #20]
 8004578:	b2f6      	uxtb	r6, r6
 800457a:	4283      	cmp	r3, r0
 800457c:	4637      	mov	r7, r6
 800457e:	dc04      	bgt.n	800458a <__swbuf_r+0x42>
 8004580:	4621      	mov	r1, r4
 8004582:	4628      	mov	r0, r5
 8004584:	f000 f926 	bl	80047d4 <_fflush_r>
 8004588:	bb30      	cbnz	r0, 80045d8 <__swbuf_r+0x90>
 800458a:	68a3      	ldr	r3, [r4, #8]
 800458c:	3b01      	subs	r3, #1
 800458e:	60a3      	str	r3, [r4, #8]
 8004590:	6823      	ldr	r3, [r4, #0]
 8004592:	1c5a      	adds	r2, r3, #1
 8004594:	6022      	str	r2, [r4, #0]
 8004596:	701e      	strb	r6, [r3, #0]
 8004598:	6963      	ldr	r3, [r4, #20]
 800459a:	3001      	adds	r0, #1
 800459c:	4283      	cmp	r3, r0
 800459e:	d004      	beq.n	80045aa <__swbuf_r+0x62>
 80045a0:	89a3      	ldrh	r3, [r4, #12]
 80045a2:	07db      	lsls	r3, r3, #31
 80045a4:	d506      	bpl.n	80045b4 <__swbuf_r+0x6c>
 80045a6:	2e0a      	cmp	r6, #10
 80045a8:	d104      	bne.n	80045b4 <__swbuf_r+0x6c>
 80045aa:	4621      	mov	r1, r4
 80045ac:	4628      	mov	r0, r5
 80045ae:	f000 f911 	bl	80047d4 <_fflush_r>
 80045b2:	b988      	cbnz	r0, 80045d8 <__swbuf_r+0x90>
 80045b4:	4638      	mov	r0, r7
 80045b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80045b8:	4b0a      	ldr	r3, [pc, #40]	; (80045e4 <__swbuf_r+0x9c>)
 80045ba:	429c      	cmp	r4, r3
 80045bc:	d101      	bne.n	80045c2 <__swbuf_r+0x7a>
 80045be:	68ac      	ldr	r4, [r5, #8]
 80045c0:	e7cf      	b.n	8004562 <__swbuf_r+0x1a>
 80045c2:	4b09      	ldr	r3, [pc, #36]	; (80045e8 <__swbuf_r+0xa0>)
 80045c4:	429c      	cmp	r4, r3
 80045c6:	bf08      	it	eq
 80045c8:	68ec      	ldreq	r4, [r5, #12]
 80045ca:	e7ca      	b.n	8004562 <__swbuf_r+0x1a>
 80045cc:	4621      	mov	r1, r4
 80045ce:	4628      	mov	r0, r5
 80045d0:	f000 f80c 	bl	80045ec <__swsetup_r>
 80045d4:	2800      	cmp	r0, #0
 80045d6:	d0cb      	beq.n	8004570 <__swbuf_r+0x28>
 80045d8:	f04f 37ff 	mov.w	r7, #4294967295
 80045dc:	e7ea      	b.n	80045b4 <__swbuf_r+0x6c>
 80045de:	bf00      	nop
 80045e0:	080083f4 	.word	0x080083f4
 80045e4:	08008414 	.word	0x08008414
 80045e8:	080083d4 	.word	0x080083d4

080045ec <__swsetup_r>:
 80045ec:	4b32      	ldr	r3, [pc, #200]	; (80046b8 <__swsetup_r+0xcc>)
 80045ee:	b570      	push	{r4, r5, r6, lr}
 80045f0:	681d      	ldr	r5, [r3, #0]
 80045f2:	4606      	mov	r6, r0
 80045f4:	460c      	mov	r4, r1
 80045f6:	b125      	cbz	r5, 8004602 <__swsetup_r+0x16>
 80045f8:	69ab      	ldr	r3, [r5, #24]
 80045fa:	b913      	cbnz	r3, 8004602 <__swsetup_r+0x16>
 80045fc:	4628      	mov	r0, r5
 80045fe:	f000 f97d 	bl	80048fc <__sinit>
 8004602:	4b2e      	ldr	r3, [pc, #184]	; (80046bc <__swsetup_r+0xd0>)
 8004604:	429c      	cmp	r4, r3
 8004606:	d10f      	bne.n	8004628 <__swsetup_r+0x3c>
 8004608:	686c      	ldr	r4, [r5, #4]
 800460a:	89a3      	ldrh	r3, [r4, #12]
 800460c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8004610:	0719      	lsls	r1, r3, #28
 8004612:	d42c      	bmi.n	800466e <__swsetup_r+0x82>
 8004614:	06dd      	lsls	r5, r3, #27
 8004616:	d411      	bmi.n	800463c <__swsetup_r+0x50>
 8004618:	2309      	movs	r3, #9
 800461a:	6033      	str	r3, [r6, #0]
 800461c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8004620:	81a3      	strh	r3, [r4, #12]
 8004622:	f04f 30ff 	mov.w	r0, #4294967295
 8004626:	e03e      	b.n	80046a6 <__swsetup_r+0xba>
 8004628:	4b25      	ldr	r3, [pc, #148]	; (80046c0 <__swsetup_r+0xd4>)
 800462a:	429c      	cmp	r4, r3
 800462c:	d101      	bne.n	8004632 <__swsetup_r+0x46>
 800462e:	68ac      	ldr	r4, [r5, #8]
 8004630:	e7eb      	b.n	800460a <__swsetup_r+0x1e>
 8004632:	4b24      	ldr	r3, [pc, #144]	; (80046c4 <__swsetup_r+0xd8>)
 8004634:	429c      	cmp	r4, r3
 8004636:	bf08      	it	eq
 8004638:	68ec      	ldreq	r4, [r5, #12]
 800463a:	e7e6      	b.n	800460a <__swsetup_r+0x1e>
 800463c:	0758      	lsls	r0, r3, #29
 800463e:	d512      	bpl.n	8004666 <__swsetup_r+0x7a>
 8004640:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004642:	b141      	cbz	r1, 8004656 <__swsetup_r+0x6a>
 8004644:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004648:	4299      	cmp	r1, r3
 800464a:	d002      	beq.n	8004652 <__swsetup_r+0x66>
 800464c:	4630      	mov	r0, r6
 800464e:	f000 fa59 	bl	8004b04 <_free_r>
 8004652:	2300      	movs	r3, #0
 8004654:	6363      	str	r3, [r4, #52]	; 0x34
 8004656:	89a3      	ldrh	r3, [r4, #12]
 8004658:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800465c:	81a3      	strh	r3, [r4, #12]
 800465e:	2300      	movs	r3, #0
 8004660:	6063      	str	r3, [r4, #4]
 8004662:	6923      	ldr	r3, [r4, #16]
 8004664:	6023      	str	r3, [r4, #0]
 8004666:	89a3      	ldrh	r3, [r4, #12]
 8004668:	f043 0308 	orr.w	r3, r3, #8
 800466c:	81a3      	strh	r3, [r4, #12]
 800466e:	6923      	ldr	r3, [r4, #16]
 8004670:	b94b      	cbnz	r3, 8004686 <__swsetup_r+0x9a>
 8004672:	89a3      	ldrh	r3, [r4, #12]
 8004674:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8004678:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800467c:	d003      	beq.n	8004686 <__swsetup_r+0x9a>
 800467e:	4621      	mov	r1, r4
 8004680:	4630      	mov	r0, r6
 8004682:	f000 f9ff 	bl	8004a84 <__smakebuf_r>
 8004686:	89a0      	ldrh	r0, [r4, #12]
 8004688:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800468c:	f010 0301 	ands.w	r3, r0, #1
 8004690:	d00a      	beq.n	80046a8 <__swsetup_r+0xbc>
 8004692:	2300      	movs	r3, #0
 8004694:	60a3      	str	r3, [r4, #8]
 8004696:	6963      	ldr	r3, [r4, #20]
 8004698:	425b      	negs	r3, r3
 800469a:	61a3      	str	r3, [r4, #24]
 800469c:	6923      	ldr	r3, [r4, #16]
 800469e:	b943      	cbnz	r3, 80046b2 <__swsetup_r+0xc6>
 80046a0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80046a4:	d1ba      	bne.n	800461c <__swsetup_r+0x30>
 80046a6:	bd70      	pop	{r4, r5, r6, pc}
 80046a8:	0781      	lsls	r1, r0, #30
 80046aa:	bf58      	it	pl
 80046ac:	6963      	ldrpl	r3, [r4, #20]
 80046ae:	60a3      	str	r3, [r4, #8]
 80046b0:	e7f4      	b.n	800469c <__swsetup_r+0xb0>
 80046b2:	2000      	movs	r0, #0
 80046b4:	e7f7      	b.n	80046a6 <__swsetup_r+0xba>
 80046b6:	bf00      	nop
 80046b8:	2000000c 	.word	0x2000000c
 80046bc:	080083f4 	.word	0x080083f4
 80046c0:	08008414 	.word	0x08008414
 80046c4:	080083d4 	.word	0x080083d4

080046c8 <__sflush_r>:
 80046c8:	898a      	ldrh	r2, [r1, #12]
 80046ca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80046ce:	4605      	mov	r5, r0
 80046d0:	0710      	lsls	r0, r2, #28
 80046d2:	460c      	mov	r4, r1
 80046d4:	d458      	bmi.n	8004788 <__sflush_r+0xc0>
 80046d6:	684b      	ldr	r3, [r1, #4]
 80046d8:	2b00      	cmp	r3, #0
 80046da:	dc05      	bgt.n	80046e8 <__sflush_r+0x20>
 80046dc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80046de:	2b00      	cmp	r3, #0
 80046e0:	dc02      	bgt.n	80046e8 <__sflush_r+0x20>
 80046e2:	2000      	movs	r0, #0
 80046e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80046e8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80046ea:	2e00      	cmp	r6, #0
 80046ec:	d0f9      	beq.n	80046e2 <__sflush_r+0x1a>
 80046ee:	2300      	movs	r3, #0
 80046f0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80046f4:	682f      	ldr	r7, [r5, #0]
 80046f6:	602b      	str	r3, [r5, #0]
 80046f8:	d032      	beq.n	8004760 <__sflush_r+0x98>
 80046fa:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80046fc:	89a3      	ldrh	r3, [r4, #12]
 80046fe:	075a      	lsls	r2, r3, #29
 8004700:	d505      	bpl.n	800470e <__sflush_r+0x46>
 8004702:	6863      	ldr	r3, [r4, #4]
 8004704:	1ac0      	subs	r0, r0, r3
 8004706:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8004708:	b10b      	cbz	r3, 800470e <__sflush_r+0x46>
 800470a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800470c:	1ac0      	subs	r0, r0, r3
 800470e:	2300      	movs	r3, #0
 8004710:	4602      	mov	r2, r0
 8004712:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004714:	6a21      	ldr	r1, [r4, #32]
 8004716:	4628      	mov	r0, r5
 8004718:	47b0      	blx	r6
 800471a:	1c43      	adds	r3, r0, #1
 800471c:	89a3      	ldrh	r3, [r4, #12]
 800471e:	d106      	bne.n	800472e <__sflush_r+0x66>
 8004720:	6829      	ldr	r1, [r5, #0]
 8004722:	291d      	cmp	r1, #29
 8004724:	d82c      	bhi.n	8004780 <__sflush_r+0xb8>
 8004726:	4a2a      	ldr	r2, [pc, #168]	; (80047d0 <__sflush_r+0x108>)
 8004728:	40ca      	lsrs	r2, r1
 800472a:	07d6      	lsls	r6, r2, #31
 800472c:	d528      	bpl.n	8004780 <__sflush_r+0xb8>
 800472e:	2200      	movs	r2, #0
 8004730:	6062      	str	r2, [r4, #4]
 8004732:	04d9      	lsls	r1, r3, #19
 8004734:	6922      	ldr	r2, [r4, #16]
 8004736:	6022      	str	r2, [r4, #0]
 8004738:	d504      	bpl.n	8004744 <__sflush_r+0x7c>
 800473a:	1c42      	adds	r2, r0, #1
 800473c:	d101      	bne.n	8004742 <__sflush_r+0x7a>
 800473e:	682b      	ldr	r3, [r5, #0]
 8004740:	b903      	cbnz	r3, 8004744 <__sflush_r+0x7c>
 8004742:	6560      	str	r0, [r4, #84]	; 0x54
 8004744:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004746:	602f      	str	r7, [r5, #0]
 8004748:	2900      	cmp	r1, #0
 800474a:	d0ca      	beq.n	80046e2 <__sflush_r+0x1a>
 800474c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004750:	4299      	cmp	r1, r3
 8004752:	d002      	beq.n	800475a <__sflush_r+0x92>
 8004754:	4628      	mov	r0, r5
 8004756:	f000 f9d5 	bl	8004b04 <_free_r>
 800475a:	2000      	movs	r0, #0
 800475c:	6360      	str	r0, [r4, #52]	; 0x34
 800475e:	e7c1      	b.n	80046e4 <__sflush_r+0x1c>
 8004760:	6a21      	ldr	r1, [r4, #32]
 8004762:	2301      	movs	r3, #1
 8004764:	4628      	mov	r0, r5
 8004766:	47b0      	blx	r6
 8004768:	1c41      	adds	r1, r0, #1
 800476a:	d1c7      	bne.n	80046fc <__sflush_r+0x34>
 800476c:	682b      	ldr	r3, [r5, #0]
 800476e:	2b00      	cmp	r3, #0
 8004770:	d0c4      	beq.n	80046fc <__sflush_r+0x34>
 8004772:	2b1d      	cmp	r3, #29
 8004774:	d001      	beq.n	800477a <__sflush_r+0xb2>
 8004776:	2b16      	cmp	r3, #22
 8004778:	d101      	bne.n	800477e <__sflush_r+0xb6>
 800477a:	602f      	str	r7, [r5, #0]
 800477c:	e7b1      	b.n	80046e2 <__sflush_r+0x1a>
 800477e:	89a3      	ldrh	r3, [r4, #12]
 8004780:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004784:	81a3      	strh	r3, [r4, #12]
 8004786:	e7ad      	b.n	80046e4 <__sflush_r+0x1c>
 8004788:	690f      	ldr	r7, [r1, #16]
 800478a:	2f00      	cmp	r7, #0
 800478c:	d0a9      	beq.n	80046e2 <__sflush_r+0x1a>
 800478e:	0793      	lsls	r3, r2, #30
 8004790:	680e      	ldr	r6, [r1, #0]
 8004792:	bf08      	it	eq
 8004794:	694b      	ldreq	r3, [r1, #20]
 8004796:	600f      	str	r7, [r1, #0]
 8004798:	bf18      	it	ne
 800479a:	2300      	movne	r3, #0
 800479c:	eba6 0807 	sub.w	r8, r6, r7
 80047a0:	608b      	str	r3, [r1, #8]
 80047a2:	f1b8 0f00 	cmp.w	r8, #0
 80047a6:	dd9c      	ble.n	80046e2 <__sflush_r+0x1a>
 80047a8:	6a21      	ldr	r1, [r4, #32]
 80047aa:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80047ac:	4643      	mov	r3, r8
 80047ae:	463a      	mov	r2, r7
 80047b0:	4628      	mov	r0, r5
 80047b2:	47b0      	blx	r6
 80047b4:	2800      	cmp	r0, #0
 80047b6:	dc06      	bgt.n	80047c6 <__sflush_r+0xfe>
 80047b8:	89a3      	ldrh	r3, [r4, #12]
 80047ba:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80047be:	81a3      	strh	r3, [r4, #12]
 80047c0:	f04f 30ff 	mov.w	r0, #4294967295
 80047c4:	e78e      	b.n	80046e4 <__sflush_r+0x1c>
 80047c6:	4407      	add	r7, r0
 80047c8:	eba8 0800 	sub.w	r8, r8, r0
 80047cc:	e7e9      	b.n	80047a2 <__sflush_r+0xda>
 80047ce:	bf00      	nop
 80047d0:	20400001 	.word	0x20400001

080047d4 <_fflush_r>:
 80047d4:	b538      	push	{r3, r4, r5, lr}
 80047d6:	690b      	ldr	r3, [r1, #16]
 80047d8:	4605      	mov	r5, r0
 80047da:	460c      	mov	r4, r1
 80047dc:	b913      	cbnz	r3, 80047e4 <_fflush_r+0x10>
 80047de:	2500      	movs	r5, #0
 80047e0:	4628      	mov	r0, r5
 80047e2:	bd38      	pop	{r3, r4, r5, pc}
 80047e4:	b118      	cbz	r0, 80047ee <_fflush_r+0x1a>
 80047e6:	6983      	ldr	r3, [r0, #24]
 80047e8:	b90b      	cbnz	r3, 80047ee <_fflush_r+0x1a>
 80047ea:	f000 f887 	bl	80048fc <__sinit>
 80047ee:	4b14      	ldr	r3, [pc, #80]	; (8004840 <_fflush_r+0x6c>)
 80047f0:	429c      	cmp	r4, r3
 80047f2:	d11b      	bne.n	800482c <_fflush_r+0x58>
 80047f4:	686c      	ldr	r4, [r5, #4]
 80047f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d0ef      	beq.n	80047de <_fflush_r+0xa>
 80047fe:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8004800:	07d0      	lsls	r0, r2, #31
 8004802:	d404      	bmi.n	800480e <_fflush_r+0x3a>
 8004804:	0599      	lsls	r1, r3, #22
 8004806:	d402      	bmi.n	800480e <_fflush_r+0x3a>
 8004808:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800480a:	f000 f915 	bl	8004a38 <__retarget_lock_acquire_recursive>
 800480e:	4628      	mov	r0, r5
 8004810:	4621      	mov	r1, r4
 8004812:	f7ff ff59 	bl	80046c8 <__sflush_r>
 8004816:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004818:	07da      	lsls	r2, r3, #31
 800481a:	4605      	mov	r5, r0
 800481c:	d4e0      	bmi.n	80047e0 <_fflush_r+0xc>
 800481e:	89a3      	ldrh	r3, [r4, #12]
 8004820:	059b      	lsls	r3, r3, #22
 8004822:	d4dd      	bmi.n	80047e0 <_fflush_r+0xc>
 8004824:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004826:	f000 f908 	bl	8004a3a <__retarget_lock_release_recursive>
 800482a:	e7d9      	b.n	80047e0 <_fflush_r+0xc>
 800482c:	4b05      	ldr	r3, [pc, #20]	; (8004844 <_fflush_r+0x70>)
 800482e:	429c      	cmp	r4, r3
 8004830:	d101      	bne.n	8004836 <_fflush_r+0x62>
 8004832:	68ac      	ldr	r4, [r5, #8]
 8004834:	e7df      	b.n	80047f6 <_fflush_r+0x22>
 8004836:	4b04      	ldr	r3, [pc, #16]	; (8004848 <_fflush_r+0x74>)
 8004838:	429c      	cmp	r4, r3
 800483a:	bf08      	it	eq
 800483c:	68ec      	ldreq	r4, [r5, #12]
 800483e:	e7da      	b.n	80047f6 <_fflush_r+0x22>
 8004840:	080083f4 	.word	0x080083f4
 8004844:	08008414 	.word	0x08008414
 8004848:	080083d4 	.word	0x080083d4

0800484c <std>:
 800484c:	2300      	movs	r3, #0
 800484e:	b510      	push	{r4, lr}
 8004850:	4604      	mov	r4, r0
 8004852:	e9c0 3300 	strd	r3, r3, [r0]
 8004856:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800485a:	6083      	str	r3, [r0, #8]
 800485c:	8181      	strh	r1, [r0, #12]
 800485e:	6643      	str	r3, [r0, #100]	; 0x64
 8004860:	81c2      	strh	r2, [r0, #14]
 8004862:	6183      	str	r3, [r0, #24]
 8004864:	4619      	mov	r1, r3
 8004866:	2208      	movs	r2, #8
 8004868:	305c      	adds	r0, #92	; 0x5c
 800486a:	f7ff fdd7 	bl	800441c <memset>
 800486e:	4b05      	ldr	r3, [pc, #20]	; (8004884 <std+0x38>)
 8004870:	6263      	str	r3, [r4, #36]	; 0x24
 8004872:	4b05      	ldr	r3, [pc, #20]	; (8004888 <std+0x3c>)
 8004874:	62a3      	str	r3, [r4, #40]	; 0x28
 8004876:	4b05      	ldr	r3, [pc, #20]	; (800488c <std+0x40>)
 8004878:	62e3      	str	r3, [r4, #44]	; 0x2c
 800487a:	4b05      	ldr	r3, [pc, #20]	; (8004890 <std+0x44>)
 800487c:	6224      	str	r4, [r4, #32]
 800487e:	6323      	str	r3, [r4, #48]	; 0x30
 8004880:	bd10      	pop	{r4, pc}
 8004882:	bf00      	nop
 8004884:	08005255 	.word	0x08005255
 8004888:	08005277 	.word	0x08005277
 800488c:	080052af 	.word	0x080052af
 8004890:	080052d3 	.word	0x080052d3

08004894 <_cleanup_r>:
 8004894:	4901      	ldr	r1, [pc, #4]	; (800489c <_cleanup_r+0x8>)
 8004896:	f000 b8af 	b.w	80049f8 <_fwalk_reent>
 800489a:	bf00      	nop
 800489c:	080047d5 	.word	0x080047d5

080048a0 <__sfmoreglue>:
 80048a0:	b570      	push	{r4, r5, r6, lr}
 80048a2:	1e4a      	subs	r2, r1, #1
 80048a4:	2568      	movs	r5, #104	; 0x68
 80048a6:	4355      	muls	r5, r2
 80048a8:	460e      	mov	r6, r1
 80048aa:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80048ae:	f000 f979 	bl	8004ba4 <_malloc_r>
 80048b2:	4604      	mov	r4, r0
 80048b4:	b140      	cbz	r0, 80048c8 <__sfmoreglue+0x28>
 80048b6:	2100      	movs	r1, #0
 80048b8:	e9c0 1600 	strd	r1, r6, [r0]
 80048bc:	300c      	adds	r0, #12
 80048be:	60a0      	str	r0, [r4, #8]
 80048c0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80048c4:	f7ff fdaa 	bl	800441c <memset>
 80048c8:	4620      	mov	r0, r4
 80048ca:	bd70      	pop	{r4, r5, r6, pc}

080048cc <__sfp_lock_acquire>:
 80048cc:	4801      	ldr	r0, [pc, #4]	; (80048d4 <__sfp_lock_acquire+0x8>)
 80048ce:	f000 b8b3 	b.w	8004a38 <__retarget_lock_acquire_recursive>
 80048d2:	bf00      	nop
 80048d4:	2000025c 	.word	0x2000025c

080048d8 <__sfp_lock_release>:
 80048d8:	4801      	ldr	r0, [pc, #4]	; (80048e0 <__sfp_lock_release+0x8>)
 80048da:	f000 b8ae 	b.w	8004a3a <__retarget_lock_release_recursive>
 80048de:	bf00      	nop
 80048e0:	2000025c 	.word	0x2000025c

080048e4 <__sinit_lock_acquire>:
 80048e4:	4801      	ldr	r0, [pc, #4]	; (80048ec <__sinit_lock_acquire+0x8>)
 80048e6:	f000 b8a7 	b.w	8004a38 <__retarget_lock_acquire_recursive>
 80048ea:	bf00      	nop
 80048ec:	20000257 	.word	0x20000257

080048f0 <__sinit_lock_release>:
 80048f0:	4801      	ldr	r0, [pc, #4]	; (80048f8 <__sinit_lock_release+0x8>)
 80048f2:	f000 b8a2 	b.w	8004a3a <__retarget_lock_release_recursive>
 80048f6:	bf00      	nop
 80048f8:	20000257 	.word	0x20000257

080048fc <__sinit>:
 80048fc:	b510      	push	{r4, lr}
 80048fe:	4604      	mov	r4, r0
 8004900:	f7ff fff0 	bl	80048e4 <__sinit_lock_acquire>
 8004904:	69a3      	ldr	r3, [r4, #24]
 8004906:	b11b      	cbz	r3, 8004910 <__sinit+0x14>
 8004908:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800490c:	f7ff bff0 	b.w	80048f0 <__sinit_lock_release>
 8004910:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8004914:	6523      	str	r3, [r4, #80]	; 0x50
 8004916:	4b13      	ldr	r3, [pc, #76]	; (8004964 <__sinit+0x68>)
 8004918:	4a13      	ldr	r2, [pc, #76]	; (8004968 <__sinit+0x6c>)
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	62a2      	str	r2, [r4, #40]	; 0x28
 800491e:	42a3      	cmp	r3, r4
 8004920:	bf04      	itt	eq
 8004922:	2301      	moveq	r3, #1
 8004924:	61a3      	streq	r3, [r4, #24]
 8004926:	4620      	mov	r0, r4
 8004928:	f000 f820 	bl	800496c <__sfp>
 800492c:	6060      	str	r0, [r4, #4]
 800492e:	4620      	mov	r0, r4
 8004930:	f000 f81c 	bl	800496c <__sfp>
 8004934:	60a0      	str	r0, [r4, #8]
 8004936:	4620      	mov	r0, r4
 8004938:	f000 f818 	bl	800496c <__sfp>
 800493c:	2200      	movs	r2, #0
 800493e:	60e0      	str	r0, [r4, #12]
 8004940:	2104      	movs	r1, #4
 8004942:	6860      	ldr	r0, [r4, #4]
 8004944:	f7ff ff82 	bl	800484c <std>
 8004948:	68a0      	ldr	r0, [r4, #8]
 800494a:	2201      	movs	r2, #1
 800494c:	2109      	movs	r1, #9
 800494e:	f7ff ff7d 	bl	800484c <std>
 8004952:	68e0      	ldr	r0, [r4, #12]
 8004954:	2202      	movs	r2, #2
 8004956:	2112      	movs	r1, #18
 8004958:	f7ff ff78 	bl	800484c <std>
 800495c:	2301      	movs	r3, #1
 800495e:	61a3      	str	r3, [r4, #24]
 8004960:	e7d2      	b.n	8004908 <__sinit+0xc>
 8004962:	bf00      	nop
 8004964:	080083d0 	.word	0x080083d0
 8004968:	08004895 	.word	0x08004895

0800496c <__sfp>:
 800496c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800496e:	4607      	mov	r7, r0
 8004970:	f7ff ffac 	bl	80048cc <__sfp_lock_acquire>
 8004974:	4b1e      	ldr	r3, [pc, #120]	; (80049f0 <__sfp+0x84>)
 8004976:	681e      	ldr	r6, [r3, #0]
 8004978:	69b3      	ldr	r3, [r6, #24]
 800497a:	b913      	cbnz	r3, 8004982 <__sfp+0x16>
 800497c:	4630      	mov	r0, r6
 800497e:	f7ff ffbd 	bl	80048fc <__sinit>
 8004982:	3648      	adds	r6, #72	; 0x48
 8004984:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8004988:	3b01      	subs	r3, #1
 800498a:	d503      	bpl.n	8004994 <__sfp+0x28>
 800498c:	6833      	ldr	r3, [r6, #0]
 800498e:	b30b      	cbz	r3, 80049d4 <__sfp+0x68>
 8004990:	6836      	ldr	r6, [r6, #0]
 8004992:	e7f7      	b.n	8004984 <__sfp+0x18>
 8004994:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8004998:	b9d5      	cbnz	r5, 80049d0 <__sfp+0x64>
 800499a:	4b16      	ldr	r3, [pc, #88]	; (80049f4 <__sfp+0x88>)
 800499c:	60e3      	str	r3, [r4, #12]
 800499e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80049a2:	6665      	str	r5, [r4, #100]	; 0x64
 80049a4:	f000 f847 	bl	8004a36 <__retarget_lock_init_recursive>
 80049a8:	f7ff ff96 	bl	80048d8 <__sfp_lock_release>
 80049ac:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80049b0:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80049b4:	6025      	str	r5, [r4, #0]
 80049b6:	61a5      	str	r5, [r4, #24]
 80049b8:	2208      	movs	r2, #8
 80049ba:	4629      	mov	r1, r5
 80049bc:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80049c0:	f7ff fd2c 	bl	800441c <memset>
 80049c4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80049c8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80049cc:	4620      	mov	r0, r4
 80049ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80049d0:	3468      	adds	r4, #104	; 0x68
 80049d2:	e7d9      	b.n	8004988 <__sfp+0x1c>
 80049d4:	2104      	movs	r1, #4
 80049d6:	4638      	mov	r0, r7
 80049d8:	f7ff ff62 	bl	80048a0 <__sfmoreglue>
 80049dc:	4604      	mov	r4, r0
 80049de:	6030      	str	r0, [r6, #0]
 80049e0:	2800      	cmp	r0, #0
 80049e2:	d1d5      	bne.n	8004990 <__sfp+0x24>
 80049e4:	f7ff ff78 	bl	80048d8 <__sfp_lock_release>
 80049e8:	230c      	movs	r3, #12
 80049ea:	603b      	str	r3, [r7, #0]
 80049ec:	e7ee      	b.n	80049cc <__sfp+0x60>
 80049ee:	bf00      	nop
 80049f0:	080083d0 	.word	0x080083d0
 80049f4:	ffff0001 	.word	0xffff0001

080049f8 <_fwalk_reent>:
 80049f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80049fc:	4606      	mov	r6, r0
 80049fe:	4688      	mov	r8, r1
 8004a00:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8004a04:	2700      	movs	r7, #0
 8004a06:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004a0a:	f1b9 0901 	subs.w	r9, r9, #1
 8004a0e:	d505      	bpl.n	8004a1c <_fwalk_reent+0x24>
 8004a10:	6824      	ldr	r4, [r4, #0]
 8004a12:	2c00      	cmp	r4, #0
 8004a14:	d1f7      	bne.n	8004a06 <_fwalk_reent+0xe>
 8004a16:	4638      	mov	r0, r7
 8004a18:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004a1c:	89ab      	ldrh	r3, [r5, #12]
 8004a1e:	2b01      	cmp	r3, #1
 8004a20:	d907      	bls.n	8004a32 <_fwalk_reent+0x3a>
 8004a22:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004a26:	3301      	adds	r3, #1
 8004a28:	d003      	beq.n	8004a32 <_fwalk_reent+0x3a>
 8004a2a:	4629      	mov	r1, r5
 8004a2c:	4630      	mov	r0, r6
 8004a2e:	47c0      	blx	r8
 8004a30:	4307      	orrs	r7, r0
 8004a32:	3568      	adds	r5, #104	; 0x68
 8004a34:	e7e9      	b.n	8004a0a <_fwalk_reent+0x12>

08004a36 <__retarget_lock_init_recursive>:
 8004a36:	4770      	bx	lr

08004a38 <__retarget_lock_acquire_recursive>:
 8004a38:	4770      	bx	lr

08004a3a <__retarget_lock_release_recursive>:
 8004a3a:	4770      	bx	lr

08004a3c <__swhatbuf_r>:
 8004a3c:	b570      	push	{r4, r5, r6, lr}
 8004a3e:	460e      	mov	r6, r1
 8004a40:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004a44:	2900      	cmp	r1, #0
 8004a46:	b096      	sub	sp, #88	; 0x58
 8004a48:	4614      	mov	r4, r2
 8004a4a:	461d      	mov	r5, r3
 8004a4c:	da07      	bge.n	8004a5e <__swhatbuf_r+0x22>
 8004a4e:	2300      	movs	r3, #0
 8004a50:	602b      	str	r3, [r5, #0]
 8004a52:	89b3      	ldrh	r3, [r6, #12]
 8004a54:	061a      	lsls	r2, r3, #24
 8004a56:	d410      	bmi.n	8004a7a <__swhatbuf_r+0x3e>
 8004a58:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004a5c:	e00e      	b.n	8004a7c <__swhatbuf_r+0x40>
 8004a5e:	466a      	mov	r2, sp
 8004a60:	f000 fc5e 	bl	8005320 <_fstat_r>
 8004a64:	2800      	cmp	r0, #0
 8004a66:	dbf2      	blt.n	8004a4e <__swhatbuf_r+0x12>
 8004a68:	9a01      	ldr	r2, [sp, #4]
 8004a6a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8004a6e:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8004a72:	425a      	negs	r2, r3
 8004a74:	415a      	adcs	r2, r3
 8004a76:	602a      	str	r2, [r5, #0]
 8004a78:	e7ee      	b.n	8004a58 <__swhatbuf_r+0x1c>
 8004a7a:	2340      	movs	r3, #64	; 0x40
 8004a7c:	2000      	movs	r0, #0
 8004a7e:	6023      	str	r3, [r4, #0]
 8004a80:	b016      	add	sp, #88	; 0x58
 8004a82:	bd70      	pop	{r4, r5, r6, pc}

08004a84 <__smakebuf_r>:
 8004a84:	898b      	ldrh	r3, [r1, #12]
 8004a86:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8004a88:	079d      	lsls	r5, r3, #30
 8004a8a:	4606      	mov	r6, r0
 8004a8c:	460c      	mov	r4, r1
 8004a8e:	d507      	bpl.n	8004aa0 <__smakebuf_r+0x1c>
 8004a90:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8004a94:	6023      	str	r3, [r4, #0]
 8004a96:	6123      	str	r3, [r4, #16]
 8004a98:	2301      	movs	r3, #1
 8004a9a:	6163      	str	r3, [r4, #20]
 8004a9c:	b002      	add	sp, #8
 8004a9e:	bd70      	pop	{r4, r5, r6, pc}
 8004aa0:	ab01      	add	r3, sp, #4
 8004aa2:	466a      	mov	r2, sp
 8004aa4:	f7ff ffca 	bl	8004a3c <__swhatbuf_r>
 8004aa8:	9900      	ldr	r1, [sp, #0]
 8004aaa:	4605      	mov	r5, r0
 8004aac:	4630      	mov	r0, r6
 8004aae:	f000 f879 	bl	8004ba4 <_malloc_r>
 8004ab2:	b948      	cbnz	r0, 8004ac8 <__smakebuf_r+0x44>
 8004ab4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004ab8:	059a      	lsls	r2, r3, #22
 8004aba:	d4ef      	bmi.n	8004a9c <__smakebuf_r+0x18>
 8004abc:	f023 0303 	bic.w	r3, r3, #3
 8004ac0:	f043 0302 	orr.w	r3, r3, #2
 8004ac4:	81a3      	strh	r3, [r4, #12]
 8004ac6:	e7e3      	b.n	8004a90 <__smakebuf_r+0xc>
 8004ac8:	4b0d      	ldr	r3, [pc, #52]	; (8004b00 <__smakebuf_r+0x7c>)
 8004aca:	62b3      	str	r3, [r6, #40]	; 0x28
 8004acc:	89a3      	ldrh	r3, [r4, #12]
 8004ace:	6020      	str	r0, [r4, #0]
 8004ad0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004ad4:	81a3      	strh	r3, [r4, #12]
 8004ad6:	9b00      	ldr	r3, [sp, #0]
 8004ad8:	6163      	str	r3, [r4, #20]
 8004ada:	9b01      	ldr	r3, [sp, #4]
 8004adc:	6120      	str	r0, [r4, #16]
 8004ade:	b15b      	cbz	r3, 8004af8 <__smakebuf_r+0x74>
 8004ae0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004ae4:	4630      	mov	r0, r6
 8004ae6:	f000 fc2d 	bl	8005344 <_isatty_r>
 8004aea:	b128      	cbz	r0, 8004af8 <__smakebuf_r+0x74>
 8004aec:	89a3      	ldrh	r3, [r4, #12]
 8004aee:	f023 0303 	bic.w	r3, r3, #3
 8004af2:	f043 0301 	orr.w	r3, r3, #1
 8004af6:	81a3      	strh	r3, [r4, #12]
 8004af8:	89a0      	ldrh	r0, [r4, #12]
 8004afa:	4305      	orrs	r5, r0
 8004afc:	81a5      	strh	r5, [r4, #12]
 8004afe:	e7cd      	b.n	8004a9c <__smakebuf_r+0x18>
 8004b00:	08004895 	.word	0x08004895

08004b04 <_free_r>:
 8004b04:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004b06:	2900      	cmp	r1, #0
 8004b08:	d048      	beq.n	8004b9c <_free_r+0x98>
 8004b0a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004b0e:	9001      	str	r0, [sp, #4]
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	f1a1 0404 	sub.w	r4, r1, #4
 8004b16:	bfb8      	it	lt
 8004b18:	18e4      	addlt	r4, r4, r3
 8004b1a:	f000 fc35 	bl	8005388 <__malloc_lock>
 8004b1e:	4a20      	ldr	r2, [pc, #128]	; (8004ba0 <_free_r+0x9c>)
 8004b20:	9801      	ldr	r0, [sp, #4]
 8004b22:	6813      	ldr	r3, [r2, #0]
 8004b24:	4615      	mov	r5, r2
 8004b26:	b933      	cbnz	r3, 8004b36 <_free_r+0x32>
 8004b28:	6063      	str	r3, [r4, #4]
 8004b2a:	6014      	str	r4, [r2, #0]
 8004b2c:	b003      	add	sp, #12
 8004b2e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004b32:	f000 bc2f 	b.w	8005394 <__malloc_unlock>
 8004b36:	42a3      	cmp	r3, r4
 8004b38:	d90b      	bls.n	8004b52 <_free_r+0x4e>
 8004b3a:	6821      	ldr	r1, [r4, #0]
 8004b3c:	1862      	adds	r2, r4, r1
 8004b3e:	4293      	cmp	r3, r2
 8004b40:	bf04      	itt	eq
 8004b42:	681a      	ldreq	r2, [r3, #0]
 8004b44:	685b      	ldreq	r3, [r3, #4]
 8004b46:	6063      	str	r3, [r4, #4]
 8004b48:	bf04      	itt	eq
 8004b4a:	1852      	addeq	r2, r2, r1
 8004b4c:	6022      	streq	r2, [r4, #0]
 8004b4e:	602c      	str	r4, [r5, #0]
 8004b50:	e7ec      	b.n	8004b2c <_free_r+0x28>
 8004b52:	461a      	mov	r2, r3
 8004b54:	685b      	ldr	r3, [r3, #4]
 8004b56:	b10b      	cbz	r3, 8004b5c <_free_r+0x58>
 8004b58:	42a3      	cmp	r3, r4
 8004b5a:	d9fa      	bls.n	8004b52 <_free_r+0x4e>
 8004b5c:	6811      	ldr	r1, [r2, #0]
 8004b5e:	1855      	adds	r5, r2, r1
 8004b60:	42a5      	cmp	r5, r4
 8004b62:	d10b      	bne.n	8004b7c <_free_r+0x78>
 8004b64:	6824      	ldr	r4, [r4, #0]
 8004b66:	4421      	add	r1, r4
 8004b68:	1854      	adds	r4, r2, r1
 8004b6a:	42a3      	cmp	r3, r4
 8004b6c:	6011      	str	r1, [r2, #0]
 8004b6e:	d1dd      	bne.n	8004b2c <_free_r+0x28>
 8004b70:	681c      	ldr	r4, [r3, #0]
 8004b72:	685b      	ldr	r3, [r3, #4]
 8004b74:	6053      	str	r3, [r2, #4]
 8004b76:	4421      	add	r1, r4
 8004b78:	6011      	str	r1, [r2, #0]
 8004b7a:	e7d7      	b.n	8004b2c <_free_r+0x28>
 8004b7c:	d902      	bls.n	8004b84 <_free_r+0x80>
 8004b7e:	230c      	movs	r3, #12
 8004b80:	6003      	str	r3, [r0, #0]
 8004b82:	e7d3      	b.n	8004b2c <_free_r+0x28>
 8004b84:	6825      	ldr	r5, [r4, #0]
 8004b86:	1961      	adds	r1, r4, r5
 8004b88:	428b      	cmp	r3, r1
 8004b8a:	bf04      	itt	eq
 8004b8c:	6819      	ldreq	r1, [r3, #0]
 8004b8e:	685b      	ldreq	r3, [r3, #4]
 8004b90:	6063      	str	r3, [r4, #4]
 8004b92:	bf04      	itt	eq
 8004b94:	1949      	addeq	r1, r1, r5
 8004b96:	6021      	streq	r1, [r4, #0]
 8004b98:	6054      	str	r4, [r2, #4]
 8004b9a:	e7c7      	b.n	8004b2c <_free_r+0x28>
 8004b9c:	b003      	add	sp, #12
 8004b9e:	bd30      	pop	{r4, r5, pc}
 8004ba0:	20000094 	.word	0x20000094

08004ba4 <_malloc_r>:
 8004ba4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004ba6:	1ccd      	adds	r5, r1, #3
 8004ba8:	f025 0503 	bic.w	r5, r5, #3
 8004bac:	3508      	adds	r5, #8
 8004bae:	2d0c      	cmp	r5, #12
 8004bb0:	bf38      	it	cc
 8004bb2:	250c      	movcc	r5, #12
 8004bb4:	2d00      	cmp	r5, #0
 8004bb6:	4606      	mov	r6, r0
 8004bb8:	db01      	blt.n	8004bbe <_malloc_r+0x1a>
 8004bba:	42a9      	cmp	r1, r5
 8004bbc:	d903      	bls.n	8004bc6 <_malloc_r+0x22>
 8004bbe:	230c      	movs	r3, #12
 8004bc0:	6033      	str	r3, [r6, #0]
 8004bc2:	2000      	movs	r0, #0
 8004bc4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004bc6:	f000 fbdf 	bl	8005388 <__malloc_lock>
 8004bca:	4921      	ldr	r1, [pc, #132]	; (8004c50 <_malloc_r+0xac>)
 8004bcc:	680a      	ldr	r2, [r1, #0]
 8004bce:	4614      	mov	r4, r2
 8004bd0:	b99c      	cbnz	r4, 8004bfa <_malloc_r+0x56>
 8004bd2:	4f20      	ldr	r7, [pc, #128]	; (8004c54 <_malloc_r+0xb0>)
 8004bd4:	683b      	ldr	r3, [r7, #0]
 8004bd6:	b923      	cbnz	r3, 8004be2 <_malloc_r+0x3e>
 8004bd8:	4621      	mov	r1, r4
 8004bda:	4630      	mov	r0, r6
 8004bdc:	f000 fb2a 	bl	8005234 <_sbrk_r>
 8004be0:	6038      	str	r0, [r7, #0]
 8004be2:	4629      	mov	r1, r5
 8004be4:	4630      	mov	r0, r6
 8004be6:	f000 fb25 	bl	8005234 <_sbrk_r>
 8004bea:	1c43      	adds	r3, r0, #1
 8004bec:	d123      	bne.n	8004c36 <_malloc_r+0x92>
 8004bee:	230c      	movs	r3, #12
 8004bf0:	6033      	str	r3, [r6, #0]
 8004bf2:	4630      	mov	r0, r6
 8004bf4:	f000 fbce 	bl	8005394 <__malloc_unlock>
 8004bf8:	e7e3      	b.n	8004bc2 <_malloc_r+0x1e>
 8004bfa:	6823      	ldr	r3, [r4, #0]
 8004bfc:	1b5b      	subs	r3, r3, r5
 8004bfe:	d417      	bmi.n	8004c30 <_malloc_r+0x8c>
 8004c00:	2b0b      	cmp	r3, #11
 8004c02:	d903      	bls.n	8004c0c <_malloc_r+0x68>
 8004c04:	6023      	str	r3, [r4, #0]
 8004c06:	441c      	add	r4, r3
 8004c08:	6025      	str	r5, [r4, #0]
 8004c0a:	e004      	b.n	8004c16 <_malloc_r+0x72>
 8004c0c:	6863      	ldr	r3, [r4, #4]
 8004c0e:	42a2      	cmp	r2, r4
 8004c10:	bf0c      	ite	eq
 8004c12:	600b      	streq	r3, [r1, #0]
 8004c14:	6053      	strne	r3, [r2, #4]
 8004c16:	4630      	mov	r0, r6
 8004c18:	f000 fbbc 	bl	8005394 <__malloc_unlock>
 8004c1c:	f104 000b 	add.w	r0, r4, #11
 8004c20:	1d23      	adds	r3, r4, #4
 8004c22:	f020 0007 	bic.w	r0, r0, #7
 8004c26:	1ac2      	subs	r2, r0, r3
 8004c28:	d0cc      	beq.n	8004bc4 <_malloc_r+0x20>
 8004c2a:	1a1b      	subs	r3, r3, r0
 8004c2c:	50a3      	str	r3, [r4, r2]
 8004c2e:	e7c9      	b.n	8004bc4 <_malloc_r+0x20>
 8004c30:	4622      	mov	r2, r4
 8004c32:	6864      	ldr	r4, [r4, #4]
 8004c34:	e7cc      	b.n	8004bd0 <_malloc_r+0x2c>
 8004c36:	1cc4      	adds	r4, r0, #3
 8004c38:	f024 0403 	bic.w	r4, r4, #3
 8004c3c:	42a0      	cmp	r0, r4
 8004c3e:	d0e3      	beq.n	8004c08 <_malloc_r+0x64>
 8004c40:	1a21      	subs	r1, r4, r0
 8004c42:	4630      	mov	r0, r6
 8004c44:	f000 faf6 	bl	8005234 <_sbrk_r>
 8004c48:	3001      	adds	r0, #1
 8004c4a:	d1dd      	bne.n	8004c08 <_malloc_r+0x64>
 8004c4c:	e7cf      	b.n	8004bee <_malloc_r+0x4a>
 8004c4e:	bf00      	nop
 8004c50:	20000094 	.word	0x20000094
 8004c54:	20000098 	.word	0x20000098

08004c58 <__sfputc_r>:
 8004c58:	6893      	ldr	r3, [r2, #8]
 8004c5a:	3b01      	subs	r3, #1
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	b410      	push	{r4}
 8004c60:	6093      	str	r3, [r2, #8]
 8004c62:	da08      	bge.n	8004c76 <__sfputc_r+0x1e>
 8004c64:	6994      	ldr	r4, [r2, #24]
 8004c66:	42a3      	cmp	r3, r4
 8004c68:	db01      	blt.n	8004c6e <__sfputc_r+0x16>
 8004c6a:	290a      	cmp	r1, #10
 8004c6c:	d103      	bne.n	8004c76 <__sfputc_r+0x1e>
 8004c6e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004c72:	f7ff bc69 	b.w	8004548 <__swbuf_r>
 8004c76:	6813      	ldr	r3, [r2, #0]
 8004c78:	1c58      	adds	r0, r3, #1
 8004c7a:	6010      	str	r0, [r2, #0]
 8004c7c:	7019      	strb	r1, [r3, #0]
 8004c7e:	4608      	mov	r0, r1
 8004c80:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004c84:	4770      	bx	lr

08004c86 <__sfputs_r>:
 8004c86:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004c88:	4606      	mov	r6, r0
 8004c8a:	460f      	mov	r7, r1
 8004c8c:	4614      	mov	r4, r2
 8004c8e:	18d5      	adds	r5, r2, r3
 8004c90:	42ac      	cmp	r4, r5
 8004c92:	d101      	bne.n	8004c98 <__sfputs_r+0x12>
 8004c94:	2000      	movs	r0, #0
 8004c96:	e007      	b.n	8004ca8 <__sfputs_r+0x22>
 8004c98:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004c9c:	463a      	mov	r2, r7
 8004c9e:	4630      	mov	r0, r6
 8004ca0:	f7ff ffda 	bl	8004c58 <__sfputc_r>
 8004ca4:	1c43      	adds	r3, r0, #1
 8004ca6:	d1f3      	bne.n	8004c90 <__sfputs_r+0xa>
 8004ca8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08004cac <_vfiprintf_r>:
 8004cac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004cb0:	460d      	mov	r5, r1
 8004cb2:	b09d      	sub	sp, #116	; 0x74
 8004cb4:	4614      	mov	r4, r2
 8004cb6:	4698      	mov	r8, r3
 8004cb8:	4606      	mov	r6, r0
 8004cba:	b118      	cbz	r0, 8004cc4 <_vfiprintf_r+0x18>
 8004cbc:	6983      	ldr	r3, [r0, #24]
 8004cbe:	b90b      	cbnz	r3, 8004cc4 <_vfiprintf_r+0x18>
 8004cc0:	f7ff fe1c 	bl	80048fc <__sinit>
 8004cc4:	4b89      	ldr	r3, [pc, #548]	; (8004eec <_vfiprintf_r+0x240>)
 8004cc6:	429d      	cmp	r5, r3
 8004cc8:	d11b      	bne.n	8004d02 <_vfiprintf_r+0x56>
 8004cca:	6875      	ldr	r5, [r6, #4]
 8004ccc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004cce:	07d9      	lsls	r1, r3, #31
 8004cd0:	d405      	bmi.n	8004cde <_vfiprintf_r+0x32>
 8004cd2:	89ab      	ldrh	r3, [r5, #12]
 8004cd4:	059a      	lsls	r2, r3, #22
 8004cd6:	d402      	bmi.n	8004cde <_vfiprintf_r+0x32>
 8004cd8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004cda:	f7ff fead 	bl	8004a38 <__retarget_lock_acquire_recursive>
 8004cde:	89ab      	ldrh	r3, [r5, #12]
 8004ce0:	071b      	lsls	r3, r3, #28
 8004ce2:	d501      	bpl.n	8004ce8 <_vfiprintf_r+0x3c>
 8004ce4:	692b      	ldr	r3, [r5, #16]
 8004ce6:	b9eb      	cbnz	r3, 8004d24 <_vfiprintf_r+0x78>
 8004ce8:	4629      	mov	r1, r5
 8004cea:	4630      	mov	r0, r6
 8004cec:	f7ff fc7e 	bl	80045ec <__swsetup_r>
 8004cf0:	b1c0      	cbz	r0, 8004d24 <_vfiprintf_r+0x78>
 8004cf2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004cf4:	07dc      	lsls	r4, r3, #31
 8004cf6:	d50e      	bpl.n	8004d16 <_vfiprintf_r+0x6a>
 8004cf8:	f04f 30ff 	mov.w	r0, #4294967295
 8004cfc:	b01d      	add	sp, #116	; 0x74
 8004cfe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004d02:	4b7b      	ldr	r3, [pc, #492]	; (8004ef0 <_vfiprintf_r+0x244>)
 8004d04:	429d      	cmp	r5, r3
 8004d06:	d101      	bne.n	8004d0c <_vfiprintf_r+0x60>
 8004d08:	68b5      	ldr	r5, [r6, #8]
 8004d0a:	e7df      	b.n	8004ccc <_vfiprintf_r+0x20>
 8004d0c:	4b79      	ldr	r3, [pc, #484]	; (8004ef4 <_vfiprintf_r+0x248>)
 8004d0e:	429d      	cmp	r5, r3
 8004d10:	bf08      	it	eq
 8004d12:	68f5      	ldreq	r5, [r6, #12]
 8004d14:	e7da      	b.n	8004ccc <_vfiprintf_r+0x20>
 8004d16:	89ab      	ldrh	r3, [r5, #12]
 8004d18:	0598      	lsls	r0, r3, #22
 8004d1a:	d4ed      	bmi.n	8004cf8 <_vfiprintf_r+0x4c>
 8004d1c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004d1e:	f7ff fe8c 	bl	8004a3a <__retarget_lock_release_recursive>
 8004d22:	e7e9      	b.n	8004cf8 <_vfiprintf_r+0x4c>
 8004d24:	2300      	movs	r3, #0
 8004d26:	9309      	str	r3, [sp, #36]	; 0x24
 8004d28:	2320      	movs	r3, #32
 8004d2a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004d2e:	f8cd 800c 	str.w	r8, [sp, #12]
 8004d32:	2330      	movs	r3, #48	; 0x30
 8004d34:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8004ef8 <_vfiprintf_r+0x24c>
 8004d38:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004d3c:	f04f 0901 	mov.w	r9, #1
 8004d40:	4623      	mov	r3, r4
 8004d42:	469a      	mov	sl, r3
 8004d44:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004d48:	b10a      	cbz	r2, 8004d4e <_vfiprintf_r+0xa2>
 8004d4a:	2a25      	cmp	r2, #37	; 0x25
 8004d4c:	d1f9      	bne.n	8004d42 <_vfiprintf_r+0x96>
 8004d4e:	ebba 0b04 	subs.w	fp, sl, r4
 8004d52:	d00b      	beq.n	8004d6c <_vfiprintf_r+0xc0>
 8004d54:	465b      	mov	r3, fp
 8004d56:	4622      	mov	r2, r4
 8004d58:	4629      	mov	r1, r5
 8004d5a:	4630      	mov	r0, r6
 8004d5c:	f7ff ff93 	bl	8004c86 <__sfputs_r>
 8004d60:	3001      	adds	r0, #1
 8004d62:	f000 80aa 	beq.w	8004eba <_vfiprintf_r+0x20e>
 8004d66:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004d68:	445a      	add	r2, fp
 8004d6a:	9209      	str	r2, [sp, #36]	; 0x24
 8004d6c:	f89a 3000 	ldrb.w	r3, [sl]
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	f000 80a2 	beq.w	8004eba <_vfiprintf_r+0x20e>
 8004d76:	2300      	movs	r3, #0
 8004d78:	f04f 32ff 	mov.w	r2, #4294967295
 8004d7c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004d80:	f10a 0a01 	add.w	sl, sl, #1
 8004d84:	9304      	str	r3, [sp, #16]
 8004d86:	9307      	str	r3, [sp, #28]
 8004d88:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004d8c:	931a      	str	r3, [sp, #104]	; 0x68
 8004d8e:	4654      	mov	r4, sl
 8004d90:	2205      	movs	r2, #5
 8004d92:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004d96:	4858      	ldr	r0, [pc, #352]	; (8004ef8 <_vfiprintf_r+0x24c>)
 8004d98:	f7fb fa1a 	bl	80001d0 <memchr>
 8004d9c:	9a04      	ldr	r2, [sp, #16]
 8004d9e:	b9d8      	cbnz	r0, 8004dd8 <_vfiprintf_r+0x12c>
 8004da0:	06d1      	lsls	r1, r2, #27
 8004da2:	bf44      	itt	mi
 8004da4:	2320      	movmi	r3, #32
 8004da6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004daa:	0713      	lsls	r3, r2, #28
 8004dac:	bf44      	itt	mi
 8004dae:	232b      	movmi	r3, #43	; 0x2b
 8004db0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004db4:	f89a 3000 	ldrb.w	r3, [sl]
 8004db8:	2b2a      	cmp	r3, #42	; 0x2a
 8004dba:	d015      	beq.n	8004de8 <_vfiprintf_r+0x13c>
 8004dbc:	9a07      	ldr	r2, [sp, #28]
 8004dbe:	4654      	mov	r4, sl
 8004dc0:	2000      	movs	r0, #0
 8004dc2:	f04f 0c0a 	mov.w	ip, #10
 8004dc6:	4621      	mov	r1, r4
 8004dc8:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004dcc:	3b30      	subs	r3, #48	; 0x30
 8004dce:	2b09      	cmp	r3, #9
 8004dd0:	d94e      	bls.n	8004e70 <_vfiprintf_r+0x1c4>
 8004dd2:	b1b0      	cbz	r0, 8004e02 <_vfiprintf_r+0x156>
 8004dd4:	9207      	str	r2, [sp, #28]
 8004dd6:	e014      	b.n	8004e02 <_vfiprintf_r+0x156>
 8004dd8:	eba0 0308 	sub.w	r3, r0, r8
 8004ddc:	fa09 f303 	lsl.w	r3, r9, r3
 8004de0:	4313      	orrs	r3, r2
 8004de2:	9304      	str	r3, [sp, #16]
 8004de4:	46a2      	mov	sl, r4
 8004de6:	e7d2      	b.n	8004d8e <_vfiprintf_r+0xe2>
 8004de8:	9b03      	ldr	r3, [sp, #12]
 8004dea:	1d19      	adds	r1, r3, #4
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	9103      	str	r1, [sp, #12]
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	bfbb      	ittet	lt
 8004df4:	425b      	neglt	r3, r3
 8004df6:	f042 0202 	orrlt.w	r2, r2, #2
 8004dfa:	9307      	strge	r3, [sp, #28]
 8004dfc:	9307      	strlt	r3, [sp, #28]
 8004dfe:	bfb8      	it	lt
 8004e00:	9204      	strlt	r2, [sp, #16]
 8004e02:	7823      	ldrb	r3, [r4, #0]
 8004e04:	2b2e      	cmp	r3, #46	; 0x2e
 8004e06:	d10c      	bne.n	8004e22 <_vfiprintf_r+0x176>
 8004e08:	7863      	ldrb	r3, [r4, #1]
 8004e0a:	2b2a      	cmp	r3, #42	; 0x2a
 8004e0c:	d135      	bne.n	8004e7a <_vfiprintf_r+0x1ce>
 8004e0e:	9b03      	ldr	r3, [sp, #12]
 8004e10:	1d1a      	adds	r2, r3, #4
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	9203      	str	r2, [sp, #12]
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	bfb8      	it	lt
 8004e1a:	f04f 33ff 	movlt.w	r3, #4294967295
 8004e1e:	3402      	adds	r4, #2
 8004e20:	9305      	str	r3, [sp, #20]
 8004e22:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8004f08 <_vfiprintf_r+0x25c>
 8004e26:	7821      	ldrb	r1, [r4, #0]
 8004e28:	2203      	movs	r2, #3
 8004e2a:	4650      	mov	r0, sl
 8004e2c:	f7fb f9d0 	bl	80001d0 <memchr>
 8004e30:	b140      	cbz	r0, 8004e44 <_vfiprintf_r+0x198>
 8004e32:	2340      	movs	r3, #64	; 0x40
 8004e34:	eba0 000a 	sub.w	r0, r0, sl
 8004e38:	fa03 f000 	lsl.w	r0, r3, r0
 8004e3c:	9b04      	ldr	r3, [sp, #16]
 8004e3e:	4303      	orrs	r3, r0
 8004e40:	3401      	adds	r4, #1
 8004e42:	9304      	str	r3, [sp, #16]
 8004e44:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004e48:	482c      	ldr	r0, [pc, #176]	; (8004efc <_vfiprintf_r+0x250>)
 8004e4a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004e4e:	2206      	movs	r2, #6
 8004e50:	f7fb f9be 	bl	80001d0 <memchr>
 8004e54:	2800      	cmp	r0, #0
 8004e56:	d03f      	beq.n	8004ed8 <_vfiprintf_r+0x22c>
 8004e58:	4b29      	ldr	r3, [pc, #164]	; (8004f00 <_vfiprintf_r+0x254>)
 8004e5a:	bb1b      	cbnz	r3, 8004ea4 <_vfiprintf_r+0x1f8>
 8004e5c:	9b03      	ldr	r3, [sp, #12]
 8004e5e:	3307      	adds	r3, #7
 8004e60:	f023 0307 	bic.w	r3, r3, #7
 8004e64:	3308      	adds	r3, #8
 8004e66:	9303      	str	r3, [sp, #12]
 8004e68:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004e6a:	443b      	add	r3, r7
 8004e6c:	9309      	str	r3, [sp, #36]	; 0x24
 8004e6e:	e767      	b.n	8004d40 <_vfiprintf_r+0x94>
 8004e70:	fb0c 3202 	mla	r2, ip, r2, r3
 8004e74:	460c      	mov	r4, r1
 8004e76:	2001      	movs	r0, #1
 8004e78:	e7a5      	b.n	8004dc6 <_vfiprintf_r+0x11a>
 8004e7a:	2300      	movs	r3, #0
 8004e7c:	3401      	adds	r4, #1
 8004e7e:	9305      	str	r3, [sp, #20]
 8004e80:	4619      	mov	r1, r3
 8004e82:	f04f 0c0a 	mov.w	ip, #10
 8004e86:	4620      	mov	r0, r4
 8004e88:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004e8c:	3a30      	subs	r2, #48	; 0x30
 8004e8e:	2a09      	cmp	r2, #9
 8004e90:	d903      	bls.n	8004e9a <_vfiprintf_r+0x1ee>
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	d0c5      	beq.n	8004e22 <_vfiprintf_r+0x176>
 8004e96:	9105      	str	r1, [sp, #20]
 8004e98:	e7c3      	b.n	8004e22 <_vfiprintf_r+0x176>
 8004e9a:	fb0c 2101 	mla	r1, ip, r1, r2
 8004e9e:	4604      	mov	r4, r0
 8004ea0:	2301      	movs	r3, #1
 8004ea2:	e7f0      	b.n	8004e86 <_vfiprintf_r+0x1da>
 8004ea4:	ab03      	add	r3, sp, #12
 8004ea6:	9300      	str	r3, [sp, #0]
 8004ea8:	462a      	mov	r2, r5
 8004eaa:	4b16      	ldr	r3, [pc, #88]	; (8004f04 <_vfiprintf_r+0x258>)
 8004eac:	a904      	add	r1, sp, #16
 8004eae:	4630      	mov	r0, r6
 8004eb0:	f3af 8000 	nop.w
 8004eb4:	4607      	mov	r7, r0
 8004eb6:	1c78      	adds	r0, r7, #1
 8004eb8:	d1d6      	bne.n	8004e68 <_vfiprintf_r+0x1bc>
 8004eba:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004ebc:	07d9      	lsls	r1, r3, #31
 8004ebe:	d405      	bmi.n	8004ecc <_vfiprintf_r+0x220>
 8004ec0:	89ab      	ldrh	r3, [r5, #12]
 8004ec2:	059a      	lsls	r2, r3, #22
 8004ec4:	d402      	bmi.n	8004ecc <_vfiprintf_r+0x220>
 8004ec6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004ec8:	f7ff fdb7 	bl	8004a3a <__retarget_lock_release_recursive>
 8004ecc:	89ab      	ldrh	r3, [r5, #12]
 8004ece:	065b      	lsls	r3, r3, #25
 8004ed0:	f53f af12 	bmi.w	8004cf8 <_vfiprintf_r+0x4c>
 8004ed4:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004ed6:	e711      	b.n	8004cfc <_vfiprintf_r+0x50>
 8004ed8:	ab03      	add	r3, sp, #12
 8004eda:	9300      	str	r3, [sp, #0]
 8004edc:	462a      	mov	r2, r5
 8004ede:	4b09      	ldr	r3, [pc, #36]	; (8004f04 <_vfiprintf_r+0x258>)
 8004ee0:	a904      	add	r1, sp, #16
 8004ee2:	4630      	mov	r0, r6
 8004ee4:	f000 f880 	bl	8004fe8 <_printf_i>
 8004ee8:	e7e4      	b.n	8004eb4 <_vfiprintf_r+0x208>
 8004eea:	bf00      	nop
 8004eec:	080083f4 	.word	0x080083f4
 8004ef0:	08008414 	.word	0x08008414
 8004ef4:	080083d4 	.word	0x080083d4
 8004ef8:	08008434 	.word	0x08008434
 8004efc:	0800843e 	.word	0x0800843e
 8004f00:	00000000 	.word	0x00000000
 8004f04:	08004c87 	.word	0x08004c87
 8004f08:	0800843a 	.word	0x0800843a

08004f0c <_printf_common>:
 8004f0c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004f10:	4616      	mov	r6, r2
 8004f12:	4699      	mov	r9, r3
 8004f14:	688a      	ldr	r2, [r1, #8]
 8004f16:	690b      	ldr	r3, [r1, #16]
 8004f18:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004f1c:	4293      	cmp	r3, r2
 8004f1e:	bfb8      	it	lt
 8004f20:	4613      	movlt	r3, r2
 8004f22:	6033      	str	r3, [r6, #0]
 8004f24:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004f28:	4607      	mov	r7, r0
 8004f2a:	460c      	mov	r4, r1
 8004f2c:	b10a      	cbz	r2, 8004f32 <_printf_common+0x26>
 8004f2e:	3301      	adds	r3, #1
 8004f30:	6033      	str	r3, [r6, #0]
 8004f32:	6823      	ldr	r3, [r4, #0]
 8004f34:	0699      	lsls	r1, r3, #26
 8004f36:	bf42      	ittt	mi
 8004f38:	6833      	ldrmi	r3, [r6, #0]
 8004f3a:	3302      	addmi	r3, #2
 8004f3c:	6033      	strmi	r3, [r6, #0]
 8004f3e:	6825      	ldr	r5, [r4, #0]
 8004f40:	f015 0506 	ands.w	r5, r5, #6
 8004f44:	d106      	bne.n	8004f54 <_printf_common+0x48>
 8004f46:	f104 0a19 	add.w	sl, r4, #25
 8004f4a:	68e3      	ldr	r3, [r4, #12]
 8004f4c:	6832      	ldr	r2, [r6, #0]
 8004f4e:	1a9b      	subs	r3, r3, r2
 8004f50:	42ab      	cmp	r3, r5
 8004f52:	dc26      	bgt.n	8004fa2 <_printf_common+0x96>
 8004f54:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004f58:	1e13      	subs	r3, r2, #0
 8004f5a:	6822      	ldr	r2, [r4, #0]
 8004f5c:	bf18      	it	ne
 8004f5e:	2301      	movne	r3, #1
 8004f60:	0692      	lsls	r2, r2, #26
 8004f62:	d42b      	bmi.n	8004fbc <_printf_common+0xb0>
 8004f64:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004f68:	4649      	mov	r1, r9
 8004f6a:	4638      	mov	r0, r7
 8004f6c:	47c0      	blx	r8
 8004f6e:	3001      	adds	r0, #1
 8004f70:	d01e      	beq.n	8004fb0 <_printf_common+0xa4>
 8004f72:	6823      	ldr	r3, [r4, #0]
 8004f74:	68e5      	ldr	r5, [r4, #12]
 8004f76:	6832      	ldr	r2, [r6, #0]
 8004f78:	f003 0306 	and.w	r3, r3, #6
 8004f7c:	2b04      	cmp	r3, #4
 8004f7e:	bf08      	it	eq
 8004f80:	1aad      	subeq	r5, r5, r2
 8004f82:	68a3      	ldr	r3, [r4, #8]
 8004f84:	6922      	ldr	r2, [r4, #16]
 8004f86:	bf0c      	ite	eq
 8004f88:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004f8c:	2500      	movne	r5, #0
 8004f8e:	4293      	cmp	r3, r2
 8004f90:	bfc4      	itt	gt
 8004f92:	1a9b      	subgt	r3, r3, r2
 8004f94:	18ed      	addgt	r5, r5, r3
 8004f96:	2600      	movs	r6, #0
 8004f98:	341a      	adds	r4, #26
 8004f9a:	42b5      	cmp	r5, r6
 8004f9c:	d11a      	bne.n	8004fd4 <_printf_common+0xc8>
 8004f9e:	2000      	movs	r0, #0
 8004fa0:	e008      	b.n	8004fb4 <_printf_common+0xa8>
 8004fa2:	2301      	movs	r3, #1
 8004fa4:	4652      	mov	r2, sl
 8004fa6:	4649      	mov	r1, r9
 8004fa8:	4638      	mov	r0, r7
 8004faa:	47c0      	blx	r8
 8004fac:	3001      	adds	r0, #1
 8004fae:	d103      	bne.n	8004fb8 <_printf_common+0xac>
 8004fb0:	f04f 30ff 	mov.w	r0, #4294967295
 8004fb4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004fb8:	3501      	adds	r5, #1
 8004fba:	e7c6      	b.n	8004f4a <_printf_common+0x3e>
 8004fbc:	18e1      	adds	r1, r4, r3
 8004fbe:	1c5a      	adds	r2, r3, #1
 8004fc0:	2030      	movs	r0, #48	; 0x30
 8004fc2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004fc6:	4422      	add	r2, r4
 8004fc8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004fcc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004fd0:	3302      	adds	r3, #2
 8004fd2:	e7c7      	b.n	8004f64 <_printf_common+0x58>
 8004fd4:	2301      	movs	r3, #1
 8004fd6:	4622      	mov	r2, r4
 8004fd8:	4649      	mov	r1, r9
 8004fda:	4638      	mov	r0, r7
 8004fdc:	47c0      	blx	r8
 8004fde:	3001      	adds	r0, #1
 8004fe0:	d0e6      	beq.n	8004fb0 <_printf_common+0xa4>
 8004fe2:	3601      	adds	r6, #1
 8004fe4:	e7d9      	b.n	8004f9a <_printf_common+0x8e>
	...

08004fe8 <_printf_i>:
 8004fe8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004fec:	460c      	mov	r4, r1
 8004fee:	4691      	mov	r9, r2
 8004ff0:	7e27      	ldrb	r7, [r4, #24]
 8004ff2:	990c      	ldr	r1, [sp, #48]	; 0x30
 8004ff4:	2f78      	cmp	r7, #120	; 0x78
 8004ff6:	4680      	mov	r8, r0
 8004ff8:	469a      	mov	sl, r3
 8004ffa:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004ffe:	d807      	bhi.n	8005010 <_printf_i+0x28>
 8005000:	2f62      	cmp	r7, #98	; 0x62
 8005002:	d80a      	bhi.n	800501a <_printf_i+0x32>
 8005004:	2f00      	cmp	r7, #0
 8005006:	f000 80d8 	beq.w	80051ba <_printf_i+0x1d2>
 800500a:	2f58      	cmp	r7, #88	; 0x58
 800500c:	f000 80a3 	beq.w	8005156 <_printf_i+0x16e>
 8005010:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8005014:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005018:	e03a      	b.n	8005090 <_printf_i+0xa8>
 800501a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800501e:	2b15      	cmp	r3, #21
 8005020:	d8f6      	bhi.n	8005010 <_printf_i+0x28>
 8005022:	a001      	add	r0, pc, #4	; (adr r0, 8005028 <_printf_i+0x40>)
 8005024:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8005028:	08005081 	.word	0x08005081
 800502c:	08005095 	.word	0x08005095
 8005030:	08005011 	.word	0x08005011
 8005034:	08005011 	.word	0x08005011
 8005038:	08005011 	.word	0x08005011
 800503c:	08005011 	.word	0x08005011
 8005040:	08005095 	.word	0x08005095
 8005044:	08005011 	.word	0x08005011
 8005048:	08005011 	.word	0x08005011
 800504c:	08005011 	.word	0x08005011
 8005050:	08005011 	.word	0x08005011
 8005054:	080051a1 	.word	0x080051a1
 8005058:	080050c5 	.word	0x080050c5
 800505c:	08005183 	.word	0x08005183
 8005060:	08005011 	.word	0x08005011
 8005064:	08005011 	.word	0x08005011
 8005068:	080051c3 	.word	0x080051c3
 800506c:	08005011 	.word	0x08005011
 8005070:	080050c5 	.word	0x080050c5
 8005074:	08005011 	.word	0x08005011
 8005078:	08005011 	.word	0x08005011
 800507c:	0800518b 	.word	0x0800518b
 8005080:	680b      	ldr	r3, [r1, #0]
 8005082:	1d1a      	adds	r2, r3, #4
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	600a      	str	r2, [r1, #0]
 8005088:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800508c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005090:	2301      	movs	r3, #1
 8005092:	e0a3      	b.n	80051dc <_printf_i+0x1f4>
 8005094:	6825      	ldr	r5, [r4, #0]
 8005096:	6808      	ldr	r0, [r1, #0]
 8005098:	062e      	lsls	r6, r5, #24
 800509a:	f100 0304 	add.w	r3, r0, #4
 800509e:	d50a      	bpl.n	80050b6 <_printf_i+0xce>
 80050a0:	6805      	ldr	r5, [r0, #0]
 80050a2:	600b      	str	r3, [r1, #0]
 80050a4:	2d00      	cmp	r5, #0
 80050a6:	da03      	bge.n	80050b0 <_printf_i+0xc8>
 80050a8:	232d      	movs	r3, #45	; 0x2d
 80050aa:	426d      	negs	r5, r5
 80050ac:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80050b0:	485e      	ldr	r0, [pc, #376]	; (800522c <_printf_i+0x244>)
 80050b2:	230a      	movs	r3, #10
 80050b4:	e019      	b.n	80050ea <_printf_i+0x102>
 80050b6:	f015 0f40 	tst.w	r5, #64	; 0x40
 80050ba:	6805      	ldr	r5, [r0, #0]
 80050bc:	600b      	str	r3, [r1, #0]
 80050be:	bf18      	it	ne
 80050c0:	b22d      	sxthne	r5, r5
 80050c2:	e7ef      	b.n	80050a4 <_printf_i+0xbc>
 80050c4:	680b      	ldr	r3, [r1, #0]
 80050c6:	6825      	ldr	r5, [r4, #0]
 80050c8:	1d18      	adds	r0, r3, #4
 80050ca:	6008      	str	r0, [r1, #0]
 80050cc:	0628      	lsls	r0, r5, #24
 80050ce:	d501      	bpl.n	80050d4 <_printf_i+0xec>
 80050d0:	681d      	ldr	r5, [r3, #0]
 80050d2:	e002      	b.n	80050da <_printf_i+0xf2>
 80050d4:	0669      	lsls	r1, r5, #25
 80050d6:	d5fb      	bpl.n	80050d0 <_printf_i+0xe8>
 80050d8:	881d      	ldrh	r5, [r3, #0]
 80050da:	4854      	ldr	r0, [pc, #336]	; (800522c <_printf_i+0x244>)
 80050dc:	2f6f      	cmp	r7, #111	; 0x6f
 80050de:	bf0c      	ite	eq
 80050e0:	2308      	moveq	r3, #8
 80050e2:	230a      	movne	r3, #10
 80050e4:	2100      	movs	r1, #0
 80050e6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80050ea:	6866      	ldr	r6, [r4, #4]
 80050ec:	60a6      	str	r6, [r4, #8]
 80050ee:	2e00      	cmp	r6, #0
 80050f0:	bfa2      	ittt	ge
 80050f2:	6821      	ldrge	r1, [r4, #0]
 80050f4:	f021 0104 	bicge.w	r1, r1, #4
 80050f8:	6021      	strge	r1, [r4, #0]
 80050fa:	b90d      	cbnz	r5, 8005100 <_printf_i+0x118>
 80050fc:	2e00      	cmp	r6, #0
 80050fe:	d04d      	beq.n	800519c <_printf_i+0x1b4>
 8005100:	4616      	mov	r6, r2
 8005102:	fbb5 f1f3 	udiv	r1, r5, r3
 8005106:	fb03 5711 	mls	r7, r3, r1, r5
 800510a:	5dc7      	ldrb	r7, [r0, r7]
 800510c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005110:	462f      	mov	r7, r5
 8005112:	42bb      	cmp	r3, r7
 8005114:	460d      	mov	r5, r1
 8005116:	d9f4      	bls.n	8005102 <_printf_i+0x11a>
 8005118:	2b08      	cmp	r3, #8
 800511a:	d10b      	bne.n	8005134 <_printf_i+0x14c>
 800511c:	6823      	ldr	r3, [r4, #0]
 800511e:	07df      	lsls	r7, r3, #31
 8005120:	d508      	bpl.n	8005134 <_printf_i+0x14c>
 8005122:	6923      	ldr	r3, [r4, #16]
 8005124:	6861      	ldr	r1, [r4, #4]
 8005126:	4299      	cmp	r1, r3
 8005128:	bfde      	ittt	le
 800512a:	2330      	movle	r3, #48	; 0x30
 800512c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005130:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005134:	1b92      	subs	r2, r2, r6
 8005136:	6122      	str	r2, [r4, #16]
 8005138:	f8cd a000 	str.w	sl, [sp]
 800513c:	464b      	mov	r3, r9
 800513e:	aa03      	add	r2, sp, #12
 8005140:	4621      	mov	r1, r4
 8005142:	4640      	mov	r0, r8
 8005144:	f7ff fee2 	bl	8004f0c <_printf_common>
 8005148:	3001      	adds	r0, #1
 800514a:	d14c      	bne.n	80051e6 <_printf_i+0x1fe>
 800514c:	f04f 30ff 	mov.w	r0, #4294967295
 8005150:	b004      	add	sp, #16
 8005152:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005156:	4835      	ldr	r0, [pc, #212]	; (800522c <_printf_i+0x244>)
 8005158:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800515c:	6823      	ldr	r3, [r4, #0]
 800515e:	680e      	ldr	r6, [r1, #0]
 8005160:	061f      	lsls	r7, r3, #24
 8005162:	f856 5b04 	ldr.w	r5, [r6], #4
 8005166:	600e      	str	r6, [r1, #0]
 8005168:	d514      	bpl.n	8005194 <_printf_i+0x1ac>
 800516a:	07d9      	lsls	r1, r3, #31
 800516c:	bf44      	itt	mi
 800516e:	f043 0320 	orrmi.w	r3, r3, #32
 8005172:	6023      	strmi	r3, [r4, #0]
 8005174:	b91d      	cbnz	r5, 800517e <_printf_i+0x196>
 8005176:	6823      	ldr	r3, [r4, #0]
 8005178:	f023 0320 	bic.w	r3, r3, #32
 800517c:	6023      	str	r3, [r4, #0]
 800517e:	2310      	movs	r3, #16
 8005180:	e7b0      	b.n	80050e4 <_printf_i+0xfc>
 8005182:	6823      	ldr	r3, [r4, #0]
 8005184:	f043 0320 	orr.w	r3, r3, #32
 8005188:	6023      	str	r3, [r4, #0]
 800518a:	2378      	movs	r3, #120	; 0x78
 800518c:	4828      	ldr	r0, [pc, #160]	; (8005230 <_printf_i+0x248>)
 800518e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005192:	e7e3      	b.n	800515c <_printf_i+0x174>
 8005194:	065e      	lsls	r6, r3, #25
 8005196:	bf48      	it	mi
 8005198:	b2ad      	uxthmi	r5, r5
 800519a:	e7e6      	b.n	800516a <_printf_i+0x182>
 800519c:	4616      	mov	r6, r2
 800519e:	e7bb      	b.n	8005118 <_printf_i+0x130>
 80051a0:	680b      	ldr	r3, [r1, #0]
 80051a2:	6826      	ldr	r6, [r4, #0]
 80051a4:	6960      	ldr	r0, [r4, #20]
 80051a6:	1d1d      	adds	r5, r3, #4
 80051a8:	600d      	str	r5, [r1, #0]
 80051aa:	0635      	lsls	r5, r6, #24
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	d501      	bpl.n	80051b4 <_printf_i+0x1cc>
 80051b0:	6018      	str	r0, [r3, #0]
 80051b2:	e002      	b.n	80051ba <_printf_i+0x1d2>
 80051b4:	0671      	lsls	r1, r6, #25
 80051b6:	d5fb      	bpl.n	80051b0 <_printf_i+0x1c8>
 80051b8:	8018      	strh	r0, [r3, #0]
 80051ba:	2300      	movs	r3, #0
 80051bc:	6123      	str	r3, [r4, #16]
 80051be:	4616      	mov	r6, r2
 80051c0:	e7ba      	b.n	8005138 <_printf_i+0x150>
 80051c2:	680b      	ldr	r3, [r1, #0]
 80051c4:	1d1a      	adds	r2, r3, #4
 80051c6:	600a      	str	r2, [r1, #0]
 80051c8:	681e      	ldr	r6, [r3, #0]
 80051ca:	6862      	ldr	r2, [r4, #4]
 80051cc:	2100      	movs	r1, #0
 80051ce:	4630      	mov	r0, r6
 80051d0:	f7fa fffe 	bl	80001d0 <memchr>
 80051d4:	b108      	cbz	r0, 80051da <_printf_i+0x1f2>
 80051d6:	1b80      	subs	r0, r0, r6
 80051d8:	6060      	str	r0, [r4, #4]
 80051da:	6863      	ldr	r3, [r4, #4]
 80051dc:	6123      	str	r3, [r4, #16]
 80051de:	2300      	movs	r3, #0
 80051e0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80051e4:	e7a8      	b.n	8005138 <_printf_i+0x150>
 80051e6:	6923      	ldr	r3, [r4, #16]
 80051e8:	4632      	mov	r2, r6
 80051ea:	4649      	mov	r1, r9
 80051ec:	4640      	mov	r0, r8
 80051ee:	47d0      	blx	sl
 80051f0:	3001      	adds	r0, #1
 80051f2:	d0ab      	beq.n	800514c <_printf_i+0x164>
 80051f4:	6823      	ldr	r3, [r4, #0]
 80051f6:	079b      	lsls	r3, r3, #30
 80051f8:	d413      	bmi.n	8005222 <_printf_i+0x23a>
 80051fa:	68e0      	ldr	r0, [r4, #12]
 80051fc:	9b03      	ldr	r3, [sp, #12]
 80051fe:	4298      	cmp	r0, r3
 8005200:	bfb8      	it	lt
 8005202:	4618      	movlt	r0, r3
 8005204:	e7a4      	b.n	8005150 <_printf_i+0x168>
 8005206:	2301      	movs	r3, #1
 8005208:	4632      	mov	r2, r6
 800520a:	4649      	mov	r1, r9
 800520c:	4640      	mov	r0, r8
 800520e:	47d0      	blx	sl
 8005210:	3001      	adds	r0, #1
 8005212:	d09b      	beq.n	800514c <_printf_i+0x164>
 8005214:	3501      	adds	r5, #1
 8005216:	68e3      	ldr	r3, [r4, #12]
 8005218:	9903      	ldr	r1, [sp, #12]
 800521a:	1a5b      	subs	r3, r3, r1
 800521c:	42ab      	cmp	r3, r5
 800521e:	dcf2      	bgt.n	8005206 <_printf_i+0x21e>
 8005220:	e7eb      	b.n	80051fa <_printf_i+0x212>
 8005222:	2500      	movs	r5, #0
 8005224:	f104 0619 	add.w	r6, r4, #25
 8005228:	e7f5      	b.n	8005216 <_printf_i+0x22e>
 800522a:	bf00      	nop
 800522c:	08008445 	.word	0x08008445
 8005230:	08008456 	.word	0x08008456

08005234 <_sbrk_r>:
 8005234:	b538      	push	{r3, r4, r5, lr}
 8005236:	4d06      	ldr	r5, [pc, #24]	; (8005250 <_sbrk_r+0x1c>)
 8005238:	2300      	movs	r3, #0
 800523a:	4604      	mov	r4, r0
 800523c:	4608      	mov	r0, r1
 800523e:	602b      	str	r3, [r5, #0]
 8005240:	f7fc f9f8 	bl	8001634 <_sbrk>
 8005244:	1c43      	adds	r3, r0, #1
 8005246:	d102      	bne.n	800524e <_sbrk_r+0x1a>
 8005248:	682b      	ldr	r3, [r5, #0]
 800524a:	b103      	cbz	r3, 800524e <_sbrk_r+0x1a>
 800524c:	6023      	str	r3, [r4, #0]
 800524e:	bd38      	pop	{r3, r4, r5, pc}
 8005250:	20000260 	.word	0x20000260

08005254 <__sread>:
 8005254:	b510      	push	{r4, lr}
 8005256:	460c      	mov	r4, r1
 8005258:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800525c:	f000 f8a0 	bl	80053a0 <_read_r>
 8005260:	2800      	cmp	r0, #0
 8005262:	bfab      	itete	ge
 8005264:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8005266:	89a3      	ldrhlt	r3, [r4, #12]
 8005268:	181b      	addge	r3, r3, r0
 800526a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800526e:	bfac      	ite	ge
 8005270:	6563      	strge	r3, [r4, #84]	; 0x54
 8005272:	81a3      	strhlt	r3, [r4, #12]
 8005274:	bd10      	pop	{r4, pc}

08005276 <__swrite>:
 8005276:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800527a:	461f      	mov	r7, r3
 800527c:	898b      	ldrh	r3, [r1, #12]
 800527e:	05db      	lsls	r3, r3, #23
 8005280:	4605      	mov	r5, r0
 8005282:	460c      	mov	r4, r1
 8005284:	4616      	mov	r6, r2
 8005286:	d505      	bpl.n	8005294 <__swrite+0x1e>
 8005288:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800528c:	2302      	movs	r3, #2
 800528e:	2200      	movs	r2, #0
 8005290:	f000 f868 	bl	8005364 <_lseek_r>
 8005294:	89a3      	ldrh	r3, [r4, #12]
 8005296:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800529a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800529e:	81a3      	strh	r3, [r4, #12]
 80052a0:	4632      	mov	r2, r6
 80052a2:	463b      	mov	r3, r7
 80052a4:	4628      	mov	r0, r5
 80052a6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80052aa:	f000 b817 	b.w	80052dc <_write_r>

080052ae <__sseek>:
 80052ae:	b510      	push	{r4, lr}
 80052b0:	460c      	mov	r4, r1
 80052b2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80052b6:	f000 f855 	bl	8005364 <_lseek_r>
 80052ba:	1c43      	adds	r3, r0, #1
 80052bc:	89a3      	ldrh	r3, [r4, #12]
 80052be:	bf15      	itete	ne
 80052c0:	6560      	strne	r0, [r4, #84]	; 0x54
 80052c2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80052c6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80052ca:	81a3      	strheq	r3, [r4, #12]
 80052cc:	bf18      	it	ne
 80052ce:	81a3      	strhne	r3, [r4, #12]
 80052d0:	bd10      	pop	{r4, pc}

080052d2 <__sclose>:
 80052d2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80052d6:	f000 b813 	b.w	8005300 <_close_r>
	...

080052dc <_write_r>:
 80052dc:	b538      	push	{r3, r4, r5, lr}
 80052de:	4d07      	ldr	r5, [pc, #28]	; (80052fc <_write_r+0x20>)
 80052e0:	4604      	mov	r4, r0
 80052e2:	4608      	mov	r0, r1
 80052e4:	4611      	mov	r1, r2
 80052e6:	2200      	movs	r2, #0
 80052e8:	602a      	str	r2, [r5, #0]
 80052ea:	461a      	mov	r2, r3
 80052ec:	f7fc f951 	bl	8001592 <_write>
 80052f0:	1c43      	adds	r3, r0, #1
 80052f2:	d102      	bne.n	80052fa <_write_r+0x1e>
 80052f4:	682b      	ldr	r3, [r5, #0]
 80052f6:	b103      	cbz	r3, 80052fa <_write_r+0x1e>
 80052f8:	6023      	str	r3, [r4, #0]
 80052fa:	bd38      	pop	{r3, r4, r5, pc}
 80052fc:	20000260 	.word	0x20000260

08005300 <_close_r>:
 8005300:	b538      	push	{r3, r4, r5, lr}
 8005302:	4d06      	ldr	r5, [pc, #24]	; (800531c <_close_r+0x1c>)
 8005304:	2300      	movs	r3, #0
 8005306:	4604      	mov	r4, r0
 8005308:	4608      	mov	r0, r1
 800530a:	602b      	str	r3, [r5, #0]
 800530c:	f7fc f95d 	bl	80015ca <_close>
 8005310:	1c43      	adds	r3, r0, #1
 8005312:	d102      	bne.n	800531a <_close_r+0x1a>
 8005314:	682b      	ldr	r3, [r5, #0]
 8005316:	b103      	cbz	r3, 800531a <_close_r+0x1a>
 8005318:	6023      	str	r3, [r4, #0]
 800531a:	bd38      	pop	{r3, r4, r5, pc}
 800531c:	20000260 	.word	0x20000260

08005320 <_fstat_r>:
 8005320:	b538      	push	{r3, r4, r5, lr}
 8005322:	4d07      	ldr	r5, [pc, #28]	; (8005340 <_fstat_r+0x20>)
 8005324:	2300      	movs	r3, #0
 8005326:	4604      	mov	r4, r0
 8005328:	4608      	mov	r0, r1
 800532a:	4611      	mov	r1, r2
 800532c:	602b      	str	r3, [r5, #0]
 800532e:	f7fc f958 	bl	80015e2 <_fstat>
 8005332:	1c43      	adds	r3, r0, #1
 8005334:	d102      	bne.n	800533c <_fstat_r+0x1c>
 8005336:	682b      	ldr	r3, [r5, #0]
 8005338:	b103      	cbz	r3, 800533c <_fstat_r+0x1c>
 800533a:	6023      	str	r3, [r4, #0]
 800533c:	bd38      	pop	{r3, r4, r5, pc}
 800533e:	bf00      	nop
 8005340:	20000260 	.word	0x20000260

08005344 <_isatty_r>:
 8005344:	b538      	push	{r3, r4, r5, lr}
 8005346:	4d06      	ldr	r5, [pc, #24]	; (8005360 <_isatty_r+0x1c>)
 8005348:	2300      	movs	r3, #0
 800534a:	4604      	mov	r4, r0
 800534c:	4608      	mov	r0, r1
 800534e:	602b      	str	r3, [r5, #0]
 8005350:	f7fc f957 	bl	8001602 <_isatty>
 8005354:	1c43      	adds	r3, r0, #1
 8005356:	d102      	bne.n	800535e <_isatty_r+0x1a>
 8005358:	682b      	ldr	r3, [r5, #0]
 800535a:	b103      	cbz	r3, 800535e <_isatty_r+0x1a>
 800535c:	6023      	str	r3, [r4, #0]
 800535e:	bd38      	pop	{r3, r4, r5, pc}
 8005360:	20000260 	.word	0x20000260

08005364 <_lseek_r>:
 8005364:	b538      	push	{r3, r4, r5, lr}
 8005366:	4d07      	ldr	r5, [pc, #28]	; (8005384 <_lseek_r+0x20>)
 8005368:	4604      	mov	r4, r0
 800536a:	4608      	mov	r0, r1
 800536c:	4611      	mov	r1, r2
 800536e:	2200      	movs	r2, #0
 8005370:	602a      	str	r2, [r5, #0]
 8005372:	461a      	mov	r2, r3
 8005374:	f7fc f950 	bl	8001618 <_lseek>
 8005378:	1c43      	adds	r3, r0, #1
 800537a:	d102      	bne.n	8005382 <_lseek_r+0x1e>
 800537c:	682b      	ldr	r3, [r5, #0]
 800537e:	b103      	cbz	r3, 8005382 <_lseek_r+0x1e>
 8005380:	6023      	str	r3, [r4, #0]
 8005382:	bd38      	pop	{r3, r4, r5, pc}
 8005384:	20000260 	.word	0x20000260

08005388 <__malloc_lock>:
 8005388:	4801      	ldr	r0, [pc, #4]	; (8005390 <__malloc_lock+0x8>)
 800538a:	f7ff bb55 	b.w	8004a38 <__retarget_lock_acquire_recursive>
 800538e:	bf00      	nop
 8005390:	20000258 	.word	0x20000258

08005394 <__malloc_unlock>:
 8005394:	4801      	ldr	r0, [pc, #4]	; (800539c <__malloc_unlock+0x8>)
 8005396:	f7ff bb50 	b.w	8004a3a <__retarget_lock_release_recursive>
 800539a:	bf00      	nop
 800539c:	20000258 	.word	0x20000258

080053a0 <_read_r>:
 80053a0:	b538      	push	{r3, r4, r5, lr}
 80053a2:	4d07      	ldr	r5, [pc, #28]	; (80053c0 <_read_r+0x20>)
 80053a4:	4604      	mov	r4, r0
 80053a6:	4608      	mov	r0, r1
 80053a8:	4611      	mov	r1, r2
 80053aa:	2200      	movs	r2, #0
 80053ac:	602a      	str	r2, [r5, #0]
 80053ae:	461a      	mov	r2, r3
 80053b0:	f7fc f8d2 	bl	8001558 <_read>
 80053b4:	1c43      	adds	r3, r0, #1
 80053b6:	d102      	bne.n	80053be <_read_r+0x1e>
 80053b8:	682b      	ldr	r3, [r5, #0]
 80053ba:	b103      	cbz	r3, 80053be <_read_r+0x1e>
 80053bc:	6023      	str	r3, [r4, #0]
 80053be:	bd38      	pop	{r3, r4, r5, pc}
 80053c0:	20000260 	.word	0x20000260

080053c4 <_init>:
 80053c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80053c6:	bf00      	nop
 80053c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80053ca:	bc08      	pop	{r3}
 80053cc:	469e      	mov	lr, r3
 80053ce:	4770      	bx	lr

080053d0 <_fini>:
 80053d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80053d2:	bf00      	nop
 80053d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80053d6:	bc08      	pop	{r3}
 80053d8:	469e      	mov	lr, r3
 80053da:	4770      	bx	lr
