// SPDX-License-Identifier: MPL-2.0
#include <array>
#include <cstdint>
#include <string_view>

enum class RVInstruction {
    LUI, // RV32I
    AUIPC,
    JAL,
    JALR,
    BEQ,
    BNE,
    BLT,
    BGE,
    BLTU,
    BGEU,
    LB,
    LH,
    LW,
    LBU,
    LHU,
    SB,
    SH,
    SW,
    ADDI,
    SLTI,
    SLTIU,
    XORI,
    ORI,
    ANDI,
    SLLI,
    SRLI,
    SRAI,
    ADD,
    SUB,
    SLL,
    SLT,
    SLTU,
    XOR,
    SRL,
    SRA,
    OR,
    AND,
    FENCE,
    FENCETSO,
    PAUSE,
    ECALL,
    EBREAK,
    LWU, // RV64I
    LD,
    SD,
    ADDIW,
    SLLIW,
    SRLIW,
    SRAIW,
    ADDW,
    SUBW,
    SLLW,
    SRLW,
    SRAW,
    FMADDS, // RV32F
    FMSUBS,
    FNMSUBS,
    FNMADDS,
    FADDS,
    FSUBS,
    FMULS,
    FDIVS,
    FSQRTS,
    FSGNJS,
    FSGNJNS,
    FSGNJXS,
    FMINS,
    FMAXS,
    FCVTWS,
    FCVTWUS,
    FMVXW,
    FEQS,
    FLTS,
    FLES,
    FCLASSS,
    FCVTSW,
    FCVTSWU,
    FMVWX,
    FLW,
    FSW,
    FCVTLS, // RV64F
    FCVTLUS,
    FCVTSL,
    FCVTSLU,
    FADDD, // RV32D
    FCLASSD,
    FCVTDH,
    FCVTDS,
    FCVTDW,
    FCVTDWU,
    FCVTHD,
    FCVTSD,
    FCVTWD,
    FCVTWUD,
    FDIVD,
    FEQD,
    FLD,
    FLED,
    FMADDD,
    FMAXD,
    FMAXMD,
    FMIND,
    FMSUBD,
    FMULD,
    FNMADDD,
    FNMSUBD,
    FSD,
    FSGNJD,
    FSGJND,
    FSGNJXD,
    FSQRTD,
    FSUBD,
    FCVTLD, // RV64D
    FCVTLUD,
    FMVXD,
    FCVTDL,
    FCVTDLU,
    FMVDX,
    FENCEI, // Zifencei
    CSRRW,  // Zicsr
    CSRRS,
    CSRRC,
    CSRRWI,
    CSRRSI,
    CSRRCI,
    WRSNTO, // Zawrs
    WRSSTO,
    CLWSP, // C
    CLDSP,
    CLQSP,
    CFLWSP,
    CFLDSP,
    CSWSP,
    CSDSP,
    CSQSP,
    CFSWSP,
    CFSDSP,
    CLW,
    CLD,
    CLQ,
    CFLW,
    CFLD,
    CSW,
    CSD,
    CSQ,
    CFSW,
    CFSD,
    CJ,
    CJAL,
    CJR,
    CJALR,
    CBEQZ,
    CBNEZ,
    CLI,
    CLUI,
    CADDI,
    CADDIW,
    CADDI16SP,
    CSLLI,
    CSRLI,
    CSRAI,
    CANDI,
    CMV,
    CADD,
    CAND,
    COR,
    CXOR,
    CSUB,
    CADDW,
    CSUBW,
    CNOP,
    CEBREAK,
};

enum class RVInstructionType {
    R,
    I,
    S,
    B,
    U,
    J,
    R4,
    CR,
    CI,
    CSS,
    CIW,
    CL,
    CS,
    CA,
    CB,
    CJ
};

enum class RVInstructionSet {
    RV32I,
    RV64I,
    RV32M,
    RV64M,
    RV32A,
    RV64A,
    RV32F,
    RV64F,
    RV32D,
    RV64D,
    RV32Q,
    RV64Q,
    RV32Zfh,
    RV64Zfh,
    Zifencei,
    Zicsr,
    Zawrs,
    C
};

struct rvinstruction {
    std::string_view name;
    RVInstructionType type;
    RVInstruction id;
    uint8_t opcode;
    uint16_t funct;
    RVInstructionSet set;
};

constexpr std::array<rvinstruction, 170> instructions = {
        {{"lui", RVInstructionType::U, RVInstruction::LUI, 0b0110111, 0b000, RVInstructionSet::RV32I},
         {"auipc", RVInstructionType::U, RVInstruction::AUIPC, 0b0010111, 0b000, RVInstructionSet::RV32I},
         {"jal", RVInstructionType::J, RVInstruction::JAL, 0b1101111, 0b000, RVInstructionSet::RV32I},
         {"jalr", RVInstructionType::I, RVInstruction::JALR, 0b1100111, 0b000, RVInstructionSet::RV32I},
         {"beq", RVInstructionType::B, RVInstruction::BEQ, 0b1100011, 0b000, RVInstructionSet::RV32I},
         {"bne", RVInstructionType::B, RVInstruction::BNE, 0b1100011, 0b001, RVInstructionSet::RV32I},
         {"blt", RVInstructionType::B, RVInstruction::BLT, 0b1100011, 0b001, RVInstructionSet::RV32I},
         {"bge", RVInstructionType::B, RVInstruction::BGE, 0b1100011, 0b100, RVInstructionSet::RV32I},
         {"bltu", RVInstructionType::B, RVInstruction::BLTU, 0b1100011, 0b101, RVInstructionSet::RV32I},
         {"bgeu", RVInstructionType::B, RVInstruction::BGEU, 0b1100011, 0b110, RVInstructionSet::RV32I},
         {"lb", RVInstructionType::I, RVInstruction::LB, 0b0000011, 0b111, RVInstructionSet::RV32I},
         {"lh", RVInstructionType::I, RVInstruction::LH, 0b0000011, 0b000, RVInstructionSet::RV32I},
         {"lw", RVInstructionType::I, RVInstruction::LW, 0b0000011, 0b010, RVInstructionSet::RV32I},
         {"lbu", RVInstructionType::I, RVInstruction::LBU, 0b0000011, 0b100, RVInstructionSet::RV32I},
         {"lhu", RVInstructionType::I, RVInstruction::LHU, 0b0000011, 0b101, RVInstructionSet::RV32I},
         {"sb", RVInstructionType::S, RVInstruction::SB, 0b0100011, 0b000, RVInstructionSet::RV32I},
         {"sh", RVInstructionType::S, RVInstruction::SH, 0b0100011, 0b001, RVInstructionSet::RV32I},
         {"sw", RVInstructionType::S, RVInstruction::SW, 0b0100011, 0b010, RVInstructionSet::RV32I},
         {"addi", RVInstructionType::I, RVInstruction::ADDI, 0b0010011, 0b000, RVInstructionSet::RV32I},
         {"slti", RVInstructionType::I, RVInstruction::SLTI, 0b0010011, 0b010, RVInstructionSet::RV32I},
         {"sltiu", RVInstructionType::I, RVInstruction::SLTIU, 0b0010011, 0b011, RVInstructionSet::RV32I},
         {"xori", RVInstructionType::I, RVInstruction::XORI, 0b0010011, 0b100, RVInstructionSet::RV32I},
         {"ori", RVInstructionType::I, RVInstruction::ORI, 0b0010011, 0b110, RVInstructionSet::RV32I},
         {"andi", RVInstructionType::I, RVInstruction::ANDI, 0b0010011, 0b111, RVInstructionSet::RV32I},
         {"slli", RVInstructionType::I, RVInstruction::SLLI, 0b0010011, 0b0000000001, RVInstructionSet::RV32I},
         {"srli", RVInstructionType::I, RVInstruction::SRLI, 0b0010011, 0b0000000101, RVInstructionSet::RV32I},
         {"srai", RVInstructionType::I, RVInstruction::SRAI, 0b0010011, 0b0100000101, RVInstructionSet::RV32I},
         {"add", RVInstructionType::R, RVInstruction::ADD, 0b0110011, 0b0000000000, RVInstructionSet::RV32I},
         {"sub", RVInstructionType::R, RVInstruction::SUB, 0b0110011, 0b0100000000, RVInstructionSet::RV32I},
         {"sll", RVInstructionType::R, RVInstruction::SLL, 0b0110011, 0b0000000001, RVInstructionSet::RV32I},
         {"slt", RVInstructionType::R, RVInstruction::SLT, 0b0110011, 0b0000000010, RVInstructionSet::RV32I},
         {"sltu", RVInstructionType::R, RVInstruction::SLTU, 0b0110011, 0b0000000011, RVInstructionSet::RV32I},
         {"xor", RVInstructionType::R, RVInstruction::XOR, 0b0110011, 0b0000000100, RVInstructionSet::RV32I},
         {"srl", RVInstructionType::R, RVInstruction::SRL, 0b0110011, 0b0000000101, RVInstructionSet::RV32I},
         {"sra", RVInstructionType::R, RVInstruction::SRA, 0b0110011, 0b0100000101, RVInstructionSet::RV32I},
         {"or", RVInstructionType::R, RVInstruction::OR, 0b0110011, 0b0000000110, RVInstructionSet::RV32I},
         {"and", RVInstructionType::R, RVInstruction::AND, 0b0110011, 0b0000000111, RVInstructionSet::RV32I},
         {"fence", RVInstructionType::I, RVInstruction::FENCE, 0b0001111, 0b000, RVInstructionSet::RV32I},
         {"fence.tso", RVInstructionType::I, RVInstruction::FENCETSO, 0b0001111, 0b000, RVInstructionSet::RV32I},
         {"pause", RVInstructionType::I, RVInstruction::PAUSE, 0b0001111, 0b000, RVInstructionSet::RV32I},
         {"ecall", RVInstructionType::I, RVInstruction::ECALL, 0b1110011, 0b000, RVInstructionSet::RV32I},
         {"ebreak", RVInstructionType::I, RVInstruction::EBREAK, 0b1110011, 0b000, RVInstructionSet::RV32I},
         {"lwu", RVInstructionType::I, RVInstruction::LWU, 0b0000011, 0b110, RVInstructionSet::RV64I},
         {"ld", RVInstructionType::I, RVInstruction::LD, 0b0000011, 0b011, RVInstructionSet::RV64I},
         {"sd", RVInstructionType::S, RVInstruction::SD, 0b0100011, 0b011, RVInstructionSet::RV64I},
         {"addiw", RVInstructionType::I, RVInstruction::ADDIW, 0b0011011, 0b0000000001, RVInstructionSet::RV64I},
         {"slliw", RVInstructionType::I, RVInstruction::SLLIW, 0b0011011, 0b0000000001, RVInstructionSet::RV64I},
         {"srliw", RVInstructionType::I, RVInstruction::SRLIW, 0b0011011, 0b0000000101, RVInstructionSet::RV64I},
         {"sraiw", RVInstructionType::I, RVInstruction::SRAIW, 0b0011011, 0b0100000101, RVInstructionSet::RV64I},
         {"addw", RVInstructionType::R, RVInstruction::ADDW, 0b0111011, 0b0000000000, RVInstructionSet::RV64I},
         {"subw", RVInstructionType::R, RVInstruction::SUBW, 0b0111011, 0b0100000000, RVInstructionSet::RV64I},
         {"sllw", RVInstructionType::R, RVInstruction::SLLW, 0b0111011, 0b0000000001, RVInstructionSet::RV64I},
         {"srlw", RVInstructionType::R, RVInstruction::SRLW, 0b0111011, 0b0000000101, RVInstructionSet::RV64I},
         {"sraw", RVInstructionType::R, RVInstruction::SRAW, 0b0111011, 0b0100000101, RVInstructionSet::RV64I},
         {"fmadd.s", RVInstructionType::R, RVInstruction::FMADDS, 0b1000011, 0b00, RVInstructionSet::RV32F},
         {"fmsub.s", RVInstructionType::R, RVInstruction::FMSUBS, 0b1000011, 0b00, RVInstructionSet::RV32F},
         {"fnmsub.s", RVInstructionType::R, RVInstruction::FNMSUBS, 0b1000011, 0b00, RVInstructionSet::RV32F},
         {"fnmadd.s", RVInstructionType::R, RVInstruction::FNMADDS, 0b1000011, 0b00, RVInstructionSet::RV32F},
         {"fadd.s", RVInstructionType::R, RVInstruction::FADDS, 0b1010011, 0b0000000, RVInstructionSet::RV32F},
         {"fsub.s", RVInstructionType::R, RVInstruction::FSUBS, 0b1010011, 0b0000100, RVInstructionSet::RV32F},
         {"fmul.s", RVInstructionType::R, RVInstruction::FMULS, 0b1010011, 0b0001000, RVInstructionSet::RV32F},
         {"fdiv.s", RVInstructionType::R, RVInstruction::FDIVS, 0b1010011, 0b0001100, RVInstructionSet::RV32F},
         {"fsqrt.s", RVInstructionType::R, RVInstruction::FSQRTS, 0b1010011, 0b0101100, RVInstructionSet::RV32F},
         {"fsgnj.s", RVInstructionType::R, RVInstruction::FSGNJS, 0b1010011, 0b0010000000, RVInstructionSet::RV32F},
         {"fsgnjn.s", RVInstructionType::R, RVInstruction::FSGNJNS, 0b1010011, 0b0010000001, RVInstructionSet::RV32F},
         {"fsgnjx.s", RVInstructionType::R, RVInstruction::FSGNJXS, 0b1010011, 0b0010000010, RVInstructionSet::RV32F},
         {"fmin.s", RVInstructionType::R, RVInstruction::FMINS, 0b1010011, 0b0010100000, RVInstructionSet::RV32F},
         {"fmax.s", RVInstructionType::R, RVInstruction::FMAXS, 0b1010011, 0b0010100001, RVInstructionSet::RV32F},
         {"fcvt.w.s", RVInstructionType::R, RVInstruction::FCVTWS, 0b1010011, 0b110000000000, RVInstructionSet::RV32F},
         {"fcvt.wu.s", RVInstructionType::R, RVInstruction::FCVTWUS, 0b1010011, 0b110000000001, RVInstructionSet::RV32F},
         {"fmv.x.w", RVInstructionType::R, RVInstruction::FMVXW, 0b1010011, 0b111000000000, RVInstructionSet::RV32F},
         {"feq.s", RVInstructionType::R, RVInstruction::FEQS, 0b1010011, 0b1010000010, RVInstructionSet::RV32F},
         {"flt.s", RVInstructionType::R, RVInstruction::FLTS, 0b1010011, 0b1010000001, RVInstructionSet::RV32F},
         {"fle.s", RVInstructionType::R, RVInstruction::FLES, 0b1010011, 0b1010000000, RVInstructionSet::RV32F},
         {"fclass.s", RVInstructionType::R, RVInstruction::FCLASSS, 0b1010011, 0b111000000000, RVInstructionSet::RV32F},
         {"fcvt.s.w", RVInstructionType::R, RVInstruction::FCVTSW, 0b1010011, 0b110100000000, RVInstructionSet::RV32F},
         {"fcvt.s.wu", RVInstructionType::R, RVInstruction::FCVTSWU, 0b1010011, 0b110100000001, RVInstructionSet::RV32F},
         {"fmv.w.x", RVInstructionType::R, RVInstruction::FMVWX, 0b1010011, 0b111100000000, RVInstructionSet::RV32F},
         {"flw", RVInstructionType::I, RVInstruction::FLW, 0b0000111, 0b010, RVInstructionSet::RV32F},
         {"fsw", RVInstructionType::S, RVInstruction::FSW, 0b0100111, 0b010, RVInstructionSet::RV32F},
         {"fcvt.l.s", RVInstructionType::R, RVInstruction::FCVTLS, 0b1010011, 0b110000000010, RVInstructionSet::RV64F},
         {"fcvt.lu.s", RVInstructionType::R, RVInstruction::FCVTLUS, 0b1010011, 0b110000000011, RVInstructionSet::RV64F},
         {"fcvt.s.l", RVInstructionType::R, RVInstruction::FCVTSL, 0b1010011, 0b110100000010, RVInstructionSet::RV64F},
         {"fcvt.s.lu", RVInstructionType::R, RVInstruction::FCVTSLU, 0b1010011, 0b110100000011, RVInstructionSet::RV64F},
         {"fadd.d", RVInstructionType::R, RVInstruction::FADDD, 0b1000011, 0b0000001, RVInstructionSet::RV32D},
         {"fmadd.d", RVInstructionType::R, RVInstruction::FMADDD, 0b1000011, 0b01, RVInstructionSet::RV32D},
         {"fclass.d", RVInstructionType::R, RVInstruction::FCLASSD, 0b1010011, 0b111000100000, RVInstructionSet::RV32D},
         {"fcvt.d.h", RVInstructionType::R, RVInstruction::FCVTDH, 0b1010011, 0b010000100010, RVInstructionSet::RV32D},
         {"fcvt.d.s", RVInstructionType::R, RVInstruction::FCVTDS, 0b1010011, 0b010000100000, RVInstructionSet::RV32D},
         {"fcvt.d.w", RVInstructionType::R, RVInstruction::FCVTDW, 0b1010011, 0b110100100000, RVInstructionSet::RV32D},
         {"fcvt.d.wu", RVInstructionType::R, RVInstruction::FCVTDWU, 0b1010011, 0b110100100001, RVInstructionSet::RV32D},
         {"fcvt.h.d", RVInstructionType::R, RVInstruction::FCVTHD, 0b1010011, 0b010001000001, RVInstructionSet::RV32D},
         {"fcvt.s.d", RVInstructionType::R, RVInstruction::FCVTSD, 0b1010011, 0b010000000001, RVInstructionSet::RV32D},
         {"fcvt.w.d", RVInstructionType::R, RVInstruction::FCVTWD, 0b1010011, 0b110000100000, RVInstructionSet::RV32D},
         {"fcvt.wu.d", RVInstructionType::R, RVInstruction::FCVTWUD, 0b1010011, 0b110000100001, RVInstructionSet::RV32D},
         {"fdiv.d", RVInstructionType::R, RVInstruction::FDIVD, 0b1010011, 0b0001110, RVInstructionSet::RV32D},
         {"feq.d", RVInstructionType::R, RVInstruction::FEQD, 0b1010011, 0b1010001010, RVInstructionSet::RV32D},
         {"fld", RVInstructionType::I, RVInstruction::FLD, 0b0000111, 0b011, RVInstructionSet::RV32D},
         {"fle.d", RVInstructionType::R, RVInstruction::FLED, 0b1010011, 0b1010001000, RVInstructionSet::RV32D},
         {"fmin.d", RVInstructionType::R, RVInstruction::FMIND, 0b1010011, 0b0010101000, RVInstructionSet::RV32D},
         {"fmsub.d", RVInstructionType::R, RVInstruction::FMSUBD, 0b1000011, 0b01, RVInstructionSet::RV32D},
         {"fmul.d", RVInstructionType::R, RVInstruction::FMULD, 0b1010011, 0b00010001, RVInstructionSet::RV32D},
         {"fnmadd.d", RVInstructionType::R, RVInstruction::FNMADDD, 0b1000011, 0b01, RVInstructionSet::RV32D},
         {"fnmsub.d", RVInstructionType::R, RVInstruction::FNMSUBD, 0b1000011, 0b01, RVInstructionSet::RV32D},
         {"fsd", RVInstructionType::S, RVInstruction::FSD, 0b0100111, 0b011, RVInstructionSet::RV32D},
         {"fsgnj.d", RVInstructionType::R, RVInstruction::FSGNJD, 0b1010011, 0b0010001000, RVInstructionSet::RV32D},
         {"fsgnjn.d", RVInstructionType::R, RVInstruction::FSGJND, 0b1010011, 0b0010001, RVInstructionSet::RV32D},
         {"fsgnjx.d", RVInstructionType::R, RVInstruction::FSGNJXD, 0b1010011, 0b0010001010, RVInstructionSet::RV32D},
         {"fsqrt.d", RVInstructionType::R, RVInstruction::FSQRTD, 0b1010011, 0b010110100000, RVInstructionSet::RV32D},
         {"fsub.d", RVInstructionType::R, RVInstruction::FSUBD, 0b1010011, 0b0000101, RVInstructionSet::RV32D},
         {"fcvt.l.d", RVInstructionType::R, RVInstruction::FCVTLD, 0b1010011, 0b110000100010, RVInstructionSet::RV64D},
         {"fcvt.lu.d", RVInstructionType::R, RVInstruction::FCVTLUD, 0b1010011, 0b110000100011, RVInstructionSet::RV64D},
         {"fmv.x.d", RVInstructionType::R, RVInstruction::FMVDX, 0b1010011, 0b111000100000, RVInstructionSet::RV64D},
         {"fcvt.d.l", RVInstructionType::R, RVInstruction::FCVTDL, 0b1010011, 0b110100100010, RVInstructionSet::RV64D},
         {"fcvt.d.lu", RVInstructionType::R, RVInstruction::FCVTDLU, 0b1010011, 0b110100100011, RVInstructionSet::RV64D},
         {"fmv.d.x", RVInstructionType::R, RVInstruction::FMVDX, 0b1010011, 0b111100100000, RVInstructionSet::RV64D},
         {"fence.i", RVInstructionType::I, RVInstruction::FENCE, 0b0001111, 0b001, RVInstructionSet::Zifencei},
         {"csrrw", RVInstructionType::I, RVInstruction::CSRRW, 0b1110011, 0b001, RVInstructionSet::Zicsr},
         {"csrrs", RVInstructionType::I, RVInstruction::CSRRS, 0b1110011, 0b010, RVInstructionSet::Zicsr},
         {"csrrc", RVInstructionType::I, RVInstruction::CSRRC, 0b1110011, 0b011, RVInstructionSet::Zicsr},
         {"csrrwi", RVInstructionType::I, RVInstruction::CSRRWI, 0b1110011, 0b101, RVInstructionSet::Zicsr},
         {"csrrsi", RVInstructionType::I, RVInstruction::CSRRSI, 0b1110011, 0b110, RVInstructionSet::Zicsr},
         {"csrrci", RVInstructionType::I, RVInstruction::CSRRCI, 0b1110011, 0b111, RVInstructionSet::Zicsr},
         {"wrs.nto", RVInstructionType::I, RVInstruction::WRSNTO, 0b1110011, 0b100, RVInstructionSet::Zawrs},
         {"wrs.sto", RVInstructionType::I, RVInstruction::WRSSTO, 0b1110011, 0b101, RVInstructionSet::Zawrs},
         {"c.lwsp", RVInstructionType::CIW, RVInstruction::CLWSP, 0b10, 0b010, RVInstructionSet::C},
         {"c.ldsp", RVInstructionType::CIW, RVInstruction::CLDSP, 0b10, 0b011, RVInstructionSet::C},
         {"c.lqsp", RVInstructionType::CIW, RVInstruction::CLQSP, 0b10, 0b001, RVInstructionSet::C},
         {"c.flwsp", RVInstructionType::CIW, RVInstruction::CFLWSP, 0b10, 0b011, RVInstructionSet::C},
         {"c.fldsp", RVInstructionType::CIW, RVInstruction::CFLDSP, 0b10, 0b001, RVInstructionSet::C},
         {"c.swsp", RVInstructionType::CIW, RVInstruction::CSWSP, 0b10, 0b110, RVInstructionSet::C},
         {"c.sdsp", RVInstructionType::CIW, RVInstruction::CSDSP, 0b10, 0b111, RVInstructionSet::C},
         {"c.sqsp", RVInstructionType::CIW, RVInstruction::CSQSP, 0b10, 0b101, RVInstructionSet::C},
         {"c.fswsp", RVInstructionType::CIW, RVInstruction::CFSWSP, 0b10, 0b111, RVInstructionSet::C},
         {"c.fsdsp", RVInstructionType::CIW, RVInstruction::CFSDSP, 0b10, 0b101, RVInstructionSet::C},
         {"c.lw", RVInstructionType::CI, RVInstruction::CLW, 0b00, 0b010, RVInstructionSet::C},
         {"c.ld", RVInstructionType::CI, RVInstruction::CLD, 0b00, 0b011, RVInstructionSet::C},
         {"c.lq", RVInstructionType::CI, RVInstruction::CLQ, 0b00, 0b001, RVInstructionSet::C},
         {"c.flw", RVInstructionType::CI, RVInstruction::CFLW, 0b00, 0b011, RVInstructionSet::C},
         {"c.fld", RVInstructionType::CI, RVInstruction::CFLD, 0b00, 0b001, RVInstructionSet::C},
         {"c.sw", RVInstructionType::CI, RVInstruction::CSW, 0b00, 0b110, RVInstructionSet::C},
         {"c.sd", RVInstructionType::CI, RVInstruction::CSD, 0b00, 0b111, RVInstructionSet::C},
         {"c.sq", RVInstructionType::CI, RVInstruction::CSQ, 0b00, 0b101, RVInstructionSet::C},
         {"c.fsw", RVInstructionType::CI, RVInstruction::CFSW, 0b00, 0b111, RVInstructionSet::C},
         {"c.fsd", RVInstructionType::CI, RVInstruction::CFSD, 0b00, 0b101, RVInstructionSet::C},
         {"c.j", RVInstructionType::CJ, RVInstruction::CJ, 0b01, 0b101, RVInstructionSet::C},
         {"c.jal", RVInstructionType::CJ, RVInstruction::CJAL, 0b01, 0b001, RVInstructionSet::C},
         {"c.jr", RVInstructionType::CR, RVInstruction::CJR, 0b10, 0b100, RVInstructionSet::C},
         {"c.jalr", RVInstructionType::CR, RVInstruction::CJALR, 0b10, 0b100, RVInstructionSet::C},
         {"c.beqz", RVInstructionType::CB, RVInstruction::CBEQZ, 0b01, 0b110, RVInstructionSet::C},
         {"c.bnez", RVInstructionType::CB, RVInstruction::CBNEZ, 0b01, 0b111, RVInstructionSet::C},
         {"c.li", RVInstructionType::CI, RVInstruction::CLI, 0b01, 0b010, RVInstructionSet::C},
         {"c.lui", RVInstructionType::CI, RVInstruction::CLUI, 0b01, 0b011, RVInstructionSet::C},
         {"c.addi", RVInstructionType::CI, RVInstruction::CADDI, 0b01, 0b000, RVInstructionSet::C},
         {"c.addiw", RVInstructionType::CI, RVInstruction::CADDIW, 0b01, 0b001, RVInstructionSet::C},
         {"c.addi16sp", RVInstructionType::CI, RVInstruction::CADDI16SP, 0b01, 0b011, RVInstructionSet::C},
         {"c.slli", RVInstructionType::CI, RVInstruction::CSLLI, 0b10, 0b000, RVInstructionSet::C},
         {"c.srli", RVInstructionType::CI, RVInstruction::CSRLI, 0b01, 0b100, RVInstructionSet::C},
         {"c.srai", RVInstructionType::CI, RVInstruction::CSRAI, 0b01, 0b100, RVInstructionSet::C},
         {"c.andi", RVInstructionType::CI, RVInstruction::CANDI, 0b01, 0b100, RVInstructionSet::C},
         {"c.mv", RVInstructionType::CR, RVInstruction::CMV, 0b10, 0b100, RVInstructionSet::C},
         {"c.add", RVInstructionType::CR, RVInstruction::CADD, 0b10, 0b100, RVInstructionSet::C},
         {"c.and", RVInstructionType::CR, RVInstruction::CAND, 0b01, 0b100, RVInstructionSet::C},
         {"c.or", RVInstructionType::CR, RVInstruction::COR, 0b01, 0b100, RVInstructionSet::C},
         {"c.xor", RVInstructionType::CR, RVInstruction::CXOR, 0b01, 0b100, RVInstructionSet::C},
         {"c.sub", RVInstructionType::CR, RVInstruction::CSUB, 0b01, 0b100, RVInstructionSet::C},
         {"c.addw", RVInstructionType::CR, RVInstruction::CADDW, 0b01, 0b100, RVInstructionSet::C},
         {"c.subw", RVInstructionType::CR, RVInstruction::CSUBW, 0b01, 0b100, RVInstructionSet::C},
         {"c.nop", RVInstructionType::CR, RVInstruction::CNOP, 0b01, 0b000, RVInstructionSet::C},
         {"c.ebreak", RVInstructionType::CR, RVInstruction::CEBREAK, 0b10, 0b100, RVInstructionSet::C}}};
