Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id C375CDA9DC
	for <lists+qemu-devel@lfdr.de>; Thu, 17 Oct 2019 12:23:14 +0200 (CEST)
Received: from localhost ([::1]:41672 helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>)
	id 1iL2w5-0002zE-Rc
	for lists+qemu-devel@lfdr.de; Thu, 17 Oct 2019 06:23:13 -0400
Received: from eggs.gnu.org ([2001:470:142:3::10]:60479)
 by lists.gnu.org with esmtp (Exim 4.90_1)
 (envelope-from <philmd@redhat.com>) id 1iL2v5-0002AB-B9
 for qemu-devel@nongnu.org; Thu, 17 Oct 2019 06:22:14 -0400
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)
 (envelope-from <philmd@redhat.com>) id 1iL2v2-00006v-8v
 for qemu-devel@nongnu.org; Thu, 17 Oct 2019 06:22:11 -0400
Received: from mx1.redhat.com ([209.132.183.28]:44322)
 by eggs.gnu.org with esmtps (TLS1.0:DHE_RSA_AES_256_CBC_SHA1:32)
 (Exim 4.71) (envelope-from <philmd@redhat.com>) id 1iL2v2-00006J-1t
 for qemu-devel@nongnu.org; Thu, 17 Oct 2019 06:22:08 -0400
Received: from mail-wm1-f71.google.com (mail-wm1-f71.google.com
 [209.85.128.71])
 (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits))
 (No client certificate requested)
 by mx1.redhat.com (Postfix) with ESMTPS id 097748553F
 for <qemu-devel@nongnu.org>; Thu, 17 Oct 2019 10:22:07 +0000 (UTC)
Received: by mail-wm1-f71.google.com with SMTP id q9so904583wmj.9
 for <qemu-devel@nongnu.org>; Thu, 17 Oct 2019 03:22:06 -0700 (PDT)
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20161025;
 h=x-gm-message-state:subject:to:cc:references:from:message-id:date
 :user-agent:mime-version:in-reply-to:content-language
 :content-transfer-encoding;
 bh=9zYRSMLnnbJ8ZnnpJ56K0ySwTNpSPZDolsr4LmqlR94=;
 b=X4UqBAc8y4yOnBghuQsx7cM0xv41OO9Lgj0BkbagaBCvJmUJyfnjODBh0uUehqf2Tz
 1Rawr3QOqhSkuQ55UXkryf2CcrIzTiKXTXY1YPk0ucf4qOKtuN1TUVz52WHqNxDWdvuH
 YLWXw2sQj80b80cdnqH8AKHfG5ZvOJCGIrm/CVu0ZPuPqzRMOIT9kegjFxdE/Ygg7UOW
 67yB5jv6x2KJzCzyqwjbV5EZnV+2Cei744fZvgVsarMc0HcqmRgZ7WTescDs5aaiLL40
 1LvNRZfBYpruL6EGn+Gwskf8O/WOqcM/b9f4BBBUJoO/I1JXkp1SHVlVRvQK8r+ejnHn
 +B5g==
X-Gm-Message-State: APjAAAU/IDdxOyu/qR19lGnNmQLys2NvBloxMcE1xHxw8KjWh8isZ8C9
 uFfF6DSumY0weJmBFH4wziJUQoC4qqQIH/2iRT0csHhhZFXuLLKUlCLhyk2aR0bKbe/sg6ATA81
 YZuX3NBx1P6QojCM=
X-Received: by 2002:adf:ab5b:: with SMTP id r27mr2397520wrc.13.1571307725719; 
 Thu, 17 Oct 2019 03:22:05 -0700 (PDT)
X-Google-Smtp-Source: APXvYqw5lTV+4SyA0EQjjKUcksbLyornfVSv6pRe56xuDzGG1i9gBlrLXdUMzNsFJEFjYQfdhETERw==
X-Received: by 2002:adf:ab5b:: with SMTP id r27mr2397483wrc.13.1571307725324; 
 Thu, 17 Oct 2019 03:22:05 -0700 (PDT)
Received: from [192.168.1.36] (14.red-88-21-201.staticip.rima-tde.net.
 [88.21.201.14])
 by smtp.gmail.com with ESMTPSA id l18sm2493759wrn.48.2019.10.17.03.22.03
 (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128);
 Thu, 17 Oct 2019 03:22:04 -0700 (PDT)
Subject: Re: [PATCH 5/5] aspeed/i2c: Add trace events
To: =?UTF-8?Q?C=c3=a9dric_Le_Goater?= <clg@kaod.org>,
 Peter Maydell <peter.maydell@linaro.org>,
 Stefan Hajnoczi <stefanha@redhat.com>
References: <20191016085035.12136-1-clg@kaod.org>
 <20191016085035.12136-6-clg@kaod.org>
From: =?UTF-8?Q?Philippe_Mathieu-Daud=c3=a9?= <philmd@redhat.com>
Message-ID: <1e79a3e1-1531-11f8-9306-edfecad9896e@redhat.com>
Date: Thu, 17 Oct 2019 12:22:03 +0200
User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:68.0) Gecko/20100101
 Thunderbird/68.1.1
MIME-Version: 1.0
In-Reply-To: <20191016085035.12136-6-clg@kaod.org>
Content-Type: text/plain; charset=utf-8; format=flowed
Content-Language: en-US
Content-Transfer-Encoding: quoted-printable
X-detected-operating-system: by eggs.gnu.org: GNU/Linux 2.2.x-3.x [generic]
 [fuzzy]
X-Received-From: 209.132.183.28
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.23
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Cc: Jae Hyun Yoo <jae.hyun.yoo@linux.intel.com>,
 Andrew Jeffery <andrew@aj.id.au>, Eddie James <eajames@linux.vnet.ibm.com>,
 qemu-devel@nongnu.org, qemu-arm@nongnu.org, Joel Stanley <joel@jms.id.au>
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: "Qemu-devel" <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>

Hi C=C3=A9dric,

On 10/16/19 10:50 AM, C=C3=A9dric Le Goater wrote:
> Signed-off-by: C=C3=A9dric Le Goater <clg@kaod.org>
> ---
>   hw/i2c/aspeed_i2c.c | 93 ++++++++++++++++++++++++++++++++++++++------=
-
>   hw/i2c/trace-events |  9 +++++
>   2 files changed, 89 insertions(+), 13 deletions(-)
>=20
> diff --git a/hw/i2c/aspeed_i2c.c b/hw/i2c/aspeed_i2c.c
> index 030d9c56be65..2da04a4bff30 100644
> --- a/hw/i2c/aspeed_i2c.c
> +++ b/hw/i2c/aspeed_i2c.c
> @@ -28,6 +28,7 @@
>   #include "hw/i2c/aspeed_i2c.h"
>   #include "hw/irq.h"
>   #include "hw/qdev-properties.h"
> +#include "trace.h"
>  =20
>   /* I2C Global Register */
>  =20
> @@ -158,6 +159,13 @@ static inline void aspeed_i2c_bus_raise_interrupt(=
AspeedI2CBus *bus)
>   {
>       AspeedI2CClass *aic =3D ASPEED_I2C_GET_CLASS(bus->controller);
>  =20
> +    trace_aspeed_i2c_bus_raise_interrupt(bus->intr_status,
> +          bus->intr_status & I2CD_INTR_TX_NAK ? "nak|" : "",
> +          bus->intr_status & I2CD_INTR_TX_ACK ? "ack|" : "",
> +          bus->intr_status & I2CD_INTR_RX_DONE ? "done|" : "",
> +          bus->intr_status & I2CD_INTR_NORMAL_STOP ? "normal|" : "",
> +          bus->intr_status & I2CD_INTR_ABNORMAL ? "abnormal" : "");
> +
>       bus->intr_status &=3D bus->intr_ctrl;
>       if (bus->intr_status) {
>           bus->controller->intr_status |=3D 1 << bus->id;
> @@ -170,41 +178,57 @@ static uint64_t aspeed_i2c_bus_read(void *opaque,=
 hwaddr offset,
>   {
>       AspeedI2CBus *bus =3D opaque;
>       AspeedI2CClass *aic =3D ASPEED_I2C_GET_CLASS(bus->controller);
> +    uint64_t value =3D -1;
>  =20
>       switch (offset) {
>       case I2CD_FUN_CTRL_REG:
> -        return bus->ctrl;
> +        value =3D bus->ctrl;
> +        break;
>       case I2CD_AC_TIMING_REG1:
> -        return bus->timing[0];
> +        value =3D bus->timing[0];
> +        break;
>       case I2CD_AC_TIMING_REG2:
> -        return bus->timing[1];
> +        value =3D bus->timing[1];
> +        break;
>       case I2CD_INTR_CTRL_REG:
> -        return bus->intr_ctrl;
> +        value =3D bus->intr_ctrl;
> +        break;
>       case I2CD_INTR_STS_REG:
> -        return bus->intr_status;
> +        value =3D bus->intr_status;
> +        break;
>       case I2CD_POOL_CTRL_REG:
> -        return bus->pool_ctrl;
> +        value =3D bus->pool_ctrl;
> +        break;
>       case I2CD_BYTE_BUF_REG:
> -        return bus->buf;
> +        value =3D bus->buf;
> +        break;
>       case I2CD_CMD_REG:
> -        return bus->cmd | (i2c_bus_busy(bus->bus) << 16);
> +        value =3D bus->cmd | (i2c_bus_busy(bus->bus) << 16);
> +        break;
>       case I2CD_DMA_ADDR:
>           if (!aic->has_dma) {
>               qemu_log_mask(LOG_GUEST_ERROR, "%s: No DMA support\n",  _=
_func__);
> -            return -1;
> +            break;
>           }
> -        return bus->dma_addr;
> +        value =3D bus->dma_addr;
> +        break;
>       case I2CD_DMA_LEN:
>           if (!aic->has_dma) {
>               qemu_log_mask(LOG_GUEST_ERROR, "%s: No DMA support\n",  _=
_func__);
> -            return -1;
> +            break;
>           }
> -        return bus->dma_len;
> +        value =3D bus->dma_len;
> +        break;
> +
>       default:
>           qemu_log_mask(LOG_GUEST_ERROR,
>                         "%s: Bad offset 0x%" HWADDR_PRIx "\n", __func__=
, offset);
> -        return -1;
> +        value =3D -1;
> +        break;
>       }
> +
> +    trace_aspeed_i2c_bus_read(bus->id, offset, size, value);
> +    return value;
>   }
>  =20
>   static void aspeed_i2c_set_state(AspeedI2CBus *bus, uint8_t state)
> @@ -246,6 +270,9 @@ static int aspeed_i2c_bus_send(AspeedI2CBus *bus, u=
int8_t pool_start)
>           for (i =3D pool_start; i < I2CD_POOL_TX_COUNT(bus->pool_ctrl)=
; i++) {
>               uint8_t *pool_base =3D aic->bus_pool_base(bus);
>  =20
> +            trace_aspeed_i2c_bus_send("BUF", i + 1,
> +                                      I2CD_POOL_TX_COUNT(bus->pool_ctr=
l),
> +                                      pool_base[i]);
>               ret =3D i2c_send(bus->bus, pool_base[i]);
>               if (ret) {
>                   break;
> @@ -256,6 +283,7 @@ static int aspeed_i2c_bus_send(AspeedI2CBus *bus, u=
int8_t pool_start)
>           while (bus->dma_len) {
>               uint8_t data;
>               aspeed_i2c_dma_read(bus, &data);
> +            trace_aspeed_i2c_bus_send("DMA", bus->dma_len, bus->dma_le=
n, data);
>               ret =3D i2c_send(bus->bus, data);
>               if (ret) {
>                   break;
> @@ -263,6 +291,7 @@ static int aspeed_i2c_bus_send(AspeedI2CBus *bus, u=
int8_t pool_start)
>           }
>           bus->cmd &=3D ~I2CD_TX_DMA_ENABLE;
>       } else {
> +        trace_aspeed_i2c_bus_send("BYTE", pool_start, 1, bus->buf);
>           ret =3D i2c_send(bus->bus, bus->buf);
>       }
>  =20
> @@ -281,6 +310,9 @@ static void aspeed_i2c_bus_recv(AspeedI2CBus *bus)
>  =20
>           for (i =3D 0; i < I2CD_POOL_RX_SIZE(bus->pool_ctrl); i++) {
>               pool_base[i] =3D i2c_recv(bus->bus);
> +            trace_aspeed_i2c_bus_recv("BUF", i + 1,
> +                                      I2CD_POOL_RX_SIZE(bus->pool_ctrl=
),
> +                                      pool_base[i]);
>           }
>  =20
>           /* Update RX count */
> @@ -294,6 +326,7 @@ static void aspeed_i2c_bus_recv(AspeedI2CBus *bus)
>               MemTxResult result;
>  =20
>               data =3D i2c_recv(bus->bus);
> +            trace_aspeed_i2c_bus_recv("DMA", bus->dma_len, bus->dma_le=
n, data);
>               result =3D address_space_write(&s->dram_as, bus->dma_addr=
,
>                                            MEMTXATTRS_UNSPECIFIED, &dat=
a, 1);
>               if (result !=3D MEMTX_OK) {
> @@ -307,6 +340,7 @@ static void aspeed_i2c_bus_recv(AspeedI2CBus *bus)
>           bus->cmd &=3D ~I2CD_RX_DMA_ENABLE;
>       } else {
>           data =3D i2c_recv(bus->bus);
> +        trace_aspeed_i2c_bus_recv("BYTE", 1, 1, bus->buf);
>           bus->buf =3D (data & I2CD_BYTE_BUF_RX_MASK) << I2CD_BYTE_BUF_=
RX_SHIFT;
>       }
>   }
> @@ -364,6 +398,33 @@ static bool aspeed_i2c_check_sram(AspeedI2CBus *bu=
s)
>       return true;
>   }
>  =20
> +static void aspeed_i2c_bus_cmd_dump(AspeedI2CBus *bus)
> +{
> +    g_autofree char *cmd_flags;
> +    uint32_t count;
> +
> +    if (bus->cmd & (I2CD_RX_BUFF_ENABLE | I2CD_RX_BUFF_ENABLE)) {
> +        count =3D I2CD_POOL_TX_COUNT(bus->pool_ctrl);
> +    } else if (bus->cmd & (I2CD_RX_DMA_ENABLE | I2CD_RX_DMA_ENABLE)) {
> +        count =3D bus->dma_len;
> +    } else { /* BYTE mode */
> +        count =3D 1;
> +    }
> +
> +    cmd_flags =3D g_strdup_printf("%s%s%s%s%s%s%s%s%s",
> +                                bus->cmd & I2CD_M_START_CMD ? "start|"=
 : "",
> +                                bus->cmd & I2CD_RX_DMA_ENABLE ? "rxdma=
|" : "",
> +                                bus->cmd & I2CD_TX_DMA_ENABLE ? "txdma=
|" : "",
> +                                bus->cmd & I2CD_RX_BUFF_ENABLE ? "rxbu=
f|" : "",
> +                                bus->cmd & I2CD_TX_BUFF_ENABLE ? "txbu=
f|" : "",
> +                                bus->cmd & I2CD_M_TX_CMD ? "tx|" : "",
> +                                bus->cmd & I2CD_M_RX_CMD ? "rx|" : "",
> +                                bus->cmd & I2CD_M_S_RX_CMD_LAST ? "las=
t|" : "",
> +                                bus->cmd & I2CD_M_STOP_CMD ? "stop" : =
"");
> +
> +    trace_aspeed_i2c_bus_cmd(bus->cmd, cmd_flags, count, bus->intr_sta=
tus);
> +}
> +
>   /*
>    * The state machine needs some refinement. It is only used to track
>    * invalid STOP commands for the moment.
> @@ -379,6 +440,10 @@ static void aspeed_i2c_bus_handle_cmd(AspeedI2CBus=
 *bus, uint64_t value)
>           return;
>       }
>  =20
> +    if (trace_event_get_state_backends(TRACE_ASPEED_I2C_BUS_CMD)) {
> +        aspeed_i2c_bus_cmd_dump(bus);
> +    }
> +
>       if (bus->cmd & I2CD_M_START_CMD) {
>           uint8_t state =3D aspeed_i2c_get_state(bus) & I2CD_MACTIVE ?
>               I2CD_MSTARTR : I2CD_MSTART;
> @@ -465,6 +530,8 @@ static void aspeed_i2c_bus_write(void *opaque, hwad=
dr offset,
>       AspeedI2CClass *aic =3D ASPEED_I2C_GET_CLASS(bus->controller);
>       bool handle_rx;
>  =20
> +    trace_aspeed_i2c_bus_write(bus->id, offset, size, value);
> +
>       switch (offset) {
>       case I2CD_FUN_CTRL_REG:
>           if (value & I2CD_SLAVE_EN) {
> diff --git a/hw/i2c/trace-events b/hw/i2c/trace-events
> index e1c810d5bd08..08db8fa68924 100644
> --- a/hw/i2c/trace-events
> +++ b/hw/i2c/trace-events
> @@ -5,3 +5,12 @@
>   i2c_event(const char *event, uint8_t address) "%s(addr:0x%02x)"
>   i2c_send(uint8_t address, uint8_t data) "send(addr:0x%02x) data:0x%02=
x"
>   i2c_recv(uint8_t address, uint8_t data) "recv(addr:0x%02x) data:0x%02=
x"
> +
> +# aspeed_i2c.c
> +
> +aspeed_i2c_bus_cmd(uint32_t cmd, const char *cmd_flags, uint32_t count=
, uint32_t intr_status) "handling cmd=3D0x%x %s count=3D%d intr=3D0x%x"
> +aspeed_i2c_bus_raise_interrupt(uint32_t intr_status, const char *str1,=
 const char *str2, const char *str3, const char *str4, const char *str5) =
"handled intr=3D0x%x %s%s%s%s%s"

There are various trace backends, your output seems designed only for=20
the "log" backend.

Using 'unsigned is_nak, unsigned is_ack, ...' "nak:%u ack:%u ..." would=20
make your event compatible with the other backends (and ease their parsin=
g).

> +aspeed_i2c_bus_read(uint32_t busid, uint64_t offset, unsigned size, ui=
nt64_t value) "bus[%d]: To 0x%" PRIx64 " of size %u: 0x%" PRIx64
> +aspeed_i2c_bus_write(uint32_t busid, uint64_t offset, unsigned size, u=
int64_t value) "bus[%d]: To 0x%" PRIx64 " of size %u: 0x%" PRIx64
> +aspeed_i2c_bus_send(const char *mode, int i, int count, uint8_t byte) =
"%s send %d/%d 0x%02x"
> +aspeed_i2c_bus_recv(const char *mode, int i, int count, uint8_t byte) =
"%s recv %d/%d 0x%02x"
>=20

