<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4742" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4742{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_4742{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_4742{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4742{left:69px;bottom:904px;letter-spacing:0.13px;}
#t5_4742{left:151px;bottom:904px;letter-spacing:0.15px;word-spacing:0.01px;}
#t6_4742{left:541px;bottom:904px;letter-spacing:0.16px;}
#t7_4742{left:69px;bottom:880px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#t8_4742{left:130px;bottom:887px;}
#t9_4742{left:146px;bottom:880px;letter-spacing:-0.31px;}
#ta_4742{left:180px;bottom:887px;}
#tb_4742{left:195px;bottom:880px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tc_4742{left:69px;bottom:863px;letter-spacing:-0.19px;word-spacing:-0.43px;}
#td_4742{left:69px;bottom:846px;letter-spacing:-0.31px;word-spacing:-0.33px;}
#te_4742{left:75px;bottom:979px;letter-spacing:-0.11px;}
#tf_4742{left:75px;bottom:962px;letter-spacing:-0.12px;}
#tg_4742{left:93px;bottom:802px;letter-spacing:0.12px;word-spacing:-0.07px;}
#th_4742{left:179px;bottom:802px;letter-spacing:0.13px;word-spacing:-0.01px;}
#ti_4742{left:298px;bottom:784px;letter-spacing:0.13px;word-spacing:0.02px;}
#tj_4742{left:100px;bottom:761px;letter-spacing:-0.12px;}
#tk_4742{left:101px;bottom:744px;letter-spacing:-0.13px;}
#tl_4742{left:225px;bottom:744px;letter-spacing:-0.13px;word-spacing:0.04px;}
#tm_4742{left:449px;bottom:744px;letter-spacing:-0.16px;}
#tn_4742{left:633px;bottom:744px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#to_4742{left:87px;bottom:719px;letter-spacing:-0.18px;}
#tp_4742{left:143px;bottom:719px;letter-spacing:-0.14px;}
#tq_4742{left:85px;bottom:695px;letter-spacing:-0.15px;}
#tr_4742{left:146px;bottom:695px;letter-spacing:-0.12px;}
#ts_4742{left:189px;bottom:695px;letter-spacing:-0.15px;}
#tt_4742{left:436px;bottom:695px;letter-spacing:-0.14px;}
#tu_4742{left:513px;bottom:695px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#tv_4742{left:513px;bottom:674px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#tw_4742{left:189px;bottom:649px;}
#tx_4742{left:513px;bottom:649px;letter-spacing:-0.11px;}
#ty_4742{left:189px;bottom:625px;}
#tz_4742{left:513px;bottom:625px;letter-spacing:-0.12px;}
#t10_4742{left:189px;bottom:600px;}
#t11_4742{left:513px;bottom:600px;letter-spacing:-0.12px;}
#t12_4742{left:189px;bottom:576px;letter-spacing:-0.15px;}
#t13_4742{left:512px;bottom:576px;letter-spacing:-0.12px;}
#t14_4742{left:189px;bottom:551px;letter-spacing:-0.12px;}
#t15_4742{left:513px;bottom:551px;letter-spacing:-0.12px;}
#t16_4742{left:189px;bottom:527px;letter-spacing:-0.14px;}
#t17_4742{left:512px;bottom:527px;letter-spacing:-0.14px;}
#t18_4742{left:81px;bottom:503px;letter-spacing:-0.16px;}
#t19_4742{left:142px;bottom:503px;letter-spacing:-0.16px;}
#t1a_4742{left:189px;bottom:503px;letter-spacing:-0.15px;}
#t1b_4742{left:436px;bottom:503px;letter-spacing:-0.14px;}
#t1c_4742{left:513px;bottom:503px;letter-spacing:-0.11px;}
#t1d_4742{left:189px;bottom:478px;letter-spacing:-0.11px;}
#t1e_4742{left:513px;bottom:478px;letter-spacing:-0.14px;}
#t1f_4742{left:189px;bottom:454px;}
#t1g_4742{left:513px;bottom:454px;letter-spacing:-0.15px;}
#t1h_4742{left:189px;bottom:429px;}
#t1i_4742{left:513px;bottom:429px;letter-spacing:-0.15px;}
#t1j_4742{left:189px;bottom:405px;letter-spacing:-0.13px;}
#t1k_4742{left:513px;bottom:405px;letter-spacing:-0.14px;}
#t1l_4742{left:189px;bottom:380px;letter-spacing:-0.13px;}
#t1m_4742{left:513px;bottom:380px;letter-spacing:-0.14px;}
#t1n_4742{left:189px;bottom:356px;letter-spacing:-0.14px;}
#t1o_4742{left:512px;bottom:356px;letter-spacing:-0.14px;}
#t1p_4742{left:189px;bottom:331px;letter-spacing:-0.13px;}
#t1q_4742{left:513px;bottom:331px;letter-spacing:-0.15px;}
#t1r_4742{left:189px;bottom:307px;letter-spacing:-0.13px;}
#t1s_4742{left:512px;bottom:307px;letter-spacing:-0.15px;}
#t1t_4742{left:189px;bottom:283px;letter-spacing:-0.14px;}
#t1u_4742{left:512px;bottom:283px;letter-spacing:-0.14px;}
#t1v_4742{left:81px;bottom:258px;letter-spacing:-0.14px;}
#t1w_4742{left:142px;bottom:258px;letter-spacing:-0.17px;}
#t1x_4742{left:189px;bottom:258px;letter-spacing:-0.14px;}
#t1y_4742{left:436px;bottom:258px;letter-spacing:-0.14px;}
#t1z_4742{left:513px;bottom:258px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t20_4742{left:189px;bottom:234px;}
#t21_4742{left:513px;bottom:234px;letter-spacing:-0.15px;}
#t22_4742{left:189px;bottom:209px;}
#t23_4742{left:513px;bottom:209px;letter-spacing:-0.12px;}
#t24_4742{left:189px;bottom:185px;}
#t25_4742{left:513px;bottom:185px;letter-spacing:-0.14px;}
#t26_4742{left:189px;bottom:160px;}
#t27_4742{left:513px;bottom:160px;letter-spacing:-0.13px;}
#t28_4742{left:189px;bottom:136px;letter-spacing:-0.14px;}
#t29_4742{left:513px;bottom:136px;letter-spacing:-0.14px;}
#t2a_4742{left:105px;bottom:1086px;letter-spacing:0.11px;word-spacing:-0.07px;}
#t2b_4742{left:191px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t2c_4742{left:370px;bottom:1068px;letter-spacing:0.12px;word-spacing:0.02px;}
#t2d_4742{left:100px;bottom:1045px;letter-spacing:-0.12px;}
#t2e_4742{left:101px;bottom:1028px;letter-spacing:-0.14px;}
#t2f_4742{left:223px;bottom:1028px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t2g_4742{left:242px;bottom:1011px;letter-spacing:-0.14px;word-spacing:-0.04px;}
#t2h_4742{left:453px;bottom:1028px;letter-spacing:-0.14px;}
#t2i_4742{left:638px;bottom:1028px;letter-spacing:-0.11px;word-spacing:0.05px;}
#t2j_4742{left:87px;bottom:1004px;letter-spacing:-0.18px;}
#t2k_4742{left:143px;bottom:1004px;letter-spacing:-0.14px;}

.s1_4742{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4742{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4742{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_4742{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_4742{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s6_4742{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s7_4742{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s8_4742{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4742" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4742Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4742" style="-webkit-user-select: none;"><object width="935" height="1210" data="4742/4742.svg" type="image/svg+xml" id="pdf4742" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4742" class="t s1_4742">2-220 </span><span id="t2_4742" class="t s1_4742">Vol. 4 </span>
<span id="t3_4742" class="t s2_4742">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4742" class="t s3_4742">2.12.2 </span><span id="t5_4742" class="t s3_4742">Additional MSRs Supported by the Intel® Xeon® </span><span id="t6_4742" class="t s3_4742">Processor E7 v2 Family </span>
<span id="t7_4742" class="t s4_4742">The Intel </span>
<span id="t8_4742" class="t s5_4742">® </span>
<span id="t9_4742" class="t s4_4742">Xeon </span>
<span id="ta_4742" class="t s5_4742">® </span>
<span id="tb_4742" class="t s4_4742">processor E7 v2 family (based on Ivy Bridge-E microarchitecture) with a CPUID Signature </span>
<span id="tc_4742" class="t s4_4742">DisplayFamily_DisplayModel value of 06_3EH supports the MSR interfaces listed in Table 2-20, Table 2-26, and </span>
<span id="td_4742" class="t s4_4742">Table 2-27. </span>
<span id="te_4742" class="t s6_4742">See Table 2-20, for other MSR definitions applicable to Intel Xeon processor E5 v2 with a CPUID Signature </span>
<span id="tf_4742" class="t s6_4742">DisplayFamily_DisplayModel value of 06_3EH. </span>
<span id="tg_4742" class="t s7_4742">Table 2-27. </span><span id="th_4742" class="t s7_4742">Additional MSRs Supported by the Intel® Xeon® Processor E7 v2 Family with a CPUID Signature </span>
<span id="ti_4742" class="t s7_4742">DisplayFamily_DisplayModel Value of 06_3EH </span>
<span id="tj_4742" class="t s8_4742">Register </span>
<span id="tk_4742" class="t s8_4742">Address </span><span id="tl_4742" class="t s8_4742">Register Name / Bit Fields </span><span id="tm_4742" class="t s8_4742">Scope </span><span id="tn_4742" class="t s8_4742">Bit Description </span>
<span id="to_4742" class="t s8_4742">Hex </span><span id="tp_4742" class="t s8_4742">Dec </span>
<span id="tq_4742" class="t s6_4742">3AH </span><span id="tr_4742" class="t s6_4742">58 </span><span id="ts_4742" class="t s6_4742">IA32_FEATURE_CONTROL </span><span id="tt_4742" class="t s6_4742">Thread </span><span id="tu_4742" class="t s6_4742">Control Features in Intel 64 Processor (R/W) </span>
<span id="tv_4742" class="t s6_4742">See Table 2-2. </span>
<span id="tw_4742" class="t s6_4742">0 </span><span id="tx_4742" class="t s6_4742">Lock (R/WL) </span>
<span id="ty_4742" class="t s6_4742">1 </span><span id="tz_4742" class="t s6_4742">Enable VMX Inside SMX Operation (R/WL) </span>
<span id="t10_4742" class="t s6_4742">2 </span><span id="t11_4742" class="t s6_4742">Enable VMX Outside SMX Operation (R/WL) </span>
<span id="t12_4742" class="t s6_4742">14:8 </span><span id="t13_4742" class="t s6_4742">SENTER Local Functions Enables (R/WL) </span>
<span id="t14_4742" class="t s6_4742">15 </span><span id="t15_4742" class="t s6_4742">SENTER Global Functions Enable (R/WL) </span>
<span id="t16_4742" class="t s6_4742">63:16 </span><span id="t17_4742" class="t s6_4742">Reserved </span>
<span id="t18_4742" class="t s6_4742">179H </span><span id="t19_4742" class="t s6_4742">377 </span><span id="t1a_4742" class="t s6_4742">IA32_MCG_CAP </span><span id="t1b_4742" class="t s6_4742">Thread </span><span id="t1c_4742" class="t s6_4742">Global Machine Check Capability (R/O) </span>
<span id="t1d_4742" class="t s6_4742">7:0 </span><span id="t1e_4742" class="t s6_4742">Count </span>
<span id="t1f_4742" class="t s6_4742">8 </span><span id="t1g_4742" class="t s6_4742">MCG_CTL_P </span>
<span id="t1h_4742" class="t s6_4742">9 </span><span id="t1i_4742" class="t s6_4742">MCG_EXT_P </span>
<span id="t1j_4742" class="t s6_4742">10 </span><span id="t1k_4742" class="t s6_4742">MCP_CMCI_P </span>
<span id="t1l_4742" class="t s6_4742">11 </span><span id="t1m_4742" class="t s6_4742">MCG_TES_P </span>
<span id="t1n_4742" class="t s6_4742">15:12 </span><span id="t1o_4742" class="t s6_4742">Reserved </span>
<span id="t1p_4742" class="t s6_4742">23:16 </span><span id="t1q_4742" class="t s6_4742">MCG_EXT_CNT </span>
<span id="t1r_4742" class="t s6_4742">24 </span><span id="t1s_4742" class="t s6_4742">MCG_SER_P </span>
<span id="t1t_4742" class="t s6_4742">63:25 </span><span id="t1u_4742" class="t s6_4742">Reserved </span>
<span id="t1v_4742" class="t s6_4742">17AH </span><span id="t1w_4742" class="t s6_4742">378 </span><span id="t1x_4742" class="t s6_4742">IA32_MCG_STATUS </span><span id="t1y_4742" class="t s6_4742">Thread </span><span id="t1z_4742" class="t s6_4742">Global Machine Check Status (R/WO) </span>
<span id="t20_4742" class="t s6_4742">0 </span><span id="t21_4742" class="t s6_4742">RIPV </span>
<span id="t22_4742" class="t s6_4742">1 </span><span id="t23_4742" class="t s6_4742">EIPV </span>
<span id="t24_4742" class="t s6_4742">2 </span><span id="t25_4742" class="t s6_4742">MCIP </span>
<span id="t26_4742" class="t s6_4742">3 </span><span id="t27_4742" class="t s6_4742">LMCE Signaled </span>
<span id="t28_4742" class="t s6_4742">63:4 </span><span id="t29_4742" class="t s6_4742">Reserved </span>
<span id="t2a_4742" class="t s7_4742">Table 2-26. </span><span id="t2b_4742" class="t s7_4742">MSRs Supported by the Intel® Xeon® Processor E5 v2 Product Family Based on Ivy Bridge-E </span>
<span id="t2c_4742" class="t s7_4742">Microarchitecture (Contd.) </span>
<span id="t2d_4742" class="t s8_4742">Register </span>
<span id="t2e_4742" class="t s8_4742">Address </span><span id="t2f_4742" class="t s8_4742">Register Name / Bit Fields </span>
<span id="t2g_4742" class="t s8_4742">(Former MSR Name) </span>
<span id="t2h_4742" class="t s8_4742">Scope </span><span id="t2i_4742" class="t s8_4742">Bit Description </span>
<span id="t2j_4742" class="t s8_4742">Hex </span><span id="t2k_4742" class="t s8_4742">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
