#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: $sdffe~3^Q~22.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~31.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~22.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~22.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[22] (multiply)                                      1.181     1.347
$mul~14[0].out[23] (multiply)                                    1.523     2.870
$mul~15[0].a[23] (multiply)                                      3.439     6.309
$mul~15[0].out[23] (multiply)                                    1.523     7.832
$mul~16[0].a[23] (multiply)                                      2.851    10.683
$mul~16[0].out[2] (multiply)                                     1.523    12.206
new_n1589.in[4] (.names)                                         2.380    14.585
new_n1589.out[0] (.names)                                        0.261    14.846
new_n1597.in[1] (.names)                                         0.100    14.946
new_n1597.out[0] (.names)                                        0.261    15.207
new_n1609.in[1] (.names)                                         0.100    15.307
new_n1609.out[0] (.names)                                        0.261    15.568
new_n1618.in[2] (.names)                                         0.480    16.049
new_n1618.out[0] (.names)                                        0.261    16.310
new_n1627_1.in[0] (.names)                                       0.466    16.775
new_n1627_1.out[0] (.names)                                      0.235    17.010
new_n1645.in[1] (.names)                                         0.483    17.494
new_n1645.out[0] (.names)                                        0.261    17.755
new_n1657.in[0] (.names)                                         0.480    18.235
new_n1657.out[0] (.names)                                        0.261    18.496
new_n1674.in[1] (.names)                                         0.479    18.975
new_n1674.out[0] (.names)                                        0.261    19.236
new_n1687.in[1] (.names)                                         0.100    19.336
new_n1687.out[0] (.names)                                        0.261    19.597
new_n1704.in[1] (.names)                                         0.478    20.075
new_n1704.out[0] (.names)                                        0.261    20.336
new_n1717.in[0] (.names)                                         0.478    20.814
new_n1717.out[0] (.names)                                        0.261    21.075
new_n1735.in[1] (.names)                                         0.479    21.554
new_n1735.out[0] (.names)                                        0.261    21.815
new_n1748.in[1] (.names)                                         0.332    22.147
new_n1748.out[0] (.names)                                        0.261    22.408
new_n1751.in[1] (.names)                                         0.334    22.742
new_n1751.out[0] (.names)                                        0.261    23.003
n1230.in[1] (.names)                                             0.100    23.103
n1230.out[0] (.names)                                            0.261    23.364
$sdffe~3^Q~31.D[0] (.latch)                                      0.000    23.364
data arrival time                                                         23.364

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~31.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -23.364
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -23.387


#Path 2
Startpoint: $sdffe~3^Q~22.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~29.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~22.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~22.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[22] (multiply)                                      1.181     1.347
$mul~14[0].out[23] (multiply)                                    1.523     2.870
$mul~15[0].a[23] (multiply)                                      3.439     6.309
$mul~15[0].out[23] (multiply)                                    1.523     7.832
$mul~16[0].a[23] (multiply)                                      2.851    10.683
$mul~16[0].out[2] (multiply)                                     1.523    12.206
new_n1589.in[4] (.names)                                         2.380    14.585
new_n1589.out[0] (.names)                                        0.261    14.846
new_n1597.in[1] (.names)                                         0.100    14.946
new_n1597.out[0] (.names)                                        0.261    15.207
new_n1609.in[1] (.names)                                         0.100    15.307
new_n1609.out[0] (.names)                                        0.261    15.568
new_n1618.in[2] (.names)                                         0.480    16.049
new_n1618.out[0] (.names)                                        0.261    16.310
new_n1627_1.in[0] (.names)                                       0.466    16.775
new_n1627_1.out[0] (.names)                                      0.235    17.010
new_n1645.in[1] (.names)                                         0.483    17.494
new_n1645.out[0] (.names)                                        0.261    17.755
new_n1657.in[0] (.names)                                         0.480    18.235
new_n1657.out[0] (.names)                                        0.261    18.496
new_n1674.in[1] (.names)                                         0.479    18.975
new_n1674.out[0] (.names)                                        0.261    19.236
new_n1687.in[1] (.names)                                         0.100    19.336
new_n1687.out[0] (.names)                                        0.261    19.597
new_n1704.in[1] (.names)                                         0.478    20.075
new_n1704.out[0] (.names)                                        0.261    20.336
new_n1717.in[0] (.names)                                         0.478    20.814
new_n1717.out[0] (.names)                                        0.261    21.075
new_n1735.in[1] (.names)                                         0.479    21.554
new_n1735.out[0] (.names)                                        0.261    21.815
new_n1734.in[1] (.names)                                         0.332    22.147
new_n1734.out[0] (.names)                                        0.235    22.382
new_n1739.in[1] (.names)                                         0.100    22.482
new_n1739.out[0] (.names)                                        0.235    22.717
n1220.in[2] (.names)                                             0.100    22.817
n1220.out[0] (.names)                                            0.261    23.078
$sdffe~3^Q~29.D[0] (.latch)                                      0.000    23.078
data arrival time                                                         23.078

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~29.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -23.078
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -23.102


#Path 3
Startpoint: $sdffe~3^Q~22.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~28.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~22.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~22.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[22] (multiply)                                      1.181     1.347
$mul~14[0].out[23] (multiply)                                    1.523     2.870
$mul~15[0].a[23] (multiply)                                      3.439     6.309
$mul~15[0].out[23] (multiply)                                    1.523     7.832
$mul~16[0].a[23] (multiply)                                      2.851    10.683
$mul~16[0].out[2] (multiply)                                     1.523    12.206
new_n1589.in[4] (.names)                                         2.380    14.585
new_n1589.out[0] (.names)                                        0.261    14.846
new_n1597.in[1] (.names)                                         0.100    14.946
new_n1597.out[0] (.names)                                        0.261    15.207
new_n1609.in[1] (.names)                                         0.100    15.307
new_n1609.out[0] (.names)                                        0.261    15.568
new_n1618.in[2] (.names)                                         0.480    16.049
new_n1618.out[0] (.names)                                        0.261    16.310
new_n1627_1.in[0] (.names)                                       0.466    16.775
new_n1627_1.out[0] (.names)                                      0.235    17.010
new_n1645.in[1] (.names)                                         0.483    17.494
new_n1645.out[0] (.names)                                        0.261    17.755
new_n1657.in[0] (.names)                                         0.480    18.235
new_n1657.out[0] (.names)                                        0.261    18.496
new_n1674.in[1] (.names)                                         0.479    18.975
new_n1674.out[0] (.names)                                        0.261    19.236
new_n1687.in[1] (.names)                                         0.100    19.336
new_n1687.out[0] (.names)                                        0.261    19.597
new_n1704.in[1] (.names)                                         0.478    20.075
new_n1704.out[0] (.names)                                        0.261    20.336
new_n1717.in[0] (.names)                                         0.478    20.814
new_n1717.out[0] (.names)                                        0.261    21.075
new_n1735.in[1] (.names)                                         0.479    21.554
new_n1735.out[0] (.names)                                        0.261    21.815
new_n1734.in[1] (.names)                                         0.332    22.147
new_n1734.out[0] (.names)                                        0.235    22.382
new_n1733.in[2] (.names)                                         0.100    22.482
new_n1733.out[0] (.names)                                        0.235    22.717
n1215.in[1] (.names)                                             0.100    22.817
n1215.out[0] (.names)                                            0.261    23.078
$sdffe~3^Q~28.D[0] (.latch)                                      0.000    23.078
data arrival time                                                         23.078

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~28.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -23.078
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -23.102


#Path 4
Startpoint: $sdffe~3^Q~22.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~30.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~22.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~22.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[22] (multiply)                                      1.181     1.347
$mul~14[0].out[23] (multiply)                                    1.523     2.870
$mul~15[0].a[23] (multiply)                                      3.439     6.309
$mul~15[0].out[23] (multiply)                                    1.523     7.832
$mul~16[0].a[23] (multiply)                                      2.851    10.683
$mul~16[0].out[2] (multiply)                                     1.523    12.206
new_n1589.in[4] (.names)                                         2.380    14.585
new_n1589.out[0] (.names)                                        0.261    14.846
new_n1597.in[1] (.names)                                         0.100    14.946
new_n1597.out[0] (.names)                                        0.261    15.207
new_n1609.in[1] (.names)                                         0.100    15.307
new_n1609.out[0] (.names)                                        0.261    15.568
new_n1618.in[2] (.names)                                         0.480    16.049
new_n1618.out[0] (.names)                                        0.261    16.310
new_n1627_1.in[0] (.names)                                       0.466    16.775
new_n1627_1.out[0] (.names)                                      0.235    17.010
new_n1645.in[1] (.names)                                         0.483    17.494
new_n1645.out[0] (.names)                                        0.261    17.755
new_n1657.in[0] (.names)                                         0.480    18.235
new_n1657.out[0] (.names)                                        0.261    18.496
new_n1674.in[1] (.names)                                         0.479    18.975
new_n1674.out[0] (.names)                                        0.261    19.236
new_n1687.in[1] (.names)                                         0.100    19.336
new_n1687.out[0] (.names)                                        0.261    19.597
new_n1704.in[1] (.names)                                         0.478    20.075
new_n1704.out[0] (.names)                                        0.261    20.336
new_n1717.in[0] (.names)                                         0.478    20.814
new_n1717.out[0] (.names)                                        0.261    21.075
new_n1735.in[1] (.names)                                         0.479    21.554
new_n1735.out[0] (.names)                                        0.261    21.815
new_n1748.in[1] (.names)                                         0.332    22.147
new_n1748.out[0] (.names)                                        0.261    22.408
n1225.in[3] (.names)                                             0.334    22.742
n1225.out[0] (.names)                                            0.261    23.003
$sdffe~3^Q~30.D[0] (.latch)                                      0.000    23.003
data arrival time                                                         23.003

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~30.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -23.003
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -23.026


#Path 5
Startpoint: $sdffe~3^Q~22.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~26.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~22.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~22.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[22] (multiply)                                      1.181     1.347
$mul~14[0].out[23] (multiply)                                    1.523     2.870
$mul~15[0].a[23] (multiply)                                      3.439     6.309
$mul~15[0].out[23] (multiply)                                    1.523     7.832
$mul~16[0].a[23] (multiply)                                      2.851    10.683
$mul~16[0].out[2] (multiply)                                     1.523    12.206
new_n1589.in[4] (.names)                                         2.380    14.585
new_n1589.out[0] (.names)                                        0.261    14.846
new_n1597.in[1] (.names)                                         0.100    14.946
new_n1597.out[0] (.names)                                        0.261    15.207
new_n1609.in[1] (.names)                                         0.100    15.307
new_n1609.out[0] (.names)                                        0.261    15.568
new_n1618.in[2] (.names)                                         0.480    16.049
new_n1618.out[0] (.names)                                        0.261    16.310
new_n1627_1.in[0] (.names)                                       0.466    16.775
new_n1627_1.out[0] (.names)                                      0.235    17.010
new_n1645.in[1] (.names)                                         0.483    17.494
new_n1645.out[0] (.names)                                        0.261    17.755
new_n1657.in[0] (.names)                                         0.480    18.235
new_n1657.out[0] (.names)                                        0.261    18.496
new_n1674.in[1] (.names)                                         0.479    18.975
new_n1674.out[0] (.names)                                        0.261    19.236
new_n1687.in[1] (.names)                                         0.100    19.336
new_n1687.out[0] (.names)                                        0.261    19.597
new_n1704.in[1] (.names)                                         0.478    20.075
new_n1704.out[0] (.names)                                        0.261    20.336
new_n1717.in[0] (.names)                                         0.478    20.814
new_n1717.out[0] (.names)                                        0.261    21.075
new_n1721.in[1] (.names)                                         0.100    21.175
new_n1721.out[0] (.names)                                        0.235    21.410
new_n1720.in[1] (.names)                                         0.481    21.891
new_n1720.out[0] (.names)                                        0.261    22.152
n1205.in[2] (.names)                                             0.481    22.633
n1205.out[0] (.names)                                            0.235    22.868
$sdffe~3^Q~26.D[0] (.latch)                                      0.000    22.868
data arrival time                                                         22.868

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~26.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -22.868
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -22.892


#Path 6
Startpoint: $sdffe~3^Q~22.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~27.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~22.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~22.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[22] (multiply)                                      1.181     1.347
$mul~14[0].out[23] (multiply)                                    1.523     2.870
$mul~15[0].a[23] (multiply)                                      3.439     6.309
$mul~15[0].out[23] (multiply)                                    1.523     7.832
$mul~16[0].a[23] (multiply)                                      2.851    10.683
$mul~16[0].out[2] (multiply)                                     1.523    12.206
new_n1589.in[4] (.names)                                         2.380    14.585
new_n1589.out[0] (.names)                                        0.261    14.846
new_n1597.in[1] (.names)                                         0.100    14.946
new_n1597.out[0] (.names)                                        0.261    15.207
new_n1609.in[1] (.names)                                         0.100    15.307
new_n1609.out[0] (.names)                                        0.261    15.568
new_n1618.in[2] (.names)                                         0.480    16.049
new_n1618.out[0] (.names)                                        0.261    16.310
new_n1627_1.in[0] (.names)                                       0.466    16.775
new_n1627_1.out[0] (.names)                                      0.235    17.010
new_n1645.in[1] (.names)                                         0.483    17.494
new_n1645.out[0] (.names)                                        0.261    17.755
new_n1657.in[0] (.names)                                         0.480    18.235
new_n1657.out[0] (.names)                                        0.261    18.496
new_n1674.in[1] (.names)                                         0.479    18.975
new_n1674.out[0] (.names)                                        0.261    19.236
new_n1687.in[1] (.names)                                         0.100    19.336
new_n1687.out[0] (.names)                                        0.261    19.597
new_n1704.in[1] (.names)                                         0.478    20.075
new_n1704.out[0] (.names)                                        0.261    20.336
new_n1717.in[0] (.names)                                         0.478    20.814
new_n1717.out[0] (.names)                                        0.261    21.075
new_n1721.in[1] (.names)                                         0.100    21.175
new_n1721.out[0] (.names)                                        0.235    21.410
new_n1727.in[0] (.names)                                         0.481    21.891
new_n1727.out[0] (.names)                                        0.235    22.126
n1210.in[1] (.names)                                             0.337    22.463
n1210.out[0] (.names)                                            0.261    22.724
$sdffe~3^Q~27.D[0] (.latch)                                      0.000    22.724
data arrival time                                                         22.724

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~27.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -22.724
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -22.747


#Path 7
Startpoint: $sdffe~3^Q~22.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~24.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~22.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~22.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[22] (multiply)                                      1.181     1.347
$mul~14[0].out[23] (multiply)                                    1.523     2.870
$mul~15[0].a[23] (multiply)                                      3.439     6.309
$mul~15[0].out[23] (multiply)                                    1.523     7.832
$mul~16[0].a[23] (multiply)                                      2.851    10.683
$mul~16[0].out[2] (multiply)                                     1.523    12.206
new_n1589.in[4] (.names)                                         2.380    14.585
new_n1589.out[0] (.names)                                        0.261    14.846
new_n1597.in[1] (.names)                                         0.100    14.946
new_n1597.out[0] (.names)                                        0.261    15.207
new_n1609.in[1] (.names)                                         0.100    15.307
new_n1609.out[0] (.names)                                        0.261    15.568
new_n1618.in[2] (.names)                                         0.480    16.049
new_n1618.out[0] (.names)                                        0.261    16.310
new_n1627_1.in[0] (.names)                                       0.466    16.775
new_n1627_1.out[0] (.names)                                      0.235    17.010
new_n1645.in[1] (.names)                                         0.483    17.494
new_n1645.out[0] (.names)                                        0.261    17.755
new_n1657.in[0] (.names)                                         0.480    18.235
new_n1657.out[0] (.names)                                        0.261    18.496
new_n1674.in[1] (.names)                                         0.479    18.975
new_n1674.out[0] (.names)                                        0.261    19.236
new_n1687.in[1] (.names)                                         0.100    19.336
new_n1687.out[0] (.names)                                        0.261    19.597
new_n1704.in[1] (.names)                                         0.478    20.075
new_n1704.out[0] (.names)                                        0.261    20.336
new_n1703.in[0] (.names)                                         0.100    20.436
new_n1703.out[0] (.names)                                        0.235    20.671
new_n1709.in[0] (.names)                                         0.336    21.007
new_n1709.out[0] (.names)                                        0.235    21.242
n1195.in[1] (.names)                                             0.337    21.578
n1195.out[0] (.names)                                            0.261    21.839
$sdffe~3^Q~24.D[0] (.latch)                                      0.000    21.839
data arrival time                                                         21.839

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~24.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -21.839
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -21.863


#Path 8
Startpoint: $sdffe~3^Q~22.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~23.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~22.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~22.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[22] (multiply)                                      1.181     1.347
$mul~14[0].out[23] (multiply)                                    1.523     2.870
$mul~15[0].a[23] (multiply)                                      3.439     6.309
$mul~15[0].out[23] (multiply)                                    1.523     7.832
$mul~16[0].a[23] (multiply)                                      2.851    10.683
$mul~16[0].out[2] (multiply)                                     1.523    12.206
new_n1589.in[4] (.names)                                         2.380    14.585
new_n1589.out[0] (.names)                                        0.261    14.846
new_n1597.in[1] (.names)                                         0.100    14.946
new_n1597.out[0] (.names)                                        0.261    15.207
new_n1609.in[1] (.names)                                         0.100    15.307
new_n1609.out[0] (.names)                                        0.261    15.568
new_n1618.in[2] (.names)                                         0.480    16.049
new_n1618.out[0] (.names)                                        0.261    16.310
new_n1627_1.in[0] (.names)                                       0.466    16.775
new_n1627_1.out[0] (.names)                                      0.235    17.010
new_n1645.in[1] (.names)                                         0.483    17.494
new_n1645.out[0] (.names)                                        0.261    17.755
new_n1657.in[0] (.names)                                         0.480    18.235
new_n1657.out[0] (.names)                                        0.261    18.496
new_n1674.in[1] (.names)                                         0.479    18.975
new_n1674.out[0] (.names)                                        0.261    19.236
new_n1687.in[1] (.names)                                         0.100    19.336
new_n1687.out[0] (.names)                                        0.261    19.597
new_n1704.in[1] (.names)                                         0.478    20.075
new_n1704.out[0] (.names)                                        0.261    20.336
new_n1703.in[0] (.names)                                         0.100    20.436
new_n1703.out[0] (.names)                                        0.235    20.671
new_n1702.in[3] (.names)                                         0.336    21.007
new_n1702.out[0] (.names)                                        0.261    21.268
n1190.in[2] (.names)                                             0.335    21.602
n1190.out[0] (.names)                                            0.235    21.837
$sdffe~3^Q~23.D[0] (.latch)                                      0.000    21.837
data arrival time                                                         21.837

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~23.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -21.837
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -21.861


#Path 9
Startpoint: $sdffe~3^Q~22.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~25.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~22.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~22.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[22] (multiply)                                      1.181     1.347
$mul~14[0].out[23] (multiply)                                    1.523     2.870
$mul~15[0].a[23] (multiply)                                      3.439     6.309
$mul~15[0].out[23] (multiply)                                    1.523     7.832
$mul~16[0].a[23] (multiply)                                      2.851    10.683
$mul~16[0].out[2] (multiply)                                     1.523    12.206
new_n1589.in[4] (.names)                                         2.380    14.585
new_n1589.out[0] (.names)                                        0.261    14.846
new_n1597.in[1] (.names)                                         0.100    14.946
new_n1597.out[0] (.names)                                        0.261    15.207
new_n1609.in[1] (.names)                                         0.100    15.307
new_n1609.out[0] (.names)                                        0.261    15.568
new_n1618.in[2] (.names)                                         0.480    16.049
new_n1618.out[0] (.names)                                        0.261    16.310
new_n1627_1.in[0] (.names)                                       0.466    16.775
new_n1627_1.out[0] (.names)                                      0.235    17.010
new_n1645.in[1] (.names)                                         0.483    17.494
new_n1645.out[0] (.names)                                        0.261    17.755
new_n1657.in[0] (.names)                                         0.480    18.235
new_n1657.out[0] (.names)                                        0.261    18.496
new_n1674.in[1] (.names)                                         0.479    18.975
new_n1674.out[0] (.names)                                        0.261    19.236
new_n1687.in[1] (.names)                                         0.100    19.336
new_n1687.out[0] (.names)                                        0.261    19.597
new_n1704.in[1] (.names)                                         0.478    20.075
new_n1704.out[0] (.names)                                        0.261    20.336
new_n1717.in[0] (.names)                                         0.478    20.814
new_n1717.out[0] (.names)                                        0.261    21.075
new_n1713.in[2] (.names)                                         0.100    21.175
new_n1713.out[0] (.names)                                        0.235    21.410
n1200.in[1] (.names)                                             0.100    21.510
n1200.out[0] (.names)                                            0.261    21.771
$sdffe~3^Q~25.D[0] (.latch)                                      0.000    21.771
data arrival time                                                         21.771

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~25.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -21.771
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -21.794


#Path 10
Startpoint: $sdffe~3^Q~22.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~22.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~22.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~22.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[22] (multiply)                                      1.181     1.347
$mul~14[0].out[23] (multiply)                                    1.523     2.870
$mul~15[0].a[23] (multiply)                                      3.439     6.309
$mul~15[0].out[23] (multiply)                                    1.523     7.832
$mul~16[0].a[23] (multiply)                                      2.851    10.683
$mul~16[0].out[2] (multiply)                                     1.523    12.206
new_n1589.in[4] (.names)                                         2.380    14.585
new_n1589.out[0] (.names)                                        0.261    14.846
new_n1597.in[1] (.names)                                         0.100    14.946
new_n1597.out[0] (.names)                                        0.261    15.207
new_n1609.in[1] (.names)                                         0.100    15.307
new_n1609.out[0] (.names)                                        0.261    15.568
new_n1618.in[2] (.names)                                         0.480    16.049
new_n1618.out[0] (.names)                                        0.261    16.310
new_n1627_1.in[0] (.names)                                       0.466    16.775
new_n1627_1.out[0] (.names)                                      0.235    17.010
new_n1645.in[1] (.names)                                         0.483    17.494
new_n1645.out[0] (.names)                                        0.261    17.755
new_n1657.in[0] (.names)                                         0.480    18.235
new_n1657.out[0] (.names)                                        0.261    18.496
new_n1674.in[1] (.names)                                         0.479    18.975
new_n1674.out[0] (.names)                                        0.261    19.236
new_n1687.in[1] (.names)                                         0.100    19.336
new_n1687.out[0] (.names)                                        0.261    19.597
new_n1697.in[0] (.names)                                         0.337    19.934
new_n1697.out[0] (.names)                                        0.235    20.169
new_n1696.in[2] (.names)                                         0.478    20.647
new_n1696.out[0] (.names)                                        0.235    20.882
n1185.in[1] (.names)                                             0.100    20.982
n1185.out[0] (.names)                                            0.261    21.243
$sdffe~3^Q~22.D[0] (.latch)                                      0.000    21.243
data arrival time                                                         21.243

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~22.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -21.243
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -21.266


#Path 11
Startpoint: $sdffe~3^Q~22.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~18.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~22.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~22.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[22] (multiply)                                      1.181     1.347
$mul~14[0].out[23] (multiply)                                    1.523     2.870
$mul~15[0].a[23] (multiply)                                      3.439     6.309
$mul~15[0].out[23] (multiply)                                    1.523     7.832
$mul~16[0].a[23] (multiply)                                      2.851    10.683
$mul~16[0].out[2] (multiply)                                     1.523    12.206
new_n1589.in[4] (.names)                                         2.380    14.585
new_n1589.out[0] (.names)                                        0.261    14.846
new_n1597.in[1] (.names)                                         0.100    14.946
new_n1597.out[0] (.names)                                        0.261    15.207
new_n1609.in[1] (.names)                                         0.100    15.307
new_n1609.out[0] (.names)                                        0.261    15.568
new_n1618.in[2] (.names)                                         0.480    16.049
new_n1618.out[0] (.names)                                        0.261    16.310
new_n1627_1.in[0] (.names)                                       0.466    16.775
new_n1627_1.out[0] (.names)                                      0.235    17.010
new_n1645.in[1] (.names)                                         0.483    17.494
new_n1645.out[0] (.names)                                        0.261    17.755
new_n1657.in[0] (.names)                                         0.480    18.235
new_n1657.out[0] (.names)                                        0.261    18.496
new_n1674.in[1] (.names)                                         0.479    18.975
new_n1674.out[0] (.names)                                        0.261    19.236
new_n1673.in[0] (.names)                                         0.100    19.336
new_n1673.out[0] (.names)                                        0.235    19.571
new_n1672.in[3] (.names)                                         0.477    20.048
new_n1672.out[0] (.names)                                        0.261    20.309
n1165.in[2] (.names)                                             0.620    20.929
n1165.out[0] (.names)                                            0.235    21.164
$sdffe~3^Q~18.D[0] (.latch)                                      0.000    21.164
data arrival time                                                         21.164

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~18.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -21.164
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -21.187


#Path 12
Startpoint: $sdffe~3^Q~22.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~19.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~22.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~22.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[22] (multiply)                                      1.181     1.347
$mul~14[0].out[23] (multiply)                                    1.523     2.870
$mul~15[0].a[23] (multiply)                                      3.439     6.309
$mul~15[0].out[23] (multiply)                                    1.523     7.832
$mul~16[0].a[23] (multiply)                                      2.851    10.683
$mul~16[0].out[2] (multiply)                                     1.523    12.206
new_n1589.in[4] (.names)                                         2.380    14.585
new_n1589.out[0] (.names)                                        0.261    14.846
new_n1597.in[1] (.names)                                         0.100    14.946
new_n1597.out[0] (.names)                                        0.261    15.207
new_n1609.in[1] (.names)                                         0.100    15.307
new_n1609.out[0] (.names)                                        0.261    15.568
new_n1618.in[2] (.names)                                         0.480    16.049
new_n1618.out[0] (.names)                                        0.261    16.310
new_n1627_1.in[0] (.names)                                       0.466    16.775
new_n1627_1.out[0] (.names)                                      0.235    17.010
new_n1645.in[1] (.names)                                         0.483    17.494
new_n1645.out[0] (.names)                                        0.261    17.755
new_n1657.in[0] (.names)                                         0.480    18.235
new_n1657.out[0] (.names)                                        0.261    18.496
new_n1674.in[1] (.names)                                         0.479    18.975
new_n1674.out[0] (.names)                                        0.261    19.236
new_n1673.in[0] (.names)                                         0.100    19.336
new_n1673.out[0] (.names)                                        0.235    19.571
new_n1680.in[1] (.names)                                         0.336    19.907
new_n1680.out[0] (.names)                                        0.235    20.142
new_n1679.in[1] (.names)                                         0.100    20.242
new_n1679.out[0] (.names)                                        0.261    20.503
n1170.in[2] (.names)                                             0.338    20.841
n1170.out[0] (.names)                                            0.235    21.076
$sdffe~3^Q~19.D[0] (.latch)                                      0.000    21.076
data arrival time                                                         21.076

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~19.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -21.076
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -21.099


#Path 13
Startpoint: $sdffe~3^Q~22.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~21.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~22.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~22.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[22] (multiply)                                      1.181     1.347
$mul~14[0].out[23] (multiply)                                    1.523     2.870
$mul~15[0].a[23] (multiply)                                      3.439     6.309
$mul~15[0].out[23] (multiply)                                    1.523     7.832
$mul~16[0].a[23] (multiply)                                      2.851    10.683
$mul~16[0].out[2] (multiply)                                     1.523    12.206
new_n1589.in[4] (.names)                                         2.380    14.585
new_n1589.out[0] (.names)                                        0.261    14.846
new_n1597.in[1] (.names)                                         0.100    14.946
new_n1597.out[0] (.names)                                        0.261    15.207
new_n1609.in[1] (.names)                                         0.100    15.307
new_n1609.out[0] (.names)                                        0.261    15.568
new_n1618.in[2] (.names)                                         0.480    16.049
new_n1618.out[0] (.names)                                        0.261    16.310
new_n1627_1.in[0] (.names)                                       0.466    16.775
new_n1627_1.out[0] (.names)                                      0.235    17.010
new_n1645.in[1] (.names)                                         0.483    17.494
new_n1645.out[0] (.names)                                        0.261    17.755
new_n1657.in[0] (.names)                                         0.480    18.235
new_n1657.out[0] (.names)                                        0.261    18.496
new_n1674.in[1] (.names)                                         0.479    18.975
new_n1674.out[0] (.names)                                        0.261    19.236
new_n1687.in[1] (.names)                                         0.100    19.336
new_n1687.out[0] (.names)                                        0.261    19.597
new_n1690.in[0] (.names)                                         0.337    19.934
new_n1690.out[0] (.names)                                        0.235    20.169
n1180.in[1] (.names)                                             0.338    20.507
n1180.out[0] (.names)                                            0.261    20.768
$sdffe~3^Q~21.D[0] (.latch)                                      0.000    20.768
data arrival time                                                         20.768

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~21.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -20.768
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.791


#Path 14
Startpoint: $sdffe~3^Q~22.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~20.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~22.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~22.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[22] (multiply)                                      1.181     1.347
$mul~14[0].out[23] (multiply)                                    1.523     2.870
$mul~15[0].a[23] (multiply)                                      3.439     6.309
$mul~15[0].out[23] (multiply)                                    1.523     7.832
$mul~16[0].a[23] (multiply)                                      2.851    10.683
$mul~16[0].out[2] (multiply)                                     1.523    12.206
new_n1589.in[4] (.names)                                         2.380    14.585
new_n1589.out[0] (.names)                                        0.261    14.846
new_n1597.in[1] (.names)                                         0.100    14.946
new_n1597.out[0] (.names)                                        0.261    15.207
new_n1609.in[1] (.names)                                         0.100    15.307
new_n1609.out[0] (.names)                                        0.261    15.568
new_n1618.in[2] (.names)                                         0.480    16.049
new_n1618.out[0] (.names)                                        0.261    16.310
new_n1627_1.in[0] (.names)                                       0.466    16.775
new_n1627_1.out[0] (.names)                                      0.235    17.010
new_n1645.in[1] (.names)                                         0.483    17.494
new_n1645.out[0] (.names)                                        0.261    17.755
new_n1657.in[0] (.names)                                         0.480    18.235
new_n1657.out[0] (.names)                                        0.261    18.496
new_n1674.in[1] (.names)                                         0.479    18.975
new_n1674.out[0] (.names)                                        0.261    19.236
new_n1687.in[1] (.names)                                         0.100    19.336
new_n1687.out[0] (.names)                                        0.261    19.597
new_n1683.in[3] (.names)                                         0.337    19.934
new_n1683.out[0] (.names)                                        0.261    20.195
n1175.in[2] (.names)                                             0.100    20.295
n1175.out[0] (.names)                                            0.235    20.530
$sdffe~3^Q~20.D[0] (.latch)                                      0.000    20.530
data arrival time                                                         20.530

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~20.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -20.530
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.553


#Path 15
Startpoint: $sdffe~3^Q~22.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~17.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~22.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~22.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[22] (multiply)                                      1.181     1.347
$mul~14[0].out[23] (multiply)                                    1.523     2.870
$mul~15[0].a[23] (multiply)                                      3.439     6.309
$mul~15[0].out[23] (multiply)                                    1.523     7.832
$mul~16[0].a[23] (multiply)                                      2.851    10.683
$mul~16[0].out[2] (multiply)                                     1.523    12.206
new_n1589.in[4] (.names)                                         2.380    14.585
new_n1589.out[0] (.names)                                        0.261    14.846
new_n1597.in[1] (.names)                                         0.100    14.946
new_n1597.out[0] (.names)                                        0.261    15.207
new_n1609.in[1] (.names)                                         0.100    15.307
new_n1609.out[0] (.names)                                        0.261    15.568
new_n1618.in[2] (.names)                                         0.480    16.049
new_n1618.out[0] (.names)                                        0.261    16.310
new_n1627_1.in[0] (.names)                                       0.466    16.775
new_n1627_1.out[0] (.names)                                      0.235    17.010
new_n1645.in[1] (.names)                                         0.483    17.494
new_n1645.out[0] (.names)                                        0.261    17.755
new_n1657.in[0] (.names)                                         0.480    18.235
new_n1657.out[0] (.names)                                        0.261    18.496
new_n1661.in[1] (.names)                                         0.100    18.596
new_n1661.out[0] (.names)                                        0.235    18.831
new_n1667.in[0] (.names)                                         0.337    19.168
new_n1667.out[0] (.names)                                        0.235    19.403
n1160.in[1] (.names)                                             0.329    19.732
n1160.out[0] (.names)                                            0.261    19.993
$sdffe~3^Q~17.D[0] (.latch)                                      0.000    19.993
data arrival time                                                         19.993

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~17.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -19.993
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.016


#Path 16
Startpoint: $sdffe~3^Q~22.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~13.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~22.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~22.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[22] (multiply)                                      1.181     1.347
$mul~14[0].out[23] (multiply)                                    1.523     2.870
$mul~15[0].a[23] (multiply)                                      3.439     6.309
$mul~15[0].out[23] (multiply)                                    1.523     7.832
$mul~16[0].a[23] (multiply)                                      2.851    10.683
$mul~16[0].out[2] (multiply)                                     1.523    12.206
new_n1589.in[4] (.names)                                         2.380    14.585
new_n1589.out[0] (.names)                                        0.261    14.846
new_n1597.in[1] (.names)                                         0.100    14.946
new_n1597.out[0] (.names)                                        0.261    15.207
new_n1609.in[1] (.names)                                         0.100    15.307
new_n1609.out[0] (.names)                                        0.261    15.568
new_n1618.in[2] (.names)                                         0.480    16.049
new_n1618.out[0] (.names)                                        0.261    16.310
new_n1627_1.in[0] (.names)                                       0.466    16.775
new_n1627_1.out[0] (.names)                                      0.235    17.010
new_n1645.in[1] (.names)                                         0.483    17.494
new_n1645.out[0] (.names)                                        0.261    17.755
new_n1644_1.in[0] (.names)                                       0.480    18.235
new_n1644_1.out[0] (.names)                                      0.235    18.470
new_n1643_1.in[3] (.names)                                       0.485    18.954
new_n1643_1.out[0] (.names)                                      0.261    19.215
n1140.in[2] (.names)                                             0.340    19.556
n1140.out[0] (.names)                                            0.235    19.791
$sdffe~3^Q~13.D[0] (.latch)                                      0.000    19.791
data arrival time                                                         19.791

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~13.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -19.791
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -19.814


#Path 17
Startpoint: $sdffe~3^Q~22.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~14.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~22.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~22.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[22] (multiply)                                      1.181     1.347
$mul~14[0].out[23] (multiply)                                    1.523     2.870
$mul~15[0].a[23] (multiply)                                      3.439     6.309
$mul~15[0].out[23] (multiply)                                    1.523     7.832
$mul~16[0].a[23] (multiply)                                      2.851    10.683
$mul~16[0].out[2] (multiply)                                     1.523    12.206
new_n1589.in[4] (.names)                                         2.380    14.585
new_n1589.out[0] (.names)                                        0.261    14.846
new_n1597.in[1] (.names)                                         0.100    14.946
new_n1597.out[0] (.names)                                        0.261    15.207
new_n1609.in[1] (.names)                                         0.100    15.307
new_n1609.out[0] (.names)                                        0.261    15.568
new_n1618.in[2] (.names)                                         0.480    16.049
new_n1618.out[0] (.names)                                        0.261    16.310
new_n1627_1.in[0] (.names)                                       0.466    16.775
new_n1627_1.out[0] (.names)                                      0.235    17.010
new_n1645.in[1] (.names)                                         0.483    17.494
new_n1645.out[0] (.names)                                        0.261    17.755
new_n1644_1.in[0] (.names)                                       0.480    18.235
new_n1644_1.out[0] (.names)                                      0.235    18.470
new_n1650.in[0] (.names)                                         0.485    18.954
new_n1650.out[0] (.names)                                        0.235    19.189
n1145.in[1] (.names)                                             0.337    19.526
n1145.out[0] (.names)                                            0.261    19.787
$sdffe~3^Q~14.D[0] (.latch)                                      0.000    19.787
data arrival time                                                         19.787

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~14.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -19.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -19.811


#Path 18
Startpoint: $sdffe~3^Q~22.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~16.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~22.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~22.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[22] (multiply)                                      1.181     1.347
$mul~14[0].out[23] (multiply)                                    1.523     2.870
$mul~15[0].a[23] (multiply)                                      3.439     6.309
$mul~15[0].out[23] (multiply)                                    1.523     7.832
$mul~16[0].a[23] (multiply)                                      2.851    10.683
$mul~16[0].out[2] (multiply)                                     1.523    12.206
new_n1589.in[4] (.names)                                         2.380    14.585
new_n1589.out[0] (.names)                                        0.261    14.846
new_n1597.in[1] (.names)                                         0.100    14.946
new_n1597.out[0] (.names)                                        0.261    15.207
new_n1609.in[1] (.names)                                         0.100    15.307
new_n1609.out[0] (.names)                                        0.261    15.568
new_n1618.in[2] (.names)                                         0.480    16.049
new_n1618.out[0] (.names)                                        0.261    16.310
new_n1627_1.in[0] (.names)                                       0.466    16.775
new_n1627_1.out[0] (.names)                                      0.235    17.010
new_n1645.in[1] (.names)                                         0.483    17.494
new_n1645.out[0] (.names)                                        0.261    17.755
new_n1657.in[0] (.names)                                         0.480    18.235
new_n1657.out[0] (.names)                                        0.261    18.496
new_n1661.in[1] (.names)                                         0.100    18.596
new_n1661.out[0] (.names)                                        0.235    18.831
new_n1660.in[0] (.names)                                         0.337    19.168
new_n1660.out[0] (.names)                                        0.235    19.403
n1155.in[1] (.names)                                             0.100    19.503
n1155.out[0] (.names)                                            0.261    19.764
$sdffe~3^Q~16.D[0] (.latch)                                      0.000    19.764
data arrival time                                                         19.764

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~16.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -19.764
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -19.787


#Path 19
Startpoint: $sdffe~3^Q~22.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~15.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~22.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~22.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[22] (multiply)                                      1.181     1.347
$mul~14[0].out[23] (multiply)                                    1.523     2.870
$mul~15[0].a[23] (multiply)                                      3.439     6.309
$mul~15[0].out[23] (multiply)                                    1.523     7.832
$mul~16[0].a[23] (multiply)                                      2.851    10.683
$mul~16[0].out[2] (multiply)                                     1.523    12.206
new_n1589.in[4] (.names)                                         2.380    14.585
new_n1589.out[0] (.names)                                        0.261    14.846
new_n1597.in[1] (.names)                                         0.100    14.946
new_n1597.out[0] (.names)                                        0.261    15.207
new_n1609.in[1] (.names)                                         0.100    15.307
new_n1609.out[0] (.names)                                        0.261    15.568
new_n1618.in[2] (.names)                                         0.480    16.049
new_n1618.out[0] (.names)                                        0.261    16.310
new_n1627_1.in[0] (.names)                                       0.466    16.775
new_n1627_1.out[0] (.names)                                      0.235    17.010
new_n1645.in[1] (.names)                                         0.483    17.494
new_n1645.out[0] (.names)                                        0.261    17.755
new_n1657.in[0] (.names)                                         0.480    18.235
new_n1657.out[0] (.names)                                        0.261    18.496
new_n1654.in[2] (.names)                                         0.100    18.596
new_n1654.out[0] (.names)                                        0.235    18.831
n1150.in[1] (.names)                                             0.100    18.931
n1150.out[0] (.names)                                            0.261    19.192
$sdffe~3^Q~15.D[0] (.latch)                                      0.000    19.192
data arrival time                                                         19.192

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~15.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -19.192
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -19.215


#Path 20
Startpoint: $sdffe~3^Q~22.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~12.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~22.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~22.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[22] (multiply)                                      1.181     1.347
$mul~14[0].out[23] (multiply)                                    1.523     2.870
$mul~15[0].a[23] (multiply)                                      3.439     6.309
$mul~15[0].out[23] (multiply)                                    1.523     7.832
$mul~16[0].a[23] (multiply)                                      2.851    10.683
$mul~16[0].out[2] (multiply)                                     1.523    12.206
new_n1589.in[4] (.names)                                         2.380    14.585
new_n1589.out[0] (.names)                                        0.261    14.846
new_n1597.in[1] (.names)                                         0.100    14.946
new_n1597.out[0] (.names)                                        0.261    15.207
new_n1609.in[1] (.names)                                         0.100    15.307
new_n1609.out[0] (.names)                                        0.261    15.568
new_n1618.in[2] (.names)                                         0.480    16.049
new_n1618.out[0] (.names)                                        0.261    16.310
new_n1627_1.in[0] (.names)                                       0.466    16.775
new_n1627_1.out[0] (.names)                                      0.235    17.010
new_n1631_1.in[1] (.names)                                       0.100    17.110
new_n1631_1.out[0] (.names)                                      0.235    17.345
new_n1638.in[0] (.names)                                         0.100    17.445
new_n1638.out[0] (.names)                                        0.235    17.680
n1135.in[1] (.names)                                             0.340    18.021
n1135.out[0] (.names)                                            0.261    18.282
$sdffe~3^Q~12.D[0] (.latch)                                      0.000    18.282
data arrival time                                                         18.282

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~12.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -18.282
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -18.305


#Path 21
Startpoint: $sdffe~3^Q~22.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~11.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~22.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~22.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[22] (multiply)                                      1.181     1.347
$mul~14[0].out[23] (multiply)                                    1.523     2.870
$mul~15[0].a[23] (multiply)                                      3.439     6.309
$mul~15[0].out[23] (multiply)                                    1.523     7.832
$mul~16[0].a[23] (multiply)                                      2.851    10.683
$mul~16[0].out[2] (multiply)                                     1.523    12.206
new_n1589.in[4] (.names)                                         2.380    14.585
new_n1589.out[0] (.names)                                        0.261    14.846
new_n1597.in[1] (.names)                                         0.100    14.946
new_n1597.out[0] (.names)                                        0.261    15.207
new_n1609.in[1] (.names)                                         0.100    15.307
new_n1609.out[0] (.names)                                        0.261    15.568
new_n1618.in[2] (.names)                                         0.480    16.049
new_n1618.out[0] (.names)                                        0.261    16.310
new_n1627_1.in[0] (.names)                                       0.466    16.775
new_n1627_1.out[0] (.names)                                      0.235    17.010
new_n1631_1.in[1] (.names)                                       0.100    17.110
new_n1631_1.out[0] (.names)                                      0.235    17.345
new_n1630.in[2] (.names)                                         0.338    17.683
new_n1630.out[0] (.names)                                        0.235    17.918
n1130.in[1] (.names)                                             0.100    18.018
n1130.out[0] (.names)                                            0.261    18.279
$sdffe~3^Q~11.D[0] (.latch)                                      0.000    18.279
data arrival time                                                         18.279

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~11.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -18.279
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -18.303


#Path 22
Startpoint: $sdffe~3^Q~22.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~8.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~22.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~22.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[22] (multiply)                                      1.181     1.347
$mul~14[0].out[23] (multiply)                                    1.523     2.870
$mul~15[0].a[23] (multiply)                                      3.439     6.309
$mul~15[0].out[23] (multiply)                                    1.523     7.832
$mul~16[0].a[23] (multiply)                                      2.851    10.683
$mul~16[0].out[2] (multiply)                                     1.523    12.206
new_n1589.in[4] (.names)                                         2.380    14.585
new_n1589.out[0] (.names)                                        0.261    14.846
new_n1597.in[1] (.names)                                         0.100    14.946
new_n1597.out[0] (.names)                                        0.261    15.207
new_n1609.in[1] (.names)                                         0.100    15.307
new_n1609.out[0] (.names)                                        0.261    15.568
new_n1618.in[2] (.names)                                         0.480    16.049
new_n1618.out[0] (.names)                                        0.261    16.310
new_n1615_1.in[2] (.names)                                       0.466    16.775
new_n1615_1.out[0] (.names)                                      0.235    17.010
n1115.in[1] (.names)                                             0.478    17.488
n1115.out[0] (.names)                                            0.261    17.749
$sdffe~3^Q~8.D[0] (.latch)                                       0.000    17.749
data arrival time                                                         17.749

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~8.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -17.749
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -17.773


#Path 23
Startpoint: $sdffe~3^Q~22.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~10.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~22.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~22.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[22] (multiply)                                      1.181     1.347
$mul~14[0].out[23] (multiply)                                    1.523     2.870
$mul~15[0].a[23] (multiply)                                      3.439     6.309
$mul~15[0].out[23] (multiply)                                    1.523     7.832
$mul~16[0].a[23] (multiply)                                      2.851    10.683
$mul~16[0].out[2] (multiply)                                     1.523    12.206
new_n1589.in[4] (.names)                                         2.380    14.585
new_n1589.out[0] (.names)                                        0.261    14.846
new_n1597.in[1] (.names)                                         0.100    14.946
new_n1597.out[0] (.names)                                        0.261    15.207
new_n1609.in[1] (.names)                                         0.100    15.307
new_n1609.out[0] (.names)                                        0.261    15.568
new_n1618.in[2] (.names)                                         0.480    16.049
new_n1618.out[0] (.names)                                        0.261    16.310
new_n1627_1.in[0] (.names)                                       0.466    16.775
new_n1627_1.out[0] (.names)                                      0.235    17.010
new_n1624_1.in[3] (.names)                                       0.100    17.110
new_n1624_1.out[0] (.names)                                      0.261    17.371
n1125.in[2] (.names)                                             0.100    17.471
n1125.out[0] (.names)                                            0.235    17.706
$sdffe~3^Q~10.D[0] (.latch)                                      0.000    17.706
data arrival time                                                         17.706

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~10.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -17.706
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -17.730


#Path 24
Startpoint: $sdffe~3^Q~22.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~9.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~22.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~22.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[22] (multiply)                                      1.181     1.347
$mul~14[0].out[23] (multiply)                                    1.523     2.870
$mul~15[0].a[23] (multiply)                                      3.439     6.309
$mul~15[0].out[23] (multiply)                                    1.523     7.832
$mul~16[0].a[23] (multiply)                                      2.851    10.683
$mul~16[0].out[2] (multiply)                                     1.523    12.206
new_n1589.in[4] (.names)                                         2.380    14.585
new_n1589.out[0] (.names)                                        0.261    14.846
new_n1597.in[1] (.names)                                         0.100    14.946
new_n1597.out[0] (.names)                                        0.261    15.207
new_n1609.in[1] (.names)                                         0.100    15.307
new_n1609.out[0] (.names)                                        0.261    15.568
new_n1618.in[2] (.names)                                         0.480    16.049
new_n1618.out[0] (.names)                                        0.261    16.310
new_n1621.in[1] (.names)                                         0.466    16.775
new_n1621.out[0] (.names)                                        0.235    17.010
n1120.in[1] (.names)                                             0.340    17.351
n1120.out[0] (.names)                                            0.261    17.612
$sdffe~3^Q~9.D[0] (.latch)                                       0.000    17.612
data arrival time                                                         17.612

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~9.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -17.612
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -17.635


#Path 25
Startpoint: $sdffe~3^Q~22.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~7.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~22.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~22.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[22] (multiply)                                      1.181     1.347
$mul~14[0].out[23] (multiply)                                    1.523     2.870
$mul~15[0].a[23] (multiply)                                      3.439     6.309
$mul~15[0].out[23] (multiply)                                    1.523     7.832
$mul~16[0].a[23] (multiply)                                      2.851    10.683
$mul~16[0].out[2] (multiply)                                     1.523    12.206
new_n1594.in[1] (.names)                                         2.380    14.585
new_n1594.out[0] (.names)                                        0.261    14.846
new_n1606.in[0] (.names)                                         0.337    15.183
new_n1606.out[0] (.names)                                        0.261    15.444
new_n1605.in[0] (.names)                                         0.100    15.544
new_n1605.out[0] (.names)                                        0.235    15.779
new_n1611_1.in[0] (.names)                                       0.480    16.259
new_n1611_1.out[0] (.names)                                      0.261    16.520
n1110.in[1] (.names)                                             0.309    16.829
n1110.out[0] (.names)                                            0.261    17.090
$sdffe~3^Q~7.D[0] (.latch)                                       0.000    17.090
data arrival time                                                         17.090

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~7.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -17.090
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -17.114


#Path 26
Startpoint: $sdffe~3^Q~22.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~6.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~22.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~22.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[22] (multiply)                                      1.181     1.347
$mul~14[0].out[23] (multiply)                                    1.523     2.870
$mul~15[0].a[23] (multiply)                                      3.439     6.309
$mul~15[0].out[23] (multiply)                                    1.523     7.832
$mul~16[0].a[23] (multiply)                                      2.851    10.683
$mul~16[0].out[2] (multiply)                                     1.523    12.206
new_n1589.in[4] (.names)                                         2.380    14.585
new_n1589.out[0] (.names)                                        0.261    14.846
new_n1597.in[1] (.names)                                         0.100    14.946
new_n1597.out[0] (.names)                                        0.261    15.207
new_n1609.in[1] (.names)                                         0.100    15.307
new_n1609.out[0] (.names)                                        0.261    15.568
new_n1604_1.in[1] (.names)                                       0.480    16.049
new_n1604_1.out[0] (.names)                                      0.235    16.284
n1105.in[1] (.names)                                             0.100    16.384
n1105.out[0] (.names)                                            0.261    16.645
$sdffe~3^Q~6.D[0] (.latch)                                       0.000    16.645
data arrival time                                                         16.645

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~6.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -16.645
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -16.668


#Path 27
Startpoint: $sdffe~3^Q~22.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~5.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~22.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~22.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[22] (multiply)                                      1.181     1.347
$mul~14[0].out[23] (multiply)                                    1.523     2.870
$mul~15[0].a[23] (multiply)                                      3.439     6.309
$mul~15[0].out[23] (multiply)                                    1.523     7.832
$mul~16[0].a[23] (multiply)                                      2.851    10.683
$mul~16[0].out[2] (multiply)                                     1.523    12.206
new_n1589.in[4] (.names)                                         2.380    14.585
new_n1589.out[0] (.names)                                        0.261    14.846
new_n1597.in[1] (.names)                                         0.100    14.946
new_n1597.out[0] (.names)                                        0.261    15.207
new_n1600_1.in[0] (.names)                                       0.476    15.683
new_n1600_1.out[0] (.names)                                      0.261    15.944
n1100.in[1] (.names)                                             0.338    16.282
n1100.out[0] (.names)                                            0.261    16.543
$sdffe~3^Q~5.D[0] (.latch)                                       0.000    16.543
data arrival time                                                         16.543

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~5.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -16.543
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -16.567


#Path 28
Startpoint: $sdffe~3^Q~22.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~4.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~22.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~22.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[22] (multiply)                                      1.181     1.347
$mul~14[0].out[23] (multiply)                                    1.523     2.870
$mul~15[0].a[23] (multiply)                                      3.439     6.309
$mul~15[0].out[23] (multiply)                                    1.523     7.832
$mul~16[0].a[23] (multiply)                                      2.851    10.683
$mul~16[0].out[2] (multiply)                                     1.523    12.206
new_n1589.in[4] (.names)                                         2.380    14.585
new_n1589.out[0] (.names)                                        0.261    14.846
new_n1597.in[1] (.names)                                         0.100    14.946
new_n1597.out[0] (.names)                                        0.261    15.207
new_n1596_1.in[0] (.names)                                       0.476    15.683
new_n1596_1.out[0] (.names)                                      0.235    15.918
n1095.in[1] (.names)                                             0.311    16.229
n1095.out[0] (.names)                                            0.261    16.490
$sdffe~3^Q~4.D[0] (.latch)                                       0.000    16.490
data arrival time                                                         16.490

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~4.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -16.490
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -16.513


#Path 29
Startpoint: $sdffe~3^Q~22.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~2.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~22.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~22.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[22] (multiply)                                      1.181     1.347
$mul~14[0].out[23] (multiply)                                    1.523     2.870
$mul~15[0].a[23] (multiply)                                      3.439     6.309
$mul~15[0].out[23] (multiply)                                    1.523     7.832
$mul~16[0].a[23] (multiply)                                      2.851    10.683
$mul~16[0].out[1] (multiply)                                     1.523    12.206
new_n1590.in[4] (.names)                                         2.377    14.583
new_n1590.out[0] (.names)                                        0.261    14.844
new_n1588_1.in[1] (.names)                                       0.481    15.325
new_n1588_1.out[0] (.names)                                      0.235    15.560
n1085.in[1] (.names)                                             0.479    16.040
n1085.out[0] (.names)                                            0.261    16.301
$sdffe~3^Q~2.D[0] (.latch)                                       0.000    16.301
data arrival time                                                         16.301

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~2.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -16.301
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -16.324


#Path 30
Startpoint: $sdffe~3^Q~22.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~3.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~22.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~22.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[22] (multiply)                                      1.181     1.347
$mul~14[0].out[23] (multiply)                                    1.523     2.870
$mul~15[0].a[23] (multiply)                                      3.439     6.309
$mul~15[0].out[23] (multiply)                                    1.523     7.832
$mul~16[0].a[23] (multiply)                                      2.851    10.683
$mul~16[0].out[2] (multiply)                                     1.523    12.206
new_n1594.in[1] (.names)                                         2.380    14.585
new_n1594.out[0] (.names)                                        0.261    14.846
new_n1592_1.in[4] (.names)                                       0.481    15.328
new_n1592_1.out[0] (.names)                                      0.261    15.589
n1090.in[1] (.names)                                             0.338    15.927
n1090.out[0] (.names)                                            0.261    16.188
$sdffe~3^Q~3.D[0] (.latch)                                       0.000    16.188
data arrival time                                                         16.188

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~3.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -16.188
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -16.211


#Path 31
Startpoint: $sdffe~3^Q~22.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~0.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~22.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~22.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[22] (multiply)                                      1.181     1.347
$mul~14[0].out[23] (multiply)                                    1.523     2.870
$mul~15[0].a[23] (multiply)                                      3.439     6.309
$mul~15[0].out[23] (multiply)                                    1.523     7.832
$mul~16[0].a[23] (multiply)                                      2.851    10.683
$mul~16[0].out[0] (multiply)                                     1.523    12.206
new_n1584_1.in[2] (.names)                                       2.525    14.731
new_n1584_1.out[0] (.names)                                      0.261    14.992
n1075.in[2] (.names)                                             0.468    15.460
n1075.out[0] (.names)                                            0.235    15.695
$sdffe~3^Q~0.D[0] (.latch)                                       0.000    15.695
data arrival time                                                         15.695

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~0.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -15.695
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.718


#Path 32
Startpoint: $sdffe~3^Q~22.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~1.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~22.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~22.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[22] (multiply)                                      1.181     1.347
$mul~14[0].out[23] (multiply)                                    1.523     2.870
$mul~15[0].a[23] (multiply)                                      3.439     6.309
$mul~15[0].out[23] (multiply)                                    1.523     7.832
$mul~16[0].a[23] (multiply)                                      2.851    10.683
$mul~16[0].out[0] (multiply)                                     1.523    12.206
new_n1586.in[1] (.names)                                         2.525    14.731
new_n1586.out[0] (.names)                                        0.261    14.992
n1080.in[1] (.names)                                             0.338    15.330
n1080.out[0] (.names)                                            0.261    15.591
$sdffe~3^Q~1.D[0] (.latch)                                       0.000    15.591
data arrival time                                                         15.591

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~1.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -15.591
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.614


#Path 33
Startpoint: $sdffe~3^Q~22.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~30.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~22.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~22.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[22] (multiply)                                      1.181     1.347
$mul~14[0].out[1] (multiply)                                     1.523     2.870
new_n1792.in[0] (.names)                                         2.646     5.517
new_n1792.out[0] (.names)                                        0.261     5.778
new_n1797.in[0] (.names)                                         0.100     5.878
new_n1797.out[0] (.names)                                        0.235     6.113
new_n1802.in[0] (.names)                                         0.100     6.213
new_n1802.out[0] (.names)                                        0.235     6.448
new_n1807.in[0] (.names)                                         0.100     6.548
new_n1807.out[0] (.names)                                        0.235     6.783
new_n1810.in[0] (.names)                                         0.403     7.186
new_n1810.out[0] (.names)                                        0.235     7.421
new_n1818.in[0] (.names)                                         0.428     7.849
new_n1818.out[0] (.names)                                        0.261     8.110
new_n1826.in[2] (.names)                                         0.100     8.210
new_n1826.out[0] (.names)                                        0.261     8.471
new_n1832.in[0] (.names)                                         0.100     8.571
new_n1832.out[0] (.names)                                        0.235     8.806
new_n1842.in[0] (.names)                                         0.621     9.427
new_n1842.out[0] (.names)                                        0.261     9.688
new_n1849.in[5] (.names)                                         0.100     9.788
new_n1849.out[0] (.names)                                        0.261    10.049
new_n1857.in[0] (.names)                                         0.100    10.149
new_n1857.out[0] (.names)                                        0.261    10.410
new_n1865.in[2] (.names)                                         0.100    10.510
new_n1865.out[0] (.names)                                        0.261    10.771
new_n1870.in[0] (.names)                                         0.611    11.383
new_n1870.out[0] (.names)                                        0.235    11.618
new_n1872.in[0] (.names)                                         0.100    11.718
new_n1872.out[0] (.names)                                        0.261    11.979
n1513.in[4] (.names)                                             0.100    12.079
n1513.out[0] (.names)                                            0.261    12.340
$sdffe~4^Q~30.D[0] (.latch)                                      0.000    12.340
data arrival time                                                         12.340

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~30.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -12.340
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -12.363


#Path 34
Startpoint: $sdffe~3^Q~22.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~31.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~22.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~22.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[22] (multiply)                                      1.181     1.347
$mul~14[0].out[1] (multiply)                                     1.523     2.870
new_n1792.in[0] (.names)                                         2.646     5.517
new_n1792.out[0] (.names)                                        0.261     5.778
new_n1797.in[0] (.names)                                         0.100     5.878
new_n1797.out[0] (.names)                                        0.235     6.113
new_n1802.in[0] (.names)                                         0.100     6.213
new_n1802.out[0] (.names)                                        0.235     6.448
new_n1807.in[0] (.names)                                         0.100     6.548
new_n1807.out[0] (.names)                                        0.235     6.783
new_n1810.in[0] (.names)                                         0.403     7.186
new_n1810.out[0] (.names)                                        0.235     7.421
new_n1818.in[0] (.names)                                         0.428     7.849
new_n1818.out[0] (.names)                                        0.261     8.110
new_n1826.in[2] (.names)                                         0.100     8.210
new_n1826.out[0] (.names)                                        0.261     8.471
new_n1832.in[0] (.names)                                         0.100     8.571
new_n1832.out[0] (.names)                                        0.235     8.806
new_n1842.in[0] (.names)                                         0.621     9.427
new_n1842.out[0] (.names)                                        0.261     9.688
new_n1849.in[5] (.names)                                         0.100     9.788
new_n1849.out[0] (.names)                                        0.261    10.049
new_n1857.in[0] (.names)                                         0.100    10.149
new_n1857.out[0] (.names)                                        0.261    10.410
new_n1865.in[2] (.names)                                         0.100    10.510
new_n1865.out[0] (.names)                                        0.261    10.771
new_n1870.in[0] (.names)                                         0.611    11.383
new_n1870.out[0] (.names)                                        0.235    11.618
new_n1874.in[0] (.names)                                         0.100    11.718
new_n1874.out[0] (.names)                                        0.235    11.953
n1518.in[2] (.names)                                             0.100    12.053
n1518.out[0] (.names)                                            0.261    12.314
$sdffe~4^Q~31.D[0] (.latch)                                      0.000    12.314
data arrival time                                                         12.314

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~31.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -12.314
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -12.337


#Path 35
Startpoint: $sdffe~3^Q~22.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~29.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~22.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~22.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[22] (multiply)                                      1.181     1.347
$mul~14[0].out[1] (multiply)                                     1.523     2.870
new_n1792.in[0] (.names)                                         2.646     5.517
new_n1792.out[0] (.names)                                        0.261     5.778
new_n1797.in[0] (.names)                                         0.100     5.878
new_n1797.out[0] (.names)                                        0.235     6.113
new_n1802.in[0] (.names)                                         0.100     6.213
new_n1802.out[0] (.names)                                        0.235     6.448
new_n1807.in[0] (.names)                                         0.100     6.548
new_n1807.out[0] (.names)                                        0.235     6.783
new_n1810.in[0] (.names)                                         0.403     7.186
new_n1810.out[0] (.names)                                        0.235     7.421
new_n1818.in[0] (.names)                                         0.428     7.849
new_n1818.out[0] (.names)                                        0.261     8.110
new_n1826.in[2] (.names)                                         0.100     8.210
new_n1826.out[0] (.names)                                        0.261     8.471
new_n1832.in[0] (.names)                                         0.100     8.571
new_n1832.out[0] (.names)                                        0.235     8.806
new_n1842.in[0] (.names)                                         0.621     9.427
new_n1842.out[0] (.names)                                        0.261     9.688
new_n1849.in[5] (.names)                                         0.100     9.788
new_n1849.out[0] (.names)                                        0.261    10.049
new_n1857.in[0] (.names)                                         0.100    10.149
new_n1857.out[0] (.names)                                        0.261    10.410
new_n1865.in[2] (.names)                                         0.100    10.510
new_n1865.out[0] (.names)                                        0.261    10.771
new_n1870.in[0] (.names)                                         0.611    11.383
new_n1870.out[0] (.names)                                        0.235    11.618
new_n1869.in[1] (.names)                                         0.100    11.718
new_n1869.out[0] (.names)                                        0.261    11.979
n1508.in[2] (.names)                                             0.100    12.079
n1508.out[0] (.names)                                            0.235    12.314
$sdffe~4^Q~29.D[0] (.latch)                                      0.000    12.314
data arrival time                                                         12.314

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~29.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -12.314
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -12.337


#Path 36
Startpoint: $sdffe~3^Q~22.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~28.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~22.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~22.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[22] (multiply)                                      1.181     1.347
$mul~14[0].out[1] (multiply)                                     1.523     2.870
new_n1792.in[0] (.names)                                         2.646     5.517
new_n1792.out[0] (.names)                                        0.261     5.778
new_n1797.in[0] (.names)                                         0.100     5.878
new_n1797.out[0] (.names)                                        0.235     6.113
new_n1802.in[0] (.names)                                         0.100     6.213
new_n1802.out[0] (.names)                                        0.235     6.448
new_n1807.in[0] (.names)                                         0.100     6.548
new_n1807.out[0] (.names)                                        0.235     6.783
new_n1810.in[0] (.names)                                         0.403     7.186
new_n1810.out[0] (.names)                                        0.235     7.421
new_n1818.in[0] (.names)                                         0.428     7.849
new_n1818.out[0] (.names)                                        0.261     8.110
new_n1826.in[2] (.names)                                         0.100     8.210
new_n1826.out[0] (.names)                                        0.261     8.471
new_n1832.in[0] (.names)                                         0.100     8.571
new_n1832.out[0] (.names)                                        0.235     8.806
new_n1842.in[0] (.names)                                         0.621     9.427
new_n1842.out[0] (.names)                                        0.261     9.688
new_n1849.in[5] (.names)                                         0.100     9.788
new_n1849.out[0] (.names)                                        0.261    10.049
new_n1857.in[0] (.names)                                         0.100    10.149
new_n1857.out[0] (.names)                                        0.261    10.410
new_n1865.in[2] (.names)                                         0.100    10.510
new_n1865.out[0] (.names)                                        0.261    10.771
new_n1867.in[0] (.names)                                         0.611    11.383
new_n1867.out[0] (.names)                                        0.235    11.618
n1503.in[1] (.names)                                             0.100    11.718
n1503.out[0] (.names)                                            0.261    11.979
$sdffe~4^Q~28.D[0] (.latch)                                      0.000    11.979
data arrival time                                                         11.979

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~28.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -11.979
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -12.002


#Path 37
Startpoint: $sdffe~3^Q~22.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~27.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~22.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~22.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[22] (multiply)                                      1.181     1.347
$mul~14[0].out[1] (multiply)                                     1.523     2.870
new_n1792.in[0] (.names)                                         2.646     5.517
new_n1792.out[0] (.names)                                        0.261     5.778
new_n1797.in[0] (.names)                                         0.100     5.878
new_n1797.out[0] (.names)                                        0.235     6.113
new_n1802.in[0] (.names)                                         0.100     6.213
new_n1802.out[0] (.names)                                        0.235     6.448
new_n1807.in[0] (.names)                                         0.100     6.548
new_n1807.out[0] (.names)                                        0.235     6.783
new_n1810.in[0] (.names)                                         0.403     7.186
new_n1810.out[0] (.names)                                        0.235     7.421
new_n1818.in[0] (.names)                                         0.428     7.849
new_n1818.out[0] (.names)                                        0.261     8.110
new_n1826.in[2] (.names)                                         0.100     8.210
new_n1826.out[0] (.names)                                        0.261     8.471
new_n1832.in[0] (.names)                                         0.100     8.571
new_n1832.out[0] (.names)                                        0.235     8.806
new_n1842.in[0] (.names)                                         0.621     9.427
new_n1842.out[0] (.names)                                        0.261     9.688
new_n1849.in[5] (.names)                                         0.100     9.788
new_n1849.out[0] (.names)                                        0.261    10.049
new_n1857.in[0] (.names)                                         0.100    10.149
new_n1857.out[0] (.names)                                        0.261    10.410
new_n1865.in[2] (.names)                                         0.100    10.510
new_n1865.out[0] (.names)                                        0.261    10.771
new_n1864.in[0] (.names)                                         0.611    11.383
new_n1864.out[0] (.names)                                        0.235    11.618
n1498.in[1] (.names)                                             0.100    11.718
n1498.out[0] (.names)                                            0.261    11.979
$sdffe~4^Q~27.D[0] (.latch)                                      0.000    11.979
data arrival time                                                         11.979

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~27.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -11.979
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -12.002


#Path 38
Startpoint: $sdffe~3^Q~22.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~26.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~22.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~22.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[22] (multiply)                                      1.181     1.347
$mul~14[0].out[1] (multiply)                                     1.523     2.870
new_n1792.in[0] (.names)                                         2.646     5.517
new_n1792.out[0] (.names)                                        0.261     5.778
new_n1797.in[0] (.names)                                         0.100     5.878
new_n1797.out[0] (.names)                                        0.235     6.113
new_n1802.in[0] (.names)                                         0.100     6.213
new_n1802.out[0] (.names)                                        0.235     6.448
new_n1807.in[0] (.names)                                         0.100     6.548
new_n1807.out[0] (.names)                                        0.235     6.783
new_n1810.in[0] (.names)                                         0.403     7.186
new_n1810.out[0] (.names)                                        0.235     7.421
new_n1818.in[0] (.names)                                         0.428     7.849
new_n1818.out[0] (.names)                                        0.261     8.110
new_n1826.in[2] (.names)                                         0.100     8.210
new_n1826.out[0] (.names)                                        0.261     8.471
new_n1832.in[0] (.names)                                         0.100     8.571
new_n1832.out[0] (.names)                                        0.235     8.806
new_n1842.in[0] (.names)                                         0.621     9.427
new_n1842.out[0] (.names)                                        0.261     9.688
new_n1849.in[5] (.names)                                         0.100     9.788
new_n1849.out[0] (.names)                                        0.261    10.049
new_n1857.in[0] (.names)                                         0.100    10.149
new_n1857.out[0] (.names)                                        0.261    10.410
new_n1862.in[2] (.names)                                         0.100    10.510
new_n1862.out[0] (.names)                                        0.235    10.745
new_n1861.in[1] (.names)                                         0.337    11.082
new_n1861.out[0] (.names)                                        0.261    11.343
n1493.in[2] (.names)                                             0.332    11.676
n1493.out[0] (.names)                                            0.235    11.911
$sdffe~4^Q~26.D[0] (.latch)                                      0.000    11.911
data arrival time                                                         11.911

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~26.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -11.911
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -11.934


#Path 39
Startpoint: $sdffe~3^Q~22.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~23.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~22.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~22.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[22] (multiply)                                      1.181     1.347
$mul~14[0].out[1] (multiply)                                     1.523     2.870
new_n1792.in[0] (.names)                                         2.646     5.517
new_n1792.out[0] (.names)                                        0.261     5.778
new_n1797.in[0] (.names)                                         0.100     5.878
new_n1797.out[0] (.names)                                        0.235     6.113
new_n1802.in[0] (.names)                                         0.100     6.213
new_n1802.out[0] (.names)                                        0.235     6.448
new_n1807.in[0] (.names)                                         0.100     6.548
new_n1807.out[0] (.names)                                        0.235     6.783
new_n1810.in[0] (.names)                                         0.403     7.186
new_n1810.out[0] (.names)                                        0.235     7.421
new_n1818.in[0] (.names)                                         0.428     7.849
new_n1818.out[0] (.names)                                        0.261     8.110
new_n1826.in[2] (.names)                                         0.100     8.210
new_n1826.out[0] (.names)                                        0.261     8.471
new_n1832.in[0] (.names)                                         0.100     8.571
new_n1832.out[0] (.names)                                        0.235     8.806
new_n1842.in[0] (.names)                                         0.621     9.427
new_n1842.out[0] (.names)                                        0.261     9.688
new_n1849.in[5] (.names)                                         0.100     9.788
new_n1849.out[0] (.names)                                        0.261    10.049
new_n1852.in[0] (.names)                                         0.338    10.387
new_n1852.out[0] (.names)                                        0.235    10.622
new_n1851.in[1] (.names)                                         0.100    10.722
new_n1851.out[0] (.names)                                        0.261    10.983
n1478.in[2] (.names)                                             0.337    11.320
n1478.out[0] (.names)                                            0.235    11.555
$sdffe~4^Q~23.D[0] (.latch)                                      0.000    11.555
data arrival time                                                         11.555

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~23.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -11.555
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -11.579


#Path 40
Startpoint: $sdffe~3^Q~22.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~24.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~22.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~22.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[22] (multiply)                                      1.181     1.347
$mul~14[0].out[1] (multiply)                                     1.523     2.870
new_n1792.in[0] (.names)                                         2.646     5.517
new_n1792.out[0] (.names)                                        0.261     5.778
new_n1797.in[0] (.names)                                         0.100     5.878
new_n1797.out[0] (.names)                                        0.235     6.113
new_n1802.in[0] (.names)                                         0.100     6.213
new_n1802.out[0] (.names)                                        0.235     6.448
new_n1807.in[0] (.names)                                         0.100     6.548
new_n1807.out[0] (.names)                                        0.235     6.783
new_n1810.in[0] (.names)                                         0.403     7.186
new_n1810.out[0] (.names)                                        0.235     7.421
new_n1818.in[0] (.names)                                         0.428     7.849
new_n1818.out[0] (.names)                                        0.261     8.110
new_n1826.in[2] (.names)                                         0.100     8.210
new_n1826.out[0] (.names)                                        0.261     8.471
new_n1832.in[0] (.names)                                         0.100     8.571
new_n1832.out[0] (.names)                                        0.235     8.806
new_n1842.in[0] (.names)                                         0.621     9.427
new_n1842.out[0] (.names)                                        0.261     9.688
new_n1849.in[5] (.names)                                         0.100     9.788
new_n1849.out[0] (.names)                                        0.261    10.049
new_n1852.in[0] (.names)                                         0.338    10.387
new_n1852.out[0] (.names)                                        0.235    10.622
new_n1854.in[0] (.names)                                         0.100    10.722
new_n1854.out[0] (.names)                                        0.235    10.957
n1483.in[1] (.names)                                             0.100    11.057
n1483.out[0] (.names)                                            0.261    11.318
$sdffe~4^Q~24.D[0] (.latch)                                      0.000    11.318
data arrival time                                                         11.318

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~24.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -11.318
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -11.342


#Path 41
Startpoint: $sdffe~3^Q~22.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~20.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~22.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~22.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[22] (multiply)                                      1.181     1.347
$mul~14[0].out[1] (multiply)                                     1.523     2.870
new_n1792.in[0] (.names)                                         2.646     5.517
new_n1792.out[0] (.names)                                        0.261     5.778
new_n1797.in[0] (.names)                                         0.100     5.878
new_n1797.out[0] (.names)                                        0.235     6.113
new_n1802.in[0] (.names)                                         0.100     6.213
new_n1802.out[0] (.names)                                        0.235     6.448
new_n1807.in[0] (.names)                                         0.100     6.548
new_n1807.out[0] (.names)                                        0.235     6.783
new_n1810.in[0] (.names)                                         0.403     7.186
new_n1810.out[0] (.names)                                        0.235     7.421
new_n1818.in[0] (.names)                                         0.428     7.849
new_n1818.out[0] (.names)                                        0.261     8.110
new_n1826.in[2] (.names)                                         0.100     8.210
new_n1826.out[0] (.names)                                        0.261     8.471
new_n1832.in[0] (.names)                                         0.100     8.571
new_n1832.out[0] (.names)                                        0.235     8.806
new_n1842.in[0] (.names)                                         0.621     9.427
new_n1842.out[0] (.names)                                        0.261     9.688
new_n1841.in[0] (.names)                                         0.287     9.976
new_n1841.out[0] (.names)                                        0.235    10.211
new_n1840.in[1] (.names)                                         0.100    10.311
new_n1840.out[0] (.names)                                        0.261    10.572
n1463.in[2] (.names)                                             0.428    11.000
n1463.out[0] (.names)                                            0.235    11.235
$sdffe~4^Q~20.D[0] (.latch)                                      0.000    11.235
data arrival time                                                         11.235

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~20.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -11.235
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -11.259


#Path 42
Startpoint: $sdffe~3^Q~22.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~22.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~22.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~22.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[22] (multiply)                                      1.181     1.347
$mul~14[0].out[1] (multiply)                                     1.523     2.870
new_n1792.in[0] (.names)                                         2.646     5.517
new_n1792.out[0] (.names)                                        0.261     5.778
new_n1797.in[0] (.names)                                         0.100     5.878
new_n1797.out[0] (.names)                                        0.235     6.113
new_n1802.in[0] (.names)                                         0.100     6.213
new_n1802.out[0] (.names)                                        0.235     6.448
new_n1807.in[0] (.names)                                         0.100     6.548
new_n1807.out[0] (.names)                                        0.235     6.783
new_n1810.in[0] (.names)                                         0.403     7.186
new_n1810.out[0] (.names)                                        0.235     7.421
new_n1818.in[0] (.names)                                         0.428     7.849
new_n1818.out[0] (.names)                                        0.261     8.110
new_n1826.in[2] (.names)                                         0.100     8.210
new_n1826.out[0] (.names)                                        0.261     8.471
new_n1832.in[0] (.names)                                         0.100     8.571
new_n1832.out[0] (.names)                                        0.235     8.806
new_n1842.in[0] (.names)                                         0.621     9.427
new_n1842.out[0] (.names)                                        0.261     9.688
new_n1849.in[5] (.names)                                         0.100     9.788
new_n1849.out[0] (.names)                                        0.261    10.049
new_n1848.in[0] (.names)                                         0.338    10.387
new_n1848.out[0] (.names)                                        0.235    10.622
n1473.in[1] (.names)                                             0.289    10.912
n1473.out[0] (.names)                                            0.261    11.173
$sdffe~4^Q~22.D[0] (.latch)                                      0.000    11.173
data arrival time                                                         11.173

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~22.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -11.173
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -11.196


#Path 43
Startpoint: $sdffe~3^Q~22.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~21.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~22.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~22.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[22] (multiply)                                      1.181     1.347
$mul~14[0].out[1] (multiply)                                     1.523     2.870
new_n1792.in[0] (.names)                                         2.646     5.517
new_n1792.out[0] (.names)                                        0.261     5.778
new_n1797.in[0] (.names)                                         0.100     5.878
new_n1797.out[0] (.names)                                        0.235     6.113
new_n1802.in[0] (.names)                                         0.100     6.213
new_n1802.out[0] (.names)                                        0.235     6.448
new_n1807.in[0] (.names)                                         0.100     6.548
new_n1807.out[0] (.names)                                        0.235     6.783
new_n1810.in[0] (.names)                                         0.403     7.186
new_n1810.out[0] (.names)                                        0.235     7.421
new_n1818.in[0] (.names)                                         0.428     7.849
new_n1818.out[0] (.names)                                        0.261     8.110
new_n1826.in[2] (.names)                                         0.100     8.210
new_n1826.out[0] (.names)                                        0.261     8.471
new_n1832.in[0] (.names)                                         0.100     8.571
new_n1832.out[0] (.names)                                        0.235     8.806
new_n1842.in[0] (.names)                                         0.621     9.427
new_n1842.out[0] (.names)                                        0.261     9.688
new_n1841.in[0] (.names)                                         0.287     9.976
new_n1841.out[0] (.names)                                        0.235    10.211
new_n1846.in[0] (.names)                                         0.100    10.311
new_n1846.out[0] (.names)                                        0.235    10.546
n1468.in[1] (.names)                                             0.340    10.886
n1468.out[0] (.names)                                            0.261    11.147
$sdffe~4^Q~21.D[0] (.latch)                                      0.000    11.147
data arrival time                                                         11.147

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~21.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -11.147
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -11.170


#Path 44
Startpoint: $sdffe~3^Q~22.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~25.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~22.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~22.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[22] (multiply)                                      1.181     1.347
$mul~14[0].out[1] (multiply)                                     1.523     2.870
new_n1792.in[0] (.names)                                         2.646     5.517
new_n1792.out[0] (.names)                                        0.261     5.778
new_n1797.in[0] (.names)                                         0.100     5.878
new_n1797.out[0] (.names)                                        0.235     6.113
new_n1802.in[0] (.names)                                         0.100     6.213
new_n1802.out[0] (.names)                                        0.235     6.448
new_n1807.in[0] (.names)                                         0.100     6.548
new_n1807.out[0] (.names)                                        0.235     6.783
new_n1810.in[0] (.names)                                         0.403     7.186
new_n1810.out[0] (.names)                                        0.235     7.421
new_n1818.in[0] (.names)                                         0.428     7.849
new_n1818.out[0] (.names)                                        0.261     8.110
new_n1826.in[2] (.names)                                         0.100     8.210
new_n1826.out[0] (.names)                                        0.261     8.471
new_n1832.in[0] (.names)                                         0.100     8.571
new_n1832.out[0] (.names)                                        0.235     8.806
new_n1842.in[0] (.names)                                         0.621     9.427
new_n1842.out[0] (.names)                                        0.261     9.688
new_n1849.in[5] (.names)                                         0.100     9.788
new_n1849.out[0] (.names)                                        0.261    10.049
new_n1857.in[0] (.names)                                         0.100    10.149
new_n1857.out[0] (.names)                                        0.261    10.410
new_n1856.in[0] (.names)                                         0.100    10.510
new_n1856.out[0] (.names)                                        0.235    10.745
n1488.in[1] (.names)                                             0.100    10.845
n1488.out[0] (.names)                                            0.261    11.106
$sdffe~4^Q~25.D[0] (.latch)                                      0.000    11.106
data arrival time                                                         11.106

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~25.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -11.106
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -11.130


#Path 45
Startpoint: $sdffe~3^Q~22.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~19.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~22.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~22.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[22] (multiply)                                      1.181     1.347
$mul~14[0].out[1] (multiply)                                     1.523     2.870
new_n1792.in[0] (.names)                                         2.646     5.517
new_n1792.out[0] (.names)                                        0.261     5.778
new_n1797.in[0] (.names)                                         0.100     5.878
new_n1797.out[0] (.names)                                        0.235     6.113
new_n1802.in[0] (.names)                                         0.100     6.213
new_n1802.out[0] (.names)                                        0.235     6.448
new_n1807.in[0] (.names)                                         0.100     6.548
new_n1807.out[0] (.names)                                        0.235     6.783
new_n1810.in[0] (.names)                                         0.403     7.186
new_n1810.out[0] (.names)                                        0.235     7.421
new_n1818.in[0] (.names)                                         0.428     7.849
new_n1818.out[0] (.names)                                        0.261     8.110
new_n1826.in[2] (.names)                                         0.100     8.210
new_n1826.out[0] (.names)                                        0.261     8.471
new_n1832.in[0] (.names)                                         0.100     8.571
new_n1832.out[0] (.names)                                        0.235     8.806
new_n1835.in[0] (.names)                                         0.100     8.906
new_n1835.out[0] (.names)                                        0.235     9.141
new_n1838.in[0] (.names)                                         0.312     9.453
new_n1838.out[0] (.names)                                        0.235     9.688
new_n1837.in[1] (.names)                                         0.100     9.788
new_n1837.out[0] (.names)                                        0.261    10.049
n1458.in[2] (.names)                                             0.100    10.149
n1458.out[0] (.names)                                            0.235    10.384
$sdffe~4^Q~19.D[0] (.latch)                                      0.000    10.384
data arrival time                                                         10.384

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~19.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -10.384
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -10.407


#Path 46
Startpoint: $sdffe~3^Q~22.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~18.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~22.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~22.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[22] (multiply)                                      1.181     1.347
$mul~14[0].out[1] (multiply)                                     1.523     2.870
new_n1792.in[0] (.names)                                         2.646     5.517
new_n1792.out[0] (.names)                                        0.261     5.778
new_n1797.in[0] (.names)                                         0.100     5.878
new_n1797.out[0] (.names)                                        0.235     6.113
new_n1802.in[0] (.names)                                         0.100     6.213
new_n1802.out[0] (.names)                                        0.235     6.448
new_n1807.in[0] (.names)                                         0.100     6.548
new_n1807.out[0] (.names)                                        0.235     6.783
new_n1810.in[0] (.names)                                         0.403     7.186
new_n1810.out[0] (.names)                                        0.235     7.421
new_n1818.in[0] (.names)                                         0.428     7.849
new_n1818.out[0] (.names)                                        0.261     8.110
new_n1826.in[2] (.names)                                         0.100     8.210
new_n1826.out[0] (.names)                                        0.261     8.471
new_n1832.in[0] (.names)                                         0.100     8.571
new_n1832.out[0] (.names)                                        0.235     8.806
new_n1835.in[0] (.names)                                         0.100     8.906
new_n1835.out[0] (.names)                                        0.235     9.141
new_n1834.in[1] (.names)                                         0.312     9.453
new_n1834.out[0] (.names)                                        0.261     9.714
n1453.in[2] (.names)                                             0.337    10.051
n1453.out[0] (.names)                                            0.235    10.286
$sdffe~4^Q~18.D[0] (.latch)                                      0.000    10.286
data arrival time                                                         10.286

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~18.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -10.286
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -10.309


#Path 47
Startpoint: $sdffe~3^Q~22.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~14.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~22.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~22.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[22] (multiply)                                      1.181     1.347
$mul~14[0].out[1] (multiply)                                     1.523     2.870
new_n1792.in[0] (.names)                                         2.646     5.517
new_n1792.out[0] (.names)                                        0.261     5.778
new_n1797.in[0] (.names)                                         0.100     5.878
new_n1797.out[0] (.names)                                        0.235     6.113
new_n1802.in[0] (.names)                                         0.100     6.213
new_n1802.out[0] (.names)                                        0.235     6.448
new_n1807.in[0] (.names)                                         0.100     6.548
new_n1807.out[0] (.names)                                        0.235     6.783
new_n1810.in[0] (.names)                                         0.403     7.186
new_n1810.out[0] (.names)                                        0.235     7.421
new_n1818.in[0] (.names)                                         0.428     7.849
new_n1818.out[0] (.names)                                        0.261     8.110
new_n1823.in[2] (.names)                                         0.550     8.660
new_n1823.out[0] (.names)                                        0.235     8.895
new_n1822.in[1] (.names)                                         0.482     9.377
new_n1822.out[0] (.names)                                        0.261     9.638
n1433.in[2] (.names)                                             0.306     9.945
n1433.out[0] (.names)                                            0.235    10.180
$sdffe~4^Q~14.D[0] (.latch)                                      0.000    10.180
data arrival time                                                         10.180

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~14.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -10.180
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -10.203


#Path 48
Startpoint: $sdffe~3^Q~22.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~16.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~22.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~22.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[22] (multiply)                                      1.181     1.347
$mul~14[0].out[1] (multiply)                                     1.523     2.870
new_n1792.in[0] (.names)                                         2.646     5.517
new_n1792.out[0] (.names)                                        0.261     5.778
new_n1797.in[0] (.names)                                         0.100     5.878
new_n1797.out[0] (.names)                                        0.235     6.113
new_n1802.in[0] (.names)                                         0.100     6.213
new_n1802.out[0] (.names)                                        0.235     6.448
new_n1807.in[0] (.names)                                         0.100     6.548
new_n1807.out[0] (.names)                                        0.235     6.783
new_n1810.in[0] (.names)                                         0.403     7.186
new_n1810.out[0] (.names)                                        0.235     7.421
new_n1818.in[0] (.names)                                         0.428     7.849
new_n1818.out[0] (.names)                                        0.261     8.110
new_n1826.in[2] (.names)                                         0.100     8.210
new_n1826.out[0] (.names)                                        0.261     8.471
new_n1829.in[0] (.names)                                         0.336     8.807
new_n1829.out[0] (.names)                                        0.235     9.042
new_n1828.in[1] (.names)                                         0.100     9.142
new_n1828.out[0] (.names)                                        0.261     9.403
n1443.in[2] (.names)                                             0.311     9.714
n1443.out[0] (.names)                                            0.235     9.949
$sdffe~4^Q~16.D[0] (.latch)                                      0.000     9.949
data arrival time                                                          9.949

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~16.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -9.949
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.972


#Path 49
Startpoint: $sdffe~3^Q~22.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~17.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~22.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~22.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[22] (multiply)                                      1.181     1.347
$mul~14[0].out[1] (multiply)                                     1.523     2.870
new_n1792.in[0] (.names)                                         2.646     5.517
new_n1792.out[0] (.names)                                        0.261     5.778
new_n1797.in[0] (.names)                                         0.100     5.878
new_n1797.out[0] (.names)                                        0.235     6.113
new_n1802.in[0] (.names)                                         0.100     6.213
new_n1802.out[0] (.names)                                        0.235     6.448
new_n1807.in[0] (.names)                                         0.100     6.548
new_n1807.out[0] (.names)                                        0.235     6.783
new_n1810.in[0] (.names)                                         0.403     7.186
new_n1810.out[0] (.names)                                        0.235     7.421
new_n1818.in[0] (.names)                                         0.428     7.849
new_n1818.out[0] (.names)                                        0.261     8.110
new_n1826.in[2] (.names)                                         0.100     8.210
new_n1826.out[0] (.names)                                        0.261     8.471
new_n1832.in[0] (.names)                                         0.100     8.571
new_n1832.out[0] (.names)                                        0.235     8.806
new_n1831.in[0] (.names)                                         0.100     8.906
new_n1831.out[0] (.names)                                        0.235     9.141
n1448.in[1] (.names)                                             0.100     9.241
n1448.out[0] (.names)                                            0.261     9.502
$sdffe~4^Q~17.D[0] (.latch)                                      0.000     9.502
data arrival time                                                          9.502

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~17.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -9.502
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.526


#Path 50
Startpoint: $sdffe~3^Q~22.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~13.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~22.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~22.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[22] (multiply)                                      1.181     1.347
$mul~14[0].out[1] (multiply)                                     1.523     2.870
new_n1792.in[0] (.names)                                         2.646     5.517
new_n1792.out[0] (.names)                                        0.261     5.778
new_n1797.in[0] (.names)                                         0.100     5.878
new_n1797.out[0] (.names)                                        0.235     6.113
new_n1802.in[0] (.names)                                         0.100     6.213
new_n1802.out[0] (.names)                                        0.235     6.448
new_n1807.in[0] (.names)                                         0.100     6.548
new_n1807.out[0] (.names)                                        0.235     6.783
new_n1810.in[0] (.names)                                         0.403     7.186
new_n1810.out[0] (.names)                                        0.235     7.421
new_n1818.in[0] (.names)                                         0.428     7.849
new_n1818.out[0] (.names)                                        0.261     8.110
new_n1817.in[0] (.names)                                         0.550     8.660
new_n1817.out[0] (.names)                                        0.235     8.895
n1428.in[1] (.names)                                             0.331     9.226
n1428.out[0] (.names)                                            0.261     9.487
$sdffe~4^Q~13.D[0] (.latch)                                      0.000     9.487
data arrival time                                                          9.487

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~13.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -9.487
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.511


#Path 51
Startpoint: $sdffe~3^Q~22.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~15.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~22.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~22.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[22] (multiply)                                      1.181     1.347
$mul~14[0].out[1] (multiply)                                     1.523     2.870
new_n1792.in[0] (.names)                                         2.646     5.517
new_n1792.out[0] (.names)                                        0.261     5.778
new_n1797.in[0] (.names)                                         0.100     5.878
new_n1797.out[0] (.names)                                        0.235     6.113
new_n1802.in[0] (.names)                                         0.100     6.213
new_n1802.out[0] (.names)                                        0.235     6.448
new_n1807.in[0] (.names)                                         0.100     6.548
new_n1807.out[0] (.names)                                        0.235     6.783
new_n1810.in[0] (.names)                                         0.403     7.186
new_n1810.out[0] (.names)                                        0.235     7.421
new_n1818.in[0] (.names)                                         0.428     7.849
new_n1818.out[0] (.names)                                        0.261     8.110
new_n1826.in[2] (.names)                                         0.100     8.210
new_n1826.out[0] (.names)                                        0.261     8.471
new_n1825.in[0] (.names)                                         0.100     8.571
new_n1825.out[0] (.names)                                        0.235     8.806
n1438.in[1] (.names)                                             0.100     8.906
n1438.out[0] (.names)                                            0.261     9.167
$sdffe~4^Q~15.D[0] (.latch)                                      0.000     9.167
data arrival time                                                          9.167

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~15.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -9.167
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.191


#Path 52
Startpoint: $sdffe~3^Q~22.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~11.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~22.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~22.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[22] (multiply)                                      1.181     1.347
$mul~14[0].out[1] (multiply)                                     1.523     2.870
new_n1792.in[0] (.names)                                         2.646     5.517
new_n1792.out[0] (.names)                                        0.261     5.778
new_n1797.in[0] (.names)                                         0.100     5.878
new_n1797.out[0] (.names)                                        0.235     6.113
new_n1802.in[0] (.names)                                         0.100     6.213
new_n1802.out[0] (.names)                                        0.235     6.448
new_n1807.in[0] (.names)                                         0.100     6.548
new_n1807.out[0] (.names)                                        0.235     6.783
new_n1810.in[0] (.names)                                         0.403     7.186
new_n1810.out[0] (.names)                                        0.235     7.421
new_n1812.in[0] (.names)                                         0.100     7.521
new_n1812.out[0] (.names)                                        0.235     7.756
n1418.in[1] (.names)                                             0.674     8.430
n1418.out[0] (.names)                                            0.261     8.691
$sdffe~4^Q~11.D[0] (.latch)                                      0.000     8.691
data arrival time                                                          8.691

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~11.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.691
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.714


#Path 53
Startpoint: $sdffe~3^Q~22.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~12.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~22.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~22.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[22] (multiply)                                      1.181     1.347
$mul~14[0].out[1] (multiply)                                     1.523     2.870
new_n1792.in[0] (.names)                                         2.646     5.517
new_n1792.out[0] (.names)                                        0.261     5.778
new_n1797.in[0] (.names)                                         0.100     5.878
new_n1797.out[0] (.names)                                        0.235     6.113
new_n1802.in[0] (.names)                                         0.100     6.213
new_n1802.out[0] (.names)                                        0.235     6.448
new_n1807.in[0] (.names)                                         0.100     6.548
new_n1807.out[0] (.names)                                        0.235     6.783
new_n1810.in[0] (.names)                                         0.403     7.186
new_n1810.out[0] (.names)                                        0.235     7.421
new_n1815.in[0] (.names)                                         0.100     7.521
new_n1815.out[0] (.names)                                        0.235     7.756
new_n1814.in[1] (.names)                                         0.100     7.856
new_n1814.out[0] (.names)                                        0.261     8.117
n1423.in[2] (.names)                                             0.100     8.217
n1423.out[0] (.names)                                            0.235     8.452
$sdffe~4^Q~12.D[0] (.latch)                                      0.000     8.452
data arrival time                                                          8.452

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~12.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.452
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.476


#Path 54
Startpoint: $sdffe~3^Q~22.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~10.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~22.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~22.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[22] (multiply)                                      1.181     1.347
$mul~14[0].out[1] (multiply)                                     1.523     2.870
new_n1792.in[0] (.names)                                         2.646     5.517
new_n1792.out[0] (.names)                                        0.261     5.778
new_n1797.in[0] (.names)                                         0.100     5.878
new_n1797.out[0] (.names)                                        0.235     6.113
new_n1802.in[0] (.names)                                         0.100     6.213
new_n1802.out[0] (.names)                                        0.235     6.448
new_n1807.in[0] (.names)                                         0.100     6.548
new_n1807.out[0] (.names)                                        0.235     6.783
new_n1810.in[0] (.names)                                         0.403     7.186
new_n1810.out[0] (.names)                                        0.235     7.421
new_n1809.in[1] (.names)                                         0.100     7.521
new_n1809.out[0] (.names)                                        0.261     7.782
n1413.in[2] (.names)                                             0.338     8.120
n1413.out[0] (.names)                                            0.235     8.355
$sdffe~4^Q~10.D[0] (.latch)                                      0.000     8.355
data arrival time                                                          8.355

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~10.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.355
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.378


#Path 55
Startpoint: DXport~1.inpad[0] (.input clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[30].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
input external delay                                                                                                                  0.000     0.000
DXport~1.inpad[0] (.input)                                                                                                            0.000     0.000
new_n1464_1.in[1] (.names)                                                                                                            1.236     1.236
new_n1464_1.out[0] (.names)                                                                                                           0.261     1.497
new_n1470.in[0] (.names)                                                                                                              0.100     1.597
new_n1470.out[0] (.names)                                                                                                             0.235     1.832
new_n1475.in[0] (.names)                                                                                                              0.100     1.932
new_n1475.out[0] (.names)                                                                                                             0.235     2.167
new_n1480.in[0] (.names)                                                                                                              0.100     2.267
new_n1480.out[0] (.names)                                                                                                             0.235     2.502
new_n1483_1.in[0] (.names)                                                                                                            0.335     2.837
new_n1483_1.out[0] (.names)                                                                                                           0.235     3.072
new_n1491.in[0] (.names)                                                                                                              0.445     3.517
new_n1491.out[0] (.names)                                                                                                             0.261     3.778
new_n1499_1.in[2] (.names)                                                                                                            0.100     3.878
new_n1499_1.out[0] (.names)                                                                                                           0.261     4.139
new_n1505.in[0] (.names)                                                                                                              0.100     4.239
new_n1505.out[0] (.names)                                                                                                             0.235     4.474
new_n1515.in[0] (.names)                                                                                                              0.620     5.094
new_n1515.out[0] (.names)                                                                                                             0.261     5.355
new_n1523_1.in[2] (.names)                                                                                                            0.100     5.455
new_n1523_1.out[0] (.names)                                                                                                           0.261     5.716
new_n1529.in[0] (.names)                                                                                                              0.100     5.816
new_n1529.out[0] (.names)                                                                                                             0.235     6.051
new_n1537.in[0] (.names)                                                                                                              0.100     6.151
new_n1537.out[0] (.names)                                                                                                             0.261     6.412
new_n1545.in[2] (.names)                                                                                                              0.617     7.029
new_n1545.out[0] (.names)                                                                                                             0.261     7.290
new_n1547_1.in[0] (.names)                                                                                                            0.100     7.390
new_n1547_1.out[0] (.names)                                                                                                           0.261     7.651
n932.in[4] (.names)                                                                                                                   0.100     7.751
n932.out[0] (.names)                                                                                                                  0.261     8.012
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[30].D[0] (.latch)                         0.000     8.012
data arrival time                                                                                                                               8.012

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[30].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -8.012
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -8.036


#Path 56
Startpoint: DXport~1.inpad[0] (.input clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[31].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
input external delay                                                                                                                  0.000     0.000
DXport~1.inpad[0] (.input)                                                                                                            0.000     0.000
new_n1464_1.in[1] (.names)                                                                                                            1.236     1.236
new_n1464_1.out[0] (.names)                                                                                                           0.261     1.497
new_n1470.in[0] (.names)                                                                                                              0.100     1.597
new_n1470.out[0] (.names)                                                                                                             0.235     1.832
new_n1475.in[0] (.names)                                                                                                              0.100     1.932
new_n1475.out[0] (.names)                                                                                                             0.235     2.167
new_n1480.in[0] (.names)                                                                                                              0.100     2.267
new_n1480.out[0] (.names)                                                                                                             0.235     2.502
new_n1483_1.in[0] (.names)                                                                                                            0.335     2.837
new_n1483_1.out[0] (.names)                                                                                                           0.235     3.072
new_n1491.in[0] (.names)                                                                                                              0.445     3.517
new_n1491.out[0] (.names)                                                                                                             0.261     3.778
new_n1499_1.in[2] (.names)                                                                                                            0.100     3.878
new_n1499_1.out[0] (.names)                                                                                                           0.261     4.139
new_n1505.in[0] (.names)                                                                                                              0.100     4.239
new_n1505.out[0] (.names)                                                                                                             0.235     4.474
new_n1515.in[0] (.names)                                                                                                              0.620     5.094
new_n1515.out[0] (.names)                                                                                                             0.261     5.355
new_n1523_1.in[2] (.names)                                                                                                            0.100     5.455
new_n1523_1.out[0] (.names)                                                                                                           0.261     5.716
new_n1529.in[0] (.names)                                                                                                              0.100     5.816
new_n1529.out[0] (.names)                                                                                                             0.235     6.051
new_n1537.in[0] (.names)                                                                                                              0.100     6.151
new_n1537.out[0] (.names)                                                                                                             0.261     6.412
new_n1545.in[2] (.names)                                                                                                              0.617     7.029
new_n1545.out[0] (.names)                                                                                                             0.261     7.290
new_n1549.in[0] (.names)                                                                                                              0.100     7.390
new_n1549.out[0] (.names)                                                                                                             0.235     7.625
n937.in[2] (.names)                                                                                                                   0.100     7.725
n937.out[0] (.names)                                                                                                                  0.261     7.986
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[31].D[0] (.latch)                         0.000     7.986
data arrival time                                                                                                                               7.986

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[31].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -7.986
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -8.010


#Path 57
Startpoint: DXport~1.inpad[0] (.input clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[29].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
input external delay                                                                                                                  0.000     0.000
DXport~1.inpad[0] (.input)                                                                                                            0.000     0.000
new_n1464_1.in[1] (.names)                                                                                                            1.236     1.236
new_n1464_1.out[0] (.names)                                                                                                           0.261     1.497
new_n1470.in[0] (.names)                                                                                                              0.100     1.597
new_n1470.out[0] (.names)                                                                                                             0.235     1.832
new_n1475.in[0] (.names)                                                                                                              0.100     1.932
new_n1475.out[0] (.names)                                                                                                             0.235     2.167
new_n1480.in[0] (.names)                                                                                                              0.100     2.267
new_n1480.out[0] (.names)                                                                                                             0.235     2.502
new_n1483_1.in[0] (.names)                                                                                                            0.335     2.837
new_n1483_1.out[0] (.names)                                                                                                           0.235     3.072
new_n1491.in[0] (.names)                                                                                                              0.445     3.517
new_n1491.out[0] (.names)                                                                                                             0.261     3.778
new_n1499_1.in[2] (.names)                                                                                                            0.100     3.878
new_n1499_1.out[0] (.names)                                                                                                           0.261     4.139
new_n1505.in[0] (.names)                                                                                                              0.100     4.239
new_n1505.out[0] (.names)                                                                                                             0.235     4.474
new_n1515.in[0] (.names)                                                                                                              0.620     5.094
new_n1515.out[0] (.names)                                                                                                             0.261     5.355
new_n1523_1.in[2] (.names)                                                                                                            0.100     5.455
new_n1523_1.out[0] (.names)                                                                                                           0.261     5.716
new_n1529.in[0] (.names)                                                                                                              0.100     5.816
new_n1529.out[0] (.names)                                                                                                             0.235     6.051
new_n1537.in[0] (.names)                                                                                                              0.100     6.151
new_n1537.out[0] (.names)                                                                                                             0.261     6.412
new_n1545.in[2] (.names)                                                                                                              0.617     7.029
new_n1545.out[0] (.names)                                                                                                             0.261     7.290
new_n1544_1.in[0] (.names)                                                                                                            0.100     7.390
new_n1544_1.out[0] (.names)                                                                                                           0.235     7.625
n927.in[1] (.names)                                                                                                                   0.100     7.725
n927.out[0] (.names)                                                                                                                  0.261     7.986
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[29].D[0] (.latch)                         0.000     7.986
data arrival time                                                                                                                               7.986

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[29].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -7.986
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -8.010


#Path 58
Startpoint: DXport~1.inpad[0] (.input clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[28].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
input external delay                                                                                                                  0.000     0.000
DXport~1.inpad[0] (.input)                                                                                                            0.000     0.000
new_n1464_1.in[1] (.names)                                                                                                            1.236     1.236
new_n1464_1.out[0] (.names)                                                                                                           0.261     1.497
new_n1470.in[0] (.names)                                                                                                              0.100     1.597
new_n1470.out[0] (.names)                                                                                                             0.235     1.832
new_n1475.in[0] (.names)                                                                                                              0.100     1.932
new_n1475.out[0] (.names)                                                                                                             0.235     2.167
new_n1480.in[0] (.names)                                                                                                              0.100     2.267
new_n1480.out[0] (.names)                                                                                                             0.235     2.502
new_n1483_1.in[0] (.names)                                                                                                            0.335     2.837
new_n1483_1.out[0] (.names)                                                                                                           0.235     3.072
new_n1491.in[0] (.names)                                                                                                              0.445     3.517
new_n1491.out[0] (.names)                                                                                                             0.261     3.778
new_n1499_1.in[2] (.names)                                                                                                            0.100     3.878
new_n1499_1.out[0] (.names)                                                                                                           0.261     4.139
new_n1505.in[0] (.names)                                                                                                              0.100     4.239
new_n1505.out[0] (.names)                                                                                                             0.235     4.474
new_n1515.in[0] (.names)                                                                                                              0.620     5.094
new_n1515.out[0] (.names)                                                                                                             0.261     5.355
new_n1523_1.in[2] (.names)                                                                                                            0.100     5.455
new_n1523_1.out[0] (.names)                                                                                                           0.261     5.716
new_n1529.in[0] (.names)                                                                                                              0.100     5.816
new_n1529.out[0] (.names)                                                                                                             0.235     6.051
new_n1537.in[0] (.names)                                                                                                              0.100     6.151
new_n1537.out[0] (.names)                                                                                                             0.261     6.412
new_n1542.in[2] (.names)                                                                                                              0.617     7.029
new_n1542.out[0] (.names)                                                                                                             0.235     7.264
new_n1541.in[1] (.names)                                                                                                              0.100     7.364
new_n1541.out[0] (.names)                                                                                                             0.261     7.625
n922.in[2] (.names)                                                                                                                   0.100     7.725
n922.out[0] (.names)                                                                                                                  0.235     7.960
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[28].D[0] (.latch)                         0.000     7.960
data arrival time                                                                                                                               7.960

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[28].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -7.960
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -7.984


#Path 59
Startpoint: $sdffe~3^Q~22.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~9.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~22.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~22.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[22] (multiply)                                      1.181     1.347
$mul~14[0].out[1] (multiply)                                     1.523     2.870
new_n1792.in[0] (.names)                                         2.646     5.517
new_n1792.out[0] (.names)                                        0.261     5.778
new_n1797.in[0] (.names)                                         0.100     5.878
new_n1797.out[0] (.names)                                        0.235     6.113
new_n1802.in[0] (.names)                                         0.100     6.213
new_n1802.out[0] (.names)                                        0.235     6.448
new_n1807.in[0] (.names)                                         0.100     6.548
new_n1807.out[0] (.names)                                        0.235     6.783
new_n1806.in[1] (.names)                                         0.403     7.186
new_n1806.out[0] (.names)                                        0.261     7.447
n1408.in[2] (.names)                                             0.100     7.547
n1408.out[0] (.names)                                            0.235     7.782
$sdffe~4^Q~9.D[0] (.latch)                                       0.000     7.782
data arrival time                                                          7.782

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~9.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.782
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.806


#Path 60
Startpoint: DXport~1.inpad[0] (.input clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[27].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
input external delay                                                                                                                  0.000     0.000
DXport~1.inpad[0] (.input)                                                                                                            0.000     0.000
new_n1464_1.in[1] (.names)                                                                                                            1.236     1.236
new_n1464_1.out[0] (.names)                                                                                                           0.261     1.497
new_n1470.in[0] (.names)                                                                                                              0.100     1.597
new_n1470.out[0] (.names)                                                                                                             0.235     1.832
new_n1475.in[0] (.names)                                                                                                              0.100     1.932
new_n1475.out[0] (.names)                                                                                                             0.235     2.167
new_n1480.in[0] (.names)                                                                                                              0.100     2.267
new_n1480.out[0] (.names)                                                                                                             0.235     2.502
new_n1483_1.in[0] (.names)                                                                                                            0.335     2.837
new_n1483_1.out[0] (.names)                                                                                                           0.235     3.072
new_n1491.in[0] (.names)                                                                                                              0.445     3.517
new_n1491.out[0] (.names)                                                                                                             0.261     3.778
new_n1499_1.in[2] (.names)                                                                                                            0.100     3.878
new_n1499_1.out[0] (.names)                                                                                                           0.261     4.139
new_n1505.in[0] (.names)                                                                                                              0.100     4.239
new_n1505.out[0] (.names)                                                                                                             0.235     4.474
new_n1515.in[0] (.names)                                                                                                              0.620     5.094
new_n1515.out[0] (.names)                                                                                                             0.261     5.355
new_n1523_1.in[2] (.names)                                                                                                            0.100     5.455
new_n1523_1.out[0] (.names)                                                                                                           0.261     5.716
new_n1529.in[0] (.names)                                                                                                              0.100     5.816
new_n1529.out[0] (.names)                                                                                                             0.235     6.051
new_n1537.in[0] (.names)                                                                                                              0.100     6.151
new_n1537.out[0] (.names)                                                                                                             0.261     6.412
new_n1536_1.in[0] (.names)                                                                                                            0.617     7.029
new_n1536_1.out[0] (.names)                                                                                                           0.235     7.264
n917.in[1] (.names)                                                                                                                   0.100     7.364
n917.out[0] (.names)                                                                                                                  0.261     7.625
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[27].D[0] (.latch)                         0.000     7.625
data arrival time                                                                                                                               7.625

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[27].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -7.625
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -7.649


#Path 61
Startpoint: DXport~1.inpad[0] (.input clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[26].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
input external delay                                                                                                                  0.000     0.000
DXport~1.inpad[0] (.input)                                                                                                            0.000     0.000
new_n1464_1.in[1] (.names)                                                                                                            1.236     1.236
new_n1464_1.out[0] (.names)                                                                                                           0.261     1.497
new_n1470.in[0] (.names)                                                                                                              0.100     1.597
new_n1470.out[0] (.names)                                                                                                             0.235     1.832
new_n1475.in[0] (.names)                                                                                                              0.100     1.932
new_n1475.out[0] (.names)                                                                                                             0.235     2.167
new_n1480.in[0] (.names)                                                                                                              0.100     2.267
new_n1480.out[0] (.names)                                                                                                             0.235     2.502
new_n1483_1.in[0] (.names)                                                                                                            0.335     2.837
new_n1483_1.out[0] (.names)                                                                                                           0.235     3.072
new_n1491.in[0] (.names)                                                                                                              0.445     3.517
new_n1491.out[0] (.names)                                                                                                             0.261     3.778
new_n1499_1.in[2] (.names)                                                                                                            0.100     3.878
new_n1499_1.out[0] (.names)                                                                                                           0.261     4.139
new_n1505.in[0] (.names)                                                                                                              0.100     4.239
new_n1505.out[0] (.names)                                                                                                             0.235     4.474
new_n1515.in[0] (.names)                                                                                                              0.620     5.094
new_n1515.out[0] (.names)                                                                                                             0.261     5.355
new_n1523_1.in[2] (.names)                                                                                                            0.100     5.455
new_n1523_1.out[0] (.names)                                                                                                           0.261     5.716
new_n1529.in[0] (.names)                                                                                                              0.100     5.816
new_n1529.out[0] (.names)                                                                                                             0.235     6.051
new_n1534.in[0] (.names)                                                                                                              0.485     6.536
new_n1534.out[0] (.names)                                                                                                             0.235     6.771
new_n1533.in[1] (.names)                                                                                                              0.100     6.871
new_n1533.out[0] (.names)                                                                                                             0.261     7.132
n912.in[2] (.names)                                                                                                                   0.100     7.232
n912.out[0] (.names)                                                                                                                  0.235     7.467
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[26].D[0] (.latch)                         0.000     7.467
data arrival time                                                                                                                               7.467

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[26].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -7.467
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -7.490


#Path 62
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[18].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].clk[0] (.latch)                        0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch) [clock-to-output]        0.124     0.166
new_n1436.in[2] (.names)                                                                                                              0.927     1.093
new_n1436.out[0] (.names)                                                                                                             0.235     1.328
new_n1434_1.in[0] (.names)                                                                                                            0.100     1.428
new_n1434_1.out[0] (.names)                                                                                                           0.261     1.689
new_n1433_1.in[0] (.names)                                                                                                            0.100     1.789
new_n1433_1.out[0] (.names)                                                                                                           0.235     2.024
new_n1432.in[2] (.names)                                                                                                              0.100     2.124
new_n1432.out[0] (.names)                                                                                                             0.235     2.359
new_n1431.in[2] (.names)                                                                                                              0.100     2.459
new_n1431.out[0] (.names)                                                                                                             0.261     2.720
new_n1430.in[0] (.names)                                                                                                              0.481     3.201
new_n1430.out[0] (.names)                                                                                                             0.261     3.462
new_n1429_1.in[5] (.names)                                                                                                            0.100     3.562
new_n1429_1.out[0] (.names)                                                                                                           0.261     3.823
new_n1428_1.in[0] (.names)                                                                                                            0.100     3.923
new_n1428_1.out[0] (.names)                                                                                                           0.261     4.184
new_n1427.in[1] (.names)                                                                                                              0.100     4.284
new_n1427.out[0] (.names)                                                                                                             0.261     4.545
n1070.in[0] (.names)                                                                                                                  0.776     5.321
n1070.out[0] (.names)                                                                                                                 0.235     5.556
new_n1507.in[5] (.names)                                                                                                              0.866     6.422
new_n1507.out[0] (.names)                                                                                                             0.261     6.683
n872.in[2] (.names)                                                                                                                   0.483     7.166
n872.out[0] (.names)                                                                                                                  0.235     7.401
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[18].D[0] (.latch)                         0.000     7.401
data arrival time                                                                                                                               7.401

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[18].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -7.401
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -7.425


#Path 63
Startpoint: $sdffe~3^Q~22.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~7.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~22.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~22.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[22] (multiply)                                      1.181     1.347
$mul~14[0].out[1] (multiply)                                     1.523     2.870
new_n1792.in[0] (.names)                                         2.646     5.517
new_n1792.out[0] (.names)                                        0.261     5.778
new_n1797.in[0] (.names)                                         0.100     5.878
new_n1797.out[0] (.names)                                        0.235     6.113
new_n1802.in[0] (.names)                                         0.100     6.213
new_n1802.out[0] (.names)                                        0.235     6.448
new_n1801.in[1] (.names)                                         0.336     6.783
new_n1801.out[0] (.names)                                        0.261     7.044
n1398.in[2] (.names)                                             0.100     7.144
n1398.out[0] (.names)                                            0.235     7.379
$sdffe~4^Q~7.D[0] (.latch)                                       0.000     7.379
data arrival time                                                          7.379

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~7.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.379
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.403


#Path 64
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[14].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].clk[0] (.latch)                        0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch) [clock-to-output]        0.124     0.166
new_n1436.in[2] (.names)                                                                                                              0.927     1.093
new_n1436.out[0] (.names)                                                                                                             0.235     1.328
new_n1434_1.in[0] (.names)                                                                                                            0.100     1.428
new_n1434_1.out[0] (.names)                                                                                                           0.261     1.689
new_n1433_1.in[0] (.names)                                                                                                            0.100     1.789
new_n1433_1.out[0] (.names)                                                                                                           0.235     2.024
new_n1432.in[2] (.names)                                                                                                              0.100     2.124
new_n1432.out[0] (.names)                                                                                                             0.235     2.359
new_n1431.in[2] (.names)                                                                                                              0.100     2.459
new_n1431.out[0] (.names)                                                                                                             0.261     2.720
new_n1430.in[0] (.names)                                                                                                              0.481     3.201
new_n1430.out[0] (.names)                                                                                                             0.261     3.462
new_n1429_1.in[5] (.names)                                                                                                            0.100     3.562
new_n1429_1.out[0] (.names)                                                                                                           0.261     3.823
new_n1428_1.in[0] (.names)                                                                                                            0.100     3.923
new_n1428_1.out[0] (.names)                                                                                                           0.261     4.184
new_n1427.in[1] (.names)                                                                                                              0.100     4.284
new_n1427.out[0] (.names)                                                                                                             0.261     4.545
n1070.in[0] (.names)                                                                                                                  0.776     5.321
n1070.out[0] (.names)                                                                                                                 0.235     5.556
new_n1495.in[5] (.names)                                                                                                              0.987     6.543
new_n1495.out[0] (.names)                                                                                                             0.261     6.804
n852.in[2] (.names)                                                                                                                   0.338     7.142
n852.out[0] (.names)                                                                                                                  0.235     7.377
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[14].D[0] (.latch)                         0.000     7.377
data arrival time                                                                                                                               7.377

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[14].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -7.377
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -7.401


#Path 65
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[16].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].clk[0] (.latch)                        0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch) [clock-to-output]        0.124     0.166
new_n1436.in[2] (.names)                                                                                                              0.927     1.093
new_n1436.out[0] (.names)                                                                                                             0.235     1.328
new_n1434_1.in[0] (.names)                                                                                                            0.100     1.428
new_n1434_1.out[0] (.names)                                                                                                           0.261     1.689
new_n1433_1.in[0] (.names)                                                                                                            0.100     1.789
new_n1433_1.out[0] (.names)                                                                                                           0.235     2.024
new_n1432.in[2] (.names)                                                                                                              0.100     2.124
new_n1432.out[0] (.names)                                                                                                             0.235     2.359
new_n1431.in[2] (.names)                                                                                                              0.100     2.459
new_n1431.out[0] (.names)                                                                                                             0.261     2.720
new_n1430.in[0] (.names)                                                                                                              0.481     3.201
new_n1430.out[0] (.names)                                                                                                             0.261     3.462
new_n1429_1.in[5] (.names)                                                                                                            0.100     3.562
new_n1429_1.out[0] (.names)                                                                                                           0.261     3.823
new_n1428_1.in[0] (.names)                                                                                                            0.100     3.923
new_n1428_1.out[0] (.names)                                                                                                           0.261     4.184
new_n1427.in[1] (.names)                                                                                                              0.100     4.284
new_n1427.out[0] (.names)                                                                                                             0.261     4.545
n1070.in[0] (.names)                                                                                                                  0.776     5.321
n1070.out[0] (.names)                                                                                                                 0.235     5.556
new_n1501.in[5] (.names)                                                                                                              0.987     6.543
new_n1501.out[0] (.names)                                                                                                             0.261     6.804
n862.in[2] (.names)                                                                                                                   0.338     7.142
n862.out[0] (.names)                                                                                                                  0.235     7.377
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[16].D[0] (.latch)                         0.000     7.377
data arrival time                                                                                                                               7.377

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[16].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -7.377
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -7.401


#Path 66
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[12].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].clk[0] (.latch)                        0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch) [clock-to-output]        0.124     0.166
new_n1436.in[2] (.names)                                                                                                              0.927     1.093
new_n1436.out[0] (.names)                                                                                                             0.235     1.328
new_n1434_1.in[0] (.names)                                                                                                            0.100     1.428
new_n1434_1.out[0] (.names)                                                                                                           0.261     1.689
new_n1433_1.in[0] (.names)                                                                                                            0.100     1.789
new_n1433_1.out[0] (.names)                                                                                                           0.235     2.024
new_n1432.in[2] (.names)                                                                                                              0.100     2.124
new_n1432.out[0] (.names)                                                                                                             0.235     2.359
new_n1431.in[2] (.names)                                                                                                              0.100     2.459
new_n1431.out[0] (.names)                                                                                                             0.261     2.720
new_n1430.in[0] (.names)                                                                                                              0.481     3.201
new_n1430.out[0] (.names)                                                                                                             0.261     3.462
new_n1429_1.in[5] (.names)                                                                                                            0.100     3.562
new_n1429_1.out[0] (.names)                                                                                                           0.261     3.823
new_n1428_1.in[0] (.names)                                                                                                            0.100     3.923
new_n1428_1.out[0] (.names)                                                                                                           0.261     4.184
new_n1427.in[1] (.names)                                                                                                              0.100     4.284
new_n1427.out[0] (.names)                                                                                                             0.261     4.545
n1070.in[0] (.names)                                                                                                                  0.776     5.321
n1070.out[0] (.names)                                                                                                                 0.235     5.556
new_n1487.in[5] (.names)                                                                                                              0.987     6.543
new_n1487.out[0] (.names)                                                                                                             0.261     6.804
n842.in[2] (.names)                                                                                                                   0.337     7.141
n842.out[0] (.names)                                                                                                                  0.235     7.376
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[12].D[0] (.latch)                         0.000     7.376
data arrival time                                                                                                                               7.376

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[12].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -7.376
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -7.400


#Path 67
Startpoint: DXport~1.inpad[0] (.input clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[23].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
input external delay                                                                                                                  0.000     0.000
DXport~1.inpad[0] (.input)                                                                                                            0.000     0.000
new_n1464_1.in[1] (.names)                                                                                                            1.236     1.236
new_n1464_1.out[0] (.names)                                                                                                           0.261     1.497
new_n1470.in[0] (.names)                                                                                                              0.100     1.597
new_n1470.out[0] (.names)                                                                                                             0.235     1.832
new_n1475.in[0] (.names)                                                                                                              0.100     1.932
new_n1475.out[0] (.names)                                                                                                             0.235     2.167
new_n1480.in[0] (.names)                                                                                                              0.100     2.267
new_n1480.out[0] (.names)                                                                                                             0.235     2.502
new_n1483_1.in[0] (.names)                                                                                                            0.335     2.837
new_n1483_1.out[0] (.names)                                                                                                           0.235     3.072
new_n1491.in[0] (.names)                                                                                                              0.445     3.517
new_n1491.out[0] (.names)                                                                                                             0.261     3.778
new_n1499_1.in[2] (.names)                                                                                                            0.100     3.878
new_n1499_1.out[0] (.names)                                                                                                           0.261     4.139
new_n1505.in[0] (.names)                                                                                                              0.100     4.239
new_n1505.out[0] (.names)                                                                                                             0.235     4.474
new_n1515.in[0] (.names)                                                                                                              0.620     5.094
new_n1515.out[0] (.names)                                                                                                             0.261     5.355
new_n1523_1.in[2] (.names)                                                                                                            0.100     5.455
new_n1523_1.out[0] (.names)                                                                                                           0.261     5.716
new_n1526.in[0] (.names)                                                                                                              0.481     6.198
new_n1526.out[0] (.names)                                                                                                             0.235     6.433
new_n1525.in[1] (.names)                                                                                                              0.100     6.533
new_n1525.out[0] (.names)                                                                                                             0.261     6.794
n897.in[2] (.names)                                                                                                                   0.337     7.130
n897.out[0] (.names)                                                                                                                  0.235     7.365
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[23].D[0] (.latch)                         0.000     7.365
data arrival time                                                                                                                               7.365

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[23].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -7.365
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -7.389


#Path 68
Startpoint: DXport~1.inpad[0] (.input clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[21].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
input external delay                                                                                                                  0.000     0.000
DXport~1.inpad[0] (.input)                                                                                                            0.000     0.000
new_n1464_1.in[1] (.names)                                                                                                            1.236     1.236
new_n1464_1.out[0] (.names)                                                                                                           0.261     1.497
new_n1470.in[0] (.names)                                                                                                              0.100     1.597
new_n1470.out[0] (.names)                                                                                                             0.235     1.832
new_n1475.in[0] (.names)                                                                                                              0.100     1.932
new_n1475.out[0] (.names)                                                                                                             0.235     2.167
new_n1480.in[0] (.names)                                                                                                              0.100     2.267
new_n1480.out[0] (.names)                                                                                                             0.235     2.502
new_n1483_1.in[0] (.names)                                                                                                            0.335     2.837
new_n1483_1.out[0] (.names)                                                                                                           0.235     3.072
new_n1491.in[0] (.names)                                                                                                              0.445     3.517
new_n1491.out[0] (.names)                                                                                                             0.261     3.778
new_n1499_1.in[2] (.names)                                                                                                            0.100     3.878
new_n1499_1.out[0] (.names)                                                                                                           0.261     4.139
new_n1505.in[0] (.names)                                                                                                              0.100     4.239
new_n1505.out[0] (.names)                                                                                                             0.235     4.474
new_n1515.in[0] (.names)                                                                                                              0.620     5.094
new_n1515.out[0] (.names)                                                                                                             0.261     5.355
new_n1514_1.in[0] (.names)                                                                                                            0.482     5.838
new_n1514_1.out[0] (.names)                                                                                                           0.235     6.073
new_n1520.in[0] (.names)                                                                                                              0.100     6.173
new_n1520.out[0] (.names)                                                                                                             0.235     6.408
new_n1519_1.in[1] (.names)                                                                                                            0.100     6.508
new_n1519_1.out[0] (.names)                                                                                                           0.261     6.769
n887.in[2] (.names)                                                                                                                   0.340     7.109
n887.out[0] (.names)                                                                                                                  0.235     7.344
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[21].D[0] (.latch)                         0.000     7.344
data arrival time                                                                                                                               7.344

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[21].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -7.344
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -7.367


#Path 69
Startpoint: $sdffe~3^Q~22.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~8.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~22.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~22.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[22] (multiply)                                      1.181     1.347
$mul~14[0].out[1] (multiply)                                     1.523     2.870
new_n1792.in[0] (.names)                                         2.646     5.517
new_n1792.out[0] (.names)                                        0.261     5.778
new_n1797.in[0] (.names)                                         0.100     5.878
new_n1797.out[0] (.names)                                        0.235     6.113
new_n1802.in[0] (.names)                                         0.100     6.213
new_n1802.out[0] (.names)                                        0.235     6.448
new_n1804.in[0] (.names)                                         0.100     6.548
new_n1804.out[0] (.names)                                        0.235     6.783
n1403.in[1] (.names)                                             0.285     7.068
n1403.out[0] (.names)                                            0.261     7.329
$sdffe~4^Q~8.D[0] (.latch)                                       0.000     7.329
data arrival time                                                          7.329

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~8.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.329
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.352


#Path 70
Startpoint: $sdffe~3^Q~22.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~5.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~22.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~22.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[22] (multiply)                                      1.181     1.347
$mul~14[0].out[1] (multiply)                                     1.523     2.870
new_n1792.in[0] (.names)                                         2.646     5.517
new_n1792.out[0] (.names)                                        0.261     5.778
new_n1797.in[0] (.names)                                         0.100     5.878
new_n1797.out[0] (.names)                                        0.235     6.113
new_n1796.in[1] (.names)                                         0.340     6.453
new_n1796.out[0] (.names)                                        0.261     6.714
n1388.in[2] (.names)                                             0.337     7.051
n1388.out[0] (.names)                                            0.235     7.286
$sdffe~4^Q~5.D[0] (.latch)                                       0.000     7.286
data arrival time                                                          7.286

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~5.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.286
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.309


#Path 71
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[3].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1436.in[2] (.names)                                                                                                             0.927     1.093
new_n1436.out[0] (.names)                                                                                                            0.235     1.328
new_n1434_1.in[0] (.names)                                                                                                           0.100     1.428
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.689
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.789
new_n1433_1.out[0] (.names)                                                                                                          0.235     2.024
new_n1432.in[2] (.names)                                                                                                             0.100     2.124
new_n1432.out[0] (.names)                                                                                                            0.235     2.359
new_n1431.in[2] (.names)                                                                                                             0.100     2.459
new_n1431.out[0] (.names)                                                                                                            0.261     2.720
new_n1430.in[0] (.names)                                                                                                             0.481     3.201
new_n1430.out[0] (.names)                                                                                                            0.261     3.462
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.562
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.823
new_n1428_1.in[0] (.names)                                                                                                           0.100     3.923
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.184
new_n1427.in[1] (.names)                                                                                                             0.100     4.284
new_n1427.out[0] (.names)                                                                                                            0.261     4.545
n1070.in[0] (.names)                                                                                                                 0.776     5.321
n1070.out[0] (.names)                                                                                                                0.235     5.556
new_n1462.in[5] (.names)                                                                                                             0.726     6.282
new_n1462.out[0] (.names)                                                                                                            0.261     6.543
n797.in[2] (.names)                                                                                                                  0.479     7.022
n797.out[0] (.names)                                                                                                                 0.235     7.257
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[3].D[0] (.latch)                         0.000     7.257
data arrival time                                                                                                                              7.257

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[3].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -7.257
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -7.280


#Path 72
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[20].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].clk[0] (.latch)                        0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch) [clock-to-output]        0.124     0.166
new_n1436.in[2] (.names)                                                                                                              0.927     1.093
new_n1436.out[0] (.names)                                                                                                             0.235     1.328
new_n1434_1.in[0] (.names)                                                                                                            0.100     1.428
new_n1434_1.out[0] (.names)                                                                                                           0.261     1.689
new_n1433_1.in[0] (.names)                                                                                                            0.100     1.789
new_n1433_1.out[0] (.names)                                                                                                           0.235     2.024
new_n1432.in[2] (.names)                                                                                                              0.100     2.124
new_n1432.out[0] (.names)                                                                                                             0.235     2.359
new_n1431.in[2] (.names)                                                                                                              0.100     2.459
new_n1431.out[0] (.names)                                                                                                             0.261     2.720
new_n1430.in[0] (.names)                                                                                                              0.481     3.201
new_n1430.out[0] (.names)                                                                                                             0.261     3.462
new_n1429_1.in[5] (.names)                                                                                                            0.100     3.562
new_n1429_1.out[0] (.names)                                                                                                           0.261     3.823
new_n1428_1.in[0] (.names)                                                                                                            0.100     3.923
new_n1428_1.out[0] (.names)                                                                                                           0.261     4.184
new_n1427.in[1] (.names)                                                                                                              0.100     4.284
new_n1427.out[0] (.names)                                                                                                             0.261     4.545
n1070.in[0] (.names)                                                                                                                  0.776     5.321
n1070.out[0] (.names)                                                                                                                 0.235     5.556
new_n1513_1.in[5] (.names)                                                                                                            0.866     6.422
new_n1513_1.out[0] (.names)                                                                                                           0.261     6.683
n882.in[2] (.names)                                                                                                                   0.337     7.020
n882.out[0] (.names)                                                                                                                  0.235     7.255
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[20].D[0] (.latch)                         0.000     7.255
data arrival time                                                                                                                               7.255

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[20].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -7.255
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -7.278


#Path 73
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch clocked by clk)
Endpoint  : Youtport~26.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1436.in[2] (.names)                                                                                                             0.927     1.093
new_n1436.out[0] (.names)                                                                                                            0.235     1.328
new_n1434_1.in[0] (.names)                                                                                                           0.100     1.428
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.689
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.789
new_n1433_1.out[0] (.names)                                                                                                          0.235     2.024
new_n1432.in[2] (.names)                                                                                                             0.100     2.124
new_n1432.out[0] (.names)                                                                                                            0.235     2.359
new_n1431.in[2] (.names)                                                                                                             0.100     2.459
new_n1431.out[0] (.names)                                                                                                            0.261     2.720
new_n1430.in[0] (.names)                                                                                                             0.481     3.201
new_n1430.out[0] (.names)                                                                                                            0.261     3.462
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.562
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.823
new_n1428_1.in[0] (.names)                                                                                                           0.100     3.923
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.184
new_n1427.in[1] (.names)                                                                                                             0.100     4.284
new_n1427.out[0] (.names)                                                                                                            0.261     4.545
new_n1465.in[1] (.names)                                                                                                             0.771     5.316
new_n1465.out[0] (.names)                                                                                                            0.235     5.551
n1627.in[2] (.names)                                                                                                                 1.423     6.975
n1627.out[0] (.names)                                                                                                                0.235     7.210
Youtport~26.D[0] (.latch)                                                                                                            0.000     7.210
data arrival time                                                                                                                              7.210

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Youtport~26.clk[0] (.latch)                                                                                                          0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -7.210
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -7.233


#Path 74
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch clocked by clk)
Endpoint  : Youtport~24.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1436.in[2] (.names)                                                                                                             0.927     1.093
new_n1436.out[0] (.names)                                                                                                            0.235     1.328
new_n1434_1.in[0] (.names)                                                                                                           0.100     1.428
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.689
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.789
new_n1433_1.out[0] (.names)                                                                                                          0.235     2.024
new_n1432.in[2] (.names)                                                                                                             0.100     2.124
new_n1432.out[0] (.names)                                                                                                            0.235     2.359
new_n1431.in[2] (.names)                                                                                                             0.100     2.459
new_n1431.out[0] (.names)                                                                                                            0.261     2.720
new_n1430.in[0] (.names)                                                                                                             0.481     3.201
new_n1430.out[0] (.names)                                                                                                            0.261     3.462
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.562
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.823
new_n1428_1.in[0] (.names)                                                                                                           0.100     3.923
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.184
new_n1427.in[1] (.names)                                                                                                             0.100     4.284
new_n1427.out[0] (.names)                                                                                                            0.261     4.545
new_n1465.in[1] (.names)                                                                                                             0.771     5.316
new_n1465.out[0] (.names)                                                                                                            0.235     5.551
n1619.in[2] (.names)                                                                                                                 1.423     6.975
n1619.out[0] (.names)                                                                                                                0.235     7.210
Youtport~24.D[0] (.latch)                                                                                                            0.000     7.210
data arrival time                                                                                                                              7.210

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Youtport~24.clk[0] (.latch)                                                                                                          0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -7.210
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -7.233


#Path 75
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch clocked by clk)
Endpoint  : Youtport~23.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1436.in[2] (.names)                                                                                                             0.927     1.093
new_n1436.out[0] (.names)                                                                                                            0.235     1.328
new_n1434_1.in[0] (.names)                                                                                                           0.100     1.428
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.689
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.789
new_n1433_1.out[0] (.names)                                                                                                          0.235     2.024
new_n1432.in[2] (.names)                                                                                                             0.100     2.124
new_n1432.out[0] (.names)                                                                                                            0.235     2.359
new_n1431.in[2] (.names)                                                                                                             0.100     2.459
new_n1431.out[0] (.names)                                                                                                            0.261     2.720
new_n1430.in[0] (.names)                                                                                                             0.481     3.201
new_n1430.out[0] (.names)                                                                                                            0.261     3.462
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.562
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.823
new_n1428_1.in[0] (.names)                                                                                                           0.100     3.923
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.184
new_n1427.in[1] (.names)                                                                                                             0.100     4.284
new_n1427.out[0] (.names)                                                                                                            0.261     4.545
new_n1465.in[1] (.names)                                                                                                             0.771     5.316
new_n1465.out[0] (.names)                                                                                                            0.235     5.551
n1615.in[2] (.names)                                                                                                                 1.423     6.975
n1615.out[0] (.names)                                                                                                                0.235     7.210
Youtport~23.D[0] (.latch)                                                                                                            0.000     7.210
data arrival time                                                                                                                              7.210

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Youtport~23.clk[0] (.latch)                                                                                                          0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -7.210
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -7.233


#Path 76
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch clocked by clk)
Endpoint  : Youtport~22.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1436.in[2] (.names)                                                                                                             0.927     1.093
new_n1436.out[0] (.names)                                                                                                            0.235     1.328
new_n1434_1.in[0] (.names)                                                                                                           0.100     1.428
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.689
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.789
new_n1433_1.out[0] (.names)                                                                                                          0.235     2.024
new_n1432.in[2] (.names)                                                                                                             0.100     2.124
new_n1432.out[0] (.names)                                                                                                            0.235     2.359
new_n1431.in[2] (.names)                                                                                                             0.100     2.459
new_n1431.out[0] (.names)                                                                                                            0.261     2.720
new_n1430.in[0] (.names)                                                                                                             0.481     3.201
new_n1430.out[0] (.names)                                                                                                            0.261     3.462
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.562
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.823
new_n1428_1.in[0] (.names)                                                                                                           0.100     3.923
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.184
new_n1427.in[1] (.names)                                                                                                             0.100     4.284
new_n1427.out[0] (.names)                                                                                                            0.261     4.545
new_n1465.in[1] (.names)                                                                                                             0.771     5.316
new_n1465.out[0] (.names)                                                                                                            0.235     5.551
n1611.in[2] (.names)                                                                                                                 1.423     6.975
n1611.out[0] (.names)                                                                                                                0.235     7.210
Youtport~22.D[0] (.latch)                                                                                                            0.000     7.210
data arrival time                                                                                                                              7.210

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Youtport~22.clk[0] (.latch)                                                                                                          0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -7.210
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -7.233


#Path 77
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[10].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].clk[0] (.latch)                        0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch) [clock-to-output]        0.124     0.166
new_n1436.in[2] (.names)                                                                                                              0.927     1.093
new_n1436.out[0] (.names)                                                                                                             0.235     1.328
new_n1434_1.in[0] (.names)                                                                                                            0.100     1.428
new_n1434_1.out[0] (.names)                                                                                                           0.261     1.689
new_n1433_1.in[0] (.names)                                                                                                            0.100     1.789
new_n1433_1.out[0] (.names)                                                                                                           0.235     2.024
new_n1432.in[2] (.names)                                                                                                              0.100     2.124
new_n1432.out[0] (.names)                                                                                                             0.235     2.359
new_n1431.in[2] (.names)                                                                                                              0.100     2.459
new_n1431.out[0] (.names)                                                                                                             0.261     2.720
new_n1430.in[0] (.names)                                                                                                              0.481     3.201
new_n1430.out[0] (.names)                                                                                                             0.261     3.462
new_n1429_1.in[5] (.names)                                                                                                            0.100     3.562
new_n1429_1.out[0] (.names)                                                                                                           0.261     3.823
new_n1428_1.in[0] (.names)                                                                                                            0.100     3.923
new_n1428_1.out[0] (.names)                                                                                                           0.261     4.184
new_n1427.in[1] (.names)                                                                                                              0.100     4.284
new_n1427.out[0] (.names)                                                                                                             0.261     4.545
n1070.in[0] (.names)                                                                                                                  0.776     5.321
n1070.out[0] (.names)                                                                                                                 0.235     5.556
new_n1482.in[5] (.names)                                                                                                              0.987     6.543
new_n1482.out[0] (.names)                                                                                                             0.261     6.804
n832.in[2] (.names)                                                                                                                   0.100     6.904
n832.out[0] (.names)                                                                                                                  0.235     7.139
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[10].D[0] (.latch)                         0.000     7.139
data arrival time                                                                                                                               7.139

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[10].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -7.139
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -7.163


#Path 78
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1436.in[2] (.names)                                                                                                             0.927     1.093
new_n1436.out[0] (.names)                                                                                                            0.235     1.328
new_n1434_1.in[0] (.names)                                                                                                           0.100     1.428
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.689
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.789
new_n1433_1.out[0] (.names)                                                                                                          0.235     2.024
new_n1432.in[2] (.names)                                                                                                             0.100     2.124
new_n1432.out[0] (.names)                                                                                                            0.235     2.359
new_n1431.in[2] (.names)                                                                                                             0.100     2.459
new_n1431.out[0] (.names)                                                                                                            0.261     2.720
new_n1430.in[0] (.names)                                                                                                             0.481     3.201
new_n1430.out[0] (.names)                                                                                                            0.261     3.462
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.562
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.823
new_n1428_1.in[0] (.names)                                                                                                           0.100     3.923
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.184
new_n1427.in[1] (.names)                                                                                                             0.100     4.284
new_n1427.out[0] (.names)                                                                                                            0.261     4.545
n1070.in[0] (.names)                                                                                                                 0.776     5.321
n1070.out[0] (.names)                                                                                                                0.235     5.556
new_n1469_1.in[5] (.names)                                                                                                           0.726     6.282
new_n1469_1.out[0] (.names)                                                                                                          0.261     6.543
n807.in[2] (.names)                                                                                                                  0.337     6.880
n807.out[0] (.names)                                                                                                                 0.235     7.115
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[5].D[0] (.latch)                         0.000     7.115
data arrival time                                                                                                                              7.115

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[5].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -7.115
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -7.138


#Path 79
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch clocked by clk)
Endpoint  : Xoutport~4.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1436.in[2] (.names)                                                                                                             0.927     1.093
new_n1436.out[0] (.names)                                                                                                            0.235     1.328
new_n1434_1.in[0] (.names)                                                                                                           0.100     1.428
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.689
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.789
new_n1433_1.out[0] (.names)                                                                                                          0.235     2.024
new_n1432.in[2] (.names)                                                                                                             0.100     2.124
new_n1432.out[0] (.names)                                                                                                            0.235     2.359
new_n1431.in[2] (.names)                                                                                                             0.100     2.459
new_n1431.out[0] (.names)                                                                                                            0.261     2.720
new_n1430.in[0] (.names)                                                                                                             0.481     3.201
new_n1430.out[0] (.names)                                                                                                            0.261     3.462
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.562
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.823
new_n1428_1.in[0] (.names)                                                                                                           0.100     3.923
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.184
new_n1427.in[1] (.names)                                                                                                             0.100     4.284
new_n1427.out[0] (.names)                                                                                                            0.261     4.545
new_n1465.in[1] (.names)                                                                                                             0.771     5.316
new_n1465.out[0] (.names)                                                                                                            0.235     5.551
n958.in[2] (.names)                                                                                                                  1.314     6.865
n958.out[0] (.names)                                                                                                                 0.235     7.100
Xoutport~4.D[0] (.latch)                                                                                                             0.000     7.100
data arrival time                                                                                                                              7.100

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Xoutport~4.clk[0] (.latch)                                                                                                           0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -7.100
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -7.124


#Path 80
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch clocked by clk)
Endpoint  : Xoutport~10.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1436.in[2] (.names)                                                                                                             0.927     1.093
new_n1436.out[0] (.names)                                                                                                            0.235     1.328
new_n1434_1.in[0] (.names)                                                                                                           0.100     1.428
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.689
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.789
new_n1433_1.out[0] (.names)                                                                                                          0.235     2.024
new_n1432.in[2] (.names)                                                                                                             0.100     2.124
new_n1432.out[0] (.names)                                                                                                            0.235     2.359
new_n1431.in[2] (.names)                                                                                                             0.100     2.459
new_n1431.out[0] (.names)                                                                                                            0.261     2.720
new_n1430.in[0] (.names)                                                                                                             0.481     3.201
new_n1430.out[0] (.names)                                                                                                            0.261     3.462
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.562
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.823
new_n1428_1.in[0] (.names)                                                                                                           0.100     3.923
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.184
new_n1427.in[1] (.names)                                                                                                             0.100     4.284
new_n1427.out[0] (.names)                                                                                                            0.261     4.545
new_n1465.in[1] (.names)                                                                                                             0.771     5.316
new_n1465.out[0] (.names)                                                                                                            0.235     5.551
n982.in[2] (.names)                                                                                                                  1.314     6.865
n982.out[0] (.names)                                                                                                                 0.235     7.100
Xoutport~10.D[0] (.latch)                                                                                                            0.000     7.100
data arrival time                                                                                                                              7.100

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Xoutport~10.clk[0] (.latch)                                                                                                          0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -7.100
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -7.124


#Path 81
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch clocked by clk)
Endpoint  : Xoutport~12.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1436.in[2] (.names)                                                                                                             0.927     1.093
new_n1436.out[0] (.names)                                                                                                            0.235     1.328
new_n1434_1.in[0] (.names)                                                                                                           0.100     1.428
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.689
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.789
new_n1433_1.out[0] (.names)                                                                                                          0.235     2.024
new_n1432.in[2] (.names)                                                                                                             0.100     2.124
new_n1432.out[0] (.names)                                                                                                            0.235     2.359
new_n1431.in[2] (.names)                                                                                                             0.100     2.459
new_n1431.out[0] (.names)                                                                                                            0.261     2.720
new_n1430.in[0] (.names)                                                                                                             0.481     3.201
new_n1430.out[0] (.names)                                                                                                            0.261     3.462
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.562
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.823
new_n1428_1.in[0] (.names)                                                                                                           0.100     3.923
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.184
new_n1427.in[1] (.names)                                                                                                             0.100     4.284
new_n1427.out[0] (.names)                                                                                                            0.261     4.545
new_n1465.in[1] (.names)                                                                                                             0.771     5.316
new_n1465.out[0] (.names)                                                                                                            0.235     5.551
n990.in[2] (.names)                                                                                                                  1.314     6.865
n990.out[0] (.names)                                                                                                                 0.235     7.100
Xoutport~12.D[0] (.latch)                                                                                                            0.000     7.100
data arrival time                                                                                                                              7.100

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Xoutport~12.clk[0] (.latch)                                                                                                          0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -7.100
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -7.124


#Path 82
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch clocked by clk)
Endpoint  : Xoutport~13.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1436.in[2] (.names)                                                                                                             0.927     1.093
new_n1436.out[0] (.names)                                                                                                            0.235     1.328
new_n1434_1.in[0] (.names)                                                                                                           0.100     1.428
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.689
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.789
new_n1433_1.out[0] (.names)                                                                                                          0.235     2.024
new_n1432.in[2] (.names)                                                                                                             0.100     2.124
new_n1432.out[0] (.names)                                                                                                            0.235     2.359
new_n1431.in[2] (.names)                                                                                                             0.100     2.459
new_n1431.out[0] (.names)                                                                                                            0.261     2.720
new_n1430.in[0] (.names)                                                                                                             0.481     3.201
new_n1430.out[0] (.names)                                                                                                            0.261     3.462
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.562
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.823
new_n1428_1.in[0] (.names)                                                                                                           0.100     3.923
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.184
new_n1427.in[1] (.names)                                                                                                             0.100     4.284
new_n1427.out[0] (.names)                                                                                                            0.261     4.545
new_n1465.in[1] (.names)                                                                                                             0.771     5.316
new_n1465.out[0] (.names)                                                                                                            0.235     5.551
n994.in[2] (.names)                                                                                                                  1.314     6.865
n994.out[0] (.names)                                                                                                                 0.235     7.100
Xoutport~13.D[0] (.latch)                                                                                                            0.000     7.100
data arrival time                                                                                                                              7.100

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Xoutport~13.clk[0] (.latch)                                                                                                          0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -7.100
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -7.124


#Path 83
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch clocked by clk)
Endpoint  : Xoutport~14.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1436.in[2] (.names)                                                                                                             0.927     1.093
new_n1436.out[0] (.names)                                                                                                            0.235     1.328
new_n1434_1.in[0] (.names)                                                                                                           0.100     1.428
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.689
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.789
new_n1433_1.out[0] (.names)                                                                                                          0.235     2.024
new_n1432.in[2] (.names)                                                                                                             0.100     2.124
new_n1432.out[0] (.names)                                                                                                            0.235     2.359
new_n1431.in[2] (.names)                                                                                                             0.100     2.459
new_n1431.out[0] (.names)                                                                                                            0.261     2.720
new_n1430.in[0] (.names)                                                                                                             0.481     3.201
new_n1430.out[0] (.names)                                                                                                            0.261     3.462
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.562
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.823
new_n1428_1.in[0] (.names)                                                                                                           0.100     3.923
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.184
new_n1427.in[1] (.names)                                                                                                             0.100     4.284
new_n1427.out[0] (.names)                                                                                                            0.261     4.545
new_n1465.in[1] (.names)                                                                                                             0.771     5.316
new_n1465.out[0] (.names)                                                                                                            0.235     5.551
n998.in[2] (.names)                                                                                                                  1.314     6.865
n998.out[0] (.names)                                                                                                                 0.235     7.100
Xoutport~14.D[0] (.latch)                                                                                                            0.000     7.100
data arrival time                                                                                                                              7.100

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Xoutport~14.clk[0] (.latch)                                                                                                          0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -7.100
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -7.124


#Path 84
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch clocked by clk)
Endpoint  : Xoutport~15.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1436.in[2] (.names)                                                                                                             0.927     1.093
new_n1436.out[0] (.names)                                                                                                            0.235     1.328
new_n1434_1.in[0] (.names)                                                                                                           0.100     1.428
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.689
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.789
new_n1433_1.out[0] (.names)                                                                                                          0.235     2.024
new_n1432.in[2] (.names)                                                                                                             0.100     2.124
new_n1432.out[0] (.names)                                                                                                            0.235     2.359
new_n1431.in[2] (.names)                                                                                                             0.100     2.459
new_n1431.out[0] (.names)                                                                                                            0.261     2.720
new_n1430.in[0] (.names)                                                                                                             0.481     3.201
new_n1430.out[0] (.names)                                                                                                            0.261     3.462
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.562
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.823
new_n1428_1.in[0] (.names)                                                                                                           0.100     3.923
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.184
new_n1427.in[1] (.names)                                                                                                             0.100     4.284
new_n1427.out[0] (.names)                                                                                                            0.261     4.545
new_n1465.in[1] (.names)                                                                                                             0.771     5.316
new_n1465.out[0] (.names)                                                                                                            0.235     5.551
n1002.in[2] (.names)                                                                                                                 1.314     6.865
n1002.out[0] (.names)                                                                                                                0.235     7.100
Xoutport~15.D[0] (.latch)                                                                                                            0.000     7.100
data arrival time                                                                                                                              7.100

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Xoutport~15.clk[0] (.latch)                                                                                                          0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -7.100
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -7.124


#Path 85
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch clocked by clk)
Endpoint  : Xoutport~16.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1436.in[2] (.names)                                                                                                             0.927     1.093
new_n1436.out[0] (.names)                                                                                                            0.235     1.328
new_n1434_1.in[0] (.names)                                                                                                           0.100     1.428
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.689
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.789
new_n1433_1.out[0] (.names)                                                                                                          0.235     2.024
new_n1432.in[2] (.names)                                                                                                             0.100     2.124
new_n1432.out[0] (.names)                                                                                                            0.235     2.359
new_n1431.in[2] (.names)                                                                                                             0.100     2.459
new_n1431.out[0] (.names)                                                                                                            0.261     2.720
new_n1430.in[0] (.names)                                                                                                             0.481     3.201
new_n1430.out[0] (.names)                                                                                                            0.261     3.462
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.562
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.823
new_n1428_1.in[0] (.names)                                                                                                           0.100     3.923
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.184
new_n1427.in[1] (.names)                                                                                                             0.100     4.284
new_n1427.out[0] (.names)                                                                                                            0.261     4.545
new_n1465.in[1] (.names)                                                                                                             0.771     5.316
new_n1465.out[0] (.names)                                                                                                            0.235     5.551
n1006.in[2] (.names)                                                                                                                 1.314     6.865
n1006.out[0] (.names)                                                                                                                0.235     7.100
Xoutport~16.D[0] (.latch)                                                                                                            0.000     7.100
data arrival time                                                                                                                              7.100

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Xoutport~16.clk[0] (.latch)                                                                                                          0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -7.100
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -7.124


#Path 86
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch clocked by clk)
Endpoint  : Xoutport~11.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1436.in[2] (.names)                                                                                                             0.927     1.093
new_n1436.out[0] (.names)                                                                                                            0.235     1.328
new_n1434_1.in[0] (.names)                                                                                                           0.100     1.428
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.689
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.789
new_n1433_1.out[0] (.names)                                                                                                          0.235     2.024
new_n1432.in[2] (.names)                                                                                                             0.100     2.124
new_n1432.out[0] (.names)                                                                                                            0.235     2.359
new_n1431.in[2] (.names)                                                                                                             0.100     2.459
new_n1431.out[0] (.names)                                                                                                            0.261     2.720
new_n1430.in[0] (.names)                                                                                                             0.481     3.201
new_n1430.out[0] (.names)                                                                                                            0.261     3.462
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.562
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.823
new_n1428_1.in[0] (.names)                                                                                                           0.100     3.923
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.184
new_n1427.in[1] (.names)                                                                                                             0.100     4.284
new_n1427.out[0] (.names)                                                                                                            0.261     4.545
new_n1465.in[1] (.names)                                                                                                             0.771     5.316
new_n1465.out[0] (.names)                                                                                                            0.235     5.551
n986.in[2] (.names)                                                                                                                  1.314     6.865
n986.out[0] (.names)                                                                                                                 0.235     7.100
Xoutport~11.D[0] (.latch)                                                                                                            0.000     7.100
data arrival time                                                                                                                              7.100

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Xoutport~11.clk[0] (.latch)                                                                                                          0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -7.100
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -7.124


#Path 87
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch clocked by clk)
Endpoint  : Youtport~0.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1436.in[2] (.names)                                                                                                             0.927     1.093
new_n1436.out[0] (.names)                                                                                                            0.235     1.328
new_n1434_1.in[0] (.names)                                                                                                           0.100     1.428
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.689
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.789
new_n1433_1.out[0] (.names)                                                                                                          0.235     2.024
new_n1432.in[2] (.names)                                                                                                             0.100     2.124
new_n1432.out[0] (.names)                                                                                                            0.235     2.359
new_n1431.in[2] (.names)                                                                                                             0.100     2.459
new_n1431.out[0] (.names)                                                                                                            0.261     2.720
new_n1430.in[0] (.names)                                                                                                             0.481     3.201
new_n1430.out[0] (.names)                                                                                                            0.261     3.462
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.562
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.823
new_n1428_1.in[0] (.names)                                                                                                           0.100     3.923
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.184
new_n1427.in[1] (.names)                                                                                                             0.100     4.284
new_n1427.out[0] (.names)                                                                                                            0.261     4.545
new_n1465.in[1] (.names)                                                                                                             0.771     5.316
new_n1465.out[0] (.names)                                                                                                            0.235     5.551
n1523.in[2] (.names)                                                                                                                 1.283     6.835
n1523.out[0] (.names)                                                                                                                0.235     7.070
Youtport~0.D[0] (.latch)                                                                                                             0.000     7.070
data arrival time                                                                                                                              7.070

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Youtport~0.clk[0] (.latch)                                                                                                           0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -7.070
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -7.093


#Path 88
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch clocked by clk)
Endpoint  : Youtport~1.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1436.in[2] (.names)                                                                                                             0.927     1.093
new_n1436.out[0] (.names)                                                                                                            0.235     1.328
new_n1434_1.in[0] (.names)                                                                                                           0.100     1.428
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.689
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.789
new_n1433_1.out[0] (.names)                                                                                                          0.235     2.024
new_n1432.in[2] (.names)                                                                                                             0.100     2.124
new_n1432.out[0] (.names)                                                                                                            0.235     2.359
new_n1431.in[2] (.names)                                                                                                             0.100     2.459
new_n1431.out[0] (.names)                                                                                                            0.261     2.720
new_n1430.in[0] (.names)                                                                                                             0.481     3.201
new_n1430.out[0] (.names)                                                                                                            0.261     3.462
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.562
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.823
new_n1428_1.in[0] (.names)                                                                                                           0.100     3.923
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.184
new_n1427.in[1] (.names)                                                                                                             0.100     4.284
new_n1427.out[0] (.names)                                                                                                            0.261     4.545
new_n1465.in[1] (.names)                                                                                                             0.771     5.316
new_n1465.out[0] (.names)                                                                                                            0.235     5.551
n1527.in[2] (.names)                                                                                                                 1.283     6.835
n1527.out[0] (.names)                                                                                                                0.235     7.070
Youtport~1.D[0] (.latch)                                                                                                             0.000     7.070
data arrival time                                                                                                                              7.070

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Youtport~1.clk[0] (.latch)                                                                                                           0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -7.070
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -7.093


#Path 89
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch clocked by clk)
Endpoint  : Youtport~2.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1436.in[2] (.names)                                                                                                             0.927     1.093
new_n1436.out[0] (.names)                                                                                                            0.235     1.328
new_n1434_1.in[0] (.names)                                                                                                           0.100     1.428
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.689
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.789
new_n1433_1.out[0] (.names)                                                                                                          0.235     2.024
new_n1432.in[2] (.names)                                                                                                             0.100     2.124
new_n1432.out[0] (.names)                                                                                                            0.235     2.359
new_n1431.in[2] (.names)                                                                                                             0.100     2.459
new_n1431.out[0] (.names)                                                                                                            0.261     2.720
new_n1430.in[0] (.names)                                                                                                             0.481     3.201
new_n1430.out[0] (.names)                                                                                                            0.261     3.462
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.562
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.823
new_n1428_1.in[0] (.names)                                                                                                           0.100     3.923
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.184
new_n1427.in[1] (.names)                                                                                                             0.100     4.284
new_n1427.out[0] (.names)                                                                                                            0.261     4.545
new_n1465.in[1] (.names)                                                                                                             0.771     5.316
new_n1465.out[0] (.names)                                                                                                            0.235     5.551
n1531.in[2] (.names)                                                                                                                 1.283     6.835
n1531.out[0] (.names)                                                                                                                0.235     7.070
Youtport~2.D[0] (.latch)                                                                                                             0.000     7.070
data arrival time                                                                                                                              7.070

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Youtport~2.clk[0] (.latch)                                                                                                           0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -7.070
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -7.093


#Path 90
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch clocked by clk)
Endpoint  : Youtport~3.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1436.in[2] (.names)                                                                                                             0.927     1.093
new_n1436.out[0] (.names)                                                                                                            0.235     1.328
new_n1434_1.in[0] (.names)                                                                                                           0.100     1.428
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.689
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.789
new_n1433_1.out[0] (.names)                                                                                                          0.235     2.024
new_n1432.in[2] (.names)                                                                                                             0.100     2.124
new_n1432.out[0] (.names)                                                                                                            0.235     2.359
new_n1431.in[2] (.names)                                                                                                             0.100     2.459
new_n1431.out[0] (.names)                                                                                                            0.261     2.720
new_n1430.in[0] (.names)                                                                                                             0.481     3.201
new_n1430.out[0] (.names)                                                                                                            0.261     3.462
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.562
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.823
new_n1428_1.in[0] (.names)                                                                                                           0.100     3.923
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.184
new_n1427.in[1] (.names)                                                                                                             0.100     4.284
new_n1427.out[0] (.names)                                                                                                            0.261     4.545
new_n1465.in[1] (.names)                                                                                                             0.771     5.316
new_n1465.out[0] (.names)                                                                                                            0.235     5.551
n1535.in[2] (.names)                                                                                                                 1.283     6.835
n1535.out[0] (.names)                                                                                                                0.235     7.070
Youtport~3.D[0] (.latch)                                                                                                             0.000     7.070
data arrival time                                                                                                                              7.070

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Youtport~3.clk[0] (.latch)                                                                                                           0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -7.070
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -7.093


#Path 91
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch clocked by clk)
Endpoint  : Youtport~8.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1436.in[2] (.names)                                                                                                             0.927     1.093
new_n1436.out[0] (.names)                                                                                                            0.235     1.328
new_n1434_1.in[0] (.names)                                                                                                           0.100     1.428
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.689
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.789
new_n1433_1.out[0] (.names)                                                                                                          0.235     2.024
new_n1432.in[2] (.names)                                                                                                             0.100     2.124
new_n1432.out[0] (.names)                                                                                                            0.235     2.359
new_n1431.in[2] (.names)                                                                                                             0.100     2.459
new_n1431.out[0] (.names)                                                                                                            0.261     2.720
new_n1430.in[0] (.names)                                                                                                             0.481     3.201
new_n1430.out[0] (.names)                                                                                                            0.261     3.462
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.562
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.823
new_n1428_1.in[0] (.names)                                                                                                           0.100     3.923
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.184
new_n1427.in[1] (.names)                                                                                                             0.100     4.284
new_n1427.out[0] (.names)                                                                                                            0.261     4.545
new_n1465.in[1] (.names)                                                                                                             0.771     5.316
new_n1465.out[0] (.names)                                                                                                            0.235     5.551
n1555.in[2] (.names)                                                                                                                 1.283     6.835
n1555.out[0] (.names)                                                                                                                0.235     7.070
Youtport~8.D[0] (.latch)                                                                                                             0.000     7.070
data arrival time                                                                                                                              7.070

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Youtport~8.clk[0] (.latch)                                                                                                           0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -7.070
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -7.093


#Path 92
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch clocked by clk)
Endpoint  : Youtport~7.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1436.in[2] (.names)                                                                                                             0.927     1.093
new_n1436.out[0] (.names)                                                                                                            0.235     1.328
new_n1434_1.in[0] (.names)                                                                                                           0.100     1.428
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.689
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.789
new_n1433_1.out[0] (.names)                                                                                                          0.235     2.024
new_n1432.in[2] (.names)                                                                                                             0.100     2.124
new_n1432.out[0] (.names)                                                                                                            0.235     2.359
new_n1431.in[2] (.names)                                                                                                             0.100     2.459
new_n1431.out[0] (.names)                                                                                                            0.261     2.720
new_n1430.in[0] (.names)                                                                                                             0.481     3.201
new_n1430.out[0] (.names)                                                                                                            0.261     3.462
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.562
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.823
new_n1428_1.in[0] (.names)                                                                                                           0.100     3.923
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.184
new_n1427.in[1] (.names)                                                                                                             0.100     4.284
new_n1427.out[0] (.names)                                                                                                            0.261     4.545
new_n1465.in[1] (.names)                                                                                                             0.771     5.316
new_n1465.out[0] (.names)                                                                                                            0.235     5.551
n1551.in[2] (.names)                                                                                                                 1.283     6.835
n1551.out[0] (.names)                                                                                                                0.235     7.070
Youtport~7.D[0] (.latch)                                                                                                             0.000     7.070
data arrival time                                                                                                                              7.070

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Youtport~7.clk[0] (.latch)                                                                                                           0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -7.070
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -7.093


#Path 93
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch clocked by clk)
Endpoint  : Youtport~5.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1436.in[2] (.names)                                                                                                             0.927     1.093
new_n1436.out[0] (.names)                                                                                                            0.235     1.328
new_n1434_1.in[0] (.names)                                                                                                           0.100     1.428
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.689
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.789
new_n1433_1.out[0] (.names)                                                                                                          0.235     2.024
new_n1432.in[2] (.names)                                                                                                             0.100     2.124
new_n1432.out[0] (.names)                                                                                                            0.235     2.359
new_n1431.in[2] (.names)                                                                                                             0.100     2.459
new_n1431.out[0] (.names)                                                                                                            0.261     2.720
new_n1430.in[0] (.names)                                                                                                             0.481     3.201
new_n1430.out[0] (.names)                                                                                                            0.261     3.462
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.562
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.823
new_n1428_1.in[0] (.names)                                                                                                           0.100     3.923
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.184
new_n1427.in[1] (.names)                                                                                                             0.100     4.284
new_n1427.out[0] (.names)                                                                                                            0.261     4.545
new_n1465.in[1] (.names)                                                                                                             0.771     5.316
new_n1465.out[0] (.names)                                                                                                            0.235     5.551
n1543.in[2] (.names)                                                                                                                 1.283     6.835
n1543.out[0] (.names)                                                                                                                0.235     7.070
Youtport~5.D[0] (.latch)                                                                                                             0.000     7.070
data arrival time                                                                                                                              7.070

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Youtport~5.clk[0] (.latch)                                                                                                           0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -7.070
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -7.093


#Path 94
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[9].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1436.in[2] (.names)                                                                                                             0.927     1.093
new_n1436.out[0] (.names)                                                                                                            0.235     1.328
new_n1434_1.in[0] (.names)                                                                                                           0.100     1.428
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.689
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.789
new_n1433_1.out[0] (.names)                                                                                                          0.235     2.024
new_n1432.in[2] (.names)                                                                                                             0.100     2.124
new_n1432.out[0] (.names)                                                                                                            0.235     2.359
new_n1431.in[2] (.names)                                                                                                             0.100     2.459
new_n1431.out[0] (.names)                                                                                                            0.261     2.720
new_n1430.in[0] (.names)                                                                                                             0.481     3.201
new_n1430.out[0] (.names)                                                                                                            0.261     3.462
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.562
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.823
new_n1428_1.in[0] (.names)                                                                                                           0.100     3.923
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.184
new_n1427.in[1] (.names)                                                                                                             0.100     4.284
new_n1427.out[0] (.names)                                                                                                            0.261     4.545
n1070.in[0] (.names)                                                                                                                 0.776     5.321
n1070.out[0] (.names)                                                                                                                0.235     5.556
new_n1479_1.in[5] (.names)                                                                                                           0.869     6.425
new_n1479_1.out[0] (.names)                                                                                                          0.261     6.686
n827.in[2] (.names)                                                                                                                  0.100     6.786
n827.out[0] (.names)                                                                                                                 0.235     7.021
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[9].D[0] (.latch)                         0.000     7.021
data arrival time                                                                                                                              7.021

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[9].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -7.021
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -7.045


#Path 95
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[7].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1436.in[2] (.names)                                                                                                             0.927     1.093
new_n1436.out[0] (.names)                                                                                                            0.235     1.328
new_n1434_1.in[0] (.names)                                                                                                           0.100     1.428
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.689
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.789
new_n1433_1.out[0] (.names)                                                                                                          0.235     2.024
new_n1432.in[2] (.names)                                                                                                             0.100     2.124
new_n1432.out[0] (.names)                                                                                                            0.235     2.359
new_n1431.in[2] (.names)                                                                                                             0.100     2.459
new_n1431.out[0] (.names)                                                                                                            0.261     2.720
new_n1430.in[0] (.names)                                                                                                             0.481     3.201
new_n1430.out[0] (.names)                                                                                                            0.261     3.462
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.562
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.823
new_n1428_1.in[0] (.names)                                                                                                           0.100     3.923
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.184
new_n1427.in[1] (.names)                                                                                                             0.100     4.284
new_n1427.out[0] (.names)                                                                                                            0.261     4.545
n1070.in[0] (.names)                                                                                                                 0.776     5.321
n1070.out[0] (.names)                                                                                                                0.235     5.556
new_n1474_1.in[5] (.names)                                                                                                           0.869     6.425
new_n1474_1.out[0] (.names)                                                                                                          0.261     6.686
n817.in[2] (.names)                                                                                                                  0.100     6.786
n817.out[0] (.names)                                                                                                                 0.235     7.021
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[7].D[0] (.latch)                         0.000     7.021
data arrival time                                                                                                                              7.021

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[7].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -7.021
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -7.045


#Path 96
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[19].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].clk[0] (.latch)                        0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch) [clock-to-output]        0.124     0.166
new_n1436.in[2] (.names)                                                                                                              0.927     1.093
new_n1436.out[0] (.names)                                                                                                             0.235     1.328
new_n1434_1.in[0] (.names)                                                                                                            0.100     1.428
new_n1434_1.out[0] (.names)                                                                                                           0.261     1.689
new_n1433_1.in[0] (.names)                                                                                                            0.100     1.789
new_n1433_1.out[0] (.names)                                                                                                           0.235     2.024
new_n1432.in[2] (.names)                                                                                                              0.100     2.124
new_n1432.out[0] (.names)                                                                                                             0.235     2.359
new_n1431.in[2] (.names)                                                                                                              0.100     2.459
new_n1431.out[0] (.names)                                                                                                             0.261     2.720
new_n1430.in[0] (.names)                                                                                                              0.481     3.201
new_n1430.out[0] (.names)                                                                                                             0.261     3.462
new_n1429_1.in[5] (.names)                                                                                                            0.100     3.562
new_n1429_1.out[0] (.names)                                                                                                           0.261     3.823
new_n1428_1.in[0] (.names)                                                                                                            0.100     3.923
new_n1428_1.out[0] (.names)                                                                                                           0.261     4.184
new_n1427.in[1] (.names)                                                                                                              0.100     4.284
new_n1427.out[0] (.names)                                                                                                             0.261     4.545
n1070.in[0] (.names)                                                                                                                  0.776     5.321
n1070.out[0] (.names)                                                                                                                 0.235     5.556
new_n1510.in[5] (.names)                                                                                                              0.866     6.422
new_n1510.out[0] (.names)                                                                                                             0.261     6.683
n877.in[2] (.names)                                                                                                                   0.100     6.783
n877.out[0] (.names)                                                                                                                  0.235     7.018
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[19].D[0] (.latch)                         0.000     7.018
data arrival time                                                                                                                               7.018

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[19].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -7.018
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -7.041


#Path 97
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~3.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1436.in[2] (.names)                                                                                                             0.927     1.093
new_n1436.out[0] (.names)                                                                                                            0.235     1.328
new_n1434_1.in[0] (.names)                                                                                                           0.100     1.428
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.689
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.789
new_n1433_1.out[0] (.names)                                                                                                          0.235     2.024
new_n1432.in[2] (.names)                                                                                                             0.100     2.124
new_n1432.out[0] (.names)                                                                                                            0.235     2.359
new_n1431.in[2] (.names)                                                                                                             0.100     2.459
new_n1431.out[0] (.names)                                                                                                            0.261     2.720
new_n1430.in[0] (.names)                                                                                                             0.481     3.201
new_n1430.out[0] (.names)                                                                                                            0.261     3.462
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.562
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.823
new_n1428_1.in[0] (.names)                                                                                                           0.100     3.923
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.184
new_n1427.in[1] (.names)                                                                                                             0.100     4.284
new_n1427.out[0] (.names)                                                                                                            0.261     4.545
n1070.in[0] (.names)                                                                                                                 0.776     5.321
n1070.out[0] (.names)                                                                                                                0.235     5.556
new_n1791.in[5] (.names)                                                                                                             0.568     6.123
new_n1791.out[0] (.names)                                                                                                            0.261     6.384
n1378.in[2] (.names)                                                                                                                 0.340     6.725
n1378.out[0] (.names)                                                                                                                0.235     6.960
$sdffe~4^Q~3.D[0] (.latch)                                                                                                           0.000     6.960
data arrival time                                                                                                                              6.960

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$sdffe~4^Q~3.clk[0] (.latch)                                                                                                         0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -6.960
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -6.983


#Path 98
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[24].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].clk[0] (.latch)                        0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch) [clock-to-output]        0.124     0.166
new_n1436.in[2] (.names)                                                                                                              0.927     1.093
new_n1436.out[0] (.names)                                                                                                             0.235     1.328
new_n1434_1.in[0] (.names)                                                                                                            0.100     1.428
new_n1434_1.out[0] (.names)                                                                                                           0.261     1.689
new_n1433_1.in[0] (.names)                                                                                                            0.100     1.789
new_n1433_1.out[0] (.names)                                                                                                           0.235     2.024
new_n1432.in[2] (.names)                                                                                                              0.100     2.124
new_n1432.out[0] (.names)                                                                                                             0.235     2.359
new_n1431.in[2] (.names)                                                                                                              0.100     2.459
new_n1431.out[0] (.names)                                                                                                             0.261     2.720
new_n1430.in[0] (.names)                                                                                                              0.481     3.201
new_n1430.out[0] (.names)                                                                                                             0.261     3.462
new_n1429_1.in[5] (.names)                                                                                                            0.100     3.562
new_n1429_1.out[0] (.names)                                                                                                           0.261     3.823
new_n1428_1.in[0] (.names)                                                                                                            0.100     3.923
new_n1428_1.out[0] (.names)                                                                                                           0.261     4.184
new_n1427.in[1] (.names)                                                                                                              0.100     4.284
new_n1427.out[0] (.names)                                                                                                             0.261     4.545
n1070.in[0] (.names)                                                                                                                  0.776     5.321
n1070.out[0] (.names)                                                                                                                 0.235     5.556
n902.in[5] (.names)                                                                                                                   1.010     6.566
n902.out[0] (.names)                                                                                                                  0.261     6.827
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[24].D[0] (.latch)                         0.000     6.827
data arrival time                                                                                                                               6.827

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[24].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -6.827
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -6.851


#Path 99
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[25].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].clk[0] (.latch)                        0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch) [clock-to-output]        0.124     0.166
new_n1436.in[2] (.names)                                                                                                              0.927     1.093
new_n1436.out[0] (.names)                                                                                                             0.235     1.328
new_n1434_1.in[0] (.names)                                                                                                            0.100     1.428
new_n1434_1.out[0] (.names)                                                                                                           0.261     1.689
new_n1433_1.in[0] (.names)                                                                                                            0.100     1.789
new_n1433_1.out[0] (.names)                                                                                                           0.235     2.024
new_n1432.in[2] (.names)                                                                                                              0.100     2.124
new_n1432.out[0] (.names)                                                                                                             0.235     2.359
new_n1431.in[2] (.names)                                                                                                              0.100     2.459
new_n1431.out[0] (.names)                                                                                                             0.261     2.720
new_n1430.in[0] (.names)                                                                                                              0.481     3.201
new_n1430.out[0] (.names)                                                                                                             0.261     3.462
new_n1429_1.in[5] (.names)                                                                                                            0.100     3.562
new_n1429_1.out[0] (.names)                                                                                                           0.261     3.823
new_n1428_1.in[0] (.names)                                                                                                            0.100     3.923
new_n1428_1.out[0] (.names)                                                                                                           0.261     4.184
new_n1427.in[1] (.names)                                                                                                              0.100     4.284
new_n1427.out[0] (.names)                                                                                                             0.261     4.545
n1070.in[0] (.names)                                                                                                                  0.776     5.321
n1070.out[0] (.names)                                                                                                                 0.235     5.556
n907.in[5] (.names)                                                                                                                   1.010     6.566
n907.out[0] (.names)                                                                                                                  0.261     6.827
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[25].D[0] (.latch)                         0.000     6.827
data arrival time                                                                                                                               6.827

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[25].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -6.827
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -6.851


#Path 100
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[22].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].clk[0] (.latch)                        0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch) [clock-to-output]        0.124     0.166
new_n1436.in[2] (.names)                                                                                                              0.927     1.093
new_n1436.out[0] (.names)                                                                                                             0.235     1.328
new_n1434_1.in[0] (.names)                                                                                                            0.100     1.428
new_n1434_1.out[0] (.names)                                                                                                           0.261     1.689
new_n1433_1.in[0] (.names)                                                                                                            0.100     1.789
new_n1433_1.out[0] (.names)                                                                                                           0.235     2.024
new_n1432.in[2] (.names)                                                                                                              0.100     2.124
new_n1432.out[0] (.names)                                                                                                             0.235     2.359
new_n1431.in[2] (.names)                                                                                                              0.100     2.459
new_n1431.out[0] (.names)                                                                                                             0.261     2.720
new_n1430.in[0] (.names)                                                                                                              0.481     3.201
new_n1430.out[0] (.names)                                                                                                             0.261     3.462
new_n1429_1.in[5] (.names)                                                                                                            0.100     3.562
new_n1429_1.out[0] (.names)                                                                                                           0.261     3.823
new_n1428_1.in[0] (.names)                                                                                                            0.100     3.923
new_n1428_1.out[0] (.names)                                                                                                           0.261     4.184
new_n1427.in[1] (.names)                                                                                                              0.100     4.284
new_n1427.out[0] (.names)                                                                                                             0.261     4.545
n1070.in[0] (.names)                                                                                                                  0.776     5.321
n1070.out[0] (.names)                                                                                                                 0.235     5.556
n892.in[5] (.names)                                                                                                                   1.010     6.566
n892.out[0] (.names)                                                                                                                  0.261     6.827
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[22].D[0] (.latch)                         0.000     6.827
data arrival time                                                                                                                               6.827

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[22].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -6.827
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -6.851


#End of timing report
