
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.120798                       # Number of seconds simulated
sim_ticks                                120798204716                       # Number of ticks simulated
final_tick                               1178657026029                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  84638                       # Simulator instruction rate (inst/s)
host_op_rate                                   106865                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2314895                       # Simulator tick rate (ticks/s)
host_mem_usage                               16927724                       # Number of bytes of host memory used
host_seconds                                 52183.02                       # Real time elapsed on the host
sim_insts                                  4416653884                       # Number of instructions simulated
sim_ops                                    5576550713                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2408960                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       681856                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       557312                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1209600                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4864640                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6912                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      2165888                       # Number of bytes written to this memory
system.physmem.bytes_written::total           2165888                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        18820                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         5327                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         4354                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         9450                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 38005                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           16921                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                16921                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        10596                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     19942018                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        14835                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      5644587                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        16954                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      4613578                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        14835                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     10013394                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                40270797                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        10596                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        14835                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        16954                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        14835                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              57219                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          17929803                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               17929803                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          17929803                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        10596                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     19942018                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        14835                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      5644587                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        16954                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      4613578                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        14835                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     10013394                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               58200600                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               145015853                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23184215                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19093442                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1932815                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9390669                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8674141                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2437583                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87561                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    104499928                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             128063505                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23184215                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11111724                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             27195142                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6262797                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5791165                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12106425                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1573429                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    141784359                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.100207                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.542277                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       114589217     80.82%     80.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2783565      1.96%     82.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2366126      1.67%     84.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2381916      1.68%     86.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2267619      1.60%     87.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1124349      0.79%     88.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          778384      0.55%     89.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1977399      1.39%     90.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13515784      9.53%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    141784359                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.159874                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.883100                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       103325474                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7210761                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26846323                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       110136                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4291656                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3731688                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6469                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     154462138                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51218                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4291656                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       103842456                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        4565355                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1474817                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26429781                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1180286                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     153007656                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         3051                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        402366                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       624723                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents        27449                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    214074157                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    713156815                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    713156815                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45814932                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33622                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17600                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3814707                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     15187240                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7899526                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       308994                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1692613                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         149142885                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33619                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139207228                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       108506                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     25179538                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     57128153                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1575                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    141784359                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.981824                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.581290                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     84393086     59.52%     59.52% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23733736     16.74%     76.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11958824      8.43%     84.70% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7809469      5.51%     90.20% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6907889      4.87%     95.08% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2702080      1.91%     96.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3065065      2.16%     99.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      1118589      0.79%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        95621      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    141784359                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         976905     74.87%     74.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     74.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     74.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     74.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     74.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     74.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     74.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     74.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     74.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     74.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     74.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     74.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     74.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     74.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     74.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     74.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     74.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     74.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     74.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     74.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     74.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     74.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     74.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     74.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     74.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     74.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     74.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     74.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        155912     11.95%     86.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       171956     13.18%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    114974623     82.59%     82.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2012660      1.45%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14360732     10.32%     94.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7843191      5.63%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139207228                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.959945                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1304773                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009373                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    421612094                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    174356711                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135093410                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140512001                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       200486                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2975111                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1070                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          682                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       157856                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          588                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4291656                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        3859510                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       257545                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    149176504                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1162326                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     15187240                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7899526                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17597                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        205733                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        13118                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          682                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1149566                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1084910                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2234476                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136833431                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14111352                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2373797                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21952859                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19297471                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7841507                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.943576                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135099452                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135093410                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81525570                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        221160779                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.931577                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.368626                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421916                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     26764048                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1957677                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    137492703                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.890388                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.708008                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     88387866     64.29%     64.29% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     22510990     16.37%     80.66% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10811157      7.86%     88.52% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4816715      3.50%     92.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3764335      2.74%     94.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1537108      1.12%     95.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1563069      1.14%     97.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1094531      0.80%     97.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3006932      2.19%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    137492703                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421916                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953796                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212126                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146122                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3006932                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           283671735                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          302663826                       # The number of ROB writes
system.switch_cpus0.timesIdled                  57262                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                3231494                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421916                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.450159                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.450159                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.689580                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.689580                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       618331044                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      186415006                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      145835297                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               145015853                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        24208969                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     19631259                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2068984                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9857831                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9311997                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2604735                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        96100                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    105732087                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             132379451                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           24208969                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11916732                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             29127303                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6736612                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       2807948                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12351921                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1625200                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    142308598                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.138497                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.542679                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       113181295     79.53%     79.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2048124      1.44%     80.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3751692      2.64%     83.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3403864      2.39%     86.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2166493      1.52%     87.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1777417      1.25%     88.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1030545      0.72%     89.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1074848      0.76%     90.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        13874320      9.75%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    142308598                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.166940                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.912862                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       104658250                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4212106                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         28751988                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        48882                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4637366                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4187529                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         3898                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     160165595                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        30646                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4637366                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       105503717                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1113016                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1899249                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         27936662                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1218582                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     158376273                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           34                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        233490                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       525190                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    224027263                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    737472741                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    737472741                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    177305465                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        46721759                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        34917                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17459                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4372870                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     15011011                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7450620                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        84806                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1669310                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         155370841                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34917                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        144381053                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       163639                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     27263918                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     59809402                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved            1                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    142308598                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.014563                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.560333                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     81834494     57.50%     57.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     24887907     17.49%     74.99% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13086137      9.20%     84.19% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7564514      5.32%     89.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8371563      5.88%     95.39% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3106749      2.18%     97.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2760993      1.94%     99.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       528553      0.37%     99.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       167688      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    142308598                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         578342     68.88%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        118976     14.17%     83.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       142352     16.95%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    121582733     84.21%     84.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2042778      1.41%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17458      0.01%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13326633      9.23%     94.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7411451      5.13%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     144381053                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.995623                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             839670                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005816                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    432074009                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    182669890                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    141202757                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     145220723                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       278742                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3452461                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           18                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          214                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       128360                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4637366                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         719820                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       110831                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    155405758                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        62295                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     15011011                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7450620                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17459                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         96018                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          214                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1154085                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1156018                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2310103                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    141993399                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12798382                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2387650                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20209462                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20205039                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7411080                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.979158                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             141332771                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            141202757                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         82388713                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        231395123                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.973706                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356052                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    103262270                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    127145981                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     28260169                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34916                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2091278                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    137671232                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.923548                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.693849                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     85368542     62.01%     62.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     24228083     17.60%     79.61% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     12038159      8.74%     88.35% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4093958      2.97%     91.33% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      5041332      3.66%     94.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1765784      1.28%     96.27% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1244056      0.90%     97.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1029422      0.75%     97.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2861896      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    137671232                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    103262270                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     127145981                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18880810                       # Number of memory references committed
system.switch_cpus1.commit.loads             11558550                       # Number of loads committed
system.switch_cpus1.commit.membars              17458                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18352162                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        114548732                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2622356                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2861896                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           290215486                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          315449866                       # The number of ROB writes
system.switch_cpus1.timesIdled                  44025                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2707255                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          103262270                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            127145981                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    103262270                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.404345                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.404345                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.712076                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.712076                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       639340575                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      197656531                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      149261676                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34916                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               145015853                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        24373566                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     19968950                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2067845                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9919711                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         9629354                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2494484                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        94974                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    108145491                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             130820762                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           24373566                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     12123838                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             28344214                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6196406                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       3896450                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12653343                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1616474                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    144496922                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.107983                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.532858                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       116152708     80.38%     80.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2285902      1.58%     81.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3882522      2.69%     84.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2258846      1.56%     86.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1768205      1.22%     87.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1561907      1.08%     88.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          956428      0.66%     89.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2391483      1.66%     90.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        13238921      9.16%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    144496922                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.168075                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.902114                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       107465320                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5101317                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         27745733                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        74058                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4110488                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3995084                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          280                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     157718216                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1633                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4110488                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       108007994                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         614628                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      3561977                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         27259627                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       942203                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     156644251                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents         95997                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       543486                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    221148577                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    728767559                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    728767559                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    176976379                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        44172182                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        35217                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17637                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          2743359                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     14566520                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7435715                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        71902                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1688684                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         151492458                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        35217                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        142172984                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        91238                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     22615024                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     50230715                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           57                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    144496922                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.983917                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.546162                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     86487498     59.85%     59.85% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     22264868     15.41%     75.26% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11984144      8.29%     83.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8911076      6.17%     89.72% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8685822      6.01%     95.73% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3212606      2.22%     97.96% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2440272      1.69%     99.65% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       326438      0.23%     99.87% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       184198      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    144496922                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         126405     27.99%     27.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     27.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     27.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     27.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     27.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     27.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     27.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     27.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     27.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     27.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     27.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     27.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     27.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     27.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     27.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     27.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     27.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     27.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     27.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     27.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     27.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     27.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     27.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     27.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     27.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     27.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     27.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     27.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     27.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        169083     37.44%     65.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       156173     34.58%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    120001727     84.41%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1924601      1.35%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17580      0.01%     85.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     12819587      9.02%     94.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7409489      5.21%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     142172984                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.980396                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             451661                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.003177                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    429385789                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    174142939                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    139135717                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     142624645                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       289867                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3066856                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          240                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       123085                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4110488                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         412497                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        54687                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    151527675                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       787290                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     14566520                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7435715                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17637                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         44151                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          240                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1188360                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1100933                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2289293                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    139956794                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12497642                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2216190                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            19906908                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19805572                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7409266                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.965114                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             139135778                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            139135717                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         82265300                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        227918109                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.959452                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.360942                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    102898812                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    126837244                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     24690689                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        35160                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2085203                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    140386434                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.903486                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.712806                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     89086396     63.46%     63.46% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     24726975     17.61%     81.07% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      9669251      6.89%     87.96% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      5083908      3.62%     91.58% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4329333      3.08%     94.66% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      2082116      1.48%     96.15% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       979127      0.70%     96.84% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1517255      1.08%     97.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2912073      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    140386434                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    102898812                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     126837244                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18812294                       # Number of memory references committed
system.switch_cpus2.commit.loads             11499664                       # Number of loads committed
system.switch_cpus2.commit.membars              17580                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18402749                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        114186119                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2623333                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2912073                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           289002294                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          307168035                       # The number of ROB writes
system.switch_cpus2.timesIdled                  24152                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 518931                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          102898812                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            126837244                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    102898812                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.409305                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.409305                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.709569                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.709569                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       629361757                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      194265201                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      147212498                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         35160                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles               145015853                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        22297142                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     18379320                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      1990014                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      9181350                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         8554754                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2340576                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        88294                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    108639675                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             122464900                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           22297142                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     10895330                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             25605640                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        5887931                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       3650937                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         12604679                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1648297                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    141760855                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     1.060780                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.481023                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       116155215     81.94%     81.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1336792      0.94%     82.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         1891572      1.33%     84.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         2474043      1.75%     85.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2771662      1.96%     87.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2062786      1.46%     89.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1186457      0.84%     90.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         1742991      1.23%     91.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        12139337      8.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    141760855                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.153757                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.844493                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       107443274                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      5246229                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         25148568                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        58414                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       3864369                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3562970                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          241                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     147786462                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1318                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       3864369                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       108187701                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1072879                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      2842800                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         24465369                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      1327731                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     146802589                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          872                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        267961                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       548999                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents          715                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    204727960                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    685828300                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    685828300                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    167304549                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        37423369                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        38884                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        22552                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          4014539                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     13950627                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      7250967                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       119893                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1580021                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         142667697                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        38824                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        133534528                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        27010                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     20495797                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     48333834                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         6160                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    141760855                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.941970                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.503747                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     85246084     60.13%     60.13% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     22763259     16.06%     76.19% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12616399      8.90%     85.09% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8133846      5.74%     90.83% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7456622      5.26%     96.09% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      2971903      2.10%     98.19% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      1807898      1.28%     99.46% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       515210      0.36%     99.82% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       249634      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    141760855                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          64276     22.77%     22.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         94124     33.34%     56.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       123935     43.90%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    112106663     83.95%     83.95% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2036588      1.53%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        16332      0.01%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     12180759      9.12%     94.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7194186      5.39%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     133534528                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.920827                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             282335                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002114                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    409139252                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    163202637                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    130980130                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     133816863                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       327044                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      2910309                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          148                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          319                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       174513                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked          175                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       3864369                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         812147                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       109321                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    142706521                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts      1365536                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     13950627                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      7250967                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        22492                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         83583                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          319                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1170876                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1122926                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2293802                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    131725079                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     12014993                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1809445                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            19207615                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        18462231                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7192622                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.908350                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             130980382                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            130980130                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         76724143                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        208391021                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.903212                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.368174                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     97981856                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    120423864                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     22291759                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        32664                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2022667                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    137896486                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.873292                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.681194                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     89079744     64.60%     64.60% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     23470429     17.02%     81.62% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      9221879      6.69%     88.31% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4742683      3.44%     91.75% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4137748      3.00%     94.75% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1988490      1.44%     96.19% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1722666      1.25%     97.44% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       810586      0.59%     98.03% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2722261      1.97%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    137896486                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     97981856                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     120423864                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18116768                       # Number of memory references committed
system.switch_cpus3.commit.loads             11040314                       # Number of loads committed
system.switch_cpus3.commit.membars              16332                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          17271559                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        108545813                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2457157                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2722261                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           277889848                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          289295682                       # The number of ROB writes
system.switch_cpus3.timesIdled                  46055                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                3254998                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           97981856                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            120423864                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     97981856                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      1.480028                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                1.480028                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.675663                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.675663                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       593555428                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      181729477                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      138433163                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         32664                       # number of misc regfile writes
system.l20.replacements                         18830                       # number of replacements
system.l20.tagsinuse                             8192                       # Cycle average of tags in use
system.l20.total_refs                          686652                       # Total number of references to valid blocks.
system.l20.sampled_refs                         27022                       # Sample count of references to valid blocks.
system.l20.avg_refs                         25.410850                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            8.206737                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     3.611061                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  5453.168155                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          2727.014048                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.001002                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000441                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.665670                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.332887                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        79056                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  79056                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           18792                       # number of Writeback hits
system.l20.Writeback_hits::total                18792                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        79056                       # number of demand (read+write) hits
system.l20.demand_hits::total                   79056                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        79056                       # number of overall hits
system.l20.overall_hits::total                  79056                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        18820                       # number of ReadReq misses
system.l20.ReadReq_misses::total                18830                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        18820                       # number of demand (read+write) misses
system.l20.demand_misses::total                 18830                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        18820                       # number of overall misses
system.l20.overall_misses::total                18830                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2983443                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   5660185427                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     5663168870                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2983443                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   5660185427                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      5663168870                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2983443                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   5660185427                       # number of overall miss cycles
system.l20.overall_miss_latency::total     5663168870                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        97876                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              97886                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        18792                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            18792                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        97876                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               97886                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        97876                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              97886                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.192284                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.192367                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.192284                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.192367                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.192284                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.192367                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 298344.300000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 300753.742136                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 300752.462560                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 298344.300000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 300753.742136                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 300752.462560                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 298344.300000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 300753.742136                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 300752.462560                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4300                       # number of writebacks
system.l20.writebacks::total                     4300                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        18820                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           18830                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        18820                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            18830                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        18820                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           18830                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2344123                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   4458049103                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   4460393226                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2344123                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   4458049103                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   4460393226                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2344123                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   4458049103                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   4460393226                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.192284                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.192367                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.192284                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.192367                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.192284                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.192367                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 234412.300000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 236878.273273                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 236876.963675                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 234412.300000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 236878.273273                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 236876.963675                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 234412.300000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 236878.273273                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 236876.963675                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          5342                       # number of replacements
system.l21.tagsinuse                             8192                       # Cycle average of tags in use
system.l21.total_refs                          361194                       # Total number of references to valid blocks.
system.l21.sampled_refs                         13534                       # Sample count of references to valid blocks.
system.l21.avg_refs                         26.687897                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          267.801826                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    11.881400                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  2555.394843                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          5356.921931                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.032691                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.001450                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.311938                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.653921                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        34893                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  34893                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           10607                       # number of Writeback hits
system.l21.Writeback_hits::total                10607                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        34893                       # number of demand (read+write) hits
system.l21.demand_hits::total                   34893                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        34893                       # number of overall hits
system.l21.overall_hits::total                  34893                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         5327                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 5341                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         5327                       # number of demand (read+write) misses
system.l21.demand_misses::total                  5341                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         5327                       # number of overall misses
system.l21.overall_misses::total                 5341                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      4317784                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   1820382757                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     1824700541                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      4317784                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   1820382757                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      1824700541                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      4317784                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   1820382757                       # number of overall miss cycles
system.l21.overall_miss_latency::total     1824700541                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        40220                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              40234                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        10607                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            10607                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        40220                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               40234                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        40220                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              40234                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.132447                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.132748                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.132447                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.132748                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.132447                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.132748                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 308413.142857                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 341727.568425                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 341640.243587                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 308413.142857                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 341727.568425                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 341640.243587                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 308413.142857                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 341727.568425                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 341640.243587                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                3549                       # number of writebacks
system.l21.writebacks::total                     3549                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         5327                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            5341                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         5327                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             5341                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         5327                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            5341                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      3422339                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   1479721063                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   1483143402                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      3422339                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   1479721063                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   1483143402                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      3422339                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   1479721063                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   1483143402                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.132447                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.132748                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.132447                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.132748                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.132447                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.132748                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 244452.785714                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 277777.560165                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 277690.208201                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 244452.785714                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 277777.560165                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 277690.208201                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 244452.785714                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 277777.560165                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 277690.208201                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          4370                       # number of replacements
system.l22.tagsinuse                             8192                       # Cycle average of tags in use
system.l22.total_refs                          316901                       # Total number of references to valid blocks.
system.l22.sampled_refs                         12562                       # Sample count of references to valid blocks.
system.l22.avg_refs                         25.226954                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          383.393882                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    14.016001                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  2115.608752                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          5678.981364                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.046801                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.001711                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.258253                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.693235                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        29503                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  29503                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            9661                       # number of Writeback hits
system.l22.Writeback_hits::total                 9661                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        29503                       # number of demand (read+write) hits
system.l22.demand_hits::total                   29503                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        29503                       # number of overall hits
system.l22.overall_hits::total                  29503                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         4354                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 4370                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         4354                       # number of demand (read+write) misses
system.l22.demand_misses::total                  4370                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         4354                       # number of overall misses
system.l22.overall_misses::total                 4370                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      3833774                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   1289564168                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     1293397942                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      3833774                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   1289564168                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      1293397942                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      3833774                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   1289564168                       # number of overall miss cycles
system.l22.overall_miss_latency::total     1293397942                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           16                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        33857                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              33873                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         9661                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             9661                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           16                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        33857                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               33873                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           16                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        33857                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              33873                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.128600                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.129011                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.128600                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.129011                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.128600                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.129011                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 239610.875000                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 296179.184198                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 295972.069108                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 239610.875000                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 296179.184198                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 295972.069108                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 239610.875000                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 296179.184198                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 295972.069108                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                2869                       # number of writebacks
system.l22.writebacks::total                     2869                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         4354                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            4370                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         4354                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             4370                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         4354                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            4370                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      2811699                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   1011409695                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   1014221394                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      2811699                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   1011409695                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   1014221394                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      2811699                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   1011409695                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   1014221394                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.128600                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.129011                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.128600                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.129011                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.128600                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.129011                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 175731.187500                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 232294.371842                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 232087.275515                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 175731.187500                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 232294.371842                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 232087.275515                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 175731.187500                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 232294.371842                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 232087.275515                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          9465                       # number of replacements
system.l23.tagsinuse                      8191.979866                       # Cycle average of tags in use
system.l23.total_refs                          557962                       # Total number of references to valid blocks.
system.l23.sampled_refs                         17657                       # Sample count of references to valid blocks.
system.l23.avg_refs                         31.600045                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks          364.047530                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst     8.262843                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  3955.060752                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          3864.608741                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.044439                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.001009                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.482796                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.471754                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999998                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data        41858                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  41858                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks           24782                       # number of Writeback hits
system.l23.Writeback_hits::total                24782                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data        41858                       # number of demand (read+write) hits
system.l23.demand_hits::total                   41858                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data        41858                       # number of overall hits
system.l23.overall_hits::total                  41858                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           14                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         9446                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 9460                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data            4                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                  4                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           14                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         9450                       # number of demand (read+write) misses
system.l23.demand_misses::total                  9464                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           14                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         9450                       # number of overall misses
system.l23.overall_misses::total                 9464                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      4649873                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   3064739024                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     3069388897                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data      1381552                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total      1381552                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      4649873                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   3066120576                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      3070770449                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      4649873                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   3066120576                       # number of overall miss cycles
system.l23.overall_miss_latency::total     3070770449                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           14                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        51304                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              51318                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks        24782                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total            24782                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data            4                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total                4                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           14                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        51308                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               51322                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           14                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        51308                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              51322                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.184118                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.184341                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.184182                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.184404                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.184182                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.184404                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 332133.785714                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 324448.340462                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 324459.714271                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data       345388                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total       345388                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 332133.785714                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 324457.203810                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 324468.559700                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 332133.785714                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 324457.203810                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 324468.559700                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                6203                       # number of writebacks
system.l23.writebacks::total                     6203                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         9446                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            9460                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data            4                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total             4                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         9450                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             9464                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         9450                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            9464                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      3754884                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data   2461009226                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total   2464764110                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data      1125579                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total      1125579                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      3754884                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data   2462134805                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total   2465889689                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      3754884                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data   2462134805                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total   2465889689                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.184118                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.184341                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.184182                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.184404                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.184182                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.184404                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst       268206                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 260534.535888                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 260545.889006                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 281394.750000                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total 281394.750000                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst       268206                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 260543.365608                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 260554.700866                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst       268206                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 260543.365608                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 260554.700866                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.937166                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012114076                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1840207.410909                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.937166                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015925                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881310                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12106415                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12106415                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12106415                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12106415                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12106415                       # number of overall hits
system.cpu0.icache.overall_hits::total       12106415                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.cpu0.icache.overall_misses::total           10                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3171443                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3171443                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3171443                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3171443                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3171443                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3171443                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12106425                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12106425                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12106425                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12106425                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12106425                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12106425                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 317144.300000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 317144.300000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 317144.300000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 317144.300000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 317144.300000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 317144.300000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3066443                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3066443                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3066443                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3066443                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3066443                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3066443                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 306644.300000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 306644.300000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 306644.300000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 306644.300000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 306644.300000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 306644.300000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 97876                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191223097                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 98132                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1948.631405                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.500023                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.499977                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916016                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083984                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10958650                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10958650                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709415                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709415                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17188                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17188                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18668065                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18668065                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18668065                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18668065                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       407760                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       407760                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          110                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          110                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       407870                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        407870                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       407870                       # number of overall misses
system.cpu0.dcache.overall_misses::total       407870                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  47310667662                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  47310667662                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     17865763                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     17865763                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  47328533425                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  47328533425                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  47328533425                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  47328533425                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11366410                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11366410                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17188                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17188                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19075935                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19075935                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19075935                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19075935                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.035874                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.035874                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000014                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000014                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021381                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021381                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021381                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021381                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 116025.769232                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 116025.769232                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 162416.027273                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 162416.027273                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 116038.280396                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 116038.280396                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 116038.280396                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 116038.280396                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        18792                       # number of writebacks
system.cpu0.dcache.writebacks::total            18792                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       309884                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       309884                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          110                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          110                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       309994                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       309994                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       309994                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       309994                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        97876                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        97876                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        97876                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        97876                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        97876                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        97876                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  11056497997                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  11056497997                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  11056497997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  11056497997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  11056497997                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  11056497997                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008611                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008611                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005131                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005131                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005131                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005131                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 112964.342607                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 112964.342607                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 112964.342607                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 112964.342607                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 112964.342607                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 112964.342607                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.996705                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1015311778                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2192898.008639                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.996705                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022431                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12351904                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12351904                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12351904                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12351904                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12351904                       # number of overall hits
system.cpu1.icache.overall_hits::total       12351904                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      5431056                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      5431056                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      5431056                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      5431056                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      5431056                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      5431056                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12351921                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12351921                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12351921                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12351921                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12351921                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12351921                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 319473.882353                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 319473.882353                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 319473.882353                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 319473.882353                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 319473.882353                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 319473.882353                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      4433984                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      4433984                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      4433984                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      4433984                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      4433984                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      4433984                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 316713.142857                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 316713.142857                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 316713.142857                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 316713.142857                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 316713.142857                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 316713.142857                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 40220                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               169049822                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 40476                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4176.544668                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.889517                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.110483                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.905818                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.094182                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9627223                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9627223                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7287918                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7287918                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17459                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17459                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17458                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17458                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16915141                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16915141                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16915141                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16915141                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       121621                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       121621                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       121621                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        121621                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       121621                       # number of overall misses
system.cpu1.dcache.overall_misses::total       121621                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  16132715130                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  16132715130                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  16132715130                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  16132715130                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  16132715130                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  16132715130                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9748844                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9748844                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7287918                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7287918                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17459                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17459                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17458                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17458                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17036762                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17036762                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17036762                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17036762                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012475                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012475                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007139                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007139                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007139                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007139                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 132647.446823                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 132647.446823                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 132647.446823                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 132647.446823                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 132647.446823                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 132647.446823                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        10607                       # number of writebacks
system.cpu1.dcache.writebacks::total            10607                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        81401                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        81401                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        81401                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        81401                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        81401                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        81401                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        40220                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        40220                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        40220                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        40220                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        40220                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        40220                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   4133988142                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   4133988142                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   4133988142                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   4133988142                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   4133988142                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   4133988142                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004126                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004126                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002361                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002361                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002361                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002361                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 102784.389408                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 102784.389408                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 102784.389408                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 102784.389408                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 102784.389408                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 102784.389408                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               461.023454                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1019003891                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2205636.127706                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    15.023454                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.024076                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.738820                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12653326                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12653326                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12653326                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12653326                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12653326                       # number of overall hits
system.cpu2.icache.overall_hits::total       12653326                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      4240402                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      4240402                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      4240402                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      4240402                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      4240402                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      4240402                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12653343                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12653343                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12653343                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12653343                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12653343                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12653343                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 249435.411765                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 249435.411765                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 249435.411765                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 249435.411765                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 249435.411765                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 249435.411765                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            1                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            1                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      3966577                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3966577                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      3966577                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3966577                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      3966577                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3966577                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 247911.062500                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 247911.062500                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 247911.062500                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 247911.062500                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 247911.062500                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 247911.062500                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 33857                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               163774898                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 34113                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4800.952657                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.038592                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.961408                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.902494                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.097506                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9321536                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9321536                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7277470                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7277470                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17610                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17610                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17580                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17580                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16599006                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16599006                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16599006                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16599006                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        86561                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        86561                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        86561                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         86561                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        86561                       # number of overall misses
system.cpu2.dcache.overall_misses::total        86561                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   8849055496                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   8849055496                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   8849055496                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   8849055496                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   8849055496                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   8849055496                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9408097                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9408097                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7277470                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7277470                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17610                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17610                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17580                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17580                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     16685567                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16685567                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     16685567                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16685567                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009201                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009201                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005188                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005188                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005188                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005188                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 102229.127390                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 102229.127390                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 102229.127390                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 102229.127390                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 102229.127390                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 102229.127390                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         9661                       # number of writebacks
system.cpu2.dcache.writebacks::total             9661                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        52704                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        52704                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        52704                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        52704                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        52704                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        52704                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        33857                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        33857                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        33857                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        33857                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        33857                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        33857                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   3250439173                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   3250439173                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   3250439173                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   3250439173                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   3250439173                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   3250439173                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003599                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003599                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002029                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002029                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002029                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002029                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 96004.937620                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 96004.937620                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 96004.937620                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 96004.937620                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 96004.937620                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 96004.937620                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               496.995918                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1015828083                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2043919.684105                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    13.995918                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.022429                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.796468                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     12604662                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12604662                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     12604662                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12604662                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     12604662                       # number of overall hits
system.cpu3.icache.overall_hits::total       12604662                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           17                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           17                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           17                       # number of overall misses
system.cpu3.icache.overall_misses::total           17                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      5516311                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      5516311                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      5516311                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      5516311                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      5516311                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      5516311                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     12604679                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12604679                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     12604679                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12604679                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     12604679                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12604679                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 324488.882353                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 324488.882353                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 324488.882353                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 324488.882353                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 324488.882353                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 324488.882353                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            3                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            3                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      4766073                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      4766073                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      4766073                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      4766073                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      4766073                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      4766073                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 340433.785714                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 340433.785714                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 340433.785714                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 340433.785714                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 340433.785714                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 340433.785714                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 51308                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               172488193                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 51564                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3345.128248                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.219129                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.780871                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.911012                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.088988                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      8945926                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        8945926                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7039536                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7039536                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17238                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17238                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        16332                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        16332                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     15985462                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        15985462                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     15985462                       # number of overall hits
system.cpu3.dcache.overall_hits::total       15985462                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       148821                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       148821                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         3267                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         3267                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       152088                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        152088                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       152088                       # number of overall misses
system.cpu3.dcache.overall_misses::total       152088                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  20621532602                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  20621532602                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    821847332                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    821847332                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  21443379934                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  21443379934                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  21443379934                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  21443379934                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      9094747                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9094747                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7042803                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7042803                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17238                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17238                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        16332                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        16332                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     16137550                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16137550                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     16137550                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16137550                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.016363                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.016363                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000464                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000464                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.009424                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.009424                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.009424                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.009424                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 138566.012875                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 138566.012875                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 251560.248546                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 251560.248546                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 140993.240321                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 140993.240321                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 140993.240321                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 140993.240321                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      2574968                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             12                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 214580.666667                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        24782                       # number of writebacks
system.cpu3.dcache.writebacks::total            24782                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        97517                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        97517                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         3263                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         3263                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data       100780                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       100780                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data       100780                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       100780                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        51304                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        51304                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            4                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            4                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        51308                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        51308                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        51308                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        51308                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   5883730867                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   5883730867                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1414752                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1414752                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   5885145619                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   5885145619                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   5885145619                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   5885145619                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005641                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005641                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003179                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003179                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003179                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003179                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 114683.667297                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 114683.667297                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data       353688                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total       353688                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 114702.300207                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 114702.300207                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 114702.300207                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 114702.300207                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
