# system info sys_vga on 2018.05.28.19:16:40
system_info:
name,value
DEVICE,5CSEMA5F31C6
DEVICE_FAMILY,Cyclone V
GENERATION_ID,1527559999
#
#
# Files generated for sys_vga on 2018.05.28.19:16:40
files:
filepath,kind,attributes,module,is_top
simulation/sys_vga.v,VERILOG,,sys_vga,true
simulation/submodules/sys_vga_Arm_A9_HPS.v,VERILOG,,sys_vga_Arm_A9_HPS,false
simulation/submodules/alt_vipitc131_IS2Vid.sv,SYSTEM_VERILOG,,alt_vipitc131_IS2Vid,false
simulation/submodules/alt_vipitc131_IS2Vid_sync_compare.v,VERILOG,,alt_vipitc131_IS2Vid,false
simulation/submodules/alt_vipitc131_IS2Vid_calculate_mode.v,VERILOG,,alt_vipitc131_IS2Vid,false
simulation/submodules/alt_vipitc131_IS2Vid_control.v,VERILOG,,alt_vipitc131_IS2Vid,false
simulation/submodules/alt_vipitc131_IS2Vid_mode_banks.sv,SYSTEM_VERILOG,,alt_vipitc131_IS2Vid,false
simulation/submodules/alt_vipitc131_IS2Vid_statemachine.v,VERILOG,,alt_vipitc131_IS2Vid,false
simulation/submodules/alt_vipitc131_common_fifo.v,VERILOG,,alt_vipitc131_IS2Vid,false
simulation/submodules/alt_vipitc131_common_generic_count.v,VERILOG,,alt_vipitc131_IS2Vid,false
simulation/submodules/alt_vipitc131_common_to_binary.v,VERILOG,,alt_vipitc131_IS2Vid,false
simulation/submodules/alt_vipitc131_common_sync.v,VERILOG,,alt_vipitc131_IS2Vid,false
simulation/submodules/alt_vipitc131_common_trigger_sync.v,VERILOG,,alt_vipitc131_IS2Vid,false
simulation/submodules/alt_vipitc131_common_sync_generation.v,VERILOG,,alt_vipitc131_IS2Vid,false
simulation/submodules/alt_vipitc131_common_frame_counter.v,VERILOG,,alt_vipitc131_IS2Vid,false
simulation/submodules/alt_vipitc131_common_sample_counter.v,VERILOG,,alt_vipitc131_IS2Vid,false
simulation/submodules/sys_vga_alt_vip_vfr_0.vo,VERILOG,,sys_vga_alt_vip_vfr_0,false
simulation/submodules/sys_vga_fifo_fpga_to_hps.sdc,SDC,,sys_vga_fifo_fpga_to_hps,false
simulation/submodules/sys_vga_fifo_fpga_to_hps.v,VERILOG,,sys_vga_fifo_fpga_to_hps,false
simulation/submodules/sys_vga_hex5_hex0.v,VERILOG,,sys_vga_hex5_hex0,false
simulation/submodules/sys_vga_new_sdram_controller_0.v,VERILOG,,sys_vga_new_sdram_controller_0,false
simulation/submodules/sys_vga_pll_0.vo,VERILOG,,sys_vga_pll_0,false
simulation/submodules/sys_vga_pll_1.vo,VERILOG,,sys_vga_pll_1,false
simulation/submodules/sys_vga_pushbuttons.v,VERILOG,,sys_vga_pushbuttons,false
simulation/submodules/sys_vga_ram.hex,HEX,,sys_vga_ram,false
simulation/submodules/sys_vga_ram.v,VERILOG,,sys_vga_ram,false
simulation/submodules/reg32_avalon_interface.v,VERILOG,,reg32_avalon_interface,false
simulation/submodules/reg32.v,VERILOG,,reg32_avalon_interface,false
simulation/submodules/sys_vga_sys_sdram_pll_0.v,VERILOG,,sys_vga_sys_sdram_pll_0,false
simulation/submodules/sys_vga_sysid_qsys_0.v,VERILOG,,sys_vga_sysid_qsys_0,false
simulation/submodules/sys_vga_system_console.v,VERILOG,,sys_vga_system_console,false
simulation/submodules/sys_vga_mm_interconnect_0.v,VERILOG,,sys_vga_mm_interconnect_0,false
simulation/submodules/sys_vga_mm_interconnect_1.v,VERILOG,,sys_vga_mm_interconnect_1,false
simulation/submodules/sys_vga_mm_interconnect_2.v,VERILOG,,sys_vga_mm_interconnect_2,false
simulation/submodules/sys_vga_irq_mapper.sv,SYSTEM_VERILOG,,sys_vga_irq_mapper,false
simulation/submodules/sys_vga_irq_mapper_001.sv,SYSTEM_VERILOG,,sys_vga_irq_mapper_001,false
simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,sys_vga_Arm_A9_HPS_fpga_interfaces,false
simulation/submodules/avalon_utilities_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_utilities_pkg,sys_vga_Arm_A9_HPS_fpga_interfaces,false
simulation/submodules/avalon_mm_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_mm_pkg,sys_vga_Arm_A9_HPS_fpga_interfaces,false
simulation/submodules/altera_avalon_mm_slave_bfm.sv,SYSTEM_VERILOG,,sys_vga_Arm_A9_HPS_fpga_interfaces,false
simulation/submodules/questa_mvc_svapi.svh,SYSTEM_VERILOG,,sys_vga_Arm_A9_HPS_fpga_interfaces,false
simulation/submodules/mgc_common_axi.sv,SYSTEM_VERILOG,,sys_vga_Arm_A9_HPS_fpga_interfaces,false
simulation/submodules/mgc_axi_master.sv,SYSTEM_VERILOG,,sys_vga_Arm_A9_HPS_fpga_interfaces,false
simulation/submodules/mgc_axi_slave.sv,SYSTEM_VERILOG,,sys_vga_Arm_A9_HPS_fpga_interfaces,false
simulation/submodules/altera_avalon_interrupt_sink.sv,SYSTEM_VERILOG,,sys_vga_Arm_A9_HPS_fpga_interfaces,false
simulation/submodules/altera_avalon_clock_source.sv,SYSTEM_VERILOG,,sys_vga_Arm_A9_HPS_fpga_interfaces,false
simulation/submodules/altera_avalon_reset_source.sv,SYSTEM_VERILOG,,sys_vga_Arm_A9_HPS_fpga_interfaces,false
simulation/submodules/sys_vga_Arm_A9_HPS_fpga_interfaces_f2h_boot_from_fpga.sv,SYSTEM_VERILOG,,sys_vga_Arm_A9_HPS_fpga_interfaces,false
simulation/submodules/sys_vga_Arm_A9_HPS_fpga_interfaces.sv,SYSTEM_VERILOG,,sys_vga_Arm_A9_HPS_fpga_interfaces,false
simulation/submodules/sys_vga_Arm_A9_HPS_hps_io.v,VERILOG,,sys_vga_Arm_A9_HPS_hps_io,false
simulation/submodules/sys_vga_sys_sdram_pll_0_sys_pll.vo,VERILOG,,sys_vga_sys_sdram_pll_0_sys_pll,false
simulation/submodules/altera_up_avalon_reset_from_locked_signal.v,VERILOG,,altera_up_avalon_reset_from_locked_signal,false
simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
simulation/submodules/altera_merlin_axi_slave_ni.sv,SYSTEM_VERILOG,,altera_merlin_axi_slave_ni,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_axi_slave_ni,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_merlin_axi_slave_ni,false
simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_axi_slave_ni,false
simulation/submodules/sys_vga_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,sys_vga_mm_interconnect_0_router,false
simulation/submodules/sys_vga_mm_interconnect_0_router_001.sv,SYSTEM_VERILOG,,sys_vga_mm_interconnect_0_router_001,false
simulation/submodules/altera_merlin_traffic_limiter.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_merlin_reorder_memory.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_avalon_sc_fifo.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_merlin_burst_adapter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_uncmpr.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_13_1.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_new.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_incr_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_wrap_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_default_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_avalon_st_pipeline_stage.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/sys_vga_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,sys_vga_mm_interconnect_0_cmd_demux,false
simulation/submodules/sys_vga_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,sys_vga_mm_interconnect_0_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,sys_vga_mm_interconnect_0_cmd_mux,false
simulation/submodules/sys_vga_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,sys_vga_mm_interconnect_0_rsp_demux,false
simulation/submodules/sys_vga_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,sys_vga_mm_interconnect_0_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,sys_vga_mm_interconnect_0_rsp_mux,false
simulation/submodules/altera_merlin_width_adapter.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
simulation/submodules/altera_merlin_axi_master_ni.sv,SYSTEM_VERILOG,,altera_merlin_axi_master_ni,false
simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_axi_master_ni,false
simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
simulation/submodules/sys_vga_mm_interconnect_1_router.sv,SYSTEM_VERILOG,,sys_vga_mm_interconnect_1_router,false
simulation/submodules/sys_vga_mm_interconnect_1_router_002.sv,SYSTEM_VERILOG,,sys_vga_mm_interconnect_1_router_002,false
simulation/submodules/sys_vga_mm_interconnect_1_router_005.sv,SYSTEM_VERILOG,,sys_vga_mm_interconnect_1_router_005,false
simulation/submodules/sys_vga_mm_interconnect_1_cmd_demux.sv,SYSTEM_VERILOG,,sys_vga_mm_interconnect_1_cmd_demux,false
simulation/submodules/sys_vga_mm_interconnect_1_cmd_mux.sv,SYSTEM_VERILOG,,sys_vga_mm_interconnect_1_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,sys_vga_mm_interconnect_1_cmd_mux,false
simulation/submodules/sys_vga_mm_interconnect_1_rsp_demux.sv,SYSTEM_VERILOG,,sys_vga_mm_interconnect_1_rsp_demux,false
simulation/submodules/sys_vga_mm_interconnect_1_rsp_mux.sv,SYSTEM_VERILOG,,sys_vga_mm_interconnect_1_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,sys_vga_mm_interconnect_1_rsp_mux,false
simulation/submodules/sys_vga_mm_interconnect_1_avalon_st_adapter.v,VERILOG,,sys_vga_mm_interconnect_1_avalon_st_adapter,false
simulation/submodules/sys_vga_mm_interconnect_1_avalon_st_adapter_003.v,VERILOG,,sys_vga_mm_interconnect_1_avalon_st_adapter_003,false
simulation/submodules/sys_vga_mm_interconnect_2_router.sv,SYSTEM_VERILOG,,sys_vga_mm_interconnect_2_router,false
simulation/submodules/sys_vga_mm_interconnect_2_router_002.sv,SYSTEM_VERILOG,,sys_vga_mm_interconnect_2_router_002,false
simulation/submodules/sys_vga_mm_interconnect_2_cmd_demux.sv,SYSTEM_VERILOG,,sys_vga_mm_interconnect_2_cmd_demux,false
simulation/submodules/sys_vga_mm_interconnect_2_cmd_mux.sv,SYSTEM_VERILOG,,sys_vga_mm_interconnect_2_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,sys_vga_mm_interconnect_2_cmd_mux,false
simulation/submodules/sys_vga_mm_interconnect_2_rsp_demux.sv,SYSTEM_VERILOG,,sys_vga_mm_interconnect_2_rsp_demux,false
simulation/submodules/sys_vga_mm_interconnect_2_rsp_demux_001.sv,SYSTEM_VERILOG,,sys_vga_mm_interconnect_2_rsp_demux_001,false
simulation/submodules/sys_vga_mm_interconnect_2_rsp_mux.sv,SYSTEM_VERILOG,,sys_vga_mm_interconnect_2_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,sys_vga_mm_interconnect_2_rsp_mux,false
simulation/submodules/altera_avalon_st_handshake_clock_crosser.v,SYSTEM_VERILOG,,altera_avalon_st_handshake_clock_crosser,false
simulation/submodules/altera_avalon_st_clock_crosser.v,SYSTEM_VERILOG,,altera_avalon_st_handshake_clock_crosser,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_avalon_st_handshake_clock_crosser,false
simulation/submodules/altera_std_synchronizer_nocut.v,SYSTEM_VERILOG,,altera_avalon_st_handshake_clock_crosser,false
simulation/submodules/altera_avalon_st_handshake_clock_crosser.sdc,SDC,,altera_avalon_st_handshake_clock_crosser,false
simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,sys_vga_Arm_A9_HPS_hps_io_border,false
simulation/submodules/avalon_utilities_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_utilities_pkg,sys_vga_Arm_A9_HPS_hps_io_border,false
simulation/submodules/avalon_mm_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_mm_pkg,sys_vga_Arm_A9_HPS_hps_io_border,false
simulation/submodules/altera_avalon_mm_slave_bfm.sv,SYSTEM_VERILOG,,sys_vga_Arm_A9_HPS_hps_io_border,false
simulation/submodules/altera_avalon_interrupt_sink.sv,SYSTEM_VERILOG,,sys_vga_Arm_A9_HPS_hps_io_border,false
simulation/submodules/altera_avalon_clock_source.sv,SYSTEM_VERILOG,,sys_vga_Arm_A9_HPS_hps_io_border,false
simulation/submodules/altera_avalon_reset_source.sv,SYSTEM_VERILOG,,sys_vga_Arm_A9_HPS_hps_io_border,false
simulation/submodules/sys_vga_Arm_A9_HPS_hps_io_border_memory.sv,SYSTEM_VERILOG,,sys_vga_Arm_A9_HPS_hps_io_border,false
simulation/submodules/sys_vga_Arm_A9_HPS_hps_io_border_hps_io.sv,SYSTEM_VERILOG,,sys_vga_Arm_A9_HPS_hps_io_border,false
simulation/submodules/sys_vga_Arm_A9_HPS_hps_io_border.sv,SYSTEM_VERILOG,,sys_vga_Arm_A9_HPS_hps_io_border,false
simulation/submodules/sys_vga_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,sys_vga_mm_interconnect_1_avalon_st_adapter_error_adapter_0,false
simulation/submodules/sys_vga_mm_interconnect_1_avalon_st_adapter_003_error_adapter_0.sv,SYSTEM_VERILOG,,sys_vga_mm_interconnect_1_avalon_st_adapter_003_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
sys_vga.Arm_A9_HPS,sys_vga_Arm_A9_HPS
sys_vga.Arm_A9_HPS.fpga_interfaces,sys_vga_Arm_A9_HPS_fpga_interfaces
sys_vga.Arm_A9_HPS.hps_io,sys_vga_Arm_A9_HPS_hps_io
sys_vga.Arm_A9_HPS.hps_io.border,sys_vga_Arm_A9_HPS_hps_io_border
sys_vga.alt_vip_itc_0,alt_vipitc131_IS2Vid
sys_vga.alt_vip_vfr_0,sys_vga_alt_vip_vfr_0
sys_vga.fifo_fpga_to_hps,sys_vga_fifo_fpga_to_hps
sys_vga.fifo_hps_to_fpga,sys_vga_fifo_fpga_to_hps
sys_vga.hex5_hex0,sys_vga_hex5_hex0
sys_vga.new_sdram_controller_0,sys_vga_new_sdram_controller_0
sys_vga.pll_0,sys_vga_pll_0
sys_vga.pll_1,sys_vga_pll_1
sys_vga.pushbuttons,sys_vga_pushbuttons
sys_vga.ram,sys_vga_ram
sys_vga.reg32_avalon_interface_0,reg32_avalon_interface
sys_vga.sys_sdram_pll_0,sys_vga_sys_sdram_pll_0
sys_vga.sys_sdram_pll_0.sys_pll,sys_vga_sys_sdram_pll_0_sys_pll
sys_vga.sys_sdram_pll_0.reset_from_locked,altera_up_avalon_reset_from_locked_signal
sys_vga.sysid_qsys_0,sys_vga_sysid_qsys_0
sys_vga.system_console,sys_vga_system_console
sys_vga.mm_interconnect_0,sys_vga_mm_interconnect_0
sys_vga.mm_interconnect_0.alt_vip_vfr_0_avalon_master_translator,altera_merlin_master_translator
sys_vga.mm_interconnect_0.alt_vip_vfr_0_avalon_master_agent,altera_merlin_master_agent
sys_vga.mm_interconnect_0.Arm_A9_HPS_f2h_axi_slave_agent,altera_merlin_axi_slave_ni
sys_vga.mm_interconnect_0.router,sys_vga_mm_interconnect_0_router
sys_vga.mm_interconnect_0.router_001,sys_vga_mm_interconnect_0_router_001
sys_vga.mm_interconnect_0.router_002,sys_vga_mm_interconnect_0_router_001
sys_vga.mm_interconnect_0.alt_vip_vfr_0_avalon_master_limiter,altera_merlin_traffic_limiter
sys_vga.mm_interconnect_0.Arm_A9_HPS_f2h_axi_slave_wr_burst_adapter,altera_merlin_burst_adapter
sys_vga.mm_interconnect_0.Arm_A9_HPS_f2h_axi_slave_rd_burst_adapter,altera_merlin_burst_adapter
sys_vga.mm_interconnect_0.cmd_demux,sys_vga_mm_interconnect_0_cmd_demux
sys_vga.mm_interconnect_0.cmd_mux,sys_vga_mm_interconnect_0_cmd_mux
sys_vga.mm_interconnect_0.cmd_mux_001,sys_vga_mm_interconnect_0_cmd_mux
sys_vga.mm_interconnect_0.rsp_demux,sys_vga_mm_interconnect_0_rsp_demux
sys_vga.mm_interconnect_0.rsp_demux_001,sys_vga_mm_interconnect_0_rsp_demux
sys_vga.mm_interconnect_0.rsp_mux,sys_vga_mm_interconnect_0_rsp_mux
sys_vga.mm_interconnect_0.Arm_A9_HPS_f2h_axi_slave_wr_rsp_width_adapter,altera_merlin_width_adapter
sys_vga.mm_interconnect_0.Arm_A9_HPS_f2h_axi_slave_rd_rsp_width_adapter,altera_merlin_width_adapter
sys_vga.mm_interconnect_0.Arm_A9_HPS_f2h_axi_slave_wr_cmd_width_adapter,altera_merlin_width_adapter
sys_vga.mm_interconnect_0.Arm_A9_HPS_f2h_axi_slave_rd_cmd_width_adapter,altera_merlin_width_adapter
sys_vga.mm_interconnect_1,sys_vga_mm_interconnect_1
sys_vga.mm_interconnect_1.fifo_hps_to_fpga_in_translator,altera_merlin_slave_translator
sys_vga.mm_interconnect_1.fifo_fpga_to_hps_out_translator,altera_merlin_slave_translator
sys_vga.mm_interconnect_1.ram_s1_translator,altera_merlin_slave_translator
sys_vga.mm_interconnect_1.new_sdram_controller_0_s1_translator,altera_merlin_slave_translator
sys_vga.mm_interconnect_1.Arm_A9_HPS_h2f_axi_master_agent,altera_merlin_axi_master_ni
sys_vga.mm_interconnect_1.fifo_hps_to_fpga_in_agent,altera_merlin_slave_agent
sys_vga.mm_interconnect_1.fifo_fpga_to_hps_out_agent,altera_merlin_slave_agent
sys_vga.mm_interconnect_1.ram_s1_agent,altera_merlin_slave_agent
sys_vga.mm_interconnect_1.new_sdram_controller_0_s1_agent,altera_merlin_slave_agent
sys_vga.mm_interconnect_1.fifo_hps_to_fpga_in_agent_rsp_fifo,altera_avalon_sc_fifo
sys_vga.mm_interconnect_1.fifo_hps_to_fpga_in_agent_rdata_fifo,altera_avalon_sc_fifo
sys_vga.mm_interconnect_1.fifo_fpga_to_hps_out_agent_rsp_fifo,altera_avalon_sc_fifo
sys_vga.mm_interconnect_1.fifo_fpga_to_hps_out_agent_rdata_fifo,altera_avalon_sc_fifo
sys_vga.mm_interconnect_1.ram_s1_agent_rsp_fifo,altera_avalon_sc_fifo
sys_vga.mm_interconnect_1.ram_s1_agent_rdata_fifo,altera_avalon_sc_fifo
sys_vga.mm_interconnect_1.new_sdram_controller_0_s1_agent_rsp_fifo,altera_avalon_sc_fifo
sys_vga.mm_interconnect_1.new_sdram_controller_0_s1_agent_rdata_fifo,altera_avalon_sc_fifo
sys_vga.mm_interconnect_1.router,sys_vga_mm_interconnect_1_router
sys_vga.mm_interconnect_1.router_001,sys_vga_mm_interconnect_1_router
sys_vga.mm_interconnect_1.router_002,sys_vga_mm_interconnect_1_router_002
sys_vga.mm_interconnect_1.router_003,sys_vga_mm_interconnect_1_router_002
sys_vga.mm_interconnect_1.router_004,sys_vga_mm_interconnect_1_router_002
sys_vga.mm_interconnect_1.router_005,sys_vga_mm_interconnect_1_router_005
sys_vga.mm_interconnect_1.Arm_A9_HPS_h2f_axi_master_wr_limiter,altera_merlin_traffic_limiter
sys_vga.mm_interconnect_1.Arm_A9_HPS_h2f_axi_master_rd_limiter,altera_merlin_traffic_limiter
sys_vga.mm_interconnect_1.fifo_hps_to_fpga_in_burst_adapter,altera_merlin_burst_adapter
sys_vga.mm_interconnect_1.fifo_fpga_to_hps_out_burst_adapter,altera_merlin_burst_adapter
sys_vga.mm_interconnect_1.ram_s1_burst_adapter,altera_merlin_burst_adapter
sys_vga.mm_interconnect_1.new_sdram_controller_0_s1_burst_adapter,altera_merlin_burst_adapter
sys_vga.mm_interconnect_1.cmd_demux,sys_vga_mm_interconnect_1_cmd_demux
sys_vga.mm_interconnect_1.cmd_demux_001,sys_vga_mm_interconnect_1_cmd_demux
sys_vga.mm_interconnect_1.cmd_mux,sys_vga_mm_interconnect_1_cmd_mux
sys_vga.mm_interconnect_1.cmd_mux_001,sys_vga_mm_interconnect_1_cmd_mux
sys_vga.mm_interconnect_1.cmd_mux_002,sys_vga_mm_interconnect_1_cmd_mux
sys_vga.mm_interconnect_1.cmd_mux_003,sys_vga_mm_interconnect_1_cmd_mux
sys_vga.mm_interconnect_1.rsp_demux,sys_vga_mm_interconnect_1_rsp_demux
sys_vga.mm_interconnect_1.rsp_demux_001,sys_vga_mm_interconnect_1_rsp_demux
sys_vga.mm_interconnect_1.rsp_demux_002,sys_vga_mm_interconnect_1_rsp_demux
sys_vga.mm_interconnect_1.rsp_demux_003,sys_vga_mm_interconnect_1_rsp_demux
sys_vga.mm_interconnect_1.rsp_mux,sys_vga_mm_interconnect_1_rsp_mux
sys_vga.mm_interconnect_1.rsp_mux_001,sys_vga_mm_interconnect_1_rsp_mux
sys_vga.mm_interconnect_1.fifo_hps_to_fpga_in_rsp_width_adapter,altera_merlin_width_adapter
sys_vga.mm_interconnect_1.fifo_fpga_to_hps_out_rsp_width_adapter,altera_merlin_width_adapter
sys_vga.mm_interconnect_1.ram_s1_rsp_width_adapter,altera_merlin_width_adapter
sys_vga.mm_interconnect_1.new_sdram_controller_0_s1_rsp_width_adapter,altera_merlin_width_adapter
sys_vga.mm_interconnect_1.fifo_hps_to_fpga_in_cmd_width_adapter,altera_merlin_width_adapter
sys_vga.mm_interconnect_1.fifo_fpga_to_hps_out_cmd_width_adapter,altera_merlin_width_adapter
sys_vga.mm_interconnect_1.ram_s1_cmd_width_adapter,altera_merlin_width_adapter
sys_vga.mm_interconnect_1.new_sdram_controller_0_s1_cmd_width_adapter,altera_merlin_width_adapter
sys_vga.mm_interconnect_1.avalon_st_adapter,sys_vga_mm_interconnect_1_avalon_st_adapter
sys_vga.mm_interconnect_1.avalon_st_adapter.error_adapter_0,sys_vga_mm_interconnect_1_avalon_st_adapter_error_adapter_0
sys_vga.mm_interconnect_1.avalon_st_adapter_001,sys_vga_mm_interconnect_1_avalon_st_adapter
sys_vga.mm_interconnect_1.avalon_st_adapter_001.error_adapter_0,sys_vga_mm_interconnect_1_avalon_st_adapter_error_adapter_0
sys_vga.mm_interconnect_1.avalon_st_adapter_002,sys_vga_mm_interconnect_1_avalon_st_adapter
sys_vga.mm_interconnect_1.avalon_st_adapter_002.error_adapter_0,sys_vga_mm_interconnect_1_avalon_st_adapter_error_adapter_0
sys_vga.mm_interconnect_1.avalon_st_adapter_003,sys_vga_mm_interconnect_1_avalon_st_adapter_003
sys_vga.mm_interconnect_1.avalon_st_adapter_003.error_adapter_0,sys_vga_mm_interconnect_1_avalon_st_adapter_003_error_adapter_0
sys_vga.mm_interconnect_2,sys_vga_mm_interconnect_2
sys_vga.mm_interconnect_2.system_console_avalon_jtag_slave_translator,altera_merlin_slave_translator
sys_vga.mm_interconnect_2.alt_vip_vfr_0_avalon_slave_translator,altera_merlin_slave_translator
sys_vga.mm_interconnect_2.reg32_avalon_interface_0_avalon_slave_0_translator,altera_merlin_slave_translator
sys_vga.mm_interconnect_2.sysid_qsys_0_control_slave_translator,altera_merlin_slave_translator
sys_vga.mm_interconnect_2.fifo_hps_to_fpga_in_csr_translator,altera_merlin_slave_translator
sys_vga.mm_interconnect_2.fifo_fpga_to_hps_out_csr_translator,altera_merlin_slave_translator
sys_vga.mm_interconnect_2.hex5_hex0_s1_translator,altera_merlin_slave_translator
sys_vga.mm_interconnect_2.pushbuttons_s1_translator,altera_merlin_slave_translator
sys_vga.mm_interconnect_2.Arm_A9_HPS_h2f_lw_axi_master_agent,altera_merlin_axi_master_ni
sys_vga.mm_interconnect_2.system_console_avalon_jtag_slave_agent,altera_merlin_slave_agent
sys_vga.mm_interconnect_2.alt_vip_vfr_0_avalon_slave_agent,altera_merlin_slave_agent
sys_vga.mm_interconnect_2.reg32_avalon_interface_0_avalon_slave_0_agent,altera_merlin_slave_agent
sys_vga.mm_interconnect_2.sysid_qsys_0_control_slave_agent,altera_merlin_slave_agent
sys_vga.mm_interconnect_2.fifo_hps_to_fpga_in_csr_agent,altera_merlin_slave_agent
sys_vga.mm_interconnect_2.fifo_fpga_to_hps_out_csr_agent,altera_merlin_slave_agent
sys_vga.mm_interconnect_2.hex5_hex0_s1_agent,altera_merlin_slave_agent
sys_vga.mm_interconnect_2.pushbuttons_s1_agent,altera_merlin_slave_agent
sys_vga.mm_interconnect_2.system_console_avalon_jtag_slave_agent_rsp_fifo,altera_avalon_sc_fifo
sys_vga.mm_interconnect_2.system_console_avalon_jtag_slave_agent_rdata_fifo,altera_avalon_sc_fifo
sys_vga.mm_interconnect_2.alt_vip_vfr_0_avalon_slave_agent_rsp_fifo,altera_avalon_sc_fifo
sys_vga.mm_interconnect_2.alt_vip_vfr_0_avalon_slave_agent_rdata_fifo,altera_avalon_sc_fifo
sys_vga.mm_interconnect_2.reg32_avalon_interface_0_avalon_slave_0_agent_rsp_fifo,altera_avalon_sc_fifo
sys_vga.mm_interconnect_2.reg32_avalon_interface_0_avalon_slave_0_agent_rdata_fifo,altera_avalon_sc_fifo
sys_vga.mm_interconnect_2.sysid_qsys_0_control_slave_agent_rsp_fifo,altera_avalon_sc_fifo
sys_vga.mm_interconnect_2.sysid_qsys_0_control_slave_agent_rdata_fifo,altera_avalon_sc_fifo
sys_vga.mm_interconnect_2.fifo_hps_to_fpga_in_csr_agent_rsp_fifo,altera_avalon_sc_fifo
sys_vga.mm_interconnect_2.fifo_hps_to_fpga_in_csr_agent_rdata_fifo,altera_avalon_sc_fifo
sys_vga.mm_interconnect_2.fifo_fpga_to_hps_out_csr_agent_rsp_fifo,altera_avalon_sc_fifo
sys_vga.mm_interconnect_2.fifo_fpga_to_hps_out_csr_agent_rdata_fifo,altera_avalon_sc_fifo
sys_vga.mm_interconnect_2.hex5_hex0_s1_agent_rsp_fifo,altera_avalon_sc_fifo
sys_vga.mm_interconnect_2.hex5_hex0_s1_agent_rdata_fifo,altera_avalon_sc_fifo
sys_vga.mm_interconnect_2.pushbuttons_s1_agent_rsp_fifo,altera_avalon_sc_fifo
sys_vga.mm_interconnect_2.pushbuttons_s1_agent_rdata_fifo,altera_avalon_sc_fifo
sys_vga.mm_interconnect_2.router,sys_vga_mm_interconnect_2_router
sys_vga.mm_interconnect_2.router_001,sys_vga_mm_interconnect_2_router
sys_vga.mm_interconnect_2.router_002,sys_vga_mm_interconnect_2_router_002
sys_vga.mm_interconnect_2.router_003,sys_vga_mm_interconnect_2_router_002
sys_vga.mm_interconnect_2.router_004,sys_vga_mm_interconnect_2_router_002
sys_vga.mm_interconnect_2.router_005,sys_vga_mm_interconnect_2_router_002
sys_vga.mm_interconnect_2.router_006,sys_vga_mm_interconnect_2_router_002
sys_vga.mm_interconnect_2.router_007,sys_vga_mm_interconnect_2_router_002
sys_vga.mm_interconnect_2.router_008,sys_vga_mm_interconnect_2_router_002
sys_vga.mm_interconnect_2.router_009,sys_vga_mm_interconnect_2_router_002
sys_vga.mm_interconnect_2.Arm_A9_HPS_h2f_lw_axi_master_wr_limiter,altera_merlin_traffic_limiter
sys_vga.mm_interconnect_2.Arm_A9_HPS_h2f_lw_axi_master_rd_limiter,altera_merlin_traffic_limiter
sys_vga.mm_interconnect_2.system_console_avalon_jtag_slave_burst_adapter,altera_merlin_burst_adapter
sys_vga.mm_interconnect_2.alt_vip_vfr_0_avalon_slave_burst_adapter,altera_merlin_burst_adapter
sys_vga.mm_interconnect_2.reg32_avalon_interface_0_avalon_slave_0_burst_adapter,altera_merlin_burst_adapter
sys_vga.mm_interconnect_2.sysid_qsys_0_control_slave_burst_adapter,altera_merlin_burst_adapter
sys_vga.mm_interconnect_2.fifo_hps_to_fpga_in_csr_burst_adapter,altera_merlin_burst_adapter
sys_vga.mm_interconnect_2.fifo_fpga_to_hps_out_csr_burst_adapter,altera_merlin_burst_adapter
sys_vga.mm_interconnect_2.hex5_hex0_s1_burst_adapter,altera_merlin_burst_adapter
sys_vga.mm_interconnect_2.pushbuttons_s1_burst_adapter,altera_merlin_burst_adapter
sys_vga.mm_interconnect_2.cmd_demux,sys_vga_mm_interconnect_2_cmd_demux
sys_vga.mm_interconnect_2.cmd_demux_001,sys_vga_mm_interconnect_2_cmd_demux
sys_vga.mm_interconnect_2.cmd_mux,sys_vga_mm_interconnect_2_cmd_mux
sys_vga.mm_interconnect_2.cmd_mux_001,sys_vga_mm_interconnect_2_cmd_mux
sys_vga.mm_interconnect_2.cmd_mux_002,sys_vga_mm_interconnect_2_cmd_mux
sys_vga.mm_interconnect_2.cmd_mux_003,sys_vga_mm_interconnect_2_cmd_mux
sys_vga.mm_interconnect_2.cmd_mux_004,sys_vga_mm_interconnect_2_cmd_mux
sys_vga.mm_interconnect_2.cmd_mux_005,sys_vga_mm_interconnect_2_cmd_mux
sys_vga.mm_interconnect_2.cmd_mux_006,sys_vga_mm_interconnect_2_cmd_mux
sys_vga.mm_interconnect_2.cmd_mux_007,sys_vga_mm_interconnect_2_cmd_mux
sys_vga.mm_interconnect_2.rsp_demux,sys_vga_mm_interconnect_2_rsp_demux
sys_vga.mm_interconnect_2.rsp_demux_002,sys_vga_mm_interconnect_2_rsp_demux
sys_vga.mm_interconnect_2.rsp_demux_003,sys_vga_mm_interconnect_2_rsp_demux
sys_vga.mm_interconnect_2.rsp_demux_004,sys_vga_mm_interconnect_2_rsp_demux
sys_vga.mm_interconnect_2.rsp_demux_005,sys_vga_mm_interconnect_2_rsp_demux
sys_vga.mm_interconnect_2.rsp_demux_006,sys_vga_mm_interconnect_2_rsp_demux
sys_vga.mm_interconnect_2.rsp_demux_007,sys_vga_mm_interconnect_2_rsp_demux
sys_vga.mm_interconnect_2.rsp_demux_001,sys_vga_mm_interconnect_2_rsp_demux_001
sys_vga.mm_interconnect_2.rsp_mux,sys_vga_mm_interconnect_2_rsp_mux
sys_vga.mm_interconnect_2.rsp_mux_001,sys_vga_mm_interconnect_2_rsp_mux
sys_vga.mm_interconnect_2.crosser,altera_avalon_st_handshake_clock_crosser
sys_vga.mm_interconnect_2.crosser_001,altera_avalon_st_handshake_clock_crosser
sys_vga.mm_interconnect_2.crosser_002,altera_avalon_st_handshake_clock_crosser
sys_vga.mm_interconnect_2.crosser_003,altera_avalon_st_handshake_clock_crosser
sys_vga.mm_interconnect_2.avalon_st_adapter,sys_vga_mm_interconnect_1_avalon_st_adapter
sys_vga.mm_interconnect_2.avalon_st_adapter.error_adapter_0,sys_vga_mm_interconnect_1_avalon_st_adapter_error_adapter_0
sys_vga.mm_interconnect_2.avalon_st_adapter_001,sys_vga_mm_interconnect_1_avalon_st_adapter
sys_vga.mm_interconnect_2.avalon_st_adapter_001.error_adapter_0,sys_vga_mm_interconnect_1_avalon_st_adapter_error_adapter_0
sys_vga.mm_interconnect_2.avalon_st_adapter_002,sys_vga_mm_interconnect_1_avalon_st_adapter
sys_vga.mm_interconnect_2.avalon_st_adapter_002.error_adapter_0,sys_vga_mm_interconnect_1_avalon_st_adapter_error_adapter_0
sys_vga.mm_interconnect_2.avalon_st_adapter_003,sys_vga_mm_interconnect_1_avalon_st_adapter
sys_vga.mm_interconnect_2.avalon_st_adapter_003.error_adapter_0,sys_vga_mm_interconnect_1_avalon_st_adapter_error_adapter_0
sys_vga.mm_interconnect_2.avalon_st_adapter_004,sys_vga_mm_interconnect_1_avalon_st_adapter
sys_vga.mm_interconnect_2.avalon_st_adapter_004.error_adapter_0,sys_vga_mm_interconnect_1_avalon_st_adapter_error_adapter_0
sys_vga.mm_interconnect_2.avalon_st_adapter_005,sys_vga_mm_interconnect_1_avalon_st_adapter
sys_vga.mm_interconnect_2.avalon_st_adapter_005.error_adapter_0,sys_vga_mm_interconnect_1_avalon_st_adapter_error_adapter_0
sys_vga.mm_interconnect_2.avalon_st_adapter_006,sys_vga_mm_interconnect_1_avalon_st_adapter
sys_vga.mm_interconnect_2.avalon_st_adapter_006.error_adapter_0,sys_vga_mm_interconnect_1_avalon_st_adapter_error_adapter_0
sys_vga.mm_interconnect_2.avalon_st_adapter_007,sys_vga_mm_interconnect_1_avalon_st_adapter
sys_vga.mm_interconnect_2.avalon_st_adapter_007.error_adapter_0,sys_vga_mm_interconnect_1_avalon_st_adapter_error_adapter_0
sys_vga.irq_mapper,sys_vga_irq_mapper
sys_vga.irq_mapper_001,sys_vga_irq_mapper_001
sys_vga.rst_controller,altera_reset_controller
sys_vga.rst_controller_001,altera_reset_controller
sys_vga.rst_controller_002,altera_reset_controller
sys_vga.rst_controller_003,altera_reset_controller
sys_vga.rst_controller_004,altera_reset_controller
