{"AMOS: enabling automatic mapping for tensor computations on spatial accelerators with hardware abstraction.": {"year": "2022", "citation": 6, "citation_until": 2023}, "FFCCD: fence-free crash-consistent concurrent defragmentation for persistent memory.": {"year": "2022", "citation": 2, "citation_until": 2023}, "Sibyl: adaptive and extensible data placement in hybrid storage systems using online reinforcement learning.": {"year": "2022", "citation": 6, "citation_until": 2023}, "TDGraph: a topology-driven accelerator for high-performance streaming graph processing.": {"year": "2022", "citation": 1, "citation_until": 2023}, "Crescent: taming memory irregularities for accelerating deep point cloud analytics.": {"year": "2022", "citation": 5, "citation_until": 2023}, "A software-defined tensor streaming multiprocessor for large-scale machine learning.": {"year": "2022", "citation": 3, "citation_until": 2023}, "ASAP: architecture support for asynchronous persistence.": {"year": "2022", "citation": 3, "citation_until": 2023}, "Free atomics: hardware atomic operations without fences.": {"year": "2022", "citation": 1, "citation_until": 2023}, "RACOD: algorithm/hardware co-design for mobile robot path planning.": {"year": "2022", "citation": 2, "citation_until": 2023}, "NvMR: non-volatile memory renaming for intermittent computing.": {"year": "2022", "citation": 2, "citation_until": 2023}, "FlexiCores: low footprint, high yield, field reprogrammable flexible microprocessors.": {"year": "2022", "citation": 0, "citation_until": 2023}, "Rethinking programmable wearable processors.": {"year": "2022", "citation": 1, "citation_until": 2023}, "XQsim: modeling cross-technology control processors for 10+K qubit quantum computers.": {"year": "2022", "citation": 0, "citation_until": 2023}, "SeGraM: a universal hardware accelerator for genomic sequence-to-graph and sequence-to-sequence mapping.": {"year": "2022", "citation": 13, "citation_until": 2023}, "Accelerating database analytic query workloads using an associative processor.": {"year": "2022", "citation": 3, "citation_until": 2023}, "Fidas: fortifying the cloud via comprehensive FPGA-based offloading for intrusion detection: industrial product.": {"year": "2022", "citation": 3, "citation_until": 2023}, "There&apos;s always a bigger fish: a clarifying analysis of a machine-learning-assisted side-channel attack.": {"year": "2022", "citation": 2, "citation_until": 2023}, "DIMMining: pruning-efficient and parallel graph mining on near-memory-computing.": {"year": "2022", "citation": 7, "citation_until": 2023}, "To PIM or not for emerging general purpose processing in DDR memory systems.": {"year": "2022", "citation": 1, "citation_until": 2023}, "MeNDA: a near-memory multi-way merge solution for sparse transposition and dataflows.": {"year": "2022", "citation": 2, "citation_until": 2023}, "Graphite: optimizing graph neural networks on CPUs through cooperative software-hardware techniques.": {"year": "2022", "citation": 3, "citation_until": 2023}, "ACT: designing sustainable computer systems with an architectural carbon modeling tool.": {"year": "2022", "citation": 9, "citation_until": 2023}, "EDAM: edit distance tolerant approximate matching content addressable memory.": {"year": "2022", "citation": 3, "citation_until": 2023}, "Cascading structured pruning: enabling high data reuse for sparse DNN accelerators.": {"year": "2022", "citation": 0, "citation_until": 2023}, "MGX: near-zero overhead memory protection for data-intensive accelerators.": {"year": "2022", "citation": 3, "citation_until": 2023}, "Dynamic global adaptive routing in high-radix networks.": {"year": "2022", "citation": 1, "citation_until": 2023}, "BTS: an accelerator for bootstrappable fully homomorphic encryption.": {"year": "2022", "citation": 22, "citation_until": 2023}, "Training personalized recommendation systems from (GPU) scratch: look forward not backwards.": {"year": "2022", "citation": 3, "citation_until": 2023}, "2QAN: a quantum compiler for 2-local qubit hamiltonian simulation algorithms.": {"year": "2022", "citation": 13, "citation_until": 2023}, "SmartSAGE: training large-scale graph neural networks using in-storage processing architectures.": {"year": "2022", "citation": 1, "citation_until": 2023}, "GCoM: a detailed GPU core model for accurate analytical modeling of modern GPUs.": {"year": "2022", "citation": 0, "citation_until": 2023}, "Securing GPU via region-based bounds checking.": {"year": "2022", "citation": 1, "citation_until": 2023}, "LightPC: hardware and software co-design for energy-efficient full system persistence.": {"year": "2022", "citation": 0, "citation_until": 2023}, "Gearbox: a case for supporting accumulation dispatching and hybrid partitioning in PIM-based accelerators.": {"year": "2022", "citation": 1, "citation_until": 2023}, "Anticipating and eliminating redundant computations in accelerated sparse training.": {"year": "2022", "citation": 0, "citation_until": 2023}, "Accelerating attention through gradient-based learned runtime pruning.": {"year": "2022", "citation": 5, "citation_until": 2023}, "Hyperscale FPGA-as-a-service architecture for large-scale distributed graph neural network.": {"year": "2022", "citation": 4, "citation_until": 2023}, "AI accelerator on IBM telum processor: industrial product.": {"year": "2022", "citation": 1, "citation_until": 2023}, "INSPIRE: in-storage private information retrieval via protocol and architecture co-design.": {"year": "2022", "citation": 4, "citation_until": 2023}, "Managing reliability skew in DNA storage.": {"year": "2022", "citation": 1, "citation_until": 2023}, "PS-ORAM: efficient crash consistency support for oblivious RAM on NVM.": {"year": "2022", "citation": 4, "citation_until": 2023}, "MOESI-prime: preventing coherence-induced hammering in commodity workloads.": {"year": "2022", "citation": 6, "citation_until": 2023}, "Mixed-proxy extensions for the NVIDIA PTX memory consistency model: industrial product.": {"year": "2022", "citation": 0, "citation_until": 2023}, "CaSMap: agile mapper for reconfigurable spatial architectures by automatically clustering intermediate representations and scattering mapping process.": {"year": "2022", "citation": 0, "citation_until": 2023}, "Axiomatic hardware-software contracts for security.": {"year": "2022", "citation": 4, "citation_until": 2023}, "Software-hardware co-design for fast and scalable training of deep learning recommendation models.": {"year": "2022", "citation": 13, "citation_until": 2023}, "Tiny but mighty: designing and realizing scalable latency tolerance for manycore SoCs.": {"year": "2022", "citation": 3, "citation_until": 2023}, "Geyser: a compilation framework for quantum computing with neutral atoms.": {"year": "2022", "citation": 3, "citation_until": 2023}, "HiveMind: a hardware-software system stack for serverless edge swarms.": {"year": "2022", "citation": 1, "citation_until": 2023}, "A scalable architecture for reprioritizing ordered parallelism.": {"year": "2022", "citation": 1, "citation_until": 2023}, "Hydra: enabling low-overhead mitigation of row-hammer at ultra-low thresholds via hybrid tracking.": {"year": "2022", "citation": 8, "citation_until": 2023}, "Themis: a network bandwidth-aware collective scheduling policy for distributed training of DL models.": {"year": "2022", "citation": 4, "citation_until": 2023}, "PACMAN: attacking ARM pointer authentication with speculative execution.": {"year": "2022", "citation": 8, "citation_until": 2023}, "CraterLake: a hardware accelerator for efficient unbounded computation on encrypted data.": {"year": "2022", "citation": 17, "citation_until": 2023}, "The Mozart reuse exposed dataflow processor for AI and beyond: industrial product.": {"year": "2022", "citation": 1, "citation_until": 2023}, "Lukewarm serverless functions: characterization and optimization.": {"year": "2022", "citation": 3, "citation_until": 2023}, "t\u00e4k\u00af: a polymorphic cache hierarchy for general-purpose optimization of data movement.": {"year": "2022", "citation": 5, "citation_until": 2023}, "X-cache: a modular architecture for domain-specific caches.": {"year": "2022", "citation": 1, "citation_until": 2023}, "Increasing ising machine capacity with multi-chip architectures.": {"year": "2022", "citation": 1, "citation_until": 2023}, "Register file prefetching.": {"year": "2022", "citation": 1, "citation_until": 2023}, "Thermometer: profile-guided btb replacement for data center applications.": {"year": "2022", "citation": 4, "citation_until": 2023}, "EQC: ensembled quantum computing for variational quantum algorithms.": {"year": "2022", "citation": 13, "citation_until": 2023}, "NDMiner: accelerating graph pattern mining using near data processing.": {"year": "2022", "citation": 5, "citation_until": 2023}, "SoftVN: efficient memory protection via software-provided version numbers.": {"year": "2022", "citation": 0, "citation_until": 2023}, "uBrain: a unary brain computer interface.": {"year": "2022", "citation": 2, "citation_until": 2023}, "A synthesis framework for stitching surface code with superconducting quantum devices.": {"year": "2022", "citation": 1, "citation_until": 2023}, "SNS&apos;s not a synthesizer: a deep-learning-based synthesis predictor.": {"year": "2022", "citation": 1, "citation_until": 2023}, "EyeCoD: eye tracking system acceleration via flatcam-based algorithm &amp; accelerator co-design.": {"year": "2022", "citation": 1, "citation_until": 2023}, "Mokey: enabling narrow fixed-point inference for out-of-the-box floating-point transformer models.": {"year": "2022", "citation": 1, "citation_until": 2023}, "SIMD2: a generalized matrix instruction set for accelerating tensor computation beyond GEMM.": {"year": "2022", "citation": 1, "citation_until": 2023}, "Understanding data storage and ingestion for large-scale deep recommendation model training: industrial product.": {"year": "2022", "citation": 8, "citation_until": 2023}, "PPMLAC: high performance chipset architecture for secure multi-party computation.": {"year": "2022", "citation": 4, "citation_until": 2023}, "BioHD: an efficient genome sequence search platform using HyperDimensional memorization.": {"year": "2022", "citation": 8, "citation_until": 2023}, "ISCA &apos;22: The 49th Annual International Symposium on Computer Architecture, New York, New York, USA, June 18 - 22, 2022": {"year": "2022", "citation": 0, "citation_until": 2023}, "Demystifying the System Vulnerability Stack: Transient Fault Effects Across the Layers.": {"year": "2021", "citation": 12, "citation_until": 2023}, "CoSA: Scheduling by Constrained Optimization for Spatial Accelerators.": {"year": "2021", "citation": 35, "citation_until": 2023}, "BOSS: Bandwidth-Optimized Search Accelerator for Storage-Class Memory.": {"year": "2021", "citation": 1, "citation_until": 2023}, "Communication Algorithm-Architecture Co-Design for Distributed Deep Learning.": {"year": "2021", "citation": 5, "citation_until": 2023}, "Accelerated Seeding for Genome Sequence Alignment with Enumerated Radix Trees.": {"year": "2021", "citation": 10, "citation_until": 2023}, "CODIC: A Low-Cost Substrate for Enabling Custom In-DRAM Functionalities and Optimizations.": {"year": "2021", "citation": 19, "citation_until": 2023}, "SARA: Scaling a Reconfigurable Dataflow Accelerator.": {"year": "2021", "citation": 24, "citation_until": 2023}, "Rebooting Virtual Memory with Midgard.": {"year": "2021", "citation": 9, "citation_until": 2023}, "Quantifying Server Memory Frequency Margin and Using It to Improve Performance in HPC Systems.": {"year": "2021", "citation": 4, "citation_until": 2023}, "Revamping Storage Class Memory With Hardware Automated Memory-Over-Storage Solution.": {"year": "2021", "citation": 2, "citation_until": 2023}, "BlockMaestro: Enabling Programmer-Transparent Task-based Execution in GPU Systems.": {"year": "2021", "citation": 12, "citation_until": 2023}, "Large-Scale Graph Processing on FPGAs with Caches for Thousands of Simultaneous Misses.": {"year": "2021", "citation": 9, "citation_until": 2023}, "Exploiting Long-Distance Interactions and Tolerating Atom Loss in Neutral Atom Quantum Architectures.": {"year": "2021", "citation": 8, "citation_until": 2023}, "Taming the Zoo: The Unified GraphIt Compiler Framework for Novel Architectures.": {"year": "2021", "citation": 9, "citation_until": 2023}, "Zero Inclusion Victim: Isolating Core Caches from Inclusive Last-level Cache Evictions.": {"year": "2021", "citation": 0, "citation_until": 2023}, "FlexMiner: A Pattern-Aware Accelerator for Graph Pattern Mining.": {"year": "2021", "citation": 11, "citation_until": 2023}, "PolyGraph: Exposing the Value of Flexibility for Graph Processing Accelerators.": {"year": "2021", "citation": 31, "citation_until": 2023}, "GoSPA: An Energy-efficient High-performance Globally Optimized SParse Convolutional Neural Network Accelerator.": {"year": "2021", "citation": 30, "citation_until": 2023}, "Unlimited Vector Extension with Data Streaming Support.": {"year": "2021", "citation": 10, "citation_until": 2023}, "Leaky Buddies: Cross-Component Covert Channels on Integrated CPU-GPU Systems.": {"year": "2021", "citation": 15, "citation_until": 2023}, "INTROSPECTRE: A Pre-Silicon Framework for Discovery and Analysis of Transient Execution Vulnerabilities.": {"year": "2021", "citation": 10, "citation_until": 2023}, "A RISC-V in-network accelerator for flexible high-performance low-power packet processing.": {"year": "2021", "citation": 13, "citation_until": 2023}, "Snafu: An Ultra-Low-Power, Energy-Minimal CGRA-Generation Framework and Architecture.": {"year": "2021", "citation": 27, "citation_until": 2023}, "IChannels: Exploiting Current Management Mechanisms to Create Covert Channels in Modern Processors.": {"year": "2021", "citation": 7, "citation_until": 2023}, "ELSA: Hardware-Software Co-design for Efficient, Lightweight Self-Attention Mechanism in Neural Networks.": {"year": "2021", "citation": 26, "citation_until": 2023}, "RingCNN: Exploiting Algebraically-Sparse Ring Tensors for Energy-Efficient CNN-Based Computational Imaging.": {"year": "2021", "citation": 5, "citation_until": 2023}, "Cost-Efficient Overclocking in Immersion-Cooled Datacenters.": {"year": "2021", "citation": 23, "citation_until": 2023}, "Sparsity-Aware and Re-configurable NPU Architecture for Samsung Flagship Mobile SoC.": {"year": "2021", "citation": 32, "citation_until": 2023}, "Ten Lessons From Three Generations Shaped Google&apos;s TPUv4i : Industrial Product.": {"year": "2021", "citation": 100, "citation_until": 2023}, "SPACE: Locality-Aware Processing in Heterogeneous Memory for Personalized Recommendations.": {"year": "2021", "citation": 5, "citation_until": 2023}, "Ripple: Profile-Guided Instruction Cache Replacement for Data Center Applications.": {"year": "2021", "citation": 16, "citation_until": 2023}, "Designing Calibration and Expressivity-Efficient Instruction Sets for Quantum Computing.": {"year": "2021", "citation": 14, "citation_until": 2023}, "Hardware Architecture and Software Stack for PIM Based on Commercial DRAM Technology : Industrial Product.": {"year": "2021", "citation": 63, "citation_until": 2023}, "CryoGuard: A Near Refresh-Free Robust DRAM Design for Cryogenic Computing.": {"year": "2021", "citation": 6, "citation_until": 2023}, "Software-Hardware Co-Optimization for Computational Chemistry on Superconducting Quantum Processors.": {"year": "2021", "citation": 12, "citation_until": 2023}, "Confidential Serverless Made Efficient with Plug-In Enclaves.": {"year": "2021", "citation": 10, "citation_until": 2023}, "TENET: A Framework for Modeling Tensor Dataflow Based on Relation-centric Notation.": {"year": "2021", "citation": 24, "citation_until": 2023}, "NASA: Accelerating Neural Network Design with a NAS Processor.": {"year": "2021", "citation": 2, "citation_until": 2023}, "Efficient Multi-GPU Shared Memory via Automatic Optimization of Fine-Grained Transfers.": {"year": "2021", "citation": 4, "citation_until": 2023}, "Pioneering Chiplet Technology and Design for the AMD EPYC\u2122 and Ryzen\u2122 Processor Families : Industrial Product.": {"year": "2021", "citation": 41, "citation_until": 2023}, "Vector Runahead.": {"year": "2021", "citation": 5, "citation_until": 2023}, "REDUCT: Keep it Close, Keep it Cool! : Efficient Scaling of DNN Inference on Multi-core CPUs with Near-Cache Compute.": {"year": "2021", "citation": 9, "citation_until": 2023}, "TimeCache: Using Time to Eliminate Cache Side Channels when Sharing Software.": {"year": "2021", "citation": 5, "citation_until": 2023}, "QUAC-TRNG: High-Throughput True Random Number Generation Using Quadruple Row Activation in Commodity DRAM Chips.": {"year": "2021", "citation": 38, "citation_until": 2023}, "Dv\u00e9: Improving DRAM Reliability and Performance On-Demand via Coherent Replication.": {"year": "2021", "citation": 3, "citation_until": 2023}, "Maya: Using Formal Control to Obfuscate Power Side Channels.": {"year": "2021", "citation": 2, "citation_until": 2023}, "Enabling Compute-Communication Overlap in Distributed Deep Learning Training Platforms.": {"year": "2021", "citation": 12, "citation_until": 2023}, "I See Dead \u00b5ops: Leaking Secrets via Intel/AMD Micro-Op Caches.": {"year": "2021", "citation": 31, "citation_until": 2023}, "Ghost Routing to Enable Oblivious Computation on Memory-centric Networks.": {"year": "2021", "citation": 0, "citation_until": 2023}, "PF-DRAM: A Precharge-Free DRAM Structure.": {"year": "2021", "citation": 2, "citation_until": 2023}, "A Cost-Effective Entangling Prefetcher for Instructions.": {"year": "2021", "citation": 7, "citation_until": 2023}, "SATORI: Efficient and Fair Resource Partitioning by Sacrificing Short-Term Benefits for Long-Term Gains*.": {"year": "2021", "citation": 10, "citation_until": 2023}, "PMNet: In-Network Data Persistence.": {"year": "2021", "citation": 4, "citation_until": 2023}, "Albireo: Energy-Efficient Acceleration of Convolutional Neural Networks via Silicon Photonics.": {"year": "2021", "citation": 10, "citation_until": 2023}, "Execution Dependence Extension (EDE): ISA Support for Eliminating Fences.": {"year": "2021", "citation": 4, "citation_until": 2023}, "Speculative Vectorisation with Selective Replay.": {"year": "2021", "citation": 1, "citation_until": 2023}, "ABC-DIMM: Alleviating the Bottleneck of Communication in DIMM-based Near-Memory Processing with Inter-DIMM Broadcast.": {"year": "2021", "citation": 6, "citation_until": 2023}, "NN-Baton: DNN Workload Orchestration and Chiplet Granularity Exploration for Multichip Accelerators.": {"year": "2021", "citation": 10, "citation_until": 2023}, "Energy Efficiency Boost in the AI-Infused POWER10 Processor.": {"year": "2021", "citation": 8, "citation_until": 2023}, "Superconducting Computing with Alternating Logic Elements.": {"year": "2021", "citation": 8, "citation_until": 2023}, "Exploiting Page Table Locality for Agile TLB Prefetching.": {"year": "2021", "citation": 11, "citation_until": 2023}, "RaPiD: AI Accelerator for Ultra-low Precision Training and Inference.": {"year": "2021", "citation": 30, "citation_until": 2023}, "Opening Pandora&apos;s Box: A Systematic Study of New Ways Microarchitecture Can Leak Private Data.": {"year": "2021", "citation": 16, "citation_until": 2023}, "Aurochs: An Architecture for Dataflow Threads.": {"year": "2021", "citation": 7, "citation_until": 2023}, "NVOverlay: Enabling Efficient and Scalable High-Frequency Snapshotting to NVM.": {"year": "2021", "citation": 3, "citation_until": 2023}, "NASGuard: A Novel Accelerator Architecture for Robust Neural Architecture Search (NAS) Networks.": {"year": "2021", "citation": 1, "citation_until": 2023}, "Dual-side Sparse Tensor Core.": {"year": "2021", "citation": 21, "citation_until": 2023}, "Failure Sentinels: Ubiquitous Just-in-time Intermittent Computation via Low-cost Hardware Support for Voltage Monitoring.": {"year": "2021", "citation": 10, "citation_until": 2023}, "Sieve: Scalable In-situ DRAM-based Accelerator Designs for Massively Parallel k-mer Matching.": {"year": "2021", "citation": 15, "citation_until": 2023}, "HASCO: Towards Agile HArdware and Software CO-design for Tensor Computation.": {"year": "2021", "citation": 19, "citation_until": 2023}, "SpZip: Architectural Support for Effective Data Compression In Irregular Applications.": {"year": "2021", "citation": 11, "citation_until": 2023}, "Supporting Legacy Libraries on Non-Volatile Memory: A User-Transparent Approach.": {"year": "2021", "citation": 9, "citation_until": 2023}, "Don&apos;t Forget the I/O When Allocating Your LLC.": {"year": "2021", "citation": 17, "citation_until": 2023}, "FORMS: Fine-grained Polarized ReRAM-based In-situ Computation for Mixed-signal DNN Accelerator.": {"year": "2021", "citation": 28, "citation_until": 2023}, "Hetero-ViTAL: A Virtualization Stack for Heterogeneous FPGA Clusters.": {"year": "2021", "citation": 5, "citation_until": 2023}, "Flex: High-Availability Datacenters With Zero Reserved Power.": {"year": "2021", "citation": 12, "citation_until": 2023}, "PipeZK: Accelerating Zero-Knowledge Proof with a Pipelined Architecture.": {"year": "2021", "citation": 18, "citation_until": 2023}, "\u03b7-LSTM: Co-Designing Highly-Efficient Large LSTM Training via Exploiting Memory-Saving and Architectural Design Opportunities.": {"year": "2021", "citation": 8, "citation_until": 2023}, "Cambricon-Q: A Hybrid Architecture for Efficient Training.": {"year": "2021", "citation": 8, "citation_until": 2023}, "No-FAT: Architectural Support for Low Overhead Memory Safety Checks.": {"year": "2021", "citation": 9, "citation_until": 2023}, "ZeR\u00d8: Zero-Overhead Resilient Operation Under Pointer Integrity Attacks.": {"year": "2021", "citation": 11, "citation_until": 2023}, "48th ACM/IEEE Annual International Symposium on Computer Architecture, ISCA 2021, Valencia, Spain, June 14-18, 2021": {"year": "2021", "citation": 6, "citation_until": 2023}, "Perforated Page: Supporting Fragmented Memory Allocation for Large Pages.": {"year": "2020", "citation": 22, "citation_until": 2023}, "DSAGEN: Synthesizing Programmable Spatial Accelerators.": {"year": "2020", "citation": 59, "citation_until": 2023}, "ZnG: Architecting GPU Multi-Processors with New Flash for Scalable Data Analysis.": {"year": "2020", "citation": 13, "citation_until": 2023}, "Data Compression Accelerator on IBM POWER9 and z15 Processors : Industrial Product.": {"year": "2020", "citation": 15, "citation_until": 2023}, "Think Fast: A Tensor Streaming Processor (TSP) for Accelerating Deep Learning Workloads.": {"year": "2020", "citation": 53, "citation_until": 2023}, "The IBM z15 High Frequency Mainframe Branch Predictor Industrial Product.": {"year": "2020", "citation": 6, "citation_until": 2023}, "MuonTrap: Preventing Cross-Domain Spectre-Like Attacks by Capturing Speculative State.": {"year": "2020", "citation": 58, "citation_until": 2023}, "Enhancing and Exploiting Contiguity for Fast Memory Virtualization.": {"year": "2020", "citation": 21, "citation_until": 2023}, "Divide and Conquer Frontend Bottleneck.": {"year": "2020", "citation": 18, "citation_until": 2023}, "Mocktails: Capturing the Memory Behaviour of Proprietary Mobile Architectures.": {"year": "2020", "citation": 6, "citation_until": 2023}, "A Multi-Neural Network Acceleration Architecture.": {"year": "2020", "citation": 53, "citation_until": 2023}, "Focused Value Prediction.": {"year": "2020", "citation": 53, "citation_until": 2023}, "Printed Microprocessors.": {"year": "2020", "citation": 13, "citation_until": 2023}, "CryoCore: A Fast and Dense Processor Architecture for Cryogenic Computing.": {"year": "2020", "citation": 17, "citation_until": 2023}, "HOOP: Efficient Hardware-Assisted Out-of-Place Update for Non-Volatile Memory.": {"year": "2020", "citation": 23, "citation_until": 2023}, "GaaS-X: Graph Analytics Accelerator Supporting Sparse Data Representation using Crossbar Architectures.": {"year": "2020", "citation": 45, "citation_until": 2023}, "Auto-Predication of Critical Branches.": {"year": "2020", "citation": 5, "citation_until": 2023}, "Xuantie-910: A Commercial Multi-Core 12-Stage Pipeline Out-of-Order 64-bit High Performance RISC-V Processor with Vector Extension : Industrial Product.": {"year": "2020", "citation": 46, "citation_until": 2023}, "AccQOC: Accelerating Quantum Optimal Control Based Pulse Generation.": {"year": "2020", "citation": 21, "citation_until": 2023}, "Flick: Fast and Lightweight ISA-Crossing Call for Heterogeneous-ISA Environments.": {"year": "2020", "citation": 6, "citation_until": 2023}, "Near Data Acceleration with Concurrent Host Access.": {"year": "2020", "citation": 20, "citation_until": 2023}, "Buddy Compression: Enabling Larger Memory for Deep Learning and HPC Workloads on GPUs.": {"year": "2020", "citation": 25, "citation_until": 2023}, "SQUARE: Strategic Quantum Ancilla Reuse for Modular Quantum Programs via Cost-Effective Uncomputation.": {"year": "2020", "citation": 17, "citation_until": 2023}, "Independent Forward Progress of Work-groups.": {"year": "2020", "citation": 4, "citation_until": 2023}, "JPEG-ACT: Accelerating Deep Learning via Transform-based Lossy Compression.": {"year": "2020", "citation": 31, "citation_until": 2023}, "Commutative Data Reordering: A New Technique to Reduce Data Movement Energy on Sparse Inference Workloads.": {"year": "2020", "citation": 3, "citation_until": 2023}, "Relaxed Persist Ordering Using Strand Persistency.": {"year": "2020", "citation": 27, "citation_until": 2023}, "Evolution of the Samsung Exynos CPU Microarchitecture.": {"year": "2020", "citation": 36, "citation_until": 2023}, "iPIM: Programmable In-Memory Image Processing Accelerator Using Near-Bank Architecture.": {"year": "2020", "citation": 51, "citation_until": 2023}, "DeepRecSys: A System for Optimizing End-To-End At-Scale Neural Recommendation Inference.": {"year": "2020", "citation": 106, "citation_until": 2023}, "Tailored Page Sizes.": {"year": "2020", "citation": 14, "citation_until": 2023}, "SysScale: Exploiting Multi-domain Dynamic Voltage and Frequency Scaling for Energy Efficient Mobile Processors.": {"year": "2020", "citation": 23, "citation_until": 2023}, "The Virtual Block Interface: A Flexible Alternative to the Conventional Virtual Memory Framework.": {"year": "2020", "citation": 21, "citation_until": 2023}, "Genesis: A Hardware Acceleration Framework for Genomic Data Analysis.": {"year": "2020", "citation": 19, "citation_until": 2023}, "High-Performance Deep-Learning Coprocessor Integrated into x86 SoC with Server-Class CPUs Industrial Product.": {"year": "2020", "citation": 9, "citation_until": 2023}, "NISQ+: Boosting quantum computing power by approximating quantum error correction.": {"year": "2020", "citation": 44, "citation_until": 2023}, "TransForm: Formally Specifying Transistency Models and Synthesizing Enhanced Litmus Tests.": {"year": "2020", "citation": 4, "citation_until": 2023}, "Centaur: A Chiplet-based, Hybrid Sparse-Dense Accelerator for Personalized Recommendations.": {"year": "2020", "citation": 63, "citation_until": 2023}, "A Specialized Architecture for Object Serialization with Applications to Big Data Analytics.": {"year": "2020", "citation": 16, "citation_until": 2023}, "SOFF: An OpenCL High-Level Synthesis Framework for FPGAs.": {"year": "2020", "citation": 12, "citation_until": 2023}, "ScoRD: A Scoped Race Detector for GPUs.": {"year": "2020", "citation": 6, "citation_until": 2023}, "Hardware-Software Co-Design for Brain-Computer Interfaces.": {"year": "2020", "citation": 13, "citation_until": 2023}, "TVARAK: Software-Managed Hardware Offload for Redundancy in Direct-Access NVM Storage.": {"year": "2020", "citation": 9, "citation_until": 2023}, "RecNMP: Accelerating Personalized Recommendation with Near-Memory Processing.": {"year": "2020", "citation": 119, "citation_until": 2023}, "Accel-Sim: An Extensible Simulation Framework for Validated GPU Modeling.": {"year": "2020", "citation": 109, "citation_until": 2023}, "Revisiting RowHammer: An Experimental Analysis of Modern DRAM Devices and Mitigation Techniques.": {"year": "2020", "citation": 92, "citation_until": 2023}, "An In-Network Architecture for Accelerating Shared-Memory Multiprocessor Collectives.": {"year": "2020", "citation": 31, "citation_until": 2023}, "HyperTRIO: Hyper-Tenant Translation of I/O Addresses.": {"year": "2020", "citation": 4, "citation_until": 2023}, "A Case for Hardware-Based Demand Paging.": {"year": "2020", "citation": 13, "citation_until": 2023}, "Timely: Pushing Data Movements And Interfaces In Pim Accelerators Towards Local And In Time Domain.": {"year": "2020", "citation": 44, "citation_until": 2023}, "CLR-DRAM: A Low-Cost DRAM Architecture Enabling Dynamic Capacity-Latency Trade-Off.": {"year": "2020", "citation": 38, "citation_until": 2023}, "Architecting Noisy Intermediate-Scale Trapped Ion Quantum Computers.": {"year": "2020", "citation": 42, "citation_until": 2023}, "SpinalFlow: An Architecture and Dataflow Tailored for Spiking Neural Networks.": {"year": "2020", "citation": 43, "citation_until": 2023}, "HieraGen: Automated Generation of Concurrent, Hierarchical Cache Coherence Protocols.": {"year": "2020", "citation": 9, "citation_until": 2023}, "Bouquet of Instruction Pointers: Instruction Pointer Classifier-based Spatial Hardware Prefetching.": {"year": "2020", "citation": 33, "citation_until": 2023}, "Nested Enclave: Supporting Fine-grained Hierarchical Isolation with SGX.": {"year": "2020", "citation": 21, "citation_until": 2023}, "MLPerf Inference Benchmark.": {"year": "2020", "citation": 278, "citation_until": 2023}, "Bonsai: High-Performance Adaptive Merge Tree Sorting.": {"year": "2020", "citation": 36, "citation_until": 2023}, "CHEx86: Context-Sensitive Enforcement of Memory Safety via Microcode-Enabled Capabilities.": {"year": "2020", "citation": 24, "citation_until": 2023}, "NEBULA: A Neuromorphic Spin-Based Ultra-Low Power Architecture for SNNs and ANNs.": {"year": "2020", "citation": 26, "citation_until": 2023}, "BabelFish: Fusing Address Translations for Containers.": {"year": "2020", "citation": 12, "citation_until": 2023}, "DRQ: Dynamic Region-based Quantization for Deep Neural Network Acceleration.": {"year": "2020", "citation": 56, "citation_until": 2023}, "Slipstream Processors Revisited: Exploiting Branch Sets.": {"year": "2020", "citation": 8, "citation_until": 2023}, "The NEBULA RPC-Optimized Architecture.": {"year": "2020", "citation": 34, "citation_until": 2023}, "Compact Leakage-Free Support for Integrity and Reliability.": {"year": "2020", "citation": 16, "citation_until": 2023}, "Packet Chasing: Spying on Network Packets over a Cache Side-Channel.": {"year": "2020", "citation": 12, "citation_until": 2023}, "Gorgon: Accelerating Machine Learning from Relational Data.": {"year": "2020", "citation": 19, "citation_until": 2023}, "Efficiently Supporting Dynamic Task Parallelism on Heterogeneous Cache-Coherent Systems.": {"year": "2020", "citation": 5, "citation_until": 2023}, "MorLog: Morphable Hardware Logging for Atomic Persistence in Non-Volatile Main Memory.": {"year": "2020", "citation": 16, "citation_until": 2023}, "UGEMM: Unary Computing Architecture for GEMM Applications.": {"year": "2020", "citation": 23, "citation_until": 2023}, "A Bus Authentication and Anti-Probing Architecture Extending Hardware Trusted Computing Base Off CPU Chips and Beyond.": {"year": "2020", "citation": 16, "citation_until": 2023}, "Hardware-Based Domain Virtualization for Intra-Process Isolation of Persistent Memory Objects.": {"year": "2020", "citation": 23, "citation_until": 2023}, "GraphABCD: Scaling Out Graph Analytics with Asynchronous Block Coordinate Descent.": {"year": "2020", "citation": 21, "citation_until": 2023}, "T4: Compiling Sequential Code for Effective Speculative Parallelization in Hardware.": {"year": "2020", "citation": 22, "citation_until": 2023}, "Check-In: In-Storage Checkpointing for Key-Value Store System Leveraging Flash-Based SSDs.": {"year": "2020", "citation": 4, "citation_until": 2023}, "Speculative Data-Oblivious Execution: Mobilizing Safe Prediction For Safe and Efficient Speculative Execution.": {"year": "2020", "citation": 0, "citation_until": 2023}, "Hyper-Ap: Enhancing Associative Processing Through A Full-Stack Optimization.": {"year": "2020", "citation": 25, "citation_until": 2023}, "SmartExchange: Trading Higher-cost Memory Storage/Access for Lower-cost Computation.": {"year": "2020", "citation": 36, "citation_until": 2023}, "D\u00e9j\u00e0 View: Spatio-Temporal Compute Reuse for&apos; Energy-Efficient 360\u00b0 VR Video Streaming.": {"year": "2020", "citation": 20, "citation_until": 2023}, "Echo: Compiler-based GPU Memory Footprint Reduction for LSTM RNN Training.": {"year": "2020", "citation": 28, "citation_until": 2023}, "Lelantus: Fine-Granularity Copy-On-Write Operations for Secure Non-Volatile Memories.": {"year": "2020", "citation": 3, "citation_until": 2023}, "Heat to Power: Thermal Energy Harvesting and Recycling for Warm Water-Cooled Datacenters.": {"year": "2020", "citation": 7, "citation_until": 2023}, "47th ACM/IEEE Annual International Symposium on Computer Architecture, ISCA 2020, Valencia, Spain, May 30 - June 3, 2020": {"year": "2020", "citation": 0, "citation_until": 2023}, "Statistical assertions for validating patterns and finding bugs in quantum programs.": {"year": "2019", "citation": 77, "citation_until": 2023}, "Janus: optimizing memory and storage support for non-volatile memory systems.": {"year": "2019", "citation": 55, "citation_until": 2023}, "InvisiPage: oblivious demand paging for secure enclaves.": {"year": "2019", "citation": 14, "citation_until": 2023}, "Filter caching for free: the untapped potential of the store-buffer.": {"year": "2019", "citation": 9, "citation_until": 2023}, "Triad-NVM: persistency for integrity-protected and encrypted non-volatile memories.": {"year": "2019", "citation": 63, "citation_until": 2023}, "AsmDB: understanding and mitigating front-end stalls in warehouse-scale computers.": {"year": "2019", "citation": 62, "citation_until": 2023}, "Perceptron-based prefetch filtering.": {"year": "2019", "citation": 65, "citation_until": 2023}, "CoNDA: efficient cache coherence support for near-data accelerators.": {"year": "2019", "citation": 82, "citation_until": 2023}, "A stochastic-computing based deep learning framework using adiabatic quantum-flux-parametron superconducting technology.": {"year": "2019", "citation": 29, "citation_until": 2023}, "DeepAttest: an end-to-end attestation framework for deep neural networks.": {"year": "2019", "citation": 29, "citation_until": 2023}, "Secure TLBs.": {"year": "2019", "citation": 33, "citation_until": 2023}, "TIE: energy-efficient tensor train-based inference engine for deep neural network.": {"year": "2019", "citation": 57, "citation_until": 2023}, "Generative and multi-phase learning for computer systems optimization.": {"year": "2019", "citation": 46, "citation_until": 2023}, "XPC: architectural support for secure and efficient cross process call.": {"year": "2019", "citation": 16, "citation_until": 2023}, "Time squeezing for tiny devices.": {"year": "2019", "citation": 8, "citation_until": 2023}, "PES: proactive event scheduling for responsive and energy-efficient mobile web computing.": {"year": "2019", "citation": 11, "citation_until": 2023}, "Duality cache for data parallel acceleration.": {"year": "2019", "citation": 77, "citation_until": 2023}, "Interplay between hardware prefetcher and page eviction policy in CPU-GPU unified virtual memory.": {"year": "2019", "citation": 60, "citation_until": 2023}, "Bit-level perceptron prediction for indirect branches.": {"year": "2019", "citation": 22, "citation_until": 2023}, "Asymptotic improvements to quantum circuits via qutrits.": {"year": "2019", "citation": 80, "citation_until": 2023}, "Designing vertical processors in monolithic 3D.": {"year": "2019", "citation": 29, "citation_until": 2023}, "Emerald: graphics modeling for SoC systems.": {"year": "2019", "citation": 13, "citation_until": 2023}, "CROW: a low-cost substrate for improving DRAM performance, energy efficiency, and reliability.": {"year": "2019", "citation": 57, "citation_until": 2023}, "FloatPIM: in-memory acceleration of deep neural network training with high precision.": {"year": "2019", "citation": 170, "citation_until": 2023}, "MnnFast: a fast and scalable system architecture for memory-augmented neural networks.": {"year": "2019", "citation": 47, "citation_until": 2023}, "Fine-grained warm water cooling for improving datacenter economy.": {"year": "2019", "citation": 20, "citation_until": 2023}, "TWiCe: preventing row-hammering by exploiting time window counters.": {"year": "2019", "citation": 68, "citation_until": 2023}, "Cryogenic computer architecture modeling with memory-side case studies.": {"year": "2019", "citation": 26, "citation_until": 2023}, "Energy-efficient video processing for virtual reality.": {"year": "2019", "citation": 40, "citation_until": 2023}, "Accelerating distributed reinforcement learning with in-switch computing.": {"year": "2019", "citation": 85, "citation_until": 2023}, "AxMemo: hardware-compiler co-design for approximate code memoization.": {"year": "2019", "citation": 8, "citation_until": 2023}, "Master of none acceleration: a comparison of accelerator architectures for analytical query processing.": {"year": "2019", "citation": 14, "citation_until": 2023}, "GraphSSD: graph semantics aware SSD.": {"year": "2019", "citation": 43, "citation_until": 2023}, "Bouncer: static program analysis in hardware.": {"year": "2019", "citation": 3, "citation_until": 2023}, "Full-stack, real-system quantum computer studies: architectural comparisons and design insights.": {"year": "2019", "citation": 136, "citation_until": 2023}, "Linebacker: preserving victim cache lines in idle register files of GPUs.": {"year": "2019", "citation": 8, "citation_until": 2023}, "Opportunistic computing in GPU architectures.": {"year": "2019", "citation": 41, "citation_until": 2023}, "New attacks and defense for encrypted-address cache.": {"year": "2019", "citation": 106, "citation_until": 2023}, "Efficient invisible speculative execution through selective delay and value prediction.": {"year": "2019", "citation": 81, "citation_until": 2023}, "SCU: a GPU stream compaction unit for graph processing.": {"year": "2019", "citation": 17, "citation_until": 2023}, "Laconic deep learning inference acceleration.": {"year": "2019", "citation": 87, "citation_until": 2023}, "MicroScope: enabling microarchitectural replay attacks.": {"year": "2019", "citation": 57, "citation_until": 2023}, "A quantum computational compiler and design tool for technology-specific targets.": {"year": "2019", "citation": 37, "citation_until": 2023}, "SoftSKU: optimizing server architectures for microservice diversity @scale.": {"year": "2019", "citation": 90, "citation_until": 2023}, "MGPUSim: enabling multi-GPU performance modeling and optimization.": {"year": "2019", "citation": 67, "citation_until": 2023}, "Post-silicon CPU adaptation made practical using machine learning.": {"year": "2019", "citation": 13, "citation_until": 2023}, "Using SMT to accelerate nested virtualization.": {"year": "2019", "citation": 11, "citation_until": 2023}, "IntelliNoC: a holistic design framework for energy-efficient and reliable on-chip communication for manycores.": {"year": "2019", "citation": 32, "citation_until": 2023}, "TPShare: a time-space sharing scheduling abstraction for shared cloud via vertical labels.": {"year": "2019", "citation": 5, "citation_until": 2023}, "Stream-based memory access specialization for general purpose processors.": {"year": "2019", "citation": 29, "citation_until": 2023}, "Efficient metadata management for irregular data prefetching.": {"year": "2019", "citation": 37, "citation_until": 2023}, "OO-VR: NUMA friendly object-oriented VR rendering framework for future NUMA-based multi-GPU systems.": {"year": "2019", "citation": 14, "citation_until": 2023}, "Translation ranger: operating system support for contiguity-aware TLBs.": {"year": "2019", "citation": 40, "citation_until": 2023}, "SecDir: a secure directory to defeat directory side-channel attacks.": {"year": "2019", "citation": 22, "citation_until": 2023}, "Sparse ReRAM engine: joint exploration of activation and weight sparsity in compressed neural networks.": {"year": "2019", "citation": 123, "citation_until": 2023}, "HALO: accelerating flow classification for scalable packet processing in NFV.": {"year": "2019", "citation": 18, "citation_until": 2023}, "Eager pruning: algorithm and architecture support for fast training of deep neural networks.": {"year": "2019", "citation": 55, "citation_until": 2023}, "Scalable interconnects for reconfigurable spatial architectures.": {"year": "2019", "citation": 23, "citation_until": 2023}, "Adaptive memory-side last-level GPU caching.": {"year": "2019", "citation": 15, "citation_until": 2023}, "Cambricon-F: machine learning computers with fractal von neumann architecture.": {"year": "2019", "citation": 9, "citation_until": 2023}, "Anubis: ultra-low overhead and recovery time for secure non-volatile memories.": {"year": "2019", "citation": 59, "citation_until": 2023}, "Proceedings of the 46th International Symposium on Computer Architecture, ISCA 2019, Phoenix, AZ, USA, June 22-26, 2019": {"year": "2019", "citation": 63, "citation_until": 2023}, "3D-based video recognition acceleration by leveraging temporal locality.": {"year": "2019", "citation": 9, "citation_until": 2023}, "Exploring Predictive Replacement Policies for Instruction Cache and Branch Target Buffer.": {"year": "2018", "citation": 20, "citation_until": 2023}, "SnaPEA: Predictive Early Activation for Reducing Computation in Deep Convolutional Neural Networks.": {"year": "2018", "citation": 161, "citation_until": 2023}, "Lazy Persistency: A High-Performing and Write-Efficient Software Persistency Technique.": {"year": "2018", "citation": 48, "citation_until": 2023}, "Spandex: A Flexible Interface for Efficient Heterogeneous Coherence.": {"year": "2018", "citation": 43, "citation_until": 2023}, "Hiding Intermittent Information Leakage with Architectural Support for Blinking.": {"year": "2018", "citation": 18, "citation_until": 2023}, "2B-SSD: The Case for Dual, Byte- and Block-Addressable Solid-State Drives.": {"year": "2018", "citation": 35, "citation_until": 2023}, "EVA2: Exploiting Temporal Redundancy in Live Computer Vision.": {"year": "2018", "citation": 73, "citation_until": 2023}, "Guaranteeing Local Differential Privacy on Ultra-Low-Power Systems.": {"year": "2018", "citation": 24, "citation_until": 2023}, "Charm: A Language for Closed-Form High-Level Architecture Modeling.": {"year": "2018", "citation": 7, "citation_until": 2023}, "Neural Cache: Bit-Serial In-Cache Acceleration of Deep Neural Networks.": {"year": "2018", "citation": 316, "citation_until": 2023}, "Enabling Scientific Computing on Memristive Accelerators.": {"year": "2018", "citation": 68, "citation_until": 2023}, "A Configurable Cloud-Scale DNN Processor for Real-Time AI.": {"year": "2018", "citation": 505, "citation_until": 2023}, "Scaling Datacenter Accelerators with Compute-Reuse Architectures.": {"year": "2018", "citation": 14, "citation_until": 2023}, "GenAx: A Genome Sequencing Accelerator.": {"year": "2018", "citation": 68, "citation_until": 2023}, "HetCore: TFET-CMOS Hetero-Device Architecture for CPUs and GPUs.": {"year": "2018", "citation": 12, "citation_until": 2023}, "UCNN: Exploiting Computational Reuse in Deep Neural Networks via Weight Repetition.": {"year": "2018", "citation": 208, "citation_until": 2023}, "Rethinking Belady&apos;s Algorithm to Accommodate Prefetching.": {"year": "2018", "citation": 0, "citation_until": 2023}, "Gist: Efficient Data Encoding for Deep Neural Network Training.": {"year": "2018", "citation": 152, "citation_until": 2023}, "Dynamic Memory Dependence Predication.": {"year": "2018", "citation": 0, "citation_until": 2023}, "DHTM: Durable Hardware Transactional Memory.": {"year": "2018", "citation": 64, "citation_until": 2023}, "GraFBoost: Using Accelerated Flash Storage for External Graph Analytics.": {"year": "2018", "citation": 80, "citation_until": 2023}, "FastTrack: Leveraging Heterogeneous FPGA Wires to Design Low-Cost High-Performance Soft NoCs.": {"year": "2018", "citation": 9, "citation_until": 2023}, "FireSim: FPGA-Accelerated Cycle-Exact Scale-Out System Simulation in the Public Cloud.": {"year": "2018", "citation": 178, "citation_until": 2023}, "RegMutex: Inter-Warp GPU Register Time-Sharing.": {"year": "2018", "citation": 48, "citation_until": 2023}, "TCEP: Traffic Consolidation for Energy-Proportional High-Radix Networks.": {"year": "2018", "citation": 7, "citation_until": 2023}, "Division of Labor: A More Effective Approach to Prefetching.": {"year": "2018", "citation": 21, "citation_until": 2023}, "Density Tradeoffs of Non-Volatile Memory as a Replacement for SRAM Based Last Level Cache.": {"year": "2018", "citation": 47, "citation_until": 2023}, "DCS-ctrl: A Fast and Flexible Device-Control Mechanism for Device-Centric Server Architecture.": {"year": "2018", "citation": 11, "citation_until": 2023}, "Flexon: A Flexible Digital Neuron for Efficient Spiking Neural Network Simulations.": {"year": "2018", "citation": 22, "citation_until": 2023}, "Get Out of the Valley: Power-Efficient Address Mapping for GPUs.": {"year": "2018", "citation": 27, "citation_until": 2023}, "A Hardware Accelerator for Tracing Garbage Collection.": {"year": "2018", "citation": 38, "citation_until": 2023}, "Nonblocking Memory Refresh.": {"year": "2018", "citation": 13, "citation_until": 2023}, "Criticality Aware Tiered Cache Hierarchy: A Fundamental Relook at Multi-Level Cache Hierarchies.": {"year": "2018", "citation": 29, "citation_until": 2023}, "ProtoGen: Automatically Generating Directory Cache Coherence Protocols from Atomic Specifications.": {"year": "2018", "citation": 13, "citation_until": 2023}, "SEESAW: Using Superpages to Improve VIPT Caches.": {"year": "2018", "citation": 24, "citation_until": 2023}, "Energy-Efficient Neural Network Accelerator Based on Outlier-Aware Low-Precision Computation.": {"year": "2018", "citation": 147, "citation_until": 2023}, "Yukta: Multilayer Resource Controllers to Maximize Efficiency.": {"year": "2018", "citation": 22, "citation_until": 2023}, "Synchronized Progress in Interconnection Networks (SPIN): A New Theory for Deadlock Freedom.": {"year": "2018", "citation": 32, "citation_until": 2023}, "Computation Reuse in DNNs by Exploiting Input Similarity.": {"year": "2018", "citation": 86, "citation_until": 2023}, "Non-Speculative Store Coalescing in Total Store Order.": {"year": "2018", "citation": 10, "citation_until": 2023}, "RoboX: An End-to-End Solution to Accelerate Autonomous Control in Robotics.": {"year": "2018", "citation": 22, "citation_until": 2023}, "Mitigating Wordline Crosstalk Using Adaptive Trees of Counters.": {"year": "2018", "citation": 47, "citation_until": 2023}, "Bit Fusion: Bit-Level Dynamically Composable Architecture for Accelerating Deep Neural Network.": {"year": "2018", "citation": 440, "citation_until": 2023}, "Scheduling Page Table Walks for Irregular GPU Applications.": {"year": "2018", "citation": 58, "citation_until": 2023}, "Practical Memory Safety with REST.": {"year": "2018", "citation": 32, "citation_until": 2023}, "Virtual Melting Temperature: Managing Server Load to Minimize Cooling Overhead with Phase Change Materials.": {"year": "2018", "citation": 6, "citation_until": 2023}, "Space-Time Algebra: A Model for Neocortical Computation.": {"year": "2018", "citation": 26, "citation_until": 2023}, "Prediction Based Execution on Deep Neural Networks.": {"year": "2018", "citation": 76, "citation_until": 2023}, "PROMISE: An End-to-End Design of a Programmable Mixed-Signal Accelerator for Machine-Learning Algorithms.": {"year": "2018", "citation": 58, "citation_until": 2023}, "Stitch: Fusible Heterogeneous Accelerators Enmeshed with Many-Core Architecture for Wearables.": {"year": "2018", "citation": 32, "citation_until": 2023}, "Mobilizing the Micro-Ops: Exploiting Context Sensitive Decoding for Security and Energy Efficiency.": {"year": "2018", "citation": 23, "citation_until": 2023}, "FLIN: Enabling Fairness and Enhancing Performance in Modern NVMe Solid State Drives.": {"year": "2018", "citation": 72, "citation_until": 2023}, "RANA: Towards Efficient Neural Acceleration with Refresh-Optimized Embedded DRAM.": {"year": "2018", "citation": 69, "citation_until": 2023}, "Generic System Calls for GPUs.": {"year": "2018", "citation": 25, "citation_until": 2023}, "The Locality Descriptor: A Holistic Cross-Layer Abstraction to Express Data Locality In GPUs.": {"year": "2018", "citation": 63, "citation_until": 2023}, "A Case for Richer Cross-Layer Abstractions: Bridging the Semantic Gap with Expressive Memory.": {"year": "2018", "citation": 44, "citation_until": 2023}, "Hardware Supported Permission Checks on Persistent Objects for Performance and Programmability.": {"year": "2018", "citation": 10, "citation_until": 2023}, "GANAX: A Unified MIMD-SIMD Acceleration for Generative Adversarial Networks.": {"year": "2018", "citation": 89, "citation_until": 2023}, "The Dark Side of DNN Pruning.": {"year": "2018", "citation": 28, "citation_until": 2023}, "Modular Routing Design for Chiplet-Based Systems.": {"year": "2018", "citation": 78, "citation_until": 2023}, "ACCORD: Enabling Associativity for Gigascale DRAM Caches by Coordinating Way-Install and Way-Prediction.": {"year": "2018", "citation": 24, "citation_until": 2023}, "Architecting a Stochastic Computing Unit with Molecular Optical Devices.": {"year": "2018", "citation": 16, "citation_until": 2023}, "Constructing a Weak Memory Model.": {"year": "2018", "citation": 2, "citation_until": 2023}, "Euphrates: Algorithm-SoC Co-Design for Low-Power Mobile Continuous Vision.": {"year": "2018", "citation": 84, "citation_until": 2023}, "45th ACM/IEEE Annual International Symposium on Computer Architecture, ISCA 2018, Los Angeles, CA, USA, June 1-6, 2018": {"year": "2018", "citation": 106, "citation_until": 2023}, "Parallel Automata Processor.": {"year": "2017", "citation": 45, "citation_until": 2023}, "InvisiMem: Smart Memory Defenses for Memory Bus Side Channel.": {"year": "2017", "citation": 66, "citation_until": 2023}, "Do-It-Yourself Virtual Memory Translation.": {"year": "2017", "citation": 68, "citation_until": 2023}, "LogCA: A High-Level Performance Model for Hardware Accelerators.": {"year": "2017", "citation": 38, "citation_until": 2023}, "MCM-GPU: Multi-Chip-Module GPUs for Continued Performance Scalability.": {"year": "2017", "citation": 192, "citation_until": 2023}, "ObfusMem: A Low-Overhead Access Obfuscation for Trusted Memories.": {"year": "2017", "citation": 91, "citation_until": 2023}, "APPROX-NoC: A Data Approximation Framework for Network-On-Chip Architectures.": {"year": "2017", "citation": 80, "citation_until": 2023}, "A Programmable Galois Field Processor for the Internet of Things.": {"year": "2017", "citation": 17, "citation_until": 2023}, "Accelerating GPU Hardware Transactional Memory with Snapshot Isolation.": {"year": "2017", "citation": 17, "citation_until": 2023}, "Bespoke Processors for Applications with Ultra-low Area and Power Constraints.": {"year": "2017", "citation": 25, "citation_until": 2023}, "ShortCut: Architectural Support for Fast Object Access in Scripting Languages.": {"year": "2017", "citation": 12, "citation_until": 2023}, "Lemonade from Lemons: Harnessing Device Wearout to Create Limited-Use Security Architectures.": {"year": "2017", "citation": 5, "citation_until": 2023}, "The Mondrian Data Engine.": {"year": "2017", "citation": 108, "citation_until": 2023}, "EbDa: A New Theory on Design and Verification of Deadlock-free Interconnection Networks.": {"year": "2017", "citation": 48, "citation_until": 2023}, "Footprint: Regulating Routing Adaptiveness in Networks-on-Chip.": {"year": "2017", "citation": 18, "citation_until": 2023}, "Architectural Support for Server-Side PHP Processing.": {"year": "2017", "citation": 26, "citation_until": 2023}, "Clank: Architectural Support for Intermittent Computation.": {"year": "2017", "citation": 136, "citation_until": 2023}, "In-Datacenter Performance Analysis of a Tensor Processing Unit.": {"year": "2017", "citation": 4060, "citation_until": 2023}, "MeRLiN: Exploiting Dynamic Instruction Behavior for Fast and Accurate Microarchitecture Level Reliability Assessment.": {"year": "2017", "citation": 49, "citation_until": 2023}, "HeteroOS: OS Design for Heterogeneous Memory Management in Datacenter.": {"year": "2017", "citation": 106, "citation_until": 2023}, "Viyojit: Decoupling Battery and DRAM Capacities for Battery-Backed DRAM.": {"year": "2017", "citation": 35, "citation_until": 2023}, "ThermoGater: Thermally-Aware On-Chip Voltage Regulation.": {"year": "2017", "citation": 32, "citation_until": 2023}, "Language-level persistency.": {"year": "2017", "citation": 113, "citation_until": 2023}, "Access Pattern-Aware Cache Management for Improving Data Utilization in GPU.": {"year": "2017", "citation": 71, "citation_until": 2023}, "A Programmable Hardware Accelerator for Simulating Dynamical Systems.": {"year": "2017", "citation": 12, "citation_until": 2023}, "MTraceCheck: Validating Non-Deterministic Behavior of Memory Consistency Models in Post-Silicon Validation.": {"year": "2017", "citation": 14, "citation_until": 2023}, "Aggressive Pipelining of Irregular Applications on Reconfigurable Hardware.": {"year": "2017", "citation": 42, "citation_until": 2023}, "EDDIE: EM-Based Detection of Deviations in Program Execution.": {"year": "2017", "citation": 136, "citation_until": 2023}, "Stream-Dataflow Acceleration.": {"year": "2017", "citation": 151, "citation_until": 2023}, "SCNN: An Accelerator for Compressed-sparse Convolutional Neural Networks.": {"year": "2017", "citation": 1059, "citation_until": 2023}, "Hybrid TLB Coalescing: Improving TLB Translation Coverage under Diverse Fragmented Memory Allocations.": {"year": "2017", "citation": 73, "citation_until": 2023}, "The Reach Profiler (REAPER): Enabling the Mitigation of DRAM Retention Failures via Profiling at Aggressive Conditions.": {"year": "2017", "citation": 135, "citation_until": 2023}, "There and Back Again: Optimizing the Interconnect in Networks of Memory Cubes.": {"year": "2017", "citation": 29, "citation_until": 2023}, "Plasticine: A Reconfigurable Architecture For Parallel Paterns.": {"year": "2017", "citation": 214, "citation_until": 2023}, "CHARSTAR: Clock Hierarchy Aware Resource Scaling in Tiled ARchitectures.": {"year": "2017", "citation": 11, "citation_until": 2023}, "Non-Speculative Load-Load Reordering in TSO.": {"year": "2017", "citation": 26, "citation_until": 2023}, "Rethinking TLB Designs in Virtualized Environments: A Very Large Part-of-Memory TLB.": {"year": "2017", "citation": 74, "citation_until": 2023}, "Understanding and Optimizing Asynchronous Low-Precision Stochastic Gradient Descent.": {"year": "2017", "citation": 157, "citation_until": 2023}, "Maximizing CNN Accelerator Efficiency Through Resource Partitioning.": {"year": "2017", "citation": 333, "citation_until": 2023}, "Hiding the Long Latency of Persist Barriers Using Speculative Execution.": {"year": "2017", "citation": 63, "citation_until": 2023}, "Chasing Away RAts: Semantics and Evaluation for Relaxed Atomics on Heterogeneous Systems.": {"year": "2017", "citation": 39, "citation_until": 2023}, "Fractal: An Execution Model for Fine-Grain Nested Speculative Parallelism.": {"year": "2017", "citation": 31, "citation_until": 2023}, "Jenga: Software-Defined Cache Hierarchies.": {"year": "2017", "citation": 58, "citation_until": 2023}, "ScaleDeep: A Scalable Compute Architecture for Learning and Evaluating Deep Networks.": {"year": "2017", "citation": 232, "citation_until": 2023}, "XPro: A Cross-End Processing Architecture for Data Analytics in Wearables.": {"year": "2017", "citation": 15, "citation_until": 2023}, "Decoupled Affine Computation for SIMT GPUs.": {"year": "2017", "citation": 17, "citation_until": 2023}, "Quality of Service Support for Fine-Grained Sharing on GPUs.": {"year": "2017", "citation": 51, "citation_until": 2023}, "Regaining Lost Cycles with HotCalls: A Fast Interface for SGX Secure Enclaves.": {"year": "2017", "citation": 126, "citation_until": 2023}, "Secure Hierarchy-Aware Cache Replacement Policy (SHARP): Defending Against Cache-Based Side Channel Attacks.": {"year": "2017", "citation": 132, "citation_until": 2023}, "Hardware Translation Coherence for Virtualized Systems.": {"year": "2017", "citation": 45, "citation_until": 2023}, "PowerChief: Intelligent Power Allocation for Multi-Stage Applications to Improve Responsiveness on Power Constrained CMP.": {"year": "2017", "citation": 43, "citation_until": 2023}, "DICE: Compressing DRAM Caches for Bandwidth and Capacity.": {"year": "2017", "citation": 40, "citation_until": 2023}, "Scalpel: Customizing DNN Pruning to the Underlying Hardware Parallelism.": {"year": "2017", "citation": 394, "citation_until": 2023}, "Redundant Memory Array Architecture for Efficient Selective Protection.": {"year": "2017", "citation": 13, "citation_until": 2023}, "Proceedings of the 44th Annual International Symposium on Computer Architecture, ISCA 2017, Toronto, ON, Canada, June 24-28, 2017": {"year": "2017", "citation": 4060, "citation_until": 2023}, "Future Vector Microprocessor Extensions for Data Aggregations.": {"year": "2016", "citation": 10, "citation_until": 2023}, "Production-Run Software Failure Diagnosis via Adaptive Communication Tracking.": {"year": "2016", "citation": 5, "citation_until": 2023}, "Cnvlutin: Ineffectual-Neuron-Free Deep Neural Network Computing.": {"year": "2016", "citation": 762, "citation_until": 2023}, "Boosting Access Parallelism to PCM-Based Main Memory.": {"year": "2016", "citation": 47, "citation_until": 2023}, "Eyeriss: A Spatial Architecture for Energy-Efficient Dataflow for Convolutional Neural Networks.": {"year": "2016", "citation": 1495, "citation_until": 2023}, "LAP: Loop-Block Aware Inclusion Properties for Energy-Efficient Asymmetric Last Level Caches.": {"year": "2016", "citation": 26, "citation_until": 2023}, "Exploiting Dynamic Timing Slack for Energy Efficiency in Ultra-Low-Power Embedded Systems.": {"year": "2016", "citation": 50, "citation_until": 2023}, "PRIME: A Novel Processing-in-Memory Architecture for Neural Network Computation in ReRAM-Based Main Memory.": {"year": "2016", "citation": 1376, "citation_until": 2023}, "ARM Virtualization: Performance and Architectural Implications.": {"year": "2016", "citation": 51, "citation_until": 2023}, "Rescuing Uncorrectable Fault Patterns in On-Chip Memories through Error Pattern Transformation.": {"year": "2016", "citation": 27, "citation_until": 2023}, "Agile Paging: Exceeding the Best of Nested and Shadow Paging.": {"year": "2016", "citation": 74, "citation_until": 2023}, "DRAF: A Low-Power DRAM-Based Reconfigurable Acceleration Fabric.": {"year": "2016", "citation": 32, "citation_until": 2023}, "Base-Victim Compression: An Opportunistic Cache Compression Architecture.": {"year": "2016", "citation": 30, "citation_until": 2023}, "Biscuit: A Framework for Near-Data Processing of Big Data Workloads.": {"year": "2016", "citation": 279, "citation_until": 2023}, "EIE: Efficient Inference Engine on Compressed Deep Neural Network.": {"year": "2016", "citation": 2612, "citation_until": 2023}, "Accelerating Dependent Cache Misses with an Enhanced Memory Controller.": {"year": "2016", "citation": 114, "citation_until": 2023}, "Transparent Offloading and Mapping (TOM): Enabling Programmer-Transparent Near-Data Processing in GPU Systems.": {"year": "2016", "citation": 265, "citation_until": 2023}, "Evaluation of an Analog Accelerator for Linear Algebra.": {"year": "2016", "citation": 32, "citation_until": 2023}, "Decoupling Loads for Nano-Instruction Set Computers.": {"year": "2016", "citation": 3, "citation_until": 2023}, "Back to the Future: Leveraging Belady&apos;s Algorithm for Improved Cache Replacement.": {"year": "2016", "citation": 0, "citation_until": 2023}, "RelaxFault Memory Repair.": {"year": "2016", "citation": 18, "citation_until": 2023}, "Strober: Fast and Accurate Sample-Based Energy Simulation for Arbitrary RTL.": {"year": "2016", "citation": 43, "citation_until": 2023}, "Short-Circuit Dispatch: Accelerating Virtual Machine Interpreters on Embedded Processors.": {"year": "2016", "citation": 9, "citation_until": 2023}, "Neurocube: A Programmable Digital Neuromorphic Architecture with High-Density 3D Memory.": {"year": "2016", "citation": 432, "citation_until": 2023}, "Bit-Plane Compression: Transforming Data for Better Compression in Many-Core Architectures.": {"year": "2016", "citation": 91, "citation_until": 2023}, "All-Inclusive ECC: Thorough End-to-End Protection for Reliable Computer Memory.": {"year": "2016", "citation": 24, "citation_until": 2023}, "Automatic Generation of Efficient Accelerators for Reconfigurable Hardware.": {"year": "2016", "citation": 132, "citation_until": 2023}, "PowerChop: Identifying and Managing Non-critical Units in Hybrid Processor Architectures.": {"year": "2016", "citation": 8, "citation_until": 2023}, "RedEye: Analog ConvNet Image Sensor Architecture for Continuous Mobile Vision.": {"year": "2016", "citation": 225, "citation_until": 2023}, "Power Attack Defense: Securing Battery-Backed Data Centers.": {"year": "2016", "citation": 46, "citation_until": 2023}, "Cambricon: An Instruction Set Architecture for Neural Networks.": {"year": "2016", "citation": 369, "citation_until": 2023}, "ASIC Clouds: Specializing the Datacenter.": {"year": "2016", "citation": 120, "citation_until": 2023}, "Towards Statistical Guarantees in Controlling Quality Tradeoffs for Approximate Acceleration.": {"year": "2016", "citation": 58, "citation_until": 2023}, "The Anytime Automaton.": {"year": "2016", "citation": 34, "citation_until": 2023}, "XED: Exposing On-Die Error Detection Information for Strong Memory Reliability.": {"year": "2016", "citation": 75, "citation_until": 2023}, "APRES: Improving Cache Efficiency by Exploiting Load Characteristics on GPUs.": {"year": "2016", "citation": 38, "citation_until": 2023}, "Energy Efficient Architecture for Graph Analytics Accelerators.": {"year": "2016", "citation": 182, "citation_until": 2023}, "Efficient Synonym Filtering and Scalable Delayed Translation for Hybrid Virtual Caching.": {"year": "2016", "citation": 24, "citation_until": 2023}, "Using Multiple Input, Multiple Output Formal Control to Maximize Resource Efficiency in Architectures.": {"year": "2016", "citation": 72, "citation_until": 2023}, "Minerva: Enabling Low-Power, Highly-Accurate Deep Neural Network Accelerators.": {"year": "2016", "citation": 637, "citation_until": 2023}, "Energy Efficient Data Encoding in DRAM Channels Exploiting Data Value Similarity.": {"year": "2016", "citation": 35, "citation_until": 2023}, "ISAAC: A Convolutional Neural Network Accelerator with In-Situ Analog Arithmetic in Crossbars.": {"year": "2016", "citation": 1599, "citation_until": 2023}, "ActivePointers: A Case for Software Address Translation on GPUs.": {"year": "2016", "citation": 45, "citation_until": 2023}, "Efficiently Scaling Out-of-Order Cores for Simultaneous Multithreading.": {"year": "2016", "citation": 18, "citation_until": 2023}, "Asymmetry-Aware Work-Stealing Runtimes.": {"year": "2016", "citation": 30, "citation_until": 2023}, "Morpheus: Creating Application Objects Efficiently for Heterogeneous Computing.": {"year": "2016", "citation": 73, "citation_until": 2023}, "LaPerm: Locality Aware Scheduler for Dynamic Parallelism on GPUs.": {"year": "2016", "citation": 61, "citation_until": 2023}, "Accelerating Markov Random Field Inference Using Molecular Optical Gibbs Sampling Units.": {"year": "2016", "citation": 22, "citation_until": 2023}, "Peak Efficiency Aware Scheduling for Highly Energy Proportional Servers.": {"year": "2016", "citation": 40, "citation_until": 2023}, "Dynamo: Facebook&apos;s Data Center-Wide Power Management System.": {"year": "2016", "citation": 0, "citation_until": 2023}, "Warped-Slicer: Efficient Intra-SM Slicing through Dynamic Resource Partitioning for GPU Multiprogramming.": {"year": "2016", "citation": 120, "citation_until": 2023}, "Opportunistic Competition Overhead Reduction for Expediting Critical Section in NoC Based CMPs.": {"year": "2016", "citation": 13, "citation_until": 2023}, "Virtual Thread: Maximizing Thread-Level Parallelism beyond GPU Scheduling Limit.": {"year": "2016", "citation": 0, "citation_until": 2023}, "Treadmill: Attributing the Source of Tail Latency through Precise Load Testing and Statistical Inference.": {"year": "2016", "citation": 90, "citation_until": 2023}, "Mellow Writes: Extending Lifetime in Resistive Memories through Selective Slow Write Backs.": {"year": "2016", "citation": 97, "citation_until": 2023}, "CASH: Supporting IaaS Customers with a Sub-core Configurable Architecture.": {"year": "2016", "citation": 41, "citation_until": 2023}, "MITTS: Memory Inter-arrival Time Traffic Shaping.": {"year": "2016", "citation": 55, "citation_until": 2023}, "43rd ACM/IEEE Annual International Symposium on Computer Architecture, ISCA 2016, Seoul, South Korea, June 18-22, 2016": {"year": "2016", "citation": 16, "citation_until": 2023}, "A scalable processing-in-memory accelerator for parallel graph processing.": {"year": "2015", "citation": 857, "citation_until": 2023}, "PIM-enabled instructions: a low-overhead, locality-aware processing-in-memory architecture.": {"year": "2015", "citation": 522, "citation_until": 2023}, "Data reorganization in memory using 3D-stacked DRAM.": {"year": "2015", "citation": 221, "citation_until": 2023}, "Coherence protocol for transparent management of scratchpad memories in shared memory manycore architectures.": {"year": "2015", "citation": 41, "citation_until": 2023}, "LaZy superscalar.": {"year": "2015", "citation": 4, "citation_until": 2023}, "Flexible auto-refresh: enabling scalable and energy-efficient DRAM refresh reductions.": {"year": "2015", "citation": 119, "citation_until": 2023}, "FASE: finding amplitude-modulated side-channel emanations.": {"year": "2015", "citation": 65, "citation_until": 2023}, "The load slice core microarchitecture.": {"year": "2015", "citation": 56, "citation_until": 2023}, "Accelerating asynchronous programs through event sneak peek.": {"year": "2015", "citation": 31, "citation_until": 2023}, "Multiple clone row DRAM: a low latency and area optimized DRAM.": {"year": "2015", "citation": 59, "citation_until": 2023}, "BEAR: techniques for mitigating bandwidth bloat in gigascale DRAM caches.": {"year": "2015", "citation": 88, "citation_until": 2023}, "Manycore network interfaces for in-memory rack-scale computing.": {"year": "2015", "citation": 45, "citation_until": 2023}, "SLIP: reducing wire energy in the memory hierarchy.": {"year": "2015", "citation": 28, "citation_until": 2023}, "ShiDianNao: shifting vision processing closer to the sensor.": {"year": "2015", "citation": 1044, "citation_until": 2023}, "DjiNN and Tonic: DNN as a service and its implications for future warehouse scale computers.": {"year": "2015", "citation": 186, "citation_until": 2023}, "Efficient execution of memory access phases using dataflow specialization.": {"year": "2015", "citation": 37, "citation_until": 2023}, "Unified address translation for memory-mapped SSDs with FlashMap.": {"year": "2015", "citation": 67, "citation_until": 2023}, "BlueDBM: an appliance for big data analytics.": {"year": "2015", "citation": 217, "citation_until": 2023}, "Profiling a warehouse-scale computer.": {"year": "2015", "citation": 430, "citation_until": 2023}, "Redundant memory mappings for fast access to large memories.": {"year": "2015", "citation": 158, "citation_until": 2023}, "Rumba: an online quality management system for approximate computing.": {"year": "2015", "citation": 174, "citation_until": 2023}, "Stash: have your scratchpad and cache it too.": {"year": "2015", "citation": 88, "citation_until": 2023}, "Fusion: design tradeoffs in coherent cache hierarchies for accelerators.": {"year": "2015", "citation": 42, "citation_until": 2023}, "CAWA: coordinated warp scheduling and cache prioritization for critical warp acceleration of GPGPU workloads.": {"year": "2015", "citation": 103, "citation_until": 2023}, "A fully associative, tagless DRAM cache.": {"year": "2015", "citation": 119, "citation_until": 2023}, "Warped-compression: enabling power efficient GPUs through register compression.": {"year": "2015", "citation": 127, "citation_until": 2023}, "Towards sustainable in-situ server systems in the big data era.": {"year": "2015", "citation": 67, "citation_until": 2023}, "Architecting to achieve a billion requests per second throughput on a single key-value store server platform.": {"year": "2015", "citation": 156, "citation_until": 2023}, "Reducing world switches in virtualized environment with flexible cross-world calls.": {"year": "2015", "citation": 32, "citation_until": 2023}, "MiSAR: minimalistic synchronization accelerator with resource overflow management.": {"year": "2015", "citation": 23, "citation_until": 2023}, "DynaSpAM: dynamic spatial architecture mapping using out of order instruction schedules.": {"year": "2015", "citation": 34, "citation_until": 2023}, "HEB: deploying and managing hybrid energy buffers for improving datacenter efficiency and economy.": {"year": "2015", "citation": 69, "citation_until": 2023}, "Heracles: improving resource efficiency at scale.": {"year": "2015", "citation": 533, "citation_until": 2023}, "SHRINK: reducing the ISA complexity via instruction recycling.": {"year": "2015", "citation": 21, "citation_until": 2023}, "ArMOR: defending against memory consistency model mismatches in heterogeneous architectures.": {"year": "2015", "citation": 46, "citation_until": 2023}, "Branch vanguard: decomposing branch functionality into prediction and resolution instructions.": {"year": "2015", "citation": 15, "citation_until": 2023}, "VIP: virtualizing IP chains on handheld platforms.": {"year": "2015", "citation": 37, "citation_until": 2023}, "Quantitative comparison of hardware transactional memory for Blue Gene/Q, zEnterprise EC12, Intel Core, and POWER8.": {"year": "2015", "citation": 122, "citation_until": 2023}, "FaultHound: value-locality-based soft-fault tolerance.": {"year": "2015", "citation": 9, "citation_until": 2023}, "Exploring the potential of heterogeneous von neumann/dataflow execution models.": {"year": "2015", "citation": 77, "citation_until": 2023}, "COP: to compress and protect main memory.": {"year": "2015", "citation": 52, "citation_until": 2023}, "MBus: an ultra-low power interconnect bus for next generation nanopower systems.": {"year": "2015", "citation": 24, "citation_until": 2023}, "Harmonia: balancing compute and memory power in high-performance GPUs.": {"year": "2015", "citation": 71, "citation_until": 2023}, "Semantic locality and context-based prefetching using reinforcement learning.": {"year": "2015", "citation": 89, "citation_until": 2023}, "Cost-effective speculative scheduling in high performance processors.": {"year": "2015", "citation": 17, "citation_until": 2023}, "Probable cause: the deanonymizing effects of approximate DRAM.": {"year": "2015", "citation": 41, "citation_until": 2023}, "A variable warp size architecture.": {"year": "2015", "citation": 58, "citation_until": 2023}, "Callback: efficient synchronization without invalidation with a directory just for spin-waiting.": {"year": "2015", "citation": 29, "citation_until": 2023}, "Clean: a race detector with cleaner semantics.": {"year": "2015", "citation": 19, "citation_until": 2023}, "Page overlays: an enhanced virtual memory framework to enable fine-grained memory management.": {"year": "2015", "citation": 53, "citation_until": 2023}, "Thermal time shifting: leveraging phase change materials to reduce cooling costs in warehouse-scale computers.": {"year": "2015", "citation": 52, "citation_until": 2023}, "Flexible software profiling of GPU architectures.": {"year": "2015", "citation": 121, "citation_until": 2023}, "A case for core-assisted bottleneck acceleration in GPUs: enabling flexible data compression with assist warps.": {"year": "2015", "citation": 121, "citation_until": 2023}, "Dynamic thread block launch: a lightweight execution mechanism to support irregular applications on GPUs.": {"year": "2015", "citation": 79, "citation_until": 2023}, "Computer performance microscopy with Shim.": {"year": "2015", "citation": 25, "citation_until": 2023}, "PrORAM: dynamic prefetcher for oblivious RAM.": {"year": "2015", "citation": 48, "citation_until": 2023}, "CloudMonatt: an architecture for security health monitoring and attestation of virtual machines in cloud computing.": {"year": "2015", "citation": 56, "citation_until": 2023}, "Hi-fi playback: tolerating position errors in shift operations of racetrack memory.": {"year": "2015", "citation": 87, "citation_until": 2023}, "Proceedings of the 42nd Annual International Symposium on Computer Architecture, Portland, OR, USA, June 13-17, 2015": {"year": "2015", "citation": 1044, "citation_until": 2023}, "General-purpose code acceleration with limited-precision analog computation.": {"year": "2014", "citation": 228, "citation_until": 2023}, "SC2: A statistical compression cache scheme.": {"year": "2014", "citation": 134, "citation_until": 2023}, "Eliminating redundant fragment shader executions on a mobile GPU via hardware memoization.": {"year": "2014", "citation": 73, "citation_until": 2023}, "SynFull: Synthetic traffic models capturing cache coherent behaviour.": {"year": "2014", "citation": 139, "citation_until": 2023}, "HELIX-RC: An architecture-compiler co-design for automatic parallelization of irregular programs.": {"year": "2014", "citation": 69, "citation_until": 2023}, "ArchRanker: A ranking approach to design space exploration.": {"year": "2014", "citation": 39, "citation_until": 2023}, "Increasing off-chip bandwidth in multi-core processors with switchable pins.": {"year": "2014", "citation": 16, "citation_until": 2023}, "MemGuard: A low cost and energy efficient design to support and enhance memory system reliability.": {"year": "2014", "citation": 20, "citation_until": 2023}, "Improving the energy efficiency of Big Cores.": {"year": "2014", "citation": 32, "citation_until": 2023}, "SCORPIO: A 36-core research chip demonstrating snoopy coherence on a scalable mesh NoC with in-network ordering.": {"year": "2014", "citation": 157, "citation_until": 2023}, "GangES: Gang error simulation for hardware resiliency evaluation.": {"year": "2014", "citation": 69, "citation_until": 2023}, "Replay debugging: Leveraging record and replay for program debugging.": {"year": "2014", "citation": 26, "citation_until": 2023}, "Reducing access latency of MLC PCMs through line striping.": {"year": "2014", "citation": 42, "citation_until": 2023}, "A low power and reliable charge pump design for Phase Change Memories.": {"year": "2014", "citation": 33, "citation_until": 2023}, "HIOS: A host interface I/O scheduler for Solid State Disks.": {"year": "2014", "citation": 101, "citation_until": 2023}, "Flipping bits in memory without accessing them: An experimental study of DRAM disturbance errors.": {"year": "2014", "citation": 1145, "citation_until": 2023}, "SleepScale: Runtime joint speed scaling and sleep states management for power efficient data centers.": {"year": "2014", "citation": 73, "citation_until": 2023}, "Optimizing virtual machine consolidation performance on NUMA server architecture for cloud workloads.": {"year": "2014", "citation": 74, "citation_until": 2023}, "Going vertical in memory management: Handling multiplicity by multi-policy.": {"year": "2014", "citation": 50, "citation_until": 2023}, "Towards energy proportionality for large-scale latency-critical workloads.": {"year": "2014", "citation": 348, "citation_until": 2023}, "Race Logic: A hardware acceleration for dynamic programming algorithms.": {"year": "2014", "citation": 101, "citation_until": 2023}, "Row-buffer decoupling: A case for low-latency DRAM microarchitecture.": {"year": "2014", "citation": 35, "citation_until": 2023}, "Fine-grain task aggregation and coordination on GPUs.": {"year": "2014", "citation": 52, "citation_until": 2023}, "Memory persistency.": {"year": "2014", "citation": 393, "citation_until": 2023}, "EOLE: Paving the way for an effective implementation of value prediction.": {"year": "2014", "citation": 56, "citation_until": 2023}, "A reconfigurable fabric for accelerating large-scale datacenter services.": {"year": "2014", "citation": 1372, "citation_until": 2023}, "Pacifier: Record and replay for relaxed-consistency multiprocessors with distributed directory protocol.": {"year": "2014", "citation": 5, "citation_until": 2023}, "OmniOrder: Directory-based conflict serialization of transactions.": {"year": "2014", "citation": 26, "citation_until": 2023}, "Navigating the cache hierarchy with a single lookup.": {"year": "2014", "citation": 23, "citation_until": 2023}, "The Dirty-Block Index.": {"year": "2014", "citation": 85, "citation_until": 2023}, "Aladdin: A pre-RTL, power-performance accelerator simulator enabling large design space exploration of customized architectures.": {"year": "2014", "citation": 336, "citation_until": 2023}, "Efficient digital neurons for large scale cortical architectures.": {"year": "2014", "citation": 13, "citation_until": 2023}, "An examination of the architecture and system-level tradeoffs of employing steep slope devices in 3D CMPs.": {"year": "2014", "citation": 22, "citation_until": 2023}, "Enabling preemptive multiprogramming on GPUs.": {"year": "2014", "citation": 234, "citation_until": 2023}, "Unifying on-chip and inter-node switching within the Anton 2 network.": {"year": "2014", "citation": 44, "citation_until": 2023}, "Avoiding core&apos;s DUE &amp; SDC via acoustic wave detectors and tailored error containment and recovery.": {"year": "2014", "citation": 0, "citation_until": 2023}, "Harnessing ISA diversity: Design of a heterogeneous-ISA chip multiprocessor.": {"year": "2014", "citation": 0, "citation_until": 2023}, "STAG: Spintronic-Tape Architecture for GPGPU cache hierarchies.": {"year": "2014", "citation": 86, "citation_until": 2023}, "CODOMs: Protecting software with Code-centric memory Domains.": {"year": "2014", "citation": 71, "citation_until": 2023}, "Single-graph multiple flows: Energy efficient design alternative for GPGPUs.": {"year": "2014", "citation": 81, "citation_until": 2023}, "Fractal++: Closing the performance gap between fractal and conventional coherence.": {"year": "2014", "citation": 8, "citation_until": 2023}, "Real-world design and evaluation of compiler-managed GPU redundant multithreading.": {"year": "2014", "citation": 88, "citation_until": 2023}, "The CHERI capability model: Revisiting RISC in an age of risk.": {"year": "2014", "citation": 310, "citation_until": 2023}, "Half-DRAM: A high-bandwidth and low-power DRAM architecture from the rethinking of fine-grained activation.": {"year": "2014", "citation": 141, "citation_until": 2023}, "Architecture implications of pads as a scarce resource.": {"year": "2014", "citation": 78, "citation_until": 2023}, "WebCore: Architectural support for mobile Web browsing.": {"year": "2014", "citation": 76, "citation_until": 2023}, "ACM/IEEE 41st International Symposium on Computer Architecture, ISCA 2014, Minneapolis, MN, USA, June 14-18, 2014": {"year": "2014", "citation": 4, "citation_until": 2023}, "Memory Model = Instruction Reordering + Store Atomicity.": {"year": "2006", "citation": 66, "citation_until": 2023}, "Program Demultiplexing: Data-flow based Speculative Parallelization of Methods in Sequential Programs.": {"year": "2006", "citation": 88, "citation_until": 2023}, "A Scalable Architecture For High-Throughput Regular-Expression Pattern Matching.": {"year": "2006", "citation": 438, "citation_until": 2023}, "Bulk Disambiguation of Speculative Threads in Multiprocessors.": {"year": "2006", "citation": 421, "citation_until": 2023}, "Cooperative Caching for Chip Multiprocessors.": {"year": "2006", "citation": 573, "citation_until": 2023}, "Interconnect-Aware Coherence Protocols for Chip Multiprocessors.": {"year": "2006", "citation": 161, "citation_until": 2023}, "Learning-Based SMT Processor Resource Distribution via Hill-Climbing.": {"year": "2006", "citation": 165, "citation_until": 2023}, "Tolerating Dependences Between Large Speculative Threads Via Sub-Threads.": {"year": "2006", "citation": 42, "citation_until": 2023}, "Techniques for Multicore Thermal Management: Classification and New Exploration.": {"year": "2006", "citation": 678, "citation_until": 2023}, "The End of Scaling? Revolutions in Technology and Microarchitecture as We Pass the 90 Nanometer Node.": {"year": "2006", "citation": 6, "citation_until": 2023}, "Slackened Memory Dependence Enforcement: Combining Opportunistic Forwarding with Decoupled Verification.": {"year": "2006", "citation": 27, "citation_until": 2023}, "Multiple Instruction Stream Processor.": {"year": "2006", "citation": 48, "citation_until": 2023}, "Chisel: A Storage-efficient, Collision-free Hash-based Network Processing Architecture.": {"year": "2006", "citation": 84, "citation_until": 2023}, "The Future of Virtualization Technology.": {"year": "2006", "citation": 18, "citation_until": 2023}, "Reducing Startup Time in Co-Designed Virtual Machines.": {"year": "2006", "citation": 49, "citation_until": 2023}, "Interconnection Networks for Scalable Quantum Computers.": {"year": "2006", "citation": 45, "citation_until": 2023}, "A Gracefully Degrading and Energy-Efficient Modular Router Architecture for On-Chip Networks.": {"year": "2006", "citation": 303, "citation_until": 2023}, "Design and Management of 3D Chip Multiprocessors Using Network-in-Memory.": {"year": "2006", "citation": 546, "citation_until": 2023}, "SODA: A Low-power Architecture For Software Radio.": {"year": "2006", "citation": 323, "citation_until": 2023}, "Architectural Semantics for Practical Transactional Memory.": {"year": "2006", "citation": 298, "citation_until": 2023}, "Distributed Arithmetic on a Quantum Multicomputer.": {"year": "2006", "citation": 33, "citation_until": 2023}, "Computer Architecture Research and Future Microprocessors: Where Do We Go from Here?": {"year": "2006", "citation": 0, "citation_until": 2023}, "Conditional Memory Ordering.": {"year": "2006", "citation": 37, "citation_until": 2023}, "A Case for MLP-Aware Cache Replacement.": {"year": "2006", "citation": 403, "citation_until": 2023}, "Ensemble-level Power Management for Dense Blade Servers.": {"year": "2006", "citation": 502, "citation_until": 2023}, "The BlackWidow High-Radix Clos Network.": {"year": "2006", "citation": 314, "citation_until": 2023}, "An Integrated Framework for Dependable and Revivable Architectures Using Multicore Processors.": {"year": "2006", "citation": 69, "citation_until": 2023}, "Spatial Memory Streaming.": {"year": "2006", "citation": 326, "citation_until": 2023}, "Flexible Snooping: Adaptive Forwarding and Filtering of Snoops in Embedded-Ring Multiprocessors.": {"year": "2006", "citation": 66, "citation_until": 2023}, "Area-Performance Trade-offs in Tiled Dataflow Architectures.": {"year": "2006", "citation": 46, "citation_until": 2023}, "Quantum Memory Hierarchies: Efficient Designs to Match Available Parallelism in Quantum Computing.": {"year": "2006", "citation": 75, "citation_until": 2023}, "Message from the General Chair.": {"year": "2006", "citation": 3, "citation_until": 2023}, "Message from the Program Chair.": {"year": "2006", "citation": 0, "citation_until": 2023}, "Reviewers.": {"year": "2006", "citation": 94, "citation_until": 2023}, "SIGARCH Guidelines.": {"year": "2006", "citation": 0, "citation_until": 2023}, "Improving Cost, Performance, and Security of Memory Encryption and Authentication.": {"year": "2006", "citation": 311, "citation_until": 2023}, "TRAP-Array: A Disk Array Architecture Providing Timely Recovery to Any Point-in-time.": {"year": "2006", "citation": 147, "citation_until": 2023}, "Balanced Cache: Reducing Conflict Misses of Direct-Mapped Caches.": {"year": "2006", "citation": 70, "citation_until": 2023}, "33rd International Symposium on Computer Architecture (ISCA 2006), June 17-21, 2006, Boston, MA, USA": {"year": "2006", "citation": 0, "citation_until": 2023}, "Mitigating Amdahl&apos;s Law through EPI Throttling.": {"year": "2005", "citation": 0, "citation_until": 2023}, "A Tree Based Router Search Engine Architecture with Single Port Memories.": {"year": "2005", "citation": 115, "citation_until": 2023}, "The Impact of Performance Asymmetry in Emerging Multicore Architectures.": {"year": "2005", "citation": 372, "citation_until": 2023}, "An Evaluation Framework and Instruction Set Architecture for Ion-Trap Based Quantum Micro-Architectures.": {"year": "2005", "citation": 84, "citation_until": 2023}, "Computing Architectural Vulnerability Factors for Address-Based Structures.": {"year": "2005", "citation": 289, "citation_until": 2023}, "Improving Multiprocessor Performance with Coarse-Grain Coherence Tracking.": {"year": "2005", "citation": 157, "citation_until": 2023}, "Optimizing Replication, Communication, and Capacity Allocation in CMPs.": {"year": "2005", "citation": 413, "citation_until": 2023}, "An Architecture Framework for Transparent Instruction Set Customization in Embedded Processors.": {"year": "2005", "citation": 211, "citation_until": 2023}, "Scalable Load and Store Processing in Latency Tolerant Processors.": {"year": "2005", "citation": 85, "citation_until": 2023}, "Opportunistic Transient-Fault Detection.": {"year": "2005", "citation": 185, "citation_until": 2023}, "Deconstructing Commodity Storage Clusters.": {"year": "2005", "citation": 71, "citation_until": 2023}, "Disk Drive Roadmap from the Thermal Perspective: A Case for Dynamic Thermal Management.": {"year": "2005", "citation": 88, "citation_until": 2023}, "An Ultra Low Power System Architecture for Sensor Network Applications.": {"year": "2005", "citation": 226, "citation_until": 2023}, "Improving Program Efficiency by Packing Instructions into Registers.": {"year": "2005", "citation": 44, "citation_until": 2023}, "Direct Cache Access for High Bandwidth Network I/O.": {"year": "2005", "citation": 222, "citation_until": 2023}, "Piecewise Linear Branch Prediction.": {"year": "2005", "citation": 136, "citation_until": 2023}, "Microarchitecture of a High-Radix Router.": {"year": "2005", "citation": 317, "citation_until": 2023}, "Interconnections in Multi-Core Architectures: Understanding Mechanisms, Overheads and Scaling.": {"year": "2005", "citation": 642, "citation_until": 2023}, "An Integrated Memory Array Processor Architecture for Embedded Image Recognition Systems.": {"year": "2005", "citation": 70, "citation_until": 2023}, "Architecture for Protecting Critical Secrets in Microprocessors.": {"year": "2005", "citation": 302, "citation_until": 2023}, "Dynamic Verification of Sequential Consistency.": {"year": "2005", "citation": 45, "citation_until": 2023}, "RegionScout: Exploiting Coarse Grain Sharing in Snoop-Based Coherence.": {"year": "2005", "citation": 233, "citation_until": 2023}, "Techniques for Efficient Processing in Runahead Execution Engines.": {"year": "2005", "citation": 129, "citation_until": 2023}, "BugNet: Continuously Recording Program Execution for Deterministic Replay Debugging.": {"year": "2005", "citation": 433, "citation_until": 2023}, "Energy Optimization of Subthreshold-Voltage Sensor Network Processors.": {"year": "2005", "citation": 124, "citation_until": 2023}, "Energy-Effectiveness of Pre-Execution and Energy-Aware P-Thread Selection.": {"year": "2005", "citation": 7, "citation_until": 2023}, "The V-Way Cache: Demand Based Associativity via Global Replacement.": {"year": "2005", "citation": 307, "citation_until": 2023}, "Virtualizing Transactional Memory.": {"year": "2005", "citation": 575, "citation_until": 2023}, "Design and Evaluation of Hybrid Fault-Detection Systems.": {"year": "2005", "citation": 237, "citation_until": 2023}, "Store Vulnerability Window (SVW): Re-Execution Filtering for Enhanced Load Optimization.": {"year": "2005", "citation": 110, "citation_until": 2023}, "Rescue: A Microarchitecture for Testability and Defect Tolerance.": {"year": "2005", "citation": 97, "citation_until": 2023}, "Near-Optimal Worst-Case Throughput Routing for Two-Dimensional Mesh Networks.": {"year": "2005", "citation": 270, "citation_until": 2023}, "Analysis of the O-GEometric History Length Branch Predictor.": {"year": "2005", "citation": 162, "citation_until": 2023}, "High Efficiency Counter Mode Security Architecture via Prediction and Precomputation.": {"year": "2005", "citation": 161, "citation_until": 2023}, "Adaptive Mechanisms and Policies for Managing Cache Hierarchies in Chip Multiprocessors.": {"year": "2005", "citation": 115, "citation_until": 2023}, "Exploiting Structural Duplication for Lifetime Reliability Enhancement.": {"year": "2005", "citation": 288, "citation_until": 2023}, "Design and Implementation of the AEGIS Single-Chip Secure Processor Using Physical Random Functions.": {"year": "2005", "citation": 316, "citation_until": 2023}, "Increased Scalability and Power Efficiency by Using Multiple Speed Pipelines.": {"year": "2005", "citation": 9, "citation_until": 2023}, "A High Throughput String Matching Architecture for Intrusion Detection and Prevention.": {"year": "2005", "citation": 433, "citation_until": 2023}, "Store Buffer Design in First-Level Multibanked Data Caches.": {"year": "2005", "citation": 50, "citation_until": 2023}, "Temporal Streaming of Shared Memory.": {"year": "2005", "citation": 191, "citation_until": 2023}, "A Robust Main-Memory Compression Scheme.": {"year": "2005", "citation": 253, "citation_until": 2023}, "Continuous Optimization.": {"year": "2005", "citation": 400, "citation_until": 2023}, "RENO - A Rename-Based Instruction Optimizer.": {"year": "2005", "citation": 68, "citation_until": 2023}, "Victim Replication: Maximizing Capacity while Hiding Wire Delay in Tiled Chip Multiprocessors.": {"year": "2005", "citation": 499, "citation_until": 2023}, "32st International Symposium on Computer Architecture (ISCA 2005), 4-8 June 2005, Madison, Wisconsin, USA": {"year": "2005", "citation": 198, "citation_until": 2023}, "Evaluating the Imagine Stream Architecture.": {"year": "2004", "citation": 194, "citation_until": 2023}, "Adaptive Cache Compression for High-Performance Processors.": {"year": "2004", "citation": 416, "citation_until": 2023}, "X-RAY: A Non-Invasive Exclusive Caching Mechanism for RAIDs.": {"year": "2004", "citation": 82, "citation_until": 2023}, "Use-Based Register Caching with Decoupled Indexing.": {"year": "2004", "citation": 62, "citation_until": 2023}, "Memory Ordering: A Value-Based Approach.": {"year": "2004", "citation": 111, "citation_until": 2023}, "SMTp: An Architecture for Next-generation Scalable Multi-threading.": {"year": "2004", "citation": 30, "citation_until": 2023}, "Microarchitecture Optimizations for Exploiting Memory-Level Parallelism.": {"year": "2004", "citation": 281, "citation_until": 2023}, "Control Flow Modeling in Statistical Simulation for Accurate and Efficient Processor Design Studies.": {"year": "2004", "citation": 159, "citation_until": 2023}, "Prophet/Critic Hybrid Branch Prediction.": {"year": "2004", "citation": 48, "citation_until": 2023}, "A Content Aware Integer Register File Organization.": {"year": "2004", "citation": 75, "citation_until": 2023}, "Transactional Memory Coherence and Consistency.": {"year": "2004", "citation": 1024, "citation_until": 2023}, "TSOtool: A Program for Verifying Memory Systems Using the Memory Consistency Model.": {"year": "2004", "citation": 184, "citation_until": 2023}, "A Formal Approach to Frequent Energy Adaptations for Multimedia Applications.": {"year": "2004", "citation": 45, "citation_until": 2023}, "Extended Split-Issue: Enabling Flexibility in the Hardware Implementation of NUAL VLIW DSPs.": {"year": "2004", "citation": 17, "citation_until": 2023}, "A First-Order Superscalar Processor Model.": {"year": "2004", "citation": 377, "citation_until": 2023}, "The Vector-Thread Architecture.": {"year": "2004", "citation": 251, "citation_until": 2023}, "Single-ISA Heterogeneous Multi-Core Architectures for Multithreaded Workload Performance.": {"year": "2004", "citation": 853, "citation_until": 2023}, "Physical Register Inlining.": {"year": "2004", "citation": 116, "citation_until": 2023}, "Low-Latency Virtual-Channel Routers for On-Chip Networks.": {"year": "2004", "citation": 660, "citation_until": 2023}, "Synchroscalar: A Multiple Clock Domain, Power-Aware, Tile-Based Embedded Processor.": {"year": "2004", "citation": 75, "citation_until": 2023}, "A Complexity-Effective Approach to ALU Bandwidth Enhancement for Instruction-Level Temporal Redundancy.": {"year": "2004", "citation": 71, "citation_until": 2023}, "Exploiting Resonant Behavior to Reduce Inductive Noise.": {"year": "2004", "citation": 69, "citation_until": 2023}, "Immunet: A Cheap and Robust Fault-Tolerant Packet Routing Mechanism.": {"year": "2004", "citation": 123, "citation_until": 2023}, "Power Awareness through Selective Dynamically Optimized Traces.": {"year": "2004", "citation": 61, "citation_until": 2023}, "Field-testing IMPACT EPIC research results in Itanium 2.": {"year": "2004", "citation": 33, "citation_until": 2023}, "The Case for Lifetime Reliability-Aware Microprocessors.": {"year": "2004", "citation": 556, "citation_until": 2023}, "Evaluation of the Raw Microprocessor: An Exposed-Wire-Delay Architecture for ILP and Streams.": {"year": "2004", "citation": 635, "citation_until": 2023}, "Wire Delay is Not a Problem for SMT (In the Near Future).": {"year": "2004", "citation": 27, "citation_until": 2023}, "Techniques to Reduce the Soft Error Rate of a High-Performance Microprocessor.": {"year": "2004", "citation": 377, "citation_until": 2023}, "From Sequences of Dependent Instructions to Functions: An Approach for Improving Performance without ILP or Speculation.": {"year": "2004", "citation": 59, "citation_until": 2023}, "iWatcher: Efficient Architectural Support for Software Debugging.": {"year": "2004", "citation": 189, "citation_until": 2023}, "31st International Symposium on Computer Architecture (ISCA 2004), 19-23 June 2004, Munich, Germany": {"year": "2004", "citation": 0, "citation_until": 2023}, "Virtual Simple Architecture (VISA): Exceeding the Complexity Limit in Safe Real-Time Systems.": {"year": "2003", "citation": 97, "citation_until": 2023}, "Dynamically Managing the Communication-Parallelism Trade-off in Future Clustered Processors.": {"year": "2003", "citation": 131, "citation_until": 2023}, "Improving Dynamic Cluster Assignment for Clustered Trace Cache Processors.": {"year": "2003", "citation": 42, "citation_until": 2023}, "Energy Efficient Co-Adaptive Instruction Fetch and Issue.": {"year": "2003", "citation": 114, "citation_until": 2023}, "The Jrpm System for Dynamically Parallelizing Java Programs.": {"year": "2003", "citation": 192, "citation_until": 2023}, "MisSPECulation: Partial and Misleading Use of SPEC CPU2000 in Computer Architecture Conferences.": {"year": "2003", "citation": 57, "citation_until": 2023}, "DISE: A Programmable Macro Engine for Customizing Applications.": {"year": "2003", "citation": 110, "citation_until": 2023}, "Performance Analysis of the Alpha 21364-BAsed HP GS1280 Multiprocessor.": {"year": "2003", "citation": 75, "citation_until": 2023}, "Cyclone: A Broadcast-Free Dynamic Instruction Scheduler with Selective Replay.": {"year": "2003", "citation": 112, "citation_until": 2023}, "Transient-Fault Recovery for Chip Multiprocessors.": {"year": "2003", "citation": 482, "citation_until": 2023}, "DRPM: Dynamic Speed Control for Power Mangagement in Server Class Disks.": {"year": "2003", "citation": 547, "citation_until": 2023}, "Efficient Use of Memory Bandwidth to Improve Network Processor Throughput.": {"year": "2003", "citation": 66, "citation_until": 2023}, "Positional Adaptation of Processors: Application to Energy Reduction.": {"year": "2003", "citation": 256, "citation_until": 2023}, "Half-Price Architecture.": {"year": "2003", "citation": 101, "citation_until": 2023}, "Overcoming the Limitations of Conventional Vector Processors.": {"year": "2003", "citation": 142, "citation_until": 2023}, "Profile-Based Dynamic Voltage and Frequency Scaling for a Multiple Clock Domain Microprocessor.": {"year": "2003", "citation": 214, "citation_until": 2023}, "Using Destination-Set Prediction to Improve the Latency/Bandwidth Tradeoff in Shared-Memory Multiprocessors.": {"year": "2003", "citation": 174, "citation_until": 2023}, "Token Coherence: Decoupling Performance and Correctness.": {"year": "2003", "citation": 383, "citation_until": 2023}, "Parallelism in the Front-End.": {"year": "2003", "citation": 27, "citation_until": 2023}, "Building Quantum Wires: The Long and the Short of It.": {"year": "2003", "citation": 95, "citation_until": 2023}, "Iimplicitly-Multithreaded Processors.": {"year": "2003", "citation": 0, "citation_until": 2023}, "Pipeline Damping: A Microarchitectural Technique to Reduce Inductive Noise in Supply Voltage.": {"year": "2003", "citation": 68, "citation_until": 2023}, "ReEnact: Using Thread-Level Speculation Mechanisms to Debug Data Races in Multithreaded Codes.": {"year": "2003", "citation": 188, "citation_until": 2023}, "Exploiting ILP, TLP and DLP with the Polymorphous TRIPS Architecture.": {"year": "2003", "citation": 729, "citation_until": 2023}, "Effective ahead Pipelining of Instruction Block Address Generation.": {"year": "2003", "citation": 57, "citation_until": 2023}, "Phase Tracking and Prediction.": {"year": "2003", "citation": 658, "citation_until": 2023}, "A Pipelined Memory Architecture for High Throughput Network Processors.": {"year": "2003", "citation": 89, "citation_until": 2023}, "GOAL: A Load-Balanced Adaptive Routing Algorithm for Torus Networks.": {"year": "2003", "citation": 218, "citation_until": 2023}, "Temperature-Aware Microarchitecture.": {"year": "2003", "citation": 1635, "citation_until": 2023}, "A Performance Analysis of PIM, Stream Processing, and Tiled Processing on Memory-Intensive Signal Processing Kernels.": {"year": "2003", "citation": 103, "citation_until": 2023}, "Improving Branch Prediction by Dynamic Dataflow-Based Identification of Correlated Branches from a Large Global History.": {"year": "2003", "citation": 70, "citation_until": 2023}, "Banked Multiported Register Files for High-Frequency Superscalar Microprocessors.": {"year": "2003", "citation": 190, "citation_until": 2023}, "Guided Region Prefetching: A Cooperative Hardware/Software Approach.": {"year": "2003", "citation": 175, "citation_until": 2023}, "SMARTS: Accelerating Microarchitecture Simulation via Rigorous Statistical Sampling.": {"year": "2003", "citation": 771, "citation_until": 2023}, "A &quot;Flight Data Recorder&quot; for Enabling Full-System Multiprocessor Deterministic Replay.": {"year": "2003", "citation": 0, "citation_until": 2023}, "A Highly-Configurable Cache Architecture for Embedded Systems.": {"year": "2003", "citation": 429, "citation_until": 2023}, "Detecting Global Stride Locality in Value Streams.": {"year": "2003", "citation": 60, "citation_until": 2023}, "30th International Symposium on Computer Architecture (ISCA 2003), 9-11 June 2003, San Diego, California, USA": {"year": "2003", "citation": 0, "citation_until": 2023}, "Queue Pair IP: A Hybrid Architecture for System Area Networks.": {"year": "2002", "citation": 78, "citation_until": 2023}, "Difficult-Path Branch Prediction Using Subordinate Microthreads.": {"year": "2002", "citation": 73, "citation_until": 2023}, "Managing Multi-Configuration Hardware via Dynamic Working Set Analysis.": {"year": "2002", "citation": 478, "citation_until": 2023}, "Efficient Dynamic Scheduling Through Tag Elimination.": {"year": "2002", "citation": 139, "citation_until": 2023}, "Tarantula: A Vector Extension to the Alpha Architecture.": {"year": "2002", "citation": 142, "citation_until": 2023}, "Slack: Maximizing Performance Under Technological Constraints.": {"year": "2002", "citation": 158, "citation_until": 2023}, "Drowsy Caches: Simple Techniques for Reducing Leakage Power.": {"year": "2002", "citation": 1215, "citation_until": 2023}, "The Optimum Pipeline Depth for a Microprocessor.": {"year": "2002", "citation": 222, "citation_until": 2023}, "Dynamic Fine-Grain Leakage Reduction Using Leakage-Biased Bitlines.": {"year": "2002", "citation": 184, "citation_until": 2023}, "The Optimal Logic Depth Per Pipeline Stage is 6 to 8 FO4 Inverter Delays.": {"year": "2002", "citation": 348, "citation_until": 2023}, "Timekeeping in the Memory System: Predicting and Optimizing Memory Behavior.": {"year": "2002", "citation": 211, "citation_until": 2023}, "Power and Performance Evaluation of Globally Asynchronous Locally Synchronous Processors.": {"year": "2002", "citation": 296, "citation_until": 2023}, "Going the Distance for TLB Prefetching: An Application-Driven Study.": {"year": "2002", "citation": 233, "citation_until": 2023}, "Implementing Optimizations at Decode Time.": {"year": "2002", "citation": 25, "citation_until": 2023}, "An Instruction Set and Microarchitecture for Instruction Level Distributed Processing.": {"year": "2002", "citation": 128, "citation_until": 2023}, "A Large, Fast Instruction Window for Tolerating Cache Misses.": {"year": "2002", "citation": 285, "citation_until": 2023}, "Avoiding Initialization Misses to the Heap.": {"year": "2002", "citation": 22, "citation_until": 2023}, "Detailed Design and Evaluation of Redundant Multithreading Alternatives.": {"year": "2002", "citation": 700, "citation_until": 2023}, "Speculative Dynamic Vectorization.": {"year": "2002", "citation": 58, "citation_until": 2023}, "ReVive: Cost-Effective Architectural Support for Rollback Recovery in Shared-Memory Multiprocessors.": {"year": "2002", "citation": 355, "citation_until": 2023}, "A Scalable Instruction Queue Design Using Dependence Chains.": {"year": "2002", "citation": 130, "citation_until": 2023}, "Design Tradeoffs for the Alpha EV8 Conditional Branch Predictor.": {"year": "2002", "citation": 267, "citation_until": 2023}, "Using a User-Level Memory Thread for Correlation Prefetching.": {"year": "2002", "citation": 227, "citation_until": 2023}, "SafetyNet: Improving the Availability of Shared Memory Multiprocessors with Global Checkpoint/Recovery.": {"year": "2002", "citation": 416, "citation_until": 2023}, "Increasing Processor Performance by Implementing Deeper Pipelines.": {"year": "2002", "citation": 333, "citation_until": 2023}, "Transient-Fault Recovery Using Simultaneous Multithreading.": {"year": "2002", "citation": 441, "citation_until": 2023}, "Experiences with VI Communication for Database Storage.": {"year": "2002", "citation": 76, "citation_until": 2023}, "29th International Symposium on Computer Architecture (ISCA 2002), 25-29 May 2002, Anchorage, AK, USA": {"year": "2002", "citation": 0, "citation_until": 2023}, "Data prefetching by dependence graph precomputation.": {"year": "2001", "citation": 0, "citation_until": 2023}, "Power and energy reduction via pipeline balancing.": {"year": "2001", "citation": 285, "citation_until": 2023}, "Dynamically allocating processor resources between nearby and distant ILP.": {"year": "2001", "citation": 103, "citation_until": 2023}, "Speculative precomputation: long-range prefetching of delinquent loads.": {"year": "2001", "citation": 488, "citation_until": 2023}, "Concurrency, latency, or system overhead: which has the largest impact on uniprocessor DRAM-system performance?.": {"year": "2001", "citation": 116, "citation_until": 2023}, "Measuring Experimental Error in Microprocessor Simulation.": {"year": "2001", "citation": 313, "citation_until": 2023}, "Focusing processor policies via critical-path prediction.": {"year": "2001", "citation": 353, "citation_until": 2023}, "Energy-effective issue logic.": {"year": "2001", "citation": 428, "citation_until": 2023}, "NanoFabrics: spatial computing using molecular electronics.": {"year": "2001", "citation": 513, "citation_until": 2023}, "Variability in the execution of multimedia applications and implications for architecture.": {"year": "2001", "citation": 128, "citation_until": 2023}, "Cache decay: exploiting generational behavior to reduce cache leakage power.": {"year": "2001", "citation": 1006, "citation_until": 2023}, "Dead-block prediction &amp; dead-block correlating prefetchers.": {"year": "2001", "citation": 463, "citation_until": 2023}, "A simple method for extracting models for protocol code.": {"year": "2001", "citation": 63, "citation_until": 2023}, "Tolerating memory latency through software-controlled pre-execution in simultaneous multithreading processors.": {"year": "2001", "citation": 368, "citation_until": 2023}, "Exploring and exploiting wire-level pipelining in emerging technologies.": {"year": "2001", "citation": 89, "citation_until": 2023}, "Removing architectural bottlenecks to the scalability of speculative parallelization.": {"year": "2001", "citation": 80, "citation_until": 2023}, "Code layout optimizations for transaction processing workloads.": {"year": "2001", "citation": 96, "citation_until": 2023}, "Rapid profiling via stratified sampling.": {"year": "2001", "citation": 66, "citation_until": 2023}, "Automated design of finite state machine predictors for customized processors.": {"year": "2001", "citation": 40, "citation_until": 2023}, "Locality vs. criticality.": {"year": "2001", "citation": 119, "citation_until": 2023}, "Better exploration of region-level value locality with integrated computation reuse and value prediction.": {"year": "2001", "citation": 54, "citation_until": 2023}, "CryptoManiac: a fast flexible architecture for secure communication.": {"year": "2001", "citation": 225, "citation_until": 2023}, "QoS provisioning in clusters: an investigation of Router and NIC design.": {"year": "2001", "citation": 50, "citation_until": 2023}, "Execution-based prediction using speculative slices.": {"year": "2001", "citation": 435, "citation_until": 2023}, "Proceedings of the 28th Annual International Symposium on Computer Architecture, ISCA 2001, G\u00f6teborg, Sweden, June 30-July 4, 2001": {"year": "2001", "citation": 13, "citation_until": 2023}, "Clock rate versus IPC: the end of the road for conventional microarchitectures.": {"year": "2000", "citation": 989, "citation_until": 2023}, "Piranha: a scalable architecture based on single-chip multiprocessing.": {"year": "2000", "citation": 772, "citation_until": 2023}, "Early load address resolution via register tracking.": {"year": "2000", "citation": 63, "citation_until": 2023}, "Wattch: a framework for architectural-level power analysis and optimizations.": {"year": "2000", "citation": 3831, "citation_until": 2023}, "Instruction path coprocessors.": {"year": "2000", "citation": 85, "citation_until": 2023}, "Architectural support for scalable speculative parallelization in shared-memory multiprocessors.": {"year": "2000", "citation": 281, "citation_until": 2023}, "Multiple-banked register file architectures.": {"year": "2000", "citation": 375, "citation_until": 2023}, "Performance analysis of the Alpha 21264-based Compaq ES40 system.": {"year": "2000", "citation": 40, "citation_until": 2023}, "Lx: a technology platform for customizable VLIW embedded processing.": {"year": "2000", "citation": 474, "citation_until": 2023}, "A fully associative software-managed cache design.": {"year": "2000", "citation": 270, "citation_until": 2023}, "Circuits for wide-window superscalar processors.": {"year": "2000", "citation": 73, "citation_until": 2023}, "Trace preconstruction.": {"year": "2000", "citation": 37, "citation_until": 2023}, "Selective, accurate, and timely self-invalidation using last-touch prediction.": {"year": "2000", "citation": 208, "citation_until": 2023}, "On the value locality of store instructions.": {"year": "2000", "citation": 170, "citation_until": 2023}, "Smart Memories: a modular reconfigurable architecture.": {"year": "2000", "citation": 580, "citation_until": 2023}, "An embedded DRAM architecture for large-scale spatial-lattice computations.": {"year": "2000", "citation": 33, "citation_until": 2023}, "A hardware mechanism for dynamic extraction and relayout of program hot spots.": {"year": "2000", "citation": 83, "citation_until": 2023}, "HLS: combining statistical and symbolic simulation to guide microprocessor designs.": {"year": "2000", "citation": 210, "citation_until": 2023}, "Allowing for ILP in an embedded Java processor.": {"year": "2000", "citation": 60, "citation_until": 2023}, "Completion time multiple branch prediction for enhancing trace cache performance.": {"year": "2000", "citation": 47, "citation_until": 2023}, "Reconfigurable caches and their application to media processing.": {"year": "2000", "citation": 390, "citation_until": 2023}, "Transient fault detection via simultaneous multithreading.": {"year": "2000", "citation": 870, "citation_until": 2023}, "Memory access scheduling.": {"year": "2000", "citation": 1297, "citation_until": 2023}, "Recency-based TLB preloading.": {"year": "2000", "citation": 168, "citation_until": 2023}, "Vector instruction set support for conditional operations.": {"year": "2000", "citation": 87, "citation_until": 2023}, "A scalable approach to thread-level speculation.": {"year": "2000", "citation": 524, "citation_until": 2023}, "Energy-driven integrated hardware-software optimizations using SimplePower.": {"year": "2000", "citation": 351, "citation_until": 2023}, "CHIMAERA: a high-performance architecture with a tightly-coupled reconfigurable functional unit.": {"year": "2000", "citation": 423, "citation_until": 2023}, "Understanding the backward slices of performance degrading instructions.": {"year": "2000", "citation": 157, "citation_until": 2023}, "27th International Symposium on Computer Architecture (ISCA 2000), June 10-14, 2000, Vancouver, BC, Canada": {"year": "2000", "citation": 35, "citation_until": 2023}, "STREX: boosting instruction cache reuse in OLTP workloads through stratified transaction execution.": {"year": "2013", "citation": 28, "citation_until": 2023}, "Zombie memory: extending memory lifetime by reviving dead blocks.": {"year": "2013", "citation": 70, "citation_until": 2023}, "Dynamic reduction of voltage margins by leveraging on-chip ECC in Itanium II processors.": {"year": "2013", "citation": 105, "citation_until": 2023}, "Efficient virtual memory for big memory servers.": {"year": "2013", "citation": 364, "citation_until": 2023}, "Continuous real-world inputs can open up alternative accelerator designs.": {"year": "2013", "citation": 89, "citation_until": 2023}, "Criticality stacks: identifying critical threads in parallel programs using synchronization behavior.": {"year": "2013", "citation": 98, "citation_until": 2023}, "Robust architectural support for transactional memory in the power architecture.": {"year": "2013", "citation": 155, "citation_until": 2023}, "QuickSAN: a storage area network for fast, distributed, solid state disks.": {"year": "2013", "citation": 71, "citation_until": 2023}, "Improving virtualization in the presence of software managed translation lookaside buffers.": {"year": "2013", "citation": 30, "citation_until": 2023}, "LINQits: big data on little clients.": {"year": "2013", "citation": 148, "citation_until": 2023}, "A hardware evaluation of cache partitioning to improve utilization and energy-efficiency while preserving responsiveness.": {"year": "2013", "citation": 153, "citation_until": 2023}, "Catnap: energy proportional multiple network-on-chip.": {"year": "2013", "citation": 188, "citation_until": 2023}, "On the feasibility of online malware detection with performance counters.": {"year": "2013", "citation": 485, "citation_until": 2023}, "Bit mapping for balanced PCM cell programming.": {"year": "2013", "citation": 50, "citation_until": 2023}, "WeeFence: toward making fences free in TSO.": {"year": "2013", "citation": 35, "citation_until": 2023}, "Deconfigurable microprocessor architectures for silicon debug acceleration.": {"year": "2013", "citation": 7, "citation_until": 2023}, "Improving memory scheduling via processor-side load criticality information.": {"year": "2013", "citation": 95, "citation_until": 2023}, "AC-DIMM: associative computing with STT-MRAM.": {"year": "2013", "citation": 168, "citation_until": 2023}, "Exploring memory consistency for massively-threaded throughput-oriented processors.": {"year": "2013", "citation": 56, "citation_until": 2023}, "Non-race concurrency bug detection through order-sensitive critical sections.": {"year": "2013", "citation": 10, "citation_until": 2023}, "Agile, efficient virtualization power management with low-latency server power states.": {"year": "2013", "citation": 61, "citation_until": 2023}, "Die-stacked DRAM caches for servers: hit ratio, latency, or bandwidth? have it all with footprint cache.": {"year": "2013", "citation": 255, "citation_until": 2023}, "An energy-efficient and scalable eDRAM-based register file architecture for GPGPU.": {"year": "2013", "citation": 85, "citation_until": 2023}, "Utility-based acceleration of multithreaded applications on asymmetric CMPs.": {"year": "2013", "citation": 117, "citation_until": 2023}, "Orchestrated scheduling and prefetching for GPGPUs.": {"year": "2013", "citation": 234, "citation_until": 2023}, "A new perspective for efficient virtual-cache coherence.": {"year": "2013", "citation": 75, "citation_until": 2023}, "Microarchitectural mechanisms to exploit value structure in SIMT architectures.": {"year": "2013", "citation": 40, "citation_until": 2023}, "Quantum rotations: a case study in static and dynamic machine-code generation for quantum computers.": {"year": "2013", "citation": 26, "citation_until": 2023}, "The locality-aware adaptive cache coherence protocol.": {"year": "2013", "citation": 61, "citation_until": 2023}, "GPUWattch: enabling energy optimizations in GPGPUs.": {"year": "2013", "citation": 693, "citation_until": 2023}, "Thin servers with smart pipes: designing SoC accelerators for memcached.": {"year": "2013", "citation": 275, "citation_until": 2023}, "An experimental study of data retention behavior in modern DRAM devices: implications for retention time profiling mechanisms.": {"year": "2013", "citation": 359, "citation_until": 2023}, "CPU transparent protection of OS kernel and hypervisor integrity with programmable DRAM.": {"year": "2013", "citation": 49, "citation_until": 2023}, "Whare-map: heterogeneity in &quot;homogeneous&quot; warehouse-scale computers.": {"year": "2013", "citation": 0, "citation_until": 2023}, "Understanding and mitigating refresh overheads in high-density DDR4 DRAM systems.": {"year": "2013", "citation": 129, "citation_until": 2023}, "DNA-based molecular architecture with spatially localized components.": {"year": "2013", "citation": 55, "citation_until": 2023}, "ArchShield: architectural framework for assisting DRAM scaling by tolerating high error rates.": {"year": "2013", "citation": 204, "citation_until": 2023}, "Triggered instructions: a control paradigm for spatially-programmed architectures.": {"year": "2013", "citation": 137, "citation_until": 2023}, "Cooperative boosting: needy versus greedy power management.": {"year": "2013", "citation": 68, "citation_until": 2023}, "Flicker: a dynamically adaptive architecture for power limited multicore systems.": {"year": "2013", "citation": 115, "citation_until": 2023}, "QuickRec: prototyping an intel architecture extension for record and replay of multithreaded programs.": {"year": "2013", "citation": 43, "citation_until": 2023}, "Convolution engine: balancing efficiency &amp; flexibility in specialized computing.": {"year": "2013", "citation": 302, "citation_until": 2023}, "Design space exploration and optimization of path oblivious RAM in secure processors.": {"year": "2013", "citation": 157, "citation_until": 2023}, "Maximizing SIMD resource utilization in GPGPUs with SIMD lane permutation.": {"year": "2013", "citation": 66, "citation_until": 2023}, "ZSim: fast and accurate microarchitectural simulation of thousand-core systems.": {"year": "2013", "citation": 612, "citation_until": 2023}, "Tri-level-cell phase change memory: toward an efficient and reliable memory system.": {"year": "2013", "citation": 100, "citation_until": 2023}, "Resilient die-stacked DRAM caches.": {"year": "2013", "citation": 67, "citation_until": 2023}, "Reducing memory access latency with asymmetric DRAM bank organizations.": {"year": "2013", "citation": 141, "citation_until": 2023}, "Secure I/O device sharing among virtual machines on multiple hosts.": {"year": "2013", "citation": 29, "citation_until": 2023}, "SIMD divergence optimization through intra-warp compaction.": {"year": "2013", "citation": 50, "citation_until": 2023}, "Virtualizing power distribution in datacenters.": {"year": "2013", "citation": 72, "citation_until": 2023}, "SurfNoC: a low latency and provably non-interfering approach to secure networks-on-chip.": {"year": "2013", "citation": 148, "citation_until": 2023}, "Navigating big data with high-throughput, energy-efficient data partitioning.": {"year": "2013", "citation": 127, "citation_until": 2023}, "Studying multicore processor scaling via reuse distance analysis.": {"year": "2013", "citation": 55, "citation_until": 2023}, "Bubble-flux: precise online QoS management for increased utilization in warehouse scale computers.": {"year": "2013", "citation": 425, "citation_until": 2023}, "Protozoa: adaptive granularity cache coherence.": {"year": "2013", "citation": 51, "citation_until": 2023}, "The 40th Annual International Symposium on Computer Architecture, ISCA&apos;13, Tel-Aviv, Israel, June 23-27, 2013": {"year": "2013", "citation": 0, "citation_until": 2023}, "Revisiting hardware-assisted page walks for virtualized systems.": {"year": "2012", "citation": 91, "citation_until": 2023}, "Boosting mobile GPU performance with a decoupled access/execute fragment processor.": {"year": "2012", "citation": 46, "citation_until": 2023}, "Staged memory scheduling: Achieving high performance and scalability in heterogeneous systems.": {"year": "2012", "citation": 302, "citation_until": 2023}, "Reducing memory reference energy with opportunistic virtual caching.": {"year": "2012", "citation": 97, "citation_until": 2023}, "PARDIS: A programmable memory controller for the DDRx interfacing standards.": {"year": "2012", "citation": 75, "citation_until": 2023}, "Simultaneous branch and warp interweaving for sustained GPU performance.": {"year": "2012", "citation": 131, "citation_until": 2023}, "The Yin and Yang of power and performance for asymmetric hardware and managed software.": {"year": "2012", "citation": 133, "citation_until": 2023}, "Enhancing effective throughput for transmission line-based bus.": {"year": "2012", "citation": 23, "citation_until": 2023}, "Buffer-on-board memory systems.": {"year": "2012", "citation": 67, "citation_until": 2023}, "Scheduling heterogeneous multi-cores through performance impact estimation (PIE).": {"year": "2012", "citation": 423, "citation_until": 2023}, "Side-channel vulnerability factor: A metric for measuring information leakage.": {"year": "2012", "citation": 158, "citation_until": 2023}, "RADISH: Always-on sound and complete race detection in software and hardware.": {"year": "2012", "citation": 73, "citation_until": 2023}, "Euripus: A flexible unified hardware memory checkpointing accelerator for bidirectional-debugging and reliability.": {"year": "2012", "citation": 11, "citation_until": 2023}, "Physically Addressed Queueing (PAQ): Improving parallelism in Solid State Disks.": {"year": "2012", "citation": 95, "citation_until": 2023}, "Harmony: Collection and analysis of parallel block vectors.": {"year": "2012", "citation": 45, "citation_until": 2023}, "Branch regulation: Low-overhead protection from code reuse attacks.": {"year": "2012", "citation": 127, "citation_until": 2023}, "A case for exploiting subarray-level parallelism (SALP) in DRAM.": {"year": "2012", "citation": 411, "citation_until": 2023}, "A case for random shortcut topologies for HPC interconnects.": {"year": "2012", "citation": 174, "citation_until": 2023}, "A micro-architectural analysis of switched photonic multi-chip interconnects.": {"year": "2012", "citation": 36, "citation_until": 2023}, "Managing distributed UPS energy for effective power capping in data centers.": {"year": "2012", "citation": 263, "citation_until": 2023}, "Lane decoupling for improving the timing-error resiliency of wide-SIMD architectures.": {"year": "2012", "citation": 45, "citation_until": 2023}, "iSwitch: Coordinating and optimizing renewable energy powered server clusters.": {"year": "2012", "citation": 153, "citation_until": 2023}, "RAIDR: Retention-aware intelligent DRAM refresh.": {"year": "2012", "citation": 612, "citation_until": 2023}, "Scale-out processors.": {"year": "2012", "citation": 259, "citation_until": 2023}, "Towards energy-proportional datacenter memory with mobile DRAM.": {"year": "2012", "citation": 335, "citation_until": 2023}, "Probabilistic Shared Cache Management (PriSM).": {"year": "2012", "citation": 121, "citation_until": 2023}, "BlockChop: Dynamic squash elimination for hybrid processor architecture.": {"year": "2012", "citation": 5, "citation_until": 2023}, "TimeWarp: Rethinking timekeeping and performance monitoring mechanisms to mitigate side-channel attacks.": {"year": "2012", "citation": 234, "citation_until": 2023}, "iGPU: Exception support and speculative execution on GPUs.": {"year": "2012", "citation": 90, "citation_until": 2023}, "VRSync: Characterizing and eliminating synchronization-induced voltage emergencies in many-core processors.": {"year": "2012", "citation": 76, "citation_until": 2023}, "Watchdog: Hardware for safe and secure manual memory management and full memory safety.": {"year": "2012", "citation": 135, "citation_until": 2023}, "A first-order mechanistic model for architectural vulnerability factor.": {"year": "2012", "citation": 54, "citation_until": 2023}, "Viper: Virtual pipelines for enhanced reliability.": {"year": "2012", "citation": 29, "citation_until": 2023}, "PreSET: Improving performance of phase change memories by exploiting asymmetry in write times.": {"year": "2012", "citation": 200, "citation_until": 2023}, "CAPRI: Prediction of compaction-adequacy for handling control-divergence in GPGPU architectures.": {"year": "2012", "citation": 79, "citation_until": 2023}, "Can traditional programming bridge the Ninja performance gap for parallel computing applications?": {"year": "2012", "citation": 145, "citation_until": 2023}, "FLEXclusion: Balancing cache capacity and on-chip bandwidth via Flexible Exclusion.": {"year": "2012", "citation": 51, "citation_until": 2023}, "End-to-end sequential consistency.": {"year": "2012", "citation": 111, "citation_until": 2023}, "A defect-tolerant accelerator for emerging high-performance applications.": {"year": "2012", "citation": 193, "citation_until": 2023}, "LOT-ECC: Localized and tiered reliability mechanisms for commodity memory systems.": {"year": "2012", "citation": 130, "citation_until": 2023}, "Setting an error detection infrastructure with low cost acoustic wave detectors.": {"year": "2012", "citation": 14, "citation_until": 2023}, "Inspection resistant memory: Architectural support for security from physical examination.": {"year": "2012", "citation": 30, "citation_until": 2023}, "Improving writeback efficiency with decoupled last-write prediction.": {"year": "2012", "citation": 45, "citation_until": 2023}, "Configurable fine-grain protection for multicore processor virtualization.": {"year": "2012", "citation": 7, "citation_until": 2023}, "Tolerating process variations in nanophotonic on-chip networks.": {"year": "2012", "citation": 69, "citation_until": 2023}, "BOOM: Enabling mobile memory based low-power server DIMMs.": {"year": "2012", "citation": 71, "citation_until": 2023}, "The dynamic granularity memory system.": {"year": "2012", "citation": 93, "citation_until": 2023}, "39th International Symposium on Computer Architecture (ISCA 2012), June 9-13, 2012, Portland, OR, USA": {"year": "2012", "citation": 3, "citation_until": 2023}, "Rebound: scalable checkpointing for coherent shared memory.": {"year": "2011", "citation": 35, "citation_until": 2023}, "FlexBulk: intelligently forming atomic blocks in blocked-execution multiprocessors to minimize squashes.": {"year": "2011", "citation": 9, "citation_until": 2023}, "Energy-efficient cache design using variable-strength error-correcting codes.": {"year": "2011", "citation": 211, "citation_until": 2023}, "SpecTLB: a mechanism for speculative address translation.": {"year": "2011", "citation": 147, "citation_until": 2023}, "The role of optics in future high radix switch design.": {"year": "2011", "citation": 103, "citation_until": 2023}, "Fighting fire with fire: modeling the datacenter-scale effects of targeted superlattice thermal management.": {"year": "2011", "citation": 56, "citation_until": 2023}, "A case for globally shared-medium on-chip interconnect.": {"year": "2011", "citation": 50, "citation_until": 2023}, "i-NVMM: a secure non-volatile main memory system with incremental encryption.": {"year": "2011", "citation": 166, "citation_until": 2023}, "FabScalar: composing synthesizable RTL designs of arbitrary cores within a canonical superscalar template.": {"year": "2011", "citation": 188, "citation_until": 2023}, "OUTRIDER: efficient memory latency tolerance with decoupled strands.": {"year": "2011", "citation": 42, "citation_until": 2023}, "Increasing the effectiveness of directory caches by deactivating coherence for private memory blocks.": {"year": "2011", "citation": 207, "citation_until": 2023}, "Rapid identification of architectural bottlenecks via precise event counting.": {"year": "2011", "citation": 84, "citation_until": 2023}, "Prefetch-aware shared resource management for multi-core systems.": {"year": "2011", "citation": 177, "citation_until": 2023}, "Dark silicon and the end of multicore scaling.": {"year": "2011", "citation": 2371, "citation_until": 2023}, "An abacus turn model for time/space-efficient reconfigurable routing.": {"year": "2011", "citation": 114, "citation_until": 2023}, "Bypass and insertion algorithms for exclusive last-level caches.": {"year": "2011", "citation": 139, "citation_until": 2023}, "Energy-efficient mechanisms for managing thread context in throughput processors.": {"year": "2011", "citation": 324, "citation_until": 2023}, "Benefits and limitations of tapping into stored energy for datacenters.": {"year": "2011", "citation": 285, "citation_until": 2023}, "Demand-driven software race detection using hardware performance counters.": {"year": "2011", "citation": 50, "citation_until": 2023}, "Kilo-NOC: a heterogeneous network-on-chip architecture for scalability and service guarantees.": {"year": "2011", "citation": 281, "citation_until": 2023}, "CRIB: consolidated rename, issue, and bypass.": {"year": "2011", "citation": 25, "citation_until": 2023}, "Automatic abstraction and fault tolerance in cortical microachitectures.": {"year": "2011", "citation": 81, "citation_until": 2023}, "Virtualizing performance asymmetric multi-core systems.": {"year": "2011", "citation": 53, "citation_until": 2023}, "Exploring the tradeoffs between programmability and efficiency in data-parallel accelerators.": {"year": "2011", "citation": 165, "citation_until": 2023}, "DBAR: an efficient routing algorithm to support multiple concurrent applications in networks-on-chip.": {"year": "2011", "citation": 209, "citation_until": 2023}, "Scalable power control for many-core architectures running multi-threaded applications.": {"year": "2011", "citation": 180, "citation_until": 2023}, "CPPC: correctable parity protected cache.": {"year": "2011", "citation": 64, "citation_until": 2023}, "Power management of online data-intensive services.": {"year": "2011", "citation": 549, "citation_until": 2023}, "Architecting on-chip interconnects for stacked 3D STT-RAM caches in CMPs.": {"year": "2011", "citation": 126, "citation_until": 2023}, "A case for heterogeneous on-chip interconnects for CMPs.": {"year": "2011", "citation": 154, "citation_until": 2023}, "Sampling + DMR: practical and low-overhead permanent fault detection.": {"year": "2011", "citation": 74, "citation_until": 2023}, "TLSync: support for multiple fast barriers using on-chip transmission lines.": {"year": "2011", "citation": 56, "citation_until": 2023}, "Vantage: scalable and efficient fine-grain cache partitioning.": {"year": "2011", "citation": 318, "citation_until": 2023}, "Releasing efficient beta cores to market early.": {"year": "2011", "citation": 7, "citation_until": 2023}, "Moguls: a model to explore the memory hierarchy for bandwidth improvements.": {"year": "2011", "citation": 34, "citation_until": 2023}, "The impact of memory subsystem resource sharing on datacenter applications.": {"year": "2011", "citation": 273, "citation_until": 2023}, "Crafting a usable microkernel, processor, and I/O system with strict and provable information flow security.": {"year": "2011", "citation": 145, "citation_until": 2023}, "Combining memory and a controller with photonics through 3D-stacking to enable scalable and energy-efficient systems.": {"year": "2011", "citation": 91, "citation_until": 2023}, "Adaptive granularity memory systems: a tradeoff between storage efficiency and throughput.": {"year": "2011", "citation": 127, "citation_until": 2023}, "SRAM-DRAM hybrid memory with applications to efficient register files in fine-grained multi-threading.": {"year": "2011", "citation": 99, "citation_until": 2023}, "38th International Symposium on Computer Architecture (ISCA 2011), June 4-8, 2011, San Jose, CA, USA": {"year": "2011", "citation": 0, "citation_until": 2023}, "Energy proportional datacenter networks.": {"year": "2010", "citation": 603, "citation_until": 2023}, "Necromancer: enhancing system throughput by animating dead cores.": {"year": "2010", "citation": 26, "citation_until": 2023}, "Energy-performance tradeoffs in processor architecture and circuit design: a marginal cost analysis.": {"year": "2010", "citation": 192, "citation_until": 2023}, "Translation caching: skip, don&apos;t walk (the page table).": {"year": "2010", "citation": 344, "citation_until": 2023}, "Re-architecting DRAM memory systems with monolithically integrated silicon photonics.": {"year": "2010", "citation": 147, "citation_until": 2023}, "Evolution of thread-level parallelism in desktop applications.": {"year": "2010", "citation": 134, "citation_until": 2023}, "RETCON: transactional repair without replay.": {"year": "2010", "citation": 52, "citation_until": 2023}, "A dynamically configurable coprocessor for convolutional neural networks.": {"year": "2010", "citation": 479, "citation_until": 2023}, "LReplay: a pending period based deterministic replay scheme.": {"year": "2010", "citation": 53, "citation_until": 2023}, "Moving the needle, computer architecture research in academe and industry.": {"year": "2010", "citation": 8, "citation_until": 2023}, "A\u00e9rgia: exploiting packet latency slack in on-chip networks.": {"year": "2010", "citation": 256, "citation_until": 2023}, "Modeling critical sections in Amdahl&apos;s law and its implications for multicore design.": {"year": "2010", "citation": 0, "citation_until": 2023}, "Forwardflow: a scalable core for power-constrained CMPs.": {"year": "2010", "citation": 45, "citation_until": 2023}, "Resistive computation: avoiding the power wall with low-leakage, STT-MRAM based computing.": {"year": "2010", "citation": 252, "citation_until": 2023}, "Understanding sources of inefficiency in general-purpose chips.": {"year": "2010", "citation": 605, "citation_until": 2023}, "Elastic cooperative caching: an autonomous dynamically adaptive memory hierarchy for chip multiprocessors.": {"year": "2010", "citation": 84, "citation_until": 2023}, "An integrated GPU power and performance model.": {"year": "2010", "citation": 675, "citation_until": 2023}, "IVEC: off-chip memory integrity protection for both security and reliability.": {"year": "2010", "citation": 25, "citation_until": 2023}, "Shared caches in multicores: the good, the bad, and the ugly.": {"year": "2010", "citation": 2, "citation_until": 2023}, "High performance cache replacement using re-reference interval prediction (RRIP).": {"year": "2010", "citation": 882, "citation_until": 2023}, "NoHype: virtualized cloud infrastructure without the virtualization.": {"year": "2010", "citation": 359, "citation_until": 2023}, "Cohesion: a hybrid memory model for accelerators.": {"year": "2010", "citation": 73, "citation_until": 2023}, "Silicon-photonic network architectures for scalable, power-efficient multi-chip systems.": {"year": "2010", "citation": 126, "citation_until": 2023}, "Relax: an architectural framework for software recovery of hardware faults.": {"year": "2010", "citation": 307, "citation_until": 2023}, "Debunking the 100X GPU vs. CPU myth: an evaluation of throughput computing on CPU and GPU.": {"year": "2010", "citation": 1160, "citation_until": 2023}, "Thread tailor: dynamically weaving threads together for efficient, adaptive parallel applications.": {"year": "2010", "citation": 124, "citation_until": 2023}, "ColorSafe: architectural support for debugging and dynamically avoiding multi-variable atomicity violations.": {"year": "2010", "citation": 89, "citation_until": 2023}, "Conflict exceptions: simplifying concurrent language semantics with precise hardware exceptions for data-races.": {"year": "2010", "citation": 115, "citation_until": 2023}, "Dynamic warp subdivision for integrated branch and memory divergence tolerance.": {"year": "2010", "citation": 325, "citation_until": 2023}, "SieveStore: a highly-selective, ensemble-level disk cache for cost-performance.": {"year": "2010", "citation": 157, "citation_until": 2023}, "Morphable memory system: a robust architecture for exploiting multi-level phase change memories.": {"year": "2010", "citation": 244, "citation_until": 2023}, "Web search using mobile cores: quantifying and mitigating the price of efficiency.": {"year": "2010", "citation": 258, "citation_until": 2023}, "Use ECP, not ECC, for hard failures in resistive memories.": {"year": "2010", "citation": 466, "citation_until": 2023}, "Security refresh: prevent malicious wear-out and increase durability for phase-change memory with dynamically randomized address mapping.": {"year": "2010", "citation": 301, "citation_until": 2023}, "Sentry: light-weight auxiliary memory access control.": {"year": "2010", "citation": 16, "citation_until": 2023}, "The impact of management operations on the virtualized datacenter.": {"year": "2010", "citation": 119, "citation_until": 2023}, "Using hardware vulnerability factors to enhance AVF analysis.": {"year": "2010", "citation": 95, "citation_until": 2023}, "The virtual write queue: coordinating DRAM and last-level cache policies.": {"year": "2010", "citation": 165, "citation_until": 2023}, "Data marshaling for multi-core architectures.": {"year": "2010", "citation": 45, "citation_until": 2023}, "A case for FAME: FPGA architecture model execution.": {"year": "2010", "citation": 107, "citation_until": 2023}, "The rebirth of neural networks.": {"year": "2010", "citation": 26, "citation_until": 2023}, "Improving the future by examining the past.": {"year": "2010", "citation": 5, "citation_until": 2023}, "Rethinking DRAM design and organization for energy-constrained multi-cores.": {"year": "2010", "citation": 338, "citation_until": 2023}, "Timetraveler: exploiting acyclic races for optimizing memory race recording.": {"year": "2010", "citation": 40, "citation_until": 2023}, "WiDGET: Wisconsin decoupled grid execution tiles.": {"year": "2010", "citation": 79, "citation_until": 2023}, "Reducing cache power with low-cost, multi-bit error-correcting codes.": {"year": "2010", "citation": 279, "citation_until": 2023}, "An intra-chip free-space optical interconnect.": {"year": "2010", "citation": 101, "citation_until": 2023}, "Leveraging the core-level complementary effects of PVT variations to reduce timing emergencies in multi-core processors.": {"year": "2010", "citation": 22, "citation_until": 2023}, "37th International Symposium on Computer Architecture (ISCA 2010), June 19-23, 2010, Saint-Malo, France": {"year": "2010", "citation": 0, "citation_until": 2023}, "Achieving predictable performance through better memory controller placement in many-core CMPs.": {"year": "2009", "citation": 205, "citation_until": 2023}, "Thread criticality predictors for dynamic performance, power, and resource management in chip multiprocessors.": {"year": "2009", "citation": 237, "citation_until": 2023}, "Multi-execution: multicore caching for data-similar executions.": {"year": "2009", "citation": 60, "citation_until": 2023}, "InvisiFence: performance-transparent memory ordering in conventional multiprocessors.": {"year": "2009", "citation": 132, "citation_until": 2023}, "End-to-end register data-flow continuous self-test.": {"year": "2009", "citation": 27, "citation_until": 2023}, "Simultaneous speculative threading: a novel pipeline architecture implemented in sun&apos;s rock processor.": {"year": "2009", "citation": 83, "citation_until": 2023}, "Phastlane: a rapid transit optical routing network.": {"year": "2009", "citation": 229, "citation_until": 2023}, "Stream chaining: exploiting multiple levels of correlation in data prefetching.": {"year": "2009", "citation": 57, "citation_until": 2023}, "The performance of PC solid-state disks (SSDs) as a function of bandwidth, concurrency, device architecture, and system organization.": {"year": "2009", "citation": 289, "citation_until": 2023}, "A memory system design framework: creating smart memories.": {"year": "2009", "citation": 32, "citation_until": 2023}, "Internet-scale service infrastructure efficiency.": {"year": "2009", "citation": 75, "citation_until": 2023}, "Reactive NUCA: near-optimal block placement and replication in distributed caches.": {"year": "2009", "citation": 540, "citation_until": 2023}, "Decoupled store completion/silent deterministic replay: enabling scalable data memory for CPR/CFP processors.": {"year": "2009", "citation": 13, "citation_until": 2023}, "An analytical model for a GPU architecture with memory-level and thread-level parallelism awareness.": {"year": "2009", "citation": 855, "citation_until": 2023}, "Indirect adaptive routing on large scale interconnection networks.": {"year": "2009", "citation": 167, "citation_until": 2023}, "Flexible reference-counting-based hardware acceleration for garbage collection.": {"year": "2009", "citation": 75, "citation_until": 2023}, "Rigel: an architecture and scalable programming interface for a 1000-core accelerator.": {"year": "2009", "citation": 202, "citation_until": 2023}, "Application-aware deadlock-free oblivious routing.": {"year": "2009", "citation": 104, "citation_until": 2023}, "Architecting phase change memory as a scalable dram alternative.": {"year": "2009", "citation": 1789, "citation_until": 2023}, "Disaggregated memory for expansion and sharing in blade servers.": {"year": "2009", "citation": 485, "citation_until": 2023}, "Dynamic performance tuning for speculative threads.": {"year": "2009", "citation": 55, "citation_until": 2023}, "Boosting single-thread performance in multi-core systems through fine-grain multi-threading.": {"year": "2009", "citation": 51, "citation_until": 2023}, "A case for bufferless routing in on-chip networks.": {"year": "2009", "citation": 538, "citation_until": 2023}, "SigRace: signature-based data race detection.": {"year": "2009", "citation": 119, "citation_until": 2023}, "ECMon: exposing cache events for monitoring.": {"year": "2009", "citation": 46, "citation_until": 2023}, "Firefly: illuminating future network-on-chip with nanophotonics.": {"year": "2009", "citation": 519, "citation_until": 2023}, "Hardware support for WCET analysis of hard real-time multicore systems.": {"year": "2009", "citation": 349, "citation_until": 2023}, "Architectural core salvaging in a multi-core processor for hard-error tolerance.": {"year": "2009", "citation": 159, "citation_until": 2023}, "Performance and power of cache-based reconfigurable computing.": {"year": "2009", "citation": 61, "citation_until": 2023}, "Scalable high performance main memory system using phase-change memory technology.": {"year": "2009", "citation": 1754, "citation_until": 2023}, "Thread motion: fine-grained power management for multi-core systems.": {"year": "2009", "citation": 348, "citation_until": 2023}, "Scaling the bandwidth wall: challenges in and avenues for CMP scaling.": {"year": "2009", "citation": 379, "citation_until": 2023}, "End-to-end performance forecasting: finding bottlenecks before they happen.": {"year": "2009", "citation": 15, "citation_until": 2023}, "Spatio-temporal memory streaming.": {"year": "2009", "citation": 199, "citation_until": 2023}, "Dynamic MIPS rate stabilization in out-of-order processors.": {"year": "2009", "citation": 26, "citation_until": 2023}, "Temperature-constrained power control for chip multiprocessors with online model estimation.": {"year": "2009", "citation": 273, "citation_until": 2023}, "A fault tolerant, area efficient architecture for Shor&apos;s factoring algorithm.": {"year": "2009", "citation": 0, "citation_until": 2023}, "AnySP: anytime anywhere anyway signal processing.": {"year": "2009", "citation": 123, "citation_until": 2023}, "Hybrid cache architecture with disparate memory technologies.": {"year": "2009", "citation": 471, "citation_until": 2023}, "PIPP: promotion/insertion pseudo-partitioning of multi-core shared caches.": {"year": "2009", "citation": 405, "citation_until": 2023}, "Ten ways to waste a parallel computer.": {"year": "2009", "citation": 17, "citation_until": 2023}, "Memory mapped ECC: low-cost error protection for last level caches.": {"year": "2009", "citation": 162, "citation_until": 2023}, "A case for an interleaving constrained shared-memory multi-processor.": {"year": "2009", "citation": 203, "citation_until": 2023}, "Decoupled DIMM: building high-bandwidth memory system using low-speed DRAM devices.": {"year": "2009", "citation": 96, "citation_until": 2023}, "A durable and energy efficient main memory using phase change memory technology.": {"year": "2009", "citation": 1166, "citation_until": 2023}, "36th International Symposium on Computer Architecture (ISCA 2009), June 20-24, 2009, Austin, TX, USA": {"year": "2009", "citation": 519, "citation_until": 2023}, "Fetch-Criticality Reduction through Control Independence.": {"year": "2008", "citation": 11, "citation_until": 2023}, "Using Hardware Memory Protection to Build a High-Performance, Strongly-Atomic Hybrid Transactional Memory.": {"year": "2008", "citation": 126, "citation_until": 2023}, "TokenTM: Efficient Execution of Large Transactions with Hardware Transactional Memory.": {"year": "2008", "citation": 157, "citation_until": 2023}, "Software-Controlled Priority Characterization of POWER5 Processor.": {"year": "2008", "citation": 48, "citation_until": 2023}, "Flexible Hardware Acceleration for Instruction-Grain Program Monitoring.": {"year": "2008", "citation": 194, "citation_until": 2023}, "From Speculation to Security: Practical and Efficient Information Flow Tracking Using Speculative Hardware.": {"year": "2008", "citation": 66, "citation_until": 2023}, "VEAL: Virtualized Execution Accelerator for Loops.": {"year": "2008", "citation": 141, "citation_until": 2023}, "Rerun: Exploiting Episodes for Lightweight Memory Race Recording.": {"year": "2008", "citation": 215, "citation_until": 2023}, "Self-Optimizing Memory Controllers: A Reinforcement Learning Approach.": {"year": "2008", "citation": 588, "citation_until": 2023}, "Running a Quantum Circuit at the Speed of Data.": {"year": "2008", "citation": 60, "citation_until": 2023}, "Virtual Circuit Tree Multicasting: A Case for On-Chip Hardware Multicast Support.": {"year": "2008", "citation": 307, "citation_until": 2023}, "Improving NAND Flash Based Disk Caches.": {"year": "2008", "citation": 387, "citation_until": 2023}, "Polymorphic On-Chip Networks.": {"year": "2008", "citation": 97, "citation_until": 2023}, "Technology-Driven, Highly-Scalable Dragonfly Topology.": {"year": "2008", "citation": 938, "citation_until": 2023}, "iDEAL: Inter-router Dual-Function Energy and Area-Efficient Links for Network-on-Chip (NoC) Architectures.": {"year": "2008", "citation": 98, "citation_until": 2023}, "Microcoded Architectures for Ion-Tap Quantum Computers.": {"year": "2008", "citation": 21, "citation_until": 2023}, "Atomic Vector Operations on Chip Multiprocessors.": {"year": "2008", "citation": 58, "citation_until": 2023}, "Globally-Synchronized Frames for Guaranteed Quality-of-Service in On-Chip Networks.": {"year": "2008", "citation": 206, "citation_until": 2023}, "Online Estimation of Architectural Vulnerability Factor for Soft Errors.": {"year": "2008", "citation": 110, "citation_until": 2023}, "ReVIVaL: A Variation-Tolerant Architecture Using Voltage Interpolation and Variable Latency.": {"year": "2008", "citation": 0, "citation_until": 2023}, "Understanding and Designing New Server Architectures for Emerging Warehouse-Computing Environments.": {"year": "2008", "citation": 300, "citation_until": 2023}, "3D-Stacked Memory Architectures for Multi-core Processors.": {"year": "2008", "citation": 906, "citation_until": 2023}, "Atom-Aid: Detecting and Surviving Atomicity Violations.": {"year": "2008", "citation": 155, "citation_until": 2023}, "DeLorean: Recording and Deterministically Replaying Shared-Memory Multiprocessor Execution Effciently.": {"year": "2008", "citation": 275, "citation_until": 2023}, "Parallelism-Aware Batch Scheduling: Enhancing both Performance and Fairness of Shared DRAM Systems.": {"year": "2008", "citation": 716, "citation_until": 2023}, "MIRA: A Multi-layered On-Chip Interconnect Router Architecture.": {"year": "2008", "citation": 291, "citation_until": 2023}, "A Two-Level Load/Store Queue Based on Execution Locality.": {"year": "2008", "citation": 19, "citation_until": 2023}, "Counting Dependence Predictors.": {"year": "2008", "citation": 24, "citation_until": 2023}, "Intra-disk Parallelism: An Idea Whose Time Has Come.": {"year": "2008", "citation": 40, "citation_until": 2023}, "A Proactive Wearout Recovery Approach for Exploiting Microarchitectural Redundancy to Extend Cache SRAM Lifetime.": {"year": "2008", "citation": 125, "citation_until": 2023}, "Flexible Decoupled Transactional Memory Support.": {"year": "2008", "citation": 209, "citation_until": 2023}, "Learning and Leveraging the Relationship between Architecture-Level Measurements and Individual User Satisfaction.": {"year": "2008", "citation": 62, "citation_until": 2023}, "Variation-Aware Application Scheduling and Power Management for Chip Multiprocessors.": {"year": "2008", "citation": 444, "citation_until": 2023}, "A Comprehensive Memory Modeling Tool and Its Application to the Design and Analysis of Future Memory Hierarchies.": {"year": "2008", "citation": 314, "citation_until": 2023}, "Achieving Out-of-Order Performance with Almost In-Order Complexity.": {"year": "2008", "citation": 53, "citation_until": 2023}, "Corona: System Implications of Emerging Nanophotonic Technology.": {"year": "2008", "citation": 867, "citation_until": 2023}, "Trading off Cache Capacity for Reliability to Enable Low Voltage Operation.": {"year": "2008", "citation": 362, "citation_until": 2023}, "35th International Symposium on Computer Architecture (ISCA 2008), June 21-25, 2008, Beijing, China": {"year": "2008", "citation": 334, "citation_until": 2023}, "Rotary router: an efficient architecture for CMP interconnection networks.": {"year": "2007", "citation": 121, "citation_until": 2023}, "Configurable isolation: building high availability systems with commodity multi-core processors.": {"year": "2007", "citation": 253, "citation_until": 2023}, "Transparent control independence (TCI).": {"year": "2007", "citation": 50, "citation_until": 2023}, "Aquacore: a programmable architecture for microfluidics.": {"year": "2007", "citation": 55, "citation_until": 2023}, "Making the fast case common and the uncommon case simple in unbounded transactional memory.": {"year": "2007", "citation": 190, "citation_until": 2023}, "Performance pathologies in hardware transactional memory.": {"year": "2007", "citation": 320, "citation_until": 2023}, "BulkSC: bulk enforcement of sequential consistency.": {"year": "2007", "citation": 306, "citation_until": 2023}, "Tailoring quantum architectures to implementation style: a quantum computer for mobile and persistent qubits.": {"year": "2007", "citation": 17, "citation_until": 2023}, "Raksha: a flexible information flow architecture for software security.": {"year": "2007", "citation": 428, "citation_until": 2023}, "Limiting the power consumption of main memory.": {"year": "2007", "citation": 183, "citation_until": 2023}, "Power provisioning for a warehouse-sized computer.": {"year": "2007", "citation": 2603, "citation_until": 2023}, "Ginger: control independence using tag rewriting.": {"year": "2007", "citation": 36, "citation_until": 2023}, "Physical simulation for animation and visual effects: parallelization and characterization for chip multiprocessors.": {"year": "2007", "citation": 64, "citation_until": 2023}, "Core fusion: accommodating software diversity in chip multiprocessors.": {"year": "2007", "citation": 392, "citation_until": 2023}, "Performance and security lessons learned from virtualizing the alpha processor.": {"year": "2007", "citation": 14, "citation_until": 2023}, "Automated design of application specific superscalar processors: an analytical approach.": {"year": "2007", "citation": 94, "citation_until": 2023}, "Flattened butterfly: a cost-efficient topology for high-radix networks.": {"year": "2007", "citation": 611, "citation_until": 2023}, "VPC prediction: reducing the cost of indirect branches via hardware-based dynamic devirtualization.": {"year": "2007", "citation": 63, "citation_until": 2023}, "Architectural implications of brick and mortar silicon manufacturing.": {"year": "2007", "citation": 21, "citation_until": 2023}, "A novel dimensionally-decomposed router for on-chip communication in 3D architectures.": {"year": "2007", "citation": 350, "citation_until": 2023}, "Carbon: architectural support for fine-grained parallelism on chip multiprocessors.": {"year": "2007", "citation": 344, "citation_until": 2023}, "Express virtual channels: towards the ideal interconnection fabric.": {"year": "2007", "citation": 532, "citation_until": 2023}, "Comparing memory systems for chip multiprocessors.": {"year": "2007", "citation": 152, "citation_until": 2023}, "Thermal modeling and management of DRAM memory systems.": {"year": "2007", "citation": 74, "citation_until": 2023}, "Virtual hierarchies to support server consolidation.": {"year": "2007", "citation": 260, "citation_until": 2023}, "Power model validation through thermal measurements.": {"year": "2007", "citation": 104, "citation_until": 2023}, "An effective hybrid transactional memory system with strong isolation guarantees.": {"year": "2007", "citation": 449, "citation_until": 2023}, "Interconnect design considerations for large NUCA caches.": {"year": "2007", "citation": 135, "citation_until": 2023}, "Hardware atomicity for reliable software speculation.": {"year": "2007", "citation": 93, "citation_until": 2023}, "Virtual private caches.": {"year": "2007", "citation": 222, "citation_until": 2023}, "Analysis of redundancy and application balance in the SPEC CPU2006 benchmark suite.": {"year": "2007", "citation": 262, "citation_until": 2023}, "Adaptive insertion policies for high performance caching.": {"year": "2007", "citation": 925, "citation_until": 2023}, "MetaTM//TxLinux: transactional memory for an operating system.": {"year": "2007", "citation": 107, "citation_until": 2023}, "Matrix scheduler reloaded.": {"year": "2007", "citation": 60, "citation_until": 2023}, "Late-binding: enabling unordered load-store queues.": {"year": "2007", "citation": 62, "citation_until": 2023}, "Anton, a special-purpose machine for molecular dynamics simulation.": {"year": "2007", "citation": 905, "citation_until": 2023}, "An integrated hardware-software approach to flexible transactional memory.": {"year": "2007", "citation": 158, "citation_until": 2023}, "Mechanisms for bounding vulnerabilities of processor structures.": {"year": "2007", "citation": 81, "citation_until": 2023}, "ReCycle: : pipeline adaptation to tolerate process variation.": {"year": "2007", "citation": 196, "citation_until": 2023}, "Dynamic prediction of architectural vulnerability from microarchitectural state.": {"year": "2007", "citation": 166, "citation_until": 2023}, "New cache designs for thwarting software cache-based side channel attacks.": {"year": "2007", "citation": 718, "citation_until": 2023}, "Examining ACE analysis reliability estimates using fault-injection.": {"year": "2007", "citation": 172, "citation_until": 2023}, "Mechanisms for store-wait-free multiprocessors.": {"year": "2007", "citation": 151, "citation_until": 2023}, "A 64-bit stream processor architecture for scientific applications.": {"year": "2007", "citation": 91, "citation_until": 2023}, "ParallAX: an architecture for real-time physics.": {"year": "2007", "citation": 60, "citation_until": 2023}, "Synchronization state buffer: supporting efficient fine-grain synchronization on many-core architectures.": {"year": "2007", "citation": 133, "citation_until": 2023}, "34th International Symposium on Computer Architecture (ISCA 2007), June 9-13, 2007, San Diego, California, USA": {"year": "2007", "citation": 0, "citation_until": 2023}}