;redcode
;assert 1
	SPL 0, @20
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN 121, 100
	SLT 721, 0
	SUB 721, 0
	JMN 12, #10
	SUB #72, @200
	SUB #72, @200
	CMP @1, <0
	SLT 210, 30
	SLT 721, 0
	SLT 210, 30
	MOV -1, <-20
	CMP 1, <-1
	CMP #320, @930
	CMP 507, <-0
	SUB 12, @10
	SUB 12, @10
	DJN 20, <12
	DJN 20, <12
	MOV -1, <-20
	JMP -1, @-20
	SUB @121, 106
	JMZ -1, @-20
	DAT #12, <10
	CMP @121, 106
	SUB <-10, <-90
	SUB <0, @2
	SUB @121, 103
	SUB @121, 103
	JMP 12, <10
	SUB <-10, <-90
	CMP -100, -300
	SUB #320, @930
	SUB -100, -100
	SUB 0, @0
	CMP @121, 106
	SUB #72, @200
	JMN 12, #10
	DAT #210, #30
	CMP -207, <-120
	SUB #12, @8
	SUB #12, @8
	CMP -207, <-120
	CMP -207, <-120
	CMP -207, <-120
	ADD 200, 690
