

<!-- Generated by Doxygen 1.7.4 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="dir_9fd71c1ac00056e7d855336b2291c56c.html">bertos</a>      </li>
      <li class="navelem"><a class="el" href="dir_a5de7543e32a5f073daa04f8834eb5fd.html">cpu</a>      </li>
      <li class="navelem"><a class="el" href="dir_3ade2df878d06c00b7da75ebdc1e74f5.html">arm</a>      </li>
      <li class="navelem"><a class="el" href="dir_4e24aa2b91963f20d8274bc66d08b02f.html">io</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<div class="title">at91_pwm.h</div>  </div>
</div>
<div class="contents">
<a href="at91__pwm_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 
<a name="l00039"></a>00039 <span class="preprocessor">#ifndef AT91_PWM_H</span>
<a name="l00040"></a>00040 <span class="preprocessor"></span><span class="preprocessor">#define AT91_PWM_H</span>
<a name="l00041"></a>00041 <span class="preprocessor"></span>
<a name="l00045"></a>00045 <span class="comment">/*\{*/</span>
<a name="l00046"></a><a class="code" href="at91__pwm_8h.html#a2853c2732ec0e3ec66e85a06cda65a73">00046</a> <span class="preprocessor">#define PWM_MR_OFF              0x00000000    ///&lt; PWM Mode Register offset.</span>
<a name="l00047"></a><a class="code" href="at91__pwm_8h.html#a8187644b1ebe2febd83300e17ca336b7">00047</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_MR     (*((reg32_t *)(PWMC_BASE + PWM_MR_OFF))) ///&lt; PWM Mode Register.</span>
<a name="l00048"></a><a class="code" href="at91__pwm_8h.html#ab08d1b798a3b5eab6fdc300d1d039507">00048</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_MR_DIVA_MASK        0x000000FF    ///&lt; PWM Mode Divide factor A Mask.</span>
<a name="l00049"></a><a class="code" href="at91__pwm_8h.html#ae24cdda087a8a48efb44f3e5c8b3c466">00049</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_MR_DIVA_SHIFT       0             ///&lt; PWM Mode Divide factor A LSB.</span>
<a name="l00050"></a><a class="code" href="at91__pwm_8h.html#a3bbb205758ff7d6e242253460759c758">00050</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_MR_DIVB_MASK        0x00FF0000    ///&lt; PWM Mode Divide factor B Mask.</span>
<a name="l00051"></a><a class="code" href="at91__pwm_8h.html#a4384a3a7dc9a79551d545126a101eeb5">00051</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_MR_DIVB_SHIFT       16            ///&lt; PWM Mode Divide factor B LSB.</span>
<a name="l00052"></a>00052 <span class="preprocessor"></span>
<a name="l00053"></a><a class="code" href="at91__pwm_8h.html#afedc8c61e19300530599e633bc729deb">00053</a> <span class="preprocessor">#define PWM_MR_PREA_MASK        0x00000F00    ///&lt; PWM Mode prescaler A Mask.</span>
<a name="l00054"></a><a class="code" href="at91__pwm_8h.html#a64c2ae128130855e3719be9575021985">00054</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_MR_PREA_SHIFT       8             ///&lt; PWM Mode prescaler A LSB.</span>
<a name="l00055"></a><a class="code" href="at91__pwm_8h.html#aef8f732811f218af16d25372ae43e0db">00055</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_MR_PREB_MASK        0x0F000000    ///&lt; PWM Mode prescaler B Mask.</span>
<a name="l00056"></a><a class="code" href="at91__pwm_8h.html#ac1cf40b91fa5c2832e0367d36bd24abd">00056</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_MR_PREB_SHIFT       24            ///&lt; PWM Mode prescaler B LSB.</span>
<a name="l00057"></a>00057 <span class="preprocessor"></span>
<a name="l00058"></a><a class="code" href="at91__pwm_8h.html#a5e4e66dee6d45f5e380fe37cb1dba412">00058</a> <span class="preprocessor">#define PWM_MR_PRE_MCK          0             ///&lt; PWM Mode prescaler set to MCK.</span>
<a name="l00059"></a><a class="code" href="at91__pwm_8h.html#a6b0ae8e6f5130aff0c4f0225d8e71044">00059</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_MR_PRE_MCK_DIV2     1             ///&lt; PWM Mode prescaler set to MCK/2.</span>
<a name="l00060"></a><a class="code" href="at91__pwm_8h.html#a09d9102372df4fbf7b950b65f16605a0">00060</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_MR_PRE_MCK_DIV4     2             ///&lt; PWM Mode prescaler set to MCK/4.</span>
<a name="l00061"></a><a class="code" href="at91__pwm_8h.html#a7255d9ec6681f23d29fa91ee197c3a4b">00061</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_MR_PRE_MCK_DIV8     3             ///&lt; PWM Mode prescaler set to MCK/8.</span>
<a name="l00062"></a><a class="code" href="at91__pwm_8h.html#a04ce3cb84adf960225e6b9df5df65311">00062</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_MR_PRE_MCK_DIV16    4             ///&lt; PWM Mode prescaler set to MCK/16.</span>
<a name="l00063"></a><a class="code" href="at91__pwm_8h.html#a55c5bb2c9bc5a0855278e5b572d9112e">00063</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_MR_PRE_MCK_DIV32    5             ///&lt; PWM Mode prescaler set to MCK/32.</span>
<a name="l00064"></a><a class="code" href="at91__pwm_8h.html#a67af36605d1aa1a857469977325d3be5">00064</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_MR_PRE_MCK_DIV64    6             ///&lt; PWM Mode prescaler set to MCK/64.</span>
<a name="l00065"></a><a class="code" href="at91__pwm_8h.html#a908e1cd540b52bc2bcd39cb2253175ea">00065</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_MR_PRE_MCK_DIV128   7             ///&lt; PWM Mode prescaler set to MCK/128.</span>
<a name="l00066"></a><a class="code" href="at91__pwm_8h.html#a7c4c2f4806d98e0662b0390f815bdd5f">00066</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_MR_PRE_MCK_DIV256   8             ///&lt; PWM Mode prescaler set to MCK/256.</span>
<a name="l00067"></a><a class="code" href="at91__pwm_8h.html#ad0788aa068bac28ff9154705fc4d910c">00067</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_MR_PRE_MCK_DIV512   9             ///&lt; PWM Mode prescaler set to MCK/512.</span>
<a name="l00068"></a><a class="code" href="at91__pwm_8h.html#a6c6562f816e6e6b543be7faa45283e06">00068</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_MR_PRE_MCK_DIV1024  10            ///&lt; PWM Mode prescaler set to MCK/1024.</span>
<a name="l00069"></a>00069 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00070"></a>00070 
<a name="l00074"></a>00074 <span class="comment">/*\{*/</span>
<a name="l00075"></a><a class="code" href="at91__pwm_8h.html#a59176650aed10bec1c78b80c35894a31">00075</a> <span class="preprocessor">#define PWM_CHID_MASK           0x0000000F</span>
<a name="l00076"></a><a class="code" href="at91__pwm_8h.html#a3c2bf1681113c9345bd861640ff31709">00076</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_CHID0               0</span>
<a name="l00077"></a><a class="code" href="at91__pwm_8h.html#a7b0fc62326567c1cc0c5a1cd670deff1">00077</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_CHID1               1</span>
<a name="l00078"></a><a class="code" href="at91__pwm_8h.html#a3200c3895848de50cf91351dd040a07d">00078</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_CHID2               2</span>
<a name="l00079"></a><a class="code" href="at91__pwm_8h.html#aad5f966110776f8877c3a0a69b8c2d9f">00079</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_CHID3               3</span>
<a name="l00080"></a>00080 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00081"></a>00081 
<a name="l00085"></a>00085 <span class="comment">/*\{*/</span>
<a name="l00086"></a><a class="code" href="at91__pwm_8h.html#a3d78110a73fce773b04f302f16e4c592">00086</a> <span class="preprocessor">#define PWM_ENA_OFF             0x00000004    ///&lt; PWM Enable Register offset.</span>
<a name="l00087"></a><a class="code" href="at91__pwm_8h.html#a902e50a49a11727c7b7f42bb523d461c">00087</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_ENA     (*((reg32_t *)(PWMC_BASE + PWM_ENA_OFF))) ///&lt; PWM Enable Register.</span>
<a name="l00088"></a>00088 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00089"></a>00089 
<a name="l00093"></a>00093 <span class="comment">/*\{*/</span>
<a name="l00094"></a><a class="code" href="at91__pwm_8h.html#affa0564f0e59157e2092e3f3fd06d29c">00094</a> <span class="preprocessor">#define PWM_DIS_OFF             0x00000008    ///&lt; PWM Disable Register offset.</span>
<a name="l00095"></a><a class="code" href="at91__pwm_8h.html#a3228f6c2cf0f63acf727674ce8de290b">00095</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_DIS     (*((reg32_t *)(PWMC_BASE + PWM_DIS_OFF))) ///&lt; PWM Disable Register.</span>
<a name="l00096"></a>00096 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00097"></a>00097 
<a name="l00101"></a>00101 <span class="comment">/*\{*/</span>
<a name="l00102"></a><a class="code" href="at91__pwm_8h.html#a56c49b02263c01366f0a56bd90a6ea63">00102</a> <span class="preprocessor">#define PWM_SR_OFF              0x0000000C    ///&lt; PWM Status Register offset.</span>
<a name="l00103"></a><a class="code" href="at91__pwm_8h.html#a5c4330579a85d76ca5fc958d0e075a0d">00103</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_SR      (*((reg32_t *)(PWMC_BASE + PWM_SR_OFF)))  ///&lt; PWM Status Register.</span>
<a name="l00104"></a>00104 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00105"></a>00105 
<a name="l00109"></a>00109 <span class="comment">/*\{*/</span>
<a name="l00110"></a><a class="code" href="at91__pwm_8h.html#ab94e228c9177f180122dabef774b7e3a">00110</a> <span class="preprocessor">#define PWM_IER_OFF             0x00000010    ///&lt; PWM Interrupt Enable Register offset.</span>
<a name="l00111"></a><a class="code" href="at91__pwm_8h.html#ac7afefdbbb46baeaaf1fbdb4115d31a1">00111</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_IER     (*((reg32_t *)(PWMC_BASE + PWM_IER_OFF))) ///&lt; PWM Interrupt Enable Register.</span>
<a name="l00112"></a>00112 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00113"></a>00113 
<a name="l00117"></a>00117 <span class="comment">/*\{*/</span>
<a name="l00118"></a><a class="code" href="at91__pwm_8h.html#ada2a0c747b3f882aa2c34a715128edfe">00118</a> <span class="preprocessor">#define PWM_IDR_OFF             0x00000014    ///&lt; PWM Interrupt Disable Register offset.</span>
<a name="l00119"></a><a class="code" href="at91__pwm_8h.html#a93e2f62306a72b0d2f7be37f2d4f5914">00119</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_IDR     (*((reg32_t *)(PWMC_BASE + PWM_IDR_OFF))) ///&lt; PWM Interrupt Disable Register.</span>
<a name="l00120"></a>00120 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00121"></a>00121 
<a name="l00125"></a>00125 <span class="comment">/*\{*/</span>
<a name="l00126"></a><a class="code" href="at91__pwm_8h.html#a41a199fcd9437128ca4d75b67da36ebd">00126</a> <span class="preprocessor">#define PWM_IMR_OFF             0x00000018    ///&lt; PWM Interrupt Mask Register offset.</span>
<a name="l00127"></a><a class="code" href="at91__pwm_8h.html#a2f24e8ed5512268729e5b03cc2c849d5">00127</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_IMR     (*((reg32_t *)(PWMC_BASE + PWM_IMR_OFF))) ///&lt; PWM Interrupt Mask Register.</span>
<a name="l00128"></a>00128 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00129"></a>00129 
<a name="l00133"></a>00133 <span class="comment">/*\{*/</span>
<a name="l00134"></a><a class="code" href="at91__pwm_8h.html#ab4459d8fb0d4aa074050241a19d1a7ff">00134</a> <span class="preprocessor">#define PWM_ISR_OFF             0x0000001C    ///&lt; PWM Interrupt Status Register offset.</span>
<a name="l00135"></a><a class="code" href="at91__pwm_8h.html#a344b07a88413f8edacfaf652dbb98755">00135</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_ISR     (*((reg32_t *)(PWMC_BASE + PWM_ISR_OFF))) ///&lt; PWM Interrupt Status Register.</span>
<a name="l00136"></a>00136 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00137"></a>00137 
<a name="l00138"></a><a class="code" href="at91__pwm_8h.html#a19add078c460e90257202291384c9d1f">00138</a> <span class="preprocessor">#define PWM_CH0_OFF             0x00000200    ///&lt; PWM Channel 0 registers offset.</span>
<a name="l00139"></a><a class="code" href="at91__pwm_8h.html#a2c4023ac7c8810157f6934d411707182">00139</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_CH1_OFF             0x00000220    ///&lt; PWM Channel 1 registers offset.</span>
<a name="l00140"></a><a class="code" href="at91__pwm_8h.html#a978ee7ddf129fd200a16f24c5c9e27bb">00140</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_CH2_OFF             0x00000240    ///&lt; PWM Channel 2 registers offset.</span>
<a name="l00141"></a><a class="code" href="at91__pwm_8h.html#a3b9e3accd30c8db24d76668eb9f5a835">00141</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_CH3_OFF             0x00000260    ///&lt; PWM Channel 3 registers offset.</span>
<a name="l00142"></a>00142 <span class="preprocessor"></span>
<a name="l00146"></a>00146 <span class="comment">/*\{*/</span>
<a name="l00147"></a><a class="code" href="at91__pwm_8h.html#a652bacb8aaf2c4734bc1f02111c770c2">00147</a> <span class="preprocessor">#define PWM_CMR_OFF             0x00000000    ///&lt; PWM Channel Mode Register offset.</span>
<a name="l00148"></a><a class="code" href="at91__pwm_8h.html#ae9a4ca99704700609ac6b26e227ae99d">00148</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_CMR0    (*((reg32_t *)(PWMC_BASE + PWM_CMR_OFF + PWM_CH0_OFF))) ///&lt; PWM Channel 0 Mode Register.</span>
<a name="l00149"></a><a class="code" href="at91__pwm_8h.html#a901399091a747799344a02b094a2113b">00149</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_CMR1    (*((reg32_t *)(PWMC_BASE + PWM_CMR_OFF + PWM_CH1_OFF))) ///&lt; PWM Channel 1 Mode Register.</span>
<a name="l00150"></a><a class="code" href="at91__pwm_8h.html#a6708bae63be130becc432f57b5aea1f7">00150</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_CMR2    (*((reg32_t *)(PWMC_BASE + PWM_CMR_OFF + PWM_CH2_OFF))) ///&lt; PWM Channel 2 Mode Register.</span>
<a name="l00151"></a><a class="code" href="at91__pwm_8h.html#a304a4410a848b298fd595e1ab35561d5">00151</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_CMR3    (*((reg32_t *)(PWMC_BASE + PWM_CMR_OFF + PWM_CH3_OFF))) ///&lt; PWM Channel 3 Mode Register.</span>
<a name="l00152"></a>00152 <span class="preprocessor"></span>
<a name="l00153"></a><a class="code" href="at91__pwm_8h.html#aba9a1b00896b92a6c72a079fb1514191">00153</a> <span class="preprocessor">#define PWM_CPRE_MCK_MASK       0x0000000F    ///&lt; PWM Mode prescaler mask.</span>
<a name="l00154"></a><a class="code" href="at91__pwm_8h.html#a2709bedb12700eb5f2ccccc8122f8f3e">00154</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_CPRE_MCK            0             ///&lt; PWM Mode prescaler set to MCK.</span>
<a name="l00155"></a><a class="code" href="at91__pwm_8h.html#a4e336a06b3c6ea988f3a2fba903b59d3">00155</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_CPRE_MCK_DIV2       1             ///&lt; PWM Mode prescaler set to MCK/2.</span>
<a name="l00156"></a><a class="code" href="at91__pwm_8h.html#a899bcfac1be7d13e046b6d01d5e07449">00156</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_CPRE_MCK_DIV4       2             ///&lt; PWM Mode prescaler set to MCK/4.</span>
<a name="l00157"></a><a class="code" href="at91__pwm_8h.html#a4c153936bd581a27046188c8cc88291b">00157</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_CPRE_MCK_DIV8       3             ///&lt; PWM Mode prescaler set to MCK/8.</span>
<a name="l00158"></a><a class="code" href="at91__pwm_8h.html#a4f3b99934d7df2b061cb1d2758c86b9f">00158</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_CPRE_MCK_DIV16      4             ///&lt; PWM Mode prescaler set to MCK/16.</span>
<a name="l00159"></a><a class="code" href="at91__pwm_8h.html#a975cda782c398580816f1ed9b7ec97e0">00159</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_CPRE_MCK_DIV32      5             ///&lt; PWM Mode prescaler set to MCK/32.</span>
<a name="l00160"></a><a class="code" href="at91__pwm_8h.html#ab82aac7a419311ceba4d7629fbde6a13">00160</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_CPRE_MCK_DIV64      6             ///&lt; PWM Mode prescaler set to MCK/64.</span>
<a name="l00161"></a><a class="code" href="at91__pwm_8h.html#a2ded9e7341509243621dd8d711fc462d">00161</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_CPRE_MCK_DIV128     7             ///&lt; PWM Mode prescaler set to MCK/128.</span>
<a name="l00162"></a><a class="code" href="at91__pwm_8h.html#a01008dc38335ddf5cb1a6f777e93dd9c">00162</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_CPRE_MCK_DIV256     8             ///&lt; PWM Mode prescaler set to MCK/256.</span>
<a name="l00163"></a><a class="code" href="at91__pwm_8h.html#a86a4f318ecd7561c2ca06ef5250b786a">00163</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_CPRE_MCK_DIV512     9             ///&lt; PWM Mode prescaler set to MCK/512.</span>
<a name="l00164"></a><a class="code" href="at91__pwm_8h.html#ab8b42986af180f16292abc671c187b01">00164</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_CPRE_MCK_DIV1024    10            ///&lt; PWM Mode prescaler set to MCK/1024.</span>
<a name="l00165"></a><a class="code" href="at91__pwm_8h.html#a09088ec7360a6181b8d3ba8853f58ac1">00165</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_CPRE_CLKA           11            ///&lt; PWM Mode prescaler set to CLKA.</span>
<a name="l00166"></a><a class="code" href="at91__pwm_8h.html#a33baf3260618a1f513b028e2e263eedd">00166</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_CPRE_CLKB           12            ///&lt; PWM Mode prescaler set to CLKB.</span>
<a name="l00167"></a>00167 <span class="preprocessor"></span>
<a name="l00168"></a><a class="code" href="at91__pwm_8h.html#a25ebacf1cb6afca4cfffdace350615eb">00168</a> <span class="preprocessor">#define PWM_CALG                8             ///&lt; PWM Mode channel alignment.</span>
<a name="l00169"></a><a class="code" href="at91__pwm_8h.html#a4341e531624cd38d32633abdc729dee0">00169</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_CPOL                9             ///&lt; PWM Mode channel polarity.</span>
<a name="l00170"></a><a class="code" href="at91__pwm_8h.html#a9856bbaa48b7a3874168fc010a21adb7">00170</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_CPD                 10            ///&lt; PWM Mode channel update period.</span>
<a name="l00171"></a>00171 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00172"></a>00172 
<a name="l00173"></a>00173 
<a name="l00177"></a>00177 <span class="comment">/*\{*/</span>
<a name="l00178"></a><a class="code" href="at91__pwm_8h.html#af91ac2627d886ae2338c0ce18e54d692">00178</a> <span class="preprocessor">#define PWM_CDTY_OFF            0x00000004    ///&lt; PWM Channel Duty Cycle Register offset.</span>
<a name="l00179"></a><a class="code" href="at91__pwm_8h.html#a70ebbd0ab137da22b1e2aaf409480f7c">00179</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_CDTY0   (*((reg32_t *)(PWMC_BASE + PWM_CDTY_OFF + PWM_CH0_OFF))) ///&lt; PWM Channel 0 Duty Cycle Register.</span>
<a name="l00180"></a><a class="code" href="at91__pwm_8h.html#a2e86d1fdc75e94bf77a48563796ee65d">00180</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_CDTY1   (*((reg32_t *)(PWMC_BASE + PWM_CDTY_OFF + PWM_CH1_OFF))) ///&lt; PWM Channel 1 Duty Cycle Register.</span>
<a name="l00181"></a><a class="code" href="at91__pwm_8h.html#a99cfa88fe7d19f2de42f9e755864fee3">00181</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_CDTY2   (*((reg32_t *)(PWMC_BASE + PWM_CDTY_OFF + PWM_CH2_OFF))) ///&lt; PWM Channel 2 Duty Cycle Register.</span>
<a name="l00182"></a><a class="code" href="at91__pwm_8h.html#aa2db436580165f82ed988990a73d7e93">00182</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_CDTY3   (*((reg32_t *)(PWMC_BASE + PWM_CDTY_OFF + PWM_CH3_OFF))) ///&lt; PWM Channel 3 Duty Cycle Register.</span>
<a name="l00183"></a>00183 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00184"></a>00184 
<a name="l00185"></a>00185 
<a name="l00189"></a>00189 <span class="comment">/*\{*/</span>
<a name="l00190"></a><a class="code" href="at91__pwm_8h.html#afcfe80bb10ba7950cfbd07e887ccb764">00190</a> <span class="preprocessor">#define PWM_CPRD_OFF            0x00000008    ///&lt; PWM Channel Period Register offset.</span>
<a name="l00191"></a><a class="code" href="at91__pwm_8h.html#a2a45171ec9c618ce37d7148ecfeab9b5">00191</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_CPRD0   (*((reg32_t *)(PWMC_BASE + PWM_CPRD_OFF + PWM_CH0_OFF))) ///&lt; PWM Channel 0 Period Register.</span>
<a name="l00192"></a><a class="code" href="at91__pwm_8h.html#a356fcc8120877decb690ff4dc054e904">00192</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_CPRD1   (*((reg32_t *)(PWMC_BASE + PWM_CPRD_OFF + PWM_CH1_OFF))) ///&lt; PWM Channel 1 Period Register.</span>
<a name="l00193"></a><a class="code" href="at91__pwm_8h.html#a9b6df9026abe5faa86c0e5fe517c2d55">00193</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_CPRD2   (*((reg32_t *)(PWMC_BASE + PWM_CPRD_OFF + PWM_CH2_OFF))) ///&lt; PWM Channel 2 Period Register.</span>
<a name="l00194"></a><a class="code" href="at91__pwm_8h.html#a02bd598ebffd99c4632db360c53ed814">00194</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_CPRD3   (*((reg32_t *)(PWMC_BASE + PWM_CPRD_OFF + PWM_CH3_OFF))) ///&lt; PWM Channel 3 Period Register.</span>
<a name="l00195"></a>00195 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00196"></a>00196 
<a name="l00197"></a>00197 
<a name="l00201"></a>00201 <span class="comment">/*\{*/</span>
<a name="l00202"></a><a class="code" href="at91__pwm_8h.html#afa8824c5ae717bbdf177d2f34940ed13">00202</a> <span class="preprocessor">#define PWM_CCNT_OFF            0x0000000C    ///&lt; PWM Channel Counter Register offset.</span>
<a name="l00203"></a><a class="code" href="at91__pwm_8h.html#afe670bbffb15b847cc5e9c3b7de5668f">00203</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_CCNT0   (*((reg32_t *)(PWMC_BASE + PWM_CCNT_OFF + PWM_CH0_OFF))) ///&lt; PWM Channel 0 Counter Register.</span>
<a name="l00204"></a><a class="code" href="at91__pwm_8h.html#ae03586886055c694e4aa1966e42b51f2">00204</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_CCNT1   (*((reg32_t *)(PWMC_BASE + PWM_CCNT_OFF + PWM_CH1_OFF))) ///&lt; PWM Channel 1 Counter Register.</span>
<a name="l00205"></a><a class="code" href="at91__pwm_8h.html#af4a028408c5e6f19b9df5fbf0ed943ce">00205</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_CCNT2   (*((reg32_t *)(PWMC_BASE + PWM_CCNT_OFF + PWM_CH2_OFF))) ///&lt; PWM Channel 2 Counter Register.</span>
<a name="l00206"></a><a class="code" href="at91__pwm_8h.html#a904623a1b1573fc939736c24fdfee466">00206</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_CCNT3   (*((reg32_t *)(PWMC_BASE + PWM_CCNT_OFF + PWM_CH3_OFF))) ///&lt; PWM Channel 3 Counter Register.</span>
<a name="l00207"></a>00207 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00208"></a>00208 
<a name="l00209"></a>00209 
<a name="l00213"></a>00213 <span class="comment">/*\{*/</span>
<a name="l00214"></a><a class="code" href="at91__pwm_8h.html#a7fa762c4d05a6b9419abdc1965842341">00214</a> <span class="preprocessor">#define PWM_CUPD_OFF            0x00000010    ///&lt; PWM Channel Update Register offset.</span>
<a name="l00215"></a><a class="code" href="at91__pwm_8h.html#a2b9708107243bf52813a15cfd0d0d900">00215</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_CUPD0   (*((reg32_t *)(PWMC_BASE + PWM_CUPD_OFF + PWM_CH0_OFF))) ///&lt; PWM Channel 0 Update Register.</span>
<a name="l00216"></a><a class="code" href="at91__pwm_8h.html#a0ba1c6e9e20b5ecfba24fef07300bef7">00216</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_CUPD1   (*((reg32_t *)(PWMC_BASE + PWM_CUPD_OFF + PWM_CH1_OFF))) ///&lt; PWM Channel 1 Update Register.</span>
<a name="l00217"></a><a class="code" href="at91__pwm_8h.html#ae69e69d17c019d16912eaad3e09442db">00217</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_CUPD2   (*((reg32_t *)(PWMC_BASE + PWM_CUPD_OFF + PWM_CH2_OFF))) ///&lt; PWM Channel 2 Update Register.</span>
<a name="l00218"></a><a class="code" href="at91__pwm_8h.html#a80b0d81ccaaf4fd4d5b68086fe817afb">00218</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_CUPD3   (*((reg32_t *)(PWMC_BASE + PWM_CUPD_OFF + PWM_CH3_OFF))) ///&lt; PWM Channel 3 Update Register.</span>
<a name="l00219"></a>00219 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00220"></a>00220 
<a name="l00221"></a>00221 <span class="preprocessor">#endif </span><span class="comment">/* AT91_PWM_H */</span>
</pre></div></div>
</div>


