 
****************************************
Report : area
Design : test_pe
Version: L-2016.03-SP5-5
Date   : Thu Mar 14 00:14:34 2019
****************************************

Library(s) Used:

    saed32hvt_ss0p95v125c (File: /cad/synopsys_EDK3/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.db)

Number of ports:                          900
Number of nets:                          2621
Number of cells:                         1713
Number of combinational cells:           1568
Number of sequential cells:               124
Number of macros/black boxes:               0
Number of buf/inv:                        237
Number of references:                      32

Combinational area:               3966.171250
Buf/Inv area:                      308.022529
Noncombinational area:            1023.183769
Macro/Black Box area:                0.000000
Net Interconnect area:            1466.856481

Total cell area:                  4989.355019
Total area:                       6456.211500

Hierarchical area distribution
------------------------------

                                  Global cell area          Local cell area
                                  ------------------  ---------------------------- 
Hierarchical cell                 Absolute   Percent  Combi-     Noncombi-  Black-
                                  Total      Total    national   national   boxes   Design
--------------------------------  ---------  -------  ---------  ---------  ------  ----------------------------------------------------
test_pe                           4989.3550    100.0   428.7409   292.7739  0.0000  test_pe
clk_gate_op_code_reg                 5.8453      0.1     0.0000     5.8453  0.0000  SNPS_CLOCK_GATE_HIGH_test_pe_0
test_debug_bit                      16.2652      0.3     7.1160     9.1492  0.0000  test_debug_reg_DataWidth1_0
test_debug_data                    207.1274      4.2    54.8951   146.3869  0.0000  test_debug_reg_DataWidth16_0
test_debug_data/clk_gate_debug_val_reg
                                     5.8453      0.1     0.0000     5.8453  0.0000  SNPS_CLOCK_GATE_HIGH_test_debug_reg_DataWidth16_0
test_lut                           103.6908      2.1    24.6520    73.1935  0.0000  test_lut_DataWidth1_0
test_lut/clk_gate_GEN_LUT[0].lut_reg
                                     5.8453      0.1     0.0000     5.8453  0.0000  SNPS_CLOCK_GATE_HIGH_test_lut_DataWidth1_0
test_opt_reg_a                     242.1992      4.9    89.9670   146.3869  0.0000  test_opt_reg_DataWidth16_2
test_opt_reg_a/clk_gate_data_in_reg_reg
                                     5.8453      0.1     0.0000     5.8453  0.0000  SNPS_CLOCK_GATE_HIGH_test_opt_reg_DataWidth16_0_2
test_opt_reg_c                     241.9451      4.8    89.7128   146.3869  0.0000  test_opt_reg_DataWidth16_3
test_opt_reg_c/clk_gate_data_in_reg_reg
                                     5.8453      0.1     0.0000     5.8453  0.0000  SNPS_CLOCK_GATE_HIGH_test_opt_reg_DataWidth16_0_3
test_opt_reg_d                      25.4144      0.5    16.2652     9.1492  0.0000  test_opt_reg_DataWidth1_3
test_opt_reg_e                      25.4144      0.5    16.2652     9.1492  0.0000  test_opt_reg_DataWidth1_4
test_opt_reg_f                      25.4144      0.5    16.2652     9.1492  0.0000  test_opt_reg_DataWidth1_5
test_opt_reg_file                  249.5694      5.0    97.3372   146.3869  0.0000  test_opt_reg_file_DataWidth16_0
test_opt_reg_file/clk_gate_data_in_reg_reg[0]
                                     5.8453      0.1     0.0000     5.8453  0.0000  SNPS_CLOCK_GATE_HIGH_test_opt_reg_file_DataWidth16_0
test_pe_comp                      3124.9546     62.6   778.4431     0.0000  0.0000  test_pe_comp_unq1_0
test_pe_comp/GEN_ADD[0].full_add    77.2598      1.5    77.2598     0.0000  0.0000  test_full_add_DataWidth16_2
test_pe_comp/GEN_ADD[1].full_add    77.2598      1.5    77.2598     0.0000  0.0000  test_full_add_DataWidth16_3
test_pe_comp/cmpr                    8.8950      0.2     8.8950     0.0000  0.0000  test_cmpr_0
test_pe_comp/test_mult_add        1823.7373     36.6  1823.7373     0.0000  0.0000  test_mult_add_DataWidth16_0
test_pe_comp/test_shifter          359.3596      7.2   359.3596     0.0000  0.0000  test_shifter_unq1_DataWidth16_0
--------------------------------  ---------  -------  ---------  ---------  ------  ----------------------------------------------------
Total                                                 3966.1712  1023.1838  0.0000

1
