[2021-09-09 10:10:07,597]mapper_test.py:79:[INFO]: run case "pci_conf_cyc_addr_dec_comb"
[2021-09-09 10:10:07,598]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 10:10:07,934]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.opt.aig; ".

Peak memory: 14151680 bytes

[2021-09-09 10:10:07,934]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 10:10:08,104]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      84.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      55.0.  Edge =      154.  Cut =      333.  T =     0.00 sec
P:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
P:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
F:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
A:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
A:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     36.36 %
Or           =        0      0.00 %
Other        =       21     63.64 %
TOTAL        =       33    100.00 %
Level =    2.  COs =   21.   100.0 %
Peak memory: 34668544 bytes

[2021-09-09 10:10:08,105]mapper_test.py:156:[INFO]: area: 33 level: 2
[2021-09-09 10:10:08,105]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 10:10:08,132]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.opt.aig
	current map manager:
		current min nodes:107
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :34
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :34
score:100
	Report mapping result:
		klut_size()     :58
		klut.num_gates():34
		max delay       :2
		max area        :34
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :32
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.ifpga.v
Peak memory: 6950912 bytes

[2021-09-09 10:10:08,132]mapper_test.py:220:[INFO]: area: 34 level: 2
[2021-09-09 12:13:45,345]mapper_test.py:79:[INFO]: run case "pci_conf_cyc_addr_dec_comb"
[2021-09-09 12:13:45,345]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 12:13:45,651]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.opt.aig; ".

Peak memory: 14151680 bytes

[2021-09-09 12:13:45,652]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 12:13:45,824]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      84.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      55.0.  Edge =      154.  Cut =      333.  T =     0.00 sec
P:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
P:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
F:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
A:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
A:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     36.36 %
Or           =        0      0.00 %
Other        =       21     63.64 %
TOTAL        =       33    100.00 %
Level =    2.  COs =   21.   100.0 %
Peak memory: 34807808 bytes

[2021-09-09 12:13:45,826]mapper_test.py:156:[INFO]: area: 33 level: 2
[2021-09-09 12:13:45,826]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 12:13:47,697]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.opt.aig
	current map manager:
		current min nodes:107
		current min depth:5
	current map manager:
		current min nodes:106
		current min depth:4
	current map manager:
		current min nodes:106
		current min depth:4
	current map manager:
		current min nodes:106
		current min depth:4
	current map manager:
		current min nodes:106
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :35
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :35
score:100
	Report mapping result:
		klut_size()     :59
		klut.num_gates():35
		max delay       :2
		max area        :35
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :32
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.ifpga.v
Peak memory: 14372864 bytes

[2021-09-09 12:13:47,697]mapper_test.py:220:[INFO]: area: 35 level: 2
[2021-09-09 13:43:10,132]mapper_test.py:79:[INFO]: run case "pci_conf_cyc_addr_dec_comb"
[2021-09-09 13:43:10,133]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 13:43:10,454]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.opt.aig; ".

Peak memory: 14635008 bytes

[2021-09-09 13:43:10,455]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 13:43:10,581]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      84.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      55.0.  Edge =      154.  Cut =      333.  T =     0.00 sec
P:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
P:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
F:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
A:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
A:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     36.36 %
Or           =        0      0.00 %
Other        =       21     63.64 %
TOTAL        =       33    100.00 %
Level =    2.  COs =   21.   100.0 %
Peak memory: 34799616 bytes

[2021-09-09 13:43:10,583]mapper_test.py:156:[INFO]: area: 33 level: 2
[2021-09-09 13:43:10,583]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 13:43:12,365]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.opt.aig
	current map manager:
		current min nodes:107
		current min depth:5
	current map manager:
		current min nodes:106
		current min depth:4
	current map manager:
		current min nodes:106
		current min depth:4
	current map manager:
		current min nodes:106
		current min depth:4
	current map manager:
		current min nodes:106
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :35
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :35
score:100
	Report mapping result:
		klut_size()     :59
		klut.num_gates():35
		max delay       :2
		max area        :35
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :32
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.ifpga.v
Peak memory: 14254080 bytes

[2021-09-09 13:43:12,366]mapper_test.py:220:[INFO]: area: 35 level: 2
[2021-09-09 15:12:16,528]mapper_test.py:79:[INFO]: run case "pci_conf_cyc_addr_dec_comb"
[2021-09-09 15:12:16,528]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:12:16,529]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:12:16,662]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      84.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      55.0.  Edge =      154.  Cut =      333.  T =     0.00 sec
P:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
P:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
F:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
A:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
A:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     36.36 %
Or           =        0      0.00 %
Other        =       21     63.64 %
TOTAL        =       33    100.00 %
Level =    2.  COs =   21.   100.0 %
Peak memory: 34729984 bytes

[2021-09-09 15:12:16,663]mapper_test.py:156:[INFO]: area: 33 level: 2
[2021-09-09 15:12:16,663]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:12:18,611]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.opt.aig
	current map manager:
		current min nodes:107
		current min depth:5
	current map manager:
		current min nodes:106
		current min depth:4
	current map manager:
		current min nodes:106
		current min depth:4
	current map manager:
		current min nodes:106
		current min depth:4
	current map manager:
		current min nodes:106
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :55
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :55
score:100
	Report mapping result:
		klut_size()     :79
		klut.num_gates():55
		max delay       :2
		max area        :55
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :11
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.ifpga.v
Peak memory: 14581760 bytes

[2021-09-09 15:12:18,611]mapper_test.py:220:[INFO]: area: 55 level: 2
[2021-09-09 15:41:20,680]mapper_test.py:79:[INFO]: run case "pci_conf_cyc_addr_dec_comb"
[2021-09-09 15:41:20,680]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:41:20,680]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:41:20,814]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      84.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      55.0.  Edge =      154.  Cut =      333.  T =     0.00 sec
P:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
P:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
F:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
A:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
A:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     36.36 %
Or           =        0      0.00 %
Other        =       21     63.64 %
TOTAL        =       33    100.00 %
Level =    2.  COs =   21.   100.0 %
Peak memory: 34947072 bytes

[2021-09-09 15:41:20,816]mapper_test.py:156:[INFO]: area: 33 level: 2
[2021-09-09 15:41:20,816]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:41:22,794]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.opt.aig
	current map manager:
		current min nodes:107
		current min depth:5
	current map manager:
		current min nodes:106
		current min depth:4
	current map manager:
		current min nodes:106
		current min depth:4
	current map manager:
		current min nodes:106
		current min depth:4
	current map manager:
		current min nodes:106
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :55
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :55
score:100
	Report mapping result:
		klut_size()     :79
		klut.num_gates():55
		max delay       :2
		max area        :55
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :11
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.ifpga.v
Peak memory: 14528512 bytes

[2021-09-09 15:41:22,795]mapper_test.py:220:[INFO]: area: 55 level: 2
[2021-09-09 16:19:24,383]mapper_test.py:79:[INFO]: run case "pci_conf_cyc_addr_dec_comb"
[2021-09-09 16:19:24,383]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:19:24,383]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:19:24,515]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      84.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      55.0.  Edge =      154.  Cut =      333.  T =     0.00 sec
P:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
P:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
F:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
A:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
A:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     36.36 %
Or           =        0      0.00 %
Other        =       21     63.64 %
TOTAL        =       33    100.00 %
Level =    2.  COs =   21.   100.0 %
Peak memory: 34951168 bytes

[2021-09-09 16:19:24,517]mapper_test.py:156:[INFO]: area: 33 level: 2
[2021-09-09 16:19:24,517]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:19:26,470]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.opt.aig
	current map manager:
		current min nodes:107
		current min depth:5
	current map manager:
		current min nodes:106
		current min depth:4
	current map manager:
		current min nodes:106
		current min depth:4
	current map manager:
		current min nodes:106
		current min depth:4
	current map manager:
		current min nodes:106
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :55
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :55
score:100
	Report mapping result:
		klut_size()     :79
		klut.num_gates():55
		max delay       :2
		max area        :55
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :11
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.ifpga.v
Peak memory: 14655488 bytes

[2021-09-09 16:19:26,471]mapper_test.py:220:[INFO]: area: 55 level: 2
[2021-09-09 16:54:09,182]mapper_test.py:79:[INFO]: run case "pci_conf_cyc_addr_dec_comb"
[2021-09-09 16:54:09,183]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:54:09,183]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:54:09,314]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      84.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      55.0.  Edge =      154.  Cut =      333.  T =     0.00 sec
P:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
P:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
F:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
A:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
A:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     36.36 %
Or           =        0      0.00 %
Other        =       21     63.64 %
TOTAL        =       33    100.00 %
Level =    2.  COs =   21.   100.0 %
Peak memory: 34566144 bytes

[2021-09-09 16:54:09,316]mapper_test.py:156:[INFO]: area: 33 level: 2
[2021-09-09 16:54:09,316]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:54:11,228]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.opt.aig
	current map manager:
		current min nodes:107
		current min depth:5
	current map manager:
		current min nodes:106
		current min depth:4
	current map manager:
		current min nodes:106
		current min depth:4
	current map manager:
		current min nodes:106
		current min depth:4
	current map manager:
		current min nodes:106
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :55
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :55
score:100
	Report mapping result:
		klut_size()     :79
		klut.num_gates():55
		max delay       :2
		max area        :55
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :11
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.ifpga.v
Peak memory: 14413824 bytes

[2021-09-09 16:54:11,228]mapper_test.py:220:[INFO]: area: 55 level: 2
[2021-09-09 17:30:29,802]mapper_test.py:79:[INFO]: run case "pci_conf_cyc_addr_dec_comb"
[2021-09-09 17:30:29,802]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 17:30:29,802]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 17:30:29,971]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      84.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      55.0.  Edge =      154.  Cut =      333.  T =     0.00 sec
P:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
P:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
F:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
A:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
A:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     36.36 %
Or           =        0      0.00 %
Other        =       21     63.64 %
TOTAL        =       33    100.00 %
Level =    2.  COs =   21.   100.0 %
Peak memory: 34897920 bytes

[2021-09-09 17:30:29,972]mapper_test.py:156:[INFO]: area: 33 level: 2
[2021-09-09 17:30:29,973]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 17:30:31,985]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.opt.aig
	current map manager:
		current min nodes:107
		current min depth:5
	current map manager:
		current min nodes:106
		current min depth:4
	current map manager:
		current min nodes:106
		current min depth:4
	current map manager:
		current min nodes:106
		current min depth:4
	current map manager:
		current min nodes:106
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :55
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :55
score:100
	Report mapping result:
		klut_size()     :79
		klut.num_gates():55
		max delay       :2
		max area        :55
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :11
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.ifpga.v
Peak memory: 14577664 bytes

[2021-09-09 17:30:31,985]mapper_test.py:220:[INFO]: area: 55 level: 2
[2021-09-13 23:34:30,061]mapper_test.py:79:[INFO]: run case "pci_conf_cyc_addr_dec_comb"
[2021-09-13 23:34:30,062]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:34:30,062]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:34:30,233]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      84.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      55.0.  Edge =      154.  Cut =      333.  T =     0.00 sec
P:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
P:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
F:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
A:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
A:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     36.36 %
Or           =        0      0.00 %
Other        =       21     63.64 %
TOTAL        =       33    100.00 %
Level =    2.  COs =   21.   100.0 %
Peak memory: 34500608 bytes

[2021-09-13 23:34:30,234]mapper_test.py:156:[INFO]: area: 33 level: 2
[2021-09-13 23:34:30,235]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:34:31,948]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.opt.aig
	current map manager:
		current min nodes:107
		current min depth:5
	current map manager:
		current min nodes:107
		current min depth:4
	current map manager:
		current min nodes:107
		current min depth:4
	current map manager:
		current min nodes:107
		current min depth:4
	current map manager:
		current min nodes:107
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :55
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :55
score:100
	Report mapping result:
		klut_size()     :79
		klut.num_gates():55
		max delay       :2
		max area        :55
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :11
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.ifpga.v
Peak memory: 12722176 bytes

[2021-09-13 23:34:31,948]mapper_test.py:220:[INFO]: area: 55 level: 2
[2021-09-13 23:43:13,094]mapper_test.py:79:[INFO]: run case "pci_conf_cyc_addr_dec_comb"
[2021-09-13 23:43:13,094]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:43:13,094]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:43:13,272]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      84.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      55.0.  Edge =      154.  Cut =      333.  T =     0.00 sec
P:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
P:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
F:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
A:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
A:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     36.36 %
Or           =        0      0.00 %
Other        =       21     63.64 %
TOTAL        =       33    100.00 %
Level =    2.  COs =   21.   100.0 %
Peak memory: 34328576 bytes

[2021-09-13 23:43:13,273]mapper_test.py:156:[INFO]: area: 33 level: 2
[2021-09-13 23:43:13,274]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:43:13,299]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.opt.aig
	current map manager:
		current min nodes:107
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :55
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :55
score:100
	Report mapping result:
		klut_size()     :79
		klut.num_gates():55
		max delay       :2
		max area        :55
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :11
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.ifpga.v
Peak memory: 6762496 bytes

[2021-09-13 23:43:13,299]mapper_test.py:220:[INFO]: area: 55 level: 2
[2021-09-14 09:04:39,381]mapper_test.py:79:[INFO]: run case "pci_conf_cyc_addr_dec_comb"
[2021-09-14 09:04:39,382]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:04:39,382]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:04:39,503]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      84.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      55.0.  Edge =      154.  Cut =      333.  T =     0.00 sec
P:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
P:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
F:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
A:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
A:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     36.36 %
Or           =        0      0.00 %
Other        =       21     63.64 %
TOTAL        =       33    100.00 %
Level =    2.  COs =   21.   100.0 %
Peak memory: 34115584 bytes

[2021-09-14 09:04:39,504]mapper_test.py:156:[INFO]: area: 33 level: 2
[2021-09-14 09:04:39,505]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:04:41,212]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.opt.aig
	current map manager:
		current min nodes:107
		current min depth:5
	current map manager:
		current min nodes:106
		current min depth:4
	current map manager:
		current min nodes:106
		current min depth:4
	current map manager:
		current min nodes:106
		current min depth:4
	current map manager:
		current min nodes:106
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :55
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :55
score:100
	Report mapping result:
		klut_size()     :79
		klut.num_gates():55
		max delay       :2
		max area        :55
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :11
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.ifpga.v
Peak memory: 14569472 bytes

[2021-09-14 09:04:41,213]mapper_test.py:220:[INFO]: area: 55 level: 2
[2021-09-14 09:22:11,059]mapper_test.py:79:[INFO]: run case "pci_conf_cyc_addr_dec_comb"
[2021-09-14 09:22:11,059]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:22:11,060]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:22:11,234]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      84.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      55.0.  Edge =      154.  Cut =      333.  T =     0.00 sec
P:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
P:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
F:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
A:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
A:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     36.36 %
Or           =        0      0.00 %
Other        =       21     63.64 %
TOTAL        =       33    100.00 %
Level =    2.  COs =   21.   100.0 %
Peak memory: 34623488 bytes

[2021-09-14 09:22:11,236]mapper_test.py:156:[INFO]: area: 33 level: 2
[2021-09-14 09:22:11,236]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:22:11,276]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.opt.aig
	current map manager:
		current min nodes:107
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :55
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :55
score:100
	Report mapping result:
		klut_size()     :79
		klut.num_gates():55
		max delay       :2
		max area        :55
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :11
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.ifpga.v
Peak memory: 7208960 bytes

[2021-09-14 09:22:11,276]mapper_test.py:220:[INFO]: area: 55 level: 2
[2021-09-15 15:37:27,254]mapper_test.py:79:[INFO]: run case "pci_conf_cyc_addr_dec_comb"
[2021-09-15 15:37:27,255]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:37:27,255]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:37:27,414]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      84.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      55.0.  Edge =      154.  Cut =      333.  T =     0.00 sec
P:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
P:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
F:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
A:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
A:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     36.36 %
Or           =        0      0.00 %
Other        =       21     63.64 %
TOTAL        =       33    100.00 %
Level =    2.  COs =   21.   100.0 %
Peak memory: 34500608 bytes

[2021-09-15 15:37:27,416]mapper_test.py:156:[INFO]: area: 33 level: 2
[2021-09-15 15:37:27,416]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:37:28,977]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.opt.aig
	current map manager:
		current min nodes:107
		current min depth:5
	current map manager:
		current min nodes:106
		current min depth:4
	current map manager:
		current min nodes:106
		current min depth:4
	current map manager:
		current min nodes:106
		current min depth:4
	current map manager:
		current min nodes:106
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :55
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :55
score:100
	Report mapping result:
		klut_size()     :79
		klut.num_gates():55
		max delay       :2
		max area        :55
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :11
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.ifpga.v
Peak memory: 13762560 bytes

[2021-09-15 15:37:28,977]mapper_test.py:220:[INFO]: area: 55 level: 2
[2021-09-15 15:55:26,374]mapper_test.py:79:[INFO]: run case "pci_conf_cyc_addr_dec_comb"
[2021-09-15 15:55:26,374]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:55:26,375]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:55:26,534]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      84.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      55.0.  Edge =      154.  Cut =      333.  T =     0.00 sec
P:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
P:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
F:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
A:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
A:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     36.36 %
Or           =        0      0.00 %
Other        =       21     63.64 %
TOTAL        =       33    100.00 %
Level =    2.  COs =   21.   100.0 %
Peak memory: 34394112 bytes

[2021-09-15 15:55:26,535]mapper_test.py:156:[INFO]: area: 33 level: 2
[2021-09-15 15:55:26,535]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:55:26,559]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.opt.aig
	current map manager:
		current min nodes:107
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :55
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :55
score:100
	Report mapping result:
		klut_size()     :79
		klut.num_gates():55
		max delay       :2
		max area        :55
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :11
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.ifpga.v
Peak memory: 6590464 bytes

[2021-09-15 15:55:26,559]mapper_test.py:220:[INFO]: area: 55 level: 2
[2021-09-18 14:07:51,355]mapper_test.py:79:[INFO]: run case "pci_conf_cyc_addr_dec_comb"
[2021-09-18 14:07:51,356]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 14:07:51,356]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 14:07:51,471]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      84.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      55.0.  Edge =      154.  Cut =      333.  T =     0.00 sec
P:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
P:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
F:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
A:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
A:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     36.36 %
Or           =        0      0.00 %
Other        =       21     63.64 %
TOTAL        =       33    100.00 %
Level =    2.  COs =   21.   100.0 %
Peak memory: 34615296 bytes

[2021-09-18 14:07:51,472]mapper_test.py:156:[INFO]: area: 33 level: 2
[2021-09-18 14:07:51,472]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 14:07:53,048]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.opt.aig
	current map manager:
		current min nodes:107
		current min depth:5
	current map manager:
		current min nodes:106
		current min depth:4
	current map manager:
		current min nodes:106
		current min depth:4
	current map manager:
		current min nodes:106
		current min depth:4
	current map manager:
		current min nodes:106
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :55
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :55
score:100
	Report mapping result:
		klut_size()     :79
		klut.num_gates():55
		max delay       :2
		max area        :55
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :11
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.ifpga.v
Peak memory: 12460032 bytes

[2021-09-18 14:07:53,049]mapper_test.py:220:[INFO]: area: 55 level: 2
[2021-09-18 16:32:22,850]mapper_test.py:79:[INFO]: run case "pci_conf_cyc_addr_dec_comb"
[2021-09-18 16:32:22,850]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 16:32:22,851]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 16:32:23,030]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      84.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      55.0.  Edge =      154.  Cut =      333.  T =     0.00 sec
P:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
P:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
F:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
A:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
A:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     36.36 %
Or           =        0      0.00 %
Other        =       21     63.64 %
TOTAL        =       33    100.00 %
Level =    2.  COs =   21.   100.0 %
Peak memory: 34324480 bytes

[2021-09-18 16:32:23,031]mapper_test.py:156:[INFO]: area: 33 level: 2
[2021-09-18 16:32:23,032]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 16:32:24,686]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.opt.aig
	current map manager:
		current min nodes:107
		current min depth:5
	current map manager:
		current min nodes:106
		current min depth:4
	current map manager:
		current min nodes:106
		current min depth:4
	current map manager:
		current min nodes:106
		current min depth:4
	current map manager:
		current min nodes:106
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :55
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :55
score:100
	Report mapping result:
		klut_size()     :79
		klut.num_gates():55
		max delay       :2
		max area        :55
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :11
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.ifpga.v
Peak memory: 12054528 bytes

[2021-09-18 16:32:24,687]mapper_test.py:220:[INFO]: area: 55 level: 2
[2021-09-22 09:01:09,805]mapper_test.py:79:[INFO]: run case "pci_conf_cyc_addr_dec_comb"
[2021-09-22 09:01:09,806]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 09:01:09,806]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 09:01:09,920]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      84.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      55.0.  Edge =      154.  Cut =      333.  T =     0.00 sec
P:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
P:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
F:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
A:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
A:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     36.36 %
Or           =        0      0.00 %
Other        =       21     63.64 %
TOTAL        =       33    100.00 %
Level =    2.  COs =   21.   100.0 %
Peak memory: 34705408 bytes

[2021-09-22 09:01:09,921]mapper_test.py:156:[INFO]: area: 33 level: 2
[2021-09-22 09:01:09,921]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 09:01:10,777]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.opt.aig
	current map manager:
		current min nodes:107
		current min depth:5
	current map manager:
		current min nodes:106
		current min depth:4
	current map manager:
		current min nodes:106
		current min depth:4
	Report mapping result:
		klut_size()     :79
		klut.num_gates():55
		max delay       :3
		max area        :55
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :11
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.ifpga.v
Peak memory: 11132928 bytes

[2021-09-22 09:01:10,778]mapper_test.py:220:[INFO]: area: 55 level: 3
[2021-09-22 11:31:01,406]mapper_test.py:79:[INFO]: run case "pci_conf_cyc_addr_dec_comb"
[2021-09-22 11:31:01,406]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 11:31:01,406]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 11:31:01,519]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      84.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      55.0.  Edge =      154.  Cut =      333.  T =     0.00 sec
P:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
P:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
F:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
A:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
A:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     36.36 %
Or           =        0      0.00 %
Other        =       21     63.64 %
TOTAL        =       33    100.00 %
Level =    2.  COs =   21.   100.0 %
Peak memory: 34623488 bytes

[2021-09-22 11:31:01,520]mapper_test.py:156:[INFO]: area: 33 level: 2
[2021-09-22 11:31:01,520]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 11:31:03,106]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.opt.aig
	current map manager:
		current min nodes:107
		current min depth:5
	current map manager:
		current min nodes:106
		current min depth:4
	current map manager:
		current min nodes:106
		current min depth:4
	current map manager:
		current min nodes:106
		current min depth:4
	current map manager:
		current min nodes:106
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :55
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :55
score:100
	Report mapping result:
		klut_size()     :79
		klut.num_gates():55
		max delay       :2
		max area        :55
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :11
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.ifpga.v
Peak memory: 12247040 bytes

[2021-09-22 11:31:03,107]mapper_test.py:220:[INFO]: area: 55 level: 2
[2021-09-23 16:50:22,668]mapper_test.py:79:[INFO]: run case "pci_conf_cyc_addr_dec_comb"
[2021-09-23 16:50:22,668]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:50:22,668]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:50:22,841]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      84.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      55.0.  Edge =      154.  Cut =      333.  T =     0.00 sec
P:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
P:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
F:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
A:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
A:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     36.36 %
Or           =        0      0.00 %
Other        =       21     63.64 %
TOTAL        =       33    100.00 %
Level =    2.  COs =   21.   100.0 %
Peak memory: 34394112 bytes

[2021-09-23 16:50:22,842]mapper_test.py:156:[INFO]: area: 33 level: 2
[2021-09-23 16:50:22,843]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:50:24,406]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.opt.aig
	current map manager:
		current min nodes:107
		current min depth:5
balancing!
	current map manager:
		current min nodes:106
		current min depth:4
rewriting!
	current map manager:
		current min nodes:106
		current min depth:4
balancing!
	current map manager:
		current min nodes:106
		current min depth:4
rewriting!
	current map manager:
		current min nodes:106
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :55
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :55
score:100
	Report mapping result:
		klut_size()     :79
		klut.num_gates():55
		max delay       :2
		max area        :55
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :11
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.ifpga.v
Peak memory: 11476992 bytes

[2021-09-23 16:50:24,407]mapper_test.py:220:[INFO]: area: 55 level: 2
[2021-09-23 17:13:06,970]mapper_test.py:79:[INFO]: run case "pci_conf_cyc_addr_dec_comb"
[2021-09-23 17:13:06,970]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:13:06,970]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:13:07,084]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      84.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      55.0.  Edge =      154.  Cut =      333.  T =     0.00 sec
P:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
P:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
F:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
A:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
A:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     36.36 %
Or           =        0      0.00 %
Other        =       21     63.64 %
TOTAL        =       33    100.00 %
Level =    2.  COs =   21.   100.0 %
Peak memory: 34189312 bytes

[2021-09-23 17:13:07,085]mapper_test.py:156:[INFO]: area: 33 level: 2
[2021-09-23 17:13:07,086]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:13:08,748]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.opt.aig
	current map manager:
		current min nodes:107
		current min depth:5
balancing!
	current map manager:
		current min nodes:106
		current min depth:4
rewriting!
	current map manager:
		current min nodes:106
		current min depth:4
balancing!
	current map manager:
		current min nodes:106
		current min depth:4
rewriting!
	current map manager:
		current min nodes:106
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :55
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :55
score:100
	Report mapping result:
		klut_size()     :79
		klut.num_gates():55
		max delay       :2
		max area        :55
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :11
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.ifpga.v
Peak memory: 12091392 bytes

[2021-09-23 17:13:08,748]mapper_test.py:220:[INFO]: area: 55 level: 2
[2021-09-23 18:14:53,146]mapper_test.py:79:[INFO]: run case "pci_conf_cyc_addr_dec_comb"
[2021-09-23 18:14:53,146]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 18:14:53,147]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 18:14:53,257]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      84.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      55.0.  Edge =      154.  Cut =      333.  T =     0.00 sec
P:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
P:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
F:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
A:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
A:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     36.36 %
Or           =        0      0.00 %
Other        =       21     63.64 %
TOTAL        =       33    100.00 %
Level =    2.  COs =   21.   100.0 %
Peak memory: 34549760 bytes

[2021-09-23 18:14:53,259]mapper_test.py:156:[INFO]: area: 33 level: 2
[2021-09-23 18:14:53,259]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 18:14:54,835]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.opt.aig
	current map manager:
		current min nodes:107
		current min depth:5
balancing!
	current map manager:
		current min nodes:106
		current min depth:4
rewriting!
	current map manager:
		current min nodes:106
		current min depth:4
balancing!
	current map manager:
		current min nodes:106
		current min depth:4
rewriting!
	current map manager:
		current min nodes:106
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :55
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :55
score:100
	Report mapping result:
		klut_size()     :79
		klut.num_gates():55
		max delay       :2
		max area        :55
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :11
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.ifpga.v
Peak memory: 11436032 bytes

[2021-09-23 18:14:54,836]mapper_test.py:220:[INFO]: area: 55 level: 2
[2021-09-27 16:41:57,511]mapper_test.py:79:[INFO]: run case "pci_conf_cyc_addr_dec_comb"
[2021-09-27 16:41:57,513]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 16:41:57,513]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 16:41:57,686]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      84.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      55.0.  Edge =      154.  Cut =      333.  T =     0.00 sec
P:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
P:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
F:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
A:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
A:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     36.36 %
Or           =        0      0.00 %
Other        =       21     63.64 %
TOTAL        =       33    100.00 %
Level =    2.  COs =   21.   100.0 %
Peak memory: 34443264 bytes

[2021-09-27 16:41:57,687]mapper_test.py:156:[INFO]: area: 33 level: 2
[2021-09-27 16:41:57,688]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 16:41:59,279]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.opt.aig
	current map manager:
		current min nodes:107
		current min depth:5
balancing!
	current map manager:
		current min nodes:106
		current min depth:4
rewriting!
	current map manager:
		current min nodes:106
		current min depth:4
balancing!
	current map manager:
		current min nodes:106
		current min depth:4
rewriting!
	current map manager:
		current min nodes:106
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :55
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :55
score:100
	Report mapping result:
		klut_size()     :79
		klut.num_gates():55
		max delay       :2
		max area        :55
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :11
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.ifpga.v
Peak memory: 12181504 bytes

[2021-09-27 16:41:59,280]mapper_test.py:220:[INFO]: area: 55 level: 2
[2021-09-27 17:48:40,073]mapper_test.py:79:[INFO]: run case "pci_conf_cyc_addr_dec_comb"
[2021-09-27 17:48:40,073]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 17:48:40,073]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 17:48:40,239]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      84.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      55.0.  Edge =      154.  Cut =      333.  T =     0.00 sec
P:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
P:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
F:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
A:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
A:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     36.36 %
Or           =        0      0.00 %
Other        =       21     63.64 %
TOTAL        =       33    100.00 %
Level =    2.  COs =   21.   100.0 %
Peak memory: 34447360 bytes

[2021-09-27 17:48:40,240]mapper_test.py:156:[INFO]: area: 33 level: 2
[2021-09-27 17:48:40,241]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 17:48:41,880]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.opt.aig
	current map manager:
		current min nodes:107
		current min depth:5
balancing!
	current map manager:
		current min nodes:106
		current min depth:4
rewriting!
	current map manager:
		current min nodes:106
		current min depth:4
balancing!
	current map manager:
		current min nodes:106
		current min depth:4
rewriting!
	current map manager:
		current min nodes:106
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :55
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :55
score:100
	Report mapping result:
		klut_size()     :79
		klut.num_gates():55
		max delay       :2
		max area        :55
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :11
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.ifpga.v
Peak memory: 12206080 bytes

[2021-09-27 17:48:41,881]mapper_test.py:220:[INFO]: area: 55 level: 2
[2021-09-28 02:14:53,693]mapper_test.py:79:[INFO]: run case "pci_conf_cyc_addr_dec_comb"
[2021-09-28 02:14:53,693]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 02:14:53,694]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 02:14:53,808]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      84.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      55.0.  Edge =      154.  Cut =      333.  T =     0.00 sec
P:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
P:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
F:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
A:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
A:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     36.36 %
Or           =        0      0.00 %
Other        =       21     63.64 %
TOTAL        =       33    100.00 %
Level =    2.  COs =   21.   100.0 %
Peak memory: 34467840 bytes

[2021-09-28 02:14:53,809]mapper_test.py:156:[INFO]: area: 33 level: 2
[2021-09-28 02:14:53,809]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 02:14:55,403]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.opt.aig
	current map manager:
		current min nodes:107
		current min depth:5
	current map manager:
		current min nodes:106
		current min depth:4
	current map manager:
		current min nodes:106
		current min depth:4
	current map manager:
		current min nodes:106
		current min depth:4
	current map manager:
		current min nodes:106
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :55
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :55
score:100
	Report mapping result:
		klut_size()     :79
		klut.num_gates():55
		max delay       :2
		max area        :55
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :11
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.ifpga.v
Peak memory: 12111872 bytes

[2021-09-28 02:14:55,403]mapper_test.py:220:[INFO]: area: 55 level: 2
[2021-09-28 16:54:08,422]mapper_test.py:79:[INFO]: run case "pci_conf_cyc_addr_dec_comb"
[2021-09-28 16:54:08,423]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 16:54:08,423]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 16:54:08,575]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      84.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      55.0.  Edge =      154.  Cut =      333.  T =     0.00 sec
P:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
P:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
F:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
A:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
A:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     36.36 %
Or           =        0      0.00 %
Other        =       21     63.64 %
TOTAL        =       33    100.00 %
Level =    2.  COs =   21.   100.0 %
Peak memory: 34512896 bytes

[2021-09-28 16:54:08,577]mapper_test.py:156:[INFO]: area: 33 level: 2
[2021-09-28 16:54:08,577]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 16:54:10,167]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.opt.aig
	current map manager:
		current min nodes:107
		current min depth:5
	current map manager:
		current min nodes:106
		current min depth:4
	current map manager:
		current min nodes:106
		current min depth:4
	current map manager:
		current min nodes:106
		current min depth:4
	current map manager:
		current min nodes:106
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :55
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :55
score:100
	Report mapping result:
		klut_size()     :79
		klut.num_gates():55
		max delay       :2
		max area        :55
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :11
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.ifpga.v
Peak memory: 12222464 bytes

[2021-09-28 16:54:10,167]mapper_test.py:220:[INFO]: area: 55 level: 2
[2021-09-28 17:33:12,748]mapper_test.py:79:[INFO]: run case "pci_conf_cyc_addr_dec_comb"
[2021-09-28 17:33:12,748]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 17:33:12,749]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 17:33:12,912]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      84.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      55.0.  Edge =      154.  Cut =      333.  T =     0.00 sec
P:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
P:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
F:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
A:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
A:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     36.36 %
Or           =        0      0.00 %
Other        =       21     63.64 %
TOTAL        =       33    100.00 %
Level =    2.  COs =   21.   100.0 %
Peak memory: 34480128 bytes

[2021-09-28 17:33:12,914]mapper_test.py:156:[INFO]: area: 33 level: 2
[2021-09-28 17:33:12,914]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 17:33:14,524]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.opt.aig
	current map manager:
		current min nodes:107
		current min depth:5
	current map manager:
		current min nodes:106
		current min depth:4
	current map manager:
		current min nodes:106
		current min depth:4
	current map manager:
		current min nodes:106
		current min depth:4
	current map manager:
		current min nodes:106
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :55
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :55
score:100
	Report mapping result:
		klut_size()     :79
		klut.num_gates():55
		max delay       :2
		max area        :55
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :11
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.ifpga.v
Peak memory: 12767232 bytes

[2021-09-28 17:33:14,525]mapper_test.py:220:[INFO]: area: 55 level: 2
[2021-10-09 10:44:06,449]mapper_test.py:79:[INFO]: run case "pci_conf_cyc_addr_dec_comb"
[2021-10-09 10:44:06,449]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 10:44:06,450]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 10:44:06,563]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      84.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      55.0.  Edge =      154.  Cut =      333.  T =     0.00 sec
P:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
P:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
F:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
A:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
A:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     36.36 %
Or           =        0      0.00 %
Other        =       21     63.64 %
TOTAL        =       33    100.00 %
Level =    2.  COs =   21.   100.0 %
Peak memory: 34430976 bytes

[2021-10-09 10:44:06,565]mapper_test.py:160:[INFO]: area: 33 level: 2
[2021-10-09 10:44:06,565]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 10:44:06,621]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.opt.aig
	current map manager:
		current min nodes:107
		current min depth:5
	current map manager:
		current min nodes:106
		current min depth:4
	current map manager:
		current min nodes:106
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :55
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :55
score:100
	Report mapping result:
		klut_size()     :79
		klut.num_gates():55
		max delay       :2
		max area        :55
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :11
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.ifpga.v
Peak memory: 7004160 bytes

[2021-10-09 10:44:06,621]mapper_test.py:224:[INFO]: area: 55 level: 2
[2021-10-09 11:26:37,022]mapper_test.py:79:[INFO]: run case "pci_conf_cyc_addr_dec_comb"
[2021-10-09 11:26:37,022]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 11:26:37,023]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 11:26:37,134]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      84.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      55.0.  Edge =      154.  Cut =      333.  T =     0.00 sec
P:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
P:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
F:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
A:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
A:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     36.36 %
Or           =        0      0.00 %
Other        =       21     63.64 %
TOTAL        =       33    100.00 %
Level =    2.  COs =   21.   100.0 %
Peak memory: 34361344 bytes

[2021-10-09 11:26:37,136]mapper_test.py:160:[INFO]: area: 33 level: 2
[2021-10-09 11:26:37,136]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 11:26:37,171]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.opt.aig
	current map manager:
		current min nodes:107
		current min depth:5
	current map manager:
		current min nodes:106
		current min depth:4
	current map manager:
		current min nodes:106
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :55
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :55
score:100
	Report mapping result:
		klut_size()     :79
		klut.num_gates():55
		max delay       :2
		max area        :55
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :11
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.ifpga.v
Peak memory: 6889472 bytes

[2021-10-09 11:26:37,172]mapper_test.py:224:[INFO]: area: 55 level: 2
[2021-10-09 16:34:45,643]mapper_test.py:79:[INFO]: run case "pci_conf_cyc_addr_dec_comb"
[2021-10-09 16:34:45,643]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:34:45,643]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:34:45,756]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      84.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      55.0.  Edge =      154.  Cut =      333.  T =     0.00 sec
P:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
P:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
F:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
A:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
A:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     36.36 %
Or           =        0      0.00 %
Other        =       21     63.64 %
TOTAL        =       33    100.00 %
Level =    2.  COs =   21.   100.0 %
Peak memory: 34553856 bytes

[2021-10-09 16:34:45,758]mapper_test.py:160:[INFO]: area: 33 level: 2
[2021-10-09 16:34:45,758]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:34:46,647]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.opt.aig
	current map manager:
		current min nodes:107
		current min depth:5
	current map manager:
		current min nodes:107
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :55
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :55
score:100
	Report mapping result:
		klut_size()     :79
		klut.num_gates():55
		max delay       :2
		max area        :55
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :11
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.ifpga.v
Peak memory: 11141120 bytes

[2021-10-09 16:34:46,648]mapper_test.py:224:[INFO]: area: 55 level: 2
[2021-10-09 16:51:48,954]mapper_test.py:79:[INFO]: run case "pci_conf_cyc_addr_dec_comb"
[2021-10-09 16:51:48,954]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:51:48,954]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:51:49,067]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      84.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      55.0.  Edge =      154.  Cut =      333.  T =     0.00 sec
P:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
P:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
F:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
A:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
A:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     36.36 %
Or           =        0      0.00 %
Other        =       21     63.64 %
TOTAL        =       33    100.00 %
Level =    2.  COs =   21.   100.0 %
Peak memory: 34480128 bytes

[2021-10-09 16:51:49,068]mapper_test.py:160:[INFO]: area: 33 level: 2
[2021-10-09 16:51:49,069]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:51:49,940]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.opt.aig
	current map manager:
		current min nodes:107
		current min depth:5
	current map manager:
		current min nodes:107
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :55
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :55
score:100
	Report mapping result:
		klut_size()     :79
		klut.num_gates():55
		max delay       :2
		max area        :55
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :11
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.ifpga.v
Peak memory: 11382784 bytes

[2021-10-09 16:51:49,941]mapper_test.py:224:[INFO]: area: 55 level: 2
[2021-10-12 11:04:43,920]mapper_test.py:79:[INFO]: run case "pci_conf_cyc_addr_dec_comb"
[2021-10-12 11:04:43,921]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:04:43,921]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:04:44,092]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      84.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      55.0.  Edge =      154.  Cut =      333.  T =     0.00 sec
P:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
P:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
F:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
A:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
A:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     36.36 %
Or           =        0      0.00 %
Other        =       21     63.64 %
TOTAL        =       33    100.00 %
Level =    2.  COs =   21.   100.0 %
Peak memory: 34324480 bytes

[2021-10-12 11:04:44,093]mapper_test.py:160:[INFO]: area: 33 level: 2
[2021-10-12 11:04:44,093]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:04:45,798]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.opt.aig
	current map manager:
		current min nodes:107
		current min depth:5
	current map manager:
		current min nodes:106
		current min depth:4
	current map manager:
		current min nodes:106
		current min depth:4
	current map manager:
		current min nodes:106
		current min depth:4
	current map manager:
		current min nodes:106
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :55
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :55
score:100
	Report mapping result:
		klut_size()     :79
		klut.num_gates():55
		max delay       :2
		max area        :55
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :11
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.ifpga.v
Peak memory: 11550720 bytes

[2021-10-12 11:04:45,799]mapper_test.py:224:[INFO]: area: 55 level: 2
[2021-10-12 11:20:58,993]mapper_test.py:79:[INFO]: run case "pci_conf_cyc_addr_dec_comb"
[2021-10-12 11:20:58,993]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:20:58,993]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:20:59,110]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      84.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      55.0.  Edge =      154.  Cut =      333.  T =     0.00 sec
P:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
P:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
F:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
A:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
A:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     36.36 %
Or           =        0      0.00 %
Other        =       21     63.64 %
TOTAL        =       33    100.00 %
Level =    2.  COs =   21.   100.0 %
Peak memory: 34525184 bytes

[2021-10-12 11:20:59,111]mapper_test.py:160:[INFO]: area: 33 level: 2
[2021-10-12 11:20:59,112]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:20:59,149]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.opt.aig
	current map manager:
		current min nodes:107
		current min depth:5
	current map manager:
		current min nodes:106
		current min depth:4
	current map manager:
		current min nodes:106
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :55
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :55
score:100
	Report mapping result:
		klut_size()     :79
		klut.num_gates():55
		max delay       :2
		max area        :55
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :11
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.ifpga.v
Peak memory: 6565888 bytes

[2021-10-12 11:20:59,150]mapper_test.py:224:[INFO]: area: 55 level: 2
[2021-10-12 13:40:13,350]mapper_test.py:79:[INFO]: run case "pci_conf_cyc_addr_dec_comb"
[2021-10-12 13:40:13,350]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 13:40:13,350]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 13:40:13,509]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      84.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      55.0.  Edge =      154.  Cut =      333.  T =     0.00 sec
P:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
P:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
F:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
A:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
A:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     36.36 %
Or           =        0      0.00 %
Other        =       21     63.64 %
TOTAL        =       33    100.00 %
Level =    2.  COs =   21.   100.0 %
Peak memory: 34226176 bytes

[2021-10-12 13:40:13,511]mapper_test.py:160:[INFO]: area: 33 level: 2
[2021-10-12 13:40:13,511]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 13:40:15,197]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.opt.aig
	current map manager:
		current min nodes:107
		current min depth:5
	current map manager:
		current min nodes:106
		current min depth:4
	current map manager:
		current min nodes:106
		current min depth:4
	current map manager:
		current min nodes:106
		current min depth:4
	current map manager:
		current min nodes:106
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :55
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :55
score:100
	Report mapping result:
		klut_size()     :79
		klut.num_gates():55
		max delay       :2
		max area        :55
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :11
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.ifpga.v
Peak memory: 11673600 bytes

[2021-10-12 13:40:15,198]mapper_test.py:224:[INFO]: area: 55 level: 2
[2021-10-12 15:10:51,254]mapper_test.py:79:[INFO]: run case "pci_conf_cyc_addr_dec_comb"
[2021-10-12 15:10:51,254]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 15:10:51,254]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 15:10:51,415]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      84.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      55.0.  Edge =      154.  Cut =      333.  T =     0.00 sec
P:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
P:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
F:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
A:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
A:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     36.36 %
Or           =        0      0.00 %
Other        =       21     63.64 %
TOTAL        =       33    100.00 %
Level =    2.  COs =   21.   100.0 %
Peak memory: 34463744 bytes

[2021-10-12 15:10:51,416]mapper_test.py:160:[INFO]: area: 33 level: 2
[2021-10-12 15:10:51,416]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 15:10:53,067]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.opt.aig
	current map manager:
		current min nodes:107
		current min depth:5
	current map manager:
		current min nodes:106
		current min depth:4
	current map manager:
		current min nodes:106
		current min depth:4
	current map manager:
		current min nodes:106
		current min depth:4
	current map manager:
		current min nodes:106
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :55
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :55
score:100
	Report mapping result:
		klut_size()     :79
		klut.num_gates():55
		max delay       :2
		max area        :55
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :11
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.ifpga.v
Peak memory: 11419648 bytes

[2021-10-12 15:10:53,068]mapper_test.py:224:[INFO]: area: 55 level: 2
[2021-10-12 18:55:55,819]mapper_test.py:79:[INFO]: run case "pci_conf_cyc_addr_dec_comb"
[2021-10-12 18:55:55,820]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 18:55:55,820]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 18:55:55,989]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      84.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      55.0.  Edge =      154.  Cut =      333.  T =     0.00 sec
P:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
P:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
F:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
A:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
A:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     36.36 %
Or           =        0      0.00 %
Other        =       21     63.64 %
TOTAL        =       33    100.00 %
Level =    2.  COs =   21.   100.0 %
Peak memory: 34467840 bytes

[2021-10-12 18:55:55,990]mapper_test.py:160:[INFO]: area: 33 level: 2
[2021-10-12 18:55:55,990]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 18:55:57,666]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.opt.aig
	current map manager:
		current min nodes:107
		current min depth:5
	current map manager:
		current min nodes:106
		current min depth:4
	current map manager:
		current min nodes:106
		current min depth:4
	current map manager:
		current min nodes:106
		current min depth:4
	current map manager:
		current min nodes:106
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :55
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :55
score:100
	Report mapping result:
		klut_size()     :79
		klut.num_gates():55
		max delay       :2
		max area        :55
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :11
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.ifpga.v
Peak memory: 11780096 bytes

[2021-10-12 18:55:57,666]mapper_test.py:224:[INFO]: area: 55 level: 2
[2021-10-18 11:49:26,410]mapper_test.py:79:[INFO]: run case "pci_conf_cyc_addr_dec_comb"
[2021-10-18 11:49:26,411]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 11:49:26,411]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 11:49:26,529]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      84.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      55.0.  Edge =      154.  Cut =      333.  T =     0.00 sec
P:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
P:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
F:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
A:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
A:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     36.36 %
Or           =        0      0.00 %
Other        =       21     63.64 %
TOTAL        =       33    100.00 %
Level =    2.  COs =   21.   100.0 %
Peak memory: 34328576 bytes

[2021-10-18 11:49:26,530]mapper_test.py:160:[INFO]: area: 33 level: 2
[2021-10-18 11:49:26,530]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 11:49:28,175]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.opt.aig
	current map manager:
		current min nodes:107
		current min depth:5
	current map manager:
		current min nodes:106
		current min depth:4
	current map manager:
		current min nodes:106
		current min depth:4
	current map manager:
		current min nodes:106
		current min depth:4
	current map manager:
		current min nodes:106
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :55
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :55
score:100
	Report mapping result:
		klut_size()     :79
		klut.num_gates():55
		max delay       :2
		max area        :55
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :11
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.ifpga.v
Peak memory: 11681792 bytes

[2021-10-18 11:49:28,176]mapper_test.py:224:[INFO]: area: 55 level: 2
[2021-10-18 12:04:52,747]mapper_test.py:79:[INFO]: run case "pci_conf_cyc_addr_dec_comb"
[2021-10-18 12:04:52,747]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 12:04:52,747]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 12:04:52,913]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      84.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      55.0.  Edge =      154.  Cut =      333.  T =     0.00 sec
P:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
P:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
F:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
A:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
A:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     36.36 %
Or           =        0      0.00 %
Other        =       21     63.64 %
TOTAL        =       33    100.00 %
Level =    2.  COs =   21.   100.0 %
Peak memory: 34365440 bytes

[2021-10-18 12:04:52,914]mapper_test.py:160:[INFO]: area: 33 level: 2
[2021-10-18 12:04:52,914]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 12:04:52,943]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.opt.aig
	current map manager:
		current min nodes:107
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :55
score:100
	Report mapping result:
		klut_size()     :79
		klut.num_gates():55
		max delay       :2
		max area        :55
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :11
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.ifpga.v
Peak memory: 6139904 bytes

[2021-10-18 12:04:52,944]mapper_test.py:224:[INFO]: area: 55 level: 2
[2021-10-19 14:12:48,470]mapper_test.py:79:[INFO]: run case "pci_conf_cyc_addr_dec_comb"
[2021-10-19 14:12:48,477]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-19 14:12:48,478]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-19 14:12:48,596]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      84.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      55.0.  Edge =      154.  Cut =      333.  T =     0.00 sec
P:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
P:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
F:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
A:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
A:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     36.36 %
Or           =        0      0.00 %
Other        =       21     63.64 %
TOTAL        =       33    100.00 %
Level =    2.  COs =   21.   100.0 %
Peak memory: 34705408 bytes

[2021-10-19 14:12:48,598]mapper_test.py:160:[INFO]: area: 33 level: 2
[2021-10-19 14:12:48,598]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-19 14:12:48,620]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.opt.aig
	current map manager:
		current min nodes:107
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :55
score:100
	Report mapping result:
		klut_size()     :79
		klut.num_gates():55
		max delay       :2
		max area        :55
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :11
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.ifpga.v
Peak memory: 6012928 bytes

[2021-10-19 14:12:48,620]mapper_test.py:224:[INFO]: area: 55 level: 2
[2021-10-22 13:36:06,327]mapper_test.py:79:[INFO]: run case "pci_conf_cyc_addr_dec_comb"
[2021-10-22 13:36:06,327]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:36:06,328]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:36:06,489]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      84.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      55.0.  Edge =      154.  Cut =      333.  T =     0.00 sec
P:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
P:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
F:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
A:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
A:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     36.36 %
Or           =        0      0.00 %
Other        =       21     63.64 %
TOTAL        =       33    100.00 %
Level =    2.  COs =   21.   100.0 %
Peak memory: 34283520 bytes

[2021-10-22 13:36:06,491]mapper_test.py:160:[INFO]: area: 33 level: 2
[2021-10-22 13:36:06,491]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:36:06,548]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.opt.aig
	current map manager:
		current min nodes:107
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :55
score:100
	Report mapping result:
		klut_size()     :79
		klut.num_gates():55
		max delay       :2
		max area        :55
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :11
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.ifpga.v
Peak memory: 8941568 bytes

[2021-10-22 13:36:06,549]mapper_test.py:224:[INFO]: area: 55 level: 2
[2021-10-22 13:56:59,194]mapper_test.py:79:[INFO]: run case "pci_conf_cyc_addr_dec_comb"
[2021-10-22 13:56:59,195]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:56:59,195]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:56:59,359]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      84.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      55.0.  Edge =      154.  Cut =      333.  T =     0.00 sec
P:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
P:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
F:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
A:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
A:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     36.36 %
Or           =        0      0.00 %
Other        =       21     63.64 %
TOTAL        =       33    100.00 %
Level =    2.  COs =   21.   100.0 %
Peak memory: 34578432 bytes

[2021-10-22 13:56:59,361]mapper_test.py:160:[INFO]: area: 33 level: 2
[2021-10-22 13:56:59,361]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:56:59,422]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.opt.aig
	current map manager:
		current min nodes:107
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :55
score:100
	Report mapping result:
		klut_size()     :79
		klut.num_gates():55
		max delay       :2
		max area        :55
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :11
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.ifpga.v
Peak memory: 8859648 bytes

[2021-10-22 13:56:59,423]mapper_test.py:224:[INFO]: area: 55 level: 2
[2021-10-22 14:03:09,810]mapper_test.py:79:[INFO]: run case "pci_conf_cyc_addr_dec_comb"
[2021-10-22 14:03:09,810]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:03:09,810]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:03:09,923]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      84.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      55.0.  Edge =      154.  Cut =      333.  T =     0.00 sec
P:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
P:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
F:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
A:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
A:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     36.36 %
Or           =        0      0.00 %
Other        =       21     63.64 %
TOTAL        =       33    100.00 %
Level =    2.  COs =   21.   100.0 %
Peak memory: 34316288 bytes

[2021-10-22 14:03:09,924]mapper_test.py:160:[INFO]: area: 33 level: 2
[2021-10-22 14:03:09,924]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:03:09,956]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.opt.aig
	current map manager:
		current min nodes:107
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :55
score:100
	Report mapping result:
		klut_size()     :79
		klut.num_gates():55
		max delay       :2
		max area        :55
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :11
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.ifpga.v
Peak memory: 6107136 bytes

[2021-10-22 14:03:09,956]mapper_test.py:224:[INFO]: area: 55 level: 2
[2021-10-22 14:06:30,793]mapper_test.py:79:[INFO]: run case "pci_conf_cyc_addr_dec_comb"
[2021-10-22 14:06:30,793]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:06:30,793]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:06:30,909]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      84.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      55.0.  Edge =      154.  Cut =      333.  T =     0.00 sec
P:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
P:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
F:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
A:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
A:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     36.36 %
Or           =        0      0.00 %
Other        =       21     63.64 %
TOTAL        =       33    100.00 %
Level =    2.  COs =   21.   100.0 %
Peak memory: 34533376 bytes

[2021-10-22 14:06:30,910]mapper_test.py:160:[INFO]: area: 33 level: 2
[2021-10-22 14:06:30,911]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:06:30,944]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.opt.aig
	current map manager:
		current min nodes:107
		current min depth:5
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :55
score:100
	Report mapping result:
		klut_size()     :79
		klut.num_gates():55
		max delay       :2
		max area        :55
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :11
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.ifpga.v
Peak memory: 5902336 bytes

[2021-10-22 14:06:30,944]mapper_test.py:224:[INFO]: area: 55 level: 2
[2021-10-23 13:38:46,394]mapper_test.py:79:[INFO]: run case "pci_conf_cyc_addr_dec_comb"
[2021-10-23 13:38:46,394]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-23 13:38:46,394]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-23 13:38:46,562]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      84.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      55.0.  Edge =      154.  Cut =      333.  T =     0.00 sec
P:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
P:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
F:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
A:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
A:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     36.36 %
Or           =        0      0.00 %
Other        =       21     63.64 %
TOTAL        =       33    100.00 %
Level =    2.  COs =   21.   100.0 %
Peak memory: 34349056 bytes

[2021-10-23 13:38:46,563]mapper_test.py:160:[INFO]: area: 33 level: 2
[2021-10-23 13:38:46,563]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-23 13:38:48,268]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.opt.aig
	current map manager:
		current min nodes:107
		current min depth:5
	current map manager:
		current min nodes:106
		current min depth:4
	current map manager:
		current min nodes:106
		current min depth:4
	current map manager:
		current min nodes:106
		current min depth:4
	current map manager:
		current min nodes:106
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :55
score:100
	Report mapping result:
		klut_size()     :79
		klut.num_gates():55
		max delay       :2
		max area        :55
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :11
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.ifpga.v
Peak memory: 11804672 bytes

[2021-10-23 13:38:48,269]mapper_test.py:224:[INFO]: area: 55 level: 2
[2021-10-24 17:50:30,600]mapper_test.py:79:[INFO]: run case "pci_conf_cyc_addr_dec_comb"
[2021-10-24 17:50:30,600]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:50:30,601]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:50:30,716]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      84.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      55.0.  Edge =      154.  Cut =      333.  T =     0.00 sec
P:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
P:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
F:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
A:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
A:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     36.36 %
Or           =        0      0.00 %
Other        =       21     63.64 %
TOTAL        =       33    100.00 %
Level =    2.  COs =   21.   100.0 %
Peak memory: 34283520 bytes

[2021-10-24 17:50:30,718]mapper_test.py:160:[INFO]: area: 33 level: 2
[2021-10-24 17:50:30,718]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:50:32,363]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.opt.aig
	current map manager:
		current min nodes:107
		current min depth:5
	current map manager:
		current min nodes:106
		current min depth:4
	current map manager:
		current min nodes:106
		current min depth:4
	current map manager:
		current min nodes:106
		current min depth:4
	current map manager:
		current min nodes:106
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :55
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :55
score:100
	Report mapping result:
		klut_size()     :79
		klut.num_gates():55
		max delay       :2
		max area        :55
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :11
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.ifpga.v
Peak memory: 11599872 bytes

[2021-10-24 17:50:32,363]mapper_test.py:224:[INFO]: area: 55 level: 2
[2021-10-24 18:10:55,710]mapper_test.py:79:[INFO]: run case "pci_conf_cyc_addr_dec_comb"
[2021-10-24 18:10:55,711]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 18:10:55,711]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 18:10:55,828]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      84.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      55.0.  Edge =      154.  Cut =      333.  T =     0.00 sec
P:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
P:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
F:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
A:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
A:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     36.36 %
Or           =        0      0.00 %
Other        =       21     63.64 %
TOTAL        =       33    100.00 %
Level =    2.  COs =   21.   100.0 %
Peak memory: 34320384 bytes

[2021-10-24 18:10:55,829]mapper_test.py:160:[INFO]: area: 33 level: 2
[2021-10-24 18:10:55,829]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 18:10:57,461]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.opt.aig
	current map manager:
		current min nodes:107
		current min depth:5
	current map manager:
		current min nodes:106
		current min depth:4
	current map manager:
		current min nodes:106
		current min depth:4
	current map manager:
		current min nodes:106
		current min depth:4
	current map manager:
		current min nodes:106
		current min depth:4
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :55
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :55
score:100
	Report mapping result:
		klut_size()     :79
		klut.num_gates():55
		max delay       :2
		max area        :55
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :11
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.ifpga.v
Peak memory: 11763712 bytes

[2021-10-24 18:10:57,462]mapper_test.py:224:[INFO]: area: 55 level: 2
[2021-10-26 10:26:25,286]mapper_test.py:79:[INFO]: run case "pci_conf_cyc_addr_dec_comb"
[2021-10-26 10:26:25,286]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:26:25,286]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:26:25,455]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      84.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      55.0.  Edge =      154.  Cut =      333.  T =     0.00 sec
P:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
P:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
F:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
A:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
A:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     36.36 %
Or           =        0      0.00 %
Other        =       21     63.64 %
TOTAL        =       33    100.00 %
Level =    2.  COs =   21.   100.0 %
Peak memory: 34447360 bytes

[2021-10-26 10:26:25,457]mapper_test.py:160:[INFO]: area: 33 level: 2
[2021-10-26 10:26:25,458]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:26:25,488]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.opt.aig
	current map manager:
		current min nodes:107
		current min depth:5
	Report mapping result:
		klut_size()     :75
		klut.num_gates():51
		max delay       :2
		max area        :55
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :26
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :21
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.ifpga.v
Peak memory: 5943296 bytes

[2021-10-26 10:26:25,489]mapper_test.py:224:[INFO]: area: 51 level: 2
[2021-10-26 11:08:59,562]mapper_test.py:79:[INFO]: run case "pci_conf_cyc_addr_dec_comb"
[2021-10-26 11:08:59,563]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:08:59,563]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:08:59,729]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      84.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      55.0.  Edge =      154.  Cut =      333.  T =     0.00 sec
P:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
P:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
F:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
A:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
A:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     36.36 %
Or           =        0      0.00 %
Other        =       21     63.64 %
TOTAL        =       33    100.00 %
Level =    2.  COs =   21.   100.0 %
Peak memory: 34430976 bytes

[2021-10-26 11:08:59,730]mapper_test.py:160:[INFO]: area: 33 level: 2
[2021-10-26 11:08:59,730]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:09:01,385]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.opt.aig
	Report mapping result:
		klut_size()     :74
		klut.num_gates():50
		max delay       :2
		max area        :55
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :28
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :20
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.ifpga.v
Peak memory: 11485184 bytes

[2021-10-26 11:09:01,386]mapper_test.py:224:[INFO]: area: 50 level: 2
[2021-10-26 11:29:28,439]mapper_test.py:79:[INFO]: run case "pci_conf_cyc_addr_dec_comb"
[2021-10-26 11:29:28,439]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:29:28,440]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:29:28,605]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      84.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      55.0.  Edge =      154.  Cut =      333.  T =     0.00 sec
P:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
P:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
F:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
A:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
A:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     36.36 %
Or           =        0      0.00 %
Other        =       21     63.64 %
TOTAL        =       33    100.00 %
Level =    2.  COs =   21.   100.0 %
Peak memory: 34291712 bytes

[2021-10-26 11:29:28,606]mapper_test.py:160:[INFO]: area: 33 level: 2
[2021-10-26 11:29:28,607]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:29:30,358]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.opt.aig
	Report mapping result:
		klut_size()     :74
		klut.num_gates():50
		max delay       :2
		max area        :55
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :28
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :20
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.ifpga.v
Peak memory: 11726848 bytes

[2021-10-26 11:29:30,359]mapper_test.py:224:[INFO]: area: 50 level: 2
[2021-10-26 12:27:30,584]mapper_test.py:79:[INFO]: run case "pci_conf_cyc_addr_dec_comb"
[2021-10-26 12:27:30,584]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 12:27:30,585]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 12:27:30,744]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      84.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      55.0.  Edge =      154.  Cut =      333.  T =     0.00 sec
P:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
P:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
F:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
A:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
A:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     36.36 %
Or           =        0      0.00 %
Other        =       21     63.64 %
TOTAL        =       33    100.00 %
Level =    2.  COs =   21.   100.0 %
Peak memory: 34516992 bytes

[2021-10-26 12:27:30,746]mapper_test.py:160:[INFO]: area: 33 level: 2
[2021-10-26 12:27:30,746]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 12:27:32,389]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.opt.aig
	Report mapping result:
		klut_size()     :79
		klut.num_gates():55
		max delay       :2
		max area        :55
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :11
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.ifpga.v
Peak memory: 11624448 bytes

[2021-10-26 12:27:32,390]mapper_test.py:224:[INFO]: area: 55 level: 2
[2021-10-26 14:13:49,789]mapper_test.py:79:[INFO]: run case "pci_conf_cyc_addr_dec_comb"
[2021-10-26 14:13:49,790]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 14:13:49,790]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 14:13:49,960]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      84.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      55.0.  Edge =      154.  Cut =      333.  T =     0.00 sec
P:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
P:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
F:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
A:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
A:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     36.36 %
Or           =        0      0.00 %
Other        =       21     63.64 %
TOTAL        =       33    100.00 %
Level =    2.  COs =   21.   100.0 %
Peak memory: 34410496 bytes

[2021-10-26 14:13:49,961]mapper_test.py:160:[INFO]: area: 33 level: 2
[2021-10-26 14:13:49,961]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 14:13:49,993]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.opt.aig
	Report mapping result:
		klut_size()     :75
		klut.num_gates():51
		max delay       :2
		max area        :55
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :26
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :21
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.ifpga.v
Peak memory: 5713920 bytes

[2021-10-26 14:13:49,994]mapper_test.py:224:[INFO]: area: 51 level: 2
[2021-10-29 16:10:55,026]mapper_test.py:79:[INFO]: run case "pci_conf_cyc_addr_dec_comb"
[2021-10-29 16:10:55,026]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-29 16:10:55,027]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-29 16:10:55,193]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      84.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      55.0.  Edge =      154.  Cut =      333.  T =     0.00 sec
P:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
P:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
F:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
A:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
A:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     36.36 %
Or           =        0      0.00 %
Other        =       21     63.64 %
TOTAL        =       33    100.00 %
Level =    2.  COs =   21.   100.0 %
Peak memory: 34537472 bytes

[2021-10-29 16:10:55,194]mapper_test.py:160:[INFO]: area: 33 level: 2
[2021-10-29 16:10:55,195]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-29 16:10:55,228]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.opt.aig
	Report mapping result:
		klut_size()     :76
		klut.num_gates():52
		max delay       :3
		max area        :52
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :27
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :21
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.ifpga.v
Peak memory: 5922816 bytes

[2021-10-29 16:10:55,229]mapper_test.py:224:[INFO]: area: 52 level: 3
[2021-11-03 09:53:02,638]mapper_test.py:79:[INFO]: run case "pci_conf_cyc_addr_dec_comb"
[2021-11-03 09:53:02,638]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 09:53:02,638]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 09:53:02,805]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      84.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      55.0.  Edge =      154.  Cut =      333.  T =     0.00 sec
P:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
P:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
F:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
A:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
A:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     36.36 %
Or           =        0      0.00 %
Other        =       21     63.64 %
TOTAL        =       33    100.00 %
Level =    2.  COs =   21.   100.0 %
Peak memory: 34418688 bytes

[2021-11-03 09:53:02,806]mapper_test.py:160:[INFO]: area: 33 level: 2
[2021-11-03 09:53:02,807]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 09:53:02,832]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.opt.aig
	Report mapping result:
		klut_size()     :76
		klut.num_gates():52
		max delay       :2
		max area        :55
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :27
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :21
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.opt.aig_output.v
	Peak memory: 5914624 bytes

[2021-11-03 09:53:02,833]mapper_test.py:226:[INFO]: area: 52 level: 2
[2021-11-03 10:05:14,865]mapper_test.py:79:[INFO]: run case "pci_conf_cyc_addr_dec_comb"
[2021-11-03 10:05:14,866]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 10:05:14,866]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 10:05:15,022]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      84.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      55.0.  Edge =      154.  Cut =      333.  T =     0.00 sec
P:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
P:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
F:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
A:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
A:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     36.36 %
Or           =        0      0.00 %
Other        =       21     63.64 %
TOTAL        =       33    100.00 %
Level =    2.  COs =   21.   100.0 %
Peak memory: 34250752 bytes

[2021-11-03 10:05:15,024]mapper_test.py:160:[INFO]: area: 33 level: 2
[2021-11-03 10:05:15,024]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 10:05:15,054]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.opt.aig
	Report mapping result:
		klut_size()     :76
		klut.num_gates():52
		max delay       :2
		max area        :55
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :27
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :20
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.opt.aig_output.v
	Peak memory: 5959680 bytes

[2021-11-03 10:05:15,055]mapper_test.py:226:[INFO]: area: 52 level: 2
[2021-11-03 13:45:14,890]mapper_test.py:79:[INFO]: run case "pci_conf_cyc_addr_dec_comb"
[2021-11-03 13:45:14,891]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:45:14,891]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:45:15,054]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      84.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      55.0.  Edge =      154.  Cut =      333.  T =     0.00 sec
P:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
P:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
F:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
A:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
A:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     36.36 %
Or           =        0      0.00 %
Other        =       21     63.64 %
TOTAL        =       33    100.00 %
Level =    2.  COs =   21.   100.0 %
Peak memory: 34353152 bytes

[2021-11-03 13:45:15,056]mapper_test.py:160:[INFO]: area: 33 level: 2
[2021-11-03 13:45:15,056]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:45:15,087]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.opt.aig
	Report mapping result:
		klut_size()     :76
		klut.num_gates():52
		max delay       :2
		max area        :55
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :27
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :20
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.opt.aig_output.v
	Peak memory: 5939200 bytes

[2021-11-03 13:45:15,088]mapper_test.py:226:[INFO]: area: 52 level: 2
[2021-11-03 13:51:30,226]mapper_test.py:79:[INFO]: run case "pci_conf_cyc_addr_dec_comb"
[2021-11-03 13:51:30,226]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:51:30,226]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:51:30,393]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      84.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      55.0.  Edge =      154.  Cut =      333.  T =     0.00 sec
P:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
P:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
F:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
A:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
A:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     36.36 %
Or           =        0      0.00 %
Other        =       21     63.64 %
TOTAL        =       33    100.00 %
Level =    2.  COs =   21.   100.0 %
Peak memory: 34467840 bytes

[2021-11-03 13:51:30,394]mapper_test.py:160:[INFO]: area: 33 level: 2
[2021-11-03 13:51:30,395]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:51:30,421]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.opt.aig
	Report mapping result:
		klut_size()     :76
		klut.num_gates():52
		max delay       :2
		max area        :55
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :27
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :20
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.opt.aig_output.v
	Peak memory: 5984256 bytes

[2021-11-03 13:51:30,422]mapper_test.py:226:[INFO]: area: 52 level: 2
[2021-11-04 15:58:29,604]mapper_test.py:79:[INFO]: run case "pci_conf_cyc_addr_dec_comb"
[2021-11-04 15:58:29,605]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 15:58:29,605]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 15:58:29,776]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      84.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      55.0.  Edge =      154.  Cut =      333.  T =     0.00 sec
P:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
P:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
F:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
A:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
A:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     36.36 %
Or           =        0      0.00 %
Other        =       21     63.64 %
TOTAL        =       33    100.00 %
Level =    2.  COs =   21.   100.0 %
Peak memory: 34725888 bytes

[2021-11-04 15:58:29,778]mapper_test.py:160:[INFO]: area: 33 level: 2
[2021-11-04 15:58:29,778]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-04 15:58:29,813]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.opt.aig
	Report mapping result:
		klut_size()     :74
		klut.num_gates():50
		max delay       :2
		max area        :55
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :26
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :21
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.opt.aig_output.v
	Peak memory: 6017024 bytes

[2021-11-04 15:58:29,814]mapper_test.py:226:[INFO]: area: 50 level: 2
[2021-11-16 12:29:02,116]mapper_test.py:79:[INFO]: run case "pci_conf_cyc_addr_dec_comb"
[2021-11-16 12:29:02,117]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 12:29:02,117]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 12:29:02,262]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      84.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      55.0.  Edge =      154.  Cut =      333.  T =     0.00 sec
P:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
P:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
F:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
A:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
A:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     36.36 %
Or           =        0      0.00 %
Other        =       21     63.64 %
TOTAL        =       33    100.00 %
Level =    2.  COs =   21.   100.0 %
Peak memory: 34373632 bytes

[2021-11-16 12:29:02,263]mapper_test.py:160:[INFO]: area: 33 level: 2
[2021-11-16 12:29:02,264]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 12:29:02,297]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.opt.aig
Mapping time: 0.002035 secs
	Report mapping result:
		klut_size()     :74
		klut.num_gates():50
		max delay       :2
		max area        :55
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :26
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :21
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.ifpga.v
	Peak memory: 5980160 bytes

[2021-11-16 12:29:02,298]mapper_test.py:228:[INFO]: area: 50 level: 2
[2021-11-16 14:17:59,688]mapper_test.py:79:[INFO]: run case "pci_conf_cyc_addr_dec_comb"
[2021-11-16 14:17:59,689]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:17:59,689]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:17:59,845]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      84.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      55.0.  Edge =      154.  Cut =      333.  T =     0.00 sec
P:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
P:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
F:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
A:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
A:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     36.36 %
Or           =        0      0.00 %
Other        =       21     63.64 %
TOTAL        =       33    100.00 %
Level =    2.  COs =   21.   100.0 %
Peak memory: 34283520 bytes

[2021-11-16 14:17:59,847]mapper_test.py:160:[INFO]: area: 33 level: 2
[2021-11-16 14:17:59,847]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:17:59,869]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.opt.aig
Mapping time: 0.001257 secs
	Report mapping result:
		klut_size()     :74
		klut.num_gates():50
		max delay       :2
		max area        :55
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :26
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :21
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.ifpga.v
	Peak memory: 5914624 bytes

[2021-11-16 14:17:59,870]mapper_test.py:228:[INFO]: area: 50 level: 2
[2021-11-16 14:24:21,511]mapper_test.py:79:[INFO]: run case "pci_conf_cyc_addr_dec_comb"
[2021-11-16 14:24:21,512]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:24:21,512]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:24:21,675]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      84.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      55.0.  Edge =      154.  Cut =      333.  T =     0.00 sec
P:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
P:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
F:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
A:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
A:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     36.36 %
Or           =        0      0.00 %
Other        =       21     63.64 %
TOTAL        =       33    100.00 %
Level =    2.  COs =   21.   100.0 %
Peak memory: 34308096 bytes

[2021-11-16 14:24:21,676]mapper_test.py:160:[INFO]: area: 33 level: 2
[2021-11-16 14:24:21,677]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:24:21,702]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.opt.aig
Mapping time: 0.001257 secs
	Report mapping result:
		klut_size()     :74
		klut.num_gates():50
		max delay       :2
		max area        :55
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :26
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :21
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.ifpga.v
	Peak memory: 5750784 bytes

[2021-11-16 14:24:21,702]mapper_test.py:228:[INFO]: area: 50 level: 2
[2021-11-17 16:36:59,020]mapper_test.py:79:[INFO]: run case "pci_conf_cyc_addr_dec_comb"
[2021-11-17 16:36:59,021]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-17 16:36:59,021]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-17 16:36:59,179]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      84.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      55.0.  Edge =      154.  Cut =      333.  T =     0.00 sec
P:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
P:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
F:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
A:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
A:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     36.36 %
Or           =        0      0.00 %
Other        =       21     63.64 %
TOTAL        =       33    100.00 %
Level =    2.  COs =   21.   100.0 %
Peak memory: 34377728 bytes

[2021-11-17 16:36:59,180]mapper_test.py:160:[INFO]: area: 33 level: 2
[2021-11-17 16:36:59,181]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-17 16:36:59,205]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.opt.aig
Mapping time: 0.001301 secs
	Report mapping result:
		klut_size()     :79
		klut.num_gates():55
		max delay       :2
		max area        :55
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :11
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.ifpga.v
	Peak memory: 5865472 bytes

[2021-11-17 16:36:59,206]mapper_test.py:228:[INFO]: area: 55 level: 2
[2021-11-18 10:19:40,173]mapper_test.py:79:[INFO]: run case "pci_conf_cyc_addr_dec_comb"
[2021-11-18 10:19:40,174]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-18 10:19:40,174]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-18 10:19:40,351]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      84.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      55.0.  Edge =      154.  Cut =      333.  T =     0.00 sec
P:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
P:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
F:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
A:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
A:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     36.36 %
Or           =        0      0.00 %
Other        =       21     63.64 %
TOTAL        =       33    100.00 %
Level =    2.  COs =   21.   100.0 %
Peak memory: 34627584 bytes

[2021-11-18 10:19:40,352]mapper_test.py:160:[INFO]: area: 33 level: 2
[2021-11-18 10:19:40,353]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-18 10:19:40,388]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.opt.aig
Mapping time: 0.005088 secs
	Report mapping result:
		klut_size()     :79
		klut.num_gates():55
		max delay       :2
		max area        :55
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :11
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.ifpga.v
	Peak memory: 6004736 bytes

[2021-11-18 10:19:40,389]mapper_test.py:228:[INFO]: area: 55 level: 2
[2021-11-23 16:12:30,684]mapper_test.py:79:[INFO]: run case "pci_conf_cyc_addr_dec_comb"
[2021-11-23 16:12:30,685]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:12:30,685]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:12:30,843]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      84.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      55.0.  Edge =      154.  Cut =      333.  T =     0.00 sec
P:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
P:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
F:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
A:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
A:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     36.36 %
Or           =        0      0.00 %
Other        =       21     63.64 %
TOTAL        =       33    100.00 %
Level =    2.  COs =   21.   100.0 %
Peak memory: 34234368 bytes

[2021-11-23 16:12:30,844]mapper_test.py:160:[INFO]: area: 33 level: 2
[2021-11-23 16:12:30,845]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:12:30,871]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.opt.aig
Mapping time: 0.003191 secs
	Report mapping result:
		klut_size()     :68
		klut.num_gates():44
		max delay       :2
		max area        :44
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :31
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.ifpga.v
	Peak memory: 6148096 bytes

[2021-11-23 16:12:30,871]mapper_test.py:228:[INFO]: area: 44 level: 2
[2021-11-23 16:43:29,603]mapper_test.py:79:[INFO]: run case "pci_conf_cyc_addr_dec_comb"
[2021-11-23 16:43:29,604]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:43:29,604]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:43:29,771]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      84.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      55.0.  Edge =      154.  Cut =      333.  T =     0.00 sec
P:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
P:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
F:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
A:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
A:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     36.36 %
Or           =        0      0.00 %
Other        =       21     63.64 %
TOTAL        =       33    100.00 %
Level =    2.  COs =   21.   100.0 %
Peak memory: 34496512 bytes

[2021-11-23 16:43:29,773]mapper_test.py:160:[INFO]: area: 33 level: 2
[2021-11-23 16:43:29,773]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:43:29,808]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.opt.aig
Mapping time: 0.005092 secs
	Report mapping result:
		klut_size()     :68
		klut.num_gates():44
		max delay       :2
		max area        :44
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :31
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.ifpga.v
	Peak memory: 6201344 bytes

[2021-11-23 16:43:29,808]mapper_test.py:228:[INFO]: area: 44 level: 2
[2021-11-24 11:39:32,899]mapper_test.py:79:[INFO]: run case "pci_conf_cyc_addr_dec_comb"
[2021-11-24 11:39:32,900]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 11:39:32,900]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 11:39:33,061]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      84.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      55.0.  Edge =      154.  Cut =      333.  T =     0.00 sec
P:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
P:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
F:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
A:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
A:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     36.36 %
Or           =        0      0.00 %
Other        =       21     63.64 %
TOTAL        =       33    100.00 %
Level =    2.  COs =   21.   100.0 %
Peak memory: 34430976 bytes

[2021-11-24 11:39:33,063]mapper_test.py:160:[INFO]: area: 33 level: 2
[2021-11-24 11:39:33,063]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 11:39:33,094]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.opt.aig
Mapping time: 0.000182 secs
	Report mapping result:
		klut_size()     :79
		klut.num_gates():55
		max delay       :2
		max area        :55
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :11
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.ifpga.v
	Peak memory: 5992448 bytes

[2021-11-24 11:39:33,095]mapper_test.py:228:[INFO]: area: 55 level: 2
[2021-11-24 12:02:46,640]mapper_test.py:79:[INFO]: run case "pci_conf_cyc_addr_dec_comb"
[2021-11-24 12:02:46,640]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:02:46,641]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:02:46,800]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      84.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      55.0.  Edge =      154.  Cut =      333.  T =     0.00 sec
P:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
P:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
F:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
A:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
A:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     36.36 %
Or           =        0      0.00 %
Other        =       21     63.64 %
TOTAL        =       33    100.00 %
Level =    2.  COs =   21.   100.0 %
Peak memory: 34320384 bytes

[2021-11-24 12:02:46,801]mapper_test.py:160:[INFO]: area: 33 level: 2
[2021-11-24 12:02:46,801]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:02:46,818]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.opt.aig
Mapping time: 0.000131 secs
	Report mapping result:
		klut_size()     :79
		klut.num_gates():55
		max delay       :2
		max area        :55
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :11
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.ifpga.v
	Peak memory: 5939200 bytes

[2021-11-24 12:02:46,819]mapper_test.py:228:[INFO]: area: 55 level: 2
[2021-11-24 12:06:38,718]mapper_test.py:79:[INFO]: run case "pci_conf_cyc_addr_dec_comb"
[2021-11-24 12:06:38,719]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:06:38,719]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:06:38,883]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      84.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      55.0.  Edge =      154.  Cut =      333.  T =     0.00 sec
P:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
P:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
F:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
A:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
A:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     36.36 %
Or           =        0      0.00 %
Other        =       21     63.64 %
TOTAL        =       33    100.00 %
Level =    2.  COs =   21.   100.0 %
Peak memory: 34603008 bytes

[2021-11-24 12:06:38,885]mapper_test.py:160:[INFO]: area: 33 level: 2
[2021-11-24 12:06:38,885]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:06:38,905]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.opt.aig
Mapping time: 0.001298 secs
	Report mapping result:
		klut_size()     :79
		klut.num_gates():55
		max delay       :2
		max area        :55
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :11
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.ifpga.v
	Peak memory: 5967872 bytes

[2021-11-24 12:06:38,906]mapper_test.py:228:[INFO]: area: 55 level: 2
[2021-11-24 12:12:10,098]mapper_test.py:79:[INFO]: run case "pci_conf_cyc_addr_dec_comb"
[2021-11-24 12:12:10,098]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:12:10,098]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:12:10,265]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      84.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      55.0.  Edge =      154.  Cut =      333.  T =     0.00 sec
P:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
P:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
F:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
A:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
A:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     36.36 %
Or           =        0      0.00 %
Other        =       21     63.64 %
TOTAL        =       33    100.00 %
Level =    2.  COs =   21.   100.0 %
Peak memory: 34717696 bytes

[2021-11-24 12:12:10,266]mapper_test.py:160:[INFO]: area: 33 level: 2
[2021-11-24 12:12:10,266]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:12:10,285]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.opt.aig
[i] total time =  0.00 secs
Mapping time: 0.00057 secs
	Report mapping result:
		klut_size()     :57
		klut.num_gates():33
		max delay       :2
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :31
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.ifpga.v
	Peak memory: 5808128 bytes

[2021-11-24 12:12:10,285]mapper_test.py:228:[INFO]: area: 33 level: 2
[2021-11-24 12:58:36,748]mapper_test.py:79:[INFO]: run case "pci_conf_cyc_addr_dec_comb"
[2021-11-24 12:58:36,749]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:58:36,749]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:58:36,907]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      84.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      55.0.  Edge =      154.  Cut =      333.  T =     0.00 sec
P:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
P:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
F:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
A:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
A:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     36.36 %
Or           =        0      0.00 %
Other        =       21     63.64 %
TOTAL        =       33    100.00 %
Level =    2.  COs =   21.   100.0 %
Peak memory: 34275328 bytes

[2021-11-24 12:58:36,909]mapper_test.py:160:[INFO]: area: 33 level: 2
[2021-11-24 12:58:36,909]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:58:36,933]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.opt.aig
Mapping time: 0.001316 secs
	Report mapping result:
		klut_size()     :79
		klut.num_gates():55
		max delay       :2
		max area        :55
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :11
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.ifpga.v
	Peak memory: 5943296 bytes

[2021-11-24 12:58:36,934]mapper_test.py:228:[INFO]: area: 55 level: 2
[2021-11-24 13:15:58,072]mapper_test.py:79:[INFO]: run case "pci_conf_cyc_addr_dec_comb"
[2021-11-24 13:15:58,073]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:15:58,073]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:15:58,234]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      84.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      55.0.  Edge =      154.  Cut =      333.  T =     0.00 sec
P:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
P:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
F:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
A:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
A:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     36.36 %
Or           =        0      0.00 %
Other        =       21     63.64 %
TOTAL        =       33    100.00 %
Level =    2.  COs =   21.   100.0 %
Peak memory: 34451456 bytes

[2021-11-24 13:15:58,235]mapper_test.py:160:[INFO]: area: 33 level: 2
[2021-11-24 13:15:58,236]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:15:59,887]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.opt.aig
Mapping time: 0.00132 secs
	Report mapping result:
		klut_size()     :79
		klut.num_gates():55
		max delay       :2
		max area        :55
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :11
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.ifpga.v
	Peak memory: 11132928 bytes

[2021-11-24 13:15:59,888]mapper_test.py:228:[INFO]: area: 55 level: 2
[2021-11-24 13:38:35,309]mapper_test.py:79:[INFO]: run case "pci_conf_cyc_addr_dec_comb"
[2021-11-24 13:38:35,309]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:38:35,309]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:38:35,466]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      84.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      55.0.  Edge =      154.  Cut =      333.  T =     0.00 sec
P:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
P:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      333.  T =     0.00 sec
F:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
A:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
A:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
E:  Del =    2.00.  Ar =      33.0.  Edge =      129.  Cut =      245.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     36.36 %
Or           =        0      0.00 %
Other        =       21     63.64 %
TOTAL        =       33    100.00 %
Level =    2.  COs =   21.   100.0 %
Peak memory: 34746368 bytes

[2021-11-24 13:38:35,467]mapper_test.py:160:[INFO]: area: 33 level: 2
[2021-11-24 13:38:35,467]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:38:37,112]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.opt.aig
Mapping time: 0.000112 secs
	Report mapping result:
		klut_size()     :79
		klut.num_gates():55
		max delay       :2
		max area        :55
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :11
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.ifpga.v
	Peak memory: 11120640 bytes

[2021-11-24 13:38:37,112]mapper_test.py:228:[INFO]: area: 55 level: 2
