#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x607b6c8dac50 .scope module, "rv_mc_tb" "rv_mc_tb" 2 3;
 .timescale -9 -12;
v0x607b6c90a3b0_0 .var "clk", 0 0;
v0x607b6c90a450_0 .var "cycle_cnt", 31 0;
v0x607b6c90a530_0 .var "jal_expect", 31 0;
v0x607b6c90a5f0_0 .var/i "jal_rd", 31 0;
v0x607b6c90a6d0_0 .var "jal_returned", 31 0;
v0x607b6c90a7b0 .array "prev_regs", 0 31, 31 0;
v0x607b6c90a870_0 .var/i "ri", 31 0;
v0x607b6c90a950_0 .var "rst", 0 0;
S_0x607b6c8c9b30 .scope module, "dut" "rv_mc" 2 11, 3 1 0, S_0x607b6c8dac50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
v0x607b6c909120_0 .net "addr", 31 0, L_0x607b6c90b2b0;  1 drivers
v0x607b6c909200_0 .net "alu_control", 3 0, v0x607b6c8c4c50_0;  1 drivers
v0x607b6c9092c0_0 .net "clk", 0 0, v0x607b6c90a3b0_0;  1 drivers
v0x607b6c909360_0 .net "instr", 31 0, v0x607b6c900b40_0;  1 drivers
v0x607b6c909400_0 .net "read_data", 31 0, L_0x607b6c8d6ed0;  1 drivers
v0x607b6c9095a0_0 .net "rst", 0 0, v0x607b6c90a950_0;  1 drivers
v0x607b6c909640_0 .net "sel_alu_src_a", 1 0, v0x607b6c8fb880_0;  1 drivers
v0x607b6c909790_0 .net "sel_alu_src_b", 1 0, v0x607b6c8fb960_0;  1 drivers
v0x607b6c9098e0_0 .net "sel_ext", 2 0, v0x607b6c8fc430_0;  1 drivers
v0x607b6c909ac0_0 .net "sel_mem_addr", 0 0, v0x607b6c8fba40_0;  1 drivers
v0x607b6c909bf0_0 .net "sel_result", 1 0, v0x607b6c8fbb00_0;  1 drivers
v0x607b6c909d40_0 .net "we_ir", 0 0, v0x607b6c8fbcc0_0;  1 drivers
v0x607b6c909de0_0 .net "we_mem", 0 0, v0x607b6c8fbd80_0;  1 drivers
v0x607b6c909e80_0 .net "we_pc_to_dp", 0 0, L_0x607b6c90ad30;  1 drivers
v0x607b6c909f20_0 .net "we_rf", 0 0, v0x607b6c8fbe40_0;  1 drivers
v0x607b6c90a050_0 .net "write_data", 31 0, v0x607b6c901fd0_0;  1 drivers
v0x607b6c90a1a0_0 .net "zero", 0 0, L_0x607b6c91ce80;  1 drivers
L_0x607b6c90ae50 .part v0x607b6c900b40_0, 0, 7;
L_0x607b6c90afa0 .part v0x607b6c900b40_0, 12, 3;
L_0x607b6c90b0d0 .part v0x607b6c900b40_0, 30, 1;
S_0x607b6c8d3010 .scope module, "CTRL" "controller" 3 19, 4 3 0, S_0x607b6c8c9b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 7 "op";
    .port_info 3 /INPUT 3 "funct3";
    .port_info 4 /INPUT 1 "funct7b5";
    .port_info 5 /INPUT 1 "zero";
    .port_info 6 /OUTPUT 2 "sel_alu_src_a";
    .port_info 7 /OUTPUT 2 "sel_alu_src_b";
    .port_info 8 /OUTPUT 2 "sel_result";
    .port_info 9 /OUTPUT 1 "sel_mem_addr";
    .port_info 10 /OUTPUT 1 "we_mem";
    .port_info 11 /OUTPUT 1 "we_pc";
    .port_info 12 /OUTPUT 1 "we_ir";
    .port_info 13 /OUTPUT 1 "we_rf";
    .port_info 14 /OUTPUT 3 "sel_ext";
    .port_info 15 /OUTPUT 4 "alu_control";
L_0x607b6c90aca0 .functor AND 1, v0x607b6c8fb3b0_0, L_0x607b6c91ce80, C4<1>, C4<1>;
L_0x607b6c90ad30 .functor OR 1, L_0x607b6c90aca0, v0x607b6c8fb700_0, C4<0>, C4<0>;
v0x607b6c8fc550_0 .net *"_ivl_2", 0 0, L_0x607b6c90aca0;  1 drivers
v0x607b6c8fc630_0 .net "alu_control", 3 0, v0x607b6c8c4c50_0;  alias, 1 drivers
v0x607b6c8fc6f0_0 .net "alu_op", 1 0, v0x607b6c8c2b00_0;  1 drivers
v0x607b6c8fc7e0_0 .net "branch", 0 0, v0x607b6c8fb3b0_0;  1 drivers
v0x607b6c8fc880_0 .net "clk", 0 0, v0x607b6c90a3b0_0;  alias, 1 drivers
v0x607b6c8fc970_0 .net "funct3", 2 0, L_0x607b6c90afa0;  1 drivers
v0x607b6c8fca10_0 .net "funct7b5", 0 0, L_0x607b6c90b0d0;  1 drivers
v0x607b6c8fcab0_0 .net "op", 6 0, L_0x607b6c90ae50;  1 drivers
v0x607b6c8fcba0_0 .net "pc_update", 0 0, v0x607b6c8fb700_0;  1 drivers
v0x607b6c8fcc40_0 .net "rst", 0 0, v0x607b6c90a950_0;  alias, 1 drivers
v0x607b6c8fcd10_0 .net "sel_alu_src_a", 1 0, v0x607b6c8fb880_0;  alias, 1 drivers
v0x607b6c8fcde0_0 .net "sel_alu_src_b", 1 0, v0x607b6c8fb960_0;  alias, 1 drivers
v0x607b6c8fceb0_0 .net "sel_ext", 2 0, v0x607b6c8fc430_0;  alias, 1 drivers
v0x607b6c8fcf80_0 .net "sel_mem_addr", 0 0, v0x607b6c8fba40_0;  alias, 1 drivers
v0x607b6c8fd050_0 .net "sel_result", 1 0, v0x607b6c8fbb00_0;  alias, 1 drivers
v0x607b6c8fd120_0 .net "we_ir", 0 0, v0x607b6c8fbcc0_0;  alias, 1 drivers
v0x607b6c8fd1f0_0 .net "we_mem", 0 0, v0x607b6c8fbd80_0;  alias, 1 drivers
v0x607b6c8fd2c0_0 .net "we_pc", 0 0, L_0x607b6c90ad30;  alias, 1 drivers
v0x607b6c8fd360_0 .net "we_rf", 0 0, v0x607b6c8fbe40_0;  alias, 1 drivers
v0x607b6c8fd430_0 .net "zero", 0 0, L_0x607b6c91ce80;  alias, 1 drivers
L_0x607b6c90ac00 .part L_0x607b6c90ae50, 5, 1;
S_0x607b6c8c80e0 .scope module, "ALU_DEC" "ALU_Decoder" 4 35, 5 3 0, S_0x607b6c8d3010;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ALUOp";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 1 "funct7b5";
    .port_info 3 /INPUT 1 "opb5";
    .port_info 4 /OUTPUT 4 "alu_control";
L_0x607b6c8c28e0 .functor AND 1, L_0x607b6c90b0d0, L_0x607b6c90ac00, C4<1>, C4<1>;
v0x607b6c8c3ab0_0 .net "ALUOp", 1 0, v0x607b6c8c2b00_0;  alias, 1 drivers
v0x607b6c8c4c50_0 .var "alu_control", 3 0;
v0x607b6c8c4d50_0 .net "funct3", 2 0, L_0x607b6c90afa0;  alias, 1 drivers
v0x607b6c8d6ff0_0 .net "funct7b5", 0 0, L_0x607b6c90b0d0;  alias, 1 drivers
v0x607b6c8d7090_0 .net "opb5", 0 0, L_0x607b6c90ac00;  1 drivers
v0x607b6c8c2a00_0 .net "r_sub", 0 0, L_0x607b6c8c28e0;  1 drivers
E_0x607b6c8e5800 .event anyedge, v0x607b6c8c3ab0_0, v0x607b6c8c4d50_0, v0x607b6c8c2a00_0, v0x607b6c8d6ff0_0;
S_0x607b6c8fa780 .scope module, "FSM" "main_fsm" 4 18, 6 1 0, S_0x607b6c8d3010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 7 "op";
    .port_info 3 /INPUT 1 "zero";
    .port_info 4 /OUTPUT 2 "sel_alu_src_a";
    .port_info 5 /OUTPUT 2 "sel_alu_src_b";
    .port_info 6 /OUTPUT 2 "alu_op";
    .port_info 7 /OUTPUT 2 "sel_result";
    .port_info 8 /OUTPUT 1 "sel_mem_addr";
    .port_info 9 /OUTPUT 1 "we_mem";
    .port_info 10 /OUTPUT 1 "pc_update";
    .port_info 11 /OUTPUT 1 "we_ir";
    .port_info 12 /OUTPUT 1 "we_rf";
    .port_info 13 /OUTPUT 1 "branch";
P_0x607b6c8fa980 .param/l "S0_FETCH" 1 6 18, C4<0000>;
P_0x607b6c8fa9c0 .param/l "S10_JAL" 1 6 28, C4<1010>;
P_0x607b6c8faa00 .param/l "S11_LUI" 1 6 29, C4<1011>;
P_0x607b6c8faa40 .param/l "S1_DECODE" 1 6 19, C4<0001>;
P_0x607b6c8faa80 .param/l "S2_EXE_ADDR" 1 6 20, C4<0010>;
P_0x607b6c8faac0 .param/l "S3_MEM_RD" 1 6 21, C4<0011>;
P_0x607b6c8fab00 .param/l "S4_WB_MEM" 1 6 22, C4<0100>;
P_0x607b6c8fab40 .param/l "S5_MEM_WR" 1 6 23, C4<0101>;
P_0x607b6c8fab80 .param/l "S6_EXE_R" 1 6 24, C4<0110>;
P_0x607b6c8fabc0 .param/l "S7_WB_ALU" 1 6 25, C4<0111>;
P_0x607b6c8fac00 .param/l "S8_BEQ" 1 6 26, C4<1000>;
P_0x607b6c8fac40 .param/l "S9_EXE_I" 1 6 27, C4<1001>;
v0x607b6c8c2b00_0 .var "alu_op", 1 0;
v0x607b6c8fb3b0_0 .var "branch", 0 0;
v0x607b6c8fb450_0 .net "clk", 0 0, v0x607b6c90a3b0_0;  alias, 1 drivers
v0x607b6c8fb4f0_0 .var "next_state", 3 0;
v0x607b6c8fb5d0_0 .net "op", 6 0, L_0x607b6c90ae50;  alias, 1 drivers
v0x607b6c8fb700_0 .var "pc_update", 0 0;
v0x607b6c8fb7c0_0 .net "rst", 0 0, v0x607b6c90a950_0;  alias, 1 drivers
v0x607b6c8fb880_0 .var "sel_alu_src_a", 1 0;
v0x607b6c8fb960_0 .var "sel_alu_src_b", 1 0;
v0x607b6c8fba40_0 .var "sel_mem_addr", 0 0;
v0x607b6c8fbb00_0 .var "sel_result", 1 0;
v0x607b6c8fbbe0_0 .var "state", 3 0;
v0x607b6c8fbcc0_0 .var "we_ir", 0 0;
v0x607b6c8fbd80_0 .var "we_mem", 0 0;
v0x607b6c8fbe40_0 .var "we_rf", 0 0;
v0x607b6c8fbf00_0 .net "zero", 0 0, L_0x607b6c91ce80;  alias, 1 drivers
E_0x607b6c8e4dd0 .event anyedge, v0x607b6c8fbbe0_0, v0x607b6c8fb5d0_0;
E_0x607b6c8e2fa0/0 .event negedge, v0x607b6c8fb7c0_0;
E_0x607b6c8e2fa0/1 .event posedge, v0x607b6c8fb450_0;
E_0x607b6c8e2fa0 .event/or E_0x607b6c8e2fa0/0, E_0x607b6c8e2fa0/1;
S_0x607b6c8fc180 .scope module, "INST_DEC" "Instr_Decoder" 4 43, 7 1 0, S_0x607b6c8d3010;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "op";
    .port_info 1 /OUTPUT 3 "sel_ext";
v0x607b6c8fc350_0 .net "op", 6 0, L_0x607b6c90ae50;  alias, 1 drivers
v0x607b6c8fc430_0 .var "sel_ext", 2 0;
E_0x607b6c8e2f20 .event anyedge, v0x607b6c8fb5d0_0;
S_0x607b6c8fd5e0 .scope module, "DP" "datapath" 3 38, 8 1 0, S_0x607b6c8c9b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 2 "sel_result";
    .port_info 3 /INPUT 1 "we_rf";
    .port_info 4 /INPUT 3 "sel_ext";
    .port_info 5 /INPUT 4 "alu_control";
    .port_info 6 /OUTPUT 1 "zero";
    .port_info 7 /OUTPUT 32 "instr";
    .port_info 8 /OUTPUT 32 "addr";
    .port_info 9 /OUTPUT 32 "write_data";
    .port_info 10 /INPUT 32 "read_data";
    .port_info 11 /INPUT 1 "we_ir";
    .port_info 12 /INPUT 1 "we_pc";
    .port_info 13 /INPUT 1 "sel_mem_addr";
    .port_info 14 /INPUT 2 "sel_alu_src_a";
    .port_info 15 /INPUT 2 "sel_alu_src_b";
L_0x607b6c90b170 .functor BUFZ 32, L_0x607b6c91d5d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x607b6c906a70_0 .net "A", 31 0, v0x607b6c901940_0;  1 drivers
v0x607b6c906ba0_0 .net "SrcA", 31 0, L_0x607b6c91c4e0;  1 drivers
v0x607b6c906cb0_0 .net "SrcB", 31 0, L_0x607b6c91cbb0;  1 drivers
v0x607b6c906da0_0 .net "addr", 31 0, L_0x607b6c90b2b0;  alias, 1 drivers
v0x607b6c906e60_0 .net "alu_control", 3 0, v0x607b6c8c4c50_0;  alias, 1 drivers
v0x607b6c906f50_0 .net "alu_out_reg", 31 0, v0x607b6c8ff670_0;  1 drivers
v0x607b6c907060_0 .net "alu_result", 31 0, L_0x607b6c91cd80;  1 drivers
v0x607b6c907120_0 .net "clk", 0 0, v0x607b6c90a3b0_0;  alias, 1 drivers
v0x607b6c9071c0_0 .net "data_out", 31 0, v0x607b6c8ffd00_0;  1 drivers
v0x607b6c907310_0 .net "imm_ext", 31 0, v0x607b6c900200_0;  1 drivers
v0x607b6c907420_0 .net "instr", 31 0, v0x607b6c900b40_0;  alias, 1 drivers
v0x607b6c9074e0_0 .net "old_pc", 31 0, v0x607b6c901260_0;  1 drivers
v0x607b6c9075d0_0 .net "pc", 31 0, v0x607b6c8fdf50_0;  1 drivers
v0x607b6c907720_0 .net "pc_next", 31 0, L_0x607b6c90b170;  1 drivers
v0x607b6c9077e0_0 .net "rd1", 31 0, L_0x607b6c91b580;  1 drivers
v0x607b6c907880_0 .net "rd2", 31 0, L_0x607b6c91ba70;  1 drivers
v0x607b6c907990_0 .net "read_data", 31 0, L_0x607b6c8d6ed0;  alias, 1 drivers
v0x607b6c907bb0_0 .net "result", 31 0, L_0x607b6c91d5d0;  1 drivers
v0x607b6c907c70_0 .net "rst", 0 0, v0x607b6c90a950_0;  alias, 1 drivers
v0x607b6c907d10_0 .net "sel_alu_src_a", 1 0, v0x607b6c8fb880_0;  alias, 1 drivers
v0x607b6c907dd0_0 .net "sel_alu_src_b", 1 0, v0x607b6c8fb960_0;  alias, 1 drivers
v0x607b6c907e90_0 .net "sel_ext", 2 0, v0x607b6c8fc430_0;  alias, 1 drivers
v0x607b6c907f50_0 .net "sel_mem_addr", 0 0, v0x607b6c8fba40_0;  alias, 1 drivers
v0x607b6c907ff0_0 .net "sel_result", 1 0, v0x607b6c8fbb00_0;  alias, 1 drivers
v0x607b6c9080b0_0 .net "we_ir", 0 0, v0x607b6c8fbcc0_0;  alias, 1 drivers
v0x607b6c908150_0 .net "we_pc", 0 0, L_0x607b6c90ad30;  alias, 1 drivers
v0x607b6c9081f0_0 .net "we_rf", 0 0, v0x607b6c8fbe40_0;  alias, 1 drivers
v0x607b6c908290_0 .net "write_data", 31 0, v0x607b6c901fd0_0;  alias, 1 drivers
v0x607b6c9083a0_0 .net "zero", 0 0, L_0x607b6c91ce80;  alias, 1 drivers
L_0x607b6c91bc50 .part v0x607b6c900b40_0, 15, 5;
L_0x607b6c91bcf0 .part v0x607b6c900b40_0, 20, 5;
L_0x607b6c91bd90 .part v0x607b6c900b40_0, 7, 5;
L_0x607b6c91bf40 .part v0x607b6c900b40_0, 7, 25;
S_0x607b6c8fd920 .scope module, "PC_reg" "flopenr" 8 26, 9 1 0, S_0x607b6c8fd5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /OUTPUT 32 "q";
P_0x607b6c8fdb00 .param/l "WIDTH" 0 9 1, +C4<00000000000000000000000000100000>;
v0x607b6c8fdc90_0 .net "clk", 0 0, v0x607b6c90a3b0_0;  alias, 1 drivers
v0x607b6c8fdda0_0 .net "d", 31 0, L_0x607b6c90b170;  alias, 1 drivers
v0x607b6c8fde80_0 .net "en", 0 0, L_0x607b6c90ad30;  alias, 1 drivers
v0x607b6c8fdf50_0 .var "q", 31 0;
v0x607b6c8fdff0_0 .net "rst", 0 0, v0x607b6c90a950_0;  alias, 1 drivers
S_0x607b6c8fe1d0 .scope module, "addr_mux" "mux2" 8 36, 10 1 0, S_0x607b6c8fd5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x607b6c8fe3d0 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000100000>;
v0x607b6c8fe470_0 .net "d0", 31 0, v0x607b6c8fdf50_0;  alias, 1 drivers
v0x607b6c8fe560_0 .net "d1", 31 0, L_0x607b6c91d5d0;  alias, 1 drivers
v0x607b6c8fe620_0 .net "s", 0 0, v0x607b6c8fba40_0;  alias, 1 drivers
v0x607b6c8fe740_0 .net "y", 31 0, L_0x607b6c90b2b0;  alias, 1 drivers
L_0x607b6c90b2b0 .functor MUXZ 32, v0x607b6c8fdf50_0, L_0x607b6c91d5d0, v0x607b6c8fba40_0, C4<>;
S_0x607b6c8fe880 .scope module, "alu_inst" "ALU" 8 118, 11 3 0, S_0x607b6c8fd5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "alu_control";
    .port_info 3 /OUTPUT 32 "Result";
    .port_info 4 /OUTPUT 1 "Zero";
L_0x607b6c91cd80 .functor BUFZ 32, v0x607b6c8ff0f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x607b6c8feaf0_0 .net/s "A", 31 0, L_0x607b6c91c4e0;  alias, 1 drivers
v0x607b6c8febf0_0 .net/s "B", 31 0, L_0x607b6c91cbb0;  alias, 1 drivers
v0x607b6c8fecd0_0 .net "Result", 31 0, L_0x607b6c91cd80;  alias, 1 drivers
v0x607b6c8fedc0_0 .net "Zero", 0 0, L_0x607b6c91ce80;  alias, 1 drivers
L_0x7fdd02241450 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x607b6c8feeb0_0 .net/2u *"_ivl_2", 31 0, L_0x7fdd02241450;  1 drivers
v0x607b6c8fefe0_0 .net "alu_control", 3 0, v0x607b6c8c4c50_0;  alias, 1 drivers
v0x607b6c8ff0f0_0 .var "res", 31 0;
E_0x607b6c8fea90 .event anyedge, v0x607b6c8c4c50_0, v0x607b6c8feaf0_0, v0x607b6c8febf0_0;
L_0x607b6c91ce80 .cmp/eq 32, v0x607b6c8ff0f0_0, L_0x7fdd02241450;
S_0x607b6c8ff270 .scope module, "alu_reg" "flopr" 8 127, 12 1 0, S_0x607b6c8fd5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0x607b6c8ff450 .param/l "WIDTH" 0 12 1, +C4<00000000000000000000000000100000>;
v0x607b6c8ff4f0_0 .net "clk", 0 0, v0x607b6c90a3b0_0;  alias, 1 drivers
v0x607b6c8ff5b0_0 .net "d", 31 0, L_0x607b6c91cd80;  alias, 1 drivers
v0x607b6c8ff670_0 .var "q", 31 0;
v0x607b6c8ff740_0 .net "rst", 0 0, v0x607b6c90a950_0;  alias, 1 drivers
S_0x607b6c8ff890 .scope module, "datSrcA" "flopr" 8 60, 12 1 0, S_0x607b6c8fd5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0x607b6c8ffac0 .param/l "WIDTH" 0 12 1, +C4<00000000000000000000000000100000>;
v0x607b6c8ffb60_0 .net "clk", 0 0, v0x607b6c90a3b0_0;  alias, 1 drivers
v0x607b6c8ffc20_0 .net "d", 31 0, L_0x607b6c8d6ed0;  alias, 1 drivers
v0x607b6c8ffd00_0 .var "q", 31 0;
v0x607b6c8ffdf0_0 .net "rst", 0 0, v0x607b6c90a950_0;  alias, 1 drivers
S_0x607b6c8fffd0 .scope module, "ext" "Sign_Extend" 8 78, 13 3 0, S_0x607b6c8fd5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 25 "Ins";
    .port_info 1 /INPUT 3 "sel_ext";
    .port_info 2 /OUTPUT 32 "ImmExt";
v0x607b6c900200_0 .var "ImmExt", 31 0;
v0x607b6c900300_0 .net "Ins", 31 7, L_0x607b6c91bf40;  1 drivers
v0x607b6c9003e0_0 .net "sel_ext", 2 0, v0x607b6c8fc430_0;  alias, 1 drivers
E_0x607b6c900180 .event anyedge, v0x607b6c8fc430_0, v0x607b6c900300_0;
S_0x607b6c900550 .scope module, "instr_reg" "flopenr" 8 44, 9 1 0, S_0x607b6c8fd5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /OUTPUT 32 "q";
P_0x607b6c900730 .param/l "WIDTH" 0 9 1, +C4<00000000000000000000000000100000>;
v0x607b6c900890_0 .net "clk", 0 0, v0x607b6c90a3b0_0;  alias, 1 drivers
v0x607b6c900930_0 .net "d", 31 0, L_0x607b6c8d6ed0;  alias, 1 drivers
v0x607b6c900a20_0 .net "en", 0 0, v0x607b6c8fbcc0_0;  alias, 1 drivers
v0x607b6c900b40_0 .var "q", 31 0;
v0x607b6c900be0_0 .net "rst", 0 0, v0x607b6c90a950_0;  alias, 1 drivers
S_0x607b6c900d70 .scope module, "old_pc_reg" "flopenr" 8 52, 9 1 0, S_0x607b6c8fd5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /OUTPUT 32 "q";
P_0x607b6c900f50 .param/l "WIDTH" 0 9 1, +C4<00000000000000000000000000100000>;
v0x607b6c900ff0_0 .net "clk", 0 0, v0x607b6c90a3b0_0;  alias, 1 drivers
v0x607b6c9010b0_0 .net "d", 31 0, v0x607b6c8fdf50_0;  alias, 1 drivers
v0x607b6c9011c0_0 .net "en", 0 0, v0x607b6c8fbcc0_0;  alias, 1 drivers
v0x607b6c901260_0 .var "q", 31 0;
v0x607b6c901320_0 .net "rst", 0 0, v0x607b6c90a950_0;  alias, 1 drivers
S_0x607b6c9014b0 .scope module, "rd1_reg" "flopr" 8 85, 12 1 0, S_0x607b6c8fd5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0x607b6c8ffa70 .param/l "WIDTH" 0 12 1, +C4<00000000000000000000000000100000>;
v0x607b6c9017a0_0 .net "clk", 0 0, v0x607b6c90a3b0_0;  alias, 1 drivers
v0x607b6c901860_0 .net "d", 31 0, L_0x607b6c91b580;  alias, 1 drivers
v0x607b6c901940_0 .var "q", 31 0;
v0x607b6c901a30_0 .net "rst", 0 0, v0x607b6c90a950_0;  alias, 1 drivers
S_0x607b6c901b80 .scope module, "rd2_reg" "flopr" 8 92, 12 1 0, S_0x607b6c8fd5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0x607b6c901d60 .param/l "WIDTH" 0 12 1, +C4<00000000000000000000000000100000>;
v0x607b6c901e30_0 .net "clk", 0 0, v0x607b6c90a3b0_0;  alias, 1 drivers
v0x607b6c901ef0_0 .net "d", 31 0, L_0x607b6c91ba70;  alias, 1 drivers
v0x607b6c901fd0_0 .var "q", 31 0;
v0x607b6c9020c0_0 .net "rst", 0 0, v0x607b6c90a950_0;  alias, 1 drivers
S_0x607b6c902320 .scope module, "res_mux" "mux3" 8 135, 14 1 0, S_0x607b6c8fd5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 32 "d2";
    .port_info 3 /INPUT 2 "s";
    .port_info 4 /OUTPUT 32 "y";
P_0x607b6c902500 .param/l "WIDTH" 0 14 1, +C4<00000000000000000000000000100000>;
L_0x7fdd02241498 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x607b6c9025d0_0 .net/2u *"_ivl_0", 1 0, L_0x7fdd02241498;  1 drivers
v0x607b6c9026d0_0 .net *"_ivl_10", 0 0, L_0x607b6c91d260;  1 drivers
L_0x7fdd02241570 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x607b6c902790_0 .net/2u *"_ivl_12", 31 0, L_0x7fdd02241570;  1 drivers
v0x607b6c902880_0 .net *"_ivl_14", 31 0, L_0x607b6c91d350;  1 drivers
v0x607b6c902960_0 .net *"_ivl_16", 31 0, L_0x607b6c91d490;  1 drivers
v0x607b6c902a90_0 .net *"_ivl_2", 0 0, L_0x607b6c91d080;  1 drivers
L_0x7fdd022414e0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x607b6c902b50_0 .net/2u *"_ivl_4", 1 0, L_0x7fdd022414e0;  1 drivers
v0x607b6c902c30_0 .net *"_ivl_6", 0 0, L_0x607b6c91d170;  1 drivers
L_0x7fdd02241528 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x607b6c902cf0_0 .net/2u *"_ivl_8", 1 0, L_0x7fdd02241528;  1 drivers
v0x607b6c902dd0_0 .net "d0", 31 0, v0x607b6c8ff670_0;  alias, 1 drivers
v0x607b6c902e90_0 .net "d1", 31 0, v0x607b6c8ffd00_0;  alias, 1 drivers
v0x607b6c902f60_0 .net "d2", 31 0, L_0x607b6c91cd80;  alias, 1 drivers
v0x607b6c903000_0 .net "s", 1 0, v0x607b6c8fbb00_0;  alias, 1 drivers
v0x607b6c903110_0 .net "y", 31 0, L_0x607b6c91d5d0;  alias, 1 drivers
L_0x607b6c91d080 .cmp/eq 2, v0x607b6c8fbb00_0, L_0x7fdd02241498;
L_0x607b6c91d170 .cmp/eq 2, v0x607b6c8fbb00_0, L_0x7fdd022414e0;
L_0x607b6c91d260 .cmp/eq 2, v0x607b6c8fbb00_0, L_0x7fdd02241528;
L_0x607b6c91d350 .functor MUXZ 32, L_0x7fdd02241570, L_0x607b6c91cd80, L_0x607b6c91d260, C4<>;
L_0x607b6c91d490 .functor MUXZ 32, L_0x607b6c91d350, v0x607b6c8ffd00_0, L_0x607b6c91d170, C4<>;
L_0x607b6c91d5d0 .functor MUXZ 32, L_0x607b6c91d490, v0x607b6c8ff670_0, L_0x607b6c91d080, C4<>;
S_0x607b6c903250 .scope module, "rf" "Register_File" 8 67, 15 1 0, S_0x607b6c8fd5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "WE";
    .port_info 3 /INPUT 5 "A1";
    .port_info 4 /INPUT 5 "A2";
    .port_info 5 /INPUT 5 "A3";
    .port_info 6 /INPUT 32 "WD";
    .port_info 7 /OUTPUT 32 "RD1";
    .port_info 8 /OUTPUT 32 "RD2";
v0x607b6c9035e0_0 .net "A1", 4 0, L_0x607b6c91bc50;  1 drivers
v0x607b6c9036e0_0 .net "A2", 4 0, L_0x607b6c91bcf0;  1 drivers
v0x607b6c9037c0_0 .net "A3", 4 0, L_0x607b6c91bd90;  1 drivers
v0x607b6c903880_0 .net "RD1", 31 0, L_0x607b6c91b580;  alias, 1 drivers
v0x607b6c903970_0 .net "RD2", 31 0, L_0x607b6c91ba70;  alias, 1 drivers
v0x607b6c903a60 .array "Register", 0 31, 31 0;
v0x607b6c903b00_0 .net "WD", 31 0, L_0x607b6c91d5d0;  alias, 1 drivers
v0x607b6c903c10_0 .net "WE", 0 0, v0x607b6c8fbe40_0;  alias, 1 drivers
L_0x7fdd02241018 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x607b6c903d00_0 .net/2u *"_ivl_0", 4 0, L_0x7fdd02241018;  1 drivers
L_0x7fdd022410a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x607b6c903de0_0 .net *"_ivl_11", 1 0, L_0x7fdd022410a8;  1 drivers
L_0x7fdd022410f0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x607b6c903ec0_0 .net/2u *"_ivl_14", 4 0, L_0x7fdd022410f0;  1 drivers
v0x607b6c903fa0_0 .net *"_ivl_16", 0 0, L_0x607b6c91b6c0;  1 drivers
L_0x7fdd02241138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x607b6c904060_0 .net/2u *"_ivl_18", 31 0, L_0x7fdd02241138;  1 drivers
v0x607b6c904140_0 .net *"_ivl_2", 0 0, L_0x607b6c90b390;  1 drivers
v0x607b6c904200_0 .net *"_ivl_20", 31 0, L_0x607b6c91b800;  1 drivers
v0x607b6c9042e0_0 .net *"_ivl_22", 6 0, L_0x607b6c91b8e0;  1 drivers
L_0x7fdd02241180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x607b6c9043c0_0 .net *"_ivl_25", 1 0, L_0x7fdd02241180;  1 drivers
L_0x7fdd02241060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x607b6c9045b0_0 .net/2u *"_ivl_4", 31 0, L_0x7fdd02241060;  1 drivers
v0x607b6c904690_0 .net *"_ivl_6", 31 0, L_0x607b6c91b440;  1 drivers
v0x607b6c904770_0 .net *"_ivl_8", 6 0, L_0x607b6c91b4e0;  1 drivers
v0x607b6c904850_0 .net "clk", 0 0, v0x607b6c90a3b0_0;  alias, 1 drivers
v0x607b6c9048f0_0 .var/i "i", 31 0;
o0x7fdd0228bcf8 .functor BUFZ 1, C4<z>; HiZ drive
v0x607b6c9049d0_0 .net "rst", 0 0, o0x7fdd0228bcf8;  0 drivers
E_0x607b6c903560/0 .event negedge, v0x607b6c9049d0_0;
E_0x607b6c903560/1 .event posedge, v0x607b6c8fb450_0;
E_0x607b6c903560 .event/or E_0x607b6c903560/0, E_0x607b6c903560/1;
L_0x607b6c90b390 .cmp/eq 5, L_0x607b6c91bc50, L_0x7fdd02241018;
L_0x607b6c91b440 .array/port v0x607b6c903a60, L_0x607b6c91b4e0;
L_0x607b6c91b4e0 .concat [ 5 2 0 0], L_0x607b6c91bc50, L_0x7fdd022410a8;
L_0x607b6c91b580 .functor MUXZ 32, L_0x607b6c91b440, L_0x7fdd02241060, L_0x607b6c90b390, C4<>;
L_0x607b6c91b6c0 .cmp/eq 5, L_0x607b6c91bcf0, L_0x7fdd022410f0;
L_0x607b6c91b800 .array/port v0x607b6c903a60, L_0x607b6c91b8e0;
L_0x607b6c91b8e0 .concat [ 5 2 0 0], L_0x607b6c91bcf0, L_0x7fdd02241180;
L_0x607b6c91ba70 .functor MUXZ 32, L_0x607b6c91b800, L_0x7fdd02241138, L_0x607b6c91b6c0, C4<>;
S_0x607b6c904bb0 .scope module, "src_a_mux" "mux3" 8 100, 14 1 0, S_0x607b6c8fd5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 32 "d2";
    .port_info 3 /INPUT 2 "s";
    .port_info 4 /OUTPUT 32 "y";
P_0x607b6c904d40 .param/l "WIDTH" 0 14 1, +C4<00000000000000000000000000100000>;
L_0x7fdd022411c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x607b6c904e60_0 .net/2u *"_ivl_0", 1 0, L_0x7fdd022411c8;  1 drivers
v0x607b6c904f60_0 .net *"_ivl_10", 0 0, L_0x607b6c91c1c0;  1 drivers
L_0x7fdd022412a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x607b6c905020_0 .net/2u *"_ivl_12", 31 0, L_0x7fdd022412a0;  1 drivers
v0x607b6c905110_0 .net *"_ivl_14", 31 0, L_0x607b6c91c260;  1 drivers
v0x607b6c9051f0_0 .net *"_ivl_16", 31 0, L_0x607b6c91c3a0;  1 drivers
v0x607b6c905320_0 .net *"_ivl_2", 0 0, L_0x607b6c91bfe0;  1 drivers
L_0x7fdd02241210 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x607b6c9053e0_0 .net/2u *"_ivl_4", 1 0, L_0x7fdd02241210;  1 drivers
v0x607b6c9054c0_0 .net *"_ivl_6", 0 0, L_0x607b6c91c0d0;  1 drivers
L_0x7fdd02241258 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x607b6c905580_0 .net/2u *"_ivl_8", 1 0, L_0x7fdd02241258;  1 drivers
v0x607b6c905660_0 .net "d0", 31 0, v0x607b6c8fdf50_0;  alias, 1 drivers
v0x607b6c905720_0 .net "d1", 31 0, v0x607b6c901260_0;  alias, 1 drivers
v0x607b6c9057e0_0 .net "d2", 31 0, v0x607b6c901940_0;  alias, 1 drivers
v0x607b6c9058b0_0 .net "s", 1 0, v0x607b6c8fb880_0;  alias, 1 drivers
v0x607b6c905950_0 .net "y", 31 0, L_0x607b6c91c4e0;  alias, 1 drivers
L_0x607b6c91bfe0 .cmp/eq 2, v0x607b6c8fb880_0, L_0x7fdd022411c8;
L_0x607b6c91c0d0 .cmp/eq 2, v0x607b6c8fb880_0, L_0x7fdd02241210;
L_0x607b6c91c1c0 .cmp/eq 2, v0x607b6c8fb880_0, L_0x7fdd02241258;
L_0x607b6c91c260 .functor MUXZ 32, L_0x7fdd022412a0, v0x607b6c901940_0, L_0x607b6c91c1c0, C4<>;
L_0x607b6c91c3a0 .functor MUXZ 32, L_0x607b6c91c260, v0x607b6c901260_0, L_0x607b6c91c0d0, C4<>;
L_0x607b6c91c4e0 .functor MUXZ 32, L_0x607b6c91c3a0, v0x607b6c8fdf50_0, L_0x607b6c91bfe0, C4<>;
S_0x607b6c905ac0 .scope module, "src_b_mux" "mux3" 8 109, 14 1 0, S_0x607b6c8fd5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 32 "d2";
    .port_info 3 /INPUT 2 "s";
    .port_info 4 /OUTPUT 32 "y";
P_0x607b6c905ca0 .param/l "WIDTH" 0 14 1, +C4<00000000000000000000000000100000>;
L_0x7fdd022412e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x607b6c905df0_0 .net/2u *"_ivl_0", 1 0, L_0x7fdd022412e8;  1 drivers
v0x607b6c905ef0_0 .net *"_ivl_10", 0 0, L_0x607b6c91c840;  1 drivers
L_0x7fdd022413c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x607b6c905fb0_0 .net/2u *"_ivl_12", 31 0, L_0x7fdd022413c0;  1 drivers
v0x607b6c9060a0_0 .net *"_ivl_14", 31 0, L_0x607b6c91c930;  1 drivers
v0x607b6c906180_0 .net *"_ivl_16", 31 0, L_0x607b6c91ca70;  1 drivers
v0x607b6c9062b0_0 .net *"_ivl_2", 0 0, L_0x607b6c91c660;  1 drivers
L_0x7fdd02241330 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x607b6c906370_0 .net/2u *"_ivl_4", 1 0, L_0x7fdd02241330;  1 drivers
v0x607b6c906450_0 .net *"_ivl_6", 0 0, L_0x607b6c91c750;  1 drivers
L_0x7fdd02241378 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x607b6c906510_0 .net/2u *"_ivl_8", 1 0, L_0x7fdd02241378;  1 drivers
v0x607b6c9065f0_0 .net "d0", 31 0, v0x607b6c901fd0_0;  alias, 1 drivers
v0x607b6c9066b0_0 .net "d1", 31 0, v0x607b6c900200_0;  alias, 1 drivers
L_0x7fdd02241408 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x607b6c906780_0 .net "d2", 31 0, L_0x7fdd02241408;  1 drivers
v0x607b6c906840_0 .net "s", 1 0, v0x607b6c8fb960_0;  alias, 1 drivers
v0x607b6c906900_0 .net "y", 31 0, L_0x607b6c91cbb0;  alias, 1 drivers
L_0x607b6c91c660 .cmp/eq 2, v0x607b6c8fb960_0, L_0x7fdd022412e8;
L_0x607b6c91c750 .cmp/eq 2, v0x607b6c8fb960_0, L_0x7fdd02241330;
L_0x607b6c91c840 .cmp/eq 2, v0x607b6c8fb960_0, L_0x7fdd02241378;
L_0x607b6c91c930 .functor MUXZ 32, L_0x7fdd022413c0, L_0x7fdd02241408, L_0x607b6c91c840, C4<>;
L_0x607b6c91ca70 .functor MUXZ 32, L_0x607b6c91c930, v0x607b6c900200_0, L_0x607b6c91c750, C4<>;
L_0x607b6c91cbb0 .functor MUXZ 32, L_0x607b6c91ca70, v0x607b6c901fd0_0, L_0x607b6c91c660, C4<>;
S_0x607b6c9086d0 .scope module, "MEM" "mem" 3 11, 16 1 0, S_0x607b6c8c9b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "WE";
    .port_info 2 /INPUT 32 "A";
    .port_info 3 /INPUT 32 "WD";
    .port_info 4 /OUTPUT 32 "RD";
L_0x607b6c8d6ed0 .functor BUFZ 32, L_0x607b6c90a9f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x607b6c908990_0 .net "A", 31 0, L_0x607b6c90b2b0;  alias, 1 drivers
v0x607b6c908ac0 .array "RAM", 1023 0, 31 0;
v0x607b6c908b80_0 .net "RD", 31 0, L_0x607b6c8d6ed0;  alias, 1 drivers
v0x607b6c908c20_0 .net "WD", 31 0, v0x607b6c901fd0_0;  alias, 1 drivers
v0x607b6c908ce0_0 .net "WE", 0 0, v0x607b6c8fbd80_0;  alias, 1 drivers
v0x607b6c908e20_0 .net *"_ivl_0", 31 0, L_0x607b6c90a9f0;  1 drivers
v0x607b6c908f00_0 .net *"_ivl_3", 29 0, L_0x607b6c90aab0;  1 drivers
v0x607b6c908fe0_0 .net "clk", 0 0, v0x607b6c90a3b0_0;  alias, 1 drivers
E_0x607b6c908930 .event posedge, v0x607b6c8fb450_0;
L_0x607b6c90a9f0 .array/port v0x607b6c908ac0, L_0x607b6c90aab0;
L_0x607b6c90aab0 .part L_0x607b6c90b2b0, 2, 30;
    .scope S_0x607b6c9086d0;
T_0 ;
    %wait E_0x607b6c908930;
    %load/vec4 v0x607b6c908ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x607b6c908c20_0;
    %load/vec4 v0x607b6c908990_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x607b6c908ac0, 0, 4;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x607b6c8fa780;
T_1 ;
    %wait E_0x607b6c8e2fa0;
    %load/vec4 v0x607b6c8fb7c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x607b6c8fbbe0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x607b6c8fb4f0_0;
    %assign/vec4 v0x607b6c8fbbe0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x607b6c8fa780;
T_2 ;
    %wait E_0x607b6c8e4dd0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x607b6c8fb880_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x607b6c8fb960_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x607b6c8c2b00_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x607b6c8fbb00_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x607b6c8fba40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x607b6c8fbd80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x607b6c8fb700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x607b6c8fbcc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x607b6c8fbe40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x607b6c8fb3b0_0, 0, 1;
    %load/vec4 v0x607b6c8fbbe0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %jmp T_2.12;
T_2.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x607b6c8fba40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x607b6c8fbcc0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x607b6c8fb880_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x607b6c8fb960_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x607b6c8c2b00_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x607b6c8fbb00_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x607b6c8fb700_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x607b6c8fb4f0_0, 0, 4;
    %jmp T_2.12;
T_2.1 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x607b6c8fb880_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x607b6c8fb960_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x607b6c8c2b00_0, 0, 2;
    %load/vec4 v0x607b6c8fb5d0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_2.19, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x607b6c8fb4f0_0, 0, 4;
    %jmp T_2.21;
T_2.13 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x607b6c8fb4f0_0, 0, 4;
    %jmp T_2.21;
T_2.14 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x607b6c8fb4f0_0, 0, 4;
    %jmp T_2.21;
T_2.15 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x607b6c8fb4f0_0, 0, 4;
    %jmp T_2.21;
T_2.16 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x607b6c8fb4f0_0, 0, 4;
    %jmp T_2.21;
T_2.17 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x607b6c8fb4f0_0, 0, 4;
    %jmp T_2.21;
T_2.18 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x607b6c8fb4f0_0, 0, 4;
    %jmp T_2.21;
T_2.19 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x607b6c8fb4f0_0, 0, 4;
    %jmp T_2.21;
T_2.21 ;
    %pop/vec4 1;
    %jmp T_2.12;
T_2.2 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x607b6c8fb880_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x607b6c8fb960_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x607b6c8c2b00_0, 0, 2;
    %load/vec4 v0x607b6c8fb5d0_0;
    %cmpi/e 3, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_2.22, 8;
    %pushi/vec4 3, 0, 4;
    %jmp/1 T_2.23, 8;
T_2.22 ; End of true expr.
    %pushi/vec4 5, 0, 4;
    %jmp/0 T_2.23, 8;
 ; End of false expr.
    %blend;
T_2.23;
    %store/vec4 v0x607b6c8fb4f0_0, 0, 4;
    %jmp T_2.12;
T_2.3 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x607b6c8fbb00_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x607b6c8fba40_0, 0, 1;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x607b6c8fb4f0_0, 0, 4;
    %jmp T_2.12;
T_2.4 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x607b6c8fbb00_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x607b6c8fbe40_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x607b6c8fb4f0_0, 0, 4;
    %jmp T_2.12;
T_2.5 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x607b6c8fbb00_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x607b6c8fba40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x607b6c8fbd80_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x607b6c8fb4f0_0, 0, 4;
    %jmp T_2.12;
T_2.6 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x607b6c8fb880_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x607b6c8fb960_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x607b6c8c2b00_0, 0, 2;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x607b6c8fb4f0_0, 0, 4;
    %jmp T_2.12;
T_2.7 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x607b6c8fbb00_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x607b6c8fbe40_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x607b6c8fb4f0_0, 0, 4;
    %jmp T_2.12;
T_2.8 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x607b6c8fb880_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x607b6c8fb960_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x607b6c8c2b00_0, 0, 2;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x607b6c8fb4f0_0, 0, 4;
    %jmp T_2.12;
T_2.9 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x607b6c8fb880_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x607b6c8fb960_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x607b6c8c2b00_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x607b6c8fbb00_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x607b6c8fb3b0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x607b6c8fb4f0_0, 0, 4;
    %jmp T_2.12;
T_2.10 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x607b6c8fbb00_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x607b6c8fb880_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x607b6c8fb960_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x607b6c8c2b00_0, 0, 2;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x607b6c8fb4f0_0, 0, 4;
    %jmp T_2.12;
T_2.11 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x607b6c8fb880_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x607b6c8fb960_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x607b6c8c2b00_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x607b6c8fbb00_0, 0, 2;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x607b6c8fb4f0_0, 0, 4;
    %jmp T_2.12;
T_2.12 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x607b6c8c80e0;
T_3 ;
    %wait E_0x607b6c8e5800;
    %load/vec4 v0x607b6c8c3ab0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x607b6c8c4c50_0, 0, 4;
    %jmp T_3.5;
T_3.0 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x607b6c8c4c50_0, 0, 4;
    %jmp T_3.5;
T_3.1 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x607b6c8c4c50_0, 0, 4;
    %jmp T_3.5;
T_3.2 ;
    %load/vec4 v0x607b6c8c4d50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x607b6c8c4c50_0, 0, 4;
    %jmp T_3.15;
T_3.6 ;
    %load/vec4 v0x607b6c8c2a00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.16, 8;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x607b6c8c4c50_0, 0, 4;
    %jmp T_3.17;
T_3.16 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x607b6c8c4c50_0, 0, 4;
T_3.17 ;
    %jmp T_3.15;
T_3.7 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x607b6c8c4c50_0, 0, 4;
    %jmp T_3.15;
T_3.8 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x607b6c8c4c50_0, 0, 4;
    %jmp T_3.15;
T_3.9 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x607b6c8c4c50_0, 0, 4;
    %jmp T_3.15;
T_3.10 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x607b6c8c4c50_0, 0, 4;
    %jmp T_3.15;
T_3.11 ;
    %load/vec4 v0x607b6c8d6ff0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.18, 8;
    %pushi/vec4 3, 0, 4;
    %jmp/1 T_3.19, 8;
T_3.18 ; End of true expr.
    %pushi/vec4 2, 0, 4;
    %jmp/0 T_3.19, 8;
 ; End of false expr.
    %blend;
T_3.19;
    %store/vec4 v0x607b6c8c4c50_0, 0, 4;
    %jmp T_3.15;
T_3.12 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x607b6c8c4c50_0, 0, 4;
    %jmp T_3.15;
T_3.13 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x607b6c8c4c50_0, 0, 4;
    %jmp T_3.15;
T_3.15 ;
    %pop/vec4 1;
    %jmp T_3.5;
T_3.3 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x607b6c8c4c50_0, 0, 4;
    %jmp T_3.5;
T_3.5 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x607b6c8fc180;
T_4 ;
    %wait E_0x607b6c8e2f20;
    %load/vec4 v0x607b6c8fc350_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x607b6c8fc430_0, 0, 3;
    %jmp T_4.7;
T_4.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x607b6c8fc430_0, 0, 3;
    %jmp T_4.7;
T_4.1 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x607b6c8fc430_0, 0, 3;
    %jmp T_4.7;
T_4.2 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x607b6c8fc430_0, 0, 3;
    %jmp T_4.7;
T_4.3 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x607b6c8fc430_0, 0, 3;
    %jmp T_4.7;
T_4.4 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x607b6c8fc430_0, 0, 3;
    %jmp T_4.7;
T_4.5 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x607b6c8fc430_0, 0, 3;
    %jmp T_4.7;
T_4.7 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x607b6c8fd920;
T_5 ;
    %wait E_0x607b6c8e2fa0;
    %load/vec4 v0x607b6c8fdff0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x607b6c8fdf50_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x607b6c8fde80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x607b6c8fdda0_0;
    %assign/vec4 v0x607b6c8fdf50_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x607b6c900550;
T_6 ;
    %wait E_0x607b6c8e2fa0;
    %load/vec4 v0x607b6c900be0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x607b6c900b40_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x607b6c900a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x607b6c900930_0;
    %assign/vec4 v0x607b6c900b40_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x607b6c900d70;
T_7 ;
    %wait E_0x607b6c8e2fa0;
    %load/vec4 v0x607b6c901320_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x607b6c901260_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x607b6c9011c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x607b6c9010b0_0;
    %assign/vec4 v0x607b6c901260_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x607b6c8ff890;
T_8 ;
    %wait E_0x607b6c8e2fa0;
    %load/vec4 v0x607b6c8ffdf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x607b6c8ffd00_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x607b6c8ffc20_0;
    %assign/vec4 v0x607b6c8ffd00_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x607b6c903250;
T_9 ;
    %wait E_0x607b6c903560;
    %load/vec4 v0x607b6c9049d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x607b6c9048f0_0, 0, 32;
T_9.2 ;
    %load/vec4 v0x607b6c9048f0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_9.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x607b6c9048f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x607b6c903a60, 0, 4;
    %load/vec4 v0x607b6c9048f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x607b6c9048f0_0, 0, 32;
    %jmp T_9.2;
T_9.3 ;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x607b6c903c10_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_9.6, 9;
    %load/vec4 v0x607b6c9037c0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_9.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x607b6c903b00_0;
    %load/vec4 v0x607b6c9037c0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x607b6c903a60, 0, 4;
T_9.4 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x607b6c8fffd0;
T_10 ;
    %wait E_0x607b6c900180;
    %load/vec4 v0x607b6c9003e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x607b6c900200_0, 0, 32;
    %jmp T_10.6;
T_10.0 ;
    %load/vec4 v0x607b6c900300_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v0x607b6c900300_0;
    %parti/s 12, 13, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x607b6c900200_0, 0, 32;
    %jmp T_10.6;
T_10.1 ;
    %load/vec4 v0x607b6c900300_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v0x607b6c900300_0;
    %parti/s 7, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x607b6c900300_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x607b6c900200_0, 0, 32;
    %jmp T_10.6;
T_10.2 ;
    %load/vec4 v0x607b6c900300_0;
    %parti/s 1, 24, 6;
    %replicate 19;
    %load/vec4 v0x607b6c900300_0;
    %parti/s 1, 24, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x607b6c900300_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x607b6c900300_0;
    %parti/s 6, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x607b6c900300_0;
    %parti/s 4, 1, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x607b6c900200_0, 0, 32;
    %jmp T_10.6;
T_10.3 ;
    %load/vec4 v0x607b6c900300_0;
    %parti/s 20, 5, 4;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0x607b6c900200_0, 0, 32;
    %jmp T_10.6;
T_10.4 ;
    %load/vec4 v0x607b6c900300_0;
    %parti/s 1, 24, 6;
    %replicate 11;
    %load/vec4 v0x607b6c900300_0;
    %parti/s 1, 24, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x607b6c900300_0;
    %parti/s 8, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x607b6c900300_0;
    %parti/s 1, 13, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x607b6c900300_0;
    %parti/s 10, 14, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x607b6c900200_0, 0, 32;
    %jmp T_10.6;
T_10.6 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x607b6c9014b0;
T_11 ;
    %wait E_0x607b6c8e2fa0;
    %load/vec4 v0x607b6c901a30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x607b6c901940_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x607b6c901860_0;
    %assign/vec4 v0x607b6c901940_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x607b6c901b80;
T_12 ;
    %wait E_0x607b6c8e2fa0;
    %load/vec4 v0x607b6c9020c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x607b6c901fd0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x607b6c901ef0_0;
    %assign/vec4 v0x607b6c901fd0_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x607b6c8fe880;
T_13 ;
    %wait E_0x607b6c8fea90;
    %load/vec4 v0x607b6c8fefe0_0;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %load/vec4 v0x607b6c8feaf0_0;
    %store/vec4 v0x607b6c8ff0f0_0, 0, 32;
    %jmp T_13.13;
T_13.0 ;
    %load/vec4 v0x607b6c8feaf0_0;
    %load/vec4 v0x607b6c8febf0_0;
    %add;
    %store/vec4 v0x607b6c8ff0f0_0, 0, 32;
    %jmp T_13.13;
T_13.1 ;
    %load/vec4 v0x607b6c8feaf0_0;
    %load/vec4 v0x607b6c8febf0_0;
    %sub;
    %store/vec4 v0x607b6c8ff0f0_0, 0, 32;
    %jmp T_13.13;
T_13.2 ;
    %load/vec4 v0x607b6c8feaf0_0;
    %load/vec4 v0x607b6c8febf0_0;
    %xor;
    %store/vec4 v0x607b6c8ff0f0_0, 0, 32;
    %jmp T_13.13;
T_13.3 ;
    %load/vec4 v0x607b6c8feaf0_0;
    %load/vec4 v0x607b6c8febf0_0;
    %or;
    %store/vec4 v0x607b6c8ff0f0_0, 0, 32;
    %jmp T_13.13;
T_13.4 ;
    %load/vec4 v0x607b6c8feaf0_0;
    %load/vec4 v0x607b6c8febf0_0;
    %and;
    %store/vec4 v0x607b6c8ff0f0_0, 0, 32;
    %jmp T_13.13;
T_13.5 ;
    %load/vec4 v0x607b6c8feaf0_0;
    %load/vec4 v0x607b6c8febf0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x607b6c8ff0f0_0, 0, 32;
    %jmp T_13.13;
T_13.6 ;
    %load/vec4 v0x607b6c8feaf0_0;
    %load/vec4 v0x607b6c8febf0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x607b6c8ff0f0_0, 0, 32;
    %jmp T_13.13;
T_13.7 ;
    %load/vec4 v0x607b6c8feaf0_0;
    %load/vec4 v0x607b6c8febf0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x607b6c8ff0f0_0, 0, 32;
    %jmp T_13.13;
T_13.8 ;
    %load/vec4 v0x607b6c8feaf0_0;
    %load/vec4 v0x607b6c8febf0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_13.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_13.15, 8;
T_13.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_13.15, 8;
 ; End of false expr.
    %blend;
T_13.15;
    %store/vec4 v0x607b6c8ff0f0_0, 0, 32;
    %jmp T_13.13;
T_13.9 ;
    %load/vec4 v0x607b6c8feaf0_0;
    %load/vec4 v0x607b6c8febf0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_13.16, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_13.17, 8;
T_13.16 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_13.17, 8;
 ; End of false expr.
    %blend;
T_13.17;
    %store/vec4 v0x607b6c8ff0f0_0, 0, 32;
    %jmp T_13.13;
T_13.10 ;
    %load/vec4 v0x607b6c8febf0_0;
    %store/vec4 v0x607b6c8ff0f0_0, 0, 32;
    %jmp T_13.13;
T_13.11 ;
    %load/vec4 v0x607b6c8feaf0_0;
    %store/vec4 v0x607b6c8ff0f0_0, 0, 32;
    %jmp T_13.13;
T_13.13 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x607b6c8ff270;
T_14 ;
    %wait E_0x607b6c8e2fa0;
    %load/vec4 v0x607b6c8ff740_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x607b6c8ff670_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x607b6c8ff5b0_0;
    %assign/vec4 v0x607b6c8ff670_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x607b6c8dac50;
T_15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x607b6c90a3b0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x607b6c90a3b0_0, 0, 1;
    %delay 100000, 0;
    %jmp T_15;
    .thread T_15;
    .scope S_0x607b6c8dac50;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x607b6c90a950_0, 0, 1;
    %vpi_call 2 24 "$readmemh", "./memfile.hex", v0x607b6c908ac0 {0 0 0};
    %delay 15000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x607b6c90a950_0, 0, 1;
    %end;
    .thread T_16;
    .scope S_0x607b6c8dac50;
T_17 ;
    %wait E_0x607b6c908930;
    %load/vec4 v0x607b6c90a950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %vpi_call 2 33 "$display", "%0d\011%h\011%h\011%h", $time, v0x607b6c9075d0_0, v0x607b6c907420_0, v0x607b6c907bb0_0 {0 0 0};
T_17.0 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x607b6c8dac50;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x607b6c90a450_0, 0, 32;
    %end;
    .thread T_18;
    .scope S_0x607b6c8dac50;
T_19 ;
    %wait E_0x607b6c908930;
    %load/vec4 v0x607b6c90a950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0x607b6c90a450_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x607b6c90a450_0, 0;
T_19.0 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x607b6c8dac50;
T_20 ;
    %wait E_0x607b6c908930;
    %load/vec4 v0x607b6c90a950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0x607b6c9075d0_0;
    %cmpi/u 88, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_20.2, 5;
    %vpi_call 2 47 "$display", "--------------------------------------------------" {0 0 0};
    %vpi_call 2 48 "$display", "Simulation Finished: PC reached %h after %0d cycles.", v0x607b6c9075d0_0, v0x607b6c90a450_0 {0 0 0};
    %vpi_call 2 49 "$display", "Final regs: x1=%h x2=%h x3=%h x4=%h x5=%h", &A<v0x607b6c903a60, 1>, &A<v0x607b6c903a60, 2>, &A<v0x607b6c903a60, 3>, &A<v0x607b6c903a60, 4>, &A<v0x607b6c903a60, 5> {0 0 0};
    %vpi_call 2 50 "$display", "Mem[0]=%h", &A<v0x607b6c908ac0, 0> {0 0 0};
    %vpi_call 2 51 "$stop" {0 0 0};
T_20.2 ;
    %load/vec4 v0x607b6c90a450_0;
    %cmpi/u 10000, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_20.4, 5;
    %vpi_call 2 54 "$display", "Timeout after %0d cycles, PC=%h", v0x607b6c90a450_0, v0x607b6c9075d0_0 {0 0 0};
    %vpi_call 2 55 "$stop" {0 0 0};
T_20.4 ;
T_20.0 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x607b6c8dac50;
T_21 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x607b6c90a870_0, 0, 32;
T_21.0 ;
    %load/vec4 v0x607b6c90a870_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_21.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x607b6c90a870_0;
    %store/vec4a v0x607b6c90a7b0, 4, 0;
    %load/vec4 v0x607b6c90a870_0;
    %addi 1, 0, 32;
    %store/vec4 v0x607b6c90a870_0, 0, 32;
    %jmp T_21.0;
T_21.1 ;
    %end;
    .thread T_21;
    .scope S_0x607b6c8dac50;
T_22 ;
    %wait E_0x607b6c908930;
    %load/vec4 v0x607b6c90a950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v0x607b6c8fd360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %vpi_call 2 73 "$display", "%0t PC=%h instr=%h ALUOp=%b funct3=%b f7b5=%b ALUctrl=%b", $time, v0x607b6c9075d0_0, v0x607b6c907420_0, v0x607b6c8fc6f0_0, &PV<v0x607b6c907420_0, 12, 3>, &PV<v0x607b6c907420_0, 30, 1>, v0x607b6c8fc630_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x607b6c90a870_0, 0, 32;
T_22.4 ;
    %load/vec4 v0x607b6c90a870_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_22.5, 5;
    %ix/getv/s 4, v0x607b6c90a870_0;
    %load/vec4a v0x607b6c903a60, 4;
    %ix/getv/s 4, v0x607b6c90a870_0;
    %load/vec4a v0x607b6c90a7b0, 4;
    %cmp/ne;
    %jmp/0xz  T_22.6, 6;
    %vpi_call 2 77 "$display", "%0t REG[%0d] changed: %h -> %h", $time, v0x607b6c90a870_0, &A<v0x607b6c90a7b0, v0x607b6c90a870_0 >, &A<v0x607b6c903a60, v0x607b6c90a870_0 > {0 0 0};
T_22.6 ;
    %load/vec4 v0x607b6c90a870_0;
    %addi 1, 0, 32;
    %store/vec4 v0x607b6c90a870_0, 0, 32;
    %jmp T_22.4;
T_22.5 ;
    %load/vec4 v0x607b6c8fd050_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_22.8, 4;
    %vpi_call 2 82 "$display", "%0t LOAD: rd=%0d <- MEM[%h] = %h", $time, &PV<v0x607b6c907420_0, 7, 5>, v0x607b6c906da0_0, v0x607b6c907bb0_0 {0 0 0};
T_22.8 ;
    %load/vec4 v0x607b6c907420_0;
    %parti/s 7, 0, 2;
    %cmpi/e 111, 0, 7;
    %jmp/0xz  T_22.10, 4;
    %load/vec4 v0x607b6c907420_0;
    %parti/s 5, 7, 4;
    %pad/u 32;
    %store/vec4 v0x607b6c90a5f0_0, 0, 32;
    %ix/getv/s 4, v0x607b6c90a5f0_0;
    %load/vec4a v0x607b6c903a60, 4;
    %store/vec4 v0x607b6c90a6d0_0, 0, 32;
    %load/vec4 v0x607b6c9074e0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x607b6c90a530_0, 0, 32;
    %vpi_call 2 89 "$display", "%0t JAL: rd=x%0d returned=%h old_pc=%h expect(old_pc+4)=%h imm_ext=%h PC=%h", $time, v0x607b6c90a5f0_0, v0x607b6c90a6d0_0, v0x607b6c9074e0_0, v0x607b6c90a530_0, v0x607b6c907310_0, v0x607b6c9075d0_0 {0 0 0};
    %load/vec4 v0x607b6c90a6d0_0;
    %load/vec4 v0x607b6c90a530_0;
    %cmp/e;
    %jmp/0xz  T_22.12, 6;
    %vpi_call 2 91 "$display", "%0t JAL status: RETURN OK", $time {0 0 0};
    %jmp T_22.13;
T_22.12 ;
    %vpi_call 2 93 "$display", "%0t JAL status: RETURN MISMATCH", $time {0 0 0};
T_22.13 ;
T_22.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x607b6c90a870_0, 0, 32;
T_22.14 ;
    %load/vec4 v0x607b6c90a870_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_22.15, 5;
    %ix/getv/s 4, v0x607b6c90a870_0;
    %load/vec4a v0x607b6c903a60, 4;
    %ix/getv/s 4, v0x607b6c90a870_0;
    %store/vec4a v0x607b6c90a7b0, 4, 0;
    %load/vec4 v0x607b6c90a870_0;
    %addi 1, 0, 32;
    %store/vec4 v0x607b6c90a870_0, 0, 32;
    %jmp T_22.14;
T_22.15 ;
T_22.2 ;
T_22.0 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x607b6c8dac50;
T_23 ;
    %wait E_0x607b6c908930;
    %load/vec4 v0x607b6c90a950_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_23.2, 9;
    %load/vec4 v0x607b6c8fd1f0_0;
    %and;
T_23.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %vpi_call 2 104 "$display", "%0t STORE: MEM[%h] <- %h (from rs2)", $time, v0x607b6c906da0_0, v0x607b6c908290_0 {0 0 0};
T_23.0 ;
    %jmp T_23;
    .thread T_23;
# The file index is used to find the file name in the following table.
:file_names 17;
    "N/A";
    "<interactive>";
    "top_tb.v";
    "Single_Cycle_Top.v";
    "Controller.v";
    "ALU_Decoder.v";
    "main_fsm.v";
    "Instr_Decoder.v";
    "datapath.v";
    "flopenr.v";
    "mux2.v";
    "ALU.v";
    "flopr.v";
    "Sign_Extend.v";
    "mux3.v";
    "Register_File.v";
    "mem.v";
