#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x55a0720cbe30 .scope module, "fetch_tb" "fetch_tb" 2 3;
 .timescale 0 0;
v0x55a0720fddf0_0 .var "PC", 63 0;
v0x55a0720fded0_0 .var "clk", 0 0;
v0x55a0720fdf70_0 .net "halt", 0 0, v0x55a0720fabb0_0;  1 drivers
v0x55a0720fe010_0 .net "icode", 3 0, v0x55a0720fac50_0;  1 drivers
v0x55a0720fe0b0_0 .net "ifun", 3 0, v0x55a0720fad30_0;  1 drivers
v0x55a0720fe150_0 .net "imem_error", 0 0, v0x55a0720fae60_0;  1 drivers
v0x55a0720fe1f0_0 .net "invalid_instr", 0 0, v0x55a0720fd7f0_0;  1 drivers
v0x55a0720fe290_0 .net "rA", 3 0, v0x55a0720fd8b0_0;  1 drivers
v0x55a0720fe360_0 .net "rB", 3 0, v0x55a0720fd990_0;  1 drivers
v0x55a0720fe430_0 .net "valC", 63 0, v0x55a0720fda70_0;  1 drivers
v0x55a0720fe500_0 .net "valP", 63 0, v0x55a0720fdb50_0;  1 drivers
S_0x55a0720cbfc0 .scope module, "dut" "fetch" 2 14, 3 1 0, S_0x55a0720cbe30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 64 "PC";
    .port_info 2 /OUTPUT 4 "icode";
    .port_info 3 /OUTPUT 4 "ifun";
    .port_info 4 /OUTPUT 4 "rA";
    .port_info 5 /OUTPUT 4 "rB";
    .port_info 6 /OUTPUT 64 "valC";
    .port_info 7 /OUTPUT 64 "valP";
    .port_info 8 /OUTPUT 1 "imem_error";
    .port_info 9 /OUTPUT 1 "halt";
    .port_info 10 /OUTPUT 1 "invalid_instr";
v0x55a0720897b0_0 .net "PC", 63 0, v0x55a0720fddf0_0;  1 drivers
v0x55a072089ba0_0 .net "clk", 0 0, v0x55a0720fded0_0;  1 drivers
v0x55a0720fabb0_0 .var "halt", 0 0;
v0x55a0720fac50_0 .var "icode", 3 0;
v0x55a0720fad30_0 .var "ifun", 3 0;
v0x55a0720fae60_0 .var "imem_error", 0 0;
v0x55a0720faf20 .array "instruction_memory", 255 0, 7 0;
v0x55a0720fd7f0_0 .var "invalid_instr", 0 0;
v0x55a0720fd8b0_0 .var "rA", 3 0;
v0x55a0720fd990_0 .var "rB", 3 0;
v0x55a0720fda70_0 .var "valC", 63 0;
v0x55a0720fdb50_0 .var "valP", 63 0;
v0x55a0720faf20_0 .array/port v0x55a0720faf20, 0;
v0x55a0720faf20_1 .array/port v0x55a0720faf20, 1;
v0x55a0720faf20_2 .array/port v0x55a0720faf20, 2;
E_0x55a0720c1c60/0 .event edge, v0x55a0720897b0_0, v0x55a0720faf20_0, v0x55a0720faf20_1, v0x55a0720faf20_2;
v0x55a0720faf20_3 .array/port v0x55a0720faf20, 3;
v0x55a0720faf20_4 .array/port v0x55a0720faf20, 4;
v0x55a0720faf20_5 .array/port v0x55a0720faf20, 5;
v0x55a0720faf20_6 .array/port v0x55a0720faf20, 6;
E_0x55a0720c1c60/1 .event edge, v0x55a0720faf20_3, v0x55a0720faf20_4, v0x55a0720faf20_5, v0x55a0720faf20_6;
v0x55a0720faf20_7 .array/port v0x55a0720faf20, 7;
v0x55a0720faf20_8 .array/port v0x55a0720faf20, 8;
v0x55a0720faf20_9 .array/port v0x55a0720faf20, 9;
v0x55a0720faf20_10 .array/port v0x55a0720faf20, 10;
E_0x55a0720c1c60/2 .event edge, v0x55a0720faf20_7, v0x55a0720faf20_8, v0x55a0720faf20_9, v0x55a0720faf20_10;
v0x55a0720faf20_11 .array/port v0x55a0720faf20, 11;
v0x55a0720faf20_12 .array/port v0x55a0720faf20, 12;
v0x55a0720faf20_13 .array/port v0x55a0720faf20, 13;
v0x55a0720faf20_14 .array/port v0x55a0720faf20, 14;
E_0x55a0720c1c60/3 .event edge, v0x55a0720faf20_11, v0x55a0720faf20_12, v0x55a0720faf20_13, v0x55a0720faf20_14;
v0x55a0720faf20_15 .array/port v0x55a0720faf20, 15;
v0x55a0720faf20_16 .array/port v0x55a0720faf20, 16;
v0x55a0720faf20_17 .array/port v0x55a0720faf20, 17;
v0x55a0720faf20_18 .array/port v0x55a0720faf20, 18;
E_0x55a0720c1c60/4 .event edge, v0x55a0720faf20_15, v0x55a0720faf20_16, v0x55a0720faf20_17, v0x55a0720faf20_18;
v0x55a0720faf20_19 .array/port v0x55a0720faf20, 19;
v0x55a0720faf20_20 .array/port v0x55a0720faf20, 20;
v0x55a0720faf20_21 .array/port v0x55a0720faf20, 21;
v0x55a0720faf20_22 .array/port v0x55a0720faf20, 22;
E_0x55a0720c1c60/5 .event edge, v0x55a0720faf20_19, v0x55a0720faf20_20, v0x55a0720faf20_21, v0x55a0720faf20_22;
v0x55a0720faf20_23 .array/port v0x55a0720faf20, 23;
v0x55a0720faf20_24 .array/port v0x55a0720faf20, 24;
v0x55a0720faf20_25 .array/port v0x55a0720faf20, 25;
v0x55a0720faf20_26 .array/port v0x55a0720faf20, 26;
E_0x55a0720c1c60/6 .event edge, v0x55a0720faf20_23, v0x55a0720faf20_24, v0x55a0720faf20_25, v0x55a0720faf20_26;
v0x55a0720faf20_27 .array/port v0x55a0720faf20, 27;
v0x55a0720faf20_28 .array/port v0x55a0720faf20, 28;
v0x55a0720faf20_29 .array/port v0x55a0720faf20, 29;
v0x55a0720faf20_30 .array/port v0x55a0720faf20, 30;
E_0x55a0720c1c60/7 .event edge, v0x55a0720faf20_27, v0x55a0720faf20_28, v0x55a0720faf20_29, v0x55a0720faf20_30;
v0x55a0720faf20_31 .array/port v0x55a0720faf20, 31;
v0x55a0720faf20_32 .array/port v0x55a0720faf20, 32;
v0x55a0720faf20_33 .array/port v0x55a0720faf20, 33;
v0x55a0720faf20_34 .array/port v0x55a0720faf20, 34;
E_0x55a0720c1c60/8 .event edge, v0x55a0720faf20_31, v0x55a0720faf20_32, v0x55a0720faf20_33, v0x55a0720faf20_34;
v0x55a0720faf20_35 .array/port v0x55a0720faf20, 35;
v0x55a0720faf20_36 .array/port v0x55a0720faf20, 36;
v0x55a0720faf20_37 .array/port v0x55a0720faf20, 37;
v0x55a0720faf20_38 .array/port v0x55a0720faf20, 38;
E_0x55a0720c1c60/9 .event edge, v0x55a0720faf20_35, v0x55a0720faf20_36, v0x55a0720faf20_37, v0x55a0720faf20_38;
v0x55a0720faf20_39 .array/port v0x55a0720faf20, 39;
v0x55a0720faf20_40 .array/port v0x55a0720faf20, 40;
v0x55a0720faf20_41 .array/port v0x55a0720faf20, 41;
v0x55a0720faf20_42 .array/port v0x55a0720faf20, 42;
E_0x55a0720c1c60/10 .event edge, v0x55a0720faf20_39, v0x55a0720faf20_40, v0x55a0720faf20_41, v0x55a0720faf20_42;
v0x55a0720faf20_43 .array/port v0x55a0720faf20, 43;
v0x55a0720faf20_44 .array/port v0x55a0720faf20, 44;
v0x55a0720faf20_45 .array/port v0x55a0720faf20, 45;
v0x55a0720faf20_46 .array/port v0x55a0720faf20, 46;
E_0x55a0720c1c60/11 .event edge, v0x55a0720faf20_43, v0x55a0720faf20_44, v0x55a0720faf20_45, v0x55a0720faf20_46;
v0x55a0720faf20_47 .array/port v0x55a0720faf20, 47;
v0x55a0720faf20_48 .array/port v0x55a0720faf20, 48;
v0x55a0720faf20_49 .array/port v0x55a0720faf20, 49;
v0x55a0720faf20_50 .array/port v0x55a0720faf20, 50;
E_0x55a0720c1c60/12 .event edge, v0x55a0720faf20_47, v0x55a0720faf20_48, v0x55a0720faf20_49, v0x55a0720faf20_50;
v0x55a0720faf20_51 .array/port v0x55a0720faf20, 51;
v0x55a0720faf20_52 .array/port v0x55a0720faf20, 52;
v0x55a0720faf20_53 .array/port v0x55a0720faf20, 53;
v0x55a0720faf20_54 .array/port v0x55a0720faf20, 54;
E_0x55a0720c1c60/13 .event edge, v0x55a0720faf20_51, v0x55a0720faf20_52, v0x55a0720faf20_53, v0x55a0720faf20_54;
v0x55a0720faf20_55 .array/port v0x55a0720faf20, 55;
v0x55a0720faf20_56 .array/port v0x55a0720faf20, 56;
v0x55a0720faf20_57 .array/port v0x55a0720faf20, 57;
v0x55a0720faf20_58 .array/port v0x55a0720faf20, 58;
E_0x55a0720c1c60/14 .event edge, v0x55a0720faf20_55, v0x55a0720faf20_56, v0x55a0720faf20_57, v0x55a0720faf20_58;
v0x55a0720faf20_59 .array/port v0x55a0720faf20, 59;
v0x55a0720faf20_60 .array/port v0x55a0720faf20, 60;
v0x55a0720faf20_61 .array/port v0x55a0720faf20, 61;
v0x55a0720faf20_62 .array/port v0x55a0720faf20, 62;
E_0x55a0720c1c60/15 .event edge, v0x55a0720faf20_59, v0x55a0720faf20_60, v0x55a0720faf20_61, v0x55a0720faf20_62;
v0x55a0720faf20_63 .array/port v0x55a0720faf20, 63;
v0x55a0720faf20_64 .array/port v0x55a0720faf20, 64;
v0x55a0720faf20_65 .array/port v0x55a0720faf20, 65;
v0x55a0720faf20_66 .array/port v0x55a0720faf20, 66;
E_0x55a0720c1c60/16 .event edge, v0x55a0720faf20_63, v0x55a0720faf20_64, v0x55a0720faf20_65, v0x55a0720faf20_66;
v0x55a0720faf20_67 .array/port v0x55a0720faf20, 67;
v0x55a0720faf20_68 .array/port v0x55a0720faf20, 68;
v0x55a0720faf20_69 .array/port v0x55a0720faf20, 69;
v0x55a0720faf20_70 .array/port v0x55a0720faf20, 70;
E_0x55a0720c1c60/17 .event edge, v0x55a0720faf20_67, v0x55a0720faf20_68, v0x55a0720faf20_69, v0x55a0720faf20_70;
v0x55a0720faf20_71 .array/port v0x55a0720faf20, 71;
v0x55a0720faf20_72 .array/port v0x55a0720faf20, 72;
v0x55a0720faf20_73 .array/port v0x55a0720faf20, 73;
v0x55a0720faf20_74 .array/port v0x55a0720faf20, 74;
E_0x55a0720c1c60/18 .event edge, v0x55a0720faf20_71, v0x55a0720faf20_72, v0x55a0720faf20_73, v0x55a0720faf20_74;
v0x55a0720faf20_75 .array/port v0x55a0720faf20, 75;
v0x55a0720faf20_76 .array/port v0x55a0720faf20, 76;
v0x55a0720faf20_77 .array/port v0x55a0720faf20, 77;
v0x55a0720faf20_78 .array/port v0x55a0720faf20, 78;
E_0x55a0720c1c60/19 .event edge, v0x55a0720faf20_75, v0x55a0720faf20_76, v0x55a0720faf20_77, v0x55a0720faf20_78;
v0x55a0720faf20_79 .array/port v0x55a0720faf20, 79;
v0x55a0720faf20_80 .array/port v0x55a0720faf20, 80;
v0x55a0720faf20_81 .array/port v0x55a0720faf20, 81;
v0x55a0720faf20_82 .array/port v0x55a0720faf20, 82;
E_0x55a0720c1c60/20 .event edge, v0x55a0720faf20_79, v0x55a0720faf20_80, v0x55a0720faf20_81, v0x55a0720faf20_82;
v0x55a0720faf20_83 .array/port v0x55a0720faf20, 83;
v0x55a0720faf20_84 .array/port v0x55a0720faf20, 84;
v0x55a0720faf20_85 .array/port v0x55a0720faf20, 85;
v0x55a0720faf20_86 .array/port v0x55a0720faf20, 86;
E_0x55a0720c1c60/21 .event edge, v0x55a0720faf20_83, v0x55a0720faf20_84, v0x55a0720faf20_85, v0x55a0720faf20_86;
v0x55a0720faf20_87 .array/port v0x55a0720faf20, 87;
v0x55a0720faf20_88 .array/port v0x55a0720faf20, 88;
v0x55a0720faf20_89 .array/port v0x55a0720faf20, 89;
v0x55a0720faf20_90 .array/port v0x55a0720faf20, 90;
E_0x55a0720c1c60/22 .event edge, v0x55a0720faf20_87, v0x55a0720faf20_88, v0x55a0720faf20_89, v0x55a0720faf20_90;
v0x55a0720faf20_91 .array/port v0x55a0720faf20, 91;
v0x55a0720faf20_92 .array/port v0x55a0720faf20, 92;
v0x55a0720faf20_93 .array/port v0x55a0720faf20, 93;
v0x55a0720faf20_94 .array/port v0x55a0720faf20, 94;
E_0x55a0720c1c60/23 .event edge, v0x55a0720faf20_91, v0x55a0720faf20_92, v0x55a0720faf20_93, v0x55a0720faf20_94;
v0x55a0720faf20_95 .array/port v0x55a0720faf20, 95;
v0x55a0720faf20_96 .array/port v0x55a0720faf20, 96;
v0x55a0720faf20_97 .array/port v0x55a0720faf20, 97;
v0x55a0720faf20_98 .array/port v0x55a0720faf20, 98;
E_0x55a0720c1c60/24 .event edge, v0x55a0720faf20_95, v0x55a0720faf20_96, v0x55a0720faf20_97, v0x55a0720faf20_98;
v0x55a0720faf20_99 .array/port v0x55a0720faf20, 99;
v0x55a0720faf20_100 .array/port v0x55a0720faf20, 100;
v0x55a0720faf20_101 .array/port v0x55a0720faf20, 101;
v0x55a0720faf20_102 .array/port v0x55a0720faf20, 102;
E_0x55a0720c1c60/25 .event edge, v0x55a0720faf20_99, v0x55a0720faf20_100, v0x55a0720faf20_101, v0x55a0720faf20_102;
v0x55a0720faf20_103 .array/port v0x55a0720faf20, 103;
v0x55a0720faf20_104 .array/port v0x55a0720faf20, 104;
v0x55a0720faf20_105 .array/port v0x55a0720faf20, 105;
v0x55a0720faf20_106 .array/port v0x55a0720faf20, 106;
E_0x55a0720c1c60/26 .event edge, v0x55a0720faf20_103, v0x55a0720faf20_104, v0x55a0720faf20_105, v0x55a0720faf20_106;
v0x55a0720faf20_107 .array/port v0x55a0720faf20, 107;
v0x55a0720faf20_108 .array/port v0x55a0720faf20, 108;
v0x55a0720faf20_109 .array/port v0x55a0720faf20, 109;
v0x55a0720faf20_110 .array/port v0x55a0720faf20, 110;
E_0x55a0720c1c60/27 .event edge, v0x55a0720faf20_107, v0x55a0720faf20_108, v0x55a0720faf20_109, v0x55a0720faf20_110;
v0x55a0720faf20_111 .array/port v0x55a0720faf20, 111;
v0x55a0720faf20_112 .array/port v0x55a0720faf20, 112;
v0x55a0720faf20_113 .array/port v0x55a0720faf20, 113;
v0x55a0720faf20_114 .array/port v0x55a0720faf20, 114;
E_0x55a0720c1c60/28 .event edge, v0x55a0720faf20_111, v0x55a0720faf20_112, v0x55a0720faf20_113, v0x55a0720faf20_114;
v0x55a0720faf20_115 .array/port v0x55a0720faf20, 115;
v0x55a0720faf20_116 .array/port v0x55a0720faf20, 116;
v0x55a0720faf20_117 .array/port v0x55a0720faf20, 117;
v0x55a0720faf20_118 .array/port v0x55a0720faf20, 118;
E_0x55a0720c1c60/29 .event edge, v0x55a0720faf20_115, v0x55a0720faf20_116, v0x55a0720faf20_117, v0x55a0720faf20_118;
v0x55a0720faf20_119 .array/port v0x55a0720faf20, 119;
v0x55a0720faf20_120 .array/port v0x55a0720faf20, 120;
v0x55a0720faf20_121 .array/port v0x55a0720faf20, 121;
v0x55a0720faf20_122 .array/port v0x55a0720faf20, 122;
E_0x55a0720c1c60/30 .event edge, v0x55a0720faf20_119, v0x55a0720faf20_120, v0x55a0720faf20_121, v0x55a0720faf20_122;
v0x55a0720faf20_123 .array/port v0x55a0720faf20, 123;
v0x55a0720faf20_124 .array/port v0x55a0720faf20, 124;
v0x55a0720faf20_125 .array/port v0x55a0720faf20, 125;
v0x55a0720faf20_126 .array/port v0x55a0720faf20, 126;
E_0x55a0720c1c60/31 .event edge, v0x55a0720faf20_123, v0x55a0720faf20_124, v0x55a0720faf20_125, v0x55a0720faf20_126;
v0x55a0720faf20_127 .array/port v0x55a0720faf20, 127;
v0x55a0720faf20_128 .array/port v0x55a0720faf20, 128;
v0x55a0720faf20_129 .array/port v0x55a0720faf20, 129;
v0x55a0720faf20_130 .array/port v0x55a0720faf20, 130;
E_0x55a0720c1c60/32 .event edge, v0x55a0720faf20_127, v0x55a0720faf20_128, v0x55a0720faf20_129, v0x55a0720faf20_130;
v0x55a0720faf20_131 .array/port v0x55a0720faf20, 131;
v0x55a0720faf20_132 .array/port v0x55a0720faf20, 132;
v0x55a0720faf20_133 .array/port v0x55a0720faf20, 133;
v0x55a0720faf20_134 .array/port v0x55a0720faf20, 134;
E_0x55a0720c1c60/33 .event edge, v0x55a0720faf20_131, v0x55a0720faf20_132, v0x55a0720faf20_133, v0x55a0720faf20_134;
v0x55a0720faf20_135 .array/port v0x55a0720faf20, 135;
v0x55a0720faf20_136 .array/port v0x55a0720faf20, 136;
v0x55a0720faf20_137 .array/port v0x55a0720faf20, 137;
v0x55a0720faf20_138 .array/port v0x55a0720faf20, 138;
E_0x55a0720c1c60/34 .event edge, v0x55a0720faf20_135, v0x55a0720faf20_136, v0x55a0720faf20_137, v0x55a0720faf20_138;
v0x55a0720faf20_139 .array/port v0x55a0720faf20, 139;
v0x55a0720faf20_140 .array/port v0x55a0720faf20, 140;
v0x55a0720faf20_141 .array/port v0x55a0720faf20, 141;
v0x55a0720faf20_142 .array/port v0x55a0720faf20, 142;
E_0x55a0720c1c60/35 .event edge, v0x55a0720faf20_139, v0x55a0720faf20_140, v0x55a0720faf20_141, v0x55a0720faf20_142;
v0x55a0720faf20_143 .array/port v0x55a0720faf20, 143;
v0x55a0720faf20_144 .array/port v0x55a0720faf20, 144;
v0x55a0720faf20_145 .array/port v0x55a0720faf20, 145;
v0x55a0720faf20_146 .array/port v0x55a0720faf20, 146;
E_0x55a0720c1c60/36 .event edge, v0x55a0720faf20_143, v0x55a0720faf20_144, v0x55a0720faf20_145, v0x55a0720faf20_146;
v0x55a0720faf20_147 .array/port v0x55a0720faf20, 147;
v0x55a0720faf20_148 .array/port v0x55a0720faf20, 148;
v0x55a0720faf20_149 .array/port v0x55a0720faf20, 149;
v0x55a0720faf20_150 .array/port v0x55a0720faf20, 150;
E_0x55a0720c1c60/37 .event edge, v0x55a0720faf20_147, v0x55a0720faf20_148, v0x55a0720faf20_149, v0x55a0720faf20_150;
v0x55a0720faf20_151 .array/port v0x55a0720faf20, 151;
v0x55a0720faf20_152 .array/port v0x55a0720faf20, 152;
v0x55a0720faf20_153 .array/port v0x55a0720faf20, 153;
v0x55a0720faf20_154 .array/port v0x55a0720faf20, 154;
E_0x55a0720c1c60/38 .event edge, v0x55a0720faf20_151, v0x55a0720faf20_152, v0x55a0720faf20_153, v0x55a0720faf20_154;
v0x55a0720faf20_155 .array/port v0x55a0720faf20, 155;
v0x55a0720faf20_156 .array/port v0x55a0720faf20, 156;
v0x55a0720faf20_157 .array/port v0x55a0720faf20, 157;
v0x55a0720faf20_158 .array/port v0x55a0720faf20, 158;
E_0x55a0720c1c60/39 .event edge, v0x55a0720faf20_155, v0x55a0720faf20_156, v0x55a0720faf20_157, v0x55a0720faf20_158;
v0x55a0720faf20_159 .array/port v0x55a0720faf20, 159;
v0x55a0720faf20_160 .array/port v0x55a0720faf20, 160;
v0x55a0720faf20_161 .array/port v0x55a0720faf20, 161;
v0x55a0720faf20_162 .array/port v0x55a0720faf20, 162;
E_0x55a0720c1c60/40 .event edge, v0x55a0720faf20_159, v0x55a0720faf20_160, v0x55a0720faf20_161, v0x55a0720faf20_162;
v0x55a0720faf20_163 .array/port v0x55a0720faf20, 163;
v0x55a0720faf20_164 .array/port v0x55a0720faf20, 164;
v0x55a0720faf20_165 .array/port v0x55a0720faf20, 165;
v0x55a0720faf20_166 .array/port v0x55a0720faf20, 166;
E_0x55a0720c1c60/41 .event edge, v0x55a0720faf20_163, v0x55a0720faf20_164, v0x55a0720faf20_165, v0x55a0720faf20_166;
v0x55a0720faf20_167 .array/port v0x55a0720faf20, 167;
v0x55a0720faf20_168 .array/port v0x55a0720faf20, 168;
v0x55a0720faf20_169 .array/port v0x55a0720faf20, 169;
v0x55a0720faf20_170 .array/port v0x55a0720faf20, 170;
E_0x55a0720c1c60/42 .event edge, v0x55a0720faf20_167, v0x55a0720faf20_168, v0x55a0720faf20_169, v0x55a0720faf20_170;
v0x55a0720faf20_171 .array/port v0x55a0720faf20, 171;
v0x55a0720faf20_172 .array/port v0x55a0720faf20, 172;
v0x55a0720faf20_173 .array/port v0x55a0720faf20, 173;
v0x55a0720faf20_174 .array/port v0x55a0720faf20, 174;
E_0x55a0720c1c60/43 .event edge, v0x55a0720faf20_171, v0x55a0720faf20_172, v0x55a0720faf20_173, v0x55a0720faf20_174;
v0x55a0720faf20_175 .array/port v0x55a0720faf20, 175;
v0x55a0720faf20_176 .array/port v0x55a0720faf20, 176;
v0x55a0720faf20_177 .array/port v0x55a0720faf20, 177;
v0x55a0720faf20_178 .array/port v0x55a0720faf20, 178;
E_0x55a0720c1c60/44 .event edge, v0x55a0720faf20_175, v0x55a0720faf20_176, v0x55a0720faf20_177, v0x55a0720faf20_178;
v0x55a0720faf20_179 .array/port v0x55a0720faf20, 179;
v0x55a0720faf20_180 .array/port v0x55a0720faf20, 180;
v0x55a0720faf20_181 .array/port v0x55a0720faf20, 181;
v0x55a0720faf20_182 .array/port v0x55a0720faf20, 182;
E_0x55a0720c1c60/45 .event edge, v0x55a0720faf20_179, v0x55a0720faf20_180, v0x55a0720faf20_181, v0x55a0720faf20_182;
v0x55a0720faf20_183 .array/port v0x55a0720faf20, 183;
v0x55a0720faf20_184 .array/port v0x55a0720faf20, 184;
v0x55a0720faf20_185 .array/port v0x55a0720faf20, 185;
v0x55a0720faf20_186 .array/port v0x55a0720faf20, 186;
E_0x55a0720c1c60/46 .event edge, v0x55a0720faf20_183, v0x55a0720faf20_184, v0x55a0720faf20_185, v0x55a0720faf20_186;
v0x55a0720faf20_187 .array/port v0x55a0720faf20, 187;
v0x55a0720faf20_188 .array/port v0x55a0720faf20, 188;
v0x55a0720faf20_189 .array/port v0x55a0720faf20, 189;
v0x55a0720faf20_190 .array/port v0x55a0720faf20, 190;
E_0x55a0720c1c60/47 .event edge, v0x55a0720faf20_187, v0x55a0720faf20_188, v0x55a0720faf20_189, v0x55a0720faf20_190;
v0x55a0720faf20_191 .array/port v0x55a0720faf20, 191;
v0x55a0720faf20_192 .array/port v0x55a0720faf20, 192;
v0x55a0720faf20_193 .array/port v0x55a0720faf20, 193;
v0x55a0720faf20_194 .array/port v0x55a0720faf20, 194;
E_0x55a0720c1c60/48 .event edge, v0x55a0720faf20_191, v0x55a0720faf20_192, v0x55a0720faf20_193, v0x55a0720faf20_194;
v0x55a0720faf20_195 .array/port v0x55a0720faf20, 195;
v0x55a0720faf20_196 .array/port v0x55a0720faf20, 196;
v0x55a0720faf20_197 .array/port v0x55a0720faf20, 197;
v0x55a0720faf20_198 .array/port v0x55a0720faf20, 198;
E_0x55a0720c1c60/49 .event edge, v0x55a0720faf20_195, v0x55a0720faf20_196, v0x55a0720faf20_197, v0x55a0720faf20_198;
v0x55a0720faf20_199 .array/port v0x55a0720faf20, 199;
v0x55a0720faf20_200 .array/port v0x55a0720faf20, 200;
v0x55a0720faf20_201 .array/port v0x55a0720faf20, 201;
v0x55a0720faf20_202 .array/port v0x55a0720faf20, 202;
E_0x55a0720c1c60/50 .event edge, v0x55a0720faf20_199, v0x55a0720faf20_200, v0x55a0720faf20_201, v0x55a0720faf20_202;
v0x55a0720faf20_203 .array/port v0x55a0720faf20, 203;
v0x55a0720faf20_204 .array/port v0x55a0720faf20, 204;
v0x55a0720faf20_205 .array/port v0x55a0720faf20, 205;
v0x55a0720faf20_206 .array/port v0x55a0720faf20, 206;
E_0x55a0720c1c60/51 .event edge, v0x55a0720faf20_203, v0x55a0720faf20_204, v0x55a0720faf20_205, v0x55a0720faf20_206;
v0x55a0720faf20_207 .array/port v0x55a0720faf20, 207;
v0x55a0720faf20_208 .array/port v0x55a0720faf20, 208;
v0x55a0720faf20_209 .array/port v0x55a0720faf20, 209;
v0x55a0720faf20_210 .array/port v0x55a0720faf20, 210;
E_0x55a0720c1c60/52 .event edge, v0x55a0720faf20_207, v0x55a0720faf20_208, v0x55a0720faf20_209, v0x55a0720faf20_210;
v0x55a0720faf20_211 .array/port v0x55a0720faf20, 211;
v0x55a0720faf20_212 .array/port v0x55a0720faf20, 212;
v0x55a0720faf20_213 .array/port v0x55a0720faf20, 213;
v0x55a0720faf20_214 .array/port v0x55a0720faf20, 214;
E_0x55a0720c1c60/53 .event edge, v0x55a0720faf20_211, v0x55a0720faf20_212, v0x55a0720faf20_213, v0x55a0720faf20_214;
v0x55a0720faf20_215 .array/port v0x55a0720faf20, 215;
v0x55a0720faf20_216 .array/port v0x55a0720faf20, 216;
v0x55a0720faf20_217 .array/port v0x55a0720faf20, 217;
v0x55a0720faf20_218 .array/port v0x55a0720faf20, 218;
E_0x55a0720c1c60/54 .event edge, v0x55a0720faf20_215, v0x55a0720faf20_216, v0x55a0720faf20_217, v0x55a0720faf20_218;
v0x55a0720faf20_219 .array/port v0x55a0720faf20, 219;
v0x55a0720faf20_220 .array/port v0x55a0720faf20, 220;
v0x55a0720faf20_221 .array/port v0x55a0720faf20, 221;
v0x55a0720faf20_222 .array/port v0x55a0720faf20, 222;
E_0x55a0720c1c60/55 .event edge, v0x55a0720faf20_219, v0x55a0720faf20_220, v0x55a0720faf20_221, v0x55a0720faf20_222;
v0x55a0720faf20_223 .array/port v0x55a0720faf20, 223;
v0x55a0720faf20_224 .array/port v0x55a0720faf20, 224;
v0x55a0720faf20_225 .array/port v0x55a0720faf20, 225;
v0x55a0720faf20_226 .array/port v0x55a0720faf20, 226;
E_0x55a0720c1c60/56 .event edge, v0x55a0720faf20_223, v0x55a0720faf20_224, v0x55a0720faf20_225, v0x55a0720faf20_226;
v0x55a0720faf20_227 .array/port v0x55a0720faf20, 227;
v0x55a0720faf20_228 .array/port v0x55a0720faf20, 228;
v0x55a0720faf20_229 .array/port v0x55a0720faf20, 229;
v0x55a0720faf20_230 .array/port v0x55a0720faf20, 230;
E_0x55a0720c1c60/57 .event edge, v0x55a0720faf20_227, v0x55a0720faf20_228, v0x55a0720faf20_229, v0x55a0720faf20_230;
v0x55a0720faf20_231 .array/port v0x55a0720faf20, 231;
v0x55a0720faf20_232 .array/port v0x55a0720faf20, 232;
v0x55a0720faf20_233 .array/port v0x55a0720faf20, 233;
v0x55a0720faf20_234 .array/port v0x55a0720faf20, 234;
E_0x55a0720c1c60/58 .event edge, v0x55a0720faf20_231, v0x55a0720faf20_232, v0x55a0720faf20_233, v0x55a0720faf20_234;
v0x55a0720faf20_235 .array/port v0x55a0720faf20, 235;
v0x55a0720faf20_236 .array/port v0x55a0720faf20, 236;
v0x55a0720faf20_237 .array/port v0x55a0720faf20, 237;
v0x55a0720faf20_238 .array/port v0x55a0720faf20, 238;
E_0x55a0720c1c60/59 .event edge, v0x55a0720faf20_235, v0x55a0720faf20_236, v0x55a0720faf20_237, v0x55a0720faf20_238;
v0x55a0720faf20_239 .array/port v0x55a0720faf20, 239;
v0x55a0720faf20_240 .array/port v0x55a0720faf20, 240;
v0x55a0720faf20_241 .array/port v0x55a0720faf20, 241;
v0x55a0720faf20_242 .array/port v0x55a0720faf20, 242;
E_0x55a0720c1c60/60 .event edge, v0x55a0720faf20_239, v0x55a0720faf20_240, v0x55a0720faf20_241, v0x55a0720faf20_242;
v0x55a0720faf20_243 .array/port v0x55a0720faf20, 243;
v0x55a0720faf20_244 .array/port v0x55a0720faf20, 244;
v0x55a0720faf20_245 .array/port v0x55a0720faf20, 245;
v0x55a0720faf20_246 .array/port v0x55a0720faf20, 246;
E_0x55a0720c1c60/61 .event edge, v0x55a0720faf20_243, v0x55a0720faf20_244, v0x55a0720faf20_245, v0x55a0720faf20_246;
v0x55a0720faf20_247 .array/port v0x55a0720faf20, 247;
v0x55a0720faf20_248 .array/port v0x55a0720faf20, 248;
v0x55a0720faf20_249 .array/port v0x55a0720faf20, 249;
v0x55a0720faf20_250 .array/port v0x55a0720faf20, 250;
E_0x55a0720c1c60/62 .event edge, v0x55a0720faf20_247, v0x55a0720faf20_248, v0x55a0720faf20_249, v0x55a0720faf20_250;
v0x55a0720faf20_251 .array/port v0x55a0720faf20, 251;
v0x55a0720faf20_252 .array/port v0x55a0720faf20, 252;
v0x55a0720faf20_253 .array/port v0x55a0720faf20, 253;
v0x55a0720faf20_254 .array/port v0x55a0720faf20, 254;
E_0x55a0720c1c60/63 .event edge, v0x55a0720faf20_251, v0x55a0720faf20_252, v0x55a0720faf20_253, v0x55a0720faf20_254;
v0x55a0720faf20_255 .array/port v0x55a0720faf20, 255;
E_0x55a0720c1c60/64 .event edge, v0x55a0720faf20_255, v0x55a0720fac50_0;
E_0x55a0720c1c60 .event/or E_0x55a0720c1c60/0, E_0x55a0720c1c60/1, E_0x55a0720c1c60/2, E_0x55a0720c1c60/3, E_0x55a0720c1c60/4, E_0x55a0720c1c60/5, E_0x55a0720c1c60/6, E_0x55a0720c1c60/7, E_0x55a0720c1c60/8, E_0x55a0720c1c60/9, E_0x55a0720c1c60/10, E_0x55a0720c1c60/11, E_0x55a0720c1c60/12, E_0x55a0720c1c60/13, E_0x55a0720c1c60/14, E_0x55a0720c1c60/15, E_0x55a0720c1c60/16, E_0x55a0720c1c60/17, E_0x55a0720c1c60/18, E_0x55a0720c1c60/19, E_0x55a0720c1c60/20, E_0x55a0720c1c60/21, E_0x55a0720c1c60/22, E_0x55a0720c1c60/23, E_0x55a0720c1c60/24, E_0x55a0720c1c60/25, E_0x55a0720c1c60/26, E_0x55a0720c1c60/27, E_0x55a0720c1c60/28, E_0x55a0720c1c60/29, E_0x55a0720c1c60/30, E_0x55a0720c1c60/31, E_0x55a0720c1c60/32, E_0x55a0720c1c60/33, E_0x55a0720c1c60/34, E_0x55a0720c1c60/35, E_0x55a0720c1c60/36, E_0x55a0720c1c60/37, E_0x55a0720c1c60/38, E_0x55a0720c1c60/39, E_0x55a0720c1c60/40, E_0x55a0720c1c60/41, E_0x55a0720c1c60/42, E_0x55a0720c1c60/43, E_0x55a0720c1c60/44, E_0x55a0720c1c60/45, E_0x55a0720c1c60/46, E_0x55a0720c1c60/47, E_0x55a0720c1c60/48, E_0x55a0720c1c60/49, E_0x55a0720c1c60/50, E_0x55a0720c1c60/51, E_0x55a0720c1c60/52, E_0x55a0720c1c60/53, E_0x55a0720c1c60/54, E_0x55a0720c1c60/55, E_0x55a0720c1c60/56, E_0x55a0720c1c60/57, E_0x55a0720c1c60/58, E_0x55a0720c1c60/59, E_0x55a0720c1c60/60, E_0x55a0720c1c60/61, E_0x55a0720c1c60/62, E_0x55a0720c1c60/63, E_0x55a0720c1c60/64;
    .scope S_0x55a0720cbfc0;
T_0 ;
    %vpi_call 3 10 "$readmemb", "/home/arya/Documents/project-team_31/SEQ/testcase.txt", v0x55a0720faf20 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x55a0720cbfc0;
T_1 ;
    %wait E_0x55a0720c1c60;
    %ix/getv 4, v0x55a0720897b0_0;
    %load/vec4a v0x55a0720faf20, 4;
    %parti/s 4, 4, 4;
    %store/vec4 v0x55a0720fac50_0, 0, 4;
    %ix/getv 4, v0x55a0720897b0_0;
    %load/vec4a v0x55a0720faf20, 4;
    %parti/s 4, 0, 2;
    %store/vec4 v0x55a0720fad30_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a0720fd7f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a0720fae60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a0720fabb0_0, 0, 1;
    %load/vec4 v0x55a0720897b0_0;
    %cmpi/u 8191, 0, 64;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_1.0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a0720fae60_0, 0, 1;
T_1.0 ;
    %load/vec4 v0x55a0720fac50_0;
    %cmpi/u 0, 0, 4;
    %flag_mov 8, 5;
    %load/vec4 v0x55a0720fac50_0;
    %cmpi/u 12, 0, 4;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_or 5, 8;
    %jmp/0xz  T_1.2, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a0720fd7f0_0, 0, 1;
    %load/vec4 v0x55a0720897b0_0;
    %addi 1, 0, 64;
    %store/vec4 v0x55a0720fdb50_0, 0, 64;
T_1.2 ;
    %load/vec4 v0x55a0720fac50_0;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_1.4, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a0720fabb0_0, 0, 1;
    %load/vec4 v0x55a0720897b0_0;
    %addi 1, 0, 64;
    %store/vec4 v0x55a0720fdb50_0, 0, 64;
T_1.4 ;
    %load/vec4 v0x55a0720fac50_0;
    %cmpi/e 1, 0, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x55a0720fac50_0;
    %cmpi/e 9, 0, 4;
    %flag_or 4, 8;
    %jmp/0xz  T_1.6, 4;
    %load/vec4 v0x55a0720897b0_0;
    %addi 1, 0, 64;
    %store/vec4 v0x55a0720fdb50_0, 0, 64;
T_1.6 ;
    %load/vec4 v0x55a0720fac50_0;
    %cmpi/e 2, 0, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x55a0720fac50_0;
    %cmpi/e 6, 0, 4;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55a0720fac50_0;
    %cmpi/e 10, 0, 4;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55a0720fac50_0;
    %cmpi/e 11, 0, 4;
    %flag_or 4, 8;
    %jmp/0xz  T_1.8, 4;
    %load/vec4 v0x55a0720897b0_0;
    %addi 2, 0, 64;
    %store/vec4 v0x55a0720fdb50_0, 0, 64;
    %load/vec4 v0x55a0720897b0_0;
    %pad/u 65;
    %addi 1, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x55a0720faf20, 4;
    %parti/s 4, 0, 2;
    %store/vec4 v0x55a0720fd8b0_0, 0, 4;
    %load/vec4 v0x55a0720897b0_0;
    %pad/u 65;
    %addi 1, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x55a0720faf20, 4;
    %parti/s 4, 4, 4;
    %store/vec4 v0x55a0720fd990_0, 0, 4;
T_1.8 ;
    %load/vec4 v0x55a0720fac50_0;
    %cmpi/e 4, 0, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x55a0720fac50_0;
    %cmpi/e 5, 0, 4;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55a0720fac50_0;
    %cmpi/e 3, 0, 4;
    %flag_or 4, 8;
    %jmp/0xz  T_1.10, 4;
    %load/vec4 v0x55a0720897b0_0;
    %pad/u 65;
    %addi 1, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x55a0720faf20, 4;
    %parti/s 4, 0, 2;
    %store/vec4 v0x55a0720fd8b0_0, 0, 4;
    %load/vec4 v0x55a0720897b0_0;
    %pad/u 65;
    %addi 1, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x55a0720faf20, 4;
    %parti/s 4, 4, 4;
    %store/vec4 v0x55a0720fd990_0, 0, 4;
    %load/vec4 v0x55a0720897b0_0;
    %pad/u 65;
    %addi 9, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x55a0720faf20, 4;
    %load/vec4 v0x55a0720897b0_0;
    %pad/u 65;
    %addi 8, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x55a0720faf20, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55a0720897b0_0;
    %pad/u 65;
    %addi 7, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x55a0720faf20, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55a0720897b0_0;
    %pad/u 65;
    %addi 6, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x55a0720faf20, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55a0720897b0_0;
    %pad/u 65;
    %addi 5, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x55a0720faf20, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55a0720897b0_0;
    %pad/u 65;
    %addi 4, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x55a0720faf20, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55a0720897b0_0;
    %pad/u 65;
    %addi 3, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x55a0720faf20, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55a0720897b0_0;
    %pad/u 65;
    %addi 2, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x55a0720faf20, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55a0720fda70_0, 0, 64;
    %load/vec4 v0x55a0720897b0_0;
    %addi 10, 0, 64;
    %store/vec4 v0x55a0720fdb50_0, 0, 64;
T_1.10 ;
    %load/vec4 v0x55a0720fac50_0;
    %cmpi/e 7, 0, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x55a0720fac50_0;
    %cmpi/e 8, 0, 4;
    %flag_or 4, 8;
    %jmp/0xz  T_1.12, 4;
    %load/vec4 v0x55a0720897b0_0;
    %addi 9, 0, 64;
    %store/vec4 v0x55a0720fdb50_0, 0, 64;
    %load/vec4 v0x55a0720897b0_0;
    %pad/u 65;
    %addi 9, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x55a0720faf20, 4;
    %load/vec4 v0x55a0720897b0_0;
    %pad/u 65;
    %addi 8, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x55a0720faf20, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55a0720897b0_0;
    %pad/u 65;
    %addi 7, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x55a0720faf20, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55a0720897b0_0;
    %pad/u 65;
    %addi 6, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x55a0720faf20, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55a0720897b0_0;
    %pad/u 65;
    %addi 5, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x55a0720faf20, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55a0720897b0_0;
    %pad/u 65;
    %addi 4, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x55a0720faf20, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55a0720897b0_0;
    %pad/u 65;
    %addi 3, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x55a0720faf20, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55a0720897b0_0;
    %pad/u 65;
    %addi 2, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x55a0720faf20, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55a0720fda70_0, 0, 64;
T_1.12 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x55a0720cbe30;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a0720fded0_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x55a0720fddf0_0, 0, 64;
    %delay 15, 0;
    %load/vec4 v0x55a0720fded0_0;
    %inv;
    %store/vec4 v0x55a0720fded0_0, 0, 1;
    %pushi/vec4 3, 0, 64;
    %store/vec4 v0x55a0720fddf0_0, 0, 64;
    %delay 15, 0;
    %load/vec4 v0x55a0720fded0_0;
    %inv;
    %store/vec4 v0x55a0720fded0_0, 0, 1;
    %delay 15, 0;
    %load/vec4 v0x55a0720fded0_0;
    %inv;
    %store/vec4 v0x55a0720fded0_0, 0, 1;
    %load/vec4 v0x55a0720fe500_0;
    %store/vec4 v0x55a0720fddf0_0, 0, 64;
    %delay 15, 0;
    %load/vec4 v0x55a0720fded0_0;
    %inv;
    %store/vec4 v0x55a0720fded0_0, 0, 1;
    %delay 15, 0;
    %load/vec4 v0x55a0720fded0_0;
    %inv;
    %store/vec4 v0x55a0720fded0_0, 0, 1;
    %load/vec4 v0x55a0720fe500_0;
    %store/vec4 v0x55a0720fddf0_0, 0, 64;
    %delay 15, 0;
    %load/vec4 v0x55a0720fded0_0;
    %inv;
    %store/vec4 v0x55a0720fded0_0, 0, 1;
    %delay 15, 0;
    %load/vec4 v0x55a0720fded0_0;
    %inv;
    %store/vec4 v0x55a0720fded0_0, 0, 1;
    %load/vec4 v0x55a0720fe500_0;
    %store/vec4 v0x55a0720fddf0_0, 0, 64;
    %delay 15, 0;
    %load/vec4 v0x55a0720fded0_0;
    %inv;
    %store/vec4 v0x55a0720fded0_0, 0, 1;
    %delay 15, 0;
    %load/vec4 v0x55a0720fded0_0;
    %inv;
    %store/vec4 v0x55a0720fded0_0, 0, 1;
    %load/vec4 v0x55a0720fe500_0;
    %store/vec4 v0x55a0720fddf0_0, 0, 64;
    %delay 15, 0;
    %load/vec4 v0x55a0720fded0_0;
    %inv;
    %store/vec4 v0x55a0720fded0_0, 0, 1;
    %delay 15, 0;
    %load/vec4 v0x55a0720fded0_0;
    %inv;
    %store/vec4 v0x55a0720fded0_0, 0, 1;
    %load/vec4 v0x55a0720fe500_0;
    %store/vec4 v0x55a0720fddf0_0, 0, 64;
    %delay 15, 0;
    %load/vec4 v0x55a0720fded0_0;
    %inv;
    %store/vec4 v0x55a0720fded0_0, 0, 1;
    %delay 15, 0;
    %load/vec4 v0x55a0720fded0_0;
    %inv;
    %store/vec4 v0x55a0720fded0_0, 0, 1;
    %load/vec4 v0x55a0720fe500_0;
    %store/vec4 v0x55a0720fddf0_0, 0, 64;
    %delay 15, 0;
    %load/vec4 v0x55a0720fded0_0;
    %inv;
    %store/vec4 v0x55a0720fded0_0, 0, 1;
    %delay 15, 0;
    %load/vec4 v0x55a0720fded0_0;
    %inv;
    %store/vec4 v0x55a0720fded0_0, 0, 1;
    %load/vec4 v0x55a0720fe500_0;
    %store/vec4 v0x55a0720fddf0_0, 0, 64;
    %delay 15, 0;
    %load/vec4 v0x55a0720fded0_0;
    %inv;
    %store/vec4 v0x55a0720fded0_0, 0, 1;
    %delay 15, 0;
    %load/vec4 v0x55a0720fded0_0;
    %inv;
    %store/vec4 v0x55a0720fded0_0, 0, 1;
    %load/vec4 v0x55a0720fe500_0;
    %store/vec4 v0x55a0720fddf0_0, 0, 64;
    %delay 15, 0;
    %load/vec4 v0x55a0720fded0_0;
    %inv;
    %store/vec4 v0x55a0720fded0_0, 0, 1;
    %delay 15, 0;
    %load/vec4 v0x55a0720fded0_0;
    %inv;
    %store/vec4 v0x55a0720fded0_0, 0, 1;
    %load/vec4 v0x55a0720fe500_0;
    %store/vec4 v0x55a0720fddf0_0, 0, 64;
    %delay 15, 0;
    %load/vec4 v0x55a0720fded0_0;
    %inv;
    %store/vec4 v0x55a0720fded0_0, 0, 1;
    %delay 15, 0;
    %load/vec4 v0x55a0720fded0_0;
    %inv;
    %store/vec4 v0x55a0720fded0_0, 0, 1;
    %load/vec4 v0x55a0720fe500_0;
    %store/vec4 v0x55a0720fddf0_0, 0, 64;
    %delay 15, 0;
    %load/vec4 v0x55a0720fded0_0;
    %inv;
    %store/vec4 v0x55a0720fded0_0, 0, 1;
    %delay 15, 0;
    %load/vec4 v0x55a0720fded0_0;
    %inv;
    %store/vec4 v0x55a0720fded0_0, 0, 1;
    %load/vec4 v0x55a0720fe500_0;
    %store/vec4 v0x55a0720fddf0_0, 0, 64;
    %delay 15, 0;
    %load/vec4 v0x55a0720fded0_0;
    %inv;
    %store/vec4 v0x55a0720fded0_0, 0, 1;
    %delay 15, 0;
    %load/vec4 v0x55a0720fded0_0;
    %inv;
    %store/vec4 v0x55a0720fded0_0, 0, 1;
    %load/vec4 v0x55a0720fe500_0;
    %store/vec4 v0x55a0720fddf0_0, 0, 64;
    %delay 15, 0;
    %load/vec4 v0x55a0720fded0_0;
    %inv;
    %store/vec4 v0x55a0720fded0_0, 0, 1;
    %delay 15, 0;
    %load/vec4 v0x55a0720fded0_0;
    %inv;
    %store/vec4 v0x55a0720fded0_0, 0, 1;
    %load/vec4 v0x55a0720fe500_0;
    %store/vec4 v0x55a0720fddf0_0, 0, 64;
    %delay 15, 0;
    %load/vec4 v0x55a0720fded0_0;
    %inv;
    %store/vec4 v0x55a0720fded0_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x55a0720cbe30;
T_3 ;
    %vpi_call 2 52 "$monitor", "clk=%d PC=%d icode=%b ifun=%b rA=%b rB=%b,valC=%d,valP=%d, halt=%d\012", v0x55a0720fded0_0, v0x55a0720fddf0_0, v0x55a0720fe010_0, v0x55a0720fe0b0_0, v0x55a0720fe290_0, v0x55a0720fe360_0, v0x55a0720fe430_0, v0x55a0720fe500_0, v0x55a0720fdf70_0 {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "fetch_tb.v";
    "fetch.v";
