// Seed: 1538459243
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  input wire id_14;
  inout wire id_13;
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  supply0 id_15;
  id_16 :
  assert property (@(id_8++) id_5)
  else $display(1, 1, 1'b0, id_2, 1'd0, 1'h0, 1);
  assign id_11 = 1;
  wire id_17 = id_9, id_18;
  wire id_19;
  pmos (1, id_15);
  wire id_20;
endmodule
module module_1 (
    input wor id_0,
    output tri1 id_1,
    inout supply0 id_2,
    input supply1 id_3,
    input tri id_4,
    input tri0 id_5,
    output wor id_6,
    output supply0 id_7,
    input tri0 id_8,
    input tri0 id_9,
    input wand id_10,
    input wire id_11
    , id_14,
    input wire id_12
);
  wire id_15;
  module_0 modCall_1 (
      id_14,
      id_15,
      id_15,
      id_14,
      id_14,
      id_14,
      id_15,
      id_15,
      id_14,
      id_15,
      id_14,
      id_15,
      id_15,
      id_15
  );
endmodule
