From 4b4c21cad6f6268f42b0a45fd50b5cb0260f4802 Mon Sep 17 00:00:00 2001
From: Manel Caro <mcaro@iseebcn.com>
Date: Mon, 20 Jan 2014 13:31:03 +0100
Subject: [PATCH 11/17] IGEPv5: Default DDR3 Memory configuration set to 1 GiB

---
 board/isee/igep0050/board_configuration.c | 8 ++++++++
 include/configs/omap5_igep0050.h          | 3 +++
 2 files changed, 11 insertions(+)

diff --git a/board/isee/igep0050/board_configuration.c b/board/isee/igep0050/board_configuration.c
index b8006fe..ff2b3e3 100644
--- a/board/isee/igep0050/board_configuration.c
+++ b/board/isee/igep0050/board_configuration.c
@@ -97,10 +97,18 @@ struct igepv5_eeprom_config igepv5_config = {
     .lisa_regs = {
         .dmm_lisa_map_0 = DMM_LISA_MAP0,
         .dmm_lisa_map_1 = DMM_LISA_MAP1,
+#ifdef __IGEPv5_MEMORY_4G
         .dmm_lisa_map_2 = DMM_LISA_MAP2,    /* DMM_LISA_MAP2 = 4 GiB (is_ma_hm_interleave=1), DMM_LISA_MAP2_1G = 1 GiB (is_ma_hm_interleave=0)*/
+#else
+	.dmm_lisa_map_2 = DMM_LISA_MAP2_1G,    /* DMM_LISA_MAP2 = 4 GiB (is_ma_hm_interleave=1), DMM_LISA_MAP2_1G = 1 GiB (is_ma_hm_interleave=0)*/
+#endif
         .dmm_lisa_map_3 = DMM_LISA_MAP3,
         .is_ma_present	= 0x1,
+#ifdef __IGEPv5_MEMORY_4G
         .is_ma_hm_interleave = 0x1,
+#else
+	.is_ma_hm_interleave = 0x0,
+#endif
     }
 };
 
diff --git a/include/configs/omap5_igep0050.h b/include/configs/omap5_igep0050.h
index f13fc77..35eef54 100644
--- a/include/configs/omap5_igep0050.h
+++ b/include/configs/omap5_igep0050.h
@@ -21,6 +21,9 @@
 
 #define CONFIG_OMAP5_IGEPv5
 
+/* IGEPv5 Memory Configuration */
+#undef IGEPv5_MEMORY_4G
+
 #define CONFIG_CONS_INDEX		3
 #define CONFIG_SYS_NS16550_COM3		UART3_BASE
 #define CONFIG_BAUDRATE			115200
-- 
2.7.0

