

================================================================
== Vivado HLS Report for 'dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s'
================================================================
* Date:           Tue Mar  5 22:49:17 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.753 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                   Pipeline                  |
    |   min   |   max   |    min   |    max   | min | max |                     Type                    |
    +---------+---------+----------+----------+-----+-----+---------------------------------------------+
    |       31|       32| 0.155 us | 0.160 us |   30|   30| loop rewind(delay=0 initiation interval(s)) |
    +---------+---------+----------+----------+-----+-----+---------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReuseLoop  |       31|       31|         3|          1|          1|    30|    yes   |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 5 [1/1] (0.60ns)   --->   "br label %rewind_header" [firmware/nnet_utils/nnet_dense_resource.h:129->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 5 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 1.15>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "%do_init = phi i1 [ true, %.preheader74.i.preheader ], [ false, %ReuseLoop_end ], [ true, %.preheader.i.0 ]"   --->   Operation 6 'phi' 'do_init' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%w_index137 = phi i5 [ 0, %.preheader74.i.preheader ], [ %w_index, %ReuseLoop_end ], [ 0, %.preheader.i.0 ]"   --->   Operation 7 'phi' 'w_index137' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%data_5_V_read_6 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_5_V_read)" [firmware/nnet_utils/nnet_dense_resource.h:246]   --->   Operation 8 'read' 'data_5_V_read_6' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%data_4_V_read_7 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_4_V_read)" [firmware/nnet_utils/nnet_dense_resource.h:246]   --->   Operation 9 'read' 'data_4_V_read_7' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%data_3_V_read_7 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_3_V_read)" [firmware/nnet_utils/nnet_dense_resource.h:246]   --->   Operation 10 'read' 'data_3_V_read_7' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%data_2_V_read_7 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_2_V_read)" [firmware/nnet_utils/nnet_dense_resource.h:246]   --->   Operation 11 'read' 'data_2_V_read_7' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%data_1_V_read_7 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_1_V_read)" [firmware/nnet_utils/nnet_dense_resource.h:246]   --->   Operation 12 'read' 'data_1_V_read_7' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%data_0_V_read_7 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_0_V_read)" [firmware/nnet_utils/nnet_dense_resource.h:246]   --->   Operation 13 'read' 'data_0_V_read_7' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.60ns)   --->   "br label %ReuseLoop_begin" [firmware/nnet_utils/nnet_dense_resource.h:129->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 14 'br' <Predicate = (do_init)> <Delay = 0.60>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln133 = zext i5 %w_index137 to i64" [firmware/nnet_utils/nnet_dense_resource.h:133->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 15 'zext' 'zext_ln133' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%outidx_addr = getelementptr [30 x i3]* @outidx, i64 0, i64 %zext_ln133" [firmware/nnet_utils/nnet_dense_resource.h:133->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 16 'getelementptr' 'outidx_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [2/2] (1.15ns)   --->   "%out_index = load i3* %outidx_addr, align 1" [firmware/nnet_utils/nnet_dense_resource.h:133->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 17 'load' 'out_index' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 188> <Depth = 30> <ROM>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%w2_V_addr = getelementptr [30 x i188]* @w2_V, i64 0, i64 %zext_ln133" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 18 'getelementptr' 'w2_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [2/2] (1.15ns)   --->   "%w2_V_load = load i188* %w2_V_addr, align 8" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 19 'load' 'w2_V_load' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 188> <Depth = 30> <ROM>
ST_2 : Operation 20 [1/1] (0.34ns)   --->   "%w_index = add i5 1, %w_index137" [firmware/nnet_utils/nnet_dense_resource.h:129->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 20 'add' 'w_index' <Predicate = true> <Delay = 0.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.63ns)   --->   "%icmp_ln129 = icmp eq i5 %w_index137, -3" [firmware/nnet_utils/nnet_dense_resource.h:129->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 21 'icmp' 'icmp_ln129' <Predicate = true> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "br i1 %icmp_ln129, label %.preheader.i.0, label %rewind_header" [firmware/nnet_utils/nnet_dense_resource.h:129->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 22 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "br label %rewind_header" [firmware/nnet_utils/nnet_dense_resource.h:259]   --->   Operation 23 'br' <Predicate = (icmp_ln129)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.75>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%data_0_V_read139_rewind = phi i16 [ undef, %.preheader74.i.preheader ], [ %data_0_V_read139_phi, %ReuseLoop_end ], [ undef, %.preheader.i.0 ]" [firmware/nnet_utils/nnet_dense_resource.h:246]   --->   Operation 24 'phi' 'data_0_V_read139_rewind' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%data_1_V_read140_rewind = phi i16 [ undef, %.preheader74.i.preheader ], [ %data_1_V_read140_phi, %ReuseLoop_end ], [ undef, %.preheader.i.0 ]" [firmware/nnet_utils/nnet_dense_resource.h:246]   --->   Operation 25 'phi' 'data_1_V_read140_rewind' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%data_2_V_read141_rewind = phi i16 [ undef, %.preheader74.i.preheader ], [ %data_2_V_read141_phi, %ReuseLoop_end ], [ undef, %.preheader.i.0 ]" [firmware/nnet_utils/nnet_dense_resource.h:246]   --->   Operation 26 'phi' 'data_2_V_read141_rewind' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%data_3_V_read142_rewind = phi i16 [ undef, %.preheader74.i.preheader ], [ %data_3_V_read142_phi, %ReuseLoop_end ], [ undef, %.preheader.i.0 ]" [firmware/nnet_utils/nnet_dense_resource.h:246]   --->   Operation 27 'phi' 'data_3_V_read142_rewind' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%data_4_V_read143_rewind = phi i16 [ undef, %.preheader74.i.preheader ], [ %data_4_V_read143_phi, %ReuseLoop_end ], [ undef, %.preheader.i.0 ]" [firmware/nnet_utils/nnet_dense_resource.h:246]   --->   Operation 28 'phi' 'data_4_V_read143_rewind' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%data_5_V_read144_rewind = phi i16 [ undef, %.preheader74.i.preheader ], [ %data_5_V_read144_phi, %ReuseLoop_end ], [ undef, %.preheader.i.0 ]" [firmware/nnet_utils/nnet_dense_resource.h:246]   --->   Operation 29 'phi' 'data_5_V_read144_rewind' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%in_index_0_i138 = phi i32 [ 0, %.preheader74.i.preheader ], [ %select_ln148, %ReuseLoop_end ], [ 0, %.preheader.i.0 ]" [firmware/nnet_utils/nnet_dense_resource.h:148->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 30 'phi' 'in_index_0_i138' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.60ns)   --->   "br i1 %do_init, label %rewind_init, label %ReuseLoop_begin"   --->   Operation 31 'br' <Predicate = true> <Delay = 0.60>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%data_0_V_read139_phi = phi i16 [ %data_0_V_read_7, %rewind_init ], [ %data_0_V_read139_rewind, %rewind_header ]" [firmware/nnet_utils/nnet_dense_resource.h:246]   --->   Operation 32 'phi' 'data_0_V_read139_phi' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%data_1_V_read140_phi = phi i16 [ %data_1_V_read_7, %rewind_init ], [ %data_1_V_read140_rewind, %rewind_header ]" [firmware/nnet_utils/nnet_dense_resource.h:246]   --->   Operation 33 'phi' 'data_1_V_read140_phi' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%data_2_V_read141_phi = phi i16 [ %data_2_V_read_7, %rewind_init ], [ %data_2_V_read141_rewind, %rewind_header ]" [firmware/nnet_utils/nnet_dense_resource.h:246]   --->   Operation 34 'phi' 'data_2_V_read141_phi' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%data_3_V_read142_phi = phi i16 [ %data_3_V_read_7, %rewind_init ], [ %data_3_V_read142_rewind, %rewind_header ]" [firmware/nnet_utils/nnet_dense_resource.h:246]   --->   Operation 35 'phi' 'data_3_V_read142_phi' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%data_4_V_read143_phi = phi i16 [ %data_4_V_read_7, %rewind_init ], [ %data_4_V_read143_rewind, %rewind_header ]" [firmware/nnet_utils/nnet_dense_resource.h:246]   --->   Operation 36 'phi' 'data_4_V_read143_phi' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%data_5_V_read144_phi = phi i16 [ %data_5_V_read_6, %rewind_init ], [ %data_5_V_read144_rewind, %rewind_header ]" [firmware/nnet_utils/nnet_dense_resource.h:246]   --->   Operation 37 'phi' 'data_5_V_read144_phi' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/2] (1.15ns)   --->   "%out_index = load i3* %outidx_addr, align 1" [firmware/nnet_utils/nnet_dense_resource.h:133->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 38 'load' 'out_index' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 188> <Depth = 30> <ROM>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln139 = trunc i32 %in_index_0_i138 to i3" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 39 'trunc' 'trunc_ln139' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.61ns)   --->   "%tmp_5 = call i16 @_ssdm_op_Mux.ap_auto.6i16.i3(i16 %data_0_V_read139_phi, i16 %data_1_V_read140_phi, i16 %data_2_V_read141_phi, i16 %data_3_V_read142_phi, i16 %data_4_V_read143_phi, i16 %data_5_V_read144_phi, i3 %trunc_ln139)" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 40 'mux' 'tmp_5' <Predicate = true> <Delay = 0.61> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/2] (1.15ns)   --->   "%w2_V_load = load i188* %w2_V_addr, align 8" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 41 'load' 'w2_V_load' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 188> <Depth = 30> <ROM>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln139_1 = trunc i188 %w2_V_load to i16" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 42 'trunc' 'trunc_ln139_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln1116_cast = sext i16 %tmp_5 to i26" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 43 'sext' 'sext_ln1116_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i16 %trunc_ln139_1 to i26" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 44 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118 = mul i26 %sext_ln1118, %sext_ln1116_cast" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 45 'mul' 'mul_ln1118' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln3 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118, i32 10, i32 25)" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 46 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_s = call i16 @_ssdm_op_PartSelect.i16.i188.i32.i32(i188 %w2_V_load, i32 16, i32 31)" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 47 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln1118_163 = sext i16 %tmp_s to i26" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 48 'sext' 'sext_ln1118_163' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_143 = mul i26 %sext_ln1116_cast, %sext_ln1118_163" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 49 'mul' 'mul_ln1118_143' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln708_s = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_143, i32 10, i32 25)" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 50 'partselect' 'trunc_ln708_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_151 = call i16 @_ssdm_op_PartSelect.i16.i188.i32.i32(i188 %w2_V_load, i32 32, i32 47)" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 51 'partselect' 'tmp_151' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln1118_164 = sext i16 %tmp_151 to i26" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 52 'sext' 'sext_ln1118_164' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_144 = mul i26 %sext_ln1116_cast, %sext_ln1118_164" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 53 'mul' 'mul_ln1118_144' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln708_139 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_144, i32 10, i32 25)" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 54 'partselect' 'trunc_ln708_139' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_152 = call i16 @_ssdm_op_PartSelect.i16.i188.i32.i32(i188 %w2_V_load, i32 48, i32 63)" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 55 'partselect' 'tmp_152' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln1118_165 = sext i16 %tmp_152 to i26" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 56 'sext' 'sext_ln1118_165' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_145 = mul i26 %sext_ln1116_cast, %sext_ln1118_165" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 57 'mul' 'mul_ln1118_145' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln708_140 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_145, i32 10, i32 25)" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 58 'partselect' 'trunc_ln708_140' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_153 = call i16 @_ssdm_op_PartSelect.i16.i188.i32.i32(i188 %w2_V_load, i32 64, i32 79)" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 59 'partselect' 'tmp_153' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln1118_166 = sext i16 %tmp_153 to i26" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 60 'sext' 'sext_ln1118_166' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_146 = mul i26 %sext_ln1116_cast, %sext_ln1118_166" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 61 'mul' 'mul_ln1118_146' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln708_141 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_146, i32 10, i32 25)" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 62 'partselect' 'trunc_ln708_141' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_154 = call i16 @_ssdm_op_PartSelect.i16.i188.i32.i32(i188 %w2_V_load, i32 80, i32 95)" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 63 'partselect' 'tmp_154' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%sext_ln1118_167 = sext i16 %tmp_154 to i26" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 64 'sext' 'sext_ln1118_167' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_147 = mul i26 %sext_ln1116_cast, %sext_ln1118_167" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 65 'mul' 'mul_ln1118_147' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln708_142 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_147, i32 10, i32 25)" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 66 'partselect' 'trunc_ln708_142' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_155 = call i16 @_ssdm_op_PartSelect.i16.i188.i32.i32(i188 %w2_V_load, i32 96, i32 111)" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 67 'partselect' 'tmp_155' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln1118_168 = sext i16 %tmp_155 to i26" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 68 'sext' 'sext_ln1118_168' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_148 = mul i26 %sext_ln1116_cast, %sext_ln1118_168" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 69 'mul' 'mul_ln1118_148' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln708_143 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_148, i32 10, i32 25)" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 70 'partselect' 'trunc_ln708_143' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_156 = call i16 @_ssdm_op_PartSelect.i16.i188.i32.i32(i188 %w2_V_load, i32 112, i32 127)" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 71 'partselect' 'tmp_156' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln1118_169 = sext i16 %tmp_156 to i26" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 72 'sext' 'sext_ln1118_169' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_149 = mul i26 %sext_ln1116_cast, %sext_ln1118_169" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 73 'mul' 'mul_ln1118_149' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%trunc_ln708_144 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_149, i32 10, i32 25)" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 74 'partselect' 'trunc_ln708_144' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_157 = call i16 @_ssdm_op_PartSelect.i16.i188.i32.i32(i188 %w2_V_load, i32 128, i32 143)" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 75 'partselect' 'tmp_157' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln1118_170 = sext i16 %tmp_157 to i26" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 76 'sext' 'sext_ln1118_170' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_150 = mul i26 %sext_ln1116_cast, %sext_ln1118_170" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 77 'mul' 'mul_ln1118_150' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln708_145 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_150, i32 10, i32 25)" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 78 'partselect' 'trunc_ln708_145' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_158 = call i16 @_ssdm_op_PartSelect.i16.i188.i32.i32(i188 %w2_V_load, i32 144, i32 159)" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 79 'partselect' 'tmp_158' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln1118_171 = sext i16 %tmp_158 to i26" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 80 'sext' 'sext_ln1118_171' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_151 = mul i26 %sext_ln1116_cast, %sext_ln1118_171" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 81 'mul' 'mul_ln1118_151' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln708_146 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_151, i32 10, i32 25)" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 82 'partselect' 'trunc_ln708_146' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_159 = call i16 @_ssdm_op_PartSelect.i16.i188.i32.i32(i188 %w2_V_load, i32 160, i32 175)" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 83 'partselect' 'tmp_159' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln1118_172 = sext i16 %tmp_159 to i26" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 84 'sext' 'sext_ln1118_172' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_152 = mul i26 %sext_ln1116_cast, %sext_ln1118_172" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 85 'mul' 'mul_ln1118_152' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%trunc_ln708_147 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_152, i32 10, i32 25)" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 86 'partselect' 'trunc_ln708_147' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_6 = call i12 @_ssdm_op_PartSelect.i12.i188.i32.i32(i188 %w2_V_load, i32 176, i32 187)" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 87 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln1118_173 = sext i12 %tmp_6 to i26" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 88 'sext' 'sext_ln1118_173' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_153 = mul i26 %sext_ln1116_cast, %sext_ln1118_173" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 89 'mul' 'mul_ln1118_153' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%trunc_ln708_148 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_153, i32 10, i32 25)" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 90 'partselect' 'trunc_ln708_148' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.66ns)   --->   "%in_index = add nsw i32 %in_index_0_i138, 1" [firmware/nnet_utils/nnet_dense_resource.h:147->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 91 'add' 'in_index' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.85ns)   --->   "%icmp_ln148 = icmp sgt i32 %in_index, 5" [firmware/nnet_utils/nnet_dense_resource.h:148->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 92 'icmp' 'icmp_ln148' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.22ns)   --->   "%select_ln148 = select i1 %icmp_ln148, i32 0, i32 %in_index" [firmware/nnet_utils/nnet_dense_resource.h:148->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 93 'select' 'select_ln148' <Predicate = true> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.01>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%res_21_V_write_assign136 = phi i16 [ 469, %.preheader74.i.preheader ], [ %acc_V_21_1, %ReuseLoop_end ], [ 469, %.preheader.i.0 ]" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 94 'phi' 'res_21_V_write_assign136' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%res_20_V_write_assign134 = phi i16 [ -258, %.preheader74.i.preheader ], [ %acc_V_20_1, %ReuseLoop_end ], [ -258, %.preheader.i.0 ]" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 95 'phi' 'res_20_V_write_assign134' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%res_19_V_write_assign132 = phi i16 [ 939, %.preheader74.i.preheader ], [ %acc_V_19_1, %ReuseLoop_end ], [ 939, %.preheader.i.0 ]" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 96 'phi' 'res_19_V_write_assign132' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%res_18_V_write_assign130 = phi i16 [ -902, %.preheader74.i.preheader ], [ %acc_V_18_1, %ReuseLoop_end ], [ -902, %.preheader.i.0 ]" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 97 'phi' 'res_18_V_write_assign130' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%res_17_V_write_assign128 = phi i16 [ -1026, %.preheader74.i.preheader ], [ %acc_V_17_1, %ReuseLoop_end ], [ -1026, %.preheader.i.0 ]" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 98 'phi' 'res_17_V_write_assign128' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%res_16_V_write_assign126 = phi i16 [ 0, %.preheader74.i.preheader ], [ %acc_V_16_1, %ReuseLoop_end ], [ 0, %.preheader.i.0 ]" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 99 'phi' 'res_16_V_write_assign126' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%res_15_V_write_assign124 = phi i16 [ -1962, %.preheader74.i.preheader ], [ %acc_V_15_1, %ReuseLoop_end ], [ -1962, %.preheader.i.0 ]" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 100 'phi' 'res_15_V_write_assign124' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%res_14_V_write_assign122 = phi i16 [ 952, %.preheader74.i.preheader ], [ %acc_V_14_1, %ReuseLoop_end ], [ 952, %.preheader.i.0 ]" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 101 'phi' 'res_14_V_write_assign122' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%res_13_V_write_assign120 = phi i16 [ -150, %.preheader74.i.preheader ], [ %acc_V_13_1, %ReuseLoop_end ], [ -150, %.preheader.i.0 ]" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 102 'phi' 'res_13_V_write_assign120' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%res_12_V_write_assign118 = phi i16 [ 833, %.preheader74.i.preheader ], [ %acc_V_12_1, %ReuseLoop_end ], [ 833, %.preheader.i.0 ]" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 103 'phi' 'res_12_V_write_assign118' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%res_11_V_write_assign116 = phi i16 [ 606, %.preheader74.i.preheader ], [ %acc_V_11_1, %ReuseLoop_end ], [ 606, %.preheader.i.0 ]" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 104 'phi' 'res_11_V_write_assign116' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%res_10_V_write_assign114 = phi i16 [ 289, %.preheader74.i.preheader ], [ %acc_V_10_1, %ReuseLoop_end ], [ 289, %.preheader.i.0 ]" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 105 'phi' 'res_10_V_write_assign114' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%res_9_V_write_assign112 = phi i16 [ 928, %.preheader74.i.preheader ], [ %acc_V_9_1, %ReuseLoop_end ], [ 928, %.preheader.i.0 ]" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 106 'phi' 'res_9_V_write_assign112' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%res_8_V_write_assign110 = phi i16 [ 839, %.preheader74.i.preheader ], [ %acc_V_8_1, %ReuseLoop_end ], [ 839, %.preheader.i.0 ]" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 107 'phi' 'res_8_V_write_assign110' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%res_7_V_write_assign108 = phi i16 [ -1990, %.preheader74.i.preheader ], [ %acc_V_7_1, %ReuseLoop_end ], [ -1990, %.preheader.i.0 ]" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 108 'phi' 'res_7_V_write_assign108' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%res_6_V_write_assign106 = phi i16 [ -485, %.preheader74.i.preheader ], [ %acc_V_6_1, %ReuseLoop_end ], [ -485, %.preheader.i.0 ]" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 109 'phi' 'res_6_V_write_assign106' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%res_5_V_write_assign104 = phi i16 [ 658, %.preheader74.i.preheader ], [ %acc_V_5_1, %ReuseLoop_end ], [ 658, %.preheader.i.0 ]" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 110 'phi' 'res_5_V_write_assign104' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%res_4_V_write_assign102 = phi i16 [ -1063, %.preheader74.i.preheader ], [ %acc_V_4_1, %ReuseLoop_end ], [ -1063, %.preheader.i.0 ]" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 111 'phi' 'res_4_V_write_assign102' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%res_3_V_write_assign100 = phi i16 [ -587, %.preheader74.i.preheader ], [ %acc_V_3_1, %ReuseLoop_end ], [ -587, %.preheader.i.0 ]" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 112 'phi' 'res_3_V_write_assign100' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%res_2_V_write_assign98 = phi i16 [ 663, %.preheader74.i.preheader ], [ %acc_V_2_1, %ReuseLoop_end ], [ 663, %.preheader.i.0 ]" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 113 'phi' 'res_2_V_write_assign98' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%res_1_V_write_assign96 = phi i16 [ 876, %.preheader74.i.preheader ], [ %acc_V_1_1, %ReuseLoop_end ], [ 876, %.preheader.i.0 ]" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 114 'phi' 'res_1_V_write_assign96' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%res_0_V_write_assign94 = phi i16 [ 673, %.preheader74.i.preheader ], [ %acc_V_0_1, %ReuseLoop_end ], [ 673, %.preheader.i.0 ]" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 115 'phi' 'res_0_V_write_assign94' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%res_22_V_write_assign92 = phi i16 [ 128, %.preheader74.i.preheader ], [ %acc_V_22_1, %ReuseLoop_end ], [ 128, %.preheader.i.0 ]" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 116 'phi' 'res_22_V_write_assign92' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%res_23_V_write_assign90 = phi i16 [ -277, %.preheader74.i.preheader ], [ %acc_V_23_1, %ReuseLoop_end ], [ -277, %.preheader.i.0 ]" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 117 'phi' 'res_23_V_write_assign90' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%res_24_V_write_assign88 = phi i16 [ -1267, %.preheader74.i.preheader ], [ %acc_V_24_1, %ReuseLoop_end ], [ -1267, %.preheader.i.0 ]" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 118 'phi' 'res_24_V_write_assign88' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%res_25_V_write_assign86 = phi i16 [ 290, %.preheader74.i.preheader ], [ %acc_V_25_1, %ReuseLoop_end ], [ 290, %.preheader.i.0 ]" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 119 'phi' 'res_25_V_write_assign86' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%res_26_V_write_assign84 = phi i16 [ -330, %.preheader74.i.preheader ], [ %acc_V_26_1, %ReuseLoop_end ], [ -330, %.preheader.i.0 ]" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 120 'phi' 'res_26_V_write_assign84' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%res_27_V_write_assign82 = phi i16 [ -48, %.preheader74.i.preheader ], [ %acc_V_27_1, %ReuseLoop_end ], [ -48, %.preheader.i.0 ]" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 121 'phi' 'res_27_V_write_assign82' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "%res_28_V_write_assign80 = phi i16 [ -179, %.preheader74.i.preheader ], [ %acc_V_28_1, %ReuseLoop_end ], [ -179, %.preheader.i.0 ]" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 122 'phi' 'res_28_V_write_assign80' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%res_29_V_write_assign78 = phi i16 [ 346, %.preheader74.i.preheader ], [ %acc_V_29_1, %ReuseLoop_end ], [ 346, %.preheader.i.0 ]" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 123 'phi' 'res_29_V_write_assign78' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "%res_30_V_write_assign76 = phi i16 [ -409, %.preheader74.i.preheader ], [ %acc_V_30_1, %ReuseLoop_end ], [ -409, %.preheader.i.0 ]" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 124 'phi' 'res_30_V_write_assign76' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "%res_31_V_write_assign74 = phi i16 [ 184, %.preheader74.i.preheader ], [ %acc_V_31_1, %ReuseLoop_end ], [ 184, %.preheader.i.0 ]" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 125 'phi' 'res_31_V_write_assign74' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "%res_32_V_write_assign72 = phi i16 [ 446, %.preheader74.i.preheader ], [ %acc_V_32_1, %ReuseLoop_end ], [ 446, %.preheader.i.0 ]" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 126 'phi' 'res_32_V_write_assign72' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%res_33_V_write_assign70 = phi i16 [ 126, %.preheader74.i.preheader ], [ %acc_V_33_1, %ReuseLoop_end ], [ 126, %.preheader.i.0 ]" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 127 'phi' 'res_33_V_write_assign70' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "%res_34_V_write_assign68 = phi i16 [ 763, %.preheader74.i.preheader ], [ %acc_V_34_1, %ReuseLoop_end ], [ 763, %.preheader.i.0 ]" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 128 'phi' 'res_34_V_write_assign68' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%res_35_V_write_assign66 = phi i16 [ -546, %.preheader74.i.preheader ], [ %acc_V_35_1, %ReuseLoop_end ], [ -546, %.preheader.i.0 ]" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 129 'phi' 'res_35_V_write_assign66' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%res_36_V_write_assign64 = phi i16 [ -577, %.preheader74.i.preheader ], [ %acc_V_36_1, %ReuseLoop_end ], [ -577, %.preheader.i.0 ]" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 130 'phi' 'res_36_V_write_assign64' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%res_37_V_write_assign62 = phi i16 [ 99, %.preheader74.i.preheader ], [ %acc_V_37_1, %ReuseLoop_end ], [ 99, %.preheader.i.0 ]" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 131 'phi' 'res_37_V_write_assign62' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "%res_38_V_write_assign60 = phi i16 [ 227, %.preheader74.i.preheader ], [ %acc_V_38_1, %ReuseLoop_end ], [ 227, %.preheader.i.0 ]" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 132 'phi' 'res_38_V_write_assign60' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 133 [1/1] (0.00ns)   --->   "%res_39_V_write_assign58 = phi i16 [ 237, %.preheader74.i.preheader ], [ %acc_V_39_1, %ReuseLoop_end ], [ 237, %.preheader.i.0 ]" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 133 'phi' 'res_39_V_write_assign58' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "%res_40_V_write_assign56 = phi i16 [ 53, %.preheader74.i.preheader ], [ %acc_V_40_1, %ReuseLoop_end ], [ 53, %.preheader.i.0 ]" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 134 'phi' 'res_40_V_write_assign56' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "%res_41_V_write_assign54 = phi i16 [ 12, %.preheader74.i.preheader ], [ %acc_V_41_1, %ReuseLoop_end ], [ 12, %.preheader.i.0 ]" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 135 'phi' 'res_41_V_write_assign54' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "%res_42_V_write_assign52 = phi i16 [ 138, %.preheader74.i.preheader ], [ %acc_V_42_1, %ReuseLoop_end ], [ 138, %.preheader.i.0 ]" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 136 'phi' 'res_42_V_write_assign52' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 137 [1/1] (0.00ns)   --->   "%res_43_V_write_assign50 = phi i16 [ -373, %.preheader74.i.preheader ], [ %acc_V_43_1, %ReuseLoop_end ], [ -373, %.preheader.i.0 ]" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 137 'phi' 'res_43_V_write_assign50' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 138 [1/1] (0.00ns)   --->   "%res_44_V_write_assign48 = phi i16 [ 37, %.preheader74.i.preheader ], [ %acc_V_44_1, %ReuseLoop_end ], [ 37, %.preheader.i.0 ]" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 138 'phi' 'res_44_V_write_assign48' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 139 [1/1] (0.00ns)   --->   "%res_45_V_write_assign46 = phi i16 [ -172, %.preheader74.i.preheader ], [ %acc_V_45_1, %ReuseLoop_end ], [ -172, %.preheader.i.0 ]" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 139 'phi' 'res_45_V_write_assign46' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 140 [1/1] (0.00ns)   --->   "%res_46_V_write_assign44 = phi i16 [ -66, %.preheader74.i.preheader ], [ %acc_V_46_1, %ReuseLoop_end ], [ -66, %.preheader.i.0 ]" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 140 'phi' 'res_46_V_write_assign44' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 141 [1/1] (0.00ns)   --->   "%res_47_V_write_assign42 = phi i16 [ 141, %.preheader74.i.preheader ], [ %acc_V_47_1, %ReuseLoop_end ], [ 141, %.preheader.i.0 ]" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 141 'phi' 'res_47_V_write_assign42' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 142 [1/1] (0.00ns)   --->   "%res_48_V_write_assign40 = phi i16 [ 3, %.preheader74.i.preheader ], [ %acc_V_48_1, %ReuseLoop_end ], [ 3, %.preheader.i.0 ]" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 142 'phi' 'res_48_V_write_assign40' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 143 [1/1] (0.00ns)   --->   "%res_49_V_write_assign38 = phi i16 [ 171, %.preheader74.i.preheader ], [ %acc_V_49_1, %ReuseLoop_end ], [ 171, %.preheader.i.0 ]" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 143 'phi' 'res_49_V_write_assign38' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 144 [1/1] (0.00ns)   --->   "%res_50_V_write_assign36 = phi i16 [ 167, %.preheader74.i.preheader ], [ %acc_V_50_1, %ReuseLoop_end ], [ 167, %.preheader.i.0 ]" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 144 'phi' 'res_50_V_write_assign36' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 145 [1/1] (0.00ns)   --->   "%res_51_V_write_assign34 = phi i16 [ 436, %.preheader74.i.preheader ], [ %acc_V_51_1, %ReuseLoop_end ], [ 436, %.preheader.i.0 ]" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 145 'phi' 'res_51_V_write_assign34' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 146 [1/1] (0.00ns)   --->   "%res_52_V_write_assign32 = phi i16 [ 18, %.preheader74.i.preheader ], [ %acc_V_52_1, %ReuseLoop_end ], [ 18, %.preheader.i.0 ]" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 146 'phi' 'res_52_V_write_assign32' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 147 [1/1] (0.00ns)   --->   "%res_53_V_write_assign30 = phi i16 [ 116, %.preheader74.i.preheader ], [ %acc_V_53_1, %ReuseLoop_end ], [ 116, %.preheader.i.0 ]" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 147 'phi' 'res_53_V_write_assign30' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 148 [1/1] (0.00ns)   --->   "%res_54_V_write_assign28 = phi i16 [ -64, %.preheader74.i.preheader ], [ %acc_V_54_1, %ReuseLoop_end ], [ -64, %.preheader.i.0 ]" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 148 'phi' 'res_54_V_write_assign28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 149 [1/1] (0.00ns)   --->   "%res_55_V_write_assign26 = phi i16 [ -186, %.preheader74.i.preheader ], [ %acc_V_55_1, %ReuseLoop_end ], [ -186, %.preheader.i.0 ]" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 149 'phi' 'res_55_V_write_assign26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 150 [1/1] (0.00ns)   --->   "%res_56_V_write_assign24 = phi i16 [ -132, %.preheader74.i.preheader ], [ %acc_V_56_1, %ReuseLoop_end ], [ -132, %.preheader.i.0 ]" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 150 'phi' 'res_56_V_write_assign24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 151 [1/1] (0.00ns)   --->   "%res_57_V_write_assign22 = phi i16 [ -161, %.preheader74.i.preheader ], [ %acc_V_57_1, %ReuseLoop_end ], [ -161, %.preheader.i.0 ]" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 151 'phi' 'res_57_V_write_assign22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 152 [1/1] (0.00ns)   --->   "%res_58_V_write_assign20 = phi i16 [ -378, %.preheader74.i.preheader ], [ %acc_V_58_1, %ReuseLoop_end ], [ -378, %.preheader.i.0 ]" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 152 'phi' 'res_58_V_write_assign20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 153 [1/1] (0.00ns)   --->   "%res_59_V_write_assign18 = phi i16 [ 124, %.preheader74.i.preheader ], [ %acc_V_59_1, %ReuseLoop_end ], [ 124, %.preheader.i.0 ]" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 153 'phi' 'res_59_V_write_assign18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 154 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str13) nounwind" [firmware/nnet_utils/nnet_dense_resource.h:129->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 154 'specloopname' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 155 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str13)" [firmware/nnet_utils/nnet_dense_resource.h:129->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 155 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 156 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str9) nounwind" [firmware/nnet_utils/nnet_dense_resource.h:130->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 156 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln1265 = zext i3 %out_index to i6" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 157 'zext' 'zext_ln1265' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 158 [1/1] (0.41ns)   --->   "%phi_ln = call i16 @_ssdm_op_Mux.ap_auto.8i16.i3(i16 %res_0_V_write_assign94, i16 %res_1_V_write_assign96, i16 %res_2_V_write_assign98, i16 %res_3_V_write_assign100, i16 %res_4_V_write_assign102, i16 %res_4_V_write_assign102, i16 %res_4_V_write_assign102, i16 %res_4_V_write_assign102, i3 %out_index)" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 158 'mux' 'phi_ln' <Predicate = true> <Delay = 0.41> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 159 [1/1] (0.60ns)   --->   "%acc_0_V = add i16 %phi_ln, %trunc_ln3" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 159 'add' 'acc_0_V' <Predicate = true> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 160 [1/1] (0.65ns)   --->   "switch i3 %out_index, label %branch1324 [
    i3 0, label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.01420
    i3 1, label %branch1321
    i3 2, label %branch1322
    i3 3, label %branch1323
  ]" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 160 'switch' <Predicate = true> <Delay = 0.65>
ST_4 : Operation 161 [1/1] (0.60ns)   --->   "br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.01420" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 161 'br' <Predicate = (out_index == 3)> <Delay = 0.60>
ST_4 : Operation 162 [1/1] (0.60ns)   --->   "br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.01420" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 162 'br' <Predicate = (out_index == 2)> <Delay = 0.60>
ST_4 : Operation 163 [1/1] (0.60ns)   --->   "br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.01420" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 163 'br' <Predicate = (out_index == 1)> <Delay = 0.60>
ST_4 : Operation 164 [1/1] (0.60ns)   --->   "br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.01420" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 164 'br' <Predicate = (out_index != 0 & out_index != 1 & out_index != 2 & out_index != 3)> <Delay = 0.60>
ST_4 : Operation 165 [1/1] (0.00ns)   --->   "%acc_V_0_1 = phi i16 [ %res_0_V_write_assign94, %branch1324 ], [ %res_0_V_write_assign94, %branch1323 ], [ %res_0_V_write_assign94, %branch1322 ], [ %res_0_V_write_assign94, %branch1321 ], [ %acc_0_V, %ReuseLoop_begin ]"   --->   Operation 165 'phi' 'acc_V_0_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 166 [1/1] (0.00ns)   --->   "%acc_V_1_1 = phi i16 [ %res_1_V_write_assign96, %branch1324 ], [ %res_1_V_write_assign96, %branch1323 ], [ %res_1_V_write_assign96, %branch1322 ], [ %acc_0_V, %branch1321 ], [ %res_1_V_write_assign96, %ReuseLoop_begin ]"   --->   Operation 166 'phi' 'acc_V_1_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 167 [1/1] (0.00ns)   --->   "%acc_V_2_1 = phi i16 [ %res_2_V_write_assign98, %branch1324 ], [ %res_2_V_write_assign98, %branch1323 ], [ %acc_0_V, %branch1322 ], [ %res_2_V_write_assign98, %branch1321 ], [ %res_2_V_write_assign98, %ReuseLoop_begin ]"   --->   Operation 167 'phi' 'acc_V_2_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 168 [1/1] (0.00ns)   --->   "%acc_V_3_1 = phi i16 [ %res_3_V_write_assign100, %branch1324 ], [ %acc_0_V, %branch1323 ], [ %res_3_V_write_assign100, %branch1322 ], [ %res_3_V_write_assign100, %branch1321 ], [ %res_3_V_write_assign100, %ReuseLoop_begin ]"   --->   Operation 168 'phi' 'acc_V_3_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 169 [1/1] (0.00ns)   --->   "%acc_V_4_1 = phi i16 [ %acc_0_V, %branch1324 ], [ %res_4_V_write_assign102, %branch1323 ], [ %res_4_V_write_assign102, %branch1322 ], [ %res_4_V_write_assign102, %branch1321 ], [ %res_4_V_write_assign102, %ReuseLoop_begin ]"   --->   Operation 169 'phi' 'acc_V_4_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 170 [1/1] (0.75ns)   --->   "%phi_ln1265_1 = call i16 @_ssdm_op_Mux.ap_auto.64i16.i6(i16 %res_5_V_write_assign104, i16 %res_6_V_write_assign106, i16 %res_7_V_write_assign108, i16 %res_8_V_write_assign110, i16 %res_9_V_write_assign112, i16 %res_9_V_write_assign112, i16 %res_9_V_write_assign112, i16 %res_9_V_write_assign112, i16 %res_9_V_write_assign112, i16 %res_9_V_write_assign112, i16 %res_9_V_write_assign112, i16 %res_9_V_write_assign112, i16 %res_9_V_write_assign112, i16 %res_9_V_write_assign112, i16 %res_9_V_write_assign112, i16 %res_9_V_write_assign112, i16 %res_9_V_write_assign112, i16 %res_9_V_write_assign112, i16 %res_9_V_write_assign112, i16 %res_9_V_write_assign112, i16 %res_9_V_write_assign112, i16 %res_9_V_write_assign112, i16 %res_9_V_write_assign112, i16 %res_9_V_write_assign112, i16 %res_9_V_write_assign112, i16 %res_9_V_write_assign112, i16 %res_9_V_write_assign112, i16 %res_9_V_write_assign112, i16 %res_9_V_write_assign112, i16 %res_9_V_write_assign112, i16 %res_9_V_write_assign112, i16 %res_9_V_write_assign112, i16 %res_9_V_write_assign112, i16 %res_9_V_write_assign112, i16 %res_9_V_write_assign112, i16 %res_9_V_write_assign112, i16 %res_9_V_write_assign112, i16 %res_9_V_write_assign112, i16 %res_9_V_write_assign112, i16 %res_9_V_write_assign112, i16 %res_9_V_write_assign112, i16 %res_9_V_write_assign112, i16 %res_9_V_write_assign112, i16 %res_9_V_write_assign112, i16 %res_9_V_write_assign112, i16 %res_9_V_write_assign112, i16 %res_9_V_write_assign112, i16 %res_9_V_write_assign112, i16 %res_9_V_write_assign112, i16 %res_9_V_write_assign112, i16 %res_9_V_write_assign112, i16 %res_9_V_write_assign112, i16 %res_9_V_write_assign112, i16 %res_9_V_write_assign112, i16 %res_9_V_write_assign112, i16 %res_9_V_write_assign112, i16 %res_9_V_write_assign112, i16 %res_9_V_write_assign112, i16 %res_9_V_write_assign112, i16 %res_9_V_write_assign112, i16 %res_9_V_write_assign112, i16 %res_9_V_write_assign112, i16 %res_9_V_write_assign112, i16 %res_9_V_write_assign112, i6 %zext_ln1265)" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 170 'mux' 'phi_ln1265_1' <Predicate = true> <Delay = 0.75> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 171 [1/1] (0.60ns)   --->   "%acc_5_V = add i16 %phi_ln1265_1, %trunc_ln708_s" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 171 'add' 'acc_5_V' <Predicate = true> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 172 [1/1] (0.65ns)   --->   "switch i3 %out_index, label %branch1209 [
    i3 0, label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.01298
    i3 1, label %branch1206
    i3 2, label %branch1207
    i3 3, label %branch1208
  ]" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 172 'switch' <Predicate = true> <Delay = 0.65>
ST_4 : Operation 173 [1/1] (0.60ns)   --->   "br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.01298" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 173 'br' <Predicate = (out_index == 3)> <Delay = 0.60>
ST_4 : Operation 174 [1/1] (0.60ns)   --->   "br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.01298" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 174 'br' <Predicate = (out_index == 2)> <Delay = 0.60>
ST_4 : Operation 175 [1/1] (0.60ns)   --->   "br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.01298" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 175 'br' <Predicate = (out_index == 1)> <Delay = 0.60>
ST_4 : Operation 176 [1/1] (0.60ns)   --->   "br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.01298" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 176 'br' <Predicate = (out_index != 0 & out_index != 1 & out_index != 2 & out_index != 3)> <Delay = 0.60>
ST_4 : Operation 177 [1/1] (0.00ns)   --->   "%acc_V_5_1 = phi i16 [ %res_5_V_write_assign104, %branch1209 ], [ %res_5_V_write_assign104, %branch1208 ], [ %res_5_V_write_assign104, %branch1207 ], [ %res_5_V_write_assign104, %branch1206 ], [ %acc_5_V, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.01420 ]"   --->   Operation 177 'phi' 'acc_V_5_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 178 [1/1] (0.00ns)   --->   "%acc_V_6_1 = phi i16 [ %res_6_V_write_assign106, %branch1209 ], [ %res_6_V_write_assign106, %branch1208 ], [ %res_6_V_write_assign106, %branch1207 ], [ %acc_5_V, %branch1206 ], [ %res_6_V_write_assign106, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.01420 ]"   --->   Operation 178 'phi' 'acc_V_6_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 179 [1/1] (0.00ns)   --->   "%acc_V_7_1 = phi i16 [ %res_7_V_write_assign108, %branch1209 ], [ %res_7_V_write_assign108, %branch1208 ], [ %acc_5_V, %branch1207 ], [ %res_7_V_write_assign108, %branch1206 ], [ %res_7_V_write_assign108, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.01420 ]"   --->   Operation 179 'phi' 'acc_V_7_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 180 [1/1] (0.00ns)   --->   "%acc_V_8_1 = phi i16 [ %res_8_V_write_assign110, %branch1209 ], [ %acc_5_V, %branch1208 ], [ %res_8_V_write_assign110, %branch1207 ], [ %res_8_V_write_assign110, %branch1206 ], [ %res_8_V_write_assign110, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.01420 ]"   --->   Operation 180 'phi' 'acc_V_8_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 181 [1/1] (0.00ns)   --->   "%acc_V_9_1 = phi i16 [ %acc_5_V, %branch1209 ], [ %res_9_V_write_assign112, %branch1208 ], [ %res_9_V_write_assign112, %branch1207 ], [ %res_9_V_write_assign112, %branch1206 ], [ %res_9_V_write_assign112, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.01420 ]"   --->   Operation 181 'phi' 'acc_V_9_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 182 [1/1] (0.75ns)   --->   "%phi_ln1265_2 = call i16 @_ssdm_op_Mux.ap_auto.64i16.i6(i16 %res_10_V_write_assign114, i16 %res_11_V_write_assign116, i16 %res_12_V_write_assign118, i16 %res_13_V_write_assign120, i16 %res_14_V_write_assign122, i16 %res_14_V_write_assign122, i16 %res_14_V_write_assign122, i16 %res_14_V_write_assign122, i16 %res_14_V_write_assign122, i16 %res_14_V_write_assign122, i16 %res_14_V_write_assign122, i16 %res_14_V_write_assign122, i16 %res_14_V_write_assign122, i16 %res_14_V_write_assign122, i16 %res_14_V_write_assign122, i16 %res_14_V_write_assign122, i16 %res_14_V_write_assign122, i16 %res_14_V_write_assign122, i16 %res_14_V_write_assign122, i16 %res_14_V_write_assign122, i16 %res_14_V_write_assign122, i16 %res_14_V_write_assign122, i16 %res_14_V_write_assign122, i16 %res_14_V_write_assign122, i16 %res_14_V_write_assign122, i16 %res_14_V_write_assign122, i16 %res_14_V_write_assign122, i16 %res_14_V_write_assign122, i16 %res_14_V_write_assign122, i16 %res_14_V_write_assign122, i16 %res_14_V_write_assign122, i16 %res_14_V_write_assign122, i16 %res_14_V_write_assign122, i16 %res_14_V_write_assign122, i16 %res_14_V_write_assign122, i16 %res_14_V_write_assign122, i16 %res_14_V_write_assign122, i16 %res_14_V_write_assign122, i16 %res_14_V_write_assign122, i16 %res_14_V_write_assign122, i16 %res_14_V_write_assign122, i16 %res_14_V_write_assign122, i16 %res_14_V_write_assign122, i16 %res_14_V_write_assign122, i16 %res_14_V_write_assign122, i16 %res_14_V_write_assign122, i16 %res_14_V_write_assign122, i16 %res_14_V_write_assign122, i16 %res_14_V_write_assign122, i16 %res_14_V_write_assign122, i16 %res_14_V_write_assign122, i16 %res_14_V_write_assign122, i16 %res_14_V_write_assign122, i16 %res_14_V_write_assign122, i16 %res_14_V_write_assign122, i16 %res_14_V_write_assign122, i16 %res_14_V_write_assign122, i16 %res_14_V_write_assign122, i16 %res_14_V_write_assign122, i16 %res_14_V_write_assign122, i16 %res_14_V_write_assign122, i16 %res_14_V_write_assign122, i16 %res_14_V_write_assign122, i16 %res_14_V_write_assign122, i6 %zext_ln1265)" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 182 'mux' 'phi_ln1265_2' <Predicate = true> <Delay = 0.75> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 183 [1/1] (0.60ns)   --->   "%acc_10_V = add i16 %phi_ln1265_2, %trunc_ln708_139" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 183 'add' 'acc_10_V' <Predicate = true> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 184 [1/1] (0.65ns)   --->   "switch i3 %out_index, label %branch1094 [
    i3 0, label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.01176
    i3 1, label %branch1091
    i3 2, label %branch1092
    i3 3, label %branch1093
  ]" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 184 'switch' <Predicate = true> <Delay = 0.65>
ST_4 : Operation 185 [1/1] (0.60ns)   --->   "br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.01176" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 185 'br' <Predicate = (out_index == 3)> <Delay = 0.60>
ST_4 : Operation 186 [1/1] (0.60ns)   --->   "br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.01176" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 186 'br' <Predicate = (out_index == 2)> <Delay = 0.60>
ST_4 : Operation 187 [1/1] (0.60ns)   --->   "br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.01176" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 187 'br' <Predicate = (out_index == 1)> <Delay = 0.60>
ST_4 : Operation 188 [1/1] (0.60ns)   --->   "br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.01176" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 188 'br' <Predicate = (out_index != 0 & out_index != 1 & out_index != 2 & out_index != 3)> <Delay = 0.60>
ST_4 : Operation 189 [1/1] (0.00ns)   --->   "%acc_V_10_1 = phi i16 [ %res_10_V_write_assign114, %branch1094 ], [ %res_10_V_write_assign114, %branch1093 ], [ %res_10_V_write_assign114, %branch1092 ], [ %res_10_V_write_assign114, %branch1091 ], [ %acc_10_V, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.01298 ]"   --->   Operation 189 'phi' 'acc_V_10_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 190 [1/1] (0.00ns)   --->   "%acc_V_11_1 = phi i16 [ %res_11_V_write_assign116, %branch1094 ], [ %res_11_V_write_assign116, %branch1093 ], [ %res_11_V_write_assign116, %branch1092 ], [ %acc_10_V, %branch1091 ], [ %res_11_V_write_assign116, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.01298 ]"   --->   Operation 190 'phi' 'acc_V_11_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 191 [1/1] (0.00ns)   --->   "%acc_V_12_1 = phi i16 [ %res_12_V_write_assign118, %branch1094 ], [ %res_12_V_write_assign118, %branch1093 ], [ %acc_10_V, %branch1092 ], [ %res_12_V_write_assign118, %branch1091 ], [ %res_12_V_write_assign118, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.01298 ]"   --->   Operation 191 'phi' 'acc_V_12_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 192 [1/1] (0.00ns)   --->   "%acc_V_13_1 = phi i16 [ %res_13_V_write_assign120, %branch1094 ], [ %acc_10_V, %branch1093 ], [ %res_13_V_write_assign120, %branch1092 ], [ %res_13_V_write_assign120, %branch1091 ], [ %res_13_V_write_assign120, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.01298 ]"   --->   Operation 192 'phi' 'acc_V_13_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 193 [1/1] (0.00ns)   --->   "%acc_V_14_1 = phi i16 [ %acc_10_V, %branch1094 ], [ %res_14_V_write_assign122, %branch1093 ], [ %res_14_V_write_assign122, %branch1092 ], [ %res_14_V_write_assign122, %branch1091 ], [ %res_14_V_write_assign122, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.01298 ]"   --->   Operation 193 'phi' 'acc_V_14_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 194 [1/1] (0.75ns)   --->   "%phi_ln1265_3 = call i16 @_ssdm_op_Mux.ap_auto.64i16.i6(i16 %res_15_V_write_assign124, i16 %res_16_V_write_assign126, i16 %res_17_V_write_assign128, i16 %res_18_V_write_assign130, i16 %res_19_V_write_assign132, i16 %res_19_V_write_assign132, i16 %res_19_V_write_assign132, i16 %res_19_V_write_assign132, i16 %res_19_V_write_assign132, i16 %res_19_V_write_assign132, i16 %res_19_V_write_assign132, i16 %res_19_V_write_assign132, i16 %res_19_V_write_assign132, i16 %res_19_V_write_assign132, i16 %res_19_V_write_assign132, i16 %res_19_V_write_assign132, i16 %res_19_V_write_assign132, i16 %res_19_V_write_assign132, i16 %res_19_V_write_assign132, i16 %res_19_V_write_assign132, i16 %res_19_V_write_assign132, i16 %res_19_V_write_assign132, i16 %res_19_V_write_assign132, i16 %res_19_V_write_assign132, i16 %res_19_V_write_assign132, i16 %res_19_V_write_assign132, i16 %res_19_V_write_assign132, i16 %res_19_V_write_assign132, i16 %res_19_V_write_assign132, i16 %res_19_V_write_assign132, i16 %res_19_V_write_assign132, i16 %res_19_V_write_assign132, i16 %res_19_V_write_assign132, i16 %res_19_V_write_assign132, i16 %res_19_V_write_assign132, i16 %res_19_V_write_assign132, i16 %res_19_V_write_assign132, i16 %res_19_V_write_assign132, i16 %res_19_V_write_assign132, i16 %res_19_V_write_assign132, i16 %res_19_V_write_assign132, i16 %res_19_V_write_assign132, i16 %res_19_V_write_assign132, i16 %res_19_V_write_assign132, i16 %res_19_V_write_assign132, i16 %res_19_V_write_assign132, i16 %res_19_V_write_assign132, i16 %res_19_V_write_assign132, i16 %res_19_V_write_assign132, i16 %res_19_V_write_assign132, i16 %res_19_V_write_assign132, i16 %res_19_V_write_assign132, i16 %res_19_V_write_assign132, i16 %res_19_V_write_assign132, i16 %res_19_V_write_assign132, i16 %res_19_V_write_assign132, i16 %res_19_V_write_assign132, i16 %res_19_V_write_assign132, i16 %res_19_V_write_assign132, i16 %res_19_V_write_assign132, i16 %res_19_V_write_assign132, i16 %res_19_V_write_assign132, i16 %res_19_V_write_assign132, i16 %res_19_V_write_assign132, i6 %zext_ln1265)" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 194 'mux' 'phi_ln1265_3' <Predicate = true> <Delay = 0.75> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 195 [1/1] (0.60ns)   --->   "%acc_15_V = add i16 %phi_ln1265_3, %trunc_ln708_140" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 195 'add' 'acc_15_V' <Predicate = true> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 196 [1/1] (0.65ns)   --->   "switch i3 %out_index, label %branch979 [
    i3 0, label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.01054
    i3 1, label %branch976
    i3 2, label %branch977
    i3 3, label %branch978
  ]" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 196 'switch' <Predicate = true> <Delay = 0.65>
ST_4 : Operation 197 [1/1] (0.60ns)   --->   "br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.01054" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 197 'br' <Predicate = (out_index == 3)> <Delay = 0.60>
ST_4 : Operation 198 [1/1] (0.60ns)   --->   "br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.01054" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 198 'br' <Predicate = (out_index == 2)> <Delay = 0.60>
ST_4 : Operation 199 [1/1] (0.60ns)   --->   "br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.01054" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 199 'br' <Predicate = (out_index == 1)> <Delay = 0.60>
ST_4 : Operation 200 [1/1] (0.60ns)   --->   "br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.01054" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 200 'br' <Predicate = (out_index != 0 & out_index != 1 & out_index != 2 & out_index != 3)> <Delay = 0.60>
ST_4 : Operation 201 [1/1] (0.00ns)   --->   "%acc_V_15_1 = phi i16 [ %res_15_V_write_assign124, %branch979 ], [ %res_15_V_write_assign124, %branch978 ], [ %res_15_V_write_assign124, %branch977 ], [ %res_15_V_write_assign124, %branch976 ], [ %acc_15_V, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.01176 ]"   --->   Operation 201 'phi' 'acc_V_15_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 202 [1/1] (0.00ns)   --->   "%acc_V_16_1 = phi i16 [ %res_16_V_write_assign126, %branch979 ], [ %res_16_V_write_assign126, %branch978 ], [ %res_16_V_write_assign126, %branch977 ], [ %acc_15_V, %branch976 ], [ %res_16_V_write_assign126, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.01176 ]"   --->   Operation 202 'phi' 'acc_V_16_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 203 [1/1] (0.00ns)   --->   "%acc_V_17_1 = phi i16 [ %res_17_V_write_assign128, %branch979 ], [ %res_17_V_write_assign128, %branch978 ], [ %acc_15_V, %branch977 ], [ %res_17_V_write_assign128, %branch976 ], [ %res_17_V_write_assign128, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.01176 ]"   --->   Operation 203 'phi' 'acc_V_17_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 204 [1/1] (0.00ns)   --->   "%acc_V_18_1 = phi i16 [ %res_18_V_write_assign130, %branch979 ], [ %acc_15_V, %branch978 ], [ %res_18_V_write_assign130, %branch977 ], [ %res_18_V_write_assign130, %branch976 ], [ %res_18_V_write_assign130, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.01176 ]"   --->   Operation 204 'phi' 'acc_V_18_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 205 [1/1] (0.00ns)   --->   "%acc_V_19_1 = phi i16 [ %acc_15_V, %branch979 ], [ %res_19_V_write_assign132, %branch978 ], [ %res_19_V_write_assign132, %branch977 ], [ %res_19_V_write_assign132, %branch976 ], [ %res_19_V_write_assign132, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.01176 ]"   --->   Operation 205 'phi' 'acc_V_19_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 206 [1/1] (0.75ns)   --->   "%phi_ln1265_4 = call i16 @_ssdm_op_Mux.ap_auto.64i16.i6(i16 %res_20_V_write_assign134, i16 %res_21_V_write_assign136, i16 %res_22_V_write_assign92, i16 %res_23_V_write_assign90, i16 %res_24_V_write_assign88, i16 %res_24_V_write_assign88, i16 %res_24_V_write_assign88, i16 %res_24_V_write_assign88, i16 %res_24_V_write_assign88, i16 %res_24_V_write_assign88, i16 %res_24_V_write_assign88, i16 %res_24_V_write_assign88, i16 %res_24_V_write_assign88, i16 %res_24_V_write_assign88, i16 %res_24_V_write_assign88, i16 %res_24_V_write_assign88, i16 %res_24_V_write_assign88, i16 %res_24_V_write_assign88, i16 %res_24_V_write_assign88, i16 %res_24_V_write_assign88, i16 %res_24_V_write_assign88, i16 %res_24_V_write_assign88, i16 %res_24_V_write_assign88, i16 %res_24_V_write_assign88, i16 %res_24_V_write_assign88, i16 %res_24_V_write_assign88, i16 %res_24_V_write_assign88, i16 %res_24_V_write_assign88, i16 %res_24_V_write_assign88, i16 %res_24_V_write_assign88, i16 %res_24_V_write_assign88, i16 %res_24_V_write_assign88, i16 %res_24_V_write_assign88, i16 %res_24_V_write_assign88, i16 %res_24_V_write_assign88, i16 %res_24_V_write_assign88, i16 %res_24_V_write_assign88, i16 %res_24_V_write_assign88, i16 %res_24_V_write_assign88, i16 %res_24_V_write_assign88, i16 %res_24_V_write_assign88, i16 %res_24_V_write_assign88, i16 %res_24_V_write_assign88, i16 %res_24_V_write_assign88, i16 %res_24_V_write_assign88, i16 %res_24_V_write_assign88, i16 %res_24_V_write_assign88, i16 %res_24_V_write_assign88, i16 %res_24_V_write_assign88, i16 %res_24_V_write_assign88, i16 %res_24_V_write_assign88, i16 %res_24_V_write_assign88, i16 %res_24_V_write_assign88, i16 %res_24_V_write_assign88, i16 %res_24_V_write_assign88, i16 %res_24_V_write_assign88, i16 %res_24_V_write_assign88, i16 %res_24_V_write_assign88, i16 %res_24_V_write_assign88, i16 %res_24_V_write_assign88, i16 %res_24_V_write_assign88, i16 %res_24_V_write_assign88, i16 %res_24_V_write_assign88, i16 %res_24_V_write_assign88, i6 %zext_ln1265)" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 206 'mux' 'phi_ln1265_4' <Predicate = true> <Delay = 0.75> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 207 [1/1] (0.60ns)   --->   "%acc_20_V = add i16 %phi_ln1265_4, %trunc_ln708_141" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 207 'add' 'acc_20_V' <Predicate = true> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 208 [1/1] (0.65ns)   --->   "switch i3 %out_index, label %branch864 [
    i3 0, label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0932
    i3 1, label %branch861
    i3 2, label %branch862
    i3 3, label %branch863
  ]" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 208 'switch' <Predicate = true> <Delay = 0.65>
ST_4 : Operation 209 [1/1] (0.60ns)   --->   "br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0932" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 209 'br' <Predicate = (out_index == 3)> <Delay = 0.60>
ST_4 : Operation 210 [1/1] (0.60ns)   --->   "br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0932" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 210 'br' <Predicate = (out_index == 2)> <Delay = 0.60>
ST_4 : Operation 211 [1/1] (0.60ns)   --->   "br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0932" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 211 'br' <Predicate = (out_index == 1)> <Delay = 0.60>
ST_4 : Operation 212 [1/1] (0.60ns)   --->   "br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0932" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 212 'br' <Predicate = (out_index != 0 & out_index != 1 & out_index != 2 & out_index != 3)> <Delay = 0.60>
ST_4 : Operation 213 [1/1] (0.00ns)   --->   "%acc_V_24_1 = phi i16 [ %acc_20_V, %branch864 ], [ %res_24_V_write_assign88, %branch863 ], [ %res_24_V_write_assign88, %branch862 ], [ %res_24_V_write_assign88, %branch861 ], [ %res_24_V_write_assign88, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.01054 ]"   --->   Operation 213 'phi' 'acc_V_24_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 214 [1/1] (0.00ns)   --->   "%acc_V_23_1 = phi i16 [ %res_23_V_write_assign90, %branch864 ], [ %acc_20_V, %branch863 ], [ %res_23_V_write_assign90, %branch862 ], [ %res_23_V_write_assign90, %branch861 ], [ %res_23_V_write_assign90, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.01054 ]"   --->   Operation 214 'phi' 'acc_V_23_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 215 [1/1] (0.00ns)   --->   "%acc_V_22_1 = phi i16 [ %res_22_V_write_assign92, %branch864 ], [ %res_22_V_write_assign92, %branch863 ], [ %acc_20_V, %branch862 ], [ %res_22_V_write_assign92, %branch861 ], [ %res_22_V_write_assign92, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.01054 ]"   --->   Operation 215 'phi' 'acc_V_22_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 216 [1/1] (0.00ns)   --->   "%acc_V_20_1 = phi i16 [ %res_20_V_write_assign134, %branch864 ], [ %res_20_V_write_assign134, %branch863 ], [ %res_20_V_write_assign134, %branch862 ], [ %res_20_V_write_assign134, %branch861 ], [ %acc_20_V, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.01054 ]"   --->   Operation 216 'phi' 'acc_V_20_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 217 [1/1] (0.00ns)   --->   "%acc_V_21_1 = phi i16 [ %res_21_V_write_assign136, %branch864 ], [ %res_21_V_write_assign136, %branch863 ], [ %res_21_V_write_assign136, %branch862 ], [ %acc_20_V, %branch861 ], [ %res_21_V_write_assign136, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.01054 ]"   --->   Operation 217 'phi' 'acc_V_21_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 218 [1/1] (0.75ns)   --->   "%phi_ln1265_5 = call i16 @_ssdm_op_Mux.ap_auto.64i16.i6(i16 %res_25_V_write_assign86, i16 %res_26_V_write_assign84, i16 %res_27_V_write_assign82, i16 %res_28_V_write_assign80, i16 %res_29_V_write_assign78, i16 %res_29_V_write_assign78, i16 %res_29_V_write_assign78, i16 %res_29_V_write_assign78, i16 %res_29_V_write_assign78, i16 %res_29_V_write_assign78, i16 %res_29_V_write_assign78, i16 %res_29_V_write_assign78, i16 %res_29_V_write_assign78, i16 %res_29_V_write_assign78, i16 %res_29_V_write_assign78, i16 %res_29_V_write_assign78, i16 %res_29_V_write_assign78, i16 %res_29_V_write_assign78, i16 %res_29_V_write_assign78, i16 %res_29_V_write_assign78, i16 %res_29_V_write_assign78, i16 %res_29_V_write_assign78, i16 %res_29_V_write_assign78, i16 %res_29_V_write_assign78, i16 %res_29_V_write_assign78, i16 %res_29_V_write_assign78, i16 %res_29_V_write_assign78, i16 %res_29_V_write_assign78, i16 %res_29_V_write_assign78, i16 %res_29_V_write_assign78, i16 %res_29_V_write_assign78, i16 %res_29_V_write_assign78, i16 %res_29_V_write_assign78, i16 %res_29_V_write_assign78, i16 %res_29_V_write_assign78, i16 %res_29_V_write_assign78, i16 %res_29_V_write_assign78, i16 %res_29_V_write_assign78, i16 %res_29_V_write_assign78, i16 %res_29_V_write_assign78, i16 %res_29_V_write_assign78, i16 %res_29_V_write_assign78, i16 %res_29_V_write_assign78, i16 %res_29_V_write_assign78, i16 %res_29_V_write_assign78, i16 %res_29_V_write_assign78, i16 %res_29_V_write_assign78, i16 %res_29_V_write_assign78, i16 %res_29_V_write_assign78, i16 %res_29_V_write_assign78, i16 %res_29_V_write_assign78, i16 %res_29_V_write_assign78, i16 %res_29_V_write_assign78, i16 %res_29_V_write_assign78, i16 %res_29_V_write_assign78, i16 %res_29_V_write_assign78, i16 %res_29_V_write_assign78, i16 %res_29_V_write_assign78, i16 %res_29_V_write_assign78, i16 %res_29_V_write_assign78, i16 %res_29_V_write_assign78, i16 %res_29_V_write_assign78, i16 %res_29_V_write_assign78, i16 %res_29_V_write_assign78, i6 %zext_ln1265)" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 218 'mux' 'phi_ln1265_5' <Predicate = true> <Delay = 0.75> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 219 [1/1] (0.60ns)   --->   "%acc_25_V = add i16 %phi_ln1265_5, %trunc_ln708_142" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 219 'add' 'acc_25_V' <Predicate = true> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 220 [1/1] (0.65ns)   --->   "switch i3 %out_index, label %branch749 [
    i3 0, label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0810
    i3 1, label %branch746
    i3 2, label %branch747
    i3 3, label %branch748
  ]" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 220 'switch' <Predicate = true> <Delay = 0.65>
ST_4 : Operation 221 [1/1] (0.60ns)   --->   "br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0810" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 221 'br' <Predicate = (out_index == 3)> <Delay = 0.60>
ST_4 : Operation 222 [1/1] (0.60ns)   --->   "br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0810" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 222 'br' <Predicate = (out_index == 2)> <Delay = 0.60>
ST_4 : Operation 223 [1/1] (0.60ns)   --->   "br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0810" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 223 'br' <Predicate = (out_index == 1)> <Delay = 0.60>
ST_4 : Operation 224 [1/1] (0.60ns)   --->   "br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0810" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 224 'br' <Predicate = (out_index != 0 & out_index != 1 & out_index != 2 & out_index != 3)> <Delay = 0.60>
ST_4 : Operation 225 [1/1] (0.00ns)   --->   "%acc_V_29_1 = phi i16 [ %acc_25_V, %branch749 ], [ %res_29_V_write_assign78, %branch748 ], [ %res_29_V_write_assign78, %branch747 ], [ %res_29_V_write_assign78, %branch746 ], [ %res_29_V_write_assign78, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0932 ]"   --->   Operation 225 'phi' 'acc_V_29_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 226 [1/1] (0.00ns)   --->   "%acc_V_28_1 = phi i16 [ %res_28_V_write_assign80, %branch749 ], [ %acc_25_V, %branch748 ], [ %res_28_V_write_assign80, %branch747 ], [ %res_28_V_write_assign80, %branch746 ], [ %res_28_V_write_assign80, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0932 ]"   --->   Operation 226 'phi' 'acc_V_28_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 227 [1/1] (0.00ns)   --->   "%acc_V_27_1 = phi i16 [ %res_27_V_write_assign82, %branch749 ], [ %res_27_V_write_assign82, %branch748 ], [ %acc_25_V, %branch747 ], [ %res_27_V_write_assign82, %branch746 ], [ %res_27_V_write_assign82, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0932 ]"   --->   Operation 227 'phi' 'acc_V_27_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 228 [1/1] (0.00ns)   --->   "%acc_V_26_1 = phi i16 [ %res_26_V_write_assign84, %branch749 ], [ %res_26_V_write_assign84, %branch748 ], [ %res_26_V_write_assign84, %branch747 ], [ %acc_25_V, %branch746 ], [ %res_26_V_write_assign84, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0932 ]"   --->   Operation 228 'phi' 'acc_V_26_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 229 [1/1] (0.00ns)   --->   "%acc_V_25_1 = phi i16 [ %res_25_V_write_assign86, %branch749 ], [ %res_25_V_write_assign86, %branch748 ], [ %res_25_V_write_assign86, %branch747 ], [ %res_25_V_write_assign86, %branch746 ], [ %acc_25_V, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0932 ]"   --->   Operation 229 'phi' 'acc_V_25_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 230 [1/1] (0.75ns)   --->   "%phi_ln1265_6 = call i16 @_ssdm_op_Mux.ap_auto.64i16.i6(i16 %res_30_V_write_assign76, i16 %res_31_V_write_assign74, i16 %res_32_V_write_assign72, i16 %res_33_V_write_assign70, i16 %res_34_V_write_assign68, i16 %res_34_V_write_assign68, i16 %res_34_V_write_assign68, i16 %res_34_V_write_assign68, i16 %res_34_V_write_assign68, i16 %res_34_V_write_assign68, i16 %res_34_V_write_assign68, i16 %res_34_V_write_assign68, i16 %res_34_V_write_assign68, i16 %res_34_V_write_assign68, i16 %res_34_V_write_assign68, i16 %res_34_V_write_assign68, i16 %res_34_V_write_assign68, i16 %res_34_V_write_assign68, i16 %res_34_V_write_assign68, i16 %res_34_V_write_assign68, i16 %res_34_V_write_assign68, i16 %res_34_V_write_assign68, i16 %res_34_V_write_assign68, i16 %res_34_V_write_assign68, i16 %res_34_V_write_assign68, i16 %res_34_V_write_assign68, i16 %res_34_V_write_assign68, i16 %res_34_V_write_assign68, i16 %res_34_V_write_assign68, i16 %res_34_V_write_assign68, i16 %res_34_V_write_assign68, i16 %res_34_V_write_assign68, i16 %res_34_V_write_assign68, i16 %res_34_V_write_assign68, i16 %res_34_V_write_assign68, i16 %res_34_V_write_assign68, i16 %res_34_V_write_assign68, i16 %res_34_V_write_assign68, i16 %res_34_V_write_assign68, i16 %res_34_V_write_assign68, i16 %res_34_V_write_assign68, i16 %res_34_V_write_assign68, i16 %res_34_V_write_assign68, i16 %res_34_V_write_assign68, i16 %res_34_V_write_assign68, i16 %res_34_V_write_assign68, i16 %res_34_V_write_assign68, i16 %res_34_V_write_assign68, i16 %res_34_V_write_assign68, i16 %res_34_V_write_assign68, i16 %res_34_V_write_assign68, i16 %res_34_V_write_assign68, i16 %res_34_V_write_assign68, i16 %res_34_V_write_assign68, i16 %res_34_V_write_assign68, i16 %res_34_V_write_assign68, i16 %res_34_V_write_assign68, i16 %res_34_V_write_assign68, i16 %res_34_V_write_assign68, i16 %res_34_V_write_assign68, i16 %res_34_V_write_assign68, i16 %res_34_V_write_assign68, i16 %res_34_V_write_assign68, i16 %res_34_V_write_assign68, i6 %zext_ln1265)" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 230 'mux' 'phi_ln1265_6' <Predicate = true> <Delay = 0.75> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 231 [1/1] (0.60ns)   --->   "%acc_30_V = add i16 %phi_ln1265_6, %trunc_ln708_143" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 231 'add' 'acc_30_V' <Predicate = true> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 232 [1/1] (0.65ns)   --->   "switch i3 %out_index, label %branch634 [
    i3 0, label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0688
    i3 1, label %branch631
    i3 2, label %branch632
    i3 3, label %branch633
  ]" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 232 'switch' <Predicate = true> <Delay = 0.65>
ST_4 : Operation 233 [1/1] (0.60ns)   --->   "br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0688" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 233 'br' <Predicate = (out_index == 3)> <Delay = 0.60>
ST_4 : Operation 234 [1/1] (0.60ns)   --->   "br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0688" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 234 'br' <Predicate = (out_index == 2)> <Delay = 0.60>
ST_4 : Operation 235 [1/1] (0.60ns)   --->   "br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0688" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 235 'br' <Predicate = (out_index == 1)> <Delay = 0.60>
ST_4 : Operation 236 [1/1] (0.60ns)   --->   "br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0688" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 236 'br' <Predicate = (out_index != 0 & out_index != 1 & out_index != 2 & out_index != 3)> <Delay = 0.60>
ST_4 : Operation 237 [1/1] (0.00ns)   --->   "%acc_V_34_1 = phi i16 [ %acc_30_V, %branch634 ], [ %res_34_V_write_assign68, %branch633 ], [ %res_34_V_write_assign68, %branch632 ], [ %res_34_V_write_assign68, %branch631 ], [ %res_34_V_write_assign68, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0810 ]"   --->   Operation 237 'phi' 'acc_V_34_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 238 [1/1] (0.00ns)   --->   "%acc_V_33_1 = phi i16 [ %res_33_V_write_assign70, %branch634 ], [ %acc_30_V, %branch633 ], [ %res_33_V_write_assign70, %branch632 ], [ %res_33_V_write_assign70, %branch631 ], [ %res_33_V_write_assign70, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0810 ]"   --->   Operation 238 'phi' 'acc_V_33_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 239 [1/1] (0.00ns)   --->   "%acc_V_32_1 = phi i16 [ %res_32_V_write_assign72, %branch634 ], [ %res_32_V_write_assign72, %branch633 ], [ %acc_30_V, %branch632 ], [ %res_32_V_write_assign72, %branch631 ], [ %res_32_V_write_assign72, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0810 ]"   --->   Operation 239 'phi' 'acc_V_32_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 240 [1/1] (0.00ns)   --->   "%acc_V_31_1 = phi i16 [ %res_31_V_write_assign74, %branch634 ], [ %res_31_V_write_assign74, %branch633 ], [ %res_31_V_write_assign74, %branch632 ], [ %acc_30_V, %branch631 ], [ %res_31_V_write_assign74, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0810 ]"   --->   Operation 240 'phi' 'acc_V_31_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 241 [1/1] (0.00ns)   --->   "%acc_V_30_1 = phi i16 [ %res_30_V_write_assign76, %branch634 ], [ %res_30_V_write_assign76, %branch633 ], [ %res_30_V_write_assign76, %branch632 ], [ %res_30_V_write_assign76, %branch631 ], [ %acc_30_V, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0810 ]"   --->   Operation 241 'phi' 'acc_V_30_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 242 [1/1] (0.75ns)   --->   "%phi_ln1265_7 = call i16 @_ssdm_op_Mux.ap_auto.64i16.i6(i16 %res_35_V_write_assign66, i16 %res_36_V_write_assign64, i16 %res_37_V_write_assign62, i16 %res_38_V_write_assign60, i16 %res_39_V_write_assign58, i16 %res_39_V_write_assign58, i16 %res_39_V_write_assign58, i16 %res_39_V_write_assign58, i16 %res_39_V_write_assign58, i16 %res_39_V_write_assign58, i16 %res_39_V_write_assign58, i16 %res_39_V_write_assign58, i16 %res_39_V_write_assign58, i16 %res_39_V_write_assign58, i16 %res_39_V_write_assign58, i16 %res_39_V_write_assign58, i16 %res_39_V_write_assign58, i16 %res_39_V_write_assign58, i16 %res_39_V_write_assign58, i16 %res_39_V_write_assign58, i16 %res_39_V_write_assign58, i16 %res_39_V_write_assign58, i16 %res_39_V_write_assign58, i16 %res_39_V_write_assign58, i16 %res_39_V_write_assign58, i16 %res_39_V_write_assign58, i16 %res_39_V_write_assign58, i16 %res_39_V_write_assign58, i16 %res_39_V_write_assign58, i16 %res_39_V_write_assign58, i16 %res_39_V_write_assign58, i16 %res_39_V_write_assign58, i16 %res_39_V_write_assign58, i16 %res_39_V_write_assign58, i16 %res_39_V_write_assign58, i16 %res_39_V_write_assign58, i16 %res_39_V_write_assign58, i16 %res_39_V_write_assign58, i16 %res_39_V_write_assign58, i16 %res_39_V_write_assign58, i16 %res_39_V_write_assign58, i16 %res_39_V_write_assign58, i16 %res_39_V_write_assign58, i16 %res_39_V_write_assign58, i16 %res_39_V_write_assign58, i16 %res_39_V_write_assign58, i16 %res_39_V_write_assign58, i16 %res_39_V_write_assign58, i16 %res_39_V_write_assign58, i16 %res_39_V_write_assign58, i16 %res_39_V_write_assign58, i16 %res_39_V_write_assign58, i16 %res_39_V_write_assign58, i16 %res_39_V_write_assign58, i16 %res_39_V_write_assign58, i16 %res_39_V_write_assign58, i16 %res_39_V_write_assign58, i16 %res_39_V_write_assign58, i16 %res_39_V_write_assign58, i16 %res_39_V_write_assign58, i16 %res_39_V_write_assign58, i16 %res_39_V_write_assign58, i16 %res_39_V_write_assign58, i16 %res_39_V_write_assign58, i6 %zext_ln1265)" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 242 'mux' 'phi_ln1265_7' <Predicate = true> <Delay = 0.75> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 243 [1/1] (0.60ns)   --->   "%acc_35_V = add i16 %phi_ln1265_7, %trunc_ln708_144" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 243 'add' 'acc_35_V' <Predicate = true> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 244 [1/1] (0.65ns)   --->   "switch i3 %out_index, label %branch519 [
    i3 0, label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0566
    i3 1, label %branch516
    i3 2, label %branch517
    i3 3, label %branch518
  ]" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 244 'switch' <Predicate = true> <Delay = 0.65>
ST_4 : Operation 245 [1/1] (0.60ns)   --->   "br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0566" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 245 'br' <Predicate = (out_index == 3)> <Delay = 0.60>
ST_4 : Operation 246 [1/1] (0.60ns)   --->   "br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0566" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 246 'br' <Predicate = (out_index == 2)> <Delay = 0.60>
ST_4 : Operation 247 [1/1] (0.60ns)   --->   "br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0566" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 247 'br' <Predicate = (out_index == 1)> <Delay = 0.60>
ST_4 : Operation 248 [1/1] (0.60ns)   --->   "br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0566" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 248 'br' <Predicate = (out_index != 0 & out_index != 1 & out_index != 2 & out_index != 3)> <Delay = 0.60>
ST_4 : Operation 249 [1/1] (0.00ns)   --->   "%acc_V_39_1 = phi i16 [ %acc_35_V, %branch519 ], [ %res_39_V_write_assign58, %branch518 ], [ %res_39_V_write_assign58, %branch517 ], [ %res_39_V_write_assign58, %branch516 ], [ %res_39_V_write_assign58, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0688 ]"   --->   Operation 249 'phi' 'acc_V_39_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 250 [1/1] (0.00ns)   --->   "%acc_V_38_1 = phi i16 [ %res_38_V_write_assign60, %branch519 ], [ %acc_35_V, %branch518 ], [ %res_38_V_write_assign60, %branch517 ], [ %res_38_V_write_assign60, %branch516 ], [ %res_38_V_write_assign60, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0688 ]"   --->   Operation 250 'phi' 'acc_V_38_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 251 [1/1] (0.00ns)   --->   "%acc_V_37_1 = phi i16 [ %res_37_V_write_assign62, %branch519 ], [ %res_37_V_write_assign62, %branch518 ], [ %acc_35_V, %branch517 ], [ %res_37_V_write_assign62, %branch516 ], [ %res_37_V_write_assign62, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0688 ]"   --->   Operation 251 'phi' 'acc_V_37_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 252 [1/1] (0.00ns)   --->   "%acc_V_36_1 = phi i16 [ %res_36_V_write_assign64, %branch519 ], [ %res_36_V_write_assign64, %branch518 ], [ %res_36_V_write_assign64, %branch517 ], [ %acc_35_V, %branch516 ], [ %res_36_V_write_assign64, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0688 ]"   --->   Operation 252 'phi' 'acc_V_36_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 253 [1/1] (0.00ns)   --->   "%acc_V_35_1 = phi i16 [ %res_35_V_write_assign66, %branch519 ], [ %res_35_V_write_assign66, %branch518 ], [ %res_35_V_write_assign66, %branch517 ], [ %res_35_V_write_assign66, %branch516 ], [ %acc_35_V, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0688 ]"   --->   Operation 253 'phi' 'acc_V_35_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 254 [1/1] (0.75ns)   --->   "%phi_ln1265_8 = call i16 @_ssdm_op_Mux.ap_auto.64i16.i6(i16 %res_40_V_write_assign56, i16 %res_41_V_write_assign54, i16 %res_42_V_write_assign52, i16 %res_43_V_write_assign50, i16 %res_44_V_write_assign48, i16 %res_44_V_write_assign48, i16 %res_44_V_write_assign48, i16 %res_44_V_write_assign48, i16 %res_44_V_write_assign48, i16 %res_44_V_write_assign48, i16 %res_44_V_write_assign48, i16 %res_44_V_write_assign48, i16 %res_44_V_write_assign48, i16 %res_44_V_write_assign48, i16 %res_44_V_write_assign48, i16 %res_44_V_write_assign48, i16 %res_44_V_write_assign48, i16 %res_44_V_write_assign48, i16 %res_44_V_write_assign48, i16 %res_44_V_write_assign48, i16 %res_44_V_write_assign48, i16 %res_44_V_write_assign48, i16 %res_44_V_write_assign48, i16 %res_44_V_write_assign48, i16 %res_44_V_write_assign48, i16 %res_44_V_write_assign48, i16 %res_44_V_write_assign48, i16 %res_44_V_write_assign48, i16 %res_44_V_write_assign48, i16 %res_44_V_write_assign48, i16 %res_44_V_write_assign48, i16 %res_44_V_write_assign48, i16 %res_44_V_write_assign48, i16 %res_44_V_write_assign48, i16 %res_44_V_write_assign48, i16 %res_44_V_write_assign48, i16 %res_44_V_write_assign48, i16 %res_44_V_write_assign48, i16 %res_44_V_write_assign48, i16 %res_44_V_write_assign48, i16 %res_44_V_write_assign48, i16 %res_44_V_write_assign48, i16 %res_44_V_write_assign48, i16 %res_44_V_write_assign48, i16 %res_44_V_write_assign48, i16 %res_44_V_write_assign48, i16 %res_44_V_write_assign48, i16 %res_44_V_write_assign48, i16 %res_44_V_write_assign48, i16 %res_44_V_write_assign48, i16 %res_44_V_write_assign48, i16 %res_44_V_write_assign48, i16 %res_44_V_write_assign48, i16 %res_44_V_write_assign48, i16 %res_44_V_write_assign48, i16 %res_44_V_write_assign48, i16 %res_44_V_write_assign48, i16 %res_44_V_write_assign48, i16 %res_44_V_write_assign48, i16 %res_44_V_write_assign48, i16 %res_44_V_write_assign48, i16 %res_44_V_write_assign48, i16 %res_44_V_write_assign48, i16 %res_44_V_write_assign48, i6 %zext_ln1265)" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 254 'mux' 'phi_ln1265_8' <Predicate = true> <Delay = 0.75> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 255 [1/1] (0.60ns)   --->   "%acc_40_V = add i16 %phi_ln1265_8, %trunc_ln708_145" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 255 'add' 'acc_40_V' <Predicate = true> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 256 [1/1] (0.65ns)   --->   "switch i3 %out_index, label %branch404 [
    i3 0, label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0444
    i3 1, label %branch401
    i3 2, label %branch402
    i3 3, label %branch403
  ]" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 256 'switch' <Predicate = true> <Delay = 0.65>
ST_4 : Operation 257 [1/1] (0.60ns)   --->   "br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0444" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 257 'br' <Predicate = (out_index == 3)> <Delay = 0.60>
ST_4 : Operation 258 [1/1] (0.60ns)   --->   "br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0444" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 258 'br' <Predicate = (out_index == 2)> <Delay = 0.60>
ST_4 : Operation 259 [1/1] (0.60ns)   --->   "br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0444" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 259 'br' <Predicate = (out_index == 1)> <Delay = 0.60>
ST_4 : Operation 260 [1/1] (0.60ns)   --->   "br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0444" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 260 'br' <Predicate = (out_index != 0 & out_index != 1 & out_index != 2 & out_index != 3)> <Delay = 0.60>
ST_4 : Operation 261 [1/1] (0.00ns)   --->   "%acc_V_44_1 = phi i16 [ %acc_40_V, %branch404 ], [ %res_44_V_write_assign48, %branch403 ], [ %res_44_V_write_assign48, %branch402 ], [ %res_44_V_write_assign48, %branch401 ], [ %res_44_V_write_assign48, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0566 ]"   --->   Operation 261 'phi' 'acc_V_44_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 262 [1/1] (0.00ns)   --->   "%acc_V_43_1 = phi i16 [ %res_43_V_write_assign50, %branch404 ], [ %acc_40_V, %branch403 ], [ %res_43_V_write_assign50, %branch402 ], [ %res_43_V_write_assign50, %branch401 ], [ %res_43_V_write_assign50, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0566 ]"   --->   Operation 262 'phi' 'acc_V_43_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 263 [1/1] (0.00ns)   --->   "%acc_V_42_1 = phi i16 [ %res_42_V_write_assign52, %branch404 ], [ %res_42_V_write_assign52, %branch403 ], [ %acc_40_V, %branch402 ], [ %res_42_V_write_assign52, %branch401 ], [ %res_42_V_write_assign52, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0566 ]"   --->   Operation 263 'phi' 'acc_V_42_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 264 [1/1] (0.00ns)   --->   "%acc_V_41_1 = phi i16 [ %res_41_V_write_assign54, %branch404 ], [ %res_41_V_write_assign54, %branch403 ], [ %res_41_V_write_assign54, %branch402 ], [ %acc_40_V, %branch401 ], [ %res_41_V_write_assign54, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0566 ]"   --->   Operation 264 'phi' 'acc_V_41_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 265 [1/1] (0.00ns)   --->   "%acc_V_40_1 = phi i16 [ %res_40_V_write_assign56, %branch404 ], [ %res_40_V_write_assign56, %branch403 ], [ %res_40_V_write_assign56, %branch402 ], [ %res_40_V_write_assign56, %branch401 ], [ %acc_40_V, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0566 ]"   --->   Operation 265 'phi' 'acc_V_40_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 266 [1/1] (0.75ns)   --->   "%phi_ln1265_9 = call i16 @_ssdm_op_Mux.ap_auto.64i16.i6(i16 %res_45_V_write_assign46, i16 %res_46_V_write_assign44, i16 %res_47_V_write_assign42, i16 %res_48_V_write_assign40, i16 %res_49_V_write_assign38, i16 %res_49_V_write_assign38, i16 %res_49_V_write_assign38, i16 %res_49_V_write_assign38, i16 %res_49_V_write_assign38, i16 %res_49_V_write_assign38, i16 %res_49_V_write_assign38, i16 %res_49_V_write_assign38, i16 %res_49_V_write_assign38, i16 %res_49_V_write_assign38, i16 %res_49_V_write_assign38, i16 %res_49_V_write_assign38, i16 %res_49_V_write_assign38, i16 %res_49_V_write_assign38, i16 %res_49_V_write_assign38, i16 %res_49_V_write_assign38, i16 %res_49_V_write_assign38, i16 %res_49_V_write_assign38, i16 %res_49_V_write_assign38, i16 %res_49_V_write_assign38, i16 %res_49_V_write_assign38, i16 %res_49_V_write_assign38, i16 %res_49_V_write_assign38, i16 %res_49_V_write_assign38, i16 %res_49_V_write_assign38, i16 %res_49_V_write_assign38, i16 %res_49_V_write_assign38, i16 %res_49_V_write_assign38, i16 %res_49_V_write_assign38, i16 %res_49_V_write_assign38, i16 %res_49_V_write_assign38, i16 %res_49_V_write_assign38, i16 %res_49_V_write_assign38, i16 %res_49_V_write_assign38, i16 %res_49_V_write_assign38, i16 %res_49_V_write_assign38, i16 %res_49_V_write_assign38, i16 %res_49_V_write_assign38, i16 %res_49_V_write_assign38, i16 %res_49_V_write_assign38, i16 %res_49_V_write_assign38, i16 %res_49_V_write_assign38, i16 %res_49_V_write_assign38, i16 %res_49_V_write_assign38, i16 %res_49_V_write_assign38, i16 %res_49_V_write_assign38, i16 %res_49_V_write_assign38, i16 %res_49_V_write_assign38, i16 %res_49_V_write_assign38, i16 %res_49_V_write_assign38, i16 %res_49_V_write_assign38, i16 %res_49_V_write_assign38, i16 %res_49_V_write_assign38, i16 %res_49_V_write_assign38, i16 %res_49_V_write_assign38, i16 %res_49_V_write_assign38, i16 %res_49_V_write_assign38, i16 %res_49_V_write_assign38, i16 %res_49_V_write_assign38, i16 %res_49_V_write_assign38, i6 %zext_ln1265)" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 266 'mux' 'phi_ln1265_9' <Predicate = true> <Delay = 0.75> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 267 [1/1] (0.60ns)   --->   "%acc_45_V = add i16 %phi_ln1265_9, %trunc_ln708_146" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 267 'add' 'acc_45_V' <Predicate = true> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 268 [1/1] (0.65ns)   --->   "switch i3 %out_index, label %branch289 [
    i3 0, label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0322
    i3 1, label %branch286
    i3 2, label %branch287
    i3 3, label %branch288
  ]" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 268 'switch' <Predicate = true> <Delay = 0.65>
ST_4 : Operation 269 [1/1] (0.60ns)   --->   "br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0322" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 269 'br' <Predicate = (out_index == 3)> <Delay = 0.60>
ST_4 : Operation 270 [1/1] (0.60ns)   --->   "br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0322" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 270 'br' <Predicate = (out_index == 2)> <Delay = 0.60>
ST_4 : Operation 271 [1/1] (0.60ns)   --->   "br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0322" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 271 'br' <Predicate = (out_index == 1)> <Delay = 0.60>
ST_4 : Operation 272 [1/1] (0.60ns)   --->   "br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0322" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 272 'br' <Predicate = (out_index != 0 & out_index != 1 & out_index != 2 & out_index != 3)> <Delay = 0.60>
ST_4 : Operation 273 [1/1] (0.00ns)   --->   "%acc_V_49_1 = phi i16 [ %acc_45_V, %branch289 ], [ %res_49_V_write_assign38, %branch288 ], [ %res_49_V_write_assign38, %branch287 ], [ %res_49_V_write_assign38, %branch286 ], [ %res_49_V_write_assign38, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0444 ]"   --->   Operation 273 'phi' 'acc_V_49_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 274 [1/1] (0.00ns)   --->   "%acc_V_48_1 = phi i16 [ %res_48_V_write_assign40, %branch289 ], [ %acc_45_V, %branch288 ], [ %res_48_V_write_assign40, %branch287 ], [ %res_48_V_write_assign40, %branch286 ], [ %res_48_V_write_assign40, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0444 ]"   --->   Operation 274 'phi' 'acc_V_48_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 275 [1/1] (0.00ns)   --->   "%acc_V_47_1 = phi i16 [ %res_47_V_write_assign42, %branch289 ], [ %res_47_V_write_assign42, %branch288 ], [ %acc_45_V, %branch287 ], [ %res_47_V_write_assign42, %branch286 ], [ %res_47_V_write_assign42, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0444 ]"   --->   Operation 275 'phi' 'acc_V_47_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 276 [1/1] (0.00ns)   --->   "%acc_V_46_1 = phi i16 [ %res_46_V_write_assign44, %branch289 ], [ %res_46_V_write_assign44, %branch288 ], [ %res_46_V_write_assign44, %branch287 ], [ %acc_45_V, %branch286 ], [ %res_46_V_write_assign44, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0444 ]"   --->   Operation 276 'phi' 'acc_V_46_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 277 [1/1] (0.00ns)   --->   "%acc_V_45_1 = phi i16 [ %res_45_V_write_assign46, %branch289 ], [ %res_45_V_write_assign46, %branch288 ], [ %res_45_V_write_assign46, %branch287 ], [ %res_45_V_write_assign46, %branch286 ], [ %acc_45_V, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0444 ]"   --->   Operation 277 'phi' 'acc_V_45_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 278 [1/1] (0.75ns)   --->   "%phi_ln1265_s = call i16 @_ssdm_op_Mux.ap_auto.64i16.i6(i16 %res_50_V_write_assign36, i16 %res_51_V_write_assign34, i16 %res_52_V_write_assign32, i16 %res_53_V_write_assign30, i16 %res_54_V_write_assign28, i16 %res_54_V_write_assign28, i16 %res_54_V_write_assign28, i16 %res_54_V_write_assign28, i16 %res_54_V_write_assign28, i16 %res_54_V_write_assign28, i16 %res_54_V_write_assign28, i16 %res_54_V_write_assign28, i16 %res_54_V_write_assign28, i16 %res_54_V_write_assign28, i16 %res_54_V_write_assign28, i16 %res_54_V_write_assign28, i16 %res_54_V_write_assign28, i16 %res_54_V_write_assign28, i16 %res_54_V_write_assign28, i16 %res_54_V_write_assign28, i16 %res_54_V_write_assign28, i16 %res_54_V_write_assign28, i16 %res_54_V_write_assign28, i16 %res_54_V_write_assign28, i16 %res_54_V_write_assign28, i16 %res_54_V_write_assign28, i16 %res_54_V_write_assign28, i16 %res_54_V_write_assign28, i16 %res_54_V_write_assign28, i16 %res_54_V_write_assign28, i16 %res_54_V_write_assign28, i16 %res_54_V_write_assign28, i16 %res_54_V_write_assign28, i16 %res_54_V_write_assign28, i16 %res_54_V_write_assign28, i16 %res_54_V_write_assign28, i16 %res_54_V_write_assign28, i16 %res_54_V_write_assign28, i16 %res_54_V_write_assign28, i16 %res_54_V_write_assign28, i16 %res_54_V_write_assign28, i16 %res_54_V_write_assign28, i16 %res_54_V_write_assign28, i16 %res_54_V_write_assign28, i16 %res_54_V_write_assign28, i16 %res_54_V_write_assign28, i16 %res_54_V_write_assign28, i16 %res_54_V_write_assign28, i16 %res_54_V_write_assign28, i16 %res_54_V_write_assign28, i16 %res_54_V_write_assign28, i16 %res_54_V_write_assign28, i16 %res_54_V_write_assign28, i16 %res_54_V_write_assign28, i16 %res_54_V_write_assign28, i16 %res_54_V_write_assign28, i16 %res_54_V_write_assign28, i16 %res_54_V_write_assign28, i16 %res_54_V_write_assign28, i16 %res_54_V_write_assign28, i16 %res_54_V_write_assign28, i16 %res_54_V_write_assign28, i16 %res_54_V_write_assign28, i16 %res_54_V_write_assign28, i6 %zext_ln1265)" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 278 'mux' 'phi_ln1265_s' <Predicate = true> <Delay = 0.75> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 279 [1/1] (0.60ns)   --->   "%acc_50_V = add i16 %phi_ln1265_s, %trunc_ln708_147" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 279 'add' 'acc_50_V' <Predicate = true> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 280 [1/1] (0.65ns)   --->   "switch i3 %out_index, label %branch174 [
    i3 0, label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0200
    i3 1, label %branch171
    i3 2, label %branch172
    i3 3, label %branch173
  ]" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 280 'switch' <Predicate = true> <Delay = 0.65>
ST_4 : Operation 281 [1/1] (0.60ns)   --->   "br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0200" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 281 'br' <Predicate = (out_index == 3)> <Delay = 0.60>
ST_4 : Operation 282 [1/1] (0.60ns)   --->   "br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0200" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 282 'br' <Predicate = (out_index == 2)> <Delay = 0.60>
ST_4 : Operation 283 [1/1] (0.60ns)   --->   "br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0200" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 283 'br' <Predicate = (out_index == 1)> <Delay = 0.60>
ST_4 : Operation 284 [1/1] (0.60ns)   --->   "br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0200" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 284 'br' <Predicate = (out_index != 0 & out_index != 1 & out_index != 2 & out_index != 3)> <Delay = 0.60>
ST_4 : Operation 285 [1/1] (0.00ns)   --->   "%acc_V_54_1 = phi i16 [ %acc_50_V, %branch174 ], [ %res_54_V_write_assign28, %branch173 ], [ %res_54_V_write_assign28, %branch172 ], [ %res_54_V_write_assign28, %branch171 ], [ %res_54_V_write_assign28, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0322 ]"   --->   Operation 285 'phi' 'acc_V_54_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 286 [1/1] (0.00ns)   --->   "%acc_V_53_1 = phi i16 [ %res_53_V_write_assign30, %branch174 ], [ %acc_50_V, %branch173 ], [ %res_53_V_write_assign30, %branch172 ], [ %res_53_V_write_assign30, %branch171 ], [ %res_53_V_write_assign30, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0322 ]"   --->   Operation 286 'phi' 'acc_V_53_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 287 [1/1] (0.00ns)   --->   "%acc_V_52_1 = phi i16 [ %res_52_V_write_assign32, %branch174 ], [ %res_52_V_write_assign32, %branch173 ], [ %acc_50_V, %branch172 ], [ %res_52_V_write_assign32, %branch171 ], [ %res_52_V_write_assign32, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0322 ]"   --->   Operation 287 'phi' 'acc_V_52_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 288 [1/1] (0.00ns)   --->   "%acc_V_51_1 = phi i16 [ %res_51_V_write_assign34, %branch174 ], [ %res_51_V_write_assign34, %branch173 ], [ %res_51_V_write_assign34, %branch172 ], [ %acc_50_V, %branch171 ], [ %res_51_V_write_assign34, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0322 ]"   --->   Operation 288 'phi' 'acc_V_51_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 289 [1/1] (0.00ns)   --->   "%acc_V_50_1 = phi i16 [ %res_50_V_write_assign36, %branch174 ], [ %res_50_V_write_assign36, %branch173 ], [ %res_50_V_write_assign36, %branch172 ], [ %res_50_V_write_assign36, %branch171 ], [ %acc_50_V, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0322 ]"   --->   Operation 289 'phi' 'acc_V_50_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 290 [1/1] (0.75ns)   --->   "%phi_ln1265_10 = call i16 @_ssdm_op_Mux.ap_auto.64i16.i6(i16 %res_55_V_write_assign26, i16 %res_56_V_write_assign24, i16 %res_57_V_write_assign22, i16 %res_58_V_write_assign20, i16 %res_59_V_write_assign18, i16 %res_59_V_write_assign18, i16 %res_59_V_write_assign18, i16 %res_59_V_write_assign18, i16 %res_59_V_write_assign18, i16 %res_59_V_write_assign18, i16 %res_59_V_write_assign18, i16 %res_59_V_write_assign18, i16 %res_59_V_write_assign18, i16 %res_59_V_write_assign18, i16 %res_59_V_write_assign18, i16 %res_59_V_write_assign18, i16 %res_59_V_write_assign18, i16 %res_59_V_write_assign18, i16 %res_59_V_write_assign18, i16 %res_59_V_write_assign18, i16 %res_59_V_write_assign18, i16 %res_59_V_write_assign18, i16 %res_59_V_write_assign18, i16 %res_59_V_write_assign18, i16 %res_59_V_write_assign18, i16 %res_59_V_write_assign18, i16 %res_59_V_write_assign18, i16 %res_59_V_write_assign18, i16 %res_59_V_write_assign18, i16 %res_59_V_write_assign18, i16 %res_59_V_write_assign18, i16 %res_59_V_write_assign18, i16 %res_59_V_write_assign18, i16 %res_59_V_write_assign18, i16 %res_59_V_write_assign18, i16 %res_59_V_write_assign18, i16 %res_59_V_write_assign18, i16 %res_59_V_write_assign18, i16 %res_59_V_write_assign18, i16 %res_59_V_write_assign18, i16 %res_59_V_write_assign18, i16 %res_59_V_write_assign18, i16 %res_59_V_write_assign18, i16 %res_59_V_write_assign18, i16 %res_59_V_write_assign18, i16 %res_59_V_write_assign18, i16 %res_59_V_write_assign18, i16 %res_59_V_write_assign18, i16 %res_59_V_write_assign18, i16 %res_59_V_write_assign18, i16 %res_59_V_write_assign18, i16 %res_59_V_write_assign18, i16 %res_59_V_write_assign18, i16 %res_59_V_write_assign18, i16 %res_59_V_write_assign18, i16 %res_59_V_write_assign18, i16 %res_59_V_write_assign18, i16 %res_59_V_write_assign18, i16 %res_59_V_write_assign18, i16 %res_59_V_write_assign18, i16 %res_59_V_write_assign18, i16 %res_59_V_write_assign18, i16 %res_59_V_write_assign18, i16 %res_59_V_write_assign18, i6 %zext_ln1265)" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 290 'mux' 'phi_ln1265_10' <Predicate = true> <Delay = 0.75> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 291 [1/1] (0.60ns)   --->   "%acc_55_V = add i16 %phi_ln1265_10, %trunc_ln708_148" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 291 'add' 'acc_55_V' <Predicate = true> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 292 [1/1] (0.65ns)   --->   "switch i3 %out_index, label %branch59 [
    i3 0, label %ReuseLoop_end
    i3 1, label %branch56
    i3 2, label %branch57
    i3 3, label %branch58
  ]" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 292 'switch' <Predicate = true> <Delay = 0.65>
ST_4 : Operation 293 [1/1] (0.60ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 293 'br' <Predicate = (out_index == 3)> <Delay = 0.60>
ST_4 : Operation 294 [1/1] (0.60ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 294 'br' <Predicate = (out_index == 2)> <Delay = 0.60>
ST_4 : Operation 295 [1/1] (0.60ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 295 'br' <Predicate = (out_index == 1)> <Delay = 0.60>
ST_4 : Operation 296 [1/1] (0.60ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 296 'br' <Predicate = (out_index != 0 & out_index != 1 & out_index != 2 & out_index != 3)> <Delay = 0.60>
ST_4 : Operation 297 [1/1] (0.00ns)   --->   "%acc_V_59_1 = phi i16 [ %acc_55_V, %branch59 ], [ %res_59_V_write_assign18, %branch58 ], [ %res_59_V_write_assign18, %branch57 ], [ %res_59_V_write_assign18, %branch56 ], [ %res_59_V_write_assign18, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0200 ]"   --->   Operation 297 'phi' 'acc_V_59_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 298 [1/1] (0.00ns)   --->   "%acc_V_58_1 = phi i16 [ %res_58_V_write_assign20, %branch59 ], [ %acc_55_V, %branch58 ], [ %res_58_V_write_assign20, %branch57 ], [ %res_58_V_write_assign20, %branch56 ], [ %res_58_V_write_assign20, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0200 ]"   --->   Operation 298 'phi' 'acc_V_58_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 299 [1/1] (0.00ns)   --->   "%acc_V_57_1 = phi i16 [ %res_57_V_write_assign22, %branch59 ], [ %res_57_V_write_assign22, %branch58 ], [ %acc_55_V, %branch57 ], [ %res_57_V_write_assign22, %branch56 ], [ %res_57_V_write_assign22, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0200 ]"   --->   Operation 299 'phi' 'acc_V_57_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 300 [1/1] (0.00ns)   --->   "%acc_V_56_1 = phi i16 [ %res_56_V_write_assign24, %branch59 ], [ %res_56_V_write_assign24, %branch58 ], [ %res_56_V_write_assign24, %branch57 ], [ %acc_55_V, %branch56 ], [ %res_56_V_write_assign24, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0200 ]"   --->   Operation 300 'phi' 'acc_V_56_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 301 [1/1] (0.00ns)   --->   "%acc_V_55_1 = phi i16 [ %res_55_V_write_assign26, %branch59 ], [ %res_55_V_write_assign26, %branch58 ], [ %res_55_V_write_assign26, %branch57 ], [ %res_55_V_write_assign26, %branch56 ], [ %acc_55_V, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0200 ]"   --->   Operation 301 'phi' 'acc_V_55_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 302 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str13, i32 %tmp)" [firmware/nnet_utils/nnet_dense_resource.h:152->firmware/nnet_utils/nnet_dense_resource.h:255]   --->   Operation 302 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 303 [1/1] (0.00ns)   --->   "%empty_36 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 30, i64 30, i64 30)"   --->   Operation 303 'speclooptripcount' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 304 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } undef, i16 %acc_V_0_1, 0" [firmware/nnet_utils/nnet_dense_resource.h:259]   --->   Operation 304 'insertvalue' 'mrv' <Predicate = (icmp_ln129)> <Delay = 0.00>
ST_4 : Operation 305 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv, i16 %acc_V_1_1, 1" [firmware/nnet_utils/nnet_dense_resource.h:259]   --->   Operation 305 'insertvalue' 'mrv_1' <Predicate = (icmp_ln129)> <Delay = 0.00>
ST_4 : Operation 306 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_1, i16 %acc_V_2_1, 2" [firmware/nnet_utils/nnet_dense_resource.h:259]   --->   Operation 306 'insertvalue' 'mrv_2' <Predicate = (icmp_ln129)> <Delay = 0.00>
ST_4 : Operation 307 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_2, i16 %acc_V_3_1, 3" [firmware/nnet_utils/nnet_dense_resource.h:259]   --->   Operation 307 'insertvalue' 'mrv_3' <Predicate = (icmp_ln129)> <Delay = 0.00>
ST_4 : Operation 308 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_3, i16 %acc_V_4_1, 4" [firmware/nnet_utils/nnet_dense_resource.h:259]   --->   Operation 308 'insertvalue' 'mrv_4' <Predicate = (icmp_ln129)> <Delay = 0.00>
ST_4 : Operation 309 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_4, i16 %acc_V_5_1, 5" [firmware/nnet_utils/nnet_dense_resource.h:259]   --->   Operation 309 'insertvalue' 'mrv_5' <Predicate = (icmp_ln129)> <Delay = 0.00>
ST_4 : Operation 310 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_5, i16 %acc_V_6_1, 6" [firmware/nnet_utils/nnet_dense_resource.h:259]   --->   Operation 310 'insertvalue' 'mrv_6' <Predicate = (icmp_ln129)> <Delay = 0.00>
ST_4 : Operation 311 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_6, i16 %acc_V_7_1, 7" [firmware/nnet_utils/nnet_dense_resource.h:259]   --->   Operation 311 'insertvalue' 'mrv_7' <Predicate = (icmp_ln129)> <Delay = 0.00>
ST_4 : Operation 312 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_7, i16 %acc_V_8_1, 8" [firmware/nnet_utils/nnet_dense_resource.h:259]   --->   Operation 312 'insertvalue' 'mrv_8' <Predicate = (icmp_ln129)> <Delay = 0.00>
ST_4 : Operation 313 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_8, i16 %acc_V_9_1, 9" [firmware/nnet_utils/nnet_dense_resource.h:259]   --->   Operation 313 'insertvalue' 'mrv_9' <Predicate = (icmp_ln129)> <Delay = 0.00>
ST_4 : Operation 314 [1/1] (0.00ns)   --->   "%mrv_10 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_9, i16 %acc_V_10_1, 10" [firmware/nnet_utils/nnet_dense_resource.h:259]   --->   Operation 314 'insertvalue' 'mrv_10' <Predicate = (icmp_ln129)> <Delay = 0.00>
ST_4 : Operation 315 [1/1] (0.00ns)   --->   "%mrv_11 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_10, i16 %acc_V_11_1, 11" [firmware/nnet_utils/nnet_dense_resource.h:259]   --->   Operation 315 'insertvalue' 'mrv_11' <Predicate = (icmp_ln129)> <Delay = 0.00>
ST_4 : Operation 316 [1/1] (0.00ns)   --->   "%mrv_12 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_11, i16 %acc_V_12_1, 12" [firmware/nnet_utils/nnet_dense_resource.h:259]   --->   Operation 316 'insertvalue' 'mrv_12' <Predicate = (icmp_ln129)> <Delay = 0.00>
ST_4 : Operation 317 [1/1] (0.00ns)   --->   "%mrv_13 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_12, i16 %acc_V_13_1, 13" [firmware/nnet_utils/nnet_dense_resource.h:259]   --->   Operation 317 'insertvalue' 'mrv_13' <Predicate = (icmp_ln129)> <Delay = 0.00>
ST_4 : Operation 318 [1/1] (0.00ns)   --->   "%mrv_14 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_13, i16 %acc_V_14_1, 14" [firmware/nnet_utils/nnet_dense_resource.h:259]   --->   Operation 318 'insertvalue' 'mrv_14' <Predicate = (icmp_ln129)> <Delay = 0.00>
ST_4 : Operation 319 [1/1] (0.00ns)   --->   "%mrv_15 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_14, i16 %acc_V_15_1, 15" [firmware/nnet_utils/nnet_dense_resource.h:259]   --->   Operation 319 'insertvalue' 'mrv_15' <Predicate = (icmp_ln129)> <Delay = 0.00>
ST_4 : Operation 320 [1/1] (0.00ns)   --->   "%mrv_16 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_15, i16 %acc_V_16_1, 16" [firmware/nnet_utils/nnet_dense_resource.h:259]   --->   Operation 320 'insertvalue' 'mrv_16' <Predicate = (icmp_ln129)> <Delay = 0.00>
ST_4 : Operation 321 [1/1] (0.00ns)   --->   "%mrv_17 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_16, i16 %acc_V_17_1, 17" [firmware/nnet_utils/nnet_dense_resource.h:259]   --->   Operation 321 'insertvalue' 'mrv_17' <Predicate = (icmp_ln129)> <Delay = 0.00>
ST_4 : Operation 322 [1/1] (0.00ns)   --->   "%mrv_18 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_17, i16 %acc_V_18_1, 18" [firmware/nnet_utils/nnet_dense_resource.h:259]   --->   Operation 322 'insertvalue' 'mrv_18' <Predicate = (icmp_ln129)> <Delay = 0.00>
ST_4 : Operation 323 [1/1] (0.00ns)   --->   "%mrv_19 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_18, i16 %acc_V_19_1, 19" [firmware/nnet_utils/nnet_dense_resource.h:259]   --->   Operation 323 'insertvalue' 'mrv_19' <Predicate = (icmp_ln129)> <Delay = 0.00>
ST_4 : Operation 324 [1/1] (0.00ns)   --->   "%mrv_20 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_19, i16 %acc_V_20_1, 20" [firmware/nnet_utils/nnet_dense_resource.h:259]   --->   Operation 324 'insertvalue' 'mrv_20' <Predicate = (icmp_ln129)> <Delay = 0.00>
ST_4 : Operation 325 [1/1] (0.00ns)   --->   "%mrv_21 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_20, i16 %acc_V_21_1, 21" [firmware/nnet_utils/nnet_dense_resource.h:259]   --->   Operation 325 'insertvalue' 'mrv_21' <Predicate = (icmp_ln129)> <Delay = 0.00>
ST_4 : Operation 326 [1/1] (0.00ns)   --->   "%mrv_22 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_21, i16 %acc_V_22_1, 22" [firmware/nnet_utils/nnet_dense_resource.h:259]   --->   Operation 326 'insertvalue' 'mrv_22' <Predicate = (icmp_ln129)> <Delay = 0.00>
ST_4 : Operation 327 [1/1] (0.00ns)   --->   "%mrv_23 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_22, i16 %acc_V_23_1, 23" [firmware/nnet_utils/nnet_dense_resource.h:259]   --->   Operation 327 'insertvalue' 'mrv_23' <Predicate = (icmp_ln129)> <Delay = 0.00>
ST_4 : Operation 328 [1/1] (0.00ns)   --->   "%mrv_24 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_23, i16 %acc_V_24_1, 24" [firmware/nnet_utils/nnet_dense_resource.h:259]   --->   Operation 328 'insertvalue' 'mrv_24' <Predicate = (icmp_ln129)> <Delay = 0.00>
ST_4 : Operation 329 [1/1] (0.00ns)   --->   "%mrv_25 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_24, i16 %acc_V_25_1, 25" [firmware/nnet_utils/nnet_dense_resource.h:259]   --->   Operation 329 'insertvalue' 'mrv_25' <Predicate = (icmp_ln129)> <Delay = 0.00>
ST_4 : Operation 330 [1/1] (0.00ns)   --->   "%mrv_26 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_25, i16 %acc_V_26_1, 26" [firmware/nnet_utils/nnet_dense_resource.h:259]   --->   Operation 330 'insertvalue' 'mrv_26' <Predicate = (icmp_ln129)> <Delay = 0.00>
ST_4 : Operation 331 [1/1] (0.00ns)   --->   "%mrv_27 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_26, i16 %acc_V_27_1, 27" [firmware/nnet_utils/nnet_dense_resource.h:259]   --->   Operation 331 'insertvalue' 'mrv_27' <Predicate = (icmp_ln129)> <Delay = 0.00>
ST_4 : Operation 332 [1/1] (0.00ns)   --->   "%mrv_28 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_27, i16 %acc_V_28_1, 28" [firmware/nnet_utils/nnet_dense_resource.h:259]   --->   Operation 332 'insertvalue' 'mrv_28' <Predicate = (icmp_ln129)> <Delay = 0.00>
ST_4 : Operation 333 [1/1] (0.00ns)   --->   "%mrv_29 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_28, i16 %acc_V_29_1, 29" [firmware/nnet_utils/nnet_dense_resource.h:259]   --->   Operation 333 'insertvalue' 'mrv_29' <Predicate = (icmp_ln129)> <Delay = 0.00>
ST_4 : Operation 334 [1/1] (0.00ns)   --->   "%mrv_30 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_29, i16 %acc_V_30_1, 30" [firmware/nnet_utils/nnet_dense_resource.h:259]   --->   Operation 334 'insertvalue' 'mrv_30' <Predicate = (icmp_ln129)> <Delay = 0.00>
ST_4 : Operation 335 [1/1] (0.00ns)   --->   "%mrv_31 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_30, i16 %acc_V_31_1, 31" [firmware/nnet_utils/nnet_dense_resource.h:259]   --->   Operation 335 'insertvalue' 'mrv_31' <Predicate = (icmp_ln129)> <Delay = 0.00>
ST_4 : Operation 336 [1/1] (0.00ns)   --->   "%mrv_32 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_31, i16 %acc_V_32_1, 32" [firmware/nnet_utils/nnet_dense_resource.h:259]   --->   Operation 336 'insertvalue' 'mrv_32' <Predicate = (icmp_ln129)> <Delay = 0.00>
ST_4 : Operation 337 [1/1] (0.00ns)   --->   "%mrv_33 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_32, i16 %acc_V_33_1, 33" [firmware/nnet_utils/nnet_dense_resource.h:259]   --->   Operation 337 'insertvalue' 'mrv_33' <Predicate = (icmp_ln129)> <Delay = 0.00>
ST_4 : Operation 338 [1/1] (0.00ns)   --->   "%mrv_34 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_33, i16 %acc_V_34_1, 34" [firmware/nnet_utils/nnet_dense_resource.h:259]   --->   Operation 338 'insertvalue' 'mrv_34' <Predicate = (icmp_ln129)> <Delay = 0.00>
ST_4 : Operation 339 [1/1] (0.00ns)   --->   "%mrv_35 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_34, i16 %acc_V_35_1, 35" [firmware/nnet_utils/nnet_dense_resource.h:259]   --->   Operation 339 'insertvalue' 'mrv_35' <Predicate = (icmp_ln129)> <Delay = 0.00>
ST_4 : Operation 340 [1/1] (0.00ns)   --->   "%mrv_36 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_35, i16 %acc_V_36_1, 36" [firmware/nnet_utils/nnet_dense_resource.h:259]   --->   Operation 340 'insertvalue' 'mrv_36' <Predicate = (icmp_ln129)> <Delay = 0.00>
ST_4 : Operation 341 [1/1] (0.00ns)   --->   "%mrv_37 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_36, i16 %acc_V_37_1, 37" [firmware/nnet_utils/nnet_dense_resource.h:259]   --->   Operation 341 'insertvalue' 'mrv_37' <Predicate = (icmp_ln129)> <Delay = 0.00>
ST_4 : Operation 342 [1/1] (0.00ns)   --->   "%mrv_38 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_37, i16 %acc_V_38_1, 38" [firmware/nnet_utils/nnet_dense_resource.h:259]   --->   Operation 342 'insertvalue' 'mrv_38' <Predicate = (icmp_ln129)> <Delay = 0.00>
ST_4 : Operation 343 [1/1] (0.00ns)   --->   "%mrv_39 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_38, i16 %acc_V_39_1, 39" [firmware/nnet_utils/nnet_dense_resource.h:259]   --->   Operation 343 'insertvalue' 'mrv_39' <Predicate = (icmp_ln129)> <Delay = 0.00>
ST_4 : Operation 344 [1/1] (0.00ns)   --->   "%mrv_40 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_39, i16 %acc_V_40_1, 40" [firmware/nnet_utils/nnet_dense_resource.h:259]   --->   Operation 344 'insertvalue' 'mrv_40' <Predicate = (icmp_ln129)> <Delay = 0.00>
ST_4 : Operation 345 [1/1] (0.00ns)   --->   "%mrv_41 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_40, i16 %acc_V_41_1, 41" [firmware/nnet_utils/nnet_dense_resource.h:259]   --->   Operation 345 'insertvalue' 'mrv_41' <Predicate = (icmp_ln129)> <Delay = 0.00>
ST_4 : Operation 346 [1/1] (0.00ns)   --->   "%mrv_42 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_41, i16 %acc_V_42_1, 42" [firmware/nnet_utils/nnet_dense_resource.h:259]   --->   Operation 346 'insertvalue' 'mrv_42' <Predicate = (icmp_ln129)> <Delay = 0.00>
ST_4 : Operation 347 [1/1] (0.00ns)   --->   "%mrv_43 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_42, i16 %acc_V_43_1, 43" [firmware/nnet_utils/nnet_dense_resource.h:259]   --->   Operation 347 'insertvalue' 'mrv_43' <Predicate = (icmp_ln129)> <Delay = 0.00>
ST_4 : Operation 348 [1/1] (0.00ns)   --->   "%mrv_44 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_43, i16 %acc_V_44_1, 44" [firmware/nnet_utils/nnet_dense_resource.h:259]   --->   Operation 348 'insertvalue' 'mrv_44' <Predicate = (icmp_ln129)> <Delay = 0.00>
ST_4 : Operation 349 [1/1] (0.00ns)   --->   "%mrv_45 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_44, i16 %acc_V_45_1, 45" [firmware/nnet_utils/nnet_dense_resource.h:259]   --->   Operation 349 'insertvalue' 'mrv_45' <Predicate = (icmp_ln129)> <Delay = 0.00>
ST_4 : Operation 350 [1/1] (0.00ns)   --->   "%mrv_46 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_45, i16 %acc_V_46_1, 46" [firmware/nnet_utils/nnet_dense_resource.h:259]   --->   Operation 350 'insertvalue' 'mrv_46' <Predicate = (icmp_ln129)> <Delay = 0.00>
ST_4 : Operation 351 [1/1] (0.00ns)   --->   "%mrv_47 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_46, i16 %acc_V_47_1, 47" [firmware/nnet_utils/nnet_dense_resource.h:259]   --->   Operation 351 'insertvalue' 'mrv_47' <Predicate = (icmp_ln129)> <Delay = 0.00>
ST_4 : Operation 352 [1/1] (0.00ns)   --->   "%mrv_48 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_47, i16 %acc_V_48_1, 48" [firmware/nnet_utils/nnet_dense_resource.h:259]   --->   Operation 352 'insertvalue' 'mrv_48' <Predicate = (icmp_ln129)> <Delay = 0.00>
ST_4 : Operation 353 [1/1] (0.00ns)   --->   "%mrv_49 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_48, i16 %acc_V_49_1, 49" [firmware/nnet_utils/nnet_dense_resource.h:259]   --->   Operation 353 'insertvalue' 'mrv_49' <Predicate = (icmp_ln129)> <Delay = 0.00>
ST_4 : Operation 354 [1/1] (0.00ns)   --->   "%mrv_50 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_49, i16 %acc_V_50_1, 50" [firmware/nnet_utils/nnet_dense_resource.h:259]   --->   Operation 354 'insertvalue' 'mrv_50' <Predicate = (icmp_ln129)> <Delay = 0.00>
ST_4 : Operation 355 [1/1] (0.00ns)   --->   "%mrv_51 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_50, i16 %acc_V_51_1, 51" [firmware/nnet_utils/nnet_dense_resource.h:259]   --->   Operation 355 'insertvalue' 'mrv_51' <Predicate = (icmp_ln129)> <Delay = 0.00>
ST_4 : Operation 356 [1/1] (0.00ns)   --->   "%mrv_52 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_51, i16 %acc_V_52_1, 52" [firmware/nnet_utils/nnet_dense_resource.h:259]   --->   Operation 356 'insertvalue' 'mrv_52' <Predicate = (icmp_ln129)> <Delay = 0.00>
ST_4 : Operation 357 [1/1] (0.00ns)   --->   "%mrv_53 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_52, i16 %acc_V_53_1, 53" [firmware/nnet_utils/nnet_dense_resource.h:259]   --->   Operation 357 'insertvalue' 'mrv_53' <Predicate = (icmp_ln129)> <Delay = 0.00>
ST_4 : Operation 358 [1/1] (0.00ns)   --->   "%mrv_54 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_53, i16 %acc_V_54_1, 54" [firmware/nnet_utils/nnet_dense_resource.h:259]   --->   Operation 358 'insertvalue' 'mrv_54' <Predicate = (icmp_ln129)> <Delay = 0.00>
ST_4 : Operation 359 [1/1] (0.00ns)   --->   "%mrv_55 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_54, i16 %acc_V_55_1, 55" [firmware/nnet_utils/nnet_dense_resource.h:259]   --->   Operation 359 'insertvalue' 'mrv_55' <Predicate = (icmp_ln129)> <Delay = 0.00>
ST_4 : Operation 360 [1/1] (0.00ns)   --->   "%mrv_56 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_55, i16 %acc_V_56_1, 56" [firmware/nnet_utils/nnet_dense_resource.h:259]   --->   Operation 360 'insertvalue' 'mrv_56' <Predicate = (icmp_ln129)> <Delay = 0.00>
ST_4 : Operation 361 [1/1] (0.00ns)   --->   "%mrv_57 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_56, i16 %acc_V_57_1, 57" [firmware/nnet_utils/nnet_dense_resource.h:259]   --->   Operation 361 'insertvalue' 'mrv_57' <Predicate = (icmp_ln129)> <Delay = 0.00>
ST_4 : Operation 362 [1/1] (0.00ns)   --->   "%mrv_58 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_57, i16 %acc_V_58_1, 58" [firmware/nnet_utils/nnet_dense_resource.h:259]   --->   Operation 362 'insertvalue' 'mrv_58' <Predicate = (icmp_ln129)> <Delay = 0.00>
ST_4 : Operation 363 [1/1] (0.00ns)   --->   "%mrv_s = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_58, i16 %acc_V_59_1, 59" [firmware/nnet_utils/nnet_dense_resource.h:259]   --->   Operation 363 'insertvalue' 'mrv_s' <Predicate = (icmp_ln129)> <Delay = 0.00>
ST_4 : Operation 364 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_Return({ i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_s)" [firmware/nnet_utils/nnet_dense_resource.h:259]   --->   Operation 364 'return' <Predicate = (icmp_ln129)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('do_init') [13]  (0.603 ns)

 <State 2>: 1.16ns
The critical path consists of the following:
	'phi' operation ('ir') with incoming values : ('ir', firmware/nnet_utils/nnet_dense_resource.h:129->firmware/nnet_utils/nnet_dense_resource.h:255) [21]  (0 ns)
	'getelementptr' operation ('outidx_addr', firmware/nnet_utils/nnet_dense_resource.h:133->firmware/nnet_utils/nnet_dense_resource.h:255) [102]  (0 ns)
	'load' operation ('out_index', firmware/nnet_utils/nnet_dense_resource.h:133->firmware/nnet_utils/nnet_dense_resource.h:255) on array 'outidx' [103]  (1.16 ns)

 <State 3>: 3.75ns
The critical path consists of the following:
	'phi' operation ('data_0_V_read139_rewind', firmware/nnet_utils/nnet_dense_resource.h:246) with incoming values : ('data[0].V', firmware/nnet_utils/nnet_dense_resource.h:246) [14]  (0 ns)
	multiplexor before 'phi' operation ('data_0_V_read139_phi', firmware/nnet_utils/nnet_dense_resource.h:246) with incoming values : ('data[0].V', firmware/nnet_utils/nnet_dense_resource.h:246) [92]  (0.603 ns)
	'phi' operation ('data_0_V_read139_phi', firmware/nnet_utils/nnet_dense_resource.h:246) with incoming values : ('data[0].V', firmware/nnet_utils/nnet_dense_resource.h:246) [92]  (0 ns)
	'mux' operation ('tmp_5', firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255) [105]  (0.617 ns)
	'mul' operation of DSP[218] ('mul_ln1118_147', firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255) [218]  (2.53 ns)

 <State 4>: 2.02ns
The critical path consists of the following:
	'phi' operation ('res_21_V_write_assign136', firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255) with incoming values : ('acc[20].V', firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255) [22]  (0 ns)
	'mux' operation ('phi_ln1265_4', firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255) [199]  (0.751 ns)
	'add' operation ('acc[20].V', firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255) [200]  (0.608 ns)
	multiplexor before 'phi' operation ('acc[20].V') with incoming values : ('acc[20].V', firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255) [214]  (0.656 ns)
	'phi' operation ('acc[20].V') with incoming values : ('acc[20].V', firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255) [214]  (0 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
