TRACE::2020-06-25.15:01:25::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:01:25::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:01:25::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:01:25::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-25.15:01:25::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:01:25::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-25.15:01:25::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-06-25.15:01:35::SCWPlatform::Opened new HwDB with name top_level_block_design_wrapper_7
TRACE::2020-06-25.15:01:35::SCWWriter::formatted JSON is {
	"platformName":	"test_proj_plat",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"test_proj_plat",
	"platHandOff":	"C:/James/test_project/top_level_block_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/top_level_block_design_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2020-06-25.15:01:35::SCWWriter::formatted JSON is {
	"platformName":	"test_proj_plat",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"test_proj_plat",
	"platHandOff":	"C:/James/test_project/top_level_block_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/top_level_block_design_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"test_proj_plat",
	"systems":	[{
			"systemName":	"test_proj_plat",
			"systemDesc":	"test_proj_plat",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"test_proj_plat"
		}]
}
TRACE::2020-06-25.15:01:35::SCWPlatform::Boot application domains not present, creating them
TRACE::2020-06-25.15:01:35::SCWDomain::checking for install qemu data   : 
TRACE::2020-06-25.15:01:35::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/
TRACE::2020-06-25.15:01:35::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2020-06-25.15:01:35::SCWDomain:: Using the PMUQEMU args from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2020-06-25.15:01:35::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:01:35::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:01:35::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:01:35::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-25.15:01:35::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:01:35::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-25.15:01:35::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_7
TRACE::2020-06-25.15:01:35::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_7
TRACE::2020-06-25.15:01:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-25.15:01:35::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:01:35::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:01:35::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:01:35::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-25.15:01:35::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:01:35::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-25.15:01:35::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_7
TRACE::2020-06-25.15:01:35::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_7
TRACE::2020-06-25.15:01:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-25.15:01:35::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:01:35::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:01:35::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:01:35::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-25.15:01:35::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:01:35::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-25.15:01:35::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_7
TRACE::2020-06-25.15:01:35::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_7
TRACE::2020-06-25.15:01:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-25.15:01:35::SCWPlatform::Boot application domain added for zynqmp_fsbl
TRACE::2020-06-25.15:01:35::SCWPlatform::Generating the sources  .
TRACE::2020-06-25.15:01:35::SCWBDomain::Generating boot domain sources.
TRACE::2020-06-25.15:01:35::SCWBDomain:: Generating the zynqmp_fsbl Application.
TRACE::2020-06-25.15:01:35::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:01:35::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:01:35::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:01:35::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-25.15:01:35::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:01:35::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-25.15:01:35::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_7
TRACE::2020-06-25.15:01:35::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_7
TRACE::2020-06-25.15:01:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-25.15:01:35::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-06-25.15:01:35::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-06-25.15:01:35::SCWMssOS::No sw design opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-06-25.15:01:35::SCWMssOS::mss does not exists at C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-06-25.15:01:35::SCWMssOS::Creating sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-06-25.15:01:35::SCWMssOS::Adding the swdes entry, created swdb C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-06-25.15:01:35::SCWMssOS::updating the scw layer changes to swdes at   C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-06-25.15:01:35::SCWMssOS::Writing mss at C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-06-25.15:01:35::SCWMssOS::Completed writing the mss file at C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp
TRACE::2020-06-25.15:01:35::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2020-06-25.15:01:35::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2020-06-25.15:01:36::SCWBDomain::Completed writing the mss file at C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp
TRACE::2020-06-25.15:01:47::SCWPlatform::Generating sources Done.
TRACE::2020-06-25.15:01:47::SCWDomain::checking for install qemu data   : 
TRACE::2020-06-25.15:01:47::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/
TRACE::2020-06-25.15:01:47::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2020-06-25.15:01:47::SCWDomain:: Using the PMUQEMU args from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2020-06-25.15:01:47::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:01:47::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:01:47::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:01:47::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-25.15:01:47::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:01:47::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-25.15:01:47::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_7
TRACE::2020-06-25.15:01:47::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_7
TRACE::2020-06-25.15:01:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-25.15:01:47::SCWPlatform::Boot application domain added for zynqmp_pmufw
TRACE::2020-06-25.15:01:47::SCWPlatform::Generating the sources  .
TRACE::2020-06-25.15:01:47::SCWBDomain::Generating boot domain sources.
TRACE::2020-06-25.15:01:47::SCWBDomain:: Generating the zynqmp_pmufw Application.
TRACE::2020-06-25.15:01:47::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:01:47::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:01:47::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:01:47::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-25.15:01:47::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:01:47::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-25.15:01:47::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_7
TRACE::2020-06-25.15:01:47::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_7
TRACE::2020-06-25.15:01:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-25.15:01:47::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-06-25.15:01:47::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss||

TRACE::2020-06-25.15:01:47::SCWMssOS::No sw design opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-06-25.15:01:47::SCWMssOS::mss does not exists at C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-06-25.15:01:47::SCWMssOS::Creating sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-06-25.15:01:47::SCWMssOS::Adding the swdes entry, created swdb C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-06-25.15:01:47::SCWMssOS::updating the scw layer changes to swdes at   C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-06-25.15:01:47::SCWMssOS::Writing mss at C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-06-25.15:01:47::SCWMssOS::Completed writing the mss file at C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp
TRACE::2020-06-25.15:01:47::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2020-06-25.15:01:47::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2020-06-25.15:01:47::SCWBDomain::Completed writing the mss file at C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp
TRACE::2020-06-25.15:01:56::SCWPlatform::Generating sources Done.
TRACE::2020-06-25.15:01:56::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:01:56::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:01:56::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:01:56::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-25.15:01:56::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:01:56::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-25.15:01:56::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_7
TRACE::2020-06-25.15:01:56::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_7
TRACE::2020-06-25.15:01:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-25.15:01:56::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-06-25.15:01:56::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss||

KEYINFO::2020-06-25.15:01:56::SCWMssOS::Could not open the swdb for C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
KEYINFO::2020-06-25.15:01:56::SCWMssOS::Could not open the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
ERROR: [Hsi 55-1558] Software Design C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss is not found

TRACE::2020-06-25.15:01:56::SCWMssOS::Cleared the swdb table entry
KEYINFO::2020-06-25.15:01:56::SCWMssOS::Could not open the swdb for C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
KEYINFO::2020-06-25.15:01:56::SCWMssOS::Could not open the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
ERROR: [Hsi 55-1558] Software Design C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss is not found

TRACE::2020-06-25.15:01:56::SCWMssOS::Cleared the swdb table entry
TRACE::2020-06-25.15:01:56::SCWMssOS::No sw design opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-06-25.15:01:56::SCWMssOS::mss exists loading the mss file  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-06-25.15:01:56::SCWMssOS::Opened the sw design from mss  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-06-25.15:01:56::SCWMssOS::Adding the swdes entry C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2020-06-25.15:01:56::SCWMssOS::updating the scw layer about changes
TRACE::2020-06-25.15:01:56::SCWMssOS::Opened the sw design.  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-06-25.15:01:56::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:01:56::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:01:56::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:01:56::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-25.15:01:56::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:01:56::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-25.15:01:56::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_7
TRACE::2020-06-25.15:01:56::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_7
TRACE::2020-06-25.15:01:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-25.15:01:56::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-06-25.15:01:56::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-06-25.15:01:56::SCWMssOS::No sw design opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-06-25.15:01:56::SCWMssOS::mss exists loading the mss file  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-06-25.15:01:56::SCWMssOS::Opened the sw design from mss  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-06-25.15:01:56::SCWMssOS::Adding the swdes entry C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_0
TRACE::2020-06-25.15:01:56::SCWMssOS::updating the scw layer about changes
TRACE::2020-06-25.15:01:56::SCWMssOS::Opened the sw design.  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-06-25.15:01:56::SCWMssOS::Saving the mss changes C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-06-25.15:01:56::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-06-25.15:01:56::SCWMssOS::Completed writemss as part of save.
TRACE::2020-06-25.15:01:56::SCWMssOS::Commit changes completed.
TRACE::2020-06-25.15:01:56::SCWMssOS::Saving the mss changes C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-06-25.15:01:56::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-06-25.15:01:56::SCWMssOS::Completed writemss as part of save.
TRACE::2020-06-25.15:01:56::SCWMssOS::Commit changes completed.
TRACE::2020-06-25.15:01:56::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:01:56::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:01:56::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:01:56::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-25.15:01:56::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:01:56::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-25.15:01:56::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_7
TRACE::2020-06-25.15:01:56::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_7
TRACE::2020-06-25.15:01:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-25.15:01:56::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-06-25.15:01:56::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-06-25.15:01:56::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-06-25.15:01:56::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:01:56::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:01:56::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:01:56::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-25.15:01:56::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:01:56::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-25.15:01:56::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_7
TRACE::2020-06-25.15:01:56::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_7
TRACE::2020-06-25.15:01:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-25.15:01:56::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-06-25.15:01:56::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-06-25.15:01:56::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-06-25.15:01:56::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:01:56::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:01:56::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:01:56::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-25.15:01:56::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:01:56::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-25.15:01:56::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_7
TRACE::2020-06-25.15:01:56::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_7
TRACE::2020-06-25.15:01:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-25.15:01:56::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-06-25.15:01:56::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-06-25.15:01:56::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-06-25.15:01:56::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:01:56::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:01:56::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:01:56::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-25.15:01:56::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:01:56::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-25.15:01:56::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_7
TRACE::2020-06-25.15:01:56::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_7
TRACE::2020-06-25.15:01:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-25.15:01:56::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-06-25.15:01:56::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-06-25.15:01:56::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-06-25.15:01:56::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:01:56::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:01:56::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:01:56::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-25.15:01:56::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:01:56::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-25.15:01:56::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_7
TRACE::2020-06-25.15:01:56::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_7
TRACE::2020-06-25.15:01:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-25.15:01:56::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-06-25.15:01:56::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-06-25.15:01:56::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-06-25.15:01:56::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:01:56::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:01:56::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:01:56::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-25.15:01:56::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:01:56::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-25.15:01:56::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_7
TRACE::2020-06-25.15:01:56::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_7
TRACE::2020-06-25.15:01:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-25.15:01:56::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-06-25.15:01:56::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-06-25.15:01:56::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-06-25.15:01:56::SCWWriter::formatted JSON is {
	"platformName":	"test_proj_plat",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"test_proj_plat",
	"platHandOff":	"C:/James/test_project/top_level_block_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/top_level_block_design_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"test_proj_plat",
	"systems":	[{
			"systemName":	"test_proj_plat",
			"systemDesc":	"test_proj_plat",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"test_proj_plat",
			"sysActiveDom":	"zynqmp_pmufw",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"9bd1196b3623da8a7f59f881ed9e474c",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilsecure:4.2", "xilpm:3.1"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"450f401bdef1ba8f42dd7e8892fb54f6",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.2", "xilsecure:4.2", "xilskey:6.9"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-06-25.15:01:56::SCWDomain::checking for install qemu data   : 
TRACE::2020-06-25.15:01:56::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/
TRACE::2020-06-25.15:01:56::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2020-06-25.15:01:56::SCWDomain:: Using the PMUQEMU args from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2020-06-25.15:01:56::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:01:56::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:01:56::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:01:56::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-25.15:01:56::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:01:56::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-25.15:01:56::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_7
TRACE::2020-06-25.15:01:56::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_7
TRACE::2020-06-25.15:01:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-25.15:01:56::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:01:56::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:01:56::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:01:56::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-25.15:01:56::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:01:56::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-25.15:01:56::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_7
TRACE::2020-06-25.15:01:56::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_7
TRACE::2020-06-25.15:01:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-25.15:01:56::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:01:56::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:01:56::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:01:56::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-25.15:01:56::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:01:56::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-25.15:01:56::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_7
TRACE::2020-06-25.15:01:56::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_7
TRACE::2020-06-25.15:01:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-25.15:01:56::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-25.15:01:56::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-06-25.15:01:56::SCWMssOS::No sw design opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-25.15:01:56::SCWMssOS::mss does not exists at C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-25.15:01:56::SCWMssOS::Creating sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-25.15:01:57::SCWMssOS::Adding the swdes entry, created swdb C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-25.15:01:57::SCWMssOS::updating the scw layer changes to swdes at   C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-25.15:01:57::SCWMssOS::Writing mss at C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-25.15:01:57::SCWMssOS::Completed writing the mss file at C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp
TRACE::2020-06-25.15:01:57::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2020-06-25.15:01:57::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2020-06-25.15:01:57::SCWMssOS::Completed writing the mss file at C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp
TRACE::2020-06-25.15:01:57::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2020-06-25.15:02:05::SCWMssOS::Saving the mss changes C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-06-25.15:02:05::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-06-25.15:02:05::SCWMssOS::Completed writemss as part of save.
TRACE::2020-06-25.15:02:05::SCWMssOS::Commit changes completed.
TRACE::2020-06-25.15:02:05::SCWMssOS::Saving the mss changes C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-06-25.15:02:05::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-06-25.15:02:05::SCWMssOS::Completed writemss as part of save.
TRACE::2020-06-25.15:02:05::SCWMssOS::Commit changes completed.
TRACE::2020-06-25.15:02:05::SCWMssOS::Saving the mss changes C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-25.15:02:05::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-06-25.15:02:05::SCWMssOS::Running validate of swdbs.
KEYINFO::2020-06-25.15:02:05::SCWMssOS::Could not open the swdb for C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
KEYINFO::2020-06-25.15:02:05::SCWMssOS::Could not open the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
ERROR: [Hsi 55-1558] Software Design C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss is not found

TRACE::2020-06-25.15:02:05::SCWMssOS::Cleared the swdb table entry
TRACE::2020-06-25.15:02:05::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2020-06-25.15:02:05::SCWMssOS::Writing the mss file completed C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-25.15:02:05::SCWMssOS::Commit changes completed.
TRACE::2020-06-25.15:02:05::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:05::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:05::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:05::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-25.15:02:05::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:05::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-25.15:02:05::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_7
TRACE::2020-06-25.15:02:05::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_7
TRACE::2020-06-25.15:02:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-25.15:02:05::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-06-25.15:02:05::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-06-25.15:02:05::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-06-25.15:02:05::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:05::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:05::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:05::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-25.15:02:05::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:05::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-25.15:02:05::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_7
TRACE::2020-06-25.15:02:05::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_7
TRACE::2020-06-25.15:02:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-25.15:02:05::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-06-25.15:02:05::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-06-25.15:02:05::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-06-25.15:02:05::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:05::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:05::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:05::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-25.15:02:05::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:05::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-25.15:02:05::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_7
TRACE::2020-06-25.15:02:05::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_7
TRACE::2020-06-25.15:02:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-25.15:02:05::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-06-25.15:02:05::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-06-25.15:02:05::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-06-25.15:02:05::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:05::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:05::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:05::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-25.15:02:05::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:05::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-25.15:02:05::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_7
TRACE::2020-06-25.15:02:05::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_7
TRACE::2020-06-25.15:02:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-25.15:02:05::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-06-25.15:02:05::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-06-25.15:02:05::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-06-25.15:02:05::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:05::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:05::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:05::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-25.15:02:05::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:05::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-25.15:02:05::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_7
TRACE::2020-06-25.15:02:05::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_7
TRACE::2020-06-25.15:02:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-25.15:02:05::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-06-25.15:02:05::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-06-25.15:02:05::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-06-25.15:02:05::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:05::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:05::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:05::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-25.15:02:05::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:05::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-25.15:02:05::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_7
TRACE::2020-06-25.15:02:05::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_7
TRACE::2020-06-25.15:02:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-25.15:02:05::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-06-25.15:02:05::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-06-25.15:02:05::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-06-25.15:02:05::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:05::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:05::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:05::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-25.15:02:05::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:05::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-25.15:02:05::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_7
TRACE::2020-06-25.15:02:05::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_7
TRACE::2020-06-25.15:02:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-25.15:02:05::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-25.15:02:05::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-06-25.15:02:05::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-25.15:02:05::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:05::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:05::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:05::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-25.15:02:05::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:05::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-25.15:02:05::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_7
TRACE::2020-06-25.15:02:05::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_7
TRACE::2020-06-25.15:02:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-25.15:02:05::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-25.15:02:05::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-06-25.15:02:05::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-25.15:02:06::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:06::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:06::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:06::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-25.15:02:06::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:06::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-25.15:02:06::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_7
TRACE::2020-06-25.15:02:06::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_7
TRACE::2020-06-25.15:02:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-25.15:02:06::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-25.15:02:06::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-06-25.15:02:06::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-25.15:02:06::SCWWriter::formatted JSON is {
	"platformName":	"test_proj_plat",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"test_proj_plat",
	"platHandOff":	"C:/James/test_project/top_level_block_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/top_level_block_design_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"test_proj_plat",
	"systems":	[{
			"systemName":	"test_proj_plat",
			"systemDesc":	"test_proj_plat",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"test_proj_plat",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"9bd1196b3623da8a7f59f881ed9e474c",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilsecure:4.2", "xilpm:3.1"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"450f401bdef1ba8f42dd7e8892fb54f6",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.2", "xilsecure:4.2", "xilskey:6.9"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"39ef50cc8f1896c1024da11d96af86f7",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2020-06-25.15:02:06::SCWPlatform::Started generating the artifacts platform test_proj_plat
TRACE::2020-06-25.15:02:06::SCWPlatform::Sanity checking of platform is completed
LOG::2020-06-25.15:02:06::SCWPlatform::Started generating the artifacts for system configuration test_proj_plat
LOG::2020-06-25.15:02:06::SCWSystem::Checking the domain zynqmp_fsbl
LOG::2020-06-25.15:02:06::SCWSystem::Doing application build for :  zynqmp_fsbl
TRACE::2020-06-25.15:02:06::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-06-25.15:02:06::SCWDomain::Skipping the build for domain :  zynqmp_fsbl
LOG::2020-06-25.15:02:06::SCWSystem::Checking the domain zynqmp_pmufw
LOG::2020-06-25.15:02:06::SCWSystem::Doing application build for :  zynqmp_pmufw
TRACE::2020-06-25.15:02:06::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-06-25.15:02:06::SCWDomain::Skipping the build for domain :  zynqmp_pmufw
LOG::2020-06-25.15:02:06::SCWSystem::Checking the domain standalone_domain
LOG::2020-06-25.15:02:06::SCWSystem::Not a boot domain 
LOG::2020-06-25.15:02:06::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-06-25.15:02:06::SCWDomain::Generating domain artifcats
TRACE::2020-06-25.15:02:06::SCWMssOS::Generating standalone artifcats
TRACE::2020-06-25.15:02:06::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/qemu/
TRACE::2020-06-25.15:02:06::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/qemu/
TRACE::2020-06-25.15:02:06::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/standalone_domain/qemu/
TRACE::2020-06-25.15:02:06::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/standalone_domain/qemu/
TRACE::2020-06-25.15:02:06::SCWMssOS:: Copying the user libraries. 
TRACE::2020-06-25.15:02:06::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:06::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:06::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:06::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-25.15:02:06::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:06::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-25.15:02:06::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_7
TRACE::2020-06-25.15:02:06::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_7
TRACE::2020-06-25.15:02:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-25.15:02:06::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-25.15:02:06::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-06-25.15:02:06::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-25.15:02:06::SCWMssOS::Completed writing the mss file at C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp
TRACE::2020-06-25.15:02:06::SCWMssOS::Mss edits present, copying mssfile into export location C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-25.15:02:06::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-06-25.15:02:06::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-06-25.15:02:06::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-06-25.15:02:06::SCWMssOS::skipping the bsp build ... 
TRACE::2020-06-25.15:02:06::SCWMssOS::Copying to export directory.
TRACE::2020-06-25.15:02:06::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-06-25.15:02:06::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2020-06-25.15:02:06::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2020-06-25.15:02:06::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-06-25.15:02:06::SCWSystem::Completed Processing the sysconfig test_proj_plat
LOG::2020-06-25.15:02:06::SCWPlatform::Completed generating the artifacts for system configuration test_proj_plat
TRACE::2020-06-25.15:02:06::SCWPlatform::Started preparing the platform 
TRACE::2020-06-25.15:02:06::SCWSystem::Writing the bif file for system config test_proj_plat
TRACE::2020-06-25.15:02:06::SCWSystem::dir created 
TRACE::2020-06-25.15:02:06::SCWSystem::Writing the bif 
TRACE::2020-06-25.15:02:06::SCWPlatform::Started writing the spfm file 
TRACE::2020-06-25.15:02:06::SCWPlatform::Started writing the xpfm file 
TRACE::2020-06-25.15:02:06::SCWPlatform::Completed generating the platform
TRACE::2020-06-25.15:02:06::SCWMssOS::Saving the mss changes C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-06-25.15:02:06::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-06-25.15:02:06::SCWMssOS::Completed writemss as part of save.
TRACE::2020-06-25.15:02:06::SCWMssOS::Commit changes completed.
TRACE::2020-06-25.15:02:06::SCWMssOS::Saving the mss changes C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-06-25.15:02:06::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-06-25.15:02:06::SCWMssOS::Completed writemss as part of save.
TRACE::2020-06-25.15:02:06::SCWMssOS::Commit changes completed.
TRACE::2020-06-25.15:02:06::SCWMssOS::Saving the mss changes C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-25.15:02:06::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-06-25.15:02:06::SCWMssOS::Completed writemss as part of save.
TRACE::2020-06-25.15:02:06::SCWMssOS::Commit changes completed.
TRACE::2020-06-25.15:02:06::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:06::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:06::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:06::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-25.15:02:06::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:06::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-25.15:02:06::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_7
TRACE::2020-06-25.15:02:06::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_7
TRACE::2020-06-25.15:02:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-25.15:02:06::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-06-25.15:02:06::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-06-25.15:02:06::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-06-25.15:02:06::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:06::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:06::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:06::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-25.15:02:06::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:06::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-25.15:02:06::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_7
TRACE::2020-06-25.15:02:06::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_7
TRACE::2020-06-25.15:02:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-25.15:02:06::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-06-25.15:02:06::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-06-25.15:02:06::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-06-25.15:02:06::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:06::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:06::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:06::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-25.15:02:06::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:06::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-25.15:02:06::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_7
TRACE::2020-06-25.15:02:06::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_7
TRACE::2020-06-25.15:02:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-25.15:02:06::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-06-25.15:02:06::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-06-25.15:02:06::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-06-25.15:02:06::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:06::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:06::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:06::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-25.15:02:06::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:06::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-25.15:02:06::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_7
TRACE::2020-06-25.15:02:06::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_7
TRACE::2020-06-25.15:02:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-25.15:02:06::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-06-25.15:02:06::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-06-25.15:02:06::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-06-25.15:02:06::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:06::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:06::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:06::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-25.15:02:06::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:06::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-25.15:02:06::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_7
TRACE::2020-06-25.15:02:06::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_7
TRACE::2020-06-25.15:02:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-25.15:02:06::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-06-25.15:02:06::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-06-25.15:02:06::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-06-25.15:02:06::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:06::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:06::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:06::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-25.15:02:06::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:06::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-25.15:02:06::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_7
TRACE::2020-06-25.15:02:06::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_7
TRACE::2020-06-25.15:02:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-25.15:02:06::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-06-25.15:02:06::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-06-25.15:02:06::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-06-25.15:02:06::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:06::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:06::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:06::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-25.15:02:06::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:06::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-25.15:02:06::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_7
TRACE::2020-06-25.15:02:06::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_7
TRACE::2020-06-25.15:02:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-25.15:02:06::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-25.15:02:06::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-06-25.15:02:06::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-25.15:02:06::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:06::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:06::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:06::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-25.15:02:06::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:06::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-25.15:02:06::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_7
TRACE::2020-06-25.15:02:06::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_7
TRACE::2020-06-25.15:02:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-25.15:02:06::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-25.15:02:06::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-06-25.15:02:06::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-25.15:02:06::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:06::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:06::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:06::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-25.15:02:06::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:06::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-25.15:02:06::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_7
TRACE::2020-06-25.15:02:06::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_7
TRACE::2020-06-25.15:02:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-25.15:02:06::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-25.15:02:06::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-06-25.15:02:06::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-25.15:02:06::SCWWriter::formatted JSON is {
	"platformName":	"test_proj_plat",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"test_proj_plat",
	"platHandOff":	"C:/James/test_project/top_level_block_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/top_level_block_design_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"test_proj_plat",
	"systems":	[{
			"systemName":	"test_proj_plat",
			"systemDesc":	"test_proj_plat",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"test_proj_plat",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"9bd1196b3623da8a7f59f881ed9e474c",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilsecure:4.2", "xilpm:3.1"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"450f401bdef1ba8f42dd7e8892fb54f6",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.2", "xilsecure:4.2", "xilskey:6.9"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"39ef50cc8f1896c1024da11d96af86f7",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-06-25.15:02:06::SCWPlatform::updated the xpfm file.
TRACE::2020-06-25.15:02:06::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:06::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:06::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:06::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-25.15:02:06::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:06::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-25.15:02:06::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_7
TRACE::2020-06-25.15:02:06::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_7
TRACE::2020-06-25.15:02:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-25.15:02:06::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-25.15:02:06::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-06-25.15:02:06::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-25.15:02:06::SCWMssOS::Saving the mss changes C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-06-25.15:02:06::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-06-25.15:02:06::SCWMssOS::Completed writemss as part of save.
TRACE::2020-06-25.15:02:06::SCWMssOS::Commit changes completed.
TRACE::2020-06-25.15:02:06::SCWMssOS::Saving the mss changes C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-06-25.15:02:06::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-06-25.15:02:06::SCWMssOS::Completed writemss as part of save.
TRACE::2020-06-25.15:02:06::SCWMssOS::Commit changes completed.
TRACE::2020-06-25.15:02:06::SCWMssOS::Saving the mss changes C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-25.15:02:06::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-06-25.15:02:06::SCWMssOS::Completed writemss as part of save.
TRACE::2020-06-25.15:02:06::SCWMssOS::Commit changes completed.
TRACE::2020-06-25.15:02:06::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:06::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:06::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:06::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-25.15:02:06::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:06::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-25.15:02:06::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_7
TRACE::2020-06-25.15:02:06::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_7
TRACE::2020-06-25.15:02:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-25.15:02:06::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-06-25.15:02:06::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-06-25.15:02:06::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-06-25.15:02:06::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:06::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:06::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:06::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-25.15:02:06::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:06::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-25.15:02:06::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_7
TRACE::2020-06-25.15:02:06::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_7
TRACE::2020-06-25.15:02:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-25.15:02:06::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-06-25.15:02:06::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-06-25.15:02:06::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-06-25.15:02:06::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:06::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:06::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:06::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-25.15:02:06::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:06::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-25.15:02:06::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_7
TRACE::2020-06-25.15:02:06::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_7
TRACE::2020-06-25.15:02:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-25.15:02:06::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-06-25.15:02:06::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-06-25.15:02:06::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-06-25.15:02:06::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:06::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:06::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:06::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-25.15:02:06::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:06::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-25.15:02:06::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_7
TRACE::2020-06-25.15:02:06::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_7
TRACE::2020-06-25.15:02:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-25.15:02:06::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-06-25.15:02:06::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-06-25.15:02:06::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-06-25.15:02:06::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:06::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:06::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:06::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-25.15:02:06::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:06::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-25.15:02:06::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_7
TRACE::2020-06-25.15:02:06::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_7
TRACE::2020-06-25.15:02:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-25.15:02:06::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-06-25.15:02:06::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-06-25.15:02:06::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-06-25.15:02:06::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:06::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:06::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:06::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-25.15:02:06::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:06::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-25.15:02:06::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_7
TRACE::2020-06-25.15:02:06::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_7
TRACE::2020-06-25.15:02:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-25.15:02:06::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-06-25.15:02:06::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-06-25.15:02:06::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-06-25.15:02:06::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:06::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:06::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:06::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-25.15:02:06::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:06::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-25.15:02:06::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_7
TRACE::2020-06-25.15:02:06::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_7
TRACE::2020-06-25.15:02:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-25.15:02:06::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-25.15:02:06::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-06-25.15:02:06::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-25.15:02:06::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:06::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:06::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:06::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-25.15:02:06::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:06::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-25.15:02:06::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_7
TRACE::2020-06-25.15:02:06::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_7
TRACE::2020-06-25.15:02:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-25.15:02:06::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-25.15:02:06::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-06-25.15:02:06::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-25.15:02:06::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:06::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:06::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:06::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-25.15:02:06::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:06::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-25.15:02:06::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_7
TRACE::2020-06-25.15:02:06::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_7
TRACE::2020-06-25.15:02:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-25.15:02:06::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-25.15:02:06::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-06-25.15:02:06::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-25.15:02:06::SCWWriter::formatted JSON is {
	"platformName":	"test_proj_plat",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"test_proj_plat",
	"platHandOff":	"C:/James/test_project/top_level_block_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/top_level_block_design_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"test_proj_plat",
	"systems":	[{
			"systemName":	"test_proj_plat",
			"systemDesc":	"test_proj_plat",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"test_proj_plat",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"9bd1196b3623da8a7f59f881ed9e474c",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilsecure:4.2", "xilpm:3.1"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"450f401bdef1ba8f42dd7e8892fb54f6",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.2", "xilsecure:4.2", "xilskey:6.9"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"39ef50cc8f1896c1024da11d96af86f7",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-06-25.15:02:06::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:06::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:06::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:06::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-25.15:02:06::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:06::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-25.15:02:06::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_7
TRACE::2020-06-25.15:02:06::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_7
TRACE::2020-06-25.15:02:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-25.15:02:06::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-25.15:02:06::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-06-25.15:02:06::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-25.15:02:06::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:06::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:06::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:06::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-25.15:02:06::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:06::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-25.15:02:06::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_7
TRACE::2020-06-25.15:02:06::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_7
TRACE::2020-06-25.15:02:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-25.15:02:06::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-25.15:02:06::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-06-25.15:02:06::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-25.15:02:06::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:06::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:06::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:06::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-25.15:02:06::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:06::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-25.15:02:06::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_7
TRACE::2020-06-25.15:02:06::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_7
TRACE::2020-06-25.15:02:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-25.15:02:06::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-25.15:02:06::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-06-25.15:02:06::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-25.15:02:06::SCWMssOS::Saving the mss changes C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-06-25.15:02:06::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-06-25.15:02:06::SCWMssOS::Completed writemss as part of save.
TRACE::2020-06-25.15:02:06::SCWMssOS::Commit changes completed.
TRACE::2020-06-25.15:02:06::SCWMssOS::Saving the mss changes C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-06-25.15:02:06::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-06-25.15:02:06::SCWMssOS::Completed writemss as part of save.
TRACE::2020-06-25.15:02:06::SCWMssOS::Commit changes completed.
TRACE::2020-06-25.15:02:06::SCWMssOS::Saving the mss changes C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-25.15:02:06::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-06-25.15:02:06::SCWMssOS::Completed writemss as part of save.
TRACE::2020-06-25.15:02:06::SCWMssOS::Commit changes completed.
TRACE::2020-06-25.15:02:06::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:06::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:06::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:06::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-25.15:02:06::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:06::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-25.15:02:06::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_7
TRACE::2020-06-25.15:02:06::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_7
TRACE::2020-06-25.15:02:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-25.15:02:06::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-06-25.15:02:06::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-06-25.15:02:06::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-06-25.15:02:06::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:06::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:06::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:06::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-25.15:02:06::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:06::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-25.15:02:06::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_7
TRACE::2020-06-25.15:02:06::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_7
TRACE::2020-06-25.15:02:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-25.15:02:06::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-06-25.15:02:06::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-06-25.15:02:06::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-06-25.15:02:06::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:06::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:06::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:06::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-25.15:02:06::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:06::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-25.15:02:06::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_7
TRACE::2020-06-25.15:02:06::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_7
TRACE::2020-06-25.15:02:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-25.15:02:06::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-06-25.15:02:06::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-06-25.15:02:06::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-06-25.15:02:06::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:06::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:06::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:06::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-25.15:02:06::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:06::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-25.15:02:06::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_7
TRACE::2020-06-25.15:02:06::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_7
TRACE::2020-06-25.15:02:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-25.15:02:06::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-06-25.15:02:06::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-06-25.15:02:06::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-06-25.15:02:06::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:06::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:06::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:06::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-25.15:02:06::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:06::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-25.15:02:06::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_7
TRACE::2020-06-25.15:02:06::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_7
TRACE::2020-06-25.15:02:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-25.15:02:06::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-06-25.15:02:06::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-06-25.15:02:06::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-06-25.15:02:06::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:06::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:06::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:06::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-25.15:02:06::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:06::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-25.15:02:06::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_7
TRACE::2020-06-25.15:02:06::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_7
TRACE::2020-06-25.15:02:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-25.15:02:06::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-06-25.15:02:07::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-06-25.15:02:07::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-06-25.15:02:07::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:07::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:07::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:07::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-25.15:02:07::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:07::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-25.15:02:07::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_7
TRACE::2020-06-25.15:02:07::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_7
TRACE::2020-06-25.15:02:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-25.15:02:07::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-25.15:02:07::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-06-25.15:02:07::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-25.15:02:07::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:07::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:07::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:07::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-25.15:02:07::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:07::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-25.15:02:07::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_7
TRACE::2020-06-25.15:02:07::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_7
TRACE::2020-06-25.15:02:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-25.15:02:07::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-25.15:02:07::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-06-25.15:02:07::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-25.15:02:07::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:07::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:07::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:07::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-25.15:02:07::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:07::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-25.15:02:07::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_7
TRACE::2020-06-25.15:02:07::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_7
TRACE::2020-06-25.15:02:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-25.15:02:07::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-25.15:02:07::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-06-25.15:02:07::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-25.15:02:07::SCWWriter::formatted JSON is {
	"platformName":	"test_proj_plat",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"test_proj_plat",
	"platHandOff":	"C:/James/test_project/top_level_block_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/top_level_block_design_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"test_proj_plat",
	"systems":	[{
			"systemName":	"test_proj_plat",
			"systemDesc":	"test_proj_plat",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"test_proj_plat",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"9bd1196b3623da8a7f59f881ed9e474c",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilsecure:4.2", "xilpm:3.1"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"450f401bdef1ba8f42dd7e8892fb54f6",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.2", "xilsecure:4.2", "xilskey:6.9"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"39ef50cc8f1896c1024da11d96af86f7",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-06-25.15:02:07::SCWMssOS::Saving the mss changes C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-06-25.15:02:07::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-06-25.15:02:07::SCWMssOS::Completed writemss as part of save.
TRACE::2020-06-25.15:02:07::SCWMssOS::Commit changes completed.
TRACE::2020-06-25.15:02:07::SCWMssOS::Saving the mss changes C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-06-25.15:02:07::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-06-25.15:02:07::SCWMssOS::Completed writemss as part of save.
TRACE::2020-06-25.15:02:07::SCWMssOS::Commit changes completed.
TRACE::2020-06-25.15:02:07::SCWMssOS::Saving the mss changes C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-25.15:02:07::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-06-25.15:02:07::SCWMssOS::Completed writemss as part of save.
TRACE::2020-06-25.15:02:07::SCWMssOS::Commit changes completed.
TRACE::2020-06-25.15:02:07::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:07::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:07::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:07::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-25.15:02:07::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:07::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-25.15:02:07::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_7
TRACE::2020-06-25.15:02:07::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_7
TRACE::2020-06-25.15:02:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-25.15:02:07::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-06-25.15:02:07::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-06-25.15:02:07::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-06-25.15:02:07::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:07::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:07::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:07::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-25.15:02:07::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:07::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-25.15:02:07::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_7
TRACE::2020-06-25.15:02:07::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_7
TRACE::2020-06-25.15:02:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-25.15:02:07::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-06-25.15:02:07::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-06-25.15:02:07::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-06-25.15:02:07::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:07::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:07::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:07::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-25.15:02:07::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:07::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-25.15:02:07::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_7
TRACE::2020-06-25.15:02:07::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_7
TRACE::2020-06-25.15:02:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-25.15:02:07::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-06-25.15:02:07::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-06-25.15:02:07::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-06-25.15:02:07::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:07::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:07::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:07::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-25.15:02:07::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:07::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-25.15:02:07::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_7
TRACE::2020-06-25.15:02:07::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_7
TRACE::2020-06-25.15:02:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-25.15:02:07::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-06-25.15:02:07::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-06-25.15:02:07::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-06-25.15:02:07::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:07::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:07::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:07::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-25.15:02:07::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:07::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-25.15:02:07::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_7
TRACE::2020-06-25.15:02:07::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_7
TRACE::2020-06-25.15:02:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-25.15:02:07::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-06-25.15:02:07::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-06-25.15:02:07::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-06-25.15:02:07::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:07::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:07::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:07::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-25.15:02:07::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:07::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-25.15:02:07::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_7
TRACE::2020-06-25.15:02:07::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_7
TRACE::2020-06-25.15:02:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-25.15:02:07::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-06-25.15:02:07::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-06-25.15:02:07::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-06-25.15:02:07::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:07::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:07::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:07::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-25.15:02:07::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:07::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-25.15:02:07::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_7
TRACE::2020-06-25.15:02:07::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_7
TRACE::2020-06-25.15:02:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-25.15:02:07::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-25.15:02:07::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-06-25.15:02:07::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-25.15:02:07::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:07::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:07::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:07::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-25.15:02:07::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:07::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-25.15:02:07::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_7
TRACE::2020-06-25.15:02:07::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_7
TRACE::2020-06-25.15:02:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-25.15:02:07::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-25.15:02:07::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-06-25.15:02:07::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-25.15:02:07::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:07::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:07::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:07::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-25.15:02:07::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:07::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-25.15:02:07::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_7
TRACE::2020-06-25.15:02:07::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_7
TRACE::2020-06-25.15:02:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-25.15:02:07::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-25.15:02:07::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-06-25.15:02:07::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-25.15:02:07::SCWWriter::formatted JSON is {
	"platformName":	"test_proj_plat",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"test_proj_plat",
	"platHandOff":	"C:/James/test_project/top_level_block_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/top_level_block_design_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"test_proj_plat",
	"systems":	[{
			"systemName":	"test_proj_plat",
			"systemDesc":	"test_proj_plat",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"test_proj_plat",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"9bd1196b3623da8a7f59f881ed9e474c",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilsecure:4.2", "xilpm:3.1"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"450f401bdef1ba8f42dd7e8892fb54f6",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.2", "xilsecure:4.2", "xilskey:6.9"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"39ef50cc8f1896c1024da11d96af86f7",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-06-25.15:02:07::SCWPlatform::Clearing the existing platform
TRACE::2020-06-25.15:02:07::SCWSystem::Clearing the existing sysconfig
TRACE::2020-06-25.15:02:07::SCWBDomain::clearing the fsbl build
TRACE::2020-06-25.15:02:07::SCWMssOS::Removing the swdes entry for  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-06-25.15:02:07::SCWBDomain::clearing the pmufw build
TRACE::2020-06-25.15:02:07::SCWMssOS::Removing the swdes entry for  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-06-25.15:02:07::SCWMssOS::Removing the swdes entry for  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-25.15:02:07::SCWSystem::Clearing the domains completed.
TRACE::2020-06-25.15:02:07::SCWPlatform::Clearing the opened hw db.
TRACE::2020-06-25.15:02:07::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:07::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:07::SCWPlatform:: Platform location is C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-25.15:02:07::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:07::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-25.15:02:07::SCWPlatform::Removing the HwDB with name C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:08::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:08::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:08::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:08::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-25.15:02:08::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:08::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-25.15:02:08::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-06-25.15:02:18::SCWPlatform::Opened new HwDB with name top_level_block_design_wrapper_8
TRACE::2020-06-25.15:02:18::SCWReader::Active system found as  test_proj_plat
TRACE::2020-06-25.15:02:18::SCWReader::Handling sysconfig test_proj_plat
TRACE::2020-06-25.15:02:18::SCWDomain::checking for install qemu data   : 
TRACE::2020-06-25.15:02:18::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/
TRACE::2020-06-25.15:02:18::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2020-06-25.15:02:18::SCWDomain:: Using the PMUQEMU args from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2020-06-25.15:02:18::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:18::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:18::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:18::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-25.15:02:18::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:18::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-25.15:02:18::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_8
TRACE::2020-06-25.15:02:18::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_8
TRACE::2020-06-25.15:02:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-25.15:02:18::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:18::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:18::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:18::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-25.15:02:18::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:18::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-25.15:02:18::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_8
TRACE::2020-06-25.15:02:18::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_8
TRACE::2020-06-25.15:02:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-25.15:02:18::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:18::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:18::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:18::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-25.15:02:18::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:18::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-25.15:02:18::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_8
TRACE::2020-06-25.15:02:18::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_8
TRACE::2020-06-25.15:02:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-25.15:02:18::SCWReader::Boot application domain added for zynqmp_fsbl
TRACE::2020-06-25.15:02:18::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:18::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:18::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:18::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-25.15:02:18::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:18::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-25.15:02:18::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_8
TRACE::2020-06-25.15:02:18::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_8
TRACE::2020-06-25.15:02:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-25.15:02:18::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-06-25.15:02:18::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-06-25.15:02:18::SCWMssOS::No sw design opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-06-25.15:02:18::SCWMssOS::mss exists loading the mss file  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-06-25.15:02:18::SCWMssOS::Opened the sw design from mss  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-06-25.15:02:18::SCWMssOS::Adding the swdes entry C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2020-06-25.15:02:18::SCWMssOS::updating the scw layer about changes
TRACE::2020-06-25.15:02:18::SCWMssOS::Opened the sw design.  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-06-25.15:02:18::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:18::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:18::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:18::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-25.15:02:18::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:18::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-25.15:02:18::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_8
TRACE::2020-06-25.15:02:18::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_8
TRACE::2020-06-25.15:02:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-25.15:02:18::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-06-25.15:02:18::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-06-25.15:02:18::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-06-25.15:02:18::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2020-06-25.15:02:18::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:18::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:18::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:18::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-25.15:02:18::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:18::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-25.15:02:18::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_8
TRACE::2020-06-25.15:02:18::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_8
TRACE::2020-06-25.15:02:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-25.15:02:18::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-06-25.15:02:18::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-06-25.15:02:18::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-06-25.15:02:18::SCWMssOS:: library already available in sw design:  xilsecure:4.2
TRACE::2020-06-25.15:02:18::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:18::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:18::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:18::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-25.15:02:18::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:18::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-25.15:02:18::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_8
TRACE::2020-06-25.15:02:18::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_8
TRACE::2020-06-25.15:02:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-25.15:02:18::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-06-25.15:02:18::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-06-25.15:02:18::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-06-25.15:02:18::SCWMssOS:: library already available in sw design:  xilpm:3.1
TRACE::2020-06-25.15:02:18::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:18::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:18::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:18::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-25.15:02:18::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:18::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-25.15:02:18::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_8
TRACE::2020-06-25.15:02:18::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_8
TRACE::2020-06-25.15:02:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-25.15:02:18::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-06-25.15:02:18::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-06-25.15:02:18::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-06-25.15:02:18::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:18::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:18::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:18::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-25.15:02:18::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:18::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-25.15:02:18::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_8
TRACE::2020-06-25.15:02:18::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_8
TRACE::2020-06-25.15:02:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-25.15:02:18::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-06-25.15:02:18::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-06-25.15:02:18::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-06-25.15:02:18::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:18::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:18::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:18::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-25.15:02:18::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:18::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-25.15:02:18::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_8
TRACE::2020-06-25.15:02:18::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_8
TRACE::2020-06-25.15:02:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-25.15:02:18::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-06-25.15:02:18::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-06-25.15:02:18::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-06-25.15:02:18::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:18::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:18::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:18::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-25.15:02:18::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:18::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-25.15:02:18::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_8
TRACE::2020-06-25.15:02:18::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_8
TRACE::2020-06-25.15:02:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-25.15:02:18::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-06-25.15:02:18::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-06-25.15:02:18::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-06-25.15:02:18::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:18::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:18::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:18::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-25.15:02:18::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:18::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-25.15:02:18::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_8
TRACE::2020-06-25.15:02:18::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_8
TRACE::2020-06-25.15:02:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-25.15:02:18::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-06-25.15:02:18::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-06-25.15:02:18::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-06-25.15:02:18::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:18::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:18::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:18::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-25.15:02:18::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:18::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-25.15:02:18::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_8
TRACE::2020-06-25.15:02:18::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_8
TRACE::2020-06-25.15:02:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-25.15:02:18::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-06-25.15:02:18::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-06-25.15:02:18::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-06-25.15:02:18::SCWMssOS::Saving the mss changes C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-06-25.15:02:18::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-06-25.15:02:18::SCWMssOS::Completed writemss as part of save.
TRACE::2020-06-25.15:02:18::SCWMssOS::Commit changes completed.
TRACE::2020-06-25.15:02:18::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-06-25.15:02:18::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-06-25.15:02:18::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:18::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:18::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:18::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-25.15:02:18::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:18::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-25.15:02:18::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_8
TRACE::2020-06-25.15:02:18::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_8
TRACE::2020-06-25.15:02:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-25.15:02:18::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-06-25.15:02:18::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-06-25.15:02:18::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-06-25.15:02:18::SCWReader::No isolation master present  
TRACE::2020-06-25.15:02:18::SCWDomain::checking for install qemu data   : 
TRACE::2020-06-25.15:02:18::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/
TRACE::2020-06-25.15:02:18::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2020-06-25.15:02:18::SCWDomain:: Using the PMUQEMU args from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2020-06-25.15:02:18::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:18::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:18::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:18::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-25.15:02:18::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:18::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-25.15:02:18::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_8
TRACE::2020-06-25.15:02:18::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_8
TRACE::2020-06-25.15:02:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-25.15:02:18::SCWReader::Boot application domain added for zynqmp_pmufw
TRACE::2020-06-25.15:02:18::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:18::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:18::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:18::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-25.15:02:18::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:18::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-25.15:02:18::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_8
TRACE::2020-06-25.15:02:18::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_8
TRACE::2020-06-25.15:02:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-25.15:02:18::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-06-25.15:02:18::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-06-25.15:02:18::SCWMssOS::No sw design opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-06-25.15:02:18::SCWMssOS::mss exists loading the mss file  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-06-25.15:02:18::SCWMssOS::Opened the sw design from mss  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-06-25.15:02:18::SCWMssOS::Adding the swdes entry C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_0
TRACE::2020-06-25.15:02:18::SCWMssOS::updating the scw layer about changes
TRACE::2020-06-25.15:02:18::SCWMssOS::Opened the sw design.  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-06-25.15:02:18::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:18::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:18::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:18::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-25.15:02:18::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:18::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-25.15:02:18::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_8
TRACE::2020-06-25.15:02:18::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_8
TRACE::2020-06-25.15:02:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-25.15:02:18::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-06-25.15:02:18::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-06-25.15:02:18::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-06-25.15:02:18::SCWMssOS:: library already available in sw design:  xilfpga:5.2
TRACE::2020-06-25.15:02:18::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:18::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:18::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:18::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-25.15:02:18::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:18::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-25.15:02:18::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_8
TRACE::2020-06-25.15:02:18::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_8
TRACE::2020-06-25.15:02:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-25.15:02:18::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-06-25.15:02:18::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-06-25.15:02:18::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-06-25.15:02:18::SCWMssOS:: library already available in sw design:  xilsecure:4.2
TRACE::2020-06-25.15:02:18::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:18::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:18::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:18::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-25.15:02:18::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:18::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-25.15:02:18::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_8
TRACE::2020-06-25.15:02:18::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_8
TRACE::2020-06-25.15:02:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-25.15:02:18::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-06-25.15:02:18::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-06-25.15:02:18::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-06-25.15:02:18::SCWMssOS:: library already available in sw design:  xilskey:6.9
TRACE::2020-06-25.15:02:18::SCWMssOS::Saving the mss changes C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-06-25.15:02:18::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-06-25.15:02:18::SCWMssOS::Completed writemss as part of save.
TRACE::2020-06-25.15:02:18::SCWMssOS::Commit changes completed.
TRACE::2020-06-25.15:02:18::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-06-25.15:02:18::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-06-25.15:02:18::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:18::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:18::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:18::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-25.15:02:18::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:18::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-25.15:02:18::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_8
TRACE::2020-06-25.15:02:18::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_8
TRACE::2020-06-25.15:02:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-25.15:02:18::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-06-25.15:02:18::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-06-25.15:02:18::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-06-25.15:02:18::SCWReader::No isolation master present  
TRACE::2020-06-25.15:02:18::SCWDomain::checking for install qemu data   : 
TRACE::2020-06-25.15:02:18::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/
TRACE::2020-06-25.15:02:18::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2020-06-25.15:02:18::SCWDomain:: Using the PMUQEMU args from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2020-06-25.15:02:18::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:18::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:18::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:18::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-25.15:02:18::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:18::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-25.15:02:18::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_8
TRACE::2020-06-25.15:02:18::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_8
TRACE::2020-06-25.15:02:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-25.15:02:18::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:18::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:18::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:18::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-25.15:02:18::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:18::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-25.15:02:18::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_8
TRACE::2020-06-25.15:02:18::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_8
TRACE::2020-06-25.15:02:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-25.15:02:18::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:18::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:18::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:18::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-25.15:02:18::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:18::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-25.15:02:18::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_8
TRACE::2020-06-25.15:02:18::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_8
TRACE::2020-06-25.15:02:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-25.15:02:18::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-25.15:02:18::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-06-25.15:02:18::SCWMssOS::No sw design opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-25.15:02:18::SCWMssOS::mss exists loading the mss file  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-25.15:02:18::SCWMssOS::Opened the sw design from mss  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-25.15:02:18::SCWMssOS::Adding the swdes entry C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2020-06-25.15:02:18::SCWMssOS::updating the scw layer about changes
TRACE::2020-06-25.15:02:18::SCWMssOS::Opened the sw design.  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-25.15:02:18::SCWMssOS::Saving the mss changes C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-25.15:02:18::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-06-25.15:02:18::SCWMssOS::Completed writemss as part of save.
TRACE::2020-06-25.15:02:18::SCWMssOS::Commit changes completed.
TRACE::2020-06-25.15:02:18::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-06-25.15:02:18::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-06-25.15:02:18::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:18::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:18::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:18::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-25.15:02:18::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:18::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-25.15:02:18::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_8
TRACE::2020-06-25.15:02:18::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_8
TRACE::2020-06-25.15:02:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-25.15:02:18::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-25.15:02:18::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-06-25.15:02:18::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-25.15:02:18::SCWReader::No isolation master present  
TRACE::2020-06-25.15:02:26::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:26::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:26::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:26::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-25.15:02:26::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:26::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-25.15:02:26::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_8
TRACE::2020-06-25.15:02:26::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_8
TRACE::2020-06-25.15:02:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-25.15:02:26::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-25.15:02:26::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-06-25.15:02:26::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-25.15:02:27::SCWMssOS::In reload Mss file.
TRACE::2020-06-25.15:02:27::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:27::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:27::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:27::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-25.15:02:27::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:27::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-25.15:02:27::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_8
TRACE::2020-06-25.15:02:27::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_8
TRACE::2020-06-25.15:02:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-25.15:02:27::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-25.15:02:27::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

KEYINFO::2020-06-25.15:02:27::SCWMssOS::Could not open the swdb for system_1
KEYINFO::2020-06-25.15:02:27::SCWMssOS::Could not open the sw design at  system_1
ERROR: [Hsi 55-1558] Software Design system_1 is not found

TRACE::2020-06-25.15:02:27::SCWMssOS::Cleared the swdb table entry
TRACE::2020-06-25.15:02:27::SCWMssOS::No sw design opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-25.15:02:27::SCWMssOS::mss exists loading the mss file  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-25.15:02:27::SCWMssOS::Opened the sw design from mss  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-25.15:02:27::SCWMssOS::Adding the swdes entry C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2020-06-25.15:02:27::SCWMssOS::updating the scw layer about changes
TRACE::2020-06-25.15:02:27::SCWMssOS::Opened the sw design.  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-25.15:02:27::SCWMssOS::Saving the mss changes C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-25.15:02:27::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-06-25.15:02:27::SCWMssOS::Completed writemss as part of save.
TRACE::2020-06-25.15:02:27::SCWMssOS::Commit changes completed.
TRACE::2020-06-25.15:02:27::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:27::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:27::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:27::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-25.15:02:27::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:27::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-25.15:02:27::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_8
TRACE::2020-06-25.15:02:27::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_8
TRACE::2020-06-25.15:02:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-25.15:02:27::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-25.15:02:27::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-06-25.15:02:27::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-25.15:02:27::SCWMssOS::Removing the swdes entry for  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-25.15:02:29::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:29::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:29::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:29::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-25.15:02:29::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:29::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-25.15:02:29::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_8
TRACE::2020-06-25.15:02:29::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_8
TRACE::2020-06-25.15:02:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-25.15:02:29::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-25.15:02:29::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-06-25.15:02:29::SCWMssOS::No sw design opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-25.15:02:29::SCWMssOS::mss exists loading the mss file  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-25.15:02:29::SCWMssOS::Opened the sw design from mss  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-25.15:02:29::SCWMssOS::Adding the swdes entry C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2020-06-25.15:02:29::SCWMssOS::updating the scw layer about changes
TRACE::2020-06-25.15:02:29::SCWMssOS::Opened the sw design.  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-25.15:02:36::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:36::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:36::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:36::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-25.15:02:36::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:36::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-25.15:02:36::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_8
TRACE::2020-06-25.15:02:36::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_8
TRACE::2020-06-25.15:02:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-25.15:02:36::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-25.15:02:36::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-06-25.15:02:36::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-25.15:02:36::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:36::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:36::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:36::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-25.15:02:36::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:37::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-25.15:02:37::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_8
TRACE::2020-06-25.15:02:37::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_8
TRACE::2020-06-25.15:02:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-25.15:02:37::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-25.15:02:37::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-06-25.15:02:37::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-25.15:02:39::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:39::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:39::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:39::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-25.15:02:39::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:39::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-25.15:02:39::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_8
TRACE::2020-06-25.15:02:39::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_8
TRACE::2020-06-25.15:02:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-25.15:02:39::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-25.15:02:39::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-06-25.15:02:39::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-25.15:02:39::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:39::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:39::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:39::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-25.15:02:39::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:39::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-25.15:02:39::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_8
TRACE::2020-06-25.15:02:39::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_8
TRACE::2020-06-25.15:02:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-25.15:02:39::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-25.15:02:39::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-06-25.15:02:39::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-25.15:02:40::SCWMssOS::Saving the mss changes C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-06-25.15:02:40::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-06-25.15:02:40::SCWMssOS::Completed writemss as part of save.
TRACE::2020-06-25.15:02:40::SCWMssOS::Commit changes completed.
TRACE::2020-06-25.15:02:40::SCWMssOS::Saving the mss changes C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-06-25.15:02:40::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-06-25.15:02:40::SCWMssOS::Completed writemss as part of save.
TRACE::2020-06-25.15:02:40::SCWMssOS::Commit changes completed.
TRACE::2020-06-25.15:02:40::SCWMssOS::Saving the mss changes C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-25.15:02:40::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-06-25.15:02:40::SCWMssOS::Completed writemss as part of save.
TRACE::2020-06-25.15:02:40::SCWMssOS::Commit changes completed.
TRACE::2020-06-25.15:02:40::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:40::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:40::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:40::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-25.15:02:40::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:40::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-25.15:02:40::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_8
TRACE::2020-06-25.15:02:40::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_8
TRACE::2020-06-25.15:02:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-25.15:02:40::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-06-25.15:02:40::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-06-25.15:02:40::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-06-25.15:02:40::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:40::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:40::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:40::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-25.15:02:40::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:40::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-25.15:02:40::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_8
TRACE::2020-06-25.15:02:40::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_8
TRACE::2020-06-25.15:02:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-25.15:02:40::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-06-25.15:02:40::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-06-25.15:02:40::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-06-25.15:02:40::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:40::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:40::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:40::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-25.15:02:40::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:40::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-25.15:02:40::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_8
TRACE::2020-06-25.15:02:40::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_8
TRACE::2020-06-25.15:02:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-25.15:02:40::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-25.15:02:40::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-06-25.15:02:40::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-25.15:02:40::SCWWriter::formatted JSON is {
	"platformName":	"test_proj_plat",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"test_proj_plat",
	"platHandOff":	"C:/James/test_project/top_level_block_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/top_level_block_design_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"test_proj_plat",
	"systems":	[{
			"systemName":	"test_proj_plat",
			"systemDesc":	"test_proj_plat",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"test_proj_plat",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"9bd1196b3623da8a7f59f881ed9e474c",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilsecure:4.2", "xilpm:3.1"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"450f401bdef1ba8f42dd7e8892fb54f6",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.2", "xilsecure:4.2", "xilskey:6.9"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"39ef50cc8f1896c1024da11d96af86f7",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_coresight_0",
							"stdout":	"psu_coresight_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-06-25.15:02:40::SCWMssOS::Saving the mss changes C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-25.15:02:40::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-06-25.15:02:40::SCWMssOS::Completed writemss as part of save.
TRACE::2020-06-25.15:02:40::SCWMssOS::Commit changes completed.
TRACE::2020-06-25.15:02:40::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:40::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:40::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:40::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-25.15:02:40::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:40::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-25.15:02:40::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_8
TRACE::2020-06-25.15:02:40::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_8
TRACE::2020-06-25.15:02:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-25.15:02:40::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-25.15:02:40::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-06-25.15:02:40::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-25.15:02:40::SCWMssOS::Removing the swdes entry for  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-25.15:02:40::SCWMssOS::In reload Mss file.
TRACE::2020-06-25.15:02:40::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:40::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:41::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:41::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-25.15:02:41::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:41::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-25.15:02:41::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_8
TRACE::2020-06-25.15:02:41::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_8
TRACE::2020-06-25.15:02:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-25.15:02:41::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-25.15:02:41::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-06-25.15:02:41::SCWMssOS::No sw design opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-25.15:02:41::SCWMssOS::mss exists loading the mss file  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-25.15:02:41::SCWMssOS::Opened the sw design from mss  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-25.15:02:41::SCWMssOS::Adding the swdes entry C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2020-06-25.15:02:41::SCWMssOS::updating the scw layer about changes
TRACE::2020-06-25.15:02:41::SCWMssOS::Opened the sw design.  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-25.15:02:41::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:41::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:41::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:41::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-25.15:02:41::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:41::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-25.15:02:41::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_8
TRACE::2020-06-25.15:02:41::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_8
TRACE::2020-06-25.15:02:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-25.15:02:41::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-25.15:02:41::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-06-25.15:02:41::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-25.15:02:41::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:41::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:41::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:41::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-25.15:02:41::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:41::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-25.15:02:41::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_8
TRACE::2020-06-25.15:02:41::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_8
TRACE::2020-06-25.15:02:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-25.15:02:41::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-25.15:02:41::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-06-25.15:02:41::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-25.15:02:41::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:41::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:41::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:41::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-25.15:02:41::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:41::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-25.15:02:41::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_8
TRACE::2020-06-25.15:02:41::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_8
TRACE::2020-06-25.15:02:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-25.15:02:41::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-25.15:02:41::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-06-25.15:02:41::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-25.15:02:41::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:41::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:41::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:41::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-25.15:02:41::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:41::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-25.15:02:41::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_8
TRACE::2020-06-25.15:02:41::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_8
TRACE::2020-06-25.15:02:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-25.15:02:41::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-25.15:02:41::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-06-25.15:02:41::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-25.15:02:41::SCWMssOS::Saving the mss changes C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-25.15:02:41::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-06-25.15:02:41::SCWMssOS::Completed writemss as part of save.
TRACE::2020-06-25.15:02:41::SCWMssOS::Commit changes completed.
TRACE::2020-06-25.15:02:41::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:41::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:41::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:41::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-25.15:02:41::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:41::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-25.15:02:41::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_8
TRACE::2020-06-25.15:02:41::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_8
TRACE::2020-06-25.15:02:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-25.15:02:41::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-25.15:02:41::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-06-25.15:02:41::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-25.15:02:41::SCWMssOS::Removing the swdes entry for  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-25.15:02:41::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:41::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:41::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:41::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-25.15:02:41::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:02:41::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-25.15:02:41::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_8
TRACE::2020-06-25.15:02:41::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_8
TRACE::2020-06-25.15:02:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-25.15:02:41::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-25.15:02:41::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-06-25.15:02:41::SCWMssOS::No sw design opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-25.15:02:41::SCWMssOS::mss exists loading the mss file  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-25.15:02:41::SCWMssOS::Opened the sw design from mss  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-25.15:02:41::SCWMssOS::Adding the swdes entry C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2020-06-25.15:02:41::SCWMssOS::updating the scw layer about changes
TRACE::2020-06-25.15:02:41::SCWMssOS::Opened the sw design.  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-25.15:02:41::SCWMssOS::Completed writing the mss file at C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp
TRACE::2020-06-25.15:02:42::SCWMssOS::Forcing BSP Sources regeneration.
KEYINFO::2020-06-25.15:02:51::SCWMssOS::Removing file C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp\system_1.mss
LOG::2020-06-25.15:03:12::SCWPlatform::Started generating the artifacts platform test_proj_plat
TRACE::2020-06-25.15:03:12::SCWPlatform::Sanity checking of platform is completed
LOG::2020-06-25.15:03:12::SCWPlatform::Started generating the artifacts for system configuration test_proj_plat
LOG::2020-06-25.15:03:12::SCWSystem::Checking the domain zynqmp_fsbl
LOG::2020-06-25.15:03:12::SCWSystem::Doing application build for :  zynqmp_fsbl
TRACE::2020-06-25.15:03:12::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-06-25.15:03:12::SCWDomain::Building the domain as part of full build :  zynqmp_fsbl
TRACE::2020-06-25.15:03:12::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:03:12::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:03:12::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:03:12::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-25.15:03:12::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:03:12::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-25.15:03:12::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_8
TRACE::2020-06-25.15:03:12::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_8
TRACE::2020-06-25.15:03:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-25.15:03:12::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-06-25.15:03:12::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-06-25.15:03:12::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-06-25.15:03:12::SCWBDomain::Completed writing the mss file at C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp
TRACE::2020-06-25.15:03:12::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-06-25.15:03:12::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-06-25.15:03:12::SCWBDomain::System Command Ran  C:&  cd  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl & make 
TRACE::2020-06-25.15:03:12::SCWBDomain::make -C zynqmp_fsbl_bsp

TRACE::2020-06-25.15:03:13::SCWBDomain::make[1]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp'

TRACE::2020-06-25.15:03:13::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/avbuf_v2_3/src"

TRACE::2020-06-25.15:03:13::SCWBDomain::make -C psu_cortexa53_0/libsrc/avbuf_v2_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2020-06-25.15:03:13::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2020-06-25.15:03:13::SCWBDomain::cts"

TRACE::2020-06-25.15:03:13::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/avbuf_v
TRACE::2020-06-25.15:03:13::SCWBDomain::2_3/src'

TRACE::2020-06-25.15:03:13::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/avbuf_v2
TRACE::2020-06-25.15:03:13::SCWBDomain::_3/src'

TRACE::2020-06-25.15:03:13::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/axipmon_v6_8/src"

TRACE::2020-06-25.15:03:13::SCWBDomain::make -C psu_cortexa53_0/libsrc/axipmon_v6_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-06-25.15:03:13::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2020-06-25.15:03:13::SCWBDomain::jects"

TRACE::2020-06-25.15:03:13::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/axipmon
TRACE::2020-06-25.15:03:13::SCWBDomain::_v6_8/src'

TRACE::2020-06-25.15:03:13::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/axipmon_
TRACE::2020-06-25.15:03:13::SCWBDomain::v6_8/src'

TRACE::2020-06-25.15:03:13::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/clockps_v1_2/src"

TRACE::2020-06-25.15:03:13::SCWBDomain::make -C psu_cortexa53_0/libsrc/clockps_v1_2/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-06-25.15:03:13::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2020-06-25.15:03:13::SCWBDomain::jects"

TRACE::2020-06-25.15:03:13::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/clockps
TRACE::2020-06-25.15:03:13::SCWBDomain::_v1_2/src'

TRACE::2020-06-25.15:03:13::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/clockps_
TRACE::2020-06-25.15:03:13::SCWBDomain::v1_2/src'

TRACE::2020-06-25.15:03:13::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2020-06-25.15:03:13::SCWBDomain::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarc
TRACE::2020-06-25.15:03:13::SCWBDomain::h64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffa
TRACE::2020-06-25.15:03:13::SCWBDomain::t-lto-objects"

TRACE::2020-06-25.15:03:13::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/coresig
TRACE::2020-06-25.15:03:13::SCWBDomain::htps_dcc_v1_7/src'

TRACE::2020-06-25.15:03:13::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/coresigh
TRACE::2020-06-25.15:03:13::SCWBDomain::tps_dcc_v1_7/src'

TRACE::2020-06-25.15:03:13::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_7/src"

TRACE::2020-06-25.15:03:13::SCWBDomain::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2020-06-25.15:03:13::SCWBDomain::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-
TRACE::2020-06-25.15:03:13::SCWBDomain::lto-objects"

TRACE::2020-06-25.15:03:13::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/cpu_cor
TRACE::2020-06-25.15:03:13::SCWBDomain::texa53_v1_7/src'

TRACE::2020-06-25.15:03:13::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/cpu_cort
TRACE::2020-06-25.15:03:13::SCWBDomain::exa53_v1_7/src'

TRACE::2020-06-25.15:03:13::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/csudma_v1_6/src"

TRACE::2020-06-25.15:03:13::SCWBDomain::make -C psu_cortexa53_0/libsrc/csudma_v1_6/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-06-25.15:03:13::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2020-06-25.15:03:13::SCWBDomain::ects"

TRACE::2020-06-25.15:03:13::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/csudma_
TRACE::2020-06-25.15:03:13::SCWBDomain::v1_6/src'

TRACE::2020-06-25.15:03:13::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/csudma_v
TRACE::2020-06-25.15:03:13::SCWBDomain::1_6/src'

TRACE::2020-06-25.15:03:13::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/ddrcpsu_v1_2/src"

TRACE::2020-06-25.15:03:13::SCWBDomain::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_2/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-06-25.15:03:13::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2020-06-25.15:03:13::SCWBDomain::jects"

TRACE::2020-06-25.15:03:14::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/ddrcpsu
TRACE::2020-06-25.15:03:14::SCWBDomain::_v1_2/src'

TRACE::2020-06-25.15:03:14::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/ddrcpsu_
TRACE::2020-06-25.15:03:14::SCWBDomain::v1_2/src'

TRACE::2020-06-25.15:03:14::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/dpdma_v1_2/src"

TRACE::2020-06-25.15:03:14::SCWBDomain::make -C psu_cortexa53_0/libsrc/dpdma_v1_2/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2020-06-25.15:03:14::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2020-06-25.15:03:14::SCWBDomain::cts"

TRACE::2020-06-25.15:03:14::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/dpdma_v
TRACE::2020-06-25.15:03:14::SCWBDomain::1_2/src'

TRACE::2020-06-25.15:03:14::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/dpdma_v1
TRACE::2020-06-25.15:03:14::SCWBDomain::_2/src'

TRACE::2020-06-25.15:03:14::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/emacps_v3_11/src"

TRACE::2020-06-25.15:03:14::SCWBDomain::make -C psu_cortexa53_0/libsrc/emacps_v3_11/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-06-25.15:03:14::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2020-06-25.15:03:14::SCWBDomain::jects"

TRACE::2020-06-25.15:03:14::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/emacps_
TRACE::2020-06-25.15:03:14::SCWBDomain::v3_11/src'

TRACE::2020-06-25.15:03:14::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/emacps_v
TRACE::2020-06-25.15:03:14::SCWBDomain::3_11/src'

TRACE::2020-06-25.15:03:14::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/gpiops_v3_7/src"

TRACE::2020-06-25.15:03:14::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpiops_v3_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-06-25.15:03:14::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2020-06-25.15:03:14::SCWBDomain::ects"

TRACE::2020-06-25.15:03:14::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/gpiops_
TRACE::2020-06-25.15:03:14::SCWBDomain::v3_7/src'

TRACE::2020-06-25.15:03:14::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/gpiops_v
TRACE::2020-06-25.15:03:14::SCWBDomain::3_7/src'

TRACE::2020-06-25.15:03:14::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/gpio_v4_6/src"

TRACE::2020-06-25.15:03:14::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpio_v4_6/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2020-06-25.15:03:14::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objec
TRACE::2020-06-25.15:03:14::SCWBDomain::ts"

TRACE::2020-06-25.15:03:14::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/gpio_v4
TRACE::2020-06-25.15:03:14::SCWBDomain::_6/src'

TRACE::2020-06-25.15:03:14::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/gpio_v4_
TRACE::2020-06-25.15:03:14::SCWBDomain::6/src'

TRACE::2020-06-25.15:03:14::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/iicps_v3_11/src"

TRACE::2020-06-25.15:03:14::SCWBDomain::make -C psu_cortexa53_0/libsrc/iicps_v3_11/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-06-25.15:03:14::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2020-06-25.15:03:14::SCWBDomain::ects"

TRACE::2020-06-25.15:03:14::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/iicps_v
TRACE::2020-06-25.15:03:14::SCWBDomain::3_11/src'

TRACE::2020-06-25.15:03:14::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/iicps_v3
TRACE::2020-06-25.15:03:14::SCWBDomain::_11/src'

TRACE::2020-06-25.15:03:14::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/ipipsu_v2_6/src"

TRACE::2020-06-25.15:03:14::SCWBDomain::make -C psu_cortexa53_0/libsrc/ipipsu_v2_6/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-06-25.15:03:14::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2020-06-25.15:03:14::SCWBDomain::ects"

TRACE::2020-06-25.15:03:14::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/ipipsu_
TRACE::2020-06-25.15:03:14::SCWBDomain::v2_6/src'

TRACE::2020-06-25.15:03:14::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/ipipsu_v
TRACE::2020-06-25.15:03:14::SCWBDomain::2_6/src'

TRACE::2020-06-25.15:03:14::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/libmetal_v2_1/src"

TRACE::2020-06-25.15:03:14::SCWBDomain::make -C psu_cortexa53_0/libsrc/libmetal_v2_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2020-06-25.15:03:14::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2020-06-25.15:03:14::SCWBDomain::bjects"

TRACE::2020-06-25.15:03:14::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/libmeta
TRACE::2020-06-25.15:03:14::SCWBDomain::l_v2_1/src'

TRACE::2020-06-25.15:03:15::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/libmetal
TRACE::2020-06-25.15:03:15::SCWBDomain::_v2_1/src'

TRACE::2020-06-25.15:03:15::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/qspipsu_v1_11/src"

TRACE::2020-06-25.15:03:15::SCWBDomain::make -C psu_cortexa53_0/libsrc/qspipsu_v1_11/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2020-06-25.15:03:15::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2020-06-25.15:03:15::SCWBDomain::bjects"

TRACE::2020-06-25.15:03:15::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/qspipsu
TRACE::2020-06-25.15:03:15::SCWBDomain::_v1_11/src'

TRACE::2020-06-25.15:03:15::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/qspipsu_
TRACE::2020-06-25.15:03:15::SCWBDomain::v1_11/src'

TRACE::2020-06-25.15:03:15::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/resetps_v1_3/src"

TRACE::2020-06-25.15:03:15::SCWBDomain::make -C psu_cortexa53_0/libsrc/resetps_v1_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-06-25.15:03:15::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2020-06-25.15:03:15::SCWBDomain::jects"

TRACE::2020-06-25.15:03:15::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/resetps
TRACE::2020-06-25.15:03:15::SCWBDomain::_v1_3/src'

TRACE::2020-06-25.15:03:15::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/resetps_
TRACE::2020-06-25.15:03:15::SCWBDomain::v1_3/src'

TRACE::2020-06-25.15:03:15::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/rfdc_v8_0/src"

TRACE::2020-06-25.15:03:15::SCWBDomain::make -C psu_cortexa53_0/libsrc/rfdc_v8_0/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2020-06-25.15:03:15::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objec
TRACE::2020-06-25.15:03:15::SCWBDomain::ts"

TRACE::2020-06-25.15:03:15::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/rfdc_v8
TRACE::2020-06-25.15:03:15::SCWBDomain::_0/src'

TRACE::2020-06-25.15:03:15::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/rfdc_v8_
TRACE::2020-06-25.15:03:15::SCWBDomain::0/src'

TRACE::2020-06-25.15:03:15::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/rtcpsu_v1_9/src"

TRACE::2020-06-25.15:03:15::SCWBDomain::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_9/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-06-25.15:03:15::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2020-06-25.15:03:15::SCWBDomain::ects"

TRACE::2020-06-25.15:03:15::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/rtcpsu_
TRACE::2020-06-25.15:03:15::SCWBDomain::v1_9/src'

TRACE::2020-06-25.15:03:15::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/rtcpsu_v
TRACE::2020-06-25.15:03:15::SCWBDomain::1_9/src'

TRACE::2020-06-25.15:03:15::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/scugic_v4_2/src"

TRACE::2020-06-25.15:03:15::SCWBDomain::make -C psu_cortexa53_0/libsrc/scugic_v4_2/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-06-25.15:03:15::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2020-06-25.15:03:15::SCWBDomain::ects"

TRACE::2020-06-25.15:03:15::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/scugic_
TRACE::2020-06-25.15:03:15::SCWBDomain::v4_2/src'

TRACE::2020-06-25.15:03:15::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/scugic_v
TRACE::2020-06-25.15:03:15::SCWBDomain::4_2/src'

TRACE::2020-06-25.15:03:15::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/sdps_v3_9/src"

TRACE::2020-06-25.15:03:16::SCWBDomain::make -C psu_cortexa53_0/libsrc/sdps_v3_9/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2020-06-25.15:03:16::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objec
TRACE::2020-06-25.15:03:16::SCWBDomain::ts"

TRACE::2020-06-25.15:03:16::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/sdps_v3
TRACE::2020-06-25.15:03:16::SCWBDomain::_9/src'

TRACE::2020-06-25.15:03:16::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/sdps_v3_
TRACE::2020-06-25.15:03:16::SCWBDomain::9/src'

TRACE::2020-06-25.15:03:16::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/standalone_v7_2/src"

TRACE::2020-06-25.15:03:16::SCWBDomain::make -C psu_cortexa53_0/libsrc/standalone_v7_2/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-06-25.15:03:16::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2020-06-25.15:03:16::SCWBDomain::-objects"

TRACE::2020-06-25.15:03:16::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/standal
TRACE::2020-06-25.15:03:16::SCWBDomain::one_v7_2/src'

TRACE::2020-06-25.15:03:16::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/standalo
TRACE::2020-06-25.15:03:16::SCWBDomain::ne_v7_2/src'

TRACE::2020-06-25.15:03:16::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/sysmonpsu_v2_6/src"

TRACE::2020-06-25.15:03:16::SCWBDomain::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_6/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2020-06-25.15:03:16::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2020-06-25.15:03:16::SCWBDomain::objects"

TRACE::2020-06-25.15:03:16::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/sysmonp
TRACE::2020-06-25.15:03:16::SCWBDomain::su_v2_6/src'

TRACE::2020-06-25.15:03:16::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/sysmonps
TRACE::2020-06-25.15:03:16::SCWBDomain::u_v2_6/src'

TRACE::2020-06-25.15:03:16::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/ttcps_v3_11/src"

TRACE::2020-06-25.15:03:16::SCWBDomain::make -C psu_cortexa53_0/libsrc/ttcps_v3_11/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-06-25.15:03:16::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2020-06-25.15:03:16::SCWBDomain::ects"

TRACE::2020-06-25.15:03:16::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/ttcps_v
TRACE::2020-06-25.15:03:16::SCWBDomain::3_11/src'

TRACE::2020-06-25.15:03:16::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/ttcps_v3
TRACE::2020-06-25.15:03:16::SCWBDomain::_11/src'

TRACE::2020-06-25.15:03:16::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/uartps_v3_9/src"

TRACE::2020-06-25.15:03:16::SCWBDomain::make -C psu_cortexa53_0/libsrc/uartps_v3_9/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-06-25.15:03:16::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2020-06-25.15:03:16::SCWBDomain::ects"

TRACE::2020-06-25.15:03:16::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/uartps_
TRACE::2020-06-25.15:03:16::SCWBDomain::v3_9/src'

TRACE::2020-06-25.15:03:16::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/uartps_v
TRACE::2020-06-25.15:03:16::SCWBDomain::3_9/src'

TRACE::2020-06-25.15:03:16::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/usbpsu_v1_7/src"

TRACE::2020-06-25.15:03:16::SCWBDomain::make -C psu_cortexa53_0/libsrc/usbpsu_v1_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-06-25.15:03:16::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2020-06-25.15:03:16::SCWBDomain::ects"

TRACE::2020-06-25.15:03:16::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/usbpsu_
TRACE::2020-06-25.15:03:16::SCWBDomain::v1_7/src'

TRACE::2020-06-25.15:03:17::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/usbpsu_v
TRACE::2020-06-25.15:03:17::SCWBDomain::1_7/src'

TRACE::2020-06-25.15:03:17::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/video_common_v4_9/src"

TRACE::2020-06-25.15:03:17::SCWBDomain::make -C psu_cortexa53_0/libsrc/video_common_v4_9/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64
TRACE::2020-06-25.15:03:17::SCWBDomain::-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-l
TRACE::2020-06-25.15:03:17::SCWBDomain::to-objects"

TRACE::2020-06-25.15:03:17::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/video_c
TRACE::2020-06-25.15:03:17::SCWBDomain::ommon_v4_9/src'

TRACE::2020-06-25.15:03:17::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/video_co
TRACE::2020-06-25.15:03:17::SCWBDomain::mmon_v4_9/src'

TRACE::2020-06-25.15:03:17::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/wdtps_v3_3/src"

TRACE::2020-06-25.15:03:17::SCWBDomain::make -C psu_cortexa53_0/libsrc/wdtps_v3_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2020-06-25.15:03:17::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2020-06-25.15:03:17::SCWBDomain::cts"

TRACE::2020-06-25.15:03:17::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/wdtps_v
TRACE::2020-06-25.15:03:17::SCWBDomain::3_3/src'

TRACE::2020-06-25.15:03:17::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/wdtps_v3
TRACE::2020-06-25.15:03:17::SCWBDomain::_3/src'

TRACE::2020-06-25.15:03:17::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/xilffs_v4_3/src"

TRACE::2020-06-25.15:03:17::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilffs_v4_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-06-25.15:03:17::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2020-06-25.15:03:17::SCWBDomain::ects"

TRACE::2020-06-25.15:03:17::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/xilffs_
TRACE::2020-06-25.15:03:17::SCWBDomain::v4_3/src'

TRACE::2020-06-25.15:03:17::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/xilffs_v
TRACE::2020-06-25.15:03:17::SCWBDomain::4_3/src'

TRACE::2020-06-25.15:03:17::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/xilpm_v3_1/src"

TRACE::2020-06-25.15:03:17::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilpm_v3_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2020-06-25.15:03:17::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2020-06-25.15:03:17::SCWBDomain::cts"

TRACE::2020-06-25.15:03:17::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/xilpm_v
TRACE::2020-06-25.15:03:17::SCWBDomain::3_1/src'

TRACE::2020-06-25.15:03:17::SCWBDomain::"Include files for this library have already been copied."

TRACE::2020-06-25.15:03:17::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/xilpm_v3
TRACE::2020-06-25.15:03:17::SCWBDomain::_1/src'

TRACE::2020-06-25.15:03:17::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/xilsecure_v4_2/src"

TRACE::2020-06-25.15:03:17::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilsecure_v4_2/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2020-06-25.15:03:17::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2020-06-25.15:03:17::SCWBDomain::objects"

TRACE::2020-06-25.15:03:17::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/xilsecu
TRACE::2020-06-25.15:03:17::SCWBDomain::re_v4_2/src'

TRACE::2020-06-25.15:03:17::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/xilsecur
TRACE::2020-06-25.15:03:17::SCWBDomain::e_v4_2/src'

TRACE::2020-06-25.15:03:17::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/zdma_v1_9/src"

TRACE::2020-06-25.15:03:17::SCWBDomain::make -C psu_cortexa53_0/libsrc/zdma_v1_9/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2020-06-25.15:03:17::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objec
TRACE::2020-06-25.15:03:17::SCWBDomain::ts"

TRACE::2020-06-25.15:03:17::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/zdma_v1
TRACE::2020-06-25.15:03:17::SCWBDomain::_9/src'

TRACE::2020-06-25.15:03:17::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/zdma_v1_
TRACE::2020-06-25.15:03:17::SCWBDomain::9/src'

TRACE::2020-06-25.15:03:17::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/avbuf_v2_3/src"

TRACE::2020-06-25.15:03:17::SCWBDomain::make -C psu_cortexa53_0/libsrc/avbuf_v2_3/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2020-06-25.15:03:17::SCWBDomain::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objects
TRACE::2020-06-25.15:03:17::SCWBDomain::"

TRACE::2020-06-25.15:03:17::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/avbuf_v
TRACE::2020-06-25.15:03:17::SCWBDomain::2_3/src'

TRACE::2020-06-25.15:03:17::SCWBDomain::"Compiling avbuf"

TRACE::2020-06-25.15:03:19::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/avbuf_v2
TRACE::2020-06-25.15:03:19::SCWBDomain::_3/src'

TRACE::2020-06-25.15:03:19::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/axipmon_v6_8/src"

TRACE::2020-06-25.15:03:19::SCWBDomain::make -C psu_cortexa53_0/libsrc/axipmon_v6_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2020-06-25.15:03:19::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objec
TRACE::2020-06-25.15:03:19::SCWBDomain::ts"

TRACE::2020-06-25.15:03:19::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/axipmon
TRACE::2020-06-25.15:03:19::SCWBDomain::_v6_8/src'

TRACE::2020-06-25.15:03:19::SCWBDomain::"Compiling axipmon"

TRACE::2020-06-25.15:03:20::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/axipmon_
TRACE::2020-06-25.15:03:20::SCWBDomain::v6_8/src'

TRACE::2020-06-25.15:03:20::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/clockps_v1_2/src"

TRACE::2020-06-25.15:03:20::SCWBDomain::make -C psu_cortexa53_0/libsrc/clockps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2020-06-25.15:03:20::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objec
TRACE::2020-06-25.15:03:20::SCWBDomain::ts"

TRACE::2020-06-25.15:03:20::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/clockps
TRACE::2020-06-25.15:03:20::SCWBDomain::_v1_2/src'

TRACE::2020-06-25.15:03:20::SCWBDomain::"Compiling clockps"

TRACE::2020-06-25.15:03:23::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/clockps_
TRACE::2020-06-25.15:03:23::SCWBDomain::v1_2/src'

TRACE::2020-06-25.15:03:23::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2020-06-25.15:03:23::SCWBDomain::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64
TRACE::2020-06-25.15:03:23::SCWBDomain::-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-l
TRACE::2020-06-25.15:03:23::SCWBDomain::to-objects"

TRACE::2020-06-25.15:03:23::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/coresig
TRACE::2020-06-25.15:03:23::SCWBDomain::htps_dcc_v1_7/src'

TRACE::2020-06-25.15:03:23::SCWBDomain::"Compiling coresightps_dcc"

TRACE::2020-06-25.15:03:24::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/coresigh
TRACE::2020-06-25.15:03:24::SCWBDomain::tps_dcc_v1_7/src'

TRACE::2020-06-25.15:03:24::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_7/src"

TRACE::2020-06-25.15:03:24::SCWBDomain::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_7/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-06-25.15:03:24::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2020-06-25.15:03:24::SCWBDomain::-objects"

TRACE::2020-06-25.15:03:24::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/cpu_cor
TRACE::2020-06-25.15:03:24::SCWBDomain::texa53_v1_7/src'

TRACE::2020-06-25.15:03:24::SCWBDomain::"Compiling cpu_cortexa53"

TRACE::2020-06-25.15:03:24::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/cpu_cort
TRACE::2020-06-25.15:03:24::SCWBDomain::exa53_v1_7/src'

TRACE::2020-06-25.15:03:24::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/csudma_v1_6/src"

TRACE::2020-06-25.15:03:24::SCWBDomain::make -C psu_cortexa53_0/libsrc/csudma_v1_6/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2020-06-25.15:03:24::SCWBDomain::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-object
TRACE::2020-06-25.15:03:24::SCWBDomain::s"

TRACE::2020-06-25.15:03:24::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/csudma_
TRACE::2020-06-25.15:03:24::SCWBDomain::v1_6/src'

TRACE::2020-06-25.15:03:24::SCWBDomain::"Compiling csudma"

TRACE::2020-06-25.15:03:25::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/csudma_v
TRACE::2020-06-25.15:03:25::SCWBDomain::1_6/src'

TRACE::2020-06-25.15:03:25::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/ddrcpsu_v1_2/src"

TRACE::2020-06-25.15:03:25::SCWBDomain::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_2/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2020-06-25.15:03:25::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objec
TRACE::2020-06-25.15:03:25::SCWBDomain::ts"

TRACE::2020-06-25.15:03:25::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/ddrcpsu
TRACE::2020-06-25.15:03:25::SCWBDomain::_v1_2/src'

TRACE::2020-06-25.15:03:25::SCWBDomain::"Compiling ddrcpsu"

TRACE::2020-06-25.15:03:25::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/ddrcpsu_
TRACE::2020-06-25.15:03:25::SCWBDomain::v1_2/src'

TRACE::2020-06-25.15:03:26::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/dpdma_v1_2/src"

TRACE::2020-06-25.15:03:26::SCWBDomain::make -C psu_cortexa53_0/libsrc/dpdma_v1_2/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2020-06-25.15:03:26::SCWBDomain::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objects
TRACE::2020-06-25.15:03:26::SCWBDomain::"

TRACE::2020-06-25.15:03:26::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/dpdma_v
TRACE::2020-06-25.15:03:26::SCWBDomain::1_2/src'

TRACE::2020-06-25.15:03:26::SCWBDomain::"Compiling dpdma"

TRACE::2020-06-25.15:03:27::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/dpdma_v1
TRACE::2020-06-25.15:03:27::SCWBDomain::_2/src'

TRACE::2020-06-25.15:03:27::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/emacps_v3_11/src"

TRACE::2020-06-25.15:03:27::SCWBDomain::make -C psu_cortexa53_0/libsrc/emacps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2020-06-25.15:03:27::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objec
TRACE::2020-06-25.15:03:27::SCWBDomain::ts"

TRACE::2020-06-25.15:03:27::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/emacps_
TRACE::2020-06-25.15:03:27::SCWBDomain::v3_11/src'

TRACE::2020-06-25.15:03:27::SCWBDomain::"Compiling emacps"

TRACE::2020-06-25.15:03:29::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/emacps_v
TRACE::2020-06-25.15:03:29::SCWBDomain::3_11/src'

TRACE::2020-06-25.15:03:29::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/gpiops_v3_7/src"

TRACE::2020-06-25.15:03:29::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpiops_v3_7/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2020-06-25.15:03:29::SCWBDomain::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-object
TRACE::2020-06-25.15:03:29::SCWBDomain::s"

TRACE::2020-06-25.15:03:29::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/gpiops_
TRACE::2020-06-25.15:03:29::SCWBDomain::v3_7/src'

TRACE::2020-06-25.15:03:29::SCWBDomain::"Compiling gpiops"

TRACE::2020-06-25.15:03:31::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/gpiops_v
TRACE::2020-06-25.15:03:31::SCWBDomain::3_7/src'

TRACE::2020-06-25.15:03:31::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/gpio_v4_6/src"

TRACE::2020-06-25.15:03:31::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpio_v4_6/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-a
TRACE::2020-06-25.15:03:31::SCWBDomain::s" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objects"
TRACE::2020-06-25.15:03:31::SCWBDomain::

TRACE::2020-06-25.15:03:31::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/gpio_v4
TRACE::2020-06-25.15:03:31::SCWBDomain::_6/src'

TRACE::2020-06-25.15:03:31::SCWBDomain::"Compiling gpio"

TRACE::2020-06-25.15:03:33::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/gpio_v4_
TRACE::2020-06-25.15:03:33::SCWBDomain::6/src'

TRACE::2020-06-25.15:03:33::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/iicps_v3_11/src"

TRACE::2020-06-25.15:03:33::SCWBDomain::make -C psu_cortexa53_0/libsrc/iicps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2020-06-25.15:03:33::SCWBDomain::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-object
TRACE::2020-06-25.15:03:33::SCWBDomain::s"

TRACE::2020-06-25.15:03:33::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/iicps_v
TRACE::2020-06-25.15:03:33::SCWBDomain::3_11/src'

TRACE::2020-06-25.15:03:33::SCWBDomain::"Compiling iicps"

TRACE::2020-06-25.15:03:36::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/iicps_v3
TRACE::2020-06-25.15:03:36::SCWBDomain::_11/src'

TRACE::2020-06-25.15:03:36::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/ipipsu_v2_6/src"

TRACE::2020-06-25.15:03:36::SCWBDomain::make -C psu_cortexa53_0/libsrc/ipipsu_v2_6/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2020-06-25.15:03:36::SCWBDomain::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-object
TRACE::2020-06-25.15:03:36::SCWBDomain::s"

TRACE::2020-06-25.15:03:36::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/ipipsu_
TRACE::2020-06-25.15:03:36::SCWBDomain::v2_6/src'

TRACE::2020-06-25.15:03:36::SCWBDomain::"Compiling ipipsu"

TRACE::2020-06-25.15:03:38::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/ipipsu_v
TRACE::2020-06-25.15:03:38::SCWBDomain::2_6/src'

TRACE::2020-06-25.15:03:38::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/libmetal_v2_1/src"

TRACE::2020-06-25.15:03:38::SCWBDomain::make -C psu_cortexa53_0/libsrc/libmetal_v2_1/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2020-06-25.15:03:38::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2020-06-25.15:03:38::SCWBDomain::cts"

TRACE::2020-06-25.15:03:38::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/libmeta
TRACE::2020-06-25.15:03:38::SCWBDomain::l_v2_1/src'

TRACE::2020-06-25.15:03:40::SCWBDomain::make[3]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/libmeta
TRACE::2020-06-25.15:03:40::SCWBDomain::l_v2_1/build_libmetal'

TRACE::2020-06-25.15:03:40::SCWBDomain::make[4]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/libmeta
TRACE::2020-06-25.15:03:40::SCWBDomain::l_v2_1/build_libmetal'

TRACE::2020-06-25.15:03:40::SCWBDomain::make[5]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/libmeta
TRACE::2020-06-25.15:03:40::SCWBDomain::l_v2_1/build_libmetal'

TRACE::2020-06-25.15:03:40::SCWBDomain::Scanning dependencies of target metal-static

TRACE::2020-06-25.15:03:40::SCWBDomain::make[5]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/libmetal
TRACE::2020-06-25.15:03:40::SCWBDomain::_v2_1/build_libmetal'

TRACE::2020-06-25.15:03:40::SCWBDomain::make[5]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/libmeta
TRACE::2020-06-25.15:03:40::SCWBDomain::l_v2_1/build_libmetal'

TRACE::2020-06-25.15:03:41::SCWBDomain::[  5%] Building C object lib/CMakeFiles/metal-static.dir/dma.c.obj

TRACE::2020-06-25.15:03:41::SCWBDomain::[ 10%] Building C object lib/CMakeFiles/metal-static.dir/device.c.obj

TRACE::2020-06-25.15:03:41::SCWBDomain::[ 15%] Building C object lib/CMakeFiles/metal-static.dir/init.c.obj

TRACE::2020-06-25.15:03:42::SCWBDomain::[ 21%] Building C object lib/CMakeFiles/metal-static.dir/io.c.obj

TRACE::2020-06-25.15:03:42::SCWBDomain::[ 26%] Building C object lib/CMakeFiles/metal-static.dir/irq.c.obj

TRACE::2020-06-25.15:03:43::SCWBDomain::[ 31%] Building C object lib/CMakeFiles/metal-static.dir/log.c.obj

TRACE::2020-06-25.15:03:43::SCWBDomain::[ 36%] Building C object lib/CMakeFiles/metal-static.dir/shmem.c.obj

TRACE::2020-06-25.15:03:43::SCWBDomain::[ 42%] Building C object lib/CMakeFiles/metal-static.dir/shmem-provider.c.obj

TRACE::2020-06-25.15:03:44::SCWBDomain::[ 47%] Building C object lib/CMakeFiles/metal-static.dir/softirq.c.obj

TRACE::2020-06-25.15:03:44::SCWBDomain::[ 52%] Building C object lib/CMakeFiles/metal-static.dir/version.c.obj

TRACE::2020-06-25.15:03:44::SCWBDomain::[ 57%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/condition.c.obj

TRACE::2020-06-25.15:03:45::SCWBDomain::[ 63%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/device.c.obj

TRACE::2020-06-25.15:03:45::SCWBDomain::[ 68%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/init.c.obj

TRACE::2020-06-25.15:03:46::SCWBDomain::[ 73%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/io.c.obj

TRACE::2020-06-25.15:03:46::SCWBDomain::[ 78%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/irq.c.obj

TRACE::2020-06-25.15:03:46::SCWBDomain::[ 84%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/time.c.obj

TRACE::2020-06-25.15:03:47::SCWBDomain::[ 89%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/zynqmp_a53/sys.c.obj

TRACE::2020-06-25.15:03:47::SCWBDomain::[ 94%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/xlnx_common/irq.c.obj

TRACE::2020-06-25.15:03:48::SCWBDomain::[100%] Linking C static library libmetal.a

TRACE::2020-06-25.15:03:48::SCWBDomain::C:/Xilinx/Vitis/2020.1/gnu/aarch64/nt/aarch64-none/bin/aarch64-none-elf-ar.exe cq libmetal.a  CMakeFiles/metal-static.dir/dma.c
TRACE::2020-06-25.15:03:48::SCWBDomain::.obj CMakeFiles/metal-static.dir/device.c.obj CMakeFiles/metal-static.dir/init.c.obj CMakeFiles/metal-static.dir/io.c.obj CMake
TRACE::2020-06-25.15:03:48::SCWBDomain::Files/metal-static.dir/irq.c.obj CMakeFiles/metal-static.dir/log.c.obj CMakeFiles/metal-static.dir/shmem.c.obj CMakeFiles/metal
TRACE::2020-06-25.15:03:48::SCWBDomain::-static.dir/shmem-provider.c.obj CMakeFiles/metal-static.dir/softirq.c.obj CMakeFiles/metal-static.dir/version.c.obj CMakeFiles
TRACE::2020-06-25.15:03:48::SCWBDomain::/metal-static.dir/system/generic/condition.c.obj CMakeFiles/metal-static.dir/system/generic/device.c.obj CMakeFiles/metal-stati
TRACE::2020-06-25.15:03:48::SCWBDomain::c.dir/system/generic/init.c.obj CMakeFiles/metal-static.dir/system/generic/io.c.obj CMakeFiles/metal-static.dir/system/generic/
TRACE::2020-06-25.15:03:48::SCWBDomain::irq.c.obj CMakeFiles/metal-static.dir/system/generic/time.c.obj CMakeFiles/metal-static.dir/system/generic/zynqmp_a53/sys.c.obj
TRACE::2020-06-25.15:03:48::SCWBDomain:: CMakeFiles/metal-static.dir/system/generic/xlnx_common/irq.c.obj

TRACE::2020-06-25.15:03:48::SCWBDomain::C:/Xilinx/Vitis/2020.1/gnu/aarch64/nt/aarch64-none/bin/aarch64-none-elf-ranlib.exe libmetal.a

TRACE::2020-06-25.15:03:48::SCWBDomain::make[5]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/libmetal
TRACE::2020-06-25.15:03:48::SCWBDomain::_v2_1/build_libmetal'

TRACE::2020-06-25.15:03:48::SCWBDomain::[100%] Built target metal-static

TRACE::2020-06-25.15:03:48::SCWBDomain::make[4]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/libmetal
TRACE::2020-06-25.15:03:48::SCWBDomain::_v2_1/build_libmetal'

TRACE::2020-06-25.15:03:48::SCWBDomain::Install the project...

TRACE::2020-06-25.15:03:48::SCWBDomain::-- Install configuration: "Debug"

TRACE::2020-06-25.15:03:48::SCWBDomain::-- Installing: ../../../include/metal/alloc.h

TRACE::2020-06-25.15:03:48::SCWBDomain::-- Installing: ../../../include/metal/assert.h

TRACE::2020-06-25.15:03:48::SCWBDomain::-- Installing: ../../../include/metal/atomic.h

TRACE::2020-06-25.15:03:48::SCWBDomain::-- Installing: ../../../include/metal/cache.h

TRACE::2020-06-25.15:03:48::SCWBDomain::-- Installing: ../../../include/metal/compiler.h

TRACE::2020-06-25.15:03:48::SCWBDomain::-- Installing: ../../../include/metal/condition.h

TRACE::2020-06-25.15:03:48::SCWBDomain::-- Installing: ../../../include/metal/config.h

TRACE::2020-06-25.15:03:48::SCWBDomain::-- Installing: ../../../include/metal/cpu.h

TRACE::2020-06-25.15:03:48::SCWBDomain::-- Installing: ../../../include/metal/device.h

TRACE::2020-06-25.15:03:48::SCWBDomain::-- Installing: ../../../include/metal/dma.h

TRACE::2020-06-25.15:03:48::SCWBDomain::-- Installing: ../../../include/metal/io.h

TRACE::2020-06-25.15:03:48::SCWBDomain::-- Installing: ../../../include/metal/irq.h

TRACE::2020-06-25.15:03:48::SCWBDomain::-- Installing: ../../../include/metal/irq_controller.h

TRACE::2020-06-25.15:03:48::SCWBDomain::-- Installing: ../../../include/metal/list.h

TRACE::2020-06-25.15:03:48::SCWBDomain::-- Installing: ../../../include/metal/log.h

TRACE::2020-06-25.15:03:48::SCWBDomain::-- Installing: ../../../include/metal/mutex.h

TRACE::2020-06-25.15:03:48::SCWBDomain::-- Installing: ../../../include/metal/scatterlist.h

TRACE::2020-06-25.15:03:48::SCWBDomain::-- Installing: ../../../include/metal/shmem.h

TRACE::2020-06-25.15:03:48::SCWBDomain::-- Installing: ../../../include/metal/shmem-provider.h

TRACE::2020-06-25.15:03:48::SCWBDomain::-- Installing: ../../../include/metal/sleep.h

TRACE::2020-06-25.15:03:48::SCWBDomain::-- Installing: ../../../include/metal/softirq.h

TRACE::2020-06-25.15:03:48::SCWBDomain::-- Installing: ../../../include/metal/spinlock.h

TRACE::2020-06-25.15:03:48::SCWBDomain::-- Installing: ../../../include/metal/sys.h

TRACE::2020-06-25.15:03:48::SCWBDomain::-- Installing: ../../../include/metal/time.h

TRACE::2020-06-25.15:03:48::SCWBDomain::-- Installing: ../../../include/metal/utilities.h

TRACE::2020-06-25.15:03:48::SCWBDomain::-- Installing: ../../../include/metal/version.h

TRACE::2020-06-25.15:03:48::SCWBDomain::-- Installing: ../../../include/metal/compiler/gcc/atomic.h

TRACE::2020-06-25.15:03:48::SCWBDomain::-- Installing: ../../../include/metal/compiler/gcc/compiler.h

TRACE::2020-06-25.15:03:48::SCWBDomain::-- Installing: ../../../include/metal/compiler/iar/compiler.h

TRACE::2020-06-25.15:03:48::SCWBDomain::-- Installing: ../../../include/metal/processor/arm/atomic.h

TRACE::2020-06-25.15:03:48::SCWBDomain::-- Installing: ../../../include/metal/processor/arm/cpu.h

TRACE::2020-06-25.15:03:48::SCWBDomain::-- Installing: ../../../include/metal/system/generic/alloc.h

TRACE::2020-06-25.15:03:48::SCWBDomain::-- Installing: ../../../include/metal/system/generic/assert.h

TRACE::2020-06-25.15:03:48::SCWBDomain::-- Installing: ../../../include/metal/system/generic/cache.h

TRACE::2020-06-25.15:03:48::SCWBDomain::-- Installing: ../../../include/metal/system/generic/condition.h

TRACE::2020-06-25.15:03:48::SCWBDomain::-- Installing: ../../../include/metal/system/generic/io.h

TRACE::2020-06-25.15:03:48::SCWBDomain::-- Installing: ../../../include/metal/system/generic/irq.h

TRACE::2020-06-25.15:03:48::SCWBDomain::-- Installing: ../../../include/metal/system/generic/log.h

TRACE::2020-06-25.15:03:48::SCWBDomain::-- Installing: ../../../include/metal/system/generic/mutex.h

TRACE::2020-06-25.15:03:48::SCWBDomain::-- Installing: ../../../include/metal/system/generic/sleep.h

TRACE::2020-06-25.15:03:48::SCWBDomain::-- Installing: ../../../include/metal/system/generic/sys.h

TRACE::2020-06-25.15:03:48::SCWBDomain::-- Installing: ../../../include/metal/system/generic/zynqmp_a53/sys.h

TRACE::2020-06-25.15:03:48::SCWBDomain::-- Installing: ../../../include/metal/system/generic/xlnx_common/sys.h

TRACE::2020-06-25.15:03:48::SCWBDomain::-- Installing: ../../../lib/libmetal.a

TRACE::2020-06-25.15:03:48::SCWBDomain::make[3]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/libmetal
TRACE::2020-06-25.15:03:48::SCWBDomain::_v2_1/build_libmetal'

TRACE::2020-06-25.15:03:48::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/libmetal
TRACE::2020-06-25.15:03:48::SCWBDomain::_v2_1/src'

TRACE::2020-06-25.15:03:48::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/qspipsu_v1_11/src"

TRACE::2020-06-25.15:03:48::SCWBDomain::make -C psu_cortexa53_0/libsrc/qspipsu_v1_11/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2020-06-25.15:03:48::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2020-06-25.15:03:48::SCWBDomain::cts"

TRACE::2020-06-25.15:03:48::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/qspipsu
TRACE::2020-06-25.15:03:48::SCWBDomain::_v1_11/src'

TRACE::2020-06-25.15:03:49::SCWBDomain::"Compiling qspipsu"

TRACE::2020-06-25.15:03:51::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/qspipsu_
TRACE::2020-06-25.15:03:51::SCWBDomain::v1_11/src'

TRACE::2020-06-25.15:03:51::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/resetps_v1_3/src"

TRACE::2020-06-25.15:03:51::SCWBDomain::make -C psu_cortexa53_0/libsrc/resetps_v1_3/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2020-06-25.15:03:51::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objec
TRACE::2020-06-25.15:03:51::SCWBDomain::ts"

TRACE::2020-06-25.15:03:51::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/resetps
TRACE::2020-06-25.15:03:51::SCWBDomain::_v1_3/src'

TRACE::2020-06-25.15:03:51::SCWBDomain::"Compiling resetps"

TRACE::2020-06-25.15:03:52::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/resetps_
TRACE::2020-06-25.15:03:52::SCWBDomain::v1_3/src'

TRACE::2020-06-25.15:03:52::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/rfdc_v8_0/src"

TRACE::2020-06-25.15:03:52::SCWBDomain::make -C psu_cortexa53_0/libsrc/rfdc_v8_0/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-a
TRACE::2020-06-25.15:03:52::SCWBDomain::s" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objects"
TRACE::2020-06-25.15:03:52::SCWBDomain::

TRACE::2020-06-25.15:03:52::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/rfdc_v8
TRACE::2020-06-25.15:03:52::SCWBDomain::_0/src'

TRACE::2020-06-25.15:03:52::SCWBDomain::"Compiling rfdc"

TRACE::2020-06-25.15:03:57::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/rfdc_v8_
TRACE::2020-06-25.15:03:57::SCWBDomain::0/src'

TRACE::2020-06-25.15:03:58::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/rtcpsu_v1_9/src"

TRACE::2020-06-25.15:03:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_9/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2020-06-25.15:03:58::SCWBDomain::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-object
TRACE::2020-06-25.15:03:58::SCWBDomain::s"

TRACE::2020-06-25.15:03:58::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/rtcpsu_
TRACE::2020-06-25.15:03:58::SCWBDomain::v1_9/src'

TRACE::2020-06-25.15:03:58::SCWBDomain::"Compiling rtcpsu"

TRACE::2020-06-25.15:03:59::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/rtcpsu_v
TRACE::2020-06-25.15:03:59::SCWBDomain::1_9/src'

TRACE::2020-06-25.15:03:59::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/scugic_v4_2/src"

TRACE::2020-06-25.15:03:59::SCWBDomain::make -C psu_cortexa53_0/libsrc/scugic_v4_2/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2020-06-25.15:03:59::SCWBDomain::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-object
TRACE::2020-06-25.15:03:59::SCWBDomain::s"

TRACE::2020-06-25.15:03:59::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/scugic_
TRACE::2020-06-25.15:03:59::SCWBDomain::v4_2/src'

TRACE::2020-06-25.15:03:59::SCWBDomain::"Compiling scugic"

TRACE::2020-06-25.15:04:01::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/scugic_v
TRACE::2020-06-25.15:04:01::SCWBDomain::4_2/src'

TRACE::2020-06-25.15:04:01::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/sdps_v3_9/src"

TRACE::2020-06-25.15:04:01::SCWBDomain::make -C psu_cortexa53_0/libsrc/sdps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-a
TRACE::2020-06-25.15:04:01::SCWBDomain::s" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objects"
TRACE::2020-06-25.15:04:01::SCWBDomain::

TRACE::2020-06-25.15:04:01::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/sdps_v3
TRACE::2020-06-25.15:04:01::SCWBDomain::_9/src'

TRACE::2020-06-25.15:04:01::SCWBDomain::"Compiling sdps"

TRACE::2020-06-25.15:04:04::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/sdps_v3_
TRACE::2020-06-25.15:04:04::SCWBDomain::9/src'

TRACE::2020-06-25.15:04:04::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/standalone_v7_2/src"

TRACE::2020-06-25.15:04:04::SCWBDomain::make -C psu_cortexa53_0/libsrc/standalone_v7_2/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-06-25.15:04:04::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2020-06-25.15:04:04::SCWBDomain::jects"

TRACE::2020-06-25.15:04:04::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/standal
TRACE::2020-06-25.15:04:04::SCWBDomain::one_v7_2/src'

TRACE::2020-06-25.15:04:04::SCWBDomain::"Compiling standalone ARMv8 64 bit"

TRACE::2020-06-25.15:04:11::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/standalo
TRACE::2020-06-25.15:04:11::SCWBDomain::ne_v7_2/src'

TRACE::2020-06-25.15:04:11::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/sysmonpsu_v2_6/src"

TRACE::2020-06-25.15:04:11::SCWBDomain::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_6/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-06-25.15:04:11::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2020-06-25.15:04:11::SCWBDomain::ects"

TRACE::2020-06-25.15:04:11::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/sysmonp
TRACE::2020-06-25.15:04:11::SCWBDomain::su_v2_6/src'

TRACE::2020-06-25.15:04:11::SCWBDomain::"Compiling sysmonpsu"

TRACE::2020-06-25.15:04:13::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/sysmonps
TRACE::2020-06-25.15:04:13::SCWBDomain::u_v2_6/src'

TRACE::2020-06-25.15:04:13::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/ttcps_v3_11/src"

TRACE::2020-06-25.15:04:13::SCWBDomain::make -C psu_cortexa53_0/libsrc/ttcps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2020-06-25.15:04:13::SCWBDomain::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-object
TRACE::2020-06-25.15:04:13::SCWBDomain::s"

TRACE::2020-06-25.15:04:13::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/ttcps_v
TRACE::2020-06-25.15:04:13::SCWBDomain::3_11/src'

TRACE::2020-06-25.15:04:13::SCWBDomain::"Compiling ttcps"

TRACE::2020-06-25.15:04:14::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/ttcps_v3
TRACE::2020-06-25.15:04:14::SCWBDomain::_11/src'

TRACE::2020-06-25.15:04:14::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/uartps_v3_9/src"

TRACE::2020-06-25.15:04:14::SCWBDomain::make -C psu_cortexa53_0/libsrc/uartps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2020-06-25.15:04:14::SCWBDomain::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-object
TRACE::2020-06-25.15:04:14::SCWBDomain::s"

TRACE::2020-06-25.15:04:14::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/uartps_
TRACE::2020-06-25.15:04:14::SCWBDomain::v3_9/src'

TRACE::2020-06-25.15:04:15::SCWBDomain::"Compiling uartps"

TRACE::2020-06-25.15:04:17::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/uartps_v
TRACE::2020-06-25.15:04:17::SCWBDomain::3_9/src'

TRACE::2020-06-25.15:04:17::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/usbpsu_v1_7/src"

TRACE::2020-06-25.15:04:17::SCWBDomain::make -C psu_cortexa53_0/libsrc/usbpsu_v1_7/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2020-06-25.15:04:17::SCWBDomain::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-object
TRACE::2020-06-25.15:04:17::SCWBDomain::s"

TRACE::2020-06-25.15:04:17::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/usbpsu_
TRACE::2020-06-25.15:04:17::SCWBDomain::v1_7/src'

TRACE::2020-06-25.15:04:17::SCWBDomain::"Compiling usbpsu"

TRACE::2020-06-25.15:04:21::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/usbpsu_v
TRACE::2020-06-25.15:04:21::SCWBDomain::1_7/src'

TRACE::2020-06-25.15:04:21::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/video_common_v4_9/src"

TRACE::2020-06-25.15:04:21::SCWBDomain::make -C psu_cortexa53_0/libsrc/video_common_v4_9/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2020-06-25.15:04:21::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2020-06-25.15:04:21::SCWBDomain::objects"

TRACE::2020-06-25.15:04:21::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/video_c
TRACE::2020-06-25.15:04:21::SCWBDomain::ommon_v4_9/src'

TRACE::2020-06-25.15:04:21::SCWBDomain::"Compiling video_common"

TRACE::2020-06-25.15:04:23::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/video_co
TRACE::2020-06-25.15:04:23::SCWBDomain::mmon_v4_9/src'

TRACE::2020-06-25.15:04:23::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/wdtps_v3_3/src"

TRACE::2020-06-25.15:04:23::SCWBDomain::make -C psu_cortexa53_0/libsrc/wdtps_v3_3/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2020-06-25.15:04:23::SCWBDomain::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objects
TRACE::2020-06-25.15:04:23::SCWBDomain::"

TRACE::2020-06-25.15:04:24::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/wdtps_v
TRACE::2020-06-25.15:04:24::SCWBDomain::3_3/src'

TRACE::2020-06-25.15:04:24::SCWBDomain::"Compiling wdtps"

TRACE::2020-06-25.15:04:25::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/wdtps_v3
TRACE::2020-06-25.15:04:25::SCWBDomain::_3/src'

TRACE::2020-06-25.15:04:25::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/xilffs_v4_3/src"

TRACE::2020-06-25.15:04:25::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilffs_v4_3/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2020-06-25.15:04:25::SCWBDomain::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-object
TRACE::2020-06-25.15:04:25::SCWBDomain::s"

TRACE::2020-06-25.15:04:25::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/xilffs_
TRACE::2020-06-25.15:04:25::SCWBDomain::v4_3/src'

TRACE::2020-06-25.15:04:25::SCWBDomain::"Compiling XilFFs Library"

TRACE::2020-06-25.15:04:27::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/xilffs_v
TRACE::2020-06-25.15:04:27::SCWBDomain::4_3/src'

TRACE::2020-06-25.15:04:27::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/xilpm_v3_1/src"

TRACE::2020-06-25.15:04:27::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilpm_v3_1/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2020-06-25.15:04:27::SCWBDomain::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objects
TRACE::2020-06-25.15:04:27::SCWBDomain::"

TRACE::2020-06-25.15:04:27::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/xilpm_v
TRACE::2020-06-25.15:04:27::SCWBDomain::3_1/src'

TRACE::2020-06-25.15:04:27::SCWBDomain::"Compiling xilpm library"

TRACE::2020-06-25.15:04:28::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/xilpm_v3
TRACE::2020-06-25.15:04:28::SCWBDomain::_1/src'

TRACE::2020-06-25.15:04:28::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/xilsecure_v4_2/src"

TRACE::2020-06-25.15:04:28::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilsecure_v4_2/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-06-25.15:04:28::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2020-06-25.15:04:28::SCWBDomain::ects"

TRACE::2020-06-25.15:04:28::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/xilsecu
TRACE::2020-06-25.15:04:28::SCWBDomain::re_v4_2/src'

TRACE::2020-06-25.15:04:28::SCWBDomain::"Compiling XilSecure Library"

TRACE::2020-06-25.15:04:31::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/xilsecur
TRACE::2020-06-25.15:04:31::SCWBDomain::e_v4_2/src'

TRACE::2020-06-25.15:04:31::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/zdma_v1_9/src"

TRACE::2020-06-25.15:04:31::SCWBDomain::make -C psu_cortexa53_0/libsrc/zdma_v1_9/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-a
TRACE::2020-06-25.15:04:31::SCWBDomain::s" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objects"
TRACE::2020-06-25.15:04:31::SCWBDomain::

TRACE::2020-06-25.15:04:31::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/zdma_v1
TRACE::2020-06-25.15:04:31::SCWBDomain::_9/src'

TRACE::2020-06-25.15:04:31::SCWBDomain::"Compiling zdma"

TRACE::2020-06-25.15:04:33::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0/libsrc/zdma_v1_
TRACE::2020-06-25.15:04:33::SCWBDomain::9/src'

TRACE::2020-06-25.15:04:33::SCWBDomain::'Finished building libraries'

TRACE::2020-06-25.15:04:33::SCWBDomain::make[1]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp'

TRACE::2020-06-25.15:04:33::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_qspi.c -
TRACE::2020-06-25.15:04:33::SCWBDomain::o xfsbl_qspi.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-06-25.15:04:33::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_csu_dma.
TRACE::2020-06-25.15:04:33::SCWBDomain::c -o xfsbl_csu_dma.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-06-25.15:04:34::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_nand.c -
TRACE::2020-06-25.15:04:34::SCWBDomain::o xfsbl_nand.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-06-25.15:04:34::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_sd.c -o 
TRACE::2020-06-25.15:04:34::SCWBDomain::xfsbl_sd.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-06-25.15:04:34::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_usb.c -o
TRACE::2020-06-25.15:04:34::SCWBDomain:: xfsbl_usb.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-06-25.15:04:34::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_hooks.c 
TRACE::2020-06-25.15:04:34::SCWBDomain::-o xfsbl_hooks.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-06-25.15:04:35::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_main.c -
TRACE::2020-06-25.15:04:35::SCWBDomain::o xfsbl_main.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-06-25.15:04:35::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_dfu_util
TRACE::2020-06-25.15:04:35::SCWBDomain::.c -o xfsbl_dfu_util.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-06-25.15:04:35::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_partitio
TRACE::2020-06-25.15:04:35::SCWBDomain::n_load.c -o xfsbl_partition_load.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-06-25.15:04:35::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_initiali
TRACE::2020-06-25.15:04:35::SCWBDomain::zation.c -o xfsbl_initialization.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-06-25.15:04:36::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_ddr_init
TRACE::2020-06-25.15:04:36::SCWBDomain::.c -o xfsbl_ddr_init.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-06-25.15:04:37::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_handoff.
TRACE::2020-06-25.15:04:37::SCWBDomain::c -o xfsbl_handoff.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-06-25.15:04:37::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c psu_init.c -o 
TRACE::2020-06-25.15:04:37::SCWBDomain::psu_init.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-06-25.15:04:38::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_board.c 
TRACE::2020-06-25.15:04:38::SCWBDomain::-o xfsbl_board.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-06-25.15:04:38::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_misc_dri
TRACE::2020-06-25.15:04:38::SCWBDomain::vers.c -o xfsbl_misc_drivers.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-06-25.15:04:39::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_bs.c -o 
TRACE::2020-06-25.15:04:39::SCWBDomain::xfsbl_bs.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-06-25.15:04:39::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_rsa_sha.
TRACE::2020-06-25.15:04:39::SCWBDomain::c -o xfsbl_rsa_sha.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-06-25.15:04:39::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_plpartit
TRACE::2020-06-25.15:04:39::SCWBDomain::ion_valid.c -o xfsbl_plpartition_valid.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-06-25.15:04:40::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_image_he
TRACE::2020-06-25.15:04:40::SCWBDomain::ader.c -o xfsbl_image_header.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-06-25.15:04:40::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_misc.c -
TRACE::2020-06-25.15:04:40::SCWBDomain::o xfsbl_misc.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-06-25.15:04:40::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_authenti
TRACE::2020-06-25.15:04:40::SCWBDomain::cation.c -o xfsbl_authentication.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-06-25.15:04:41::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_translat
TRACE::2020-06-25.15:04:41::SCWBDomain::ion_table.S -o xfsbl_translation_table.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-06-25.15:04:41::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_exit.S -
TRACE::2020-06-25.15:04:41::SCWBDomain::o xfsbl_exit.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-06-25.15:04:41::SCWBDomain::aarch64-none-elf-gcc -o executable.elf  xfsbl_qspi.o  xfsbl_csu_dma.o  xfsbl_nand.o  xfsbl_sd.o  xfsbl_usb.o  xfsbl_hooks.o  xf
TRACE::2020-06-25.15:04:41::SCWBDomain::sbl_main.o  xfsbl_dfu_util.o  xfsbl_partition_load.o  xfsbl_initialization.o  xfsbl_ddr_init.o  xfsbl_handoff.o  psu_init.o  xf
TRACE::2020-06-25.15:04:41::SCWBDomain::sbl_board.o  xfsbl_misc_drivers.o  xfsbl_bs.o  xfsbl_rsa_sha.o  xfsbl_plpartition_valid.o  xfsbl_image_header.o  xfsbl_misc.o  
TRACE::2020-06-25.15:04:41::SCWBDomain::xfsbl_authentication.o  xfsbl_translation_table.o  xfsbl_exit.o -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -f
TRACE::2020-06-25.15:04:41::SCWBDomain::fat-lto-objects    -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxil,-lgcc,-lc,--end-group -Wl,--s
TRACE::2020-06-25.15:04:41::SCWBDomain::tart-group,-lxilsecure,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilpm,-lxil,-lgcc,-lc,--end-group                       
TRACE::2020-06-25.15:04:41::SCWBDomain::                                                                                 -Wl,--start-group,-lxil,-lgcc,-lc,-lmetal,--en
TRACE::2020-06-25.15:04:41::SCWBDomain::d-group -n  -Wl,--gc-sections -Lzynqmp_fsbl_bsp/psu_cortexa53_0/lib -Tlscript.ld

LOG::2020-06-25.15:04:46::SCWSystem::Checking the domain zynqmp_pmufw
LOG::2020-06-25.15:04:46::SCWSystem::Doing application build for :  zynqmp_pmufw
TRACE::2020-06-25.15:04:46::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-06-25.15:04:46::SCWDomain::Building the domain as part of full build :  zynqmp_pmufw
TRACE::2020-06-25.15:04:46::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:04:46::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:04:46::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:04:46::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-25.15:04:46::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:04:46::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-25.15:04:46::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_8
TRACE::2020-06-25.15:04:46::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_8
TRACE::2020-06-25.15:04:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-25.15:04:46::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-06-25.15:04:46::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-06-25.15:04:46::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-06-25.15:04:46::SCWBDomain::Completed writing the mss file at C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp
TRACE::2020-06-25.15:04:46::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-06-25.15:04:46::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-06-25.15:04:46::SCWBDomain::System Command Ran  C:&  cd  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw & make 
TRACE::2020-06-25.15:04:47::SCWBDomain::make -C zynqmp_pmufw_bsp

TRACE::2020-06-25.15:04:47::SCWBDomain::make[1]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp'

TRACE::2020-06-25.15:04:47::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/avbuf_v2_3/src"

TRACE::2020-06-25.15:04:47::SCWBDomain::make -C psu_pmu_0/libsrc/avbuf_v2_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2020-06-25.15:04:47::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2020-06-25.15:04:47::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-06-25.15:04:47::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/avbuf_v2_3/
TRACE::2020-06-25.15:04:47::SCWBDomain::src'

TRACE::2020-06-25.15:04:47::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/avbuf_v2_3/s
TRACE::2020-06-25.15:04:47::SCWBDomain::rc'

TRACE::2020-06-25.15:04:47::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/axipmon_v6_8/src"

TRACE::2020-06-25.15:04:47::SCWBDomain::make -C psu_pmu_0/libsrc/axipmon_v6_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2020-06-25.15:04:47::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2020-06-25.15:04:47::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-06-25.15:04:47::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/axipmon_v6_
TRACE::2020-06-25.15:04:47::SCWBDomain::8/src'

TRACE::2020-06-25.15:04:47::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/axipmon_v6_8
TRACE::2020-06-25.15:04:47::SCWBDomain::/src'

TRACE::2020-06-25.15:04:47::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/clockps_v1_2/src"

TRACE::2020-06-25.15:04:47::SCWBDomain::make -C psu_pmu_0/libsrc/clockps_v1_2/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2020-06-25.15:04:47::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2020-06-25.15:04:47::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-06-25.15:04:47::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/clockps_v1_
TRACE::2020-06-25.15:04:47::SCWBDomain::2/src'

TRACE::2020-06-25.15:04:47::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/clockps_v1_2
TRACE::2020-06-25.15:04:47::SCWBDomain::/src'

TRACE::2020-06-25.15:04:47::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/cpu_v2_11/src"

TRACE::2020-06-25.15:04:47::SCWBDomain::make -C psu_pmu_0/libsrc/cpu_v2_11/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2020-06-25.15:04:47::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2020-06-25.15:04:47::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-06-25.15:04:47::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/cpu_v2_11/s
TRACE::2020-06-25.15:04:47::SCWBDomain::rc'

TRACE::2020-06-25.15:04:47::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/cpu_v2_11/sr
TRACE::2020-06-25.15:04:47::SCWBDomain::c'

TRACE::2020-06-25.15:04:47::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/csudma_v1_6/src"

TRACE::2020-06-25.15:04:47::SCWBDomain::make -C psu_pmu_0/libsrc/csudma_v1_6/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2020-06-25.15:04:47::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2020-06-25.15:04:47::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-06-25.15:04:47::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/csudma_v1_6
TRACE::2020-06-25.15:04:47::SCWBDomain::/src'

TRACE::2020-06-25.15:04:47::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/csudma_v1_6/
TRACE::2020-06-25.15:04:47::SCWBDomain::src'

TRACE::2020-06-25.15:04:47::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/ddrcpsu_v1_2/src"

TRACE::2020-06-25.15:04:47::SCWBDomain::make -C psu_pmu_0/libsrc/ddrcpsu_v1_2/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2020-06-25.15:04:47::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2020-06-25.15:04:47::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-06-25.15:04:47::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/ddrcpsu_v1_
TRACE::2020-06-25.15:04:47::SCWBDomain::2/src'

TRACE::2020-06-25.15:04:47::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/ddrcpsu_v1_2
TRACE::2020-06-25.15:04:47::SCWBDomain::/src'

TRACE::2020-06-25.15:04:48::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/dpdma_v1_2/src"

TRACE::2020-06-25.15:04:48::SCWBDomain::make -C psu_pmu_0/libsrc/dpdma_v1_2/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2020-06-25.15:04:48::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2020-06-25.15:04:48::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-06-25.15:04:48::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/dpdma_v1_2/
TRACE::2020-06-25.15:04:48::SCWBDomain::src'

TRACE::2020-06-25.15:04:48::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/dpdma_v1_2/s
TRACE::2020-06-25.15:04:48::SCWBDomain::rc'

TRACE::2020-06-25.15:04:48::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/emacps_v3_11/src"

TRACE::2020-06-25.15:04:48::SCWBDomain::make -C psu_pmu_0/libsrc/emacps_v3_11/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2020-06-25.15:04:48::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2020-06-25.15:04:48::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-06-25.15:04:48::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/emacps_v3_1
TRACE::2020-06-25.15:04:48::SCWBDomain::1/src'

TRACE::2020-06-25.15:04:48::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/emacps_v3_11
TRACE::2020-06-25.15:04:48::SCWBDomain::/src'

TRACE::2020-06-25.15:04:48::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/gpiops_v3_7/src"

TRACE::2020-06-25.15:04:48::SCWBDomain::make -C psu_pmu_0/libsrc/gpiops_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2020-06-25.15:04:48::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2020-06-25.15:04:48::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-06-25.15:04:48::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/gpiops_v3_7
TRACE::2020-06-25.15:04:48::SCWBDomain::/src'

TRACE::2020-06-25.15:04:48::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/gpiops_v3_7/
TRACE::2020-06-25.15:04:48::SCWBDomain::src'

TRACE::2020-06-25.15:04:48::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/gpio_v4_6/src"

TRACE::2020-06-25.15:04:48::SCWBDomain::make -C psu_pmu_0/libsrc/gpio_v4_6/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2020-06-25.15:04:48::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2020-06-25.15:04:48::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-06-25.15:04:48::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/gpio_v4_6/s
TRACE::2020-06-25.15:04:48::SCWBDomain::rc'

TRACE::2020-06-25.15:04:48::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/gpio_v4_6/sr
TRACE::2020-06-25.15:04:48::SCWBDomain::c'

TRACE::2020-06-25.15:04:48::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/iicps_v3_11/src"

TRACE::2020-06-25.15:04:48::SCWBDomain::make -C psu_pmu_0/libsrc/iicps_v3_11/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2020-06-25.15:04:48::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2020-06-25.15:04:48::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-06-25.15:04:48::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/iicps_v3_11
TRACE::2020-06-25.15:04:48::SCWBDomain::/src'

TRACE::2020-06-25.15:04:48::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/iicps_v3_11/
TRACE::2020-06-25.15:04:48::SCWBDomain::src'

TRACE::2020-06-25.15:04:48::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/ipipsu_v2_6/src"

TRACE::2020-06-25.15:04:48::SCWBDomain::make -C psu_pmu_0/libsrc/ipipsu_v2_6/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2020-06-25.15:04:48::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2020-06-25.15:04:48::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-06-25.15:04:48::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/ipipsu_v2_6
TRACE::2020-06-25.15:04:48::SCWBDomain::/src'

TRACE::2020-06-25.15:04:48::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/ipipsu_v2_6/
TRACE::2020-06-25.15:04:48::SCWBDomain::src'

TRACE::2020-06-25.15:04:48::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/libmetal_v2_1/src"

TRACE::2020-06-25.15:04:48::SCWBDomain::make -C psu_pmu_0/libsrc/libmetal_v2_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-06-25.15:04:48::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2020-06-25.15:04:48::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-06-25.15:04:48::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/libmetal_v2
TRACE::2020-06-25.15:04:48::SCWBDomain::_1/src'

TRACE::2020-06-25.15:04:49::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/libmetal_v2_
TRACE::2020-06-25.15:04:49::SCWBDomain::1/src'

TRACE::2020-06-25.15:04:49::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/qspipsu_v1_11/src"

TRACE::2020-06-25.15:04:49::SCWBDomain::make -C psu_pmu_0/libsrc/qspipsu_v1_11/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-06-25.15:04:49::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2020-06-25.15:04:49::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-06-25.15:04:49::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/qspipsu_v1_
TRACE::2020-06-25.15:04:49::SCWBDomain::11/src'

TRACE::2020-06-25.15:04:49::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/qspipsu_v1_1
TRACE::2020-06-25.15:04:49::SCWBDomain::1/src'

TRACE::2020-06-25.15:04:49::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/resetps_v1_3/src"

TRACE::2020-06-25.15:04:49::SCWBDomain::make -C psu_pmu_0/libsrc/resetps_v1_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2020-06-25.15:04:49::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2020-06-25.15:04:49::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-06-25.15:04:49::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/resetps_v1_
TRACE::2020-06-25.15:04:49::SCWBDomain::3/src'

TRACE::2020-06-25.15:04:49::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/resetps_v1_3
TRACE::2020-06-25.15:04:49::SCWBDomain::/src'

TRACE::2020-06-25.15:04:49::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/rfdc_v8_0/src"

TRACE::2020-06-25.15:04:49::SCWBDomain::make -C psu_pmu_0/libsrc/rfdc_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2020-06-25.15:04:49::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2020-06-25.15:04:49::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-06-25.15:04:49::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/rfdc_v8_0/s
TRACE::2020-06-25.15:04:49::SCWBDomain::rc'

TRACE::2020-06-25.15:04:49::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/rfdc_v8_0/sr
TRACE::2020-06-25.15:04:49::SCWBDomain::c'

TRACE::2020-06-25.15:04:49::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/rtcpsu_v1_9/src"

TRACE::2020-06-25.15:04:49::SCWBDomain::make -C psu_pmu_0/libsrc/rtcpsu_v1_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2020-06-25.15:04:49::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2020-06-25.15:04:49::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-06-25.15:04:49::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/rtcpsu_v1_9
TRACE::2020-06-25.15:04:49::SCWBDomain::/src'

TRACE::2020-06-25.15:04:49::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/rtcpsu_v1_9/
TRACE::2020-06-25.15:04:49::SCWBDomain::src'

TRACE::2020-06-25.15:04:49::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/sdps_v3_9/src"

TRACE::2020-06-25.15:04:49::SCWBDomain::make -C psu_pmu_0/libsrc/sdps_v3_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2020-06-25.15:04:49::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2020-06-25.15:04:49::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-06-25.15:04:49::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/sdps_v3_9/s
TRACE::2020-06-25.15:04:49::SCWBDomain::rc'

TRACE::2020-06-25.15:04:49::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/sdps_v3_9/sr
TRACE::2020-06-25.15:04:49::SCWBDomain::c'

TRACE::2020-06-25.15:04:49::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/standalone_v7_2/src"

TRACE::2020-06-25.15:04:49::SCWBDomain::make -C psu_pmu_0/libsrc/standalone_v7_2/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2020-06-25.15:04:49::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2020-06-25.15:04:49::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-06-25.15:04:49::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/standalone_
TRACE::2020-06-25.15:04:49::SCWBDomain::v7_2/src'

TRACE::2020-06-25.15:04:50::SCWBDomain::make[3]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/standalone_
TRACE::2020-06-25.15:04:50::SCWBDomain::v7_2/src/profile'

TRACE::2020-06-25.15:04:50::SCWBDomain::make[3]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/standalone_v
TRACE::2020-06-25.15:04:50::SCWBDomain::7_2/src/profile'

TRACE::2020-06-25.15:04:50::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/standalone_v
TRACE::2020-06-25.15:04:50::SCWBDomain::7_2/src'

TRACE::2020-06-25.15:04:50::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/sysmonpsu_v2_6/src"

TRACE::2020-06-25.15:04:50::SCWBDomain::make -C psu_pmu_0/libsrc/sysmonpsu_v2_6/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2020-06-25.15:04:50::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2020-06-25.15:04:50::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-06-25.15:04:50::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/sysmonpsu_v
TRACE::2020-06-25.15:04:50::SCWBDomain::2_6/src'

TRACE::2020-06-25.15:04:50::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/sysmonpsu_v2
TRACE::2020-06-25.15:04:50::SCWBDomain::_6/src'

TRACE::2020-06-25.15:04:50::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/ttcps_v3_11/src"

TRACE::2020-06-25.15:04:50::SCWBDomain::make -C psu_pmu_0/libsrc/ttcps_v3_11/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2020-06-25.15:04:50::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2020-06-25.15:04:50::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-06-25.15:04:50::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/ttcps_v3_11
TRACE::2020-06-25.15:04:50::SCWBDomain::/src'

TRACE::2020-06-25.15:04:50::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/ttcps_v3_11/
TRACE::2020-06-25.15:04:50::SCWBDomain::src'

TRACE::2020-06-25.15:04:50::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/uartps_v3_9/src"

TRACE::2020-06-25.15:04:50::SCWBDomain::make -C psu_pmu_0/libsrc/uartps_v3_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2020-06-25.15:04:50::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2020-06-25.15:04:50::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-06-25.15:04:50::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/uartps_v3_9
TRACE::2020-06-25.15:04:50::SCWBDomain::/src'

TRACE::2020-06-25.15:04:50::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/uartps_v3_9/
TRACE::2020-06-25.15:04:50::SCWBDomain::src'

TRACE::2020-06-25.15:04:50::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/usbpsu_v1_7/src"

TRACE::2020-06-25.15:04:50::SCWBDomain::make -C psu_pmu_0/libsrc/usbpsu_v1_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2020-06-25.15:04:50::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2020-06-25.15:04:50::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-06-25.15:04:50::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/usbpsu_v1_7
TRACE::2020-06-25.15:04:50::SCWBDomain::/src'

TRACE::2020-06-25.15:04:50::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/usbpsu_v1_7/
TRACE::2020-06-25.15:04:50::SCWBDomain::src'

TRACE::2020-06-25.15:04:50::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/video_common_v4_9/src"

TRACE::2020-06-25.15:04:50::SCWBDomain::make -C psu_pmu_0/libsrc/video_common_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2020-06-25.15:04:50::SCWBDomain::MPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g
TRACE::2020-06-25.15:04:50::SCWBDomain:: -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-06-25.15:04:50::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/video_commo
TRACE::2020-06-25.15:04:50::SCWBDomain::n_v4_9/src'

TRACE::2020-06-25.15:04:50::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/video_common
TRACE::2020-06-25.15:04:50::SCWBDomain::_v4_9/src'

TRACE::2020-06-25.15:04:51::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/wdtps_v3_3/src"

TRACE::2020-06-25.15:04:51::SCWBDomain::make -C psu_pmu_0/libsrc/wdtps_v3_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2020-06-25.15:04:51::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2020-06-25.15:04:51::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-06-25.15:04:51::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/wdtps_v3_3/
TRACE::2020-06-25.15:04:51::SCWBDomain::src'

TRACE::2020-06-25.15:04:51::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/wdtps_v3_3/s
TRACE::2020-06-25.15:04:51::SCWBDomain::rc'

TRACE::2020-06-25.15:04:51::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/xilfpga_v5_2/src"

TRACE::2020-06-25.15:04:51::SCWBDomain::make -C psu_pmu_0/libsrc/xilfpga_v5_2/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2020-06-25.15:04:51::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2020-06-25.15:04:51::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-06-25.15:04:51::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/xilfpga_v5_
TRACE::2020-06-25.15:04:51::SCWBDomain::2/src'

TRACE::2020-06-25.15:04:51::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/xilfpga_v5_2
TRACE::2020-06-25.15:04:51::SCWBDomain::/src'

TRACE::2020-06-25.15:04:51::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/xilsecure_v4_2/src"

TRACE::2020-06-25.15:04:51::SCWBDomain::make -C psu_pmu_0/libsrc/xilsecure_v4_2/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2020-06-25.15:04:51::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2020-06-25.15:04:51::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-06-25.15:04:51::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/xilsecure_v
TRACE::2020-06-25.15:04:51::SCWBDomain::4_2/src'

TRACE::2020-06-25.15:04:51::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/xilsecure_v4
TRACE::2020-06-25.15:04:51::SCWBDomain::_2/src'

TRACE::2020-06-25.15:04:51::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/xilskey_v6_9/src"

TRACE::2020-06-25.15:04:51::SCWBDomain::make -C psu_pmu_0/libsrc/xilskey_v6_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2020-06-25.15:04:51::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2020-06-25.15:04:51::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-06-25.15:04:51::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/xilskey_v6_
TRACE::2020-06-25.15:04:51::SCWBDomain::9/src'

TRACE::2020-06-25.15:04:51::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/xilskey_v6_9
TRACE::2020-06-25.15:04:51::SCWBDomain::/src'

TRACE::2020-06-25.15:04:51::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/zdma_v1_9/src"

TRACE::2020-06-25.15:04:51::SCWBDomain::make -C psu_pmu_0/libsrc/zdma_v1_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2020-06-25.15:04:51::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2020-06-25.15:04:51::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-06-25.15:04:51::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/zdma_v1_9/s
TRACE::2020-06-25.15:04:51::SCWBDomain::rc'

TRACE::2020-06-25.15:04:51::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/zdma_v1_9/sr
TRACE::2020-06-25.15:04:51::SCWBDomain::c'

TRACE::2020-06-25.15:04:51::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/avbuf_v2_3/src"

TRACE::2020-06-25.15:04:51::SCWBDomain::make -C psu_pmu_0/libsrc/avbuf_v2_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FLA
TRACE::2020-06-25.15:04:51::SCWBDomain::GS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunctio
TRACE::2020-06-25.15:04:51::SCWBDomain::n-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-06-25.15:04:51::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/avbuf_v2_3/
TRACE::2020-06-25.15:04:51::SCWBDomain::src'

TRACE::2020-06-25.15:04:51::SCWBDomain::"Compiling avbuf"

TRACE::2020-06-25.15:04:53::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/avbuf_v2_3/s
TRACE::2020-06-25.15:04:53::SCWBDomain::rc'

TRACE::2020-06-25.15:04:53::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/axipmon_v6_8/src"

TRACE::2020-06-25.15:04:53::SCWBDomain::make -C psu_pmu_0/libsrc/axipmon_v6_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2020-06-25.15:04:53::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2020-06-25.15:04:53::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-06-25.15:04:53::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/axipmon_v6_
TRACE::2020-06-25.15:04:53::SCWBDomain::8/src'

TRACE::2020-06-25.15:04:53::SCWBDomain::"Compiling axipmon"

TRACE::2020-06-25.15:04:54::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/axipmon_v6_8
TRACE::2020-06-25.15:04:54::SCWBDomain::/src'

TRACE::2020-06-25.15:04:54::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/clockps_v1_2/src"

TRACE::2020-06-25.15:04:54::SCWBDomain::make -C psu_pmu_0/libsrc/clockps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2020-06-25.15:04:54::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2020-06-25.15:04:54::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-06-25.15:04:54::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/clockps_v1_
TRACE::2020-06-25.15:04:54::SCWBDomain::2/src'

TRACE::2020-06-25.15:04:54::SCWBDomain::"Compiling clockps"

TRACE::2020-06-25.15:04:57::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/clockps_v1_2
TRACE::2020-06-25.15:04:57::SCWBDomain::/src'

TRACE::2020-06-25.15:04:57::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/cpu_v2_11/src"

TRACE::2020-06-25.15:04:57::SCWBDomain::make -C psu_pmu_0/libsrc/cpu_v2_11/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FLAG
TRACE::2020-06-25.15:04:57::SCWBDomain::S=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction
TRACE::2020-06-25.15:04:57::SCWBDomain::-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-06-25.15:04:57::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/cpu_v2_11/s
TRACE::2020-06-25.15:04:57::SCWBDomain::rc'

TRACE::2020-06-25.15:04:57::SCWBDomain::"Compiling cpu"

TRACE::2020-06-25.15:04:57::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/cpu_v2_11/sr
TRACE::2020-06-25.15:04:57::SCWBDomain::c'

TRACE::2020-06-25.15:04:57::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/csudma_v1_6/src"

TRACE::2020-06-25.15:04:57::SCWBDomain::make -C psu_pmu_0/libsrc/csudma_v1_6/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2020-06-25.15:04:57::SCWBDomain::AGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffuncti
TRACE::2020-06-25.15:04:57::SCWBDomain::on-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-06-25.15:04:57::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/csudma_v1_6
TRACE::2020-06-25.15:04:57::SCWBDomain::/src'

TRACE::2020-06-25.15:04:57::SCWBDomain::"Compiling csudma"

TRACE::2020-06-25.15:04:58::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/csudma_v1_6/
TRACE::2020-06-25.15:04:58::SCWBDomain::src'

TRACE::2020-06-25.15:04:59::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/ddrcpsu_v1_2/src"

TRACE::2020-06-25.15:04:59::SCWBDomain::make -C psu_pmu_0/libsrc/ddrcpsu_v1_2/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2020-06-25.15:04:59::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2020-06-25.15:04:59::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-06-25.15:04:59::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/ddrcpsu_v1_
TRACE::2020-06-25.15:04:59::SCWBDomain::2/src'

TRACE::2020-06-25.15:04:59::SCWBDomain::"Compiling ddrcpsu"

TRACE::2020-06-25.15:04:59::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/ddrcpsu_v1_2
TRACE::2020-06-25.15:04:59::SCWBDomain::/src'

TRACE::2020-06-25.15:04:59::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/dpdma_v1_2/src"

TRACE::2020-06-25.15:04:59::SCWBDomain::make -C psu_pmu_0/libsrc/dpdma_v1_2/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FLA
TRACE::2020-06-25.15:04:59::SCWBDomain::GS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunctio
TRACE::2020-06-25.15:04:59::SCWBDomain::n-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-06-25.15:04:59::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/dpdma_v1_2/
TRACE::2020-06-25.15:04:59::SCWBDomain::src'

TRACE::2020-06-25.15:04:59::SCWBDomain::"Compiling dpdma"

TRACE::2020-06-25.15:05:00::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/dpdma_v1_2/s
TRACE::2020-06-25.15:05:00::SCWBDomain::rc'

TRACE::2020-06-25.15:05:00::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/emacps_v3_11/src"

TRACE::2020-06-25.15:05:00::SCWBDomain::make -C psu_pmu_0/libsrc/emacps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2020-06-25.15:05:00::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2020-06-25.15:05:00::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-06-25.15:05:00::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/emacps_v3_1
TRACE::2020-06-25.15:05:00::SCWBDomain::1/src'

TRACE::2020-06-25.15:05:00::SCWBDomain::"Compiling emacps"

TRACE::2020-06-25.15:05:02::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/emacps_v3_11
TRACE::2020-06-25.15:05:02::SCWBDomain::/src'

TRACE::2020-06-25.15:05:02::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/gpiops_v3_7/src"

TRACE::2020-06-25.15:05:02::SCWBDomain::make -C psu_pmu_0/libsrc/gpiops_v3_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2020-06-25.15:05:02::SCWBDomain::AGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffuncti
TRACE::2020-06-25.15:05:02::SCWBDomain::on-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-06-25.15:05:02::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/gpiops_v3_7
TRACE::2020-06-25.15:05:02::SCWBDomain::/src'

TRACE::2020-06-25.15:05:02::SCWBDomain::"Compiling gpiops"

TRACE::2020-06-25.15:05:04::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/gpiops_v3_7/
TRACE::2020-06-25.15:05:04::SCWBDomain::src'

TRACE::2020-06-25.15:05:04::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/gpio_v4_6/src"

TRACE::2020-06-25.15:05:04::SCWBDomain::make -C psu_pmu_0/libsrc/gpio_v4_6/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FLAG
TRACE::2020-06-25.15:05:04::SCWBDomain::S=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction
TRACE::2020-06-25.15:05:04::SCWBDomain::-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-06-25.15:05:04::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/gpio_v4_6/s
TRACE::2020-06-25.15:05:04::SCWBDomain::rc'

TRACE::2020-06-25.15:05:04::SCWBDomain::"Compiling gpio"

TRACE::2020-06-25.15:05:06::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/gpio_v4_6/sr
TRACE::2020-06-25.15:05:06::SCWBDomain::c'

TRACE::2020-06-25.15:05:06::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/iicps_v3_11/src"

TRACE::2020-06-25.15:05:06::SCWBDomain::make -C psu_pmu_0/libsrc/iicps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2020-06-25.15:05:06::SCWBDomain::AGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffuncti
TRACE::2020-06-25.15:05:06::SCWBDomain::on-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-06-25.15:05:06::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/iicps_v3_11
TRACE::2020-06-25.15:05:06::SCWBDomain::/src'

TRACE::2020-06-25.15:05:06::SCWBDomain::"Compiling iicps"

TRACE::2020-06-25.15:05:09::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/iicps_v3_11/
TRACE::2020-06-25.15:05:09::SCWBDomain::src'

TRACE::2020-06-25.15:05:09::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/ipipsu_v2_6/src"

TRACE::2020-06-25.15:05:09::SCWBDomain::make -C psu_pmu_0/libsrc/ipipsu_v2_6/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2020-06-25.15:05:09::SCWBDomain::AGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffuncti
TRACE::2020-06-25.15:05:09::SCWBDomain::on-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-06-25.15:05:09::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/ipipsu_v2_6
TRACE::2020-06-25.15:05:09::SCWBDomain::/src'

TRACE::2020-06-25.15:05:09::SCWBDomain::"Compiling ipipsu"

TRACE::2020-06-25.15:05:10::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/ipipsu_v2_6/
TRACE::2020-06-25.15:05:10::SCWBDomain::src'

TRACE::2020-06-25.15:05:10::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/libmetal_v2_1/src"

TRACE::2020-06-25.15:05:10::SCWBDomain::make -C psu_pmu_0/libsrc/libmetal_v2_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2020-06-25.15:05:10::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2020-06-25.15:05:10::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-06-25.15:05:10::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/libmetal_v2
TRACE::2020-06-25.15:05:10::SCWBDomain::_1/src'

TRACE::2020-06-25.15:05:12::SCWBDomain::make[3]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/libmetal_v2
TRACE::2020-06-25.15:05:12::SCWBDomain::_1/build_libmetal'

TRACE::2020-06-25.15:05:12::SCWBDomain::make[4]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/libmetal_v2
TRACE::2020-06-25.15:05:12::SCWBDomain::_1/build_libmetal'

TRACE::2020-06-25.15:05:12::SCWBDomain::make[5]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/libmetal_v2
TRACE::2020-06-25.15:05:12::SCWBDomain::_1/build_libmetal'

TRACE::2020-06-25.15:05:13::SCWBDomain::Scanning dependencies of target metal-static

TRACE::2020-06-25.15:05:13::SCWBDomain::make[5]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/libmetal_v2_
TRACE::2020-06-25.15:05:13::SCWBDomain::1/build_libmetal'

TRACE::2020-06-25.15:05:13::SCWBDomain::make[5]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/libmetal_v2
TRACE::2020-06-25.15:05:13::SCWBDomain::_1/build_libmetal'

TRACE::2020-06-25.15:05:13::SCWBDomain::[  5%] Building C object lib/CMakeFiles/metal-static.dir/dma.c.obj

TRACE::2020-06-25.15:05:13::SCWBDomain::[ 10%] Building C object lib/CMakeFiles/metal-static.dir/device.c.obj

TRACE::2020-06-25.15:05:13::SCWBDomain::[ 15%] Building C object lib/CMakeFiles/metal-static.dir/init.c.obj

TRACE::2020-06-25.15:05:14::SCWBDomain::[ 21%] Building C object lib/CMakeFiles/metal-static.dir/io.c.obj

TRACE::2020-06-25.15:05:14::SCWBDomain::[ 26%] Building C object lib/CMakeFiles/metal-static.dir/irq.c.obj

TRACE::2020-06-25.15:05:15::SCWBDomain::[ 31%] Building C object lib/CMakeFiles/metal-static.dir/log.c.obj

TRACE::2020-06-25.15:05:15::SCWBDomain::[ 36%] Building C object lib/CMakeFiles/metal-static.dir/shmem.c.obj

TRACE::2020-06-25.15:05:15::SCWBDomain::[ 42%] Building C object lib/CMakeFiles/metal-static.dir/shmem-provider.c.obj

TRACE::2020-06-25.15:05:16::SCWBDomain::[ 47%] Building C object lib/CMakeFiles/metal-static.dir/softirq.c.obj

TRACE::2020-06-25.15:05:16::SCWBDomain::[ 52%] Building C object lib/CMakeFiles/metal-static.dir/version.c.obj

TRACE::2020-06-25.15:05:16::SCWBDomain::[ 57%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/condition.c.obj

TRACE::2020-06-25.15:05:17::SCWBDomain::[ 63%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/device.c.obj

TRACE::2020-06-25.15:05:17::SCWBDomain::[ 68%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/init.c.obj

TRACE::2020-06-25.15:05:18::SCWBDomain::[ 73%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/io.c.obj

TRACE::2020-06-25.15:05:18::SCWBDomain::[ 78%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/irq.c.obj

TRACE::2020-06-25.15:05:18::SCWBDomain::[ 84%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/time.c.obj

TRACE::2020-06-25.15:05:19::SCWBDomain::[ 89%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/microblaze_generic/sys.c.obj

TRACE::2020-06-25.15:05:19::SCWBDomain::[ 94%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/xlnx_common/irq.c.obj

TRACE::2020-06-25.15:05:19::SCWBDomain::[100%] Linking C static library libmetal.a

TRACE::2020-06-25.15:05:20::SCWBDomain::C:/Xilinx/Vitis/2020.1/gnu/microblaze/nt/bin/mb-ar.exe cq libmetal.a  CMakeFiles/metal-static.dir/dma.c.obj CMakeFiles/metal-st
TRACE::2020-06-25.15:05:20::SCWBDomain::atic.dir/device.c.obj CMakeFiles/metal-static.dir/init.c.obj CMakeFiles/metal-static.dir/io.c.obj CMakeFiles/metal-static.dir/i
TRACE::2020-06-25.15:05:20::SCWBDomain::rq.c.obj CMakeFiles/metal-static.dir/log.c.obj CMakeFiles/metal-static.dir/shmem.c.obj CMakeFiles/metal-static.dir/shmem-provid
TRACE::2020-06-25.15:05:20::SCWBDomain::er.c.obj CMakeFiles/metal-static.dir/softirq.c.obj CMakeFiles/metal-static.dir/version.c.obj CMakeFiles/metal-static.dir/system
TRACE::2020-06-25.15:05:20::SCWBDomain::/generic/condition.c.obj CMakeFiles/metal-static.dir/system/generic/device.c.obj CMakeFiles/metal-static.dir/system/generic/ini
TRACE::2020-06-25.15:05:20::SCWBDomain::t.c.obj CMakeFiles/metal-static.dir/system/generic/io.c.obj CMakeFiles/metal-static.dir/system/generic/irq.c.obj CMakeFiles/met
TRACE::2020-06-25.15:05:20::SCWBDomain::al-static.dir/system/generic/time.c.obj CMakeFiles/metal-static.dir/system/generic/microblaze_generic/sys.c.obj CMakeFiles/meta
TRACE::2020-06-25.15:05:20::SCWBDomain::l-static.dir/system/generic/xlnx_common/irq.c.obj

TRACE::2020-06-25.15:05:20::SCWBDomain::C:/Xilinx/Vitis/2020.1/gnu/microblaze/nt/bin/mb-ranlib.exe libmetal.a

TRACE::2020-06-25.15:05:20::SCWBDomain::make[5]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/libmetal_v2_
TRACE::2020-06-25.15:05:20::SCWBDomain::1/build_libmetal'

TRACE::2020-06-25.15:05:20::SCWBDomain::[100%] Built target metal-static

TRACE::2020-06-25.15:05:20::SCWBDomain::make[4]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/libmetal_v2_
TRACE::2020-06-25.15:05:20::SCWBDomain::1/build_libmetal'

TRACE::2020-06-25.15:05:20::SCWBDomain::Install the project...

TRACE::2020-06-25.15:05:20::SCWBDomain::-- Install configuration: "Debug"

TRACE::2020-06-25.15:05:20::SCWBDomain::-- Installing: ../../../include/metal/alloc.h

TRACE::2020-06-25.15:05:20::SCWBDomain::-- Installing: ../../../include/metal/assert.h

TRACE::2020-06-25.15:05:20::SCWBDomain::-- Installing: ../../../include/metal/atomic.h

TRACE::2020-06-25.15:05:20::SCWBDomain::-- Installing: ../../../include/metal/cache.h

TRACE::2020-06-25.15:05:20::SCWBDomain::-- Installing: ../../../include/metal/compiler.h

TRACE::2020-06-25.15:05:20::SCWBDomain::-- Installing: ../../../include/metal/condition.h

TRACE::2020-06-25.15:05:20::SCWBDomain::-- Installing: ../../../include/metal/config.h

TRACE::2020-06-25.15:05:20::SCWBDomain::-- Installing: ../../../include/metal/cpu.h

TRACE::2020-06-25.15:05:20::SCWBDomain::-- Installing: ../../../include/metal/device.h

TRACE::2020-06-25.15:05:20::SCWBDomain::-- Installing: ../../../include/metal/dma.h

TRACE::2020-06-25.15:05:20::SCWBDomain::-- Installing: ../../../include/metal/io.h

TRACE::2020-06-25.15:05:20::SCWBDomain::-- Installing: ../../../include/metal/irq.h

TRACE::2020-06-25.15:05:20::SCWBDomain::-- Installing: ../../../include/metal/irq_controller.h

TRACE::2020-06-25.15:05:20::SCWBDomain::-- Installing: ../../../include/metal/list.h

TRACE::2020-06-25.15:05:20::SCWBDomain::-- Installing: ../../../include/metal/log.h

TRACE::2020-06-25.15:05:20::SCWBDomain::-- Installing: ../../../include/metal/mutex.h

TRACE::2020-06-25.15:05:20::SCWBDomain::-- Installing: ../../../include/metal/scatterlist.h

TRACE::2020-06-25.15:05:20::SCWBDomain::-- Installing: ../../../include/metal/shmem.h

TRACE::2020-06-25.15:05:20::SCWBDomain::-- Installing: ../../../include/metal/shmem-provider.h

TRACE::2020-06-25.15:05:20::SCWBDomain::-- Installing: ../../../include/metal/sleep.h

TRACE::2020-06-25.15:05:20::SCWBDomain::-- Installing: ../../../include/metal/softirq.h

TRACE::2020-06-25.15:05:20::SCWBDomain::-- Installing: ../../../include/metal/spinlock.h

TRACE::2020-06-25.15:05:20::SCWBDomain::-- Installing: ../../../include/metal/sys.h

TRACE::2020-06-25.15:05:20::SCWBDomain::-- Installing: ../../../include/metal/time.h

TRACE::2020-06-25.15:05:20::SCWBDomain::-- Installing: ../../../include/metal/utilities.h

TRACE::2020-06-25.15:05:20::SCWBDomain::-- Installing: ../../../include/metal/version.h

TRACE::2020-06-25.15:05:20::SCWBDomain::-- Installing: ../../../include/metal/compiler/gcc/atomic.h

TRACE::2020-06-25.15:05:20::SCWBDomain::-- Installing: ../../../include/metal/compiler/gcc/compiler.h

TRACE::2020-06-25.15:05:20::SCWBDomain::-- Installing: ../../../include/metal/compiler/iar/compiler.h

TRACE::2020-06-25.15:05:20::SCWBDomain::-- Installing: ../../../include/metal/processor/microblaze/atomic.h

TRACE::2020-06-25.15:05:20::SCWBDomain::-- Installing: ../../../include/metal/processor/microblaze/cpu.h

TRACE::2020-06-25.15:05:20::SCWBDomain::-- Installing: ../../../include/metal/system/generic/alloc.h

TRACE::2020-06-25.15:05:20::SCWBDomain::-- Installing: ../../../include/metal/system/generic/assert.h

TRACE::2020-06-25.15:05:20::SCWBDomain::-- Installing: ../../../include/metal/system/generic/cache.h

TRACE::2020-06-25.15:05:20::SCWBDomain::-- Installing: ../../../include/metal/system/generic/condition.h

TRACE::2020-06-25.15:05:20::SCWBDomain::-- Installing: ../../../include/metal/system/generic/io.h

TRACE::2020-06-25.15:05:20::SCWBDomain::-- Installing: ../../../include/metal/system/generic/irq.h

TRACE::2020-06-25.15:05:20::SCWBDomain::-- Installing: ../../../include/metal/system/generic/log.h

TRACE::2020-06-25.15:05:20::SCWBDomain::-- Installing: ../../../include/metal/system/generic/mutex.h

TRACE::2020-06-25.15:05:20::SCWBDomain::-- Installing: ../../../include/metal/system/generic/sleep.h

TRACE::2020-06-25.15:05:20::SCWBDomain::-- Installing: ../../../include/metal/system/generic/sys.h

TRACE::2020-06-25.15:05:20::SCWBDomain::-- Installing: ../../../include/metal/system/generic/microblaze_generic/sys.h

TRACE::2020-06-25.15:05:20::SCWBDomain::-- Installing: ../../../include/metal/system/generic/xlnx_common/sys.h

TRACE::2020-06-25.15:05:20::SCWBDomain::-- Installing: ../../../lib/libmetal.a

TRACE::2020-06-25.15:05:20::SCWBDomain::make[3]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/libmetal_v2_
TRACE::2020-06-25.15:05:20::SCWBDomain::1/build_libmetal'

TRACE::2020-06-25.15:05:20::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/libmetal_v2_
TRACE::2020-06-25.15:05:20::SCWBDomain::1/src'

TRACE::2020-06-25.15:05:20::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/qspipsu_v1_11/src"

TRACE::2020-06-25.15:05:20::SCWBDomain::make -C psu_pmu_0/libsrc/qspipsu_v1_11/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2020-06-25.15:05:20::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2020-06-25.15:05:20::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-06-25.15:05:20::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/qspipsu_v1_
TRACE::2020-06-25.15:05:20::SCWBDomain::11/src'

TRACE::2020-06-25.15:05:20::SCWBDomain::"Compiling qspipsu"

TRACE::2020-06-25.15:05:22::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/qspipsu_v1_1
TRACE::2020-06-25.15:05:22::SCWBDomain::1/src'

TRACE::2020-06-25.15:05:22::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/resetps_v1_3/src"

TRACE::2020-06-25.15:05:22::SCWBDomain::make -C psu_pmu_0/libsrc/resetps_v1_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2020-06-25.15:05:22::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2020-06-25.15:05:22::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-06-25.15:05:22::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/resetps_v1_
TRACE::2020-06-25.15:05:22::SCWBDomain::3/src'

TRACE::2020-06-25.15:05:22::SCWBDomain::"Compiling resetps"

TRACE::2020-06-25.15:05:23::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/resetps_v1_3
TRACE::2020-06-25.15:05:23::SCWBDomain::/src'

TRACE::2020-06-25.15:05:23::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/rfdc_v8_0/src"

TRACE::2020-06-25.15:05:23::SCWBDomain::make -C psu_pmu_0/libsrc/rfdc_v8_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FLAG
TRACE::2020-06-25.15:05:23::SCWBDomain::S=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction
TRACE::2020-06-25.15:05:23::SCWBDomain::-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-06-25.15:05:23::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/rfdc_v8_0/s
TRACE::2020-06-25.15:05:23::SCWBDomain::rc'

TRACE::2020-06-25.15:05:23::SCWBDomain::"Compiling rfdc"

TRACE::2020-06-25.15:05:29::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/rfdc_v8_0/sr
TRACE::2020-06-25.15:05:29::SCWBDomain::c'

TRACE::2020-06-25.15:05:29::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/rtcpsu_v1_9/src"

TRACE::2020-06-25.15:05:29::SCWBDomain::make -C psu_pmu_0/libsrc/rtcpsu_v1_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2020-06-25.15:05:29::SCWBDomain::AGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffuncti
TRACE::2020-06-25.15:05:29::SCWBDomain::on-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-06-25.15:05:29::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/rtcpsu_v1_9
TRACE::2020-06-25.15:05:29::SCWBDomain::/src'

TRACE::2020-06-25.15:05:29::SCWBDomain::"Compiling rtcpsu"

TRACE::2020-06-25.15:05:30::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/rtcpsu_v1_9/
TRACE::2020-06-25.15:05:30::SCWBDomain::src'

TRACE::2020-06-25.15:05:30::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/sdps_v3_9/src"

TRACE::2020-06-25.15:05:30::SCWBDomain::make -C psu_pmu_0/libsrc/sdps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FLAG
TRACE::2020-06-25.15:05:30::SCWBDomain::S=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction
TRACE::2020-06-25.15:05:30::SCWBDomain::-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-06-25.15:05:30::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/sdps_v3_9/s
TRACE::2020-06-25.15:05:30::SCWBDomain::rc'

TRACE::2020-06-25.15:05:30::SCWBDomain::"Compiling sdps"

TRACE::2020-06-25.15:05:32::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/sdps_v3_9/sr
TRACE::2020-06-25.15:05:32::SCWBDomain::c'

TRACE::2020-06-25.15:05:32::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/standalone_v7_2/src"

TRACE::2020-06-25.15:05:32::SCWBDomain::make -C psu_pmu_0/libsrc/standalone_v7_2/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2020-06-25.15:05:32::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2020-06-25.15:05:32::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-06-25.15:05:32::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/standalone_
TRACE::2020-06-25.15:05:32::SCWBDomain::v7_2/src'

TRACE::2020-06-25.15:05:32::SCWBDomain::"Compiling standalone";

TRACE::2020-06-25.15:05:38::SCWBDomain::make[3]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/standalone_
TRACE::2020-06-25.15:05:38::SCWBDomain::v7_2/src/profile'

TRACE::2020-06-25.15:05:38::SCWBDomain::make[3]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/standalone_v
TRACE::2020-06-25.15:05:38::SCWBDomain::7_2/src/profile'

TRACE::2020-06-25.15:05:38::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/standalone_v
TRACE::2020-06-25.15:05:38::SCWBDomain::7_2/src'

TRACE::2020-06-25.15:05:38::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/sysmonpsu_v2_6/src"

TRACE::2020-06-25.15:05:38::SCWBDomain::make -C psu_pmu_0/libsrc/sysmonpsu_v2_6/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2020-06-25.15:05:38::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2020-06-25.15:05:38::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-06-25.15:05:38::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/sysmonpsu_v
TRACE::2020-06-25.15:05:38::SCWBDomain::2_6/src'

TRACE::2020-06-25.15:05:38::SCWBDomain::"Compiling sysmonpsu"

TRACE::2020-06-25.15:05:40::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/sysmonpsu_v2
TRACE::2020-06-25.15:05:40::SCWBDomain::_6/src'

TRACE::2020-06-25.15:05:40::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/ttcps_v3_11/src"

TRACE::2020-06-25.15:05:40::SCWBDomain::make -C psu_pmu_0/libsrc/ttcps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2020-06-25.15:05:40::SCWBDomain::AGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffuncti
TRACE::2020-06-25.15:05:40::SCWBDomain::on-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-06-25.15:05:40::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/ttcps_v3_11
TRACE::2020-06-25.15:05:40::SCWBDomain::/src'

TRACE::2020-06-25.15:05:40::SCWBDomain::"Compiling ttcps"

TRACE::2020-06-25.15:05:41::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/ttcps_v3_11/
TRACE::2020-06-25.15:05:41::SCWBDomain::src'

TRACE::2020-06-25.15:05:41::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/uartps_v3_9/src"

TRACE::2020-06-25.15:05:41::SCWBDomain::make -C psu_pmu_0/libsrc/uartps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2020-06-25.15:05:41::SCWBDomain::AGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffuncti
TRACE::2020-06-25.15:05:41::SCWBDomain::on-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-06-25.15:05:41::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/uartps_v3_9
TRACE::2020-06-25.15:05:41::SCWBDomain::/src'

TRACE::2020-06-25.15:05:41::SCWBDomain::"Compiling uartps"

TRACE::2020-06-25.15:05:43::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/uartps_v3_9/
TRACE::2020-06-25.15:05:43::SCWBDomain::src'

TRACE::2020-06-25.15:05:43::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/usbpsu_v1_7/src"

TRACE::2020-06-25.15:05:43::SCWBDomain::make -C psu_pmu_0/libsrc/usbpsu_v1_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2020-06-25.15:05:43::SCWBDomain::AGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffuncti
TRACE::2020-06-25.15:05:43::SCWBDomain::on-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-06-25.15:05:43::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/usbpsu_v1_7
TRACE::2020-06-25.15:05:43::SCWBDomain::/src'

TRACE::2020-06-25.15:05:43::SCWBDomain::"Compiling usbpsu"

TRACE::2020-06-25.15:05:47::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/usbpsu_v1_7/
TRACE::2020-06-25.15:05:47::SCWBDomain::src'

TRACE::2020-06-25.15:05:47::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/video_common_v4_9/src"

TRACE::2020-06-25.15:05:47::SCWBDomain::make -C psu_pmu_0/libsrc/video_common_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2020-06-25.15:05:47::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2020-06-25.15:05:47::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-06-25.15:05:47::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/video_commo
TRACE::2020-06-25.15:05:47::SCWBDomain::n_v4_9/src'

TRACE::2020-06-25.15:05:47::SCWBDomain::"Compiling video_common"

TRACE::2020-06-25.15:05:49::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/video_common
TRACE::2020-06-25.15:05:49::SCWBDomain::_v4_9/src'

TRACE::2020-06-25.15:05:49::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/wdtps_v3_3/src"

TRACE::2020-06-25.15:05:49::SCWBDomain::make -C psu_pmu_0/libsrc/wdtps_v3_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FLA
TRACE::2020-06-25.15:05:49::SCWBDomain::GS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunctio
TRACE::2020-06-25.15:05:49::SCWBDomain::n-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-06-25.15:05:49::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/wdtps_v3_3/
TRACE::2020-06-25.15:05:49::SCWBDomain::src'

TRACE::2020-06-25.15:05:49::SCWBDomain::"Compiling wdtps"

TRACE::2020-06-25.15:05:50::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/wdtps_v3_3/s
TRACE::2020-06-25.15:05:50::SCWBDomain::rc'

TRACE::2020-06-25.15:05:50::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/xilfpga_v5_2/src"

TRACE::2020-06-25.15:05:50::SCWBDomain::make -C psu_pmu_0/libsrc/xilfpga_v5_2/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2020-06-25.15:05:50::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2020-06-25.15:05:50::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-06-25.15:05:50::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/xilfpga_v5_
TRACE::2020-06-25.15:05:50::SCWBDomain::2/src'

TRACE::2020-06-25.15:05:50::SCWBDomain::"Compiling xilfpga Library"

TRACE::2020-06-25.15:05:51::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/xilfpga_v5_2
TRACE::2020-06-25.15:05:51::SCWBDomain::/src'

TRACE::2020-06-25.15:05:51::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/xilsecure_v4_2/src"

TRACE::2020-06-25.15:05:51::SCWBDomain::make -C psu_pmu_0/libsrc/xilsecure_v4_2/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2020-06-25.15:05:51::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2020-06-25.15:05:51::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-06-25.15:05:51::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/xilsecure_v
TRACE::2020-06-25.15:05:51::SCWBDomain::4_2/src'

TRACE::2020-06-25.15:05:51::SCWBDomain::"Compiling XilSecure Library"

TRACE::2020-06-25.15:05:53::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/xilsecure_v4
TRACE::2020-06-25.15:05:53::SCWBDomain::_2/src'

TRACE::2020-06-25.15:05:53::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/xilskey_v6_9/src"

TRACE::2020-06-25.15:05:53::SCWBDomain::make -C psu_pmu_0/libsrc/xilskey_v6_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2020-06-25.15:05:53::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2020-06-25.15:05:53::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-06-25.15:05:53::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/xilskey_v6_
TRACE::2020-06-25.15:05:53::SCWBDomain::9/src'

TRACE::2020-06-25.15:05:53::SCWBDomain::"Compiling Xilskey Library"

TRACE::2020-06-25.15:05:55::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/xilskey_v6_9
TRACE::2020-06-25.15:05:55::SCWBDomain::/src'

TRACE::2020-06-25.15:05:55::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/zdma_v1_9/src"

TRACE::2020-06-25.15:05:55::SCWBDomain::make -C psu_pmu_0/libsrc/zdma_v1_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FLAG
TRACE::2020-06-25.15:05:55::SCWBDomain::S=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction
TRACE::2020-06-25.15:05:55::SCWBDomain::-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-06-25.15:05:55::SCWBDomain::make[2]: Entering directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/zdma_v1_9/s
TRACE::2020-06-25.15:05:55::SCWBDomain::rc'

TRACE::2020-06-25.15:05:55::SCWBDomain::"Compiling zdma"

TRACE::2020-06-25.15:05:56::SCWBDomain::make[2]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/libsrc/zdma_v1_9/sr
TRACE::2020-06-25.15:05:56::SCWBDomain::c'

TRACE::2020-06-25.15:05:56::SCWBDomain::'Finished building libraries'

TRACE::2020-06-25.15:05:56::SCWBDomain::make[1]: Leaving directory 'C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp'

TRACE::2020-06-25.15:05:56::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-06-25.15:05:56::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_clock.c -o pm_clock.o -Izynqmp_pmufw
TRACE::2020-06-25.15:05:56::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2020-06-25.15:05:57::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-06-25.15:05:57::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_proc.c -o pm_proc.o -Izynqmp_pmufw_b
TRACE::2020-06-25.15:05:57::SCWBDomain::sp/psu_pmu_0/include -I.

TRACE::2020-06-25.15:05:57::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-06-25.15:05:57::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_csudma.c -o pm_csudma.o -Izynqmp_pmu
TRACE::2020-06-25.15:05:57::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2020-06-25.15:05:58::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-06-25.15:05:58::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_em.c -o xpfw_mod_em.o -Izynqmp
TRACE::2020-06-25.15:05:58::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-06-25.15:05:58::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-06-25.15:05:58::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_main.c -o xpfw_main.o -Izynqmp_pmu
TRACE::2020-06-25.15:05:58::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2020-06-25.15:05:58::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-06-25.15:05:58::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_power.c -o pm_power.o -Izynqmp_pmufw
TRACE::2020-06-25.15:05:58::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2020-06-25.15:05:59::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-06-25.15:05:59::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_rpu.c -o xpfw_mod_rpu.o -Izynq
TRACE::2020-06-25.15:05:59::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-06-25.15:05:59::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-06-25.15:05:59::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_gpp.c -o pm_gpp.o -Izynqmp_pmufw_bsp
TRACE::2020-06-25.15:05:59::SCWBDomain::/psu_pmu_0/include -I.

TRACE::2020-06-25.15:05:59::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-06-25.15:05:59::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_hooks.c -o pm_hooks.o -Izynqmp_pmufw
TRACE::2020-06-25.15:05:59::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2020-06-25.15:05:59::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-06-25.15:05:59::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_util.c -o xpfw_util.o -Izynqmp_pmu
TRACE::2020-06-25.15:05:59::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2020-06-25.15:05:59::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-06-25.15:05:59::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_pll.c -o pm_pll.o -Izynqmp_pmufw_bsp
TRACE::2020-06-25.15:05:59::SCWBDomain::/psu_pmu_0/include -I.

TRACE::2020-06-25.15:06:00::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-06-25.15:06:00::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_common.c -o xpfw_mod_common.o 
TRACE::2020-06-25.15:06:00::SCWBDomain::-Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-06-25.15:06:00::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-06-25.15:06:00::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_periph.c -o pm_periph.o -Izynqmp_pmu
TRACE::2020-06-25.15:06:00::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2020-06-25.15:06:00::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-06-25.15:06:00::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c idle_hooks.c -o idle_hooks.o -Izynqmp_p
TRACE::2020-06-25.15:06:00::SCWBDomain::mufw_bsp/psu_pmu_0/include -I.

TRACE::2020-06-25.15:06:01::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-06-25.15:06:01::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_resets.c -o xpfw_resets.o -Izynqmp
TRACE::2020-06-25.15:06:01::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-06-25.15:06:01::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-06-25.15:06:01::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_core.c -o xpfw_core.o -Izynqmp_pmu
TRACE::2020-06-25.15:06:01::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2020-06-25.15:06:01::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-06-25.15:06:01::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_node.c -o pm_node.o -Izynqmp_pmufw_b
TRACE::2020-06-25.15:06:01::SCWBDomain::sp/psu_pmu_0/include -I.

TRACE::2020-06-25.15:06:01::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-06-25.15:06:01::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_extern.c -o pm_extern.o -Izynqmp_pmu
TRACE::2020-06-25.15:06:01::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2020-06-25.15:06:02::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-06-25.15:06:02::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_usb.c -o pm_usb.o -Izynqmp_pmufw_bsp
TRACE::2020-06-25.15:06:02::SCWBDomain::/psu_pmu_0/include -I.

TRACE::2020-06-25.15:06:02::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-06-25.15:06:02::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_ultra96.c -o xpfw_mod_ultra96.
TRACE::2020-06-25.15:06:02::SCWBDomain::o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-06-25.15:06:02::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-06-25.15:06:02::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_dap.c -o xpfw_mod_dap.o -Izynq
TRACE::2020-06-25.15:06:02::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-06-25.15:06:02::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-06-25.15:06:02::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_interrupts.c -o xpfw_interrupts.o 
TRACE::2020-06-25.15:06:02::SCWBDomain::-Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-06-25.15:06:03::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-06-25.15:06:03::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_ipi_manager.c -o xpfw_ipi_manager.
TRACE::2020-06-25.15:06:03::SCWBDomain::o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-06-25.15:06:03::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-06-25.15:06:03::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_crc.c -o xpfw_crc.o -Izynqmp_pmufw
TRACE::2020-06-25.15:06:03::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2020-06-25.15:06:03::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-06-25.15:06:03::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_user_startup.c -o xpfw_user_startu
TRACE::2020-06-25.15:06:03::SCWBDomain::p.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-06-25.15:06:03::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-06-25.15:06:03::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_stl.c -o xpfw_mod_stl.o -Izynq
TRACE::2020-06-25.15:06:03::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-06-25.15:06:04::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-06-25.15:06:04::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_callbacks.c -o pm_callbacks.o -Izynq
TRACE::2020-06-25.15:06:04::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-06-25.15:06:04::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-06-25.15:06:04::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_reset.c -o pm_reset.o -Izynqmp_pmufw
TRACE::2020-06-25.15:06:04::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2020-06-25.15:06:04::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-06-25.15:06:04::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_wdt.c -o xpfw_mod_wdt.o -Izynq
TRACE::2020-06-25.15:06:04::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-06-25.15:06:04::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-06-25.15:06:04::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_rom_interface.c -o xpfw_rom_interf
TRACE::2020-06-25.15:06:04::SCWBDomain::ace.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-06-25.15:06:05::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-06-25.15:06:05::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_rtc.c -o xpfw_mod_rtc.o -Izynq
TRACE::2020-06-25.15:06:05::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-06-25.15:06:05::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-06-25.15:06:05::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_sched.c -o xpfw_mod_sched.o -I
TRACE::2020-06-25.15:06:05::SCWBDomain::zynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-06-25.15:06:05::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-06-25.15:06:05::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_sram.c -o pm_sram.o -Izynqmp_pmufw_b
TRACE::2020-06-25.15:06:05::SCWBDomain::sp/psu_pmu_0/include -I.

TRACE::2020-06-25.15:06:05::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-06-25.15:06:05::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_qspi.c -o pm_qspi.o -Izynqmp_pmufw_b
TRACE::2020-06-25.15:06:05::SCWBDomain::sp/psu_pmu_0/include -I.

TRACE::2020-06-25.15:06:05::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-06-25.15:06:05::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_ddr.c -o pm_ddr.o -Izynqmp_pmufw_bsp
TRACE::2020-06-25.15:06:05::SCWBDomain::/psu_pmu_0/include -I.

TRACE::2020-06-25.15:06:06::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-06-25.15:06:06::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_pm.c -o xpfw_mod_pm.o -Izynqmp
TRACE::2020-06-25.15:06:06::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-06-25.15:06:06::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-06-25.15:06:06::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_platform.c -o xpfw_platform.o -Izy
TRACE::2020-06-25.15:06:06::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-06-25.15:06:06::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-06-25.15:06:06::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_pinctrl.c -o pm_pinctrl.o -Izynqmp_p
TRACE::2020-06-25.15:06:06::SCWBDomain::mufw_bsp/psu_pmu_0/include -I.

TRACE::2020-06-25.15:06:07::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-06-25.15:06:07::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_slave.c -o pm_slave.o -Izynqmp_pmufw
TRACE::2020-06-25.15:06:07::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2020-06-25.15:06:07::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-06-25.15:06:07::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_scheduler.c -o xpfw_scheduler.o -I
TRACE::2020-06-25.15:06:07::SCWBDomain::zynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-06-25.15:06:07::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-06-25.15:06:07::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_binding.c -o pm_binding.o -Izynqmp_p
TRACE::2020-06-25.15:06:07::SCWBDomain::mufw_bsp/psu_pmu_0/include -I.

TRACE::2020-06-25.15:06:07::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-06-25.15:06:07::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_events.c -o xpfw_events.o -Izynqmp
TRACE::2020-06-25.15:06:07::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-06-25.15:06:08::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-06-25.15:06:08::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_aib.c -o xpfw_aib.o -Izynqmp_pmufw
TRACE::2020-06-25.15:06:08::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2020-06-25.15:06:08::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-06-25.15:06:08::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_notifier.c -o pm_notifier.o -Izynqmp
TRACE::2020-06-25.15:06:08::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-06-25.15:06:08::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-06-25.15:06:08::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_gic_proxy.c -o pm_gic_proxy.o -Izynq
TRACE::2020-06-25.15:06:08::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-06-25.15:06:08::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-06-25.15:06:08::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_xpu.c -o xpfw_xpu.o -Izynqmp_pmufw
TRACE::2020-06-25.15:06:08::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2020-06-25.15:06:09::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-06-25.15:06:09::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_core.c -o pm_core.o -Izynqmp_pmufw_b
TRACE::2020-06-25.15:06:09::SCWBDomain::sp/psu_pmu_0/include -I.

TRACE::2020-06-25.15:06:09::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-06-25.15:06:09::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_config.c -o pm_config.o -Izynqmp_pmu
TRACE::2020-06-25.15:06:09::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2020-06-25.15:06:09::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-06-25.15:06:09::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_system.c -o pm_system.o -Izynqmp_pmu
TRACE::2020-06-25.15:06:09::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2020-06-25.15:06:09::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-06-25.15:06:09::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_mmio_access.c -o pm_mmio_access.o -I
TRACE::2020-06-25.15:06:10::SCWBDomain::zynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-06-25.15:06:10::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-06-25.15:06:10::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_node_reset.c -o pm_node_reset.o -Izy
TRACE::2020-06-25.15:06:10::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-06-25.15:06:10::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-06-25.15:06:10::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_requirement.c -o pm_requirement.o -I
TRACE::2020-06-25.15:06:10::SCWBDomain::zynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-06-25.15:06:10::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-06-25.15:06:10::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_module.c -o xpfw_module.o -Izynqmp
TRACE::2020-06-25.15:06:10::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-06-25.15:06:10::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-06-25.15:06:10::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_restart.c -o xpfw_restart.o -Izynq
TRACE::2020-06-25.15:06:10::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-06-25.15:06:11::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-06-25.15:06:11::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_error_manager.c -o xpfw_error_mana
TRACE::2020-06-25.15:06:11::SCWBDomain::ger.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-06-25.15:06:11::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-06-25.15:06:11::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_legacy.c -o xpfw_mod_legacy.o 
TRACE::2020-06-25.15:06:11::SCWBDomain::-Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-06-25.15:06:11::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-06-25.15:06:11::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_master.c -o pm_master.o -Izynqmp_pmu
TRACE::2020-06-25.15:06:11::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2020-06-25.15:06:11::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-06-25.15:06:11::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_start.S -o xpfw_start.o -Izynqmp_p
TRACE::2020-06-25.15:06:11::SCWBDomain::mufw_bsp/psu_pmu_0/include -I.

TRACE::2020-06-25.15:06:12::SCWBDomain::mb-gcc -o executable.elf  pm_clock.o  pm_proc.o  pm_csudma.o  xpfw_mod_em.o  xpfw_main.o  pm_power.o  xpfw_mod_rpu.o  pm_gpp.o 
TRACE::2020-06-25.15:06:12::SCWBDomain:: pm_hooks.o  xpfw_util.o  pm_pll.o  xpfw_mod_common.o  pm_periph.o  idle_hooks.o  xpfw_resets.o  xpfw_core.o  pm_node.o  pm_ext
TRACE::2020-06-25.15:06:12::SCWBDomain::ern.o  pm_usb.o  xpfw_mod_ultra96.o  xpfw_mod_dap.o  xpfw_interrupts.o  xpfw_ipi_manager.o  xpfw_crc.o  xpfw_user_startup.o  xp
TRACE::2020-06-25.15:06:12::SCWBDomain::fw_mod_stl.o  pm_callbacks.o  pm_reset.o  xpfw_mod_wdt.o  xpfw_rom_interface.o  xpfw_mod_rtc.o  xpfw_mod_sched.o  pm_sram.o  pm
TRACE::2020-06-25.15:06:12::SCWBDomain::_qspi.o  pm_ddr.o  xpfw_mod_pm.o  xpfw_platform.o  pm_pinctrl.o  pm_slave.o  xpfw_scheduler.o  pm_binding.o  xpfw_events.o  xpf
TRACE::2020-06-25.15:06:12::SCWBDomain::w_aib.o  pm_notifier.o  pm_gic_proxy.o  xpfw_xpu.o  pm_core.o  pm_config.o  pm_system.o  pm_mmio_access.o  pm_node_reset.o  pm_
TRACE::2020-06-25.15:06:12::SCWBDomain::requirement.o  xpfw_module.o  xpfw_restart.o  xpfw_error_manager.o  xpfw_mod_legacy.o  pm_master.o  xpfw_start.o -MMD -MP      
TRACE::2020-06-25.15:06:12::SCWBDomain::-mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects    -Wl,--start-grou
TRACE::2020-06-25.15:06:12::SCWBDomain::p,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilfpga,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilsecure,-lxil,-lgcc
TRACE::2020-06-25.15:06:12::SCWBDomain::,-lc,--end-group -Wl,--start-group,-lxilskey,-lxil,-lgcc,-lc,--end-group                                                       
TRACE::2020-06-25.15:06:12::SCWBDomain::                                                    -Wl,--start-group,-lxil,-lgcc,-lc,-lmetal,--end-group -nostartfiles -Wl,--n
TRACE::2020-06-25.15:06:12::SCWBDomain::o-relax -Wl,--gc-sections -Lzynqmp_pmufw_bsp/psu_pmu_0/lib -Tlscript.ld

LOG::2020-06-25.15:06:15::SCWSystem::Checking the domain standalone_domain
LOG::2020-06-25.15:06:15::SCWSystem::Not a boot domain 
LOG::2020-06-25.15:06:15::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-06-25.15:06:15::SCWDomain::Generating domain artifcats
TRACE::2020-06-25.15:06:15::SCWMssOS::Generating standalone artifcats
TRACE::2020-06-25.15:06:15::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/qemu/
TRACE::2020-06-25.15:06:15::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/qemu/
TRACE::2020-06-25.15:06:15::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/standalone_domain/qemu/
TRACE::2020-06-25.15:06:15::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/standalone_domain/qemu/
TRACE::2020-06-25.15:06:15::SCWMssOS:: Copying the user libraries. 
TRACE::2020-06-25.15:06:15::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:06:15::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:06:15::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:06:15::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-25.15:06:15::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:06:15::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-25.15:06:15::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_8
TRACE::2020-06-25.15:06:15::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_8
TRACE::2020-06-25.15:06:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-25.15:06:15::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-25.15:06:15::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

KEYINFO::2020-06-25.15:06:15::SCWMssOS::Could not open the swdb for system_1
KEYINFO::2020-06-25.15:06:15::SCWMssOS::Could not open the sw design at  system_1
ERROR: [Hsi 55-1558] Software Design system_1 is not found

TRACE::2020-06-25.15:06:15::SCWMssOS::Cleared the swdb table entry
TRACE::2020-06-25.15:06:15::SCWMssOS::No sw design opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-25.15:06:15::SCWMssOS::mss exists loading the mss file  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-25.15:06:15::SCWMssOS::Opened the sw design from mss  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-25.15:06:15::SCWMssOS::Adding the swdes entry C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2020-06-25.15:06:15::SCWMssOS::updating the scw layer about changes
TRACE::2020-06-25.15:06:16::SCWMssOS::Opened the sw design.  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-25.15:06:16::SCWMssOS::Completed writing the mss file at C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp
TRACE::2020-06-25.15:06:16::SCWMssOS::Mss edits present, copying mssfile into export location C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-25.15:06:16::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-06-25.15:06:16::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-06-25.15:06:16::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2020-06-25.15:06:16::SCWMssOS::doing bsp build ... 
TRACE::2020-06-25.15:06:16::SCWMssOS::System Command Ran  C: & cd  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp & make 
TRACE::2020-06-25.15:06:16::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/avbuf_v2_3/src"

TRACE::2020-06-25.15:06:16::SCWMssOS::make -C psu_cortexa53_0/libsrc/avbuf_v2_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2020-06-25.15:06:16::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-06-25.15:06:16::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/axipmon_v6_8/src"

TRACE::2020-06-25.15:06:16::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-06-25.15:06:16::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-06-25.15:06:16::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/clockps_v1_2/src"

TRACE::2020-06-25.15:06:16::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_2/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-06-25.15:06:16::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-06-25.15:06:16::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2020-06-25.15:06:16::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarc
TRACE::2020-06-25.15:06:16::SCWMssOS::h64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-06-25.15:06:16::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_7/src"

TRACE::2020-06-25.15:06:16::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2020-06-25.15:06:16::SCWMssOS::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-06-25.15:06:16::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/csudma_v1_6/src"

TRACE::2020-06-25.15:06:16::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_6/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-06-25.15:06:16::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-06-25.15:06:16::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/ddrcpsu_v1_2/src"

TRACE::2020-06-25.15:06:16::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_2/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-06-25.15:06:16::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-06-25.15:06:17::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/dpdma_v1_2/src"

TRACE::2020-06-25.15:06:17::SCWMssOS::make -C psu_cortexa53_0/libsrc/dpdma_v1_2/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2020-06-25.15:06:17::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-06-25.15:06:17::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/emacps_v3_11/src"

TRACE::2020-06-25.15:06:17::SCWMssOS::make -C psu_cortexa53_0/libsrc/emacps_v3_11/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-06-25.15:06:17::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-06-25.15:06:17::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/gpiops_v3_7/src"

TRACE::2020-06-25.15:06:17::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-06-25.15:06:17::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-06-25.15:06:17::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/gpio_v4_6/src"

TRACE::2020-06-25.15:06:17::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpio_v4_6/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2020-06-25.15:06:17::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-06-25.15:06:17::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/iicps_v3_11/src"

TRACE::2020-06-25.15:06:17::SCWMssOS::make -C psu_cortexa53_0/libsrc/iicps_v3_11/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-06-25.15:06:17::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-06-25.15:06:17::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/ipipsu_v2_6/src"

TRACE::2020-06-25.15:06:17::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_6/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-06-25.15:06:17::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-06-25.15:06:17::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/libmetal_v2_1/src"

TRACE::2020-06-25.15:06:17::SCWMssOS::make -C psu_cortexa53_0/libsrc/libmetal_v2_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2020-06-25.15:06:17::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-06-25.15:06:18::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/qspipsu_v1_11/src"

TRACE::2020-06-25.15:06:18::SCWMssOS::make -C psu_cortexa53_0/libsrc/qspipsu_v1_11/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2020-06-25.15:06:18::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-06-25.15:06:18::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/resetps_v1_3/src"

TRACE::2020-06-25.15:06:18::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-06-25.15:06:18::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-06-25.15:06:18::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/rfdc_v8_0/src"

TRACE::2020-06-25.15:06:18::SCWMssOS::make -C psu_cortexa53_0/libsrc/rfdc_v8_0/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2020-06-25.15:06:18::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-06-25.15:06:18::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/rtcpsu_v1_9/src"

TRACE::2020-06-25.15:06:18::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_9/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-06-25.15:06:18::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-06-25.15:06:18::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/scugic_v4_2/src"

TRACE::2020-06-25.15:06:18::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v4_2/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-06-25.15:06:18::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-06-25.15:06:18::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/sdps_v3_9/src"

TRACE::2020-06-25.15:06:18::SCWMssOS::make -C psu_cortexa53_0/libsrc/sdps_v3_9/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2020-06-25.15:06:18::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-06-25.15:06:18::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/standalone_v7_2/src"

TRACE::2020-06-25.15:06:18::SCWMssOS::make -C psu_cortexa53_0/libsrc/standalone_v7_2/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-06-25.15:06:18::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-06-25.15:06:19::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/sysmonpsu_v2_6/src"

TRACE::2020-06-25.15:06:19::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_6/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2020-06-25.15:06:19::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-06-25.15:06:19::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/ttcps_v3_11/src"

TRACE::2020-06-25.15:06:19::SCWMssOS::make -C psu_cortexa53_0/libsrc/ttcps_v3_11/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-06-25.15:06:19::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-06-25.15:06:19::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/uartps_v3_9/src"

TRACE::2020-06-25.15:06:19::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_9/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-06-25.15:06:19::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-06-25.15:06:19::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/usbpsu_v1_7/src"

TRACE::2020-06-25.15:06:19::SCWMssOS::make -C psu_cortexa53_0/libsrc/usbpsu_v1_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-06-25.15:06:19::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-06-25.15:06:19::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/video_common_v4_9/src"

TRACE::2020-06-25.15:06:19::SCWMssOS::make -C psu_cortexa53_0/libsrc/video_common_v4_9/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64
TRACE::2020-06-25.15:06:19::SCWMssOS::-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-06-25.15:06:20::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/wdtps_v3_3/src"

TRACE::2020-06-25.15:06:20::SCWMssOS::make -C psu_cortexa53_0/libsrc/wdtps_v3_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2020-06-25.15:06:20::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-06-25.15:06:20::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/zdma_v1_9/src"

TRACE::2020-06-25.15:06:20::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_9/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2020-06-25.15:06:20::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-06-25.15:06:20::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/avbuf_v2_3/src"

TRACE::2020-06-25.15:06:20::SCWMssOS::make -C psu_cortexa53_0/libsrc/avbuf_v2_3/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2020-06-25.15:06:20::SCWMssOS::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-06-25.15:06:20::SCWMssOS::"Compiling avbuf"

TRACE::2020-06-25.15:06:21::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/axipmon_v6_8/src"

TRACE::2020-06-25.15:06:21::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2020-06-25.15:06:21::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-06-25.15:06:21::SCWMssOS::"Compiling axipmon"

TRACE::2020-06-25.15:06:22::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/clockps_v1_2/src"

TRACE::2020-06-25.15:06:22::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2020-06-25.15:06:22::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-06-25.15:06:23::SCWMssOS::"Compiling clockps"

TRACE::2020-06-25.15:06:25::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2020-06-25.15:06:25::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64
TRACE::2020-06-25.15:06:25::SCWMssOS::-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-06-25.15:06:25::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2020-06-25.15:06:25::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_7/src"

TRACE::2020-06-25.15:06:25::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_7/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-06-25.15:06:25::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-06-25.15:06:25::SCWMssOS::"Compiling cpu_cortexa53"

TRACE::2020-06-25.15:06:26::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/csudma_v1_6/src"

TRACE::2020-06-25.15:06:26::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_6/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2020-06-25.15:06:26::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-06-25.15:06:26::SCWMssOS::"Compiling csudma"

TRACE::2020-06-25.15:06:27::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/ddrcpsu_v1_2/src"

TRACE::2020-06-25.15:06:27::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_2/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2020-06-25.15:06:27::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-06-25.15:06:27::SCWMssOS::"Compiling ddrcpsu"

TRACE::2020-06-25.15:06:27::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/dpdma_v1_2/src"

TRACE::2020-06-25.15:06:27::SCWMssOS::make -C psu_cortexa53_0/libsrc/dpdma_v1_2/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2020-06-25.15:06:27::SCWMssOS::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-06-25.15:06:27::SCWMssOS::"Compiling dpdma"

TRACE::2020-06-25.15:06:29::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/emacps_v3_11/src"

TRACE::2020-06-25.15:06:29::SCWMssOS::make -C psu_cortexa53_0/libsrc/emacps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2020-06-25.15:06:29::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-06-25.15:06:29::SCWMssOS::"Compiling emacps"

TRACE::2020-06-25.15:06:31::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/gpiops_v3_7/src"

TRACE::2020-06-25.15:06:31::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_7/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2020-06-25.15:06:31::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-06-25.15:06:31::SCWMssOS::"Compiling gpiops"

TRACE::2020-06-25.15:06:33::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/gpio_v4_6/src"

TRACE::2020-06-25.15:06:33::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpio_v4_6/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-a
TRACE::2020-06-25.15:06:33::SCWMssOS::s" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-06-25.15:06:33::SCWMssOS::"Compiling gpio"

TRACE::2020-06-25.15:06:34::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/iicps_v3_11/src"

TRACE::2020-06-25.15:06:34::SCWMssOS::make -C psu_cortexa53_0/libsrc/iicps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2020-06-25.15:06:34::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-06-25.15:06:34::SCWMssOS::"Compiling iicps"

TRACE::2020-06-25.15:06:37::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/ipipsu_v2_6/src"

TRACE::2020-06-25.15:06:37::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_6/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2020-06-25.15:06:37::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-06-25.15:06:37::SCWMssOS::"Compiling ipipsu"

TRACE::2020-06-25.15:06:38::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/libmetal_v2_1/src"

TRACE::2020-06-25.15:06:38::SCWMssOS::make -C psu_cortexa53_0/libsrc/libmetal_v2_1/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2020-06-25.15:06:38::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-06-25.15:06:41::SCWMssOS::Scanning dependencies of target metal-static

TRACE::2020-06-25.15:06:41::SCWMssOS::[  5%] Building C object lib/CMakeFiles/metal-static.dir/dma.c.obj

TRACE::2020-06-25.15:06:41::SCWMssOS::[ 10%] Building C object lib/CMakeFiles/metal-static.dir/device.c.obj

TRACE::2020-06-25.15:06:42::SCWMssOS::[ 15%] Building C object lib/CMakeFiles/metal-static.dir/init.c.obj

TRACE::2020-06-25.15:06:42::SCWMssOS::[ 21%] Building C object lib/CMakeFiles/metal-static.dir/io.c.obj

TRACE::2020-06-25.15:06:43::SCWMssOS::[ 26%] Building C object lib/CMakeFiles/metal-static.dir/irq.c.obj

TRACE::2020-06-25.15:06:43::SCWMssOS::[ 31%] Building C object lib/CMakeFiles/metal-static.dir/log.c.obj

TRACE::2020-06-25.15:06:43::SCWMssOS::[ 36%] Building C object lib/CMakeFiles/metal-static.dir/shmem.c.obj

TRACE::2020-06-25.15:06:44::SCWMssOS::[ 42%] Building C object lib/CMakeFiles/metal-static.dir/shmem-provider.c.obj

TRACE::2020-06-25.15:06:44::SCWMssOS::[ 47%] Building C object lib/CMakeFiles/metal-static.dir/softirq.c.obj

TRACE::2020-06-25.15:06:45::SCWMssOS::[ 52%] Building C object lib/CMakeFiles/metal-static.dir/version.c.obj

TRACE::2020-06-25.15:06:45::SCWMssOS::[ 57%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/condition.c.obj

TRACE::2020-06-25.15:06:45::SCWMssOS::[ 63%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/device.c.obj

TRACE::2020-06-25.15:06:46::SCWMssOS::[ 68%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/init.c.obj

TRACE::2020-06-25.15:06:46::SCWMssOS::[ 73%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/io.c.obj

TRACE::2020-06-25.15:06:46::SCWMssOS::[ 78%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/irq.c.obj

TRACE::2020-06-25.15:06:47::SCWMssOS::[ 84%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/time.c.obj

TRACE::2020-06-25.15:06:47::SCWMssOS::[ 89%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/zynqmp_a53/sys.c.obj

TRACE::2020-06-25.15:06:48::SCWMssOS::[ 94%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/xlnx_common/irq.c.obj

TRACE::2020-06-25.15:06:48::SCWMssOS::[100%] Linking C static library libmetal.a

TRACE::2020-06-25.15:06:48::SCWMssOS::C:/Xilinx/Vitis/2020.1/gnu/aarch64/nt/aarch64-none/bin/aarch64-none-elf-ar.exe cq libmetal.a  CMakeFiles/metal-static.dir/dma.c
TRACE::2020-06-25.15:06:48::SCWMssOS::.obj CMakeFiles/metal-static.dir/device.c.obj CMakeFiles/metal-static.dir/init.c.obj CMakeFiles/metal-static.dir/io.c.obj CMake
TRACE::2020-06-25.15:06:48::SCWMssOS::Files/metal-static.dir/irq.c.obj CMakeFiles/metal-static.dir/log.c.obj CMakeFiles/metal-static.dir/shmem.c.obj CMakeFiles/metal
TRACE::2020-06-25.15:06:48::SCWMssOS::-static.dir/shmem-provider.c.obj CMakeFiles/metal-static.dir/softirq.c.obj CMakeFiles/metal-static.dir/version.c.obj CMakeFiles
TRACE::2020-06-25.15:06:48::SCWMssOS::/metal-static.dir/system/generic/condition.c.obj CMakeFiles/metal-static.dir/system/generic/device.c.obj CMakeFiles/metal-stati
TRACE::2020-06-25.15:06:48::SCWMssOS::c.dir/system/generic/init.c.obj CMakeFiles/metal-static.dir/system/generic/io.c.obj CMakeFiles/metal-static.dir/system/generic/
TRACE::2020-06-25.15:06:48::SCWMssOS::irq.c.obj CMakeFiles/metal-static.dir/system/generic/time.c.obj CMakeFiles/metal-static.dir/system/generic/zynqmp_a53/sys.c.obj
TRACE::2020-06-25.15:06:48::SCWMssOS:: CMakeFiles/metal-static.dir/system/generic/xlnx_common/irq.c.obj

TRACE::2020-06-25.15:06:48::SCWMssOS::C:/Xilinx/Vitis/2020.1/gnu/aarch64/nt/aarch64-none/bin/aarch64-none-elf-ranlib.exe libmetal.a

TRACE::2020-06-25.15:06:48::SCWMssOS::[100%] Built target metal-static

TRACE::2020-06-25.15:06:48::SCWMssOS::Install the project...

TRACE::2020-06-25.15:06:48::SCWMssOS::-- Install configuration: "Debug"

TRACE::2020-06-25.15:06:48::SCWMssOS::-- Installing: ../../../include/metal/alloc.h

TRACE::2020-06-25.15:06:48::SCWMssOS::-- Installing: ../../../include/metal/assert.h

TRACE::2020-06-25.15:06:48::SCWMssOS::-- Installing: ../../../include/metal/atomic.h

TRACE::2020-06-25.15:06:48::SCWMssOS::-- Installing: ../../../include/metal/cache.h

TRACE::2020-06-25.15:06:48::SCWMssOS::-- Installing: ../../../include/metal/compiler.h

TRACE::2020-06-25.15:06:48::SCWMssOS::-- Installing: ../../../include/metal/condition.h

TRACE::2020-06-25.15:06:48::SCWMssOS::-- Installing: ../../../include/metal/config.h

TRACE::2020-06-25.15:06:48::SCWMssOS::-- Installing: ../../../include/metal/cpu.h

TRACE::2020-06-25.15:06:48::SCWMssOS::-- Installing: ../../../include/metal/device.h

TRACE::2020-06-25.15:06:48::SCWMssOS::-- Installing: ../../../include/metal/dma.h

TRACE::2020-06-25.15:06:49::SCWMssOS::-- Installing: ../../../include/metal/io.h

TRACE::2020-06-25.15:06:49::SCWMssOS::-- Installing: ../../../include/metal/irq.h

TRACE::2020-06-25.15:06:49::SCWMssOS::-- Installing: ../../../include/metal/irq_controller.h

TRACE::2020-06-25.15:06:49::SCWMssOS::-- Installing: ../../../include/metal/list.h

TRACE::2020-06-25.15:06:49::SCWMssOS::-- Installing: ../../../include/metal/log.h

TRACE::2020-06-25.15:06:49::SCWMssOS::-- Installing: ../../../include/metal/mutex.h

TRACE::2020-06-25.15:06:49::SCWMssOS::-- Installing: ../../../include/metal/scatterlist.h

TRACE::2020-06-25.15:06:49::SCWMssOS::-- Installing: ../../../include/metal/shmem.h

TRACE::2020-06-25.15:06:49::SCWMssOS::-- Installing: ../../../include/metal/shmem-provider.h

TRACE::2020-06-25.15:06:49::SCWMssOS::-- Installing: ../../../include/metal/sleep.h

TRACE::2020-06-25.15:06:49::SCWMssOS::-- Installing: ../../../include/metal/softirq.h

TRACE::2020-06-25.15:06:49::SCWMssOS::-- Installing: ../../../include/metal/spinlock.h

TRACE::2020-06-25.15:06:49::SCWMssOS::-- Installing: ../../../include/metal/sys.h

TRACE::2020-06-25.15:06:49::SCWMssOS::-- Installing: ../../../include/metal/time.h

TRACE::2020-06-25.15:06:49::SCWMssOS::-- Installing: ../../../include/metal/utilities.h

TRACE::2020-06-25.15:06:49::SCWMssOS::-- Installing: ../../../include/metal/version.h

TRACE::2020-06-25.15:06:49::SCWMssOS::-- Installing: ../../../include/metal/compiler/gcc/atomic.h

TRACE::2020-06-25.15:06:49::SCWMssOS::-- Installing: ../../../include/metal/compiler/gcc/compiler.h

TRACE::2020-06-25.15:06:49::SCWMssOS::-- Installing: ../../../include/metal/compiler/iar/compiler.h

TRACE::2020-06-25.15:06:49::SCWMssOS::-- Installing: ../../../include/metal/processor/arm/atomic.h

TRACE::2020-06-25.15:06:49::SCWMssOS::-- Installing: ../../../include/metal/processor/arm/cpu.h

TRACE::2020-06-25.15:06:49::SCWMssOS::-- Installing: ../../../include/metal/system/generic/alloc.h

TRACE::2020-06-25.15:06:49::SCWMssOS::-- Installing: ../../../include/metal/system/generic/assert.h

TRACE::2020-06-25.15:06:49::SCWMssOS::-- Installing: ../../../include/metal/system/generic/cache.h

TRACE::2020-06-25.15:06:49::SCWMssOS::-- Installing: ../../../include/metal/system/generic/condition.h

TRACE::2020-06-25.15:06:49::SCWMssOS::-- Installing: ../../../include/metal/system/generic/io.h

TRACE::2020-06-25.15:06:49::SCWMssOS::-- Installing: ../../../include/metal/system/generic/irq.h

TRACE::2020-06-25.15:06:49::SCWMssOS::-- Installing: ../../../include/metal/system/generic/log.h

TRACE::2020-06-25.15:06:49::SCWMssOS::-- Installing: ../../../include/metal/system/generic/mutex.h

TRACE::2020-06-25.15:06:49::SCWMssOS::-- Installing: ../../../include/metal/system/generic/sleep.h

TRACE::2020-06-25.15:06:49::SCWMssOS::-- Installing: ../../../include/metal/system/generic/sys.h

TRACE::2020-06-25.15:06:49::SCWMssOS::-- Installing: ../../../include/metal/system/generic/zynqmp_a53/sys.h

TRACE::2020-06-25.15:06:49::SCWMssOS::-- Installing: ../../../include/metal/system/generic/xlnx_common/sys.h

TRACE::2020-06-25.15:06:49::SCWMssOS::-- Installing: ../../../lib/libmetal.a

TRACE::2020-06-25.15:06:49::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/qspipsu_v1_11/src"

TRACE::2020-06-25.15:06:49::SCWMssOS::make -C psu_cortexa53_0/libsrc/qspipsu_v1_11/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2020-06-25.15:06:49::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-06-25.15:06:49::SCWMssOS::"Compiling qspipsu"

TRACE::2020-06-25.15:06:51::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/resetps_v1_3/src"

TRACE::2020-06-25.15:06:51::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_3/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2020-06-25.15:06:51::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-06-25.15:06:51::SCWMssOS::"Compiling resetps"

TRACE::2020-06-25.15:06:52::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/rfdc_v8_0/src"

TRACE::2020-06-25.15:06:52::SCWMssOS::make -C psu_cortexa53_0/libsrc/rfdc_v8_0/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-a
TRACE::2020-06-25.15:06:52::SCWMssOS::s" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-06-25.15:06:52::SCWMssOS::"Compiling rfdc"

TRACE::2020-06-25.15:07:00::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/rtcpsu_v1_9/src"

TRACE::2020-06-25.15:07:00::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_9/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2020-06-25.15:07:00::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-06-25.15:07:00::SCWMssOS::"Compiling rtcpsu"

TRACE::2020-06-25.15:07:01::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/scugic_v4_2/src"

TRACE::2020-06-25.15:07:01::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v4_2/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2020-06-25.15:07:01::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-06-25.15:07:01::SCWMssOS::"Compiling scugic"

TRACE::2020-06-25.15:07:03::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/sdps_v3_9/src"

TRACE::2020-06-25.15:07:03::SCWMssOS::make -C psu_cortexa53_0/libsrc/sdps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-a
TRACE::2020-06-25.15:07:03::SCWMssOS::s" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-06-25.15:07:03::SCWMssOS::"Compiling sdps"

TRACE::2020-06-25.15:07:05::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/standalone_v7_2/src"

TRACE::2020-06-25.15:07:05::SCWMssOS::make -C psu_cortexa53_0/libsrc/standalone_v7_2/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-06-25.15:07:05::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-06-25.15:07:06::SCWMssOS::"Compiling standalone ARMv8 64 bit"

TRACE::2020-06-25.15:07:12::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/sysmonpsu_v2_6/src"

TRACE::2020-06-25.15:07:12::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_6/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-06-25.15:07:12::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-06-25.15:07:12::SCWMssOS::"Compiling sysmonpsu"

TRACE::2020-06-25.15:07:14::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/ttcps_v3_11/src"

TRACE::2020-06-25.15:07:14::SCWMssOS::make -C psu_cortexa53_0/libsrc/ttcps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2020-06-25.15:07:14::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-06-25.15:07:14::SCWMssOS::"Compiling ttcps"

TRACE::2020-06-25.15:07:16::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/uartps_v3_9/src"

TRACE::2020-06-25.15:07:16::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2020-06-25.15:07:16::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-06-25.15:07:16::SCWMssOS::"Compiling uartps"

TRACE::2020-06-25.15:07:18::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/usbpsu_v1_7/src"

TRACE::2020-06-25.15:07:18::SCWMssOS::make -C psu_cortexa53_0/libsrc/usbpsu_v1_7/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2020-06-25.15:07:18::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-06-25.15:07:18::SCWMssOS::"Compiling usbpsu"

TRACE::2020-06-25.15:07:22::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/video_common_v4_9/src"

TRACE::2020-06-25.15:07:22::SCWMssOS::make -C psu_cortexa53_0/libsrc/video_common_v4_9/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2020-06-25.15:07:22::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-06-25.15:07:22::SCWMssOS::"Compiling video_common"

TRACE::2020-06-25.15:07:24::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/wdtps_v3_3/src"

TRACE::2020-06-25.15:07:24::SCWMssOS::make -C psu_cortexa53_0/libsrc/wdtps_v3_3/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2020-06-25.15:07:24::SCWMssOS::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-06-25.15:07:24::SCWMssOS::"Compiling wdtps"

TRACE::2020-06-25.15:07:25::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/zdma_v1_9/src"

TRACE::2020-06-25.15:07:25::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_9/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-a
TRACE::2020-06-25.15:07:25::SCWMssOS::s" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-06-25.15:07:25::SCWMssOS::"Compiling zdma"

TRACE::2020-06-25.15:07:27::SCWMssOS::'Finished building libraries'

TRACE::2020-06-25.15:07:28::SCWMssOS::Copying to export directory.
TRACE::2020-06-25.15:07:28::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-06-25.15:07:28::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-06-25.15:07:28::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-06-25.15:07:28::SCWSystem::Completed Processing the sysconfig test_proj_plat
LOG::2020-06-25.15:07:28::SCWPlatform::Completed generating the artifacts for system configuration test_proj_plat
TRACE::2020-06-25.15:07:28::SCWPlatform::Started preparing the platform 
TRACE::2020-06-25.15:07:28::SCWSystem::Writing the bif file for system config test_proj_plat
TRACE::2020-06-25.15:07:28::SCWSystem::dir created 
TRACE::2020-06-25.15:07:28::SCWSystem::Writing the bif 
TRACE::2020-06-25.15:07:28::SCWPlatform::Started writing the spfm file 
TRACE::2020-06-25.15:07:29::SCWPlatform::Started writing the xpfm file 
TRACE::2020-06-25.15:07:29::SCWPlatform::Completed generating the platform
TRACE::2020-06-25.15:07:29::SCWMssOS::Saving the mss changes C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-06-25.15:07:29::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-06-25.15:07:29::SCWMssOS::Completed writemss as part of save.
TRACE::2020-06-25.15:07:29::SCWMssOS::Commit changes completed.
TRACE::2020-06-25.15:07:29::SCWMssOS::Saving the mss changes C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-06-25.15:07:29::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-06-25.15:07:29::SCWMssOS::Completed writemss as part of save.
TRACE::2020-06-25.15:07:29::SCWMssOS::Commit changes completed.
TRACE::2020-06-25.15:07:29::SCWMssOS::Saving the mss changes C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-25.15:07:29::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-06-25.15:07:29::SCWMssOS::Completed writemss as part of save.
TRACE::2020-06-25.15:07:29::SCWMssOS::Commit changes completed.
TRACE::2020-06-25.15:07:29::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:07:29::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:07:29::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:07:29::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-25.15:07:29::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:07:29::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-25.15:07:29::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_8
TRACE::2020-06-25.15:07:29::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_8
TRACE::2020-06-25.15:07:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-25.15:07:29::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-06-25.15:07:29::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-06-25.15:07:29::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-06-25.15:07:29::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:07:29::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:07:29::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:07:29::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-25.15:07:29::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:07:29::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-25.15:07:29::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_8
TRACE::2020-06-25.15:07:29::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_8
TRACE::2020-06-25.15:07:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-25.15:07:29::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-06-25.15:07:29::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-06-25.15:07:29::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-06-25.15:07:29::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:07:29::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:07:29::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:07:29::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-25.15:07:29::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:07:29::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-25.15:07:29::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_8
TRACE::2020-06-25.15:07:29::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_8
TRACE::2020-06-25.15:07:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-25.15:07:29::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-25.15:07:29::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-06-25.15:07:29::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-25.15:07:29::SCWWriter::formatted JSON is {
	"platformName":	"test_proj_plat",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"test_proj_plat",
	"platHandOff":	"C:/James/test_project/top_level_block_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/top_level_block_design_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"test_proj_plat",
	"systems":	[{
			"systemName":	"test_proj_plat",
			"systemDesc":	"test_proj_plat",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"test_proj_plat",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"9bd1196b3623da8a7f59f881ed9e474c",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilsecure:4.2", "xilpm:3.1"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"450f401bdef1ba8f42dd7e8892fb54f6",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.2", "xilsecure:4.2", "xilskey:6.9"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"71edf75e2705a7b42e4712d4eff2bdd8",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_coresight_0",
							"stdout":	"psu_coresight_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-06-25.15:07:29::SCWPlatform::updated the xpfm file.
TRACE::2020-06-25.15:07:29::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:07:29::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:07:29::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:07:29::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-25.15:07:29::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-25.15:07:29::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-25.15:07:29::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_8
TRACE::2020-06-25.15:07:29::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_8
TRACE::2020-06-25.15:07:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-25.15:07:29::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-25.15:07:29::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-06-25.15:07:29::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-30.16:05:43::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:05:43::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:05:43::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:05:43::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-30.16:05:43::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:05:43::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-30.16:05:43::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-06-30.16:05:57::SCWPlatform::Opened new HwDB with name top_level_block_design_wrapper_0
TRACE::2020-06-30.16:05:57::SCWReader::Active system found as  test_proj_plat
TRACE::2020-06-30.16:05:57::SCWReader::Handling sysconfig test_proj_plat
TRACE::2020-06-30.16:05:57::SCWDomain::checking for install qemu data   : 
TRACE::2020-06-30.16:05:57::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/
TRACE::2020-06-30.16:05:57::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2020-06-30.16:05:57::SCWDomain:: Using the PMUQEMU args from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2020-06-30.16:05:57::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:05:57::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:05:57::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:05:57::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-30.16:05:57::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:05:57::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-30.16:05:57::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_0
TRACE::2020-06-30.16:05:57::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_0
TRACE::2020-06-30.16:05:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-30.16:05:57::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:05:57::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:05:57::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:05:57::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-30.16:05:57::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:05:57::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-30.16:05:57::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_0
TRACE::2020-06-30.16:05:57::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_0
TRACE::2020-06-30.16:05:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-30.16:05:57::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:05:57::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:05:57::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:05:57::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-30.16:05:57::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:05:57::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-30.16:05:57::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_0
TRACE::2020-06-30.16:05:57::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_0
TRACE::2020-06-30.16:05:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-30.16:05:57::SCWReader::Boot application domain added for zynqmp_fsbl
TRACE::2020-06-30.16:05:57::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:05:57::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:05:57::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:05:57::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-30.16:05:57::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:05:57::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-30.16:05:57::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_0
TRACE::2020-06-30.16:05:57::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_0
TRACE::2020-06-30.16:05:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-30.16:05:57::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-06-30.16:05:57::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-06-30.16:05:57::SCWMssOS::No sw design opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-06-30.16:05:57::SCWMssOS::mss exists loading the mss file  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-06-30.16:05:57::SCWMssOS::Opened the sw design from mss  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-06-30.16:05:57::SCWMssOS::Adding the swdes entry C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2020-06-30.16:05:57::SCWMssOS::updating the scw layer about changes
TRACE::2020-06-30.16:05:57::SCWMssOS::Opened the sw design.  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-06-30.16:05:57::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:05:57::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:05:57::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:05:57::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-30.16:05:57::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:05:57::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-30.16:05:57::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_0
TRACE::2020-06-30.16:05:57::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_0
TRACE::2020-06-30.16:05:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-30.16:05:57::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-06-30.16:05:57::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-06-30.16:05:57::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-06-30.16:05:57::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2020-06-30.16:05:57::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:05:57::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:05:57::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:05:57::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-30.16:05:57::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:05:57::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-30.16:05:57::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_0
TRACE::2020-06-30.16:05:57::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_0
TRACE::2020-06-30.16:05:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-30.16:05:57::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-06-30.16:05:57::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-06-30.16:05:57::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-06-30.16:05:57::SCWMssOS:: library already available in sw design:  xilsecure:4.2
TRACE::2020-06-30.16:05:57::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:05:57::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:05:57::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:05:57::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-30.16:05:57::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:05:57::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-30.16:05:57::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_0
TRACE::2020-06-30.16:05:57::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_0
TRACE::2020-06-30.16:05:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-30.16:05:57::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-06-30.16:05:57::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-06-30.16:05:57::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-06-30.16:05:57::SCWMssOS:: library already available in sw design:  xilpm:3.1
TRACE::2020-06-30.16:05:57::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:05:57::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:05:57::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:05:57::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-30.16:05:57::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:05:57::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-30.16:05:57::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_0
TRACE::2020-06-30.16:05:57::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_0
TRACE::2020-06-30.16:05:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-30.16:05:57::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-06-30.16:05:57::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-06-30.16:05:57::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-06-30.16:05:57::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:05:57::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:05:57::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:05:57::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-30.16:05:57::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:05:57::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-30.16:05:57::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_0
TRACE::2020-06-30.16:05:57::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_0
TRACE::2020-06-30.16:05:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-30.16:05:57::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-06-30.16:05:57::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-06-30.16:05:57::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-06-30.16:05:57::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:05:57::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:05:57::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:05:57::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-30.16:05:57::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:05:57::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-30.16:05:57::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_0
TRACE::2020-06-30.16:05:57::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_0
TRACE::2020-06-30.16:05:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-30.16:05:57::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-06-30.16:05:57::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-06-30.16:05:57::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-06-30.16:05:57::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:05:57::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:05:57::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:05:57::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-30.16:05:57::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:05:57::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-30.16:05:57::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_0
TRACE::2020-06-30.16:05:57::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_0
TRACE::2020-06-30.16:05:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-30.16:05:57::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-06-30.16:05:57::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-06-30.16:05:57::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-06-30.16:05:57::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:05:57::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:05:57::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:05:57::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-30.16:05:57::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:05:57::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-30.16:05:57::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_0
TRACE::2020-06-30.16:05:57::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_0
TRACE::2020-06-30.16:05:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-30.16:05:57::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-06-30.16:05:57::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-06-30.16:05:57::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-06-30.16:05:57::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:05:57::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:05:57::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:05:57::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-30.16:05:57::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:05:57::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-30.16:05:57::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_0
TRACE::2020-06-30.16:05:57::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_0
TRACE::2020-06-30.16:05:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-30.16:05:57::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-06-30.16:05:57::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-06-30.16:05:57::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-06-30.16:05:57::SCWMssOS::Saving the mss changes C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-06-30.16:05:57::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-06-30.16:05:57::SCWMssOS::Completed writemss as part of save.
TRACE::2020-06-30.16:05:57::SCWMssOS::Commit changes completed.
TRACE::2020-06-30.16:05:57::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-06-30.16:05:57::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-06-30.16:05:57::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:05:57::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:05:57::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:05:57::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-30.16:05:57::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:05:57::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-30.16:05:57::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_0
TRACE::2020-06-30.16:05:57::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_0
TRACE::2020-06-30.16:05:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-30.16:05:57::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-06-30.16:05:57::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-06-30.16:05:57::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-06-30.16:05:57::SCWReader::No isolation master present  
TRACE::2020-06-30.16:05:57::SCWDomain::checking for install qemu data   : 
TRACE::2020-06-30.16:05:57::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/
TRACE::2020-06-30.16:05:57::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2020-06-30.16:05:57::SCWDomain:: Using the PMUQEMU args from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2020-06-30.16:05:57::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:05:57::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:05:57::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:05:57::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-30.16:05:57::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:05:57::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-30.16:05:57::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_0
TRACE::2020-06-30.16:05:57::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_0
TRACE::2020-06-30.16:05:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-30.16:05:57::SCWReader::Boot application domain added for zynqmp_pmufw
TRACE::2020-06-30.16:05:57::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:05:57::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:05:57::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:05:57::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-30.16:05:57::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:05:57::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-30.16:05:57::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_0
TRACE::2020-06-30.16:05:57::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_0
TRACE::2020-06-30.16:05:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-30.16:05:57::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-06-30.16:05:57::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-06-30.16:05:57::SCWMssOS::No sw design opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-06-30.16:05:57::SCWMssOS::mss exists loading the mss file  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-06-30.16:05:57::SCWMssOS::Opened the sw design from mss  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-06-30.16:05:57::SCWMssOS::Adding the swdes entry C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_0
TRACE::2020-06-30.16:05:57::SCWMssOS::updating the scw layer about changes
TRACE::2020-06-30.16:05:58::SCWMssOS::Opened the sw design.  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-06-30.16:05:58::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:05:58::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:05:58::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:05:58::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-30.16:05:58::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:05:58::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-30.16:05:58::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_0
TRACE::2020-06-30.16:05:58::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_0
TRACE::2020-06-30.16:05:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-30.16:05:58::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-06-30.16:05:58::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-06-30.16:05:58::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-06-30.16:05:58::SCWMssOS:: library already available in sw design:  xilfpga:5.2
TRACE::2020-06-30.16:05:58::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:05:58::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:05:58::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:05:58::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-30.16:05:58::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:05:58::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-30.16:05:58::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_0
TRACE::2020-06-30.16:05:58::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_0
TRACE::2020-06-30.16:05:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-30.16:05:58::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-06-30.16:05:58::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-06-30.16:05:58::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-06-30.16:05:58::SCWMssOS:: library already available in sw design:  xilsecure:4.2
TRACE::2020-06-30.16:05:58::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:05:58::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:05:58::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:05:58::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-30.16:05:58::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:05:58::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-30.16:05:58::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_0
TRACE::2020-06-30.16:05:58::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_0
TRACE::2020-06-30.16:05:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-30.16:05:58::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-06-30.16:05:58::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-06-30.16:05:58::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-06-30.16:05:58::SCWMssOS:: library already available in sw design:  xilskey:6.9
TRACE::2020-06-30.16:05:58::SCWMssOS::Saving the mss changes C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-06-30.16:05:58::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-06-30.16:05:58::SCWMssOS::Completed writemss as part of save.
TRACE::2020-06-30.16:05:58::SCWMssOS::Commit changes completed.
TRACE::2020-06-30.16:05:58::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-06-30.16:05:58::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-06-30.16:05:58::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:05:58::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:05:58::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:05:58::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-30.16:05:58::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:05:58::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-30.16:05:58::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_0
TRACE::2020-06-30.16:05:58::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_0
TRACE::2020-06-30.16:05:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-30.16:05:58::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-06-30.16:05:58::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-06-30.16:05:58::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-06-30.16:05:58::SCWReader::No isolation master present  
TRACE::2020-06-30.16:05:58::SCWDomain::checking for install qemu data   : 
TRACE::2020-06-30.16:05:58::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/
TRACE::2020-06-30.16:05:58::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2020-06-30.16:05:58::SCWDomain:: Using the PMUQEMU args from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2020-06-30.16:05:58::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:05:58::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:05:58::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:05:58::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-30.16:05:58::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:05:58::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-30.16:05:58::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_0
TRACE::2020-06-30.16:05:58::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_0
TRACE::2020-06-30.16:05:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-30.16:05:58::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:05:58::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:05:58::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:05:58::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-30.16:05:58::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:05:58::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-30.16:05:58::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_0
TRACE::2020-06-30.16:05:58::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_0
TRACE::2020-06-30.16:05:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-30.16:05:58::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:05:58::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:05:58::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:05:58::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-30.16:05:58::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:05:58::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-30.16:05:58::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_0
TRACE::2020-06-30.16:05:58::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_0
TRACE::2020-06-30.16:05:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-30.16:05:58::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-30.16:05:58::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-06-30.16:05:58::SCWMssOS::No sw design opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-30.16:05:58::SCWMssOS::mss exists loading the mss file  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-30.16:05:58::SCWMssOS::Opened the sw design from mss  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-30.16:05:58::SCWMssOS::Adding the swdes entry C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2020-06-30.16:05:58::SCWMssOS::updating the scw layer about changes
TRACE::2020-06-30.16:05:58::SCWMssOS::Opened the sw design.  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-30.16:05:58::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:05:58::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:05:58::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:05:58::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-30.16:05:58::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:05:58::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-30.16:05:58::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_0
TRACE::2020-06-30.16:05:58::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_0
TRACE::2020-06-30.16:05:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-30.16:05:58::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-30.16:05:58::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-06-30.16:05:58::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-30.16:05:58::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:05:58::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:05:58::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:05:58::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-30.16:05:58::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:05:58::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-30.16:05:58::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_0
TRACE::2020-06-30.16:05:58::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_0
TRACE::2020-06-30.16:05:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-30.16:05:58::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-30.16:05:58::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-06-30.16:05:58::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-30.16:05:58::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:05:58::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:05:58::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:05:58::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-30.16:05:58::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:05:58::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-30.16:05:58::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_0
TRACE::2020-06-30.16:05:58::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_0
TRACE::2020-06-30.16:05:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-30.16:05:58::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-30.16:05:58::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-06-30.16:05:58::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-30.16:05:58::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:05:58::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:05:58::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:05:58::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-30.16:05:58::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:05:58::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-30.16:05:58::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_0
TRACE::2020-06-30.16:05:58::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_0
TRACE::2020-06-30.16:05:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-30.16:05:58::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-30.16:05:58::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-06-30.16:05:58::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-30.16:05:58::SCWMssOS::Saving the mss changes C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-30.16:05:58::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-06-30.16:05:58::SCWMssOS::Completed writemss as part of save.
TRACE::2020-06-30.16:05:58::SCWMssOS::Commit changes completed.
TRACE::2020-06-30.16:05:58::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-06-30.16:05:58::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-06-30.16:05:58::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:05:58::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:05:58::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:05:58::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-30.16:05:58::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:05:58::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-30.16:05:58::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_0
TRACE::2020-06-30.16:05:58::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_0
TRACE::2020-06-30.16:05:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-30.16:05:58::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-30.16:05:58::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-06-30.16:05:58::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-30.16:05:58::SCWReader::No isolation master present  
TRACE::2020-06-30.16:05:58::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:05:58::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:05:58::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:05:58::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-30.16:05:58::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:05:58::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-30.16:05:58::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_0
TRACE::2020-06-30.16:05:58::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_0
TRACE::2020-06-30.16:05:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-30.16:05:58::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-30.16:05:58::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-06-30.16:05:58::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-30.16:06:00::SCWMssOS::In reload Mss file.
TRACE::2020-06-30.16:06:00::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:06:00::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:06:00::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:06:00::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-30.16:06:00::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:06:00::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-30.16:06:00::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_0
TRACE::2020-06-30.16:06:00::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_0
TRACE::2020-06-30.16:06:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-30.16:06:00::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-30.16:06:00::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

KEYINFO::2020-06-30.16:06:00::SCWMssOS::Could not open the swdb for system_1
KEYINFO::2020-06-30.16:06:00::SCWMssOS::Could not open the sw design at  system_1
ERROR: [Hsi 55-1558] Software Design system_1 is not found

TRACE::2020-06-30.16:06:00::SCWMssOS::Cleared the swdb table entry
TRACE::2020-06-30.16:06:00::SCWMssOS::No sw design opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-30.16:06:00::SCWMssOS::mss exists loading the mss file  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-30.16:06:00::SCWMssOS::Opened the sw design from mss  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-30.16:06:00::SCWMssOS::Adding the swdes entry C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2020-06-30.16:06:00::SCWMssOS::updating the scw layer about changes
TRACE::2020-06-30.16:06:00::SCWMssOS::Opened the sw design.  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-30.16:06:00::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:06:00::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:06:00::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:06:00::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-30.16:06:00::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:06:00::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-30.16:06:00::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_0
TRACE::2020-06-30.16:06:00::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_0
TRACE::2020-06-30.16:06:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-30.16:06:00::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-30.16:06:00::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-06-30.16:06:00::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-30.16:06:00::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:06:00::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:06:00::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:06:00::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-30.16:06:00::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:06:00::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-30.16:06:00::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_0
TRACE::2020-06-30.16:06:00::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_0
TRACE::2020-06-30.16:06:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-30.16:06:00::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-30.16:06:00::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-06-30.16:06:00::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-30.16:06:00::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:06:00::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:06:00::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:06:00::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-30.16:06:00::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:06:00::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-30.16:06:00::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_0
TRACE::2020-06-30.16:06:00::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_0
TRACE::2020-06-30.16:06:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-30.16:06:00::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-30.16:06:00::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-06-30.16:06:00::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-30.16:06:00::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:06:00::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:06:00::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:06:00::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-30.16:06:00::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:06:00::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-30.16:06:00::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_0
TRACE::2020-06-30.16:06:00::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_0
TRACE::2020-06-30.16:06:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-30.16:06:00::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-30.16:06:00::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-06-30.16:06:00::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-30.16:06:00::SCWMssOS::Saving the mss changes C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-30.16:06:00::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-06-30.16:06:00::SCWMssOS::Completed writemss as part of save.
TRACE::2020-06-30.16:06:00::SCWMssOS::Commit changes completed.
TRACE::2020-06-30.16:06:00::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:06:00::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:06:00::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:06:00::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-30.16:06:00::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:06:00::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-30.16:06:00::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_0
TRACE::2020-06-30.16:06:00::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_0
TRACE::2020-06-30.16:06:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-30.16:06:00::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-30.16:06:00::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-06-30.16:06:00::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-30.16:06:00::SCWMssOS::Removing the swdes entry for  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-30.16:06:07::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:06:07::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:06:07::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:06:07::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-30.16:06:07::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:06:07::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-30.16:06:07::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_0
TRACE::2020-06-30.16:06:07::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_0
TRACE::2020-06-30.16:06:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-30.16:06:07::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-30.16:06:07::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-06-30.16:06:07::SCWMssOS::No sw design opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-30.16:06:07::SCWMssOS::mss exists loading the mss file  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-30.16:06:07::SCWMssOS::Opened the sw design from mss  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-30.16:06:07::SCWMssOS::Adding the swdes entry C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2020-06-30.16:06:07::SCWMssOS::updating the scw layer about changes
TRACE::2020-06-30.16:06:07::SCWMssOS::Opened the sw design.  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-30.16:06:13::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:06:13::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:06:13::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:06:13::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-30.16:06:13::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:06:13::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-30.16:06:13::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_0
TRACE::2020-06-30.16:06:13::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_0
TRACE::2020-06-30.16:06:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-30.16:06:13::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-30.16:06:13::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-06-30.16:06:13::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-30.16:06:13::SCWMssOS::Adding Library:  lwip211:1.2
TRACE::2020-06-30.16:06:13::SCWMssOS::Added Library:  lwip211
TRACE::2020-06-30.16:06:23::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:06:23::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:06:23::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:06:23::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-30.16:06:23::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:06:23::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-30.16:06:23::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_0
TRACE::2020-06-30.16:06:23::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_0
TRACE::2020-06-30.16:06:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-30.16:06:23::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-30.16:06:23::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-06-30.16:06:23::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-30.16:06:23::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:06:23::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:06:23::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:06:23::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-30.16:06:23::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:06:23::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-30.16:06:23::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_0
TRACE::2020-06-30.16:06:23::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_0
TRACE::2020-06-30.16:06:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-30.16:06:23::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-30.16:06:23::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-06-30.16:06:23::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-30.16:06:37::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:06:37::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:06:37::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:06:37::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-30.16:06:37::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:06:37::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-30.16:06:37::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_0
TRACE::2020-06-30.16:06:37::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_0
TRACE::2020-06-30.16:06:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-30.16:06:37::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-30.16:06:37::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-06-30.16:06:37::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-30.16:06:37::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:06:37::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:06:37::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:06:37::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-30.16:06:37::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:06:37::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-30.16:06:37::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_0
TRACE::2020-06-30.16:06:37::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_0
TRACE::2020-06-30.16:06:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-30.16:06:37::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-30.16:06:37::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-06-30.16:06:37::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-30.16:06:37::SCWMssOS::Saving the mss changes C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-06-30.16:06:37::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-06-30.16:06:37::SCWMssOS::Completed writemss as part of save.
TRACE::2020-06-30.16:06:37::SCWMssOS::Commit changes completed.
TRACE::2020-06-30.16:06:37::SCWMssOS::Saving the mss changes C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-06-30.16:06:37::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-06-30.16:06:37::SCWMssOS::Completed writemss as part of save.
TRACE::2020-06-30.16:06:37::SCWMssOS::Commit changes completed.
TRACE::2020-06-30.16:06:37::SCWMssOS::Saving the mss changes C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-30.16:06:37::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-06-30.16:06:37::SCWMssOS::Completed writemss as part of save.
TRACE::2020-06-30.16:06:37::SCWMssOS::Commit changes completed.
TRACE::2020-06-30.16:06:37::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:06:37::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:06:37::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:06:37::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-30.16:06:37::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:06:37::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-30.16:06:37::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_0
TRACE::2020-06-30.16:06:37::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_0
TRACE::2020-06-30.16:06:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-30.16:06:37::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-06-30.16:06:37::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-06-30.16:06:37::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-06-30.16:06:37::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:06:37::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:06:37::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:06:37::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-30.16:06:37::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:06:37::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-30.16:06:37::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_0
TRACE::2020-06-30.16:06:37::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_0
TRACE::2020-06-30.16:06:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-30.16:06:37::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-06-30.16:06:37::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-06-30.16:06:37::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-06-30.16:06:37::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:06:37::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:06:37::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:06:37::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-30.16:06:37::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:06:37::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-30.16:06:37::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_0
TRACE::2020-06-30.16:06:37::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_0
TRACE::2020-06-30.16:06:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-30.16:06:37::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-30.16:06:37::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-06-30.16:06:37::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-30.16:06:37::SCWWriter::formatted JSON is {
	"platformName":	"test_proj_plat",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"test_proj_plat",
	"platHandOff":	"C:/James/test_project/top_level_block_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/top_level_block_design_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"test_proj_plat",
	"systems":	[{
			"systemName":	"test_proj_plat",
			"systemDesc":	"test_proj_plat",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"test_proj_plat",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"9bd1196b3623da8a7f59f881ed9e474c",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilsecure:4.2", "xilpm:3.1"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"450f401bdef1ba8f42dd7e8892fb54f6",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.2", "xilsecure:4.2", "xilskey:6.9"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"71edf75e2705a7b42e4712d4eff2bdd8",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip211:1.2"],
					"libOptions":	{
						"lwip211":	{
							"dhcp_does_arp_check":	"false",
							"lwip_dhcp":	"true",
							"libOptionNames":	["dhcp_does_arp_check", "lwip_dhcp"]
						},
						"standalone":	{
							"stdin":	"psu_coresight_0",
							"stdout":	"psu_coresight_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["lwip211", "standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-06-30.16:06:37::SCWMssOS::Saving the mss changes C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-30.16:06:37::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-06-30.16:06:37::SCWMssOS::Completed writemss as part of save.
TRACE::2020-06-30.16:06:37::SCWMssOS::Commit changes completed.
TRACE::2020-06-30.16:06:37::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:06:37::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:06:37::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:06:37::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-30.16:06:37::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:06:37::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-30.16:06:37::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_0
TRACE::2020-06-30.16:06:37::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_0
TRACE::2020-06-30.16:06:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-30.16:06:37::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-30.16:06:37::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-06-30.16:06:37::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-30.16:06:37::SCWMssOS::Removing the swdes entry for  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-30.16:06:38::SCWMssOS::In reload Mss file.
TRACE::2020-06-30.16:06:38::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:06:38::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:06:38::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:06:38::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-30.16:06:38::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:06:38::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-30.16:06:38::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_0
TRACE::2020-06-30.16:06:38::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_0
TRACE::2020-06-30.16:06:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-30.16:06:38::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-30.16:06:38::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-06-30.16:06:38::SCWMssOS::No sw design opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-30.16:06:38::SCWMssOS::mss exists loading the mss file  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-30.16:06:38::SCWMssOS::Opened the sw design from mss  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-30.16:06:38::SCWMssOS::Adding the swdes entry C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2020-06-30.16:06:38::SCWMssOS::updating the scw layer about changes
TRACE::2020-06-30.16:06:38::SCWMssOS::Opened the sw design.  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-30.16:06:38::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:06:38::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:06:38::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:06:38::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-30.16:06:38::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:06:38::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-30.16:06:38::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_0
TRACE::2020-06-30.16:06:38::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_0
TRACE::2020-06-30.16:06:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-30.16:06:38::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-30.16:06:38::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-06-30.16:06:38::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-30.16:06:38::SCWMssOS:: library already available in sw design:  lwip211:1.2
TRACE::2020-06-30.16:06:38::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:06:38::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:06:38::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:06:38::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-30.16:06:38::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:06:38::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-30.16:06:38::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_0
TRACE::2020-06-30.16:06:38::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_0
TRACE::2020-06-30.16:06:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-30.16:06:38::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-30.16:06:38::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-06-30.16:06:38::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-30.16:06:38::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:06:38::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:06:38::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:06:38::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-30.16:06:38::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:06:38::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-30.16:06:38::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_0
TRACE::2020-06-30.16:06:38::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_0
TRACE::2020-06-30.16:06:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-30.16:06:38::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-30.16:06:38::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-06-30.16:06:38::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-30.16:06:38::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:06:38::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:06:38::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:06:38::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-30.16:06:38::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:06:38::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-30.16:06:38::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_0
TRACE::2020-06-30.16:06:38::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_0
TRACE::2020-06-30.16:06:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-30.16:06:38::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-30.16:06:38::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-06-30.16:06:38::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-30.16:06:38::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:06:38::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:06:38::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:06:38::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-30.16:06:38::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:06:38::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-30.16:06:38::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_0
TRACE::2020-06-30.16:06:38::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_0
TRACE::2020-06-30.16:06:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-30.16:06:38::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-30.16:06:38::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-06-30.16:06:38::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-30.16:06:38::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:06:38::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:06:38::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:06:38::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-30.16:06:38::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:06:38::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-30.16:06:38::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_0
TRACE::2020-06-30.16:06:38::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_0
TRACE::2020-06-30.16:06:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-30.16:06:38::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-30.16:06:38::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-06-30.16:06:38::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-30.16:06:38::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:06:38::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:06:38::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:06:38::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-30.16:06:38::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:06:38::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-30.16:06:38::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_0
TRACE::2020-06-30.16:06:38::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_0
TRACE::2020-06-30.16:06:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-30.16:06:38::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-30.16:06:38::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-06-30.16:06:38::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-30.16:06:38::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:06:38::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:06:38::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:06:38::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-30.16:06:38::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:06:38::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-30.16:06:38::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_0
TRACE::2020-06-30.16:06:38::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_0
TRACE::2020-06-30.16:06:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-30.16:06:38::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-30.16:06:38::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-06-30.16:06:38::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-30.16:06:38::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:06:38::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:06:38::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:06:38::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-30.16:06:38::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:06:38::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-30.16:06:38::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_0
TRACE::2020-06-30.16:06:38::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_0
TRACE::2020-06-30.16:06:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-30.16:06:38::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-30.16:06:38::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-06-30.16:06:38::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-30.16:06:38::SCWMssOS::Saving the mss changes C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-30.16:06:38::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-06-30.16:06:38::SCWMssOS::Completed writemss as part of save.
TRACE::2020-06-30.16:06:38::SCWMssOS::Commit changes completed.
TRACE::2020-06-30.16:06:38::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:06:38::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:06:38::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:06:38::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-30.16:06:38::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:06:38::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-30.16:06:38::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_0
TRACE::2020-06-30.16:06:38::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_0
TRACE::2020-06-30.16:06:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-30.16:06:38::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-30.16:06:38::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-06-30.16:06:38::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-30.16:06:38::SCWMssOS::Removing the swdes entry for  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-30.16:06:38::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:06:38::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:06:38::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:06:38::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-30.16:06:38::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:06:38::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-30.16:06:38::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_0
TRACE::2020-06-30.16:06:38::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_0
TRACE::2020-06-30.16:06:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-30.16:06:38::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-30.16:06:38::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-06-30.16:06:38::SCWMssOS::No sw design opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-30.16:06:38::SCWMssOS::mss exists loading the mss file  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-30.16:06:38::SCWMssOS::Opened the sw design from mss  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-30.16:06:38::SCWMssOS::Adding the swdes entry C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2020-06-30.16:06:38::SCWMssOS::updating the scw layer about changes
TRACE::2020-06-30.16:06:38::SCWMssOS::Opened the sw design.  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-30.16:06:38::SCWMssOS::Completed writing the mss file at C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp
TRACE::2020-06-30.16:06:39::SCWMssOS::Forcing BSP Sources regeneration.
KEYINFO::2020-06-30.16:06:50::SCWMssOS::Removing file C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp\system_1.mss
LOG::2020-06-30.16:06:58::SCWPlatform::Started generating the artifacts platform test_proj_plat
TRACE::2020-06-30.16:06:58::SCWPlatform::Sanity checking of platform is completed
LOG::2020-06-30.16:06:58::SCWPlatform::Started generating the artifacts for system configuration test_proj_plat
LOG::2020-06-30.16:06:58::SCWSystem::Checking the domain zynqmp_fsbl
LOG::2020-06-30.16:06:58::SCWSystem::Doing application build for :  zynqmp_fsbl
TRACE::2020-06-30.16:06:58::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-06-30.16:06:58::SCWDomain::Skipping the build for domain :  zynqmp_fsbl
LOG::2020-06-30.16:06:58::SCWSystem::Checking the domain zynqmp_pmufw
LOG::2020-06-30.16:06:58::SCWSystem::Doing application build for :  zynqmp_pmufw
TRACE::2020-06-30.16:06:58::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-06-30.16:06:58::SCWDomain::Skipping the build for domain :  zynqmp_pmufw
LOG::2020-06-30.16:06:58::SCWSystem::Checking the domain standalone_domain
LOG::2020-06-30.16:06:58::SCWSystem::Not a boot domain 
LOG::2020-06-30.16:06:58::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-06-30.16:06:58::SCWDomain::Generating domain artifcats
TRACE::2020-06-30.16:06:58::SCWMssOS::Generating standalone artifcats
TRACE::2020-06-30.16:06:58::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/qemu/
TRACE::2020-06-30.16:06:58::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/qemu/
TRACE::2020-06-30.16:06:58::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/standalone_domain/qemu/
TRACE::2020-06-30.16:06:58::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/standalone_domain/qemu/
TRACE::2020-06-30.16:06:58::SCWMssOS:: Copying the user libraries. 
TRACE::2020-06-30.16:06:58::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:06:58::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:06:58::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:06:58::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-30.16:06:58::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:06:58::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-30.16:06:58::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_0
TRACE::2020-06-30.16:06:58::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_0
TRACE::2020-06-30.16:06:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-30.16:06:58::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-30.16:06:58::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

KEYINFO::2020-06-30.16:06:58::SCWMssOS::Could not open the swdb for system_1
KEYINFO::2020-06-30.16:06:58::SCWMssOS::Could not open the sw design at  system_1
ERROR: [Hsi 55-1558] Software Design system_1 is not found

TRACE::2020-06-30.16:06:58::SCWMssOS::Cleared the swdb table entry
TRACE::2020-06-30.16:06:58::SCWMssOS::No sw design opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-30.16:06:58::SCWMssOS::mss exists loading the mss file  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-30.16:06:58::SCWMssOS::Opened the sw design from mss  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-30.16:06:58::SCWMssOS::Adding the swdes entry C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2020-06-30.16:06:58::SCWMssOS::updating the scw layer about changes
TRACE::2020-06-30.16:06:58::SCWMssOS::Opened the sw design.  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-30.16:06:58::SCWMssOS::Completed writing the mss file at C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp
TRACE::2020-06-30.16:06:58::SCWMssOS::Mss edits present, copying mssfile into export location C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-30.16:06:58::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-06-30.16:06:58::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-06-30.16:06:58::SCWDomain::Building the domain :  standalone_domain
TRACE::2020-06-30.16:06:58::SCWMssOS::doing bsp build ... 
TRACE::2020-06-30.16:06:58::SCWMssOS::System Command Ran  C: & cd  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp & make 
TRACE::2020-06-30.16:06:59::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/avbuf_v2_3/src"

TRACE::2020-06-30.16:06:59::SCWMssOS::make -C psu_cortexa53_0/libsrc/avbuf_v2_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2020-06-30.16:06:59::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-06-30.16:06:59::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/axipmon_v6_8/src"

TRACE::2020-06-30.16:06:59::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-06-30.16:06:59::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-06-30.16:06:59::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/clockps_v1_2/src"

TRACE::2020-06-30.16:06:59::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_2/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-06-30.16:06:59::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-06-30.16:06:59::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2020-06-30.16:06:59::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarc
TRACE::2020-06-30.16:06:59::SCWMssOS::h64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-06-30.16:06:59::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_7/src"

TRACE::2020-06-30.16:06:59::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2020-06-30.16:06:59::SCWMssOS::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-06-30.16:06:59::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/csudma_v1_6/src"

TRACE::2020-06-30.16:06:59::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_6/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-06-30.16:06:59::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-06-30.16:06:59::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/ddrcpsu_v1_2/src"

TRACE::2020-06-30.16:06:59::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_2/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-06-30.16:06:59::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-06-30.16:07:00::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/dpdma_v1_2/src"

TRACE::2020-06-30.16:07:00::SCWMssOS::make -C psu_cortexa53_0/libsrc/dpdma_v1_2/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2020-06-30.16:07:00::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-06-30.16:07:00::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/emacps_v3_11/src"

TRACE::2020-06-30.16:07:00::SCWMssOS::make -C psu_cortexa53_0/libsrc/emacps_v3_11/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-06-30.16:07:00::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-06-30.16:07:00::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/gpiops_v3_7/src"

TRACE::2020-06-30.16:07:00::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-06-30.16:07:00::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-06-30.16:07:00::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/gpio_v4_6/src"

TRACE::2020-06-30.16:07:00::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpio_v4_6/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2020-06-30.16:07:00::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-06-30.16:07:00::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/iicps_v3_11/src"

TRACE::2020-06-30.16:07:00::SCWMssOS::make -C psu_cortexa53_0/libsrc/iicps_v3_11/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-06-30.16:07:00::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-06-30.16:07:00::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/ipipsu_v2_6/src"

TRACE::2020-06-30.16:07:00::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_6/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-06-30.16:07:00::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-06-30.16:07:00::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/libmetal_v2_1/src"

TRACE::2020-06-30.16:07:00::SCWMssOS::make -C psu_cortexa53_0/libsrc/libmetal_v2_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2020-06-30.16:07:00::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-06-30.16:07:01::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/lwip211_v1_2/src"

TRACE::2020-06-30.16:07:01::SCWMssOS::make -C psu_cortexa53_0/libsrc/lwip211_v1_2/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-06-30.16:07:01::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-06-30.16:07:02::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/qspipsu_v1_11/src"

TRACE::2020-06-30.16:07:03::SCWMssOS::make -C psu_cortexa53_0/libsrc/qspipsu_v1_11/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2020-06-30.16:07:03::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-06-30.16:07:03::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/resetps_v1_3/src"

TRACE::2020-06-30.16:07:03::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-06-30.16:07:03::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-06-30.16:07:03::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/rfdc_v8_0/src"

TRACE::2020-06-30.16:07:03::SCWMssOS::make -C psu_cortexa53_0/libsrc/rfdc_v8_0/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2020-06-30.16:07:03::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-06-30.16:07:03::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/rtcpsu_v1_9/src"

TRACE::2020-06-30.16:07:03::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_9/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-06-30.16:07:03::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-06-30.16:07:03::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/scugic_v4_2/src"

TRACE::2020-06-30.16:07:03::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v4_2/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-06-30.16:07:03::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-06-30.16:07:03::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/sdps_v3_9/src"

TRACE::2020-06-30.16:07:03::SCWMssOS::make -C psu_cortexa53_0/libsrc/sdps_v3_9/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2020-06-30.16:07:03::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-06-30.16:07:03::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/standalone_v7_2/src"

TRACE::2020-06-30.16:07:03::SCWMssOS::make -C psu_cortexa53_0/libsrc/standalone_v7_2/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-06-30.16:07:03::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-06-30.16:07:04::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/sysmonpsu_v2_6/src"

TRACE::2020-06-30.16:07:04::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_6/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2020-06-30.16:07:04::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-06-30.16:07:04::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/ttcps_v3_11/src"

TRACE::2020-06-30.16:07:04::SCWMssOS::make -C psu_cortexa53_0/libsrc/ttcps_v3_11/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-06-30.16:07:04::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-06-30.16:07:04::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/uartps_v3_9/src"

TRACE::2020-06-30.16:07:04::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_9/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-06-30.16:07:04::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-06-30.16:07:04::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/usbpsu_v1_7/src"

TRACE::2020-06-30.16:07:04::SCWMssOS::make -C psu_cortexa53_0/libsrc/usbpsu_v1_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-06-30.16:07:04::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-06-30.16:07:04::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/video_common_v4_9/src"

TRACE::2020-06-30.16:07:04::SCWMssOS::make -C psu_cortexa53_0/libsrc/video_common_v4_9/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64
TRACE::2020-06-30.16:07:04::SCWMssOS::-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-06-30.16:07:05::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/wdtps_v3_3/src"

TRACE::2020-06-30.16:07:05::SCWMssOS::make -C psu_cortexa53_0/libsrc/wdtps_v3_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2020-06-30.16:07:05::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-06-30.16:07:05::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/zdma_v1_9/src"

TRACE::2020-06-30.16:07:05::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_9/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2020-06-30.16:07:05::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-06-30.16:07:05::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/avbuf_v2_3/src"

TRACE::2020-06-30.16:07:05::SCWMssOS::make -C psu_cortexa53_0/libsrc/avbuf_v2_3/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2020-06-30.16:07:05::SCWMssOS::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-06-30.16:07:05::SCWMssOS::"Compiling avbuf"

TRACE::2020-06-30.16:07:06::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/axipmon_v6_8/src"

TRACE::2020-06-30.16:07:06::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2020-06-30.16:07:06::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-06-30.16:07:06::SCWMssOS::"Compiling axipmon"

TRACE::2020-06-30.16:07:08::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/clockps_v1_2/src"

TRACE::2020-06-30.16:07:08::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2020-06-30.16:07:08::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-06-30.16:07:08::SCWMssOS::"Compiling clockps"

TRACE::2020-06-30.16:07:10::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2020-06-30.16:07:10::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64
TRACE::2020-06-30.16:07:10::SCWMssOS::-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-06-30.16:07:10::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2020-06-30.16:07:11::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_7/src"

TRACE::2020-06-30.16:07:11::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_7/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-06-30.16:07:11::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-06-30.16:07:11::SCWMssOS::"Compiling cpu_cortexa53"

TRACE::2020-06-30.16:07:11::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/csudma_v1_6/src"

TRACE::2020-06-30.16:07:11::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_6/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2020-06-30.16:07:11::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-06-30.16:07:11::SCWMssOS::"Compiling csudma"

TRACE::2020-06-30.16:07:13::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/ddrcpsu_v1_2/src"

TRACE::2020-06-30.16:07:13::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_2/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2020-06-30.16:07:13::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-06-30.16:07:13::SCWMssOS::"Compiling ddrcpsu"

TRACE::2020-06-30.16:07:13::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/dpdma_v1_2/src"

TRACE::2020-06-30.16:07:13::SCWMssOS::make -C psu_cortexa53_0/libsrc/dpdma_v1_2/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2020-06-30.16:07:13::SCWMssOS::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-06-30.16:07:13::SCWMssOS::"Compiling dpdma"

TRACE::2020-06-30.16:07:14::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/emacps_v3_11/src"

TRACE::2020-06-30.16:07:14::SCWMssOS::make -C psu_cortexa53_0/libsrc/emacps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2020-06-30.16:07:14::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-06-30.16:07:14::SCWMssOS::"Compiling emacps"

TRACE::2020-06-30.16:07:16::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/gpiops_v3_7/src"

TRACE::2020-06-30.16:07:16::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_7/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2020-06-30.16:07:16::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-06-30.16:07:17::SCWMssOS::"Compiling gpiops"

TRACE::2020-06-30.16:07:18::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/gpio_v4_6/src"

TRACE::2020-06-30.16:07:18::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpio_v4_6/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-a
TRACE::2020-06-30.16:07:18::SCWMssOS::s" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-06-30.16:07:19::SCWMssOS::"Compiling gpio"

TRACE::2020-06-30.16:07:20::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/iicps_v3_11/src"

TRACE::2020-06-30.16:07:20::SCWMssOS::make -C psu_cortexa53_0/libsrc/iicps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2020-06-30.16:07:20::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-06-30.16:07:20::SCWMssOS::"Compiling iicps"

TRACE::2020-06-30.16:07:23::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/ipipsu_v2_6/src"

TRACE::2020-06-30.16:07:23::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_6/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2020-06-30.16:07:23::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-06-30.16:07:23::SCWMssOS::"Compiling ipipsu"

TRACE::2020-06-30.16:07:25::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/libmetal_v2_1/src"

TRACE::2020-06-30.16:07:25::SCWMssOS::make -C psu_cortexa53_0/libsrc/libmetal_v2_1/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2020-06-30.16:07:25::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-06-30.16:07:27::SCWMssOS::Scanning dependencies of target metal-static

TRACE::2020-06-30.16:07:27::SCWMssOS::[  5%] Building C object lib/CMakeFiles/metal-static.dir/dma.c.obj

TRACE::2020-06-30.16:07:28::SCWMssOS::[ 10%] Building C object lib/CMakeFiles/metal-static.dir/device.c.obj

TRACE::2020-06-30.16:07:28::SCWMssOS::[ 15%] Building C object lib/CMakeFiles/metal-static.dir/init.c.obj

TRACE::2020-06-30.16:07:29::SCWMssOS::[ 21%] Building C object lib/CMakeFiles/metal-static.dir/io.c.obj

TRACE::2020-06-30.16:07:29::SCWMssOS::[ 26%] Building C object lib/CMakeFiles/metal-static.dir/irq.c.obj

TRACE::2020-06-30.16:07:29::SCWMssOS::[ 31%] Building C object lib/CMakeFiles/metal-static.dir/log.c.obj

TRACE::2020-06-30.16:07:30::SCWMssOS::[ 36%] Building C object lib/CMakeFiles/metal-static.dir/shmem.c.obj

TRACE::2020-06-30.16:07:30::SCWMssOS::[ 42%] Building C object lib/CMakeFiles/metal-static.dir/shmem-provider.c.obj

TRACE::2020-06-30.16:07:31::SCWMssOS::[ 47%] Building C object lib/CMakeFiles/metal-static.dir/softirq.c.obj

TRACE::2020-06-30.16:07:31::SCWMssOS::[ 52%] Building C object lib/CMakeFiles/metal-static.dir/version.c.obj

TRACE::2020-06-30.16:07:31::SCWMssOS::[ 57%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/condition.c.obj

TRACE::2020-06-30.16:07:32::SCWMssOS::[ 63%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/device.c.obj

TRACE::2020-06-30.16:07:32::SCWMssOS::[ 68%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/init.c.obj

TRACE::2020-06-30.16:07:33::SCWMssOS::[ 73%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/io.c.obj

TRACE::2020-06-30.16:07:33::SCWMssOS::[ 78%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/irq.c.obj

TRACE::2020-06-30.16:07:33::SCWMssOS::[ 84%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/time.c.obj

TRACE::2020-06-30.16:07:34::SCWMssOS::[ 89%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/zynqmp_a53/sys.c.obj

TRACE::2020-06-30.16:07:34::SCWMssOS::[ 94%] Building C object lib/CMakeFiles/metal-static.dir/system/generic/xlnx_common/irq.c.obj

TRACE::2020-06-30.16:07:34::SCWMssOS::[100%] Linking C static library libmetal.a

TRACE::2020-06-30.16:07:35::SCWMssOS::C:/Xilinx/Vitis/2020.1/gnu/aarch64/nt/aarch64-none/bin/aarch64-none-elf-ar.exe cq libmetal.a  CMakeFiles/metal-static.dir/dma.c
TRACE::2020-06-30.16:07:35::SCWMssOS::.obj CMakeFiles/metal-static.dir/device.c.obj CMakeFiles/metal-static.dir/init.c.obj CMakeFiles/metal-static.dir/io.c.obj CMake
TRACE::2020-06-30.16:07:35::SCWMssOS::Files/metal-static.dir/irq.c.obj CMakeFiles/metal-static.dir/log.c.obj CMakeFiles/metal-static.dir/shmem.c.obj CMakeFiles/metal
TRACE::2020-06-30.16:07:35::SCWMssOS::-static.dir/shmem-provider.c.obj CMakeFiles/metal-static.dir/softirq.c.obj CMakeFiles/metal-static.dir/version.c.obj CMakeFiles
TRACE::2020-06-30.16:07:35::SCWMssOS::/metal-static.dir/system/generic/condition.c.obj CMakeFiles/metal-static.dir/system/generic/device.c.obj CMakeFiles/metal-stati
TRACE::2020-06-30.16:07:35::SCWMssOS::c.dir/system/generic/init.c.obj CMakeFiles/metal-static.dir/system/generic/io.c.obj CMakeFiles/metal-static.dir/system/generic/
TRACE::2020-06-30.16:07:35::SCWMssOS::irq.c.obj CMakeFiles/metal-static.dir/system/generic/time.c.obj CMakeFiles/metal-static.dir/system/generic/zynqmp_a53/sys.c.obj
TRACE::2020-06-30.16:07:35::SCWMssOS:: CMakeFiles/metal-static.dir/system/generic/xlnx_common/irq.c.obj

TRACE::2020-06-30.16:07:35::SCWMssOS::C:/Xilinx/Vitis/2020.1/gnu/aarch64/nt/aarch64-none/bin/aarch64-none-elf-ranlib.exe libmetal.a

TRACE::2020-06-30.16:07:35::SCWMssOS::[100%] Built target metal-static

TRACE::2020-06-30.16:07:35::SCWMssOS::Install the project...

TRACE::2020-06-30.16:07:35::SCWMssOS::-- Install configuration: "Debug"

TRACE::2020-06-30.16:07:35::SCWMssOS::-- Installing: ../../../include/metal/alloc.h

TRACE::2020-06-30.16:07:35::SCWMssOS::-- Installing: ../../../include/metal/assert.h

TRACE::2020-06-30.16:07:35::SCWMssOS::-- Installing: ../../../include/metal/atomic.h

TRACE::2020-06-30.16:07:35::SCWMssOS::-- Installing: ../../../include/metal/cache.h

TRACE::2020-06-30.16:07:35::SCWMssOS::-- Installing: ../../../include/metal/compiler.h

TRACE::2020-06-30.16:07:35::SCWMssOS::-- Installing: ../../../include/metal/condition.h

TRACE::2020-06-30.16:07:35::SCWMssOS::-- Installing: ../../../include/metal/config.h

TRACE::2020-06-30.16:07:35::SCWMssOS::-- Installing: ../../../include/metal/cpu.h

TRACE::2020-06-30.16:07:35::SCWMssOS::-- Installing: ../../../include/metal/device.h

TRACE::2020-06-30.16:07:35::SCWMssOS::-- Installing: ../../../include/metal/dma.h

TRACE::2020-06-30.16:07:35::SCWMssOS::-- Installing: ../../../include/metal/io.h

TRACE::2020-06-30.16:07:35::SCWMssOS::-- Installing: ../../../include/metal/irq.h

TRACE::2020-06-30.16:07:35::SCWMssOS::-- Installing: ../../../include/metal/irq_controller.h

TRACE::2020-06-30.16:07:35::SCWMssOS::-- Installing: ../../../include/metal/list.h

TRACE::2020-06-30.16:07:35::SCWMssOS::-- Installing: ../../../include/metal/log.h

TRACE::2020-06-30.16:07:35::SCWMssOS::-- Installing: ../../../include/metal/mutex.h

TRACE::2020-06-30.16:07:35::SCWMssOS::-- Installing: ../../../include/metal/scatterlist.h

TRACE::2020-06-30.16:07:35::SCWMssOS::-- Installing: ../../../include/metal/shmem.h

TRACE::2020-06-30.16:07:35::SCWMssOS::-- Installing: ../../../include/metal/shmem-provider.h

TRACE::2020-06-30.16:07:35::SCWMssOS::-- Installing: ../../../include/metal/sleep.h

TRACE::2020-06-30.16:07:35::SCWMssOS::-- Installing: ../../../include/metal/softirq.h

TRACE::2020-06-30.16:07:35::SCWMssOS::-- Installing: ../../../include/metal/spinlock.h

TRACE::2020-06-30.16:07:35::SCWMssOS::-- Installing: ../../../include/metal/sys.h

TRACE::2020-06-30.16:07:35::SCWMssOS::-- Installing: ../../../include/metal/time.h

TRACE::2020-06-30.16:07:35::SCWMssOS::-- Installing: ../../../include/metal/utilities.h

TRACE::2020-06-30.16:07:35::SCWMssOS::-- Installing: ../../../include/metal/version.h

TRACE::2020-06-30.16:07:35::SCWMssOS::-- Installing: ../../../include/metal/compiler/gcc/atomic.h

TRACE::2020-06-30.16:07:35::SCWMssOS::-- Installing: ../../../include/metal/compiler/gcc/compiler.h

TRACE::2020-06-30.16:07:35::SCWMssOS::-- Installing: ../../../include/metal/compiler/iar/compiler.h

TRACE::2020-06-30.16:07:35::SCWMssOS::-- Installing: ../../../include/metal/processor/arm/atomic.h

TRACE::2020-06-30.16:07:35::SCWMssOS::-- Installing: ../../../include/metal/processor/arm/cpu.h

TRACE::2020-06-30.16:07:35::SCWMssOS::-- Installing: ../../../include/metal/system/generic/alloc.h

TRACE::2020-06-30.16:07:35::SCWMssOS::-- Installing: ../../../include/metal/system/generic/assert.h

TRACE::2020-06-30.16:07:35::SCWMssOS::-- Installing: ../../../include/metal/system/generic/cache.h

TRACE::2020-06-30.16:07:35::SCWMssOS::-- Installing: ../../../include/metal/system/generic/condition.h

TRACE::2020-06-30.16:07:35::SCWMssOS::-- Installing: ../../../include/metal/system/generic/io.h

TRACE::2020-06-30.16:07:35::SCWMssOS::-- Installing: ../../../include/metal/system/generic/irq.h

TRACE::2020-06-30.16:07:35::SCWMssOS::-- Installing: ../../../include/metal/system/generic/log.h

TRACE::2020-06-30.16:07:35::SCWMssOS::-- Installing: ../../../include/metal/system/generic/mutex.h

TRACE::2020-06-30.16:07:35::SCWMssOS::-- Installing: ../../../include/metal/system/generic/sleep.h

TRACE::2020-06-30.16:07:35::SCWMssOS::-- Installing: ../../../include/metal/system/generic/sys.h

TRACE::2020-06-30.16:07:35::SCWMssOS::-- Installing: ../../../include/metal/system/generic/zynqmp_a53/sys.h

TRACE::2020-06-30.16:07:35::SCWMssOS::-- Installing: ../../../include/metal/system/generic/xlnx_common/sys.h

TRACE::2020-06-30.16:07:35::SCWMssOS::-- Installing: ../../../lib/libmetal.a

TRACE::2020-06-30.16:07:35::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/lwip211_v1_2/src"

TRACE::2020-06-30.16:07:35::SCWMssOS::make -C psu_cortexa53_0/libsrc/lwip211_v1_2/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2020-06-30.16:07:35::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-06-30.16:07:36::SCWMssOS::"Compiling lwip src and adapter files"

TRACE::2020-06-30.16:07:51::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/qspipsu_v1_11/src"

TRACE::2020-06-30.16:07:51::SCWMssOS::make -C psu_cortexa53_0/libsrc/qspipsu_v1_11/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2020-06-30.16:07:51::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-06-30.16:07:51::SCWMssOS::"Compiling qspipsu"

TRACE::2020-06-30.16:07:53::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/resetps_v1_3/src"

TRACE::2020-06-30.16:07:53::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_3/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2020-06-30.16:07:53::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-06-30.16:07:53::SCWMssOS::"Compiling resetps"

TRACE::2020-06-30.16:07:54::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/rfdc_v8_0/src"

TRACE::2020-06-30.16:07:54::SCWMssOS::make -C psu_cortexa53_0/libsrc/rfdc_v8_0/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-a
TRACE::2020-06-30.16:07:54::SCWMssOS::s" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-06-30.16:07:54::SCWMssOS::"Compiling rfdc"

TRACE::2020-06-30.16:08:02::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/rtcpsu_v1_9/src"

TRACE::2020-06-30.16:08:02::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_9/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2020-06-30.16:08:02::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-06-30.16:08:02::SCWMssOS::"Compiling rtcpsu"

TRACE::2020-06-30.16:08:03::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/scugic_v4_2/src"

TRACE::2020-06-30.16:08:03::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v4_2/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2020-06-30.16:08:03::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-06-30.16:08:03::SCWMssOS::"Compiling scugic"

TRACE::2020-06-30.16:08:05::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/sdps_v3_9/src"

TRACE::2020-06-30.16:08:05::SCWMssOS::make -C psu_cortexa53_0/libsrc/sdps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-a
TRACE::2020-06-30.16:08:05::SCWMssOS::s" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-06-30.16:08:05::SCWMssOS::"Compiling sdps"

TRACE::2020-06-30.16:08:08::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/standalone_v7_2/src"

TRACE::2020-06-30.16:08:08::SCWMssOS::make -C psu_cortexa53_0/libsrc/standalone_v7_2/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-06-30.16:08:08::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-06-30.16:08:08::SCWMssOS::"Compiling standalone ARMv8 64 bit"

TRACE::2020-06-30.16:08:14::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/sysmonpsu_v2_6/src"

TRACE::2020-06-30.16:08:14::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_6/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-06-30.16:08:14::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-06-30.16:08:14::SCWMssOS::"Compiling sysmonpsu"

TRACE::2020-06-30.16:08:16::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/ttcps_v3_11/src"

TRACE::2020-06-30.16:08:16::SCWMssOS::make -C psu_cortexa53_0/libsrc/ttcps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2020-06-30.16:08:16::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-06-30.16:08:16::SCWMssOS::"Compiling ttcps"

TRACE::2020-06-30.16:08:18::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/uartps_v3_9/src"

TRACE::2020-06-30.16:08:18::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2020-06-30.16:08:18::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-06-30.16:08:18::SCWMssOS::"Compiling uartps"

TRACE::2020-06-30.16:08:20::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/usbpsu_v1_7/src"

TRACE::2020-06-30.16:08:20::SCWMssOS::make -C psu_cortexa53_0/libsrc/usbpsu_v1_7/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2020-06-30.16:08:20::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-06-30.16:08:20::SCWMssOS::"Compiling usbpsu"

TRACE::2020-06-30.16:08:24::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/video_common_v4_9/src"

TRACE::2020-06-30.16:08:24::SCWMssOS::make -C psu_cortexa53_0/libsrc/video_common_v4_9/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2020-06-30.16:08:24::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-06-30.16:08:24::SCWMssOS::"Compiling video_common"

TRACE::2020-06-30.16:08:27::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/wdtps_v3_3/src"

TRACE::2020-06-30.16:08:27::SCWMssOS::make -C psu_cortexa53_0/libsrc/wdtps_v3_3/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2020-06-30.16:08:27::SCWMssOS::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-06-30.16:08:27::SCWMssOS::"Compiling wdtps"

TRACE::2020-06-30.16:08:28::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/zdma_v1_9/src"

TRACE::2020-06-30.16:08:28::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_9/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-a
TRACE::2020-06-30.16:08:28::SCWMssOS::s" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-06-30.16:08:28::SCWMssOS::"Compiling zdma"

TRACE::2020-06-30.16:08:30::SCWMssOS::'Finished building libraries'

TRACE::2020-06-30.16:08:31::SCWMssOS::Copying to export directory.
TRACE::2020-06-30.16:08:32::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-06-30.16:08:32::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-06-30.16:08:32::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-06-30.16:08:32::SCWSystem::Completed Processing the sysconfig test_proj_plat
LOG::2020-06-30.16:08:32::SCWPlatform::Completed generating the artifacts for system configuration test_proj_plat
TRACE::2020-06-30.16:08:32::SCWPlatform::Started preparing the platform 
TRACE::2020-06-30.16:08:32::SCWSystem::Writing the bif file for system config test_proj_plat
TRACE::2020-06-30.16:08:32::SCWSystem::dir created 
TRACE::2020-06-30.16:08:32::SCWSystem::Writing the bif 
TRACE::2020-06-30.16:08:32::SCWPlatform::Started writing the spfm file 
TRACE::2020-06-30.16:08:32::SCWPlatform::Started writing the xpfm file 
TRACE::2020-06-30.16:08:32::SCWPlatform::Completed generating the platform
TRACE::2020-06-30.16:08:32::SCWMssOS::Saving the mss changes C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-06-30.16:08:32::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-06-30.16:08:32::SCWMssOS::Completed writemss as part of save.
TRACE::2020-06-30.16:08:32::SCWMssOS::Commit changes completed.
TRACE::2020-06-30.16:08:32::SCWMssOS::Saving the mss changes C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-06-30.16:08:32::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-06-30.16:08:32::SCWMssOS::Completed writemss as part of save.
TRACE::2020-06-30.16:08:32::SCWMssOS::Commit changes completed.
TRACE::2020-06-30.16:08:32::SCWMssOS::Saving the mss changes C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-30.16:08:32::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-06-30.16:08:32::SCWMssOS::Completed writemss as part of save.
TRACE::2020-06-30.16:08:32::SCWMssOS::Commit changes completed.
TRACE::2020-06-30.16:08:32::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:08:32::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:08:32::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:08:32::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-30.16:08:32::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:08:32::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-30.16:08:32::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_0
TRACE::2020-06-30.16:08:32::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_0
TRACE::2020-06-30.16:08:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-30.16:08:32::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-06-30.16:08:32::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-06-30.16:08:32::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-06-30.16:08:32::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:08:32::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:08:32::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:08:32::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-30.16:08:32::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:08:32::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-30.16:08:32::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_0
TRACE::2020-06-30.16:08:32::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_0
TRACE::2020-06-30.16:08:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-30.16:08:32::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-06-30.16:08:32::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-06-30.16:08:32::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-06-30.16:08:32::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:08:32::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:08:32::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:08:32::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-30.16:08:32::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:08:32::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-30.16:08:32::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_0
TRACE::2020-06-30.16:08:32::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_0
TRACE::2020-06-30.16:08:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-30.16:08:32::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-30.16:08:32::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-06-30.16:08:32::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-30.16:08:32::SCWWriter::formatted JSON is {
	"platformName":	"test_proj_plat",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"test_proj_plat",
	"platHandOff":	"C:/James/test_project/top_level_block_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/top_level_block_design_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"test_proj_plat",
	"systems":	[{
			"systemName":	"test_proj_plat",
			"systemDesc":	"test_proj_plat",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"test_proj_plat",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"9bd1196b3623da8a7f59f881ed9e474c",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilsecure:4.2", "xilpm:3.1"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"450f401bdef1ba8f42dd7e8892fb54f6",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.2", "xilsecure:4.2", "xilskey:6.9"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"408c26fd1fe49b2d7edd892e942ddc84",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip211:1.2"],
					"libOptions":	{
						"lwip211":	{
							"lwip_dhcp":	"true",
							"libOptionNames":	["lwip_dhcp"]
						},
						"standalone":	{
							"stdin":	"psu_coresight_0",
							"stdout":	"psu_coresight_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["lwip211", "standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-06-30.16:08:33::SCWPlatform::updated the xpfm file.
TRACE::2020-06-30.16:08:33::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:08:33::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:08:33::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:08:33::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-30.16:08:33::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:08:33::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-30.16:08:33::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_0
TRACE::2020-06-30.16:08:33::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_0
TRACE::2020-06-30.16:08:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-30.16:08:33::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-30.16:08:33::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-06-30.16:08:33::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-30.16:14:47::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:14:47::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:14:47::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:14:47::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-30.16:14:47::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:14:47::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-30.16:14:47::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_0
TRACE::2020-06-30.16:14:47::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_0
TRACE::2020-06-30.16:14:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-30.16:14:47::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-30.16:14:47::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-06-30.16:14:47::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-30.16:15:13::SCWMssOS::In reload Mss file.
TRACE::2020-06-30.16:15:13::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:15:13::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:15:13::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:15:13::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-30.16:15:13::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:15:13::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-30.16:15:13::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_0
TRACE::2020-06-30.16:15:13::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_0
TRACE::2020-06-30.16:15:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-30.16:15:13::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-30.16:15:13::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

KEYINFO::2020-06-30.16:15:13::SCWMssOS::Could not open the swdb for system_1
KEYINFO::2020-06-30.16:15:13::SCWMssOS::Could not open the sw design at  system_1
ERROR: [Hsi 55-1558] Software Design system_1 is not found

TRACE::2020-06-30.16:15:13::SCWMssOS::Cleared the swdb table entry
TRACE::2020-06-30.16:15:13::SCWMssOS::No sw design opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-30.16:15:13::SCWMssOS::mss exists loading the mss file  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-30.16:15:13::SCWMssOS::Opened the sw design from mss  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-30.16:15:13::SCWMssOS::Adding the swdes entry C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2020-06-30.16:15:13::SCWMssOS::updating the scw layer about changes
TRACE::2020-06-30.16:15:13::SCWMssOS::Opened the sw design.  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-30.16:15:13::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:15:13::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:15:13::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:15:13::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-30.16:15:13::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:15:13::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-30.16:15:13::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_0
TRACE::2020-06-30.16:15:13::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_0
TRACE::2020-06-30.16:15:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-30.16:15:13::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-30.16:15:13::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-06-30.16:15:13::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-30.16:15:13::SCWMssOS:: library already available in sw design:  lwip211:1.2
TRACE::2020-06-30.16:15:13::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:15:13::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:15:13::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:15:13::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-30.16:15:13::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:15:13::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-30.16:15:13::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_0
TRACE::2020-06-30.16:15:13::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_0
TRACE::2020-06-30.16:15:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-30.16:15:13::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-30.16:15:13::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-06-30.16:15:13::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-30.16:15:13::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:15:13::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:15:13::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:15:13::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-30.16:15:13::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:15:13::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-30.16:15:13::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_0
TRACE::2020-06-30.16:15:13::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_0
TRACE::2020-06-30.16:15:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-30.16:15:13::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-30.16:15:13::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-06-30.16:15:13::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-30.16:15:13::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:15:13::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:15:13::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:15:13::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-30.16:15:13::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:15:13::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-30.16:15:13::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_0
TRACE::2020-06-30.16:15:13::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_0
TRACE::2020-06-30.16:15:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-30.16:15:13::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-30.16:15:13::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-06-30.16:15:13::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-30.16:15:13::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:15:13::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:15:13::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:15:13::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-30.16:15:13::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:15:13::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-30.16:15:13::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_0
TRACE::2020-06-30.16:15:13::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_0
TRACE::2020-06-30.16:15:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-30.16:15:13::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-30.16:15:13::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-06-30.16:15:13::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-30.16:15:13::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:15:13::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:15:13::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:15:13::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-30.16:15:13::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:15:13::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-30.16:15:13::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_0
TRACE::2020-06-30.16:15:13::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_0
TRACE::2020-06-30.16:15:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-30.16:15:13::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-30.16:15:13::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-06-30.16:15:13::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-30.16:15:13::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:15:13::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:15:13::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:15:13::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-30.16:15:13::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:15:13::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-30.16:15:13::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_0
TRACE::2020-06-30.16:15:13::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_0
TRACE::2020-06-30.16:15:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-30.16:15:13::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-30.16:15:13::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-06-30.16:15:13::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-30.16:15:13::SCWMssOS::Saving the mss changes C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-30.16:15:13::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-06-30.16:15:13::SCWMssOS::Completed writemss as part of save.
TRACE::2020-06-30.16:15:13::SCWMssOS::Commit changes completed.
TRACE::2020-06-30.16:15:13::SCWPlatform::Trying to open the hw design at C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:15:13::SCWPlatform::DSA given C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:15:13::SCWPlatform::DSA absoulate path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:15:13::SCWPlatform::DSA directory C:/James/vitis_workspace/test_proj_plat/hw
TRACE::2020-06-30.16:15:13::SCWPlatform:: Platform Path C:/James/vitis_workspace/test_proj_plat/hw/top_level_block_design_wrapper.xsa
TRACE::2020-06-30.16:15:13::SCWPlatform:: Unique name xilinx:zcu111::0.0
TRACE::2020-06-30.16:15:13::SCWPlatform::Trying to set the existing hwdb with name top_level_block_design_wrapper_0
TRACE::2020-06-30.16:15:13::SCWPlatform::Opened existing hwdb top_level_block_design_wrapper_0
TRACE::2020-06-30.16:15:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-30.16:15:13::SCWMssOS::Checking the sw design at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-30.16:15:13::SCWMssOS::DEBUG:  swdes dump  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-06-30.16:15:13::SCWMssOS::Sw design exists and opened at  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-06-30.16:15:13::SCWMssOS::Removing the swdes entry for  C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss
