
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003495                       # Number of seconds simulated
sim_ticks                                  3495073407                       # Number of ticks simulated
final_tick                               531505852707                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  28302                       # Simulator instruction rate (inst/s)
host_op_rate                                    35826                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                  97938                       # Simulator tick rate (ticks/s)
host_mem_usage                               16878864                       # Number of bytes of host memory used
host_seconds                                 35686.57                       # Real time elapsed on the host
sim_insts                                  1010000002                       # Number of instructions simulated
sim_ops                                    1278515986                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus.inst         5760                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus.data        41472                       # Number of bytes read from this memory
system.physmem.bytes_read::total                47232                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus.inst         5760                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5760                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        37248                       # Number of bytes written to this memory
system.physmem.bytes_written::total             37248                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus.inst           45                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus.data          324                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                   369                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             291                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.inst                 0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.data                 0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  291                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus.inst      1648034                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus.data     11865845                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                13513879                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus.inst      1648034                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1648034                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          10657287                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               10657287                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          10657287                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.inst      1648034                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.data     11865845                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               24171166                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.cpu.workload.num_syscalls                   13                       # Number of system calls
system.switch_cpus.numCycles                  8381472                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.BPredUnit.lookups          3189554                       # Number of BP lookups
system.switch_cpus.BPredUnit.condPredicted      2596726                       # Number of conditional branches predicted
system.switch_cpus.BPredUnit.condIncorrect       211315                       # Number of conditional branches incorrect
system.switch_cpus.BPredUnit.BTBLookups       1330438                       # Number of BTB lookups
system.switch_cpus.BPredUnit.BTBHits          1242786                       # Number of BTB hits
system.switch_cpus.BPredUnit.BTBCorrect             0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.BPredUnit.usedRAS           341245                       # Number of times the RAS was used to get a target.
system.switch_cpus.BPredUnit.RASInCorrect         9367                       # Number of incorrect RAS predictions.
system.switch_cpus.fetch.icacheStallCycles      3287272                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts               17417537                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches             3189554                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches      1584031                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles               3652304                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles         1137126                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles         446199                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.CacheLines           1613305                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes         91357                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples      8308541                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.597574                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.375490                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          4656237     56.04%     56.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           254849      3.07%     59.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           265718      3.20%     62.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           419338      5.05%     67.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           198942      2.39%     69.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           283165      3.41%     73.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           188982      2.27%     75.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           138217      1.66%     77.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          1903093     22.91%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      8308541                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.380548                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.078100                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles          3461385                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles        401210                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles           3495289                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles         28941                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles         921705                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved       542698                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred          1059                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts       20814405                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts          4052                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles         921705                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles          3635756                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles           98125                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles        78070                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles           3348018                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles        226857                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts       20063117                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents            25                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         131501                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents         66799                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.RenamedOperands     28084399                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups      93544393                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups     93544393                       # Number of integer rename lookups
system.switch_cpus.rename.CommittedMaps      17160386                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps         10923948                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts         3456                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts         1763                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            591680                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads      1867508                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       963849                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads        10105                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       368322                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded           18809590                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded         3474                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued          14946335                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued        26213                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      6469008                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined     19973660                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved           33                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples      8308541                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.798912                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.928360                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      2840957     34.19%     34.19% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1801559     21.68%     55.88% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1208150     14.54%     70.42% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       799208      9.62%     80.04% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       724437      8.72%     88.76% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       408661      4.92%     93.67% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       366698      4.41%     98.09% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7        81357      0.98%     99.07% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8        77514      0.93%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      8308541                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          112848     78.23%     78.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     78.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     78.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     78.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     78.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     78.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     78.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     78.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     78.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     78.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     78.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     78.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     78.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     78.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     78.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     78.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     78.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     78.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     78.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     78.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     78.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     78.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     78.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     78.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     78.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     78.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     78.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     78.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          15752     10.92%     89.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         15659     10.85%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      12476129     83.47%     83.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       198805      1.33%     84.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     84.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     84.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     84.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     84.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     84.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     84.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     84.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     84.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     84.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     84.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc         1688      0.01%     84.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     84.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      1484398      9.93%     94.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       785315      5.25%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       14946335                       # Type of FU issued
system.switch_cpus.iq.rate                   1.783259                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt              144259                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.009652                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads     38371678                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes     25282190                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     14521191                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses       15090594                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads        21191                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads       744433                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses           68                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation          121                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores       253037                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles         921705                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles           57601                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles         12036                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts     18813067                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts        48150                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts       1867508                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts       963849                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts         1760                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           9762                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents            15                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents          121                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect       127345                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect       118372                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts       245717                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts      14677319                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts       1384427                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       269011                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                     3                       # number of nop insts executed
system.switch_cpus.iew.exec_refs              2143210                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches          2086846                       # Number of branches executed
system.switch_cpus.iew.exec_stores             758783                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.751162                       # Inst execution rate
system.switch_cpus.iew.wb_sent               14532355                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count              14521191                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers           9531810                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers          27097883                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               1.732535                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.351755                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitCommittedInsts     10000001                       # The number of committed instructions
system.switch_cpus.commit.commitCommittedOps     12312361                       # The number of committed instructions
system.switch_cpus.commit.commitSquashedInsts      6500716                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls         3441                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts       213235                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples      7386836                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.666798                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.175122                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      2790484     37.78%     37.78% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2107476     28.53%     66.31% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       837223     11.33%     77.64% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       421085      5.70%     83.34% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       389175      5.27%     88.61% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       178836      2.42%     91.03% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       192643      2.61%     93.64% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        98866      1.34%     94.98% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8       371048      5.02%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      7386836                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps       12312361                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs                1833887                       # Number of memory references committed
system.switch_cpus.commit.loads               1123075                       # Number of loads committed
system.switch_cpus.commit.membars                1714                       # Number of memory barriers committed
system.switch_cpus.commit.branches            1777839                       # Number of branches committed
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts          11091626                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls       253860                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events        371048                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads             25828696                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            38548923                       # The number of ROB writes
system.switch_cpus.timesIdled                    3395                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                   72931                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts            10000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps              12312361                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total      10000001                       # Number of Instructions Simulated
system.switch_cpus.cpi                       0.838147                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.838147                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.193108                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.193108                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads         65903947                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        20137472                       # number of integer regfile writes
system.switch_cpus.misc_regfile_reads        19157717                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes           3428                       # number of misc regfile writes
system.l2.replacements                            369                       # number of replacements
system.l2.tagsinuse                      16381.798301                       # Cycle average of tags in use
system.l2.total_refs                           429222                       # Total number of references to valid blocks.
system.l2.sampled_refs                          16749                       # Sample count of references to valid blocks.
system.l2.avg_refs                          25.626724                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          1077.914725                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.inst      39.446459                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.data     147.072365                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst               1.147160                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data           15116.217592                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.065791                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.inst      0.002408                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.data      0.008977                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.000070                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.922621                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999866                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data         4016                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    4018                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             1180                       # number of Writeback hits
system.l2.Writeback_hits::total                  1180                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus.data           52                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    52                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst             2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data          4068                       # number of demand (read+write) hits
system.l2.demand_hits::total                     4070                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus.data         4068                       # number of overall hits
system.l2.overall_hits::total                    4070                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst           45                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data          324                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   369                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus.inst           45                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data          324                       # number of demand (read+write) misses
system.l2.demand_misses::total                    369                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst           45                       # number of overall misses
system.l2.overall_misses::switch_cpus.data          324                       # number of overall misses
system.l2.overall_misses::total                   369                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst      2645618                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data     16961540                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        19607158                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst      2645618                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data     16961540                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         19607158                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst      2645618                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data     16961540                       # number of overall miss cycles
system.l2.overall_miss_latency::total        19607158                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst           47                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data         4340                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                4387                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         1180                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              1180                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data           52                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                52                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst           47                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data         4392                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 4439                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst           47                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data         4392                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                4439                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.957447                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.074654                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.084112                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.957447                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.073770                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.083127                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.957447                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.073770                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.083127                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 58791.511111                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 52350.432099                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 53135.929539                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 58791.511111                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 52350.432099                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 53135.929539                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 58791.511111                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 52350.432099                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 53135.929539                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  291                       # number of writebacks
system.l2.writebacks::total                       291                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst           45                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data          324                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              369                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst           45                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data          324                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               369                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst           45                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data          324                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              369                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst      2379412                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data     15030928                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     17410340                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst      2379412                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data     15030928                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     17410340                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst      2379412                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data     15030928                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     17410340                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.957447                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.074654                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.084112                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.957447                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.073770                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.083127                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.957447                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.073770                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.083127                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 52875.822222                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 46391.753086                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 47182.493225                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 52875.822222                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 46391.753086                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 47182.493225                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 52875.822222                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 46391.753086                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 47182.493225                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.tagsinuse                503.304427                       # Cycle average of tags in use
system.cpu.icache.total_refs               1001622059                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                    509                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs               1967823.298625                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::switch_cpus.inst    41.304427                       # Average occupied blocks per requestor
system.cpu.icache.occ_blocks::cpu.inst            462                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::switch_cpus.inst     0.066193                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::cpu.inst      0.740385                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.806578                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst      1613244                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1613244                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst      1613244                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1613244                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst      1613244                       # number of overall hits
system.cpu.icache.overall_hits::total         1613244                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst           61                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            61                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst           61                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             61                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst           61                       # number of overall misses
system.cpu.icache.overall_misses::total            61                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst      3729316                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      3729316                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst      3729316                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      3729316                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst      3729316                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      3729316                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst      1613305                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1613305                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst      1613305                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1613305                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst      1613305                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1613305                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000038                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000038                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000038                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000038                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000038                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000038                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 61136.327869                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61136.327869                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 61136.327869                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61136.327869                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 61136.327869                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61136.327869                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst           14                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst           14                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst           14                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst           47                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           47                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst           47                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           47                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst           47                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           47                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst      2880572                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      2880572                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst      2880572                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      2880572                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst      2880572                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      2880572                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 61288.765957                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 61288.765957                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 61288.765957                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 61288.765957                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 61288.765957                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 61288.765957                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                   4392                       # number of replacements
system.cpu.dcache.tagsinuse                       256                       # Cycle average of tags in use
system.cpu.dcache.total_refs                153341743                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                   4648                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs               32990.908563                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::switch_cpus.data   222.413807                       # Average occupied blocks per requestor
system.cpu.dcache.occ_blocks::cpu.data      33.586193                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::switch_cpus.data     0.868804                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::cpu.data      0.131196                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total                1                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data      1084166                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1084166                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data       707196                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         707196                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data         1718                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         1718                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data         1714                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         1714                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data      1791362                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1791362                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data      1791362                       # number of overall hits
system.cpu.dcache.overall_hits::total         1791362                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data        10793                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         10793                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data          167                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          167                       # number of WriteReq misses
system.cpu.dcache.demand_misses::switch_cpus.data        10960                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          10960                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data        10960                       # number of overall misses
system.cpu.dcache.overall_misses::total         10960                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data    297407325                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    297407325                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data      5381260                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      5381260                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data    302788585                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    302788585                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data    302788585                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    302788585                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data      1094959                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1094959                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data       707363                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       707363                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data         1718                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         1718                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data         1714                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         1714                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data      1802322                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1802322                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data      1802322                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1802322                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.009857                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009857                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.000236                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000236                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.006081                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.006081                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.006081                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.006081                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 27555.575373                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 27555.575373                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 32223.113772                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 32223.113772                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 27626.695712                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 27626.695712                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 27626.695712                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 27626.695712                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks         1180                       # number of writebacks
system.cpu.dcache.writebacks::total              1180                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data         6453                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         6453                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data          115                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          115                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data         6568                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         6568                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data         6568                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         6568                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data         4340                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         4340                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data           52                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           52                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data         4392                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4392                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data         4392                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4392                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data     49362332                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     49362332                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data      1160861                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      1160861                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data     50523193                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     50523193                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data     50523193                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     50523193                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.003964                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003964                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.000074                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000074                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.002437                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002437                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.002437                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002437                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 11373.809217                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 11373.809217                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 22324.250000                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 22324.250000                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 11503.459244                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 11503.459244                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 11503.459244                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 11503.459244                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
