

================================================================
== Vitis HLS Report for 'srn_ap_fixed_ap_fixed_32_16_5_3_0_config11_Pipeline_ElementLoop'
================================================================
* Date:           Thu May 16 18:17:56 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        alveo_hls4ml
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.525 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       67|       67|  0.268 us|  0.268 us|   67|   67|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ElementLoop  |       65|       65|         3|          1|          1|    64|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      411|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        4|     -|        0|        0|    -|
|Multiplexer          |        -|     -|        -|       36|    -|
|Register             |        -|     -|      195|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        4|     0|      195|      447|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       ~0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +-----------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory  |                                      Module                                      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |state_0_U  |srn_ap_fixed_ap_fixed_32_16_5_3_0_config11_Pipeline_ElementLoop_state_0_RAM_2cux  |        1|  0|   0|    0|    64|   32|     1|         2048|
    |state_1_U  |srn_ap_fixed_ap_fixed_32_16_5_3_0_config11_Pipeline_ElementLoop_state_1_RAM_2cvx  |        1|  0|   0|    0|    64|   32|     1|         2048|
    |state_2_U  |srn_ap_fixed_ap_fixed_32_16_5_3_0_config11_Pipeline_ElementLoop_state_2_RAM_2cwx  |        1|  0|   0|    0|    64|   32|     1|         2048|
    |state_3_U  |srn_ap_fixed_ap_fixed_32_16_5_3_0_config11_Pipeline_ElementLoop_state_3_RAM_2cxx  |        1|  0|   0|    0|    64|   32|     1|         2048|
    +-----------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total      |                                                                                  |        4|  0|   0|    0|   256|  128|     4|         8192|
    +-----------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln222_fu_198_p2   |         +|   0|  0|  14|           7|           1|
    |icmp_ln222_fu_192_p2  |      icmp|   0|  0|  11|           7|           8|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    |ret_V_10_fu_378_p2    |       xor|   0|  0|  32|          32|          32|
    |ret_V_11_fu_390_p2    |       xor|   0|  0|  32|          32|          32|
    |ret_V_1_fu_243_p2     |       xor|   0|  0|  32|          32|          32|
    |ret_V_2_fu_255_p2     |       xor|   0|  0|  32|          32|          32|
    |ret_V_3_fu_268_p2     |       xor|   0|  0|  32|          32|          32|
    |ret_V_4_fu_288_p2     |       xor|   0|  0|  32|          32|          32|
    |ret_V_5_fu_300_p2     |       xor|   0|  0|  32|          32|          32|
    |ret_V_6_fu_313_p2     |       xor|   0|  0|  32|          32|          32|
    |ret_V_7_fu_333_p2     |       xor|   0|  0|  32|          32|          32|
    |ret_V_8_fu_345_p2     |       xor|   0|  0|  32|          32|          32|
    |ret_V_9_fu_358_p2     |       xor|   0|  0|  32|          32|          32|
    |ret_V_fu_223_p2       |       xor|   0|  0|  32|          32|          32|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 411|         399|         395|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_2     |   9|          2|    7|         14|
    |i_fu_60                  |   9|          2|    7|         14|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   16|         32|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                           |   1|   0|    1|          0|
    |ap_done_reg                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg    |   1|   0|    1|          0|
    |i_fu_60                             |   7|   0|    7|          0|
    |ret_V_11_reg_455                    |  32|   0|   32|          0|
    |ret_V_2_reg_440                     |  32|   0|   32|          0|
    |ret_V_5_reg_445                     |  32|   0|   32|          0|
    |ret_V_8_reg_450                     |  32|   0|   32|          0|
    |state_0_addr_reg_416                |   6|   0|    6|          0|
    |state_0_addr_reg_416_pp0_iter1_reg  |   6|   0|    6|          0|
    |state_1_addr_reg_422                |   6|   0|    6|          0|
    |state_1_addr_reg_422_pp0_iter1_reg  |   6|   0|    6|          0|
    |state_2_addr_reg_428                |   6|   0|    6|          0|
    |state_2_addr_reg_428_pp0_iter1_reg  |   6|   0|    6|          0|
    |state_3_addr_reg_434                |   6|   0|    6|          0|
    |state_3_addr_reg_434_pp0_iter1_reg  |   6|   0|    6|          0|
    |zext_ln222_reg_408                  |   7|   0|   64|         57|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 195|   0|  252|         57|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+-------------------------------------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |                           Source Object                           |    C Type    |
+------------------------+-----+-----+------------+-------------------------------------------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  srn<ap_fixed,ap_fixed<32,16,5,3,0>,config11>_Pipeline_ElementLoop|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  srn<ap_fixed,ap_fixed<32,16,5,3,0>,config11>_Pipeline_ElementLoop|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  srn<ap_fixed,ap_fixed<32,16,5,3,0>,config11>_Pipeline_ElementLoop|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  srn<ap_fixed,ap_fixed<32,16,5,3,0>,config11>_Pipeline_ElementLoop|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  srn<ap_fixed,ap_fixed<32,16,5,3,0>,config11>_Pipeline_ElementLoop|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  srn<ap_fixed,ap_fixed<32,16,5,3,0>,config11>_Pipeline_ElementLoop|  return value|
|rnd_array_V_3_address0  |  out|    6|   ap_memory|                                                      rnd_array_V_3|         array|
|rnd_array_V_3_ce0       |  out|    1|   ap_memory|                                                      rnd_array_V_3|         array|
|rnd_array_V_3_we0       |  out|    1|   ap_memory|                                                      rnd_array_V_3|         array|
|rnd_array_V_3_d0        |  out|   32|   ap_memory|                                                      rnd_array_V_3|         array|
|rnd_array_V_2_address0  |  out|    6|   ap_memory|                                                      rnd_array_V_2|         array|
|rnd_array_V_2_ce0       |  out|    1|   ap_memory|                                                      rnd_array_V_2|         array|
|rnd_array_V_2_we0       |  out|    1|   ap_memory|                                                      rnd_array_V_2|         array|
|rnd_array_V_2_d0        |  out|   32|   ap_memory|                                                      rnd_array_V_2|         array|
|rnd_array_V_1_address0  |  out|    6|   ap_memory|                                                      rnd_array_V_1|         array|
|rnd_array_V_1_ce0       |  out|    1|   ap_memory|                                                      rnd_array_V_1|         array|
|rnd_array_V_1_we0       |  out|    1|   ap_memory|                                                      rnd_array_V_1|         array|
|rnd_array_V_1_d0        |  out|   32|   ap_memory|                                                      rnd_array_V_1|         array|
|rnd_array_V_address0    |  out|    6|   ap_memory|                                                        rnd_array_V|         array|
|rnd_array_V_ce0         |  out|    1|   ap_memory|                                                        rnd_array_V|         array|
|rnd_array_V_we0         |  out|    1|   ap_memory|                                                        rnd_array_V|         array|
|rnd_array_V_d0          |  out|   32|   ap_memory|                                                        rnd_array_V|         array|
+------------------------+-----+-----+------------+-------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.19>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %state_0, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 7 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %state_1, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %state_2, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %state_3, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.38ns)   --->   "%store_ln0 = store i7 0, i7 %i"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc50"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i_2 = load i7 %i" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:222]   --->   Operation 13 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.59ns)   --->   "%icmp_ln222 = icmp_eq  i7 %i_2, i7 64" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:222]   --->   Operation 14 'icmp' 'icmp_ln222' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 15 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.70ns)   --->   "%add_ln222 = add i7 %i_2, i7 1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:222]   --->   Operation 16 'add' 'add_ln222' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln222 = br i1 %icmp_ln222, void %for.inc50.split, void %SampleSumLoop.preheader.exitStub" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:222]   --->   Operation 17 'br' 'br_ln222' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln222 = zext i7 %i_2" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:222]   --->   Operation 18 'zext' 'zext_ln222' <Predicate = (!icmp_ln222)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%state_0_addr = getelementptr i32 %state_0, i64 0, i64 %zext_ln222" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:226]   --->   Operation 19 'getelementptr' 'state_0_addr' <Predicate = (!icmp_ln222)> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (1.19ns)   --->   "%temp1_V = load i6 %state_0_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:226]   --->   Operation 20 'load' 'temp1_V' <Predicate = (!icmp_ln222)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%state_1_addr = getelementptr i32 %state_1, i64 0, i64 %zext_ln222" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:226]   --->   Operation 21 'getelementptr' 'state_1_addr' <Predicate = (!icmp_ln222)> <Delay = 0.00>
ST_1 : Operation 22 [2/2] (1.19ns)   --->   "%temp1_V_1 = load i6 %state_1_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:226]   --->   Operation 22 'load' 'temp1_V_1' <Predicate = (!icmp_ln222)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%state_2_addr = getelementptr i32 %state_2, i64 0, i64 %zext_ln222" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:226]   --->   Operation 23 'getelementptr' 'state_2_addr' <Predicate = (!icmp_ln222)> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (1.19ns)   --->   "%temp1_V_2 = load i6 %state_2_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:226]   --->   Operation 24 'load' 'temp1_V_2' <Predicate = (!icmp_ln222)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%state_3_addr = getelementptr i32 %state_3, i64 0, i64 %zext_ln222" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:226]   --->   Operation 25 'getelementptr' 'state_3_addr' <Predicate = (!icmp_ln222)> <Delay = 0.00>
ST_1 : Operation 26 [2/2] (1.19ns)   --->   "%temp1_V_3 = load i6 %state_3_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:226]   --->   Operation 26 'load' 'temp1_V_3' <Predicate = (!icmp_ln222)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 27 [1/1] (0.38ns)   --->   "%store_ln222 = store i7 %add_ln222, i7 %i" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:222]   --->   Operation 27 'store' 'store_ln222' <Predicate = (!icmp_ln222)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.52>
ST_2 : Operation 28 [1/2] (1.19ns)   --->   "%temp1_V = load i6 %state_0_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:226]   --->   Operation 28 'load' 'temp1_V' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node ret_V)   --->   "%r_V = shl i32 %temp1_V, i32 13"   --->   Operation 29 'shl' 'r_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.21ns) (out node of the LUT)   --->   "%ret_V = xor i32 %temp1_V, i32 %r_V"   --->   Operation 30 'xor' 'ret_V' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%r_V_2 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %ret_V, i32 17, i32 31"   --->   Operation 31 'partselect' 'r_V_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln1669 = zext i15 %r_V_2"   --->   Operation 32 'zext' 'zext_ln1669' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.21ns)   --->   "%ret_V_1 = xor i32 %zext_ln1669, i32 %ret_V"   --->   Operation 33 'xor' 'ret_V_1' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node ret_V_2)   --->   "%r_V_3 = shl i32 %ret_V_1, i32 5"   --->   Operation 34 'shl' 'r_V_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.21ns) (out node of the LUT)   --->   "%ret_V_2 = xor i32 %r_V_3, i32 %ret_V_1"   --->   Operation 35 'xor' 'ret_V_2' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%rnd_array_V_addr = getelementptr i32 %rnd_array_V, i64 0, i64 %zext_ln222" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:231]   --->   Operation 36 'getelementptr' 'rnd_array_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.69ns)   --->   "%store_ln231 = store i32 %ret_V_2, i6 %rnd_array_V_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:231]   --->   Operation 37 'store' 'store_ln231' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 38 [1/2] (1.19ns)   --->   "%temp1_V_1 = load i6 %state_1_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:226]   --->   Operation 38 'load' 'temp1_V_1' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node ret_V_3)   --->   "%r_V_4 = shl i32 %temp1_V_1, i32 13"   --->   Operation 39 'shl' 'r_V_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.21ns) (out node of the LUT)   --->   "%ret_V_3 = xor i32 %temp1_V_1, i32 %r_V_4"   --->   Operation 40 'xor' 'ret_V_3' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%r_V_5 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %ret_V_3, i32 17, i32 31"   --->   Operation 41 'partselect' 'r_V_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln1669_1 = zext i15 %r_V_5"   --->   Operation 42 'zext' 'zext_ln1669_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.21ns)   --->   "%ret_V_4 = xor i32 %zext_ln1669_1, i32 %ret_V_3"   --->   Operation 43 'xor' 'ret_V_4' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node ret_V_5)   --->   "%r_V_6 = shl i32 %ret_V_4, i32 5"   --->   Operation 44 'shl' 'r_V_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.21ns) (out node of the LUT)   --->   "%ret_V_5 = xor i32 %r_V_6, i32 %ret_V_4"   --->   Operation 45 'xor' 'ret_V_5' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%rnd_array_V_1_addr = getelementptr i32 %rnd_array_V_1, i64 0, i64 %zext_ln222" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:231]   --->   Operation 46 'getelementptr' 'rnd_array_V_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.69ns)   --->   "%store_ln231 = store i32 %ret_V_5, i6 %rnd_array_V_1_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:231]   --->   Operation 47 'store' 'store_ln231' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 48 [1/2] (1.19ns)   --->   "%temp1_V_2 = load i6 %state_2_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:226]   --->   Operation 48 'load' 'temp1_V_2' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node ret_V_6)   --->   "%r_V_7 = shl i32 %temp1_V_2, i32 13"   --->   Operation 49 'shl' 'r_V_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.21ns) (out node of the LUT)   --->   "%ret_V_6 = xor i32 %temp1_V_2, i32 %r_V_7"   --->   Operation 50 'xor' 'ret_V_6' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%r_V_8 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %ret_V_6, i32 17, i32 31"   --->   Operation 51 'partselect' 'r_V_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln1669_2 = zext i15 %r_V_8"   --->   Operation 52 'zext' 'zext_ln1669_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.21ns)   --->   "%ret_V_7 = xor i32 %zext_ln1669_2, i32 %ret_V_6"   --->   Operation 53 'xor' 'ret_V_7' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node ret_V_8)   --->   "%r_V_9 = shl i32 %ret_V_7, i32 5"   --->   Operation 54 'shl' 'r_V_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.21ns) (out node of the LUT)   --->   "%ret_V_8 = xor i32 %r_V_9, i32 %ret_V_7"   --->   Operation 55 'xor' 'ret_V_8' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%rnd_array_V_2_addr = getelementptr i32 %rnd_array_V_2, i64 0, i64 %zext_ln222" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:231]   --->   Operation 56 'getelementptr' 'rnd_array_V_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.69ns)   --->   "%store_ln231 = store i32 %ret_V_8, i6 %rnd_array_V_2_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:231]   --->   Operation 57 'store' 'store_ln231' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 58 [1/2] (1.19ns)   --->   "%temp1_V_3 = load i6 %state_3_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:226]   --->   Operation 58 'load' 'temp1_V_3' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node ret_V_9)   --->   "%r_V_10 = shl i32 %temp1_V_3, i32 13"   --->   Operation 59 'shl' 'r_V_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.21ns) (out node of the LUT)   --->   "%ret_V_9 = xor i32 %temp1_V_3, i32 %r_V_10"   --->   Operation 60 'xor' 'ret_V_9' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%r_V_11 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %ret_V_9, i32 17, i32 31"   --->   Operation 61 'partselect' 'r_V_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln1669_3 = zext i15 %r_V_11"   --->   Operation 62 'zext' 'zext_ln1669_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.21ns)   --->   "%ret_V_10 = xor i32 %zext_ln1669_3, i32 %ret_V_9"   --->   Operation 63 'xor' 'ret_V_10' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node ret_V_11)   --->   "%r_V_12 = shl i32 %ret_V_10, i32 5"   --->   Operation 64 'shl' 'r_V_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.21ns) (out node of the LUT)   --->   "%ret_V_11 = xor i32 %r_V_12, i32 %ret_V_10"   --->   Operation 65 'xor' 'ret_V_11' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%rnd_array_V_3_addr = getelementptr i32 %rnd_array_V_3, i64 0, i64 %zext_ln222" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:231]   --->   Operation 66 'getelementptr' 'rnd_array_V_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.69ns)   --->   "%store_ln231 = store i32 %ret_V_11, i6 %rnd_array_V_3_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:231]   --->   Operation 67 'store' 'store_ln231' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 75 'ret' 'ret_ln0' <Predicate = (icmp_ln222)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.19>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%specpipeline_ln223 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_14" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:223]   --->   Operation 68 'specpipeline' 'specpipeline_ln223' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%specloopname_ln222 = specloopname void @_ssdm_op_SpecLoopName, void @empty_23" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:222]   --->   Operation 69 'specloopname' 'specloopname_ln222' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (1.19ns)   --->   "%store_ln230 = store i32 %ret_V_2, i6 %state_0_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:230]   --->   Operation 70 'store' 'store_ln230' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 71 [1/1] (1.19ns)   --->   "%store_ln230 = store i32 %ret_V_5, i6 %state_1_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:230]   --->   Operation 71 'store' 'store_ln230' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 72 [1/1] (1.19ns)   --->   "%store_ln230 = store i32 %ret_V_8, i6 %state_2_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:230]   --->   Operation 72 'store' 'store_ln230' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 73 [1/1] (1.19ns)   --->   "%store_ln230 = store i32 %ret_V_11, i6 %state_3_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:230]   --->   Operation 73 'store' 'store_ln230' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln222 = br void %for.inc50" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_SRN_expand_states.h:222]   --->   Operation 74 'br' 'br_ln222' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ rnd_array_V_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ rnd_array_V_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ rnd_array_V_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ rnd_array_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ state_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ state_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ state_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ state_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                  (alloca           ) [ 0100]
specmemcore_ln0    (specmemcore      ) [ 0000]
specmemcore_ln0    (specmemcore      ) [ 0000]
specmemcore_ln0    (specmemcore      ) [ 0000]
specmemcore_ln0    (specmemcore      ) [ 0000]
store_ln0          (store            ) [ 0000]
br_ln0             (br               ) [ 0000]
i_2                (load             ) [ 0000]
icmp_ln222         (icmp             ) [ 0110]
empty              (speclooptripcount) [ 0000]
add_ln222          (add              ) [ 0000]
br_ln222           (br               ) [ 0000]
zext_ln222         (zext             ) [ 0110]
state_0_addr       (getelementptr    ) [ 0111]
state_1_addr       (getelementptr    ) [ 0111]
state_2_addr       (getelementptr    ) [ 0111]
state_3_addr       (getelementptr    ) [ 0111]
store_ln222        (store            ) [ 0000]
temp1_V            (load             ) [ 0000]
r_V                (shl              ) [ 0000]
ret_V              (xor              ) [ 0000]
r_V_2              (partselect       ) [ 0000]
zext_ln1669        (zext             ) [ 0000]
ret_V_1            (xor              ) [ 0000]
r_V_3              (shl              ) [ 0000]
ret_V_2            (xor              ) [ 0101]
rnd_array_V_addr   (getelementptr    ) [ 0000]
store_ln231        (store            ) [ 0000]
temp1_V_1          (load             ) [ 0000]
r_V_4              (shl              ) [ 0000]
ret_V_3            (xor              ) [ 0000]
r_V_5              (partselect       ) [ 0000]
zext_ln1669_1      (zext             ) [ 0000]
ret_V_4            (xor              ) [ 0000]
r_V_6              (shl              ) [ 0000]
ret_V_5            (xor              ) [ 0101]
rnd_array_V_1_addr (getelementptr    ) [ 0000]
store_ln231        (store            ) [ 0000]
temp1_V_2          (load             ) [ 0000]
r_V_7              (shl              ) [ 0000]
ret_V_6            (xor              ) [ 0000]
r_V_8              (partselect       ) [ 0000]
zext_ln1669_2      (zext             ) [ 0000]
ret_V_7            (xor              ) [ 0000]
r_V_9              (shl              ) [ 0000]
ret_V_8            (xor              ) [ 0101]
rnd_array_V_2_addr (getelementptr    ) [ 0000]
store_ln231        (store            ) [ 0000]
temp1_V_3          (load             ) [ 0000]
r_V_10             (shl              ) [ 0000]
ret_V_9            (xor              ) [ 0000]
r_V_11             (partselect       ) [ 0000]
zext_ln1669_3      (zext             ) [ 0000]
ret_V_10           (xor              ) [ 0000]
r_V_12             (shl              ) [ 0000]
ret_V_11           (xor              ) [ 0101]
rnd_array_V_3_addr (getelementptr    ) [ 0000]
store_ln231        (store            ) [ 0000]
specpipeline_ln223 (specpipeline     ) [ 0000]
specloopname_ln222 (specloopname     ) [ 0000]
store_ln230        (store            ) [ 0000]
store_ln230        (store            ) [ 0000]
store_ln230        (store            ) [ 0000]
store_ln230        (store            ) [ 0000]
br_ln222           (br               ) [ 0000]
ret_ln0            (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="rnd_array_V_3">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rnd_array_V_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="rnd_array_V_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rnd_array_V_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="rnd_array_V_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rnd_array_V_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="rnd_array_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rnd_array_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="state_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_0"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="state_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_1"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="state_2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_2"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="state_3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_3"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="i_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="state_0_addr_gep_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="0" index="2" bw="7" slack="0"/>
<pin id="68" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_0_addr/1 "/>
</bind>
</comp>

<comp id="71" class="1004" name="grp_access_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="6" slack="0"/>
<pin id="73" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="74" dir="0" index="2" bw="0" slack="2"/>
<pin id="168" dir="0" index="4" bw="6" slack="1"/>
<pin id="169" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="170" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="75" dir="1" index="3" bw="32" slack="0"/>
<pin id="171" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="temp1_V/1 store_ln230/3 "/>
</bind>
</comp>

<comp id="77" class="1004" name="state_1_addr_gep_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="32" slack="0"/>
<pin id="79" dir="0" index="1" bw="1" slack="0"/>
<pin id="80" dir="0" index="2" bw="7" slack="0"/>
<pin id="81" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_1_addr/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_access_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="6" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="87" dir="0" index="2" bw="0" slack="2"/>
<pin id="172" dir="0" index="4" bw="6" slack="1"/>
<pin id="173" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="174" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="88" dir="1" index="3" bw="32" slack="0"/>
<pin id="175" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="temp1_V_1/1 store_ln230/3 "/>
</bind>
</comp>

<comp id="90" class="1004" name="state_2_addr_gep_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="7" slack="0"/>
<pin id="94" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_2_addr/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="grp_access_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="6" slack="0"/>
<pin id="99" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="100" dir="0" index="2" bw="0" slack="2"/>
<pin id="176" dir="0" index="4" bw="6" slack="1"/>
<pin id="177" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="178" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="101" dir="1" index="3" bw="32" slack="0"/>
<pin id="179" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="temp1_V_2/1 store_ln230/3 "/>
</bind>
</comp>

<comp id="103" class="1004" name="state_3_addr_gep_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="32" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="0" index="2" bw="7" slack="0"/>
<pin id="107" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_3_addr/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="grp_access_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="6" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="113" dir="0" index="2" bw="0" slack="2"/>
<pin id="180" dir="0" index="4" bw="6" slack="1"/>
<pin id="181" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="182" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="114" dir="1" index="3" bw="32" slack="0"/>
<pin id="183" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="temp1_V_3/1 store_ln230/3 "/>
</bind>
</comp>

<comp id="116" class="1004" name="rnd_array_V_addr_gep_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="0" index="2" bw="7" slack="1"/>
<pin id="120" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rnd_array_V_addr/2 "/>
</bind>
</comp>

<comp id="123" class="1004" name="store_ln231_access_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="6" slack="0"/>
<pin id="125" dir="0" index="1" bw="32" slack="0"/>
<pin id="126" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="127" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln231/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="rnd_array_V_1_addr_gep_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="0" index="2" bw="7" slack="1"/>
<pin id="133" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rnd_array_V_1_addr/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="store_ln231_access_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="6" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="140" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln231/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="rnd_array_V_2_addr_gep_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="0" index="2" bw="7" slack="1"/>
<pin id="146" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rnd_array_V_2_addr/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="store_ln231_access_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="6" slack="0"/>
<pin id="151" dir="0" index="1" bw="32" slack="0"/>
<pin id="152" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="153" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln231/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="rnd_array_V_3_addr_gep_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="0" index="2" bw="7" slack="1"/>
<pin id="159" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rnd_array_V_3_addr/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="store_ln231_access_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="6" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="0"/>
<pin id="165" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln231/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="store_ln0_store_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="0" index="1" bw="7" slack="0"/>
<pin id="187" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="i_2_load_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="7" slack="0"/>
<pin id="191" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="icmp_ln222_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="7" slack="0"/>
<pin id="194" dir="0" index="1" bw="7" slack="0"/>
<pin id="195" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln222/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="add_ln222_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="7" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln222/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="zext_ln222_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="7" slack="0"/>
<pin id="206" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln222/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="store_ln222_store_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="7" slack="0"/>
<pin id="214" dir="0" index="1" bw="7" slack="0"/>
<pin id="215" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln222/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="r_V_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="0"/>
<pin id="219" dir="0" index="1" bw="5" slack="0"/>
<pin id="220" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="ret_V_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="0"/>
<pin id="225" dir="0" index="1" bw="32" slack="0"/>
<pin id="226" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="ret_V/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="r_V_2_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="15" slack="0"/>
<pin id="231" dir="0" index="1" bw="32" slack="0"/>
<pin id="232" dir="0" index="2" bw="6" slack="0"/>
<pin id="233" dir="0" index="3" bw="6" slack="0"/>
<pin id="234" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r_V_2/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="zext_ln1669_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="15" slack="0"/>
<pin id="241" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1669/2 "/>
</bind>
</comp>

<comp id="243" class="1004" name="ret_V_1_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="32" slack="0"/>
<pin id="245" dir="0" index="1" bw="32" slack="0"/>
<pin id="246" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="ret_V_1/2 "/>
</bind>
</comp>

<comp id="249" class="1004" name="r_V_3_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="0"/>
<pin id="251" dir="0" index="1" bw="4" slack="0"/>
<pin id="252" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_3/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="ret_V_2_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="0"/>
<pin id="257" dir="0" index="1" bw="32" slack="0"/>
<pin id="258" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="ret_V_2/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="r_V_4_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="0"/>
<pin id="264" dir="0" index="1" bw="5" slack="0"/>
<pin id="265" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_4/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="ret_V_3_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="0"/>
<pin id="270" dir="0" index="1" bw="32" slack="0"/>
<pin id="271" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="ret_V_3/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="r_V_5_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="15" slack="0"/>
<pin id="276" dir="0" index="1" bw="32" slack="0"/>
<pin id="277" dir="0" index="2" bw="6" slack="0"/>
<pin id="278" dir="0" index="3" bw="6" slack="0"/>
<pin id="279" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r_V_5/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="zext_ln1669_1_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="15" slack="0"/>
<pin id="286" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1669_1/2 "/>
</bind>
</comp>

<comp id="288" class="1004" name="ret_V_4_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="0"/>
<pin id="290" dir="0" index="1" bw="32" slack="0"/>
<pin id="291" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="ret_V_4/2 "/>
</bind>
</comp>

<comp id="294" class="1004" name="r_V_6_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="0"/>
<pin id="296" dir="0" index="1" bw="4" slack="0"/>
<pin id="297" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_6/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="ret_V_5_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="0"/>
<pin id="302" dir="0" index="1" bw="32" slack="0"/>
<pin id="303" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="ret_V_5/2 "/>
</bind>
</comp>

<comp id="307" class="1004" name="r_V_7_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="32" slack="0"/>
<pin id="309" dir="0" index="1" bw="5" slack="0"/>
<pin id="310" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_7/2 "/>
</bind>
</comp>

<comp id="313" class="1004" name="ret_V_6_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="32" slack="0"/>
<pin id="315" dir="0" index="1" bw="32" slack="0"/>
<pin id="316" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="ret_V_6/2 "/>
</bind>
</comp>

<comp id="319" class="1004" name="r_V_8_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="15" slack="0"/>
<pin id="321" dir="0" index="1" bw="32" slack="0"/>
<pin id="322" dir="0" index="2" bw="6" slack="0"/>
<pin id="323" dir="0" index="3" bw="6" slack="0"/>
<pin id="324" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r_V_8/2 "/>
</bind>
</comp>

<comp id="329" class="1004" name="zext_ln1669_2_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="15" slack="0"/>
<pin id="331" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1669_2/2 "/>
</bind>
</comp>

<comp id="333" class="1004" name="ret_V_7_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="32" slack="0"/>
<pin id="335" dir="0" index="1" bw="32" slack="0"/>
<pin id="336" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="ret_V_7/2 "/>
</bind>
</comp>

<comp id="339" class="1004" name="r_V_9_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="32" slack="0"/>
<pin id="341" dir="0" index="1" bw="4" slack="0"/>
<pin id="342" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_9/2 "/>
</bind>
</comp>

<comp id="345" class="1004" name="ret_V_8_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="32" slack="0"/>
<pin id="347" dir="0" index="1" bw="32" slack="0"/>
<pin id="348" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="ret_V_8/2 "/>
</bind>
</comp>

<comp id="352" class="1004" name="r_V_10_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="32" slack="0"/>
<pin id="354" dir="0" index="1" bw="5" slack="0"/>
<pin id="355" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_10/2 "/>
</bind>
</comp>

<comp id="358" class="1004" name="ret_V_9_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="32" slack="0"/>
<pin id="360" dir="0" index="1" bw="32" slack="0"/>
<pin id="361" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="ret_V_9/2 "/>
</bind>
</comp>

<comp id="364" class="1004" name="r_V_11_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="15" slack="0"/>
<pin id="366" dir="0" index="1" bw="32" slack="0"/>
<pin id="367" dir="0" index="2" bw="6" slack="0"/>
<pin id="368" dir="0" index="3" bw="6" slack="0"/>
<pin id="369" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r_V_11/2 "/>
</bind>
</comp>

<comp id="374" class="1004" name="zext_ln1669_3_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="15" slack="0"/>
<pin id="376" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1669_3/2 "/>
</bind>
</comp>

<comp id="378" class="1004" name="ret_V_10_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="32" slack="0"/>
<pin id="380" dir="0" index="1" bw="32" slack="0"/>
<pin id="381" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="ret_V_10/2 "/>
</bind>
</comp>

<comp id="384" class="1004" name="r_V_12_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="32" slack="0"/>
<pin id="386" dir="0" index="1" bw="4" slack="0"/>
<pin id="387" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_12/2 "/>
</bind>
</comp>

<comp id="390" class="1004" name="ret_V_11_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="32" slack="0"/>
<pin id="392" dir="0" index="1" bw="32" slack="0"/>
<pin id="393" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="ret_V_11/2 "/>
</bind>
</comp>

<comp id="397" class="1005" name="i_reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="7" slack="0"/>
<pin id="399" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="404" class="1005" name="icmp_ln222_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="1" slack="1"/>
<pin id="406" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln222 "/>
</bind>
</comp>

<comp id="408" class="1005" name="zext_ln222_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="64" slack="1"/>
<pin id="410" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln222 "/>
</bind>
</comp>

<comp id="416" class="1005" name="state_0_addr_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="6" slack="1"/>
<pin id="418" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="state_0_addr "/>
</bind>
</comp>

<comp id="422" class="1005" name="state_1_addr_reg_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="6" slack="1"/>
<pin id="424" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="state_1_addr "/>
</bind>
</comp>

<comp id="428" class="1005" name="state_2_addr_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="6" slack="1"/>
<pin id="430" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="state_2_addr "/>
</bind>
</comp>

<comp id="434" class="1005" name="state_3_addr_reg_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="6" slack="1"/>
<pin id="436" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="state_3_addr "/>
</bind>
</comp>

<comp id="440" class="1005" name="ret_V_2_reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="32" slack="1"/>
<pin id="442" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_2 "/>
</bind>
</comp>

<comp id="445" class="1005" name="ret_V_5_reg_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="32" slack="1"/>
<pin id="447" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_5 "/>
</bind>
</comp>

<comp id="450" class="1005" name="ret_V_8_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="32" slack="1"/>
<pin id="452" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_8 "/>
</bind>
</comp>

<comp id="455" class="1005" name="ret_V_11_reg_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="32" slack="1"/>
<pin id="457" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_11 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="16" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="69"><net_src comp="8" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="36" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="76"><net_src comp="64" pin="3"/><net_sink comp="71" pin=0"/></net>

<net id="82"><net_src comp="10" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="83"><net_src comp="36" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="89"><net_src comp="77" pin="3"/><net_sink comp="84" pin=0"/></net>

<net id="95"><net_src comp="12" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="36" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="102"><net_src comp="90" pin="3"/><net_sink comp="97" pin=0"/></net>

<net id="108"><net_src comp="14" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="36" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="115"><net_src comp="103" pin="3"/><net_sink comp="110" pin=0"/></net>

<net id="121"><net_src comp="6" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="36" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="128"><net_src comp="116" pin="3"/><net_sink comp="123" pin=0"/></net>

<net id="134"><net_src comp="4" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="36" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="141"><net_src comp="129" pin="3"/><net_sink comp="136" pin=0"/></net>

<net id="147"><net_src comp="2" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="36" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="154"><net_src comp="142" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="160"><net_src comp="0" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="36" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="167"><net_src comp="155" pin="3"/><net_sink comp="162" pin=0"/></net>

<net id="188"><net_src comp="26" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="196"><net_src comp="189" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="28" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="189" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="34" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="207"><net_src comp="189" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="208"><net_src comp="204" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="209"><net_src comp="204" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="210"><net_src comp="204" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="211"><net_src comp="204" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="216"><net_src comp="198" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="221"><net_src comp="71" pin="3"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="38" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="227"><net_src comp="71" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="217" pin="2"/><net_sink comp="223" pin=1"/></net>

<net id="235"><net_src comp="40" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="236"><net_src comp="223" pin="2"/><net_sink comp="229" pin=1"/></net>

<net id="237"><net_src comp="42" pin="0"/><net_sink comp="229" pin=2"/></net>

<net id="238"><net_src comp="44" pin="0"/><net_sink comp="229" pin=3"/></net>

<net id="242"><net_src comp="229" pin="4"/><net_sink comp="239" pin=0"/></net>

<net id="247"><net_src comp="239" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="248"><net_src comp="223" pin="2"/><net_sink comp="243" pin=1"/></net>

<net id="253"><net_src comp="243" pin="2"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="46" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="259"><net_src comp="249" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="260"><net_src comp="243" pin="2"/><net_sink comp="255" pin=1"/></net>

<net id="261"><net_src comp="255" pin="2"/><net_sink comp="123" pin=1"/></net>

<net id="266"><net_src comp="84" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="38" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="272"><net_src comp="84" pin="3"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="262" pin="2"/><net_sink comp="268" pin=1"/></net>

<net id="280"><net_src comp="40" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="281"><net_src comp="268" pin="2"/><net_sink comp="274" pin=1"/></net>

<net id="282"><net_src comp="42" pin="0"/><net_sink comp="274" pin=2"/></net>

<net id="283"><net_src comp="44" pin="0"/><net_sink comp="274" pin=3"/></net>

<net id="287"><net_src comp="274" pin="4"/><net_sink comp="284" pin=0"/></net>

<net id="292"><net_src comp="284" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="268" pin="2"/><net_sink comp="288" pin=1"/></net>

<net id="298"><net_src comp="288" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="46" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="304"><net_src comp="294" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="288" pin="2"/><net_sink comp="300" pin=1"/></net>

<net id="306"><net_src comp="300" pin="2"/><net_sink comp="136" pin=1"/></net>

<net id="311"><net_src comp="97" pin="3"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="38" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="317"><net_src comp="97" pin="3"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="307" pin="2"/><net_sink comp="313" pin=1"/></net>

<net id="325"><net_src comp="40" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="326"><net_src comp="313" pin="2"/><net_sink comp="319" pin=1"/></net>

<net id="327"><net_src comp="42" pin="0"/><net_sink comp="319" pin=2"/></net>

<net id="328"><net_src comp="44" pin="0"/><net_sink comp="319" pin=3"/></net>

<net id="332"><net_src comp="319" pin="4"/><net_sink comp="329" pin=0"/></net>

<net id="337"><net_src comp="329" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="313" pin="2"/><net_sink comp="333" pin=1"/></net>

<net id="343"><net_src comp="333" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="344"><net_src comp="46" pin="0"/><net_sink comp="339" pin=1"/></net>

<net id="349"><net_src comp="339" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="333" pin="2"/><net_sink comp="345" pin=1"/></net>

<net id="351"><net_src comp="345" pin="2"/><net_sink comp="149" pin=1"/></net>

<net id="356"><net_src comp="110" pin="3"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="38" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="362"><net_src comp="110" pin="3"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="352" pin="2"/><net_sink comp="358" pin=1"/></net>

<net id="370"><net_src comp="40" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="371"><net_src comp="358" pin="2"/><net_sink comp="364" pin=1"/></net>

<net id="372"><net_src comp="42" pin="0"/><net_sink comp="364" pin=2"/></net>

<net id="373"><net_src comp="44" pin="0"/><net_sink comp="364" pin=3"/></net>

<net id="377"><net_src comp="364" pin="4"/><net_sink comp="374" pin=0"/></net>

<net id="382"><net_src comp="374" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="358" pin="2"/><net_sink comp="378" pin=1"/></net>

<net id="388"><net_src comp="378" pin="2"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="46" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="394"><net_src comp="384" pin="2"/><net_sink comp="390" pin=0"/></net>

<net id="395"><net_src comp="378" pin="2"/><net_sink comp="390" pin=1"/></net>

<net id="396"><net_src comp="390" pin="2"/><net_sink comp="162" pin=1"/></net>

<net id="400"><net_src comp="60" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="402"><net_src comp="397" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="403"><net_src comp="397" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="407"><net_src comp="192" pin="2"/><net_sink comp="404" pin=0"/></net>

<net id="411"><net_src comp="204" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="412"><net_src comp="408" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="413"><net_src comp="408" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="414"><net_src comp="408" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="415"><net_src comp="408" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="419"><net_src comp="64" pin="3"/><net_sink comp="416" pin=0"/></net>

<net id="420"><net_src comp="416" pin="1"/><net_sink comp="71" pin=0"/></net>

<net id="421"><net_src comp="416" pin="1"/><net_sink comp="71" pin=2"/></net>

<net id="425"><net_src comp="77" pin="3"/><net_sink comp="422" pin=0"/></net>

<net id="426"><net_src comp="422" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="427"><net_src comp="422" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="431"><net_src comp="90" pin="3"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="433"><net_src comp="428" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="437"><net_src comp="103" pin="3"/><net_sink comp="434" pin=0"/></net>

<net id="438"><net_src comp="434" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="439"><net_src comp="434" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="443"><net_src comp="255" pin="2"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="71" pin=4"/></net>

<net id="448"><net_src comp="300" pin="2"/><net_sink comp="445" pin=0"/></net>

<net id="449"><net_src comp="445" pin="1"/><net_sink comp="84" pin=4"/></net>

<net id="453"><net_src comp="345" pin="2"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="97" pin=4"/></net>

<net id="458"><net_src comp="390" pin="2"/><net_sink comp="455" pin=0"/></net>

<net id="459"><net_src comp="455" pin="1"/><net_sink comp="110" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: rnd_array_V_3 | {2 }
	Port: rnd_array_V_2 | {2 }
	Port: rnd_array_V_1 | {2 }
	Port: rnd_array_V | {2 }
	Port: state_0 | {3 }
	Port: state_1 | {3 }
	Port: state_2 | {3 }
	Port: state_3 | {3 }
 - Input state : 
	Port: srn<ap_fixed,ap_fixed<32,16,5,3,0>,config11>_Pipeline_ElementLoop : state_0 | {1 2 }
	Port: srn<ap_fixed,ap_fixed<32,16,5,3,0>,config11>_Pipeline_ElementLoop : state_1 | {1 2 }
	Port: srn<ap_fixed,ap_fixed<32,16,5,3,0>,config11>_Pipeline_ElementLoop : state_2 | {1 2 }
	Port: srn<ap_fixed,ap_fixed<32,16,5,3,0>,config11>_Pipeline_ElementLoop : state_3 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_2 : 1
		icmp_ln222 : 2
		add_ln222 : 2
		br_ln222 : 3
		zext_ln222 : 2
		state_0_addr : 3
		temp1_V : 4
		state_1_addr : 3
		temp1_V_1 : 4
		state_2_addr : 3
		temp1_V_2 : 4
		state_3_addr : 3
		temp1_V_3 : 4
		store_ln222 : 3
	State 2
		r_V : 1
		ret_V : 1
		r_V_2 : 1
		zext_ln1669 : 2
		ret_V_1 : 3
		r_V_3 : 3
		ret_V_2 : 3
		store_ln231 : 3
		r_V_4 : 1
		ret_V_3 : 1
		r_V_5 : 1
		zext_ln1669_1 : 2
		ret_V_4 : 3
		r_V_6 : 3
		ret_V_5 : 3
		store_ln231 : 3
		r_V_7 : 1
		ret_V_6 : 1
		r_V_8 : 1
		zext_ln1669_2 : 2
		ret_V_7 : 3
		r_V_9 : 3
		ret_V_8 : 3
		store_ln231 : 3
		r_V_10 : 1
		ret_V_9 : 1
		r_V_11 : 1
		zext_ln1669_3 : 2
		ret_V_10 : 3
		r_V_12 : 3
		ret_V_11 : 3
		store_ln231 : 3
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|          |     ret_V_fu_223     |    0    |    32   |
|          |    ret_V_1_fu_243    |    0    |    32   |
|          |    ret_V_2_fu_255    |    0    |    32   |
|          |    ret_V_3_fu_268    |    0    |    32   |
|          |    ret_V_4_fu_288    |    0    |    32   |
|    xor   |    ret_V_5_fu_300    |    0    |    32   |
|          |    ret_V_6_fu_313    |    0    |    32   |
|          |    ret_V_7_fu_333    |    0    |    32   |
|          |    ret_V_8_fu_345    |    0    |    32   |
|          |    ret_V_9_fu_358    |    0    |    32   |
|          |    ret_V_10_fu_378   |    0    |    32   |
|          |    ret_V_11_fu_390   |    0    |    32   |
|----------|----------------------|---------|---------|
|    add   |   add_ln222_fu_198   |    0    |    14   |
|----------|----------------------|---------|---------|
|   icmp   |   icmp_ln222_fu_192  |    0    |    10   |
|----------|----------------------|---------|---------|
|          |   zext_ln222_fu_204  |    0    |    0    |
|          |  zext_ln1669_fu_239  |    0    |    0    |
|   zext   | zext_ln1669_1_fu_284 |    0    |    0    |
|          | zext_ln1669_2_fu_329 |    0    |    0    |
|          | zext_ln1669_3_fu_374 |    0    |    0    |
|----------|----------------------|---------|---------|
|          |      r_V_fu_217      |    0    |    0    |
|          |     r_V_3_fu_249     |    0    |    0    |
|          |     r_V_4_fu_262     |    0    |    0    |
|    shl   |     r_V_6_fu_294     |    0    |    0    |
|          |     r_V_7_fu_307     |    0    |    0    |
|          |     r_V_9_fu_339     |    0    |    0    |
|          |     r_V_10_fu_352    |    0    |    0    |
|          |     r_V_12_fu_384    |    0    |    0    |
|----------|----------------------|---------|---------|
|          |     r_V_2_fu_229     |    0    |    0    |
|partselect|     r_V_5_fu_274     |    0    |    0    |
|          |     r_V_8_fu_319     |    0    |    0    |
|          |     r_V_11_fu_364    |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |   408   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|      i_reg_397     |    7   |
| icmp_ln222_reg_404 |    1   |
|  ret_V_11_reg_455  |   32   |
|   ret_V_2_reg_440  |   32   |
|   ret_V_5_reg_445  |   32   |
|   ret_V_8_reg_450  |   32   |
|state_0_addr_reg_416|    6   |
|state_1_addr_reg_422|    6   |
|state_2_addr_reg_428|    6   |
|state_3_addr_reg_434|    6   |
| zext_ln222_reg_408 |   64   |
+--------------------+--------+
|        Total       |   224  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_71 |  p0  |   2  |   6  |   12   ||    9    |
|  grp_access_fu_84 |  p0  |   2  |   6  |   12   ||    9    |
|  grp_access_fu_97 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_110 |  p0  |   2  |   6  |   12   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   48   ||  1.548  ||    36   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   408  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   36   |
|  Register |    -   |   224  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   224  |   444  |
+-----------+--------+--------+--------+
