<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\Legion\Desktop\01_sopc\1C102\impl\gwsynthesis\1C102.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\Legion\Desktop\01_sopc\1C102\src\hw\constraints\102.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5AST-LV138FPG676AES</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5AST-138B</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>B</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu Apr 11 11:36:11 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.85V -40C ES</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.95V 100C ES</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>23887</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>16975</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>209</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>247</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>123</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>CLK50M</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>CLK50M_ibuf/I </td>
</tr>
<tr>
<td>LJTAG_TCK</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>LJTAG_TCK_ibuf/I </td>
</tr>
<tr>
<td>tck_pad_i</td>
<td>Base</td>
<td>50.000</td>
<td>20.000
<td>0.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td>tck_ibuf/I </td>
</tr>
<tr>
<td>A_gpio/n4_6</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>A_gpio/n4_s2/F </td>
</tr>
<tr>
<td>A_pwm/n101_5</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>A_pwm/n101_s1/F </td>
</tr>
<tr>
<td>A_timer/re</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>A_timer/re_s1/F </td>
</tr>
<tr>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Generated</td>
<td>125.000</td>
<td>8.000
<td>0.000</td>
<td>62.500</td>
<td>CLK50M_ibuf/I</td>
<td>CLK50M</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>CLK50M</td>
<td>50.000(MHz)</td>
<td>151.336(MHz)</td>
<td>9</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>LJTAG_TCK</td>
<td>100.000(MHz)</td>
<td style="color: #FF0000;" class = "error">82.009(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>tck_pad_i</td>
<td>20.000(MHz)</td>
<td>41.597(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>8.000(MHz)</td>
<td>17.538(MHz)</td>
<td>21</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of A_gpio/n4_6!</h4>
<h4>No timing paths to get frequency of A_pwm/n101_5!</h4>
<h4>No timing paths to get frequency of A_timer/re!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>CLK50M</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>CLK50M</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>LJTAG_TCK</td>
<td>Setup</td>
<td>-1.097</td>
<td>1</td>
</tr>
<tr>
<td>LJTAG_TCK</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>tck_pad_i</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>tck_pad_i</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>A_gpio/n4_6</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>A_gpio/n4_6</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>A_pwm/n101_5</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>A_pwm/n101_5</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>A_timer/re</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>A_timer/re</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-8.768</td>
<td>A_cpu/A_axi2apb/addr_0_s0/Q</td>
<td>A_gpio/rdata_16_s1/D</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_gpio/n4_6:[F]</td>
<td>5.000</td>
<td>2.125</td>
<td>11.544</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-8.655</td>
<td>A_cpu/A_axi2apb/addr_0_s0/Q</td>
<td>A_gpio/rdata_11_s1/D</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_gpio/n4_6:[F]</td>
<td>5.000</td>
<td>2.119</td>
<td>11.438</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-8.630</td>
<td>A_cpu/A_axi2apb/addr_0_s0/Q</td>
<td>A_gpio/rdata_17_s1/D</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_gpio/n4_6:[F]</td>
<td>5.000</td>
<td>2.125</td>
<td>11.406</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-8.477</td>
<td>A_cpu/A_axi2apb/addr_0_s0/Q</td>
<td>A_gpio/rdata_24_s1/D</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_gpio/n4_6:[F]</td>
<td>5.000</td>
<td>2.113</td>
<td>11.265</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-8.439</td>
<td>A_cpu/A_axi2apb/addr_0_s0/Q</td>
<td>A_gpio/rdata_22_s1/D</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_gpio/n4_6:[F]</td>
<td>5.000</td>
<td>2.116</td>
<td>11.224</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-8.422</td>
<td>A_cpu/A_axi2apb/addr_0_s0/Q</td>
<td>A_gpio/rdata_27_s1/D</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_gpio/n4_6:[F]</td>
<td>5.000</td>
<td>2.113</td>
<td>11.210</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-8.411</td>
<td>A_cpu/A_axi2apb/addr_0_s0/Q</td>
<td>A_gpio/rdata_30_s1/D</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_gpio/n4_6:[F]</td>
<td>5.000</td>
<td>2.123</td>
<td>11.190</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-8.392</td>
<td>A_cpu/A_axi2apb/addr_0_s0/Q</td>
<td>A_gpio/rdata_15_s1/D</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_gpio/n4_6:[F]</td>
<td>5.000</td>
<td>2.116</td>
<td>11.178</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-8.387</td>
<td>A_cpu/A_axi2apb/addr_0_s0/Q</td>
<td>A_gpio/rdata_21_s1/D</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_gpio/n4_6:[F]</td>
<td>5.000</td>
<td>2.116</td>
<td>11.173</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-8.363</td>
<td>A_cpu/A_axi2apb/addr_0_s0/Q</td>
<td>A_gpio/rdata_12_s1/D</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_gpio/n4_6:[F]</td>
<td>5.000</td>
<td>2.119</td>
<td>11.145</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-8.340</td>
<td>A_cpu/A_axi2apb/addr_0_s0/Q</td>
<td>A_gpio/rdata_29_s1/D</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_gpio/n4_6:[F]</td>
<td>5.000</td>
<td>2.123</td>
<td>11.119</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-8.257</td>
<td>A_cpu/A_axi2apb/addr_0_s0/Q</td>
<td>A_gpio/rdata_23_s1/D</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_gpio/n4_6:[F]</td>
<td>5.000</td>
<td>2.116</td>
<td>11.043</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-8.182</td>
<td>A_cpu/A_axi2apb/addr_0_s0/Q</td>
<td>A_gpio/rdata_28_s1/D</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_gpio/n4_6:[F]</td>
<td>5.000</td>
<td>2.113</td>
<td>10.970</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-8.160</td>
<td>A_cpu/A_axi2apb/addr_0_s0/Q</td>
<td>A_gpio/rdata_25_s1/D</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_gpio/n4_6:[F]</td>
<td>5.000</td>
<td>2.120</td>
<td>10.941</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-8.018</td>
<td>A_cpu/A_axi2apb/addr_0_s0/Q</td>
<td>A_gpio/rdata_31_s1/D</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_gpio/n4_6:[F]</td>
<td>5.000</td>
<td>2.113</td>
<td>10.806</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-7.755</td>
<td>A_cpu/A_axi2apb/addr_0_s0/Q</td>
<td>A_gpio/rdata_14_s1/D</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_gpio/n4_6:[F]</td>
<td>5.000</td>
<td>2.125</td>
<td>10.531</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-7.601</td>
<td>A_cpu/A_axi2apb/addr_23_s0/Q</td>
<td>A_pwm/rdata_7_s1/D</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_pwm/n101_5:[F]</td>
<td>5.000</td>
<td>0.752</td>
<td>11.750</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-7.576</td>
<td>A_cpu/A_axi2apb/addr_23_s0/Q</td>
<td>A_pwm/rdata_1_s1/D</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_pwm/n101_5:[F]</td>
<td>5.000</td>
<td>0.769</td>
<td>11.709</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-7.558</td>
<td>A_cpu/A_axi2apb/addr_23_s0/Q</td>
<td>A_pwm/rdata_2_s1/D</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_pwm/n101_5:[F]</td>
<td>5.000</td>
<td>0.769</td>
<td>11.690</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-7.555</td>
<td>A_cpu/A_axi2apb/addr_0_s0/Q</td>
<td>A_gpio/rdata_26_s1/D</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_gpio/n4_6:[F]</td>
<td>5.000</td>
<td>2.123</td>
<td>10.334</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-7.511</td>
<td>A_cpu/A_axi2apb/addr_23_s0/Q</td>
<td>A_pwm/rdata_13_s1/D</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_pwm/n101_5:[F]</td>
<td>5.000</td>
<td>0.664</td>
<td>11.749</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-7.362</td>
<td>A_cpu/A_axi2apb/addr_23_s0/Q</td>
<td>A_pwm/rdata_19_s1/D</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_pwm/n101_5:[F]</td>
<td>5.000</td>
<td>0.612</td>
<td>11.651</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-7.355</td>
<td>A_cpu/A_axi2apb/addr_23_s0/Q</td>
<td>A_pwm/rdata_8_s1/D</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_pwm/n101_5:[F]</td>
<td>5.000</td>
<td>0.766</td>
<td>11.490</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-7.341</td>
<td>A_cpu/A_axi2apb/addr_23_s0/Q</td>
<td>A_pwm/rdata_4_s1/D</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_pwm/n101_5:[F]</td>
<td>5.000</td>
<td>0.643</td>
<td>11.600</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-7.219</td>
<td>A_cpu/A_axi2apb/addr_23_s0/Q</td>
<td>A_pwm/rdata_17_s1/D</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_pwm/n101_5:[F]</td>
<td>5.000</td>
<td>0.717</td>
<td>11.404</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-2.152</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_31_s1/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_31_s1/D</td>
<td>LJTAG_TCK:[R]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.663</td>
<td>0.522</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-2.136</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_26_s1/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_26_s1/D</td>
<td>LJTAG_TCK:[R]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.665</td>
<td>0.565</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-2.135</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_6_s1/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_6_s1/D</td>
<td>LJTAG_TCK:[R]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.670</td>
<td>0.546</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-2.092</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_25_s1/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_25_s1/D</td>
<td>LJTAG_TCK:[R]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.675</td>
<td>0.619</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-2.087</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_5_s1/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_5_s1/D</td>
<td>LJTAG_TCK:[R]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.670</td>
<td>0.619</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-2.022</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_4_s1/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_4_s1/D</td>
<td>LJTAG_TCK:[R]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.670</td>
<td>0.684</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-2.017</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_1_s1/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_1_s1/D</td>
<td>LJTAG_TCK:[R]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.679</td>
<td>0.699</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-2.016</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/pracc_out_s1/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/from_tap_reg0_pracc_s0/D</td>
<td>LJTAG_TCK:[R]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.680</td>
<td>0.675</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-1.999</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_30_s1/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_30_s1/D</td>
<td>LJTAG_TCK:[R]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.663</td>
<td>0.675</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-1.998</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_24_s1/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_24_s1/D</td>
<td>LJTAG_TCK:[R]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.675</td>
<td>0.712</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-1.983</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_0_s1/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_0_s1/D</td>
<td>LJTAG_TCK:[R]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.679</td>
<td>0.733</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-1.975</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_20_s1/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_20_s1/D</td>
<td>LJTAG_TCK:[R]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.670</td>
<td>0.731</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-1.971</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_15_s1/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_15_s1/D</td>
<td>LJTAG_TCK:[R]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.665</td>
<td>0.730</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-1.968</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_22_s1/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_22_s1/D</td>
<td>LJTAG_TCK:[R]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.670</td>
<td>0.738</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-1.960</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_23_s1/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_23_s1/D</td>
<td>LJTAG_TCK:[R]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.670</td>
<td>0.746</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-1.960</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_27_s1/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_27_s1/D</td>
<td>LJTAG_TCK:[R]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.670</td>
<td>0.746</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-1.951</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_18_s1/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_18_s1/D</td>
<td>LJTAG_TCK:[R]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.665</td>
<td>0.725</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-1.942</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_7_s1/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_7_s1/D</td>
<td>LJTAG_TCK:[R]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.675</td>
<td>0.744</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-1.928</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_12_s1/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_12_s1/D</td>
<td>LJTAG_TCK:[R]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.676</td>
<td>0.759</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-1.925</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_10_s1/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_10_s1/D</td>
<td>LJTAG_TCK:[R]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.676</td>
<td>0.787</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-1.920</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_8_s1/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_8_s1/D</td>
<td>LJTAG_TCK:[R]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.681</td>
<td>0.797</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-1.917</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_11_s1/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_11_s1/D</td>
<td>LJTAG_TCK:[R]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.676</td>
<td>0.795</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-1.916</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_19_s1/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_19_s1/D</td>
<td>LJTAG_TCK:[R]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.670</td>
<td>0.765</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-1.903</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_28_s1/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_28_s1/D</td>
<td>LJTAG_TCK:[R]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.665</td>
<td>0.797</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-1.897</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_14_s1/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_14_s1/D</td>
<td>LJTAG_TCK:[R]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.665</td>
<td>0.804</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-5.653</td>
<td>A_cpu/A_axi2apb/addr_23_s0/Q</td>
<td>A_gpio/rdata_6_s1/CLEAR</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_gpio/n4_6:[F]</td>
<td>5.000</td>
<td>2.089</td>
<td>8.181</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-5.653</td>
<td>A_cpu/A_axi2apb/addr_23_s0/Q</td>
<td>A_gpio/rdata_7_s1/CLEAR</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_gpio/n4_6:[F]</td>
<td>5.000</td>
<td>2.089</td>
<td>8.181</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-5.653</td>
<td>A_cpu/A_axi2apb/addr_23_s0/Q</td>
<td>A_gpio/rdata_9_s1/CLEAR</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_gpio/n4_6:[F]</td>
<td>5.000</td>
<td>2.089</td>
<td>8.181</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-5.653</td>
<td>A_cpu/A_axi2apb/addr_23_s0/Q</td>
<td>A_gpio/rdata_10_s1/CLEAR</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_gpio/n4_6:[F]</td>
<td>5.000</td>
<td>2.089</td>
<td>8.181</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-5.648</td>
<td>A_cpu/A_axi2apb/addr_23_s0/Q</td>
<td>A_gpio/rdata_1_s1/CLEAR</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_gpio/n4_6:[F]</td>
<td>5.000</td>
<td>2.098</td>
<td>8.167</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-5.648</td>
<td>A_cpu/A_axi2apb/addr_23_s0/Q</td>
<td>A_gpio/rdata_2_s1/CLEAR</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_gpio/n4_6:[F]</td>
<td>5.000</td>
<td>2.098</td>
<td>8.167</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-5.645</td>
<td>A_cpu/A_axi2apb/addr_23_s0/Q</td>
<td>A_gpio/rdata_3_s1/CLEAR</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_gpio/n4_6:[F]</td>
<td>5.000</td>
<td>2.087</td>
<td>8.176</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-5.645</td>
<td>A_cpu/A_axi2apb/addr_23_s0/Q</td>
<td>A_gpio/rdata_4_s1/CLEAR</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_gpio/n4_6:[F]</td>
<td>5.000</td>
<td>2.087</td>
<td>8.176</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-5.545</td>
<td>A_cpu/A_axi2apb/addr_23_s0/Q</td>
<td>A_pwm/rdata_8_s1/CLEAR</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_pwm/n101_5:[F]</td>
<td>5.000</td>
<td>0.766</td>
<td>9.396</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-5.474</td>
<td>A_cpu/A_axi2apb/addr_23_s0/Q</td>
<td>A_timer/rdata_0_s1/CLEAR</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_timer/re:[F]</td>
<td>5.000</td>
<td>2.194</td>
<td>7.898</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-5.474</td>
<td>A_cpu/A_axi2apb/addr_23_s0/Q</td>
<td>A_timer/rdata_1_s1/CLEAR</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_timer/re:[F]</td>
<td>5.000</td>
<td>2.194</td>
<td>7.898</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-5.474</td>
<td>A_cpu/A_axi2apb/addr_23_s0/Q</td>
<td>A_timer/rdata_2_s1/CLEAR</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_timer/re:[F]</td>
<td>5.000</td>
<td>2.194</td>
<td>7.898</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-5.474</td>
<td>A_cpu/A_axi2apb/addr_23_s0/Q</td>
<td>A_timer/rdata_8_s1/CLEAR</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_timer/re:[F]</td>
<td>5.000</td>
<td>2.194</td>
<td>7.898</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-5.335</td>
<td>A_cpu/A_axi2apb/addr_23_s0/Q</td>
<td>A_gpio/rdata_20_s1/CLEAR</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_gpio/n4_6:[F]</td>
<td>5.000</td>
<td>2.095</td>
<td>7.858</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-5.332</td>
<td>A_cpu/A_axi2apb/addr_23_s0/Q</td>
<td>A_gpio/rdata_5_s1/CLEAR</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_gpio/n4_6:[F]</td>
<td>5.000</td>
<td>2.092</td>
<td>7.858</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-5.332</td>
<td>A_cpu/A_axi2apb/addr_23_s0/Q</td>
<td>A_gpio/rdata_8_s1/CLEAR</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_gpio/n4_6:[F]</td>
<td>5.000</td>
<td>2.092</td>
<td>7.858</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-5.292</td>
<td>A_cpu/A_axi2apb/addr_23_s0/Q</td>
<td>A_pwm/rdata_7_s1/CLEAR</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_pwm/n101_5:[F]</td>
<td>5.000</td>
<td>0.752</td>
<td>9.158</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-5.283</td>
<td>A_cpu/A_axi2apb/addr_23_s0/Q</td>
<td>A_pwm/rdata_5_s1/CLEAR</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_pwm/n101_5:[F]</td>
<td>5.000</td>
<td>0.743</td>
<td>9.158</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-5.167</td>
<td>A_cpu/A_axi2apb/addr_23_s0/Q</td>
<td>A_gpio/rdata_0_s1/CLEAR</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_gpio/n4_6:[F]</td>
<td>5.000</td>
<td>2.104</td>
<td>7.680</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-5.167</td>
<td>A_cpu/A_axi2apb/addr_23_s0/Q</td>
<td>A_gpio/rdata_18_s1/CLEAR</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_gpio/n4_6:[F]</td>
<td>5.000</td>
<td>2.104</td>
<td>7.680</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-5.167</td>
<td>A_cpu/A_axi2apb/addr_23_s0/Q</td>
<td>A_gpio/rdata_19_s1/CLEAR</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_gpio/n4_6:[F]</td>
<td>5.000</td>
<td>2.104</td>
<td>7.680</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-4.910</td>
<td>A_cpu/A_axi2apb/addr_23_s0/Q</td>
<td>A_pwm/rdata_1_s1/CLEAR</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_pwm/n101_5:[F]</td>
<td>5.000</td>
<td>0.769</td>
<td>8.759</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-4.910</td>
<td>A_cpu/A_axi2apb/addr_23_s0/Q</td>
<td>A_pwm/rdata_2_s1/CLEAR</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_pwm/n101_5:[F]</td>
<td>5.000</td>
<td>0.769</td>
<td>8.759</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-4.855</td>
<td>A_cpu/A_axi2apb/addr_23_s0/Q</td>
<td>A_pwm/rdata_13_s1/CLEAR</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_pwm/n101_5:[F]</td>
<td>5.000</td>
<td>0.664</td>
<td>8.809</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-4.855</td>
<td>A_cpu/A_axi2apb/addr_23_s0/Q</td>
<td>A_pwm/rdata_29_s1/CLEAR</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_pwm/n101_5:[F]</td>
<td>5.000</td>
<td>0.664</td>
<td>8.809</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.205</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/buffer_2_ecr_rocc_s0/CLEAR</td>
<td>LJTAG_TCK:[R]</td>
<td>LJTAG_TCK:[R]</td>
<td>0.000</td>
<td>0.005</td>
<td>1.011</td>
</tr>
<tr>
<td>2</td>
<td>1.205</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/buffer_1_ecr_rocc_s0/CLEAR</td>
<td>LJTAG_TCK:[R]</td>
<td>LJTAG_TCK:[R]</td>
<td>0.000</td>
<td>0.005</td>
<td>1.011</td>
</tr>
<tr>
<td>3</td>
<td>1.207</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_0_s1/CLEAR</td>
<td>LJTAG_TCK:[R]</td>
<td>LJTAG_TCK:[R]</td>
<td>0.000</td>
<td>0.012</td>
<td>1.006</td>
</tr>
<tr>
<td>4</td>
<td>1.207</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_1_s1/CLEAR</td>
<td>LJTAG_TCK:[R]</td>
<td>LJTAG_TCK:[R]</td>
<td>0.000</td>
<td>0.012</td>
<td>1.006</td>
</tr>
<tr>
<td>5</td>
<td>1.207</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_2_s1/CLEAR</td>
<td>LJTAG_TCK:[R]</td>
<td>LJTAG_TCK:[R]</td>
<td>0.000</td>
<td>0.012</td>
<td>1.006</td>
</tr>
<tr>
<td>6</td>
<td>1.207</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_3_s1/CLEAR</td>
<td>LJTAG_TCK:[R]</td>
<td>LJTAG_TCK:[R]</td>
<td>0.000</td>
<td>0.012</td>
<td>1.006</td>
</tr>
<tr>
<td>7</td>
<td>1.207</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_13_s1/CLEAR</td>
<td>LJTAG_TCK:[R]</td>
<td>LJTAG_TCK:[R]</td>
<td>0.000</td>
<td>0.012</td>
<td>1.006</td>
</tr>
<tr>
<td>8</td>
<td>1.207</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_30_s1/CLEAR</td>
<td>LJTAG_TCK:[R]</td>
<td>LJTAG_TCK:[R]</td>
<td>0.000</td>
<td>0.012</td>
<td>1.006</td>
</tr>
<tr>
<td>9</td>
<td>1.207</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_31_s1/CLEAR</td>
<td>LJTAG_TCK:[R]</td>
<td>LJTAG_TCK:[R]</td>
<td>0.000</td>
<td>0.012</td>
<td>1.006</td>
</tr>
<tr>
<td>10</td>
<td>1.208</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_4_s1/CLEAR</td>
<td>LJTAG_TCK:[R]</td>
<td>LJTAG_TCK:[R]</td>
<td>0.000</td>
<td>0.013</td>
<td>1.006</td>
</tr>
<tr>
<td>11</td>
<td>1.208</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_12_s1/CLEAR</td>
<td>LJTAG_TCK:[R]</td>
<td>LJTAG_TCK:[R]</td>
<td>0.000</td>
<td>0.013</td>
<td>1.006</td>
</tr>
<tr>
<td>12</td>
<td>1.208</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_19_s1/CLEAR</td>
<td>LJTAG_TCK:[R]</td>
<td>LJTAG_TCK:[R]</td>
<td>0.000</td>
<td>0.013</td>
<td>1.006</td>
</tr>
<tr>
<td>13</td>
<td>1.208</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_20_s1/CLEAR</td>
<td>LJTAG_TCK:[R]</td>
<td>LJTAG_TCK:[R]</td>
<td>0.000</td>
<td>0.013</td>
<td>1.006</td>
</tr>
<tr>
<td>14</td>
<td>1.208</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_21_s1/CLEAR</td>
<td>LJTAG_TCK:[R]</td>
<td>LJTAG_TCK:[R]</td>
<td>0.000</td>
<td>0.013</td>
<td>1.006</td>
</tr>
<tr>
<td>15</td>
<td>1.208</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_28_s1/CLEAR</td>
<td>LJTAG_TCK:[R]</td>
<td>LJTAG_TCK:[R]</td>
<td>0.000</td>
<td>0.013</td>
<td>1.006</td>
</tr>
<tr>
<td>16</td>
<td>1.208</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_29_s1/CLEAR</td>
<td>LJTAG_TCK:[R]</td>
<td>LJTAG_TCK:[R]</td>
<td>0.000</td>
<td>0.013</td>
<td>1.006</td>
</tr>
<tr>
<td>17</td>
<td>1.320</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ecr_in_31_s1/CLEAR</td>
<td>LJTAG_TCK:[R]</td>
<td>LJTAG_TCK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.131</td>
</tr>
<tr>
<td>18</td>
<td>1.332</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/DATA/sr_0_s1/CLEAR</td>
<td>LJTAG_TCK:[R]</td>
<td>LJTAG_TCK:[R]</td>
<td>0.000</td>
<td>0.002</td>
<td>1.141</td>
</tr>
<tr>
<td>19</td>
<td>1.332</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/DATA/sr_12_s1/CLEAR</td>
<td>LJTAG_TCK:[R]</td>
<td>LJTAG_TCK:[R]</td>
<td>0.000</td>
<td>0.002</td>
<td>1.141</td>
</tr>
<tr>
<td>20</td>
<td>1.332</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/DATA/sr_13_s1/CLEAR</td>
<td>LJTAG_TCK:[R]</td>
<td>LJTAG_TCK:[R]</td>
<td>0.000</td>
<td>0.002</td>
<td>1.141</td>
</tr>
<tr>
<td>21</td>
<td>1.333</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_addr_30_s0/CLEAR</td>
<td>LJTAG_TCK:[R]</td>
<td>LJTAG_TCK:[R]</td>
<td>0.000</td>
<td>0.013</td>
<td>1.131</td>
</tr>
<tr>
<td>22</td>
<td>1.336</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/DATA/sr_11_s1/CLEAR</td>
<td>LJTAG_TCK:[R]</td>
<td>LJTAG_TCK:[R]</td>
<td>0.000</td>
<td>0.003</td>
<td>1.144</td>
</tr>
<tr>
<td>23</td>
<td>1.336</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/DATA/sr_14_s1/CLEAR</td>
<td>LJTAG_TCK:[R]</td>
<td>LJTAG_TCK:[R]</td>
<td>0.000</td>
<td>0.003</td>
<td>1.144</td>
</tr>
<tr>
<td>24</td>
<td>1.336</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/DATA/sr_15_s1/CLEAR</td>
<td>LJTAG_TCK:[R]</td>
<td>LJTAG_TCK:[R]</td>
<td>0.000</td>
<td>0.003</td>
<td>1.144</td>
</tr>
<tr>
<td>25</td>
<td>1.336</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/DATA/sr_16_s1/CLEAR</td>
<td>LJTAG_TCK:[R]</td>
<td>LJTAG_TCK:[R]</td>
<td>0.000</td>
<td>0.003</td>
<td>1.144</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>2.793</td>
<td>3.043</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>LJTAG_TCK</td>
<td>A_cpu/A_la132/la132_ljtag_module/newpc_tck_r0_s0</td>
</tr>
<tr>
<td>2</td>
<td>2.793</td>
<td>3.043</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>LJTAG_TCK</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/pc_sample_32_s0</td>
</tr>
<tr>
<td>3</td>
<td>2.793</td>
<td>3.043</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>LJTAG_TCK</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/pc_sample_14_s0</td>
</tr>
<tr>
<td>4</td>
<td>2.793</td>
<td>3.043</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>LJTAG_TCK</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/pc_sample_12_s0</td>
</tr>
<tr>
<td>5</td>
<td>2.793</td>
<td>3.043</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>LJTAG_TCK</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/pc_sample_11_s0</td>
</tr>
<tr>
<td>6</td>
<td>2.793</td>
<td>3.043</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>LJTAG_TCK</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/pc_sample_10_s0</td>
</tr>
<tr>
<td>7</td>
<td>2.793</td>
<td>3.043</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>LJTAG_TCK</td>
<td>A_cpu/A_la132/la132_ljtag_module/newpc_see_by_tck_s0</td>
</tr>
<tr>
<td>8</td>
<td>2.793</td>
<td>3.043</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>LJTAG_TCK</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/fsm/ind_s0</td>
</tr>
<tr>
<td>9</td>
<td>2.793</td>
<td>3.043</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>LJTAG_TCK</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/fsm/curr_state_3_s0</td>
</tr>
<tr>
<td>10</td>
<td>2.793</td>
<td>3.043</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>LJTAG_TCK</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/fsm/curr_state_2_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.768</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.791</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.023</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_gpio/rdata_16_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_gpio/n4_6:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3741</td>
<td>PLL_R[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.248</td>
<td>2.691</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C108[0][A]</td>
<td>A_cpu/A_axi2apb/addr_0_s0/CLK</td>
</tr>
<tr>
<td>7.630</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>52</td>
<td>R38C108[0][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_0_s0/Q</td>
</tr>
<tr>
<td>12.340</td>
<td>4.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C47[3][B]</td>
<td>A_cpu/A_cpu_mux/cpu_rdata_0_s0/I1</td>
</tr>
<tr>
<td>12.631</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C47[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_cpu_mux/cpu_rdata_0_s0/F</td>
</tr>
<tr>
<td>12.783</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C47[2][B]</td>
<td>A_pwm/n1026_s3/I2</td>
</tr>
<tr>
<td>13.350</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R41C47[2][B]</td>
<td style=" background: #97FFFF;">A_pwm/n1026_s3/F</td>
</tr>
<tr>
<td>13.553</td>
<td>0.202</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C46[3][B]</td>
<td>A_pwm/n1026_s1/I2</td>
</tr>
<tr>
<td>13.871</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R41C46[3][B]</td>
<td style=" background: #97FFFF;">A_pwm/n1026_s1/F</td>
</tr>
<tr>
<td>14.474</td>
<td>0.602</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C50[2][B]</td>
<td>A_gpio/n954_s1/I1</td>
</tr>
<tr>
<td>15.041</td>
<td>0.567</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R41C50[2][B]</td>
<td style=" background: #97FFFF;">A_gpio/n954_s1/F</td>
</tr>
<tr>
<td>17.355</td>
<td>2.314</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C43[3][A]</td>
<td>A_gpio/n606_s11/I0</td>
</tr>
<tr>
<td>17.903</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C43[3][A]</td>
<td style=" background: #97FFFF;">A_gpio/n606_s11/F</td>
</tr>
<tr>
<td>18.284</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C44[0][B]</td>
<td>A_gpio/n606_s9/I1</td>
</tr>
<tr>
<td>18.791</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R40C44[0][B]</td>
<td style=" background: #97FFFF;">A_gpio/n606_s9/F</td>
</tr>
<tr>
<td>18.791</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C44[0][B]</td>
<td style=" font-weight:bold;">A_gpio/rdata_16_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_gpio/n4_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R39C50[2][A]</td>
<td>A_gpio/n4_s2/F</td>
</tr>
<tr>
<td>10.122</td>
<td>5.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C44[0][B]</td>
<td>A_gpio/rdata_16_s1/G</td>
</tr>
<tr>
<td>10.087</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_gpio/rdata_16_s1</td>
</tr>
<tr>
<td>10.023</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R40C44[0][B]</td>
<td>A_gpio/rdata_16_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.125</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.691, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.800, 24.256%; route: 8.361, 72.431%; tC2Q: 0.382, 3.313%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.122, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.655</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.685</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.030</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_gpio/rdata_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_gpio/n4_6:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3741</td>
<td>PLL_R[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.248</td>
<td>2.691</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C108[0][A]</td>
<td>A_cpu/A_axi2apb/addr_0_s0/CLK</td>
</tr>
<tr>
<td>7.630</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>52</td>
<td>R38C108[0][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_0_s0/Q</td>
</tr>
<tr>
<td>12.340</td>
<td>4.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C47[3][B]</td>
<td>A_cpu/A_cpu_mux/cpu_rdata_0_s0/I1</td>
</tr>
<tr>
<td>12.631</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C47[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_cpu_mux/cpu_rdata_0_s0/F</td>
</tr>
<tr>
<td>12.783</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C47[2][B]</td>
<td>A_pwm/n1026_s3/I2</td>
</tr>
<tr>
<td>13.350</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R41C47[2][B]</td>
<td style=" background: #97FFFF;">A_pwm/n1026_s3/F</td>
</tr>
<tr>
<td>13.553</td>
<td>0.202</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C46[3][B]</td>
<td>A_pwm/n1026_s1/I2</td>
</tr>
<tr>
<td>13.871</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R41C46[3][B]</td>
<td style=" background: #97FFFF;">A_pwm/n1026_s1/F</td>
</tr>
<tr>
<td>14.474</td>
<td>0.602</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C50[2][B]</td>
<td>A_gpio/n954_s1/I1</td>
</tr>
<tr>
<td>15.041</td>
<td>0.567</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R41C50[2][B]</td>
<td style=" background: #97FFFF;">A_gpio/n954_s1/F</td>
</tr>
<tr>
<td>17.355</td>
<td>2.314</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C44[1][B]</td>
<td>A_gpio/n611_s11/I0</td>
</tr>
<tr>
<td>17.934</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C44[1][B]</td>
<td style=" background: #97FFFF;">A_gpio/n611_s11/F</td>
</tr>
<tr>
<td>18.106</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C45[0][A]</td>
<td>A_gpio/n611_s9/I1</td>
</tr>
<tr>
<td>18.685</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C45[0][A]</td>
<td style=" background: #97FFFF;">A_gpio/n611_s9/F</td>
</tr>
<tr>
<td>18.685</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C45[0][A]</td>
<td style=" font-weight:bold;">A_gpio/rdata_11_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_gpio/n4_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R39C50[2][A]</td>
<td>A_gpio/n4_s2/F</td>
</tr>
<tr>
<td>10.129</td>
<td>5.129</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C45[0][A]</td>
<td>A_gpio/rdata_11_s1/G</td>
</tr>
<tr>
<td>10.094</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_gpio/rdata_11_s1</td>
</tr>
<tr>
<td>10.030</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C45[0][A]</td>
<td>A_gpio/rdata_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.119</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.691, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.903, 25.377%; route: 8.153, 71.279%; tC2Q: 0.382, 3.344%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.129, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.630</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.654</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.023</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_gpio/rdata_17_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_gpio/n4_6:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3741</td>
<td>PLL_R[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.248</td>
<td>2.691</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C108[0][A]</td>
<td>A_cpu/A_axi2apb/addr_0_s0/CLK</td>
</tr>
<tr>
<td>7.630</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>52</td>
<td>R38C108[0][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_0_s0/Q</td>
</tr>
<tr>
<td>12.340</td>
<td>4.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C47[3][B]</td>
<td>A_cpu/A_cpu_mux/cpu_rdata_0_s0/I1</td>
</tr>
<tr>
<td>12.631</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C47[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_cpu_mux/cpu_rdata_0_s0/F</td>
</tr>
<tr>
<td>12.783</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C47[2][B]</td>
<td>A_pwm/n1026_s3/I2</td>
</tr>
<tr>
<td>13.350</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R41C47[2][B]</td>
<td style=" background: #97FFFF;">A_pwm/n1026_s3/F</td>
</tr>
<tr>
<td>13.553</td>
<td>0.202</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C46[3][B]</td>
<td>A_pwm/n1026_s1/I2</td>
</tr>
<tr>
<td>13.871</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R41C46[3][B]</td>
<td style=" background: #97FFFF;">A_pwm/n1026_s1/F</td>
</tr>
<tr>
<td>14.474</td>
<td>0.602</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C50[2][B]</td>
<td>A_gpio/n954_s1/I1</td>
</tr>
<tr>
<td>15.041</td>
<td>0.567</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R41C50[2][B]</td>
<td style=" background: #97FFFF;">A_gpio/n954_s1/F</td>
</tr>
<tr>
<td>17.355</td>
<td>2.314</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C44[3][B]</td>
<td>A_gpio/n605_s11/I0</td>
</tr>
<tr>
<td>17.903</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C44[3][B]</td>
<td style=" background: #97FFFF;">A_gpio/n605_s11/F</td>
</tr>
<tr>
<td>18.075</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C44[1][A]</td>
<td>A_gpio/n605_s9/I1</td>
</tr>
<tr>
<td>18.654</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R40C44[1][A]</td>
<td style=" background: #97FFFF;">A_gpio/n605_s9/F</td>
</tr>
<tr>
<td>18.654</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C44[1][A]</td>
<td style=" font-weight:bold;">A_gpio/rdata_17_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_gpio/n4_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R39C50[2][A]</td>
<td>A_gpio/n4_s2/F</td>
</tr>
<tr>
<td>10.122</td>
<td>5.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C44[1][A]</td>
<td>A_gpio/rdata_17_s1/G</td>
</tr>
<tr>
<td>10.087</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_gpio/rdata_17_s1</td>
</tr>
<tr>
<td>10.023</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R40C44[1][A]</td>
<td>A_gpio/rdata_17_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.125</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.691, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.871, 25.173%; route: 8.153, 71.474%; tC2Q: 0.382, 3.353%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.122, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.477</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.513</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.036</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_gpio/rdata_24_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_gpio/n4_6:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3741</td>
<td>PLL_R[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.248</td>
<td>2.691</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C108[0][A]</td>
<td>A_cpu/A_axi2apb/addr_0_s0/CLK</td>
</tr>
<tr>
<td>7.630</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>52</td>
<td>R38C108[0][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_0_s0/Q</td>
</tr>
<tr>
<td>12.340</td>
<td>4.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C47[3][B]</td>
<td>A_cpu/A_cpu_mux/cpu_rdata_0_s0/I1</td>
</tr>
<tr>
<td>12.631</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C47[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_cpu_mux/cpu_rdata_0_s0/F</td>
</tr>
<tr>
<td>12.783</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C47[2][B]</td>
<td>A_pwm/n1026_s3/I2</td>
</tr>
<tr>
<td>13.350</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R41C47[2][B]</td>
<td style=" background: #97FFFF;">A_pwm/n1026_s3/F</td>
</tr>
<tr>
<td>13.553</td>
<td>0.202</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C46[3][B]</td>
<td>A_pwm/n1026_s1/I2</td>
</tr>
<tr>
<td>13.871</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R41C46[3][B]</td>
<td style=" background: #97FFFF;">A_pwm/n1026_s1/F</td>
</tr>
<tr>
<td>14.474</td>
<td>0.602</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C50[2][B]</td>
<td>A_gpio/n954_s1/I1</td>
</tr>
<tr>
<td>15.041</td>
<td>0.567</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R41C50[2][B]</td>
<td style=" background: #97FFFF;">A_gpio/n954_s1/F</td>
</tr>
<tr>
<td>17.199</td>
<td>2.158</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C45[3][B]</td>
<td>A_gpio/n598_s10/I0</td>
</tr>
<tr>
<td>17.773</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C45[3][B]</td>
<td style=" background: #97FFFF;">A_gpio/n598_s10/F</td>
</tr>
<tr>
<td>17.945</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C45[0][B]</td>
<td>A_gpio/n598_s9/I0</td>
</tr>
<tr>
<td>18.513</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R39C45[0][B]</td>
<td style=" background: #97FFFF;">A_gpio/n598_s9/F</td>
</tr>
<tr>
<td>18.513</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C45[0][B]</td>
<td style=" font-weight:bold;">A_gpio/rdata_24_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_gpio/n4_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R39C50[2][A]</td>
<td>A_gpio/n4_s2/F</td>
</tr>
<tr>
<td>10.134</td>
<td>5.134</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C45[0][B]</td>
<td>A_gpio/rdata_24_s1/G</td>
</tr>
<tr>
<td>10.099</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_gpio/rdata_24_s1</td>
</tr>
<tr>
<td>10.036</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C45[0][B]</td>
<td>A_gpio/rdata_24_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.113</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.691, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.886, 25.621%; route: 7.996, 70.983%; tC2Q: 0.382, 3.395%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.134, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.439</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.471</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.033</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_gpio/rdata_22_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_gpio/n4_6:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3741</td>
<td>PLL_R[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.248</td>
<td>2.691</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C108[0][A]</td>
<td>A_cpu/A_axi2apb/addr_0_s0/CLK</td>
</tr>
<tr>
<td>7.630</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>52</td>
<td>R38C108[0][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_0_s0/Q</td>
</tr>
<tr>
<td>12.340</td>
<td>4.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C47[3][B]</td>
<td>A_cpu/A_cpu_mux/cpu_rdata_0_s0/I1</td>
</tr>
<tr>
<td>12.631</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C47[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_cpu_mux/cpu_rdata_0_s0/F</td>
</tr>
<tr>
<td>12.783</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C47[2][B]</td>
<td>A_pwm/n1026_s3/I2</td>
</tr>
<tr>
<td>13.350</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R41C47[2][B]</td>
<td style=" background: #97FFFF;">A_pwm/n1026_s3/F</td>
</tr>
<tr>
<td>13.553</td>
<td>0.202</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C46[3][B]</td>
<td>A_pwm/n1026_s1/I2</td>
</tr>
<tr>
<td>13.871</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R41C46[3][B]</td>
<td style=" background: #97FFFF;">A_pwm/n1026_s1/F</td>
</tr>
<tr>
<td>14.474</td>
<td>0.602</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C50[2][B]</td>
<td>A_gpio/n954_s1/I1</td>
</tr>
<tr>
<td>15.041</td>
<td>0.567</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R41C50[2][B]</td>
<td style=" background: #97FFFF;">A_gpio/n954_s1/F</td>
</tr>
<tr>
<td>17.141</td>
<td>2.100</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C45[1][B]</td>
<td>A_gpio/n600_s11/I0</td>
</tr>
<tr>
<td>17.720</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C45[1][B]</td>
<td style=" background: #97FFFF;">A_gpio/n600_s11/F</td>
</tr>
<tr>
<td>17.893</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C45[0][B]</td>
<td>A_gpio/n600_s9/I1</td>
</tr>
<tr>
<td>18.471</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R40C45[0][B]</td>
<td style=" background: #97FFFF;">A_gpio/n600_s9/F</td>
</tr>
<tr>
<td>18.471</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C45[0][B]</td>
<td style=" font-weight:bold;">A_gpio/rdata_22_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_gpio/n4_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R39C50[2][A]</td>
<td>A_gpio/n4_s2/F</td>
</tr>
<tr>
<td>10.132</td>
<td>5.132</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C45[0][B]</td>
<td>A_gpio/rdata_22_s1/G</td>
</tr>
<tr>
<td>10.097</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_gpio/rdata_22_s1</td>
</tr>
<tr>
<td>10.033</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R40C45[0][B]</td>
<td>A_gpio/rdata_22_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.116</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.691, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.903, 25.860%; route: 7.939, 70.732%; tC2Q: 0.382, 3.408%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.132, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.422</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.458</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.036</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_gpio/rdata_27_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_gpio/n4_6:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3741</td>
<td>PLL_R[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.248</td>
<td>2.691</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C108[0][A]</td>
<td>A_cpu/A_axi2apb/addr_0_s0/CLK</td>
</tr>
<tr>
<td>7.630</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>52</td>
<td>R38C108[0][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_0_s0/Q</td>
</tr>
<tr>
<td>12.340</td>
<td>4.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C47[3][B]</td>
<td>A_cpu/A_cpu_mux/cpu_rdata_0_s0/I1</td>
</tr>
<tr>
<td>12.631</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C47[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_cpu_mux/cpu_rdata_0_s0/F</td>
</tr>
<tr>
<td>12.783</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C47[2][B]</td>
<td>A_pwm/n1026_s3/I2</td>
</tr>
<tr>
<td>13.350</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R41C47[2][B]</td>
<td style=" background: #97FFFF;">A_pwm/n1026_s3/F</td>
</tr>
<tr>
<td>13.553</td>
<td>0.202</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C46[3][B]</td>
<td>A_pwm/n1026_s1/I2</td>
</tr>
<tr>
<td>13.871</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R41C46[3][B]</td>
<td style=" background: #97FFFF;">A_pwm/n1026_s1/F</td>
</tr>
<tr>
<td>14.474</td>
<td>0.602</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C50[2][B]</td>
<td>A_gpio/n954_s1/I1</td>
</tr>
<tr>
<td>15.041</td>
<td>0.567</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R41C50[2][B]</td>
<td style=" background: #97FFFF;">A_gpio/n954_s1/F</td>
</tr>
<tr>
<td>17.199</td>
<td>2.158</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C45[0][B]</td>
<td>A_gpio/n595_s11/I0</td>
</tr>
<tr>
<td>17.778</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C45[0][B]</td>
<td style=" background: #97FFFF;">A_gpio/n595_s11/F</td>
</tr>
<tr>
<td>17.950</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C45[1][A]</td>
<td>A_gpio/n595_s9/I1</td>
</tr>
<tr>
<td>18.458</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R39C45[1][A]</td>
<td style=" background: #97FFFF;">A_gpio/n595_s9/F</td>
</tr>
<tr>
<td>18.458</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C45[1][A]</td>
<td style=" font-weight:bold;">A_gpio/rdata_27_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_gpio/n4_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R39C50[2][A]</td>
<td>A_gpio/n4_s2/F</td>
</tr>
<tr>
<td>10.134</td>
<td>5.134</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C45[1][A]</td>
<td>A_gpio/rdata_27_s1/G</td>
</tr>
<tr>
<td>10.099</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_gpio/rdata_27_s1</td>
</tr>
<tr>
<td>10.036</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C45[1][A]</td>
<td>A_gpio/rdata_27_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.113</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.691, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.831, 25.256%; route: 7.996, 71.331%; tC2Q: 0.382, 3.412%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.134, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.411</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.438</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.026</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_gpio/rdata_30_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_gpio/n4_6:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3741</td>
<td>PLL_R[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.248</td>
<td>2.691</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C108[0][A]</td>
<td>A_cpu/A_axi2apb/addr_0_s0/CLK</td>
</tr>
<tr>
<td>7.630</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>52</td>
<td>R38C108[0][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_0_s0/Q</td>
</tr>
<tr>
<td>12.340</td>
<td>4.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C47[3][B]</td>
<td>A_cpu/A_cpu_mux/cpu_rdata_0_s0/I1</td>
</tr>
<tr>
<td>12.631</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C47[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_cpu_mux/cpu_rdata_0_s0/F</td>
</tr>
<tr>
<td>12.783</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C47[2][B]</td>
<td>A_pwm/n1026_s3/I2</td>
</tr>
<tr>
<td>13.350</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R41C47[2][B]</td>
<td style=" background: #97FFFF;">A_pwm/n1026_s3/F</td>
</tr>
<tr>
<td>13.553</td>
<td>0.202</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C46[3][B]</td>
<td>A_pwm/n1026_s1/I2</td>
</tr>
<tr>
<td>13.871</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R41C46[3][B]</td>
<td style=" background: #97FFFF;">A_pwm/n1026_s1/F</td>
</tr>
<tr>
<td>14.474</td>
<td>0.602</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C50[2][B]</td>
<td>A_gpio/n954_s1/I1</td>
</tr>
<tr>
<td>15.041</td>
<td>0.567</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R41C50[2][B]</td>
<td style=" background: #97FFFF;">A_gpio/n954_s1/F</td>
</tr>
<tr>
<td>16.930</td>
<td>1.889</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C43[3][A]</td>
<td>A_gpio/n592_s11/I0</td>
</tr>
<tr>
<td>17.478</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C43[3][A]</td>
<td style=" background: #97FFFF;">A_gpio/n592_s11/F</td>
</tr>
<tr>
<td>17.859</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C44[1][B]</td>
<td>A_gpio/n592_s9/I1</td>
</tr>
<tr>
<td>18.438</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R39C44[1][B]</td>
<td style=" background: #97FFFF;">A_gpio/n592_s9/F</td>
</tr>
<tr>
<td>18.438</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C44[1][B]</td>
<td style=" font-weight:bold;">A_gpio/rdata_30_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_gpio/n4_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R39C50[2][A]</td>
<td>A_gpio/n4_s2/F</td>
</tr>
<tr>
<td>10.125</td>
<td>5.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C44[1][B]</td>
<td>A_gpio/rdata_30_s1/G</td>
</tr>
<tr>
<td>10.090</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_gpio/rdata_30_s1</td>
</tr>
<tr>
<td>10.026</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C44[1][B]</td>
<td>A_gpio/rdata_30_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.123</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.691, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.871, 25.659%; route: 7.936, 70.923%; tC2Q: 0.382, 3.418%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.125, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.392</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.425</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.033</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_gpio/rdata_15_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_gpio/n4_6:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3741</td>
<td>PLL_R[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.248</td>
<td>2.691</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C108[0][A]</td>
<td>A_cpu/A_axi2apb/addr_0_s0/CLK</td>
</tr>
<tr>
<td>7.630</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>52</td>
<td>R38C108[0][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_0_s0/Q</td>
</tr>
<tr>
<td>12.340</td>
<td>4.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C47[3][B]</td>
<td>A_cpu/A_cpu_mux/cpu_rdata_0_s0/I1</td>
</tr>
<tr>
<td>12.631</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C47[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_cpu_mux/cpu_rdata_0_s0/F</td>
</tr>
<tr>
<td>12.783</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C47[2][B]</td>
<td>A_pwm/n1026_s3/I2</td>
</tr>
<tr>
<td>13.350</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R41C47[2][B]</td>
<td style=" background: #97FFFF;">A_pwm/n1026_s3/F</td>
</tr>
<tr>
<td>13.553</td>
<td>0.202</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C46[3][B]</td>
<td>A_pwm/n1026_s1/I2</td>
</tr>
<tr>
<td>13.871</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R41C46[3][B]</td>
<td style=" background: #97FFFF;">A_pwm/n1026_s1/F</td>
</tr>
<tr>
<td>14.474</td>
<td>0.602</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C50[2][B]</td>
<td>A_gpio/n954_s1/I1</td>
</tr>
<tr>
<td>15.041</td>
<td>0.567</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R41C50[2][B]</td>
<td style=" background: #97FFFF;">A_gpio/n954_s1/F</td>
</tr>
<tr>
<td>17.139</td>
<td>2.097</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C43[2][A]</td>
<td>A_gpio/n607_s10/I0</td>
</tr>
<tr>
<td>17.706</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R40C43[2][A]</td>
<td style=" background: #97FFFF;">A_gpio/n607_s10/F</td>
</tr>
<tr>
<td>17.918</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C45[1][B]</td>
<td>A_gpio/n607_s9/I0</td>
</tr>
<tr>
<td>18.425</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R40C45[1][B]</td>
<td style=" background: #97FFFF;">A_gpio/n607_s9/F</td>
</tr>
<tr>
<td>18.425</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C45[1][B]</td>
<td style=" font-weight:bold;">A_gpio/rdata_15_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_gpio/n4_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R39C50[2][A]</td>
<td>A_gpio/n4_s2/F</td>
</tr>
<tr>
<td>10.132</td>
<td>5.132</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C45[1][B]</td>
<td>A_gpio/rdata_15_s1/G</td>
</tr>
<tr>
<td>10.097</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_gpio/rdata_15_s1</td>
</tr>
<tr>
<td>10.033</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R40C45[1][B]</td>
<td>A_gpio/rdata_15_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.116</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.691, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.820, 25.229%; route: 7.975, 71.349%; tC2Q: 0.382, 3.422%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.132, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.387</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.420</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.033</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_gpio/rdata_21_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_gpio/n4_6:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3741</td>
<td>PLL_R[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.248</td>
<td>2.691</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C108[0][A]</td>
<td>A_cpu/A_axi2apb/addr_0_s0/CLK</td>
</tr>
<tr>
<td>7.630</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>52</td>
<td>R38C108[0][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_0_s0/Q</td>
</tr>
<tr>
<td>12.340</td>
<td>4.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C47[3][B]</td>
<td>A_cpu/A_cpu_mux/cpu_rdata_0_s0/I1</td>
</tr>
<tr>
<td>12.631</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C47[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_cpu_mux/cpu_rdata_0_s0/F</td>
</tr>
<tr>
<td>12.783</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C47[2][B]</td>
<td>A_pwm/n1026_s3/I2</td>
</tr>
<tr>
<td>13.350</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R41C47[2][B]</td>
<td style=" background: #97FFFF;">A_pwm/n1026_s3/F</td>
</tr>
<tr>
<td>13.553</td>
<td>0.202</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C46[3][B]</td>
<td>A_pwm/n1026_s1/I2</td>
</tr>
<tr>
<td>13.871</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R41C46[3][B]</td>
<td style=" background: #97FFFF;">A_pwm/n1026_s1/F</td>
</tr>
<tr>
<td>14.474</td>
<td>0.602</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C50[2][B]</td>
<td>A_gpio/n954_s1/I1</td>
</tr>
<tr>
<td>15.041</td>
<td>0.567</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R41C50[2][B]</td>
<td style=" background: #97FFFF;">A_gpio/n954_s1/F</td>
</tr>
<tr>
<td>17.353</td>
<td>2.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C45[0][B]</td>
<td>A_gpio/n601_s11/I0</td>
</tr>
<tr>
<td>17.641</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C45[0][B]</td>
<td style=" background: #97FFFF;">A_gpio/n601_s11/F</td>
</tr>
<tr>
<td>17.853</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C45[0][A]</td>
<td>A_gpio/n601_s9/I1</td>
</tr>
<tr>
<td>18.420</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R40C45[0][A]</td>
<td style=" background: #97FFFF;">A_gpio/n601_s9/F</td>
</tr>
<tr>
<td>18.420</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C45[0][A]</td>
<td style=" font-weight:bold;">A_gpio/rdata_21_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_gpio/n4_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R39C50[2][A]</td>
<td>A_gpio/n4_s2/F</td>
</tr>
<tr>
<td>10.132</td>
<td>5.132</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C45[0][A]</td>
<td>A_gpio/rdata_21_s1/G</td>
</tr>
<tr>
<td>10.097</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_gpio/rdata_21_s1</td>
</tr>
<tr>
<td>10.033</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R40C45[0][A]</td>
<td>A_gpio/rdata_21_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.116</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.691, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.601, 23.283%; route: 8.189, 73.294%; tC2Q: 0.382, 3.424%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.132, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.363</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.393</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.030</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_gpio/rdata_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_gpio/n4_6:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3741</td>
<td>PLL_R[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.248</td>
<td>2.691</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C108[0][A]</td>
<td>A_cpu/A_axi2apb/addr_0_s0/CLK</td>
</tr>
<tr>
<td>7.630</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>52</td>
<td>R38C108[0][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_0_s0/Q</td>
</tr>
<tr>
<td>12.340</td>
<td>4.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C47[3][B]</td>
<td>A_cpu/A_cpu_mux/cpu_rdata_0_s0/I1</td>
</tr>
<tr>
<td>12.631</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C47[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_cpu_mux/cpu_rdata_0_s0/F</td>
</tr>
<tr>
<td>12.783</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C47[2][B]</td>
<td>A_pwm/n1026_s3/I2</td>
</tr>
<tr>
<td>13.350</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R41C47[2][B]</td>
<td style=" background: #97FFFF;">A_pwm/n1026_s3/F</td>
</tr>
<tr>
<td>13.553</td>
<td>0.202</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C46[3][B]</td>
<td>A_pwm/n1026_s1/I2</td>
</tr>
<tr>
<td>13.871</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R41C46[3][B]</td>
<td style=" background: #97FFFF;">A_pwm/n1026_s1/F</td>
</tr>
<tr>
<td>14.474</td>
<td>0.602</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C50[2][B]</td>
<td>A_gpio/n954_s1/I1</td>
</tr>
<tr>
<td>15.041</td>
<td>0.567</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R41C50[2][B]</td>
<td style=" background: #97FFFF;">A_gpio/n954_s1/F</td>
</tr>
<tr>
<td>17.353</td>
<td>2.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C45[1][B]</td>
<td>A_gpio/n610_s10/I0</td>
</tr>
<tr>
<td>17.641</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C45[1][B]</td>
<td style=" background: #97FFFF;">A_gpio/n610_s10/F</td>
</tr>
<tr>
<td>17.814</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C45[0][B]</td>
<td>A_gpio/n610_s9/I0</td>
</tr>
<tr>
<td>18.393</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C45[0][B]</td>
<td style=" background: #97FFFF;">A_gpio/n610_s9/F</td>
</tr>
<tr>
<td>18.393</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C45[0][B]</td>
<td style=" font-weight:bold;">A_gpio/rdata_12_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_gpio/n4_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R39C50[2][A]</td>
<td>A_gpio/n4_s2/F</td>
</tr>
<tr>
<td>10.129</td>
<td>5.129</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C45[0][B]</td>
<td>A_gpio/rdata_12_s1/G</td>
</tr>
<tr>
<td>10.094</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_gpio/rdata_12_s1</td>
</tr>
<tr>
<td>10.030</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C45[0][B]</td>
<td>A_gpio/rdata_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.119</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.691, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.613, 23.441%; route: 8.150, 73.127%; tC2Q: 0.382, 3.432%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.129, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.340</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.366</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.026</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_gpio/rdata_29_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_gpio/n4_6:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3741</td>
<td>PLL_R[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.248</td>
<td>2.691</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C108[0][A]</td>
<td>A_cpu/A_axi2apb/addr_0_s0/CLK</td>
</tr>
<tr>
<td>7.630</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>52</td>
<td>R38C108[0][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_0_s0/Q</td>
</tr>
<tr>
<td>12.340</td>
<td>4.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C47[3][B]</td>
<td>A_cpu/A_cpu_mux/cpu_rdata_0_s0/I1</td>
</tr>
<tr>
<td>12.631</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C47[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_cpu_mux/cpu_rdata_0_s0/F</td>
</tr>
<tr>
<td>12.783</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C47[2][B]</td>
<td>A_pwm/n1026_s3/I2</td>
</tr>
<tr>
<td>13.350</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R41C47[2][B]</td>
<td style=" background: #97FFFF;">A_pwm/n1026_s3/F</td>
</tr>
<tr>
<td>13.553</td>
<td>0.202</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C46[3][B]</td>
<td>A_pwm/n1026_s1/I2</td>
</tr>
<tr>
<td>13.871</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R41C46[3][B]</td>
<td style=" background: #97FFFF;">A_pwm/n1026_s1/F</td>
</tr>
<tr>
<td>14.474</td>
<td>0.602</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C50[2][B]</td>
<td>A_gpio/n954_s1/I1</td>
</tr>
<tr>
<td>15.041</td>
<td>0.567</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R41C50[2][B]</td>
<td style=" background: #97FFFF;">A_gpio/n954_s1/F</td>
</tr>
<tr>
<td>16.930</td>
<td>1.889</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C43[3][B]</td>
<td>A_gpio/n593_s11/I0</td>
</tr>
<tr>
<td>17.478</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C43[3][B]</td>
<td style=" background: #97FFFF;">A_gpio/n593_s11/F</td>
</tr>
<tr>
<td>17.859</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C44[1][A]</td>
<td>A_gpio/n593_s9/I1</td>
</tr>
<tr>
<td>18.366</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R39C44[1][A]</td>
<td style=" background: #97FFFF;">A_gpio/n593_s9/F</td>
</tr>
<tr>
<td>18.366</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C44[1][A]</td>
<td style=" font-weight:bold;">A_gpio/rdata_29_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_gpio/n4_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R39C50[2][A]</td>
<td>A_gpio/n4_s2/F</td>
</tr>
<tr>
<td>10.125</td>
<td>5.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C44[1][A]</td>
<td>A_gpio/rdata_29_s1/G</td>
</tr>
<tr>
<td>10.090</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_gpio/rdata_29_s1</td>
</tr>
<tr>
<td>10.026</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C44[1][A]</td>
<td>A_gpio/rdata_29_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.123</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.691, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.800, 25.183%; route: 7.936, 71.377%; tC2Q: 0.382, 3.440%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.125, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.257</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.290</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.033</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_gpio/rdata_23_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_gpio/n4_6:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3741</td>
<td>PLL_R[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.248</td>
<td>2.691</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C108[0][A]</td>
<td>A_cpu/A_axi2apb/addr_0_s0/CLK</td>
</tr>
<tr>
<td>7.630</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>52</td>
<td>R38C108[0][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_0_s0/Q</td>
</tr>
<tr>
<td>12.340</td>
<td>4.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C47[3][B]</td>
<td>A_cpu/A_cpu_mux/cpu_rdata_0_s0/I1</td>
</tr>
<tr>
<td>12.631</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C47[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_cpu_mux/cpu_rdata_0_s0/F</td>
</tr>
<tr>
<td>12.783</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C47[2][B]</td>
<td>A_pwm/n1026_s3/I2</td>
</tr>
<tr>
<td>13.350</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R41C47[2][B]</td>
<td style=" background: #97FFFF;">A_pwm/n1026_s3/F</td>
</tr>
<tr>
<td>13.553</td>
<td>0.202</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C46[3][B]</td>
<td>A_pwm/n1026_s1/I2</td>
</tr>
<tr>
<td>13.871</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R41C46[3][B]</td>
<td style=" background: #97FFFF;">A_pwm/n1026_s1/F</td>
</tr>
<tr>
<td>14.474</td>
<td>0.602</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C50[2][B]</td>
<td>A_gpio/n954_s1/I1</td>
</tr>
<tr>
<td>15.041</td>
<td>0.567</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R41C50[2][B]</td>
<td style=" background: #97FFFF;">A_gpio/n954_s1/F</td>
</tr>
<tr>
<td>17.141</td>
<td>2.100</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C45[2][B]</td>
<td>A_gpio/n599_s10/I0</td>
</tr>
<tr>
<td>17.709</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R40C45[2][B]</td>
<td style=" background: #97FFFF;">A_gpio/n599_s10/F</td>
</tr>
<tr>
<td>17.711</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C45[1][A]</td>
<td>A_gpio/n599_s9/I0</td>
</tr>
<tr>
<td>18.290</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R40C45[1][A]</td>
<td style=" background: #97FFFF;">A_gpio/n599_s9/F</td>
</tr>
<tr>
<td>18.290</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C45[1][A]</td>
<td style=" font-weight:bold;">A_gpio/rdata_23_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_gpio/n4_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R39C50[2][A]</td>
<td>A_gpio/n4_s2/F</td>
</tr>
<tr>
<td>10.132</td>
<td>5.132</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C45[1][A]</td>
<td>A_gpio/rdata_23_s1/G</td>
</tr>
<tr>
<td>10.097</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_gpio/rdata_23_s1</td>
</tr>
<tr>
<td>10.033</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R40C45[1][A]</td>
<td>A_gpio/rdata_23_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.116</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.691, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.891, 26.183%; route: 7.769, 70.353%; tC2Q: 0.382, 3.464%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.132, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.182</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.218</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.036</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_gpio/rdata_28_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_gpio/n4_6:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3741</td>
<td>PLL_R[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.248</td>
<td>2.691</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C108[0][A]</td>
<td>A_cpu/A_axi2apb/addr_0_s0/CLK</td>
</tr>
<tr>
<td>7.630</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>52</td>
<td>R38C108[0][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_0_s0/Q</td>
</tr>
<tr>
<td>12.340</td>
<td>4.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C47[3][B]</td>
<td>A_cpu/A_cpu_mux/cpu_rdata_0_s0/I1</td>
</tr>
<tr>
<td>12.631</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C47[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_cpu_mux/cpu_rdata_0_s0/F</td>
</tr>
<tr>
<td>12.783</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C47[2][B]</td>
<td>A_pwm/n1026_s3/I2</td>
</tr>
<tr>
<td>13.350</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R41C47[2][B]</td>
<td style=" background: #97FFFF;">A_pwm/n1026_s3/F</td>
</tr>
<tr>
<td>13.553</td>
<td>0.202</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C46[3][B]</td>
<td>A_pwm/n1026_s1/I2</td>
</tr>
<tr>
<td>13.871</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R41C46[3][B]</td>
<td style=" background: #97FFFF;">A_pwm/n1026_s1/F</td>
</tr>
<tr>
<td>14.474</td>
<td>0.602</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C50[2][B]</td>
<td>A_gpio/n954_s1/I1</td>
</tr>
<tr>
<td>15.041</td>
<td>0.567</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R41C50[2][B]</td>
<td style=" background: #97FFFF;">A_gpio/n954_s1/F</td>
</tr>
<tr>
<td>16.930</td>
<td>1.889</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C43[1][A]</td>
<td>A_gpio/n594_s11/I0</td>
</tr>
<tr>
<td>17.509</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C43[1][A]</td>
<td style=" background: #97FFFF;">A_gpio/n594_s11/F</td>
</tr>
<tr>
<td>17.929</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C45[1][B]</td>
<td>A_gpio/n594_s9/I1</td>
</tr>
<tr>
<td>18.218</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R39C45[1][B]</td>
<td style=" background: #97FFFF;">A_gpio/n594_s9/F</td>
</tr>
<tr>
<td>18.218</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C45[1][B]</td>
<td style=" font-weight:bold;">A_gpio/rdata_28_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_gpio/n4_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R39C50[2][A]</td>
<td>A_gpio/n4_s2/F</td>
</tr>
<tr>
<td>10.134</td>
<td>5.134</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C45[1][B]</td>
<td>A_gpio/rdata_28_s1/G</td>
</tr>
<tr>
<td>10.099</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_gpio/rdata_28_s1</td>
</tr>
<tr>
<td>10.036</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C45[1][B]</td>
<td>A_gpio/rdata_28_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.113</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.691, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.612, 23.815%; route: 7.975, 72.698%; tC2Q: 0.382, 3.487%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.134, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.160</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.189</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_gpio/rdata_25_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_gpio/n4_6:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3741</td>
<td>PLL_R[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.248</td>
<td>2.691</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C108[0][A]</td>
<td>A_cpu/A_axi2apb/addr_0_s0/CLK</td>
</tr>
<tr>
<td>7.630</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>52</td>
<td>R38C108[0][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_0_s0/Q</td>
</tr>
<tr>
<td>12.340</td>
<td>4.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C47[3][B]</td>
<td>A_cpu/A_cpu_mux/cpu_rdata_0_s0/I1</td>
</tr>
<tr>
<td>12.631</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C47[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_cpu_mux/cpu_rdata_0_s0/F</td>
</tr>
<tr>
<td>12.783</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C47[2][B]</td>
<td>A_pwm/n1026_s3/I2</td>
</tr>
<tr>
<td>13.350</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R41C47[2][B]</td>
<td style=" background: #97FFFF;">A_pwm/n1026_s3/F</td>
</tr>
<tr>
<td>13.553</td>
<td>0.202</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C46[3][B]</td>
<td>A_pwm/n1026_s1/I2</td>
</tr>
<tr>
<td>13.871</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R41C46[3][B]</td>
<td style=" background: #97FFFF;">A_pwm/n1026_s1/F</td>
</tr>
<tr>
<td>14.474</td>
<td>0.602</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C50[2][B]</td>
<td>A_gpio/n954_s1/I1</td>
</tr>
<tr>
<td>15.041</td>
<td>0.567</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R41C50[2][B]</td>
<td style=" background: #97FFFF;">A_gpio/n954_s1/F</td>
</tr>
<tr>
<td>16.930</td>
<td>1.889</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C43[0][B]</td>
<td>A_gpio/n597_s11/I0</td>
</tr>
<tr>
<td>17.509</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C43[0][B]</td>
<td style=" background: #97FFFF;">A_gpio/n597_s11/F</td>
</tr>
<tr>
<td>17.681</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C44[2][A]</td>
<td>A_gpio/n597_s9/I1</td>
</tr>
<tr>
<td>18.189</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C44[2][A]</td>
<td style=" background: #97FFFF;">A_gpio/n597_s9/F</td>
</tr>
<tr>
<td>18.189</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C44[2][A]</td>
<td style=" font-weight:bold;">A_gpio/rdata_25_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_gpio/n4_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R39C50[2][A]</td>
<td>A_gpio/n4_s2/F</td>
</tr>
<tr>
<td>10.128</td>
<td>5.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C44[2][A]</td>
<td>A_gpio/rdata_25_s1/G</td>
</tr>
<tr>
<td>10.093</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_gpio/rdata_25_s1</td>
</tr>
<tr>
<td>10.029</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C44[2][A]</td>
<td>A_gpio/rdata_25_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.120</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.691, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.831, 25.877%; route: 7.728, 70.627%; tC2Q: 0.382, 3.496%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.128, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.018</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.054</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.036</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_gpio/rdata_31_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_gpio/n4_6:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3741</td>
<td>PLL_R[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.248</td>
<td>2.691</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C108[0][A]</td>
<td>A_cpu/A_axi2apb/addr_0_s0/CLK</td>
</tr>
<tr>
<td>7.630</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>52</td>
<td>R38C108[0][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_0_s0/Q</td>
</tr>
<tr>
<td>12.340</td>
<td>4.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C47[3][B]</td>
<td>A_cpu/A_cpu_mux/cpu_rdata_0_s0/I1</td>
</tr>
<tr>
<td>12.631</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C47[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_cpu_mux/cpu_rdata_0_s0/F</td>
</tr>
<tr>
<td>12.783</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C47[2][B]</td>
<td>A_pwm/n1026_s3/I2</td>
</tr>
<tr>
<td>13.350</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R41C47[2][B]</td>
<td style=" background: #97FFFF;">A_pwm/n1026_s3/F</td>
</tr>
<tr>
<td>13.553</td>
<td>0.202</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C46[3][B]</td>
<td>A_pwm/n1026_s1/I2</td>
</tr>
<tr>
<td>13.871</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R41C46[3][B]</td>
<td style=" background: #97FFFF;">A_pwm/n1026_s1/F</td>
</tr>
<tr>
<td>14.474</td>
<td>0.602</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C50[2][B]</td>
<td>A_gpio/n954_s1/I1</td>
</tr>
<tr>
<td>15.041</td>
<td>0.567</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R41C50[2][B]</td>
<td style=" background: #97FFFF;">A_gpio/n954_s1/F</td>
</tr>
<tr>
<td>16.925</td>
<td>1.884</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C45[3][B]</td>
<td>A_gpio/n591_s10/I0</td>
</tr>
<tr>
<td>17.473</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R39C45[3][B]</td>
<td style=" background: #97FFFF;">A_gpio/n591_s10/F</td>
</tr>
<tr>
<td>17.475</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C45[0][A]</td>
<td>A_gpio/n591_s9/I0</td>
</tr>
<tr>
<td>18.054</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R39C45[0][A]</td>
<td style=" background: #97FFFF;">A_gpio/n591_s9/F</td>
</tr>
<tr>
<td>18.054</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C45[0][A]</td>
<td style=" font-weight:bold;">A_gpio/rdata_31_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_gpio/n4_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R39C50[2][A]</td>
<td>A_gpio/n4_s2/F</td>
</tr>
<tr>
<td>10.134</td>
<td>5.134</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C45[0][A]</td>
<td>A_gpio/rdata_31_s1/G</td>
</tr>
<tr>
<td>10.099</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_gpio/rdata_31_s1</td>
</tr>
<tr>
<td>10.036</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C45[0][A]</td>
<td>A_gpio/rdata_31_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.113</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.691, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.871, 26.570%; route: 7.553, 69.890%; tC2Q: 0.382, 3.540%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.134, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.755</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.779</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.023</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_gpio/rdata_14_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_gpio/n4_6:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3741</td>
<td>PLL_R[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.248</td>
<td>2.691</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C108[0][A]</td>
<td>A_cpu/A_axi2apb/addr_0_s0/CLK</td>
</tr>
<tr>
<td>7.630</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>52</td>
<td>R38C108[0][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_0_s0/Q</td>
</tr>
<tr>
<td>12.340</td>
<td>4.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C47[3][B]</td>
<td>A_cpu/A_cpu_mux/cpu_rdata_0_s0/I1</td>
</tr>
<tr>
<td>12.631</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C47[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_cpu_mux/cpu_rdata_0_s0/F</td>
</tr>
<tr>
<td>12.783</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C47[2][B]</td>
<td>A_pwm/n1026_s3/I2</td>
</tr>
<tr>
<td>13.350</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R41C47[2][B]</td>
<td style=" background: #97FFFF;">A_pwm/n1026_s3/F</td>
</tr>
<tr>
<td>13.553</td>
<td>0.202</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C46[3][B]</td>
<td>A_pwm/n1026_s1/I2</td>
</tr>
<tr>
<td>13.871</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R41C46[3][B]</td>
<td style=" background: #97FFFF;">A_pwm/n1026_s1/F</td>
</tr>
<tr>
<td>14.474</td>
<td>0.602</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C50[2][B]</td>
<td>A_gpio/n954_s1/I1</td>
</tr>
<tr>
<td>15.041</td>
<td>0.567</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R41C50[2][B]</td>
<td style=" background: #97FFFF;">A_gpio/n954_s1/F</td>
</tr>
<tr>
<td>16.920</td>
<td>1.879</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C44[1][B]</td>
<td>A_gpio/n608_s10/I0</td>
</tr>
<tr>
<td>17.209</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R40C44[1][B]</td>
<td style=" background: #97FFFF;">A_gpio/n608_s10/F</td>
</tr>
<tr>
<td>17.211</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C44[0][A]</td>
<td>A_gpio/n608_s9/I0</td>
</tr>
<tr>
<td>17.779</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R40C44[0][A]</td>
<td style=" background: #97FFFF;">A_gpio/n608_s9/F</td>
</tr>
<tr>
<td>17.779</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C44[0][A]</td>
<td style=" font-weight:bold;">A_gpio/rdata_14_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_gpio/n4_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R39C50[2][A]</td>
<td>A_gpio/n4_s2/F</td>
</tr>
<tr>
<td>10.122</td>
<td>5.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C44[0][A]</td>
<td>A_gpio/rdata_14_s1/G</td>
</tr>
<tr>
<td>10.087</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_gpio/rdata_14_s1</td>
</tr>
<tr>
<td>10.023</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R40C44[0][A]</td>
<td>A_gpio/rdata_14_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.125</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.691, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.601, 24.700%; route: 7.548, 71.668%; tC2Q: 0.382, 3.632%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.122, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.601</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.983</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.383</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_pwm/rdata_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_pwm/n101_5:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3741</td>
<td>PLL_R[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.233</td>
<td>2.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C105[0][A]</td>
<td>A_cpu/A_axi2apb/addr_23_s0/CLK</td>
</tr>
<tr>
<td>7.616</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R40C105[0][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_23_s0/Q</td>
</tr>
<tr>
<td>8.619</td>
<td>1.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C93[1][A]</td>
<td>A_cpu/A_apb_mux_cpu/spi_psel_s5/I0</td>
</tr>
<tr>
<td>9.127</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R39C93[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/spi_psel_s5/F</td>
</tr>
<tr>
<td>10.923</td>
<td>1.796</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C63[2][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s2/I3</td>
</tr>
<tr>
<td>11.431</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R39C63[2][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s2/F</td>
</tr>
<tr>
<td>12.026</td>
<td>0.595</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C57[0][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s0/I2</td>
</tr>
<tr>
<td>12.604</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>R39C57[0][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s0/F</td>
</tr>
<tr>
<td>15.028</td>
<td>2.424</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C41[2][B]</td>
<td>A_pwm/n1057_s2/I0</td>
</tr>
<tr>
<td>15.607</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R44C41[2][B]</td>
<td style=" background: #97FFFF;">A_pwm/n1057_s2/F</td>
</tr>
<tr>
<td>15.614</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C41[3][B]</td>
<td>A_pwm/n672_s12/I0</td>
</tr>
<tr>
<td>16.162</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R44C41[3][B]</td>
<td style=" background: #97FFFF;">A_pwm/n672_s12/F</td>
</tr>
<tr>
<td>17.894</td>
<td>1.733</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C38[2][B]</td>
<td>A_pwm/n696_s8/I1</td>
</tr>
<tr>
<td>18.402</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R45C38[2][B]</td>
<td style=" background: #97FFFF;">A_pwm/n696_s8/F</td>
</tr>
<tr>
<td>18.404</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C38[0][A]</td>
<td>A_pwm/n696_s6/I1</td>
</tr>
<tr>
<td>18.983</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R45C38[0][A]</td>
<td style=" background: #97FFFF;">A_pwm/n696_s6/F</td>
</tr>
<tr>
<td>18.983</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C38[0][A]</td>
<td style=" font-weight:bold;">A_pwm/rdata_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_pwm/n101_5</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>34</td>
<td>R38C46[2][B]</td>
<td>A_pwm/n101_s1/F</td>
</tr>
<tr>
<td>11.481</td>
<td>6.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C38[0][A]</td>
<td>A_pwm/rdata_7_s1/G</td>
</tr>
<tr>
<td>11.446</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_pwm/rdata_7_s1</td>
</tr>
<tr>
<td>11.383</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C38[0][A]</td>
<td>A_pwm/rdata_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.752</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.677, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.806, 32.394%; route: 7.561, 64.351%; tC2Q: 0.382, 3.255%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.481, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.576</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.942</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.366</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_pwm/rdata_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_pwm/n101_5:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3741</td>
<td>PLL_R[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.233</td>
<td>2.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C105[0][A]</td>
<td>A_cpu/A_axi2apb/addr_23_s0/CLK</td>
</tr>
<tr>
<td>7.616</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R40C105[0][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_23_s0/Q</td>
</tr>
<tr>
<td>8.619</td>
<td>1.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C93[1][A]</td>
<td>A_cpu/A_apb_mux_cpu/spi_psel_s5/I0</td>
</tr>
<tr>
<td>9.127</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R39C93[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/spi_psel_s5/F</td>
</tr>
<tr>
<td>10.923</td>
<td>1.796</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C63[2][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s2/I3</td>
</tr>
<tr>
<td>11.431</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R39C63[2][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s2/F</td>
</tr>
<tr>
<td>12.026</td>
<td>0.595</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C57[0][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s0/I2</td>
</tr>
<tr>
<td>12.604</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>R39C57[0][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s0/F</td>
</tr>
<tr>
<td>15.028</td>
<td>2.424</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C41[2][B]</td>
<td>A_pwm/n1057_s2/I0</td>
</tr>
<tr>
<td>15.607</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R44C41[2][B]</td>
<td style=" background: #97FFFF;">A_pwm/n1057_s2/F</td>
</tr>
<tr>
<td>15.787</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C41[0][B]</td>
<td>A_pwm/n672_s13/I3</td>
</tr>
<tr>
<td>16.354</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R43C41[0][B]</td>
<td style=" background: #97FFFF;">A_pwm/n672_s13/F</td>
</tr>
<tr>
<td>17.474</td>
<td>1.120</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C40[0][A]</td>
<td>A_pwm/n702_s7/I1</td>
</tr>
<tr>
<td>18.053</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C40[0][A]</td>
<td style=" background: #97FFFF;">A_pwm/n702_s7/F</td>
</tr>
<tr>
<td>18.434</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C39[0][A]</td>
<td>A_pwm/n702_s6/I0</td>
</tr>
<tr>
<td>18.942</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C39[0][A]</td>
<td style=" background: #97FFFF;">A_pwm/n702_s6/F</td>
</tr>
<tr>
<td>18.942</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C39[0][A]</td>
<td style=" font-weight:bold;">A_pwm/rdata_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_pwm/n101_5</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>34</td>
<td>R38C46[2][B]</td>
<td>A_pwm/n101_s1/F</td>
</tr>
<tr>
<td>11.464</td>
<td>6.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C39[0][A]</td>
<td>A_pwm/rdata_1_s1/G</td>
</tr>
<tr>
<td>11.429</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_pwm/rdata_1_s1</td>
</tr>
<tr>
<td>11.366</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C39[0][A]</td>
<td>A_pwm/rdata_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.769</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.677, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.826, 32.679%; route: 7.500, 64.055%; tC2Q: 0.382, 3.267%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.464, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.558</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.923</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.366</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_pwm/rdata_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_pwm/n101_5:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3741</td>
<td>PLL_R[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.233</td>
<td>2.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C105[0][A]</td>
<td>A_cpu/A_axi2apb/addr_23_s0/CLK</td>
</tr>
<tr>
<td>7.616</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R40C105[0][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_23_s0/Q</td>
</tr>
<tr>
<td>8.619</td>
<td>1.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C93[1][A]</td>
<td>A_cpu/A_apb_mux_cpu/spi_psel_s5/I0</td>
</tr>
<tr>
<td>9.127</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R39C93[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/spi_psel_s5/F</td>
</tr>
<tr>
<td>10.923</td>
<td>1.796</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C63[2][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s2/I3</td>
</tr>
<tr>
<td>11.431</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R39C63[2][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s2/F</td>
</tr>
<tr>
<td>12.026</td>
<td>0.595</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C57[0][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s0/I2</td>
</tr>
<tr>
<td>12.604</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>R39C57[0][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s0/F</td>
</tr>
<tr>
<td>15.028</td>
<td>2.424</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C41[2][B]</td>
<td>A_pwm/n1057_s2/I0</td>
</tr>
<tr>
<td>15.607</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R44C41[2][B]</td>
<td style=" background: #97FFFF;">A_pwm/n1057_s2/F</td>
</tr>
<tr>
<td>15.787</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C41[0][A]</td>
<td>A_pwm/n1057_s3/I3</td>
</tr>
<tr>
<td>16.354</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R43C41[0][A]</td>
<td style=" background: #97FFFF;">A_pwm/n1057_s3/F</td>
</tr>
<tr>
<td>17.664</td>
<td>1.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C39[2][A]</td>
<td>A_pwm/n701_s7/I3</td>
</tr>
<tr>
<td>18.172</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C39[2][A]</td>
<td style=" background: #97FFFF;">A_pwm/n701_s7/F</td>
</tr>
<tr>
<td>18.344</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C39[0][B]</td>
<td>A_pwm/n701_s6/I0</td>
</tr>
<tr>
<td>18.923</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C39[0][B]</td>
<td style=" background: #97FFFF;">A_pwm/n701_s6/F</td>
</tr>
<tr>
<td>18.923</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C39[0][B]</td>
<td style=" font-weight:bold;">A_pwm/rdata_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_pwm/n101_5</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>34</td>
<td>R38C46[2][B]</td>
<td>A_pwm/n101_s1/F</td>
</tr>
<tr>
<td>11.464</td>
<td>6.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C39[0][B]</td>
<td>A_pwm/rdata_2_s1/G</td>
</tr>
<tr>
<td>11.429</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_pwm/rdata_2_s1</td>
</tr>
<tr>
<td>11.366</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C39[0][B]</td>
<td>A_pwm/rdata_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.769</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.677, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.826, 32.731%; route: 7.481, 63.997%; tC2Q: 0.382, 3.272%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.464, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.555</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.581</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.026</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_gpio/rdata_26_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_gpio/n4_6:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3741</td>
<td>PLL_R[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.248</td>
<td>2.691</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C108[0][A]</td>
<td>A_cpu/A_axi2apb/addr_0_s0/CLK</td>
</tr>
<tr>
<td>7.630</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>52</td>
<td>R38C108[0][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_0_s0/Q</td>
</tr>
<tr>
<td>12.340</td>
<td>4.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C47[3][B]</td>
<td>A_cpu/A_cpu_mux/cpu_rdata_0_s0/I1</td>
</tr>
<tr>
<td>12.631</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C47[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_cpu_mux/cpu_rdata_0_s0/F</td>
</tr>
<tr>
<td>12.783</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C47[2][B]</td>
<td>A_pwm/n1026_s3/I2</td>
</tr>
<tr>
<td>13.350</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R41C47[2][B]</td>
<td style=" background: #97FFFF;">A_pwm/n1026_s3/F</td>
</tr>
<tr>
<td>13.553</td>
<td>0.202</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C46[3][B]</td>
<td>A_pwm/n1026_s1/I2</td>
</tr>
<tr>
<td>13.871</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R41C46[3][B]</td>
<td style=" background: #97FFFF;">A_pwm/n1026_s1/F</td>
</tr>
<tr>
<td>14.474</td>
<td>0.602</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C50[2][B]</td>
<td>A_gpio/n954_s1/I1</td>
</tr>
<tr>
<td>15.041</td>
<td>0.567</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R41C50[2][B]</td>
<td style=" background: #97FFFF;">A_gpio/n954_s1/F</td>
</tr>
<tr>
<td>16.711</td>
<td>1.670</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C44[0][A]</td>
<td>A_gpio/n596_s11/I0</td>
</tr>
<tr>
<td>17.290</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R39C44[0][A]</td>
<td style=" background: #97FFFF;">A_gpio/n596_s11/F</td>
</tr>
<tr>
<td>17.293</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C44[0][B]</td>
<td>A_gpio/n596_s9/I1</td>
</tr>
<tr>
<td>17.581</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R39C44[0][B]</td>
<td style=" background: #97FFFF;">A_gpio/n596_s9/F</td>
</tr>
<tr>
<td>17.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C44[0][B]</td>
<td style=" font-weight:bold;">A_gpio/rdata_26_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_gpio/n4_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R39C50[2][A]</td>
<td>A_gpio/n4_s2/F</td>
</tr>
<tr>
<td>10.125</td>
<td>5.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C44[0][B]</td>
<td>A_gpio/rdata_26_s1/G</td>
</tr>
<tr>
<td>10.090</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_gpio/rdata_26_s1</td>
</tr>
<tr>
<td>10.026</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C44[0][B]</td>
<td>A_gpio/rdata_26_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.123</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.691, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.612, 25.281%; route: 7.339, 71.017%; tC2Q: 0.382, 3.701%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.125, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.511</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.982</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.471</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_pwm/rdata_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_pwm/n101_5:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3741</td>
<td>PLL_R[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.233</td>
<td>2.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C105[0][A]</td>
<td>A_cpu/A_axi2apb/addr_23_s0/CLK</td>
</tr>
<tr>
<td>7.616</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R40C105[0][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_23_s0/Q</td>
</tr>
<tr>
<td>8.619</td>
<td>1.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C93[1][A]</td>
<td>A_cpu/A_apb_mux_cpu/spi_psel_s5/I0</td>
</tr>
<tr>
<td>9.127</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R39C93[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/spi_psel_s5/F</td>
</tr>
<tr>
<td>10.923</td>
<td>1.796</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C63[2][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s2/I3</td>
</tr>
<tr>
<td>11.431</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R39C63[2][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s2/F</td>
</tr>
<tr>
<td>12.026</td>
<td>0.595</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C57[0][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s0/I2</td>
</tr>
<tr>
<td>12.604</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>R39C57[0][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s0/F</td>
</tr>
<tr>
<td>15.028</td>
<td>2.424</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C41[2][B]</td>
<td>A_pwm/n1057_s2/I0</td>
</tr>
<tr>
<td>15.607</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R44C41[2][B]</td>
<td style=" background: #97FFFF;">A_pwm/n1057_s2/F</td>
</tr>
<tr>
<td>15.787</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C41[0][B]</td>
<td>A_pwm/n672_s13/I3</td>
</tr>
<tr>
<td>16.354</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R43C41[0][B]</td>
<td style=" background: #97FFFF;">A_pwm/n672_s13/F</td>
</tr>
<tr>
<td>17.474</td>
<td>1.120</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C40[3][B]</td>
<td>A_pwm/n690_s7/I1</td>
</tr>
<tr>
<td>18.022</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C40[3][B]</td>
<td style=" background: #97FFFF;">A_pwm/n690_s7/F</td>
</tr>
<tr>
<td>18.403</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C41[0][A]</td>
<td>A_pwm/n690_s6/I0</td>
</tr>
<tr>
<td>18.982</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C41[0][A]</td>
<td style=" background: #97FFFF;">A_pwm/n690_s6/F</td>
</tr>
<tr>
<td>18.982</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C41[0][A]</td>
<td style=" font-weight:bold;">A_pwm/rdata_13_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_pwm/n101_5</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>34</td>
<td>R38C46[2][B]</td>
<td>A_pwm/n101_s1/F</td>
</tr>
<tr>
<td>11.569</td>
<td>6.569</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C41[0][A]</td>
<td>A_pwm/rdata_13_s1/G</td>
</tr>
<tr>
<td>11.534</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_pwm/rdata_13_s1</td>
</tr>
<tr>
<td>11.471</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C41[0][A]</td>
<td>A_pwm/rdata_13_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.664</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.677, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.866, 32.908%; route: 7.500, 63.837%; tC2Q: 0.382, 3.256%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.569, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.362</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.884</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.523</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_pwm/rdata_19_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_pwm/n101_5:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3741</td>
<td>PLL_R[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.233</td>
<td>2.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C105[0][A]</td>
<td>A_cpu/A_axi2apb/addr_23_s0/CLK</td>
</tr>
<tr>
<td>7.616</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R40C105[0][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_23_s0/Q</td>
</tr>
<tr>
<td>8.619</td>
<td>1.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C93[1][A]</td>
<td>A_cpu/A_apb_mux_cpu/spi_psel_s5/I0</td>
</tr>
<tr>
<td>9.127</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R39C93[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/spi_psel_s5/F</td>
</tr>
<tr>
<td>10.923</td>
<td>1.796</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C63[2][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s2/I3</td>
</tr>
<tr>
<td>11.431</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R39C63[2][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s2/F</td>
</tr>
<tr>
<td>12.026</td>
<td>0.595</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C57[0][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s0/I2</td>
</tr>
<tr>
<td>12.604</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>R39C57[0][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s0/F</td>
</tr>
<tr>
<td>15.028</td>
<td>2.424</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C41[2][B]</td>
<td>A_pwm/n1057_s2/I0</td>
</tr>
<tr>
<td>15.607</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R44C41[2][B]</td>
<td style=" background: #97FFFF;">A_pwm/n1057_s2/F</td>
</tr>
<tr>
<td>15.787</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C41[0][B]</td>
<td>A_pwm/n672_s13/I3</td>
</tr>
<tr>
<td>16.354</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R43C41[0][B]</td>
<td style=" background: #97FFFF;">A_pwm/n672_s13/F</td>
</tr>
<tr>
<td>17.329</td>
<td>0.975</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C39[1][B]</td>
<td>A_pwm/n684_s7/I1</td>
</tr>
<tr>
<td>17.897</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C39[1][B]</td>
<td style=" background: #97FFFF;">A_pwm/n684_s7/F</td>
</tr>
<tr>
<td>18.317</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C41[1][A]</td>
<td>A_pwm/n684_s6/I0</td>
</tr>
<tr>
<td>18.884</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R39C41[1][A]</td>
<td style=" background: #97FFFF;">A_pwm/n684_s6/F</td>
</tr>
<tr>
<td>18.884</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C41[1][A]</td>
<td style=" font-weight:bold;">A_pwm/rdata_19_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_pwm/n101_5</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>34</td>
<td>R38C46[2][B]</td>
<td>A_pwm/n101_s1/F</td>
</tr>
<tr>
<td>11.621</td>
<td>6.621</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C41[1][A]</td>
<td>A_pwm/rdata_19_s1/G</td>
</tr>
<tr>
<td>11.586</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_pwm/rdata_19_s1</td>
</tr>
<tr>
<td>11.523</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C41[1][A]</td>
<td>A_pwm/rdata_19_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.612</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.677, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.875, 33.258%; route: 7.394, 63.459%; tC2Q: 0.382, 3.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.621, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.355</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.723</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.368</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_pwm/rdata_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_pwm/n101_5:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3741</td>
<td>PLL_R[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.233</td>
<td>2.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C105[0][A]</td>
<td>A_cpu/A_axi2apb/addr_23_s0/CLK</td>
</tr>
<tr>
<td>7.616</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R40C105[0][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_23_s0/Q</td>
</tr>
<tr>
<td>8.619</td>
<td>1.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C93[1][A]</td>
<td>A_cpu/A_apb_mux_cpu/spi_psel_s5/I0</td>
</tr>
<tr>
<td>9.127</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R39C93[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/spi_psel_s5/F</td>
</tr>
<tr>
<td>10.923</td>
<td>1.796</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C63[2][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s2/I3</td>
</tr>
<tr>
<td>11.431</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R39C63[2][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s2/F</td>
</tr>
<tr>
<td>12.026</td>
<td>0.595</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C57[0][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s0/I2</td>
</tr>
<tr>
<td>12.604</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>R39C57[0][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s0/F</td>
</tr>
<tr>
<td>15.028</td>
<td>2.424</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C41[2][B]</td>
<td>A_pwm/n1057_s2/I0</td>
</tr>
<tr>
<td>15.607</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R44C41[2][B]</td>
<td style=" background: #97FFFF;">A_pwm/n1057_s2/F</td>
</tr>
<tr>
<td>15.787</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C41[0][B]</td>
<td>A_pwm/n672_s13/I3</td>
</tr>
<tr>
<td>16.354</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R43C41[0][B]</td>
<td style=" background: #97FFFF;">A_pwm/n672_s13/F</td>
</tr>
<tr>
<td>17.864</td>
<td>1.510</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C38[0][B]</td>
<td>A_pwm/n695_s7/I1</td>
</tr>
<tr>
<td>18.153</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R47C38[0][B]</td>
<td style=" background: #97FFFF;">A_pwm/n695_s7/F</td>
</tr>
<tr>
<td>18.156</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C38[0][A]</td>
<td>A_pwm/n695_s6/I0</td>
</tr>
<tr>
<td>18.723</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R47C38[0][A]</td>
<td style=" background: #97FFFF;">A_pwm/n695_s6/F</td>
</tr>
<tr>
<td>18.723</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C38[0][A]</td>
<td style=" font-weight:bold;">A_pwm/rdata_8_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_pwm/n101_5</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>34</td>
<td>R38C46[2][B]</td>
<td>A_pwm/n101_s1/F</td>
</tr>
<tr>
<td>11.467</td>
<td>6.467</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C38[0][A]</td>
<td>A_pwm/rdata_8_s1/G</td>
</tr>
<tr>
<td>11.432</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_pwm/rdata_8_s1</td>
</tr>
<tr>
<td>11.368</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C38[0][A]</td>
<td>A_pwm/rdata_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.766</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.677, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.596, 31.299%; route: 7.511, 65.372%; tC2Q: 0.382, 3.329%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.467, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.341</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.833</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.492</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_pwm/rdata_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_pwm/n101_5:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3741</td>
<td>PLL_R[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.233</td>
<td>2.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C105[0][A]</td>
<td>A_cpu/A_axi2apb/addr_23_s0/CLK</td>
</tr>
<tr>
<td>7.616</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R40C105[0][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_23_s0/Q</td>
</tr>
<tr>
<td>8.619</td>
<td>1.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C93[1][A]</td>
<td>A_cpu/A_apb_mux_cpu/spi_psel_s5/I0</td>
</tr>
<tr>
<td>9.127</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R39C93[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/spi_psel_s5/F</td>
</tr>
<tr>
<td>10.923</td>
<td>1.796</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C63[2][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s2/I3</td>
</tr>
<tr>
<td>11.431</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R39C63[2][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s2/F</td>
</tr>
<tr>
<td>12.026</td>
<td>0.595</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C57[0][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s0/I2</td>
</tr>
<tr>
<td>12.604</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>R39C57[0][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s0/F</td>
</tr>
<tr>
<td>15.028</td>
<td>2.424</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C41[2][B]</td>
<td>A_pwm/n1057_s2/I0</td>
</tr>
<tr>
<td>15.607</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R44C41[2][B]</td>
<td style=" background: #97FFFF;">A_pwm/n1057_s2/F</td>
</tr>
<tr>
<td>15.787</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C41[0][B]</td>
<td>A_pwm/n672_s13/I3</td>
</tr>
<tr>
<td>16.354</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R43C41[0][B]</td>
<td style=" background: #97FFFF;">A_pwm/n672_s13/F</td>
</tr>
<tr>
<td>17.864</td>
<td>1.510</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C39[0][B]</td>
<td>A_pwm/n699_s7/I1</td>
</tr>
<tr>
<td>18.153</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R47C39[0][B]</td>
<td style=" background: #97FFFF;">A_pwm/n699_s7/F</td>
</tr>
<tr>
<td>18.326</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C40[0][B]</td>
<td>A_pwm/n699_s6/I0</td>
</tr>
<tr>
<td>18.833</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R47C40[0][B]</td>
<td style=" background: #97FFFF;">A_pwm/n699_s6/F</td>
</tr>
<tr>
<td>18.833</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C40[0][B]</td>
<td style=" font-weight:bold;">A_pwm/rdata_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_pwm/n101_5</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>34</td>
<td>R38C46[2][B]</td>
<td>A_pwm/n101_s1/F</td>
</tr>
<tr>
<td>11.591</td>
<td>6.591</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C40[0][B]</td>
<td>A_pwm/rdata_4_s1/G</td>
</tr>
<tr>
<td>11.556</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_pwm/rdata_4_s1</td>
</tr>
<tr>
<td>11.492</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C40[0][B]</td>
<td>A_pwm/rdata_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.643</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.677, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.536, 30.485%; route: 7.681, 66.218%; tC2Q: 0.382, 3.297%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.591, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.219</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.637</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.418</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_pwm/rdata_17_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_pwm/n101_5:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3741</td>
<td>PLL_R[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.233</td>
<td>2.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C105[0][A]</td>
<td>A_cpu/A_axi2apb/addr_23_s0/CLK</td>
</tr>
<tr>
<td>7.616</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R40C105[0][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_23_s0/Q</td>
</tr>
<tr>
<td>8.619</td>
<td>1.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C93[1][A]</td>
<td>A_cpu/A_apb_mux_cpu/spi_psel_s5/I0</td>
</tr>
<tr>
<td>9.127</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R39C93[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/spi_psel_s5/F</td>
</tr>
<tr>
<td>10.923</td>
<td>1.796</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C63[2][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s2/I3</td>
</tr>
<tr>
<td>11.431</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R39C63[2][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s2/F</td>
</tr>
<tr>
<td>12.026</td>
<td>0.595</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C57[0][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s0/I2</td>
</tr>
<tr>
<td>12.604</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>R39C57[0][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s0/F</td>
</tr>
<tr>
<td>15.028</td>
<td>2.424</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C41[2][B]</td>
<td>A_pwm/n1057_s2/I0</td>
</tr>
<tr>
<td>15.607</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R44C41[2][B]</td>
<td style=" background: #97FFFF;">A_pwm/n1057_s2/F</td>
</tr>
<tr>
<td>15.787</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C41[0][B]</td>
<td>A_pwm/n672_s13/I3</td>
</tr>
<tr>
<td>16.354</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R43C41[0][B]</td>
<td style=" background: #97FFFF;">A_pwm/n672_s13/F</td>
</tr>
<tr>
<td>17.389</td>
<td>1.035</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C38[1][A]</td>
<td>A_pwm/n686_s7/I1</td>
</tr>
<tr>
<td>17.957</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R39C38[1][A]</td>
<td style=" background: #97FFFF;">A_pwm/n686_s7/F</td>
</tr>
<tr>
<td>18.129</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C39[2][B]</td>
<td>A_pwm/n686_s6/I0</td>
</tr>
<tr>
<td>18.637</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R39C39[2][B]</td>
<td style=" background: #97FFFF;">A_pwm/n686_s6/F</td>
</tr>
<tr>
<td>18.637</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C39[2][B]</td>
<td style=" font-weight:bold;">A_pwm/rdata_17_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_pwm/n101_5</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>34</td>
<td>R38C46[2][B]</td>
<td>A_pwm/n101_s1/F</td>
</tr>
<tr>
<td>11.516</td>
<td>6.516</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C39[2][B]</td>
<td>A_pwm/rdata_17_s1/G</td>
</tr>
<tr>
<td>11.481</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_pwm/rdata_17_s1</td>
</tr>
<tr>
<td>11.418</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C39[2][B]</td>
<td>A_pwm/rdata_17_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.717</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.677, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.815, 33.454%; route: 7.206, 63.192%; tC2Q: 0.382, 3.354%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.516, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.152</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>253.632</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>255.784</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_31_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_31_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>250.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>253.110</td>
<td>2.434</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C135[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_31_s1/CLK</td>
</tr>
<tr>
<td>253.290</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R70C135[1][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_31_s1/Q</td>
</tr>
<tr>
<td>253.447</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C134[3][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/n187_s0/I1</td>
</tr>
<tr>
<td>253.632</td>
<td>0.185</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R66C134[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/n187_s0/F</td>
</tr>
<tr>
<td>253.632</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C134[3][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/reqbuf_data_31_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>254.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3741</td>
<td>PLL_R[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>255.773</td>
<td>1.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C134[3][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_31_s1/CLK</td>
</tr>
<tr>
<td>255.808</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_31_s1</td>
</tr>
<tr>
<td>255.784</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R66C134[3][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_31_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.663</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 21.723%; route: 2.434, 78.277%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.185, 35.407%; route: 0.157, 30.144%; tC2Q: 0.180, 34.450%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.216, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.136</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>253.673</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>255.809</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_26_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_26_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>250.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>253.108</td>
<td>2.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C134[3][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_26_s1/CLK</td>
</tr>
<tr>
<td>253.288</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R68C134[3][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_26_s1/Q</td>
</tr>
<tr>
<td>253.415</td>
<td>0.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C134[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/n192_s0/I1</td>
</tr>
<tr>
<td>253.673</td>
<td>0.257</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R66C134[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/n192_s0/F</td>
</tr>
<tr>
<td>253.673</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R66C134[1][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/reqbuf_data_26_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>254.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3741</td>
<td>PLL_R[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>255.773</td>
<td>1.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C134[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_26_s1/CLK</td>
</tr>
<tr>
<td>255.808</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_26_s1</td>
</tr>
<tr>
<td>255.809</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R66C134[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_26_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.665</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 21.734%; route: 2.433, 78.266%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.257, 45.575%; route: 0.127, 22.566%; tC2Q: 0.180, 31.858%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.216, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.135</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>253.654</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>255.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>250.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>253.108</td>
<td>2.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C134[1][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_6_s1/CLK</td>
</tr>
<tr>
<td>253.288</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R68C134[1][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_6_s1/Q</td>
</tr>
<tr>
<td>253.407</td>
<td>0.119</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C134[3][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/n212_s0/I1</td>
</tr>
<tr>
<td>253.654</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C134[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/n212_s0/F</td>
</tr>
<tr>
<td>253.654</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C134[3][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/reqbuf_data_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>254.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3741</td>
<td>PLL_R[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>255.778</td>
<td>1.221</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C134[3][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_6_s1/CLK</td>
</tr>
<tr>
<td>255.813</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_6_s1</td>
</tr>
<tr>
<td>255.789</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R67C134[3][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.670</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 21.734%; route: 2.433, 78.266%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.248, 45.309%; route: 0.119, 21.739%; tC2Q: 0.180, 32.952%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.221, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.092</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>253.722</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>255.814</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_25_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_25_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>250.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>253.103</td>
<td>2.428</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C135[2][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_25_s1/CLK</td>
</tr>
<tr>
<td>253.283</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R68C135[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_25_s1/Q</td>
</tr>
<tr>
<td>253.531</td>
<td>0.247</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C133[2][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/n193_s0/I1</td>
</tr>
<tr>
<td>253.722</td>
<td>0.191</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R66C133[2][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/n193_s0/F</td>
</tr>
<tr>
<td>253.722</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R66C133[2][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/reqbuf_data_25_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>254.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3741</td>
<td>PLL_R[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>255.778</td>
<td>1.221</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C133[2][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_25_s1/CLK</td>
</tr>
<tr>
<td>255.813</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_25_s1</td>
</tr>
<tr>
<td>255.814</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R66C133[2][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_25_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.675</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 21.769%; route: 2.428, 78.231%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 30.909%; route: 0.247, 40.000%; tC2Q: 0.180, 29.091%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.221, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.087</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>253.727</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>255.814</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>250.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>253.108</td>
<td>2.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C134[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_5_s1/CLK</td>
</tr>
<tr>
<td>253.288</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R68C134[1][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_5_s1/Q</td>
</tr>
<tr>
<td>253.408</td>
<td>0.120</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C134[2][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/n213_s0/I1</td>
</tr>
<tr>
<td>253.727</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R67C134[2][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/n213_s0/F</td>
</tr>
<tr>
<td>253.727</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C134[2][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/reqbuf_data_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>254.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3741</td>
<td>PLL_R[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>255.778</td>
<td>1.221</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C134[2][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_5_s1/CLK</td>
</tr>
<tr>
<td>255.813</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_5_s1</td>
</tr>
<tr>
<td>255.814</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R67C134[2][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.670</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 21.734%; route: 2.433, 78.266%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.319, 51.515%; route: 0.120, 19.394%; tC2Q: 0.180, 29.091%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.221, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.022</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>253.792</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>255.814</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>250.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>253.108</td>
<td>2.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C135[3][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_4_s1/CLK</td>
</tr>
<tr>
<td>253.288</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R69C135[3][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_4_s1/Q</td>
</tr>
<tr>
<td>253.534</td>
<td>0.246</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C134[2][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/n214_s0/I1</td>
</tr>
<tr>
<td>253.792</td>
<td>0.257</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R67C134[2][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/n214_s0/F</td>
</tr>
<tr>
<td>253.792</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C134[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/reqbuf_data_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>254.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3741</td>
<td>PLL_R[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>255.778</td>
<td>1.221</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C134[2][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_4_s1/CLK</td>
</tr>
<tr>
<td>255.813</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_4_s1</td>
</tr>
<tr>
<td>255.814</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R67C134[2][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.670</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 21.734%; route: 2.433, 78.266%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.257, 37.660%; route: 0.246, 36.015%; tC2Q: 0.180, 26.325%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.221, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.017</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>253.808</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>255.825</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>250.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>253.110</td>
<td>2.434</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C135[1][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_1_s1/CLK</td>
</tr>
<tr>
<td>253.290</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R70C135[1][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_1_s1/Q</td>
</tr>
<tr>
<td>253.617</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C133[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/n217_s0/I1</td>
</tr>
<tr>
<td>253.808</td>
<td>0.191</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R65C133[0][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/n217_s0/F</td>
</tr>
<tr>
<td>253.808</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R65C133[0][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/reqbuf_data_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>254.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3741</td>
<td>PLL_R[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>255.789</td>
<td>1.232</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C133[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_1_s1/CLK</td>
</tr>
<tr>
<td>255.824</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_1_s1</td>
</tr>
<tr>
<td>255.825</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R65C133[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.679</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 21.723%; route: 2.434, 78.277%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 27.370%; route: 0.327, 46.869%; tC2Q: 0.180, 25.760%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.232, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.016</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>253.783</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>255.799</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/pracc_out_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/from_tap_reg0_pracc_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>250.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>253.108</td>
<td>2.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C140[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/pracc_out_s1/CLK</td>
</tr>
<tr>
<td>253.288</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R68C140[1][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/pracc_out_s1/Q</td>
</tr>
<tr>
<td>253.783</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C133[3][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/from_tap_reg0_pracc_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>254.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3741</td>
<td>PLL_R[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>255.788</td>
<td>1.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C133[3][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/from_tap_reg0_pracc_s0/CLK</td>
</tr>
<tr>
<td>255.823</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/A_la132/la132_ljtag_module/from_tap_reg0_pracc_s0</td>
</tr>
<tr>
<td>255.799</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R68C133[3][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/from_tap_reg0_pracc_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.680</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 21.734%; route: 2.433, 78.266%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.495, 73.333%; tC2Q: 0.180, 26.667%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.231, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.999</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>253.785</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>255.784</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_30_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_30_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>250.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>253.110</td>
<td>2.434</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C135[2][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_30_s1/CLK</td>
</tr>
<tr>
<td>253.290</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R70C135[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_30_s1/Q</td>
</tr>
<tr>
<td>253.447</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C134[3][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/n188_s0/I1</td>
</tr>
<tr>
<td>253.785</td>
<td>0.338</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R66C134[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/n188_s0/F</td>
</tr>
<tr>
<td>253.785</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C134[3][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/reqbuf_data_30_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>254.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3741</td>
<td>PLL_R[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>255.773</td>
<td>1.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C134[3][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_30_s1/CLK</td>
</tr>
<tr>
<td>255.808</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_30_s1</td>
</tr>
<tr>
<td>255.784</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R66C134[3][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_30_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.663</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 21.723%; route: 2.434, 78.277%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.338, 50.000%; route: 0.157, 23.333%; tC2Q: 0.180, 26.667%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.216, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.998</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>253.816</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>255.814</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_24_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_24_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>250.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>253.103</td>
<td>2.428</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C135[1][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_24_s1/CLK</td>
</tr>
<tr>
<td>253.283</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R68C135[1][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_24_s1/Q</td>
</tr>
<tr>
<td>253.624</td>
<td>0.341</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C133[2][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/n194_s0/I1</td>
</tr>
<tr>
<td>253.816</td>
<td>0.191</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R66C133[2][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/n194_s0/F</td>
</tr>
<tr>
<td>253.816</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R66C133[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/reqbuf_data_24_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>254.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3741</td>
<td>PLL_R[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>255.778</td>
<td>1.221</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C133[2][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_24_s1/CLK</td>
</tr>
<tr>
<td>255.813</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_24_s1</td>
</tr>
<tr>
<td>255.814</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R66C133[2][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_24_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.675</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 21.769%; route: 2.428, 78.231%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 26.842%; route: 0.341, 47.895%; tC2Q: 0.180, 25.263%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.221, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.983</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>253.842</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>255.825</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>250.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>253.110</td>
<td>2.434</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C135[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_0_s1/CLK</td>
</tr>
<tr>
<td>253.290</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R70C135[0][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_0_s1/Q</td>
</tr>
<tr>
<td>253.532</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C133[0][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/n218_s0/I1</td>
</tr>
<tr>
<td>253.842</td>
<td>0.310</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R65C133[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/n218_s0/F</td>
</tr>
<tr>
<td>253.842</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R65C133[0][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/reqbuf_data_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>254.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3741</td>
<td>PLL_R[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>255.789</td>
<td>1.232</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C133[0][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_0_s1/CLK</td>
</tr>
<tr>
<td>255.824</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_0_s1</td>
</tr>
<tr>
<td>255.825</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R65C133[0][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.679</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 21.723%; route: 2.434, 78.277%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 42.321%; route: 0.242, 33.106%; tC2Q: 0.180, 24.573%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.232, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.975</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>253.839</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>255.814</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_20_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_20_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>250.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>253.108</td>
<td>2.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C135[0][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_20_s1/CLK</td>
</tr>
<tr>
<td>253.288</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R69C135[0][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_20_s1/Q</td>
</tr>
<tr>
<td>253.648</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C133[0][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/n198_s0/I1</td>
</tr>
<tr>
<td>253.839</td>
<td>0.191</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R66C133[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/n198_s0/F</td>
</tr>
<tr>
<td>253.839</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R66C133[0][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/reqbuf_data_20_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>254.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3741</td>
<td>PLL_R[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>255.778</td>
<td>1.221</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C133[0][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_20_s1/CLK</td>
</tr>
<tr>
<td>255.813</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_20_s1</td>
</tr>
<tr>
<td>255.814</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R66C133[0][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_20_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.670</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 21.734%; route: 2.433, 78.266%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 26.154%; route: 0.360, 49.231%; tC2Q: 0.180, 24.615%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.221, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.971</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>253.843</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>255.814</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_15_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>250.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>253.113</td>
<td>2.438</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C134[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_15_s1/CLK</td>
</tr>
<tr>
<td>253.293</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R69C134[1][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_15_s1/Q</td>
</tr>
<tr>
<td>253.652</td>
<td>0.359</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C135[1][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/n203_s0/I1</td>
</tr>
<tr>
<td>253.843</td>
<td>0.191</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R66C135[1][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/n203_s0/F</td>
</tr>
<tr>
<td>253.843</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R66C135[1][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/reqbuf_data_15_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>254.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3741</td>
<td>PLL_R[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>255.778</td>
<td>1.221</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C135[1][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_15_s1/CLK</td>
</tr>
<tr>
<td>255.813</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_15_s1</td>
</tr>
<tr>
<td>255.814</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R66C135[1][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_15_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.665</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 21.699%; route: 2.438, 78.301%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 26.199%; route: 0.359, 49.144%; tC2Q: 0.180, 24.658%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.221, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.968</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>253.846</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>255.814</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_22_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_22_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>250.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>253.108</td>
<td>2.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C134[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_22_s1/CLK</td>
</tr>
<tr>
<td>253.288</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R68C134[0][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_22_s1/Q</td>
</tr>
<tr>
<td>253.535</td>
<td>0.247</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C133[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/n196_s0/I1</td>
</tr>
<tr>
<td>253.846</td>
<td>0.310</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R66C133[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/n196_s0/F</td>
</tr>
<tr>
<td>253.846</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R66C133[1][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/reqbuf_data_22_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>254.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3741</td>
<td>PLL_R[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>255.778</td>
<td>1.221</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C133[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_22_s1/CLK</td>
</tr>
<tr>
<td>255.813</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_22_s1</td>
</tr>
<tr>
<td>255.814</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R66C133[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_22_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.670</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 21.734%; route: 2.433, 78.266%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 42.034%; route: 0.247, 33.559%; tC2Q: 0.180, 24.407%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.221, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.960</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>253.854</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>255.814</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_23_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_23_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>250.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>253.108</td>
<td>2.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C134[2][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_23_s1/CLK</td>
</tr>
<tr>
<td>253.288</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R68C134[2][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_23_s1/Q</td>
</tr>
<tr>
<td>253.535</td>
<td>0.247</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C133[1][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/n195_s0/I1</td>
</tr>
<tr>
<td>253.854</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R66C133[1][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/n195_s0/F</td>
</tr>
<tr>
<td>253.854</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R66C133[1][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/reqbuf_data_23_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>254.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3741</td>
<td>PLL_R[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>255.778</td>
<td>1.221</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C133[1][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_23_s1/CLK</td>
</tr>
<tr>
<td>255.813</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_23_s1</td>
</tr>
<tr>
<td>255.814</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R66C133[1][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_23_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.670</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 21.734%; route: 2.433, 78.266%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.319, 42.714%; route: 0.247, 33.166%; tC2Q: 0.180, 24.121%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.221, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.960</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>253.849</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>255.809</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_27_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_27_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>250.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>253.103</td>
<td>2.428</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C135[2][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_27_s1/CLK</td>
</tr>
<tr>
<td>253.283</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R68C135[2][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_27_s1/Q</td>
</tr>
<tr>
<td>253.531</td>
<td>0.247</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C134[1][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/n191_s0/I1</td>
</tr>
<tr>
<td>253.849</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R66C134[1][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/n191_s0/F</td>
</tr>
<tr>
<td>253.849</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R66C134[1][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/reqbuf_data_27_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>254.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3741</td>
<td>PLL_R[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>255.773</td>
<td>1.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C134[1][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_27_s1/CLK</td>
</tr>
<tr>
<td>255.808</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_27_s1</td>
</tr>
<tr>
<td>255.809</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R66C134[1][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_27_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.670</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 21.769%; route: 2.428, 78.231%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.319, 42.714%; route: 0.247, 33.166%; tC2Q: 0.180, 24.121%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.216, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.951</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>253.838</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>255.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_18_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_18_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>250.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>253.113</td>
<td>2.438</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C134[1][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_18_s1/CLK</td>
</tr>
<tr>
<td>253.293</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R69C134[1][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_18_s1/Q</td>
</tr>
<tr>
<td>253.653</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C135[3][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/n200_s0/I1</td>
</tr>
<tr>
<td>253.838</td>
<td>0.185</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R66C135[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/n200_s0/F</td>
</tr>
<tr>
<td>253.838</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C135[3][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/reqbuf_data_18_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>254.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3741</td>
<td>PLL_R[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>255.778</td>
<td>1.221</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C135[3][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_18_s1/CLK</td>
</tr>
<tr>
<td>255.813</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_18_s1</td>
</tr>
<tr>
<td>255.789</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R66C135[3][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_18_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.665</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 21.699%; route: 2.438, 78.301%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.185, 25.517%; route: 0.360, 49.655%; tC2Q: 0.180, 24.828%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.221, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.942</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>253.847</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>255.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>250.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>253.103</td>
<td>2.428</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C135[0][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_7_s1/CLK</td>
</tr>
<tr>
<td>253.283</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R68C135[0][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_7_s1/Q</td>
</tr>
<tr>
<td>253.522</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C134[3][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/n211_s0/I1</td>
</tr>
<tr>
<td>253.847</td>
<td>0.325</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C134[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/n211_s0/F</td>
</tr>
<tr>
<td>253.847</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C134[3][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/reqbuf_data_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>254.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3741</td>
<td>PLL_R[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>255.778</td>
<td>1.221</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C134[3][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_7_s1/CLK</td>
</tr>
<tr>
<td>255.813</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_7_s1</td>
</tr>
<tr>
<td>255.789</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R67C134[3][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.675</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 21.769%; route: 2.428, 78.231%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.325, 43.697%; route: 0.239, 32.101%; tC2Q: 0.180, 24.202%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.221, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.928</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>253.867</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>255.795</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_12_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>250.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>253.108</td>
<td>2.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C135[1][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_12_s1/CLK</td>
</tr>
<tr>
<td>253.288</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R69C135[1][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_12_s1/Q</td>
</tr>
<tr>
<td>253.529</td>
<td>0.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C134[3][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/n206_s0/I1</td>
</tr>
<tr>
<td>253.867</td>
<td>0.338</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R65C134[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/n206_s0/F</td>
</tr>
<tr>
<td>253.867</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C134[3][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/reqbuf_data_12_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>254.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3741</td>
<td>PLL_R[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>255.784</td>
<td>1.227</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C134[3][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_12_s1/CLK</td>
</tr>
<tr>
<td>255.819</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_12_s1</td>
</tr>
<tr>
<td>255.795</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R65C134[3][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.676</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 21.734%; route: 2.433, 78.266%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.338, 44.481%; route: 0.241, 31.796%; tC2Q: 0.180, 23.723%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.227, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.925</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>253.895</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>255.820</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_10_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>250.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>253.108</td>
<td>2.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C134[2][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_10_s1/CLK</td>
</tr>
<tr>
<td>253.288</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R68C134[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_10_s1/Q</td>
</tr>
<tr>
<td>253.585</td>
<td>0.297</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C134[2][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/n208_s0/I1</td>
</tr>
<tr>
<td>253.895</td>
<td>0.310</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R65C134[2][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/n208_s0/F</td>
</tr>
<tr>
<td>253.895</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R65C134[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/reqbuf_data_10_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>254.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3741</td>
<td>PLL_R[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>255.784</td>
<td>1.227</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C134[2][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_10_s1/CLK</td>
</tr>
<tr>
<td>255.819</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_10_s1</td>
</tr>
<tr>
<td>255.820</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R65C134[2][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.676</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 21.734%; route: 2.433, 78.266%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 39.365%; route: 0.297, 37.778%; tC2Q: 0.180, 22.857%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.227, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.920</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>253.900</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>255.820</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_8_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>250.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>253.103</td>
<td>2.428</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C135[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_8_s1/CLK</td>
</tr>
<tr>
<td>253.283</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R68C135[0][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_8_s1/Q</td>
</tr>
<tr>
<td>253.643</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C134[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/n210_s0/I1</td>
</tr>
<tr>
<td>253.901</td>
<td>0.257</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R65C134[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/n210_s0/F</td>
</tr>
<tr>
<td>253.900</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R65C134[1][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/reqbuf_data_8_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>254.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3741</td>
<td>PLL_R[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>255.784</td>
<td>1.227</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C134[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_8_s1/CLK</td>
</tr>
<tr>
<td>255.819</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_8_s1</td>
</tr>
<tr>
<td>255.820</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R65C134[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.681</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 21.769%; route: 2.428, 78.231%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.257, 32.288%; route: 0.360, 45.141%; tC2Q: 0.180, 22.571%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.227, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.917</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>253.903</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>255.820</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_11_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>250.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>253.108</td>
<td>2.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C134[0][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_11_s1/CLK</td>
</tr>
<tr>
<td>253.288</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R68C134[0][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_11_s1/Q</td>
</tr>
<tr>
<td>253.584</td>
<td>0.296</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C134[2][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/n207_s0/I1</td>
</tr>
<tr>
<td>253.903</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R65C134[2][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/n207_s0/F</td>
</tr>
<tr>
<td>253.903</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R65C134[2][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/reqbuf_data_11_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>254.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3741</td>
<td>PLL_R[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>255.784</td>
<td>1.227</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C134[2][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_11_s1/CLK</td>
</tr>
<tr>
<td>255.819</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_11_s1</td>
</tr>
<tr>
<td>255.820</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R65C134[2][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.676</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 21.734%; route: 2.433, 78.266%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.319, 40.094%; route: 0.296, 37.264%; tC2Q: 0.180, 22.642%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.227, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.916</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>253.873</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>255.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_19_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_19_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>250.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>253.108</td>
<td>2.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C135[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_19_s1/CLK</td>
</tr>
<tr>
<td>253.288</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R69C135[1][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_19_s1/Q</td>
</tr>
<tr>
<td>253.535</td>
<td>0.247</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C135[3][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/n199_s0/I1</td>
</tr>
<tr>
<td>253.873</td>
<td>0.338</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R66C135[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/n199_s0/F</td>
</tr>
<tr>
<td>253.873</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C135[3][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/reqbuf_data_19_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>254.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3741</td>
<td>PLL_R[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>255.778</td>
<td>1.221</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C135[3][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_19_s1/CLK</td>
</tr>
<tr>
<td>255.813</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_19_s1</td>
</tr>
<tr>
<td>255.789</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R66C135[3][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_19_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.670</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 21.734%; route: 2.433, 78.266%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.338, 44.118%; route: 0.247, 32.353%; tC2Q: 0.180, 23.529%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.221, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.903</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>253.906</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>255.809</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_28_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_28_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>250.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>253.108</td>
<td>2.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C135[2][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_28_s1/CLK</td>
</tr>
<tr>
<td>253.288</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R69C135[2][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_28_s1/Q</td>
</tr>
<tr>
<td>253.648</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C134[2][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/n190_s0/I1</td>
</tr>
<tr>
<td>253.906</td>
<td>0.257</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R66C134[2][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/n190_s0/F</td>
</tr>
<tr>
<td>253.906</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R66C134[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/reqbuf_data_28_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>254.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3741</td>
<td>PLL_R[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>255.773</td>
<td>1.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C134[2][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_28_s1/CLK</td>
</tr>
<tr>
<td>255.808</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_28_s1</td>
</tr>
<tr>
<td>255.809</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R66C134[2][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_28_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.665</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 21.734%; route: 2.433, 78.266%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.257, 32.288%; route: 0.360, 45.141%; tC2Q: 0.180, 22.571%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.216, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.897</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>253.917</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>255.814</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_14_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_14_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>250.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>253.113</td>
<td>2.438</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C134[2][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_14_s1/CLK</td>
</tr>
<tr>
<td>253.293</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R69C134[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_14_s1/Q</td>
</tr>
<tr>
<td>253.659</td>
<td>0.366</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C135[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/n204_s0/I1</td>
</tr>
<tr>
<td>253.917</td>
<td>0.257</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R66C135[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/n204_s0/F</td>
</tr>
<tr>
<td>253.917</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R66C135[1][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/reqbuf_data_14_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>254.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3741</td>
<td>PLL_R[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>255.778</td>
<td>1.221</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C135[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_14_s1/CLK</td>
</tr>
<tr>
<td>255.813</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_14_s1</td>
</tr>
<tr>
<td>255.814</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R66C135[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/reqbuf_data_14_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.665</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 21.699%; route: 2.438, 78.301%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.257, 32.037%; route: 0.366, 45.568%; tC2Q: 0.180, 22.395%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.221, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.653</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.414</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.761</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_gpio/rdata_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_gpio/n4_6:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3741</td>
<td>PLL_R[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.233</td>
<td>2.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C105[0][A]</td>
<td>A_cpu/A_axi2apb/addr_23_s0/CLK</td>
</tr>
<tr>
<td>7.616</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R40C105[0][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_23_s0/Q</td>
</tr>
<tr>
<td>8.619</td>
<td>1.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C93[1][A]</td>
<td>A_cpu/A_apb_mux_cpu/spi_psel_s5/I0</td>
</tr>
<tr>
<td>9.127</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R39C93[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/spi_psel_s5/F</td>
</tr>
<tr>
<td>10.923</td>
<td>1.796</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C63[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/spi_psel_s2/I3</td>
</tr>
<tr>
<td>11.379</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R39C63[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/spi_psel_s2/F</td>
</tr>
<tr>
<td>11.557</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C62[0][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s6/I0</td>
</tr>
<tr>
<td>11.816</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>36</td>
<td>R39C62[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s6/F</td>
</tr>
<tr>
<td>12.928</td>
<td>1.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C45[3][B]</td>
<td>A_gpio/n570_s0/I2</td>
</tr>
<tr>
<td>13.392</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R41C45[3][B]</td>
<td style=" background: #97FFFF;">A_gpio/n570_s0/F</td>
</tr>
<tr>
<td>15.414</td>
<td>2.023</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C50[0][B]</td>
<td style=" font-weight:bold;">A_gpio/rdata_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_gpio/n4_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R39C50[2][A]</td>
<td>A_gpio/n4_s2/F</td>
</tr>
<tr>
<td>10.144</td>
<td>5.144</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C50[0][B]</td>
<td>A_gpio/rdata_6_s1/G</td>
</tr>
<tr>
<td>10.109</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_gpio/rdata_6_s1</td>
</tr>
<tr>
<td>9.761</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C50[0][B]</td>
<td>A_gpio/rdata_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.089</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.677, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.686, 20.611%; route: 6.113, 74.714%; tC2Q: 0.382, 4.675%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.144, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.653</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.414</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.761</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_gpio/rdata_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_gpio/n4_6:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3741</td>
<td>PLL_R[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.233</td>
<td>2.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C105[0][A]</td>
<td>A_cpu/A_axi2apb/addr_23_s0/CLK</td>
</tr>
<tr>
<td>7.616</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R40C105[0][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_23_s0/Q</td>
</tr>
<tr>
<td>8.619</td>
<td>1.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C93[1][A]</td>
<td>A_cpu/A_apb_mux_cpu/spi_psel_s5/I0</td>
</tr>
<tr>
<td>9.127</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R39C93[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/spi_psel_s5/F</td>
</tr>
<tr>
<td>10.923</td>
<td>1.796</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C63[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/spi_psel_s2/I3</td>
</tr>
<tr>
<td>11.379</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R39C63[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/spi_psel_s2/F</td>
</tr>
<tr>
<td>11.557</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C62[0][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s6/I0</td>
</tr>
<tr>
<td>11.816</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>36</td>
<td>R39C62[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s6/F</td>
</tr>
<tr>
<td>12.928</td>
<td>1.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C45[3][B]</td>
<td>A_gpio/n570_s0/I2</td>
</tr>
<tr>
<td>13.392</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R41C45[3][B]</td>
<td style=" background: #97FFFF;">A_gpio/n570_s0/F</td>
</tr>
<tr>
<td>15.414</td>
<td>2.023</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C50[1][A]</td>
<td style=" font-weight:bold;">A_gpio/rdata_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_gpio/n4_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R39C50[2][A]</td>
<td>A_gpio/n4_s2/F</td>
</tr>
<tr>
<td>10.144</td>
<td>5.144</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C50[1][A]</td>
<td>A_gpio/rdata_7_s1/G</td>
</tr>
<tr>
<td>10.109</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_gpio/rdata_7_s1</td>
</tr>
<tr>
<td>9.761</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C50[1][A]</td>
<td>A_gpio/rdata_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.089</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.677, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.686, 20.611%; route: 6.113, 74.714%; tC2Q: 0.382, 4.675%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.144, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.653</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.414</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.761</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_gpio/rdata_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_gpio/n4_6:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3741</td>
<td>PLL_R[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.233</td>
<td>2.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C105[0][A]</td>
<td>A_cpu/A_axi2apb/addr_23_s0/CLK</td>
</tr>
<tr>
<td>7.616</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R40C105[0][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_23_s0/Q</td>
</tr>
<tr>
<td>8.619</td>
<td>1.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C93[1][A]</td>
<td>A_cpu/A_apb_mux_cpu/spi_psel_s5/I0</td>
</tr>
<tr>
<td>9.127</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R39C93[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/spi_psel_s5/F</td>
</tr>
<tr>
<td>10.923</td>
<td>1.796</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C63[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/spi_psel_s2/I3</td>
</tr>
<tr>
<td>11.379</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R39C63[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/spi_psel_s2/F</td>
</tr>
<tr>
<td>11.557</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C62[0][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s6/I0</td>
</tr>
<tr>
<td>11.816</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>36</td>
<td>R39C62[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s6/F</td>
</tr>
<tr>
<td>12.928</td>
<td>1.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C45[3][B]</td>
<td>A_gpio/n570_s0/I2</td>
</tr>
<tr>
<td>13.392</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R41C45[3][B]</td>
<td style=" background: #97FFFF;">A_gpio/n570_s0/F</td>
</tr>
<tr>
<td>15.414</td>
<td>2.023</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C50[1][B]</td>
<td style=" font-weight:bold;">A_gpio/rdata_9_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_gpio/n4_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R39C50[2][A]</td>
<td>A_gpio/n4_s2/F</td>
</tr>
<tr>
<td>10.144</td>
<td>5.144</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C50[1][B]</td>
<td>A_gpio/rdata_9_s1/G</td>
</tr>
<tr>
<td>10.109</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_gpio/rdata_9_s1</td>
</tr>
<tr>
<td>9.761</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C50[1][B]</td>
<td>A_gpio/rdata_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.089</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.677, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.686, 20.611%; route: 6.113, 74.714%; tC2Q: 0.382, 4.675%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.144, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.653</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.414</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.761</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_gpio/rdata_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_gpio/n4_6:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3741</td>
<td>PLL_R[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.233</td>
<td>2.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C105[0][A]</td>
<td>A_cpu/A_axi2apb/addr_23_s0/CLK</td>
</tr>
<tr>
<td>7.616</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R40C105[0][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_23_s0/Q</td>
</tr>
<tr>
<td>8.619</td>
<td>1.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C93[1][A]</td>
<td>A_cpu/A_apb_mux_cpu/spi_psel_s5/I0</td>
</tr>
<tr>
<td>9.127</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R39C93[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/spi_psel_s5/F</td>
</tr>
<tr>
<td>10.923</td>
<td>1.796</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C63[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/spi_psel_s2/I3</td>
</tr>
<tr>
<td>11.379</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R39C63[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/spi_psel_s2/F</td>
</tr>
<tr>
<td>11.557</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C62[0][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s6/I0</td>
</tr>
<tr>
<td>11.816</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>36</td>
<td>R39C62[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s6/F</td>
</tr>
<tr>
<td>12.928</td>
<td>1.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C45[3][B]</td>
<td>A_gpio/n570_s0/I2</td>
</tr>
<tr>
<td>13.392</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R41C45[3][B]</td>
<td style=" background: #97FFFF;">A_gpio/n570_s0/F</td>
</tr>
<tr>
<td>15.414</td>
<td>2.023</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C50[0][A]</td>
<td style=" font-weight:bold;">A_gpio/rdata_10_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_gpio/n4_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R39C50[2][A]</td>
<td>A_gpio/n4_s2/F</td>
</tr>
<tr>
<td>10.144</td>
<td>5.144</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C50[0][A]</td>
<td>A_gpio/rdata_10_s1/G</td>
</tr>
<tr>
<td>10.109</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_gpio/rdata_10_s1</td>
</tr>
<tr>
<td>9.761</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C50[0][A]</td>
<td>A_gpio/rdata_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.089</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.677, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.686, 20.611%; route: 6.113, 74.714%; tC2Q: 0.382, 4.675%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.144, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.648</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.401</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.753</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_gpio/rdata_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_gpio/n4_6:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3741</td>
<td>PLL_R[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.233</td>
<td>2.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C105[0][A]</td>
<td>A_cpu/A_axi2apb/addr_23_s0/CLK</td>
</tr>
<tr>
<td>7.616</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R40C105[0][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_23_s0/Q</td>
</tr>
<tr>
<td>8.619</td>
<td>1.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C93[1][A]</td>
<td>A_cpu/A_apb_mux_cpu/spi_psel_s5/I0</td>
</tr>
<tr>
<td>9.127</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R39C93[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/spi_psel_s5/F</td>
</tr>
<tr>
<td>10.923</td>
<td>1.796</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C63[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/spi_psel_s2/I3</td>
</tr>
<tr>
<td>11.379</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R39C63[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/spi_psel_s2/F</td>
</tr>
<tr>
<td>11.557</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C62[0][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s6/I0</td>
</tr>
<tr>
<td>11.816</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>36</td>
<td>R39C62[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s6/F</td>
</tr>
<tr>
<td>12.928</td>
<td>1.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C45[3][B]</td>
<td>A_gpio/n570_s0/I2</td>
</tr>
<tr>
<td>13.392</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R41C45[3][B]</td>
<td style=" background: #97FFFF;">A_gpio/n570_s0/F</td>
</tr>
<tr>
<td>15.401</td>
<td>2.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C50[0][B]</td>
<td style=" font-weight:bold;">A_gpio/rdata_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_gpio/n4_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R39C50[2][A]</td>
<td>A_gpio/n4_s2/F</td>
</tr>
<tr>
<td>10.135</td>
<td>5.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C50[0][B]</td>
<td>A_gpio/rdata_1_s1/G</td>
</tr>
<tr>
<td>10.100</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_gpio/rdata_1_s1</td>
</tr>
<tr>
<td>9.753</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C50[0][B]</td>
<td>A_gpio/rdata_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.098</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.677, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.686, 20.646%; route: 6.099, 74.671%; tC2Q: 0.382, 4.683%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.135, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.648</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.401</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.753</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_gpio/rdata_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_gpio/n4_6:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3741</td>
<td>PLL_R[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.233</td>
<td>2.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C105[0][A]</td>
<td>A_cpu/A_axi2apb/addr_23_s0/CLK</td>
</tr>
<tr>
<td>7.616</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R40C105[0][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_23_s0/Q</td>
</tr>
<tr>
<td>8.619</td>
<td>1.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C93[1][A]</td>
<td>A_cpu/A_apb_mux_cpu/spi_psel_s5/I0</td>
</tr>
<tr>
<td>9.127</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R39C93[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/spi_psel_s5/F</td>
</tr>
<tr>
<td>10.923</td>
<td>1.796</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C63[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/spi_psel_s2/I3</td>
</tr>
<tr>
<td>11.379</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R39C63[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/spi_psel_s2/F</td>
</tr>
<tr>
<td>11.557</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C62[0][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s6/I0</td>
</tr>
<tr>
<td>11.816</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>36</td>
<td>R39C62[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s6/F</td>
</tr>
<tr>
<td>12.928</td>
<td>1.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C45[3][B]</td>
<td>A_gpio/n570_s0/I2</td>
</tr>
<tr>
<td>13.392</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R41C45[3][B]</td>
<td style=" background: #97FFFF;">A_gpio/n570_s0/F</td>
</tr>
<tr>
<td>15.401</td>
<td>2.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C50[0][A]</td>
<td style=" font-weight:bold;">A_gpio/rdata_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_gpio/n4_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R39C50[2][A]</td>
<td>A_gpio/n4_s2/F</td>
</tr>
<tr>
<td>10.135</td>
<td>5.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C50[0][A]</td>
<td>A_gpio/rdata_2_s1/G</td>
</tr>
<tr>
<td>10.100</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_gpio/rdata_2_s1</td>
</tr>
<tr>
<td>9.753</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C50[0][A]</td>
<td>A_gpio/rdata_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.098</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.677, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.686, 20.646%; route: 6.099, 74.671%; tC2Q: 0.382, 4.683%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.135, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.645</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.409</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.764</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_gpio/rdata_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_gpio/n4_6:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3741</td>
<td>PLL_R[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.233</td>
<td>2.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C105[0][A]</td>
<td>A_cpu/A_axi2apb/addr_23_s0/CLK</td>
</tr>
<tr>
<td>7.616</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R40C105[0][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_23_s0/Q</td>
</tr>
<tr>
<td>8.619</td>
<td>1.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C93[1][A]</td>
<td>A_cpu/A_apb_mux_cpu/spi_psel_s5/I0</td>
</tr>
<tr>
<td>9.127</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R39C93[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/spi_psel_s5/F</td>
</tr>
<tr>
<td>10.923</td>
<td>1.796</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C63[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/spi_psel_s2/I3</td>
</tr>
<tr>
<td>11.379</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R39C63[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/spi_psel_s2/F</td>
</tr>
<tr>
<td>11.557</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C62[0][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s6/I0</td>
</tr>
<tr>
<td>11.816</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>36</td>
<td>R39C62[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s6/F</td>
</tr>
<tr>
<td>12.928</td>
<td>1.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C45[3][B]</td>
<td>A_gpio/n570_s0/I2</td>
</tr>
<tr>
<td>13.392</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R41C45[3][B]</td>
<td style=" background: #97FFFF;">A_gpio/n570_s0/F</td>
</tr>
<tr>
<td>15.409</td>
<td>2.017</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C50[0][A]</td>
<td style=" font-weight:bold;">A_gpio/rdata_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_gpio/n4_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R39C50[2][A]</td>
<td>A_gpio/n4_s2/F</td>
</tr>
<tr>
<td>10.147</td>
<td>5.147</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C50[0][A]</td>
<td>A_gpio/rdata_3_s1/G</td>
</tr>
<tr>
<td>10.112</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_gpio/rdata_3_s1</td>
</tr>
<tr>
<td>9.764</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C50[0][A]</td>
<td>A_gpio/rdata_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.087</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.677, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.686, 20.624%; route: 6.108, 74.698%; tC2Q: 0.382, 4.678%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.147, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.645</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.409</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.764</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_gpio/rdata_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_gpio/n4_6:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3741</td>
<td>PLL_R[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.233</td>
<td>2.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C105[0][A]</td>
<td>A_cpu/A_axi2apb/addr_23_s0/CLK</td>
</tr>
<tr>
<td>7.616</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R40C105[0][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_23_s0/Q</td>
</tr>
<tr>
<td>8.619</td>
<td>1.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C93[1][A]</td>
<td>A_cpu/A_apb_mux_cpu/spi_psel_s5/I0</td>
</tr>
<tr>
<td>9.127</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R39C93[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/spi_psel_s5/F</td>
</tr>
<tr>
<td>10.923</td>
<td>1.796</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C63[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/spi_psel_s2/I3</td>
</tr>
<tr>
<td>11.379</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R39C63[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/spi_psel_s2/F</td>
</tr>
<tr>
<td>11.557</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C62[0][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s6/I0</td>
</tr>
<tr>
<td>11.816</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>36</td>
<td>R39C62[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s6/F</td>
</tr>
<tr>
<td>12.928</td>
<td>1.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C45[3][B]</td>
<td>A_gpio/n570_s0/I2</td>
</tr>
<tr>
<td>13.392</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R41C45[3][B]</td>
<td style=" background: #97FFFF;">A_gpio/n570_s0/F</td>
</tr>
<tr>
<td>15.409</td>
<td>2.017</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C50[0][B]</td>
<td style=" font-weight:bold;">A_gpio/rdata_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_gpio/n4_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R39C50[2][A]</td>
<td>A_gpio/n4_s2/F</td>
</tr>
<tr>
<td>10.147</td>
<td>5.147</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C50[0][B]</td>
<td>A_gpio/rdata_4_s1/G</td>
</tr>
<tr>
<td>10.112</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_gpio/rdata_4_s1</td>
</tr>
<tr>
<td>9.764</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C50[0][B]</td>
<td>A_gpio/rdata_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.087</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.677, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.686, 20.624%; route: 6.108, 74.698%; tC2Q: 0.382, 4.678%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.147, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.545</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.629</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.084</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_pwm/rdata_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_pwm/n101_5:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3741</td>
<td>PLL_R[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.233</td>
<td>2.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C105[0][A]</td>
<td>A_cpu/A_axi2apb/addr_23_s0/CLK</td>
</tr>
<tr>
<td>7.616</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R40C105[0][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_23_s0/Q</td>
</tr>
<tr>
<td>8.619</td>
<td>1.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C93[1][A]</td>
<td>A_cpu/A_apb_mux_cpu/spi_psel_s5/I0</td>
</tr>
<tr>
<td>9.127</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R39C93[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/spi_psel_s5/F</td>
</tr>
<tr>
<td>10.923</td>
<td>1.796</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C63[2][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s2/I3</td>
</tr>
<tr>
<td>11.431</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R39C63[2][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s2/F</td>
</tr>
<tr>
<td>12.026</td>
<td>0.595</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C57[0][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s0/I2</td>
</tr>
<tr>
<td>12.604</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>R39C57[0][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s0/F</td>
</tr>
<tr>
<td>14.093</td>
<td>1.489</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C41[1][A]</td>
<td>A_pwm/n654_s0/I2</td>
</tr>
<tr>
<td>14.453</td>
<td>0.360</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R38C41[1][A]</td>
<td style=" background: #97FFFF;">A_pwm/n654_s0/F</td>
</tr>
<tr>
<td>16.629</td>
<td>2.176</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C38[0][A]</td>
<td style=" font-weight:bold;">A_pwm/rdata_8_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_pwm/n101_5</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>34</td>
<td>R38C46[2][B]</td>
<td>A_pwm/n101_s1/F</td>
</tr>
<tr>
<td>11.467</td>
<td>6.467</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C38[0][A]</td>
<td>A_pwm/rdata_8_s1/G</td>
</tr>
<tr>
<td>11.432</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_pwm/rdata_8_s1</td>
</tr>
<tr>
<td>11.084</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C38[0][A]</td>
<td>A_pwm/rdata_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.766</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.677, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.954, 20.793%; route: 7.060, 75.136%; tC2Q: 0.382, 4.071%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.467, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.474</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.131</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.657</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_timer/rdata_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_timer/re:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3741</td>
<td>PLL_R[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.233</td>
<td>2.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C105[0][A]</td>
<td>A_cpu/A_axi2apb/addr_23_s0/CLK</td>
</tr>
<tr>
<td>7.616</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R40C105[0][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_23_s0/Q</td>
</tr>
<tr>
<td>8.619</td>
<td>1.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C93[1][A]</td>
<td>A_cpu/A_apb_mux_cpu/spi_psel_s5/I0</td>
</tr>
<tr>
<td>9.127</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R39C93[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/spi_psel_s5/F</td>
</tr>
<tr>
<td>10.923</td>
<td>1.796</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C63[2][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s2/I3</td>
</tr>
<tr>
<td>11.431</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R39C63[2][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s2/F</td>
</tr>
<tr>
<td>12.026</td>
<td>0.595</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C57[0][A]</td>
<td>A_timer/n12_s2/I2</td>
</tr>
<tr>
<td>12.604</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R39C57[0][A]</td>
<td style=" background: #97FFFF;">A_timer/n12_s2/F</td>
</tr>
<tr>
<td>14.404</td>
<td>1.800</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C45[2][B]</td>
<td>A_timer/n541_s0/I1</td>
</tr>
<tr>
<td>14.764</td>
<td>0.360</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R42C45[2][B]</td>
<td style=" background: #97FFFF;">A_timer/n541_s0/F</td>
</tr>
<tr>
<td>15.131</td>
<td>0.366</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C45[0][A]</td>
<td style=" font-weight:bold;">A_timer/rdata_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_timer/re</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>R42C46[1][B]</td>
<td>A_timer/re_s1/F</td>
</tr>
<tr>
<td>10.039</td>
<td>5.039</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C45[0][A]</td>
<td>A_timer/rdata_0_s1/G</td>
</tr>
<tr>
<td>10.004</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_timer/rdata_0_s1</td>
</tr>
<tr>
<td>9.657</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C45[0][A]</td>
<td>A_timer/rdata_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.194</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.677, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.954, 24.739%; route: 5.561, 70.418%; tC2Q: 0.382, 4.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.039, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.474</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.131</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.657</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_timer/rdata_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_timer/re:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3741</td>
<td>PLL_R[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.233</td>
<td>2.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C105[0][A]</td>
<td>A_cpu/A_axi2apb/addr_23_s0/CLK</td>
</tr>
<tr>
<td>7.616</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R40C105[0][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_23_s0/Q</td>
</tr>
<tr>
<td>8.619</td>
<td>1.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C93[1][A]</td>
<td>A_cpu/A_apb_mux_cpu/spi_psel_s5/I0</td>
</tr>
<tr>
<td>9.127</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R39C93[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/spi_psel_s5/F</td>
</tr>
<tr>
<td>10.923</td>
<td>1.796</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C63[2][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s2/I3</td>
</tr>
<tr>
<td>11.431</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R39C63[2][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s2/F</td>
</tr>
<tr>
<td>12.026</td>
<td>0.595</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C57[0][A]</td>
<td>A_timer/n12_s2/I2</td>
</tr>
<tr>
<td>12.604</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R39C57[0][A]</td>
<td style=" background: #97FFFF;">A_timer/n12_s2/F</td>
</tr>
<tr>
<td>14.404</td>
<td>1.800</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C45[2][B]</td>
<td>A_timer/n541_s0/I1</td>
</tr>
<tr>
<td>14.764</td>
<td>0.360</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R42C45[2][B]</td>
<td style=" background: #97FFFF;">A_timer/n541_s0/F</td>
</tr>
<tr>
<td>15.131</td>
<td>0.366</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C45[0][B]</td>
<td style=" font-weight:bold;">A_timer/rdata_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_timer/re</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>R42C46[1][B]</td>
<td>A_timer/re_s1/F</td>
</tr>
<tr>
<td>10.039</td>
<td>5.039</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C45[0][B]</td>
<td>A_timer/rdata_1_s1/G</td>
</tr>
<tr>
<td>10.004</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_timer/rdata_1_s1</td>
</tr>
<tr>
<td>9.657</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C45[0][B]</td>
<td>A_timer/rdata_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.194</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.677, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.954, 24.739%; route: 5.561, 70.418%; tC2Q: 0.382, 4.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.039, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.474</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.131</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.657</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_timer/rdata_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_timer/re:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3741</td>
<td>PLL_R[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.233</td>
<td>2.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C105[0][A]</td>
<td>A_cpu/A_axi2apb/addr_23_s0/CLK</td>
</tr>
<tr>
<td>7.616</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R40C105[0][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_23_s0/Q</td>
</tr>
<tr>
<td>8.619</td>
<td>1.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C93[1][A]</td>
<td>A_cpu/A_apb_mux_cpu/spi_psel_s5/I0</td>
</tr>
<tr>
<td>9.127</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R39C93[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/spi_psel_s5/F</td>
</tr>
<tr>
<td>10.923</td>
<td>1.796</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C63[2][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s2/I3</td>
</tr>
<tr>
<td>11.431</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R39C63[2][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s2/F</td>
</tr>
<tr>
<td>12.026</td>
<td>0.595</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C57[0][A]</td>
<td>A_timer/n12_s2/I2</td>
</tr>
<tr>
<td>12.604</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R39C57[0][A]</td>
<td style=" background: #97FFFF;">A_timer/n12_s2/F</td>
</tr>
<tr>
<td>14.404</td>
<td>1.800</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C45[2][B]</td>
<td>A_timer/n541_s0/I1</td>
</tr>
<tr>
<td>14.764</td>
<td>0.360</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R42C45[2][B]</td>
<td style=" background: #97FFFF;">A_timer/n541_s0/F</td>
</tr>
<tr>
<td>15.131</td>
<td>0.366</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C45[1][A]</td>
<td style=" font-weight:bold;">A_timer/rdata_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_timer/re</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>R42C46[1][B]</td>
<td>A_timer/re_s1/F</td>
</tr>
<tr>
<td>10.039</td>
<td>5.039</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C45[1][A]</td>
<td>A_timer/rdata_2_s1/G</td>
</tr>
<tr>
<td>10.004</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_timer/rdata_2_s1</td>
</tr>
<tr>
<td>9.657</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C45[1][A]</td>
<td>A_timer/rdata_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.194</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.677, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.954, 24.739%; route: 5.561, 70.418%; tC2Q: 0.382, 4.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.039, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.474</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.131</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.657</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_timer/rdata_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_timer/re:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3741</td>
<td>PLL_R[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.233</td>
<td>2.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C105[0][A]</td>
<td>A_cpu/A_axi2apb/addr_23_s0/CLK</td>
</tr>
<tr>
<td>7.616</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R40C105[0][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_23_s0/Q</td>
</tr>
<tr>
<td>8.619</td>
<td>1.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C93[1][A]</td>
<td>A_cpu/A_apb_mux_cpu/spi_psel_s5/I0</td>
</tr>
<tr>
<td>9.127</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R39C93[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/spi_psel_s5/F</td>
</tr>
<tr>
<td>10.923</td>
<td>1.796</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C63[2][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s2/I3</td>
</tr>
<tr>
<td>11.431</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R39C63[2][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s2/F</td>
</tr>
<tr>
<td>12.026</td>
<td>0.595</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C57[0][A]</td>
<td>A_timer/n12_s2/I2</td>
</tr>
<tr>
<td>12.604</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R39C57[0][A]</td>
<td style=" background: #97FFFF;">A_timer/n12_s2/F</td>
</tr>
<tr>
<td>14.404</td>
<td>1.800</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C45[2][B]</td>
<td>A_timer/n541_s0/I1</td>
</tr>
<tr>
<td>14.764</td>
<td>0.360</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R42C45[2][B]</td>
<td style=" background: #97FFFF;">A_timer/n541_s0/F</td>
</tr>
<tr>
<td>15.131</td>
<td>0.366</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C45[1][B]</td>
<td style=" font-weight:bold;">A_timer/rdata_8_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_timer/re</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>R42C46[1][B]</td>
<td>A_timer/re_s1/F</td>
</tr>
<tr>
<td>10.039</td>
<td>5.039</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C45[1][B]</td>
<td>A_timer/rdata_8_s1/G</td>
</tr>
<tr>
<td>10.004</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_timer/rdata_8_s1</td>
</tr>
<tr>
<td>9.657</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C45[1][B]</td>
<td>A_timer/rdata_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.194</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.677, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.954, 24.739%; route: 5.561, 70.418%; tC2Q: 0.382, 4.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.039, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.091</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.756</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_gpio/rdata_20_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_gpio/n4_6:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3741</td>
<td>PLL_R[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.233</td>
<td>2.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C105[0][A]</td>
<td>A_cpu/A_axi2apb/addr_23_s0/CLK</td>
</tr>
<tr>
<td>7.616</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R40C105[0][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_23_s0/Q</td>
</tr>
<tr>
<td>8.619</td>
<td>1.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C93[1][A]</td>
<td>A_cpu/A_apb_mux_cpu/spi_psel_s5/I0</td>
</tr>
<tr>
<td>9.127</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R39C93[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/spi_psel_s5/F</td>
</tr>
<tr>
<td>10.923</td>
<td>1.796</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C63[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/spi_psel_s2/I3</td>
</tr>
<tr>
<td>11.379</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R39C63[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/spi_psel_s2/F</td>
</tr>
<tr>
<td>11.557</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C62[0][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s6/I0</td>
</tr>
<tr>
<td>11.816</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>36</td>
<td>R39C62[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s6/F</td>
</tr>
<tr>
<td>12.928</td>
<td>1.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C45[3][B]</td>
<td>A_gpio/n570_s0/I2</td>
</tr>
<tr>
<td>13.392</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R41C45[3][B]</td>
<td style=" background: #97FFFF;">A_gpio/n570_s0/F</td>
</tr>
<tr>
<td>15.091</td>
<td>1.699</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C50[0][B]</td>
<td style=" font-weight:bold;">A_gpio/rdata_20_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_gpio/n4_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R39C50[2][A]</td>
<td>A_gpio/n4_s2/F</td>
</tr>
<tr>
<td>10.138</td>
<td>5.138</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C50[0][B]</td>
<td>A_gpio/rdata_20_s1/G</td>
</tr>
<tr>
<td>10.103</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_gpio/rdata_20_s1</td>
</tr>
<tr>
<td>9.756</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C50[0][B]</td>
<td>A_gpio/rdata_20_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.095</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.677, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.686, 21.460%; route: 5.789, 73.672%; tC2Q: 0.382, 4.868%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.138, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.332</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.091</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.758</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_gpio/rdata_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_gpio/n4_6:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3741</td>
<td>PLL_R[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.233</td>
<td>2.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C105[0][A]</td>
<td>A_cpu/A_axi2apb/addr_23_s0/CLK</td>
</tr>
<tr>
<td>7.616</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R40C105[0][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_23_s0/Q</td>
</tr>
<tr>
<td>8.619</td>
<td>1.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C93[1][A]</td>
<td>A_cpu/A_apb_mux_cpu/spi_psel_s5/I0</td>
</tr>
<tr>
<td>9.127</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R39C93[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/spi_psel_s5/F</td>
</tr>
<tr>
<td>10.923</td>
<td>1.796</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C63[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/spi_psel_s2/I3</td>
</tr>
<tr>
<td>11.379</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R39C63[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/spi_psel_s2/F</td>
</tr>
<tr>
<td>11.557</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C62[0][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s6/I0</td>
</tr>
<tr>
<td>11.816</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>36</td>
<td>R39C62[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s6/F</td>
</tr>
<tr>
<td>12.928</td>
<td>1.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C45[3][B]</td>
<td>A_gpio/n570_s0/I2</td>
</tr>
<tr>
<td>13.392</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R41C45[3][B]</td>
<td style=" background: #97FFFF;">A_gpio/n570_s0/F</td>
</tr>
<tr>
<td>15.091</td>
<td>1.699</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C50[0][A]</td>
<td style=" font-weight:bold;">A_gpio/rdata_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_gpio/n4_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R39C50[2][A]</td>
<td>A_gpio/n4_s2/F</td>
</tr>
<tr>
<td>10.141</td>
<td>5.141</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C50[0][A]</td>
<td>A_gpio/rdata_5_s1/G</td>
</tr>
<tr>
<td>10.106</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_gpio/rdata_5_s1</td>
</tr>
<tr>
<td>9.758</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R40C50[0][A]</td>
<td>A_gpio/rdata_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.092</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.677, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.686, 21.460%; route: 5.789, 73.672%; tC2Q: 0.382, 4.868%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.141, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.332</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.091</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.758</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_gpio/rdata_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_gpio/n4_6:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3741</td>
<td>PLL_R[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.233</td>
<td>2.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C105[0][A]</td>
<td>A_cpu/A_axi2apb/addr_23_s0/CLK</td>
</tr>
<tr>
<td>7.616</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R40C105[0][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_23_s0/Q</td>
</tr>
<tr>
<td>8.619</td>
<td>1.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C93[1][A]</td>
<td>A_cpu/A_apb_mux_cpu/spi_psel_s5/I0</td>
</tr>
<tr>
<td>9.127</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R39C93[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/spi_psel_s5/F</td>
</tr>
<tr>
<td>10.923</td>
<td>1.796</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C63[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/spi_psel_s2/I3</td>
</tr>
<tr>
<td>11.379</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R39C63[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/spi_psel_s2/F</td>
</tr>
<tr>
<td>11.557</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C62[0][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s6/I0</td>
</tr>
<tr>
<td>11.816</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>36</td>
<td>R39C62[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s6/F</td>
</tr>
<tr>
<td>12.928</td>
<td>1.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C45[3][B]</td>
<td>A_gpio/n570_s0/I2</td>
</tr>
<tr>
<td>13.392</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R41C45[3][B]</td>
<td style=" background: #97FFFF;">A_gpio/n570_s0/F</td>
</tr>
<tr>
<td>15.091</td>
<td>1.699</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C50[0][B]</td>
<td style=" font-weight:bold;">A_gpio/rdata_8_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_gpio/n4_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R39C50[2][A]</td>
<td>A_gpio/n4_s2/F</td>
</tr>
<tr>
<td>10.141</td>
<td>5.141</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C50[0][B]</td>
<td>A_gpio/rdata_8_s1/G</td>
</tr>
<tr>
<td>10.106</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_gpio/rdata_8_s1</td>
</tr>
<tr>
<td>9.758</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R40C50[0][B]</td>
<td>A_gpio/rdata_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.092</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.677, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.686, 21.460%; route: 5.789, 73.672%; tC2Q: 0.382, 4.868%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.141, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.292</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.391</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.099</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_pwm/rdata_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_pwm/n101_5:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3741</td>
<td>PLL_R[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.233</td>
<td>2.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C105[0][A]</td>
<td>A_cpu/A_axi2apb/addr_23_s0/CLK</td>
</tr>
<tr>
<td>7.616</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R40C105[0][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_23_s0/Q</td>
</tr>
<tr>
<td>8.619</td>
<td>1.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C93[1][A]</td>
<td>A_cpu/A_apb_mux_cpu/spi_psel_s5/I0</td>
</tr>
<tr>
<td>9.127</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R39C93[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/spi_psel_s5/F</td>
</tr>
<tr>
<td>10.923</td>
<td>1.796</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C63[2][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s2/I3</td>
</tr>
<tr>
<td>11.431</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R39C63[2][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s2/F</td>
</tr>
<tr>
<td>12.026</td>
<td>0.595</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C57[0][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s0/I2</td>
</tr>
<tr>
<td>12.604</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>R39C57[0][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s0/F</td>
</tr>
<tr>
<td>14.093</td>
<td>1.489</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C41[1][A]</td>
<td>A_pwm/n654_s0/I2</td>
</tr>
<tr>
<td>14.453</td>
<td>0.360</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R38C41[1][A]</td>
<td style=" background: #97FFFF;">A_pwm/n654_s0/F</td>
</tr>
<tr>
<td>16.391</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C38[0][A]</td>
<td style=" font-weight:bold;">A_pwm/rdata_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_pwm/n101_5</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>34</td>
<td>R38C46[2][B]</td>
<td>A_pwm/n101_s1/F</td>
</tr>
<tr>
<td>11.481</td>
<td>6.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C38[0][A]</td>
<td>A_pwm/rdata_7_s1/G</td>
</tr>
<tr>
<td>11.446</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_pwm/rdata_7_s1</td>
</tr>
<tr>
<td>11.099</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C38[0][A]</td>
<td>A_pwm/rdata_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.752</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.677, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.954, 21.335%; route: 6.821, 74.488%; tC2Q: 0.382, 4.177%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.481, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.283</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.391</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.108</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_pwm/rdata_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_pwm/n101_5:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3741</td>
<td>PLL_R[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.233</td>
<td>2.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C105[0][A]</td>
<td>A_cpu/A_axi2apb/addr_23_s0/CLK</td>
</tr>
<tr>
<td>7.616</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R40C105[0][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_23_s0/Q</td>
</tr>
<tr>
<td>8.619</td>
<td>1.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C93[1][A]</td>
<td>A_cpu/A_apb_mux_cpu/spi_psel_s5/I0</td>
</tr>
<tr>
<td>9.127</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R39C93[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/spi_psel_s5/F</td>
</tr>
<tr>
<td>10.923</td>
<td>1.796</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C63[2][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s2/I3</td>
</tr>
<tr>
<td>11.431</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R39C63[2][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s2/F</td>
</tr>
<tr>
<td>12.026</td>
<td>0.595</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C57[0][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s0/I2</td>
</tr>
<tr>
<td>12.604</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>R39C57[0][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s0/F</td>
</tr>
<tr>
<td>14.093</td>
<td>1.489</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C41[1][A]</td>
<td>A_pwm/n654_s0/I2</td>
</tr>
<tr>
<td>14.453</td>
<td>0.360</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R38C41[1][A]</td>
<td style=" background: #97FFFF;">A_pwm/n654_s0/F</td>
</tr>
<tr>
<td>16.391</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C39[0][A]</td>
<td style=" font-weight:bold;">A_pwm/rdata_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_pwm/n101_5</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>34</td>
<td>R38C46[2][B]</td>
<td>A_pwm/n101_s1/F</td>
</tr>
<tr>
<td>11.491</td>
<td>6.491</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C39[0][A]</td>
<td>A_pwm/rdata_5_s1/G</td>
</tr>
<tr>
<td>11.456</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_pwm/rdata_5_s1</td>
</tr>
<tr>
<td>11.108</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C39[0][A]</td>
<td>A_pwm/rdata_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.743</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.677, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.954, 21.335%; route: 6.821, 74.488%; tC2Q: 0.382, 4.177%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.491, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.167</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.913</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_gpio/rdata_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_gpio/n4_6:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3741</td>
<td>PLL_R[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.233</td>
<td>2.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C105[0][A]</td>
<td>A_cpu/A_axi2apb/addr_23_s0/CLK</td>
</tr>
<tr>
<td>7.616</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R40C105[0][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_23_s0/Q</td>
</tr>
<tr>
<td>8.619</td>
<td>1.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C93[1][A]</td>
<td>A_cpu/A_apb_mux_cpu/spi_psel_s5/I0</td>
</tr>
<tr>
<td>9.127</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R39C93[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/spi_psel_s5/F</td>
</tr>
<tr>
<td>10.923</td>
<td>1.796</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C63[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/spi_psel_s2/I3</td>
</tr>
<tr>
<td>11.379</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R39C63[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/spi_psel_s2/F</td>
</tr>
<tr>
<td>11.557</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C62[0][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s6/I0</td>
</tr>
<tr>
<td>11.816</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>36</td>
<td>R39C62[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s6/F</td>
</tr>
<tr>
<td>12.928</td>
<td>1.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C45[3][B]</td>
<td>A_gpio/n570_s0/I2</td>
</tr>
<tr>
<td>13.392</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R41C45[3][B]</td>
<td style=" background: #97FFFF;">A_gpio/n570_s0/F</td>
</tr>
<tr>
<td>14.913</td>
<td>1.521</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C49[0][A]</td>
<td style=" font-weight:bold;">A_gpio/rdata_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_gpio/n4_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R39C50[2][A]</td>
<td>A_gpio/n4_s2/F</td>
</tr>
<tr>
<td>10.129</td>
<td>5.129</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C49[0][A]</td>
<td>A_gpio/rdata_0_s1/G</td>
</tr>
<tr>
<td>10.094</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_gpio/rdata_0_s1</td>
</tr>
<tr>
<td>9.746</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C49[0][A]</td>
<td>A_gpio/rdata_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.104</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.677, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.686, 21.956%; route: 5.611, 73.063%; tC2Q: 0.382, 4.980%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.129, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.167</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.913</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_gpio/rdata_18_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_gpio/n4_6:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3741</td>
<td>PLL_R[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.233</td>
<td>2.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C105[0][A]</td>
<td>A_cpu/A_axi2apb/addr_23_s0/CLK</td>
</tr>
<tr>
<td>7.616</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R40C105[0][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_23_s0/Q</td>
</tr>
<tr>
<td>8.619</td>
<td>1.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C93[1][A]</td>
<td>A_cpu/A_apb_mux_cpu/spi_psel_s5/I0</td>
</tr>
<tr>
<td>9.127</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R39C93[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/spi_psel_s5/F</td>
</tr>
<tr>
<td>10.923</td>
<td>1.796</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C63[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/spi_psel_s2/I3</td>
</tr>
<tr>
<td>11.379</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R39C63[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/spi_psel_s2/F</td>
</tr>
<tr>
<td>11.557</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C62[0][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s6/I0</td>
</tr>
<tr>
<td>11.816</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>36</td>
<td>R39C62[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s6/F</td>
</tr>
<tr>
<td>12.928</td>
<td>1.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C45[3][B]</td>
<td>A_gpio/n570_s0/I2</td>
</tr>
<tr>
<td>13.392</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R41C45[3][B]</td>
<td style=" background: #97FFFF;">A_gpio/n570_s0/F</td>
</tr>
<tr>
<td>14.913</td>
<td>1.521</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C49[0][B]</td>
<td style=" font-weight:bold;">A_gpio/rdata_18_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_gpio/n4_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R39C50[2][A]</td>
<td>A_gpio/n4_s2/F</td>
</tr>
<tr>
<td>10.129</td>
<td>5.129</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C49[0][B]</td>
<td>A_gpio/rdata_18_s1/G</td>
</tr>
<tr>
<td>10.094</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_gpio/rdata_18_s1</td>
</tr>
<tr>
<td>9.746</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C49[0][B]</td>
<td>A_gpio/rdata_18_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.104</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.677, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.686, 21.956%; route: 5.611, 73.063%; tC2Q: 0.382, 4.980%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.129, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.167</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.913</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_gpio/rdata_19_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_gpio/n4_6:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3741</td>
<td>PLL_R[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.233</td>
<td>2.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C105[0][A]</td>
<td>A_cpu/A_axi2apb/addr_23_s0/CLK</td>
</tr>
<tr>
<td>7.616</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R40C105[0][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_23_s0/Q</td>
</tr>
<tr>
<td>8.619</td>
<td>1.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C93[1][A]</td>
<td>A_cpu/A_apb_mux_cpu/spi_psel_s5/I0</td>
</tr>
<tr>
<td>9.127</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R39C93[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/spi_psel_s5/F</td>
</tr>
<tr>
<td>10.923</td>
<td>1.796</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C63[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/spi_psel_s2/I3</td>
</tr>
<tr>
<td>11.379</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R39C63[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/spi_psel_s2/F</td>
</tr>
<tr>
<td>11.557</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C62[0][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s6/I0</td>
</tr>
<tr>
<td>11.816</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>36</td>
<td>R39C62[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s6/F</td>
</tr>
<tr>
<td>12.928</td>
<td>1.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C45[3][B]</td>
<td>A_gpio/n570_s0/I2</td>
</tr>
<tr>
<td>13.392</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R41C45[3][B]</td>
<td style=" background: #97FFFF;">A_gpio/n570_s0/F</td>
</tr>
<tr>
<td>14.913</td>
<td>1.521</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C49[1][A]</td>
<td style=" font-weight:bold;">A_gpio/rdata_19_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_gpio/n4_6</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R39C50[2][A]</td>
<td>A_gpio/n4_s2/F</td>
</tr>
<tr>
<td>10.129</td>
<td>5.129</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C49[1][A]</td>
<td>A_gpio/rdata_19_s1/G</td>
</tr>
<tr>
<td>10.094</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_gpio/rdata_19_s1</td>
</tr>
<tr>
<td>9.746</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C49[1][A]</td>
<td>A_gpio/rdata_19_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.104</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.677, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.686, 21.956%; route: 5.611, 73.063%; tC2Q: 0.382, 4.980%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.129, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.910</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.992</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.082</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_pwm/rdata_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_pwm/n101_5:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3741</td>
<td>PLL_R[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.233</td>
<td>2.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C105[0][A]</td>
<td>A_cpu/A_axi2apb/addr_23_s0/CLK</td>
</tr>
<tr>
<td>7.616</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R40C105[0][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_23_s0/Q</td>
</tr>
<tr>
<td>8.619</td>
<td>1.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C93[1][A]</td>
<td>A_cpu/A_apb_mux_cpu/spi_psel_s5/I0</td>
</tr>
<tr>
<td>9.127</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R39C93[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/spi_psel_s5/F</td>
</tr>
<tr>
<td>10.923</td>
<td>1.796</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C63[2][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s2/I3</td>
</tr>
<tr>
<td>11.431</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R39C63[2][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s2/F</td>
</tr>
<tr>
<td>12.026</td>
<td>0.595</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C57[0][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s0/I2</td>
</tr>
<tr>
<td>12.604</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>R39C57[0][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s0/F</td>
</tr>
<tr>
<td>14.093</td>
<td>1.489</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C41[1][A]</td>
<td>A_pwm/n654_s0/I2</td>
</tr>
<tr>
<td>14.453</td>
<td>0.360</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R38C41[1][A]</td>
<td style=" background: #97FFFF;">A_pwm/n654_s0/F</td>
</tr>
<tr>
<td>15.992</td>
<td>1.539</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C39[0][A]</td>
<td style=" font-weight:bold;">A_pwm/rdata_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_pwm/n101_5</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>34</td>
<td>R38C46[2][B]</td>
<td>A_pwm/n101_s1/F</td>
</tr>
<tr>
<td>11.464</td>
<td>6.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C39[0][A]</td>
<td>A_pwm/rdata_1_s1/G</td>
</tr>
<tr>
<td>11.429</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_pwm/rdata_1_s1</td>
</tr>
<tr>
<td>11.082</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C39[0][A]</td>
<td>A_pwm/rdata_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.769</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.677, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.954, 22.306%; route: 6.423, 73.327%; tC2Q: 0.382, 4.367%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.464, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.910</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.992</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.082</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_pwm/rdata_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_pwm/n101_5:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3741</td>
<td>PLL_R[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.233</td>
<td>2.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C105[0][A]</td>
<td>A_cpu/A_axi2apb/addr_23_s0/CLK</td>
</tr>
<tr>
<td>7.616</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R40C105[0][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_23_s0/Q</td>
</tr>
<tr>
<td>8.619</td>
<td>1.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C93[1][A]</td>
<td>A_cpu/A_apb_mux_cpu/spi_psel_s5/I0</td>
</tr>
<tr>
<td>9.127</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R39C93[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/spi_psel_s5/F</td>
</tr>
<tr>
<td>10.923</td>
<td>1.796</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C63[2][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s2/I3</td>
</tr>
<tr>
<td>11.431</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R39C63[2][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s2/F</td>
</tr>
<tr>
<td>12.026</td>
<td>0.595</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C57[0][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s0/I2</td>
</tr>
<tr>
<td>12.604</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>R39C57[0][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s0/F</td>
</tr>
<tr>
<td>14.093</td>
<td>1.489</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C41[1][A]</td>
<td>A_pwm/n654_s0/I2</td>
</tr>
<tr>
<td>14.453</td>
<td>0.360</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R38C41[1][A]</td>
<td style=" background: #97FFFF;">A_pwm/n654_s0/F</td>
</tr>
<tr>
<td>15.992</td>
<td>1.539</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C39[0][B]</td>
<td style=" font-weight:bold;">A_pwm/rdata_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_pwm/n101_5</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>34</td>
<td>R38C46[2][B]</td>
<td>A_pwm/n101_s1/F</td>
</tr>
<tr>
<td>11.464</td>
<td>6.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C39[0][B]</td>
<td>A_pwm/rdata_2_s1/G</td>
</tr>
<tr>
<td>11.429</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_pwm/rdata_2_s1</td>
</tr>
<tr>
<td>11.082</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C39[0][B]</td>
<td>A_pwm/rdata_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.769</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.677, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.954, 22.306%; route: 6.423, 73.327%; tC2Q: 0.382, 4.367%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.464, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.855</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.042</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.187</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_pwm/rdata_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_pwm/n101_5:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3741</td>
<td>PLL_R[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.233</td>
<td>2.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C105[0][A]</td>
<td>A_cpu/A_axi2apb/addr_23_s0/CLK</td>
</tr>
<tr>
<td>7.616</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R40C105[0][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_23_s0/Q</td>
</tr>
<tr>
<td>8.619</td>
<td>1.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C93[1][A]</td>
<td>A_cpu/A_apb_mux_cpu/spi_psel_s5/I0</td>
</tr>
<tr>
<td>9.127</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R39C93[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/spi_psel_s5/F</td>
</tr>
<tr>
<td>10.923</td>
<td>1.796</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C63[2][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s2/I3</td>
</tr>
<tr>
<td>11.431</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R39C63[2][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s2/F</td>
</tr>
<tr>
<td>12.026</td>
<td>0.595</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C57[0][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s0/I2</td>
</tr>
<tr>
<td>12.604</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>R39C57[0][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s0/F</td>
</tr>
<tr>
<td>14.093</td>
<td>1.489</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C41[1][A]</td>
<td>A_pwm/n654_s0/I2</td>
</tr>
<tr>
<td>14.453</td>
<td>0.360</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R38C41[1][A]</td>
<td style=" background: #97FFFF;">A_pwm/n654_s0/F</td>
</tr>
<tr>
<td>16.042</td>
<td>1.589</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C41[0][A]</td>
<td style=" font-weight:bold;">A_pwm/rdata_13_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_pwm/n101_5</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>34</td>
<td>R38C46[2][B]</td>
<td>A_pwm/n101_s1/F</td>
</tr>
<tr>
<td>11.569</td>
<td>6.569</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C41[0][A]</td>
<td>A_pwm/rdata_13_s1/G</td>
</tr>
<tr>
<td>11.534</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_pwm/rdata_13_s1</td>
</tr>
<tr>
<td>11.187</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C41[0][A]</td>
<td>A_pwm/rdata_13_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.664</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.677, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.954, 22.180%; route: 6.473, 73.478%; tC2Q: 0.382, 4.342%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.569, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.855</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.042</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.187</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_pwm/rdata_29_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_pwm/n101_5:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3741</td>
<td>PLL_R[3]</td>
<td>pll_CLK50M_to_8M/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.233</td>
<td>2.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C105[0][A]</td>
<td>A_cpu/A_axi2apb/addr_23_s0/CLK</td>
</tr>
<tr>
<td>7.616</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R40C105[0][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_23_s0/Q</td>
</tr>
<tr>
<td>8.619</td>
<td>1.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C93[1][A]</td>
<td>A_cpu/A_apb_mux_cpu/spi_psel_s5/I0</td>
</tr>
<tr>
<td>9.127</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R39C93[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/spi_psel_s5/F</td>
</tr>
<tr>
<td>10.923</td>
<td>1.796</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C63[2][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s2/I3</td>
</tr>
<tr>
<td>11.431</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R39C63[2][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s2/F</td>
</tr>
<tr>
<td>12.026</td>
<td>0.595</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C57[0][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s0/I2</td>
</tr>
<tr>
<td>12.604</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>R39C57[0][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_9_s0/F</td>
</tr>
<tr>
<td>14.093</td>
<td>1.489</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C41[1][A]</td>
<td>A_pwm/n654_s0/I2</td>
</tr>
<tr>
<td>14.453</td>
<td>0.360</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R38C41[1][A]</td>
<td style=" background: #97FFFF;">A_pwm/n654_s0/F</td>
</tr>
<tr>
<td>16.042</td>
<td>1.589</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C41[0][B]</td>
<td style=" font-weight:bold;">A_pwm/rdata_29_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_pwm/n101_5</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>34</td>
<td>R38C46[2][B]</td>
<td>A_pwm/n101_s1/F</td>
</tr>
<tr>
<td>11.569</td>
<td>6.569</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C41[0][B]</td>
<td>A_pwm/rdata_29_s1/G</td>
</tr>
<tr>
<td>11.534</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_pwm/rdata_29_s1</td>
</tr>
<tr>
<td>11.187</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C41[0][B]</td>
<td>A_pwm/rdata_29_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.664</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.677, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.954, 22.180%; route: 6.473, 73.478%; tC2Q: 0.382, 4.342%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.569, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.205</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.132</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.927</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/buffer_2_ecr_rocc_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>3.121</td>
<td>2.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C145[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/CLK</td>
</tr>
<tr>
<td>3.297</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R71C145[0][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
</tr>
<tr>
<td>3.380</td>
<td>0.082</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R71C145[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/I1</td>
</tr>
<tr>
<td>3.562</td>
<td>0.183</td>
<td>tINS</td>
<td>FR</td>
<td>335</td>
<td>R71C145[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/F</td>
</tr>
<tr>
<td>4.132</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C140[0][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/buffer_2_ecr_rocc_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>3.116</td>
<td>2.441</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C140[0][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/buffer_2_ecr_rocc_s0/CLK</td>
</tr>
<tr>
<td>2.927</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R71C140[0][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/buffer_2_ecr_rocc_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 21.643%; route: 2.446, 78.357%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.183, 18.047%; route: 0.653, 64.524%; tC2Q: 0.176, 17.429%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 21.678%; route: 2.441, 78.322%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.205</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.132</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.927</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/buffer_1_ecr_rocc_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>3.121</td>
<td>2.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C145[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/CLK</td>
</tr>
<tr>
<td>3.297</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R71C145[0][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
</tr>
<tr>
<td>3.380</td>
<td>0.082</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R71C145[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/I1</td>
</tr>
<tr>
<td>3.562</td>
<td>0.183</td>
<td>tINS</td>
<td>FR</td>
<td>335</td>
<td>R71C145[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/F</td>
</tr>
<tr>
<td>4.132</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C140[0][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/buffer_1_ecr_rocc_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>3.116</td>
<td>2.441</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C140[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/buffer_1_ecr_rocc_s0/CLK</td>
</tr>
<tr>
<td>2.927</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R71C140[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/buffer_1_ecr_rocc_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 21.643%; route: 2.446, 78.357%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.183, 18.047%; route: 0.653, 64.524%; tC2Q: 0.176, 17.429%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 21.678%; route: 2.441, 78.322%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.207</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.127</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.921</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>3.121</td>
<td>2.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C145[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/CLK</td>
</tr>
<tr>
<td>3.297</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R71C145[0][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
</tr>
<tr>
<td>3.380</td>
<td>0.082</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R71C145[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/I1</td>
</tr>
<tr>
<td>3.562</td>
<td>0.183</td>
<td>tINS</td>
<td>FR</td>
<td>335</td>
<td>R71C145[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/F</td>
</tr>
<tr>
<td>4.127</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C135[0][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>3.110</td>
<td>2.434</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C135[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_0_s1/CLK</td>
</tr>
<tr>
<td>2.921</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R70C135[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.012</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 21.643%; route: 2.446, 78.357%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.183, 18.137%; route: 0.647, 64.348%; tC2Q: 0.176, 17.516%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 21.723%; route: 2.434, 78.277%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.207</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.127</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.921</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>3.121</td>
<td>2.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C145[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/CLK</td>
</tr>
<tr>
<td>3.297</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R71C145[0][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
</tr>
<tr>
<td>3.380</td>
<td>0.082</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R71C145[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/I1</td>
</tr>
<tr>
<td>3.562</td>
<td>0.183</td>
<td>tINS</td>
<td>FR</td>
<td>335</td>
<td>R71C145[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/F</td>
</tr>
<tr>
<td>4.127</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C135[1][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>3.110</td>
<td>2.434</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C135[1][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_1_s1/CLK</td>
</tr>
<tr>
<td>2.921</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R70C135[1][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.012</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 21.643%; route: 2.446, 78.357%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.183, 18.137%; route: 0.647, 64.348%; tC2Q: 0.176, 17.516%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 21.723%; route: 2.434, 78.277%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.207</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.127</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.921</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>3.121</td>
<td>2.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C145[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/CLK</td>
</tr>
<tr>
<td>3.297</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R71C145[0][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
</tr>
<tr>
<td>3.380</td>
<td>0.082</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R71C145[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/I1</td>
</tr>
<tr>
<td>3.562</td>
<td>0.183</td>
<td>tINS</td>
<td>FR</td>
<td>335</td>
<td>R71C145[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/F</td>
</tr>
<tr>
<td>4.127</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C135[2][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>3.110</td>
<td>2.434</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C135[2][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_2_s1/CLK</td>
</tr>
<tr>
<td>2.921</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R70C135[2][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.012</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 21.643%; route: 2.446, 78.357%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.183, 18.137%; route: 0.647, 64.348%; tC2Q: 0.176, 17.516%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 21.723%; route: 2.434, 78.277%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.207</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.127</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.921</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>3.121</td>
<td>2.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C145[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/CLK</td>
</tr>
<tr>
<td>3.297</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R71C145[0][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
</tr>
<tr>
<td>3.380</td>
<td>0.082</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R71C145[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/I1</td>
</tr>
<tr>
<td>3.562</td>
<td>0.183</td>
<td>tINS</td>
<td>FR</td>
<td>335</td>
<td>R71C145[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/F</td>
</tr>
<tr>
<td>4.127</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C135[0][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>3.110</td>
<td>2.434</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C135[0][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_3_s1/CLK</td>
</tr>
<tr>
<td>2.921</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R70C135[0][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.012</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 21.643%; route: 2.446, 78.357%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.183, 18.137%; route: 0.647, 64.348%; tC2Q: 0.176, 17.516%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 21.723%; route: 2.434, 78.277%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.207</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.127</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.921</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>3.121</td>
<td>2.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C145[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/CLK</td>
</tr>
<tr>
<td>3.297</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R71C145[0][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
</tr>
<tr>
<td>3.380</td>
<td>0.082</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R71C145[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/I1</td>
</tr>
<tr>
<td>3.562</td>
<td>0.183</td>
<td>tINS</td>
<td>FR</td>
<td>335</td>
<td>R71C145[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/F</td>
</tr>
<tr>
<td>4.127</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C135[3][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_13_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>3.110</td>
<td>2.434</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C135[3][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_13_s1/CLK</td>
</tr>
<tr>
<td>2.921</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R70C135[3][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_13_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.012</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 21.643%; route: 2.446, 78.357%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.183, 18.137%; route: 0.647, 64.348%; tC2Q: 0.176, 17.516%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 21.723%; route: 2.434, 78.277%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.207</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.127</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.921</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_30_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>3.121</td>
<td>2.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C145[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/CLK</td>
</tr>
<tr>
<td>3.297</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R71C145[0][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
</tr>
<tr>
<td>3.380</td>
<td>0.082</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R71C145[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/I1</td>
</tr>
<tr>
<td>3.562</td>
<td>0.183</td>
<td>tINS</td>
<td>FR</td>
<td>335</td>
<td>R71C145[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/F</td>
</tr>
<tr>
<td>4.127</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C135[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_30_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>3.110</td>
<td>2.434</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C135[2][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_30_s1/CLK</td>
</tr>
<tr>
<td>2.921</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R70C135[2][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_30_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.012</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 21.643%; route: 2.446, 78.357%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.183, 18.137%; route: 0.647, 64.348%; tC2Q: 0.176, 17.516%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 21.723%; route: 2.434, 78.277%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.207</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.127</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.921</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_31_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>3.121</td>
<td>2.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C145[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/CLK</td>
</tr>
<tr>
<td>3.297</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R71C145[0][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
</tr>
<tr>
<td>3.380</td>
<td>0.082</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R71C145[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/I1</td>
</tr>
<tr>
<td>3.562</td>
<td>0.183</td>
<td>tINS</td>
<td>FR</td>
<td>335</td>
<td>R71C145[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/F</td>
</tr>
<tr>
<td>4.127</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C135[1][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_31_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>3.110</td>
<td>2.434</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C135[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_31_s1/CLK</td>
</tr>
<tr>
<td>2.921</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R70C135[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_31_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.012</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 21.643%; route: 2.446, 78.357%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.183, 18.137%; route: 0.647, 64.348%; tC2Q: 0.176, 17.516%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 21.723%; route: 2.434, 78.277%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.208</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.127</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.919</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>3.121</td>
<td>2.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C145[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/CLK</td>
</tr>
<tr>
<td>3.297</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R71C145[0][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
</tr>
<tr>
<td>3.380</td>
<td>0.082</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R71C145[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/I1</td>
</tr>
<tr>
<td>3.562</td>
<td>0.183</td>
<td>tINS</td>
<td>FR</td>
<td>335</td>
<td>R71C145[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/F</td>
</tr>
<tr>
<td>4.127</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C135[3][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>3.108</td>
<td>2.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C135[3][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_4_s1/CLK</td>
</tr>
<tr>
<td>2.919</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R69C135[3][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 21.643%; route: 2.446, 78.357%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.183, 18.137%; route: 0.647, 64.348%; tC2Q: 0.176, 17.516%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 21.734%; route: 2.433, 78.266%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.208</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.127</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.919</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>3.121</td>
<td>2.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C145[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/CLK</td>
</tr>
<tr>
<td>3.297</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R71C145[0][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
</tr>
<tr>
<td>3.380</td>
<td>0.082</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R71C145[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/I1</td>
</tr>
<tr>
<td>3.562</td>
<td>0.183</td>
<td>tINS</td>
<td>FR</td>
<td>335</td>
<td>R71C145[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/F</td>
</tr>
<tr>
<td>4.127</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C135[1][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_12_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>3.108</td>
<td>2.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C135[1][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_12_s1/CLK</td>
</tr>
<tr>
<td>2.919</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R69C135[1][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 21.643%; route: 2.446, 78.357%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.183, 18.137%; route: 0.647, 64.348%; tC2Q: 0.176, 17.516%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 21.734%; route: 2.433, 78.266%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.208</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.127</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.919</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_19_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>3.121</td>
<td>2.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C145[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/CLK</td>
</tr>
<tr>
<td>3.297</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R71C145[0][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
</tr>
<tr>
<td>3.380</td>
<td>0.082</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R71C145[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/I1</td>
</tr>
<tr>
<td>3.562</td>
<td>0.183</td>
<td>tINS</td>
<td>FR</td>
<td>335</td>
<td>R71C145[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/F</td>
</tr>
<tr>
<td>4.127</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C135[1][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_19_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>3.108</td>
<td>2.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C135[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_19_s1/CLK</td>
</tr>
<tr>
<td>2.919</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R69C135[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_19_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 21.643%; route: 2.446, 78.357%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.183, 18.137%; route: 0.647, 64.348%; tC2Q: 0.176, 17.516%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 21.734%; route: 2.433, 78.266%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.208</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.127</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.919</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_20_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>3.121</td>
<td>2.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C145[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/CLK</td>
</tr>
<tr>
<td>3.297</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R71C145[0][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
</tr>
<tr>
<td>3.380</td>
<td>0.082</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R71C145[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/I1</td>
</tr>
<tr>
<td>3.562</td>
<td>0.183</td>
<td>tINS</td>
<td>FR</td>
<td>335</td>
<td>R71C145[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/F</td>
</tr>
<tr>
<td>4.127</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C135[0][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_20_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>3.108</td>
<td>2.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C135[0][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_20_s1/CLK</td>
</tr>
<tr>
<td>2.919</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R69C135[0][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_20_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 21.643%; route: 2.446, 78.357%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.183, 18.137%; route: 0.647, 64.348%; tC2Q: 0.176, 17.516%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 21.734%; route: 2.433, 78.266%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.208</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.127</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.919</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_21_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>3.121</td>
<td>2.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C145[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/CLK</td>
</tr>
<tr>
<td>3.297</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R71C145[0][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
</tr>
<tr>
<td>3.380</td>
<td>0.082</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R71C145[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/I1</td>
</tr>
<tr>
<td>3.562</td>
<td>0.183</td>
<td>tINS</td>
<td>FR</td>
<td>335</td>
<td>R71C145[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/F</td>
</tr>
<tr>
<td>4.127</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C135[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_21_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>3.108</td>
<td>2.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C135[2][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_21_s1/CLK</td>
</tr>
<tr>
<td>2.919</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R69C135[2][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_21_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 21.643%; route: 2.446, 78.357%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.183, 18.137%; route: 0.647, 64.348%; tC2Q: 0.176, 17.516%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 21.734%; route: 2.433, 78.266%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.208</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.127</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.919</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_28_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>3.121</td>
<td>2.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C145[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/CLK</td>
</tr>
<tr>
<td>3.297</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R71C145[0][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
</tr>
<tr>
<td>3.380</td>
<td>0.082</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R71C145[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/I1</td>
</tr>
<tr>
<td>3.562</td>
<td>0.183</td>
<td>tINS</td>
<td>FR</td>
<td>335</td>
<td>R71C145[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/F</td>
</tr>
<tr>
<td>4.127</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C135[2][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_28_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>3.108</td>
<td>2.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C135[2][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_28_s1/CLK</td>
</tr>
<tr>
<td>2.919</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R69C135[2][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_28_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 21.643%; route: 2.446, 78.357%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.183, 18.137%; route: 0.647, 64.348%; tC2Q: 0.176, 17.516%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 21.734%; route: 2.433, 78.266%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.208</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.127</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.919</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_29_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>3.121</td>
<td>2.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C145[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/CLK</td>
</tr>
<tr>
<td>3.297</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R71C145[0][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
</tr>
<tr>
<td>3.380</td>
<td>0.082</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R71C145[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/I1</td>
</tr>
<tr>
<td>3.562</td>
<td>0.183</td>
<td>tINS</td>
<td>FR</td>
<td>335</td>
<td>R71C145[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/F</td>
</tr>
<tr>
<td>4.127</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C135[0][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_29_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>3.108</td>
<td>2.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C135[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_29_s1/CLK</td>
</tr>
<tr>
<td>2.919</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R69C135[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_data_29_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 21.643%; route: 2.446, 78.357%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.183, 18.137%; route: 0.647, 64.348%; tC2Q: 0.176, 17.516%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 21.734%; route: 2.433, 78.266%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.320</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.252</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ecr_in_31_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>3.121</td>
<td>2.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C145[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/CLK</td>
</tr>
<tr>
<td>3.297</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R71C145[0][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
</tr>
<tr>
<td>3.380</td>
<td>0.082</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R71C145[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/I1</td>
</tr>
<tr>
<td>3.562</td>
<td>0.183</td>
<td>tINS</td>
<td>FR</td>
<td>335</td>
<td>R71C145[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/F</td>
</tr>
<tr>
<td>4.252</td>
<td>0.690</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C141[0][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ecr_in_31_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>3.121</td>
<td>2.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C141[0][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ecr_in_31_s1/CLK</td>
</tr>
<tr>
<td>2.932</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R71C141[0][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ecr_in_31_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 21.643%; route: 2.446, 78.357%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.183, 16.133%; route: 0.772, 68.287%; tC2Q: 0.176, 15.580%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 21.643%; route: 2.446, 78.357%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.332</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.262</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.931</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/DATA/sr_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>3.121</td>
<td>2.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C145[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/CLK</td>
</tr>
<tr>
<td>3.297</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R71C145[0][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
</tr>
<tr>
<td>3.380</td>
<td>0.082</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R71C145[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/I1</td>
</tr>
<tr>
<td>3.562</td>
<td>0.183</td>
<td>tINS</td>
<td>FR</td>
<td>335</td>
<td>R71C145[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/F</td>
</tr>
<tr>
<td>4.262</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C137[1][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/DATA/sr_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>3.120</td>
<td>2.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C137[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/DATA/sr_0_s1/CLK</td>
</tr>
<tr>
<td>2.931</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R70C137[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/DATA/sr_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 21.643%; route: 2.446, 78.357%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.183, 15.991%; route: 0.783, 68.565%; tC2Q: 0.176, 15.444%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 21.654%; route: 2.444, 78.346%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.332</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.262</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.931</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/DATA/sr_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>3.121</td>
<td>2.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C145[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/CLK</td>
</tr>
<tr>
<td>3.297</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R71C145[0][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
</tr>
<tr>
<td>3.380</td>
<td>0.082</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R71C145[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/I1</td>
</tr>
<tr>
<td>3.562</td>
<td>0.183</td>
<td>tINS</td>
<td>FR</td>
<td>335</td>
<td>R71C145[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/F</td>
</tr>
<tr>
<td>4.262</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C137[0][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/DATA/sr_12_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>3.120</td>
<td>2.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C137[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/DATA/sr_12_s1/CLK</td>
</tr>
<tr>
<td>2.931</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R70C137[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/DATA/sr_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 21.643%; route: 2.446, 78.357%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.183, 15.991%; route: 0.783, 68.565%; tC2Q: 0.176, 15.444%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 21.654%; route: 2.444, 78.346%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.332</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.262</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.931</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/DATA/sr_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>3.121</td>
<td>2.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C145[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/CLK</td>
</tr>
<tr>
<td>3.297</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R71C145[0][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
</tr>
<tr>
<td>3.380</td>
<td>0.082</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R71C145[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/I1</td>
</tr>
<tr>
<td>3.562</td>
<td>0.183</td>
<td>tINS</td>
<td>FR</td>
<td>335</td>
<td>R71C145[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/F</td>
</tr>
<tr>
<td>4.262</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C137[0][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/DATA/sr_13_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>3.120</td>
<td>2.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C137[0][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/DATA/sr_13_s1/CLK</td>
</tr>
<tr>
<td>2.931</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R70C137[0][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/DATA/sr_13_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 21.643%; route: 2.446, 78.357%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.183, 15.991%; route: 0.783, 68.565%; tC2Q: 0.176, 15.444%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 21.654%; route: 2.444, 78.346%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.333</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.252</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.919</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_addr_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>3.121</td>
<td>2.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C145[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/CLK</td>
</tr>
<tr>
<td>3.297</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R71C145[0][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
</tr>
<tr>
<td>3.380</td>
<td>0.082</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R71C145[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/I1</td>
</tr>
<tr>
<td>3.562</td>
<td>0.183</td>
<td>tINS</td>
<td>FR</td>
<td>335</td>
<td>R71C145[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/F</td>
</tr>
<tr>
<td>4.252</td>
<td>0.690</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C133[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_addr_30_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>3.108</td>
<td>2.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C133[2][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_addr_30_s0/CLK</td>
</tr>
<tr>
<td>2.919</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R67C133[2][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/dmseg_addr_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 21.643%; route: 2.446, 78.357%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.183, 16.133%; route: 0.772, 68.287%; tC2Q: 0.176, 15.580%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 21.734%; route: 2.433, 78.266%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.336</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.265</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.929</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/DATA/sr_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>3.121</td>
<td>2.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C145[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/CLK</td>
</tr>
<tr>
<td>3.297</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R71C145[0][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
</tr>
<tr>
<td>3.380</td>
<td>0.082</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R71C145[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/I1</td>
</tr>
<tr>
<td>3.562</td>
<td>0.183</td>
<td>tINS</td>
<td>FR</td>
<td>335</td>
<td>R71C145[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/F</td>
</tr>
<tr>
<td>4.265</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C137[0][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/DATA/sr_11_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>3.118</td>
<td>2.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C137[0][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/DATA/sr_11_s1/CLK</td>
</tr>
<tr>
<td>2.929</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R69C137[0][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/DATA/sr_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 21.643%; route: 2.446, 78.357%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.183, 15.956%; route: 0.785, 68.634%; tC2Q: 0.176, 15.410%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 21.665%; route: 2.442, 78.335%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.336</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.265</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.929</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/DATA/sr_14_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>3.121</td>
<td>2.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C145[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/CLK</td>
</tr>
<tr>
<td>3.297</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R71C145[0][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
</tr>
<tr>
<td>3.380</td>
<td>0.082</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R71C145[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/I1</td>
</tr>
<tr>
<td>3.562</td>
<td>0.183</td>
<td>tINS</td>
<td>FR</td>
<td>335</td>
<td>R71C145[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/F</td>
</tr>
<tr>
<td>4.265</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C137[2][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/DATA/sr_14_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>3.118</td>
<td>2.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C137[2][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/DATA/sr_14_s1/CLK</td>
</tr>
<tr>
<td>2.929</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R69C137[2][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/DATA/sr_14_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 21.643%; route: 2.446, 78.357%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.183, 15.956%; route: 0.785, 68.634%; tC2Q: 0.176, 15.410%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 21.665%; route: 2.442, 78.335%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.336</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.265</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.929</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/DATA/sr_15_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>3.121</td>
<td>2.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C145[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/CLK</td>
</tr>
<tr>
<td>3.297</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R71C145[0][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
</tr>
<tr>
<td>3.380</td>
<td>0.082</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R71C145[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/I1</td>
</tr>
<tr>
<td>3.562</td>
<td>0.183</td>
<td>tINS</td>
<td>FR</td>
<td>335</td>
<td>R71C145[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/F</td>
</tr>
<tr>
<td>4.265</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C137[1][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/DATA/sr_15_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>3.118</td>
<td>2.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C137[1][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/DATA/sr_15_s1/CLK</td>
</tr>
<tr>
<td>2.929</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R69C137[1][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/DATA/sr_15_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 21.643%; route: 2.446, 78.357%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.183, 15.956%; route: 0.785, 68.634%; tC2Q: 0.176, 15.410%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 21.665%; route: 2.442, 78.335%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.336</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.265</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.929</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/DATA/sr_16_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LJTAG_TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>3.121</td>
<td>2.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C145[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/CLK</td>
</tr>
<tr>
<td>3.297</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R71C145[0][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
</tr>
<tr>
<td>3.380</td>
<td>0.082</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R71C145[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/I1</td>
</tr>
<tr>
<td>3.562</td>
<td>0.183</td>
<td>tINS</td>
<td>FR</td>
<td>335</td>
<td>R71C145[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/F</td>
</tr>
<tr>
<td>4.265</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C137[0][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/DATA/sr_16_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>350</td>
<td>IOR24[B]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>3.118</td>
<td>2.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C137[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/DATA/sr_16_s1/CLK</td>
</tr>
<tr>
<td>2.929</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R69C137[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/DATA/sr_16_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 21.643%; route: 2.446, 78.357%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.183, 15.956%; route: 0.785, 68.634%; tC2Q: 0.176, 15.410%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 21.665%; route: 2.442, 78.335%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.793</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.043</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>A_cpu/A_la132/la132_ljtag_module/newpc_tck_r0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>10.096</td>
<td>4.409</td>
<td>tNET</td>
<td>FF</td>
<td>A_cpu/A_la132/la132_ljtag_module/newpc_tck_r0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>13.139</td>
<td>2.464</td>
<td>tNET</td>
<td>RR</td>
<td>A_cpu/A_la132/la132_ljtag_module/newpc_tck_r0_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.793</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.043</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/pc_sample_32_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>10.096</td>
<td>4.409</td>
<td>tNET</td>
<td>FF</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/pc_sample_32_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>13.139</td>
<td>2.464</td>
<td>tNET</td>
<td>RR</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/pc_sample_32_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.793</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.043</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/pc_sample_14_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>10.096</td>
<td>4.409</td>
<td>tNET</td>
<td>FF</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/pc_sample_14_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>13.139</td>
<td>2.464</td>
<td>tNET</td>
<td>RR</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/pc_sample_14_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.793</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.043</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/pc_sample_12_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>10.096</td>
<td>4.409</td>
<td>tNET</td>
<td>FF</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/pc_sample_12_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>13.139</td>
<td>2.464</td>
<td>tNET</td>
<td>RR</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/pc_sample_12_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.793</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.043</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/pc_sample_11_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>10.096</td>
<td>4.409</td>
<td>tNET</td>
<td>FF</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/pc_sample_11_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>13.139</td>
<td>2.464</td>
<td>tNET</td>
<td>RR</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/pc_sample_11_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.793</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.043</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/pc_sample_10_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>10.096</td>
<td>4.409</td>
<td>tNET</td>
<td>FF</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/pc_sample_10_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>13.139</td>
<td>2.464</td>
<td>tNET</td>
<td>RR</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/pc_sample_10_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.793</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.043</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>A_cpu/A_la132/la132_ljtag_module/newpc_see_by_tck_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>10.096</td>
<td>4.409</td>
<td>tNET</td>
<td>FF</td>
<td>A_cpu/A_la132/la132_ljtag_module/newpc_see_by_tck_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>13.139</td>
<td>2.464</td>
<td>tNET</td>
<td>RR</td>
<td>A_cpu/A_la132/la132_ljtag_module/newpc_see_by_tck_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.793</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.043</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/fsm/ind_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>10.096</td>
<td>4.409</td>
<td>tNET</td>
<td>FF</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/fsm/ind_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>13.139</td>
<td>2.464</td>
<td>tNET</td>
<td>RR</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/fsm/ind_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.793</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.043</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/fsm/curr_state_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>10.096</td>
<td>4.409</td>
<td>tNET</td>
<td>FF</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/fsm/curr_state_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>13.139</td>
<td>2.464</td>
<td>tNET</td>
<td>RR</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/fsm/curr_state_3_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.793</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.043</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/fsm/curr_state_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>10.096</td>
<td>4.409</td>
<td>tNET</td>
<td>FF</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/fsm/curr_state_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>LJTAG_TCK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>13.139</td>
<td>2.464</td>
<td>tNET</td>
<td>RR</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/fsm/curr_state_2_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>3741</td>
<td>clk_ext8m</td>
<td>-8.768</td>
<td>2.740</td>
</tr>
<tr>
<td>705</td>
<td>reset_Z</td>
<td>-3.631</td>
<td>9.136</td>
</tr>
<tr>
<td>512</td>
<td>dff_q_4</td>
<td>106.043</td>
<td>4.489</td>
</tr>
<tr>
<td>482</td>
<td>ml_r1[0]</td>
<td>67.980</td>
<td>4.284</td>
</tr>
<tr>
<td>358</td>
<td>inst_0[6]</td>
<td>73.122</td>
<td>6.580</td>
</tr>
<tr>
<td>350</td>
<td>LJTAG_TCK_1</td>
<td>-1.097</td>
<td>4.832</td>
</tr>
<tr>
<td>346</td>
<td>inst_0[7]</td>
<td>73.200</td>
<td>6.111</td>
</tr>
<tr>
<td>335</td>
<td>n9_5</td>
<td>0.675</td>
<td>4.856</td>
</tr>
<tr>
<td>322</td>
<td>inst_0[5]</td>
<td>72.764</td>
<td>6.220</td>
</tr>
<tr>
<td>280</td>
<td>jbr_taken_r</td>
<td>102.959</td>
<td>5.709</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R50C88</td>
<td>77.78%</td>
</tr>
<tr>
<td>R45C85</td>
<td>76.39%</td>
</tr>
<tr>
<td>R49C92</td>
<td>75.00%</td>
</tr>
<tr>
<td>R66C63</td>
<td>75.00%</td>
</tr>
<tr>
<td>R45C86</td>
<td>75.00%</td>
</tr>
<tr>
<td>R51C93</td>
<td>73.61%</td>
</tr>
<tr>
<td>R50C84</td>
<td>73.61%</td>
</tr>
<tr>
<td>R47C62</td>
<td>73.61%</td>
</tr>
<tr>
<td>R64C56</td>
<td>72.22%</td>
</tr>
<tr>
<td>R65C59</td>
<td>72.22%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
