AArch64 LB+data+datapl
"DpDatadW Rfe DpDatadWPL RfeLP"
Cycle=Rfe DpDatadWPL RfeLP DpDatadW
Relax=
Safe=Rfe DpDatadW RfeLP
Prefetch=0:x=F,0:y=W,1:y=F,1:x=W
Com=Rf Rf
Orig=DpDatadW Rfe DpDatadWPL RfeLP
{
0:X1=x; 0:X3=y;
1:X1=y; 1:X3=x;
}
 P0           | P1           ;
 LDR W0,[X1]  | LDR W0,[X1]  ;
 EOR W2,W0,W0 | EOR W2,W0,W0 ;
 ADD W2,W2,#1 | ADD W2,W2,#1 ;
 STR W2,[X3]  | STLR W2,[X3] ;
exists
(0:X0=1 /\ 1:X0=1)
