IP Generator (Version 2022.2-SP4.2 build 132111)
Check out license ...
Start generating at 2023-12-29 03:08
Instance: sync_fifo_256x32b (E:\FPGA_work\FPGA_Boards_Git\Pango\PA050_025A\all_io_test\ipcore\sync_fifo_256x32b\sync_fifo_256x32b.idf)
IP: Pango DRM Based FIFO (1.7)
Part: Logos-PGL50G-MBG324--6
Create directory 'rtl' ...
Copy 'rtl\ipml_fifo_ctrl_v1_4.v.xml' to 'rtl' ...
Copy 'rtl\ipml_fifo_v1_7.v.xml' to 'rtl' ...
Copy 'rtl\ipml_prefetch_fifo_v1_7.v.xml' to 'rtl' ...
Copy 'rtl\ipml_reg_fifo_v1_1.v.xml' to 'rtl' ...
Copy 'rtl\ipml_sdpram_v1_6.v.xml' to 'rtl' ...
Compile file 'rtl\ipml_sdpram_v1_6.v.xml' to 'rtl\ipml_sdpram_v1_6_sync_fifo_256x32b.v' ...
Compile file 'rtl\ipml_fifo_v1_7.v.xml' to 'rtl\ipml_fifo_v1_7_sync_fifo_256x32b.v' ...
Compile file 'rtl\ipml_fifo_ctrl_v1_4.v.xml' to 'rtl\ipml_fifo_ctrl_v1_4_sync_fifo_256x32b.v' ...
Compile file 'rtl\ipml_prefetch_fifo_v1_7.v.xml' to 'rtl\ipml_prefetch_fifo_v1_7_sync_fifo_256x32b.v' ...
Compile file 'rtl\ipml_reg_fifo_v1_1.v.xml' to 'rtl\ipml_reg_fifo_v1_1_sync_fifo_256x32b.v' ...
Copy 'ipml_fifo_wrapper_v1_7.v.xml' ...
Compile file 'ipml_fifo_wrapper_v1_7.v.xml' to 'sync_fifo_256x32b.v' ...
Found top module 'sync_fifo_256x32b' in file 'sync_fifo_256x32b.v'.
Copy 'ipml_prefetch_fifo_wrapper_v1_7.v.xml' ...
Compile file 'ipml_prefetch_fifo_wrapper_v1_7.v.xml' to 'sync_fifo_256x32b_prefetch.v' ...
Copy 'ipml_fifo_wrapper_v1_3_tb.v.xml' ...
Compile file 'ipml_fifo_wrapper_v1_3_tb.v.xml' to 'sync_fifo_256x32b_tb.v' ...
Create template file 'sync_fifo_256x32b_tmpl.v' ...
Create template file 'sync_fifo_256x32b_tmpl.vhdl' ...
There are 4 source files to synthesize.
Synthesis is disabled.
Done: 0 error(s), 0 warning(s)
