# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../cordic_acc.srcs/sources_1/bd/mb_design/ipshared/c923" --include "../../../../cordic_acc.srcs/sources_1/bd/mb_design/ipshared/ec67/hdl" \
"../../../../cordic_acc.ip_user_files/bd/mb_design/ip/mb_design_microblaze_0_0/mb_design_microblaze_0_0_sim_netlist.v" \
"../../../../cordic_acc.ip_user_files/bd/mb_design/ip/mb_design_axi_gpio_0_0/mb_design_axi_gpio_0_0_sim_netlist.v" \
"../../../../cordic_acc.ip_user_files/bd/mb_design/ip/mb_design_axi_gpio_1_0/mb_design_axi_gpio_1_0_sim_netlist.v" \
"../../../../cordic_acc.ip_user_files/bd/mb_design/ip/mb_design_axi_gpio_2_0/mb_design_axi_gpio_2_0_sim_netlist.v" \

sv xil_defaultlib  --include "../../../../cordic_acc.srcs/sources_1/bd/mb_design/ipshared/c923" --include "../../../../cordic_acc.srcs/sources_1/bd/mb_design/ipshared/ec67/hdl" \
"../../../../cordic_acc.srcs/sources_1/bd/mb_design/ipshared/21c9/hdl/cordic_ip_v1_0_S00_AXI.sv" \
"../../../../cordic_acc.ip_user_files/bd/mb_design/ipshared/21c9/src/cordic_rtl.sv" \
"../../../../cordic_acc.srcs/sources_1/bd/mb_design/ipshared/21c9/hdl/cordic_ip_v1_0.sv" \
"../../../../cordic_acc.ip_user_files/bd/mb_design/ip/mb_design_cordic_ip_0_0/sim/mb_design_cordic_ip_0_0.sv" \

verilog xil_defaultlib  --include "../../../../cordic_acc.srcs/sources_1/bd/mb_design/ipshared/c923" --include "../../../../cordic_acc.srcs/sources_1/bd/mb_design/ipshared/ec67/hdl" \
"../../../../cordic_acc.ip_user_files/bd/mb_design/ip/mb_design_dlmb_v10_0/mb_design_dlmb_v10_0_sim_netlist.v" \
"../../../../cordic_acc.ip_user_files/bd/mb_design/ip/mb_design_ilmb_v10_0/mb_design_ilmb_v10_0_sim_netlist.v" \
"../../../../cordic_acc.ip_user_files/bd/mb_design/ip/mb_design_dlmb_bram_if_cntlr_0/mb_design_dlmb_bram_if_cntlr_0_sim_netlist.v" \
"../../../../cordic_acc.ip_user_files/bd/mb_design/ip/mb_design_ilmb_bram_if_cntlr_0/mb_design_ilmb_bram_if_cntlr_0_sim_netlist.v" \
"../../../../cordic_acc.ip_user_files/bd/mb_design/ip/mb_design_lmb_bram_0/sim/mb_design_lmb_bram_0.v" \
"../../../../cordic_acc.ip_user_files/bd/mb_design/ip/mb_design_mdm_1_0/mb_design_mdm_1_0_sim_netlist.v" \
"../../../../cordic_acc.ip_user_files/bd/mb_design/ip/mb_design_clk_wiz_1_0/mb_design_clk_wiz_1_0_sim_netlist.v" \
"../../../../cordic_acc.ip_user_files/bd/mb_design/ip/mb_design_rst_clk_wiz_1_100M_0/mb_design_rst_clk_wiz_1_100M_0_sim_netlist.v" \
"../../../../cordic_acc.ip_user_files/bd/mb_design/ip/mb_design_xbar_0/mb_design_xbar_0_sim_netlist.v" \
"../../../../cordic_acc.ip_user_files/bd/mb_design/sim/mb_design.v" \
"../../../../cordic_acc.srcs/sources_1/bd/mb_design/hdl/mb_design_wrapper.v" \

sv xil_defaultlib  --include "../../../../cordic_acc.srcs/sources_1/bd/mb_design/ipshared/c923" --include "../../../../cordic_acc.srcs/sources_1/bd/mb_design/ipshared/ec67/hdl" \
"../../../../cordic_acc.srcs/sim_1/new/mb_design_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
