ARM GAS  C:\Users\86158\AppData\Local\Temp\ccIKJqlP.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32f4xx_hal_msp.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.HAL_MspInit,"ax",%progbits
  20              		.align	1
  21              		.global	HAL_MspInit
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	HAL_MspInit:
  27              	.LFB235:
  28              		.file 1 "Core/Src/stm32f4xx_hal_msp.c"
   1:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f4xx_hal_msp.c **** /**
   3:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f4xx_hal_msp.c ****   * @file         stm32f4xx_hal_msp.c
   5:Core/Src/stm32f4xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f4xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f4xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f4xx_hal_msp.c ****   *
  10:Core/Src/stm32f4xx_hal_msp.c ****   * Copyright (c) 2023 STMicroelectronics.
  11:Core/Src/stm32f4xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32f4xx_hal_msp.c ****   *
  13:Core/Src/stm32f4xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32f4xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32f4xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32f4xx_hal_msp.c ****   *
  17:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32f4xx_hal_msp.c ****   */
  19:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32f4xx_hal_msp.c **** 
  21:Core/Src/stm32f4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f4xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/stm32f4xx_hal_msp.c **** 
  25:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Includes */
  26:Core/Src/stm32f4xx_hal_msp.c **** 
  27:Core/Src/stm32f4xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN TD */
  29:Core/Src/stm32f4xx_hal_msp.c **** 
  30:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END TD */
ARM GAS  C:\Users\86158\AppData\Local\Temp\ccIKJqlP.s 			page 2


  31:Core/Src/stm32f4xx_hal_msp.c **** 
  32:Core/Src/stm32f4xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  33:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Define */
  34:Core/Src/stm32f4xx_hal_msp.c **** 
  35:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Define */
  36:Core/Src/stm32f4xx_hal_msp.c **** 
  37:Core/Src/stm32f4xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  39:Core/Src/stm32f4xx_hal_msp.c **** 
  40:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Macro */
  41:Core/Src/stm32f4xx_hal_msp.c **** 
  42:Core/Src/stm32f4xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PV */
  44:Core/Src/stm32f4xx_hal_msp.c **** 
  45:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PV */
  46:Core/Src/stm32f4xx_hal_msp.c **** 
  47:Core/Src/stm32f4xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  48:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  49:Core/Src/stm32f4xx_hal_msp.c **** 
  50:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PFP */
  51:Core/Src/stm32f4xx_hal_msp.c **** 
  52:Core/Src/stm32f4xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  53:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  54:Core/Src/stm32f4xx_hal_msp.c **** 
  55:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  56:Core/Src/stm32f4xx_hal_msp.c **** 
  57:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  58:Core/Src/stm32f4xx_hal_msp.c **** 
  59:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END 0 */
  60:Core/Src/stm32f4xx_hal_msp.c **** /**
  61:Core/Src/stm32f4xx_hal_msp.c ****   * Initializes the Global MSP.
  62:Core/Src/stm32f4xx_hal_msp.c ****   */
  63:Core/Src/stm32f4xx_hal_msp.c **** void HAL_MspInit(void)
  64:Core/Src/stm32f4xx_hal_msp.c **** {
  29              		.loc 1 64 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 00B5     		push	{lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 4
  36              		.cfi_offset 14, -4
  37 0002 83B0     		sub	sp, sp, #12
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 16
  65:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  66:Core/Src/stm32f4xx_hal_msp.c **** 
  67:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  68:Core/Src/stm32f4xx_hal_msp.c **** 
  69:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  40              		.loc 1 69 3 view .LVU1
  41              	.LBB2:
  42              		.loc 1 69 3 view .LVU2
  43 0004 0022     		movs	r2, #0
  44 0006 0092     		str	r2, [sp]
  45              		.loc 1 69 3 view .LVU3
  46 0008 0D4B     		ldr	r3, .L3
ARM GAS  C:\Users\86158\AppData\Local\Temp\ccIKJqlP.s 			page 3


  47 000a 596C     		ldr	r1, [r3, #68]
  48 000c 41F48041 		orr	r1, r1, #16384
  49 0010 5964     		str	r1, [r3, #68]
  50              		.loc 1 69 3 view .LVU4
  51 0012 596C     		ldr	r1, [r3, #68]
  52 0014 01F48041 		and	r1, r1, #16384
  53 0018 0091     		str	r1, [sp]
  54              		.loc 1 69 3 view .LVU5
  55 001a 0099     		ldr	r1, [sp]
  56              	.LBE2:
  57              		.loc 1 69 3 view .LVU6
  70:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  58              		.loc 1 70 3 view .LVU7
  59              	.LBB3:
  60              		.loc 1 70 3 view .LVU8
  61 001c 0192     		str	r2, [sp, #4]
  62              		.loc 1 70 3 view .LVU9
  63 001e 196C     		ldr	r1, [r3, #64]
  64 0020 41F08051 		orr	r1, r1, #268435456
  65 0024 1964     		str	r1, [r3, #64]
  66              		.loc 1 70 3 view .LVU10
  67 0026 1B6C     		ldr	r3, [r3, #64]
  68 0028 03F08053 		and	r3, r3, #268435456
  69 002c 0193     		str	r3, [sp, #4]
  70              		.loc 1 70 3 view .LVU11
  71 002e 019B     		ldr	r3, [sp, #4]
  72              	.LBE3:
  73              		.loc 1 70 3 view .LVU12
  71:Core/Src/stm32f4xx_hal_msp.c **** 
  72:Core/Src/stm32f4xx_hal_msp.c ****   /* System interrupt init*/
  73:Core/Src/stm32f4xx_hal_msp.c ****   /* PendSV_IRQn interrupt configuration */
  74:Core/Src/stm32f4xx_hal_msp.c ****   HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
  74              		.loc 1 74 3 view .LVU13
  75 0030 0F21     		movs	r1, #15
  76 0032 6FF00100 		mvn	r0, #1
  77 0036 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  78              	.LVL0:
  75:Core/Src/stm32f4xx_hal_msp.c **** 
  76:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  77:Core/Src/stm32f4xx_hal_msp.c **** 
  78:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  79:Core/Src/stm32f4xx_hal_msp.c **** }
  79              		.loc 1 79 1 is_stmt 0 view .LVU14
  80 003a 03B0     		add	sp, sp, #12
  81              	.LCFI2:
  82              		.cfi_def_cfa_offset 4
  83              		@ sp needed
  84 003c 5DF804FB 		ldr	pc, [sp], #4
  85              	.L4:
  86              		.align	2
  87              	.L3:
  88 0040 00380240 		.word	1073887232
  89              		.cfi_endproc
  90              	.LFE235:
  92              		.section	.text.HAL_ADC_MspInit,"ax",%progbits
  93              		.align	1
  94              		.global	HAL_ADC_MspInit
ARM GAS  C:\Users\86158\AppData\Local\Temp\ccIKJqlP.s 			page 4


  95              		.syntax unified
  96              		.thumb
  97              		.thumb_func
  99              	HAL_ADC_MspInit:
 100              	.LVL1:
 101              	.LFB236:
  80:Core/Src/stm32f4xx_hal_msp.c **** 
  81:Core/Src/stm32f4xx_hal_msp.c **** /**
  82:Core/Src/stm32f4xx_hal_msp.c **** * @brief ADC MSP Initialization
  83:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
  84:Core/Src/stm32f4xx_hal_msp.c **** * @param hadc: ADC handle pointer
  85:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
  86:Core/Src/stm32f4xx_hal_msp.c **** */
  87:Core/Src/stm32f4xx_hal_msp.c **** void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
  88:Core/Src/stm32f4xx_hal_msp.c **** {
 102              		.loc 1 88 1 is_stmt 1 view -0
 103              		.cfi_startproc
 104              		@ args = 0, pretend = 0, frame = 32
 105              		@ frame_needed = 0, uses_anonymous_args = 0
 106              		.loc 1 88 1 is_stmt 0 view .LVU16
 107 0000 70B5     		push	{r4, r5, r6, lr}
 108              	.LCFI3:
 109              		.cfi_def_cfa_offset 16
 110              		.cfi_offset 4, -16
 111              		.cfi_offset 5, -12
 112              		.cfi_offset 6, -8
 113              		.cfi_offset 14, -4
 114 0002 88B0     		sub	sp, sp, #32
 115              	.LCFI4:
 116              		.cfi_def_cfa_offset 48
  89:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 117              		.loc 1 89 3 is_stmt 1 view .LVU17
 118              		.loc 1 89 20 is_stmt 0 view .LVU18
 119 0004 0023     		movs	r3, #0
 120 0006 0393     		str	r3, [sp, #12]
 121 0008 0493     		str	r3, [sp, #16]
 122 000a 0593     		str	r3, [sp, #20]
 123 000c 0693     		str	r3, [sp, #24]
 124 000e 0793     		str	r3, [sp, #28]
  90:Core/Src/stm32f4xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 125              		.loc 1 90 3 is_stmt 1 view .LVU19
 126              		.loc 1 90 10 is_stmt 0 view .LVU20
 127 0010 0268     		ldr	r2, [r0]
 128              		.loc 1 90 5 view .LVU21
 129 0012 03F18043 		add	r3, r3, #1073741824
 130 0016 03F59033 		add	r3, r3, #73728
 131 001a 9A42     		cmp	r2, r3
 132 001c 01D0     		beq	.L8
 133              	.LVL2:
 134              	.L5:
  91:Core/Src/stm32f4xx_hal_msp.c ****   {
  92:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 0 */
  93:Core/Src/stm32f4xx_hal_msp.c **** 
  94:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 0 */
  95:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
  96:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_ADC1_CLK_ENABLE();
  97:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  C:\Users\86158\AppData\Local\Temp\ccIKJqlP.s 			page 5


  98:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
  99:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 100:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 101:Core/Src/stm32f4xx_hal_msp.c ****     PA0-WKUP     ------> ADC1_IN0
 102:Core/Src/stm32f4xx_hal_msp.c ****     PB0     ------> ADC1_IN8
 103:Core/Src/stm32f4xx_hal_msp.c ****     */
 104:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_0;
 105:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 106:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 107:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 108:Core/Src/stm32f4xx_hal_msp.c **** 
 109:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_0;
 110:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 111:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 112:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 113:Core/Src/stm32f4xx_hal_msp.c **** 
 114:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 1 */
 115:Core/Src/stm32f4xx_hal_msp.c **** 
 116:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 1 */
 117:Core/Src/stm32f4xx_hal_msp.c ****   }
 118:Core/Src/stm32f4xx_hal_msp.c **** 
 119:Core/Src/stm32f4xx_hal_msp.c **** }
 135              		.loc 1 119 1 view .LVU22
 136 001e 08B0     		add	sp, sp, #32
 137              	.LCFI5:
 138              		.cfi_remember_state
 139              		.cfi_def_cfa_offset 16
 140              		@ sp needed
 141 0020 70BD     		pop	{r4, r5, r6, pc}
 142              	.LVL3:
 143              	.L8:
 144              	.LCFI6:
 145              		.cfi_restore_state
  96:Core/Src/stm32f4xx_hal_msp.c **** 
 146              		.loc 1 96 5 is_stmt 1 view .LVU23
 147              	.LBB4:
  96:Core/Src/stm32f4xx_hal_msp.c **** 
 148              		.loc 1 96 5 view .LVU24
 149 0022 0024     		movs	r4, #0
 150 0024 0094     		str	r4, [sp]
  96:Core/Src/stm32f4xx_hal_msp.c **** 
 151              		.loc 1 96 5 view .LVU25
 152 0026 03F58C33 		add	r3, r3, #71680
 153 002a 5A6C     		ldr	r2, [r3, #68]
 154 002c 42F48072 		orr	r2, r2, #256
 155 0030 5A64     		str	r2, [r3, #68]
  96:Core/Src/stm32f4xx_hal_msp.c **** 
 156              		.loc 1 96 5 view .LVU26
 157 0032 5A6C     		ldr	r2, [r3, #68]
 158 0034 02F48072 		and	r2, r2, #256
 159 0038 0092     		str	r2, [sp]
  96:Core/Src/stm32f4xx_hal_msp.c **** 
 160              		.loc 1 96 5 view .LVU27
 161 003a 009A     		ldr	r2, [sp]
 162              	.LBE4:
  96:Core/Src/stm32f4xx_hal_msp.c **** 
 163              		.loc 1 96 5 view .LVU28
ARM GAS  C:\Users\86158\AppData\Local\Temp\ccIKJqlP.s 			page 6


  98:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 164              		.loc 1 98 5 view .LVU29
 165              	.LBB5:
  98:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 166              		.loc 1 98 5 view .LVU30
 167 003c 0194     		str	r4, [sp, #4]
  98:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 168              		.loc 1 98 5 view .LVU31
 169 003e 1A6B     		ldr	r2, [r3, #48]
 170 0040 42F00102 		orr	r2, r2, #1
 171 0044 1A63     		str	r2, [r3, #48]
  98:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 172              		.loc 1 98 5 view .LVU32
 173 0046 1A6B     		ldr	r2, [r3, #48]
 174 0048 02F00102 		and	r2, r2, #1
 175 004c 0192     		str	r2, [sp, #4]
  98:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 176              		.loc 1 98 5 view .LVU33
 177 004e 019A     		ldr	r2, [sp, #4]
 178              	.LBE5:
  98:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 179              		.loc 1 98 5 view .LVU34
  99:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 180              		.loc 1 99 5 view .LVU35
 181              	.LBB6:
  99:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 182              		.loc 1 99 5 view .LVU36
 183 0050 0294     		str	r4, [sp, #8]
  99:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 184              		.loc 1 99 5 view .LVU37
 185 0052 1A6B     		ldr	r2, [r3, #48]
 186 0054 42F00202 		orr	r2, r2, #2
 187 0058 1A63     		str	r2, [r3, #48]
  99:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 188              		.loc 1 99 5 view .LVU38
 189 005a 1B6B     		ldr	r3, [r3, #48]
 190 005c 03F00203 		and	r3, r3, #2
 191 0060 0293     		str	r3, [sp, #8]
  99:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 192              		.loc 1 99 5 view .LVU39
 193 0062 029B     		ldr	r3, [sp, #8]
 194              	.LBE6:
  99:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 195              		.loc 1 99 5 view .LVU40
 104:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 196              		.loc 1 104 5 view .LVU41
 104:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 197              		.loc 1 104 25 is_stmt 0 view .LVU42
 198 0064 0126     		movs	r6, #1
 199 0066 0396     		str	r6, [sp, #12]
 105:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 200              		.loc 1 105 5 is_stmt 1 view .LVU43
 105:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 201              		.loc 1 105 26 is_stmt 0 view .LVU44
 202 0068 0325     		movs	r5, #3
 203 006a 0495     		str	r5, [sp, #16]
 106:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
ARM GAS  C:\Users\86158\AppData\Local\Temp\ccIKJqlP.s 			page 7


 204              		.loc 1 106 5 is_stmt 1 view .LVU45
 107:Core/Src/stm32f4xx_hal_msp.c **** 
 205              		.loc 1 107 5 view .LVU46
 206 006c 03A9     		add	r1, sp, #12
 207 006e 0548     		ldr	r0, .L9
 208              	.LVL4:
 107:Core/Src/stm32f4xx_hal_msp.c **** 
 209              		.loc 1 107 5 is_stmt 0 view .LVU47
 210 0070 FFF7FEFF 		bl	HAL_GPIO_Init
 211              	.LVL5:
 109:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 212              		.loc 1 109 5 is_stmt 1 view .LVU48
 109:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 213              		.loc 1 109 25 is_stmt 0 view .LVU49
 214 0074 0396     		str	r6, [sp, #12]
 110:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 215              		.loc 1 110 5 is_stmt 1 view .LVU50
 110:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 216              		.loc 1 110 26 is_stmt 0 view .LVU51
 217 0076 0495     		str	r5, [sp, #16]
 111:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 218              		.loc 1 111 5 is_stmt 1 view .LVU52
 111:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 219              		.loc 1 111 26 is_stmt 0 view .LVU53
 220 0078 0594     		str	r4, [sp, #20]
 112:Core/Src/stm32f4xx_hal_msp.c **** 
 221              		.loc 1 112 5 is_stmt 1 view .LVU54
 222 007a 03A9     		add	r1, sp, #12
 223 007c 0248     		ldr	r0, .L9+4
 224 007e FFF7FEFF 		bl	HAL_GPIO_Init
 225              	.LVL6:
 226              		.loc 1 119 1 is_stmt 0 view .LVU55
 227 0082 CCE7     		b	.L5
 228              	.L10:
 229              		.align	2
 230              	.L9:
 231 0084 00000240 		.word	1073872896
 232 0088 00040240 		.word	1073873920
 233              		.cfi_endproc
 234              	.LFE236:
 236              		.section	.text.HAL_ADC_MspDeInit,"ax",%progbits
 237              		.align	1
 238              		.global	HAL_ADC_MspDeInit
 239              		.syntax unified
 240              		.thumb
 241              		.thumb_func
 243              	HAL_ADC_MspDeInit:
 244              	.LVL7:
 245              	.LFB237:
 120:Core/Src/stm32f4xx_hal_msp.c **** 
 121:Core/Src/stm32f4xx_hal_msp.c **** /**
 122:Core/Src/stm32f4xx_hal_msp.c **** * @brief ADC MSP De-Initialization
 123:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 124:Core/Src/stm32f4xx_hal_msp.c **** * @param hadc: ADC handle pointer
 125:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 126:Core/Src/stm32f4xx_hal_msp.c **** */
 127:Core/Src/stm32f4xx_hal_msp.c **** void HAL_ADC_MspDeInit(ADC_HandleTypeDef* hadc)
ARM GAS  C:\Users\86158\AppData\Local\Temp\ccIKJqlP.s 			page 8


 128:Core/Src/stm32f4xx_hal_msp.c **** {
 246              		.loc 1 128 1 is_stmt 1 view -0
 247              		.cfi_startproc
 248              		@ args = 0, pretend = 0, frame = 0
 249              		@ frame_needed = 0, uses_anonymous_args = 0
 250              		.loc 1 128 1 is_stmt 0 view .LVU57
 251 0000 08B5     		push	{r3, lr}
 252              	.LCFI7:
 253              		.cfi_def_cfa_offset 8
 254              		.cfi_offset 3, -8
 255              		.cfi_offset 14, -4
 129:Core/Src/stm32f4xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 256              		.loc 1 129 3 is_stmt 1 view .LVU58
 257              		.loc 1 129 10 is_stmt 0 view .LVU59
 258 0002 0268     		ldr	r2, [r0]
 259              		.loc 1 129 5 view .LVU60
 260 0004 084B     		ldr	r3, .L15
 261 0006 9A42     		cmp	r2, r3
 262 0008 00D0     		beq	.L14
 263              	.LVL8:
 264              	.L11:
 130:Core/Src/stm32f4xx_hal_msp.c ****   {
 131:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 0 */
 132:Core/Src/stm32f4xx_hal_msp.c **** 
 133:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 0 */
 134:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 135:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_ADC1_CLK_DISABLE();
 136:Core/Src/stm32f4xx_hal_msp.c **** 
 137:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 138:Core/Src/stm32f4xx_hal_msp.c ****     PA0-WKUP     ------> ADC1_IN0
 139:Core/Src/stm32f4xx_hal_msp.c ****     PB0     ------> ADC1_IN8
 140:Core/Src/stm32f4xx_hal_msp.c ****     */
 141:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0);
 142:Core/Src/stm32f4xx_hal_msp.c **** 
 143:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_0);
 144:Core/Src/stm32f4xx_hal_msp.c **** 
 145:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 1 */
 146:Core/Src/stm32f4xx_hal_msp.c **** 
 147:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 1 */
 148:Core/Src/stm32f4xx_hal_msp.c ****   }
 149:Core/Src/stm32f4xx_hal_msp.c **** 
 150:Core/Src/stm32f4xx_hal_msp.c **** }
 265              		.loc 1 150 1 view .LVU61
 266 000a 08BD     		pop	{r3, pc}
 267              	.LVL9:
 268              	.L14:
 135:Core/Src/stm32f4xx_hal_msp.c **** 
 269              		.loc 1 135 5 is_stmt 1 view .LVU62
 270 000c 074A     		ldr	r2, .L15+4
 271 000e 536C     		ldr	r3, [r2, #68]
 272 0010 23F48073 		bic	r3, r3, #256
 273 0014 5364     		str	r3, [r2, #68]
 141:Core/Src/stm32f4xx_hal_msp.c **** 
 274              		.loc 1 141 5 view .LVU63
 275 0016 0121     		movs	r1, #1
 276 0018 0548     		ldr	r0, .L15+8
 277              	.LVL10:
ARM GAS  C:\Users\86158\AppData\Local\Temp\ccIKJqlP.s 			page 9


 141:Core/Src/stm32f4xx_hal_msp.c **** 
 278              		.loc 1 141 5 is_stmt 0 view .LVU64
 279 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 280              	.LVL11:
 143:Core/Src/stm32f4xx_hal_msp.c **** 
 281              		.loc 1 143 5 is_stmt 1 view .LVU65
 282 001e 0121     		movs	r1, #1
 283 0020 0448     		ldr	r0, .L15+12
 284 0022 FFF7FEFF 		bl	HAL_GPIO_DeInit
 285              	.LVL12:
 286              		.loc 1 150 1 is_stmt 0 view .LVU66
 287 0026 F0E7     		b	.L11
 288              	.L16:
 289              		.align	2
 290              	.L15:
 291 0028 00200140 		.word	1073815552
 292 002c 00380240 		.word	1073887232
 293 0030 00000240 		.word	1073872896
 294 0034 00040240 		.word	1073873920
 295              		.cfi_endproc
 296              	.LFE237:
 298              		.section	.text.HAL_SPI_MspInit,"ax",%progbits
 299              		.align	1
 300              		.global	HAL_SPI_MspInit
 301              		.syntax unified
 302              		.thumb
 303              		.thumb_func
 305              	HAL_SPI_MspInit:
 306              	.LVL13:
 307              	.LFB238:
 151:Core/Src/stm32f4xx_hal_msp.c **** 
 152:Core/Src/stm32f4xx_hal_msp.c **** /**
 153:Core/Src/stm32f4xx_hal_msp.c **** * @brief SPI MSP Initialization
 154:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 155:Core/Src/stm32f4xx_hal_msp.c **** * @param hspi: SPI handle pointer
 156:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 157:Core/Src/stm32f4xx_hal_msp.c **** */
 158:Core/Src/stm32f4xx_hal_msp.c **** void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
 159:Core/Src/stm32f4xx_hal_msp.c **** {
 308              		.loc 1 159 1 is_stmt 1 view -0
 309              		.cfi_startproc
 310              		@ args = 0, pretend = 0, frame = 32
 311              		@ frame_needed = 0, uses_anonymous_args = 0
 312              		.loc 1 159 1 is_stmt 0 view .LVU68
 313 0000 30B5     		push	{r4, r5, lr}
 314              	.LCFI8:
 315              		.cfi_def_cfa_offset 12
 316              		.cfi_offset 4, -12
 317              		.cfi_offset 5, -8
 318              		.cfi_offset 14, -4
 319 0002 89B0     		sub	sp, sp, #36
 320              	.LCFI9:
 321              		.cfi_def_cfa_offset 48
 160:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 322              		.loc 1 160 3 is_stmt 1 view .LVU69
 323              		.loc 1 160 20 is_stmt 0 view .LVU70
 324 0004 0023     		movs	r3, #0
ARM GAS  C:\Users\86158\AppData\Local\Temp\ccIKJqlP.s 			page 10


 325 0006 0393     		str	r3, [sp, #12]
 326 0008 0493     		str	r3, [sp, #16]
 327 000a 0593     		str	r3, [sp, #20]
 328 000c 0693     		str	r3, [sp, #24]
 329 000e 0793     		str	r3, [sp, #28]
 161:Core/Src/stm32f4xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 330              		.loc 1 161 3 is_stmt 1 view .LVU71
 331              		.loc 1 161 10 is_stmt 0 view .LVU72
 332 0010 0268     		ldr	r2, [r0]
 333              		.loc 1 161 5 view .LVU73
 334 0012 184B     		ldr	r3, .L21
 335 0014 9A42     		cmp	r2, r3
 336 0016 01D0     		beq	.L20
 337              	.LVL14:
 338              	.L17:
 162:Core/Src/stm32f4xx_hal_msp.c ****   {
 163:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspInit 0 */
 164:Core/Src/stm32f4xx_hal_msp.c **** 
 165:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI1_MspInit 0 */
 166:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 167:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_SPI1_CLK_ENABLE();
 168:Core/Src/stm32f4xx_hal_msp.c **** 
 169:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 170:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 171:Core/Src/stm32f4xx_hal_msp.c ****     PA5     ------> SPI1_SCK
 172:Core/Src/stm32f4xx_hal_msp.c ****     PA6     ------> SPI1_MISO
 173:Core/Src/stm32f4xx_hal_msp.c ****     PA7     ------> SPI1_MOSI
 174:Core/Src/stm32f4xx_hal_msp.c ****     */
 175:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 176:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 177:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 178:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 179:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 180:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 181:Core/Src/stm32f4xx_hal_msp.c **** 
 182:Core/Src/stm32f4xx_hal_msp.c ****     /* SPI1 interrupt Init */
 183:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriority(SPI1_IRQn, 5, 0);
 184:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(SPI1_IRQn);
 185:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspInit 1 */
 186:Core/Src/stm32f4xx_hal_msp.c **** 
 187:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI1_MspInit 1 */
 188:Core/Src/stm32f4xx_hal_msp.c ****   }
 189:Core/Src/stm32f4xx_hal_msp.c **** 
 190:Core/Src/stm32f4xx_hal_msp.c **** }
 339              		.loc 1 190 1 view .LVU74
 340 0018 09B0     		add	sp, sp, #36
 341              	.LCFI10:
 342              		.cfi_remember_state
 343              		.cfi_def_cfa_offset 12
 344              		@ sp needed
 345 001a 30BD     		pop	{r4, r5, pc}
 346              	.LVL15:
 347              	.L20:
 348              	.LCFI11:
 349              		.cfi_restore_state
 167:Core/Src/stm32f4xx_hal_msp.c **** 
 350              		.loc 1 167 5 is_stmt 1 view .LVU75
ARM GAS  C:\Users\86158\AppData\Local\Temp\ccIKJqlP.s 			page 11


 351              	.LBB7:
 167:Core/Src/stm32f4xx_hal_msp.c **** 
 352              		.loc 1 167 5 view .LVU76
 353 001c 0024     		movs	r4, #0
 354 001e 0194     		str	r4, [sp, #4]
 167:Core/Src/stm32f4xx_hal_msp.c **** 
 355              		.loc 1 167 5 view .LVU77
 356 0020 03F58433 		add	r3, r3, #67584
 357 0024 5A6C     		ldr	r2, [r3, #68]
 358 0026 42F48052 		orr	r2, r2, #4096
 359 002a 5A64     		str	r2, [r3, #68]
 167:Core/Src/stm32f4xx_hal_msp.c **** 
 360              		.loc 1 167 5 view .LVU78
 361 002c 5A6C     		ldr	r2, [r3, #68]
 362 002e 02F48052 		and	r2, r2, #4096
 363 0032 0192     		str	r2, [sp, #4]
 167:Core/Src/stm32f4xx_hal_msp.c **** 
 364              		.loc 1 167 5 view .LVU79
 365 0034 019A     		ldr	r2, [sp, #4]
 366              	.LBE7:
 167:Core/Src/stm32f4xx_hal_msp.c **** 
 367              		.loc 1 167 5 view .LVU80
 169:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 368              		.loc 1 169 5 view .LVU81
 369              	.LBB8:
 169:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 370              		.loc 1 169 5 view .LVU82
 371 0036 0294     		str	r4, [sp, #8]
 169:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 372              		.loc 1 169 5 view .LVU83
 373 0038 1A6B     		ldr	r2, [r3, #48]
 374 003a 42F00102 		orr	r2, r2, #1
 375 003e 1A63     		str	r2, [r3, #48]
 169:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 376              		.loc 1 169 5 view .LVU84
 377 0040 1B6B     		ldr	r3, [r3, #48]
 378 0042 03F00103 		and	r3, r3, #1
 379 0046 0293     		str	r3, [sp, #8]
 169:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 380              		.loc 1 169 5 view .LVU85
 381 0048 029B     		ldr	r3, [sp, #8]
 382              	.LBE8:
 169:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 383              		.loc 1 169 5 view .LVU86
 175:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 384              		.loc 1 175 5 view .LVU87
 175:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 385              		.loc 1 175 25 is_stmt 0 view .LVU88
 386 004a E023     		movs	r3, #224
 387 004c 0393     		str	r3, [sp, #12]
 176:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 388              		.loc 1 176 5 is_stmt 1 view .LVU89
 176:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 389              		.loc 1 176 26 is_stmt 0 view .LVU90
 390 004e 0223     		movs	r3, #2
 391 0050 0493     		str	r3, [sp, #16]
 177:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
ARM GAS  C:\Users\86158\AppData\Local\Temp\ccIKJqlP.s 			page 12


 392              		.loc 1 177 5 is_stmt 1 view .LVU91
 178:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 393              		.loc 1 178 5 view .LVU92
 178:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 394              		.loc 1 178 27 is_stmt 0 view .LVU93
 395 0052 0323     		movs	r3, #3
 396 0054 0693     		str	r3, [sp, #24]
 179:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 397              		.loc 1 179 5 is_stmt 1 view .LVU94
 179:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 398              		.loc 1 179 31 is_stmt 0 view .LVU95
 399 0056 0525     		movs	r5, #5
 400 0058 0795     		str	r5, [sp, #28]
 180:Core/Src/stm32f4xx_hal_msp.c **** 
 401              		.loc 1 180 5 is_stmt 1 view .LVU96
 402 005a 03A9     		add	r1, sp, #12
 403 005c 0648     		ldr	r0, .L21+4
 404              	.LVL16:
 180:Core/Src/stm32f4xx_hal_msp.c **** 
 405              		.loc 1 180 5 is_stmt 0 view .LVU97
 406 005e FFF7FEFF 		bl	HAL_GPIO_Init
 407              	.LVL17:
 183:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(SPI1_IRQn);
 408              		.loc 1 183 5 is_stmt 1 view .LVU98
 409 0062 2246     		mov	r2, r4
 410 0064 2946     		mov	r1, r5
 411 0066 2320     		movs	r0, #35
 412 0068 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 413              	.LVL18:
 184:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspInit 1 */
 414              		.loc 1 184 5 view .LVU99
 415 006c 2320     		movs	r0, #35
 416 006e FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 417              	.LVL19:
 418              		.loc 1 190 1 is_stmt 0 view .LVU100
 419 0072 D1E7     		b	.L17
 420              	.L22:
 421              		.align	2
 422              	.L21:
 423 0074 00300140 		.word	1073819648
 424 0078 00000240 		.word	1073872896
 425              		.cfi_endproc
 426              	.LFE238:
 428              		.section	.text.HAL_SPI_MspDeInit,"ax",%progbits
 429              		.align	1
 430              		.global	HAL_SPI_MspDeInit
 431              		.syntax unified
 432              		.thumb
 433              		.thumb_func
 435              	HAL_SPI_MspDeInit:
 436              	.LVL20:
 437              	.LFB239:
 191:Core/Src/stm32f4xx_hal_msp.c **** 
 192:Core/Src/stm32f4xx_hal_msp.c **** /**
 193:Core/Src/stm32f4xx_hal_msp.c **** * @brief SPI MSP De-Initialization
 194:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 195:Core/Src/stm32f4xx_hal_msp.c **** * @param hspi: SPI handle pointer
ARM GAS  C:\Users\86158\AppData\Local\Temp\ccIKJqlP.s 			page 13


 196:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 197:Core/Src/stm32f4xx_hal_msp.c **** */
 198:Core/Src/stm32f4xx_hal_msp.c **** void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
 199:Core/Src/stm32f4xx_hal_msp.c **** {
 438              		.loc 1 199 1 is_stmt 1 view -0
 439              		.cfi_startproc
 440              		@ args = 0, pretend = 0, frame = 0
 441              		@ frame_needed = 0, uses_anonymous_args = 0
 442              		.loc 1 199 1 is_stmt 0 view .LVU102
 443 0000 08B5     		push	{r3, lr}
 444              	.LCFI12:
 445              		.cfi_def_cfa_offset 8
 446              		.cfi_offset 3, -8
 447              		.cfi_offset 14, -4
 200:Core/Src/stm32f4xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 448              		.loc 1 200 3 is_stmt 1 view .LVU103
 449              		.loc 1 200 10 is_stmt 0 view .LVU104
 450 0002 0268     		ldr	r2, [r0]
 451              		.loc 1 200 5 view .LVU105
 452 0004 084B     		ldr	r3, .L27
 453 0006 9A42     		cmp	r2, r3
 454 0008 00D0     		beq	.L26
 455              	.LVL21:
 456              	.L23:
 201:Core/Src/stm32f4xx_hal_msp.c ****   {
 202:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspDeInit 0 */
 203:Core/Src/stm32f4xx_hal_msp.c **** 
 204:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI1_MspDeInit 0 */
 205:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 206:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_SPI1_CLK_DISABLE();
 207:Core/Src/stm32f4xx_hal_msp.c **** 
 208:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 209:Core/Src/stm32f4xx_hal_msp.c ****     PA5     ------> SPI1_SCK
 210:Core/Src/stm32f4xx_hal_msp.c ****     PA6     ------> SPI1_MISO
 211:Core/Src/stm32f4xx_hal_msp.c ****     PA7     ------> SPI1_MOSI
 212:Core/Src/stm32f4xx_hal_msp.c ****     */
 213:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7);
 214:Core/Src/stm32f4xx_hal_msp.c **** 
 215:Core/Src/stm32f4xx_hal_msp.c ****     /* SPI1 interrupt DeInit */
 216:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(SPI1_IRQn);
 217:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspDeInit 1 */
 218:Core/Src/stm32f4xx_hal_msp.c **** 
 219:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI1_MspDeInit 1 */
 220:Core/Src/stm32f4xx_hal_msp.c ****   }
 221:Core/Src/stm32f4xx_hal_msp.c **** 
 222:Core/Src/stm32f4xx_hal_msp.c **** }
 457              		.loc 1 222 1 view .LVU106
 458 000a 08BD     		pop	{r3, pc}
 459              	.LVL22:
 460              	.L26:
 206:Core/Src/stm32f4xx_hal_msp.c **** 
 461              		.loc 1 206 5 is_stmt 1 view .LVU107
 462 000c 074A     		ldr	r2, .L27+4
 463 000e 536C     		ldr	r3, [r2, #68]
 464 0010 23F48053 		bic	r3, r3, #4096
 465 0014 5364     		str	r3, [r2, #68]
 213:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  C:\Users\86158\AppData\Local\Temp\ccIKJqlP.s 			page 14


 466              		.loc 1 213 5 view .LVU108
 467 0016 E021     		movs	r1, #224
 468 0018 0548     		ldr	r0, .L27+8
 469              	.LVL23:
 213:Core/Src/stm32f4xx_hal_msp.c **** 
 470              		.loc 1 213 5 is_stmt 0 view .LVU109
 471 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 472              	.LVL24:
 216:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspDeInit 1 */
 473              		.loc 1 216 5 is_stmt 1 view .LVU110
 474 001e 2320     		movs	r0, #35
 475 0020 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 476              	.LVL25:
 477              		.loc 1 222 1 is_stmt 0 view .LVU111
 478 0024 F1E7     		b	.L23
 479              	.L28:
 480 0026 00BF     		.align	2
 481              	.L27:
 482 0028 00300140 		.word	1073819648
 483 002c 00380240 		.word	1073887232
 484 0030 00000240 		.word	1073872896
 485              		.cfi_endproc
 486              	.LFE239:
 488              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 489              		.align	1
 490              		.global	HAL_TIM_Base_MspInit
 491              		.syntax unified
 492              		.thumb
 493              		.thumb_func
 495              	HAL_TIM_Base_MspInit:
 496              	.LVL26:
 497              	.LFB240:
 223:Core/Src/stm32f4xx_hal_msp.c **** 
 224:Core/Src/stm32f4xx_hal_msp.c **** /**
 225:Core/Src/stm32f4xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
 226:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 227:Core/Src/stm32f4xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 228:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 229:Core/Src/stm32f4xx_hal_msp.c **** */
 230:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
 231:Core/Src/stm32f4xx_hal_msp.c **** {
 498              		.loc 1 231 1 is_stmt 1 view -0
 499              		.cfi_startproc
 500              		@ args = 0, pretend = 0, frame = 8
 501              		@ frame_needed = 0, uses_anonymous_args = 0
 232:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_base->Instance==TIM3)
 502              		.loc 1 232 3 view .LVU113
 503              		.loc 1 232 15 is_stmt 0 view .LVU114
 504 0000 0268     		ldr	r2, [r0]
 505              		.loc 1 232 5 view .LVU115
 506 0002 0E4B     		ldr	r3, .L36
 507 0004 9A42     		cmp	r2, r3
 508 0006 00D0     		beq	.L35
 509 0008 7047     		bx	lr
 510              	.L35:
 231:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_base->Instance==TIM3)
 511              		.loc 1 231 1 view .LVU116
ARM GAS  C:\Users\86158\AppData\Local\Temp\ccIKJqlP.s 			page 15


 512 000a 00B5     		push	{lr}
 513              	.LCFI13:
 514              		.cfi_def_cfa_offset 4
 515              		.cfi_offset 14, -4
 516 000c 83B0     		sub	sp, sp, #12
 517              	.LCFI14:
 518              		.cfi_def_cfa_offset 16
 233:Core/Src/stm32f4xx_hal_msp.c ****   {
 234:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 0 */
 235:Core/Src/stm32f4xx_hal_msp.c **** 
 236:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM3_MspInit 0 */
 237:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 238:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_ENABLE();
 519              		.loc 1 238 5 is_stmt 1 view .LVU117
 520              	.LBB9:
 521              		.loc 1 238 5 view .LVU118
 522 000e 0022     		movs	r2, #0
 523 0010 0192     		str	r2, [sp, #4]
 524              		.loc 1 238 5 view .LVU119
 525 0012 03F50D33 		add	r3, r3, #144384
 526 0016 196C     		ldr	r1, [r3, #64]
 527 0018 41F00201 		orr	r1, r1, #2
 528 001c 1964     		str	r1, [r3, #64]
 529              		.loc 1 238 5 view .LVU120
 530 001e 1B6C     		ldr	r3, [r3, #64]
 531 0020 03F00203 		and	r3, r3, #2
 532 0024 0193     		str	r3, [sp, #4]
 533              		.loc 1 238 5 view .LVU121
 534 0026 019B     		ldr	r3, [sp, #4]
 535              	.LBE9:
 536              		.loc 1 238 5 view .LVU122
 239:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM3 interrupt Init */
 240:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM3_IRQn, 3, 0);
 537              		.loc 1 240 5 view .LVU123
 538 0028 0321     		movs	r1, #3
 539 002a 1D20     		movs	r0, #29
 540              	.LVL27:
 541              		.loc 1 240 5 is_stmt 0 view .LVU124
 542 002c FFF7FEFF 		bl	HAL_NVIC_SetPriority
 543              	.LVL28:
 241:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM3_IRQn);
 544              		.loc 1 241 5 is_stmt 1 view .LVU125
 545 0030 1D20     		movs	r0, #29
 546 0032 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 547              	.LVL29:
 242:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 243:Core/Src/stm32f4xx_hal_msp.c **** 
 244:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM3_MspInit 1 */
 245:Core/Src/stm32f4xx_hal_msp.c ****   }
 246:Core/Src/stm32f4xx_hal_msp.c **** 
 247:Core/Src/stm32f4xx_hal_msp.c **** }
 548              		.loc 1 247 1 is_stmt 0 view .LVU126
 549 0036 03B0     		add	sp, sp, #12
 550              	.LCFI15:
 551              		.cfi_def_cfa_offset 4
 552              		@ sp needed
 553 0038 5DF804FB 		ldr	pc, [sp], #4
ARM GAS  C:\Users\86158\AppData\Local\Temp\ccIKJqlP.s 			page 16


 554              	.L37:
 555              		.align	2
 556              	.L36:
 557 003c 00040040 		.word	1073742848
 558              		.cfi_endproc
 559              	.LFE240:
 561              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 562              		.align	1
 563              		.global	HAL_TIM_Base_MspDeInit
 564              		.syntax unified
 565              		.thumb
 566              		.thumb_func
 568              	HAL_TIM_Base_MspDeInit:
 569              	.LVL30:
 570              	.LFB241:
 248:Core/Src/stm32f4xx_hal_msp.c **** 
 249:Core/Src/stm32f4xx_hal_msp.c **** /**
 250:Core/Src/stm32f4xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 251:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 252:Core/Src/stm32f4xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 253:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 254:Core/Src/stm32f4xx_hal_msp.c **** */
 255:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 256:Core/Src/stm32f4xx_hal_msp.c **** {
 571              		.loc 1 256 1 is_stmt 1 view -0
 572              		.cfi_startproc
 573              		@ args = 0, pretend = 0, frame = 0
 574              		@ frame_needed = 0, uses_anonymous_args = 0
 575              		.loc 1 256 1 is_stmt 0 view .LVU128
 576 0000 08B5     		push	{r3, lr}
 577              	.LCFI16:
 578              		.cfi_def_cfa_offset 8
 579              		.cfi_offset 3, -8
 580              		.cfi_offset 14, -4
 257:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_base->Instance==TIM3)
 581              		.loc 1 257 3 is_stmt 1 view .LVU129
 582              		.loc 1 257 15 is_stmt 0 view .LVU130
 583 0002 0268     		ldr	r2, [r0]
 584              		.loc 1 257 5 view .LVU131
 585 0004 064B     		ldr	r3, .L42
 586 0006 9A42     		cmp	r2, r3
 587 0008 00D0     		beq	.L41
 588              	.LVL31:
 589              	.L38:
 258:Core/Src/stm32f4xx_hal_msp.c ****   {
 259:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 0 */
 260:Core/Src/stm32f4xx_hal_msp.c **** 
 261:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM3_MspDeInit 0 */
 262:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 263:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_DISABLE();
 264:Core/Src/stm32f4xx_hal_msp.c **** 
 265:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM3 interrupt DeInit */
 266:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM3_IRQn);
 267:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 268:Core/Src/stm32f4xx_hal_msp.c **** 
 269:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM3_MspDeInit 1 */
 270:Core/Src/stm32f4xx_hal_msp.c ****   }
ARM GAS  C:\Users\86158\AppData\Local\Temp\ccIKJqlP.s 			page 17


 271:Core/Src/stm32f4xx_hal_msp.c **** 
 272:Core/Src/stm32f4xx_hal_msp.c **** }
 590              		.loc 1 272 1 view .LVU132
 591 000a 08BD     		pop	{r3, pc}
 592              	.LVL32:
 593              	.L41:
 263:Core/Src/stm32f4xx_hal_msp.c **** 
 594              		.loc 1 263 5 is_stmt 1 view .LVU133
 595 000c 054A     		ldr	r2, .L42+4
 596 000e 136C     		ldr	r3, [r2, #64]
 597 0010 23F00203 		bic	r3, r3, #2
 598 0014 1364     		str	r3, [r2, #64]
 266:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 599              		.loc 1 266 5 view .LVU134
 600 0016 1D20     		movs	r0, #29
 601              	.LVL33:
 266:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 602              		.loc 1 266 5 is_stmt 0 view .LVU135
 603 0018 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 604              	.LVL34:
 605              		.loc 1 272 1 view .LVU136
 606 001c F5E7     		b	.L38
 607              	.L43:
 608 001e 00BF     		.align	2
 609              	.L42:
 610 0020 00040040 		.word	1073742848
 611 0024 00380240 		.word	1073887232
 612              		.cfi_endproc
 613              	.LFE241:
 615              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 616              		.align	1
 617              		.global	HAL_UART_MspInit
 618              		.syntax unified
 619              		.thumb
 620              		.thumb_func
 622              	HAL_UART_MspInit:
 623              	.LVL35:
 624              	.LFB242:
 273:Core/Src/stm32f4xx_hal_msp.c **** 
 274:Core/Src/stm32f4xx_hal_msp.c **** /**
 275:Core/Src/stm32f4xx_hal_msp.c **** * @brief UART MSP Initialization
 276:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 277:Core/Src/stm32f4xx_hal_msp.c **** * @param huart: UART handle pointer
 278:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 279:Core/Src/stm32f4xx_hal_msp.c **** */
 280:Core/Src/stm32f4xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 281:Core/Src/stm32f4xx_hal_msp.c **** {
 625              		.loc 1 281 1 is_stmt 1 view -0
 626              		.cfi_startproc
 627              		@ args = 0, pretend = 0, frame = 48
 628              		@ frame_needed = 0, uses_anonymous_args = 0
 629              		.loc 1 281 1 is_stmt 0 view .LVU138
 630 0000 10B5     		push	{r4, lr}
 631              	.LCFI17:
 632              		.cfi_def_cfa_offset 8
 633              		.cfi_offset 4, -8
 634              		.cfi_offset 14, -4
ARM GAS  C:\Users\86158\AppData\Local\Temp\ccIKJqlP.s 			page 18


 635 0002 8CB0     		sub	sp, sp, #48
 636              	.LCFI18:
 637              		.cfi_def_cfa_offset 56
 282:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 638              		.loc 1 282 3 is_stmt 1 view .LVU139
 639              		.loc 1 282 20 is_stmt 0 view .LVU140
 640 0004 0023     		movs	r3, #0
 641 0006 0793     		str	r3, [sp, #28]
 642 0008 0893     		str	r3, [sp, #32]
 643 000a 0993     		str	r3, [sp, #36]
 644 000c 0A93     		str	r3, [sp, #40]
 645 000e 0B93     		str	r3, [sp, #44]
 283:Core/Src/stm32f4xx_hal_msp.c ****   if(huart->Instance==USART1)
 646              		.loc 1 283 3 is_stmt 1 view .LVU141
 647              		.loc 1 283 11 is_stmt 0 view .LVU142
 648 0010 0368     		ldr	r3, [r0]
 649              		.loc 1 283 5 view .LVU143
 650 0012 474A     		ldr	r2, .L52
 651 0014 9342     		cmp	r3, r2
 652 0016 07D0     		beq	.L49
 284:Core/Src/stm32f4xx_hal_msp.c ****   {
 285:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 0 */
 286:Core/Src/stm32f4xx_hal_msp.c **** 
 287:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 0 */
 288:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 289:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_ENABLE();
 290:Core/Src/stm32f4xx_hal_msp.c **** 
 291:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 292:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 293:Core/Src/stm32f4xx_hal_msp.c ****     PA9     ------> USART1_TX
 294:Core/Src/stm32f4xx_hal_msp.c ****     PA10     ------> USART1_RX
 295:Core/Src/stm32f4xx_hal_msp.c ****     */
 296:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 297:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 298:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 299:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 300:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 301:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 302:Core/Src/stm32f4xx_hal_msp.c **** 
 303:Core/Src/stm32f4xx_hal_msp.c ****     /* USART1 interrupt Init */
 304:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 305:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USART1_IRQn);
 306:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 1 */
 307:Core/Src/stm32f4xx_hal_msp.c **** 
 308:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 1 */
 309:Core/Src/stm32f4xx_hal_msp.c ****   }
 310:Core/Src/stm32f4xx_hal_msp.c ****   else if(huart->Instance==USART2)
 653              		.loc 1 310 8 is_stmt 1 view .LVU144
 654              		.loc 1 310 10 is_stmt 0 view .LVU145
 655 0018 464A     		ldr	r2, .L52+4
 656 001a 9342     		cmp	r3, r2
 657 001c 30D0     		beq	.L50
 311:Core/Src/stm32f4xx_hal_msp.c ****   {
 312:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 0 */
 313:Core/Src/stm32f4xx_hal_msp.c **** 
 314:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 0 */
 315:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
ARM GAS  C:\Users\86158\AppData\Local\Temp\ccIKJqlP.s 			page 19


 316:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_ENABLE();
 317:Core/Src/stm32f4xx_hal_msp.c **** 
 318:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 319:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 320:Core/Src/stm32f4xx_hal_msp.c ****     PA2     ------> USART2_TX
 321:Core/Src/stm32f4xx_hal_msp.c ****     PA3     ------> USART2_RX
 322:Core/Src/stm32f4xx_hal_msp.c ****     */
 323:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 324:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 325:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 326:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 327:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 328:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 329:Core/Src/stm32f4xx_hal_msp.c **** 
 330:Core/Src/stm32f4xx_hal_msp.c ****     /* USART2 interrupt Init */
 331:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 332:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USART2_IRQn);
 333:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 1 */
 334:Core/Src/stm32f4xx_hal_msp.c **** 
 335:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 1 */
 336:Core/Src/stm32f4xx_hal_msp.c ****   }
 337:Core/Src/stm32f4xx_hal_msp.c ****   else if(huart->Instance==USART3)
 658              		.loc 1 337 8 is_stmt 1 view .LVU146
 659              		.loc 1 337 10 is_stmt 0 view .LVU147
 660 001e 464A     		ldr	r2, .L52+8
 661 0020 9342     		cmp	r3, r2
 662 0022 58D0     		beq	.L51
 663              	.LVL36:
 664              	.L44:
 338:Core/Src/stm32f4xx_hal_msp.c ****   {
 339:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspInit 0 */
 340:Core/Src/stm32f4xx_hal_msp.c **** 
 341:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART3_MspInit 0 */
 342:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 343:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART3_CLK_ENABLE();
 344:Core/Src/stm32f4xx_hal_msp.c **** 
 345:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 346:Core/Src/stm32f4xx_hal_msp.c ****     /**USART3 GPIO Configuration
 347:Core/Src/stm32f4xx_hal_msp.c ****     PB10     ------> USART3_TX
 348:Core/Src/stm32f4xx_hal_msp.c ****     PB11     ------> USART3_RX
 349:Core/Src/stm32f4xx_hal_msp.c ****     */
 350:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 351:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 352:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 353:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 354:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 355:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 356:Core/Src/stm32f4xx_hal_msp.c **** 
 357:Core/Src/stm32f4xx_hal_msp.c ****     /* USART3 interrupt Init */
 358:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 359:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USART3_IRQn);
 360:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspInit 1 */
 361:Core/Src/stm32f4xx_hal_msp.c **** 
 362:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART3_MspInit 1 */
 363:Core/Src/stm32f4xx_hal_msp.c ****   }
 364:Core/Src/stm32f4xx_hal_msp.c **** 
 365:Core/Src/stm32f4xx_hal_msp.c **** }
ARM GAS  C:\Users\86158\AppData\Local\Temp\ccIKJqlP.s 			page 20


 665              		.loc 1 365 1 view .LVU148
 666 0024 0CB0     		add	sp, sp, #48
 667              	.LCFI19:
 668              		.cfi_remember_state
 669              		.cfi_def_cfa_offset 8
 670              		@ sp needed
 671 0026 10BD     		pop	{r4, pc}
 672              	.LVL37:
 673              	.L49:
 674              	.LCFI20:
 675              		.cfi_restore_state
 289:Core/Src/stm32f4xx_hal_msp.c **** 
 676              		.loc 1 289 5 is_stmt 1 view .LVU149
 677              	.LBB10:
 289:Core/Src/stm32f4xx_hal_msp.c **** 
 678              		.loc 1 289 5 view .LVU150
 679 0028 0024     		movs	r4, #0
 680 002a 0194     		str	r4, [sp, #4]
 289:Core/Src/stm32f4xx_hal_msp.c **** 
 681              		.loc 1 289 5 view .LVU151
 682 002c 434B     		ldr	r3, .L52+12
 683 002e 5A6C     		ldr	r2, [r3, #68]
 684 0030 42F01002 		orr	r2, r2, #16
 685 0034 5A64     		str	r2, [r3, #68]
 289:Core/Src/stm32f4xx_hal_msp.c **** 
 686              		.loc 1 289 5 view .LVU152
 687 0036 5A6C     		ldr	r2, [r3, #68]
 688 0038 02F01002 		and	r2, r2, #16
 689 003c 0192     		str	r2, [sp, #4]
 289:Core/Src/stm32f4xx_hal_msp.c **** 
 690              		.loc 1 289 5 view .LVU153
 691 003e 019A     		ldr	r2, [sp, #4]
 692              	.LBE10:
 289:Core/Src/stm32f4xx_hal_msp.c **** 
 693              		.loc 1 289 5 view .LVU154
 291:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 694              		.loc 1 291 5 view .LVU155
 695              	.LBB11:
 291:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 696              		.loc 1 291 5 view .LVU156
 697 0040 0294     		str	r4, [sp, #8]
 291:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 698              		.loc 1 291 5 view .LVU157
 699 0042 1A6B     		ldr	r2, [r3, #48]
 700 0044 42F00102 		orr	r2, r2, #1
 701 0048 1A63     		str	r2, [r3, #48]
 291:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 702              		.loc 1 291 5 view .LVU158
 703 004a 1B6B     		ldr	r3, [r3, #48]
 704 004c 03F00103 		and	r3, r3, #1
 705 0050 0293     		str	r3, [sp, #8]
 291:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 706              		.loc 1 291 5 view .LVU159
 707 0052 029B     		ldr	r3, [sp, #8]
 708              	.LBE11:
 291:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 709              		.loc 1 291 5 view .LVU160
ARM GAS  C:\Users\86158\AppData\Local\Temp\ccIKJqlP.s 			page 21


 296:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 710              		.loc 1 296 5 view .LVU161
 296:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 711              		.loc 1 296 25 is_stmt 0 view .LVU162
 712 0054 4FF4C063 		mov	r3, #1536
 713 0058 0793     		str	r3, [sp, #28]
 297:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 714              		.loc 1 297 5 is_stmt 1 view .LVU163
 297:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 715              		.loc 1 297 26 is_stmt 0 view .LVU164
 716 005a 0223     		movs	r3, #2
 717 005c 0893     		str	r3, [sp, #32]
 298:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 718              		.loc 1 298 5 is_stmt 1 view .LVU165
 299:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 719              		.loc 1 299 5 view .LVU166
 299:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 720              		.loc 1 299 27 is_stmt 0 view .LVU167
 721 005e 0323     		movs	r3, #3
 722 0060 0A93     		str	r3, [sp, #40]
 300:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 723              		.loc 1 300 5 is_stmt 1 view .LVU168
 300:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 724              		.loc 1 300 31 is_stmt 0 view .LVU169
 725 0062 0723     		movs	r3, #7
 726 0064 0B93     		str	r3, [sp, #44]
 301:Core/Src/stm32f4xx_hal_msp.c **** 
 727              		.loc 1 301 5 is_stmt 1 view .LVU170
 728 0066 07A9     		add	r1, sp, #28
 729 0068 3548     		ldr	r0, .L52+16
 730              	.LVL38:
 301:Core/Src/stm32f4xx_hal_msp.c **** 
 731              		.loc 1 301 5 is_stmt 0 view .LVU171
 732 006a FFF7FEFF 		bl	HAL_GPIO_Init
 733              	.LVL39:
 304:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USART1_IRQn);
 734              		.loc 1 304 5 is_stmt 1 view .LVU172
 735 006e 2246     		mov	r2, r4
 736 0070 0521     		movs	r1, #5
 737 0072 2520     		movs	r0, #37
 738 0074 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 739              	.LVL40:
 305:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 1 */
 740              		.loc 1 305 5 view .LVU173
 741 0078 2520     		movs	r0, #37
 742 007a FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 743              	.LVL41:
 744 007e D1E7     		b	.L44
 745              	.LVL42:
 746              	.L50:
 316:Core/Src/stm32f4xx_hal_msp.c **** 
 747              		.loc 1 316 5 view .LVU174
 748              	.LBB12:
 316:Core/Src/stm32f4xx_hal_msp.c **** 
 749              		.loc 1 316 5 view .LVU175
 750 0080 0024     		movs	r4, #0
 751 0082 0394     		str	r4, [sp, #12]
ARM GAS  C:\Users\86158\AppData\Local\Temp\ccIKJqlP.s 			page 22


 316:Core/Src/stm32f4xx_hal_msp.c **** 
 752              		.loc 1 316 5 view .LVU176
 753 0084 2D4B     		ldr	r3, .L52+12
 754 0086 1A6C     		ldr	r2, [r3, #64]
 755 0088 42F40032 		orr	r2, r2, #131072
 756 008c 1A64     		str	r2, [r3, #64]
 316:Core/Src/stm32f4xx_hal_msp.c **** 
 757              		.loc 1 316 5 view .LVU177
 758 008e 1A6C     		ldr	r2, [r3, #64]
 759 0090 02F40032 		and	r2, r2, #131072
 760 0094 0392     		str	r2, [sp, #12]
 316:Core/Src/stm32f4xx_hal_msp.c **** 
 761              		.loc 1 316 5 view .LVU178
 762 0096 039A     		ldr	r2, [sp, #12]
 763              	.LBE12:
 316:Core/Src/stm32f4xx_hal_msp.c **** 
 764              		.loc 1 316 5 view .LVU179
 318:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 765              		.loc 1 318 5 view .LVU180
 766              	.LBB13:
 318:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 767              		.loc 1 318 5 view .LVU181
 768 0098 0494     		str	r4, [sp, #16]
 318:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 769              		.loc 1 318 5 view .LVU182
 770 009a 1A6B     		ldr	r2, [r3, #48]
 771 009c 42F00102 		orr	r2, r2, #1
 772 00a0 1A63     		str	r2, [r3, #48]
 318:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 773              		.loc 1 318 5 view .LVU183
 774 00a2 1B6B     		ldr	r3, [r3, #48]
 775 00a4 03F00103 		and	r3, r3, #1
 776 00a8 0493     		str	r3, [sp, #16]
 318:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 777              		.loc 1 318 5 view .LVU184
 778 00aa 049B     		ldr	r3, [sp, #16]
 779              	.LBE13:
 318:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 780              		.loc 1 318 5 view .LVU185
 323:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 781              		.loc 1 323 5 view .LVU186
 323:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 782              		.loc 1 323 25 is_stmt 0 view .LVU187
 783 00ac 0C23     		movs	r3, #12
 784 00ae 0793     		str	r3, [sp, #28]
 324:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 785              		.loc 1 324 5 is_stmt 1 view .LVU188
 324:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 786              		.loc 1 324 26 is_stmt 0 view .LVU189
 787 00b0 0223     		movs	r3, #2
 788 00b2 0893     		str	r3, [sp, #32]
 325:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 789              		.loc 1 325 5 is_stmt 1 view .LVU190
 326:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 790              		.loc 1 326 5 view .LVU191
 326:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 791              		.loc 1 326 27 is_stmt 0 view .LVU192
ARM GAS  C:\Users\86158\AppData\Local\Temp\ccIKJqlP.s 			page 23


 792 00b4 0323     		movs	r3, #3
 793 00b6 0A93     		str	r3, [sp, #40]
 327:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 794              		.loc 1 327 5 is_stmt 1 view .LVU193
 327:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 795              		.loc 1 327 31 is_stmt 0 view .LVU194
 796 00b8 0723     		movs	r3, #7
 797 00ba 0B93     		str	r3, [sp, #44]
 328:Core/Src/stm32f4xx_hal_msp.c **** 
 798              		.loc 1 328 5 is_stmt 1 view .LVU195
 799 00bc 07A9     		add	r1, sp, #28
 800 00be 2048     		ldr	r0, .L52+16
 801              	.LVL43:
 328:Core/Src/stm32f4xx_hal_msp.c **** 
 802              		.loc 1 328 5 is_stmt 0 view .LVU196
 803 00c0 FFF7FEFF 		bl	HAL_GPIO_Init
 804              	.LVL44:
 331:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USART2_IRQn);
 805              		.loc 1 331 5 is_stmt 1 view .LVU197
 806 00c4 2246     		mov	r2, r4
 807 00c6 0521     		movs	r1, #5
 808 00c8 2620     		movs	r0, #38
 809 00ca FFF7FEFF 		bl	HAL_NVIC_SetPriority
 810              	.LVL45:
 332:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 1 */
 811              		.loc 1 332 5 view .LVU198
 812 00ce 2620     		movs	r0, #38
 813 00d0 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 814              	.LVL46:
 815 00d4 A6E7     		b	.L44
 816              	.LVL47:
 817              	.L51:
 343:Core/Src/stm32f4xx_hal_msp.c **** 
 818              		.loc 1 343 5 view .LVU199
 819              	.LBB14:
 343:Core/Src/stm32f4xx_hal_msp.c **** 
 820              		.loc 1 343 5 view .LVU200
 821 00d6 0024     		movs	r4, #0
 822 00d8 0594     		str	r4, [sp, #20]
 343:Core/Src/stm32f4xx_hal_msp.c **** 
 823              		.loc 1 343 5 view .LVU201
 824 00da 184B     		ldr	r3, .L52+12
 825 00dc 1A6C     		ldr	r2, [r3, #64]
 826 00de 42F48022 		orr	r2, r2, #262144
 827 00e2 1A64     		str	r2, [r3, #64]
 343:Core/Src/stm32f4xx_hal_msp.c **** 
 828              		.loc 1 343 5 view .LVU202
 829 00e4 1A6C     		ldr	r2, [r3, #64]
 830 00e6 02F48022 		and	r2, r2, #262144
 831 00ea 0592     		str	r2, [sp, #20]
 343:Core/Src/stm32f4xx_hal_msp.c **** 
 832              		.loc 1 343 5 view .LVU203
 833 00ec 059A     		ldr	r2, [sp, #20]
 834              	.LBE14:
 343:Core/Src/stm32f4xx_hal_msp.c **** 
 835              		.loc 1 343 5 view .LVU204
 345:Core/Src/stm32f4xx_hal_msp.c ****     /**USART3 GPIO Configuration
ARM GAS  C:\Users\86158\AppData\Local\Temp\ccIKJqlP.s 			page 24


 836              		.loc 1 345 5 view .LVU205
 837              	.LBB15:
 345:Core/Src/stm32f4xx_hal_msp.c ****     /**USART3 GPIO Configuration
 838              		.loc 1 345 5 view .LVU206
 839 00ee 0694     		str	r4, [sp, #24]
 345:Core/Src/stm32f4xx_hal_msp.c ****     /**USART3 GPIO Configuration
 840              		.loc 1 345 5 view .LVU207
 841 00f0 1A6B     		ldr	r2, [r3, #48]
 842 00f2 42F00202 		orr	r2, r2, #2
 843 00f6 1A63     		str	r2, [r3, #48]
 345:Core/Src/stm32f4xx_hal_msp.c ****     /**USART3 GPIO Configuration
 844              		.loc 1 345 5 view .LVU208
 845 00f8 1B6B     		ldr	r3, [r3, #48]
 846 00fa 03F00203 		and	r3, r3, #2
 847 00fe 0693     		str	r3, [sp, #24]
 345:Core/Src/stm32f4xx_hal_msp.c ****     /**USART3 GPIO Configuration
 848              		.loc 1 345 5 view .LVU209
 849 0100 069B     		ldr	r3, [sp, #24]
 850              	.LBE15:
 345:Core/Src/stm32f4xx_hal_msp.c ****     /**USART3 GPIO Configuration
 851              		.loc 1 345 5 view .LVU210
 350:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 852              		.loc 1 350 5 view .LVU211
 350:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 853              		.loc 1 350 25 is_stmt 0 view .LVU212
 854 0102 4FF44063 		mov	r3, #3072
 855 0106 0793     		str	r3, [sp, #28]
 351:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 856              		.loc 1 351 5 is_stmt 1 view .LVU213
 351:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 857              		.loc 1 351 26 is_stmt 0 view .LVU214
 858 0108 0223     		movs	r3, #2
 859 010a 0893     		str	r3, [sp, #32]
 352:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 860              		.loc 1 352 5 is_stmt 1 view .LVU215
 353:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 861              		.loc 1 353 5 view .LVU216
 353:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 862              		.loc 1 353 27 is_stmt 0 view .LVU217
 863 010c 0323     		movs	r3, #3
 864 010e 0A93     		str	r3, [sp, #40]
 354:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 865              		.loc 1 354 5 is_stmt 1 view .LVU218
 354:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 866              		.loc 1 354 31 is_stmt 0 view .LVU219
 867 0110 0723     		movs	r3, #7
 868 0112 0B93     		str	r3, [sp, #44]
 355:Core/Src/stm32f4xx_hal_msp.c **** 
 869              		.loc 1 355 5 is_stmt 1 view .LVU220
 870 0114 07A9     		add	r1, sp, #28
 871 0116 0B48     		ldr	r0, .L52+20
 872              	.LVL48:
 355:Core/Src/stm32f4xx_hal_msp.c **** 
 873              		.loc 1 355 5 is_stmt 0 view .LVU221
 874 0118 FFF7FEFF 		bl	HAL_GPIO_Init
 875              	.LVL49:
 358:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USART3_IRQn);
ARM GAS  C:\Users\86158\AppData\Local\Temp\ccIKJqlP.s 			page 25


 876              		.loc 1 358 5 is_stmt 1 view .LVU222
 877 011c 2246     		mov	r2, r4
 878 011e 0521     		movs	r1, #5
 879 0120 2720     		movs	r0, #39
 880 0122 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 881              	.LVL50:
 359:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspInit 1 */
 882              		.loc 1 359 5 view .LVU223
 883 0126 2720     		movs	r0, #39
 884 0128 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 885              	.LVL51:
 886              		.loc 1 365 1 is_stmt 0 view .LVU224
 887 012c 7AE7     		b	.L44
 888              	.L53:
 889 012e 00BF     		.align	2
 890              	.L52:
 891 0130 00100140 		.word	1073811456
 892 0134 00440040 		.word	1073759232
 893 0138 00480040 		.word	1073760256
 894 013c 00380240 		.word	1073887232
 895 0140 00000240 		.word	1073872896
 896 0144 00040240 		.word	1073873920
 897              		.cfi_endproc
 898              	.LFE242:
 900              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 901              		.align	1
 902              		.global	HAL_UART_MspDeInit
 903              		.syntax unified
 904              		.thumb
 905              		.thumb_func
 907              	HAL_UART_MspDeInit:
 908              	.LVL52:
 909              	.LFB243:
 366:Core/Src/stm32f4xx_hal_msp.c **** 
 367:Core/Src/stm32f4xx_hal_msp.c **** /**
 368:Core/Src/stm32f4xx_hal_msp.c **** * @brief UART MSP De-Initialization
 369:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 370:Core/Src/stm32f4xx_hal_msp.c **** * @param huart: UART handle pointer
 371:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 372:Core/Src/stm32f4xx_hal_msp.c **** */
 373:Core/Src/stm32f4xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 374:Core/Src/stm32f4xx_hal_msp.c **** {
 910              		.loc 1 374 1 is_stmt 1 view -0
 911              		.cfi_startproc
 912              		@ args = 0, pretend = 0, frame = 0
 913              		@ frame_needed = 0, uses_anonymous_args = 0
 914              		.loc 1 374 1 is_stmt 0 view .LVU226
 915 0000 08B5     		push	{r3, lr}
 916              	.LCFI21:
 917              		.cfi_def_cfa_offset 8
 918              		.cfi_offset 3, -8
 919              		.cfi_offset 14, -4
 375:Core/Src/stm32f4xx_hal_msp.c ****   if(huart->Instance==USART1)
 920              		.loc 1 375 3 is_stmt 1 view .LVU227
 921              		.loc 1 375 11 is_stmt 0 view .LVU228
 922 0002 0368     		ldr	r3, [r0]
 923              		.loc 1 375 5 view .LVU229
ARM GAS  C:\Users\86158\AppData\Local\Temp\ccIKJqlP.s 			page 26


 924 0004 1A4A     		ldr	r2, .L62
 925 0006 9342     		cmp	r3, r2
 926 0008 06D0     		beq	.L59
 376:Core/Src/stm32f4xx_hal_msp.c ****   {
 377:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 0 */
 378:Core/Src/stm32f4xx_hal_msp.c **** 
 379:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 0 */
 380:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 381:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_DISABLE();
 382:Core/Src/stm32f4xx_hal_msp.c **** 
 383:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 384:Core/Src/stm32f4xx_hal_msp.c ****     PA9     ------> USART1_TX
 385:Core/Src/stm32f4xx_hal_msp.c ****     PA10     ------> USART1_RX
 386:Core/Src/stm32f4xx_hal_msp.c ****     */
 387:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
 388:Core/Src/stm32f4xx_hal_msp.c **** 
 389:Core/Src/stm32f4xx_hal_msp.c ****     /* USART1 interrupt DeInit */
 390:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(USART1_IRQn);
 391:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 1 */
 392:Core/Src/stm32f4xx_hal_msp.c **** 
 393:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 1 */
 394:Core/Src/stm32f4xx_hal_msp.c ****   }
 395:Core/Src/stm32f4xx_hal_msp.c ****   else if(huart->Instance==USART2)
 927              		.loc 1 395 8 is_stmt 1 view .LVU230
 928              		.loc 1 395 10 is_stmt 0 view .LVU231
 929 000a 1A4A     		ldr	r2, .L62+4
 930 000c 9342     		cmp	r3, r2
 931 000e 12D0     		beq	.L60
 396:Core/Src/stm32f4xx_hal_msp.c ****   {
 397:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 0 */
 398:Core/Src/stm32f4xx_hal_msp.c **** 
 399:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 0 */
 400:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 401:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_DISABLE();
 402:Core/Src/stm32f4xx_hal_msp.c **** 
 403:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 404:Core/Src/stm32f4xx_hal_msp.c ****     PA2     ------> USART2_TX
 405:Core/Src/stm32f4xx_hal_msp.c ****     PA3     ------> USART2_RX
 406:Core/Src/stm32f4xx_hal_msp.c ****     */
 407:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2|GPIO_PIN_3);
 408:Core/Src/stm32f4xx_hal_msp.c **** 
 409:Core/Src/stm32f4xx_hal_msp.c ****     /* USART2 interrupt DeInit */
 410:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(USART2_IRQn);
 411:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 1 */
 412:Core/Src/stm32f4xx_hal_msp.c **** 
 413:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 1 */
 414:Core/Src/stm32f4xx_hal_msp.c ****   }
 415:Core/Src/stm32f4xx_hal_msp.c ****   else if(huart->Instance==USART3)
 932              		.loc 1 415 8 is_stmt 1 view .LVU232
 933              		.loc 1 415 10 is_stmt 0 view .LVU233
 934 0010 194A     		ldr	r2, .L62+8
 935 0012 9342     		cmp	r3, r2
 936 0014 1DD0     		beq	.L61
 937              	.LVL53:
 938              	.L54:
 416:Core/Src/stm32f4xx_hal_msp.c ****   {
 417:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspDeInit 0 */
ARM GAS  C:\Users\86158\AppData\Local\Temp\ccIKJqlP.s 			page 27


 418:Core/Src/stm32f4xx_hal_msp.c **** 
 419:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART3_MspDeInit 0 */
 420:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 421:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART3_CLK_DISABLE();
 422:Core/Src/stm32f4xx_hal_msp.c **** 
 423:Core/Src/stm32f4xx_hal_msp.c ****     /**USART3 GPIO Configuration
 424:Core/Src/stm32f4xx_hal_msp.c ****     PB10     ------> USART3_TX
 425:Core/Src/stm32f4xx_hal_msp.c ****     PB11     ------> USART3_RX
 426:Core/Src/stm32f4xx_hal_msp.c ****     */
 427:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_10|GPIO_PIN_11);
 428:Core/Src/stm32f4xx_hal_msp.c **** 
 429:Core/Src/stm32f4xx_hal_msp.c ****     /* USART3 interrupt DeInit */
 430:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(USART3_IRQn);
 431:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspDeInit 1 */
 432:Core/Src/stm32f4xx_hal_msp.c **** 
 433:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART3_MspDeInit 1 */
 434:Core/Src/stm32f4xx_hal_msp.c ****   }
 435:Core/Src/stm32f4xx_hal_msp.c **** 
 436:Core/Src/stm32f4xx_hal_msp.c **** }
 939              		.loc 1 436 1 view .LVU234
 940 0016 08BD     		pop	{r3, pc}
 941              	.LVL54:
 942              	.L59:
 381:Core/Src/stm32f4xx_hal_msp.c **** 
 943              		.loc 1 381 5 is_stmt 1 view .LVU235
 944 0018 02F59432 		add	r2, r2, #75776
 945 001c 536C     		ldr	r3, [r2, #68]
 946 001e 23F01003 		bic	r3, r3, #16
 947 0022 5364     		str	r3, [r2, #68]
 387:Core/Src/stm32f4xx_hal_msp.c **** 
 948              		.loc 1 387 5 view .LVU236
 949 0024 4FF4C061 		mov	r1, #1536
 950 0028 1448     		ldr	r0, .L62+12
 951              	.LVL55:
 387:Core/Src/stm32f4xx_hal_msp.c **** 
 952              		.loc 1 387 5 is_stmt 0 view .LVU237
 953 002a FFF7FEFF 		bl	HAL_GPIO_DeInit
 954              	.LVL56:
 390:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 1 */
 955              		.loc 1 390 5 is_stmt 1 view .LVU238
 956 002e 2520     		movs	r0, #37
 957 0030 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 958              	.LVL57:
 959 0034 EFE7     		b	.L54
 960              	.LVL58:
 961              	.L60:
 401:Core/Src/stm32f4xx_hal_msp.c **** 
 962              		.loc 1 401 5 view .LVU239
 963 0036 02F5FA32 		add	r2, r2, #128000
 964 003a 136C     		ldr	r3, [r2, #64]
 965 003c 23F40033 		bic	r3, r3, #131072
 966 0040 1364     		str	r3, [r2, #64]
 407:Core/Src/stm32f4xx_hal_msp.c **** 
 967              		.loc 1 407 5 view .LVU240
 968 0042 0C21     		movs	r1, #12
 969 0044 0D48     		ldr	r0, .L62+12
 970              	.LVL59:
ARM GAS  C:\Users\86158\AppData\Local\Temp\ccIKJqlP.s 			page 28


 407:Core/Src/stm32f4xx_hal_msp.c **** 
 971              		.loc 1 407 5 is_stmt 0 view .LVU241
 972 0046 FFF7FEFF 		bl	HAL_GPIO_DeInit
 973              	.LVL60:
 410:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 1 */
 974              		.loc 1 410 5 is_stmt 1 view .LVU242
 975 004a 2620     		movs	r0, #38
 976 004c FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 977              	.LVL61:
 978 0050 E1E7     		b	.L54
 979              	.LVL62:
 980              	.L61:
 421:Core/Src/stm32f4xx_hal_msp.c **** 
 981              		.loc 1 421 5 view .LVU243
 982 0052 02F5F832 		add	r2, r2, #126976
 983 0056 136C     		ldr	r3, [r2, #64]
 984 0058 23F48023 		bic	r3, r3, #262144
 985 005c 1364     		str	r3, [r2, #64]
 427:Core/Src/stm32f4xx_hal_msp.c **** 
 986              		.loc 1 427 5 view .LVU244
 987 005e 4FF44061 		mov	r1, #3072
 988 0062 0748     		ldr	r0, .L62+16
 989              	.LVL63:
 427:Core/Src/stm32f4xx_hal_msp.c **** 
 990              		.loc 1 427 5 is_stmt 0 view .LVU245
 991 0064 FFF7FEFF 		bl	HAL_GPIO_DeInit
 992              	.LVL64:
 430:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspDeInit 1 */
 993              		.loc 1 430 5 is_stmt 1 view .LVU246
 994 0068 2720     		movs	r0, #39
 995 006a FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 996              	.LVL65:
 997              		.loc 1 436 1 is_stmt 0 view .LVU247
 998 006e D2E7     		b	.L54
 999              	.L63:
 1000              		.align	2
 1001              	.L62:
 1002 0070 00100140 		.word	1073811456
 1003 0074 00440040 		.word	1073759232
 1004 0078 00480040 		.word	1073760256
 1005 007c 00000240 		.word	1073872896
 1006 0080 00040240 		.word	1073873920
 1007              		.cfi_endproc
 1008              	.LFE243:
 1010              		.text
 1011              	.Letext0:
 1012              		.file 2 "e:\\stm32-gcc\\gcc-arm-none-eabi-10.3-2021.10\\arm-none-eabi\\include\\machine\\_default_
 1013              		.file 3 "e:\\stm32-gcc\\gcc-arm-none-eabi-10.3-2021.10\\arm-none-eabi\\include\\sys\\_stdint.h"
 1014              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h"
 1015              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
 1016              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 1017              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 1018              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 1019              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_adc.h"
 1020              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_spi.h"
 1021              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 1022              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
ARM GAS  C:\Users\86158\AppData\Local\Temp\ccIKJqlP.s 			page 29


 1023              		.file 13 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
ARM GAS  C:\Users\86158\AppData\Local\Temp\ccIKJqlP.s 			page 30


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f4xx_hal_msp.c
C:\Users\86158\AppData\Local\Temp\ccIKJqlP.s:20     .text.HAL_MspInit:00000000 $t
C:\Users\86158\AppData\Local\Temp\ccIKJqlP.s:26     .text.HAL_MspInit:00000000 HAL_MspInit
C:\Users\86158\AppData\Local\Temp\ccIKJqlP.s:88     .text.HAL_MspInit:00000040 $d
C:\Users\86158\AppData\Local\Temp\ccIKJqlP.s:93     .text.HAL_ADC_MspInit:00000000 $t
C:\Users\86158\AppData\Local\Temp\ccIKJqlP.s:99     .text.HAL_ADC_MspInit:00000000 HAL_ADC_MspInit
C:\Users\86158\AppData\Local\Temp\ccIKJqlP.s:231    .text.HAL_ADC_MspInit:00000084 $d
C:\Users\86158\AppData\Local\Temp\ccIKJqlP.s:237    .text.HAL_ADC_MspDeInit:00000000 $t
C:\Users\86158\AppData\Local\Temp\ccIKJqlP.s:243    .text.HAL_ADC_MspDeInit:00000000 HAL_ADC_MspDeInit
C:\Users\86158\AppData\Local\Temp\ccIKJqlP.s:291    .text.HAL_ADC_MspDeInit:00000028 $d
C:\Users\86158\AppData\Local\Temp\ccIKJqlP.s:299    .text.HAL_SPI_MspInit:00000000 $t
C:\Users\86158\AppData\Local\Temp\ccIKJqlP.s:305    .text.HAL_SPI_MspInit:00000000 HAL_SPI_MspInit
C:\Users\86158\AppData\Local\Temp\ccIKJqlP.s:423    .text.HAL_SPI_MspInit:00000074 $d
C:\Users\86158\AppData\Local\Temp\ccIKJqlP.s:429    .text.HAL_SPI_MspDeInit:00000000 $t
C:\Users\86158\AppData\Local\Temp\ccIKJqlP.s:435    .text.HAL_SPI_MspDeInit:00000000 HAL_SPI_MspDeInit
C:\Users\86158\AppData\Local\Temp\ccIKJqlP.s:482    .text.HAL_SPI_MspDeInit:00000028 $d
C:\Users\86158\AppData\Local\Temp\ccIKJqlP.s:489    .text.HAL_TIM_Base_MspInit:00000000 $t
C:\Users\86158\AppData\Local\Temp\ccIKJqlP.s:495    .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
C:\Users\86158\AppData\Local\Temp\ccIKJqlP.s:557    .text.HAL_TIM_Base_MspInit:0000003c $d
C:\Users\86158\AppData\Local\Temp\ccIKJqlP.s:562    .text.HAL_TIM_Base_MspDeInit:00000000 $t
C:\Users\86158\AppData\Local\Temp\ccIKJqlP.s:568    .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
C:\Users\86158\AppData\Local\Temp\ccIKJqlP.s:610    .text.HAL_TIM_Base_MspDeInit:00000020 $d
C:\Users\86158\AppData\Local\Temp\ccIKJqlP.s:616    .text.HAL_UART_MspInit:00000000 $t
C:\Users\86158\AppData\Local\Temp\ccIKJqlP.s:622    .text.HAL_UART_MspInit:00000000 HAL_UART_MspInit
C:\Users\86158\AppData\Local\Temp\ccIKJqlP.s:891    .text.HAL_UART_MspInit:00000130 $d
C:\Users\86158\AppData\Local\Temp\ccIKJqlP.s:901    .text.HAL_UART_MspDeInit:00000000 $t
C:\Users\86158\AppData\Local\Temp\ccIKJqlP.s:907    .text.HAL_UART_MspDeInit:00000000 HAL_UART_MspDeInit
C:\Users\86158\AppData\Local\Temp\ccIKJqlP.s:1002   .text.HAL_UART_MspDeInit:00000070 $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriority
HAL_GPIO_Init
HAL_GPIO_DeInit
HAL_NVIC_EnableIRQ
HAL_NVIC_DisableIRQ
