Analysis & Synthesis report for pc
Sun Mar 18 00:28:13 2012
Quartus II 32-bit Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |pc8001|VGA:VGA|state
 11. State Machine - |pc8001|ukp:ukp|state
 12. Logic Cells Representing Combinational Loops
 13. Registers Removed During Synthesis
 14. Removed Registers Triggering Further Register Optimizations
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Registers Packed Into Inferred Megafunctions
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Source assignments for alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1
 20. Source assignments for ukp:ukp|ARAMB4_S4_S8:keyboard|altsyncram:altsyncram_component|altsyncram_vu52:auto_generated
 21. Source assignments for VGA:VGA|alt_vram:VRAM|altsyncram:altsyncram_component|altsyncram_den1:auto_generated
 22. Source assignments for VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|altsyncram_70d2:altsyncram1
 23. Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a024:auto_generated
 24. Source assignments for ukp:ukp|ukprom:ukprom|altsyncram:WideOr7_rtl_0|altsyncram_ofv:auto_generated
 25. Parameter Settings for User Entity Instance: pll:system_clk|altpll:altpll_component
 26. Parameter Settings for User Entity Instance: fz80:Z80|seq:seq
 27. Parameter Settings for User Entity Instance: alt_ram_32kB:ram|altsyncram:altsyncram_component
 28. Parameter Settings for User Entity Instance: alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2
 29. Parameter Settings for User Entity Instance: ukp:ukp
 30. Parameter Settings for User Entity Instance: ukp:ukp|ARAMB4_S4_S8:keyboard|altsyncram:altsyncram_component
 31. Parameter Settings for User Entity Instance: VGA:VGA|HVGEN:HVGEN
 32. Parameter Settings for User Entity Instance: VGA:VGA|alt_vram:VRAM|altsyncram:altsyncram_component
 33. Parameter Settings for User Entity Instance: VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component
 34. Parameter Settings for User Entity Instance: VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|sld_mod_ram_rom:mgl_prim2
 35. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 36. Parameter Settings for Inferred Entity Instance: sld_hub:auto_hub
 37. Parameter Settings for Inferred Entity Instance: ukp:ukp|ukprom:ukprom|altsyncram:WideOr7_rtl_0
 38. altpll Parameter Settings by Entity Instance
 39. altsyncram Parameter Settings by Entity Instance
 40. Port Connectivity Checks: "VGA:VGA|alt_vram:VRAM"
 41. Port Connectivity Checks: "VGA:VGA"
 42. Port Connectivity Checks: "rtc:rtc"
 43. Port Connectivity Checks: "ukp:ukp|ARAMB4_S4_S8:keyboard"
 44. Port Connectivity Checks: "fz80:Z80|alu:alu"
 45. Port Connectivity Checks: "fz80:Z80"
 46. Port Connectivity Checks: "pll:system_clk"
 47. SignalTap II Logic Analyzer Settings
 48. In-System Memory Content Editor Settings
 49. Elapsed Time Per Partition
 50. Connections to In-System Debugging Instance "auto_signaltap_0"
 51. Analysis & Synthesis Messages
 52. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                       ;
+------------------------------------+-----------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Mar 18 00:28:13 2012         ;
; Quartus II 32-bit Version          ; 11.1 Build 216 11/23/2011 SP 1 SJ Web Edition ;
; Revision Name                      ; pc                                            ;
; Top-level Entity Name              ; pc8001                                        ;
; Family                             ; Cyclone III                                   ;
; Total logic elements               ; 4,015                                         ;
;     Total combinational functions  ; 2,824                                         ;
;     Dedicated logic registers      ; 2,189                                         ;
; Total registers                    ; 2189                                          ;
; Total pins                         ; 73                                            ;
; Total virtual pins                 ; 0                                             ;
; Total memory bits                  ; 398,592                                       ;
; Embedded Multiplier 9-bit elements ; 0                                             ;
; Total PLLs                         ; 1                                             ;
+------------------------------------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C16F484C6       ;                    ;
; Top-level entity name                                                      ; pc8001             ; pc                 ;
; Family name                                                                ; Cyclone III        ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                           ;
+----------------------------------------------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------+
; File Name with User-Entered Path                                     ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                   ;
+----------------------------------------------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------+
; rtl/vga.v                                                            ; yes             ; User Verilog HDL File                  ; D:/home/inouema/work/git/pc-8001onDE0/project/rtl/vga.v                        ;
; rtl/hvgen.v                                                          ; yes             ; User Verilog HDL File                  ; D:/home/inouema/work/git/pc-8001onDE0/project/rtl/hvgen.v                      ;
; rtl/altip/pll.v                                                      ; yes             ; User Wizard-Generated File             ; D:/home/inouema/work/git/pc-8001onDE0/project/rtl/altip/pll.v                  ;
; rtl/ip/ARAMB4_S4_S8.v                                                ; yes             ; User Wizard-Generated File             ; D:/home/inouema/work/git/pc-8001onDE0/project/rtl/ip/ARAMB4_S4_S8.v            ;
; rtl/fz80/fz80.v                                                      ; yes             ; User Verilog HDL File                  ; D:/home/inouema/work/git/pc-8001onDE0/project/rtl/fz80/fz80.v                  ;
; rtl/ukprom.v                                                         ; yes             ; User Verilog HDL File                  ; D:/home/inouema/work/git/pc-8001onDE0/project/rtl/ukprom.v                     ;
; rtl/ukp.v                                                            ; yes             ; User Verilog HDL File                  ; D:/home/inouema/work/git/pc-8001onDE0/project/rtl/ukp.v                        ;
; rtl/rtc.v                                                            ; yes             ; User Verilog HDL File                  ; D:/home/inouema/work/git/pc-8001onDE0/project/rtl/rtc.v                        ;
; rtl/pc.v                                                             ; yes             ; User Verilog HDL File                  ; D:/home/inouema/work/git/pc-8001onDE0/project/rtl/pc.v                         ;
; rtl/clockgen.v                                                       ; yes             ; User Verilog HDL File                  ; D:/home/inouema/work/git/pc-8001onDE0/project/rtl/clockgen.v                   ;
; rtl/altip/alt_ram_32kB.v                                             ; yes             ; User Wizard-Generated File             ; D:/home/inouema/work/git/pc-8001onDE0/project/rtl/altip/alt_ram_32kB.v         ;
; rtl/altip/alt_vram.v                                                 ; yes             ; User Wizard-Generated File             ; D:/home/inouema/work/git/pc-8001onDE0/project/rtl/altip/alt_vram.v             ;
; rtl/altip/alt_cgrom_8x16.v                                           ; yes             ; User Wizard-Generated File             ; D:/home/inouema/work/git/pc-8001onDE0/project/rtl/altip/alt_cgrom_8x16.v       ;
; altpll.tdf                                                           ; yes             ; Megafunction                           ; c:/altera/11.1sp1/quartus/libraries/megafunctions/altpll.tdf                   ;
; aglobal111.inc                                                       ; yes             ; Megafunction                           ; c:/altera/11.1sp1/quartus/libraries/megafunctions/aglobal111.inc               ;
; stratix_pll.inc                                                      ; yes             ; Megafunction                           ; c:/altera/11.1sp1/quartus/libraries/megafunctions/stratix_pll.inc              ;
; stratixii_pll.inc                                                    ; yes             ; Megafunction                           ; c:/altera/11.1sp1/quartus/libraries/megafunctions/stratixii_pll.inc            ;
; cycloneii_pll.inc                                                    ; yes             ; Megafunction                           ; c:/altera/11.1sp1/quartus/libraries/megafunctions/cycloneii_pll.inc            ;
; db/pll_altpll.v                                                      ; yes             ; Auto-Generated Megafunction            ; D:/home/inouema/work/git/pc-8001onDE0/project/db/pll_altpll.v                  ;
; altsyncram.tdf                                                       ; yes             ; Megafunction                           ; c:/altera/11.1sp1/quartus/libraries/megafunctions/altsyncram.tdf               ;
; stratix_ram_block.inc                                                ; yes             ; Megafunction                           ; c:/altera/11.1sp1/quartus/libraries/megafunctions/stratix_ram_block.inc        ;
; lpm_mux.inc                                                          ; yes             ; Megafunction                           ; c:/altera/11.1sp1/quartus/libraries/megafunctions/lpm_mux.inc                  ;
; lpm_decode.inc                                                       ; yes             ; Megafunction                           ; c:/altera/11.1sp1/quartus/libraries/megafunctions/lpm_decode.inc               ;
; a_rdenreg.inc                                                        ; yes             ; Megafunction                           ; c:/altera/11.1sp1/quartus/libraries/megafunctions/a_rdenreg.inc                ;
; altrom.inc                                                           ; yes             ; Megafunction                           ; c:/altera/11.1sp1/quartus/libraries/megafunctions/altrom.inc                   ;
; altram.inc                                                           ; yes             ; Megafunction                           ; c:/altera/11.1sp1/quartus/libraries/megafunctions/altram.inc                   ;
; altdpram.inc                                                         ; yes             ; Megafunction                           ; c:/altera/11.1sp1/quartus/libraries/megafunctions/altdpram.inc                 ;
; db/altsyncram_4ki1.tdf                                               ; yes             ; Auto-Generated Megafunction            ; D:/home/inouema/work/git/pc-8001onDE0/project/db/altsyncram_4ki1.tdf           ;
; db/altsyncram_da92.tdf                                               ; yes             ; Auto-Generated Megafunction            ; D:/home/inouema/work/git/pc-8001onDE0/project/db/altsyncram_da92.tdf           ;
; db/decode_dra.tdf                                                    ; yes             ; Auto-Generated Megafunction            ; D:/home/inouema/work/git/pc-8001onDE0/project/db/decode_dra.tdf                ;
; db/decode_67a.tdf                                                    ; yes             ; Auto-Generated Megafunction            ; D:/home/inouema/work/git/pc-8001onDE0/project/db/decode_67a.tdf                ;
; db/mux_tlb.tdf                                                       ; yes             ; Auto-Generated Megafunction            ; D:/home/inouema/work/git/pc-8001onDE0/project/db/mux_tlb.tdf                   ;
; sld_mod_ram_rom.vhd                                                  ; yes             ; Encrypted Megafunction                 ; c:/altera/11.1sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd          ;
; sld_rom_sr.vhd                                                       ; yes             ; Encrypted Megafunction                 ; c:/altera/11.1sp1/quartus/libraries/megafunctions/sld_rom_sr.vhd               ;
; db/altsyncram_vu52.tdf                                               ; yes             ; Auto-Generated Megafunction            ; D:/home/inouema/work/git/pc-8001onDE0/project/db/altsyncram_vu52.tdf           ;
; db/altsyncram_den1.tdf                                               ; yes             ; Auto-Generated Megafunction            ; D:/home/inouema/work/git/pc-8001onDE0/project/db/altsyncram_den1.tdf           ;
; db/altsyncram_b4b1.tdf                                               ; yes             ; Auto-Generated Megafunction            ; D:/home/inouema/work/git/pc-8001onDE0/project/db/altsyncram_b4b1.tdf           ;
; db/altsyncram_70d2.tdf                                               ; yes             ; Auto-Generated Megafunction            ; D:/home/inouema/work/git/pc-8001onDE0/project/db/altsyncram_70d2.tdf           ;
; sld_signaltap.vhd                                                    ; yes             ; Encrypted Megafunction                 ; c:/altera/11.1sp1/quartus/libraries/megafunctions/sld_signaltap.vhd            ;
; sld_ela_control.vhd                                                  ; yes             ; Encrypted Megafunction                 ; c:/altera/11.1sp1/quartus/libraries/megafunctions/sld_ela_control.vhd          ;
; lpm_shiftreg.tdf                                                     ; yes             ; Megafunction                           ; c:/altera/11.1sp1/quartus/libraries/megafunctions/lpm_shiftreg.tdf             ;
; lpm_constant.inc                                                     ; yes             ; Megafunction                           ; c:/altera/11.1sp1/quartus/libraries/megafunctions/lpm_constant.inc             ;
; dffeea.inc                                                           ; yes             ; Megafunction                           ; c:/altera/11.1sp1/quartus/libraries/megafunctions/dffeea.inc                   ;
; sld_mbpmg.vhd                                                        ; yes             ; Encrypted Megafunction                 ; c:/altera/11.1sp1/quartus/libraries/megafunctions/sld_mbpmg.vhd                ;
; sld_ela_trigger_flow_mgr.vhd                                         ; yes             ; Encrypted Megafunction                 ; c:/altera/11.1sp1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd ;
; sld_buffer_manager.vhd                                               ; yes             ; Encrypted Megafunction                 ; c:/altera/11.1sp1/quartus/libraries/megafunctions/sld_buffer_manager.vhd       ;
; db/altsyncram_a024.tdf                                               ; yes             ; Auto-Generated Megafunction            ; D:/home/inouema/work/git/pc-8001onDE0/project/db/altsyncram_a024.tdf           ;
; altdpram.tdf                                                         ; yes             ; Megafunction                           ; c:/altera/11.1sp1/quartus/libraries/megafunctions/altdpram.tdf                 ;
; memmodes.inc                                                         ; yes             ; Megafunction                           ; c:/altera/11.1sp1/quartus/libraries/others/maxplus2/memmodes.inc               ;
; a_hdffe.inc                                                          ; yes             ; Megafunction                           ; c:/altera/11.1sp1/quartus/libraries/megafunctions/a_hdffe.inc                  ;
; alt_le_rden_reg.inc                                                  ; yes             ; Megafunction                           ; c:/altera/11.1sp1/quartus/libraries/megafunctions/alt_le_rden_reg.inc          ;
; altsyncram.inc                                                       ; yes             ; Megafunction                           ; c:/altera/11.1sp1/quartus/libraries/megafunctions/altsyncram.inc               ;
; lpm_mux.tdf                                                          ; yes             ; Megafunction                           ; c:/altera/11.1sp1/quartus/libraries/megafunctions/lpm_mux.tdf                  ;
; muxlut.inc                                                           ; yes             ; Megafunction                           ; c:/altera/11.1sp1/quartus/libraries/megafunctions/muxlut.inc                   ;
; bypassff.inc                                                         ; yes             ; Megafunction                           ; c:/altera/11.1sp1/quartus/libraries/megafunctions/bypassff.inc                 ;
; altshift.inc                                                         ; yes             ; Megafunction                           ; c:/altera/11.1sp1/quartus/libraries/megafunctions/altshift.inc                 ;
; db/mux_grc.tdf                                                       ; yes             ; Auto-Generated Megafunction            ; D:/home/inouema/work/git/pc-8001onDE0/project/db/mux_grc.tdf                   ;
; lpm_decode.tdf                                                       ; yes             ; Megafunction                           ; c:/altera/11.1sp1/quartus/libraries/megafunctions/lpm_decode.tdf               ;
; declut.inc                                                           ; yes             ; Megafunction                           ; c:/altera/11.1sp1/quartus/libraries/megafunctions/declut.inc                   ;
; lpm_compare.inc                                                      ; yes             ; Megafunction                           ; c:/altera/11.1sp1/quartus/libraries/megafunctions/lpm_compare.inc              ;
; db/decode_4uf.tdf                                                    ; yes             ; Auto-Generated Megafunction            ; D:/home/inouema/work/git/pc-8001onDE0/project/db/decode_4uf.tdf                ;
; lpm_counter.tdf                                                      ; yes             ; Megafunction                           ; c:/altera/11.1sp1/quartus/libraries/megafunctions/lpm_counter.tdf              ;
; lpm_add_sub.inc                                                      ; yes             ; Megafunction                           ; c:/altera/11.1sp1/quartus/libraries/megafunctions/lpm_add_sub.inc              ;
; cmpconst.inc                                                         ; yes             ; Megafunction                           ; c:/altera/11.1sp1/quartus/libraries/megafunctions/cmpconst.inc                 ;
; lpm_counter.inc                                                      ; yes             ; Megafunction                           ; c:/altera/11.1sp1/quartus/libraries/megafunctions/lpm_counter.inc              ;
; alt_counter_stratix.inc                                              ; yes             ; Megafunction                           ; c:/altera/11.1sp1/quartus/libraries/megafunctions/alt_counter_stratix.inc      ;
; db/cntr_mfi.tdf                                                      ; yes             ; Auto-Generated Megafunction            ; D:/home/inouema/work/git/pc-8001onDE0/project/db/cntr_mfi.tdf                  ;
; db/cmpr_kfc.tdf                                                      ; yes             ; Auto-Generated Megafunction            ; D:/home/inouema/work/git/pc-8001onDE0/project/db/cmpr_kfc.tdf                  ;
; db/cntr_v7j.tdf                                                      ; yes             ; Auto-Generated Megafunction            ; D:/home/inouema/work/git/pc-8001onDE0/project/db/cntr_v7j.tdf                  ;
; db/cntr_3fi.tdf                                                      ; yes             ; Auto-Generated Megafunction            ; D:/home/inouema/work/git/pc-8001onDE0/project/db/cntr_3fi.tdf                  ;
; db/cmpr_ifc.tdf                                                      ; yes             ; Auto-Generated Megafunction            ; D:/home/inouema/work/git/pc-8001onDE0/project/db/cmpr_ifc.tdf                  ;
; db/cntr_p1j.tdf                                                      ; yes             ; Auto-Generated Megafunction            ; D:/home/inouema/work/git/pc-8001onDE0/project/db/cntr_p1j.tdf                  ;
; db/cmpr_efc.tdf                                                      ; yes             ; Auto-Generated Megafunction            ; D:/home/inouema/work/git/pc-8001onDE0/project/db/cmpr_efc.tdf                  ;
; sld_hub.vhd                                                          ; yes             ; Encrypted Megafunction                 ; c:/altera/11.1sp1/quartus/libraries/megafunctions/sld_hub.vhd                  ;
; db/altsyncram_ofv.tdf                                                ; yes             ; Auto-Generated Megafunction            ; D:/home/inouema/work/git/pc-8001onDE0/project/db/altsyncram_ofv.tdf            ;
; D:/home/inouema/work/git/pc-8001onDE0/project/db/altsyncram_akb1.tdf ; yes             ; Auto-Generated Megafunction            ; D:/home/inouema/work/git/pc-8001onDE0/project/db/altsyncram_akb1.tdf           ;
; D:/home/inouema/work/git/pc-8001onDE0/project/db/altsyncram_6gd2.tdf ; yes             ; Auto-Generated Megafunction            ; D:/home/inouema/work/git/pc-8001onDE0/project/db/altsyncram_6gd2.tdf           ;
; rtl/altip/alt_cgrom_8x16.hex                                         ; yes             ; Auto-Found Memory Initialization File  ; rtl/altip/alt_cgrom_8x16.hex                                                   ;
; D:/home/inouema/work/git/pc-8001onDE0/project/db/altsyncram_8024.tdf ; yes             ; Auto-Generated Megafunction            ; D:/home/inouema/work/git/pc-8001onDE0/project/db/altsyncram_8024.tdf           ;
; D:/home/inouema/work/git/pc-8001onDE0/project/db/cntr_pfi.tdf        ; yes             ; Auto-Generated Megafunction            ; D:/home/inouema/work/git/pc-8001onDE0/project/db/cntr_pfi.tdf                  ;
+----------------------------------------------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                   ;
+---------------------------------------------+-----------------+
; Resource                                    ; Usage           ;
+---------------------------------------------+-----------------+
; Estimated Total logic elements              ; 4,015           ;
;                                             ;                 ;
; Total combinational functions               ; 2824            ;
; Logic element usage by number of LUT inputs ;                 ;
;     -- 4 input functions                    ; 1634            ;
;     -- 3 input functions                    ; 771             ;
;     -- <=2 input functions                  ; 419             ;
;                                             ;                 ;
; Logic elements by mode                      ;                 ;
;     -- normal mode                          ; 2611            ;
;     -- arithmetic mode                      ; 213             ;
;                                             ;                 ;
; Total registers                             ; 2189            ;
;     -- Dedicated logic registers            ; 2189            ;
;     -- I/O registers                        ; 0               ;
;                                             ;                 ;
; I/O pins                                    ; 73              ;
; Total memory bits                           ; 398592          ;
; Total PLLs                                  ; 1               ;
;     -- PLLs                                 ; 1               ;
;                                             ;                 ;
; Maximum fan-out node                        ; I_CLK_50M~input ;
; Maximum fan-out                             ; 998             ;
; Total fan-out                               ; 20080           ;
; Average fan-out                             ; 3.77            ;
+---------------------------------------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                           ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                   ; Library Name ;
+------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |pc8001                                                                                              ; 2824 (71)         ; 2189 (33)    ; 398592      ; 0            ; 0       ; 0         ; 73   ; 0            ; |pc8001                                                                                                                                                                                                                                                                                               ;              ;
;    |VGA:VGA|                                                                                         ; 224 (127)         ; 139 (78)     ; 33792       ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|VGA:VGA                                                                                                                                                                                                                                                                                       ;              ;
;       |HVGEN:HVGEN|                                                                                  ; 37 (37)           ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|VGA:VGA|HVGEN:HVGEN                                                                                                                                                                                                                                                                           ;              ;
;       |alt_cgrom_8x16:CGROM|                                                                         ; 60 (0)            ; 39 (0)       ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|VGA:VGA|alt_cgrom_8x16:CGROM                                                                                                                                                                                                                                                                  ;              ;
;          |altsyncram:altsyncram_component|                                                           ; 60 (0)            ; 39 (0)       ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component                                                                                                                                                                                                                                  ;              ;
;             |altsyncram_b4b1:auto_generated|                                                         ; 60 (0)            ; 39 (0)       ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated                                                                                                                                                                                                   ;              ;
;                |altsyncram_70d2:altsyncram1|                                                         ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|altsyncram_70d2:altsyncram1                                                                                                                                                                       ;              ;
;                |sld_mod_ram_rom:mgl_prim2|                                                           ; 60 (40)           ; 39 (30)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                         ;              ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                               ; 20 (20)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                      ;              ;
;       |alt_vram:VRAM|                                                                                ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|VGA:VGA|alt_vram:VRAM                                                                                                                                                                                                                                                                         ;              ;
;          |altsyncram:altsyncram_component|                                                           ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|VGA:VGA|alt_vram:VRAM|altsyncram:altsyncram_component                                                                                                                                                                                                                                         ;              ;
;             |altsyncram_den1:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|VGA:VGA|alt_vram:VRAM|altsyncram:altsyncram_component|altsyncram_den1:auto_generated                                                                                                                                                                                                          ;              ;
;    |alt_ram_32kB:ram|                                                                                ; 109 (0)           ; 48 (0)       ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|alt_ram_32kB:ram                                                                                                                                                                                                                                                                              ;              ;
;       |altsyncram:altsyncram_component|                                                              ; 109 (0)           ; 48 (0)       ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|alt_ram_32kB:ram|altsyncram:altsyncram_component                                                                                                                                                                                                                                              ;              ;
;          |altsyncram_4ki1:auto_generated|                                                            ; 109 (0)           ; 48 (0)       ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated                                                                                                                                                                                                               ;              ;
;             |altsyncram_da92:altsyncram1|                                                            ; 47 (1)            ; 6 (6)        ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1                                                                                                                                                                                   ;              ;
;                |decode_dra:decode4|                                                                  ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|decode_dra:decode4                                                                                                                                                                ;              ;
;                |decode_dra:decode5|                                                                  ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|decode_dra:decode5                                                                                                                                                                ;              ;
;                |mux_tlb:mux6|                                                                        ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|mux_tlb:mux6                                                                                                                                                                      ;              ;
;                |mux_tlb:mux7|                                                                        ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|mux_tlb:mux7                                                                                                                                                                      ;              ;
;             |sld_mod_ram_rom:mgl_prim2|                                                              ; 62 (42)           ; 42 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                     ;              ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                  ; 20 (20)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                  ;              ;
;    |fz80:Z80|                                                                                        ; 1281 (623)        ; 250 (3)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|fz80:Z80                                                                                                                                                                                                                                                                                      ;              ;
;       |alu:alu|                                                                                      ; 112 (112)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|fz80:Z80|alu:alu                                                                                                                                                                                                                                                                              ;              ;
;       |asu:asu|                                                                                      ; 81 (81)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|fz80:Z80|asu:asu                                                                                                                                                                                                                                                                              ;              ;
;       |reg_2:reg_adrh|                                                                               ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|fz80:Z80|reg_2:reg_adrh                                                                                                                                                                                                                                                                       ;              ;
;       |reg_2:reg_adrl|                                                                               ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|fz80:Z80|reg_2:reg_adrl                                                                                                                                                                                                                                                                       ;              ;
;       |reg_2s:reg_sph|                                                                               ; 14 (14)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|fz80:Z80|reg_2s:reg_sph                                                                                                                                                                                                                                                                       ;              ;
;       |reg_2s:reg_spl|                                                                               ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|fz80:Z80|reg_2s:reg_spl                                                                                                                                                                                                                                                                       ;              ;
;       |reg_a:reg_a|                                                                                  ; 10 (10)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|fz80:Z80|reg_a:reg_a                                                                                                                                                                                                                                                                          ;              ;
;       |reg_dual2:reg_b|                                                                              ; 18 (18)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|fz80:Z80|reg_dual2:reg_b                                                                                                                                                                                                                                                                      ;              ;
;       |reg_dual2:reg_c|                                                                              ; 19 (19)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|fz80:Z80|reg_dual2:reg_c                                                                                                                                                                                                                                                                      ;              ;
;       |reg_dual2:reg_d|                                                                              ; 19 (19)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|fz80:Z80|reg_dual2:reg_d                                                                                                                                                                                                                                                                      ;              ;
;       |reg_dual2:reg_e|                                                                              ; 19 (19)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|fz80:Z80|reg_dual2:reg_e                                                                                                                                                                                                                                                                      ;              ;
;       |reg_f:reg_f|                                                                                  ; 33 (33)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|fz80:Z80|reg_f:reg_f                                                                                                                                                                                                                                                                          ;              ;
;       |reg_pch:reg_pch|                                                                              ; 28 (28)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|fz80:Z80|reg_pch:reg_pch                                                                                                                                                                                                                                                                      ;              ;
;       |reg_pcl:reg_pcl|                                                                              ; 34 (34)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|fz80:Z80|reg_pcl:reg_pcl                                                                                                                                                                                                                                                                      ;              ;
;       |reg_quad3:reg_h|                                                                              ; 53 (53)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|fz80:Z80|reg_quad3:reg_h                                                                                                                                                                                                                                                                      ;              ;
;       |reg_quad3:reg_l|                                                                              ; 58 (58)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|fz80:Z80|reg_quad3:reg_l                                                                                                                                                                                                                                                                      ;              ;
;       |reg_r:reg_r|                                                                                  ; 19 (19)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|fz80:Z80|reg_r:reg_r                                                                                                                                                                                                                                                                          ;              ;
;       |reg_simple:reg_data|                                                                          ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|fz80:Z80|reg_simple:reg_data                                                                                                                                                                                                                                                                  ;              ;
;       |reg_simplec:reg_i|                                                                            ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|fz80:Z80|reg_simplec:reg_i                                                                                                                                                                                                                                                                    ;              ;
;       |seq:seq|                                                                                      ; 105 (105)         ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|fz80:Z80|seq:seq                                                                                                                                                                                                                                                                              ;              ;
;    |pll:system_clk|                                                                                  ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pll:system_clk                                                                                                                                                                                                                                                                                ;              ;
;       |altpll:altpll_component|                                                                      ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pll:system_clk|altpll:altpll_component                                                                                                                                                                                                                                                        ;              ;
;          |pll_altpll:auto_generated|                                                                 ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pll:system_clk|altpll:altpll_component|pll_altpll:auto_generated                                                                                                                                                                                                                              ;              ;
;    |rtc:rtc|                                                                                         ; 168 (96)          ; 95 (65)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|rtc:rtc                                                                                                                                                                                                                                                                                       ;              ;
;       |count101:c_day0|                                                                              ; 10 (10)           ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|rtc:rtc|count101:c_day0                                                                                                                                                                                                                                                                       ;              ;
;       |count10:c_minute0|                                                                            ; 10 (10)           ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|rtc:rtc|count10:c_minute0                                                                                                                                                                                                                                                                     ;              ;
;       |count10:c_second0|                                                                            ; 10 (10)           ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|rtc:rtc|count10:c_second0                                                                                                                                                                                                                                                                     ;              ;
;       |count10c:c_hour0|                                                                             ; 10 (10)           ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|rtc:rtc|count10c:c_hour0                                                                                                                                                                                                                                                                      ;              ;
;       |count121:c_month|                                                                             ; 13 (13)           ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|rtc:rtc|count121:c_month                                                                                                                                                                                                                                                                      ;              ;
;       |count3c:c_hour1|                                                                              ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|rtc:rtc|count3c:c_hour1                                                                                                                                                                                                                                                                       ;              ;
;       |count4c:c_day1|                                                                               ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|rtc:rtc|count4c:c_day1                                                                                                                                                                                                                                                                        ;              ;
;       |count6:c_minute1|                                                                             ; 5 (5)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|rtc:rtc|count6:c_minute1                                                                                                                                                                                                                                                                      ;              ;
;       |count6:c_second1|                                                                             ; 6 (6)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|rtc:rtc|count6:c_second1                                                                                                                                                                                                                                                                      ;              ;
;    |sld_hub:auto_hub|                                                                                ; 165 (124)         ; 109 (80)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_hub:auto_hub                                                                                                                                                                                                                                                                              ;              ;
;       |sld_rom_sr:hub_info_reg|                                                                      ; 24 (24)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_hub:auto_hub|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                      ;              ;
;       |sld_shadow_jsm:shadow_jsm|                                                                    ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                                    ;              ;
;    |sld_signaltap:auto_signaltap_0|                                                                  ; 562 (1)           ; 1423 (0)     ; 98304       ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                ;              ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                        ; 561 (19)          ; 1423 (608)   ; 98304       ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                          ;              ;
;          |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 23 (0)            ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                           ;              ;
;             |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                       ;              ;
;                |decode_4uf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_4uf:auto_generated                                                                                                             ;              ;
;             |lpm_mux:mux|                                                                            ; 21 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                               ;              ;
;                |mux_grc:auto_generated|                                                              ; 21 (21)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_grc:auto_generated                                                                                                                        ;              ;
;          |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)             ; 0 (0)        ; 98304       ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                          ;              ;
;             |altsyncram_a024:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 98304       ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a024:auto_generated                                                                                                                                           ;              ;
;          |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                           ;              ;
;          |lpm_shiftreg:status_register|                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                             ;              ;
;          |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 80 (80)           ; 59 (59)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                               ;              ;
;          |sld_ela_control:ela_control|                                                               ; 226 (1)           ; 496 (1)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                              ;              ;
;             |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                      ;              ;
;             |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 192 (0)           ; 480 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                       ;              ;
;                |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 288 (288)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                            ;              ;
;                |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 192 (0)           ; 192 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                        ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1  ;              ;
;             |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 33 (33)           ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                ;              ;
;                |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                        ;              ;
;          |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 177 (10)          ; 161 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                         ;              ;
;             |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 9 (0)             ; 7 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                               ;              ;
;                |cntr_mfi:auto_generated|                                                             ; 9 (9)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_mfi:auto_generated                                                       ;              ;
;             |lpm_counter:read_pointer_counter|                                                       ; 10 (0)            ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                        ;              ;
;                |cntr_v7j:auto_generated|                                                             ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v7j:auto_generated                                                                                ;              ;
;             |lpm_counter:status_advance_pointer_counter|                                             ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                              ;              ;
;                |cntr_3fi:auto_generated|                                                             ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_3fi:auto_generated                                                                      ;              ;
;             |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                 ;              ;
;                |cntr_p1j:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_p1j:auto_generated                                                                         ;              ;
;             |lpm_shiftreg:info_data_shift_out|                                                       ; 21 (21)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                        ;              ;
;             |lpm_shiftreg:ram_data_shift_out|                                                        ; 96 (96)           ; 96 (96)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                         ;              ;
;             |lpm_shiftreg:status_data_shift_out|                                                     ; 21 (21)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                      ;              ;
;          |sld_rom_sr:crc_rom_sr|                                                                     ; 19 (19)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                    ;              ;
;    |ukp:ukp|                                                                                         ; 244 (129)         ; 92 (67)      ; 4352        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|ukp:ukp                                                                                                                                                                                                                                                                                       ;              ;
;       |ARAMB4_S4_S8:keyboard|                                                                        ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|ukp:ukp|ARAMB4_S4_S8:keyboard                                                                                                                                                                                                                                                                 ;              ;
;          |altsyncram:altsyncram_component|                                                           ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|ukp:ukp|ARAMB4_S4_S8:keyboard|altsyncram:altsyncram_component                                                                                                                                                                                                                                 ;              ;
;             |altsyncram_vu52:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|ukp:ukp|ARAMB4_S4_S8:keyboard|altsyncram:altsyncram_component|altsyncram_vu52:auto_generated                                                                                                                                                                                                  ;              ;
;       |clockgen:clockgen|                                                                            ; 25 (25)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|ukp:ukp|clockgen:clockgen                                                                                                                                                                                                                                                                     ;              ;
;       |keymap:keymap|                                                                                ; 90 (90)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|ukp:ukp|keymap:keymap                                                                                                                                                                                                                                                                         ;              ;
;       |ukprom:ukprom|                                                                                ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|ukp:ukp|ukprom:ukprom                                                                                                                                                                                                                                                                         ;              ;
;          |altsyncram:WideOr7_rtl_0|                                                                  ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|ukp:ukp|ukprom:ukprom|altsyncram:WideOr7_rtl_0                                                                                                                                                                                                                                                ;              ;
;             |altsyncram_ofv:auto_generated|                                                          ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|ukp:ukp|ukprom:ukprom|altsyncram:WideOr7_rtl_0|altsyncram_ofv:auto_generated                                                                                                                                                                                                                  ;              ;
+------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------------------------+
; Name                                                                                                                                                           ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------------------------+
; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|altsyncram_70d2:altsyncram1|ALTSYNCRAM                             ; AUTO ; True Dual Port   ; 4096         ; 8            ; 4096         ; 8            ; 32768  ; cgrom8x16.hex                ;
; VGA:VGA|alt_vram:VRAM|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|ALTSYNCRAM                                                                ; AUTO ; Simple Dual Port ; 512          ; 8            ; 512          ; 8            ; 4096   ; None                         ;
; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|ALTSYNCRAM                                         ; AUTO ; True Dual Port   ; 32768        ; 8            ; 32768        ; 8            ; 262144 ; None                         ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a024:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 1024         ; 96           ; 1024         ; 96           ; 98304  ; None                         ;
; ukp:ukp|ARAMB4_S4_S8:keyboard|altsyncram:altsyncram_component|altsyncram_vu52:auto_generated|ALTSYNCRAM                                                        ; AUTO ; True Dual Port   ; 1024         ; 4            ; 512          ; 8            ; 4096   ; None                         ;
; ukp:ukp|ukprom:ukprom|altsyncram:WideOr7_rtl_0|altsyncram_ofv:auto_generated|ALTSYNCRAM                                                                        ; AUTO ; ROM              ; 1024         ; 4            ; --           ; --           ; 4096   ; pc-8001onDE0.pc80010.rtl.mif ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                            ;
+--------+--------------+---------+--------------+--------------+---------------------------------------+--------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                       ; IP Include File                                                          ;
+--------+--------------+---------+--------------+--------------+---------------------------------------+--------------------------------------------------------------------------+
; Altera ; ROM: 1-PORT  ; 11.1    ; N/A          ; N/A          ; |pc8001|VGA:VGA|alt_cgrom_8x16:CGROM  ; D:/home/inouema/work/git/pc-8001onDE0/project/rtl/altip/alt_cgrom_8x16.v ;
; Altera ; RAM: 2-PORT  ; 11.1    ; N/A          ; N/A          ; |pc8001|VGA:VGA|alt_vram:VRAM         ; D:/home/inouema/work/git/pc-8001onDE0/project/rtl/altip/alt_vram.v       ;
; Altera ; RAM: 1-PORT  ; 11.1    ; N/A          ; N/A          ; |pc8001|alt_ram_32kB:ram              ; D:/home/inouema/work/git/pc-8001onDE0/project/rtl/altip/alt_ram_32kB.v   ;
; Altera ; ALTPLL       ; 11.1    ; N/A          ; N/A          ; |pc8001|pll:system_clk                ; D:/home/inouema/work/git/pc-8001onDE0/project/rtl/altip/pll.v            ;
; Altera ; ALTSYNCRAM   ; N/A     ; N/A          ; N/A          ; |pc8001|ukp:ukp|ARAMB4_S4_S8:keyboard ; D:/home/inouema/work/git/pc-8001onDE0/project/rtl/ip/ARAMB4_S4_S8.v      ;
+--------+--------------+---------+--------------+--------------+---------------------------------------+--------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------+
; State Machine - |pc8001|VGA:VGA|state     ;
+----------+----------+----------+----------+
; Name     ; state.00 ; state.10 ; state.01 ;
+----------+----------+----------+----------+
; state.00 ; 0        ; 0        ; 0        ;
; state.01 ; 1        ; 0        ; 1        ;
; state.10 ; 1        ; 1        ; 0        ;
+----------+----------+----------+----------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------+
; State Machine - |pc8001|ukp:ukp|state                                            ;
+--------------+------------+--------------+--------------+-----------+------------+
; Name         ; state.S_B0 ; state.S_LDI1 ; state.S_LDI0 ; state.000 ; state.S_B1 ;
+--------------+------------+--------------+--------------+-----------+------------+
; state.000    ; 0          ; 0            ; 0            ; 0         ; 0          ;
; state.S_LDI0 ; 0          ; 0            ; 1            ; 1         ; 0          ;
; state.S_LDI1 ; 0          ; 1            ; 0            ; 1         ; 0          ;
; state.S_B0   ; 1          ; 0            ; 0            ; 1         ; 0          ;
; state.S_B1   ; 0          ; 0            ; 0            ; 1         ; 1          ;
+--------------+------------+--------------+--------------+-----------+------------+


+------------------------------------------------------------+
; Logic Cells Representing Combinational Loops               ;
+--------------------------------------------------------+---+
; Logic Cell Name                                        ;   ;
+--------------------------------------------------------+---+
; w_ram_ce~0                                             ;   ;
; Number of logic cells representing combinational loops ; 1 ;
+--------------------------------------------------------+---+
Note: All cells listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                   ; Reason for Removal                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fz80:Z80|seq:seq|iff1                                                                                                                           ; Lost fanout                                                                                                                                                 ;
; VGA:VGA|xcnt[6]                                                                                                                                 ; Merged with VGA:VGA|text_adr[6]                                                                                                                             ;
; VGA:VGA|xcnt[5]                                                                                                                                 ; Merged with VGA:VGA|text_adr[5]                                                                                                                             ;
; VGA:VGA|xcnt[4]                                                                                                                                 ; Merged with VGA:VGA|text_adr[4]                                                                                                                             ;
; VGA:VGA|xcnt[3]                                                                                                                                 ; Merged with VGA:VGA|text_adr[3]                                                                                                                             ;
; VGA:VGA|xcnt[2]                                                                                                                                 ; Merged with VGA:VGA|text_adr[2]                                                                                                                             ;
; VGA:VGA|xcnt[1]                                                                                                                                 ; Merged with VGA:VGA|text_adr[1]                                                                                                                             ;
; VGA:VGA|xcnt[0]                                                                                                                                 ; Merged with VGA:VGA|text_adr[0]                                                                                                                             ;
; fz80:Z80|seq:seq|nmiack                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                      ;
; fz80:Z80|seq:seq|eschalt                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                      ;
; fz80:Z80|seq:seq|intack                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                      ;
; fz80:Z80|seq:seq|intmode[0,1]                                                                                                                   ; Lost fanout                                                                                                                                                 ;
; ukp:ukp|state~5                                                                                                                                 ; Lost fanout                                                                                                                                                 ;
; ukp:ukp|state~6                                                                                                                                 ; Lost fanout                                                                                                                                                 ;
; ukp:ukp|interval[0]                                                                                                                             ; Merged with ukp:ukp|clockgen:clockgen|cnt[0]                                                                                                                ;
; rtc:rtc|cnt[0]                                                                                                                                  ; Merged with ukp:ukp|clockgen:clockgen|cnt[0]                                                                                                                ;
; Total Number of Removed Registers = 17                                                                                                          ;                                                                                                                                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|segment_shift_clk_ena                                                      ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed                                                ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[0] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[1] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[2] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[3] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[4] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[5] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[6] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[7] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[8] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[9] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[0]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[0]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[1]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[1]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[2]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[2]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[3]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[3]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[4]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[4]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[5]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[5]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[6]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[6]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[7]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[7]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[8]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[8]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[9]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[9]                                            ;
; Total Number of Removed Registers = 21                                                                                                          ;                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                    ;
+-------------------------+---------------------------+----------------------------------------------------------+
; Register name           ; Reason for Removal        ; Registers Removed due to This Register                   ;
+-------------------------+---------------------------+----------------------------------------------------------+
; fz80:Z80|seq:seq|intack ; Stuck at GND              ; fz80:Z80|seq:seq|intmode[0], fz80:Z80|seq:seq|intmode[1] ;
;                         ; due to stuck port data_in ;                                                          ;
+-------------------------+---------------------------+----------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2189  ;
; Number of registers using Synchronous Clear  ; 70    ;
; Number of registers using Synchronous Load   ; 133   ;
; Number of registers using Asynchronous Clear ; 680   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 976   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                       ; Fan out ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------+
; VGA:VGA|HVGEN:HVGEN|HS                                                                                                                  ; 2       ;
; VGA:VGA|HVGEN:HVGEN|VS                                                                                                                  ; 2       ;
; VGA:VGA|dma_src_adr[8]                                                                                                                  ; 3       ;
; VGA:VGA|dma_src_adr[9]                                                                                                                  ; 3       ;
; sld_hub:auto_hub|tdo                                                                                                                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10] ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]  ; 1       ;
; Total number of inverted registers = 16                                                                                                 ;         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                  ;
+----------------------------------+-------------------------------------+------+
; Register Name                    ; Megafunction                        ; Type ;
+----------------------------------+-------------------------------------+------+
; ukp:ukp|ukprom:ukprom|data[0..3] ; ukp:ukp|ukprom:ukprom|WideOr7_rtl_0 ; ROM  ;
+----------------------------------+-------------------------------------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered                                                                                                                                                                                       ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; |pc8001|ukp:ukp|bitadr[5]                                                                                                                                                                        ;                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; |pc8001|fz80:Z80|reg_2:reg_adrl|q[4]                                                                                                                                                             ;                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; |pc8001|fz80:Z80|reg_2:reg_adrh|q[1]                                                                                                                                                             ;                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; |pc8001|fz80:Z80|reg_simplec:reg_i|q[0]                                                                                                                                                          ;                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; |pc8001|alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                            ;                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; |pc8001|VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                ;                            ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; |pc8001|rtc:rtc|sr[32]                                                                                                                                                                           ;                            ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; |pc8001|rtc:rtc|sr[38]                                                                                                                                                                           ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |pc8001|rtc:rtc|count3c:c_hour1|q[1]                                                                                                                                                             ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |pc8001|rtc:rtc|count4c:c_day1|q[1]                                                                                                                                                              ;                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; |pc8001|fz80:Z80|seq:seq|inst_reg[3]                                                                                                                                                             ;                            ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; |pc8001|fz80:Z80|reg_f:reg_f|q1[6]                                                                                                                                                               ;                            ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; |pc8001|fz80:Z80|reg_f:reg_f|q0[4]                                                                                                                                                               ;                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; |pc8001|fz80:Z80|reg_a:reg_a|q1[6]                                                                                                                                                               ;                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; |pc8001|fz80:Z80|reg_a:reg_a|q0[7]                                                                                                                                                               ;                            ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; |pc8001|VGA:VGA|dma_src_adr[1]                                                                                                                                                                   ;                            ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; |pc8001|VGA:VGA|dma_dst_adr[6]                                                                                                                                                                   ;                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; |pc8001|fz80:Z80|reg_2s:reg_spl|q[2]                                                                                                                                                             ;                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; |pc8001|fz80:Z80|reg_2s:reg_sph|q[4]                                                                                                                                                             ;                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |pc8001|ukp:ukp|w[0]                                                                                                                                                                             ;                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |pc8001|ukp:ukp|w[7]                                                                                                                                                                             ;                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; |pc8001|rtc:rtc|count10:c_second0|q[0]                                                                                                                                                           ;                            ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; |pc8001|rtc:rtc|count6:c_second1|q[2]                                                                                                                                                            ;                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; |pc8001|rtc:rtc|count10:c_minute0|q[1]                                                                                                                                                           ;                            ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; |pc8001|rtc:rtc|count6:c_minute1|q[1]                                                                                                                                                            ;                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; |pc8001|rtc:rtc|count121:c_month|q[3]                                                                                                                                                            ;                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; |pc8001|fz80:Z80|reg_dual2:reg_c|q1[7]                                                                                                                                                           ;                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; |pc8001|fz80:Z80|reg_dual2:reg_c|q0[3]                                                                                                                                                           ;                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; |pc8001|fz80:Z80|reg_dual2:reg_b|q1[6]                                                                                                                                                           ;                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; |pc8001|fz80:Z80|reg_dual2:reg_b|q0[0]                                                                                                                                                           ;                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; |pc8001|fz80:Z80|reg_dual2:reg_e|q1[2]                                                                                                                                                           ;                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; |pc8001|fz80:Z80|reg_dual2:reg_e|q0[1]                                                                                                                                                           ;                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; |pc8001|fz80:Z80|reg_dual2:reg_d|q1[2]                                                                                                                                                           ;                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; |pc8001|fz80:Z80|reg_dual2:reg_d|q0[1]                                                                                                                                                           ;                            ;
; 16:1               ; 4 bits    ; 40 LEs        ; 12 LEs               ; 28 LEs                 ; |pc8001|input_data[2]                                                                                                                                                                            ;                            ;
; 16:1               ; 2 bits    ; 20 LEs        ; 4 LEs                ; 16 LEs                 ; |pc8001|input_data[4]                                                                                                                                                                            ;                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; |pc8001|fz80:Z80|seq:seq|intmode[1]                                                                                                                                                              ;                            ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; |pc8001|alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]             ;                            ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; |pc8001|VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] ;                            ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; |pc8001|VGA:VGA|r_chrline[4]                                                                                                                                                                     ;                            ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; |pc8001|rtc:rtc|count10c:c_hour0|q[3]                                                                                                                                                            ;                            ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; |pc8001|rtc:rtc|count101:c_day0|q[1]                                                                                                                                                             ;                            ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; |pc8001|fz80:Z80|reg_quad3:reg_h|qx[3]                                                                                                                                                           ;                            ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; |pc8001|fz80:Z80|reg_quad3:reg_l|qx[4]                                                                                                                                                           ;                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; |pc8001|fz80:Z80|seq:seq|idd                                                                                                                                                                     ;                            ;
; 24:1               ; 4 bits    ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; |pc8001|alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]                  ;                            ;
; 24:1               ; 4 bits    ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; |pc8001|VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]      ;                            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; |pc8001|fz80:Z80|reg_quad3:reg_h|qy[7]                                                                                                                                                           ;                            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; |pc8001|fz80:Z80|reg_quad3:reg_l|qy[0]                                                                                                                                                           ;                            ;
; 13:1               ; 8 bits    ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; |pc8001|fz80:Z80|reg_quad3:reg_h|q1[4]                                                                                                                                                           ;                            ;
; 13:1               ; 8 bits    ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; |pc8001|fz80:Z80|reg_quad3:reg_h|q0[0]                                                                                                                                                           ;                            ;
; 13:1               ; 8 bits    ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; |pc8001|fz80:Z80|reg_quad3:reg_l|q1[1]                                                                                                                                                           ;                            ;
; 13:1               ; 8 bits    ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; |pc8001|fz80:Z80|reg_quad3:reg_l|q0[7]                                                                                                                                                           ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; |pc8001|VGA:VGA|dma_src_adr[9]                                                                                                                                                                   ;                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; |pc8001|fz80:Z80|reg_quad3:reg_l|Mux7                                                                                                                                                            ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |pc8001|VGA:VGA|Mux0                                                                                                                                                                             ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |pc8001|fz80:Z80|Mux2                                                                                                                                                                            ;                            ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; |pc8001|fz80:Z80|Mux0                                                                                                                                                                            ;                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; |pc8001|ukp:ukp|keydata[3]                                                                                                                                                                       ;                            ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; |pc8001|ukp:ukp|kbd_adr_in[0]                                                                                                                                                                    ;                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; |pc8001|cpu_data_in[7]                                                                                                                                                                           ;                            ;
; 8:1                ; 8 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; |pc8001|fz80:Z80|Mux22                                                                                                                                                                           ;                            ;
; 8:1                ; 8 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; |pc8001|fz80:Z80|Mux13                                                                                                                                                                           ;                            ;
; 8:1                ; 16 bits   ; 80 LEs        ; 64 LEs               ; 16 LEs                 ; |pc8001|fz80:Z80|Mux41                                                                                                                                                                           ;                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; |pc8001|VGA:VGA|state                                                                                                                                                                            ;                            ;
; 16:1               ; 4 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; |pc8001|fz80:Z80|Mux30                                                                                                                                                                           ;                            ;
; 16:1               ; 4 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; |pc8001|fz80:Z80|Mux25                                                                                                                                                                           ;                            ;
; 9:1                ; 4 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; |pc8001|ukp:ukp|state                                                                                                                                                                            ;                            ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                               ;                            ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                               ;                            ;
; 12:1               ; 4 bits    ; 32 LEs        ; 28 LEs               ; 4 LEs                  ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]                                                                                    ;                            ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count                                                             ;                            ;
+--------------------+-----------+---------------+----------------------+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                   ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                    ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for ukp:ukp|ARAMB4_S4_S8:keyboard|altsyncram:altsyncram_component|altsyncram_vu52:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for VGA:VGA|alt_vram:VRAM|altsyncram:altsyncram_component|altsyncram_den1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|altsyncram_70d2:altsyncram1 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a024:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for ukp:ukp|ukprom:ukprom|altsyncram:WideOr7_rtl_0|altsyncram_ofv:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:system_clk|altpll:altpll_component ;
+-------------------------------+-----------------------+-----------------------------+
; Parameter Name                ; Value                 ; Type                        ;
+-------------------------------+-----------------------+-----------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                     ;
; PLL_TYPE                      ; AUTO                  ; Untyped                     ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped                     ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                     ;
; COMPENSATE_CLOCK              ; CLK2                  ; Untyped                     ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                     ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                     ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer              ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                     ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                     ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                     ;
; LOCK_HIGH                     ; 1                     ; Untyped                     ;
; LOCK_LOW                      ; 1                     ; Untyped                     ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped                     ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped                     ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                     ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                     ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                     ;
; SKIP_VCO                      ; OFF                   ; Untyped                     ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                     ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                     ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                     ;
; BANDWIDTH                     ; 0                     ; Untyped                     ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                     ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                     ;
; DOWN_SPREAD                   ; 0                     ; Untyped                     ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                     ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                     ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                     ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                     ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                     ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                     ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                     ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped                     ;
; CLK3_MULTIPLY_BY              ; 7159                  ; Signed Integer              ;
; CLK2_MULTIPLY_BY              ; 1                     ; Signed Integer              ;
; CLK1_MULTIPLY_BY              ; 4                     ; Signed Integer              ;
; CLK0_MULTIPLY_BY              ; 2                     ; Signed Integer              ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                     ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                     ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                     ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                     ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                     ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped                     ;
; CLK3_DIVIDE_BY                ; 25000                 ; Signed Integer              ;
; CLK2_DIVIDE_BY                ; 2                     ; Signed Integer              ;
; CLK1_DIVIDE_BY                ; 25                    ; Signed Integer              ;
; CLK0_DIVIDE_BY                ; 25                    ; Signed Integer              ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                     ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                     ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                     ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                     ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                     ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                     ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                     ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped                     ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped                     ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped                     ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                     ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                     ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                     ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                     ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                     ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                     ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                     ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                     ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                     ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                     ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                     ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped                     ;
; CLK3_DUTY_CYCLE               ; 50                    ; Signed Integer              ;
; CLK2_DUTY_CYCLE               ; 50                    ; Signed Integer              ;
; CLK1_DUTY_CYCLE               ; 50                    ; Signed Integer              ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer              ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                     ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                     ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                     ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                     ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                     ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                     ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                     ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                     ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                     ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                     ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                     ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                     ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                     ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                     ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                     ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                     ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                     ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                     ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                     ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                     ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                     ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                     ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                     ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                     ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                     ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                     ;
; DPA_DIVIDER                   ; 0                     ; Untyped                     ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                     ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                     ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                     ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                     ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                     ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                     ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                     ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                     ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                     ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                     ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                     ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                     ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                     ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                     ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                     ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                     ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                     ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                     ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                     ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                     ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                     ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                     ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                     ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                     ;
; VCO_MIN                       ; 0                     ; Untyped                     ;
; VCO_MAX                       ; 0                     ; Untyped                     ;
; VCO_CENTER                    ; 0                     ; Untyped                     ;
; PFD_MIN                       ; 0                     ; Untyped                     ;
; PFD_MAX                       ; 0                     ; Untyped                     ;
; M_INITIAL                     ; 0                     ; Untyped                     ;
; M                             ; 0                     ; Untyped                     ;
; N                             ; 1                     ; Untyped                     ;
; M2                            ; 1                     ; Untyped                     ;
; N2                            ; 1                     ; Untyped                     ;
; SS                            ; 1                     ; Untyped                     ;
; C0_HIGH                       ; 0                     ; Untyped                     ;
; C1_HIGH                       ; 0                     ; Untyped                     ;
; C2_HIGH                       ; 0                     ; Untyped                     ;
; C3_HIGH                       ; 0                     ; Untyped                     ;
; C4_HIGH                       ; 0                     ; Untyped                     ;
; C5_HIGH                       ; 0                     ; Untyped                     ;
; C6_HIGH                       ; 0                     ; Untyped                     ;
; C7_HIGH                       ; 0                     ; Untyped                     ;
; C8_HIGH                       ; 0                     ; Untyped                     ;
; C9_HIGH                       ; 0                     ; Untyped                     ;
; C0_LOW                        ; 0                     ; Untyped                     ;
; C1_LOW                        ; 0                     ; Untyped                     ;
; C2_LOW                        ; 0                     ; Untyped                     ;
; C3_LOW                        ; 0                     ; Untyped                     ;
; C4_LOW                        ; 0                     ; Untyped                     ;
; C5_LOW                        ; 0                     ; Untyped                     ;
; C6_LOW                        ; 0                     ; Untyped                     ;
; C7_LOW                        ; 0                     ; Untyped                     ;
; C8_LOW                        ; 0                     ; Untyped                     ;
; C9_LOW                        ; 0                     ; Untyped                     ;
; C0_INITIAL                    ; 0                     ; Untyped                     ;
; C1_INITIAL                    ; 0                     ; Untyped                     ;
; C2_INITIAL                    ; 0                     ; Untyped                     ;
; C3_INITIAL                    ; 0                     ; Untyped                     ;
; C4_INITIAL                    ; 0                     ; Untyped                     ;
; C5_INITIAL                    ; 0                     ; Untyped                     ;
; C6_INITIAL                    ; 0                     ; Untyped                     ;
; C7_INITIAL                    ; 0                     ; Untyped                     ;
; C8_INITIAL                    ; 0                     ; Untyped                     ;
; C9_INITIAL                    ; 0                     ; Untyped                     ;
; C0_MODE                       ; BYPASS                ; Untyped                     ;
; C1_MODE                       ; BYPASS                ; Untyped                     ;
; C2_MODE                       ; BYPASS                ; Untyped                     ;
; C3_MODE                       ; BYPASS                ; Untyped                     ;
; C4_MODE                       ; BYPASS                ; Untyped                     ;
; C5_MODE                       ; BYPASS                ; Untyped                     ;
; C6_MODE                       ; BYPASS                ; Untyped                     ;
; C7_MODE                       ; BYPASS                ; Untyped                     ;
; C8_MODE                       ; BYPASS                ; Untyped                     ;
; C9_MODE                       ; BYPASS                ; Untyped                     ;
; C0_PH                         ; 0                     ; Untyped                     ;
; C1_PH                         ; 0                     ; Untyped                     ;
; C2_PH                         ; 0                     ; Untyped                     ;
; C3_PH                         ; 0                     ; Untyped                     ;
; C4_PH                         ; 0                     ; Untyped                     ;
; C5_PH                         ; 0                     ; Untyped                     ;
; C6_PH                         ; 0                     ; Untyped                     ;
; C7_PH                         ; 0                     ; Untyped                     ;
; C8_PH                         ; 0                     ; Untyped                     ;
; C9_PH                         ; 0                     ; Untyped                     ;
; L0_HIGH                       ; 1                     ; Untyped                     ;
; L1_HIGH                       ; 1                     ; Untyped                     ;
; G0_HIGH                       ; 1                     ; Untyped                     ;
; G1_HIGH                       ; 1                     ; Untyped                     ;
; G2_HIGH                       ; 1                     ; Untyped                     ;
; G3_HIGH                       ; 1                     ; Untyped                     ;
; E0_HIGH                       ; 1                     ; Untyped                     ;
; E1_HIGH                       ; 1                     ; Untyped                     ;
; E2_HIGH                       ; 1                     ; Untyped                     ;
; E3_HIGH                       ; 1                     ; Untyped                     ;
; L0_LOW                        ; 1                     ; Untyped                     ;
; L1_LOW                        ; 1                     ; Untyped                     ;
; G0_LOW                        ; 1                     ; Untyped                     ;
; G1_LOW                        ; 1                     ; Untyped                     ;
; G2_LOW                        ; 1                     ; Untyped                     ;
; G3_LOW                        ; 1                     ; Untyped                     ;
; E0_LOW                        ; 1                     ; Untyped                     ;
; E1_LOW                        ; 1                     ; Untyped                     ;
; E2_LOW                        ; 1                     ; Untyped                     ;
; E3_LOW                        ; 1                     ; Untyped                     ;
; L0_INITIAL                    ; 1                     ; Untyped                     ;
; L1_INITIAL                    ; 1                     ; Untyped                     ;
; G0_INITIAL                    ; 1                     ; Untyped                     ;
; G1_INITIAL                    ; 1                     ; Untyped                     ;
; G2_INITIAL                    ; 1                     ; Untyped                     ;
; G3_INITIAL                    ; 1                     ; Untyped                     ;
; E0_INITIAL                    ; 1                     ; Untyped                     ;
; E1_INITIAL                    ; 1                     ; Untyped                     ;
; E2_INITIAL                    ; 1                     ; Untyped                     ;
; E3_INITIAL                    ; 1                     ; Untyped                     ;
; L0_MODE                       ; BYPASS                ; Untyped                     ;
; L1_MODE                       ; BYPASS                ; Untyped                     ;
; G0_MODE                       ; BYPASS                ; Untyped                     ;
; G1_MODE                       ; BYPASS                ; Untyped                     ;
; G2_MODE                       ; BYPASS                ; Untyped                     ;
; G3_MODE                       ; BYPASS                ; Untyped                     ;
; E0_MODE                       ; BYPASS                ; Untyped                     ;
; E1_MODE                       ; BYPASS                ; Untyped                     ;
; E2_MODE                       ; BYPASS                ; Untyped                     ;
; E3_MODE                       ; BYPASS                ; Untyped                     ;
; L0_PH                         ; 0                     ; Untyped                     ;
; L1_PH                         ; 0                     ; Untyped                     ;
; G0_PH                         ; 0                     ; Untyped                     ;
; G1_PH                         ; 0                     ; Untyped                     ;
; G2_PH                         ; 0                     ; Untyped                     ;
; G3_PH                         ; 0                     ; Untyped                     ;
; E0_PH                         ; 0                     ; Untyped                     ;
; E1_PH                         ; 0                     ; Untyped                     ;
; E2_PH                         ; 0                     ; Untyped                     ;
; E3_PH                         ; 0                     ; Untyped                     ;
; M_PH                          ; 0                     ; Untyped                     ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                     ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                     ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                     ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                     ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                     ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                     ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                     ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                     ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                     ;
; CLK0_COUNTER                  ; G0                    ; Untyped                     ;
; CLK1_COUNTER                  ; G0                    ; Untyped                     ;
; CLK2_COUNTER                  ; G0                    ; Untyped                     ;
; CLK3_COUNTER                  ; G0                    ; Untyped                     ;
; CLK4_COUNTER                  ; G0                    ; Untyped                     ;
; CLK5_COUNTER                  ; G0                    ; Untyped                     ;
; CLK6_COUNTER                  ; E0                    ; Untyped                     ;
; CLK7_COUNTER                  ; E1                    ; Untyped                     ;
; CLK8_COUNTER                  ; E2                    ; Untyped                     ;
; CLK9_COUNTER                  ; E3                    ; Untyped                     ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                     ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                     ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                     ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                     ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                     ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                     ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                     ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                     ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                     ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                     ;
; M_TIME_DELAY                  ; 0                     ; Untyped                     ;
; N_TIME_DELAY                  ; 0                     ; Untyped                     ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                     ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                     ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                     ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                     ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                     ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                     ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                     ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                     ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                     ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                     ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                     ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                     ;
; VCO_POST_SCALE                ; 0                     ; Untyped                     ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                     ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                     ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                     ;
; INTENDED_DEVICE_FAMILY        ; Cyclone III           ; Untyped                     ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                     ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                     ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                     ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                     ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                     ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                     ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                     ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                     ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                     ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                     ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                     ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                     ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                     ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                     ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                     ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                     ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                     ;
; PORT_CLK1                     ; PORT_USED             ; Untyped                     ;
; PORT_CLK2                     ; PORT_USED             ; Untyped                     ;
; PORT_CLK3                     ; PORT_USED             ; Untyped                     ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped                     ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                     ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                     ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                     ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                     ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                     ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                     ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                     ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                     ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                     ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                     ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                     ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                     ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                     ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                     ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                     ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                     ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                     ;
; PORT_ARESET                   ; PORT_UNUSED           ; Untyped                     ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                     ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                     ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                     ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                     ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                     ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                     ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                     ;
; PORT_LOCKED                   ; PORT_UNUSED           ; Untyped                     ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                     ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                     ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                     ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                     ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                     ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                     ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                     ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                     ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                     ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                     ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                     ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                     ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                     ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                     ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                     ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                     ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                     ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                     ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                     ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                     ;
; CBXI_PARAMETER                ; pll_altpll            ; Untyped                     ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                     ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                     ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer              ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                     ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                     ;
; DEVICE_FAMILY                 ; Cyclone III           ; Untyped                     ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                     ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                     ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE              ;
+-------------------------------+-----------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fz80:Z80|seq:seq ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; S_IF1          ; 0000  ; Unsigned Binary                      ;
; S_IF2          ; 0001  ; Unsigned Binary                      ;
; S_IMM1         ; 0010  ; Unsigned Binary                      ;
; S_IMM2         ; 0011  ; Unsigned Binary                      ;
; S_MR1          ; 0100  ; Unsigned Binary                      ;
; S_MR2          ; 0101  ; Unsigned Binary                      ;
; S_DISP         ; 0110  ; Unsigned Binary                      ;
; S_IN           ; 0111  ; Unsigned Binary                      ;
; S_IACK         ; 1000  ; Unsigned Binary                      ;
; S_MW1          ; 1100  ; Unsigned Binary                      ;
; S_MW2          ; 1101  ; Unsigned Binary                      ;
; S_OUT          ; 1111  ; Unsigned Binary                      ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alt_ram_32kB:ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------+
; Parameter Name                     ; Value                ; Type                              ;
+------------------------------------+----------------------+-----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                           ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                           ;
; WIDTH_A                            ; 8                    ; Signed Integer                    ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                    ;
; NUMWORDS_A                         ; 32768                ; Signed Integer                    ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WIDTH_B                            ; 1                    ; Untyped                           ;
; WIDTHAD_B                          ; 1                    ; Untyped                           ;
; NUMWORDS_B                         ; 1                    ; Untyped                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                           ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                           ;
; CBXI_PARAMETER                     ; altsyncram_4ki1      ; Untyped                           ;
+------------------------------------+----------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2 ;
+-------------------------+-----------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value     ; Type                                                                                                             ;
+-------------------------+-----------+------------------------------------------------------------------------------------------------------------------+
; SLD_NODE_INFO           ; 135818752 ; Signed Integer                                                                                                   ;
; SLD_AUTO_INSTANCE_INDEX ; yes       ; String                                                                                                           ;
; SLD_IP_VERSION          ; 1         ; Signed Integer                                                                                                   ;
; SLD_IP_MINOR_VERSION    ; 3         ; Signed Integer                                                                                                   ;
; SLD_COMMON_IP_VERSION   ; 0         ; Signed Integer                                                                                                   ;
; width_word              ; 8         ; Untyped                                                                                                          ;
; numwords                ; 32768     ; Untyped                                                                                                          ;
; widthad                 ; 15        ; Untyped                                                                                                          ;
; shift_count_bits        ; 4         ; Untyped                                                                                                          ;
; cvalue                  ; 00000000  ; Untyped                                                                                                          ;
; is_data_in_ram          ; 1         ; Untyped                                                                                                          ;
; is_readable             ; 1         ; Untyped                                                                                                          ;
; node_name               ; 805306368 ; Untyped                                                                                                          ;
+-------------------------+-----------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------+
; Parameter Settings for User Entity Instance: ukp:ukp ;
+----------------+-------+-----------------------------+
; Parameter Name ; Value ; Type                        ;
+----------------+-------+-----------------------------+
; S_OPCODE       ; 0     ; Signed Integer              ;
; S_LDI0         ; 1     ; Signed Integer              ;
; S_LDI1         ; 2     ; Signed Integer              ;
; S_B0           ; 3     ; Signed Integer              ;
; S_B1           ; 4     ; Signed Integer              ;
+----------------+-------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ukp:ukp|ARAMB4_S4_S8:keyboard|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                           ;
+------------------------------------+----------------------+------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                        ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                        ;
; WIDTH_A                            ; 4                    ; Signed Integer                                 ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                 ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                        ;
; ADDRESS_ACLR_A                     ; CLEAR0               ; Untyped                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_A                   ; CLEAR0               ; Untyped                                        ;
; INDATA_ACLR_A                      ; CLEAR0               ; Untyped                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WIDTH_B                            ; 8                    ; Signed Integer                                 ;
; WIDTHAD_B                          ; 9                    ; Signed Integer                                 ;
; NUMWORDS_B                         ; 512                  ; Signed Integer                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                        ;
; INDATA_ACLR_B                      ; CLEAR1               ; Untyped                                        ;
; WRCONTROL_ACLR_B                   ; CLEAR1               ; Untyped                                        ;
; ADDRESS_ACLR_B                     ; CLEAR1               ; Untyped                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                 ;
; RAM_BLOCK_TYPE                     ; M4K                  ; Untyped                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                        ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                        ;
; CBXI_PARAMETER                     ; altsyncram_vu52      ; Untyped                                        ;
+------------------------------------+----------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA:VGA|HVGEN:HVGEN ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; HMAX           ; 800   ; Signed Integer                          ;
; VMAX           ; 525   ; Signed Integer                          ;
; HS_START       ; 671   ; Signed Integer                          ;
; HS_END         ; 767   ; Signed Integer                          ;
; VS_START       ; 449   ; Signed Integer                          ;
; VS_END         ; 451   ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA:VGA|alt_vram:VRAM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------+
; Parameter Name                     ; Value                ; Type                                   ;
+------------------------------------+----------------------+----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                ;
; WIDTH_A                            ; 8                    ; Signed Integer                         ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                         ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                ;
; WIDTH_B                            ; 8                    ; Signed Integer                         ;
; WIDTHAD_B                          ; 9                    ; Signed Integer                         ;
; NUMWORDS_B                         ; 512                  ; Signed Integer                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                ;
; CBXI_PARAMETER                     ; altsyncram_den1      ; Untyped                                ;
+------------------------------------+----------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                          ;
+------------------------------------+----------------------+-----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                       ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                       ;
; WIDTH_A                            ; 8                    ; Signed Integer                                ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WIDTH_B                            ; 1                    ; Untyped                                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; INIT_FILE                          ; cgrom8x16.hex        ; Untyped                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                       ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                       ;
; CBXI_PARAMETER                     ; altsyncram_b4b1      ; Untyped                                       ;
+------------------------------------+----------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|sld_mod_ram_rom:mgl_prim2 ;
+-------------------------+-----------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value     ; Type                                                                                                                         ;
+-------------------------+-----------+------------------------------------------------------------------------------------------------------------------------------+
; SLD_NODE_INFO           ; 135818752 ; Signed Integer                                                                                                               ;
; SLD_AUTO_INSTANCE_INDEX ; yes       ; String                                                                                                                       ;
; SLD_IP_VERSION          ; 1         ; Signed Integer                                                                                                               ;
; SLD_IP_MINOR_VERSION    ; 3         ; Signed Integer                                                                                                               ;
; SLD_COMMON_IP_VERSION   ; 0         ; Signed Integer                                                                                                               ;
; width_word              ; 8         ; Untyped                                                                                                                      ;
; numwords                ; 4096      ; Untyped                                                                                                                      ;
; widthad                 ; 12        ; Untyped                                                                                                                      ;
; shift_count_bits        ; 4         ; Untyped                                                                                                                      ;
; cvalue                  ; 00000000  ; Untyped                                                                                                                      ;
; is_data_in_ram          ; 1         ; Untyped                                                                                                                      ;
; is_readable             ; 1         ; Untyped                                                                                                                      ;
; node_name               ; 822083584 ; Untyped                                                                                                                      ;
+-------------------------+-----------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                    ; Type           ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                            ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                        ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                        ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                        ; Signed Integer ;
; sld_data_bits                                   ; 96                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_trigger_bits                                ; 96                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; sld_node_crc_hiword                             ; 4268                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_node_crc_loword                             ; 51943                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                                                                                                                                                                                                                                                                                        ; Signed Integer ;
; sld_sample_depth                                ; 1024                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_segment_size                                ; 1024                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; SLD_RAM_BLOCK_TYPE                              ; AUTO                                                                                                                                                                                                                                                                                                                     ; String         ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                        ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                        ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                     ; String         ;
; sld_inversion_mask_length                       ; 312                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                                                                                                                                                                                                                                                                                                        ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                        ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                      ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                        ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                        ; Signed Integer ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_hub:auto_hub                                                                             ;
+--------------------------+--------------------------------------------------------------------------------------------------+-----------------+
; Parameter Name           ; Value                                                                                            ; Type            ;
+--------------------------+--------------------------------------------------------------------------------------------------+-----------------+
; sld_hub_ip_version       ; 1                                                                                                ; Untyped         ;
; sld_hub_ip_minor_version ; 4                                                                                                ; Untyped         ;
; sld_common_ip_version    ; 0                                                                                                ; Untyped         ;
; device_family            ; Cyclone III                                                                                      ; Untyped         ;
; n_nodes                  ; 3                                                                                                ; Untyped         ;
; n_sel_bits               ; 2                                                                                                ; Untyped         ;
; n_node_ir_bits           ; 8                                                                                                ; Untyped         ;
; node_info                ; 001100000000000001101110000000000000100000011000011011100000000100001000000110000110111000000000 ; Unsigned Binary ;
; compilation_mode         ; 1                                                                                                ; Untyped         ;
; BROADCAST_FEATURE        ; 1                                                                                                ; Signed Integer  ;
; FORCE_IR_CAPTURE_FEATURE ; 1                                                                                                ; Signed Integer  ;
+--------------------------+--------------------------------------------------------------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ukp:ukp|ukprom:ukprom|altsyncram:WideOr7_rtl_0 ;
+------------------------------------+------------------------------+-----------------------------+
; Parameter Name                     ; Value                        ; Type                        ;
+------------------------------------+------------------------------+-----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                            ; Untyped                     ;
; AUTO_CARRY_CHAINS                  ; ON                           ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                          ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                ; ON                           ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                          ; IGNORE_CASCADE              ;
; WIDTH_BYTEENA                      ; 1                            ; Untyped                     ;
; OPERATION_MODE                     ; ROM                          ; Untyped                     ;
; WIDTH_A                            ; 4                            ; Untyped                     ;
; WIDTHAD_A                          ; 10                           ; Untyped                     ;
; NUMWORDS_A                         ; 1024                         ; Untyped                     ;
; OUTDATA_REG_A                      ; UNREGISTERED                 ; Untyped                     ;
; ADDRESS_ACLR_A                     ; NONE                         ; Untyped                     ;
; OUTDATA_ACLR_A                     ; NONE                         ; Untyped                     ;
; WRCONTROL_ACLR_A                   ; NONE                         ; Untyped                     ;
; INDATA_ACLR_A                      ; NONE                         ; Untyped                     ;
; BYTEENA_ACLR_A                     ; NONE                         ; Untyped                     ;
; WIDTH_B                            ; 1                            ; Untyped                     ;
; WIDTHAD_B                          ; 1                            ; Untyped                     ;
; NUMWORDS_B                         ; 1                            ; Untyped                     ;
; INDATA_REG_B                       ; CLOCK1                       ; Untyped                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                       ; Untyped                     ;
; RDCONTROL_REG_B                    ; CLOCK1                       ; Untyped                     ;
; ADDRESS_REG_B                      ; CLOCK1                       ; Untyped                     ;
; OUTDATA_REG_B                      ; UNREGISTERED                 ; Untyped                     ;
; BYTEENA_REG_B                      ; CLOCK1                       ; Untyped                     ;
; INDATA_ACLR_B                      ; NONE                         ; Untyped                     ;
; WRCONTROL_ACLR_B                   ; NONE                         ; Untyped                     ;
; ADDRESS_ACLR_B                     ; NONE                         ; Untyped                     ;
; OUTDATA_ACLR_B                     ; NONE                         ; Untyped                     ;
; RDCONTROL_ACLR_B                   ; NONE                         ; Untyped                     ;
; BYTEENA_ACLR_B                     ; NONE                         ; Untyped                     ;
; WIDTH_BYTEENA_A                    ; 1                            ; Untyped                     ;
; WIDTH_BYTEENA_B                    ; 1                            ; Untyped                     ;
; RAM_BLOCK_TYPE                     ; AUTO                         ; Untyped                     ;
; BYTE_SIZE                          ; 8                            ; Untyped                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                    ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ         ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ         ; Untyped                     ;
; INIT_FILE                          ; pc-8001onDE0.pc80010.rtl.mif ; Untyped                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                       ; Untyped                     ;
; MAXIMUM_DEPTH                      ; 0                            ; Untyped                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                       ; Untyped                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                       ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                       ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                       ; Untyped                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN              ; Untyped                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN              ; Untyped                     ;
; ENABLE_ECC                         ; FALSE                        ; Untyped                     ;
; WIDTH_ECCSTATUS                    ; 3                            ; Untyped                     ;
; DEVICE_FAMILY                      ; Cyclone III                  ; Untyped                     ;
; CBXI_PARAMETER                     ; altsyncram_ofv               ; Untyped                     ;
+------------------------------------+------------------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                           ;
+-------------------------------+----------------------------------------+
; Name                          ; Value                                  ;
+-------------------------------+----------------------------------------+
; Number of entity instances    ; 1                                      ;
; Entity Instance               ; pll:system_clk|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                 ;
;     -- PLL_TYPE               ; AUTO                                   ;
;     -- PRIMARY_CLOCK          ; INCLK0                                 ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                  ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                      ;
;     -- VCO_MULTIPLY_BY        ; 0                                      ;
;     -- VCO_DIVIDE_BY          ; 0                                      ;
+-------------------------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                          ;
+-------------------------------------------+---------------------------------------------------------------+
; Name                                      ; Value                                                         ;
+-------------------------------------------+---------------------------------------------------------------+
; Number of entity instances                ; 5                                                             ;
; Entity Instance                           ; alt_ram_32kB:ram|altsyncram:altsyncram_component              ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                   ;
;     -- WIDTH_A                            ; 8                                                             ;
;     -- NUMWORDS_A                         ; 32768                                                         ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                        ;
;     -- WIDTH_B                            ; 1                                                             ;
;     -- NUMWORDS_B                         ; 1                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                     ;
; Entity Instance                           ; ukp:ukp|ARAMB4_S4_S8:keyboard|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                               ;
;     -- WIDTH_A                            ; 4                                                             ;
;     -- NUMWORDS_A                         ; 1024                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                  ;
;     -- WIDTH_B                            ; 8                                                             ;
;     -- NUMWORDS_B                         ; 512                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                  ;
;     -- RAM_BLOCK_TYPE                     ; M4K                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                     ;
; Entity Instance                           ; VGA:VGA|alt_vram:VRAM|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                     ;
;     -- WIDTH_A                            ; 8                                                             ;
;     -- NUMWORDS_A                         ; 512                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                  ;
;     -- WIDTH_B                            ; 8                                                             ;
;     -- NUMWORDS_B                         ; 512                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                        ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                     ;
; Entity Instance                           ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; ROM                                                           ;
;     -- WIDTH_A                            ; 8                                                             ;
;     -- NUMWORDS_A                         ; 4096                                                          ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                        ;
;     -- WIDTH_B                            ; 1                                                             ;
;     -- NUMWORDS_B                         ; 1                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                     ;
; Entity Instance                           ; ukp:ukp|ukprom:ukprom|altsyncram:WideOr7_rtl_0                ;
;     -- OPERATION_MODE                     ; ROM                                                           ;
;     -- WIDTH_A                            ; 4                                                             ;
;     -- NUMWORDS_A                         ; 1024                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                  ;
;     -- WIDTH_B                            ; 1                                                             ;
;     -- NUMWORDS_B                         ; 1                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                     ;
+-------------------------------------------+---------------------------------------------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "VGA:VGA|alt_vram:VRAM" ;
+-----------------+-------+----------+--------------+
; Port            ; Type  ; Severity ; Details      ;
+-----------------+-------+----------+--------------+
; wraddress[8..7] ; Input ; Info     ; Stuck at GND ;
; rdaddress[8..7] ; Input ; Info     ; Stuck at GND ;
+-----------------+-------+----------+--------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA:VGA"                                                                                       ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; ram_adr[16..15] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "rtc:rtc"               ;
+------+--------+----------+------------------------+
; Port ; Type   ; Severity ; Details                ;
+------+--------+----------+------------------------+
; ind  ; Output ; Info     ; Explicitly unconnected ;
+------+--------+----------+------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "ukp:ukp|ARAMB4_S4_S8:keyboard"    ;
+-----------------+--------+----------+------------------------+
; Port            ; Type   ; Severity ; Details                ;
+-----------------+--------+----------+------------------------+
; address_a[9..6] ; Input  ; Info     ; Stuck at GND           ;
; data_b          ; Input  ; Info     ; Stuck at GND           ;
; address_b[8..5] ; Input  ; Info     ; Stuck at GND           ;
; wren_b          ; Input  ; Info     ; Stuck at GND           ;
; enable_b        ; Input  ; Info     ; Stuck at VCC           ;
; aclr_a          ; Input  ; Info     ; Stuck at GND           ;
; aclr_b          ; Input  ; Info     ; Stuck at GND           ;
; q_a             ; Output ; Info     ; Explicitly unconnected ;
+-----------------+--------+----------+------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fz80:Z80|alu:alu"                                                                       ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; co[5..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; co[2..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fz80:Z80"                                                                                 ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; intreq     ; Input  ; Info     ; Stuck at GND                                                                        ;
; nmireq     ; Input  ; Info     ; Stuck at GND                                                                        ;
; intack_out ; Output ; Info     ; Explicitly unconnected                                                              ;
; mr         ; Output ; Info     ; Explicitly unconnected                                                              ;
; m1         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; radr       ; Output ; Info     ; Explicitly unconnected                                                              ;
; nmiack_out ; Output ; Info     ; Explicitly unconnected                                                              ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll:system_clk"                                                                     ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; c0   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; c1   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; c3   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 96                  ; 96               ; 1024         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                                ;
+----------------+-------------+-------+-------+------------+---------------------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                                          ;
+----------------+-------------+-------+-------+------------+---------------------------------------------------------------------------------------------+
; 0              ; 0           ; 8     ; 32768 ; Read/Write ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated             ;
; 1              ; 1           ; 8     ; 4096  ; Read/Write ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated ;
+----------------+-------------+-------+-------+------------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------+
; Elapsed Time Per Partition                    ;
+--------------------------------+--------------+
; Partition Name                 ; Elapsed Time ;
+--------------------------------+--------------+
; Top                            ; 00:00:14     ;
; sld_signaltap:auto_signaltap_0 ; 00:00:04     ;
+--------------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                                                                                                                    ;
+------------------------------------+---------------+-----------+----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                               ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection                                                                                                                          ; Details                                                                                                                                                        ;
+------------------------------------+---------------+-----------+----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I_CLK_50M                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; I_CLK_50M                                                                                                                                  ; N/A                                                                                                                                                            ;
; VGA:VGA|HVGEN:HVGEN|H_CNT[0]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA:VGA|HVGEN:HVGEN|H_CNT[0]                                                                                                               ; N/A                                                                                                                                                            ;
; VGA:VGA|HVGEN:HVGEN|H_CNT[0]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA:VGA|HVGEN:HVGEN|H_CNT[0]                                                                                                               ; N/A                                                                                                                                                            ;
; VGA:VGA|HVGEN:HVGEN|H_CNT[1]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA:VGA|HVGEN:HVGEN|H_CNT[1]                                                                                                               ; N/A                                                                                                                                                            ;
; VGA:VGA|HVGEN:HVGEN|H_CNT[1]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA:VGA|HVGEN:HVGEN|H_CNT[1]                                                                                                               ; N/A                                                                                                                                                            ;
; VGA:VGA|HVGEN:HVGEN|H_CNT[2]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA:VGA|HVGEN:HVGEN|H_CNT[2]                                                                                                               ; N/A                                                                                                                                                            ;
; VGA:VGA|HVGEN:HVGEN|H_CNT[2]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA:VGA|HVGEN:HVGEN|H_CNT[2]                                                                                                               ; N/A                                                                                                                                                            ;
; VGA:VGA|HVGEN:HVGEN|H_CNT[3]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA:VGA|HVGEN:HVGEN|H_CNT[3]                                                                                                               ; N/A                                                                                                                                                            ;
; VGA:VGA|HVGEN:HVGEN|H_CNT[3]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA:VGA|HVGEN:HVGEN|H_CNT[3]                                                                                                               ; N/A                                                                                                                                                            ;
; VGA:VGA|HVGEN:HVGEN|H_CNT[4]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA:VGA|HVGEN:HVGEN|H_CNT[4]                                                                                                               ; N/A                                                                                                                                                            ;
; VGA:VGA|HVGEN:HVGEN|H_CNT[4]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA:VGA|HVGEN:HVGEN|H_CNT[4]                                                                                                               ; N/A                                                                                                                                                            ;
; VGA:VGA|HVGEN:HVGEN|H_CNT[5]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA:VGA|HVGEN:HVGEN|H_CNT[5]                                                                                                               ; N/A                                                                                                                                                            ;
; VGA:VGA|HVGEN:HVGEN|H_CNT[5]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA:VGA|HVGEN:HVGEN|H_CNT[5]                                                                                                               ; N/A                                                                                                                                                            ;
; VGA:VGA|HVGEN:HVGEN|H_CNT[6]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA:VGA|HVGEN:HVGEN|H_CNT[6]                                                                                                               ; N/A                                                                                                                                                            ;
; VGA:VGA|HVGEN:HVGEN|H_CNT[6]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA:VGA|HVGEN:HVGEN|H_CNT[6]                                                                                                               ; N/A                                                                                                                                                            ;
; VGA:VGA|HVGEN:HVGEN|H_CNT[7]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA:VGA|HVGEN:HVGEN|H_CNT[7]                                                                                                               ; N/A                                                                                                                                                            ;
; VGA:VGA|HVGEN:HVGEN|H_CNT[7]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA:VGA|HVGEN:HVGEN|H_CNT[7]                                                                                                               ; N/A                                                                                                                                                            ;
; VGA:VGA|HVGEN:HVGEN|H_CNT[8]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA:VGA|HVGEN:HVGEN|H_CNT[8]                                                                                                               ; N/A                                                                                                                                                            ;
; VGA:VGA|HVGEN:HVGEN|H_CNT[8]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA:VGA|HVGEN:HVGEN|H_CNT[8]                                                                                                               ; N/A                                                                                                                                                            ;
; VGA:VGA|HVGEN:HVGEN|H_CNT[9]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA:VGA|HVGEN:HVGEN|H_CNT[9]                                                                                                               ; N/A                                                                                                                                                            ;
; VGA:VGA|HVGEN:HVGEN|H_CNT[9]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA:VGA|HVGEN:HVGEN|H_CNT[9]                                                                                                               ; N/A                                                                                                                                                            ;
; VGA:VGA|HVGEN:HVGEN|V_CNT[0]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA:VGA|HVGEN:HVGEN|V_CNT[0]                                                                                                               ; N/A                                                                                                                                                            ;
; VGA:VGA|HVGEN:HVGEN|V_CNT[0]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA:VGA|HVGEN:HVGEN|V_CNT[0]                                                                                                               ; N/A                                                                                                                                                            ;
; VGA:VGA|HVGEN:HVGEN|V_CNT[1]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA:VGA|HVGEN:HVGEN|V_CNT[1]                                                                                                               ; N/A                                                                                                                                                            ;
; VGA:VGA|HVGEN:HVGEN|V_CNT[1]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA:VGA|HVGEN:HVGEN|V_CNT[1]                                                                                                               ; N/A                                                                                                                                                            ;
; VGA:VGA|HVGEN:HVGEN|V_CNT[2]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA:VGA|HVGEN:HVGEN|V_CNT[2]                                                                                                               ; N/A                                                                                                                                                            ;
; VGA:VGA|HVGEN:HVGEN|V_CNT[2]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA:VGA|HVGEN:HVGEN|V_CNT[2]                                                                                                               ; N/A                                                                                                                                                            ;
; VGA:VGA|HVGEN:HVGEN|V_CNT[3]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA:VGA|HVGEN:HVGEN|V_CNT[3]                                                                                                               ; N/A                                                                                                                                                            ;
; VGA:VGA|HVGEN:HVGEN|V_CNT[3]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA:VGA|HVGEN:HVGEN|V_CNT[3]                                                                                                               ; N/A                                                                                                                                                            ;
; VGA:VGA|HVGEN:HVGEN|V_CNT[4]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA:VGA|HVGEN:HVGEN|V_CNT[4]                                                                                                               ; N/A                                                                                                                                                            ;
; VGA:VGA|HVGEN:HVGEN|V_CNT[4]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA:VGA|HVGEN:HVGEN|V_CNT[4]                                                                                                               ; N/A                                                                                                                                                            ;
; VGA:VGA|HVGEN:HVGEN|V_CNT[5]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA:VGA|HVGEN:HVGEN|V_CNT[5]                                                                                                               ; N/A                                                                                                                                                            ;
; VGA:VGA|HVGEN:HVGEN|V_CNT[5]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA:VGA|HVGEN:HVGEN|V_CNT[5]                                                                                                               ; N/A                                                                                                                                                            ;
; VGA:VGA|HVGEN:HVGEN|V_CNT[6]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA:VGA|HVGEN:HVGEN|V_CNT[6]                                                                                                               ; N/A                                                                                                                                                            ;
; VGA:VGA|HVGEN:HVGEN|V_CNT[6]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA:VGA|HVGEN:HVGEN|V_CNT[6]                                                                                                               ; N/A                                                                                                                                                            ;
; VGA:VGA|HVGEN:HVGEN|V_CNT[7]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA:VGA|HVGEN:HVGEN|V_CNT[7]                                                                                                               ; N/A                                                                                                                                                            ;
; VGA:VGA|HVGEN:HVGEN|V_CNT[7]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA:VGA|HVGEN:HVGEN|V_CNT[7]                                                                                                               ; N/A                                                                                                                                                            ;
; VGA:VGA|HVGEN:HVGEN|V_CNT[8]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA:VGA|HVGEN:HVGEN|V_CNT[8]                                                                                                               ; N/A                                                                                                                                                            ;
; VGA:VGA|HVGEN:HVGEN|V_CNT[8]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA:VGA|HVGEN:HVGEN|V_CNT[8]                                                                                                               ; N/A                                                                                                                                                            ;
; VGA:VGA|HVGEN:HVGEN|V_CNT[9]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA:VGA|HVGEN:HVGEN|V_CNT[9]                                                                                                               ; N/A                                                                                                                                                            ;
; VGA:VGA|HVGEN:HVGEN|V_CNT[9]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA:VGA|HVGEN:HVGEN|V_CNT[9]                                                                                                               ; N/A                                                                                                                                                            ;
; VGA:VGA|alt_vram:VRAM|data[0]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|mux_tlb:mux6|result_node[0]~9  ; N/A                                                                                                                                                            ;
; VGA:VGA|alt_vram:VRAM|data[0]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|mux_tlb:mux6|result_node[0]~9  ; N/A                                                                                                                                                            ;
; VGA:VGA|alt_vram:VRAM|data[1]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|mux_tlb:mux6|result_node[1]~7  ; N/A                                                                                                                                                            ;
; VGA:VGA|alt_vram:VRAM|data[1]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|mux_tlb:mux6|result_node[1]~7  ; N/A                                                                                                                                                            ;
; VGA:VGA|alt_vram:VRAM|data[2]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|mux_tlb:mux6|result_node[2]~5  ; N/A                                                                                                                                                            ;
; VGA:VGA|alt_vram:VRAM|data[2]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|mux_tlb:mux6|result_node[2]~5  ; N/A                                                                                                                                                            ;
; VGA:VGA|alt_vram:VRAM|data[3]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|mux_tlb:mux6|result_node[3]~15 ; N/A                                                                                                                                                            ;
; VGA:VGA|alt_vram:VRAM|data[3]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|mux_tlb:mux6|result_node[3]~15 ; N/A                                                                                                                                                            ;
; VGA:VGA|alt_vram:VRAM|data[4]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|mux_tlb:mux6|result_node[4]~13 ; N/A                                                                                                                                                            ;
; VGA:VGA|alt_vram:VRAM|data[4]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|mux_tlb:mux6|result_node[4]~13 ; N/A                                                                                                                                                            ;
; VGA:VGA|alt_vram:VRAM|data[5]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|mux_tlb:mux6|result_node[5]~11 ; N/A                                                                                                                                                            ;
; VGA:VGA|alt_vram:VRAM|data[5]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|mux_tlb:mux6|result_node[5]~11 ; N/A                                                                                                                                                            ;
; VGA:VGA|alt_vram:VRAM|data[6]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|mux_tlb:mux6|result_node[6]~3  ; N/A                                                                                                                                                            ;
; VGA:VGA|alt_vram:VRAM|data[6]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|mux_tlb:mux6|result_node[6]~3  ; N/A                                                                                                                                                            ;
; VGA:VGA|alt_vram:VRAM|data[7]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|mux_tlb:mux6|result_node[7]~1  ; N/A                                                                                                                                                            ;
; VGA:VGA|alt_vram:VRAM|data[7]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|mux_tlb:mux6|result_node[7]~1  ; N/A                                                                                                                                                            ;
; VGA:VGA|alt_vram:VRAM|q[0]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA:VGA|alt_vram:VRAM|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|q_b[0]                                                ; N/A                                                                                                                                                            ;
; VGA:VGA|alt_vram:VRAM|q[0]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA:VGA|alt_vram:VRAM|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|q_b[0]                                                ; N/A                                                                                                                                                            ;
; VGA:VGA|alt_vram:VRAM|q[1]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA:VGA|alt_vram:VRAM|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|q_b[1]                                                ; N/A                                                                                                                                                            ;
; VGA:VGA|alt_vram:VRAM|q[1]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA:VGA|alt_vram:VRAM|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|q_b[1]                                                ; N/A                                                                                                                                                            ;
; VGA:VGA|alt_vram:VRAM|q[2]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA:VGA|alt_vram:VRAM|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|q_b[2]                                                ; N/A                                                                                                                                                            ;
; VGA:VGA|alt_vram:VRAM|q[2]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA:VGA|alt_vram:VRAM|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|q_b[2]                                                ; N/A                                                                                                                                                            ;
; VGA:VGA|alt_vram:VRAM|q[3]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA:VGA|alt_vram:VRAM|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|q_b[3]                                                ; N/A                                                                                                                                                            ;
; VGA:VGA|alt_vram:VRAM|q[3]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA:VGA|alt_vram:VRAM|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|q_b[3]                                                ; N/A                                                                                                                                                            ;
; VGA:VGA|alt_vram:VRAM|q[4]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA:VGA|alt_vram:VRAM|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|q_b[4]                                                ; N/A                                                                                                                                                            ;
; VGA:VGA|alt_vram:VRAM|q[4]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA:VGA|alt_vram:VRAM|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|q_b[4]                                                ; N/A                                                                                                                                                            ;
; VGA:VGA|alt_vram:VRAM|q[5]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA:VGA|alt_vram:VRAM|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|q_b[5]                                                ; N/A                                                                                                                                                            ;
; VGA:VGA|alt_vram:VRAM|q[5]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA:VGA|alt_vram:VRAM|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|q_b[5]                                                ; N/A                                                                                                                                                            ;
; VGA:VGA|alt_vram:VRAM|q[6]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA:VGA|alt_vram:VRAM|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|q_b[6]                                                ; N/A                                                                                                                                                            ;
; VGA:VGA|alt_vram:VRAM|q[6]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA:VGA|alt_vram:VRAM|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|q_b[6]                                                ; N/A                                                                                                                                                            ;
; VGA:VGA|alt_vram:VRAM|q[7]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA:VGA|alt_vram:VRAM|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|q_b[7]                                                ; N/A                                                                                                                                                            ;
; VGA:VGA|alt_vram:VRAM|q[7]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA:VGA|alt_vram:VRAM|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|q_b[7]                                                ; N/A                                                                                                                                                            ;
; VGA:VGA|alt_vram:VRAM|rdaddress[0] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA:VGA|rowbuf_adr[0]~0                                                                                                                    ; N/A                                                                                                                                                            ;
; VGA:VGA|alt_vram:VRAM|rdaddress[0] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA:VGA|rowbuf_adr[0]~0                                                                                                                    ; N/A                                                                                                                                                            ;
; VGA:VGA|alt_vram:VRAM|rdaddress[1] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA:VGA|rowbuf_adr[1]~1                                                                                                                    ; N/A                                                                                                                                                            ;
; VGA:VGA|alt_vram:VRAM|rdaddress[1] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA:VGA|rowbuf_adr[1]~1                                                                                                                    ; N/A                                                                                                                                                            ;
; VGA:VGA|alt_vram:VRAM|rdaddress[2] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA:VGA|rowbuf_adr[2]~2                                                                                                                    ; N/A                                                                                                                                                            ;
; VGA:VGA|alt_vram:VRAM|rdaddress[2] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA:VGA|rowbuf_adr[2]~2                                                                                                                    ; N/A                                                                                                                                                            ;
; VGA:VGA|alt_vram:VRAM|rdaddress[3] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA:VGA|rowbuf_adr[3]~3                                                                                                                    ; N/A                                                                                                                                                            ;
; VGA:VGA|alt_vram:VRAM|rdaddress[3] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA:VGA|rowbuf_adr[3]~3                                                                                                                    ; N/A                                                                                                                                                            ;
; VGA:VGA|alt_vram:VRAM|rdaddress[4] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA:VGA|rowbuf_adr[4]~4                                                                                                                    ; N/A                                                                                                                                                            ;
; VGA:VGA|alt_vram:VRAM|rdaddress[4] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA:VGA|rowbuf_adr[4]~4                                                                                                                    ; N/A                                                                                                                                                            ;
; VGA:VGA|alt_vram:VRAM|rdaddress[5] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA:VGA|rowbuf_adr[5]~5                                                                                                                    ; N/A                                                                                                                                                            ;
; VGA:VGA|alt_vram:VRAM|rdaddress[5] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA:VGA|rowbuf_adr[5]~5                                                                                                                    ; N/A                                                                                                                                                            ;
; VGA:VGA|alt_vram:VRAM|rdaddress[6] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA:VGA|rowbuf_adr[6]~6                                                                                                                    ; N/A                                                                                                                                                            ;
; VGA:VGA|alt_vram:VRAM|rdaddress[6] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA:VGA|rowbuf_adr[6]~6                                                                                                                    ; N/A                                                                                                                                                            ;
; VGA:VGA|alt_vram:VRAM|rdaddress[7] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                        ; N/A                                                                                                                                                            ;
; VGA:VGA|alt_vram:VRAM|rdaddress[7] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                        ; N/A                                                                                                                                                            ;
; VGA:VGA|alt_vram:VRAM|rdaddress[8] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                        ; N/A                                                                                                                                                            ;
; VGA:VGA|alt_vram:VRAM|rdaddress[8] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                        ; N/A                                                                                                                                                            ;
; VGA:VGA|alt_vram:VRAM|wraddress[0] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA:VGA|dma_dst_adr[0]                                                                                                                     ; N/A                                                                                                                                                            ;
; VGA:VGA|alt_vram:VRAM|wraddress[0] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA:VGA|dma_dst_adr[0]                                                                                                                     ; N/A                                                                                                                                                            ;
; VGA:VGA|alt_vram:VRAM|wraddress[1] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA:VGA|dma_dst_adr[1]                                                                                                                     ; N/A                                                                                                                                                            ;
; VGA:VGA|alt_vram:VRAM|wraddress[1] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA:VGA|dma_dst_adr[1]                                                                                                                     ; N/A                                                                                                                                                            ;
; VGA:VGA|alt_vram:VRAM|wraddress[2] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA:VGA|dma_dst_adr[2]                                                                                                                     ; N/A                                                                                                                                                            ;
; VGA:VGA|alt_vram:VRAM|wraddress[2] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA:VGA|dma_dst_adr[2]                                                                                                                     ; N/A                                                                                                                                                            ;
; VGA:VGA|alt_vram:VRAM|wraddress[3] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA:VGA|dma_dst_adr[3]                                                                                                                     ; N/A                                                                                                                                                            ;
; VGA:VGA|alt_vram:VRAM|wraddress[3] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA:VGA|dma_dst_adr[3]                                                                                                                     ; N/A                                                                                                                                                            ;
; VGA:VGA|alt_vram:VRAM|wraddress[4] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA:VGA|dma_dst_adr[4]                                                                                                                     ; N/A                                                                                                                                                            ;
; VGA:VGA|alt_vram:VRAM|wraddress[4] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA:VGA|dma_dst_adr[4]                                                                                                                     ; N/A                                                                                                                                                            ;
; VGA:VGA|alt_vram:VRAM|wraddress[5] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA:VGA|dma_dst_adr[5]                                                                                                                     ; N/A                                                                                                                                                            ;
; VGA:VGA|alt_vram:VRAM|wraddress[5] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA:VGA|dma_dst_adr[5]                                                                                                                     ; N/A                                                                                                                                                            ;
; VGA:VGA|alt_vram:VRAM|wraddress[6] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA:VGA|dma_dst_adr[6]                                                                                                                     ; N/A                                                                                                                                                            ;
; VGA:VGA|alt_vram:VRAM|wraddress[6] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA:VGA|dma_dst_adr[6]                                                                                                                     ; N/A                                                                                                                                                            ;
; VGA:VGA|alt_vram:VRAM|wraddress[7] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                        ; N/A                                                                                                                                                            ;
; VGA:VGA|alt_vram:VRAM|wraddress[7] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                        ; N/A                                                                                                                                                            ;
; VGA:VGA|alt_vram:VRAM|wraddress[8] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                        ; N/A                                                                                                                                                            ;
; VGA:VGA|alt_vram:VRAM|wraddress[8] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                        ; N/A                                                                                                                                                            ;
; VGA:VGA|alt_vram:VRAM|wren         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA:VGA|state.10                                                                                                                           ; N/A                                                                                                                                                            ;
; VGA:VGA|alt_vram:VRAM|wren         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA:VGA|state.10                                                                                                                           ; N/A                                                                                                                                                            ;
; VGA:VGA|atr_adr[0]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA:VGA|atr_adr[0]                                                                                                                         ; N/A                                                                                                                                                            ;
; VGA:VGA|atr_adr[0]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA:VGA|atr_adr[0]                                                                                                                         ; N/A                                                                                                                                                            ;
; VGA:VGA|atr_adr[1]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA:VGA|atr_adr[1]                                                                                                                         ; N/A                                                                                                                                                            ;
; VGA:VGA|atr_adr[1]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA:VGA|atr_adr[1]                                                                                                                         ; N/A                                                                                                                                                            ;
; VGA:VGA|atr_adr[2]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA:VGA|atr_adr[2]                                                                                                                         ; N/A                                                                                                                                                            ;
; VGA:VGA|atr_adr[2]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA:VGA|atr_adr[2]                                                                                                                         ; N/A                                                                                                                                                            ;
; VGA:VGA|atr_adr[3]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA:VGA|atr_adr[3]                                                                                                                         ; N/A                                                                                                                                                            ;
; VGA:VGA|atr_adr[3]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA:VGA|atr_adr[3]                                                                                                                         ; N/A                                                                                                                                                            ;
; VGA:VGA|atr_adr[4]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA:VGA|atr_adr[4]                                                                                                                         ; N/A                                                                                                                                                            ;
; VGA:VGA|atr_adr[4]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA:VGA|atr_adr[4]                                                                                                                         ; N/A                                                                                                                                                            ;
; VGA:VGA|atr_adr[5]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA:VGA|atr_adr[5]                                                                                                                         ; N/A                                                                                                                                                            ;
; VGA:VGA|atr_adr[5]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA:VGA|atr_adr[5]                                                                                                                         ; N/A                                                                                                                                                            ;
; VGA:VGA|atr_data[0]                ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                                        ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; VGA:VGA|atr_data[0]                ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                                        ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; VGA:VGA|atr_data[10]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA:VGA|atr_data[10]                                                                                                                       ; N/A                                                                                                                                                            ;
; VGA:VGA|atr_data[10]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA:VGA|atr_data[10]                                                                                                                       ; N/A                                                                                                                                                            ;
; VGA:VGA|atr_data[11]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA:VGA|atr_data[11]                                                                                                                       ; N/A                                                                                                                                                            ;
; VGA:VGA|atr_data[11]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA:VGA|atr_data[11]                                                                                                                       ; N/A                                                                                                                                                            ;
; VGA:VGA|atr_data[12]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA:VGA|atr_data[12]                                                                                                                       ; N/A                                                                                                                                                            ;
; VGA:VGA|atr_data[12]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA:VGA|atr_data[12]                                                                                                                       ; N/A                                                                                                                                                            ;
; VGA:VGA|atr_data[13]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA:VGA|atr_data[13]                                                                                                                       ; N/A                                                                                                                                                            ;
; VGA:VGA|atr_data[13]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA:VGA|atr_data[13]                                                                                                                       ; N/A                                                                                                                                                            ;
; VGA:VGA|atr_data[14]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA:VGA|atr_data[14]                                                                                                                       ; N/A                                                                                                                                                            ;
; VGA:VGA|atr_data[14]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA:VGA|atr_data[14]                                                                                                                       ; N/A                                                                                                                                                            ;
; VGA:VGA|atr_data[1]                ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                                        ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; VGA:VGA|atr_data[1]                ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                                        ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; VGA:VGA|atr_data[2]                ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                                        ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; VGA:VGA|atr_data[2]                ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                                        ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; VGA:VGA|atr_data[3]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA:VGA|atr_data[3]                                                                                                                        ; N/A                                                                                                                                                            ;
; VGA:VGA|atr_data[3]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA:VGA|atr_data[3]                                                                                                                        ; N/A                                                                                                                                                            ;
; VGA:VGA|atr_data[4]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA:VGA|atr_data[4]                                                                                                                        ; N/A                                                                                                                                                            ;
; VGA:VGA|atr_data[4]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA:VGA|atr_data[4]                                                                                                                        ; N/A                                                                                                                                                            ;
; VGA:VGA|atr_data[5]                ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                                        ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; VGA:VGA|atr_data[5]                ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                                        ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; VGA:VGA|atr_data[6]                ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                                        ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; VGA:VGA|atr_data[6]                ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                                        ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; VGA:VGA|atr_data[7]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA:VGA|atr_data[7]                                                                                                                        ; N/A                                                                                                                                                            ;
; VGA:VGA|atr_data[7]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA:VGA|atr_data[7]                                                                                                                        ; N/A                                                                                                                                                            ;
; VGA:VGA|atr_data[8]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA:VGA|atr_data[8]                                                                                                                        ; N/A                                                                                                                                                            ;
; VGA:VGA|atr_data[8]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA:VGA|atr_data[8]                                                                                                                        ; N/A                                                                                                                                                            ;
; VGA:VGA|atr_data[9]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA:VGA|atr_data[9]                                                                                                                        ; N/A                                                                                                                                                            ;
; VGA:VGA|atr_data[9]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA:VGA|atr_data[9]                                                                                                                        ; N/A                                                                                                                                                            ;
; VGA:VGA|dma_dst_adr[0]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA:VGA|dma_dst_adr[0]                                                                                                                     ; N/A                                                                                                                                                            ;
; VGA:VGA|dma_dst_adr[0]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA:VGA|dma_dst_adr[0]                                                                                                                     ; N/A                                                                                                                                                            ;
; VGA:VGA|dma_dst_adr[1]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA:VGA|dma_dst_adr[1]                                                                                                                     ; N/A                                                                                                                                                            ;
; VGA:VGA|dma_dst_adr[1]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA:VGA|dma_dst_adr[1]                                                                                                                     ; N/A                                                                                                                                                            ;
; VGA:VGA|dma_dst_adr[2]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA:VGA|dma_dst_adr[2]                                                                                                                     ; N/A                                                                                                                                                            ;
; VGA:VGA|dma_dst_adr[2]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA:VGA|dma_dst_adr[2]                                                                                                                     ; N/A                                                                                                                                                            ;
; VGA:VGA|dma_dst_adr[3]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA:VGA|dma_dst_adr[3]                                                                                                                     ; N/A                                                                                                                                                            ;
; VGA:VGA|dma_dst_adr[3]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA:VGA|dma_dst_adr[3]                                                                                                                     ; N/A                                                                                                                                                            ;
; VGA:VGA|dma_dst_adr[4]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA:VGA|dma_dst_adr[4]                                                                                                                     ; N/A                                                                                                                                                            ;
; VGA:VGA|dma_dst_adr[4]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA:VGA|dma_dst_adr[4]                                                                                                                     ; N/A                                                                                                                                                            ;
; VGA:VGA|dma_dst_adr[5]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA:VGA|dma_dst_adr[5]                                                                                                                     ; N/A                                                                                                                                                            ;
; VGA:VGA|dma_dst_adr[5]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA:VGA|dma_dst_adr[5]                                                                                                                     ; N/A                                                                                                                                                            ;
; VGA:VGA|dma_dst_adr[6]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA:VGA|dma_dst_adr[6]                                                                                                                     ; N/A                                                                                                                                                            ;
; VGA:VGA|dma_dst_adr[6]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA:VGA|dma_dst_adr[6]                                                                                                                     ; N/A                                                                                                                                                            ;
; VGA:VGA|dma_src_adr[0]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA:VGA|dma_src_adr[0]                                                                                                                     ; N/A                                                                                                                                                            ;
; VGA:VGA|dma_src_adr[0]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA:VGA|dma_src_adr[0]                                                                                                                     ; N/A                                                                                                                                                            ;
; VGA:VGA|dma_src_adr[10]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA:VGA|dma_src_adr[10]                                                                                                                    ; N/A                                                                                                                                                            ;
; VGA:VGA|dma_src_adr[10]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA:VGA|dma_src_adr[10]                                                                                                                    ; N/A                                                                                                                                                            ;
; VGA:VGA|dma_src_adr[11]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA:VGA|dma_src_adr[11]                                                                                                                    ; N/A                                                                                                                                                            ;
; VGA:VGA|dma_src_adr[11]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA:VGA|dma_src_adr[11]                                                                                                                    ; N/A                                                                                                                                                            ;
; VGA:VGA|dma_src_adr[1]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA:VGA|dma_src_adr[1]                                                                                                                     ; N/A                                                                                                                                                            ;
; VGA:VGA|dma_src_adr[1]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA:VGA|dma_src_adr[1]                                                                                                                     ; N/A                                                                                                                                                            ;
; VGA:VGA|dma_src_adr[2]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA:VGA|dma_src_adr[2]                                                                                                                     ; N/A                                                                                                                                                            ;
; VGA:VGA|dma_src_adr[2]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA:VGA|dma_src_adr[2]                                                                                                                     ; N/A                                                                                                                                                            ;
; VGA:VGA|dma_src_adr[3]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA:VGA|dma_src_adr[3]                                                                                                                     ; N/A                                                                                                                                                            ;
; VGA:VGA|dma_src_adr[3]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA:VGA|dma_src_adr[3]                                                                                                                     ; N/A                                                                                                                                                            ;
; VGA:VGA|dma_src_adr[4]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA:VGA|dma_src_adr[4]                                                                                                                     ; N/A                                                                                                                                                            ;
; VGA:VGA|dma_src_adr[4]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA:VGA|dma_src_adr[4]                                                                                                                     ; N/A                                                                                                                                                            ;
; VGA:VGA|dma_src_adr[5]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA:VGA|dma_src_adr[5]                                                                                                                     ; N/A                                                                                                                                                            ;
; VGA:VGA|dma_src_adr[5]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA:VGA|dma_src_adr[5]                                                                                                                     ; N/A                                                                                                                                                            ;
; VGA:VGA|dma_src_adr[6]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA:VGA|dma_src_adr[6]                                                                                                                     ; N/A                                                                                                                                                            ;
; VGA:VGA|dma_src_adr[6]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA:VGA|dma_src_adr[6]                                                                                                                     ; N/A                                                                                                                                                            ;
; VGA:VGA|dma_src_adr[7]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA:VGA|dma_src_adr[7]                                                                                                                     ; N/A                                                                                                                                                            ;
; VGA:VGA|dma_src_adr[7]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA:VGA|dma_src_adr[7]                                                                                                                     ; N/A                                                                                                                                                            ;
; VGA:VGA|dma_src_adr[8]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA:VGA|dma_src_adr[8]~_wirecell                                                                                                           ; N/A                                                                                                                                                            ;
; VGA:VGA|dma_src_adr[8]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA:VGA|dma_src_adr[8]~_wirecell                                                                                                           ; N/A                                                                                                                                                            ;
; VGA:VGA|dma_src_adr[9]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA:VGA|dma_src_adr[9]~_wirecell                                                                                                           ; N/A                                                                                                                                                            ;
; VGA:VGA|dma_src_adr[9]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA:VGA|dma_src_adr[9]~_wirecell                                                                                                           ; N/A                                                                                                                                                            ;
; VGA:VGA|w_hdisp_en                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA:VGA|w_hdisp_en~3_wirecell                                                                                                              ; N/A                                                                                                                                                            ;
; VGA:VGA|w_hdisp_en                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VGA:VGA|w_hdisp_en~3_wirecell                                                                                                              ; N/A                                                                                                                                                            ;
+------------------------------------+---------------+-----------+----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun Mar 18 00:27:49 2012
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off pc-8001onDE0 -c pc
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga.v
    Info (12023): Found entity 1: VGA
Info (12021): Found 1 design units, including 1 entities, in source file rtl/hvgen.v
    Info (12023): Found entity 1: HVGEN
Info (12021): Found 1 design units, including 1 entities, in source file rtl/cgrom.v
    Info (12023): Found entity 1: cgrom
Info (12021): Found 1 design units, including 1 entities, in source file rtl/altip/pll.v
    Info (12023): Found entity 1: pll
Info (12021): Found 5 design units, including 5 entities, in source file rtl/ip/x2alt.v
    Info (12023): Found entity 1: BUFG
    Info (12023): Found entity 2: IBUFG
    Info (12023): Found entity 3: OBUFT_S_24
    Info (12023): Found entity 4: OBUFT_S_2
    Info (12023): Found entity 5: OBUF_F_24
Info (12021): Found 1 design units, including 1 entities, in source file rtl/ip/aramb4_s8_s8.v
    Info (12023): Found entity 1: ARAMB4_S8_S8
Info (12021): Found 1 design units, including 1 entities, in source file rtl/ip/aramb4_s4_s8.v
    Info (12023): Found entity 1: ARAMB4_S4_S8
Info (12021): Found 1 design units, including 1 entities, in source file rtl/ip/aramb4_s4.v
    Info (12023): Found entity 1: ARAMB4_S4
Warning (10463): Verilog HDL Declaration warning at fz80.v(286): "logic" is SystemVerilog-2005 keyword
Info (12021): Found 15 design units, including 15 entities, in source file rtl/fz80/fz80.v
    Info (12023): Found entity 1: fz80
    Info (12023): Found entity 2: seq
    Info (12023): Found entity 3: asu
    Info (12023): Found entity 4: alu
    Info (12023): Found entity 5: reg_a
    Info (12023): Found entity 6: reg_f
    Info (12023): Found entity 7: reg_simple
    Info (12023): Found entity 8: reg_simplec
    Info (12023): Found entity 9: reg_dual2
    Info (12023): Found entity 10: reg_2
    Info (12023): Found entity 11: reg_2s
    Info (12023): Found entity 12: reg_quad3
    Info (12023): Found entity 13: reg_pch
    Info (12023): Found entity 14: reg_pcl
    Info (12023): Found entity 15: reg_r
Info (12021): Found 1 design units, including 1 entities, in source file rtl/ukprom.v
    Info (12023): Found entity 1: ukprom
Info (12021): Found 2 design units, including 2 entities, in source file rtl/ukp.v
    Info (12023): Found entity 1: ukp
    Info (12023): Found entity 2: keymap
Info (12021): Found 1 design units, including 1 entities, in source file rtl/testrom.v
    Info (12023): Found entity 1: testrom
Info (12021): Found 0 design units, including 0 entities, in source file rtl/switch.v
Info (12021): Found 8 design units, including 8 entities, in source file rtl/rtc.v
    Info (12023): Found entity 1: rtc
    Info (12023): Found entity 2: count10c
    Info (12023): Found entity 3: count101
    Info (12023): Found entity 4: count10
    Info (12023): Found entity 5: count3c
    Info (12023): Found entity 6: count4c
    Info (12023): Found entity 7: count6
    Info (12023): Found entity 8: count121
Info (12021): Found 1 design units, including 1 entities, in source file rtl/pc.v
    Info (12023): Found entity 1: pc8001
Info (12021): Found 3 design units, including 3 entities, in source file rtl/crtc.v
    Info (12023): Found entity 1: crtc
    Info (12023): Found entity 2: colordata
    Info (12023): Found entity 3: cg
Info (12021): Found 1 design units, including 1 entities, in source file rtl/clockgen.v
    Info (12023): Found entity 1: clockgen
Info (12021): Found 1 design units, including 1 entities, in source file rtl/boot.v
    Info (12023): Found entity 1: boot
Info (12021): Found 1 design units, including 1 entities, in source file rtl/altip/alt_ram_32kb.v
    Info (12023): Found entity 1: alt_ram_32kB
Info (12021): Found 1 design units, including 1 entities, in source file rtl/altip/alt_vram.v
    Info (12023): Found entity 1: alt_vram
Info (12021): Found 1 design units, including 1 entities, in source file rtl/altip/alt_cgrom_8x16.v
    Info (12023): Found entity 1: alt_cgrom_8x16
Warning (10236): Verilog HDL Implicit Net warning at vga.v(280): created implicit net for "dotr"
Warning (10236): Verilog HDL Implicit Net warning at fz80.v(662): created implicit net for "iff2"
Warning (10236): Verilog HDL Implicit Net warning at fz80.v(819): created implicit net for "co_pc"
Warning (10236): Verilog HDL Implicit Net warning at rtc.v(21): created implicit net for "cnt_cy"
Warning (10236): Verilog HDL Implicit Net warning at pc.v(347): created implicit net for "m1"
Warning (10236): Verilog HDL Implicit Net warning at clockgen.v(14): created implicit net for "full_a"
Warning (10236): Verilog HDL Implicit Net warning at clockgen.v(15): created implicit net for "full_b"
Critical Warning (10846): Verilog HDL Instantiation warning at x2alt.v(20): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at x2alt.v(29): instance has no name
Info (12127): Elaborating entity "pc8001" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at pc.v(170): object "w_i_sw_0" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at pc.v(173): object "w_i_sw_1" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at pc.v(227): object "porte0h" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at pc.v(228): object "portefh" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at pc.v(443): object "narrow_wr" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at pc.v(205): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at pc.v(287): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at pc.v(488): truncated value with size 32 to match size of target (12)
Warning (10034): Output port "y_out" at pc.v(108) has no driver
Warning (10034): Output port "c_out" at pc.v(109) has no driver
Warning (10034): Output port "debug" at pc.v(87) has no driver
Info (12128): Elaborating entity "pll" for hierarchy "pll:system_clk"
Info (12128): Elaborating entity "altpll" for hierarchy "pll:system_clk|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "pll:system_clk|altpll:altpll_component"
Info (12133): Instantiated megafunction "pll:system_clk|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "25"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "25"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "4"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "2"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "clk3_divide_by" = "25000"
    Info (12134): Parameter "clk3_duty_cycle" = "50"
    Info (12134): Parameter "clk3_multiply_by" = "7159"
    Info (12134): Parameter "clk3_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK2"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_USED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: pll_altpll
Info (12128): Elaborating entity "pll_altpll" for hierarchy "pll:system_clk|altpll:altpll_component|pll_altpll:auto_generated"
Info (12128): Elaborating entity "fz80" for hierarchy "fz80:Z80"
Info (10264): Verilog HDL Case Statement information at fz80.v(82): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at fz80.v(154): all case item expressions in this case statement are onehot
Info (12128): Elaborating entity "alu" for hierarchy "fz80:Z80|alu:alu"
Info (12128): Elaborating entity "asu" for hierarchy "fz80:Z80|asu:asu"
Warning (10230): Verilog HDL assignment warning at fz80.v(1122): truncated value with size 16 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at fz80.v(1165): truncated value with size 8 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at fz80.v(1166): truncated value with size 8 to match size of target (7)
Info (12128): Elaborating entity "seq" for hierarchy "fz80:Z80|seq:seq"
Info (12128): Elaborating entity "reg_a" for hierarchy "fz80:Z80|reg_a:reg_a"
Info (12128): Elaborating entity "reg_f" for hierarchy "fz80:Z80|reg_f:reg_f"
Info (12128): Elaborating entity "reg_dual2" for hierarchy "fz80:Z80|reg_dual2:reg_b"
Info (12128): Elaborating entity "reg_quad3" for hierarchy "fz80:Z80|reg_quad3:reg_h"
Info (12128): Elaborating entity "reg_2s" for hierarchy "fz80:Z80|reg_2s:reg_sph"
Info (12128): Elaborating entity "reg_pch" for hierarchy "fz80:Z80|reg_pch:reg_pch"
Info (12128): Elaborating entity "reg_pcl" for hierarchy "fz80:Z80|reg_pcl:reg_pcl"
Info (12128): Elaborating entity "reg_2" for hierarchy "fz80:Z80|reg_2:reg_adrh"
Info (12128): Elaborating entity "reg_r" for hierarchy "fz80:Z80|reg_r:reg_r"
Info (12128): Elaborating entity "reg_simplec" for hierarchy "fz80:Z80|reg_simplec:reg_i"
Info (12128): Elaborating entity "reg_simple" for hierarchy "fz80:Z80|reg_simple:reg_data"
Info (12128): Elaborating entity "alt_ram_32kB" for hierarchy "alt_ram_32kB:ram"
Info (12128): Elaborating entity "altsyncram" for hierarchy "alt_ram_32kB:ram|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "alt_ram_32kB:ram|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "alt_ram_32kB:ram|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=0"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32768"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4ki1.tdf
    Info (12023): Found entity 1: altsyncram_4ki1
Info (12128): Elaborating entity "altsyncram_4ki1" for hierarchy "alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_da92.tdf
    Info (12023): Found entity 1: altsyncram_da92
Info (12128): Elaborating entity "altsyncram_da92" for hierarchy "alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dra.tdf
    Info (12023): Found entity 1: decode_dra
Info (12128): Elaborating entity "decode_dra" for hierarchy "alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|decode_dra:decode4"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_67a.tdf
    Info (12023): Found entity 1: decode_67a
Info (12128): Elaborating entity "decode_67a" for hierarchy "alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|decode_67a:rden_decode_b"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_tlb.tdf
    Info (12023): Found entity 1: mux_tlb
Info (12128): Elaborating entity "mux_tlb" for hierarchy "alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|altsyncram_da92:altsyncram1|mux_tlb:mux6"
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12130): Elaborated megafunction instantiation "alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12133): Instantiated megafunction "alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter:
    Info (12134): Parameter "CVALUE" = "00000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "805306368"
    Info (12134): Parameter "NUMWORDS" = "32768"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "8"
    Info (12134): Parameter "WIDTHAD" = "15"
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_4ki1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr"
Info (12128): Elaborating entity "ukp" for hierarchy "ukp:ukp"
Warning (10230): Verilog HDL assignment warning at ukp.v(92): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ukp.v(108): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at ukp.v(118): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at ukp.v(124): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at ukp.v(126): truncated value with size 32 to match size of target (14)
Info (12128): Elaborating entity "clockgen" for hierarchy "ukp:ukp|clockgen:clockgen"
Warning (10230): Verilog HDL assignment warning at clockgen.v(17): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at clockgen.v(21): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at clockgen.v(25): truncated value with size 32 to match size of target (2)
Info (12128): Elaborating entity "ukprom" for hierarchy "ukp:ukp|ukprom:ukprom"
Info (12128): Elaborating entity "keymap" for hierarchy "ukp:ukp|keymap:keymap"
Info (12128): Elaborating entity "ARAMB4_S4_S8" for hierarchy "ukp:ukp|ARAMB4_S4_S8:keyboard"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ukp:ukp|ARAMB4_S4_S8:keyboard|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ukp:ukp|ARAMB4_S4_S8:keyboard|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ukp:ukp|ARAMB4_S4_S8:keyboard|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "width_a" = "4"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "widthad_b" = "9"
    Info (12134): Parameter "numwords_b" = "512"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "indata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "wrcontrol_aclr_a" = "CLEAR0"
    Info (12134): Parameter "address_aclr_a" = "CLEAR0"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "indata_aclr_b" = "CLEAR1"
    Info (12134): Parameter "wrcontrol_aclr_b" = "CLEAR1"
    Info (12134): Parameter "address_aclr_b" = "CLEAR1"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "ram_block_type" = "M4K"
    Info (12134): Parameter "intended_device_family" = "Stratix"
Warning (287001): Assertion warning: Device family Cyclone III does not have M4K blocks -- using available memory blocks
Warning (287001): Assertion warning: Ignoring parameter INDATA_ACLR_A that uses input register with clear signal -- RAM block for device family Cyclone III of altsyncram megafunction cannot use input registers with clear signals
Warning (287001): Assertion warning: Ignoring parameter INDATA_ACLR_B that uses input register with clear signal -- RAM block for device family Cyclone III of altsyncram megafunction cannot use input registers with clear signals
Warning (287001): Assertion warning: Ignoring parameter WRCONTROL_ACLR_A that uses input register with clear signal -- RAM block for device family Cyclone III of altsyncram megafunction cannot use input registers with clear signals
Warning (287001): Assertion warning: Ignoring parameter WRCONTROL_ACLR_B that uses input register with clear signal -- RAM block for device family Cyclone III of altsyncram megafunction cannot use input registers with clear signals
Warning (287001): Assertion warning: Ignoring parameter ADDRESS_ACLR_A that uses input register with clear signal -- RAM block for device family Cyclone III of altsyncram megafunction cannot use input registers with clear signals
Warning (287001): Assertion warning: Ignoring parameter ADDRESS_ACLR_B that uses input register with clear signal -- RAM block for device family Cyclone III of altsyncram megafunction cannot use input registers with clear signals
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vu52.tdf
    Info (12023): Found entity 1: altsyncram_vu52
Info (12128): Elaborating entity "altsyncram_vu52" for hierarchy "ukp:ukp|ARAMB4_S4_S8:keyboard|altsyncram:altsyncram_component|altsyncram_vu52:auto_generated"
Warning (287013): Variable or input pin "aclr0" is defined but never used
Warning (287013): Variable or input pin "aclr1" is defined but never used
Info (12128): Elaborating entity "rtc" for hierarchy "rtc:rtc"
Warning (10230): Verilog HDL assignment warning at rtc.v(56): truncated value with size 32 to match size of target (24)
Info (12128): Elaborating entity "count10" for hierarchy "rtc:rtc|count10:c_second0"
Warning (10230): Verilog HDL assignment warning at rtc.v(125): truncated value with size 32 to match size of target (4)
Info (12128): Elaborating entity "count6" for hierarchy "rtc:rtc|count6:c_second1"
Warning (10230): Verilog HDL assignment warning at rtc.v(164): truncated value with size 32 to match size of target (3)
Info (12128): Elaborating entity "count10c" for hierarchy "rtc:rtc|count10c:c_hour0"
Warning (10230): Verilog HDL assignment warning at rtc.v(94): truncated value with size 32 to match size of target (4)
Info (12128): Elaborating entity "count3c" for hierarchy "rtc:rtc|count3c:c_hour1"
Warning (10230): Verilog HDL assignment warning at rtc.v(138): truncated value with size 32 to match size of target (2)
Info (12128): Elaborating entity "count101" for hierarchy "rtc:rtc|count101:c_day0"
Warning (10230): Verilog HDL assignment warning at rtc.v(110): truncated value with size 32 to match size of target (4)
Info (12128): Elaborating entity "count4c" for hierarchy "rtc:rtc|count4c:c_day1"
Warning (10230): Verilog HDL assignment warning at rtc.v(150): truncated value with size 32 to match size of target (2)
Info (12128): Elaborating entity "count121" for hierarchy "rtc:rtc|count121:c_month"
Warning (10230): Verilog HDL assignment warning at rtc.v(178): truncated value with size 32 to match size of target (4)
Info (12128): Elaborating entity "VGA" for hierarchy "VGA:VGA"
Warning (10036): Verilog HDL or VHDL warning at vga.v(101): object "chlast" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at vga.v(236): object "w_hchacnt" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at vga.v(241): object "w_vchacnt" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at vga.v(261): object "qinh" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at vga.v(262): object "qrev" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at vga.v(263): object "qcurs" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at vga.v(265): object "color" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at vga.v(88): truncated value with size 32 to match size of target (3)
Info (12128): Elaborating entity "HVGEN" for hierarchy "VGA:VGA|HVGEN:HVGEN"
Info (12128): Elaborating entity "alt_vram" for hierarchy "VGA:VGA|alt_vram:VRAM"
Info (12128): Elaborating entity "altsyncram" for hierarchy "VGA:VGA|alt_vram:VRAM|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "VGA:VGA|alt_vram:VRAM|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "VGA:VGA|alt_vram:VRAM|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "numwords_b" = "512"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "widthad_b" = "9"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_den1.tdf
    Info (12023): Found entity 1: altsyncram_den1
Info (12128): Elaborating entity "altsyncram_den1" for hierarchy "VGA:VGA|alt_vram:VRAM|altsyncram:altsyncram_component|altsyncram_den1:auto_generated"
Info (12128): Elaborating entity "alt_cgrom_8x16" for hierarchy "VGA:VGA|alt_cgrom_8x16:CGROM"
Info (12128): Elaborating entity "altsyncram" for hierarchy "VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "cgrom8x16.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=1"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_b4b1.tdf
    Info (12023): Found entity 1: altsyncram_b4b1
Info (12128): Elaborating entity "altsyncram_b4b1" for hierarchy "VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_70d2.tdf
    Info (12023): Found entity 1: altsyncram_70d2
Info (12128): Elaborating entity "altsyncram_70d2" for hierarchy "VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|altsyncram_70d2:altsyncram1"
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12130): Elaborated megafunction instantiation "VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12133): Instantiated megafunction "VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter:
    Info (12134): Parameter "CVALUE" = "00000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "822083584"
    Info (12134): Parameter "NUMWORDS" = "4096"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "8"
    Info (12134): Parameter "WIDTHAD" = "12"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_a024.tdf
    Info (12023): Found entity 1: altsyncram_a024
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_grc.tdf
    Info (12023): Found entity 1: mux_grc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_4uf.tdf
    Info (12023): Found entity 1: decode_4uf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_mfi.tdf
    Info (12023): Found entity 1: cntr_mfi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_kfc.tdf
    Info (12023): Found entity 1: cmpr_kfc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_v7j.tdf
    Info (12023): Found entity 1: cntr_v7j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_3fi.tdf
    Info (12023): Found entity 1: cntr_3fi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ifc.tdf
    Info (12023): Found entity 1: cmpr_ifc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_p1j.tdf
    Info (12023): Found entity 1: cntr_p1j
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_efc.tdf
    Info (12023): Found entity 1: cmpr_efc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (13005): Duplicate registers merged to single register
Info (13005): Duplicate registers merged to single register
Info (19000): Inferred 1 megafunctions from design logic
    Info (276031): Inferred altsyncram megafunction from the following design logic: "ukp:ukp|ukprom:ukprom|WideOr7_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to pc-8001onDE0.pc80010.rtl.mif
Info (12130): Elaborated megafunction instantiation "ukp:ukp|ukprom:ukprom|altsyncram:WideOr7_rtl_0"
Info (12133): Instantiated megafunction "ukp:ukp|ukprom:ukprom|altsyncram:WideOr7_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "4"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "pc-8001onDE0.pc80010.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ofv.tdf
    Info (12023): Found entity 1: altsyncram_ofv
Info (13005): Duplicate registers merged to single register
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "O_FL_ADDR[15]" is stuck at GND
    Warning (13410): Pin "O_FL_ADDR[16]" is stuck at GND
    Warning (13410): Pin "O_FL_ADDR[17]" is stuck at GND
    Warning (13410): Pin "O_FL_ADDR[18]" is stuck at GND
    Warning (13410): Pin "O_FL_ADDR[19]" is stuck at GND
    Warning (13410): Pin "O_FL_ADDR[20]" is stuck at GND
    Warning (13410): Pin "O_FL_ADDR[21]" is stuck at GND
    Warning (13410): Pin "y_out[0]" is stuck at GND
    Warning (13410): Pin "y_out[1]" is stuck at GND
    Warning (13410): Pin "y_out[2]" is stuck at GND
    Warning (13410): Pin "y_out[3]" is stuck at GND
    Warning (13410): Pin "c_out[0]" is stuck at GND
    Warning (13410): Pin "c_out[1]" is stuck at GND
    Warning (13410): Pin "c_out[2]" is stuck at GND
    Warning (13410): Pin "c_out[3]" is stuck at GND
    Warning (13410): Pin "debug[0]" is stuck at GND
    Warning (13410): Pin "debug[1]" is stuck at GND
    Warning (13410): Pin "debug[2]" is stuck at GND
    Warning (13410): Pin "debug[3]" is stuck at GND
    Warning (13410): Pin "debug[4]" is stuck at GND
    Warning (13410): Pin "debug[5]" is stuck at GND
    Warning (13410): Pin "debug[6]" is stuck at GND
    Warning (13410): Pin "debug[7]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 5 registers lost all their fanouts during netlist optimizations. The first 5 are displayed below.
    Info (17050): Register "fz80:Z80|seq:seq|iff1" lost all its fanouts during netlist optimizations.
    Info (17050): Register "fz80:Z80|seq:seq|intmode[0]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "fz80:Z80|seq:seq|intmode[1]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "ukp:ukp|state~5" lost all its fanouts during netlist optimizations.
    Info (17050): Register "ukp:ukp|state~6" lost all its fanouts during netlist optimizations.
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "VGA:VGA|alt_vram:VRAM|altsyncram:altsyncram_component|altsyncram_den1:auto_generated|ALTSYNCRAM"
Info (17036): Removed 4 MSB VCC or GND address nodes from RAM block "ukp:ukp|ARAMB4_S4_S8:keyboard|altsyncram:altsyncram_component|altsyncram_vu52:auto_generated|ALTSYNCRAM"
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_signaltap:auto_signaltap_0"
Info (144001): Generated suppressed messages file D:/home/inouema/work/git/pc-8001onDE0/project/pc.map.smsg
Critical Warning (35025): Partially connected in-system debug instance "auto_signaltap_0" to 183 of its 193 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 10 missing sources or connections.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding node "pll:system_clk|altpll:altpll_component|pll_altpll:auto_generated|pll1"
Warning (15899): PLL "pll:system_clk|altpll:altpll_component|pll_altpll:auto_generated|pll1" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK[0] is not connected
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "I_SW_0"
    Warning (15610): No output dependent on input pin "I_SW_1"
Info (21057): Implemented 4378 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 15 input pins
    Info (21059): Implemented 60 output pins
    Info (21060): Implemented 2 bidirectional pins
    Info (21061): Implemented 4147 logic cells
    Info (21064): Implemented 152 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 87 warnings
    Info: Peak virtual memory: 376 megabytes
    Info: Processing ended: Sun Mar 18 00:28:13 2012
    Info: Elapsed time: 00:00:24
    Info: Total CPU time (on all processors): 00:00:25


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/home/inouema/work/git/pc-8001onDE0/project/pc.map.smsg.


