Classic Timing Analyzer report for LC3
Fri May 24 19:05:58 2013
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tsu
  8. tco
  9. tpd
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                             ;
+------------------------------+-------+---------------+----------------------------------+---------------------------------+----------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                            ; To                               ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+---------------------------------+----------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 8.365 ns                         ; reset                           ; LC3_sim:inst|EX:myex|exCond      ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 18.944 ns                        ; LC3_sim:inst|int_r              ; intMDout_[14]                    ; clk        ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 19.108 ns                        ; reset                           ; intMDout_[14]                    ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -0.119 ns                        ; reset                           ; LC3_sim:inst|INT:myint|int_r_out ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; 56.07 MHz ( period = 17.836 ns ) ; LC3_sim:inst|ID:myid|idIRout[2] ; LC3_sim:inst|EX:myex|exP         ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                 ;                                  ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+---------------------------------+----------------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2S180F1508I4     ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+--------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                             ; To                                                                                                                 ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+--------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 56.07 MHz ( period = 17.836 ns )                    ; LC3_sim:inst|ID:myid|idIRout[2]  ; LC3_sim:inst|EX:myex|exP                                                                                           ; clk        ; clk      ; None                        ; None                      ; 8.736 ns                ;
; N/A                                     ; 56.10 MHz ( period = 17.826 ns )                    ; LC3_sim:inst|ID:myid|idIRout[14] ; LC3_sim:inst|EX:myex|exP                                                                                           ; clk        ; clk      ; None                        ; None                      ; 8.734 ns                ;
; N/A                                     ; 56.19 MHz ( period = 17.798 ns )                    ; LC3_sim:inst|ID:myid|idIRout[0]  ; LC3_sim:inst|EX:myex|exP                                                                                           ; clk        ; clk      ; None                        ; None                      ; 8.712 ns                ;
; N/A                                     ; 56.64 MHz ( period = 17.656 ns )                    ; LC3_sim:inst|ID:myid|idIRout[4]  ; LC3_sim:inst|EX:myex|exP                                                                                           ; clk        ; clk      ; None                        ; None                      ; 8.648 ns                ;
; N/A                                     ; 56.81 MHz ( period = 17.602 ns )                    ; LC3_sim:inst|ID:myid|idIRout[15] ; LC3_sim:inst|EX:myex|exP                                                                                           ; clk        ; clk      ; None                        ; None                      ; 8.622 ns                ;
; N/A                                     ; 56.81 MHz ( period = 17.602 ns )                    ; LC3_sim:inst|ID:myid|idIRout[5]  ; LC3_sim:inst|EX:myex|exP                                                                                           ; clk        ; clk      ; None                        ; None                      ; 8.622 ns                ;
; N/A                                     ; 57.12 MHz ( period = 17.508 ns )                    ; LC3_sim:inst|ID:myid|idIRout[2]  ; LC3_sim:inst|EX:myex|exZ                                                                                           ; clk        ; clk      ; None                        ; None                      ; 8.572 ns                ;
; N/A                                     ; 57.16 MHz ( period = 17.496 ns )                    ; LC3_sim:inst|ID:myid|idIRout[14] ; LC3_sim:inst|EX:myex|exZ                                                                                           ; clk        ; clk      ; None                        ; None                      ; 8.569 ns                ;
; N/A                                     ; 57.23 MHz ( period = 17.472 ns )                    ; LC3_sim:inst|ID:myid|idIRout[6]  ; LC3_sim:inst|EX:myex|exP                                                                                           ; clk        ; clk      ; None                        ; None                      ; 8.552 ns                ;
; N/A                                     ; 57.24 MHz ( period = 17.470 ns )                    ; LC3_sim:inst|ID:myid|idIRout[0]  ; LC3_sim:inst|EX:myex|exZ                                                                                           ; clk        ; clk      ; None                        ; None                      ; 8.548 ns                ;
; N/A                                     ; 57.37 MHz ( period = 17.430 ns )                    ; LC3_sim:inst|ID:myid|idIRout[12] ; LC3_sim:inst|EX:myex|exP                                                                                           ; clk        ; clk      ; None                        ; None                      ; 8.536 ns                ;
; N/A                                     ; 57.44 MHz ( period = 17.410 ns )                    ; LC3_sim:inst|ID:myid|idIRout[11] ; LC3_sim:inst|EX:myex|exP                                                                                           ; clk        ; clk      ; None                        ; None                      ; 8.528 ns                ;
; N/A                                     ; 57.70 MHz ( period = 17.332 ns )                    ; LC3_sim:inst|ID:myid|idIRout[10] ; LC3_sim:inst|EX:myex|exP                                                                                           ; clk        ; clk      ; None                        ; None                      ; 8.489 ns                ;
; N/A                                     ; 57.71 MHz ( period = 17.328 ns )                    ; LC3_sim:inst|ID:myid|idIRout[4]  ; LC3_sim:inst|EX:myex|exZ                                                                                           ; clk        ; clk      ; None                        ; None                      ; 8.484 ns                ;
; N/A                                     ; 57.89 MHz ( period = 17.274 ns )                    ; LC3_sim:inst|ID:myid|idIRout[5]  ; LC3_sim:inst|EX:myex|exZ                                                                                           ; clk        ; clk      ; None                        ; None                      ; 8.458 ns                ;
; N/A                                     ; 57.90 MHz ( period = 17.272 ns )                    ; LC3_sim:inst|ID:myid|idIRout[15] ; LC3_sim:inst|EX:myex|exZ                                                                                           ; clk        ; clk      ; None                        ; None                      ; 8.457 ns                ;
; N/A                                     ; 57.90 MHz ( period = 17.272 ns )                    ; LC3_sim:inst|ID:myid|idIRout[13] ; LC3_sim:inst|EX:myex|exP                                                                                           ; clk        ; clk      ; None                        ; None                      ; 8.457 ns                ;
; N/A                                     ; 58.09 MHz ( period = 17.216 ns )                    ; LC3_sim:inst|ID:myid|idIRout[7]  ; LC3_sim:inst|EX:myex|exP                                                                                           ; clk        ; clk      ; None                        ; None                      ; 8.424 ns                ;
; N/A                                     ; 58.34 MHz ( period = 17.142 ns )                    ; LC3_sim:inst|ID:myid|idIRout[6]  ; LC3_sim:inst|EX:myex|exZ                                                                                           ; clk        ; clk      ; None                        ; None                      ; 8.387 ns                ;
; N/A                                     ; 58.45 MHz ( period = 17.110 ns )                    ; LC3_sim:inst|ID:myid|idIRout[8]  ; LC3_sim:inst|EX:myex|exP                                                                                           ; clk        ; clk      ; None                        ; None                      ; 8.371 ns                ;
; N/A                                     ; 58.48 MHz ( period = 17.100 ns )                    ; LC3_sim:inst|ID:myid|idIRout[12] ; LC3_sim:inst|EX:myex|exZ                                                                                           ; clk        ; clk      ; None                        ; None                      ; 8.371 ns                ;
; N/A                                     ; 58.48 MHz ( period = 17.100 ns )                    ; LC3_sim:inst|ID:myid|idIRout[9]  ; LC3_sim:inst|EX:myex|exP                                                                                           ; clk        ; clk      ; None                        ; None                      ; 8.373 ns                ;
; N/A                                     ; 58.55 MHz ( period = 17.080 ns )                    ; LC3_sim:inst|ID:myid|idIRout[11] ; LC3_sim:inst|EX:myex|exZ                                                                                           ; clk        ; clk      ; None                        ; None                      ; 8.363 ns                ;
; N/A                                     ; 58.55 MHz ( period = 17.080 ns )                    ; LC3_sim:inst|ID:myid|idIRout[1]  ; LC3_sim:inst|EX:myex|exP                                                                                           ; clk        ; clk      ; None                        ; None                      ; 8.358 ns                ;
; N/A                                     ; 58.58 MHz ( period = 17.072 ns )                    ; LC3_sim:inst|ID:myid|idIRout[3]  ; LC3_sim:inst|EX:myex|exP                                                                                           ; clk        ; clk      ; None                        ; None                      ; 8.349 ns                ;
; N/A                                     ; 58.82 MHz ( period = 17.002 ns )                    ; LC3_sim:inst|ID:myid|idIRout[10] ; LC3_sim:inst|EX:myex|exZ                                                                                           ; clk        ; clk      ; None                        ; None                      ; 8.324 ns                ;
; N/A                                     ; 58.86 MHz ( period = 16.990 ns )                    ; LC3_sim:inst|ID:myid|idImm[7]    ; LC3_sim:inst|EX:myex|exP                                                                                           ; clk        ; clk      ; None                        ; None                      ; 8.317 ns                ;
; N/A                                     ; 59.02 MHz ( period = 16.944 ns )                    ; LC3_sim:inst|ID:myid|idIRout[13] ; LC3_sim:inst|EX:myex|exZ                                                                                           ; clk        ; clk      ; None                        ; None                      ; 8.293 ns                ;
; N/A                                     ; 59.22 MHz ( period = 16.886 ns )                    ; LC3_sim:inst|ID:myid|idIRout[7]  ; LC3_sim:inst|EX:myex|exZ                                                                                           ; clk        ; clk      ; None                        ; None                      ; 8.259 ns                ;
; N/A                                     ; 59.25 MHz ( period = 16.878 ns )                    ; LC3_sim:inst|ID:myid|idImm[4]    ; LC3_sim:inst|EX:myex|exP                                                                                           ; clk        ; clk      ; None                        ; None                      ; 8.263 ns                ;
; N/A                                     ; 59.59 MHz ( period = 16.780 ns )                    ; LC3_sim:inst|ID:myid|idIRout[8]  ; LC3_sim:inst|EX:myex|exZ                                                                                           ; clk        ; clk      ; None                        ; None                      ; 8.206 ns                ;
; N/A                                     ; 59.63 MHz ( period = 16.770 ns )                    ; LC3_sim:inst|ID:myid|idIRout[9]  ; LC3_sim:inst|EX:myex|exZ                                                                                           ; clk        ; clk      ; None                        ; None                      ; 8.208 ns                ;
; N/A                                     ; 59.69 MHz ( period = 16.752 ns )                    ; LC3_sim:inst|ID:myid|idIRout[1]  ; LC3_sim:inst|EX:myex|exZ                                                                                           ; clk        ; clk      ; None                        ; None                      ; 8.194 ns                ;
; N/A                                     ; 59.72 MHz ( period = 16.744 ns )                    ; LC3_sim:inst|ID:myid|idIRout[3]  ; LC3_sim:inst|EX:myex|exZ                                                                                           ; clk        ; clk      ; None                        ; None                      ; 8.185 ns                ;
; N/A                                     ; 60.02 MHz ( period = 16.662 ns )                    ; LC3_sim:inst|ID:myid|idImm[7]    ; LC3_sim:inst|EX:myex|exZ                                                                                           ; clk        ; clk      ; None                        ; None                      ; 8.153 ns                ;
; N/A                                     ; 60.21 MHz ( period = 16.608 ns )                    ; LC3_sim:inst|ID:myid|idImm[6]    ; LC3_sim:inst|EX:myex|exP                                                                                           ; clk        ; clk      ; None                        ; None                      ; 8.126 ns                ;
; N/A                                     ; 60.38 MHz ( period = 16.562 ns )                    ; LC3_sim:inst|ID:myid|idImm[5]    ; LC3_sim:inst|EX:myex|exP                                                                                           ; clk        ; clk      ; None                        ; None                      ; 8.105 ns                ;
; N/A                                     ; 60.42 MHz ( period = 16.550 ns )                    ; LC3_sim:inst|ID:myid|idImm[4]    ; LC3_sim:inst|EX:myex|exZ                                                                                           ; clk        ; clk      ; None                        ; None                      ; 8.099 ns                ;
; N/A                                     ; 60.61 MHz ( period = 16.500 ns )                    ; LC3_sim:inst|ID:myid|idImm[8]    ; LC3_sim:inst|EX:myex|exP                                                                                           ; clk        ; clk      ; None                        ; None                      ; 8.070 ns                ;
; N/A                                     ; 61.43 MHz ( period = 16.280 ns )                    ; LC3_sim:inst|ID:myid|idImm[6]    ; LC3_sim:inst|EX:myex|exZ                                                                                           ; clk        ; clk      ; None                        ; None                      ; 7.962 ns                ;
; N/A                                     ; 61.60 MHz ( period = 16.234 ns )                    ; LC3_sim:inst|ID:myid|idImm[5]    ; LC3_sim:inst|EX:myex|exZ                                                                                           ; clk        ; clk      ; None                        ; None                      ; 7.941 ns                ;
; N/A                                     ; 61.84 MHz ( period = 16.172 ns )                    ; LC3_sim:inst|ID:myid|idImm[8]    ; LC3_sim:inst|EX:myex|exZ                                                                                           ; clk        ; clk      ; None                        ; None                      ; 7.906 ns                ;
; N/A                                     ; 62.47 MHz ( period = 16.008 ns )                    ; LC3_sim:inst|ID:myid|idImm[3]    ; LC3_sim:inst|EX:myex|exP                                                                                           ; clk        ; clk      ; None                        ; None                      ; 7.826 ns                ;
; N/A                                     ; 63.78 MHz ( period = 15.680 ns )                    ; LC3_sim:inst|ID:myid|idImm[3]    ; LC3_sim:inst|EX:myex|exZ                                                                                           ; clk        ; clk      ; None                        ; None                      ; 7.662 ns                ;
; N/A                                     ; 63.92 MHz ( period = 15.644 ns )                    ; LC3_sim:inst|ID:myid|idImm[2]    ; LC3_sim:inst|EX:myex|exP                                                                                           ; clk        ; clk      ; None                        ; None                      ; 7.644 ns                ;
; N/A                                     ; 64.79 MHz ( period = 15.434 ns )                    ; LC3_sim:inst|ID:myid|idIRout[0]  ; LC3_sim:inst|EX:myex|exVFp                                                                                         ; clk        ; clk      ; None                        ; None                      ; 7.531 ns                ;
; N/A                                     ; 64.84 MHz ( period = 15.422 ns )                    ; LC3_sim:inst|ID:myid|idIRout[0]  ; LC3_sim:inst|EX:myex|exVFn                                                                                         ; clk        ; clk      ; None                        ; None                      ; 7.525 ns                ;
; N/A                                     ; 64.85 MHz ( period = 15.420 ns )                    ; LC3_sim:inst|ID:myid|idIRout[0]  ; LC3_sim:inst|EX:myex|exN                                                                                           ; clk        ; clk      ; None                        ; None                      ; 7.524 ns                ;
; N/A                                     ; 65.29 MHz ( period = 15.316 ns )                    ; LC3_sim:inst|ID:myid|idImm[2]    ; LC3_sim:inst|EX:myex|exZ                                                                                           ; clk        ; clk      ; None                        ; None                      ; 7.480 ns                ;
; N/A                                     ; 65.82 MHz ( period = 15.194 ns )                    ; LC3_sim:inst|ID:myid|idIRout[15] ; LC3_sim:inst|EX:myex|exVFp                                                                                         ; clk        ; clk      ; None                        ; None                      ; 7.419 ns                ;
; N/A                                     ; 65.87 MHz ( period = 15.182 ns )                    ; LC3_sim:inst|ID:myid|idIRout[15] ; LC3_sim:inst|EX:myex|exVFn                                                                                         ; clk        ; clk      ; None                        ; None                      ; 7.413 ns                ;
; N/A                                     ; 65.88 MHz ( period = 15.180 ns )                    ; LC3_sim:inst|ID:myid|idIRout[15] ; LC3_sim:inst|EX:myex|exN                                                                                           ; clk        ; clk      ; None                        ; None                      ; 7.412 ns                ;
; N/A                                     ; 66.37 MHz ( period = 15.066 ns )                    ; LC3_sim:inst|ID:myid|idA[2]      ; LC3_sim:inst|EX:myex|exP                                                                                           ; clk        ; clk      ; None                        ; None                      ; 7.345 ns                ;
; N/A                                     ; 66.68 MHz ( period = 14.996 ns )                    ; LC3_sim:inst|ID:myid|idIRout[0]  ; LC3_sim:inst|EX:myex|exALUoutput[13]                                                                               ; clk        ; clk      ; None                        ; None                      ; 7.312 ns                ;
; N/A                                     ; 67.08 MHz ( period = 14.908 ns )                    ; LC3_sim:inst|ID:myid|idIRout[13] ; LC3_sim:inst|EX:myex|exVFp                                                                                         ; clk        ; clk      ; None                        ; None                      ; 7.276 ns                ;
; N/A                                     ; 67.13 MHz ( period = 14.896 ns )                    ; LC3_sim:inst|ID:myid|idIRout[13] ; LC3_sim:inst|EX:myex|exVFn                                                                                         ; clk        ; clk      ; None                        ; None                      ; 7.270 ns                ;
; N/A                                     ; 67.14 MHz ( period = 14.894 ns )                    ; LC3_sim:inst|ID:myid|idIRout[13] ; LC3_sim:inst|EX:myex|exN                                                                                           ; clk        ; clk      ; None                        ; None                      ; 7.269 ns                ;
; N/A                                     ; 67.44 MHz ( period = 14.828 ns )                    ; LC3_sim:inst|ID:myid|idIRout[12] ; LC3_sim:inst|EX:myex|exVFp                                                                                         ; clk        ; clk      ; None                        ; None                      ; 7.236 ns                ;
; N/A                                     ; 67.49 MHz ( period = 14.816 ns )                    ; LC3_sim:inst|ID:myid|idIRout[12] ; LC3_sim:inst|EX:myex|exVFn                                                                                         ; clk        ; clk      ; None                        ; None                      ; 7.230 ns                ;
; N/A                                     ; 67.50 MHz ( period = 14.814 ns )                    ; LC3_sim:inst|ID:myid|idIRout[12] ; LC3_sim:inst|EX:myex|exN                                                                                           ; clk        ; clk      ; None                        ; None                      ; 7.229 ns                ;
; N/A                                     ; 67.51 MHz ( period = 14.812 ns )                    ; LC3_sim:inst|ID:myid|idA[11]     ; LC3_sim:inst|EX:myex|exP                                                                                           ; clk        ; clk      ; None                        ; None                      ; 7.236 ns                ;
; N/A                                     ; 67.55 MHz ( period = 14.804 ns )                    ; LC3_sim:inst|ID:myid|idIRout[0]  ; LC3_sim:inst|EX:myex|exALUoutput[12]                                                                               ; clk        ; clk      ; None                        ; None                      ; 7.216 ns                ;
; N/A                                     ; 67.65 MHz ( period = 14.782 ns )                    ; LC3_sim:inst|ID:myid|idIRout[0]  ; LC3_sim:inst|EX:myex|exALUoutput[15]                                                                               ; clk        ; clk      ; None                        ; None                      ; 7.205 ns                ;
; N/A                                     ; 67.67 MHz ( period = 14.778 ns )                    ; LC3_sim:inst|ID:myid|idIRout[2]  ; LC3_sim:inst|EX:myex|exVFp                                                                                         ; clk        ; clk      ; None                        ; None                      ; 7.208 ns                ;
; N/A                                     ; 67.72 MHz ( period = 14.766 ns )                    ; LC3_sim:inst|ID:myid|idIRout[2]  ; LC3_sim:inst|EX:myex|exVFn                                                                                         ; clk        ; clk      ; None                        ; None                      ; 7.202 ns                ;
; N/A                                     ; 67.73 MHz ( period = 14.764 ns )                    ; LC3_sim:inst|ID:myid|idIRout[2]  ; LC3_sim:inst|EX:myex|exN                                                                                           ; clk        ; clk      ; None                        ; None                      ; 7.201 ns                ;
; N/A                                     ; 67.77 MHz ( period = 14.756 ns )                    ; LC3_sim:inst|ID:myid|idIRout[15] ; LC3_sim:inst|EX:myex|exALUoutput[13]                                                                               ; clk        ; clk      ; None                        ; None                      ; 7.200 ns                ;
; N/A                                     ; 67.85 MHz ( period = 14.738 ns )                    ; LC3_sim:inst|ID:myid|idA[2]      ; LC3_sim:inst|EX:myex|exZ                                                                                           ; clk        ; clk      ; None                        ; None                      ; 7.181 ns                ;
; N/A                                     ; 67.98 MHz ( period = 14.710 ns )                    ; LC3_sim:inst|int_r               ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a18~porta_address_reg5  ; clk        ; clk      ; None                        ; None                      ; 4.800 ns                ;
; N/A                                     ; 68.05 MHz ( period = 14.696 ns )                    ; LC3_sim:inst|int_r               ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a11~porta_address_reg5  ; clk        ; clk      ; None                        ; None                      ; 4.798 ns                ;
; N/A                                     ; 68.19 MHz ( period = 14.664 ns )                    ; LC3_sim:inst|ID:myid|idIRout[14] ; LC3_sim:inst|EX:myex|exALUoutput[13]                                                                               ; clk        ; clk      ; None                        ; None                      ; 7.154 ns                ;
; N/A                                     ; 68.37 MHz ( period = 14.626 ns )                    ; LC3_sim:inst|int_r               ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a19~porta_address_reg5  ; clk        ; clk      ; None                        ; None                      ; 4.767 ns                ;
; N/A                                     ; 68.42 MHz ( period = 14.616 ns )                    ; LC3_sim:inst|ID:myid|idIRout[2]  ; LC3_sim:inst|EX:myex|exALUoutput[13]                                                                               ; clk        ; clk      ; None                        ; None                      ; 7.127 ns                ;
; N/A                                     ; 68.62 MHz ( period = 14.574 ns )                    ; LC3_sim:inst|ID:myid|idNPCout[2] ; LC3_sim:inst|EX:myex|exP                                                                                           ; clk        ; clk      ; None                        ; None                      ; 7.089 ns                ;
; N/A                                     ; 68.66 MHz ( period = 14.564 ns )                    ; LC3_sim:inst|ID:myid|idIRout[15] ; LC3_sim:inst|EX:myex|exALUoutput[12]                                                                               ; clk        ; clk      ; None                        ; None                      ; 7.104 ns                ;
; N/A                                     ; 68.77 MHz ( period = 14.542 ns )                    ; LC3_sim:inst|ID:myid|idIRout[15] ; LC3_sim:inst|EX:myex|exALUoutput[15]                                                                               ; clk        ; clk      ; None                        ; None                      ; 7.093 ns                ;
; N/A                                     ; 69.04 MHz ( period = 14.484 ns )                    ; LC3_sim:inst|ID:myid|idA[11]     ; LC3_sim:inst|EX:myex|exZ                                                                                           ; clk        ; clk      ; None                        ; None                      ; 7.072 ns                ;
; N/A                                     ; 69.11 MHz ( period = 14.470 ns )                    ; LC3_sim:inst|ID:myid|idIRout[13] ; LC3_sim:inst|EX:myex|exALUoutput[13]                                                                               ; clk        ; clk      ; None                        ; None                      ; 7.057 ns                ;
; N/A                                     ; 69.27 MHz ( period = 14.436 ns )                    ; LC3_sim:inst|ID:myid|idIRout[4]  ; LC3_sim:inst|EX:myex|exALUoutput[13]                                                                               ; clk        ; clk      ; None                        ; None                      ; 7.039 ns                ;
; N/A                                     ; 69.32 MHz ( period = 14.426 ns )                    ; LC3_sim:inst|ID:myid|idA[3]      ; LC3_sim:inst|EX:myex|exP                                                                                           ; clk        ; clk      ; None                        ; None                      ; 7.025 ns                ;
; N/A                                     ; 69.46 MHz ( period = 14.396 ns )                    ; LC3_sim:inst|int_r               ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a11~porta_address_reg6  ; clk        ; clk      ; None                        ; None                      ; 4.648 ns                ;
; N/A                                     ; 69.47 MHz ( period = 14.394 ns )                    ; LC3_sim:inst|ID:myid|idIRout[1]  ; LC3_sim:inst|EX:myex|exVFp                                                                                         ; clk        ; clk      ; None                        ; None                      ; 7.016 ns                ;
; N/A                                     ; 69.49 MHz ( period = 14.390 ns )                    ; LC3_sim:inst|ID:myid|idIRout[12] ; LC3_sim:inst|EX:myex|exALUoutput[13]                                                                               ; clk        ; clk      ; None                        ; None                      ; 7.017 ns                ;
; N/A                                     ; 69.53 MHz ( period = 14.382 ns )                    ; LC3_sim:inst|ID:myid|idIRout[1]  ; LC3_sim:inst|EX:myex|exVFn                                                                                         ; clk        ; clk      ; None                        ; None                      ; 7.010 ns                ;
; N/A                                     ; 69.54 MHz ( period = 14.380 ns )                    ; LC3_sim:inst|ID:myid|idIRout[1]  ; LC3_sim:inst|EX:myex|exN                                                                                           ; clk        ; clk      ; None                        ; None                      ; 7.009 ns                ;
; N/A                                     ; 69.54 MHz ( period = 14.380 ns )                    ; LC3_sim:inst|int_r               ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a18~porta_address_reg2  ; clk        ; clk      ; None                        ; None                      ; 4.635 ns                ;
; N/A                                     ; 69.56 MHz ( period = 14.376 ns )                    ; LC3_sim:inst|ID:myid|idIRout[5]  ; LC3_sim:inst|EX:myex|exVFp                                                                                         ; clk        ; clk      ; None                        ; None                      ; 7.010 ns                ;
; N/A                                     ; 69.62 MHz ( period = 14.364 ns )                    ; LC3_sim:inst|ID:myid|idIRout[5]  ; LC3_sim:inst|EX:myex|exVFn                                                                                         ; clk        ; clk      ; None                        ; None                      ; 7.004 ns                ;
; N/A                                     ; 69.63 MHz ( period = 14.362 ns )                    ; LC3_sim:inst|ID:myid|idIRout[5]  ; LC3_sim:inst|EX:myex|exN                                                                                           ; clk        ; clk      ; None                        ; None                      ; 7.003 ns                ;
; N/A                                     ; 69.64 MHz ( period = 14.360 ns )                    ; LC3_sim:inst|ID:myid|idIRout[6]  ; LC3_sim:inst|EX:myex|exVFp                                                                                         ; clk        ; clk      ; None                        ; None                      ; 6.997 ns                ;
; N/A                                     ; 69.67 MHz ( period = 14.354 ns )                    ; LC3_sim:inst|int_r               ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a18~porta_address_reg3  ; clk        ; clk      ; None                        ; None                      ; 4.622 ns                ;
; N/A                                     ; 69.70 MHz ( period = 14.348 ns )                    ; LC3_sim:inst|ID:myid|idIRout[6]  ; LC3_sim:inst|EX:myex|exVFn                                                                                         ; clk        ; clk      ; None                        ; None                      ; 6.991 ns                ;
; N/A                                     ; 69.71 MHz ( period = 14.346 ns )                    ; LC3_sim:inst|ID:myid|idIRout[6]  ; LC3_sim:inst|EX:myex|exN                                                                                           ; clk        ; clk      ; None                        ; None                      ; 6.990 ns                ;
; N/A                                     ; 69.73 MHz ( period = 14.342 ns )                    ; LC3_sim:inst|int_r               ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a11~porta_address_reg2  ; clk        ; clk      ; None                        ; None                      ; 4.621 ns                ;
; N/A                                     ; 69.84 MHz ( period = 14.318 ns )                    ; LC3_sim:inst|ID:myid|idNPCout[0] ; LC3_sim:inst|EX:myex|exP                                                                                           ; clk        ; clk      ; None                        ; None                      ; 6.986 ns                ;
; N/A                                     ; 69.86 MHz ( period = 14.314 ns )                    ; LC3_sim:inst|ID:myid|idIRout[14] ; LC3_sim:inst|EX:myex|exVFp                                                                                         ; clk        ; clk      ; None                        ; None                      ; 6.979 ns                ;
; N/A                                     ; 69.88 MHz ( period = 14.310 ns )                    ; LC3_sim:inst|ID:myid|idIRout[6]  ; LC3_sim:inst|EX:myex|exALUoutput[13]                                                                               ; clk        ; clk      ; None                        ; None                      ; 6.972 ns                ;
; N/A                                     ; 69.92 MHz ( period = 14.302 ns )                    ; LC3_sim:inst|ID:myid|idIRout[4]  ; LC3_sim:inst|EX:myex|exVFp                                                                                         ; clk        ; clk      ; None                        ; None                      ; 6.972 ns                ;
; N/A                                     ; 69.92 MHz ( period = 14.302 ns )                    ; LC3_sim:inst|ID:myid|idIRout[14] ; LC3_sim:inst|EX:myex|exVFn                                                                                         ; clk        ; clk      ; None                        ; None                      ; 6.973 ns                ;
; N/A                                     ; 69.93 MHz ( period = 14.300 ns )                    ; LC3_sim:inst|ID:myid|idIRout[14] ; LC3_sim:inst|EX:myex|exN                                                                                           ; clk        ; clk      ; None                        ; None                      ; 6.972 ns                ;
; N/A                                     ; 69.98 MHz ( period = 14.290 ns )                    ; LC3_sim:inst|ID:myid|idIRout[4]  ; LC3_sim:inst|EX:myex|exVFn                                                                                         ; clk        ; clk      ; None                        ; None                      ; 6.966 ns                ;
; N/A                                     ; 69.99 MHz ( period = 14.288 ns )                    ; LC3_sim:inst|ID:myid|idIRout[4]  ; LC3_sim:inst|EX:myex|exN                                                                                           ; clk        ; clk      ; None                        ; None                      ; 6.965 ns                ;
; N/A                                     ; 70.04 MHz ( period = 14.278 ns )                    ; LC3_sim:inst|ID:myid|idIRout[13] ; LC3_sim:inst|EX:myex|exALUoutput[12]                                                                               ; clk        ; clk      ; None                        ; None                      ; 6.961 ns                ;
; N/A                                     ; 70.06 MHz ( period = 14.274 ns )                    ; LC3_sim:inst|int_r               ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a18~porta_address_reg6  ; clk        ; clk      ; None                        ; None                      ; 4.582 ns                ;
; N/A                                     ; 70.06 MHz ( period = 14.274 ns )                    ; LC3_sim:inst|int_r               ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a19~porta_address_reg2  ; clk        ; clk      ; None                        ; None                      ; 4.591 ns                ;
; N/A                                     ; 70.15 MHz ( period = 14.256 ns )                    ; LC3_sim:inst|ID:myid|idIRout[13] ; LC3_sim:inst|EX:myex|exALUoutput[15]                                                                               ; clk        ; clk      ; None                        ; None                      ; 6.950 ns                ;
; N/A                                     ; 70.19 MHz ( period = 14.248 ns )                    ; LC3_sim:inst|ID:myid|idIRout[11] ; LC3_sim:inst|EX:myex|exALUoutput[13]                                                                               ; clk        ; clk      ; None                        ; None                      ; 6.948 ns                ;
; N/A                                     ; 70.20 MHz ( period = 14.246 ns )                    ; LC3_sim:inst|ID:myid|idNPCout[2] ; LC3_sim:inst|EX:myex|exZ                                                                                           ; clk        ; clk      ; None                        ; None                      ; 6.925 ns                ;
; N/A                                     ; 70.23 MHz ( period = 14.238 ns )                    ; LC3_sim:inst|ID:myid|idIRout[7]  ; LC3_sim:inst|EX:myex|exVFp                                                                                         ; clk        ; clk      ; None                        ; None                      ; 6.936 ns                ;
; N/A                                     ; 70.23 MHz ( period = 14.238 ns )                    ; LC3_sim:inst|int_r               ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a23~porta_address_reg7  ; clk        ; clk      ; None                        ; None                      ; 4.560 ns                ;
; N/A                                     ; 70.24 MHz ( period = 14.236 ns )                    ; LC3_sim:inst|int_r               ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a18~porta_address_reg7  ; clk        ; clk      ; None                        ; None                      ; 4.563 ns                ;
; N/A                                     ; 70.29 MHz ( period = 14.226 ns )                    ; LC3_sim:inst|ID:myid|idIRout[7]  ; LC3_sim:inst|EX:myex|exVFn                                                                                         ; clk        ; clk      ; None                        ; None                      ; 6.930 ns                ;
; N/A                                     ; 70.30 MHz ( period = 14.224 ns )                    ; LC3_sim:inst|ID:myid|idIRout[7]  ; LC3_sim:inst|EX:myex|exN                                                                                           ; clk        ; clk      ; None                        ; None                      ; 6.929 ns                ;
; N/A                                     ; 70.32 MHz ( period = 14.220 ns )                    ; LC3_sim:inst|int_r               ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a19~porta_address_reg6  ; clk        ; clk      ; None                        ; None                      ; 4.564 ns                ;
; N/A                                     ; 70.38 MHz ( period = 14.208 ns )                    ; LC3_sim:inst|ID:myid|idA[0]      ; LC3_sim:inst|EX:myex|exP                                                                                           ; clk        ; clk      ; None                        ; None                      ; 6.926 ns                ;
; N/A                                     ; 70.43 MHz ( period = 14.198 ns )                    ; LC3_sim:inst|ID:myid|idIRout[12] ; LC3_sim:inst|EX:myex|exALUoutput[12]                                                                               ; clk        ; clk      ; None                        ; None                      ; 6.921 ns                ;
; N/A                                     ; 70.54 MHz ( period = 14.176 ns )                    ; LC3_sim:inst|ID:myid|idIRout[12] ; LC3_sim:inst|EX:myex|exALUoutput[15]                                                                               ; clk        ; clk      ; None                        ; None                      ; 6.910 ns                ;
; N/A                                     ; 70.57 MHz ( period = 14.170 ns )                    ; LC3_sim:inst|ID:myid|idIRout[10] ; LC3_sim:inst|EX:myex|exALUoutput[13]                                                                               ; clk        ; clk      ; None                        ; None                      ; 6.909 ns                ;
; N/A                                     ; 70.68 MHz ( period = 14.148 ns )                    ; LC3_sim:inst|ID:myid|idIRout[2]  ; LC3_sim:inst|EX:myex|exALUoutput[12]                                                                               ; clk        ; clk      ; None                        ; None                      ; 6.893 ns                ;
; N/A                                     ; 70.71 MHz ( period = 14.142 ns )                    ; LC3_sim:inst|INT:myint|phase[1]  ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a1~porta_we_reg         ; clk        ; clk      ; None                        ; None                      ; 6.802 ns                ;
; N/A                                     ; 70.71 MHz ( period = 14.142 ns )                    ; LC3_sim:inst|INT:myint|phase[1]  ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a1~porta_datain_reg0    ; clk        ; clk      ; None                        ; None                      ; 6.802 ns                ;
; N/A                                     ; 70.71 MHz ( period = 14.142 ns )                    ; LC3_sim:inst|INT:myint|phase[1]  ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a1~porta_address_reg0   ; clk        ; clk      ; None                        ; None                      ; 6.802 ns                ;
; N/A                                     ; 70.71 MHz ( period = 14.142 ns )                    ; LC3_sim:inst|INT:myint|phase[1]  ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a1~porta_address_reg1   ; clk        ; clk      ; None                        ; None                      ; 6.802 ns                ;
; N/A                                     ; 70.71 MHz ( period = 14.142 ns )                    ; LC3_sim:inst|INT:myint|phase[1]  ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a1~porta_address_reg2   ; clk        ; clk      ; None                        ; None                      ; 6.802 ns                ;
; N/A                                     ; 70.71 MHz ( period = 14.142 ns )                    ; LC3_sim:inst|INT:myint|phase[1]  ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a1~porta_address_reg3   ; clk        ; clk      ; None                        ; None                      ; 6.802 ns                ;
; N/A                                     ; 70.71 MHz ( period = 14.142 ns )                    ; LC3_sim:inst|INT:myint|phase[1]  ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a1~porta_address_reg4   ; clk        ; clk      ; None                        ; None                      ; 6.802 ns                ;
; N/A                                     ; 70.71 MHz ( period = 14.142 ns )                    ; LC3_sim:inst|INT:myint|phase[1]  ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a1~porta_address_reg5   ; clk        ; clk      ; None                        ; None                      ; 6.802 ns                ;
; N/A                                     ; 70.71 MHz ( period = 14.142 ns )                    ; LC3_sim:inst|INT:myint|phase[1]  ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a1~porta_address_reg6   ; clk        ; clk      ; None                        ; None                      ; 6.802 ns                ;
; N/A                                     ; 70.71 MHz ( period = 14.142 ns )                    ; LC3_sim:inst|int_r               ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a1~porta_address_reg7   ; clk        ; clk      ; None                        ; None                      ; 4.530 ns                ;
; N/A                                     ; 70.71 MHz ( period = 14.142 ns )                    ; LC3_sim:inst|INT:myint|phase[1]  ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a1~porta_address_reg7   ; clk        ; clk      ; None                        ; None                      ; 6.802 ns                ;
; N/A                                     ; 70.71 MHz ( period = 14.142 ns )                    ; LC3_sim:inst|INT:myint|phase[1]  ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a1~porta_address_reg8   ; clk        ; clk      ; None                        ; None                      ; 6.802 ns                ;
; N/A                                     ; 70.71 MHz ( period = 14.142 ns )                    ; LC3_sim:inst|INT:myint|phase[1]  ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a1~porta_address_reg9   ; clk        ; clk      ; None                        ; None                      ; 6.802 ns                ;
; N/A                                     ; 70.71 MHz ( period = 14.142 ns )                    ; LC3_sim:inst|INT:myint|phase[1]  ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a1~porta_address_reg10  ; clk        ; clk      ; None                        ; None                      ; 6.802 ns                ;
; N/A                                     ; 70.71 MHz ( period = 14.142 ns )                    ; LC3_sim:inst|INT:myint|phase[1]  ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a1~porta_address_reg11  ; clk        ; clk      ; None                        ; None                      ; 6.802 ns                ;
; N/A                                     ; 70.73 MHz ( period = 14.138 ns )                    ; LC3_sim:inst|INT:myint|phase[1]  ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a29~porta_we_reg        ; clk        ; clk      ; None                        ; None                      ; 6.807 ns                ;
; N/A                                     ; 70.73 MHz ( period = 14.138 ns )                    ; LC3_sim:inst|INT:myint|phase[1]  ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a29~porta_datain_reg0   ; clk        ; clk      ; None                        ; None                      ; 6.807 ns                ;
; N/A                                     ; 70.73 MHz ( period = 14.138 ns )                    ; LC3_sim:inst|INT:myint|phase[1]  ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a29~porta_address_reg0  ; clk        ; clk      ; None                        ; None                      ; 6.807 ns                ;
; N/A                                     ; 70.73 MHz ( period = 14.138 ns )                    ; LC3_sim:inst|INT:myint|phase[1]  ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a29~porta_address_reg1  ; clk        ; clk      ; None                        ; None                      ; 6.807 ns                ;
; N/A                                     ; 70.73 MHz ( period = 14.138 ns )                    ; LC3_sim:inst|INT:myint|phase[1]  ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a29~porta_address_reg2  ; clk        ; clk      ; None                        ; None                      ; 6.807 ns                ;
; N/A                                     ; 70.73 MHz ( period = 14.138 ns )                    ; LC3_sim:inst|INT:myint|phase[1]  ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a29~porta_address_reg3  ; clk        ; clk      ; None                        ; None                      ; 6.807 ns                ;
; N/A                                     ; 70.73 MHz ( period = 14.138 ns )                    ; LC3_sim:inst|INT:myint|phase[1]  ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a29~porta_address_reg4  ; clk        ; clk      ; None                        ; None                      ; 6.807 ns                ;
; N/A                                     ; 70.73 MHz ( period = 14.138 ns )                    ; LC3_sim:inst|INT:myint|phase[1]  ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a29~porta_address_reg5  ; clk        ; clk      ; None                        ; None                      ; 6.807 ns                ;
; N/A                                     ; 70.73 MHz ( period = 14.138 ns )                    ; LC3_sim:inst|INT:myint|phase[1]  ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a29~porta_address_reg6  ; clk        ; clk      ; None                        ; None                      ; 6.807 ns                ;
; N/A                                     ; 70.73 MHz ( period = 14.138 ns )                    ; LC3_sim:inst|INT:myint|phase[1]  ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a29~porta_address_reg7  ; clk        ; clk      ; None                        ; None                      ; 6.807 ns                ;
; N/A                                     ; 70.73 MHz ( period = 14.138 ns )                    ; LC3_sim:inst|INT:myint|phase[1]  ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a29~porta_address_reg8  ; clk        ; clk      ; None                        ; None                      ; 6.807 ns                ;
; N/A                                     ; 70.73 MHz ( period = 14.138 ns )                    ; LC3_sim:inst|INT:myint|phase[1]  ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a29~porta_address_reg9  ; clk        ; clk      ; None                        ; None                      ; 6.807 ns                ;
; N/A                                     ; 70.73 MHz ( period = 14.138 ns )                    ; LC3_sim:inst|INT:myint|phase[1]  ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a29~porta_address_reg10 ; clk        ; clk      ; None                        ; None                      ; 6.807 ns                ;
; N/A                                     ; 70.73 MHz ( period = 14.138 ns )                    ; LC3_sim:inst|INT:myint|phase[1]  ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a29~porta_address_reg11 ; clk        ; clk      ; None                        ; None                      ; 6.807 ns                ;
; N/A                                     ; 70.77 MHz ( period = 14.130 ns )                    ; LC3_sim:inst|int_r               ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a11~porta_address_reg7  ; clk        ; clk      ; None                        ; None                      ; 4.515 ns                ;
; N/A                                     ; 70.79 MHz ( period = 14.126 ns )                    ; LC3_sim:inst|ID:myid|idIRout[2]  ; LC3_sim:inst|EX:myex|exALUoutput[15]                                                                               ; clk        ; clk      ; None                        ; None                      ; 6.882 ns                ;
; N/A                                     ; 70.81 MHz ( period = 14.122 ns )                    ; LC3_sim:inst|int_r               ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a30~porta_address_reg7  ; clk        ; clk      ; None                        ; None                      ; 4.532 ns                ;
; N/A                                     ; 70.90 MHz ( period = 14.104 ns )                    ; LC3_sim:inst|ID:myid|idNPCout[1] ; LC3_sim:inst|EX:myex|exP                                                                                           ; clk        ; clk      ; None                        ; None                      ; 6.873 ns                ;
; N/A                                     ; 70.93 MHz ( period = 14.098 ns )                    ; LC3_sim:inst|ID:myid|idA[3]      ; LC3_sim:inst|EX:myex|exZ                                                                                           ; clk        ; clk      ; None                        ; None                      ; 6.861 ns                ;
; N/A                                     ; 70.96 MHz ( period = 14.092 ns )                    ; LC3_sim:inst|ID:myid|idImm[1]    ; LC3_sim:inst|EX:myex|exP                                                                                           ; clk        ; clk      ; None                        ; None                      ; 6.867 ns                ;
; N/A                                     ; 71.03 MHz ( period = 14.078 ns )                    ; LC3_sim:inst|int_r               ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a17~porta_address_reg7  ; clk        ; clk      ; None                        ; None                      ; 4.514 ns                ;
; N/A                                     ; 71.14 MHz ( period = 14.056 ns )                    ; LC3_sim:inst|int_r               ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a24~porta_address_reg2  ; clk        ; clk      ; None                        ; None                      ; 4.463 ns                ;
; N/A                                     ; 71.15 MHz ( period = 14.054 ns )                    ; LC3_sim:inst|ID:myid|idIRout[7]  ; LC3_sim:inst|EX:myex|exALUoutput[13]                                                                               ; clk        ; clk      ; None                        ; None                      ; 6.844 ns                ;
; N/A                                     ; 71.25 MHz ( period = 14.036 ns )                    ; LC3_sim:inst|INT:myint|phase[0]  ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a1~porta_we_reg         ; clk        ; clk      ; None                        ; None                      ; 6.749 ns                ;
; N/A                                     ; 71.25 MHz ( period = 14.036 ns )                    ; LC3_sim:inst|INT:myint|phase[0]  ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a1~porta_datain_reg0    ; clk        ; clk      ; None                        ; None                      ; 6.749 ns                ;
; N/A                                     ; 71.25 MHz ( period = 14.036 ns )                    ; LC3_sim:inst|INT:myint|phase[0]  ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a1~porta_address_reg0   ; clk        ; clk      ; None                        ; None                      ; 6.749 ns                ;
; N/A                                     ; 71.25 MHz ( period = 14.036 ns )                    ; LC3_sim:inst|INT:myint|phase[0]  ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a1~porta_address_reg1   ; clk        ; clk      ; None                        ; None                      ; 6.749 ns                ;
; N/A                                     ; 71.25 MHz ( period = 14.036 ns )                    ; LC3_sim:inst|INT:myint|phase[0]  ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a1~porta_address_reg2   ; clk        ; clk      ; None                        ; None                      ; 6.749 ns                ;
; N/A                                     ; 71.25 MHz ( period = 14.036 ns )                    ; LC3_sim:inst|INT:myint|phase[0]  ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a1~porta_address_reg3   ; clk        ; clk      ; None                        ; None                      ; 6.749 ns                ;
; N/A                                     ; 71.25 MHz ( period = 14.036 ns )                    ; LC3_sim:inst|INT:myint|phase[0]  ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a1~porta_address_reg4   ; clk        ; clk      ; None                        ; None                      ; 6.749 ns                ;
; N/A                                     ; 71.25 MHz ( period = 14.036 ns )                    ; LC3_sim:inst|INT:myint|phase[0]  ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a1~porta_address_reg5   ; clk        ; clk      ; None                        ; None                      ; 6.749 ns                ;
; N/A                                     ; 71.25 MHz ( period = 14.036 ns )                    ; LC3_sim:inst|INT:myint|phase[0]  ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a1~porta_address_reg6   ; clk        ; clk      ; None                        ; None                      ; 6.749 ns                ;
; N/A                                     ; 71.25 MHz ( period = 14.036 ns )                    ; LC3_sim:inst|INT:myint|phase[0]  ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a1~porta_address_reg7   ; clk        ; clk      ; None                        ; None                      ; 6.749 ns                ;
; N/A                                     ; 71.25 MHz ( period = 14.036 ns )                    ; LC3_sim:inst|INT:myint|phase[0]  ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a1~porta_address_reg8   ; clk        ; clk      ; None                        ; None                      ; 6.749 ns                ;
; N/A                                     ; 71.25 MHz ( period = 14.036 ns )                    ; LC3_sim:inst|INT:myint|phase[0]  ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a1~porta_address_reg9   ; clk        ; clk      ; None                        ; None                      ; 6.749 ns                ;
; N/A                                     ; 71.25 MHz ( period = 14.036 ns )                    ; LC3_sim:inst|INT:myint|phase[0]  ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a1~porta_address_reg10  ; clk        ; clk      ; None                        ; None                      ; 6.749 ns                ;
; N/A                                     ; 71.25 MHz ( period = 14.036 ns )                    ; LC3_sim:inst|INT:myint|phase[0]  ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a1~porta_address_reg11  ; clk        ; clk      ; None                        ; None                      ; 6.749 ns                ;
; N/A                                     ; 71.27 MHz ( period = 14.032 ns )                    ; LC3_sim:inst|int_r               ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a16~porta_address_reg5  ; clk        ; clk      ; None                        ; None                      ; 4.474 ns                ;
; N/A                                     ; 71.27 MHz ( period = 14.032 ns )                    ; LC3_sim:inst|INT:myint|phase[0]  ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a29~porta_we_reg        ; clk        ; clk      ; None                        ; None                      ; 6.754 ns                ;
; N/A                                     ; 71.27 MHz ( period = 14.032 ns )                    ; LC3_sim:inst|INT:myint|phase[0]  ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a29~porta_datain_reg0   ; clk        ; clk      ; None                        ; None                      ; 6.754 ns                ;
; N/A                                     ; 71.27 MHz ( period = 14.032 ns )                    ; LC3_sim:inst|INT:myint|phase[0]  ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a29~porta_address_reg0  ; clk        ; clk      ; None                        ; None                      ; 6.754 ns                ;
; N/A                                     ; 71.27 MHz ( period = 14.032 ns )                    ; LC3_sim:inst|INT:myint|phase[0]  ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a29~porta_address_reg1  ; clk        ; clk      ; None                        ; None                      ; 6.754 ns                ;
; N/A                                     ; 71.27 MHz ( period = 14.032 ns )                    ; LC3_sim:inst|INT:myint|phase[0]  ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a29~porta_address_reg2  ; clk        ; clk      ; None                        ; None                      ; 6.754 ns                ;
; N/A                                     ; 71.27 MHz ( period = 14.032 ns )                    ; LC3_sim:inst|INT:myint|phase[0]  ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a29~porta_address_reg3  ; clk        ; clk      ; None                        ; None                      ; 6.754 ns                ;
; N/A                                     ; 71.27 MHz ( period = 14.032 ns )                    ; LC3_sim:inst|INT:myint|phase[0]  ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a29~porta_address_reg4  ; clk        ; clk      ; None                        ; None                      ; 6.754 ns                ;
; N/A                                     ; 71.27 MHz ( period = 14.032 ns )                    ; LC3_sim:inst|INT:myint|phase[0]  ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a29~porta_address_reg5  ; clk        ; clk      ; None                        ; None                      ; 6.754 ns                ;
; N/A                                     ; 71.27 MHz ( period = 14.032 ns )                    ; LC3_sim:inst|INT:myint|phase[0]  ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a29~porta_address_reg6  ; clk        ; clk      ; None                        ; None                      ; 6.754 ns                ;
; N/A                                     ; 71.27 MHz ( period = 14.032 ns )                    ; LC3_sim:inst|INT:myint|phase[0]  ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a29~porta_address_reg7  ; clk        ; clk      ; None                        ; None                      ; 6.754 ns                ;
; N/A                                     ; 71.27 MHz ( period = 14.032 ns )                    ; LC3_sim:inst|INT:myint|phase[0]  ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a29~porta_address_reg8  ; clk        ; clk      ; None                        ; None                      ; 6.754 ns                ;
; N/A                                     ; 71.27 MHz ( period = 14.032 ns )                    ; LC3_sim:inst|INT:myint|phase[0]  ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a29~porta_address_reg9  ; clk        ; clk      ; None                        ; None                      ; 6.754 ns                ;
; N/A                                     ; 71.27 MHz ( period = 14.032 ns )                    ; LC3_sim:inst|INT:myint|phase[0]  ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a29~porta_address_reg10 ; clk        ; clk      ; None                        ; None                      ; 6.754 ns                ;
; N/A                                     ; 71.27 MHz ( period = 14.032 ns )                    ; LC3_sim:inst|INT:myint|phase[0]  ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a29~porta_address_reg11 ; clk        ; clk      ; None                        ; None                      ; 6.754 ns                ;
; N/A                                     ; 71.34 MHz ( period = 14.018 ns )                    ; LC3_sim:inst|int_r               ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a10~porta_address_reg7  ; clk        ; clk      ; None                        ; None                      ; 4.487 ns                ;
; N/A                                     ; 71.35 MHz ( period = 14.016 ns )                    ; LC3_sim:inst|int_r               ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a18~porta_address_reg4  ; clk        ; clk      ; None                        ; None                      ; 4.453 ns                ;
; N/A                                     ; 71.36 MHz ( period = 14.014 ns )                    ; LC3_sim:inst|int_r               ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a6~porta_address_reg5   ; clk        ; clk      ; None                        ; None                      ; 4.463 ns                ;
; N/A                                     ; 71.37 MHz ( period = 14.012 ns )                    ; LC3_sim:inst|ID:myid|idA[4]      ; LC3_sim:inst|EX:myex|exP                                                                                           ; clk        ; clk      ; None                        ; None                      ; 6.818 ns                ;
; N/A                                     ; 71.38 MHz ( period = 14.010 ns )                    ; LC3_sim:inst|int_r               ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a23~porta_address_reg5  ; clk        ; clk      ; None                        ; None                      ; 4.446 ns                ;
; N/A                                     ; 71.39 MHz ( period = 14.008 ns )                    ; LC3_sim:inst|int_r               ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a29~porta_address_reg7  ; clk        ; clk      ; None                        ; None                      ; 4.470 ns                ;
; N/A                                     ; 71.40 MHz ( period = 14.006 ns )                    ; LC3_sim:inst|int_r               ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a23~porta_address_reg2  ; clk        ; clk      ; None                        ; None                      ; 4.444 ns                ;
; N/A                                     ; 71.43 MHz ( period = 14.000 ns )                    ; LC3_sim:inst|int_r               ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a24~porta_address_reg5  ; clk        ; clk      ; None                        ; None                      ; 4.435 ns                ;
; N/A                                     ; 71.44 MHz ( period = 13.998 ns )                    ; LC3_sim:inst|ID:myid|idIRout[8]  ; LC3_sim:inst|EX:myex|exVFp                                                                                         ; clk        ; clk      ; None                        ; None                      ; 6.816 ns                ;
; N/A                                     ; 71.48 MHz ( period = 13.990 ns )                    ; LC3_sim:inst|ID:myid|idNPCout[0] ; LC3_sim:inst|EX:myex|exZ                                                                                           ; clk        ; clk      ; None                        ; None                      ; 6.822 ns                ;
; N/A                                     ; 71.50 MHz ( period = 13.986 ns )                    ; LC3_sim:inst|ID:myid|idIRout[8]  ; LC3_sim:inst|EX:myex|exVFn                                                                                         ; clk        ; clk      ; None                        ; None                      ; 6.810 ns                ;
; N/A                                     ; 71.51 MHz ( period = 13.984 ns )                    ; LC3_sim:inst|ID:myid|idIRout[8]  ; LC3_sim:inst|EX:myex|exN                                                                                           ; clk        ; clk      ; None                        ; None                      ; 6.809 ns                ;
; N/A                                     ; 71.51 MHz ( period = 13.984 ns )                    ; LC3_sim:inst|ID:myid|idIRout[5]  ; LC3_sim:inst|EX:myex|exALUoutput[13]                                                                               ; clk        ; clk      ; None                        ; None                      ; 6.814 ns                ;
; N/A                                     ; 71.54 MHz ( period = 13.978 ns )                    ; LC3_sim:inst|int_r               ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a15~porta_address_reg5  ; clk        ; clk      ; None                        ; None                      ; 4.448 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                  ;                                                                                                                    ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+--------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                                                                                                ;
+-----------------------------------------+-----------------------------------------------------+------------+-------+--------------------------------------------------------------------------------------------------------------------+----------+
; Slack                                   ; Required tsu                                        ; Actual tsu ; From  ; To                                                                                                                 ; To Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+-------+--------------------------------------------------------------------------------------------------------------------+----------+
; N/A                                     ; None                                                ; 8.365 ns   ; reset ; LC3_sim:inst|EX:myex|exCond                                                                                        ; clk      ;
; N/A                                     ; None                                                ; 8.329 ns   ; reset ; LC3_sim:inst|EX:myex|exPCout[15]                                                                                   ; clk      ;
; N/A                                     ; None                                                ; 8.329 ns   ; reset ; LC3_sim:inst|EX:myex|exPCout[14]                                                                                   ; clk      ;
; N/A                                     ; None                                                ; 8.329 ns   ; reset ; LC3_sim:inst|EX:myex|exPCout[0]                                                                                    ; clk      ;
; N/A                                     ; None                                                ; 8.329 ns   ; reset ; LC3_sim:inst|EX:myex|exPCout[13]                                                                                   ; clk      ;
; N/A                                     ; None                                                ; 8.329 ns   ; reset ; LC3_sim:inst|EX:myex|exPCout[1]                                                                                    ; clk      ;
; N/A                                     ; None                                                ; 8.329 ns   ; reset ; LC3_sim:inst|EX:myex|exPCout[3]                                                                                    ; clk      ;
; N/A                                     ; None                                                ; 8.329 ns   ; reset ; LC3_sim:inst|EX:myex|exPCout[4]                                                                                    ; clk      ;
; N/A                                     ; None                                                ; 8.329 ns   ; reset ; LC3_sim:inst|EX:myex|exPCout[5]                                                                                    ; clk      ;
; N/A                                     ; None                                                ; 8.329 ns   ; reset ; LC3_sim:inst|EX:myex|exPCout[6]                                                                                    ; clk      ;
; N/A                                     ; None                                                ; 8.329 ns   ; reset ; LC3_sim:inst|EX:myex|exPCout[7]                                                                                    ; clk      ;
; N/A                                     ; None                                                ; 8.329 ns   ; reset ; LC3_sim:inst|EX:myex|exPCout[8]                                                                                    ; clk      ;
; N/A                                     ; None                                                ; 8.329 ns   ; reset ; LC3_sim:inst|EX:myex|exPCout[9]                                                                                    ; clk      ;
; N/A                                     ; None                                                ; 8.329 ns   ; reset ; LC3_sim:inst|EX:myex|exPCout[2]                                                                                    ; clk      ;
; N/A                                     ; None                                                ; 8.329 ns   ; reset ; LC3_sim:inst|EX:myex|exPCout[12]                                                                                   ; clk      ;
; N/A                                     ; None                                                ; 8.329 ns   ; reset ; LC3_sim:inst|EX:myex|exPCout[11]                                                                                   ; clk      ;
; N/A                                     ; None                                                ; 8.329 ns   ; reset ; LC3_sim:inst|EX:myex|exPCout[10]                                                                                   ; clk      ;
; N/A                                     ; None                                                ; 7.796 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a29~porta_we_reg        ; clk      ;
; N/A                                     ; None                                                ; 7.684 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a24~porta_we_reg        ; clk      ;
; N/A                                     ; None                                                ; 7.607 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a30~porta_we_reg        ; clk      ;
; N/A                                     ; None                                                ; 7.598 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a18~porta_we_reg        ; clk      ;
; N/A                                     ; None                                                ; 7.588 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a17~porta_we_reg        ; clk      ;
; N/A                                     ; None                                                ; 7.583 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a1~porta_we_reg         ; clk      ;
; N/A                                     ; None                                                ; 7.531 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a21~porta_we_reg        ; clk      ;
; N/A                                     ; None                                                ; 7.521 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a19~porta_we_reg        ; clk      ;
; N/A                                     ; None                                                ; 7.498 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a26~porta_we_reg        ; clk      ;
; N/A                                     ; None                                                ; 7.399 ns   ; reset ; LC3_sim:inst|IF:myif|ifNPC[1]                                                                                      ; clk      ;
; N/A                                     ; None                                                ; 7.380 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a23~porta_we_reg        ; clk      ;
; N/A                                     ; None                                                ; 7.364 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a25~porta_we_reg        ; clk      ;
; N/A                                     ; None                                                ; 7.341 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a22~porta_we_reg        ; clk      ;
; N/A                                     ; None                                                ; 7.327 ns   ; reset ; LC3_sim:inst|IF:myif|ifPCout[15]                                                                                   ; clk      ;
; N/A                                     ; None                                                ; 7.303 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a20~porta_we_reg        ; clk      ;
; N/A                                     ; None                                                ; 7.302 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a11~porta_address_reg6  ; clk      ;
; N/A                                     ; None                                                ; 7.292 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a28~porta_we_reg        ; clk      ;
; N/A                                     ; None                                                ; 7.286 ns   ; reset ; LC3_sim:inst|IF:myif|ifPCout[14]                                                                                   ; clk      ;
; N/A                                     ; None                                                ; 7.262 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a18~porta_address_reg4  ; clk      ;
; N/A                                     ; None                                                ; 7.245 ns   ; reset ; LC3_sim:inst|IF:myif|ifPCout[13]                                                                                   ; clk      ;
; N/A                                     ; None                                                ; 7.241 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a18~porta_address_reg6  ; clk      ;
; N/A                                     ; None                                                ; 7.241 ns   ; reset ; LC3_sim:inst|EX:myex|exP                                                                                           ; clk      ;
; N/A                                     ; None                                                ; 7.235 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a16~porta_we_reg        ; clk      ;
; N/A                                     ; None                                                ; 7.230 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a11~porta_address_reg4  ; clk      ;
; N/A                                     ; None                                                ; 7.228 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a10~porta_we_reg        ; clk      ;
; N/A                                     ; None                                                ; 7.222 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a5~porta_we_reg         ; clk      ;
; N/A                                     ; None                                                ; 7.214 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a19~porta_address_reg6  ; clk      ;
; N/A                                     ; None                                                ; 7.204 ns   ; reset ; LC3_sim:inst|IF:myif|ifPCout[12]                                                                                   ; clk      ;
; N/A                                     ; None                                                ; 7.197 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a18~porta_address_reg5  ; clk      ;
; N/A                                     ; None                                                ; 7.190 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a11~porta_address_reg5  ; clk      ;
; N/A                                     ; None                                                ; 7.183 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a1~porta_datain_reg0    ; clk      ;
; N/A                                     ; None                                                ; 7.183 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a1~porta_address_reg0   ; clk      ;
; N/A                                     ; None                                                ; 7.183 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a1~porta_address_reg1   ; clk      ;
; N/A                                     ; None                                                ; 7.183 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a1~porta_address_reg2   ; clk      ;
; N/A                                     ; None                                                ; 7.183 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a1~porta_address_reg3   ; clk      ;
; N/A                                     ; None                                                ; 7.183 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a1~porta_address_reg4   ; clk      ;
; N/A                                     ; None                                                ; 7.183 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a1~porta_address_reg5   ; clk      ;
; N/A                                     ; None                                                ; 7.183 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a1~porta_address_reg6   ; clk      ;
; N/A                                     ; None                                                ; 7.183 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a1~porta_address_reg7   ; clk      ;
; N/A                                     ; None                                                ; 7.183 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a1~porta_address_reg8   ; clk      ;
; N/A                                     ; None                                                ; 7.183 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a1~porta_address_reg9   ; clk      ;
; N/A                                     ; None                                                ; 7.183 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a1~porta_address_reg10  ; clk      ;
; N/A                                     ; None                                                ; 7.183 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a1~porta_address_reg11  ; clk      ;
; N/A                                     ; None                                                ; 7.181 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a29~porta_datain_reg0   ; clk      ;
; N/A                                     ; None                                                ; 7.181 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a29~porta_address_reg0  ; clk      ;
; N/A                                     ; None                                                ; 7.181 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a29~porta_address_reg1  ; clk      ;
; N/A                                     ; None                                                ; 7.181 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a29~porta_address_reg2  ; clk      ;
; N/A                                     ; None                                                ; 7.181 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a29~porta_address_reg3  ; clk      ;
; N/A                                     ; None                                                ; 7.181 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a29~porta_address_reg4  ; clk      ;
; N/A                                     ; None                                                ; 7.181 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a29~porta_address_reg5  ; clk      ;
; N/A                                     ; None                                                ; 7.181 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a29~porta_address_reg6  ; clk      ;
; N/A                                     ; None                                                ; 7.181 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a29~porta_address_reg7  ; clk      ;
; N/A                                     ; None                                                ; 7.181 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a29~porta_address_reg8  ; clk      ;
; N/A                                     ; None                                                ; 7.181 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a29~porta_address_reg9  ; clk      ;
; N/A                                     ; None                                                ; 7.181 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a29~porta_address_reg10 ; clk      ;
; N/A                                     ; None                                                ; 7.181 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a29~porta_address_reg11 ; clk      ;
; N/A                                     ; None                                                ; 7.173 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a18~porta_address_reg2  ; clk      ;
; N/A                                     ; None                                                ; 7.165 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a8~porta_we_reg         ; clk      ;
; N/A                                     ; None                                                ; 7.163 ns   ; reset ; LC3_sim:inst|IF:myif|ifPCout[11]                                                                                   ; clk      ;
; N/A                                     ; None                                                ; 7.160 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a24~porta_address_reg4  ; clk      ;
; N/A                                     ; None                                                ; 7.155 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a19~porta_address_reg5  ; clk      ;
; N/A                                     ; None                                                ; 7.154 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a11~porta_address_reg2  ; clk      ;
; N/A                                     ; None                                                ; 7.122 ns   ; reset ; LC3_sim:inst|IF:myif|ifPCout[10]                                                                                   ; clk      ;
; N/A                                     ; None                                                ; 7.121 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a25~porta_address_reg4  ; clk      ;
; N/A                                     ; None                                                ; 7.120 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a19~porta_address_reg2  ; clk      ;
; N/A                                     ; None                                                ; 7.100 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a2~porta_we_reg         ; clk      ;
; N/A                                     ; None                                                ; 7.081 ns   ; reset ; LC3_sim:inst|IF:myif|ifPCout[9]                                                                                    ; clk      ;
; N/A                                     ; None                                                ; 7.060 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a18~porta_address_reg9  ; clk      ;
; N/A                                     ; None                                                ; 7.060 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a11~porta_address_reg8  ; clk      ;
; N/A                                     ; None                                                ; 7.057 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a11~porta_we_reg        ; clk      ;
; N/A                                     ; None                                                ; 7.056 ns   ; reset ; LC3_sim:inst|IF:myif|ifNPC[15]                                                                                     ; clk      ;
; N/A                                     ; None                                                ; 7.039 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a18~porta_address_reg10 ; clk      ;
; N/A                                     ; None                                                ; 7.029 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a11~porta_address_reg9  ; clk      ;
; N/A                                     ; None                                                ; 7.027 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a27~porta_we_reg        ; clk      ;
; N/A                                     ; None                                                ; 7.021 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a18~porta_address_reg8  ; clk      ;
; N/A                                     ; None                                                ; 7.011 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a24~porta_address_reg2  ; clk      ;
; N/A                                     ; None                                                ; 7.008 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a11~porta_address_reg10 ; clk      ;
; N/A                                     ; None                                                ; 6.991 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a15~porta_address_reg6  ; clk      ;
; N/A                                     ; None                                                ; 6.991 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a18~porta_address_reg3  ; clk      ;
; N/A                                     ; None                                                ; 6.986 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a23~porta_address_reg2  ; clk      ;
; N/A                                     ; None                                                ; 6.974 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a30~porta_address_reg8  ; clk      ;
; N/A                                     ; None                                                ; 6.973 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a6~porta_we_reg         ; clk      ;
; N/A                                     ; None                                                ; 6.970 ns   ; reset ; LC3_sim:inst|IF:myif|ifPCout[8]                                                                                    ; clk      ;
; N/A                                     ; None                                                ; 6.969 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a25~porta_address_reg2  ; clk      ;
; N/A                                     ; None                                                ; 6.958 ns   ; reset ; LC3_sim:inst|IF:myif|ifNPC[8]                                                                                      ; clk      ;
; N/A                                     ; None                                                ; 6.958 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a24~porta_address_reg6  ; clk      ;
; N/A                                     ; None                                                ; 6.954 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a23~porta_address_reg9  ; clk      ;
; N/A                                     ; None                                                ; 6.953 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a24~porta_address_reg0  ; clk      ;
; N/A                                     ; None                                                ; 6.952 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a16~porta_address_reg6  ; clk      ;
; N/A                                     ; None                                                ; 6.951 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a6~porta_address_reg9   ; clk      ;
; N/A                                     ; None                                                ; 6.946 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a14~porta_we_reg        ; clk      ;
; N/A                                     ; None                                                ; 6.938 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a23~porta_address_reg6  ; clk      ;
; N/A                                     ; None                                                ; 6.936 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a26~porta_address_reg8  ; clk      ;
; N/A                                     ; None                                                ; 6.929 ns   ; reset ; LC3_sim:inst|IF:myif|ifPCout[7]                                                                                    ; clk      ;
; N/A                                     ; None                                                ; 6.928 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a28~porta_address_reg6  ; clk      ;
; N/A                                     ; None                                                ; 6.927 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a2~porta_address_reg4   ; clk      ;
; N/A                                     ; None                                                ; 6.921 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a23~porta_address_reg0  ; clk      ;
; N/A                                     ; None                                                ; 6.920 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a19~porta_address_reg4  ; clk      ;
; N/A                                     ; None                                                ; 6.913 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a30~porta_address_reg10 ; clk      ;
; N/A                                     ; None                                                ; 6.911 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a27~porta_address_reg4  ; clk      ;
; N/A                                     ; None                                                ; 6.906 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a24~porta_datain_reg0   ; clk      ;
; N/A                                     ; None                                                ; 6.906 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a24~porta_address_reg1  ; clk      ;
; N/A                                     ; None                                                ; 6.906 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a24~porta_address_reg3  ; clk      ;
; N/A                                     ; None                                                ; 6.906 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a24~porta_address_reg5  ; clk      ;
; N/A                                     ; None                                                ; 6.906 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a24~porta_address_reg7  ; clk      ;
; N/A                                     ; None                                                ; 6.906 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a24~porta_address_reg8  ; clk      ;
; N/A                                     ; None                                                ; 6.906 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a24~porta_address_reg9  ; clk      ;
; N/A                                     ; None                                                ; 6.906 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a24~porta_address_reg10 ; clk      ;
; N/A                                     ; None                                                ; 6.906 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a24~porta_address_reg11 ; clk      ;
; N/A                                     ; None                                                ; 6.905 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a6~porta_address_reg4   ; clk      ;
; N/A                                     ; None                                                ; 6.905 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a25~porta_address_reg6  ; clk      ;
; N/A                                     ; None                                                ; 6.903 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a17~porta_address_reg8  ; clk      ;
; N/A                                     ; None                                                ; 6.897 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a6~porta_address_reg6   ; clk      ;
; N/A                                     ; None                                                ; 6.896 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a18~porta_datain_reg0   ; clk      ;
; N/A                                     ; None                                                ; 6.896 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a18~porta_address_reg0  ; clk      ;
; N/A                                     ; None                                                ; 6.896 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a18~porta_address_reg1  ; clk      ;
; N/A                                     ; None                                                ; 6.896 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a18~porta_address_reg7  ; clk      ;
; N/A                                     ; None                                                ; 6.896 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a18~porta_address_reg11 ; clk      ;
; N/A                                     ; None                                                ; 6.891 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a22~porta_address_reg9  ; clk      ;
; N/A                                     ; None                                                ; 6.891 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a23~porta_address_reg4  ; clk      ;
; N/A                                     ; None                                                ; 6.888 ns   ; reset ; LC3_sim:inst|IF:myif|ifPCout[6]                                                                                    ; clk      ;
; N/A                                     ; None                                                ; 6.886 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a30~porta_address_reg9  ; clk      ;
; N/A                                     ; None                                                ; 6.885 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a16~porta_address_reg4  ; clk      ;
; N/A                                     ; None                                                ; 6.884 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a10~porta_address_reg10 ; clk      ;
; N/A                                     ; None                                                ; 6.882 ns   ; reset ; LC3_sim:inst|IF:myif|ifNPC[4]                                                                                      ; clk      ;
; N/A                                     ; None                                                ; 6.881 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a30~porta_datain_reg0   ; clk      ;
; N/A                                     ; None                                                ; 6.881 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a30~porta_address_reg0  ; clk      ;
; N/A                                     ; None                                                ; 6.881 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a30~porta_address_reg1  ; clk      ;
; N/A                                     ; None                                                ; 6.881 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a30~porta_address_reg2  ; clk      ;
; N/A                                     ; None                                                ; 6.881 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a30~porta_address_reg3  ; clk      ;
; N/A                                     ; None                                                ; 6.881 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a30~porta_address_reg4  ; clk      ;
; N/A                                     ; None                                                ; 6.881 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a30~porta_address_reg5  ; clk      ;
; N/A                                     ; None                                                ; 6.881 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a30~porta_address_reg6  ; clk      ;
; N/A                                     ; None                                                ; 6.881 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a30~porta_address_reg7  ; clk      ;
; N/A                                     ; None                                                ; 6.881 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a30~porta_address_reg11 ; clk      ;
; N/A                                     ; None                                                ; 6.870 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a2~porta_address_reg2   ; clk      ;
; N/A                                     ; None                                                ; 6.869 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a17~porta_datain_reg0   ; clk      ;
; N/A                                     ; None                                                ; 6.869 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a17~porta_address_reg0  ; clk      ;
; N/A                                     ; None                                                ; 6.869 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a17~porta_address_reg1  ; clk      ;
; N/A                                     ; None                                                ; 6.869 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a17~porta_address_reg2  ; clk      ;
; N/A                                     ; None                                                ; 6.869 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a17~porta_address_reg3  ; clk      ;
; N/A                                     ; None                                                ; 6.869 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a17~porta_address_reg4  ; clk      ;
; N/A                                     ; None                                                ; 6.869 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a17~porta_address_reg5  ; clk      ;
; N/A                                     ; None                                                ; 6.869 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a17~porta_address_reg6  ; clk      ;
; N/A                                     ; None                                                ; 6.869 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a17~porta_address_reg7  ; clk      ;
; N/A                                     ; None                                                ; 6.869 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a17~porta_address_reg9  ; clk      ;
; N/A                                     ; None                                                ; 6.869 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a17~porta_address_reg10 ; clk      ;
; N/A                                     ; None                                                ; 6.869 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a17~porta_address_reg11 ; clk      ;
; N/A                                     ; None                                                ; 6.866 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a10~porta_datain_reg0   ; clk      ;
; N/A                                     ; None                                                ; 6.866 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a10~porta_address_reg0  ; clk      ;
; N/A                                     ; None                                                ; 6.866 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a10~porta_address_reg1  ; clk      ;
; N/A                                     ; None                                                ; 6.866 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a10~porta_address_reg2  ; clk      ;
; N/A                                     ; None                                                ; 6.866 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a10~porta_address_reg3  ; clk      ;
; N/A                                     ; None                                                ; 6.866 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a10~porta_address_reg4  ; clk      ;
; N/A                                     ; None                                                ; 6.866 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a10~porta_address_reg5  ; clk      ;
; N/A                                     ; None                                                ; 6.866 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a10~porta_address_reg6  ; clk      ;
; N/A                                     ; None                                                ; 6.866 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a10~porta_address_reg7  ; clk      ;
; N/A                                     ; None                                                ; 6.866 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a10~porta_address_reg8  ; clk      ;
; N/A                                     ; None                                                ; 6.866 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a10~porta_address_reg9  ; clk      ;
; N/A                                     ; None                                                ; 6.866 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a10~porta_address_reg11 ; clk      ;
; N/A                                     ; None                                                ; 6.864 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a5~porta_datain_reg0    ; clk      ;
; N/A                                     ; None                                                ; 6.864 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a5~porta_address_reg0   ; clk      ;
; N/A                                     ; None                                                ; 6.864 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a5~porta_address_reg1   ; clk      ;
; N/A                                     ; None                                                ; 6.864 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a5~porta_address_reg2   ; clk      ;
; N/A                                     ; None                                                ; 6.864 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a5~porta_address_reg3   ; clk      ;
; N/A                                     ; None                                                ; 6.864 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a5~porta_address_reg4   ; clk      ;
; N/A                                     ; None                                                ; 6.864 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a5~porta_address_reg5   ; clk      ;
; N/A                                     ; None                                                ; 6.864 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a5~porta_address_reg6   ; clk      ;
; N/A                                     ; None                                                ; 6.864 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a5~porta_address_reg7   ; clk      ;
; N/A                                     ; None                                                ; 6.864 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a5~porta_address_reg8   ; clk      ;
; N/A                                     ; None                                                ; 6.864 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a5~porta_address_reg9   ; clk      ;
; N/A                                     ; None                                                ; 6.864 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a5~porta_address_reg10  ; clk      ;
; N/A                                     ; None                                                ; 6.864 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a5~porta_address_reg11  ; clk      ;
; N/A                                     ; None                                                ; 6.858 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a16~porta_address_reg5  ; clk      ;
; N/A                                     ; None                                                ; 6.852 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a27~porta_address_reg2  ; clk      ;
; N/A                                     ; None                                                ; 6.849 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a6~porta_address_reg5   ; clk      ;
; N/A                                     ; None                                                ; 6.847 ns   ; reset ; LC3_sim:inst|IF:myif|ifPCout[5]                                                                                    ; clk      ;
; N/A                                     ; None                                                ; 6.847 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a23~porta_address_reg5  ; clk      ;
; N/A                                     ; None                                                ; 6.846 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a15~porta_address_reg4  ; clk      ;
; N/A                                     ; None                                                ; 6.843 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a8~porta_address_reg4   ; clk      ;
; N/A                                     ; None                                                ; 6.842 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a23~porta_datain_reg0   ; clk      ;
; N/A                                     ; None                                                ; 6.842 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a23~porta_address_reg1  ; clk      ;
; N/A                                     ; None                                                ; 6.842 ns   ; reset ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a23~porta_address_reg3  ; clk      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;       ;                                                                                                                    ;          ;
+-----------------------------------------+-----------------------------------------------------+------------+-------+--------------------------------------------------------------------------------------------------------------------+----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                        ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------+---------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                             ; To            ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------+---------------+------------+
; N/A                                     ; None                                                ; 18.944 ns  ; LC3_sim:inst|int_r               ; intMDout_[14] ; clk        ;
; N/A                                     ; None                                                ; 18.904 ns  ; LC3_sim:inst|int_r               ; intMDout[14]  ; clk        ;
; N/A                                     ; None                                                ; 18.854 ns  ; LC3_sim:inst|int_r               ; intMDout[13]  ; clk        ;
; N/A                                     ; None                                                ; 18.844 ns  ; LC3_sim:inst|EX:myex|exCond      ; intMDout_[14] ; clk        ;
; N/A                                     ; None                                                ; 18.804 ns  ; LC3_sim:inst|EX:myex|exCond      ; intMDout[14]  ; clk        ;
; N/A                                     ; None                                                ; 18.754 ns  ; LC3_sim:inst|EX:myex|exCond      ; intMDout[13]  ; clk        ;
; N/A                                     ; None                                                ; 18.638 ns  ; LC3_sim:inst|int_r               ; intMDout[15]  ; clk        ;
; N/A                                     ; None                                                ; 18.608 ns  ; LC3_sim:inst|int_r               ; intMDout_[15] ; clk        ;
; N/A                                     ; None                                                ; 18.599 ns  ; LC3_sim:inst|int_r               ; intMDout_[13] ; clk        ;
; N/A                                     ; None                                                ; 18.538 ns  ; LC3_sim:inst|EX:myex|exCond      ; intMDout[15]  ; clk        ;
; N/A                                     ; None                                                ; 18.508 ns  ; LC3_sim:inst|EX:myex|exCond      ; intMDout_[15] ; clk        ;
; N/A                                     ; None                                                ; 18.499 ns  ; LC3_sim:inst|EX:myex|exCond      ; intMDout_[13] ; clk        ;
; N/A                                     ; None                                                ; 18.483 ns  ; LC3_sim:inst|int_r               ; intMDout_[8]  ; clk        ;
; N/A                                     ; None                                                ; 18.453 ns  ; LC3_sim:inst|int_r               ; intMDout[8]   ; clk        ;
; N/A                                     ; None                                                ; 18.396 ns  ; LC3_sim:inst|int_r               ; intMDout_[5]  ; clk        ;
; N/A                                     ; None                                                ; 18.386 ns  ; LC3_sim:inst|int_r               ; intMDout[5]   ; clk        ;
; N/A                                     ; None                                                ; 18.383 ns  ; LC3_sim:inst|EX:myex|exCond      ; intMDout_[8]  ; clk        ;
; N/A                                     ; None                                                ; 18.372 ns  ; LC3_sim:inst|int_r               ; intMDout_[9]  ; clk        ;
; N/A                                     ; None                                                ; 18.362 ns  ; LC3_sim:inst|int_r               ; intMDout[9]   ; clk        ;
; N/A                                     ; None                                                ; 18.353 ns  ; LC3_sim:inst|EX:myex|exCond      ; intMDout[8]   ; clk        ;
; N/A                                     ; None                                                ; 18.312 ns  ; LC3_sim:inst|int_r               ; intMDout_[7]  ; clk        ;
; N/A                                     ; None                                                ; 18.292 ns  ; LC3_sim:inst|int_r               ; intMDout[7]   ; clk        ;
; N/A                                     ; None                                                ; 18.272 ns  ; LC3_sim:inst|EX:myex|exCond      ; intMDout_[9]  ; clk        ;
; N/A                                     ; None                                                ; 18.262 ns  ; LC3_sim:inst|EX:myex|exCond      ; intMDout[9]   ; clk        ;
; N/A                                     ; None                                                ; 18.226 ns  ; LC3_sim:inst|EX:myex|exCond      ; intMDout_[5]  ; clk        ;
; N/A                                     ; None                                                ; 18.216 ns  ; LC3_sim:inst|EX:myex|exCond      ; intMDout[5]   ; clk        ;
; N/A                                     ; None                                                ; 18.212 ns  ; LC3_sim:inst|EX:myex|exCond      ; intMDout_[7]  ; clk        ;
; N/A                                     ; None                                                ; 18.192 ns  ; LC3_sim:inst|EX:myex|exCond      ; intMDout[7]   ; clk        ;
; N/A                                     ; None                                                ; 18.190 ns  ; LC3_sim:inst|int_r               ; intMDout_[4]  ; clk        ;
; N/A                                     ; None                                                ; 18.150 ns  ; LC3_sim:inst|int_r               ; intMDout[4]   ; clk        ;
; N/A                                     ; None                                                ; 18.119 ns  ; LC3_sim:inst|int_r               ; _pc[9]        ; clk        ;
; N/A                                     ; None                                                ; 18.020 ns  ; LC3_sim:inst|EX:myex|exCond      ; intMDout_[4]  ; clk        ;
; N/A                                     ; None                                                ; 18.006 ns  ; LC3_sim:inst|int_r               ; intMDout_[10] ; clk        ;
; N/A                                     ; None                                                ; 17.980 ns  ; LC3_sim:inst|EX:myex|exCond      ; intMDout[4]   ; clk        ;
; N/A                                     ; None                                                ; 17.971 ns  ; LC3_sim:inst|int_r               ; MD[12]        ; clk        ;
; N/A                                     ; None                                                ; 17.948 ns  ; LC3_sim:inst|int_r               ; intMDout[10]  ; clk        ;
; N/A                                     ; None                                                ; 17.947 ns  ; LC3_sim:inst|int_r               ; intMDout_[2]  ; clk        ;
; N/A                                     ; None                                                ; 17.947 ns  ; LC3_sim:inst|MEM:mymem|memCond   ; intMDout_[14] ; clk        ;
; N/A                                     ; None                                                ; 17.947 ns  ; LC3_sim:inst|int_r               ; intMDout[2]   ; clk        ;
; N/A                                     ; None                                                ; 17.931 ns  ; LC3_sim:inst|EX:myex|exIRout[14] ; intMDout_[4]  ; clk        ;
; N/A                                     ; None                                                ; 17.927 ns  ; LC3_sim:inst|int_r               ; _pc[15]       ; clk        ;
; N/A                                     ; None                                                ; 17.926 ns  ; LC3_sim:inst|EX:myex|exIRout[14] ; intMDout_[2]  ; clk        ;
; N/A                                     ; None                                                ; 17.926 ns  ; LC3_sim:inst|EX:myex|exIRout[14] ; intMDout[2]   ; clk        ;
; N/A                                     ; None                                                ; 17.908 ns  ; LC3_sim:inst|int_r               ; _pc[8]        ; clk        ;
; N/A                                     ; None                                                ; 17.907 ns  ; LC3_sim:inst|EX:myex|exIRout[12] ; intMDout_[4]  ; clk        ;
; N/A                                     ; None                                                ; 17.907 ns  ; LC3_sim:inst|MEM:mymem|memCond   ; intMDout[14]  ; clk        ;
; N/A                                     ; None                                                ; 17.906 ns  ; LC3_sim:inst|EX:myex|exCond      ; intMDout_[10] ; clk        ;
; N/A                                     ; None                                                ; 17.902 ns  ; LC3_sim:inst|EX:myex|exIRout[12] ; intMDout_[2]  ; clk        ;
; N/A                                     ; None                                                ; 17.902 ns  ; LC3_sim:inst|EX:myex|exIRout[12] ; intMDout[2]   ; clk        ;
; N/A                                     ; None                                                ; 17.898 ns  ; LC3_sim:inst|int_r               ; intMDout_[6]  ; clk        ;
; N/A                                     ; None                                                ; 17.891 ns  ; LC3_sim:inst|EX:myex|exIRout[14] ; intMDout[4]   ; clk        ;
; N/A                                     ; None                                                ; 17.888 ns  ; LC3_sim:inst|int_r               ; intMDout[6]   ; clk        ;
; N/A                                     ; None                                                ; 17.871 ns  ; LC3_sim:inst|EX:myex|exCond      ; MD[12]        ; clk        ;
; N/A                                     ; None                                                ; 17.867 ns  ; LC3_sim:inst|EX:myex|exIRout[12] ; intMDout[4]   ; clk        ;
; N/A                                     ; None                                                ; 17.867 ns  ; LC3_sim:inst|EX:myex|exCond      ; _pc[9]        ; clk        ;
; N/A                                     ; None                                                ; 17.862 ns  ; LC3_sim:inst|EX:myex|exIRout[5]  ; intMDout_[4]  ; clk        ;
; N/A                                     ; None                                                ; 17.857 ns  ; LC3_sim:inst|EX:myex|exIRout[5]  ; intMDout_[2]  ; clk        ;
; N/A                                     ; None                                                ; 17.857 ns  ; LC3_sim:inst|EX:myex|exIRout[5]  ; intMDout[2]   ; clk        ;
; N/A                                     ; None                                                ; 17.857 ns  ; LC3_sim:inst|MEM:mymem|memCond   ; intMDout[13]  ; clk        ;
; N/A                                     ; None                                                ; 17.850 ns  ; LC3_sim:inst|EX:myex|exIRout[14] ; intMDout_[0]  ; clk        ;
; N/A                                     ; None                                                ; 17.848 ns  ; LC3_sim:inst|EX:myex|exCond      ; intMDout[10]  ; clk        ;
; N/A                                     ; None                                                ; 17.830 ns  ; LC3_sim:inst|EX:myex|exIRout[14] ; intMDout[0]   ; clk        ;
; N/A                                     ; None                                                ; 17.826 ns  ; LC3_sim:inst|EX:myex|exIRout[12] ; intMDout_[0]  ; clk        ;
; N/A                                     ; None                                                ; 17.822 ns  ; LC3_sim:inst|EX:myex|exIRout[5]  ; intMDout[4]   ; clk        ;
; N/A                                     ; None                                                ; 17.806 ns  ; LC3_sim:inst|EX:myex|exIRout[12] ; intMDout[0]   ; clk        ;
; N/A                                     ; None                                                ; 17.801 ns  ; LC3_sim:inst|EX:myex|exIRout[0]  ; intMDout_[4]  ; clk        ;
; N/A                                     ; None                                                ; 17.798 ns  ; LC3_sim:inst|int_r               ; MD[11]        ; clk        ;
; N/A                                     ; None                                                ; 17.796 ns  ; LC3_sim:inst|EX:myex|exIRout[0]  ; intMDout_[2]  ; clk        ;
; N/A                                     ; None                                                ; 17.796 ns  ; LC3_sim:inst|EX:myex|exIRout[0]  ; intMDout[2]   ; clk        ;
; N/A                                     ; None                                                ; 17.781 ns  ; LC3_sim:inst|EX:myex|exIRout[5]  ; intMDout_[0]  ; clk        ;
; N/A                                     ; None                                                ; 17.761 ns  ; LC3_sim:inst|EX:myex|exIRout[5]  ; intMDout[0]   ; clk        ;
; N/A                                     ; None                                                ; 17.761 ns  ; LC3_sim:inst|EX:myex|exIRout[0]  ; intMDout[4]   ; clk        ;
; N/A                                     ; None                                                ; 17.758 ns  ; LC3_sim:inst|EX:myex|exCond      ; intMDout_[6]  ; clk        ;
; N/A                                     ; None                                                ; 17.752 ns  ; LC3_sim:inst|EX:myex|exCond      ; intMDout_[2]  ; clk        ;
; N/A                                     ; None                                                ; 17.752 ns  ; LC3_sim:inst|EX:myex|exCond      ; intMDout[2]   ; clk        ;
; N/A                                     ; None                                                ; 17.751 ns  ; LC3_sim:inst|EX:myex|exIRout[13] ; intMDout_[4]  ; clk        ;
; N/A                                     ; None                                                ; 17.748 ns  ; LC3_sim:inst|EX:myex|exCond      ; intMDout[6]   ; clk        ;
; N/A                                     ; None                                                ; 17.746 ns  ; LC3_sim:inst|EX:myex|exIRout[13] ; intMDout_[2]  ; clk        ;
; N/A                                     ; None                                                ; 17.746 ns  ; LC3_sim:inst|EX:myex|exIRout[13] ; intMDout[2]   ; clk        ;
; N/A                                     ; None                                                ; 17.722 ns  ; LC3_sim:inst|int_r               ; MD[7]         ; clk        ;
; N/A                                     ; None                                                ; 17.720 ns  ; LC3_sim:inst|EX:myex|exIRout[0]  ; intMDout_[0]  ; clk        ;
; N/A                                     ; None                                                ; 17.711 ns  ; LC3_sim:inst|EX:myex|exIRout[13] ; intMDout[4]   ; clk        ;
; N/A                                     ; None                                                ; 17.700 ns  ; LC3_sim:inst|EX:myex|exIRout[0]  ; intMDout[0]   ; clk        ;
; N/A                                     ; None                                                ; 17.698 ns  ; LC3_sim:inst|EX:myex|exCond      ; MD[11]        ; clk        ;
; N/A                                     ; None                                                ; 17.681 ns  ; LC3_sim:inst|int_r               ; intMDout_[0]  ; clk        ;
; N/A                                     ; None                                                ; 17.670 ns  ; LC3_sim:inst|EX:myex|exIRout[13] ; intMDout_[0]  ; clk        ;
; N/A                                     ; None                                                ; 17.661 ns  ; LC3_sim:inst|int_r               ; intMDout[0]   ; clk        ;
; N/A                                     ; None                                                ; 17.655 ns  ; LC3_sim:inst|EX:myex|exIRout[4]  ; intMDout_[4]  ; clk        ;
; N/A                                     ; None                                                ; 17.652 ns  ; LC3_sim:inst|EX:myex|exIRout[3]  ; intMDout_[4]  ; clk        ;
; N/A                                     ; None                                                ; 17.650 ns  ; LC3_sim:inst|EX:myex|exIRout[4]  ; intMDout_[2]  ; clk        ;
; N/A                                     ; None                                                ; 17.650 ns  ; LC3_sim:inst|EX:myex|exIRout[13] ; intMDout[0]   ; clk        ;
; N/A                                     ; None                                                ; 17.650 ns  ; LC3_sim:inst|EX:myex|exIRout[4]  ; intMDout[2]   ; clk        ;
; N/A                                     ; None                                                ; 17.647 ns  ; LC3_sim:inst|EX:myex|exIRout[3]  ; intMDout_[2]  ; clk        ;
; N/A                                     ; None                                                ; 17.647 ns  ; LC3_sim:inst|EX:myex|exIRout[3]  ; intMDout[2]   ; clk        ;
; N/A                                     ; None                                                ; 17.641 ns  ; LC3_sim:inst|MEM:mymem|memCond   ; intMDout[15]  ; clk        ;
; N/A                                     ; None                                                ; 17.622 ns  ; LC3_sim:inst|EX:myex|exCond      ; MD[7]         ; clk        ;
; N/A                                     ; None                                                ; 17.615 ns  ; LC3_sim:inst|EX:myex|exIRout[4]  ; intMDout[4]   ; clk        ;
; N/A                                     ; None                                                ; 17.612 ns  ; LC3_sim:inst|EX:myex|exPCout[6]  ; intMDout_[14] ; clk        ;
; N/A                                     ; None                                                ; 17.612 ns  ; LC3_sim:inst|EX:myex|exIRout[3]  ; intMDout[4]   ; clk        ;
; N/A                                     ; None                                                ; 17.611 ns  ; LC3_sim:inst|MEM:mymem|memCond   ; intMDout_[15] ; clk        ;
; N/A                                     ; None                                                ; 17.602 ns  ; LC3_sim:inst|MEM:mymem|memCond   ; intMDout_[13] ; clk        ;
; N/A                                     ; None                                                ; 17.574 ns  ; LC3_sim:inst|EX:myex|exIRout[4]  ; intMDout_[0]  ; clk        ;
; N/A                                     ; None                                                ; 17.574 ns  ; LC3_sim:inst|EX:myex|exIRout[1]  ; intMDout_[4]  ; clk        ;
; N/A                                     ; None                                                ; 17.572 ns  ; LC3_sim:inst|EX:myex|exPCout[6]  ; intMDout[14]  ; clk        ;
; N/A                                     ; None                                                ; 17.571 ns  ; LC3_sim:inst|EX:myex|exIRout[3]  ; intMDout_[0]  ; clk        ;
; N/A                                     ; None                                                ; 17.569 ns  ; LC3_sim:inst|EX:myex|exIRout[1]  ; intMDout_[2]  ; clk        ;
; N/A                                     ; None                                                ; 17.569 ns  ; LC3_sim:inst|EX:myex|exIRout[1]  ; intMDout[2]   ; clk        ;
; N/A                                     ; None                                                ; 17.554 ns  ; LC3_sim:inst|EX:myex|exIRout[4]  ; intMDout[0]   ; clk        ;
; N/A                                     ; None                                                ; 17.551 ns  ; LC3_sim:inst|EX:myex|exIRout[3]  ; intMDout[0]   ; clk        ;
; N/A                                     ; None                                                ; 17.546 ns  ; LC3_sim:inst|EX:myex|exIRout[15] ; intMDout_[4]  ; clk        ;
; N/A                                     ; None                                                ; 17.543 ns  ; LC3_sim:inst|EX:myex|exPCout[8]  ; intMDout_[14] ; clk        ;
; N/A                                     ; None                                                ; 17.541 ns  ; LC3_sim:inst|EX:myex|exIRout[15] ; intMDout_[2]  ; clk        ;
; N/A                                     ; None                                                ; 17.541 ns  ; LC3_sim:inst|EX:myex|exIRout[15] ; intMDout[2]   ; clk        ;
; N/A                                     ; None                                                ; 17.534 ns  ; LC3_sim:inst|EX:myex|exIRout[1]  ; intMDout[4]   ; clk        ;
; N/A                                     ; None                                                ; 17.522 ns  ; LC3_sim:inst|EX:myex|exPCout[6]  ; intMDout[13]  ; clk        ;
; N/A                                     ; None                                                ; 17.517 ns  ; LC3_sim:inst|EX:myex|exPCout[5]  ; intMDout_[14] ; clk        ;
; N/A                                     ; None                                                ; 17.506 ns  ; LC3_sim:inst|EX:myex|exIRout[15] ; intMDout[4]   ; clk        ;
; N/A                                     ; None                                                ; 17.503 ns  ; LC3_sim:inst|EX:myex|exPCout[8]  ; intMDout[14]  ; clk        ;
; N/A                                     ; None                                                ; 17.495 ns  ; LC3_sim:inst|EX:myex|exPCout[2]  ; intMDout_[14] ; clk        ;
; N/A                                     ; None                                                ; 17.493 ns  ; LC3_sim:inst|EX:myex|exIRout[1]  ; intMDout_[0]  ; clk        ;
; N/A                                     ; None                                                ; 17.486 ns  ; LC3_sim:inst|MEM:mymem|memCond   ; intMDout_[8]  ; clk        ;
; N/A                                     ; None                                                ; 17.477 ns  ; LC3_sim:inst|EX:myex|exPCout[5]  ; intMDout[14]  ; clk        ;
; N/A                                     ; None                                                ; 17.473 ns  ; LC3_sim:inst|EX:myex|exIRout[1]  ; intMDout[0]   ; clk        ;
; N/A                                     ; None                                                ; 17.465 ns  ; LC3_sim:inst|EX:myex|exIRout[15] ; intMDout_[0]  ; clk        ;
; N/A                                     ; None                                                ; 17.456 ns  ; LC3_sim:inst|MEM:mymem|memCond   ; intMDout[8]   ; clk        ;
; N/A                                     ; None                                                ; 17.455 ns  ; LC3_sim:inst|EX:myex|exPCout[2]  ; intMDout[14]  ; clk        ;
; N/A                                     ; None                                                ; 17.453 ns  ; LC3_sim:inst|EX:myex|exPCout[8]  ; intMDout[13]  ; clk        ;
; N/A                                     ; None                                                ; 17.445 ns  ; LC3_sim:inst|EX:myex|exIRout[15] ; intMDout[0]   ; clk        ;
; N/A                                     ; None                                                ; 17.427 ns  ; LC3_sim:inst|EX:myex|exPCout[5]  ; intMDout[13]  ; clk        ;
; N/A                                     ; None                                                ; 17.408 ns  ; LC3_sim:inst|EX:myex|exPCout[7]  ; intMDout_[14] ; clk        ;
; N/A                                     ; None                                                ; 17.405 ns  ; LC3_sim:inst|EX:myex|exPCout[2]  ; intMDout[13]  ; clk        ;
; N/A                                     ; None                                                ; 17.375 ns  ; LC3_sim:inst|MEM:mymem|memCond   ; intMDout_[9]  ; clk        ;
; N/A                                     ; None                                                ; 17.368 ns  ; LC3_sim:inst|EX:myex|exPCout[7]  ; intMDout[14]  ; clk        ;
; N/A                                     ; None                                                ; 17.366 ns  ; LC3_sim:inst|EX:myex|exIRout[2]  ; intMDout_[4]  ; clk        ;
; N/A                                     ; None                                                ; 17.365 ns  ; LC3_sim:inst|MEM:mymem|memCond   ; intMDout[9]   ; clk        ;
; N/A                                     ; None                                                ; 17.361 ns  ; LC3_sim:inst|EX:myex|exIRout[2]  ; intMDout_[2]  ; clk        ;
; N/A                                     ; None                                                ; 17.361 ns  ; LC3_sim:inst|EX:myex|exIRout[2]  ; intMDout[2]   ; clk        ;
; N/A                                     ; None                                                ; 17.346 ns  ; LC3_sim:inst|EX:myex|exPCout[3]  ; intMDout_[14] ; clk        ;
; N/A                                     ; None                                                ; 17.334 ns  ; LC3_sim:inst|ID:myid|idPCout[4]  ; intMDout_[14] ; clk        ;
; N/A                                     ; None                                                ; 17.329 ns  ; LC3_sim:inst|MEM:mymem|memCond   ; intMDout_[5]  ; clk        ;
; N/A                                     ; None                                                ; 17.326 ns  ; LC3_sim:inst|EX:myex|exIRout[2]  ; intMDout[4]   ; clk        ;
; N/A                                     ; None                                                ; 17.319 ns  ; LC3_sim:inst|MEM:mymem|memCond   ; intMDout[5]   ; clk        ;
; N/A                                     ; None                                                ; 17.318 ns  ; LC3_sim:inst|EX:myex|exPCout[7]  ; intMDout[13]  ; clk        ;
; N/A                                     ; None                                                ; 17.315 ns  ; LC3_sim:inst|MEM:mymem|memCond   ; intMDout_[7]  ; clk        ;
; N/A                                     ; None                                                ; 17.309 ns  ; LC3_sim:inst|int_r               ; MD[4]         ; clk        ;
; N/A                                     ; None                                                ; 17.306 ns  ; LC3_sim:inst|EX:myex|exPCout[3]  ; intMDout[14]  ; clk        ;
; N/A                                     ; None                                                ; 17.306 ns  ; LC3_sim:inst|EX:myex|exPCout[6]  ; intMDout[15]  ; clk        ;
; N/A                                     ; None                                                ; 17.295 ns  ; LC3_sim:inst|MEM:mymem|memCond   ; intMDout[7]   ; clk        ;
; N/A                                     ; None                                                ; 17.294 ns  ; LC3_sim:inst|ID:myid|idPCout[4]  ; intMDout[14]  ; clk        ;
; N/A                                     ; None                                                ; 17.285 ns  ; LC3_sim:inst|EX:myex|exIRout[2]  ; intMDout_[0]  ; clk        ;
; N/A                                     ; None                                                ; 17.282 ns  ; LC3_sim:inst|ID:myid|idPCout[2]  ; intMDout_[14] ; clk        ;
; N/A                                     ; None                                                ; 17.276 ns  ; LC3_sim:inst|EX:myex|exPCout[6]  ; intMDout_[15] ; clk        ;
; N/A                                     ; None                                                ; 17.272 ns  ; LC3_sim:inst|EX:myex|exCond      ; intMDout_[0]  ; clk        ;
; N/A                                     ; None                                                ; 17.267 ns  ; LC3_sim:inst|EX:myex|exPCout[6]  ; intMDout_[13] ; clk        ;
; N/A                                     ; None                                                ; 17.265 ns  ; LC3_sim:inst|EX:myex|exIRout[2]  ; intMDout[0]   ; clk        ;
; N/A                                     ; None                                                ; 17.256 ns  ; LC3_sim:inst|EX:myex|exPCout[3]  ; intMDout[13]  ; clk        ;
; N/A                                     ; None                                                ; 17.252 ns  ; LC3_sim:inst|EX:myex|exCond      ; intMDout[0]   ; clk        ;
; N/A                                     ; None                                                ; 17.244 ns  ; LC3_sim:inst|ID:myid|idPCout[4]  ; intMDout[13]  ; clk        ;
; N/A                                     ; None                                                ; 17.242 ns  ; LC3_sim:inst|ID:myid|idPCout[2]  ; intMDout[14]  ; clk        ;
; N/A                                     ; None                                                ; 17.240 ns  ; LC3_sim:inst|int_r               ; intMDout_[3]  ; clk        ;
; N/A                                     ; None                                                ; 17.237 ns  ; LC3_sim:inst|EX:myex|exPCout[8]  ; intMDout[15]  ; clk        ;
; N/A                                     ; None                                                ; 17.216 ns  ; LC3_sim:inst|ID:myid|idPCout[3]  ; intMDout_[14] ; clk        ;
; N/A                                     ; None                                                ; 17.211 ns  ; LC3_sim:inst|EX:myex|exPCout[5]  ; intMDout[15]  ; clk        ;
; N/A                                     ; None                                                ; 17.207 ns  ; LC3_sim:inst|EX:myex|exPCout[4]  ; intMDout_[14] ; clk        ;
; N/A                                     ; None                                                ; 17.207 ns  ; LC3_sim:inst|EX:myex|exPCout[8]  ; intMDout_[15] ; clk        ;
; N/A                                     ; None                                                ; 17.198 ns  ; LC3_sim:inst|EX:myex|exPCout[8]  ; intMDout_[13] ; clk        ;
; N/A                                     ; None                                                ; 17.192 ns  ; LC3_sim:inst|ID:myid|idPCout[2]  ; intMDout[13]  ; clk        ;
; N/A                                     ; None                                                ; 17.190 ns  ; LC3_sim:inst|int_r               ; intMDout[3]   ; clk        ;
; N/A                                     ; None                                                ; 17.189 ns  ; LC3_sim:inst|EX:myex|exPCout[2]  ; intMDout[15]  ; clk        ;
; N/A                                     ; None                                                ; 17.181 ns  ; LC3_sim:inst|EX:myex|exPCout[5]  ; intMDout_[15] ; clk        ;
; N/A                                     ; None                                                ; 17.176 ns  ; LC3_sim:inst|ID:myid|idPCout[3]  ; intMDout[14]  ; clk        ;
; N/A                                     ; None                                                ; 17.172 ns  ; LC3_sim:inst|EX:myex|exPCout[5]  ; intMDout_[13] ; clk        ;
; N/A                                     ; None                                                ; 17.167 ns  ; LC3_sim:inst|EX:myex|exPCout[4]  ; intMDout[14]  ; clk        ;
; N/A                                     ; None                                                ; 17.159 ns  ; LC3_sim:inst|EX:myex|exPCout[2]  ; intMDout_[15] ; clk        ;
; N/A                                     ; None                                                ; 17.151 ns  ; LC3_sim:inst|EX:myex|exPCout[6]  ; intMDout_[8]  ; clk        ;
; N/A                                     ; None                                                ; 17.150 ns  ; LC3_sim:inst|EX:myex|exPCout[2]  ; intMDout_[13] ; clk        ;
; N/A                                     ; None                                                ; 17.141 ns  ; LC3_sim:inst|ID:myid|idCond      ; intMDout_[14] ; clk        ;
; N/A                                     ; None                                                ; 17.141 ns  ; LC3_sim:inst|int_r               ; _PCval[5]     ; clk        ;
; N/A                                     ; None                                                ; 17.139 ns  ; LC3_sim:inst|EX:myex|exCond      ; MD[4]         ; clk        ;
; N/A                                     ; None                                                ; 17.126 ns  ; LC3_sim:inst|ID:myid|idPCout[3]  ; intMDout[13]  ; clk        ;
; N/A                                     ; None                                                ; 17.123 ns  ; LC3_sim:inst|MEM:mymem|memCond   ; intMDout_[4]  ; clk        ;
; N/A                                     ; None                                                ; 17.121 ns  ; LC3_sim:inst|EX:myex|exPCout[6]  ; intMDout[8]   ; clk        ;
; N/A                                     ; None                                                ; 17.117 ns  ; LC3_sim:inst|EX:myex|exPCout[4]  ; intMDout[13]  ; clk        ;
; N/A                                     ; None                                                ; 17.113 ns  ; LC3_sim:inst|int_r               ; MD[10]        ; clk        ;
; N/A                                     ; None                                                ; 17.102 ns  ; LC3_sim:inst|EX:myex|exPCout[7]  ; intMDout[15]  ; clk        ;
; N/A                                     ; None                                                ; 17.101 ns  ; LC3_sim:inst|ID:myid|idCond      ; intMDout[14]  ; clk        ;
; N/A                                     ; None                                                ; 17.093 ns  ; LC3_sim:inst|EX:myex|exPCout[10] ; intMDout_[14] ; clk        ;
; N/A                                     ; None                                                ; 17.083 ns  ; LC3_sim:inst|MEM:mymem|memCond   ; intMDout[4]   ; clk        ;
; N/A                                     ; None                                                ; 17.072 ns  ; LC3_sim:inst|ID:myid|idPCout[6]  ; intMDout_[14] ; clk        ;
; N/A                                     ; None                                                ; 17.072 ns  ; LC3_sim:inst|EX:myex|exPCout[7]  ; intMDout_[15] ; clk        ;
; N/A                                     ; None                                                ; 17.070 ns  ; LC3_sim:inst|EX:myex|exCond      ; intMDout_[3]  ; clk        ;
; N/A                                     ; None                                                ; 17.063 ns  ; LC3_sim:inst|EX:myex|exPCout[7]  ; intMDout_[13] ; clk        ;
; N/A                                     ; None                                                ; 17.056 ns  ; LC3_sim:inst|EX:myex|exPCout[5]  ; intMDout_[8]  ; clk        ;
; N/A                                     ; None                                                ; 17.053 ns  ; LC3_sim:inst|EX:myex|exPCout[10] ; intMDout[14]  ; clk        ;
; N/A                                     ; None                                                ; 17.051 ns  ; LC3_sim:inst|ID:myid|idCond      ; intMDout[13]  ; clk        ;
; N/A                                     ; None                                                ; 17.042 ns  ; LC3_sim:inst|EX:myex|exPCout[8]  ; intMDout_[8]  ; clk        ;
; N/A                                     ; None                                                ; 17.040 ns  ; LC3_sim:inst|EX:myex|exPCout[6]  ; intMDout_[9]  ; clk        ;
; N/A                                     ; None                                                ; 17.040 ns  ; LC3_sim:inst|EX:myex|exPCout[3]  ; intMDout[15]  ; clk        ;
; N/A                                     ; None                                                ; 17.034 ns  ; LC3_sim:inst|EX:myex|exPCout[2]  ; intMDout_[8]  ; clk        ;
; N/A                                     ; None                                                ; 17.032 ns  ; LC3_sim:inst|ID:myid|idPCout[6]  ; intMDout[14]  ; clk        ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                  ;               ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------+---------------+------------+


+---------------------------------------------------------------------+
; tpd                                                                 ;
+-------+-------------------+-----------------+-------+---------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From  ; To            ;
+-------+-------------------+-----------------+-------+---------------+
; N/A   ; None              ; 19.108 ns       ; reset ; intMDout_[14] ;
; N/A   ; None              ; 19.068 ns       ; reset ; intMDout[14]  ;
; N/A   ; None              ; 19.018 ns       ; reset ; intMDout[13]  ;
; N/A   ; None              ; 18.802 ns       ; reset ; intMDout[15]  ;
; N/A   ; None              ; 18.772 ns       ; reset ; intMDout_[15] ;
; N/A   ; None              ; 18.763 ns       ; reset ; intMDout_[13] ;
; N/A   ; None              ; 18.647 ns       ; reset ; intMDout_[8]  ;
; N/A   ; None              ; 18.617 ns       ; reset ; intMDout[8]   ;
; N/A   ; None              ; 18.560 ns       ; reset ; intMDout_[5]  ;
; N/A   ; None              ; 18.550 ns       ; reset ; intMDout[5]   ;
; N/A   ; None              ; 18.536 ns       ; reset ; intMDout_[9]  ;
; N/A   ; None              ; 18.526 ns       ; reset ; intMDout[9]   ;
; N/A   ; None              ; 18.476 ns       ; reset ; intMDout_[7]  ;
; N/A   ; None              ; 18.456 ns       ; reset ; intMDout[7]   ;
; N/A   ; None              ; 18.354 ns       ; reset ; intMDout_[4]  ;
; N/A   ; None              ; 18.314 ns       ; reset ; intMDout[4]   ;
; N/A   ; None              ; 18.283 ns       ; reset ; _pc[9]        ;
; N/A   ; None              ; 18.170 ns       ; reset ; intMDout_[10] ;
; N/A   ; None              ; 18.135 ns       ; reset ; MD[12]        ;
; N/A   ; None              ; 18.112 ns       ; reset ; intMDout[10]  ;
; N/A   ; None              ; 18.111 ns       ; reset ; intMDout_[2]  ;
; N/A   ; None              ; 18.111 ns       ; reset ; intMDout[2]   ;
; N/A   ; None              ; 18.091 ns       ; reset ; _pc[15]       ;
; N/A   ; None              ; 18.072 ns       ; reset ; _pc[8]        ;
; N/A   ; None              ; 18.062 ns       ; reset ; intMDout_[6]  ;
; N/A   ; None              ; 18.052 ns       ; reset ; intMDout[6]   ;
; N/A   ; None              ; 17.962 ns       ; reset ; MD[11]        ;
; N/A   ; None              ; 17.886 ns       ; reset ; MD[7]         ;
; N/A   ; None              ; 17.845 ns       ; reset ; intMDout_[0]  ;
; N/A   ; None              ; 17.825 ns       ; reset ; intMDout[0]   ;
; N/A   ; None              ; 17.473 ns       ; reset ; MD[4]         ;
; N/A   ; None              ; 17.404 ns       ; reset ; intMDout_[3]  ;
; N/A   ; None              ; 17.395 ns       ; reset ; MD[9]         ;
; N/A   ; None              ; 17.354 ns       ; reset ; intMDout[3]   ;
; N/A   ; None              ; 17.345 ns       ; reset ; MD[1]         ;
; N/A   ; None              ; 17.345 ns       ; reset ; MD[0]         ;
; N/A   ; None              ; 17.334 ns       ; reset ; MD[2]         ;
; N/A   ; None              ; 17.334 ns       ; reset ; MD[15]        ;
; N/A   ; None              ; 17.314 ns       ; reset ; MD[3]         ;
; N/A   ; None              ; 17.305 ns       ; reset ; _PCval[5]     ;
; N/A   ; None              ; 17.277 ns       ; reset ; MD[10]        ;
; N/A   ; None              ; 17.232 ns       ; reset ; MD[8]         ;
; N/A   ; None              ; 17.232 ns       ; reset ; MD[6]         ;
; N/A   ; None              ; 17.229 ns       ; reset ; MD[5]         ;
; N/A   ; None              ; 17.219 ns       ; reset ; MD[13]        ;
; N/A   ; None              ; 17.114 ns       ; reset ; intMDout_[12] ;
; N/A   ; None              ; 17.104 ns       ; reset ; intMDout[12]  ;
; N/A   ; None              ; 17.029 ns       ; reset ; intMDout_[11] ;
; N/A   ; None              ; 17.029 ns       ; reset ; intMDout[11]  ;
; N/A   ; None              ; 16.963 ns       ; reset ; _PCval[15]    ;
; N/A   ; None              ; 16.960 ns       ; reset ; _pc[4]        ;
; N/A   ; None              ; 16.957 ns       ; reset ; intMDout_[1]  ;
; N/A   ; None              ; 16.947 ns       ; reset ; intMDout[1]   ;
; N/A   ; None              ; 16.898 ns       ; reset ; MD[14]        ;
; N/A   ; None              ; 16.853 ns       ; reset ; _PCval[14]    ;
; N/A   ; None              ; 16.648 ns       ; reset ; _PCval[6]     ;
; N/A   ; None              ; 16.543 ns       ; reset ; _pc[11]       ;
; N/A   ; None              ; 16.487 ns       ; reset ; MA[5]         ;
; N/A   ; None              ; 16.468 ns       ; reset ; _pc[2]        ;
; N/A   ; None              ; 16.464 ns       ; reset ; _Z            ;
; N/A   ; None              ; 16.381 ns       ; reset ; MA[15]        ;
; N/A   ; None              ; 16.381 ns       ; reset ; we            ;
; N/A   ; None              ; 16.374 ns       ; reset ; _PCval[0]     ;
; N/A   ; None              ; 16.242 ns       ; reset ; _exPSRout[1]  ;
; N/A   ; None              ; 16.047 ns       ; reset ; intMAout_[1]  ;
; N/A   ; None              ; 16.009 ns       ; reset ; _pc[7]        ;
; N/A   ; None              ; 16.000 ns       ; reset ; intMAout_[3]  ;
; N/A   ; None              ; 15.972 ns       ; reset ; MA[0]         ;
; N/A   ; None              ; 15.929 ns       ; reset ; _pc[6]        ;
; N/A   ; None              ; 15.890 ns       ; reset ; intMAout_[5]  ;
; N/A   ; None              ; 15.855 ns       ; reset ; _PCval[13]    ;
; N/A   ; None              ; 15.797 ns       ; reset ; MA[2]         ;
; N/A   ; None              ; 15.772 ns       ; reset ; intMAout_[9]  ;
; N/A   ; None              ; 15.725 ns       ; reset ; MA[10]        ;
; N/A   ; None              ; 15.723 ns       ; reset ; _PCval[10]    ;
; N/A   ; None              ; 15.668 ns       ; reset ; rd            ;
; N/A   ; None              ; 15.613 ns       ; reset ; _PCval[4]     ;
; N/A   ; None              ; 15.576 ns       ; reset ; _pc[1]        ;
; N/A   ; None              ; 15.554 ns       ; reset ; _PCval[7]     ;
; N/A   ; None              ; 15.528 ns       ; reset ; intMAout_[2]  ;
; N/A   ; None              ; 15.523 ns       ; reset ; intMAout_[12] ;
; N/A   ; None              ; 15.474 ns       ; reset ; _pc[12]       ;
; N/A   ; None              ; 15.434 ns       ; reset ; _pc[5]        ;
; N/A   ; None              ; 15.417 ns       ; reset ; _pc[14]       ;
; N/A   ; None              ; 15.417 ns       ; reset ; _exPSRout[2]  ;
; N/A   ; None              ; 15.411 ns       ; reset ; MA[13]        ;
; N/A   ; None              ; 15.367 ns       ; reset ; _N            ;
; N/A   ; None              ; 15.351 ns       ; reset ; intMAout_[6]  ;
; N/A   ; None              ; 15.350 ns       ; reset ; MA[14]        ;
; N/A   ; None              ; 15.340 ns       ; reset ; intMAout_[14] ;
; N/A   ; None              ; 15.321 ns       ; reset ; MA[4]         ;
; N/A   ; None              ; 15.308 ns       ; reset ; intMAout_[13] ;
; N/A   ; None              ; 15.281 ns       ; reset ; _PCval[1]     ;
; N/A   ; None              ; 15.161 ns       ; reset ; intMAout_[7]  ;
; N/A   ; None              ; 15.090 ns       ; reset ; intMAout_[4]  ;
; N/A   ; None              ; 15.057 ns       ; reset ; MA[8]         ;
; N/A   ; None              ; 14.985 ns       ; reset ; MA[1]         ;
; N/A   ; None              ; 14.972 ns       ; reset ; intMAout_[15] ;
; N/A   ; None              ; 14.815 ns       ; reset ; _PCval[12]    ;
; N/A   ; None              ; 14.810 ns       ; reset ; MA[9]         ;
; N/A   ; None              ; 14.730 ns       ; reset ; MA[3]         ;
; N/A   ; None              ; 14.723 ns       ; reset ; _PCval[8]     ;
; N/A   ; None              ; 14.696 ns       ; reset ; _PCval[2]     ;
; N/A   ; None              ; 14.588 ns       ; reset ; _PCval[9]     ;
; N/A   ; None              ; 14.527 ns       ; reset ; _pc[13]       ;
; N/A   ; None              ; 14.517 ns       ; reset ; _P            ;
; N/A   ; None              ; 14.467 ns       ; reset ; _exPSRout[0]  ;
; N/A   ; None              ; 14.401 ns       ; reset ; _VFp          ;
; N/A   ; None              ; 14.365 ns       ; reset ; _PCval[3]     ;
; N/A   ; None              ; 14.351 ns       ; reset ; _exPSRout[3]  ;
; N/A   ; None              ; 14.349 ns       ; reset ; MA[11]        ;
; N/A   ; None              ; 14.207 ns       ; reset ; MA[12]        ;
; N/A   ; None              ; 14.206 ns       ; reset ; MA[6]         ;
; N/A   ; None              ; 14.163 ns       ; reset ; _pc[10]       ;
; N/A   ; None              ; 14.037 ns       ; reset ; MA[7]         ;
; N/A   ; None              ; 14.029 ns       ; reset ; intMAout_[10] ;
; N/A   ; None              ; 13.898 ns       ; reset ; _pc[0]        ;
; N/A   ; None              ; 13.803 ns       ; reset ; _pc[3]        ;
; N/A   ; None              ; 13.615 ns       ; reset ; intMAout_[0]  ;
; N/A   ; None              ; 13.558 ns       ; reset ; intMAout_[8]  ;
; N/A   ; None              ; 13.500 ns       ; reset ; intMAout_[11] ;
; N/A   ; None              ; 13.399 ns       ; reset ; _PCval[11]    ;
; N/A   ; None              ; 12.574 ns       ; reset ; _exPSRout[4]  ;
; N/A   ; None              ; 12.574 ns       ; reset ; _VFn          ;
+-------+-------------------+-----------------+-------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                                                                                 ;
+-----------------------------------------+-----------------------------------------------------+-----------+--------+--------------------------------------------------------------------------------------------------------------------+----------+
; Minimum Slack                           ; Required th                                         ; Actual th ; From   ; To                                                                                                                 ; To Clock ;
+-----------------------------------------+-----------------------------------------------------+-----------+--------+--------------------------------------------------------------------------------------------------------------------+----------+
; N/A                                     ; None                                                ; -0.119 ns ; reset  ; LC3_sim:inst|INT:myint|int_r_out                                                                                   ; clk      ;
; N/A                                     ; None                                                ; -2.692 ns ; MD[4]  ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a20~porta_datain_reg0   ; clk      ;
; N/A                                     ; None                                                ; -2.707 ns ; MD[8]  ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a8~porta_datain_reg0    ; clk      ;
; N/A                                     ; None                                                ; -2.729 ns ; MD[7]  ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a23~porta_datain_reg0   ; clk      ;
; N/A                                     ; None                                                ; -2.857 ns ; MD[14] ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a30~porta_datain_reg0   ; clk      ;
; N/A                                     ; None                                                ; -2.916 ns ; MD[15] ; LC3_sim:inst|MEM:mymem|MA_TMP[15]                                                                                  ; clk      ;
; N/A                                     ; None                                                ; -2.955 ns ; reset  ; LC3_sim:inst|INT:myint|phase[0]                                                                                    ; clk      ;
; N/A                                     ; None                                                ; -2.955 ns ; reset  ; LC3_sim:inst|INT:myint|phase[1]                                                                                    ; clk      ;
; N/A                                     ; None                                                ; -2.955 ns ; reset  ; LC3_sim:inst|INT:myint|phase[2]                                                                                    ; clk      ;
; N/A                                     ; None                                                ; -2.981 ns ; MD[8]  ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a24~porta_datain_reg0   ; clk      ;
; N/A                                     ; None                                                ; -2.981 ns ; MD[7]  ; LC3_sim:inst|MEM:mymem|MA_TMP[7]                                                                                   ; clk      ;
; N/A                                     ; None                                                ; -3.001 ns ; MD[9]  ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a25~porta_datain_reg0   ; clk      ;
; N/A                                     ; None                                                ; -3.016 ns ; MD[12] ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a12~porta_datain_reg0   ; clk      ;
; N/A                                     ; None                                                ; -3.023 ns ; MD[9]  ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a9~porta_datain_reg0    ; clk      ;
; N/A                                     ; None                                                ; -3.030 ns ; MD[6]  ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a22~porta_datain_reg0   ; clk      ;
; N/A                                     ; None                                                ; -3.035 ns ; MD[14] ; LC3_sim:inst|MEM:mymem|MA_TMP[14]                                                                                  ; clk      ;
; N/A                                     ; None                                                ; -3.041 ns ; MD[12] ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a28~porta_datain_reg0   ; clk      ;
; N/A                                     ; None                                                ; -3.074 ns ; MD[7]  ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a7~porta_datain_reg0    ; clk      ;
; N/A                                     ; None                                                ; -3.083 ns ; MD[13] ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a13~porta_datain_reg0   ; clk      ;
; N/A                                     ; None                                                ; -3.098 ns ; MD[12] ; LC3_sim:inst|MEM:mymem|MA_TMP[12]                                                                                  ; clk      ;
; N/A                                     ; None                                                ; -3.111 ns ; MD[12] ; LC3_sim:inst|INT:myint|intNPC[12]                                                                                  ; clk      ;
; N/A                                     ; None                                                ; -3.132 ns ; MD[3]  ; LC3_sim:inst|MEM:mymem|memData[3]                                                                                  ; clk      ;
; N/A                                     ; None                                                ; -3.185 ns ; reset  ; LC3_sim:inst|IF:myif|ifNPC[0]                                                                                      ; clk      ;
; N/A                                     ; None                                                ; -3.190 ns ; MD[6]  ; LC3_sim:inst|MEM:mymem|MA_TMP[6]                                                                                   ; clk      ;
; N/A                                     ; None                                                ; -3.222 ns ; MD[0]  ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a0~porta_datain_reg0    ; clk      ;
; N/A                                     ; None                                                ; -3.248 ns ; MD[1]  ; LC3_sim:inst|INT:myint|intNPC[1]                                                                                   ; clk      ;
; N/A                                     ; None                                                ; -3.252 ns ; MD[1]  ; LC3_sim:inst|MEM:mymem|memPCout[1]                                                                                 ; clk      ;
; N/A                                     ; None                                                ; -3.252 ns ; MD[4]  ; LC3_sim:inst|INT:myint|intNPC[4]                                                                                   ; clk      ;
; N/A                                     ; None                                                ; -3.261 ns ; MD[9]  ; LC3_sim:inst|MEM:mymem|memPCout[9]                                                                                 ; clk      ;
; N/A                                     ; None                                                ; -3.262 ns ; MD[9]  ; LC3_sim:inst|INT:myint|intNPC[9]                                                                                   ; clk      ;
; N/A                                     ; None                                                ; -3.262 ns ; MD[7]  ; LC3_sim:inst|MEM:mymem|memData[7]                                                                                  ; clk      ;
; N/A                                     ; None                                                ; -3.263 ns ; MD[3]  ; LC3_sim:inst|MEM:mymem|MA_TMP[3]                                                                                   ; clk      ;
; N/A                                     ; None                                                ; -3.276 ns ; MD[7]  ; LC3_sim:inst|INT:myint|intNPC[7]                                                                                   ; clk      ;
; N/A                                     ; None                                                ; -3.284 ns ; MD[6]  ; LC3_sim:inst|INT:myint|intNPC[6]                                                                                   ; clk      ;
; N/A                                     ; None                                                ; -3.297 ns ; MD[3]  ; LC3_sim:inst|MEM:mymem|memPCout[3]                                                                                 ; clk      ;
; N/A                                     ; None                                                ; -3.304 ns ; MD[1]  ; LC3_sim:inst|MEM:mymem|MA_TMP[1]                                                                                   ; clk      ;
; N/A                                     ; None                                                ; -3.304 ns ; MD[1]  ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a17~porta_datain_reg0   ; clk      ;
; N/A                                     ; None                                                ; -3.308 ns ; MD[14] ; LC3_sim:inst|MEM:mymem|memData[14]                                                                                 ; clk      ;
; N/A                                     ; None                                                ; -3.309 ns ; MD[7]  ; LC3_sim:inst|MEM:mymem|memPCout[7]                                                                                 ; clk      ;
; N/A                                     ; None                                                ; -3.314 ns ; MD[2]  ; LC3_sim:inst|MEM:mymem|memPCout[2]                                                                                 ; clk      ;
; N/A                                     ; None                                                ; -3.317 ns ; MD[15] ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a15~porta_datain_reg0   ; clk      ;
; N/A                                     ; None                                                ; -3.325 ns ; reset  ; LC3_sim:inst|_PSR[1]                                                                                               ; clk      ;
; N/A                                     ; None                                                ; -3.336 ns ; MD[15] ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a31~porta_datain_reg0   ; clk      ;
; N/A                                     ; None                                                ; -3.356 ns ; MD[0]  ; LC3_sim:inst|MEM:mymem|MA_TMP[0]                                                                                   ; clk      ;
; N/A                                     ; None                                                ; -3.369 ns ; MD[10] ; LC3_sim:inst|MEM:mymem|memPCout[10]                                                                                ; clk      ;
; N/A                                     ; None                                                ; -3.372 ns ; MD[3]  ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a19~porta_datain_reg0   ; clk      ;
; N/A                                     ; None                                                ; -3.376 ns ; MD[4]  ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a4~porta_datain_reg0    ; clk      ;
; N/A                                     ; None                                                ; -3.388 ns ; MD[0]  ; LC3_sim:inst|INT:myint|intNPC[0]                                                                                   ; clk      ;
; N/A                                     ; None                                                ; -3.417 ns ; MD[10] ; LC3_sim:inst|MEM:mymem|MA_TMP[10]                                                                                  ; clk      ;
; N/A                                     ; None                                                ; -3.427 ns ; reset  ; LC3_sim:inst|IF:myif|ifNPC[6]                                                                                      ; clk      ;
; N/A                                     ; None                                                ; -3.432 ns ; MD[15] ; LC3_sim:inst|MEM:mymem|memP                                                                                        ; clk      ;
; N/A                                     ; None                                                ; -3.433 ns ; MD[15] ; LC3_sim:inst|MEM:mymem|memZ                                                                                        ; clk      ;
; N/A                                     ; None                                                ; -3.438 ns ; MD[3]  ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a3~porta_datain_reg0    ; clk      ;
; N/A                                     ; None                                                ; -3.439 ns ; MD[15] ; LC3_sim:inst|MEM:mymem|memData[15]                                                                                 ; clk      ;
; N/A                                     ; None                                                ; -3.443 ns ; MD[2]  ; LC3_sim:inst|MEM:mymem|MA_TMP[2]                                                                                   ; clk      ;
; N/A                                     ; None                                                ; -3.455 ns ; MD[14] ; LC3_sim:inst|INT:myint|intNPC[14]                                                                                  ; clk      ;
; N/A                                     ; None                                                ; -3.456 ns ; MD[0]  ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a16~porta_datain_reg0   ; clk      ;
; N/A                                     ; None                                                ; -3.457 ns ; MD[8]  ; LC3_sim:inst|MEM:mymem|MA_TMP[8]                                                                                   ; clk      ;
; N/A                                     ; None                                                ; -3.461 ns ; MD[9]  ; LC3_sim:inst|MEM:mymem|MA_TMP[9]                                                                                   ; clk      ;
; N/A                                     ; None                                                ; -3.472 ns ; MD[14] ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a14~porta_datain_reg0   ; clk      ;
; N/A                                     ; None                                                ; -3.485 ns ; MD[10] ; LC3_sim:inst|INT:myint|intNPC[10]                                                                                  ; clk      ;
; N/A                                     ; None                                                ; -3.487 ns ; MD[4]  ; LC3_sim:inst|MEM:mymem|memPCout[4]                                                                                 ; clk      ;
; N/A                                     ; None                                                ; -3.496 ns ; MD[8]  ; LC3_sim:inst|MEM:mymem|memPCout[8]                                                                                 ; clk      ;
; N/A                                     ; None                                                ; -3.520 ns ; MD[0]  ; LC3_sim:inst|MEM:mymem|memPCout[0]                                                                                 ; clk      ;
; N/A                                     ; None                                                ; -3.536 ns ; MD[15] ; LC3_sim:inst|MEM:mymem|memN                                                                                        ; clk      ;
; N/A                                     ; None                                                ; -3.542 ns ; MD[12] ; LC3_sim:inst|MEM:mymem|memData[12]                                                                                 ; clk      ;
; N/A                                     ; None                                                ; -3.545 ns ; MD[12] ; LC3_sim:inst|MEM:mymem|memPCout[12]                                                                                ; clk      ;
; N/A                                     ; None                                                ; -3.551 ns ; MD[5]  ; LC3_sim:inst|MEM:mymem|memPCout[5]                                                                                 ; clk      ;
; N/A                                     ; None                                                ; -3.557 ns ; MD[5]  ; LC3_sim:inst|INT:myint|intNPC[5]                                                                                   ; clk      ;
; N/A                                     ; None                                                ; -3.559 ns ; MD[14] ; LC3_sim:inst|MEM:mymem|memPCout[14]                                                                                ; clk      ;
; N/A                                     ; None                                                ; -3.578 ns ; MD[6]  ; LC3_sim:inst|MEM:mymem|memData[6]                                                                                  ; clk      ;
; N/A                                     ; None                                                ; -3.583 ns ; reset  ; LC3_sim:inst|_PSR[4]                                                                                               ; clk      ;
; N/A                                     ; None                                                ; -3.604 ns ; MD[6]  ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a6~porta_datain_reg0    ; clk      ;
; N/A                                     ; None                                                ; -3.605 ns ; reset  ; LC3_sim:inst|IF:myif|ifNPC[5]                                                                                      ; clk      ;
; N/A                                     ; None                                                ; -3.622 ns ; MD[2]  ; LC3_sim:inst|MEM:mymem|memData[2]                                                                                  ; clk      ;
; N/A                                     ; None                                                ; -3.625 ns ; MD[13] ; LC3_sim:inst|MEM:mymem|memPCout[13]                                                                                ; clk      ;
; N/A                                     ; None                                                ; -3.627 ns ; MD[11] ; LC3_sim:inst|MEM:mymem|MA_TMP[11]                                                                                  ; clk      ;
; N/A                                     ; None                                                ; -3.631 ns ; MD[8]  ; LC3_sim:inst|MEM:mymem|memData[8]                                                                                  ; clk      ;
; N/A                                     ; None                                                ; -3.662 ns ; MD[0]  ; LC3_sim:inst|MEM:mymem|memData[0]                                                                                  ; clk      ;
; N/A                                     ; None                                                ; -3.670 ns ; reset  ; LC3_sim:inst|IF:myif|ifNPC[10]                                                                                     ; clk      ;
; N/A                                     ; None                                                ; -3.681 ns ; reset  ; LC3_sim:inst|IF:myif|ifNPC[3]                                                                                      ; clk      ;
; N/A                                     ; None                                                ; -3.682 ns ; MD[10] ; LC3_sim:inst|MEM:mymem|memData[10]                                                                                 ; clk      ;
; N/A                                     ; None                                                ; -3.708 ns ; MD[15] ; LC3_sim:inst|INT:myint|intNPC[15]                                                                                  ; clk      ;
; N/A                                     ; None                                                ; -3.709 ns ; MD[8]  ; LC3_sim:inst|INT:myint|intNPC[8]                                                                                   ; clk      ;
; N/A                                     ; None                                                ; -3.712 ns ; MD[15] ; LC3_sim:inst|MEM:mymem|memPCout[15]                                                                                ; clk      ;
; N/A                                     ; None                                                ; -3.718 ns ; reset  ; LC3_sim:inst|IF:myif|ifNPC[8]                                                                                      ; clk      ;
; N/A                                     ; None                                                ; -3.721 ns ; MD[4]  ; LC3_sim:inst|MEM:mymem|MA_TMP[4]                                                                                   ; clk      ;
; N/A                                     ; None                                                ; -3.728 ns ; reset  ; LC3_sim:inst|_PSR[3]                                                                                               ; clk      ;
; N/A                                     ; None                                                ; -3.743 ns ; MD[4]  ; LC3_sim:inst|MEM:mymem|memData[4]                                                                                  ; clk      ;
; N/A                                     ; None                                                ; -3.750 ns ; reset  ; LC3_sim:inst|IF:myif|ifPCout[9]                                                                                    ; clk      ;
; N/A                                     ; None                                                ; -3.750 ns ; reset  ; LC3_sim:inst|IF:myif|ifPCout[10]                                                                                   ; clk      ;
; N/A                                     ; None                                                ; -3.755 ns ; reset  ; LC3_sim:inst|IF:myif|ifPCout[12]                                                                                   ; clk      ;
; N/A                                     ; None                                                ; -3.755 ns ; reset  ; LC3_sim:inst|IF:myif|ifPCout[11]                                                                                   ; clk      ;
; N/A                                     ; None                                                ; -3.756 ns ; reset  ; LC3_sim:inst|_PSR[2]                                                                                               ; clk      ;
; N/A                                     ; None                                                ; -3.756 ns ; reset  ; LC3_sim:inst|_PSR[0]                                                                                               ; clk      ;
; N/A                                     ; None                                                ; -3.760 ns ; reset  ; LC3_sim:inst|IF:myif|ifPCout[14]                                                                                   ; clk      ;
; N/A                                     ; None                                                ; -3.760 ns ; reset  ; LC3_sim:inst|IF:myif|ifPCout[13]                                                                                   ; clk      ;
; N/A                                     ; None                                                ; -3.762 ns ; MD[5]  ; LC3_sim:inst|MEM:mymem|MA_TMP[5]                                                                                   ; clk      ;
; N/A                                     ; None                                                ; -3.764 ns ; reset  ; LC3_sim:inst|IF:myif|ifPCout[15]                                                                                   ; clk      ;
; N/A                                     ; None                                                ; -3.769 ns ; reset  ; LC3_sim:inst|IF:myif|ifPCout[7]                                                                                    ; clk      ;
; N/A                                     ; None                                                ; -3.769 ns ; reset  ; LC3_sim:inst|IF:myif|ifPCout[8]                                                                                    ; clk      ;
; N/A                                     ; None                                                ; -3.771 ns ; reset  ; LC3_sim:inst|IF:myif|ifPCout[5]                                                                                    ; clk      ;
; N/A                                     ; None                                                ; -3.771 ns ; reset  ; LC3_sim:inst|IF:myif|ifPCout[6]                                                                                    ; clk      ;
; N/A                                     ; None                                                ; -3.772 ns ; reset  ; LC3_sim:inst|IF:myif|ifPCout[3]                                                                                    ; clk      ;
; N/A                                     ; None                                                ; -3.772 ns ; reset  ; LC3_sim:inst|IF:myif|ifPCout[4]                                                                                    ; clk      ;
; N/A                                     ; None                                                ; -3.773 ns ; reset  ; LC3_sim:inst|IF:myif|ifPCout[1]                                                                                    ; clk      ;
; N/A                                     ; None                                                ; -3.773 ns ; reset  ; LC3_sim:inst|IF:myif|ifPCout[2]                                                                                    ; clk      ;
; N/A                                     ; None                                                ; -3.786 ns ; MD[13] ; LC3_sim:inst|MEM:mymem|memData[13]                                                                                 ; clk      ;
; N/A                                     ; None                                                ; -3.798 ns ; MD[2]  ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a2~porta_datain_reg0    ; clk      ;
; N/A                                     ; None                                                ; -3.831 ns ; MD[1]  ; LC3_sim:inst|MEM:mymem|memData[1]                                                                                  ; clk      ;
; N/A                                     ; None                                                ; -3.880 ns ; MD[3]  ; LC3_sim:inst|INT:myint|intNPC[3]                                                                                   ; clk      ;
; N/A                                     ; None                                                ; -3.884 ns ; MD[1]  ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a1~porta_datain_reg0    ; clk      ;
; N/A                                     ; None                                                ; -3.893 ns ; MD[11] ; LC3_sim:inst|MEM:mymem|memData[11]                                                                                 ; clk      ;
; N/A                                     ; None                                                ; -3.906 ns ; MD[13] ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a29~porta_datain_reg0   ; clk      ;
; N/A                                     ; None                                                ; -3.948 ns ; MD[6]  ; LC3_sim:inst|MEM:mymem|memPCout[6]                                                                                 ; clk      ;
; N/A                                     ; None                                                ; -3.999 ns ; MD[2]  ; LC3_sim:inst|INT:myint|intNPC[2]                                                                                   ; clk      ;
; N/A                                     ; None                                                ; -4.012 ns ; reset  ; LC3_sim:inst|IF:myif|ifNPC[13]                                                                                     ; clk      ;
; N/A                                     ; None                                                ; -4.021 ns ; reset  ; LC3_sim:inst|IF:myif|ifNPC[7]                                                                                      ; clk      ;
; N/A                                     ; None                                                ; -4.022 ns ; MD[13] ; LC3_sim:inst|MEM:mymem|MA_TMP[13]                                                                                  ; clk      ;
; N/A                                     ; None                                                ; -4.060 ns ; MD[9]  ; LC3_sim:inst|MEM:mymem|memData[9]                                                                                  ; clk      ;
; N/A                                     ; None                                                ; -4.065 ns ; reset  ; LC3_sim:inst|IF:myif|ifNPC[1]                                                                                      ; clk      ;
; N/A                                     ; None                                                ; -4.071 ns ; reset  ; LC3_sim:inst|IF:myif|ifNPC[4]                                                                                      ; clk      ;
; N/A                                     ; None                                                ; -4.098 ns ; MD[2]  ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a18~porta_datain_reg0   ; clk      ;
; N/A                                     ; None                                                ; -4.129 ns ; MD[10] ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a26~porta_datain_reg0   ; clk      ;
; N/A                                     ; None                                                ; -4.130 ns ; MD[5]  ; LC3_sim:inst|MEM:mymem|memData[5]                                                                                  ; clk      ;
; N/A                                     ; None                                                ; -4.142 ns ; reset  ; LC3_sim:inst|IF:myif|ifNPC[12]                                                                                     ; clk      ;
; N/A                                     ; None                                                ; -4.159 ns ; reset  ; LC3_sim:inst|IF:myif|ifNPC[14]                                                                                     ; clk      ;
; N/A                                     ; None                                                ; -4.180 ns ; MD[7]  ; LC3_sim:inst|MEM:mymem|memZ                                                                                        ; clk      ;
; N/A                                     ; None                                                ; -4.180 ns ; MD[7]  ; LC3_sim:inst|MEM:mymem|memP                                                                                        ; clk      ;
; N/A                                     ; None                                                ; -4.219 ns ; MD[11] ; LC3_sim:inst|INT:myint|intNPC[11]                                                                                  ; clk      ;
; N/A                                     ; None                                                ; -4.221 ns ; MD[11] ; LC3_sim:inst|MEM:mymem|memPCout[11]                                                                                ; clk      ;
; N/A                                     ; None                                                ; -4.248 ns ; MD[0]  ; LC3_sim:inst|MEM:mymem|memZ                                                                                        ; clk      ;
; N/A                                     ; None                                                ; -4.248 ns ; MD[0]  ; LC3_sim:inst|MEM:mymem|memP                                                                                        ; clk      ;
; N/A                                     ; None                                                ; -4.276 ns ; reset  ; LC3_sim:inst|IF:myif|ifNPC[2]                                                                                      ; clk      ;
; N/A                                     ; None                                                ; -4.280 ns ; reset  ; LC3_sim:inst|IF:myif|ifNPC[9]                                                                                      ; clk      ;
; N/A                                     ; None                                                ; -4.280 ns ; reset  ; LC3_sim:inst|IF:myif|ifNPC[15]                                                                                     ; clk      ;
; N/A                                     ; None                                                ; -4.290 ns ; reset  ; LC3_sim:inst|IF:myif|ifNPC[11]                                                                                     ; clk      ;
; N/A                                     ; None                                                ; -4.341 ns ; reset  ; LC3_sim:inst|ID:myid|idA[1]                                                                                        ; clk      ;
; N/A                                     ; None                                                ; -4.365 ns ; MD[5]  ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a21~porta_datain_reg0   ; clk      ;
; N/A                                     ; None                                                ; -4.416 ns ; MD[1]  ; LC3_sim:inst|MEM:mymem|memZ                                                                                        ; clk      ;
; N/A                                     ; None                                                ; -4.416 ns ; MD[1]  ; LC3_sim:inst|MEM:mymem|memP                                                                                        ; clk      ;
; N/A                                     ; None                                                ; -4.420 ns ; MD[6]  ; LC3_sim:inst|MEM:mymem|memZ                                                                                        ; clk      ;
; N/A                                     ; None                                                ; -4.420 ns ; MD[6]  ; LC3_sim:inst|MEM:mymem|memP                                                                                        ; clk      ;
; N/A                                     ; None                                                ; -4.433 ns ; reset  ; LC3_sim:inst|ID:myid|idA[3]                                                                                        ; clk      ;
; N/A                                     ; None                                                ; -4.439 ns ; MD[5]  ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a5~porta_datain_reg0    ; clk      ;
; N/A                                     ; None                                                ; -4.495 ns ; reset  ; LC3_sim:inst|ID:myid|idA[4]                                                                                        ; clk      ;
; N/A                                     ; None                                                ; -4.534 ns ; MD[13] ; LC3_sim:inst|INT:myint|intNPC[13]                                                                                  ; clk      ;
; N/A                                     ; None                                                ; -4.547 ns ; MD[12] ; LC3_sim:inst|MEM:mymem|memZ                                                                                        ; clk      ;
; N/A                                     ; None                                                ; -4.547 ns ; MD[12] ; LC3_sim:inst|MEM:mymem|memP                                                                                        ; clk      ;
; N/A                                     ; None                                                ; -4.569 ns ; MD[10] ; LC3_sim:inst|MEM:mymem|memZ                                                                                        ; clk      ;
; N/A                                     ; None                                                ; -4.569 ns ; MD[10] ; LC3_sim:inst|MEM:mymem|memP                                                                                        ; clk      ;
; N/A                                     ; None                                                ; -4.574 ns ; MD[14] ; LC3_sim:inst|MEM:mymem|memZ                                                                                        ; clk      ;
; N/A                                     ; None                                                ; -4.574 ns ; MD[14] ; LC3_sim:inst|MEM:mymem|memP                                                                                        ; clk      ;
; N/A                                     ; None                                                ; -4.585 ns ; MD[4]  ; LC3_sim:inst|MEM:mymem|memZ                                                                                        ; clk      ;
; N/A                                     ; None                                                ; -4.585 ns ; MD[4]  ; LC3_sim:inst|MEM:mymem|memP                                                                                        ; clk      ;
; N/A                                     ; None                                                ; -4.633 ns ; MD[11] ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a27~porta_datain_reg0   ; clk      ;
; N/A                                     ; None                                                ; -4.682 ns ; MD[11] ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a11~porta_datain_reg0   ; clk      ;
; N/A                                     ; None                                                ; -4.781 ns ; reset  ; LC3_sim:inst|INT:myint|intNPC[3]                                                                                   ; clk      ;
; N/A                                     ; None                                                ; -4.861 ns ; MD[10] ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a10~porta_datain_reg0   ; clk      ;
; N/A                                     ; None                                                ; -4.863 ns ; reset  ; LC3_sim:inst|ID:myid|idA[2]                                                                                        ; clk      ;
; N/A                                     ; None                                                ; -5.017 ns ; MD[8]  ; LC3_sim:inst|MEM:mymem|memZ                                                                                        ; clk      ;
; N/A                                     ; None                                                ; -5.017 ns ; MD[8]  ; LC3_sim:inst|MEM:mymem|memP                                                                                        ; clk      ;
; N/A                                     ; None                                                ; -5.079 ns ; reset  ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a31~porta_address_reg11 ; clk      ;
; N/A                                     ; None                                                ; -5.081 ns ; reset  ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a12~porta_address_reg7  ; clk      ;
; N/A                                     ; None                                                ; -5.096 ns ; reset  ; LC3_sim:inst|INT:myint|intNPC[13]                                                                                  ; clk      ;
; N/A                                     ; None                                                ; -5.096 ns ; reset  ; LC3_sim:inst|INT:myint|intNPC[5]                                                                                   ; clk      ;
; N/A                                     ; None                                                ; -5.096 ns ; reset  ; LC3_sim:inst|INT:myint|intNPC[11]                                                                                  ; clk      ;
; N/A                                     ; None                                                ; -5.096 ns ; reset  ; LC3_sim:inst|INT:myint|intNPC[10]                                                                                  ; clk      ;
; N/A                                     ; None                                                ; -5.224 ns ; reset  ; LC3_sim:inst|INT:myint|intNPC[2]                                                                                   ; clk      ;
; N/A                                     ; None                                                ; -5.298 ns ; reset  ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a12~porta_address_reg1  ; clk      ;
; N/A                                     ; None                                                ; -5.326 ns ; reset  ; LC3_sim:inst|ID:myid|idA[0]                                                                                        ; clk      ;
; N/A                                     ; None                                                ; -5.335 ns ; reset  ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a12~porta_address_reg3  ; clk      ;
; N/A                                     ; None                                                ; -5.381 ns ; reset  ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a0~porta_address_reg11  ; clk      ;
; N/A                                     ; None                                                ; -5.397 ns ; reset  ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a7~porta_address_reg1   ; clk      ;
; N/A                                     ; None                                                ; -5.410 ns ; reset  ; LC3_sim:inst|INT:myint|intNPC[4]                                                                                   ; clk      ;
; N/A                                     ; None                                                ; -5.410 ns ; reset  ; LC3_sim:inst|INT:myint|intNPC[6]                                                                                   ; clk      ;
; N/A                                     ; None                                                ; -5.410 ns ; reset  ; LC3_sim:inst|INT:myint|intNPC[7]                                                                                   ; clk      ;
; N/A                                     ; None                                                ; -5.419 ns ; reset  ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a7~porta_address_reg7   ; clk      ;
; N/A                                     ; None                                                ; -5.433 ns ; reset  ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a4~porta_address_reg11  ; clk      ;
; N/A                                     ; None                                                ; -5.434 ns ; reset  ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a3~porta_address_reg11  ; clk      ;
; N/A                                     ; None                                                ; -5.451 ns ; reset  ; LC3_sim:inst|INT:myint|intNPC[12]                                                                                  ; clk      ;
; N/A                                     ; None                                                ; -5.453 ns ; reset  ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a9~porta_address_reg1   ; clk      ;
; N/A                                     ; None                                                ; -5.457 ns ; reset  ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a31~porta_address_reg7  ; clk      ;
; N/A                                     ; None                                                ; -5.459 ns ; reset  ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a9~porta_address_reg7   ; clk      ;
; N/A                                     ; None                                                ; -5.468 ns ; reset  ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a27~porta_address_reg11 ; clk      ;
; N/A                                     ; None                                                ; -5.476 ns ; reset  ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a0~porta_address_reg7   ; clk      ;
; N/A                                     ; None                                                ; -5.486 ns ; reset  ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a13~porta_address_reg7  ; clk      ;
; N/A                                     ; None                                                ; -5.487 ns ; reset  ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a13~porta_address_reg11 ; clk      ;
; N/A                                     ; None                                                ; -5.489 ns ; reset  ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a12~porta_address_reg9  ; clk      ;
; N/A                                     ; None                                                ; -5.495 ns ; reset  ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a20~porta_address_reg7  ; clk      ;
; N/A                                     ; None                                                ; -5.497 ns ; reset  ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a20~porta_address_reg1  ; clk      ;
; N/A                                     ; None                                                ; -5.499 ns ; reset  ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a12~porta_address_reg8  ; clk      ;
; N/A                                     ; None                                                ; -5.505 ns ; reset  ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a12~porta_address_reg10 ; clk      ;
; N/A                                     ; None                                                ; -5.508 ns ; reset  ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a4~porta_address_reg7   ; clk      ;
; N/A                                     ; None                                                ; -5.510 ns ; reset  ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a7~porta_address_reg3   ; clk      ;
; N/A                                     ; None                                                ; -5.514 ns ; reset  ; LC3_sim:inst|EX:myex|exALUoutput[15]                                                                               ; clk      ;
; N/A                                     ; None                                                ; -5.530 ns ; reset  ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a21~porta_address_reg1  ; clk      ;
; N/A                                     ; None                                                ; -5.560 ns ; reset  ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a9~porta_address_reg3   ; clk      ;
; N/A                                     ; None                                                ; -5.572 ns ; reset  ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a0~porta_address_reg0   ; clk      ;
; N/A                                     ; None                                                ; -5.590 ns ; reset  ; lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a13~porta_address_reg3  ; clk      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;           ;        ;                                                                                                                    ;          ;
+-----------------------------------------+-----------------------------------------------------+-----------+--------+--------------------------------------------------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Fri May 24 19:05:57 2013
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off LC3 -c LC3 --timing_analysis_only
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "LC3_sim:inst|flag" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "LC3_sim:inst|INT:myint|int_r_out" as buffer
Info: Clock "clk" has Internal fmax of 56.07 MHz between source register "LC3_sim:inst|ID:myid|idIRout[2]" and destination register "LC3_sim:inst|EX:myex|exP" (period= 17.836 ns)
    Info: + Longest register to register delay is 8.736 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X52_Y47_N1; Fanout = 7; REG Node = 'LC3_sim:inst|ID:myid|idIRout[2]'
        Info: 2: + IC(0.724 ns) + CELL(0.410 ns) = 1.134 ns; Loc. = LCCOMB_X53_Y48_N30; Fanout = 2; COMB Node = 'LC3_sim:inst|FD:myfd|always0~26'
        Info: 3: + IC(0.246 ns) + CELL(0.060 ns) = 1.440 ns; Loc. = LCCOMB_X53_Y48_N2; Fanout = 4; COMB Node = 'LC3_sim:inst|FD:myfd|_fd_A[11]~369'
        Info: 4: + IC(0.263 ns) + CELL(0.177 ns) = 1.880 ns; Loc. = LCCOMB_X53_Y48_N24; Fanout = 15; COMB Node = 'LC3_sim:inst|FD:myfd|_fd_A[11]~370'
        Info: 5: + IC(0.936 ns) + CELL(0.259 ns) = 3.075 ns; Loc. = LCCOMB_X48_Y48_N0; Fanout = 15; COMB Node = 'LC3_sim:inst|FD:myfd|_fd_A[2]~387'
        Info: 6: + IC(0.707 ns) + CELL(0.313 ns) = 4.095 ns; Loc. = LCCOMB_X51_Y48_N26; Fanout = 2; COMB Node = 'LC3_sim:inst|EX:myex|ShiftLeft0~16'
        Info: 7: + IC(0.242 ns) + CELL(0.060 ns) = 4.397 ns; Loc. = LCCOMB_X51_Y48_N22; Fanout = 1; COMB Node = 'LC3_sim:inst|EX:myex|Mux31~4'
        Info: 8: + IC(0.992 ns) + CELL(0.313 ns) = 5.702 ns; Loc. = LCCOMB_X47_Y49_N10; Fanout = 1; COMB Node = 'LC3_sim:inst|EX:myex|Mux31~2'
        Info: 9: + IC(0.711 ns) + CELL(0.177 ns) = 6.590 ns; Loc. = LCCOMB_X47_Y47_N2; Fanout = 3; COMB Node = 'LC3_sim:inst|EX:myex|Mux31~3'
        Info: 10: + IC(0.383 ns) + CELL(0.313 ns) = 7.286 ns; Loc. = LCCOMB_X46_Y47_N2; Fanout = 2; COMB Node = 'LC3_sim:inst|EX:myex|Equal0~1DUPLICATE'
        Info: 11: + IC(0.258 ns) + CELL(0.177 ns) = 7.721 ns; Loc. = LCCOMB_X46_Y47_N10; Fanout = 3; COMB Node = 'LC3_sim:inst|EX:myex|Equal0~0DUPLICATE'
        Info: 12: + IC(0.270 ns) + CELL(0.060 ns) = 8.051 ns; Loc. = LCCOMB_X46_Y47_N24; Fanout = 1; COMB Node = 'LC3_sim:inst|EX:myex|exP~9'
        Info: 13: + IC(0.238 ns) + CELL(0.269 ns) = 8.558 ns; Loc. = LCCOMB_X46_Y47_N28; Fanout = 1; COMB Node = 'LC3_sim:inst|EX:myex|Selector2~0'
        Info: 14: + IC(0.000 ns) + CELL(0.178 ns) = 8.736 ns; Loc. = LCFF_X46_Y47_N29; Fanout = 1; REG Node = 'LC3_sim:inst|EX:myex|exP'
        Info: Total cell delay = 2.766 ns ( 31.66 % )
        Info: Total interconnect delay = 5.970 ns ( 68.34 % )
    Info: - Smallest clock skew is 0.031 ns
        Info: + Shortest clock path from clock "clk" to destination register is 4.048 ns
            Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_Y37; Fanout = 2; CLK Node = 'clk'
            Info: 2: + IC(0.394 ns) + CELL(0.000 ns) = 1.378 ns; Loc. = CLKCTRL_G3; Fanout = 1033; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(1.960 ns) + CELL(0.710 ns) = 4.048 ns; Loc. = LCFF_X46_Y47_N29; Fanout = 1; REG Node = 'LC3_sim:inst|EX:myex|exP'
            Info: Total cell delay = 1.694 ns ( 41.85 % )
            Info: Total interconnect delay = 2.354 ns ( 58.15 % )
        Info: - Longest clock path from clock "clk" to source register is 4.017 ns
            Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_Y37; Fanout = 2; CLK Node = 'clk'
            Info: 2: + IC(0.394 ns) + CELL(0.000 ns) = 1.378 ns; Loc. = CLKCTRL_G3; Fanout = 1033; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(1.929 ns) + CELL(0.710 ns) = 4.017 ns; Loc. = LCFF_X52_Y47_N1; Fanout = 7; REG Node = 'LC3_sim:inst|ID:myid|idIRout[2]'
            Info: Total cell delay = 1.694 ns ( 42.17 % )
            Info: Total interconnect delay = 2.323 ns ( 57.83 % )
    Info: + Micro clock to output delay of source is 0.109 ns
    Info: + Micro setup delay of destination is 0.104 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tsu for register "LC3_sim:inst|EX:myex|exCond" (data pin = "reset", clock pin = "clk") is 8.365 ns
    Info: + Longest pin to register delay is 12.276 ns
        Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_W37; Fanout = 91; PIN Node = 'reset'
        Info: 2: + IC(5.945 ns) + CELL(0.259 ns) = 7.188 ns; Loc. = LCCOMB_X56_Y47_N14; Fanout = 3; COMB Node = 'LC3_sim:inst|PSR[1]~50'
        Info: 3: + IC(0.293 ns) + CELL(0.398 ns) = 7.879 ns; Loc. = LCCOMB_X56_Y47_N26; Fanout = 7; COMB Node = 'LC3_sim:inst|PSR[0]~54'
        Info: 4: + IC(0.977 ns) + CELL(0.398 ns) = 9.254 ns; Loc. = LCCOMB_X53_Y49_N2; Fanout = 1; COMB Node = 'LC3_sim:inst|EX:myex|Cond~2'
        Info: 5: + IC(1.302 ns) + CELL(0.060 ns) = 10.616 ns; Loc. = LCCOMB_X46_Y45_N22; Fanout = 17; COMB Node = 'LC3_sim:inst|EX:myex|Cond~3'
        Info: 6: + IC(1.223 ns) + CELL(0.259 ns) = 12.098 ns; Loc. = LCCOMB_X53_Y49_N24; Fanout = 1; COMB Node = 'LC3_sim:inst|EX:myex|exCond~0'
        Info: 7: + IC(0.000 ns) + CELL(0.178 ns) = 12.276 ns; Loc. = LCFF_X53_Y49_N25; Fanout = 18; REG Node = 'LC3_sim:inst|EX:myex|exCond'
        Info: Total cell delay = 2.536 ns ( 20.66 % )
        Info: Total interconnect delay = 9.740 ns ( 79.34 % )
    Info: + Micro setup delay of destination is 0.104 ns
    Info: - Shortest clock path from clock "clk" to destination register is 4.015 ns
        Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_Y37; Fanout = 2; CLK Node = 'clk'
        Info: 2: + IC(0.394 ns) + CELL(0.000 ns) = 1.378 ns; Loc. = CLKCTRL_G3; Fanout = 1033; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(1.927 ns) + CELL(0.710 ns) = 4.015 ns; Loc. = LCFF_X53_Y49_N25; Fanout = 18; REG Node = 'LC3_sim:inst|EX:myex|exCond'
        Info: Total cell delay = 1.694 ns ( 42.19 % )
        Info: Total interconnect delay = 2.321 ns ( 57.81 % )
Info: tco from clock "clk" to destination pin "intMDout_[14]" through register "LC3_sim:inst|int_r" is 18.944 ns
    Info: + Longest clock path from clock "clk" to source register is 6.230 ns
        Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_Y37; Fanout = 2; CLK Node = 'clk'
        Info: 2: + IC(0.952 ns) + CELL(0.819 ns) = 2.755 ns; Loc. = LCFF_X1_Y46_N25; Fanout = 2; REG Node = 'LC3_sim:inst|INT:myint|int_r_out'
        Info: 3: + IC(0.814 ns) + CELL(0.000 ns) = 3.569 ns; Loc. = CLKCTRL_G2; Fanout = 4; COMB Node = 'LC3_sim:inst|INT:myint|int_r_out~clkctrl'
        Info: 4: + IC(1.951 ns) + CELL(0.710 ns) = 6.230 ns; Loc. = LCFF_X60_Y48_N25; Fanout = 83; REG Node = 'LC3_sim:inst|int_r'
        Info: Total cell delay = 2.513 ns ( 40.34 % )
        Info: Total interconnect delay = 3.717 ns ( 59.66 % )
    Info: + Micro clock to output delay of source is 0.109 ns
    Info: + Longest register to pin delay is 12.605 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X60_Y48_N25; Fanout = 83; REG Node = 'LC3_sim:inst|int_r'
        Info: 2: + IC(1.037 ns) + CELL(0.262 ns) = 1.299 ns; Loc. = LCCOMB_X63_Y46_N8; Fanout = 73; COMB Node = 'LC3_sim:inst|INT:myint|flag~3'
        Info: 3: + IC(0.841 ns) + CELL(0.593 ns) = 2.733 ns; Loc. = LCCOMB_X64_Y47_N0; Fanout = 2; COMB Node = 'LC3_sim:inst|INT:myint|Add1~2'
        Info: 4: + IC(0.000 ns) + CELL(0.041 ns) = 2.774 ns; Loc. = LCCOMB_X64_Y47_N2; Fanout = 2; COMB Node = 'LC3_sim:inst|INT:myint|Add1~6'
        Info: 5: + IC(0.000 ns) + CELL(0.041 ns) = 2.815 ns; Loc. = LCCOMB_X64_Y47_N4; Fanout = 2; COMB Node = 'LC3_sim:inst|INT:myint|Add1~10'
        Info: 6: + IC(0.000 ns) + CELL(0.041 ns) = 2.856 ns; Loc. = LCCOMB_X64_Y47_N6; Fanout = 2; COMB Node = 'LC3_sim:inst|INT:myint|Add1~14'
        Info: 7: + IC(0.000 ns) + CELL(0.041 ns) = 2.897 ns; Loc. = LCCOMB_X64_Y47_N8; Fanout = 2; COMB Node = 'LC3_sim:inst|INT:myint|Add1~18'
        Info: 8: + IC(0.000 ns) + CELL(0.041 ns) = 2.938 ns; Loc. = LCCOMB_X64_Y47_N10; Fanout = 2; COMB Node = 'LC3_sim:inst|INT:myint|Add1~22'
        Info: 9: + IC(0.000 ns) + CELL(0.041 ns) = 2.979 ns; Loc. = LCCOMB_X64_Y47_N12; Fanout = 2; COMB Node = 'LC3_sim:inst|INT:myint|Add1~26'
        Info: 10: + IC(0.000 ns) + CELL(0.143 ns) = 3.122 ns; Loc. = LCCOMB_X64_Y47_N14; Fanout = 2; COMB Node = 'LC3_sim:inst|INT:myint|Add1~30'
        Info: 11: + IC(0.000 ns) + CELL(0.041 ns) = 3.163 ns; Loc. = LCCOMB_X64_Y47_N16; Fanout = 2; COMB Node = 'LC3_sim:inst|INT:myint|Add1~34'
        Info: 12: + IC(0.000 ns) + CELL(0.041 ns) = 3.204 ns; Loc. = LCCOMB_X64_Y47_N18; Fanout = 2; COMB Node = 'LC3_sim:inst|INT:myint|Add1~38'
        Info: 13: + IC(0.000 ns) + CELL(0.041 ns) = 3.245 ns; Loc. = LCCOMB_X64_Y47_N20; Fanout = 2; COMB Node = 'LC3_sim:inst|INT:myint|Add1~42'
        Info: 14: + IC(0.000 ns) + CELL(0.041 ns) = 3.286 ns; Loc. = LCCOMB_X64_Y47_N22; Fanout = 2; COMB Node = 'LC3_sim:inst|INT:myint|Add1~46'
        Info: 15: + IC(0.000 ns) + CELL(0.144 ns) = 3.430 ns; Loc. = LCCOMB_X64_Y47_N24; Fanout = 2; COMB Node = 'LC3_sim:inst|INT:myint|Add1~49'
        Info: 16: + IC(0.698 ns) + CELL(0.060 ns) = 4.188 ns; Loc. = LCCOMB_X64_Y48_N2; Fanout = 2; COMB Node = 'LC3_sim:inst|INT:myint|intMDout[14]~33'
        Info: 17: + IC(5.932 ns) + CELL(2.485 ns) = 12.605 ns; Loc. = PIN_AN38; Fanout = 0; PIN Node = 'intMDout_[14]'
        Info: Total cell delay = 4.097 ns ( 32.50 % )
        Info: Total interconnect delay = 8.508 ns ( 67.50 % )
Info: Longest tpd from source pin "reset" to destination pin "intMDout_[14]" is 19.108 ns
    Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_W37; Fanout = 91; PIN Node = 'reset'
    Info: 2: + IC(6.420 ns) + CELL(0.398 ns) = 7.802 ns; Loc. = LCCOMB_X63_Y46_N8; Fanout = 73; COMB Node = 'LC3_sim:inst|INT:myint|flag~3'
    Info: 3: + IC(0.841 ns) + CELL(0.593 ns) = 9.236 ns; Loc. = LCCOMB_X64_Y47_N0; Fanout = 2; COMB Node = 'LC3_sim:inst|INT:myint|Add1~2'
    Info: 4: + IC(0.000 ns) + CELL(0.041 ns) = 9.277 ns; Loc. = LCCOMB_X64_Y47_N2; Fanout = 2; COMB Node = 'LC3_sim:inst|INT:myint|Add1~6'
    Info: 5: + IC(0.000 ns) + CELL(0.041 ns) = 9.318 ns; Loc. = LCCOMB_X64_Y47_N4; Fanout = 2; COMB Node = 'LC3_sim:inst|INT:myint|Add1~10'
    Info: 6: + IC(0.000 ns) + CELL(0.041 ns) = 9.359 ns; Loc. = LCCOMB_X64_Y47_N6; Fanout = 2; COMB Node = 'LC3_sim:inst|INT:myint|Add1~14'
    Info: 7: + IC(0.000 ns) + CELL(0.041 ns) = 9.400 ns; Loc. = LCCOMB_X64_Y47_N8; Fanout = 2; COMB Node = 'LC3_sim:inst|INT:myint|Add1~18'
    Info: 8: + IC(0.000 ns) + CELL(0.041 ns) = 9.441 ns; Loc. = LCCOMB_X64_Y47_N10; Fanout = 2; COMB Node = 'LC3_sim:inst|INT:myint|Add1~22'
    Info: 9: + IC(0.000 ns) + CELL(0.041 ns) = 9.482 ns; Loc. = LCCOMB_X64_Y47_N12; Fanout = 2; COMB Node = 'LC3_sim:inst|INT:myint|Add1~26'
    Info: 10: + IC(0.000 ns) + CELL(0.143 ns) = 9.625 ns; Loc. = LCCOMB_X64_Y47_N14; Fanout = 2; COMB Node = 'LC3_sim:inst|INT:myint|Add1~30'
    Info: 11: + IC(0.000 ns) + CELL(0.041 ns) = 9.666 ns; Loc. = LCCOMB_X64_Y47_N16; Fanout = 2; COMB Node = 'LC3_sim:inst|INT:myint|Add1~34'
    Info: 12: + IC(0.000 ns) + CELL(0.041 ns) = 9.707 ns; Loc. = LCCOMB_X64_Y47_N18; Fanout = 2; COMB Node = 'LC3_sim:inst|INT:myint|Add1~38'
    Info: 13: + IC(0.000 ns) + CELL(0.041 ns) = 9.748 ns; Loc. = LCCOMB_X64_Y47_N20; Fanout = 2; COMB Node = 'LC3_sim:inst|INT:myint|Add1~42'
    Info: 14: + IC(0.000 ns) + CELL(0.041 ns) = 9.789 ns; Loc. = LCCOMB_X64_Y47_N22; Fanout = 2; COMB Node = 'LC3_sim:inst|INT:myint|Add1~46'
    Info: 15: + IC(0.000 ns) + CELL(0.144 ns) = 9.933 ns; Loc. = LCCOMB_X64_Y47_N24; Fanout = 2; COMB Node = 'LC3_sim:inst|INT:myint|Add1~49'
    Info: 16: + IC(0.698 ns) + CELL(0.060 ns) = 10.691 ns; Loc. = LCCOMB_X64_Y48_N2; Fanout = 2; COMB Node = 'LC3_sim:inst|INT:myint|intMDout[14]~33'
    Info: 17: + IC(5.932 ns) + CELL(2.485 ns) = 19.108 ns; Loc. = PIN_AN38; Fanout = 0; PIN Node = 'intMDout_[14]'
    Info: Total cell delay = 5.217 ns ( 27.30 % )
    Info: Total interconnect delay = 13.891 ns ( 72.70 % )
Info: th for register "LC3_sim:inst|INT:myint|int_r_out" (data pin = "reset", clock pin = "clk") is -0.119 ns
    Info: + Longest clock path from clock "clk" to destination register is 2.646 ns
        Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_Y37; Fanout = 2; CLK Node = 'clk'
        Info: 2: + IC(0.952 ns) + CELL(0.710 ns) = 2.646 ns; Loc. = LCFF_X1_Y46_N25; Fanout = 2; REG Node = 'LC3_sim:inst|INT:myint|int_r_out'
        Info: Total cell delay = 1.694 ns ( 64.02 % )
        Info: Total interconnect delay = 0.952 ns ( 35.98 % )
    Info: + Micro hold delay of destination is 0.172 ns
    Info: - Shortest pin to register delay is 2.937 ns
        Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_W37; Fanout = 91; PIN Node = 'reset'
        Info: 2: + IC(1.462 ns) + CELL(0.313 ns) = 2.759 ns; Loc. = LCCOMB_X1_Y46_N24; Fanout = 1; COMB Node = 'LC3_sim:inst|INT:myint|int_r_out~1'
        Info: 3: + IC(0.000 ns) + CELL(0.178 ns) = 2.937 ns; Loc. = LCFF_X1_Y46_N25; Fanout = 2; REG Node = 'LC3_sim:inst|INT:myint|int_r_out'
        Info: Total cell delay = 1.475 ns ( 50.22 % )
        Info: Total interconnect delay = 1.462 ns ( 49.78 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 187 megabytes
    Info: Processing ended: Fri May 24 19:05:58 2013
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


