
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /opt/xilinx/Vivado/2019.2/scripts/vivado_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/opt/xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'er495' on host 'en-ec-rhel-ecelinux-14.coecis.cornell.edu' (Linux_x86_64 version 4.18.0-553.77.1.el8_10.x86_64) on Sun Nov 02 20:23:43 EST 2025
INFO: [HLS 200-10] On os "Red Hat Enterprise Linux release 8.10 (Ootpa)"
INFO: [HLS 200-10] In directory '/home/er495/ece6775/lab4/ecelinux'
Sourcing Tcl script 'run.tcl'
INFO: [HLS 200-10] Opening and resetting project '/home/er495/ece6775/lab4/ecelinux/bnn.prj'.
INFO: [HLS 200-10] Adding design file 'bnn.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'bnn_test.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'data' to the project
INFO: [HLS 200-10] Opening and resetting solution '/home/er495/ece6775/lab4/ecelinux/bnn.prj/solution1-conv-v2-dense-reshape'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../bnn_test.cpp in release mode
   Compiling ../../../../bnn.cpp in release mode
   Generating csim.exe
Accuracy: 0.9
Testing performance over 2000 images.
digirec BNN         :      1 calls; 23139.299 msecs total time
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'bnn.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 7364 ; free virtual = 25234
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 7364 ; free virtual = 25234
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (./layer.h:116) in function 'void conv<1, 16, 18>(bool (*) [FORWARD_REFERENCE][FORWARD_REFERENCE], bool (*) [((FORWARD_REFERENCE) - (F)) + (1)][((FORWARD_REFERENCE) - (F)) + (1)], ap_int<8> const*, bool const (*) [FORWARD_REFERENCE][3][3])' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.2.1.1' (./layer.h:146) in function 'void conv<1, 16, 18>(bool (*) [FORWARD_REFERENCE][FORWARD_REFERENCE], bool (*) [((FORWARD_REFERENCE) - (F)) + (1)][((FORWARD_REFERENCE) - (F)) + (1)], ap_int<8> const*, bool const (*) [FORWARD_REFERENCE][3][3])' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.3.1' (./layer.h:155) in function 'void conv<1, 16, 18>(bool (*) [FORWARD_REFERENCE][FORWARD_REFERENCE], bool (*) [((FORWARD_REFERENCE) - (F)) + (1)][((FORWARD_REFERENCE) - (F)) + (1)], ap_int<8> const*, bool const (*) [FORWARD_REFERENCE][3][3])' completely with a factor of 1.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 7314 ; free virtual = 25186
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'bnn_xcel' into 'dut' (bnn.cpp:34) automatically.
WARNING: [SYNCHK 200-23] bnn.cpp:29: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 7318 ; free virtual = 25176
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (./layer.h:124) in function 'conv<16, 32, 10>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.1' (./layer.h:124) in function 'conv<1, 16, 18>' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (./layer.h:22) in function 'pad<1, 16>' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (./layer.h:39) in function 'initialize_padded_memory<1, 18, 1>' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (./layer.h:257) in function 'dense<256, 10>' completely with a factor of 256.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (./layer.h:257) in function 'dense<512, 256>' completely with a factor of 512.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (./layer.h:116) in function 'conv<16, 32, 10>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1' (./layer.h:129) in function 'conv<16, 32, 10>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (./layer.h:130) in function 'conv<16, 32, 10>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1.1' (./layer.h:131) in function 'conv<16, 32, 10>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.2' (./layer.h:142) in function 'conv<16, 32, 10>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.2.1' (./layer.h:144) in function 'conv<16, 32, 10>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.2.1.1' (./layer.h:146) in function 'conv<16, 32, 10>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.3.1' (./layer.h:155) in function 'conv<16, 32, 10>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1' (./layer.h:129) in function 'conv<1, 16, 18>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (./layer.h:130) in function 'conv<1, 16, 18>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1.1' (./layer.h:131) in function 'conv<1, 16, 18>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.2' (./layer.h:142) in function 'conv<1, 16, 18>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.2.1' (./layer.h:144) in function 'conv<1, 16, 18>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./layer.h:22) in function 'pad<1, 16>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./layer.h:39) in function 'initialize_padded_memory<1, 18, 1>' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'input' (bnn.cpp:20) in dimension 1 automatically.
WARNING: [XFORM 203-180] Applying partition directive (./layer.h:97:1) and reshape directive (./layer.h:98:1) on the same variable 'w_conv2'  may lead to unexpected synthesis behaviors.
WARNING: [XFORM 203-180] Applying partition directive (./layer.h:101:1) and reshape directive (./layer.h:102:1) on the same variable 'input_slice' (./layer.h:92) may lead to unexpected synthesis behaviors.
WARNING: [XFORM 203-180] Applying partition directive (./layer.h:97:1) and reshape directive (./layer.h:98:1) on the same variable 'w_conv1'  may lead to unexpected synthesis behaviors.
WARNING: [XFORM 203-180] Applying partition directive (./layer.h:101:1) and reshape directive (./layer.h:102:1) on the same variable 'input_slice' (./layer.h:92) may lead to unexpected synthesis behaviors.
INFO: [XFORM 203-131] Reshaping array 'signed1' (bnn.cpp:76) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'w_fc2'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'reshaped' (bnn.cpp:74) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'w_fc1'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'w_conv2'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'input_slice' (./layer.h:92) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'conv1_pooled_padded' (bnn.cpp:60) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'w_conv1'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'input_slice' (./layer.h:92) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'input_padded' (bnn.cpp:47) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'w_conv2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_slice' (./layer.h:92) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv2' (bnn.cpp:71) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'w_conv1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_slice' (./layer.h:92) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv1' (bnn.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'w_conv2' in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'input_slice' (./layer.h:92) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'w_conv1' in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'input_slice' (./layer.h:92) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'w_conv2' in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'w_conv1' in dimension 3 completely.
INFO: [XFORM 203-602] Inlining function 'bnn_xcel' into 'dut' (bnn.cpp:34) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'dense<512, 256>' (./layer.h:248)...511 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'dense<256, 10>' (./layer.h:248)...255 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv<16, 32, 10>' (./layer.h:85)...143 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv<1, 16, 18>' (./layer.h:85)...8 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:36 ; elapsed = 00:01:38 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 7278 ; free virtual = 25139
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (./layer.h:123:19) in function 'conv<16, 32, 10>' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (./layer.h:112:17) in function 'conv<16, 32, 10>' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2' (./layer.h:123:19) in function 'conv<1, 16, 18>' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (./layer.h:112:17) in function 'conv<1, 16, 18>' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'initialize_padded_memory<16, 10, 0>' to 'initialize_padded_me' (./layer.h:39:30)
WARNING: [XFORM 203-631] Renaming function 'initialize_padded_memory<1, 18, 1>' to 'initialize_padded_me.1' (./layer.h:40:30)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (./layer.h:25:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (./layer.h:25:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (./layer.h:184:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (./layer.h:184:9)
INFO: [HLS 200-472] Inferring partial write operation for 'input' (./layer.h:42:9)
INFO: [HLS 200-472] Inferring partial write operation for 'input' (./layer.h:42:9)
INFO: [HLS 200-472] Inferring partial write operation for 'input[0]' (bnn.cpp:29:60)
INFO: [HLS 200-472] Inferring partial write operation for 'output[0]' (./layer.h:138:27)
INFO: [HLS 200-472] Inferring partial write operation for 'output[0]' (./layer.h:138:27)
INFO: [HLS 200-472] Inferring partial write operation for 'output.V' (./layer.h:261:18)
INFO: [HLS 200-472] Inferring partial write operation for 'output.V' (./layer.h:261:18)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:09 ; elapsed = 00:02:12 . Memory (MB): peak = 1360.148 ; gain = 722.125 ; free physical = 7136 ; free virtual = 24998
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dut' ...
WARNING: [SYN 201-103] Legalizing function name 'initialize_padded_me.1' to 'initialize_padded_me_1'.
WARNING: [SYN 201-103] Legalizing function name 'pad<1, 16>' to 'pad_1_16_s'.
WARNING: [SYN 201-103] Legalizing function name 'conv<1, 16, 18>' to 'conv_1_16_18_s'.
WARNING: [SYN 201-103] Legalizing function name 'max_pool<16, 16>' to 'max_pool_16_16_s'.
WARNING: [SYN 201-103] Legalizing function name 'pad<16, 8>' to 'pad_16_8_s'.
WARNING: [SYN 201-103] Legalizing function name 'conv<16, 32, 10>' to 'conv_16_32_10_s'.
WARNING: [SYN 201-103] Legalizing function name 'max_pool<32, 8>' to 'max_pool_32_8_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense<512, 256>' to 'dense_512_256_s'.
WARNING: [SYN 201-103] Legalizing function name 'sign<256>' to 'sign_256_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense<256, 10>' to 'dense_256_10_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'initialize_padded_me_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 131.78 seconds; current allocated memory: 342.759 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 342.871 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'initialize_padded_me' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 343.027 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 343.167 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pad_1_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 343.319 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 343.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_1_16_18_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 344.164 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 345.540 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_16_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 345.902 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 346.290 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pad_16_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 346.475 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 346.644 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_16_32_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.73 seconds; current allocated memory: 351.245 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.23 seconds; current allocated memory: 359.510 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_32_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.31 seconds; current allocated memory: 360.296 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 360.851 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flatten' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 361.028 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 361.195 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_512_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.57 seconds; current allocated memory: 370.421 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.37 seconds; current allocated memory: 381.924 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sign_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.74 seconds; current allocated memory: 383.648 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 383.726 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_256_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 388.360 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.16 seconds; current allocated memory: 394.159 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'argmax' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.4 seconds; current allocated memory: 395.053 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 395.150 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 395.563 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.65 seconds; current allocated memory: 401.927 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'initialize_padded_me_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'initialize_padded_me_1'.
INFO: [HLS 200-111]  Elapsed time: 1.67 seconds; current allocated memory: 404.760 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'initialize_padded_me' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'initialize_padded_me'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 405.586 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pad_1_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pad_1_16_s'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 406.401 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_1_16_18_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv_1_16_18_s_threshold_conv1_V' to 'conv_1_16_18_s_thbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'dut_mux_164_1_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_1_16_18_s'.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 408.568 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_16_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'dut_mux_164_1_1_1' is changed to 'dut_mux_164_1_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'dut_mux_164_1_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_16_16_s'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 413.668 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pad_16_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pad_16_8_s'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 415.511 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_16_32_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv_16_32_10_s_threshold_conv2_V' to 'conv_16_32_10_s_tcud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'dut_mux_325_16_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_mux_32_16_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_mux_94_16_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_16_32_10_s'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 426.868 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_32_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dut_mux_325_1_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_32_8_s'.
INFO: [HLS 200-111]  Elapsed time: 2.4 seconds; current allocated memory: 457.868 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flatten' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'flatten'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 460.229 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_512_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'dense_512_256_s_w_fc1' to 'dense_512_256_s_wdEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_512_256_s'.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 479.582 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sign_256_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sign_256_s'.
INFO: [HLS 200-111]  Elapsed time: 5.56 seconds; current allocated memory: 531.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_256_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'dense_256_10_s_w_fc2' to 'dense_256_10_s_w_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_256_10_s'.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 540.783 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'argmax' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'argmax'.
INFO: [HLS 200-111]  Elapsed time: 3.18 seconds; current allocated memory: 566.511 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dut/strm_in_V_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dut/strm_out_V_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dut' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'dut_conv1_pooled_padded' to 'dut_conv1_pooled_fYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut'.
INFO: [HLS 200-111]  Elapsed time: 0.96 seconds; current allocated memory: 569.937 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 115.50 MHz
INFO: [RTMG 210-279] Implementing memory 'conv_1_16_18_s_thbkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_16_32_10_s_tcud_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_512_256_s_wdEe_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_256_10_s_w_eOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'dut_input_padded_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'dut_conv1_0_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'dut_conv1_pooled_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'dut_conv1_pooled_fYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'dut_conv2_0_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'dut_conv2_pooled_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'dut_dense1_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'dut_dense2_V_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:44 ; elapsed = 00:02:56 . Memory (MB): peak = 1577.207 ; gain = 939.184 ; free physical = 6760 ; free virtual = 24736
INFO: [VHDL 208-304] Generating VHDL RTL for dut.
INFO: [VLOG 209-307] Generating Verilog RTL for dut.
INFO: [HLS 200-112] Total elapsed time: 176.42 seconds; peak allocated memory: 569.937 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sun Nov  2 20:26:39 2025...
