// Seed: 3369599392
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  assign module_1.id_2 = 0;
  input wire id_2;
  input wire id_1;
endmodule
module module_1 (
    output supply1 id_0,
    input wor id_1,
    output wand id_2,
    input wor id_3,
    input wor id_4
);
  assign id_2 = id_3;
  assign id_0 = id_1;
  logic id_6;
  id_7 :
  assert property (@(posedge 1) id_7)
  else;
  localparam id_8 = 1;
  module_0 modCall_1 (
      id_8,
      id_6,
      id_6
  );
  wire id_9;
  assign id_9 = id_6;
endmodule
