

================================================================
== Vitis HLS Report for 'set_hash_stream'
================================================================
* Date:           Wed Jun  7 23:11:32 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        chls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  11.00 ns|  7.894 ns|     2.97 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------+------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                    |                                          |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                      Instance                      |                  Module                  |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------------------------+------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_set_hash_stream_Pipeline_VITIS_LOOP_39_1_fu_48  |set_hash_stream_Pipeline_VITIS_LOOP_39_1  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_set_hash_stream_Pipeline_VITIS_LOOP_43_2_fu_54  |set_hash_stream_Pipeline_VITIS_LOOP_43_2  |       18|       18|  0.198 us|  0.198 us|   18|   18|       no|
        |grp_set_hash_stream_Pipeline_VITIS_LOOP_48_3_fu_60  |set_hash_stream_Pipeline_VITIS_LOOP_48_3  |       18|       18|  0.198 us|  0.198 us|   18|   18|       no|
        +----------------------------------------------------+------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.83>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%aux_diff_loc = alloca i64 1"   --->   Operation 20 'alloca' 'aux_diff_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%aux_perm_loc = alloca i64 1"   --->   Operation 21 'alloca' 'aux_perm_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.83ns)   --->   "%h256 = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %hash_strm" [chls/sub_modules.cpp:38]   --->   Operation 22 'read' 'h256' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 1> <FIFO>

State 2 <SV = 1> <Delay = 2.76>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 23 'wait' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [2/2] (0.00ns)   --->   "%call_ln0 = call void @set_hash_stream_Pipeline_VITIS_LOOP_39_1, i1 %end_hash_strm"   --->   Operation 24 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 25 [2/2] (2.76ns)   --->   "%call_ln38 = call void @set_hash_stream_Pipeline_VITIS_LOOP_43_2, i256 %h256, i12 %aux_perm_loc" [chls/sub_modules.cpp:38]   --->   Operation 25 'call' 'call_ln38' <Predicate = true> <Delay = 2.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 26 [2/2] (2.76ns)   --->   "%call_ln38 = call void @set_hash_stream_Pipeline_VITIS_LOOP_48_3, i256 %h256, i12 %aux_diff_loc" [chls/sub_modules.cpp:38]   --->   Operation 26 'call' 'call_ln38' <Predicate = true> <Delay = 2.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 1.21>
ST_3 : Operation 27 [1/2] (0.00ns)   --->   "%call_ln0 = call void @set_hash_stream_Pipeline_VITIS_LOOP_39_1, i1 %end_hash_strm"   --->   Operation 27 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 28 [1/2] (1.21ns)   --->   "%call_ln38 = call void @set_hash_stream_Pipeline_VITIS_LOOP_43_2, i256 %h256, i12 %aux_perm_loc" [chls/sub_modules.cpp:38]   --->   Operation 28 'call' 'call_ln38' <Predicate = true> <Delay = 1.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 29 [1/2] (1.20ns)   --->   "%call_ln38 = call void @set_hash_stream_Pipeline_VITIS_LOOP_48_3, i256 %h256, i12 %aux_diff_loc" [chls/sub_modules.cpp:38]   --->   Operation 29 'call' 'call_ln38' <Predicate = true> <Delay = 1.20> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 7.89>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%aux_perm_loc_load = load i12 %aux_perm_loc"   --->   Operation 30 'load' 'aux_perm_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%aux_diff_loc_load = load i12 %aux_diff_loc"   --->   Operation 31 'load' 'aux_diff_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln53 = zext i12 %aux_perm_loc_load" [chls/sub_modules.cpp:53]   --->   Operation 32 'zext' 'zext_ln53' <Predicate = true> <Delay = 0.00>
ST_4 : [1/1] (0.42ns)   --->   Input mux for Operation 33 '%conv = uitofp i32 %zext_ln53'
ST_4 : Operation 33 [3/3] (7.46ns)   --->   "%conv = uitofp i32 %zext_ln53" [chls/sub_modules.cpp:53]   --->   Operation 33 'uitofp' 'conv' <Predicate = true> <Delay = 7.46> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln54 = zext i12 %aux_diff_loc_load" [chls/sub_modules.cpp:54]   --->   Operation 34 'zext' 'zext_ln54' <Predicate = true> <Delay = 0.00>
ST_4 : [1/1] (0.42ns)   --->   Input mux for Operation 35 '%conv1 = uitofp i32 %zext_ln54'
ST_4 : Operation 35 [3/3] (7.46ns)   --->   "%conv1 = uitofp i32 %zext_ln54" [chls/sub_modules.cpp:54]   --->   Operation 35 'uitofp' 'conv1' <Predicate = true> <Delay = 7.46> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.89>
ST_5 : Operation 36 [2/3] (7.89ns)   --->   "%conv = uitofp i32 %zext_ln53" [chls/sub_modules.cpp:53]   --->   Operation 36 'uitofp' 'conv' <Predicate = true> <Delay = 7.89> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 37 [2/3] (7.89ns)   --->   "%conv1 = uitofp i32 %zext_ln54" [chls/sub_modules.cpp:54]   --->   Operation 37 'uitofp' 'conv1' <Predicate = true> <Delay = 7.89> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.89>
ST_6 : Operation 38 [1/3] (7.89ns)   --->   "%conv = uitofp i32 %zext_ln53" [chls/sub_modules.cpp:53]   --->   Operation 38 'uitofp' 'conv' <Predicate = true> <Delay = 7.89> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 39 [1/3] (7.89ns)   --->   "%conv1 = uitofp i32 %zext_ln54" [chls/sub_modules.cpp:54]   --->   Operation 39 'uitofp' 'conv1' <Predicate = true> <Delay = 7.89> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.05>
ST_7 : [1/1] (0.42ns)   --->   Input mux for Operation 40 '%div = fdiv i32 %conv, i32 16000'
ST_7 : Operation 40 [9/9] (6.63ns)   --->   "%div = fdiv i32 %conv, i32 16000" [chls/sub_modules.cpp:53]   --->   Operation 40 'fdiv' 'div' <Predicate = true> <Delay = 6.63> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_7 : [1/1] (0.42ns)   --->   Input mux for Operation 41 '%div1 = fdiv i32 %conv1, i32 16000'
ST_7 : Operation 41 [9/9] (6.63ns)   --->   "%div1 = fdiv i32 %conv1, i32 16000" [chls/sub_modules.cpp:54]   --->   Operation 41 'fdiv' 'div1' <Predicate = true> <Delay = 6.63> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.05>
ST_8 : Operation 42 [8/9] (7.05ns)   --->   "%div = fdiv i32 %conv, i32 16000" [chls/sub_modules.cpp:53]   --->   Operation 42 'fdiv' 'div' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 43 [8/9] (7.05ns)   --->   "%div1 = fdiv i32 %conv1, i32 16000" [chls/sub_modules.cpp:54]   --->   Operation 43 'fdiv' 'div1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.05>
ST_9 : Operation 44 [7/9] (7.05ns)   --->   "%div = fdiv i32 %conv, i32 16000" [chls/sub_modules.cpp:53]   --->   Operation 44 'fdiv' 'div' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 45 [7/9] (7.05ns)   --->   "%div1 = fdiv i32 %conv1, i32 16000" [chls/sub_modules.cpp:54]   --->   Operation 45 'fdiv' 'div1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.05>
ST_10 : Operation 46 [6/9] (7.05ns)   --->   "%div = fdiv i32 %conv, i32 16000" [chls/sub_modules.cpp:53]   --->   Operation 46 'fdiv' 'div' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 47 [6/9] (7.05ns)   --->   "%div1 = fdiv i32 %conv1, i32 16000" [chls/sub_modules.cpp:54]   --->   Operation 47 'fdiv' 'div1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.05>
ST_11 : Operation 48 [5/9] (7.05ns)   --->   "%div = fdiv i32 %conv, i32 16000" [chls/sub_modules.cpp:53]   --->   Operation 48 'fdiv' 'div' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 49 [5/9] (7.05ns)   --->   "%div1 = fdiv i32 %conv1, i32 16000" [chls/sub_modules.cpp:54]   --->   Operation 49 'fdiv' 'div1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.05>
ST_12 : Operation 50 [4/9] (7.05ns)   --->   "%div = fdiv i32 %conv, i32 16000" [chls/sub_modules.cpp:53]   --->   Operation 50 'fdiv' 'div' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 51 [4/9] (7.05ns)   --->   "%div1 = fdiv i32 %conv1, i32 16000" [chls/sub_modules.cpp:54]   --->   Operation 51 'fdiv' 'div1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.05>
ST_13 : Operation 52 [3/9] (7.05ns)   --->   "%div = fdiv i32 %conv, i32 16000" [chls/sub_modules.cpp:53]   --->   Operation 52 'fdiv' 'div' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 53 [3/9] (7.05ns)   --->   "%div1 = fdiv i32 %conv1, i32 16000" [chls/sub_modules.cpp:54]   --->   Operation 53 'fdiv' 'div1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.05>
ST_14 : Operation 54 [2/9] (7.05ns)   --->   "%div = fdiv i32 %conv, i32 16000" [chls/sub_modules.cpp:53]   --->   Operation 54 'fdiv' 'div' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 55 [2/9] (7.05ns)   --->   "%div1 = fdiv i32 %conv1, i32 16000" [chls/sub_modules.cpp:54]   --->   Operation 55 'fdiv' 'div1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.05>
ST_15 : Operation 56 [1/9] (7.05ns)   --->   "%div = fdiv i32 %conv, i32 16000" [chls/sub_modules.cpp:53]   --->   Operation 56 'fdiv' 'div' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 57 [1/9] (7.05ns)   --->   "%div1 = fdiv i32 %conv1, i32 16000" [chls/sub_modules.cpp:54]   --->   Operation 57 'fdiv' 'div1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.43>
ST_16 : [1/1] (0.42ns)   --->   Input mux for Operation 58 '%m_perm_write_assign = fadd i32 %div, i32 0.3'
ST_16 : Operation 58 [4/4] (6.01ns)   --->   "%m_perm_write_assign = fadd i32 %div, i32 0.3" [chls/sub_modules.cpp:53]   --->   Operation 58 'fadd' 'm_perm_write_assign' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : [1/1] (0.42ns)   --->   Input mux for Operation 59 '%m_diff_write_assign = fadd i32 %div1, i32 0.1'
ST_16 : Operation 59 [4/4] (6.01ns)   --->   "%m_diff_write_assign = fadd i32 %div1, i32 0.1" [chls/sub_modules.cpp:54]   --->   Operation 59 'fadd' 'm_diff_write_assign' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.43>
ST_17 : Operation 60 [3/4] (6.43ns)   --->   "%m_perm_write_assign = fadd i32 %div, i32 0.3" [chls/sub_modules.cpp:53]   --->   Operation 60 'fadd' 'm_perm_write_assign' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 61 [3/4] (6.43ns)   --->   "%m_diff_write_assign = fadd i32 %div1, i32 0.1" [chls/sub_modules.cpp:54]   --->   Operation 61 'fadd' 'm_diff_write_assign' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.43>
ST_18 : Operation 62 [2/4] (6.43ns)   --->   "%m_perm_write_assign = fadd i32 %div, i32 0.3" [chls/sub_modules.cpp:53]   --->   Operation 62 'fadd' 'm_perm_write_assign' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 63 [2/4] (6.43ns)   --->   "%m_diff_write_assign = fadd i32 %div1, i32 0.1" [chls/sub_modules.cpp:54]   --->   Operation 63 'fadd' 'm_diff_write_assign' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.43>
ST_19 : Operation 64 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %end_hash_strm, void @empty_5, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25, i32 4294967295, i32 0"   --->   Operation 64 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %hash_strm, void @empty_5, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25, i32 4294967295, i32 0"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 66 [1/4] (6.43ns)   --->   "%m_perm_write_assign = fadd i32 %div, i32 0.3" [chls/sub_modules.cpp:53]   --->   Operation 66 'fadd' 'm_perm_write_assign' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 67 [1/4] (6.43ns)   --->   "%m_diff_write_assign = fadd i32 %div1, i32 0.1" [chls/sub_modules.cpp:54]   --->   Operation 67 'fadd' 'm_diff_write_assign' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 68 [1/1] (0.00ns)   --->   "%mrv = insertvalue i64 <undef>, i32 %m_perm_write_assign" [chls/sub_modules.cpp:56]   --->   Operation 68 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 69 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i64 %mrv, i32 %m_diff_write_assign" [chls/sub_modules.cpp:56]   --->   Operation 69 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 70 [1/1] (0.00ns)   --->   "%ret_ln56 = ret i64 %mrv_1" [chls/sub_modules.cpp:56]   --->   Operation 70 'ret' 'ret_ln56' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ hash_strm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ end_hash_strm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
aux_diff_loc        (alloca       ) [ 00111000000000000000]
aux_perm_loc        (alloca       ) [ 00111000000000000000]
h256                (read         ) [ 00110000000000000000]
empty               (wait         ) [ 00000000000000000000]
call_ln0            (call         ) [ 00000000000000000000]
call_ln38           (call         ) [ 00000000000000000000]
call_ln38           (call         ) [ 00000000000000000000]
aux_perm_loc_load   (load         ) [ 00000000000000000000]
aux_diff_loc_load   (load         ) [ 00000000000000000000]
zext_ln53           (zext         ) [ 00000110000000000000]
zext_ln54           (zext         ) [ 00000110000000000000]
conv                (uitofp       ) [ 00000001111111110000]
conv1               (uitofp       ) [ 00000001111111110000]
div                 (fdiv         ) [ 00000000000000001111]
div1                (fdiv         ) [ 00000000000000001111]
specinterface_ln0   (specinterface) [ 00000000000000000000]
specinterface_ln0   (specinterface) [ 00000000000000000000]
m_perm_write_assign (fadd         ) [ 00000000000000000000]
m_diff_write_assign (fadd         ) [ 00000000000000000000]
mrv                 (insertvalue  ) [ 00000000000000000000]
mrv_1               (insertvalue  ) [ 00000000000000000000]
ret_ln56            (ret          ) [ 00000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="hash_strm">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hash_strm"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="end_hash_strm">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="end_hash_strm"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i256P0A"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="set_hash_stream_Pipeline_VITIS_LOOP_39_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="set_hash_stream_Pipeline_VITIS_LOOP_43_2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="set_hash_stream_Pipeline_VITIS_LOOP_48_3"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1004" name="aux_diff_loc_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="1" slack="0"/>
<pin id="36" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="aux_diff_loc/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="aux_perm_loc_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1" slack="0"/>
<pin id="40" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="aux_perm_loc/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="h256_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="256" slack="0"/>
<pin id="44" dir="0" index="1" bw="256" slack="0"/>
<pin id="45" dir="1" index="2" bw="256" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="h256/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="grp_set_hash_stream_Pipeline_VITIS_LOOP_39_1_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="0" slack="0"/>
<pin id="50" dir="0" index="1" bw="1" slack="0"/>
<pin id="51" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="54" class="1004" name="grp_set_hash_stream_Pipeline_VITIS_LOOP_43_2_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="0" slack="0"/>
<pin id="56" dir="0" index="1" bw="256" slack="1"/>
<pin id="57" dir="0" index="2" bw="12" slack="1"/>
<pin id="58" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln38/2 "/>
</bind>
</comp>

<comp id="60" class="1004" name="grp_set_hash_stream_Pipeline_VITIS_LOOP_48_3_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="0" slack="0"/>
<pin id="62" dir="0" index="1" bw="256" slack="1"/>
<pin id="63" dir="0" index="2" bw="12" slack="1"/>
<pin id="64" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln38/2 "/>
</bind>
</comp>

<comp id="66" class="1004" name="grp_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="1"/>
<pin id="68" dir="0" index="1" bw="32" slack="0"/>
<pin id="69" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="m_perm_write_assign/16 "/>
</bind>
</comp>

<comp id="71" class="1004" name="grp_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="32" slack="1"/>
<pin id="73" dir="0" index="1" bw="32" slack="0"/>
<pin id="74" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="m_diff_write_assign/16 "/>
</bind>
</comp>

<comp id="76" class="1004" name="grp_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="1"/>
<pin id="78" dir="0" index="1" bw="32" slack="0"/>
<pin id="79" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="div/7 "/>
</bind>
</comp>

<comp id="81" class="1004" name="grp_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="32" slack="1"/>
<pin id="83" dir="0" index="1" bw="32" slack="0"/>
<pin id="84" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="div1/7 "/>
</bind>
</comp>

<comp id="86" class="1004" name="grp_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="12" slack="0"/>
<pin id="88" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="uitofp(38) " fcode="uitofp"/>
<opset="conv/4 "/>
</bind>
</comp>

<comp id="89" class="1004" name="grp_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="12" slack="0"/>
<pin id="91" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="uitofp(38) " fcode="uitofp"/>
<opset="conv1/4 "/>
</bind>
</comp>

<comp id="92" class="1004" name="aux_perm_loc_load_load_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="12" slack="3"/>
<pin id="94" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="aux_perm_loc_load/4 "/>
</bind>
</comp>

<comp id="95" class="1004" name="aux_diff_loc_load_load_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="12" slack="3"/>
<pin id="97" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="aux_diff_loc_load/4 "/>
</bind>
</comp>

<comp id="98" class="1004" name="zext_ln53_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="12" slack="0"/>
<pin id="100" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln53/4 "/>
</bind>
</comp>

<comp id="103" class="1004" name="zext_ln54_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="12" slack="0"/>
<pin id="105" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54/4 "/>
</bind>
</comp>

<comp id="108" class="1004" name="mrv_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="64" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/19 "/>
</bind>
</comp>

<comp id="114" class="1004" name="mrv_1_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="64" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/19 "/>
</bind>
</comp>

<comp id="120" class="1005" name="aux_diff_loc_reg_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="12" slack="1"/>
<pin id="122" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="aux_diff_loc "/>
</bind>
</comp>

<comp id="126" class="1005" name="aux_perm_loc_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="12" slack="1"/>
<pin id="128" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="aux_perm_loc "/>
</bind>
</comp>

<comp id="132" class="1005" name="h256_reg_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="256" slack="1"/>
<pin id="134" dir="1" index="1" bw="256" slack="1"/>
</pin_list>
<bind>
<opset="h256 "/>
</bind>
</comp>

<comp id="138" class="1005" name="zext_ln53_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="1"/>
<pin id="140" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln53 "/>
</bind>
</comp>

<comp id="143" class="1005" name="zext_ln54_reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="1"/>
<pin id="145" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln54 "/>
</bind>
</comp>

<comp id="148" class="1005" name="conv_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="1"/>
<pin id="150" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv "/>
</bind>
</comp>

<comp id="153" class="1005" name="conv1_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="1"/>
<pin id="155" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv1 "/>
</bind>
</comp>

<comp id="158" class="1005" name="div_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="1"/>
<pin id="160" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="div "/>
</bind>
</comp>

<comp id="163" class="1005" name="div1_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="1"/>
<pin id="165" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="div1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="37"><net_src comp="4" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="41"><net_src comp="4" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="46"><net_src comp="6" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="0" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="52"><net_src comp="10" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="2" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="59"><net_src comp="12" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="65"><net_src comp="14" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="70"><net_src comp="18" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="75"><net_src comp="20" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="80"><net_src comp="16" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="85"><net_src comp="16" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="101"><net_src comp="92" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="102"><net_src comp="98" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="106"><net_src comp="95" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="107"><net_src comp="103" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="112"><net_src comp="32" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="66" pin="2"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="108" pin="2"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="71" pin="2"/><net_sink comp="114" pin=1"/></net>

<net id="123"><net_src comp="34" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="124"><net_src comp="120" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="125"><net_src comp="120" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="129"><net_src comp="38" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="130"><net_src comp="126" pin="1"/><net_sink comp="54" pin=2"/></net>

<net id="131"><net_src comp="126" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="135"><net_src comp="42" pin="2"/><net_sink comp="132" pin=0"/></net>

<net id="136"><net_src comp="132" pin="1"/><net_sink comp="54" pin=1"/></net>

<net id="137"><net_src comp="132" pin="1"/><net_sink comp="60" pin=1"/></net>

<net id="141"><net_src comp="98" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="142"><net_src comp="138" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="146"><net_src comp="103" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="147"><net_src comp="143" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="151"><net_src comp="86" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="152"><net_src comp="148" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="156"><net_src comp="89" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="157"><net_src comp="153" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="161"><net_src comp="76" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="162"><net_src comp="158" pin="1"/><net_sink comp="66" pin=0"/></net>

<net id="166"><net_src comp="81" pin="2"/><net_sink comp="163" pin=0"/></net>

<net id="167"><net_src comp="163" pin="1"/><net_sink comp="71" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: set_hash_stream : hash_strm | {1 }
	Port: set_hash_stream : end_hash_strm | {2 3 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
		zext_ln53 : 1
		conv : 2
		zext_ln54 : 1
		conv1 : 2
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
		mrv : 1
		mrv_1 : 2
		ret_ln56 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------|---------|---------|---------|
| Operation|                   Functional Unit                  |   DSP   |    FF   |   LUT   |
|----------|----------------------------------------------------|---------|---------|---------|
|          | grp_set_hash_stream_Pipeline_VITIS_LOOP_39_1_fu_48 |    0    |    0    |    0    |
|   call   | grp_set_hash_stream_Pipeline_VITIS_LOOP_43_2_fu_54 |    0    |    17   |   993   |
|          | grp_set_hash_stream_Pipeline_VITIS_LOOP_48_3_fu_60 |    0    |    18   |   995   |
|----------|----------------------------------------------------|---------|---------|---------|
|   fadd   |                      grp_fu_66                     |    2    |   227   |   214   |
|          |                      grp_fu_71                     |    2    |   227   |   214   |
|----------|----------------------------------------------------|---------|---------|---------|
|   read   |                   h256_read_fu_42                  |    0    |    0    |    0    |
|----------|----------------------------------------------------|---------|---------|---------|
|   fdiv   |                      grp_fu_76                     |    0    |    0    |    0    |
|          |                      grp_fu_81                     |    0    |    0    |    0    |
|----------|----------------------------------------------------|---------|---------|---------|
|  uitofp  |                      grp_fu_86                     |    0    |    0    |    0    |
|          |                      grp_fu_89                     |    0    |    0    |    0    |
|----------|----------------------------------------------------|---------|---------|---------|
|   zext   |                   zext_ln53_fu_98                  |    0    |    0    |    0    |
|          |                  zext_ln54_fu_103                  |    0    |    0    |    0    |
|----------|----------------------------------------------------|---------|---------|---------|
|insertvalue|                     mrv_fu_108                     |    0    |    0    |    0    |
|          |                    mrv_1_fu_114                    |    0    |    0    |    0    |
|----------|----------------------------------------------------|---------|---------|---------|
|   Total  |                                                    |    4    |   489   |   2416  |
|----------|----------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|aux_diff_loc_reg_120|   12   |
|aux_perm_loc_reg_126|   12   |
|    conv1_reg_153   |   32   |
|    conv_reg_148    |   32   |
|    div1_reg_163    |   32   |
|     div_reg_158    |   32   |
|    h256_reg_132    |   256  |
|  zext_ln53_reg_138 |   32   |
|  zext_ln54_reg_143 |   32   |
+--------------------+--------+
|        Total       |   472  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|-----------|------|------|------|--------||---------||---------|
|    Comp   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------|------|------|------|--------||---------||---------|
| grp_fu_86 |  p0  |   2  |  12  |   24   ||    9    |
| grp_fu_89 |  p0  |   2  |  12  |   24   ||    9    |
|-----------|------|------|------|--------||---------||---------|
|   Total   |      |      |      |   48   ||  0.854  ||    18   |
|-----------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |    -   |   489  |  2416  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |   18   |
|  Register |    -   |    -   |   472  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |    0   |   961  |  2434  |
+-----------+--------+--------+--------+--------+
