"""ROCDL dialect extension for ROCm/AMD GPU programming.

This module provides access to ROCm-specific GPU operations including:
- Thread/block/grid identifiers and dimensions
- Synchronization primitives (barriers, wait operations)
- Matrix multiplication acceleration (MFMA, WMMA, SMFMAC)
- Data movement and shuffle operations
- Atomic operations
- Type conversion operations

Example:
    >>> from flydsl.dialects.ext import rocdl
    >>> tid_x = rocdl.workitem_id_x()
    >>> rocdl.barrier()
"""

from _mlir.dialects.rocdl import *  # noqa: F401,F403

# Keep references to ODS-generated builders so we can wrap them without losing access.
_ods_mfma_f32_32x32x8f16 = globals().get("mfma_f32_32x32x8f16", None)
_ods_mfma_f32_16x16x16f16 = mfma_f32_16x16x16f16
_ods_mfma_f32_16x16x16bf16_1k = globals().get("mfma_f32_16x16x16bf16_1k", None)
_ods_mfma_f32_16x16x32_fp8_fp8 = mfma_f32_16x16x32_fp8_fp8
_ods_mfma_i32_16x16x32_i8 = mfma_i32_16x16x32_i8
_ods_mfma_scale_f32_16x16x128_f8f6f4 = (
    globals().get("mfma_scale_f32_16x16x128_f8f6f4", None)
    or globals().get("mfma_scale_f32_16x16x128_f8f6f4_", None)
)
_ods_readlane = readlane
_ods_readfirstlane = readfirstlane
_ods_ds_swizzle = ds_swizzle
_ods_permlane16_swap = permlane16_swap
_ods_permlane32_swap = permlane32_swap
_ods_raw_ptr_buffer_atomic_fadd = raw_ptr_buffer_atomic_fadd

mask_mfma = 0x008
mask_vmem_rd = 0x020
mask_dsrd = 0x100
mask_dswr = 0x200

def sched_mfma(cnt):
    sched_group_barrier(mask_mfma, cnt, 0)
def sched_vmem(cnt):
    sched_group_barrier(mask_vmem_rd, cnt, 0)
def sched_dsrd(cnt):
    sched_group_barrier(mask_dsrd, cnt, 0)
def sched_dswr(cnt):
    sched_group_barrier(mask_dswr, cnt, 0)


def _unwrap_i32_scalar(v, *, loc=None):
    from _mlir.ir import IntegerType
    from . import arith as _arith_ext

    return _arith_ext.unwrap(v, type=IntegerType.get_signless(32), loc=loc)


def async_global_load_to_lds(global_ptr, lds_ptr, size, offset=0, aux=0, *, loc=None, ip=None):
    """Global->LDS async-style copy wrapper (closest stable ROCDL primitive)."""
    from . import arith as _arith_ext

    return global_load_lds(
        _arith_ext.unwrap(global_ptr, loc=loc),
        _arith_ext.unwrap(lds_ptr, loc=loc),
        _unwrap_i32_scalar(size, loc=loc),
        _unwrap_i32_scalar(offset, loc=loc),
        _unwrap_i32_scalar(aux, loc=loc),
        loc=loc,
        ip=ip,
    )


def async_load_to_lds(global_ptr, lds_ptr, size, offset=0, aux=0, *, loc=None, ip=None):
    """Alias for load_to_lds with scalar auto-unwrapping."""
    from . import arith as _arith_ext

    return load_to_lds(
        _arith_ext.unwrap(global_ptr, loc=loc),
        _arith_ext.unwrap(lds_ptr, loc=loc),
        _unwrap_i32_scalar(size, loc=loc),
        _unwrap_i32_scalar(offset, loc=loc),
        _unwrap_i32_scalar(aux, loc=loc),
        loc=loc,
        ip=ip,
    )


def async_load_fence(wait_vmem=0, wait_ds=0, *, loc=None, ip=None):
    """Waitcnt-style fence helper for staged async copy scheduling."""
    # NOTE: wait_loadcnt/wait_dscnt lowerings are not stable on current toolchain.
    # Use conservative full waitcnt fence for now.
    _ = (wait_vmem, wait_ds)
    return s_waitcnt(0, loc=loc, ip=ip)


def phase_barrier(mask=0, *, loc=None, ip=None):
    """Scheduling barrier wrapper used as phase fence in pipelined kernels."""
    return sched_barrier(mask, loc=loc, ip=ip)


def phase_group_barrier(mask, size, group_id=0, *, loc=None, ip=None):
    """Group scheduling barrier wrapper used as phase fence in pipelined kernels."""
    return sched_group_barrier(mask, size, group_id, loc=loc, ip=ip)


def _unwrap_mfma_operand(v, *, loc=None):
    """MFMA operands are MLIR Values; some trailing operands are i32 flags.

    Accept Python ints and materialize them as i32 signless constants.
    """
    from _mlir.ir import IntegerType
    from . import arith as _arith_ext

    if isinstance(v, int):
        return _arith_ext.constant(v, type=IntegerType.get_signless(32), loc=loc)._value
    return _arith_ext.unwrap(v, loc=loc)


def mfma_f32_16x16x16f16_op(result_type, operands, *, loc=None, ip=None):
    """Return the op view (original behavior)."""
    ops = [_unwrap_mfma_operand(v, loc=loc) for v in operands]
    return _ods_mfma_f32_16x16x16f16(result_type, ops, loc=loc, ip=ip)


def mfma_f32_16x16x16f16(result_type, operands, *, loc=None, ip=None):
    """Return the op result directly (no `.result` needed at call sites)."""
    return mfma_f32_16x16x16f16_op(result_type, operands, loc=loc, ip=ip).result


def mfma_f32_32x32x8f16_op(result_type, operands, *, loc=None, ip=None):
    """Return the op view (original behavior)."""
    if _ods_mfma_f32_32x32x8f16 is None:
        raise AttributeError("ROCDL op not found: mfma_f32_32x32x8f16")
    ops = [_unwrap_mfma_operand(v, loc=loc) for v in operands]
    return _ods_mfma_f32_32x32x8f16(result_type, ops, loc=loc, ip=ip)


def mfma_f32_32x32x8f16(result_type, operands, *, loc=None, ip=None):
    """Return the op result directly (no `.result` needed at call sites)."""
    return mfma_f32_32x32x8f16_op(result_type, operands, loc=loc, ip=ip).result


# for bf16 version mfma
def mfma_f32_16x16x16bf16_1k_op(result_type, operands, *, loc=None, ip=None):
    """Return the op view (original behavior)."""
    if _ods_mfma_f32_16x16x16bf16_1k is None:
        raise AttributeError("ROCDL op not found: mfma_f32_16x16x16bf16_1k")
    ops = [_unwrap_mfma_operand(v, loc=loc) for v in operands]
    return _ods_mfma_f32_16x16x16bf16_1k(result_type, ops, loc=loc, ip=ip)


def mfma_f32_16x16x16bf16_1k(result_type, operands, *, loc=None, ip=None):
    """Return the op result directly (no `.result` needed at call sites)."""
    return mfma_f32_16x16x16bf16_1k_op(result_type, operands, loc=loc, ip=ip).result


# Explicit register class control: D/C forced to VGPR (ACC_CD=0)
_ods_mfma_f32_16x16x16bf16_1k_vcd = globals().get("mfma_f32_16x16x16bf16_1k_vcd", None)


def mfma_f32_16x16x16bf16_1k_vcd_op(result_type, operands, *, loc=None, ip=None):
    """MFMA with D/C forced to ArchVGPR (ACC_CD=0). Return op view."""
    if _ods_mfma_f32_16x16x16bf16_1k_vcd is None:
        raise AttributeError("ROCDL op not found: mfma_f32_16x16x16bf16_1k_vcd")
    ops = [_unwrap_mfma_operand(v, loc=loc) for v in operands]
    return _ods_mfma_f32_16x16x16bf16_1k_vcd(result_type, ops, loc=loc, ip=ip)


def mfma_f32_16x16x16bf16_1k_vcd(result_type, operands, *, loc=None, ip=None):
    """MFMA with D/C forced to ArchVGPR (ACC_CD=0). Return result directly."""
    return mfma_f32_16x16x16bf16_1k_vcd_op(result_type, operands, loc=loc, ip=ip).result


# Force value into AccVGPR register class (identity at value level)
_ods_to_agpr_v4i32 = globals().get("to_agpr_v4i32", None)


def to_agpr_v4i32(src, *, loc=None, ip=None):
    """Force v4i32 value into AccVGPR register class. Identity at value level."""
    from . import arith as _arith_ext
    if _ods_to_agpr_v4i32 is None:
        raise AttributeError("ROCDL op not found: to_agpr_v4i32")
    return _ods_to_agpr_v4i32(
        _arith_ext.unwrap(src).type,
        _arith_ext.unwrap(src),
        loc=loc, ip=ip
    ).result


_ods_to_agpr_v4i16 = globals().get("to_agpr_v4i16", None)


def to_agpr_v4i16(src, *, loc=None, ip=None):
    """Force v4i16 value into AccVGPR register class. Identity at value level."""
    from . import arith as _arith_ext
    if _ods_to_agpr_v4i16 is None:
        raise AttributeError("ROCDL op not found: to_agpr_v4i16")
    return _ods_to_agpr_v4i16(
        _arith_ext.unwrap(src).type,
        _arith_ext.unwrap(src),
        loc=loc, ip=ip
    ).result


def mfma_f32_16x16x32_fp8_fp8_op(result_type, operands, *, loc=None, ip=None):
    """Return the op view (original behavior)."""
    ops = [_unwrap_mfma_operand(v, loc=loc) for v in operands]
    return _ods_mfma_f32_16x16x32_fp8_fp8(result_type, ops, loc=loc, ip=ip)


def mfma_f32_16x16x32_fp8_fp8(result_type, operands, *, loc=None, ip=None):
    """Return the op result directly (no `.result` needed at call sites)."""
    return mfma_f32_16x16x32_fp8_fp8_op(result_type, operands, loc=loc, ip=ip).result


def mfma_i32_16x16x32_i8_op(result_type, operands, *, loc=None, ip=None):
    """Return the op view (original behavior)."""
    ops = [_unwrap_mfma_operand(v, loc=loc) for v in operands]
    return _ods_mfma_i32_16x16x32_i8(result_type, ops, loc=loc, ip=ip)


def mfma_i32_16x16x32_i8(result_type, operands, *, loc=None, ip=None):
    """Return the op result directly (no `.result` needed at call sites)."""
    return mfma_i32_16x16x32_i8_op(result_type, operands, loc=loc, ip=ip).result


def mfma_scale_f32_16x16x128_f8f6f4_op(result_type, operands, *, loc=None, ip=None):
    """Return the op view (original behavior)."""
    if _ods_mfma_scale_f32_16x16x128_f8f6f4 is None:
        raise AttributeError("ROCDL op not found: mfma_scale_f32_16x16x128_f8f6f4(_)")
    ops = [_unwrap_mfma_operand(v, loc=loc) for v in operands]
    return _ods_mfma_scale_f32_16x16x128_f8f6f4(result_type, ops, loc=loc, ip=ip)


def mfma_scale_f32_16x16x128_f8f6f4(result_type, operands, *, loc=None, ip=None):
    """Return the op result directly (no `.result` needed at call sites)."""
    return mfma_scale_f32_16x16x128_f8f6f4_op(result_type, operands, loc=loc, ip=ip).result


def readlane(result_type, src, lane_id, *, loc=None, ip=None):
    """Lane read that accepts ArithValue / wrappers."""
    from . import arith as _arith_ext

    return _ods_readlane(result_type, _arith_ext.unwrap(src), _arith_ext.unwrap(lane_id), loc=loc, ip=ip)


def readfirstlane(result_type, src, *, loc=None, ip=None):
    """Read-firstlane that accepts ArithValue / wrappers."""
    from . import arith as _arith_ext

    return _ods_readfirstlane(result_type, _arith_ext.unwrap(src), loc=loc, ip=ip)


def ds_swizzle(result_type, src, offset, *, loc=None, ip=None):
    """DS swizzle that accepts ArithValue / wrappers."""
    from . import arith as _arith_ext

    return _ods_ds_swizzle(result_type, _arith_ext.unwrap(src), _arith_ext.unwrap(offset), loc=loc, ip=ip)


def _unwrap_i32_lane_operand(v, *, loc=None):
    from _mlir.ir import IntegerType
    from . import arith as _arith_ext

    return _arith_ext.unwrap(v, type=IntegerType.get_signless(32), loc=loc)


def _permlane_i32x2_struct_type():
    from _mlir import ir as _ir

    # Some Python bindings accept optional spaces in LLVM type parser; keep both.
    try:
        return _ir.Type.parse("!llvm.struct<(i32, i32)>")
    except Exception:
        return _ir.Type.parse("!llvm.struct<(i32,i32)>")


def _extract_permlane_lane_i32(pair_val, *, loc=None, ip=None):
    from _mlir.dialects import llvm as _llvm
    from _mlir.ir import IntegerType

    i32 = IntegerType.get_signless(32)
    return _llvm.extractvalue(i32, pair_val, [0], loc=loc, ip=ip)


def permlane16_swap_pair(old, src, fi=False, bound_control=False, *, loc=None, ip=None):
    """High-level permlane16 swap wrapper returning the raw i32x2 struct."""
    return _ods_permlane16_swap(
        _permlane_i32x2_struct_type(),
        _unwrap_i32_lane_operand(old, loc=loc),
        _unwrap_i32_lane_operand(src, loc=loc),
        fi,
        bound_control,
        loc=loc,
        ip=ip,
    )


def permlane16_swap_i32(old, src, fi=False, bound_control=False, *, loc=None, ip=None):
    """High-level permlane16 swap wrapper returning the swapped i32 lane value."""
    pair_val = permlane16_swap_pair(
        old, src, fi=fi, bound_control=bound_control, loc=loc, ip=ip
    )
    return _extract_permlane_lane_i32(pair_val, loc=loc, ip=ip)


def permlane32_swap_pair(old, src, fi=False, bound_control=False, *, loc=None, ip=None):
    """High-level permlane32 swap wrapper returning the raw i32x2 struct."""
    return _ods_permlane32_swap(
        _permlane_i32x2_struct_type(),
        _unwrap_i32_lane_operand(old, loc=loc),
        _unwrap_i32_lane_operand(src, loc=loc),
        fi,
        bound_control,
        loc=loc,
        ip=ip,
    )


def permlane32_swap_i32(old, src, fi=False, bound_control=False, *, loc=None, ip=None):
    """High-level permlane32 swap wrapper returning the swapped i32 lane value."""
    pair_val = permlane32_swap_pair(
        old, src, fi=fi, bound_control=bound_control, loc=loc, ip=ip
    )
    return _extract_permlane_lane_i32(pair_val, loc=loc, ip=ip)


def raw_ptr_buffer_atomic_fadd(val, rsrc, voffset, soffset, cache, *, loc=None, ip=None):
    """Atomic fadd that accepts `ArithValue` / wrappers (no explicit `arith.unwrap(...)` needed).

    Signature intentionally matches the underlying ODS builder:
      (val, rsrc, voffset, soffset, cache)
    """
    from . import arith as _arith_ext

    return _ods_raw_ptr_buffer_atomic_fadd(
        _arith_ext.unwrap(val),
        _arith_ext.unwrap(rsrc),
        _arith_ext.unwrap(voffset),
        _arith_ext.unwrap(soffset),
        _arith_ext.unwrap(cache),
        loc=loc,
        ip=ip,
    )


# Keep raw ODS builders available (rare: for tests that want the op object).
_mfma_f32_16x16x16f16_ods = _ods_mfma_f32_16x16x16f16
_mfma_f32_16x16x32_fp8_fp8_ods = _ods_mfma_f32_16x16x32_fp8_fp8

__all__ = [
    # Thread/Block/Grid IDs and dimensions
    'workitem_id_x', 'workitem_id_y', 'workitem_id_z',
    'workgroup_id_x', 'workgroup_id_y', 'workgroup_id_z', 
    'workgroup_dim_x', 'workgroup_dim_y', 'workgroup_dim_z',
    'grid_dim_x', 'grid_dim_y', 'grid_dim_z',
    'wavefrontsize',
    
    # Synchronization
    'barrier', 's_barrier', 's_barrier_signal', 's_barrier_wait',
    's_waitcnt', 's_wait_loadcnt', 's_wait_storecnt',
    's_wait_dscnt', 's_wait_expcnt',
    'async_load_fence',
    
    # Matrix operations - MFMA (Matrix Fused Multiply-Add)
    'mfma_f32_32x32x8f16', 'mfma_f32_16x16x16f16',
    'mfma_f32_16x16x16bf16_1k',
    'mfma_f32_32x32x4bf16', 'mfma_f32_16x16x8bf16',
    'mfma_i32_32x32x8i8', 'mfma_i32_16x16x16i8',
    'mfma_i32_16x16x32_i8',
    'mfma_scale_f32_16x16x128_f8f6f4',
    # Raw-op constructors (return op view) for the above
    'mfma_f32_32x32x8f16_op', 'mfma_f32_16x16x16f16_op', 'mfma_f32_16x16x32_fp8_fp8_op',
    'mfma_f32_16x16x16bf16_1k_op',
    'mfma_i32_16x16x32_i8_op',
    'mfma_scale_f32_16x16x128_f8f6f4_op',
    
    # Matrix operations - WMMA (Wave Matrix Multiply-Accumulate)
    'wmma_f32_16x16x16_f16', 'wmma_f32_16x16x16_bf16',
    'wmma_i32_16x16x16_iu8',
    
    # Matrix operations - SMFMAC (Sparse Matrix FMA)
    'smfmac_f32_32x32x16_f16', 'smfmac_f32_32x32x16_bf16',
    'smfmac_i32_32x32x32_i8',
    
    # Shuffle and permutation
    'ds_swizzle', 'ds_bpermute',
    'permlanex16', 'permlane16_swap', 'permlane32_swap',
    'permlane16_swap_pair', 'permlane16_swap_i32',
    'permlane32_swap_pair', 'permlane32_swap_i32',
    'readlane', 'readfirstlane',
    'update_dpp',
    'ballot',
    
    # Data movement
    'raw_buffer_load', 'raw_buffer_store',
    'raw_ptr_buffer_load', 'raw_ptr_buffer_store',
    'load_to_lds', 'global_load_lds',
    'async_load_to_lds', 'async_global_load_to_lds',
    'make_buffer_rsrc',
    
    # Atomic operations
    'raw_buffer_atomic_fadd', 'raw_buffer_atomic_fmax',
    'raw_buffer_atomic_smax', 'raw_buffer_atomic_umin',
    'raw_ptr_buffer_atomic_fadd', 'raw_ptr_buffer_atomic_fmax',
    
    # Bit manipulation
    'mbcnt_lo', 'mbcnt_hi',
    
    # Scheduling and optimization
    's_setprio', 's_sleep',
    'sched_barrier', 'sched_group_barrier',
    'phase_barrier', 'phase_group_barrier',
    'sched_mfma', 'sched_vmem', 'sched_dsrd', 'sched_dswr',
    'iglp_opt',
    
    # Type conversions
    'cvt_f32_bf8', 'cvt_f32_fp8',
    'cvt_pk_f32_bf8', 'cvt_pk_f32_fp8',
]
