$date
	Sat Sep 28 08:18:04 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test_full_adder_subtractor $end
$var wire 1 ! Bout $end
$var wire 1 " Cout $end
$var wire 1 # Diff $end
$var wire 1 $ Sum $end
$var reg 1 % A $end
$var reg 1 & B $end
$var reg 1 ' Bin $end
$var reg 1 ( Cin $end
$scope module FA $end
$var wire 1 ) A $end
$var wire 1 * A_and_B $end
$var wire 1 + A_xor_B $end
$var wire 1 , B $end
$var wire 1 - Cin $end
$var wire 1 . Cin_and_AxorB $end
$var wire 1 " Cout $end
$var wire 1 $ Sum $end
$upscope $end
$scope module FS $end
$var wire 1 ) A $end
$var wire 1 / A_and_Binv $end
$var wire 1 0 A_xor_B $end
$var wire 1 , B $end
$var wire 1 1 Bin $end
$var wire 1 2 Bin_and_AxorB $end
$var wire 1 ! Bout $end
$var wire 1 # Diff $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
02
01
00
0/
0.
0-
0,
0+
0*
0)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#10
1"
1!
02
1.
1+
10
1/
1'
11
1(
1-
1&
1,
#20
0!
1#
0/
0'
01
0&
0,
1%
1)
#30
1!
12
0.
0+
1*
00
1'
11
0(
0-
1&
1,
#40
