=====
SETUP
-2.973
7.088
4.114
dds_control/drover_width/self_add_count_reg_13_s0
2.175
2.558
dds_control/osk_pulse/n8_s8
2.698
3.224
dds_control/osk_pulse/n8_s6
3.381
3.671
dds_control/osk_pulse/n8_s3
4.003
4.265
dds_control/osk_pulse/n8_s0
4.403
4.693
dds_control/osk_pulse/pulse_valid_out_reg_s0
7.088
=====
SETUP
-1.869
6.009
4.140
dds_control/io_update_reg_0_s0
2.162
2.545
dds_control/n85_s11
4.974
5.490
dds_control/n85_s10
5.492
6.009
dds_control/triger_state_0_s0
6.009
=====
SETUP
-1.791
5.931
4.140
dds_control/drover_width/self_add_count_reg_7_s0
2.184
2.567
dds_control/osk_pulse/n8_s2
3.109
3.636
dds_control/n83_s15
3.988
4.514
dds_control/n83_s13
4.517
4.779
dds_control/n84_s11
5.109
5.399
dds_control/n84_s10
5.404
5.931
dds_control/triger_state_1_s0
5.931
=====
SETUP
-1.632
5.762
4.130
dds_control/drover_width/self_add_count_reg_7_s0
2.184
2.567
dds_control/osk_pulse/n8_s2
3.109
3.636
dds_control/n83_s14
3.988
4.504
dds_control/n83_s12
4.507
4.968
dds_control/n83_s11
4.971
5.497
dds_control/n83_s10
5.499
5.762
dds_control/triger_state_2_s0
5.762
=====
SETUP
-1.096
5.236
4.140
dds_control/io_update_reg_0_s0
2.162
2.545
dds_control/io_update_reg_1_s0
5.236
=====
SETUP
-0.939
5.047
4.108
dds_control/triger_state_2_s0
2.194
2.577
dds_control/n23_s1
2.739
3.265
dds_control/drctl_reg_s0
5.047
=====
SETUP
-0.277
4.417
4.140
dds_control/drover_reg_0_s0
2.181
2.564
dds_control/drover_reg_1_s0
4.417
=====
SETUP
-0.064
4.175
4.111
dds_control/drover_width/self_add_count_reg_1_s0
2.194
2.576
dds_control/drover_width/n21_s
2.716
3.279
dds_control/drover_width/n20_s
3.279
3.329
dds_control/drover_width/n19_s
3.329
3.379
dds_control/drover_width/n18_s
3.379
3.429
dds_control/drover_width/n17_s
3.429
3.479
dds_control/drover_width/n16_s
3.479
3.529
dds_control/drover_width/n15_s
3.529
3.579
dds_control/drover_width/n14_s
3.579
3.629
dds_control/drover_width/n13_s
3.629
3.679
dds_control/drover_width/n12_s
3.679
3.729
dds_control/drover_width/n11_s
3.729
3.779
dds_control/drover_width/n10_s
3.779
3.829
dds_control/drover_width/n9_s
3.829
3.879
dds_control/drover_width/n8_s
3.879
4.175
dds_control/drover_width/self_add_count_reg_14_s0
4.175
=====
SETUP
-0.061
4.173
4.111
dds_control/drover_width/self_add_count_reg_1_s0
2.194
2.576
dds_control/drover_width/n21_s
2.716
3.279
dds_control/drover_width/n20_s
3.279
3.329
dds_control/drover_width/n19_s
3.329
3.379
dds_control/drover_width/n18_s
3.379
3.429
dds_control/drover_width/n17_s
3.429
3.479
dds_control/drover_width/n16_s
3.479
3.529
dds_control/drover_width/n15_s
3.529
3.579
dds_control/drover_width/n14_s
3.579
3.629
dds_control/drover_width/n13_s
3.629
3.679
dds_control/drover_width/n12_s
3.679
3.729
dds_control/drover_width/n11_s
3.729
3.779
dds_control/drover_width/n10_s
3.779
3.829
dds_control/drover_width/n9_s
3.829
3.879
dds_control/drover_width/n8_s
3.879
3.929
dds_control/drover_width/n7_s
3.929
4.173
dds_control/drover_width/self_add_count_reg_15_s0
4.173
=====
SETUP
0.039
4.073
4.111
dds_control/drover_width/self_add_count_reg_1_s0
2.194
2.576
dds_control/drover_width/n21_s
2.716
3.279
dds_control/drover_width/n20_s
3.279
3.329
dds_control/drover_width/n19_s
3.329
3.379
dds_control/drover_width/n18_s
3.379
3.429
dds_control/drover_width/n17_s
3.429
3.479
dds_control/drover_width/n16_s
3.479
3.529
dds_control/drover_width/n15_s
3.529
3.579
dds_control/drover_width/n14_s
3.579
3.629
dds_control/drover_width/n13_s
3.629
3.679
dds_control/drover_width/n12_s
3.679
3.729
dds_control/drover_width/n11_s
3.729
3.779
dds_control/drover_width/n10_s
3.779
3.829
dds_control/drover_width/n9_s
3.829
4.073
dds_control/drover_width/self_add_count_reg_13_s0
4.073
=====
SETUP
0.046
4.075
4.121
dds_control/drover_width/self_add_count_reg_1_s0
2.194
2.576
dds_control/drover_width/n21_s
2.716
3.279
dds_control/drover_width/n20_s
3.279
3.329
dds_control/drover_width/n19_s
3.329
3.379
dds_control/drover_width/n18_s
3.379
3.429
dds_control/drover_width/n17_s
3.429
3.479
dds_control/drover_width/n16_s
3.479
3.529
dds_control/drover_width/n15_s
3.529
3.579
dds_control/drover_width/n14_s
3.579
3.629
dds_control/drover_width/n13_s
3.629
3.679
dds_control/drover_width/n12_s
3.679
3.729
dds_control/drover_width/n11_s
3.729
3.779
dds_control/drover_width/n10_s
3.779
4.075
dds_control/drover_width/self_add_count_reg_12_s0
4.075
=====
SETUP
0.146
3.975
4.121
dds_control/drover_width/self_add_count_reg_1_s0
2.194
2.576
dds_control/drover_width/n21_s
2.716
3.279
dds_control/drover_width/n20_s
3.279
3.329
dds_control/drover_width/n19_s
3.329
3.379
dds_control/drover_width/n18_s
3.379
3.429
dds_control/drover_width/n17_s
3.429
3.479
dds_control/drover_width/n16_s
3.479
3.529
dds_control/drover_width/n15_s
3.529
3.579
dds_control/drover_width/n14_s
3.579
3.629
dds_control/drover_width/n13_s
3.629
3.679
dds_control/drover_width/n12_s
3.679
3.975
dds_control/drover_width/self_add_count_reg_10_s0
3.975
=====
SETUP
0.148
3.973
4.121
dds_control/drover_width/self_add_count_reg_1_s0
2.194
2.576
dds_control/drover_width/n21_s
2.716
3.279
dds_control/drover_width/n20_s
3.279
3.329
dds_control/drover_width/n19_s
3.329
3.379
dds_control/drover_width/n18_s
3.379
3.429
dds_control/drover_width/n17_s
3.429
3.479
dds_control/drover_width/n16_s
3.479
3.529
dds_control/drover_width/n15_s
3.529
3.579
dds_control/drover_width/n14_s
3.579
3.629
dds_control/drover_width/n13_s
3.629
3.679
dds_control/drover_width/n12_s
3.679
3.729
dds_control/drover_width/n11_s
3.729
3.973
dds_control/drover_width/self_add_count_reg_11_s0
3.973
=====
SETUP
0.246
3.875
4.121
dds_control/drover_width/self_add_count_reg_1_s0
2.194
2.576
dds_control/drover_width/n21_s
2.716
3.279
dds_control/drover_width/n20_s
3.279
3.329
dds_control/drover_width/n19_s
3.329
3.379
dds_control/drover_width/n18_s
3.379
3.429
dds_control/drover_width/n17_s
3.429
3.479
dds_control/drover_width/n16_s
3.479
3.529
dds_control/drover_width/n15_s
3.529
3.579
dds_control/drover_width/n14_s
3.579
3.875
dds_control/drover_width/self_add_count_reg_8_s0
3.875
=====
SETUP
0.248
3.873
4.121
dds_control/drover_width/self_add_count_reg_1_s0
2.194
2.576
dds_control/drover_width/n21_s
2.716
3.279
dds_control/drover_width/n20_s
3.279
3.329
dds_control/drover_width/n19_s
3.329
3.379
dds_control/drover_width/n18_s
3.379
3.429
dds_control/drover_width/n17_s
3.429
3.479
dds_control/drover_width/n16_s
3.479
3.529
dds_control/drover_width/n15_s
3.529
3.579
dds_control/drover_width/n14_s
3.579
3.629
dds_control/drover_width/n13_s
3.629
3.873
dds_control/drover_width/self_add_count_reg_9_s0
3.873
=====
SETUP
0.348
3.773
4.121
dds_control/drover_width/self_add_count_reg_1_s0
2.194
2.576
dds_control/drover_width/n21_s
2.716
3.279
dds_control/drover_width/n20_s
3.279
3.329
dds_control/drover_width/n19_s
3.329
3.379
dds_control/drover_width/n18_s
3.379
3.429
dds_control/drover_width/n17_s
3.429
3.479
dds_control/drover_width/n16_s
3.479
3.529
dds_control/drover_width/n15_s
3.529
3.773
dds_control/drover_width/self_add_count_reg_7_s0
3.773
=====
SETUP
0.355
3.775
4.130
dds_control/drover_width/self_add_count_reg_1_s0
2.194
2.576
dds_control/drover_width/n21_s
2.716
3.279
dds_control/drover_width/n20_s
3.279
3.329
dds_control/drover_width/n19_s
3.329
3.379
dds_control/drover_width/n18_s
3.379
3.429
dds_control/drover_width/n17_s
3.429
3.479
dds_control/drover_width/n16_s
3.479
3.775
dds_control/drover_width/self_add_count_reg_6_s0
3.775
=====
SETUP
0.455
3.675
4.130
dds_control/drover_width/self_add_count_reg_1_s0
2.194
2.576
dds_control/drover_width/n21_s
2.716
3.279
dds_control/drover_width/n20_s
3.279
3.329
dds_control/drover_width/n19_s
3.329
3.379
dds_control/drover_width/n18_s
3.379
3.675
dds_control/drover_width/self_add_count_reg_4_s0
3.675
=====
SETUP
0.458
3.673
4.130
dds_control/drover_width/self_add_count_reg_1_s0
2.194
2.576
dds_control/drover_width/n21_s
2.716
3.279
dds_control/drover_width/n20_s
3.279
3.329
dds_control/drover_width/n19_s
3.329
3.379
dds_control/drover_width/n18_s
3.379
3.429
dds_control/drover_width/n17_s
3.429
3.673
dds_control/drover_width/self_add_count_reg_5_s0
3.673
=====
SETUP
0.555
3.575
4.130
dds_control/drover_width/self_add_count_reg_1_s0
2.194
2.576
dds_control/drover_width/n21_s
2.716
3.279
dds_control/drover_width/n20_s
3.279
3.575
dds_control/drover_width/self_add_count_reg_2_s0
3.575
=====
SETUP
0.558
3.573
4.130
dds_control/drover_width/self_add_count_reg_1_s0
2.194
2.576
dds_control/drover_width/n21_s
2.716
3.279
dds_control/drover_width/n20_s
3.279
3.329
dds_control/drover_width/n19_s
3.329
3.573
dds_control/drover_width/self_add_count_reg_3_s0
3.573
=====
SETUP
0.684
3.446
4.130
dds_control/drover_width/self_add_count_reg_1_s0
2.194
2.576
dds_control/drover_width/n21_s
2.716
3.446
dds_control/drover_width/self_add_count_reg_1_s0
3.446
=====
SETUP
0.914
3.216
4.130
dds_control/drover_width/self_add_count_reg_0_s0
2.194
2.576
dds_control/drover_width/n22_s2
2.719
3.216
dds_control/drover_width/self_add_count_reg_0_s0
3.216
=====
SETUP
1.789
9.401
11.190
gw_gao_inst_0/tck_ibuf
0.000
0.683
gw_gao_inst_0/u_gw_jtag
0.683
1.365
gw_gao_inst_0/u_la0_top/internal_reg_trig_level_max_2_s0
3.707
4.090
gw_gao_inst_0/u_la0_top/n2207_s0
5.713
6.275
gw_gao_inst_0/u_la0_top/n2208_s0
6.275
6.325
gw_gao_inst_0/u_la0_top/n2249_s1
7.091
7.618
gw_gao_inst_0/u_la0_top/trigger_seq_start_s3
8.158
8.674
gw_gao_inst_0/u_la0_top/trigger_seq_start_s1
9.401
=====
SETUP
2.104
9.334
11.438
gw_gao_inst_0/tck_ibuf
0.000
0.683
gw_gao_inst_0/u_gw_jtag
0.683
1.365
gw_gao_inst_0/u_la0_top/capture_windows_num_3_s0
3.714
4.096
gw_gao_inst_0/u_la0_top/n2178_s29
6.394
6.950
gw_gao_inst_0/u_la0_top/n2178_s30
6.950
7.000
gw_gao_inst_0/u_la0_top/n2178_s31
7.000
7.050
gw_gao_inst_0/u_la0_top/n2178_s32
7.050
7.100
gw_gao_inst_0/u_la0_top/n2178_s33
7.100
7.150
gw_gao_inst_0/u_la0_top/n2178_s34
7.150
7.200
gw_gao_inst_0/u_la0_top/n2178_s35
7.200
7.250
gw_gao_inst_0/u_la0_top/n2178_s36
7.250
7.300
gw_gao_inst_0/u_la0_top/n2178_s37
7.300
7.350
gw_gao_inst_0/u_la0_top/start_reg1_s1
8.134
8.660
gw_gao_inst_0/u_la0_top/start_reg1_s0
8.818
9.334
gw_gao_inst_0/u_la0_top/start_reg_s0
9.334
=====
HOLD
-0.912
1.650
2.562
clk_in_ibuf
0.000
0.675
gw_gao_inst_0/u_la0_top/capture_window_sel_12_s1
1.030
1.210
gw_gao_inst_0/u_la0_top/n2241_s1
1.340
1.650
gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0
1.650
=====
HOLD
0.198
1.495
1.297
clk_in_ibuf
0.000
0.675
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_16_s0
1.068
1.248
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_8_s
1.495
=====
HOLD
0.287
1.584
1.297
clk_in_ibuf
0.000
0.675
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_8_s0
1.050
1.230
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_4_s
1.584
=====
HOLD
0.345
1.516
1.171
clk_in_ibuf
0.000
0.675
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_11_s1
1.073
1.253
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_6_s
1.516
=====
HOLD
0.350
1.516
1.166
clk_in_ibuf
0.000
0.675
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_11_s1
1.073
1.253
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_4_s
1.516
=====
HOLD
0.366
1.668
1.302
clk_in_ibuf
0.000
0.675
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_13_s0
1.071
1.250
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_6_s
1.668
=====
HOLD
0.374
1.453
1.080
clk_in_ibuf
0.000
0.675
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_10_s1
1.078
1.255
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n379_s1
1.262
1.453
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_10_s1
1.453
=====
HOLD
0.374
1.421
1.047
clk_in_ibuf
0.000
0.675
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_10_s1
1.046
1.222
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n257_s0
1.229
1.421
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_10_s1
1.421
=====
HOLD
0.374
1.421
1.047
clk_in_ibuf
0.000
0.675
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_12_s1
1.046
1.222
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n255_s0
1.229
1.421
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_12_s1
1.421
=====
HOLD
0.374
1.426
1.052
clk_in_ibuf
0.000
0.675
gw_gao_inst_0/u_la0_top/triger_level_cnt_3_s1
1.051
1.227
gw_gao_inst_0/u_la0_top/n2227_s1
1.234
1.426
gw_gao_inst_0/u_la0_top/triger_level_cnt_3_s1
1.426
=====
HOLD
0.374
2.901
2.527
gw_gao_inst_0/tck_ibuf
0.000
0.675
gw_gao_inst_0/u_gw_jtag
0.675
1.351
gw_gao_inst_0/u_la0_top/bit_count_3_s1
2.526
2.702
gw_gao_inst_0/u_la0_top/n848_s2
2.710
2.901
gw_gao_inst_0/u_la0_top/bit_count_3_s1
2.901
=====
HOLD
0.374
2.936
2.562
gw_gao_inst_0/tck_ibuf
0.000
0.675
gw_gao_inst_0/u_gw_jtag
0.675
1.351
gw_gao_inst_0/u_la0_top/word_count_15_s0
2.561
2.737
gw_gao_inst_0/u_la0_top/data_to_word_counter_15_s0
2.745
2.936
gw_gao_inst_0/u_la0_top/word_count_15_s0
2.936
=====
HOLD
0.375
1.672
1.297
clk_in_ibuf
0.000
0.675
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_17_s0
1.042
1.222
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_8_s
1.672
=====
HOLD
0.377
2.074
1.696
u_uart_tx/clk_cnt_0_s0
1.695
1.871
u_uart_tx/n76_s2
1.883
2.074
u_uart_tx/clk_cnt_0_s0
2.074
=====
HOLD
0.377
1.424
1.047
clk_in_ibuf
0.000
0.675
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1
1.046
1.222
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n388_s1
1.233
1.424
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1
1.424
=====
HOLD
0.377
1.424
1.047
clk_in_ibuf
0.000
0.675
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1
1.046
1.222
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n386_s1
1.233
1.424
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1
1.424
=====
HOLD
0.377
1.434
1.056
clk_in_ibuf
0.000
0.675
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1
1.055
1.231
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n385_s1
1.243
1.434
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1
1.434
=====
HOLD
0.377
1.424
1.047
clk_in_ibuf
0.000
0.675
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1
1.046
1.222
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n381_s1
1.233
1.424
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1
1.424
=====
HOLD
0.377
1.427
1.050
clk_in_ibuf
0.000
0.675
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_0_s1
1.049
1.225
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n267_s2
1.236
1.427
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_0_s1
1.427
=====
HOLD
0.377
1.456
1.079
clk_in_ibuf
0.000
0.675
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_5_s1
1.078
1.254
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n262_s0
1.265
1.456
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_5_s1
1.456
=====
HOLD
0.377
1.409
1.032
clk_in_ibuf
0.000
0.675
gw_gao_inst_0/u_la0_top/capture_window_sel_11_s1
1.030
1.207
gw_gao_inst_0/u_la0_top/n2272_s1
1.218
1.409
gw_gao_inst_0/u_la0_top/capture_window_sel_11_s1
1.409
=====
HOLD
0.378
2.072
1.695
uart_rec_decode/u_uart_rx/clk_cnt_0_s0
1.694
1.870
uart_rec_decode/u_uart_rx/n44_s2
1.881
2.072
uart_rec_decode/u_uart_rx/clk_cnt_0_s0
2.072
=====
HOLD
0.378
2.062
1.685
uart_rec_decode/u_uart_rx/rx_cnt_2_s0
1.684
1.860
uart_rec_decode/u_uart_rx/n47_s0
1.871
2.062
uart_rec_decode/u_uart_rx/rx_cnt_2_s0
2.062
=====
HOLD
0.378
2.074
1.697
uart_rec_decode/byte_cnt_2_s0
1.696
1.872
uart_rec_decode/n157_s1
1.883
2.074
uart_rec_decode/byte_cnt_2_s0
2.074
=====
HOLD
0.378
2.895
2.517
gw_gao_inst_0/tck_ibuf
0.000
0.675
gw_gao_inst_0/u_gw_jtag
0.675
1.351
gw_gao_inst_0/u_la0_top/bit_count_1_s1
2.516
2.692
gw_gao_inst_0/u_la0_top/n850_s2
2.703
2.895
gw_gao_inst_0/u_la0_top/bit_count_1_s1
2.895
