+++ calling  ./simv_52144_dsi3_wait +UVM_VERBOSITY=UVM_MEDIUM +bus_conflict_off +warn=noFCICIO -ucli -assert nopostproc +UVM_LOG_RECORD -verdi_opts '-ssr Verdi.ses' +uvm_set_type_override=top_default_seq,dsi3_wait_seq -i run.tcl -vcs_assert off +UVM_VERDI_TRACE="UVM_AWARE+RAL+TLM+MSG+HIER+PRINT" +UVM_LOG_RECORD +UVM_TESTNAME=top_test +UVM_TR_RECORD +vcs+lic+wait -reportstats -cm line+cond+fsm+tgl+branch+assert -cm_dir DIGITAL/results/vcs/dsi3_wait.vdb -lca   +fsdbfile+dsi3_wait.fsdb
 ++ in dir   /nfs/wrk.zaa/sim/52144/m52144a/dsi3_wait
 ++ on host  ex04.elmos.de
 ++ user     zaa
 ++ start    2025-06-08T18:56:25
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++


Warning-[LCA_FEATURES_ENABLED] Usage warning
  LCA features enabled by '-lca' argument on the command line.  For more 
  information regarding list of LCA features please refer to Chapter "LCA 
  features" in the VCS Release Notes

Chronologic VCS simulator copyright 1991-2021
Contains Synopsys proprietary information.
Compiler version S-2021.09-1_Full64; Runtime version S-2021.09-1_Full64;  Jun  8 20:56 2025
UVM_INFO /common/run/synopsys/vcs/S-2021.09-1/etc/uvm-1.2/src/base/uvm_root.svh(402) @ 0: reporter [UVM/RELNOTES] 
----------------------------------------------------------------
UVM-1.2.Synopsys
(C) 2007-2014 Mentor Graphics Corporation
(C) 2007-2014 Cadence Design Systems, Inc.
(C) 2006-2014 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
(C) 2013-2014 NVIDIA Corporation
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.
  See http://www.eda.org/svdb/view.php?id=3770 for more details.

      (Specify +UVM_NO_RELNOTES to turn off this notice)


 VCS Coverage Metrics Release S-2021.09-1_Full64 Copyright (c) 1991-2021 by Synopsys Inc.
ucli% source dump.tcl
*Verdi* Loading libsscore_vcsmx202109.so
FSDB Dumper for VCS-MX, Release Verdi_U-2023.03-1, Linux x86_64/64bit, 04/17/2023
(C) 1996 - 2023 by Synopsys, Inc.
*Verdi* : Create FSDB file 'dsi3_wait.fsdb'
*Verdi* : fsdbDumpon("glitch") - All FSDB files at 0 ps.
*Verdi* : Begin traversing the scope (top_tb), layer (0).
*Verdi* : Enable +all dumping.
*Verdi* : End of traversing.
*Verdi* : Flush all FSDB Files at 0 ps.
1
ucli% if { [info exists ::env(GATE_LEVEL)] } {
	source tcheck.tcl
}
ucli% run
*Verdi* Enable Verdi Message Catcher.
UVM_INFO /common/run/synopsys/vcs/S-2021.09-1/etc/uvm-1.2/src/verdi/uvm_custom_install_verdi_recorder.sv(283) @ 0: reporter [VERDI_TR_AUTO] +UVM_TR_RECORD implicitly enables recording_details to UVM_FULL for all components. For explicit control use +UVM_DISABLE_AUTO_COMPONENT and set recording_detail on components accordingly
UVM_INFO @ 0: reporter [RNTST] Running test top_test...

<<SiDENSE_IPS_WARN [0]:\top_tb.th.i_dut_wrapper.xtop.xdigtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.U_OTPWRAP_L3_TOP.U_OTPWRAP_L2_CPU.U_OTPWRAP_L1_JTAG.U_OTPWRAP_L0_ATPG.GEN_TSMC.U_OTP4KX12 .u_ips:   Not Allowed controls for VRR applied. {VRREN,MRR[15],MRR[12:7]} = x_x_xxxxxx

<<SiDENSE_IPS_WARN [0]:\top_tb.th.i_dut_wrapper.xtop.xdigtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.U_OTPWRAP_L3_TOP.U_OTPWRAP_L2_CPU.U_OTPWRAP_L1_JTAG.U_OTPWRAP_L0_ATPG.GEN_TSMC.U_OTP4KX12 .u_ips:   Not Allowed controls for VREF applied. {VRREN,MRR[15],MRR[12:7]} = x_x_xxxxxx

<<SiDENSE_IPS_WARN [0]:\top_tb.th.i_dut_wrapper.xtop.xdigtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.U_OTPWRAP_L3_TOP.U_OTPWRAP_L2_CPU.U_OTPWRAP_L1_JTAG.U_OTPWRAP_L0_ATPG.GEN_TSMC.U_OTP4KX12 .u_ips:   Not Allowed controls for VBG applied. {VRREN,MRR[15],MRR[12:7]} = x_x_xxxxxx
UVM_INFO @ 0: reporter [UVM_CMDLINE_PROC] Applying type override from the command line: +uvm_set_type_override=top_default_seq,dsi3_wait_seq
UVM_INFO   @       0.0000000us:  [UVM_VERDI_DPI]         uvm_verdi DPI routines are compiled off. Recompile without +define+UVM_NO_VERDI_DPI 
UVM_ERROR  @       0.0000000us:  [dsi3_wait_seq]         Unable to get clk_osc_if interface from config DB!  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(92) 
UVM_INFO   @       0.0000000us:  [dsi3_wait_seq]         dsi3_wait_seq sequence starting  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(94) 
*Verdi* Enable Verdi Recorder.
Info: Verdi UVM 1.2 Hooks File 06/17/2014 
UVM_INFO   @       0.0010000us:  [sim:task]              dsi3_wait 
UVM_INFO   @    2120.0010000us:  [sim:description]       '''Testcase for DSI wait command''' 
UVM_ERROR  @    2124.8410000us:  [wait_on_each_channel_seq] Unable to get clk_osc_if interface from config DB!  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(92) 
UVM_INFO   @    2124.8410000us:  [wait_on_each_channel_seq] wait_on_each_channel_seq sequence starting  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(94) 
UVM_INFO   @    2124.8420000us:  [sim:description:1]     *perform DSI wait on each channel 
UVM_INFO   @    2124.8420000us:  [sim:description:2]     **perform DSI wait on channel 0 
UVM_INFO   @    3579.2420000us:  [sim:description:2]     **perform DSI wait on channel 1 
UVM_ERROR  @    4944.6420000us:  [chained_wait_on_each_channel_seq] Unable to get clk_osc_if interface from config DB!  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(92) 
UVM_INFO   @    4944.6420000us:  [chained_wait_on_each_channel_seq] chained_wait_on_each_channel_seq sequence starting  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(94) 
UVM_INFO   @    4944.6430000us:  [sim:description:1]     *perform multiple DSI wait commands in a row on each channel 
UVM_INFO   @    5255.2030000us:  [sim:description:2]     **perform chained DSI wait (721 + 814 + 890 = 2425) on channel 0 
UVM_INFO   @    7998.4430000us:  [sim:description:2]     **perform chained DSI wait (1142 + 1076 + 998 = 3216) on channel 1 
UVM_ERROR  @   11222.1230000us:  [check_wait_register_seq] Unable to get clk_osc_if interface from config DB!  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(92) 
UVM_INFO   @   11222.1230000us:  [check_wait_register_seq] check_wait_register_seq sequence starting  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(94) 
UVM_INFO   @   11222.1240000us:  [sim:description:1]     *check WAIT_TIME register 
UVM_ERROR  @   11222.1240000us:  [upload_tdma_scheme_seq] Unable to get clk_osc_if interface from config DB!  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(92) 
UVM_INFO   @   11222.1240000us:  [upload_tdma_scheme_seq] upload_tdma_scheme_seq sequence starting  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(94) 
UVM_INFO   @   11302.8450000us:  [upload_tdma_scheme_seq] uploaded TDMA scheme:
 TDMA Scheme: 7 packets, period = 1000 us
  0 | Symbols:   8 | SID_8Bit | Start:    30 -    70
  1 | Symbols:   8 | SID_8Bit | Start:   165 -   205
  2 | Symbols:   8 | SID_8Bit | Start:   300 -   340
  3 | Symbols:   8 | SID_8Bit | Start:   435 -   475
  4 | Symbols:   8 | SID_8Bit | Start:   570 -   610
  5 | Symbols:   8 | SID_8Bit | Start:   705 -   745
  6 | Symbols:   8 | SID_8Bit | Start:   840 -   880  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/pdcm/upload_tdma_scheme_seq.svh(36) 
UVM_ERROR  @   22418.2050000us:  [wait_maximum_on_all_channel_seq] Unable to get clk_osc_if interface from config DB!  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(92) 
UVM_INFO   @   22418.2050000us:  [wait_maximum_on_all_channel_seq] wait_maximum_on_all_channel_seq sequence starting  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(94) 
UVM_INFO   @   22418.2060000us:  [sim:description:1]     *perform maximum DSI wait on all channels 
UVM_ERROR  @   22418.2060000us:  [upload_tdma_scheme_seq] Unable to get clk_osc_if interface from config DB!  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(92) 
UVM_INFO   @   22418.2060000us:  [upload_tdma_scheme_seq] upload_tdma_scheme_seq sequence starting  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(94) 
UVM_INFO   @   22498.9270000us:  [upload_tdma_scheme_seq] uploaded TDMA scheme:
 TDMA Scheme: 7 packets, period = 1000 us
  0 | Symbols:   8 | SID_8Bit | Start:    30 -    70
  1 | Symbols:   8 | SID_8Bit | Start:   165 -   205
  2 | Symbols:   8 | SID_8Bit | Start:   300 -   340
  3 | Symbols:   8 | SID_8Bit | Start:   435 -   475
  4 | Symbols:   8 | SID_8Bit | Start:   570 -   610
  5 | Symbols:   8 | SID_8Bit | Start:   705 -   745
  6 | Symbols:   8 | SID_8Bit | Start:   840 -   880  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/sequences/sub_sequences/pdcm/upload_tdma_scheme_seq.svh(36) 
UVM_INFO   @   55281.5820000us:  [dsi3_master_transmission_checker] start PDCM at channel 0 with 1 pulses and a PDCM period of 1000  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/dut/dsi3_master_transmission_checker.svh(1074) 
UVM_INFO   @   55281.5820000us:  [dsi3_master_transmission_checker] start PDCM at channel 1 with 1 pulses and a PDCM period of 1000  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/dut/dsi3_master_transmission_checker.svh(1074) 
UVM_INFO   @   55306.7354100us:  [sim:measure]           't__DSI,BIT,8__' = '8.000000' condition = 'at channel 1' 
UVM_INFO   @   55306.7354100us:  [sim:measure]           't__DSI,BIT,8__' = '8.000000' condition = 'at channel 0' 
UVM_INFO   @   56489.3670000us:  [sim:status]            PASS 
UVM_INFO   @   56489.3670000us:  [sim:end]               dsi3_wait sequence completed 
UVM_INFO   @   56489.3670000us:  [real_signal_coverage]  Coverage score = 0.0%  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/real_signal/real_signal_coverage.sv(53) 
UVM_INFO   @   56489.3670000us:  [digital_signal_coverage] Coverage score = 37.5%  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/digital_signal/digital_signal_coverage.sv(52) 
UVM_INFO   @   56489.3670000us:  [digital_signal_coverage] Coverage score = 75.0%  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/digital_signal/digital_signal_coverage.sv(52) 
UVM_INFO   @   56489.3670000us:  [dsi3_master_coverage]  Coverage score = 37.5%  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/dsi3_master/dsi3_master_coverage.sv(52) 
UVM_INFO   @   56489.3670000us:  [dsi3_master_coverage]  Coverage score = 37.5%  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/dsi3_master/dsi3_master_coverage.sv(52) 
UVM_INFO   @   56489.3670000us:  [dsi3_slave_coverage]   Coverage score = 18.5%  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/dsi3_slave/dsi3_slave_coverage.sv(57) 
UVM_INFO   @   56489.3670000us:  [dsi3_slave_coverage]   Coverage score = 18.5%  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/dsi3_slave/dsi3_slave_coverage.sv(57) 
UVM_INFO   @   56489.3670000us:  [real_signal_coverage]  Coverage score = 0.0%  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/real_signal/real_signal_coverage.sv(53) 
UVM_INFO   @   56489.3670000us:  [real_signal_coverage]  Coverage score = 0.0%  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/real_signal/real_signal_coverage.sv(53) 
UVM_INFO   @   56489.3670000us:  [digital_signal_coverage] Coverage score = 37.5%  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/digital_signal/digital_signal_coverage.sv(52) 
UVM_INFO   @   56489.3670000us:  [jtag_master_coverage]  Coverage score = 0.0%  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/jtag_master/jtag_master_coverage.sv(57) 
UVM_INFO   @   56489.3670000us:  [real_signal_coverage]  Coverage score = 0.0%  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/real_signal/real_signal_coverage.sv(53) 
UVM_INFO   @   56489.3670000us:  [osc_coverage]          Coverage score = 25.8%  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/osc/osc_coverage.sv(52) 
UVM_INFO   @   56489.3670000us:  [digital_signal_coverage] Coverage score = 37.5%  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/digital_signal/digital_signal_coverage.sv(52) 
UVM_INFO   @   56489.3670000us:  [digital_signal_coverage] Coverage score = 75.0%  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/digital_signal/digital_signal_coverage.sv(52) 
UVM_INFO   @   56489.3670000us:  [digital_signal_coverage] Coverage score = 37.5%  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/digital_signal/digital_signal_coverage.sv(52) 
UVM_INFO   @   56489.3670000us:  [digital_signal_coverage] Coverage score = 75.0%  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/digital_signal/digital_signal_coverage.sv(52) 
UVM_INFO   @   56489.3670000us:  [real_signal_coverage]  Coverage score = 0.0%  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/real_signal/real_signal_coverage.sv(53) 
UVM_INFO   @   56489.3670000us:  [digital_signal_coverage] Coverage score = 0.0%  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/digital_signal/digital_signal_coverage.sv(52) 
UVM_INFO   @   56489.3670000us:  [real_signal_coverage]  Coverage score = 0.0%  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/real_signal/real_signal_coverage.sv(53) 
UVM_INFO   @   56489.3670000us:  [real_signal_coverage]  Coverage score = 0.0%  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/real_signal/real_signal_coverage.sv(53) 
UVM_INFO   @   56489.3670000us:  [real_signal_coverage]  Coverage score = 0.0%  	/nfs/wrk.zaa/gittea/52144/DIGITAL/tb_eugene/agents/real_signal/real_signal_coverage.sv(53) 
UVM_INFO   @   56489.3670000us:  [UVM/REPORT/CATCHER]    
--- UVM Report catcher Summary ---


Number of demoted UVM_FATAL reports  :    0
Number of demoted UVM_ERROR reports  :    0
Number of demoted UVM_WARNING reports:    0
Number of caught UVM_FATAL reports   :    0
Number of caught UVM_ERROR reports   :    0
Number of caught UVM_WARNING reports :    0
  	/common/run/synopsys/vcs/S-2021.09-1/etc/uvm-1.2/src/base/uvm_report_catcher.svh(705) 
UVM_INFO   @   56489.3670000us:  [UVM/REPORT/SERVER]     
--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :   53
UVM_WARNING :    0
UVM_ERROR :    7
UVM_FATAL :    0
** Report counts by id
[RNTST]     1
[UVM/RELNOTES]     1
[UVM/REPORT/CATCHER]     1
[UVM_CMDLINE_PROC]     1
[UVM_VERDI_DPI]     1
[VERDI_TR_AUTO]     1
[chained_wait_on_each_channel_seq]     2
[check_wait_register_seq]     2
[digital_signal_coverage]     8
[dsi3_master_coverage]     2
[dsi3_master_transmission_checker]     2
[dsi3_slave_coverage]     2
[dsi3_wait_seq]     2
[jtag_master_coverage]     1
[osc_coverage]     1
[real_signal_coverage]     8
[sim:description]     1
[sim:description:1]     4
[sim:description:2]     4
[sim:end]     1
[sim:measure]     2
[sim:status]     1
[sim:task]     1
[upload_tdma_scheme_seq]     6
[wait_maximum_on_all_channel_seq]     2
[wait_on_each_channel_seq]     2
  	/common/run/synopsys/vcs/S-2021.09-1/etc/uvm-1.2/src/base/uvm_report_server.svh(904) 
$finish called from file "/common/run/synopsys/vcs/S-2021.09-1/etc/uvm-1.2/src/base/uvm_root.svh", line 527.
$finish at simulation time          56489367000
Reporting coverage at the end of simulation ...

---------------------------------------------------------------------------
VCS Coverage Metrics: during simulation line, cond, FSM, branch, tgl was monitored
---------------------------------------------------------------------------

 Coverage status: End of All Coverages ...

           V C S   S i m u l a t i o n   R e p o r t 
Time: 56489367000 ps

Simulation Performance Summary
==============================
Simulation started at :  Sun Jun  8 20:56:26 2025
Elapsed Time          :  55 sec
CPU Time              :  63.6 sec
Virtual memory size   :  869.5 MB
Resident set size     :  400.0 MB
Shared memory size    :  2.5 MB
Private memory size   :  397.5 MB
Major page faults     :  5
Machine name          :  ex04.elmos.de
==============================

Sun Jun  8 20:57:20 2025

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
 ++ ready:   ./simv_52144_dsi3_wait +UVM_VERBOSITY=UVM_MEDIUM +bus_conflict_off +warn=noFCICIO -ucli -assert nopostproc +UVM_LOG_RECORD -verdi_opts '-ssr Verdi.ses' +uvm_set_type_override=top_default_seq,dsi3_wait_seq -i run.tcl -vcs_assert off +UVM_VERDI_TRACE="UVM_AWARE+RAL+TLM+MSG+HIER+PRINT" +UVM_LOG_RECORD +UVM_TESTNAME=top_test +UVM_TR_RECORD +vcs+lic+wait -reportstats -cm line+cond+fsm+tgl+branch+assert -cm_dir DIGITAL/results/vcs/dsi3_wait.vdb -lca   +fsdbfile+dsi3_wait.fsdb
 ++ in dir   /nfs/wrk.zaa/sim/52144/m52144a/dsi3_wait
 ++ on host  ex04.elmos.de
 ++ user     zaa
 ++ endtime  2025-06-08T18:57:20
 ++ took     55 seconds
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
