
../repos/sgerbino-table-2fdd8d0/bin/table_version_test:     file format elf32-littlearm


Disassembly of section .init:

00011a28 <.init>:
   11a28:	push	{r3, lr}
   11a2c:	bl	11b8c <_start@@Base+0x3c>
   11a30:	pop	{r3, pc}

Disassembly of section .plt:

00011a34 <strcmp@plt-0x14>:
   11a34:	push	{lr}		; (str lr, [sp, #-4]!)
   11a38:	ldr	lr, [pc, #4]	; 11a44 <strcmp@plt-0x4>
   11a3c:	add	lr, pc, lr
   11a40:	ldr	pc, [lr, #8]!
   11a44:			; <UNDEFINED> instruction: 0x000135bc

00011a48 <strcmp@plt>:
   11a48:	add	ip, pc, #0, 12
   11a4c:	add	ip, ip, #77824	; 0x13000
   11a50:	ldr	pc, [ip, #1468]!	; 0x5bc

00011a54 <printf@plt>:
   11a54:	add	ip, pc, #0, 12
   11a58:	add	ip, ip, #77824	; 0x13000
   11a5c:	ldr	pc, [ip, #1460]!	; 0x5b4

00011a60 <free@plt>:
   11a60:	add	ip, pc, #0, 12
   11a64:	add	ip, ip, #77824	; 0x13000
   11a68:	ldr	pc, [ip, #1452]!	; 0x5ac

00011a6c <realloc@plt>:
   11a6c:	add	ip, pc, #0, 12
   11a70:	add	ip, ip, #77824	; 0x13000
   11a74:	ldr	pc, [ip, #1444]!	; 0x5a4

00011a78 <strcpy@plt>:
   11a78:	add	ip, pc, #0, 12
   11a7c:	add	ip, ip, #77824	; 0x13000
   11a80:	ldr	pc, [ip, #1436]!	; 0x59c

00011a84 <malloc@plt>:
   11a84:	add	ip, pc, #0, 12
   11a88:	add	ip, ip, #77824	; 0x13000
   11a8c:	ldr	pc, [ip, #1428]!	; 0x594

00011a90 <__libc_start_main@plt>:
   11a90:	add	ip, pc, #0, 12
   11a94:	add	ip, ip, #77824	; 0x13000
   11a98:	ldr	pc, [ip, #1420]!	; 0x58c

00011a9c <__gmon_start__@plt>:
   11a9c:	add	ip, pc, #0, 12
   11aa0:	add	ip, ip, #77824	; 0x13000
   11aa4:	ldr	pc, [ip, #1412]!	; 0x584

00011aa8 <strlen@plt>:
   11aa8:	add	ip, pc, #0, 12
   11aac:	add	ip, ip, #77824	; 0x13000
   11ab0:	ldr	pc, [ip, #1404]!	; 0x57c

00011ab4 <snprintf@plt>:
   11ab4:	add	ip, pc, #0, 12
   11ab8:	add	ip, ip, #77824	; 0x13000
   11abc:	ldr	pc, [ip, #1396]!	; 0x574

00011ac0 <__isoc99_sscanf@plt>:
   11ac0:	add	ip, pc, #0, 12
   11ac4:	add	ip, ip, #77824	; 0x13000
   11ac8:	ldr	pc, [ip, #1388]!	; 0x56c

00011acc <abort@plt>:
   11acc:	add	ip, pc, #0, 12
   11ad0:	add	ip, ip, #77824	; 0x13000
   11ad4:	ldr	pc, [ip, #1380]!	; 0x564

Disassembly of section .text:

00011ad8 <main@@Base>:
   11ad8:	str	r4, [sp, #-8]!
   11adc:	str	lr, [sp, #4]
   11ae0:	bl	122bc <table_get_major_version@@Base>
   11ae4:	mov	r1, r0
   11ae8:	ldr	r0, [pc, #80]	; 11b40 <main@@Base+0x68>
   11aec:	add	r0, pc, r0
   11af0:	bl	11a54 <printf@plt>
   11af4:	bl	122c4 <table_get_minor_version@@Base>
   11af8:	mov	r1, r0
   11afc:	ldr	r0, [pc, #64]	; 11b44 <main@@Base+0x6c>
   11b00:	add	r0, pc, r0
   11b04:	bl	11a54 <printf@plt>
   11b08:	bl	122cc <table_get_patch_version@@Base>
   11b0c:	mov	r1, r0
   11b10:	ldr	r0, [pc, #48]	; 11b48 <main@@Base+0x70>
   11b14:	add	r0, pc, r0
   11b18:	bl	11a54 <printf@plt>
   11b1c:	bl	122d4 <table_get_version@@Base>
   11b20:	mov	r1, r0
   11b24:	ldr	r0, [pc, #32]	; 11b4c <main@@Base+0x74>
   11b28:	add	r0, pc, r0
   11b2c:	bl	11a54 <printf@plt>
   11b30:	ldr	r4, [sp]
   11b34:	add	sp, sp, #4
   11b38:	mov	r0, #0
   11b3c:	pop	{pc}		; (ldr pc, [sp], #4)
   11b40:	andeq	r3, r0, r8, lsr #1
   11b44:	strheq	r3, [r0], -r0
   11b48:	strheq	r3, [r0], -r8
   11b4c:	andeq	r3, r0, r0, asr #1

00011b50 <_start@@Base>:
   11b50:	mov	fp, #0
   11b54:	mov	lr, #0
   11b58:	pop	{r1}		; (ldr r1, [sp], #4)
   11b5c:	mov	r2, sp
   11b60:	push	{r2}		; (str r2, [sp, #-4]!)
   11b64:	push	{r0}		; (str r0, [sp, #-4]!)
   11b68:	ldr	ip, [pc, #16]	; 11b80 <_start@@Base+0x30>
   11b6c:	push	{ip}		; (str ip, [sp, #-4]!)
   11b70:	ldr	r0, [pc, #12]	; 11b84 <_start@@Base+0x34>
   11b74:	ldr	r3, [pc, #12]	; 11b88 <_start@@Base+0x38>
   11b78:	bl	11a90 <__libc_start_main@plt>
   11b7c:	bl	11acc <abort@plt>
   11b80:	andeq	r4, r1, ip, lsl #23
   11b84:	ldrdeq	r1, [r1], -r8
   11b88:	andeq	r4, r1, ip, lsr #22
   11b8c:	ldr	r3, [pc, #20]	; 11ba8 <_start@@Base+0x58>
   11b90:	ldr	r2, [pc, #20]	; 11bac <_start@@Base+0x5c>
   11b94:	add	r3, pc, r3
   11b98:	ldr	r2, [r3, r2]
   11b9c:	cmp	r2, #0
   11ba0:	bxeq	lr
   11ba4:	b	11a9c <__gmon_start__@plt>
   11ba8:	andeq	r3, r1, r4, ror #8
   11bac:	andeq	r0, r0, r0, rrx
   11bb0:	ldr	r0, [pc, #24]	; 11bd0 <_start@@Base+0x80>
   11bb4:	ldr	r3, [pc, #24]	; 11bd4 <_start@@Base+0x84>
   11bb8:	cmp	r3, r0
   11bbc:	bxeq	lr
   11bc0:	ldr	r3, [pc, #16]	; 11bd8 <_start@@Base+0x88>
   11bc4:	cmp	r3, #0
   11bc8:	bxeq	lr
   11bcc:	bx	r3
   11bd0:	andeq	r5, r2, r8, lsr #1
   11bd4:	andeq	r5, r2, r8, lsr #1
   11bd8:	andeq	r0, r0, r0
   11bdc:	ldr	r0, [pc, #36]	; 11c08 <_start@@Base+0xb8>
   11be0:	ldr	r1, [pc, #36]	; 11c0c <_start@@Base+0xbc>
   11be4:	sub	r1, r1, r0
   11be8:	asr	r1, r1, #2
   11bec:	add	r1, r1, r1, lsr #31
   11bf0:	asrs	r1, r1, #1
   11bf4:	bxeq	lr
   11bf8:	ldr	r3, [pc, #16]	; 11c10 <_start@@Base+0xc0>
   11bfc:	cmp	r3, #0
   11c00:	bxeq	lr
   11c04:	bx	r3
   11c08:	andeq	r5, r2, r8, lsr #1
   11c0c:	andeq	r5, r2, r8, lsr #1
   11c10:	andeq	r0, r0, r0
   11c14:	push	{r4, lr}
   11c18:	ldr	r4, [pc, #24]	; 11c38 <_start@@Base+0xe8>
   11c1c:	ldrb	r3, [r4]
   11c20:	cmp	r3, #0
   11c24:	popne	{r4, pc}
   11c28:	bl	11bb0 <_start@@Base+0x60>
   11c2c:	mov	r3, #1
   11c30:	strb	r3, [r4]
   11c34:	pop	{r4, pc}
   11c38:	andeq	r5, r2, r8, lsr #1
   11c3c:	b	11bdc <_start@@Base+0x8c>

00011c40 <table_init@@Base>:
   11c40:	mov	r3, #0
   11c44:	mov	r2, #10
   11c48:	mov	r1, #20
   11c4c:	str	r3, [r0]
   11c50:	str	r3, [r0, #4]
   11c54:	strd	r2, [r0, #8]
   11c58:	str	r3, [r0, #16]
   11c5c:	str	r3, [r0, #20]
   11c60:	str	r1, [r0, #24]
   11c64:	str	r3, [r0, #28]
   11c68:	str	r3, [r0, #32]
   11c6c:	str	r3, [r0, #36]	; 0x24
   11c70:	str	r3, [r0, #40]	; 0x28
   11c74:	str	r3, [r0, #44]	; 0x2c
   11c78:	strd	r2, [r0, #48]	; 0x30
   11c7c:	bx	lr

00011c80 <table_new@@Base>:
   11c80:	mov	r0, #56	; 0x38
   11c84:	str	r4, [sp, #-8]!
   11c88:	str	lr, [sp, #4]
   11c8c:	bl	11a84 <malloc@plt>
   11c90:	mov	r4, r0
   11c94:	bl	11c40 <table_init@@Base>
   11c98:	mov	r0, r4
   11c9c:	ldr	r4, [sp]
   11ca0:	add	sp, sp, #4
   11ca4:	pop	{pc}		; (ldr pc, [sp], #4)

00011ca8 <table_destroy@@Base>:
   11ca8:	strd	r4, [sp, #-16]!
   11cac:	subs	r4, r0, #0
   11cb0:	str	r6, [sp, #8]
   11cb4:	str	lr, [sp, #12]
   11cb8:	beq	11d84 <table_destroy@@Base+0xdc>
   11cbc:	mvn	r2, #0
   11cc0:	mov	r3, #64	; 0x40
   11cc4:	mov	r1, r2
   11cc8:	bl	12560 <table_notify@@Base>
   11ccc:	mov	r0, r4
   11cd0:	bl	134b8 <table_get_row_length@@Base>
   11cd4:	subs	r6, r0, #0
   11cd8:	ble	11cf8 <table_destroy@@Base+0x50>
   11cdc:	mov	r5, #0
   11ce0:	mov	r1, r5
   11ce4:	mov	r0, r4
   11ce8:	add	r5, r5, #1
   11cec:	bl	135d8 <table_row_destroy@@Base>
   11cf0:	cmp	r6, r5
   11cf4:	bne	11ce0 <table_destroy@@Base+0x38>
   11cf8:	ldr	r0, [r4, #16]
   11cfc:	cmp	r0, #0
   11d00:	beq	11d08 <table_destroy@@Base+0x60>
   11d04:	bl	11a60 <free@plt>
   11d08:	mov	r0, r4
   11d0c:	bl	125f4 <table_get_column_length@@Base>
   11d10:	subs	r6, r0, #0
   11d14:	ble	11d34 <table_destroy@@Base+0x8c>
   11d18:	mov	r5, #0
   11d1c:	mov	r1, r5
   11d20:	mov	r0, r4
   11d24:	add	r5, r5, #1
   11d28:	bl	127ac <table_column_destroy@@Base>
   11d2c:	cmp	r6, r5
   11d30:	bne	11d1c <table_destroy@@Base+0x74>
   11d34:	ldr	r0, [r4]
   11d38:	cmp	r0, #0
   11d3c:	beq	11d44 <table_destroy@@Base+0x9c>
   11d40:	bl	11a60 <free@plt>
   11d44:	ldr	r0, [r4, #36]	; 0x24
   11d48:	cmp	r0, #0
   11d4c:	beq	11d54 <table_destroy@@Base+0xac>
   11d50:	bl	11a60 <free@plt>
   11d54:	ldr	r0, [r4, #40]	; 0x28
   11d58:	cmp	r0, #0
   11d5c:	beq	11d64 <table_destroy@@Base+0xbc>
   11d60:	bl	11a60 <free@plt>
   11d64:	ldr	r0, [r4, #44]	; 0x2c
   11d68:	cmp	r0, #0
   11d6c:	beq	11d84 <table_destroy@@Base+0xdc>
   11d70:	ldrd	r4, [sp]
   11d74:	ldr	r6, [sp, #8]
   11d78:	ldr	lr, [sp, #12]
   11d7c:	add	sp, sp, #16
   11d80:	b	11a60 <free@plt>
   11d84:	ldrd	r4, [sp]
   11d88:	ldr	r6, [sp, #8]
   11d8c:	add	sp, sp, #12
   11d90:	pop	{pc}		; (ldr pc, [sp], #4)

00011d94 <table_delete@@Base>:
   11d94:	str	r4, [sp, #-8]!
   11d98:	mov	r4, r0
   11d9c:	str	lr, [sp, #4]
   11da0:	bl	11ca8 <table_destroy@@Base>
   11da4:	mov	r0, r4
   11da8:	ldr	r4, [sp]
   11dac:	ldr	lr, [sp, #4]
   11db0:	add	sp, sp, #8
   11db4:	b	11a60 <free@plt>

00011db8 <table_dupe@@Base>:
   11db8:	strd	r4, [sp, #-32]!	; 0xffffffe0
   11dbc:	strd	r6, [sp, #8]
   11dc0:	mov	r6, r0
   11dc4:	strd	r8, [sp, #16]
   11dc8:	str	sl, [sp, #24]
   11dcc:	str	lr, [sp, #28]
   11dd0:	sub	sp, sp, #16
   11dd4:	bl	134b8 <table_get_row_length@@Base>
   11dd8:	mov	r9, r0
   11ddc:	mov	r0, r6
   11de0:	bl	125f4 <table_get_column_length@@Base>
   11de4:	mov	r7, r0
   11de8:	bl	11c80 <table_new@@Base>
   11dec:	cmp	r7, #0
   11df0:	mov	r8, r0
   11df4:	ble	11e34 <table_dupe@@Base+0x7c>
   11df8:	mov	r4, #0
   11dfc:	mov	r1, r4
   11e00:	mov	r0, r6
   11e04:	bl	1299c <table_get_column_name@@Base>
   11e08:	mov	r5, r0
   11e0c:	mov	r1, r4
   11e10:	mov	r0, r6
   11e14:	add	r4, r4, #1
   11e18:	bl	12980 <table_get_column_data_type@@Base>
   11e1c:	mov	r2, r0
   11e20:	mov	r1, r5
   11e24:	mov	r0, r8
   11e28:	bl	12670 <table_add_column@@Base>
   11e2c:	cmp	r7, r4
   11e30:	bne	11dfc <table_dupe@@Base+0x44>
   11e34:	cmp	r9, #0
   11e38:	ble	11f10 <table_dupe@@Base+0x158>
   11e3c:	mov	r5, #0
   11e40:	add	sl, sp, #12
   11e44:	mov	r0, r8
   11e48:	bl	13504 <table_add_row@@Base>
   11e4c:	cmp	r7, #0
   11e50:	ble	11f04 <table_dupe@@Base+0x14c>
   11e54:	mov	r4, #0
   11e58:	mov	r1, r4
   11e5c:	mov	r0, r6
   11e60:	bl	12980 <table_get_column_data_type@@Base>
   11e64:	cmp	r0, #23
   11e68:	addls	pc, pc, r0, lsl #2
   11e6c:	b	11ef8 <table_dupe@@Base+0x140>
   11e70:	b	11f80 <table_dupe@@Base+0x1c8>
   11e74:	b	121f4 <table_dupe@@Base+0x43c>
   11e78:	b	121cc <table_dupe@@Base+0x414>
   11e7c:	b	121a4 <table_dupe@@Base+0x3ec>
   11e80:	b	1217c <table_dupe@@Base+0x3c4>
   11e84:	b	12294 <table_dupe@@Base+0x4dc>
   11e88:	b	1226c <table_dupe@@Base+0x4b4>
   11e8c:	b	12244 <table_dupe@@Base+0x48c>
   11e90:	b	1221c <table_dupe@@Base+0x464>
   11e94:	b	12154 <table_dupe@@Base+0x39c>
   11e98:	b	1212c <table_dupe@@Base+0x374>
   11e9c:	b	12104 <table_dupe@@Base+0x34c>
   11ea0:	b	120dc <table_dupe@@Base+0x324>
   11ea4:	b	120b4 <table_dupe@@Base+0x2fc>
   11ea8:	b	1208c <table_dupe@@Base+0x2d4>
   11eac:	b	12064 <table_dupe@@Base+0x2ac>
   11eb0:	b	12040 <table_dupe@@Base+0x288>
   11eb4:	b	1201c <table_dupe@@Base+0x264>
   11eb8:	b	11ff8 <table_dupe@@Base+0x240>
   11ebc:	b	11fd0 <table_dupe@@Base+0x218>
   11ec0:	b	11fa8 <table_dupe@@Base+0x1f0>
   11ec4:	b	11f58 <table_dupe@@Base+0x1a0>
   11ec8:	b	11f30 <table_dupe@@Base+0x178>
   11ecc:	b	11ed0 <table_dupe@@Base+0x118>
   11ed0:	mov	r2, r4
   11ed4:	mov	r1, r5
   11ed8:	mov	r0, r6
   11edc:	bl	134b4 <table_get_ptr@@Base>
   11ee0:	mov	r3, sl
   11ee4:	mov	r2, r4
   11ee8:	str	r0, [sp, #12]
   11eec:	mov	r1, r5
   11ef0:	mov	r0, r8
   11ef4:	bl	13e44 <table_set_ptr@@Base>
   11ef8:	add	r4, r4, #1
   11efc:	cmp	r7, r4
   11f00:	bne	11e58 <table_dupe@@Base+0xa0>
   11f04:	add	r5, r5, #1
   11f08:	cmp	r9, r5
   11f0c:	bne	11e44 <table_dupe@@Base+0x8c>
   11f10:	mov	r0, r8
   11f14:	add	sp, sp, #16
   11f18:	ldrd	r4, [sp]
   11f1c:	ldrd	r6, [sp, #8]
   11f20:	ldrd	r8, [sp, #16]
   11f24:	ldr	sl, [sp, #24]
   11f28:	add	sp, sp, #28
   11f2c:	pop	{pc}		; (ldr pc, [sp], #4)
   11f30:	mov	r2, r4
   11f34:	mov	r1, r5
   11f38:	mov	r0, r6
   11f3c:	bl	13308 <table_get_bool@@Base>
   11f40:	mov	r3, r0
   11f44:	mov	r2, r4
   11f48:	mov	r1, r5
   11f4c:	mov	r0, r8
   11f50:	bl	13b20 <table_set_bool@@Base>
   11f54:	b	11ef8 <table_dupe@@Base+0x140>
   11f58:	mov	r2, r4
   11f5c:	mov	r1, r5
   11f60:	mov	r0, r6
   11f64:	bl	134b0 <table_get_string@@Base>
   11f68:	mov	r3, r0
   11f6c:	mov	r2, r4
   11f70:	mov	r1, r5
   11f74:	mov	r0, r8
   11f78:	bl	13de0 <table_set_string@@Base>
   11f7c:	b	11ef8 <table_dupe@@Base+0x140>
   11f80:	mov	r2, r4
   11f84:	mov	r1, r5
   11f88:	mov	r0, r6
   11f8c:	bl	13324 <table_get_int@@Base>
   11f90:	mov	r3, r0
   11f94:	mov	r2, r4
   11f98:	mov	r1, r5
   11f9c:	mov	r0, r8
   11fa0:	bl	13b44 <table_set_int@@Base>
   11fa4:	b	11ef8 <table_dupe@@Base+0x140>
   11fa8:	mov	r2, r4
   11fac:	mov	r1, r5
   11fb0:	mov	r0, r6
   11fb4:	bl	134ac <table_get_uchar@@Base>
   11fb8:	mov	r3, r0
   11fbc:	mov	r2, r4
   11fc0:	mov	r1, r5
   11fc4:	mov	r0, r8
   11fc8:	bl	13e20 <table_set_uchar@@Base>
   11fcc:	b	11ef8 <table_dupe@@Base+0x140>
   11fd0:	mov	r2, r4
   11fd4:	mov	r1, r5
   11fd8:	mov	r0, r6
   11fdc:	bl	134a8 <table_get_char@@Base>
   11fe0:	mov	r3, r0
   11fe4:	mov	r2, r4
   11fe8:	mov	r1, r5
   11fec:	mov	r0, r8
   11ff0:	bl	13dfc <table_set_char@@Base>
   11ff4:	b	11ef8 <table_dupe@@Base+0x140>
   11ff8:	mov	r2, r4
   11ffc:	mov	r1, r5
   12000:	mov	r0, r6
   12004:	bl	1348c <table_get_ldouble@@Base>
   12008:	mov	r2, r4
   1200c:	mov	r1, r5
   12010:	mov	r0, r8
   12014:	bl	13dbc <table_set_ldouble@@Base>
   12018:	b	11ef8 <table_dupe@@Base+0x140>
   1201c:	mov	r2, r4
   12020:	mov	r1, r5
   12024:	mov	r0, r6
   12028:	bl	13470 <table_get_double@@Base>
   1202c:	mov	r2, r4
   12030:	mov	r1, r5
   12034:	mov	r0, r8
   12038:	bl	13d98 <table_set_double@@Base>
   1203c:	b	11ef8 <table_dupe@@Base+0x140>
   12040:	mov	r2, r4
   12044:	mov	r1, r5
   12048:	mov	r0, r6
   1204c:	bl	13454 <table_get_float@@Base>
   12050:	mov	r2, r4
   12054:	mov	r1, r5
   12058:	mov	r0, r8
   1205c:	bl	13d74 <table_set_float@@Base>
   12060:	b	11ef8 <table_dupe@@Base+0x140>
   12064:	mov	r2, r4
   12068:	mov	r1, r5
   1206c:	mov	r0, r6
   12070:	bl	13450 <table_get_ullong@@Base>
   12074:	mov	r2, r4
   12078:	strd	r0, [sp]
   1207c:	mov	r1, r5
   12080:	mov	r0, r8
   12084:	bl	13d54 <table_set_ullong@@Base>
   12088:	b	11ef8 <table_dupe@@Base+0x140>
   1208c:	mov	r2, r4
   12090:	mov	r1, r5
   12094:	mov	r0, r6
   12098:	bl	1344c <table_get_llong@@Base>
   1209c:	mov	r2, r4
   120a0:	strd	r0, [sp]
   120a4:	mov	r1, r5
   120a8:	mov	r0, r8
   120ac:	bl	13d34 <table_set_llong@@Base>
   120b0:	b	11ef8 <table_dupe@@Base+0x140>
   120b4:	mov	r2, r4
   120b8:	mov	r1, r5
   120bc:	mov	r0, r6
   120c0:	bl	13430 <table_get_ulong@@Base>
   120c4:	mov	r3, r0
   120c8:	mov	r2, r4
   120cc:	mov	r1, r5
   120d0:	mov	r0, r8
   120d4:	bl	13d10 <table_set_ulong@@Base>
   120d8:	b	11ef8 <table_dupe@@Base+0x140>
   120dc:	mov	r2, r4
   120e0:	mov	r1, r5
   120e4:	mov	r0, r6
   120e8:	bl	13414 <table_get_long@@Base>
   120ec:	mov	r3, r0
   120f0:	mov	r2, r4
   120f4:	mov	r1, r5
   120f8:	mov	r0, r8
   120fc:	bl	13cec <table_set_long@@Base>
   12100:	b	11ef8 <table_dupe@@Base+0x140>
   12104:	mov	r2, r4
   12108:	mov	r1, r5
   1210c:	mov	r0, r6
   12110:	bl	13410 <table_get_ushort@@Base>
   12114:	mov	r3, r0
   12118:	mov	r2, r4
   1211c:	mov	r1, r5
   12120:	mov	r0, r8
   12124:	bl	13cc8 <table_set_ushort@@Base>
   12128:	b	11ef8 <table_dupe@@Base+0x140>
   1212c:	mov	r2, r4
   12130:	mov	r1, r5
   12134:	mov	r0, r6
   12138:	bl	1340c <table_get_short@@Base>
   1213c:	mov	r3, r0
   12140:	mov	r2, r4
   12144:	mov	r1, r5
   12148:	mov	r0, r8
   1214c:	bl	13ca4 <table_set_short@@Base>
   12150:	b	11ef8 <table_dupe@@Base+0x140>
   12154:	mov	r2, r4
   12158:	mov	r1, r5
   1215c:	mov	r0, r6
   12160:	bl	133f0 <table_get_uint64@@Base>
   12164:	mov	r2, r4
   12168:	strd	r0, [sp]
   1216c:	mov	r1, r5
   12170:	mov	r0, r8
   12174:	bl	13c84 <table_set_uint64@@Base>
   12178:	b	11ef8 <table_dupe@@Base+0x140>
   1217c:	mov	r2, r4
   12180:	mov	r1, r5
   12184:	mov	r0, r6
   12188:	bl	13394 <table_get_int16@@Base>
   1218c:	mov	r3, r0
   12190:	mov	r2, r4
   12194:	mov	r1, r5
   12198:	mov	r0, r8
   1219c:	bl	13bd4 <table_set_int16@@Base>
   121a0:	b	11ef8 <table_dupe@@Base+0x140>
   121a4:	mov	r2, r4
   121a8:	mov	r1, r5
   121ac:	mov	r0, r6
   121b0:	bl	13378 <table_get_uint8@@Base>
   121b4:	mov	r3, r0
   121b8:	mov	r2, r4
   121bc:	mov	r1, r5
   121c0:	mov	r0, r8
   121c4:	bl	13bb0 <table_set_uint8@@Base>
   121c8:	b	11ef8 <table_dupe@@Base+0x140>
   121cc:	mov	r2, r4
   121d0:	mov	r1, r5
   121d4:	mov	r0, r6
   121d8:	bl	1335c <table_get_int8@@Base>
   121dc:	mov	r3, r0
   121e0:	mov	r2, r4
   121e4:	mov	r1, r5
   121e8:	mov	r0, r8
   121ec:	bl	13b8c <table_set_int8@@Base>
   121f0:	b	11ef8 <table_dupe@@Base+0x140>
   121f4:	mov	r2, r4
   121f8:	mov	r1, r5
   121fc:	mov	r0, r6
   12200:	bl	13340 <table_get_uint@@Base>
   12204:	mov	r3, r0
   12208:	mov	r2, r4
   1220c:	mov	r1, r5
   12210:	mov	r0, r8
   12214:	bl	13b68 <table_set_uint@@Base>
   12218:	b	11ef8 <table_dupe@@Base+0x140>
   1221c:	mov	r2, r4
   12220:	mov	r1, r5
   12224:	mov	r0, r6
   12228:	bl	133d4 <table_get_int64@@Base>
   1222c:	mov	r2, r4
   12230:	strd	r0, [sp]
   12234:	mov	r1, r5
   12238:	mov	r0, r8
   1223c:	bl	13c64 <table_set_int64@@Base>
   12240:	b	11ef8 <table_dupe@@Base+0x140>
   12244:	mov	r2, r4
   12248:	mov	r1, r5
   1224c:	mov	r0, r6
   12250:	bl	133d0 <table_get_uint32@@Base>
   12254:	mov	r3, r0
   12258:	mov	r2, r4
   1225c:	mov	r1, r5
   12260:	mov	r0, r8
   12264:	bl	13c40 <table_set_uint32@@Base>
   12268:	b	11ef8 <table_dupe@@Base+0x140>
   1226c:	mov	r2, r4
   12270:	mov	r1, r5
   12274:	mov	r0, r6
   12278:	bl	133cc <table_get_int32@@Base>
   1227c:	mov	r3, r0
   12280:	mov	r2, r4
   12284:	mov	r1, r5
   12288:	mov	r0, r8
   1228c:	bl	13c1c <table_set_int32@@Base>
   12290:	b	11ef8 <table_dupe@@Base+0x140>
   12294:	mov	r2, r4
   12298:	mov	r1, r5
   1229c:	mov	r0, r6
   122a0:	bl	133b0 <table_get_uint16@@Base>
   122a4:	mov	r3, r0
   122a8:	mov	r2, r4
   122ac:	mov	r1, r5
   122b0:	mov	r0, r8
   122b4:	bl	13bf8 <table_set_uint16@@Base>
   122b8:	b	11ef8 <table_dupe@@Base+0x140>

000122bc <table_get_major_version@@Base>:
   122bc:	mov	r0, #0
   122c0:	bx	lr

000122c4 <table_get_minor_version@@Base>:
   122c4:	mov	r0, #0
   122c8:	bx	lr

000122cc <table_get_patch_version@@Base>:
   122cc:	mov	r0, #0
   122d0:	bx	lr

000122d4 <table_get_version@@Base>:
   122d4:	ldr	r0, [pc, #4]	; 122e0 <table_get_version@@Base+0xc>
   122d8:	add	r0, pc, r0
   122dc:	bx	lr
   122e0:	andeq	r2, r0, ip, lsl #18

000122e4 <table_get_callback_length@@Base>:
   122e4:	ldr	r0, [r0, #32]
   122e8:	bx	lr

000122ec <table_register_callback@@Base>:
   122ec:	strd	r4, [sp, #-24]!	; 0xffffffe8
   122f0:	ldr	r5, [r0, #32]
   122f4:	strd	r6, [sp, #8]
   122f8:	str	r8, [sp, #16]
   122fc:	str	lr, [sp, #20]
   12300:	cmp	r5, #0
   12304:	ble	12360 <table_register_callback@@Base+0x74>
   12308:	ldr	lr, [r0, #36]	; 0x24
   1230c:	mov	ip, #0
   12310:	sub	lr, lr, #4
   12314:	b	12324 <table_register_callback@@Base+0x38>
   12318:	add	ip, ip, #1
   1231c:	cmp	ip, r5
   12320:	beq	12360 <table_register_callback@@Base+0x74>
   12324:	ldr	r4, [lr, #4]!
   12328:	lsl	r6, ip, #2
   1232c:	cmp	r1, r4
   12330:	bne	12318 <table_register_callback@@Base+0x2c>
   12334:	ldr	r4, [r0, #40]	; 0x28
   12338:	ldr	r4, [r4, ip, lsl #2]
   1233c:	cmp	r2, r4
   12340:	bne	12318 <table_register_callback@@Base+0x2c>
   12344:	cmp	ip, #0
   12348:	beq	12360 <table_register_callback@@Base+0x74>
   1234c:	ldr	r2, [r0, #44]	; 0x2c
   12350:	ldr	r7, [r2, r6]
   12354:	orr	r7, r7, r3
   12358:	str	r7, [r2, r6]
   1235c:	b	123b0 <table_register_callback@@Base+0xc4>
   12360:	mov	r7, r3
   12364:	ldr	r3, [r0, #48]	; 0x30
   12368:	mov	r6, r2
   1236c:	mov	r8, r1
   12370:	mov	r4, r0
   12374:	udiv	r2, r5, r3
   12378:	mls	r5, r3, r2, r5
   1237c:	cmp	r5, #0
   12380:	beq	123c4 <table_register_callback@@Base+0xd8>
   12384:	mov	r0, r4
   12388:	bl	122e4 <table_get_callback_length@@Base>
   1238c:	ldr	r3, [r4, #36]	; 0x24
   12390:	str	r8, [r3, r0, lsl #2]
   12394:	ldr	r3, [r4, #40]	; 0x28
   12398:	str	r6, [r3, r0, lsl #2]
   1239c:	ldr	r3, [r4, #44]	; 0x2c
   123a0:	str	r7, [r3, r0, lsl #2]
   123a4:	ldr	r3, [r4, #32]
   123a8:	add	r3, r3, #1
   123ac:	str	r3, [r4, #32]
   123b0:	ldrd	r4, [sp]
   123b4:	ldrd	r6, [sp, #8]
   123b8:	ldr	r8, [sp, #16]
   123bc:	add	sp, sp, #20
   123c0:	pop	{pc}		; (ldr pc, [sp], #4)
   123c4:	ldr	r2, [r4, #52]	; 0x34
   123c8:	ldr	r0, [r0, #36]	; 0x24
   123cc:	add	r3, r3, r2
   123d0:	lsl	r1, r3, #2
   123d4:	str	r3, [r4, #52]	; 0x34
   123d8:	bl	11a6c <realloc@plt>
   123dc:	ldr	r1, [r4, #52]	; 0x34
   123e0:	str	r0, [r4, #36]	; 0x24
   123e4:	ldr	r0, [r4, #40]	; 0x28
   123e8:	lsl	r1, r1, #2
   123ec:	bl	11a6c <realloc@plt>
   123f0:	ldr	r1, [r4, #52]	; 0x34
   123f4:	str	r0, [r4, #40]	; 0x28
   123f8:	ldr	r0, [r4, #44]	; 0x2c
   123fc:	lsl	r1, r1, #2
   12400:	bl	11a6c <realloc@plt>
   12404:	str	r0, [r4, #44]	; 0x2c
   12408:	b	12384 <table_register_callback@@Base+0x98>

0001240c <table_unregister_callback@@Base>:
   1240c:	ldr	ip, [r0, #32]
   12410:	cmp	ip, #0
   12414:	bxle	lr
   12418:	strd	r4, [sp, #-16]!
   1241c:	mov	r3, #0
   12420:	str	r6, [sp, #8]
   12424:	ldr	r6, [r0, #36]	; 0x24
   12428:	str	lr, [sp, #12]
   1242c:	sub	r4, r6, #4
   12430:	b	12440 <table_unregister_callback@@Base+0x34>
   12434:	add	r3, r3, #1
   12438:	cmp	r3, ip
   1243c:	beq	12520 <table_unregister_callback@@Base+0x114>
   12440:	ldr	r5, [r4, #4]!
   12444:	lsl	lr, r3, #2
   12448:	cmp	r1, r5
   1244c:	bne	12434 <table_unregister_callback@@Base+0x28>
   12450:	ldr	r5, [r0, #40]	; 0x28
   12454:	ldr	r5, [r5, r3, lsl #2]
   12458:	cmp	r2, r5
   1245c:	bne	12434 <table_unregister_callback@@Base+0x28>
   12460:	sub	ip, ip, #1
   12464:	cmp	ip, r3
   12468:	ble	124b8 <table_unregister_callback@@Base+0xac>
   1246c:	add	r3, r3, #1
   12470:	lsl	r2, r3, #2
   12474:	b	1247c <table_unregister_callback@@Base+0x70>
   12478:	ldr	r6, [r0, #36]	; 0x24
   1247c:	ldr	r1, [r6, r2]
   12480:	str	r1, [r6, lr]
   12484:	ldr	r1, [r0, #40]	; 0x28
   12488:	ldr	ip, [r1, r2]
   1248c:	str	ip, [r1, lr]
   12490:	ldr	r1, [r0, #44]	; 0x2c
   12494:	ldr	ip, [r1, r2]
   12498:	add	r2, r2, #4
   1249c:	str	ip, [r1, lr]
   124a0:	lsl	lr, r3, #2
   124a4:	ldr	ip, [r0, #32]
   124a8:	sub	ip, ip, #1
   124ac:	cmp	ip, r3
   124b0:	add	r3, r3, #1
   124b4:	bgt	12478 <table_unregister_callback@@Base+0x6c>
   124b8:	ldr	r2, [r0, #48]	; 0x30
   124bc:	str	ip, [r0, #32]
   124c0:	udiv	r3, ip, r2
   124c4:	mls	ip, r2, r3, ip
   124c8:	cmp	ip, #0
   124cc:	bne	12520 <table_unregister_callback@@Base+0x114>
   124d0:	mov	r4, r0
   124d4:	ldr	r0, [r0, #36]	; 0x24
   124d8:	ldr	r5, [r4, #52]	; 0x34
   124dc:	sub	r5, r5, r2
   124e0:	cmp	r5, #0
   124e4:	str	r5, [r4, #52]	; 0x34
   124e8:	beq	12530 <table_unregister_callback@@Base+0x124>
   124ec:	lsl	r1, r5, #2
   124f0:	bl	11a6c <realloc@plt>
   124f4:	ldr	r1, [r4, #52]	; 0x34
   124f8:	str	r0, [r4, #36]	; 0x24
   124fc:	ldr	r0, [r4, #40]	; 0x28
   12500:	lsl	r1, r1, #2
   12504:	bl	11a6c <realloc@plt>
   12508:	ldr	r1, [r4, #52]	; 0x34
   1250c:	str	r0, [r4, #40]	; 0x28
   12510:	ldr	r0, [r4, #44]	; 0x2c
   12514:	lsl	r1, r1, #2
   12518:	bl	11a6c <realloc@plt>
   1251c:	str	r0, [r4, #44]	; 0x2c
   12520:	ldrd	r4, [sp]
   12524:	ldr	r6, [sp, #8]
   12528:	add	sp, sp, #12
   1252c:	pop	{pc}		; (ldr pc, [sp], #4)
   12530:	bl	11a60 <free@plt>
   12534:	ldr	r0, [r4, #40]	; 0x28
   12538:	bl	11a60 <free@plt>
   1253c:	ldr	r0, [r4, #44]	; 0x2c
   12540:	bl	11a60 <free@plt>
   12544:	str	r5, [r4, #36]	; 0x24
   12548:	str	r5, [r4, #40]	; 0x28
   1254c:	str	r5, [r4, #44]	; 0x2c
   12550:	ldrd	r4, [sp]
   12554:	ldr	r6, [sp, #8]
   12558:	add	sp, sp, #12
   1255c:	pop	{pc}		; (ldr pc, [sp], #4)

00012560 <table_notify@@Base>:
   12560:	strd	r4, [sp, #-28]!	; 0xffffffe4
   12564:	strd	r6, [sp, #8]
   12568:	str	lr, [sp, #24]
   1256c:	ldr	lr, [r0, #32]
   12570:	strd	r8, [sp, #16]
   12574:	sub	sp, sp, #12
   12578:	cmp	lr, #0
   1257c:	ble	125dc <table_notify@@Base+0x7c>
   12580:	mov	r6, r3
   12584:	mov	r8, r2
   12588:	mov	r7, r1
   1258c:	mov	r5, r0
   12590:	mov	r4, #0
   12594:	ldr	ip, [r5, #44]	; 0x2c
   12598:	mov	r3, r6
   1259c:	mov	r2, r8
   125a0:	mov	r1, r7
   125a4:	mov	r0, r5
   125a8:	ldr	ip, [ip, r4, lsl #2]
   125ac:	tst	r6, ip
   125b0:	beq	125d0 <table_notify@@Base+0x70>
   125b4:	ldr	ip, [r5, #36]	; 0x24
   125b8:	ldr	lr, [r5, #40]	; 0x28
   125bc:	ldr	lr, [lr, r4, lsl #2]
   125c0:	str	lr, [sp]
   125c4:	ldr	r9, [ip, r4, lsl #2]
   125c8:	blx	r9
   125cc:	ldr	lr, [r5, #32]
   125d0:	add	r4, r4, #1
   125d4:	cmp	lr, r4
   125d8:	bgt	12594 <table_notify@@Base+0x34>
   125dc:	add	sp, sp, #12
   125e0:	ldrd	r4, [sp]
   125e4:	ldrd	r6, [sp, #8]
   125e8:	ldrd	r8, [sp, #16]
   125ec:	add	sp, sp, #24
   125f0:	pop	{pc}		; (ldr pc, [sp], #4)

000125f4 <table_get_column_length@@Base>:
   125f4:	ldr	r0, [r0, #4]
   125f8:	bx	lr

000125fc <table_get_col_ptr@@Base>:
   125fc:	ldr	r0, [r0]
   12600:	add	r1, r1, r1, lsl #1
   12604:	add	r0, r0, r1, lsl #2
   12608:	bx	lr

0001260c <table_column_init@@Base>:
   1260c:	strd	r4, [sp, #-24]!	; 0xffffffe8
   12610:	mov	r5, r2
   12614:	strd	r6, [sp, #8]
   12618:	mov	r7, r3
   1261c:	str	r8, [sp, #16]
   12620:	str	lr, [sp, #20]
   12624:	ldr	r6, [sp, #24]
   12628:	bl	125fc <table_get_col_ptr@@Base>
   1262c:	mov	r4, r0
   12630:	mov	r0, r5
   12634:	bl	11aa8 <strlen@plt>
   12638:	add	r0, r0, #1
   1263c:	bl	11a84 <malloc@plt>
   12640:	cmp	r0, #0
   12644:	str	r0, [r4]
   12648:	beq	12654 <table_column_init@@Base+0x48>
   1264c:	mov	r1, r5
   12650:	bl	11a78 <strcpy@plt>
   12654:	ldr	r8, [sp, #16]
   12658:	str	r7, [r4, #4]
   1265c:	str	r6, [r4, #8]
   12660:	ldrd	r4, [sp]
   12664:	ldrd	r6, [sp, #8]
   12668:	add	sp, sp, #20
   1266c:	pop	{pc}		; (ldr pc, [sp], #4)

00012670 <table_add_column@@Base>:
   12670:	strd	r4, [sp, #-28]!	; 0xffffffe4
   12674:	mov	r4, r0
   12678:	strd	r6, [sp, #8]
   1267c:	mov	r7, r1
   12680:	mov	r6, r2
   12684:	strd	r8, [sp, #16]
   12688:	str	lr, [sp, #24]
   1268c:	sub	sp, sp, #12
   12690:	bl	125f4 <table_get_column_length@@Base>
   12694:	ldr	r3, [r4, #8]
   12698:	udiv	r5, r0, r3
   1269c:	mls	r5, r5, r3, r0
   126a0:	cmp	r5, #0
   126a4:	beq	12748 <table_add_column@@Base+0xd8>
   126a8:	mov	r0, r4
   126ac:	bl	134b8 <table_get_row_length@@Base>
   126b0:	mov	r8, r0
   126b4:	mov	r0, r4
   126b8:	bl	125f4 <table_get_column_length@@Base>
   126bc:	mov	r9, r0
   126c0:	mov	r0, r6
   126c4:	bl	130ec <table_get_default_compare_function_for_data_type@@Base>
   126c8:	mov	r3, r6
   126cc:	mov	r2, r7
   126d0:	str	r0, [sp]
   126d4:	mov	r1, r9
   126d8:	mov	r0, r4
   126dc:	bl	1260c <table_column_init@@Base>
   126e0:	cmp	r8, #0
   126e4:	ble	12708 <table_add_column@@Base+0x98>
   126e8:	mov	r5, #0
   126ec:	mov	r1, r5
   126f0:	mov	r2, r9
   126f4:	mov	r0, r4
   126f8:	add	r5, r5, #1
   126fc:	bl	14a6c <table_cell_init@@Base>
   12700:	cmp	r8, r5
   12704:	bne	126ec <table_add_column@@Base+0x7c>
   12708:	mov	r0, r4
   1270c:	bl	125f4 <table_get_column_length@@Base>
   12710:	mov	r2, r0
   12714:	mov	r3, #8
   12718:	mov	r0, r4
   1271c:	mvn	r1, #0
   12720:	bl	12560 <table_notify@@Base>
   12724:	ldr	r0, [r4, #4]
   12728:	add	r3, r0, #1
   1272c:	str	r3, [r4, #4]
   12730:	add	sp, sp, #12
   12734:	ldrd	r4, [sp]
   12738:	ldrd	r6, [sp, #8]
   1273c:	ldrd	r8, [sp, #16]
   12740:	add	sp, sp, #24
   12744:	pop	{pc}		; (ldr pc, [sp], #4)
   12748:	ldr	r0, [r4]
   1274c:	ldr	r2, [r4, #12]
   12750:	add	r3, r3, r2
   12754:	add	r1, r3, r3, lsl #1
   12758:	str	r3, [r4, #12]
   1275c:	lsl	r1, r1, #2
   12760:	bl	11a6c <realloc@plt>
   12764:	str	r0, [r4]
   12768:	mov	r0, r4
   1276c:	bl	134b8 <table_get_row_length@@Base>
   12770:	subs	r9, r0, #0
   12774:	ble	126a8 <table_add_column@@Base+0x38>
   12778:	mov	r1, r5
   1277c:	mov	r0, r4
   12780:	bl	134c0 <table_get_row_ptr@@Base>
   12784:	ldr	r1, [r4, #12]
   12788:	mov	r8, r0
   1278c:	add	r5, r5, #1
   12790:	ldr	r0, [r0]
   12794:	lsl	r1, r1, #2
   12798:	bl	11a6c <realloc@plt>
   1279c:	cmp	r9, r5
   127a0:	str	r0, [r8]
   127a4:	bne	12778 <table_add_column@@Base+0x108>
   127a8:	b	126a8 <table_add_column@@Base+0x38>

000127ac <table_column_destroy@@Base>:
   127ac:	str	r4, [sp, #-8]!
   127b0:	str	lr, [sp, #4]
   127b4:	bl	125fc <table_get_col_ptr@@Base>
   127b8:	ldr	r0, [r0]
   127bc:	cmp	r0, #0
   127c0:	beq	127d4 <table_column_destroy@@Base+0x28>
   127c4:	ldr	r4, [sp]
   127c8:	ldr	lr, [sp, #4]
   127cc:	add	sp, sp, #8
   127d0:	b	11a60 <free@plt>
   127d4:	ldr	r4, [sp]
   127d8:	add	sp, sp, #4
   127dc:	pop	{pc}		; (ldr pc, [sp], #4)

000127e0 <table_remove_column@@Base>:
   127e0:	strd	r4, [sp, #-32]!	; 0xffffffe0
   127e4:	mov	r4, r0
   127e8:	mov	r5, r1
   127ec:	strd	r6, [sp, #8]
   127f0:	strd	r8, [sp, #16]
   127f4:	str	sl, [sp, #24]
   127f8:	str	lr, [sp, #28]
   127fc:	bl	127ac <table_column_destroy@@Base>
   12800:	mov	r0, r4
   12804:	bl	125f4 <table_get_column_length@@Base>
   12808:	sub	r7, r0, #1
   1280c:	cmp	r5, r7
   12810:	bge	12854 <table_remove_column@@Base+0x74>
   12814:	add	r3, r5, r5, lsl #1
   12818:	mov	r0, r5
   1281c:	lsl	r3, r3, #2
   12820:	ldr	r2, [r4]
   12824:	add	r0, r0, #1
   12828:	cmp	r0, r7
   1282c:	add	r1, r2, r3
   12830:	add	r3, r3, #12
   12834:	add	r2, r2, r3
   12838:	ldr	lr, [r2]
   1283c:	ldr	ip, [r2, #4]
   12840:	ldr	r2, [r2, #8]
   12844:	str	lr, [r1]
   12848:	str	ip, [r1, #4]
   1284c:	str	r2, [r1, #8]
   12850:	bne	12820 <table_remove_column@@Base+0x40>
   12854:	mov	r0, r4
   12858:	bl	134b8 <table_get_row_length@@Base>
   1285c:	subs	r9, r0, #0
   12860:	ble	128c4 <table_remove_column@@Base+0xe4>
   12864:	lsl	r8, r5, #2
   12868:	mov	r6, #0
   1286c:	mov	r2, r5
   12870:	mov	r1, r6
   12874:	mov	r0, r4
   12878:	bl	14a8c <table_cell_destroy@@Base>
   1287c:	mov	r1, r6
   12880:	mov	r0, r4
   12884:	bl	134c0 <table_get_row_ptr@@Base>
   12888:	cmp	r5, r7
   1288c:	bge	128b8 <table_remove_column@@Base+0xd8>
   12890:	mov	r3, r8
   12894:	mov	r2, r5
   12898:	ldr	r1, [r0]
   1289c:	add	r2, r2, #1
   128a0:	cmp	r2, r7
   128a4:	add	ip, r1, r3
   128a8:	add	r3, r3, #4
   128ac:	ldr	r1, [r1, r3]
   128b0:	str	r1, [ip]
   128b4:	bne	12898 <table_remove_column@@Base+0xb8>
   128b8:	add	r6, r6, #1
   128bc:	cmp	r9, r6
   128c0:	bne	1286c <table_remove_column@@Base+0x8c>
   128c4:	ldr	r3, [r4, #4]
   128c8:	mov	r0, r4
   128cc:	sub	r3, r3, #1
   128d0:	str	r3, [r4, #4]
   128d4:	bl	125f4 <table_get_column_length@@Base>
   128d8:	ldr	r3, [r4, #8]
   128dc:	udiv	r6, r0, r3
   128e0:	mls	r6, r6, r3, r0
   128e4:	cmp	r6, #0
   128e8:	beq	1291c <table_remove_column@@Base+0x13c>
   128ec:	mov	r0, r4
   128f0:	mov	r2, r5
   128f4:	mov	r3, #16
   128f8:	mvn	r1, #0
   128fc:	bl	12560 <table_notify@@Base>
   12900:	ldrd	r4, [sp]
   12904:	mov	r0, #0
   12908:	ldrd	r6, [sp, #8]
   1290c:	ldrd	r8, [sp, #16]
   12910:	ldr	sl, [sp, #24]
   12914:	add	sp, sp, #28
   12918:	pop	{pc}		; (ldr pc, [sp], #4)
   1291c:	ldr	r0, [r4]
   12920:	ldr	r2, [r4, #12]
   12924:	sub	r3, r2, r3
   12928:	add	r1, r3, r3, lsl #1
   1292c:	str	r3, [r4, #12]
   12930:	lsl	r1, r1, #2
   12934:	bl	11a6c <realloc@plt>
   12938:	str	r0, [r4]
   1293c:	mov	r0, r4
   12940:	bl	134b8 <table_get_row_length@@Base>
   12944:	subs	r8, r0, #0
   12948:	ble	128ec <table_remove_column@@Base+0x10c>
   1294c:	mov	r1, r6
   12950:	mov	r0, r4
   12954:	bl	134c0 <table_get_row_ptr@@Base>
   12958:	ldr	r1, [r4, #12]
   1295c:	mov	r7, r0
   12960:	add	r6, r6, #1
   12964:	ldr	r0, [r0]
   12968:	lsl	r1, r1, #2
   1296c:	bl	11a6c <realloc@plt>
   12970:	cmp	r8, r6
   12974:	str	r0, [r7]
   12978:	bne	1294c <table_remove_column@@Base+0x16c>
   1297c:	b	128ec <table_remove_column@@Base+0x10c>

00012980 <table_get_column_data_type@@Base>:
   12980:	str	r4, [sp, #-8]!
   12984:	str	lr, [sp, #4]
   12988:	bl	125fc <table_get_col_ptr@@Base>
   1298c:	ldr	r4, [sp]
   12990:	add	sp, sp, #4
   12994:	ldr	r0, [r0, #4]
   12998:	pop	{pc}		; (ldr pc, [sp], #4)

0001299c <table_get_column_name@@Base>:
   1299c:	str	r4, [sp, #-8]!
   129a0:	str	lr, [sp, #4]
   129a4:	bl	125fc <table_get_col_ptr@@Base>
   129a8:	ldr	r4, [sp]
   129ac:	add	sp, sp, #4
   129b0:	ldr	r0, [r0]
   129b4:	pop	{pc}		; (ldr pc, [sp], #4)

000129b8 <table_get_column@@Base>:
   129b8:	strd	r4, [sp, #-24]!	; 0xffffffe8
   129bc:	mov	r5, r0
   129c0:	strd	r6, [sp, #8]
   129c4:	mov	r6, r1
   129c8:	str	r8, [sp, #16]
   129cc:	str	lr, [sp, #20]
   129d0:	bl	125f4 <table_get_column_length@@Base>
   129d4:	subs	r7, r0, #0
   129d8:	ble	12a24 <table_get_column@@Base+0x6c>
   129dc:	mov	r4, #0
   129e0:	b	129f0 <table_get_column@@Base+0x38>
   129e4:	add	r4, r4, #1
   129e8:	cmp	r7, r4
   129ec:	beq	12a30 <table_get_column@@Base+0x78>
   129f0:	mov	r1, r4
   129f4:	mov	r0, r5
   129f8:	bl	1299c <table_get_column_name@@Base>
   129fc:	mov	r1, r6
   12a00:	bl	11a48 <strcmp@plt>
   12a04:	cmp	r0, #0
   12a08:	bne	129e4 <table_get_column@@Base+0x2c>
   12a0c:	mov	r0, r4
   12a10:	ldrd	r4, [sp]
   12a14:	ldrd	r6, [sp, #8]
   12a18:	ldr	r8, [sp, #16]
   12a1c:	add	sp, sp, #20
   12a20:	pop	{pc}		; (ldr pc, [sp], #4)
   12a24:	mvneq	r4, #0
   12a28:	movne	r4, #0
   12a2c:	b	12a0c <table_get_column@@Base+0x54>
   12a30:	mvn	r4, #0
   12a34:	b	12a0c <table_get_column@@Base+0x54>

00012a38 <table_get_column_compare_function@@Base>:
   12a38:	str	r4, [sp, #-8]!
   12a3c:	str	lr, [sp, #4]
   12a40:	bl	125fc <table_get_col_ptr@@Base>
   12a44:	ldr	r4, [sp]
   12a48:	add	sp, sp, #4
   12a4c:	ldr	r0, [r0, #8]
   12a50:	pop	{pc}		; (ldr pc, [sp], #4)

00012a54 <table_set_column_compare_function@@Base>:
   12a54:	str	r4, [sp, #-8]!
   12a58:	mov	r4, r2
   12a5c:	str	lr, [sp, #4]
   12a60:	bl	125fc <table_get_col_ptr@@Base>
   12a64:	str	r4, [r0, #8]
   12a68:	ldr	r4, [sp]
   12a6c:	add	sp, sp, #4
   12a70:	pop	{pc}		; (ldr pc, [sp], #4)

00012a74 <table_compare_ptr@@Base>:
   12a74:	cmp	r0, r1
   12a78:	bhi	12a88 <table_compare_ptr@@Base+0x14>
   12a7c:	mvncc	r0, #0
   12a80:	movcs	r0, #0
   12a84:	bx	lr
   12a88:	mov	r0, #1
   12a8c:	bx	lr

00012a90 <table_compare_string@@Base>:
   12a90:	cmp	r0, #0
   12a94:	beq	12aa4 <table_compare_string@@Base+0x14>
   12a98:	cmp	r1, #0
   12a9c:	beq	12ab4 <table_compare_string@@Base+0x24>
   12aa0:	b	11a48 <strcmp@plt>
   12aa4:	adds	r0, r1, #0
   12aa8:	movne	r0, #1
   12aac:	rsb	r0, r0, #0
   12ab0:	bx	lr
   12ab4:	mov	r0, #1
   12ab8:	bx	lr

00012abc <table_compare_bool@@Base>:
   12abc:	cmp	r0, #0
   12ac0:	beq	12af0 <table_compare_bool@@Base+0x34>
   12ac4:	cmp	r1, #0
   12ac8:	beq	12ae8 <table_compare_bool@@Base+0x2c>
   12acc:	ldrb	r2, [r0]
   12ad0:	ldrb	r3, [r1]
   12ad4:	cmp	r2, r3
   12ad8:	bhi	12ae8 <table_compare_bool@@Base+0x2c>
   12adc:	mvncc	r0, #0
   12ae0:	movcs	r0, #0
   12ae4:	bx	lr
   12ae8:	mov	r0, #1
   12aec:	bx	lr
   12af0:	adds	r1, r1, #0
   12af4:	movne	r1, #1
   12af8:	rsb	r0, r1, #0
   12afc:	bx	lr

00012b00 <table_compare_int32@@Base>:
   12b00:	cmp	r0, #0
   12b04:	beq	12b34 <table_compare_int32@@Base+0x34>
   12b08:	cmp	r1, #0
   12b0c:	beq	12b2c <table_compare_int32@@Base+0x2c>
   12b10:	ldr	r2, [r0]
   12b14:	ldr	r3, [r1]
   12b18:	cmp	r2, r3
   12b1c:	bgt	12b2c <table_compare_int32@@Base+0x2c>
   12b20:	mvnlt	r0, #0
   12b24:	movge	r0, #0
   12b28:	bx	lr
   12b2c:	mov	r0, #1
   12b30:	bx	lr
   12b34:	adds	r1, r1, #0
   12b38:	movne	r1, #1
   12b3c:	rsb	r0, r1, #0
   12b40:	bx	lr

00012b44 <table_compare_uint32@@Base>:
   12b44:	cmp	r0, #0
   12b48:	beq	12b78 <table_compare_uint32@@Base+0x34>
   12b4c:	cmp	r1, #0
   12b50:	beq	12b70 <table_compare_uint32@@Base+0x2c>
   12b54:	ldr	r2, [r0]
   12b58:	ldr	r3, [r1]
   12b5c:	cmp	r2, r3
   12b60:	bhi	12b70 <table_compare_uint32@@Base+0x2c>
   12b64:	mvncc	r0, #0
   12b68:	movcs	r0, #0
   12b6c:	bx	lr
   12b70:	mov	r0, #1
   12b74:	bx	lr
   12b78:	adds	r1, r1, #0
   12b7c:	movne	r1, #1
   12b80:	rsb	r0, r1, #0
   12b84:	bx	lr

00012b88 <table_compare_int8@@Base>:
   12b88:	cmp	r0, #0
   12b8c:	beq	12bbc <table_compare_int8@@Base+0x34>
   12b90:	cmp	r1, #0
   12b94:	beq	12bb4 <table_compare_int8@@Base+0x2c>
   12b98:	ldrsb	r2, [r0]
   12b9c:	ldrsb	r3, [r1]
   12ba0:	cmp	r2, r3
   12ba4:	bgt	12bb4 <table_compare_int8@@Base+0x2c>
   12ba8:	mvnlt	r0, #0
   12bac:	movge	r0, #0
   12bb0:	bx	lr
   12bb4:	mov	r0, #1
   12bb8:	bx	lr
   12bbc:	adds	r1, r1, #0
   12bc0:	movne	r1, #1
   12bc4:	rsb	r0, r1, #0
   12bc8:	bx	lr

00012bcc <table_compare_char@@Base>:
   12bcc:	cmp	r0, #0
   12bd0:	beq	12c00 <table_compare_char@@Base+0x34>
   12bd4:	cmp	r1, #0
   12bd8:	beq	12bf8 <table_compare_char@@Base+0x2c>
   12bdc:	ldrb	r2, [r0]
   12be0:	ldrb	r3, [r1]
   12be4:	cmp	r2, r3
   12be8:	bhi	12bf8 <table_compare_char@@Base+0x2c>
   12bec:	mvncc	r0, #0
   12bf0:	movcs	r0, #0
   12bf4:	bx	lr
   12bf8:	mov	r0, #1
   12bfc:	bx	lr
   12c00:	adds	r1, r1, #0
   12c04:	movne	r1, #1
   12c08:	rsb	r0, r1, #0
   12c0c:	bx	lr

00012c10 <table_compare_short@@Base>:
   12c10:	cmp	r0, #0
   12c14:	beq	12c44 <table_compare_short@@Base+0x34>
   12c18:	cmp	r1, #0
   12c1c:	beq	12c3c <table_compare_short@@Base+0x2c>
   12c20:	ldrsh	r2, [r0]
   12c24:	ldrsh	r3, [r1]
   12c28:	cmp	r2, r3
   12c2c:	bgt	12c3c <table_compare_short@@Base+0x2c>
   12c30:	mvnlt	r0, #0
   12c34:	movge	r0, #0
   12c38:	bx	lr
   12c3c:	mov	r0, #1
   12c40:	bx	lr
   12c44:	adds	r1, r1, #0
   12c48:	movne	r1, #1
   12c4c:	rsb	r0, r1, #0
   12c50:	bx	lr

00012c54 <table_compare_ushort@@Base>:
   12c54:	cmp	r0, #0
   12c58:	beq	12c88 <table_compare_ushort@@Base+0x34>
   12c5c:	cmp	r1, #0
   12c60:	beq	12c80 <table_compare_ushort@@Base+0x2c>
   12c64:	ldrh	r2, [r0]
   12c68:	ldrh	r3, [r1]
   12c6c:	cmp	r2, r3
   12c70:	bhi	12c80 <table_compare_ushort@@Base+0x2c>
   12c74:	mvncc	r0, #0
   12c78:	movcs	r0, #0
   12c7c:	bx	lr
   12c80:	mov	r0, #1
   12c84:	bx	lr
   12c88:	adds	r1, r1, #0
   12c8c:	movne	r1, #1
   12c90:	rsb	r0, r1, #0
   12c94:	bx	lr

00012c98 <table_compare_llong@@Base>:
   12c98:	cmp	r0, #0
   12c9c:	beq	12ce0 <table_compare_llong@@Base+0x48>
   12ca0:	cmp	r1, #0
   12ca4:	beq	12cf0 <table_compare_llong@@Base+0x58>
   12ca8:	strd	r4, [sp, #-8]!
   12cac:	ldrd	r2, [r1]
   12cb0:	ldrd	r4, [r0]
   12cb4:	cmp	r2, r4
   12cb8:	sbcs	r1, r3, r5
   12cbc:	movlt	r0, #1
   12cc0:	blt	12cd4 <table_compare_llong@@Base+0x3c>
   12cc4:	cmp	r4, r2
   12cc8:	sbcs	r3, r5, r3
   12ccc:	mvnlt	r0, #0
   12cd0:	movge	r0, #0
   12cd4:	ldrd	r4, [sp]
   12cd8:	add	sp, sp, #8
   12cdc:	bx	lr
   12ce0:	adds	r1, r1, #0
   12ce4:	movne	r1, #1
   12ce8:	rsb	r0, r1, #0
   12cec:	bx	lr
   12cf0:	mov	r0, #1
   12cf4:	bx	lr

00012cf8 <table_compare_uint64@@Base>:
   12cf8:	cmp	r0, #0
   12cfc:	beq	12d38 <table_compare_uint64@@Base+0x40>
   12d00:	cmp	r1, #0
   12d04:	beq	12d48 <table_compare_uint64@@Base+0x50>
   12d08:	strd	r4, [sp, #-8]!
   12d0c:	ldrd	r2, [r1]
   12d10:	ldrd	r4, [r0]
   12d14:	cmp	r5, r3
   12d18:	cmpeq	r4, r2
   12d1c:	movhi	r0, #1
   12d20:	bhi	12d2c <table_compare_uint64@@Base+0x34>
   12d24:	mvncc	r0, #0
   12d28:	movcs	r0, #0
   12d2c:	ldrd	r4, [sp]
   12d30:	add	sp, sp, #8
   12d34:	bx	lr
   12d38:	adds	r1, r1, #0
   12d3c:	movne	r1, #1
   12d40:	rsb	r0, r1, #0
   12d44:	bx	lr
   12d48:	mov	r0, #1
   12d4c:	bx	lr

00012d50 <table_compare_long@@Base>:
   12d50:	cmp	r0, #0
   12d54:	beq	12d84 <table_compare_long@@Base+0x34>
   12d58:	cmp	r1, #0
   12d5c:	beq	12d7c <table_compare_long@@Base+0x2c>
   12d60:	ldr	r2, [r0]
   12d64:	ldr	r3, [r1]
   12d68:	cmp	r2, r3
   12d6c:	bgt	12d7c <table_compare_long@@Base+0x2c>
   12d70:	mvnlt	r0, #0
   12d74:	movge	r0, #0
   12d78:	bx	lr
   12d7c:	mov	r0, #1
   12d80:	bx	lr
   12d84:	adds	r1, r1, #0
   12d88:	movne	r1, #1
   12d8c:	rsb	r0, r1, #0
   12d90:	bx	lr

00012d94 <table_compare_ullong@@Base>:
   12d94:	cmp	r0, #0
   12d98:	beq	12dc8 <table_compare_ullong@@Base+0x34>
   12d9c:	cmp	r1, #0
   12da0:	beq	12dc0 <table_compare_ullong@@Base+0x2c>
   12da4:	ldr	r2, [r0]
   12da8:	ldr	r3, [r1]
   12dac:	cmp	r2, r3
   12db0:	bhi	12dc0 <table_compare_ullong@@Base+0x2c>
   12db4:	mvncc	r0, #0
   12db8:	movcs	r0, #0
   12dbc:	bx	lr
   12dc0:	mov	r0, #1
   12dc4:	bx	lr
   12dc8:	adds	r1, r1, #0
   12dcc:	movne	r1, #1
   12dd0:	rsb	r0, r1, #0
   12dd4:	bx	lr

00012dd8 <table_compare_float@@Base>:
   12dd8:	cmp	r0, #0
   12ddc:	beq	12e10 <table_compare_float@@Base+0x38>
   12de0:	cmp	r1, #0
   12de4:	beq	12e08 <table_compare_float@@Base+0x30>
   12de8:	vldr	s14, [r0]
   12dec:	vldr	s15, [r1]
   12df0:	vcmpe.f32	s14, s15
   12df4:	vmrs	APSR_nzcv, fpscr
   12df8:	bgt	12e08 <table_compare_float@@Base+0x30>
   12dfc:	mvnmi	r0, #0
   12e00:	movpl	r0, #0
   12e04:	bx	lr
   12e08:	mov	r0, #1
   12e0c:	bx	lr
   12e10:	adds	r1, r1, #0
   12e14:	movne	r1, #1
   12e18:	rsb	r0, r1, #0
   12e1c:	bx	lr

00012e20 <table_compare_double@@Base>:
   12e20:	cmp	r0, #0
   12e24:	beq	12e58 <table_compare_double@@Base+0x38>
   12e28:	cmp	r1, #0
   12e2c:	beq	12e50 <table_compare_double@@Base+0x30>
   12e30:	vldr	d6, [r0]
   12e34:	vldr	d7, [r1]
   12e38:	vcmpe.f64	d6, d7
   12e3c:	vmrs	APSR_nzcv, fpscr
   12e40:	bgt	12e50 <table_compare_double@@Base+0x30>
   12e44:	mvnmi	r0, #0
   12e48:	movpl	r0, #0
   12e4c:	bx	lr
   12e50:	mov	r0, #1
   12e54:	bx	lr
   12e58:	adds	r1, r1, #0
   12e5c:	movne	r1, #1
   12e60:	rsb	r0, r1, #0
   12e64:	bx	lr

00012e68 <table_compare_ldouble@@Base>:
   12e68:	cmp	r0, #0
   12e6c:	beq	12ea0 <table_compare_ldouble@@Base+0x38>
   12e70:	cmp	r1, #0
   12e74:	beq	12e98 <table_compare_ldouble@@Base+0x30>
   12e78:	vldr	d6, [r0]
   12e7c:	vldr	d7, [r1]
   12e80:	vcmpe.f64	d6, d7
   12e84:	vmrs	APSR_nzcv, fpscr
   12e88:	bgt	12e98 <table_compare_ldouble@@Base+0x30>
   12e8c:	mvnmi	r0, #0
   12e90:	movpl	r0, #0
   12e94:	bx	lr
   12e98:	mov	r0, #1
   12e9c:	bx	lr
   12ea0:	adds	r1, r1, #0
   12ea4:	movne	r1, #1
   12ea8:	rsb	r0, r1, #0
   12eac:	bx	lr

00012eb0 <table_compare_uchar@@Base>:
   12eb0:	cmp	r0, #0
   12eb4:	beq	12ee4 <table_compare_uchar@@Base+0x34>
   12eb8:	cmp	r1, #0
   12ebc:	beq	12edc <table_compare_uchar@@Base+0x2c>
   12ec0:	ldrb	r2, [r0]
   12ec4:	ldrb	r3, [r1]
   12ec8:	cmp	r2, r3
   12ecc:	bhi	12edc <table_compare_uchar@@Base+0x2c>
   12ed0:	mvncc	r0, #0
   12ed4:	movcs	r0, #0
   12ed8:	bx	lr
   12edc:	mov	r0, #1
   12ee0:	bx	lr
   12ee4:	adds	r1, r1, #0
   12ee8:	movne	r1, #1
   12eec:	rsb	r0, r1, #0
   12ef0:	bx	lr

00012ef4 <table_compare_int@@Base>:
   12ef4:	cmp	r0, #0
   12ef8:	beq	12f28 <table_compare_int@@Base+0x34>
   12efc:	cmp	r1, #0
   12f00:	beq	12f20 <table_compare_int@@Base+0x2c>
   12f04:	ldr	r2, [r0]
   12f08:	ldr	r3, [r1]
   12f0c:	cmp	r2, r3
   12f10:	bgt	12f20 <table_compare_int@@Base+0x2c>
   12f14:	mvnlt	r0, #0
   12f18:	movge	r0, #0
   12f1c:	bx	lr
   12f20:	mov	r0, #1
   12f24:	bx	lr
   12f28:	adds	r1, r1, #0
   12f2c:	movne	r1, #1
   12f30:	rsb	r0, r1, #0
   12f34:	bx	lr

00012f38 <table_compare_uint@@Base>:
   12f38:	cmp	r0, #0
   12f3c:	beq	12f6c <table_compare_uint@@Base+0x34>
   12f40:	cmp	r1, #0
   12f44:	beq	12f64 <table_compare_uint@@Base+0x2c>
   12f48:	ldr	r2, [r0]
   12f4c:	ldr	r3, [r1]
   12f50:	cmp	r2, r3
   12f54:	bhi	12f64 <table_compare_uint@@Base+0x2c>
   12f58:	mvncc	r0, #0
   12f5c:	movcs	r0, #0
   12f60:	bx	lr
   12f64:	mov	r0, #1
   12f68:	bx	lr
   12f6c:	adds	r1, r1, #0
   12f70:	movne	r1, #1
   12f74:	rsb	r0, r1, #0
   12f78:	bx	lr

00012f7c <table_compare_uint8@@Base>:
   12f7c:	cmp	r0, #0
   12f80:	beq	12fb0 <table_compare_uint8@@Base+0x34>
   12f84:	cmp	r1, #0
   12f88:	beq	12fa8 <table_compare_uint8@@Base+0x2c>
   12f8c:	ldrb	r2, [r0]
   12f90:	ldrb	r3, [r1]
   12f94:	cmp	r2, r3
   12f98:	bhi	12fa8 <table_compare_uint8@@Base+0x2c>
   12f9c:	mvncc	r0, #0
   12fa0:	movcs	r0, #0
   12fa4:	bx	lr
   12fa8:	mov	r0, #1
   12fac:	bx	lr
   12fb0:	adds	r1, r1, #0
   12fb4:	movne	r1, #1
   12fb8:	rsb	r0, r1, #0
   12fbc:	bx	lr

00012fc0 <table_compare_int16@@Base>:
   12fc0:	cmp	r0, #0
   12fc4:	beq	12ff4 <table_compare_int16@@Base+0x34>
   12fc8:	cmp	r1, #0
   12fcc:	beq	12fec <table_compare_int16@@Base+0x2c>
   12fd0:	ldrsh	r2, [r0]
   12fd4:	ldrsh	r3, [r1]
   12fd8:	cmp	r2, r3
   12fdc:	bgt	12fec <table_compare_int16@@Base+0x2c>
   12fe0:	mvnlt	r0, #0
   12fe4:	movge	r0, #0
   12fe8:	bx	lr
   12fec:	mov	r0, #1
   12ff0:	bx	lr
   12ff4:	adds	r1, r1, #0
   12ff8:	movne	r1, #1
   12ffc:	rsb	r0, r1, #0
   13000:	bx	lr

00013004 <table_compare_uint16@@Base>:
   13004:	cmp	r0, #0
   13008:	beq	13038 <table_compare_uint16@@Base+0x34>
   1300c:	cmp	r1, #0
   13010:	beq	13030 <table_compare_uint16@@Base+0x2c>
   13014:	ldrh	r2, [r0]
   13018:	ldrh	r3, [r1]
   1301c:	cmp	r2, r3
   13020:	bhi	13030 <table_compare_uint16@@Base+0x2c>
   13024:	mvncc	r0, #0
   13028:	movcs	r0, #0
   1302c:	bx	lr
   13030:	mov	r0, #1
   13034:	bx	lr
   13038:	adds	r1, r1, #0
   1303c:	movne	r1, #1
   13040:	rsb	r0, r1, #0
   13044:	bx	lr

00013048 <table_compare_ulong@@Base>:
   13048:	cmp	r0, #0
   1304c:	beq	1307c <table_compare_ulong@@Base+0x34>
   13050:	cmp	r1, #0
   13054:	beq	13074 <table_compare_ulong@@Base+0x2c>
   13058:	ldr	r2, [r0]
   1305c:	ldr	r3, [r1]
   13060:	cmp	r2, r3
   13064:	bhi	13074 <table_compare_ulong@@Base+0x2c>
   13068:	mvncc	r0, #0
   1306c:	movcs	r0, #0
   13070:	bx	lr
   13074:	mov	r0, #1
   13078:	bx	lr
   1307c:	adds	r1, r1, #0
   13080:	movne	r1, #1
   13084:	rsb	r0, r1, #0
   13088:	bx	lr

0001308c <table_compare_int64@@Base>:
   1308c:	cmp	r0, #0
   13090:	beq	130d4 <table_compare_int64@@Base+0x48>
   13094:	cmp	r1, #0
   13098:	beq	130e4 <table_compare_int64@@Base+0x58>
   1309c:	strd	r4, [sp, #-8]!
   130a0:	ldrd	r2, [r1]
   130a4:	ldrd	r4, [r0]
   130a8:	cmp	r2, r4
   130ac:	sbcs	r1, r3, r5
   130b0:	movlt	r0, #1
   130b4:	blt	130c8 <table_compare_int64@@Base+0x3c>
   130b8:	cmp	r4, r2
   130bc:	sbcs	r3, r5, r3
   130c0:	mvnlt	r0, #0
   130c4:	movge	r0, #0
   130c8:	ldrd	r4, [sp]
   130cc:	add	sp, sp, #8
   130d0:	bx	lr
   130d4:	adds	r1, r1, #0
   130d8:	movne	r1, #1
   130dc:	rsb	r0, r1, #0
   130e0:	bx	lr
   130e4:	mov	r0, #1
   130e8:	bx	lr

000130ec <table_get_default_compare_function_for_data_type@@Base>:
   130ec:	ldr	r3, [pc, #404]	; 13288 <table_get_default_compare_function_for_data_type@@Base+0x19c>
   130f0:	add	r3, pc, r3
   130f4:	cmp	r0, #23
   130f8:	addls	pc, pc, r0, lsl #2
   130fc:	b	13280 <table_get_default_compare_function_for_data_type@@Base+0x194>
   13100:	b	13274 <table_get_default_compare_function_for_data_type@@Base+0x188>
   13104:	b	13268 <table_get_default_compare_function_for_data_type@@Base+0x17c>
   13108:	b	1325c <table_get_default_compare_function_for_data_type@@Base+0x170>
   1310c:	b	13250 <table_get_default_compare_function_for_data_type@@Base+0x164>
   13110:	b	13244 <table_get_default_compare_function_for_data_type@@Base+0x158>
   13114:	b	13238 <table_get_default_compare_function_for_data_type@@Base+0x14c>
   13118:	b	1322c <table_get_default_compare_function_for_data_type@@Base+0x140>
   1311c:	b	13220 <table_get_default_compare_function_for_data_type@@Base+0x134>
   13120:	b	13214 <table_get_default_compare_function_for_data_type@@Base+0x128>
   13124:	b	13208 <table_get_default_compare_function_for_data_type@@Base+0x11c>
   13128:	b	131fc <table_get_default_compare_function_for_data_type@@Base+0x110>
   1312c:	b	131f0 <table_get_default_compare_function_for_data_type@@Base+0x104>
   13130:	b	131e4 <table_get_default_compare_function_for_data_type@@Base+0xf8>
   13134:	b	131d8 <table_get_default_compare_function_for_data_type@@Base+0xec>
   13138:	b	131cc <table_get_default_compare_function_for_data_type@@Base+0xe0>
   1313c:	b	131c0 <table_get_default_compare_function_for_data_type@@Base+0xd4>
   13140:	b	131b4 <table_get_default_compare_function_for_data_type@@Base+0xc8>
   13144:	b	131a8 <table_get_default_compare_function_for_data_type@@Base+0xbc>
   13148:	b	1319c <table_get_default_compare_function_for_data_type@@Base+0xb0>
   1314c:	b	13190 <table_get_default_compare_function_for_data_type@@Base+0xa4>
   13150:	b	13184 <table_get_default_compare_function_for_data_type@@Base+0x98>
   13154:	b	13178 <table_get_default_compare_function_for_data_type@@Base+0x8c>
   13158:	b	1316c <table_get_default_compare_function_for_data_type@@Base+0x80>
   1315c:	b	13160 <table_get_default_compare_function_for_data_type@@Base+0x74>
   13160:	ldr	r2, [pc, #292]	; 1328c <table_get_default_compare_function_for_data_type@@Base+0x1a0>
   13164:	ldr	r0, [r3, r2]
   13168:	bx	lr
   1316c:	ldr	r2, [pc, #284]	; 13290 <table_get_default_compare_function_for_data_type@@Base+0x1a4>
   13170:	ldr	r0, [r3, r2]
   13174:	bx	lr
   13178:	ldr	r2, [pc, #276]	; 13294 <table_get_default_compare_function_for_data_type@@Base+0x1a8>
   1317c:	ldr	r0, [r3, r2]
   13180:	bx	lr
   13184:	ldr	r2, [pc, #268]	; 13298 <table_get_default_compare_function_for_data_type@@Base+0x1ac>
   13188:	ldr	r0, [r3, r2]
   1318c:	bx	lr
   13190:	ldr	r2, [pc, #260]	; 1329c <table_get_default_compare_function_for_data_type@@Base+0x1b0>
   13194:	ldr	r0, [r3, r2]
   13198:	bx	lr
   1319c:	ldr	r2, [pc, #252]	; 132a0 <table_get_default_compare_function_for_data_type@@Base+0x1b4>
   131a0:	ldr	r0, [r3, r2]
   131a4:	bx	lr
   131a8:	ldr	r2, [pc, #244]	; 132a4 <table_get_default_compare_function_for_data_type@@Base+0x1b8>
   131ac:	ldr	r0, [r3, r2]
   131b0:	bx	lr
   131b4:	ldr	r2, [pc, #236]	; 132a8 <table_get_default_compare_function_for_data_type@@Base+0x1bc>
   131b8:	ldr	r0, [r3, r2]
   131bc:	bx	lr
   131c0:	ldr	r2, [pc, #228]	; 132ac <table_get_default_compare_function_for_data_type@@Base+0x1c0>
   131c4:	ldr	r0, [r3, r2]
   131c8:	bx	lr
   131cc:	ldr	r2, [pc, #220]	; 132b0 <table_get_default_compare_function_for_data_type@@Base+0x1c4>
   131d0:	ldr	r0, [r3, r2]
   131d4:	bx	lr
   131d8:	ldr	r2, [pc, #212]	; 132b4 <table_get_default_compare_function_for_data_type@@Base+0x1c8>
   131dc:	ldr	r0, [r3, r2]
   131e0:	bx	lr
   131e4:	ldr	r2, [pc, #204]	; 132b8 <table_get_default_compare_function_for_data_type@@Base+0x1cc>
   131e8:	ldr	r0, [r3, r2]
   131ec:	bx	lr
   131f0:	ldr	r2, [pc, #196]	; 132bc <table_get_default_compare_function_for_data_type@@Base+0x1d0>
   131f4:	ldr	r0, [r3, r2]
   131f8:	bx	lr
   131fc:	ldr	r2, [pc, #188]	; 132c0 <table_get_default_compare_function_for_data_type@@Base+0x1d4>
   13200:	ldr	r0, [r3, r2]
   13204:	bx	lr
   13208:	ldr	r2, [pc, #180]	; 132c4 <table_get_default_compare_function_for_data_type@@Base+0x1d8>
   1320c:	ldr	r0, [r3, r2]
   13210:	bx	lr
   13214:	ldr	r2, [pc, #172]	; 132c8 <table_get_default_compare_function_for_data_type@@Base+0x1dc>
   13218:	ldr	r0, [r3, r2]
   1321c:	bx	lr
   13220:	ldr	r2, [pc, #164]	; 132cc <table_get_default_compare_function_for_data_type@@Base+0x1e0>
   13224:	ldr	r0, [r3, r2]
   13228:	bx	lr
   1322c:	ldr	r2, [pc, #156]	; 132d0 <table_get_default_compare_function_for_data_type@@Base+0x1e4>
   13230:	ldr	r0, [r3, r2]
   13234:	bx	lr
   13238:	ldr	r2, [pc, #148]	; 132d4 <table_get_default_compare_function_for_data_type@@Base+0x1e8>
   1323c:	ldr	r0, [r3, r2]
   13240:	bx	lr
   13244:	ldr	r2, [pc, #140]	; 132d8 <table_get_default_compare_function_for_data_type@@Base+0x1ec>
   13248:	ldr	r0, [r3, r2]
   1324c:	bx	lr
   13250:	ldr	r2, [pc, #132]	; 132dc <table_get_default_compare_function_for_data_type@@Base+0x1f0>
   13254:	ldr	r0, [r3, r2]
   13258:	bx	lr
   1325c:	ldr	r2, [pc, #124]	; 132e0 <table_get_default_compare_function_for_data_type@@Base+0x1f4>
   13260:	ldr	r0, [r3, r2]
   13264:	bx	lr
   13268:	ldr	r2, [pc, #116]	; 132e4 <table_get_default_compare_function_for_data_type@@Base+0x1f8>
   1326c:	ldr	r0, [r3, r2]
   13270:	bx	lr
   13274:	ldr	r2, [pc, #108]	; 132e8 <table_get_default_compare_function_for_data_type@@Base+0x1fc>
   13278:	ldr	r0, [r3, r2]
   1327c:	bx	lr
   13280:	mov	r0, #0
   13284:	bx	lr
   13288:	andeq	r1, r1, r8, lsl #30
   1328c:	andeq	r0, r0, r8, rrx
   13290:	andeq	r0, r0, r4, asr #32
   13294:	muleq	r0, r0, r0
   13298:	muleq	r0, r8, r0
   1329c:	andeq	r0, r0, r8, asr #32
   132a0:	andeq	r0, r0, r0, asr #32
   132a4:	andeq	r0, r0, ip, asr #32
   132a8:	andeq	r0, r0, r0, asr r0
   132ac:	andeq	r0, r0, r0, lsl #1
   132b0:	andeq	r0, r0, r8, ror r0
   132b4:	andeq	r0, r0, ip, ror r0
   132b8:	andeq	r0, r0, r4, ror r0
   132bc:	andeq	r0, r0, r4, asr r0
   132c0:	andeq	r0, r0, ip, asr r0
   132c4:	andeq	r0, r0, ip, rrx
   132c8:	muleq	r0, r4, r0
   132cc:	andeq	r0, r0, r8, lsl #1
   132d0:	andeq	r0, r0, r0, ror r0
   132d4:	andeq	r0, r0, r8, asr r0
   132d8:	andeq	r0, r0, ip, lsl #1
   132dc:	andeq	r0, r0, r4, lsl #1
   132e0:	andeq	r0, r0, ip, lsr r0
   132e4:	muleq	r0, ip, r0
   132e8:	andeq	r0, r0, r4, rrx

000132ec <table_get@@Base>:
   132ec:	str	r4, [sp, #-8]!
   132f0:	str	lr, [sp, #4]
   132f4:	bl	14a48 <table_get_cell_ptr@@Base>
   132f8:	ldr	r4, [sp]
   132fc:	add	sp, sp, #4
   13300:	ldr	r0, [r0]
   13304:	pop	{pc}		; (ldr pc, [sp], #4)

00013308 <table_get_bool@@Base>:
   13308:	str	r4, [sp, #-8]!
   1330c:	str	lr, [sp, #4]
   13310:	bl	132ec <table_get@@Base>
   13314:	ldr	r4, [sp]
   13318:	add	sp, sp, #4
   1331c:	ldrb	r0, [r0]
   13320:	pop	{pc}		; (ldr pc, [sp], #4)

00013324 <table_get_int@@Base>:
   13324:	str	r4, [sp, #-8]!
   13328:	str	lr, [sp, #4]
   1332c:	bl	132ec <table_get@@Base>
   13330:	ldr	r4, [sp]
   13334:	add	sp, sp, #4
   13338:	ldr	r0, [r0]
   1333c:	pop	{pc}		; (ldr pc, [sp], #4)

00013340 <table_get_uint@@Base>:
   13340:	str	r4, [sp, #-8]!
   13344:	str	lr, [sp, #4]
   13348:	bl	132ec <table_get@@Base>
   1334c:	ldr	r4, [sp]
   13350:	add	sp, sp, #4
   13354:	ldr	r0, [r0]
   13358:	pop	{pc}		; (ldr pc, [sp], #4)

0001335c <table_get_int8@@Base>:
   1335c:	str	r4, [sp, #-8]!
   13360:	str	lr, [sp, #4]
   13364:	bl	132ec <table_get@@Base>
   13368:	ldr	r4, [sp]
   1336c:	add	sp, sp, #4
   13370:	ldrsb	r0, [r0]
   13374:	pop	{pc}		; (ldr pc, [sp], #4)

00013378 <table_get_uint8@@Base>:
   13378:	str	r4, [sp, #-8]!
   1337c:	str	lr, [sp, #4]
   13380:	bl	132ec <table_get@@Base>
   13384:	ldr	r4, [sp]
   13388:	add	sp, sp, #4
   1338c:	ldrb	r0, [r0]
   13390:	pop	{pc}		; (ldr pc, [sp], #4)

00013394 <table_get_int16@@Base>:
   13394:	str	r4, [sp, #-8]!
   13398:	str	lr, [sp, #4]
   1339c:	bl	132ec <table_get@@Base>
   133a0:	ldr	r4, [sp]
   133a4:	add	sp, sp, #4
   133a8:	ldrsh	r0, [r0]
   133ac:	pop	{pc}		; (ldr pc, [sp], #4)

000133b0 <table_get_uint16@@Base>:
   133b0:	str	r4, [sp, #-8]!
   133b4:	str	lr, [sp, #4]
   133b8:	bl	132ec <table_get@@Base>
   133bc:	ldr	r4, [sp]
   133c0:	add	sp, sp, #4
   133c4:	ldrh	r0, [r0]
   133c8:	pop	{pc}		; (ldr pc, [sp], #4)

000133cc <table_get_int32@@Base>:
   133cc:	b	13324 <table_get_int@@Base>

000133d0 <table_get_uint32@@Base>:
   133d0:	b	13340 <table_get_uint@@Base>

000133d4 <table_get_int64@@Base>:
   133d4:	str	r4, [sp, #-8]!
   133d8:	str	lr, [sp, #4]
   133dc:	bl	132ec <table_get@@Base>
   133e0:	ldr	r4, [sp]
   133e4:	add	sp, sp, #4
   133e8:	ldrd	r0, [r0]
   133ec:	pop	{pc}		; (ldr pc, [sp], #4)

000133f0 <table_get_uint64@@Base>:
   133f0:	str	r4, [sp, #-8]!
   133f4:	str	lr, [sp, #4]
   133f8:	bl	132ec <table_get@@Base>
   133fc:	ldr	r4, [sp]
   13400:	add	sp, sp, #4
   13404:	ldrd	r0, [r0]
   13408:	pop	{pc}		; (ldr pc, [sp], #4)

0001340c <table_get_short@@Base>:
   1340c:	b	13394 <table_get_int16@@Base>

00013410 <table_get_ushort@@Base>:
   13410:	b	133b0 <table_get_uint16@@Base>

00013414 <table_get_long@@Base>:
   13414:	str	r4, [sp, #-8]!
   13418:	str	lr, [sp, #4]
   1341c:	bl	132ec <table_get@@Base>
   13420:	ldr	r4, [sp]
   13424:	add	sp, sp, #4
   13428:	ldr	r0, [r0]
   1342c:	pop	{pc}		; (ldr pc, [sp], #4)

00013430 <table_get_ulong@@Base>:
   13430:	str	r4, [sp, #-8]!
   13434:	str	lr, [sp, #4]
   13438:	bl	132ec <table_get@@Base>
   1343c:	ldr	r4, [sp]
   13440:	add	sp, sp, #4
   13444:	ldr	r0, [r0]
   13448:	pop	{pc}		; (ldr pc, [sp], #4)

0001344c <table_get_llong@@Base>:
   1344c:	b	133d4 <table_get_int64@@Base>

00013450 <table_get_ullong@@Base>:
   13450:	b	133f0 <table_get_uint64@@Base>

00013454 <table_get_float@@Base>:
   13454:	str	r4, [sp, #-8]!
   13458:	str	lr, [sp, #4]
   1345c:	bl	132ec <table_get@@Base>
   13460:	ldr	r4, [sp]
   13464:	add	sp, sp, #4
   13468:	vldr	s0, [r0]
   1346c:	pop	{pc}		; (ldr pc, [sp], #4)

00013470 <table_get_double@@Base>:
   13470:	str	r4, [sp, #-8]!
   13474:	str	lr, [sp, #4]
   13478:	bl	132ec <table_get@@Base>
   1347c:	ldr	r4, [sp]
   13480:	add	sp, sp, #4
   13484:	vldr	d0, [r0]
   13488:	pop	{pc}		; (ldr pc, [sp], #4)

0001348c <table_get_ldouble@@Base>:
   1348c:	str	r4, [sp, #-8]!
   13490:	str	lr, [sp, #4]
   13494:	bl	132ec <table_get@@Base>
   13498:	ldr	r4, [sp]
   1349c:	add	sp, sp, #4
   134a0:	vldr	d0, [r0]
   134a4:	pop	{pc}		; (ldr pc, [sp], #4)

000134a8 <table_get_char@@Base>:
   134a8:	b	13378 <table_get_uint8@@Base>

000134ac <table_get_uchar@@Base>:
   134ac:	b	13378 <table_get_uint8@@Base>

000134b0 <table_get_string@@Base>:
   134b0:	b	132ec <table_get@@Base>

000134b4 <table_get_ptr@@Base>:
   134b4:	b	132ec <table_get@@Base>

000134b8 <table_get_row_length@@Base>:
   134b8:	ldr	r0, [r0, #20]
   134bc:	bx	lr

000134c0 <table_get_row_ptr@@Base>:
   134c0:	ldr	r0, [r0, #16]
   134c4:	add	r0, r0, r1, lsl #2
   134c8:	bx	lr

000134cc <table_row_init@@Base>:
   134cc:	strd	r4, [sp, #-16]!
   134d0:	mov	r5, r0
   134d4:	str	r6, [sp, #8]
   134d8:	str	lr, [sp, #12]
   134dc:	bl	134c0 <table_get_row_ptr@@Base>
   134e0:	mov	r4, r0
   134e4:	ldr	r0, [r5, #12]
   134e8:	lsl	r0, r0, #2
   134ec:	bl	11a84 <malloc@plt>
   134f0:	ldr	r6, [sp, #8]
   134f4:	str	r0, [r4]
   134f8:	ldrd	r4, [sp]
   134fc:	add	sp, sp, #12
   13500:	pop	{pc}		; (ldr pc, [sp], #4)

00013504 <table_add_row@@Base>:
   13504:	strd	r4, [sp, #-24]!	; 0xffffffe8
   13508:	mov	r4, r0
   1350c:	strd	r6, [sp, #8]
   13510:	str	r8, [sp, #16]
   13514:	str	lr, [sp, #20]
   13518:	bl	134b8 <table_get_row_length@@Base>
   1351c:	ldr	r3, [r4, #24]
   13520:	udiv	r2, r0, r3
   13524:	mls	r0, r2, r3, r0
   13528:	cmp	r0, #0
   1352c:	beq	135b8 <table_add_row@@Base+0xb4>
   13530:	mov	r0, r4
   13534:	bl	134b8 <table_get_row_length@@Base>
   13538:	mov	r6, r0
   1353c:	mov	r0, r4
   13540:	bl	125f4 <table_get_column_length@@Base>
   13544:	mov	r7, r0
   13548:	mov	r1, r6
   1354c:	mov	r0, r4
   13550:	bl	134cc <table_row_init@@Base>
   13554:	cmp	r7, #0
   13558:	ble	1357c <table_add_row@@Base+0x78>
   1355c:	mov	r5, #0
   13560:	mov	r2, r5
   13564:	mov	r1, r6
   13568:	add	r5, r5, #1
   1356c:	mov	r0, r4
   13570:	bl	14a6c <table_cell_init@@Base>
   13574:	cmp	r7, r5
   13578:	bne	13560 <table_add_row@@Base+0x5c>
   1357c:	mov	r0, r4
   13580:	bl	134b8 <table_get_row_length@@Base>
   13584:	mov	r1, r0
   13588:	mov	r3, #2
   1358c:	mov	r0, r4
   13590:	mvn	r2, #0
   13594:	bl	12560 <table_notify@@Base>
   13598:	ldr	r0, [r4, #20]
   1359c:	ldrd	r6, [sp, #8]
   135a0:	ldr	r8, [sp, #16]
   135a4:	add	r3, r0, #1
   135a8:	str	r3, [r4, #20]
   135ac:	ldrd	r4, [sp]
   135b0:	add	sp, sp, #20
   135b4:	pop	{pc}		; (ldr pc, [sp], #4)
   135b8:	ldr	r0, [r4, #16]
   135bc:	ldr	r2, [r4, #28]
   135c0:	add	r3, r3, r2
   135c4:	lsl	r1, r3, #2
   135c8:	str	r3, [r4, #28]
   135cc:	bl	11a6c <realloc@plt>
   135d0:	str	r0, [r4, #16]
   135d4:	b	13530 <table_add_row@@Base+0x2c>

000135d8 <table_row_destroy@@Base>:
   135d8:	strd	r4, [sp, #-24]!	; 0xffffffe8
   135dc:	strd	r6, [sp, #8]
   135e0:	mov	r7, r1
   135e4:	mov	r6, r0
   135e8:	str	r8, [sp, #16]
   135ec:	str	lr, [sp, #20]
   135f0:	bl	125f4 <table_get_column_length@@Base>
   135f4:	mov	r5, r0
   135f8:	mov	r1, r7
   135fc:	mov	r0, r6
   13600:	bl	134c0 <table_get_row_ptr@@Base>
   13604:	cmp	r5, #0
   13608:	mov	r8, r0
   1360c:	ble	13630 <table_row_destroy@@Base+0x58>
   13610:	mov	r4, #0
   13614:	mov	r2, r4
   13618:	mov	r1, r7
   1361c:	add	r4, r4, #1
   13620:	mov	r0, r6
   13624:	bl	14a8c <table_cell_destroy@@Base>
   13628:	cmp	r5, r4
   1362c:	bne	13614 <table_row_destroy@@Base+0x3c>
   13630:	ldr	r0, [r8]
   13634:	cmp	r0, #0
   13638:	beq	13654 <table_row_destroy@@Base+0x7c>
   1363c:	ldrd	r4, [sp]
   13640:	ldrd	r6, [sp, #8]
   13644:	ldr	r8, [sp, #16]
   13648:	ldr	lr, [sp, #20]
   1364c:	add	sp, sp, #24
   13650:	b	11a60 <free@plt>
   13654:	ldrd	r4, [sp]
   13658:	ldrd	r6, [sp, #8]
   1365c:	ldr	r8, [sp, #16]
   13660:	add	sp, sp, #20
   13664:	pop	{pc}		; (ldr pc, [sp], #4)

00013668 <table_remove_row@@Base>:
   13668:	strd	r4, [sp, #-24]!	; 0xffffffe8
   1366c:	mov	r4, r0
   13670:	mov	r5, r1
   13674:	strd	r6, [sp, #8]
   13678:	str	r8, [sp, #16]
   1367c:	str	lr, [sp, #20]
   13680:	bl	134b8 <table_get_row_length@@Base>
   13684:	mov	r7, r0
   13688:	mov	r0, r4
   1368c:	bl	125f4 <table_get_column_length@@Base>
   13690:	subs	r8, r0, #0
   13694:	ble	136dc <table_remove_row@@Base+0x74>
   13698:	mov	r6, #0
   1369c:	mov	r1, r6
   136a0:	mov	r0, r4
   136a4:	bl	12980 <table_get_column_data_type@@Base>
   136a8:	cmp	r0, #23
   136ac:	mov	r2, r6
   136b0:	mov	r1, r5
   136b4:	add	r6, r6, #1
   136b8:	mov	r0, r4
   136bc:	beq	136d4 <table_remove_row@@Base+0x6c>
   136c0:	bl	14a48 <table_get_cell_ptr@@Base>
   136c4:	ldr	r3, [r0]
   136c8:	subs	r0, r3, #0
   136cc:	beq	136d4 <table_remove_row@@Base+0x6c>
   136d0:	bl	11a60 <free@plt>
   136d4:	cmp	r8, r6
   136d8:	bne	1369c <table_remove_row@@Base+0x34>
   136dc:	mov	r1, r5
   136e0:	mov	r0, r4
   136e4:	bl	134c0 <table_get_row_ptr@@Base>
   136e8:	ldr	r0, [r0]
   136ec:	cmp	r0, #0
   136f0:	beq	136f8 <table_remove_row@@Base+0x90>
   136f4:	bl	11a60 <free@plt>
   136f8:	sub	r0, r7, #1
   136fc:	cmp	r5, r0
   13700:	bge	1372c <table_remove_row@@Base+0xc4>
   13704:	lsl	r3, r5, #2
   13708:	mov	r2, r5
   1370c:	ldr	r1, [r4, #16]
   13710:	add	r2, r2, #1
   13714:	cmp	r2, r0
   13718:	add	ip, r1, r3
   1371c:	add	r3, r3, #4
   13720:	ldr	r1, [r1, r3]
   13724:	str	r1, [ip]
   13728:	bne	1370c <table_remove_row@@Base+0xa4>
   1372c:	ldr	r3, [r4, #20]
   13730:	mov	r0, r4
   13734:	sub	r3, r3, #1
   13738:	str	r3, [r4, #20]
   1373c:	bl	134b8 <table_get_row_length@@Base>
   13740:	ldr	r2, [r4, #24]
   13744:	udiv	r3, r0, r2
   13748:	mls	r0, r3, r2, r0
   1374c:	cmp	r0, #0
   13750:	beq	13780 <table_remove_row@@Base+0x118>
   13754:	mov	r0, r4
   13758:	mov	r1, r5
   1375c:	mov	r3, #4
   13760:	mvn	r2, #0
   13764:	bl	12560 <table_notify@@Base>
   13768:	ldrd	r4, [sp]
   1376c:	mov	r0, #0
   13770:	ldrd	r6, [sp, #8]
   13774:	ldr	r8, [sp, #16]
   13778:	add	sp, sp, #20
   1377c:	pop	{pc}		; (ldr pc, [sp], #4)
   13780:	ldr	r0, [r4, #16]
   13784:	ldr	r3, [r4, #28]
   13788:	sub	r2, r3, r2
   1378c:	lsl	r1, r2, #2
   13790:	str	r2, [r4, #28]
   13794:	bl	11a6c <realloc@plt>
   13798:	str	r0, [r4, #16]
   1379c:	b	13754 <table_remove_row@@Base+0xec>

000137a0 <table_set_row_ptr@@Base>:
   137a0:	ldr	r2, [r2]
   137a4:	ldr	r3, [r0, #16]
   137a8:	str	r2, [r3, r1, lsl #2]
   137ac:	bx	lr

000137b0 <table_set@@Base>:
   137b0:	strd	r4, [sp, #-32]!	; 0xffffffe0
   137b4:	mov	r5, r0
   137b8:	ldr	r4, [sp, #32]
   137bc:	strd	r6, [sp, #8]
   137c0:	mov	r6, r2
   137c4:	mov	r7, r3
   137c8:	strd	r8, [sp, #16]
   137cc:	mov	r9, r1
   137d0:	str	sl, [sp, #24]
   137d4:	str	lr, [sp, #28]
   137d8:	bl	14a48 <table_get_cell_ptr@@Base>
   137dc:	mov	r8, r0
   137e0:	mov	r1, r6
   137e4:	mov	r0, r5
   137e8:	bl	125fc <table_get_col_ptr@@Base>
   137ec:	cmp	r4, #23
   137f0:	addls	pc, pc, r4, lsl #2
   137f4:	b	13864 <table_set@@Base+0xb4>
   137f8:	b	13a1c <table_set@@Base+0x26c>
   137fc:	b	13a0c <table_set@@Base+0x25c>
   13800:	b	139fc <table_set@@Base+0x24c>
   13804:	b	139ec <table_set@@Base+0x23c>
   13808:	b	139dc <table_set@@Base+0x22c>
   1380c:	b	139b8 <table_set@@Base+0x208>
   13810:	b	139a8 <table_set@@Base+0x1f8>
   13814:	b	13998 <table_set@@Base+0x1e8>
   13818:	b	13a5c <table_set@@Base+0x2ac>
   1381c:	b	13a4c <table_set@@Base+0x29c>
   13820:	b	13a3c <table_set@@Base+0x28c>
   13824:	b	13a2c <table_set@@Base+0x27c>
   13828:	b	13a98 <table_set@@Base+0x2e8>
   1382c:	b	13a88 <table_set@@Base+0x2d8>
   13830:	b	13858 <table_set@@Base+0xa8>
   13834:	b	13988 <table_set@@Base+0x1d8>
   13838:	b	13964 <table_set@@Base+0x1b4>
   1383c:	b	13954 <table_set@@Base+0x1a4>
   13840:	b	13928 <table_set@@Base+0x178>
   13844:	b	13918 <table_set@@Base+0x168>
   13848:	b	13908 <table_set@@Base+0x158>
   1384c:	b	138d0 <table_set@@Base+0x120>
   13850:	b	138ac <table_set@@Base+0xfc>
   13854:	b	13880 <table_set@@Base+0xd0>
   13858:	ldr	r3, [r0, #4]
   1385c:	cmp	r3, #14
   13860:	beq	13934 <table_set@@Base+0x184>
   13864:	mvn	r0, #0
   13868:	ldrd	r4, [sp]
   1386c:	ldrd	r6, [sp, #8]
   13870:	ldrd	r8, [sp, #16]
   13874:	ldr	sl, [sp, #24]
   13878:	add	sp, sp, #28
   1387c:	pop	{pc}		; (ldr pc, [sp], #4)
   13880:	ldr	r3, [r0, #4]
   13884:	cmp	r3, #23
   13888:	bne	13864 <table_set@@Base+0xb4>
   1388c:	str	r7, [r8]
   13890:	mov	r0, r5
   13894:	mov	r2, r6
   13898:	mov	r1, r9
   1389c:	mov	r3, #1
   138a0:	bl	12560 <table_notify@@Base>
   138a4:	mov	r0, #0
   138a8:	b	13868 <table_set@@Base+0xb8>
   138ac:	ldr	r3, [r0, #4]
   138b0:	cmp	r3, #22
   138b4:	bne	13864 <table_set@@Base+0xb4>
   138b8:	ldr	r0, [r8]
   138bc:	cmp	r0, #0
   138c0:	beq	13ad8 <table_set@@Base+0x328>
   138c4:	ldrb	r3, [r7]
   138c8:	strb	r3, [r0]
   138cc:	b	13890 <table_set@@Base+0xe0>
   138d0:	ldr	r3, [r0, #4]
   138d4:	cmp	r3, #21
   138d8:	bne	13864 <table_set@@Base+0xb4>
   138dc:	mov	r0, r7
   138e0:	bl	11aa8 <strlen@plt>
   138e4:	add	r1, r0, #1
   138e8:	ldr	r0, [r8]
   138ec:	bl	11a6c <realloc@plt>
   138f0:	cmp	r0, #0
   138f4:	str	r0, [r8]
   138f8:	beq	13864 <table_set@@Base+0xb4>
   138fc:	mov	r1, r7
   13900:	bl	11a78 <strcpy@plt>
   13904:	b	13890 <table_set@@Base+0xe0>
   13908:	ldr	r3, [r0, #4]
   1390c:	cmp	r3, #20
   13910:	bne	13864 <table_set@@Base+0xb4>
   13914:	b	138b8 <table_set@@Base+0x108>
   13918:	ldr	r3, [r0, #4]
   1391c:	cmp	r3, #19
   13920:	bne	13864 <table_set@@Base+0xb4>
   13924:	b	138b8 <table_set@@Base+0x108>
   13928:	ldr	r3, [r0, #4]
   1392c:	cmp	r3, #18
   13930:	bne	13864 <table_set@@Base+0xb4>
   13934:	ldr	r0, [r8]
   13938:	cmp	r0, #0
   1393c:	beq	13af0 <table_set@@Base+0x340>
   13940:	ldr	r2, [r7]
   13944:	ldr	r3, [r7, #4]
   13948:	str	r2, [r0]
   1394c:	str	r3, [r0, #4]
   13950:	b	13890 <table_set@@Base+0xe0>
   13954:	ldr	r3, [r0, #4]
   13958:	cmp	r3, #17
   1395c:	bne	13864 <table_set@@Base+0xb4>
   13960:	b	13934 <table_set@@Base+0x184>
   13964:	ldr	r3, [r0, #4]
   13968:	cmp	r3, #16
   1396c:	bne	13864 <table_set@@Base+0xb4>
   13970:	ldr	r0, [r8]
   13974:	cmp	r0, #0
   13978:	beq	13aa8 <table_set@@Base+0x2f8>
   1397c:	ldr	r3, [r7]
   13980:	str	r3, [r0]
   13984:	b	13890 <table_set@@Base+0xe0>
   13988:	ldr	r3, [r0, #4]
   1398c:	cmp	r3, #15
   13990:	bne	13864 <table_set@@Base+0xb4>
   13994:	b	13934 <table_set@@Base+0x184>
   13998:	ldr	r3, [r0, #4]
   1399c:	cmp	r3, #7
   139a0:	beq	13970 <table_set@@Base+0x1c0>
   139a4:	b	13864 <table_set@@Base+0xb4>
   139a8:	ldr	r3, [r0, #4]
   139ac:	cmp	r3, #6
   139b0:	beq	13970 <table_set@@Base+0x1c0>
   139b4:	b	13864 <table_set@@Base+0xb4>
   139b8:	ldr	r3, [r0, #4]
   139bc:	cmp	r3, #5
   139c0:	bne	13864 <table_set@@Base+0xb4>
   139c4:	ldr	r0, [r8]
   139c8:	cmp	r0, #0
   139cc:	beq	13ac0 <table_set@@Base+0x310>
   139d0:	ldrh	r3, [r7]
   139d4:	strh	r3, [r0]
   139d8:	b	13890 <table_set@@Base+0xe0>
   139dc:	ldr	r3, [r0, #4]
   139e0:	cmp	r3, #4
   139e4:	beq	139c4 <table_set@@Base+0x214>
   139e8:	b	13864 <table_set@@Base+0xb4>
   139ec:	ldr	r3, [r0, #4]
   139f0:	cmp	r3, #3
   139f4:	beq	138b8 <table_set@@Base+0x108>
   139f8:	b	13864 <table_set@@Base+0xb4>
   139fc:	ldr	r3, [r0, #4]
   13a00:	cmp	r3, #2
   13a04:	beq	138b8 <table_set@@Base+0x108>
   13a08:	b	13864 <table_set@@Base+0xb4>
   13a0c:	ldr	r3, [r0, #4]
   13a10:	cmp	r3, #1
   13a14:	beq	13970 <table_set@@Base+0x1c0>
   13a18:	b	13864 <table_set@@Base+0xb4>
   13a1c:	ldr	r3, [r0, #4]
   13a20:	cmp	r3, #0
   13a24:	beq	13970 <table_set@@Base+0x1c0>
   13a28:	b	13864 <table_set@@Base+0xb4>
   13a2c:	ldr	r3, [r0, #4]
   13a30:	cmp	r3, #11
   13a34:	beq	139c4 <table_set@@Base+0x214>
   13a38:	b	13864 <table_set@@Base+0xb4>
   13a3c:	ldr	r3, [r0, #4]
   13a40:	cmp	r3, #10
   13a44:	beq	139c4 <table_set@@Base+0x214>
   13a48:	b	13864 <table_set@@Base+0xb4>
   13a4c:	ldr	r3, [r0, #4]
   13a50:	cmp	r3, #9
   13a54:	beq	13934 <table_set@@Base+0x184>
   13a58:	b	13864 <table_set@@Base+0xb4>
   13a5c:	ldr	r0, [r0, #4]
   13a60:	cmp	r0, #8
   13a64:	bne	13864 <table_set@@Base+0xb4>
   13a68:	ldr	r3, [r8]
   13a6c:	cmp	r3, #0
   13a70:	beq	13b08 <table_set@@Base+0x358>
   13a74:	ldr	r1, [r7]
   13a78:	ldr	r2, [r7, #4]
   13a7c:	str	r1, [r3]
   13a80:	str	r2, [r3, #4]
   13a84:	b	13890 <table_set@@Base+0xe0>
   13a88:	ldr	r3, [r0, #4]
   13a8c:	cmp	r3, #13
   13a90:	bne	13864 <table_set@@Base+0xb4>
   13a94:	b	13970 <table_set@@Base+0x1c0>
   13a98:	ldr	r3, [r0, #4]
   13a9c:	cmp	r3, #12
   13aa0:	bne	13864 <table_set@@Base+0xb4>
   13aa4:	b	13970 <table_set@@Base+0x1c0>
   13aa8:	mov	r0, #4
   13aac:	bl	11a84 <malloc@plt>
   13ab0:	cmp	r0, #0
   13ab4:	str	r0, [r8]
   13ab8:	bne	1397c <table_set@@Base+0x1cc>
   13abc:	b	13864 <table_set@@Base+0xb4>
   13ac0:	mov	r0, #2
   13ac4:	bl	11a84 <malloc@plt>
   13ac8:	cmp	r0, #0
   13acc:	str	r0, [r8]
   13ad0:	bne	139d0 <table_set@@Base+0x220>
   13ad4:	b	13864 <table_set@@Base+0xb4>
   13ad8:	mov	r0, #1
   13adc:	bl	11a84 <malloc@plt>
   13ae0:	cmp	r0, #0
   13ae4:	str	r0, [r8]
   13ae8:	bne	138c4 <table_set@@Base+0x114>
   13aec:	b	13864 <table_set@@Base+0xb4>
   13af0:	mov	r0, #8
   13af4:	bl	11a84 <malloc@plt>
   13af8:	cmp	r0, #0
   13afc:	str	r0, [r8]
   13b00:	bne	13940 <table_set@@Base+0x190>
   13b04:	b	13864 <table_set@@Base+0xb4>
   13b08:	bl	11a84 <malloc@plt>
   13b0c:	cmp	r0, #0
   13b10:	mov	r3, r0
   13b14:	str	r0, [r8]
   13b18:	bne	13a74 <table_set@@Base+0x2c4>
   13b1c:	b	13864 <table_set@@Base+0xb4>

00013b20 <table_set_bool@@Base>:
   13b20:	mov	ip, #22
   13b24:	push	{lr}		; (str lr, [sp, #-4]!)
   13b28:	sub	sp, sp, #20
   13b2c:	str	ip, [sp]
   13b30:	strb	r3, [sp, #15]
   13b34:	add	r3, sp, #15
   13b38:	bl	137b0 <table_set@@Base>
   13b3c:	add	sp, sp, #20
   13b40:	pop	{pc}		; (ldr pc, [sp], #4)

00013b44 <table_set_int@@Base>:
   13b44:	mov	ip, #0
   13b48:	push	{lr}		; (str lr, [sp, #-4]!)
   13b4c:	sub	sp, sp, #20
   13b50:	str	ip, [sp]
   13b54:	str	r3, [sp, #12]
   13b58:	add	r3, sp, #12
   13b5c:	bl	137b0 <table_set@@Base>
   13b60:	add	sp, sp, #20
   13b64:	pop	{pc}		; (ldr pc, [sp], #4)

00013b68 <table_set_uint@@Base>:
   13b68:	mov	ip, #1
   13b6c:	push	{lr}		; (str lr, [sp, #-4]!)
   13b70:	sub	sp, sp, #20
   13b74:	str	ip, [sp]
   13b78:	str	r3, [sp, #12]
   13b7c:	add	r3, sp, #12
   13b80:	bl	137b0 <table_set@@Base>
   13b84:	add	sp, sp, #20
   13b88:	pop	{pc}		; (ldr pc, [sp], #4)

00013b8c <table_set_int8@@Base>:
   13b8c:	mov	ip, #2
   13b90:	push	{lr}		; (str lr, [sp, #-4]!)
   13b94:	sub	sp, sp, #20
   13b98:	str	ip, [sp]
   13b9c:	strb	r3, [sp, #15]
   13ba0:	add	r3, sp, #15
   13ba4:	bl	137b0 <table_set@@Base>
   13ba8:	add	sp, sp, #20
   13bac:	pop	{pc}		; (ldr pc, [sp], #4)

00013bb0 <table_set_uint8@@Base>:
   13bb0:	mov	ip, #3
   13bb4:	push	{lr}		; (str lr, [sp, #-4]!)
   13bb8:	sub	sp, sp, #20
   13bbc:	str	ip, [sp]
   13bc0:	strb	r3, [sp, #15]
   13bc4:	add	r3, sp, #15
   13bc8:	bl	137b0 <table_set@@Base>
   13bcc:	add	sp, sp, #20
   13bd0:	pop	{pc}		; (ldr pc, [sp], #4)

00013bd4 <table_set_int16@@Base>:
   13bd4:	mov	ip, #4
   13bd8:	push	{lr}		; (str lr, [sp, #-4]!)
   13bdc:	sub	sp, sp, #20
   13be0:	str	ip, [sp]
   13be4:	strh	r3, [sp, #14]
   13be8:	add	r3, sp, #14
   13bec:	bl	137b0 <table_set@@Base>
   13bf0:	add	sp, sp, #20
   13bf4:	pop	{pc}		; (ldr pc, [sp], #4)

00013bf8 <table_set_uint16@@Base>:
   13bf8:	mov	ip, #5
   13bfc:	push	{lr}		; (str lr, [sp, #-4]!)
   13c00:	sub	sp, sp, #20
   13c04:	str	ip, [sp]
   13c08:	strh	r3, [sp, #14]
   13c0c:	add	r3, sp, #14
   13c10:	bl	137b0 <table_set@@Base>
   13c14:	add	sp, sp, #20
   13c18:	pop	{pc}		; (ldr pc, [sp], #4)

00013c1c <table_set_int32@@Base>:
   13c1c:	mov	ip, #6
   13c20:	push	{lr}		; (str lr, [sp, #-4]!)
   13c24:	sub	sp, sp, #20
   13c28:	str	ip, [sp]
   13c2c:	str	r3, [sp, #12]
   13c30:	add	r3, sp, #12
   13c34:	bl	137b0 <table_set@@Base>
   13c38:	add	sp, sp, #20
   13c3c:	pop	{pc}		; (ldr pc, [sp], #4)

00013c40 <table_set_uint32@@Base>:
   13c40:	mov	ip, #7
   13c44:	push	{lr}		; (str lr, [sp, #-4]!)
   13c48:	sub	sp, sp, #20
   13c4c:	str	ip, [sp]
   13c50:	str	r3, [sp, #12]
   13c54:	add	r3, sp, #12
   13c58:	bl	137b0 <table_set@@Base>
   13c5c:	add	sp, sp, #20
   13c60:	pop	{pc}		; (ldr pc, [sp], #4)

00013c64 <table_set_int64@@Base>:
   13c64:	mov	ip, #8
   13c68:	push	{lr}		; (str lr, [sp, #-4]!)
   13c6c:	sub	sp, sp, #12
   13c70:	add	r3, sp, #16
   13c74:	str	ip, [sp]
   13c78:	bl	137b0 <table_set@@Base>
   13c7c:	add	sp, sp, #12
   13c80:	pop	{pc}		; (ldr pc, [sp], #4)

00013c84 <table_set_uint64@@Base>:
   13c84:	mov	ip, #9
   13c88:	push	{lr}		; (str lr, [sp, #-4]!)
   13c8c:	sub	sp, sp, #12
   13c90:	add	r3, sp, #16
   13c94:	str	ip, [sp]
   13c98:	bl	137b0 <table_set@@Base>
   13c9c:	add	sp, sp, #12
   13ca0:	pop	{pc}		; (ldr pc, [sp], #4)

00013ca4 <table_set_short@@Base>:
   13ca4:	mov	ip, #10
   13ca8:	push	{lr}		; (str lr, [sp, #-4]!)
   13cac:	sub	sp, sp, #20
   13cb0:	str	ip, [sp]
   13cb4:	strh	r3, [sp, #14]
   13cb8:	add	r3, sp, #14
   13cbc:	bl	137b0 <table_set@@Base>
   13cc0:	add	sp, sp, #20
   13cc4:	pop	{pc}		; (ldr pc, [sp], #4)

00013cc8 <table_set_ushort@@Base>:
   13cc8:	mov	ip, #11
   13ccc:	push	{lr}		; (str lr, [sp, #-4]!)
   13cd0:	sub	sp, sp, #20
   13cd4:	str	ip, [sp]
   13cd8:	strh	r3, [sp, #14]
   13cdc:	add	r3, sp, #14
   13ce0:	bl	137b0 <table_set@@Base>
   13ce4:	add	sp, sp, #20
   13ce8:	pop	{pc}		; (ldr pc, [sp], #4)

00013cec <table_set_long@@Base>:
   13cec:	mov	ip, #12
   13cf0:	push	{lr}		; (str lr, [sp, #-4]!)
   13cf4:	sub	sp, sp, #20
   13cf8:	str	ip, [sp]
   13cfc:	str	r3, [sp, #12]
   13d00:	add	r3, sp, ip
   13d04:	bl	137b0 <table_set@@Base>
   13d08:	add	sp, sp, #20
   13d0c:	pop	{pc}		; (ldr pc, [sp], #4)

00013d10 <table_set_ulong@@Base>:
   13d10:	mov	ip, #13
   13d14:	push	{lr}		; (str lr, [sp, #-4]!)
   13d18:	sub	sp, sp, #20
   13d1c:	str	ip, [sp]
   13d20:	str	r3, [sp, #12]
   13d24:	add	r3, sp, #12
   13d28:	bl	137b0 <table_set@@Base>
   13d2c:	add	sp, sp, #20
   13d30:	pop	{pc}		; (ldr pc, [sp], #4)

00013d34 <table_set_llong@@Base>:
   13d34:	mov	ip, #14
   13d38:	push	{lr}		; (str lr, [sp, #-4]!)
   13d3c:	sub	sp, sp, #12
   13d40:	add	r3, sp, #16
   13d44:	str	ip, [sp]
   13d48:	bl	137b0 <table_set@@Base>
   13d4c:	add	sp, sp, #12
   13d50:	pop	{pc}		; (ldr pc, [sp], #4)

00013d54 <table_set_ullong@@Base>:
   13d54:	mov	ip, #15
   13d58:	push	{lr}		; (str lr, [sp, #-4]!)
   13d5c:	sub	sp, sp, #12
   13d60:	add	r3, sp, #16
   13d64:	str	ip, [sp]
   13d68:	bl	137b0 <table_set@@Base>
   13d6c:	add	sp, sp, #12
   13d70:	pop	{pc}		; (ldr pc, [sp], #4)

00013d74 <table_set_float@@Base>:
   13d74:	mov	ip, #16
   13d78:	push	{lr}		; (str lr, [sp, #-4]!)
   13d7c:	sub	sp, sp, #20
   13d80:	add	r3, sp, #12
   13d84:	str	ip, [sp]
   13d88:	vstr	s0, [sp, #12]
   13d8c:	bl	137b0 <table_set@@Base>
   13d90:	add	sp, sp, #20
   13d94:	pop	{pc}		; (ldr pc, [sp], #4)

00013d98 <table_set_double@@Base>:
   13d98:	mov	ip, #17
   13d9c:	push	{lr}		; (str lr, [sp, #-4]!)
   13da0:	sub	sp, sp, #20
   13da4:	add	r3, sp, #8
   13da8:	str	ip, [sp]
   13dac:	vstr	d0, [sp, #8]
   13db0:	bl	137b0 <table_set@@Base>
   13db4:	add	sp, sp, #20
   13db8:	pop	{pc}		; (ldr pc, [sp], #4)

00013dbc <table_set_ldouble@@Base>:
   13dbc:	mov	ip, #18
   13dc0:	push	{lr}		; (str lr, [sp, #-4]!)
   13dc4:	sub	sp, sp, #20
   13dc8:	add	r3, sp, #8
   13dcc:	str	ip, [sp]
   13dd0:	vstr	d0, [sp, #8]
   13dd4:	bl	137b0 <table_set@@Base>
   13dd8:	add	sp, sp, #20
   13ddc:	pop	{pc}		; (ldr pc, [sp], #4)

00013de0 <table_set_string@@Base>:
   13de0:	mov	ip, #21
   13de4:	push	{lr}		; (str lr, [sp, #-4]!)
   13de8:	sub	sp, sp, #12
   13dec:	str	ip, [sp]
   13df0:	bl	137b0 <table_set@@Base>
   13df4:	add	sp, sp, #12
   13df8:	pop	{pc}		; (ldr pc, [sp], #4)

00013dfc <table_set_char@@Base>:
   13dfc:	mov	ip, #19
   13e00:	push	{lr}		; (str lr, [sp, #-4]!)
   13e04:	sub	sp, sp, #20
   13e08:	str	ip, [sp]
   13e0c:	strb	r3, [sp, #15]
   13e10:	add	r3, sp, #15
   13e14:	bl	137b0 <table_set@@Base>
   13e18:	add	sp, sp, #20
   13e1c:	pop	{pc}		; (ldr pc, [sp], #4)

00013e20 <table_set_uchar@@Base>:
   13e20:	mov	ip, #20
   13e24:	push	{lr}		; (str lr, [sp, #-4]!)
   13e28:	sub	sp, sp, #20
   13e2c:	str	ip, [sp]
   13e30:	strb	r3, [sp, #15]
   13e34:	add	r3, sp, #15
   13e38:	bl	137b0 <table_set@@Base>
   13e3c:	add	sp, sp, #20
   13e40:	pop	{pc}		; (ldr pc, [sp], #4)

00013e44 <table_set_ptr@@Base>:
   13e44:	mov	ip, #23
   13e48:	push	{lr}		; (str lr, [sp, #-4]!)
   13e4c:	sub	sp, sp, #12
   13e50:	str	ip, [sp]
   13e54:	bl	137b0 <table_set@@Base>
   13e58:	add	sp, sp, #12
   13e5c:	pop	{pc}		; (ldr pc, [sp], #4)

00013e60 <table_cell_to_buffer@@Base>:
   13e60:	strd	r4, [sp, #-20]!	; 0xffffffec
   13e64:	mov	r4, r2
   13e68:	mov	r5, r3
   13e6c:	strd	r6, [sp, #8]
   13e70:	mov	r7, r1
   13e74:	mov	r1, r2
   13e78:	str	lr, [sp, #16]
   13e7c:	sub	sp, sp, #12
   13e80:	mov	r6, r0
   13e84:	bl	12980 <table_get_column_data_type@@Base>
   13e88:	cmp	r0, #23
   13e8c:	addls	pc, pc, r0, lsl #2
   13e90:	b	13f1c <table_cell_to_buffer@@Base+0xbc>
   13e94:	b	14300 <table_cell_to_buffer@@Base+0x4a0>
   13e98:	b	142d4 <table_cell_to_buffer@@Base+0x474>
   13e9c:	b	142a8 <table_cell_to_buffer@@Base+0x448>
   13ea0:	b	1427c <table_cell_to_buffer@@Base+0x41c>
   13ea4:	b	14250 <table_cell_to_buffer@@Base+0x3f0>
   13ea8:	b	14224 <table_cell_to_buffer@@Base+0x3c4>
   13eac:	b	141f8 <table_cell_to_buffer@@Base+0x398>
   13eb0:	b	141cc <table_cell_to_buffer@@Base+0x36c>
   13eb4:	b	141a0 <table_cell_to_buffer@@Base+0x340>
   13eb8:	b	14174 <table_cell_to_buffer@@Base+0x314>
   13ebc:	b	14148 <table_cell_to_buffer@@Base+0x2e8>
   13ec0:	b	1411c <table_cell_to_buffer@@Base+0x2bc>
   13ec4:	b	140f0 <table_cell_to_buffer@@Base+0x290>
   13ec8:	b	140c4 <table_cell_to_buffer@@Base+0x264>
   13ecc:	b	14098 <table_cell_to_buffer@@Base+0x238>
   13ed0:	b	1406c <table_cell_to_buffer@@Base+0x20c>
   13ed4:	b	1403c <table_cell_to_buffer@@Base+0x1dc>
   13ed8:	b	14010 <table_cell_to_buffer@@Base+0x1b0>
   13edc:	b	13fe4 <table_cell_to_buffer@@Base+0x184>
   13ee0:	b	13fb8 <table_cell_to_buffer@@Base+0x158>
   13ee4:	b	13f8c <table_cell_to_buffer@@Base+0x12c>
   13ee8:	b	13f60 <table_cell_to_buffer@@Base+0x100>
   13eec:	b	13f34 <table_cell_to_buffer@@Base+0xd4>
   13ef0:	b	13ef4 <table_cell_to_buffer@@Base+0x94>
   13ef4:	mov	r2, r4
   13ef8:	mov	r1, r7
   13efc:	mov	r0, r6
   13f00:	bl	134b4 <table_get_ptr@@Base>
   13f04:	ldr	r2, [pc, #1056]	; 1432c <table_cell_to_buffer@@Base+0x4cc>
   13f08:	mov	r3, r0
   13f0c:	mov	r0, r5
   13f10:	ldr	r1, [sp, #32]
   13f14:	add	r2, pc, r2
   13f18:	bl	11ab4 <snprintf@plt>
   13f1c:	mov	r0, #0
   13f20:	add	sp, sp, #12
   13f24:	ldrd	r4, [sp]
   13f28:	ldrd	r6, [sp, #8]
   13f2c:	add	sp, sp, #16
   13f30:	pop	{pc}		; (ldr pc, [sp], #4)
   13f34:	mov	r2, r4
   13f38:	mov	r1, r7
   13f3c:	mov	r0, r6
   13f40:	bl	13308 <table_get_bool@@Base>
   13f44:	ldr	r2, [pc, #996]	; 14330 <table_cell_to_buffer@@Base+0x4d0>
   13f48:	mov	r3, r0
   13f4c:	mov	r0, r5
   13f50:	ldr	r1, [sp, #32]
   13f54:	add	r2, pc, r2
   13f58:	bl	11ab4 <snprintf@plt>
   13f5c:	b	13f1c <table_cell_to_buffer@@Base+0xbc>
   13f60:	mov	r2, r4
   13f64:	mov	r1, r7
   13f68:	mov	r0, r6
   13f6c:	bl	134b0 <table_get_string@@Base>
   13f70:	ldr	r2, [pc, #956]	; 14334 <table_cell_to_buffer@@Base+0x4d4>
   13f74:	mov	r3, r0
   13f78:	mov	r0, r5
   13f7c:	ldr	r1, [sp, #32]
   13f80:	add	r2, pc, r2
   13f84:	bl	11ab4 <snprintf@plt>
   13f88:	b	13f1c <table_cell_to_buffer@@Base+0xbc>
   13f8c:	mov	r2, r4
   13f90:	mov	r1, r7
   13f94:	mov	r0, r6
   13f98:	bl	134ac <table_get_uchar@@Base>
   13f9c:	ldr	r2, [pc, #916]	; 14338 <table_cell_to_buffer@@Base+0x4d8>
   13fa0:	mov	r3, r0
   13fa4:	mov	r0, r5
   13fa8:	ldr	r1, [sp, #32]
   13fac:	add	r2, pc, r2
   13fb0:	bl	11ab4 <snprintf@plt>
   13fb4:	b	13f1c <table_cell_to_buffer@@Base+0xbc>
   13fb8:	mov	r2, r4
   13fbc:	mov	r1, r7
   13fc0:	mov	r0, r6
   13fc4:	bl	134a8 <table_get_char@@Base>
   13fc8:	ldr	r2, [pc, #876]	; 1433c <table_cell_to_buffer@@Base+0x4dc>
   13fcc:	mov	r3, r0
   13fd0:	mov	r0, r5
   13fd4:	ldr	r1, [sp, #32]
   13fd8:	add	r2, pc, r2
   13fdc:	bl	11ab4 <snprintf@plt>
   13fe0:	b	13f1c <table_cell_to_buffer@@Base+0xbc>
   13fe4:	mov	r2, r4
   13fe8:	mov	r1, r7
   13fec:	mov	r0, r6
   13ff0:	bl	1348c <table_get_ldouble@@Base>
   13ff4:	ldr	r2, [pc, #836]	; 14340 <table_cell_to_buffer@@Base+0x4e0>
   13ff8:	mov	r0, r5
   13ffc:	vstr	d0, [sp]
   14000:	ldr	r1, [sp, #32]
   14004:	add	r2, pc, r2
   14008:	bl	11ab4 <snprintf@plt>
   1400c:	b	13f1c <table_cell_to_buffer@@Base+0xbc>
   14010:	mov	r2, r4
   14014:	mov	r1, r7
   14018:	mov	r0, r6
   1401c:	bl	13470 <table_get_double@@Base>
   14020:	ldr	r2, [pc, #796]	; 14344 <table_cell_to_buffer@@Base+0x4e4>
   14024:	mov	r0, r5
   14028:	vstr	d0, [sp]
   1402c:	ldr	r1, [sp, #32]
   14030:	add	r2, pc, r2
   14034:	bl	11ab4 <snprintf@plt>
   14038:	b	13f1c <table_cell_to_buffer@@Base+0xbc>
   1403c:	mov	r2, r4
   14040:	mov	r1, r7
   14044:	mov	r0, r6
   14048:	bl	13454 <table_get_float@@Base>
   1404c:	vcvt.f64.f32	d0, s0
   14050:	ldr	r2, [pc, #752]	; 14348 <table_cell_to_buffer@@Base+0x4e8>
   14054:	mov	r0, r5
   14058:	ldr	r1, [sp, #32]
   1405c:	add	r2, pc, r2
   14060:	vstr	d0, [sp]
   14064:	bl	11ab4 <snprintf@plt>
   14068:	b	13f1c <table_cell_to_buffer@@Base+0xbc>
   1406c:	mov	r2, r4
   14070:	mov	r1, r7
   14074:	mov	r0, r6
   14078:	bl	13450 <table_get_ullong@@Base>
   1407c:	ldr	r2, [pc, #712]	; 1434c <table_cell_to_buffer@@Base+0x4ec>
   14080:	strd	r0, [sp]
   14084:	mov	r0, r5
   14088:	ldr	r1, [sp, #32]
   1408c:	add	r2, pc, r2
   14090:	bl	11ab4 <snprintf@plt>
   14094:	b	13f1c <table_cell_to_buffer@@Base+0xbc>
   14098:	mov	r2, r4
   1409c:	mov	r1, r7
   140a0:	mov	r0, r6
   140a4:	bl	1344c <table_get_llong@@Base>
   140a8:	ldr	r2, [pc, #672]	; 14350 <table_cell_to_buffer@@Base+0x4f0>
   140ac:	strd	r0, [sp]
   140b0:	mov	r0, r5
   140b4:	ldr	r1, [sp, #32]
   140b8:	add	r2, pc, r2
   140bc:	bl	11ab4 <snprintf@plt>
   140c0:	b	13f1c <table_cell_to_buffer@@Base+0xbc>
   140c4:	mov	r2, r4
   140c8:	mov	r1, r7
   140cc:	mov	r0, r6
   140d0:	bl	13430 <table_get_ulong@@Base>
   140d4:	ldr	r2, [pc, #632]	; 14354 <table_cell_to_buffer@@Base+0x4f4>
   140d8:	mov	r3, r0
   140dc:	mov	r0, r5
   140e0:	ldr	r1, [sp, #32]
   140e4:	add	r2, pc, r2
   140e8:	bl	11ab4 <snprintf@plt>
   140ec:	b	13f1c <table_cell_to_buffer@@Base+0xbc>
   140f0:	mov	r2, r4
   140f4:	mov	r1, r7
   140f8:	mov	r0, r6
   140fc:	bl	13414 <table_get_long@@Base>
   14100:	ldr	r2, [pc, #592]	; 14358 <table_cell_to_buffer@@Base+0x4f8>
   14104:	mov	r3, r0
   14108:	mov	r0, r5
   1410c:	ldr	r1, [sp, #32]
   14110:	add	r2, pc, r2
   14114:	bl	11ab4 <snprintf@plt>
   14118:	b	13f1c <table_cell_to_buffer@@Base+0xbc>
   1411c:	mov	r2, r4
   14120:	mov	r1, r7
   14124:	mov	r0, r6
   14128:	bl	13410 <table_get_ushort@@Base>
   1412c:	ldr	r2, [pc, #552]	; 1435c <table_cell_to_buffer@@Base+0x4fc>
   14130:	mov	r3, r0
   14134:	mov	r0, r5
   14138:	ldr	r1, [sp, #32]
   1413c:	add	r2, pc, r2
   14140:	bl	11ab4 <snprintf@plt>
   14144:	b	13f1c <table_cell_to_buffer@@Base+0xbc>
   14148:	mov	r2, r4
   1414c:	mov	r1, r7
   14150:	mov	r0, r6
   14154:	bl	1340c <table_get_short@@Base>
   14158:	ldr	r2, [pc, #512]	; 14360 <table_cell_to_buffer@@Base+0x500>
   1415c:	mov	r3, r0
   14160:	mov	r0, r5
   14164:	ldr	r1, [sp, #32]
   14168:	add	r2, pc, r2
   1416c:	bl	11ab4 <snprintf@plt>
   14170:	b	13f1c <table_cell_to_buffer@@Base+0xbc>
   14174:	mov	r2, r4
   14178:	mov	r1, r7
   1417c:	mov	r0, r6
   14180:	bl	133f0 <table_get_uint64@@Base>
   14184:	ldr	r2, [pc, #472]	; 14364 <table_cell_to_buffer@@Base+0x504>
   14188:	strd	r0, [sp]
   1418c:	mov	r0, r5
   14190:	ldr	r1, [sp, #32]
   14194:	add	r2, pc, r2
   14198:	bl	11ab4 <snprintf@plt>
   1419c:	b	13f1c <table_cell_to_buffer@@Base+0xbc>
   141a0:	mov	r2, r4
   141a4:	mov	r1, r7
   141a8:	mov	r0, r6
   141ac:	bl	133d4 <table_get_int64@@Base>
   141b0:	ldr	r2, [pc, #432]	; 14368 <table_cell_to_buffer@@Base+0x508>
   141b4:	strd	r0, [sp]
   141b8:	mov	r0, r5
   141bc:	ldr	r1, [sp, #32]
   141c0:	add	r2, pc, r2
   141c4:	bl	11ab4 <snprintf@plt>
   141c8:	b	13f1c <table_cell_to_buffer@@Base+0xbc>
   141cc:	mov	r2, r4
   141d0:	mov	r1, r7
   141d4:	mov	r0, r6
   141d8:	bl	133d0 <table_get_uint32@@Base>
   141dc:	ldr	r2, [pc, #392]	; 1436c <table_cell_to_buffer@@Base+0x50c>
   141e0:	mov	r3, r0
   141e4:	mov	r0, r5
   141e8:	ldr	r1, [sp, #32]
   141ec:	add	r2, pc, r2
   141f0:	bl	11ab4 <snprintf@plt>
   141f4:	b	13f1c <table_cell_to_buffer@@Base+0xbc>
   141f8:	mov	r2, r4
   141fc:	mov	r1, r7
   14200:	mov	r0, r6
   14204:	bl	133cc <table_get_int32@@Base>
   14208:	ldr	r2, [pc, #352]	; 14370 <table_cell_to_buffer@@Base+0x510>
   1420c:	mov	r3, r0
   14210:	mov	r0, r5
   14214:	ldr	r1, [sp, #32]
   14218:	add	r2, pc, r2
   1421c:	bl	11ab4 <snprintf@plt>
   14220:	b	13f1c <table_cell_to_buffer@@Base+0xbc>
   14224:	mov	r2, r4
   14228:	mov	r1, r7
   1422c:	mov	r0, r6
   14230:	bl	133b0 <table_get_uint16@@Base>
   14234:	ldr	r2, [pc, #312]	; 14374 <table_cell_to_buffer@@Base+0x514>
   14238:	mov	r3, r0
   1423c:	mov	r0, r5
   14240:	ldr	r1, [sp, #32]
   14244:	add	r2, pc, r2
   14248:	bl	11ab4 <snprintf@plt>
   1424c:	b	13f1c <table_cell_to_buffer@@Base+0xbc>
   14250:	mov	r2, r4
   14254:	mov	r1, r7
   14258:	mov	r0, r6
   1425c:	bl	13394 <table_get_int16@@Base>
   14260:	ldr	r2, [pc, #272]	; 14378 <table_cell_to_buffer@@Base+0x518>
   14264:	mov	r3, r0
   14268:	mov	r0, r5
   1426c:	ldr	r1, [sp, #32]
   14270:	add	r2, pc, r2
   14274:	bl	11ab4 <snprintf@plt>
   14278:	b	13f1c <table_cell_to_buffer@@Base+0xbc>
   1427c:	mov	r2, r4
   14280:	mov	r1, r7
   14284:	mov	r0, r6
   14288:	bl	13378 <table_get_uint8@@Base>
   1428c:	ldr	r2, [pc, #232]	; 1437c <table_cell_to_buffer@@Base+0x51c>
   14290:	mov	r3, r0
   14294:	mov	r0, r5
   14298:	ldr	r1, [sp, #32]
   1429c:	add	r2, pc, r2
   142a0:	bl	11ab4 <snprintf@plt>
   142a4:	b	13f1c <table_cell_to_buffer@@Base+0xbc>
   142a8:	mov	r2, r4
   142ac:	mov	r1, r7
   142b0:	mov	r0, r6
   142b4:	bl	1335c <table_get_int8@@Base>
   142b8:	ldr	r2, [pc, #192]	; 14380 <table_cell_to_buffer@@Base+0x520>
   142bc:	mov	r3, r0
   142c0:	mov	r0, r5
   142c4:	ldr	r1, [sp, #32]
   142c8:	add	r2, pc, r2
   142cc:	bl	11ab4 <snprintf@plt>
   142d0:	b	13f1c <table_cell_to_buffer@@Base+0xbc>
   142d4:	mov	r2, r4
   142d8:	mov	r1, r7
   142dc:	mov	r0, r6
   142e0:	bl	13340 <table_get_uint@@Base>
   142e4:	ldr	r2, [pc, #152]	; 14384 <table_cell_to_buffer@@Base+0x524>
   142e8:	mov	r3, r0
   142ec:	mov	r0, r5
   142f0:	ldr	r1, [sp, #32]
   142f4:	add	r2, pc, r2
   142f8:	bl	11ab4 <snprintf@plt>
   142fc:	b	13f1c <table_cell_to_buffer@@Base+0xbc>
   14300:	mov	r2, r4
   14304:	mov	r1, r7
   14308:	mov	r0, r6
   1430c:	bl	13324 <table_get_int@@Base>
   14310:	ldr	r2, [pc, #112]	; 14388 <table_cell_to_buffer@@Base+0x528>
   14314:	mov	r3, r0
   14318:	mov	r0, r5
   1431c:	ldr	r1, [sp, #32]
   14320:	add	r2, pc, r2
   14324:	bl	11ab4 <snprintf@plt>
   14328:	b	13f1c <table_cell_to_buffer@@Base+0xbc>
   1432c:	andeq	r0, r0, r4, lsr #26
   14330:	andeq	r0, r0, r8, lsr #25
   14334:	andeq	r0, r0, r4, lsr #25
   14338:	andeq	r0, r0, r8, lsl #25
   1433c:	andeq	r0, r0, ip, asr ip
   14340:	andeq	r0, r0, ip, lsr #24
   14344:	strdeq	r0, [r0], -ip
   14348:	andeq	r0, r0, ip, asr #23
   1434c:	andeq	r0, r0, r0, lsl #23
   14350:	andeq	r0, r0, ip, asr #22
   14354:	andeq	r0, r0, ip, lsr fp
   14358:	andeq	r0, r0, ip, lsl #22
   1435c:	ldrdeq	r0, [r0], -ip
   14360:	andeq	r0, r0, ip, lsr #21
   14364:	andeq	r0, r0, r8, ror sl
   14368:	andeq	r0, r0, r4, asr #20
   1436c:	andeq	r0, r0, r4, lsl sl
   14370:	andeq	r0, r0, r4, ror #19
   14374:			; <UNDEFINED> instruction: 0x000009bc
   14378:	andeq	r0, r0, ip, lsl #19
   1437c:	andeq	r0, r0, r4, ror #18
   14380:	andeq	r0, r0, r4, lsr r9
   14384:	andeq	r0, r0, ip, lsl #18
   14388:	ldrdeq	r0, [r0], -ip

0001438c <table_cell_from_buffer@@Base>:
   1438c:	strd	r4, [sp, #-28]!	; 0xffffffe4
   14390:	mov	r4, r2
   14394:	mov	r5, r3
   14398:	strd	r6, [sp, #8]
   1439c:	strd	r8, [sp, #16]
   143a0:	mov	r9, r1
   143a4:	mov	r1, r2
   143a8:	str	lr, [sp, #24]
   143ac:	sub	sp, sp, #268	; 0x10c
   143b0:	mov	r8, r0
   143b4:	bl	12980 <table_get_column_data_type@@Base>
   143b8:	cmp	r0, #23
   143bc:	addls	pc, pc, r0, lsl #2
   143c0:	b	149e0 <table_cell_from_buffer@@Base+0x654>
   143c4:	b	14974 <table_cell_from_buffer@@Base+0x5e8>
   143c8:	b	1493c <table_cell_from_buffer@@Base+0x5b0>
   143cc:	b	14900 <table_cell_from_buffer@@Base+0x574>
   143d0:	b	148c8 <table_cell_from_buffer@@Base+0x53c>
   143d4:	b	1488c <table_cell_from_buffer@@Base+0x500>
   143d8:	b	14850 <table_cell_from_buffer@@Base+0x4c4>
   143dc:	b	14818 <table_cell_from_buffer@@Base+0x48c>
   143e0:	b	147e0 <table_cell_from_buffer@@Base+0x454>
   143e4:	b	147a0 <table_cell_from_buffer@@Base+0x414>
   143e8:	b	14760 <table_cell_from_buffer@@Base+0x3d4>
   143ec:	b	14724 <table_cell_from_buffer@@Base+0x398>
   143f0:	b	146e8 <table_cell_from_buffer@@Base+0x35c>
   143f4:	b	146b0 <table_cell_from_buffer@@Base+0x324>
   143f8:	b	14678 <table_cell_from_buffer@@Base+0x2ec>
   143fc:	b	14638 <table_cell_from_buffer@@Base+0x2ac>
   14400:	b	145f8 <table_cell_from_buffer@@Base+0x26c>
   14404:	b	14588 <table_cell_from_buffer@@Base+0x1fc>
   14408:	b	14550 <table_cell_from_buffer@@Base+0x1c4>
   1440c:	b	145c0 <table_cell_from_buffer@@Base+0x234>
   14410:	b	144a4 <table_cell_from_buffer@@Base+0x118>
   14414:	b	14518 <table_cell_from_buffer@@Base+0x18c>
   14418:	b	144dc <table_cell_from_buffer@@Base+0x150>
   1441c:	b	14460 <table_cell_from_buffer@@Base+0xd4>
   14420:	b	14424 <table_cell_from_buffer@@Base+0x98>
   14424:	ldr	r1, [pc, #1468]	; 149e8 <table_cell_from_buffer@@Base+0x65c>
   14428:	mov	r0, r5
   1442c:	add	r2, sp, #8
   14430:	add	r1, pc, r1
   14434:	bl	11ac0 <__isoc99_sscanf@plt>
   14438:	cmp	r0, #1
   1443c:	beq	149ac <table_cell_from_buffer@@Base+0x620>
   14440:	mvn	r5, #0
   14444:	mov	r0, r5
   14448:	add	sp, sp, #268	; 0x10c
   1444c:	ldrd	r4, [sp]
   14450:	ldrd	r6, [sp, #8]
   14454:	ldrd	r8, [sp, #16]
   14458:	add	sp, sp, #24
   1445c:	pop	{pc}		; (ldr pc, [sp], #4)
   14460:	ldr	r1, [pc, #1412]	; 149ec <table_cell_from_buffer@@Base+0x660>
   14464:	mov	r0, r5
   14468:	add	r2, sp, #8
   1446c:	add	r1, pc, r1
   14470:	bl	11ac0 <__isoc99_sscanf@plt>
   14474:	cmp	r0, #1
   14478:	bne	14440 <table_cell_from_buffer@@Base+0xb4>
   1447c:	ldr	r5, [sp, #8]
   14480:	cmp	r5, #0
   14484:	beq	149c8 <table_cell_from_buffer@@Base+0x63c>
   14488:	mov	r3, r0
   1448c:	mov	r2, r4
   14490:	mov	r1, r9
   14494:	mov	r0, r8
   14498:	bl	13b20 <table_set_bool@@Base>
   1449c:	mov	r5, #0
   144a0:	b	14444 <table_cell_from_buffer@@Base+0xb8>
   144a4:	ldr	r1, [pc, #1348]	; 149f0 <table_cell_from_buffer@@Base+0x664>
   144a8:	mov	r0, r5
   144ac:	add	r2, sp, #8
   144b0:	add	r1, pc, r1
   144b4:	bl	11ac0 <__isoc99_sscanf@plt>
   144b8:	cmp	r0, #1
   144bc:	bne	14440 <table_cell_from_buffer@@Base+0xb4>
   144c0:	mov	r2, r4
   144c4:	mov	r1, r9
   144c8:	ldrb	r3, [sp, #8]
   144cc:	mov	r0, r8
   144d0:	mov	r5, #0
   144d4:	bl	13dfc <table_set_char@@Base>
   144d8:	b	14444 <table_cell_from_buffer@@Base+0xb8>
   144dc:	ldr	r1, [pc, #1296]	; 149f4 <table_cell_from_buffer@@Base+0x668>
   144e0:	add	r6, sp, #8
   144e4:	mov	r0, r5
   144e8:	mov	r2, r6
   144ec:	add	r1, pc, r1
   144f0:	bl	11ac0 <__isoc99_sscanf@plt>
   144f4:	cmp	r0, #1
   144f8:	bne	14440 <table_cell_from_buffer@@Base+0xb4>
   144fc:	mov	r3, r6
   14500:	mov	r2, r4
   14504:	mov	r1, r9
   14508:	mov	r0, r8
   1450c:	bl	13de0 <table_set_string@@Base>
   14510:	mov	r5, #0
   14514:	b	14444 <table_cell_from_buffer@@Base+0xb8>
   14518:	ldr	r1, [pc, #1240]	; 149f8 <table_cell_from_buffer@@Base+0x66c>
   1451c:	mov	r0, r5
   14520:	add	r2, sp, #8
   14524:	add	r1, pc, r1
   14528:	bl	11ac0 <__isoc99_sscanf@plt>
   1452c:	cmp	r0, #1
   14530:	bne	14440 <table_cell_from_buffer@@Base+0xb4>
   14534:	mov	r2, r4
   14538:	mov	r1, r9
   1453c:	ldrb	r3, [sp, #8]
   14540:	mov	r0, r8
   14544:	mov	r5, #0
   14548:	bl	13e20 <table_set_uchar@@Base>
   1454c:	b	14444 <table_cell_from_buffer@@Base+0xb8>
   14550:	ldr	r1, [pc, #1188]	; 149fc <table_cell_from_buffer@@Base+0x670>
   14554:	mov	r0, r5
   14558:	add	r2, sp, #8
   1455c:	add	r1, pc, r1
   14560:	bl	11ac0 <__isoc99_sscanf@plt>
   14564:	cmp	r0, #1
   14568:	bne	14440 <table_cell_from_buffer@@Base+0xb4>
   1456c:	mov	r2, r4
   14570:	mov	r1, r9
   14574:	vldr	d0, [sp, #8]
   14578:	mov	r0, r8
   1457c:	mov	r5, #0
   14580:	bl	13d98 <table_set_double@@Base>
   14584:	b	14444 <table_cell_from_buffer@@Base+0xb8>
   14588:	ldr	r1, [pc, #1136]	; 14a00 <table_cell_from_buffer@@Base+0x674>
   1458c:	mov	r0, r5
   14590:	add	r2, sp, #8
   14594:	add	r1, pc, r1
   14598:	bl	11ac0 <__isoc99_sscanf@plt>
   1459c:	cmp	r0, #1
   145a0:	bne	14440 <table_cell_from_buffer@@Base+0xb4>
   145a4:	mov	r2, r4
   145a8:	mov	r1, r9
   145ac:	vldr	s0, [sp, #8]
   145b0:	mov	r0, r8
   145b4:	mov	r5, #0
   145b8:	bl	13d74 <table_set_float@@Base>
   145bc:	b	14444 <table_cell_from_buffer@@Base+0xb8>
   145c0:	ldr	r1, [pc, #1084]	; 14a04 <table_cell_from_buffer@@Base+0x678>
   145c4:	mov	r0, r5
   145c8:	add	r2, sp, #8
   145cc:	add	r1, pc, r1
   145d0:	bl	11ac0 <__isoc99_sscanf@plt>
   145d4:	cmp	r0, #1
   145d8:	bne	14440 <table_cell_from_buffer@@Base+0xb4>
   145dc:	mov	r2, r4
   145e0:	mov	r1, r9
   145e4:	vldr	d0, [sp, #8]
   145e8:	mov	r0, r8
   145ec:	mov	r5, #0
   145f0:	bl	13dbc <table_set_ldouble@@Base>
   145f4:	b	14444 <table_cell_from_buffer@@Base+0xb8>
   145f8:	ldr	r1, [pc, #1032]	; 14a08 <table_cell_from_buffer@@Base+0x67c>
   145fc:	add	r6, sp, #8
   14600:	mov	r0, r5
   14604:	mov	r2, r6
   14608:	add	r1, pc, r1
   1460c:	bl	11ac0 <__isoc99_sscanf@plt>
   14610:	cmp	r0, #1
   14614:	bne	14440 <table_cell_from_buffer@@Base+0xb4>
   14618:	ldrd	r6, [r6]
   1461c:	mov	r2, r4
   14620:	mov	r1, r9
   14624:	mov	r0, r8
   14628:	mov	r5, #0
   1462c:	strd	r6, [sp]
   14630:	bl	13d54 <table_set_ullong@@Base>
   14634:	b	14444 <table_cell_from_buffer@@Base+0xb8>
   14638:	ldr	r1, [pc, #972]	; 14a0c <table_cell_from_buffer@@Base+0x680>
   1463c:	add	r6, sp, #8
   14640:	mov	r0, r5
   14644:	mov	r2, r6
   14648:	add	r1, pc, r1
   1464c:	bl	11ac0 <__isoc99_sscanf@plt>
   14650:	cmp	r0, #1
   14654:	bne	14440 <table_cell_from_buffer@@Base+0xb4>
   14658:	ldrd	r6, [r6]
   1465c:	mov	r2, r4
   14660:	mov	r1, r9
   14664:	mov	r0, r8
   14668:	mov	r5, #0
   1466c:	strd	r6, [sp]
   14670:	bl	13d34 <table_set_llong@@Base>
   14674:	b	14444 <table_cell_from_buffer@@Base+0xb8>
   14678:	ldr	r1, [pc, #912]	; 14a10 <table_cell_from_buffer@@Base+0x684>
   1467c:	mov	r0, r5
   14680:	add	r2, sp, #8
   14684:	add	r1, pc, r1
   14688:	bl	11ac0 <__isoc99_sscanf@plt>
   1468c:	cmp	r0, #1
   14690:	bne	14440 <table_cell_from_buffer@@Base+0xb4>
   14694:	mov	r2, r4
   14698:	mov	r1, r9
   1469c:	ldr	r3, [sp, #8]
   146a0:	mov	r0, r8
   146a4:	mov	r5, #0
   146a8:	bl	13d10 <table_set_ulong@@Base>
   146ac:	b	14444 <table_cell_from_buffer@@Base+0xb8>
   146b0:	ldr	r1, [pc, #860]	; 14a14 <table_cell_from_buffer@@Base+0x688>
   146b4:	mov	r0, r5
   146b8:	add	r2, sp, #8
   146bc:	add	r1, pc, r1
   146c0:	bl	11ac0 <__isoc99_sscanf@plt>
   146c4:	cmp	r0, #1
   146c8:	bne	14440 <table_cell_from_buffer@@Base+0xb4>
   146cc:	mov	r2, r4
   146d0:	mov	r1, r9
   146d4:	ldr	r3, [sp, #8]
   146d8:	mov	r0, r8
   146dc:	mov	r5, #0
   146e0:	bl	13cec <table_set_long@@Base>
   146e4:	b	14444 <table_cell_from_buffer@@Base+0xb8>
   146e8:	ldr	r1, [pc, #808]	; 14a18 <table_cell_from_buffer@@Base+0x68c>
   146ec:	add	r6, sp, #8
   146f0:	mov	r0, r5
   146f4:	mov	r2, r6
   146f8:	add	r1, pc, r1
   146fc:	bl	11ac0 <__isoc99_sscanf@plt>
   14700:	cmp	r0, #1
   14704:	bne	14440 <table_cell_from_buffer@@Base+0xb4>
   14708:	ldrh	r3, [r6]
   1470c:	mov	r2, r4
   14710:	mov	r1, r9
   14714:	mov	r0, r8
   14718:	mov	r5, #0
   1471c:	bl	13cc8 <table_set_ushort@@Base>
   14720:	b	14444 <table_cell_from_buffer@@Base+0xb8>
   14724:	ldr	r1, [pc, #752]	; 14a1c <table_cell_from_buffer@@Base+0x690>
   14728:	add	r6, sp, #8
   1472c:	mov	r0, r5
   14730:	mov	r2, r6
   14734:	add	r1, pc, r1
   14738:	bl	11ac0 <__isoc99_sscanf@plt>
   1473c:	cmp	r0, #1
   14740:	bne	14440 <table_cell_from_buffer@@Base+0xb4>
   14744:	ldrsh	r3, [r6]
   14748:	mov	r2, r4
   1474c:	mov	r1, r9
   14750:	mov	r0, r8
   14754:	mov	r5, #0
   14758:	bl	13ca4 <table_set_short@@Base>
   1475c:	b	14444 <table_cell_from_buffer@@Base+0xb8>
   14760:	ldr	r1, [pc, #696]	; 14a20 <table_cell_from_buffer@@Base+0x694>
   14764:	add	r6, sp, #8
   14768:	mov	r0, r5
   1476c:	mov	r2, r6
   14770:	add	r1, pc, r1
   14774:	bl	11ac0 <__isoc99_sscanf@plt>
   14778:	cmp	r0, #1
   1477c:	bne	14440 <table_cell_from_buffer@@Base+0xb4>
   14780:	ldrd	r6, [r6]
   14784:	mov	r2, r4
   14788:	mov	r1, r9
   1478c:	mov	r0, r8
   14790:	mov	r5, #0
   14794:	strd	r6, [sp]
   14798:	bl	13c84 <table_set_uint64@@Base>
   1479c:	b	14444 <table_cell_from_buffer@@Base+0xb8>
   147a0:	ldr	r1, [pc, #636]	; 14a24 <table_cell_from_buffer@@Base+0x698>
   147a4:	add	r6, sp, #8
   147a8:	mov	r0, r5
   147ac:	mov	r2, r6
   147b0:	add	r1, pc, r1
   147b4:	bl	11ac0 <__isoc99_sscanf@plt>
   147b8:	cmp	r0, #1
   147bc:	bne	14440 <table_cell_from_buffer@@Base+0xb4>
   147c0:	ldrd	r6, [r6]
   147c4:	mov	r2, r4
   147c8:	mov	r1, r9
   147cc:	mov	r0, r8
   147d0:	mov	r5, #0
   147d4:	strd	r6, [sp]
   147d8:	bl	13c64 <table_set_int64@@Base>
   147dc:	b	14444 <table_cell_from_buffer@@Base+0xb8>
   147e0:	ldr	r1, [pc, #576]	; 14a28 <table_cell_from_buffer@@Base+0x69c>
   147e4:	mov	r0, r5
   147e8:	add	r2, sp, #8
   147ec:	add	r1, pc, r1
   147f0:	bl	11ac0 <__isoc99_sscanf@plt>
   147f4:	cmp	r0, #1
   147f8:	bne	14440 <table_cell_from_buffer@@Base+0xb4>
   147fc:	mov	r2, r4
   14800:	mov	r1, r9
   14804:	ldr	r3, [sp, #8]
   14808:	mov	r0, r8
   1480c:	mov	r5, #0
   14810:	bl	13c40 <table_set_uint32@@Base>
   14814:	b	14444 <table_cell_from_buffer@@Base+0xb8>
   14818:	ldr	r1, [pc, #524]	; 14a2c <table_cell_from_buffer@@Base+0x6a0>
   1481c:	mov	r0, r5
   14820:	add	r2, sp, #8
   14824:	add	r1, pc, r1
   14828:	bl	11ac0 <__isoc99_sscanf@plt>
   1482c:	cmp	r0, #1
   14830:	bne	14440 <table_cell_from_buffer@@Base+0xb4>
   14834:	mov	r2, r4
   14838:	mov	r1, r9
   1483c:	ldr	r3, [sp, #8]
   14840:	mov	r0, r8
   14844:	mov	r5, #0
   14848:	bl	13c1c <table_set_int32@@Base>
   1484c:	b	14444 <table_cell_from_buffer@@Base+0xb8>
   14850:	ldr	r1, [pc, #472]	; 14a30 <table_cell_from_buffer@@Base+0x6a4>
   14854:	add	r6, sp, #8
   14858:	mov	r0, r5
   1485c:	mov	r2, r6
   14860:	add	r1, pc, r1
   14864:	bl	11ac0 <__isoc99_sscanf@plt>
   14868:	cmp	r0, #1
   1486c:	bne	14440 <table_cell_from_buffer@@Base+0xb4>
   14870:	ldrh	r3, [r6]
   14874:	mov	r2, r4
   14878:	mov	r1, r9
   1487c:	mov	r0, r8
   14880:	mov	r5, #0
   14884:	bl	13bf8 <table_set_uint16@@Base>
   14888:	b	14444 <table_cell_from_buffer@@Base+0xb8>
   1488c:	ldr	r1, [pc, #416]	; 14a34 <table_cell_from_buffer@@Base+0x6a8>
   14890:	add	r6, sp, #8
   14894:	mov	r0, r5
   14898:	mov	r2, r6
   1489c:	add	r1, pc, r1
   148a0:	bl	11ac0 <__isoc99_sscanf@plt>
   148a4:	cmp	r0, #1
   148a8:	bne	14440 <table_cell_from_buffer@@Base+0xb4>
   148ac:	ldrsh	r3, [r6]
   148b0:	mov	r2, r4
   148b4:	mov	r1, r9
   148b8:	mov	r0, r8
   148bc:	mov	r5, #0
   148c0:	bl	13bd4 <table_set_int16@@Base>
   148c4:	b	14444 <table_cell_from_buffer@@Base+0xb8>
   148c8:	ldr	r1, [pc, #360]	; 14a38 <table_cell_from_buffer@@Base+0x6ac>
   148cc:	mov	r0, r5
   148d0:	add	r2, sp, #8
   148d4:	add	r1, pc, r1
   148d8:	bl	11ac0 <__isoc99_sscanf@plt>
   148dc:	cmp	r0, #1
   148e0:	bne	14440 <table_cell_from_buffer@@Base+0xb4>
   148e4:	mov	r2, r4
   148e8:	mov	r1, r9
   148ec:	ldrb	r3, [sp, #8]
   148f0:	mov	r0, r8
   148f4:	mov	r5, #0
   148f8:	bl	13bb0 <table_set_uint8@@Base>
   148fc:	b	14444 <table_cell_from_buffer@@Base+0xb8>
   14900:	ldr	r1, [pc, #308]	; 14a3c <table_cell_from_buffer@@Base+0x6b0>
   14904:	add	r6, sp, #8
   14908:	mov	r0, r5
   1490c:	mov	r2, r6
   14910:	add	r1, pc, r1
   14914:	bl	11ac0 <__isoc99_sscanf@plt>
   14918:	cmp	r0, #1
   1491c:	bne	14440 <table_cell_from_buffer@@Base+0xb4>
   14920:	ldrsb	r3, [r6]
   14924:	mov	r2, r4
   14928:	mov	r1, r9
   1492c:	mov	r0, r8
   14930:	mov	r5, #0
   14934:	bl	13b8c <table_set_int8@@Base>
   14938:	b	14444 <table_cell_from_buffer@@Base+0xb8>
   1493c:	ldr	r1, [pc, #252]	; 14a40 <table_cell_from_buffer@@Base+0x6b4>
   14940:	mov	r0, r5
   14944:	add	r2, sp, #8
   14948:	add	r1, pc, r1
   1494c:	bl	11ac0 <__isoc99_sscanf@plt>
   14950:	cmp	r0, #1
   14954:	bne	14440 <table_cell_from_buffer@@Base+0xb4>
   14958:	mov	r2, r4
   1495c:	mov	r1, r9
   14960:	ldr	r3, [sp, #8]
   14964:	mov	r0, r8
   14968:	mov	r5, #0
   1496c:	bl	13b68 <table_set_uint@@Base>
   14970:	b	14444 <table_cell_from_buffer@@Base+0xb8>
   14974:	ldr	r1, [pc, #200]	; 14a44 <table_cell_from_buffer@@Base+0x6b8>
   14978:	mov	r0, r5
   1497c:	add	r2, sp, #8
   14980:	add	r1, pc, r1
   14984:	bl	11ac0 <__isoc99_sscanf@plt>
   14988:	cmp	r0, #1
   1498c:	bne	14440 <table_cell_from_buffer@@Base+0xb4>
   14990:	mov	r2, r4
   14994:	mov	r1, r9
   14998:	ldr	r3, [sp, #8]
   1499c:	mov	r0, r8
   149a0:	mov	r5, #0
   149a4:	bl	13b44 <table_set_int@@Base>
   149a8:	b	14444 <table_cell_from_buffer@@Base+0xb8>
   149ac:	mov	r2, r4
   149b0:	mov	r1, r9
   149b4:	ldr	r3, [sp, #8]
   149b8:	mov	r0, r8
   149bc:	mov	r5, #0
   149c0:	bl	13e44 <table_set_ptr@@Base>
   149c4:	b	14444 <table_cell_from_buffer@@Base+0xb8>
   149c8:	mov	r2, r4
   149cc:	mov	r1, r9
   149d0:	mov	r0, r8
   149d4:	mov	r3, r5
   149d8:	bl	13b20 <table_set_bool@@Base>
   149dc:	b	14444 <table_cell_from_buffer@@Base+0xb8>
   149e0:	mov	r5, #0
   149e4:	b	14444 <table_cell_from_buffer@@Base+0xb8>
   149e8:	andeq	r0, r0, r8, lsl #16
   149ec:	muleq	r0, r0, r7
   149f0:	andeq	r0, r0, r4, lsl #15
   149f4:	andeq	r0, r0, r8, lsr r7
   149f8:	andeq	r0, r0, r0, lsl r7
   149fc:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   14a00:	muleq	r0, r4, r6
   14a04:	andeq	r0, r0, r4, ror #12
   14a08:	andeq	r0, r0, r4, lsl #12
   14a0c:			; <UNDEFINED> instruction: 0x000005bc
   14a10:	muleq	r0, ip, r5
   14a14:	andeq	r0, r0, r0, ror #10
   14a18:	andeq	r0, r0, r0, lsr #10
   14a1c:	andeq	r0, r0, r0, ror #9
   14a20:	muleq	r0, ip, r4
   14a24:	andeq	r0, r0, r4, asr r4
   14a28:	andeq	r0, r0, r4, lsl r4
   14a2c:	ldrdeq	r0, [r0], -r8
   14a30:			; <UNDEFINED> instruction: 0x000003b8
   14a34:	andeq	r0, r0, r8, ror r3
   14a38:	andeq	r0, r0, r0, ror r3
   14a3c:	andeq	r0, r0, ip, lsr #6
   14a40:			; <UNDEFINED> instruction: 0x000002b8
   14a44:	andeq	r0, r0, ip, ror r2

00014a48 <table_get_cell_ptr@@Base>:
   14a48:	str	r4, [sp, #-8]!
   14a4c:	mov	r4, r2
   14a50:	str	lr, [sp, #4]
   14a54:	bl	134c0 <table_get_row_ptr@@Base>
   14a58:	ldr	r0, [r0]
   14a5c:	add	r0, r0, r4, lsl #2
   14a60:	ldr	r4, [sp]
   14a64:	add	sp, sp, #4
   14a68:	pop	{pc}		; (ldr pc, [sp], #4)

00014a6c <table_cell_init@@Base>:
   14a6c:	str	r4, [sp, #-8]!
   14a70:	str	lr, [sp, #4]
   14a74:	bl	14a48 <table_get_cell_ptr@@Base>
   14a78:	mov	r3, #0
   14a7c:	ldr	r4, [sp]
   14a80:	add	sp, sp, #4
   14a84:	str	r3, [r0]
   14a88:	pop	{pc}		; (ldr pc, [sp], #4)

00014a8c <table_cell_destroy@@Base>:
   14a8c:	strd	r4, [sp, #-16]!
   14a90:	mov	r4, r2
   14a94:	mov	r5, r0
   14a98:	str	r6, [sp, #8]
   14a9c:	mov	r6, r1
   14aa0:	mov	r1, r2
   14aa4:	str	lr, [sp, #12]
   14aa8:	bl	12980 <table_get_column_data_type@@Base>
   14aac:	cmp	r0, #23
   14ab0:	bne	14ac4 <table_cell_destroy@@Base+0x38>
   14ab4:	ldrd	r4, [sp]
   14ab8:	ldr	r6, [sp, #8]
   14abc:	add	sp, sp, #12
   14ac0:	pop	{pc}		; (ldr pc, [sp], #4)
   14ac4:	mov	r2, r4
   14ac8:	mov	r1, r6
   14acc:	mov	r0, r5
   14ad0:	bl	14a48 <table_get_cell_ptr@@Base>
   14ad4:	ldr	r0, [r0]
   14ad8:	cmp	r0, #0
   14adc:	beq	14ab4 <table_cell_destroy@@Base+0x28>
   14ae0:	ldrd	r4, [sp]
   14ae4:	ldr	r6, [sp, #8]
   14ae8:	ldr	lr, [sp, #12]
   14aec:	add	sp, sp, #16
   14af0:	b	11a60 <free@plt>

00014af4 <table_cell_nullify@@Base>:
   14af4:	str	r4, [sp, #-8]!
   14af8:	str	lr, [sp, #4]
   14afc:	bl	14a48 <table_get_cell_ptr@@Base>
   14b00:	mov	r4, r0
   14b04:	ldr	r0, [r0]
   14b08:	cmp	r0, #0
   14b0c:	beq	14b1c <table_cell_nullify@@Base+0x28>
   14b10:	bl	11a60 <free@plt>
   14b14:	mov	r3, #0
   14b18:	str	r3, [r4]
   14b1c:	ldr	r4, [sp]
   14b20:	add	sp, sp, #4
   14b24:	mov	r0, #0
   14b28:	pop	{pc}		; (ldr pc, [sp], #4)

00014b2c <__libc_csu_init@@Base>:
   14b2c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   14b30:	mov	r7, r0
   14b34:	ldr	r6, [pc, #72]	; 14b84 <__libc_csu_init@@Base+0x58>
   14b38:	ldr	r5, [pc, #72]	; 14b88 <__libc_csu_init@@Base+0x5c>
   14b3c:	add	r6, pc, r6
   14b40:	add	r5, pc, r5
   14b44:	sub	r6, r6, r5
   14b48:	mov	r8, r1
   14b4c:	mov	r9, r2
   14b50:	bl	11a28 <strcmp@plt-0x20>
   14b54:	asrs	r6, r6, #2
   14b58:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   14b5c:	mov	r4, #0
   14b60:	add	r4, r4, #1
   14b64:	ldr	r3, [r5], #4
   14b68:	mov	r2, r9
   14b6c:	mov	r1, r8
   14b70:	mov	r0, r7
   14b74:	blx	r3
   14b78:	cmp	r6, r4
   14b7c:	bne	14b60 <__libc_csu_init@@Base+0x34>
   14b80:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   14b84:	ldrdeq	r0, [r1], -r0	; <UNPREDICTABLE>
   14b88:	andeq	r0, r1, r8, asr #7

00014b8c <__libc_csu_fini@@Base>:
   14b8c:	bx	lr

Disassembly of section .fini:

00014b90 <.fini>:
   14b90:	push	{r3, lr}
   14b94:	pop	{r3, pc}
