##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for PWM_Clock
		4.3::Critical Path Report for Servo_Clock
		4.4::Critical Path Report for Timer_Clock
		4.5::Critical Path Report for XBee_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. XBee_IntClock:R)
		5.2::Critical Path Report for (Timer_Clock:R vs. Timer_Clock:R)
		5.3::Critical Path Report for (PWM_Clock:R vs. PWM_Clock:R)
		5.4::Critical Path Report for (Servo_Clock:R vs. Servo_Clock:R)
		5.5::Critical Path Report for (XBee_IntClock:R vs. XBee_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 9
Clock: CyBUS_CLK      | Frequency: 57.19 MHz  | Target: 24.00 MHz  | 
Clock: CyILO          | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO          | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK   | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT      | N/A                   | Target: 24.00 MHz  | 
Clock: PWM_Clock      | Frequency: 62.72 MHz  | Target: 8.00 MHz   | 
Clock: Servo_Clock    | Frequency: 63.06 MHz  | Target: 1.00 MHz   | 
Clock: Timer_Clock    | Frequency: 38.87 MHz  | Target: 12.00 MHz  | 
Clock: XBee_IntClock  | Frequency: 57.19 MHz  | Target: 0.92 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock   Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK      XBee_IntClock  41666.7          24180       N/A              N/A         N/A              N/A         N/A              N/A         
PWM_Clock      PWM_Clock      125000           109056      N/A              N/A         N/A              N/A         N/A              N/A         
Servo_Clock    Servo_Clock    1e+006           984143      N/A              N/A         N/A              N/A         N/A              N/A         
Timer_Clock    Timer_Clock    83333.3          57605       N/A              N/A         N/A              N/A         N/A              N/A         
XBee_IntClock  XBee_IntClock  1.08333e+006     1065864     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name           Setup to Clk  Clock Name:Phase  
------------------  ------------  ----------------  
Hall_Sensor(0)_PAD  25845         Timer_Clock:R     


                       3.2::Clock to Out
                       -----------------

Port Name         Clock to Out  Clock Name:Phase  
----------------  ------------  ----------------  
Motor_PWM(0)_PAD  22421         PWM_Clock:R       
Servo_PWM(0)_PAD  23210         Servo_Clock:R     
Tx_1(0)_PAD       29258         XBee_IntClock:R   


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 57.19 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \XBee:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \XBee:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24180p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. XBee_IntClock:R#2)   41667
- Setup time                                            -3470
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14017
-------------------------------------   ----- 
End-of-path arrival time (ps)           14017
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell11            0      0  RISE       1

Data path
pin name                                model name      delay     AT  slack  edge  Fanout
--------------------------------------  --------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                              iocell11         2133   2133  24180  RISE       1
\XBee:BUART:rx_postpoll\/main_1         macrocell10      5637   7770  24180  RISE       1
\XBee:BUART:rx_postpoll\/q              macrocell10      3350  11120  24180  RISE       1
\XBee:BUART:sRX:RxShifter:u0\/route_si  datapathcell11   2896  14017  24180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxShifter:u0\/clock                        datapathcell11      0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for PWM_Clock
***************************************
Clock: PWM_Clock
Frequency: 62.72 MHz | Target: 8.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 109056p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   125000
- Setup time                                        -4230
------------------------------------------------   ------ 
End-of-path required time (ps)                     120770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11714
-------------------------------------   ----- 
End-of-path arrival time (ps)           11714
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell5       0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell5    760    760  109056  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell6      0    760  109056  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell6   2740   3500  109056  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell5   3084   6584  109056  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell5   5130  11714  109056  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell6      0  11714  109056  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/clock                           datapathcell6       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for Servo_Clock
*****************************************
Clock: Servo_Clock
Frequency: 63.06 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Servo:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \Servo:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 984143p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Servo_Clock:R#1 vs. Servo_Clock:R#2)   1000000
- Setup time                                             -4230
----------------------------------------------------   ------- 
End-of-path required time (ps)                          995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11627
-------------------------------------   ----- 
End-of-path arrival time (ps)           11627
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell7       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\Servo:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell7    760    760  984143  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell8      0    760  984143  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell8   2740   3500  984143  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell7   2997   6497  984143  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell7   5130  11627  984143  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell8      0  11627  984143  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell8       0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for Timer_Clock
*****************************************
Clock: Timer_Clock
Frequency: 38.87 MHz | Target: 12.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Timer:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 57605p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Timer_Clock:R#1 vs. Timer_Clock:R#2)   83333
- Setup time                                           -4230
----------------------------------------------------   ----- 
End-of-path required time (ps)                         79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21499
-------------------------------------   ----- 
End-of-path arrival time (ps)           21499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT32:timerdp:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell1    760    760  57605  RISE       1
\Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell2      0    760  57605  RISE       1
\Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell2   1210   1970  57605  RISE       1
\Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell3      0   1970  57605  RISE       1
\Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell3   1210   3180  57605  RISE       1
\Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell4      0   3180  57605  RISE       1
\Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell4   2740   5920  57605  RISE       1
\Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell1   3849   9769  57605  RISE       1
\Timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell1   5130  14899  57605  RISE       1
\Timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell2      0  14899  57605  RISE       1
\Timer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell2   3300  18199  57605  RISE       1
\Timer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell3      0  18199  57605  RISE       1
\Timer:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell3   3300  21499  57605  RISE       1
\Timer:TimerUDB:sT32:timerdp:u3\/ci         datapathcell4      0  21499  57605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT32:timerdp:u3\/clock                     datapathcell4       0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for XBee_IntClock
*******************************************
Clock: XBee_IntClock
Frequency: 57.19 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \XBee:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \XBee:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24180p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. XBee_IntClock:R#2)   41667
- Setup time                                            -3470
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14017
-------------------------------------   ----- 
End-of-path arrival time (ps)           14017
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell11            0      0  RISE       1

Data path
pin name                                model name      delay     AT  slack  edge  Fanout
--------------------------------------  --------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                              iocell11         2133   2133  24180  RISE       1
\XBee:BUART:rx_postpoll\/main_1         macrocell10      5637   7770  24180  RISE       1
\XBee:BUART:rx_postpoll\/q              macrocell10      3350  11120  24180  RISE       1
\XBee:BUART:sRX:RxShifter:u0\/route_si  datapathcell11   2896  14017  24180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxShifter:u0\/clock                        datapathcell11      0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. XBee_IntClock:R)
***************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \XBee:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \XBee:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24180p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. XBee_IntClock:R#2)   41667
- Setup time                                            -3470
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14017
-------------------------------------   ----- 
End-of-path arrival time (ps)           14017
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell11            0      0  RISE       1

Data path
pin name                                model name      delay     AT  slack  edge  Fanout
--------------------------------------  --------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                              iocell11         2133   2133  24180  RISE       1
\XBee:BUART:rx_postpoll\/main_1         macrocell10      5637   7770  24180  RISE       1
\XBee:BUART:rx_postpoll\/q              macrocell10      3350  11120  24180  RISE       1
\XBee:BUART:sRX:RxShifter:u0\/route_si  datapathcell11   2896  14017  24180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxShifter:u0\/clock                        datapathcell11      0      0  RISE       1


5.2::Critical Path Report for (Timer_Clock:R vs. Timer_Clock:R)
***************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Timer:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 57605p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Timer_Clock:R#1 vs. Timer_Clock:R#2)   83333
- Setup time                                           -4230
----------------------------------------------------   ----- 
End-of-path required time (ps)                         79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21499
-------------------------------------   ----- 
End-of-path arrival time (ps)           21499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT32:timerdp:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell1    760    760  57605  RISE       1
\Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell2      0    760  57605  RISE       1
\Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell2   1210   1970  57605  RISE       1
\Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell3      0   1970  57605  RISE       1
\Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell3   1210   3180  57605  RISE       1
\Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell4      0   3180  57605  RISE       1
\Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell4   2740   5920  57605  RISE       1
\Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell1   3849   9769  57605  RISE       1
\Timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell1   5130  14899  57605  RISE       1
\Timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell2      0  14899  57605  RISE       1
\Timer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell2   3300  18199  57605  RISE       1
\Timer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell3      0  18199  57605  RISE       1
\Timer:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell3   3300  21499  57605  RISE       1
\Timer:TimerUDB:sT32:timerdp:u3\/ci         datapathcell4      0  21499  57605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT32:timerdp:u3\/clock                     datapathcell4       0      0  RISE       1


5.3::Critical Path Report for (PWM_Clock:R vs. PWM_Clock:R)
***********************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 109056p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   125000
- Setup time                                        -4230
------------------------------------------------   ------ 
End-of-path required time (ps)                     120770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11714
-------------------------------------   ----- 
End-of-path arrival time (ps)           11714
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell5       0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell5    760    760  109056  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell6      0    760  109056  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell6   2740   3500  109056  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell5   3084   6584  109056  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell5   5130  11714  109056  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell6      0  11714  109056  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/clock                           datapathcell6       0      0  RISE       1


5.4::Critical Path Report for (Servo_Clock:R vs. Servo_Clock:R)
***************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Servo:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \Servo:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 984143p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Servo_Clock:R#1 vs. Servo_Clock:R#2)   1000000
- Setup time                                             -4230
----------------------------------------------------   ------- 
End-of-path required time (ps)                          995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11627
-------------------------------------   ----- 
End-of-path arrival time (ps)           11627
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell7       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\Servo:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell7    760    760  984143  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell8      0    760  984143  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell8   2740   3500  984143  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell7   2997   6497  984143  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell7   5130  11627  984143  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell8      0  11627  984143  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell8       0      0  RISE       1


5.5::Critical Path Report for (XBee_IntClock:R vs. XBee_IntClock:R)
*******************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:tx_state_1\/q
Path End       : \XBee:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \XBee:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1065864p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -6190
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11279
-------------------------------------   ----- 
End-of-path arrival time (ps)           11279
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_1\/clock_0                            macrocell26         0      0  RISE       1

Data path
pin name                                       model name      delay     AT    slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -------  ----  ------
\XBee:BUART:tx_state_1\/q                      macrocell26      1250   1250  1065864  RISE       1
\XBee:BUART:counter_load_not\/main_0           macrocell6       4385   5635  1065864  RISE       1
\XBee:BUART:counter_load_not\/q                macrocell6       3350   8985  1065864  RISE       1
\XBee:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell10   2294  11279  1065864  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell10      0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \XBee:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \XBee:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24180p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. XBee_IntClock:R#2)   41667
- Setup time                                            -3470
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14017
-------------------------------------   ----- 
End-of-path arrival time (ps)           14017
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell11            0      0  RISE       1

Data path
pin name                                model name      delay     AT  slack  edge  Fanout
--------------------------------------  --------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                              iocell11         2133   2133  24180  RISE       1
\XBee:BUART:rx_postpoll\/main_1         macrocell10      5637   7770  24180  RISE       1
\XBee:BUART:rx_postpoll\/q              macrocell10      3350  11120  24180  RISE       1
\XBee:BUART:sRX:RxShifter:u0\/route_si  datapathcell11   2896  14017  24180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxShifter:u0\/clock                        datapathcell11      0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \XBee:BUART:rx_state_0\/main_9
Capture Clock  : \XBee:BUART:rx_state_0\/clock_0
Path slack     : 29483p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. XBee_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8674
-------------------------------------   ---- 
End-of-path arrival time (ps)           8674
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell11            0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                      iocell11      2133   2133  24180  RISE       1
\XBee:BUART:rx_state_0\/main_9  macrocell31   6541   8674  29483  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_0\/clock_0                            macrocell31         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \XBee:BUART:rx_state_2\/main_8
Capture Clock  : \XBee:BUART:rx_state_2\/clock_0
Path slack     : 29641p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. XBee_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8516
-------------------------------------   ---- 
End-of-path arrival time (ps)           8516
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell11            0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                      iocell11      2133   2133  24180  RISE       1
\XBee:BUART:rx_state_2\/main_8  macrocell34   6383   8516  29641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_2\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \XBee:BUART:rx_status_3\/main_6
Capture Clock  : \XBee:BUART:rx_status_3\/clock_0
Path slack     : 29641p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. XBee_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8516
-------------------------------------   ---- 
End-of-path arrival time (ps)           8516
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell11            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                       iocell11      2133   2133  24180  RISE       1
\XBee:BUART:rx_status_3\/main_6  macrocell39   6383   8516  29641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_status_3\/clock_0                           macrocell39         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \XBee:BUART:pollcount_1\/main_3
Capture Clock  : \XBee:BUART:pollcount_1\/clock_0
Path slack     : 30386p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. XBee_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7770
-------------------------------------   ---- 
End-of-path arrival time (ps)           7770
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell11            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                       iocell11      2133   2133  24180  RISE       1
\XBee:BUART:pollcount_1\/main_3  macrocell37   5637   7770  30386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:pollcount_1\/clock_0                           macrocell37         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \XBee:BUART:rx_last\/main_0
Capture Clock  : \XBee:BUART:rx_last\/clock_0
Path slack     : 30386p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. XBee_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7770
-------------------------------------   ---- 
End-of-path arrival time (ps)           7770
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell11            0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                   iocell11      2133   2133  24180  RISE       1
\XBee:BUART:rx_last\/main_0  macrocell40   5637   7770  30386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_last\/clock_0                               macrocell40         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \XBee:BUART:pollcount_0\/main_2
Capture Clock  : \XBee:BUART:pollcount_0\/clock_0
Path slack     : 30393p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. XBee_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7764
-------------------------------------   ---- 
End-of-path arrival time (ps)           7764
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell11            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                       iocell11      2133   2133  24180  RISE       1
\XBee:BUART:pollcount_0\/main_2  macrocell38   5631   7764  30393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:pollcount_0\/clock_0                           macrocell38         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Timer:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 57605p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Timer_Clock:R#1 vs. Timer_Clock:R#2)   83333
- Setup time                                           -4230
----------------------------------------------------   ----- 
End-of-path required time (ps)                         79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21499
-------------------------------------   ----- 
End-of-path arrival time (ps)           21499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT32:timerdp:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell1    760    760  57605  RISE       1
\Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell2      0    760  57605  RISE       1
\Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell2   1210   1970  57605  RISE       1
\Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell3      0   1970  57605  RISE       1
\Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell3   1210   3180  57605  RISE       1
\Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell4      0   3180  57605  RISE       1
\Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell4   2740   5920  57605  RISE       1
\Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell1   3849   9769  57605  RISE       1
\Timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell1   5130  14899  57605  RISE       1
\Timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell2      0  14899  57605  RISE       1
\Timer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell2   3300  18199  57605  RISE       1
\Timer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell3      0  18199  57605  RISE       1
\Timer:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell3   3300  21499  57605  RISE       1
\Timer:TimerUDB:sT32:timerdp:u3\/ci         datapathcell4      0  21499  57605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT32:timerdp:u3\/clock                     datapathcell4       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Timer:TimerUDB:sT32:timerdp:u2\/ci
Capture Clock  : \Timer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 60905p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Timer_Clock:R#1 vs. Timer_Clock:R#2)   83333
- Setup time                                           -4230
----------------------------------------------------   ----- 
End-of-path required time (ps)                         79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18199
-------------------------------------   ----- 
End-of-path arrival time (ps)           18199
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT32:timerdp:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell1    760    760  57605  RISE       1
\Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell2      0    760  57605  RISE       1
\Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell2   1210   1970  57605  RISE       1
\Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell3      0   1970  57605  RISE       1
\Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell3   1210   3180  57605  RISE       1
\Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell4      0   3180  57605  RISE       1
\Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell4   2740   5920  57605  RISE       1
\Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell1   3849   9769  57605  RISE       1
\Timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell1   5130  14899  57605  RISE       1
\Timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell2      0  14899  57605  RISE       1
\Timer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell2   3300  18199  57605  RISE       1
\Timer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell3      0  18199  60905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT32:timerdp:u2\/clock                     datapathcell3       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Timer:TimerUDB:sT32:timerdp:u1\/ci
Capture Clock  : \Timer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 64205p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Timer_Clock:R#1 vs. Timer_Clock:R#2)   83333
- Setup time                                           -4230
----------------------------------------------------   ----- 
End-of-path required time (ps)                         79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14899
-------------------------------------   ----- 
End-of-path arrival time (ps)           14899
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT32:timerdp:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell1    760    760  57605  RISE       1
\Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell2      0    760  57605  RISE       1
\Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell2   1210   1970  57605  RISE       1
\Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell3      0   1970  57605  RISE       1
\Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell3   1210   3180  57605  RISE       1
\Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell4      0   3180  57605  RISE       1
\Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell4   2740   5920  57605  RISE       1
\Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell1   3849   9769  57605  RISE       1
\Timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell1   5130  14899  57605  RISE       1
\Timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell2      0  14899  64205  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT32:timerdp:u1\/clock                     datapathcell2       0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer:TimerUDB:sT32:timerdp:u2\/f0_load
Capture Clock  : \Timer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 66692p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Timer_Clock:R#1 vs. Timer_Clock:R#2)   83333
- Setup time                                           -3130
----------------------------------------------------   ----- 
End-of-path required time (ps)                         80203

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13511
-------------------------------------   ----- 
End-of-path arrival time (ps)           13511
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock            controlcell1        0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  63216  RISE       1
\Timer:TimerUDB:capt_fifo_load\/main_1               macrocell1      2966   4176  66692  RISE       1
\Timer:TimerUDB:capt_fifo_load\/q                    macrocell1      3350   7526  66692  RISE       1
\Timer:TimerUDB:sT32:timerdp:u2\/f0_load             datapathcell3   5985  13511  66692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT32:timerdp:u2\/clock                     datapathcell3       0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer:TimerUDB:sT32:timerdp:u3\/f0_load
Capture Clock  : \Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 67250p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Timer_Clock:R#1 vs. Timer_Clock:R#2)   83333
- Setup time                                           -3130
----------------------------------------------------   ----- 
End-of-path required time (ps)                         80203

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12953
-------------------------------------   ----- 
End-of-path arrival time (ps)           12953
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock            controlcell1        0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  63216  RISE       1
\Timer:TimerUDB:capt_fifo_load\/main_1               macrocell1      2966   4176  66692  RISE       1
\Timer:TimerUDB:capt_fifo_load\/q                    macrocell1      3350   7526  66692  RISE       1
\Timer:TimerUDB:sT32:timerdp:u3\/f0_load             datapathcell4   5427  12953  67250  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT32:timerdp:u3\/clock                     datapathcell4       0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer:TimerUDB:capt_int_temp\/main_2
Capture Clock  : \Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 67271p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Timer_Clock:R#1 vs. Timer_Clock:R#2)   83333
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12552
-------------------------------------   ----- 
End-of-path arrival time (ps)           12552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock            controlcell1        0      0  RISE       1

Data path
pin name                                             model name    delay     AT  slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1   1210   1210  63216  RISE       1
\Timer:TimerUDB:capt_fifo_load\/main_1               macrocell1     2966   4176  66692  RISE       1
\Timer:TimerUDB:capt_fifo_load\/q                    macrocell1     3350   7526  66692  RISE       1
\Timer:TimerUDB:capt_int_temp\/main_2                macrocell16    5026  12552  67271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:capt_int_temp\/clock_0                     macrocell16         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Timer:TimerUDB:sT32:timerdp:u1\/cs_addr_0
Capture Clock  : \Timer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 67361p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Timer_Clock:R#1 vs. Timer_Clock:R#2)   83333
- Setup time                                           -6060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9912
-------------------------------------   ---- 
End-of-path arrival time (ps)           9912
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT32:timerdp:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell1    760    760  57605  RISE       1
\Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell2      0    760  57605  RISE       1
\Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell2   1210   1970  57605  RISE       1
\Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell3      0   1970  57605  RISE       1
\Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell3   1210   3180  57605  RISE       1
\Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell4      0   3180  57605  RISE       1
\Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell4   2740   5920  57605  RISE       1
\Timer:TimerUDB:sT32:timerdp:u1\/cs_addr_0  datapathcell2   3992   9912  67361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT32:timerdp:u1\/clock                     datapathcell2       0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0
Capture Clock  : \Timer:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 67505p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Timer_Clock:R#1 vs. Timer_Clock:R#2)   83333
- Setup time                                           -6060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9769
-------------------------------------   ---- 
End-of-path arrival time (ps)           9769
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT32:timerdp:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell1    760    760  57605  RISE       1
\Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell2      0    760  57605  RISE       1
\Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell2   1210   1970  57605  RISE       1
\Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell3      0   1970  57605  RISE       1
\Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell3   1210   3180  57605  RISE       1
\Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell4      0   3180  57605  RISE       1
\Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell4   2740   5920  57605  RISE       1
\Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell1   3849   9769  67505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT32:timerdp:u0\/clock                     datapathcell1       0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 68145p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Timer_Clock:R#1 vs. Timer_Clock:R#2)   83333
- Setup time                                            -500
----------------------------------------------------   ----- 
End-of-path required time (ps)                         82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14688
-------------------------------------   ----- 
End-of-path arrival time (ps)           14688
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT32:timerdp:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer:TimerUDB:sT32:timerdp:u0\/z0       datapathcell1    760    760  57605  RISE       1
\Timer:TimerUDB:sT32:timerdp:u1\/z0i      datapathcell2      0    760  57605  RISE       1
\Timer:TimerUDB:sT32:timerdp:u1\/z0       datapathcell2   1210   1970  57605  RISE       1
\Timer:TimerUDB:sT32:timerdp:u2\/z0i      datapathcell3      0   1970  57605  RISE       1
\Timer:TimerUDB:sT32:timerdp:u2\/z0       datapathcell3   1210   3180  57605  RISE       1
\Timer:TimerUDB:sT32:timerdp:u3\/z0i      datapathcell4      0   3180  57605  RISE       1
\Timer:TimerUDB:sT32:timerdp:u3\/z0_comb  datapathcell4   2740   5920  57605  RISE       1
\Timer:TimerUDB:status_tc\/main_1         macrocell2      3095   9015  68145  RISE       1
\Timer:TimerUDB:status_tc\/q              macrocell2      3350  12365  68145  RISE       1
\Timer:TimerUDB:rstSts:stsreg\/status_0   statusicell1    2323  14688  68145  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:rstSts:stsreg\/clock                       statusicell1        0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Timer:TimerUDB:sT32:timerdp:u2\/cs_addr_0
Capture Clock  : \Timer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 68264p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Timer_Clock:R#1 vs. Timer_Clock:R#2)   83333
- Setup time                                           -6060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9009
-------------------------------------   ---- 
End-of-path arrival time (ps)           9009
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT32:timerdp:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell1    760    760  57605  RISE       1
\Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell2      0    760  57605  RISE       1
\Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell2   1210   1970  57605  RISE       1
\Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell3      0   1970  57605  RISE       1
\Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell3   1210   3180  57605  RISE       1
\Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell4      0   3180  57605  RISE       1
\Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell4   2740   5920  57605  RISE       1
\Timer:TimerUDB:sT32:timerdp:u2\/cs_addr_0  datapathcell3   3089   9009  68264  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT32:timerdp:u2\/clock                     datapathcell3       0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Timer:TimerUDB:sT32:timerdp:u3\/cs_addr_0
Capture Clock  : \Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 68415p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Timer_Clock:R#1 vs. Timer_Clock:R#2)   83333
- Setup time                                           -6060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8858
-------------------------------------   ---- 
End-of-path arrival time (ps)           8858
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT32:timerdp:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell1    760    760  57605  RISE       1
\Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell2      0    760  57605  RISE       1
\Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell2   1210   1970  57605  RISE       1
\Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell3      0   1970  57605  RISE       1
\Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell3   1210   3180  57605  RISE       1
\Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell4      0   3180  57605  RISE       1
\Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell4   2740   5920  57605  RISE       1
\Timer:TimerUDB:sT32:timerdp:u3\/cs_addr_0  datapathcell4   2938   8858  68415  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT32:timerdp:u3\/clock                     datapathcell4       0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer:TimerUDB:int_capt_count_0\/main_2
Capture Clock  : \Timer:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 68718p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Timer_Clock:R#1 vs. Timer_Clock:R#2)   83333
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11105
-------------------------------------   ----- 
End-of-path arrival time (ps)           11105
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock            controlcell1        0      0  RISE       1

Data path
pin name                                             model name    delay     AT  slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1   1210   1210  63216  RISE       1
\Timer:TimerUDB:capt_fifo_load\/main_1               macrocell1     2966   4176  66692  RISE       1
\Timer:TimerUDB:capt_fifo_load\/q                    macrocell1     3350   7526  66692  RISE       1
\Timer:TimerUDB:int_capt_count_0\/main_2             macrocell15    3579  11105  68718  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:int_capt_count_0\/clock_0                  macrocell15         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer:TimerUDB:int_capt_count_1\/main_2
Capture Clock  : \Timer:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 68861p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Timer_Clock:R#1 vs. Timer_Clock:R#2)   83333
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10962
-------------------------------------   ----- 
End-of-path arrival time (ps)           10962
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock            controlcell1        0      0  RISE       1

Data path
pin name                                             model name    delay     AT  slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1   1210   1210  63216  RISE       1
\Timer:TimerUDB:capt_fifo_load\/main_1               macrocell1     2966   4176  66692  RISE       1
\Timer:TimerUDB:capt_fifo_load\/q                    macrocell1     3350   7526  66692  RISE       1
\Timer:TimerUDB:int_capt_count_1\/main_2             macrocell14    3436  10962  68861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:int_capt_count_1\/clock_0                  macrocell14         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer:TimerUDB:sT32:timerdp:u0\/f0_load
Capture Clock  : \Timer:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 69088p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Timer_Clock:R#1 vs. Timer_Clock:R#2)   83333
- Setup time                                           -3130
----------------------------------------------------   ----- 
End-of-path required time (ps)                         80203

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11115
-------------------------------------   ----- 
End-of-path arrival time (ps)           11115
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock            controlcell1        0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  63216  RISE       1
\Timer:TimerUDB:capt_fifo_load\/main_1               macrocell1      2966   4176  66692  RISE       1
\Timer:TimerUDB:capt_fifo_load\/q                    macrocell1      3350   7526  66692  RISE       1
\Timer:TimerUDB:sT32:timerdp:u0\/f0_load             datapathcell1   3589  11115  69088  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT32:timerdp:u0\/clock                     datapathcell1       0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer:TimerUDB:sT32:timerdp:u1\/f0_load
Capture Clock  : \Timer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 69211p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Timer_Clock:R#1 vs. Timer_Clock:R#2)   83333
- Setup time                                           -3130
----------------------------------------------------   ----- 
End-of-path required time (ps)                         80203

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10992
-------------------------------------   ----- 
End-of-path arrival time (ps)           10992
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock            controlcell1        0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  63216  RISE       1
\Timer:TimerUDB:capt_fifo_load\/main_1               macrocell1      2966   4176  66692  RISE       1
\Timer:TimerUDB:capt_fifo_load\/q                    macrocell1      3350   7526  66692  RISE       1
\Timer:TimerUDB:sT32:timerdp:u1\/f0_load             datapathcell2   3466  10992  69211  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT32:timerdp:u1\/clock                     datapathcell2       0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer:TimerUDB:sT32:timerdp:u3\/cs_addr_1
Capture Clock  : \Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 71850p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Timer_Clock:R#1 vs. Timer_Clock:R#2)   83333
- Setup time                                           -6060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5424
-------------------------------------   ---- 
End-of-path arrival time (ps)           5424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock            controlcell1        0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  63216  RISE       1
\Timer:TimerUDB:sT32:timerdp:u3\/cs_addr_1           datapathcell4   4214   5424  71850  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT32:timerdp:u3\/clock                     datapathcell4       0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer:TimerUDB:sT32:timerdp:u2\/cs_addr_1
Capture Clock  : \Timer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 71854p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Timer_Clock:R#1 vs. Timer_Clock:R#2)   83333
- Setup time                                           -6060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5419
-------------------------------------   ---- 
End-of-path arrival time (ps)           5419
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock            controlcell1        0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  63216  RISE       1
\Timer:TimerUDB:sT32:timerdp:u2\/cs_addr_1           datapathcell3   4209   5419  71854  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT32:timerdp:u2\/clock                     datapathcell3       0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_1
Capture Clock  : \Timer:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 73116p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Timer_Clock:R#1 vs. Timer_Clock:R#2)   83333
- Setup time                                           -6060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4158
-------------------------------------   ---- 
End-of-path arrival time (ps)           4158
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock            controlcell1        0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  63216  RISE       1
\Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_1           datapathcell1   2948   4158  73116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT32:timerdp:u0\/clock                     datapathcell1       0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer:TimerUDB:sT32:timerdp:u1\/cs_addr_1
Capture Clock  : \Timer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 73120p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Timer_Clock:R#1 vs. Timer_Clock:R#2)   83333
- Setup time                                           -6060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4153
-------------------------------------   ---- 
End-of-path arrival time (ps)           4153
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock            controlcell1        0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  63216  RISE       1
\Timer:TimerUDB:sT32:timerdp:u1\/cs_addr_1           datapathcell2   2943   4153  73120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT32:timerdp:u1\/clock                     datapathcell2       0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \Timer:TimerUDB:capt_int_temp\/main_1
Capture Clock  : \Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 74692p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Timer_Clock:R#1 vs. Timer_Clock:R#2)   83333
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5131
-------------------------------------   ---- 
End-of-path arrival time (ps)           5131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock            controlcell1        0      0  RISE       1

Data path
pin name                                             model name    delay     AT  slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell1   1210   1210  74692  RISE       1
\Timer:TimerUDB:capt_int_temp\/main_1                macrocell16    3921   5131  74692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:capt_int_temp\/clock_0                     macrocell16         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:int_capt_count_0\/q
Path End       : \Timer:TimerUDB:capt_int_temp\/main_4
Capture Clock  : \Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 74870p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Timer_Clock:R#1 vs. Timer_Clock:R#2)   83333
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4953
-------------------------------------   ---- 
End-of-path arrival time (ps)           4953
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:int_capt_count_0\/clock_0                  macrocell15         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\Timer:TimerUDB:int_capt_count_0\/q    macrocell15   1250   1250  74870  RISE       1
\Timer:TimerUDB:capt_int_temp\/main_4  macrocell16   3703   4953  74870  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:capt_int_temp\/clock_0                     macrocell16         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:int_capt_count_1\/q
Path End       : \Timer:TimerUDB:capt_int_temp\/main_3
Capture Clock  : \Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 74900p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Timer_Clock:R#1 vs. Timer_Clock:R#2)   83333
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4923
-------------------------------------   ---- 
End-of-path arrival time (ps)           4923
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:int_capt_count_1\/clock_0                  macrocell14         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\Timer:TimerUDB:int_capt_count_1\/q    macrocell14   1250   1250  74900  RISE       1
\Timer:TimerUDB:capt_int_temp\/main_3  macrocell16   3673   4923  74900  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:capt_int_temp\/clock_0                     macrocell16         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \Timer:TimerUDB:capt_int_temp\/main_0
Capture Clock  : \Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 74905p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Timer_Clock:R#1 vs. Timer_Clock:R#2)   83333
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4918
-------------------------------------   ---- 
End-of-path arrival time (ps)           4918
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock            controlcell1        0      0  RISE       1

Data path
pin name                                             model name    delay     AT  slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell1   1210   1210  74905  RISE       1
\Timer:TimerUDB:capt_int_temp\/main_0                macrocell16    3708   4918  74905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:capt_int_temp\/clock_0                     macrocell16         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \Timer:TimerUDB:int_capt_count_0\/main_1
Capture Clock  : \Timer:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 75456p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Timer_Clock:R#1 vs. Timer_Clock:R#2)   83333
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4367
-------------------------------------   ---- 
End-of-path arrival time (ps)           4367
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock            controlcell1        0      0  RISE       1

Data path
pin name                                             model name    delay     AT  slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell1   1210   1210  74692  RISE       1
\Timer:TimerUDB:int_capt_count_0\/main_1             macrocell15    3157   4367  75456  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:int_capt_count_0\/clock_0                  macrocell15         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \Timer:TimerUDB:int_capt_count_1\/main_1
Capture Clock  : \Timer:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 75486p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Timer_Clock:R#1 vs. Timer_Clock:R#2)   83333
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4337
-------------------------------------   ---- 
End-of-path arrival time (ps)           4337
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock            controlcell1        0      0  RISE       1

Data path
pin name                                             model name    delay     AT  slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell1   1210   1210  74692  RISE       1
\Timer:TimerUDB:int_capt_count_1\/main_1             macrocell14    3127   4337  75486  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:int_capt_count_1\/clock_0                  macrocell14         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:int_capt_count_0\/q
Path End       : \Timer:TimerUDB:int_capt_count_0\/main_4
Capture Clock  : \Timer:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 75785p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Timer_Clock:R#1 vs. Timer_Clock:R#2)   83333
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4039
-------------------------------------   ---- 
End-of-path arrival time (ps)           4039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:int_capt_count_0\/clock_0                  macrocell15         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\Timer:TimerUDB:int_capt_count_0\/q       macrocell15   1250   1250  74870  RISE       1
\Timer:TimerUDB:int_capt_count_0\/main_4  macrocell15   2789   4039  75785  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:int_capt_count_0\/clock_0                  macrocell15         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:int_capt_count_0\/q
Path End       : \Timer:TimerUDB:int_capt_count_1\/main_4
Capture Clock  : \Timer:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 75786p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Timer_Clock:R#1 vs. Timer_Clock:R#2)   83333
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4037
-------------------------------------   ---- 
End-of-path arrival time (ps)           4037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:int_capt_count_0\/clock_0                  macrocell15         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\Timer:TimerUDB:int_capt_count_0\/q       macrocell15   1250   1250  74870  RISE       1
\Timer:TimerUDB:int_capt_count_1\/main_4  macrocell14   2787   4037  75786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:int_capt_count_1\/clock_0                  macrocell14         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:int_capt_count_1\/q
Path End       : \Timer:TimerUDB:int_capt_count_0\/main_3
Capture Clock  : \Timer:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 75788p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Timer_Clock:R#1 vs. Timer_Clock:R#2)   83333
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           4035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:int_capt_count_1\/clock_0                  macrocell14         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\Timer:TimerUDB:int_capt_count_1\/q       macrocell14   1250   1250  74900  RISE       1
\Timer:TimerUDB:int_capt_count_0\/main_3  macrocell15   2785   4035  75788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:int_capt_count_0\/clock_0                  macrocell15         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:int_capt_count_1\/q
Path End       : \Timer:TimerUDB:int_capt_count_1\/main_3
Capture Clock  : \Timer:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 75805p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Timer_Clock:R#1 vs. Timer_Clock:R#2)   83333
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4018
-------------------------------------   ---- 
End-of-path arrival time (ps)           4018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:int_capt_count_1\/clock_0                  macrocell14         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\Timer:TimerUDB:int_capt_count_1\/q       macrocell14   1250   1250  74900  RISE       1
\Timer:TimerUDB:int_capt_count_1\/main_3  macrocell14   2768   4018  75805  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:int_capt_count_1\/clock_0                  macrocell14         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \Timer:TimerUDB:int_capt_count_0\/main_0
Capture Clock  : \Timer:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 75823p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Timer_Clock:R#1 vs. Timer_Clock:R#2)   83333
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4001
-------------------------------------   ---- 
End-of-path arrival time (ps)           4001
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock            controlcell1        0      0  RISE       1

Data path
pin name                                             model name    delay     AT  slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell1   1210   1210  74905  RISE       1
\Timer:TimerUDB:int_capt_count_0\/main_0             macrocell15    2791   4001  75823  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:int_capt_count_0\/clock_0                  macrocell15         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \Timer:TimerUDB:int_capt_count_1\/main_0
Capture Clock  : \Timer:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 75824p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Timer_Clock:R#1 vs. Timer_Clock:R#2)   83333
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3999
-------------------------------------   ---- 
End-of-path arrival time (ps)           3999
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock            controlcell1        0      0  RISE       1

Data path
pin name                                             model name    delay     AT  slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell1   1210   1210  74905  RISE       1
\Timer:TimerUDB:int_capt_count_1\/main_0             macrocell14    2789   3999  75824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:int_capt_count_1\/clock_0                  macrocell14         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:capt_int_temp\/q
Path End       : \Timer:TimerUDB:rstSts:stsreg\/status_1
Capture Clock  : \Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 79262p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Timer_Clock:R#1 vs. Timer_Clock:R#2)   83333
- Setup time                                            -500
----------------------------------------------------   ----- 
End-of-path required time (ps)                         82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3571
-------------------------------------   ---- 
End-of-path arrival time (ps)           3571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:capt_int_temp\/clock_0                     macrocell16         0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Timer:TimerUDB:capt_int_temp\/q         macrocell16    1250   1250  79262  RISE       1
\Timer:TimerUDB:rstSts:stsreg\/status_1  statusicell1   2321   3571  79262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:rstSts:stsreg\/clock                       statusicell1        0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 109056p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   125000
- Setup time                                        -4230
------------------------------------------------   ------ 
End-of-path required time (ps)                     120770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11714
-------------------------------------   ----- 
End-of-path arrival time (ps)           11714
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell5       0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell5    760    760  109056  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell6      0    760  109056  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell6   2740   3500  109056  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell5   3084   6584  109056  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell5   5130  11714  109056  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell6      0  11714  109056  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/clock                           datapathcell6       0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 112231p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   125000
- Setup time                                         -500
------------------------------------------------   ------ 
End-of-path required time (ps)                     124500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12269
-------------------------------------   ----- 
End-of-path arrival time (ps)           12269
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell5       0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell5    760    760  109056  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell6      0    760  109056  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell6   2740   3500  109056  RISE       1
\PWM:PWMUDB:status_2\/main_1          macrocell3      3099   6599  112231  RISE       1
\PWM:PWMUDB:status_2\/q               macrocell3      3350   9949  112231  RISE       1
\PWM:PWMUDB:genblk8:stsreg\/status_2  statusicell2    2320  12269  112231  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:genblk8:stsreg\/clock                          statusicell2        0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 112356p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   125000
- Setup time                                        -6060
------------------------------------------------   ------ 
End-of-path required time (ps)                     118940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6584
-------------------------------------   ---- 
End-of-path arrival time (ps)           6584
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell5       0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell5    760    760  109056  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell6      0    760  109056  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell6   2740   3500  109056  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell5   3084   6584  112356  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell5       0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 112516p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   125000
- Setup time                                        -6060
------------------------------------------------   ------ 
End-of-path required time (ps)                     118940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6424
-------------------------------------   ---- 
End-of-path arrival time (ps)           6424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell5       0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell5    760    760  109056  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell6      0    760  109056  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell6   2740   3500  109056  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell6   2924   6424  112516  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/clock                           datapathcell6       0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:runmode_enable\/q
Path End       : \PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 114297p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   125000
- Setup time                                        -6060
------------------------------------------------   ------ 
End-of-path required time (ps)                     118940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4643
-------------------------------------   ---- 
End-of-path arrival time (ps)           4643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:runmode_enable\/clock_0                        macrocell17         0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM:PWMUDB:runmode_enable\/q         macrocell17     1250   1250  111252  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell6   3393   4643  114297  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/clock                           datapathcell6       0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:runmode_enable\/q
Path End       : \PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 114552p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   125000
- Setup time                                        -6060
------------------------------------------------   ------ 
End-of-path required time (ps)                     118940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4388
-------------------------------------   ---- 
End-of-path arrival time (ps)           4388
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:runmode_enable\/clock_0                        macrocell17         0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM:PWMUDB:runmode_enable\/q         macrocell17     1250   1250  111252  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell5   3138   4388  114552  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell5       0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_105/main_1
Capture Clock  : Net_105/clock_0
Path slack     : 114832p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   125000
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6658
-------------------------------------   ---- 
End-of-path arrival time (ps)           6658
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell5       0      0  RISE       1

Data path
pin name                             model name     delay     AT   slack  edge  Fanout
-----------------------------------  -------------  -----  -----  ------  ----  ------
\PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell5   1520   1520  114832  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell6      0   1520  114832  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell6   2230   3750  114832  RISE       1
Net_105/main_1                       macrocell20     2908   6658  114832  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_105/clock_0                                            macrocell20         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM:PWMUDB:prevCompare1\/clock_0
Path slack     : 114836p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   125000
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6654
-------------------------------------   ---- 
End-of-path arrival time (ps)           6654
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell5       0      0  RISE       1

Data path
pin name                             model name     delay     AT   slack  edge  Fanout
-----------------------------------  -------------  -----  -----  ------  ----  ------
\PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell5   1520   1520  114832  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell6      0   1520  114832  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell6   2230   3750  114832  RISE       1
\PWM:PWMUDB:prevCompare1\/main_0     macrocell18     2904   6654  114836  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:prevCompare1\/clock_0                          macrocell18         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM:PWMUDB:status_0\/main_1
Capture Clock  : \PWM:PWMUDB:status_0\/clock_0
Path slack     : 114850p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   125000
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6640
-------------------------------------   ---- 
End-of-path arrival time (ps)           6640
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell5       0      0  RISE       1

Data path
pin name                             model name     delay     AT   slack  edge  Fanout
-----------------------------------  -------------  -----  -----  ------  ----  ------
\PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell5   1520   1520  114832  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell6      0   1520  114832  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell6   2230   3750  114832  RISE       1
\PWM:PWMUDB:status_0\/main_1         macrocell19     2890   6640  114850  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:status_0\/clock_0                              macrocell19         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:runmode_enable\/q
Path End       : Net_105/main_0
Capture Clock  : Net_105/clock_0
Path slack     : 116853p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   125000
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4637
-------------------------------------   ---- 
End-of-path arrival time (ps)           4637
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:runmode_enable\/clock_0                        macrocell17         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\PWM:PWMUDB:runmode_enable\/q  macrocell17   1250   1250  111252  RISE       1
Net_105/main_0                 macrocell20   3387   4637  116853  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_105/clock_0                                            macrocell20         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:prevCompare1\/q
Path End       : \PWM:PWMUDB:status_0\/main_0
Capture Clock  : \PWM:PWMUDB:status_0\/clock_0
Path slack     : 117943p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   125000
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:prevCompare1\/clock_0                          macrocell18         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\PWM:PWMUDB:prevCompare1\/q   macrocell18   1250   1250  117943  RISE       1
\PWM:PWMUDB:status_0\/main_0  macrocell19   2297   3547  117943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:status_0\/clock_0                              macrocell19         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM:PWMUDB:runmode_enable\/clock_0
Path slack     : 117954p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   125000
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3536
-------------------------------------   ---- 
End-of-path arrival time (ps)           3536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:genblk1:ctrlreg\/clock                         controlcell2        0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM:PWMUDB:genblk1:ctrlreg\/control_7  controlcell2   1210   1210  117954  RISE       1
\PWM:PWMUDB:runmode_enable\/main_0      macrocell17    2326   3536  117954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:runmode_enable\/clock_0                        macrocell17         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:status_0\/q
Path End       : \PWM:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 120927p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   125000
- Setup time                                         -500
------------------------------------------------   ------ 
End-of-path required time (ps)                     124500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3573
-------------------------------------   ---- 
End-of-path arrival time (ps)           3573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:status_0\/clock_0                              macrocell19         0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM:PWMUDB:status_0\/q               macrocell19    1250   1250  120927  RISE       1
\PWM:PWMUDB:genblk8:stsreg\/status_0  statusicell2   2323   3573  120927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:genblk8:stsreg\/clock                          statusicell2        0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Servo:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \Servo:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 984143p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Servo_Clock:R#1 vs. Servo_Clock:R#2)   1000000
- Setup time                                             -4230
----------------------------------------------------   ------- 
End-of-path required time (ps)                          995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11627
-------------------------------------   ----- 
End-of-path arrival time (ps)           11627
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell7       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\Servo:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell7    760    760  984143  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell8      0    760  984143  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell8   2740   3500  984143  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell7   2997   6497  984143  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell7   5130  11627  984143  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell8      0  11627  984143  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell8       0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Servo:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \Servo:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 987443p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Servo_Clock:R#1 vs. Servo_Clock:R#2)   1000000
- Setup time                                             -6060
----------------------------------------------------   ------- 
End-of-path required time (ps)                          993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6497
-------------------------------------   ---- 
End-of-path arrival time (ps)           6497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell7       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\Servo:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell7    760    760  984143  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell8      0    760  984143  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell8   2740   3500  984143  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell8   2997   6497  987443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell8       0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Servo:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \Servo:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 987443p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Servo_Clock:R#1 vs. Servo_Clock:R#2)   1000000
- Setup time                                             -6060
----------------------------------------------------   ------- 
End-of-path required time (ps)                          993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6497
-------------------------------------   ---- 
End-of-path arrival time (ps)           6497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell7       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\Servo:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell7    760    760  984143  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell8      0    760  984143  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell8   2740   3500  984143  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell7   2997   6497  987443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell7       0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Servo:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \Servo:PWMUDB:genblk8:stsreg\/clock
Path slack     : 987533p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Servo_Clock:R#1 vs. Servo_Clock:R#2)   1000000
- Setup time                                              -500
----------------------------------------------------   ------- 
End-of-path required time (ps)                          999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11967
-------------------------------------   ----- 
End-of-path arrival time (ps)           11967
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell7       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\Servo:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell7    760    760  984143  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell8      0    760  984143  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell8   2740   3500  984143  RISE       1
\Servo:PWMUDB:status_2\/main_1          macrocell4      2862   6362  987533  RISE       1
\Servo:PWMUDB:status_2\/q               macrocell4      3350   9712  987533  RISE       1
\Servo:PWMUDB:genblk8:stsreg\/status_2  statusicell3    2255  11967  987533  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:genblk8:stsreg\/clock                        statusicell3        0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo:PWMUDB:runmode_enable\/q
Path End       : \Servo:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \Servo:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 989668p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Servo_Clock:R#1 vs. Servo_Clock:R#2)   1000000
- Setup time                                             -6060
----------------------------------------------------   ------- 
End-of-path required time (ps)                          993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4272
-------------------------------------   ---- 
End-of-path arrival time (ps)           4272
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:runmode_enable\/clock_0                      macrocell21         0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\Servo:PWMUDB:runmode_enable\/q         macrocell21     1250   1250  986368  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell7   3022   4272  989668  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell7       0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo:PWMUDB:runmode_enable\/q
Path End       : \Servo:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \Servo:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 989810p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Servo_Clock:R#1 vs. Servo_Clock:R#2)   1000000
- Setup time                                             -6060
----------------------------------------------------   ------- 
End-of-path required time (ps)                          993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4130
-------------------------------------   ---- 
End-of-path arrival time (ps)           4130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:runmode_enable\/clock_0                      macrocell21         0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\Servo:PWMUDB:runmode_enable\/q         macrocell21     1250   1250  986368  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell8   2880   4130  989810  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell8       0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \Servo:PWMUDB:prevCompare1\/main_0
Capture Clock  : \Servo:PWMUDB:prevCompare1\/clock_0
Path slack     : 990195p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Servo_Clock:R#1 vs. Servo_Clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6295
-------------------------------------   ---- 
End-of-path arrival time (ps)           6295
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell7       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\Servo:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell7   1520   1520  990195  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell8      0   1520  990195  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell8   2230   3750  990195  RISE       1
\Servo:PWMUDB:prevCompare1\/main_0     macrocell22     2545   6295  990195  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:prevCompare1\/clock_0                        macrocell22         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_146/main_1
Capture Clock  : Net_146/clock_0
Path slack     : 990195p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Servo_Clock:R#1 vs. Servo_Clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6295
-------------------------------------   ---- 
End-of-path arrival time (ps)           6295
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell7       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\Servo:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell7   1520   1520  990195  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell8      0   1520  990195  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell8   2230   3750  990195  RISE       1
Net_146/main_1                         macrocell24     2545   6295  990195  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_146/clock_0                                            macrocell24         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \Servo:PWMUDB:status_0\/main_1
Capture Clock  : \Servo:PWMUDB:status_0\/clock_0
Path slack     : 990207p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Servo_Clock:R#1 vs. Servo_Clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6283
-------------------------------------   ---- 
End-of-path arrival time (ps)           6283
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell7       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\Servo:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell7   1520   1520  990195  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell8      0   1520  990195  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell8   2230   3750  990195  RISE       1
\Servo:PWMUDB:status_0\/main_1         macrocell23     2533   6283  990207  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:status_0\/clock_0                            macrocell23         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo:PWMUDB:runmode_enable\/q
Path End       : Net_146/main_0
Capture Clock  : Net_146/clock_0
Path slack     : 992226p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Servo_Clock:R#1 vs. Servo_Clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4264
-------------------------------------   ---- 
End-of-path arrival time (ps)           4264
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:runmode_enable\/clock_0                      macrocell21         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\Servo:PWMUDB:runmode_enable\/q  macrocell21   1250   1250  986368  RISE       1
Net_146/main_0                   macrocell24   3014   4264  992226  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_146/clock_0                                            macrocell24         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo:PWMUDB:prevCompare1\/q
Path End       : \Servo:PWMUDB:status_0\/main_0
Capture Clock  : \Servo:PWMUDB:status_0\/clock_0
Path slack     : 993008p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Servo_Clock:R#1 vs. Servo_Clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3482
-------------------------------------   ---- 
End-of-path arrival time (ps)           3482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:prevCompare1\/clock_0                        macrocell22         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\Servo:PWMUDB:prevCompare1\/q   macrocell22   1250   1250  993008  RISE       1
\Servo:PWMUDB:status_0\/main_0  macrocell23   2232   3482  993008  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:status_0\/clock_0                            macrocell23         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \Servo:PWMUDB:runmode_enable\/main_0
Capture Clock  : \Servo:PWMUDB:runmode_enable\/clock_0
Path slack     : 993029p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Servo_Clock:R#1 vs. Servo_Clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3461
-------------------------------------   ---- 
End-of-path arrival time (ps)           3461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:genblk1:ctrlreg\/clock                       controlcell3        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\Servo:PWMUDB:genblk1:ctrlreg\/control_7  controlcell3   1210   1210  993029  RISE       1
\Servo:PWMUDB:runmode_enable\/main_0      macrocell21    2251   3461  993029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:runmode_enable\/clock_0                      macrocell21         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo:PWMUDB:status_0\/q
Path End       : \Servo:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \Servo:PWMUDB:genblk8:stsreg\/clock
Path slack     : 996002p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Servo_Clock:R#1 vs. Servo_Clock:R#2)   1000000
- Setup time                                              -500
----------------------------------------------------   ------- 
End-of-path required time (ps)                          999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3498
-------------------------------------   ---- 
End-of-path arrival time (ps)           3498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:status_0\/clock_0                            macrocell23         0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\Servo:PWMUDB:status_0\/q               macrocell23    1250   1250  996002  RISE       1
\Servo:PWMUDB:genblk8:stsreg\/status_0  statusicell3   2248   3498  996002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:genblk8:stsreg\/clock                        statusicell3        0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:tx_state_1\/q
Path End       : \XBee:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \XBee:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1065864p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -6190
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11279
-------------------------------------   ----- 
End-of-path arrival time (ps)           11279
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_1\/clock_0                            macrocell26         0      0  RISE       1

Data path
pin name                                       model name      delay     AT    slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -------  ----  ------
\XBee:BUART:tx_state_1\/q                      macrocell26      1250   1250  1065864  RISE       1
\XBee:BUART:counter_load_not\/main_0           macrocell6       4385   5635  1065864  RISE       1
\XBee:BUART:counter_load_not\/q                macrocell6       3350   8985  1065864  RISE       1
\XBee:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell10   2294  11279  1065864  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell10      0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_state_0\/q
Path End       : \XBee:BUART:sRX:RxBitCounter\/load
Capture Clock  : \XBee:BUART:sRX:RxBitCounter\/clock
Path slack     : 1066294p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -5360
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11679
-------------------------------------   ----- 
End-of-path arrival time (ps)           11679
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_0\/clock_0                            macrocell31         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:rx_state_0\/q            macrocell31   1250   1250  1066294  RISE       1
\XBee:BUART:rx_counter_load\/main_1  macrocell9    4767   6017  1066294  RISE       1
\XBee:BUART:rx_counter_load\/q       macrocell9    3350   9367  1066294  RISE       1
\XBee:BUART:sRX:RxBitCounter\/load   count7cell    2312  11679  1066294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_state_0\/q
Path End       : \XBee:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \XBee:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1069577p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7746
-------------------------------------   ---- 
End-of-path arrival time (ps)           7746
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_0\/clock_0                            macrocell31         0      0  RISE       1

Data path
pin name                                 model name      delay     AT    slack  edge  Fanout
---------------------------------------  --------------  -----  -----  -------  ----  ------
\XBee:BUART:rx_state_0\/q                macrocell31      1250   1250  1066294  RISE       1
\XBee:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell11   6496   7746  1069577  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxShifter:u0\/clock                        datapathcell11      0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \XBee:BUART:sTX:TxSts\/status_0
Capture Clock  : \XBee:BUART:sTX:TxSts\/clock
Path slack     : 1070009p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12825
-------------------------------------   ----- 
End-of-path arrival time (ps)           12825
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sTX:TxShifter:u0\/clock                        datapathcell9       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\XBee:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell9   3580   3580  1070009  RISE       1
\XBee:BUART:tx_status_0\/main_3                 macrocell7      3599   7179  1070009  RISE       1
\XBee:BUART:tx_status_0\/q                      macrocell7      3350  10529  1070009  RISE       1
\XBee:BUART:sTX:TxSts\/status_0                 statusicell4    2296  12825  1070009  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sTX:TxSts\/clock                               statusicell4        0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:tx_state_1\/q
Path End       : \XBee:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \XBee:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1071118p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6205
-------------------------------------   ---- 
End-of-path arrival time (ps)           6205
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_1\/clock_0                            macrocell26         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\XBee:BUART:tx_state_1\/q                macrocell26     1250   1250  1065864  RISE       1
\XBee:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell9   4955   6205  1071118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sTX:TxShifter:u0\/clock                        datapathcell9       0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \XBee:BUART:sRX:RxSts\/status_4
Capture Clock  : \XBee:BUART:sRX:RxSts\/clock
Path slack     : 1071271p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11562
-------------------------------------   ----- 
End-of-path arrival time (ps)           11562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxShifter:u0\/clock                        datapathcell11      0      0  RISE       1

Data path
pin name                                        model name      delay     AT    slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -------  ----  ------
\XBee:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell11   3580   3580  1071271  RISE       1
\XBee:BUART:rx_status_4\/main_1                 macrocell11      2312   5892  1071271  RISE       1
\XBee:BUART:rx_status_4\/q                      macrocell11      3350   9242  1071271  RISE       1
\XBee:BUART:sRX:RxSts\/status_4                 statusicell5     2320  11562  1071271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxSts\/clock                               statusicell5        0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:tx_ctrl_mark_last\/q
Path End       : \XBee:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \XBee:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1071294p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6029
-------------------------------------   ---- 
End-of-path arrival time (ps)           6029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_ctrl_mark_last\/clock_0                     macrocell30         0      0  RISE       1

Data path
pin name                                 model name      delay     AT    slack  edge  Fanout
---------------------------------------  --------------  -----  -----  -------  ----  ------
\XBee:BUART:tx_ctrl_mark_last\/q         macrocell30      1250   1250  1066989  RISE       1
\XBee:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell11   4779   6029  1071294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxShifter:u0\/clock                        datapathcell11      0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_bitclk_enable\/q
Path End       : \XBee:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \XBee:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1071802p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5521
-------------------------------------   ---- 
End-of-path arrival time (ps)           5521
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_bitclk_enable\/clock_0                      macrocell35         0      0  RISE       1

Data path
pin name                                 model name      delay     AT    slack  edge  Fanout
---------------------------------------  --------------  -----  -----  -------  ----  ------
\XBee:BUART:rx_bitclk_enable\/q          macrocell35      1250   1250  1071802  RISE       1
\XBee:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell11   4271   5521  1071802  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxShifter:u0\/clock                        datapathcell11      0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_state_0\/q
Path End       : \XBee:BUART:rx_load_fifo\/main_1
Capture Clock  : \XBee:BUART:rx_load_fifo\/clock_0
Path slack     : 1072082p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7741
-------------------------------------   ---- 
End-of-path arrival time (ps)           7741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_0\/clock_0                            macrocell31         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:rx_state_0\/q         macrocell31   1250   1250  1066294  RISE       1
\XBee:BUART:rx_load_fifo\/main_1  macrocell32   6491   7741  1072082  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_load_fifo\/clock_0                          macrocell32         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_state_0\/q
Path End       : \XBee:BUART:rx_state_2\/main_1
Capture Clock  : \XBee:BUART:rx_state_2\/clock_0
Path slack     : 1072082p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7741
-------------------------------------   ---- 
End-of-path arrival time (ps)           7741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_0\/clock_0                            macrocell31         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:rx_state_0\/q       macrocell31   1250   1250  1066294  RISE       1
\XBee:BUART:rx_state_2\/main_1  macrocell34   6491   7741  1072082  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_2\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_state_0\/q
Path End       : \XBee:BUART:rx_status_3\/main_1
Capture Clock  : \XBee:BUART:rx_status_3\/clock_0
Path slack     : 1072082p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7741
-------------------------------------   ---- 
End-of-path arrival time (ps)           7741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_0\/clock_0                            macrocell31         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:rx_state_0\/q        macrocell31   1250   1250  1066294  RISE       1
\XBee:BUART:rx_status_3\/main_1  macrocell39   6491   7741  1072082  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_status_3\/clock_0                           macrocell39         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \XBee:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \XBee:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1072352p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4972
-------------------------------------   ---- 
End-of-path arrival time (ps)           4972
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell10      0      0  RISE       1

Data path
pin name                                     model name      delay     AT    slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -------  ----  ------
\XBee:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell10    190    190  1067477  RISE       1
\XBee:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell9    4782   4972  1072352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sTX:TxShifter:u0\/clock                        datapathcell9       0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \XBee:BUART:tx_state_0\/main_3
Capture Clock  : \XBee:BUART:tx_state_0\/clock_0
Path slack     : 1072644p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7179
-------------------------------------   ---- 
End-of-path arrival time (ps)           7179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sTX:TxShifter:u0\/clock                        datapathcell9       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\XBee:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell9   3580   3580  1070009  RISE       1
\XBee:BUART:tx_state_0\/main_3                  macrocell27     3599   7179  1072644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_0\/clock_0                            macrocell27         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:tx_state_0\/q
Path End       : \XBee:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \XBee:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1072680p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4644
-------------------------------------   ---- 
End-of-path arrival time (ps)           4644
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_0\/clock_0                            macrocell27         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\XBee:BUART:tx_state_0\/q                macrocell27     1250   1250  1066868  RISE       1
\XBee:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell9   3394   4644  1072680  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sTX:TxShifter:u0\/clock                        datapathcell9       0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_bitclk_enable\/q
Path End       : \XBee:BUART:rx_state_0\/main_2
Capture Clock  : \XBee:BUART:rx_state_0\/clock_0
Path slack     : 1072819p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7005
-------------------------------------   ---- 
End-of-path arrival time (ps)           7005
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_bitclk_enable\/clock_0                      macrocell35         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:rx_bitclk_enable\/q  macrocell35   1250   1250  1071802  RISE       1
\XBee:BUART:rx_state_0\/main_2   macrocell31   5755   7005  1072819  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_0\/clock_0                            macrocell31         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_bitclk_enable\/q
Path End       : \XBee:BUART:rx_state_3\/main_2
Capture Clock  : \XBee:BUART:rx_state_3\/clock_0
Path slack     : 1072819p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7005
-------------------------------------   ---- 
End-of-path arrival time (ps)           7005
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_bitclk_enable\/clock_0                      macrocell35         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:rx_bitclk_enable\/q  macrocell35   1250   1250  1071802  RISE       1
\XBee:BUART:rx_state_3\/main_2   macrocell33   5755   7005  1072819  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_3\/clock_0                            macrocell33         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \XBee:BUART:txn\/main_3
Capture Clock  : \XBee:BUART:txn\/clock_0
Path slack     : 1073150p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6673
-------------------------------------   ---- 
End-of-path arrival time (ps)           6673
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sTX:TxShifter:u0\/clock                        datapathcell9       0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\XBee:BUART:sTX:TxShifter:u0\/so_comb  datapathcell9   4370   4370  1073150  RISE       1
\XBee:BUART:txn\/main_3                macrocell25     2303   6673  1073150  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:txn\/clock_0                                   macrocell25         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sRX:RxBitCounter\/count_1
Path End       : \XBee:BUART:pollcount_0\/main_1
Capture Clock  : \XBee:BUART:pollcount_0\/clock_0
Path slack     : 1073472p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6351
-------------------------------------   ---- 
End-of-path arrival time (ps)           6351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1073472  RISE       1
\XBee:BUART:pollcount_0\/main_1        macrocell38   4411   6351  1073472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:pollcount_0\/clock_0                           macrocell38         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sRX:RxBitCounter\/count_2
Path End       : \XBee:BUART:pollcount_0\/main_0
Capture Clock  : \XBee:BUART:pollcount_0\/clock_0
Path slack     : 1073490p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6333
-------------------------------------   ---- 
End-of-path arrival time (ps)           6333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1073490  RISE       1
\XBee:BUART:pollcount_0\/main_0        macrocell38   4393   6333  1073490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:pollcount_0\/clock_0                           macrocell38         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:pollcount_1\/q
Path End       : \XBee:BUART:rx_status_3\/main_5
Capture Clock  : \XBee:BUART:rx_status_3\/clock_0
Path slack     : 1073646p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6177
-------------------------------------   ---- 
End-of-path arrival time (ps)           6177
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:pollcount_1\/clock_0                           macrocell37         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:pollcount_1\/q       macrocell37   1250   1250  1069753  RISE       1
\XBee:BUART:rx_status_3\/main_5  macrocell39   4927   6177  1073646  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_status_3\/clock_0                           macrocell39         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:tx_ctrl_mark_last\/q
Path End       : \XBee:BUART:rx_load_fifo\/main_0
Capture Clock  : \XBee:BUART:rx_load_fifo\/clock_0
Path slack     : 1073803p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6021
-------------------------------------   ---- 
End-of-path arrival time (ps)           6021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_ctrl_mark_last\/clock_0                     macrocell30         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:tx_ctrl_mark_last\/q  macrocell30   1250   1250  1066989  RISE       1
\XBee:BUART:rx_load_fifo\/main_0  macrocell32   4771   6021  1073803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_load_fifo\/clock_0                          macrocell32         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:tx_ctrl_mark_last\/q
Path End       : \XBee:BUART:rx_state_2\/main_0
Capture Clock  : \XBee:BUART:rx_state_2\/clock_0
Path slack     : 1073803p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6021
-------------------------------------   ---- 
End-of-path arrival time (ps)           6021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_ctrl_mark_last\/clock_0                     macrocell30         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:tx_ctrl_mark_last\/q  macrocell30   1250   1250  1066989  RISE       1
\XBee:BUART:rx_state_2\/main_0    macrocell34   4771   6021  1073803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_2\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:tx_ctrl_mark_last\/q
Path End       : \XBee:BUART:rx_status_3\/main_0
Capture Clock  : \XBee:BUART:rx_status_3\/clock_0
Path slack     : 1073803p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6021
-------------------------------------   ---- 
End-of-path arrival time (ps)           6021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_ctrl_mark_last\/clock_0                     macrocell30         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:tx_ctrl_mark_last\/q  macrocell30   1250   1250  1066989  RISE       1
\XBee:BUART:rx_status_3\/main_0   macrocell39   4771   6021  1073803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_status_3\/clock_0                           macrocell39         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_state_0\/q
Path End       : \XBee:BUART:rx_state_0\/main_1
Capture Clock  : \XBee:BUART:rx_state_0\/clock_0
Path slack     : 1073806p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6017
-------------------------------------   ---- 
End-of-path arrival time (ps)           6017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_0\/clock_0                            macrocell31         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:rx_state_0\/q       macrocell31   1250   1250  1066294  RISE       1
\XBee:BUART:rx_state_0\/main_1  macrocell31   4767   6017  1073806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_0\/clock_0                            macrocell31         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_state_0\/q
Path End       : \XBee:BUART:rx_state_3\/main_1
Capture Clock  : \XBee:BUART:rx_state_3\/clock_0
Path slack     : 1073806p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6017
-------------------------------------   ---- 
End-of-path arrival time (ps)           6017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_0\/clock_0                            macrocell31         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:rx_state_0\/q       macrocell31   1250   1250  1066294  RISE       1
\XBee:BUART:rx_state_3\/main_1  macrocell33   4767   6017  1073806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_3\/clock_0                            macrocell33         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_state_0\/q
Path End       : \XBee:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \XBee:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1073806p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6017
-------------------------------------   ---- 
End-of-path arrival time (ps)           6017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_0\/clock_0                            macrocell31         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:rx_state_0\/q               macrocell31   1250   1250  1066294  RISE       1
\XBee:BUART:rx_state_stop1_reg\/main_1  macrocell36   4767   6017  1073806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_stop1_reg\/clock_0                    macrocell36         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sRX:RxBitCounter\/count_1
Path End       : \XBee:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \XBee:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074027p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5796
-------------------------------------   ---- 
End-of-path arrival time (ps)           5796
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1073472  RISE       1
\XBee:BUART:rx_bitclk_enable\/main_1   macrocell35   3856   5796  1074027  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_bitclk_enable\/clock_0                      macrocell35         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sRX:RxBitCounter\/count_1
Path End       : \XBee:BUART:pollcount_1\/main_1
Capture Clock  : \XBee:BUART:pollcount_1\/clock_0
Path slack     : 1074027p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5796
-------------------------------------   ---- 
End-of-path arrival time (ps)           5796
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1073472  RISE       1
\XBee:BUART:pollcount_1\/main_1        macrocell37   3856   5796  1074027  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:pollcount_1\/clock_0                           macrocell37         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sRX:RxBitCounter\/count_2
Path End       : \XBee:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \XBee:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074055p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5769
-------------------------------------   ---- 
End-of-path arrival time (ps)           5769
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1073490  RISE       1
\XBee:BUART:rx_bitclk_enable\/main_0   macrocell35   3829   5769  1074055  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_bitclk_enable\/clock_0                      macrocell35         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sRX:RxBitCounter\/count_2
Path End       : \XBee:BUART:pollcount_1\/main_0
Capture Clock  : \XBee:BUART:pollcount_1\/clock_0
Path slack     : 1074055p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5769
-------------------------------------   ---- 
End-of-path arrival time (ps)           5769
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1073490  RISE       1
\XBee:BUART:pollcount_1\/main_0        macrocell37   3829   5769  1074055  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:pollcount_1\/clock_0                           macrocell37         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:tx_state_1\/q
Path End       : \XBee:BUART:tx_state_2\/main_0
Capture Clock  : \XBee:BUART:tx_state_2\/clock_0
Path slack     : 1074189p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5635
-------------------------------------   ---- 
End-of-path arrival time (ps)           5635
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_1\/clock_0                            macrocell26         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:tx_state_1\/q       macrocell26   1250   1250  1065864  RISE       1
\XBee:BUART:tx_state_2\/main_0  macrocell28   4385   5635  1074189  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_2\/clock_0                            macrocell28         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:pollcount_1\/q
Path End       : \XBee:BUART:rx_state_0\/main_8
Capture Clock  : \XBee:BUART:rx_state_0\/clock_0
Path slack     : 1074203p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5621
-------------------------------------   ---- 
End-of-path arrival time (ps)           5621
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:pollcount_1\/clock_0                           macrocell37         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:pollcount_1\/q      macrocell37   1250   1250  1069753  RISE       1
\XBee:BUART:rx_state_0\/main_8  macrocell31   4371   5621  1074203  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_0\/clock_0                            macrocell31         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_bitclk_enable\/q
Path End       : \XBee:BUART:rx_load_fifo\/main_2
Capture Clock  : \XBee:BUART:rx_load_fifo\/clock_0
Path slack     : 1074269p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5555
-------------------------------------   ---- 
End-of-path arrival time (ps)           5555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_bitclk_enable\/clock_0                      macrocell35         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:rx_bitclk_enable\/q   macrocell35   1250   1250  1071802  RISE       1
\XBee:BUART:rx_load_fifo\/main_2  macrocell32   4305   5555  1074269  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_load_fifo\/clock_0                          macrocell32         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_bitclk_enable\/q
Path End       : \XBee:BUART:rx_state_2\/main_2
Capture Clock  : \XBee:BUART:rx_state_2\/clock_0
Path slack     : 1074269p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5555
-------------------------------------   ---- 
End-of-path arrival time (ps)           5555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_bitclk_enable\/clock_0                      macrocell35         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:rx_bitclk_enable\/q  macrocell35   1250   1250  1071802  RISE       1
\XBee:BUART:rx_state_2\/main_2   macrocell34   4305   5555  1074269  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_2\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_bitclk_enable\/q
Path End       : \XBee:BUART:rx_status_3\/main_2
Capture Clock  : \XBee:BUART:rx_status_3\/clock_0
Path slack     : 1074269p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5555
-------------------------------------   ---- 
End-of-path arrival time (ps)           5555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_bitclk_enable\/clock_0                      macrocell35         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:rx_bitclk_enable\/q  macrocell35   1250   1250  1071802  RISE       1
\XBee:BUART:rx_status_3\/main_2  macrocell39   4305   5555  1074269  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_status_3\/clock_0                           macrocell39         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:tx_ctrl_mark_last\/q
Path End       : \XBee:BUART:rx_state_0\/main_0
Capture Clock  : \XBee:BUART:rx_state_0\/clock_0
Path slack     : 1074500p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5323
-------------------------------------   ---- 
End-of-path arrival time (ps)           5323
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_ctrl_mark_last\/clock_0                     macrocell30         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:tx_ctrl_mark_last\/q  macrocell30   1250   1250  1066989  RISE       1
\XBee:BUART:rx_state_0\/main_0    macrocell31   4073   5323  1074500  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_0\/clock_0                            macrocell31         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:tx_ctrl_mark_last\/q
Path End       : \XBee:BUART:rx_state_3\/main_0
Capture Clock  : \XBee:BUART:rx_state_3\/clock_0
Path slack     : 1074500p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5323
-------------------------------------   ---- 
End-of-path arrival time (ps)           5323
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_ctrl_mark_last\/clock_0                     macrocell30         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:tx_ctrl_mark_last\/q  macrocell30   1250   1250  1066989  RISE       1
\XBee:BUART:rx_state_3\/main_0    macrocell33   4073   5323  1074500  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_3\/clock_0                            macrocell33         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:tx_ctrl_mark_last\/q
Path End       : \XBee:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \XBee:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1074500p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5323
-------------------------------------   ---- 
End-of-path arrival time (ps)           5323
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_ctrl_mark_last\/clock_0                     macrocell30         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:tx_ctrl_mark_last\/q        macrocell30   1250   1250  1066989  RISE       1
\XBee:BUART:rx_state_stop1_reg\/main_0  macrocell36   4073   5323  1074500  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_stop1_reg\/clock_0                    macrocell36         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:tx_state_1\/q
Path End       : \XBee:BUART:tx_state_0\/main_0
Capture Clock  : \XBee:BUART:tx_state_0\/clock_0
Path slack     : 1074632p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5192
-------------------------------------   ---- 
End-of-path arrival time (ps)           5192
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_1\/clock_0                            macrocell26         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:tx_state_1\/q       macrocell26   1250   1250  1065864  RISE       1
\XBee:BUART:tx_state_0\/main_0  macrocell27   3942   5192  1074632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_0\/clock_0                            macrocell27         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:tx_state_1\/q
Path End       : \XBee:BUART:tx_bitclk\/main_0
Capture Clock  : \XBee:BUART:tx_bitclk\/clock_0
Path slack     : 1074632p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5192
-------------------------------------   ---- 
End-of-path arrival time (ps)           5192
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_1\/clock_0                            macrocell26         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:tx_state_1\/q      macrocell26   1250   1250  1065864  RISE       1
\XBee:BUART:tx_bitclk\/main_0  macrocell29   3942   5192  1074632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_bitclk\/clock_0                             macrocell29         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:pollcount_0\/q
Path End       : \XBee:BUART:rx_state_0\/main_10
Capture Clock  : \XBee:BUART:rx_state_0\/clock_0
Path slack     : 1074706p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5117
-------------------------------------   ---- 
End-of-path arrival time (ps)           5117
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:pollcount_0\/clock_0                           macrocell38         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:pollcount_0\/q       macrocell38   1250   1250  1069426  RISE       1
\XBee:BUART:rx_state_0\/main_10  macrocell31   3867   5117  1074706  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_0\/clock_0                            macrocell31         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sRX:RxBitCounter\/count_0
Path End       : \XBee:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \XBee:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074972p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4852
-------------------------------------   ---- 
End-of-path arrival time (ps)           4852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  1074972  RISE       1
\XBee:BUART:rx_bitclk_enable\/main_2   macrocell35   2912   4852  1074972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_bitclk_enable\/clock_0                      macrocell35         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:pollcount_0\/q
Path End       : \XBee:BUART:rx_status_3\/main_7
Capture Clock  : \XBee:BUART:rx_status_3\/clock_0
Path slack     : 1075014p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4809
-------------------------------------   ---- 
End-of-path arrival time (ps)           4809
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:pollcount_0\/clock_0                           macrocell38         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:pollcount_0\/q       macrocell38   1250   1250  1069426  RISE       1
\XBee:BUART:rx_status_3\/main_7  macrocell39   3559   4809  1075014  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_status_3\/clock_0                           macrocell39         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sRX:RxBitCounter\/count_6
Path End       : \XBee:BUART:rx_state_0\/main_5
Capture Clock  : \XBee:BUART:rx_state_0\/clock_0
Path slack     : 1075061p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4762
-------------------------------------   ---- 
End-of-path arrival time (ps)           4762
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1075061  RISE       1
\XBee:BUART:rx_state_0\/main_5         macrocell31   2822   4762  1075061  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_0\/clock_0                            macrocell31         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sRX:RxBitCounter\/count_6
Path End       : \XBee:BUART:rx_state_3\/main_5
Capture Clock  : \XBee:BUART:rx_state_3\/clock_0
Path slack     : 1075061p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4762
-------------------------------------   ---- 
End-of-path arrival time (ps)           4762
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1075061  RISE       1
\XBee:BUART:rx_state_3\/main_5         macrocell33   2822   4762  1075061  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_3\/clock_0                            macrocell33         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sRX:RxBitCounter\/count_5
Path End       : \XBee:BUART:rx_state_0\/main_6
Capture Clock  : \XBee:BUART:rx_state_0\/clock_0
Path slack     : 1075062p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4761
-------------------------------------   ---- 
End-of-path arrival time (ps)           4761
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1075062  RISE       1
\XBee:BUART:rx_state_0\/main_6         macrocell31   2821   4761  1075062  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_0\/clock_0                            macrocell31         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sRX:RxBitCounter\/count_5
Path End       : \XBee:BUART:rx_state_3\/main_6
Capture Clock  : \XBee:BUART:rx_state_3\/clock_0
Path slack     : 1075062p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4761
-------------------------------------   ---- 
End-of-path arrival time (ps)           4761
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1075062  RISE       1
\XBee:BUART:rx_state_3\/main_6         macrocell33   2821   4761  1075062  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_3\/clock_0                            macrocell33         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sRX:RxBitCounter\/count_5
Path End       : \XBee:BUART:rx_load_fifo\/main_6
Capture Clock  : \XBee:BUART:rx_load_fifo\/clock_0
Path slack     : 1075097p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4726
-------------------------------------   ---- 
End-of-path arrival time (ps)           4726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1075062  RISE       1
\XBee:BUART:rx_load_fifo\/main_6       macrocell32   2786   4726  1075097  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_load_fifo\/clock_0                          macrocell32         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sRX:RxBitCounter\/count_5
Path End       : \XBee:BUART:rx_state_2\/main_6
Capture Clock  : \XBee:BUART:rx_state_2\/clock_0
Path slack     : 1075097p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4726
-------------------------------------   ---- 
End-of-path arrival time (ps)           4726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1075062  RISE       1
\XBee:BUART:rx_state_2\/main_6         macrocell34   2786   4726  1075097  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_2\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sRX:RxBitCounter\/count_6
Path End       : \XBee:BUART:rx_load_fifo\/main_5
Capture Clock  : \XBee:BUART:rx_load_fifo\/clock_0
Path slack     : 1075101p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4722
-------------------------------------   ---- 
End-of-path arrival time (ps)           4722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1075061  RISE       1
\XBee:BUART:rx_load_fifo\/main_5       macrocell32   2782   4722  1075101  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_load_fifo\/clock_0                          macrocell32         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sRX:RxBitCounter\/count_6
Path End       : \XBee:BUART:rx_state_2\/main_5
Capture Clock  : \XBee:BUART:rx_state_2\/clock_0
Path slack     : 1075101p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4722
-------------------------------------   ---- 
End-of-path arrival time (ps)           4722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1075061  RISE       1
\XBee:BUART:rx_state_2\/main_5         macrocell34   2782   4722  1075101  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_2\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:tx_state_1\/q
Path End       : \XBee:BUART:txn\/main_1
Capture Clock  : \XBee:BUART:txn\/clock_0
Path slack     : 1075157p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4667
-------------------------------------   ---- 
End-of-path arrival time (ps)           4667
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_1\/clock_0                            macrocell26         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:tx_state_1\/q  macrocell26   1250   1250  1065864  RISE       1
\XBee:BUART:txn\/main_1    macrocell25   3417   4667  1075157  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:txn\/clock_0                                   macrocell25         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:tx_state_1\/q
Path End       : \XBee:BUART:tx_state_1\/main_0
Capture Clock  : \XBee:BUART:tx_state_1\/clock_0
Path slack     : 1075157p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4667
-------------------------------------   ---- 
End-of-path arrival time (ps)           4667
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_1\/clock_0                            macrocell26         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:tx_state_1\/q       macrocell26   1250   1250  1065864  RISE       1
\XBee:BUART:tx_state_1\/main_0  macrocell26   3417   4667  1075157  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_1\/clock_0                            macrocell26         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:tx_state_0\/q
Path End       : \XBee:BUART:tx_state_0\/main_1
Capture Clock  : \XBee:BUART:tx_state_0\/clock_0
Path slack     : 1075182p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4641
-------------------------------------   ---- 
End-of-path arrival time (ps)           4641
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_0\/clock_0                            macrocell27         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:tx_state_0\/q       macrocell27   1250   1250  1066868  RISE       1
\XBee:BUART:tx_state_0\/main_1  macrocell27   3391   4641  1075182  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_0\/clock_0                            macrocell27         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:tx_state_0\/q
Path End       : \XBee:BUART:tx_bitclk\/main_1
Capture Clock  : \XBee:BUART:tx_bitclk\/clock_0
Path slack     : 1075182p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4641
-------------------------------------   ---- 
End-of-path arrival time (ps)           4641
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_0\/clock_0                            macrocell27         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:tx_state_0\/q      macrocell27   1250   1250  1066868  RISE       1
\XBee:BUART:tx_bitclk\/main_1  macrocell29   3391   4641  1075182  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_bitclk\/clock_0                             macrocell29         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:tx_state_0\/q
Path End       : \XBee:BUART:tx_state_2\/main_1
Capture Clock  : \XBee:BUART:tx_state_2\/clock_0
Path slack     : 1075192p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4631
-------------------------------------   ---- 
End-of-path arrival time (ps)           4631
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_0\/clock_0                            macrocell27         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:tx_state_0\/q       macrocell27   1250   1250  1066868  RISE       1
\XBee:BUART:tx_state_2\/main_1  macrocell28   3381   4631  1075192  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_2\/clock_0                            macrocell28         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sRX:RxBitCounter\/count_4
Path End       : \XBee:BUART:rx_state_0\/main_7
Capture Clock  : \XBee:BUART:rx_state_0\/clock_0
Path slack     : 1075259p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4565
-------------------------------------   ---- 
End-of-path arrival time (ps)           4565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1075259  RISE       1
\XBee:BUART:rx_state_0\/main_7         macrocell31   2625   4565  1075259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_0\/clock_0                            macrocell31         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sRX:RxBitCounter\/count_4
Path End       : \XBee:BUART:rx_state_3\/main_7
Capture Clock  : \XBee:BUART:rx_state_3\/clock_0
Path slack     : 1075259p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4565
-------------------------------------   ---- 
End-of-path arrival time (ps)           4565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1075259  RISE       1
\XBee:BUART:rx_state_3\/main_7         macrocell33   2625   4565  1075259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_3\/clock_0                            macrocell33         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sRX:RxBitCounter\/count_4
Path End       : \XBee:BUART:rx_load_fifo\/main_7
Capture Clock  : \XBee:BUART:rx_load_fifo\/clock_0
Path slack     : 1075267p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4556
-------------------------------------   ---- 
End-of-path arrival time (ps)           4556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1075259  RISE       1
\XBee:BUART:rx_load_fifo\/main_7       macrocell32   2616   4556  1075267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_load_fifo\/clock_0                          macrocell32         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sRX:RxBitCounter\/count_4
Path End       : \XBee:BUART:rx_state_2\/main_7
Capture Clock  : \XBee:BUART:rx_state_2\/clock_0
Path slack     : 1075267p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4556
-------------------------------------   ---- 
End-of-path arrival time (ps)           4556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1075259  RISE       1
\XBee:BUART:rx_state_2\/main_7         macrocell34   2616   4556  1075267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_2\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \XBee:BUART:tx_state_0\/main_2
Capture Clock  : \XBee:BUART:tx_state_0\/clock_0
Path slack     : 1075403p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4420
-------------------------------------   ---- 
End-of-path arrival time (ps)           4420
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell10      0      0  RISE       1

Data path
pin name                                     model name      delay     AT    slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -------  ----  ------
\XBee:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell10    190    190  1067477  RISE       1
\XBee:BUART:tx_state_0\/main_2               macrocell27      4230   4420  1075403  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_0\/clock_0                            macrocell27         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \XBee:BUART:tx_bitclk\/main_2
Capture Clock  : \XBee:BUART:tx_bitclk\/clock_0
Path slack     : 1075403p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4420
-------------------------------------   ---- 
End-of-path arrival time (ps)           4420
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell10      0      0  RISE       1

Data path
pin name                                     model name      delay     AT    slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -------  ----  ------
\XBee:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell10    190    190  1067477  RISE       1
\XBee:BUART:tx_bitclk\/main_2                macrocell29      4230   4420  1075403  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_bitclk\/clock_0                             macrocell29         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:tx_state_0\/q
Path End       : \XBee:BUART:txn\/main_2
Capture Clock  : \XBee:BUART:txn\/clock_0
Path slack     : 1075493p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4331
-------------------------------------   ---- 
End-of-path arrival time (ps)           4331
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_0\/clock_0                            macrocell27         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:tx_state_0\/q  macrocell27   1250   1250  1066868  RISE       1
\XBee:BUART:txn\/main_2    macrocell25   3081   4331  1075493  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:txn\/clock_0                                   macrocell25         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:tx_state_0\/q
Path End       : \XBee:BUART:tx_state_1\/main_1
Capture Clock  : \XBee:BUART:tx_state_1\/clock_0
Path slack     : 1075493p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4331
-------------------------------------   ---- 
End-of-path arrival time (ps)           4331
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_0\/clock_0                            macrocell27         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:tx_state_0\/q       macrocell27   1250   1250  1066868  RISE       1
\XBee:BUART:tx_state_1\/main_1  macrocell26   3081   4331  1075493  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_1\/clock_0                            macrocell26         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:tx_bitclk\/q
Path End       : \XBee:BUART:tx_state_2\/main_5
Capture Clock  : \XBee:BUART:tx_state_2\/clock_0
Path slack     : 1075502p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4321
-------------------------------------   ---- 
End-of-path arrival time (ps)           4321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_bitclk\/clock_0                             macrocell29         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:tx_bitclk\/q        macrocell29   1250   1250  1075502  RISE       1
\XBee:BUART:tx_state_2\/main_5  macrocell28   3071   4321  1075502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_2\/clock_0                            macrocell28         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:tx_bitclk\/q
Path End       : \XBee:BUART:tx_state_0\/main_5
Capture Clock  : \XBee:BUART:tx_state_0\/clock_0
Path slack     : 1075503p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4321
-------------------------------------   ---- 
End-of-path arrival time (ps)           4321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_bitclk\/clock_0                             macrocell29         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:tx_bitclk\/q        macrocell29   1250   1250  1075502  RISE       1
\XBee:BUART:tx_state_0\/main_5  macrocell27   3071   4321  1075503  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_0\/clock_0                            macrocell27         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:pollcount_0\/q
Path End       : \XBee:BUART:pollcount_1\/main_4
Capture Clock  : \XBee:BUART:pollcount_1\/clock_0
Path slack     : 1075632p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4191
-------------------------------------   ---- 
End-of-path arrival time (ps)           4191
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:pollcount_0\/clock_0                           macrocell38         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:pollcount_0\/q       macrocell38   1250   1250  1069426  RISE       1
\XBee:BUART:pollcount_1\/main_4  macrocell37   2941   4191  1075632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:pollcount_1\/clock_0                           macrocell37         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:pollcount_0\/q
Path End       : \XBee:BUART:pollcount_0\/main_3
Capture Clock  : \XBee:BUART:pollcount_0\/clock_0
Path slack     : 1075634p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4190
-------------------------------------   ---- 
End-of-path arrival time (ps)           4190
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:pollcount_0\/clock_0                           macrocell38         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:pollcount_0\/q       macrocell38   1250   1250  1069426  RISE       1
\XBee:BUART:pollcount_0\/main_3  macrocell38   2940   4190  1075634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:pollcount_0\/clock_0                           macrocell38         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:tx_bitclk\/q
Path End       : \XBee:BUART:txn\/main_6
Capture Clock  : \XBee:BUART:txn\/clock_0
Path slack     : 1075642p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4181
-------------------------------------   ---- 
End-of-path arrival time (ps)           4181
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_bitclk\/clock_0                             macrocell29         0      0  RISE       1

Data path
pin name                  model name   delay     AT    slack  edge  Fanout
------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:tx_bitclk\/q  macrocell29   1250   1250  1075502  RISE       1
\XBee:BUART:txn\/main_6   macrocell25   2931   4181  1075642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:txn\/clock_0                                   macrocell25         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:tx_bitclk\/q
Path End       : \XBee:BUART:tx_state_1\/main_5
Capture Clock  : \XBee:BUART:tx_state_1\/clock_0
Path slack     : 1075642p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4181
-------------------------------------   ---- 
End-of-path arrival time (ps)           4181
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_bitclk\/clock_0                             macrocell29         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:tx_bitclk\/q        macrocell29   1250   1250  1075502  RISE       1
\XBee:BUART:tx_state_1\/main_5  macrocell26   2931   4181  1075642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_1\/clock_0                            macrocell26         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_last\/q
Path End       : \XBee:BUART:rx_state_2\/main_9
Capture Clock  : \XBee:BUART:rx_state_2\/clock_0
Path slack     : 1075652p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4172
-------------------------------------   ---- 
End-of-path arrival time (ps)           4172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_last\/clock_0                               macrocell40         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:rx_last\/q          macrocell40   1250   1250  1075652  RISE       1
\XBee:BUART:rx_state_2\/main_9  macrocell34   2922   4172  1075652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_2\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:tx_state_2\/q
Path End       : \XBee:BUART:tx_state_0\/main_4
Capture Clock  : \XBee:BUART:tx_state_0\/clock_0
Path slack     : 1075681p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4143
-------------------------------------   ---- 
End-of-path arrival time (ps)           4143
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_2\/clock_0                            macrocell28         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:tx_state_2\/q       macrocell28   1250   1250  1067361  RISE       1
\XBee:BUART:tx_state_0\/main_4  macrocell27   2893   4143  1075681  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_0\/clock_0                            macrocell27         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:tx_state_2\/q
Path End       : \XBee:BUART:tx_bitclk\/main_3
Capture Clock  : \XBee:BUART:tx_bitclk\/clock_0
Path slack     : 1075681p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4143
-------------------------------------   ---- 
End-of-path arrival time (ps)           4143
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_2\/clock_0                            macrocell28         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:tx_state_2\/q      macrocell28   1250   1250  1067361  RISE       1
\XBee:BUART:tx_bitclk\/main_3  macrocell29   2893   4143  1075681  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_bitclk\/clock_0                             macrocell29         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:tx_state_2\/q
Path End       : \XBee:BUART:txn\/main_4
Capture Clock  : \XBee:BUART:txn\/clock_0
Path slack     : 1075684p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4140
-------------------------------------   ---- 
End-of-path arrival time (ps)           4140
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_2\/clock_0                            macrocell28         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:tx_state_2\/q  macrocell28   1250   1250  1067361  RISE       1
\XBee:BUART:txn\/main_4    macrocell25   2890   4140  1075684  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:txn\/clock_0                                   macrocell25         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:tx_state_2\/q
Path End       : \XBee:BUART:tx_state_1\/main_3
Capture Clock  : \XBee:BUART:tx_state_1\/clock_0
Path slack     : 1075684p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4140
-------------------------------------   ---- 
End-of-path arrival time (ps)           4140
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_2\/clock_0                            macrocell28         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:tx_state_2\/q       macrocell28   1250   1250  1067361  RISE       1
\XBee:BUART:tx_state_1\/main_3  macrocell26   2890   4140  1075684  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_1\/clock_0                            macrocell26         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:tx_state_2\/q
Path End       : \XBee:BUART:tx_state_2\/main_3
Capture Clock  : \XBee:BUART:tx_state_2\/clock_0
Path slack     : 1075685p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4138
-------------------------------------   ---- 
End-of-path arrival time (ps)           4138
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_2\/clock_0                            macrocell28         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:tx_state_2\/q       macrocell28   1250   1250  1067361  RISE       1
\XBee:BUART:tx_state_2\/main_3  macrocell28   2888   4138  1075685  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_2\/clock_0                            macrocell28         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_state_3\/q
Path End       : \XBee:BUART:rx_load_fifo\/main_3
Capture Clock  : \XBee:BUART:rx_load_fifo\/clock_0
Path slack     : 1075765p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4058
-------------------------------------   ---- 
End-of-path arrival time (ps)           4058
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_3\/clock_0                            macrocell33         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:rx_state_3\/q         macrocell33   1250   1250  1068264  RISE       1
\XBee:BUART:rx_load_fifo\/main_3  macrocell32   2808   4058  1075765  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_load_fifo\/clock_0                          macrocell32         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_state_3\/q
Path End       : \XBee:BUART:rx_state_2\/main_3
Capture Clock  : \XBee:BUART:rx_state_2\/clock_0
Path slack     : 1075765p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4058
-------------------------------------   ---- 
End-of-path arrival time (ps)           4058
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_3\/clock_0                            macrocell33         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:rx_state_3\/q       macrocell33   1250   1250  1068264  RISE       1
\XBee:BUART:rx_state_2\/main_3  macrocell34   2808   4058  1075765  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_2\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_state_3\/q
Path End       : \XBee:BUART:rx_status_3\/main_3
Capture Clock  : \XBee:BUART:rx_status_3\/clock_0
Path slack     : 1075765p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4058
-------------------------------------   ---- 
End-of-path arrival time (ps)           4058
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_3\/clock_0                            macrocell33         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:rx_state_3\/q        macrocell33   1250   1250  1068264  RISE       1
\XBee:BUART:rx_status_3\/main_3  macrocell39   2808   4058  1075765  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_status_3\/clock_0                           macrocell39         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_state_3\/q
Path End       : \XBee:BUART:rx_state_0\/main_3
Capture Clock  : \XBee:BUART:rx_state_0\/clock_0
Path slack     : 1075775p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4048
-------------------------------------   ---- 
End-of-path arrival time (ps)           4048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_3\/clock_0                            macrocell33         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:rx_state_3\/q       macrocell33   1250   1250  1068264  RISE       1
\XBee:BUART:rx_state_0\/main_3  macrocell31   2798   4048  1075775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_0\/clock_0                            macrocell31         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_state_3\/q
Path End       : \XBee:BUART:rx_state_3\/main_3
Capture Clock  : \XBee:BUART:rx_state_3\/clock_0
Path slack     : 1075775p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4048
-------------------------------------   ---- 
End-of-path arrival time (ps)           4048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_3\/clock_0                            macrocell33         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:rx_state_3\/q       macrocell33   1250   1250  1068264  RISE       1
\XBee:BUART:rx_state_3\/main_3  macrocell33   2798   4048  1075775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_3\/clock_0                            macrocell33         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_state_3\/q
Path End       : \XBee:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \XBee:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075775p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4048
-------------------------------------   ---- 
End-of-path arrival time (ps)           4048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_3\/clock_0                            macrocell33         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:rx_state_3\/q               macrocell33   1250   1250  1068264  RISE       1
\XBee:BUART:rx_state_stop1_reg\/main_2  macrocell36   2798   4048  1075775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_stop1_reg\/clock_0                    macrocell36         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \XBee:BUART:tx_state_1\/main_2
Capture Clock  : \XBee:BUART:tx_state_1\/clock_0
Path slack     : 1075801p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4023
-------------------------------------   ---- 
End-of-path arrival time (ps)           4023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell10      0      0  RISE       1

Data path
pin name                                     model name      delay     AT    slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -------  ----  ------
\XBee:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell10    190    190  1067477  RISE       1
\XBee:BUART:tx_state_1\/main_2               macrocell26      3833   4023  1075801  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_1\/clock_0                            macrocell26         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \XBee:BUART:tx_state_2\/main_2
Capture Clock  : \XBee:BUART:tx_state_2\/clock_0
Path slack     : 1075802p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4022
-------------------------------------   ---- 
End-of-path arrival time (ps)           4022
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell10      0      0  RISE       1

Data path
pin name                                     model name      delay     AT    slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -------  ----  ------
\XBee:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell10    190    190  1067477  RISE       1
\XBee:BUART:tx_state_2\/main_2               macrocell28      3832   4022  1075802  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_2\/clock_0                            macrocell28         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:pollcount_1\/q
Path End       : \XBee:BUART:pollcount_1\/main_2
Capture Clock  : \XBee:BUART:pollcount_1\/clock_0
Path slack     : 1075959p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3864
-------------------------------------   ---- 
End-of-path arrival time (ps)           3864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:pollcount_1\/clock_0                           macrocell37         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:pollcount_1\/q       macrocell37   1250   1250  1069753  RISE       1
\XBee:BUART:pollcount_1\/main_2  macrocell37   2614   3864  1075959  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:pollcount_1\/clock_0                           macrocell37         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_state_2\/q
Path End       : \XBee:BUART:rx_load_fifo\/main_4
Capture Clock  : \XBee:BUART:rx_load_fifo\/clock_0
Path slack     : 1075972p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3851
-------------------------------------   ---- 
End-of-path arrival time (ps)           3851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_2\/clock_0                            macrocell34         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:rx_state_2\/q         macrocell34   1250   1250  1068462  RISE       1
\XBee:BUART:rx_load_fifo\/main_4  macrocell32   2601   3851  1075972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_load_fifo\/clock_0                          macrocell32         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_state_2\/q
Path End       : \XBee:BUART:rx_state_2\/main_4
Capture Clock  : \XBee:BUART:rx_state_2\/clock_0
Path slack     : 1075972p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3851
-------------------------------------   ---- 
End-of-path arrival time (ps)           3851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_2\/clock_0                            macrocell34         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:rx_state_2\/q       macrocell34   1250   1250  1068462  RISE       1
\XBee:BUART:rx_state_2\/main_4  macrocell34   2601   3851  1075972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_2\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_state_2\/q
Path End       : \XBee:BUART:rx_status_3\/main_4
Capture Clock  : \XBee:BUART:rx_status_3\/clock_0
Path slack     : 1075972p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3851
-------------------------------------   ---- 
End-of-path arrival time (ps)           3851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_2\/clock_0                            macrocell34         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:rx_state_2\/q        macrocell34   1250   1250  1068462  RISE       1
\XBee:BUART:rx_status_3\/main_4  macrocell39   2601   3851  1075972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_status_3\/clock_0                           macrocell39         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_state_2\/q
Path End       : \XBee:BUART:rx_state_0\/main_4
Capture Clock  : \XBee:BUART:rx_state_0\/clock_0
Path slack     : 1075974p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3850
-------------------------------------   ---- 
End-of-path arrival time (ps)           3850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_2\/clock_0                            macrocell34         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:rx_state_2\/q       macrocell34   1250   1250  1068462  RISE       1
\XBee:BUART:rx_state_0\/main_4  macrocell31   2600   3850  1075974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_0\/clock_0                            macrocell31         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_state_2\/q
Path End       : \XBee:BUART:rx_state_3\/main_4
Capture Clock  : \XBee:BUART:rx_state_3\/clock_0
Path slack     : 1075974p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3850
-------------------------------------   ---- 
End-of-path arrival time (ps)           3850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_2\/clock_0                            macrocell34         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:rx_state_2\/q       macrocell34   1250   1250  1068462  RISE       1
\XBee:BUART:rx_state_3\/main_4  macrocell33   2600   3850  1075974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_3\/clock_0                            macrocell33         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_state_2\/q
Path End       : \XBee:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \XBee:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075974p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3850
-------------------------------------   ---- 
End-of-path arrival time (ps)           3850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_2\/clock_0                            macrocell34         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:rx_state_2\/q               macrocell34   1250   1250  1068462  RISE       1
\XBee:BUART:rx_state_stop1_reg\/main_3  macrocell36   2600   3850  1075974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_stop1_reg\/clock_0                    macrocell36         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:txn\/q
Path End       : \XBee:BUART:txn\/main_0
Capture Clock  : \XBee:BUART:txn\/clock_0
Path slack     : 1076279p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:txn\/clock_0                                   macrocell25         0      0  RISE       1

Data path
pin name                 model name   delay     AT    slack  edge  Fanout
-----------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:txn\/q       macrocell25   1250   1250  1076279  RISE       1
\XBee:BUART:txn\/main_0  macrocell25   2295   3545  1076279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:txn\/clock_0                                   macrocell25         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_load_fifo\/q
Path End       : \XBee:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \XBee:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1076353p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3130
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1080203

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3851
-------------------------------------   ---- 
End-of-path arrival time (ps)           3851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_load_fifo\/clock_0                          macrocell32         0      0  RISE       1

Data path
pin name                               model name      delay     AT    slack  edge  Fanout
-------------------------------------  --------------  -----  -----  -------  ----  ------
\XBee:BUART:rx_load_fifo\/q            macrocell32      1250   1250  1073320  RISE       1
\XBee:BUART:sRX:RxShifter:u0\/f0_load  datapathcell11   2601   3851  1076353  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxShifter:u0\/clock                        datapathcell11      0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \XBee:BUART:tx_state_2\/main_4
Capture Clock  : \XBee:BUART:tx_state_2\/clock_0
Path slack     : 1076817p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3006
-------------------------------------   ---- 
End-of-path arrival time (ps)           3006
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell10      0      0  RISE       1

Data path
pin name                                     model name      delay     AT    slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -------  ----  ------
\XBee:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell10    190    190  1076817  RISE       1
\XBee:BUART:tx_state_2\/main_4               macrocell28      2816   3006  1076817  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_2\/clock_0                            macrocell28         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \XBee:BUART:txn\/main_5
Capture Clock  : \XBee:BUART:txn\/clock_0
Path slack     : 1076835p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2988
-------------------------------------   ---- 
End-of-path arrival time (ps)           2988
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell10      0      0  RISE       1

Data path
pin name                                     model name      delay     AT    slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -------  ----  ------
\XBee:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell10    190    190  1076817  RISE       1
\XBee:BUART:txn\/main_5                      macrocell25      2798   2988  1076835  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:txn\/clock_0                                   macrocell25         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \XBee:BUART:tx_state_1\/main_4
Capture Clock  : \XBee:BUART:tx_state_1\/clock_0
Path slack     : 1076835p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2988
-------------------------------------   ---- 
End-of-path arrival time (ps)           2988
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell10      0      0  RISE       1

Data path
pin name                                     model name      delay     AT    slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -------  ----  ------
\XBee:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell10    190    190  1076817  RISE       1
\XBee:BUART:tx_state_1\/main_4               macrocell26      2798   2988  1076835  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_1\/clock_0                            macrocell26         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_status_3\/q
Path End       : \XBee:BUART:sRX:RxSts\/status_3
Capture Clock  : \XBee:BUART:sRX:RxSts\/clock
Path slack     : 1079259p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1082833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3574
-------------------------------------   ---- 
End-of-path arrival time (ps)           3574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_status_3\/clock_0                           macrocell39         0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\XBee:BUART:rx_status_3\/q       macrocell39    1250   1250  1079259  RISE       1
\XBee:BUART:sRX:RxSts\/status_3  statusicell5   2324   3574  1079259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxSts\/clock                               statusicell5        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

