// Seed: 2278208545
module module_0 (
    output tri id_0,
    input supply1 id_1,
    input wor id_2,
    input tri id_3,
    output tri1 id_4,
    input tri1 id_5,
    input wor id_6,
    output supply1 id_7,
    output wor id_8,
    input uwire id_9,
    input supply1 id_10,
    output wor id_11
    , id_17,
    input tri1 id_12,
    input uwire id_13,
    output tri id_14,
    input supply1 id_15
);
endmodule
module module_1 (
    output wire id_0,
    input wand id_1,
    output tri0 id_2,
    input uwire id_3,
    input supply0 id_4,
    output wire id_5,
    output tri0 id_6,
    input wand id_7,
    input uwire id_8,
    input wor id_9,
    input wand id_10,
    input uwire id_11
);
  wire id_13;
  and (id_0, id_4, id_10, id_1, id_9, id_8, id_11, id_3);
  module_0(
      id_0,
      id_11,
      id_8,
      id_3,
      id_2,
      id_9,
      id_7,
      id_6,
      id_6,
      id_8,
      id_1,
      id_0,
      id_3,
      id_8,
      id_5,
      id_7
  );
endmodule
