Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Command Line: platgen -p xc6slx16csg324-3 -lang vhdl -intstyle default -lp
/home/vivric/Documents/Nexys3_BSB_Support_v_2_7/Nexys3_AXI_BSB_Support/lib/ -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse /home/vivric/Documents/workspace/gsm_sim/gsm_sim_v_1_0_fifo/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/
   microblaze_v8_50_c/data/microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/
   microblaze_v8_50_c/data/microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/
   microblaze_v8_50_c/data/microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/
   axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 1 -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/
   axi_intc_v1_04_a/data/axi_intc_v2_1_0.mpd line 85 
AXI4 or AXI4-Lite Monitor Instantiated
Setting port widths for BURST parameters equal to 8
AXI4 or AXI4-Lite Monitor Instantiated
Setting port widths for LOCK parameters equal to 1

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00001fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) Push_Buttons_4Bits	axi4lite_0
  (0x40020000-0x4002ffff) LEDs_8Bits	axi4lite_0
  (0x40040000-0x4004ffff) DIP_Switches_8Bits	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41200000-0x4120ffff) axi_intc_0	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x78c00000-0x78c0ffff) sc_uart_0	axi4lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/
   lmb_v10_v2_00_b/data/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/
   lmb_v10_v2_00_b/data/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x2000 -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/
   bram_block_v1_00_a/data/bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 7 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: Interrupt_address_in, CONNECTOR: Interrupt_address_in -
   No driver found. Port will be driven to GND -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/
   axi_intc_v1_04_a/data/axi_intc_v2_1_0.mpd line 131 
WARNING:EDK:4180 - PORT: tdi_in, CONNECTOR: bscan_tdi - No driver found. Port
   will be driven to GND -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/
   chipscope_icon_v1_06_a/data/chipscope_icon_v2_1_0.mpd line 101 
WARNING:EDK:4180 - PORT: reset_in, CONNECTOR: bscan_reset - No driver found.
   Port will be driven to GND -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/
   chipscope_icon_v1_06_a/data/chipscope_icon_v2_1_0.mpd line 102 
WARNING:EDK:4180 - PORT: shift_in, CONNECTOR: bscan_shift - No driver found.
   Port will be driven to GND -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/
   chipscope_icon_v1_06_a/data/chipscope_icon_v2_1_0.mpd line 103 
WARNING:EDK:4180 - PORT: update_in, CONNECTOR: bscan_update - No driver found.
   Port will be driven to GND -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/
   chipscope_icon_v1_06_a/data/chipscope_icon_v2_1_0.mpd line 104 
WARNING:EDK:4180 - PORT: sel_in, CONNECTOR: bscan_sel1 - No driver found. Port
   will be driven to GND -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/
   chipscope_icon_v1_06_a/data/chipscope_icon_v2_1_0.mpd line 105 
WARNING:EDK:4180 - PORT: drck_in, CONNECTOR: bscan_drck1 - No driver found. Port
   will be driven to GND -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/
   chipscope_icon_v1_06_a/data/chipscope_icon_v2_1_0.mpd line 106 
WARNING:EDK:4180 - PORT: capture_in, CONNECTOR: bscan_capture - No driver found.
   Port will be driven to GND -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/
   chipscope_icon_v1_06_a/data/chipscope_icon_v2_1_0.mpd line 107 
WARNING:EDK:4181 - PORT: Peripheral_aresetn, CONNECTOR:
   proc_sys_reset_0_Peripheral_aresetn - floating connection -
   /home/vivric/Documents/workspace/gsm_sim/gsm_sim_v_1_0_fifo/system.mhs line
   39 
WARNING:EDK:4181 - PORT: Processor_ack_out, CONNECTOR: Processor_ack_out -
   floating connection -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/
   axi_intc_v1_04_a/data/axi_intc_v2_1_0.mpd line 132 
WARNING:EDK:4181 - PORT: tdo_out, CONNECTOR: bscan_tdo1 - floating connection -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/
   chipscope_icon_v1_06_a/data/chipscope_icon_v2_1_0.mpd line 108 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/
   lmb_bram_if_cntlr_v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/
   lmb_bram_if_cntlr_v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/
   microblaze_v8_50_c/data/microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/
   microblaze_v8_50_c/data/microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/
   microblaze_v8_50_c/data/microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/
   microblaze_v8_50_c/data/microblaze_v2_1_0.mpd line 401 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/
   microblaze_v8_50_c/data/microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/
   microblaze_v8_50_c/data/microblaze_v2_1_0.mpd line 403 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/
   axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111111 -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/
   axi_intc_v1_04_a/data/axi_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/
   axi_intc_v1_04_a/data/axi_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/
   axi_intc_v1_04_a/data/axi_intc_v2_1_0.mpd line 89 
INFO:EDK:4130 - IPNAME: chipscope_icon, INSTANCE:chipscope_icon_0 - tcl is
   overriding PARAMETER C_SYSTEM_CONTAINS_MDM value to 1 -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/
   chipscope_icon_v1_06_a/data/chipscope_icon_v2_1_0.mpd line 81 
chipscope_axi_monitor_0 is connected to instance: sc_uart_0
Bus Name is: S_AXI 
ISSUING nor ACCEPTANCE Parameter Not Found
The value of MAXRBURSTS is set to 2
INFO:EDK:4130 - IPNAME: chipscope_axi_monitor, INSTANCE:chipscope_axi_monitor_0
   - tcl is overriding PARAMETER C_MON_AXI_PC_MAXRBURST value to 2 -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/
   chipscope_axi_monitor_v3_05_a/data/chipscope_axi_monitor_v2_1_0.mpd line 94 
chipscope_axi_monitor_0 is connected to instance: sc_uart_0
Bus Name is: S_AXI 
ISSUING nor ACCEPTANCE Parameter Not Found
The value of MAXWBURSTS is set to 2
INFO:EDK:4130 - IPNAME: chipscope_axi_monitor, INSTANCE:chipscope_axi_monitor_0
   - tcl is overriding PARAMETER C_MON_AXI_PC_MAXWBURST value to 2 -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/
   chipscope_axi_monitor_v3_05_a/data/chipscope_axi_monitor_v2_1_0.mpd line 95 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INTC INFO:: Both AXI clock and processor clock have same connection.
Chipscope Integrate Controller, instance 'chipscope_icon', exists in System 
Chipscope Integrate Controller, instance 'chipscope_icon', exists in System 

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
INTC_INFO_CONSTRAINTS:: Adding Edge interrupt constraints

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:chipscope_icon INSTANCE:chipscope_icon_0 -
/home/vivric/Documents/workspace/gsm_sim/gsm_sim_v_1_0_fifo/system.mhs line 238
- Copying (BBD-specified) netlist files.
IPNAME:chipscope_axi_monitor INSTANCE:chipscope_axi_monitor_0 -
/home/vivric/Documents/workspace/gsm_sim/gsm_sim_v_1_0_fifo/system.mhs line 246
- Copying (BBD-specified) netlist files.
IPNAME:chipscope_ila INSTANCE:chipscope_ila_0 -
/home/vivric/Documents/workspace/gsm_sim/gsm_sim_v_1_0_fifo/system.mhs line 261
- Copying (BBD-specified) netlist files.

Managing cache ...
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
/home/vivric/Documents/workspace/gsm_sim/gsm_sim_v_1_0_fifo/system.mhs line 27 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_ilmb -
/home/vivric/Documents/workspace/gsm_sim/gsm_sim_v_1_0_fifo/system.mhs line 42 -
Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_i_bram_ctrl -
/home/vivric/Documents/workspace/gsm_sim/gsm_sim_v_1_0_fifo/system.mhs line 49 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_dlmb -
/home/vivric/Documents/workspace/gsm_sim/gsm_sim_v_1_0_fifo/system.mhs line 58 -
Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_d_bram_ctrl -
/home/vivric/Documents/workspace/gsm_sim/gsm_sim_v_1_0_fifo/system.mhs line 65 -
Copying cache implementation netlist
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
/home/vivric/Documents/workspace/gsm_sim/gsm_sim_v_1_0_fifo/system.mhs line 74 -
Copying cache implementation netlist
IPNAME:mdm INSTANCE:debug_module -
/home/vivric/Documents/workspace/gsm_sim/gsm_sim_v_1_0_fifo/system.mhs line 111
- Copying cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4lite_0 -
/home/vivric/Documents/workspace/gsm_sim/gsm_sim_v_1_0_fifo/system.mhs line 137
- Copying cache implementation netlist
IPNAME:axi_uartlite INSTANCE:rs232_uart_1 -
/home/vivric/Documents/workspace/gsm_sim/gsm_sim_v_1_0_fifo/system.mhs line 145
- Copying cache implementation netlist
IPNAME:axi_gpio INSTANCE:push_buttons_4bits -
/home/vivric/Documents/workspace/gsm_sim/gsm_sim_v_1_0_fifo/system.mhs line 160
- Copying cache implementation netlist
IPNAME:axi_gpio INSTANCE:leds_8bits -
/home/vivric/Documents/workspace/gsm_sim/gsm_sim_v_1_0_fifo/system.mhs line 174
- Copying cache implementation netlist
IPNAME:axi_gpio INSTANCE:dip_switches_8bits -
/home/vivric/Documents/workspace/gsm_sim/gsm_sim_v_1_0_fifo/system.mhs line 188
- Copying cache implementation netlist
IPNAME:fit_timer INSTANCE:fit_timer_0 -
/home/vivric/Documents/workspace/gsm_sim/gsm_sim_v_1_0_fifo/system.mhs line 202
- Copying cache implementation netlist
IPNAME:axi_intc INSTANCE:axi_intc_0 -
/home/vivric/Documents/workspace/gsm_sim/gsm_sim_v_1_0_fifo/system.mhs line 212
- Copying cache implementation netlist
IPNAME:sc_uart INSTANCE:sc_uart_0 -
/home/vivric/Documents/workspace/gsm_sim/gsm_sim_v_1_0_fifo/system.mhs line 225
- Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
/home/vivric/Documents/workspace/gsm_sim/gsm_sim_v_1_0_fifo/system.mhs line 74 -
elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/vivric/Documents/workspace/gsm_sim/gsm_sim_v_1_0_fifo/system.mhs line 125
- elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------
IPNAME:chipscope_icon INSTANCE:chipscope_icon_0 -
/home/vivric/Documents/workspace/gsm_sim/gsm_sim_v_1_0_fifo/system.mhs line 238
- elaborating IP
Created elaborate directory hdl/elaborate/chipscope_icon_0_v1_06_a/synhdl/vhdl/
Generating ChipScope core: chipscope_icon_0 ...
ChipScope Core Generator command: coregen -b
/home/vivric/Documents/workspace/gsm_sim/gsm_sim_v_1_0_fifo/implementation/chips
cope_icon_0.xco
Release 14.7 - Xilinx CORE Generator P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
All runtime messages will be recorded in
/home/vivric/Documents/workspace/gsm_sim/gsm_sim_v_1_0_fifo/implementation/chips
cope_icon_0_wrapper/coregen.log
Updating project device from '6slx16' to 'xc6slx16'.
Wrote CGP file for project 'coregen'.
Resolving generic values...
Finished resolving generic values.
Generating IP...
Configuring files for chipscope_icon_0 root...
Gathering HDL files for chipscope_icon_0 root...
Creating XST project for chipscope_icon_0...
Creating XST script file for chipscope_icon_0...
Creating XST instantiation file for chipscope_icon_0...
Running XST for chipscope_icon_0...
XST: HDL Parsing
XST: HDL Elaboration
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
XST: Design Summary
Not generating VHDL wrapper
Not generating Verilog wrapper
Skipping VHDL instantiation template for chipscope_icon_0...
Skipping Verilog instantiation template for chipscope_icon_0...
Finished Generation.
Generating IP instantiation template...
Generating ASY schematic symbol...
Generating metadata file...
Generating ISE project...
XCO file found: chipscope_icon_0.xco
XMDF file found: chipscope_icon_0_xmdf.tcl
WARNING:EDK - : chipscope_icon_0.vhd does not exist, will not be added to ISE
   project.

WARNING:EDK - : chipscope_icon_0.vho does not exist, will not be added to ISE
   project.

Adding
/home/vivric/Documents/workspace/gsm_sim/gsm_sim_v_1_0_fifo/implementation/chips
cope_icon_0_wrapper/tmp/_cg/chipscope_icon_0.asy -view all -origin_type imported
Adding
/home/vivric/Documents/workspace/gsm_sim/gsm_sim_v_1_0_fifo/implementation/chips
cope_icon_0_wrapper/tmp/_cg/chipscope_icon_0.ngc -view all -origin_type created
Checking file
"/home/vivric/Documents/workspace/gsm_sim/gsm_sim_v_1_0_fifo/implementation/chip
scope_icon_0_wrapper/tmp/_cg/chipscope_icon_0.ngc" for project device match ...
File
"/home/vivric/Documents/workspace/gsm_sim/gsm_sim_v_1_0_fifo/implementation/chip
scope_icon_0_wrapper/tmp/_cg/chipscope_icon_0.ngc" device information matches
project device.
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/chipscope_icon_0"
Generating README file...
Generating FLIST file...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
*************************************************************
IPNAME:chipscope_axi_monitor INSTANCE:chipscope_axi_monitor_0 -
/home/vivric/Documents/workspace/gsm_sim/gsm_sim_v_1_0_fifo/system.mhs line 246
- elaborating IP
Created elaborate directory
hdl/elaborate/chipscope_axi_monitor_0_v3_05_a/synhdl/vhdl/
Generating ChipScope core: chipscope_axi_monitor_0 ...
ChipScope Core Generator command: coregen   -b
/home/vivric/Documents/workspace/gsm_sim/gsm_sim_v_1_0_fifo/implementation/chips
cope_axi_monitor_0.xco
Release 14.7 - Xilinx CORE Generator P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
All runtime messages will be recorded in
/home/vivric/Documents/workspace/gsm_sim/gsm_sim_v_1_0_fifo/implementation/chips
cope_axi_monitor_0_wrapper/coregen.log
Updating project device from '6slx16' to 'xc6slx16'.
Wrote CGP file for project 'coregen'.
Resolving generic values...
Finished resolving generic values.
Generating IP...
Configuring files for chipscope_axi_monitor_0 root...
Gathering HDL files for chipscope_axi_monitor_0 root...
Creating XST project for chipscope_axi_monitor_0...
Creating XST script file for chipscope_axi_monitor_0...
Creating XST instantiation file for chipscope_axi_monitor_0...
Running XST for chipscope_axi_monitor_0...
XST: HDL Parsing
XST: HDL Elaboration
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
XST: Design Summary
Generating VHDL wrapper
Not generating Verilog wrapper
Creating ISE instantiation template for chipscope_axi_monitor_0...
Skipping Verilog instantiation template for chipscope_axi_monitor_0...
Finished Generation.
Generating IP instantiation template...
Generating ASY schematic symbol...
Generating metadata file...
Generating ISE project...
XCO file found: chipscope_axi_monitor_0.xco
XMDF file found: chipscope_axi_monitor_0_xmdf.tcl
Adding
/home/vivric/Documents/workspace/gsm_sim/gsm_sim_v_1_0_fifo/implementation/chips
cope_axi_monitor_0_wrapper/tmp/_cg/chipscope_axi_monitor_0.asy -view all
-origin_type imported
Adding
/home/vivric/Documents/workspace/gsm_sim/gsm_sim_v_1_0_fifo/implementation/chips
cope_axi_monitor_0_wrapper/tmp/_cg/chipscope_axi_monitor_0.ngc -view all
-origin_type created
Checking file
"/home/vivric/Documents/workspace/gsm_sim/gsm_sim_v_1_0_fifo/implementation/chip
scope_axi_monitor_0_wrapper/tmp/_cg/chipscope_axi_monitor_0.ngc" for project
device match ...
File
"/home/vivric/Documents/workspace/gsm_sim/gsm_sim_v_1_0_fifo/implementation/chip
scope_axi_monitor_0_wrapper/tmp/_cg/chipscope_axi_monitor_0.ngc" device
information matches project device.
Adding
/home/vivric/Documents/workspace/gsm_sim/gsm_sim_v_1_0_fifo/implementation/chips
cope_axi_monitor_0_wrapper/tmp/_cg/chipscope_axi_monitor_0.vhd -view all
-origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/vivric/Documents/workspace/gsm_sim/gsm_sim_v_1_0_fifo/implementation/c
   hipscope_axi_monitor_0_wrapper/tmp/_cg/chipscope_axi_monitor_0.vhd" into
   library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/vivric/Documents/workspace/gsm_sim/gsm_sim_v_1_0_fifo/implementation/chips
cope_axi_monitor_0_wrapper/tmp/_cg/chipscope_axi_monitor_0.vho -view all
-origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/chipscope_axi_monitor_0"
Generating README file...
Generating FLIST file...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
IPNAME:chipscope_ila INSTANCE:chipscope_ila_0 -
/home/vivric/Documents/workspace/gsm_sim/gsm_sim_v_1_0_fifo/system.mhs line 261
- elaborating IP
Created elaborate directory hdl/elaborate/chipscope_ila_0_v1_05_a/synhdl/vhdl/
Generating ChipScope core: chipscope_ila_0 ...
ChipScope Core Generator command: coregen -b
/home/vivric/Documents/workspace/gsm_sim/gsm_sim_v_1_0_fifo/implementation/chips
cope_ila_0.xco
Release 14.7 - Xilinx CORE Generator P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
All runtime messages will be recorded in
/home/vivric/Documents/workspace/gsm_sim/gsm_sim_v_1_0_fifo/implementation/chips
cope_ila_0_wrapper/coregen.log
Updating project device from '6slx16' to 'xc6slx16'.
Wrote CGP file for project 'coregen'.
Resolving generic values...
Finished resolving generic values.
Generating IP...
Configuring files for chipscope_ila_0 root...
Gathering HDL files for chipscope_ila_0 root...
Creating XST project for chipscope_ila_0...
Creating XST script file for chipscope_ila_0...
Creating XST instantiation file for chipscope_ila_0...
Running XST for chipscope_ila_0...
XST: HDL Parsing
XST: HDL Elaboration
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
XST: Design Summary
Not generating VHDL wrapper
Not generating Verilog wrapper
Skipping VHDL instantiation template for chipscope_ila_0...
Skipping Verilog instantiation template for chipscope_ila_0...
Finished Generation.
Generating IP instantiation template...
Generating ASY schematic symbol...
Generating metadata file...
Generating ISE project...
XCO file found: chipscope_ila_0.xco
XMDF file found: chipscope_ila_0_xmdf.tcl
WARNING:EDK - : chipscope_ila_0.vhd does not exist, will not be added to ISE
   project.

WARNING:EDK - : chipscope_ila_0.vho does not exist, will not be added to ISE
   project.

Adding
/home/vivric/Documents/workspace/gsm_sim/gsm_sim_v_1_0_fifo/implementation/chips
cope_ila_0_wrapper/tmp/_cg/chipscope_ila_0.asy -view all -origin_type imported
Adding
/home/vivric/Documents/workspace/gsm_sim/gsm_sim_v_1_0_fifo/implementation/chips
cope_ila_0_wrapper/tmp/_cg/chipscope_ila_0.ngc -view all -origin_type created
Checking file
"/home/vivric/Documents/workspace/gsm_sim/gsm_sim_v_1_0_fifo/implementation/chip
scope_ila_0_wrapper/tmp/_cg/chipscope_ila_0.ngc" for project device match ...
File
"/home/vivric/Documents/workspace/gsm_sim/gsm_sim_v_1_0_fifo/implementation/chip
scope_ila_0_wrapper/tmp/_cg/chipscope_ila_0.ngc" device information matches
project device.
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/chipscope_ila_0"
Generating README file...
Generating FLIST file...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
*************************************************************

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:microblaze_0 -
/home/vivric/Documents/workspace/gsm_sim/gsm_sim_v_1_0_fifo/system.mhs line 81 -
Running XST synthesis
INSTANCE:clock_generator_0 -
/home/vivric/Documents/workspace/gsm_sim/gsm_sim_v_1_0_fifo/system.mhs line 125
- Running XST synthesis
INSTANCE:chipscope_icon_0 -
/home/vivric/Documents/workspace/gsm_sim/gsm_sim_v_1_0_fifo/system.mhs line 238
- Running XST synthesis
INSTANCE:chipscope_axi_monitor_0 -
/home/vivric/Documents/workspace/gsm_sim/gsm_sim_v_1_0_fifo/system.mhs line 246
- Running XST synthesis
INSTANCE:chipscope_ila_0 -
/home/vivric/Documents/workspace/gsm_sim/gsm_sim_v_1_0_fifo/system.mhs line 261
- Running XST synthesis

Running NGCBUILD ...
IPNAME:system_microblaze_0_wrapper INSTANCE:microblaze_0 -
/home/vivric/Documents/workspace/gsm_sim/gsm_sim_v_1_0_fifo/system.mhs line 81 -
Running NGCBUILD
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/home/vivric/Documents/workspace/gsm_sim/gsm_sim_v_1_0_fifo/system.mhs line 125
- Running NGCBUILD
IPNAME:system_chipscope_icon_0_wrapper INSTANCE:chipscope_icon_0 -
/home/vivric/Documents/workspace/gsm_sim/gsm_sim_v_1_0_fifo/system.mhs line 238
- Running NGCBUILD
IPNAME:system_chipscope_axi_monitor_0_wrapper INSTANCE:chipscope_axi_monitor_0 -
/home/vivric/Documents/workspace/gsm_sim/gsm_sim_v_1_0_fifo/system.mhs line 246
- Running NGCBUILD
IPNAME:system_chipscope_ila_0_wrapper INSTANCE:chipscope_ila_0 -
/home/vivric/Documents/workspace/gsm_sim/gsm_sim_v_1_0_fifo/system.mhs line 261
- Running NGCBUILD
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 500.00 seconds
