{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1648762772779 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.1 Build 200 11/30/2016 SJ Lite Edition " "Version 16.1.1 Build 200 11/30/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1648762772787 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 31 19:09:32 2022 " "Processing started: Thu Mar 31 19:09:32 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1648762772787 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648762772787 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off trafficLight -c trafficLight " "Command: quartus_map --read_settings_files=on --write_settings_files=off trafficLight -c trafficLight" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648762772787 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1648762773532 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1648762773532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "twentysixbitcounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file twentysixbitcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 twentySixBitCounter-Structure " "Found design unit 1: twentySixBitCounter-Structure" {  } { { "twentySixBitCounter.vhd" "" { Text "H:/My Documents/Downloads/ECE5500/Traffic_Light_Project/twentySixBitCounter.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648762784298 ""} { "Info" "ISGN_ENTITY_NAME" "1 twentySixBitCounter " "Found entity 1: twentySixBitCounter" {  } { { "twentySixBitCounter.vhd" "" { Text "H:/My Documents/Downloads/ECE5500/Traffic_Light_Project/twentySixBitCounter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648762784298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648762784298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fivebitcounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fivebitcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fiveBitCounter-Structure " "Found design unit 1: fiveBitCounter-Structure" {  } { { "fiveBitCounter.vhd" "" { Text "H:/My Documents/Downloads/ECE5500/Traffic_Light_Project/fiveBitCounter.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648762784298 ""} { "Info" "ISGN_ENTITY_NAME" "1 fiveBitCounter " "Found entity 1: fiveBitCounter" {  } { { "fiveBitCounter.vhd" "" { Text "H:/My Documents/Downloads/ECE5500/Traffic_Light_Project/fiveBitCounter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648762784298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648762784298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegment.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevensegment.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sevenSegment-Structure " "Found design unit 1: sevenSegment-Structure" {  } { { "sevenSegment.vhd" "" { Text "H:/My Documents/Downloads/ECE5500/Traffic_Light_Project/sevenSegment.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648762784313 ""} { "Info" "ISGN_ENTITY_NAME" "1 sevenSegment " "Found entity 1: sevenSegment" {  } { { "sevenSegment.vhd" "" { Text "H:/My Documents/Downloads/ECE5500/Traffic_Light_Project/sevenSegment.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648762784313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648762784313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trafficlight.vhd 2 1 " "Found 2 design units, including 1 entities, in source file trafficlight.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 trafficLight-structure " "Found design unit 1: trafficLight-structure" {  } { { "trafficLight.vhd" "" { Text "H:/My Documents/Downloads/ECE5500/Traffic_Light_Project/trafficLight.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648762784329 ""} { "Info" "ISGN_ENTITY_NAME" "1 trafficLight " "Found entity 1: trafficLight" {  } { { "trafficLight.vhd" "" { Text "H:/My Documents/Downloads/ECE5500/Traffic_Light_Project/trafficLight.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648762784329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648762784329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourbitdowncounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fourbitdowncounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fourBitDownCounter-Structure " "Found design unit 1: fourBitDownCounter-Structure" {  } { { "fourBitDownCounter.vhd" "" { Text "H:/My Documents/Downloads/ECE5500/Traffic_Light_Project/fourBitDownCounter.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648762784345 ""} { "Info" "ISGN_ENTITY_NAME" "1 fourBitDownCounter " "Found entity 1: fourBitDownCounter" {  } { { "fourBitDownCounter.vhd" "" { Text "H:/My Documents/Downloads/ECE5500/Traffic_Light_Project/fourBitDownCounter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648762784345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648762784345 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "trafficLight " "Elaborating entity \"trafficLight\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1648762784470 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "resetTwentySecond trafficLight.vhd(44) " "VHDL Signal Declaration warning at trafficLight.vhd(44): used implicit default value for signal \"resetTwentySecond\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "trafficLight.vhd" "" { Text "H:/My Documents/Downloads/ECE5500/Traffic_Light_Project/trafficLight.vhd" 44 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1648762784485 "|trafficLight"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twentySecondReached trafficLight.vhd(44) " "Verilog HDL or VHDL warning at trafficLight.vhd(44): object \"twentySecondReached\" assigned a value but never read" {  } { { "trafficLight.vhd" "" { Text "H:/My Documents/Downloads/ECE5500/Traffic_Light_Project/trafficLight.vhd" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1648762784485 "|trafficLight"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "enableTwentySecond trafficLight.vhd(44) " "VHDL Signal Declaration warning at trafficLight.vhd(44): used implicit default value for signal \"enableTwentySecond\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "trafficLight.vhd" "" { Text "H:/My Documents/Downloads/ECE5500/Traffic_Light_Project/trafficLight.vhd" 44 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1648762784485 "|trafficLight"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "zeroSecondsReached trafficLight.vhd(147) " "VHDL Process Statement warning at trafficLight.vhd(147): signal \"zeroSecondsReached\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trafficLight.vhd" "" { Text "H:/My Documents/Downloads/ECE5500/Traffic_Light_Project/trafficLight.vhd" 147 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1648762784485 "|trafficLight"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "threeSecondReached trafficLight.vhd(163) " "VHDL Process Statement warning at trafficLight.vhd(163): signal \"threeSecondReached\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trafficLight.vhd" "" { Text "H:/My Documents/Downloads/ECE5500/Traffic_Light_Project/trafficLight.vhd" 163 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1648762784485 "|trafficLight"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "threeSecondReached trafficLight.vhd(178) " "VHDL Process Statement warning at trafficLight.vhd(178): signal \"threeSecondReached\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trafficLight.vhd" "" { Text "H:/My Documents/Downloads/ECE5500/Traffic_Light_Project/trafficLight.vhd" 178 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1648762784485 "|trafficLight"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sevenSecondReached trafficLight.vhd(193) " "VHDL Process Statement warning at trafficLight.vhd(193): signal \"sevenSecondReached\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trafficLight.vhd" "" { Text "H:/My Documents/Downloads/ECE5500/Traffic_Light_Project/trafficLight.vhd" 193 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1648762784485 "|trafficLight"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "EW_car_waiting trafficLight.vhd(209) " "VHDL Process Statement warning at trafficLight.vhd(209): signal \"EW_car_waiting\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trafficLight.vhd" "" { Text "H:/My Documents/Downloads/ECE5500/Traffic_Light_Project/trafficLight.vhd" 209 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1648762784485 "|trafficLight"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "zeroSecondsReached trafficLight.vhd(230) " "VHDL Process Statement warning at trafficLight.vhd(230): signal \"zeroSecondsReached\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trafficLight.vhd" "" { Text "H:/My Documents/Downloads/ECE5500/Traffic_Light_Project/trafficLight.vhd" 230 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1648762784485 "|trafficLight"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "threeSecondReached trafficLight.vhd(246) " "VHDL Process Statement warning at trafficLight.vhd(246): signal \"threeSecondReached\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trafficLight.vhd" "" { Text "H:/My Documents/Downloads/ECE5500/Traffic_Light_Project/trafficLight.vhd" 246 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1648762784485 "|trafficLight"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "threeSecondReached trafficLight.vhd(261) " "VHDL Process Statement warning at trafficLight.vhd(261): signal \"threeSecondReached\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trafficLight.vhd" "" { Text "H:/My Documents/Downloads/ECE5500/Traffic_Light_Project/trafficLight.vhd" 261 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1648762784485 "|trafficLight"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sevenSecondReached trafficLight.vhd(277) " "VHDL Process Statement warning at trafficLight.vhd(277): signal \"sevenSecondReached\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "trafficLight.vhd" "" { Text "H:/My Documents/Downloads/ECE5500/Traffic_Light_Project/trafficLight.vhd" 277 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1648762784485 "|trafficLight"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twentySixBitCounter twentySixBitCounter:twentySixBitCounter1 " "Elaborating entity \"twentySixBitCounter\" for hierarchy \"twentySixBitCounter:twentySixBitCounter1\"" {  } { { "trafficLight.vhd" "twentySixBitCounter1" { Text "H:/My Documents/Downloads/ECE5500/Traffic_Light_Project/trafficLight.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648762784485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fiveBitCounter fiveBitCounter:countTenSecond " "Elaborating entity \"fiveBitCounter\" for hierarchy \"fiveBitCounter:countTenSecond\"" {  } { { "trafficLight.vhd" "countTenSecond" { Text "H:/My Documents/Downloads/ECE5500/Traffic_Light_Project/trafficLight.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648762784501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fourBitDownCounter fourBitDownCounter:downCounter " "Elaborating entity \"fourBitDownCounter\" for hierarchy \"fourBitDownCounter:downCounter\"" {  } { { "trafficLight.vhd" "downCounter" { Text "H:/My Documents/Downloads/ECE5500/Traffic_Light_Project/trafficLight.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648762784501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenSegment sevenSegment:HexValues1 " "Elaborating entity \"sevenSegment\" for hierarchy \"sevenSegment:HexValues1\"" {  } { { "trafficLight.vhd" "HexValues1" { Text "H:/My Documents/Downloads/ECE5500/Traffic_Light_Project/trafficLight.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648762784579 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset sevenSegment.vhd(16) " "VHDL Process Statement warning at sevenSegment.vhd(16): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sevenSegment.vhd" "" { Text "H:/My Documents/Downloads/ECE5500/Traffic_Light_Project/sevenSegment.vhd" 16 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1648762784595 "|trafficLight|sevenSegment:HexValues1"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "trafficLight.vhd" "" { Text "H:/My Documents/Downloads/ECE5500/Traffic_Light_Project/trafficLight.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648762785579 "|trafficLight|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "trafficLight.vhd" "" { Text "H:/My Documents/Downloads/ECE5500/Traffic_Light_Project/trafficLight.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648762785579 "|trafficLight|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "trafficLight.vhd" "" { Text "H:/My Documents/Downloads/ECE5500/Traffic_Light_Project/trafficLight.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648762785579 "|trafficLight|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "trafficLight.vhd" "" { Text "H:/My Documents/Downloads/ECE5500/Traffic_Light_Project/trafficLight.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648762785579 "|trafficLight|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Pin \"HEX5\[1\]\" is stuck at VCC" {  } { { "trafficLight.vhd" "" { Text "H:/My Documents/Downloads/ECE5500/Traffic_Light_Project/trafficLight.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648762785579 "|trafficLight|HEX5[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1648762785579 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1648762785673 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1648762786438 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648762786438 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "trafficLight.vhd" "" { Text "H:/My Documents/Downloads/ECE5500/Traffic_Light_Project/trafficLight.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648762786782 "|trafficLight|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "trafficLight.vhd" "" { Text "H:/My Documents/Downloads/ECE5500/Traffic_Light_Project/trafficLight.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648762786782 "|trafficLight|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "trafficLight.vhd" "" { Text "H:/My Documents/Downloads/ECE5500/Traffic_Light_Project/trafficLight.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648762786782 "|trafficLight|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "trafficLight.vhd" "" { Text "H:/My Documents/Downloads/ECE5500/Traffic_Light_Project/trafficLight.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648762786782 "|trafficLight|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "trafficLight.vhd" "" { Text "H:/My Documents/Downloads/ECE5500/Traffic_Light_Project/trafficLight.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648762786782 "|trafficLight|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "trafficLight.vhd" "" { Text "H:/My Documents/Downloads/ECE5500/Traffic_Light_Project/trafficLight.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648762786782 "|trafficLight|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "trafficLight.vhd" "" { Text "H:/My Documents/Downloads/ECE5500/Traffic_Light_Project/trafficLight.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648762786782 "|trafficLight|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "trafficLight.vhd" "" { Text "H:/My Documents/Downloads/ECE5500/Traffic_Light_Project/trafficLight.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648762786782 "|trafficLight|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1648762786782 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "158 " "Implemented 158 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1648762786782 ""} { "Info" "ICUT_CUT_TM_OPINS" "45 " "Implemented 45 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1648762786782 ""} { "Info" "ICUT_CUT_TM_LCELLS" "102 " "Implemented 102 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1648762786782 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1648762786782 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "743 " "Peak virtual memory: 743 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1648762786860 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 31 19:09:46 2022 " "Processing ended: Thu Mar 31 19:09:46 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1648762786860 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1648762786860 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1648762786860 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1648762786860 ""}
