$date
	Tue Oct 29 17:51:40 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 1 ! z $end
$var reg 8 " x [0:7] $end
$scope module m11 $end
$var wire 8 # x [0:7] $end
$var wire 1 ! z $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b111 #
b111 "
0!
$end
#10
1!
b100 "
b100 #
#20
0!
b111 "
b111 #
#30
1!
b1000000 "
b1000000 #
#40
b10000 "
b10000 #
#50
0!
b111 "
b111 #
#60
