{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition " "Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 20 03:52:48 2010 " "Info: Processing started: Sat Nov 20 03:52:48 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off MemoryaddrBridge -c MemoryaddrBridge " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off MemoryaddrBridge -c MemoryaddrBridge" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ITDB_ANALYZE_DFFEA_LATCHES" "" "Info: Timing Analysis is analyzing one or more registers as latches" { { "Info" "ITDB_DFFEA_LATCH_NODE" "clkdivider:clkdivider0\|tinyCounter:t_Counter\|q\[0\] " "Info: Register clkdivider:clkdivider0\|tinyCounter:t_Counter\|q\[0\] is a latch" {  } { { "Verilog1.v" "" { Text "/home/ioriveur/Desktop/quartus/Verilog1.v" 20 -1 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "clkdivider:clkdivider0\|tinyCounter:t_Counter\|q\[1\] " "Info: Register clkdivider:clkdivider0\|tinyCounter:t_Counter\|q\[1\] is a latch" {  } { { "Verilog1.v" "" { Text "/home/ioriveur/Desktop/quartus/Verilog1.v" 20 -1 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "memoryaddressor:menaddr\|WideCounter:w_count1\|q\[0\] " "Info: Register memoryaddressor:menaddr\|WideCounter:w_count1\|q\[0\] is a latch" {  } { { "Verilog1.v" "" { Text "/home/ioriveur/Desktop/quartus/Verilog1.v" 32 -1 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "memoryaddressor:menaddr\|WideCounter:w_count1\|q\[1\] " "Info: Register memoryaddressor:menaddr\|WideCounter:w_count1\|q\[1\] is a latch" {  } { { "Verilog1.v" "" { Text "/home/ioriveur/Desktop/quartus/Verilog1.v" 32 -1 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "memoryaddressor:menaddr\|WideCounter:w_count1\|q\[2\] " "Info: Register memoryaddressor:menaddr\|WideCounter:w_count1\|q\[2\] is a latch" {  } { { "Verilog1.v" "" { Text "/home/ioriveur/Desktop/quartus/Verilog1.v" 32 -1 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "memoryaddressor:menaddr\|WideCounter:w_count1\|q\[3\] " "Info: Register memoryaddressor:menaddr\|WideCounter:w_count1\|q\[3\] is a latch" {  } { { "Verilog1.v" "" { Text "/home/ioriveur/Desktop/quartus/Verilog1.v" 32 -1 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "memoryaddressor:menaddr\|WideCounter:w_count1\|q\[4\] " "Info: Register memoryaddressor:menaddr\|WideCounter:w_count1\|q\[4\] is a latch" {  } { { "Verilog1.v" "" { Text "/home/ioriveur/Desktop/quartus/Verilog1.v" 32 -1 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "memoryaddressor:menaddr\|WideCounter:w_count1\|q\[5\] " "Info: Register memoryaddressor:menaddr\|WideCounter:w_count1\|q\[5\] is a latch" {  } { { "Verilog1.v" "" { Text "/home/ioriveur/Desktop/quartus/Verilog1.v" 32 -1 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "memoryaddressor:menaddr\|WideCounter:w_count1\|q\[6\] " "Info: Register memoryaddressor:menaddr\|WideCounter:w_count1\|q\[6\] is a latch" {  } { { "Verilog1.v" "" { Text "/home/ioriveur/Desktop/quartus/Verilog1.v" 32 -1 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "memoryaddressor:menaddr\|WideCounter:w_count1\|q\[7\] " "Info: Register memoryaddressor:menaddr\|WideCounter:w_count1\|q\[7\] is a latch" {  } { { "Verilog1.v" "" { Text "/home/ioriveur/Desktop/quartus/Verilog1.v" 32 -1 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "memoryaddressor:menaddr\|WideCounter:w_count1\|q\[8\] " "Info: Register memoryaddressor:menaddr\|WideCounter:w_count1\|q\[8\] is a latch" {  } { { "Verilog1.v" "" { Text "/home/ioriveur/Desktop/quartus/Verilog1.v" 32 -1 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "memoryaddressor:menaddr\|WideCounter:w_count1\|q\[9\] " "Info: Register memoryaddressor:menaddr\|WideCounter:w_count1\|q\[9\] is a latch" {  } { { "Verilog1.v" "" { Text "/home/ioriveur/Desktop/quartus/Verilog1.v" 32 -1 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "memoryaddressor:menaddr\|WideCounter:w_count1\|q\[10\] " "Info: Register memoryaddressor:menaddr\|WideCounter:w_count1\|q\[10\] is a latch" {  } { { "Verilog1.v" "" { Text "/home/ioriveur/Desktop/quartus/Verilog1.v" 32 -1 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "memoryaddressor:menaddr\|WideCounter:w_count1\|q\[11\] " "Info: Register memoryaddressor:menaddr\|WideCounter:w_count1\|q\[11\] is a latch" {  } { { "Verilog1.v" "" { Text "/home/ioriveur/Desktop/quartus/Verilog1.v" 32 -1 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "memoryaddressor:menaddr\|WideCounter:w_count1\|q\[12\] " "Info: Register memoryaddressor:menaddr\|WideCounter:w_count1\|q\[12\] is a latch" {  } { { "Verilog1.v" "" { Text "/home/ioriveur/Desktop/quartus/Verilog1.v" 32 -1 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "memoryaddressor:menaddr\|WideCounter:w_count1\|q\[13\] " "Info: Register memoryaddressor:menaddr\|WideCounter:w_count1\|q\[13\] is a latch" {  } { { "Verilog1.v" "" { Text "/home/ioriveur/Desktop/quartus/Verilog1.v" 32 -1 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "memoryaddressor:menaddr\|WideCounter:w_count1\|q\[14\] " "Info: Register memoryaddressor:menaddr\|WideCounter:w_count1\|q\[14\] is a latch" {  } { { "Verilog1.v" "" { Text "/home/ioriveur/Desktop/quartus/Verilog1.v" 32 -1 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "memoryaddressor:menaddr\|WideCounter:w_count1\|q\[15\] " "Info: Register memoryaddressor:menaddr\|WideCounter:w_count1\|q\[15\] is a latch" {  } { { "Verilog1.v" "" { Text "/home/ioriveur/Desktop/quartus/Verilog1.v" 32 -1 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more registers as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "clk " "Info: Assuming node \"clk\" is a latch enable. Will not compute fmax for this pin." {  } { { "Verilog1.v" "" { Text "/home/ioriveur/Desktop/quartus/Verilog1.v" 113 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "pclk " "Info: Assuming node \"pclk\" is an undefined clock" {  } { { "Verilog1.v" "" { Text "/home/ioriveur/Desktop/quartus/Verilog1.v" 113 -1 0 } } { "/opt/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/quartus/linux/Assignment Editor.qase" 1 { { 0 "pclk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "VSYNC " "Info: Assuming node \"VSYNC\" is an undefined clock" {  } { { "Verilog1.v" "" { Text "/home/ioriveur/Desktop/quartus/Verilog1.v" 113 -1 0 } } { "/opt/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/quartus/linux/Assignment Editor.qase" 1 { { 0 "VSYNC" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "TimingManager:timemanager\|res " "Info: Detected ripple clock \"TimingManager:timemanager\|res\" as buffer" {  } { { "Verilog1.v" "" { Text "/home/ioriveur/Desktop/quartus/Verilog1.v" 40 -1 0 } } { "/opt/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/quartus/linux/Assignment Editor.qase" 1 { { 0 "TimingManager:timemanager\|res" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "TimingManager:timemanager\|Sig_En " "Info: Detected ripple clock \"TimingManager:timemanager\|Sig_En\" as buffer" {  } { { "Verilog1.v" "" { Text "/home/ioriveur/Desktop/quartus/Verilog1.v" 38 -1 0 } } { "/opt/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/quartus/linux/Assignment Editor.qase" 1 { { 0 "TimingManager:timemanager\|Sig_En" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register clkdivider:clkdivider0\|tinyCounter:t_Counter\|q\[1\] register clkdivider:clkdivider0\|tinyCounter:t_Counter\|q\[1\] 228.89 MHz 4.369 ns Internal " "Info: Clock \"clk\" has Internal fmax of 228.89 MHz between source register \"clkdivider:clkdivider0\|tinyCounter:t_Counter\|q\[1\]\" and destination register \"clkdivider:clkdivider0\|tinyCounter:t_Counter\|q\[1\]\" (period= 4.369 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.660 ns + Longest register register " "Info: + Longest register to register delay is 3.660 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clkdivider:clkdivider0\|tinyCounter:t_Counter\|q\[1\] 1 REG LC_X10_Y4_N4 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X10_Y4_N4; Fanout = 2; REG Node = 'clkdivider:clkdivider0\|tinyCounter:t_Counter\|q\[1\]'" {  } { { "/opt/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/linux/TimingClosureFloorplan.fld" "" "" { clkdivider:clkdivider0|tinyCounter:t_Counter|q[1] } "NODE_NAME" } } { "Verilog1.v" "" { Text "/home/ioriveur/Desktop/quartus/Verilog1.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.984 ns) + CELL(0.511 ns) 1.495 ns clkdivider:clkdivider0\|tinyCounter:t_Counter\|Add0~0 2 COMB LC_X10_Y4_N5 1 " "Info: 2: + IC(0.984 ns) + CELL(0.511 ns) = 1.495 ns; Loc. = LC_X10_Y4_N5; Fanout = 1; COMB Node = 'clkdivider:clkdivider0\|tinyCounter:t_Counter\|Add0~0'" {  } { { "/opt/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/linux/TimingClosureFloorplan.fld" "" "1.495 ns" { clkdivider:clkdivider0|tinyCounter:t_Counter|q[1] clkdivider:clkdivider0|tinyCounter:t_Counter|Add0~0 } "NODE_NAME" } } { "Verilog1.v" "" { Text "/home/ioriveur/Desktop/quartus/Verilog1.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.789 ns) + CELL(1.376 ns) 3.660 ns clkdivider:clkdivider0\|tinyCounter:t_Counter\|q\[1\] 3 REG LC_X10_Y4_N4 2 " "Info: 3: + IC(0.789 ns) + CELL(1.376 ns) = 3.660 ns; Loc. = LC_X10_Y4_N4; Fanout = 2; REG Node = 'clkdivider:clkdivider0\|tinyCounter:t_Counter\|q\[1\]'" {  } { { "/opt/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/linux/TimingClosureFloorplan.fld" "" "2.165 ns" { clkdivider:clkdivider0|tinyCounter:t_Counter|Add0~0 clkdivider:clkdivider0|tinyCounter:t_Counter|q[1] } "NODE_NAME" } } { "Verilog1.v" "" { Text "/home/ioriveur/Desktop/quartus/Verilog1.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.887 ns ( 51.56 % ) " "Info: Total cell delay = 1.887 ns ( 51.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.773 ns ( 48.44 % ) " "Info: Total interconnect delay = 1.773 ns ( 48.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/linux/TimingClosureFloorplan.fld" "" "3.660 ns" { clkdivider:clkdivider0|tinyCounter:t_Counter|q[1] clkdivider:clkdivider0|tinyCounter:t_Counter|Add0~0 clkdivider:clkdivider0|tinyCounter:t_Counter|q[1] } "NODE_NAME" } } { "/opt/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/linux/Technology_Viewer.qrui" "3.660 ns" { clkdivider:clkdivider0|tinyCounter:t_Counter|q[1] {} clkdivider:clkdivider0|tinyCounter:t_Counter|Add0~0 {} clkdivider:clkdivider0|tinyCounter:t_Counter|q[1] {} } { 0.000ns 0.984ns 0.789ns } { 0.000ns 0.511ns 1.376ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 5.921 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 5.921 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk 1 CLK PIN_40 2 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_40; Fanout = 2; CLK Node = 'clk'" {  } { { "/opt/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/linux/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Verilog1.v" "" { Text "/home/ioriveur/Desktop/quartus/Verilog1.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.561 ns) + CELL(2.228 ns) 5.921 ns clkdivider:clkdivider0\|tinyCounter:t_Counter\|q\[1\] 2 REG LC_X10_Y4_N4 2 " "Info: 2: + IC(2.561 ns) + CELL(2.228 ns) = 5.921 ns; Loc. = LC_X10_Y4_N4; Fanout = 2; REG Node = 'clkdivider:clkdivider0\|tinyCounter:t_Counter\|q\[1\]'" {  } { { "/opt/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/linux/TimingClosureFloorplan.fld" "" "4.789 ns" { clk clkdivider:clkdivider0|tinyCounter:t_Counter|q[1] } "NODE_NAME" } } { "Verilog1.v" "" { Text "/home/ioriveur/Desktop/quartus/Verilog1.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.360 ns ( 56.75 % ) " "Info: Total cell delay = 3.360 ns ( 56.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.561 ns ( 43.25 % ) " "Info: Total interconnect delay = 2.561 ns ( 43.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/linux/TimingClosureFloorplan.fld" "" "5.921 ns" { clk clkdivider:clkdivider0|tinyCounter:t_Counter|q[1] } "NODE_NAME" } } { "/opt/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/linux/Technology_Viewer.qrui" "5.921 ns" { clk {} clk~combout {} clkdivider:clkdivider0|tinyCounter:t_Counter|q[1] {} } { 0.000ns 0.000ns 2.561ns } { 0.000ns 1.132ns 2.228ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 5.921 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 5.921 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk 1 CLK PIN_40 2 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_40; Fanout = 2; CLK Node = 'clk'" {  } { { "/opt/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/linux/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Verilog1.v" "" { Text "/home/ioriveur/Desktop/quartus/Verilog1.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.561 ns) + CELL(2.228 ns) 5.921 ns clkdivider:clkdivider0\|tinyCounter:t_Counter\|q\[1\] 2 REG LC_X10_Y4_N4 2 " "Info: 2: + IC(2.561 ns) + CELL(2.228 ns) = 5.921 ns; Loc. = LC_X10_Y4_N4; Fanout = 2; REG Node = 'clkdivider:clkdivider0\|tinyCounter:t_Counter\|q\[1\]'" {  } { { "/opt/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/linux/TimingClosureFloorplan.fld" "" "4.789 ns" { clk clkdivider:clkdivider0|tinyCounter:t_Counter|q[1] } "NODE_NAME" } } { "Verilog1.v" "" { Text "/home/ioriveur/Desktop/quartus/Verilog1.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.360 ns ( 56.75 % ) " "Info: Total cell delay = 3.360 ns ( 56.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.561 ns ( 43.25 % ) " "Info: Total interconnect delay = 2.561 ns ( 43.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/linux/TimingClosureFloorplan.fld" "" "5.921 ns" { clk clkdivider:clkdivider0|tinyCounter:t_Counter|q[1] } "NODE_NAME" } } { "/opt/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/linux/Technology_Viewer.qrui" "5.921 ns" { clk {} clk~combout {} clkdivider:clkdivider0|tinyCounter:t_Counter|q[1] {} } { 0.000ns 0.000ns 2.561ns } { 0.000ns 1.132ns 2.228ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/linux/TimingClosureFloorplan.fld" "" "5.921 ns" { clk clkdivider:clkdivider0|tinyCounter:t_Counter|q[1] } "NODE_NAME" } } { "/opt/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/linux/Technology_Viewer.qrui" "5.921 ns" { clk {} clk~combout {} clkdivider:clkdivider0|tinyCounter:t_Counter|q[1] {} } { 0.000ns 0.000ns 2.561ns } { 0.000ns 1.132ns 2.228ns } "" } } { "/opt/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/linux/Technology_Viewer.qrui" "5.921 ns" { clk {} clk~combout {} clkdivider:clkdivider0|tinyCounter:t_Counter|q[1] {} } { 0.000ns 0.000ns 2.561ns } { 0.000ns 1.132ns 2.228ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "Verilog1.v" "" { Text "/home/ioriveur/Desktop/quartus/Verilog1.v" 20 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "Verilog1.v" "" { Text "/home/ioriveur/Desktop/quartus/Verilog1.v" 20 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/linux/TimingClosureFloorplan.fld" "" "3.660 ns" { clkdivider:clkdivider0|tinyCounter:t_Counter|q[1] clkdivider:clkdivider0|tinyCounter:t_Counter|Add0~0 clkdivider:clkdivider0|tinyCounter:t_Counter|q[1] } "NODE_NAME" } } { "/opt/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/linux/Technology_Viewer.qrui" "3.660 ns" { clkdivider:clkdivider0|tinyCounter:t_Counter|q[1] {} clkdivider:clkdivider0|tinyCounter:t_Counter|Add0~0 {} clkdivider:clkdivider0|tinyCounter:t_Counter|q[1] {} } { 0.000ns 0.984ns 0.789ns } { 0.000ns 0.511ns 1.376ns } "" } } { "/opt/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/linux/TimingClosureFloorplan.fld" "" "5.921 ns" { clk clkdivider:clkdivider0|tinyCounter:t_Counter|q[1] } "NODE_NAME" } } { "/opt/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/linux/Technology_Viewer.qrui" "5.921 ns" { clk {} clk~combout {} clkdivider:clkdivider0|tinyCounter:t_Counter|q[1] {} } { 0.000ns 0.000ns 2.561ns } { 0.000ns 1.132ns 2.228ns } "" } } { "/opt/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/linux/Technology_Viewer.qrui" "5.921 ns" { clk {} clk~combout {} clkdivider:clkdivider0|tinyCounter:t_Counter|q[1] {} } { 0.000ns 0.000ns 2.561ns } { 0.000ns 1.132ns 2.228ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "pclk register TimingManager:timemanager\|ByteCounter:PixC\|q\[6\] register TimingManager:timemanager\|Sig_En 67.55 MHz 14.804 ns Internal " "Info: Clock \"pclk\" has Internal fmax of 67.55 MHz between source register \"TimingManager:timemanager\|ByteCounter:PixC\|q\[6\]\" and destination register \"TimingManager:timemanager\|Sig_En\" (period= 14.804 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.991 ns + Longest register register " "Info: + Longest register to register delay is 1.991 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns TimingManager:timemanager\|ByteCounter:PixC\|q\[6\] 1 REG LC_X12_Y3_N9 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X12_Y3_N9; Fanout = 3; REG Node = 'TimingManager:timemanager\|ByteCounter:PixC\|q\[6\]'" {  } { { "/opt/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/linux/TimingClosureFloorplan.fld" "" "" { TimingManager:timemanager|ByteCounter:PixC|q[6] } "NODE_NAME" } } { "Verilog1.v" "" { Text "/home/ioriveur/Desktop/quartus/Verilog1.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.895 ns) + CELL(0.200 ns) 1.095 ns TimingManager:timemanager\|ByteCounter:PixC\|Val\[6\]~0 2 COMB LC_X12_Y3_N7 1 " "Info: 2: + IC(0.895 ns) + CELL(0.200 ns) = 1.095 ns; Loc. = LC_X12_Y3_N7; Fanout = 1; COMB Node = 'TimingManager:timemanager\|ByteCounter:PixC\|Val\[6\]~0'" {  } { { "/opt/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/linux/TimingClosureFloorplan.fld" "" "1.095 ns" { TimingManager:timemanager|ByteCounter:PixC|q[6] TimingManager:timemanager|ByteCounter:PixC|Val[6]~0 } "NODE_NAME" } } { "Verilog1.v" "" { Text "/home/ioriveur/Desktop/quartus/Verilog1.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.591 ns) 1.991 ns TimingManager:timemanager\|Sig_En 3 REG LC_X12_Y3_N8 20 " "Info: 3: + IC(0.305 ns) + CELL(0.591 ns) = 1.991 ns; Loc. = LC_X12_Y3_N8; Fanout = 20; REG Node = 'TimingManager:timemanager\|Sig_En'" {  } { { "/opt/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/linux/TimingClosureFloorplan.fld" "" "0.896 ns" { TimingManager:timemanager|ByteCounter:PixC|Val[6]~0 TimingManager:timemanager|Sig_En } "NODE_NAME" } } { "Verilog1.v" "" { Text "/home/ioriveur/Desktop/quartus/Verilog1.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.791 ns ( 39.73 % ) " "Info: Total cell delay = 0.791 ns ( 39.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.200 ns ( 60.27 % ) " "Info: Total interconnect delay = 1.200 ns ( 60.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/linux/TimingClosureFloorplan.fld" "" "1.991 ns" { TimingManager:timemanager|ByteCounter:PixC|q[6] TimingManager:timemanager|ByteCounter:PixC|Val[6]~0 TimingManager:timemanager|Sig_En } "NODE_NAME" } } { "/opt/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/linux/Technology_Viewer.qrui" "1.991 ns" { TimingManager:timemanager|ByteCounter:PixC|q[6] {} TimingManager:timemanager|ByteCounter:PixC|Val[6]~0 {} TimingManager:timemanager|Sig_En {} } { 0.000ns 0.895ns 0.305ns } { 0.000ns 0.200ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.702 ns - Smallest " "Info: - Smallest clock skew is -4.702 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pclk destination 3.681 ns + Shortest register " "Info: + Shortest clock path from clock \"pclk\" to destination register is 3.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns pclk 1 CLK PIN_14 12 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_14; Fanout = 12; CLK Node = 'pclk'" {  } { { "/opt/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/linux/TimingClosureFloorplan.fld" "" "" { pclk } "NODE_NAME" } } { "Verilog1.v" "" { Text "/home/ioriveur/Desktop/quartus/Verilog1.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.918 ns) 3.681 ns TimingManager:timemanager\|Sig_En 2 REG LC_X12_Y3_N8 20 " "Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X12_Y3_N8; Fanout = 20; REG Node = 'TimingManager:timemanager\|Sig_En'" {  } { { "/opt/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/linux/TimingClosureFloorplan.fld" "" "2.518 ns" { pclk TimingManager:timemanager|Sig_En } "NODE_NAME" } } { "Verilog1.v" "" { Text "/home/ioriveur/Desktop/quartus/Verilog1.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 56.53 % ) " "Info: Total cell delay = 2.081 ns ( 56.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 43.47 % ) " "Info: Total interconnect delay = 1.600 ns ( 43.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/linux/TimingClosureFloorplan.fld" "" "3.681 ns" { pclk TimingManager:timemanager|Sig_En } "NODE_NAME" } } { "/opt/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/linux/Technology_Viewer.qrui" "3.681 ns" { pclk {} pclk~combout {} TimingManager:timemanager|Sig_En {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pclk source 8.383 ns - Longest register " "Info: - Longest clock path from clock \"pclk\" to source register is 8.383 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns pclk 1 CLK PIN_14 12 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_14; Fanout = 12; CLK Node = 'pclk'" {  } { { "/opt/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/linux/TimingClosureFloorplan.fld" "" "" { pclk } "NODE_NAME" } } { "Verilog1.v" "" { Text "/home/ioriveur/Desktop/quartus/Verilog1.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.294 ns) 4.057 ns TimingManager:timemanager\|res 2 REG LC_X12_Y3_N7 7 " "Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X12_Y3_N7; Fanout = 7; REG Node = 'TimingManager:timemanager\|res'" {  } { { "/opt/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/linux/TimingClosureFloorplan.fld" "" "2.894 ns" { pclk TimingManager:timemanager|res } "NODE_NAME" } } { "Verilog1.v" "" { Text "/home/ioriveur/Desktop/quartus/Verilog1.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.408 ns) + CELL(0.918 ns) 8.383 ns TimingManager:timemanager\|ByteCounter:PixC\|q\[6\] 3 REG LC_X12_Y3_N9 3 " "Info: 3: + IC(3.408 ns) + CELL(0.918 ns) = 8.383 ns; Loc. = LC_X12_Y3_N9; Fanout = 3; REG Node = 'TimingManager:timemanager\|ByteCounter:PixC\|q\[6\]'" {  } { { "/opt/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/linux/TimingClosureFloorplan.fld" "" "4.326 ns" { TimingManager:timemanager|res TimingManager:timemanager|ByteCounter:PixC|q[6] } "NODE_NAME" } } { "Verilog1.v" "" { Text "/home/ioriveur/Desktop/quartus/Verilog1.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 40.26 % ) " "Info: Total cell delay = 3.375 ns ( 40.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.008 ns ( 59.74 % ) " "Info: Total interconnect delay = 5.008 ns ( 59.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/linux/TimingClosureFloorplan.fld" "" "8.383 ns" { pclk TimingManager:timemanager|res TimingManager:timemanager|ByteCounter:PixC|q[6] } "NODE_NAME" } } { "/opt/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/linux/Technology_Viewer.qrui" "8.383 ns" { pclk {} pclk~combout {} TimingManager:timemanager|res {} TimingManager:timemanager|ByteCounter:PixC|q[6] {} } { 0.000ns 0.000ns 1.600ns 3.408ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/linux/TimingClosureFloorplan.fld" "" "3.681 ns" { pclk TimingManager:timemanager|Sig_En } "NODE_NAME" } } { "/opt/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/linux/Technology_Viewer.qrui" "3.681 ns" { pclk {} pclk~combout {} TimingManager:timemanager|Sig_En {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } } { "/opt/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/linux/TimingClosureFloorplan.fld" "" "8.383 ns" { pclk TimingManager:timemanager|res TimingManager:timemanager|ByteCounter:PixC|q[6] } "NODE_NAME" } } { "/opt/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/linux/Technology_Viewer.qrui" "8.383 ns" { pclk {} pclk~combout {} TimingManager:timemanager|res {} TimingManager:timemanager|ByteCounter:PixC|q[6] {} } { 0.000ns 0.000ns 1.600ns 3.408ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "Verilog1.v" "" { Text "/home/ioriveur/Desktop/quartus/Verilog1.v" 8 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "Verilog1.v" "" { Text "/home/ioriveur/Desktop/quartus/Verilog1.v" 38 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "Verilog1.v" "" { Text "/home/ioriveur/Desktop/quartus/Verilog1.v" 8 -1 0 } } { "Verilog1.v" "" { Text "/home/ioriveur/Desktop/quartus/Verilog1.v" 38 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "/opt/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/linux/TimingClosureFloorplan.fld" "" "1.991 ns" { TimingManager:timemanager|ByteCounter:PixC|q[6] TimingManager:timemanager|ByteCounter:PixC|Val[6]~0 TimingManager:timemanager|Sig_En } "NODE_NAME" } } { "/opt/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/linux/Technology_Viewer.qrui" "1.991 ns" { TimingManager:timemanager|ByteCounter:PixC|q[6] {} TimingManager:timemanager|ByteCounter:PixC|Val[6]~0 {} TimingManager:timemanager|Sig_En {} } { 0.000ns 0.895ns 0.305ns } { 0.000ns 0.200ns 0.591ns } "" } } { "/opt/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/linux/TimingClosureFloorplan.fld" "" "3.681 ns" { pclk TimingManager:timemanager|Sig_En } "NODE_NAME" } } { "/opt/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/linux/Technology_Viewer.qrui" "3.681 ns" { pclk {} pclk~combout {} TimingManager:timemanager|Sig_En {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } } { "/opt/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/linux/TimingClosureFloorplan.fld" "" "8.383 ns" { pclk TimingManager:timemanager|res TimingManager:timemanager|ByteCounter:PixC|q[6] } "NODE_NAME" } } { "/opt/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/linux/Technology_Viewer.qrui" "8.383 ns" { pclk {} pclk~combout {} TimingManager:timemanager|res {} TimingManager:timemanager|ByteCounter:PixC|q[6] {} } { 0.000ns 0.000ns 1.600ns 3.408ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "VSYNC " "Info: No valid register-to-register data paths exist for clock \"VSYNC\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "TimingManager:timemanager\|Sig_En HREF pclk 2.408 ns register " "Info: tsu for register \"TimingManager:timemanager\|Sig_En\" (data pin = \"HREF\", clock pin = \"pclk\") is 2.408 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.756 ns + Longest pin register " "Info: + Longest pin to register delay is 5.756 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns HREF 1 PIN PIN_64 10 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_64; Fanout = 10; PIN Node = 'HREF'" {  } { { "/opt/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/linux/TimingClosureFloorplan.fld" "" "" { HREF } "NODE_NAME" } } { "Verilog1.v" "" { Text "/home/ioriveur/Desktop/quartus/Verilog1.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.783 ns) + CELL(0.914 ns) 4.860 ns TimingManager:timemanager\|ByteCounter:PixC\|Val\[6\]~0 2 COMB LC_X12_Y3_N7 1 " "Info: 2: + IC(2.783 ns) + CELL(0.914 ns) = 4.860 ns; Loc. = LC_X12_Y3_N7; Fanout = 1; COMB Node = 'TimingManager:timemanager\|ByteCounter:PixC\|Val\[6\]~0'" {  } { { "/opt/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/linux/TimingClosureFloorplan.fld" "" "3.697 ns" { HREF TimingManager:timemanager|ByteCounter:PixC|Val[6]~0 } "NODE_NAME" } } { "Verilog1.v" "" { Text "/home/ioriveur/Desktop/quartus/Verilog1.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.591 ns) 5.756 ns TimingManager:timemanager\|Sig_En 3 REG LC_X12_Y3_N8 20 " "Info: 3: + IC(0.305 ns) + CELL(0.591 ns) = 5.756 ns; Loc. = LC_X12_Y3_N8; Fanout = 20; REG Node = 'TimingManager:timemanager\|Sig_En'" {  } { { "/opt/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/linux/TimingClosureFloorplan.fld" "" "0.896 ns" { TimingManager:timemanager|ByteCounter:PixC|Val[6]~0 TimingManager:timemanager|Sig_En } "NODE_NAME" } } { "Verilog1.v" "" { Text "/home/ioriveur/Desktop/quartus/Verilog1.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.668 ns ( 46.35 % ) " "Info: Total cell delay = 2.668 ns ( 46.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.088 ns ( 53.65 % ) " "Info: Total interconnect delay = 3.088 ns ( 53.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/linux/TimingClosureFloorplan.fld" "" "5.756 ns" { HREF TimingManager:timemanager|ByteCounter:PixC|Val[6]~0 TimingManager:timemanager|Sig_En } "NODE_NAME" } } { "/opt/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/linux/Technology_Viewer.qrui" "5.756 ns" { HREF {} HREF~combout {} TimingManager:timemanager|ByteCounter:PixC|Val[6]~0 {} TimingManager:timemanager|Sig_En {} } { 0.000ns 0.000ns 2.783ns 0.305ns } { 0.000ns 1.163ns 0.914ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "Verilog1.v" "" { Text "/home/ioriveur/Desktop/quartus/Verilog1.v" 38 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pclk destination 3.681 ns - Shortest register " "Info: - Shortest clock path from clock \"pclk\" to destination register is 3.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns pclk 1 CLK PIN_14 12 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_14; Fanout = 12; CLK Node = 'pclk'" {  } { { "/opt/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/linux/TimingClosureFloorplan.fld" "" "" { pclk } "NODE_NAME" } } { "Verilog1.v" "" { Text "/home/ioriveur/Desktop/quartus/Verilog1.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.918 ns) 3.681 ns TimingManager:timemanager\|Sig_En 2 REG LC_X12_Y3_N8 20 " "Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X12_Y3_N8; Fanout = 20; REG Node = 'TimingManager:timemanager\|Sig_En'" {  } { { "/opt/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/linux/TimingClosureFloorplan.fld" "" "2.518 ns" { pclk TimingManager:timemanager|Sig_En } "NODE_NAME" } } { "Verilog1.v" "" { Text "/home/ioriveur/Desktop/quartus/Verilog1.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 56.53 % ) " "Info: Total cell delay = 2.081 ns ( 56.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 43.47 % ) " "Info: Total interconnect delay = 1.600 ns ( 43.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/linux/TimingClosureFloorplan.fld" "" "3.681 ns" { pclk TimingManager:timemanager|Sig_En } "NODE_NAME" } } { "/opt/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/linux/Technology_Viewer.qrui" "3.681 ns" { pclk {} pclk~combout {} TimingManager:timemanager|Sig_En {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/linux/TimingClosureFloorplan.fld" "" "5.756 ns" { HREF TimingManager:timemanager|ByteCounter:PixC|Val[6]~0 TimingManager:timemanager|Sig_En } "NODE_NAME" } } { "/opt/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/linux/Technology_Viewer.qrui" "5.756 ns" { HREF {} HREF~combout {} TimingManager:timemanager|ByteCounter:PixC|Val[6]~0 {} TimingManager:timemanager|Sig_En {} } { 0.000ns 0.000ns 2.783ns 0.305ns } { 0.000ns 1.163ns 0.914ns 0.591ns } "" } } { "/opt/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/linux/TimingClosureFloorplan.fld" "" "3.681 ns" { pclk TimingManager:timemanager|Sig_En } "NODE_NAME" } } { "/opt/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/linux/Technology_Viewer.qrui" "3.681 ns" { pclk {} pclk~combout {} TimingManager:timemanager|Sig_En {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "pclk SRAM_address\[3\] memoryaddressor:menaddr\|WideCounter:w_count1\|q\[3\] 14.909 ns register " "Info: tco from clock \"pclk\" to destination pin \"SRAM_address\[3\]\" through register \"memoryaddressor:menaddr\|WideCounter:w_count1\|q\[3\]\" is 14.909 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pclk source 8.300 ns + Longest register " "Info: + Longest clock path from clock \"pclk\" to source register is 8.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns pclk 1 CLK PIN_14 12 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_14; Fanout = 12; CLK Node = 'pclk'" {  } { { "/opt/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/linux/TimingClosureFloorplan.fld" "" "" { pclk } "NODE_NAME" } } { "Verilog1.v" "" { Text "/home/ioriveur/Desktop/quartus/Verilog1.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.294 ns) 4.057 ns TimingManager:timemanager\|Sig_En 2 REG LC_X12_Y3_N8 20 " "Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X12_Y3_N8; Fanout = 20; REG Node = 'TimingManager:timemanager\|Sig_En'" {  } { { "/opt/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/linux/TimingClosureFloorplan.fld" "" "2.894 ns" { pclk TimingManager:timemanager|Sig_En } "NODE_NAME" } } { "Verilog1.v" "" { Text "/home/ioriveur/Desktop/quartus/Verilog1.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.015 ns) + CELL(2.228 ns) 8.300 ns memoryaddressor:menaddr\|WideCounter:w_count1\|q\[3\] 3 REG LC_X11_Y4_N8 4 " "Info: 3: + IC(2.015 ns) + CELL(2.228 ns) = 8.300 ns; Loc. = LC_X11_Y4_N8; Fanout = 4; REG Node = 'memoryaddressor:menaddr\|WideCounter:w_count1\|q\[3\]'" {  } { { "/opt/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/linux/TimingClosureFloorplan.fld" "" "4.243 ns" { TimingManager:timemanager|Sig_En memoryaddressor:menaddr|WideCounter:w_count1|q[3] } "NODE_NAME" } } { "Verilog1.v" "" { Text "/home/ioriveur/Desktop/quartus/Verilog1.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.685 ns ( 56.45 % ) " "Info: Total cell delay = 4.685 ns ( 56.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.615 ns ( 43.55 % ) " "Info: Total interconnect delay = 3.615 ns ( 43.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/linux/TimingClosureFloorplan.fld" "" "8.300 ns" { pclk TimingManager:timemanager|Sig_En memoryaddressor:menaddr|WideCounter:w_count1|q[3] } "NODE_NAME" } } { "/opt/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/linux/Technology_Viewer.qrui" "8.300 ns" { pclk {} pclk~combout {} TimingManager:timemanager|Sig_En {} memoryaddressor:menaddr|WideCounter:w_count1|q[3] {} } { 0.000ns 0.000ns 1.600ns 2.015ns } { 0.000ns 1.163ns 1.294ns 2.228ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "Verilog1.v" "" { Text "/home/ioriveur/Desktop/quartus/Verilog1.v" 32 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.233 ns + Longest register pin " "Info: + Longest register to pin delay is 6.233 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns memoryaddressor:menaddr\|WideCounter:w_count1\|q\[3\] 1 REG LC_X11_Y4_N8 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X11_Y4_N8; Fanout = 4; REG Node = 'memoryaddressor:menaddr\|WideCounter:w_count1\|q\[3\]'" {  } { { "/opt/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/linux/TimingClosureFloorplan.fld" "" "" { memoryaddressor:menaddr|WideCounter:w_count1|q[3] } "NODE_NAME" } } { "Verilog1.v" "" { Text "/home/ioriveur/Desktop/quartus/Verilog1.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.911 ns) + CELL(2.322 ns) 6.233 ns SRAM_address\[3\] 2 PIN PIN_5 0 " "Info: 2: + IC(3.911 ns) + CELL(2.322 ns) = 6.233 ns; Loc. = PIN_5; Fanout = 0; PIN Node = 'SRAM_address\[3\]'" {  } { { "/opt/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/linux/TimingClosureFloorplan.fld" "" "6.233 ns" { memoryaddressor:menaddr|WideCounter:w_count1|q[3] SRAM_address[3] } "NODE_NAME" } } { "Verilog1.v" "" { Text "/home/ioriveur/Desktop/quartus/Verilog1.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.322 ns ( 37.25 % ) " "Info: Total cell delay = 2.322 ns ( 37.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.911 ns ( 62.75 % ) " "Info: Total interconnect delay = 3.911 ns ( 62.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/linux/TimingClosureFloorplan.fld" "" "6.233 ns" { memoryaddressor:menaddr|WideCounter:w_count1|q[3] SRAM_address[3] } "NODE_NAME" } } { "/opt/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/linux/Technology_Viewer.qrui" "6.233 ns" { memoryaddressor:menaddr|WideCounter:w_count1|q[3] {} SRAM_address[3] {} } { 0.000ns 3.911ns } { 0.000ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/linux/TimingClosureFloorplan.fld" "" "8.300 ns" { pclk TimingManager:timemanager|Sig_En memoryaddressor:menaddr|WideCounter:w_count1|q[3] } "NODE_NAME" } } { "/opt/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/linux/Technology_Viewer.qrui" "8.300 ns" { pclk {} pclk~combout {} TimingManager:timemanager|Sig_En {} memoryaddressor:menaddr|WideCounter:w_count1|q[3] {} } { 0.000ns 0.000ns 1.600ns 2.015ns } { 0.000ns 1.163ns 1.294ns 2.228ns } "" } } { "/opt/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/linux/TimingClosureFloorplan.fld" "" "6.233 ns" { memoryaddressor:menaddr|WideCounter:w_count1|q[3] SRAM_address[3] } "NODE_NAME" } } { "/opt/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/linux/Technology_Viewer.qrui" "6.233 ns" { memoryaddressor:menaddr|WideCounter:w_count1|q[3] {} SRAM_address[3] {} } { 0.000ns 3.911ns } { 0.000ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "pclk SRAM_address\[6\] 9.356 ns Longest " "Info: Longest tpd from source pin \"pclk\" to destination pin \"SRAM_address\[6\]\" is 9.356 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns pclk 1 CLK PIN_14 12 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_14; Fanout = 12; CLK Node = 'pclk'" {  } { { "/opt/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/linux/TimingClosureFloorplan.fld" "" "" { pclk } "NODE_NAME" } } { "Verilog1.v" "" { Text "/home/ioriveur/Desktop/quartus/Verilog1.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.373 ns) + CELL(0.740 ns) 4.276 ns memoryaddressor:menaddr\|WEb 2 COMB LC_X11_Y4_N4 17 " "Info: 2: + IC(2.373 ns) + CELL(0.740 ns) = 4.276 ns; Loc. = LC_X11_Y4_N4; Fanout = 17; COMB Node = 'memoryaddressor:menaddr\|WEb'" {  } { { "/opt/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/linux/TimingClosureFloorplan.fld" "" "3.113 ns" { pclk memoryaddressor:menaddr|WEb } "NODE_NAME" } } { "Verilog1.v" "" { Text "/home/ioriveur/Desktop/quartus/Verilog1.v" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.476 ns) + CELL(1.604 ns) 9.356 ns SRAM_address\[6\] 3 PIN PIN_30 0 " "Info: 3: + IC(3.476 ns) + CELL(1.604 ns) = 9.356 ns; Loc. = PIN_30; Fanout = 0; PIN Node = 'SRAM_address\[6\]'" {  } { { "/opt/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/linux/TimingClosureFloorplan.fld" "" "5.080 ns" { memoryaddressor:menaddr|WEb SRAM_address[6] } "NODE_NAME" } } { "Verilog1.v" "" { Text "/home/ioriveur/Desktop/quartus/Verilog1.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.507 ns ( 37.48 % ) " "Info: Total cell delay = 3.507 ns ( 37.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.849 ns ( 62.52 % ) " "Info: Total interconnect delay = 5.849 ns ( 62.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/linux/TimingClosureFloorplan.fld" "" "9.356 ns" { pclk memoryaddressor:menaddr|WEb SRAM_address[6] } "NODE_NAME" } } { "/opt/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/linux/Technology_Viewer.qrui" "9.356 ns" { pclk {} pclk~combout {} memoryaddressor:menaddr|WEb {} SRAM_address[6] {} } { 0.000ns 0.000ns 2.373ns 3.476ns } { 0.000ns 1.163ns 0.740ns 1.604ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "TimingManager:timemanager\|res HREF pclk -1.227 ns register " "Info: th for register \"TimingManager:timemanager\|res\" (data pin = \"HREF\", clock pin = \"pclk\") is -1.227 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pclk destination 3.681 ns + Longest register " "Info: + Longest clock path from clock \"pclk\" to destination register is 3.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns pclk 1 CLK PIN_14 12 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_14; Fanout = 12; CLK Node = 'pclk'" {  } { { "/opt/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/linux/TimingClosureFloorplan.fld" "" "" { pclk } "NODE_NAME" } } { "Verilog1.v" "" { Text "/home/ioriveur/Desktop/quartus/Verilog1.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.918 ns) 3.681 ns TimingManager:timemanager\|res 2 REG LC_X12_Y3_N7 7 " "Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X12_Y3_N7; Fanout = 7; REG Node = 'TimingManager:timemanager\|res'" {  } { { "/opt/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/linux/TimingClosureFloorplan.fld" "" "2.518 ns" { pclk TimingManager:timemanager|res } "NODE_NAME" } } { "Verilog1.v" "" { Text "/home/ioriveur/Desktop/quartus/Verilog1.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 56.53 % ) " "Info: Total cell delay = 2.081 ns ( 56.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 43.47 % ) " "Info: Total interconnect delay = 1.600 ns ( 43.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/linux/TimingClosureFloorplan.fld" "" "3.681 ns" { pclk TimingManager:timemanager|res } "NODE_NAME" } } { "/opt/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/linux/Technology_Viewer.qrui" "3.681 ns" { pclk {} pclk~combout {} TimingManager:timemanager|res {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "Verilog1.v" "" { Text "/home/ioriveur/Desktop/quartus/Verilog1.v" 40 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.129 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.129 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns HREF 1 PIN PIN_64 10 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_64; Fanout = 10; PIN Node = 'HREF'" {  } { { "/opt/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/linux/TimingClosureFloorplan.fld" "" "" { HREF } "NODE_NAME" } } { "Verilog1.v" "" { Text "/home/ioriveur/Desktop/quartus/Verilog1.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.783 ns) + CELL(1.183 ns) 5.129 ns TimingManager:timemanager\|res 2 REG LC_X12_Y3_N7 7 " "Info: 2: + IC(2.783 ns) + CELL(1.183 ns) = 5.129 ns; Loc. = LC_X12_Y3_N7; Fanout = 7; REG Node = 'TimingManager:timemanager\|res'" {  } { { "/opt/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/linux/TimingClosureFloorplan.fld" "" "3.966 ns" { HREF TimingManager:timemanager|res } "NODE_NAME" } } { "Verilog1.v" "" { Text "/home/ioriveur/Desktop/quartus/Verilog1.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.346 ns ( 45.74 % ) " "Info: Total cell delay = 2.346 ns ( 45.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.783 ns ( 54.26 % ) " "Info: Total interconnect delay = 2.783 ns ( 54.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/linux/TimingClosureFloorplan.fld" "" "5.129 ns" { HREF TimingManager:timemanager|res } "NODE_NAME" } } { "/opt/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/linux/Technology_Viewer.qrui" "5.129 ns" { HREF {} HREF~combout {} TimingManager:timemanager|res {} } { 0.000ns 0.000ns 2.783ns } { 0.000ns 1.163ns 1.183ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/linux/TimingClosureFloorplan.fld" "" "3.681 ns" { pclk TimingManager:timemanager|res } "NODE_NAME" } } { "/opt/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/linux/Technology_Viewer.qrui" "3.681 ns" { pclk {} pclk~combout {} TimingManager:timemanager|res {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } } { "/opt/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/linux/TimingClosureFloorplan.fld" "" "5.129 ns" { HREF TimingManager:timemanager|res } "NODE_NAME" } } { "/opt/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/linux/Technology_Viewer.qrui" "5.129 ns" { HREF {} HREF~combout {} TimingManager:timemanager|res {} } { 0.000ns 0.000ns 2.783ns } { 0.000ns 1.163ns 1.183ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "135 " "Info: Peak virtual memory: 135 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 20 03:52:50 2010 " "Info: Processing ended: Sat Nov 20 03:52:50 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
