INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sim_1/new/FinalSim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FinalSim
WARNING: [VRFC 10-986] literal value truncated to fit in 15 bits [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sim_1/new/FinalSim.sv:46]
WARNING: [VRFC 10-986] literal value truncated to fit in 15 bits [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sim_1/new/FinalSim.sv:48]
