Analysis & Synthesis report for ktane_mem
Thu Oct 24 13:10:30 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. Removed Registers Triggering Further Register Optimizations
 10. General Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Parameter Settings for User Entity Instance: Top-level Entity: |ktane_mem
 13. Parameter Settings for User Entity Instance: dual_port_ram:ram
 14. Parameter Settings for User Entity Instance: button_mem:button_mem
 15. Parameter Settings for User Entity Instance: keypad_mem:keypad_mem
 16. Parameter Settings for User Entity Instance: morse_mem:morse_mem
 17. Parameter Settings for User Entity Instance: wire_mem:wires_mem
 18. Parameter Settings for User Entity Instance: extras_mem:extras_mem
 19. Parameter Settings for User Entity Instance: extras_mem:extras_mem|timer:t1
 20. Parameter Settings for User Entity Instance: mux5:output_mux
 21. Parameter Settings for Inferred Entity Instance: extras_mem:extras_mem|timer:t1|sec_to_sevseg:s1|lpm_divide:Div1
 22. Parameter Settings for Inferred Entity Instance: extras_mem:extras_mem|timer:t1|sec_to_sevseg:s1|lpm_divide:Div0
 23. Port Connectivity Checks: "extras_mem:extras_mem|timer:t1|sec_to_sevseg:s1"
 24. Port Connectivity Checks: "extras_mem:extras_mem|timer:t1"
 25. Port Connectivity Checks: "extras_mem:extras_mem"
 26. Port Connectivity Checks: "wire_mem:wires_mem"
 27. Port Connectivity Checks: "morse_mem:morse_mem"
 28. Port Connectivity Checks: "keypad_mem:keypad_mem"
 29. Port Connectivity Checks: "button_mem:button_mem"
 30. Port Connectivity Checks: "dual_port_ram:ram"
 31. Post-Synthesis Netlist Statistics for Top Partition
 32. Elapsed Time Per Partition
 33. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Thu Oct 24 13:10:30 2019       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; ktane_mem                                   ;
; Top-level Entity Name           ; ktane_mem                                   ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 51                                          ;
; Total pins                      ; 94                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; ktane_mem          ; ktane_mem          ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                   ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                               ; Library ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------+---------+
; bcd_to_sevseg.v                  ; yes             ; User Verilog HDL File        ; C:/intelFPGA_lite/18.1/ktane_mem/bcd_to_sevseg.v                           ;         ;
; extras_mem.v                     ; yes             ; User Verilog HDL File        ; C:/intelFPGA_lite/18.1/ktane_mem/extras_mem.v                              ;         ;
; button_mem.v                     ; yes             ; User Verilog HDL File        ; C:/intelFPGA_lite/18.1/ktane_mem/button_mem.v                              ;         ;
; keypad_mem.v                     ; yes             ; User Verilog HDL File        ; C:/intelFPGA_lite/18.1/ktane_mem/keypad_mem.v                              ;         ;
; morse_mem.v                      ; yes             ; User Verilog HDL File        ; C:/intelFPGA_lite/18.1/ktane_mem/morse_mem.v                               ;         ;
; wire_mem.v                       ; yes             ; User Verilog HDL File        ; C:/intelFPGA_lite/18.1/ktane_mem/wire_mem.v                                ;         ;
; ktane_mem.v                      ; yes             ; User Verilog HDL File        ; C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v                               ;         ;
; init.txt                         ; yes             ; User File                    ; C:/intelFPGA_lite/18.1/ktane_mem/init.txt                                  ;         ;
; dual_port_ram.v                  ; yes             ; User Verilog HDL File        ; C:/intelFPGA_lite/18.1/ktane_mem/dual_port_ram.v                           ;         ;
; rgb_led.v                        ; yes             ; User Verilog HDL File        ; C:/intelFPGA_lite/18.1/ktane_mem/rgb_led.v                                 ;         ;
; mux5.v                           ; yes             ; User Verilog HDL File        ; C:/intelFPGA_lite/18.1/ktane_mem/mux5.v                                    ;         ;
; ../timer/timer.v                 ; yes             ; User Verilog HDL File        ; C:/intelFPGA_lite/18.1/timer/timer.v                                       ;         ;
; ../timer/sec_to_sevseg.v         ; yes             ; User Verilog HDL File        ; C:/intelFPGA_lite/18.1/timer/sec_to_sevseg.v                               ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_divide.tdf      ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/abs_divider.inc     ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sign_div_unsign.inc ;         ;
; aglobal181.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc      ;         ;
; db/lpm_divide_ibm.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/18.1/ktane_mem/db/lpm_divide_ibm.tdf                     ;         ;
; db/sign_div_unsign_olh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/18.1/ktane_mem/db/sign_div_unsign_olh.tdf                ;         ;
; db/alt_u_div_mve.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/18.1/ktane_mem/db/alt_u_div_mve.tdf                      ;         ;
; db/lpm_divide_nbm.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/18.1/ktane_mem/db/lpm_divide_nbm.tdf                     ;         ;
; db/sign_div_unsign_tlh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/18.1/ktane_mem/db/sign_div_unsign_tlh.tdf                ;         ;
; db/alt_u_div_00f.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/18.1/ktane_mem/db/alt_u_div_00f.tdf                      ;         ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 241       ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 473       ;
;     -- 7 input functions                    ; 0         ;
;     -- 6 input functions                    ; 7         ;
;     -- 5 input functions                    ; 2         ;
;     -- 4 input functions                    ; 65        ;
;     -- <=3 input functions                  ; 399       ;
;                                             ;           ;
; Dedicated logic registers                   ; 51        ;
;                                             ;           ;
; I/O pins                                    ; 94        ;
;                                             ;           ;
; Total DSP Blocks                            ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 51        ;
; Total fan-out                               ; 1598      ;
; Average fan-out                             ; 2.24      ;
+---------------------------------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                      ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                        ; Entity Name         ; Library Name ;
+-------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |ktane_mem                                      ; 473 (0)             ; 51 (1)                    ; 0                 ; 0          ; 94   ; 0            ; |ktane_mem                                                                                                                                                 ; ktane_mem           ; work         ;
;    |extras_mem:extras_mem|                      ; 473 (2)             ; 50 (2)                    ; 0                 ; 0          ; 0    ; 0            ; |ktane_mem|extras_mem:extras_mem                                                                                                                           ; extras_mem          ; work         ;
;       |timer:t1|                                ; 471 (56)            ; 48 (48)                   ; 0                 ; 0          ; 0    ; 0            ; |ktane_mem|extras_mem:extras_mem|timer:t1                                                                                                                  ; timer               ; work         ;
;          |sec_to_sevseg:s1|                     ; 415 (36)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ktane_mem|extras_mem:extras_mem|timer:t1|sec_to_sevseg:s1                                                                                                 ; sec_to_sevseg       ; work         ;
;             |lpm_divide:Div0|                   ; 180 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ktane_mem|extras_mem:extras_mem|timer:t1|sec_to_sevseg:s1|lpm_divide:Div0                                                                                 ; lpm_divide          ; work         ;
;                |lpm_divide_nbm:auto_generated|  ; 180 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ktane_mem|extras_mem:extras_mem|timer:t1|sec_to_sevseg:s1|lpm_divide:Div0|lpm_divide_nbm:auto_generated                                                   ; lpm_divide_nbm      ; work         ;
;                   |sign_div_unsign_tlh:divider| ; 180 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ktane_mem|extras_mem:extras_mem|timer:t1|sec_to_sevseg:s1|lpm_divide:Div0|lpm_divide_nbm:auto_generated|sign_div_unsign_tlh:divider                       ; sign_div_unsign_tlh ; work         ;
;                      |alt_u_div_00f:divider|    ; 180 (180)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ktane_mem|extras_mem:extras_mem|timer:t1|sec_to_sevseg:s1|lpm_divide:Div0|lpm_divide_nbm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_00f:divider ; alt_u_div_00f       ; work         ;
;             |lpm_divide:Div1|                   ; 178 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ktane_mem|extras_mem:extras_mem|timer:t1|sec_to_sevseg:s1|lpm_divide:Div1                                                                                 ; lpm_divide          ; work         ;
;                |lpm_divide_ibm:auto_generated|  ; 178 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ktane_mem|extras_mem:extras_mem|timer:t1|sec_to_sevseg:s1|lpm_divide:Div1|lpm_divide_ibm:auto_generated                                                   ; lpm_divide_ibm      ; work         ;
;                   |sign_div_unsign_olh:divider| ; 178 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ktane_mem|extras_mem:extras_mem|timer:t1|sec_to_sevseg:s1|lpm_divide:Div1|lpm_divide_ibm:auto_generated|sign_div_unsign_olh:divider                       ; sign_div_unsign_olh ; work         ;
;                      |alt_u_div_mve:divider|    ; 178 (178)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ktane_mem|extras_mem:extras_mem|timer:t1|sec_to_sevseg:s1|lpm_divide:Div1|lpm_divide_ibm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_mve:divider ; alt_u_div_mve       ; work         ;
;             |sevseg:s1|                         ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ktane_mem|extras_mem:extras_mem|timer:t1|sec_to_sevseg:s1|sevseg:s1                                                                                       ; sevseg              ; work         ;
;             |sevseg:s2|                         ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ktane_mem|extras_mem:extras_mem|timer:t1|sec_to_sevseg:s1|sevseg:s2                                                                                       ; sevseg              ; work         ;
;             |sevseg:s3|                         ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ktane_mem|extras_mem:extras_mem|timer:t1|sec_to_sevseg:s1|sevseg:s3                                                                                       ; sevseg              ; work         ;
+-------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                       ;
+------------------------------------------------+---------------------------------------------------------+
; Register name                                  ; Reason for Removal                                      ;
+------------------------------------------------+---------------------------------------------------------+
; wires_en                                       ; Stuck at GND due to stuck port data_in                  ;
; morse_en                                       ; Stuck at GND due to stuck port data_in                  ;
; keypad_en                                      ; Stuck at GND due to stuck port data_in                  ;
; button_en                                      ; Stuck at GND due to stuck port data_in                  ;
; ram_en                                         ; Stuck at GND due to stuck port data_in                  ;
; extras_mem:extras_mem|q[1..15]                 ; Stuck at GND due to stuck port data_in                  ;
; wire_mem:wires_mem|q[0..15]                    ; Stuck at GND due to stuck port clock_enable             ;
; morse_mem:morse_mem|morse_led                  ; Stuck at GND due to stuck port clock_enable             ;
; morse_mem:morse_mem|sevseg2[0..6]              ; Stuck at GND due to stuck port clock_enable             ;
; morse_mem:morse_mem|sevseg1[0..6]              ; Stuck at GND due to stuck port clock_enable             ;
; keypad_mem:keypad_mem|q[0..15]                 ; Stuck at GND due to stuck port clock_enable             ;
; keypad_mem:keypad_mem|leds[0..3]               ; Stuck at GND due to stuck port clock_enable             ;
; button_mem:button_mem|q[0..15]                 ; Stuck at GND due to stuck port clock_enable             ;
; button_mem:button_mem|setStrip                 ; Stuck at GND due to stuck port data_in                  ;
; button_mem:button_mem|setColor                 ; Stuck at GND due to stuck port data_in                  ;
; button_mem:button_mem|rgb_led:l2|b_copy[0..4]  ; Stuck at GND due to stuck port clock_enable             ;
; button_mem:button_mem|rgb_led:l2|g_copy[0..4]  ; Stuck at GND due to stuck port clock_enable             ;
; button_mem:button_mem|rgb_led:l2|r_copy[0..4]  ; Stuck at GND due to stuck port clock_enable             ;
; button_mem:button_mem|rgb_led:l1|b_copy[0..4]  ; Stuck at GND due to stuck port clock_enable             ;
; button_mem:button_mem|rgb_led:l1|g_copy[0..4]  ; Stuck at GND due to stuck port clock_enable             ;
; button_mem:button_mem|rgb_led:l1|r_copy[0..4]  ; Stuck at GND due to stuck port clock_enable             ;
; dual_port_ram:ram|q[0..15]                     ; Stuck at GND due to stuck port clock_enable             ;
; output_sel[0,1]                                ; Stuck at GND due to stuck port data_in                  ;
; output_sel[2]                                  ; Stuck at VCC due to stuck port data_in                  ;
; button_mem:button_mem|rgb_led:l2|counter[4]    ; Merged with button_mem:button_mem|rgb_led:l1|counter[4] ;
; button_mem:button_mem|rgb_led:l2|counter[3]    ; Merged with button_mem:button_mem|rgb_led:l1|counter[3] ;
; button_mem:button_mem|rgb_led:l2|counter[2]    ; Merged with button_mem:button_mem|rgb_led:l1|counter[2] ;
; button_mem:button_mem|rgb_led:l2|counter[1]    ; Merged with button_mem:button_mem|rgb_led:l1|counter[1] ;
; button_mem:button_mem|rgb_led:l2|counter[0]    ; Merged with button_mem:button_mem|rgb_led:l1|counter[0] ;
; button_mem:button_mem|rgb_led:l1|pins[0..2]    ; Stuck at GND due to stuck port data_in                  ;
; button_mem:button_mem|rgb_led:l2|pins[0..2]    ; Stuck at GND due to stuck port data_in                  ;
; button_mem:button_mem|rgb_led:l1|counter[0..4] ; Lost fanout                                             ;
; Total Number of Removed Registers = 154        ;                                                         ;
+------------------------------------------------+---------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                       ;
+---------------+---------------------------+---------------------------------------------------------------------------------------+
; Register name ; Reason for Removal        ; Registers Removed due to This Register                                                ;
+---------------+---------------------------+---------------------------------------------------------------------------------------+
; button_en     ; Stuck at GND              ; button_mem:button_mem|q[1], button_mem:button_mem|q[0], button_mem:button_mem|q[2],   ;
;               ; due to stuck port data_in ; button_mem:button_mem|q[3], button_mem:button_mem|q[4], button_mem:button_mem|q[5],   ;
;               ;                           ; button_mem:button_mem|q[6], button_mem:button_mem|q[7], button_mem:button_mem|q[8],   ;
;               ;                           ; button_mem:button_mem|q[9], button_mem:button_mem|q[10], button_mem:button_mem|q[11], ;
;               ;                           ; button_mem:button_mem|q[12], button_mem:button_mem|q[13],                             ;
;               ;                           ; button_mem:button_mem|q[14], button_mem:button_mem|q[15],                             ;
;               ;                           ; button_mem:button_mem|setStrip, button_mem:button_mem|setColor,                       ;
;               ;                           ; button_mem:button_mem|rgb_led:l2|b_copy[0],                                           ;
;               ;                           ; button_mem:button_mem|rgb_led:l2|b_copy[1],                                           ;
;               ;                           ; button_mem:button_mem|rgb_led:l2|b_copy[2],                                           ;
;               ;                           ; button_mem:button_mem|rgb_led:l2|b_copy[3],                                           ;
;               ;                           ; button_mem:button_mem|rgb_led:l2|b_copy[4],                                           ;
;               ;                           ; button_mem:button_mem|rgb_led:l2|g_copy[0],                                           ;
;               ;                           ; button_mem:button_mem|rgb_led:l2|g_copy[1],                                           ;
;               ;                           ; button_mem:button_mem|rgb_led:l2|g_copy[2],                                           ;
;               ;                           ; button_mem:button_mem|rgb_led:l2|g_copy[3],                                           ;
;               ;                           ; button_mem:button_mem|rgb_led:l2|g_copy[4],                                           ;
;               ;                           ; button_mem:button_mem|rgb_led:l2|r_copy[0],                                           ;
;               ;                           ; button_mem:button_mem|rgb_led:l2|r_copy[1],                                           ;
;               ;                           ; button_mem:button_mem|rgb_led:l2|r_copy[2],                                           ;
;               ;                           ; button_mem:button_mem|rgb_led:l2|r_copy[3],                                           ;
;               ;                           ; button_mem:button_mem|rgb_led:l2|r_copy[4],                                           ;
;               ;                           ; button_mem:button_mem|rgb_led:l1|b_copy[0],                                           ;
;               ;                           ; button_mem:button_mem|rgb_led:l1|b_copy[1],                                           ;
;               ;                           ; button_mem:button_mem|rgb_led:l1|b_copy[2],                                           ;
;               ;                           ; button_mem:button_mem|rgb_led:l1|b_copy[3],                                           ;
;               ;                           ; button_mem:button_mem|rgb_led:l1|b_copy[4],                                           ;
;               ;                           ; button_mem:button_mem|rgb_led:l1|g_copy[0],                                           ;
;               ;                           ; button_mem:button_mem|rgb_led:l1|g_copy[1],                                           ;
;               ;                           ; button_mem:button_mem|rgb_led:l1|g_copy[2],                                           ;
;               ;                           ; button_mem:button_mem|rgb_led:l1|g_copy[3],                                           ;
;               ;                           ; button_mem:button_mem|rgb_led:l1|g_copy[4],                                           ;
;               ;                           ; button_mem:button_mem|rgb_led:l1|r_copy[0],                                           ;
;               ;                           ; button_mem:button_mem|rgb_led:l1|r_copy[1],                                           ;
;               ;                           ; button_mem:button_mem|rgb_led:l1|r_copy[2],                                           ;
;               ;                           ; button_mem:button_mem|rgb_led:l1|r_copy[3],                                           ;
;               ;                           ; button_mem:button_mem|rgb_led:l1|r_copy[4],                                           ;
;               ;                           ; button_mem:button_mem|rgb_led:l1|pins[0], button_mem:button_mem|rgb_led:l1|pins[1],   ;
;               ;                           ; button_mem:button_mem|rgb_led:l1|pins[2], button_mem:button_mem|rgb_led:l2|pins[0],   ;
;               ;                           ; button_mem:button_mem|rgb_led:l2|pins[1], button_mem:button_mem|rgb_led:l2|pins[2],   ;
;               ;                           ; button_mem:button_mem|rgb_led:l1|counter[4],                                          ;
;               ;                           ; button_mem:button_mem|rgb_led:l1|counter[3],                                          ;
;               ;                           ; button_mem:button_mem|rgb_led:l1|counter[2],                                          ;
;               ;                           ; button_mem:button_mem|rgb_led:l1|counter[1],                                          ;
;               ;                           ; button_mem:button_mem|rgb_led:l1|counter[0]                                           ;
; keypad_en     ; Stuck at GND              ; keypad_mem:keypad_mem|q[13], keypad_mem:keypad_mem|q[12],                             ;
;               ; due to stuck port data_in ; keypad_mem:keypad_mem|q[11], keypad_mem:keypad_mem|q[10], keypad_mem:keypad_mem|q[9], ;
;               ;                           ; keypad_mem:keypad_mem|q[8], keypad_mem:keypad_mem|q[7], keypad_mem:keypad_mem|q[6],   ;
;               ;                           ; keypad_mem:keypad_mem|q[5], keypad_mem:keypad_mem|q[4], keypad_mem:keypad_mem|q[3],   ;
;               ;                           ; keypad_mem:keypad_mem|q[2], keypad_mem:keypad_mem|q[1], keypad_mem:keypad_mem|q[0],   ;
;               ;                           ; keypad_mem:keypad_mem|q[14], keypad_mem:keypad_mem|q[15],                             ;
;               ;                           ; keypad_mem:keypad_mem|leds[0], keypad_mem:keypad_mem|leds[1],                         ;
;               ;                           ; keypad_mem:keypad_mem|leds[2], keypad_mem:keypad_mem|leds[3]                          ;
; wires_en      ; Stuck at GND              ; wire_mem:wires_mem|q[0], wire_mem:wires_mem|q[1], wire_mem:wires_mem|q[2],            ;
;               ; due to stuck port data_in ; wire_mem:wires_mem|q[3], wire_mem:wires_mem|q[4], wire_mem:wires_mem|q[5],            ;
;               ;                           ; wire_mem:wires_mem|q[6], wire_mem:wires_mem|q[7], wire_mem:wires_mem|q[8],            ;
;               ;                           ; wire_mem:wires_mem|q[9], wire_mem:wires_mem|q[10], wire_mem:wires_mem|q[11],          ;
;               ;                           ; wire_mem:wires_mem|q[12], wire_mem:wires_mem|q[13], wire_mem:wires_mem|q[14],         ;
;               ;                           ; wire_mem:wires_mem|q[15]                                                              ;
; ram_en        ; Stuck at GND              ; dual_port_ram:ram|q[0], dual_port_ram:ram|q[1], dual_port_ram:ram|q[2],               ;
;               ; due to stuck port data_in ; dual_port_ram:ram|q[3], dual_port_ram:ram|q[4], dual_port_ram:ram|q[5],               ;
;               ;                           ; dual_port_ram:ram|q[6], dual_port_ram:ram|q[7], dual_port_ram:ram|q[8],               ;
;               ;                           ; dual_port_ram:ram|q[9], dual_port_ram:ram|q[10], dual_port_ram:ram|q[11],             ;
;               ;                           ; dual_port_ram:ram|q[12], dual_port_ram:ram|q[13], dual_port_ram:ram|q[14],            ;
;               ;                           ; dual_port_ram:ram|q[15]                                                               ;
; morse_en      ; Stuck at GND              ; morse_mem:morse_mem|morse_led, morse_mem:morse_mem|sevseg2[0],                        ;
;               ; due to stuck port data_in ; morse_mem:morse_mem|sevseg2[1], morse_mem:morse_mem|sevseg2[2],                       ;
;               ;                           ; morse_mem:morse_mem|sevseg2[3], morse_mem:morse_mem|sevseg2[4],                       ;
;               ;                           ; morse_mem:morse_mem|sevseg2[5], morse_mem:morse_mem|sevseg2[6],                       ;
;               ;                           ; morse_mem:morse_mem|sevseg1[0], morse_mem:morse_mem|sevseg1[1],                       ;
;               ;                           ; morse_mem:morse_mem|sevseg1[2], morse_mem:morse_mem|sevseg1[3],                       ;
;               ;                           ; morse_mem:morse_mem|sevseg1[4], morse_mem:morse_mem|sevseg1[5],                       ;
;               ;                           ; morse_mem:morse_mem|sevseg1[6]                                                        ;
+---------------+---------------------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 51    ;
; Number of registers using Synchronous Clear  ; 32    ;
; Number of registers using Synchronous Load   ; 16    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 16    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |ktane_mem|extras_mem:extras_mem|timer:t1|secLeft[0] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------+


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |ktane_mem ;
+----------------+------------------+---------------------------------------+
; Parameter Name ; Value            ; Type                                  ;
+----------------+------------------+---------------------------------------+
; DATA_WIDTH     ; 16               ; Signed Integer                        ;
; ADDR_WIDTH     ; 16               ; Signed Integer                        ;
; addr           ; 1111001100110000 ; Unsigned Binary                       ;
+----------------+------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dual_port_ram:ram ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; DATA_WIDTH     ; 16    ; Signed Integer                        ;
; ADDR_WIDTH     ; 16    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: button_mem:button_mem ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; DATA_WIDTH     ; 16    ; Signed Integer                            ;
; ADDR_WIDTH     ; 16    ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: keypad_mem:keypad_mem ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; DATA_WIDTH     ; 16    ; Signed Integer                            ;
; ADDR_WIDTH     ; 16    ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: morse_mem:morse_mem ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; DATA_WIDTH     ; 16    ; Signed Integer                          ;
; ADDR_WIDTH     ; 16    ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wire_mem:wires_mem ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; DATA_WIDTH     ; 16    ; Signed Integer                         ;
; ADDR_WIDTH     ; 16    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: extras_mem:extras_mem ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; DATA_WIDTH     ; 16    ; Signed Integer                            ;
; ADDR_WIDTH     ; 16    ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: extras_mem:extras_mem|timer:t1 ;
+----------------+----------+-------------------------------------------------+
; Parameter Name ; Value    ; Type                                            ;
+----------------+----------+-------------------------------------------------+
; clockSpeed     ; 50000000 ; Signed Integer                                  ;
+----------------+----------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux5:output_mux ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; DATA_WIDTH     ; 16    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: extras_mem:extras_mem|timer:t1|sec_to_sevseg:s1|lpm_divide:Div1 ;
+------------------------+----------------+------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                   ;
+------------------------+----------------+------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                                ;
; LPM_WIDTHD             ; 4              ; Untyped                                                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                ;
; CBXI_PARAMETER         ; lpm_divide_ibm ; Untyped                                                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                         ;
+------------------------+----------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: extras_mem:extras_mem|timer:t1|sec_to_sevseg:s1|lpm_divide:Div0 ;
+------------------------+----------------+------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                   ;
+------------------------+----------------+------------------------------------------------------------------------+
; LPM_WIDTHN             ; 17             ; Untyped                                                                ;
; LPM_WIDTHD             ; 6              ; Untyped                                                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                ;
; CBXI_PARAMETER         ; lpm_divide_nbm ; Untyped                                                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                         ;
+------------------------+----------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "extras_mem:extras_mem|timer:t1|sec_to_sevseg:s1"                                                                                               ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                         ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; sec  ; Input ; Warning  ; Input port expression (16 bits) is smaller than the input port (17 bits) it drives.  Extra input bit(s) "sec[16..16]" will be connected to GND. ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "extras_mem:extras_mem|timer:t1"                                                                                                 ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                      ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; secLeft ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (1 bits) it drives; bit(s) "secLeft[15..1]" have no fanouts ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "extras_mem:extras_mem" ;
+--------------+-------+----------+-----------------+
; Port         ; Type  ; Severity ; Details         ;
+--------------+-------+----------+-----------------+
; addr[15..12] ; Input ; Info     ; Stuck at VCC    ;
; addr[9..8]   ; Input ; Info     ; Stuck at VCC    ;
; addr[5..4]   ; Input ; Info     ; Stuck at VCC    ;
; addr[11..10] ; Input ; Info     ; Stuck at GND    ;
; addr[7..6]   ; Input ; Info     ; Stuck at GND    ;
; addr[3..0]   ; Input ; Info     ; Stuck at GND    ;
+--------------+-------+----------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "wire_mem:wires_mem"                                                                                                                                  ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                      ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; addr[15..12] ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; addr[9..8]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; addr[5..4]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; addr[11..10] ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; addr[7..6]   ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; addr[3..0]   ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; ADC_CONVST   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ADC_SCK      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ADC_SDI      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ADC_SDO      ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------+
; Port Connectivity Checks: "morse_mem:morse_mem" ;
+--------------+-------+----------+---------------+
; Port         ; Type  ; Severity ; Details       ;
+--------------+-------+----------+---------------+
; addr[15..12] ; Input ; Info     ; Stuck at VCC  ;
; addr[9..8]   ; Input ; Info     ; Stuck at VCC  ;
; addr[5..4]   ; Input ; Info     ; Stuck at VCC  ;
; addr[11..10] ; Input ; Info     ; Stuck at GND  ;
; addr[7..6]   ; Input ; Info     ; Stuck at GND  ;
; addr[3..0]   ; Input ; Info     ; Stuck at GND  ;
+--------------+-------+----------+---------------+


+---------------------------------------------------+
; Port Connectivity Checks: "keypad_mem:keypad_mem" ;
+--------------+-------+----------+-----------------+
; Port         ; Type  ; Severity ; Details         ;
+--------------+-------+----------+-----------------+
; addr[15..12] ; Input ; Info     ; Stuck at VCC    ;
; addr[9..8]   ; Input ; Info     ; Stuck at VCC    ;
; addr[5..4]   ; Input ; Info     ; Stuck at VCC    ;
; addr[11..10] ; Input ; Info     ; Stuck at GND    ;
; addr[7..6]   ; Input ; Info     ; Stuck at GND    ;
; addr[3..0]   ; Input ; Info     ; Stuck at GND    ;
+--------------+-------+----------+-----------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "button_mem:button_mem"                                                                      ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; addr[15..12] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; addr[9..8]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; addr[5..4]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; addr[11..10] ; Input  ; Info     ; Stuck at GND                                                                        ;
; addr[7..6]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; addr[3..0]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; scl          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------+
; Port Connectivity Checks: "dual_port_ram:ram"  ;
+--------------+-------+----------+--------------+
; Port         ; Type  ; Severity ; Details      ;
+--------------+-------+----------+--------------+
; addr[15..12] ; Input ; Info     ; Stuck at VCC ;
; addr[9..8]   ; Input ; Info     ; Stuck at VCC ;
; addr[5..4]   ; Input ; Info     ; Stuck at VCC ;
; addr[11..10] ; Input ; Info     ; Stuck at GND ;
; addr[7..6]   ; Input ; Info     ; Stuck at GND ;
; addr[3..0]   ; Input ; Info     ; Stuck at GND ;
+--------------+-------+----------+--------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 51                          ;
;     ENA SLD           ; 16                          ;
;     SCLR              ; 32                          ;
;     plain             ; 3                           ;
; arriav_io_obuf        ; 1                           ;
; arriav_lcell_comb     ; 477                         ;
;     arith             ; 275                         ;
;         0 data inputs ; 54                          ;
;         1 data inputs ; 87                          ;
;         2 data inputs ; 8                           ;
;         3 data inputs ; 91                          ;
;         4 data inputs ; 35                          ;
;     normal            ; 174                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 3                           ;
;         2 data inputs ; 79                          ;
;         3 data inputs ; 52                          ;
;         4 data inputs ; 30                          ;
;         5 data inputs ; 2                           ;
;         6 data inputs ; 7                           ;
;     shared            ; 28                          ;
;         0 data inputs ; 5                           ;
;         1 data inputs ; 19                          ;
;         2 data inputs ; 4                           ;
; boundary_port         ; 94                          ;
;                       ;                             ;
; Max LUT depth         ; 50.80                       ;
; Average LUT depth     ; 37.63                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Thu Oct 24 13:10:07 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ktane_mem -c ktane_mem
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file bcd_to_sevseg.v
    Info (12023): Found entity 1: sevseg File: C:/intelFPGA_lite/18.1/ktane_mem/bcd_to_sevseg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file extras_mem.v
    Info (12023): Found entity 1: extras_mem File: C:/intelFPGA_lite/18.1/ktane_mem/extras_mem.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file button_mem.v
    Info (12023): Found entity 1: button_mem File: C:/intelFPGA_lite/18.1/ktane_mem/button_mem.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file keypad_mem.v
    Info (12023): Found entity 1: keypad_mem File: C:/intelFPGA_lite/18.1/ktane_mem/keypad_mem.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file morse_mem.v
    Info (12023): Found entity 1: morse_mem File: C:/intelFPGA_lite/18.1/ktane_mem/morse_mem.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file wire_mem.v
    Info (12023): Found entity 1: wire_mem File: C:/intelFPGA_lite/18.1/ktane_mem/wire_mem.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ktane_mem.v
    Info (12023): Found entity 1: ktane_mem File: C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file dual_port_ram.v
    Info (12023): Found entity 1: dual_port_ram File: C:/intelFPGA_lite/18.1/ktane_mem/dual_port_ram.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file rgb_led.v
    Info (12023): Found entity 1: rgb_led File: C:/intelFPGA_lite/18.1/ktane_mem/rgb_led.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux5.v
    Info (12023): Found entity 1: mux5 File: C:/intelFPGA_lite/18.1/ktane_mem/mux5.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/18.1/timer/timer.v
    Info (12023): Found entity 1: timer File: C:/intelFPGA_lite/18.1/timer/timer.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/18.1/timer/sec_to_sevseg.v
    Info (12023): Found entity 1: sec_to_sevseg File: C:/intelFPGA_lite/18.1/timer/sec_to_sevseg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/18.1/de1_soc_adc/ip/adc_ltc2308_fifo/adc_ltc2308.v
    Info (12023): Found entity 1: adc_ltc2308 File: C:/intelFPGA_lite/18.1/DE1_SoC_ADC/ip/ADC_LTC2308_FIFO/adc_ltc2308.v Line: 1
Info (12127): Elaborating entity "ktane_mem" for the top level hierarchy
Info (12128): Elaborating entity "dual_port_ram" for hierarchy "dual_port_ram:ram" File: C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v Line: 56
Info (12128): Elaborating entity "button_mem" for hierarchy "button_mem:button_mem" File: C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v Line: 75
Warning (10036): Verilog HDL or VHDL warning at button_mem.v(15): object "setWord" assigned a value but never read File: C:/intelFPGA_lite/18.1/ktane_mem/button_mem.v Line: 15
Warning (10034): Output port "scl" at button_mem.v(11) has no driver File: C:/intelFPGA_lite/18.1/ktane_mem/button_mem.v Line: 11
Info (12128): Elaborating entity "rgb_led" for hierarchy "button_mem:button_mem|rgb_led:l1" File: C:/intelFPGA_lite/18.1/ktane_mem/button_mem.v Line: 18
Warning (10230): Verilog HDL assignment warning at rgb_led.v(17): truncated value with size 32 to match size of target (5) File: C:/intelFPGA_lite/18.1/ktane_mem/rgb_led.v Line: 17
Info (12128): Elaborating entity "keypad_mem" for hierarchy "keypad_mem:keypad_mem" File: C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v Line: 76
Warning (10036): Verilog HDL or VHDL warning at keypad_mem.v(15): object "setGlyph1" assigned a value but never read File: C:/intelFPGA_lite/18.1/ktane_mem/keypad_mem.v Line: 15
Warning (10036): Verilog HDL or VHDL warning at keypad_mem.v(15): object "setGlyph2" assigned a value but never read File: C:/intelFPGA_lite/18.1/ktane_mem/keypad_mem.v Line: 15
Warning (10036): Verilog HDL or VHDL warning at keypad_mem.v(15): object "setGlyph3" assigned a value but never read File: C:/intelFPGA_lite/18.1/ktane_mem/keypad_mem.v Line: 15
Warning (10036): Verilog HDL or VHDL warning at keypad_mem.v(15): object "setGlyph4" assigned a value but never read File: C:/intelFPGA_lite/18.1/ktane_mem/keypad_mem.v Line: 15
Warning (10034): Output port "scl" at keypad_mem.v(12) has no driver File: C:/intelFPGA_lite/18.1/ktane_mem/keypad_mem.v Line: 12
Info (12128): Elaborating entity "morse_mem" for hierarchy "morse_mem:morse_mem" File: C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v Line: 77
Info (12128): Elaborating entity "sevseg" for hierarchy "morse_mem:morse_mem|sevseg:s1" File: C:/intelFPGA_lite/18.1/ktane_mem/morse_mem.v Line: 14
Info (12128): Elaborating entity "wire_mem" for hierarchy "wire_mem:wires_mem" File: C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v Line: 78
Warning (10858): Verilog HDL warning at wire_mem.v(18): object ch used but never assigned File: C:/intelFPGA_lite/18.1/ktane_mem/wire_mem.v Line: 18
Warning (10030): Net "ch[5..0]" at wire_mem.v(18) has no driver or initial value, using a default initial value '0' File: C:/intelFPGA_lite/18.1/ktane_mem/wire_mem.v Line: 18
Warning (10034): Output port "ADC_CONVST" at wire_mem.v(11) has no driver File: C:/intelFPGA_lite/18.1/ktane_mem/wire_mem.v Line: 11
Warning (10034): Output port "ADC_SCK" at wire_mem.v(12) has no driver File: C:/intelFPGA_lite/18.1/ktane_mem/wire_mem.v Line: 12
Warning (10034): Output port "ADC_SDI" at wire_mem.v(13) has no driver File: C:/intelFPGA_lite/18.1/ktane_mem/wire_mem.v Line: 13
Info (12128): Elaborating entity "extras_mem" for hierarchy "extras_mem:extras_mem" File: C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v Line: 79
Warning (10036): Verilog HDL or VHDL warning at extras_mem.v(14): object "setStrikes" assigned a value but never read File: C:/intelFPGA_lite/18.1/ktane_mem/extras_mem.v Line: 14
Warning (10858): Verilog HDL warning at extras_mem.v(16): object numStrikes used but never assigned File: C:/intelFPGA_lite/18.1/ktane_mem/extras_mem.v Line: 16
Warning (10030): Net "numStrikes" at extras_mem.v(16) has no driver or initial value, using a default initial value '0' File: C:/intelFPGA_lite/18.1/ktane_mem/extras_mem.v Line: 16
Info (12128): Elaborating entity "timer" for hierarchy "extras_mem:extras_mem|timer:t1" File: C:/intelFPGA_lite/18.1/ktane_mem/extras_mem.v Line: 20
Warning (10230): Verilog HDL assignment warning at timer.v(27): truncated value with size 32 to match size of target (16) File: C:/intelFPGA_lite/18.1/timer/timer.v Line: 27
Info (12128): Elaborating entity "sec_to_sevseg" for hierarchy "extras_mem:extras_mem|timer:t1|sec_to_sevseg:s1" File: C:/intelFPGA_lite/18.1/timer/timer.v Line: 13
Warning (10230): Verilog HDL assignment warning at sec_to_sevseg.v(13): truncated value with size 32 to match size of target (4) File: C:/intelFPGA_lite/18.1/timer/sec_to_sevseg.v Line: 13
Warning (10230): Verilog HDL assignment warning at sec_to_sevseg.v(14): truncated value with size 32 to match size of target (4) File: C:/intelFPGA_lite/18.1/timer/sec_to_sevseg.v Line: 14
Warning (10230): Verilog HDL assignment warning at sec_to_sevseg.v(15): truncated value with size 32 to match size of target (4) File: C:/intelFPGA_lite/18.1/timer/sec_to_sevseg.v Line: 15
Info (12128): Elaborating entity "mux5" for hierarchy "mux5:output_mux" File: C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v Line: 81
Info (278001): Inferred 2 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "extras_mem:extras_mem|timer:t1|sec_to_sevseg:s1|Div1" File: C:/intelFPGA_lite/18.1/timer/sec_to_sevseg.v Line: 14
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "extras_mem:extras_mem|timer:t1|sec_to_sevseg:s1|Div0" File: C:/intelFPGA_lite/18.1/timer/sec_to_sevseg.v Line: 13
Info (12130): Elaborated megafunction instantiation "extras_mem:extras_mem|timer:t1|sec_to_sevseg:s1|lpm_divide:Div1" File: C:/intelFPGA_lite/18.1/timer/sec_to_sevseg.v Line: 14
Info (12133): Instantiated megafunction "extras_mem:extras_mem|timer:t1|sec_to_sevseg:s1|lpm_divide:Div1" with the following parameter: File: C:/intelFPGA_lite/18.1/timer/sec_to_sevseg.v Line: 14
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ibm.tdf
    Info (12023): Found entity 1: lpm_divide_ibm File: C:/intelFPGA_lite/18.1/ktane_mem/db/lpm_divide_ibm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf
    Info (12023): Found entity 1: sign_div_unsign_olh File: C:/intelFPGA_lite/18.1/ktane_mem/db/sign_div_unsign_olh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_mve.tdf
    Info (12023): Found entity 1: alt_u_div_mve File: C:/intelFPGA_lite/18.1/ktane_mem/db/alt_u_div_mve.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "extras_mem:extras_mem|timer:t1|sec_to_sevseg:s1|lpm_divide:Div0" File: C:/intelFPGA_lite/18.1/timer/sec_to_sevseg.v Line: 13
Info (12133): Instantiated megafunction "extras_mem:extras_mem|timer:t1|sec_to_sevseg:s1|lpm_divide:Div0" with the following parameter: File: C:/intelFPGA_lite/18.1/timer/sec_to_sevseg.v Line: 13
    Info (12134): Parameter "LPM_WIDTHN" = "17"
    Info (12134): Parameter "LPM_WIDTHD" = "6"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_nbm.tdf
    Info (12023): Found entity 1: lpm_divide_nbm File: C:/intelFPGA_lite/18.1/ktane_mem/db/lpm_divide_nbm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_tlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_tlh File: C:/intelFPGA_lite/18.1/ktane_mem/db/sign_div_unsign_tlh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_00f.tdf
    Info (12023): Found entity 1: alt_u_div_00f File: C:/intelFPGA_lite/18.1/ktane_mem/db/alt_u_div_00f.tdf Line: 22
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "sda" has no driver File: C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v Line: 40
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "q[1]" is stuck at GND File: C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v Line: 38
    Warning (13410): Pin "q[2]" is stuck at GND File: C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v Line: 38
    Warning (13410): Pin "q[3]" is stuck at GND File: C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v Line: 38
    Warning (13410): Pin "q[4]" is stuck at GND File: C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v Line: 38
    Warning (13410): Pin "q[5]" is stuck at GND File: C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v Line: 38
    Warning (13410): Pin "q[6]" is stuck at GND File: C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v Line: 38
    Warning (13410): Pin "q[7]" is stuck at GND File: C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v Line: 38
    Warning (13410): Pin "q[8]" is stuck at GND File: C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v Line: 38
    Warning (13410): Pin "q[9]" is stuck at GND File: C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v Line: 38
    Warning (13410): Pin "q[10]" is stuck at GND File: C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v Line: 38
    Warning (13410): Pin "q[11]" is stuck at GND File: C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v Line: 38
    Warning (13410): Pin "q[12]" is stuck at GND File: C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v Line: 38
    Warning (13410): Pin "q[13]" is stuck at GND File: C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v Line: 38
    Warning (13410): Pin "q[14]" is stuck at GND File: C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v Line: 38
    Warning (13410): Pin "q[15]" is stuck at GND File: C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v Line: 38
    Warning (13410): Pin "scl" is stuck at GND File: C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v Line: 39
    Warning (13410): Pin "led1[0]" is stuck at GND File: C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v Line: 43
    Warning (13410): Pin "led1[1]" is stuck at GND File: C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v Line: 43
    Warning (13410): Pin "led1[2]" is stuck at GND File: C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v Line: 43
    Warning (13410): Pin "led2[0]" is stuck at GND File: C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v Line: 43
    Warning (13410): Pin "led2[1]" is stuck at GND File: C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v Line: 43
    Warning (13410): Pin "led2[2]" is stuck at GND File: C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v Line: 43
    Warning (13410): Pin "morse_led" is stuck at GND File: C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v Line: 39
    Warning (13410): Pin "keypad_leds[0]" is stuck at GND File: C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v Line: 42
    Warning (13410): Pin "keypad_leds[1]" is stuck at GND File: C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v Line: 42
    Warning (13410): Pin "keypad_leds[2]" is stuck at GND File: C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v Line: 42
    Warning (13410): Pin "keypad_leds[3]" is stuck at GND File: C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v Line: 42
    Warning (13410): Pin "morse_sevseg1[0]" is stuck at GND File: C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v Line: 45
    Warning (13410): Pin "morse_sevseg1[1]" is stuck at GND File: C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v Line: 45
    Warning (13410): Pin "morse_sevseg1[2]" is stuck at GND File: C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v Line: 45
    Warning (13410): Pin "morse_sevseg1[3]" is stuck at GND File: C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v Line: 45
    Warning (13410): Pin "morse_sevseg1[4]" is stuck at GND File: C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v Line: 45
    Warning (13410): Pin "morse_sevseg1[5]" is stuck at GND File: C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v Line: 45
    Warning (13410): Pin "morse_sevseg1[6]" is stuck at GND File: C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v Line: 45
    Warning (13410): Pin "morse_sevseg2[0]" is stuck at GND File: C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v Line: 45
    Warning (13410): Pin "morse_sevseg2[1]" is stuck at GND File: C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v Line: 45
    Warning (13410): Pin "morse_sevseg2[2]" is stuck at GND File: C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v Line: 45
    Warning (13410): Pin "morse_sevseg2[3]" is stuck at GND File: C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v Line: 45
    Warning (13410): Pin "morse_sevseg2[4]" is stuck at GND File: C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v Line: 45
    Warning (13410): Pin "morse_sevseg2[5]" is stuck at GND File: C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v Line: 45
    Warning (13410): Pin "morse_sevseg2[6]" is stuck at GND File: C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v Line: 45
    Warning (13410): Pin "strike_leds[0]" is stuck at GND File: C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v Line: 43
    Warning (13410): Pin "strike_leds[1]" is stuck at GND File: C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v Line: 43
    Warning (13410): Pin "strike_leds[2]" is stuck at GND File: C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v Line: 43
Info (286030): Timing-Driven Synthesis is running
Info (17049): 5 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 8 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "button" File: C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v Line: 36
    Warning (15610): No output dependent on input pin "morse_left" File: C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v Line: 36
    Warning (15610): No output dependent on input pin "morse_right" File: C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v Line: 36
    Warning (15610): No output dependent on input pin "morse_tx" File: C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v Line: 36
    Warning (15610): No output dependent on input pin "keypad_TL" File: C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v Line: 36
    Warning (15610): No output dependent on input pin "keypad_TR" File: C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v Line: 36
    Warning (15610): No output dependent on input pin "keypad_LL" File: C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v Line: 36
    Warning (15610): No output dependent on input pin "keypad_LR" File: C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v Line: 36
Info (21057): Implemented 568 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 27 input pins
    Info (21059): Implemented 66 output pins
    Info (21060): Implemented 1 bidirectional pins
    Info (21061): Implemented 474 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 78 warnings
    Info: Peak virtual memory: 4852 megabytes
    Info: Processing ended: Thu Oct 24 13:10:31 2019
    Info: Elapsed time: 00:00:24
    Info: Total CPU time (on all processors): 00:00:46


