{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 22 16:49:09 2015 " "Info: Processing started: Tue Dec 22 16:49:09 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Processor -c Processor --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Processor -c Processor --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clock " "Info: Assuming node \"Clock\" is an undefined clock" {  } { { "Processor.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Processor/Hardware/Processor.v" 9 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "ClkDiv:clk\|Clock " "Info: Detected ripple clock \"ClkDiv:clk\|Clock\" as buffer" {  } { { "ClkDiv.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Processor/Hardware/ClkDiv.v" 4 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ClkDiv:clk\|Clock" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Clock register Datapath:DP\|InsCycOp:ICO\|Register:PC_reg\|Output\[3\] register Datapath:DP\|InitRam:modifiedRam\|Q\[3\] 141.56 MHz 7.064 ns Internal " "Info: Clock \"Clock\" has Internal fmax of 141.56 MHz between source register \"Datapath:DP\|InsCycOp:ICO\|Register:PC_reg\|Output\[3\]\" and destination register \"Datapath:DP\|InitRam:modifiedRam\|Q\[3\]\" (period= 7.064 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.824 ns + Longest register register " "Info: + Longest register to register delay is 6.824 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Datapath:DP\|InsCycOp:ICO\|Register:PC_reg\|Output\[3\] 1 REG LCFF_X32_Y16_N11 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X32_Y16_N11; Fanout = 3; REG Node = 'Datapath:DP\|InsCycOp:ICO\|Register:PC_reg\|Output\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Datapath:DP|InsCycOp:ICO|Register:PC_reg|Output[3] } "NODE_NAME" } } { "Register.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Processor/Hardware/Register.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.604 ns) + CELL(0.521 ns) 1.125 ns Datapath:DP\|InsCycOp:ICO\|Multiplexer:mux2\|oDat\[3\]~3 2 COMB LCCOMB_X31_Y16_N16 74 " "Info: 2: + IC(0.604 ns) + CELL(0.521 ns) = 1.125 ns; Loc. = LCCOMB_X31_Y16_N16; Fanout = 74; COMB Node = 'Datapath:DP\|InsCycOp:ICO\|Multiplexer:mux2\|oDat\[3\]~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.125 ns" { Datapath:DP|InsCycOp:ICO|Register:PC_reg|Output[3] Datapath:DP|InsCycOp:ICO|Multiplexer:mux2|oDat[3]~3 } "NODE_NAME" } } { "Multiplexer.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Processor/Hardware/Multiplexer.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.478 ns) + CELL(0.521 ns) 3.124 ns Datapath:DP\|InitRam:modifiedRam\|Mux4~14 3 COMB LCCOMB_X29_Y15_N8 1 " "Info: 3: + IC(1.478 ns) + CELL(0.521 ns) = 3.124 ns; Loc. = LCCOMB_X29_Y15_N8; Fanout = 1; COMB Node = 'Datapath:DP\|InitRam:modifiedRam\|Mux4~14'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.999 ns" { Datapath:DP|InsCycOp:ICO|Multiplexer:mux2|oDat[3]~3 Datapath:DP|InitRam:modifiedRam|Mux4~14 } "NODE_NAME" } } { "InitRam.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Processor/Hardware/InitRam.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.868 ns) + CELL(0.178 ns) 4.170 ns Datapath:DP\|InitRam:modifiedRam\|Mux4~15 4 COMB LCCOMB_X29_Y17_N4 1 " "Info: 4: + IC(0.868 ns) + CELL(0.178 ns) = 4.170 ns; Loc. = LCCOMB_X29_Y17_N4; Fanout = 1; COMB Node = 'Datapath:DP\|InitRam:modifiedRam\|Mux4~15'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.046 ns" { Datapath:DP|InitRam:modifiedRam|Mux4~14 Datapath:DP|InitRam:modifiedRam|Mux4~15 } "NODE_NAME" } } { "InitRam.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Processor/Hardware/InitRam.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.879 ns) + CELL(0.178 ns) 5.227 ns Datapath:DP\|InitRam:modifiedRam\|Mux4~16 5 COMB LCCOMB_X29_Y15_N18 1 " "Info: 5: + IC(0.879 ns) + CELL(0.178 ns) = 5.227 ns; Loc. = LCCOMB_X29_Y15_N18; Fanout = 1; COMB Node = 'Datapath:DP\|InitRam:modifiedRam\|Mux4~16'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.057 ns" { Datapath:DP|InitRam:modifiedRam|Mux4~15 Datapath:DP|InitRam:modifiedRam|Mux4~16 } "NODE_NAME" } } { "InitRam.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Processor/Hardware/InitRam.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.291 ns) + CELL(0.178 ns) 5.696 ns Datapath:DP\|InitRam:modifiedRam\|Mux4~19 6 COMB LCCOMB_X29_Y15_N12 1 " "Info: 6: + IC(0.291 ns) + CELL(0.178 ns) = 5.696 ns; Loc. = LCCOMB_X29_Y15_N12; Fanout = 1; COMB Node = 'Datapath:DP\|InitRam:modifiedRam\|Mux4~19'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.469 ns" { Datapath:DP|InitRam:modifiedRam|Mux4~16 Datapath:DP|InitRam:modifiedRam|Mux4~19 } "NODE_NAME" } } { "InitRam.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Processor/Hardware/InitRam.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.854 ns) + CELL(0.178 ns) 6.728 ns Datapath:DP\|InitRam:modifiedRam\|Mux4~20 7 COMB LCCOMB_X30_Y16_N20 1 " "Info: 7: + IC(0.854 ns) + CELL(0.178 ns) = 6.728 ns; Loc. = LCCOMB_X30_Y16_N20; Fanout = 1; COMB Node = 'Datapath:DP\|InitRam:modifiedRam\|Mux4~20'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.032 ns" { Datapath:DP|InitRam:modifiedRam|Mux4~19 Datapath:DP|InitRam:modifiedRam|Mux4~20 } "NODE_NAME" } } { "InitRam.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Processor/Hardware/InitRam.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 6.824 ns Datapath:DP\|InitRam:modifiedRam\|Q\[3\] 8 REG LCFF_X30_Y16_N21 3 " "Info: 8: + IC(0.000 ns) + CELL(0.096 ns) = 6.824 ns; Loc. = LCFF_X30_Y16_N21; Fanout = 3; REG Node = 'Datapath:DP\|InitRam:modifiedRam\|Q\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { Datapath:DP|InitRam:modifiedRam|Mux4~20 Datapath:DP|InitRam:modifiedRam|Q[3] } "NODE_NAME" } } { "InitRam.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Processor/Hardware/InitRam.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.850 ns ( 27.11 % ) " "Info: Total cell delay = 1.850 ns ( 27.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.974 ns ( 72.89 % ) " "Info: Total interconnect delay = 4.974 ns ( 72.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.824 ns" { Datapath:DP|InsCycOp:ICO|Register:PC_reg|Output[3] Datapath:DP|InsCycOp:ICO|Multiplexer:mux2|oDat[3]~3 Datapath:DP|InitRam:modifiedRam|Mux4~14 Datapath:DP|InitRam:modifiedRam|Mux4~15 Datapath:DP|InitRam:modifiedRam|Mux4~16 Datapath:DP|InitRam:modifiedRam|Mux4~19 Datapath:DP|InitRam:modifiedRam|Mux4~20 Datapath:DP|InitRam:modifiedRam|Q[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.824 ns" { Datapath:DP|InsCycOp:ICO|Register:PC_reg|Output[3] {} Datapath:DP|InsCycOp:ICO|Multiplexer:mux2|oDat[3]~3 {} Datapath:DP|InitRam:modifiedRam|Mux4~14 {} Datapath:DP|InitRam:modifiedRam|Mux4~15 {} Datapath:DP|InitRam:modifiedRam|Mux4~16 {} Datapath:DP|InitRam:modifiedRam|Mux4~19 {} Datapath:DP|InitRam:modifiedRam|Mux4~20 {} Datapath:DP|InitRam:modifiedRam|Q[3] {} } { 0.000ns 0.604ns 1.478ns 0.868ns 0.879ns 0.291ns 0.854ns 0.000ns } { 0.000ns 0.521ns 0.521ns 0.178ns 0.178ns 0.178ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.001 ns - Smallest " "Info: - Smallest clock skew is -0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 6.488 ns + Shortest register " "Info: + Shortest clock path from clock \"Clock\" to destination register is 6.488 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clock 1 CLK PIN_L1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'Clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "Processor.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Processor/Hardware/Processor.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.141 ns) + CELL(0.879 ns) 3.046 ns ClkDiv:clk\|Clock 2 REG LCFF_X13_Y11_N19 2 " "Info: 2: + IC(1.141 ns) + CELL(0.879 ns) = 3.046 ns; Loc. = LCFF_X13_Y11_N19; Fanout = 2; REG Node = 'ClkDiv:clk\|Clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.020 ns" { Clock ClkDiv:clk|Clock } "NODE_NAME" } } { "ClkDiv.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Processor/Hardware/ClkDiv.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.847 ns) + CELL(0.000 ns) 4.893 ns ClkDiv:clk\|Clock~clkctrl 3 COMB CLKCTRL_G1 296 " "Info: 3: + IC(1.847 ns) + CELL(0.000 ns) = 4.893 ns; Loc. = CLKCTRL_G1; Fanout = 296; COMB Node = 'ClkDiv:clk\|Clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.847 ns" { ClkDiv:clk|Clock ClkDiv:clk|Clock~clkctrl } "NODE_NAME" } } { "ClkDiv.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Processor/Hardware/ClkDiv.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.993 ns) + CELL(0.602 ns) 6.488 ns Datapath:DP\|InitRam:modifiedRam\|Q\[3\] 4 REG LCFF_X30_Y16_N21 3 " "Info: 4: + IC(0.993 ns) + CELL(0.602 ns) = 6.488 ns; Loc. = LCFF_X30_Y16_N21; Fanout = 3; REG Node = 'Datapath:DP\|InitRam:modifiedRam\|Q\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.595 ns" { ClkDiv:clk|Clock~clkctrl Datapath:DP|InitRam:modifiedRam|Q[3] } "NODE_NAME" } } { "InitRam.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Processor/Hardware/InitRam.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 38.64 % ) " "Info: Total cell delay = 2.507 ns ( 38.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.981 ns ( 61.36 % ) " "Info: Total interconnect delay = 3.981 ns ( 61.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.488 ns" { Clock ClkDiv:clk|Clock ClkDiv:clk|Clock~clkctrl Datapath:DP|InitRam:modifiedRam|Q[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.488 ns" { Clock {} Clock~combout {} ClkDiv:clk|Clock {} ClkDiv:clk|Clock~clkctrl {} Datapath:DP|InitRam:modifiedRam|Q[3] {} } { 0.000ns 0.000ns 1.141ns 1.847ns 0.993ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock source 6.489 ns - Longest register " "Info: - Longest clock path from clock \"Clock\" to source register is 6.489 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clock 1 CLK PIN_L1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'Clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "Processor.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Processor/Hardware/Processor.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.141 ns) + CELL(0.879 ns) 3.046 ns ClkDiv:clk\|Clock 2 REG LCFF_X13_Y11_N19 2 " "Info: 2: + IC(1.141 ns) + CELL(0.879 ns) = 3.046 ns; Loc. = LCFF_X13_Y11_N19; Fanout = 2; REG Node = 'ClkDiv:clk\|Clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.020 ns" { Clock ClkDiv:clk|Clock } "NODE_NAME" } } { "ClkDiv.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Processor/Hardware/ClkDiv.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.847 ns) + CELL(0.000 ns) 4.893 ns ClkDiv:clk\|Clock~clkctrl 3 COMB CLKCTRL_G1 296 " "Info: 3: + IC(1.847 ns) + CELL(0.000 ns) = 4.893 ns; Loc. = CLKCTRL_G1; Fanout = 296; COMB Node = 'ClkDiv:clk\|Clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.847 ns" { ClkDiv:clk|Clock ClkDiv:clk|Clock~clkctrl } "NODE_NAME" } } { "ClkDiv.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Processor/Hardware/ClkDiv.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.994 ns) + CELL(0.602 ns) 6.489 ns Datapath:DP\|InsCycOp:ICO\|Register:PC_reg\|Output\[3\] 4 REG LCFF_X32_Y16_N11 3 " "Info: 4: + IC(0.994 ns) + CELL(0.602 ns) = 6.489 ns; Loc. = LCFF_X32_Y16_N11; Fanout = 3; REG Node = 'Datapath:DP\|InsCycOp:ICO\|Register:PC_reg\|Output\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.596 ns" { ClkDiv:clk|Clock~clkctrl Datapath:DP|InsCycOp:ICO|Register:PC_reg|Output[3] } "NODE_NAME" } } { "Register.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Processor/Hardware/Register.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 38.63 % ) " "Info: Total cell delay = 2.507 ns ( 38.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.982 ns ( 61.37 % ) " "Info: Total interconnect delay = 3.982 ns ( 61.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.489 ns" { Clock ClkDiv:clk|Clock ClkDiv:clk|Clock~clkctrl Datapath:DP|InsCycOp:ICO|Register:PC_reg|Output[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.489 ns" { Clock {} Clock~combout {} ClkDiv:clk|Clock {} ClkDiv:clk|Clock~clkctrl {} Datapath:DP|InsCycOp:ICO|Register:PC_reg|Output[3] {} } { 0.000ns 0.000ns 1.141ns 1.847ns 0.994ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.488 ns" { Clock ClkDiv:clk|Clock ClkDiv:clk|Clock~clkctrl Datapath:DP|InitRam:modifiedRam|Q[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.488 ns" { Clock {} Clock~combout {} ClkDiv:clk|Clock {} ClkDiv:clk|Clock~clkctrl {} Datapath:DP|InitRam:modifiedRam|Q[3] {} } { 0.000ns 0.000ns 1.141ns 1.847ns 0.993ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.489 ns" { Clock ClkDiv:clk|Clock ClkDiv:clk|Clock~clkctrl Datapath:DP|InsCycOp:ICO|Register:PC_reg|Output[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.489 ns" { Clock {} Clock~combout {} ClkDiv:clk|Clock {} ClkDiv:clk|Clock~clkctrl {} Datapath:DP|InsCycOp:ICO|Register:PC_reg|Output[3] {} } { 0.000ns 0.000ns 1.141ns 1.847ns 0.994ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "Register.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Processor/Hardware/Register.v" 14 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "InitRam.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Processor/Hardware/InitRam.v" 10 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.824 ns" { Datapath:DP|InsCycOp:ICO|Register:PC_reg|Output[3] Datapath:DP|InsCycOp:ICO|Multiplexer:mux2|oDat[3]~3 Datapath:DP|InitRam:modifiedRam|Mux4~14 Datapath:DP|InitRam:modifiedRam|Mux4~15 Datapath:DP|InitRam:modifiedRam|Mux4~16 Datapath:DP|InitRam:modifiedRam|Mux4~19 Datapath:DP|InitRam:modifiedRam|Mux4~20 Datapath:DP|InitRam:modifiedRam|Q[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.824 ns" { Datapath:DP|InsCycOp:ICO|Register:PC_reg|Output[3] {} Datapath:DP|InsCycOp:ICO|Multiplexer:mux2|oDat[3]~3 {} Datapath:DP|InitRam:modifiedRam|Mux4~14 {} Datapath:DP|InitRam:modifiedRam|Mux4~15 {} Datapath:DP|InitRam:modifiedRam|Mux4~16 {} Datapath:DP|InitRam:modifiedRam|Mux4~19 {} Datapath:DP|InitRam:modifiedRam|Mux4~20 {} Datapath:DP|InitRam:modifiedRam|Q[3] {} } { 0.000ns 0.604ns 1.478ns 0.868ns 0.879ns 0.291ns 0.854ns 0.000ns } { 0.000ns 0.521ns 0.521ns 0.178ns 0.178ns 0.178ns 0.178ns 0.096ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.488 ns" { Clock ClkDiv:clk|Clock ClkDiv:clk|Clock~clkctrl Datapath:DP|InitRam:modifiedRam|Q[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.488 ns" { Clock {} Clock~combout {} ClkDiv:clk|Clock {} ClkDiv:clk|Clock~clkctrl {} Datapath:DP|InitRam:modifiedRam|Q[3] {} } { 0.000ns 0.000ns 1.141ns 1.847ns 0.993ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.489 ns" { Clock ClkDiv:clk|Clock ClkDiv:clk|Clock~clkctrl Datapath:DP|InsCycOp:ICO|Register:PC_reg|Output[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.489 ns" { Clock {} Clock~combout {} ClkDiv:clk|Clock {} ClkDiv:clk|Clock~clkctrl {} Datapath:DP|InsCycOp:ICO|Register:PC_reg|Output[3] {} } { 0.000ns 0.000ns 1.141ns 1.847ns 0.994ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Datapath:DP\|InitRam:modifiedRam\|RAM\[13\]\[0\] KEY\[1\] Clock 4.197 ns register " "Info: tsu for register \"Datapath:DP\|InitRam:modifiedRam\|RAM\[13\]\[0\]\" (data pin = \"KEY\[1\]\", clock pin = \"Clock\") is 4.197 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.719 ns + Longest pin register " "Info: + Longest pin to register delay is 10.719 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns KEY\[1\] 1 PIN PIN_R21 49 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R21; Fanout = 49; PIN Node = 'KEY\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[1] } "NODE_NAME" } } { "Processor.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Processor/Hardware/Processor.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.560 ns) + CELL(0.178 ns) 7.602 ns Datapath:DP\|InitRam:modifiedRam\|RAM~2 2 COMB LCCOMB_X31_Y17_N8 6 " "Info: 2: + IC(6.560 ns) + CELL(0.178 ns) = 7.602 ns; Loc. = LCCOMB_X31_Y17_N8; Fanout = 6; COMB Node = 'Datapath:DP\|InitRam:modifiedRam\|RAM~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.738 ns" { KEY[1] Datapath:DP|InitRam:modifiedRam|RAM~2 } "NODE_NAME" } } { "InitRam.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Processor/Hardware/InitRam.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.704 ns) + CELL(0.413 ns) 10.719 ns Datapath:DP\|InitRam:modifiedRam\|RAM\[13\]\[0\] 3 REG LCFF_X30_Y17_N17 1 " "Info: 3: + IC(2.704 ns) + CELL(0.413 ns) = 10.719 ns; Loc. = LCFF_X30_Y17_N17; Fanout = 1; REG Node = 'Datapath:DP\|InitRam:modifiedRam\|RAM\[13\]\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.117 ns" { Datapath:DP|InitRam:modifiedRam|RAM~2 Datapath:DP|InitRam:modifiedRam|RAM[13][0] } "NODE_NAME" } } { "InitRam.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Processor/Hardware/InitRam.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.455 ns ( 13.57 % ) " "Info: Total cell delay = 1.455 ns ( 13.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.264 ns ( 86.43 % ) " "Info: Total interconnect delay = 9.264 ns ( 86.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.719 ns" { KEY[1] Datapath:DP|InitRam:modifiedRam|RAM~2 Datapath:DP|InitRam:modifiedRam|RAM[13][0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.719 ns" { KEY[1] {} KEY[1]~combout {} Datapath:DP|InitRam:modifiedRam|RAM~2 {} Datapath:DP|InitRam:modifiedRam|RAM[13][0] {} } { 0.000ns 0.000ns 6.560ns 2.704ns } { 0.000ns 0.864ns 0.178ns 0.413ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "InitRam.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Processor/Hardware/InitRam.v" 10 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 6.484 ns - Shortest register " "Info: - Shortest clock path from clock \"Clock\" to destination register is 6.484 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clock 1 CLK PIN_L1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'Clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "Processor.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Processor/Hardware/Processor.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.141 ns) + CELL(0.879 ns) 3.046 ns ClkDiv:clk\|Clock 2 REG LCFF_X13_Y11_N19 2 " "Info: 2: + IC(1.141 ns) + CELL(0.879 ns) = 3.046 ns; Loc. = LCFF_X13_Y11_N19; Fanout = 2; REG Node = 'ClkDiv:clk\|Clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.020 ns" { Clock ClkDiv:clk|Clock } "NODE_NAME" } } { "ClkDiv.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Processor/Hardware/ClkDiv.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.847 ns) + CELL(0.000 ns) 4.893 ns ClkDiv:clk\|Clock~clkctrl 3 COMB CLKCTRL_G1 296 " "Info: 3: + IC(1.847 ns) + CELL(0.000 ns) = 4.893 ns; Loc. = CLKCTRL_G1; Fanout = 296; COMB Node = 'ClkDiv:clk\|Clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.847 ns" { ClkDiv:clk|Clock ClkDiv:clk|Clock~clkctrl } "NODE_NAME" } } { "ClkDiv.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Processor/Hardware/ClkDiv.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.989 ns) + CELL(0.602 ns) 6.484 ns Datapath:DP\|InitRam:modifiedRam\|RAM\[13\]\[0\] 4 REG LCFF_X30_Y17_N17 1 " "Info: 4: + IC(0.989 ns) + CELL(0.602 ns) = 6.484 ns; Loc. = LCFF_X30_Y17_N17; Fanout = 1; REG Node = 'Datapath:DP\|InitRam:modifiedRam\|RAM\[13\]\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.591 ns" { ClkDiv:clk|Clock~clkctrl Datapath:DP|InitRam:modifiedRam|RAM[13][0] } "NODE_NAME" } } { "InitRam.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Processor/Hardware/InitRam.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 38.66 % ) " "Info: Total cell delay = 2.507 ns ( 38.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.977 ns ( 61.34 % ) " "Info: Total interconnect delay = 3.977 ns ( 61.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.484 ns" { Clock ClkDiv:clk|Clock ClkDiv:clk|Clock~clkctrl Datapath:DP|InitRam:modifiedRam|RAM[13][0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.484 ns" { Clock {} Clock~combout {} ClkDiv:clk|Clock {} ClkDiv:clk|Clock~clkctrl {} Datapath:DP|InitRam:modifiedRam|RAM[13][0] {} } { 0.000ns 0.000ns 1.141ns 1.847ns 0.989ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.719 ns" { KEY[1] Datapath:DP|InitRam:modifiedRam|RAM~2 Datapath:DP|InitRam:modifiedRam|RAM[13][0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.719 ns" { KEY[1] {} KEY[1]~combout {} Datapath:DP|InitRam:modifiedRam|RAM~2 {} Datapath:DP|InitRam:modifiedRam|RAM[13][0] {} } { 0.000ns 0.000ns 6.560ns 2.704ns } { 0.000ns 0.864ns 0.178ns 0.413ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.484 ns" { Clock ClkDiv:clk|Clock ClkDiv:clk|Clock~clkctrl Datapath:DP|InitRam:modifiedRam|RAM[13][0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.484 ns" { Clock {} Clock~combout {} ClkDiv:clk|Clock {} ClkDiv:clk|Clock~clkctrl {} Datapath:DP|InitRam:modifiedRam|RAM[13][0] {} } { 0.000ns 0.000ns 1.141ns 1.847ns 0.989ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clock LEDG\[4\] Datapath:DP\|InsSetOp:ISO\|Register:A_reg\|Output\[4\] 13.169 ns register " "Info: tco from clock \"Clock\" to destination pin \"LEDG\[4\]\" through register \"Datapath:DP\|InsSetOp:ISO\|Register:A_reg\|Output\[4\]\" is 13.169 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock source 6.483 ns + Longest register " "Info: + Longest clock path from clock \"Clock\" to source register is 6.483 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clock 1 CLK PIN_L1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'Clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "Processor.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Processor/Hardware/Processor.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.141 ns) + CELL(0.879 ns) 3.046 ns ClkDiv:clk\|Clock 2 REG LCFF_X13_Y11_N19 2 " "Info: 2: + IC(1.141 ns) + CELL(0.879 ns) = 3.046 ns; Loc. = LCFF_X13_Y11_N19; Fanout = 2; REG Node = 'ClkDiv:clk\|Clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.020 ns" { Clock ClkDiv:clk|Clock } "NODE_NAME" } } { "ClkDiv.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Processor/Hardware/ClkDiv.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.847 ns) + CELL(0.000 ns) 4.893 ns ClkDiv:clk\|Clock~clkctrl 3 COMB CLKCTRL_G1 296 " "Info: 3: + IC(1.847 ns) + CELL(0.000 ns) = 4.893 ns; Loc. = CLKCTRL_G1; Fanout = 296; COMB Node = 'ClkDiv:clk\|Clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.847 ns" { ClkDiv:clk|Clock ClkDiv:clk|Clock~clkctrl } "NODE_NAME" } } { "ClkDiv.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Processor/Hardware/ClkDiv.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.602 ns) 6.483 ns Datapath:DP\|InsSetOp:ISO\|Register:A_reg\|Output\[4\] 4 REG LCFF_X34_Y18_N1 18 " "Info: 4: + IC(0.988 ns) + CELL(0.602 ns) = 6.483 ns; Loc. = LCFF_X34_Y18_N1; Fanout = 18; REG Node = 'Datapath:DP\|InsSetOp:ISO\|Register:A_reg\|Output\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.590 ns" { ClkDiv:clk|Clock~clkctrl Datapath:DP|InsSetOp:ISO|Register:A_reg|Output[4] } "NODE_NAME" } } { "Register.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Processor/Hardware/Register.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 38.67 % ) " "Info: Total cell delay = 2.507 ns ( 38.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.976 ns ( 61.33 % ) " "Info: Total interconnect delay = 3.976 ns ( 61.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.483 ns" { Clock ClkDiv:clk|Clock ClkDiv:clk|Clock~clkctrl Datapath:DP|InsSetOp:ISO|Register:A_reg|Output[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.483 ns" { Clock {} Clock~combout {} ClkDiv:clk|Clock {} ClkDiv:clk|Clock~clkctrl {} Datapath:DP|InsSetOp:ISO|Register:A_reg|Output[4] {} } { 0.000ns 0.000ns 1.141ns 1.847ns 0.988ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "Register.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Processor/Hardware/Register.v" 14 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.409 ns + Longest register pin " "Info: + Longest register to pin delay is 6.409 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Datapath:DP\|InsSetOp:ISO\|Register:A_reg\|Output\[4\] 1 REG LCFF_X34_Y18_N1 18 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y18_N1; Fanout = 18; REG Node = 'Datapath:DP\|InsSetOp:ISO\|Register:A_reg\|Output\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Datapath:DP|InsSetOp:ISO|Register:A_reg|Output[4] } "NODE_NAME" } } { "Register.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Processor/Hardware/Register.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.549 ns) + CELL(2.860 ns) 6.409 ns LEDG\[4\] 2 PIN PIN_W22 0 " "Info: 2: + IC(3.549 ns) + CELL(2.860 ns) = 6.409 ns; Loc. = PIN_W22; Fanout = 0; PIN Node = 'LEDG\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.409 ns" { Datapath:DP|InsSetOp:ISO|Register:A_reg|Output[4] LEDG[4] } "NODE_NAME" } } { "Processor.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Processor/Hardware/Processor.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.860 ns ( 44.62 % ) " "Info: Total cell delay = 2.860 ns ( 44.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.549 ns ( 55.38 % ) " "Info: Total interconnect delay = 3.549 ns ( 55.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.409 ns" { Datapath:DP|InsSetOp:ISO|Register:A_reg|Output[4] LEDG[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.409 ns" { Datapath:DP|InsSetOp:ISO|Register:A_reg|Output[4] {} LEDG[4] {} } { 0.000ns 3.549ns } { 0.000ns 2.860ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.483 ns" { Clock ClkDiv:clk|Clock ClkDiv:clk|Clock~clkctrl Datapath:DP|InsSetOp:ISO|Register:A_reg|Output[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.483 ns" { Clock {} Clock~combout {} ClkDiv:clk|Clock {} ClkDiv:clk|Clock~clkctrl {} Datapath:DP|InsSetOp:ISO|Register:A_reg|Output[4] {} } { 0.000ns 0.000ns 1.141ns 1.847ns 0.988ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.409 ns" { Datapath:DP|InsSetOp:ISO|Register:A_reg|Output[4] LEDG[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.409 ns" { Datapath:DP|InsSetOp:ISO|Register:A_reg|Output[4] {} LEDG[4] {} } { 0.000ns 3.549ns } { 0.000ns 2.860ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "KEY\[2\] LEDR\[8\] 8.897 ns Longest " "Info: Longest tpd from source pin \"KEY\[2\]\" to destination pin \"LEDR\[8\]\" is 8.897 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns KEY\[2\] 1 PIN PIN_T22 3 " "Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_T22; Fanout = 3; PIN Node = 'KEY\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[2] } "NODE_NAME" } } { "Processor.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Processor/Hardware/Processor.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.203 ns) + CELL(2.820 ns) 8.897 ns LEDR\[8\] 2 PIN PIN_R18 0 " "Info: 2: + IC(5.203 ns) + CELL(2.820 ns) = 8.897 ns; Loc. = PIN_R18; Fanout = 0; PIN Node = 'LEDR\[8\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.023 ns" { KEY[2] LEDR[8] } "NODE_NAME" } } { "Processor.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Processor/Hardware/Processor.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.694 ns ( 41.52 % ) " "Info: Total cell delay = 3.694 ns ( 41.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.203 ns ( 58.48 % ) " "Info: Total interconnect delay = 5.203 ns ( 58.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.897 ns" { KEY[2] LEDR[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.897 ns" { KEY[2] {} KEY[2]~combout {} LEDR[8] {} } { 0.000ns 0.000ns 5.203ns } { 0.000ns 0.874ns 2.820ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Datapath:DP\|InsSetOp:ISO\|Register:A_reg\|Output\[2\] SW\[2\] Clock 4.053 ns register " "Info: th for register \"Datapath:DP\|InsSetOp:ISO\|Register:A_reg\|Output\[2\]\" (data pin = \"SW\[2\]\", clock pin = \"Clock\") is 4.053 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 6.483 ns + Longest register " "Info: + Longest clock path from clock \"Clock\" to destination register is 6.483 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clock 1 CLK PIN_L1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'Clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "Processor.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Processor/Hardware/Processor.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.141 ns) + CELL(0.879 ns) 3.046 ns ClkDiv:clk\|Clock 2 REG LCFF_X13_Y11_N19 2 " "Info: 2: + IC(1.141 ns) + CELL(0.879 ns) = 3.046 ns; Loc. = LCFF_X13_Y11_N19; Fanout = 2; REG Node = 'ClkDiv:clk\|Clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.020 ns" { Clock ClkDiv:clk|Clock } "NODE_NAME" } } { "ClkDiv.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Processor/Hardware/ClkDiv.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.847 ns) + CELL(0.000 ns) 4.893 ns ClkDiv:clk\|Clock~clkctrl 3 COMB CLKCTRL_G1 296 " "Info: 3: + IC(1.847 ns) + CELL(0.000 ns) = 4.893 ns; Loc. = CLKCTRL_G1; Fanout = 296; COMB Node = 'ClkDiv:clk\|Clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.847 ns" { ClkDiv:clk|Clock ClkDiv:clk|Clock~clkctrl } "NODE_NAME" } } { "ClkDiv.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Processor/Hardware/ClkDiv.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.602 ns) 6.483 ns Datapath:DP\|InsSetOp:ISO\|Register:A_reg\|Output\[2\] 4 REG LCFF_X34_Y18_N29 18 " "Info: 4: + IC(0.988 ns) + CELL(0.602 ns) = 6.483 ns; Loc. = LCFF_X34_Y18_N29; Fanout = 18; REG Node = 'Datapath:DP\|InsSetOp:ISO\|Register:A_reg\|Output\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.590 ns" { ClkDiv:clk|Clock~clkctrl Datapath:DP|InsSetOp:ISO|Register:A_reg|Output[2] } "NODE_NAME" } } { "Register.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Processor/Hardware/Register.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 38.67 % ) " "Info: Total cell delay = 2.507 ns ( 38.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.976 ns ( 61.33 % ) " "Info: Total interconnect delay = 3.976 ns ( 61.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.483 ns" { Clock ClkDiv:clk|Clock ClkDiv:clk|Clock~clkctrl Datapath:DP|InsSetOp:ISO|Register:A_reg|Output[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.483 ns" { Clock {} Clock~combout {} ClkDiv:clk|Clock {} ClkDiv:clk|Clock~clkctrl {} Datapath:DP|InsSetOp:ISO|Register:A_reg|Output[2] {} } { 0.000ns 0.000ns 1.141ns 1.847ns 0.988ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "Register.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Processor/Hardware/Register.v" 14 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.716 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.716 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.036 ns) 1.036 ns SW\[2\] 1 PIN PIN_M22 2 " "Info: 1: + IC(0.000 ns) + CELL(1.036 ns) = 1.036 ns; Loc. = PIN_M22; Fanout = 2; PIN Node = 'SW\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[2] } "NODE_NAME" } } { "Processor.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Processor/Hardware/Processor.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.413 ns) 2.716 ns Datapath:DP\|InsSetOp:ISO\|Register:A_reg\|Output\[2\] 2 REG LCFF_X34_Y18_N29 18 " "Info: 2: + IC(1.267 ns) + CELL(0.413 ns) = 2.716 ns; Loc. = LCFF_X34_Y18_N29; Fanout = 18; REG Node = 'Datapath:DP\|InsSetOp:ISO\|Register:A_reg\|Output\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.680 ns" { SW[2] Datapath:DP|InsSetOp:ISO|Register:A_reg|Output[2] } "NODE_NAME" } } { "Register.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Processor/Hardware/Register.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.449 ns ( 53.35 % ) " "Info: Total cell delay = 1.449 ns ( 53.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.267 ns ( 46.65 % ) " "Info: Total interconnect delay = 1.267 ns ( 46.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.716 ns" { SW[2] Datapath:DP|InsSetOp:ISO|Register:A_reg|Output[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.716 ns" { SW[2] {} SW[2]~combout {} Datapath:DP|InsSetOp:ISO|Register:A_reg|Output[2] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.036ns 0.413ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.483 ns" { Clock ClkDiv:clk|Clock ClkDiv:clk|Clock~clkctrl Datapath:DP|InsSetOp:ISO|Register:A_reg|Output[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.483 ns" { Clock {} Clock~combout {} ClkDiv:clk|Clock {} ClkDiv:clk|Clock~clkctrl {} Datapath:DP|InsSetOp:ISO|Register:A_reg|Output[2] {} } { 0.000ns 0.000ns 1.141ns 1.847ns 0.988ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.716 ns" { SW[2] Datapath:DP|InsSetOp:ISO|Register:A_reg|Output[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.716 ns" { SW[2] {} SW[2]~combout {} Datapath:DP|InsSetOp:ISO|Register:A_reg|Output[2] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.036ns 0.413ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "163 " "Info: Peak virtual memory: 163 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 22 16:49:10 2015 " "Info: Processing ended: Tue Dec 22 16:49:10 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
