Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Reading design: MEM.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "MEM.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "MEM"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : MEM
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/johnson/GitHub/CPU/Peripheral/divider_16.v" into library work
Parsing module <divider_16>.
Analyzing Verilog file "/home/johnson/GitHub/CPU/Peripheral/UART_Sender.v" into library work
Parsing module <UART_Sender>.
Analyzing Verilog file "/home/johnson/GitHub/CPU/Peripheral/UART_Receiver.v" into library work
Parsing module <UART_Receiver>.
Analyzing Verilog file "/home/johnson/GitHub/CPU/Peripheral/UART_Baud_Rate_Generator.v" into library work
Parsing module <UART_Baud_Rate_Generator>.
Analyzing Verilog file "/home/johnson/GitHub/CPU/Peripheral/Peripheral.v" into library work
Parsing module <Peripheral>.
Analyzing Verilog file "/home/johnson/GitHub/CPU/Peripheral/UART.v" into library work
Parsing module <UART>.
Parsing module <negedge_detc>.
Analyzing Verilog file "/home/johnson/GitHub/CPU/Peripheral/DataMem.v" into library work
Parsing module <DataMem>.
Analyzing Verilog file "/home/johnson/GitHub/CPU/SingleCycle/MEM.v" into library work
Parsing module <MEM>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <MEM>.

Elaborating module <DataMem>.

Elaborating module <Peripheral>.

Elaborating module <UART>.

Elaborating module <negedge_detc>.

Elaborating module <UART_Baud_Rate_Generator>.

Elaborating module <UART_Receiver>.

Elaborating module <divider_16>.
"/home/johnson/GitHub/CPU/Peripheral/UART_Receiver.v" Line 91. $display sample = 0

Elaborating module <UART_Sender>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <MEM>.
    Related source file is "/home/johnson/GitHub/CPU/SingleCycle/MEM.v".
        MEMTOREG_ALU = 2'b00
        MEMTOREG_LOAD = 2'b01
        MEMTOREG_PC = 2'b10
    Found 1-bit 3-to-1 multiplexer for signal <MemToReg[1]_WriteData[31]_Mux_1_o> created at line 75.
    Found 1-bit 3-to-1 multiplexer for signal <MemToReg[1]_WriteData[30]_Mux_3_o> created at line 75.
    Found 1-bit 3-to-1 multiplexer for signal <MemToReg[1]_WriteData[29]_Mux_5_o> created at line 75.
    Found 1-bit 3-to-1 multiplexer for signal <MemToReg[1]_WriteData[28]_Mux_7_o> created at line 75.
    Found 1-bit 3-to-1 multiplexer for signal <MemToReg[1]_WriteData[27]_Mux_9_o> created at line 75.
    Found 1-bit 3-to-1 multiplexer for signal <MemToReg[1]_WriteData[26]_Mux_11_o> created at line 75.
    Found 1-bit 3-to-1 multiplexer for signal <MemToReg[1]_WriteData[25]_Mux_13_o> created at line 75.
    Found 1-bit 3-to-1 multiplexer for signal <MemToReg[1]_WriteData[24]_Mux_15_o> created at line 75.
    Found 1-bit 3-to-1 multiplexer for signal <MemToReg[1]_WriteData[23]_Mux_17_o> created at line 75.
    Found 1-bit 3-to-1 multiplexer for signal <MemToReg[1]_WriteData[22]_Mux_19_o> created at line 75.
    Found 1-bit 3-to-1 multiplexer for signal <MemToReg[1]_WriteData[21]_Mux_21_o> created at line 75.
    Found 1-bit 3-to-1 multiplexer for signal <MemToReg[1]_WriteData[20]_Mux_23_o> created at line 75.
    Found 1-bit 3-to-1 multiplexer for signal <MemToReg[1]_WriteData[19]_Mux_25_o> created at line 75.
    Found 1-bit 3-to-1 multiplexer for signal <MemToReg[1]_WriteData[18]_Mux_27_o> created at line 75.
    Found 1-bit 3-to-1 multiplexer for signal <MemToReg[1]_WriteData[17]_Mux_29_o> created at line 75.
    Found 1-bit 3-to-1 multiplexer for signal <MemToReg[1]_WriteData[16]_Mux_31_o> created at line 75.
    Found 1-bit 3-to-1 multiplexer for signal <MemToReg[1]_WriteData[15]_Mux_33_o> created at line 75.
    Found 1-bit 3-to-1 multiplexer for signal <MemToReg[1]_WriteData[14]_Mux_35_o> created at line 75.
    Found 1-bit 3-to-1 multiplexer for signal <MemToReg[1]_WriteData[13]_Mux_37_o> created at line 75.
    Found 1-bit 3-to-1 multiplexer for signal <MemToReg[1]_WriteData[12]_Mux_39_o> created at line 75.
    Found 1-bit 3-to-1 multiplexer for signal <MemToReg[1]_WriteData[11]_Mux_41_o> created at line 75.
    Found 1-bit 3-to-1 multiplexer for signal <MemToReg[1]_WriteData[10]_Mux_43_o> created at line 75.
    Found 1-bit 3-to-1 multiplexer for signal <MemToReg[1]_WriteData[9]_Mux_45_o> created at line 75.
    Found 1-bit 3-to-1 multiplexer for signal <MemToReg[1]_WriteData[8]_Mux_47_o> created at line 75.
    Found 1-bit 3-to-1 multiplexer for signal <MemToReg[1]_WriteData[7]_Mux_49_o> created at line 75.
    Found 1-bit 3-to-1 multiplexer for signal <MemToReg[1]_WriteData[6]_Mux_51_o> created at line 75.
    Found 1-bit 3-to-1 multiplexer for signal <MemToReg[1]_WriteData[5]_Mux_53_o> created at line 75.
    Found 1-bit 3-to-1 multiplexer for signal <MemToReg[1]_WriteData[4]_Mux_55_o> created at line 75.
    Found 1-bit 3-to-1 multiplexer for signal <MemToReg[1]_WriteData[3]_Mux_57_o> created at line 75.
    Found 1-bit 3-to-1 multiplexer for signal <MemToReg[1]_WriteData[2]_Mux_59_o> created at line 75.
    Found 1-bit 3-to-1 multiplexer for signal <MemToReg[1]_WriteData[1]_Mux_61_o> created at line 75.
    Found 1-bit 3-to-1 multiplexer for signal <MemToReg[1]_WriteData[0]_Mux_63_o> created at line 75.
WARNING:Xst:737 - Found 1-bit latch for signal <WriteData<30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <WriteData<29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <WriteData<28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <WriteData<27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <WriteData<26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <WriteData<25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <WriteData<24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <WriteData<23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <WriteData<22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <WriteData<21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <WriteData<20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <WriteData<19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <WriteData<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <WriteData<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <WriteData<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <WriteData<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <WriteData<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <WriteData<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <WriteData<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <WriteData<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <WriteData<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <WriteData<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <WriteData<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <WriteData<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <WriteData<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <WriteData<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <WriteData<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <WriteData<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <WriteData<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <WriteData<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <WriteData<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <WriteData<31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred  32 Latch(s).
	inferred  32 Multiplexer(s).
Unit <MEM> synthesized.

Synthesizing Unit <DataMem>.
    Related source file is "/home/johnson/GitHub/CPU/Peripheral/DataMem.v".
        RAM_SIZE = 64
        STACK_SIZE = 64
    Found 1-bit register for signal <write_acc>.
    Found 2048-bit register for signal <n0245[2047:0]>.
    Found 2048-bit register for signal <n0244[2047:0]>.
    Found 32-bit 64-to-1 multiplexer for signal <addr_eff[5]_RAM_DATA[63][31]_wide_mux_6_OUT> created at line 95.
    Found 32-bit 64-to-1 multiplexer for signal <addr_eff[9]_STACK_DATA[1023][31]_wide_mux_9_OUT> created at line 103.
    Found 10-bit comparator greater for signal <addr_eff[9]_GND_2_o_LessThan_6_o> created at line 94
    Found 10-bit comparator greater for signal <PWR_2_o_addr_eff[9]_LessThan_9_o> created at line 102
    Found 10-bit comparator lessequal for signal <n0025> created at line 155
    Summary:
	inferred 4097 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred 138 Multiplexer(s).
Unit <DataMem> synthesized.

Synthesizing Unit <Peripheral>.
    Related source file is "/home/johnson/GitHub/CPU/Peripheral/Peripheral.v".
    Found 32-bit register for signal <TL>.
    Found 32-bit register for signal <TH>.
    Found 8-bit register for signal <led>.
    Found 8-bit register for signal <UART_TXD>.
    Found 12-bit register for signal <digits>.
    Found 1-bit register for signal <TCON<2>>.
    Found 1-bit register for signal <TCON<1>>.
    Found 1-bit register for signal <TCON<0>>.
    Found 1-bit register for signal <TX_EN>.
    Found 1-bit register for signal <write_acc>.
    Found 32-bit adder for signal <TL[31]_GND_3_o_add_16_OUT> created at line 92.
WARNING:Xst:737 - Found 1-bit latch for signal <rdata<30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rdata<29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rdata<28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rdata<27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rdata<26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rdata<25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rdata<24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rdata<23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rdata<22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rdata<21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rdata<20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rdata<19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rdata<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rdata<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rdata<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rdata<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rdata<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rdata<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rdata<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rdata<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rdata<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rdata<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rdata<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rdata<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rdata<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rdata<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rdata<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rdata<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rdata<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rdata<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rdata<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rdata<31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  97 D-type flip-flop(s).
	inferred  32 Latch(s).
	inferred  10 Multiplexer(s).
Unit <Peripheral> synthesized.

Synthesizing Unit <UART>.
    Related source file is "/home/johnson/GitHub/CPU/Peripheral/UART.v".
    Found 1-bit register for signal <RX_EFF>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <UART> synthesized.

Synthesizing Unit <negedge_detc>.
    Related source file is "/home/johnson/GitHub/CPU/Peripheral/UART.v".
    Found 2-bit register for signal <status>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <negedge_detc> synthesized.

Synthesizing Unit <UART_Baud_Rate_Generator>.
    Related source file is "/home/johnson/GitHub/CPU/Peripheral/UART_Baud_Rate_Generator.v".
    Found 9-bit register for signal <state>.
    Found 1-bit register for signal <clkout_reg>.
    Found 9-bit adder for signal <state[8]_GND_39_o_add_1_OUT> created at line 29.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  10 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <UART_Baud_Rate_Generator> synthesized.

Synthesizing Unit <UART_Receiver>.
    Related source file is "/home/johnson/GitHub/CPU/Peripheral/UART_Receiver.v".
    Found 8-bit register for signal <RX_DATA_REG>.
    Found 8-bit register for signal <RX_DATA_TEMP>.
    Found 8-bit register for signal <count>.
    Found 1-bit register for signal <sample_en>.
    Found 1-bit register for signal <x>.
    Found 1-bit register for signal <RX_STATUS_REG>.
    Found 8-bit adder for signal <count[7]_GND_40_o_add_3_OUT> created at line 54.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  27 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <UART_Receiver> synthesized.

Synthesizing Unit <divider_16>.
    Related source file is "/home/johnson/GitHub/CPU/Peripheral/divider_16.v".
    Found 3-bit register for signal <state>.
    Found 1-bit register for signal <clkout_reg>.
    Found 3-bit adder for signal <state[2]_GND_41_o_add_1_OUT> created at line 27.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <divider_16> synthesized.

Synthesizing Unit <UART_Sender>.
    Related source file is "/home/johnson/GitHub/CPU/Peripheral/UART_Sender.v".
WARNING:Xst:647 - Input <sysclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <TX_STATUS_REG>.
    Found 1-bit register for signal <UART_TX_REG>.
    Found 4-bit register for signal <count>.
    Found 1-bit register for signal <TX_DATA_REG<7>>.
    Found 1-bit register for signal <TX_DATA_REG<6>>.
    Found 1-bit register for signal <TX_DATA_REG<5>>.
    Found 1-bit register for signal <TX_DATA_REG<4>>.
    Found 1-bit register for signal <TX_DATA_REG<3>>.
    Found 1-bit register for signal <TX_DATA_REG<2>>.
    Found 1-bit register for signal <TX_DATA_REG<1>>.
    Found 1-bit register for signal <TX_DATA_REG<0>>.
    Found 4-bit adder for signal <count[3]_GND_42_o_add_0_OUT> created at line 66.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  14 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
Unit <UART_Sender> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 6
 3-bit adder                                           : 2
 32-bit adder                                          : 1
 4-bit adder                                           : 1
 8-bit adder                                           : 1
 9-bit adder                                           : 1
# Registers                                            : 38
 1-bit register                                        : 23
 12-bit register                                       : 1
 2-bit register                                        : 1
 2048-bit register                                     : 2
 3-bit register                                        : 2
 32-bit register                                       : 2
 4-bit register                                        : 1
 8-bit register                                        : 5
 9-bit register                                        : 1
# Latches                                              : 64
 1-bit latch                                           : 64
# Comparators                                          : 3
 10-bit comparator greater                             : 2
 10-bit comparator lessequal                           : 1
# Multiplexers                                         : 195
 1-bit 2-to-1 multiplexer                              : 18
 1-bit 3-to-1 multiplexer                              : 32
 3-bit 2-to-1 multiplexer                              : 3
 32-bit 2-to-1 multiplexer                             : 136
 32-bit 64-to-1 multiplexer                            : 2
 8-bit 2-to-1 multiplexer                              : 3
 9-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <UART_Baud_Rate_Generator>.
The following registers are absorbed into counter <state>: 1 register on signal <state>.
Unit <UART_Baud_Rate_Generator> synthesized (advanced).

Synthesizing (advanced) Unit <divider_16>.
The following registers are absorbed into counter <state>: 1 register on signal <state>.
Unit <divider_16> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 32-bit adder                                          : 1
 4-bit adder                                           : 1
 8-bit adder                                           : 1
# Counters                                             : 3
 3-bit up counter                                      : 2
 9-bit up counter                                      : 1
# Registers                                            : 4241
 Flip-Flops                                            : 4241
# Comparators                                          : 3
 10-bit comparator greater                             : 2
 10-bit comparator lessequal                           : 1
# Multiplexers                                         : 4253
 1-bit 2-to-1 multiplexer                              : 4146
 1-bit 3-to-1 multiplexer                              : 32
 1-bit 64-to-1 multiplexer                             : 64
 3-bit 2-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 7
 8-bit 2-to-1 multiplexer                              : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:3002 - This design contains one or more registers/latches that are directly
   incompatible with the Spartan6 architecture. The two primary causes of this is
   either a register or latch described with both an asynchronous set and
   asynchronous reset, or a register or latch described with an asynchronous
   set or reset which however has an initialization value of the opposite 
   polarity (i.e. asynchronous reset with an initialization value of 1).
    While this circuit can be built, it creates a sub-optimal implementation
   in terms of area, power and performance. For a more optimal implementation
   Xilinx highly recommends one of the following:

          1) Remove either the set or reset from all registers and latches
             if not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Ensure all registers have the same initialization value as the
             described asynchronous set or reset polarity
          4) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Spartan6 asynchronous set/reset" for more details.

  List of register instances with asynchronous set and reset:
    TX_DATA_REG_7 in unit <UART_Sender>
    TX_DATA_REG_1 in unit <UART_Sender>
    TX_DATA_REG_2 in unit <UART_Sender>
    TX_DATA_REG_0 in unit <UART_Sender>
    TX_DATA_REG_4 in unit <UART_Sender>
    TX_DATA_REG_5 in unit <UART_Sender>
    TX_DATA_REG_3 in unit <UART_Sender>
    count_0 in unit <UART_Sender>
    TX_DATA_REG_6 in unit <UART_Sender>


Optimizing unit <MEM> ...

Optimizing unit <DataMem> ...

Optimizing unit <Peripheral> ...

Optimizing unit <UART> ...

Optimizing unit <UART_Sender> ...

Optimizing unit <UART_Receiver> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block MEM, actual ratio is 94.
FlipFlop datamem/peripheral_inst/led_7 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop datamem/peripheral_inst/led_6 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop datamem/peripheral_inst/led_5 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop datamem/peripheral_inst/led_4 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop datamem/peripheral_inst/led_3 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop datamem/peripheral_inst/led_2 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop datamem/peripheral_inst/led_1 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop datamem/peripheral_inst/led_0 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop datamem/peripheral_inst/digits_11 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop datamem/peripheral_inst/digits_10 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop datamem/peripheral_inst/digits_9 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop datamem/peripheral_inst/digits_8 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop datamem/peripheral_inst/digits_7 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop datamem/peripheral_inst/digits_6 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop datamem/peripheral_inst/digits_5 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop datamem/peripheral_inst/digits_4 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop datamem/peripheral_inst/digits_3 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop datamem/peripheral_inst/digits_2 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop datamem/peripheral_inst/digits_1 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop datamem/peripheral_inst/digits_0 has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 4285
 Flip-Flops                                            : 4285

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : MEM.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 5966
#      GND                         : 1
#      INV                         : 6
#      LUT1                        : 36
#      LUT2                        : 12
#      LUT3                        : 2086
#      LUT4                        : 18
#      LUT5                        : 2223
#      LUT6                        : 1502
#      MUXCY                       : 39
#      MUXF7                       : 1
#      VCC                         : 1
#      XORCY                       : 41
# FlipFlops/Latches                : 4358
#      FD                          : 2
#      FDC                         : 43
#      FDCE                        : 4197
#      FDP                         : 9
#      FDPE                        : 34
#      LD                          : 64
#      LDC                         : 9
# Clock Buffers                    : 5
#      BUFG                        : 3
#      BUFGP                       : 2
# IO Buffers                       : 198
#      IBUF                        : 110
#      OBUF                        : 88

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:            4306  out of  18224    23%  
 Number of Slice LUTs:                 5883  out of   9112    64%  
    Number used as Logic:              5883  out of   9112    64%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   5935
   Number with an unused Flip Flop:    1629  out of   5935    27%  
   Number with an unused LUT:            52  out of   5935     0%  
   Number of fully used LUT-FF pairs:  4254  out of   5935    71%  
   Number of unique control sets:        48

IO Utilization: 
 Number of IOs:                         200
 Number of bonded IOBs:                 200  out of    232    86%  
    IOB Flip Flops/Latches:              52

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                5  out of     16    31%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------+
Clock Signal                                                                                           | Clock buffer(FF name)                           | Load  |
-------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------+
MemToReg[1]_GND_45_o_Mux_4_o(MemToReg[1]_GND_45_o_Mux_4_o1:O)                                          | BUFG(*)(WriteData_30)                           | 32    |
clk                                                                                                    | BUFGP                                           | 4214  |
MemRd                                                                                                  | IBUF+BUFG                                       | 32    |
sysclk                                                                                                 | BUFGP                                           | 23    |
uart/UBRG_inst/clkout_reg                                                                              | NONE(uart/di/state_2)                           | 17    |
uart/di/clkout_reg                                                                                     | BUFG                                            | 23    |
uart/UART_Receiver_inst/di/clkout_reg                                                                  | NONE(uart/UART_Receiver_inst/RX_DATA_TEMP_7)    | 8     |
uart/UART_Sender_inst/TX_EN_TX_DATA[7]_AND_2272_o(uart/UART_Sender_inst/TX_EN_TX_DATA[7]_AND_2272_o1:O)| NONE(*)(uart/UART_Sender_inst/TX_DATA_REG_7_LDC)| 1     |
uart/UART_Sender_inst/TX_EN_TX_DATA[1]_AND_2284_o(uart/UART_Sender_inst/TX_EN_TX_DATA[1]_AND_2284_o1:O)| NONE(*)(uart/UART_Sender_inst/TX_DATA_REG_1_LDC)| 1     |
uart/UART_Sender_inst/TX_EN_TX_DATA[2]_AND_2282_o(uart/UART_Sender_inst/TX_EN_TX_DATA[2]_AND_2282_o1:O)| NONE(*)(uart/UART_Sender_inst/TX_DATA_REG_2_LDC)| 1     |
uart/UART_Sender_inst/TX_EN_TX_DATA[0]_AND_2286_o(uart/UART_Sender_inst/TX_EN_TX_DATA[0]_AND_2286_o1:O)| NONE(*)(uart/UART_Sender_inst/TX_DATA_REG_0_LDC)| 1     |
uart/UART_Sender_inst/TX_EN_TX_DATA[4]_AND_2278_o(uart/UART_Sender_inst/TX_EN_TX_DATA[4]_AND_2278_o1:O)| NONE(*)(uart/UART_Sender_inst/TX_DATA_REG_4_LDC)| 1     |
uart/UART_Sender_inst/TX_EN_TX_DATA[5]_AND_2276_o(uart/UART_Sender_inst/TX_EN_TX_DATA[5]_AND_2276_o1:O)| NONE(*)(uart/UART_Sender_inst/TX_DATA_REG_5_LDC)| 1     |
uart/UART_Sender_inst/TX_EN_TX_DATA[3]_AND_2280_o(uart/UART_Sender_inst/TX_EN_TX_DATA[3]_AND_2280_o1:O)| NONE(*)(uart/UART_Sender_inst/TX_DATA_REG_3_LDC)| 1     |
uart/UART_Sender_inst/TX_EN1(uart/UART_Sender_inst/TX_EN1:O)                                           | NONE(*)(uart/UART_Sender_inst/count_0_LDC)      | 1     |
uart/UART_Sender_inst/TX_EN_TX_DATA[6]_AND_2274_o(uart/UART_Sender_inst/TX_EN_TX_DATA[6]_AND_2274_o1:O)| NONE(*)(uart/UART_Sender_inst/TX_DATA_REG_6_LDC)| 1     |
-------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------+
(*) These 10 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.164ns (Maximum Frequency: 240.136MHz)
   Minimum input arrival time before clock: 11.818ns
   Maximum output required time after clock: 8.693ns
   Maximum combinational path delay: 14.044ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.164ns (frequency: 240.136MHz)
  Total number of paths / destination ports: 5751 / 4165
-------------------------------------------------------------------------
Delay:               4.164ns (Levels of Logic = 3)
  Source:            datamem/peripheral_inst/TL_3 (FF)
  Destination:       datamem/peripheral_inst/TL_24 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: datamem/peripheral_inst/TL_3 to datamem/peripheral_inst/TL_24
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDPE:C->Q             3   0.447   1.015  datamem/peripheral_inst/TL_3 (datamem/peripheral_inst/TL_3)
     LUT6:I0->O            2   0.203   0.961  datamem/peripheral_inst/TL[31]_PWR_3_o_equal_16_o<31>6 (datamem/peripheral_inst/TL[31]_PWR_3_o_equal_16_o<31>5)
     LUT6:I1->O           17   0.203   1.028  datamem/peripheral_inst/TL[31]_PWR_3_o_equal_16_o<31>7 (datamem/peripheral_inst/TL[31]_PWR_3_o_equal_16_o)
     LUT6:I5->O            1   0.205   0.000  datamem/peripheral_inst/Mmux_TL[31]_addr[31]_mux_36_OUT110 (datamem/peripheral_inst/TL[31]_addr[31]_mux_36_OUT<0>)
     FDPE:D                    0.102          datamem/peripheral_inst/TL_0
    ----------------------------------------
    Total                      4.164ns (1.160ns logic, 3.004ns route)
                                       (27.9% logic, 72.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'sysclk'
  Clock period: 3.477ns (frequency: 287.617MHz)
  Total number of paths / destination ports: 315 / 24
-------------------------------------------------------------------------
Delay:               3.477ns (Levels of Logic = 11)
  Source:            uart/UBRG_inst/state_4 (FF)
  Destination:       uart/UBRG_inst/state_8 (FF)
  Source Clock:      sysclk rising
  Destination Clock: sysclk rising

  Data Path: uart/UBRG_inst/state_4 to uart/UBRG_inst/state_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.864  uart/UBRG_inst/state_4 (uart/UBRG_inst/state_4)
     LUT4:I0->O            6   0.203   0.745  uart/UBRG_inst/state[8]_PWR_8_o_equal_1_o_inv_SW0 (N16)
     LUT6:I5->O            1   0.205   0.579  uart/UBRG_inst/state[8]_PWR_8_o_equal_1_o_inv (uart/UBRG_inst/state[8]_PWR_8_o_equal_1_o_inv)
     MUXCY:CI->O           1   0.019   0.000  uart/UBRG_inst/Mcount_state_cy<0> (uart/UBRG_inst/Mcount_state_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  uart/UBRG_inst/Mcount_state_cy<1> (uart/UBRG_inst/Mcount_state_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  uart/UBRG_inst/Mcount_state_cy<2> (uart/UBRG_inst/Mcount_state_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  uart/UBRG_inst/Mcount_state_cy<3> (uart/UBRG_inst/Mcount_state_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  uart/UBRG_inst/Mcount_state_cy<4> (uart/UBRG_inst/Mcount_state_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  uart/UBRG_inst/Mcount_state_cy<5> (uart/UBRG_inst/Mcount_state_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  uart/UBRG_inst/Mcount_state_cy<6> (uart/UBRG_inst/Mcount_state_cy<6>)
     MUXCY:CI->O           0   0.019   0.000  uart/UBRG_inst/Mcount_state_cy<7> (uart/UBRG_inst/Mcount_state_cy<7>)
     XORCY:CI->O           1   0.180   0.000  uart/UBRG_inst/Mcount_state_xor<8> (uart/UBRG_inst/Mcount_state8)
     FDC:D                     0.102          uart/UBRG_inst/state_8
    ----------------------------------------
    Total                      3.477ns (1.289ns logic, 2.188ns route)
                                       (37.1% logic, 62.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'uart/UBRG_inst/clkout_reg'
  Clock period: 3.673ns (frequency: 272.290MHz)
  Total number of paths / destination ports: 174 / 30
-------------------------------------------------------------------------
Delay:               3.673ns (Levels of Logic = 2)
  Source:            uart/UART_Receiver_inst/count_2 (FF)
  Destination:       uart/UART_Receiver_inst/count_7 (FF)
  Source Clock:      uart/UBRG_inst/clkout_reg rising
  Destination Clock: uart/UBRG_inst/clkout_reg rising

  Data Path: uart/UART_Receiver_inst/count_2 to uart/UART_Receiver_inst/count_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            10   0.447   1.085  uart/UART_Receiver_inst/count_2 (uart/UART_Receiver_inst/count_2)
     LUT4:I1->O            1   0.205   0.580  uart/UART_Receiver_inst/_n0051_inv_SW0 (N22)
     LUT6:I5->O            9   0.205   0.829  uart/UART_Receiver_inst/_n0051_inv (uart/UART_Receiver_inst/_n0051_inv)
     FDCE:CE                   0.322          uart/UART_Receiver_inst/sample_en
    ----------------------------------------
    Total                      3.673ns (1.179ns logic, 2.494ns route)
                                       (32.1% logic, 67.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'uart/di/clkout_reg'
  Clock period: 2.600ns (frequency: 384.601MHz)
  Total number of paths / destination ports: 145 / 23
-------------------------------------------------------------------------
Delay:               2.600ns (Levels of Logic = 2)
  Source:            uart/UART_Sender_inst/TX_DATA_REG_2_C_2 (FF)
  Destination:       uart/UART_Sender_inst/TX_DATA_REG_1_C_1 (FF)
  Source Clock:      uart/di/clkout_reg rising
  Destination Clock: uart/di/clkout_reg rising

  Data Path: uart/UART_Sender_inst/TX_DATA_REG_2_C_2 to uart/UART_Sender_inst/TX_DATA_REG_1_C_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.684  uart/UART_Sender_inst/TX_DATA_REG_2_C_2 (uart/UART_Sender_inst/TX_DATA_REG_2_C_2)
     LUT3:I1->O            2   0.203   0.961  uart/UART_Sender_inst/TX_DATA_REG_21 (uart/UART_Sender_inst/TX_DATA_REG_2)
     LUT5:I0->O            2   0.203   0.000  uart/UART_Sender_inst/Mmux__n007221 (uart/UART_Sender_inst/_n0072<1>)
     FDC:D                     0.102          uart/UART_Sender_inst/TX_DATA_REG_1_C_1
    ----------------------------------------
    Total                      2.600ns (0.955ns logic, 1.645ns route)
                                       (36.7% logic, 63.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'uart/UART_Receiver_inst/di/clkout_reg'
  Clock period: 1.165ns (frequency: 858.185MHz)
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Delay:               1.165ns (Levels of Logic = 0)
  Source:            uart/UART_Receiver_inst/RX_DATA_TEMP_7 (FF)
  Destination:       uart/UART_Receiver_inst/RX_DATA_TEMP_6 (FF)
  Source Clock:      uart/UART_Receiver_inst/di/clkout_reg rising
  Destination Clock: uart/UART_Receiver_inst/di/clkout_reg rising

  Data Path: uart/UART_Receiver_inst/RX_DATA_TEMP_7 to uart/UART_Receiver_inst/RX_DATA_TEMP_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.616  uart/UART_Receiver_inst/RX_DATA_TEMP_7 (uart/UART_Receiver_inst/RX_DATA_TEMP_7)
     FDC:D                     0.102          uart/UART_Receiver_inst/RX_DATA_TEMP_6
    ----------------------------------------
    Total                      1.165ns (0.549ns logic, 0.616ns route)
                                       (47.1% logic, 52.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'MemToReg[1]_GND_45_o_Mux_4_o'
  Total number of paths / destination ports: 6784 / 32
-------------------------------------------------------------------------
Offset:              11.818ns (Levels of Logic = 8)
  Source:            ALUOut<6> (PAD)
  Destination:       WriteData_30 (LATCH)
  Destination Clock: MemToReg[1]_GND_45_o_Mux_4_o falling

  Data Path: ALUOut<6> to WriteData_30
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2194   1.222   2.741  ALUOut_6_IBUF (ALUOut_6_IBUF)
     LUT6:I2->O            1   0.203   0.924  datamem/peripheral_inst/addr[31]_GND_3_o_equal_20_o<31>11 (datamem/peripheral_inst/addr[31]_GND_3_o_equal_20_o<31>11)
     LUT5:I0->O           22   0.203   1.478  datamem/peripheral_inst/addr[31]_GND_3_o_equal_20_o<31>16 (datamem/peripheral_inst/addr[31]_GND_3_o_equal_20_o<31>1)
     LUT5:I0->O           34   0.203   1.321  datamem/peripheral_inst/out1 (datamem/peripheral_inst/addr[31]_INV_4_o)
     LUT5:I4->O            1   0.205   0.580  datamem/Mmux_rdata102_SW1 (N36)
     LUT4:I3->O           16   0.205   1.369  datamem/Mmux_rdata102 (datamem/Mmux_rdata102)
     LUT6:I0->O            2   0.203   0.721  datamem/Mmux_rdata74 (ReadData_15_OBUF)
     LUT5:I3->O            1   0.203   0.000  Mmux_MemToReg[1]_WriteData[15]_Mux_33_o11 (MemToReg[1]_WriteData[15]_Mux_33_o)
     LD:D                      0.037          WriteData_15
    ----------------------------------------
    Total                     11.818ns (2.684ns logic, 9.134ns route)
                                       (22.7% logic, 77.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 164967 / 12640
-------------------------------------------------------------------------
Offset:              9.500ns (Levels of Logic = 5)
  Source:            ALUOut<6> (PAD)
  Destination:       datamem/peripheral_inst/TL_31 (FF)
  Destination Clock: clk rising

  Data Path: ALUOut<6> to datamem/peripheral_inst/TL_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2194   1.222   2.741  ALUOut_6_IBUF (ALUOut_6_IBUF)
     LUT6:I2->O            1   0.203   0.924  datamem/peripheral_inst/addr[31]_GND_3_o_equal_20_o<31>11 (datamem/peripheral_inst/addr[31]_GND_3_o_equal_20_o<31>11)
     LUT5:I0->O           22   0.203   1.134  datamem/peripheral_inst/addr[31]_GND_3_o_equal_20_o<31>16 (datamem/peripheral_inst/addr[31]_GND_3_o_equal_20_o<31>1)
     LUT3:I2->O           18   0.205   1.050  datamem/peripheral_inst/addr[31]_GND_3_o_equal_21_o<31>11 (datamem/peripheral_inst/addr[31]_GND_3_o_equal_21_o<31>1)
     LUT5:I4->O           32   0.205   1.291  datamem/peripheral_inst/_n0155_inv1 (datamem/peripheral_inst/_n0155_inv)
     FDPE:CE                   0.322          datamem/peripheral_inst/TL_0
    ----------------------------------------
    Total                      9.500ns (2.360ns logic, 7.140ns route)
                                       (24.8% logic, 75.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'MemRd'
  Total number of paths / destination ports: 2514 / 32
-------------------------------------------------------------------------
Offset:              8.781ns (Levels of Logic = 5)
  Source:            ALUOut<6> (PAD)
  Destination:       datamem/peripheral_inst/rdata_31 (LATCH)
  Destination Clock: MemRd falling

  Data Path: ALUOut<6> to datamem/peripheral_inst/rdata_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2194   1.222   2.741  ALUOut_6_IBUF (ALUOut_6_IBUF)
     LUT6:I2->O            1   0.203   0.924  datamem/peripheral_inst/addr[31]_GND_3_o_equal_20_o<31>11 (datamem/peripheral_inst/addr[31]_GND_3_o_equal_20_o<31>11)
     LUT5:I0->O           22   0.203   1.362  datamem/peripheral_inst/addr[31]_GND_3_o_equal_20_o<31>16 (datamem/peripheral_inst/addr[31]_GND_3_o_equal_20_o<31>1)
     LUT5:I2->O           42   0.205   1.681  datamem/peripheral_inst/addr[31]_GND_3_o_equal_21_o<31>2 (datamem/peripheral_inst/addr[31]_GND_3_o_equal_21_o)
     LUT5:I1->O            1   0.203   0.000  datamem/peripheral_inst/_n0524<18>1 (datamem/peripheral_inst/_n0524<18>)
     LD:D                      0.037          datamem/peripheral_inst/rdata_14
    ----------------------------------------
    Total                      8.781ns (2.073ns logic, 6.708ns route)
                                       (23.6% logic, 76.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'sysclk'
  Total number of paths / destination ports: 56 / 24
-------------------------------------------------------------------------
Offset:              7.764ns (Levels of Logic = 5)
  Source:            ALUOut<6> (PAD)
  Destination:       uart/RX_EFF (FF)
  Destination Clock: sysclk rising

  Data Path: ALUOut<6> to uart/RX_EFF
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2194   1.222   2.741  ALUOut_6_IBUF (ALUOut_6_IBUF)
     LUT6:I2->O            1   0.203   0.924  datamem/peripheral_inst/addr[31]_GND_3_o_equal_20_o<31>11 (datamem/peripheral_inst/addr[31]_GND_3_o_equal_20_o<31>11)
     LUT5:I0->O           22   0.203   1.134  datamem/peripheral_inst/addr[31]_GND_3_o_equal_20_o<31>16 (datamem/peripheral_inst/addr[31]_GND_3_o_equal_20_o<31>1)
     LUT6:I5->O            1   0.205   0.827  datamem/peripheral_inst/Mmux_RX_READ11 (RX_READ)
     LUT4:I0->O            1   0.203   0.000  uart/RX_EFF_rstpot (uart/RX_EFF_rstpot)
     FDC:D                     0.102          uart/RX_EFF
    ----------------------------------------
    Total                      7.764ns (2.138ns logic, 5.626ns route)
                                       (27.5% logic, 72.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'uart/UBRG_inst/clkout_reg'
  Total number of paths / destination ports: 23 / 23
-------------------------------------------------------------------------
Offset:              5.976ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       uart/UART_Receiver_inst/count_7 (FF)
  Destination Clock: uart/UBRG_inst/clkout_reg rising

  Data Path: reset to uart/UART_Receiver_inst/count_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            22   1.222   1.133  reset_IBUF (reset_IBUF)
     INV:I->O           4246   0.206   2.985  datamem/reset_inv1_INV_0 (datamem/peripheral_inst/reset_inv)
     FDCE:CLR                  0.430          uart/UART_Receiver_inst/count_0
    ----------------------------------------
    Total                      5.976ns (1.858ns logic, 4.118ns route)
                                       (31.1% logic, 68.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'uart/di/clkout_reg'
  Total number of paths / destination ports: 23 / 23
-------------------------------------------------------------------------
Offset:              5.976ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       uart/UART_Sender_inst/UART_TX_REG (FF)
  Destination Clock: uart/di/clkout_reg rising

  Data Path: reset to uart/UART_Sender_inst/UART_TX_REG
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            22   1.222   1.133  reset_IBUF (reset_IBUF)
     INV:I->O           4246   0.206   2.985  datamem/reset_inv1_INV_0 (datamem/peripheral_inst/reset_inv)
     FDPE:PRE                  0.430          uart/UART_Sender_inst/TX_STATUS_REG
    ----------------------------------------
    Total                      5.976ns (1.858ns logic, 4.118ns route)
                                       (31.1% logic, 68.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'uart/UART_Receiver_inst/di/clkout_reg'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              5.976ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       uart/UART_Receiver_inst/RX_DATA_TEMP_7 (FF)
  Destination Clock: uart/UART_Receiver_inst/di/clkout_reg rising

  Data Path: reset to uart/UART_Receiver_inst/RX_DATA_TEMP_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            22   1.222   1.133  reset_IBUF (reset_IBUF)
     INV:I->O           4246   0.206   2.985  datamem/reset_inv1_INV_0 (datamem/peripheral_inst/reset_inv)
     FDC:CLR                   0.430          uart/UART_Receiver_inst/RX_DATA_TEMP_0
    ----------------------------------------
    Total                      5.976ns (1.858ns logic, 4.118ns route)
                                       (31.1% logic, 68.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'uart/UART_Sender_inst/TX_EN_TX_DATA[7]_AND_2272_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.835ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       uart/UART_Sender_inst/TX_DATA_REG_7_LDC (LATCH)
  Destination Clock: uart/UART_Sender_inst/TX_EN_TX_DATA[7]_AND_2272_o falling

  Data Path: reset to uart/UART_Sender_inst/TX_DATA_REG_7_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            22   1.222   1.362  reset_IBUF (reset_IBUF)
     LUT3:I0->O            2   0.205   0.616  uart/UART_Sender_inst/TX_EN_TX_DATA[7]_AND_2273_o1 (uart/UART_Sender_inst/TX_EN_TX_DATA[7]_AND_2273_o)
     LDC:CLR                   0.430          uart/UART_Sender_inst/TX_DATA_REG_7_LDC
    ----------------------------------------
    Total                      3.835ns (1.857ns logic, 1.978ns route)
                                       (48.4% logic, 51.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'uart/UART_Sender_inst/TX_EN_TX_DATA[1]_AND_2284_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.835ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       uart/UART_Sender_inst/TX_DATA_REG_1_LDC (LATCH)
  Destination Clock: uart/UART_Sender_inst/TX_EN_TX_DATA[1]_AND_2284_o falling

  Data Path: reset to uart/UART_Sender_inst/TX_DATA_REG_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            22   1.222   1.362  reset_IBUF (reset_IBUF)
     LUT3:I0->O            2   0.205   0.616  uart/UART_Sender_inst/TX_EN_TX_DATA[1]_AND_2285_o1 (uart/UART_Sender_inst/TX_EN_TX_DATA[1]_AND_2285_o)
     LDC:CLR                   0.430          uart/UART_Sender_inst/TX_DATA_REG_1_LDC
    ----------------------------------------
    Total                      3.835ns (1.857ns logic, 1.978ns route)
                                       (48.4% logic, 51.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'uart/UART_Sender_inst/TX_EN_TX_DATA[2]_AND_2282_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.835ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       uart/UART_Sender_inst/TX_DATA_REG_2_LDC (LATCH)
  Destination Clock: uart/UART_Sender_inst/TX_EN_TX_DATA[2]_AND_2282_o falling

  Data Path: reset to uart/UART_Sender_inst/TX_DATA_REG_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            22   1.222   1.362  reset_IBUF (reset_IBUF)
     LUT3:I0->O            2   0.205   0.616  uart/UART_Sender_inst/TX_EN_TX_DATA[2]_AND_2283_o1 (uart/UART_Sender_inst/TX_EN_TX_DATA[2]_AND_2283_o)
     LDC:CLR                   0.430          uart/UART_Sender_inst/TX_DATA_REG_2_LDC
    ----------------------------------------
    Total                      3.835ns (1.857ns logic, 1.978ns route)
                                       (48.4% logic, 51.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'uart/UART_Sender_inst/TX_EN_TX_DATA[0]_AND_2286_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.835ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       uart/UART_Sender_inst/TX_DATA_REG_0_LDC (LATCH)
  Destination Clock: uart/UART_Sender_inst/TX_EN_TX_DATA[0]_AND_2286_o falling

  Data Path: reset to uart/UART_Sender_inst/TX_DATA_REG_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            22   1.222   1.362  reset_IBUF (reset_IBUF)
     LUT3:I0->O            2   0.205   0.616  uart/UART_Sender_inst/TX_EN_TX_DATA[0]_AND_2287_o1 (uart/UART_Sender_inst/TX_EN_TX_DATA[0]_AND_2287_o)
     LDC:CLR                   0.430          uart/UART_Sender_inst/TX_DATA_REG_0_LDC
    ----------------------------------------
    Total                      3.835ns (1.857ns logic, 1.978ns route)
                                       (48.4% logic, 51.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'uart/UART_Sender_inst/TX_EN_TX_DATA[4]_AND_2278_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.835ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       uart/UART_Sender_inst/TX_DATA_REG_4_LDC (LATCH)
  Destination Clock: uart/UART_Sender_inst/TX_EN_TX_DATA[4]_AND_2278_o falling

  Data Path: reset to uart/UART_Sender_inst/TX_DATA_REG_4_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            22   1.222   1.362  reset_IBUF (reset_IBUF)
     LUT3:I0->O            2   0.205   0.616  uart/UART_Sender_inst/TX_EN_TX_DATA[4]_AND_2279_o1 (uart/UART_Sender_inst/TX_EN_TX_DATA[4]_AND_2279_o)
     LDC:CLR                   0.430          uart/UART_Sender_inst/TX_DATA_REG_4_LDC
    ----------------------------------------
    Total                      3.835ns (1.857ns logic, 1.978ns route)
                                       (48.4% logic, 51.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'uart/UART_Sender_inst/TX_EN_TX_DATA[5]_AND_2276_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.835ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       uart/UART_Sender_inst/TX_DATA_REG_5_LDC (LATCH)
  Destination Clock: uart/UART_Sender_inst/TX_EN_TX_DATA[5]_AND_2276_o falling

  Data Path: reset to uart/UART_Sender_inst/TX_DATA_REG_5_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            22   1.222   1.362  reset_IBUF (reset_IBUF)
     LUT3:I0->O            2   0.205   0.616  uart/UART_Sender_inst/TX_EN_TX_DATA[5]_AND_2277_o1 (uart/UART_Sender_inst/TX_EN_TX_DATA[5]_AND_2277_o)
     LDC:CLR                   0.430          uart/UART_Sender_inst/TX_DATA_REG_5_LDC
    ----------------------------------------
    Total                      3.835ns (1.857ns logic, 1.978ns route)
                                       (48.4% logic, 51.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'uart/UART_Sender_inst/TX_EN_TX_DATA[3]_AND_2280_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.835ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       uart/UART_Sender_inst/TX_DATA_REG_3_LDC (LATCH)
  Destination Clock: uart/UART_Sender_inst/TX_EN_TX_DATA[3]_AND_2280_o falling

  Data Path: reset to uart/UART_Sender_inst/TX_DATA_REG_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            22   1.222   1.362  reset_IBUF (reset_IBUF)
     LUT3:I0->O            2   0.205   0.616  uart/UART_Sender_inst/TX_EN_TX_DATA[3]_AND_2281_o1 (uart/UART_Sender_inst/TX_EN_TX_DATA[3]_AND_2281_o)
     LDC:CLR                   0.430          uart/UART_Sender_inst/TX_DATA_REG_3_LDC
    ----------------------------------------
    Total                      3.835ns (1.857ns logic, 1.978ns route)
                                       (48.4% logic, 51.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'uart/UART_Sender_inst/TX_EN1'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.976ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       uart/UART_Sender_inst/count_0_LDC (LATCH)
  Destination Clock: uart/UART_Sender_inst/TX_EN1 falling

  Data Path: reset to uart/UART_Sender_inst/count_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            22   1.222   1.133  reset_IBUF (reset_IBUF)
     INV:I->O           4246   0.206   2.985  datamem/reset_inv1_INV_0 (datamem/peripheral_inst/reset_inv)
     LDC:CLR                   0.430          uart/UART_Sender_inst/count_0_LDC
    ----------------------------------------
    Total                      5.976ns (1.858ns logic, 4.118ns route)
                                       (31.1% logic, 68.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'uart/UART_Sender_inst/TX_EN_TX_DATA[6]_AND_2274_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.835ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       uart/UART_Sender_inst/TX_DATA_REG_6_LDC (LATCH)
  Destination Clock: uart/UART_Sender_inst/TX_EN_TX_DATA[6]_AND_2274_o falling

  Data Path: reset to uart/UART_Sender_inst/TX_DATA_REG_6_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            22   1.222   1.362  reset_IBUF (reset_IBUF)
     LUT3:I0->O            2   0.205   0.616  uart/UART_Sender_inst/TX_EN_TX_DATA[6]_AND_2275_o1 (uart/UART_Sender_inst/TX_EN_TX_DATA[6]_AND_2275_o)
     LDC:CLR                   0.430          uart/UART_Sender_inst/TX_DATA_REG_6_LDC
    ----------------------------------------
    Total                      3.835ns (1.857ns logic, 1.978ns route)
                                       (48.4% logic, 51.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'MemRd'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              4.715ns (Levels of Logic = 2)
  Source:            datamem/peripheral_inst/rdata_31 (LATCH)
  Destination:       ReadData<31> (PAD)
  Source Clock:      MemRd falling

  Data Path: datamem/peripheral_inst/rdata_31 to ReadData<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.498   0.827  datamem/peripheral_inst/rdata_31 (datamem/peripheral_inst/rdata_31)
     LUT6:I2->O            2   0.203   0.616  datamem/Mmux_rdata254 (ReadData_31_OBUF)
     OBUF:I->O                 2.571          ReadData_31_OBUF (ReadData<31>)
    ----------------------------------------
    Total                      4.715ns (3.272ns logic, 1.443ns route)
                                       (69.4% logic, 30.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 4118 / 54
-------------------------------------------------------------------------
Offset:              8.693ns (Levels of Logic = 6)
  Source:            datamem/RAM_DATA_0_861 (FF)
  Destination:       ReadData<29> (PAD)
  Source Clock:      clk rising

  Data Path: datamem/RAM_DATA_0_861 to ReadData<29>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.447   0.864  datamem/RAM_DATA_0_861 (datamem/RAM_DATA_0_861)
     LUT6:I2->O            1   0.203   0.827  datamem/mux4117_122 (datamem/mux4117_122)
     LUT6:I2->O            1   0.203   0.827  datamem/mux4117_7 (datamem/mux4117_7)
     LUT6:I2->O            1   0.203   0.944  datamem/Mmux_rdata221 (datamem/Mmux_rdata221)
     LUT6:I0->O            1   0.203   0.580  datamem/Mmux_rdata223 (datamem/Mmux_rdata223)
     LUT6:I5->O            2   0.205   0.616  datamem/Mmux_rdata224 (ReadData_29_OBUF)
     OBUF:I->O                 2.571          ReadData_29_OBUF (ReadData<29>)
    ----------------------------------------
    Total                      8.693ns (4.035ns logic, 4.658ns route)
                                       (46.4% logic, 53.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'MemToReg[1]_GND_45_o_Mux_4_o'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              3.648ns (Levels of Logic = 1)
  Source:            WriteData_31 (LATCH)
  Destination:       WriteData<31> (PAD)
  Source Clock:      MemToReg[1]_GND_45_o_Mux_4_o falling

  Data Path: WriteData_31 to WriteData<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.498   0.579  WriteData_31 (WriteData_31)
     OBUF:I->O                 2.571          WriteData_31_OBUF (WriteData<31>)
    ----------------------------------------
    Total                      3.648ns (3.069ns logic, 0.579ns route)
                                       (84.1% logic, 15.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'uart/di/clkout_reg'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.634ns (Levels of Logic = 1)
  Source:            uart/UART_Sender_inst/UART_TX_REG (FF)
  Destination:       UART_TX (PAD)
  Source Clock:      uart/di/clkout_reg rising

  Data Path: uart/UART_Sender_inst/UART_TX_REG to UART_TX
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDPE:C->Q             2   0.447   0.616  uart/UART_Sender_inst/UART_TX_REG (uart/UART_Sender_inst/UART_TX_REG)
     OBUF:I->O                 2.571          UART_TX_OBUF (UART_TX)
    ----------------------------------------
    Total                      3.634ns (3.018ns logic, 0.616ns route)
                                       (83.0% logic, 17.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 6755 / 33
-------------------------------------------------------------------------
Delay:               14.044ns (Levels of Logic = 8)
  Source:            ALUOut<6> (PAD)
  Destination:       ReadData<31> (PAD)

  Data Path: ALUOut<6> to ReadData<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2194   1.222   2.741  ALUOut_6_IBUF (ALUOut_6_IBUF)
     LUT6:I2->O            1   0.203   0.924  datamem/peripheral_inst/addr[31]_GND_3_o_equal_20_o<31>11 (datamem/peripheral_inst/addr[31]_GND_3_o_equal_20_o<31>11)
     LUT5:I0->O           22   0.203   1.478  datamem/peripheral_inst/addr[31]_GND_3_o_equal_20_o<31>16 (datamem/peripheral_inst/addr[31]_GND_3_o_equal_20_o<31>1)
     LUT5:I0->O           34   0.203   1.321  datamem/peripheral_inst/out1 (datamem/peripheral_inst/addr[31]_INV_4_o)
     LUT5:I4->O            1   0.205   0.580  datamem/Mmux_rdata102_SW1 (N36)
     LUT4:I3->O           16   0.205   1.369  datamem/Mmux_rdata102 (datamem/Mmux_rdata102)
     LUT6:I0->O            2   0.203   0.616  datamem/Mmux_rdata74 (ReadData_15_OBUF)
     OBUF:I->O                 2.571          ReadData_15_OBUF (ReadData<15>)
    ----------------------------------------
    Total                     14.044ns (5.015ns logic, 9.029ns route)
                                       (35.7% logic, 64.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock MemRd
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
clk               |         |         |    3.485|         |
sysclk            |         |         |    2.624|         |
uart/di/clkout_reg|         |         |    1.534|         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock MemToReg[1]_GND_45_o_Mux_4_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
MemRd          |         |         |    2.489|         |
clk            |         |         |    6.467|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.164|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sysclk
-------------------------------------+---------+---------+---------+---------+
                                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------+---------+---------+---------+---------+
sysclk                               |    3.477|         |         |         |
uart/UART_Receiver_inst/di/clkout_reg|    1.165|         |         |         |
uart/UBRG_inst/clkout_reg            |    3.998|         |         |         |
-------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock uart/UART_Receiver_inst/di/clkout_reg
-------------------------------------+---------+---------+---------+---------+
                                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------+---------+---------+---------+---------+
uart/UART_Receiver_inst/di/clkout_reg|    1.165|         |         |         |
-------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock uart/UART_Sender_inst/TX_EN_TX_DATA[0]_AND_2286_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    2.914|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock uart/UART_Sender_inst/TX_EN_TX_DATA[1]_AND_2284_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    2.914|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock uart/UART_Sender_inst/TX_EN_TX_DATA[2]_AND_2282_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    2.914|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock uart/UART_Sender_inst/TX_EN_TX_DATA[3]_AND_2280_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    2.914|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock uart/UART_Sender_inst/TX_EN_TX_DATA[4]_AND_2278_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    2.914|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock uart/UART_Sender_inst/TX_EN_TX_DATA[5]_AND_2276_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    2.914|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock uart/UART_Sender_inst/TX_EN_TX_DATA[6]_AND_2274_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    2.914|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock uart/UART_Sender_inst/TX_EN_TX_DATA[7]_AND_2272_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    2.914|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock uart/UBRG_inst/clkout_reg
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
sysclk                   |    2.792|         |         |         |
uart/UBRG_inst/clkout_reg|    3.673|         |         |         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock uart/di/clkout_reg
-------------------------------------------------+---------+---------+---------+---------+
                                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------------+---------+---------+---------+---------+
clk                                              |    3.040|         |         |         |
uart/UART_Sender_inst/TX_EN1                     |         |    2.672|         |         |
uart/UART_Sender_inst/TX_EN_TX_DATA[0]_AND_2286_o|         |    2.435|         |         |
uart/UART_Sender_inst/TX_EN_TX_DATA[1]_AND_2284_o|         |    2.777|         |         |
uart/UART_Sender_inst/TX_EN_TX_DATA[2]_AND_2282_o|         |    2.777|         |         |
uart/UART_Sender_inst/TX_EN_TX_DATA[3]_AND_2280_o|         |    2.777|         |         |
uart/UART_Sender_inst/TX_EN_TX_DATA[4]_AND_2278_o|         |    2.777|         |         |
uart/UART_Sender_inst/TX_EN_TX_DATA[5]_AND_2276_o|         |    2.777|         |         |
uart/UART_Sender_inst/TX_EN_TX_DATA[6]_AND_2274_o|         |    2.777|         |         |
uart/UART_Sender_inst/TX_EN_TX_DATA[7]_AND_2272_o|         |    2.777|         |         |
uart/di/clkout_reg                               |    2.600|         |         |         |
-------------------------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 41.00 secs
Total CPU time to Xst completion: 40.96 secs
 
--> 


Total memory usage is 449544 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   66 (   0 filtered)
Number of infos    :    1 (   0 filtered)

