
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 40000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 4293914624 num_ppages: 1048319
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs ../../../../ICS/traces//sssp-14.trace.gz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Heartbeat CPU 0 instructions: 10000002 cycles: 2979086 heartbeat IPC: 3.35673 cumulative IPC: 3.35673 (Simulation time: 0 hr 0 min 51 sec) 
Heartbeat CPU 0 instructions: 20000004 cycles: 6324136 heartbeat IPC: 2.98949 cumulative IPC: 3.16249 (Simulation time: 0 hr 1 min 48 sec) 
Heartbeat CPU 0 instructions: 30000003 cycles: 9852166 heartbeat IPC: 2.83444 cumulative IPC: 3.04502 (Simulation time: 0 hr 2 min 56 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 13451656 heartbeat IPC: 2.77817 cumulative IPC: 2.97361 (Simulation time: 0 hr 3 min 59 sec) 

Warmup complete CPU 0 instructions: 40000005 cycles: 13451657 (Simulation time: 0 hr 3 min 59 sec) 

Heartbeat CPU 0 instructions: 50000001 cycles: 28637157 heartbeat IPC: 0.658523 cumulative IPC: 0.658523 (Simulation time: 0 hr 5 min 10 sec) 
Heartbeat CPU 0 instructions: 60000004 cycles: 43316154 heartbeat IPC: 0.681246 cumulative IPC: 0.669692 (Simulation time: 0 hr 6 min 23 sec) 
Heartbeat CPU 0 instructions: 70000001 cycles: 57087729 heartbeat IPC: 0.726133 cumulative IPC: 0.687505 (Simulation time: 0 hr 7 min 36 sec) 
Heartbeat CPU 0 instructions: 80000002 cycles: 69889247 heartbeat IPC: 0.781157 cumulative IPC: 0.708747 (Simulation time: 0 hr 8 min 51 sec) 
Heartbeat CPU 0 instructions: 90000000 cycles: 82090836 heartbeat IPC: 0.819565 cumulative IPC: 0.728447 (Simulation time: 0 hr 10 min 7 sec) 
Heartbeat CPU 0 instructions: 100000001 cycles: 93880815 heartbeat IPC: 0.848178 cumulative IPC: 0.745998 (Simulation time: 0 hr 11 min 22 sec) 
Heartbeat CPU 0 instructions: 110000000 cycles: 105406180 heartbeat IPC: 0.867651 cumulative IPC: 0.761246 (Simulation time: 0 hr 12 min 35 sec) 
Heartbeat CPU 0 instructions: 120000000 cycles: 116546936 heartbeat IPC: 0.897605 cumulative IPC: 0.775981 (Simulation time: 0 hr 13 min 48 sec) 
Heartbeat CPU 0 instructions: 130000002 cycles: 127299024 heartbeat IPC: 0.930052 cumulative IPC: 0.790532 (Simulation time: 0 hr 15 min 4 sec) 
Heartbeat CPU 0 instructions: 140000004 cycles: 137980268 heartbeat IPC: 0.936221 cumulative IPC: 0.803028 (Simulation time: 0 hr 16 min 12 sec) 
Finished CPU 0 instructions: 100000004 cycles: 124528612 cumulative IPC: 0.803028 (Simulation time: 0 hr 16 min 12 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.803028 instructions: 100000004 cycles: 124528612
cpu0_DTLB TOTAL     ACCESS:   24799588  HIT:   22790712  MISS:    2008876
cpu0_DTLB LOAD      ACCESS:   23841605  HIT:   22212722  MISS:    1628883
cpu0_DTLB RFO       ACCESS:     957983  HIT:     577990  MISS:     379993
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 10.7387 cycles
cpu0_DTLB MSHR FULL EVENTS: 357 MSHR MERGE EVENTS: 567638
cpu0_ITLB TOTAL     ACCESS:    8825605  HIT:    8825605  MISS:          0
cpu0_ITLB LOAD      ACCESS:    8825605  HIT:    8825605  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_ITLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_L1I TOTAL     ACCESS:      14498  HIT:      14498  MISS:          0
cpu0_L1I LOAD      ACCESS:      14498  HIT:      14498  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_STLB TOTAL     ACCESS:    2008876  HIT:    1982354  MISS:      26522
cpu0_STLB LOAD      ACCESS:    1628883  HIT:    1607119  MISS:      21764
cpu0_STLB RFO       ACCESS:     379993  HIT:     375235  MISS:       4758
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 124.026 cycles
cpu0_STLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_L1D TOTAL     ACCESS:   20031427  HIT:   14690669  MISS:    5340758
cpu0_L1D LOAD      ACCESS:   18589110  HIT:   13563553  MISS:    5025557
cpu0_L1D RFO       ACCESS:    1415918  HIT:    1109757  MISS:     306161
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:      26399  HIT:      17359  MISS:       9040
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 33.1069 cycles
cpu0_L1D MSHR FULL EVENTS: 388997 MSHR MERGE EVENTS: 2806143
cpu0_L2C TOTAL     ACCESS:    6231832  HIT:    3001649  MISS:    3229852
cpu0_L2C LOAD      ACCESS:    5025549  HIT:    1872429  MISS:    3153120
cpu0_L2C RFO       ACCESS:     306144  HIT:     231061  MISS:      75083
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     891099  HIT:     890768  MISS:        331
cpu0_L2C TRANSLATION ACCESS:       9040  HIT:       7391  MISS:       1649
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 37.1034 cycles
cpu0_L2C MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
LLC TOTAL     ACCESS:    6459973  HIT:    2625095  MISS:     604756
LLC LOAD      ACCESS:    3153066  HIT:    2586288  MISS:     566778
LLC RFO       ACCESS:      75081  HIT:      37103  MISS:      37978
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:    3230177  HIT:         55  MISS:    3230122
LLC TRANSLATION ACCESS:       1649  HIT:       1649  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 86.933 cycles
LLC MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
blocks bypassed = 0
blocks filled to llc = 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:     470721  ROW_BUFFER_MISS:     134035
 DBUS AVG_CONGESTED_CYCLE:    3.90231
 WQ ROW_BUFFER_HIT:         73  ROW_BUFFER_MISS:        294  FULL:          0


CPU 0 Branch Prediction Accuracy: 94.5287% MPKI: 8.11525 Average ROB Occupancy at Mispredict: 82.8967
Branch type MPKI
BRANCH_DIRECT_JUMP: 1e-05
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 8.11524
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

