<profile>

<section name = "Vitis HLS Report for 'bgn_inference_Pipeline_LAYER1_XNOR_POP'" level="0">
<item name = "Date">Mon Mar  2 00:04:14 2026
</item>
<item name = "Version">2025.2 (Build 6295257 on Nov 14 2025)</item>
<item name = "Project">mnist_mlp_bgn</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">16007, 16007, 0.160 ms, 0.160 ms, 0, 0, loop pipeline stp</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- LAYER1_XNOR_POP">16005, 16005, 7, 1, 1, 16000, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 1, -, -, -</column>
<column name="Expression">-, -, 0, 312, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">2, -, 0, 0, -</column>
<column name="Multiplexer">-, -, 0, 72, -</column>
<column name="Register">-, -, 258, 64, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">~0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="mac_muladd_11s_5ns_13s_16_4_1_U1">mac_muladd_11s_5ns_13s_16_4_1, i0 * i1 + i2</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="bn_offset_U">bgn_inference_Pipeline_LAYER1_XNOR_POP_bn_offset_ROM_1P_BRAM_1R, 1, 0, 0, 0, 640, 13, 1, 8320</column>
<column name="bn_scale_U">bgn_inference_Pipeline_LAYER1_XNOR_POP_bn_scale_ROM_1P_BRAM_1R, 1, 0, 0, 0, 640, 5, 1, 3200</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln48_1_fu_326_p2">+, 0, 0, 10, 10, 1</column>
<column name="add_ln48_fu_267_p2">+, 0, 0, 14, 14, 1</column>
<column name="add_ln52_fu_306_p2">+, 0, 0, 7, 5, 1</column>
<column name="add_ln60_10_fu_837_p2">+, 0, 0, 3, 2, 2</column>
<column name="add_ln60_11_fu_847_p2">+, 0, 0, 3, 2, 2</column>
<column name="add_ln60_12_fu_857_p2">+, 0, 0, 4, 3, 3</column>
<column name="add_ln60_13_fu_867_p2">+, 0, 0, 6, 4, 4</column>
<column name="add_ln60_14_fu_877_p2">+, 0, 0, 7, 5, 5</column>
<column name="add_ln60_15_fu_887_p2">+, 0, 0, 3, 2, 2</column>
<column name="add_ln60_16_fu_897_p2">+, 0, 0, 3, 2, 2</column>
<column name="add_ln60_17_fu_907_p2">+, 0, 0, 4, 3, 3</column>
<column name="add_ln60_18_fu_917_p2">+, 0, 0, 3, 2, 2</column>
<column name="add_ln60_19_fu_927_p2">+, 0, 0, 3, 2, 2</column>
<column name="add_ln60_1_fu_747_p2">+, 0, 0, 3, 2, 2</column>
<column name="add_ln60_20_fu_937_p2">+, 0, 0, 4, 3, 3</column>
<column name="add_ln60_21_fu_947_p2">+, 0, 0, 6, 4, 4</column>
<column name="add_ln60_22_fu_957_p2">+, 0, 0, 3, 2, 2</column>
<column name="add_ln60_23_fu_967_p2">+, 0, 0, 3, 2, 2</column>
<column name="add_ln60_24_fu_977_p2">+, 0, 0, 4, 3, 3</column>
<column name="add_ln60_25_fu_987_p2">+, 0, 0, 3, 2, 2</column>
<column name="add_ln60_26_fu_997_p2">+, 0, 0, 3, 2, 2</column>
<column name="add_ln60_27_fu_1007_p2">+, 0, 0, 4, 3, 3</column>
<column name="add_ln60_28_fu_1017_p2">+, 0, 0, 6, 4, 4</column>
<column name="add_ln60_29_fu_1027_p2">+, 0, 0, 7, 5, 5</column>
<column name="add_ln60_2_fu_757_p2">+, 0, 0, 4, 3, 3</column>
<column name="add_ln60_30_fu_1037_p2">+, 0, 0, 6, 6, 6</column>
<column name="add_ln60_3_fu_767_p2">+, 0, 0, 3, 2, 2</column>
<column name="add_ln60_4_fu_777_p2">+, 0, 0, 3, 2, 2</column>
<column name="add_ln60_5_fu_787_p2">+, 0, 0, 4, 3, 3</column>
<column name="add_ln60_6_fu_797_p2">+, 0, 0, 6, 4, 4</column>
<column name="add_ln60_7_fu_807_p2">+, 0, 0, 3, 2, 2</column>
<column name="add_ln60_8_fu_817_p2">+, 0, 0, 3, 2, 2</column>
<column name="add_ln60_9_fu_827_p2">+, 0, 0, 4, 3, 3</column>
<column name="add_ln60_fu_737_p2">+, 0, 0, 3, 2, 2</column>
<column name="bipolar_val_fu_1075_p2">+, 0, 0, 11, 11, 11</column>
<column name="popcount_acc_1_fu_1061_p2">+, 0, 0, 10, 10, 10</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 1, 1, 1</column>
<column name="ap_condition_161">and, 0, 0, 1, 1, 1</column>
<column name="icmp_ln48_fu_261_p2">icmp, 0, 0, 14, 14, 10</column>
<column name="icmp_ln52_1_fu_312_p2">icmp, 0, 0, 7, 5, 4</column>
<column name="icmp_ln52_fu_287_p2">icmp, 0, 0, 7, 5, 4</column>
<column name="icmp_ln70_fu_1115_p2">icmp, 0, 0, 8, 8, 1</column>
<column name="select_ln48_1_fu_1051_p3">select, 0, 0, 10, 1, 1</column>
<column name="select_ln48_2_fu_332_p3">select, 0, 0, 10, 1, 10</column>
<column name="select_ln48_fu_293_p3">select, 0, 0, 5, 1, 1</column>
<column name="select_ln70_fu_1121_p3">select, 0, 0, 7, 1, 7</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="xnor_res_fu_351_p2">xor, 0, 0, 32, 32, 32</column>
<column name="xor_ln59_fu_346_p2">xor, 0, 0, 32, 32, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_indvar_flatten_load">9, 2, 14, 28</column>
<column name="gmem0_blk_n_R">9, 2, 1, 2</column>
<column name="i_fu_164">9, 2, 10, 20</column>
<column name="indvar_flatten_fu_168">9, 2, 14, 28</column>
<column name="j_fu_160">9, 2, 5, 10</column>
<column name="popcount_acc_fu_156">9, 2, 10, 20</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln60_30_reg_1197">6, 0, 6, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_block_pp0_stage0_subdone_grp0_done_reg">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter4_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter5_reg">1, 0, 1, 0</column>
<column name="bn_offset_load_reg_1227">13, 0, 13, 0</column>
<column name="bn_offset_load_reg_1227_pp0_iter4_reg">13, 0, 13, 0</column>
<column name="hidden_out_addr_reg_1212">10, 0, 10, 0</column>
<column name="i_fu_164">10, 0, 10, 0</column>
<column name="icmp_ln52_1_reg_1193">1, 0, 1, 0</column>
<column name="icmp_ln52_reg_1177">1, 0, 1, 0</column>
<column name="icmp_ln52_reg_1177_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="indvar_flatten_fu_168">14, 0, 14, 0</column>
<column name="j_fu_160">5, 0, 5, 0</column>
<column name="popcount_acc_fu_156">10, 0, 10, 0</column>
<column name="w_reg_1183">32, 0, 32, 0</column>
<column name="hidden_out_addr_reg_1212">64, 32, 10, 0</column>
<column name="icmp_ln52_1_reg_1193">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, bgn_inference_Pipeline_LAYER1_XNOR_POP, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, bgn_inference_Pipeline_LAYER1_XNOR_POP, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, bgn_inference_Pipeline_LAYER1_XNOR_POP, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, bgn_inference_Pipeline_LAYER1_XNOR_POP, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, bgn_inference_Pipeline_LAYER1_XNOR_POP, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, bgn_inference_Pipeline_LAYER1_XNOR_POP, return value</column>
<column name="m_axi_gmem0_0_AWVALID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_AWREADY">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_AWADDR">out, 64, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_AWID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_AWLEN">out, 32, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_AWSIZE">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_AWBURST">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_AWLOCK">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_AWCACHE">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_AWPROT">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_AWQOS">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_AWREGION">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_AWUSER">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_WVALID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_WREADY">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_WDATA">out, 32, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_WSTRB">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_WLAST">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_WID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_WUSER">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_ARVALID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_ARREADY">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_ARADDR">out, 64, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_ARID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_ARLEN">out, 32, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_ARSIZE">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_ARBURST">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_ARLOCK">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_ARCACHE">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_ARPROT">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_ARQOS">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_ARREGION">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_ARUSER">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_RVALID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_RREADY">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_RDATA">in, 32, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_RLAST">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_RID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_RFIFONUM">in, 9, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_RUSER">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_RRESP">in, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_BVALID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_BREADY">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_BRESP">in, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_BID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_BUSER">in, 1, m_axi, gmem0, pointer</column>
<column name="sext_ln48">in, 62, ap_none, sext_ln48, scalar</column>
<column name="input_img_address0">out, 5, ap_memory, input_img, array</column>
<column name="input_img_ce0">out, 1, ap_memory, input_img, array</column>
<column name="input_img_q0">in, 32, ap_memory, input_img, array</column>
<column name="hidden_out_address0">out, 10, ap_memory, hidden_out, array</column>
<column name="hidden_out_ce0">out, 1, ap_memory, hidden_out, array</column>
<column name="hidden_out_we0">out, 1, ap_memory, hidden_out, array</column>
<column name="hidden_out_d0">out, 7, ap_memory, hidden_out, array</column>
</table>
</item>
</section>
</profile>
