--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml Traffic_preroute.twx Traffic_map.ncd -o
Traffic_preroute.twr Traffic.pcf -ucf Traffic.ucf

Design file:              Traffic_map.ncd
Physical constraint file: Traffic.pcf
Device,package,speed:     xc3s100e,cp132,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3284 - This timing report was generated using estimated delay 
   information.  For accurate numbers, please refer to the post Place and Route 
   timing report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
green       |    0.353(R)|    1.301(R)|clk_BUFGP         |   0.000|
online      |    0.353(R)|    1.085(R)|clk_BUFGP         |   0.000|
red         |    0.353(R)|    1.301(R)|clk_BUFGP         |   0.000|
yellow      |    0.353(R)|    1.085(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock set
------------+------------+------------+---------------------------+--------+
            |Max Setup to|Max Hold to |                           | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s)          | Phase  |
------------+------------+------------+---------------------------+--------+
Cc          |   -0.257(F)|    1.387(F)|controller/isWorking_or0000|   0.000|
Cm          |   -0.257(F)|    1.387(F)|controller/isWorking_or0000|   0.000|
online      |   -0.257(F)|    1.768(F)|controller/isWorking_or0000|   0.000|
rst         |   -0.257(F)|    1.387(F)|controller/isWorking_or0000|   0.000|
------------+------------+------------+---------------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
CG          |    9.308(R)|clk_BUFGP         |   0.000|
CR          |    9.308(R)|clk_BUFGP         |   0.000|
CY          |    9.308(R)|clk_BUFGP         |   0.000|
MG          |    9.308(R)|clk_BUFGP         |   0.000|
MR          |    9.308(R)|clk_BUFGP         |   0.000|
MY          |    9.308(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock set to Pad
------------+------------+---------------------------+--------+
            | clk (edge) |                           | Clock  |
Destination |   to PAD   |Internal Clock(s)          | Phase  |
------------+------------+---------------------------+--------+
CG          |   12.695(F)|controller/isWorking_or0000|   0.000|
CR          |   12.695(F)|controller/isWorking_or0000|   0.000|
CY          |   12.695(F)|controller/isWorking_or0000|   0.000|
MG          |   12.695(F)|controller/isWorking_or0000|   0.000|
MR          |   12.695(F)|controller/isWorking_or0000|   0.000|
MY          |   12.695(F)|controller/isWorking_or0000|   0.000|
oSeg<0>     |   13.820(F)|controller/isWorking_or0000|   0.000|
oSeg<1>     |   13.499(F)|controller/isWorking_or0000|   0.000|
oSeg<2>     |   13.499(F)|controller/isWorking_or0000|   0.000|
oSeg<3>     |   13.820(F)|controller/isWorking_or0000|   0.000|
oSeg<4>     |   12.212(F)|controller/isWorking_or0000|   0.000|
oSeg<5>     |   12.695(F)|controller/isWorking_or0000|   0.000|
oSeg<6>     |   12.695(F)|controller/isWorking_or0000|   0.000|
------------+------------+---------------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.135|         |         |         |
set            |         |    4.915|         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
Cc             |oSeg<0>        |    7.381|
Cc             |oSeg<3>        |    7.381|
Cc             |oSeg<4>        |    5.773|
Cc             |oSeg<5>        |    6.256|
Cm             |oSeg<0>        |    7.381|
Cm             |oSeg<3>        |    7.381|
Cm             |oSeg<4>        |    5.773|
Cm             |oSeg<5>        |    6.256|
online         |onlineLight    |    4.648|
set            |setLight       |    4.648|
---------------+---------------+---------+


Analysis completed Thu May 26 18:38:23 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4504 MB



