// Seed: 2917276615
module module_0 (
    output tri  id_0,
    input  wand id_1,
    output tri  id_2,
    input  tri0 id_3,
    input  tri  id_4,
    output wor  id_5
);
  always @(posedge 1) force id_5[""] = -1;
  logic id_7;
  ;
  genvar id_8;
  wire id_9;
endmodule
module module_1 (
    output tri id_0,
    input tri1 id_1,
    output supply1 id_2,
    input wor id_3,
    input wor id_4,
    output logic id_5,
    input tri1 id_6,
    input wand id_7,
    input supply1 id_8,
    output wire id_9,
    input tri1 id_10,
    input uwire id_11,
    output wire id_12,
    output wire id_13
);
  always @(posedge id_10) begin : LABEL_0
    id_5#(
        .id_7(1),
        .id_3(1),
        .id_4(1'b0 - 1),
        .id_1(-1'h0)
    ) <= 1 - 1;
  end
  module_0 modCall_1 (
      id_2,
      id_10,
      id_12,
      id_7,
      id_8,
      id_9
  );
  assign modCall_1.id_0 = 0;
endmodule
