// Seed: 796135890
module module_0 (
    output id_0,
    output id_1,
    input reg id_2
);
  initial begin
    id_1 <= id_2;
  end
  type_0 id_3 (
      .id_0 (id_0),
      .id_1 (1),
      .id_2 (1),
      .id_3 (1),
      .id_4 (id_1),
      .id_5 (),
      .id_6 (1),
      .sum  (1),
      .id_7 (id_0),
      .id_8 (1'b0),
      .id_9 (),
      .id_10(1),
      .id_11(id_1)
  );
  assign id_0 = 1;
  always @(id_2, 1 or posedge id_2 or posedge 1) id_1 = 1;
endmodule
