$version Generated by VerilatedVcd $end
$date Tue Mar 29 14:45:24 2022 $end
$timescale 1ps $end

 $scope module TOP $end
  $var wire  1 & clock $end
  $var wire  1 ' reset $end
  $scope module VecLiteralSpec_Anon $end
   $var wire  1 & clock $end
   $var wire 11 # r_0 [10:0] $end
   $var wire 11 $ r_1 [10:0] $end
   $var wire 11 % r_2 [10:0] $end
   $var wire  1 ' reset $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b00000000000 #
b00000000000 $
b00000000000 %
0&
1'
#1
b00000001010 #
b00000001100 %
1&
#2
#3
#4
#5
#6
0&
#7
#8
#9
#10
0'
