###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Fri Aug 16 11:27:36 2024
#  Command:           optDesign -postCTS -hold
###############################################################
Path 1: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[0] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[0] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.005
- Setup                         0.335
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.470
- Arrival Time                  3.506
= Slack Time                   15.963
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   15.963 | 
     | U5_mux2X1/FE_PHC4_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.189 | 0.857 |   0.857 |   16.820 | 
     | U5_mux2X1/U1               | B ^ -> Y ^ | MX2X6M    | 1.031 | 0.722 |   1.579 |   17.542 | 
     | FE_OFC0_SYNC_REF_SCAN_RST  | A ^ -> Y v | INVX1M    | 0.424 | 0.439 |   2.018 |   17.981 | 
     | FE_OFC3_SYNC_REF_SCAN_RST  | A v -> Y ^ | CLKINVX6M | 1.081 | 0.699 |   2.717 |   18.681 | 
     | FE_OFC5_SYNC_REF_SCAN_RST  | A ^ -> Y ^ | BUFX4M    | 1.084 | 0.782 |   3.500 |   19.463 | 
     | U0_ALU/\ALU_OUT_reg[0]     | RN ^       | SDFFRQX2M | 1.084 | 0.007 |   3.506 |   19.470 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.259 |       |   0.000 |  -15.963 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.005 |  -15.959 | 
     | U0_ALU/\ALU_OUT_reg[0]     | CK ^        | SDFFRQX2M | 0.259 | 0.005 |   0.005 |  -15.959 | 
     +-------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[1] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[1] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.005
- Setup                         0.335
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.470
- Arrival Time                  3.506
= Slack Time                   15.963
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   15.963 | 
     | U5_mux2X1/FE_PHC4_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.189 | 0.857 |   0.857 |   16.820 | 
     | U5_mux2X1/U1               | B ^ -> Y ^ | MX2X6M    | 1.031 | 0.722 |   1.579 |   17.542 | 
     | FE_OFC0_SYNC_REF_SCAN_RST  | A ^ -> Y v | INVX1M    | 0.424 | 0.439 |   2.018 |   17.981 | 
     | FE_OFC3_SYNC_REF_SCAN_RST  | A v -> Y ^ | CLKINVX6M | 1.081 | 0.699 |   2.717 |   18.681 | 
     | FE_OFC5_SYNC_REF_SCAN_RST  | A ^ -> Y ^ | BUFX4M    | 1.084 | 0.782 |   3.500 |   19.463 | 
     | U0_ALU/\ALU_OUT_reg[1]     | RN ^       | SDFFRQX2M | 1.084 | 0.007 |   3.506 |   19.470 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.259 |       |   0.000 |  -15.963 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.005 |  -15.959 | 
     | U0_ALU/\ALU_OUT_reg[1]     | CK ^        | SDFFRQX2M | 0.259 | 0.005 |   0.005 |  -15.959 | 
     +-------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[3] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[3] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.004
- Setup                         0.335
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.470
- Arrival Time                  2.734
= Slack Time                   16.735
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   16.735 | 
     | U5_mux2X1/FE_PHC4_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.189 | 0.857 |   0.857 |   17.592 | 
     | U5_mux2X1/U1               | B ^ -> Y ^ | MX2X6M    | 1.031 | 0.722 |   1.579 |   18.314 | 
     | FE_OFC0_SYNC_REF_SCAN_RST  | A ^ -> Y v | INVX1M    | 0.424 | 0.439 |   2.018 |   18.753 | 
     | FE_OFC3_SYNC_REF_SCAN_RST  | A v -> Y ^ | CLKINVX6M | 1.081 | 0.699 |   2.717 |   19.453 | 
     | U0_ALU/\ALU_OUT_reg[3]     | RN ^       | SDFFRQX2M | 1.081 | 0.017 |   2.734 |   19.470 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.259 |       |   0.000 |  -16.735 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.004 |  -16.731 | 
     | U0_ALU/\ALU_OUT_reg[3]     | CK ^        | SDFFRQX2M | 0.259 | 0.004 |   0.004 |  -16.731 | 
     +-------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[4] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[4] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.004
- Setup                         0.335
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.470
- Arrival Time                  2.734
= Slack Time                   16.735
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   16.735 | 
     | U5_mux2X1/FE_PHC4_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.189 | 0.857 |   0.857 |   17.592 | 
     | U5_mux2X1/U1               | B ^ -> Y ^ | MX2X6M    | 1.031 | 0.722 |   1.579 |   18.314 | 
     | FE_OFC0_SYNC_REF_SCAN_RST  | A ^ -> Y v | INVX1M    | 0.424 | 0.439 |   2.018 |   18.753 | 
     | FE_OFC3_SYNC_REF_SCAN_RST  | A v -> Y ^ | CLKINVX6M | 1.081 | 0.699 |   2.717 |   19.453 | 
     | U0_ALU/\ALU_OUT_reg[4]     | RN ^       | SDFFRQX2M | 1.081 | 0.017 |   2.734 |   19.470 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.259 |       |   0.000 |  -16.735 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.004 |  -16.731 | 
     | U0_ALU/\ALU_OUT_reg[4]     | CK ^        | SDFFRQX2M | 0.259 | 0.004 |   0.004 |  -16.731 | 
     +-------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[2] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[2] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.004
- Setup                         0.335
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.470
- Arrival Time                  2.734
= Slack Time                   16.735
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   16.735 | 
     | U5_mux2X1/FE_PHC4_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.189 | 0.857 |   0.857 |   17.592 | 
     | U5_mux2X1/U1               | B ^ -> Y ^ | MX2X6M    | 1.031 | 0.722 |   1.579 |   18.314 | 
     | FE_OFC0_SYNC_REF_SCAN_RST  | A ^ -> Y v | INVX1M    | 0.424 | 0.439 |   2.018 |   18.753 | 
     | FE_OFC3_SYNC_REF_SCAN_RST  | A v -> Y ^ | CLKINVX6M | 1.081 | 0.699 |   2.717 |   19.453 | 
     | U0_ALU/\ALU_OUT_reg[2]     | RN ^       | SDFFRQX2M | 1.081 | 0.017 |   2.734 |   19.470 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.259 |       |   0.000 |  -16.735 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.004 |  -16.731 | 
     | U0_ALU/\ALU_OUT_reg[2]     | CK ^        | SDFFRQX2M | 0.259 | 0.004 |   0.004 |  -16.731 | 
     +-------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[5] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[5] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.004
- Setup                         0.335
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.470
- Arrival Time                  2.734
= Slack Time                   16.735
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   16.735 | 
     | U5_mux2X1/FE_PHC4_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.189 | 0.857 |   0.857 |   17.592 | 
     | U5_mux2X1/U1               | B ^ -> Y ^ | MX2X6M    | 1.031 | 0.722 |   1.579 |   18.314 | 
     | FE_OFC0_SYNC_REF_SCAN_RST  | A ^ -> Y v | INVX1M    | 0.424 | 0.439 |   2.018 |   18.753 | 
     | FE_OFC3_SYNC_REF_SCAN_RST  | A v -> Y ^ | CLKINVX6M | 1.081 | 0.699 |   2.717 |   19.453 | 
     | U0_ALU/\ALU_OUT_reg[5]     | RN ^       | SDFFRQX2M | 1.081 | 0.017 |   2.734 |   19.470 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.259 |       |   0.000 |  -16.735 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.004 |  -16.731 | 
     | U0_ALU/\ALU_OUT_reg[5]     | CK ^        | SDFFRQX2M | 0.259 | 0.004 |   0.004 |  -16.731 | 
     +-------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[8] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[8] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.004
- Setup                         0.335
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.469
- Arrival Time                  2.734
= Slack Time                   16.735
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   16.735 | 
     | U5_mux2X1/FE_PHC4_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.189 | 0.857 |   0.857 |   17.592 | 
     | U5_mux2X1/U1               | B ^ -> Y ^ | MX2X6M    | 1.031 | 0.722 |   1.579 |   18.314 | 
     | FE_OFC0_SYNC_REF_SCAN_RST  | A ^ -> Y v | INVX1M    | 0.424 | 0.439 |   2.018 |   18.754 | 
     | FE_OFC3_SYNC_REF_SCAN_RST  | A v -> Y ^ | CLKINVX6M | 1.081 | 0.699 |   2.717 |   19.453 | 
     | U0_ALU/\ALU_OUT_reg[8]     | RN ^       | SDFFRQX2M | 1.081 | 0.016 |   2.734 |   19.469 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.259 |       |   0.000 |  -16.735 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.004 |  -16.731 | 
     | U0_ALU/\ALU_OUT_reg[8]     | CK ^        | SDFFRQX2M | 0.259 | 0.004 |   0.004 |  -16.731 | 
     +-------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[6] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[6] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.005
- Setup                         0.335
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.470
- Arrival Time                  2.734
= Slack Time                   16.736
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   16.736 | 
     | U5_mux2X1/FE_PHC4_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.189 | 0.857 |   0.857 |   17.592 | 
     | U5_mux2X1/U1               | B ^ -> Y ^ | MX2X6M    | 1.031 | 0.722 |   1.579 |   18.315 | 
     | FE_OFC0_SYNC_REF_SCAN_RST  | A ^ -> Y v | INVX1M    | 0.424 | 0.439 |   2.018 |   18.754 | 
     | FE_OFC3_SYNC_REF_SCAN_RST  | A v -> Y ^ | CLKINVX6M | 1.081 | 0.699 |   2.717 |   19.453 | 
     | U0_ALU/\ALU_OUT_reg[6]     | RN ^       | SDFFRQX2M | 1.081 | 0.017 |   2.734 |   19.470 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.259 |       |   0.000 |  -16.736 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.005 |  -16.731 | 
     | U0_ALU/\ALU_OUT_reg[6]     | CK ^        | SDFFRQX2M | 0.259 | 0.005 |   0.005 |  -16.731 | 
     +-------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[7] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[7] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.004
- Setup                         0.335
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.469
- Arrival Time                  2.733
= Slack Time                   16.736
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   16.736 | 
     | U5_mux2X1/FE_PHC4_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.189 | 0.857 |   0.857 |   17.593 | 
     | U5_mux2X1/U1               | B ^ -> Y ^ | MX2X6M    | 1.031 | 0.722 |   1.579 |   18.315 | 
     | FE_OFC0_SYNC_REF_SCAN_RST  | A ^ -> Y v | INVX1M    | 0.424 | 0.439 |   2.018 |   18.754 | 
     | FE_OFC3_SYNC_REF_SCAN_RST  | A v -> Y ^ | CLKINVX6M | 1.081 | 0.699 |   2.717 |   19.453 | 
     | U0_ALU/\ALU_OUT_reg[7]     | RN ^       | SDFFRQX2M | 1.081 | 0.016 |   2.733 |   19.469 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.259 |       |   0.000 |  -16.736 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.004 |  -16.732 | 
     | U0_ALU/\ALU_OUT_reg[7]     | CK ^        | SDFFRQX2M | 0.259 | 0.004 |   0.004 |  -16.732 | 
     +-------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[9] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[9] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.004
- Setup                         0.335
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.469
- Arrival Time                  2.733
= Slack Time                   16.736
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   16.736 | 
     | U5_mux2X1/FE_PHC4_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.189 | 0.857 |   0.857 |   17.593 | 
     | U5_mux2X1/U1               | B ^ -> Y ^ | MX2X6M    | 1.031 | 0.722 |   1.579 |   18.315 | 
     | FE_OFC0_SYNC_REF_SCAN_RST  | A ^ -> Y v | INVX1M    | 0.424 | 0.439 |   2.018 |   18.754 | 
     | FE_OFC3_SYNC_REF_SCAN_RST  | A v -> Y ^ | CLKINVX6M | 1.081 | 0.699 |   2.718 |   19.454 | 
     | U0_ALU/\ALU_OUT_reg[9]     | RN ^       | SDFFRQX2M | 1.081 | 0.015 |   2.733 |   19.469 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.259 |       |   0.000 |  -16.736 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.004 |  -16.732 | 
     | U0_ALU/\ALU_OUT_reg[9]     | CK ^        | SDFFRQX2M | 0.259 | 0.004 |   0.004 |  -16.732 | 
     +-------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[10] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[10] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.004
- Setup                         0.335
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.469
- Arrival Time                  2.733
= Slack Time                   16.736
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   16.736 | 
     | U5_mux2X1/FE_PHC4_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.189 | 0.857 |   0.857 |   17.593 | 
     | U5_mux2X1/U1               | B ^ -> Y ^ | MX2X6M    | 1.031 | 0.722 |   1.579 |   18.315 | 
     | FE_OFC0_SYNC_REF_SCAN_RST  | A ^ -> Y v | INVX1M    | 0.424 | 0.439 |   2.018 |   18.754 | 
     | FE_OFC3_SYNC_REF_SCAN_RST  | A v -> Y ^ | CLKINVX6M | 1.081 | 0.699 |   2.717 |   19.454 | 
     | U0_ALU/\ALU_OUT_reg[10]    | RN ^       | SDFFRQX2M | 1.081 | 0.016 |   2.733 |   19.469 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.259 |       |   0.000 |  -16.736 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.004 |  -16.732 | 
     | U0_ALU/\ALU_OUT_reg[10]    | CK ^        | SDFFRQX2M | 0.259 | 0.004 |   0.004 |  -16.732 | 
     +-------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[11] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[11] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.004
- Setup                         0.335
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.469
- Arrival Time                  2.732
= Slack Time                   16.737
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   16.737 | 
     | U5_mux2X1/FE_PHC4_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.189 | 0.857 |   0.857 |   17.594 | 
     | U5_mux2X1/U1               | B ^ -> Y ^ | MX2X6M    | 1.031 | 0.722 |   1.579 |   18.316 | 
     | FE_OFC0_SYNC_REF_SCAN_RST  | A ^ -> Y v | INVX1M    | 0.424 | 0.439 |   2.018 |   18.755 | 
     | FE_OFC3_SYNC_REF_SCAN_RST  | A v -> Y ^ | CLKINVX6M | 1.081 | 0.699 |   2.718 |   19.455 | 
     | U0_ALU/\ALU_OUT_reg[11]    | RN ^       | SDFFRQX2M | 1.081 | 0.014 |   2.732 |   19.469 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.259 |       |   0.000 |  -16.737 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |  -16.734 | 
     | U0_ALU/\ALU_OUT_reg[11]    | CK ^        | SDFFRQX2M | 0.259 | 0.004 |   0.003 |  -16.734 | 
     +-------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[12] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[12] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.004
- Setup                         0.335
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.469
- Arrival Time                  2.731
= Slack Time                   16.737
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   16.737 | 
     | U5_mux2X1/FE_PHC4_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.189 | 0.857 |   0.857 |   17.594 | 
     | U5_mux2X1/U1               | B ^ -> Y ^ | MX2X6M    | 1.031 | 0.722 |   1.579 |   18.316 | 
     | FE_OFC0_SYNC_REF_SCAN_RST  | A ^ -> Y v | INVX1M    | 0.424 | 0.439 |   2.018 |   18.756 | 
     | FE_OFC3_SYNC_REF_SCAN_RST  | A v -> Y ^ | CLKINVX6M | 1.081 | 0.699 |   2.717 |   19.455 | 
     | U0_ALU/\ALU_OUT_reg[12]    | RN ^       | SDFFRQX2M | 1.081 | 0.014 |   2.731 |   19.469 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.259 |       |   0.000 |  -16.737 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |  -16.734 | 
     | U0_ALU/\ALU_OUT_reg[12]    | CK ^        | SDFFRQX2M | 0.259 | 0.004 |   0.003 |  -16.734 | 
     +-------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[15] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[15] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.002
- Setup                         0.335
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.468
- Arrival Time                  2.730
= Slack Time                   16.737
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   16.737 | 
     | U5_mux2X1/FE_PHC4_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.189 | 0.857 |   0.857 |   17.594 | 
     | U5_mux2X1/U1               | B ^ -> Y ^ | MX2X6M    | 1.031 | 0.722 |   1.579 |   18.316 | 
     | FE_OFC0_SYNC_REF_SCAN_RST  | A ^ -> Y v | INVX1M    | 0.424 | 0.439 |   2.018 |   18.756 | 
     | FE_OFC3_SYNC_REF_SCAN_RST  | A v -> Y ^ | CLKINVX6M | 1.081 | 0.699 |   2.717 |   19.455 | 
     | U0_ALU/\ALU_OUT_reg[15]    | RN ^       | SDFFRQX2M | 1.081 | 0.013 |   2.730 |   19.468 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.259 |       |   0.000 |  -16.737 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |  -16.735 | 
     | U0_ALU/\ALU_OUT_reg[15]    | CK ^        | SDFFRQX2M | 0.259 | 0.002 |   0.003 |  -16.735 | 
     +-------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[14] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[14] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.003
- Setup                         0.335
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.468
- Arrival Time                  2.730
= Slack Time                   16.738
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   16.738 | 
     | U5_mux2X1/FE_PHC4_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.189 | 0.857 |   0.857 |   17.595 | 
     | U5_mux2X1/U1               | B ^ -> Y ^ | MX2X6M    | 1.031 | 0.722 |   1.579 |   18.317 | 
     | FE_OFC0_SYNC_REF_SCAN_RST  | A ^ -> Y v | INVX1M    | 0.424 | 0.439 |   2.018 |   18.756 | 
     | FE_OFC3_SYNC_REF_SCAN_RST  | A v -> Y ^ | CLKINVX6M | 1.081 | 0.699 |   2.718 |   19.455 | 
     | U0_ALU/\ALU_OUT_reg[14]    | RN ^       | SDFFRQX2M | 1.081 | 0.013 |   2.730 |   19.468 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.259 |       |   0.000 |  -16.738 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |  -16.735 | 
     | U0_ALU/\ALU_OUT_reg[14]    | CK ^        | SDFFRQX2M | 0.259 | 0.003 |   0.003 |  -16.735 | 
     +-------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin U0_ALU/OUT_VALID_reg/CK 
Endpoint:   U0_ALU/OUT_VALID_reg/RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.002
- Setup                         0.332
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.470
- Arrival Time                  1.613
= Slack Time                   17.857
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   17.857 | 
     | U5_mux2X1/FE_PHC4_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.189 | 0.857 |   0.857 |   18.714 | 
     | U5_mux2X1/U1               | B ^ -> Y ^ | MX2X6M    | 1.031 | 0.722 |   1.579 |   19.436 | 
     | U0_ALU/OUT_VALID_reg       | RN ^       | SDFFRQX2M | 1.032 | 0.034 |   1.613 |   19.470 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.259 |       |   0.000 |  -17.857 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.002 |  -17.855 | 
     | U0_ALU/OUT_VALID_reg       | CK ^        | SDFFRQX2M | 0.259 | 0.002 |   0.002 |  -17.855 | 
     +-------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[13] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[13] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.003
- Setup                         0.332
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.471
- Arrival Time                  1.613
= Slack Time                   17.858
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   17.858 | 
     | U5_mux2X1/FE_PHC4_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.189 | 0.857 |   0.857 |   18.715 | 
     | U5_mux2X1/U1               | B ^ -> Y ^ | MX2X6M    | 1.031 | 0.722 |   1.579 |   19.437 | 
     | U0_ALU/\ALU_OUT_reg[13]    | RN ^       | SDFFRQX2M | 1.032 | 0.034 |   1.613 |   19.471 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.259 |       |   0.000 |  -17.858 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |  -17.855 | 
     | U0_ALU/\ALU_OUT_reg[13]    | CK ^        | SDFFRQX2M | 0.259 | 0.003 |   0.003 |  -17.855 | 
     +-------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin U1_RST_SYNC/\sync_reg_reg[1] /CK 
Endpoint:   U1_RST_SYNC/\sync_reg_reg[1] /RN (^) checked with  leading edge of 
'REF_CLK'
Beginpoint: RST_N                            (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.631
- Setup                         0.297
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.134
- Arrival Time                  2.044
= Slack Time                   18.090
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | RST_N ^    |           | 0.000 |       |   0.000 |   18.090 | 
     | U4_mux2X1/FE_PHC0_RST_N      | A ^ -> Y ^ | DLY4X1M   | 0.183 | 0.851 |   0.851 |   18.941 | 
     | U4_mux2X1/FE_PHC1_RST_N      | A ^ -> Y ^ | DLY4X1M   | 0.185 | 0.889 |   1.740 |   19.830 | 
     | U4_mux2X1/U1                 | A ^ -> Y ^ | MX2X2M    | 0.297 | 0.303 |   2.042 |   20.132 | 
     | U1_RST_SYNC/\sync_reg_reg[1] | RN ^       | SDFFRQX1M | 0.297 | 0.002 |   2.044 |   20.134 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |  -18.090 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.036 | 0.032 |   0.032 |  -18.058 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.019 | 0.029 |   0.061 |  -18.029 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.292 | 0.283 |   0.344 |  -17.746 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.109 | 0.127 |   0.471 |  -17.619 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^ | CLKINVX40M | 0.211 | 0.155 |   0.626 |  -17.464 | 
     | U1_RST_SYNC/\sync_reg_reg[1] | CK ^       | SDFFRQX1M  | 0.212 | 0.004 |   0.631 |  -17.459 | 
     +---------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin U1_RST_SYNC/\sync_reg_reg[0] /CK 
Endpoint:   U1_RST_SYNC/\sync_reg_reg[0] /RN (^) checked with  leading edge of 
'REF_CLK'
Beginpoint: RST_N                            (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.631
- Setup                         0.291
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.140
- Arrival Time                  2.044
= Slack Time                   18.096
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | RST_N ^    |           | 0.000 |       |   0.000 |   18.096 | 
     | U4_mux2X1/FE_PHC0_RST_N      | A ^ -> Y ^ | DLY4X1M   | 0.183 | 0.851 |   0.851 |   18.947 | 
     | U4_mux2X1/FE_PHC1_RST_N      | A ^ -> Y ^ | DLY4X1M   | 0.185 | 0.889 |   1.740 |   19.836 | 
     | U4_mux2X1/U1                 | A ^ -> Y ^ | MX2X2M    | 0.297 | 0.303 |   2.042 |   20.138 | 
     | U1_RST_SYNC/\sync_reg_reg[0] | RN ^       | SDFFRQX2M | 0.297 | 0.002 |   2.044 |   20.140 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |  -18.096 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.036 | 0.032 |   0.032 |  -18.064 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.019 | 0.029 |   0.061 |  -18.035 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.292 | 0.283 |   0.344 |  -17.752 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.109 | 0.127 |   0.471 |  -17.625 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^ | CLKINVX40M | 0.211 | 0.155 |   0.626 |  -17.469 | 
     | U1_RST_SYNC/\sync_reg_reg[0] | CK ^       | SDFFRQX2M  | 0.212 | 0.004 |   0.631 |  -17.465 | 
     +---------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin U0_SYS_CTRL/\ALU_OUT_REG_reg[15] /CK 
Endpoint:   U0_SYS_CTRL/\ALU_OUT_REG_reg[15] /SI (v) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: SI[1]                                (v) triggered by  leading edge 
of 'SCAN_CLK'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          1.408
- Setup                         0.531
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.677
- Arrival Time                 20.086
= Slack Time                   80.590
     Clock Rise Edge                      0.000
     + Input Delay                       20.000
     + Drive Adjustment                   0.084
     = Beginpoint Arrival Time           20.084
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |             Instance             |   Arc   |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |         |          |       |       |  Time   |   Time   | 
     |----------------------------------+---------+----------+-------+-------+---------+----------| 
     |                                  | SI[1] v |          | 0.142 |       |  20.084 |  100.674 | 
     | U0_SYS_CTRL/\ALU_OUT_REG_reg[15] | SI v    | SDFFRX1M | 0.142 | 0.003 |  20.086 |  100.677 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |  -80.590 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.038 | 0.034 |   0.034 |  -80.557 | 
     | scan_clk__L2_I0                  | A v -> Y ^ | CLKINVX40M | 0.025 | 0.035 |   0.068 |  -80.522 | 
     | scan_clk__L3_I0                  | A ^ -> Y v | INVXLM     | 0.196 | 0.126 |   0.194 |  -80.396 | 
     | scan_clk__L4_I0                  | A v -> Y ^ | INVXLM     | 0.285 | 0.222 |   0.417 |  -80.174 | 
     | scan_clk__L5_I0                  | A ^ -> Y v | INVXLM     | 0.247 | 0.215 |   0.632 |  -79.958 | 
     | scan_clk__L6_I0                  | A v -> Y ^ | INVXLM     | 0.162 | 0.164 |   0.796 |  -79.794 | 
     | U0_mux2X1/U1                     | B ^ -> Y ^ | MX2X6M     | 0.291 | 0.320 |   1.116 |  -79.475 | 
     | REF_SCAN_CLK__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.109 | 0.127 |   1.243 |  -79.347 | 
     | REF_SCAN_CLK__L2_I1              | A v -> Y ^ | CLKINVX40M | 0.211 | 0.155 |   1.398 |  -79.192 | 
     | U0_SYS_CTRL/\ALU_OUT_REG_reg[15] | CK ^       | SDFFRX1M   | 0.213 | 0.010 |   1.408 |  -79.182 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin U0_RegFile/\regArr_reg[6][4] /CK 
Endpoint:   U0_RegFile/\regArr_reg[6][4] /SI (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: SI[2]                            (v) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          1.416
- Setup                         0.484
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.732
- Arrival Time                 20.052
= Slack Time                   80.680
     Clock Rise Edge                      0.000
     + Input Delay                       20.000
     + Drive Adjustment                   0.051
     = Beginpoint Arrival Time           20.051
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Instance           |   Arc   |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |         |           |       |       |  Time   |   Time   | 
     |------------------------------+---------+-----------+-------+-------+---------+----------| 
     |                              | SI[2] v |           | 0.096 |       |  20.051 |  100.731 | 
     | U0_RegFile/\regArr_reg[6][4] | SI v    | SDFFRQX2M | 0.096 | 0.001 |  20.052 |  100.732 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |  -80.680 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.038 | 0.034 |   0.034 |  -80.647 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX40M | 0.025 | 0.035 |   0.068 |  -80.612 | 
     | scan_clk__L3_I0              | A ^ -> Y v | INVXLM     | 0.196 | 0.126 |   0.194 |  -80.486 | 
     | scan_clk__L4_I0              | A v -> Y ^ | INVXLM     | 0.285 | 0.222 |   0.417 |  -80.263 | 
     | scan_clk__L5_I0              | A ^ -> Y v | INVXLM     | 0.247 | 0.215 |   0.632 |  -80.048 | 
     | scan_clk__L6_I0              | A v -> Y ^ | INVXLM     | 0.162 | 0.164 |   0.796 |  -79.884 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.291 | 0.320 |   1.116 |  -79.565 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.109 | 0.127 |   1.243 |  -79.437 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^ | CLKINVX40M | 0.211 | 0.155 |   1.398 |  -79.282 | 
     | U0_RegFile/\regArr_reg[6][4] | CK ^       | SDFFRQX2M  | 0.221 | 0.018 |   1.416 |  -79.264 | 
     +---------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][5] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][5] /SI (v) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: SI[0]                                           (v) triggered by  
leading edge of 'SCAN_CLK'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          1.421
- Setup                         0.475
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.746
- Arrival Time                 20.017
= Slack Time                   80.729
     Clock Rise Edge                      0.000
     + Input Delay                       20.000
     + Drive Adjustment                   0.017
     = Beginpoint Arrival Time           20.017
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |   Arc   |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |         |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+---------+-----------+-------+-------+---------+----------| 
     |                                             | SI[0] v |           | 0.054 |       |  20.017 |  100.746 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][5] | SI v    | SDFFRQX2M | 0.054 | 0.000 |  20.017 |  100.746 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |  -80.729 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.038 | 0.034 |   0.034 |  -80.696 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | CLKINVX40M | 0.025 | 0.035 |   0.068 |  -80.661 | 
     | scan_clk__L3_I0                             | A ^ -> Y v | INVXLM     | 0.196 | 0.126 |   0.194 |  -80.535 | 
     | scan_clk__L4_I0                             | A v -> Y ^ | INVXLM     | 0.285 | 0.222 |   0.417 |  -80.313 | 
     | scan_clk__L5_I0                             | A ^ -> Y v | INVXLM     | 0.247 | 0.215 |   0.632 |  -80.097 | 
     | scan_clk__L6_I0                             | A v -> Y ^ | INVXLM     | 0.162 | 0.164 |   0.796 |  -79.933 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.291 | 0.320 |   1.116 |  -79.614 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.109 | 0.127 |   1.243 |  -79.486 | 
     | REF_SCAN_CLK__L2_I1                         | A v -> Y ^ | CLKINVX40M | 0.211 | 0.155 |   1.398 |  -79.331 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][5] | CK ^       | SDFFRQX2M  | 0.227 | 0.023 |   1.421 |  -79.308 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin U1_ClkDiv/div_clk_reg/CK 
Endpoint:   U1_ClkDiv/div_clk_reg/RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.392
- Setup                         0.305
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.887
- Arrival Time                  3.247
= Slack Time                   96.640
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   96.640 | 
     | U6_mux2X1/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.212 | 0.874 |   0.874 |   97.514 | 
     | U6_mux2X1/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.200 | 0.905 |   1.779 |   98.419 | 
     | U6_mux2X1/U1               | B ^ -> Y ^ | MX2X2M    | 1.136 | 0.782 |   2.561 |   99.201 | 
     | FE_OFC6_SYNC_UART_SCAN_RST | A ^ -> Y ^ | BUFX10M   | 0.931 | 0.657 |   3.218 |   99.858 | 
     | U1_ClkDiv/div_clk_reg      | RN ^       | SDFFRQX2M | 0.934 | 0.029 |   3.247 |   99.887 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |            |            |       |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+-------+---------+----------| 
     |                       | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.640 | 
     | scan_clk__L1_I0       | A ^ -> Y v | CLKINVX40M | 0.038 | 0.034 |   0.034 |  -96.606 | 
     | scan_clk__L2_I0       | A v -> Y ^ | CLKINVX40M | 0.025 | 0.035 |   0.068 |  -96.572 | 
     | U1_mux2X1/U1          | B ^ -> Y ^ | MX2X2M     | 0.374 | 0.322 |   0.390 |  -96.250 | 
     | U1_ClkDiv/div_clk_reg | CK ^       | SDFFRQX2M  | 0.374 | 0.002 |   0.392 |  -96.248 | 
     +--------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin U0_ClkDiv/div_clk_reg/CK 
Endpoint:   U0_ClkDiv/div_clk_reg/RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.393
- Setup                         0.317
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.877
- Arrival Time                  2.568
= Slack Time                   97.309
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   97.309 | 
     | U6_mux2X1/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.212 | 0.874 |   0.874 |   98.183 | 
     | U6_mux2X1/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.200 | 0.905 |   1.779 |   99.088 | 
     | U6_mux2X1/U1               | B ^ -> Y ^ | MX2X2M    | 1.136 | 0.782 |   2.561 |   99.869 | 
     | U0_ClkDiv/div_clk_reg      | RN ^       | SDFFRQX2M | 1.136 | 0.007 |   2.568 |   99.877 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |            |            |       |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+-------+---------+----------| 
     |                       | scan_clk ^ |            | 0.000 |       |   0.000 |  -97.309 | 
     | scan_clk__L1_I0       | A ^ -> Y v | CLKINVX40M | 0.038 | 0.034 |   0.034 |  -97.275 | 
     | scan_clk__L2_I0       | A v -> Y ^ | CLKINVX40M | 0.025 | 0.035 |   0.068 |  -97.240 | 
     | U1_mux2X1/U1          | B ^ -> Y ^ | MX2X2M     | 0.374 | 0.322 |   0.390 |  -96.918 | 
     | U0_ClkDiv/div_clk_reg | CK ^       | SDFFRQX2M  | 0.374 | 0.003 |   0.393 |  -96.915 | 
     +--------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin U0_RegFile/\regArr_reg[11][3] /CK 
Endpoint:   U0_RegFile/\regArr_reg[11][3] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                          (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.409
- Setup                         0.345
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.865
- Arrival Time                  3.521
= Slack Time                   97.343
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |           |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                      | scan_rst ^ |           | 0.000 |       |   0.000 |   97.343 | 
     | U5_mux2X1/FE_PHC4_scan_rst           | A ^ -> Y ^ | DLY4X1M   | 0.189 | 0.857 |   0.857 |   98.200 | 
     | U5_mux2X1/U1                         | B ^ -> Y ^ | MX2X6M    | 1.031 | 0.722 |   1.579 |   98.922 | 
     | FE_OFC0_SYNC_REF_SCAN_RST            | A ^ -> Y v | INVX1M    | 0.424 | 0.439 |   2.018 |   99.362 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_SCAN_RST | A v -> Y ^ | INVX6M    | 1.051 | 0.682 |   2.700 |  100.043 | 
     | U0_RegFile/FE_OFC4_SYNC_REF_SCAN_RST | A ^ -> Y ^ | BUFX4M    | 1.105 | 0.790 |   3.490 |  100.834 | 
     | U0_RegFile/\regArr_reg[11][3]        | RN ^       | SDFFRQX2M | 1.105 | 0.031 |   3.521 |  100.865 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | scan_clk ^ |            | 0.000 |       |   0.000 |  -97.343 | 
     | scan_clk__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.038 | 0.034 |   0.034 |  -97.310 | 
     | scan_clk__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.025 | 0.035 |   0.068 |  -97.275 | 
     | scan_clk__L3_I0               | A ^ -> Y v | INVXLM     | 0.196 | 0.126 |   0.194 |  -97.149 | 
     | scan_clk__L4_I0               | A v -> Y ^ | INVXLM     | 0.285 | 0.222 |   0.417 |  -96.927 | 
     | scan_clk__L5_I0               | A ^ -> Y v | INVXLM     | 0.247 | 0.215 |   0.632 |  -96.711 | 
     | scan_clk__L6_I0               | A v -> Y ^ | INVXLM     | 0.162 | 0.164 |   0.796 |  -96.547 | 
     | U0_mux2X1/U1                  | B ^ -> Y ^ | MX2X6M     | 0.291 | 0.320 |   1.116 |  -96.228 | 
     | REF_SCAN_CLK__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.109 | 0.127 |   1.243 |  -96.100 | 
     | REF_SCAN_CLK__L2_I0           | A v -> Y ^ | CLKINVX40M | 0.213 | 0.158 |   1.400 |  -95.943 | 
     | U0_RegFile/\regArr_reg[11][3] | CK ^       | SDFFRQX2M  | 0.214 | 0.009 |   1.409 |  -95.934 | 
     +----------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin U0_RegFile/\regArr_reg[10][3] /CK 
Endpoint:   U0_RegFile/\regArr_reg[10][3] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                          (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.409
- Setup                         0.345
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.865
- Arrival Time                  3.521
= Slack Time                   97.343
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |           |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                      | scan_rst ^ |           | 0.000 |       |   0.000 |   97.343 | 
     | U5_mux2X1/FE_PHC4_scan_rst           | A ^ -> Y ^ | DLY4X1M   | 0.189 | 0.857 |   0.857 |   98.200 | 
     | U5_mux2X1/U1                         | B ^ -> Y ^ | MX2X6M    | 1.031 | 0.722 |   1.579 |   98.922 | 
     | FE_OFC0_SYNC_REF_SCAN_RST            | A ^ -> Y v | INVX1M    | 0.424 | 0.439 |   2.018 |   99.362 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_SCAN_RST | A v -> Y ^ | INVX6M    | 1.051 | 0.682 |   2.700 |  100.044 | 
     | U0_RegFile/FE_OFC4_SYNC_REF_SCAN_RST | A ^ -> Y ^ | BUFX4M    | 1.105 | 0.790 |   3.490 |  100.834 | 
     | U0_RegFile/\regArr_reg[10][3]        | RN ^       | SDFFRQX2M | 1.105 | 0.031 |   3.521 |  100.865 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | scan_clk ^ |            | 0.000 |       |   0.000 |  -97.343 | 
     | scan_clk__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.038 | 0.034 |   0.034 |  -97.310 | 
     | scan_clk__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.025 | 0.035 |   0.068 |  -97.275 | 
     | scan_clk__L3_I0               | A ^ -> Y v | INVXLM     | 0.196 | 0.126 |   0.194 |  -97.149 | 
     | scan_clk__L4_I0               | A v -> Y ^ | INVXLM     | 0.285 | 0.222 |   0.417 |  -96.927 | 
     | scan_clk__L5_I0               | A ^ -> Y v | INVXLM     | 0.247 | 0.215 |   0.632 |  -96.711 | 
     | scan_clk__L6_I0               | A v -> Y ^ | INVXLM     | 0.162 | 0.164 |   0.796 |  -96.547 | 
     | U0_mux2X1/U1                  | B ^ -> Y ^ | MX2X6M     | 0.291 | 0.320 |   1.116 |  -96.228 | 
     | REF_SCAN_CLK__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.109 | 0.127 |   1.243 |  -96.101 | 
     | REF_SCAN_CLK__L2_I0           | A v -> Y ^ | CLKINVX40M | 0.213 | 0.158 |   1.401 |  -95.943 | 
     | U0_RegFile/\regArr_reg[10][3] | CK ^       | SDFFRQX2M  | 0.214 | 0.009 |   1.409 |  -95.934 | 
     +----------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin U0_RegFile/\regArr_reg[9][3] /CK 
Endpoint:   U0_RegFile/\regArr_reg[9][3] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.409
- Setup                         0.345
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.865
- Arrival Time                  3.521
= Slack Time                   97.344
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |           |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                      | scan_rst ^ |           | 0.000 |       |   0.000 |   97.344 | 
     | U5_mux2X1/FE_PHC4_scan_rst           | A ^ -> Y ^ | DLY4X1M   | 0.189 | 0.857 |   0.857 |   98.200 | 
     | U5_mux2X1/U1                         | B ^ -> Y ^ | MX2X6M    | 1.031 | 0.722 |   1.579 |   98.923 | 
     | FE_OFC0_SYNC_REF_SCAN_RST            | A ^ -> Y v | INVX1M    | 0.424 | 0.439 |   2.018 |   99.362 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_SCAN_RST | A v -> Y ^ | INVX6M    | 1.051 | 0.682 |   2.700 |  100.044 | 
     | U0_RegFile/FE_OFC4_SYNC_REF_SCAN_RST | A ^ -> Y ^ | BUFX4M    | 1.105 | 0.790 |   3.490 |  100.834 | 
     | U0_RegFile/\regArr_reg[9][3]         | RN ^       | SDFFRQX2M | 1.105 | 0.031 |   3.521 |  100.865 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |  -97.344 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.038 | 0.034 |   0.034 |  -97.310 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX40M | 0.025 | 0.035 |   0.068 |  -97.275 | 
     | scan_clk__L3_I0              | A ^ -> Y v | INVXLM     | 0.196 | 0.126 |   0.194 |  -97.149 | 
     | scan_clk__L4_I0              | A v -> Y ^ | INVXLM     | 0.285 | 0.222 |   0.417 |  -96.927 | 
     | scan_clk__L5_I0              | A ^ -> Y v | INVXLM     | 0.247 | 0.215 |   0.632 |  -96.712 | 
     | scan_clk__L6_I0              | A v -> Y ^ | INVXLM     | 0.162 | 0.164 |   0.796 |  -96.548 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.291 | 0.320 |   1.116 |  -96.228 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.109 | 0.127 |   1.243 |  -96.101 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^ | CLKINVX40M | 0.213 | 0.158 |   1.400 |  -95.943 | 
     | U0_RegFile/\regArr_reg[9][3] | CK ^       | SDFFRQX2M  | 0.214 | 0.009 |   1.409 |  -95.934 | 
     +---------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin U0_RegFile/\regArr_reg[8][3] /CK 
Endpoint:   U0_RegFile/\regArr_reg[8][3] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.409
- Setup                         0.345
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.865
- Arrival Time                  3.521
= Slack Time                   97.344
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |           |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                      | scan_rst ^ |           | 0.000 |       |   0.000 |   97.344 | 
     | U5_mux2X1/FE_PHC4_scan_rst           | A ^ -> Y ^ | DLY4X1M   | 0.189 | 0.857 |   0.857 |   98.201 | 
     | U5_mux2X1/U1                         | B ^ -> Y ^ | MX2X6M    | 1.031 | 0.722 |   1.579 |   98.923 | 
     | FE_OFC0_SYNC_REF_SCAN_RST            | A ^ -> Y v | INVX1M    | 0.424 | 0.439 |   2.018 |   99.362 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_SCAN_RST | A v -> Y ^ | INVX6M    | 1.051 | 0.682 |   2.700 |  100.044 | 
     | U0_RegFile/FE_OFC4_SYNC_REF_SCAN_RST | A ^ -> Y ^ | BUFX4M    | 1.105 | 0.790 |   3.490 |  100.834 | 
     | U0_RegFile/\regArr_reg[8][3]         | RN ^       | SDFFRQX2M | 1.105 | 0.031 |   3.521 |  100.865 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |  -97.344 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.038 | 0.034 |   0.034 |  -97.310 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX40M | 0.025 | 0.035 |   0.068 |  -97.276 | 
     | scan_clk__L3_I0              | A ^ -> Y v | INVXLM     | 0.196 | 0.126 |   0.194 |  -97.149 | 
     | scan_clk__L4_I0              | A v -> Y ^ | INVXLM     | 0.285 | 0.222 |   0.417 |  -96.927 | 
     | scan_clk__L5_I0              | A ^ -> Y v | INVXLM     | 0.247 | 0.215 |   0.632 |  -96.712 | 
     | scan_clk__L6_I0              | A v -> Y ^ | INVXLM     | 0.162 | 0.164 |   0.796 |  -96.548 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.291 | 0.320 |   1.116 |  -96.228 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.109 | 0.127 |   1.243 |  -96.101 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^ | CLKINVX40M | 0.213 | 0.158 |   1.400 |  -95.943 | 
     | U0_RegFile/\regArr_reg[8][3] | CK ^       | SDFFRQX2M  | 0.214 | 0.009 |   1.409 |  -95.934 | 
     +---------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin U0_RegFile/\regArr_reg[8][5] /CK 
Endpoint:   U0_RegFile/\regArr_reg[8][5] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.408
- Setup                         0.345
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.863
- Arrival Time                  3.519
= Slack Time                   97.345
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |           |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                      | scan_rst ^ |           | 0.000 |       |   0.000 |   97.345 | 
     | U5_mux2X1/FE_PHC4_scan_rst           | A ^ -> Y ^ | DLY4X1M   | 0.189 | 0.857 |   0.857 |   98.202 | 
     | U5_mux2X1/U1                         | B ^ -> Y ^ | MX2X6M    | 1.031 | 0.722 |   1.579 |   98.924 | 
     | FE_OFC0_SYNC_REF_SCAN_RST            | A ^ -> Y v | INVX1M    | 0.424 | 0.439 |   2.018 |   99.363 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_SCAN_RST | A v -> Y ^ | INVX6M    | 1.051 | 0.682 |   2.700 |  100.045 | 
     | U0_RegFile/FE_OFC4_SYNC_REF_SCAN_RST | A ^ -> Y ^ | BUFX4M    | 1.105 | 0.790 |   3.490 |  100.835 | 
     | U0_RegFile/\regArr_reg[8][5]         | RN ^       | SDFFRQX2M | 1.105 | 0.028 |   3.519 |  100.863 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |  -97.345 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.038 | 0.034 |   0.034 |  -97.311 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX40M | 0.025 | 0.035 |   0.068 |  -97.277 | 
     | scan_clk__L3_I0              | A ^ -> Y v | INVXLM     | 0.196 | 0.126 |   0.194 |  -97.150 | 
     | scan_clk__L4_I0              | A v -> Y ^ | INVXLM     | 0.285 | 0.222 |   0.417 |  -96.928 | 
     | scan_clk__L5_I0              | A ^ -> Y v | INVXLM     | 0.247 | 0.215 |   0.632 |  -96.713 | 
     | scan_clk__L6_I0              | A v -> Y ^ | INVXLM     | 0.162 | 0.164 |   0.796 |  -96.549 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.291 | 0.320 |   1.116 |  -96.229 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.109 | 0.127 |   1.243 |  -96.102 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^ | CLKINVX40M | 0.213 | 0.158 |   1.400 |  -95.944 | 
     | U0_RegFile/\regArr_reg[8][5] | CK ^       | SDFFRQX2M  | 0.214 | 0.007 |   1.408 |  -95.937 | 
     +---------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin U0_RegFile/\regArr_reg[8][4] /CK 
Endpoint:   U0_RegFile/\regArr_reg[8][4] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.409
- Setup                         0.345
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.864
- Arrival Time                  3.519
= Slack Time                   97.346
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |           |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                      | scan_rst ^ |           | 0.000 |       |   0.000 |   97.346 | 
     | U5_mux2X1/FE_PHC4_scan_rst           | A ^ -> Y ^ | DLY4X1M   | 0.189 | 0.857 |   0.857 |   98.202 | 
     | U5_mux2X1/U1                         | B ^ -> Y ^ | MX2X6M    | 1.031 | 0.722 |   1.579 |   98.925 | 
     | FE_OFC0_SYNC_REF_SCAN_RST            | A ^ -> Y v | INVX1M    | 0.424 | 0.439 |   2.018 |   99.364 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_SCAN_RST | A v -> Y ^ | INVX6M    | 1.051 | 0.682 |   2.700 |  100.046 | 
     | U0_RegFile/FE_OFC4_SYNC_REF_SCAN_RST | A ^ -> Y ^ | BUFX4M    | 1.105 | 0.790 |   3.490 |  100.836 | 
     | U0_RegFile/\regArr_reg[8][4]         | RN ^       | SDFFRQX2M | 1.105 | 0.028 |   3.519 |  100.864 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |  -97.346 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.038 | 0.034 |   0.034 |  -97.312 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX40M | 0.025 | 0.035 |   0.068 |  -97.277 | 
     | scan_clk__L3_I0              | A ^ -> Y v | INVXLM     | 0.196 | 0.126 |   0.194 |  -97.151 | 
     | scan_clk__L4_I0              | A v -> Y ^ | INVXLM     | 0.285 | 0.222 |   0.417 |  -96.929 | 
     | scan_clk__L5_I0              | A ^ -> Y v | INVXLM     | 0.247 | 0.215 |   0.632 |  -96.713 | 
     | scan_clk__L6_I0              | A v -> Y ^ | INVXLM     | 0.162 | 0.164 |   0.796 |  -96.549 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.291 | 0.320 |   1.116 |  -96.230 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.109 | 0.127 |   1.243 |  -96.103 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^ | CLKINVX40M | 0.213 | 0.158 |   1.400 |  -95.945 | 
     | U0_RegFile/\regArr_reg[8][4] | CK ^       | SDFFRQX2M  | 0.214 | 0.008 |   1.409 |  -95.937 | 
     +---------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin U0_RegFile/\regArr_reg[8][6] /CK 
Endpoint:   U0_RegFile/\regArr_reg[8][6] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.408
- Setup                         0.345
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.864
- Arrival Time                  3.518
= Slack Time                   97.346
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |           |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                      | scan_rst ^ |           | 0.000 |       |   0.000 |   97.346 | 
     | U5_mux2X1/FE_PHC4_scan_rst           | A ^ -> Y ^ | DLY4X1M   | 0.189 | 0.857 |   0.857 |   98.202 | 
     | U5_mux2X1/U1                         | B ^ -> Y ^ | MX2X6M    | 1.031 | 0.722 |   1.579 |   98.925 | 
     | FE_OFC0_SYNC_REF_SCAN_RST            | A ^ -> Y v | INVX1M    | 0.424 | 0.439 |   2.018 |   99.364 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_SCAN_RST | A v -> Y ^ | INVX6M    | 1.051 | 0.682 |   2.700 |  100.046 | 
     | U0_RegFile/FE_OFC4_SYNC_REF_SCAN_RST | A ^ -> Y ^ | BUFX4M    | 1.105 | 0.790 |   3.490 |  100.836 | 
     | U0_RegFile/\regArr_reg[8][6]         | RN ^       | SDFFRQX2M | 1.105 | 0.028 |   3.518 |  100.864 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |  -97.345 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.038 | 0.034 |   0.034 |  -97.312 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX40M | 0.025 | 0.035 |   0.068 |  -97.277 | 
     | scan_clk__L3_I0              | A ^ -> Y v | INVXLM     | 0.196 | 0.126 |   0.194 |  -97.151 | 
     | scan_clk__L4_I0              | A v -> Y ^ | INVXLM     | 0.285 | 0.222 |   0.417 |  -96.929 | 
     | scan_clk__L5_I0              | A ^ -> Y v | INVXLM     | 0.247 | 0.215 |   0.632 |  -96.713 | 
     | scan_clk__L6_I0              | A v -> Y ^ | INVXLM     | 0.162 | 0.164 |   0.796 |  -96.549 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.291 | 0.320 |   1.116 |  -96.230 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.109 | 0.127 |   1.243 |  -96.103 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^ | CLKINVX40M | 0.213 | 0.158 |   1.401 |  -95.945 | 
     | U0_RegFile/\regArr_reg[8][6] | CK ^       | SDFFRQX2M  | 0.214 | 0.008 |   1.408 |  -95.937 | 
     +---------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin U0_RegFile/\regArr_reg[9][2] /CK 
Endpoint:   U0_RegFile/\regArr_reg[9][2] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.413
- Setup                         0.344
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.868
- Arrival Time                  3.521
= Slack Time                   97.347
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |           |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                      | scan_rst ^ |           | 0.000 |       |   0.000 |   97.347 | 
     | U5_mux2X1/FE_PHC4_scan_rst           | A ^ -> Y ^ | DLY4X1M   | 0.189 | 0.857 |   0.857 |   98.204 | 
     | U5_mux2X1/U1                         | B ^ -> Y ^ | MX2X6M    | 1.031 | 0.722 |   1.579 |   98.926 | 
     | FE_OFC0_SYNC_REF_SCAN_RST            | A ^ -> Y v | INVX1M    | 0.424 | 0.439 |   2.018 |   99.366 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_SCAN_RST | A v -> Y ^ | INVX6M    | 1.051 | 0.682 |   2.700 |  100.047 | 
     | U0_RegFile/FE_OFC4_SYNC_REF_SCAN_RST | A ^ -> Y ^ | BUFX4M    | 1.105 | 0.790 |   3.490 |  100.838 | 
     | U0_RegFile/\regArr_reg[9][2]         | RN ^       | SDFFRQX2M | 1.105 | 0.030 |   3.521 |  100.868 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |  -97.347 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.038 | 0.034 |   0.034 |  -97.314 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX40M | 0.025 | 0.035 |   0.068 |  -97.279 | 
     | scan_clk__L3_I0              | A ^ -> Y v | INVXLM     | 0.196 | 0.126 |   0.194 |  -97.153 | 
     | scan_clk__L4_I0              | A v -> Y ^ | INVXLM     | 0.285 | 0.222 |   0.417 |  -96.931 | 
     | scan_clk__L5_I0              | A ^ -> Y v | INVXLM     | 0.247 | 0.215 |   0.632 |  -96.715 | 
     | scan_clk__L6_I0              | A v -> Y ^ | INVXLM     | 0.162 | 0.164 |   0.796 |  -96.551 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.291 | 0.320 |   1.116 |  -96.232 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.109 | 0.127 |   1.243 |  -96.104 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^ | CLKINVX40M | 0.213 | 0.158 |   1.400 |  -95.947 | 
     | U0_RegFile/\regArr_reg[9][2] | CK ^       | SDFFRQX2M  | 0.215 | 0.012 |   1.412 |  -95.935 | 
     +---------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin U0_RegFile/\regArr_reg[10][2] /CK 
Endpoint:   U0_RegFile/\regArr_reg[10][2] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                          (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.412
- Setup                         0.344
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.868
- Arrival Time                  3.521
= Slack Time                   97.347
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |           |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                      | scan_rst ^ |           | 0.000 |       |   0.000 |   97.347 | 
     | U5_mux2X1/FE_PHC4_scan_rst           | A ^ -> Y ^ | DLY4X1M   | 0.189 | 0.857 |   0.857 |   98.204 | 
     | U5_mux2X1/U1                         | B ^ -> Y ^ | MX2X6M    | 1.031 | 0.722 |   1.579 |   98.926 | 
     | FE_OFC0_SYNC_REF_SCAN_RST            | A ^ -> Y v | INVX1M    | 0.424 | 0.439 |   2.018 |   99.366 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_SCAN_RST | A v -> Y ^ | INVX6M    | 1.051 | 0.682 |   2.700 |  100.048 | 
     | U0_RegFile/FE_OFC4_SYNC_REF_SCAN_RST | A ^ -> Y ^ | BUFX4M    | 1.105 | 0.790 |   3.490 |  100.838 | 
     | U0_RegFile/\regArr_reg[10][2]        | RN ^       | SDFFRQX2M | 1.105 | 0.030 |   3.521 |  100.868 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | scan_clk ^ |            | 0.000 |       |   0.000 |  -97.347 | 
     | scan_clk__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.038 | 0.034 |   0.034 |  -97.314 | 
     | scan_clk__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.025 | 0.035 |   0.068 |  -97.279 | 
     | scan_clk__L3_I0               | A ^ -> Y v | INVXLM     | 0.196 | 0.126 |   0.194 |  -97.153 | 
     | scan_clk__L4_I0               | A v -> Y ^ | INVXLM     | 0.285 | 0.222 |   0.417 |  -96.931 | 
     | scan_clk__L5_I0               | A ^ -> Y v | INVXLM     | 0.247 | 0.215 |   0.632 |  -96.715 | 
     | scan_clk__L6_I0               | A v -> Y ^ | INVXLM     | 0.162 | 0.164 |   0.796 |  -96.551 | 
     | U0_mux2X1/U1                  | B ^ -> Y ^ | MX2X6M     | 0.291 | 0.320 |   1.116 |  -96.232 | 
     | REF_SCAN_CLK__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.109 | 0.127 |   1.243 |  -96.105 | 
     | REF_SCAN_CLK__L2_I0           | A v -> Y ^ | CLKINVX40M | 0.213 | 0.158 |   1.400 |  -95.947 | 
     | U0_RegFile/\regArr_reg[10][2] | CK ^       | SDFFRQX2M  | 0.215 | 0.012 |   1.412 |  -95.935 | 
     +----------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin U0_RegFile/\regArr_reg[10][1] /CK 
Endpoint:   U0_RegFile/\regArr_reg[10][1] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                          (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.412
- Setup                         0.344
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.868
- Arrival Time                  3.520
= Slack Time                   97.348
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |           |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                      | scan_rst ^ |           | 0.000 |       |   0.000 |   97.348 | 
     | U5_mux2X1/FE_PHC4_scan_rst           | A ^ -> Y ^ | DLY4X1M   | 0.189 | 0.857 |   0.857 |   98.205 | 
     | U5_mux2X1/U1                         | B ^ -> Y ^ | MX2X6M    | 1.031 | 0.722 |   1.579 |   98.927 | 
     | FE_OFC0_SYNC_REF_SCAN_RST            | A ^ -> Y v | INVX1M    | 0.424 | 0.439 |   2.018 |   99.366 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_SCAN_RST | A v -> Y ^ | INVX6M    | 1.051 | 0.682 |   2.700 |  100.048 | 
     | U0_RegFile/FE_OFC4_SYNC_REF_SCAN_RST | A ^ -> Y ^ | BUFX4M    | 1.105 | 0.790 |   3.490 |  100.838 | 
     | U0_RegFile/\regArr_reg[10][1]        | RN ^       | SDFFRQX2M | 1.105 | 0.030 |   3.520 |  100.868 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | scan_clk ^ |            | 0.000 |       |   0.000 |  -97.348 | 
     | scan_clk__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.038 | 0.034 |   0.034 |  -97.314 | 
     | scan_clk__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.025 | 0.035 |   0.068 |  -97.280 | 
     | scan_clk__L3_I0               | A ^ -> Y v | INVXLM     | 0.196 | 0.126 |   0.194 |  -97.153 | 
     | scan_clk__L4_I0               | A v -> Y ^ | INVXLM     | 0.285 | 0.222 |   0.417 |  -96.931 | 
     | scan_clk__L5_I0               | A ^ -> Y v | INVXLM     | 0.247 | 0.215 |   0.632 |  -96.716 | 
     | scan_clk__L6_I0               | A v -> Y ^ | INVXLM     | 0.162 | 0.164 |   0.796 |  -96.552 | 
     | U0_mux2X1/U1                  | B ^ -> Y ^ | MX2X6M     | 0.291 | 0.320 |   1.116 |  -96.232 | 
     | REF_SCAN_CLK__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.109 | 0.127 |   1.243 |  -96.105 | 
     | REF_SCAN_CLK__L2_I0           | A v -> Y ^ | CLKINVX40M | 0.213 | 0.158 |   1.400 |  -95.947 | 
     | U0_RegFile/\regArr_reg[10][1] | CK ^       | SDFFRQX2M  | 0.215 | 0.012 |   1.412 |  -95.935 | 
     +----------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin U0_RegFile/\regArr_reg[8][2] /CK 
Endpoint:   U0_RegFile/\regArr_reg[8][2] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.413
- Setup                         0.344
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.868
- Arrival Time                  3.520
= Slack Time                   97.348
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |           |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                      | scan_rst ^ |           | 0.000 |       |   0.000 |   97.348 | 
     | U5_mux2X1/FE_PHC4_scan_rst           | A ^ -> Y ^ | DLY4X1M   | 0.189 | 0.857 |   0.857 |   98.205 | 
     | U5_mux2X1/U1                         | B ^ -> Y ^ | MX2X6M    | 1.031 | 0.722 |   1.579 |   98.927 | 
     | FE_OFC0_SYNC_REF_SCAN_RST            | A ^ -> Y v | INVX1M    | 0.424 | 0.439 |   2.018 |   99.366 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_SCAN_RST | A v -> Y ^ | INVX6M    | 1.051 | 0.682 |   2.700 |  100.048 | 
     | U0_RegFile/FE_OFC4_SYNC_REF_SCAN_RST | A ^ -> Y ^ | BUFX4M    | 1.105 | 0.790 |   3.490 |  100.838 | 
     | U0_RegFile/\regArr_reg[8][2]         | RN ^       | SDFFRQX2M | 1.105 | 0.030 |   3.520 |  100.868 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |  -97.348 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.038 | 0.034 |   0.034 |  -97.314 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX40M | 0.025 | 0.035 |   0.068 |  -97.280 | 
     | scan_clk__L3_I0              | A ^ -> Y v | INVXLM     | 0.196 | 0.126 |   0.194 |  -97.154 | 
     | scan_clk__L4_I0              | A v -> Y ^ | INVXLM     | 0.285 | 0.222 |   0.417 |  -96.931 | 
     | scan_clk__L5_I0              | A ^ -> Y v | INVXLM     | 0.247 | 0.215 |   0.632 |  -96.716 | 
     | scan_clk__L6_I0              | A v -> Y ^ | INVXLM     | 0.162 | 0.164 |   0.796 |  -96.552 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.291 | 0.320 |   1.116 |  -96.232 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.109 | 0.127 |   1.243 |  -96.105 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^ | CLKINVX40M | 0.213 | 0.158 |   1.400 |  -95.948 | 
     | U0_RegFile/\regArr_reg[8][2] | CK ^       | SDFFRQX2M  | 0.215 | 0.012 |   1.412 |  -95.936 | 
     +---------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin U0_RegFile/\regArr_reg[11][2] /CK 
Endpoint:   U0_RegFile/\regArr_reg[11][2] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                          (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.412
- Setup                         0.344
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.868
- Arrival Time                  3.519
= Slack Time                   97.348
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |           |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                      | scan_rst ^ |           | 0.000 |       |   0.000 |   97.348 | 
     | U5_mux2X1/FE_PHC4_scan_rst           | A ^ -> Y ^ | DLY4X1M   | 0.189 | 0.857 |   0.857 |   98.205 | 
     | U5_mux2X1/U1                         | B ^ -> Y ^ | MX2X6M    | 1.031 | 0.722 |   1.579 |   98.927 | 
     | FE_OFC0_SYNC_REF_SCAN_RST            | A ^ -> Y v | INVX1M    | 0.424 | 0.439 |   2.018 |   99.367 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_SCAN_RST | A v -> Y ^ | INVX6M    | 1.051 | 0.682 |   2.700 |  100.049 | 
     | U0_RegFile/FE_OFC4_SYNC_REF_SCAN_RST | A ^ -> Y ^ | BUFX4M    | 1.105 | 0.790 |   3.490 |  100.839 | 
     | U0_RegFile/\regArr_reg[11][2]        | RN ^       | SDFFRQX2M | 1.105 | 0.029 |   3.519 |  100.868 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | scan_clk ^ |            | 0.000 |       |   0.000 |  -97.348 | 
     | scan_clk__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.038 | 0.034 |   0.034 |  -97.315 | 
     | scan_clk__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.025 | 0.035 |   0.068 |  -97.280 | 
     | scan_clk__L3_I0               | A ^ -> Y v | INVXLM     | 0.196 | 0.126 |   0.194 |  -97.154 | 
     | scan_clk__L4_I0               | A v -> Y ^ | INVXLM     | 0.285 | 0.222 |   0.417 |  -96.932 | 
     | scan_clk__L5_I0               | A ^ -> Y v | INVXLM     | 0.247 | 0.215 |   0.632 |  -96.716 | 
     | scan_clk__L6_I0               | A v -> Y ^ | INVXLM     | 0.162 | 0.164 |   0.796 |  -96.552 | 
     | U0_mux2X1/U1                  | B ^ -> Y ^ | MX2X6M     | 0.291 | 0.320 |   1.116 |  -96.233 | 
     | REF_SCAN_CLK__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.109 | 0.127 |   1.243 |  -96.106 | 
     | REF_SCAN_CLK__L2_I0           | A v -> Y ^ | CLKINVX40M | 0.213 | 0.158 |   1.400 |  -95.948 | 
     | U0_RegFile/\regArr_reg[11][2] | CK ^       | SDFFRQX2M  | 0.215 | 0.012 |   1.412 |  -95.936 | 
     +----------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin U0_RegFile/\regArr_reg[10][7] /CK 
Endpoint:   U0_RegFile/\regArr_reg[10][7] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                          (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.408
- Setup                         0.345
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.863
- Arrival Time                  3.514
= Slack Time                   97.349
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |           |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                      | scan_rst ^ |           | 0.000 |       |   0.000 |   97.349 | 
     | U5_mux2X1/FE_PHC4_scan_rst           | A ^ -> Y ^ | DLY4X1M   | 0.189 | 0.857 |   0.857 |   98.205 | 
     | U5_mux2X1/U1                         | B ^ -> Y ^ | MX2X6M    | 1.031 | 0.722 |   1.579 |   98.928 | 
     | FE_OFC0_SYNC_REF_SCAN_RST            | A ^ -> Y v | INVX1M    | 0.424 | 0.439 |   2.018 |   99.367 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_SCAN_RST | A v -> Y ^ | INVX6M    | 1.051 | 0.682 |   2.700 |  100.049 | 
     | U0_RegFile/FE_OFC4_SYNC_REF_SCAN_RST | A ^ -> Y ^ | BUFX4M    | 1.105 | 0.790 |   3.490 |  100.839 | 
     | U0_RegFile/\regArr_reg[10][7]        | RN ^       | SDFFRQX2M | 1.105 | 0.024 |   3.514 |  100.863 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | scan_clk ^ |            | 0.000 |       |   0.000 |  -97.349 | 
     | scan_clk__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.038 | 0.034 |   0.034 |  -97.315 | 
     | scan_clk__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.025 | 0.035 |   0.068 |  -97.280 | 
     | scan_clk__L3_I0               | A ^ -> Y v | INVXLM     | 0.196 | 0.126 |   0.194 |  -97.154 | 
     | scan_clk__L4_I0               | A v -> Y ^ | INVXLM     | 0.285 | 0.222 |   0.417 |  -96.932 | 
     | scan_clk__L5_I0               | A ^ -> Y v | INVXLM     | 0.247 | 0.215 |   0.632 |  -96.716 | 
     | scan_clk__L6_I0               | A v -> Y ^ | INVXLM     | 0.162 | 0.164 |   0.796 |  -96.553 | 
     | U0_mux2X1/U1                  | B ^ -> Y ^ | MX2X6M     | 0.291 | 0.320 |   1.116 |  -96.233 | 
     | REF_SCAN_CLK__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.109 | 0.127 |   1.243 |  -96.106 | 
     | REF_SCAN_CLK__L2_I0           | A v -> Y ^ | CLKINVX40M | 0.213 | 0.158 |   1.401 |  -95.948 | 
     | U0_RegFile/\regArr_reg[10][7] | CK ^       | SDFFRQX2M  | 0.214 | 0.007 |   1.408 |  -95.941 | 
     +----------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin U0_RegFile/\regArr_reg[9][7] /CK 
Endpoint:   U0_RegFile/\regArr_reg[9][7] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.408
- Setup                         0.345
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.863
- Arrival Time                  3.514
= Slack Time                   97.349
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |           |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                      | scan_rst ^ |           | 0.000 |       |   0.000 |   97.349 | 
     | U5_mux2X1/FE_PHC4_scan_rst           | A ^ -> Y ^ | DLY4X1M   | 0.189 | 0.857 |   0.857 |   98.206 | 
     | U5_mux2X1/U1                         | B ^ -> Y ^ | MX2X6M    | 1.031 | 0.722 |   1.579 |   98.928 | 
     | FE_OFC0_SYNC_REF_SCAN_RST            | A ^ -> Y v | INVX1M    | 0.424 | 0.439 |   2.018 |   99.367 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_SCAN_RST | A v -> Y ^ | INVX6M    | 1.051 | 0.682 |   2.700 |  100.049 | 
     | U0_RegFile/FE_OFC4_SYNC_REF_SCAN_RST | A ^ -> Y ^ | BUFX4M    | 1.105 | 0.790 |   3.490 |  100.839 | 
     | U0_RegFile/\regArr_reg[9][7]         | RN ^       | SDFFRQX2M | 1.105 | 0.024 |   3.514 |  100.863 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |  -97.349 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.038 | 0.034 |   0.034 |  -97.315 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX40M | 0.025 | 0.035 |   0.068 |  -97.281 | 
     | scan_clk__L3_I0              | A ^ -> Y v | INVXLM     | 0.196 | 0.126 |   0.194 |  -97.155 | 
     | scan_clk__L4_I0              | A v -> Y ^ | INVXLM     | 0.285 | 0.222 |   0.417 |  -96.932 | 
     | scan_clk__L5_I0              | A ^ -> Y v | INVXLM     | 0.247 | 0.215 |   0.632 |  -96.717 | 
     | scan_clk__L6_I0              | A v -> Y ^ | INVXLM     | 0.162 | 0.164 |   0.796 |  -96.553 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.291 | 0.320 |   1.116 |  -96.233 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.109 | 0.127 |   1.243 |  -96.106 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^ | CLKINVX40M | 0.213 | 0.158 |   1.400 |  -95.949 | 
     | U0_RegFile/\regArr_reg[9][7] | CK ^       | SDFFRQX2M  | 0.214 | 0.007 |   1.408 |  -95.941 | 
     +---------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin U0_SYS_CTRL/\ALU_OUT_REG_reg[11] /CK 
Endpoint:   U0_SYS_CTRL/\ALU_OUT_REG_reg[11] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_rst                             (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.411
- Setup                         0.355
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.856
- Arrival Time                  3.507
= Slack Time                   97.349
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |           |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                  | scan_rst ^ |           | 0.000 |       |   0.000 |   97.349 | 
     | U5_mux2X1/FE_PHC4_scan_rst       | A ^ -> Y ^ | DLY4X1M   | 0.189 | 0.857 |   0.857 |   98.206 | 
     | U5_mux2X1/U1                     | B ^ -> Y ^ | MX2X6M    | 1.031 | 0.722 |   1.579 |   98.928 | 
     | FE_OFC0_SYNC_REF_SCAN_RST        | A ^ -> Y v | INVX1M    | 0.424 | 0.439 |   2.018 |   99.367 | 
     | FE_OFC3_SYNC_REF_SCAN_RST        | A v -> Y ^ | CLKINVX6M | 1.081 | 0.699 |   2.717 |  100.067 | 
     | FE_OFC5_SYNC_REF_SCAN_RST        | A ^ -> Y ^ | BUFX4M    | 1.084 | 0.782 |   3.500 |  100.849 | 
     | U0_SYS_CTRL/\ALU_OUT_REG_reg[11] | RN ^       | SDFFRX1M  | 1.084 | 0.007 |   3.507 |  100.856 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |  -97.349 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.038 | 0.034 |   0.034 |  -97.315 | 
     | scan_clk__L2_I0                  | A v -> Y ^ | CLKINVX40M | 0.025 | 0.035 |   0.068 |  -97.281 | 
     | scan_clk__L3_I0                  | A ^ -> Y v | INVXLM     | 0.196 | 0.126 |   0.194 |  -97.155 | 
     | scan_clk__L4_I0                  | A v -> Y ^ | INVXLM     | 0.285 | 0.222 |   0.417 |  -96.932 | 
     | scan_clk__L5_I0                  | A ^ -> Y v | INVXLM     | 0.247 | 0.215 |   0.632 |  -96.717 | 
     | scan_clk__L6_I0                  | A v -> Y ^ | INVXLM     | 0.162 | 0.164 |   0.796 |  -96.553 | 
     | U0_mux2X1/U1                     | B ^ -> Y ^ | MX2X6M     | 0.291 | 0.320 |   1.116 |  -96.233 | 
     | REF_SCAN_CLK__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.109 | 0.127 |   1.243 |  -96.106 | 
     | REF_SCAN_CLK__L2_I1              | A v -> Y ^ | CLKINVX40M | 0.211 | 0.155 |   1.398 |  -95.951 | 
     | U0_SYS_CTRL/\ALU_OUT_REG_reg[11] | CK ^       | SDFFRX1M   | 0.214 | 0.013 |   1.411 |  -95.938 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin U0_RegFile/\regArr_reg[8][1] /CK 
Endpoint:   U0_RegFile/\regArr_reg[8][1] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.412
- Setup                         0.344
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.867
- Arrival Time                  3.518
= Slack Time                   97.349
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |           |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                      | scan_rst ^ |           | 0.000 |       |   0.000 |   97.349 | 
     | U5_mux2X1/FE_PHC4_scan_rst           | A ^ -> Y ^ | DLY4X1M   | 0.189 | 0.857 |   0.857 |   98.206 | 
     | U5_mux2X1/U1                         | B ^ -> Y ^ | MX2X6M    | 1.031 | 0.722 |   1.579 |   98.928 | 
     | FE_OFC0_SYNC_REF_SCAN_RST            | A ^ -> Y v | INVX1M    | 0.424 | 0.439 |   2.018 |   99.367 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_SCAN_RST | A v -> Y ^ | INVX6M    | 1.051 | 0.682 |   2.700 |  100.049 | 
     | U0_RegFile/FE_OFC4_SYNC_REF_SCAN_RST | A ^ -> Y ^ | BUFX4M    | 1.105 | 0.790 |   3.490 |  100.840 | 
     | U0_RegFile/\regArr_reg[8][1]         | RN ^       | SDFFRQX2M | 1.105 | 0.028 |   3.518 |  100.867 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |  -97.349 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.038 | 0.034 |   0.034 |  -97.316 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX40M | 0.025 | 0.035 |   0.068 |  -97.281 | 
     | scan_clk__L3_I0              | A ^ -> Y v | INVXLM     | 0.196 | 0.126 |   0.194 |  -97.155 | 
     | scan_clk__L4_I0              | A v -> Y ^ | INVXLM     | 0.285 | 0.222 |   0.417 |  -96.933 | 
     | scan_clk__L5_I0              | A ^ -> Y v | INVXLM     | 0.247 | 0.215 |   0.632 |  -96.717 | 
     | scan_clk__L6_I0              | A v -> Y ^ | INVXLM     | 0.162 | 0.164 |   0.796 |  -96.553 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.291 | 0.320 |   1.116 |  -96.234 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.109 | 0.127 |   1.243 |  -96.106 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^ | CLKINVX40M | 0.213 | 0.158 |   1.401 |  -95.949 | 
     | U0_RegFile/\regArr_reg[8][1] | CK ^       | SDFFRQX2M  | 0.215 | 0.011 |   1.412 |  -95.937 | 
     +---------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin U0_RegFile/\regArr_reg[9][1] /CK 
Endpoint:   U0_RegFile/\regArr_reg[9][1] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.412
- Setup                         0.344
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.867
- Arrival Time                  3.518
= Slack Time                   97.349
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |           |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                      | scan_rst ^ |           | 0.000 |       |   0.000 |   97.349 | 
     | U5_mux2X1/FE_PHC4_scan_rst           | A ^ -> Y ^ | DLY4X1M   | 0.189 | 0.857 |   0.857 |   98.206 | 
     | U5_mux2X1/U1                         | B ^ -> Y ^ | MX2X6M    | 1.031 | 0.722 |   1.579 |   98.928 | 
     | FE_OFC0_SYNC_REF_SCAN_RST            | A ^ -> Y v | INVX1M    | 0.424 | 0.439 |   2.018 |   99.367 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_SCAN_RST | A v -> Y ^ | INVX6M    | 1.051 | 0.682 |   2.700 |  100.049 | 
     | U0_RegFile/FE_OFC4_SYNC_REF_SCAN_RST | A ^ -> Y ^ | BUFX4M    | 1.105 | 0.790 |   3.490 |  100.840 | 
     | U0_RegFile/\regArr_reg[9][1]         | RN ^       | SDFFRQX2M | 1.105 | 0.028 |   3.518 |  100.867 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |  -97.349 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.038 | 0.034 |   0.034 |  -97.316 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX40M | 0.025 | 0.035 |   0.068 |  -97.281 | 
     | scan_clk__L3_I0              | A ^ -> Y v | INVXLM     | 0.196 | 0.126 |   0.194 |  -97.155 | 
     | scan_clk__L4_I0              | A v -> Y ^ | INVXLM     | 0.285 | 0.222 |   0.417 |  -96.933 | 
     | scan_clk__L5_I0              | A ^ -> Y v | INVXLM     | 0.247 | 0.215 |   0.632 |  -96.717 | 
     | scan_clk__L6_I0              | A v -> Y ^ | INVXLM     | 0.162 | 0.164 |   0.796 |  -96.553 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.291 | 0.320 |   1.116 |  -96.234 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.109 | 0.127 |   1.243 |  -96.106 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^ | CLKINVX40M | 0.213 | 0.158 |   1.401 |  -95.949 | 
     | U0_RegFile/\regArr_reg[9][1] | CK ^       | SDFFRQX2M  | 0.215 | 0.011 |   1.412 |  -95.937 | 
     +---------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin U0_RegFile/\regArr_reg[6][3] /CK 
Endpoint:   U0_RegFile/\regArr_reg[6][3] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.410
- Setup                         0.345
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.865
- Arrival Time                  3.516
= Slack Time                   97.350
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |           |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                      | scan_rst ^ |           | 0.000 |       |   0.000 |   97.350 | 
     | U5_mux2X1/FE_PHC4_scan_rst           | A ^ -> Y ^ | DLY4X1M   | 0.189 | 0.857 |   0.857 |   98.206 | 
     | U5_mux2X1/U1                         | B ^ -> Y ^ | MX2X6M    | 1.031 | 0.722 |   1.579 |   98.929 | 
     | FE_OFC0_SYNC_REF_SCAN_RST            | A ^ -> Y v | INVX1M    | 0.424 | 0.439 |   2.018 |   99.368 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_SCAN_RST | A v -> Y ^ | INVX6M    | 1.051 | 0.682 |   2.700 |  100.050 | 
     | U0_RegFile/FE_OFC4_SYNC_REF_SCAN_RST | A ^ -> Y ^ | BUFX4M    | 1.105 | 0.790 |   3.490 |  100.840 | 
     | U0_RegFile/\regArr_reg[6][3]         | RN ^       | SDFFRQX4M | 1.105 | 0.025 |   3.516 |  100.865 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |  -97.350 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.038 | 0.034 |   0.034 |  -97.316 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX40M | 0.025 | 0.035 |   0.068 |  -97.281 | 
     | scan_clk__L3_I0              | A ^ -> Y v | INVXLM     | 0.196 | 0.126 |   0.194 |  -97.155 | 
     | scan_clk__L4_I0              | A v -> Y ^ | INVXLM     | 0.285 | 0.222 |   0.417 |  -96.933 | 
     | scan_clk__L5_I0              | A ^ -> Y v | INVXLM     | 0.247 | 0.215 |   0.632 |  -96.717 | 
     | scan_clk__L6_I0              | A v -> Y ^ | INVXLM     | 0.162 | 0.164 |   0.796 |  -96.554 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.291 | 0.320 |   1.116 |  -96.234 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.109 | 0.127 |   1.243 |  -96.107 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^ | CLKINVX40M | 0.213 | 0.158 |   1.400 |  -95.949 | 
     | U0_RegFile/\regArr_reg[6][3] | CK ^       | SDFFRQX4M  | 0.214 | 0.009 |   1.410 |  -95.940 | 
     +---------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin U0_RegFile/\regArr_reg[11][1] /CK 
Endpoint:   U0_RegFile/\regArr_reg[11][1] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                          (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.412
- Setup                         0.344
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.867
- Arrival Time                  3.518
= Slack Time                   97.350
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |           |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                      | scan_rst ^ |           | 0.000 |       |   0.000 |   97.350 | 
     | U5_mux2X1/FE_PHC4_scan_rst           | A ^ -> Y ^ | DLY4X1M   | 0.189 | 0.857 |   0.857 |   98.206 | 
     | U5_mux2X1/U1                         | B ^ -> Y ^ | MX2X6M    | 1.031 | 0.722 |   1.579 |   98.929 | 
     | FE_OFC0_SYNC_REF_SCAN_RST            | A ^ -> Y v | INVX1M    | 0.424 | 0.439 |   2.018 |   99.368 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_SCAN_RST | A v -> Y ^ | INVX6M    | 1.051 | 0.682 |   2.700 |  100.050 | 
     | U0_RegFile/FE_OFC4_SYNC_REF_SCAN_RST | A ^ -> Y ^ | BUFX4M    | 1.105 | 0.790 |   3.490 |  100.840 | 
     | U0_RegFile/\regArr_reg[11][1]        | RN ^       | SDFFRQX2M | 1.105 | 0.027 |   3.518 |  100.867 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | scan_clk ^ |            | 0.000 |       |   0.000 |  -97.350 | 
     | scan_clk__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.038 | 0.034 |   0.034 |  -97.316 | 
     | scan_clk__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.025 | 0.035 |   0.068 |  -97.281 | 
     | scan_clk__L3_I0               | A ^ -> Y v | INVXLM     | 0.196 | 0.126 |   0.194 |  -97.155 | 
     | scan_clk__L4_I0               | A v -> Y ^ | INVXLM     | 0.285 | 0.222 |   0.417 |  -96.933 | 
     | scan_clk__L5_I0               | A ^ -> Y v | INVXLM     | 0.247 | 0.215 |   0.632 |  -96.717 | 
     | scan_clk__L6_I0               | A v -> Y ^ | INVXLM     | 0.162 | 0.164 |   0.796 |  -96.554 | 
     | U0_mux2X1/U1                  | B ^ -> Y ^ | MX2X6M     | 0.291 | 0.320 |   1.116 |  -96.234 | 
     | REF_SCAN_CLK__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.109 | 0.127 |   1.243 |  -96.107 | 
     | REF_SCAN_CLK__L2_I0           | A v -> Y ^ | CLKINVX40M | 0.213 | 0.158 |   1.401 |  -95.949 | 
     | U0_RegFile/\regArr_reg[11][1] | CK ^       | SDFFRQX2M  | 0.215 | 0.011 |   1.412 |  -95.938 | 
     +----------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin U0_RegFile/\regArr_reg[9][0] /CK 
Endpoint:   U0_RegFile/\regArr_reg[9][0] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.412
- Setup                         0.344
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.868
- Arrival Time                  3.518
= Slack Time                   97.350
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |           |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                      | scan_rst ^ |           | 0.000 |       |   0.000 |   97.350 | 
     | U5_mux2X1/FE_PHC4_scan_rst           | A ^ -> Y ^ | DLY4X1M   | 0.189 | 0.857 |   0.857 |   98.206 | 
     | U5_mux2X1/U1                         | B ^ -> Y ^ | MX2X6M    | 1.031 | 0.722 |   1.579 |   98.929 | 
     | FE_OFC0_SYNC_REF_SCAN_RST            | A ^ -> Y v | INVX1M    | 0.424 | 0.439 |   2.018 |   99.368 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_SCAN_RST | A v -> Y ^ | INVX6M    | 1.051 | 0.682 |   2.700 |  100.050 | 
     | U0_RegFile/FE_OFC4_SYNC_REF_SCAN_RST | A ^ -> Y ^ | BUFX4M    | 1.105 | 0.790 |   3.490 |  100.840 | 
     | U0_RegFile/\regArr_reg[9][0]         | RN ^       | SDFFRQX2M | 1.105 | 0.028 |   3.518 |  100.868 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |  -97.350 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.038 | 0.034 |   0.034 |  -97.316 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX40M | 0.025 | 0.035 |   0.068 |  -97.281 | 
     | scan_clk__L3_I0              | A ^ -> Y v | INVXLM     | 0.196 | 0.126 |   0.194 |  -97.155 | 
     | scan_clk__L4_I0              | A v -> Y ^ | INVXLM     | 0.285 | 0.222 |   0.417 |  -96.933 | 
     | scan_clk__L5_I0              | A ^ -> Y v | INVXLM     | 0.247 | 0.215 |   0.632 |  -96.717 | 
     | scan_clk__L6_I0              | A v -> Y ^ | INVXLM     | 0.162 | 0.164 |   0.796 |  -96.554 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.291 | 0.320 |   1.116 |  -96.234 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.109 | 0.127 |   1.243 |  -96.107 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^ | CLKINVX40M | 0.213 | 0.158 |   1.401 |  -95.949 | 
     | U0_RegFile/\regArr_reg[9][0] | CK ^       | SDFFRQX2M  | 0.215 | 0.012 |   1.412 |  -95.938 | 
     +---------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin U0_RegFile/\regArr_reg[7][2] /CK 
Endpoint:   U0_RegFile/\regArr_reg[7][2] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.409
- Setup                         0.345
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.865
- Arrival Time                  3.515
= Slack Time                   97.350
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |           |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                      | scan_rst ^ |           | 0.000 |       |   0.000 |   97.350 | 
     | U5_mux2X1/FE_PHC4_scan_rst           | A ^ -> Y ^ | DLY4X1M   | 0.189 | 0.857 |   0.857 |   98.207 | 
     | U5_mux2X1/U1                         | B ^ -> Y ^ | MX2X6M    | 1.031 | 0.722 |   1.579 |   98.929 | 
     | FE_OFC0_SYNC_REF_SCAN_RST            | A ^ -> Y v | INVX1M    | 0.424 | 0.439 |   2.018 |   99.368 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_SCAN_RST | A v -> Y ^ | INVX6M    | 1.051 | 0.682 |   2.700 |  100.050 | 
     | U0_RegFile/FE_OFC4_SYNC_REF_SCAN_RST | A ^ -> Y ^ | BUFX4M    | 1.105 | 0.790 |   3.490 |  100.840 | 
     | U0_RegFile/\regArr_reg[7][2]         | RN ^       | SDFFRQX2M | 1.105 | 0.024 |   3.515 |  100.865 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |  -97.350 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.038 | 0.034 |   0.034 |  -97.316 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX40M | 0.025 | 0.035 |   0.068 |  -97.282 | 
     | scan_clk__L3_I0              | A ^ -> Y v | INVXLM     | 0.196 | 0.126 |   0.194 |  -97.155 | 
     | scan_clk__L4_I0              | A v -> Y ^ | INVXLM     | 0.285 | 0.222 |   0.417 |  -96.933 | 
     | scan_clk__L5_I0              | A ^ -> Y v | INVXLM     | 0.247 | 0.215 |   0.632 |  -96.718 | 
     | scan_clk__L6_I0              | A v -> Y ^ | INVXLM     | 0.162 | 0.164 |   0.796 |  -96.554 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.291 | 0.320 |   1.116 |  -96.234 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.109 | 0.127 |   1.243 |  -96.107 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^ | CLKINVX40M | 0.213 | 0.158 |   1.401 |  -95.949 | 
     | U0_RegFile/\regArr_reg[7][2] | CK ^       | SDFFRQX2M  | 0.214 | 0.009 |   1.409 |  -95.941 | 
     +---------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin U0_RegFile/\regArr_reg[7][3] /CK 
Endpoint:   U0_RegFile/\regArr_reg[7][3] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.409
- Setup                         0.345
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.864
- Arrival Time                  3.514
= Slack Time                   97.350
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |           |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                      | scan_rst ^ |           | 0.000 |       |   0.000 |   97.350 | 
     | U5_mux2X1/FE_PHC4_scan_rst           | A ^ -> Y ^ | DLY4X1M   | 0.189 | 0.857 |   0.857 |   98.207 | 
     | U5_mux2X1/U1                         | B ^ -> Y ^ | MX2X6M    | 1.031 | 0.722 |   1.579 |   98.929 | 
     | FE_OFC0_SYNC_REF_SCAN_RST            | A ^ -> Y v | INVX1M    | 0.424 | 0.439 |   2.018 |   99.368 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_SCAN_RST | A v -> Y ^ | INVX6M    | 1.051 | 0.682 |   2.700 |  100.050 | 
     | U0_RegFile/FE_OFC4_SYNC_REF_SCAN_RST | A ^ -> Y ^ | BUFX4M    | 1.105 | 0.790 |   3.490 |  100.840 | 
     | U0_RegFile/\regArr_reg[7][3]         | RN ^       | SDFFRQX2M | 1.105 | 0.024 |   3.514 |  100.864 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |  -97.350 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.038 | 0.034 |   0.034 |  -97.316 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX40M | 0.025 | 0.035 |   0.068 |  -97.282 | 
     | scan_clk__L3_I0              | A ^ -> Y v | INVXLM     | 0.196 | 0.126 |   0.194 |  -97.156 | 
     | scan_clk__L4_I0              | A v -> Y ^ | INVXLM     | 0.285 | 0.222 |   0.417 |  -96.933 | 
     | scan_clk__L5_I0              | A ^ -> Y v | INVXLM     | 0.247 | 0.215 |   0.632 |  -96.718 | 
     | scan_clk__L6_I0              | A v -> Y ^ | INVXLM     | 0.162 | 0.164 |   0.796 |  -96.554 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.291 | 0.320 |   1.116 |  -96.234 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.109 | 0.127 |   1.243 |  -96.107 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^ | CLKINVX40M | 0.213 | 0.158 |   1.400 |  -95.949 | 
     | U0_RegFile/\regArr_reg[7][3] | CK ^       | SDFFRQX2M  | 0.214 | 0.008 |   1.409 |  -95.941 | 
     +---------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin U0_RegFile/\RdData_reg[2] /CK 
Endpoint:   U0_RegFile/\RdData_reg[2] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.411
- Setup                         0.344
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.866
- Arrival Time                  3.516
= Slack Time                   97.351
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |           |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                      | scan_rst ^ |           | 0.000 |       |   0.000 |   97.351 | 
     | U5_mux2X1/FE_PHC4_scan_rst           | A ^ -> Y ^ | DLY4X1M   | 0.189 | 0.857 |   0.857 |   98.207 | 
     | U5_mux2X1/U1                         | B ^ -> Y ^ | MX2X6M    | 1.031 | 0.722 |   1.579 |   98.930 | 
     | FE_OFC0_SYNC_REF_SCAN_RST            | A ^ -> Y v | INVX1M    | 0.424 | 0.439 |   2.018 |   99.369 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_SCAN_RST | A v -> Y ^ | INVX6M    | 1.051 | 0.682 |   2.700 |  100.051 | 
     | U0_RegFile/FE_OFC4_SYNC_REF_SCAN_RST | A ^ -> Y ^ | BUFX4M    | 1.105 | 0.790 |   3.490 |  100.841 | 
     | U0_RegFile/\RdData_reg[2]            | RN ^       | SDFFRQX2M | 1.105 | 0.025 |   3.516 |  100.866 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |  -97.351 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.038 | 0.034 |   0.034 |  -97.317 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX40M | 0.025 | 0.035 |   0.068 |  -97.282 | 
     | scan_clk__L3_I0           | A ^ -> Y v | INVXLM     | 0.196 | 0.126 |   0.194 |  -97.156 | 
     | scan_clk__L4_I0           | A v -> Y ^ | INVXLM     | 0.285 | 0.222 |   0.417 |  -96.934 | 
     | scan_clk__L5_I0           | A ^ -> Y v | INVXLM     | 0.247 | 0.215 |   0.632 |  -96.718 | 
     | scan_clk__L6_I0           | A v -> Y ^ | INVXLM     | 0.162 | 0.164 |   0.796 |  -96.555 | 
     | U0_mux2X1/U1              | B ^ -> Y ^ | MX2X6M     | 0.291 | 0.320 |   1.116 |  -96.235 | 
     | REF_SCAN_CLK__L1_I0       | A ^ -> Y v | CLKINVX40M | 0.109 | 0.127 |   1.243 |  -96.108 | 
     | REF_SCAN_CLK__L2_I0       | A v -> Y ^ | CLKINVX40M | 0.213 | 0.158 |   1.400 |  -95.950 | 
     | U0_RegFile/\RdData_reg[2] | CK ^       | SDFFRQX2M  | 0.214 | 0.010 |   1.411 |  -95.940 | 
     +------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin U0_RegFile/\regArr_reg[8][7] /CK 
Endpoint:   U0_RegFile/\regArr_reg[8][7] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.412
- Setup                         0.344
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.867
- Arrival Time                  3.516
= Slack Time                   97.351
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |           |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                      | scan_rst ^ |           | 0.000 |       |   0.000 |   97.351 | 
     | U5_mux2X1/FE_PHC4_scan_rst           | A ^ -> Y ^ | DLY4X1M   | 0.189 | 0.857 |   0.857 |   98.208 | 
     | U5_mux2X1/U1                         | B ^ -> Y ^ | MX2X6M    | 1.031 | 0.722 |   1.579 |   98.930 | 
     | FE_OFC0_SYNC_REF_SCAN_RST            | A ^ -> Y v | INVX1M    | 0.424 | 0.439 |   2.018 |   99.369 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_SCAN_RST | A v -> Y ^ | INVX6M    | 1.051 | 0.682 |   2.700 |  100.051 | 
     | U0_RegFile/FE_OFC4_SYNC_REF_SCAN_RST | A ^ -> Y ^ | BUFX4M    | 1.105 | 0.790 |   3.490 |  100.841 | 
     | U0_RegFile/\regArr_reg[8][7]         | RN ^       | SDFFRQX2M | 1.105 | 0.026 |   3.516 |  100.867 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |  -97.351 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.038 | 0.034 |   0.034 |  -97.317 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX40M | 0.025 | 0.035 |   0.068 |  -97.283 | 
     | scan_clk__L3_I0              | A ^ -> Y v | INVXLM     | 0.196 | 0.126 |   0.194 |  -97.156 | 
     | scan_clk__L4_I0              | A v -> Y ^ | INVXLM     | 0.285 | 0.222 |   0.417 |  -96.934 | 
     | scan_clk__L5_I0              | A ^ -> Y v | INVXLM     | 0.247 | 0.215 |   0.632 |  -96.719 | 
     | scan_clk__L6_I0              | A v -> Y ^ | INVXLM     | 0.162 | 0.164 |   0.796 |  -96.555 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.291 | 0.320 |   1.116 |  -96.235 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.109 | 0.127 |   1.243 |  -96.108 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^ | CLKINVX40M | 0.213 | 0.158 |   1.400 |  -95.950 | 
     | U0_RegFile/\regArr_reg[8][7] | CK ^       | SDFFRQX2M  | 0.215 | 0.011 |   1.411 |  -95.939 | 
     +---------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin U0_RegFile/\regArr_reg[7][5] /CK 
Endpoint:   U0_RegFile/\regArr_reg[7][5] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.410
- Setup                         0.345
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.866
- Arrival Time                  3.515
= Slack Time                   97.351
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |           |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                      | scan_rst ^ |           | 0.000 |       |   0.000 |   97.351 | 
     | U5_mux2X1/FE_PHC4_scan_rst           | A ^ -> Y ^ | DLY4X1M   | 0.189 | 0.857 |   0.857 |   98.208 | 
     | U5_mux2X1/U1                         | B ^ -> Y ^ | MX2X6M    | 1.031 | 0.722 |   1.579 |   98.930 | 
     | FE_OFC0_SYNC_REF_SCAN_RST            | A ^ -> Y v | INVX1M    | 0.424 | 0.439 |   2.018 |   99.369 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_SCAN_RST | A v -> Y ^ | INVX6M    | 1.051 | 0.682 |   2.700 |  100.051 | 
     | U0_RegFile/FE_OFC4_SYNC_REF_SCAN_RST | A ^ -> Y ^ | BUFX4M    | 1.105 | 0.790 |   3.490 |  100.841 | 
     | U0_RegFile/\regArr_reg[7][5]         | RN ^       | SDFFRQX2M | 1.105 | 0.025 |   3.515 |  100.866 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |  -97.351 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.038 | 0.034 |   0.034 |  -97.317 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX40M | 0.025 | 0.035 |   0.068 |  -97.283 | 
     | scan_clk__L3_I0              | A ^ -> Y v | INVXLM     | 0.196 | 0.126 |   0.194 |  -97.156 | 
     | scan_clk__L4_I0              | A v -> Y ^ | INVXLM     | 0.285 | 0.222 |   0.417 |  -96.934 | 
     | scan_clk__L5_I0              | A ^ -> Y v | INVXLM     | 0.247 | 0.215 |   0.632 |  -96.719 | 
     | scan_clk__L6_I0              | A v -> Y ^ | INVXLM     | 0.162 | 0.164 |   0.796 |  -96.555 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.291 | 0.320 |   1.116 |  -96.235 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.109 | 0.127 |   1.243 |  -96.108 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^ | CLKINVX40M | 0.213 | 0.158 |   1.400 |  -95.950 | 
     | U0_RegFile/\regArr_reg[7][5] | CK ^       | SDFFRQX2M  | 0.214 | 0.010 |   1.410 |  -95.940 | 
     +---------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin U0_RegFile/\regArr_reg[9][6] /CK 
Endpoint:   U0_RegFile/\regArr_reg[9][6] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.407
- Setup                         0.345
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.863
- Arrival Time                  3.512
= Slack Time                   97.351
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |           |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                      | scan_rst ^ |           | 0.000 |       |   0.000 |   97.351 | 
     | U5_mux2X1/FE_PHC4_scan_rst           | A ^ -> Y ^ | DLY4X1M   | 0.189 | 0.857 |   0.857 |   98.208 | 
     | U5_mux2X1/U1                         | B ^ -> Y ^ | MX2X6M    | 1.031 | 0.722 |   1.579 |   98.930 | 
     | FE_OFC0_SYNC_REF_SCAN_RST            | A ^ -> Y v | INVX1M    | 0.424 | 0.439 |   2.018 |   99.369 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_SCAN_RST | A v -> Y ^ | INVX6M    | 1.051 | 0.682 |   2.700 |  100.051 | 
     | U0_RegFile/FE_OFC4_SYNC_REF_SCAN_RST | A ^ -> Y ^ | BUFX4M    | 1.105 | 0.790 |   3.490 |  100.841 | 
     | U0_RegFile/\regArr_reg[9][6]         | RN ^       | SDFFRQX2M | 1.105 | 0.022 |   3.512 |  100.863 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |  -97.351 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.038 | 0.034 |   0.034 |  -97.317 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX40M | 0.025 | 0.035 |   0.068 |  -97.283 | 
     | scan_clk__L3_I0              | A ^ -> Y v | INVXLM     | 0.196 | 0.126 |   0.194 |  -97.156 | 
     | scan_clk__L4_I0              | A v -> Y ^ | INVXLM     | 0.285 | 0.222 |   0.417 |  -96.934 | 
     | scan_clk__L5_I0              | A ^ -> Y v | INVXLM     | 0.247 | 0.215 |   0.632 |  -96.719 | 
     | scan_clk__L6_I0              | A v -> Y ^ | INVXLM     | 0.162 | 0.164 |   0.796 |  -96.555 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.291 | 0.320 |   1.116 |  -96.235 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.109 | 0.127 |   1.243 |  -96.108 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^ | CLKINVX40M | 0.213 | 0.158 |   1.401 |  -95.950 | 
     | U0_RegFile/\regArr_reg[9][6] | CK ^       | SDFFRQX2M  | 0.214 | 0.007 |   1.407 |  -95.944 | 
     +---------------------------------------------------------------------------------------------+ 

