Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Oct 17 22:07:57 2025
| Host         : LAPTOP-H2R0E34P running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    23 |
|    Minimum number of control sets                        |    23 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    80 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    23 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     1 |
| >= 16              |    13 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              74 |           24 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              26 |           12 |
| Yes          | No                    | No                     |             347 |           92 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              89 |           25 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
| Clock Signal |                                                            Enable Signal                                                           |                                                                       Set/Reset Signal                                                                      | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------+------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state11                                                                                             | bd_0_i/hls_inst/inst/select_ln43_reg_357[8]_i_1_n_0                                                                                                         |                1 |              4 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/add_ln282_fu_840                                                 | bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/flow_control_loop_pipe_sequential_init_U/j_fu_80[0]                                       |                1 |              4 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter1_reg[0] | bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0[0]                               |                3 |              5 |         1.67 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/add_ln282_fu_840                                                 |                                                                                                                                                             |                1 |              5 |         5.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/add_ln282_fu_840                                                 | bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/flow_control_loop_pipe_sequential_init_U/ap_block_pp0_stage0_subdone_grp0_done_reg_reg[0] |                1 |              5 |         5.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/tmp_7_reg_3720                                                   |                                                                                                                                                             |                3 |              8 |         2.67 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_CS_fsm_reg[0][0]                 |                                                                                                                                                             |                2 |              8 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_dut_Pipeline_residual_loop_fu_101/flow_control_loop_pipe_sequential_init_U/E[0]                           |                                                                                                                                                             |                4 |              9 |         2.25 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/ce1                                                              |                                                                                                                                                             |                2 |             12 |         6.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/E[0]                                | bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ain_s1[14]_i_1_n_0                                           |                7 |             15 |         2.14 |
|  ap_clk      |                                                                                                                                    | bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/SR[0]                                                                                                    |               12 |             26 |         2.17 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state9                                                                                              | bd_0_i/hls_inst/inst/empty_17_reg_347                                                                                                                       |                6 |             26 |         4.33 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state10                                                                                             |                                                                                                                                                             |                6 |             26 |         4.33 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/ap_enable_reg_pp0_iter0_reg_reg[0]  | bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/flow_control_loop_pipe_sequential_init_U/ap_block_pp0_stage0_subdone_grp0_done_reg_reg[0] |                6 |             30 |         5.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/load_p1                                                                         |                                                                                                                                                             |                9 |             32 |         3.56 |
|  ap_clk      | bd_0_i/hls_inst/inst/regslice_both_in_s_V_data_V_U/load_p2                                                                         |                                                                                                                                                             |                7 |             32 |         4.57 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state3                                                                                              |                                                                                                                                                             |                7 |             32 |         4.57 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state5                                                                                              |                                                                                                                                                             |                8 |             32 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state1                                                                                              |                                                                                                                                                             |                7 |             33 |         4.71 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state6                                                                                              |                                                                                                                                                             |                8 |             33 |         4.12 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state7                                                                                              |                                                                                                                                                             |                7 |             33 |         4.71 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_dut_Pipeline_burst_loop_inner_loop_fu_86/icmp_30ns_30ns_1_2_1_U1/base/E[0]                                |                                                                                                                                                             |               21 |             52 |         2.48 |
|  ap_clk      |                                                                                                                                    |                                                                                                                                                             |               24 |             74 |         3.08 |
+--------------+------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


