head	1.1;
access;
symbols
	gdb_7_6_1-2013-08-30-release:1.1
	gdb_7_6-2013-04-26-release:1.1
	gdb_7_6-branch:1.1.0.42
	gdb_7_6-2013-03-12-branchpoint:1.1
	gdb_7_5_1-2012-11-29-release:1.1
	gdb_7_5-2012-08-17-release:1.1
	gdb_7_5-branch:1.1.0.40
	gdb_7_5-2012-07-18-branchpoint:1.1
	gdb_7_4_1-2012-04-26-release:1.1
	gdb_7_4-2012-01-24-release:1.1
	gdb_7_4-branch:1.1.0.38
	gdb_7_4-2011-12-13-branchpoint:1.1
	gdb_7_3_1-2011-09-04-release:1.1
	gdb_7_3-2011-07-26-release:1.1
	gdb_7_3-branch:1.1.0.36
	gdb_7_3-2011-04-01-branchpoint:1.1
	gdb_7_2-2010-09-02-release:1.1
	gdb_7_2-branch:1.1.0.34
	gdb_7_2-2010-07-07-branchpoint:1.1
	gdb_7_1-2010-03-18-release:1.1
	gdb_7_1-branch:1.1.0.32
	gdb_7_1-2010-02-18-branchpoint:1.1
	gdb_7_0_1-2009-12-22-release:1.1
	gdb_7_0-2009-10-06-release:1.1
	gdb_7_0-branch:1.1.0.30
	gdb_7_0-2009-09-16-branchpoint:1.1
	arc-sim-20090309:1.1
	msnyder-checkpoint-072509-branch:1.1.0.28
	msnyder-checkpoint-072509-branchpoint:1.1
	arc-insight_6_8-branch:1.1.0.26
	arc-insight_6_8-branchpoint:1.1
	insight_6_8-branch:1.1.0.24
	insight_6_8-branchpoint:1.1
	reverse-20081226-branch:1.1.0.22
	reverse-20081226-branchpoint:1.1
	multiprocess-20081120-branch:1.1.0.20
	multiprocess-20081120-branchpoint:1.1
	reverse-20080930-branch:1.1.0.18
	reverse-20080930-branchpoint:1.1
	reverse-20080717-branch:1.1.0.16
	reverse-20080717-branchpoint:1.1
	msnyder-reverse-20080609-branch:1.1.0.14
	msnyder-reverse-20080609-branchpoint:1.1
	drow-reverse-20070409-branch:1.1.0.12
	drow-reverse-20070409-branchpoint:1.1
	gdb_6_8-2008-03-27-release:1.1
	gdb_6_8-branch:1.1.0.10
	gdb_6_8-2008-02-26-branchpoint:1.1
	gdb_6_7_1-2007-10-29-release:1.1
	gdb_6_7-2007-10-10-release:1.1
	gdb_6_7-branch:1.1.0.8
	gdb_6_7-2007-09-07-branchpoint:1.1
	gdb-csl-arm-20051020-branch:1.1.0.6
	gdb-csl-arm-20051020-branchpoint:1.1
	cagney_tramp-20040309-branch:1.1.0.4
	cagney_tramp-20040309-branchpoint:1.1
	cagney_convert-20030606-branch:1.1.0.2
	cagney_convert-20030606-branchpoint:1.1;
locks; strict;
comment	@# @;


1.1
date	2002.02.01.11.44.28;	author bje;	state Exp;
branches
	1.1.4.1;
next	;

1.1.4.1
date	2004.03.21.23.57.45;	author cagney;	state dead;
branches;
next	;


desc
@@


1.1
log
@* Contribute Hitachi SH5 simulator.
@
text
@# sh testcase for ftrv xmtrx, $fvn -*- Asm -*-
# mach: all
# as: -isa=shcompact
# ld: -m shelf32

	.include "compact/testutils.inc"

	# set the fr bit in the fpscr
	.macro _setfr
	sts fpscr, r7
	mov #32, r8
	shll16 r8
	or r8, r7
	lds r7, fpscr
	.endm

	# clear the fr bit
	.macro _clrfr
	sts fpscr, r7
	mov #32, r8
	shll16 r8
	not r8, r8
	and r8, r7
	lds r7, fpscr
	.endm

	.macro incr old new
	fldi1 \new
	fadd \old, \new
	.endm

	start
	_setfr
popmtrx:
	# 1.0.
	fldi1 fr0
	# 2.0.
	fldi1 fr1
	fadd fr1, fr1

	incr fr1, fr2
	incr fr2, fr3
	incr fr3, fr4
	incr fr4, fr5
	incr fr5, fr6
	incr fr6, fr7
	incr fr7, fr8
	incr fr8, fr9
	incr fr9, fr10
	incr fr10, fr11
	incr fr11, fr12
	incr fr12, fr13
	incr fr13, fr14
	incr fr14, fr15

popvect:
	# Swtich fp banks.
	_clrfr
	fldi1 fr4
	fldi1 fr5
	fadd fr5, fr5
	fldi1 fr6
	fadd fr5, fr6
	fldi1 fr7
	fadd fr6, fr7

ftrv:
	# fr[4,7] should contain the results:
	# { 30, 70, 110, 150 }.
	ftrv xmtrx, fv4

okay:
	pass

@


1.1.4.1
log
@Merge with mainline cagney_tramp-20040321-mergepoint.
@
text
@@

