#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x19ef590 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x19ef720 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x19e78f0 .functor NOT 1, L_0x1a1f890, C4<0>, C4<0>, C4<0>;
L_0x1a1f150 .functor XOR 1, L_0x1a1f500, L_0x1a1f5c0, C4<0>, C4<0>;
L_0x1a1f780 .functor XOR 1, L_0x1a1f150, L_0x1a1f6b0, C4<0>, C4<0>;
v0x1a1ca10_0 .net *"_ivl_10", 0 0, L_0x1a1f6b0;  1 drivers
v0x1a1cb10_0 .net *"_ivl_12", 0 0, L_0x1a1f780;  1 drivers
v0x1a1cbf0_0 .net *"_ivl_2", 0 0, L_0x1a1f460;  1 drivers
v0x1a1ccb0_0 .net *"_ivl_4", 0 0, L_0x1a1f500;  1 drivers
v0x1a1cd90_0 .net *"_ivl_6", 0 0, L_0x1a1f5c0;  1 drivers
v0x1a1cec0_0 .net *"_ivl_8", 0 0, L_0x1a1f150;  1 drivers
v0x1a1cfa0_0 .var "clk", 0 0;
v0x1a1d040_0 .net "f_dut", 0 0, L_0x1a1f280;  1 drivers
v0x1a1d0e0_0 .net "f_ref", 0 0, L_0x1a1e1c0;  1 drivers
v0x1a1d180_0 .var/2u "stats1", 159 0;
v0x1a1d220_0 .var/2u "strobe", 0 0;
v0x1a1d2c0_0 .net "tb_match", 0 0, L_0x1a1f890;  1 drivers
v0x1a1d380_0 .net "tb_mismatch", 0 0, L_0x19e78f0;  1 drivers
v0x1a1d440_0 .net "wavedrom_enable", 0 0, v0x1a1b0b0_0;  1 drivers
v0x1a1d4e0_0 .net "wavedrom_title", 511 0, v0x1a1b170_0;  1 drivers
v0x1a1d5b0_0 .net "x1", 0 0, v0x1a1b230_0;  1 drivers
v0x1a1d650_0 .net "x2", 0 0, v0x1a1b2d0_0;  1 drivers
v0x1a1d800_0 .net "x3", 0 0, v0x1a1b3c0_0;  1 drivers
L_0x1a1f460 .concat [ 1 0 0 0], L_0x1a1e1c0;
L_0x1a1f500 .concat [ 1 0 0 0], L_0x1a1e1c0;
L_0x1a1f5c0 .concat [ 1 0 0 0], L_0x1a1f280;
L_0x1a1f6b0 .concat [ 1 0 0 0], L_0x1a1e1c0;
L_0x1a1f890 .cmp/eeq 1, L_0x1a1f460, L_0x1a1f780;
S_0x19ef8b0 .scope module, "good1" "reference_module" 3 95, 3 4 0, S_0x19ef720;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0x19dbe70 .functor NOT 1, v0x1a1b3c0_0, C4<0>, C4<0>, C4<0>;
L_0x19effd0 .functor AND 1, L_0x19dbe70, v0x1a1b2d0_0, C4<1>, C4<1>;
L_0x19e7960 .functor NOT 1, v0x1a1b230_0, C4<0>, C4<0>, C4<0>;
L_0x1a1daa0 .functor AND 1, L_0x19effd0, L_0x19e7960, C4<1>, C4<1>;
L_0x1a1db70 .functor NOT 1, v0x1a1b3c0_0, C4<0>, C4<0>, C4<0>;
L_0x1a1dbe0 .functor AND 1, L_0x1a1db70, v0x1a1b2d0_0, C4<1>, C4<1>;
L_0x1a1dc90 .functor AND 1, L_0x1a1dbe0, v0x1a1b230_0, C4<1>, C4<1>;
L_0x1a1dd50 .functor OR 1, L_0x1a1daa0, L_0x1a1dc90, C4<0>, C4<0>;
L_0x1a1deb0 .functor NOT 1, v0x1a1b2d0_0, C4<0>, C4<0>, C4<0>;
L_0x1a1df20 .functor AND 1, v0x1a1b3c0_0, L_0x1a1deb0, C4<1>, C4<1>;
L_0x1a1e040 .functor AND 1, L_0x1a1df20, v0x1a1b230_0, C4<1>, C4<1>;
L_0x1a1e0b0 .functor OR 1, L_0x1a1dd50, L_0x1a1e040, C4<0>, C4<0>;
L_0x1a1e230 .functor AND 1, v0x1a1b3c0_0, v0x1a1b2d0_0, C4<1>, C4<1>;
L_0x1a1e2a0 .functor AND 1, L_0x1a1e230, v0x1a1b230_0, C4<1>, C4<1>;
L_0x1a1e1c0 .functor OR 1, L_0x1a1e0b0, L_0x1a1e2a0, C4<0>, C4<0>;
v0x19e7b60_0 .net *"_ivl_0", 0 0, L_0x19dbe70;  1 drivers
v0x19e7c00_0 .net *"_ivl_10", 0 0, L_0x1a1dbe0;  1 drivers
v0x19dbee0_0 .net *"_ivl_12", 0 0, L_0x1a1dc90;  1 drivers
v0x1a19a10_0 .net *"_ivl_14", 0 0, L_0x1a1dd50;  1 drivers
v0x1a19af0_0 .net *"_ivl_16", 0 0, L_0x1a1deb0;  1 drivers
v0x1a19c20_0 .net *"_ivl_18", 0 0, L_0x1a1df20;  1 drivers
v0x1a19d00_0 .net *"_ivl_2", 0 0, L_0x19effd0;  1 drivers
v0x1a19de0_0 .net *"_ivl_20", 0 0, L_0x1a1e040;  1 drivers
v0x1a19ec0_0 .net *"_ivl_22", 0 0, L_0x1a1e0b0;  1 drivers
v0x1a1a030_0 .net *"_ivl_24", 0 0, L_0x1a1e230;  1 drivers
v0x1a1a110_0 .net *"_ivl_26", 0 0, L_0x1a1e2a0;  1 drivers
v0x1a1a1f0_0 .net *"_ivl_4", 0 0, L_0x19e7960;  1 drivers
v0x1a1a2d0_0 .net *"_ivl_6", 0 0, L_0x1a1daa0;  1 drivers
v0x1a1a3b0_0 .net *"_ivl_8", 0 0, L_0x1a1db70;  1 drivers
v0x1a1a490_0 .net "f", 0 0, L_0x1a1e1c0;  alias, 1 drivers
v0x1a1a550_0 .net "x1", 0 0, v0x1a1b230_0;  alias, 1 drivers
v0x1a1a610_0 .net "x2", 0 0, v0x1a1b2d0_0;  alias, 1 drivers
v0x1a1a6d0_0 .net "x3", 0 0, v0x1a1b3c0_0;  alias, 1 drivers
S_0x1a1a810 .scope module, "stim1" "stimulus_gen" 3 89, 3 19 0, S_0x19ef720;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x3";
    .port_info 2 /OUTPUT 1 "x2";
    .port_info 3 /OUTPUT 1 "x1";
    .port_info 4 /OUTPUT 512 "wavedrom_title";
    .port_info 5 /OUTPUT 1 "wavedrom_enable";
v0x1a1aff0_0 .net "clk", 0 0, v0x1a1cfa0_0;  1 drivers
v0x1a1b0b0_0 .var "wavedrom_enable", 0 0;
v0x1a1b170_0 .var "wavedrom_title", 511 0;
v0x1a1b230_0 .var "x1", 0 0;
v0x1a1b2d0_0 .var "x2", 0 0;
v0x1a1b3c0_0 .var "x3", 0 0;
E_0x19ea470/0 .event negedge, v0x1a1aff0_0;
E_0x19ea470/1 .event posedge, v0x1a1aff0_0;
E_0x19ea470 .event/or E_0x19ea470/0, E_0x19ea470/1;
E_0x19ea230 .event negedge, v0x1a1aff0_0;
E_0x19d59f0 .event posedge, v0x1a1aff0_0;
S_0x1a1aaf0 .scope task, "wavedrom_start" "wavedrom_start" 3 31, 3 31 0, S_0x1a1a810;
 .timescale -12 -12;
v0x1a1acf0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1a1adf0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 34, 3 34 0, S_0x1a1a810;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1a1b4c0 .scope module, "top_module1" "top_module" 3 101, 4 1 0, S_0x19ef720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0x1a1e4d0 .functor NOT 1, v0x1a1b3c0_0, C4<0>, C4<0>, C4<0>;
L_0x1a1e650 .functor AND 1, L_0x1a1e4d0, v0x1a1b2d0_0, C4<1>, C4<1>;
L_0x1a1e840 .functor AND 1, L_0x1a1e650, v0x1a1b230_0, C4<1>, C4<1>;
L_0x1a1ea10 .functor NOT 1, v0x1a1b2d0_0, C4<0>, C4<0>, C4<0>;
L_0x1a1eab0 .functor AND 1, v0x1a1b3c0_0, L_0x1a1ea10, C4<1>, C4<1>;
L_0x1a1eb70 .functor AND 1, L_0x1a1eab0, v0x1a1b230_0, C4<1>, C4<1>;
L_0x1a1ec70 .functor OR 1, L_0x1a1e840, L_0x1a1eb70, C4<0>, C4<0>;
L_0x1a1ed80 .functor AND 1, v0x1a1b3c0_0, v0x1a1b2d0_0, C4<1>, C4<1>;
L_0x1a1ee40 .functor NOT 1, v0x1a1b230_0, C4<0>, C4<0>, C4<0>;
L_0x1a1eeb0 .functor AND 1, L_0x1a1ed80, L_0x1a1ee40, C4<1>, C4<1>;
L_0x1a1f020 .functor OR 1, L_0x1a1ec70, L_0x1a1eeb0, C4<0>, C4<0>;
L_0x1a1f0e0 .functor AND 1, v0x1a1b3c0_0, v0x1a1b2d0_0, C4<1>, C4<1>;
L_0x1a1f1c0 .functor AND 1, L_0x1a1f0e0, v0x1a1b230_0, C4<1>, C4<1>;
L_0x1a1f280 .functor OR 1, L_0x1a1f020, L_0x1a1f1c0, C4<0>, C4<0>;
v0x1a1b6d0_0 .net *"_ivl_0", 0 0, L_0x1a1e4d0;  1 drivers
v0x1a1b7b0_0 .net *"_ivl_10", 0 0, L_0x1a1eb70;  1 drivers
v0x1a1b890_0 .net *"_ivl_12", 0 0, L_0x1a1ec70;  1 drivers
v0x1a1b980_0 .net *"_ivl_14", 0 0, L_0x1a1ed80;  1 drivers
v0x1a1ba60_0 .net *"_ivl_16", 0 0, L_0x1a1ee40;  1 drivers
v0x1a1bb90_0 .net *"_ivl_18", 0 0, L_0x1a1eeb0;  1 drivers
v0x1a1bc70_0 .net *"_ivl_2", 0 0, L_0x1a1e650;  1 drivers
v0x1a1bd50_0 .net *"_ivl_20", 0 0, L_0x1a1f020;  1 drivers
v0x1a1be30_0 .net *"_ivl_22", 0 0, L_0x1a1f0e0;  1 drivers
v0x1a1bfa0_0 .net *"_ivl_24", 0 0, L_0x1a1f1c0;  1 drivers
v0x1a1c080_0 .net *"_ivl_4", 0 0, L_0x1a1e840;  1 drivers
v0x1a1c160_0 .net *"_ivl_6", 0 0, L_0x1a1ea10;  1 drivers
v0x1a1c240_0 .net *"_ivl_8", 0 0, L_0x1a1eab0;  1 drivers
v0x1a1c320_0 .net "f", 0 0, L_0x1a1f280;  alias, 1 drivers
v0x1a1c3e0_0 .net "x1", 0 0, v0x1a1b230_0;  alias, 1 drivers
v0x1a1c480_0 .net "x2", 0 0, v0x1a1b2d0_0;  alias, 1 drivers
v0x1a1c570_0 .net "x3", 0 0, v0x1a1b3c0_0;  alias, 1 drivers
S_0x1a1c7f0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 109, 3 109 0, S_0x19ef720;
 .timescale -12 -12;
E_0x19ea6c0 .event anyedge, v0x1a1d220_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1a1d220_0;
    %nor/r;
    %assign/vec4 v0x1a1d220_0, 0;
    %wait E_0x19ea6c0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1a1a810;
T_3 ;
    %pushi/vec4 7, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1a1b230_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a1b2d0_0, 0;
    %assign/vec4 v0x1a1b3c0_0, 0;
    %wait E_0x19ea230;
    %pushi/vec4 8, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x19d59f0;
    %load/vec4 v0x1a1b3c0_0;
    %load/vec4 v0x1a1b2d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1a1b230_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1a1b230_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a1b2d0_0, 0;
    %assign/vec4 v0x1a1b3c0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x19ea230;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1a1adf0;
    %join;
    %pushi/vec4 40, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x19ea470;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_func 3 46 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0x1a1b230_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a1b2d0_0, 0;
    %assign/vec4 v0x1a1b3c0_0, 0;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x19ef720;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a1cfa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a1d220_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x19ef720;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1a1cfa0_0;
    %inv;
    %store/vec4 v0x1a1cfa0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x19ef720;
T_6 ;
    %vpi_call/w 3 81 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 82 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1a1aff0_0, v0x1a1d380_0, v0x1a1d800_0, v0x1a1d650_0, v0x1a1d5b0_0, v0x1a1d0e0_0, v0x1a1d040_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x19ef720;
T_7 ;
    %load/vec4 v0x1a1d180_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1a1d180_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1a1d180_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 118 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "f", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 119 "$display", "Hint: Output '%s' has no mismatches.", "f" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1a1d180_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1a1d180_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 121 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 122 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1a1d180_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1a1d180_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 123 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x19ef720;
T_8 ;
    %wait E_0x19ea470;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1a1d180_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a1d180_0, 4, 32;
    %load/vec4 v0x1a1d2c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1a1d180_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 134 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a1d180_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1a1d180_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a1d180_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1a1d0e0_0;
    %load/vec4 v0x1a1d0e0_0;
    %load/vec4 v0x1a1d040_0;
    %xor;
    %load/vec4 v0x1a1d0e0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1a1d180_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a1d180_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1a1d180_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a1d180_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/truthtable1/truthtable1_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can1_depth10/human/truthtable1/iter7/response0/top_module.sv";
