ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 1


   1              	/*******************************************************************************
   2              	* File Name: CyBootAsmGnu.s
   3              	* Version 4.20
   4              	*
   5              	*  Description:
   6              	*   Assembly routines for GNU as.
   7              	*
   8              	********************************************************************************
   9              	* Copyright 2010-2014, Cypress Semiconductor Corporation.  All rights reserved.
  10              	* You may use this file only in accordance with the license, terms, conditions,
  11              	* disclaimers, and limitations in the end user license agreement accompanying
  12              	* the software package with which this file was provided.
  13              	*******************************************************************************/
  14              	
  15              	.syntax unified
  16              	.text
  17              	.thumb
  18              	.include "cyfittergnu.inc"
   1              	.ifndef INCLUDED_CYFITTERGNU_INC
   2              	.set INCLUDED_CYFITTERGNU_INC, 1
   3              	.include "cydevicegnu_trm.inc"
   1              	/*******************************************************************************
   2              	* FILENAME: cydevicegnu_trm.inc
   3              	* 
   4              	* PSoC Creator  3.1 SP1
   5              	*
   6              	* DESCRIPTION:
   7              	* This file provides all of the address values for the entire PSoC device.
   8              	* This file is automatically generated by PSoC Creator.
   9              	*
  10              	********************************************************************************
  11              	* Copyright 2008-2013, Cypress Semiconductor Corporation.  All rights reserved.
  12              	* You may use this file only in accordance with the license, terms, conditions, 
  13              	* disclaimers, and limitations in the end user license agreement accompanying 
  14              	* the software package with which this file was provided.
  15              	********************************************************************************/
  16              	
  17              	.set CYDEV_FLASH_BASE, 0x00000000
  18              	.set CYDEV_FLASH_SIZE, 0x00008000
  19              	.set CYREG_FLASH_DATA_MBASE, 0x00000000
  20              	.set CYREG_FLASH_DATA_MSIZE, 0x00008000
  21              	.set CYDEV_SFLASH_BASE, 0x0ffff000
  22              	.set CYDEV_SFLASH_SIZE, 0x00000200
  23              	.set CYREG_SFLASH_PROT_ROW00, 0x0ffff000
  24              	.set CYREG_SFLASH_PROT_ROW01, 0x0ffff001
  25              	.set CYREG_SFLASH_PROT_ROW02, 0x0ffff002
  26              	.set CYREG_SFLASH_PROT_ROW03, 0x0ffff003
  27              	.set CYREG_SFLASH_PROT_ROW04, 0x0ffff004
  28              	.set CYREG_SFLASH_PROT_ROW05, 0x0ffff005
  29              	.set CYREG_SFLASH_PROT_ROW06, 0x0ffff006
  30              	.set CYREG_SFLASH_PROT_ROW07, 0x0ffff007
  31              	.set CYREG_SFLASH_PROT_ROW08, 0x0ffff008
  32              	.set CYREG_SFLASH_PROT_ROW09, 0x0ffff009
  33              	.set CYREG_SFLASH_PROT_ROW10, 0x0ffff00a
  34              	.set CYREG_SFLASH_PROT_ROW11, 0x0ffff00b
  35              	.set CYREG_SFLASH_PROT_ROW12, 0x0ffff00c
  36              	.set CYREG_SFLASH_PROT_ROW13, 0x0ffff00d
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 2


  37              	.set CYREG_SFLASH_PROT_ROW14, 0x0ffff00e
  38              	.set CYREG_SFLASH_PROT_ROW15, 0x0ffff00f
  39              	.set CYREG_SFLASH_PROT_ROW16, 0x0ffff010
  40              	.set CYREG_SFLASH_PROT_ROW17, 0x0ffff011
  41              	.set CYREG_SFLASH_PROT_ROW18, 0x0ffff012
  42              	.set CYREG_SFLASH_PROT_ROW19, 0x0ffff013
  43              	.set CYREG_SFLASH_PROT_ROW20, 0x0ffff014
  44              	.set CYREG_SFLASH_PROT_ROW21, 0x0ffff015
  45              	.set CYREG_SFLASH_PROT_ROW22, 0x0ffff016
  46              	.set CYREG_SFLASH_PROT_ROW23, 0x0ffff017
  47              	.set CYREG_SFLASH_PROT_ROW24, 0x0ffff018
  48              	.set CYREG_SFLASH_PROT_ROW25, 0x0ffff019
  49              	.set CYREG_SFLASH_PROT_ROW26, 0x0ffff01a
  50              	.set CYREG_SFLASH_PROT_ROW27, 0x0ffff01b
  51              	.set CYREG_SFLASH_PROT_ROW28, 0x0ffff01c
  52              	.set CYREG_SFLASH_PROT_ROW29, 0x0ffff01d
  53              	.set CYREG_SFLASH_PROT_ROW30, 0x0ffff01e
  54              	.set CYREG_SFLASH_PROT_ROW31, 0x0ffff01f
  55              	.set CYREG_SFLASH_PROT_ROW32, 0x0ffff020
  56              	.set CYREG_SFLASH_PROT_ROW33, 0x0ffff021
  57              	.set CYREG_SFLASH_PROT_ROW34, 0x0ffff022
  58              	.set CYREG_SFLASH_PROT_ROW35, 0x0ffff023
  59              	.set CYREG_SFLASH_PROT_ROW36, 0x0ffff024
  60              	.set CYREG_SFLASH_PROT_ROW37, 0x0ffff025
  61              	.set CYREG_SFLASH_PROT_ROW38, 0x0ffff026
  62              	.set CYREG_SFLASH_PROT_ROW39, 0x0ffff027
  63              	.set CYREG_SFLASH_PROT_ROW40, 0x0ffff028
  64              	.set CYREG_SFLASH_PROT_ROW41, 0x0ffff029
  65              	.set CYREG_SFLASH_PROT_ROW42, 0x0ffff02a
  66              	.set CYREG_SFLASH_PROT_ROW43, 0x0ffff02b
  67              	.set CYREG_SFLASH_PROT_ROW44, 0x0ffff02c
  68              	.set CYREG_SFLASH_PROT_ROW45, 0x0ffff02d
  69              	.set CYREG_SFLASH_PROT_ROW46, 0x0ffff02e
  70              	.set CYREG_SFLASH_PROT_ROW47, 0x0ffff02f
  71              	.set CYREG_SFLASH_PROT_ROW48, 0x0ffff030
  72              	.set CYREG_SFLASH_PROT_ROW49, 0x0ffff031
  73              	.set CYREG_SFLASH_PROT_ROW50, 0x0ffff032
  74              	.set CYREG_SFLASH_PROT_ROW51, 0x0ffff033
  75              	.set CYREG_SFLASH_PROT_ROW52, 0x0ffff034
  76              	.set CYREG_SFLASH_PROT_ROW53, 0x0ffff035
  77              	.set CYREG_SFLASH_PROT_ROW54, 0x0ffff036
  78              	.set CYREG_SFLASH_PROT_ROW55, 0x0ffff037
  79              	.set CYREG_SFLASH_PROT_ROW56, 0x0ffff038
  80              	.set CYREG_SFLASH_PROT_ROW57, 0x0ffff039
  81              	.set CYREG_SFLASH_PROT_ROW58, 0x0ffff03a
  82              	.set CYREG_SFLASH_PROT_ROW59, 0x0ffff03b
  83              	.set CYREG_SFLASH_PROT_ROW60, 0x0ffff03c
  84              	.set CYREG_SFLASH_PROT_ROW61, 0x0ffff03d
  85              	.set CYREG_SFLASH_PROT_ROW62, 0x0ffff03e
  86              	.set CYREG_SFLASH_PROT_ROW63, 0x0ffff03f
  87              	.set CYREG_SFLASH_PROT_PROTECTION, 0x0ffff07f
  88              	.set CYREG_SFLASH_AV_PAIRS_8B000, 0x0ffff080
  89              	.set CYREG_SFLASH_AV_PAIRS_8B001, 0x0ffff081
  90              	.set CYREG_SFLASH_AV_PAIRS_8B002, 0x0ffff082
  91              	.set CYREG_SFLASH_AV_PAIRS_8B003, 0x0ffff083
  92              	.set CYREG_SFLASH_AV_PAIRS_8B004, 0x0ffff084
  93              	.set CYREG_SFLASH_AV_PAIRS_8B005, 0x0ffff085
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 3


  94              	.set CYREG_SFLASH_AV_PAIRS_8B006, 0x0ffff086
  95              	.set CYREG_SFLASH_AV_PAIRS_8B007, 0x0ffff087
  96              	.set CYREG_SFLASH_AV_PAIRS_8B008, 0x0ffff088
  97              	.set CYREG_SFLASH_AV_PAIRS_8B009, 0x0ffff089
  98              	.set CYREG_SFLASH_AV_PAIRS_8B010, 0x0ffff08a
  99              	.set CYREG_SFLASH_AV_PAIRS_8B011, 0x0ffff08b
 100              	.set CYREG_SFLASH_AV_PAIRS_8B012, 0x0ffff08c
 101              	.set CYREG_SFLASH_AV_PAIRS_8B013, 0x0ffff08d
 102              	.set CYREG_SFLASH_AV_PAIRS_8B014, 0x0ffff08e
 103              	.set CYREG_SFLASH_AV_PAIRS_8B015, 0x0ffff08f
 104              	.set CYREG_SFLASH_AV_PAIRS_8B016, 0x0ffff090
 105              	.set CYREG_SFLASH_AV_PAIRS_8B017, 0x0ffff091
 106              	.set CYREG_SFLASH_AV_PAIRS_8B018, 0x0ffff092
 107              	.set CYREG_SFLASH_AV_PAIRS_8B019, 0x0ffff093
 108              	.set CYREG_SFLASH_AV_PAIRS_8B020, 0x0ffff094
 109              	.set CYREG_SFLASH_AV_PAIRS_8B021, 0x0ffff095
 110              	.set CYREG_SFLASH_AV_PAIRS_8B022, 0x0ffff096
 111              	.set CYREG_SFLASH_AV_PAIRS_8B023, 0x0ffff097
 112              	.set CYREG_SFLASH_AV_PAIRS_8B024, 0x0ffff098
 113              	.set CYREG_SFLASH_AV_PAIRS_8B025, 0x0ffff099
 114              	.set CYREG_SFLASH_AV_PAIRS_8B026, 0x0ffff09a
 115              	.set CYREG_SFLASH_AV_PAIRS_8B027, 0x0ffff09b
 116              	.set CYREG_SFLASH_AV_PAIRS_8B028, 0x0ffff09c
 117              	.set CYREG_SFLASH_AV_PAIRS_8B029, 0x0ffff09d
 118              	.set CYREG_SFLASH_AV_PAIRS_8B030, 0x0ffff09e
 119              	.set CYREG_SFLASH_AV_PAIRS_8B031, 0x0ffff09f
 120              	.set CYREG_SFLASH_AV_PAIRS_8B032, 0x0ffff0a0
 121              	.set CYREG_SFLASH_AV_PAIRS_8B033, 0x0ffff0a1
 122              	.set CYREG_SFLASH_AV_PAIRS_8B034, 0x0ffff0a2
 123              	.set CYREG_SFLASH_AV_PAIRS_8B035, 0x0ffff0a3
 124              	.set CYREG_SFLASH_AV_PAIRS_8B036, 0x0ffff0a4
 125              	.set CYREG_SFLASH_AV_PAIRS_8B037, 0x0ffff0a5
 126              	.set CYREG_SFLASH_AV_PAIRS_8B038, 0x0ffff0a6
 127              	.set CYREG_SFLASH_AV_PAIRS_8B039, 0x0ffff0a7
 128              	.set CYREG_SFLASH_AV_PAIRS_8B040, 0x0ffff0a8
 129              	.set CYREG_SFLASH_AV_PAIRS_8B041, 0x0ffff0a9
 130              	.set CYREG_SFLASH_AV_PAIRS_8B042, 0x0ffff0aa
 131              	.set CYREG_SFLASH_AV_PAIRS_8B043, 0x0ffff0ab
 132              	.set CYREG_SFLASH_AV_PAIRS_8B044, 0x0ffff0ac
 133              	.set CYREG_SFLASH_AV_PAIRS_8B045, 0x0ffff0ad
 134              	.set CYREG_SFLASH_AV_PAIRS_8B046, 0x0ffff0ae
 135              	.set CYREG_SFLASH_AV_PAIRS_8B047, 0x0ffff0af
 136              	.set CYREG_SFLASH_AV_PAIRS_8B048, 0x0ffff0b0
 137              	.set CYREG_SFLASH_AV_PAIRS_8B049, 0x0ffff0b1
 138              	.set CYREG_SFLASH_AV_PAIRS_8B050, 0x0ffff0b2
 139              	.set CYREG_SFLASH_AV_PAIRS_8B051, 0x0ffff0b3
 140              	.set CYREG_SFLASH_AV_PAIRS_8B052, 0x0ffff0b4
 141              	.set CYREG_SFLASH_AV_PAIRS_8B053, 0x0ffff0b5
 142              	.set CYREG_SFLASH_AV_PAIRS_8B054, 0x0ffff0b6
 143              	.set CYREG_SFLASH_AV_PAIRS_8B055, 0x0ffff0b7
 144              	.set CYREG_SFLASH_AV_PAIRS_8B056, 0x0ffff0b8
 145              	.set CYREG_SFLASH_AV_PAIRS_8B057, 0x0ffff0b9
 146              	.set CYREG_SFLASH_AV_PAIRS_8B058, 0x0ffff0ba
 147              	.set CYREG_SFLASH_AV_PAIRS_8B059, 0x0ffff0bb
 148              	.set CYREG_SFLASH_AV_PAIRS_8B060, 0x0ffff0bc
 149              	.set CYREG_SFLASH_AV_PAIRS_8B061, 0x0ffff0bd
 150              	.set CYREG_SFLASH_AV_PAIRS_8B062, 0x0ffff0be
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 4


 151              	.set CYREG_SFLASH_AV_PAIRS_8B063, 0x0ffff0bf
 152              	.set CYREG_SFLASH_AV_PAIRS_8B064, 0x0ffff0c0
 153              	.set CYREG_SFLASH_AV_PAIRS_8B065, 0x0ffff0c1
 154              	.set CYREG_SFLASH_AV_PAIRS_8B066, 0x0ffff0c2
 155              	.set CYREG_SFLASH_AV_PAIRS_8B067, 0x0ffff0c3
 156              	.set CYREG_SFLASH_AV_PAIRS_8B068, 0x0ffff0c4
 157              	.set CYREG_SFLASH_AV_PAIRS_8B069, 0x0ffff0c5
 158              	.set CYREG_SFLASH_AV_PAIRS_8B070, 0x0ffff0c6
 159              	.set CYREG_SFLASH_AV_PAIRS_8B071, 0x0ffff0c7
 160              	.set CYREG_SFLASH_AV_PAIRS_8B072, 0x0ffff0c8
 161              	.set CYREG_SFLASH_AV_PAIRS_8B073, 0x0ffff0c9
 162              	.set CYREG_SFLASH_AV_PAIRS_8B074, 0x0ffff0ca
 163              	.set CYREG_SFLASH_AV_PAIRS_8B075, 0x0ffff0cb
 164              	.set CYREG_SFLASH_AV_PAIRS_8B076, 0x0ffff0cc
 165              	.set CYREG_SFLASH_AV_PAIRS_8B077, 0x0ffff0cd
 166              	.set CYREG_SFLASH_AV_PAIRS_8B078, 0x0ffff0ce
 167              	.set CYREG_SFLASH_AV_PAIRS_8B079, 0x0ffff0cf
 168              	.set CYREG_SFLASH_AV_PAIRS_8B080, 0x0ffff0d0
 169              	.set CYREG_SFLASH_AV_PAIRS_8B081, 0x0ffff0d1
 170              	.set CYREG_SFLASH_AV_PAIRS_8B082, 0x0ffff0d2
 171              	.set CYREG_SFLASH_AV_PAIRS_8B083, 0x0ffff0d3
 172              	.set CYREG_SFLASH_AV_PAIRS_8B084, 0x0ffff0d4
 173              	.set CYREG_SFLASH_AV_PAIRS_8B085, 0x0ffff0d5
 174              	.set CYREG_SFLASH_AV_PAIRS_8B086, 0x0ffff0d6
 175              	.set CYREG_SFLASH_AV_PAIRS_8B087, 0x0ffff0d7
 176              	.set CYREG_SFLASH_AV_PAIRS_8B088, 0x0ffff0d8
 177              	.set CYREG_SFLASH_AV_PAIRS_8B089, 0x0ffff0d9
 178              	.set CYREG_SFLASH_AV_PAIRS_8B090, 0x0ffff0da
 179              	.set CYREG_SFLASH_AV_PAIRS_8B091, 0x0ffff0db
 180              	.set CYREG_SFLASH_AV_PAIRS_8B092, 0x0ffff0dc
 181              	.set CYREG_SFLASH_AV_PAIRS_8B093, 0x0ffff0dd
 182              	.set CYREG_SFLASH_AV_PAIRS_8B094, 0x0ffff0de
 183              	.set CYREG_SFLASH_AV_PAIRS_8B095, 0x0ffff0df
 184              	.set CYREG_SFLASH_AV_PAIRS_8B096, 0x0ffff0e0
 185              	.set CYREG_SFLASH_AV_PAIRS_8B097, 0x0ffff0e1
 186              	.set CYREG_SFLASH_AV_PAIRS_8B098, 0x0ffff0e2
 187              	.set CYREG_SFLASH_AV_PAIRS_8B099, 0x0ffff0e3
 188              	.set CYREG_SFLASH_AV_PAIRS_8B100, 0x0ffff0e4
 189              	.set CYREG_SFLASH_AV_PAIRS_8B101, 0x0ffff0e5
 190              	.set CYREG_SFLASH_AV_PAIRS_8B102, 0x0ffff0e6
 191              	.set CYREG_SFLASH_AV_PAIRS_8B103, 0x0ffff0e7
 192              	.set CYREG_SFLASH_AV_PAIRS_8B104, 0x0ffff0e8
 193              	.set CYREG_SFLASH_AV_PAIRS_8B105, 0x0ffff0e9
 194              	.set CYREG_SFLASH_AV_PAIRS_8B106, 0x0ffff0ea
 195              	.set CYREG_SFLASH_AV_PAIRS_8B107, 0x0ffff0eb
 196              	.set CYREG_SFLASH_AV_PAIRS_8B108, 0x0ffff0ec
 197              	.set CYREG_SFLASH_AV_PAIRS_8B109, 0x0ffff0ed
 198              	.set CYREG_SFLASH_AV_PAIRS_8B110, 0x0ffff0ee
 199              	.set CYREG_SFLASH_AV_PAIRS_8B111, 0x0ffff0ef
 200              	.set CYREG_SFLASH_AV_PAIRS_8B112, 0x0ffff0f0
 201              	.set CYREG_SFLASH_AV_PAIRS_8B113, 0x0ffff0f1
 202              	.set CYREG_SFLASH_AV_PAIRS_8B114, 0x0ffff0f2
 203              	.set CYREG_SFLASH_AV_PAIRS_8B115, 0x0ffff0f3
 204              	.set CYREG_SFLASH_AV_PAIRS_8B116, 0x0ffff0f4
 205              	.set CYREG_SFLASH_AV_PAIRS_8B117, 0x0ffff0f5
 206              	.set CYREG_SFLASH_AV_PAIRS_8B118, 0x0ffff0f6
 207              	.set CYREG_SFLASH_AV_PAIRS_8B119, 0x0ffff0f7
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 5


 208              	.set CYREG_SFLASH_AV_PAIRS_8B120, 0x0ffff0f8
 209              	.set CYREG_SFLASH_AV_PAIRS_8B121, 0x0ffff0f9
 210              	.set CYREG_SFLASH_AV_PAIRS_8B122, 0x0ffff0fa
 211              	.set CYREG_SFLASH_AV_PAIRS_8B123, 0x0ffff0fb
 212              	.set CYREG_SFLASH_AV_PAIRS_8B124, 0x0ffff0fc
 213              	.set CYREG_SFLASH_AV_PAIRS_8B125, 0x0ffff0fd
 214              	.set CYREG_SFLASH_AV_PAIRS_8B126, 0x0ffff0fe
 215              	.set CYREG_SFLASH_AV_PAIRS_8B127, 0x0ffff0ff
 216              	.set CYREG_SFLASH_AV_PAIRS_32B00, 0x0ffff100
 217              	.set CYREG_SFLASH_AV_PAIRS_32B01, 0x0ffff104
 218              	.set CYREG_SFLASH_AV_PAIRS_32B02, 0x0ffff108
 219              	.set CYREG_SFLASH_AV_PAIRS_32B03, 0x0ffff10c
 220              	.set CYREG_SFLASH_AV_PAIRS_32B04, 0x0ffff110
 221              	.set CYREG_SFLASH_AV_PAIRS_32B05, 0x0ffff114
 222              	.set CYREG_SFLASH_AV_PAIRS_32B06, 0x0ffff118
 223              	.set CYREG_SFLASH_AV_PAIRS_32B07, 0x0ffff11c
 224              	.set CYREG_SFLASH_AV_PAIRS_32B08, 0x0ffff120
 225              	.set CYREG_SFLASH_AV_PAIRS_32B09, 0x0ffff124
 226              	.set CYREG_SFLASH_AV_PAIRS_32B10, 0x0ffff128
 227              	.set CYREG_SFLASH_AV_PAIRS_32B11, 0x0ffff12c
 228              	.set CYREG_SFLASH_AV_PAIRS_32B12, 0x0ffff130
 229              	.set CYREG_SFLASH_AV_PAIRS_32B13, 0x0ffff134
 230              	.set CYREG_SFLASH_AV_PAIRS_32B14, 0x0ffff138
 231              	.set CYREG_SFLASH_AV_PAIRS_32B15, 0x0ffff13c
 232              	.set CYREG_SFLASH_CPUSS_WOUNDING, 0x0ffff140
 233              	.set CYREG_SFLASH_SILICON_ID, 0x0ffff144
 234              	.set CYREG_SFLASH_CPUSS_PRIV_RAM, 0x0ffff148
 235              	.set CYREG_SFLASH_CPUSS_PRIV_FLASH, 0x0ffff14c
 236              	.set CYREG_SFLASH_HIB_KEY_DELAY, 0x0ffff150
 237              	.set CYREG_SFLASH_DPSLP_KEY_DELAY, 0x0ffff152
 238              	.set CYREG_SFLASH_SWD_CONFIG, 0x0ffff154
 239              	.set CYREG_SFLASH_SWD_LISTEN, 0x0ffff158
 240              	.set CYREG_SFLASH_FLASH_START, 0x0ffff15c
 241              	.set CYREG_SFLASH_CSD_TRIM1_HVIDAC, 0x0ffff160
 242              	.set CYREG_SFLASH_CSD_TRIM2_HVIDAC, 0x0ffff161
 243              	.set CYREG_SFLASH_CSD_TRIM1_CSD, 0x0ffff162
 244              	.set CYREG_SFLASH_CSD_TRIM2_CSD, 0x0ffff163
 245              	.set CYREG_SFLASH_SAR_TEMP_MULTIPLIER, 0x0ffff164
 246              	.set CYREG_SFLASH_SAR_TEMP_OFFSET, 0x0ffff166
 247              	.set CYREG_SFLASH_SKIP_CHECKSUM, 0x0ffff169
 248              	.set CYREG_SFLASH_PROT_VIRGINKEY0, 0x0ffff170
 249              	.set CYREG_SFLASH_PROT_VIRGINKEY1, 0x0ffff171
 250              	.set CYREG_SFLASH_PROT_VIRGINKEY2, 0x0ffff172
 251              	.set CYREG_SFLASH_PROT_VIRGINKEY3, 0x0ffff173
 252              	.set CYREG_SFLASH_PROT_VIRGINKEY4, 0x0ffff174
 253              	.set CYREG_SFLASH_PROT_VIRGINKEY5, 0x0ffff175
 254              	.set CYREG_SFLASH_PROT_VIRGINKEY6, 0x0ffff176
 255              	.set CYREG_SFLASH_PROT_VIRGINKEY7, 0x0ffff177
 256              	.set CYREG_SFLASH_DIE_LOT0, 0x0ffff178
 257              	.set CYREG_SFLASH_DIE_LOT1, 0x0ffff179
 258              	.set CYREG_SFLASH_DIE_LOT2, 0x0ffff17a
 259              	.set CYREG_SFLASH_DIE_WAFER, 0x0ffff17b
 260              	.set CYREG_SFLASH_DIE_X, 0x0ffff17c
 261              	.set CYREG_SFLASH_DIE_Y, 0x0ffff17d
 262              	.set CYREG_SFLASH_DIE_SORT, 0x0ffff17e
 263              	.set CYREG_SFLASH_DIE_MINOR, 0x0ffff17f
 264              	.set CYREG_SFLASH_PE_TE_DATA00, 0x0ffff180
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 6


 265              	.set CYREG_SFLASH_PE_TE_DATA01, 0x0ffff181
 266              	.set CYREG_SFLASH_PE_TE_DATA02, 0x0ffff182
 267              	.set CYREG_SFLASH_PE_TE_DATA03, 0x0ffff183
 268              	.set CYREG_SFLASH_PE_TE_DATA04, 0x0ffff184
 269              	.set CYREG_SFLASH_PE_TE_DATA05, 0x0ffff185
 270              	.set CYREG_SFLASH_PE_TE_DATA06, 0x0ffff186
 271              	.set CYREG_SFLASH_PE_TE_DATA07, 0x0ffff187
 272              	.set CYREG_SFLASH_PE_TE_DATA08, 0x0ffff188
 273              	.set CYREG_SFLASH_PE_TE_DATA09, 0x0ffff189
 274              	.set CYREG_SFLASH_PE_TE_DATA10, 0x0ffff18a
 275              	.set CYREG_SFLASH_PE_TE_DATA11, 0x0ffff18b
 276              	.set CYREG_SFLASH_PE_TE_DATA12, 0x0ffff18c
 277              	.set CYREG_SFLASH_PE_TE_DATA13, 0x0ffff18d
 278              	.set CYREG_SFLASH_PE_TE_DATA14, 0x0ffff18e
 279              	.set CYREG_SFLASH_PE_TE_DATA15, 0x0ffff18f
 280              	.set CYREG_SFLASH_PE_TE_DATA16, 0x0ffff190
 281              	.set CYREG_SFLASH_PE_TE_DATA17, 0x0ffff191
 282              	.set CYREG_SFLASH_PE_TE_DATA18, 0x0ffff192
 283              	.set CYREG_SFLASH_PE_TE_DATA19, 0x0ffff193
 284              	.set CYREG_SFLASH_PE_TE_DATA20, 0x0ffff194
 285              	.set CYREG_SFLASH_PE_TE_DATA21, 0x0ffff195
 286              	.set CYREG_SFLASH_PE_TE_DATA22, 0x0ffff196
 287              	.set CYREG_SFLASH_PE_TE_DATA23, 0x0ffff197
 288              	.set CYREG_SFLASH_PE_TE_DATA24, 0x0ffff198
 289              	.set CYREG_SFLASH_PE_TE_DATA25, 0x0ffff199
 290              	.set CYREG_SFLASH_PE_TE_DATA26, 0x0ffff19a
 291              	.set CYREG_SFLASH_PE_TE_DATA27, 0x0ffff19b
 292              	.set CYREG_SFLASH_PE_TE_DATA28, 0x0ffff19c
 293              	.set CYREG_SFLASH_PE_TE_DATA29, 0x0ffff19d
 294              	.set CYREG_SFLASH_PE_TE_DATA30, 0x0ffff19e
 295              	.set CYREG_SFLASH_PE_TE_DATA31, 0x0ffff19f
 296              	.set CYREG_SFLASH_PP, 0x0ffff1a0
 297              	.set CYREG_SFLASH_E, 0x0ffff1a4
 298              	.set CYREG_SFLASH_P, 0x0ffff1a8
 299              	.set CYREG_SFLASH_EA_E, 0x0ffff1ac
 300              	.set CYREG_SFLASH_EA_P, 0x0ffff1b0
 301              	.set CYREG_SFLASH_ES_E, 0x0ffff1b4
 302              	.set CYREG_SFLASH_ES_P_EO, 0x0ffff1b8
 303              	.set CYREG_SFLASH_E_VCTAT, 0x0ffff1bc
 304              	.set CYREG_SFLASH_P_VCTAT, 0x0ffff1bd
 305              	.set CYREG_SFLASH_MARGIN, 0x0ffff1be
 306              	.set CYREG_SFLASH_SPCIF_TRIM1, 0x0ffff1bf
 307              	.set CYREG_SFLASH_IMO_MAXF0, 0x0ffff1c0
 308              	.set CYREG_SFLASH_IMO_ABS0, 0x0ffff1c1
 309              	.set CYREG_SFLASH_IMO_TMPCO0, 0x0ffff1c2
 310              	.set CYREG_SFLASH_IMO_MAXF1, 0x0ffff1c3
 311              	.set CYREG_SFLASH_IMO_ABS1, 0x0ffff1c4
 312              	.set CYREG_SFLASH_IMO_TMPCO1, 0x0ffff1c5
 313              	.set CYREG_SFLASH_IMO_MAXF2, 0x0ffff1c6
 314              	.set CYREG_SFLASH_IMO_ABS2, 0x0ffff1c7
 315              	.set CYREG_SFLASH_IMO_TMPCO2, 0x0ffff1c8
 316              	.set CYREG_SFLASH_IMO_MAXF3, 0x0ffff1c9
 317              	.set CYREG_SFLASH_IMO_ABS3, 0x0ffff1ca
 318              	.set CYREG_SFLASH_IMO_TMPCO3, 0x0ffff1cb
 319              	.set CYREG_SFLASH_IMO_ABS4, 0x0ffff1cc
 320              	.set CYREG_SFLASH_IMO_TMPCO4, 0x0ffff1cd
 321              	.set CYREG_SFLASH_IMO_TRIM00, 0x0ffff1d0
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 7


 322              	.set CYREG_SFLASH_IMO_TRIM01, 0x0ffff1d1
 323              	.set CYREG_SFLASH_IMO_TRIM02, 0x0ffff1d2
 324              	.set CYREG_SFLASH_IMO_TRIM03, 0x0ffff1d3
 325              	.set CYREG_SFLASH_IMO_TRIM04, 0x0ffff1d4
 326              	.set CYREG_SFLASH_IMO_TRIM05, 0x0ffff1d5
 327              	.set CYREG_SFLASH_IMO_TRIM06, 0x0ffff1d6
 328              	.set CYREG_SFLASH_IMO_TRIM07, 0x0ffff1d7
 329              	.set CYREG_SFLASH_IMO_TRIM08, 0x0ffff1d8
 330              	.set CYREG_SFLASH_IMO_TRIM09, 0x0ffff1d9
 331              	.set CYREG_SFLASH_IMO_TRIM10, 0x0ffff1da
 332              	.set CYREG_SFLASH_IMO_TRIM11, 0x0ffff1db
 333              	.set CYREG_SFLASH_IMO_TRIM12, 0x0ffff1dc
 334              	.set CYREG_SFLASH_IMO_TRIM13, 0x0ffff1dd
 335              	.set CYREG_SFLASH_IMO_TRIM14, 0x0ffff1de
 336              	.set CYREG_SFLASH_IMO_TRIM15, 0x0ffff1df
 337              	.set CYREG_SFLASH_IMO_TRIM16, 0x0ffff1e0
 338              	.set CYREG_SFLASH_IMO_TRIM17, 0x0ffff1e1
 339              	.set CYREG_SFLASH_IMO_TRIM18, 0x0ffff1e2
 340              	.set CYREG_SFLASH_IMO_TRIM19, 0x0ffff1e3
 341              	.set CYREG_SFLASH_IMO_TRIM20, 0x0ffff1e4
 342              	.set CYREG_SFLASH_IMO_TRIM21, 0x0ffff1e5
 343              	.set CYREG_SFLASH_IMO_TRIM22, 0x0ffff1e6
 344              	.set CYREG_SFLASH_IMO_TRIM23, 0x0ffff1e7
 345              	.set CYREG_SFLASH_IMO_TRIM24, 0x0ffff1e8
 346              	.set CYREG_SFLASH_IMO_TRIM25, 0x0ffff1e9
 347              	.set CYREG_SFLASH_IMO_TRIM26, 0x0ffff1ea
 348              	.set CYREG_SFLASH_IMO_TRIM27, 0x0ffff1eb
 349              	.set CYREG_SFLASH_IMO_TRIM28, 0x0ffff1ec
 350              	.set CYREG_SFLASH_IMO_TRIM29, 0x0ffff1ed
 351              	.set CYREG_SFLASH_IMO_TRIM30, 0x0ffff1ee
 352              	.set CYREG_SFLASH_IMO_TRIM31, 0x0ffff1ef
 353              	.set CYREG_SFLASH_IMO_TRIM32, 0x0ffff1f0
 354              	.set CYREG_SFLASH_IMO_TRIM33, 0x0ffff1f1
 355              	.set CYREG_SFLASH_IMO_TRIM34, 0x0ffff1f2
 356              	.set CYREG_SFLASH_IMO_TRIM35, 0x0ffff1f3
 357              	.set CYREG_SFLASH_IMO_TRIM36, 0x0ffff1f4
 358              	.set CYREG_SFLASH_IMO_TRIM37, 0x0ffff1f5
 359              	.set CYREG_SFLASH_IMO_TRIM38, 0x0ffff1f6
 360              	.set CYREG_SFLASH_IMO_TRIM39, 0x0ffff1f7
 361              	.set CYREG_SFLASH_IMO_TRIM40, 0x0ffff1f8
 362              	.set CYREG_SFLASH_IMO_TRIM41, 0x0ffff1f9
 363              	.set CYREG_SFLASH_IMO_TRIM42, 0x0ffff1fa
 364              	.set CYREG_SFLASH_IMO_TRIM43, 0x0ffff1fb
 365              	.set CYREG_SFLASH_IMO_TRIM44, 0x0ffff1fc
 366              	.set CYREG_SFLASH_IMO_TRIM45, 0x0ffff1fd
 367              	.set CYREG_SFLASH_CHECKSUM, 0x0ffff1fe
 368              	.set CYDEV_SROM_BASE, 0x10000000
 369              	.set CYDEV_SROM_SIZE, 0x00001000
 370              	.set CYREG_SROM_DATA_MBASE, 0x10000000
 371              	.set CYREG_SROM_DATA_MSIZE, 0x00001000
 372              	.set CYDEV_SRAM_BASE, 0x20000000
 373              	.set CYDEV_SRAM_SIZE, 0x00001000
 374              	.set CYREG_SRAM_DATA_MBASE, 0x20000000
 375              	.set CYREG_SRAM_DATA_MSIZE, 0x00001000
 376              	.set CYDEV_CPUSS_BASE, 0x40000000
 377              	.set CYDEV_CPUSS_SIZE, 0x00010000
 378              	.set CYREG_CPUSS_CONFIG, 0x40000000
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 8


 379              	.set CYREG_CPUSS_SYSREQ, 0x40000004
 380              	.set CYREG_CPUSS_SYSARG, 0x40000008
 381              	.set CYREG_CPUSS_PROTECTION, 0x4000000c
 382              	.set CYREG_CPUSS_PRIV_ROM, 0x40000010
 383              	.set CYREG_CPUSS_PRIV_RAM, 0x40000014
 384              	.set CYREG_CPUSS_PRIV_FLASH, 0x40000018
 385              	.set CYREG_CPUSS_WOUNDING, 0x4000001c
 386              	.set CYREG_CPUSS_INTR_SELECT, 0x40000020
 387              	.set CYDEV_HSIOM_BASE, 0x40010000
 388              	.set CYDEV_HSIOM_SIZE, 0x00001000
 389              	.set CYREG_HSIOM_PORT_SEL0, 0x40010000
 390              	.set CYREG_HSIOM_PORT_SEL1, 0x40010004
 391              	.set CYREG_HSIOM_PORT_SEL2, 0x40010008
 392              	.set CYREG_HSIOM_PORT_SEL3, 0x4001000c
 393              	.set CYREG_HSIOM_PORT_SEL4, 0x40010010
 394              	.set CYDEV_CLK_BASE, 0x40020000
 395              	.set CYDEV_CLK_SIZE, 0x00010000
 396              	.set CYREG_CLK_DIVIDER_A00, 0x40020000
 397              	.set CYREG_CLK_DIVIDER_A01, 0x40020004
 398              	.set CYREG_CLK_DIVIDER_A02, 0x40020008
 399              	.set CYREG_CLK_DIVIDER_B00, 0x40020040
 400              	.set CYREG_CLK_DIVIDER_B01, 0x40020044
 401              	.set CYREG_CLK_DIVIDER_B02, 0x40020048
 402              	.set CYREG_CLK_DIVIDER_C00, 0x40020080
 403              	.set CYREG_CLK_DIVIDER_C01, 0x40020084
 404              	.set CYREG_CLK_DIVIDER_C02, 0x40020088
 405              	.set CYREG_CLK_DIVIDER_FRAC_A00, 0x40020100
 406              	.set CYREG_CLK_DIVIDER_FRAC_B00, 0x40020140
 407              	.set CYREG_CLK_DIVIDER_FRAC_C00, 0x40020180
 408              	.set CYREG_CLK_SELECT00, 0x40020200
 409              	.set CYREG_CLK_SELECT01, 0x40020204
 410              	.set CYREG_CLK_SELECT02, 0x40020208
 411              	.set CYREG_CLK_SELECT03, 0x4002020c
 412              	.set CYREG_CLK_SELECT04, 0x40020210
 413              	.set CYREG_CLK_SELECT05, 0x40020214
 414              	.set CYREG_CLK_SELECT06, 0x40020218
 415              	.set CYREG_CLK_SELECT07, 0x4002021c
 416              	.set CYREG_CLK_SELECT08, 0x40020220
 417              	.set CYREG_CLK_SELECT09, 0x40020224
 418              	.set CYREG_CLK_SELECT10, 0x40020228
 419              	.set CYREG_CLK_SELECT11, 0x4002022c
 420              	.set CYREG_CLK_SELECT12, 0x40020230
 421              	.set CYREG_CLK_SELECT13, 0x40020234
 422              	.set CYREG_CLK_SELECT14, 0x40020238
 423              	.set CYREG_CLK_SELECT15, 0x4002023c
 424              	.set CYDEV_TST_BASE, 0x40030000
 425              	.set CYDEV_TST_SIZE, 0x00010000
 426              	.set CYREG_TST_MODE, 0x40030014
 427              	.set CYDEV_PRT0_BASE, 0x40040000
 428              	.set CYDEV_PRT0_SIZE, 0x00000100
 429              	.set CYREG_PRT0_DR, 0x40040000
 430              	.set CYREG_PRT0_PS, 0x40040004
 431              	.set CYREG_PRT0_PC, 0x40040008
 432              	.set CYREG_PRT0_INTCFG, 0x4004000c
 433              	.set CYREG_PRT0_INTSTAT, 0x40040010
 434              	.set CYREG_PRT0_PC2, 0x40040018
 435              	.set CYDEV_PRT1_BASE, 0x40040100
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 9


 436              	.set CYDEV_PRT1_SIZE, 0x00000100
 437              	.set CYREG_PRT1_DR, 0x40040100
 438              	.set CYREG_PRT1_PS, 0x40040104
 439              	.set CYREG_PRT1_PC, 0x40040108
 440              	.set CYREG_PRT1_INTCFG, 0x4004010c
 441              	.set CYREG_PRT1_INTSTAT, 0x40040110
 442              	.set CYREG_PRT1_PC2, 0x40040118
 443              	.set CYDEV_PRT2_BASE, 0x40040200
 444              	.set CYDEV_PRT2_SIZE, 0x00000100
 445              	.set CYREG_PRT2_DR, 0x40040200
 446              	.set CYREG_PRT2_PS, 0x40040204
 447              	.set CYREG_PRT2_PC, 0x40040208
 448              	.set CYREG_PRT2_INTCFG, 0x4004020c
 449              	.set CYREG_PRT2_INTSTAT, 0x40040210
 450              	.set CYREG_PRT2_PC2, 0x40040218
 451              	.set CYDEV_PRT3_BASE, 0x40040300
 452              	.set CYDEV_PRT3_SIZE, 0x00000100
 453              	.set CYREG_PRT3_DR, 0x40040300
 454              	.set CYREG_PRT3_PS, 0x40040304
 455              	.set CYREG_PRT3_PC, 0x40040308
 456              	.set CYREG_PRT3_INTCFG, 0x4004030c
 457              	.set CYREG_PRT3_INTSTAT, 0x40040310
 458              	.set CYREG_PRT3_PC2, 0x40040318
 459              	.set CYDEV_PRT4_BASE, 0x40040400
 460              	.set CYDEV_PRT4_SIZE, 0x00000100
 461              	.set CYREG_PRT4_DR, 0x40040400
 462              	.set CYREG_PRT4_PS, 0x40040404
 463              	.set CYREG_PRT4_PC, 0x40040408
 464              	.set CYREG_PRT4_INTCFG, 0x4004040c
 465              	.set CYREG_PRT4_INTSTAT, 0x40040410
 466              	.set CYREG_PRT4_PC2, 0x40040418
 467              	.set CYDEV_TCPWM_BASE, 0x40050000
 468              	.set CYDEV_TCPWM_SIZE, 0x00001000
 469              	.set CYREG_TCPWM_CTRL, 0x40050000
 470              	.set CYREG_TCPWM_CMD, 0x40050008
 471              	.set CYREG_TCPWM_INTR_CAUSE, 0x4005000c
 472              	.set CYDEV_TCPWM_CNT0_BASE, 0x40050100
 473              	.set CYDEV_TCPWM_CNT0_SIZE, 0x00000040
 474              	.set CYREG_TCPWM_CNT0_CTRL, 0x40050100
 475              	.set CYREG_TCPWM_CNT0_STATUS, 0x40050104
 476              	.set CYREG_TCPWM_CNT0_COUNTER, 0x40050108
 477              	.set CYREG_TCPWM_CNT0_CC, 0x4005010c
 478              	.set CYREG_TCPWM_CNT0_CC_BUFF, 0x40050110
 479              	.set CYREG_TCPWM_CNT0_PERIOD, 0x40050114
 480              	.set CYREG_TCPWM_CNT0_PERIOD_BUFF, 0x40050118
 481              	.set CYREG_TCPWM_CNT0_TR_CTRL0, 0x40050120
 482              	.set CYREG_TCPWM_CNT0_TR_CTRL1, 0x40050124
 483              	.set CYREG_TCPWM_CNT0_TR_CTRL2, 0x40050128
 484              	.set CYREG_TCPWM_CNT0_INTR, 0x40050130
 485              	.set CYREG_TCPWM_CNT0_INTR_SET, 0x40050134
 486              	.set CYREG_TCPWM_CNT0_INTR_MASK, 0x40050138
 487              	.set CYREG_TCPWM_CNT0_INTR_MASKED, 0x4005013c
 488              	.set CYDEV_TCPWM_CNT1_BASE, 0x40050140
 489              	.set CYDEV_TCPWM_CNT1_SIZE, 0x00000040
 490              	.set CYREG_TCPWM_CNT1_CTRL, 0x40050140
 491              	.set CYREG_TCPWM_CNT1_STATUS, 0x40050144
 492              	.set CYREG_TCPWM_CNT1_COUNTER, 0x40050148
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 10


 493              	.set CYREG_TCPWM_CNT1_CC, 0x4005014c
 494              	.set CYREG_TCPWM_CNT1_CC_BUFF, 0x40050150
 495              	.set CYREG_TCPWM_CNT1_PERIOD, 0x40050154
 496              	.set CYREG_TCPWM_CNT1_PERIOD_BUFF, 0x40050158
 497              	.set CYREG_TCPWM_CNT1_TR_CTRL0, 0x40050160
 498              	.set CYREG_TCPWM_CNT1_TR_CTRL1, 0x40050164
 499              	.set CYREG_TCPWM_CNT1_TR_CTRL2, 0x40050168
 500              	.set CYREG_TCPWM_CNT1_INTR, 0x40050170
 501              	.set CYREG_TCPWM_CNT1_INTR_SET, 0x40050174
 502              	.set CYREG_TCPWM_CNT1_INTR_MASK, 0x40050178
 503              	.set CYREG_TCPWM_CNT1_INTR_MASKED, 0x4005017c
 504              	.set CYDEV_TCPWM_CNT2_BASE, 0x40050180
 505              	.set CYDEV_TCPWM_CNT2_SIZE, 0x00000040
 506              	.set CYREG_TCPWM_CNT2_CTRL, 0x40050180
 507              	.set CYREG_TCPWM_CNT2_STATUS, 0x40050184
 508              	.set CYREG_TCPWM_CNT2_COUNTER, 0x40050188
 509              	.set CYREG_TCPWM_CNT2_CC, 0x4005018c
 510              	.set CYREG_TCPWM_CNT2_CC_BUFF, 0x40050190
 511              	.set CYREG_TCPWM_CNT2_PERIOD, 0x40050194
 512              	.set CYREG_TCPWM_CNT2_PERIOD_BUFF, 0x40050198
 513              	.set CYREG_TCPWM_CNT2_TR_CTRL0, 0x400501a0
 514              	.set CYREG_TCPWM_CNT2_TR_CTRL1, 0x400501a4
 515              	.set CYREG_TCPWM_CNT2_TR_CTRL2, 0x400501a8
 516              	.set CYREG_TCPWM_CNT2_INTR, 0x400501b0
 517              	.set CYREG_TCPWM_CNT2_INTR_SET, 0x400501b4
 518              	.set CYREG_TCPWM_CNT2_INTR_MASK, 0x400501b8
 519              	.set CYREG_TCPWM_CNT2_INTR_MASKED, 0x400501bc
 520              	.set CYDEV_TCPWM_CNT3_BASE, 0x400501c0
 521              	.set CYDEV_TCPWM_CNT3_SIZE, 0x00000040
 522              	.set CYREG_TCPWM_CNT3_CTRL, 0x400501c0
 523              	.set CYREG_TCPWM_CNT3_STATUS, 0x400501c4
 524              	.set CYREG_TCPWM_CNT3_COUNTER, 0x400501c8
 525              	.set CYREG_TCPWM_CNT3_CC, 0x400501cc
 526              	.set CYREG_TCPWM_CNT3_CC_BUFF, 0x400501d0
 527              	.set CYREG_TCPWM_CNT3_PERIOD, 0x400501d4
 528              	.set CYREG_TCPWM_CNT3_PERIOD_BUFF, 0x400501d8
 529              	.set CYREG_TCPWM_CNT3_TR_CTRL0, 0x400501e0
 530              	.set CYREG_TCPWM_CNT3_TR_CTRL1, 0x400501e4
 531              	.set CYREG_TCPWM_CNT3_TR_CTRL2, 0x400501e8
 532              	.set CYREG_TCPWM_CNT3_INTR, 0x400501f0
 533              	.set CYREG_TCPWM_CNT3_INTR_SET, 0x400501f4
 534              	.set CYREG_TCPWM_CNT3_INTR_MASK, 0x400501f8
 535              	.set CYREG_TCPWM_CNT3_INTR_MASKED, 0x400501fc
 536              	.set CYDEV_SCB0_BASE, 0x40060000
 537              	.set CYDEV_SCB0_SIZE, 0x00010000
 538              	.set CYREG_SCB0_CTRL, 0x40060000
 539              	.set CYREG_SCB0_STATUS, 0x40060004
 540              	.set CYREG_SCB0_SPI_CTRL, 0x40060020
 541              	.set CYREG_SCB0_SPI_STATUS, 0x40060024
 542              	.set CYREG_SCB0_UART_CTRL, 0x40060040
 543              	.set CYREG_SCB0_UART_TX_CTRL, 0x40060044
 544              	.set CYREG_SCB0_UART_RX_CTRL, 0x40060048
 545              	.set CYREG_SCB0_UART_RX_STATUS, 0x4006004c
 546              	.set CYREG_SCB0_I2C_CTRL, 0x40060060
 547              	.set CYREG_SCB0_I2C_STATUS, 0x40060064
 548              	.set CYREG_SCB0_I2C_M_CMD, 0x40060068
 549              	.set CYREG_SCB0_I2C_S_CMD, 0x4006006c
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 11


 550              	.set CYREG_SCB0_I2C_CFG, 0x40060070
 551              	.set CYREG_SCB0_BIST_CONTROL, 0x40060100
 552              	.set CYREG_SCB0_BIST_DATA, 0x40060104
 553              	.set CYREG_SCB0_TX_CTRL, 0x40060200
 554              	.set CYREG_SCB0_TX_FIFO_CTRL, 0x40060204
 555              	.set CYREG_SCB0_TX_FIFO_STATUS, 0x40060208
 556              	.set CYREG_SCB0_TX_FIFO_WR, 0x40060240
 557              	.set CYREG_SCB0_RX_CTRL, 0x40060300
 558              	.set CYREG_SCB0_RX_FIFO_CTRL, 0x40060304
 559              	.set CYREG_SCB0_RX_FIFO_STATUS, 0x40060308
 560              	.set CYREG_SCB0_RX_MATCH, 0x40060310
 561              	.set CYREG_SCB0_RX_FIFO_RD, 0x40060340
 562              	.set CYREG_SCB0_RX_FIFO_RD_SILENT, 0x40060344
 563              	.set CYREG_SCB0_EZ_DATA00, 0x40060400
 564              	.set CYREG_SCB0_EZ_DATA01, 0x40060404
 565              	.set CYREG_SCB0_EZ_DATA02, 0x40060408
 566              	.set CYREG_SCB0_EZ_DATA03, 0x4006040c
 567              	.set CYREG_SCB0_EZ_DATA04, 0x40060410
 568              	.set CYREG_SCB0_EZ_DATA05, 0x40060414
 569              	.set CYREG_SCB0_EZ_DATA06, 0x40060418
 570              	.set CYREG_SCB0_EZ_DATA07, 0x4006041c
 571              	.set CYREG_SCB0_EZ_DATA08, 0x40060420
 572              	.set CYREG_SCB0_EZ_DATA09, 0x40060424
 573              	.set CYREG_SCB0_EZ_DATA10, 0x40060428
 574              	.set CYREG_SCB0_EZ_DATA11, 0x4006042c
 575              	.set CYREG_SCB0_EZ_DATA12, 0x40060430
 576              	.set CYREG_SCB0_EZ_DATA13, 0x40060434
 577              	.set CYREG_SCB0_EZ_DATA14, 0x40060438
 578              	.set CYREG_SCB0_EZ_DATA15, 0x4006043c
 579              	.set CYREG_SCB0_EZ_DATA16, 0x40060440
 580              	.set CYREG_SCB0_EZ_DATA17, 0x40060444
 581              	.set CYREG_SCB0_EZ_DATA18, 0x40060448
 582              	.set CYREG_SCB0_EZ_DATA19, 0x4006044c
 583              	.set CYREG_SCB0_EZ_DATA20, 0x40060450
 584              	.set CYREG_SCB0_EZ_DATA21, 0x40060454
 585              	.set CYREG_SCB0_EZ_DATA22, 0x40060458
 586              	.set CYREG_SCB0_EZ_DATA23, 0x4006045c
 587              	.set CYREG_SCB0_EZ_DATA24, 0x40060460
 588              	.set CYREG_SCB0_EZ_DATA25, 0x40060464
 589              	.set CYREG_SCB0_EZ_DATA26, 0x40060468
 590              	.set CYREG_SCB0_EZ_DATA27, 0x4006046c
 591              	.set CYREG_SCB0_EZ_DATA28, 0x40060470
 592              	.set CYREG_SCB0_EZ_DATA29, 0x40060474
 593              	.set CYREG_SCB0_EZ_DATA30, 0x40060478
 594              	.set CYREG_SCB0_EZ_DATA31, 0x4006047c
 595              	.set CYREG_SCB0_INTR_CAUSE, 0x40060e00
 596              	.set CYREG_SCB0_INTR_I2C_EC, 0x40060e80
 597              	.set CYREG_SCB0_INTR_I2C_EC_MASK, 0x40060e88
 598              	.set CYREG_SCB0_INTR_I2C_EC_MASKED, 0x40060e8c
 599              	.set CYREG_SCB0_INTR_SPI_EC, 0x40060ec0
 600              	.set CYREG_SCB0_INTR_SPI_EC_MASK, 0x40060ec8
 601              	.set CYREG_SCB0_INTR_SPI_EC_MASKED, 0x40060ecc
 602              	.set CYREG_SCB0_INTR_M, 0x40060f00
 603              	.set CYREG_SCB0_INTR_M_SET, 0x40060f04
 604              	.set CYREG_SCB0_INTR_M_MASK, 0x40060f08
 605              	.set CYREG_SCB0_INTR_M_MASKED, 0x40060f0c
 606              	.set CYREG_SCB0_INTR_S, 0x40060f40
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 12


 607              	.set CYREG_SCB0_INTR_S_SET, 0x40060f44
 608              	.set CYREG_SCB0_INTR_S_MASK, 0x40060f48
 609              	.set CYREG_SCB0_INTR_S_MASKED, 0x40060f4c
 610              	.set CYREG_SCB0_INTR_TX, 0x40060f80
 611              	.set CYREG_SCB0_INTR_TX_SET, 0x40060f84
 612              	.set CYREG_SCB0_INTR_TX_MASK, 0x40060f88
 613              	.set CYREG_SCB0_INTR_TX_MASKED, 0x40060f8c
 614              	.set CYREG_SCB0_INTR_RX, 0x40060fc0
 615              	.set CYREG_SCB0_INTR_RX_SET, 0x40060fc4
 616              	.set CYREG_SCB0_INTR_RX_MASK, 0x40060fc8
 617              	.set CYREG_SCB0_INTR_RX_MASKED, 0x40060fcc
 618              	.set CYDEV_SCB1_BASE, 0x40070000
 619              	.set CYDEV_SCB1_SIZE, 0x00010000
 620              	.set CYREG_SCB1_CTRL, 0x40070000
 621              	.set CYREG_SCB1_STATUS, 0x40070004
 622              	.set CYREG_SCB1_SPI_CTRL, 0x40070020
 623              	.set CYREG_SCB1_SPI_STATUS, 0x40070024
 624              	.set CYREG_SCB1_UART_CTRL, 0x40070040
 625              	.set CYREG_SCB1_UART_TX_CTRL, 0x40070044
 626              	.set CYREG_SCB1_UART_RX_CTRL, 0x40070048
 627              	.set CYREG_SCB1_UART_RX_STATUS, 0x4007004c
 628              	.set CYREG_SCB1_I2C_CTRL, 0x40070060
 629              	.set CYREG_SCB1_I2C_STATUS, 0x40070064
 630              	.set CYREG_SCB1_I2C_M_CMD, 0x40070068
 631              	.set CYREG_SCB1_I2C_S_CMD, 0x4007006c
 632              	.set CYREG_SCB1_I2C_CFG, 0x40070070
 633              	.set CYREG_SCB1_BIST_CONTROL, 0x40070100
 634              	.set CYREG_SCB1_BIST_DATA, 0x40070104
 635              	.set CYREG_SCB1_TX_CTRL, 0x40070200
 636              	.set CYREG_SCB1_TX_FIFO_CTRL, 0x40070204
 637              	.set CYREG_SCB1_TX_FIFO_STATUS, 0x40070208
 638              	.set CYREG_SCB1_TX_FIFO_WR, 0x40070240
 639              	.set CYREG_SCB1_RX_CTRL, 0x40070300
 640              	.set CYREG_SCB1_RX_FIFO_CTRL, 0x40070304
 641              	.set CYREG_SCB1_RX_FIFO_STATUS, 0x40070308
 642              	.set CYREG_SCB1_RX_MATCH, 0x40070310
 643              	.set CYREG_SCB1_RX_FIFO_RD, 0x40070340
 644              	.set CYREG_SCB1_RX_FIFO_RD_SILENT, 0x40070344
 645              	.set CYREG_SCB1_EZ_DATA00, 0x40070400
 646              	.set CYREG_SCB1_EZ_DATA01, 0x40070404
 647              	.set CYREG_SCB1_EZ_DATA02, 0x40070408
 648              	.set CYREG_SCB1_EZ_DATA03, 0x4007040c
 649              	.set CYREG_SCB1_EZ_DATA04, 0x40070410
 650              	.set CYREG_SCB1_EZ_DATA05, 0x40070414
 651              	.set CYREG_SCB1_EZ_DATA06, 0x40070418
 652              	.set CYREG_SCB1_EZ_DATA07, 0x4007041c
 653              	.set CYREG_SCB1_EZ_DATA08, 0x40070420
 654              	.set CYREG_SCB1_EZ_DATA09, 0x40070424
 655              	.set CYREG_SCB1_EZ_DATA10, 0x40070428
 656              	.set CYREG_SCB1_EZ_DATA11, 0x4007042c
 657              	.set CYREG_SCB1_EZ_DATA12, 0x40070430
 658              	.set CYREG_SCB1_EZ_DATA13, 0x40070434
 659              	.set CYREG_SCB1_EZ_DATA14, 0x40070438
 660              	.set CYREG_SCB1_EZ_DATA15, 0x4007043c
 661              	.set CYREG_SCB1_EZ_DATA16, 0x40070440
 662              	.set CYREG_SCB1_EZ_DATA17, 0x40070444
 663              	.set CYREG_SCB1_EZ_DATA18, 0x40070448
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 13


 664              	.set CYREG_SCB1_EZ_DATA19, 0x4007044c
 665              	.set CYREG_SCB1_EZ_DATA20, 0x40070450
 666              	.set CYREG_SCB1_EZ_DATA21, 0x40070454
 667              	.set CYREG_SCB1_EZ_DATA22, 0x40070458
 668              	.set CYREG_SCB1_EZ_DATA23, 0x4007045c
 669              	.set CYREG_SCB1_EZ_DATA24, 0x40070460
 670              	.set CYREG_SCB1_EZ_DATA25, 0x40070464
 671              	.set CYREG_SCB1_EZ_DATA26, 0x40070468
 672              	.set CYREG_SCB1_EZ_DATA27, 0x4007046c
 673              	.set CYREG_SCB1_EZ_DATA28, 0x40070470
 674              	.set CYREG_SCB1_EZ_DATA29, 0x40070474
 675              	.set CYREG_SCB1_EZ_DATA30, 0x40070478
 676              	.set CYREG_SCB1_EZ_DATA31, 0x4007047c
 677              	.set CYREG_SCB1_INTR_CAUSE, 0x40070e00
 678              	.set CYREG_SCB1_INTR_I2C_EC, 0x40070e80
 679              	.set CYREG_SCB1_INTR_I2C_EC_MASK, 0x40070e88
 680              	.set CYREG_SCB1_INTR_I2C_EC_MASKED, 0x40070e8c
 681              	.set CYREG_SCB1_INTR_SPI_EC, 0x40070ec0
 682              	.set CYREG_SCB1_INTR_SPI_EC_MASK, 0x40070ec8
 683              	.set CYREG_SCB1_INTR_SPI_EC_MASKED, 0x40070ecc
 684              	.set CYREG_SCB1_INTR_M, 0x40070f00
 685              	.set CYREG_SCB1_INTR_M_SET, 0x40070f04
 686              	.set CYREG_SCB1_INTR_M_MASK, 0x40070f08
 687              	.set CYREG_SCB1_INTR_M_MASKED, 0x40070f0c
 688              	.set CYREG_SCB1_INTR_S, 0x40070f40
 689              	.set CYREG_SCB1_INTR_S_SET, 0x40070f44
 690              	.set CYREG_SCB1_INTR_S_MASK, 0x40070f48
 691              	.set CYREG_SCB1_INTR_S_MASKED, 0x40070f4c
 692              	.set CYREG_SCB1_INTR_TX, 0x40070f80
 693              	.set CYREG_SCB1_INTR_TX_SET, 0x40070f84
 694              	.set CYREG_SCB1_INTR_TX_MASK, 0x40070f88
 695              	.set CYREG_SCB1_INTR_TX_MASKED, 0x40070f8c
 696              	.set CYREG_SCB1_INTR_RX, 0x40070fc0
 697              	.set CYREG_SCB1_INTR_RX_SET, 0x40070fc4
 698              	.set CYREG_SCB1_INTR_RX_MASK, 0x40070fc8
 699              	.set CYREG_SCB1_INTR_RX_MASKED, 0x40070fcc
 700              	.set CYDEV_CSD_BASE, 0x40080000
 701              	.set CYDEV_CSD_SIZE, 0x00010000
 702              	.set CYREG_CSD_ID, 0x40080000
 703              	.set CYREG_CSD_CONFIG, 0x40080004
 704              	.set CYREG_CSD_IDAC, 0x40080008
 705              	.set CYREG_CSD_COUNTER, 0x4008000c
 706              	.set CYREG_CSD_STATUS, 0x40080010
 707              	.set CYREG_CSD_INTR, 0x40080014
 708              	.set CYREG_CSD_INTR_SET, 0x40080018
 709              	.set CYREG_CSD_TRIM1, 0x4008ff00
 710              	.set CYREG_CSD_TRIM2, 0x4008ff04
 711              	.set CYDEV_LCD_BASE, 0x40090000
 712              	.set CYDEV_LCD_SIZE, 0x00010000
 713              	.set CYREG_LCD_ID, 0x40090000
 714              	.set CYREG_LCD_DIVIDER, 0x40090004
 715              	.set CYREG_LCD_CONTROL, 0x40090008
 716              	.set CYREG_LCD_DATA00, 0x40090100
 717              	.set CYREG_LCD_DATA01, 0x40090104
 718              	.set CYREG_LCD_DATA02, 0x40090108
 719              	.set CYREG_LCD_DATA03, 0x4009010c
 720              	.set CYREG_LCD_DATA04, 0x40090110
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 14


 721              	.set CYDEV_LPCOMP_BASE, 0x400a0000
 722              	.set CYDEV_LPCOMP_SIZE, 0x00010000
 723              	.set CYREG_LPCOMP_ID, 0x400a0000
 724              	.set CYREG_LPCOMP_CONFIG, 0x400a0004
 725              	.set CYREG_LPCOMP_DFT, 0x400a0008
 726              	.set CYREG_LPCOMP_INTR, 0x400a000c
 727              	.set CYREG_LPCOMP_INTR_SET, 0x400a0010
 728              	.set CYREG_LPCOMP_TRIM1, 0x400aff00
 729              	.set CYREG_LPCOMP_TRIM2, 0x400aff04
 730              	.set CYREG_LPCOMP_TRIM3, 0x400aff08
 731              	.set CYREG_LPCOMP_TRIM4, 0x400aff0c
 732              	.set CYDEV__BASE, 0x400b0000
 733              	.set CYDEV__SIZE, 0x00010000
 734              	.set CYREG_PWR_CONTROL, 0x400b0000
 735              	.set CYREG_PWR_INTR, 0x400b0004
 736              	.set CYREG_PWR_INTR_MASK, 0x400b0008
 737              	.set CYREG_PWR_KEY_DELAY, 0x400b000c
 738              	.set CYREG_PWR_PWRSYS_CONFIG, 0x400b0010
 739              	.set CYREG_PWR_BG_CONFIG, 0x400b0014
 740              	.set CYREG_PWR_VMON_CONFIG, 0x400b0018
 741              	.set CYREG_PWR_DFT_SELECT, 0x400b001c
 742              	.set CYREG_PWR_DDFT_SELECT, 0x400b0020
 743              	.set CYREG_PWR_DFT_KEY, 0x400b0024
 744              	.set CYREG_PWR_BOD_KEY, 0x400b0028
 745              	.set CYREG_PWR_STOP, 0x400b002c
 746              	.set CYREG_CLK_SELECT, 0x400b0100
 747              	.set CYREG_CLK_ILO_CONFIG, 0x400b0104
 748              	.set CYREG_CLK_IMO_CONFIG, 0x400b0108
 749              	.set CYREG_CLK_IMO_SPREAD, 0x400b010c
 750              	.set CYREG_CLK_DFT_SELECT, 0x400b0110
 751              	.set CYREG_WDT_CTRLOW, 0x400b0200
 752              	.set CYREG_WDT_CTRHIGH, 0x400b0204
 753              	.set CYREG_WDT_MATCH, 0x400b0208
 754              	.set CYREG_WDT_CONFIG, 0x400b020c
 755              	.set CYREG_WDT_CONTROL, 0x400b0210
 756              	.set CYREG_RES_CAUSE, 0x400b0300
 757              	.set CYREG_PWR_PWRSYS_TRIM1, 0x400bff00
 758              	.set CYREG_PWR_PWRSYS_TRIM2, 0x400bff04
 759              	.set CYREG_PWR_PWRSYS_TRIM3, 0x400bff08
 760              	.set CYREG_PWR_PWRSYS_TRIM4, 0x400bff0c
 761              	.set CYREG_PWR_BG_TRIM1, 0x400bff10
 762              	.set CYREG_PWR_BG_TRIM2, 0x400bff14
 763              	.set CYREG_PWR_BG_TRIM3, 0x400bff18
 764              	.set CYREG_PWR_BG_TRIM4, 0x400bff1c
 765              	.set CYREG_PWR_BG_TRIM5, 0x400bff20
 766              	.set CYREG_CLK_ILO_TRIM, 0x400bff24
 767              	.set CYREG_CLK_IMO_TRIM1, 0x400bff28
 768              	.set CYREG_CLK_IMO_TRIM2, 0x400bff2c
 769              	.set CYREG_CLK_IMO_TRIM3, 0x400bff30
 770              	.set CYREG_CLK_IMO_TRIM4, 0x400bff34
 771              	.set CYREG_PWR_RSVD_TRIM, 0x400bff38
 772              	.set CYDEV_SPCIF_BASE, 0x400e0000
 773              	.set CYDEV_SPCIF_SIZE, 0x00010000
 774              	.set CYREG_SPCIF_GEOMETRY, 0x400e0000
 775              	.set CYREG_SPCIF_NVL_WR_DATA, 0x400e001c
 776              	.set CYDEV_UDB_BASE, 0x400f0000
 777              	.set CYDEV_UDB_SIZE, 0x00010000
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 15


 778              	.set CYDEV_UDB_W8_BASE, 0x400f0000
 779              	.set CYDEV_UDB_W8_SIZE, 0x00001000
 780              	.set CYREG_UDB_W8_A0_00, 0x400f0000
 781              	.set CYREG_UDB_W8_A0_01, 0x400f0001
 782              	.set CYREG_UDB_W8_A0_02, 0x400f0002
 783              	.set CYREG_UDB_W8_A0_03, 0x400f0003
 784              	.set CYREG_UDB_W8_A1_00, 0x400f0010
 785              	.set CYREG_UDB_W8_A1_01, 0x400f0011
 786              	.set CYREG_UDB_W8_A1_02, 0x400f0012
 787              	.set CYREG_UDB_W8_A1_03, 0x400f0013
 788              	.set CYREG_UDB_W8_D0_00, 0x400f0020
 789              	.set CYREG_UDB_W8_D0_01, 0x400f0021
 790              	.set CYREG_UDB_W8_D0_02, 0x400f0022
 791              	.set CYREG_UDB_W8_D0_03, 0x400f0023
 792              	.set CYREG_UDB_W8_D1_00, 0x400f0030
 793              	.set CYREG_UDB_W8_D1_01, 0x400f0031
 794              	.set CYREG_UDB_W8_D1_02, 0x400f0032
 795              	.set CYREG_UDB_W8_D1_03, 0x400f0033
 796              	.set CYREG_UDB_W8_F0_00, 0x400f0040
 797              	.set CYREG_UDB_W8_F0_01, 0x400f0041
 798              	.set CYREG_UDB_W8_F0_02, 0x400f0042
 799              	.set CYREG_UDB_W8_F0_03, 0x400f0043
 800              	.set CYREG_UDB_W8_F1_00, 0x400f0050
 801              	.set CYREG_UDB_W8_F1_01, 0x400f0051
 802              	.set CYREG_UDB_W8_F1_02, 0x400f0052
 803              	.set CYREG_UDB_W8_F1_03, 0x400f0053
 804              	.set CYREG_UDB_W8_ST_00, 0x400f0060
 805              	.set CYREG_UDB_W8_ST_01, 0x400f0061
 806              	.set CYREG_UDB_W8_ST_02, 0x400f0062
 807              	.set CYREG_UDB_W8_ST_03, 0x400f0063
 808              	.set CYREG_UDB_W8_CTL_00, 0x400f0070
 809              	.set CYREG_UDB_W8_CTL_01, 0x400f0071
 810              	.set CYREG_UDB_W8_CTL_02, 0x400f0072
 811              	.set CYREG_UDB_W8_CTL_03, 0x400f0073
 812              	.set CYREG_UDB_W8_MSK_00, 0x400f0080
 813              	.set CYREG_UDB_W8_MSK_01, 0x400f0081
 814              	.set CYREG_UDB_W8_MSK_02, 0x400f0082
 815              	.set CYREG_UDB_W8_MSK_03, 0x400f0083
 816              	.set CYREG_UDB_W8_ACTL_00, 0x400f0090
 817              	.set CYREG_UDB_W8_ACTL_01, 0x400f0091
 818              	.set CYREG_UDB_W8_ACTL_02, 0x400f0092
 819              	.set CYREG_UDB_W8_ACTL_03, 0x400f0093
 820              	.set CYREG_UDB_W8_MC_00, 0x400f00a0
 821              	.set CYREG_UDB_W8_MC_01, 0x400f00a1
 822              	.set CYREG_UDB_W8_MC_02, 0x400f00a2
 823              	.set CYREG_UDB_W8_MC_03, 0x400f00a3
 824              	.set CYDEV_UDB_CAT16_BASE, 0x400f1000
 825              	.set CYDEV_UDB_CAT16_SIZE, 0x00001000
 826              	.set CYREG_UDB_CAT16_A_00, 0x400f1000
 827              	.set CYREG_UDB_CAT16_A_01, 0x400f1002
 828              	.set CYREG_UDB_CAT16_A_02, 0x400f1004
 829              	.set CYREG_UDB_CAT16_A_03, 0x400f1006
 830              	.set CYREG_UDB_CAT16_D_00, 0x400f1040
 831              	.set CYREG_UDB_CAT16_D_01, 0x400f1042
 832              	.set CYREG_UDB_CAT16_D_02, 0x400f1044
 833              	.set CYREG_UDB_CAT16_D_03, 0x400f1046
 834              	.set CYREG_UDB_CAT16_F_00, 0x400f1080
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 16


 835              	.set CYREG_UDB_CAT16_F_01, 0x400f1082
 836              	.set CYREG_UDB_CAT16_F_02, 0x400f1084
 837              	.set CYREG_UDB_CAT16_F_03, 0x400f1086
 838              	.set CYREG_UDB_CAT16_CTL_ST_00, 0x400f10c0
 839              	.set CYREG_UDB_CAT16_CTL_ST_01, 0x400f10c2
 840              	.set CYREG_UDB_CAT16_CTL_ST_02, 0x400f10c4
 841              	.set CYREG_UDB_CAT16_CTL_ST_03, 0x400f10c6
 842              	.set CYREG_UDB_CAT16_ACTL_MSK_00, 0x400f1100
 843              	.set CYREG_UDB_CAT16_ACTL_MSK_01, 0x400f1102
 844              	.set CYREG_UDB_CAT16_ACTL_MSK_02, 0x400f1104
 845              	.set CYREG_UDB_CAT16_ACTL_MSK_03, 0x400f1106
 846              	.set CYREG_UDB_CAT16_MC_00, 0x400f1140
 847              	.set CYREG_UDB_CAT16_MC_01, 0x400f1142
 848              	.set CYREG_UDB_CAT16_MC_02, 0x400f1144
 849              	.set CYREG_UDB_CAT16_MC_03, 0x400f1146
 850              	.set CYDEV_UDB_W16_BASE, 0x400f1000
 851              	.set CYDEV_UDB_W16_SIZE, 0x00001000
 852              	.set CYREG_UDB_W16_A0_00, 0x400f1000
 853              	.set CYREG_UDB_W16_A0_01, 0x400f1002
 854              	.set CYREG_UDB_W16_A0_02, 0x400f1004
 855              	.set CYREG_UDB_W16_A1_00, 0x400f1020
 856              	.set CYREG_UDB_W16_A1_01, 0x400f1022
 857              	.set CYREG_UDB_W16_A1_02, 0x400f1024
 858              	.set CYREG_UDB_W16_D0_00, 0x400f1040
 859              	.set CYREG_UDB_W16_D0_01, 0x400f1042
 860              	.set CYREG_UDB_W16_D0_02, 0x400f1044
 861              	.set CYREG_UDB_W16_D1_00, 0x400f1060
 862              	.set CYREG_UDB_W16_D1_01, 0x400f1062
 863              	.set CYREG_UDB_W16_D1_02, 0x400f1064
 864              	.set CYREG_UDB_W16_F0_00, 0x400f1080
 865              	.set CYREG_UDB_W16_F0_01, 0x400f1082
 866              	.set CYREG_UDB_W16_F0_02, 0x400f1084
 867              	.set CYREG_UDB_W16_F1_00, 0x400f10a0
 868              	.set CYREG_UDB_W16_F1_01, 0x400f10a2
 869              	.set CYREG_UDB_W16_F1_02, 0x400f10a4
 870              	.set CYREG_UDB_W16_ST_00, 0x400f10c0
 871              	.set CYREG_UDB_W16_ST_01, 0x400f10c2
 872              	.set CYREG_UDB_W16_ST_02, 0x400f10c4
 873              	.set CYREG_UDB_W16_CTL_00, 0x400f10e0
 874              	.set CYREG_UDB_W16_CTL_01, 0x400f10e2
 875              	.set CYREG_UDB_W16_CTL_02, 0x400f10e4
 876              	.set CYREG_UDB_W16_MSK_00, 0x400f1100
 877              	.set CYREG_UDB_W16_MSK_01, 0x400f1102
 878              	.set CYREG_UDB_W16_MSK_02, 0x400f1104
 879              	.set CYREG_UDB_W16_ACTL_00, 0x400f1120
 880              	.set CYREG_UDB_W16_ACTL_01, 0x400f1122
 881              	.set CYREG_UDB_W16_ACTL_02, 0x400f1124
 882              	.set CYREG_UDB_W16_MC_00, 0x400f1140
 883              	.set CYREG_UDB_W16_MC_01, 0x400f1142
 884              	.set CYREG_UDB_W16_MC_02, 0x400f1144
 885              	.set CYDEV_UDB_W32_BASE, 0x400f2000
 886              	.set CYDEV_UDB_W32_SIZE, 0x00001000
 887              	.set CYREG_UDB_W32_A0_00, 0x400f2000
 888              	.set CYREG_UDB_W32_A1_00, 0x400f2040
 889              	.set CYREG_UDB_W32_D0_00, 0x400f2080
 890              	.set CYREG_UDB_W32_D1_00, 0x400f20c0
 891              	.set CYREG_UDB_W32_F0_00, 0x400f2100
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 17


 892              	.set CYREG_UDB_W32_F1_00, 0x400f2140
 893              	.set CYREG_UDB_W32_ST_00, 0x400f2180
 894              	.set CYREG_UDB_W32_CTL_00, 0x400f21c0
 895              	.set CYREG_UDB_W32_MSK_00, 0x400f2200
 896              	.set CYREG_UDB_W32_ACTL_00, 0x400f2240
 897              	.set CYREG_UDB_W32_MC_00, 0x400f2280
 898              	.set CYDEV_UDB_P0_BASE, 0x400f3000
 899              	.set CYDEV_UDB_P0_SIZE, 0x00000200
 900              	.set CYDEV_UDB_P0_U0_BASE, 0x400f3000
 901              	.set CYDEV_UDB_P0_U0_SIZE, 0x00000080
 902              	.set CYREG_UDB_P0_U0_PLD_IT0, 0x400f3000
 903              	.set CYREG_UDB_P0_U0_PLD_IT1, 0x400f3004
 904              	.set CYREG_UDB_P0_U0_PLD_IT2, 0x400f3008
 905              	.set CYREG_UDB_P0_U0_PLD_IT3, 0x400f300c
 906              	.set CYREG_UDB_P0_U0_PLD_IT4, 0x400f3010
 907              	.set CYREG_UDB_P0_U0_PLD_IT5, 0x400f3014
 908              	.set CYREG_UDB_P0_U0_PLD_IT6, 0x400f3018
 909              	.set CYREG_UDB_P0_U0_PLD_IT7, 0x400f301c
 910              	.set CYREG_UDB_P0_U0_PLD_IT8, 0x400f3020
 911              	.set CYREG_UDB_P0_U0_PLD_IT9, 0x400f3024
 912              	.set CYREG_UDB_P0_U0_PLD_IT10, 0x400f3028
 913              	.set CYREG_UDB_P0_U0_PLD_IT11, 0x400f302c
 914              	.set CYREG_UDB_P0_U0_PLD_ORT0, 0x400f3030
 915              	.set CYREG_UDB_P0_U0_PLD_ORT1, 0x400f3032
 916              	.set CYREG_UDB_P0_U0_PLD_ORT2, 0x400f3034
 917              	.set CYREG_UDB_P0_U0_PLD_ORT3, 0x400f3036
 918              	.set CYREG_UDB_P0_U0_PLD_MC_CFG_CEN_CONST, 0x400f3038
 919              	.set CYREG_UDB_P0_U0_PLD_MC_CFG_XORFB, 0x400f303a
 920              	.set CYREG_UDB_P0_U0_PLD_MC_SET_RESET, 0x400f303c
 921              	.set CYREG_UDB_P0_U0_PLD_MC_CFG_BYPASS, 0x400f303e
 922              	.set CYREG_UDB_P0_U0_CFG0, 0x400f3040
 923              	.set CYREG_UDB_P0_U0_CFG1, 0x400f3041
 924              	.set CYREG_UDB_P0_U0_CFG2, 0x400f3042
 925              	.set CYREG_UDB_P0_U0_CFG3, 0x400f3043
 926              	.set CYREG_UDB_P0_U0_CFG4, 0x400f3044
 927              	.set CYREG_UDB_P0_U0_CFG5, 0x400f3045
 928              	.set CYREG_UDB_P0_U0_CFG6, 0x400f3046
 929              	.set CYREG_UDB_P0_U0_CFG7, 0x400f3047
 930              	.set CYREG_UDB_P0_U0_CFG8, 0x400f3048
 931              	.set CYREG_UDB_P0_U0_CFG9, 0x400f3049
 932              	.set CYREG_UDB_P0_U0_CFG10, 0x400f304a
 933              	.set CYREG_UDB_P0_U0_CFG11, 0x400f304b
 934              	.set CYREG_UDB_P0_U0_CFG12, 0x400f304c
 935              	.set CYREG_UDB_P0_U0_CFG13, 0x400f304d
 936              	.set CYREG_UDB_P0_U0_CFG14, 0x400f304e
 937              	.set CYREG_UDB_P0_U0_CFG15, 0x400f304f
 938              	.set CYREG_UDB_P0_U0_CFG16, 0x400f3050
 939              	.set CYREG_UDB_P0_U0_CFG17, 0x400f3051
 940              	.set CYREG_UDB_P0_U0_CFG18, 0x400f3052
 941              	.set CYREG_UDB_P0_U0_CFG19, 0x400f3053
 942              	.set CYREG_UDB_P0_U0_CFG20, 0x400f3054
 943              	.set CYREG_UDB_P0_U0_CFG21, 0x400f3055
 944              	.set CYREG_UDB_P0_U0_CFG22, 0x400f3056
 945              	.set CYREG_UDB_P0_U0_CFG23, 0x400f3057
 946              	.set CYREG_UDB_P0_U0_CFG24, 0x400f3058
 947              	.set CYREG_UDB_P0_U0_CFG25, 0x400f3059
 948              	.set CYREG_UDB_P0_U0_CFG26, 0x400f305a
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 18


 949              	.set CYREG_UDB_P0_U0_CFG27, 0x400f305b
 950              	.set CYREG_UDB_P0_U0_CFG28, 0x400f305c
 951              	.set CYREG_UDB_P0_U0_CFG29, 0x400f305d
 952              	.set CYREG_UDB_P0_U0_CFG30, 0x400f305e
 953              	.set CYREG_UDB_P0_U0_CFG31, 0x400f305f
 954              	.set CYREG_UDB_P0_U0_DCFG0, 0x400f3060
 955              	.set CYREG_UDB_P0_U0_DCFG1, 0x400f3062
 956              	.set CYREG_UDB_P0_U0_DCFG2, 0x400f3064
 957              	.set CYREG_UDB_P0_U0_DCFG3, 0x400f3066
 958              	.set CYREG_UDB_P0_U0_DCFG4, 0x400f3068
 959              	.set CYREG_UDB_P0_U0_DCFG5, 0x400f306a
 960              	.set CYREG_UDB_P0_U0_DCFG6, 0x400f306c
 961              	.set CYREG_UDB_P0_U0_DCFG7, 0x400f306e
 962              	.set CYDEV_UDB_P0_U1_BASE, 0x400f3080
 963              	.set CYDEV_UDB_P0_U1_SIZE, 0x00000080
 964              	.set CYREG_UDB_P0_U1_PLD_IT0, 0x400f3080
 965              	.set CYREG_UDB_P0_U1_PLD_IT1, 0x400f3084
 966              	.set CYREG_UDB_P0_U1_PLD_IT2, 0x400f3088
 967              	.set CYREG_UDB_P0_U1_PLD_IT3, 0x400f308c
 968              	.set CYREG_UDB_P0_U1_PLD_IT4, 0x400f3090
 969              	.set CYREG_UDB_P0_U1_PLD_IT5, 0x400f3094
 970              	.set CYREG_UDB_P0_U1_PLD_IT6, 0x400f3098
 971              	.set CYREG_UDB_P0_U1_PLD_IT7, 0x400f309c
 972              	.set CYREG_UDB_P0_U1_PLD_IT8, 0x400f30a0
 973              	.set CYREG_UDB_P0_U1_PLD_IT9, 0x400f30a4
 974              	.set CYREG_UDB_P0_U1_PLD_IT10, 0x400f30a8
 975              	.set CYREG_UDB_P0_U1_PLD_IT11, 0x400f30ac
 976              	.set CYREG_UDB_P0_U1_PLD_ORT0, 0x400f30b0
 977              	.set CYREG_UDB_P0_U1_PLD_ORT1, 0x400f30b2
 978              	.set CYREG_UDB_P0_U1_PLD_ORT2, 0x400f30b4
 979              	.set CYREG_UDB_P0_U1_PLD_ORT3, 0x400f30b6
 980              	.set CYREG_UDB_P0_U1_PLD_MC_CFG_CEN_CONST, 0x400f30b8
 981              	.set CYREG_UDB_P0_U1_PLD_MC_CFG_XORFB, 0x400f30ba
 982              	.set CYREG_UDB_P0_U1_PLD_MC_SET_RESET, 0x400f30bc
 983              	.set CYREG_UDB_P0_U1_PLD_MC_CFG_BYPASS, 0x400f30be
 984              	.set CYREG_UDB_P0_U1_CFG0, 0x400f30c0
 985              	.set CYREG_UDB_P0_U1_CFG1, 0x400f30c1
 986              	.set CYREG_UDB_P0_U1_CFG2, 0x400f30c2
 987              	.set CYREG_UDB_P0_U1_CFG3, 0x400f30c3
 988              	.set CYREG_UDB_P0_U1_CFG4, 0x400f30c4
 989              	.set CYREG_UDB_P0_U1_CFG5, 0x400f30c5
 990              	.set CYREG_UDB_P0_U1_CFG6, 0x400f30c6
 991              	.set CYREG_UDB_P0_U1_CFG7, 0x400f30c7
 992              	.set CYREG_UDB_P0_U1_CFG8, 0x400f30c8
 993              	.set CYREG_UDB_P0_U1_CFG9, 0x400f30c9
 994              	.set CYREG_UDB_P0_U1_CFG10, 0x400f30ca
 995              	.set CYREG_UDB_P0_U1_CFG11, 0x400f30cb
 996              	.set CYREG_UDB_P0_U1_CFG12, 0x400f30cc
 997              	.set CYREG_UDB_P0_U1_CFG13, 0x400f30cd
 998              	.set CYREG_UDB_P0_U1_CFG14, 0x400f30ce
 999              	.set CYREG_UDB_P0_U1_CFG15, 0x400f30cf
 1000              	.set CYREG_UDB_P0_U1_CFG16, 0x400f30d0
 1001              	.set CYREG_UDB_P0_U1_CFG17, 0x400f30d1
 1002              	.set CYREG_UDB_P0_U1_CFG18, 0x400f30d2
 1003              	.set CYREG_UDB_P0_U1_CFG19, 0x400f30d3
 1004              	.set CYREG_UDB_P0_U1_CFG20, 0x400f30d4
 1005              	.set CYREG_UDB_P0_U1_CFG21, 0x400f30d5
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 19


 1006              	.set CYREG_UDB_P0_U1_CFG22, 0x400f30d6
 1007              	.set CYREG_UDB_P0_U1_CFG23, 0x400f30d7
 1008              	.set CYREG_UDB_P0_U1_CFG24, 0x400f30d8
 1009              	.set CYREG_UDB_P0_U1_CFG25, 0x400f30d9
 1010              	.set CYREG_UDB_P0_U1_CFG26, 0x400f30da
 1011              	.set CYREG_UDB_P0_U1_CFG27, 0x400f30db
 1012              	.set CYREG_UDB_P0_U1_CFG28, 0x400f30dc
 1013              	.set CYREG_UDB_P0_U1_CFG29, 0x400f30dd
 1014              	.set CYREG_UDB_P0_U1_CFG30, 0x400f30de
 1015              	.set CYREG_UDB_P0_U1_CFG31, 0x400f30df
 1016              	.set CYREG_UDB_P0_U1_DCFG0, 0x400f30e0
 1017              	.set CYREG_UDB_P0_U1_DCFG1, 0x400f30e2
 1018              	.set CYREG_UDB_P0_U1_DCFG2, 0x400f30e4
 1019              	.set CYREG_UDB_P0_U1_DCFG3, 0x400f30e6
 1020              	.set CYREG_UDB_P0_U1_DCFG4, 0x400f30e8
 1021              	.set CYREG_UDB_P0_U1_DCFG5, 0x400f30ea
 1022              	.set CYREG_UDB_P0_U1_DCFG6, 0x400f30ec
 1023              	.set CYREG_UDB_P0_U1_DCFG7, 0x400f30ee
 1024              	.set CYDEV_UDB_P0_ROUTE_BASE, 0x400f3100
 1025              	.set CYDEV_UDB_P0_ROUTE_SIZE, 0x00000100
 1026              	.set CYREG_UDB_P0_ROUTE_HC0, 0x400f3100
 1027              	.set CYREG_UDB_P0_ROUTE_HC1, 0x400f3101
 1028              	.set CYREG_UDB_P0_ROUTE_HC2, 0x400f3102
 1029              	.set CYREG_UDB_P0_ROUTE_HC3, 0x400f3103
 1030              	.set CYREG_UDB_P0_ROUTE_HC4, 0x400f3104
 1031              	.set CYREG_UDB_P0_ROUTE_HC5, 0x400f3105
 1032              	.set CYREG_UDB_P0_ROUTE_HC6, 0x400f3106
 1033              	.set CYREG_UDB_P0_ROUTE_HC7, 0x400f3107
 1034              	.set CYREG_UDB_P0_ROUTE_HC8, 0x400f3108
 1035              	.set CYREG_UDB_P0_ROUTE_HC9, 0x400f3109
 1036              	.set CYREG_UDB_P0_ROUTE_HC10, 0x400f310a
 1037              	.set CYREG_UDB_P0_ROUTE_HC11, 0x400f310b
 1038              	.set CYREG_UDB_P0_ROUTE_HC12, 0x400f310c
 1039              	.set CYREG_UDB_P0_ROUTE_HC13, 0x400f310d
 1040              	.set CYREG_UDB_P0_ROUTE_HC14, 0x400f310e
 1041              	.set CYREG_UDB_P0_ROUTE_HC15, 0x400f310f
 1042              	.set CYREG_UDB_P0_ROUTE_HC16, 0x400f3110
 1043              	.set CYREG_UDB_P0_ROUTE_HC17, 0x400f3111
 1044              	.set CYREG_UDB_P0_ROUTE_HC18, 0x400f3112
 1045              	.set CYREG_UDB_P0_ROUTE_HC19, 0x400f3113
 1046              	.set CYREG_UDB_P0_ROUTE_HC20, 0x400f3114
 1047              	.set CYREG_UDB_P0_ROUTE_HC21, 0x400f3115
 1048              	.set CYREG_UDB_P0_ROUTE_HC22, 0x400f3116
 1049              	.set CYREG_UDB_P0_ROUTE_HC23, 0x400f3117
 1050              	.set CYREG_UDB_P0_ROUTE_HC24, 0x400f3118
 1051              	.set CYREG_UDB_P0_ROUTE_HC25, 0x400f3119
 1052              	.set CYREG_UDB_P0_ROUTE_HC26, 0x400f311a
 1053              	.set CYREG_UDB_P0_ROUTE_HC27, 0x400f311b
 1054              	.set CYREG_UDB_P0_ROUTE_HC28, 0x400f311c
 1055              	.set CYREG_UDB_P0_ROUTE_HC29, 0x400f311d
 1056              	.set CYREG_UDB_P0_ROUTE_HC30, 0x400f311e
 1057              	.set CYREG_UDB_P0_ROUTE_HC31, 0x400f311f
 1058              	.set CYREG_UDB_P0_ROUTE_HC32, 0x400f3120
 1059              	.set CYREG_UDB_P0_ROUTE_HC33, 0x400f3121
 1060              	.set CYREG_UDB_P0_ROUTE_HC34, 0x400f3122
 1061              	.set CYREG_UDB_P0_ROUTE_HC35, 0x400f3123
 1062              	.set CYREG_UDB_P0_ROUTE_HC36, 0x400f3124
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 20


 1063              	.set CYREG_UDB_P0_ROUTE_HC37, 0x400f3125
 1064              	.set CYREG_UDB_P0_ROUTE_HC38, 0x400f3126
 1065              	.set CYREG_UDB_P0_ROUTE_HC39, 0x400f3127
 1066              	.set CYREG_UDB_P0_ROUTE_HC40, 0x400f3128
 1067              	.set CYREG_UDB_P0_ROUTE_HC41, 0x400f3129
 1068              	.set CYREG_UDB_P0_ROUTE_HC42, 0x400f312a
 1069              	.set CYREG_UDB_P0_ROUTE_HC43, 0x400f312b
 1070              	.set CYREG_UDB_P0_ROUTE_HC44, 0x400f312c
 1071              	.set CYREG_UDB_P0_ROUTE_HC45, 0x400f312d
 1072              	.set CYREG_UDB_P0_ROUTE_HC46, 0x400f312e
 1073              	.set CYREG_UDB_P0_ROUTE_HC47, 0x400f312f
 1074              	.set CYREG_UDB_P0_ROUTE_HC48, 0x400f3130
 1075              	.set CYREG_UDB_P0_ROUTE_HC49, 0x400f3131
 1076              	.set CYREG_UDB_P0_ROUTE_HC50, 0x400f3132
 1077              	.set CYREG_UDB_P0_ROUTE_HC51, 0x400f3133
 1078              	.set CYREG_UDB_P0_ROUTE_HC52, 0x400f3134
 1079              	.set CYREG_UDB_P0_ROUTE_HC53, 0x400f3135
 1080              	.set CYREG_UDB_P0_ROUTE_HC54, 0x400f3136
 1081              	.set CYREG_UDB_P0_ROUTE_HC55, 0x400f3137
 1082              	.set CYREG_UDB_P0_ROUTE_HC56, 0x400f3138
 1083              	.set CYREG_UDB_P0_ROUTE_HC57, 0x400f3139
 1084              	.set CYREG_UDB_P0_ROUTE_HC58, 0x400f313a
 1085              	.set CYREG_UDB_P0_ROUTE_HC59, 0x400f313b
 1086              	.set CYREG_UDB_P0_ROUTE_HC60, 0x400f313c
 1087              	.set CYREG_UDB_P0_ROUTE_HC61, 0x400f313d
 1088              	.set CYREG_UDB_P0_ROUTE_HC62, 0x400f313e
 1089              	.set CYREG_UDB_P0_ROUTE_HC63, 0x400f313f
 1090              	.set CYREG_UDB_P0_ROUTE_HC64, 0x400f3140
 1091              	.set CYREG_UDB_P0_ROUTE_HC65, 0x400f3141
 1092              	.set CYREG_UDB_P0_ROUTE_HC66, 0x400f3142
 1093              	.set CYREG_UDB_P0_ROUTE_HC67, 0x400f3143
 1094              	.set CYREG_UDB_P0_ROUTE_HC68, 0x400f3144
 1095              	.set CYREG_UDB_P0_ROUTE_HC69, 0x400f3145
 1096              	.set CYREG_UDB_P0_ROUTE_HC70, 0x400f3146
 1097              	.set CYREG_UDB_P0_ROUTE_HC71, 0x400f3147
 1098              	.set CYREG_UDB_P0_ROUTE_HC72, 0x400f3148
 1099              	.set CYREG_UDB_P0_ROUTE_HC73, 0x400f3149
 1100              	.set CYREG_UDB_P0_ROUTE_HC74, 0x400f314a
 1101              	.set CYREG_UDB_P0_ROUTE_HC75, 0x400f314b
 1102              	.set CYREG_UDB_P0_ROUTE_HC76, 0x400f314c
 1103              	.set CYREG_UDB_P0_ROUTE_HC77, 0x400f314d
 1104              	.set CYREG_UDB_P0_ROUTE_HC78, 0x400f314e
 1105              	.set CYREG_UDB_P0_ROUTE_HC79, 0x400f314f
 1106              	.set CYREG_UDB_P0_ROUTE_HC80, 0x400f3150
 1107              	.set CYREG_UDB_P0_ROUTE_HC81, 0x400f3151
 1108              	.set CYREG_UDB_P0_ROUTE_HC82, 0x400f3152
 1109              	.set CYREG_UDB_P0_ROUTE_HC83, 0x400f3153
 1110              	.set CYREG_UDB_P0_ROUTE_HC84, 0x400f3154
 1111              	.set CYREG_UDB_P0_ROUTE_HC85, 0x400f3155
 1112              	.set CYREG_UDB_P0_ROUTE_HC86, 0x400f3156
 1113              	.set CYREG_UDB_P0_ROUTE_HC87, 0x400f3157
 1114              	.set CYREG_UDB_P0_ROUTE_HC88, 0x400f3158
 1115              	.set CYREG_UDB_P0_ROUTE_HC89, 0x400f3159
 1116              	.set CYREG_UDB_P0_ROUTE_HC90, 0x400f315a
 1117              	.set CYREG_UDB_P0_ROUTE_HC91, 0x400f315b
 1118              	.set CYREG_UDB_P0_ROUTE_HC92, 0x400f315c
 1119              	.set CYREG_UDB_P0_ROUTE_HC93, 0x400f315d
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 21


 1120              	.set CYREG_UDB_P0_ROUTE_HC94, 0x400f315e
 1121              	.set CYREG_UDB_P0_ROUTE_HC95, 0x400f315f
 1122              	.set CYREG_UDB_P0_ROUTE_HC96, 0x400f3160
 1123              	.set CYREG_UDB_P0_ROUTE_HC97, 0x400f3161
 1124              	.set CYREG_UDB_P0_ROUTE_HC98, 0x400f3162
 1125              	.set CYREG_UDB_P0_ROUTE_HC99, 0x400f3163
 1126              	.set CYREG_UDB_P0_ROUTE_HC100, 0x400f3164
 1127              	.set CYREG_UDB_P0_ROUTE_HC101, 0x400f3165
 1128              	.set CYREG_UDB_P0_ROUTE_HC102, 0x400f3166
 1129              	.set CYREG_UDB_P0_ROUTE_HC103, 0x400f3167
 1130              	.set CYREG_UDB_P0_ROUTE_HC104, 0x400f3168
 1131              	.set CYREG_UDB_P0_ROUTE_HC105, 0x400f3169
 1132              	.set CYREG_UDB_P0_ROUTE_HC106, 0x400f316a
 1133              	.set CYREG_UDB_P0_ROUTE_HC107, 0x400f316b
 1134              	.set CYREG_UDB_P0_ROUTE_HC108, 0x400f316c
 1135              	.set CYREG_UDB_P0_ROUTE_HC109, 0x400f316d
 1136              	.set CYREG_UDB_P0_ROUTE_HC110, 0x400f316e
 1137              	.set CYREG_UDB_P0_ROUTE_HC111, 0x400f316f
 1138              	.set CYREG_UDB_P0_ROUTE_HC112, 0x400f3170
 1139              	.set CYREG_UDB_P0_ROUTE_HC113, 0x400f3171
 1140              	.set CYREG_UDB_P0_ROUTE_HC114, 0x400f3172
 1141              	.set CYREG_UDB_P0_ROUTE_HC115, 0x400f3173
 1142              	.set CYREG_UDB_P0_ROUTE_HC116, 0x400f3174
 1143              	.set CYREG_UDB_P0_ROUTE_HC117, 0x400f3175
 1144              	.set CYREG_UDB_P0_ROUTE_HC118, 0x400f3176
 1145              	.set CYREG_UDB_P0_ROUTE_HC119, 0x400f3177
 1146              	.set CYREG_UDB_P0_ROUTE_HC120, 0x400f3178
 1147              	.set CYREG_UDB_P0_ROUTE_HC121, 0x400f3179
 1148              	.set CYREG_UDB_P0_ROUTE_HC122, 0x400f317a
 1149              	.set CYREG_UDB_P0_ROUTE_HC123, 0x400f317b
 1150              	.set CYREG_UDB_P0_ROUTE_HC124, 0x400f317c
 1151              	.set CYREG_UDB_P0_ROUTE_HC125, 0x400f317d
 1152              	.set CYREG_UDB_P0_ROUTE_HC126, 0x400f317e
 1153              	.set CYREG_UDB_P0_ROUTE_HC127, 0x400f317f
 1154              	.set CYREG_UDB_P0_ROUTE_HV_L0, 0x400f3180
 1155              	.set CYREG_UDB_P0_ROUTE_HV_L1, 0x400f3181
 1156              	.set CYREG_UDB_P0_ROUTE_HV_L2, 0x400f3182
 1157              	.set CYREG_UDB_P0_ROUTE_HV_L3, 0x400f3183
 1158              	.set CYREG_UDB_P0_ROUTE_HV_L4, 0x400f3184
 1159              	.set CYREG_UDB_P0_ROUTE_HV_L5, 0x400f3185
 1160              	.set CYREG_UDB_P0_ROUTE_HV_L6, 0x400f3186
 1161              	.set CYREG_UDB_P0_ROUTE_HV_L7, 0x400f3187
 1162              	.set CYREG_UDB_P0_ROUTE_HV_L8, 0x400f3188
 1163              	.set CYREG_UDB_P0_ROUTE_HV_L9, 0x400f3189
 1164              	.set CYREG_UDB_P0_ROUTE_HV_L10, 0x400f318a
 1165              	.set CYREG_UDB_P0_ROUTE_HV_L11, 0x400f318b
 1166              	.set CYREG_UDB_P0_ROUTE_HV_L12, 0x400f318c
 1167              	.set CYREG_UDB_P0_ROUTE_HV_L13, 0x400f318d
 1168              	.set CYREG_UDB_P0_ROUTE_HV_L14, 0x400f318e
 1169              	.set CYREG_UDB_P0_ROUTE_HV_L15, 0x400f318f
 1170              	.set CYREG_UDB_P0_ROUTE_HS0, 0x400f3190
 1171              	.set CYREG_UDB_P0_ROUTE_HS1, 0x400f3191
 1172              	.set CYREG_UDB_P0_ROUTE_HS2, 0x400f3192
 1173              	.set CYREG_UDB_P0_ROUTE_HS3, 0x400f3193
 1174              	.set CYREG_UDB_P0_ROUTE_HS4, 0x400f3194
 1175              	.set CYREG_UDB_P0_ROUTE_HS5, 0x400f3195
 1176              	.set CYREG_UDB_P0_ROUTE_HS6, 0x400f3196
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 22


 1177              	.set CYREG_UDB_P0_ROUTE_HS7, 0x400f3197
 1178              	.set CYREG_UDB_P0_ROUTE_HS8, 0x400f3198
 1179              	.set CYREG_UDB_P0_ROUTE_HS9, 0x400f3199
 1180              	.set CYREG_UDB_P0_ROUTE_HS10, 0x400f319a
 1181              	.set CYREG_UDB_P0_ROUTE_HS11, 0x400f319b
 1182              	.set CYREG_UDB_P0_ROUTE_HS12, 0x400f319c
 1183              	.set CYREG_UDB_P0_ROUTE_HS13, 0x400f319d
 1184              	.set CYREG_UDB_P0_ROUTE_HS14, 0x400f319e
 1185              	.set CYREG_UDB_P0_ROUTE_HS15, 0x400f319f
 1186              	.set CYREG_UDB_P0_ROUTE_HS16, 0x400f31a0
 1187              	.set CYREG_UDB_P0_ROUTE_HS17, 0x400f31a1
 1188              	.set CYREG_UDB_P0_ROUTE_HS18, 0x400f31a2
 1189              	.set CYREG_UDB_P0_ROUTE_HS19, 0x400f31a3
 1190              	.set CYREG_UDB_P0_ROUTE_HS20, 0x400f31a4
 1191              	.set CYREG_UDB_P0_ROUTE_HS21, 0x400f31a5
 1192              	.set CYREG_UDB_P0_ROUTE_HS22, 0x400f31a6
 1193              	.set CYREG_UDB_P0_ROUTE_HS23, 0x400f31a7
 1194              	.set CYREG_UDB_P0_ROUTE_HV_R0, 0x400f31a8
 1195              	.set CYREG_UDB_P0_ROUTE_HV_R1, 0x400f31a9
 1196              	.set CYREG_UDB_P0_ROUTE_HV_R2, 0x400f31aa
 1197              	.set CYREG_UDB_P0_ROUTE_HV_R3, 0x400f31ab
 1198              	.set CYREG_UDB_P0_ROUTE_HV_R4, 0x400f31ac
 1199              	.set CYREG_UDB_P0_ROUTE_HV_R5, 0x400f31ad
 1200              	.set CYREG_UDB_P0_ROUTE_HV_R6, 0x400f31ae
 1201              	.set CYREG_UDB_P0_ROUTE_HV_R7, 0x400f31af
 1202              	.set CYREG_UDB_P0_ROUTE_HV_R8, 0x400f31b0
 1203              	.set CYREG_UDB_P0_ROUTE_HV_R9, 0x400f31b1
 1204              	.set CYREG_UDB_P0_ROUTE_HV_R10, 0x400f31b2
 1205              	.set CYREG_UDB_P0_ROUTE_HV_R11, 0x400f31b3
 1206              	.set CYREG_UDB_P0_ROUTE_HV_R12, 0x400f31b4
 1207              	.set CYREG_UDB_P0_ROUTE_HV_R13, 0x400f31b5
 1208              	.set CYREG_UDB_P0_ROUTE_HV_R14, 0x400f31b6
 1209              	.set CYREG_UDB_P0_ROUTE_HV_R15, 0x400f31b7
 1210              	.set CYREG_UDB_P0_ROUTE_PLD0IN0, 0x400f31c0
 1211              	.set CYREG_UDB_P0_ROUTE_PLD0IN1, 0x400f31c2
 1212              	.set CYREG_UDB_P0_ROUTE_PLD0IN2, 0x400f31c4
 1213              	.set CYREG_UDB_P0_ROUTE_PLD1IN0, 0x400f31ca
 1214              	.set CYREG_UDB_P0_ROUTE_PLD1IN1, 0x400f31cc
 1215              	.set CYREG_UDB_P0_ROUTE_PLD1IN2, 0x400f31ce
 1216              	.set CYREG_UDB_P0_ROUTE_DPIN0, 0x400f31d0
 1217              	.set CYREG_UDB_P0_ROUTE_DPIN1, 0x400f31d2
 1218              	.set CYREG_UDB_P0_ROUTE_SCIN, 0x400f31d6
 1219              	.set CYREG_UDB_P0_ROUTE_SCIOIN, 0x400f31d8
 1220              	.set CYREG_UDB_P0_ROUTE_RCIN, 0x400f31de
 1221              	.set CYREG_UDB_P0_ROUTE_VS0, 0x400f31e0
 1222              	.set CYREG_UDB_P0_ROUTE_VS1, 0x400f31e2
 1223              	.set CYREG_UDB_P0_ROUTE_VS2, 0x400f31e4
 1224              	.set CYREG_UDB_P0_ROUTE_VS3, 0x400f31e6
 1225              	.set CYREG_UDB_P0_ROUTE_VS4, 0x400f31e8
 1226              	.set CYREG_UDB_P0_ROUTE_VS5, 0x400f31ea
 1227              	.set CYREG_UDB_P0_ROUTE_VS6, 0x400f31ec
 1228              	.set CYREG_UDB_P0_ROUTE_VS7, 0x400f31ee
 1229              	.set CYDEV_UDB_P1_BASE, 0x400f3200
 1230              	.set CYDEV_UDB_P1_SIZE, 0x00000200
 1231              	.set CYDEV_UDB_P1_U0_BASE, 0x400f3200
 1232              	.set CYDEV_UDB_P1_U0_SIZE, 0x00000080
 1233              	.set CYREG_UDB_P1_U0_PLD_IT0, 0x400f3200
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 23


 1234              	.set CYREG_UDB_P1_U0_PLD_IT1, 0x400f3204
 1235              	.set CYREG_UDB_P1_U0_PLD_IT2, 0x400f3208
 1236              	.set CYREG_UDB_P1_U0_PLD_IT3, 0x400f320c
 1237              	.set CYREG_UDB_P1_U0_PLD_IT4, 0x400f3210
 1238              	.set CYREG_UDB_P1_U0_PLD_IT5, 0x400f3214
 1239              	.set CYREG_UDB_P1_U0_PLD_IT6, 0x400f3218
 1240              	.set CYREG_UDB_P1_U0_PLD_IT7, 0x400f321c
 1241              	.set CYREG_UDB_P1_U0_PLD_IT8, 0x400f3220
 1242              	.set CYREG_UDB_P1_U0_PLD_IT9, 0x400f3224
 1243              	.set CYREG_UDB_P1_U0_PLD_IT10, 0x400f3228
 1244              	.set CYREG_UDB_P1_U0_PLD_IT11, 0x400f322c
 1245              	.set CYREG_UDB_P1_U0_PLD_ORT0, 0x400f3230
 1246              	.set CYREG_UDB_P1_U0_PLD_ORT1, 0x400f3232
 1247              	.set CYREG_UDB_P1_U0_PLD_ORT2, 0x400f3234
 1248              	.set CYREG_UDB_P1_U0_PLD_ORT3, 0x400f3236
 1249              	.set CYREG_UDB_P1_U0_PLD_MC_CFG_CEN_CONST, 0x400f3238
 1250              	.set CYREG_UDB_P1_U0_PLD_MC_CFG_XORFB, 0x400f323a
 1251              	.set CYREG_UDB_P1_U0_PLD_MC_SET_RESET, 0x400f323c
 1252              	.set CYREG_UDB_P1_U0_PLD_MC_CFG_BYPASS, 0x400f323e
 1253              	.set CYREG_UDB_P1_U0_CFG0, 0x400f3240
 1254              	.set CYREG_UDB_P1_U0_CFG1, 0x400f3241
 1255              	.set CYREG_UDB_P1_U0_CFG2, 0x400f3242
 1256              	.set CYREG_UDB_P1_U0_CFG3, 0x400f3243
 1257              	.set CYREG_UDB_P1_U0_CFG4, 0x400f3244
 1258              	.set CYREG_UDB_P1_U0_CFG5, 0x400f3245
 1259              	.set CYREG_UDB_P1_U0_CFG6, 0x400f3246
 1260              	.set CYREG_UDB_P1_U0_CFG7, 0x400f3247
 1261              	.set CYREG_UDB_P1_U0_CFG8, 0x400f3248
 1262              	.set CYREG_UDB_P1_U0_CFG9, 0x400f3249
 1263              	.set CYREG_UDB_P1_U0_CFG10, 0x400f324a
 1264              	.set CYREG_UDB_P1_U0_CFG11, 0x400f324b
 1265              	.set CYREG_UDB_P1_U0_CFG12, 0x400f324c
 1266              	.set CYREG_UDB_P1_U0_CFG13, 0x400f324d
 1267              	.set CYREG_UDB_P1_U0_CFG14, 0x400f324e
 1268              	.set CYREG_UDB_P1_U0_CFG15, 0x400f324f
 1269              	.set CYREG_UDB_P1_U0_CFG16, 0x400f3250
 1270              	.set CYREG_UDB_P1_U0_CFG17, 0x400f3251
 1271              	.set CYREG_UDB_P1_U0_CFG18, 0x400f3252
 1272              	.set CYREG_UDB_P1_U0_CFG19, 0x400f3253
 1273              	.set CYREG_UDB_P1_U0_CFG20, 0x400f3254
 1274              	.set CYREG_UDB_P1_U0_CFG21, 0x400f3255
 1275              	.set CYREG_UDB_P1_U0_CFG22, 0x400f3256
 1276              	.set CYREG_UDB_P1_U0_CFG23, 0x400f3257
 1277              	.set CYREG_UDB_P1_U0_CFG24, 0x400f3258
 1278              	.set CYREG_UDB_P1_U0_CFG25, 0x400f3259
 1279              	.set CYREG_UDB_P1_U0_CFG26, 0x400f325a
 1280              	.set CYREG_UDB_P1_U0_CFG27, 0x400f325b
 1281              	.set CYREG_UDB_P1_U0_CFG28, 0x400f325c
 1282              	.set CYREG_UDB_P1_U0_CFG29, 0x400f325d
 1283              	.set CYREG_UDB_P1_U0_CFG30, 0x400f325e
 1284              	.set CYREG_UDB_P1_U0_CFG31, 0x400f325f
 1285              	.set CYREG_UDB_P1_U0_DCFG0, 0x400f3260
 1286              	.set CYREG_UDB_P1_U0_DCFG1, 0x400f3262
 1287              	.set CYREG_UDB_P1_U0_DCFG2, 0x400f3264
 1288              	.set CYREG_UDB_P1_U0_DCFG3, 0x400f3266
 1289              	.set CYREG_UDB_P1_U0_DCFG4, 0x400f3268
 1290              	.set CYREG_UDB_P1_U0_DCFG5, 0x400f326a
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 24


 1291              	.set CYREG_UDB_P1_U0_DCFG6, 0x400f326c
 1292              	.set CYREG_UDB_P1_U0_DCFG7, 0x400f326e
 1293              	.set CYDEV_UDB_P1_U1_BASE, 0x400f3280
 1294              	.set CYDEV_UDB_P1_U1_SIZE, 0x00000080
 1295              	.set CYREG_UDB_P1_U1_PLD_IT0, 0x400f3280
 1296              	.set CYREG_UDB_P1_U1_PLD_IT1, 0x400f3284
 1297              	.set CYREG_UDB_P1_U1_PLD_IT2, 0x400f3288
 1298              	.set CYREG_UDB_P1_U1_PLD_IT3, 0x400f328c
 1299              	.set CYREG_UDB_P1_U1_PLD_IT4, 0x400f3290
 1300              	.set CYREG_UDB_P1_U1_PLD_IT5, 0x400f3294
 1301              	.set CYREG_UDB_P1_U1_PLD_IT6, 0x400f3298
 1302              	.set CYREG_UDB_P1_U1_PLD_IT7, 0x400f329c
 1303              	.set CYREG_UDB_P1_U1_PLD_IT8, 0x400f32a0
 1304              	.set CYREG_UDB_P1_U1_PLD_IT9, 0x400f32a4
 1305              	.set CYREG_UDB_P1_U1_PLD_IT10, 0x400f32a8
 1306              	.set CYREG_UDB_P1_U1_PLD_IT11, 0x400f32ac
 1307              	.set CYREG_UDB_P1_U1_PLD_ORT0, 0x400f32b0
 1308              	.set CYREG_UDB_P1_U1_PLD_ORT1, 0x400f32b2
 1309              	.set CYREG_UDB_P1_U1_PLD_ORT2, 0x400f32b4
 1310              	.set CYREG_UDB_P1_U1_PLD_ORT3, 0x400f32b6
 1311              	.set CYREG_UDB_P1_U1_PLD_MC_CFG_CEN_CONST, 0x400f32b8
 1312              	.set CYREG_UDB_P1_U1_PLD_MC_CFG_XORFB, 0x400f32ba
 1313              	.set CYREG_UDB_P1_U1_PLD_MC_SET_RESET, 0x400f32bc
 1314              	.set CYREG_UDB_P1_U1_PLD_MC_CFG_BYPASS, 0x400f32be
 1315              	.set CYREG_UDB_P1_U1_CFG0, 0x400f32c0
 1316              	.set CYREG_UDB_P1_U1_CFG1, 0x400f32c1
 1317              	.set CYREG_UDB_P1_U1_CFG2, 0x400f32c2
 1318              	.set CYREG_UDB_P1_U1_CFG3, 0x400f32c3
 1319              	.set CYREG_UDB_P1_U1_CFG4, 0x400f32c4
 1320              	.set CYREG_UDB_P1_U1_CFG5, 0x400f32c5
 1321              	.set CYREG_UDB_P1_U1_CFG6, 0x400f32c6
 1322              	.set CYREG_UDB_P1_U1_CFG7, 0x400f32c7
 1323              	.set CYREG_UDB_P1_U1_CFG8, 0x400f32c8
 1324              	.set CYREG_UDB_P1_U1_CFG9, 0x400f32c9
 1325              	.set CYREG_UDB_P1_U1_CFG10, 0x400f32ca
 1326              	.set CYREG_UDB_P1_U1_CFG11, 0x400f32cb
 1327              	.set CYREG_UDB_P1_U1_CFG12, 0x400f32cc
 1328              	.set CYREG_UDB_P1_U1_CFG13, 0x400f32cd
 1329              	.set CYREG_UDB_P1_U1_CFG14, 0x400f32ce
 1330              	.set CYREG_UDB_P1_U1_CFG15, 0x400f32cf
 1331              	.set CYREG_UDB_P1_U1_CFG16, 0x400f32d0
 1332              	.set CYREG_UDB_P1_U1_CFG17, 0x400f32d1
 1333              	.set CYREG_UDB_P1_U1_CFG18, 0x400f32d2
 1334              	.set CYREG_UDB_P1_U1_CFG19, 0x400f32d3
 1335              	.set CYREG_UDB_P1_U1_CFG20, 0x400f32d4
 1336              	.set CYREG_UDB_P1_U1_CFG21, 0x400f32d5
 1337              	.set CYREG_UDB_P1_U1_CFG22, 0x400f32d6
 1338              	.set CYREG_UDB_P1_U1_CFG23, 0x400f32d7
 1339              	.set CYREG_UDB_P1_U1_CFG24, 0x400f32d8
 1340              	.set CYREG_UDB_P1_U1_CFG25, 0x400f32d9
 1341              	.set CYREG_UDB_P1_U1_CFG26, 0x400f32da
 1342              	.set CYREG_UDB_P1_U1_CFG27, 0x400f32db
 1343              	.set CYREG_UDB_P1_U1_CFG28, 0x400f32dc
 1344              	.set CYREG_UDB_P1_U1_CFG29, 0x400f32dd
 1345              	.set CYREG_UDB_P1_U1_CFG30, 0x400f32de
 1346              	.set CYREG_UDB_P1_U1_CFG31, 0x400f32df
 1347              	.set CYREG_UDB_P1_U1_DCFG0, 0x400f32e0
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 25


 1348              	.set CYREG_UDB_P1_U1_DCFG1, 0x400f32e2
 1349              	.set CYREG_UDB_P1_U1_DCFG2, 0x400f32e4
 1350              	.set CYREG_UDB_P1_U1_DCFG3, 0x400f32e6
 1351              	.set CYREG_UDB_P1_U1_DCFG4, 0x400f32e8
 1352              	.set CYREG_UDB_P1_U1_DCFG5, 0x400f32ea
 1353              	.set CYREG_UDB_P1_U1_DCFG6, 0x400f32ec
 1354              	.set CYREG_UDB_P1_U1_DCFG7, 0x400f32ee
 1355              	.set CYDEV_UDB_P1_ROUTE_BASE, 0x400f3300
 1356              	.set CYDEV_UDB_P1_ROUTE_SIZE, 0x00000100
 1357              	.set CYREG_UDB_P1_ROUTE_HC0, 0x400f3300
 1358              	.set CYREG_UDB_P1_ROUTE_HC1, 0x400f3301
 1359              	.set CYREG_UDB_P1_ROUTE_HC2, 0x400f3302
 1360              	.set CYREG_UDB_P1_ROUTE_HC3, 0x400f3303
 1361              	.set CYREG_UDB_P1_ROUTE_HC4, 0x400f3304
 1362              	.set CYREG_UDB_P1_ROUTE_HC5, 0x400f3305
 1363              	.set CYREG_UDB_P1_ROUTE_HC6, 0x400f3306
 1364              	.set CYREG_UDB_P1_ROUTE_HC7, 0x400f3307
 1365              	.set CYREG_UDB_P1_ROUTE_HC8, 0x400f3308
 1366              	.set CYREG_UDB_P1_ROUTE_HC9, 0x400f3309
 1367              	.set CYREG_UDB_P1_ROUTE_HC10, 0x400f330a
 1368              	.set CYREG_UDB_P1_ROUTE_HC11, 0x400f330b
 1369              	.set CYREG_UDB_P1_ROUTE_HC12, 0x400f330c
 1370              	.set CYREG_UDB_P1_ROUTE_HC13, 0x400f330d
 1371              	.set CYREG_UDB_P1_ROUTE_HC14, 0x400f330e
 1372              	.set CYREG_UDB_P1_ROUTE_HC15, 0x400f330f
 1373              	.set CYREG_UDB_P1_ROUTE_HC16, 0x400f3310
 1374              	.set CYREG_UDB_P1_ROUTE_HC17, 0x400f3311
 1375              	.set CYREG_UDB_P1_ROUTE_HC18, 0x400f3312
 1376              	.set CYREG_UDB_P1_ROUTE_HC19, 0x400f3313
 1377              	.set CYREG_UDB_P1_ROUTE_HC20, 0x400f3314
 1378              	.set CYREG_UDB_P1_ROUTE_HC21, 0x400f3315
 1379              	.set CYREG_UDB_P1_ROUTE_HC22, 0x400f3316
 1380              	.set CYREG_UDB_P1_ROUTE_HC23, 0x400f3317
 1381              	.set CYREG_UDB_P1_ROUTE_HC24, 0x400f3318
 1382              	.set CYREG_UDB_P1_ROUTE_HC25, 0x400f3319
 1383              	.set CYREG_UDB_P1_ROUTE_HC26, 0x400f331a
 1384              	.set CYREG_UDB_P1_ROUTE_HC27, 0x400f331b
 1385              	.set CYREG_UDB_P1_ROUTE_HC28, 0x400f331c
 1386              	.set CYREG_UDB_P1_ROUTE_HC29, 0x400f331d
 1387              	.set CYREG_UDB_P1_ROUTE_HC30, 0x400f331e
 1388              	.set CYREG_UDB_P1_ROUTE_HC31, 0x400f331f
 1389              	.set CYREG_UDB_P1_ROUTE_HC32, 0x400f3320
 1390              	.set CYREG_UDB_P1_ROUTE_HC33, 0x400f3321
 1391              	.set CYREG_UDB_P1_ROUTE_HC34, 0x400f3322
 1392              	.set CYREG_UDB_P1_ROUTE_HC35, 0x400f3323
 1393              	.set CYREG_UDB_P1_ROUTE_HC36, 0x400f3324
 1394              	.set CYREG_UDB_P1_ROUTE_HC37, 0x400f3325
 1395              	.set CYREG_UDB_P1_ROUTE_HC38, 0x400f3326
 1396              	.set CYREG_UDB_P1_ROUTE_HC39, 0x400f3327
 1397              	.set CYREG_UDB_P1_ROUTE_HC40, 0x400f3328
 1398              	.set CYREG_UDB_P1_ROUTE_HC41, 0x400f3329
 1399              	.set CYREG_UDB_P1_ROUTE_HC42, 0x400f332a
 1400              	.set CYREG_UDB_P1_ROUTE_HC43, 0x400f332b
 1401              	.set CYREG_UDB_P1_ROUTE_HC44, 0x400f332c
 1402              	.set CYREG_UDB_P1_ROUTE_HC45, 0x400f332d
 1403              	.set CYREG_UDB_P1_ROUTE_HC46, 0x400f332e
 1404              	.set CYREG_UDB_P1_ROUTE_HC47, 0x400f332f
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 26


 1405              	.set CYREG_UDB_P1_ROUTE_HC48, 0x400f3330
 1406              	.set CYREG_UDB_P1_ROUTE_HC49, 0x400f3331
 1407              	.set CYREG_UDB_P1_ROUTE_HC50, 0x400f3332
 1408              	.set CYREG_UDB_P1_ROUTE_HC51, 0x400f3333
 1409              	.set CYREG_UDB_P1_ROUTE_HC52, 0x400f3334
 1410              	.set CYREG_UDB_P1_ROUTE_HC53, 0x400f3335
 1411              	.set CYREG_UDB_P1_ROUTE_HC54, 0x400f3336
 1412              	.set CYREG_UDB_P1_ROUTE_HC55, 0x400f3337
 1413              	.set CYREG_UDB_P1_ROUTE_HC56, 0x400f3338
 1414              	.set CYREG_UDB_P1_ROUTE_HC57, 0x400f3339
 1415              	.set CYREG_UDB_P1_ROUTE_HC58, 0x400f333a
 1416              	.set CYREG_UDB_P1_ROUTE_HC59, 0x400f333b
 1417              	.set CYREG_UDB_P1_ROUTE_HC60, 0x400f333c
 1418              	.set CYREG_UDB_P1_ROUTE_HC61, 0x400f333d
 1419              	.set CYREG_UDB_P1_ROUTE_HC62, 0x400f333e
 1420              	.set CYREG_UDB_P1_ROUTE_HC63, 0x400f333f
 1421              	.set CYREG_UDB_P1_ROUTE_HC64, 0x400f3340
 1422              	.set CYREG_UDB_P1_ROUTE_HC65, 0x400f3341
 1423              	.set CYREG_UDB_P1_ROUTE_HC66, 0x400f3342
 1424              	.set CYREG_UDB_P1_ROUTE_HC67, 0x400f3343
 1425              	.set CYREG_UDB_P1_ROUTE_HC68, 0x400f3344
 1426              	.set CYREG_UDB_P1_ROUTE_HC69, 0x400f3345
 1427              	.set CYREG_UDB_P1_ROUTE_HC70, 0x400f3346
 1428              	.set CYREG_UDB_P1_ROUTE_HC71, 0x400f3347
 1429              	.set CYREG_UDB_P1_ROUTE_HC72, 0x400f3348
 1430              	.set CYREG_UDB_P1_ROUTE_HC73, 0x400f3349
 1431              	.set CYREG_UDB_P1_ROUTE_HC74, 0x400f334a
 1432              	.set CYREG_UDB_P1_ROUTE_HC75, 0x400f334b
 1433              	.set CYREG_UDB_P1_ROUTE_HC76, 0x400f334c
 1434              	.set CYREG_UDB_P1_ROUTE_HC77, 0x400f334d
 1435              	.set CYREG_UDB_P1_ROUTE_HC78, 0x400f334e
 1436              	.set CYREG_UDB_P1_ROUTE_HC79, 0x400f334f
 1437              	.set CYREG_UDB_P1_ROUTE_HC80, 0x400f3350
 1438              	.set CYREG_UDB_P1_ROUTE_HC81, 0x400f3351
 1439              	.set CYREG_UDB_P1_ROUTE_HC82, 0x400f3352
 1440              	.set CYREG_UDB_P1_ROUTE_HC83, 0x400f3353
 1441              	.set CYREG_UDB_P1_ROUTE_HC84, 0x400f3354
 1442              	.set CYREG_UDB_P1_ROUTE_HC85, 0x400f3355
 1443              	.set CYREG_UDB_P1_ROUTE_HC86, 0x400f3356
 1444              	.set CYREG_UDB_P1_ROUTE_HC87, 0x400f3357
 1445              	.set CYREG_UDB_P1_ROUTE_HC88, 0x400f3358
 1446              	.set CYREG_UDB_P1_ROUTE_HC89, 0x400f3359
 1447              	.set CYREG_UDB_P1_ROUTE_HC90, 0x400f335a
 1448              	.set CYREG_UDB_P1_ROUTE_HC91, 0x400f335b
 1449              	.set CYREG_UDB_P1_ROUTE_HC92, 0x400f335c
 1450              	.set CYREG_UDB_P1_ROUTE_HC93, 0x400f335d
 1451              	.set CYREG_UDB_P1_ROUTE_HC94, 0x400f335e
 1452              	.set CYREG_UDB_P1_ROUTE_HC95, 0x400f335f
 1453              	.set CYREG_UDB_P1_ROUTE_HC96, 0x400f3360
 1454              	.set CYREG_UDB_P1_ROUTE_HC97, 0x400f3361
 1455              	.set CYREG_UDB_P1_ROUTE_HC98, 0x400f3362
 1456              	.set CYREG_UDB_P1_ROUTE_HC99, 0x400f3363
 1457              	.set CYREG_UDB_P1_ROUTE_HC100, 0x400f3364
 1458              	.set CYREG_UDB_P1_ROUTE_HC101, 0x400f3365
 1459              	.set CYREG_UDB_P1_ROUTE_HC102, 0x400f3366
 1460              	.set CYREG_UDB_P1_ROUTE_HC103, 0x400f3367
 1461              	.set CYREG_UDB_P1_ROUTE_HC104, 0x400f3368
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 27


 1462              	.set CYREG_UDB_P1_ROUTE_HC105, 0x400f3369
 1463              	.set CYREG_UDB_P1_ROUTE_HC106, 0x400f336a
 1464              	.set CYREG_UDB_P1_ROUTE_HC107, 0x400f336b
 1465              	.set CYREG_UDB_P1_ROUTE_HC108, 0x400f336c
 1466              	.set CYREG_UDB_P1_ROUTE_HC109, 0x400f336d
 1467              	.set CYREG_UDB_P1_ROUTE_HC110, 0x400f336e
 1468              	.set CYREG_UDB_P1_ROUTE_HC111, 0x400f336f
 1469              	.set CYREG_UDB_P1_ROUTE_HC112, 0x400f3370
 1470              	.set CYREG_UDB_P1_ROUTE_HC113, 0x400f3371
 1471              	.set CYREG_UDB_P1_ROUTE_HC114, 0x400f3372
 1472              	.set CYREG_UDB_P1_ROUTE_HC115, 0x400f3373
 1473              	.set CYREG_UDB_P1_ROUTE_HC116, 0x400f3374
 1474              	.set CYREG_UDB_P1_ROUTE_HC117, 0x400f3375
 1475              	.set CYREG_UDB_P1_ROUTE_HC118, 0x400f3376
 1476              	.set CYREG_UDB_P1_ROUTE_HC119, 0x400f3377
 1477              	.set CYREG_UDB_P1_ROUTE_HC120, 0x400f3378
 1478              	.set CYREG_UDB_P1_ROUTE_HC121, 0x400f3379
 1479              	.set CYREG_UDB_P1_ROUTE_HC122, 0x400f337a
 1480              	.set CYREG_UDB_P1_ROUTE_HC123, 0x400f337b
 1481              	.set CYREG_UDB_P1_ROUTE_HC124, 0x400f337c
 1482              	.set CYREG_UDB_P1_ROUTE_HC125, 0x400f337d
 1483              	.set CYREG_UDB_P1_ROUTE_HC126, 0x400f337e
 1484              	.set CYREG_UDB_P1_ROUTE_HC127, 0x400f337f
 1485              	.set CYREG_UDB_P1_ROUTE_HV_L0, 0x400f3380
 1486              	.set CYREG_UDB_P1_ROUTE_HV_L1, 0x400f3381
 1487              	.set CYREG_UDB_P1_ROUTE_HV_L2, 0x400f3382
 1488              	.set CYREG_UDB_P1_ROUTE_HV_L3, 0x400f3383
 1489              	.set CYREG_UDB_P1_ROUTE_HV_L4, 0x400f3384
 1490              	.set CYREG_UDB_P1_ROUTE_HV_L5, 0x400f3385
 1491              	.set CYREG_UDB_P1_ROUTE_HV_L6, 0x400f3386
 1492              	.set CYREG_UDB_P1_ROUTE_HV_L7, 0x400f3387
 1493              	.set CYREG_UDB_P1_ROUTE_HV_L8, 0x400f3388
 1494              	.set CYREG_UDB_P1_ROUTE_HV_L9, 0x400f3389
 1495              	.set CYREG_UDB_P1_ROUTE_HV_L10, 0x400f338a
 1496              	.set CYREG_UDB_P1_ROUTE_HV_L11, 0x400f338b
 1497              	.set CYREG_UDB_P1_ROUTE_HV_L12, 0x400f338c
 1498              	.set CYREG_UDB_P1_ROUTE_HV_L13, 0x400f338d
 1499              	.set CYREG_UDB_P1_ROUTE_HV_L14, 0x400f338e
 1500              	.set CYREG_UDB_P1_ROUTE_HV_L15, 0x400f338f
 1501              	.set CYREG_UDB_P1_ROUTE_HS0, 0x400f3390
 1502              	.set CYREG_UDB_P1_ROUTE_HS1, 0x400f3391
 1503              	.set CYREG_UDB_P1_ROUTE_HS2, 0x400f3392
 1504              	.set CYREG_UDB_P1_ROUTE_HS3, 0x400f3393
 1505              	.set CYREG_UDB_P1_ROUTE_HS4, 0x400f3394
 1506              	.set CYREG_UDB_P1_ROUTE_HS5, 0x400f3395
 1507              	.set CYREG_UDB_P1_ROUTE_HS6, 0x400f3396
 1508              	.set CYREG_UDB_P1_ROUTE_HS7, 0x400f3397
 1509              	.set CYREG_UDB_P1_ROUTE_HS8, 0x400f3398
 1510              	.set CYREG_UDB_P1_ROUTE_HS9, 0x400f3399
 1511              	.set CYREG_UDB_P1_ROUTE_HS10, 0x400f339a
 1512              	.set CYREG_UDB_P1_ROUTE_HS11, 0x400f339b
 1513              	.set CYREG_UDB_P1_ROUTE_HS12, 0x400f339c
 1514              	.set CYREG_UDB_P1_ROUTE_HS13, 0x400f339d
 1515              	.set CYREG_UDB_P1_ROUTE_HS14, 0x400f339e
 1516              	.set CYREG_UDB_P1_ROUTE_HS15, 0x400f339f
 1517              	.set CYREG_UDB_P1_ROUTE_HS16, 0x400f33a0
 1518              	.set CYREG_UDB_P1_ROUTE_HS17, 0x400f33a1
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 28


 1519              	.set CYREG_UDB_P1_ROUTE_HS18, 0x400f33a2
 1520              	.set CYREG_UDB_P1_ROUTE_HS19, 0x400f33a3
 1521              	.set CYREG_UDB_P1_ROUTE_HS20, 0x400f33a4
 1522              	.set CYREG_UDB_P1_ROUTE_HS21, 0x400f33a5
 1523              	.set CYREG_UDB_P1_ROUTE_HS22, 0x400f33a6
 1524              	.set CYREG_UDB_P1_ROUTE_HS23, 0x400f33a7
 1525              	.set CYREG_UDB_P1_ROUTE_HV_R0, 0x400f33a8
 1526              	.set CYREG_UDB_P1_ROUTE_HV_R1, 0x400f33a9
 1527              	.set CYREG_UDB_P1_ROUTE_HV_R2, 0x400f33aa
 1528              	.set CYREG_UDB_P1_ROUTE_HV_R3, 0x400f33ab
 1529              	.set CYREG_UDB_P1_ROUTE_HV_R4, 0x400f33ac
 1530              	.set CYREG_UDB_P1_ROUTE_HV_R5, 0x400f33ad
 1531              	.set CYREG_UDB_P1_ROUTE_HV_R6, 0x400f33ae
 1532              	.set CYREG_UDB_P1_ROUTE_HV_R7, 0x400f33af
 1533              	.set CYREG_UDB_P1_ROUTE_HV_R8, 0x400f33b0
 1534              	.set CYREG_UDB_P1_ROUTE_HV_R9, 0x400f33b1
 1535              	.set CYREG_UDB_P1_ROUTE_HV_R10, 0x400f33b2
 1536              	.set CYREG_UDB_P1_ROUTE_HV_R11, 0x400f33b3
 1537              	.set CYREG_UDB_P1_ROUTE_HV_R12, 0x400f33b4
 1538              	.set CYREG_UDB_P1_ROUTE_HV_R13, 0x400f33b5
 1539              	.set CYREG_UDB_P1_ROUTE_HV_R14, 0x400f33b6
 1540              	.set CYREG_UDB_P1_ROUTE_HV_R15, 0x400f33b7
 1541              	.set CYREG_UDB_P1_ROUTE_PLD0IN0, 0x400f33c0
 1542              	.set CYREG_UDB_P1_ROUTE_PLD0IN1, 0x400f33c2
 1543              	.set CYREG_UDB_P1_ROUTE_PLD0IN2, 0x400f33c4
 1544              	.set CYREG_UDB_P1_ROUTE_PLD1IN0, 0x400f33ca
 1545              	.set CYREG_UDB_P1_ROUTE_PLD1IN1, 0x400f33cc
 1546              	.set CYREG_UDB_P1_ROUTE_PLD1IN2, 0x400f33ce
 1547              	.set CYREG_UDB_P1_ROUTE_DPIN0, 0x400f33d0
 1548              	.set CYREG_UDB_P1_ROUTE_DPIN1, 0x400f33d2
 1549              	.set CYREG_UDB_P1_ROUTE_SCIN, 0x400f33d6
 1550              	.set CYREG_UDB_P1_ROUTE_SCIOIN, 0x400f33d8
 1551              	.set CYREG_UDB_P1_ROUTE_RCIN, 0x400f33de
 1552              	.set CYREG_UDB_P1_ROUTE_VS0, 0x400f33e0
 1553              	.set CYREG_UDB_P1_ROUTE_VS1, 0x400f33e2
 1554              	.set CYREG_UDB_P1_ROUTE_VS2, 0x400f33e4
 1555              	.set CYREG_UDB_P1_ROUTE_VS3, 0x400f33e6
 1556              	.set CYREG_UDB_P1_ROUTE_VS4, 0x400f33e8
 1557              	.set CYREG_UDB_P1_ROUTE_VS5, 0x400f33ea
 1558              	.set CYREG_UDB_P1_ROUTE_VS6, 0x400f33ec
 1559              	.set CYREG_UDB_P1_ROUTE_VS7, 0x400f33ee
 1560              	.set CYDEV_UDB_DSI0_BASE, 0x400f4000
 1561              	.set CYDEV_UDB_DSI0_SIZE, 0x00000100
 1562              	.set CYREG_UDB_DSI0_HC0, 0x400f4000
 1563              	.set CYREG_UDB_DSI0_HC1, 0x400f4001
 1564              	.set CYREG_UDB_DSI0_HC2, 0x400f4002
 1565              	.set CYREG_UDB_DSI0_HC3, 0x400f4003
 1566              	.set CYREG_UDB_DSI0_HC4, 0x400f4004
 1567              	.set CYREG_UDB_DSI0_HC5, 0x400f4005
 1568              	.set CYREG_UDB_DSI0_HC6, 0x400f4006
 1569              	.set CYREG_UDB_DSI0_HC7, 0x400f4007
 1570              	.set CYREG_UDB_DSI0_HC8, 0x400f4008
 1571              	.set CYREG_UDB_DSI0_HC9, 0x400f4009
 1572              	.set CYREG_UDB_DSI0_HC10, 0x400f400a
 1573              	.set CYREG_UDB_DSI0_HC11, 0x400f400b
 1574              	.set CYREG_UDB_DSI0_HC12, 0x400f400c
 1575              	.set CYREG_UDB_DSI0_HC13, 0x400f400d
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 29


 1576              	.set CYREG_UDB_DSI0_HC14, 0x400f400e
 1577              	.set CYREG_UDB_DSI0_HC15, 0x400f400f
 1578              	.set CYREG_UDB_DSI0_HC16, 0x400f4010
 1579              	.set CYREG_UDB_DSI0_HC17, 0x400f4011
 1580              	.set CYREG_UDB_DSI0_HC18, 0x400f4012
 1581              	.set CYREG_UDB_DSI0_HC19, 0x400f4013
 1582              	.set CYREG_UDB_DSI0_HC20, 0x400f4014
 1583              	.set CYREG_UDB_DSI0_HC21, 0x400f4015
 1584              	.set CYREG_UDB_DSI0_HC22, 0x400f4016
 1585              	.set CYREG_UDB_DSI0_HC23, 0x400f4017
 1586              	.set CYREG_UDB_DSI0_HC24, 0x400f4018
 1587              	.set CYREG_UDB_DSI0_HC25, 0x400f4019
 1588              	.set CYREG_UDB_DSI0_HC26, 0x400f401a
 1589              	.set CYREG_UDB_DSI0_HC27, 0x400f401b
 1590              	.set CYREG_UDB_DSI0_HC28, 0x400f401c
 1591              	.set CYREG_UDB_DSI0_HC29, 0x400f401d
 1592              	.set CYREG_UDB_DSI0_HC30, 0x400f401e
 1593              	.set CYREG_UDB_DSI0_HC31, 0x400f401f
 1594              	.set CYREG_UDB_DSI0_HC32, 0x400f4020
 1595              	.set CYREG_UDB_DSI0_HC33, 0x400f4021
 1596              	.set CYREG_UDB_DSI0_HC34, 0x400f4022
 1597              	.set CYREG_UDB_DSI0_HC35, 0x400f4023
 1598              	.set CYREG_UDB_DSI0_HC36, 0x400f4024
 1599              	.set CYREG_UDB_DSI0_HC37, 0x400f4025
 1600              	.set CYREG_UDB_DSI0_HC38, 0x400f4026
 1601              	.set CYREG_UDB_DSI0_HC39, 0x400f4027
 1602              	.set CYREG_UDB_DSI0_HC40, 0x400f4028
 1603              	.set CYREG_UDB_DSI0_HC41, 0x400f4029
 1604              	.set CYREG_UDB_DSI0_HC42, 0x400f402a
 1605              	.set CYREG_UDB_DSI0_HC43, 0x400f402b
 1606              	.set CYREG_UDB_DSI0_HC44, 0x400f402c
 1607              	.set CYREG_UDB_DSI0_HC45, 0x400f402d
 1608              	.set CYREG_UDB_DSI0_HC46, 0x400f402e
 1609              	.set CYREG_UDB_DSI0_HC47, 0x400f402f
 1610              	.set CYREG_UDB_DSI0_HC48, 0x400f4030
 1611              	.set CYREG_UDB_DSI0_HC49, 0x400f4031
 1612              	.set CYREG_UDB_DSI0_HC50, 0x400f4032
 1613              	.set CYREG_UDB_DSI0_HC51, 0x400f4033
 1614              	.set CYREG_UDB_DSI0_HC52, 0x400f4034
 1615              	.set CYREG_UDB_DSI0_HC53, 0x400f4035
 1616              	.set CYREG_UDB_DSI0_HC54, 0x400f4036
 1617              	.set CYREG_UDB_DSI0_HC55, 0x400f4037
 1618              	.set CYREG_UDB_DSI0_HC56, 0x400f4038
 1619              	.set CYREG_UDB_DSI0_HC57, 0x400f4039
 1620              	.set CYREG_UDB_DSI0_HC58, 0x400f403a
 1621              	.set CYREG_UDB_DSI0_HC59, 0x400f403b
 1622              	.set CYREG_UDB_DSI0_HC60, 0x400f403c
 1623              	.set CYREG_UDB_DSI0_HC61, 0x400f403d
 1624              	.set CYREG_UDB_DSI0_HC62, 0x400f403e
 1625              	.set CYREG_UDB_DSI0_HC63, 0x400f403f
 1626              	.set CYREG_UDB_DSI0_HC64, 0x400f4040
 1627              	.set CYREG_UDB_DSI0_HC65, 0x400f4041
 1628              	.set CYREG_UDB_DSI0_HC66, 0x400f4042
 1629              	.set CYREG_UDB_DSI0_HC67, 0x400f4043
 1630              	.set CYREG_UDB_DSI0_HC68, 0x400f4044
 1631              	.set CYREG_UDB_DSI0_HC69, 0x400f4045
 1632              	.set CYREG_UDB_DSI0_HC70, 0x400f4046
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 30


 1633              	.set CYREG_UDB_DSI0_HC71, 0x400f4047
 1634              	.set CYREG_UDB_DSI0_HC72, 0x400f4048
 1635              	.set CYREG_UDB_DSI0_HC73, 0x400f4049
 1636              	.set CYREG_UDB_DSI0_HC74, 0x400f404a
 1637              	.set CYREG_UDB_DSI0_HC75, 0x400f404b
 1638              	.set CYREG_UDB_DSI0_HC76, 0x400f404c
 1639              	.set CYREG_UDB_DSI0_HC77, 0x400f404d
 1640              	.set CYREG_UDB_DSI0_HC78, 0x400f404e
 1641              	.set CYREG_UDB_DSI0_HC79, 0x400f404f
 1642              	.set CYREG_UDB_DSI0_HC80, 0x400f4050
 1643              	.set CYREG_UDB_DSI0_HC81, 0x400f4051
 1644              	.set CYREG_UDB_DSI0_HC82, 0x400f4052
 1645              	.set CYREG_UDB_DSI0_HC83, 0x400f4053
 1646              	.set CYREG_UDB_DSI0_HC84, 0x400f4054
 1647              	.set CYREG_UDB_DSI0_HC85, 0x400f4055
 1648              	.set CYREG_UDB_DSI0_HC86, 0x400f4056
 1649              	.set CYREG_UDB_DSI0_HC87, 0x400f4057
 1650              	.set CYREG_UDB_DSI0_HC88, 0x400f4058
 1651              	.set CYREG_UDB_DSI0_HC89, 0x400f4059
 1652              	.set CYREG_UDB_DSI0_HC90, 0x400f405a
 1653              	.set CYREG_UDB_DSI0_HC91, 0x400f405b
 1654              	.set CYREG_UDB_DSI0_HC92, 0x400f405c
 1655              	.set CYREG_UDB_DSI0_HC93, 0x400f405d
 1656              	.set CYREG_UDB_DSI0_HC94, 0x400f405e
 1657              	.set CYREG_UDB_DSI0_HC95, 0x400f405f
 1658              	.set CYREG_UDB_DSI0_HC96, 0x400f4060
 1659              	.set CYREG_UDB_DSI0_HC97, 0x400f4061
 1660              	.set CYREG_UDB_DSI0_HC98, 0x400f4062
 1661              	.set CYREG_UDB_DSI0_HC99, 0x400f4063
 1662              	.set CYREG_UDB_DSI0_HC100, 0x400f4064
 1663              	.set CYREG_UDB_DSI0_HC101, 0x400f4065
 1664              	.set CYREG_UDB_DSI0_HC102, 0x400f4066
 1665              	.set CYREG_UDB_DSI0_HC103, 0x400f4067
 1666              	.set CYREG_UDB_DSI0_HC104, 0x400f4068
 1667              	.set CYREG_UDB_DSI0_HC105, 0x400f4069
 1668              	.set CYREG_UDB_DSI0_HC106, 0x400f406a
 1669              	.set CYREG_UDB_DSI0_HC107, 0x400f406b
 1670              	.set CYREG_UDB_DSI0_HC108, 0x400f406c
 1671              	.set CYREG_UDB_DSI0_HC109, 0x400f406d
 1672              	.set CYREG_UDB_DSI0_HC110, 0x400f406e
 1673              	.set CYREG_UDB_DSI0_HC111, 0x400f406f
 1674              	.set CYREG_UDB_DSI0_HC112, 0x400f4070
 1675              	.set CYREG_UDB_DSI0_HC113, 0x400f4071
 1676              	.set CYREG_UDB_DSI0_HC114, 0x400f4072
 1677              	.set CYREG_UDB_DSI0_HC115, 0x400f4073
 1678              	.set CYREG_UDB_DSI0_HC116, 0x400f4074
 1679              	.set CYREG_UDB_DSI0_HC117, 0x400f4075
 1680              	.set CYREG_UDB_DSI0_HC118, 0x400f4076
 1681              	.set CYREG_UDB_DSI0_HC119, 0x400f4077
 1682              	.set CYREG_UDB_DSI0_HC120, 0x400f4078
 1683              	.set CYREG_UDB_DSI0_HC121, 0x400f4079
 1684              	.set CYREG_UDB_DSI0_HC122, 0x400f407a
 1685              	.set CYREG_UDB_DSI0_HC123, 0x400f407b
 1686              	.set CYREG_UDB_DSI0_HC124, 0x400f407c
 1687              	.set CYREG_UDB_DSI0_HC125, 0x400f407d
 1688              	.set CYREG_UDB_DSI0_HC126, 0x400f407e
 1689              	.set CYREG_UDB_DSI0_HC127, 0x400f407f
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 31


 1690              	.set CYREG_UDB_DSI0_HV_L0, 0x400f4080
 1691              	.set CYREG_UDB_DSI0_HV_L1, 0x400f4081
 1692              	.set CYREG_UDB_DSI0_HV_L2, 0x400f4082
 1693              	.set CYREG_UDB_DSI0_HV_L3, 0x400f4083
 1694              	.set CYREG_UDB_DSI0_HV_L4, 0x400f4084
 1695              	.set CYREG_UDB_DSI0_HV_L5, 0x400f4085
 1696              	.set CYREG_UDB_DSI0_HV_L6, 0x400f4086
 1697              	.set CYREG_UDB_DSI0_HV_L7, 0x400f4087
 1698              	.set CYREG_UDB_DSI0_HV_L8, 0x400f4088
 1699              	.set CYREG_UDB_DSI0_HV_L9, 0x400f4089
 1700              	.set CYREG_UDB_DSI0_HV_L10, 0x400f408a
 1701              	.set CYREG_UDB_DSI0_HV_L11, 0x400f408b
 1702              	.set CYREG_UDB_DSI0_HV_L12, 0x400f408c
 1703              	.set CYREG_UDB_DSI0_HV_L13, 0x400f408d
 1704              	.set CYREG_UDB_DSI0_HV_L14, 0x400f408e
 1705              	.set CYREG_UDB_DSI0_HV_L15, 0x400f408f
 1706              	.set CYREG_UDB_DSI0_HS0, 0x400f4090
 1707              	.set CYREG_UDB_DSI0_HS1, 0x400f4091
 1708              	.set CYREG_UDB_DSI0_HS2, 0x400f4092
 1709              	.set CYREG_UDB_DSI0_HS3, 0x400f4093
 1710              	.set CYREG_UDB_DSI0_HS4, 0x400f4094
 1711              	.set CYREG_UDB_DSI0_HS5, 0x400f4095
 1712              	.set CYREG_UDB_DSI0_HS6, 0x400f4096
 1713              	.set CYREG_UDB_DSI0_HS7, 0x400f4097
 1714              	.set CYREG_UDB_DSI0_HS8, 0x400f4098
 1715              	.set CYREG_UDB_DSI0_HS9, 0x400f4099
 1716              	.set CYREG_UDB_DSI0_HS10, 0x400f409a
 1717              	.set CYREG_UDB_DSI0_HS11, 0x400f409b
 1718              	.set CYREG_UDB_DSI0_HS12, 0x400f409c
 1719              	.set CYREG_UDB_DSI0_HS13, 0x400f409d
 1720              	.set CYREG_UDB_DSI0_HS14, 0x400f409e
 1721              	.set CYREG_UDB_DSI0_HS15, 0x400f409f
 1722              	.set CYREG_UDB_DSI0_HS16, 0x400f40a0
 1723              	.set CYREG_UDB_DSI0_HS17, 0x400f40a1
 1724              	.set CYREG_UDB_DSI0_HS18, 0x400f40a2
 1725              	.set CYREG_UDB_DSI0_HS19, 0x400f40a3
 1726              	.set CYREG_UDB_DSI0_HS20, 0x400f40a4
 1727              	.set CYREG_UDB_DSI0_HS21, 0x400f40a5
 1728              	.set CYREG_UDB_DSI0_HS22, 0x400f40a6
 1729              	.set CYREG_UDB_DSI0_HS23, 0x400f40a7
 1730              	.set CYREG_UDB_DSI0_HV_R0, 0x400f40a8
 1731              	.set CYREG_UDB_DSI0_HV_R1, 0x400f40a9
 1732              	.set CYREG_UDB_DSI0_HV_R2, 0x400f40aa
 1733              	.set CYREG_UDB_DSI0_HV_R3, 0x400f40ab
 1734              	.set CYREG_UDB_DSI0_HV_R4, 0x400f40ac
 1735              	.set CYREG_UDB_DSI0_HV_R5, 0x400f40ad
 1736              	.set CYREG_UDB_DSI0_HV_R6, 0x400f40ae
 1737              	.set CYREG_UDB_DSI0_HV_R7, 0x400f40af
 1738              	.set CYREG_UDB_DSI0_HV_R8, 0x400f40b0
 1739              	.set CYREG_UDB_DSI0_HV_R9, 0x400f40b1
 1740              	.set CYREG_UDB_DSI0_HV_R10, 0x400f40b2
 1741              	.set CYREG_UDB_DSI0_HV_R11, 0x400f40b3
 1742              	.set CYREG_UDB_DSI0_HV_R12, 0x400f40b4
 1743              	.set CYREG_UDB_DSI0_HV_R13, 0x400f40b5
 1744              	.set CYREG_UDB_DSI0_HV_R14, 0x400f40b6
 1745              	.set CYREG_UDB_DSI0_HV_R15, 0x400f40b7
 1746              	.set CYREG_UDB_DSI0_DSIINP0, 0x400f40c0
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 32


 1747              	.set CYREG_UDB_DSI0_DSIINP1, 0x400f40c2
 1748              	.set CYREG_UDB_DSI0_DSIINP2, 0x400f40c4
 1749              	.set CYREG_UDB_DSI0_DSIINP3, 0x400f40c6
 1750              	.set CYREG_UDB_DSI0_DSIINP4, 0x400f40c8
 1751              	.set CYREG_UDB_DSI0_DSIINP5, 0x400f40ca
 1752              	.set CYREG_UDB_DSI0_DSIOUTP0, 0x400f40cc
 1753              	.set CYREG_UDB_DSI0_DSIOUTP1, 0x400f40ce
 1754              	.set CYREG_UDB_DSI0_DSIOUTP2, 0x400f40d0
 1755              	.set CYREG_UDB_DSI0_DSIOUTP3, 0x400f40d2
 1756              	.set CYREG_UDB_DSI0_DSIOUTT0, 0x400f40d4
 1757              	.set CYREG_UDB_DSI0_DSIOUTT1, 0x400f40d6
 1758              	.set CYREG_UDB_DSI0_DSIOUTT2, 0x400f40d8
 1759              	.set CYREG_UDB_DSI0_DSIOUTT3, 0x400f40da
 1760              	.set CYREG_UDB_DSI0_DSIOUTT4, 0x400f40dc
 1761              	.set CYREG_UDB_DSI0_DSIOUTT5, 0x400f40de
 1762              	.set CYREG_UDB_DSI0_VS0, 0x400f40e0
 1763              	.set CYREG_UDB_DSI0_VS1, 0x400f40e2
 1764              	.set CYREG_UDB_DSI0_VS2, 0x400f40e4
 1765              	.set CYREG_UDB_DSI0_VS3, 0x400f40e6
 1766              	.set CYREG_UDB_DSI0_VS4, 0x400f40e8
 1767              	.set CYREG_UDB_DSI0_VS5, 0x400f40ea
 1768              	.set CYREG_UDB_DSI0_VS6, 0x400f40ec
 1769              	.set CYREG_UDB_DSI0_VS7, 0x400f40ee
 1770              	.set CYDEV_UDB_DSI1_BASE, 0x400f4100
 1771              	.set CYDEV_UDB_DSI1_SIZE, 0x00000100
 1772              	.set CYREG_UDB_DSI1_HC0, 0x400f4100
 1773              	.set CYREG_UDB_DSI1_HC1, 0x400f4101
 1774              	.set CYREG_UDB_DSI1_HC2, 0x400f4102
 1775              	.set CYREG_UDB_DSI1_HC3, 0x400f4103
 1776              	.set CYREG_UDB_DSI1_HC4, 0x400f4104
 1777              	.set CYREG_UDB_DSI1_HC5, 0x400f4105
 1778              	.set CYREG_UDB_DSI1_HC6, 0x400f4106
 1779              	.set CYREG_UDB_DSI1_HC7, 0x400f4107
 1780              	.set CYREG_UDB_DSI1_HC8, 0x400f4108
 1781              	.set CYREG_UDB_DSI1_HC9, 0x400f4109
 1782              	.set CYREG_UDB_DSI1_HC10, 0x400f410a
 1783              	.set CYREG_UDB_DSI1_HC11, 0x400f410b
 1784              	.set CYREG_UDB_DSI1_HC12, 0x400f410c
 1785              	.set CYREG_UDB_DSI1_HC13, 0x400f410d
 1786              	.set CYREG_UDB_DSI1_HC14, 0x400f410e
 1787              	.set CYREG_UDB_DSI1_HC15, 0x400f410f
 1788              	.set CYREG_UDB_DSI1_HC16, 0x400f4110
 1789              	.set CYREG_UDB_DSI1_HC17, 0x400f4111
 1790              	.set CYREG_UDB_DSI1_HC18, 0x400f4112
 1791              	.set CYREG_UDB_DSI1_HC19, 0x400f4113
 1792              	.set CYREG_UDB_DSI1_HC20, 0x400f4114
 1793              	.set CYREG_UDB_DSI1_HC21, 0x400f4115
 1794              	.set CYREG_UDB_DSI1_HC22, 0x400f4116
 1795              	.set CYREG_UDB_DSI1_HC23, 0x400f4117
 1796              	.set CYREG_UDB_DSI1_HC24, 0x400f4118
 1797              	.set CYREG_UDB_DSI1_HC25, 0x400f4119
 1798              	.set CYREG_UDB_DSI1_HC26, 0x400f411a
 1799              	.set CYREG_UDB_DSI1_HC27, 0x400f411b
 1800              	.set CYREG_UDB_DSI1_HC28, 0x400f411c
 1801              	.set CYREG_UDB_DSI1_HC29, 0x400f411d
 1802              	.set CYREG_UDB_DSI1_HC30, 0x400f411e
 1803              	.set CYREG_UDB_DSI1_HC31, 0x400f411f
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 33


 1804              	.set CYREG_UDB_DSI1_HC32, 0x400f4120
 1805              	.set CYREG_UDB_DSI1_HC33, 0x400f4121
 1806              	.set CYREG_UDB_DSI1_HC34, 0x400f4122
 1807              	.set CYREG_UDB_DSI1_HC35, 0x400f4123
 1808              	.set CYREG_UDB_DSI1_HC36, 0x400f4124
 1809              	.set CYREG_UDB_DSI1_HC37, 0x400f4125
 1810              	.set CYREG_UDB_DSI1_HC38, 0x400f4126
 1811              	.set CYREG_UDB_DSI1_HC39, 0x400f4127
 1812              	.set CYREG_UDB_DSI1_HC40, 0x400f4128
 1813              	.set CYREG_UDB_DSI1_HC41, 0x400f4129
 1814              	.set CYREG_UDB_DSI1_HC42, 0x400f412a
 1815              	.set CYREG_UDB_DSI1_HC43, 0x400f412b
 1816              	.set CYREG_UDB_DSI1_HC44, 0x400f412c
 1817              	.set CYREG_UDB_DSI1_HC45, 0x400f412d
 1818              	.set CYREG_UDB_DSI1_HC46, 0x400f412e
 1819              	.set CYREG_UDB_DSI1_HC47, 0x400f412f
 1820              	.set CYREG_UDB_DSI1_HC48, 0x400f4130
 1821              	.set CYREG_UDB_DSI1_HC49, 0x400f4131
 1822              	.set CYREG_UDB_DSI1_HC50, 0x400f4132
 1823              	.set CYREG_UDB_DSI1_HC51, 0x400f4133
 1824              	.set CYREG_UDB_DSI1_HC52, 0x400f4134
 1825              	.set CYREG_UDB_DSI1_HC53, 0x400f4135
 1826              	.set CYREG_UDB_DSI1_HC54, 0x400f4136
 1827              	.set CYREG_UDB_DSI1_HC55, 0x400f4137
 1828              	.set CYREG_UDB_DSI1_HC56, 0x400f4138
 1829              	.set CYREG_UDB_DSI1_HC57, 0x400f4139
 1830              	.set CYREG_UDB_DSI1_HC58, 0x400f413a
 1831              	.set CYREG_UDB_DSI1_HC59, 0x400f413b
 1832              	.set CYREG_UDB_DSI1_HC60, 0x400f413c
 1833              	.set CYREG_UDB_DSI1_HC61, 0x400f413d
 1834              	.set CYREG_UDB_DSI1_HC62, 0x400f413e
 1835              	.set CYREG_UDB_DSI1_HC63, 0x400f413f
 1836              	.set CYREG_UDB_DSI1_HC64, 0x400f4140
 1837              	.set CYREG_UDB_DSI1_HC65, 0x400f4141
 1838              	.set CYREG_UDB_DSI1_HC66, 0x400f4142
 1839              	.set CYREG_UDB_DSI1_HC67, 0x400f4143
 1840              	.set CYREG_UDB_DSI1_HC68, 0x400f4144
 1841              	.set CYREG_UDB_DSI1_HC69, 0x400f4145
 1842              	.set CYREG_UDB_DSI1_HC70, 0x400f4146
 1843              	.set CYREG_UDB_DSI1_HC71, 0x400f4147
 1844              	.set CYREG_UDB_DSI1_HC72, 0x400f4148
 1845              	.set CYREG_UDB_DSI1_HC73, 0x400f4149
 1846              	.set CYREG_UDB_DSI1_HC74, 0x400f414a
 1847              	.set CYREG_UDB_DSI1_HC75, 0x400f414b
 1848              	.set CYREG_UDB_DSI1_HC76, 0x400f414c
 1849              	.set CYREG_UDB_DSI1_HC77, 0x400f414d
 1850              	.set CYREG_UDB_DSI1_HC78, 0x400f414e
 1851              	.set CYREG_UDB_DSI1_HC79, 0x400f414f
 1852              	.set CYREG_UDB_DSI1_HC80, 0x400f4150
 1853              	.set CYREG_UDB_DSI1_HC81, 0x400f4151
 1854              	.set CYREG_UDB_DSI1_HC82, 0x400f4152
 1855              	.set CYREG_UDB_DSI1_HC83, 0x400f4153
 1856              	.set CYREG_UDB_DSI1_HC84, 0x400f4154
 1857              	.set CYREG_UDB_DSI1_HC85, 0x400f4155
 1858              	.set CYREG_UDB_DSI1_HC86, 0x400f4156
 1859              	.set CYREG_UDB_DSI1_HC87, 0x400f4157
 1860              	.set CYREG_UDB_DSI1_HC88, 0x400f4158
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 34


 1861              	.set CYREG_UDB_DSI1_HC89, 0x400f4159
 1862              	.set CYREG_UDB_DSI1_HC90, 0x400f415a
 1863              	.set CYREG_UDB_DSI1_HC91, 0x400f415b
 1864              	.set CYREG_UDB_DSI1_HC92, 0x400f415c
 1865              	.set CYREG_UDB_DSI1_HC93, 0x400f415d
 1866              	.set CYREG_UDB_DSI1_HC94, 0x400f415e
 1867              	.set CYREG_UDB_DSI1_HC95, 0x400f415f
 1868              	.set CYREG_UDB_DSI1_HC96, 0x400f4160
 1869              	.set CYREG_UDB_DSI1_HC97, 0x400f4161
 1870              	.set CYREG_UDB_DSI1_HC98, 0x400f4162
 1871              	.set CYREG_UDB_DSI1_HC99, 0x400f4163
 1872              	.set CYREG_UDB_DSI1_HC100, 0x400f4164
 1873              	.set CYREG_UDB_DSI1_HC101, 0x400f4165
 1874              	.set CYREG_UDB_DSI1_HC102, 0x400f4166
 1875              	.set CYREG_UDB_DSI1_HC103, 0x400f4167
 1876              	.set CYREG_UDB_DSI1_HC104, 0x400f4168
 1877              	.set CYREG_UDB_DSI1_HC105, 0x400f4169
 1878              	.set CYREG_UDB_DSI1_HC106, 0x400f416a
 1879              	.set CYREG_UDB_DSI1_HC107, 0x400f416b
 1880              	.set CYREG_UDB_DSI1_HC108, 0x400f416c
 1881              	.set CYREG_UDB_DSI1_HC109, 0x400f416d
 1882              	.set CYREG_UDB_DSI1_HC110, 0x400f416e
 1883              	.set CYREG_UDB_DSI1_HC111, 0x400f416f
 1884              	.set CYREG_UDB_DSI1_HC112, 0x400f4170
 1885              	.set CYREG_UDB_DSI1_HC113, 0x400f4171
 1886              	.set CYREG_UDB_DSI1_HC114, 0x400f4172
 1887              	.set CYREG_UDB_DSI1_HC115, 0x400f4173
 1888              	.set CYREG_UDB_DSI1_HC116, 0x400f4174
 1889              	.set CYREG_UDB_DSI1_HC117, 0x400f4175
 1890              	.set CYREG_UDB_DSI1_HC118, 0x400f4176
 1891              	.set CYREG_UDB_DSI1_HC119, 0x400f4177
 1892              	.set CYREG_UDB_DSI1_HC120, 0x400f4178
 1893              	.set CYREG_UDB_DSI1_HC121, 0x400f4179
 1894              	.set CYREG_UDB_DSI1_HC122, 0x400f417a
 1895              	.set CYREG_UDB_DSI1_HC123, 0x400f417b
 1896              	.set CYREG_UDB_DSI1_HC124, 0x400f417c
 1897              	.set CYREG_UDB_DSI1_HC125, 0x400f417d
 1898              	.set CYREG_UDB_DSI1_HC126, 0x400f417e
 1899              	.set CYREG_UDB_DSI1_HC127, 0x400f417f
 1900              	.set CYREG_UDB_DSI1_HV_L0, 0x400f4180
 1901              	.set CYREG_UDB_DSI1_HV_L1, 0x400f4181
 1902              	.set CYREG_UDB_DSI1_HV_L2, 0x400f4182
 1903              	.set CYREG_UDB_DSI1_HV_L3, 0x400f4183
 1904              	.set CYREG_UDB_DSI1_HV_L4, 0x400f4184
 1905              	.set CYREG_UDB_DSI1_HV_L5, 0x400f4185
 1906              	.set CYREG_UDB_DSI1_HV_L6, 0x400f4186
 1907              	.set CYREG_UDB_DSI1_HV_L7, 0x400f4187
 1908              	.set CYREG_UDB_DSI1_HV_L8, 0x400f4188
 1909              	.set CYREG_UDB_DSI1_HV_L9, 0x400f4189
 1910              	.set CYREG_UDB_DSI1_HV_L10, 0x400f418a
 1911              	.set CYREG_UDB_DSI1_HV_L11, 0x400f418b
 1912              	.set CYREG_UDB_DSI1_HV_L12, 0x400f418c
 1913              	.set CYREG_UDB_DSI1_HV_L13, 0x400f418d
 1914              	.set CYREG_UDB_DSI1_HV_L14, 0x400f418e
 1915              	.set CYREG_UDB_DSI1_HV_L15, 0x400f418f
 1916              	.set CYREG_UDB_DSI1_HS0, 0x400f4190
 1917              	.set CYREG_UDB_DSI1_HS1, 0x400f4191
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 35


 1918              	.set CYREG_UDB_DSI1_HS2, 0x400f4192
 1919              	.set CYREG_UDB_DSI1_HS3, 0x400f4193
 1920              	.set CYREG_UDB_DSI1_HS4, 0x400f4194
 1921              	.set CYREG_UDB_DSI1_HS5, 0x400f4195
 1922              	.set CYREG_UDB_DSI1_HS6, 0x400f4196
 1923              	.set CYREG_UDB_DSI1_HS7, 0x400f4197
 1924              	.set CYREG_UDB_DSI1_HS8, 0x400f4198
 1925              	.set CYREG_UDB_DSI1_HS9, 0x400f4199
 1926              	.set CYREG_UDB_DSI1_HS10, 0x400f419a
 1927              	.set CYREG_UDB_DSI1_HS11, 0x400f419b
 1928              	.set CYREG_UDB_DSI1_HS12, 0x400f419c
 1929              	.set CYREG_UDB_DSI1_HS13, 0x400f419d
 1930              	.set CYREG_UDB_DSI1_HS14, 0x400f419e
 1931              	.set CYREG_UDB_DSI1_HS15, 0x400f419f
 1932              	.set CYREG_UDB_DSI1_HS16, 0x400f41a0
 1933              	.set CYREG_UDB_DSI1_HS17, 0x400f41a1
 1934              	.set CYREG_UDB_DSI1_HS18, 0x400f41a2
 1935              	.set CYREG_UDB_DSI1_HS19, 0x400f41a3
 1936              	.set CYREG_UDB_DSI1_HS20, 0x400f41a4
 1937              	.set CYREG_UDB_DSI1_HS21, 0x400f41a5
 1938              	.set CYREG_UDB_DSI1_HS22, 0x400f41a6
 1939              	.set CYREG_UDB_DSI1_HS23, 0x400f41a7
 1940              	.set CYREG_UDB_DSI1_HV_R0, 0x400f41a8
 1941              	.set CYREG_UDB_DSI1_HV_R1, 0x400f41a9
 1942              	.set CYREG_UDB_DSI1_HV_R2, 0x400f41aa
 1943              	.set CYREG_UDB_DSI1_HV_R3, 0x400f41ab
 1944              	.set CYREG_UDB_DSI1_HV_R4, 0x400f41ac
 1945              	.set CYREG_UDB_DSI1_HV_R5, 0x400f41ad
 1946              	.set CYREG_UDB_DSI1_HV_R6, 0x400f41ae
 1947              	.set CYREG_UDB_DSI1_HV_R7, 0x400f41af
 1948              	.set CYREG_UDB_DSI1_HV_R8, 0x400f41b0
 1949              	.set CYREG_UDB_DSI1_HV_R9, 0x400f41b1
 1950              	.set CYREG_UDB_DSI1_HV_R10, 0x400f41b2
 1951              	.set CYREG_UDB_DSI1_HV_R11, 0x400f41b3
 1952              	.set CYREG_UDB_DSI1_HV_R12, 0x400f41b4
 1953              	.set CYREG_UDB_DSI1_HV_R13, 0x400f41b5
 1954              	.set CYREG_UDB_DSI1_HV_R14, 0x400f41b6
 1955              	.set CYREG_UDB_DSI1_HV_R15, 0x400f41b7
 1956              	.set CYREG_UDB_DSI1_DSIINP0, 0x400f41c0
 1957              	.set CYREG_UDB_DSI1_DSIINP1, 0x400f41c2
 1958              	.set CYREG_UDB_DSI1_DSIINP2, 0x400f41c4
 1959              	.set CYREG_UDB_DSI1_DSIINP3, 0x400f41c6
 1960              	.set CYREG_UDB_DSI1_DSIINP4, 0x400f41c8
 1961              	.set CYREG_UDB_DSI1_DSIINP5, 0x400f41ca
 1962              	.set CYREG_UDB_DSI1_DSIOUTP0, 0x400f41cc
 1963              	.set CYREG_UDB_DSI1_DSIOUTP1, 0x400f41ce
 1964              	.set CYREG_UDB_DSI1_DSIOUTP2, 0x400f41d0
 1965              	.set CYREG_UDB_DSI1_DSIOUTP3, 0x400f41d2
 1966              	.set CYREG_UDB_DSI1_DSIOUTT0, 0x400f41d4
 1967              	.set CYREG_UDB_DSI1_DSIOUTT1, 0x400f41d6
 1968              	.set CYREG_UDB_DSI1_DSIOUTT2, 0x400f41d8
 1969              	.set CYREG_UDB_DSI1_DSIOUTT3, 0x400f41da
 1970              	.set CYREG_UDB_DSI1_DSIOUTT4, 0x400f41dc
 1971              	.set CYREG_UDB_DSI1_DSIOUTT5, 0x400f41de
 1972              	.set CYREG_UDB_DSI1_VS0, 0x400f41e0
 1973              	.set CYREG_UDB_DSI1_VS1, 0x400f41e2
 1974              	.set CYREG_UDB_DSI1_VS2, 0x400f41e4
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 36


 1975              	.set CYREG_UDB_DSI1_VS3, 0x400f41e6
 1976              	.set CYREG_UDB_DSI1_VS4, 0x400f41e8
 1977              	.set CYREG_UDB_DSI1_VS5, 0x400f41ea
 1978              	.set CYREG_UDB_DSI1_VS6, 0x400f41ec
 1979              	.set CYREG_UDB_DSI1_VS7, 0x400f41ee
 1980              	.set CYDEV_UDB_DSI2_BASE, 0x400f4200
 1981              	.set CYDEV_UDB_DSI2_SIZE, 0x00000100
 1982              	.set CYREG_UDB_DSI2_HC0, 0x400f4200
 1983              	.set CYREG_UDB_DSI2_HC1, 0x400f4201
 1984              	.set CYREG_UDB_DSI2_HC2, 0x400f4202
 1985              	.set CYREG_UDB_DSI2_HC3, 0x400f4203
 1986              	.set CYREG_UDB_DSI2_HC4, 0x400f4204
 1987              	.set CYREG_UDB_DSI2_HC5, 0x400f4205
 1988              	.set CYREG_UDB_DSI2_HC6, 0x400f4206
 1989              	.set CYREG_UDB_DSI2_HC7, 0x400f4207
 1990              	.set CYREG_UDB_DSI2_HC8, 0x400f4208
 1991              	.set CYREG_UDB_DSI2_HC9, 0x400f4209
 1992              	.set CYREG_UDB_DSI2_HC10, 0x400f420a
 1993              	.set CYREG_UDB_DSI2_HC11, 0x400f420b
 1994              	.set CYREG_UDB_DSI2_HC12, 0x400f420c
 1995              	.set CYREG_UDB_DSI2_HC13, 0x400f420d
 1996              	.set CYREG_UDB_DSI2_HC14, 0x400f420e
 1997              	.set CYREG_UDB_DSI2_HC15, 0x400f420f
 1998              	.set CYREG_UDB_DSI2_HC16, 0x400f4210
 1999              	.set CYREG_UDB_DSI2_HC17, 0x400f4211
 2000              	.set CYREG_UDB_DSI2_HC18, 0x400f4212
 2001              	.set CYREG_UDB_DSI2_HC19, 0x400f4213
 2002              	.set CYREG_UDB_DSI2_HC20, 0x400f4214
 2003              	.set CYREG_UDB_DSI2_HC21, 0x400f4215
 2004              	.set CYREG_UDB_DSI2_HC22, 0x400f4216
 2005              	.set CYREG_UDB_DSI2_HC23, 0x400f4217
 2006              	.set CYREG_UDB_DSI2_HC24, 0x400f4218
 2007              	.set CYREG_UDB_DSI2_HC25, 0x400f4219
 2008              	.set CYREG_UDB_DSI2_HC26, 0x400f421a
 2009              	.set CYREG_UDB_DSI2_HC27, 0x400f421b
 2010              	.set CYREG_UDB_DSI2_HC28, 0x400f421c
 2011              	.set CYREG_UDB_DSI2_HC29, 0x400f421d
 2012              	.set CYREG_UDB_DSI2_HC30, 0x400f421e
 2013              	.set CYREG_UDB_DSI2_HC31, 0x400f421f
 2014              	.set CYREG_UDB_DSI2_HC32, 0x400f4220
 2015              	.set CYREG_UDB_DSI2_HC33, 0x400f4221
 2016              	.set CYREG_UDB_DSI2_HC34, 0x400f4222
 2017              	.set CYREG_UDB_DSI2_HC35, 0x400f4223
 2018              	.set CYREG_UDB_DSI2_HC36, 0x400f4224
 2019              	.set CYREG_UDB_DSI2_HC37, 0x400f4225
 2020              	.set CYREG_UDB_DSI2_HC38, 0x400f4226
 2021              	.set CYREG_UDB_DSI2_HC39, 0x400f4227
 2022              	.set CYREG_UDB_DSI2_HC40, 0x400f4228
 2023              	.set CYREG_UDB_DSI2_HC41, 0x400f4229
 2024              	.set CYREG_UDB_DSI2_HC42, 0x400f422a
 2025              	.set CYREG_UDB_DSI2_HC43, 0x400f422b
 2026              	.set CYREG_UDB_DSI2_HC44, 0x400f422c
 2027              	.set CYREG_UDB_DSI2_HC45, 0x400f422d
 2028              	.set CYREG_UDB_DSI2_HC46, 0x400f422e
 2029              	.set CYREG_UDB_DSI2_HC47, 0x400f422f
 2030              	.set CYREG_UDB_DSI2_HC48, 0x400f4230
 2031              	.set CYREG_UDB_DSI2_HC49, 0x400f4231
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 37


 2032              	.set CYREG_UDB_DSI2_HC50, 0x400f4232
 2033              	.set CYREG_UDB_DSI2_HC51, 0x400f4233
 2034              	.set CYREG_UDB_DSI2_HC52, 0x400f4234
 2035              	.set CYREG_UDB_DSI2_HC53, 0x400f4235
 2036              	.set CYREG_UDB_DSI2_HC54, 0x400f4236
 2037              	.set CYREG_UDB_DSI2_HC55, 0x400f4237
 2038              	.set CYREG_UDB_DSI2_HC56, 0x400f4238
 2039              	.set CYREG_UDB_DSI2_HC57, 0x400f4239
 2040              	.set CYREG_UDB_DSI2_HC58, 0x400f423a
 2041              	.set CYREG_UDB_DSI2_HC59, 0x400f423b
 2042              	.set CYREG_UDB_DSI2_HC60, 0x400f423c
 2043              	.set CYREG_UDB_DSI2_HC61, 0x400f423d
 2044              	.set CYREG_UDB_DSI2_HC62, 0x400f423e
 2045              	.set CYREG_UDB_DSI2_HC63, 0x400f423f
 2046              	.set CYREG_UDB_DSI2_HC64, 0x400f4240
 2047              	.set CYREG_UDB_DSI2_HC65, 0x400f4241
 2048              	.set CYREG_UDB_DSI2_HC66, 0x400f4242
 2049              	.set CYREG_UDB_DSI2_HC67, 0x400f4243
 2050              	.set CYREG_UDB_DSI2_HC68, 0x400f4244
 2051              	.set CYREG_UDB_DSI2_HC69, 0x400f4245
 2052              	.set CYREG_UDB_DSI2_HC70, 0x400f4246
 2053              	.set CYREG_UDB_DSI2_HC71, 0x400f4247
 2054              	.set CYREG_UDB_DSI2_HC72, 0x400f4248
 2055              	.set CYREG_UDB_DSI2_HC73, 0x400f4249
 2056              	.set CYREG_UDB_DSI2_HC74, 0x400f424a
 2057              	.set CYREG_UDB_DSI2_HC75, 0x400f424b
 2058              	.set CYREG_UDB_DSI2_HC76, 0x400f424c
 2059              	.set CYREG_UDB_DSI2_HC77, 0x400f424d
 2060              	.set CYREG_UDB_DSI2_HC78, 0x400f424e
 2061              	.set CYREG_UDB_DSI2_HC79, 0x400f424f
 2062              	.set CYREG_UDB_DSI2_HC80, 0x400f4250
 2063              	.set CYREG_UDB_DSI2_HC81, 0x400f4251
 2064              	.set CYREG_UDB_DSI2_HC82, 0x400f4252
 2065              	.set CYREG_UDB_DSI2_HC83, 0x400f4253
 2066              	.set CYREG_UDB_DSI2_HC84, 0x400f4254
 2067              	.set CYREG_UDB_DSI2_HC85, 0x400f4255
 2068              	.set CYREG_UDB_DSI2_HC86, 0x400f4256
 2069              	.set CYREG_UDB_DSI2_HC87, 0x400f4257
 2070              	.set CYREG_UDB_DSI2_HC88, 0x400f4258
 2071              	.set CYREG_UDB_DSI2_HC89, 0x400f4259
 2072              	.set CYREG_UDB_DSI2_HC90, 0x400f425a
 2073              	.set CYREG_UDB_DSI2_HC91, 0x400f425b
 2074              	.set CYREG_UDB_DSI2_HC92, 0x400f425c
 2075              	.set CYREG_UDB_DSI2_HC93, 0x400f425d
 2076              	.set CYREG_UDB_DSI2_HC94, 0x400f425e
 2077              	.set CYREG_UDB_DSI2_HC95, 0x400f425f
 2078              	.set CYREG_UDB_DSI2_HC96, 0x400f4260
 2079              	.set CYREG_UDB_DSI2_HC97, 0x400f4261
 2080              	.set CYREG_UDB_DSI2_HC98, 0x400f4262
 2081              	.set CYREG_UDB_DSI2_HC99, 0x400f4263
 2082              	.set CYREG_UDB_DSI2_HC100, 0x400f4264
 2083              	.set CYREG_UDB_DSI2_HC101, 0x400f4265
 2084              	.set CYREG_UDB_DSI2_HC102, 0x400f4266
 2085              	.set CYREG_UDB_DSI2_HC103, 0x400f4267
 2086              	.set CYREG_UDB_DSI2_HC104, 0x400f4268
 2087              	.set CYREG_UDB_DSI2_HC105, 0x400f4269
 2088              	.set CYREG_UDB_DSI2_HC106, 0x400f426a
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 38


 2089              	.set CYREG_UDB_DSI2_HC107, 0x400f426b
 2090              	.set CYREG_UDB_DSI2_HC108, 0x400f426c
 2091              	.set CYREG_UDB_DSI2_HC109, 0x400f426d
 2092              	.set CYREG_UDB_DSI2_HC110, 0x400f426e
 2093              	.set CYREG_UDB_DSI2_HC111, 0x400f426f
 2094              	.set CYREG_UDB_DSI2_HC112, 0x400f4270
 2095              	.set CYREG_UDB_DSI2_HC113, 0x400f4271
 2096              	.set CYREG_UDB_DSI2_HC114, 0x400f4272
 2097              	.set CYREG_UDB_DSI2_HC115, 0x400f4273
 2098              	.set CYREG_UDB_DSI2_HC116, 0x400f4274
 2099              	.set CYREG_UDB_DSI2_HC117, 0x400f4275
 2100              	.set CYREG_UDB_DSI2_HC118, 0x400f4276
 2101              	.set CYREG_UDB_DSI2_HC119, 0x400f4277
 2102              	.set CYREG_UDB_DSI2_HC120, 0x400f4278
 2103              	.set CYREG_UDB_DSI2_HC121, 0x400f4279
 2104              	.set CYREG_UDB_DSI2_HC122, 0x400f427a
 2105              	.set CYREG_UDB_DSI2_HC123, 0x400f427b
 2106              	.set CYREG_UDB_DSI2_HC124, 0x400f427c
 2107              	.set CYREG_UDB_DSI2_HC125, 0x400f427d
 2108              	.set CYREG_UDB_DSI2_HC126, 0x400f427e
 2109              	.set CYREG_UDB_DSI2_HC127, 0x400f427f
 2110              	.set CYREG_UDB_DSI2_HV_L0, 0x400f4280
 2111              	.set CYREG_UDB_DSI2_HV_L1, 0x400f4281
 2112              	.set CYREG_UDB_DSI2_HV_L2, 0x400f4282
 2113              	.set CYREG_UDB_DSI2_HV_L3, 0x400f4283
 2114              	.set CYREG_UDB_DSI2_HV_L4, 0x400f4284
 2115              	.set CYREG_UDB_DSI2_HV_L5, 0x400f4285
 2116              	.set CYREG_UDB_DSI2_HV_L6, 0x400f4286
 2117              	.set CYREG_UDB_DSI2_HV_L7, 0x400f4287
 2118              	.set CYREG_UDB_DSI2_HV_L8, 0x400f4288
 2119              	.set CYREG_UDB_DSI2_HV_L9, 0x400f4289
 2120              	.set CYREG_UDB_DSI2_HV_L10, 0x400f428a
 2121              	.set CYREG_UDB_DSI2_HV_L11, 0x400f428b
 2122              	.set CYREG_UDB_DSI2_HV_L12, 0x400f428c
 2123              	.set CYREG_UDB_DSI2_HV_L13, 0x400f428d
 2124              	.set CYREG_UDB_DSI2_HV_L14, 0x400f428e
 2125              	.set CYREG_UDB_DSI2_HV_L15, 0x400f428f
 2126              	.set CYREG_UDB_DSI2_HS0, 0x400f4290
 2127              	.set CYREG_UDB_DSI2_HS1, 0x400f4291
 2128              	.set CYREG_UDB_DSI2_HS2, 0x400f4292
 2129              	.set CYREG_UDB_DSI2_HS3, 0x400f4293
 2130              	.set CYREG_UDB_DSI2_HS4, 0x400f4294
 2131              	.set CYREG_UDB_DSI2_HS5, 0x400f4295
 2132              	.set CYREG_UDB_DSI2_HS6, 0x400f4296
 2133              	.set CYREG_UDB_DSI2_HS7, 0x400f4297
 2134              	.set CYREG_UDB_DSI2_HS8, 0x400f4298
 2135              	.set CYREG_UDB_DSI2_HS9, 0x400f4299
 2136              	.set CYREG_UDB_DSI2_HS10, 0x400f429a
 2137              	.set CYREG_UDB_DSI2_HS11, 0x400f429b
 2138              	.set CYREG_UDB_DSI2_HS12, 0x400f429c
 2139              	.set CYREG_UDB_DSI2_HS13, 0x400f429d
 2140              	.set CYREG_UDB_DSI2_HS14, 0x400f429e
 2141              	.set CYREG_UDB_DSI2_HS15, 0x400f429f
 2142              	.set CYREG_UDB_DSI2_HS16, 0x400f42a0
 2143              	.set CYREG_UDB_DSI2_HS17, 0x400f42a1
 2144              	.set CYREG_UDB_DSI2_HS18, 0x400f42a2
 2145              	.set CYREG_UDB_DSI2_HS19, 0x400f42a3
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 39


 2146              	.set CYREG_UDB_DSI2_HS20, 0x400f42a4
 2147              	.set CYREG_UDB_DSI2_HS21, 0x400f42a5
 2148              	.set CYREG_UDB_DSI2_HS22, 0x400f42a6
 2149              	.set CYREG_UDB_DSI2_HS23, 0x400f42a7
 2150              	.set CYREG_UDB_DSI2_HV_R0, 0x400f42a8
 2151              	.set CYREG_UDB_DSI2_HV_R1, 0x400f42a9
 2152              	.set CYREG_UDB_DSI2_HV_R2, 0x400f42aa
 2153              	.set CYREG_UDB_DSI2_HV_R3, 0x400f42ab
 2154              	.set CYREG_UDB_DSI2_HV_R4, 0x400f42ac
 2155              	.set CYREG_UDB_DSI2_HV_R5, 0x400f42ad
 2156              	.set CYREG_UDB_DSI2_HV_R6, 0x400f42ae
 2157              	.set CYREG_UDB_DSI2_HV_R7, 0x400f42af
 2158              	.set CYREG_UDB_DSI2_HV_R8, 0x400f42b0
 2159              	.set CYREG_UDB_DSI2_HV_R9, 0x400f42b1
 2160              	.set CYREG_UDB_DSI2_HV_R10, 0x400f42b2
 2161              	.set CYREG_UDB_DSI2_HV_R11, 0x400f42b3
 2162              	.set CYREG_UDB_DSI2_HV_R12, 0x400f42b4
 2163              	.set CYREG_UDB_DSI2_HV_R13, 0x400f42b5
 2164              	.set CYREG_UDB_DSI2_HV_R14, 0x400f42b6
 2165              	.set CYREG_UDB_DSI2_HV_R15, 0x400f42b7
 2166              	.set CYREG_UDB_DSI2_DSIINP0, 0x400f42c0
 2167              	.set CYREG_UDB_DSI2_DSIINP1, 0x400f42c2
 2168              	.set CYREG_UDB_DSI2_DSIINP2, 0x400f42c4
 2169              	.set CYREG_UDB_DSI2_DSIINP3, 0x400f42c6
 2170              	.set CYREG_UDB_DSI2_DSIINP4, 0x400f42c8
 2171              	.set CYREG_UDB_DSI2_DSIINP5, 0x400f42ca
 2172              	.set CYREG_UDB_DSI2_DSIOUTP0, 0x400f42cc
 2173              	.set CYREG_UDB_DSI2_DSIOUTP1, 0x400f42ce
 2174              	.set CYREG_UDB_DSI2_DSIOUTP2, 0x400f42d0
 2175              	.set CYREG_UDB_DSI2_DSIOUTP3, 0x400f42d2
 2176              	.set CYREG_UDB_DSI2_DSIOUTT0, 0x400f42d4
 2177              	.set CYREG_UDB_DSI2_DSIOUTT1, 0x400f42d6
 2178              	.set CYREG_UDB_DSI2_DSIOUTT2, 0x400f42d8
 2179              	.set CYREG_UDB_DSI2_DSIOUTT3, 0x400f42da
 2180              	.set CYREG_UDB_DSI2_DSIOUTT4, 0x400f42dc
 2181              	.set CYREG_UDB_DSI2_DSIOUTT5, 0x400f42de
 2182              	.set CYREG_UDB_DSI2_VS0, 0x400f42e0
 2183              	.set CYREG_UDB_DSI2_VS1, 0x400f42e2
 2184              	.set CYREG_UDB_DSI2_VS2, 0x400f42e4
 2185              	.set CYREG_UDB_DSI2_VS3, 0x400f42e6
 2186              	.set CYREG_UDB_DSI2_VS4, 0x400f42e8
 2187              	.set CYREG_UDB_DSI2_VS5, 0x400f42ea
 2188              	.set CYREG_UDB_DSI2_VS6, 0x400f42ec
 2189              	.set CYREG_UDB_DSI2_VS7, 0x400f42ee
 2190              	.set CYDEV_UDB_DSI3_BASE, 0x400f4300
 2191              	.set CYDEV_UDB_DSI3_SIZE, 0x00000100
 2192              	.set CYREG_UDB_DSI3_HC0, 0x400f4300
 2193              	.set CYREG_UDB_DSI3_HC1, 0x400f4301
 2194              	.set CYREG_UDB_DSI3_HC2, 0x400f4302
 2195              	.set CYREG_UDB_DSI3_HC3, 0x400f4303
 2196              	.set CYREG_UDB_DSI3_HC4, 0x400f4304
 2197              	.set CYREG_UDB_DSI3_HC5, 0x400f4305
 2198              	.set CYREG_UDB_DSI3_HC6, 0x400f4306
 2199              	.set CYREG_UDB_DSI3_HC7, 0x400f4307
 2200              	.set CYREG_UDB_DSI3_HC8, 0x400f4308
 2201              	.set CYREG_UDB_DSI3_HC9, 0x400f4309
 2202              	.set CYREG_UDB_DSI3_HC10, 0x400f430a
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 40


 2203              	.set CYREG_UDB_DSI3_HC11, 0x400f430b
 2204              	.set CYREG_UDB_DSI3_HC12, 0x400f430c
 2205              	.set CYREG_UDB_DSI3_HC13, 0x400f430d
 2206              	.set CYREG_UDB_DSI3_HC14, 0x400f430e
 2207              	.set CYREG_UDB_DSI3_HC15, 0x400f430f
 2208              	.set CYREG_UDB_DSI3_HC16, 0x400f4310
 2209              	.set CYREG_UDB_DSI3_HC17, 0x400f4311
 2210              	.set CYREG_UDB_DSI3_HC18, 0x400f4312
 2211              	.set CYREG_UDB_DSI3_HC19, 0x400f4313
 2212              	.set CYREG_UDB_DSI3_HC20, 0x400f4314
 2213              	.set CYREG_UDB_DSI3_HC21, 0x400f4315
 2214              	.set CYREG_UDB_DSI3_HC22, 0x400f4316
 2215              	.set CYREG_UDB_DSI3_HC23, 0x400f4317
 2216              	.set CYREG_UDB_DSI3_HC24, 0x400f4318
 2217              	.set CYREG_UDB_DSI3_HC25, 0x400f4319
 2218              	.set CYREG_UDB_DSI3_HC26, 0x400f431a
 2219              	.set CYREG_UDB_DSI3_HC27, 0x400f431b
 2220              	.set CYREG_UDB_DSI3_HC28, 0x400f431c
 2221              	.set CYREG_UDB_DSI3_HC29, 0x400f431d
 2222              	.set CYREG_UDB_DSI3_HC30, 0x400f431e
 2223              	.set CYREG_UDB_DSI3_HC31, 0x400f431f
 2224              	.set CYREG_UDB_DSI3_HC32, 0x400f4320
 2225              	.set CYREG_UDB_DSI3_HC33, 0x400f4321
 2226              	.set CYREG_UDB_DSI3_HC34, 0x400f4322
 2227              	.set CYREG_UDB_DSI3_HC35, 0x400f4323
 2228              	.set CYREG_UDB_DSI3_HC36, 0x400f4324
 2229              	.set CYREG_UDB_DSI3_HC37, 0x400f4325
 2230              	.set CYREG_UDB_DSI3_HC38, 0x400f4326
 2231              	.set CYREG_UDB_DSI3_HC39, 0x400f4327
 2232              	.set CYREG_UDB_DSI3_HC40, 0x400f4328
 2233              	.set CYREG_UDB_DSI3_HC41, 0x400f4329
 2234              	.set CYREG_UDB_DSI3_HC42, 0x400f432a
 2235              	.set CYREG_UDB_DSI3_HC43, 0x400f432b
 2236              	.set CYREG_UDB_DSI3_HC44, 0x400f432c
 2237              	.set CYREG_UDB_DSI3_HC45, 0x400f432d
 2238              	.set CYREG_UDB_DSI3_HC46, 0x400f432e
 2239              	.set CYREG_UDB_DSI3_HC47, 0x400f432f
 2240              	.set CYREG_UDB_DSI3_HC48, 0x400f4330
 2241              	.set CYREG_UDB_DSI3_HC49, 0x400f4331
 2242              	.set CYREG_UDB_DSI3_HC50, 0x400f4332
 2243              	.set CYREG_UDB_DSI3_HC51, 0x400f4333
 2244              	.set CYREG_UDB_DSI3_HC52, 0x400f4334
 2245              	.set CYREG_UDB_DSI3_HC53, 0x400f4335
 2246              	.set CYREG_UDB_DSI3_HC54, 0x400f4336
 2247              	.set CYREG_UDB_DSI3_HC55, 0x400f4337
 2248              	.set CYREG_UDB_DSI3_HC56, 0x400f4338
 2249              	.set CYREG_UDB_DSI3_HC57, 0x400f4339
 2250              	.set CYREG_UDB_DSI3_HC58, 0x400f433a
 2251              	.set CYREG_UDB_DSI3_HC59, 0x400f433b
 2252              	.set CYREG_UDB_DSI3_HC60, 0x400f433c
 2253              	.set CYREG_UDB_DSI3_HC61, 0x400f433d
 2254              	.set CYREG_UDB_DSI3_HC62, 0x400f433e
 2255              	.set CYREG_UDB_DSI3_HC63, 0x400f433f
 2256              	.set CYREG_UDB_DSI3_HC64, 0x400f4340
 2257              	.set CYREG_UDB_DSI3_HC65, 0x400f4341
 2258              	.set CYREG_UDB_DSI3_HC66, 0x400f4342
 2259              	.set CYREG_UDB_DSI3_HC67, 0x400f4343
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 41


 2260              	.set CYREG_UDB_DSI3_HC68, 0x400f4344
 2261              	.set CYREG_UDB_DSI3_HC69, 0x400f4345
 2262              	.set CYREG_UDB_DSI3_HC70, 0x400f4346
 2263              	.set CYREG_UDB_DSI3_HC71, 0x400f4347
 2264              	.set CYREG_UDB_DSI3_HC72, 0x400f4348
 2265              	.set CYREG_UDB_DSI3_HC73, 0x400f4349
 2266              	.set CYREG_UDB_DSI3_HC74, 0x400f434a
 2267              	.set CYREG_UDB_DSI3_HC75, 0x400f434b
 2268              	.set CYREG_UDB_DSI3_HC76, 0x400f434c
 2269              	.set CYREG_UDB_DSI3_HC77, 0x400f434d
 2270              	.set CYREG_UDB_DSI3_HC78, 0x400f434e
 2271              	.set CYREG_UDB_DSI3_HC79, 0x400f434f
 2272              	.set CYREG_UDB_DSI3_HC80, 0x400f4350
 2273              	.set CYREG_UDB_DSI3_HC81, 0x400f4351
 2274              	.set CYREG_UDB_DSI3_HC82, 0x400f4352
 2275              	.set CYREG_UDB_DSI3_HC83, 0x400f4353
 2276              	.set CYREG_UDB_DSI3_HC84, 0x400f4354
 2277              	.set CYREG_UDB_DSI3_HC85, 0x400f4355
 2278              	.set CYREG_UDB_DSI3_HC86, 0x400f4356
 2279              	.set CYREG_UDB_DSI3_HC87, 0x400f4357
 2280              	.set CYREG_UDB_DSI3_HC88, 0x400f4358
 2281              	.set CYREG_UDB_DSI3_HC89, 0x400f4359
 2282              	.set CYREG_UDB_DSI3_HC90, 0x400f435a
 2283              	.set CYREG_UDB_DSI3_HC91, 0x400f435b
 2284              	.set CYREG_UDB_DSI3_HC92, 0x400f435c
 2285              	.set CYREG_UDB_DSI3_HC93, 0x400f435d
 2286              	.set CYREG_UDB_DSI3_HC94, 0x400f435e
 2287              	.set CYREG_UDB_DSI3_HC95, 0x400f435f
 2288              	.set CYREG_UDB_DSI3_HC96, 0x400f4360
 2289              	.set CYREG_UDB_DSI3_HC97, 0x400f4361
 2290              	.set CYREG_UDB_DSI3_HC98, 0x400f4362
 2291              	.set CYREG_UDB_DSI3_HC99, 0x400f4363
 2292              	.set CYREG_UDB_DSI3_HC100, 0x400f4364
 2293              	.set CYREG_UDB_DSI3_HC101, 0x400f4365
 2294              	.set CYREG_UDB_DSI3_HC102, 0x400f4366
 2295              	.set CYREG_UDB_DSI3_HC103, 0x400f4367
 2296              	.set CYREG_UDB_DSI3_HC104, 0x400f4368
 2297              	.set CYREG_UDB_DSI3_HC105, 0x400f4369
 2298              	.set CYREG_UDB_DSI3_HC106, 0x400f436a
 2299              	.set CYREG_UDB_DSI3_HC107, 0x400f436b
 2300              	.set CYREG_UDB_DSI3_HC108, 0x400f436c
 2301              	.set CYREG_UDB_DSI3_HC109, 0x400f436d
 2302              	.set CYREG_UDB_DSI3_HC110, 0x400f436e
 2303              	.set CYREG_UDB_DSI3_HC111, 0x400f436f
 2304              	.set CYREG_UDB_DSI3_HC112, 0x400f4370
 2305              	.set CYREG_UDB_DSI3_HC113, 0x400f4371
 2306              	.set CYREG_UDB_DSI3_HC114, 0x400f4372
 2307              	.set CYREG_UDB_DSI3_HC115, 0x400f4373
 2308              	.set CYREG_UDB_DSI3_HC116, 0x400f4374
 2309              	.set CYREG_UDB_DSI3_HC117, 0x400f4375
 2310              	.set CYREG_UDB_DSI3_HC118, 0x400f4376
 2311              	.set CYREG_UDB_DSI3_HC119, 0x400f4377
 2312              	.set CYREG_UDB_DSI3_HC120, 0x400f4378
 2313              	.set CYREG_UDB_DSI3_HC121, 0x400f4379
 2314              	.set CYREG_UDB_DSI3_HC122, 0x400f437a
 2315              	.set CYREG_UDB_DSI3_HC123, 0x400f437b
 2316              	.set CYREG_UDB_DSI3_HC124, 0x400f437c
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 42


 2317              	.set CYREG_UDB_DSI3_HC125, 0x400f437d
 2318              	.set CYREG_UDB_DSI3_HC126, 0x400f437e
 2319              	.set CYREG_UDB_DSI3_HC127, 0x400f437f
 2320              	.set CYREG_UDB_DSI3_HV_L0, 0x400f4380
 2321              	.set CYREG_UDB_DSI3_HV_L1, 0x400f4381
 2322              	.set CYREG_UDB_DSI3_HV_L2, 0x400f4382
 2323              	.set CYREG_UDB_DSI3_HV_L3, 0x400f4383
 2324              	.set CYREG_UDB_DSI3_HV_L4, 0x400f4384
 2325              	.set CYREG_UDB_DSI3_HV_L5, 0x400f4385
 2326              	.set CYREG_UDB_DSI3_HV_L6, 0x400f4386
 2327              	.set CYREG_UDB_DSI3_HV_L7, 0x400f4387
 2328              	.set CYREG_UDB_DSI3_HV_L8, 0x400f4388
 2329              	.set CYREG_UDB_DSI3_HV_L9, 0x400f4389
 2330              	.set CYREG_UDB_DSI3_HV_L10, 0x400f438a
 2331              	.set CYREG_UDB_DSI3_HV_L11, 0x400f438b
 2332              	.set CYREG_UDB_DSI3_HV_L12, 0x400f438c
 2333              	.set CYREG_UDB_DSI3_HV_L13, 0x400f438d
 2334              	.set CYREG_UDB_DSI3_HV_L14, 0x400f438e
 2335              	.set CYREG_UDB_DSI3_HV_L15, 0x400f438f
 2336              	.set CYREG_UDB_DSI3_HS0, 0x400f4390
 2337              	.set CYREG_UDB_DSI3_HS1, 0x400f4391
 2338              	.set CYREG_UDB_DSI3_HS2, 0x400f4392
 2339              	.set CYREG_UDB_DSI3_HS3, 0x400f4393
 2340              	.set CYREG_UDB_DSI3_HS4, 0x400f4394
 2341              	.set CYREG_UDB_DSI3_HS5, 0x400f4395
 2342              	.set CYREG_UDB_DSI3_HS6, 0x400f4396
 2343              	.set CYREG_UDB_DSI3_HS7, 0x400f4397
 2344              	.set CYREG_UDB_DSI3_HS8, 0x400f4398
 2345              	.set CYREG_UDB_DSI3_HS9, 0x400f4399
 2346              	.set CYREG_UDB_DSI3_HS10, 0x400f439a
 2347              	.set CYREG_UDB_DSI3_HS11, 0x400f439b
 2348              	.set CYREG_UDB_DSI3_HS12, 0x400f439c
 2349              	.set CYREG_UDB_DSI3_HS13, 0x400f439d
 2350              	.set CYREG_UDB_DSI3_HS14, 0x400f439e
 2351              	.set CYREG_UDB_DSI3_HS15, 0x400f439f
 2352              	.set CYREG_UDB_DSI3_HS16, 0x400f43a0
 2353              	.set CYREG_UDB_DSI3_HS17, 0x400f43a1
 2354              	.set CYREG_UDB_DSI3_HS18, 0x400f43a2
 2355              	.set CYREG_UDB_DSI3_HS19, 0x400f43a3
 2356              	.set CYREG_UDB_DSI3_HS20, 0x400f43a4
 2357              	.set CYREG_UDB_DSI3_HS21, 0x400f43a5
 2358              	.set CYREG_UDB_DSI3_HS22, 0x400f43a6
 2359              	.set CYREG_UDB_DSI3_HS23, 0x400f43a7
 2360              	.set CYREG_UDB_DSI3_HV_R0, 0x400f43a8
 2361              	.set CYREG_UDB_DSI3_HV_R1, 0x400f43a9
 2362              	.set CYREG_UDB_DSI3_HV_R2, 0x400f43aa
 2363              	.set CYREG_UDB_DSI3_HV_R3, 0x400f43ab
 2364              	.set CYREG_UDB_DSI3_HV_R4, 0x400f43ac
 2365              	.set CYREG_UDB_DSI3_HV_R5, 0x400f43ad
 2366              	.set CYREG_UDB_DSI3_HV_R6, 0x400f43ae
 2367              	.set CYREG_UDB_DSI3_HV_R7, 0x400f43af
 2368              	.set CYREG_UDB_DSI3_HV_R8, 0x400f43b0
 2369              	.set CYREG_UDB_DSI3_HV_R9, 0x400f43b1
 2370              	.set CYREG_UDB_DSI3_HV_R10, 0x400f43b2
 2371              	.set CYREG_UDB_DSI3_HV_R11, 0x400f43b3
 2372              	.set CYREG_UDB_DSI3_HV_R12, 0x400f43b4
 2373              	.set CYREG_UDB_DSI3_HV_R13, 0x400f43b5
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 43


 2374              	.set CYREG_UDB_DSI3_HV_R14, 0x400f43b6
 2375              	.set CYREG_UDB_DSI3_HV_R15, 0x400f43b7
 2376              	.set CYREG_UDB_DSI3_DSIINP0, 0x400f43c0
 2377              	.set CYREG_UDB_DSI3_DSIINP1, 0x400f43c2
 2378              	.set CYREG_UDB_DSI3_DSIINP2, 0x400f43c4
 2379              	.set CYREG_UDB_DSI3_DSIINP3, 0x400f43c6
 2380              	.set CYREG_UDB_DSI3_DSIINP4, 0x400f43c8
 2381              	.set CYREG_UDB_DSI3_DSIINP5, 0x400f43ca
 2382              	.set CYREG_UDB_DSI3_DSIOUTP0, 0x400f43cc
 2383              	.set CYREG_UDB_DSI3_DSIOUTP1, 0x400f43ce
 2384              	.set CYREG_UDB_DSI3_DSIOUTP2, 0x400f43d0
 2385              	.set CYREG_UDB_DSI3_DSIOUTP3, 0x400f43d2
 2386              	.set CYREG_UDB_DSI3_DSIOUTT0, 0x400f43d4
 2387              	.set CYREG_UDB_DSI3_DSIOUTT1, 0x400f43d6
 2388              	.set CYREG_UDB_DSI3_DSIOUTT2, 0x400f43d8
 2389              	.set CYREG_UDB_DSI3_DSIOUTT3, 0x400f43da
 2390              	.set CYREG_UDB_DSI3_DSIOUTT4, 0x400f43dc
 2391              	.set CYREG_UDB_DSI3_DSIOUTT5, 0x400f43de
 2392              	.set CYREG_UDB_DSI3_VS0, 0x400f43e0
 2393              	.set CYREG_UDB_DSI3_VS1, 0x400f43e2
 2394              	.set CYREG_UDB_DSI3_VS2, 0x400f43e4
 2395              	.set CYREG_UDB_DSI3_VS3, 0x400f43e6
 2396              	.set CYREG_UDB_DSI3_VS4, 0x400f43e8
 2397              	.set CYREG_UDB_DSI3_VS5, 0x400f43ea
 2398              	.set CYREG_UDB_DSI3_VS6, 0x400f43ec
 2399              	.set CYREG_UDB_DSI3_VS7, 0x400f43ee
 2400              	.set CYDEV_UDB_PA0_BASE, 0x400f5000
 2401              	.set CYDEV_UDB_PA0_SIZE, 0x00000010
 2402              	.set CYREG_UDB_PA0_CFG0, 0x400f5000
 2403              	.set CYREG_UDB_PA0_CFG1, 0x400f5001
 2404              	.set CYREG_UDB_PA0_CFG2, 0x400f5002
 2405              	.set CYREG_UDB_PA0_CFG3, 0x400f5003
 2406              	.set CYREG_UDB_PA0_CFG4, 0x400f5004
 2407              	.set CYREG_UDB_PA0_CFG5, 0x400f5005
 2408              	.set CYREG_UDB_PA0_CFG6, 0x400f5006
 2409              	.set CYREG_UDB_PA0_CFG7, 0x400f5007
 2410              	.set CYREG_UDB_PA0_CFG8, 0x400f5008
 2411              	.set CYREG_UDB_PA0_CFG9, 0x400f5009
 2412              	.set CYREG_UDB_PA0_CFG10, 0x400f500a
 2413              	.set CYREG_UDB_PA0_CFG11, 0x400f500b
 2414              	.set CYREG_UDB_PA0_CFG12, 0x400f500c
 2415              	.set CYREG_UDB_PA0_CFG13, 0x400f500d
 2416              	.set CYREG_UDB_PA0_CFG14, 0x400f500e
 2417              	.set CYDEV_UDB_PA1_BASE, 0x400f5010
 2418              	.set CYDEV_UDB_PA1_SIZE, 0x00000010
 2419              	.set CYREG_UDB_PA1_CFG0, 0x400f5010
 2420              	.set CYREG_UDB_PA1_CFG1, 0x400f5011
 2421              	.set CYREG_UDB_PA1_CFG2, 0x400f5012
 2422              	.set CYREG_UDB_PA1_CFG3, 0x400f5013
 2423              	.set CYREG_UDB_PA1_CFG4, 0x400f5014
 2424              	.set CYREG_UDB_PA1_CFG5, 0x400f5015
 2425              	.set CYREG_UDB_PA1_CFG6, 0x400f5016
 2426              	.set CYREG_UDB_PA1_CFG7, 0x400f5017
 2427              	.set CYREG_UDB_PA1_CFG8, 0x400f5018
 2428              	.set CYREG_UDB_PA1_CFG9, 0x400f5019
 2429              	.set CYREG_UDB_PA1_CFG10, 0x400f501a
 2430              	.set CYREG_UDB_PA1_CFG11, 0x400f501b
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 44


 2431              	.set CYREG_UDB_PA1_CFG12, 0x400f501c
 2432              	.set CYREG_UDB_PA1_CFG13, 0x400f501d
 2433              	.set CYREG_UDB_PA1_CFG14, 0x400f501e
 2434              	.set CYDEV_UDB_PA2_BASE, 0x400f5020
 2435              	.set CYDEV_UDB_PA2_SIZE, 0x00000010
 2436              	.set CYREG_UDB_PA2_CFG0, 0x400f5020
 2437              	.set CYREG_UDB_PA2_CFG1, 0x400f5021
 2438              	.set CYREG_UDB_PA2_CFG2, 0x400f5022
 2439              	.set CYREG_UDB_PA2_CFG3, 0x400f5023
 2440              	.set CYREG_UDB_PA2_CFG4, 0x400f5024
 2441              	.set CYREG_UDB_PA2_CFG5, 0x400f5025
 2442              	.set CYREG_UDB_PA2_CFG6, 0x400f5026
 2443              	.set CYREG_UDB_PA2_CFG7, 0x400f5027
 2444              	.set CYREG_UDB_PA2_CFG8, 0x400f5028
 2445              	.set CYREG_UDB_PA2_CFG9, 0x400f5029
 2446              	.set CYREG_UDB_PA2_CFG10, 0x400f502a
 2447              	.set CYREG_UDB_PA2_CFG11, 0x400f502b
 2448              	.set CYREG_UDB_PA2_CFG12, 0x400f502c
 2449              	.set CYREG_UDB_PA2_CFG13, 0x400f502d
 2450              	.set CYREG_UDB_PA2_CFG14, 0x400f502e
 2451              	.set CYDEV_UDB_PA3_BASE, 0x400f5030
 2452              	.set CYDEV_UDB_PA3_SIZE, 0x00000010
 2453              	.set CYREG_UDB_PA3_CFG0, 0x400f5030
 2454              	.set CYREG_UDB_PA3_CFG1, 0x400f5031
 2455              	.set CYREG_UDB_PA3_CFG2, 0x400f5032
 2456              	.set CYREG_UDB_PA3_CFG3, 0x400f5033
 2457              	.set CYREG_UDB_PA3_CFG4, 0x400f5034
 2458              	.set CYREG_UDB_PA3_CFG5, 0x400f5035
 2459              	.set CYREG_UDB_PA3_CFG6, 0x400f5036
 2460              	.set CYREG_UDB_PA3_CFG7, 0x400f5037
 2461              	.set CYREG_UDB_PA3_CFG8, 0x400f5038
 2462              	.set CYREG_UDB_PA3_CFG9, 0x400f5039
 2463              	.set CYREG_UDB_PA3_CFG10, 0x400f503a
 2464              	.set CYREG_UDB_PA3_CFG11, 0x400f503b
 2465              	.set CYREG_UDB_PA3_CFG12, 0x400f503c
 2466              	.set CYREG_UDB_PA3_CFG13, 0x400f503d
 2467              	.set CYREG_UDB_PA3_CFG14, 0x400f503e
 2468              	.set CYDEV_UDB_BCTL0_BASE, 0x400f6000
 2469              	.set CYDEV_UDB_BCTL0_SIZE, 0x00001000
 2470              	.set CYREG_UDB_BCTL0_DRV, 0x400f6000
 2471              	.set CYREG_UDB_BCTL0_MDCLK_EN, 0x400f6001
 2472              	.set CYREG_UDB_BCTL0_MBCLK_EN, 0x400f6002
 2473              	.set CYREG_UDB_BCTL0_BOTSEL_L, 0x400f6008
 2474              	.set CYREG_UDB_BCTL0_BOTSEL_U, 0x400f6009
 2475              	.set CYREG_UDB_BCTL0_TOPSEL_L, 0x400f600a
 2476              	.set CYREG_UDB_BCTL0_TOPSEL_U, 0x400f600b
 2477              	.set CYREG_UDB_BCTL0_QCLK_EN0, 0x400f6010
 2478              	.set CYREG_UDB_BCTL0_QCLK_EN1, 0x400f6012
 2479              	.set CYDEV_UDB_UDBIF_BASE, 0x400f7000
 2480              	.set CYDEV_UDB_UDBIF_SIZE, 0x00001000
 2481              	.set CYREG_UDB_UDBIF_BANK_CTL, 0x400f7000
 2482              	.set CYREG_UDB_UDBIF_WAIT_CFG, 0x400f7001
 2483              	.set CYREG_UDB_UDBIF_INT_CLK_CTL, 0x400f701c
 2484              	.set CYREG_UDB_INT_CFG, 0x400f8000
 2485              	.set CYDEV_CTBM_BASE, 0x40100000
 2486              	.set CYDEV_CTBM_SIZE, 0x00010000
 2487              	.set CYREG_CTBM_CTB_CTRL, 0x40100000
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 45


 2488              	.set CYREG_CTBM_OA_RES0_CTRL, 0x40100004
 2489              	.set CYREG_CTBM_OA_RES1_CTRL, 0x40100008
 2490              	.set CYREG_CTBM_COMP_STAT, 0x4010000c
 2491              	.set CYREG_CTBM_INTR, 0x40100020
 2492              	.set CYREG_CTBM_INTR_SET, 0x40100024
 2493              	.set CYREG_CTBM_INTR_MASK, 0x40100028
 2494              	.set CYREG_CTBM_INTR_MASKED, 0x4010002c
 2495              	.set CYREG_CTBM_DFT_CTRL, 0x40100030
 2496              	.set CYREG_CTBM_OA0_SW, 0x40100080
 2497              	.set CYREG_CTBM_OA0_SW_CLEAR, 0x40100084
 2498              	.set CYREG_CTBM_OA1_SW, 0x40100088
 2499              	.set CYREG_CTBM_OA1_SW_CLEAR, 0x4010008c
 2500              	.set CYREG_CTBM_CTB_SW_HW_CTRL, 0x401000c0
 2501              	.set CYREG_CTBM_CTB_SW_STATUS, 0x401000c4
 2502              	.set CYREG_CTBM_OA0_OFFSET_TRIM, 0x40100f00
 2503              	.set CYREG_CTBM_OA0_SLOPE_OFFSET_TRIM, 0x40100f04
 2504              	.set CYREG_CTBM_OA0_COMP_TRIM, 0x40100f08
 2505              	.set CYREG_CTBM_OA1_OFFSET_TRIM, 0x40100f0c
 2506              	.set CYREG_CTBM_OA1_SLOPE_OFFSET_TRIM, 0x40100f10
 2507              	.set CYREG_CTBM_OA1_COMP_TRIM, 0x40100f14
 2508              	.set CYDEV_SAR_BASE, 0x401a0000
 2509              	.set CYDEV_SAR_SIZE, 0x00010000
 2510              	.set CYREG_SAR_CTRL, 0x401a0000
 2511              	.set CYREG_SAR_SAMPLE_CTRL, 0x401a0004
 2512              	.set CYREG_SAR_SAMPLE_TIME01, 0x401a0010
 2513              	.set CYREG_SAR_SAMPLE_TIME23, 0x401a0014
 2514              	.set CYREG_SAR_RANGE_THRES, 0x401a0018
 2515              	.set CYREG_SAR_RANGE_COND, 0x401a001c
 2516              	.set CYREG_SAR_CHAN_EN, 0x401a0020
 2517              	.set CYREG_SAR_START_CTRL, 0x401a0024
 2518              	.set CYREG_SAR_DFT_CTRL, 0x401a0030
 2519              	.set CYREG_SAR_CHAN_CONFIG00, 0x401a0080
 2520              	.set CYREG_SAR_CHAN_CONFIG01, 0x401a0084
 2521              	.set CYREG_SAR_CHAN_CONFIG02, 0x401a0088
 2522              	.set CYREG_SAR_CHAN_CONFIG03, 0x401a008c
 2523              	.set CYREG_SAR_CHAN_CONFIG04, 0x401a0090
 2524              	.set CYREG_SAR_CHAN_CONFIG05, 0x401a0094
 2525              	.set CYREG_SAR_CHAN_CONFIG06, 0x401a0098
 2526              	.set CYREG_SAR_CHAN_CONFIG07, 0x401a009c
 2527              	.set CYREG_SAR_CHAN_WORK00, 0x401a0100
 2528              	.set CYREG_SAR_CHAN_WORK01, 0x401a0104
 2529              	.set CYREG_SAR_CHAN_WORK02, 0x401a0108
 2530              	.set CYREG_SAR_CHAN_WORK03, 0x401a010c
 2531              	.set CYREG_SAR_CHAN_WORK04, 0x401a0110
 2532              	.set CYREG_SAR_CHAN_WORK05, 0x401a0114
 2533              	.set CYREG_SAR_CHAN_WORK06, 0x401a0118
 2534              	.set CYREG_SAR_CHAN_WORK07, 0x401a011c
 2535              	.set CYREG_SAR_CHAN_RESULT00, 0x401a0180
 2536              	.set CYREG_SAR_CHAN_RESULT01, 0x401a0184
 2537              	.set CYREG_SAR_CHAN_RESULT02, 0x401a0188
 2538              	.set CYREG_SAR_CHAN_RESULT03, 0x401a018c
 2539              	.set CYREG_SAR_CHAN_RESULT04, 0x401a0190
 2540              	.set CYREG_SAR_CHAN_RESULT05, 0x401a0194
 2541              	.set CYREG_SAR_CHAN_RESULT06, 0x401a0198
 2542              	.set CYREG_SAR_CHAN_RESULT07, 0x401a019c
 2543              	.set CYREG_SAR_CHAN_WORK_VALID, 0x401a0200
 2544              	.set CYREG_SAR_CHAN_RESULT_VALID, 0x401a0204
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 46


 2545              	.set CYREG_SAR_STATUS, 0x401a0208
 2546              	.set CYREG_SAR_AVG_STAT, 0x401a020c
 2547              	.set CYREG_SAR_INTR, 0x401a0210
 2548              	.set CYREG_SAR_INTR_SET, 0x401a0214
 2549              	.set CYREG_SAR_INTR_MASK, 0x401a0218
 2550              	.set CYREG_SAR_INTR_MASKED, 0x401a021c
 2551              	.set CYREG_SAR_SATURATE_INTR, 0x401a0220
 2552              	.set CYREG_SAR_SATURATE_INTR_SET, 0x401a0224
 2553              	.set CYREG_SAR_SATURATE_INTR_MASK, 0x401a0228
 2554              	.set CYREG_SAR_SATURATE_INTR_MASKED, 0x401a022c
 2555              	.set CYREG_SAR_RANGE_INTR, 0x401a0230
 2556              	.set CYREG_SAR_RANGE_INTR_SET, 0x401a0234
 2557              	.set CYREG_SAR_RANGE_INTR_MASK, 0x401a0238
 2558              	.set CYREG_SAR_RANGE_INTR_MASKED, 0x401a023c
 2559              	.set CYREG_SAR_INTR_CAUSE, 0x401a0240
 2560              	.set CYREG_SAR_INJ_CHAN_CONFIG, 0x401a0280
 2561              	.set CYREG_SAR_INJ_RESULT, 0x401a0290
 2562              	.set CYREG_SAR_MUX_SWITCH0, 0x401a0300
 2563              	.set CYREG_SAR_MUX_SWITCH_CLEAR0, 0x401a0304
 2564              	.set CYREG_SAR_MUX_SWITCH1, 0x401a0308
 2565              	.set CYREG_SAR_MUX_SWITCH_CLEAR1, 0x401a030c
 2566              	.set CYREG_SAR_MUX_SWITCH_HW_CTRL, 0x401a0340
 2567              	.set CYREG_SAR_MUX_SWITCH_STATUS, 0x401a0348
 2568              	.set CYREG_SAR_PUMP_CTRL, 0x401a0380
 2569              	.set CYREG_SAR_ANA_TRIM, 0x401a0f00
 2570              	.set CYREG_SAR_WOUNDING, 0x401a0f04
 2571              	.set CYDEV_CM0_BASE, 0xe0000000
 2572              	.set CYDEV_CM0_SIZE, 0x00100000
 2573              	.set CYREG_CM0_DWT_PID4, 0xe0001fd0
 2574              	.set CYREG_CM0_DWT_PID0, 0xe0001fe0
 2575              	.set CYREG_CM0_DWT_PID1, 0xe0001fe4
 2576              	.set CYREG_CM0_DWT_PID2, 0xe0001fe8
 2577              	.set CYREG_CM0_DWT_PID3, 0xe0001fec
 2578              	.set CYREG_CM0_DWT_CID0, 0xe0001ff0
 2579              	.set CYREG_CM0_DWT_CID1, 0xe0001ff4
 2580              	.set CYREG_CM0_DWT_CID2, 0xe0001ff8
 2581              	.set CYREG_CM0_DWT_CID3, 0xe0001ffc
 2582              	.set CYREG_CM0_BP_PID4, 0xe0002fd0
 2583              	.set CYREG_CM0_BP_PID0, 0xe0002fe0
 2584              	.set CYREG_CM0_BP_PID1, 0xe0002fe4
 2585              	.set CYREG_CM0_BP_PID2, 0xe0002fe8
 2586              	.set CYREG_CM0_BP_PID3, 0xe0002fec
 2587              	.set CYREG_CM0_BP_CID0, 0xe0002ff0
 2588              	.set CYREG_CM0_BP_CID1, 0xe0002ff4
 2589              	.set CYREG_CM0_BP_CID2, 0xe0002ff8
 2590              	.set CYREG_CM0_BP_CID3, 0xe0002ffc
 2591              	.set CYREG_CM0_SYST_CSR, 0xe000e010
 2592              	.set CYREG_CM0_SYST_RVR, 0xe000e014
 2593              	.set CYREG_CM0_SYST_CVR, 0xe000e018
 2594              	.set CYREG_CM0_SYST_CALIB, 0xe000e01c
 2595              	.set CYREG_CM0_ISER, 0xe000e100
 2596              	.set CYREG_CM0_ICER, 0xe000e180
 2597              	.set CYREG_CM0_ISPR, 0xe000e200
 2598              	.set CYREG_CM0_ICPR, 0xe000e280
 2599              	.set CYREG_CM0_IPR0, 0xe000e400
 2600              	.set CYREG_CM0_IPR1, 0xe000e404
 2601              	.set CYREG_CM0_IPR2, 0xe000e408
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 47


 2602              	.set CYREG_CM0_IPR3, 0xe000e40c
 2603              	.set CYREG_CM0_IPR4, 0xe000e410
 2604              	.set CYREG_CM0_IPR5, 0xe000e414
 2605              	.set CYREG_CM0_IPR6, 0xe000e418
 2606              	.set CYREG_CM0_IPR7, 0xe000e41c
 2607              	.set CYREG_CM0_CPUID, 0xe000ed00
 2608              	.set CYREG_CM0_ICSR, 0xe000ed04
 2609              	.set CYREG_CM0_AIRCR, 0xe000ed0c
 2610              	.set CYREG_CM0_SCR, 0xe000ed10
 2611              	.set CYREG_CM0_CCR, 0xe000ed14
 2612              	.set CYREG_CM0_SHPR2, 0xe000ed1c
 2613              	.set CYREG_CM0_SHPR3, 0xe000ed20
 2614              	.set CYREG_CM0_SHCSR, 0xe000ed24
 2615              	.set CYREG_CM0_SCS_PID4, 0xe000efd0
 2616              	.set CYREG_CM0_SCS_PID0, 0xe000efe0
 2617              	.set CYREG_CM0_SCS_PID1, 0xe000efe4
 2618              	.set CYREG_CM0_SCS_PID2, 0xe000efe8
 2619              	.set CYREG_CM0_SCS_PID3, 0xe000efec
 2620              	.set CYREG_CM0_SCS_CID0, 0xe000eff0
 2621              	.set CYREG_CM0_SCS_CID1, 0xe000eff4
 2622              	.set CYREG_CM0_SCS_CID2, 0xe000eff8
 2623              	.set CYREG_CM0_SCS_CID3, 0xe000effc
 2624              	.set CYREG_CM0_ROM_SCS, 0xe00ff000
 2625              	.set CYREG_CM0_ROM_DWT, 0xe00ff004
 2626              	.set CYREG_CM0_ROM_BPU, 0xe00ff008
 2627              	.set CYREG_CM0_ROM_END, 0xe00ff00c
 2628              	.set CYREG_CM0_ROM_CSMT, 0xe00fffcc
 2629              	.set CYREG_CM0_ROM_PID4, 0xe00fffd0
 2630              	.set CYREG_CM0_ROM_PID0, 0xe00fffe0
 2631              	.set CYREG_CM0_ROM_PID1, 0xe00fffe4
 2632              	.set CYREG_CM0_ROM_PID2, 0xe00fffe8
 2633              	.set CYREG_CM0_ROM_PID3, 0xe00fffec
 2634              	.set CYREG_CM0_ROM_CID0, 0xe00ffff0
 2635              	.set CYREG_CM0_ROM_CID1, 0xe00ffff4
 2636              	.set CYREG_CM0_ROM_CID2, 0xe00ffff8
 2637              	.set CYREG_CM0_ROM_CID3, 0xe00ffffc
 2638              	.set CYDEV_CoreSightTable_BASE, 0xf0000000
 2639              	.set CYDEV_CoreSightTable_SIZE, 0x00001000
 2640              	.set CYREG_CoreSightTable_DATA_MBASE, 0xf0000000
 2641              	.set CYREG_CoreSightTable_DATA_MSIZE, 0x00001000
 2642              	.set CYDEV_FLS_SECTOR_SIZE, 0x00008000
 2643              	.set CYDEV_FLS_ROW_SIZE, 0x00000080
   4              	
   5              	/* Ldg */
   6              	.set Ldg__0__DM__MASK, 0x7000
   7              	.set Ldg__0__DM__SHIFT, 12
   8              	.set Ldg__0__DR, CYREG_PRT2_DR
   9              	.set Ldg__0__HSIOM, CYREG_HSIOM_PORT_SEL2
  10              	.set Ldg__0__HSIOM_MASK, 0x000F0000
  11              	.set Ldg__0__HSIOM_SHIFT, 16
  12              	.set Ldg__0__INTCFG, CYREG_PRT2_INTCFG
  13              	.set Ldg__0__INTSTAT, CYREG_PRT2_INTSTAT
  14              	.set Ldg__0__MASK, 0x10
  15              	.set Ldg__0__PA__CFG0, CYREG_UDB_PA2_CFG0
  16              	.set Ldg__0__PA__CFG1, CYREG_UDB_PA2_CFG1
  17              	.set Ldg__0__PA__CFG10, CYREG_UDB_PA2_CFG10
  18              	.set Ldg__0__PA__CFG11, CYREG_UDB_PA2_CFG11
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 48


  19              	.set Ldg__0__PA__CFG12, CYREG_UDB_PA2_CFG12
  20              	.set Ldg__0__PA__CFG13, CYREG_UDB_PA2_CFG13
  21              	.set Ldg__0__PA__CFG14, CYREG_UDB_PA2_CFG14
  22              	.set Ldg__0__PA__CFG2, CYREG_UDB_PA2_CFG2
  23              	.set Ldg__0__PA__CFG3, CYREG_UDB_PA2_CFG3
  24              	.set Ldg__0__PA__CFG4, CYREG_UDB_PA2_CFG4
  25              	.set Ldg__0__PA__CFG5, CYREG_UDB_PA2_CFG5
  26              	.set Ldg__0__PA__CFG6, CYREG_UDB_PA2_CFG6
  27              	.set Ldg__0__PA__CFG7, CYREG_UDB_PA2_CFG7
  28              	.set Ldg__0__PA__CFG8, CYREG_UDB_PA2_CFG8
  29              	.set Ldg__0__PA__CFG9, CYREG_UDB_PA2_CFG9
  30              	.set Ldg__0__PC, CYREG_PRT2_PC
  31              	.set Ldg__0__PC2, CYREG_PRT2_PC2
  32              	.set Ldg__0__PORT, 2
  33              	.set Ldg__0__PS, CYREG_PRT2_PS
  34              	.set Ldg__0__SHIFT, 4
  35              	.set Ldg__DR, CYREG_PRT2_DR
  36              	.set Ldg__INTCFG, CYREG_PRT2_INTCFG
  37              	.set Ldg__INTSTAT, CYREG_PRT2_INTSTAT
  38              	.set Ldg__MASK, 0x10
  39              	.set Ldg__PA__CFG0, CYREG_UDB_PA2_CFG0
  40              	.set Ldg__PA__CFG1, CYREG_UDB_PA2_CFG1
  41              	.set Ldg__PA__CFG10, CYREG_UDB_PA2_CFG10
  42              	.set Ldg__PA__CFG11, CYREG_UDB_PA2_CFG11
  43              	.set Ldg__PA__CFG12, CYREG_UDB_PA2_CFG12
  44              	.set Ldg__PA__CFG13, CYREG_UDB_PA2_CFG13
  45              	.set Ldg__PA__CFG14, CYREG_UDB_PA2_CFG14
  46              	.set Ldg__PA__CFG2, CYREG_UDB_PA2_CFG2
  47              	.set Ldg__PA__CFG3, CYREG_UDB_PA2_CFG3
  48              	.set Ldg__PA__CFG4, CYREG_UDB_PA2_CFG4
  49              	.set Ldg__PA__CFG5, CYREG_UDB_PA2_CFG5
  50              	.set Ldg__PA__CFG6, CYREG_UDB_PA2_CFG6
  51              	.set Ldg__PA__CFG7, CYREG_UDB_PA2_CFG7
  52              	.set Ldg__PA__CFG8, CYREG_UDB_PA2_CFG8
  53              	.set Ldg__PA__CFG9, CYREG_UDB_PA2_CFG9
  54              	.set Ldg__PC, CYREG_PRT2_PC
  55              	.set Ldg__PC2, CYREG_PRT2_PC2
  56              	.set Ldg__PORT, 2
  57              	.set Ldg__PS, CYREG_PRT2_PS
  58              	.set Ldg__SHIFT, 4
  59              	
  60              	/* SW1 */
  61              	.set SW1__0__DM__MASK, 0xE00000
  62              	.set SW1__0__DM__SHIFT, 21
  63              	.set SW1__0__DR, CYREG_PRT0_DR
  64              	.set SW1__0__HSIOM, CYREG_HSIOM_PORT_SEL0
  65              	.set SW1__0__HSIOM_MASK, 0xF0000000
  66              	.set SW1__0__HSIOM_SHIFT, 28
  67              	.set SW1__0__INTCFG, CYREG_PRT0_INTCFG
  68              	.set SW1__0__INTSTAT, CYREG_PRT0_INTSTAT
  69              	.set SW1__0__MASK, 0x80
  70              	.set SW1__0__PA__CFG0, CYREG_UDB_PA0_CFG0
  71              	.set SW1__0__PA__CFG1, CYREG_UDB_PA0_CFG1
  72              	.set SW1__0__PA__CFG10, CYREG_UDB_PA0_CFG10
  73              	.set SW1__0__PA__CFG11, CYREG_UDB_PA0_CFG11
  74              	.set SW1__0__PA__CFG12, CYREG_UDB_PA0_CFG12
  75              	.set SW1__0__PA__CFG13, CYREG_UDB_PA0_CFG13
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 49


  76              	.set SW1__0__PA__CFG14, CYREG_UDB_PA0_CFG14
  77              	.set SW1__0__PA__CFG2, CYREG_UDB_PA0_CFG2
  78              	.set SW1__0__PA__CFG3, CYREG_UDB_PA0_CFG3
  79              	.set SW1__0__PA__CFG4, CYREG_UDB_PA0_CFG4
  80              	.set SW1__0__PA__CFG5, CYREG_UDB_PA0_CFG5
  81              	.set SW1__0__PA__CFG6, CYREG_UDB_PA0_CFG6
  82              	.set SW1__0__PA__CFG7, CYREG_UDB_PA0_CFG7
  83              	.set SW1__0__PA__CFG8, CYREG_UDB_PA0_CFG8
  84              	.set SW1__0__PA__CFG9, CYREG_UDB_PA0_CFG9
  85              	.set SW1__0__PC, CYREG_PRT0_PC
  86              	.set SW1__0__PC2, CYREG_PRT0_PC2
  87              	.set SW1__0__PORT, 0
  88              	.set SW1__0__PS, CYREG_PRT0_PS
  89              	.set SW1__0__SHIFT, 7
  90              	.set SW1__DR, CYREG_PRT0_DR
  91              	.set SW1__INTCFG, CYREG_PRT0_INTCFG
  92              	.set SW1__INTSTAT, CYREG_PRT0_INTSTAT
  93              	.set SW1__MASK, 0x80
  94              	.set SW1__PA__CFG0, CYREG_UDB_PA0_CFG0
  95              	.set SW1__PA__CFG1, CYREG_UDB_PA0_CFG1
  96              	.set SW1__PA__CFG10, CYREG_UDB_PA0_CFG10
  97              	.set SW1__PA__CFG11, CYREG_UDB_PA0_CFG11
  98              	.set SW1__PA__CFG12, CYREG_UDB_PA0_CFG12
  99              	.set SW1__PA__CFG13, CYREG_UDB_PA0_CFG13
 100              	.set SW1__PA__CFG14, CYREG_UDB_PA0_CFG14
 101              	.set SW1__PA__CFG2, CYREG_UDB_PA0_CFG2
 102              	.set SW1__PA__CFG3, CYREG_UDB_PA0_CFG3
 103              	.set SW1__PA__CFG4, CYREG_UDB_PA0_CFG4
 104              	.set SW1__PA__CFG5, CYREG_UDB_PA0_CFG5
 105              	.set SW1__PA__CFG6, CYREG_UDB_PA0_CFG6
 106              	.set SW1__PA__CFG7, CYREG_UDB_PA0_CFG7
 107              	.set SW1__PA__CFG8, CYREG_UDB_PA0_CFG8
 108              	.set SW1__PA__CFG9, CYREG_UDB_PA0_CFG9
 109              	.set SW1__PC, CYREG_PRT0_PC
 110              	.set SW1__PC2, CYREG_PRT0_PC2
 111              	.set SW1__PORT, 0
 112              	.set SW1__PS, CYREG_PRT0_PS
 113              	.set SW1__SHIFT, 7
 114              	.set SW1__SNAP, CYREG_PRT0_INTSTAT
 115              	
 116              	/* I2CM_SCB */
 117              	.set I2CM_SCB__BIST_CONTROL, CYREG_SCB1_BIST_CONTROL
 118              	.set I2CM_SCB__BIST_DATA, CYREG_SCB1_BIST_DATA
 119              	.set I2CM_SCB__CTRL, CYREG_SCB1_CTRL
 120              	.set I2CM_SCB__EZ_DATA00, CYREG_SCB1_EZ_DATA00
 121              	.set I2CM_SCB__EZ_DATA01, CYREG_SCB1_EZ_DATA01
 122              	.set I2CM_SCB__EZ_DATA02, CYREG_SCB1_EZ_DATA02
 123              	.set I2CM_SCB__EZ_DATA03, CYREG_SCB1_EZ_DATA03
 124              	.set I2CM_SCB__EZ_DATA04, CYREG_SCB1_EZ_DATA04
 125              	.set I2CM_SCB__EZ_DATA05, CYREG_SCB1_EZ_DATA05
 126              	.set I2CM_SCB__EZ_DATA06, CYREG_SCB1_EZ_DATA06
 127              	.set I2CM_SCB__EZ_DATA07, CYREG_SCB1_EZ_DATA07
 128              	.set I2CM_SCB__EZ_DATA08, CYREG_SCB1_EZ_DATA08
 129              	.set I2CM_SCB__EZ_DATA09, CYREG_SCB1_EZ_DATA09
 130              	.set I2CM_SCB__EZ_DATA10, CYREG_SCB1_EZ_DATA10
 131              	.set I2CM_SCB__EZ_DATA11, CYREG_SCB1_EZ_DATA11
 132              	.set I2CM_SCB__EZ_DATA12, CYREG_SCB1_EZ_DATA12
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 50


 133              	.set I2CM_SCB__EZ_DATA13, CYREG_SCB1_EZ_DATA13
 134              	.set I2CM_SCB__EZ_DATA14, CYREG_SCB1_EZ_DATA14
 135              	.set I2CM_SCB__EZ_DATA15, CYREG_SCB1_EZ_DATA15
 136              	.set I2CM_SCB__EZ_DATA16, CYREG_SCB1_EZ_DATA16
 137              	.set I2CM_SCB__EZ_DATA17, CYREG_SCB1_EZ_DATA17
 138              	.set I2CM_SCB__EZ_DATA18, CYREG_SCB1_EZ_DATA18
 139              	.set I2CM_SCB__EZ_DATA19, CYREG_SCB1_EZ_DATA19
 140              	.set I2CM_SCB__EZ_DATA20, CYREG_SCB1_EZ_DATA20
 141              	.set I2CM_SCB__EZ_DATA21, CYREG_SCB1_EZ_DATA21
 142              	.set I2CM_SCB__EZ_DATA22, CYREG_SCB1_EZ_DATA22
 143              	.set I2CM_SCB__EZ_DATA23, CYREG_SCB1_EZ_DATA23
 144              	.set I2CM_SCB__EZ_DATA24, CYREG_SCB1_EZ_DATA24
 145              	.set I2CM_SCB__EZ_DATA25, CYREG_SCB1_EZ_DATA25
 146              	.set I2CM_SCB__EZ_DATA26, CYREG_SCB1_EZ_DATA26
 147              	.set I2CM_SCB__EZ_DATA27, CYREG_SCB1_EZ_DATA27
 148              	.set I2CM_SCB__EZ_DATA28, CYREG_SCB1_EZ_DATA28
 149              	.set I2CM_SCB__EZ_DATA29, CYREG_SCB1_EZ_DATA29
 150              	.set I2CM_SCB__EZ_DATA30, CYREG_SCB1_EZ_DATA30
 151              	.set I2CM_SCB__EZ_DATA31, CYREG_SCB1_EZ_DATA31
 152              	.set I2CM_SCB__I2C_CFG, CYREG_SCB1_I2C_CFG
 153              	.set I2CM_SCB__I2C_CTRL, CYREG_SCB1_I2C_CTRL
 154              	.set I2CM_SCB__I2C_M_CMD, CYREG_SCB1_I2C_M_CMD
 155              	.set I2CM_SCB__I2C_S_CMD, CYREG_SCB1_I2C_S_CMD
 156              	.set I2CM_SCB__I2C_STATUS, CYREG_SCB1_I2C_STATUS
 157              	.set I2CM_SCB__INTR_CAUSE, CYREG_SCB1_INTR_CAUSE
 158              	.set I2CM_SCB__INTR_I2C_EC, CYREG_SCB1_INTR_I2C_EC
 159              	.set I2CM_SCB__INTR_I2C_EC_MASK, CYREG_SCB1_INTR_I2C_EC_MASK
 160              	.set I2CM_SCB__INTR_I2C_EC_MASKED, CYREG_SCB1_INTR_I2C_EC_MASKED
 161              	.set I2CM_SCB__INTR_M, CYREG_SCB1_INTR_M
 162              	.set I2CM_SCB__INTR_M_MASK, CYREG_SCB1_INTR_M_MASK
 163              	.set I2CM_SCB__INTR_M_MASKED, CYREG_SCB1_INTR_M_MASKED
 164              	.set I2CM_SCB__INTR_M_SET, CYREG_SCB1_INTR_M_SET
 165              	.set I2CM_SCB__INTR_RX, CYREG_SCB1_INTR_RX
 166              	.set I2CM_SCB__INTR_RX_MASK, CYREG_SCB1_INTR_RX_MASK
 167              	.set I2CM_SCB__INTR_RX_MASKED, CYREG_SCB1_INTR_RX_MASKED
 168              	.set I2CM_SCB__INTR_RX_SET, CYREG_SCB1_INTR_RX_SET
 169              	.set I2CM_SCB__INTR_S, CYREG_SCB1_INTR_S
 170              	.set I2CM_SCB__INTR_S_MASK, CYREG_SCB1_INTR_S_MASK
 171              	.set I2CM_SCB__INTR_S_MASKED, CYREG_SCB1_INTR_S_MASKED
 172              	.set I2CM_SCB__INTR_S_SET, CYREG_SCB1_INTR_S_SET
 173              	.set I2CM_SCB__INTR_SPI_EC, CYREG_SCB1_INTR_SPI_EC
 174              	.set I2CM_SCB__INTR_SPI_EC_MASK, CYREG_SCB1_INTR_SPI_EC_MASK
 175              	.set I2CM_SCB__INTR_SPI_EC_MASKED, CYREG_SCB1_INTR_SPI_EC_MASKED
 176              	.set I2CM_SCB__INTR_TX, CYREG_SCB1_INTR_TX
 177              	.set I2CM_SCB__INTR_TX_MASK, CYREG_SCB1_INTR_TX_MASK
 178              	.set I2CM_SCB__INTR_TX_MASKED, CYREG_SCB1_INTR_TX_MASKED
 179              	.set I2CM_SCB__INTR_TX_SET, CYREG_SCB1_INTR_TX_SET
 180              	.set I2CM_SCB__RX_CTRL, CYREG_SCB1_RX_CTRL
 181              	.set I2CM_SCB__RX_FIFO_CTRL, CYREG_SCB1_RX_FIFO_CTRL
 182              	.set I2CM_SCB__RX_FIFO_RD, CYREG_SCB1_RX_FIFO_RD
 183              	.set I2CM_SCB__RX_FIFO_RD_SILENT, CYREG_SCB1_RX_FIFO_RD_SILENT
 184              	.set I2CM_SCB__RX_FIFO_STATUS, CYREG_SCB1_RX_FIFO_STATUS
 185              	.set I2CM_SCB__RX_MATCH, CYREG_SCB1_RX_MATCH
 186              	.set I2CM_SCB__SPI_CTRL, CYREG_SCB1_SPI_CTRL
 187              	.set I2CM_SCB__SPI_STATUS, CYREG_SCB1_SPI_STATUS
 188              	.set I2CM_SCB__SS0_POSISTION, 0
 189              	.set I2CM_SCB__SS1_POSISTION, 1
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 51


 190              	.set I2CM_SCB__SS2_POSISTION, 2
 191              	.set I2CM_SCB__SS3_POSISTION, 3
 192              	.set I2CM_SCB__STATUS, CYREG_SCB1_STATUS
 193              	.set I2CM_SCB__TX_CTRL, CYREG_SCB1_TX_CTRL
 194              	.set I2CM_SCB__TX_FIFO_CTRL, CYREG_SCB1_TX_FIFO_CTRL
 195              	.set I2CM_SCB__TX_FIFO_STATUS, CYREG_SCB1_TX_FIFO_STATUS
 196              	.set I2CM_SCB__TX_FIFO_WR, CYREG_SCB1_TX_FIFO_WR
 197              	.set I2CM_SCB__UART_CTRL, CYREG_SCB1_UART_CTRL
 198              	.set I2CM_SCB__UART_RX_CTRL, CYREG_SCB1_UART_RX_CTRL
 199              	.set I2CM_SCB__UART_RX_STATUS, CYREG_SCB1_UART_RX_STATUS
 200              	.set I2CM_SCB__UART_TX_CTRL, CYREG_SCB1_UART_TX_CTRL
 201              	
 202              	/* I2CM_SCB_IRQ */
 203              	.set I2CM_SCB_IRQ__INTC_CLR_EN_REG, CYREG_CM0_ICER
 204              	.set I2CM_SCB_IRQ__INTC_CLR_PD_REG, CYREG_CM0_ICPR
 205              	.set I2CM_SCB_IRQ__INTC_MASK, 0x800
 206              	.set I2CM_SCB_IRQ__INTC_NUMBER, 11
 207              	.set I2CM_SCB_IRQ__INTC_PRIOR_MASK, 0xC0000000
 208              	.set I2CM_SCB_IRQ__INTC_PRIOR_NUM, 3
 209              	.set I2CM_SCB_IRQ__INTC_PRIOR_REG, CYREG_CM0_IPR2
 210              	.set I2CM_SCB_IRQ__INTC_SET_EN_REG, CYREG_CM0_ISER
 211              	.set I2CM_SCB_IRQ__INTC_SET_PD_REG, CYREG_CM0_ISPR
 212              	
 213              	/* I2CM_SCBCLK */
 214              	.set I2CM_SCBCLK__DIVIDER_MASK, 0x0000FFFF
 215              	.set I2CM_SCBCLK__ENABLE, CYREG_CLK_DIVIDER_A00
 216              	.set I2CM_SCBCLK__ENABLE_MASK, 0x80000000
 217              	.set I2CM_SCBCLK__MASK, 0x80000000
 218              	.set I2CM_SCBCLK__REGISTER, CYREG_CLK_DIVIDER_A00
 219              	
 220              	/* I2CM_scl */
 221              	.set I2CM_scl__0__DM__MASK, 0x07
 222              	.set I2CM_scl__0__DM__SHIFT, 0
 223              	.set I2CM_scl__0__DR, CYREG_PRT3_DR
 224              	.set I2CM_scl__0__HSIOM, CYREG_HSIOM_PORT_SEL3
 225              	.set I2CM_scl__0__HSIOM_MASK, 0x0000000F
 226              	.set I2CM_scl__0__HSIOM_SHIFT, 0
 227              	.set I2CM_scl__0__INTCFG, CYREG_PRT3_INTCFG
 228              	.set I2CM_scl__0__INTSTAT, CYREG_PRT3_INTSTAT
 229              	.set I2CM_scl__0__MASK, 0x01
 230              	.set I2CM_scl__0__PA__CFG0, CYREG_UDB_PA3_CFG0
 231              	.set I2CM_scl__0__PA__CFG1, CYREG_UDB_PA3_CFG1
 232              	.set I2CM_scl__0__PA__CFG10, CYREG_UDB_PA3_CFG10
 233              	.set I2CM_scl__0__PA__CFG11, CYREG_UDB_PA3_CFG11
 234              	.set I2CM_scl__0__PA__CFG12, CYREG_UDB_PA3_CFG12
 235              	.set I2CM_scl__0__PA__CFG13, CYREG_UDB_PA3_CFG13
 236              	.set I2CM_scl__0__PA__CFG14, CYREG_UDB_PA3_CFG14
 237              	.set I2CM_scl__0__PA__CFG2, CYREG_UDB_PA3_CFG2
 238              	.set I2CM_scl__0__PA__CFG3, CYREG_UDB_PA3_CFG3
 239              	.set I2CM_scl__0__PA__CFG4, CYREG_UDB_PA3_CFG4
 240              	.set I2CM_scl__0__PA__CFG5, CYREG_UDB_PA3_CFG5
 241              	.set I2CM_scl__0__PA__CFG6, CYREG_UDB_PA3_CFG6
 242              	.set I2CM_scl__0__PA__CFG7, CYREG_UDB_PA3_CFG7
 243              	.set I2CM_scl__0__PA__CFG8, CYREG_UDB_PA3_CFG8
 244              	.set I2CM_scl__0__PA__CFG9, CYREG_UDB_PA3_CFG9
 245              	.set I2CM_scl__0__PC, CYREG_PRT3_PC
 246              	.set I2CM_scl__0__PC2, CYREG_PRT3_PC2
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 52


 247              	.set I2CM_scl__0__PORT, 3
 248              	.set I2CM_scl__0__PS, CYREG_PRT3_PS
 249              	.set I2CM_scl__0__SHIFT, 0
 250              	.set I2CM_scl__DR, CYREG_PRT3_DR
 251              	.set I2CM_scl__INTCFG, CYREG_PRT3_INTCFG
 252              	.set I2CM_scl__INTSTAT, CYREG_PRT3_INTSTAT
 253              	.set I2CM_scl__MASK, 0x01
 254              	.set I2CM_scl__PA__CFG0, CYREG_UDB_PA3_CFG0
 255              	.set I2CM_scl__PA__CFG1, CYREG_UDB_PA3_CFG1
 256              	.set I2CM_scl__PA__CFG10, CYREG_UDB_PA3_CFG10
 257              	.set I2CM_scl__PA__CFG11, CYREG_UDB_PA3_CFG11
 258              	.set I2CM_scl__PA__CFG12, CYREG_UDB_PA3_CFG12
 259              	.set I2CM_scl__PA__CFG13, CYREG_UDB_PA3_CFG13
 260              	.set I2CM_scl__PA__CFG14, CYREG_UDB_PA3_CFG14
 261              	.set I2CM_scl__PA__CFG2, CYREG_UDB_PA3_CFG2
 262              	.set I2CM_scl__PA__CFG3, CYREG_UDB_PA3_CFG3
 263              	.set I2CM_scl__PA__CFG4, CYREG_UDB_PA3_CFG4
 264              	.set I2CM_scl__PA__CFG5, CYREG_UDB_PA3_CFG5
 265              	.set I2CM_scl__PA__CFG6, CYREG_UDB_PA3_CFG6
 266              	.set I2CM_scl__PA__CFG7, CYREG_UDB_PA3_CFG7
 267              	.set I2CM_scl__PA__CFG8, CYREG_UDB_PA3_CFG8
 268              	.set I2CM_scl__PA__CFG9, CYREG_UDB_PA3_CFG9
 269              	.set I2CM_scl__PC, CYREG_PRT3_PC
 270              	.set I2CM_scl__PC2, CYREG_PRT3_PC2
 271              	.set I2CM_scl__PORT, 3
 272              	.set I2CM_scl__PS, CYREG_PRT3_PS
 273              	.set I2CM_scl__SHIFT, 0
 274              	
 275              	/* I2CM_sda */
 276              	.set I2CM_sda__0__DM__MASK, 0x38
 277              	.set I2CM_sda__0__DM__SHIFT, 3
 278              	.set I2CM_sda__0__DR, CYREG_PRT3_DR
 279              	.set I2CM_sda__0__HSIOM, CYREG_HSIOM_PORT_SEL3
 280              	.set I2CM_sda__0__HSIOM_MASK, 0x000000F0
 281              	.set I2CM_sda__0__HSIOM_SHIFT, 4
 282              	.set I2CM_sda__0__INTCFG, CYREG_PRT3_INTCFG
 283              	.set I2CM_sda__0__INTSTAT, CYREG_PRT3_INTSTAT
 284              	.set I2CM_sda__0__MASK, 0x02
 285              	.set I2CM_sda__0__PA__CFG0, CYREG_UDB_PA3_CFG0
 286              	.set I2CM_sda__0__PA__CFG1, CYREG_UDB_PA3_CFG1
 287              	.set I2CM_sda__0__PA__CFG10, CYREG_UDB_PA3_CFG10
 288              	.set I2CM_sda__0__PA__CFG11, CYREG_UDB_PA3_CFG11
 289              	.set I2CM_sda__0__PA__CFG12, CYREG_UDB_PA3_CFG12
 290              	.set I2CM_sda__0__PA__CFG13, CYREG_UDB_PA3_CFG13
 291              	.set I2CM_sda__0__PA__CFG14, CYREG_UDB_PA3_CFG14
 292              	.set I2CM_sda__0__PA__CFG2, CYREG_UDB_PA3_CFG2
 293              	.set I2CM_sda__0__PA__CFG3, CYREG_UDB_PA3_CFG3
 294              	.set I2CM_sda__0__PA__CFG4, CYREG_UDB_PA3_CFG4
 295              	.set I2CM_sda__0__PA__CFG5, CYREG_UDB_PA3_CFG5
 296              	.set I2CM_sda__0__PA__CFG6, CYREG_UDB_PA3_CFG6
 297              	.set I2CM_sda__0__PA__CFG7, CYREG_UDB_PA3_CFG7
 298              	.set I2CM_sda__0__PA__CFG8, CYREG_UDB_PA3_CFG8
 299              	.set I2CM_sda__0__PA__CFG9, CYREG_UDB_PA3_CFG9
 300              	.set I2CM_sda__0__PC, CYREG_PRT3_PC
 301              	.set I2CM_sda__0__PC2, CYREG_PRT3_PC2
 302              	.set I2CM_sda__0__PORT, 3
 303              	.set I2CM_sda__0__PS, CYREG_PRT3_PS
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 53


 304              	.set I2CM_sda__0__SHIFT, 1
 305              	.set I2CM_sda__DR, CYREG_PRT3_DR
 306              	.set I2CM_sda__INTCFG, CYREG_PRT3_INTCFG
 307              	.set I2CM_sda__INTSTAT, CYREG_PRT3_INTSTAT
 308              	.set I2CM_sda__MASK, 0x02
 309              	.set I2CM_sda__PA__CFG0, CYREG_UDB_PA3_CFG0
 310              	.set I2CM_sda__PA__CFG1, CYREG_UDB_PA3_CFG1
 311              	.set I2CM_sda__PA__CFG10, CYREG_UDB_PA3_CFG10
 312              	.set I2CM_sda__PA__CFG11, CYREG_UDB_PA3_CFG11
 313              	.set I2CM_sda__PA__CFG12, CYREG_UDB_PA3_CFG12
 314              	.set I2CM_sda__PA__CFG13, CYREG_UDB_PA3_CFG13
 315              	.set I2CM_sda__PA__CFG14, CYREG_UDB_PA3_CFG14
 316              	.set I2CM_sda__PA__CFG2, CYREG_UDB_PA3_CFG2
 317              	.set I2CM_sda__PA__CFG3, CYREG_UDB_PA3_CFG3
 318              	.set I2CM_sda__PA__CFG4, CYREG_UDB_PA3_CFG4
 319              	.set I2CM_sda__PA__CFG5, CYREG_UDB_PA3_CFG5
 320              	.set I2CM_sda__PA__CFG6, CYREG_UDB_PA3_CFG6
 321              	.set I2CM_sda__PA__CFG7, CYREG_UDB_PA3_CFG7
 322              	.set I2CM_sda__PA__CFG8, CYREG_UDB_PA3_CFG8
 323              	.set I2CM_sda__PA__CFG9, CYREG_UDB_PA3_CFG9
 324              	.set I2CM_sda__PC, CYREG_PRT3_PC
 325              	.set I2CM_sda__PC2, CYREG_PRT3_PC2
 326              	.set I2CM_sda__PORT, 3
 327              	.set I2CM_sda__PS, CYREG_PRT3_PS
 328              	.set I2CM_sda__SHIFT, 1
 329              	
 330              	/* NavB */
 331              	.set NavB__0__DM__MASK, 0x1C0
 332              	.set NavB__0__DM__SHIFT, 6
 333              	.set NavB__0__DR, CYREG_PRT2_DR
 334              	.set NavB__0__HSIOM, CYREG_HSIOM_PORT_SEL2
 335              	.set NavB__0__HSIOM_MASK, 0x00000F00
 336              	.set NavB__0__HSIOM_SHIFT, 8
 337              	.set NavB__0__INTCFG, CYREG_PRT2_INTCFG
 338              	.set NavB__0__INTSTAT, CYREG_PRT2_INTSTAT
 339              	.set NavB__0__MASK, 0x04
 340              	.set NavB__0__OUT_SEL, CYREG_UDB_PA2_CFG10
 341              	.set NavB__0__OUT_SEL_SHIFT, 4
 342              	.set NavB__0__OUT_SEL_VAL, 0
 343              	.set NavB__0__PA__CFG0, CYREG_UDB_PA2_CFG0
 344              	.set NavB__0__PA__CFG1, CYREG_UDB_PA2_CFG1
 345              	.set NavB__0__PA__CFG10, CYREG_UDB_PA2_CFG10
 346              	.set NavB__0__PA__CFG11, CYREG_UDB_PA2_CFG11
 347              	.set NavB__0__PA__CFG12, CYREG_UDB_PA2_CFG12
 348              	.set NavB__0__PA__CFG13, CYREG_UDB_PA2_CFG13
 349              	.set NavB__0__PA__CFG14, CYREG_UDB_PA2_CFG14
 350              	.set NavB__0__PA__CFG2, CYREG_UDB_PA2_CFG2
 351              	.set NavB__0__PA__CFG3, CYREG_UDB_PA2_CFG3
 352              	.set NavB__0__PA__CFG4, CYREG_UDB_PA2_CFG4
 353              	.set NavB__0__PA__CFG5, CYREG_UDB_PA2_CFG5
 354              	.set NavB__0__PA__CFG6, CYREG_UDB_PA2_CFG6
 355              	.set NavB__0__PA__CFG7, CYREG_UDB_PA2_CFG7
 356              	.set NavB__0__PA__CFG8, CYREG_UDB_PA2_CFG8
 357              	.set NavB__0__PA__CFG9, CYREG_UDB_PA2_CFG9
 358              	.set NavB__0__PC, CYREG_PRT2_PC
 359              	.set NavB__0__PC2, CYREG_PRT2_PC2
 360              	.set NavB__0__PORT, 2
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 54


 361              	.set NavB__0__PS, CYREG_PRT2_PS
 362              	.set NavB__0__SHIFT, 2
 363              	.set NavB__DR, CYREG_PRT2_DR
 364              	.set NavB__INTCFG, CYREG_PRT2_INTCFG
 365              	.set NavB__INTSTAT, CYREG_PRT2_INTSTAT
 366              	.set NavB__MASK, 0x04
 367              	.set NavB__PA__CFG0, CYREG_UDB_PA2_CFG0
 368              	.set NavB__PA__CFG1, CYREG_UDB_PA2_CFG1
 369              	.set NavB__PA__CFG10, CYREG_UDB_PA2_CFG10
 370              	.set NavB__PA__CFG11, CYREG_UDB_PA2_CFG11
 371              	.set NavB__PA__CFG12, CYREG_UDB_PA2_CFG12
 372              	.set NavB__PA__CFG13, CYREG_UDB_PA2_CFG13
 373              	.set NavB__PA__CFG14, CYREG_UDB_PA2_CFG14
 374              	.set NavB__PA__CFG2, CYREG_UDB_PA2_CFG2
 375              	.set NavB__PA__CFG3, CYREG_UDB_PA2_CFG3
 376              	.set NavB__PA__CFG4, CYREG_UDB_PA2_CFG4
 377              	.set NavB__PA__CFG5, CYREG_UDB_PA2_CFG5
 378              	.set NavB__PA__CFG6, CYREG_UDB_PA2_CFG6
 379              	.set NavB__PA__CFG7, CYREG_UDB_PA2_CFG7
 380              	.set NavB__PA__CFG8, CYREG_UDB_PA2_CFG8
 381              	.set NavB__PA__CFG9, CYREG_UDB_PA2_CFG9
 382              	.set NavB__PC, CYREG_PRT2_PC
 383              	.set NavB__PC2, CYREG_PRT2_PC2
 384              	.set NavB__PORT, 2
 385              	.set NavB__PS, CYREG_PRT2_PS
 386              	.set NavB__SHIFT, 2
 387              	
 388              	/* NavLR */
 389              	.set NavLR__0__DM__MASK, 0x38
 390              	.set NavLR__0__DM__SHIFT, 3
 391              	.set NavLR__0__DR, CYREG_PRT2_DR
 392              	.set NavLR__0__HSIOM, CYREG_HSIOM_PORT_SEL2
 393              	.set NavLR__0__HSIOM_MASK, 0x000000F0
 394              	.set NavLR__0__HSIOM_SHIFT, 4
 395              	.set NavLR__0__INTCFG, CYREG_PRT2_INTCFG
 396              	.set NavLR__0__INTSTAT, CYREG_PRT2_INTSTAT
 397              	.set NavLR__0__MASK, 0x02
 398              	.set NavLR__0__OUT_SEL, CYREG_UDB_PA2_CFG10
 399              	.set NavLR__0__OUT_SEL_SHIFT, 2
 400              	.set NavLR__0__OUT_SEL_VAL, 0
 401              	.set NavLR__0__PA__CFG0, CYREG_UDB_PA2_CFG0
 402              	.set NavLR__0__PA__CFG1, CYREG_UDB_PA2_CFG1
 403              	.set NavLR__0__PA__CFG10, CYREG_UDB_PA2_CFG10
 404              	.set NavLR__0__PA__CFG11, CYREG_UDB_PA2_CFG11
 405              	.set NavLR__0__PA__CFG12, CYREG_UDB_PA2_CFG12
 406              	.set NavLR__0__PA__CFG13, CYREG_UDB_PA2_CFG13
 407              	.set NavLR__0__PA__CFG14, CYREG_UDB_PA2_CFG14
 408              	.set NavLR__0__PA__CFG2, CYREG_UDB_PA2_CFG2
 409              	.set NavLR__0__PA__CFG3, CYREG_UDB_PA2_CFG3
 410              	.set NavLR__0__PA__CFG4, CYREG_UDB_PA2_CFG4
 411              	.set NavLR__0__PA__CFG5, CYREG_UDB_PA2_CFG5
 412              	.set NavLR__0__PA__CFG6, CYREG_UDB_PA2_CFG6
 413              	.set NavLR__0__PA__CFG7, CYREG_UDB_PA2_CFG7
 414              	.set NavLR__0__PA__CFG8, CYREG_UDB_PA2_CFG8
 415              	.set NavLR__0__PA__CFG9, CYREG_UDB_PA2_CFG9
 416              	.set NavLR__0__PC, CYREG_PRT2_PC
 417              	.set NavLR__0__PC2, CYREG_PRT2_PC2
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 55


 418              	.set NavLR__0__PORT, 2
 419              	.set NavLR__0__PS, CYREG_PRT2_PS
 420              	.set NavLR__0__SHIFT, 1
 421              	.set NavLR__DR, CYREG_PRT2_DR
 422              	.set NavLR__INTCFG, CYREG_PRT2_INTCFG
 423              	.set NavLR__INTSTAT, CYREG_PRT2_INTSTAT
 424              	.set NavLR__MASK, 0x02
 425              	.set NavLR__PA__CFG0, CYREG_UDB_PA2_CFG0
 426              	.set NavLR__PA__CFG1, CYREG_UDB_PA2_CFG1
 427              	.set NavLR__PA__CFG10, CYREG_UDB_PA2_CFG10
 428              	.set NavLR__PA__CFG11, CYREG_UDB_PA2_CFG11
 429              	.set NavLR__PA__CFG12, CYREG_UDB_PA2_CFG12
 430              	.set NavLR__PA__CFG13, CYREG_UDB_PA2_CFG13
 431              	.set NavLR__PA__CFG14, CYREG_UDB_PA2_CFG14
 432              	.set NavLR__PA__CFG2, CYREG_UDB_PA2_CFG2
 433              	.set NavLR__PA__CFG3, CYREG_UDB_PA2_CFG3
 434              	.set NavLR__PA__CFG4, CYREG_UDB_PA2_CFG4
 435              	.set NavLR__PA__CFG5, CYREG_UDB_PA2_CFG5
 436              	.set NavLR__PA__CFG6, CYREG_UDB_PA2_CFG6
 437              	.set NavLR__PA__CFG7, CYREG_UDB_PA2_CFG7
 438              	.set NavLR__PA__CFG8, CYREG_UDB_PA2_CFG8
 439              	.set NavLR__PA__CFG9, CYREG_UDB_PA2_CFG9
 440              	.set NavLR__PC, CYREG_PRT2_PC
 441              	.set NavLR__PC2, CYREG_PRT2_PC2
 442              	.set NavLR__PORT, 2
 443              	.set NavLR__PS, CYREG_PRT2_PS
 444              	.set NavLR__SHIFT, 1
 445              	
 446              	/* PPMIN */
 447              	.set PPMIN__0__DM__MASK, 0x1C0000
 448              	.set PPMIN__0__DM__SHIFT, 18
 449              	.set PPMIN__0__DR, CYREG_PRT2_DR
 450              	.set PPMIN__0__HSIOM, CYREG_HSIOM_PORT_SEL2
 451              	.set PPMIN__0__HSIOM_MASK, 0x0F000000
 452              	.set PPMIN__0__HSIOM_SHIFT, 24
 453              	.set PPMIN__0__INTCFG, CYREG_PRT2_INTCFG
 454              	.set PPMIN__0__INTSTAT, CYREG_PRT2_INTSTAT
 455              	.set PPMIN__0__MASK, 0x40
 456              	.set PPMIN__0__PA__CFG0, CYREG_UDB_PA2_CFG0
 457              	.set PPMIN__0__PA__CFG1, CYREG_UDB_PA2_CFG1
 458              	.set PPMIN__0__PA__CFG10, CYREG_UDB_PA2_CFG10
 459              	.set PPMIN__0__PA__CFG11, CYREG_UDB_PA2_CFG11
 460              	.set PPMIN__0__PA__CFG12, CYREG_UDB_PA2_CFG12
 461              	.set PPMIN__0__PA__CFG13, CYREG_UDB_PA2_CFG13
 462              	.set PPMIN__0__PA__CFG14, CYREG_UDB_PA2_CFG14
 463              	.set PPMIN__0__PA__CFG2, CYREG_UDB_PA2_CFG2
 464              	.set PPMIN__0__PA__CFG3, CYREG_UDB_PA2_CFG3
 465              	.set PPMIN__0__PA__CFG4, CYREG_UDB_PA2_CFG4
 466              	.set PPMIN__0__PA__CFG5, CYREG_UDB_PA2_CFG5
 467              	.set PPMIN__0__PA__CFG6, CYREG_UDB_PA2_CFG6
 468              	.set PPMIN__0__PA__CFG7, CYREG_UDB_PA2_CFG7
 469              	.set PPMIN__0__PA__CFG8, CYREG_UDB_PA2_CFG8
 470              	.set PPMIN__0__PA__CFG9, CYREG_UDB_PA2_CFG9
 471              	.set PPMIN__0__PC, CYREG_PRT2_PC
 472              	.set PPMIN__0__PC2, CYREG_PRT2_PC2
 473              	.set PPMIN__0__PORT, 2
 474              	.set PPMIN__0__PS, CYREG_PRT2_PS
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 56


 475              	.set PPMIN__0__SHIFT, 6
 476              	.set PPMIN__DR, CYREG_PRT2_DR
 477              	.set PPMIN__INTCFG, CYREG_PRT2_INTCFG
 478              	.set PPMIN__INTSTAT, CYREG_PRT2_INTSTAT
 479              	.set PPMIN__MASK, 0x40
 480              	.set PPMIN__PA__CFG0, CYREG_UDB_PA2_CFG0
 481              	.set PPMIN__PA__CFG1, CYREG_UDB_PA2_CFG1
 482              	.set PPMIN__PA__CFG10, CYREG_UDB_PA2_CFG10
 483              	.set PPMIN__PA__CFG11, CYREG_UDB_PA2_CFG11
 484              	.set PPMIN__PA__CFG12, CYREG_UDB_PA2_CFG12
 485              	.set PPMIN__PA__CFG13, CYREG_UDB_PA2_CFG13
 486              	.set PPMIN__PA__CFG14, CYREG_UDB_PA2_CFG14
 487              	.set PPMIN__PA__CFG2, CYREG_UDB_PA2_CFG2
 488              	.set PPMIN__PA__CFG3, CYREG_UDB_PA2_CFG3
 489              	.set PPMIN__PA__CFG4, CYREG_UDB_PA2_CFG4
 490              	.set PPMIN__PA__CFG5, CYREG_UDB_PA2_CFG5
 491              	.set PPMIN__PA__CFG6, CYREG_UDB_PA2_CFG6
 492              	.set PPMIN__PA__CFG7, CYREG_UDB_PA2_CFG7
 493              	.set PPMIN__PA__CFG8, CYREG_UDB_PA2_CFG8
 494              	.set PPMIN__PA__CFG9, CYREG_UDB_PA2_CFG9
 495              	.set PPMIN__PC, CYREG_PRT2_PC
 496              	.set PPMIN__PC2, CYREG_PRT2_PC2
 497              	.set PPMIN__PORT, 2
 498              	.set PPMIN__PS, CYREG_PRT2_PS
 499              	.set PPMIN__SHIFT, 6
 500              	
 501              	/* Collis */
 502              	.set Collis__0__DM__MASK, 0xE00
 503              	.set Collis__0__DM__SHIFT, 9
 504              	.set Collis__0__DR, CYREG_PRT2_DR
 505              	.set Collis__0__HSIOM, CYREG_HSIOM_PORT_SEL2
 506              	.set Collis__0__HSIOM_MASK, 0x0000F000
 507              	.set Collis__0__HSIOM_SHIFT, 12
 508              	.set Collis__0__INTCFG, CYREG_PRT2_INTCFG
 509              	.set Collis__0__INTSTAT, CYREG_PRT2_INTSTAT
 510              	.set Collis__0__MASK, 0x08
 511              	.set Collis__0__PA__CFG0, CYREG_UDB_PA2_CFG0
 512              	.set Collis__0__PA__CFG1, CYREG_UDB_PA2_CFG1
 513              	.set Collis__0__PA__CFG10, CYREG_UDB_PA2_CFG10
 514              	.set Collis__0__PA__CFG11, CYREG_UDB_PA2_CFG11
 515              	.set Collis__0__PA__CFG12, CYREG_UDB_PA2_CFG12
 516              	.set Collis__0__PA__CFG13, CYREG_UDB_PA2_CFG13
 517              	.set Collis__0__PA__CFG14, CYREG_UDB_PA2_CFG14
 518              	.set Collis__0__PA__CFG2, CYREG_UDB_PA2_CFG2
 519              	.set Collis__0__PA__CFG3, CYREG_UDB_PA2_CFG3
 520              	.set Collis__0__PA__CFG4, CYREG_UDB_PA2_CFG4
 521              	.set Collis__0__PA__CFG5, CYREG_UDB_PA2_CFG5
 522              	.set Collis__0__PA__CFG6, CYREG_UDB_PA2_CFG6
 523              	.set Collis__0__PA__CFG7, CYREG_UDB_PA2_CFG7
 524              	.set Collis__0__PA__CFG8, CYREG_UDB_PA2_CFG8
 525              	.set Collis__0__PA__CFG9, CYREG_UDB_PA2_CFG9
 526              	.set Collis__0__PC, CYREG_PRT2_PC
 527              	.set Collis__0__PC2, CYREG_PRT2_PC2
 528              	.set Collis__0__PORT, 2
 529              	.set Collis__0__PS, CYREG_PRT2_PS
 530              	.set Collis__0__SHIFT, 3
 531              	.set Collis__DR, CYREG_PRT2_DR
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 57


 532              	.set Collis__INTCFG, CYREG_PRT2_INTCFG
 533              	.set Collis__INTSTAT, CYREG_PRT2_INTSTAT
 534              	.set Collis__MASK, 0x08
 535              	.set Collis__PA__CFG0, CYREG_UDB_PA2_CFG0
 536              	.set Collis__PA__CFG1, CYREG_UDB_PA2_CFG1
 537              	.set Collis__PA__CFG10, CYREG_UDB_PA2_CFG10
 538              	.set Collis__PA__CFG11, CYREG_UDB_PA2_CFG11
 539              	.set Collis__PA__CFG12, CYREG_UDB_PA2_CFG12
 540              	.set Collis__PA__CFG13, CYREG_UDB_PA2_CFG13
 541              	.set Collis__PA__CFG14, CYREG_UDB_PA2_CFG14
 542              	.set Collis__PA__CFG2, CYREG_UDB_PA2_CFG2
 543              	.set Collis__PA__CFG3, CYREG_UDB_PA2_CFG3
 544              	.set Collis__PA__CFG4, CYREG_UDB_PA2_CFG4
 545              	.set Collis__PA__CFG5, CYREG_UDB_PA2_CFG5
 546              	.set Collis__PA__CFG6, CYREG_UDB_PA2_CFG6
 547              	.set Collis__PA__CFG7, CYREG_UDB_PA2_CFG7
 548              	.set Collis__PA__CFG8, CYREG_UDB_PA2_CFG8
 549              	.set Collis__PA__CFG9, CYREG_UDB_PA2_CFG9
 550              	.set Collis__PC, CYREG_PRT2_PC
 551              	.set Collis__PC2, CYREG_PRT2_PC2
 552              	.set Collis__PORT, 2
 553              	.set Collis__PS, CYREG_PRT2_PS
 554              	.set Collis__SHIFT, 3
 555              	
 556              	/* PPMISR */
 557              	.set PPMISR__INTC_CLR_EN_REG, CYREG_CM0_ICER
 558              	.set PPMISR__INTC_CLR_PD_REG, CYREG_CM0_ICPR
 559              	.set PPMISR__INTC_MASK, 0x80000
 560              	.set PPMISR__INTC_NUMBER, 19
 561              	.set PPMISR__INTC_PRIOR_MASK, 0xC0000000
 562              	.set PPMISR__INTC_PRIOR_NUM, 3
 563              	.set PPMISR__INTC_PRIOR_REG, CYREG_CM0_IPR4
 564              	.set PPMISR__INTC_SET_EN_REG, CYREG_CM0_ISER
 565              	.set PPMISR__INTC_SET_PD_REG, CYREG_CM0_ISPR
 566              	
 567              	/* UART_1_rx */
 568              	.set UART_1_rx__0__DM__MASK, 0x07
 569              	.set UART_1_rx__0__DM__SHIFT, 0
 570              	.set UART_1_rx__0__DR, CYREG_PRT4_DR
 571              	.set UART_1_rx__0__HSIOM, CYREG_HSIOM_PORT_SEL4
 572              	.set UART_1_rx__0__HSIOM_MASK, 0x0000000F
 573              	.set UART_1_rx__0__HSIOM_SHIFT, 0
 574              	.set UART_1_rx__0__INTCFG, CYREG_PRT4_INTCFG
 575              	.set UART_1_rx__0__INTSTAT, CYREG_PRT4_INTSTAT
 576              	.set UART_1_rx__0__MASK, 0x01
 577              	.set UART_1_rx__0__PC, CYREG_PRT4_PC
 578              	.set UART_1_rx__0__PC2, CYREG_PRT4_PC2
 579              	.set UART_1_rx__0__PORT, 4
 580              	.set UART_1_rx__0__PS, CYREG_PRT4_PS
 581              	.set UART_1_rx__0__SHIFT, 0
 582              	.set UART_1_rx__DR, CYREG_PRT4_DR
 583              	.set UART_1_rx__INTCFG, CYREG_PRT4_INTCFG
 584              	.set UART_1_rx__INTSTAT, CYREG_PRT4_INTSTAT
 585              	.set UART_1_rx__MASK, 0x01
 586              	.set UART_1_rx__PC, CYREG_PRT4_PC
 587              	.set UART_1_rx__PC2, CYREG_PRT4_PC2
 588              	.set UART_1_rx__PORT, 4
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 58


 589              	.set UART_1_rx__PS, CYREG_PRT4_PS
 590              	.set UART_1_rx__SHIFT, 0
 591              	
 592              	/* UART_1_SCB */
 593              	.set UART_1_SCB__BIST_CONTROL, CYREG_SCB0_BIST_CONTROL
 594              	.set UART_1_SCB__BIST_DATA, CYREG_SCB0_BIST_DATA
 595              	.set UART_1_SCB__CTRL, CYREG_SCB0_CTRL
 596              	.set UART_1_SCB__EZ_DATA00, CYREG_SCB0_EZ_DATA00
 597              	.set UART_1_SCB__EZ_DATA01, CYREG_SCB0_EZ_DATA01
 598              	.set UART_1_SCB__EZ_DATA02, CYREG_SCB0_EZ_DATA02
 599              	.set UART_1_SCB__EZ_DATA03, CYREG_SCB0_EZ_DATA03
 600              	.set UART_1_SCB__EZ_DATA04, CYREG_SCB0_EZ_DATA04
 601              	.set UART_1_SCB__EZ_DATA05, CYREG_SCB0_EZ_DATA05
 602              	.set UART_1_SCB__EZ_DATA06, CYREG_SCB0_EZ_DATA06
 603              	.set UART_1_SCB__EZ_DATA07, CYREG_SCB0_EZ_DATA07
 604              	.set UART_1_SCB__EZ_DATA08, CYREG_SCB0_EZ_DATA08
 605              	.set UART_1_SCB__EZ_DATA09, CYREG_SCB0_EZ_DATA09
 606              	.set UART_1_SCB__EZ_DATA10, CYREG_SCB0_EZ_DATA10
 607              	.set UART_1_SCB__EZ_DATA11, CYREG_SCB0_EZ_DATA11
 608              	.set UART_1_SCB__EZ_DATA12, CYREG_SCB0_EZ_DATA12
 609              	.set UART_1_SCB__EZ_DATA13, CYREG_SCB0_EZ_DATA13
 610              	.set UART_1_SCB__EZ_DATA14, CYREG_SCB0_EZ_DATA14
 611              	.set UART_1_SCB__EZ_DATA15, CYREG_SCB0_EZ_DATA15
 612              	.set UART_1_SCB__EZ_DATA16, CYREG_SCB0_EZ_DATA16
 613              	.set UART_1_SCB__EZ_DATA17, CYREG_SCB0_EZ_DATA17
 614              	.set UART_1_SCB__EZ_DATA18, CYREG_SCB0_EZ_DATA18
 615              	.set UART_1_SCB__EZ_DATA19, CYREG_SCB0_EZ_DATA19
 616              	.set UART_1_SCB__EZ_DATA20, CYREG_SCB0_EZ_DATA20
 617              	.set UART_1_SCB__EZ_DATA21, CYREG_SCB0_EZ_DATA21
 618              	.set UART_1_SCB__EZ_DATA22, CYREG_SCB0_EZ_DATA22
 619              	.set UART_1_SCB__EZ_DATA23, CYREG_SCB0_EZ_DATA23
 620              	.set UART_1_SCB__EZ_DATA24, CYREG_SCB0_EZ_DATA24
 621              	.set UART_1_SCB__EZ_DATA25, CYREG_SCB0_EZ_DATA25
 622              	.set UART_1_SCB__EZ_DATA26, CYREG_SCB0_EZ_DATA26
 623              	.set UART_1_SCB__EZ_DATA27, CYREG_SCB0_EZ_DATA27
 624              	.set UART_1_SCB__EZ_DATA28, CYREG_SCB0_EZ_DATA28
 625              	.set UART_1_SCB__EZ_DATA29, CYREG_SCB0_EZ_DATA29
 626              	.set UART_1_SCB__EZ_DATA30, CYREG_SCB0_EZ_DATA30
 627              	.set UART_1_SCB__EZ_DATA31, CYREG_SCB0_EZ_DATA31
 628              	.set UART_1_SCB__I2C_CFG, CYREG_SCB0_I2C_CFG
 629              	.set UART_1_SCB__I2C_CTRL, CYREG_SCB0_I2C_CTRL
 630              	.set UART_1_SCB__I2C_M_CMD, CYREG_SCB0_I2C_M_CMD
 631              	.set UART_1_SCB__I2C_S_CMD, CYREG_SCB0_I2C_S_CMD
 632              	.set UART_1_SCB__I2C_STATUS, CYREG_SCB0_I2C_STATUS
 633              	.set UART_1_SCB__INTR_CAUSE, CYREG_SCB0_INTR_CAUSE
 634              	.set UART_1_SCB__INTR_I2C_EC, CYREG_SCB0_INTR_I2C_EC
 635              	.set UART_1_SCB__INTR_I2C_EC_MASK, CYREG_SCB0_INTR_I2C_EC_MASK
 636              	.set UART_1_SCB__INTR_I2C_EC_MASKED, CYREG_SCB0_INTR_I2C_EC_MASKED
 637              	.set UART_1_SCB__INTR_M, CYREG_SCB0_INTR_M
 638              	.set UART_1_SCB__INTR_M_MASK, CYREG_SCB0_INTR_M_MASK
 639              	.set UART_1_SCB__INTR_M_MASKED, CYREG_SCB0_INTR_M_MASKED
 640              	.set UART_1_SCB__INTR_M_SET, CYREG_SCB0_INTR_M_SET
 641              	.set UART_1_SCB__INTR_RX, CYREG_SCB0_INTR_RX
 642              	.set UART_1_SCB__INTR_RX_MASK, CYREG_SCB0_INTR_RX_MASK
 643              	.set UART_1_SCB__INTR_RX_MASKED, CYREG_SCB0_INTR_RX_MASKED
 644              	.set UART_1_SCB__INTR_RX_SET, CYREG_SCB0_INTR_RX_SET
 645              	.set UART_1_SCB__INTR_S, CYREG_SCB0_INTR_S
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 59


 646              	.set UART_1_SCB__INTR_S_MASK, CYREG_SCB0_INTR_S_MASK
 647              	.set UART_1_SCB__INTR_S_MASKED, CYREG_SCB0_INTR_S_MASKED
 648              	.set UART_1_SCB__INTR_S_SET, CYREG_SCB0_INTR_S_SET
 649              	.set UART_1_SCB__INTR_SPI_EC, CYREG_SCB0_INTR_SPI_EC
 650              	.set UART_1_SCB__INTR_SPI_EC_MASK, CYREG_SCB0_INTR_SPI_EC_MASK
 651              	.set UART_1_SCB__INTR_SPI_EC_MASKED, CYREG_SCB0_INTR_SPI_EC_MASKED
 652              	.set UART_1_SCB__INTR_TX, CYREG_SCB0_INTR_TX
 653              	.set UART_1_SCB__INTR_TX_MASK, CYREG_SCB0_INTR_TX_MASK
 654              	.set UART_1_SCB__INTR_TX_MASKED, CYREG_SCB0_INTR_TX_MASKED
 655              	.set UART_1_SCB__INTR_TX_SET, CYREG_SCB0_INTR_TX_SET
 656              	.set UART_1_SCB__RX_CTRL, CYREG_SCB0_RX_CTRL
 657              	.set UART_1_SCB__RX_FIFO_CTRL, CYREG_SCB0_RX_FIFO_CTRL
 658              	.set UART_1_SCB__RX_FIFO_RD, CYREG_SCB0_RX_FIFO_RD
 659              	.set UART_1_SCB__RX_FIFO_RD_SILENT, CYREG_SCB0_RX_FIFO_RD_SILENT
 660              	.set UART_1_SCB__RX_FIFO_STATUS, CYREG_SCB0_RX_FIFO_STATUS
 661              	.set UART_1_SCB__RX_MATCH, CYREG_SCB0_RX_MATCH
 662              	.set UART_1_SCB__SPI_CTRL, CYREG_SCB0_SPI_CTRL
 663              	.set UART_1_SCB__SPI_STATUS, CYREG_SCB0_SPI_STATUS
 664              	.set UART_1_SCB__SS0_POSISTION, 0
 665              	.set UART_1_SCB__SS1_POSISTION, 1
 666              	.set UART_1_SCB__SS2_POSISTION, 2
 667              	.set UART_1_SCB__SS3_POSISTION, 3
 668              	.set UART_1_SCB__STATUS, CYREG_SCB0_STATUS
 669              	.set UART_1_SCB__TX_CTRL, CYREG_SCB0_TX_CTRL
 670              	.set UART_1_SCB__TX_FIFO_CTRL, CYREG_SCB0_TX_FIFO_CTRL
 671              	.set UART_1_SCB__TX_FIFO_STATUS, CYREG_SCB0_TX_FIFO_STATUS
 672              	.set UART_1_SCB__TX_FIFO_WR, CYREG_SCB0_TX_FIFO_WR
 673              	.set UART_1_SCB__UART_CTRL, CYREG_SCB0_UART_CTRL
 674              	.set UART_1_SCB__UART_RX_CTRL, CYREG_SCB0_UART_RX_CTRL
 675              	.set UART_1_SCB__UART_RX_STATUS, CYREG_SCB0_UART_RX_STATUS
 676              	.set UART_1_SCB__UART_TX_CTRL, CYREG_SCB0_UART_TX_CTRL
 677              	
 678              	/* UART_1_SCBCLK */
 679              	.set UART_1_SCBCLK__DIVIDER_MASK, 0x0000FFFF
 680              	.set UART_1_SCBCLK__ENABLE, CYREG_CLK_DIVIDER_B01
 681              	.set UART_1_SCBCLK__ENABLE_MASK, 0x80000000
 682              	.set UART_1_SCBCLK__MASK, 0x80000000
 683              	.set UART_1_SCBCLK__REGISTER, CYREG_CLK_DIVIDER_B01
 684              	
 685              	/* UART_1_tx */
 686              	.set UART_1_tx__0__DM__MASK, 0x38
 687              	.set UART_1_tx__0__DM__SHIFT, 3
 688              	.set UART_1_tx__0__DR, CYREG_PRT4_DR
 689              	.set UART_1_tx__0__HSIOM, CYREG_HSIOM_PORT_SEL4
 690              	.set UART_1_tx__0__HSIOM_MASK, 0x000000F0
 691              	.set UART_1_tx__0__HSIOM_SHIFT, 4
 692              	.set UART_1_tx__0__INTCFG, CYREG_PRT4_INTCFG
 693              	.set UART_1_tx__0__INTSTAT, CYREG_PRT4_INTSTAT
 694              	.set UART_1_tx__0__MASK, 0x02
 695              	.set UART_1_tx__0__PC, CYREG_PRT4_PC
 696              	.set UART_1_tx__0__PC2, CYREG_PRT4_PC2
 697              	.set UART_1_tx__0__PORT, 4
 698              	.set UART_1_tx__0__PS, CYREG_PRT4_PS
 699              	.set UART_1_tx__0__SHIFT, 1
 700              	.set UART_1_tx__DR, CYREG_PRT4_DR
 701              	.set UART_1_tx__INTCFG, CYREG_PRT4_INTCFG
 702              	.set UART_1_tx__INTSTAT, CYREG_PRT4_INTSTAT
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 60


 703              	.set UART_1_tx__MASK, 0x02
 704              	.set UART_1_tx__PC, CYREG_PRT4_PC
 705              	.set UART_1_tx__PC2, CYREG_PRT4_PC2
 706              	.set UART_1_tx__PORT, 4
 707              	.set UART_1_tx__PS, CYREG_PRT4_PS
 708              	.set UART_1_tx__SHIFT, 1
 709              	
 710              	/* BootISR */
 711              	.set BootISR__INTC_CLR_EN_REG, CYREG_CM0_ICER
 712              	.set BootISR__INTC_CLR_PD_REG, CYREG_CM0_ICPR
 713              	.set BootISR__INTC_MASK, 0x01
 714              	.set BootISR__INTC_NUMBER, 0
 715              	.set BootISR__INTC_PRIOR_MASK, 0xC0
 716              	.set BootISR__INTC_PRIOR_NUM, 3
 717              	.set BootISR__INTC_PRIOR_REG, CYREG_CM0_IPR0
 718              	.set BootISR__INTC_SET_EN_REG, CYREG_CM0_ISER
 719              	.set BootISR__INTC_SET_PD_REG, CYREG_CM0_ISPR
 720              	
 721              	/* Clock_1 */
 722              	.set Clock_1__DIVIDER_MASK, 0x0000FFFF
 723              	.set Clock_1__ENABLE, CYREG_CLK_DIVIDER_C00
 724              	.set Clock_1__ENABLE_MASK, 0x80000000
 725              	.set Clock_1__MASK, 0x80000000
 726              	.set Clock_1__REGISTER, CYREG_CLK_DIVIDER_C00
 727              	
 728              	/* Clock_2 */
 729              	.set Clock_2__DIVIDER_MASK, 0x0000FFFF
 730              	.set Clock_2__ENABLE, CYREG_CLK_DIVIDER_B00
 731              	.set Clock_2__ENABLE_MASK, 0x80000000
 732              	.set Clock_2__MASK, 0x80000000
 733              	.set Clock_2__REGISTER, CYREG_CLK_DIVIDER_B00
 734              	
 735              	/* Clock_3 */
 736              	.set Clock_3__DIVIDER_MASK, 0x0000FFFF
 737              	.set Clock_3__ENABLE, CYREG_CLK_DIVIDER_A01
 738              	.set Clock_3__ENABLE_MASK, 0x80000000
 739              	.set Clock_3__MASK, 0x80000000
 740              	.set Clock_3__REGISTER, CYREG_CLK_DIVIDER_A01
 741              	
 742              	/* Strobes */
 743              	.set Strobes__0__DM__MASK, 0x07
 744              	.set Strobes__0__DM__SHIFT, 0
 745              	.set Strobes__0__DR, CYREG_PRT2_DR
 746              	.set Strobes__0__HSIOM, CYREG_HSIOM_PORT_SEL2
 747              	.set Strobes__0__HSIOM_MASK, 0x0000000F
 748              	.set Strobes__0__HSIOM_SHIFT, 0
 749              	.set Strobes__0__INTCFG, CYREG_PRT2_INTCFG
 750              	.set Strobes__0__INTSTAT, CYREG_PRT2_INTSTAT
 751              	.set Strobes__0__MASK, 0x01
 752              	.set Strobes__0__PA__CFG0, CYREG_UDB_PA2_CFG0
 753              	.set Strobes__0__PA__CFG1, CYREG_UDB_PA2_CFG1
 754              	.set Strobes__0__PA__CFG10, CYREG_UDB_PA2_CFG10
 755              	.set Strobes__0__PA__CFG11, CYREG_UDB_PA2_CFG11
 756              	.set Strobes__0__PA__CFG12, CYREG_UDB_PA2_CFG12
 757              	.set Strobes__0__PA__CFG13, CYREG_UDB_PA2_CFG13
 758              	.set Strobes__0__PA__CFG14, CYREG_UDB_PA2_CFG14
 759              	.set Strobes__0__PA__CFG2, CYREG_UDB_PA2_CFG2
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 61


 760              	.set Strobes__0__PA__CFG3, CYREG_UDB_PA2_CFG3
 761              	.set Strobes__0__PA__CFG4, CYREG_UDB_PA2_CFG4
 762              	.set Strobes__0__PA__CFG5, CYREG_UDB_PA2_CFG5
 763              	.set Strobes__0__PA__CFG6, CYREG_UDB_PA2_CFG6
 764              	.set Strobes__0__PA__CFG7, CYREG_UDB_PA2_CFG7
 765              	.set Strobes__0__PA__CFG8, CYREG_UDB_PA2_CFG8
 766              	.set Strobes__0__PA__CFG9, CYREG_UDB_PA2_CFG9
 767              	.set Strobes__0__PC, CYREG_PRT2_PC
 768              	.set Strobes__0__PC2, CYREG_PRT2_PC2
 769              	.set Strobes__0__PORT, 2
 770              	.set Strobes__0__PS, CYREG_PRT2_PS
 771              	.set Strobes__0__SHIFT, 0
 772              	.set Strobes__DR, CYREG_PRT2_DR
 773              	.set Strobes__INTCFG, CYREG_PRT2_INTCFG
 774              	.set Strobes__INTSTAT, CYREG_PRT2_INTSTAT
 775              	.set Strobes__MASK, 0x01
 776              	.set Strobes__PA__CFG0, CYREG_UDB_PA2_CFG0
 777              	.set Strobes__PA__CFG1, CYREG_UDB_PA2_CFG1
 778              	.set Strobes__PA__CFG10, CYREG_UDB_PA2_CFG10
 779              	.set Strobes__PA__CFG11, CYREG_UDB_PA2_CFG11
 780              	.set Strobes__PA__CFG12, CYREG_UDB_PA2_CFG12
 781              	.set Strobes__PA__CFG13, CYREG_UDB_PA2_CFG13
 782              	.set Strobes__PA__CFG14, CYREG_UDB_PA2_CFG14
 783              	.set Strobes__PA__CFG2, CYREG_UDB_PA2_CFG2
 784              	.set Strobes__PA__CFG3, CYREG_UDB_PA2_CFG3
 785              	.set Strobes__PA__CFG4, CYREG_UDB_PA2_CFG4
 786              	.set Strobes__PA__CFG5, CYREG_UDB_PA2_CFG5
 787              	.set Strobes__PA__CFG6, CYREG_UDB_PA2_CFG6
 788              	.set Strobes__PA__CFG7, CYREG_UDB_PA2_CFG7
 789              	.set Strobes__PA__CFG8, CYREG_UDB_PA2_CFG8
 790              	.set Strobes__PA__CFG9, CYREG_UDB_PA2_CFG9
 791              	.set Strobes__PC, CYREG_PRT2_PC
 792              	.set Strobes__PC2, CYREG_PRT2_PC2
 793              	.set Strobes__PORT, 2
 794              	.set Strobes__PS, CYREG_PRT2_PS
 795              	.set Strobes__SHIFT, 0
 796              	
 797              	/* TaskISR */
 798              	.set TaskISR__INTC_CLR_EN_REG, CYREG_CM0_ICER
 799              	.set TaskISR__INTC_CLR_PD_REG, CYREG_CM0_ICPR
 800              	.set TaskISR__INTC_MASK, 0x10000
 801              	.set TaskISR__INTC_NUMBER, 16
 802              	.set TaskISR__INTC_PRIOR_MASK, 0xC0
 803              	.set TaskISR__INTC_PRIOR_NUM, 3
 804              	.set TaskISR__INTC_PRIOR_REG, CYREG_CM0_IPR4
 805              	.set TaskISR__INTC_SET_EN_REG, CYREG_CM0_ISER
 806              	.set TaskISR__INTC_SET_PD_REG, CYREG_CM0_ISPR
 807              	
 808              	/* ServoISR */
 809              	.set ServoISR__INTC_CLR_EN_REG, CYREG_CM0_ICER
 810              	.set ServoISR__INTC_CLR_PD_REG, CYREG_CM0_ICPR
 811              	.set ServoISR__INTC_MASK, 0x20000
 812              	.set ServoISR__INTC_NUMBER, 17
 813              	.set ServoISR__INTC_PRIOR_MASK, 0xC000
 814              	.set ServoISR__INTC_PRIOR_NUM, 3
 815              	.set ServoISR__INTC_PRIOR_REG, CYREG_CM0_IPR4
 816              	.set ServoISR__INTC_SET_EN_REG, CYREG_CM0_ISER
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 62


 817              	.set ServoISR__INTC_SET_PD_REG, CYREG_CM0_ISPR
 818              	
 819              	/* PPMRstISR */
 820              	.set PPMRstISR__INTC_CLR_EN_REG, CYREG_CM0_ICER
 821              	.set PPMRstISR__INTC_CLR_PD_REG, CYREG_CM0_ICPR
 822              	.set PPMRstISR__INTC_MASK, 0x02
 823              	.set PPMRstISR__INTC_NUMBER, 1
 824              	.set PPMRstISR__INTC_PRIOR_MASK, 0xC000
 825              	.set PPMRstISR__INTC_PRIOR_NUM, 3
 826              	.set PPMRstISR__INTC_PRIOR_REG, CYREG_CM0_IPR0
 827              	.set PPMRstISR__INTC_SET_EN_REG, CYREG_CM0_ISER
 828              	.set PPMRstISR__INTC_SET_PD_REG, CYREG_CM0_ISPR
 829              	
 830              	/* TaskTimer_cy_m0s8_tcpwm_1 */
 831              	.set TaskTimer_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT0_CC
 832              	.set TaskTimer_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT0_CC_BUFF
 833              	.set TaskTimer_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT0_COUNTER
 834              	.set TaskTimer_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT0_CTRL
 835              	.set TaskTimer_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT0_INTR
 836              	.set TaskTimer_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT0_INTR_MASK
 837              	.set TaskTimer_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT0_INTR_MASKED
 838              	.set TaskTimer_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT0_INTR_SET
 839              	.set TaskTimer_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT0_PERIOD
 840              	.set TaskTimer_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT0_PERIOD_BUFF
 841              	.set TaskTimer_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT0_STATUS
 842              	.set TaskTimer_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
 843              	.set TaskTimer_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x01
 844              	.set TaskTimer_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 0
 845              	.set TaskTimer_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x100
 846              	.set TaskTimer_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 8
 847              	.set TaskTimer_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x1000000
 848              	.set TaskTimer_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 24
 849              	.set TaskTimer_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x10000
 850              	.set TaskTimer_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 16
 851              	.set TaskTimer_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
 852              	.set TaskTimer_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x01
 853              	.set TaskTimer_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 0
 854              	.set TaskTimer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
 855              	.set TaskTimer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x01
 856              	.set TaskTimer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 0
 857              	.set TaskTimer_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 0
 858              	.set TaskTimer_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT0_TR_CTRL0
 859              	.set TaskTimer_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT0_TR_CTRL1
 860              	.set TaskTimer_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT0_TR_CTRL2
 861              	
 862              	/* TelemUART_BUART */
 863              	.set TelemUART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_UDB_CAT16_A_03
 864              	.set TelemUART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_UDB_W8_A0_03
 865              	.set TelemUART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_UDB_W8_A1_03
 866              	.set TelemUART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_UDB_CAT16_D_03
 867              	.set TelemUART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_UDB_W8_D0_03
 868              	.set TelemUART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_UDB_W8_D1_03
 869              	.set TelemUART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL_03
 870              	.set TelemUART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_UDB_CAT16_F_03
 871              	.set TelemUART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_UDB_W8_F0_03
 872              	.set TelemUART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_UDB_W8_F1_03
 873              	.set TelemUART_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_UDB_W16_A0_02
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 63


 874              	.set TelemUART_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_UDB_W16_A1_02
 875              	.set TelemUART_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_UDB_W16_D0_02
 876              	.set TelemUART_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_UDB_W16_D1_02
 877              	.set TelemUART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_UDB_W16_ACTL_02
 878              	.set TelemUART_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_UDB_W16_F0_02
 879              	.set TelemUART_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_UDB_W16_F1_02
 880              	.set TelemUART_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_UDB_CAT16_A_02
 881              	.set TelemUART_BUART_sTX_TxShifter_u0__A0_REG, CYREG_UDB_W8_A0_02
 882              	.set TelemUART_BUART_sTX_TxShifter_u0__A1_REG, CYREG_UDB_W8_A1_02
 883              	.set TelemUART_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_UDB_CAT16_D_02
 884              	.set TelemUART_BUART_sTX_TxShifter_u0__D0_REG, CYREG_UDB_W8_D0_02
 885              	.set TelemUART_BUART_sTX_TxShifter_u0__D1_REG, CYREG_UDB_W8_D1_02
 886              	.set TelemUART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL_02
 887              	.set TelemUART_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_UDB_CAT16_F_02
 888              	.set TelemUART_BUART_sTX_TxShifter_u0__F0_REG, CYREG_UDB_W8_F0_02
 889              	.set TelemUART_BUART_sTX_TxShifter_u0__F1_REG, CYREG_UDB_W8_F1_02
 890              	.set TelemUART_BUART_sTX_TxSts__0__MASK, 0x01
 891              	.set TelemUART_BUART_sTX_TxSts__0__POS, 0
 892              	.set TelemUART_BUART_sTX_TxSts__1__MASK, 0x02
 893              	.set TelemUART_BUART_sTX_TxSts__1__POS, 1
 894              	.set TelemUART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_UDB_W16_ACTL_02
 895              	.set TelemUART_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_UDB_W16_ST_02
 896              	.set TelemUART_BUART_sTX_TxSts__2__MASK, 0x04
 897              	.set TelemUART_BUART_sTX_TxSts__2__POS, 2
 898              	.set TelemUART_BUART_sTX_TxSts__3__MASK, 0x08
 899              	.set TelemUART_BUART_sTX_TxSts__3__POS, 3
 900              	.set TelemUART_BUART_sTX_TxSts__MASK, 0x0F
 901              	.set TelemUART_BUART_sTX_TxSts__MASK_REG, CYREG_UDB_W8_MSK_02
 902              	.set TelemUART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_UDB_W8_ACTL_02
 903              	.set TelemUART_BUART_sTX_TxSts__STATUS_REG, CYREG_UDB_W8_ST_02
 904              	
 905              	/* TelemUART_IntClock */
 906              	.set TelemUART_IntClock__DIVIDER_MASK, 0x0000FFFF
 907              	.set TelemUART_IntClock__ENABLE, CYREG_CLK_DIVIDER_C01
 908              	.set TelemUART_IntClock__ENABLE_MASK, 0x80000000
 909              	.set TelemUART_IntClock__MASK, 0x80000000
 910              	.set TelemUART_IntClock__REGISTER, CYREG_CLK_DIVIDER_C01
 911              	
 912              	/* OnBoardLED */
 913              	.set OnBoardLED__0__DM__MASK, 0x1C0000
 914              	.set OnBoardLED__0__DM__SHIFT, 18
 915              	.set OnBoardLED__0__DR, CYREG_PRT1_DR
 916              	.set OnBoardLED__0__HSIOM, CYREG_HSIOM_PORT_SEL1
 917              	.set OnBoardLED__0__HSIOM_MASK, 0x0F000000
 918              	.set OnBoardLED__0__HSIOM_SHIFT, 24
 919              	.set OnBoardLED__0__INTCFG, CYREG_PRT1_INTCFG
 920              	.set OnBoardLED__0__INTSTAT, CYREG_PRT1_INTSTAT
 921              	.set OnBoardLED__0__MASK, 0x40
 922              	.set OnBoardLED__0__OUT_SEL, CYREG_UDB_PA1_CFG10
 923              	.set OnBoardLED__0__OUT_SEL_SHIFT, 12
 924              	.set OnBoardLED__0__OUT_SEL_VAL, 3
 925              	.set OnBoardLED__0__PA__CFG0, CYREG_UDB_PA1_CFG0
 926              	.set OnBoardLED__0__PA__CFG1, CYREG_UDB_PA1_CFG1
 927              	.set OnBoardLED__0__PA__CFG10, CYREG_UDB_PA1_CFG10
 928              	.set OnBoardLED__0__PA__CFG11, CYREG_UDB_PA1_CFG11
 929              	.set OnBoardLED__0__PA__CFG12, CYREG_UDB_PA1_CFG12
 930              	.set OnBoardLED__0__PA__CFG13, CYREG_UDB_PA1_CFG13
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 64


 931              	.set OnBoardLED__0__PA__CFG14, CYREG_UDB_PA1_CFG14
 932              	.set OnBoardLED__0__PA__CFG2, CYREG_UDB_PA1_CFG2
 933              	.set OnBoardLED__0__PA__CFG3, CYREG_UDB_PA1_CFG3
 934              	.set OnBoardLED__0__PA__CFG4, CYREG_UDB_PA1_CFG4
 935              	.set OnBoardLED__0__PA__CFG5, CYREG_UDB_PA1_CFG5
 936              	.set OnBoardLED__0__PA__CFG6, CYREG_UDB_PA1_CFG6
 937              	.set OnBoardLED__0__PA__CFG7, CYREG_UDB_PA1_CFG7
 938              	.set OnBoardLED__0__PA__CFG8, CYREG_UDB_PA1_CFG8
 939              	.set OnBoardLED__0__PA__CFG9, CYREG_UDB_PA1_CFG9
 940              	.set OnBoardLED__0__PC, CYREG_PRT1_PC
 941              	.set OnBoardLED__0__PC2, CYREG_PRT1_PC2
 942              	.set OnBoardLED__0__PORT, 1
 943              	.set OnBoardLED__0__PS, CYREG_PRT1_PS
 944              	.set OnBoardLED__0__SHIFT, 6
 945              	.set OnBoardLED__DR, CYREG_PRT1_DR
 946              	.set OnBoardLED__INTCFG, CYREG_PRT1_INTCFG
 947              	.set OnBoardLED__INTSTAT, CYREG_PRT1_INTSTAT
 948              	.set OnBoardLED__MASK, 0x40
 949              	.set OnBoardLED__PA__CFG0, CYREG_UDB_PA1_CFG0
 950              	.set OnBoardLED__PA__CFG1, CYREG_UDB_PA1_CFG1
 951              	.set OnBoardLED__PA__CFG10, CYREG_UDB_PA1_CFG10
 952              	.set OnBoardLED__PA__CFG11, CYREG_UDB_PA1_CFG11
 953              	.set OnBoardLED__PA__CFG12, CYREG_UDB_PA1_CFG12
 954              	.set OnBoardLED__PA__CFG13, CYREG_UDB_PA1_CFG13
 955              	.set OnBoardLED__PA__CFG14, CYREG_UDB_PA1_CFG14
 956              	.set OnBoardLED__PA__CFG2, CYREG_UDB_PA1_CFG2
 957              	.set OnBoardLED__PA__CFG3, CYREG_UDB_PA1_CFG3
 958              	.set OnBoardLED__PA__CFG4, CYREG_UDB_PA1_CFG4
 959              	.set OnBoardLED__PA__CFG5, CYREG_UDB_PA1_CFG5
 960              	.set OnBoardLED__PA__CFG6, CYREG_UDB_PA1_CFG6
 961              	.set OnBoardLED__PA__CFG7, CYREG_UDB_PA1_CFG7
 962              	.set OnBoardLED__PA__CFG8, CYREG_UDB_PA1_CFG8
 963              	.set OnBoardLED__PA__CFG9, CYREG_UDB_PA1_CFG9
 964              	.set OnBoardLED__PC, CYREG_PRT1_PC
 965              	.set OnBoardLED__PC2, CYREG_PRT1_PC2
 966              	.set OnBoardLED__PORT, 1
 967              	.set OnBoardLED__PS, CYREG_PRT1_PS
 968              	.set OnBoardLED__SHIFT, 6
 969              	
 970              	/* PPMCounter_cy_m0s8_tcpwm_1 */
 971              	.set PPMCounter_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT3_CC
 972              	.set PPMCounter_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT3_CC_BUFF
 973              	.set PPMCounter_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT3_COUNTER
 974              	.set PPMCounter_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT3_CTRL
 975              	.set PPMCounter_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT3_INTR
 976              	.set PPMCounter_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT3_INTR_MASK
 977              	.set PPMCounter_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT3_INTR_MASKED
 978              	.set PPMCounter_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT3_INTR_SET
 979              	.set PPMCounter_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT3_PERIOD
 980              	.set PPMCounter_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT3_PERIOD_BUFF
 981              	.set PPMCounter_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT3_STATUS
 982              	.set PPMCounter_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
 983              	.set PPMCounter_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x08
 984              	.set PPMCounter_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 3
 985              	.set PPMCounter_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x800
 986              	.set PPMCounter_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 11
 987              	.set PPMCounter_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x8000000
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 65


 988              	.set PPMCounter_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 27
 989              	.set PPMCounter_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x80000
 990              	.set PPMCounter_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 19
 991              	.set PPMCounter_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
 992              	.set PPMCounter_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x08
 993              	.set PPMCounter_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 3
 994              	.set PPMCounter_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
 995              	.set PPMCounter_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x08
 996              	.set PPMCounter_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 3
 997              	.set PPMCounter_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 3
 998              	.set PPMCounter_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT3_TR_CTRL0
 999              	.set PPMCounter_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT3_TR_CTRL1
 1000              	.set PPMCounter_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT3_TR_CTRL2
 1001              	
 1002              	/* ServoTimer_cy_m0s8_tcpwm_1 */
 1003              	.set ServoTimer_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT1_CC
 1004              	.set ServoTimer_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT1_CC_BUFF
 1005              	.set ServoTimer_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT1_COUNTER
 1006              	.set ServoTimer_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT1_CTRL
 1007              	.set ServoTimer_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT1_INTR
 1008              	.set ServoTimer_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT1_INTR_MASK
 1009              	.set ServoTimer_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT1_INTR_MASKED
 1010              	.set ServoTimer_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT1_INTR_SET
 1011              	.set ServoTimer_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT1_PERIOD
 1012              	.set ServoTimer_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT1_PERIOD_BUFF
 1013              	.set ServoTimer_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT1_STATUS
 1014              	.set ServoTimer_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
 1015              	.set ServoTimer_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x02
 1016              	.set ServoTimer_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 1
 1017              	.set ServoTimer_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x200
 1018              	.set ServoTimer_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 9
 1019              	.set ServoTimer_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x2000000
 1020              	.set ServoTimer_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 25
 1021              	.set ServoTimer_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x20000
 1022              	.set ServoTimer_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 17
 1023              	.set ServoTimer_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
 1024              	.set ServoTimer_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x02
 1025              	.set ServoTimer_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 1
 1026              	.set ServoTimer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
 1027              	.set ServoTimer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x02
 1028              	.set ServoTimer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 1
 1029              	.set ServoTimer_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 1
 1030              	.set ServoTimer_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT1_TR_CTRL0
 1031              	.set ServoTimer_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT1_TR_CTRL1
 1032              	.set ServoTimer_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT1_TR_CTRL2
 1033              	
 1034              	/* SpareLight */
 1035              	.set SpareLight__0__DM__MASK, 0x38000
 1036              	.set SpareLight__0__DM__SHIFT, 15
 1037              	.set SpareLight__0__DR, CYREG_PRT2_DR
 1038              	.set SpareLight__0__HSIOM, CYREG_HSIOM_PORT_SEL2
 1039              	.set SpareLight__0__HSIOM_MASK, 0x00F00000
 1040              	.set SpareLight__0__HSIOM_SHIFT, 20
 1041              	.set SpareLight__0__INTCFG, CYREG_PRT2_INTCFG
 1042              	.set SpareLight__0__INTSTAT, CYREG_PRT2_INTSTAT
 1043              	.set SpareLight__0__MASK, 0x20
 1044              	.set SpareLight__0__PA__CFG0, CYREG_UDB_PA2_CFG0
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 66


 1045              	.set SpareLight__0__PA__CFG1, CYREG_UDB_PA2_CFG1
 1046              	.set SpareLight__0__PA__CFG10, CYREG_UDB_PA2_CFG10
 1047              	.set SpareLight__0__PA__CFG11, CYREG_UDB_PA2_CFG11
 1048              	.set SpareLight__0__PA__CFG12, CYREG_UDB_PA2_CFG12
 1049              	.set SpareLight__0__PA__CFG13, CYREG_UDB_PA2_CFG13
 1050              	.set SpareLight__0__PA__CFG14, CYREG_UDB_PA2_CFG14
 1051              	.set SpareLight__0__PA__CFG2, CYREG_UDB_PA2_CFG2
 1052              	.set SpareLight__0__PA__CFG3, CYREG_UDB_PA2_CFG3
 1053              	.set SpareLight__0__PA__CFG4, CYREG_UDB_PA2_CFG4
 1054              	.set SpareLight__0__PA__CFG5, CYREG_UDB_PA2_CFG5
 1055              	.set SpareLight__0__PA__CFG6, CYREG_UDB_PA2_CFG6
 1056              	.set SpareLight__0__PA__CFG7, CYREG_UDB_PA2_CFG7
 1057              	.set SpareLight__0__PA__CFG8, CYREG_UDB_PA2_CFG8
 1058              	.set SpareLight__0__PA__CFG9, CYREG_UDB_PA2_CFG9
 1059              	.set SpareLight__0__PC, CYREG_PRT2_PC
 1060              	.set SpareLight__0__PC2, CYREG_PRT2_PC2
 1061              	.set SpareLight__0__PORT, 2
 1062              	.set SpareLight__0__PS, CYREG_PRT2_PS
 1063              	.set SpareLight__0__SHIFT, 5
 1064              	.set SpareLight__DR, CYREG_PRT2_DR
 1065              	.set SpareLight__INTCFG, CYREG_PRT2_INTCFG
 1066              	.set SpareLight__INTSTAT, CYREG_PRT2_INTSTAT
 1067              	.set SpareLight__MASK, 0x20
 1068              	.set SpareLight__PA__CFG0, CYREG_UDB_PA2_CFG0
 1069              	.set SpareLight__PA__CFG1, CYREG_UDB_PA2_CFG1
 1070              	.set SpareLight__PA__CFG10, CYREG_UDB_PA2_CFG10
 1071              	.set SpareLight__PA__CFG11, CYREG_UDB_PA2_CFG11
 1072              	.set SpareLight__PA__CFG12, CYREG_UDB_PA2_CFG12
 1073              	.set SpareLight__PA__CFG13, CYREG_UDB_PA2_CFG13
 1074              	.set SpareLight__PA__CFG14, CYREG_UDB_PA2_CFG14
 1075              	.set SpareLight__PA__CFG2, CYREG_UDB_PA2_CFG2
 1076              	.set SpareLight__PA__CFG3, CYREG_UDB_PA2_CFG3
 1077              	.set SpareLight__PA__CFG4, CYREG_UDB_PA2_CFG4
 1078              	.set SpareLight__PA__CFG5, CYREG_UDB_PA2_CFG5
 1079              	.set SpareLight__PA__CFG6, CYREG_UDB_PA2_CFG6
 1080              	.set SpareLight__PA__CFG7, CYREG_UDB_PA2_CFG7
 1081              	.set SpareLight__PA__CFG8, CYREG_UDB_PA2_CFG8
 1082              	.set SpareLight__PA__CFG9, CYREG_UDB_PA2_CFG9
 1083              	.set SpareLight__PC, CYREG_PRT2_PC
 1084              	.set SpareLight__PC2, CYREG_PRT2_PC2
 1085              	.set SpareLight__PORT, 2
 1086              	.set SpareLight__PS, CYREG_PRT2_PS
 1087              	.set SpareLight__SHIFT, 5
 1088              	
 1089              	/* NavLightPWM_cy_m0s8_tcpwm_1 */
 1090              	.set NavLightPWM_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT2_CC
 1091              	.set NavLightPWM_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT2_CC_BUFF
 1092              	.set NavLightPWM_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT2_COUNTER
 1093              	.set NavLightPWM_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT2_CTRL
 1094              	.set NavLightPWM_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT2_INTR
 1095              	.set NavLightPWM_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT2_INTR_MASK
 1096              	.set NavLightPWM_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT2_INTR_MASKED
 1097              	.set NavLightPWM_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT2_INTR_SET
 1098              	.set NavLightPWM_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT2_PERIOD
 1099              	.set NavLightPWM_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT2_PERIOD_BUFF
 1100              	.set NavLightPWM_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT2_STATUS
 1101              	.set NavLightPWM_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 67


 1102              	.set NavLightPWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x04
 1103              	.set NavLightPWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 2
 1104              	.set NavLightPWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x400
 1105              	.set NavLightPWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 10
 1106              	.set NavLightPWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x4000000
 1107              	.set NavLightPWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 26
 1108              	.set NavLightPWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x40000
 1109              	.set NavLightPWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 18
 1110              	.set NavLightPWM_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
 1111              	.set NavLightPWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x04
 1112              	.set NavLightPWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 2
 1113              	.set NavLightPWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
 1114              	.set NavLightPWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x04
 1115              	.set NavLightPWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 2
 1116              	.set NavLightPWM_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 2
 1117              	.set NavLightPWM_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT2_TR_CTRL0
 1118              	.set NavLightPWM_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT2_TR_CTRL1
 1119              	.set NavLightPWM_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT2_TR_CTRL2
 1120              	
 1121              	/* Out_Fl1_Pin */
 1122              	.set Out_Fl1_Pin__0__DM__MASK, 0x7000
 1123              	.set Out_Fl1_Pin__0__DM__SHIFT, 12
 1124              	.set Out_Fl1_Pin__0__DR, CYREG_PRT0_DR
 1125              	.set Out_Fl1_Pin__0__HSIOM, CYREG_HSIOM_PORT_SEL0
 1126              	.set Out_Fl1_Pin__0__HSIOM_MASK, 0x000F0000
 1127              	.set Out_Fl1_Pin__0__HSIOM_SHIFT, 16
 1128              	.set Out_Fl1_Pin__0__INTCFG, CYREG_PRT0_INTCFG
 1129              	.set Out_Fl1_Pin__0__INTSTAT, CYREG_PRT0_INTSTAT
 1130              	.set Out_Fl1_Pin__0__MASK, 0x10
 1131              	.set Out_Fl1_Pin__0__PA__CFG0, CYREG_UDB_PA0_CFG0
 1132              	.set Out_Fl1_Pin__0__PA__CFG1, CYREG_UDB_PA0_CFG1
 1133              	.set Out_Fl1_Pin__0__PA__CFG10, CYREG_UDB_PA0_CFG10
 1134              	.set Out_Fl1_Pin__0__PA__CFG11, CYREG_UDB_PA0_CFG11
 1135              	.set Out_Fl1_Pin__0__PA__CFG12, CYREG_UDB_PA0_CFG12
 1136              	.set Out_Fl1_Pin__0__PA__CFG13, CYREG_UDB_PA0_CFG13
 1137              	.set Out_Fl1_Pin__0__PA__CFG14, CYREG_UDB_PA0_CFG14
 1138              	.set Out_Fl1_Pin__0__PA__CFG2, CYREG_UDB_PA0_CFG2
 1139              	.set Out_Fl1_Pin__0__PA__CFG3, CYREG_UDB_PA0_CFG3
 1140              	.set Out_Fl1_Pin__0__PA__CFG4, CYREG_UDB_PA0_CFG4
 1141              	.set Out_Fl1_Pin__0__PA__CFG5, CYREG_UDB_PA0_CFG5
 1142              	.set Out_Fl1_Pin__0__PA__CFG6, CYREG_UDB_PA0_CFG6
 1143              	.set Out_Fl1_Pin__0__PA__CFG7, CYREG_UDB_PA0_CFG7
 1144              	.set Out_Fl1_Pin__0__PA__CFG8, CYREG_UDB_PA0_CFG8
 1145              	.set Out_Fl1_Pin__0__PA__CFG9, CYREG_UDB_PA0_CFG9
 1146              	.set Out_Fl1_Pin__0__PC, CYREG_PRT0_PC
 1147              	.set Out_Fl1_Pin__0__PC2, CYREG_PRT0_PC2
 1148              	.set Out_Fl1_Pin__0__PORT, 0
 1149              	.set Out_Fl1_Pin__0__PS, CYREG_PRT0_PS
 1150              	.set Out_Fl1_Pin__0__SHIFT, 4
 1151              	.set Out_Fl1_Pin__DR, CYREG_PRT0_DR
 1152              	.set Out_Fl1_Pin__INTCFG, CYREG_PRT0_INTCFG
 1153              	.set Out_Fl1_Pin__INTSTAT, CYREG_PRT0_INTSTAT
 1154              	.set Out_Fl1_Pin__MASK, 0x10
 1155              	.set Out_Fl1_Pin__PA__CFG0, CYREG_UDB_PA0_CFG0
 1156              	.set Out_Fl1_Pin__PA__CFG1, CYREG_UDB_PA0_CFG1
 1157              	.set Out_Fl1_Pin__PA__CFG10, CYREG_UDB_PA0_CFG10
 1158              	.set Out_Fl1_Pin__PA__CFG11, CYREG_UDB_PA0_CFG11
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 68


 1159              	.set Out_Fl1_Pin__PA__CFG12, CYREG_UDB_PA0_CFG12
 1160              	.set Out_Fl1_Pin__PA__CFG13, CYREG_UDB_PA0_CFG13
 1161              	.set Out_Fl1_Pin__PA__CFG14, CYREG_UDB_PA0_CFG14
 1162              	.set Out_Fl1_Pin__PA__CFG2, CYREG_UDB_PA0_CFG2
 1163              	.set Out_Fl1_Pin__PA__CFG3, CYREG_UDB_PA0_CFG3
 1164              	.set Out_Fl1_Pin__PA__CFG4, CYREG_UDB_PA0_CFG4
 1165              	.set Out_Fl1_Pin__PA__CFG5, CYREG_UDB_PA0_CFG5
 1166              	.set Out_Fl1_Pin__PA__CFG6, CYREG_UDB_PA0_CFG6
 1167              	.set Out_Fl1_Pin__PA__CFG7, CYREG_UDB_PA0_CFG7
 1168              	.set Out_Fl1_Pin__PA__CFG8, CYREG_UDB_PA0_CFG8
 1169              	.set Out_Fl1_Pin__PA__CFG9, CYREG_UDB_PA0_CFG9
 1170              	.set Out_Fl1_Pin__PC, CYREG_PRT0_PC
 1171              	.set Out_Fl1_Pin__PC2, CYREG_PRT0_PC2
 1172              	.set Out_Fl1_Pin__PORT, 0
 1173              	.set Out_Fl1_Pin__PS, CYREG_PRT0_PS
 1174              	.set Out_Fl1_Pin__SHIFT, 4
 1175              	
 1176              	/* Out_Fl2_Pin */
 1177              	.set Out_Fl2_Pin__0__DM__MASK, 0x38000
 1178              	.set Out_Fl2_Pin__0__DM__SHIFT, 15
 1179              	.set Out_Fl2_Pin__0__DR, CYREG_PRT0_DR
 1180              	.set Out_Fl2_Pin__0__HSIOM, CYREG_HSIOM_PORT_SEL0
 1181              	.set Out_Fl2_Pin__0__HSIOM_MASK, 0x00F00000
 1182              	.set Out_Fl2_Pin__0__HSIOM_SHIFT, 20
 1183              	.set Out_Fl2_Pin__0__INTCFG, CYREG_PRT0_INTCFG
 1184              	.set Out_Fl2_Pin__0__INTSTAT, CYREG_PRT0_INTSTAT
 1185              	.set Out_Fl2_Pin__0__MASK, 0x20
 1186              	.set Out_Fl2_Pin__0__PA__CFG0, CYREG_UDB_PA0_CFG0
 1187              	.set Out_Fl2_Pin__0__PA__CFG1, CYREG_UDB_PA0_CFG1
 1188              	.set Out_Fl2_Pin__0__PA__CFG10, CYREG_UDB_PA0_CFG10
 1189              	.set Out_Fl2_Pin__0__PA__CFG11, CYREG_UDB_PA0_CFG11
 1190              	.set Out_Fl2_Pin__0__PA__CFG12, CYREG_UDB_PA0_CFG12
 1191              	.set Out_Fl2_Pin__0__PA__CFG13, CYREG_UDB_PA0_CFG13
 1192              	.set Out_Fl2_Pin__0__PA__CFG14, CYREG_UDB_PA0_CFG14
 1193              	.set Out_Fl2_Pin__0__PA__CFG2, CYREG_UDB_PA0_CFG2
 1194              	.set Out_Fl2_Pin__0__PA__CFG3, CYREG_UDB_PA0_CFG3
 1195              	.set Out_Fl2_Pin__0__PA__CFG4, CYREG_UDB_PA0_CFG4
 1196              	.set Out_Fl2_Pin__0__PA__CFG5, CYREG_UDB_PA0_CFG5
 1197              	.set Out_Fl2_Pin__0__PA__CFG6, CYREG_UDB_PA0_CFG6
 1198              	.set Out_Fl2_Pin__0__PA__CFG7, CYREG_UDB_PA0_CFG7
 1199              	.set Out_Fl2_Pin__0__PA__CFG8, CYREG_UDB_PA0_CFG8
 1200              	.set Out_Fl2_Pin__0__PA__CFG9, CYREG_UDB_PA0_CFG9
 1201              	.set Out_Fl2_Pin__0__PC, CYREG_PRT0_PC
 1202              	.set Out_Fl2_Pin__0__PC2, CYREG_PRT0_PC2
 1203              	.set Out_Fl2_Pin__0__PORT, 0
 1204              	.set Out_Fl2_Pin__0__PS, CYREG_PRT0_PS
 1205              	.set Out_Fl2_Pin__0__SHIFT, 5
 1206              	.set Out_Fl2_Pin__DR, CYREG_PRT0_DR
 1207              	.set Out_Fl2_Pin__INTCFG, CYREG_PRT0_INTCFG
 1208              	.set Out_Fl2_Pin__INTSTAT, CYREG_PRT0_INTSTAT
 1209              	.set Out_Fl2_Pin__MASK, 0x20
 1210              	.set Out_Fl2_Pin__PA__CFG0, CYREG_UDB_PA0_CFG0
 1211              	.set Out_Fl2_Pin__PA__CFG1, CYREG_UDB_PA0_CFG1
 1212              	.set Out_Fl2_Pin__PA__CFG10, CYREG_UDB_PA0_CFG10
 1213              	.set Out_Fl2_Pin__PA__CFG11, CYREG_UDB_PA0_CFG11
 1214              	.set Out_Fl2_Pin__PA__CFG12, CYREG_UDB_PA0_CFG12
 1215              	.set Out_Fl2_Pin__PA__CFG13, CYREG_UDB_PA0_CFG13
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 69


 1216              	.set Out_Fl2_Pin__PA__CFG14, CYREG_UDB_PA0_CFG14
 1217              	.set Out_Fl2_Pin__PA__CFG2, CYREG_UDB_PA0_CFG2
 1218              	.set Out_Fl2_Pin__PA__CFG3, CYREG_UDB_PA0_CFG3
 1219              	.set Out_Fl2_Pin__PA__CFG4, CYREG_UDB_PA0_CFG4
 1220              	.set Out_Fl2_Pin__PA__CFG5, CYREG_UDB_PA0_CFG5
 1221              	.set Out_Fl2_Pin__PA__CFG6, CYREG_UDB_PA0_CFG6
 1222              	.set Out_Fl2_Pin__PA__CFG7, CYREG_UDB_PA0_CFG7
 1223              	.set Out_Fl2_Pin__PA__CFG8, CYREG_UDB_PA0_CFG8
 1224              	.set Out_Fl2_Pin__PA__CFG9, CYREG_UDB_PA0_CFG9
 1225              	.set Out_Fl2_Pin__PC, CYREG_PRT0_PC
 1226              	.set Out_Fl2_Pin__PC2, CYREG_PRT0_PC2
 1227              	.set Out_Fl2_Pin__PORT, 0
 1228              	.set Out_Fl2_Pin__PS, CYREG_PRT0_PS
 1229              	.set Out_Fl2_Pin__SHIFT, 5
 1230              	
 1231              	/* Out_Ge1_Pin */
 1232              	.set Out_Ge1_Pin__0__DM__MASK, 0x38000
 1233              	.set Out_Ge1_Pin__0__DM__SHIFT, 15
 1234              	.set Out_Ge1_Pin__0__DR, CYREG_PRT3_DR
 1235              	.set Out_Ge1_Pin__0__HSIOM, CYREG_HSIOM_PORT_SEL3
 1236              	.set Out_Ge1_Pin__0__HSIOM_MASK, 0x00F00000
 1237              	.set Out_Ge1_Pin__0__HSIOM_SHIFT, 20
 1238              	.set Out_Ge1_Pin__0__INTCFG, CYREG_PRT3_INTCFG
 1239              	.set Out_Ge1_Pin__0__INTSTAT, CYREG_PRT3_INTSTAT
 1240              	.set Out_Ge1_Pin__0__MASK, 0x20
 1241              	.set Out_Ge1_Pin__0__PA__CFG0, CYREG_UDB_PA3_CFG0
 1242              	.set Out_Ge1_Pin__0__PA__CFG1, CYREG_UDB_PA3_CFG1
 1243              	.set Out_Ge1_Pin__0__PA__CFG10, CYREG_UDB_PA3_CFG10
 1244              	.set Out_Ge1_Pin__0__PA__CFG11, CYREG_UDB_PA3_CFG11
 1245              	.set Out_Ge1_Pin__0__PA__CFG12, CYREG_UDB_PA3_CFG12
 1246              	.set Out_Ge1_Pin__0__PA__CFG13, CYREG_UDB_PA3_CFG13
 1247              	.set Out_Ge1_Pin__0__PA__CFG14, CYREG_UDB_PA3_CFG14
 1248              	.set Out_Ge1_Pin__0__PA__CFG2, CYREG_UDB_PA3_CFG2
 1249              	.set Out_Ge1_Pin__0__PA__CFG3, CYREG_UDB_PA3_CFG3
 1250              	.set Out_Ge1_Pin__0__PA__CFG4, CYREG_UDB_PA3_CFG4
 1251              	.set Out_Ge1_Pin__0__PA__CFG5, CYREG_UDB_PA3_CFG5
 1252              	.set Out_Ge1_Pin__0__PA__CFG6, CYREG_UDB_PA3_CFG6
 1253              	.set Out_Ge1_Pin__0__PA__CFG7, CYREG_UDB_PA3_CFG7
 1254              	.set Out_Ge1_Pin__0__PA__CFG8, CYREG_UDB_PA3_CFG8
 1255              	.set Out_Ge1_Pin__0__PA__CFG9, CYREG_UDB_PA3_CFG9
 1256              	.set Out_Ge1_Pin__0__PC, CYREG_PRT3_PC
 1257              	.set Out_Ge1_Pin__0__PC2, CYREG_PRT3_PC2
 1258              	.set Out_Ge1_Pin__0__PORT, 3
 1259              	.set Out_Ge1_Pin__0__PS, CYREG_PRT3_PS
 1260              	.set Out_Ge1_Pin__0__SHIFT, 5
 1261              	.set Out_Ge1_Pin__DR, CYREG_PRT3_DR
 1262              	.set Out_Ge1_Pin__INTCFG, CYREG_PRT3_INTCFG
 1263              	.set Out_Ge1_Pin__INTSTAT, CYREG_PRT3_INTSTAT
 1264              	.set Out_Ge1_Pin__MASK, 0x20
 1265              	.set Out_Ge1_Pin__PA__CFG0, CYREG_UDB_PA3_CFG0
 1266              	.set Out_Ge1_Pin__PA__CFG1, CYREG_UDB_PA3_CFG1
 1267              	.set Out_Ge1_Pin__PA__CFG10, CYREG_UDB_PA3_CFG10
 1268              	.set Out_Ge1_Pin__PA__CFG11, CYREG_UDB_PA3_CFG11
 1269              	.set Out_Ge1_Pin__PA__CFG12, CYREG_UDB_PA3_CFG12
 1270              	.set Out_Ge1_Pin__PA__CFG13, CYREG_UDB_PA3_CFG13
 1271              	.set Out_Ge1_Pin__PA__CFG14, CYREG_UDB_PA3_CFG14
 1272              	.set Out_Ge1_Pin__PA__CFG2, CYREG_UDB_PA3_CFG2
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 70


 1273              	.set Out_Ge1_Pin__PA__CFG3, CYREG_UDB_PA3_CFG3
 1274              	.set Out_Ge1_Pin__PA__CFG4, CYREG_UDB_PA3_CFG4
 1275              	.set Out_Ge1_Pin__PA__CFG5, CYREG_UDB_PA3_CFG5
 1276              	.set Out_Ge1_Pin__PA__CFG6, CYREG_UDB_PA3_CFG6
 1277              	.set Out_Ge1_Pin__PA__CFG7, CYREG_UDB_PA3_CFG7
 1278              	.set Out_Ge1_Pin__PA__CFG8, CYREG_UDB_PA3_CFG8
 1279              	.set Out_Ge1_Pin__PA__CFG9, CYREG_UDB_PA3_CFG9
 1280              	.set Out_Ge1_Pin__PC, CYREG_PRT3_PC
 1281              	.set Out_Ge1_Pin__PC2, CYREG_PRT3_PC2
 1282              	.set Out_Ge1_Pin__PORT, 3
 1283              	.set Out_Ge1_Pin__PS, CYREG_PRT3_PS
 1284              	.set Out_Ge1_Pin__SHIFT, 5
 1285              	
 1286              	/* Out_Ge2_Pin */
 1287              	.set Out_Ge2_Pin__0__DM__MASK, 0x1C0000
 1288              	.set Out_Ge2_Pin__0__DM__SHIFT, 18
 1289              	.set Out_Ge2_Pin__0__DR, CYREG_PRT3_DR
 1290              	.set Out_Ge2_Pin__0__HSIOM, CYREG_HSIOM_PORT_SEL3
 1291              	.set Out_Ge2_Pin__0__HSIOM_MASK, 0x0F000000
 1292              	.set Out_Ge2_Pin__0__HSIOM_SHIFT, 24
 1293              	.set Out_Ge2_Pin__0__INTCFG, CYREG_PRT3_INTCFG
 1294              	.set Out_Ge2_Pin__0__INTSTAT, CYREG_PRT3_INTSTAT
 1295              	.set Out_Ge2_Pin__0__MASK, 0x40
 1296              	.set Out_Ge2_Pin__0__PA__CFG0, CYREG_UDB_PA3_CFG0
 1297              	.set Out_Ge2_Pin__0__PA__CFG1, CYREG_UDB_PA3_CFG1
 1298              	.set Out_Ge2_Pin__0__PA__CFG10, CYREG_UDB_PA3_CFG10
 1299              	.set Out_Ge2_Pin__0__PA__CFG11, CYREG_UDB_PA3_CFG11
 1300              	.set Out_Ge2_Pin__0__PA__CFG12, CYREG_UDB_PA3_CFG12
 1301              	.set Out_Ge2_Pin__0__PA__CFG13, CYREG_UDB_PA3_CFG13
 1302              	.set Out_Ge2_Pin__0__PA__CFG14, CYREG_UDB_PA3_CFG14
 1303              	.set Out_Ge2_Pin__0__PA__CFG2, CYREG_UDB_PA3_CFG2
 1304              	.set Out_Ge2_Pin__0__PA__CFG3, CYREG_UDB_PA3_CFG3
 1305              	.set Out_Ge2_Pin__0__PA__CFG4, CYREG_UDB_PA3_CFG4
 1306              	.set Out_Ge2_Pin__0__PA__CFG5, CYREG_UDB_PA3_CFG5
 1307              	.set Out_Ge2_Pin__0__PA__CFG6, CYREG_UDB_PA3_CFG6
 1308              	.set Out_Ge2_Pin__0__PA__CFG7, CYREG_UDB_PA3_CFG7
 1309              	.set Out_Ge2_Pin__0__PA__CFG8, CYREG_UDB_PA3_CFG8
 1310              	.set Out_Ge2_Pin__0__PA__CFG9, CYREG_UDB_PA3_CFG9
 1311              	.set Out_Ge2_Pin__0__PC, CYREG_PRT3_PC
 1312              	.set Out_Ge2_Pin__0__PC2, CYREG_PRT3_PC2
 1313              	.set Out_Ge2_Pin__0__PORT, 3
 1314              	.set Out_Ge2_Pin__0__PS, CYREG_PRT3_PS
 1315              	.set Out_Ge2_Pin__0__SHIFT, 6
 1316              	.set Out_Ge2_Pin__DR, CYREG_PRT3_DR
 1317              	.set Out_Ge2_Pin__INTCFG, CYREG_PRT3_INTCFG
 1318              	.set Out_Ge2_Pin__INTSTAT, CYREG_PRT3_INTSTAT
 1319              	.set Out_Ge2_Pin__MASK, 0x40
 1320              	.set Out_Ge2_Pin__PA__CFG0, CYREG_UDB_PA3_CFG0
 1321              	.set Out_Ge2_Pin__PA__CFG1, CYREG_UDB_PA3_CFG1
 1322              	.set Out_Ge2_Pin__PA__CFG10, CYREG_UDB_PA3_CFG10
 1323              	.set Out_Ge2_Pin__PA__CFG11, CYREG_UDB_PA3_CFG11
 1324              	.set Out_Ge2_Pin__PA__CFG12, CYREG_UDB_PA3_CFG12
 1325              	.set Out_Ge2_Pin__PA__CFG13, CYREG_UDB_PA3_CFG13
 1326              	.set Out_Ge2_Pin__PA__CFG14, CYREG_UDB_PA3_CFG14
 1327              	.set Out_Ge2_Pin__PA__CFG2, CYREG_UDB_PA3_CFG2
 1328              	.set Out_Ge2_Pin__PA__CFG3, CYREG_UDB_PA3_CFG3
 1329              	.set Out_Ge2_Pin__PA__CFG4, CYREG_UDB_PA3_CFG4
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 71


 1330              	.set Out_Ge2_Pin__PA__CFG5, CYREG_UDB_PA3_CFG5
 1331              	.set Out_Ge2_Pin__PA__CFG6, CYREG_UDB_PA3_CFG6
 1332              	.set Out_Ge2_Pin__PA__CFG7, CYREG_UDB_PA3_CFG7
 1333              	.set Out_Ge2_Pin__PA__CFG8, CYREG_UDB_PA3_CFG8
 1334              	.set Out_Ge2_Pin__PA__CFG9, CYREG_UDB_PA3_CFG9
 1335              	.set Out_Ge2_Pin__PC, CYREG_PRT3_PC
 1336              	.set Out_Ge2_Pin__PC2, CYREG_PRT3_PC2
 1337              	.set Out_Ge2_Pin__PORT, 3
 1338              	.set Out_Ge2_Pin__PS, CYREG_PRT3_PS
 1339              	.set Out_Ge2_Pin__SHIFT, 6
 1340              	
 1341              	/* Out_Ge3_Pin */
 1342              	.set Out_Ge3_Pin__0__DM__MASK, 0xE00000
 1343              	.set Out_Ge3_Pin__0__DM__SHIFT, 21
 1344              	.set Out_Ge3_Pin__0__DR, CYREG_PRT3_DR
 1345              	.set Out_Ge3_Pin__0__HSIOM, CYREG_HSIOM_PORT_SEL3
 1346              	.set Out_Ge3_Pin__0__HSIOM_MASK, 0xF0000000
 1347              	.set Out_Ge3_Pin__0__HSIOM_SHIFT, 28
 1348              	.set Out_Ge3_Pin__0__INTCFG, CYREG_PRT3_INTCFG
 1349              	.set Out_Ge3_Pin__0__INTSTAT, CYREG_PRT3_INTSTAT
 1350              	.set Out_Ge3_Pin__0__MASK, 0x80
 1351              	.set Out_Ge3_Pin__0__PA__CFG0, CYREG_UDB_PA3_CFG0
 1352              	.set Out_Ge3_Pin__0__PA__CFG1, CYREG_UDB_PA3_CFG1
 1353              	.set Out_Ge3_Pin__0__PA__CFG10, CYREG_UDB_PA3_CFG10
 1354              	.set Out_Ge3_Pin__0__PA__CFG11, CYREG_UDB_PA3_CFG11
 1355              	.set Out_Ge3_Pin__0__PA__CFG12, CYREG_UDB_PA3_CFG12
 1356              	.set Out_Ge3_Pin__0__PA__CFG13, CYREG_UDB_PA3_CFG13
 1357              	.set Out_Ge3_Pin__0__PA__CFG14, CYREG_UDB_PA3_CFG14
 1358              	.set Out_Ge3_Pin__0__PA__CFG2, CYREG_UDB_PA3_CFG2
 1359              	.set Out_Ge3_Pin__0__PA__CFG3, CYREG_UDB_PA3_CFG3
 1360              	.set Out_Ge3_Pin__0__PA__CFG4, CYREG_UDB_PA3_CFG4
 1361              	.set Out_Ge3_Pin__0__PA__CFG5, CYREG_UDB_PA3_CFG5
 1362              	.set Out_Ge3_Pin__0__PA__CFG6, CYREG_UDB_PA3_CFG6
 1363              	.set Out_Ge3_Pin__0__PA__CFG7, CYREG_UDB_PA3_CFG7
 1364              	.set Out_Ge3_Pin__0__PA__CFG8, CYREG_UDB_PA3_CFG8
 1365              	.set Out_Ge3_Pin__0__PA__CFG9, CYREG_UDB_PA3_CFG9
 1366              	.set Out_Ge3_Pin__0__PC, CYREG_PRT3_PC
 1367              	.set Out_Ge3_Pin__0__PC2, CYREG_PRT3_PC2
 1368              	.set Out_Ge3_Pin__0__PORT, 3
 1369              	.set Out_Ge3_Pin__0__PS, CYREG_PRT3_PS
 1370              	.set Out_Ge3_Pin__0__SHIFT, 7
 1371              	.set Out_Ge3_Pin__DR, CYREG_PRT3_DR
 1372              	.set Out_Ge3_Pin__INTCFG, CYREG_PRT3_INTCFG
 1373              	.set Out_Ge3_Pin__INTSTAT, CYREG_PRT3_INTSTAT
 1374              	.set Out_Ge3_Pin__MASK, 0x80
 1375              	.set Out_Ge3_Pin__PA__CFG0, CYREG_UDB_PA3_CFG0
 1376              	.set Out_Ge3_Pin__PA__CFG1, CYREG_UDB_PA3_CFG1
 1377              	.set Out_Ge3_Pin__PA__CFG10, CYREG_UDB_PA3_CFG10
 1378              	.set Out_Ge3_Pin__PA__CFG11, CYREG_UDB_PA3_CFG11
 1379              	.set Out_Ge3_Pin__PA__CFG12, CYREG_UDB_PA3_CFG12
 1380              	.set Out_Ge3_Pin__PA__CFG13, CYREG_UDB_PA3_CFG13
 1381              	.set Out_Ge3_Pin__PA__CFG14, CYREG_UDB_PA3_CFG14
 1382              	.set Out_Ge3_Pin__PA__CFG2, CYREG_UDB_PA3_CFG2
 1383              	.set Out_Ge3_Pin__PA__CFG3, CYREG_UDB_PA3_CFG3
 1384              	.set Out_Ge3_Pin__PA__CFG4, CYREG_UDB_PA3_CFG4
 1385              	.set Out_Ge3_Pin__PA__CFG5, CYREG_UDB_PA3_CFG5
 1386              	.set Out_Ge3_Pin__PA__CFG6, CYREG_UDB_PA3_CFG6
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 72


 1387              	.set Out_Ge3_Pin__PA__CFG7, CYREG_UDB_PA3_CFG7
 1388              	.set Out_Ge3_Pin__PA__CFG8, CYREG_UDB_PA3_CFG8
 1389              	.set Out_Ge3_Pin__PA__CFG9, CYREG_UDB_PA3_CFG9
 1390              	.set Out_Ge3_Pin__PC, CYREG_PRT3_PC
 1391              	.set Out_Ge3_Pin__PC2, CYREG_PRT3_PC2
 1392              	.set Out_Ge3_Pin__PORT, 3
 1393              	.set Out_Ge3_Pin__PS, CYREG_PRT3_PS
 1394              	.set Out_Ge3_Pin__SHIFT, 7
 1395              	
 1396              	/* Out_Mot_Pin */
 1397              	.set Out_Mot_Pin__0__DM__MASK, 0x1C0
 1398              	.set Out_Mot_Pin__0__DM__SHIFT, 6
 1399              	.set Out_Mot_Pin__0__DR, CYREG_PRT4_DR
 1400              	.set Out_Mot_Pin__0__HSIOM, CYREG_HSIOM_PORT_SEL4
 1401              	.set Out_Mot_Pin__0__HSIOM_MASK, 0x00000F00
 1402              	.set Out_Mot_Pin__0__HSIOM_SHIFT, 8
 1403              	.set Out_Mot_Pin__0__INTCFG, CYREG_PRT4_INTCFG
 1404              	.set Out_Mot_Pin__0__INTSTAT, CYREG_PRT4_INTSTAT
 1405              	.set Out_Mot_Pin__0__MASK, 0x04
 1406              	.set Out_Mot_Pin__0__PC, CYREG_PRT4_PC
 1407              	.set Out_Mot_Pin__0__PC2, CYREG_PRT4_PC2
 1408              	.set Out_Mot_Pin__0__PORT, 4
 1409              	.set Out_Mot_Pin__0__PS, CYREG_PRT4_PS
 1410              	.set Out_Mot_Pin__0__SHIFT, 2
 1411              	.set Out_Mot_Pin__DR, CYREG_PRT4_DR
 1412              	.set Out_Mot_Pin__INTCFG, CYREG_PRT4_INTCFG
 1413              	.set Out_Mot_Pin__INTSTAT, CYREG_PRT4_INTSTAT
 1414              	.set Out_Mot_Pin__MASK, 0x04
 1415              	.set Out_Mot_Pin__PC, CYREG_PRT4_PC
 1416              	.set Out_Mot_Pin__PC2, CYREG_PRT4_PC2
 1417              	.set Out_Mot_Pin__PORT, 4
 1418              	.set Out_Mot_Pin__PS, CYREG_PRT4_PS
 1419              	.set Out_Mot_Pin__SHIFT, 2
 1420              	
 1421              	/* Out_Rud_Pin */
 1422              	.set Out_Rud_Pin__0__DM__MASK, 0xE00
 1423              	.set Out_Rud_Pin__0__DM__SHIFT, 9
 1424              	.set Out_Rud_Pin__0__DR, CYREG_PRT0_DR
 1425              	.set Out_Rud_Pin__0__HSIOM, CYREG_HSIOM_PORT_SEL0
 1426              	.set Out_Rud_Pin__0__HSIOM_MASK, 0x0000F000
 1427              	.set Out_Rud_Pin__0__HSIOM_SHIFT, 12
 1428              	.set Out_Rud_Pin__0__INTCFG, CYREG_PRT0_INTCFG
 1429              	.set Out_Rud_Pin__0__INTSTAT, CYREG_PRT0_INTSTAT
 1430              	.set Out_Rud_Pin__0__MASK, 0x08
 1431              	.set Out_Rud_Pin__0__PA__CFG0, CYREG_UDB_PA0_CFG0
 1432              	.set Out_Rud_Pin__0__PA__CFG1, CYREG_UDB_PA0_CFG1
 1433              	.set Out_Rud_Pin__0__PA__CFG10, CYREG_UDB_PA0_CFG10
 1434              	.set Out_Rud_Pin__0__PA__CFG11, CYREG_UDB_PA0_CFG11
 1435              	.set Out_Rud_Pin__0__PA__CFG12, CYREG_UDB_PA0_CFG12
 1436              	.set Out_Rud_Pin__0__PA__CFG13, CYREG_UDB_PA0_CFG13
 1437              	.set Out_Rud_Pin__0__PA__CFG14, CYREG_UDB_PA0_CFG14
 1438              	.set Out_Rud_Pin__0__PA__CFG2, CYREG_UDB_PA0_CFG2
 1439              	.set Out_Rud_Pin__0__PA__CFG3, CYREG_UDB_PA0_CFG3
 1440              	.set Out_Rud_Pin__0__PA__CFG4, CYREG_UDB_PA0_CFG4
 1441              	.set Out_Rud_Pin__0__PA__CFG5, CYREG_UDB_PA0_CFG5
 1442              	.set Out_Rud_Pin__0__PA__CFG6, CYREG_UDB_PA0_CFG6
 1443              	.set Out_Rud_Pin__0__PA__CFG7, CYREG_UDB_PA0_CFG7
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 73


 1444              	.set Out_Rud_Pin__0__PA__CFG8, CYREG_UDB_PA0_CFG8
 1445              	.set Out_Rud_Pin__0__PA__CFG9, CYREG_UDB_PA0_CFG9
 1446              	.set Out_Rud_Pin__0__PC, CYREG_PRT0_PC
 1447              	.set Out_Rud_Pin__0__PC2, CYREG_PRT0_PC2
 1448              	.set Out_Rud_Pin__0__PORT, 0
 1449              	.set Out_Rud_Pin__0__PS, CYREG_PRT0_PS
 1450              	.set Out_Rud_Pin__0__SHIFT, 3
 1451              	.set Out_Rud_Pin__DR, CYREG_PRT0_DR
 1452              	.set Out_Rud_Pin__INTCFG, CYREG_PRT0_INTCFG
 1453              	.set Out_Rud_Pin__INTSTAT, CYREG_PRT0_INTSTAT
 1454              	.set Out_Rud_Pin__MASK, 0x08
 1455              	.set Out_Rud_Pin__PA__CFG0, CYREG_UDB_PA0_CFG0
 1456              	.set Out_Rud_Pin__PA__CFG1, CYREG_UDB_PA0_CFG1
 1457              	.set Out_Rud_Pin__PA__CFG10, CYREG_UDB_PA0_CFG10
 1458              	.set Out_Rud_Pin__PA__CFG11, CYREG_UDB_PA0_CFG11
 1459              	.set Out_Rud_Pin__PA__CFG12, CYREG_UDB_PA0_CFG12
 1460              	.set Out_Rud_Pin__PA__CFG13, CYREG_UDB_PA0_CFG13
 1461              	.set Out_Rud_Pin__PA__CFG14, CYREG_UDB_PA0_CFG14
 1462              	.set Out_Rud_Pin__PA__CFG2, CYREG_UDB_PA0_CFG2
 1463              	.set Out_Rud_Pin__PA__CFG3, CYREG_UDB_PA0_CFG3
 1464              	.set Out_Rud_Pin__PA__CFG4, CYREG_UDB_PA0_CFG4
 1465              	.set Out_Rud_Pin__PA__CFG5, CYREG_UDB_PA0_CFG5
 1466              	.set Out_Rud_Pin__PA__CFG6, CYREG_UDB_PA0_CFG6
 1467              	.set Out_Rud_Pin__PA__CFG7, CYREG_UDB_PA0_CFG7
 1468              	.set Out_Rud_Pin__PA__CFG8, CYREG_UDB_PA0_CFG8
 1469              	.set Out_Rud_Pin__PA__CFG9, CYREG_UDB_PA0_CFG9
 1470              	.set Out_Rud_Pin__PC, CYREG_PRT0_PC
 1471              	.set Out_Rud_Pin__PC2, CYREG_PRT0_PC2
 1472              	.set Out_Rud_Pin__PORT, 0
 1473              	.set Out_Rud_Pin__PS, CYREG_PRT0_PS
 1474              	.set Out_Rud_Pin__SHIFT, 3
 1475              	
 1476              	/* Out_Sp1_Pin */
 1477              	.set Out_Sp1_Pin__0__DM__MASK, 0x1C0000
 1478              	.set Out_Sp1_Pin__0__DM__SHIFT, 18
 1479              	.set Out_Sp1_Pin__0__DR, CYREG_PRT0_DR
 1480              	.set Out_Sp1_Pin__0__HSIOM, CYREG_HSIOM_PORT_SEL0
 1481              	.set Out_Sp1_Pin__0__HSIOM_MASK, 0x0F000000
 1482              	.set Out_Sp1_Pin__0__HSIOM_SHIFT, 24
 1483              	.set Out_Sp1_Pin__0__INTCFG, CYREG_PRT0_INTCFG
 1484              	.set Out_Sp1_Pin__0__INTSTAT, CYREG_PRT0_INTSTAT
 1485              	.set Out_Sp1_Pin__0__MASK, 0x40
 1486              	.set Out_Sp1_Pin__0__PA__CFG0, CYREG_UDB_PA0_CFG0
 1487              	.set Out_Sp1_Pin__0__PA__CFG1, CYREG_UDB_PA0_CFG1
 1488              	.set Out_Sp1_Pin__0__PA__CFG10, CYREG_UDB_PA0_CFG10
 1489              	.set Out_Sp1_Pin__0__PA__CFG11, CYREG_UDB_PA0_CFG11
 1490              	.set Out_Sp1_Pin__0__PA__CFG12, CYREG_UDB_PA0_CFG12
 1491              	.set Out_Sp1_Pin__0__PA__CFG13, CYREG_UDB_PA0_CFG13
 1492              	.set Out_Sp1_Pin__0__PA__CFG14, CYREG_UDB_PA0_CFG14
 1493              	.set Out_Sp1_Pin__0__PA__CFG2, CYREG_UDB_PA0_CFG2
 1494              	.set Out_Sp1_Pin__0__PA__CFG3, CYREG_UDB_PA0_CFG3
 1495              	.set Out_Sp1_Pin__0__PA__CFG4, CYREG_UDB_PA0_CFG4
 1496              	.set Out_Sp1_Pin__0__PA__CFG5, CYREG_UDB_PA0_CFG5
 1497              	.set Out_Sp1_Pin__0__PA__CFG6, CYREG_UDB_PA0_CFG6
 1498              	.set Out_Sp1_Pin__0__PA__CFG7, CYREG_UDB_PA0_CFG7
 1499              	.set Out_Sp1_Pin__0__PA__CFG8, CYREG_UDB_PA0_CFG8
 1500              	.set Out_Sp1_Pin__0__PA__CFG9, CYREG_UDB_PA0_CFG9
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 74


 1501              	.set Out_Sp1_Pin__0__PC, CYREG_PRT0_PC
 1502              	.set Out_Sp1_Pin__0__PC2, CYREG_PRT0_PC2
 1503              	.set Out_Sp1_Pin__0__PORT, 0
 1504              	.set Out_Sp1_Pin__0__PS, CYREG_PRT0_PS
 1505              	.set Out_Sp1_Pin__0__SHIFT, 6
 1506              	.set Out_Sp1_Pin__DR, CYREG_PRT0_DR
 1507              	.set Out_Sp1_Pin__INTCFG, CYREG_PRT0_INTCFG
 1508              	.set Out_Sp1_Pin__INTSTAT, CYREG_PRT0_INTSTAT
 1509              	.set Out_Sp1_Pin__MASK, 0x40
 1510              	.set Out_Sp1_Pin__PA__CFG0, CYREG_UDB_PA0_CFG0
 1511              	.set Out_Sp1_Pin__PA__CFG1, CYREG_UDB_PA0_CFG1
 1512              	.set Out_Sp1_Pin__PA__CFG10, CYREG_UDB_PA0_CFG10
 1513              	.set Out_Sp1_Pin__PA__CFG11, CYREG_UDB_PA0_CFG11
 1514              	.set Out_Sp1_Pin__PA__CFG12, CYREG_UDB_PA0_CFG12
 1515              	.set Out_Sp1_Pin__PA__CFG13, CYREG_UDB_PA0_CFG13
 1516              	.set Out_Sp1_Pin__PA__CFG14, CYREG_UDB_PA0_CFG14
 1517              	.set Out_Sp1_Pin__PA__CFG2, CYREG_UDB_PA0_CFG2
 1518              	.set Out_Sp1_Pin__PA__CFG3, CYREG_UDB_PA0_CFG3
 1519              	.set Out_Sp1_Pin__PA__CFG4, CYREG_UDB_PA0_CFG4
 1520              	.set Out_Sp1_Pin__PA__CFG5, CYREG_UDB_PA0_CFG5
 1521              	.set Out_Sp1_Pin__PA__CFG6, CYREG_UDB_PA0_CFG6
 1522              	.set Out_Sp1_Pin__PA__CFG7, CYREG_UDB_PA0_CFG7
 1523              	.set Out_Sp1_Pin__PA__CFG8, CYREG_UDB_PA0_CFG8
 1524              	.set Out_Sp1_Pin__PA__CFG9, CYREG_UDB_PA0_CFG9
 1525              	.set Out_Sp1_Pin__PC, CYREG_PRT0_PC
 1526              	.set Out_Sp1_Pin__PC2, CYREG_PRT0_PC2
 1527              	.set Out_Sp1_Pin__PORT, 0
 1528              	.set Out_Sp1_Pin__PS, CYREG_PRT0_PS
 1529              	.set Out_Sp1_Pin__SHIFT, 6
 1530              	
 1531              	/* Out_Sp2_Pin */
 1532              	.set Out_Sp2_Pin__0__DM__MASK, 0x07
 1533              	.set Out_Sp2_Pin__0__DM__SHIFT, 0
 1534              	.set Out_Sp2_Pin__0__DR, CYREG_PRT1_DR
 1535              	.set Out_Sp2_Pin__0__HSIOM, CYREG_HSIOM_PORT_SEL1
 1536              	.set Out_Sp2_Pin__0__HSIOM_MASK, 0x0000000F
 1537              	.set Out_Sp2_Pin__0__HSIOM_SHIFT, 0
 1538              	.set Out_Sp2_Pin__0__INTCFG, CYREG_PRT1_INTCFG
 1539              	.set Out_Sp2_Pin__0__INTSTAT, CYREG_PRT1_INTSTAT
 1540              	.set Out_Sp2_Pin__0__MASK, 0x01
 1541              	.set Out_Sp2_Pin__0__PA__CFG0, CYREG_UDB_PA1_CFG0
 1542              	.set Out_Sp2_Pin__0__PA__CFG1, CYREG_UDB_PA1_CFG1
 1543              	.set Out_Sp2_Pin__0__PA__CFG10, CYREG_UDB_PA1_CFG10
 1544              	.set Out_Sp2_Pin__0__PA__CFG11, CYREG_UDB_PA1_CFG11
 1545              	.set Out_Sp2_Pin__0__PA__CFG12, CYREG_UDB_PA1_CFG12
 1546              	.set Out_Sp2_Pin__0__PA__CFG13, CYREG_UDB_PA1_CFG13
 1547              	.set Out_Sp2_Pin__0__PA__CFG14, CYREG_UDB_PA1_CFG14
 1548              	.set Out_Sp2_Pin__0__PA__CFG2, CYREG_UDB_PA1_CFG2
 1549              	.set Out_Sp2_Pin__0__PA__CFG3, CYREG_UDB_PA1_CFG3
 1550              	.set Out_Sp2_Pin__0__PA__CFG4, CYREG_UDB_PA1_CFG4
 1551              	.set Out_Sp2_Pin__0__PA__CFG5, CYREG_UDB_PA1_CFG5
 1552              	.set Out_Sp2_Pin__0__PA__CFG6, CYREG_UDB_PA1_CFG6
 1553              	.set Out_Sp2_Pin__0__PA__CFG7, CYREG_UDB_PA1_CFG7
 1554              	.set Out_Sp2_Pin__0__PA__CFG8, CYREG_UDB_PA1_CFG8
 1555              	.set Out_Sp2_Pin__0__PA__CFG9, CYREG_UDB_PA1_CFG9
 1556              	.set Out_Sp2_Pin__0__PC, CYREG_PRT1_PC
 1557              	.set Out_Sp2_Pin__0__PC2, CYREG_PRT1_PC2
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 75


 1558              	.set Out_Sp2_Pin__0__PORT, 1
 1559              	.set Out_Sp2_Pin__0__PS, CYREG_PRT1_PS
 1560              	.set Out_Sp2_Pin__0__SHIFT, 0
 1561              	.set Out_Sp2_Pin__DR, CYREG_PRT1_DR
 1562              	.set Out_Sp2_Pin__INTCFG, CYREG_PRT1_INTCFG
 1563              	.set Out_Sp2_Pin__INTSTAT, CYREG_PRT1_INTSTAT
 1564              	.set Out_Sp2_Pin__MASK, 0x01
 1565              	.set Out_Sp2_Pin__PA__CFG0, CYREG_UDB_PA1_CFG0
 1566              	.set Out_Sp2_Pin__PA__CFG1, CYREG_UDB_PA1_CFG1
 1567              	.set Out_Sp2_Pin__PA__CFG10, CYREG_UDB_PA1_CFG10
 1568              	.set Out_Sp2_Pin__PA__CFG11, CYREG_UDB_PA1_CFG11
 1569              	.set Out_Sp2_Pin__PA__CFG12, CYREG_UDB_PA1_CFG12
 1570              	.set Out_Sp2_Pin__PA__CFG13, CYREG_UDB_PA1_CFG13
 1571              	.set Out_Sp2_Pin__PA__CFG14, CYREG_UDB_PA1_CFG14
 1572              	.set Out_Sp2_Pin__PA__CFG2, CYREG_UDB_PA1_CFG2
 1573              	.set Out_Sp2_Pin__PA__CFG3, CYREG_UDB_PA1_CFG3
 1574              	.set Out_Sp2_Pin__PA__CFG4, CYREG_UDB_PA1_CFG4
 1575              	.set Out_Sp2_Pin__PA__CFG5, CYREG_UDB_PA1_CFG5
 1576              	.set Out_Sp2_Pin__PA__CFG6, CYREG_UDB_PA1_CFG6
 1577              	.set Out_Sp2_Pin__PA__CFG7, CYREG_UDB_PA1_CFG7
 1578              	.set Out_Sp2_Pin__PA__CFG8, CYREG_UDB_PA1_CFG8
 1579              	.set Out_Sp2_Pin__PA__CFG9, CYREG_UDB_PA1_CFG9
 1580              	.set Out_Sp2_Pin__PC, CYREG_PRT1_PC
 1581              	.set Out_Sp2_Pin__PC2, CYREG_PRT1_PC2
 1582              	.set Out_Sp2_Pin__PORT, 1
 1583              	.set Out_Sp2_Pin__PS, CYREG_PRT1_PS
 1584              	.set Out_Sp2_Pin__SHIFT, 0
 1585              	
 1586              	/* Out_Ail1_Pin */
 1587              	.set Out_Ail1_Pin__0__DM__MASK, 0xE00
 1588              	.set Out_Ail1_Pin__0__DM__SHIFT, 9
 1589              	.set Out_Ail1_Pin__0__DR, CYREG_PRT4_DR
 1590              	.set Out_Ail1_Pin__0__HSIOM, CYREG_HSIOM_PORT_SEL4
 1591              	.set Out_Ail1_Pin__0__HSIOM_MASK, 0x0000F000
 1592              	.set Out_Ail1_Pin__0__HSIOM_SHIFT, 12
 1593              	.set Out_Ail1_Pin__0__INTCFG, CYREG_PRT4_INTCFG
 1594              	.set Out_Ail1_Pin__0__INTSTAT, CYREG_PRT4_INTSTAT
 1595              	.set Out_Ail1_Pin__0__MASK, 0x08
 1596              	.set Out_Ail1_Pin__0__PC, CYREG_PRT4_PC
 1597              	.set Out_Ail1_Pin__0__PC2, CYREG_PRT4_PC2
 1598              	.set Out_Ail1_Pin__0__PORT, 4
 1599              	.set Out_Ail1_Pin__0__PS, CYREG_PRT4_PS
 1600              	.set Out_Ail1_Pin__0__SHIFT, 3
 1601              	.set Out_Ail1_Pin__DR, CYREG_PRT4_DR
 1602              	.set Out_Ail1_Pin__INTCFG, CYREG_PRT4_INTCFG
 1603              	.set Out_Ail1_Pin__INTSTAT, CYREG_PRT4_INTSTAT
 1604              	.set Out_Ail1_Pin__MASK, 0x08
 1605              	.set Out_Ail1_Pin__PC, CYREG_PRT4_PC
 1606              	.set Out_Ail1_Pin__PC2, CYREG_PRT4_PC2
 1607              	.set Out_Ail1_Pin__PORT, 4
 1608              	.set Out_Ail1_Pin__PS, CYREG_PRT4_PS
 1609              	.set Out_Ail1_Pin__SHIFT, 3
 1610              	
 1611              	/* Out_Ail2_Pin */
 1612              	.set Out_Ail2_Pin__0__DM__MASK, 0x07
 1613              	.set Out_Ail2_Pin__0__DM__SHIFT, 0
 1614              	.set Out_Ail2_Pin__0__DR, CYREG_PRT0_DR
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 76


 1615              	.set Out_Ail2_Pin__0__HSIOM, CYREG_HSIOM_PORT_SEL0
 1616              	.set Out_Ail2_Pin__0__HSIOM_MASK, 0x0000000F
 1617              	.set Out_Ail2_Pin__0__HSIOM_SHIFT, 0
 1618              	.set Out_Ail2_Pin__0__INTCFG, CYREG_PRT0_INTCFG
 1619              	.set Out_Ail2_Pin__0__INTSTAT, CYREG_PRT0_INTSTAT
 1620              	.set Out_Ail2_Pin__0__MASK, 0x01
 1621              	.set Out_Ail2_Pin__0__PA__CFG0, CYREG_UDB_PA0_CFG0
 1622              	.set Out_Ail2_Pin__0__PA__CFG1, CYREG_UDB_PA0_CFG1
 1623              	.set Out_Ail2_Pin__0__PA__CFG10, CYREG_UDB_PA0_CFG10
 1624              	.set Out_Ail2_Pin__0__PA__CFG11, CYREG_UDB_PA0_CFG11
 1625              	.set Out_Ail2_Pin__0__PA__CFG12, CYREG_UDB_PA0_CFG12
 1626              	.set Out_Ail2_Pin__0__PA__CFG13, CYREG_UDB_PA0_CFG13
 1627              	.set Out_Ail2_Pin__0__PA__CFG14, CYREG_UDB_PA0_CFG14
 1628              	.set Out_Ail2_Pin__0__PA__CFG2, CYREG_UDB_PA0_CFG2
 1629              	.set Out_Ail2_Pin__0__PA__CFG3, CYREG_UDB_PA0_CFG3
 1630              	.set Out_Ail2_Pin__0__PA__CFG4, CYREG_UDB_PA0_CFG4
 1631              	.set Out_Ail2_Pin__0__PA__CFG5, CYREG_UDB_PA0_CFG5
 1632              	.set Out_Ail2_Pin__0__PA__CFG6, CYREG_UDB_PA0_CFG6
 1633              	.set Out_Ail2_Pin__0__PA__CFG7, CYREG_UDB_PA0_CFG7
 1634              	.set Out_Ail2_Pin__0__PA__CFG8, CYREG_UDB_PA0_CFG8
 1635              	.set Out_Ail2_Pin__0__PA__CFG9, CYREG_UDB_PA0_CFG9
 1636              	.set Out_Ail2_Pin__0__PC, CYREG_PRT0_PC
 1637              	.set Out_Ail2_Pin__0__PC2, CYREG_PRT0_PC2
 1638              	.set Out_Ail2_Pin__0__PORT, 0
 1639              	.set Out_Ail2_Pin__0__PS, CYREG_PRT0_PS
 1640              	.set Out_Ail2_Pin__0__SHIFT, 0
 1641              	.set Out_Ail2_Pin__DR, CYREG_PRT0_DR
 1642              	.set Out_Ail2_Pin__INTCFG, CYREG_PRT0_INTCFG
 1643              	.set Out_Ail2_Pin__INTSTAT, CYREG_PRT0_INTSTAT
 1644              	.set Out_Ail2_Pin__MASK, 0x01
 1645              	.set Out_Ail2_Pin__PA__CFG0, CYREG_UDB_PA0_CFG0
 1646              	.set Out_Ail2_Pin__PA__CFG1, CYREG_UDB_PA0_CFG1
 1647              	.set Out_Ail2_Pin__PA__CFG10, CYREG_UDB_PA0_CFG10
 1648              	.set Out_Ail2_Pin__PA__CFG11, CYREG_UDB_PA0_CFG11
 1649              	.set Out_Ail2_Pin__PA__CFG12, CYREG_UDB_PA0_CFG12
 1650              	.set Out_Ail2_Pin__PA__CFG13, CYREG_UDB_PA0_CFG13
 1651              	.set Out_Ail2_Pin__PA__CFG14, CYREG_UDB_PA0_CFG14
 1652              	.set Out_Ail2_Pin__PA__CFG2, CYREG_UDB_PA0_CFG2
 1653              	.set Out_Ail2_Pin__PA__CFG3, CYREG_UDB_PA0_CFG3
 1654              	.set Out_Ail2_Pin__PA__CFG4, CYREG_UDB_PA0_CFG4
 1655              	.set Out_Ail2_Pin__PA__CFG5, CYREG_UDB_PA0_CFG5
 1656              	.set Out_Ail2_Pin__PA__CFG6, CYREG_UDB_PA0_CFG6
 1657              	.set Out_Ail2_Pin__PA__CFG7, CYREG_UDB_PA0_CFG7
 1658              	.set Out_Ail2_Pin__PA__CFG8, CYREG_UDB_PA0_CFG8
 1659              	.set Out_Ail2_Pin__PA__CFG9, CYREG_UDB_PA0_CFG9
 1660              	.set Out_Ail2_Pin__PC, CYREG_PRT0_PC
 1661              	.set Out_Ail2_Pin__PC2, CYREG_PRT0_PC2
 1662              	.set Out_Ail2_Pin__PORT, 0
 1663              	.set Out_Ail2_Pin__PS, CYREG_PRT0_PS
 1664              	.set Out_Ail2_Pin__SHIFT, 0
 1665              	
 1666              	/* Out_Ele1_Pin */
 1667              	.set Out_Ele1_Pin__0__DM__MASK, 0x38
 1668              	.set Out_Ele1_Pin__0__DM__SHIFT, 3
 1669              	.set Out_Ele1_Pin__0__DR, CYREG_PRT0_DR
 1670              	.set Out_Ele1_Pin__0__HSIOM, CYREG_HSIOM_PORT_SEL0
 1671              	.set Out_Ele1_Pin__0__HSIOM_MASK, 0x000000F0
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 77


 1672              	.set Out_Ele1_Pin__0__HSIOM_SHIFT, 4
 1673              	.set Out_Ele1_Pin__0__INTCFG, CYREG_PRT0_INTCFG
 1674              	.set Out_Ele1_Pin__0__INTSTAT, CYREG_PRT0_INTSTAT
 1675              	.set Out_Ele1_Pin__0__MASK, 0x02
 1676              	.set Out_Ele1_Pin__0__PA__CFG0, CYREG_UDB_PA0_CFG0
 1677              	.set Out_Ele1_Pin__0__PA__CFG1, CYREG_UDB_PA0_CFG1
 1678              	.set Out_Ele1_Pin__0__PA__CFG10, CYREG_UDB_PA0_CFG10
 1679              	.set Out_Ele1_Pin__0__PA__CFG11, CYREG_UDB_PA0_CFG11
 1680              	.set Out_Ele1_Pin__0__PA__CFG12, CYREG_UDB_PA0_CFG12
 1681              	.set Out_Ele1_Pin__0__PA__CFG13, CYREG_UDB_PA0_CFG13
 1682              	.set Out_Ele1_Pin__0__PA__CFG14, CYREG_UDB_PA0_CFG14
 1683              	.set Out_Ele1_Pin__0__PA__CFG2, CYREG_UDB_PA0_CFG2
 1684              	.set Out_Ele1_Pin__0__PA__CFG3, CYREG_UDB_PA0_CFG3
 1685              	.set Out_Ele1_Pin__0__PA__CFG4, CYREG_UDB_PA0_CFG4
 1686              	.set Out_Ele1_Pin__0__PA__CFG5, CYREG_UDB_PA0_CFG5
 1687              	.set Out_Ele1_Pin__0__PA__CFG6, CYREG_UDB_PA0_CFG6
 1688              	.set Out_Ele1_Pin__0__PA__CFG7, CYREG_UDB_PA0_CFG7
 1689              	.set Out_Ele1_Pin__0__PA__CFG8, CYREG_UDB_PA0_CFG8
 1690              	.set Out_Ele1_Pin__0__PA__CFG9, CYREG_UDB_PA0_CFG9
 1691              	.set Out_Ele1_Pin__0__PC, CYREG_PRT0_PC
 1692              	.set Out_Ele1_Pin__0__PC2, CYREG_PRT0_PC2
 1693              	.set Out_Ele1_Pin__0__PORT, 0
 1694              	.set Out_Ele1_Pin__0__PS, CYREG_PRT0_PS
 1695              	.set Out_Ele1_Pin__0__SHIFT, 1
 1696              	.set Out_Ele1_Pin__DR, CYREG_PRT0_DR
 1697              	.set Out_Ele1_Pin__INTCFG, CYREG_PRT0_INTCFG
 1698              	.set Out_Ele1_Pin__INTSTAT, CYREG_PRT0_INTSTAT
 1699              	.set Out_Ele1_Pin__MASK, 0x02
 1700              	.set Out_Ele1_Pin__PA__CFG0, CYREG_UDB_PA0_CFG0
 1701              	.set Out_Ele1_Pin__PA__CFG1, CYREG_UDB_PA0_CFG1
 1702              	.set Out_Ele1_Pin__PA__CFG10, CYREG_UDB_PA0_CFG10
 1703              	.set Out_Ele1_Pin__PA__CFG11, CYREG_UDB_PA0_CFG11
 1704              	.set Out_Ele1_Pin__PA__CFG12, CYREG_UDB_PA0_CFG12
 1705              	.set Out_Ele1_Pin__PA__CFG13, CYREG_UDB_PA0_CFG13
 1706              	.set Out_Ele1_Pin__PA__CFG14, CYREG_UDB_PA0_CFG14
 1707              	.set Out_Ele1_Pin__PA__CFG2, CYREG_UDB_PA0_CFG2
 1708              	.set Out_Ele1_Pin__PA__CFG3, CYREG_UDB_PA0_CFG3
 1709              	.set Out_Ele1_Pin__PA__CFG4, CYREG_UDB_PA0_CFG4
 1710              	.set Out_Ele1_Pin__PA__CFG5, CYREG_UDB_PA0_CFG5
 1711              	.set Out_Ele1_Pin__PA__CFG6, CYREG_UDB_PA0_CFG6
 1712              	.set Out_Ele1_Pin__PA__CFG7, CYREG_UDB_PA0_CFG7
 1713              	.set Out_Ele1_Pin__PA__CFG8, CYREG_UDB_PA0_CFG8
 1714              	.set Out_Ele1_Pin__PA__CFG9, CYREG_UDB_PA0_CFG9
 1715              	.set Out_Ele1_Pin__PC, CYREG_PRT0_PC
 1716              	.set Out_Ele1_Pin__PC2, CYREG_PRT0_PC2
 1717              	.set Out_Ele1_Pin__PORT, 0
 1718              	.set Out_Ele1_Pin__PS, CYREG_PRT0_PS
 1719              	.set Out_Ele1_Pin__SHIFT, 1
 1720              	
 1721              	/* Out_Ele2_Pin */
 1722              	.set Out_Ele2_Pin__0__DM__MASK, 0x1C0
 1723              	.set Out_Ele2_Pin__0__DM__SHIFT, 6
 1724              	.set Out_Ele2_Pin__0__DR, CYREG_PRT0_DR
 1725              	.set Out_Ele2_Pin__0__HSIOM, CYREG_HSIOM_PORT_SEL0
 1726              	.set Out_Ele2_Pin__0__HSIOM_MASK, 0x00000F00
 1727              	.set Out_Ele2_Pin__0__HSIOM_SHIFT, 8
 1728              	.set Out_Ele2_Pin__0__INTCFG, CYREG_PRT0_INTCFG
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 78


 1729              	.set Out_Ele2_Pin__0__INTSTAT, CYREG_PRT0_INTSTAT
 1730              	.set Out_Ele2_Pin__0__MASK, 0x04
 1731              	.set Out_Ele2_Pin__0__PA__CFG0, CYREG_UDB_PA0_CFG0
 1732              	.set Out_Ele2_Pin__0__PA__CFG1, CYREG_UDB_PA0_CFG1
 1733              	.set Out_Ele2_Pin__0__PA__CFG10, CYREG_UDB_PA0_CFG10
 1734              	.set Out_Ele2_Pin__0__PA__CFG11, CYREG_UDB_PA0_CFG11
 1735              	.set Out_Ele2_Pin__0__PA__CFG12, CYREG_UDB_PA0_CFG12
 1736              	.set Out_Ele2_Pin__0__PA__CFG13, CYREG_UDB_PA0_CFG13
 1737              	.set Out_Ele2_Pin__0__PA__CFG14, CYREG_UDB_PA0_CFG14
 1738              	.set Out_Ele2_Pin__0__PA__CFG2, CYREG_UDB_PA0_CFG2
 1739              	.set Out_Ele2_Pin__0__PA__CFG3, CYREG_UDB_PA0_CFG3
 1740              	.set Out_Ele2_Pin__0__PA__CFG4, CYREG_UDB_PA0_CFG4
 1741              	.set Out_Ele2_Pin__0__PA__CFG5, CYREG_UDB_PA0_CFG5
 1742              	.set Out_Ele2_Pin__0__PA__CFG6, CYREG_UDB_PA0_CFG6
 1743              	.set Out_Ele2_Pin__0__PA__CFG7, CYREG_UDB_PA0_CFG7
 1744              	.set Out_Ele2_Pin__0__PA__CFG8, CYREG_UDB_PA0_CFG8
 1745              	.set Out_Ele2_Pin__0__PA__CFG9, CYREG_UDB_PA0_CFG9
 1746              	.set Out_Ele2_Pin__0__PC, CYREG_PRT0_PC
 1747              	.set Out_Ele2_Pin__0__PC2, CYREG_PRT0_PC2
 1748              	.set Out_Ele2_Pin__0__PORT, 0
 1749              	.set Out_Ele2_Pin__0__PS, CYREG_PRT0_PS
 1750              	.set Out_Ele2_Pin__0__SHIFT, 2
 1751              	.set Out_Ele2_Pin__DR, CYREG_PRT0_DR
 1752              	.set Out_Ele2_Pin__INTCFG, CYREG_PRT0_INTCFG
 1753              	.set Out_Ele2_Pin__INTSTAT, CYREG_PRT0_INTSTAT
 1754              	.set Out_Ele2_Pin__MASK, 0x04
 1755              	.set Out_Ele2_Pin__PA__CFG0, CYREG_UDB_PA0_CFG0
 1756              	.set Out_Ele2_Pin__PA__CFG1, CYREG_UDB_PA0_CFG1
 1757              	.set Out_Ele2_Pin__PA__CFG10, CYREG_UDB_PA0_CFG10
 1758              	.set Out_Ele2_Pin__PA__CFG11, CYREG_UDB_PA0_CFG11
 1759              	.set Out_Ele2_Pin__PA__CFG12, CYREG_UDB_PA0_CFG12
 1760              	.set Out_Ele2_Pin__PA__CFG13, CYREG_UDB_PA0_CFG13
 1761              	.set Out_Ele2_Pin__PA__CFG14, CYREG_UDB_PA0_CFG14
 1762              	.set Out_Ele2_Pin__PA__CFG2, CYREG_UDB_PA0_CFG2
 1763              	.set Out_Ele2_Pin__PA__CFG3, CYREG_UDB_PA0_CFG3
 1764              	.set Out_Ele2_Pin__PA__CFG4, CYREG_UDB_PA0_CFG4
 1765              	.set Out_Ele2_Pin__PA__CFG5, CYREG_UDB_PA0_CFG5
 1766              	.set Out_Ele2_Pin__PA__CFG6, CYREG_UDB_PA0_CFG6
 1767              	.set Out_Ele2_Pin__PA__CFG7, CYREG_UDB_PA0_CFG7
 1768              	.set Out_Ele2_Pin__PA__CFG8, CYREG_UDB_PA0_CFG8
 1769              	.set Out_Ele2_Pin__PA__CFG9, CYREG_UDB_PA0_CFG9
 1770              	.set Out_Ele2_Pin__PC, CYREG_PRT0_PC
 1771              	.set Out_Ele2_Pin__PC2, CYREG_PRT0_PC2
 1772              	.set Out_Ele2_Pin__PORT, 0
 1773              	.set Out_Ele2_Pin__PS, CYREG_PRT0_PS
 1774              	.set Out_Ele2_Pin__SHIFT, 2
 1775              	
 1776              	/* Tx_Telemetry */
 1777              	.set Tx_Telemetry__0__DM__MASK, 0x7000
 1778              	.set Tx_Telemetry__0__DM__SHIFT, 12
 1779              	.set Tx_Telemetry__0__DR, CYREG_PRT3_DR
 1780              	.set Tx_Telemetry__0__HSIOM, CYREG_HSIOM_PORT_SEL3
 1781              	.set Tx_Telemetry__0__HSIOM_MASK, 0x000F0000
 1782              	.set Tx_Telemetry__0__HSIOM_SHIFT, 16
 1783              	.set Tx_Telemetry__0__INTCFG, CYREG_PRT3_INTCFG
 1784              	.set Tx_Telemetry__0__INTSTAT, CYREG_PRT3_INTSTAT
 1785              	.set Tx_Telemetry__0__MASK, 0x10
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 79


 1786              	.set Tx_Telemetry__0__OUT_SEL, CYREG_UDB_PA3_CFG10
 1787              	.set Tx_Telemetry__0__OUT_SEL_SHIFT, 8
 1788              	.set Tx_Telemetry__0__OUT_SEL_VAL, 3
 1789              	.set Tx_Telemetry__0__PA__CFG0, CYREG_UDB_PA3_CFG0
 1790              	.set Tx_Telemetry__0__PA__CFG1, CYREG_UDB_PA3_CFG1
 1791              	.set Tx_Telemetry__0__PA__CFG10, CYREG_UDB_PA3_CFG10
 1792              	.set Tx_Telemetry__0__PA__CFG11, CYREG_UDB_PA3_CFG11
 1793              	.set Tx_Telemetry__0__PA__CFG12, CYREG_UDB_PA3_CFG12
 1794              	.set Tx_Telemetry__0__PA__CFG13, CYREG_UDB_PA3_CFG13
 1795              	.set Tx_Telemetry__0__PA__CFG14, CYREG_UDB_PA3_CFG14
 1796              	.set Tx_Telemetry__0__PA__CFG2, CYREG_UDB_PA3_CFG2
 1797              	.set Tx_Telemetry__0__PA__CFG3, CYREG_UDB_PA3_CFG3
 1798              	.set Tx_Telemetry__0__PA__CFG4, CYREG_UDB_PA3_CFG4
 1799              	.set Tx_Telemetry__0__PA__CFG5, CYREG_UDB_PA3_CFG5
 1800              	.set Tx_Telemetry__0__PA__CFG6, CYREG_UDB_PA3_CFG6
 1801              	.set Tx_Telemetry__0__PA__CFG7, CYREG_UDB_PA3_CFG7
 1802              	.set Tx_Telemetry__0__PA__CFG8, CYREG_UDB_PA3_CFG8
 1803              	.set Tx_Telemetry__0__PA__CFG9, CYREG_UDB_PA3_CFG9
 1804              	.set Tx_Telemetry__0__PC, CYREG_PRT3_PC
 1805              	.set Tx_Telemetry__0__PC2, CYREG_PRT3_PC2
 1806              	.set Tx_Telemetry__0__PORT, 3
 1807              	.set Tx_Telemetry__0__PS, CYREG_PRT3_PS
 1808              	.set Tx_Telemetry__0__SHIFT, 4
 1809              	.set Tx_Telemetry__DR, CYREG_PRT3_DR
 1810              	.set Tx_Telemetry__INTCFG, CYREG_PRT3_INTCFG
 1811              	.set Tx_Telemetry__INTSTAT, CYREG_PRT3_INTSTAT
 1812              	.set Tx_Telemetry__MASK, 0x10
 1813              	.set Tx_Telemetry__PA__CFG0, CYREG_UDB_PA3_CFG0
 1814              	.set Tx_Telemetry__PA__CFG1, CYREG_UDB_PA3_CFG1
 1815              	.set Tx_Telemetry__PA__CFG10, CYREG_UDB_PA3_CFG10
 1816              	.set Tx_Telemetry__PA__CFG11, CYREG_UDB_PA3_CFG11
 1817              	.set Tx_Telemetry__PA__CFG12, CYREG_UDB_PA3_CFG12
 1818              	.set Tx_Telemetry__PA__CFG13, CYREG_UDB_PA3_CFG13
 1819              	.set Tx_Telemetry__PA__CFG14, CYREG_UDB_PA3_CFG14
 1820              	.set Tx_Telemetry__PA__CFG2, CYREG_UDB_PA3_CFG2
 1821              	.set Tx_Telemetry__PA__CFG3, CYREG_UDB_PA3_CFG3
 1822              	.set Tx_Telemetry__PA__CFG4, CYREG_UDB_PA3_CFG4
 1823              	.set Tx_Telemetry__PA__CFG5, CYREG_UDB_PA3_CFG5
 1824              	.set Tx_Telemetry__PA__CFG6, CYREG_UDB_PA3_CFG6
 1825              	.set Tx_Telemetry__PA__CFG7, CYREG_UDB_PA3_CFG7
 1826              	.set Tx_Telemetry__PA__CFG8, CYREG_UDB_PA3_CFG8
 1827              	.set Tx_Telemetry__PA__CFG9, CYREG_UDB_PA3_CFG9
 1828              	.set Tx_Telemetry__PC, CYREG_PRT3_PC
 1829              	.set Tx_Telemetry__PC2, CYREG_PRT3_PC2
 1830              	.set Tx_Telemetry__PORT, 3
 1831              	.set Tx_Telemetry__PS, CYREG_PRT3_PS
 1832              	.set Tx_Telemetry__SHIFT, 4
 1833              	
 1834              	/* Miscellaneous */
 1835              	.set CYDEV_BCLK__HFCLK__HZ, 24000000
 1836              	.set CYDEV_BCLK__HFCLK__KHZ, 24000
 1837              	.set CYDEV_BCLK__HFCLK__MHZ, 24
 1838              	.set CYDEV_BCLK__SYSCLK__HZ, 24000000
 1839              	.set CYDEV_BCLK__SYSCLK__KHZ, 24000
 1840              	.set CYDEV_BCLK__SYSCLK__MHZ, 24
 1841              	.set CYDEV_CHIP_DIE_LEOPARD, 1
 1842              	.set CYDEV_CHIP_DIE_PANTHER, 6
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 80


 1843              	.set CYDEV_CHIP_DIE_PSOC4A, 3
 1844              	.set CYDEV_CHIP_DIE_PSOC5LP, 5
 1845              	.set CYDEV_CHIP_DIE_UNKNOWN, 0
 1846              	.set CYDEV_CHIP_FAMILY_PSOC3, 1
 1847              	.set CYDEV_CHIP_FAMILY_PSOC4, 2
 1848              	.set CYDEV_CHIP_FAMILY_PSOC5, 3
 1849              	.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
 1850              	.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC4
 1851              	.set CYDEV_CHIP_JTAG_ID, 0x04C81193
 1852              	.set CYDEV_CHIP_MEMBER_3A, 1
 1853              	.set CYDEV_CHIP_MEMBER_4A, 3
 1854              	.set CYDEV_CHIP_MEMBER_4D, 2
 1855              	.set CYDEV_CHIP_MEMBER_4F, 4
 1856              	.set CYDEV_CHIP_MEMBER_5A, 6
 1857              	.set CYDEV_CHIP_MEMBER_5B, 5
 1858              	.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
 1859              	.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_4A
 1860              	.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
 1861              	.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
 1862              	.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
 1863              	.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
 1864              	.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
 1865              	.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
 1866              	.set CYDEV_CHIP_REV_PANTHER_ES0, 0
 1867              	.set CYDEV_CHIP_REV_PANTHER_ES1, 1
 1868              	.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
 1869              	.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
 1870              	.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
 1871              	.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
 1872              	.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
 1873              	.set CYDEV_CHIP_REVISION_3A_ES1, 0
 1874              	.set CYDEV_CHIP_REVISION_3A_ES2, 1
 1875              	.set CYDEV_CHIP_REVISION_3A_ES3, 3
 1876              	.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
 1877              	.set CYDEV_CHIP_REVISION_4A_ES0, 17
 1878              	.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
 1879              	.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
 1880              	.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
 1881              	.set CYDEV_CHIP_REVISION_5A_ES0, 0
 1882              	.set CYDEV_CHIP_REVISION_5A_ES1, 1
 1883              	.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
 1884              	.set CYDEV_CHIP_REVISION_5B_ES0, 0
 1885              	.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
 1886              	.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_4A_PRODUCTION
 1887              	.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
 1888              	.set CYDEV_CONFIG_READ_ACCELERATOR, 1
 1889              	.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
 1890              	.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
 1891              	.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
 1892              	.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
 1893              	.set CYDEV_CONFIGURATION_COMPRESSED, 1
 1894              	.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
 1895              	.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
 1896              	.set CYDEV_CONFIGURATION_MODE_DMA, 2
 1897              	.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
 1898              	.set CYDEV_DEBUG_PROTECT_KILL, 4
 1899              	.set CYDEV_DEBUG_PROTECT_OPEN, 1
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 81


 1900              	.set CYDEV_DEBUG_PROTECT, CYDEV_DEBUG_PROTECT_OPEN
 1901              	.set CYDEV_DEBUG_PROTECT_PROTECTED, 2
 1902              	.set CYDEV_DEBUGGING_DPS_Disable, 3
 1903              	.set CYDEV_DEBUGGING_DPS_SWD, 2
 1904              	.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD
 1905              	.set CYDEV_DEBUGGING_ENABLE, 1
 1906              	.set CYDEV_HEAP_SIZE, 0x0100
 1907              	.set CYDEV_PROJ_TYPE, 2
 1908              	.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
 1909              	.set CYDEV_PROJ_TYPE_LOADABLE, 2
 1910              	.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
 1911              	.set CYDEV_PROJ_TYPE_STANDARD, 0
 1912              	.set CYDEV_STACK_SIZE, 0x0400
 1913              	.set CYDEV_USE_BUNDLED_CMSIS, 1
 1914              	.set CYDEV_VARIABLE_VDDA, 1
 1915              	.set CYDEV_VDDA_MV, 3300
 1916              	.set CYDEV_VDDD_MV, 3300
 1917              	.set CYIPBLOCK_M0S8_CTBM_VERSION, 0
 1918              	.set CYIPBLOCK_m0s8cpuss_VERSION, 0
 1919              	.set CYIPBLOCK_m0s8csd_VERSION, 0
 1920              	.set CYIPBLOCK_m0s8gpio2_VERSION, 0
 1921              	.set CYIPBLOCK_m0s8hsiom4a_VERSION, 0
 1922              	.set CYIPBLOCK_m0s8lcd_VERSION, 0
 1923              	.set CYIPBLOCK_m0s8lpcomp_VERSION, 0
 1924              	.set CYIPBLOCK_m0s8pclk_VERSION, 0
 1925              	.set CYIPBLOCK_m0s8sar_VERSION, 0
 1926              	.set CYIPBLOCK_m0s8scb_VERSION, 0
 1927              	.set CYIPBLOCK_m0s8srssv2_VERSION, 1
 1928              	.set CYIPBLOCK_m0s8tcpwm_VERSION, 0
 1929              	.set CYIPBLOCK_m0s8udbif_VERSION, 0
 1930              	.set CYIPBLOCK_S8_GPIO_VERSION, 2
 1931              	.set CYDEV_BOOTLOADER_ENABLE, 0
 1932              	.endif
  19              	
  20              	
  21              	/*******************************************************************************
  22              	* Function Name: CyDelayCycles
  23              	********************************************************************************
  24              	*
  25              	* Summary:
  26              	*  Delays for the specified number of cycles.
  27              	*
  28              	* Parameters:
  29              	*  uint32 cycles: number of cycles to delay.
  30              	*
  31              	* Return:
  32              	*  None
  33              	*
  34              	*******************************************************************************/
  35              	/* void CyDelayCycles(uint32 cycles) */
  36              	.align 3                    /* Align to 8 byte boundary (2^n) */
  37              	.global CyDelayCycles
  38              	.func CyDelayCycles, CyDelayCycles
  39              	.type CyDelayCycles, %function
  40              	.thumb_func
  41              	CyDelayCycles:              /* cycles bytes */
  42 0000 0230     	    ADDS r0, r0, #2         /*    1    2    Round to nearest multiple of 4 */
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 82


  43 0002 8008     	    LSRS r0, r0, #2         /*    1    2    Divide by 4 and set flags */
  44 0004 04D0     	    BEQ CyDelayCycles_done  /*    2    2    Skip if 0 */
  45              	.IF ((CYIPBLOCK_m0s8cpussv2_VERSION == 1) && (CYIPBLOCK_m0s8srssv2_VERSION == 1))
  46              	    /* If device is using CPUSSv2 and SRSSv2 leave loop unaligned */
  47              	.ELSE
  48 0006 C046     	    NOP                     /*    1    2    Loop alignment padding */
  49              	.ENDIF
  50              	CyDelayCycles_loop:
  51 0008 0138     	    SUBS r0, r0, #1         /*    1    2   Decrement counter */ 
  52 000a FDD1     	    BNE CyDelayCycles_loop  /*    3    2   3 CPU cycles (if branche is taken)*/
  53 000c C046     	    NOP                     /*    1    2    Loop alignment padding */
  54 000e C046     	    NOP                     /*    1    2    Loop alignment padding */
  55              	CyDelayCycles_done:
  56 0010 C046     	    NOP                     /*    1    2    Loop alignment padding */
  57 0012 7047     	    BX lr                   /*    3    2 */
  58              	.endfunc
  59              	
  60              	
  61              	/*******************************************************************************
  62              	* Function Name: CyEnterCriticalSection
  63              	********************************************************************************
  64              	*
  65              	* Summary:
  66              	*  CyEnterCriticalSection disables interrupts and returns a value indicating
  67              	*  whether interrupts were previously enabled (the actual value depends on
  68              	*  whether the device is PSoC 3 or PSoC 5).
  69              	*
  70              	*  Note Implementation of CyEnterCriticalSection manipulates the IRQ enable bit
  71              	*  with interrupts still enabled. The test and set of the interrupt bits is not
  72              	*  atomic; this is true for both PSoC 3 and PSoC 5. Therefore, to avoid a
  73              	*  corrupting processor state, it must be the policy that all interrupt routines
  74              	*  restore the interrupt enable bits as they were found on entry.
  75              	*
  76              	* Parameters:
  77              	*  None
  78              	*
  79              	* Return:
  80              	*  uint8
  81              	*   Returns 0 if interrupts were previously enabled or 1 if interrupts
  82              	*   were previously disabled.
  83              	*
  84              	*******************************************************************************/
  85              	/* uint8 CyEnterCriticalSection(void) */
  86              	.global CyEnterCriticalSection
  87              	.func CyEnterCriticalSection, CyEnterCriticalSection
  88              	.type CyEnterCriticalSection, %function
  89              	.thumb_func
  90              	CyEnterCriticalSection:
  91 0014 EFF31080 	    MRS r0, PRIMASK         /* Save and return interrupt state */
  92 0018 72B6     	    CPSID I                 /* Disable interrupts */
  93 001a 7047     	    BX lr
  94              	.endfunc
  95              	
  96              	
  97              	/*******************************************************************************
  98              	* Function Name: CyExitCriticalSection
  99              	********************************************************************************
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 83


 100              	*
 101              	* Summary:
 102              	*  CyExitCriticalSection re-enables interrupts if they were enabled before
 103              	*  CyEnterCriticalSection was called. The argument should be the value returned
 104              	*  from CyEnterCriticalSection.
 105              	*
 106              	* Parameters:
 107              	*  uint8 savedIntrStatus:
 108              	*   Saved interrupt status returned by the CyEnterCriticalSection function.
 109              	*
 110              	* Return:
 111              	*  None
 112              	*
 113              	*******************************************************************************/
 114              	/* void CyExitCriticalSection(uint8 savedIntrStatus) */
 115              	.global CyExitCriticalSection
 116              	.func CyExitCriticalSection, CyExitCriticalSection
 117              	.type CyExitCriticalSection, %function
 118              	.thumb_func
 119              	CyExitCriticalSection:
 120 001c 80F31088 	    MSR PRIMASK, r0         /* Restore interrupt state */
 121 0020 7047     	    BX lr
 122              	.endfunc
 123              	
 124 0022 C046C046 	.end
 124      C046
