\hypertarget{union__hw__pit__tflgn}{}\section{\+\_\+hw\+\_\+pit\+\_\+tflgn Union Reference}
\label{union__hw__pit__tflgn}\index{\+\_\+hw\+\_\+pit\+\_\+tflgn@{\+\_\+hw\+\_\+pit\+\_\+tflgn}}


H\+W\+\_\+\+P\+I\+T\+\_\+\+T\+F\+L\+Gn -\/ Timer Flag Register (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+pit.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__pit__tflgn_1_1__hw__pit__tflgn__bitfields}{\+\_\+hw\+\_\+pit\+\_\+tflgn\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t {\bfseries U}\hypertarget{union__hw__pit__tflgn_aa4dda12a596b687192a7418d2bbc047f}{}\label{union__hw__pit__tflgn_aa4dda12a596b687192a7418d2bbc047f}

\item 
struct \hyperlink{struct__hw__pit__tflgn_1_1__hw__pit__tflgn__bitfields}{\+\_\+hw\+\_\+pit\+\_\+tflgn\+::\+\_\+hw\+\_\+pit\+\_\+tflgn\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__pit__tflgn_a85e70527d8c5fe533acab85be531bfd5}{}\label{union__hw__pit__tflgn_a85e70527d8c5fe533acab85be531bfd5}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+P\+I\+T\+\_\+\+T\+F\+L\+Gn -\/ Timer Flag Register (RW) 

Reset value\+: 0x00000000U

These registers hold the P\+IT interrupt flags. 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+pit.\+h\end{DoxyCompactItemize}
