// Seed: 2441517624
module module_0;
  assign id_1 = 1;
  assign module_1.type_13 = 0;
  wire id_2;
endmodule
module module_1 (
    input wor id_0,
    input wire id_1,
    input uwire id_2,
    input uwire id_3,
    output logic id_4,
    output wand id_5,
    input tri0 id_6,
    output wire id_7,
    input wand id_8,
    input supply0 id_9,
    input wire id_10,
    input wor id_11,
    input supply0 id_12,
    input tri1 id_13,
    input tri1 id_14,
    input uwire id_15,
    input uwire id_16,
    output wire id_17,
    input wor id_18,
    input uwire id_19,
    input tri id_20,
    output wire id_21,
    output wor id_22,
    input wor id_23,
    input wire id_24,
    input supply1 id_25,
    input wor id_26,
    input supply0 id_27,
    input wire id_28,
    input wand id_29,
    input tri0 void id_30,
    input wire id_31,
    input supply1 id_32,
    input supply1 id_33,
    input uwire id_34
);
  module_0 modCall_1 ();
  assign id_4 = 1;
  tri1 id_36;
  assign id_36 = id_8;
  final id_4 <= id_30 - id_24;
  assign id_22 = 1;
endmodule
