// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module SABR_pow_generic_double_s (
        ap_clk,
        ap_rst,
        base_r,
        exp,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [63:0] base_r;
input  [63:0] exp;
output  [63:0] ap_return;
input   ap_ce;

reg[63:0] ap_return;

wire   [5:0] pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_address0;
wire   [5:0] pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_q0;
wire   [5:0] pow_reduce_anonymous_namespace_log0_lut_table_array_address0;
wire   [108:0] pow_reduce_anonymous_namespace_log0_lut_table_array_q0;
wire   [3:0] pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_address0;
wire   [104:0] pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_q0;
wire   [5:0] pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_address0;
wire   [101:0] pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_q0;
wire   [5:0] pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_address0;
wire   [96:0] pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_q0;
wire   [5:0] pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_address0;
wire   [91:0] pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_q0;
wire   [5:0] pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_address0;
wire   [86:0] pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_q0;
wire   [5:0] pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_address0;
wire   [81:0] pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_q0;
wire   [5:0] pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_address0;
wire   [76:0] pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_q0;
wire   [7:0] pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_address0;
wire   [57:0] pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_q0;
wire   [7:0] pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_address0;
wire   [25:0] pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_q0;
wire   [7:0] pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_address1;
wire   [25:0] pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_q1;
wire   [7:0] pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_address0;
wire   [41:0] pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_q0;
reg   [63:0] exp_read_reg_2909;
wire    ap_block_pp0_stage0_11001;
reg   [63:0] exp_read_reg_2909_pp0_iter1_reg;
reg   [63:0] exp_read_reg_2909_pp0_iter2_reg;
reg   [63:0] exp_read_reg_2909_pp0_iter3_reg;
reg   [63:0] exp_read_reg_2909_pp0_iter4_reg;
reg   [63:0] exp_read_reg_2909_pp0_iter5_reg;
reg   [63:0] exp_read_reg_2909_pp0_iter6_reg;
reg   [63:0] exp_read_reg_2909_pp0_iter7_reg;
reg   [63:0] exp_read_reg_2909_pp0_iter8_reg;
reg   [63:0] exp_read_reg_2909_pp0_iter9_reg;
reg   [63:0] exp_read_reg_2909_pp0_iter10_reg;
reg   [63:0] exp_read_reg_2909_pp0_iter11_reg;
reg   [63:0] exp_read_reg_2909_pp0_iter12_reg;
reg   [63:0] exp_read_reg_2909_pp0_iter13_reg;
reg   [63:0] exp_read_reg_2909_pp0_iter14_reg;
reg   [63:0] exp_read_reg_2909_pp0_iter15_reg;
reg   [63:0] exp_read_reg_2909_pp0_iter16_reg;
reg   [63:0] exp_read_reg_2909_pp0_iter17_reg;
reg   [63:0] exp_read_reg_2909_pp0_iter18_reg;
reg   [63:0] exp_read_reg_2909_pp0_iter19_reg;
reg   [63:0] exp_read_reg_2909_pp0_iter20_reg;
reg   [63:0] exp_read_reg_2909_pp0_iter21_reg;
reg   [63:0] exp_read_reg_2909_pp0_iter22_reg;
reg   [63:0] exp_read_reg_2909_pp0_iter23_reg;
reg   [63:0] exp_read_reg_2909_pp0_iter24_reg;
reg   [63:0] exp_read_reg_2909_pp0_iter25_reg;
reg   [63:0] exp_read_reg_2909_pp0_iter26_reg;
reg   [63:0] exp_read_reg_2909_pp0_iter27_reg;
reg   [63:0] exp_read_reg_2909_pp0_iter28_reg;
reg   [63:0] exp_read_reg_2909_pp0_iter29_reg;
reg   [63:0] exp_read_reg_2909_pp0_iter30_reg;
reg   [63:0] exp_read_reg_2909_pp0_iter31_reg;
reg   [63:0] exp_read_reg_2909_pp0_iter32_reg;
reg   [63:0] exp_read_reg_2909_pp0_iter33_reg;
reg   [63:0] exp_read_reg_2909_pp0_iter34_reg;
reg   [63:0] exp_read_reg_2909_pp0_iter35_reg;
reg   [63:0] exp_read_reg_2909_pp0_iter36_reg;
reg   [63:0] exp_read_reg_2909_pp0_iter37_reg;
reg   [63:0] exp_read_reg_2909_pp0_iter38_reg;
reg   [63:0] exp_read_reg_2909_pp0_iter39_reg;
reg   [63:0] exp_read_reg_2909_pp0_iter40_reg;
reg   [63:0] exp_read_reg_2909_pp0_iter41_reg;
reg   [63:0] exp_read_reg_2909_pp0_iter42_reg;
reg   [63:0] exp_read_reg_2909_pp0_iter43_reg;
reg   [63:0] exp_read_reg_2909_pp0_iter44_reg;
reg   [63:0] exp_read_reg_2909_pp0_iter45_reg;
reg   [63:0] exp_read_reg_2909_pp0_iter46_reg;
reg   [63:0] exp_read_reg_2909_pp0_iter47_reg;
reg   [63:0] exp_read_reg_2909_pp0_iter48_reg;
reg   [63:0] exp_read_reg_2909_pp0_iter49_reg;
reg   [10:0] bs_exp_reg_2914;
reg   [10:0] bs_exp_reg_2914_pp0_iter1_reg;
reg   [10:0] bs_exp_reg_2914_pp0_iter2_reg;
reg   [10:0] bs_exp_reg_2914_pp0_iter3_reg;
reg   [10:0] bs_exp_reg_2914_pp0_iter4_reg;
reg   [10:0] bs_exp_reg_2914_pp0_iter5_reg;
reg   [10:0] bs_exp_reg_2914_pp0_iter6_reg;
reg   [10:0] bs_exp_reg_2914_pp0_iter7_reg;
reg   [10:0] bs_exp_reg_2914_pp0_iter8_reg;
reg   [10:0] bs_exp_reg_2914_pp0_iter9_reg;
reg   [10:0] bs_exp_reg_2914_pp0_iter10_reg;
reg   [10:0] bs_exp_reg_2914_pp0_iter11_reg;
reg   [10:0] bs_exp_reg_2914_pp0_iter12_reg;
reg   [10:0] bs_exp_reg_2914_pp0_iter13_reg;
reg   [10:0] bs_exp_reg_2914_pp0_iter14_reg;
reg   [10:0] bs_exp_reg_2914_pp0_iter15_reg;
reg   [10:0] bs_exp_reg_2914_pp0_iter16_reg;
reg   [10:0] bs_exp_reg_2914_pp0_iter17_reg;
reg   [10:0] bs_exp_reg_2914_pp0_iter18_reg;
reg   [10:0] bs_exp_reg_2914_pp0_iter19_reg;
reg   [10:0] bs_exp_reg_2914_pp0_iter20_reg;
reg   [10:0] bs_exp_reg_2914_pp0_iter21_reg;
reg   [10:0] bs_exp_reg_2914_pp0_iter22_reg;
reg   [10:0] bs_exp_reg_2914_pp0_iter23_reg;
reg   [10:0] bs_exp_reg_2914_pp0_iter24_reg;
reg   [10:0] bs_exp_reg_2914_pp0_iter25_reg;
reg   [10:0] bs_exp_reg_2914_pp0_iter26_reg;
reg   [10:0] bs_exp_reg_2914_pp0_iter27_reg;
reg   [10:0] bs_exp_reg_2914_pp0_iter28_reg;
reg   [10:0] bs_exp_reg_2914_pp0_iter29_reg;
reg   [10:0] bs_exp_reg_2914_pp0_iter30_reg;
reg   [10:0] bs_exp_reg_2914_pp0_iter31_reg;
reg   [10:0] bs_exp_reg_2914_pp0_iter32_reg;
reg   [10:0] bs_exp_reg_2914_pp0_iter33_reg;
reg   [10:0] bs_exp_reg_2914_pp0_iter34_reg;
reg   [10:0] bs_exp_reg_2914_pp0_iter35_reg;
reg   [10:0] bs_exp_reg_2914_pp0_iter36_reg;
reg   [10:0] bs_exp_reg_2914_pp0_iter37_reg;
reg   [10:0] bs_exp_reg_2914_pp0_iter38_reg;
reg   [10:0] bs_exp_reg_2914_pp0_iter39_reg;
reg   [10:0] bs_exp_reg_2914_pp0_iter40_reg;
reg   [10:0] bs_exp_reg_2914_pp0_iter41_reg;
reg   [10:0] bs_exp_reg_2914_pp0_iter42_reg;
reg   [10:0] bs_exp_reg_2914_pp0_iter43_reg;
wire   [51:0] bs_sig_fu_674_p1;
reg   [51:0] bs_sig_reg_2921;
reg   [0:0] tmp_reg_2929;
reg   [0:0] tmp_reg_2929_pp0_iter1_reg;
reg   [0:0] tmp_reg_2929_pp0_iter2_reg;
reg   [0:0] tmp_reg_2929_pp0_iter3_reg;
reg   [0:0] tmp_reg_2929_pp0_iter4_reg;
reg   [0:0] tmp_reg_2929_pp0_iter5_reg;
reg   [0:0] tmp_reg_2929_pp0_iter6_reg;
reg   [0:0] tmp_reg_2929_pp0_iter7_reg;
reg   [0:0] tmp_reg_2929_pp0_iter8_reg;
reg   [0:0] tmp_reg_2929_pp0_iter9_reg;
reg   [0:0] tmp_reg_2929_pp0_iter10_reg;
reg   [0:0] tmp_reg_2929_pp0_iter11_reg;
reg   [0:0] tmp_reg_2929_pp0_iter12_reg;
reg   [0:0] tmp_reg_2929_pp0_iter13_reg;
reg   [0:0] tmp_reg_2929_pp0_iter14_reg;
reg   [0:0] tmp_reg_2929_pp0_iter15_reg;
reg   [0:0] tmp_reg_2929_pp0_iter16_reg;
reg   [0:0] tmp_reg_2929_pp0_iter17_reg;
reg   [0:0] tmp_reg_2929_pp0_iter18_reg;
reg   [0:0] tmp_reg_2929_pp0_iter19_reg;
reg   [0:0] tmp_reg_2929_pp0_iter20_reg;
reg   [0:0] tmp_reg_2929_pp0_iter21_reg;
reg   [0:0] tmp_reg_2929_pp0_iter22_reg;
reg   [0:0] tmp_reg_2929_pp0_iter23_reg;
reg   [0:0] tmp_reg_2929_pp0_iter24_reg;
reg   [0:0] tmp_reg_2929_pp0_iter25_reg;
reg   [0:0] tmp_reg_2929_pp0_iter26_reg;
reg   [0:0] tmp_reg_2929_pp0_iter27_reg;
reg   [0:0] tmp_reg_2929_pp0_iter28_reg;
reg   [0:0] tmp_reg_2929_pp0_iter29_reg;
reg   [0:0] tmp_reg_2929_pp0_iter30_reg;
reg   [0:0] tmp_reg_2929_pp0_iter31_reg;
reg   [0:0] tmp_reg_2929_pp0_iter32_reg;
reg   [0:0] tmp_reg_2929_pp0_iter33_reg;
reg   [0:0] tmp_reg_2929_pp0_iter34_reg;
reg   [0:0] tmp_reg_2929_pp0_iter35_reg;
reg   [0:0] tmp_reg_2929_pp0_iter36_reg;
reg   [0:0] tmp_reg_2929_pp0_iter37_reg;
reg   [0:0] tmp_reg_2929_pp0_iter38_reg;
reg   [0:0] tmp_reg_2929_pp0_iter39_reg;
reg   [0:0] tmp_reg_2929_pp0_iter40_reg;
reg   [0:0] tmp_reg_2929_pp0_iter41_reg;
reg   [0:0] tmp_reg_2929_pp0_iter42_reg;
reg   [0:0] tmp_reg_2929_pp0_iter43_reg;
reg   [0:0] tmp_reg_2929_pp0_iter44_reg;
reg   [0:0] tmp_reg_2929_pp0_iter45_reg;
reg   [0:0] tmp_reg_2929_pp0_iter46_reg;
reg   [0:0] tmp_reg_2929_pp0_iter47_reg;
reg   [0:0] tmp_reg_2929_pp0_iter48_reg;
reg   [0:0] tmp_reg_2929_pp0_iter49_reg;
reg   [0:0] tmp_5_reg_2936;
reg   [0:0] tmp_5_reg_2936_pp0_iter1_reg;
reg   [0:0] tmp_5_reg_2936_pp0_iter2_reg;
reg   [0:0] tmp_5_reg_2936_pp0_iter3_reg;
reg   [0:0] tmp_5_reg_2936_pp0_iter4_reg;
reg   [0:0] tmp_5_reg_2936_pp0_iter5_reg;
reg   [0:0] tmp_5_reg_2936_pp0_iter6_reg;
reg   [0:0] tmp_5_reg_2936_pp0_iter7_reg;
reg   [0:0] tmp_5_reg_2936_pp0_iter8_reg;
reg   [0:0] tmp_5_reg_2936_pp0_iter9_reg;
reg   [0:0] tmp_5_reg_2936_pp0_iter10_reg;
reg   [0:0] tmp_5_reg_2936_pp0_iter11_reg;
reg   [0:0] tmp_5_reg_2936_pp0_iter12_reg;
reg   [0:0] tmp_5_reg_2936_pp0_iter13_reg;
reg   [0:0] tmp_5_reg_2936_pp0_iter14_reg;
reg   [0:0] tmp_5_reg_2936_pp0_iter15_reg;
reg   [0:0] tmp_5_reg_2936_pp0_iter16_reg;
reg   [0:0] tmp_5_reg_2936_pp0_iter17_reg;
reg   [0:0] tmp_5_reg_2936_pp0_iter18_reg;
reg   [0:0] tmp_5_reg_2936_pp0_iter19_reg;
reg   [0:0] tmp_5_reg_2936_pp0_iter20_reg;
reg   [0:0] tmp_5_reg_2936_pp0_iter21_reg;
reg   [0:0] tmp_5_reg_2936_pp0_iter22_reg;
reg   [0:0] tmp_5_reg_2936_pp0_iter23_reg;
reg   [0:0] tmp_5_reg_2936_pp0_iter24_reg;
reg   [0:0] tmp_5_reg_2936_pp0_iter25_reg;
reg   [0:0] tmp_5_reg_2936_pp0_iter26_reg;
reg   [0:0] tmp_5_reg_2936_pp0_iter27_reg;
reg   [0:0] tmp_5_reg_2936_pp0_iter28_reg;
reg   [0:0] tmp_5_reg_2936_pp0_iter29_reg;
reg   [0:0] tmp_5_reg_2936_pp0_iter30_reg;
reg   [0:0] tmp_5_reg_2936_pp0_iter31_reg;
reg   [0:0] tmp_5_reg_2936_pp0_iter32_reg;
reg   [0:0] tmp_5_reg_2936_pp0_iter33_reg;
reg   [0:0] tmp_5_reg_2936_pp0_iter34_reg;
reg   [0:0] tmp_5_reg_2936_pp0_iter35_reg;
reg   [0:0] tmp_5_reg_2936_pp0_iter36_reg;
reg   [0:0] tmp_5_reg_2936_pp0_iter37_reg;
reg   [0:0] tmp_5_reg_2936_pp0_iter38_reg;
reg   [0:0] tmp_5_reg_2936_pp0_iter39_reg;
reg   [0:0] tmp_5_reg_2936_pp0_iter40_reg;
reg   [0:0] tmp_5_reg_2936_pp0_iter41_reg;
reg   [0:0] tmp_5_reg_2936_pp0_iter42_reg;
reg   [0:0] tmp_5_reg_2936_pp0_iter43_reg;
wire   [63:0] zext_ln502_fu_704_p1;
reg   [63:0] zext_ln502_reg_2942;
reg   [63:0] zext_ln502_reg_2942_pp0_iter1_reg;
reg   [63:0] zext_ln502_reg_2942_pp0_iter2_reg;
reg   [63:0] zext_ln502_reg_2942_pp0_iter3_reg;
reg   [63:0] zext_ln502_reg_2942_pp0_iter4_reg;
reg   [63:0] zext_ln502_reg_2942_pp0_iter5_reg;
reg   [63:0] zext_ln502_reg_2942_pp0_iter6_reg;
reg   [63:0] zext_ln502_reg_2942_pp0_iter7_reg;
reg   [63:0] zext_ln502_reg_2942_pp0_iter8_reg;
reg   [63:0] zext_ln502_reg_2942_pp0_iter9_reg;
reg   [63:0] zext_ln502_reg_2942_pp0_iter10_reg;
reg   [63:0] zext_ln502_reg_2942_pp0_iter11_reg;
reg   [63:0] zext_ln502_reg_2942_pp0_iter12_reg;
reg   [63:0] zext_ln502_reg_2942_pp0_iter13_reg;
reg   [63:0] zext_ln502_reg_2942_pp0_iter14_reg;
reg   [63:0] zext_ln502_reg_2942_pp0_iter15_reg;
reg   [63:0] zext_ln502_reg_2942_pp0_iter16_reg;
reg   [63:0] zext_ln502_reg_2942_pp0_iter17_reg;
reg   [63:0] zext_ln502_reg_2942_pp0_iter18_reg;
reg   [63:0] zext_ln502_reg_2942_pp0_iter19_reg;
reg   [63:0] zext_ln502_reg_2942_pp0_iter20_reg;
reg   [63:0] zext_ln502_reg_2942_pp0_iter21_reg;
reg   [63:0] zext_ln502_reg_2942_pp0_iter22_reg;
reg   [63:0] zext_ln502_reg_2942_pp0_iter23_reg;
reg   [63:0] zext_ln502_reg_2942_pp0_iter24_reg;
reg   [63:0] zext_ln502_reg_2942_pp0_iter25_reg;
reg   [63:0] zext_ln502_reg_2942_pp0_iter26_reg;
reg   [63:0] zext_ln502_reg_2942_pp0_iter27_reg;
reg   [63:0] zext_ln502_reg_2942_pp0_iter28_reg;
reg   [63:0] zext_ln502_reg_2942_pp0_iter29_reg;
reg   [63:0] zext_ln502_reg_2942_pp0_iter30_reg;
reg   [63:0] zext_ln502_reg_2942_pp0_iter31_reg;
reg   [63:0] zext_ln502_reg_2942_pp0_iter32_reg;
reg   [63:0] zext_ln502_reg_2942_pp0_iter33_reg;
reg   [63:0] zext_ln502_reg_2942_pp0_iter34_reg;
reg   [63:0] zext_ln502_reg_2942_pp0_iter35_reg;
reg   [63:0] zext_ln502_reg_2942_pp0_iter36_reg;
reg   [63:0] zext_ln502_reg_2942_pp0_iter37_reg;
reg   [63:0] zext_ln502_reg_2942_pp0_iter38_reg;
reg   [63:0] zext_ln502_reg_2942_pp0_iter39_reg;
reg   [63:0] zext_ln502_reg_2942_pp0_iter40_reg;
reg   [63:0] zext_ln502_reg_2942_pp0_iter41_reg;
reg   [63:0] zext_ln502_reg_2942_pp0_iter42_reg;
reg   [63:0] zext_ln502_reg_2942_pp0_iter43_reg;
reg   [63:0] zext_ln502_reg_2942_pp0_iter44_reg;
reg   [63:0] zext_ln502_reg_2942_pp0_iter45_reg;
reg   [63:0] zext_ln502_reg_2942_pp0_iter46_reg;
wire   [0:0] icmp_ln340_1_fu_709_p2;
reg   [0:0] icmp_ln340_1_reg_2952;
reg   [0:0] icmp_ln340_1_reg_2952_pp0_iter2_reg;
reg   [0:0] icmp_ln340_1_reg_2952_pp0_iter3_reg;
reg   [0:0] icmp_ln340_1_reg_2952_pp0_iter4_reg;
reg   [0:0] icmp_ln340_1_reg_2952_pp0_iter5_reg;
reg   [0:0] icmp_ln340_1_reg_2952_pp0_iter6_reg;
reg   [0:0] icmp_ln340_1_reg_2952_pp0_iter7_reg;
reg   [0:0] icmp_ln340_1_reg_2952_pp0_iter8_reg;
reg   [0:0] icmp_ln340_1_reg_2952_pp0_iter9_reg;
reg   [0:0] icmp_ln340_1_reg_2952_pp0_iter10_reg;
reg   [0:0] icmp_ln340_1_reg_2952_pp0_iter11_reg;
reg   [0:0] icmp_ln340_1_reg_2952_pp0_iter12_reg;
reg   [0:0] icmp_ln340_1_reg_2952_pp0_iter13_reg;
reg   [0:0] icmp_ln340_1_reg_2952_pp0_iter14_reg;
reg   [0:0] icmp_ln340_1_reg_2952_pp0_iter15_reg;
reg   [0:0] icmp_ln340_1_reg_2952_pp0_iter16_reg;
reg   [0:0] icmp_ln340_1_reg_2952_pp0_iter17_reg;
reg   [0:0] icmp_ln340_1_reg_2952_pp0_iter18_reg;
reg   [0:0] icmp_ln340_1_reg_2952_pp0_iter19_reg;
reg   [0:0] icmp_ln340_1_reg_2952_pp0_iter20_reg;
reg   [0:0] icmp_ln340_1_reg_2952_pp0_iter21_reg;
reg   [0:0] icmp_ln340_1_reg_2952_pp0_iter22_reg;
reg   [0:0] icmp_ln340_1_reg_2952_pp0_iter23_reg;
reg   [0:0] icmp_ln340_1_reg_2952_pp0_iter24_reg;
reg   [0:0] icmp_ln340_1_reg_2952_pp0_iter25_reg;
reg   [0:0] icmp_ln340_1_reg_2952_pp0_iter26_reg;
reg   [0:0] icmp_ln340_1_reg_2952_pp0_iter27_reg;
reg   [0:0] icmp_ln340_1_reg_2952_pp0_iter28_reg;
reg   [0:0] icmp_ln340_1_reg_2952_pp0_iter29_reg;
reg   [0:0] icmp_ln340_1_reg_2952_pp0_iter30_reg;
reg   [0:0] icmp_ln340_1_reg_2952_pp0_iter31_reg;
reg   [0:0] icmp_ln340_1_reg_2952_pp0_iter32_reg;
reg   [0:0] icmp_ln340_1_reg_2952_pp0_iter33_reg;
reg   [0:0] icmp_ln340_1_reg_2952_pp0_iter34_reg;
reg   [0:0] icmp_ln340_1_reg_2952_pp0_iter35_reg;
reg   [0:0] icmp_ln340_1_reg_2952_pp0_iter36_reg;
reg   [0:0] icmp_ln340_1_reg_2952_pp0_iter37_reg;
reg   [0:0] icmp_ln340_1_reg_2952_pp0_iter38_reg;
reg   [0:0] icmp_ln340_1_reg_2952_pp0_iter39_reg;
reg   [0:0] icmp_ln340_1_reg_2952_pp0_iter40_reg;
reg   [0:0] icmp_ln340_1_reg_2952_pp0_iter41_reg;
reg   [0:0] icmp_ln340_1_reg_2952_pp0_iter42_reg;
reg   [0:0] icmp_ln340_1_reg_2952_pp0_iter43_reg;
reg   [0:0] icmp_ln340_1_reg_2952_pp0_iter44_reg;
reg   [0:0] icmp_ln340_1_reg_2952_pp0_iter45_reg;
reg   [0:0] icmp_ln340_1_reg_2952_pp0_iter46_reg;
reg   [0:0] icmp_ln340_1_reg_2952_pp0_iter47_reg;
reg   [0:0] icmp_ln340_1_reg_2952_pp0_iter48_reg;
reg   [0:0] icmp_ln340_1_reg_2952_pp0_iter49_reg;
wire   [0:0] icmp_ln18_4_fu_714_p2;
reg   [0:0] icmp_ln18_4_reg_2958;
reg   [0:0] icmp_ln18_4_reg_2958_pp0_iter2_reg;
reg   [0:0] icmp_ln18_4_reg_2958_pp0_iter3_reg;
reg   [0:0] icmp_ln18_4_reg_2958_pp0_iter4_reg;
reg   [0:0] icmp_ln18_4_reg_2958_pp0_iter5_reg;
reg   [0:0] icmp_ln18_4_reg_2958_pp0_iter6_reg;
reg   [0:0] icmp_ln18_4_reg_2958_pp0_iter7_reg;
reg   [0:0] icmp_ln18_4_reg_2958_pp0_iter8_reg;
reg   [0:0] icmp_ln18_4_reg_2958_pp0_iter9_reg;
reg   [0:0] icmp_ln18_4_reg_2958_pp0_iter10_reg;
reg   [0:0] icmp_ln18_4_reg_2958_pp0_iter11_reg;
reg   [0:0] icmp_ln18_4_reg_2958_pp0_iter12_reg;
reg   [0:0] icmp_ln18_4_reg_2958_pp0_iter13_reg;
reg   [0:0] icmp_ln18_4_reg_2958_pp0_iter14_reg;
reg   [0:0] icmp_ln18_4_reg_2958_pp0_iter15_reg;
reg   [0:0] icmp_ln18_4_reg_2958_pp0_iter16_reg;
reg   [0:0] icmp_ln18_4_reg_2958_pp0_iter17_reg;
reg   [0:0] icmp_ln18_4_reg_2958_pp0_iter18_reg;
reg   [0:0] icmp_ln18_4_reg_2958_pp0_iter19_reg;
reg   [0:0] icmp_ln18_4_reg_2958_pp0_iter20_reg;
reg   [0:0] icmp_ln18_4_reg_2958_pp0_iter21_reg;
reg   [0:0] icmp_ln18_4_reg_2958_pp0_iter22_reg;
reg   [0:0] icmp_ln18_4_reg_2958_pp0_iter23_reg;
reg   [0:0] icmp_ln18_4_reg_2958_pp0_iter24_reg;
reg   [0:0] icmp_ln18_4_reg_2958_pp0_iter25_reg;
reg   [0:0] icmp_ln18_4_reg_2958_pp0_iter26_reg;
reg   [0:0] icmp_ln18_4_reg_2958_pp0_iter27_reg;
reg   [0:0] icmp_ln18_4_reg_2958_pp0_iter28_reg;
reg   [0:0] icmp_ln18_4_reg_2958_pp0_iter29_reg;
reg   [0:0] icmp_ln18_4_reg_2958_pp0_iter30_reg;
reg   [0:0] icmp_ln18_4_reg_2958_pp0_iter31_reg;
reg   [0:0] icmp_ln18_4_reg_2958_pp0_iter32_reg;
reg   [0:0] icmp_ln18_4_reg_2958_pp0_iter33_reg;
reg   [0:0] icmp_ln18_4_reg_2958_pp0_iter34_reg;
reg   [0:0] icmp_ln18_4_reg_2958_pp0_iter35_reg;
reg   [0:0] icmp_ln18_4_reg_2958_pp0_iter36_reg;
reg   [0:0] icmp_ln18_4_reg_2958_pp0_iter37_reg;
reg   [0:0] icmp_ln18_4_reg_2958_pp0_iter38_reg;
reg   [0:0] icmp_ln18_4_reg_2958_pp0_iter39_reg;
reg   [0:0] icmp_ln18_4_reg_2958_pp0_iter40_reg;
reg   [0:0] icmp_ln18_4_reg_2958_pp0_iter41_reg;
reg   [0:0] icmp_ln18_4_reg_2958_pp0_iter42_reg;
reg   [0:0] icmp_ln18_4_reg_2958_pp0_iter43_reg;
reg   [0:0] icmp_ln18_4_reg_2958_pp0_iter44_reg;
reg   [0:0] icmp_ln18_4_reg_2958_pp0_iter45_reg;
reg   [0:0] icmp_ln18_4_reg_2958_pp0_iter46_reg;
reg   [0:0] icmp_ln18_4_reg_2958_pp0_iter47_reg;
reg   [0:0] icmp_ln18_4_reg_2958_pp0_iter48_reg;
reg   [0:0] icmp_ln18_4_reg_2958_pp0_iter49_reg;
reg   [0:0] icmp_ln18_4_reg_2958_pp0_iter50_reg;
wire  signed [53:0] b_frac_2_fu_739_p3;
reg  signed [53:0] b_frac_2_reg_2963;
reg   [5:0] b_frac_tilde_inverse_reg_2968;
wire   [53:0] grp_fu_630_p2;
reg   [53:0] mul_ln516_reg_2978;
reg   [3:0] a_reg_2984;
reg   [3:0] a_reg_2984_pp0_iter5_reg;
reg   [3:0] a_reg_2984_pp0_iter6_reg;
reg   [3:0] a_reg_2984_pp0_iter7_reg;
reg   [3:0] a_reg_2984_pp0_iter8_reg;
reg   [3:0] a_reg_2984_pp0_iter9_reg;
reg   [3:0] a_reg_2984_pp0_iter10_reg;
reg   [3:0] a_reg_2984_pp0_iter11_reg;
reg   [3:0] a_reg_2984_pp0_iter12_reg;
reg   [3:0] a_reg_2984_pp0_iter13_reg;
reg   [3:0] a_reg_2984_pp0_iter14_reg;
reg   [3:0] a_reg_2984_pp0_iter15_reg;
reg   [3:0] a_reg_2984_pp0_iter16_reg;
reg   [3:0] a_reg_2984_pp0_iter17_reg;
reg   [3:0] a_reg_2984_pp0_iter18_reg;
reg   [3:0] a_reg_2984_pp0_iter19_reg;
reg   [3:0] a_reg_2984_pp0_iter20_reg;
reg   [3:0] a_reg_2984_pp0_iter21_reg;
reg   [3:0] a_reg_2984_pp0_iter22_reg;
reg   [3:0] a_reg_2984_pp0_iter23_reg;
reg   [3:0] a_reg_2984_pp0_iter24_reg;
reg   [3:0] a_reg_2984_pp0_iter25_reg;
reg   [3:0] a_reg_2984_pp0_iter26_reg;
reg   [3:0] a_reg_2984_pp0_iter27_reg;
reg   [3:0] a_reg_2984_pp0_iter28_reg;
reg   [3:0] a_reg_2984_pp0_iter29_reg;
reg   [3:0] a_reg_2984_pp0_iter30_reg;
reg   [3:0] a_reg_2984_pp0_iter31_reg;
reg   [3:0] a_reg_2984_pp0_iter32_reg;
reg   [3:0] a_reg_2984_pp0_iter33_reg;
reg   [3:0] a_reg_2984_pp0_iter34_reg;
reg   [3:0] a_reg_2984_pp0_iter35_reg;
reg   [3:0] a_reg_2984_pp0_iter36_reg;
reg   [3:0] a_reg_2984_pp0_iter37_reg;
reg   [3:0] a_reg_2984_pp0_iter38_reg;
reg   [3:0] a_reg_2984_pp0_iter39_reg;
reg   [3:0] a_reg_2984_pp0_iter40_reg;
reg   [3:0] a_reg_2984_pp0_iter41_reg;
reg   [3:0] a_reg_2984_pp0_iter42_reg;
reg   [3:0] a_reg_2984_pp0_iter43_reg;
reg   [3:0] a_reg_2984_pp0_iter44_reg;
reg   [3:0] a_reg_2984_pp0_iter45_reg;
reg   [3:0] a_reg_2984_pp0_iter46_reg;
wire   [49:0] trunc_ln39_fu_760_p1;
reg   [49:0] trunc_ln39_reg_2990;
reg   [49:0] trunc_ln39_reg_2990_pp0_iter5_reg;
reg   [49:0] trunc_ln39_reg_2990_pp0_iter6_reg;
reg   [49:0] trunc_ln39_reg_2990_pp0_iter7_reg;
reg   [49:0] trunc_ln39_reg_2990_pp0_iter8_reg;
reg   [49:0] trunc_ln39_reg_2990_pp0_iter9_reg;
reg   [0:0] tmp_6_reg_2995;
wire   [74:0] zext_ln42_1_fu_798_p1;
wire   [75:0] select_ln42_fu_814_p3;
reg   [75:0] select_ln42_reg_3005;
reg   [75:0] select_ln42_reg_3005_pp0_iter6_reg;
reg   [75:0] select_ln42_reg_3005_pp0_iter7_reg;
reg   [75:0] select_ln42_reg_3005_pp0_iter8_reg;
reg   [75:0] select_ln42_reg_3005_pp0_iter9_reg;
wire   [74:0] grp_fu_824_p2;
reg   [74:0] mul_ln44_reg_3015;
reg   [72:0] z2_reg_3020;
reg   [72:0] z2_reg_3020_pp0_iter11_reg;
reg   [72:0] z2_reg_3020_pp0_iter12_reg;
reg   [72:0] z2_reg_3020_pp0_iter13_reg;
reg   [72:0] z2_reg_3020_pp0_iter14_reg;
reg   [72:0] z2_reg_3020_pp0_iter15_reg;
reg   [5:0] a_1_reg_3026;
reg   [5:0] a_1_reg_3026_pp0_iter11_reg;
reg   [5:0] a_1_reg_3026_pp0_iter12_reg;
reg   [5:0] a_1_reg_3026_pp0_iter13_reg;
reg   [5:0] a_1_reg_3026_pp0_iter14_reg;
reg   [5:0] a_1_reg_3026_pp0_iter15_reg;
reg   [5:0] a_1_reg_3026_pp0_iter16_reg;
reg   [5:0] a_1_reg_3026_pp0_iter17_reg;
reg   [5:0] a_1_reg_3026_pp0_iter18_reg;
reg   [5:0] a_1_reg_3026_pp0_iter19_reg;
reg   [5:0] a_1_reg_3026_pp0_iter20_reg;
reg   [5:0] a_1_reg_3026_pp0_iter21_reg;
reg   [5:0] a_1_reg_3026_pp0_iter22_reg;
reg   [5:0] a_1_reg_3026_pp0_iter23_reg;
reg   [5:0] a_1_reg_3026_pp0_iter24_reg;
reg   [5:0] a_1_reg_3026_pp0_iter25_reg;
reg   [5:0] a_1_reg_3026_pp0_iter26_reg;
reg   [5:0] a_1_reg_3026_pp0_iter27_reg;
reg   [5:0] a_1_reg_3026_pp0_iter28_reg;
reg   [5:0] a_1_reg_3026_pp0_iter29_reg;
reg   [5:0] a_1_reg_3026_pp0_iter30_reg;
reg   [5:0] a_1_reg_3026_pp0_iter31_reg;
reg   [5:0] a_1_reg_3026_pp0_iter32_reg;
reg   [5:0] a_1_reg_3026_pp0_iter33_reg;
reg   [5:0] a_1_reg_3026_pp0_iter34_reg;
reg   [5:0] a_1_reg_3026_pp0_iter35_reg;
reg   [5:0] a_1_reg_3026_pp0_iter36_reg;
reg   [5:0] a_1_reg_3026_pp0_iter37_reg;
reg   [5:0] a_1_reg_3026_pp0_iter38_reg;
reg   [5:0] a_1_reg_3026_pp0_iter39_reg;
reg   [5:0] a_1_reg_3026_pp0_iter40_reg;
reg   [5:0] a_1_reg_3026_pp0_iter41_reg;
reg   [5:0] a_1_reg_3026_pp0_iter42_reg;
reg   [5:0] a_1_reg_3026_pp0_iter43_reg;
reg   [5:0] a_1_reg_3026_pp0_iter44_reg;
reg   [5:0] a_1_reg_3026_pp0_iter45_reg;
reg   [5:0] a_1_reg_3026_pp0_iter46_reg;
reg   [66:0] tmp_7_reg_3032;
reg   [66:0] tmp_7_reg_3032_pp0_iter11_reg;
reg   [66:0] tmp_7_reg_3032_pp0_iter12_reg;
reg   [66:0] tmp_7_reg_3032_pp0_iter13_reg;
reg   [66:0] tmp_7_reg_3032_pp0_iter14_reg;
reg   [66:0] tmp_7_reg_3032_pp0_iter15_reg;
wire   [78:0] grp_fu_634_p2;
reg   [78:0] mul_ln44_1_reg_3047;
wire   [81:0] sub_ln44_1_fu_936_p2;
reg   [81:0] sub_ln44_1_reg_3052;
reg   [5:0] a_2_reg_3057;
reg   [5:0] a_2_reg_3057_pp0_iter17_reg;
reg   [5:0] a_2_reg_3057_pp0_iter18_reg;
reg   [5:0] a_2_reg_3057_pp0_iter19_reg;
reg   [5:0] a_2_reg_3057_pp0_iter20_reg;
reg   [5:0] a_2_reg_3057_pp0_iter21_reg;
reg   [5:0] a_2_reg_3057_pp0_iter22_reg;
reg   [5:0] a_2_reg_3057_pp0_iter23_reg;
reg   [5:0] a_2_reg_3057_pp0_iter24_reg;
reg   [5:0] a_2_reg_3057_pp0_iter25_reg;
reg   [5:0] a_2_reg_3057_pp0_iter26_reg;
reg   [5:0] a_2_reg_3057_pp0_iter27_reg;
reg   [5:0] a_2_reg_3057_pp0_iter28_reg;
reg   [5:0] a_2_reg_3057_pp0_iter29_reg;
reg   [5:0] a_2_reg_3057_pp0_iter30_reg;
reg   [5:0] a_2_reg_3057_pp0_iter31_reg;
reg   [5:0] a_2_reg_3057_pp0_iter32_reg;
reg   [5:0] a_2_reg_3057_pp0_iter33_reg;
reg   [5:0] a_2_reg_3057_pp0_iter34_reg;
reg   [5:0] a_2_reg_3057_pp0_iter35_reg;
reg   [5:0] a_2_reg_3057_pp0_iter36_reg;
reg   [5:0] a_2_reg_3057_pp0_iter37_reg;
reg   [5:0] a_2_reg_3057_pp0_iter38_reg;
reg   [5:0] a_2_reg_3057_pp0_iter39_reg;
reg   [5:0] a_2_reg_3057_pp0_iter40_reg;
reg   [5:0] a_2_reg_3057_pp0_iter41_reg;
reg   [5:0] a_2_reg_3057_pp0_iter42_reg;
reg   [5:0] a_2_reg_3057_pp0_iter43_reg;
reg   [5:0] a_2_reg_3057_pp0_iter44_reg;
reg   [5:0] a_2_reg_3057_pp0_iter45_reg;
reg   [5:0] a_2_reg_3057_pp0_iter46_reg;
wire   [75:0] trunc_ln39_1_fu_952_p1;
reg   [75:0] trunc_ln39_1_reg_3063;
reg   [75:0] trunc_ln39_1_reg_3063_pp0_iter17_reg;
reg   [75:0] trunc_ln39_1_reg_3063_pp0_iter18_reg;
reg   [75:0] trunc_ln39_1_reg_3063_pp0_iter19_reg;
reg   [75:0] trunc_ln39_1_reg_3063_pp0_iter20_reg;
reg   [75:0] trunc_ln39_1_reg_3063_pp0_iter21_reg;
wire   [82:0] z3_fu_956_p3;
reg   [82:0] z3_reg_3068;
reg   [82:0] z3_reg_3068_pp0_iter18_reg;
reg   [82:0] z3_reg_3068_pp0_iter19_reg;
reg   [82:0] z3_reg_3068_pp0_iter20_reg;
reg   [82:0] z3_reg_3068_pp0_iter21_reg;
wire   [88:0] grp_fu_650_p2;
reg   [88:0] mul_ln44_2_reg_3083;
reg   [91:0] z4_reg_3088;
reg   [91:0] z4_reg_3088_pp0_iter23_reg;
reg   [91:0] z4_reg_3088_pp0_iter24_reg;
reg   [91:0] z4_reg_3088_pp0_iter25_reg;
reg   [91:0] z4_reg_3088_pp0_iter26_reg;
reg   [91:0] z4_reg_3088_pp0_iter27_reg;
reg   [85:0] tmp_8_reg_3094;
reg   [85:0] tmp_8_reg_3094_pp0_iter23_reg;
reg   [85:0] tmp_8_reg_3094_pp0_iter24_reg;
reg   [85:0] tmp_8_reg_3094_pp0_iter25_reg;
reg   [85:0] tmp_8_reg_3094_pp0_iter26_reg;
reg   [85:0] tmp_8_reg_3094_pp0_iter27_reg;
reg   [5:0] tmp_9_reg_3099;
reg   [5:0] tmp_9_reg_3099_pp0_iter23_reg;
reg   [5:0] tmp_9_reg_3099_pp0_iter24_reg;
reg   [5:0] tmp_9_reg_3099_pp0_iter25_reg;
reg   [5:0] tmp_9_reg_3099_pp0_iter26_reg;
reg   [5:0] tmp_9_reg_3099_pp0_iter27_reg;
reg   [5:0] tmp_9_reg_3099_pp0_iter28_reg;
reg   [5:0] tmp_9_reg_3099_pp0_iter29_reg;
reg   [5:0] tmp_9_reg_3099_pp0_iter30_reg;
reg   [5:0] tmp_9_reg_3099_pp0_iter31_reg;
reg   [5:0] tmp_9_reg_3099_pp0_iter32_reg;
reg   [5:0] tmp_9_reg_3099_pp0_iter33_reg;
reg   [5:0] tmp_9_reg_3099_pp0_iter34_reg;
reg   [5:0] tmp_9_reg_3099_pp0_iter35_reg;
reg   [5:0] tmp_9_reg_3099_pp0_iter36_reg;
reg   [5:0] tmp_9_reg_3099_pp0_iter37_reg;
reg   [5:0] tmp_9_reg_3099_pp0_iter38_reg;
reg   [5:0] tmp_9_reg_3099_pp0_iter39_reg;
reg   [5:0] tmp_9_reg_3099_pp0_iter40_reg;
reg   [5:0] tmp_9_reg_3099_pp0_iter41_reg;
reg   [5:0] tmp_9_reg_3099_pp0_iter42_reg;
reg   [5:0] tmp_9_reg_3099_pp0_iter43_reg;
reg   [5:0] tmp_9_reg_3099_pp0_iter44_reg;
reg   [5:0] tmp_9_reg_3099_pp0_iter45_reg;
wire   [96:0] grp_fu_658_p2;
reg   [96:0] mul_ln44_3_reg_3115;
reg   [86:0] tmp_10_reg_3120;
reg   [86:0] tmp_10_reg_3120_pp0_iter29_reg;
reg   [86:0] tmp_10_reg_3120_pp0_iter30_reg;
reg   [86:0] tmp_10_reg_3120_pp0_iter31_reg;
reg   [86:0] tmp_10_reg_3120_pp0_iter32_reg;
reg   [86:0] tmp_10_reg_3120_pp0_iter33_reg;
reg   [80:0] tmp_11_reg_3126;
reg   [80:0] tmp_11_reg_3126_pp0_iter29_reg;
reg   [80:0] tmp_11_reg_3126_pp0_iter30_reg;
reg   [80:0] tmp_11_reg_3126_pp0_iter31_reg;
reg   [80:0] tmp_11_reg_3126_pp0_iter32_reg;
reg   [80:0] tmp_11_reg_3126_pp0_iter33_reg;
reg   [5:0] tmp_13_reg_3131;
reg   [5:0] tmp_13_reg_3131_pp0_iter29_reg;
reg   [5:0] tmp_13_reg_3131_pp0_iter30_reg;
reg   [5:0] tmp_13_reg_3131_pp0_iter31_reg;
reg   [5:0] tmp_13_reg_3131_pp0_iter32_reg;
reg   [5:0] tmp_13_reg_3131_pp0_iter33_reg;
reg   [5:0] tmp_13_reg_3131_pp0_iter34_reg;
reg   [5:0] tmp_13_reg_3131_pp0_iter35_reg;
reg   [5:0] tmp_13_reg_3131_pp0_iter36_reg;
reg   [5:0] tmp_13_reg_3131_pp0_iter37_reg;
reg   [5:0] tmp_13_reg_3131_pp0_iter38_reg;
reg   [5:0] tmp_13_reg_3131_pp0_iter39_reg;
reg   [5:0] tmp_13_reg_3131_pp0_iter40_reg;
reg   [5:0] tmp_13_reg_3131_pp0_iter41_reg;
reg   [5:0] tmp_13_reg_3131_pp0_iter42_reg;
reg   [5:0] tmp_13_reg_3131_pp0_iter43_reg;
reg   [5:0] tmp_13_reg_3131_pp0_iter44_reg;
reg   [5:0] tmp_13_reg_3131_pp0_iter45_reg;
wire   [91:0] grp_fu_654_p2;
reg   [91:0] mul_ln44_4_reg_3147;
reg   [81:0] tmp_14_reg_3152;
reg   [81:0] tmp_14_reg_3152_pp0_iter35_reg;
reg   [81:0] tmp_14_reg_3152_pp0_iter36_reg;
reg   [81:0] tmp_14_reg_3152_pp0_iter37_reg;
reg   [81:0] tmp_14_reg_3152_pp0_iter38_reg;
reg   [81:0] tmp_14_reg_3152_pp0_iter39_reg;
reg   [75:0] tmp_15_reg_3158;
reg   [75:0] tmp_15_reg_3158_pp0_iter35_reg;
reg   [75:0] tmp_15_reg_3158_pp0_iter36_reg;
reg   [75:0] tmp_15_reg_3158_pp0_iter37_reg;
reg   [75:0] tmp_15_reg_3158_pp0_iter38_reg;
reg   [75:0] tmp_15_reg_3158_pp0_iter39_reg;
reg   [5:0] tmp_16_reg_3163;
reg   [5:0] tmp_16_reg_3163_pp0_iter35_reg;
reg   [5:0] tmp_16_reg_3163_pp0_iter36_reg;
reg   [5:0] tmp_16_reg_3163_pp0_iter37_reg;
reg   [5:0] tmp_16_reg_3163_pp0_iter38_reg;
reg   [5:0] tmp_16_reg_3163_pp0_iter39_reg;
reg   [5:0] tmp_16_reg_3163_pp0_iter40_reg;
reg   [5:0] tmp_16_reg_3163_pp0_iter41_reg;
reg   [5:0] tmp_16_reg_3163_pp0_iter42_reg;
reg   [5:0] tmp_16_reg_3163_pp0_iter43_reg;
reg   [5:0] tmp_16_reg_3163_pp0_iter44_reg;
reg   [5:0] tmp_16_reg_3163_pp0_iter45_reg;
wire   [86:0] grp_fu_646_p2;
reg   [86:0] mul_ln44_5_reg_3179;
reg   [76:0] tmp_17_reg_3184;
reg   [76:0] tmp_17_reg_3184_pp0_iter41_reg;
reg   [76:0] tmp_17_reg_3184_pp0_iter42_reg;
reg   [76:0] tmp_17_reg_3184_pp0_iter43_reg;
reg   [76:0] tmp_17_reg_3184_pp0_iter44_reg;
reg   [76:0] tmp_17_reg_3184_pp0_iter45_reg;
reg   [70:0] tmp_18_reg_3190;
reg   [70:0] tmp_18_reg_3190_pp0_iter41_reg;
reg   [70:0] tmp_18_reg_3190_pp0_iter42_reg;
reg   [70:0] tmp_18_reg_3190_pp0_iter43_reg;
reg   [70:0] tmp_18_reg_3190_pp0_iter44_reg;
reg   [70:0] tmp_18_reg_3190_pp0_iter45_reg;
reg   [5:0] tmp_19_reg_3195;
reg   [5:0] tmp_19_reg_3195_pp0_iter41_reg;
reg   [5:0] tmp_19_reg_3195_pp0_iter42_reg;
reg   [5:0] tmp_19_reg_3195_pp0_iter43_reg;
reg   [5:0] tmp_19_reg_3195_pp0_iter44_reg;
reg   [5:0] tmp_19_reg_3195_pp0_iter45_reg;
wire   [0:0] x_is_1_fu_1335_p2;
reg   [0:0] x_is_1_reg_3211;
reg   [0:0] x_is_1_reg_3211_pp0_iter45_reg;
reg   [0:0] x_is_1_reg_3211_pp0_iter46_reg;
reg   [0:0] x_is_1_reg_3211_pp0_iter47_reg;
reg   [0:0] x_is_1_reg_3211_pp0_iter48_reg;
reg   [0:0] x_is_1_reg_3211_pp0_iter49_reg;
wire   [0:0] icmp_ln18_3_fu_1340_p2;
reg   [0:0] icmp_ln18_3_reg_3217;
reg   [0:0] icmp_ln18_3_reg_3217_pp0_iter45_reg;
reg   [0:0] icmp_ln18_3_reg_3217_pp0_iter46_reg;
reg   [0:0] icmp_ln18_3_reg_3217_pp0_iter47_reg;
reg   [0:0] icmp_ln18_3_reg_3217_pp0_iter48_reg;
reg   [0:0] icmp_ln18_3_reg_3217_pp0_iter49_reg;
reg   [0:0] icmp_ln18_3_reg_3217_pp0_iter50_reg;
wire   [0:0] x_is_0_fu_1345_p2;
reg   [0:0] x_is_0_reg_3223;
reg   [0:0] x_is_0_reg_3223_pp0_iter45_reg;
reg   [0:0] x_is_0_reg_3223_pp0_iter46_reg;
reg   [0:0] x_is_0_reg_3223_pp0_iter47_reg;
reg   [0:0] x_is_0_reg_3223_pp0_iter48_reg;
reg   [0:0] x_is_0_reg_3223_pp0_iter49_reg;
reg   [0:0] tmp_2_reg_3230;
reg   [0:0] tmp_2_reg_3230_pp0_iter45_reg;
reg   [0:0] tmp_2_reg_3230_pp0_iter46_reg;
reg   [0:0] tmp_2_reg_3230_pp0_iter47_reg;
reg   [0:0] tmp_2_reg_3230_pp0_iter48_reg;
reg   [0:0] tmp_2_reg_3230_pp0_iter49_reg;
wire   [11:0] b_exp_2_fu_1364_p3;
reg  signed [11:0] b_exp_2_reg_3237;
wire   [81:0] grp_fu_638_p2;
reg   [81:0] mul_ln44_6_reg_3247;
reg   [71:0] tmp_20_reg_3272;
reg   [71:0] tmp_20_reg_3272_pp0_iter47_reg;
reg   [71:0] tmp_20_reg_3272_pp0_iter48_reg;
reg   [39:0] tmp_21_reg_3277;
reg   [91:0] logn_3_reg_3302;
reg   [86:0] logn_4_reg_3307;
wire   [82:0] add_ln209_4_fu_1480_p2;
reg   [82:0] add_ln209_4_reg_3312;
wire   [78:0] zext_ln522_fu_1486_p1;
wire   [108:0] add_ln209_fu_1509_p2;
reg   [108:0] add_ln209_reg_3323;
wire   [102:0] add_ln209_1_fu_1515_p2;
reg   [102:0] add_ln209_1_reg_3328;
wire   [92:0] add_ln209_5_fu_1530_p2;
reg   [92:0] add_ln209_5_reg_3333;
reg   [77:0] lshr_ln_reg_3338;
wire   [89:0] grp_fu_604_p2;
reg   [89:0] Elog2_reg_3343;
wire   [108:0] log_sum_1_fu_1557_p2;
reg   [108:0] log_sum_1_reg_3348;
reg   [71:0] lshr_ln522_1_reg_3353;
wire   [10:0] es_exp_fu_1600_p3;
reg   [10:0] es_exp_reg_3358;
reg   [10:0] es_exp_reg_3358_pp0_iter51_reg;
reg   [10:0] es_exp_reg_3358_pp0_iter52_reg;
reg   [10:0] es_exp_reg_3358_pp0_iter53_reg;
reg   [10:0] es_exp_reg_3358_pp0_iter54_reg;
wire   [11:0] zext_ln486_1_fu_1612_p1;
reg   [11:0] zext_ln486_1_reg_3363;
wire   [0:0] x_is_n1_fu_1632_p2;
reg   [0:0] x_is_n1_reg_3368;
reg   [0:0] x_is_n1_reg_3368_pp0_iter51_reg;
reg   [0:0] x_is_n1_reg_3368_pp0_iter52_reg;
reg   [0:0] x_is_n1_reg_3368_pp0_iter53_reg;
reg   [0:0] x_is_n1_reg_3368_pp0_iter54_reg;
reg   [0:0] x_is_n1_reg_3368_pp0_iter55_reg;
reg   [0:0] x_is_n1_reg_3368_pp0_iter56_reg;
reg   [0:0] x_is_n1_reg_3368_pp0_iter57_reg;
reg   [0:0] x_is_n1_reg_3368_pp0_iter58_reg;
reg   [0:0] x_is_n1_reg_3368_pp0_iter59_reg;
reg   [0:0] x_is_n1_reg_3368_pp0_iter60_reg;
reg   [0:0] x_is_n1_reg_3368_pp0_iter61_reg;
reg   [0:0] x_is_n1_reg_3368_pp0_iter62_reg;
reg   [0:0] x_is_n1_reg_3368_pp0_iter63_reg;
reg   [0:0] x_is_n1_reg_3368_pp0_iter64_reg;
reg   [0:0] x_is_n1_reg_3368_pp0_iter65_reg;
reg   [0:0] x_is_n1_reg_3368_pp0_iter66_reg;
reg   [0:0] x_is_n1_reg_3368_pp0_iter67_reg;
reg   [0:0] x_is_n1_reg_3368_pp0_iter68_reg;
reg   [0:0] x_is_n1_reg_3368_pp0_iter69_reg;
reg   [0:0] x_is_n1_reg_3368_pp0_iter70_reg;
reg   [0:0] x_is_n1_reg_3368_pp0_iter71_reg;
reg   [0:0] x_is_n1_reg_3368_pp0_iter72_reg;
reg   [0:0] x_is_n1_reg_3368_pp0_iter73_reg;
reg   [0:0] x_is_n1_reg_3368_pp0_iter74_reg;
reg   [0:0] x_is_n1_reg_3368_pp0_iter75_reg;
reg   [0:0] x_is_n1_reg_3368_pp0_iter76_reg;
reg   [0:0] x_is_n1_reg_3368_pp0_iter77_reg;
wire   [0:0] icmp_ln18_fu_1636_p2;
reg   [0:0] icmp_ln18_reg_3374;
wire   [0:0] y_is_inf_fu_1648_p2;
reg   [0:0] y_is_inf_reg_3379;
wire   [0:0] icmp_ln18_2_fu_1654_p2;
reg   [0:0] icmp_ln18_2_reg_3384;
wire   [0:0] x_is_neg_fu_1675_p2;
reg   [0:0] x_is_neg_reg_3389;
reg   [0:0] x_is_neg_reg_3389_pp0_iter51_reg;
reg   [0:0] x_is_neg_reg_3389_pp0_iter52_reg;
reg   [0:0] x_is_neg_reg_3389_pp0_iter53_reg;
reg   [0:0] x_is_neg_reg_3389_pp0_iter54_reg;
reg   [0:0] x_is_neg_reg_3389_pp0_iter55_reg;
wire   [0:0] icmp_ln373_fu_1712_p2;
reg   [0:0] icmp_ln373_reg_3395;
wire   [0:0] or_ln378_1_fu_1730_p2;
reg   [0:0] or_ln378_1_reg_3400;
reg   [0:0] or_ln378_1_reg_3400_pp0_iter51_reg;
reg   [0:0] or_ln378_1_reg_3400_pp0_iter52_reg;
reg   [0:0] or_ln378_1_reg_3400_pp0_iter53_reg;
reg   [0:0] or_ln378_1_reg_3400_pp0_iter54_reg;
reg   [0:0] or_ln378_1_reg_3400_pp0_iter55_reg;
reg   [0:0] or_ln378_1_reg_3400_pp0_iter56_reg;
reg   [0:0] or_ln378_1_reg_3400_pp0_iter57_reg;
reg   [0:0] or_ln378_1_reg_3400_pp0_iter58_reg;
reg   [0:0] or_ln378_1_reg_3400_pp0_iter59_reg;
reg   [0:0] or_ln378_1_reg_3400_pp0_iter60_reg;
reg   [0:0] or_ln378_1_reg_3400_pp0_iter61_reg;
reg   [0:0] or_ln378_1_reg_3400_pp0_iter62_reg;
reg   [0:0] or_ln378_1_reg_3400_pp0_iter63_reg;
reg   [0:0] or_ln378_1_reg_3400_pp0_iter64_reg;
reg   [0:0] or_ln378_1_reg_3400_pp0_iter65_reg;
reg   [0:0] or_ln378_1_reg_3400_pp0_iter66_reg;
reg   [0:0] or_ln378_1_reg_3400_pp0_iter67_reg;
reg   [0:0] or_ln378_1_reg_3400_pp0_iter68_reg;
reg   [0:0] or_ln378_1_reg_3400_pp0_iter69_reg;
reg   [0:0] or_ln378_1_reg_3400_pp0_iter70_reg;
reg   [0:0] or_ln378_1_reg_3400_pp0_iter71_reg;
reg   [0:0] or_ln378_1_reg_3400_pp0_iter72_reg;
reg   [0:0] or_ln378_1_reg_3400_pp0_iter73_reg;
reg   [0:0] or_ln378_1_reg_3400_pp0_iter74_reg;
reg   [0:0] or_ln378_1_reg_3400_pp0_iter75_reg;
reg   [0:0] or_ln378_1_reg_3400_pp0_iter76_reg;
reg   [0:0] or_ln378_1_reg_3400_pp0_iter77_reg;
wire   [0:0] y_is_odd_fu_1769_p3;
reg   [0:0] y_is_odd_reg_3407;
reg   [0:0] y_is_odd_reg_3407_pp0_iter51_reg;
reg   [0:0] y_is_odd_reg_3407_pp0_iter52_reg;
reg   [0:0] y_is_odd_reg_3407_pp0_iter53_reg;
reg   [0:0] y_is_odd_reg_3407_pp0_iter54_reg;
reg   [0:0] y_is_odd_reg_3407_pp0_iter55_reg;
wire   [0:0] or_ln431_2_fu_1811_p2;
reg   [0:0] or_ln431_2_reg_3412;
reg   [0:0] or_ln431_2_reg_3412_pp0_iter51_reg;
reg   [0:0] or_ln431_2_reg_3412_pp0_iter52_reg;
reg   [0:0] or_ln431_2_reg_3412_pp0_iter53_reg;
reg   [0:0] or_ln431_2_reg_3412_pp0_iter54_reg;
reg   [0:0] or_ln431_2_reg_3412_pp0_iter55_reg;
reg   [0:0] or_ln431_2_reg_3412_pp0_iter56_reg;
reg   [0:0] or_ln431_2_reg_3412_pp0_iter57_reg;
reg   [0:0] or_ln431_2_reg_3412_pp0_iter58_reg;
reg   [0:0] or_ln431_2_reg_3412_pp0_iter59_reg;
reg   [0:0] or_ln431_2_reg_3412_pp0_iter60_reg;
reg   [0:0] or_ln431_2_reg_3412_pp0_iter61_reg;
reg   [0:0] or_ln431_2_reg_3412_pp0_iter62_reg;
reg   [0:0] or_ln431_2_reg_3412_pp0_iter63_reg;
reg   [0:0] or_ln431_2_reg_3412_pp0_iter64_reg;
reg   [0:0] or_ln431_2_reg_3412_pp0_iter65_reg;
reg   [0:0] or_ln431_2_reg_3412_pp0_iter66_reg;
reg   [0:0] or_ln431_2_reg_3412_pp0_iter67_reg;
reg   [0:0] or_ln431_2_reg_3412_pp0_iter68_reg;
reg   [0:0] or_ln431_2_reg_3412_pp0_iter69_reg;
reg   [0:0] or_ln431_2_reg_3412_pp0_iter70_reg;
reg   [0:0] or_ln431_2_reg_3412_pp0_iter71_reg;
reg   [0:0] or_ln431_2_reg_3412_pp0_iter72_reg;
reg   [0:0] or_ln431_2_reg_3412_pp0_iter73_reg;
reg   [0:0] or_ln431_2_reg_3412_pp0_iter74_reg;
reg   [0:0] or_ln431_2_reg_3412_pp0_iter75_reg;
reg   [0:0] or_ln431_2_reg_3412_pp0_iter76_reg;
reg   [0:0] or_ln431_2_reg_3412_pp0_iter77_reg;
wire   [0:0] or_ln438_2_fu_1851_p2;
reg   [0:0] or_ln438_2_reg_3418;
reg   [0:0] or_ln438_2_reg_3418_pp0_iter51_reg;
reg   [0:0] or_ln438_2_reg_3418_pp0_iter52_reg;
reg   [0:0] or_ln438_2_reg_3418_pp0_iter53_reg;
reg   [0:0] or_ln438_2_reg_3418_pp0_iter54_reg;
reg   [0:0] or_ln438_2_reg_3418_pp0_iter55_reg;
reg   [0:0] or_ln438_2_reg_3418_pp0_iter56_reg;
reg   [0:0] or_ln438_2_reg_3418_pp0_iter57_reg;
reg   [0:0] or_ln438_2_reg_3418_pp0_iter58_reg;
reg   [0:0] or_ln438_2_reg_3418_pp0_iter59_reg;
reg   [0:0] or_ln438_2_reg_3418_pp0_iter60_reg;
reg   [0:0] or_ln438_2_reg_3418_pp0_iter61_reg;
reg   [0:0] or_ln438_2_reg_3418_pp0_iter62_reg;
reg   [0:0] or_ln438_2_reg_3418_pp0_iter63_reg;
reg   [0:0] or_ln438_2_reg_3418_pp0_iter64_reg;
reg   [0:0] or_ln438_2_reg_3418_pp0_iter65_reg;
reg   [0:0] or_ln438_2_reg_3418_pp0_iter66_reg;
reg   [0:0] or_ln438_2_reg_3418_pp0_iter67_reg;
reg   [0:0] or_ln438_2_reg_3418_pp0_iter68_reg;
reg   [0:0] or_ln438_2_reg_3418_pp0_iter69_reg;
reg   [0:0] or_ln438_2_reg_3418_pp0_iter70_reg;
reg   [0:0] or_ln438_2_reg_3418_pp0_iter71_reg;
reg   [0:0] or_ln438_2_reg_3418_pp0_iter72_reg;
reg   [0:0] or_ln438_2_reg_3418_pp0_iter73_reg;
reg   [0:0] or_ln438_2_reg_3418_pp0_iter74_reg;
reg   [0:0] or_ln438_2_reg_3418_pp0_iter75_reg;
reg   [0:0] or_ln438_2_reg_3418_pp0_iter76_reg;
reg   [0:0] or_ln438_2_reg_3418_pp0_iter77_reg;
reg  signed [77:0] log_base_reg_3424;
wire   [53:0] e_frac_2_fu_1914_p3;
reg  signed [53:0] e_frac_2_reg_3429;
wire  signed [11:0] m_exp_fu_1922_p2;
reg  signed [11:0] m_exp_reg_3434;
reg  signed [11:0] m_exp_reg_3434_pp0_iter52_reg;
reg  signed [11:0] m_exp_reg_3434_pp0_iter53_reg;
reg  signed [11:0] m_exp_reg_3434_pp0_iter54_reg;
reg  signed [11:0] m_exp_reg_3434_pp0_iter55_reg;
wire   [0:0] tmp_1_fu_1941_p3;
reg   [0:0] tmp_1_reg_3444;
reg   [0:0] tmp_1_reg_3444_pp0_iter52_reg;
reg   [0:0] tmp_1_reg_3444_pp0_iter53_reg;
reg   [0:0] tmp_1_reg_3444_pp0_iter54_reg;
reg   [0:0] tmp_1_reg_3444_pp0_iter55_reg;
reg   [0:0] tmp_1_reg_3444_pp0_iter56_reg;
reg   [0:0] tmp_1_reg_3444_pp0_iter57_reg;
wire   [0:0] or_ln386_2_fu_2010_p2;
reg   [0:0] or_ln386_2_reg_3452;
reg   [0:0] or_ln386_2_reg_3452_pp0_iter52_reg;
reg   [0:0] or_ln386_2_reg_3452_pp0_iter53_reg;
reg   [0:0] or_ln386_2_reg_3452_pp0_iter54_reg;
reg   [0:0] or_ln386_2_reg_3452_pp0_iter55_reg;
reg   [0:0] or_ln386_2_reg_3452_pp0_iter56_reg;
reg   [0:0] or_ln386_2_reg_3452_pp0_iter57_reg;
reg   [0:0] or_ln386_2_reg_3452_pp0_iter58_reg;
reg   [0:0] or_ln386_2_reg_3452_pp0_iter59_reg;
reg   [0:0] or_ln386_2_reg_3452_pp0_iter60_reg;
reg   [0:0] or_ln386_2_reg_3452_pp0_iter61_reg;
reg   [0:0] or_ln386_2_reg_3452_pp0_iter62_reg;
reg   [0:0] or_ln386_2_reg_3452_pp0_iter63_reg;
reg   [0:0] or_ln386_2_reg_3452_pp0_iter64_reg;
reg   [0:0] or_ln386_2_reg_3452_pp0_iter65_reg;
reg   [0:0] or_ln386_2_reg_3452_pp0_iter66_reg;
reg   [0:0] or_ln386_2_reg_3452_pp0_iter67_reg;
reg   [0:0] or_ln386_2_reg_3452_pp0_iter68_reg;
reg   [0:0] or_ln386_2_reg_3452_pp0_iter69_reg;
reg   [0:0] or_ln386_2_reg_3452_pp0_iter70_reg;
reg   [0:0] or_ln386_2_reg_3452_pp0_iter71_reg;
reg   [0:0] or_ln386_2_reg_3452_pp0_iter72_reg;
reg   [0:0] or_ln386_2_reg_3452_pp0_iter73_reg;
reg   [0:0] or_ln386_2_reg_3452_pp0_iter74_reg;
reg   [0:0] or_ln386_2_reg_3452_pp0_iter75_reg;
reg   [0:0] or_ln386_2_reg_3452_pp0_iter76_reg;
reg   [0:0] or_ln386_2_reg_3452_pp0_iter77_reg;
wire   [130:0] grp_fu_642_p2;
reg   [130:0] m_frac_l_reg_3468;
reg   [130:0] m_frac_l_reg_3468_pp0_iter56_reg;
reg   [130:0] m_frac_l_reg_3468_pp0_iter57_reg;
wire  signed [11:0] sext_ln545_fu_2029_p1;
reg  signed [11:0] sext_ln545_reg_3478;
wire   [0:0] tmp_22_fu_2033_p3;
reg   [0:0] tmp_22_reg_3483;
wire   [11:0] select_ln553_fu_2041_p3;
reg   [11:0] select_ln553_reg_3488;
reg   [0:0] tmp_30_reg_3493;
reg   [0:0] tmp_30_reg_3493_pp0_iter56_reg;
reg   [0:0] tmp_30_reg_3493_pp0_iter57_reg;
reg   [0:0] tmp_30_reg_3493_pp0_iter58_reg;
reg   [0:0] tmp_30_reg_3493_pp0_iter59_reg;
reg   [0:0] tmp_30_reg_3493_pp0_iter60_reg;
reg   [0:0] tmp_30_reg_3493_pp0_iter61_reg;
reg   [0:0] tmp_30_reg_3493_pp0_iter62_reg;
reg   [0:0] tmp_30_reg_3493_pp0_iter63_reg;
reg   [0:0] tmp_30_reg_3493_pp0_iter64_reg;
reg   [0:0] tmp_30_reg_3493_pp0_iter65_reg;
reg   [0:0] tmp_30_reg_3493_pp0_iter66_reg;
reg   [0:0] tmp_30_reg_3493_pp0_iter67_reg;
reg   [0:0] tmp_30_reg_3493_pp0_iter68_reg;
reg   [0:0] tmp_30_reg_3493_pp0_iter69_reg;
reg   [0:0] tmp_30_reg_3493_pp0_iter70_reg;
reg   [0:0] tmp_30_reg_3493_pp0_iter71_reg;
reg   [0:0] tmp_30_reg_3493_pp0_iter72_reg;
reg   [0:0] tmp_30_reg_3493_pp0_iter73_reg;
reg   [0:0] tmp_30_reg_3493_pp0_iter74_reg;
reg   [0:0] tmp_30_reg_3493_pp0_iter75_reg;
reg   [0:0] tmp_30_reg_3493_pp0_iter76_reg;
reg   [0:0] tmp_30_reg_3493_pp0_iter77_reg;
wire   [0:0] icmp_ln422_fu_2061_p2;
reg   [0:0] icmp_ln422_reg_3499;
reg   [0:0] icmp_ln422_reg_3499_pp0_iter57_reg;
reg   [0:0] icmp_ln422_reg_3499_pp0_iter58_reg;
reg   [0:0] icmp_ln422_reg_3499_pp0_iter59_reg;
reg   [0:0] icmp_ln422_reg_3499_pp0_iter60_reg;
reg   [0:0] icmp_ln422_reg_3499_pp0_iter61_reg;
reg   [0:0] icmp_ln422_reg_3499_pp0_iter62_reg;
reg   [0:0] icmp_ln422_reg_3499_pp0_iter63_reg;
reg   [0:0] icmp_ln422_reg_3499_pp0_iter64_reg;
reg   [0:0] icmp_ln422_reg_3499_pp0_iter65_reg;
reg   [0:0] icmp_ln422_reg_3499_pp0_iter66_reg;
reg   [0:0] icmp_ln422_reg_3499_pp0_iter67_reg;
reg   [0:0] icmp_ln422_reg_3499_pp0_iter68_reg;
reg   [0:0] icmp_ln422_reg_3499_pp0_iter69_reg;
reg   [0:0] icmp_ln422_reg_3499_pp0_iter70_reg;
reg   [0:0] icmp_ln422_reg_3499_pp0_iter71_reg;
reg   [0:0] icmp_ln422_reg_3499_pp0_iter72_reg;
reg   [0:0] icmp_ln422_reg_3499_pp0_iter73_reg;
reg   [0:0] icmp_ln422_reg_3499_pp0_iter74_reg;
reg   [0:0] icmp_ln422_reg_3499_pp0_iter75_reg;
reg   [0:0] icmp_ln422_reg_3499_pp0_iter76_reg;
wire   [0:0] r_sign_fu_2116_p2;
reg   [0:0] r_sign_reg_3504;
reg   [0:0] r_sign_reg_3504_pp0_iter57_reg;
reg   [0:0] r_sign_reg_3504_pp0_iter58_reg;
reg   [0:0] r_sign_reg_3504_pp0_iter59_reg;
reg   [0:0] r_sign_reg_3504_pp0_iter60_reg;
reg   [0:0] r_sign_reg_3504_pp0_iter61_reg;
reg   [0:0] r_sign_reg_3504_pp0_iter62_reg;
reg   [0:0] r_sign_reg_3504_pp0_iter63_reg;
reg   [0:0] r_sign_reg_3504_pp0_iter64_reg;
reg   [0:0] r_sign_reg_3504_pp0_iter65_reg;
reg   [0:0] r_sign_reg_3504_pp0_iter66_reg;
reg   [0:0] r_sign_reg_3504_pp0_iter67_reg;
reg   [0:0] r_sign_reg_3504_pp0_iter68_reg;
reg   [0:0] r_sign_reg_3504_pp0_iter69_reg;
reg   [0:0] r_sign_reg_3504_pp0_iter70_reg;
reg   [0:0] r_sign_reg_3504_pp0_iter71_reg;
reg   [0:0] r_sign_reg_3504_pp0_iter72_reg;
reg   [0:0] r_sign_reg_3504_pp0_iter73_reg;
reg   [0:0] r_sign_reg_3504_pp0_iter74_reg;
reg   [0:0] r_sign_reg_3504_pp0_iter75_reg;
reg   [0:0] r_sign_reg_3504_pp0_iter76_reg;
reg   [0:0] r_sign_reg_3504_pp0_iter77_reg;
wire  signed [31:0] sext_ln545_1_fu_2126_p1;
reg  signed [31:0] sext_ln545_1_reg_3512;
wire   [129:0] m_fix_l_fu_2152_p3;
reg   [129:0] m_fix_l_reg_3517;
reg   [58:0] m_fix_reg_3523;
reg   [58:0] m_fix_reg_3523_pp0_iter57_reg;
reg   [58:0] m_fix_reg_3523_pp0_iter58_reg;
reg   [58:0] m_fix_reg_3523_pp0_iter59_reg;
reg   [58:0] m_fix_reg_3523_pp0_iter60_reg;
reg   [58:0] m_fix_reg_3523_pp0_iter61_reg;
reg   [58:0] m_fix_reg_3523_pp0_iter62_reg;
reg   [58:0] m_fix_reg_3523_pp0_iter63_reg;
reg   [58:0] m_fix_reg_3523_pp0_iter64_reg;
reg   [0:0] tmp_23_reg_3528;
reg   [0:0] tmp_23_reg_3528_pp0_iter57_reg;
wire   [129:0] shl_ln546_fu_2245_p2;
reg   [129:0] shl_ln546_reg_3538;
wire   [129:0] ashr_ln546_fu_2250_p2;
reg   [129:0] ashr_ln546_reg_3543;
wire   [0:0] icmp_ln628_fu_2275_p2;
reg   [0:0] icmp_ln628_reg_3553;
reg   [0:0] icmp_ln628_reg_3553_pp0_iter59_reg;
reg   [0:0] icmp_ln628_reg_3553_pp0_iter60_reg;
reg   [0:0] icmp_ln628_reg_3553_pp0_iter61_reg;
reg   [0:0] icmp_ln628_reg_3553_pp0_iter62_reg;
reg   [0:0] icmp_ln628_reg_3553_pp0_iter63_reg;
reg   [0:0] icmp_ln628_reg_3553_pp0_iter64_reg;
reg   [0:0] icmp_ln628_reg_3553_pp0_iter65_reg;
reg   [0:0] icmp_ln628_reg_3553_pp0_iter66_reg;
reg   [0:0] icmp_ln628_reg_3553_pp0_iter67_reg;
reg   [0:0] icmp_ln628_reg_3553_pp0_iter68_reg;
reg   [0:0] icmp_ln628_reg_3553_pp0_iter69_reg;
reg   [0:0] icmp_ln628_reg_3553_pp0_iter70_reg;
reg   [0:0] icmp_ln628_reg_3553_pp0_iter71_reg;
reg   [0:0] icmp_ln628_reg_3553_pp0_iter72_reg;
reg   [0:0] icmp_ln628_reg_3553_pp0_iter73_reg;
reg   [0:0] icmp_ln628_reg_3553_pp0_iter74_reg;
reg   [0:0] icmp_ln628_reg_3553_pp0_iter75_reg;
reg   [0:0] icmp_ln628_reg_3553_pp0_iter76_reg;
wire  signed [12:0] r_exp_fu_2319_p3;
reg  signed [12:0] r_exp_reg_3558;
reg  signed [12:0] r_exp_reg_3558_pp0_iter60_reg;
reg  signed [12:0] r_exp_reg_3558_pp0_iter61_reg;
reg  signed [12:0] r_exp_reg_3558_pp0_iter62_reg;
reg  signed [12:0] r_exp_reg_3558_pp0_iter63_reg;
reg  signed [12:0] r_exp_reg_3558_pp0_iter64_reg;
reg  signed [12:0] r_exp_reg_3558_pp0_iter65_reg;
reg  signed [12:0] r_exp_reg_3558_pp0_iter66_reg;
reg  signed [12:0] r_exp_reg_3558_pp0_iter67_reg;
reg  signed [12:0] r_exp_reg_3558_pp0_iter68_reg;
reg  signed [12:0] r_exp_reg_3558_pp0_iter69_reg;
reg  signed [12:0] r_exp_reg_3558_pp0_iter70_reg;
reg  signed [12:0] r_exp_reg_3558_pp0_iter71_reg;
reg  signed [12:0] r_exp_reg_3558_pp0_iter72_reg;
reg  signed [12:0] r_exp_reg_3558_pp0_iter73_reg;
reg  signed [12:0] r_exp_reg_3558_pp0_iter74_reg;
reg  signed [12:0] r_exp_reg_3558_pp0_iter75_reg;
reg  signed [12:0] r_exp_reg_3558_pp0_iter76_reg;
reg   [58:0] m_fix_a_reg_3570;
reg   [7:0] m_diff_hi_reg_3575;
reg   [7:0] m_diff_hi_reg_3575_pp0_iter66_reg;
reg   [7:0] m_diff_hi_reg_3575_pp0_iter67_reg;
reg   [7:0] m_diff_hi_reg_3575_pp0_iter68_reg;
reg   [7:0] m_diff_hi_reg_3575_pp0_iter69_reg;
reg   [7:0] m_diff_hi_reg_3575_pp0_iter70_reg;
reg   [7:0] m_diff_hi_reg_3575_pp0_iter71_reg;
reg   [7:0] Z2_reg_3580;
reg   [7:0] Z2_reg_3580_pp0_iter66_reg;
reg   [7:0] Z2_reg_3580_pp0_iter67_reg;
reg   [7:0] Z2_reg_3580_pp0_iter68_reg;
reg   [7:0] Z2_reg_3580_pp0_iter69_reg;
reg   [7:0] Z2_reg_3580_pp0_iter70_reg;
reg   [7:0] Z2_reg_3580_pp0_iter71_reg;
reg   [7:0] Z2_reg_3580_pp0_iter72_reg;
wire   [7:0] Z3_fu_2365_p4;
reg   [7:0] Z3_reg_3587;
reg   [7:0] Z3_reg_3587_pp0_iter66_reg;
wire   [34:0] Z4_fu_2375_p1;
reg   [34:0] Z4_reg_3592;
wire   [35:0] exp_Z4_m_1_fu_2416_p2;
reg   [35:0] exp_Z4_m_1_reg_3607;
reg   [35:0] exp_Z4_m_1_reg_3607_pp0_iter67_reg;
reg   [35:0] exp_Z4_m_1_reg_3607_pp0_iter68_reg;
reg   [25:0] f_Z3_reg_3613;
wire   [42:0] exp_Z3_m_1_fu_2422_p4;
reg   [42:0] exp_Z3_m_1_reg_3618;
reg   [42:0] exp_Z3_m_1_reg_3618_pp0_iter68_reg;
reg   [19:0] tmp_25_reg_3633;
wire   [43:0] exp_Z2P_m_1_fu_2468_p2;
reg   [43:0] exp_Z2P_m_1_reg_3643;
reg   [43:0] exp_Z2P_m_1_reg_3643_pp0_iter70_reg;
reg   [43:0] exp_Z2P_m_1_reg_3643_pp0_iter71_reg;
reg   [43:0] exp_Z2P_m_1_reg_3643_pp0_iter72_reg;
reg   [39:0] tmp_26_reg_3649;
reg   [39:0] tmp_26_reg_3649_pp0_iter70_reg;
reg   [39:0] tmp_26_reg_3649_pp0_iter71_reg;
reg   [39:0] tmp_26_reg_3649_pp0_iter72_reg;
reg   [35:0] tmp_27_reg_3670;
reg   [57:0] exp_Z1_reg_3675;
reg   [57:0] exp_Z1_reg_3675_pp0_iter74_reg;
reg   [57:0] exp_Z1_reg_3675_pp0_iter75_reg;
reg   [49:0] exp_Z1P_m_1_reg_3680;
reg   [49:0] exp_Z1_hi_reg_3685;
wire   [57:0] add_ln616_fu_2575_p2;
reg   [57:0] add_ln616_reg_3700;
wire   [98:0] grp_fu_626_p2;
reg   [98:0] mul_ln616_reg_3705;
wire   [0:0] or_ln628_fu_2636_p2;
reg   [0:0] or_ln628_reg_3710;
wire   [0:0] icmp_ln645_fu_2642_p2;
reg   [0:0] icmp_ln645_reg_3716;
wire   [51:0] out_sig_fu_2668_p3;
reg   [51:0] out_sig_reg_3721;
wire   [10:0] trunc_ln657_fu_2676_p1;
reg   [10:0] trunc_ln657_reg_3726;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln46_3_fu_1375_p1;
wire   [63:0] zext_ln46_4_fu_1379_p1;
wire   [63:0] zext_ln46_5_fu_1383_p1;
wire   [63:0] zext_ln46_6_fu_1436_p1;
wire   [63:0] zext_ln46_fu_1460_p1;
wire   [63:0] zext_ln46_1_fu_1464_p1;
wire   [63:0] zext_ln46_2_fu_1468_p1;
wire   [63:0] zext_ln249_fu_2389_p1;
wire   [63:0] zext_ln254_fu_2394_p1;
wire   [63:0] zext_ln273_fu_2449_p1;
wire   [63:0] zext_ln611_fu_2501_p1;
reg    pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_ce0_local;
reg    pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_ce0_local;
reg    pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_ce0_local;
reg    pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_ce0_local;
reg    pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_ce0_local;
reg    pow_reduce_anonymous_namespace_log0_lut_table_array_ce0_local;
reg    pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_ce0_local;
reg    pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_ce0_local;
reg    pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_ce0_local;
reg    pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_ce1_local;
reg    pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_ce0_local;
reg    pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_ce0_local;
reg    pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_ce0_local;
wire   [79:0] grp_fu_604_p1;
wire   [39:0] grp_fu_614_p0;
wire   [39:0] grp_fu_614_p1;
wire   [42:0] grp_fu_618_p0;
wire   [35:0] grp_fu_618_p1;
wire   [48:0] grp_fu_622_p0;
wire   [43:0] grp_fu_622_p1;
wire   [49:0] grp_fu_626_p0;
wire   [49:0] grp_fu_626_p1;
wire   [5:0] grp_fu_630_p1;
wire   [72:0] grp_fu_634_p0;
wire   [5:0] grp_fu_634_p1;
wire   [76:0] grp_fu_638_p0;
wire   [5:0] grp_fu_638_p1;
wire   [81:0] grp_fu_646_p0;
wire   [5:0] grp_fu_646_p1;
wire   [82:0] grp_fu_650_p0;
wire   [5:0] grp_fu_650_p1;
wire   [86:0] grp_fu_654_p0;
wire   [5:0] grp_fu_654_p1;
wire   [91:0] grp_fu_658_p0;
wire   [5:0] grp_fu_658_p1;
wire   [63:0] data_fu_662_p1;
wire   [5:0] index0_fu_694_p4;
wire   [52:0] b_frac_1_fu_728_p3;
wire   [53:0] zext_ln485_fu_735_p1;
wire   [53:0] b_frac_fu_719_p4;
wire   [69:0] tmp_s_fu_779_p3;
wire   [73:0] zext_ln42_fu_786_p1;
wire   [70:0] z1_fu_772_p3;
wire   [74:0] zext_ln42_2_cast_fu_790_p3;
wire   [75:0] tmp_4_fu_802_p3;
wire   [75:0] zext_ln42_2_fu_810_p1;
wire   [70:0] grp_fu_824_p0;
wire   [3:0] grp_fu_824_p1;
wire   [74:0] shl_ln_fu_830_p3;
wire   [75:0] zext_ln44_fu_837_p1;
wire   [75:0] add_ln44_fu_841_p2;
wire   [75:0] zext_ln44_2_fu_846_p1;
wire   [75:0] sub_ln44_fu_849_p2;
wire   [79:0] zext_ln40_fu_893_p1;
wire   [80:0] shl_ln44_1_fu_904_p3;
wire   [80:0] eZ_fu_896_p3;
wire   [81:0] zext_ln44_3_fu_911_p1;
wire   [81:0] zext_ln44_4_fu_915_p1;
wire   [79:0] shl_ln44_2_fu_925_p3;
wire   [81:0] add_ln44_1_fu_919_p2;
wire   [81:0] zext_ln44_7_fu_932_p1;
wire   [94:0] zext_ln40_1_fu_972_p1;
wire   [100:0] shl_ln44_4_fu_983_p3;
wire   [95:0] eZ_1_fu_975_p3;
wire   [101:0] zext_ln44_8_fu_990_p1;
wire   [101:0] zext_ln44_9_fu_994_p1;
wire   [94:0] shl_ln44_5_fu_1004_p3;
wire   [101:0] add_ln44_2_fu_998_p2;
wire   [101:0] zext_ln44_12_fu_1011_p1;
wire   [101:0] sub_ln44_2_fu_1015_p2;
wire   [108:0] zext_ln40_2_fu_1059_p1;
wire   [119:0] shl_ln44_6_fu_1070_p3;
wire   [109:0] eZ_2_fu_1062_p3;
wire   [120:0] zext_ln44_13_fu_1077_p1;
wire   [120:0] zext_ln44_14_fu_1081_p1;
wire   [107:0] shl_ln44_7_fu_1091_p3;
wire   [120:0] add_ln44_3_fu_1085_p2;
wire   [120:0] zext_ln44_17_fu_1098_p1;
wire   [120:0] sub_ln44_3_fu_1102_p2;
wire   [108:0] zext_ln40_3_fu_1146_p1;
wire   [124:0] shl_ln44_8_fu_1157_p3;
wire   [109:0] eZ_3_fu_1149_p3;
wire   [125:0] zext_ln44_18_fu_1164_p1;
wire   [125:0] zext_ln44_19_fu_1168_p1;
wire   [107:0] shl_ln44_9_fu_1178_p3;
wire   [125:0] add_ln44_4_fu_1172_p2;
wire   [125:0] zext_ln44_22_fu_1185_p1;
wire   [125:0] sub_ln44_4_fu_1189_p2;
wire   [108:0] zext_ln40_4_fu_1233_p1;
wire   [129:0] shl_ln44_s_fu_1244_p3;
wire   [109:0] eZ_4_fu_1236_p3;
wire   [130:0] zext_ln44_23_fu_1251_p1;
wire   [130:0] zext_ln44_24_fu_1255_p1;
wire   [107:0] shl_ln44_3_fu_1265_p3;
wire   [130:0] add_ln44_5_fu_1259_p2;
wire   [130:0] zext_ln44_27_fu_1272_p1;
wire   [130:0] sub_ln44_5_fu_1276_p2;
wire   [11:0] zext_ln486_fu_1320_p1;
wire   [11:0] b_exp_fu_1323_p2;
wire   [0:0] icmp_ln340_fu_1329_p2;
wire   [11:0] b_exp_1_fu_1358_p2;
wire   [108:0] zext_ln40_5_fu_1387_p1;
wire   [134:0] shl_ln44_10_fu_1398_p3;
wire   [109:0] eZ_5_fu_1390_p3;
wire   [135:0] zext_ln44_28_fu_1405_p1;
wire   [135:0] zext_ln44_29_fu_1409_p1;
wire   [107:0] shl_ln44_11_fu_1419_p3;
wire   [135:0] add_ln44_6_fu_1413_p2;
wire   [135:0] zext_ln44_32_fu_1426_p1;
wire   [135:0] sub_ln44_6_fu_1430_p2;
wire   [82:0] zext_ln194_5_fu_1472_p1;
wire   [82:0] zext_ln194_6_fu_1476_p1;
wire   [108:0] zext_ln194_fu_1491_p1;
wire   [102:0] zext_ln194_1_fu_1495_p1;
wire   [102:0] zext_ln194_2_fu_1499_p1;
wire   [92:0] zext_ln194_3_fu_1503_p1;
wire   [92:0] zext_ln194_4_fu_1506_p1;
wire   [92:0] zext_ln209_1_fu_1527_p1;
wire   [92:0] add_ln209_3_fu_1521_p2;
wire   [78:0] grp_fu_614_p2;
wire   [108:0] zext_ln209_fu_1546_p1;
wire   [108:0] zext_ln209_2_fu_1554_p1;
wire   [108:0] add_ln209_2_fu_1549_p2;
wire   [116:0] shl_ln1_fu_1563_p3;
wire   [116:0] zext_ln522_1_fu_1570_p1;
wire   [116:0] sub_ln522_fu_1573_p2;
wire   [63:0] data_1_fu_1589_p1;
wire   [0:0] xor_ln341_fu_1622_p2;
wire   [51:0] es_sig_fu_1608_p1;
wire   [0:0] icmp_ln18_1_fu_1642_p2;
wire   [0:0] x_is_inf_fu_1660_p2;
wire   [0:0] or_ln357_fu_1664_p2;
wire   [0:0] xor_ln357_fu_1669_p2;
wire   [5:0] es_exp_cast_fu_1680_p4;
wire   [5:0] add_ln373_fu_1690_p2;
wire   [51:0] zext_ln373_fu_1696_p1;
wire   [51:0] lshr_ln373_fu_1700_p2;
wire   [51:0] and_ln373_1_fu_1706_p2;
wire   [0:0] x_is_p1_fu_1627_p2;
wire   [0:0] and_ln378_fu_1718_p2;
wire   [0:0] or_ln378_fu_1724_p2;
wire   [0:0] y_is_0_fu_1616_p2;
wire   [0:0] es_sign_fu_1592_p3;
wire   [0:0] y_is_pos_fu_1736_p2;
wire   [11:0] sub_ln422_fu_1759_p2;
wire  signed [31:0] y_is_odd_fu_1769_p2;
wire   [0:0] y_is_pinf_fu_1742_p2;
wire   [0:0] x_abs_greater_1_fu_1754_p2;
wire   [0:0] y_is_ninf_fu_1748_p2;
wire   [0:0] and_ln431_2_fu_1788_p2;
wire   [0:0] and_ln431_fu_1777_p2;
wire   [0:0] or_ln431_fu_1799_p2;
wire   [0:0] and_ln431_3_fu_1794_p2;
wire   [0:0] or_ln431_1_fu_1805_p2;
wire   [0:0] and_ln431_1_fu_1783_p2;
wire   [0:0] and_ln438_2_fu_1828_p2;
wire   [0:0] and_ln438_1_fu_1822_p2;
wire   [0:0] or_ln438_fu_1839_p2;
wire   [0:0] and_ln438_3_fu_1833_p2;
wire   [0:0] or_ln438_1_fu_1845_p2;
wire   [0:0] and_ln438_fu_1817_p2;
wire   [119:0] shl_ln2_fu_1857_p3;
wire  signed [120:0] sext_ln525_fu_1864_p1;
wire  signed [120:0] sext_ln525_1_fu_1868_p1;
wire   [120:0] add_ln525_fu_1871_p2;
wire   [120:0] zext_ln525_fu_1877_p1;
wire   [120:0] add_ln525_1_fu_1880_p2;
wire   [52:0] e_frac_fu_1896_p3;
wire   [53:0] zext_ln532_fu_1904_p1;
wire   [53:0] e_frac_1_fu_1908_p2;
wire   [0:0] icmp_ln372_fu_1935_p2;
wire   [0:0] or_ln373_fu_1949_p2;
wire   [0:0] xor_ln373_fu_1955_p2;
wire   [0:0] y_is_int_fu_1969_p7;
wire   [1:0] y_is_int_fu_1969_p8;
wire   [0:0] y_is_int_fu_1969_p9;
wire   [0:0] or_ln386_fu_1988_p2;
wire   [0:0] xor_ln386_fu_1993_p2;
wire   [0:0] x_is_NaN_fu_1931_p2;
wire   [0:0] and_ln386_fu_1999_p2;
wire   [0:0] or_ln386_1_fu_2004_p2;
wire   [0:0] y_is_NaN_fu_1927_p2;
wire  signed [10:0] sub_ln545_fu_2024_p2;
wire   [0:0] icmp_ln421_fu_2056_p2;
wire   [0:0] icmp_ln422_1_fu_2066_p2;
wire   [0:0] xor_ln421_fu_2071_p2;
wire   [0:0] and_ln422_fu_2077_p2;
wire   [0:0] and_ln422_1_fu_2083_p2;
wire   [0:0] y_is_odd_1_fu_2097_p7;
wire   [1:0] y_is_odd_1_fu_2097_p8;
wire   [0:0] y_is_odd_1_fu_2097_p9;
wire   [11:0] select_ln545_fu_2121_p3;
wire   [130:0] zext_ln545_fu_2130_p1;
wire   [130:0] ashr_ln545_fu_2134_p2;
wire   [130:0] shl_ln545_fu_2139_p2;
wire   [129:0] trunc_ln545_fu_2144_p1;
wire   [129:0] trunc_ln545_1_fu_2148_p1;
wire  signed [31:0] sext_ln552_fu_2159_p1;
wire   [130:0] zext_ln552_fu_2162_p1;
wire  signed [31:0] sext_ln553_fu_2171_p1;
wire   [130:0] zext_ln553_fu_2174_p1;
wire   [130:0] shl_ln553_fu_2178_p2;
wire   [130:0] ashr_ln553_fu_2183_p2;
wire   [130:0] select_ln553_1_fu_2188_p3;
wire   [130:0] shl_ln552_fu_2166_p2;
wire   [130:0] m_fix_0_in_in_v_v_fu_2195_p3;
wire   [129:0] empty_fu_2202_p1;
wire   [130:0] zext_ln549_fu_2206_p1;
wire  signed [15:0] m_fix_hi_fu_2220_p4;
wire   [129:0] zext_ln546_fu_2242_p1;
wire  signed [18:0] shl_ln3_fu_2260_p3;
wire   [129:0] m_fix_back_fu_2255_p3;
wire  signed [130:0] sext_ln628_fu_2271_p1;
wire  signed [30:0] grp_fu_2898_p3;
wire   [17:0] trunc_ln563_fu_2296_p1;
wire   [12:0] tmp_9_cast_fu_2280_p4;
wire   [0:0] icmp_ln563_fu_2299_p2;
wire   [12:0] add_ln563_1_fu_2305_p2;
wire   [0:0] tmp_24_fu_2289_p3;
wire   [12:0] select_ln563_fu_2311_p3;
wire   [70:0] grp_fu_609_p2;
wire   [58:0] sub_ln574_fu_2341_p2;
wire   [7:0] Z4_ind_fu_2379_p4;
wire   [9:0] f_Z4_fu_2399_p4;
wire   [35:0] zext_ln250_fu_2409_p1;
wire   [35:0] zext_ln250_1_fu_2412_p1;
wire   [78:0] grp_fu_618_p2;
wire   [35:0] zext_ln261_1_fu_2456_p1;
wire   [35:0] add_ln261_fu_2459_p2;
wire   [43:0] zext_ln261_fu_2464_p1;
wire   [43:0] zext_ln255_fu_2453_p1;
wire   [48:0] exp_Z2_m_1_fu_2484_p4;
wire   [92:0] grp_fu_622_p2;
wire   [50:0] and_ln_fu_2515_p5;
wire   [43:0] zext_ln280_2_fu_2529_p1;
wire   [43:0] add_ln280_fu_2532_p2;
wire   [51:0] zext_ln280_1_fu_2537_p1;
wire   [51:0] zext_ln280_fu_2525_p1;
wire   [51:0] exp_Z1P_m_1_l_fu_2541_p2;
wire   [106:0] shl_ln4_fu_2580_p3;
wire   [106:0] zext_ln616_2_fu_2587_p1;
wire   [106:0] add_ln616_1_fu_2590_p2;
wire   [0:0] tmp_28_fu_2596_p3;
wire   [12:0] r_exp_1_fu_2604_p2;
wire   [12:0] r_exp_2_fu_2609_p3;
wire   [2:0] tmp_29_fu_2620_p4;
wire   [0:0] and_ln628_fu_2616_p2;
wire   [0:0] icmp_ln628_1_fu_2630_p2;
wire   [51:0] tmp_3_fu_2648_p4;
wire   [51:0] tmp_12_fu_2658_p4;
wire   [63:0] t_fu_2680_p3;
wire   [63:0] t_1_fu_2701_p3;
wire   [63:0] t_2_fu_2712_p3;
wire   [10:0] out_exp_fu_2723_p2;
wire   [63:0] t_3_fu_2728_p4;
wire   [0:0] or_ln386_3_fu_2740_p2;
wire   [0:0] xor_ln386_1_fu_2744_p2;
wire   [0:0] xor_ln386_2_fu_2755_p2;
wire   [0:0] xor_ln342_fu_2765_p2;
wire   [0:0] and_ln342_1_fu_2770_p2;
wire   [0:0] xor_ln431_fu_2691_p2;
wire   [0:0] and_ln431_5_fu_2781_p2;
wire   [0:0] xor_ln438_fu_2696_p2;
wire   [0:0] and_ln438_5_fu_2792_p2;
wire   [0:0] and_ln628_1_fu_2798_p2;
wire   [0:0] xor_ln629_fu_2808_p2;
wire   [0:0] xor_ln628_fu_2819_p2;
wire   [0:0] and_ln645_fu_2824_p2;
wire   [0:0] and_ln342_fu_2750_p2;
wire   [0:0] and_ln386_1_fu_2760_p2;
wire   [0:0] and_ln431_4_fu_2776_p2;
wire   [0:0] and_ln438_4_fu_2787_p2;
wire   [0:0] and_ln629_fu_2803_p2;
wire   [0:0] and_ln629_1_fu_2813_p2;
wire   [0:0] and_ln645_1_fu_2829_p2;
wire   [63:0] retval_2_fu_2854_p4;
wire   [63:0] bitcast_ln497_1_fu_2708_p1;
wire   [63:0] bitcast_ln497_2_fu_2719_p1;
wire   [63:0] retval_2_fu_2854_p18;
wire   [63:0] retval_2_fu_2854_p19;
wire   [7:0] retval_2_fu_2854_p20;
wire   [14:0] grp_fu_2898_p1;
reg    grp_fu_604_ce;
reg    grp_fu_609_ce;
reg    grp_fu_614_ce;
reg    grp_fu_618_ce;
reg    grp_fu_622_ce;
reg    grp_fu_626_ce;
reg    grp_fu_630_ce;
reg    grp_fu_634_ce;
reg    grp_fu_638_ce;
reg    grp_fu_642_ce;
reg    grp_fu_646_ce;
reg    grp_fu_650_ce;
reg    grp_fu_654_ce;
reg    grp_fu_658_ce;
reg    grp_fu_824_ce;
wire   [63:0] retval_2_fu_2854_p21;
reg    grp_fu_2898_ce;
reg    ap_ce_reg;
reg   [63:0] base_r_int_reg;
reg   [63:0] exp_int_reg;
reg   [63:0] ap_return_int_reg;
wire   [78:0] grp_fu_618_p00;
wire   [78:0] grp_fu_618_p10;
wire   [92:0] grp_fu_622_p00;
wire   [92:0] grp_fu_622_p10;
wire   [98:0] grp_fu_626_p00;
wire   [98:0] grp_fu_626_p10;
wire   [53:0] grp_fu_630_p10;
wire   [78:0] grp_fu_634_p00;
wire   [78:0] grp_fu_634_p10;
wire   [81:0] grp_fu_638_p00;
wire   [81:0] grp_fu_638_p10;
wire   [86:0] grp_fu_646_p00;
wire   [86:0] grp_fu_646_p10;
wire   [88:0] grp_fu_650_p00;
wire   [88:0] grp_fu_650_p10;
wire   [91:0] grp_fu_654_p00;
wire   [91:0] grp_fu_654_p10;
wire   [96:0] grp_fu_658_p00;
wire   [96:0] grp_fu_658_p10;
wire   [74:0] grp_fu_824_p10;
wire   [0:0] y_is_odd_fu_1769_p0;
wire  signed [1:0] y_is_int_fu_1969_p1;
wire   [1:0] y_is_int_fu_1969_p3;
wire   [1:0] y_is_int_fu_1969_p5;
wire  signed [1:0] y_is_odd_1_fu_2097_p1;
wire   [1:0] y_is_odd_1_fu_2097_p3;
wire   [1:0] y_is_odd_1_fu_2097_p5;
wire  signed [7:0] retval_2_fu_2854_p1;
wire   [7:0] retval_2_fu_2854_p3;
wire   [7:0] retval_2_fu_2854_p5;
wire   [7:0] retval_2_fu_2854_p7;
wire   [7:0] retval_2_fu_2854_p9;
wire   [7:0] retval_2_fu_2854_p11;
wire   [7:0] retval_2_fu_2854_p13;
wire   [7:0] retval_2_fu_2854_p15;
wire   [7:0] retval_2_fu_2854_p17;

SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb #(
    .DataWidth( 6 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_address0),
    .ce0(pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_ce0_local),
    .q0(pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_q0)
);

SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_ROM_cud #(
    .DataWidth( 109 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
pow_reduce_anonymous_namespace_log0_lut_table_array_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pow_reduce_anonymous_namespace_log0_lut_table_array_address0),
    .ce0(pow_reduce_anonymous_namespace_log0_lut_table_array_ce0_local),
    .q0(pow_reduce_anonymous_namespace_log0_lut_table_array_q0)
);

SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_dEe #(
    .DataWidth( 105 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_address0),
    .ce0(pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_ce0_local),
    .q0(pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_q0)
);

SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_eOg #(
    .DataWidth( 102 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_address0),
    .ce0(pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_ce0_local),
    .q0(pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_q0)
);

SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi #(
    .DataWidth( 97 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_address0),
    .ce0(pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_ce0_local),
    .q0(pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_q0)
);

SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17g8j #(
    .DataWidth( 92 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_address0),
    .ce0(pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_ce0_local),
    .q0(pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_q0)
);

SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22hbi #(
    .DataWidth( 87 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_address0),
    .ce0(pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_ce0_local),
    .q0(pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_q0)
);

SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27ibs #(
    .DataWidth( 82 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_address0),
    .ce0(pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_ce0_local),
    .q0(pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_q0)
);

SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32jbC #(
    .DataWidth( 77 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_address0),
    .ce0(pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_ce0_local),
    .q0(pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_q0)
);

SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arkbM #(
    .DataWidth( 58 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_address0),
    .ce0(pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_ce0_local),
    .q0(pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_q0)
);

SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arralbW #(
    .DataWidth( 26 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_address0),
    .ce0(pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_ce0_local),
    .q0(pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_q0),
    .address1(pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_address1),
    .ce1(pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_ce1_local),
    .q1(pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_q1)
);

SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arramb6 #(
    .DataWidth( 42 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_address0),
    .ce0(pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_ce0_local),
    .q0(pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_q0)
);

SABR_mul_12s_80ns_90_5_0 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 80 ),
    .dout_WIDTH( 90 ))
mul_12s_80ns_90_5_0_U6(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(b_exp_2_reg_3237),
    .din1(grp_fu_604_p1),
    .ce(grp_fu_604_ce),
    .dout(grp_fu_604_p2)
);

SABR_mul_13s_71s_71_5_0 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 71 ),
    .dout_WIDTH( 71 ))
mul_13s_71s_71_5_0_U7(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(r_exp_reg_3558),
    .din1(71'd1636647506585939924452),
    .ce(grp_fu_609_ce),
    .dout(grp_fu_609_p2)
);

SABR_mul_40ns_40ns_79_2_0 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 40 ),
    .din1_WIDTH( 40 ),
    .dout_WIDTH( 79 ))
mul_40ns_40ns_79_2_0_U8(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_614_p0),
    .din1(grp_fu_614_p1),
    .ce(grp_fu_614_ce),
    .dout(grp_fu_614_p2)
);

SABR_mul_43ns_36ns_79_2_0 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 43 ),
    .din1_WIDTH( 36 ),
    .dout_WIDTH( 79 ))
mul_43ns_36ns_79_2_0_U9(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_618_p0),
    .din1(grp_fu_618_p1),
    .ce(grp_fu_618_ce),
    .dout(grp_fu_618_p2)
);

SABR_mul_49ns_44ns_93_3_0 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 49 ),
    .din1_WIDTH( 44 ),
    .dout_WIDTH( 93 ))
mul_49ns_44ns_93_3_0_U10(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_622_p0),
    .din1(grp_fu_622_p1),
    .ce(grp_fu_622_ce),
    .dout(grp_fu_622_p2)
);

SABR_mul_50ns_50ns_99_3_0 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 50 ),
    .din1_WIDTH( 50 ),
    .dout_WIDTH( 99 ))
mul_50ns_50ns_99_3_0_U11(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_626_p0),
    .din1(grp_fu_626_p1),
    .ce(grp_fu_626_ce),
    .dout(grp_fu_626_p2)
);

SABR_mul_54s_6ns_54_3_0 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 54 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 54 ))
mul_54s_6ns_54_3_0_U12(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(b_frac_2_reg_2963),
    .din1(grp_fu_630_p1),
    .ce(grp_fu_630_ce),
    .dout(grp_fu_630_p2)
);

SABR_mul_73ns_6ns_79_5_0 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 73 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 79 ))
mul_73ns_6ns_79_5_0_U13(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_634_p0),
    .din1(grp_fu_634_p1),
    .ce(grp_fu_634_ce),
    .dout(grp_fu_634_p2)
);

SABR_mul_77ns_6ns_82_5_0 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 77 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 82 ))
mul_77ns_6ns_82_5_0_U14(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_638_p0),
    .din1(grp_fu_638_p1),
    .ce(grp_fu_638_ce),
    .dout(grp_fu_638_p2)
);

SABR_mul_78s_54s_131_5_0 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 78 ),
    .din1_WIDTH( 54 ),
    .dout_WIDTH( 131 ))
mul_78s_54s_131_5_0_U15(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(log_base_reg_3424),
    .din1(e_frac_2_reg_3429),
    .ce(grp_fu_642_ce),
    .dout(grp_fu_642_p2)
);

SABR_mul_82ns_6ns_87_5_0 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 82 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 87 ))
mul_82ns_6ns_87_5_0_U16(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_646_p0),
    .din1(grp_fu_646_p1),
    .ce(grp_fu_646_ce),
    .dout(grp_fu_646_p2)
);

SABR_mul_83ns_6ns_89_5_0 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 83 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 89 ))
mul_83ns_6ns_89_5_0_U17(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_650_p0),
    .din1(grp_fu_650_p1),
    .ce(grp_fu_650_ce),
    .dout(grp_fu_650_p2)
);

SABR_mul_87ns_6ns_92_5_0 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 87 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 92 ))
mul_87ns_6ns_92_5_0_U18(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_654_p0),
    .din1(grp_fu_654_p1),
    .ce(grp_fu_654_ce),
    .dout(grp_fu_654_p2)
);

SABR_mul_92ns_6ns_97_5_0 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 92 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 97 ))
mul_92ns_6ns_97_5_0_U19(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_658_p0),
    .din1(grp_fu_658_p1),
    .ce(grp_fu_658_ce),
    .dout(grp_fu_658_p2)
);

SABR_mul_71ns_4ns_75_5_0 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 71 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 75 ))
mul_71ns_4ns_75_5_0_U20(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_824_p0),
    .din1(grp_fu_824_p1),
    .ce(grp_fu_824_ce),
    .dout(grp_fu_824_p2)
);

SABR_bitselect_1ns_52ns_32s_1_1_0 #(
    .DATAWIDTH( 52 ),
    .ADDRWIDTH( 32 ))
bitselect_1ns_52ns_32s_1_1_0_U21(
    .din(es_sig_fu_1608_p1),
    .sel(y_is_odd_fu_1769_p2),
    .dout(y_is_odd_fu_1769_p3)
);

(* dissolve_hierarchy = "yes" *) SABR_sparsemux_7_2_1_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 1 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 1 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 1 ),
    .def_WIDTH( 1 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 1 ))
sparsemux_7_2_1_1_0_U22(
    .din0(1'd1),
    .din1(icmp_ln373_reg_3395),
    .din2(1'd0),
    .def(y_is_int_fu_1969_p7),
    .sel(y_is_int_fu_1969_p8),
    .dout(y_is_int_fu_1969_p9)
);

(* dissolve_hierarchy = "yes" *) SABR_sparsemux_7_2_1_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 1 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 1 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 1 ),
    .def_WIDTH( 1 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 1 ))
sparsemux_7_2_1_1_0_U23(
    .din0(1'd1),
    .din1(y_is_odd_reg_3407_pp0_iter55_reg),
    .din2(1'd0),
    .def(y_is_odd_1_fu_2097_p7),
    .sel(y_is_odd_1_fu_2097_p8),
    .dout(y_is_odd_1_fu_2097_p9)
);

(* dissolve_hierarchy = "yes" *) SABR_sparsemux_19_8_64_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 8'h80 ),
    .din0_WIDTH( 64 ),
    .CASE1( 8'h40 ),
    .din1_WIDTH( 64 ),
    .CASE2( 8'h20 ),
    .din2_WIDTH( 64 ),
    .CASE3( 8'h10 ),
    .din3_WIDTH( 64 ),
    .CASE4( 8'h8 ),
    .din4_WIDTH( 64 ),
    .CASE5( 8'h4 ),
    .din5_WIDTH( 64 ),
    .CASE6( 8'h2 ),
    .din6_WIDTH( 64 ),
    .CASE7( 8'h1 ),
    .din7_WIDTH( 64 ),
    .CASE8( 8'h0 ),
    .din8_WIDTH( 64 ),
    .def_WIDTH( 64 ),
    .sel_WIDTH( 8 ),
    .dout_WIDTH( 64 ))
sparsemux_19_8_64_1_0_U24(
    .din0(64'd4607182418800017408),
    .din1(retval_2_fu_2854_p4),
    .din2(64'd9223372036854775807),
    .din3(bitcast_ln497_1_fu_2708_p1),
    .din4(bitcast_ln497_2_fu_2719_p1),
    .din5(bitcast_ln497_2_fu_2719_p1),
    .din6(bitcast_ln497_1_fu_2708_p1),
    .din7(bitcast_ln497_2_fu_2719_p1),
    .din8(retval_2_fu_2854_p18),
    .def(retval_2_fu_2854_p19),
    .sel(retval_2_fu_2854_p20),
    .dout(retval_2_fu_2854_p21)
);

SABR_mac_muladd_16s_15ns_19s_31_4_0 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .din2_WIDTH( 19 ),
    .dout_WIDTH( 31 ))
mac_muladd_16s_15ns_19s_31_4_0_U25(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(m_fix_hi_fu_2220_p4),
    .din1(grp_fu_2898_p1),
    .din2(shl_ln3_fu_2260_p3),
    .ce(grp_fu_2898_ce),
    .dout(grp_fu_2898_p3)
);

always @ (posedge ap_clk) begin
    ap_ce_reg <= ap_ce;
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Elog2_reg_3343 <= grp_fu_604_p2;
        Z2_reg_3580 <= {{sub_ln574_fu_2341_p2[50:43]}};
        Z2_reg_3580_pp0_iter66_reg <= Z2_reg_3580;
        Z2_reg_3580_pp0_iter67_reg <= Z2_reg_3580_pp0_iter66_reg;
        Z2_reg_3580_pp0_iter68_reg <= Z2_reg_3580_pp0_iter67_reg;
        Z2_reg_3580_pp0_iter69_reg <= Z2_reg_3580_pp0_iter68_reg;
        Z2_reg_3580_pp0_iter70_reg <= Z2_reg_3580_pp0_iter69_reg;
        Z2_reg_3580_pp0_iter71_reg <= Z2_reg_3580_pp0_iter70_reg;
        Z2_reg_3580_pp0_iter72_reg <= Z2_reg_3580_pp0_iter71_reg;
        Z3_reg_3587 <= {{sub_ln574_fu_2341_p2[42:35]}};
        Z3_reg_3587_pp0_iter66_reg <= Z3_reg_3587;
        Z4_reg_3592 <= Z4_fu_2375_p1;
        a_1_reg_3026 <= {{sub_ln44_fu_849_p2[75:70]}};
        a_1_reg_3026_pp0_iter11_reg <= a_1_reg_3026;
        a_1_reg_3026_pp0_iter12_reg <= a_1_reg_3026_pp0_iter11_reg;
        a_1_reg_3026_pp0_iter13_reg <= a_1_reg_3026_pp0_iter12_reg;
        a_1_reg_3026_pp0_iter14_reg <= a_1_reg_3026_pp0_iter13_reg;
        a_1_reg_3026_pp0_iter15_reg <= a_1_reg_3026_pp0_iter14_reg;
        a_1_reg_3026_pp0_iter16_reg <= a_1_reg_3026_pp0_iter15_reg;
        a_1_reg_3026_pp0_iter17_reg <= a_1_reg_3026_pp0_iter16_reg;
        a_1_reg_3026_pp0_iter18_reg <= a_1_reg_3026_pp0_iter17_reg;
        a_1_reg_3026_pp0_iter19_reg <= a_1_reg_3026_pp0_iter18_reg;
        a_1_reg_3026_pp0_iter20_reg <= a_1_reg_3026_pp0_iter19_reg;
        a_1_reg_3026_pp0_iter21_reg <= a_1_reg_3026_pp0_iter20_reg;
        a_1_reg_3026_pp0_iter22_reg <= a_1_reg_3026_pp0_iter21_reg;
        a_1_reg_3026_pp0_iter23_reg <= a_1_reg_3026_pp0_iter22_reg;
        a_1_reg_3026_pp0_iter24_reg <= a_1_reg_3026_pp0_iter23_reg;
        a_1_reg_3026_pp0_iter25_reg <= a_1_reg_3026_pp0_iter24_reg;
        a_1_reg_3026_pp0_iter26_reg <= a_1_reg_3026_pp0_iter25_reg;
        a_1_reg_3026_pp0_iter27_reg <= a_1_reg_3026_pp0_iter26_reg;
        a_1_reg_3026_pp0_iter28_reg <= a_1_reg_3026_pp0_iter27_reg;
        a_1_reg_3026_pp0_iter29_reg <= a_1_reg_3026_pp0_iter28_reg;
        a_1_reg_3026_pp0_iter30_reg <= a_1_reg_3026_pp0_iter29_reg;
        a_1_reg_3026_pp0_iter31_reg <= a_1_reg_3026_pp0_iter30_reg;
        a_1_reg_3026_pp0_iter32_reg <= a_1_reg_3026_pp0_iter31_reg;
        a_1_reg_3026_pp0_iter33_reg <= a_1_reg_3026_pp0_iter32_reg;
        a_1_reg_3026_pp0_iter34_reg <= a_1_reg_3026_pp0_iter33_reg;
        a_1_reg_3026_pp0_iter35_reg <= a_1_reg_3026_pp0_iter34_reg;
        a_1_reg_3026_pp0_iter36_reg <= a_1_reg_3026_pp0_iter35_reg;
        a_1_reg_3026_pp0_iter37_reg <= a_1_reg_3026_pp0_iter36_reg;
        a_1_reg_3026_pp0_iter38_reg <= a_1_reg_3026_pp0_iter37_reg;
        a_1_reg_3026_pp0_iter39_reg <= a_1_reg_3026_pp0_iter38_reg;
        a_1_reg_3026_pp0_iter40_reg <= a_1_reg_3026_pp0_iter39_reg;
        a_1_reg_3026_pp0_iter41_reg <= a_1_reg_3026_pp0_iter40_reg;
        a_1_reg_3026_pp0_iter42_reg <= a_1_reg_3026_pp0_iter41_reg;
        a_1_reg_3026_pp0_iter43_reg <= a_1_reg_3026_pp0_iter42_reg;
        a_1_reg_3026_pp0_iter44_reg <= a_1_reg_3026_pp0_iter43_reg;
        a_1_reg_3026_pp0_iter45_reg <= a_1_reg_3026_pp0_iter44_reg;
        a_1_reg_3026_pp0_iter46_reg <= a_1_reg_3026_pp0_iter45_reg;
        a_2_reg_3057 <= {{sub_ln44_1_fu_936_p2[81:76]}};
        a_2_reg_3057_pp0_iter17_reg <= a_2_reg_3057;
        a_2_reg_3057_pp0_iter18_reg <= a_2_reg_3057_pp0_iter17_reg;
        a_2_reg_3057_pp0_iter19_reg <= a_2_reg_3057_pp0_iter18_reg;
        a_2_reg_3057_pp0_iter20_reg <= a_2_reg_3057_pp0_iter19_reg;
        a_2_reg_3057_pp0_iter21_reg <= a_2_reg_3057_pp0_iter20_reg;
        a_2_reg_3057_pp0_iter22_reg <= a_2_reg_3057_pp0_iter21_reg;
        a_2_reg_3057_pp0_iter23_reg <= a_2_reg_3057_pp0_iter22_reg;
        a_2_reg_3057_pp0_iter24_reg <= a_2_reg_3057_pp0_iter23_reg;
        a_2_reg_3057_pp0_iter25_reg <= a_2_reg_3057_pp0_iter24_reg;
        a_2_reg_3057_pp0_iter26_reg <= a_2_reg_3057_pp0_iter25_reg;
        a_2_reg_3057_pp0_iter27_reg <= a_2_reg_3057_pp0_iter26_reg;
        a_2_reg_3057_pp0_iter28_reg <= a_2_reg_3057_pp0_iter27_reg;
        a_2_reg_3057_pp0_iter29_reg <= a_2_reg_3057_pp0_iter28_reg;
        a_2_reg_3057_pp0_iter30_reg <= a_2_reg_3057_pp0_iter29_reg;
        a_2_reg_3057_pp0_iter31_reg <= a_2_reg_3057_pp0_iter30_reg;
        a_2_reg_3057_pp0_iter32_reg <= a_2_reg_3057_pp0_iter31_reg;
        a_2_reg_3057_pp0_iter33_reg <= a_2_reg_3057_pp0_iter32_reg;
        a_2_reg_3057_pp0_iter34_reg <= a_2_reg_3057_pp0_iter33_reg;
        a_2_reg_3057_pp0_iter35_reg <= a_2_reg_3057_pp0_iter34_reg;
        a_2_reg_3057_pp0_iter36_reg <= a_2_reg_3057_pp0_iter35_reg;
        a_2_reg_3057_pp0_iter37_reg <= a_2_reg_3057_pp0_iter36_reg;
        a_2_reg_3057_pp0_iter38_reg <= a_2_reg_3057_pp0_iter37_reg;
        a_2_reg_3057_pp0_iter39_reg <= a_2_reg_3057_pp0_iter38_reg;
        a_2_reg_3057_pp0_iter40_reg <= a_2_reg_3057_pp0_iter39_reg;
        a_2_reg_3057_pp0_iter41_reg <= a_2_reg_3057_pp0_iter40_reg;
        a_2_reg_3057_pp0_iter42_reg <= a_2_reg_3057_pp0_iter41_reg;
        a_2_reg_3057_pp0_iter43_reg <= a_2_reg_3057_pp0_iter42_reg;
        a_2_reg_3057_pp0_iter44_reg <= a_2_reg_3057_pp0_iter43_reg;
        a_2_reg_3057_pp0_iter45_reg <= a_2_reg_3057_pp0_iter44_reg;
        a_2_reg_3057_pp0_iter46_reg <= a_2_reg_3057_pp0_iter45_reg;
        a_reg_2984 <= {{grp_fu_630_p2[53:50]}};
        a_reg_2984_pp0_iter10_reg <= a_reg_2984_pp0_iter9_reg;
        a_reg_2984_pp0_iter11_reg <= a_reg_2984_pp0_iter10_reg;
        a_reg_2984_pp0_iter12_reg <= a_reg_2984_pp0_iter11_reg;
        a_reg_2984_pp0_iter13_reg <= a_reg_2984_pp0_iter12_reg;
        a_reg_2984_pp0_iter14_reg <= a_reg_2984_pp0_iter13_reg;
        a_reg_2984_pp0_iter15_reg <= a_reg_2984_pp0_iter14_reg;
        a_reg_2984_pp0_iter16_reg <= a_reg_2984_pp0_iter15_reg;
        a_reg_2984_pp0_iter17_reg <= a_reg_2984_pp0_iter16_reg;
        a_reg_2984_pp0_iter18_reg <= a_reg_2984_pp0_iter17_reg;
        a_reg_2984_pp0_iter19_reg <= a_reg_2984_pp0_iter18_reg;
        a_reg_2984_pp0_iter20_reg <= a_reg_2984_pp0_iter19_reg;
        a_reg_2984_pp0_iter21_reg <= a_reg_2984_pp0_iter20_reg;
        a_reg_2984_pp0_iter22_reg <= a_reg_2984_pp0_iter21_reg;
        a_reg_2984_pp0_iter23_reg <= a_reg_2984_pp0_iter22_reg;
        a_reg_2984_pp0_iter24_reg <= a_reg_2984_pp0_iter23_reg;
        a_reg_2984_pp0_iter25_reg <= a_reg_2984_pp0_iter24_reg;
        a_reg_2984_pp0_iter26_reg <= a_reg_2984_pp0_iter25_reg;
        a_reg_2984_pp0_iter27_reg <= a_reg_2984_pp0_iter26_reg;
        a_reg_2984_pp0_iter28_reg <= a_reg_2984_pp0_iter27_reg;
        a_reg_2984_pp0_iter29_reg <= a_reg_2984_pp0_iter28_reg;
        a_reg_2984_pp0_iter30_reg <= a_reg_2984_pp0_iter29_reg;
        a_reg_2984_pp0_iter31_reg <= a_reg_2984_pp0_iter30_reg;
        a_reg_2984_pp0_iter32_reg <= a_reg_2984_pp0_iter31_reg;
        a_reg_2984_pp0_iter33_reg <= a_reg_2984_pp0_iter32_reg;
        a_reg_2984_pp0_iter34_reg <= a_reg_2984_pp0_iter33_reg;
        a_reg_2984_pp0_iter35_reg <= a_reg_2984_pp0_iter34_reg;
        a_reg_2984_pp0_iter36_reg <= a_reg_2984_pp0_iter35_reg;
        a_reg_2984_pp0_iter37_reg <= a_reg_2984_pp0_iter36_reg;
        a_reg_2984_pp0_iter38_reg <= a_reg_2984_pp0_iter37_reg;
        a_reg_2984_pp0_iter39_reg <= a_reg_2984_pp0_iter38_reg;
        a_reg_2984_pp0_iter40_reg <= a_reg_2984_pp0_iter39_reg;
        a_reg_2984_pp0_iter41_reg <= a_reg_2984_pp0_iter40_reg;
        a_reg_2984_pp0_iter42_reg <= a_reg_2984_pp0_iter41_reg;
        a_reg_2984_pp0_iter43_reg <= a_reg_2984_pp0_iter42_reg;
        a_reg_2984_pp0_iter44_reg <= a_reg_2984_pp0_iter43_reg;
        a_reg_2984_pp0_iter45_reg <= a_reg_2984_pp0_iter44_reg;
        a_reg_2984_pp0_iter46_reg <= a_reg_2984_pp0_iter45_reg;
        a_reg_2984_pp0_iter5_reg <= a_reg_2984;
        a_reg_2984_pp0_iter6_reg <= a_reg_2984_pp0_iter5_reg;
        a_reg_2984_pp0_iter7_reg <= a_reg_2984_pp0_iter6_reg;
        a_reg_2984_pp0_iter8_reg <= a_reg_2984_pp0_iter7_reg;
        a_reg_2984_pp0_iter9_reg <= a_reg_2984_pp0_iter8_reg;
        add_ln209_1_reg_3328 <= add_ln209_1_fu_1515_p2;
        add_ln209_4_reg_3312 <= add_ln209_4_fu_1480_p2;
        add_ln209_5_reg_3333 <= add_ln209_5_fu_1530_p2;
        add_ln209_reg_3323 <= add_ln209_fu_1509_p2;
        add_ln616_reg_3700 <= add_ln616_fu_2575_p2;
        ashr_ln546_reg_3543 <= ashr_ln546_fu_2250_p2;
        b_exp_2_reg_3237 <= b_exp_2_fu_1364_p3;
        b_frac_2_reg_2963 <= b_frac_2_fu_739_p3;
        b_frac_tilde_inverse_reg_2968 <= pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_q0;
        bs_exp_reg_2914 <= {{data_fu_662_p1[62:52]}};
        bs_exp_reg_2914_pp0_iter10_reg <= bs_exp_reg_2914_pp0_iter9_reg;
        bs_exp_reg_2914_pp0_iter11_reg <= bs_exp_reg_2914_pp0_iter10_reg;
        bs_exp_reg_2914_pp0_iter12_reg <= bs_exp_reg_2914_pp0_iter11_reg;
        bs_exp_reg_2914_pp0_iter13_reg <= bs_exp_reg_2914_pp0_iter12_reg;
        bs_exp_reg_2914_pp0_iter14_reg <= bs_exp_reg_2914_pp0_iter13_reg;
        bs_exp_reg_2914_pp0_iter15_reg <= bs_exp_reg_2914_pp0_iter14_reg;
        bs_exp_reg_2914_pp0_iter16_reg <= bs_exp_reg_2914_pp0_iter15_reg;
        bs_exp_reg_2914_pp0_iter17_reg <= bs_exp_reg_2914_pp0_iter16_reg;
        bs_exp_reg_2914_pp0_iter18_reg <= bs_exp_reg_2914_pp0_iter17_reg;
        bs_exp_reg_2914_pp0_iter19_reg <= bs_exp_reg_2914_pp0_iter18_reg;
        bs_exp_reg_2914_pp0_iter1_reg <= bs_exp_reg_2914;
        bs_exp_reg_2914_pp0_iter20_reg <= bs_exp_reg_2914_pp0_iter19_reg;
        bs_exp_reg_2914_pp0_iter21_reg <= bs_exp_reg_2914_pp0_iter20_reg;
        bs_exp_reg_2914_pp0_iter22_reg <= bs_exp_reg_2914_pp0_iter21_reg;
        bs_exp_reg_2914_pp0_iter23_reg <= bs_exp_reg_2914_pp0_iter22_reg;
        bs_exp_reg_2914_pp0_iter24_reg <= bs_exp_reg_2914_pp0_iter23_reg;
        bs_exp_reg_2914_pp0_iter25_reg <= bs_exp_reg_2914_pp0_iter24_reg;
        bs_exp_reg_2914_pp0_iter26_reg <= bs_exp_reg_2914_pp0_iter25_reg;
        bs_exp_reg_2914_pp0_iter27_reg <= bs_exp_reg_2914_pp0_iter26_reg;
        bs_exp_reg_2914_pp0_iter28_reg <= bs_exp_reg_2914_pp0_iter27_reg;
        bs_exp_reg_2914_pp0_iter29_reg <= bs_exp_reg_2914_pp0_iter28_reg;
        bs_exp_reg_2914_pp0_iter2_reg <= bs_exp_reg_2914_pp0_iter1_reg;
        bs_exp_reg_2914_pp0_iter30_reg <= bs_exp_reg_2914_pp0_iter29_reg;
        bs_exp_reg_2914_pp0_iter31_reg <= bs_exp_reg_2914_pp0_iter30_reg;
        bs_exp_reg_2914_pp0_iter32_reg <= bs_exp_reg_2914_pp0_iter31_reg;
        bs_exp_reg_2914_pp0_iter33_reg <= bs_exp_reg_2914_pp0_iter32_reg;
        bs_exp_reg_2914_pp0_iter34_reg <= bs_exp_reg_2914_pp0_iter33_reg;
        bs_exp_reg_2914_pp0_iter35_reg <= bs_exp_reg_2914_pp0_iter34_reg;
        bs_exp_reg_2914_pp0_iter36_reg <= bs_exp_reg_2914_pp0_iter35_reg;
        bs_exp_reg_2914_pp0_iter37_reg <= bs_exp_reg_2914_pp0_iter36_reg;
        bs_exp_reg_2914_pp0_iter38_reg <= bs_exp_reg_2914_pp0_iter37_reg;
        bs_exp_reg_2914_pp0_iter39_reg <= bs_exp_reg_2914_pp0_iter38_reg;
        bs_exp_reg_2914_pp0_iter3_reg <= bs_exp_reg_2914_pp0_iter2_reg;
        bs_exp_reg_2914_pp0_iter40_reg <= bs_exp_reg_2914_pp0_iter39_reg;
        bs_exp_reg_2914_pp0_iter41_reg <= bs_exp_reg_2914_pp0_iter40_reg;
        bs_exp_reg_2914_pp0_iter42_reg <= bs_exp_reg_2914_pp0_iter41_reg;
        bs_exp_reg_2914_pp0_iter43_reg <= bs_exp_reg_2914_pp0_iter42_reg;
        bs_exp_reg_2914_pp0_iter4_reg <= bs_exp_reg_2914_pp0_iter3_reg;
        bs_exp_reg_2914_pp0_iter5_reg <= bs_exp_reg_2914_pp0_iter4_reg;
        bs_exp_reg_2914_pp0_iter6_reg <= bs_exp_reg_2914_pp0_iter5_reg;
        bs_exp_reg_2914_pp0_iter7_reg <= bs_exp_reg_2914_pp0_iter6_reg;
        bs_exp_reg_2914_pp0_iter8_reg <= bs_exp_reg_2914_pp0_iter7_reg;
        bs_exp_reg_2914_pp0_iter9_reg <= bs_exp_reg_2914_pp0_iter8_reg;
        bs_sig_reg_2921 <= bs_sig_fu_674_p1;
        e_frac_2_reg_3429 <= e_frac_2_fu_1914_p3;
        es_exp_reg_3358 <= {{data_1_fu_1589_p1[62:52]}};
        es_exp_reg_3358_pp0_iter51_reg <= es_exp_reg_3358;
        es_exp_reg_3358_pp0_iter52_reg <= es_exp_reg_3358_pp0_iter51_reg;
        es_exp_reg_3358_pp0_iter53_reg <= es_exp_reg_3358_pp0_iter52_reg;
        es_exp_reg_3358_pp0_iter54_reg <= es_exp_reg_3358_pp0_iter53_reg;
        exp_Z1P_m_1_reg_3680 <= {{exp_Z1P_m_1_l_fu_2541_p2[51:2]}};
        exp_Z1_hi_reg_3685 <= {{pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_q0[57:8]}};
        exp_Z1_reg_3675 <= pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_q0;
        exp_Z1_reg_3675_pp0_iter74_reg <= exp_Z1_reg_3675;
        exp_Z1_reg_3675_pp0_iter75_reg <= exp_Z1_reg_3675_pp0_iter74_reg;
        exp_Z2P_m_1_reg_3643 <= exp_Z2P_m_1_fu_2468_p2;
        exp_Z2P_m_1_reg_3643_pp0_iter70_reg <= exp_Z2P_m_1_reg_3643;
        exp_Z2P_m_1_reg_3643_pp0_iter71_reg <= exp_Z2P_m_1_reg_3643_pp0_iter70_reg;
        exp_Z2P_m_1_reg_3643_pp0_iter72_reg <= exp_Z2P_m_1_reg_3643_pp0_iter71_reg;
        exp_Z3_m_1_reg_3618[25 : 0] <= exp_Z3_m_1_fu_2422_p4[25 : 0];
exp_Z3_m_1_reg_3618[42 : 35] <= exp_Z3_m_1_fu_2422_p4[42 : 35];
        exp_Z3_m_1_reg_3618_pp0_iter68_reg[25 : 0] <= exp_Z3_m_1_reg_3618[25 : 0];
exp_Z3_m_1_reg_3618_pp0_iter68_reg[42 : 35] <= exp_Z3_m_1_reg_3618[42 : 35];
        exp_Z4_m_1_reg_3607 <= exp_Z4_m_1_fu_2416_p2;
        exp_Z4_m_1_reg_3607_pp0_iter67_reg <= exp_Z4_m_1_reg_3607;
        exp_Z4_m_1_reg_3607_pp0_iter68_reg <= exp_Z4_m_1_reg_3607_pp0_iter67_reg;
        exp_read_reg_2909 <= exp_int_reg;
        exp_read_reg_2909_pp0_iter10_reg <= exp_read_reg_2909_pp0_iter9_reg;
        exp_read_reg_2909_pp0_iter11_reg <= exp_read_reg_2909_pp0_iter10_reg;
        exp_read_reg_2909_pp0_iter12_reg <= exp_read_reg_2909_pp0_iter11_reg;
        exp_read_reg_2909_pp0_iter13_reg <= exp_read_reg_2909_pp0_iter12_reg;
        exp_read_reg_2909_pp0_iter14_reg <= exp_read_reg_2909_pp0_iter13_reg;
        exp_read_reg_2909_pp0_iter15_reg <= exp_read_reg_2909_pp0_iter14_reg;
        exp_read_reg_2909_pp0_iter16_reg <= exp_read_reg_2909_pp0_iter15_reg;
        exp_read_reg_2909_pp0_iter17_reg <= exp_read_reg_2909_pp0_iter16_reg;
        exp_read_reg_2909_pp0_iter18_reg <= exp_read_reg_2909_pp0_iter17_reg;
        exp_read_reg_2909_pp0_iter19_reg <= exp_read_reg_2909_pp0_iter18_reg;
        exp_read_reg_2909_pp0_iter1_reg <= exp_read_reg_2909;
        exp_read_reg_2909_pp0_iter20_reg <= exp_read_reg_2909_pp0_iter19_reg;
        exp_read_reg_2909_pp0_iter21_reg <= exp_read_reg_2909_pp0_iter20_reg;
        exp_read_reg_2909_pp0_iter22_reg <= exp_read_reg_2909_pp0_iter21_reg;
        exp_read_reg_2909_pp0_iter23_reg <= exp_read_reg_2909_pp0_iter22_reg;
        exp_read_reg_2909_pp0_iter24_reg <= exp_read_reg_2909_pp0_iter23_reg;
        exp_read_reg_2909_pp0_iter25_reg <= exp_read_reg_2909_pp0_iter24_reg;
        exp_read_reg_2909_pp0_iter26_reg <= exp_read_reg_2909_pp0_iter25_reg;
        exp_read_reg_2909_pp0_iter27_reg <= exp_read_reg_2909_pp0_iter26_reg;
        exp_read_reg_2909_pp0_iter28_reg <= exp_read_reg_2909_pp0_iter27_reg;
        exp_read_reg_2909_pp0_iter29_reg <= exp_read_reg_2909_pp0_iter28_reg;
        exp_read_reg_2909_pp0_iter2_reg <= exp_read_reg_2909_pp0_iter1_reg;
        exp_read_reg_2909_pp0_iter30_reg <= exp_read_reg_2909_pp0_iter29_reg;
        exp_read_reg_2909_pp0_iter31_reg <= exp_read_reg_2909_pp0_iter30_reg;
        exp_read_reg_2909_pp0_iter32_reg <= exp_read_reg_2909_pp0_iter31_reg;
        exp_read_reg_2909_pp0_iter33_reg <= exp_read_reg_2909_pp0_iter32_reg;
        exp_read_reg_2909_pp0_iter34_reg <= exp_read_reg_2909_pp0_iter33_reg;
        exp_read_reg_2909_pp0_iter35_reg <= exp_read_reg_2909_pp0_iter34_reg;
        exp_read_reg_2909_pp0_iter36_reg <= exp_read_reg_2909_pp0_iter35_reg;
        exp_read_reg_2909_pp0_iter37_reg <= exp_read_reg_2909_pp0_iter36_reg;
        exp_read_reg_2909_pp0_iter38_reg <= exp_read_reg_2909_pp0_iter37_reg;
        exp_read_reg_2909_pp0_iter39_reg <= exp_read_reg_2909_pp0_iter38_reg;
        exp_read_reg_2909_pp0_iter3_reg <= exp_read_reg_2909_pp0_iter2_reg;
        exp_read_reg_2909_pp0_iter40_reg <= exp_read_reg_2909_pp0_iter39_reg;
        exp_read_reg_2909_pp0_iter41_reg <= exp_read_reg_2909_pp0_iter40_reg;
        exp_read_reg_2909_pp0_iter42_reg <= exp_read_reg_2909_pp0_iter41_reg;
        exp_read_reg_2909_pp0_iter43_reg <= exp_read_reg_2909_pp0_iter42_reg;
        exp_read_reg_2909_pp0_iter44_reg <= exp_read_reg_2909_pp0_iter43_reg;
        exp_read_reg_2909_pp0_iter45_reg <= exp_read_reg_2909_pp0_iter44_reg;
        exp_read_reg_2909_pp0_iter46_reg <= exp_read_reg_2909_pp0_iter45_reg;
        exp_read_reg_2909_pp0_iter47_reg <= exp_read_reg_2909_pp0_iter46_reg;
        exp_read_reg_2909_pp0_iter48_reg <= exp_read_reg_2909_pp0_iter47_reg;
        exp_read_reg_2909_pp0_iter49_reg <= exp_read_reg_2909_pp0_iter48_reg;
        exp_read_reg_2909_pp0_iter4_reg <= exp_read_reg_2909_pp0_iter3_reg;
        exp_read_reg_2909_pp0_iter5_reg <= exp_read_reg_2909_pp0_iter4_reg;
        exp_read_reg_2909_pp0_iter6_reg <= exp_read_reg_2909_pp0_iter5_reg;
        exp_read_reg_2909_pp0_iter7_reg <= exp_read_reg_2909_pp0_iter6_reg;
        exp_read_reg_2909_pp0_iter8_reg <= exp_read_reg_2909_pp0_iter7_reg;
        exp_read_reg_2909_pp0_iter9_reg <= exp_read_reg_2909_pp0_iter8_reg;
        f_Z3_reg_3613 <= pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_q0;
        icmp_ln18_2_reg_3384 <= icmp_ln18_2_fu_1654_p2;
        icmp_ln18_3_reg_3217 <= icmp_ln18_3_fu_1340_p2;
        icmp_ln18_3_reg_3217_pp0_iter45_reg <= icmp_ln18_3_reg_3217;
        icmp_ln18_3_reg_3217_pp0_iter46_reg <= icmp_ln18_3_reg_3217_pp0_iter45_reg;
        icmp_ln18_3_reg_3217_pp0_iter47_reg <= icmp_ln18_3_reg_3217_pp0_iter46_reg;
        icmp_ln18_3_reg_3217_pp0_iter48_reg <= icmp_ln18_3_reg_3217_pp0_iter47_reg;
        icmp_ln18_3_reg_3217_pp0_iter49_reg <= icmp_ln18_3_reg_3217_pp0_iter48_reg;
        icmp_ln18_3_reg_3217_pp0_iter50_reg <= icmp_ln18_3_reg_3217_pp0_iter49_reg;
        icmp_ln18_4_reg_2958 <= icmp_ln18_4_fu_714_p2;
        icmp_ln18_4_reg_2958_pp0_iter10_reg <= icmp_ln18_4_reg_2958_pp0_iter9_reg;
        icmp_ln18_4_reg_2958_pp0_iter11_reg <= icmp_ln18_4_reg_2958_pp0_iter10_reg;
        icmp_ln18_4_reg_2958_pp0_iter12_reg <= icmp_ln18_4_reg_2958_pp0_iter11_reg;
        icmp_ln18_4_reg_2958_pp0_iter13_reg <= icmp_ln18_4_reg_2958_pp0_iter12_reg;
        icmp_ln18_4_reg_2958_pp0_iter14_reg <= icmp_ln18_4_reg_2958_pp0_iter13_reg;
        icmp_ln18_4_reg_2958_pp0_iter15_reg <= icmp_ln18_4_reg_2958_pp0_iter14_reg;
        icmp_ln18_4_reg_2958_pp0_iter16_reg <= icmp_ln18_4_reg_2958_pp0_iter15_reg;
        icmp_ln18_4_reg_2958_pp0_iter17_reg <= icmp_ln18_4_reg_2958_pp0_iter16_reg;
        icmp_ln18_4_reg_2958_pp0_iter18_reg <= icmp_ln18_4_reg_2958_pp0_iter17_reg;
        icmp_ln18_4_reg_2958_pp0_iter19_reg <= icmp_ln18_4_reg_2958_pp0_iter18_reg;
        icmp_ln18_4_reg_2958_pp0_iter20_reg <= icmp_ln18_4_reg_2958_pp0_iter19_reg;
        icmp_ln18_4_reg_2958_pp0_iter21_reg <= icmp_ln18_4_reg_2958_pp0_iter20_reg;
        icmp_ln18_4_reg_2958_pp0_iter22_reg <= icmp_ln18_4_reg_2958_pp0_iter21_reg;
        icmp_ln18_4_reg_2958_pp0_iter23_reg <= icmp_ln18_4_reg_2958_pp0_iter22_reg;
        icmp_ln18_4_reg_2958_pp0_iter24_reg <= icmp_ln18_4_reg_2958_pp0_iter23_reg;
        icmp_ln18_4_reg_2958_pp0_iter25_reg <= icmp_ln18_4_reg_2958_pp0_iter24_reg;
        icmp_ln18_4_reg_2958_pp0_iter26_reg <= icmp_ln18_4_reg_2958_pp0_iter25_reg;
        icmp_ln18_4_reg_2958_pp0_iter27_reg <= icmp_ln18_4_reg_2958_pp0_iter26_reg;
        icmp_ln18_4_reg_2958_pp0_iter28_reg <= icmp_ln18_4_reg_2958_pp0_iter27_reg;
        icmp_ln18_4_reg_2958_pp0_iter29_reg <= icmp_ln18_4_reg_2958_pp0_iter28_reg;
        icmp_ln18_4_reg_2958_pp0_iter2_reg <= icmp_ln18_4_reg_2958;
        icmp_ln18_4_reg_2958_pp0_iter30_reg <= icmp_ln18_4_reg_2958_pp0_iter29_reg;
        icmp_ln18_4_reg_2958_pp0_iter31_reg <= icmp_ln18_4_reg_2958_pp0_iter30_reg;
        icmp_ln18_4_reg_2958_pp0_iter32_reg <= icmp_ln18_4_reg_2958_pp0_iter31_reg;
        icmp_ln18_4_reg_2958_pp0_iter33_reg <= icmp_ln18_4_reg_2958_pp0_iter32_reg;
        icmp_ln18_4_reg_2958_pp0_iter34_reg <= icmp_ln18_4_reg_2958_pp0_iter33_reg;
        icmp_ln18_4_reg_2958_pp0_iter35_reg <= icmp_ln18_4_reg_2958_pp0_iter34_reg;
        icmp_ln18_4_reg_2958_pp0_iter36_reg <= icmp_ln18_4_reg_2958_pp0_iter35_reg;
        icmp_ln18_4_reg_2958_pp0_iter37_reg <= icmp_ln18_4_reg_2958_pp0_iter36_reg;
        icmp_ln18_4_reg_2958_pp0_iter38_reg <= icmp_ln18_4_reg_2958_pp0_iter37_reg;
        icmp_ln18_4_reg_2958_pp0_iter39_reg <= icmp_ln18_4_reg_2958_pp0_iter38_reg;
        icmp_ln18_4_reg_2958_pp0_iter3_reg <= icmp_ln18_4_reg_2958_pp0_iter2_reg;
        icmp_ln18_4_reg_2958_pp0_iter40_reg <= icmp_ln18_4_reg_2958_pp0_iter39_reg;
        icmp_ln18_4_reg_2958_pp0_iter41_reg <= icmp_ln18_4_reg_2958_pp0_iter40_reg;
        icmp_ln18_4_reg_2958_pp0_iter42_reg <= icmp_ln18_4_reg_2958_pp0_iter41_reg;
        icmp_ln18_4_reg_2958_pp0_iter43_reg <= icmp_ln18_4_reg_2958_pp0_iter42_reg;
        icmp_ln18_4_reg_2958_pp0_iter44_reg <= icmp_ln18_4_reg_2958_pp0_iter43_reg;
        icmp_ln18_4_reg_2958_pp0_iter45_reg <= icmp_ln18_4_reg_2958_pp0_iter44_reg;
        icmp_ln18_4_reg_2958_pp0_iter46_reg <= icmp_ln18_4_reg_2958_pp0_iter45_reg;
        icmp_ln18_4_reg_2958_pp0_iter47_reg <= icmp_ln18_4_reg_2958_pp0_iter46_reg;
        icmp_ln18_4_reg_2958_pp0_iter48_reg <= icmp_ln18_4_reg_2958_pp0_iter47_reg;
        icmp_ln18_4_reg_2958_pp0_iter49_reg <= icmp_ln18_4_reg_2958_pp0_iter48_reg;
        icmp_ln18_4_reg_2958_pp0_iter4_reg <= icmp_ln18_4_reg_2958_pp0_iter3_reg;
        icmp_ln18_4_reg_2958_pp0_iter50_reg <= icmp_ln18_4_reg_2958_pp0_iter49_reg;
        icmp_ln18_4_reg_2958_pp0_iter5_reg <= icmp_ln18_4_reg_2958_pp0_iter4_reg;
        icmp_ln18_4_reg_2958_pp0_iter6_reg <= icmp_ln18_4_reg_2958_pp0_iter5_reg;
        icmp_ln18_4_reg_2958_pp0_iter7_reg <= icmp_ln18_4_reg_2958_pp0_iter6_reg;
        icmp_ln18_4_reg_2958_pp0_iter8_reg <= icmp_ln18_4_reg_2958_pp0_iter7_reg;
        icmp_ln18_4_reg_2958_pp0_iter9_reg <= icmp_ln18_4_reg_2958_pp0_iter8_reg;
        icmp_ln18_reg_3374 <= icmp_ln18_fu_1636_p2;
        icmp_ln340_1_reg_2952 <= icmp_ln340_1_fu_709_p2;
        icmp_ln340_1_reg_2952_pp0_iter10_reg <= icmp_ln340_1_reg_2952_pp0_iter9_reg;
        icmp_ln340_1_reg_2952_pp0_iter11_reg <= icmp_ln340_1_reg_2952_pp0_iter10_reg;
        icmp_ln340_1_reg_2952_pp0_iter12_reg <= icmp_ln340_1_reg_2952_pp0_iter11_reg;
        icmp_ln340_1_reg_2952_pp0_iter13_reg <= icmp_ln340_1_reg_2952_pp0_iter12_reg;
        icmp_ln340_1_reg_2952_pp0_iter14_reg <= icmp_ln340_1_reg_2952_pp0_iter13_reg;
        icmp_ln340_1_reg_2952_pp0_iter15_reg <= icmp_ln340_1_reg_2952_pp0_iter14_reg;
        icmp_ln340_1_reg_2952_pp0_iter16_reg <= icmp_ln340_1_reg_2952_pp0_iter15_reg;
        icmp_ln340_1_reg_2952_pp0_iter17_reg <= icmp_ln340_1_reg_2952_pp0_iter16_reg;
        icmp_ln340_1_reg_2952_pp0_iter18_reg <= icmp_ln340_1_reg_2952_pp0_iter17_reg;
        icmp_ln340_1_reg_2952_pp0_iter19_reg <= icmp_ln340_1_reg_2952_pp0_iter18_reg;
        icmp_ln340_1_reg_2952_pp0_iter20_reg <= icmp_ln340_1_reg_2952_pp0_iter19_reg;
        icmp_ln340_1_reg_2952_pp0_iter21_reg <= icmp_ln340_1_reg_2952_pp0_iter20_reg;
        icmp_ln340_1_reg_2952_pp0_iter22_reg <= icmp_ln340_1_reg_2952_pp0_iter21_reg;
        icmp_ln340_1_reg_2952_pp0_iter23_reg <= icmp_ln340_1_reg_2952_pp0_iter22_reg;
        icmp_ln340_1_reg_2952_pp0_iter24_reg <= icmp_ln340_1_reg_2952_pp0_iter23_reg;
        icmp_ln340_1_reg_2952_pp0_iter25_reg <= icmp_ln340_1_reg_2952_pp0_iter24_reg;
        icmp_ln340_1_reg_2952_pp0_iter26_reg <= icmp_ln340_1_reg_2952_pp0_iter25_reg;
        icmp_ln340_1_reg_2952_pp0_iter27_reg <= icmp_ln340_1_reg_2952_pp0_iter26_reg;
        icmp_ln340_1_reg_2952_pp0_iter28_reg <= icmp_ln340_1_reg_2952_pp0_iter27_reg;
        icmp_ln340_1_reg_2952_pp0_iter29_reg <= icmp_ln340_1_reg_2952_pp0_iter28_reg;
        icmp_ln340_1_reg_2952_pp0_iter2_reg <= icmp_ln340_1_reg_2952;
        icmp_ln340_1_reg_2952_pp0_iter30_reg <= icmp_ln340_1_reg_2952_pp0_iter29_reg;
        icmp_ln340_1_reg_2952_pp0_iter31_reg <= icmp_ln340_1_reg_2952_pp0_iter30_reg;
        icmp_ln340_1_reg_2952_pp0_iter32_reg <= icmp_ln340_1_reg_2952_pp0_iter31_reg;
        icmp_ln340_1_reg_2952_pp0_iter33_reg <= icmp_ln340_1_reg_2952_pp0_iter32_reg;
        icmp_ln340_1_reg_2952_pp0_iter34_reg <= icmp_ln340_1_reg_2952_pp0_iter33_reg;
        icmp_ln340_1_reg_2952_pp0_iter35_reg <= icmp_ln340_1_reg_2952_pp0_iter34_reg;
        icmp_ln340_1_reg_2952_pp0_iter36_reg <= icmp_ln340_1_reg_2952_pp0_iter35_reg;
        icmp_ln340_1_reg_2952_pp0_iter37_reg <= icmp_ln340_1_reg_2952_pp0_iter36_reg;
        icmp_ln340_1_reg_2952_pp0_iter38_reg <= icmp_ln340_1_reg_2952_pp0_iter37_reg;
        icmp_ln340_1_reg_2952_pp0_iter39_reg <= icmp_ln340_1_reg_2952_pp0_iter38_reg;
        icmp_ln340_1_reg_2952_pp0_iter3_reg <= icmp_ln340_1_reg_2952_pp0_iter2_reg;
        icmp_ln340_1_reg_2952_pp0_iter40_reg <= icmp_ln340_1_reg_2952_pp0_iter39_reg;
        icmp_ln340_1_reg_2952_pp0_iter41_reg <= icmp_ln340_1_reg_2952_pp0_iter40_reg;
        icmp_ln340_1_reg_2952_pp0_iter42_reg <= icmp_ln340_1_reg_2952_pp0_iter41_reg;
        icmp_ln340_1_reg_2952_pp0_iter43_reg <= icmp_ln340_1_reg_2952_pp0_iter42_reg;
        icmp_ln340_1_reg_2952_pp0_iter44_reg <= icmp_ln340_1_reg_2952_pp0_iter43_reg;
        icmp_ln340_1_reg_2952_pp0_iter45_reg <= icmp_ln340_1_reg_2952_pp0_iter44_reg;
        icmp_ln340_1_reg_2952_pp0_iter46_reg <= icmp_ln340_1_reg_2952_pp0_iter45_reg;
        icmp_ln340_1_reg_2952_pp0_iter47_reg <= icmp_ln340_1_reg_2952_pp0_iter46_reg;
        icmp_ln340_1_reg_2952_pp0_iter48_reg <= icmp_ln340_1_reg_2952_pp0_iter47_reg;
        icmp_ln340_1_reg_2952_pp0_iter49_reg <= icmp_ln340_1_reg_2952_pp0_iter48_reg;
        icmp_ln340_1_reg_2952_pp0_iter4_reg <= icmp_ln340_1_reg_2952_pp0_iter3_reg;
        icmp_ln340_1_reg_2952_pp0_iter5_reg <= icmp_ln340_1_reg_2952_pp0_iter4_reg;
        icmp_ln340_1_reg_2952_pp0_iter6_reg <= icmp_ln340_1_reg_2952_pp0_iter5_reg;
        icmp_ln340_1_reg_2952_pp0_iter7_reg <= icmp_ln340_1_reg_2952_pp0_iter6_reg;
        icmp_ln340_1_reg_2952_pp0_iter8_reg <= icmp_ln340_1_reg_2952_pp0_iter7_reg;
        icmp_ln340_1_reg_2952_pp0_iter9_reg <= icmp_ln340_1_reg_2952_pp0_iter8_reg;
        icmp_ln373_reg_3395 <= icmp_ln373_fu_1712_p2;
        icmp_ln422_reg_3499 <= icmp_ln422_fu_2061_p2;
        icmp_ln422_reg_3499_pp0_iter57_reg <= icmp_ln422_reg_3499;
        icmp_ln422_reg_3499_pp0_iter58_reg <= icmp_ln422_reg_3499_pp0_iter57_reg;
        icmp_ln422_reg_3499_pp0_iter59_reg <= icmp_ln422_reg_3499_pp0_iter58_reg;
        icmp_ln422_reg_3499_pp0_iter60_reg <= icmp_ln422_reg_3499_pp0_iter59_reg;
        icmp_ln422_reg_3499_pp0_iter61_reg <= icmp_ln422_reg_3499_pp0_iter60_reg;
        icmp_ln422_reg_3499_pp0_iter62_reg <= icmp_ln422_reg_3499_pp0_iter61_reg;
        icmp_ln422_reg_3499_pp0_iter63_reg <= icmp_ln422_reg_3499_pp0_iter62_reg;
        icmp_ln422_reg_3499_pp0_iter64_reg <= icmp_ln422_reg_3499_pp0_iter63_reg;
        icmp_ln422_reg_3499_pp0_iter65_reg <= icmp_ln422_reg_3499_pp0_iter64_reg;
        icmp_ln422_reg_3499_pp0_iter66_reg <= icmp_ln422_reg_3499_pp0_iter65_reg;
        icmp_ln422_reg_3499_pp0_iter67_reg <= icmp_ln422_reg_3499_pp0_iter66_reg;
        icmp_ln422_reg_3499_pp0_iter68_reg <= icmp_ln422_reg_3499_pp0_iter67_reg;
        icmp_ln422_reg_3499_pp0_iter69_reg <= icmp_ln422_reg_3499_pp0_iter68_reg;
        icmp_ln422_reg_3499_pp0_iter70_reg <= icmp_ln422_reg_3499_pp0_iter69_reg;
        icmp_ln422_reg_3499_pp0_iter71_reg <= icmp_ln422_reg_3499_pp0_iter70_reg;
        icmp_ln422_reg_3499_pp0_iter72_reg <= icmp_ln422_reg_3499_pp0_iter71_reg;
        icmp_ln422_reg_3499_pp0_iter73_reg <= icmp_ln422_reg_3499_pp0_iter72_reg;
        icmp_ln422_reg_3499_pp0_iter74_reg <= icmp_ln422_reg_3499_pp0_iter73_reg;
        icmp_ln422_reg_3499_pp0_iter75_reg <= icmp_ln422_reg_3499_pp0_iter74_reg;
        icmp_ln422_reg_3499_pp0_iter76_reg <= icmp_ln422_reg_3499_pp0_iter75_reg;
        icmp_ln628_reg_3553 <= icmp_ln628_fu_2275_p2;
        icmp_ln628_reg_3553_pp0_iter59_reg <= icmp_ln628_reg_3553;
        icmp_ln628_reg_3553_pp0_iter60_reg <= icmp_ln628_reg_3553_pp0_iter59_reg;
        icmp_ln628_reg_3553_pp0_iter61_reg <= icmp_ln628_reg_3553_pp0_iter60_reg;
        icmp_ln628_reg_3553_pp0_iter62_reg <= icmp_ln628_reg_3553_pp0_iter61_reg;
        icmp_ln628_reg_3553_pp0_iter63_reg <= icmp_ln628_reg_3553_pp0_iter62_reg;
        icmp_ln628_reg_3553_pp0_iter64_reg <= icmp_ln628_reg_3553_pp0_iter63_reg;
        icmp_ln628_reg_3553_pp0_iter65_reg <= icmp_ln628_reg_3553_pp0_iter64_reg;
        icmp_ln628_reg_3553_pp0_iter66_reg <= icmp_ln628_reg_3553_pp0_iter65_reg;
        icmp_ln628_reg_3553_pp0_iter67_reg <= icmp_ln628_reg_3553_pp0_iter66_reg;
        icmp_ln628_reg_3553_pp0_iter68_reg <= icmp_ln628_reg_3553_pp0_iter67_reg;
        icmp_ln628_reg_3553_pp0_iter69_reg <= icmp_ln628_reg_3553_pp0_iter68_reg;
        icmp_ln628_reg_3553_pp0_iter70_reg <= icmp_ln628_reg_3553_pp0_iter69_reg;
        icmp_ln628_reg_3553_pp0_iter71_reg <= icmp_ln628_reg_3553_pp0_iter70_reg;
        icmp_ln628_reg_3553_pp0_iter72_reg <= icmp_ln628_reg_3553_pp0_iter71_reg;
        icmp_ln628_reg_3553_pp0_iter73_reg <= icmp_ln628_reg_3553_pp0_iter72_reg;
        icmp_ln628_reg_3553_pp0_iter74_reg <= icmp_ln628_reg_3553_pp0_iter73_reg;
        icmp_ln628_reg_3553_pp0_iter75_reg <= icmp_ln628_reg_3553_pp0_iter74_reg;
        icmp_ln628_reg_3553_pp0_iter76_reg <= icmp_ln628_reg_3553_pp0_iter75_reg;
        icmp_ln645_reg_3716 <= icmp_ln645_fu_2642_p2;
        log_base_reg_3424 <= {{add_ln525_1_fu_1880_p2[120:43]}};
        log_sum_1_reg_3348 <= log_sum_1_fu_1557_p2;
        logn_3_reg_3302 <= pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_q0;
        logn_4_reg_3307 <= pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_q0;
        lshr_ln522_1_reg_3353 <= {{sub_ln522_fu_1573_p2[116:45]}};
        lshr_ln_reg_3338 <= {{grp_fu_614_p2[78:1]}};
        m_diff_hi_reg_3575 <= {{sub_ln574_fu_2341_p2[58:51]}};
        m_diff_hi_reg_3575_pp0_iter66_reg <= m_diff_hi_reg_3575;
        m_diff_hi_reg_3575_pp0_iter67_reg <= m_diff_hi_reg_3575_pp0_iter66_reg;
        m_diff_hi_reg_3575_pp0_iter68_reg <= m_diff_hi_reg_3575_pp0_iter67_reg;
        m_diff_hi_reg_3575_pp0_iter69_reg <= m_diff_hi_reg_3575_pp0_iter68_reg;
        m_diff_hi_reg_3575_pp0_iter70_reg <= m_diff_hi_reg_3575_pp0_iter69_reg;
        m_diff_hi_reg_3575_pp0_iter71_reg <= m_diff_hi_reg_3575_pp0_iter70_reg;
        m_exp_reg_3434 <= m_exp_fu_1922_p2;
        m_exp_reg_3434_pp0_iter52_reg <= m_exp_reg_3434;
        m_exp_reg_3434_pp0_iter53_reg <= m_exp_reg_3434_pp0_iter52_reg;
        m_exp_reg_3434_pp0_iter54_reg <= m_exp_reg_3434_pp0_iter53_reg;
        m_exp_reg_3434_pp0_iter55_reg <= m_exp_reg_3434_pp0_iter54_reg;
        m_fix_a_reg_3570 <= {{grp_fu_609_p2[70:12]}};
        m_fix_l_reg_3517 <= m_fix_l_fu_2152_p3;
        m_fix_reg_3523 <= {{m_fix_0_in_in_v_v_fu_2195_p3[117:59]}};
        m_fix_reg_3523_pp0_iter57_reg <= m_fix_reg_3523;
        m_fix_reg_3523_pp0_iter58_reg <= m_fix_reg_3523_pp0_iter57_reg;
        m_fix_reg_3523_pp0_iter59_reg <= m_fix_reg_3523_pp0_iter58_reg;
        m_fix_reg_3523_pp0_iter60_reg <= m_fix_reg_3523_pp0_iter59_reg;
        m_fix_reg_3523_pp0_iter61_reg <= m_fix_reg_3523_pp0_iter60_reg;
        m_fix_reg_3523_pp0_iter62_reg <= m_fix_reg_3523_pp0_iter61_reg;
        m_fix_reg_3523_pp0_iter63_reg <= m_fix_reg_3523_pp0_iter62_reg;
        m_fix_reg_3523_pp0_iter64_reg <= m_fix_reg_3523_pp0_iter63_reg;
        m_frac_l_reg_3468 <= grp_fu_642_p2;
        m_frac_l_reg_3468_pp0_iter56_reg <= m_frac_l_reg_3468;
        m_frac_l_reg_3468_pp0_iter57_reg <= m_frac_l_reg_3468_pp0_iter56_reg;
        mul_ln44_1_reg_3047 <= grp_fu_634_p2;
        mul_ln44_2_reg_3083 <= grp_fu_650_p2;
        mul_ln44_3_reg_3115 <= grp_fu_658_p2;
        mul_ln44_4_reg_3147 <= grp_fu_654_p2;
        mul_ln44_5_reg_3179 <= grp_fu_646_p2;
        mul_ln44_6_reg_3247 <= grp_fu_638_p2;
        mul_ln44_reg_3015 <= grp_fu_824_p2;
        mul_ln516_reg_2978 <= grp_fu_630_p2;
        mul_ln616_reg_3705 <= grp_fu_626_p2;
        or_ln378_1_reg_3400 <= or_ln378_1_fu_1730_p2;
        or_ln378_1_reg_3400_pp0_iter51_reg <= or_ln378_1_reg_3400;
        or_ln378_1_reg_3400_pp0_iter52_reg <= or_ln378_1_reg_3400_pp0_iter51_reg;
        or_ln378_1_reg_3400_pp0_iter53_reg <= or_ln378_1_reg_3400_pp0_iter52_reg;
        or_ln378_1_reg_3400_pp0_iter54_reg <= or_ln378_1_reg_3400_pp0_iter53_reg;
        or_ln378_1_reg_3400_pp0_iter55_reg <= or_ln378_1_reg_3400_pp0_iter54_reg;
        or_ln378_1_reg_3400_pp0_iter56_reg <= or_ln378_1_reg_3400_pp0_iter55_reg;
        or_ln378_1_reg_3400_pp0_iter57_reg <= or_ln378_1_reg_3400_pp0_iter56_reg;
        or_ln378_1_reg_3400_pp0_iter58_reg <= or_ln378_1_reg_3400_pp0_iter57_reg;
        or_ln378_1_reg_3400_pp0_iter59_reg <= or_ln378_1_reg_3400_pp0_iter58_reg;
        or_ln378_1_reg_3400_pp0_iter60_reg <= or_ln378_1_reg_3400_pp0_iter59_reg;
        or_ln378_1_reg_3400_pp0_iter61_reg <= or_ln378_1_reg_3400_pp0_iter60_reg;
        or_ln378_1_reg_3400_pp0_iter62_reg <= or_ln378_1_reg_3400_pp0_iter61_reg;
        or_ln378_1_reg_3400_pp0_iter63_reg <= or_ln378_1_reg_3400_pp0_iter62_reg;
        or_ln378_1_reg_3400_pp0_iter64_reg <= or_ln378_1_reg_3400_pp0_iter63_reg;
        or_ln378_1_reg_3400_pp0_iter65_reg <= or_ln378_1_reg_3400_pp0_iter64_reg;
        or_ln378_1_reg_3400_pp0_iter66_reg <= or_ln378_1_reg_3400_pp0_iter65_reg;
        or_ln378_1_reg_3400_pp0_iter67_reg <= or_ln378_1_reg_3400_pp0_iter66_reg;
        or_ln378_1_reg_3400_pp0_iter68_reg <= or_ln378_1_reg_3400_pp0_iter67_reg;
        or_ln378_1_reg_3400_pp0_iter69_reg <= or_ln378_1_reg_3400_pp0_iter68_reg;
        or_ln378_1_reg_3400_pp0_iter70_reg <= or_ln378_1_reg_3400_pp0_iter69_reg;
        or_ln378_1_reg_3400_pp0_iter71_reg <= or_ln378_1_reg_3400_pp0_iter70_reg;
        or_ln378_1_reg_3400_pp0_iter72_reg <= or_ln378_1_reg_3400_pp0_iter71_reg;
        or_ln378_1_reg_3400_pp0_iter73_reg <= or_ln378_1_reg_3400_pp0_iter72_reg;
        or_ln378_1_reg_3400_pp0_iter74_reg <= or_ln378_1_reg_3400_pp0_iter73_reg;
        or_ln378_1_reg_3400_pp0_iter75_reg <= or_ln378_1_reg_3400_pp0_iter74_reg;
        or_ln378_1_reg_3400_pp0_iter76_reg <= or_ln378_1_reg_3400_pp0_iter75_reg;
        or_ln378_1_reg_3400_pp0_iter77_reg <= or_ln378_1_reg_3400_pp0_iter76_reg;
        or_ln386_2_reg_3452 <= or_ln386_2_fu_2010_p2;
        or_ln386_2_reg_3452_pp0_iter52_reg <= or_ln386_2_reg_3452;
        or_ln386_2_reg_3452_pp0_iter53_reg <= or_ln386_2_reg_3452_pp0_iter52_reg;
        or_ln386_2_reg_3452_pp0_iter54_reg <= or_ln386_2_reg_3452_pp0_iter53_reg;
        or_ln386_2_reg_3452_pp0_iter55_reg <= or_ln386_2_reg_3452_pp0_iter54_reg;
        or_ln386_2_reg_3452_pp0_iter56_reg <= or_ln386_2_reg_3452_pp0_iter55_reg;
        or_ln386_2_reg_3452_pp0_iter57_reg <= or_ln386_2_reg_3452_pp0_iter56_reg;
        or_ln386_2_reg_3452_pp0_iter58_reg <= or_ln386_2_reg_3452_pp0_iter57_reg;
        or_ln386_2_reg_3452_pp0_iter59_reg <= or_ln386_2_reg_3452_pp0_iter58_reg;
        or_ln386_2_reg_3452_pp0_iter60_reg <= or_ln386_2_reg_3452_pp0_iter59_reg;
        or_ln386_2_reg_3452_pp0_iter61_reg <= or_ln386_2_reg_3452_pp0_iter60_reg;
        or_ln386_2_reg_3452_pp0_iter62_reg <= or_ln386_2_reg_3452_pp0_iter61_reg;
        or_ln386_2_reg_3452_pp0_iter63_reg <= or_ln386_2_reg_3452_pp0_iter62_reg;
        or_ln386_2_reg_3452_pp0_iter64_reg <= or_ln386_2_reg_3452_pp0_iter63_reg;
        or_ln386_2_reg_3452_pp0_iter65_reg <= or_ln386_2_reg_3452_pp0_iter64_reg;
        or_ln386_2_reg_3452_pp0_iter66_reg <= or_ln386_2_reg_3452_pp0_iter65_reg;
        or_ln386_2_reg_3452_pp0_iter67_reg <= or_ln386_2_reg_3452_pp0_iter66_reg;
        or_ln386_2_reg_3452_pp0_iter68_reg <= or_ln386_2_reg_3452_pp0_iter67_reg;
        or_ln386_2_reg_3452_pp0_iter69_reg <= or_ln386_2_reg_3452_pp0_iter68_reg;
        or_ln386_2_reg_3452_pp0_iter70_reg <= or_ln386_2_reg_3452_pp0_iter69_reg;
        or_ln386_2_reg_3452_pp0_iter71_reg <= or_ln386_2_reg_3452_pp0_iter70_reg;
        or_ln386_2_reg_3452_pp0_iter72_reg <= or_ln386_2_reg_3452_pp0_iter71_reg;
        or_ln386_2_reg_3452_pp0_iter73_reg <= or_ln386_2_reg_3452_pp0_iter72_reg;
        or_ln386_2_reg_3452_pp0_iter74_reg <= or_ln386_2_reg_3452_pp0_iter73_reg;
        or_ln386_2_reg_3452_pp0_iter75_reg <= or_ln386_2_reg_3452_pp0_iter74_reg;
        or_ln386_2_reg_3452_pp0_iter76_reg <= or_ln386_2_reg_3452_pp0_iter75_reg;
        or_ln386_2_reg_3452_pp0_iter77_reg <= or_ln386_2_reg_3452_pp0_iter76_reg;
        or_ln431_2_reg_3412 <= or_ln431_2_fu_1811_p2;
        or_ln431_2_reg_3412_pp0_iter51_reg <= or_ln431_2_reg_3412;
        or_ln431_2_reg_3412_pp0_iter52_reg <= or_ln431_2_reg_3412_pp0_iter51_reg;
        or_ln431_2_reg_3412_pp0_iter53_reg <= or_ln431_2_reg_3412_pp0_iter52_reg;
        or_ln431_2_reg_3412_pp0_iter54_reg <= or_ln431_2_reg_3412_pp0_iter53_reg;
        or_ln431_2_reg_3412_pp0_iter55_reg <= or_ln431_2_reg_3412_pp0_iter54_reg;
        or_ln431_2_reg_3412_pp0_iter56_reg <= or_ln431_2_reg_3412_pp0_iter55_reg;
        or_ln431_2_reg_3412_pp0_iter57_reg <= or_ln431_2_reg_3412_pp0_iter56_reg;
        or_ln431_2_reg_3412_pp0_iter58_reg <= or_ln431_2_reg_3412_pp0_iter57_reg;
        or_ln431_2_reg_3412_pp0_iter59_reg <= or_ln431_2_reg_3412_pp0_iter58_reg;
        or_ln431_2_reg_3412_pp0_iter60_reg <= or_ln431_2_reg_3412_pp0_iter59_reg;
        or_ln431_2_reg_3412_pp0_iter61_reg <= or_ln431_2_reg_3412_pp0_iter60_reg;
        or_ln431_2_reg_3412_pp0_iter62_reg <= or_ln431_2_reg_3412_pp0_iter61_reg;
        or_ln431_2_reg_3412_pp0_iter63_reg <= or_ln431_2_reg_3412_pp0_iter62_reg;
        or_ln431_2_reg_3412_pp0_iter64_reg <= or_ln431_2_reg_3412_pp0_iter63_reg;
        or_ln431_2_reg_3412_pp0_iter65_reg <= or_ln431_2_reg_3412_pp0_iter64_reg;
        or_ln431_2_reg_3412_pp0_iter66_reg <= or_ln431_2_reg_3412_pp0_iter65_reg;
        or_ln431_2_reg_3412_pp0_iter67_reg <= or_ln431_2_reg_3412_pp0_iter66_reg;
        or_ln431_2_reg_3412_pp0_iter68_reg <= or_ln431_2_reg_3412_pp0_iter67_reg;
        or_ln431_2_reg_3412_pp0_iter69_reg <= or_ln431_2_reg_3412_pp0_iter68_reg;
        or_ln431_2_reg_3412_pp0_iter70_reg <= or_ln431_2_reg_3412_pp0_iter69_reg;
        or_ln431_2_reg_3412_pp0_iter71_reg <= or_ln431_2_reg_3412_pp0_iter70_reg;
        or_ln431_2_reg_3412_pp0_iter72_reg <= or_ln431_2_reg_3412_pp0_iter71_reg;
        or_ln431_2_reg_3412_pp0_iter73_reg <= or_ln431_2_reg_3412_pp0_iter72_reg;
        or_ln431_2_reg_3412_pp0_iter74_reg <= or_ln431_2_reg_3412_pp0_iter73_reg;
        or_ln431_2_reg_3412_pp0_iter75_reg <= or_ln431_2_reg_3412_pp0_iter74_reg;
        or_ln431_2_reg_3412_pp0_iter76_reg <= or_ln431_2_reg_3412_pp0_iter75_reg;
        or_ln431_2_reg_3412_pp0_iter77_reg <= or_ln431_2_reg_3412_pp0_iter76_reg;
        or_ln438_2_reg_3418 <= or_ln438_2_fu_1851_p2;
        or_ln438_2_reg_3418_pp0_iter51_reg <= or_ln438_2_reg_3418;
        or_ln438_2_reg_3418_pp0_iter52_reg <= or_ln438_2_reg_3418_pp0_iter51_reg;
        or_ln438_2_reg_3418_pp0_iter53_reg <= or_ln438_2_reg_3418_pp0_iter52_reg;
        or_ln438_2_reg_3418_pp0_iter54_reg <= or_ln438_2_reg_3418_pp0_iter53_reg;
        or_ln438_2_reg_3418_pp0_iter55_reg <= or_ln438_2_reg_3418_pp0_iter54_reg;
        or_ln438_2_reg_3418_pp0_iter56_reg <= or_ln438_2_reg_3418_pp0_iter55_reg;
        or_ln438_2_reg_3418_pp0_iter57_reg <= or_ln438_2_reg_3418_pp0_iter56_reg;
        or_ln438_2_reg_3418_pp0_iter58_reg <= or_ln438_2_reg_3418_pp0_iter57_reg;
        or_ln438_2_reg_3418_pp0_iter59_reg <= or_ln438_2_reg_3418_pp0_iter58_reg;
        or_ln438_2_reg_3418_pp0_iter60_reg <= or_ln438_2_reg_3418_pp0_iter59_reg;
        or_ln438_2_reg_3418_pp0_iter61_reg <= or_ln438_2_reg_3418_pp0_iter60_reg;
        or_ln438_2_reg_3418_pp0_iter62_reg <= or_ln438_2_reg_3418_pp0_iter61_reg;
        or_ln438_2_reg_3418_pp0_iter63_reg <= or_ln438_2_reg_3418_pp0_iter62_reg;
        or_ln438_2_reg_3418_pp0_iter64_reg <= or_ln438_2_reg_3418_pp0_iter63_reg;
        or_ln438_2_reg_3418_pp0_iter65_reg <= or_ln438_2_reg_3418_pp0_iter64_reg;
        or_ln438_2_reg_3418_pp0_iter66_reg <= or_ln438_2_reg_3418_pp0_iter65_reg;
        or_ln438_2_reg_3418_pp0_iter67_reg <= or_ln438_2_reg_3418_pp0_iter66_reg;
        or_ln438_2_reg_3418_pp0_iter68_reg <= or_ln438_2_reg_3418_pp0_iter67_reg;
        or_ln438_2_reg_3418_pp0_iter69_reg <= or_ln438_2_reg_3418_pp0_iter68_reg;
        or_ln438_2_reg_3418_pp0_iter70_reg <= or_ln438_2_reg_3418_pp0_iter69_reg;
        or_ln438_2_reg_3418_pp0_iter71_reg <= or_ln438_2_reg_3418_pp0_iter70_reg;
        or_ln438_2_reg_3418_pp0_iter72_reg <= or_ln438_2_reg_3418_pp0_iter71_reg;
        or_ln438_2_reg_3418_pp0_iter73_reg <= or_ln438_2_reg_3418_pp0_iter72_reg;
        or_ln438_2_reg_3418_pp0_iter74_reg <= or_ln438_2_reg_3418_pp0_iter73_reg;
        or_ln438_2_reg_3418_pp0_iter75_reg <= or_ln438_2_reg_3418_pp0_iter74_reg;
        or_ln438_2_reg_3418_pp0_iter76_reg <= or_ln438_2_reg_3418_pp0_iter75_reg;
        or_ln438_2_reg_3418_pp0_iter77_reg <= or_ln438_2_reg_3418_pp0_iter76_reg;
        or_ln628_reg_3710 <= or_ln628_fu_2636_p2;
        out_sig_reg_3721 <= out_sig_fu_2668_p3;
        r_exp_reg_3558 <= r_exp_fu_2319_p3;
        r_exp_reg_3558_pp0_iter60_reg <= r_exp_reg_3558;
        r_exp_reg_3558_pp0_iter61_reg <= r_exp_reg_3558_pp0_iter60_reg;
        r_exp_reg_3558_pp0_iter62_reg <= r_exp_reg_3558_pp0_iter61_reg;
        r_exp_reg_3558_pp0_iter63_reg <= r_exp_reg_3558_pp0_iter62_reg;
        r_exp_reg_3558_pp0_iter64_reg <= r_exp_reg_3558_pp0_iter63_reg;
        r_exp_reg_3558_pp0_iter65_reg <= r_exp_reg_3558_pp0_iter64_reg;
        r_exp_reg_3558_pp0_iter66_reg <= r_exp_reg_3558_pp0_iter65_reg;
        r_exp_reg_3558_pp0_iter67_reg <= r_exp_reg_3558_pp0_iter66_reg;
        r_exp_reg_3558_pp0_iter68_reg <= r_exp_reg_3558_pp0_iter67_reg;
        r_exp_reg_3558_pp0_iter69_reg <= r_exp_reg_3558_pp0_iter68_reg;
        r_exp_reg_3558_pp0_iter70_reg <= r_exp_reg_3558_pp0_iter69_reg;
        r_exp_reg_3558_pp0_iter71_reg <= r_exp_reg_3558_pp0_iter70_reg;
        r_exp_reg_3558_pp0_iter72_reg <= r_exp_reg_3558_pp0_iter71_reg;
        r_exp_reg_3558_pp0_iter73_reg <= r_exp_reg_3558_pp0_iter72_reg;
        r_exp_reg_3558_pp0_iter74_reg <= r_exp_reg_3558_pp0_iter73_reg;
        r_exp_reg_3558_pp0_iter75_reg <= r_exp_reg_3558_pp0_iter74_reg;
        r_exp_reg_3558_pp0_iter76_reg <= r_exp_reg_3558_pp0_iter75_reg;
        r_sign_reg_3504 <= r_sign_fu_2116_p2;
        r_sign_reg_3504_pp0_iter57_reg <= r_sign_reg_3504;
        r_sign_reg_3504_pp0_iter58_reg <= r_sign_reg_3504_pp0_iter57_reg;
        r_sign_reg_3504_pp0_iter59_reg <= r_sign_reg_3504_pp0_iter58_reg;
        r_sign_reg_3504_pp0_iter60_reg <= r_sign_reg_3504_pp0_iter59_reg;
        r_sign_reg_3504_pp0_iter61_reg <= r_sign_reg_3504_pp0_iter60_reg;
        r_sign_reg_3504_pp0_iter62_reg <= r_sign_reg_3504_pp0_iter61_reg;
        r_sign_reg_3504_pp0_iter63_reg <= r_sign_reg_3504_pp0_iter62_reg;
        r_sign_reg_3504_pp0_iter64_reg <= r_sign_reg_3504_pp0_iter63_reg;
        r_sign_reg_3504_pp0_iter65_reg <= r_sign_reg_3504_pp0_iter64_reg;
        r_sign_reg_3504_pp0_iter66_reg <= r_sign_reg_3504_pp0_iter65_reg;
        r_sign_reg_3504_pp0_iter67_reg <= r_sign_reg_3504_pp0_iter66_reg;
        r_sign_reg_3504_pp0_iter68_reg <= r_sign_reg_3504_pp0_iter67_reg;
        r_sign_reg_3504_pp0_iter69_reg <= r_sign_reg_3504_pp0_iter68_reg;
        r_sign_reg_3504_pp0_iter70_reg <= r_sign_reg_3504_pp0_iter69_reg;
        r_sign_reg_3504_pp0_iter71_reg <= r_sign_reg_3504_pp0_iter70_reg;
        r_sign_reg_3504_pp0_iter72_reg <= r_sign_reg_3504_pp0_iter71_reg;
        r_sign_reg_3504_pp0_iter73_reg <= r_sign_reg_3504_pp0_iter72_reg;
        r_sign_reg_3504_pp0_iter74_reg <= r_sign_reg_3504_pp0_iter73_reg;
        r_sign_reg_3504_pp0_iter75_reg <= r_sign_reg_3504_pp0_iter74_reg;
        r_sign_reg_3504_pp0_iter76_reg <= r_sign_reg_3504_pp0_iter75_reg;
        r_sign_reg_3504_pp0_iter77_reg <= r_sign_reg_3504_pp0_iter76_reg;
        select_ln42_reg_3005[70 : 16] <= select_ln42_fu_814_p3[70 : 16];
select_ln42_reg_3005[75 : 74] <= select_ln42_fu_814_p3[75 : 74];
        select_ln42_reg_3005_pp0_iter6_reg[70 : 16] <= select_ln42_reg_3005[70 : 16];
select_ln42_reg_3005_pp0_iter6_reg[75 : 74] <= select_ln42_reg_3005[75 : 74];
        select_ln42_reg_3005_pp0_iter7_reg[70 : 16] <= select_ln42_reg_3005_pp0_iter6_reg[70 : 16];
select_ln42_reg_3005_pp0_iter7_reg[75 : 74] <= select_ln42_reg_3005_pp0_iter6_reg[75 : 74];
        select_ln42_reg_3005_pp0_iter8_reg[70 : 16] <= select_ln42_reg_3005_pp0_iter7_reg[70 : 16];
select_ln42_reg_3005_pp0_iter8_reg[75 : 74] <= select_ln42_reg_3005_pp0_iter7_reg[75 : 74];
        select_ln42_reg_3005_pp0_iter9_reg[70 : 16] <= select_ln42_reg_3005_pp0_iter8_reg[70 : 16];
select_ln42_reg_3005_pp0_iter9_reg[75 : 74] <= select_ln42_reg_3005_pp0_iter8_reg[75 : 74];
        select_ln553_reg_3488 <= select_ln553_fu_2041_p3;
        sext_ln545_1_reg_3512 <= sext_ln545_1_fu_2126_p1;
        sext_ln545_reg_3478 <= sext_ln545_fu_2029_p1;
        shl_ln546_reg_3538 <= shl_ln546_fu_2245_p2;
        sub_ln44_1_reg_3052 <= sub_ln44_1_fu_936_p2;
        tmp_10_reg_3120 <= {{sub_ln44_3_fu_1102_p2[120:34]}};
        tmp_10_reg_3120_pp0_iter29_reg <= tmp_10_reg_3120;
        tmp_10_reg_3120_pp0_iter30_reg <= tmp_10_reg_3120_pp0_iter29_reg;
        tmp_10_reg_3120_pp0_iter31_reg <= tmp_10_reg_3120_pp0_iter30_reg;
        tmp_10_reg_3120_pp0_iter32_reg <= tmp_10_reg_3120_pp0_iter31_reg;
        tmp_10_reg_3120_pp0_iter33_reg <= tmp_10_reg_3120_pp0_iter32_reg;
        tmp_11_reg_3126 <= {{sub_ln44_3_fu_1102_p2[114:34]}};
        tmp_11_reg_3126_pp0_iter29_reg <= tmp_11_reg_3126;
        tmp_11_reg_3126_pp0_iter30_reg <= tmp_11_reg_3126_pp0_iter29_reg;
        tmp_11_reg_3126_pp0_iter31_reg <= tmp_11_reg_3126_pp0_iter30_reg;
        tmp_11_reg_3126_pp0_iter32_reg <= tmp_11_reg_3126_pp0_iter31_reg;
        tmp_11_reg_3126_pp0_iter33_reg <= tmp_11_reg_3126_pp0_iter32_reg;
        tmp_13_reg_3131 <= {{sub_ln44_3_fu_1102_p2[120:115]}};
        tmp_13_reg_3131_pp0_iter29_reg <= tmp_13_reg_3131;
        tmp_13_reg_3131_pp0_iter30_reg <= tmp_13_reg_3131_pp0_iter29_reg;
        tmp_13_reg_3131_pp0_iter31_reg <= tmp_13_reg_3131_pp0_iter30_reg;
        tmp_13_reg_3131_pp0_iter32_reg <= tmp_13_reg_3131_pp0_iter31_reg;
        tmp_13_reg_3131_pp0_iter33_reg <= tmp_13_reg_3131_pp0_iter32_reg;
        tmp_13_reg_3131_pp0_iter34_reg <= tmp_13_reg_3131_pp0_iter33_reg;
        tmp_13_reg_3131_pp0_iter35_reg <= tmp_13_reg_3131_pp0_iter34_reg;
        tmp_13_reg_3131_pp0_iter36_reg <= tmp_13_reg_3131_pp0_iter35_reg;
        tmp_13_reg_3131_pp0_iter37_reg <= tmp_13_reg_3131_pp0_iter36_reg;
        tmp_13_reg_3131_pp0_iter38_reg <= tmp_13_reg_3131_pp0_iter37_reg;
        tmp_13_reg_3131_pp0_iter39_reg <= tmp_13_reg_3131_pp0_iter38_reg;
        tmp_13_reg_3131_pp0_iter40_reg <= tmp_13_reg_3131_pp0_iter39_reg;
        tmp_13_reg_3131_pp0_iter41_reg <= tmp_13_reg_3131_pp0_iter40_reg;
        tmp_13_reg_3131_pp0_iter42_reg <= tmp_13_reg_3131_pp0_iter41_reg;
        tmp_13_reg_3131_pp0_iter43_reg <= tmp_13_reg_3131_pp0_iter42_reg;
        tmp_13_reg_3131_pp0_iter44_reg <= tmp_13_reg_3131_pp0_iter43_reg;
        tmp_13_reg_3131_pp0_iter45_reg <= tmp_13_reg_3131_pp0_iter44_reg;
        tmp_14_reg_3152 <= {{sub_ln44_4_fu_1189_p2[125:44]}};
        tmp_14_reg_3152_pp0_iter35_reg <= tmp_14_reg_3152;
        tmp_14_reg_3152_pp0_iter36_reg <= tmp_14_reg_3152_pp0_iter35_reg;
        tmp_14_reg_3152_pp0_iter37_reg <= tmp_14_reg_3152_pp0_iter36_reg;
        tmp_14_reg_3152_pp0_iter38_reg <= tmp_14_reg_3152_pp0_iter37_reg;
        tmp_14_reg_3152_pp0_iter39_reg <= tmp_14_reg_3152_pp0_iter38_reg;
        tmp_15_reg_3158 <= {{sub_ln44_4_fu_1189_p2[119:44]}};
        tmp_15_reg_3158_pp0_iter35_reg <= tmp_15_reg_3158;
        tmp_15_reg_3158_pp0_iter36_reg <= tmp_15_reg_3158_pp0_iter35_reg;
        tmp_15_reg_3158_pp0_iter37_reg <= tmp_15_reg_3158_pp0_iter36_reg;
        tmp_15_reg_3158_pp0_iter38_reg <= tmp_15_reg_3158_pp0_iter37_reg;
        tmp_15_reg_3158_pp0_iter39_reg <= tmp_15_reg_3158_pp0_iter38_reg;
        tmp_16_reg_3163 <= {{sub_ln44_4_fu_1189_p2[125:120]}};
        tmp_16_reg_3163_pp0_iter35_reg <= tmp_16_reg_3163;
        tmp_16_reg_3163_pp0_iter36_reg <= tmp_16_reg_3163_pp0_iter35_reg;
        tmp_16_reg_3163_pp0_iter37_reg <= tmp_16_reg_3163_pp0_iter36_reg;
        tmp_16_reg_3163_pp0_iter38_reg <= tmp_16_reg_3163_pp0_iter37_reg;
        tmp_16_reg_3163_pp0_iter39_reg <= tmp_16_reg_3163_pp0_iter38_reg;
        tmp_16_reg_3163_pp0_iter40_reg <= tmp_16_reg_3163_pp0_iter39_reg;
        tmp_16_reg_3163_pp0_iter41_reg <= tmp_16_reg_3163_pp0_iter40_reg;
        tmp_16_reg_3163_pp0_iter42_reg <= tmp_16_reg_3163_pp0_iter41_reg;
        tmp_16_reg_3163_pp0_iter43_reg <= tmp_16_reg_3163_pp0_iter42_reg;
        tmp_16_reg_3163_pp0_iter44_reg <= tmp_16_reg_3163_pp0_iter43_reg;
        tmp_16_reg_3163_pp0_iter45_reg <= tmp_16_reg_3163_pp0_iter44_reg;
        tmp_17_reg_3184 <= {{sub_ln44_5_fu_1276_p2[130:54]}};
        tmp_17_reg_3184_pp0_iter41_reg <= tmp_17_reg_3184;
        tmp_17_reg_3184_pp0_iter42_reg <= tmp_17_reg_3184_pp0_iter41_reg;
        tmp_17_reg_3184_pp0_iter43_reg <= tmp_17_reg_3184_pp0_iter42_reg;
        tmp_17_reg_3184_pp0_iter44_reg <= tmp_17_reg_3184_pp0_iter43_reg;
        tmp_17_reg_3184_pp0_iter45_reg <= tmp_17_reg_3184_pp0_iter44_reg;
        tmp_18_reg_3190 <= {{sub_ln44_5_fu_1276_p2[124:54]}};
        tmp_18_reg_3190_pp0_iter41_reg <= tmp_18_reg_3190;
        tmp_18_reg_3190_pp0_iter42_reg <= tmp_18_reg_3190_pp0_iter41_reg;
        tmp_18_reg_3190_pp0_iter43_reg <= tmp_18_reg_3190_pp0_iter42_reg;
        tmp_18_reg_3190_pp0_iter44_reg <= tmp_18_reg_3190_pp0_iter43_reg;
        tmp_18_reg_3190_pp0_iter45_reg <= tmp_18_reg_3190_pp0_iter44_reg;
        tmp_19_reg_3195 <= {{sub_ln44_5_fu_1276_p2[130:125]}};
        tmp_19_reg_3195_pp0_iter41_reg <= tmp_19_reg_3195;
        tmp_19_reg_3195_pp0_iter42_reg <= tmp_19_reg_3195_pp0_iter41_reg;
        tmp_19_reg_3195_pp0_iter43_reg <= tmp_19_reg_3195_pp0_iter42_reg;
        tmp_19_reg_3195_pp0_iter44_reg <= tmp_19_reg_3195_pp0_iter43_reg;
        tmp_19_reg_3195_pp0_iter45_reg <= tmp_19_reg_3195_pp0_iter44_reg;
        tmp_1_reg_3444 <= m_exp_fu_1922_p2[32'd11];
        tmp_1_reg_3444_pp0_iter52_reg <= tmp_1_reg_3444;
        tmp_1_reg_3444_pp0_iter53_reg <= tmp_1_reg_3444_pp0_iter52_reg;
        tmp_1_reg_3444_pp0_iter54_reg <= tmp_1_reg_3444_pp0_iter53_reg;
        tmp_1_reg_3444_pp0_iter55_reg <= tmp_1_reg_3444_pp0_iter54_reg;
        tmp_1_reg_3444_pp0_iter56_reg <= tmp_1_reg_3444_pp0_iter55_reg;
        tmp_1_reg_3444_pp0_iter57_reg <= tmp_1_reg_3444_pp0_iter56_reg;
        tmp_20_reg_3272 <= {{sub_ln44_6_fu_1430_p2[135:64]}};
        tmp_20_reg_3272_pp0_iter47_reg <= tmp_20_reg_3272;
        tmp_20_reg_3272_pp0_iter48_reg <= tmp_20_reg_3272_pp0_iter47_reg;
        tmp_21_reg_3277 <= {{sub_ln44_6_fu_1430_p2[135:96]}};
        tmp_22_reg_3483 <= sub_ln545_fu_2024_p2[32'd10];
        tmp_23_reg_3528 <= zext_ln549_fu_2206_p1[32'd129];
        tmp_23_reg_3528_pp0_iter57_reg <= tmp_23_reg_3528;
        tmp_25_reg_3633 <= {{grp_fu_618_p2[78:59]}};
        tmp_26_reg_3649 <= {{pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_q0[41:2]}};
        tmp_26_reg_3649_pp0_iter70_reg <= tmp_26_reg_3649;
        tmp_26_reg_3649_pp0_iter71_reg <= tmp_26_reg_3649_pp0_iter70_reg;
        tmp_26_reg_3649_pp0_iter72_reg <= tmp_26_reg_3649_pp0_iter71_reg;
        tmp_27_reg_3670 <= {{grp_fu_622_p2[92:57]}};
        tmp_2_reg_3230 <= b_exp_fu_1323_p2[32'd11];
        tmp_2_reg_3230_pp0_iter45_reg <= tmp_2_reg_3230;
        tmp_2_reg_3230_pp0_iter46_reg <= tmp_2_reg_3230_pp0_iter45_reg;
        tmp_2_reg_3230_pp0_iter47_reg <= tmp_2_reg_3230_pp0_iter46_reg;
        tmp_2_reg_3230_pp0_iter48_reg <= tmp_2_reg_3230_pp0_iter47_reg;
        tmp_2_reg_3230_pp0_iter49_reg <= tmp_2_reg_3230_pp0_iter48_reg;
        tmp_30_reg_3493 <= grp_fu_642_p2[32'd130];
        tmp_30_reg_3493_pp0_iter56_reg <= tmp_30_reg_3493;
        tmp_30_reg_3493_pp0_iter57_reg <= tmp_30_reg_3493_pp0_iter56_reg;
        tmp_30_reg_3493_pp0_iter58_reg <= tmp_30_reg_3493_pp0_iter57_reg;
        tmp_30_reg_3493_pp0_iter59_reg <= tmp_30_reg_3493_pp0_iter58_reg;
        tmp_30_reg_3493_pp0_iter60_reg <= tmp_30_reg_3493_pp0_iter59_reg;
        tmp_30_reg_3493_pp0_iter61_reg <= tmp_30_reg_3493_pp0_iter60_reg;
        tmp_30_reg_3493_pp0_iter62_reg <= tmp_30_reg_3493_pp0_iter61_reg;
        tmp_30_reg_3493_pp0_iter63_reg <= tmp_30_reg_3493_pp0_iter62_reg;
        tmp_30_reg_3493_pp0_iter64_reg <= tmp_30_reg_3493_pp0_iter63_reg;
        tmp_30_reg_3493_pp0_iter65_reg <= tmp_30_reg_3493_pp0_iter64_reg;
        tmp_30_reg_3493_pp0_iter66_reg <= tmp_30_reg_3493_pp0_iter65_reg;
        tmp_30_reg_3493_pp0_iter67_reg <= tmp_30_reg_3493_pp0_iter66_reg;
        tmp_30_reg_3493_pp0_iter68_reg <= tmp_30_reg_3493_pp0_iter67_reg;
        tmp_30_reg_3493_pp0_iter69_reg <= tmp_30_reg_3493_pp0_iter68_reg;
        tmp_30_reg_3493_pp0_iter70_reg <= tmp_30_reg_3493_pp0_iter69_reg;
        tmp_30_reg_3493_pp0_iter71_reg <= tmp_30_reg_3493_pp0_iter70_reg;
        tmp_30_reg_3493_pp0_iter72_reg <= tmp_30_reg_3493_pp0_iter71_reg;
        tmp_30_reg_3493_pp0_iter73_reg <= tmp_30_reg_3493_pp0_iter72_reg;
        tmp_30_reg_3493_pp0_iter74_reg <= tmp_30_reg_3493_pp0_iter73_reg;
        tmp_30_reg_3493_pp0_iter75_reg <= tmp_30_reg_3493_pp0_iter74_reg;
        tmp_30_reg_3493_pp0_iter76_reg <= tmp_30_reg_3493_pp0_iter75_reg;
        tmp_30_reg_3493_pp0_iter77_reg <= tmp_30_reg_3493_pp0_iter76_reg;
        tmp_5_reg_2936 <= data_fu_662_p1[32'd51];
        tmp_5_reg_2936_pp0_iter10_reg <= tmp_5_reg_2936_pp0_iter9_reg;
        tmp_5_reg_2936_pp0_iter11_reg <= tmp_5_reg_2936_pp0_iter10_reg;
        tmp_5_reg_2936_pp0_iter12_reg <= tmp_5_reg_2936_pp0_iter11_reg;
        tmp_5_reg_2936_pp0_iter13_reg <= tmp_5_reg_2936_pp0_iter12_reg;
        tmp_5_reg_2936_pp0_iter14_reg <= tmp_5_reg_2936_pp0_iter13_reg;
        tmp_5_reg_2936_pp0_iter15_reg <= tmp_5_reg_2936_pp0_iter14_reg;
        tmp_5_reg_2936_pp0_iter16_reg <= tmp_5_reg_2936_pp0_iter15_reg;
        tmp_5_reg_2936_pp0_iter17_reg <= tmp_5_reg_2936_pp0_iter16_reg;
        tmp_5_reg_2936_pp0_iter18_reg <= tmp_5_reg_2936_pp0_iter17_reg;
        tmp_5_reg_2936_pp0_iter19_reg <= tmp_5_reg_2936_pp0_iter18_reg;
        tmp_5_reg_2936_pp0_iter1_reg <= tmp_5_reg_2936;
        tmp_5_reg_2936_pp0_iter20_reg <= tmp_5_reg_2936_pp0_iter19_reg;
        tmp_5_reg_2936_pp0_iter21_reg <= tmp_5_reg_2936_pp0_iter20_reg;
        tmp_5_reg_2936_pp0_iter22_reg <= tmp_5_reg_2936_pp0_iter21_reg;
        tmp_5_reg_2936_pp0_iter23_reg <= tmp_5_reg_2936_pp0_iter22_reg;
        tmp_5_reg_2936_pp0_iter24_reg <= tmp_5_reg_2936_pp0_iter23_reg;
        tmp_5_reg_2936_pp0_iter25_reg <= tmp_5_reg_2936_pp0_iter24_reg;
        tmp_5_reg_2936_pp0_iter26_reg <= tmp_5_reg_2936_pp0_iter25_reg;
        tmp_5_reg_2936_pp0_iter27_reg <= tmp_5_reg_2936_pp0_iter26_reg;
        tmp_5_reg_2936_pp0_iter28_reg <= tmp_5_reg_2936_pp0_iter27_reg;
        tmp_5_reg_2936_pp0_iter29_reg <= tmp_5_reg_2936_pp0_iter28_reg;
        tmp_5_reg_2936_pp0_iter2_reg <= tmp_5_reg_2936_pp0_iter1_reg;
        tmp_5_reg_2936_pp0_iter30_reg <= tmp_5_reg_2936_pp0_iter29_reg;
        tmp_5_reg_2936_pp0_iter31_reg <= tmp_5_reg_2936_pp0_iter30_reg;
        tmp_5_reg_2936_pp0_iter32_reg <= tmp_5_reg_2936_pp0_iter31_reg;
        tmp_5_reg_2936_pp0_iter33_reg <= tmp_5_reg_2936_pp0_iter32_reg;
        tmp_5_reg_2936_pp0_iter34_reg <= tmp_5_reg_2936_pp0_iter33_reg;
        tmp_5_reg_2936_pp0_iter35_reg <= tmp_5_reg_2936_pp0_iter34_reg;
        tmp_5_reg_2936_pp0_iter36_reg <= tmp_5_reg_2936_pp0_iter35_reg;
        tmp_5_reg_2936_pp0_iter37_reg <= tmp_5_reg_2936_pp0_iter36_reg;
        tmp_5_reg_2936_pp0_iter38_reg <= tmp_5_reg_2936_pp0_iter37_reg;
        tmp_5_reg_2936_pp0_iter39_reg <= tmp_5_reg_2936_pp0_iter38_reg;
        tmp_5_reg_2936_pp0_iter3_reg <= tmp_5_reg_2936_pp0_iter2_reg;
        tmp_5_reg_2936_pp0_iter40_reg <= tmp_5_reg_2936_pp0_iter39_reg;
        tmp_5_reg_2936_pp0_iter41_reg <= tmp_5_reg_2936_pp0_iter40_reg;
        tmp_5_reg_2936_pp0_iter42_reg <= tmp_5_reg_2936_pp0_iter41_reg;
        tmp_5_reg_2936_pp0_iter43_reg <= tmp_5_reg_2936_pp0_iter42_reg;
        tmp_5_reg_2936_pp0_iter4_reg <= tmp_5_reg_2936_pp0_iter3_reg;
        tmp_5_reg_2936_pp0_iter5_reg <= tmp_5_reg_2936_pp0_iter4_reg;
        tmp_5_reg_2936_pp0_iter6_reg <= tmp_5_reg_2936_pp0_iter5_reg;
        tmp_5_reg_2936_pp0_iter7_reg <= tmp_5_reg_2936_pp0_iter6_reg;
        tmp_5_reg_2936_pp0_iter8_reg <= tmp_5_reg_2936_pp0_iter7_reg;
        tmp_5_reg_2936_pp0_iter9_reg <= tmp_5_reg_2936_pp0_iter8_reg;
        tmp_6_reg_2995 <= grp_fu_630_p2[32'd53];
        tmp_7_reg_3032 <= {{sub_ln44_fu_849_p2[69:3]}};
        tmp_7_reg_3032_pp0_iter11_reg <= tmp_7_reg_3032;
        tmp_7_reg_3032_pp0_iter12_reg <= tmp_7_reg_3032_pp0_iter11_reg;
        tmp_7_reg_3032_pp0_iter13_reg <= tmp_7_reg_3032_pp0_iter12_reg;
        tmp_7_reg_3032_pp0_iter14_reg <= tmp_7_reg_3032_pp0_iter13_reg;
        tmp_7_reg_3032_pp0_iter15_reg <= tmp_7_reg_3032_pp0_iter14_reg;
        tmp_8_reg_3094 <= {{sub_ln44_2_fu_1015_p2[95:10]}};
        tmp_8_reg_3094_pp0_iter23_reg <= tmp_8_reg_3094;
        tmp_8_reg_3094_pp0_iter24_reg <= tmp_8_reg_3094_pp0_iter23_reg;
        tmp_8_reg_3094_pp0_iter25_reg <= tmp_8_reg_3094_pp0_iter24_reg;
        tmp_8_reg_3094_pp0_iter26_reg <= tmp_8_reg_3094_pp0_iter25_reg;
        tmp_8_reg_3094_pp0_iter27_reg <= tmp_8_reg_3094_pp0_iter26_reg;
        tmp_9_reg_3099 <= {{sub_ln44_2_fu_1015_p2[101:96]}};
        tmp_9_reg_3099_pp0_iter23_reg <= tmp_9_reg_3099;
        tmp_9_reg_3099_pp0_iter24_reg <= tmp_9_reg_3099_pp0_iter23_reg;
        tmp_9_reg_3099_pp0_iter25_reg <= tmp_9_reg_3099_pp0_iter24_reg;
        tmp_9_reg_3099_pp0_iter26_reg <= tmp_9_reg_3099_pp0_iter25_reg;
        tmp_9_reg_3099_pp0_iter27_reg <= tmp_9_reg_3099_pp0_iter26_reg;
        tmp_9_reg_3099_pp0_iter28_reg <= tmp_9_reg_3099_pp0_iter27_reg;
        tmp_9_reg_3099_pp0_iter29_reg <= tmp_9_reg_3099_pp0_iter28_reg;
        tmp_9_reg_3099_pp0_iter30_reg <= tmp_9_reg_3099_pp0_iter29_reg;
        tmp_9_reg_3099_pp0_iter31_reg <= tmp_9_reg_3099_pp0_iter30_reg;
        tmp_9_reg_3099_pp0_iter32_reg <= tmp_9_reg_3099_pp0_iter31_reg;
        tmp_9_reg_3099_pp0_iter33_reg <= tmp_9_reg_3099_pp0_iter32_reg;
        tmp_9_reg_3099_pp0_iter34_reg <= tmp_9_reg_3099_pp0_iter33_reg;
        tmp_9_reg_3099_pp0_iter35_reg <= tmp_9_reg_3099_pp0_iter34_reg;
        tmp_9_reg_3099_pp0_iter36_reg <= tmp_9_reg_3099_pp0_iter35_reg;
        tmp_9_reg_3099_pp0_iter37_reg <= tmp_9_reg_3099_pp0_iter36_reg;
        tmp_9_reg_3099_pp0_iter38_reg <= tmp_9_reg_3099_pp0_iter37_reg;
        tmp_9_reg_3099_pp0_iter39_reg <= tmp_9_reg_3099_pp0_iter38_reg;
        tmp_9_reg_3099_pp0_iter40_reg <= tmp_9_reg_3099_pp0_iter39_reg;
        tmp_9_reg_3099_pp0_iter41_reg <= tmp_9_reg_3099_pp0_iter40_reg;
        tmp_9_reg_3099_pp0_iter42_reg <= tmp_9_reg_3099_pp0_iter41_reg;
        tmp_9_reg_3099_pp0_iter43_reg <= tmp_9_reg_3099_pp0_iter42_reg;
        tmp_9_reg_3099_pp0_iter44_reg <= tmp_9_reg_3099_pp0_iter43_reg;
        tmp_9_reg_3099_pp0_iter45_reg <= tmp_9_reg_3099_pp0_iter44_reg;
        tmp_reg_2929 <= data_fu_662_p1[32'd63];
        tmp_reg_2929_pp0_iter10_reg <= tmp_reg_2929_pp0_iter9_reg;
        tmp_reg_2929_pp0_iter11_reg <= tmp_reg_2929_pp0_iter10_reg;
        tmp_reg_2929_pp0_iter12_reg <= tmp_reg_2929_pp0_iter11_reg;
        tmp_reg_2929_pp0_iter13_reg <= tmp_reg_2929_pp0_iter12_reg;
        tmp_reg_2929_pp0_iter14_reg <= tmp_reg_2929_pp0_iter13_reg;
        tmp_reg_2929_pp0_iter15_reg <= tmp_reg_2929_pp0_iter14_reg;
        tmp_reg_2929_pp0_iter16_reg <= tmp_reg_2929_pp0_iter15_reg;
        tmp_reg_2929_pp0_iter17_reg <= tmp_reg_2929_pp0_iter16_reg;
        tmp_reg_2929_pp0_iter18_reg <= tmp_reg_2929_pp0_iter17_reg;
        tmp_reg_2929_pp0_iter19_reg <= tmp_reg_2929_pp0_iter18_reg;
        tmp_reg_2929_pp0_iter1_reg <= tmp_reg_2929;
        tmp_reg_2929_pp0_iter20_reg <= tmp_reg_2929_pp0_iter19_reg;
        tmp_reg_2929_pp0_iter21_reg <= tmp_reg_2929_pp0_iter20_reg;
        tmp_reg_2929_pp0_iter22_reg <= tmp_reg_2929_pp0_iter21_reg;
        tmp_reg_2929_pp0_iter23_reg <= tmp_reg_2929_pp0_iter22_reg;
        tmp_reg_2929_pp0_iter24_reg <= tmp_reg_2929_pp0_iter23_reg;
        tmp_reg_2929_pp0_iter25_reg <= tmp_reg_2929_pp0_iter24_reg;
        tmp_reg_2929_pp0_iter26_reg <= tmp_reg_2929_pp0_iter25_reg;
        tmp_reg_2929_pp0_iter27_reg <= tmp_reg_2929_pp0_iter26_reg;
        tmp_reg_2929_pp0_iter28_reg <= tmp_reg_2929_pp0_iter27_reg;
        tmp_reg_2929_pp0_iter29_reg <= tmp_reg_2929_pp0_iter28_reg;
        tmp_reg_2929_pp0_iter2_reg <= tmp_reg_2929_pp0_iter1_reg;
        tmp_reg_2929_pp0_iter30_reg <= tmp_reg_2929_pp0_iter29_reg;
        tmp_reg_2929_pp0_iter31_reg <= tmp_reg_2929_pp0_iter30_reg;
        tmp_reg_2929_pp0_iter32_reg <= tmp_reg_2929_pp0_iter31_reg;
        tmp_reg_2929_pp0_iter33_reg <= tmp_reg_2929_pp0_iter32_reg;
        tmp_reg_2929_pp0_iter34_reg <= tmp_reg_2929_pp0_iter33_reg;
        tmp_reg_2929_pp0_iter35_reg <= tmp_reg_2929_pp0_iter34_reg;
        tmp_reg_2929_pp0_iter36_reg <= tmp_reg_2929_pp0_iter35_reg;
        tmp_reg_2929_pp0_iter37_reg <= tmp_reg_2929_pp0_iter36_reg;
        tmp_reg_2929_pp0_iter38_reg <= tmp_reg_2929_pp0_iter37_reg;
        tmp_reg_2929_pp0_iter39_reg <= tmp_reg_2929_pp0_iter38_reg;
        tmp_reg_2929_pp0_iter3_reg <= tmp_reg_2929_pp0_iter2_reg;
        tmp_reg_2929_pp0_iter40_reg <= tmp_reg_2929_pp0_iter39_reg;
        tmp_reg_2929_pp0_iter41_reg <= tmp_reg_2929_pp0_iter40_reg;
        tmp_reg_2929_pp0_iter42_reg <= tmp_reg_2929_pp0_iter41_reg;
        tmp_reg_2929_pp0_iter43_reg <= tmp_reg_2929_pp0_iter42_reg;
        tmp_reg_2929_pp0_iter44_reg <= tmp_reg_2929_pp0_iter43_reg;
        tmp_reg_2929_pp0_iter45_reg <= tmp_reg_2929_pp0_iter44_reg;
        tmp_reg_2929_pp0_iter46_reg <= tmp_reg_2929_pp0_iter45_reg;
        tmp_reg_2929_pp0_iter47_reg <= tmp_reg_2929_pp0_iter46_reg;
        tmp_reg_2929_pp0_iter48_reg <= tmp_reg_2929_pp0_iter47_reg;
        tmp_reg_2929_pp0_iter49_reg <= tmp_reg_2929_pp0_iter48_reg;
        tmp_reg_2929_pp0_iter4_reg <= tmp_reg_2929_pp0_iter3_reg;
        tmp_reg_2929_pp0_iter5_reg <= tmp_reg_2929_pp0_iter4_reg;
        tmp_reg_2929_pp0_iter6_reg <= tmp_reg_2929_pp0_iter5_reg;
        tmp_reg_2929_pp0_iter7_reg <= tmp_reg_2929_pp0_iter6_reg;
        tmp_reg_2929_pp0_iter8_reg <= tmp_reg_2929_pp0_iter7_reg;
        tmp_reg_2929_pp0_iter9_reg <= tmp_reg_2929_pp0_iter8_reg;
        trunc_ln39_1_reg_3063 <= trunc_ln39_1_fu_952_p1;
        trunc_ln39_1_reg_3063_pp0_iter17_reg <= trunc_ln39_1_reg_3063;
        trunc_ln39_1_reg_3063_pp0_iter18_reg <= trunc_ln39_1_reg_3063_pp0_iter17_reg;
        trunc_ln39_1_reg_3063_pp0_iter19_reg <= trunc_ln39_1_reg_3063_pp0_iter18_reg;
        trunc_ln39_1_reg_3063_pp0_iter20_reg <= trunc_ln39_1_reg_3063_pp0_iter19_reg;
        trunc_ln39_1_reg_3063_pp0_iter21_reg <= trunc_ln39_1_reg_3063_pp0_iter20_reg;
        trunc_ln39_reg_2990 <= trunc_ln39_fu_760_p1;
        trunc_ln39_reg_2990_pp0_iter5_reg <= trunc_ln39_reg_2990;
        trunc_ln39_reg_2990_pp0_iter6_reg <= trunc_ln39_reg_2990_pp0_iter5_reg;
        trunc_ln39_reg_2990_pp0_iter7_reg <= trunc_ln39_reg_2990_pp0_iter6_reg;
        trunc_ln39_reg_2990_pp0_iter8_reg <= trunc_ln39_reg_2990_pp0_iter7_reg;
        trunc_ln39_reg_2990_pp0_iter9_reg <= trunc_ln39_reg_2990_pp0_iter8_reg;
        trunc_ln657_reg_3726 <= trunc_ln657_fu_2676_p1;
        x_is_0_reg_3223 <= x_is_0_fu_1345_p2;
        x_is_0_reg_3223_pp0_iter45_reg <= x_is_0_reg_3223;
        x_is_0_reg_3223_pp0_iter46_reg <= x_is_0_reg_3223_pp0_iter45_reg;
        x_is_0_reg_3223_pp0_iter47_reg <= x_is_0_reg_3223_pp0_iter46_reg;
        x_is_0_reg_3223_pp0_iter48_reg <= x_is_0_reg_3223_pp0_iter47_reg;
        x_is_0_reg_3223_pp0_iter49_reg <= x_is_0_reg_3223_pp0_iter48_reg;
        x_is_1_reg_3211 <= x_is_1_fu_1335_p2;
        x_is_1_reg_3211_pp0_iter45_reg <= x_is_1_reg_3211;
        x_is_1_reg_3211_pp0_iter46_reg <= x_is_1_reg_3211_pp0_iter45_reg;
        x_is_1_reg_3211_pp0_iter47_reg <= x_is_1_reg_3211_pp0_iter46_reg;
        x_is_1_reg_3211_pp0_iter48_reg <= x_is_1_reg_3211_pp0_iter47_reg;
        x_is_1_reg_3211_pp0_iter49_reg <= x_is_1_reg_3211_pp0_iter48_reg;
        x_is_n1_reg_3368 <= x_is_n1_fu_1632_p2;
        x_is_n1_reg_3368_pp0_iter51_reg <= x_is_n1_reg_3368;
        x_is_n1_reg_3368_pp0_iter52_reg <= x_is_n1_reg_3368_pp0_iter51_reg;
        x_is_n1_reg_3368_pp0_iter53_reg <= x_is_n1_reg_3368_pp0_iter52_reg;
        x_is_n1_reg_3368_pp0_iter54_reg <= x_is_n1_reg_3368_pp0_iter53_reg;
        x_is_n1_reg_3368_pp0_iter55_reg <= x_is_n1_reg_3368_pp0_iter54_reg;
        x_is_n1_reg_3368_pp0_iter56_reg <= x_is_n1_reg_3368_pp0_iter55_reg;
        x_is_n1_reg_3368_pp0_iter57_reg <= x_is_n1_reg_3368_pp0_iter56_reg;
        x_is_n1_reg_3368_pp0_iter58_reg <= x_is_n1_reg_3368_pp0_iter57_reg;
        x_is_n1_reg_3368_pp0_iter59_reg <= x_is_n1_reg_3368_pp0_iter58_reg;
        x_is_n1_reg_3368_pp0_iter60_reg <= x_is_n1_reg_3368_pp0_iter59_reg;
        x_is_n1_reg_3368_pp0_iter61_reg <= x_is_n1_reg_3368_pp0_iter60_reg;
        x_is_n1_reg_3368_pp0_iter62_reg <= x_is_n1_reg_3368_pp0_iter61_reg;
        x_is_n1_reg_3368_pp0_iter63_reg <= x_is_n1_reg_3368_pp0_iter62_reg;
        x_is_n1_reg_3368_pp0_iter64_reg <= x_is_n1_reg_3368_pp0_iter63_reg;
        x_is_n1_reg_3368_pp0_iter65_reg <= x_is_n1_reg_3368_pp0_iter64_reg;
        x_is_n1_reg_3368_pp0_iter66_reg <= x_is_n1_reg_3368_pp0_iter65_reg;
        x_is_n1_reg_3368_pp0_iter67_reg <= x_is_n1_reg_3368_pp0_iter66_reg;
        x_is_n1_reg_3368_pp0_iter68_reg <= x_is_n1_reg_3368_pp0_iter67_reg;
        x_is_n1_reg_3368_pp0_iter69_reg <= x_is_n1_reg_3368_pp0_iter68_reg;
        x_is_n1_reg_3368_pp0_iter70_reg <= x_is_n1_reg_3368_pp0_iter69_reg;
        x_is_n1_reg_3368_pp0_iter71_reg <= x_is_n1_reg_3368_pp0_iter70_reg;
        x_is_n1_reg_3368_pp0_iter72_reg <= x_is_n1_reg_3368_pp0_iter71_reg;
        x_is_n1_reg_3368_pp0_iter73_reg <= x_is_n1_reg_3368_pp0_iter72_reg;
        x_is_n1_reg_3368_pp0_iter74_reg <= x_is_n1_reg_3368_pp0_iter73_reg;
        x_is_n1_reg_3368_pp0_iter75_reg <= x_is_n1_reg_3368_pp0_iter74_reg;
        x_is_n1_reg_3368_pp0_iter76_reg <= x_is_n1_reg_3368_pp0_iter75_reg;
        x_is_n1_reg_3368_pp0_iter77_reg <= x_is_n1_reg_3368_pp0_iter76_reg;
        x_is_neg_reg_3389 <= x_is_neg_fu_1675_p2;
        x_is_neg_reg_3389_pp0_iter51_reg <= x_is_neg_reg_3389;
        x_is_neg_reg_3389_pp0_iter52_reg <= x_is_neg_reg_3389_pp0_iter51_reg;
        x_is_neg_reg_3389_pp0_iter53_reg <= x_is_neg_reg_3389_pp0_iter52_reg;
        x_is_neg_reg_3389_pp0_iter54_reg <= x_is_neg_reg_3389_pp0_iter53_reg;
        x_is_neg_reg_3389_pp0_iter55_reg <= x_is_neg_reg_3389_pp0_iter54_reg;
        y_is_inf_reg_3379 <= y_is_inf_fu_1648_p2;
        y_is_odd_reg_3407 <= y_is_odd_fu_1769_p3;
        y_is_odd_reg_3407_pp0_iter51_reg <= y_is_odd_reg_3407;
        y_is_odd_reg_3407_pp0_iter52_reg <= y_is_odd_reg_3407_pp0_iter51_reg;
        y_is_odd_reg_3407_pp0_iter53_reg <= y_is_odd_reg_3407_pp0_iter52_reg;
        y_is_odd_reg_3407_pp0_iter54_reg <= y_is_odd_reg_3407_pp0_iter53_reg;
        y_is_odd_reg_3407_pp0_iter55_reg <= y_is_odd_reg_3407_pp0_iter54_reg;
        z2_reg_3020 <= {{sub_ln44_fu_849_p2[75:3]}};
        z2_reg_3020_pp0_iter11_reg <= z2_reg_3020;
        z2_reg_3020_pp0_iter12_reg <= z2_reg_3020_pp0_iter11_reg;
        z2_reg_3020_pp0_iter13_reg <= z2_reg_3020_pp0_iter12_reg;
        z2_reg_3020_pp0_iter14_reg <= z2_reg_3020_pp0_iter13_reg;
        z2_reg_3020_pp0_iter15_reg <= z2_reg_3020_pp0_iter14_reg;
        z3_reg_3068[82 : 1] <= z3_fu_956_p3[82 : 1];
        z3_reg_3068_pp0_iter18_reg[82 : 1] <= z3_reg_3068[82 : 1];
        z3_reg_3068_pp0_iter19_reg[82 : 1] <= z3_reg_3068_pp0_iter18_reg[82 : 1];
        z3_reg_3068_pp0_iter20_reg[82 : 1] <= z3_reg_3068_pp0_iter19_reg[82 : 1];
        z3_reg_3068_pp0_iter21_reg[82 : 1] <= z3_reg_3068_pp0_iter20_reg[82 : 1];
        z4_reg_3088 <= {{sub_ln44_2_fu_1015_p2[101:10]}};
        z4_reg_3088_pp0_iter23_reg <= z4_reg_3088;
        z4_reg_3088_pp0_iter24_reg <= z4_reg_3088_pp0_iter23_reg;
        z4_reg_3088_pp0_iter25_reg <= z4_reg_3088_pp0_iter24_reg;
        z4_reg_3088_pp0_iter26_reg <= z4_reg_3088_pp0_iter25_reg;
        z4_reg_3088_pp0_iter27_reg <= z4_reg_3088_pp0_iter26_reg;
        zext_ln486_1_reg_3363[10 : 0] <= zext_ln486_1_fu_1612_p1[10 : 0];
        zext_ln502_reg_2942[5 : 0] <= zext_ln502_fu_704_p1[5 : 0];
        zext_ln502_reg_2942_pp0_iter10_reg[5 : 0] <= zext_ln502_reg_2942_pp0_iter9_reg[5 : 0];
        zext_ln502_reg_2942_pp0_iter11_reg[5 : 0] <= zext_ln502_reg_2942_pp0_iter10_reg[5 : 0];
        zext_ln502_reg_2942_pp0_iter12_reg[5 : 0] <= zext_ln502_reg_2942_pp0_iter11_reg[5 : 0];
        zext_ln502_reg_2942_pp0_iter13_reg[5 : 0] <= zext_ln502_reg_2942_pp0_iter12_reg[5 : 0];
        zext_ln502_reg_2942_pp0_iter14_reg[5 : 0] <= zext_ln502_reg_2942_pp0_iter13_reg[5 : 0];
        zext_ln502_reg_2942_pp0_iter15_reg[5 : 0] <= zext_ln502_reg_2942_pp0_iter14_reg[5 : 0];
        zext_ln502_reg_2942_pp0_iter16_reg[5 : 0] <= zext_ln502_reg_2942_pp0_iter15_reg[5 : 0];
        zext_ln502_reg_2942_pp0_iter17_reg[5 : 0] <= zext_ln502_reg_2942_pp0_iter16_reg[5 : 0];
        zext_ln502_reg_2942_pp0_iter18_reg[5 : 0] <= zext_ln502_reg_2942_pp0_iter17_reg[5 : 0];
        zext_ln502_reg_2942_pp0_iter19_reg[5 : 0] <= zext_ln502_reg_2942_pp0_iter18_reg[5 : 0];
        zext_ln502_reg_2942_pp0_iter1_reg[5 : 0] <= zext_ln502_reg_2942[5 : 0];
        zext_ln502_reg_2942_pp0_iter20_reg[5 : 0] <= zext_ln502_reg_2942_pp0_iter19_reg[5 : 0];
        zext_ln502_reg_2942_pp0_iter21_reg[5 : 0] <= zext_ln502_reg_2942_pp0_iter20_reg[5 : 0];
        zext_ln502_reg_2942_pp0_iter22_reg[5 : 0] <= zext_ln502_reg_2942_pp0_iter21_reg[5 : 0];
        zext_ln502_reg_2942_pp0_iter23_reg[5 : 0] <= zext_ln502_reg_2942_pp0_iter22_reg[5 : 0];
        zext_ln502_reg_2942_pp0_iter24_reg[5 : 0] <= zext_ln502_reg_2942_pp0_iter23_reg[5 : 0];
        zext_ln502_reg_2942_pp0_iter25_reg[5 : 0] <= zext_ln502_reg_2942_pp0_iter24_reg[5 : 0];
        zext_ln502_reg_2942_pp0_iter26_reg[5 : 0] <= zext_ln502_reg_2942_pp0_iter25_reg[5 : 0];
        zext_ln502_reg_2942_pp0_iter27_reg[5 : 0] <= zext_ln502_reg_2942_pp0_iter26_reg[5 : 0];
        zext_ln502_reg_2942_pp0_iter28_reg[5 : 0] <= zext_ln502_reg_2942_pp0_iter27_reg[5 : 0];
        zext_ln502_reg_2942_pp0_iter29_reg[5 : 0] <= zext_ln502_reg_2942_pp0_iter28_reg[5 : 0];
        zext_ln502_reg_2942_pp0_iter2_reg[5 : 0] <= zext_ln502_reg_2942_pp0_iter1_reg[5 : 0];
        zext_ln502_reg_2942_pp0_iter30_reg[5 : 0] <= zext_ln502_reg_2942_pp0_iter29_reg[5 : 0];
        zext_ln502_reg_2942_pp0_iter31_reg[5 : 0] <= zext_ln502_reg_2942_pp0_iter30_reg[5 : 0];
        zext_ln502_reg_2942_pp0_iter32_reg[5 : 0] <= zext_ln502_reg_2942_pp0_iter31_reg[5 : 0];
        zext_ln502_reg_2942_pp0_iter33_reg[5 : 0] <= zext_ln502_reg_2942_pp0_iter32_reg[5 : 0];
        zext_ln502_reg_2942_pp0_iter34_reg[5 : 0] <= zext_ln502_reg_2942_pp0_iter33_reg[5 : 0];
        zext_ln502_reg_2942_pp0_iter35_reg[5 : 0] <= zext_ln502_reg_2942_pp0_iter34_reg[5 : 0];
        zext_ln502_reg_2942_pp0_iter36_reg[5 : 0] <= zext_ln502_reg_2942_pp0_iter35_reg[5 : 0];
        zext_ln502_reg_2942_pp0_iter37_reg[5 : 0] <= zext_ln502_reg_2942_pp0_iter36_reg[5 : 0];
        zext_ln502_reg_2942_pp0_iter38_reg[5 : 0] <= zext_ln502_reg_2942_pp0_iter37_reg[5 : 0];
        zext_ln502_reg_2942_pp0_iter39_reg[5 : 0] <= zext_ln502_reg_2942_pp0_iter38_reg[5 : 0];
        zext_ln502_reg_2942_pp0_iter3_reg[5 : 0] <= zext_ln502_reg_2942_pp0_iter2_reg[5 : 0];
        zext_ln502_reg_2942_pp0_iter40_reg[5 : 0] <= zext_ln502_reg_2942_pp0_iter39_reg[5 : 0];
        zext_ln502_reg_2942_pp0_iter41_reg[5 : 0] <= zext_ln502_reg_2942_pp0_iter40_reg[5 : 0];
        zext_ln502_reg_2942_pp0_iter42_reg[5 : 0] <= zext_ln502_reg_2942_pp0_iter41_reg[5 : 0];
        zext_ln502_reg_2942_pp0_iter43_reg[5 : 0] <= zext_ln502_reg_2942_pp0_iter42_reg[5 : 0];
        zext_ln502_reg_2942_pp0_iter44_reg[5 : 0] <= zext_ln502_reg_2942_pp0_iter43_reg[5 : 0];
        zext_ln502_reg_2942_pp0_iter45_reg[5 : 0] <= zext_ln502_reg_2942_pp0_iter44_reg[5 : 0];
        zext_ln502_reg_2942_pp0_iter46_reg[5 : 0] <= zext_ln502_reg_2942_pp0_iter45_reg[5 : 0];
        zext_ln502_reg_2942_pp0_iter4_reg[5 : 0] <= zext_ln502_reg_2942_pp0_iter3_reg[5 : 0];
        zext_ln502_reg_2942_pp0_iter5_reg[5 : 0] <= zext_ln502_reg_2942_pp0_iter4_reg[5 : 0];
        zext_ln502_reg_2942_pp0_iter6_reg[5 : 0] <= zext_ln502_reg_2942_pp0_iter5_reg[5 : 0];
        zext_ln502_reg_2942_pp0_iter7_reg[5 : 0] <= zext_ln502_reg_2942_pp0_iter6_reg[5 : 0];
        zext_ln502_reg_2942_pp0_iter8_reg[5 : 0] <= zext_ln502_reg_2942_pp0_iter7_reg[5 : 0];
        zext_ln502_reg_2942_pp0_iter9_reg[5 : 0] <= zext_ln502_reg_2942_pp0_iter8_reg[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce_reg)) begin
        ap_return_int_reg <= retval_2_fu_2854_p21;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        base_r_int_reg <= base_r;
        exp_int_reg <= exp;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return = ap_return_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return = retval_2_fu_2854_p21;
    end else begin
        ap_return = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_2898_ce = 1'b1;
    end else begin
        grp_fu_2898_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_604_ce = 1'b1;
    end else begin
        grp_fu_604_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_609_ce = 1'b1;
    end else begin
        grp_fu_609_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_614_ce = 1'b1;
    end else begin
        grp_fu_614_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_618_ce = 1'b1;
    end else begin
        grp_fu_618_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_622_ce = 1'b1;
    end else begin
        grp_fu_622_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_626_ce = 1'b1;
    end else begin
        grp_fu_626_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_630_ce = 1'b1;
    end else begin
        grp_fu_630_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_634_ce = 1'b1;
    end else begin
        grp_fu_634_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_638_ce = 1'b1;
    end else begin
        grp_fu_638_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_642_ce = 1'b1;
    end else begin
        grp_fu_642_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_646_ce = 1'b1;
    end else begin
        grp_fu_646_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_650_ce = 1'b1;
    end else begin
        grp_fu_650_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_654_ce = 1'b1;
    end else begin
        grp_fu_654_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_658_ce = 1'b1;
    end else begin
        grp_fu_658_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_824_ce = 1'b1;
    end else begin
        grp_fu_824_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pow_reduce_anonymous_namespace_log0_lut_table_array_ce0_local = 1'b1;
    end else begin
        pow_reduce_anonymous_namespace_log0_lut_table_array_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_ce0_local = 1'b1;
    end else begin
        pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_ce0_local = 1'b1;
    end else begin
        pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_ce0_local = 1'b1;
    end else begin
        pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_ce0_local = 1'b1;
    end else begin
        pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_ce0_local = 1'b1;
    end else begin
        pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_ce0_local = 1'b1;
    end else begin
        pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_ce0_local = 1'b1;
    end else begin
        pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_ce0_local = 1'b1;
    end else begin
        pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_ce0_local = 1'b1;
    end else begin
        pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_ce0_local = 1'b1;
    end else begin
        pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_ce0_local = 1'b1;
    end else begin
        pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_ce1_local = 1'b1;
    end else begin
        pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_ce1_local = 1'b0;
    end
end

assign Z3_fu_2365_p4 = {{sub_ln574_fu_2341_p2[42:35]}};

assign Z4_fu_2375_p1 = sub_ln574_fu_2341_p2[34:0];

assign Z4_ind_fu_2379_p4 = {{sub_ln574_fu_2341_p2[34:27]}};

assign add_ln209_1_fu_1515_p2 = (zext_ln194_1_fu_1495_p1 + zext_ln194_2_fu_1499_p1);

assign add_ln209_2_fu_1549_p2 = (zext_ln209_fu_1546_p1 + add_ln209_reg_3323);

assign add_ln209_3_fu_1521_p2 = (zext_ln194_3_fu_1503_p1 + zext_ln194_4_fu_1506_p1);

assign add_ln209_4_fu_1480_p2 = (zext_ln194_5_fu_1472_p1 + zext_ln194_6_fu_1476_p1);

assign add_ln209_5_fu_1530_p2 = (zext_ln209_1_fu_1527_p1 + add_ln209_3_fu_1521_p2);

assign add_ln209_fu_1509_p2 = (zext_ln194_fu_1491_p1 + pow_reduce_anonymous_namespace_log0_lut_table_array_q0);

assign add_ln261_fu_2459_p2 = (exp_Z4_m_1_reg_3607_pp0_iter68_reg + zext_ln261_1_fu_2456_p1);

assign add_ln280_fu_2532_p2 = (exp_Z2P_m_1_reg_3643_pp0_iter72_reg + zext_ln280_2_fu_2529_p1);

assign add_ln373_fu_1690_p2 = (es_exp_cast_fu_1680_p4 + 6'd1);

assign add_ln44_1_fu_919_p2 = (zext_ln44_3_fu_911_p1 + zext_ln44_4_fu_915_p1);

assign add_ln44_2_fu_998_p2 = (zext_ln44_8_fu_990_p1 + zext_ln44_9_fu_994_p1);

assign add_ln44_3_fu_1085_p2 = (zext_ln44_13_fu_1077_p1 + zext_ln44_14_fu_1081_p1);

assign add_ln44_4_fu_1172_p2 = (zext_ln44_18_fu_1164_p1 + zext_ln44_19_fu_1168_p1);

assign add_ln44_5_fu_1259_p2 = (zext_ln44_23_fu_1251_p1 + zext_ln44_24_fu_1255_p1);

assign add_ln44_6_fu_1413_p2 = (zext_ln44_28_fu_1405_p1 + zext_ln44_29_fu_1409_p1);

assign add_ln44_fu_841_p2 = (zext_ln44_fu_837_p1 + select_ln42_reg_3005_pp0_iter9_reg);

assign add_ln525_1_fu_1880_p2 = (add_ln525_fu_1871_p2 + zext_ln525_fu_1877_p1);

assign add_ln525_fu_1871_p2 = ($signed(sext_ln525_fu_1864_p1) + $signed(sext_ln525_1_fu_1868_p1));

assign add_ln563_1_fu_2305_p2 = (tmp_9_cast_fu_2280_p4 + 13'd1);

assign add_ln616_1_fu_2590_p2 = (shl_ln4_fu_2580_p3 + zext_ln616_2_fu_2587_p1);

assign add_ln616_fu_2575_p2 = (exp_Z1_reg_3675_pp0_iter75_reg + 58'd16);

assign and_ln342_1_fu_2770_p2 = (xor_ln386_1_fu_2744_p2 & xor_ln342_fu_2765_p2);

assign and_ln342_fu_2750_p2 = (xor_ln386_1_fu_2744_p2 & x_is_n1_reg_3368_pp0_iter77_reg);

assign and_ln373_1_fu_1706_p2 = (lshr_ln373_fu_1700_p2 & es_sig_fu_1608_p1);

assign and_ln378_fu_1718_p2 = (y_is_inf_fu_1648_p2 & x_is_n1_fu_1632_p2);

assign and_ln386_1_fu_2760_p2 = (xor_ln386_2_fu_2755_p2 & or_ln386_2_reg_3452_pp0_iter77_reg);

assign and_ln386_fu_1999_p2 = (xor_ln386_fu_1993_p2 & x_is_neg_reg_3389);

assign and_ln422_1_fu_2083_p2 = (icmp_ln422_fu_2061_p2 & and_ln422_fu_2077_p2);

assign and_ln422_fu_2077_p2 = (xor_ln421_fu_2071_p2 & icmp_ln422_1_fu_2066_p2);

assign and_ln431_1_fu_1783_p2 = (y_is_ninf_fu_1748_p2 & tmp_2_reg_3230_pp0_iter49_reg);

assign and_ln431_2_fu_1788_p2 = (y_is_pos_fu_1736_p2 & x_is_inf_fu_1660_p2);

assign and_ln431_3_fu_1794_p2 = (x_is_0_reg_3223_pp0_iter49_reg & es_sign_fu_1592_p3);

assign and_ln431_4_fu_2776_p2 = (or_ln431_2_reg_3412_pp0_iter77_reg & and_ln342_1_fu_2770_p2);

assign and_ln431_5_fu_2781_p2 = (xor_ln431_fu_2691_p2 & and_ln342_1_fu_2770_p2);

assign and_ln431_fu_1777_p2 = (y_is_pinf_fu_1742_p2 & x_abs_greater_1_fu_1754_p2);

assign and_ln438_1_fu_1822_p2 = (y_is_ninf_fu_1748_p2 & x_abs_greater_1_fu_1754_p2);

assign and_ln438_2_fu_1828_p2 = (y_is_pos_fu_1736_p2 & x_is_0_reg_3223_pp0_iter49_reg);

assign and_ln438_3_fu_1833_p2 = (x_is_inf_fu_1660_p2 & es_sign_fu_1592_p3);

assign and_ln438_4_fu_2787_p2 = (or_ln438_2_reg_3418_pp0_iter77_reg & and_ln431_5_fu_2781_p2);

assign and_ln438_5_fu_2792_p2 = (xor_ln438_fu_2696_p2 & and_ln431_5_fu_2781_p2);

assign and_ln438_fu_1817_p2 = (y_is_pinf_fu_1742_p2 & tmp_2_reg_3230_pp0_iter49_reg);

assign and_ln628_1_fu_2798_p2 = (or_ln628_reg_3710 & and_ln438_5_fu_2792_p2);

assign and_ln628_fu_2616_p2 = (icmp_ln628_reg_3553_pp0_iter76_reg & icmp_ln422_reg_3499_pp0_iter76_reg);

assign and_ln629_1_fu_2813_p2 = (xor_ln629_fu_2808_p2 & and_ln628_1_fu_2798_p2);

assign and_ln629_fu_2803_p2 = (tmp_30_reg_3493_pp0_iter77_reg & and_ln628_1_fu_2798_p2);

assign and_ln645_1_fu_2829_p2 = (and_ln645_fu_2824_p2 & and_ln438_5_fu_2792_p2);

assign and_ln645_fu_2824_p2 = (xor_ln628_fu_2819_p2 & icmp_ln645_reg_3716);

assign and_ln_fu_2515_p5 = {{{{Z2_reg_3580_pp0_iter72_reg}, {1'd0}}, {tmp_26_reg_3649_pp0_iter72_reg}}, {2'd0}};

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ashr_ln545_fu_2134_p2 = $signed(m_frac_l_reg_3468) >>> zext_ln545_fu_2130_p1;

assign ashr_ln546_fu_2250_p2 = $signed(m_fix_l_reg_3517) >>> zext_ln546_fu_2242_p1;

assign ashr_ln553_fu_2183_p2 = $signed(m_frac_l_reg_3468) >>> zext_ln553_fu_2174_p1;

assign b_exp_1_fu_1358_p2 = ($signed(zext_ln486_fu_1320_p1) + $signed(12'd3074));

assign b_exp_2_fu_1364_p3 = ((tmp_5_reg_2936_pp0_iter43_reg[0:0] == 1'b1) ? b_exp_1_fu_1358_p2 : b_exp_fu_1323_p2);

assign b_exp_fu_1323_p2 = ($signed(zext_ln486_fu_1320_p1) + $signed(12'd3073));

assign b_frac_1_fu_728_p3 = {{1'd1}, {bs_sig_reg_2921}};

assign b_frac_2_fu_739_p3 = ((tmp_5_reg_2936[0:0] == 1'b1) ? zext_ln485_fu_735_p1 : b_frac_fu_719_p4);

assign b_frac_fu_719_p4 = {{{{1'd1}, {bs_sig_reg_2921}}}, {1'd0}};

assign bitcast_ln497_1_fu_2708_p1 = t_1_fu_2701_p3;

assign bitcast_ln497_2_fu_2719_p1 = t_2_fu_2712_p3;

assign bs_sig_fu_674_p1 = data_fu_662_p1[51:0];

assign data_1_fu_1589_p1 = exp_read_reg_2909_pp0_iter49_reg;

assign data_fu_662_p1 = base_r_int_reg;

assign eZ_1_fu_975_p3 = {{1'd1}, {zext_ln40_1_fu_972_p1}};

assign eZ_2_fu_1062_p3 = {{1'd1}, {zext_ln40_2_fu_1059_p1}};

assign eZ_3_fu_1149_p3 = {{1'd1}, {zext_ln40_3_fu_1146_p1}};

assign eZ_4_fu_1236_p3 = {{1'd1}, {zext_ln40_4_fu_1233_p1}};

assign eZ_5_fu_1390_p3 = {{1'd1}, {zext_ln40_5_fu_1387_p1}};

assign eZ_fu_896_p3 = {{1'd1}, {zext_ln40_fu_893_p1}};

assign e_frac_1_fu_1908_p2 = (54'd0 - zext_ln532_fu_1904_p1);

assign e_frac_2_fu_1914_p3 = ((es_sign_fu_1592_p3[0:0] == 1'b1) ? e_frac_1_fu_1908_p2 : zext_ln532_fu_1904_p1);

assign e_frac_fu_1896_p3 = {{1'd1}, {es_sig_fu_1608_p1}};

assign empty_fu_2202_p1 = m_fix_0_in_in_v_v_fu_2195_p3[129:0];

assign es_exp_cast_fu_1680_p4 = {{data_1_fu_1589_p1[57:52]}};

assign es_exp_fu_1600_p3 = {{data_1_fu_1589_p1[62:52]}};

assign es_sig_fu_1608_p1 = data_1_fu_1589_p1[51:0];

assign es_sign_fu_1592_p3 = data_1_fu_1589_p1[32'd63];

assign exp_Z1P_m_1_l_fu_2541_p2 = (zext_ln280_1_fu_2537_p1 + zext_ln280_fu_2525_p1);

assign exp_Z2P_m_1_fu_2468_p2 = (zext_ln261_fu_2464_p1 + zext_ln255_fu_2453_p1);

assign exp_Z2_m_1_fu_2484_p4 = {{{Z2_reg_3580_pp0_iter69_reg}, {1'd0}}, {tmp_26_reg_3649}};

assign exp_Z3_m_1_fu_2422_p4 = {{{Z3_reg_3587_pp0_iter66_reg}, {9'd0}}, {f_Z3_reg_3613}};

assign exp_Z4_m_1_fu_2416_p2 = (zext_ln250_fu_2409_p1 + zext_ln250_1_fu_2412_p1);

assign f_Z4_fu_2399_p4 = {{pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_q1[25:16]}};

assign grp_fu_2898_p1 = 31'd23637;

assign grp_fu_604_p1 = 90'd418981761686000620659953;

assign grp_fu_614_p0 = zext_ln522_fu_1486_p1;

assign grp_fu_614_p1 = zext_ln522_fu_1486_p1;

assign grp_fu_618_p0 = grp_fu_618_p00;

assign grp_fu_618_p00 = exp_Z3_m_1_fu_2422_p4;

assign grp_fu_618_p1 = grp_fu_618_p10;

assign grp_fu_618_p10 = exp_Z4_m_1_reg_3607;

assign grp_fu_622_p0 = grp_fu_622_p00;

assign grp_fu_622_p00 = exp_Z2_m_1_fu_2484_p4;

assign grp_fu_622_p1 = grp_fu_622_p10;

assign grp_fu_622_p10 = exp_Z2P_m_1_reg_3643;

assign grp_fu_626_p0 = grp_fu_626_p00;

assign grp_fu_626_p00 = exp_Z1P_m_1_reg_3680;

assign grp_fu_626_p1 = grp_fu_626_p10;

assign grp_fu_626_p10 = exp_Z1_hi_reg_3685;

assign grp_fu_630_p1 = grp_fu_630_p10;

assign grp_fu_630_p10 = b_frac_tilde_inverse_reg_2968;

assign grp_fu_634_p0 = grp_fu_634_p00;

assign grp_fu_634_p00 = z2_reg_3020;

assign grp_fu_634_p1 = grp_fu_634_p10;

assign grp_fu_634_p10 = a_1_reg_3026;

assign grp_fu_638_p0 = grp_fu_638_p00;

assign grp_fu_638_p00 = tmp_17_reg_3184;

assign grp_fu_638_p1 = grp_fu_638_p10;

assign grp_fu_638_p10 = tmp_19_reg_3195;

assign grp_fu_646_p0 = grp_fu_646_p00;

assign grp_fu_646_p00 = tmp_14_reg_3152;

assign grp_fu_646_p1 = grp_fu_646_p10;

assign grp_fu_646_p10 = tmp_16_reg_3163;

assign grp_fu_650_p0 = grp_fu_650_p00;

assign grp_fu_650_p00 = z3_fu_956_p3;

assign grp_fu_650_p1 = grp_fu_650_p10;

assign grp_fu_650_p10 = a_2_reg_3057;

assign grp_fu_654_p0 = grp_fu_654_p00;

assign grp_fu_654_p00 = tmp_10_reg_3120;

assign grp_fu_654_p1 = grp_fu_654_p10;

assign grp_fu_654_p10 = tmp_13_reg_3131;

assign grp_fu_658_p0 = grp_fu_658_p00;

assign grp_fu_658_p00 = z4_reg_3088;

assign grp_fu_658_p1 = grp_fu_658_p10;

assign grp_fu_658_p10 = tmp_9_reg_3099;

assign grp_fu_824_p0 = zext_ln42_1_fu_798_p1;

assign grp_fu_824_p1 = grp_fu_824_p10;

assign grp_fu_824_p10 = a_reg_2984;

assign icmp_ln18_1_fu_1642_p2 = ((es_sig_fu_1608_p1 == 52'd0) ? 1'b1 : 1'b0);

assign icmp_ln18_2_fu_1654_p2 = ((es_sig_fu_1608_p1 != 52'd0) ? 1'b1 : 1'b0);

assign icmp_ln18_3_fu_1340_p2 = ((bs_exp_reg_2914_pp0_iter43_reg == 11'd2047) ? 1'b1 : 1'b0);

assign icmp_ln18_4_fu_714_p2 = ((bs_sig_reg_2921 != 52'd0) ? 1'b1 : 1'b0);

assign icmp_ln18_fu_1636_p2 = ((es_exp_fu_1600_p3 == 11'd2047) ? 1'b1 : 1'b0);

assign icmp_ln340_1_fu_709_p2 = ((bs_sig_reg_2921 == 52'd0) ? 1'b1 : 1'b0);

assign icmp_ln340_fu_1329_p2 = ((b_exp_fu_1323_p2 == 12'd0) ? 1'b1 : 1'b0);

assign icmp_ln372_fu_1935_p2 = (($signed(m_exp_fu_1922_p2) > $signed(12'd51)) ? 1'b1 : 1'b0);

assign icmp_ln373_fu_1712_p2 = ((and_ln373_1_fu_1706_p2 == 52'd0) ? 1'b1 : 1'b0);

assign icmp_ln421_fu_2056_p2 = ((m_exp_reg_3434_pp0_iter55_reg == 12'd0) ? 1'b1 : 1'b0);

assign icmp_ln422_1_fu_2066_p2 = (($signed(m_exp_reg_3434_pp0_iter55_reg) < $signed(12'd53)) ? 1'b1 : 1'b0);

assign icmp_ln422_fu_2061_p2 = (($signed(m_exp_reg_3434_pp0_iter55_reg) > $signed(12'd0)) ? 1'b1 : 1'b0);

assign icmp_ln563_fu_2299_p2 = ((trunc_ln563_fu_2296_p1 != 18'd0) ? 1'b1 : 1'b0);

assign icmp_ln628_1_fu_2630_p2 = (($signed(tmp_29_fu_2620_p4) > $signed(3'd0)) ? 1'b1 : 1'b0);

assign icmp_ln628_fu_2275_p2 = ((m_frac_l_reg_3468_pp0_iter57_reg != sext_ln628_fu_2271_p1) ? 1'b1 : 1'b0);

assign icmp_ln645_fu_2642_p2 = (($signed(r_exp_2_fu_2609_p3) < $signed(13'd7170)) ? 1'b1 : 1'b0);

assign index0_fu_694_p4 = {{data_fu_662_p1[51:46]}};

assign log_sum_1_fu_1557_p2 = (zext_ln209_2_fu_1554_p1 + add_ln209_2_fu_1549_p2);

assign lshr_ln373_fu_1700_p2 = 52'd4503599627370495 >> zext_ln373_fu_1696_p1;

assign m_exp_fu_1922_p2 = ($signed(zext_ln486_1_reg_3363) + $signed(12'd3073));

assign m_fix_0_in_in_v_v_fu_2195_p3 = ((tmp_1_reg_3444_pp0_iter55_reg[0:0] == 1'b1) ? select_ln553_1_fu_2188_p3 : shl_ln552_fu_2166_p2);

assign m_fix_back_fu_2255_p3 = ((tmp_1_reg_3444_pp0_iter57_reg[0:0] == 1'b1) ? shl_ln546_reg_3538 : ashr_ln546_reg_3543);

assign m_fix_hi_fu_2220_p4 = {{m_fix_0_in_in_v_v_fu_2195_p3[129:114]}};

assign m_fix_l_fu_2152_p3 = ((tmp_1_reg_3444_pp0_iter55_reg[0:0] == 1'b1) ? trunc_ln545_fu_2144_p1 : trunc_ln545_1_fu_2148_p1);

assign or_ln357_fu_1664_p2 = (x_is_inf_fu_1660_p2 | x_is_0_reg_3223_pp0_iter49_reg);

assign or_ln373_fu_1949_p2 = (tmp_1_fu_1941_p3 | icmp_ln372_fu_1935_p2);

assign or_ln378_1_fu_1730_p2 = (y_is_0_fu_1616_p2 | or_ln378_fu_1724_p2);

assign or_ln378_fu_1724_p2 = (x_is_p1_fu_1627_p2 | and_ln378_fu_1718_p2);

assign or_ln386_1_fu_2004_p2 = (x_is_NaN_fu_1931_p2 | and_ln386_fu_1999_p2);

assign or_ln386_2_fu_2010_p2 = (y_is_NaN_fu_1927_p2 | or_ln386_1_fu_2004_p2);

assign or_ln386_3_fu_2740_p2 = (or_ln386_2_reg_3452_pp0_iter77_reg | or_ln378_1_reg_3400_pp0_iter77_reg);

assign or_ln386_fu_1988_p2 = (y_is_int_fu_1969_p9 | y_is_inf_reg_3379);

assign or_ln431_1_fu_1805_p2 = (or_ln431_fu_1799_p2 | and_ln431_3_fu_1794_p2);

assign or_ln431_2_fu_1811_p2 = (or_ln431_1_fu_1805_p2 | and_ln431_1_fu_1783_p2);

assign or_ln431_fu_1799_p2 = (and_ln431_fu_1777_p2 | and_ln431_2_fu_1788_p2);

assign or_ln438_1_fu_1845_p2 = (or_ln438_fu_1839_p2 | and_ln438_3_fu_1833_p2);

assign or_ln438_2_fu_1851_p2 = (or_ln438_1_fu_1845_p2 | and_ln438_fu_1817_p2);

assign or_ln438_fu_1839_p2 = (and_ln438_2_fu_1828_p2 | and_ln438_1_fu_1822_p2);

assign or_ln628_fu_2636_p2 = (icmp_ln628_1_fu_2630_p2 | and_ln628_fu_2616_p2);

assign out_exp_fu_2723_p2 = (trunc_ln657_reg_3726 + 11'd1023);

assign out_sig_fu_2668_p3 = ((tmp_28_fu_2596_p3[0:0] == 1'b1) ? tmp_3_fu_2648_p4 : tmp_12_fu_2658_p4);

assign pow_reduce_anonymous_namespace_log0_lut_table_array_address0 = zext_ln502_reg_2942_pp0_iter46_reg;

assign pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_address0 = zext_ln502_fu_704_p1;

assign pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_address0 = zext_ln46_2_fu_1468_p1;

assign pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_address0 = zext_ln46_3_fu_1375_p1;

assign pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_address0 = zext_ln46_4_fu_1379_p1;

assign pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_address0 = zext_ln46_5_fu_1383_p1;

assign pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_address0 = zext_ln46_6_fu_1436_p1;

assign pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_address0 = zext_ln46_fu_1460_p1;

assign pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_address0 = zext_ln46_1_fu_1464_p1;

assign pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_address0 = zext_ln611_fu_2501_p1;

assign pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_address0 = zext_ln273_fu_2449_p1;

assign pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_address0 = zext_ln254_fu_2394_p1;

assign pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_address1 = zext_ln249_fu_2389_p1;

assign r_exp_1_fu_2604_p2 = ($signed(r_exp_reg_3558_pp0_iter76_reg) + $signed(13'd8191));

assign r_exp_2_fu_2609_p3 = ((tmp_28_fu_2596_p3[0:0] == 1'b1) ? r_exp_reg_3558_pp0_iter76_reg : r_exp_1_fu_2604_p2);

assign r_exp_fu_2319_p3 = ((tmp_24_fu_2289_p3[0:0] == 1'b1) ? select_ln563_fu_2311_p3 : tmp_9_cast_fu_2280_p4);

assign r_sign_fu_2116_p2 = (y_is_odd_1_fu_2097_p9 & x_is_neg_reg_3389_pp0_iter55_reg);

assign retval_2_fu_2854_p18 = t_3_fu_2728_p4;

assign retval_2_fu_2854_p19 = 'bx;

assign retval_2_fu_2854_p20 = {{{{{{{{or_ln378_1_reg_3400_pp0_iter77_reg}, {and_ln342_fu_2750_p2}}, {and_ln386_1_fu_2760_p2}}, {and_ln431_4_fu_2776_p2}}, {and_ln438_4_fu_2787_p2}}, {and_ln629_fu_2803_p2}}, {and_ln629_1_fu_2813_p2}}, {and_ln645_1_fu_2829_p2}};

assign retval_2_fu_2854_p4 = t_fu_2680_p3;

assign select_ln42_fu_814_p3 = ((tmp_6_reg_2995[0:0] == 1'b1) ? tmp_4_fu_802_p3 : zext_ln42_2_fu_810_p1);

assign select_ln545_fu_2121_p3 = ((tmp_1_reg_3444_pp0_iter55_reg[0:0] == 1'b1) ? sext_ln545_reg_3478 : m_exp_reg_3434_pp0_iter55_reg);

assign select_ln553_1_fu_2188_p3 = ((tmp_22_reg_3483[0:0] == 1'b1) ? shl_ln553_fu_2178_p2 : ashr_ln553_fu_2183_p2);

assign select_ln553_fu_2041_p3 = ((tmp_22_fu_2033_p3[0:0] == 1'b1) ? m_exp_reg_3434_pp0_iter54_reg : sext_ln545_fu_2029_p1);

assign select_ln563_fu_2311_p3 = ((icmp_ln563_fu_2299_p2[0:0] == 1'b1) ? add_ln563_1_fu_2305_p2 : tmp_9_cast_fu_2280_p4);

assign sext_ln525_1_fu_1868_p1 = $signed(log_sum_1_reg_3348);

assign sext_ln525_fu_1864_p1 = $signed(shl_ln2_fu_1857_p3);

assign sext_ln545_1_fu_2126_p1 = $signed(select_ln545_fu_2121_p3);

assign sext_ln545_fu_2029_p1 = sub_ln545_fu_2024_p2;

assign sext_ln552_fu_2159_p1 = m_exp_reg_3434_pp0_iter55_reg;

assign sext_ln553_fu_2171_p1 = $signed(select_ln553_reg_3488);

assign sext_ln628_fu_2271_p1 = $signed(m_fix_back_fu_2255_p3);

assign shl_ln1_fu_1563_p3 = {{tmp_20_reg_3272_pp0_iter48_reg}, {45'd0}};

assign shl_ln2_fu_1857_p3 = {{Elog2_reg_3343}, {30'd0}};

assign shl_ln3_fu_2260_p3 = {{tmp_23_reg_3528_pp0_iter57_reg}, {18'd131072}};

assign shl_ln44_10_fu_1398_p3 = {{tmp_18_reg_3190_pp0_iter45_reg}, {64'd0}};

assign shl_ln44_11_fu_1419_p3 = {{mul_ln44_6_reg_3247}, {26'd0}};

assign shl_ln44_1_fu_904_p3 = {{tmp_7_reg_3032_pp0_iter15_reg}, {14'd0}};

assign shl_ln44_2_fu_925_p3 = {{mul_ln44_1_reg_3047}, {1'd0}};

assign shl_ln44_3_fu_1265_p3 = {{mul_ln44_5_reg_3179}, {21'd0}};

assign shl_ln44_4_fu_983_p3 = {{trunc_ln39_1_reg_3063_pp0_iter21_reg}, {25'd0}};

assign shl_ln44_5_fu_1004_p3 = {{mul_ln44_2_reg_3083}, {6'd0}};

assign shl_ln44_6_fu_1070_p3 = {{tmp_8_reg_3094_pp0_iter27_reg}, {34'd0}};

assign shl_ln44_7_fu_1091_p3 = {{mul_ln44_3_reg_3115}, {11'd0}};

assign shl_ln44_8_fu_1157_p3 = {{tmp_11_reg_3126_pp0_iter33_reg}, {44'd0}};

assign shl_ln44_9_fu_1178_p3 = {{mul_ln44_4_reg_3147}, {16'd0}};

assign shl_ln44_s_fu_1244_p3 = {{tmp_15_reg_3158_pp0_iter39_reg}, {54'd0}};

assign shl_ln4_fu_2580_p3 = {{add_ln616_reg_3700}, {49'd0}};

assign shl_ln545_fu_2139_p2 = m_frac_l_reg_3468 << zext_ln545_fu_2130_p1;

assign shl_ln546_fu_2245_p2 = m_fix_l_reg_3517 << zext_ln546_fu_2242_p1;

assign shl_ln552_fu_2166_p2 = m_frac_l_reg_3468 << zext_ln552_fu_2162_p1;

assign shl_ln553_fu_2178_p2 = m_frac_l_reg_3468 << zext_ln553_fu_2174_p1;

assign shl_ln_fu_830_p3 = {{trunc_ln39_reg_2990_pp0_iter9_reg}, {25'd0}};

assign sub_ln422_fu_1759_p2 = (12'd1075 - zext_ln486_1_fu_1612_p1);

assign sub_ln44_1_fu_936_p2 = (add_ln44_1_fu_919_p2 - zext_ln44_7_fu_932_p1);

assign sub_ln44_2_fu_1015_p2 = (add_ln44_2_fu_998_p2 - zext_ln44_12_fu_1011_p1);

assign sub_ln44_3_fu_1102_p2 = (add_ln44_3_fu_1085_p2 - zext_ln44_17_fu_1098_p1);

assign sub_ln44_4_fu_1189_p2 = (add_ln44_4_fu_1172_p2 - zext_ln44_22_fu_1185_p1);

assign sub_ln44_5_fu_1276_p2 = (add_ln44_5_fu_1259_p2 - zext_ln44_27_fu_1272_p1);

assign sub_ln44_6_fu_1430_p2 = (add_ln44_6_fu_1413_p2 - zext_ln44_32_fu_1426_p1);

assign sub_ln44_fu_849_p2 = (add_ln44_fu_841_p2 - zext_ln44_2_fu_846_p1);

assign sub_ln522_fu_1573_p2 = (shl_ln1_fu_1563_p3 - zext_ln522_1_fu_1570_p1);

assign sub_ln545_fu_2024_p2 = (11'd1023 - es_exp_reg_3358_pp0_iter54_reg);

assign sub_ln574_fu_2341_p2 = (m_fix_reg_3523_pp0_iter64_reg - m_fix_a_reg_3570);

assign t_1_fu_2701_p3 = {{r_sign_reg_3504_pp0_iter77_reg}, {63'd9218868437227405312}};

assign t_2_fu_2712_p3 = {{r_sign_reg_3504_pp0_iter77_reg}, {63'd0}};

assign t_3_fu_2728_p4 = {{{r_sign_reg_3504_pp0_iter77_reg}, {out_exp_fu_2723_p2}}, {out_sig_reg_3721}};

assign t_fu_2680_p3 = {{r_sign_reg_3504_pp0_iter77_reg}, {63'd4607182418800017408}};

assign tmp_12_fu_2658_p4 = {{add_ln616_1_fu_2590_p2[104:53]}};

assign tmp_1_fu_1941_p3 = m_exp_fu_1922_p2[32'd11];

assign tmp_22_fu_2033_p3 = sub_ln545_fu_2024_p2[32'd10];

assign tmp_24_fu_2289_p3 = grp_fu_2898_p3[32'd30];

assign tmp_28_fu_2596_p3 = add_ln616_1_fu_2590_p2[32'd106];

assign tmp_29_fu_2620_p4 = {{r_exp_2_fu_2609_p3[12:10]}};

assign tmp_3_fu_2648_p4 = {{add_ln616_1_fu_2590_p2[105:54]}};

assign tmp_4_fu_802_p3 = {{1'd1}, {zext_ln42_1_fu_798_p1}};

assign tmp_9_cast_fu_2280_p4 = {{grp_fu_2898_p3[30:18]}};

assign tmp_s_fu_779_p3 = {{mul_ln516_reg_2978}, {16'd0}};

assign trunc_ln39_1_fu_952_p1 = sub_ln44_1_fu_936_p2[75:0];

assign trunc_ln39_fu_760_p1 = grp_fu_630_p2[49:0];

assign trunc_ln545_1_fu_2148_p1 = shl_ln545_fu_2139_p2[129:0];

assign trunc_ln545_fu_2144_p1 = ashr_ln545_fu_2134_p2[129:0];

assign trunc_ln563_fu_2296_p1 = grp_fu_2898_p3[17:0];

assign trunc_ln657_fu_2676_p1 = r_exp_2_fu_2609_p3[10:0];

assign x_abs_greater_1_fu_1754_p2 = (tmp_2_reg_3230_pp0_iter49_reg ^ 1'd1);

assign x_is_0_fu_1345_p2 = ((bs_exp_reg_2914_pp0_iter43_reg == 11'd0) ? 1'b1 : 1'b0);

assign x_is_1_fu_1335_p2 = (icmp_ln340_fu_1329_p2 & icmp_ln340_1_reg_2952_pp0_iter43_reg);

assign x_is_NaN_fu_1931_p2 = (icmp_ln18_4_reg_2958_pp0_iter50_reg & icmp_ln18_3_reg_3217_pp0_iter50_reg);

assign x_is_inf_fu_1660_p2 = (icmp_ln340_1_reg_2952_pp0_iter49_reg & icmp_ln18_3_reg_3217_pp0_iter49_reg);

assign x_is_n1_fu_1632_p2 = (x_is_1_reg_3211_pp0_iter49_reg & tmp_reg_2929_pp0_iter49_reg);

assign x_is_neg_fu_1675_p2 = (xor_ln357_fu_1669_p2 & tmp_reg_2929_pp0_iter49_reg);

assign x_is_p1_fu_1627_p2 = (xor_ln341_fu_1622_p2 & x_is_1_reg_3211_pp0_iter49_reg);

assign xor_ln341_fu_1622_p2 = (tmp_reg_2929_pp0_iter49_reg ^ 1'd1);

assign xor_ln342_fu_2765_p2 = (x_is_n1_reg_3368_pp0_iter77_reg ^ 1'd1);

assign xor_ln357_fu_1669_p2 = (or_ln357_fu_1664_p2 ^ 1'd1);

assign xor_ln373_fu_1955_p2 = (or_ln373_fu_1949_p2 ^ 1'd1);

assign xor_ln386_1_fu_2744_p2 = (or_ln386_3_fu_2740_p2 ^ 1'd1);

assign xor_ln386_2_fu_2755_p2 = (or_ln378_1_reg_3400_pp0_iter77_reg ^ 1'd1);

assign xor_ln386_fu_1993_p2 = (or_ln386_fu_1988_p2 ^ 1'd1);

assign xor_ln421_fu_2071_p2 = (icmp_ln421_fu_2056_p2 ^ 1'd1);

assign xor_ln431_fu_2691_p2 = (or_ln431_2_reg_3412_pp0_iter77_reg ^ 1'd1);

assign xor_ln438_fu_2696_p2 = (or_ln438_2_reg_3418_pp0_iter77_reg ^ 1'd1);

assign xor_ln628_fu_2819_p2 = (or_ln628_reg_3710 ^ 1'd1);

assign xor_ln629_fu_2808_p2 = (tmp_30_reg_3493_pp0_iter77_reg ^ 1'd1);

assign y_is_0_fu_1616_p2 = ((es_exp_fu_1600_p3 == 11'd0) ? 1'b1 : 1'b0);

assign y_is_NaN_fu_1927_p2 = (icmp_ln18_reg_3374 & icmp_ln18_2_reg_3384);

assign y_is_inf_fu_1648_p2 = (icmp_ln18_fu_1636_p2 & icmp_ln18_1_fu_1642_p2);

assign y_is_int_fu_1969_p7 = 'bx;

assign y_is_int_fu_1969_p8 = {{icmp_ln372_fu_1935_p2}, {xor_ln373_fu_1955_p2}};

assign y_is_ninf_fu_1748_p2 = (y_is_inf_fu_1648_p2 & es_sign_fu_1592_p3);

assign y_is_odd_1_fu_2097_p7 = 'bx;

assign y_is_odd_1_fu_2097_p8 = {{icmp_ln421_fu_2056_p2}, {and_ln422_1_fu_2083_p2}};

assign y_is_odd_fu_1769_p2 = $signed(sub_ln422_fu_1759_p2);

assign y_is_pinf_fu_1742_p2 = (y_is_pos_fu_1736_p2 & y_is_inf_fu_1648_p2);

assign y_is_pos_fu_1736_p2 = (es_sign_fu_1592_p3 ^ 1'd1);

assign z1_fu_772_p3 = {{mul_ln516_reg_2978}, {17'd0}};

assign z3_fu_956_p3 = {{sub_ln44_1_reg_3052}, {1'd0}};

assign zext_ln194_1_fu_1495_p1 = pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_q0;

assign zext_ln194_2_fu_1499_p1 = pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_q0;

assign zext_ln194_3_fu_1503_p1 = logn_3_reg_3302;

assign zext_ln194_4_fu_1506_p1 = logn_4_reg_3307;

assign zext_ln194_5_fu_1472_p1 = pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_q0;

assign zext_ln194_6_fu_1476_p1 = pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_q0;

assign zext_ln194_fu_1491_p1 = pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_q0;

assign zext_ln209_1_fu_1527_p1 = add_ln209_4_reg_3312;

assign zext_ln209_2_fu_1554_p1 = add_ln209_5_reg_3333;

assign zext_ln209_fu_1546_p1 = add_ln209_1_reg_3328;

assign zext_ln249_fu_2389_p1 = Z4_ind_fu_2379_p4;

assign zext_ln250_1_fu_2412_p1 = f_Z4_fu_2399_p4;

assign zext_ln250_fu_2409_p1 = Z4_reg_3592;

assign zext_ln254_fu_2394_p1 = Z3_fu_2365_p4;

assign zext_ln255_fu_2453_p1 = exp_Z3_m_1_reg_3618_pp0_iter68_reg;

assign zext_ln261_1_fu_2456_p1 = tmp_25_reg_3633;

assign zext_ln261_fu_2464_p1 = add_ln261_fu_2459_p2;

assign zext_ln273_fu_2449_p1 = Z2_reg_3580_pp0_iter67_reg;

assign zext_ln280_1_fu_2537_p1 = add_ln280_fu_2532_p2;

assign zext_ln280_2_fu_2529_p1 = tmp_27_reg_3670;

assign zext_ln280_fu_2525_p1 = and_ln_fu_2515_p5;

assign zext_ln373_fu_1696_p1 = add_ln373_fu_1690_p2;

assign zext_ln40_1_fu_972_p1 = z3_reg_3068_pp0_iter21_reg;

assign zext_ln40_2_fu_1059_p1 = z4_reg_3088_pp0_iter27_reg;

assign zext_ln40_3_fu_1146_p1 = tmp_10_reg_3120_pp0_iter33_reg;

assign zext_ln40_4_fu_1233_p1 = tmp_14_reg_3152_pp0_iter39_reg;

assign zext_ln40_5_fu_1387_p1 = tmp_17_reg_3184_pp0_iter45_reg;

assign zext_ln40_fu_893_p1 = z2_reg_3020_pp0_iter15_reg;

assign zext_ln42_1_fu_798_p1 = z1_fu_772_p3;

assign zext_ln42_2_cast_fu_790_p3 = {{1'd1}, {zext_ln42_fu_786_p1}};

assign zext_ln42_2_fu_810_p1 = zext_ln42_2_cast_fu_790_p3;

assign zext_ln42_fu_786_p1 = tmp_s_fu_779_p3;

assign zext_ln44_12_fu_1011_p1 = shl_ln44_5_fu_1004_p3;

assign zext_ln44_13_fu_1077_p1 = shl_ln44_6_fu_1070_p3;

assign zext_ln44_14_fu_1081_p1 = eZ_2_fu_1062_p3;

assign zext_ln44_17_fu_1098_p1 = shl_ln44_7_fu_1091_p3;

assign zext_ln44_18_fu_1164_p1 = shl_ln44_8_fu_1157_p3;

assign zext_ln44_19_fu_1168_p1 = eZ_3_fu_1149_p3;

assign zext_ln44_22_fu_1185_p1 = shl_ln44_9_fu_1178_p3;

assign zext_ln44_23_fu_1251_p1 = shl_ln44_s_fu_1244_p3;

assign zext_ln44_24_fu_1255_p1 = eZ_4_fu_1236_p3;

assign zext_ln44_27_fu_1272_p1 = shl_ln44_3_fu_1265_p3;

assign zext_ln44_28_fu_1405_p1 = shl_ln44_10_fu_1398_p3;

assign zext_ln44_29_fu_1409_p1 = eZ_5_fu_1390_p3;

assign zext_ln44_2_fu_846_p1 = mul_ln44_reg_3015;

assign zext_ln44_32_fu_1426_p1 = shl_ln44_11_fu_1419_p3;

assign zext_ln44_3_fu_911_p1 = shl_ln44_1_fu_904_p3;

assign zext_ln44_4_fu_915_p1 = eZ_fu_896_p3;

assign zext_ln44_7_fu_932_p1 = shl_ln44_2_fu_925_p3;

assign zext_ln44_8_fu_990_p1 = shl_ln44_4_fu_983_p3;

assign zext_ln44_9_fu_994_p1 = eZ_1_fu_975_p3;

assign zext_ln44_fu_837_p1 = shl_ln_fu_830_p3;

assign zext_ln46_1_fu_1464_p1 = a_1_reg_3026_pp0_iter46_reg;

assign zext_ln46_2_fu_1468_p1 = a_2_reg_3057_pp0_iter46_reg;

assign zext_ln46_3_fu_1375_p1 = tmp_9_reg_3099_pp0_iter45_reg;

assign zext_ln46_4_fu_1379_p1 = tmp_13_reg_3131_pp0_iter45_reg;

assign zext_ln46_5_fu_1383_p1 = tmp_16_reg_3163_pp0_iter45_reg;

assign zext_ln46_6_fu_1436_p1 = tmp_19_reg_3195_pp0_iter45_reg;

assign zext_ln46_fu_1460_p1 = a_reg_2984_pp0_iter46_reg;

assign zext_ln485_fu_735_p1 = b_frac_1_fu_728_p3;

assign zext_ln486_1_fu_1612_p1 = es_exp_fu_1600_p3;

assign zext_ln486_fu_1320_p1 = bs_exp_reg_2914_pp0_iter43_reg;

assign zext_ln502_fu_704_p1 = index0_fu_694_p4;

assign zext_ln522_1_fu_1570_p1 = lshr_ln_reg_3338;

assign zext_ln522_fu_1486_p1 = tmp_21_reg_3277;

assign zext_ln525_fu_1877_p1 = lshr_ln522_1_reg_3353;

assign zext_ln532_fu_1904_p1 = e_frac_fu_1896_p3;

assign zext_ln545_fu_2130_p1 = $unsigned(sext_ln545_1_fu_2126_p1);

assign zext_ln546_fu_2242_p1 = $unsigned(sext_ln545_1_reg_3512);

assign zext_ln549_fu_2206_p1 = empty_fu_2202_p1;

assign zext_ln552_fu_2162_p1 = $unsigned(sext_ln552_fu_2159_p1);

assign zext_ln553_fu_2174_p1 = $unsigned(sext_ln553_fu_2171_p1);

assign zext_ln611_fu_2501_p1 = m_diff_hi_reg_3575_pp0_iter71_reg;

assign zext_ln616_2_fu_2587_p1 = mul_ln616_reg_3705;

always @ (posedge ap_clk) begin
    zext_ln502_reg_2942[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln502_reg_2942_pp0_iter1_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln502_reg_2942_pp0_iter2_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln502_reg_2942_pp0_iter3_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln502_reg_2942_pp0_iter4_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln502_reg_2942_pp0_iter5_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln502_reg_2942_pp0_iter6_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln502_reg_2942_pp0_iter7_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln502_reg_2942_pp0_iter8_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln502_reg_2942_pp0_iter9_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln502_reg_2942_pp0_iter10_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln502_reg_2942_pp0_iter11_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln502_reg_2942_pp0_iter12_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln502_reg_2942_pp0_iter13_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln502_reg_2942_pp0_iter14_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln502_reg_2942_pp0_iter15_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln502_reg_2942_pp0_iter16_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln502_reg_2942_pp0_iter17_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln502_reg_2942_pp0_iter18_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln502_reg_2942_pp0_iter19_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln502_reg_2942_pp0_iter20_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln502_reg_2942_pp0_iter21_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln502_reg_2942_pp0_iter22_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln502_reg_2942_pp0_iter23_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln502_reg_2942_pp0_iter24_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln502_reg_2942_pp0_iter25_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln502_reg_2942_pp0_iter26_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln502_reg_2942_pp0_iter27_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln502_reg_2942_pp0_iter28_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln502_reg_2942_pp0_iter29_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln502_reg_2942_pp0_iter30_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln502_reg_2942_pp0_iter31_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln502_reg_2942_pp0_iter32_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln502_reg_2942_pp0_iter33_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln502_reg_2942_pp0_iter34_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln502_reg_2942_pp0_iter35_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln502_reg_2942_pp0_iter36_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln502_reg_2942_pp0_iter37_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln502_reg_2942_pp0_iter38_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln502_reg_2942_pp0_iter39_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln502_reg_2942_pp0_iter40_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln502_reg_2942_pp0_iter41_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln502_reg_2942_pp0_iter42_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln502_reg_2942_pp0_iter43_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln502_reg_2942_pp0_iter44_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln502_reg_2942_pp0_iter45_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln502_reg_2942_pp0_iter46_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    select_ln42_reg_3005[15:0] <= 16'b0000000000000000;
    select_ln42_reg_3005[73:71] <= 3'b000;
    select_ln42_reg_3005_pp0_iter6_reg[15:0] <= 16'b0000000000000000;
    select_ln42_reg_3005_pp0_iter6_reg[73:71] <= 3'b000;
    select_ln42_reg_3005_pp0_iter7_reg[15:0] <= 16'b0000000000000000;
    select_ln42_reg_3005_pp0_iter7_reg[73:71] <= 3'b000;
    select_ln42_reg_3005_pp0_iter8_reg[15:0] <= 16'b0000000000000000;
    select_ln42_reg_3005_pp0_iter8_reg[73:71] <= 3'b000;
    select_ln42_reg_3005_pp0_iter9_reg[15:0] <= 16'b0000000000000000;
    select_ln42_reg_3005_pp0_iter9_reg[73:71] <= 3'b000;
    z3_reg_3068[0] <= 1'b0;
    z3_reg_3068_pp0_iter18_reg[0] <= 1'b0;
    z3_reg_3068_pp0_iter19_reg[0] <= 1'b0;
    z3_reg_3068_pp0_iter20_reg[0] <= 1'b0;
    z3_reg_3068_pp0_iter21_reg[0] <= 1'b0;
    zext_ln486_1_reg_3363[11] <= 1'b0;
    exp_Z3_m_1_reg_3618[34:26] <= 9'b000000000;
    exp_Z3_m_1_reg_3618_pp0_iter68_reg[34:26] <= 9'b000000000;
end

endmodule //SABR_pow_generic_double_s
