<profile>

<section name = "Vitis HLS Report for 'read_input'" level="0">
<item name = "Date">Fri Dec  8 11:43:54 2023
</item>
<item name = "Version">2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)</item>
<item name = "Project">Final_Optimization</item>
<item name = "Solution">solution1 (Vitis Kernel Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu3eg-sbva484-1-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">6.67 ns, 4.867 ns, 1.80 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">2, 65608, 13.334 ns, 0.437 ms, 2, 65608, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- mem_rd">0, 65606, 73, 1, 1, 0 ~ 65535, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 389, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 110, -</column>
<column name="Register">-, -, 469, 64, -</column>
<specialColumn name="Available">432, 360, 141120, 70560, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln174_1_fu_166_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln174_2_fu_186_p2">+, 0, 0, 4, 3, 3</column>
<column name="add_ln174_3_fu_181_p2">+, 0, 0, 4, 3, 3</column>
<column name="add_ln174_fu_157_p2">+, 0, 0, 40, 33, 33</column>
<column name="add_ln46_fu_138_p2">+, 0, 0, 23, 16, 1</column>
<column name="add_ln51_fu_222_p2">+, 0, 0, 39, 32, 32</column>
<column name="ap_block_state3_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state73_pp0_stage0_iter71">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state74_pp0_stage0_iter72">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln46_fu_144_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="lshr_ln174_fu_212_p2">lshr, 0, 0, 179, 64, 64</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">20, 4, 1, 4</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter72">9, 2, 1, 2</column>
<column name="aximm0_blk_n_AR">9, 2, 1, 2</column>
<column name="aximm0_blk_n_R">9, 2, 1, 2</column>
<column name="i_reg_107">9, 2, 16, 32</column>
<column name="inStream_in_blk_n">9, 2, 1, 2</column>
<column name="input_offset_constprop_o">9, 2, 32, 64</column>
<column name="input_r_blk_n">9, 2, 1, 2</column>
<column name="real_start">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln174_2_reg_279">3, 0, 3, 0</column>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter10">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter11">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter12">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter13">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter14">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter15">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter16">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter17">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter18">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter19">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter20">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter21">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter22">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter23">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter24">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter25">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter26">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter27">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter28">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter29">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter30">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter31">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter32">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter33">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter34">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter35">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter36">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter37">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter38">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter39">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter40">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter41">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter42">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter43">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter44">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter45">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter46">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter47">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter48">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter49">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter50">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter51">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter52">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter53">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter54">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter55">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter56">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter57">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter58">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter59">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter60">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter61">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter62">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter63">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter64">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter65">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter66">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter67">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter68">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter69">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter70">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter71">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter72">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter8">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter9">1, 0, 1, 0</column>
<column name="aximm0_addr_read_reg_290">64, 0, 64, 0</column>
<column name="conv_i_i_i_reg_242">16, 0, 32, 16</column>
<column name="i_reg_107">16, 0, 16, 0</column>
<column name="icmp_ln46_reg_270">1, 0, 1, 0</column>
<column name="input_read_reg_232">64, 0, 64, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
<column name="trunc_ln174_1_reg_274">61, 0, 61, 0</column>
<column name="trunc_ln46_1_reg_260">3, 0, 3, 0</column>
<column name="trunc_ln46_reg_255">3, 0, 3, 0</column>
<column name="zext_ln46_reg_250">32, 0, 33, 1</column>
<column name="add_ln174_2_reg_279">64, 32, 3, 0</column>
<column name="icmp_ln46_reg_270">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, read_input, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, read_input, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, read_input, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, read_input, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, read_input, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, read_input, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, read_input, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, read_input, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, read_input, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, read_input, return value</column>
<column name="m_axi_aximm0_AWVALID">out, 1, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_AWREADY">in, 1, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_AWADDR">out, 64, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_AWID">out, 1, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_AWLEN">out, 32, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_AWSIZE">out, 3, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_AWBURST">out, 2, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_AWLOCK">out, 2, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_AWCACHE">out, 4, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_AWPROT">out, 3, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_AWQOS">out, 4, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_AWREGION">out, 4, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_AWUSER">out, 1, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_WVALID">out, 1, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_WREADY">in, 1, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_WDATA">out, 64, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_WSTRB">out, 8, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_WLAST">out, 1, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_WID">out, 1, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_WUSER">out, 1, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_ARVALID">out, 1, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_ARREADY">in, 1, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_ARADDR">out, 64, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_ARID">out, 1, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_ARLEN">out, 32, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_ARSIZE">out, 3, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_ARBURST">out, 2, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_ARLOCK">out, 2, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_ARCACHE">out, 4, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_ARPROT">out, 3, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_ARQOS">out, 4, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_ARREGION">out, 4, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_ARUSER">out, 1, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_RVALID">in, 1, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_RREADY">out, 1, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_RDATA">in, 64, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_RLAST">in, 1, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_RID">in, 1, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_RUSER">in, 1, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_RRESP">in, 2, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_BVALID">in, 1, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_BREADY">out, 1, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_BRESP">in, 2, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_BID">in, 1, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_BUSER">in, 1, m_axi, aximm0, pointer</column>
<column name="input_r_dout">in, 64, ap_fifo, input_r, pointer</column>
<column name="input_r_empty_n">in, 1, ap_fifo, input_r, pointer</column>
<column name="input_r_read">out, 1, ap_fifo, input_r, pointer</column>
<column name="empty">in, 16, ap_none, empty, pointer</column>
<column name="input_offset_constprop_i">in, 32, ap_ovld, input_offset_constprop, pointer</column>
<column name="input_offset_constprop_o">out, 32, ap_ovld, input_offset_constprop, pointer</column>
<column name="input_offset_constprop_o_ap_vld">out, 1, ap_ovld, input_offset_constprop, pointer</column>
<column name="inStream_in_din">out, 8, ap_fifo, inStream_in, pointer</column>
<column name="inStream_in_full_n">in, 1, ap_fifo, inStream_in, pointer</column>
<column name="inStream_in_write">out, 1, ap_fifo, inStream_in, pointer</column>
</table>
</item>
</section>
</profile>
