<root><simulation><result_generated_time />2023-05-16 18:36:14<layer><layer_spec />{'B': 1, 'K': 546, 'C': 128, 'OY': 1, 'OX': 1, 'IY': 1, 'IX': 1, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />69888<total_data_size_element />{'W': 69888, 'I': 128, 'O': 546}<total_data_reuse />{'W': 1, 'I': 546.0, 'O': 128}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />7/8</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />6</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [896, 1, 1], 'I': [64, 1, 1], 'O': [14, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[], [[('C', 2), ('K', 14)], [('C', 32)]], [], []]<I />[[[('K', 14)], []], [[('C', 2)], [('C', 32)]], [], []]<O />[[[('C', 2)], [('C', 32)]], [[('K', 14)], []], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 3)], [('C', 2), ('K', 13)], []]<I />[[('K', 3), ('C', 2), ('K', 13)], [], []]<O />[[('K', 3), ('C', 2)], [('K', 13)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [1.0, 1, 1, 1], 'I': [14.0, 39.0, 1.0, 1.0], 'O': [64.0, 2, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [24, 559104, 559104], 'I': [16, 1024, 1024], 'O': [24, 4368, 4368], 'O_partial': [24, 0, 0], 'O_final': [0, 4368, 4368]}<actual_mem_utilization_individual />{'W': [0.05, 0.02, 0.0], 'I': [0.03, 0.0, 0.0], 'O': [0.05, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.05, 0.02, 0.0], 'I': [0.03, 0.02, 0.0], 'O': [0.05, 0.02, 0.0]}<effective_mem_size_bit />{'W': [8, 279552, 559104], 'I': [16, 1024, 1024], 'O': [24, 336, 4368], 'O_partial': [24, 0, 0], 'O_final': [0, 336, 4368]}<total_unit_count />{'W': [896, 896, 1, 1], 'I': [896, 64, 1, 1], 'O': [896, 14, 1, 1]}<unique_unit_count />{'W': [896, 896, 1, 1], 'I': [64, 64, 1, 1], 'O': [14, 14, 1, 1]}<duplicate_unit_count />{'W': [1.0, 1.0, 1.0, 1.0], 'I': [14.0, 1.0, 1.0, 1.0], 'O': [64.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[69888, 69888], [69888, 69888], [69888, 0]]<I />[[1664, 128], [128, 128], [128, 0]]<O />[[(546, 1092), (546, 0)], [(0, 546), (546, 0)], [(0, 546), (0, 0)]]<O_partial />[[(546, 1092), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (546, 0)], [(0, 546), (546, 0)], [(0, 546), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[8736, 8736], [1092, 1092], [273, 0]]<I />[[208, 16], [2, 2], [0, 0]]<O />[[(68, 136), (68, 0)], [(0, 9), (9, 0)], [(0, 2), (0, 0)]]<O_partial />[([68, 136], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [68, 0]), ([0, 9], [9, 0]), ([0, 2], [0, 0])]</mem_access_count_word><mac_count><active />69888<idle />9984</mac_count></basic_info><energy><total_energy />153866.3<mem_energy_breakdown><W />[6.1, 216.4, 363.6]<I />[0.1, 0.4, 0.7]<O />[0.1, 1.7, 2.8]</mem_energy_breakdown><MAC_energy><active_MAC />152775.2<idle_MAC />499.2<total />153274.40000000002</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.0318<utilization_without_data_loading />0.0648<utilization_spatial />0.875<utilization_temporal_with_data_loading />0.0363<mac_utilize_temporal_without_data_loading />0.0741</mac_array_utilization><latency><latency_cycle_with_data_loading />2149<latency_cycle_without_data_loading />1053<ideal_computing_cycle />78<data_loading><load_cycle_total />1096<load_cycle_individual />{'W': [42, 1092, 0], 'I': [2, 2, 0]}<load_cycle_combined />{'W': 1092, 'I': 3}</data_loading><mem_stalling><mem_stall_cycle_total />975<mem_stall_cycle_individual />{'W': [[-77], [-75, 975], [-78, -78]], 'I': [[-77], [-78, -78], [-78, -78]], 'O': [[-78], [-78, -65], [-69, -76]]}<mem_stall_cycle_shared />{'W': [[-77], [-75, 975], [0, 0]], 'I': [[-77], [-78, 975], [0, 0]], 'O': [[-78], [-78, -65], [-69, -76]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [24, 559104, 559104], 'I': [16, 1024, 1024], 'O': [24, 4368, 4368], 'O_partial': [24, 0, 0], 'O_final': [0, 4368, 4368]}<data_size_each_level_total />{'W': [21504, 559104, 559104], 'I': [1024, 1024, 1024], 'O': [336, 4368, 4368]}<loop_cycles_each_level />{'W': [3, 78, 78], 'I': [78, 78, 78], 'O': [6, 78, 78]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [13, 1, 1], 'O': [2, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 8.0], [7168.0, 7168.0], [7168.0, 7168.0]], 'I': [[8.0, 0.2], [13.1, 13.1], [13.1, 13.1]], 'O': [[8.0, 4.0], [56.0, 56.0], [56.0, 56.0]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [7168.0, 7168.0], [7168.0, 7168.0]], 'I': [[8.0, 2.7], [170.7, 13.1], [13.1, 13.1]], 'O': [[8.0, 8.0], [112.0, 56.0], [56.0, 56.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [7168.0, 7168.0], [7168.0, 0]], 'I': [[8.0, 0.2], [13.1, 13.1], [13.1, 0]], 'O': [[8.0, 4.0], [56.0, 56.0], [56.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [7237.1, 7237.1], [7181.1, 56.0]], 'I': [[8.0, 0.2], [7237.1, 7237.1], [7181.1, 56.0]], 'O': [[8.0, 4.0], [7237.1, 7237.1], [7181.1, 56.0]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, False], [False, True]], 'I': [[True, True], [False, False], [False, True]], 'O': [[True, True], [False, False], [False, True]]}<trans_time_ideal />{'W': [[1, 1, 78], [3, 3, 26], [78, 78, 1]], 'I': [[1, 1, 78], [78, 78, 1], [78, 78, 1]], 'O': [[1, 1, 78], [6, 6, 13], [78, 78, 1]]}<trans_time_real />{'W': [[0, 1, 78], [[0, 3, 26], [42, 3, 26]], [[1092, 78, 1], [273, 78, 1]]], 'I': [[0, 1, 78], [[0, 78, 1], [2, 78, 1]], [[2, 78, 1], [0, 78, 1]]], 'O': [[0, 1, 78], [[0, 6, 13], [1, 6, 13]], [[9, 78, 1], [2, 78, 1]]]}<single_stall_cycle />{'W': [[-1], [-3, 39], [1014, 195]], 'I': [[-1], [-78, -76], [-76, -78]], 'O': [[-1], [-6, -5], [-69, -76]]}<single_stall_count />{'W': [77, 25, 0], 'I': [77, 0, 0], 'O': [78, 13, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [9, 0]}, 1: {'W': [75, 0], 'I': [0, 0], 'O': [13, 9]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-78, -78], [-69, -78]], 1: [[-3, -78], [-65, -69]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.1<mem_area />121.0<mem_area_percentage />99.9 %</area></results><elapsed_time_second />0</simulation></root>