<!-- HTML header for doxygen 1.8.11-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<link rel="shortcut icon" href="favicon.png" type="image/png">    
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.20"/>
<title>AM62x MCU+ SDK: tisci_clocks</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<style>
.tinav {
    background: #c00;
    /* height: 41.375px; */
    height: 30px;
    }
</style>    
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(function() { init_search(); });
/* @license-end */
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="stylesheet.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 40px;">
  <td id="projectlogo"><a href="https://www.ti.com"><img alt="Logo" src="ti_logo.svg"/></a></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">AM62x MCU+ SDK
   &#160;<span id="projectnumber">08.06.00</span>
   </div>
  </td>
   <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.svg"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
<div class=tinav></div>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.20 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('group__tisci__clocks.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">tisci_clocks<div class="ingroups"><a class="el" href="group__DRV__MODULE.html">APIs for SOC Specific Device Drivers</a> &raquo; <a class="el" href="group__DRV__SCICLIENT__MODULE.html">APIs for SCI Client or SYSFW</a> &raquo; <a class="el" href="group__TISCI.html">Texas Instruments System Controller Interface</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Introduction</h2>
<p>DMSC controls the power management, security and resource management of the device. </p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga1ccf0133ca2b0c9618efbbcd8f1cb66e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga1ccf0133ca2b0c9618efbbcd8f1cb66e">TISCI_DEV_DPHY_RX0_IO_RX_CL_L_M</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:ga1ccf0133ca2b0c9618efbbcd8f1cb66e"><td class="mdescLeft">&#160;</td><td class="mdescRight">This file contains:  <a href="group__tisci__clocks.html#ga1ccf0133ca2b0c9618efbbcd8f1cb66e">More...</a><br /></td></tr>
<tr class="separator:ga1ccf0133ca2b0c9618efbbcd8f1cb66e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ccf0133ca2b0c9618efbbcd8f1cb66e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga1ccf0133ca2b0c9618efbbcd8f1cb66e">TISCI_DEV_DPHY_RX0_IO_RX_CL_L_M</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:ga1ccf0133ca2b0c9618efbbcd8f1cb66e"><td class="mdescLeft">&#160;</td><td class="mdescRight">This file contains:  <a href="group__tisci__clocks.html#ga1ccf0133ca2b0c9618efbbcd8f1cb66e">More...</a><br /></td></tr>
<tr class="separator:ga1ccf0133ca2b0c9618efbbcd8f1cb66e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b483a995a2a4197fc6f055d8f60de6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga0b483a995a2a4197fc6f055d8f60de6d">TISCI_DEV_DPHY_RX0_IO_RX_CL_L_P</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga0b483a995a2a4197fc6f055d8f60de6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b483a995a2a4197fc6f055d8f60de6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga0b483a995a2a4197fc6f055d8f60de6d">TISCI_DEV_DPHY_RX0_IO_RX_CL_L_P</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga0b483a995a2a4197fc6f055d8f60de6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffa124c2cb9770d69b367c6c328a9abc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaffa124c2cb9770d69b367c6c328a9abc">TISCI_DEV_DPHY_RX0_JTAG_TCK</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:gaffa124c2cb9770d69b367c6c328a9abc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29aee4f0e0743251d3e0d591fc33d479"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga29aee4f0e0743251d3e0d591fc33d479">TISCI_DEV_DPHY_RX0_MAIN_CLK_CLK</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga29aee4f0e0743251d3e0d591fc33d479"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad39db072a87708361e741d2c46ba2220"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gad39db072a87708361e741d2c46ba2220">TISCI_DEV_DPHY_RX0_PPI_RX_BYTE_CLK</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:gad39db072a87708361e741d2c46ba2220"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad47c73af5756b54cb454a979fa0383c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gad47c73af5756b54cb454a979fa0383c9">TISCI_DEV_CMP_EVENT_INTROUTER0_INTR_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gad47c73af5756b54cb454a979fa0383c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb4d19010eca9df67e443ad7c997bad6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gacb4d19010eca9df67e443ad7c997bad6">TISCI_DEV_DBGSUSPENDROUTER0_INTR_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gacb4d19010eca9df67e443ad7c997bad6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f78038b6d7033bb5778ae070659ea9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga7f78038b6d7033bb5778ae070659ea9d">TISCI_DEV_MAIN_GPIOMUX_INTROUTER0_INTR_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga7f78038b6d7033bb5778ae070659ea9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cf299887d1012347ec11f52854566f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga4cf299887d1012347ec11f52854566f9">TISCI_DEV_WKUP_MCU_GPIOMUX_INTROUTER0_INTR_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga4cf299887d1012347ec11f52854566f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9d232e1fa0d6358db87ce280f85e47f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaa9d232e1fa0d6358db87ce280f85e47f">TISCI_DEV_TIMESYNC_EVENT_ROUTER0_INTR_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gaa9d232e1fa0d6358db87ce280f85e47f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe1829314e98db5c8f6bf0d2d11a4562"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gafe1829314e98db5c8f6bf0d2d11a4562">TISCI_DEV_MCU_M4FSS0_CBASS_0_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gafe1829314e98db5c8f6bf0d2d11a4562"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ac53ca4b8a7dc6daff61520589175a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga4ac53ca4b8a7dc6daff61520589175a8">TISCI_DEV_MCU_M4FSS0_CORE0_DAP_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga4ac53ca4b8a7dc6daff61520589175a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe4d5239655e3cd6aa122c64b1c77324"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gabe4d5239655e3cd6aa122c64b1c77324">TISCI_DEV_MCU_M4FSS0_CORE0_VBUS_CLK</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gabe4d5239655e3cd6aa122c64b1c77324"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa6d40b17fb47edc346f88c60a81fec9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gafa6d40b17fb47edc346f88c60a81fec9">TISCI_DEV_MCU_M4FSS0_CORE0_VBUS_CLK_PARENT_SAM62_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gafa6d40b17fb47edc346f88c60a81fec9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7be34b604031ab051bba0e66a393465"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gac7be34b604031ab051bba0e66a393465">TISCI_DEV_MCU_M4FSS0_CORE0_VBUS_CLK_PARENT_SAM62_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK2</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:gac7be34b604031ab051bba0e66a393465"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga718c67ce71ec223580e979c1ed02a9de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga718c67ce71ec223580e979c1ed02a9de">TISCI_DEV_CPSW0_CPPI_CLK_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga718c67ce71ec223580e979c1ed02a9de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5e5f502b1c3833c5c20ae0d240d6893"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gac5e5f502b1c3833c5c20ae0d240d6893">TISCI_DEV_CPSW0_CPTS_GENF0</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gac5e5f502b1c3833c5c20ae0d240d6893"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8584d68d07955df0440023d0eccf85c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga8584d68d07955df0440023d0eccf85c1">TISCI_DEV_CPSW0_CPTS_GENF1</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga8584d68d07955df0440023d0eccf85c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b17add2435c194805fbae71543fc935"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga8b17add2435c194805fbae71543fc935">TISCI_DEV_CPSW0_CPTS_RFT_CLK</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga8b17add2435c194805fbae71543fc935"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3112312df5f933cc19c6ca0187fff5ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga3112312df5f933cc19c6ca0187fff5ce">TISCI_DEV_CPSW0_CPTS_RFT_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT5_CLK</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga3112312df5f933cc19c6ca0187fff5ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabeefaf9ecbee6263889033b73336d32d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gabeefaf9ecbee6263889033b73336d32d">TISCI_DEV_CPSW0_CPTS_RFT_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT6_CLK</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:gabeefaf9ecbee6263889033b73336d32d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga452019d6751dfea08267c0a201fe527a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga452019d6751dfea08267c0a201fe527a">TISCI_DEV_CPSW0_CPTS_RFT_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga452019d6751dfea08267c0a201fe527a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddddd9634e9f022a29e1334637930dee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaddddd9634e9f022a29e1334637930dee">TISCI_DEV_CPSW0_CPTS_RFT_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:gaddddd9634e9f022a29e1334637930dee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1563dbb9c5d658d2833dbccb3fb733e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaf1563dbb9c5d658d2833dbccb3fb733e">TISCI_DEV_CPSW0_CPTS_RFT_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:gaf1563dbb9c5d658d2833dbccb3fb733e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ea74f634d83da9618f81751a604f83d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga9ea74f634d83da9618f81751a604f83d">TISCI_DEV_CPSW0_CPTS_RFT_CLK_PARENT_SAM62_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:ga9ea74f634d83da9618f81751a604f83d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2de65d12947c0ca85c9b66fb6253e1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gab2de65d12947c0ca85c9b66fb6253e1b">TISCI_DEV_CPSW0_CPTS_RFT_CLK_PARENT_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:gab2de65d12947c0ca85c9b66fb6253e1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb8cb56dd94ef07df274987e1735559c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaeb8cb56dd94ef07df274987e1735559c">TISCI_DEV_CPSW0_GMII1_MR_CLK</a>&#160;&#160;&#160;13</td></tr>
<tr class="separator:gaeb8cb56dd94ef07df274987e1735559c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcfc256287dc8c95956979fe64232bfc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gadcfc256287dc8c95956979fe64232bfc">TISCI_DEV_CPSW0_GMII1_MT_CLK</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:gadcfc256287dc8c95956979fe64232bfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80b92c4801d11c38bf9010d905c58a56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga80b92c4801d11c38bf9010d905c58a56">TISCI_DEV_CPSW0_GMII2_MR_CLK</a>&#160;&#160;&#160;15</td></tr>
<tr class="separator:ga80b92c4801d11c38bf9010d905c58a56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0d8a281b65fcdfc9f27bacbb2bd4877"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gab0d8a281b65fcdfc9f27bacbb2bd4877">TISCI_DEV_CPSW0_GMII2_MT_CLK</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:gab0d8a281b65fcdfc9f27bacbb2bd4877"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7c4813a84163230809c2144001a6e52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gab7c4813a84163230809c2144001a6e52">TISCI_DEV_CPSW0_GMII_RFT_CLK</a>&#160;&#160;&#160;17</td></tr>
<tr class="separator:gab7c4813a84163230809c2144001a6e52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fed38682675b3425f9a7677b7b9bc1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga3fed38682675b3425f9a7677b7b9bc1a">TISCI_DEV_CPSW0_MDIO_MDCLK_O</a>&#160;&#160;&#160;18</td></tr>
<tr class="separator:ga3fed38682675b3425f9a7677b7b9bc1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga816b156bf6621d95d4e17b0e16e6f6d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga816b156bf6621d95d4e17b0e16e6f6d7">TISCI_DEV_CPSW0_RGMII1_RXC_I</a>&#160;&#160;&#160;19</td></tr>
<tr class="separator:ga816b156bf6621d95d4e17b0e16e6f6d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafaf2ea92f182d9b672f880c4f2ba1986"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gafaf2ea92f182d9b672f880c4f2ba1986">TISCI_DEV_CPSW0_RGMII1_TXC_I</a>&#160;&#160;&#160;20</td></tr>
<tr class="separator:gafaf2ea92f182d9b672f880c4f2ba1986"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9b7e35dac2877e4160e833687de5d88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gae9b7e35dac2877e4160e833687de5d88">TISCI_DEV_CPSW0_RGMII1_TXC_O</a>&#160;&#160;&#160;21</td></tr>
<tr class="separator:gae9b7e35dac2877e4160e833687de5d88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaca495dffc75f091a810522203760410"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaaca495dffc75f091a810522203760410">TISCI_DEV_CPSW0_RGMII2_RXC_I</a>&#160;&#160;&#160;22</td></tr>
<tr class="separator:gaaca495dffc75f091a810522203760410"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2440da74d128f0870763c86d01ca94f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaa2440da74d128f0870763c86d01ca94f">TISCI_DEV_CPSW0_RGMII2_TXC_I</a>&#160;&#160;&#160;23</td></tr>
<tr class="separator:gaa2440da74d128f0870763c86d01ca94f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a0e49273c2f1f10470f94ab439f65a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga0a0e49273c2f1f10470f94ab439f65a2">TISCI_DEV_CPSW0_RGMII2_TXC_O</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:ga0a0e49273c2f1f10470f94ab439f65a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5de6f7877a240025296e171f80ccad7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gae5de6f7877a240025296e171f80ccad7">TISCI_DEV_CPSW0_RGMII_MHZ_250_CLK</a>&#160;&#160;&#160;25</td></tr>
<tr class="separator:gae5de6f7877a240025296e171f80ccad7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f3509813d9ffbccf969e39ca9475952"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga3f3509813d9ffbccf969e39ca9475952">TISCI_DEV_CPSW0_RGMII_MHZ_50_CLK</a>&#160;&#160;&#160;26</td></tr>
<tr class="separator:ga3f3509813d9ffbccf969e39ca9475952"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga392af1bba3d9145b032a6d45a02017a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga392af1bba3d9145b032a6d45a02017a3">TISCI_DEV_CPSW0_RGMII_MHZ_5_CLK</a>&#160;&#160;&#160;27</td></tr>
<tr class="separator:ga392af1bba3d9145b032a6d45a02017a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafde056f6c2faa1e232d013b60e1033ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gafde056f6c2faa1e232d013b60e1033ce">TISCI_DEV_CPSW0_RMII1_MHZ_50_CLK</a>&#160;&#160;&#160;28</td></tr>
<tr class="separator:gafde056f6c2faa1e232d013b60e1033ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga509166047aced55e232c246a6912d954"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga509166047aced55e232c246a6912d954">TISCI_DEV_CPSW0_RMII2_MHZ_50_CLK</a>&#160;&#160;&#160;29</td></tr>
<tr class="separator:ga509166047aced55e232c246a6912d954"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7101f62879245cad81f91d1564085f6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga7101f62879245cad81f91d1564085f6f">TISCI_DEV_CPT2_AGGR0_VCLK_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga7101f62879245cad81f91d1564085f6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76321f76ccb1dda4876add00781709fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga76321f76ccb1dda4876add00781709fa">TISCI_DEV_CPT2_AGGR1_VCLK_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga76321f76ccb1dda4876add00781709fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c3fd84606797a8c03ea80e9570b517c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga1c3fd84606797a8c03ea80e9570b517c">TISCI_DEV_CSI_RX_IF0_MAIN_CLK_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga1c3fd84606797a8c03ea80e9570b517c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeaba150828e6c761604efa061978ad8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaeaba150828e6c761604efa061978ad8a">TISCI_DEV_CSI_RX_IF0_PPI_RX_BYTE_CLK</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gaeaba150828e6c761604efa061978ad8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab43b176cc637fd331a5c5269a165db53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gab43b176cc637fd331a5c5269a165db53">TISCI_DEV_CSI_RX_IF0_VBUS_CLK_CLK</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:gab43b176cc637fd331a5c5269a165db53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f27f78562063791b581a93c57d5d00d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga7f27f78562063791b581a93c57d5d00d">TISCI_DEV_CSI_RX_IF0_VP_CLK_CLK</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga7f27f78562063791b581a93c57d5d00d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd98d33fd65a38f40fb8ea8406b5fe9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gadd98d33fd65a38f40fb8ea8406b5fe9e">TISCI_DEV_STM0_ATB_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gadd98d33fd65a38f40fb8ea8406b5fe9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab68839bfed26170c5b62194730cfc228"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gab68839bfed26170c5b62194730cfc228">TISCI_DEV_STM0_CORE_CLK</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gab68839bfed26170c5b62194730cfc228"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fb125347b73563a4e4622f506af8fcd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga6fb125347b73563a4e4622f506af8fcd">TISCI_DEV_STM0_VBUSP_CLK</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga6fb125347b73563a4e4622f506af8fcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3ddbca1fcd5dd81e1e220ebce00c52c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gac3ddbca1fcd5dd81e1e220ebce00c52c">TISCI_DEV_DCC0_DCC_CLKSRC0_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gac3ddbca1fcd5dd81e1e220ebce00c52c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53e2a51e72dd86e37777f137cabff3e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga53e2a51e72dd86e37777f137cabff3e4">TISCI_DEV_DCC0_DCC_CLKSRC1_CLK</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga53e2a51e72dd86e37777f137cabff3e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c56e2f32b607fc96f36d2a26c424e4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga5c56e2f32b607fc96f36d2a26c424e4d">TISCI_DEV_DCC0_DCC_CLKSRC2_CLK</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga5c56e2f32b607fc96f36d2a26c424e4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8240b9267a31490ea61b5826383eee54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga8240b9267a31490ea61b5826383eee54">TISCI_DEV_DCC0_DCC_CLKSRC3_CLK</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga8240b9267a31490ea61b5826383eee54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5de4505602fa66747bce520c4a6957dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga5de4505602fa66747bce520c4a6957dc">TISCI_DEV_DCC0_DCC_CLKSRC4_CLK</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga5de4505602fa66747bce520c4a6957dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac97fc0dd801532bdc43594f58573eb39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gac97fc0dd801532bdc43594f58573eb39">TISCI_DEV_DCC0_DCC_CLKSRC5_CLK</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:gac97fc0dd801532bdc43594f58573eb39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2fcfe332b5df13e522d22dae994b269"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gae2fcfe332b5df13e522d22dae994b269">TISCI_DEV_DCC0_DCC_CLKSRC6_CLK</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:gae2fcfe332b5df13e522d22dae994b269"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fdfc5533baf5515ae3579afc2c516e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga7fdfc5533baf5515ae3579afc2c516e3">TISCI_DEV_DCC0_DCC_CLKSRC7_CLK</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga7fdfc5533baf5515ae3579afc2c516e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e9c6fab2a3da54def85d8be16f6f609"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga6e9c6fab2a3da54def85d8be16f6f609">TISCI_DEV_DCC0_DCC_INPUT00_CLK</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga6e9c6fab2a3da54def85d8be16f6f609"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc6f2b30d7acb9b68a7e02f986bc2284"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gafc6f2b30d7acb9b68a7e02f986bc2284">TISCI_DEV_DCC0_DCC_INPUT01_CLK</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:gafc6f2b30d7acb9b68a7e02f986bc2284"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab639920b7917dd4a76e709f2b8987286"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gab639920b7917dd4a76e709f2b8987286">TISCI_DEV_DCC0_DCC_INPUT02_CLK</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:gab639920b7917dd4a76e709f2b8987286"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ea7ed68c1cb4a3dd7f578ec6d2762c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga2ea7ed68c1cb4a3dd7f578ec6d2762c7">TISCI_DEV_DCC0_DCC_INPUT10_CLK</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:ga2ea7ed68c1cb4a3dd7f578ec6d2762c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44052039033ff8953a1b16eb5f588aac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga44052039033ff8953a1b16eb5f588aac">TISCI_DEV_DCC0_VBUS_CLK</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:ga44052039033ff8953a1b16eb5f588aac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0db045b4161ce6c558a708827bc0adbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga0db045b4161ce6c558a708827bc0adbe">TISCI_DEV_DCC1_DCC_CLKSRC0_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga0db045b4161ce6c558a708827bc0adbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c29b9d27488d9d4fa530bf6979251dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga8c29b9d27488d9d4fa530bf6979251dc">TISCI_DEV_DCC1_DCC_CLKSRC1_CLK</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga8c29b9d27488d9d4fa530bf6979251dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c997f131810698cb6a4c7b6707857a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga4c997f131810698cb6a4c7b6707857a8">TISCI_DEV_DCC1_DCC_CLKSRC2_CLK</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga4c997f131810698cb6a4c7b6707857a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7744d1d69b2431a8d11c7feb9cc3143"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gab7744d1d69b2431a8d11c7feb9cc3143">TISCI_DEV_DCC1_DCC_CLKSRC3_CLK</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:gab7744d1d69b2431a8d11c7feb9cc3143"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga096c1e4d8da0fc2cec2c3ac32d24c070"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga096c1e4d8da0fc2cec2c3ac32d24c070">TISCI_DEV_DCC1_DCC_CLKSRC4_CLK</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga096c1e4d8da0fc2cec2c3ac32d24c070"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa883551d38ae24dabaae4f83ed14b6a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaa883551d38ae24dabaae4f83ed14b6a1">TISCI_DEV_DCC1_DCC_CLKSRC5_CLK</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:gaa883551d38ae24dabaae4f83ed14b6a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2077c462949ce91c5acbd04ac3e3c8a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga2077c462949ce91c5acbd04ac3e3c8a5">TISCI_DEV_DCC1_DCC_CLKSRC6_CLK</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga2077c462949ce91c5acbd04ac3e3c8a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae465713c0eacee49bcc2b1fb8d129446"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gae465713c0eacee49bcc2b1fb8d129446">TISCI_DEV_DCC1_DCC_CLKSRC7_CLK</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:gae465713c0eacee49bcc2b1fb8d129446"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2509f86cc5d57d1b2097561b3c68b134"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga2509f86cc5d57d1b2097561b3c68b134">TISCI_DEV_DCC1_DCC_INPUT00_CLK</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga2509f86cc5d57d1b2097561b3c68b134"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae044e74f4d171752351a15ae83140521"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gae044e74f4d171752351a15ae83140521">TISCI_DEV_DCC1_DCC_INPUT01_CLK</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:gae044e74f4d171752351a15ae83140521"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75e20996c4e0017b3792b331cf9f24db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga75e20996c4e0017b3792b331cf9f24db">TISCI_DEV_DCC1_DCC_INPUT02_CLK</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:ga75e20996c4e0017b3792b331cf9f24db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69caa47940f7ad189971751b83802e96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga69caa47940f7ad189971751b83802e96">TISCI_DEV_DCC1_DCC_INPUT10_CLK</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:ga69caa47940f7ad189971751b83802e96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga394bbf87cca44b9a4d267e62fe9cca0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga394bbf87cca44b9a4d267e62fe9cca0a">TISCI_DEV_DCC1_VBUS_CLK</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:ga394bbf87cca44b9a4d267e62fe9cca0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd232a972772ba0546646ca089aab9ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gabd232a972772ba0546646ca089aab9ed">TISCI_DEV_DCC2_DCC_CLKSRC0_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gabd232a972772ba0546646ca089aab9ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f0e36f60ec89ed35576d7dbd26424c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga0f0e36f60ec89ed35576d7dbd26424c3">TISCI_DEV_DCC2_DCC_CLKSRC1_CLK</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga0f0e36f60ec89ed35576d7dbd26424c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b7b1ed9de16cee22f91a2b31f59041b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga3b7b1ed9de16cee22f91a2b31f59041b">TISCI_DEV_DCC2_DCC_CLKSRC2_CLK</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga3b7b1ed9de16cee22f91a2b31f59041b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15652361c342ef043bf04ad8d0ef7370"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga15652361c342ef043bf04ad8d0ef7370">TISCI_DEV_DCC2_DCC_CLKSRC3_CLK</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga15652361c342ef043bf04ad8d0ef7370"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2fd766411a18ade728e6a2ece4995de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gad2fd766411a18ade728e6a2ece4995de">TISCI_DEV_DCC2_DCC_CLKSRC4_CLK</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:gad2fd766411a18ade728e6a2ece4995de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecb4bfb2988c0b055680b0a319a01c1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaecb4bfb2988c0b055680b0a319a01c1c">TISCI_DEV_DCC2_DCC_CLKSRC5_CLK</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:gaecb4bfb2988c0b055680b0a319a01c1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad17f0c0fb7ff858a2f98babead02a909"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gad17f0c0fb7ff858a2f98babead02a909">TISCI_DEV_DCC2_DCC_CLKSRC6_CLK</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:gad17f0c0fb7ff858a2f98babead02a909"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ee9b6f1cfc1898cf37635861e32a70f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga1ee9b6f1cfc1898cf37635861e32a70f">TISCI_DEV_DCC2_DCC_CLKSRC7_CLK</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga1ee9b6f1cfc1898cf37635861e32a70f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8d6590209d7c8780947faed14b1b4c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaa8d6590209d7c8780947faed14b1b4c9">TISCI_DEV_DCC2_DCC_INPUT00_CLK</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:gaa8d6590209d7c8780947faed14b1b4c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4eca951fc5ec168dbce5fad927a89dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gad4eca951fc5ec168dbce5fad927a89dd">TISCI_DEV_DCC2_DCC_INPUT01_CLK</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:gad4eca951fc5ec168dbce5fad927a89dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf676fc05b851de8bdf1e8810876de7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gacf676fc05b851de8bdf1e8810876de7a">TISCI_DEV_DCC2_DCC_INPUT02_CLK</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:gacf676fc05b851de8bdf1e8810876de7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga602ad99bf9db20a9b2c68cf2942b53db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga602ad99bf9db20a9b2c68cf2942b53db">TISCI_DEV_DCC2_DCC_INPUT10_CLK</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:ga602ad99bf9db20a9b2c68cf2942b53db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacedc274729acd8c80b5d14cc80b5e755"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gacedc274729acd8c80b5d14cc80b5e755">TISCI_DEV_DCC2_VBUS_CLK</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:gacedc274729acd8c80b5d14cc80b5e755"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbf45e8e8d6741ab8e6d43579196e809"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gafbf45e8e8d6741ab8e6d43579196e809">TISCI_DEV_DCC3_DCC_CLKSRC0_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gafbf45e8e8d6741ab8e6d43579196e809"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d710b79dd287dc1cb9ed0246f3ada85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga1d710b79dd287dc1cb9ed0246f3ada85">TISCI_DEV_DCC3_DCC_CLKSRC1_CLK</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga1d710b79dd287dc1cb9ed0246f3ada85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bdcd53690b40adc3c915cd76a1c975a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga9bdcd53690b40adc3c915cd76a1c975a">TISCI_DEV_DCC3_DCC_CLKSRC3_CLK</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga9bdcd53690b40adc3c915cd76a1c975a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9991c75bee60c1d13f860e8c8b56e22a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga9991c75bee60c1d13f860e8c8b56e22a">TISCI_DEV_DCC3_DCC_CLKSRC4_CLK</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga9991c75bee60c1d13f860e8c8b56e22a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga248887fcc23ef9c887813ea8e0f48f3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga248887fcc23ef9c887813ea8e0f48f3f">TISCI_DEV_DCC3_DCC_CLKSRC5_CLK</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga248887fcc23ef9c887813ea8e0f48f3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2158aa30322ae4f5cabcfe2da2db504"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gad2158aa30322ae4f5cabcfe2da2db504">TISCI_DEV_DCC3_DCC_CLKSRC6_CLK</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:gad2158aa30322ae4f5cabcfe2da2db504"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac433b6f9a6860853cab826f4ca327a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaac433b6f9a6860853cab826f4ca327a6">TISCI_DEV_DCC3_DCC_CLKSRC7_CLK</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:gaac433b6f9a6860853cab826f4ca327a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaebba72f96f3ee1d3cc357a8ce9dac9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaaebba72f96f3ee1d3cc357a8ce9dac9e">TISCI_DEV_DCC3_DCC_INPUT00_CLK</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:gaaebba72f96f3ee1d3cc357a8ce9dac9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17b4c1d120bc540dc1315313f87c933b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga17b4c1d120bc540dc1315313f87c933b">TISCI_DEV_DCC3_DCC_INPUT01_CLK</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:ga17b4c1d120bc540dc1315313f87c933b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9cf86ed1243cf59464a74d8257d84fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaa9cf86ed1243cf59464a74d8257d84fd">TISCI_DEV_DCC3_DCC_INPUT02_CLK</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:gaa9cf86ed1243cf59464a74d8257d84fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad97f6cddcffb79ba346ac25c703e0c9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gad97f6cddcffb79ba346ac25c703e0c9f">TISCI_DEV_DCC3_DCC_INPUT10_CLK</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:gad97f6cddcffb79ba346ac25c703e0c9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga457f1a8fb544d8221ccae973e7f45e31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga457f1a8fb544d8221ccae973e7f45e31">TISCI_DEV_DCC3_VBUS_CLK</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:ga457f1a8fb544d8221ccae973e7f45e31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3779f1353fcb961d0c6094709ed60c29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga3779f1353fcb961d0c6094709ed60c29">TISCI_DEV_DCC4_DCC_CLKSRC0_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga3779f1353fcb961d0c6094709ed60c29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4ae6473fe8662a28a81ff47d0655d5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gab4ae6473fe8662a28a81ff47d0655d5f">TISCI_DEV_DCC4_DCC_CLKSRC1_CLK</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gab4ae6473fe8662a28a81ff47d0655d5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga724da00cada77dc28282bb38c8e0f992"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga724da00cada77dc28282bb38c8e0f992">TISCI_DEV_DCC4_DCC_CLKSRC2_CLK</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga724da00cada77dc28282bb38c8e0f992"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf29433a3e81d9ad99533392fad2328ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaf29433a3e81d9ad99533392fad2328ac">TISCI_DEV_DCC4_DCC_CLKSRC3_CLK</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:gaf29433a3e81d9ad99533392fad2328ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f28209bf19203877383483327f5da89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga1f28209bf19203877383483327f5da89">TISCI_DEV_DCC4_DCC_CLKSRC4_CLK</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga1f28209bf19203877383483327f5da89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8507fde51255f5633764b4da12f7078a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga8507fde51255f5633764b4da12f7078a">TISCI_DEV_DCC4_DCC_CLKSRC5_CLK</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga8507fde51255f5633764b4da12f7078a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ddc75e2a1a693910fedb106d2ae4c1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga3ddc75e2a1a693910fedb106d2ae4c1b">TISCI_DEV_DCC4_DCC_CLKSRC6_CLK</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga3ddc75e2a1a693910fedb106d2ae4c1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga707a8aa7d33f5dbbb379971f2f9f2981"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga707a8aa7d33f5dbbb379971f2f9f2981">TISCI_DEV_DCC4_DCC_CLKSRC7_CLK</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga707a8aa7d33f5dbbb379971f2f9f2981"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea81b6bfa1bbcded50c6828e1073cf36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaea81b6bfa1bbcded50c6828e1073cf36">TISCI_DEV_DCC4_DCC_INPUT00_CLK</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:gaea81b6bfa1bbcded50c6828e1073cf36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7da71c9103899405afddaeed57cd9bb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga7da71c9103899405afddaeed57cd9bb5">TISCI_DEV_DCC4_DCC_INPUT01_CLK</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:ga7da71c9103899405afddaeed57cd9bb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ac1397f8d612d013ad8b7615fc35c55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga7ac1397f8d612d013ad8b7615fc35c55">TISCI_DEV_DCC4_DCC_INPUT02_CLK</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:ga7ac1397f8d612d013ad8b7615fc35c55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3799b8c540a9a1e306319baed2661b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gad3799b8c540a9a1e306319baed2661b8">TISCI_DEV_DCC4_DCC_INPUT10_CLK</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:gad3799b8c540a9a1e306319baed2661b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b76dec04641505142d0343ee11af999"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga3b76dec04641505142d0343ee11af999">TISCI_DEV_DCC4_VBUS_CLK</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:ga3b76dec04641505142d0343ee11af999"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a9d0799ee640844a2a57ab9173a6aec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga4a9d0799ee640844a2a57ab9173a6aec">TISCI_DEV_DCC5_DCC_CLKSRC0_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga4a9d0799ee640844a2a57ab9173a6aec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b3374fab95073e902021b34dc86a2e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga5b3374fab95073e902021b34dc86a2e5">TISCI_DEV_DCC5_DCC_CLKSRC1_CLK</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga5b3374fab95073e902021b34dc86a2e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga014cd1a57e970e24fe045328c5a44da5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga014cd1a57e970e24fe045328c5a44da5">TISCI_DEV_DCC5_DCC_CLKSRC2_CLK</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga014cd1a57e970e24fe045328c5a44da5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77c7271f436f958504eeaac11cae9f4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga77c7271f436f958504eeaac11cae9f4a">TISCI_DEV_DCC5_DCC_CLKSRC3_CLK</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga77c7271f436f958504eeaac11cae9f4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bf89cbd17c15ed1eb7a2029f402d62b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga8bf89cbd17c15ed1eb7a2029f402d62b">TISCI_DEV_DCC5_DCC_CLKSRC4_CLK</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga8bf89cbd17c15ed1eb7a2029f402d62b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa200791cc764a4d3564fc19163cee96e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaa200791cc764a4d3564fc19163cee96e">TISCI_DEV_DCC5_DCC_CLKSRC5_CLK</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:gaa200791cc764a4d3564fc19163cee96e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2113bea3febd359b5e5c82369180a603"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga2113bea3febd359b5e5c82369180a603">TISCI_DEV_DCC5_DCC_CLKSRC6_CLK</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga2113bea3febd359b5e5c82369180a603"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed2fa9983813f676beba5b4fcf28f2e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaed2fa9983813f676beba5b4fcf28f2e9">TISCI_DEV_DCC5_DCC_CLKSRC7_CLK</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:gaed2fa9983813f676beba5b4fcf28f2e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44ed7d30db5ff4c565ddf862ddf994eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga44ed7d30db5ff4c565ddf862ddf994eb">TISCI_DEV_DCC5_DCC_INPUT00_CLK</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga44ed7d30db5ff4c565ddf862ddf994eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a5702c8c6e67c4e7fd85bbf7711da00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga5a5702c8c6e67c4e7fd85bbf7711da00">TISCI_DEV_DCC5_DCC_INPUT01_CLK</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:ga5a5702c8c6e67c4e7fd85bbf7711da00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f4b947573e509d4f6d7185614c820db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga0f4b947573e509d4f6d7185614c820db">TISCI_DEV_DCC5_DCC_INPUT02_CLK</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:ga0f4b947573e509d4f6d7185614c820db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30726b5f8c5ff97caf84977371b91c09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga30726b5f8c5ff97caf84977371b91c09">TISCI_DEV_DCC5_DCC_INPUT10_CLK</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:ga30726b5f8c5ff97caf84977371b91c09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61ff5ec79bfe8eed6cce84064a233334"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga61ff5ec79bfe8eed6cce84064a233334">TISCI_DEV_DCC5_VBUS_CLK</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:ga61ff5ec79bfe8eed6cce84064a233334"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2aba276b20673582a00fb75fb075edba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga2aba276b20673582a00fb75fb075edba">TISCI_DEV_DCC6_DCC_CLKSRC0_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga2aba276b20673582a00fb75fb075edba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85d40db6933cf793bec4ad4f1f10a800"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga85d40db6933cf793bec4ad4f1f10a800">TISCI_DEV_DCC6_DCC_CLKSRC1_CLK</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga85d40db6933cf793bec4ad4f1f10a800"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c882c272be37c079e8203e84df11d4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga7c882c272be37c079e8203e84df11d4a">TISCI_DEV_DCC6_DCC_CLKSRC2_CLK</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga7c882c272be37c079e8203e84df11d4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf1148aa1f1381677da79b3812fba3cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gacf1148aa1f1381677da79b3812fba3cb">TISCI_DEV_DCC6_DCC_CLKSRC3_CLK</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:gacf1148aa1f1381677da79b3812fba3cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2081fceb2b03e1395ebbab9ec79b35d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga2081fceb2b03e1395ebbab9ec79b35d2">TISCI_DEV_DCC6_DCC_CLKSRC4_CLK</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga2081fceb2b03e1395ebbab9ec79b35d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bce25f95b2d166910140926d354eeb1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga3bce25f95b2d166910140926d354eeb1">TISCI_DEV_DCC6_DCC_CLKSRC5_CLK</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga3bce25f95b2d166910140926d354eeb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a466150d51f26902909795b7622486d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga7a466150d51f26902909795b7622486d">TISCI_DEV_DCC6_DCC_CLKSRC6_CLK</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga7a466150d51f26902909795b7622486d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9387cf0b43973ea42f3a789e8412b0ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga9387cf0b43973ea42f3a789e8412b0ed">TISCI_DEV_DCC6_DCC_CLKSRC7_CLK</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga9387cf0b43973ea42f3a789e8412b0ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab64f1ab007140f35a3e2d8243762fa0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gab64f1ab007140f35a3e2d8243762fa0d">TISCI_DEV_DCC6_DCC_INPUT00_CLK</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:gab64f1ab007140f35a3e2d8243762fa0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac7595ddc43fcddf208575a1a2642429"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaac7595ddc43fcddf208575a1a2642429">TISCI_DEV_DCC6_DCC_INPUT01_CLK</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:gaac7595ddc43fcddf208575a1a2642429"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab099287d86b764b21bd18ed0cd0817a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gab099287d86b764b21bd18ed0cd0817a9">TISCI_DEV_DCC6_DCC_INPUT02_CLK</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:gab099287d86b764b21bd18ed0cd0817a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga330d521e86252e1fc8de0282cb83d3c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga330d521e86252e1fc8de0282cb83d3c3">TISCI_DEV_DCC6_DCC_INPUT10_CLK</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:ga330d521e86252e1fc8de0282cb83d3c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc2e75480563d21a9b682b3a3fbdac08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gabc2e75480563d21a9b682b3a3fbdac08">TISCI_DEV_DCC6_VBUS_CLK</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:gabc2e75480563d21a9b682b3a3fbdac08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a50a85a71b896de4e5ed32e9de332e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga1a50a85a71b896de4e5ed32e9de332e2">TISCI_DEV_MCU_DCC0_DCC_CLKSRC0_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga1a50a85a71b896de4e5ed32e9de332e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74238fec42bdb0ff2002376b82f1b084"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga74238fec42bdb0ff2002376b82f1b084">TISCI_DEV_MCU_DCC0_DCC_CLKSRC1_CLK</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga74238fec42bdb0ff2002376b82f1b084"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa11fff763a1e07eb3d528945e6a14153"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaa11fff763a1e07eb3d528945e6a14153">TISCI_DEV_MCU_DCC0_DCC_CLKSRC2_CLK</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gaa11fff763a1e07eb3d528945e6a14153"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9f3f09331bc37a726457c554c63a39c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gab9f3f09331bc37a726457c554c63a39c">TISCI_DEV_MCU_DCC0_DCC_CLKSRC3_CLK</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:gab9f3f09331bc37a726457c554c63a39c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade0a9978cb64d62318cb53100fac1661"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gade0a9978cb64d62318cb53100fac1661">TISCI_DEV_MCU_DCC0_DCC_CLKSRC4_CLK</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:gade0a9978cb64d62318cb53100fac1661"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05a5c4d1169fd11bc802742740e79eec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga05a5c4d1169fd11bc802742740e79eec">TISCI_DEV_MCU_DCC0_DCC_CLKSRC5_CLK</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga05a5c4d1169fd11bc802742740e79eec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40143f3cf993664a32b02161c649fd32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga40143f3cf993664a32b02161c649fd32">TISCI_DEV_MCU_DCC0_DCC_CLKSRC6_CLK</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga40143f3cf993664a32b02161c649fd32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49b834bb2f1ca68af93d9de13cf427fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga49b834bb2f1ca68af93d9de13cf427fe">TISCI_DEV_MCU_DCC0_DCC_CLKSRC7_CLK</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga49b834bb2f1ca68af93d9de13cf427fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f5a93b2ac1a289e5f512842652c2a4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga4f5a93b2ac1a289e5f512842652c2a4b">TISCI_DEV_MCU_DCC0_DCC_INPUT00_CLK</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga4f5a93b2ac1a289e5f512842652c2a4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacff868d93ca8eb2ccf6247822987c8f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gacff868d93ca8eb2ccf6247822987c8f9">TISCI_DEV_MCU_DCC0_DCC_INPUT01_CLK</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:gacff868d93ca8eb2ccf6247822987c8f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f5f08b00950460f5d66561ec800646c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga9f5f08b00950460f5d66561ec800646c">TISCI_DEV_MCU_DCC0_DCC_INPUT02_CLK</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:ga9f5f08b00950460f5d66561ec800646c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga225fcc87c90ebb00d127006211076e78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga225fcc87c90ebb00d127006211076e78">TISCI_DEV_MCU_DCC0_DCC_INPUT10_CLK</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:ga225fcc87c90ebb00d127006211076e78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac13c64d959d58fc20c35ff85a01611c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gac13c64d959d58fc20c35ff85a01611c9">TISCI_DEV_MCU_DCC0_VBUS_CLK</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:gac13c64d959d58fc20c35ff85a01611c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32a34ebc355f4706f36885a85026b049"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga32a34ebc355f4706f36885a85026b049">TISCI_DEV_DEBUGSS_WRAP0_ATB_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga32a34ebc355f4706f36885a85026b049"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47fb085ff85161977d3c222240158736"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga47fb085ff85161977d3c222240158736">TISCI_DEV_DEBUGSS_WRAP0_CORE_CLK</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga47fb085ff85161977d3c222240158736"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae05e83e3a772a58fa9d136213c444f24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gae05e83e3a772a58fa9d136213c444f24">TISCI_DEV_DEBUGSS_WRAP0_CSTPIU_TRACECLK</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gae05e83e3a772a58fa9d136213c444f24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70bcc27b97a2b1f7ed3467b02c67dd59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga70bcc27b97a2b1f7ed3467b02c67dd59">TISCI_DEV_DEBUGSS_WRAP0_JTAG_TCK</a>&#160;&#160;&#160;20</td></tr>
<tr class="separator:ga70bcc27b97a2b1f7ed3467b02c67dd59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac3945bb1a90356e542773e2191851e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaac3945bb1a90356e542773e2191851e5">TISCI_DEV_DEBUGSS_WRAP0_TREXPT_CLK</a>&#160;&#160;&#160;22</td></tr>
<tr class="separator:gaac3945bb1a90356e542773e2191851e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6ace3f51814fc5ca92f7f82fbe034de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gad6ace3f51814fc5ca92f7f82fbe034de">TISCI_DEV_DMASS0_BCDMA_0_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gad6ace3f51814fc5ca92f7f82fbe034de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ebb5bdf9549b1ba12ab11a7c3672f78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga8ebb5bdf9549b1ba12ab11a7c3672f78">TISCI_DEV_DMASS0_CBASS_0_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga8ebb5bdf9549b1ba12ab11a7c3672f78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4de8e9880d8e2e05102a21d0e6b7f816"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga4de8e9880d8e2e05102a21d0e6b7f816">TISCI_DEV_DMASS0_INTAGGR_0_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga4de8e9880d8e2e05102a21d0e6b7f816"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f210b34f1bdb83721f98b4a73b32d71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga2f210b34f1bdb83721f98b4a73b32d71">TISCI_DEV_DMASS0_IPCSS_0_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga2f210b34f1bdb83721f98b4a73b32d71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga776b4afb87dd38deff24c8e410abab40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga776b4afb87dd38deff24c8e410abab40">TISCI_DEV_DMASS0_PKTDMA_0_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga776b4afb87dd38deff24c8e410abab40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0be1ebda8a85f466ce0ec9cd7a732e56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga0be1ebda8a85f466ce0ec9cd7a732e56">TISCI_DEV_DMASS0_RINGACC_0_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga0be1ebda8a85f466ce0ec9cd7a732e56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2182e09edd0b95a3aade4e3b048a03cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga2182e09edd0b95a3aade4e3b048a03cf">TISCI_DEV_TIMER0_TIMER_HCLK_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga2182e09edd0b95a3aade4e3b048a03cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01b44bb1064a0131e54e2ea9a8aac056"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga01b44bb1064a0131e54e2ea9a8aac056">TISCI_DEV_TIMER0_TIMER_PWM</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga01b44bb1064a0131e54e2ea9a8aac056"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4ffb40bf0a2c705dd9fec4219c91f48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gad4ffb40bf0a2c705dd9fec4219c91f48">TISCI_DEV_TIMER0_TIMER_TCLK_CLK</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gad4ffb40bf0a2c705dd9fec4219c91f48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga878295d8d709ff7950b57c9ab3f88c73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga878295d8d709ff7950b57c9ab3f88c73">TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga878295d8d709ff7950b57c9ab3f88c73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadba6648731f55bde1bec2f0f3d4376c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gadba6648731f55bde1bec2f0f3d4376c7">TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_CLK_32K_RC_SEL_OUT0</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:gadba6648731f55bde1bec2f0f3d4376c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e97598728e82de68a047ead6a417aae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga7e97598728e82de68a047ead6a417aae">TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga7e97598728e82de68a047ead6a417aae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab5b243e048198c4b8a9403027683c79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaab5b243e048198c4b8a9403027683c79">TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:gaab5b243e048198c4b8a9403027683c79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf409a2dcb3510d6e25cb4d9b46b96e43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaf409a2dcb3510d6e25cb4d9b46b96e43">TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:gaf409a2dcb3510d6e25cb4d9b46b96e43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9de2d1b03e7246989497dc1bf8b5d2e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga9de2d1b03e7246989497dc1bf8b5d2e2">TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga9de2d1b03e7246989497dc1bf8b5d2e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e277b9fd757c85fc796af4196dc0891"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga9e277b9fd757c85fc796af4196dc0891">TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:ga9e277b9fd757c85fc796af4196dc0891"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0c84ecd86ea6c0c46e9b153a81a80b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gac0c84ecd86ea6c0c46e9b153a81a80b6">TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:gac0c84ecd86ea6c0c46e9b153a81a80b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbdbf66eea60564658db6c9268aef604"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gabbdbf66eea60564658db6c9268aef604">TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:gabbdbf66eea60564658db6c9268aef604"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga951b487a54acd9b8848ac3b65c834ba3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga951b487a54acd9b8848ac3b65c834ba3">TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0</a>&#160;&#160;&#160;13</td></tr>
<tr class="separator:ga951b487a54acd9b8848ac3b65c834ba3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75f47060b250818703512ca3d0a3a41f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga75f47060b250818703512ca3d0a3a41f">TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF1</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:ga75f47060b250818703512ca3d0a3a41f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e737ab725dc9d5206446a691e425e9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga8e737ab725dc9d5206446a691e425e9f">TISCI_DEV_TIMER1_TIMER_HCLK_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga8e737ab725dc9d5206446a691e425e9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfade20dc10e448fce4cdf354b13c4cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gabfade20dc10e448fce4cdf354b13c4cd">TISCI_DEV_TIMER1_TIMER_PWM</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gabfade20dc10e448fce4cdf354b13c4cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b2269acd21eb6b85e844aa24737c6db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga6b2269acd21eb6b85e844aa24737c6db">TISCI_DEV_TIMER1_TIMER_TCLK_CLK</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga6b2269acd21eb6b85e844aa24737c6db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96d5d5078563914758764ef73cf9d0d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga96d5d5078563914758764ef73cf9d0d5">TISCI_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga96d5d5078563914758764ef73cf9d0d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3a25eaec1baea5146647a51fecaef43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaa3a25eaec1baea5146647a51fecaef43">TISCI_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_CLK_32K_RC_SEL_OUT0</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:gaa3a25eaec1baea5146647a51fecaef43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79abdce282faf12715de3c7ec3901f9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga79abdce282faf12715de3c7ec3901f9b">TISCI_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga79abdce282faf12715de3c7ec3901f9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab605fd0cbf71406dd8425c3008f2edeb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gab605fd0cbf71406dd8425c3008f2edeb">TISCI_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:gab605fd0cbf71406dd8425c3008f2edeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56b4dab326b112823d05e438d488ec97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga56b4dab326b112823d05e438d488ec97">TISCI_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga56b4dab326b112823d05e438d488ec97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9cb438fe6ff815f0758ee10814b9d27c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga9cb438fe6ff815f0758ee10814b9d27c">TISCI_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga9cb438fe6ff815f0758ee10814b9d27c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82f58206d9d400343c58bac4b9e132aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga82f58206d9d400343c58bac4b9e132aa">TISCI_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:ga82f58206d9d400343c58bac4b9e132aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga448e56cf2bfc2628236f30e14aa11f92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga448e56cf2bfc2628236f30e14aa11f92">TISCI_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:ga448e56cf2bfc2628236f30e14aa11f92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c79c42e00cd8f621c2d64553bab7291"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga9c79c42e00cd8f621c2d64553bab7291">TISCI_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:ga9c79c42e00cd8f621c2d64553bab7291"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb09a6c9ca814a4d1f8261459ba0ea5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gadb09a6c9ca814a4d1f8261459ba0ea5d">TISCI_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0</a>&#160;&#160;&#160;13</td></tr>
<tr class="separator:gadb09a6c9ca814a4d1f8261459ba0ea5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c318bf2a3aa5b64dec34ec91b84ed7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga9c318bf2a3aa5b64dec34ec91b84ed7a">TISCI_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF1</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:ga9c318bf2a3aa5b64dec34ec91b84ed7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4e620a3a422b9308eb10dcb74a38256"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gac4e620a3a422b9308eb10dcb74a38256">TISCI_DEV_TIMER2_TIMER_HCLK_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gac4e620a3a422b9308eb10dcb74a38256"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb4a565a99bdbe20a303847ef4325845"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gafb4a565a99bdbe20a303847ef4325845">TISCI_DEV_TIMER2_TIMER_PWM</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gafb4a565a99bdbe20a303847ef4325845"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd6aea8ab2c109bfd763175b0d505413"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gabd6aea8ab2c109bfd763175b0d505413">TISCI_DEV_TIMER2_TIMER_TCLK_CLK</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gabd6aea8ab2c109bfd763175b0d505413"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga597c5b8d6090f1b8ea280dc51ba85f71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga597c5b8d6090f1b8ea280dc51ba85f71">TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga597c5b8d6090f1b8ea280dc51ba85f71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21a32b71fc04d23e96850498ad05dcf9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga21a32b71fc04d23e96850498ad05dcf9">TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_CLK_32K_RC_SEL_OUT0</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga21a32b71fc04d23e96850498ad05dcf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga338f586ce2fc855e1bb5556187ab93e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga338f586ce2fc855e1bb5556187ab93e6">TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga338f586ce2fc855e1bb5556187ab93e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1995891d4f33f130b768eab0872c4710"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga1995891d4f33f130b768eab0872c4710">TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga1995891d4f33f130b768eab0872c4710"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f3a19aa4c35de9bd02824350032bb3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga3f3a19aa4c35de9bd02824350032bb3a">TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga3f3a19aa4c35de9bd02824350032bb3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31d0855411192b0a5f3495de958d0609"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga31d0855411192b0a5f3495de958d0609">TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga31d0855411192b0a5f3495de958d0609"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5601cd82cfe77d1094a4651f54788ce7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga5601cd82cfe77d1094a4651f54788ce7">TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:ga5601cd82cfe77d1094a4651f54788ce7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06a3bb424ba4b8eb55097054fdd7d7db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga06a3bb424ba4b8eb55097054fdd7d7db">TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:ga06a3bb424ba4b8eb55097054fdd7d7db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab50a617a8bc4dfed0a67db76f2ca2097"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gab50a617a8bc4dfed0a67db76f2ca2097">TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:gab50a617a8bc4dfed0a67db76f2ca2097"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga601d7c81bd7ce6933b802a648d62c7c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga601d7c81bd7ce6933b802a648d62c7c2">TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0</a>&#160;&#160;&#160;13</td></tr>
<tr class="separator:ga601d7c81bd7ce6933b802a648d62c7c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2301efcbd42f8df702a089ce175510d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga2301efcbd42f8df702a089ce175510d7">TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF1</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:ga2301efcbd42f8df702a089ce175510d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77c6d236af01073283d494ef18f08331"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga77c6d236af01073283d494ef18f08331">TISCI_DEV_TIMER3_TIMER_HCLK_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga77c6d236af01073283d494ef18f08331"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaefd289b2a45fccbc36fa484bdb7661f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaaefd289b2a45fccbc36fa484bdb7661f">TISCI_DEV_TIMER3_TIMER_PWM</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gaaefd289b2a45fccbc36fa484bdb7661f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23a2b4c95ad53825ae39b5b3fc68b1bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga23a2b4c95ad53825ae39b5b3fc68b1bb">TISCI_DEV_TIMER3_TIMER_TCLK_CLK</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga23a2b4c95ad53825ae39b5b3fc68b1bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga065bb525689f945de5d6772a7686ab5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga065bb525689f945de5d6772a7686ab5d">TISCI_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga065bb525689f945de5d6772a7686ab5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d2a9354f7dac86b39ad1cd7d1663209"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga8d2a9354f7dac86b39ad1cd7d1663209">TISCI_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_CLK_32K_RC_SEL_OUT0</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga8d2a9354f7dac86b39ad1cd7d1663209"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ecd13b6eebe26f8ceaaf10226317a9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga8ecd13b6eebe26f8ceaaf10226317a9b">TISCI_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga8ecd13b6eebe26f8ceaaf10226317a9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3229e94f5434e042d279474d0d500b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gac3229e94f5434e042d279474d0d500b3">TISCI_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:gac3229e94f5434e042d279474d0d500b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9acd053f9f7b7ebeb51061082596c86e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga9acd053f9f7b7ebeb51061082596c86e">TISCI_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga9acd053f9f7b7ebeb51061082596c86e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37fcf8848d4667a088648cc3edc26efb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga37fcf8848d4667a088648cc3edc26efb">TISCI_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga37fcf8848d4667a088648cc3edc26efb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4133348ae1745f0f586cf4ef8da903e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gac4133348ae1745f0f586cf4ef8da903e">TISCI_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:gac4133348ae1745f0f586cf4ef8da903e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae52f6ce94c8143538184d8af027e3421"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gae52f6ce94c8143538184d8af027e3421">TISCI_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:gae52f6ce94c8143538184d8af027e3421"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cfa9248608a7b0f5acf833303b81c6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga3cfa9248608a7b0f5acf833303b81c6a">TISCI_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:ga3cfa9248608a7b0f5acf833303b81c6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b46ba0a262b862d3d68cabc44aa894e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga8b46ba0a262b862d3d68cabc44aa894e">TISCI_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0</a>&#160;&#160;&#160;13</td></tr>
<tr class="separator:ga8b46ba0a262b862d3d68cabc44aa894e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc852cd8dc00026daa94f6fce4a0774c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gadc852cd8dc00026daa94f6fce4a0774c">TISCI_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF1</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:gadc852cd8dc00026daa94f6fce4a0774c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ec8dfedd4a222b4d77ebada7764be11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga7ec8dfedd4a222b4d77ebada7764be11">TISCI_DEV_TIMER4_TIMER_HCLK_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga7ec8dfedd4a222b4d77ebada7764be11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9353fb7bba842dca231100115b585fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gab9353fb7bba842dca231100115b585fd">TISCI_DEV_TIMER4_TIMER_PWM</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gab9353fb7bba842dca231100115b585fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga425ee54249f3a3d129559906c2a8ba43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga425ee54249f3a3d129559906c2a8ba43">TISCI_DEV_TIMER4_TIMER_TCLK_CLK</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga425ee54249f3a3d129559906c2a8ba43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73a48b0df1cd186859bc25577fc30d1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga73a48b0df1cd186859bc25577fc30d1c">TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga73a48b0df1cd186859bc25577fc30d1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5be94b54e93f86da0ddf9f4816213dd7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga5be94b54e93f86da0ddf9f4816213dd7">TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_CLK_32K_RC_SEL_OUT0</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga5be94b54e93f86da0ddf9f4816213dd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40719846d6c615fe1bc52b4286ac4b51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga40719846d6c615fe1bc52b4286ac4b51">TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga40719846d6c615fe1bc52b4286ac4b51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f05f4ab1a6b8691a8373c5084755bfc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga4f05f4ab1a6b8691a8373c5084755bfc">TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga4f05f4ab1a6b8691a8373c5084755bfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84660ab0b358590fba80ca309a6ef81a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga84660ab0b358590fba80ca309a6ef81a">TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga84660ab0b358590fba80ca309a6ef81a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefa1780b71d12f6c2676775c89c6f979"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaefa1780b71d12f6c2676775c89c6f979">TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:gaefa1780b71d12f6c2676775c89c6f979"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab74063c3e8ff38fc7f77cafba9b88009"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gab74063c3e8ff38fc7f77cafba9b88009">TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:gab74063c3e8ff38fc7f77cafba9b88009"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab90e4195e1f84029f7f74c0bd95822bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gab90e4195e1f84029f7f74c0bd95822bb">TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:gab90e4195e1f84029f7f74c0bd95822bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9ac42263ce89440305d039fdac567ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaf9ac42263ce89440305d039fdac567ba">TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:gaf9ac42263ce89440305d039fdac567ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8d326eefca8197c1c5e5dee8c069b9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaa8d326eefca8197c1c5e5dee8c069b9d">TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0</a>&#160;&#160;&#160;13</td></tr>
<tr class="separator:gaa8d326eefca8197c1c5e5dee8c069b9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0dfd58c8641b027b467d5e5b4a52017e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga0dfd58c8641b027b467d5e5b4a52017e">TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF1</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:ga0dfd58c8641b027b467d5e5b4a52017e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73e008dac4a6bfe2a97850befde729ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga73e008dac4a6bfe2a97850befde729ff">TISCI_DEV_TIMER5_TIMER_HCLK_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga73e008dac4a6bfe2a97850befde729ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65b4d6b1e338594a7a366e7a3aababc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga65b4d6b1e338594a7a366e7a3aababc6">TISCI_DEV_TIMER5_TIMER_PWM</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga65b4d6b1e338594a7a366e7a3aababc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd040e15f5c8d44e7f903c53b8cde152"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gabd040e15f5c8d44e7f903c53b8cde152">TISCI_DEV_TIMER5_TIMER_TCLK_CLK</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gabd040e15f5c8d44e7f903c53b8cde152"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a7359d1dbc6352117c014e53e02f065"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga7a7359d1dbc6352117c014e53e02f065">TISCI_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga7a7359d1dbc6352117c014e53e02f065"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga840bbe5006bbe73f0daa5a903f3e7faf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga840bbe5006bbe73f0daa5a903f3e7faf">TISCI_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_CLK_32K_RC_SEL_OUT0</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga840bbe5006bbe73f0daa5a903f3e7faf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0366ac7a97c8974698d075791b34154"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gab0366ac7a97c8974698d075791b34154">TISCI_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:gab0366ac7a97c8974698d075791b34154"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67fb76caa3ddcb23fcf0d6986e94cad5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga67fb76caa3ddcb23fcf0d6986e94cad5">TISCI_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga67fb76caa3ddcb23fcf0d6986e94cad5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5313ed25f8d2bca49e60918c08a87f1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga5313ed25f8d2bca49e60918c08a87f1c">TISCI_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga5313ed25f8d2bca49e60918c08a87f1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga492427e00afbd295004fb2e44b816e71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga492427e00afbd295004fb2e44b816e71">TISCI_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga492427e00afbd295004fb2e44b816e71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d5de18248fedef090a8f61a4359d8b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga1d5de18248fedef090a8f61a4359d8b6">TISCI_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:ga1d5de18248fedef090a8f61a4359d8b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0777d2dc7498568179de3e3d78c88ea9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga0777d2dc7498568179de3e3d78c88ea9">TISCI_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:ga0777d2dc7498568179de3e3d78c88ea9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga496fbe304e946da1c4379ddd1e1513e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga496fbe304e946da1c4379ddd1e1513e1">TISCI_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:ga496fbe304e946da1c4379ddd1e1513e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17bc898db845acf3a8123b02d44cc0fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga17bc898db845acf3a8123b02d44cc0fc">TISCI_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0</a>&#160;&#160;&#160;13</td></tr>
<tr class="separator:ga17bc898db845acf3a8123b02d44cc0fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga237e30c3a4a27891f0223b3483dcc047"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga237e30c3a4a27891f0223b3483dcc047">TISCI_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF1</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:ga237e30c3a4a27891f0223b3483dcc047"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51fab3c531aa15347c8212372d0ebe94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga51fab3c531aa15347c8212372d0ebe94">TISCI_DEV_TIMER6_TIMER_HCLK_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga51fab3c531aa15347c8212372d0ebe94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e771cdc43f6fb115ff148fd67cf6143"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga1e771cdc43f6fb115ff148fd67cf6143">TISCI_DEV_TIMER6_TIMER_PWM</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga1e771cdc43f6fb115ff148fd67cf6143"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae418f60737eb09600f8070236a09e518"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gae418f60737eb09600f8070236a09e518">TISCI_DEV_TIMER6_TIMER_TCLK_CLK</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gae418f60737eb09600f8070236a09e518"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5dffac690c523e2924064933d0df9861"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga5dffac690c523e2924064933d0df9861">TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga5dffac690c523e2924064933d0df9861"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4f9aae3ae431404f0f7bb114db839e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gac4f9aae3ae431404f0f7bb114db839e2">TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_CLK_32K_RC_SEL_OUT0</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:gac4f9aae3ae431404f0f7bb114db839e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf419ca3b4ade90f72bb896e9dc99a1cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaf419ca3b4ade90f72bb896e9dc99a1cb">TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:gaf419ca3b4ade90f72bb896e9dc99a1cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89003d5b3e7f56e0030cbe7e0d4b2d11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga89003d5b3e7f56e0030cbe7e0d4b2d11">TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga89003d5b3e7f56e0030cbe7e0d4b2d11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebe7ddb04cc96e20b98a3dd8400367e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaebe7ddb04cc96e20b98a3dd8400367e8">TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:gaebe7ddb04cc96e20b98a3dd8400367e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga660f37882046899036f7ee521593f70e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga660f37882046899036f7ee521593f70e">TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga660f37882046899036f7ee521593f70e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga003edaef77561d9e029beac74e61b422"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga003edaef77561d9e029beac74e61b422">TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:ga003edaef77561d9e029beac74e61b422"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2373eeb5e8541ca973b4d5a065b3857b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga2373eeb5e8541ca973b4d5a065b3857b">TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:ga2373eeb5e8541ca973b4d5a065b3857b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a2f330b14937f70b8f86d9d2a20fd8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga5a2f330b14937f70b8f86d9d2a20fd8d">TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:ga5a2f330b14937f70b8f86d9d2a20fd8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0819eff37b1131a4119f644e38245dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gac0819eff37b1131a4119f644e38245dc">TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0</a>&#160;&#160;&#160;13</td></tr>
<tr class="separator:gac0819eff37b1131a4119f644e38245dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2b8b13923474f7be78c952de893ebac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaa2b8b13923474f7be78c952de893ebac">TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF1</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:gaa2b8b13923474f7be78c952de893ebac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ad930bf3d192178e6a57549dcc46fda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga3ad930bf3d192178e6a57549dcc46fda">TISCI_DEV_TIMER7_TIMER_HCLK_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga3ad930bf3d192178e6a57549dcc46fda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5165cb832ecaccefedb98bc520b3feed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga5165cb832ecaccefedb98bc520b3feed">TISCI_DEV_TIMER7_TIMER_PWM</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga5165cb832ecaccefedb98bc520b3feed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56e9329588a021d6e35c1b97346feb73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga56e9329588a021d6e35c1b97346feb73">TISCI_DEV_TIMER7_TIMER_TCLK_CLK</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga56e9329588a021d6e35c1b97346feb73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7171cc4a22ddc548b60318e196a84046"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga7171cc4a22ddc548b60318e196a84046">TISCI_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga7171cc4a22ddc548b60318e196a84046"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga953ba8d7e9aca7b1e5726467839e81e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga953ba8d7e9aca7b1e5726467839e81e6">TISCI_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_CLK_32K_RC_SEL_OUT0</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga953ba8d7e9aca7b1e5726467839e81e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59adca775ba5c1b463f802baad55c00f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga59adca775ba5c1b463f802baad55c00f">TISCI_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga59adca775ba5c1b463f802baad55c00f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga878bf924a23d74fee76d078ed8310792"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga878bf924a23d74fee76d078ed8310792">TISCI_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga878bf924a23d74fee76d078ed8310792"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1c533f0a9abfcff55884738476cbae5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gab1c533f0a9abfcff55884738476cbae5">TISCI_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:gab1c533f0a9abfcff55884738476cbae5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33f2507f6bfcea0de563cdca8fdca31e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga33f2507f6bfcea0de563cdca8fdca31e">TISCI_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga33f2507f6bfcea0de563cdca8fdca31e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdf189896410d422c632268048793e7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gabdf189896410d422c632268048793e7a">TISCI_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:gabdf189896410d422c632268048793e7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41ba1b31bb80085c68b14b67a1f6af0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga41ba1b31bb80085c68b14b67a1f6af0c">TISCI_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:ga41ba1b31bb80085c68b14b67a1f6af0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa09e336ccc06fe28b77476c4f9ab3127"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaa09e336ccc06fe28b77476c4f9ab3127">TISCI_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:gaa09e336ccc06fe28b77476c4f9ab3127"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga682d172e4decc4c4a5da31673cc2d173"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga682d172e4decc4c4a5da31673cc2d173">TISCI_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0</a>&#160;&#160;&#160;13</td></tr>
<tr class="separator:ga682d172e4decc4c4a5da31673cc2d173"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4b7a2c34665d1e125460eb0df25e2c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gad4b7a2c34665d1e125460eb0df25e2c5">TISCI_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF1</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:gad4b7a2c34665d1e125460eb0df25e2c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48c371ec1dfec572dad9f2cf4b53f12b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga48c371ec1dfec572dad9f2cf4b53f12b">TISCI_DEV_MCU_TIMER0_TIMER_HCLK_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga48c371ec1dfec572dad9f2cf4b53f12b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6499989fcc8b70b341b97c8cfecbf021"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga6499989fcc8b70b341b97c8cfecbf021">TISCI_DEV_MCU_TIMER0_TIMER_PWM</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga6499989fcc8b70b341b97c8cfecbf021"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f5b379ecba1780ad8428dfbd447dd6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga3f5b379ecba1780ad8428dfbd447dd6c">TISCI_DEV_MCU_TIMER0_TIMER_TCLK_CLK</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga3f5b379ecba1780ad8428dfbd447dd6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05bca1f368994b059d6858d7d44a56dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga05bca1f368994b059d6858d7d44a56dd">TISCI_DEV_MCU_TIMER0_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga05bca1f368994b059d6858d7d44a56dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad362a54203fccdb2c554ae83a402044b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gad362a54203fccdb2c554ae83a402044b">TISCI_DEV_MCU_TIMER0_TIMER_TCLK_CLK_PARENT_SAM62_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK4</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:gad362a54203fccdb2c554ae83a402044b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48acf012fc52e8bed349d691bccfb60e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga48acf012fc52e8bed349d691bccfb60e">TISCI_DEV_MCU_TIMER0_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga48acf012fc52e8bed349d691bccfb60e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e6752ac423d6c10d75e545c8810f669"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga4e6752ac423d6c10d75e545c8810f669">TISCI_DEV_MCU_TIMER0_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT3_CLK</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga4e6752ac423d6c10d75e545c8810f669"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga079c9e2bde83c07fa325db648bd08c25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga079c9e2bde83c07fa325db648bd08c25">TISCI_DEV_MCU_TIMER0_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga079c9e2bde83c07fa325db648bd08c25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1d57d2b7bf1ec1f34baaf2564deea07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gac1d57d2b7bf1ec1f34baaf2564deea07">TISCI_DEV_MCU_TIMER0_TIMER_TCLK_CLK_PARENT_CLK_32K_RC_SEL_OUT0</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:gac1d57d2b7bf1ec1f34baaf2564deea07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1006fafe28aac3c7fee8903c54e84c8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga1006fafe28aac3c7fee8903c54e84c8e">TISCI_DEV_MCU_TIMER0_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:ga1006fafe28aac3c7fee8903c54e84c8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae31f4026e7b275e4d4d3a7fdf41bea7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gae31f4026e7b275e4d4d3a7fdf41bea7b">TISCI_DEV_MCU_TIMER0_TIMER_TCLK_CLK_PARENT_MCU_TIMERCLKN_SEL_OUT0_DIV_CLKOUT</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:gae31f4026e7b275e4d4d3a7fdf41bea7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c95ad88a909a02b3fa869033a794214"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga2c95ad88a909a02b3fa869033a794214">TISCI_DEV_MCU_TIMER1_TIMER_HCLK_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga2c95ad88a909a02b3fa869033a794214"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade969527b16b8459a2cbe829a24b95e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gade969527b16b8459a2cbe829a24b95e8">TISCI_DEV_MCU_TIMER1_TIMER_PWM</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gade969527b16b8459a2cbe829a24b95e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga972800a71cc85fa2dd978986fb5797a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga972800a71cc85fa2dd978986fb5797a4">TISCI_DEV_MCU_TIMER1_TIMER_TCLK_CLK</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga972800a71cc85fa2dd978986fb5797a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e6855e0b7eb91a61195ab8c95948f79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga8e6855e0b7eb91a61195ab8c95948f79">TISCI_DEV_MCU_TIMER1_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga8e6855e0b7eb91a61195ab8c95948f79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c8ffe80eb5c4a81389782318403c6a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga3c8ffe80eb5c4a81389782318403c6a4">TISCI_DEV_MCU_TIMER1_TIMER_TCLK_CLK_PARENT_SAM62_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK4</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga3c8ffe80eb5c4a81389782318403c6a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b3ba9464cd3ee335628f3edd4f2fa45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga4b3ba9464cd3ee335628f3edd4f2fa45">TISCI_DEV_MCU_TIMER1_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga4b3ba9464cd3ee335628f3edd4f2fa45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96e9e4d0a8a221dd4250bfc87d370c17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga96e9e4d0a8a221dd4250bfc87d370c17">TISCI_DEV_MCU_TIMER1_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT3_CLK</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga96e9e4d0a8a221dd4250bfc87d370c17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d88e0e7ae056782a10d81ce768a60a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga3d88e0e7ae056782a10d81ce768a60a0">TISCI_DEV_MCU_TIMER1_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga3d88e0e7ae056782a10d81ce768a60a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac08fffaebbe146ac9c63891812ee4424"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gac08fffaebbe146ac9c63891812ee4424">TISCI_DEV_MCU_TIMER1_TIMER_TCLK_CLK_PARENT_CLK_32K_RC_SEL_OUT0</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:gac08fffaebbe146ac9c63891812ee4424"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30c4a6e8aa847f3bf9142daaccb7f0e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga30c4a6e8aa847f3bf9142daaccb7f0e9">TISCI_DEV_MCU_TIMER1_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:ga30c4a6e8aa847f3bf9142daaccb7f0e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73bc2ea2884a23329e2c5cd84a2af77c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga73bc2ea2884a23329e2c5cd84a2af77c">TISCI_DEV_MCU_TIMER1_TIMER_TCLK_CLK_PARENT_MCU_TIMERCLKN_SEL_OUT1_DIV_CLKOUT</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:ga73bc2ea2884a23329e2c5cd84a2af77c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga094ded942fad1ea7e612f76d25bd3852"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga094ded942fad1ea7e612f76d25bd3852">TISCI_DEV_MCU_TIMER2_TIMER_HCLK_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga094ded942fad1ea7e612f76d25bd3852"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd092d580af839a967c2a632f44b11fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gabd092d580af839a967c2a632f44b11fa">TISCI_DEV_MCU_TIMER2_TIMER_PWM</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gabd092d580af839a967c2a632f44b11fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20a76fc8ddec6031ad5b755037ff8442"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga20a76fc8ddec6031ad5b755037ff8442">TISCI_DEV_MCU_TIMER2_TIMER_TCLK_CLK</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga20a76fc8ddec6031ad5b755037ff8442"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13d4e2952c21be2862a96663275a3482"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga13d4e2952c21be2862a96663275a3482">TISCI_DEV_MCU_TIMER2_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga13d4e2952c21be2862a96663275a3482"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga773e313311d5b1e87eee92030c0c441d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga773e313311d5b1e87eee92030c0c441d">TISCI_DEV_MCU_TIMER2_TIMER_TCLK_CLK_PARENT_SAM62_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK4</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga773e313311d5b1e87eee92030c0c441d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a3fb145590e8f3df9493116754a687d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga5a3fb145590e8f3df9493116754a687d">TISCI_DEV_MCU_TIMER2_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga5a3fb145590e8f3df9493116754a687d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga367a9982bc364f9ac9fdcbab687b4c4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga367a9982bc364f9ac9fdcbab687b4c4b">TISCI_DEV_MCU_TIMER2_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT3_CLK</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga367a9982bc364f9ac9fdcbab687b4c4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3ce7a9558e1d1dabfe2e40ac58022ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gae3ce7a9558e1d1dabfe2e40ac58022ca">TISCI_DEV_MCU_TIMER2_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:gae3ce7a9558e1d1dabfe2e40ac58022ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ec9be85a551bdfda7cf9d525d1f4a78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga4ec9be85a551bdfda7cf9d525d1f4a78">TISCI_DEV_MCU_TIMER2_TIMER_TCLK_CLK_PARENT_CLK_32K_RC_SEL_OUT0</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga4ec9be85a551bdfda7cf9d525d1f4a78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea7384132b1915165501b976e8433f2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaea7384132b1915165501b976e8433f2e">TISCI_DEV_MCU_TIMER2_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:gaea7384132b1915165501b976e8433f2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11a7c93f4e48390665c2ed9621f7a017"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga11a7c93f4e48390665c2ed9621f7a017">TISCI_DEV_MCU_TIMER2_TIMER_TCLK_CLK_PARENT_MCU_TIMERCLKN_SEL_OUT2_DIV_CLKOUT</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:ga11a7c93f4e48390665c2ed9621f7a017"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76dd53571ad710eb06a93edb2d84d40b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga76dd53571ad710eb06a93edb2d84d40b">TISCI_DEV_MCU_TIMER3_TIMER_HCLK_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga76dd53571ad710eb06a93edb2d84d40b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba844b1fb571aae9c0232040d65e7cdd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaba844b1fb571aae9c0232040d65e7cdd">TISCI_DEV_MCU_TIMER3_TIMER_PWM</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gaba844b1fb571aae9c0232040d65e7cdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36120c94c30a41b1981201c827f54367"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga36120c94c30a41b1981201c827f54367">TISCI_DEV_MCU_TIMER3_TIMER_TCLK_CLK</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga36120c94c30a41b1981201c827f54367"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15bfc2b27c222d71ce6de6ac1ba05d15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga15bfc2b27c222d71ce6de6ac1ba05d15">TISCI_DEV_MCU_TIMER3_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga15bfc2b27c222d71ce6de6ac1ba05d15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8700d3036aaf999640cbc1f8422d7257"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga8700d3036aaf999640cbc1f8422d7257">TISCI_DEV_MCU_TIMER3_TIMER_TCLK_CLK_PARENT_SAM62_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK4</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga8700d3036aaf999640cbc1f8422d7257"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7852aad304386eacaffbc6abdb7d50d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga7852aad304386eacaffbc6abdb7d50d6">TISCI_DEV_MCU_TIMER3_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga7852aad304386eacaffbc6abdb7d50d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d8cf81f1e55ae146be06908130cae03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga7d8cf81f1e55ae146be06908130cae03">TISCI_DEV_MCU_TIMER3_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT3_CLK</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga7d8cf81f1e55ae146be06908130cae03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1437e893ce41c6af47901519bd4110c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga1437e893ce41c6af47901519bd4110c9">TISCI_DEV_MCU_TIMER3_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga1437e893ce41c6af47901519bd4110c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga554392d32038f8d08f57520a0c5ffcb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga554392d32038f8d08f57520a0c5ffcb7">TISCI_DEV_MCU_TIMER3_TIMER_TCLK_CLK_PARENT_CLK_32K_RC_SEL_OUT0</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga554392d32038f8d08f57520a0c5ffcb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2f426b8de0cd844d3e414238f89e2d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaa2f426b8de0cd844d3e414238f89e2d0">TISCI_DEV_MCU_TIMER3_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:gaa2f426b8de0cd844d3e414238f89e2d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa02d941701459df65b82cf580c6cc888"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaa02d941701459df65b82cf580c6cc888">TISCI_DEV_MCU_TIMER3_TIMER_TCLK_CLK_PARENT_MCU_TIMERCLKN_SEL_OUT3_DIV_CLKOUT</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:gaa02d941701459df65b82cf580c6cc888"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b6a924d146511c38ae3892707e76215"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga6b6a924d146511c38ae3892707e76215">TISCI_DEV_WKUP_TIMER0_TIMER_HCLK_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga6b6a924d146511c38ae3892707e76215"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4899226e2e6c88b58057da6d3f6de9ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga4899226e2e6c88b58057da6d3f6de9ad">TISCI_DEV_WKUP_TIMER0_TIMER_HCLK_CLK_PARENT_HSDIV1_16FFT_MAIN_15_HSDIVOUT0_CLK</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga4899226e2e6c88b58057da6d3f6de9ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb972e0c494db26e2d9d064ae453ddd7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gacb972e0c494db26e2d9d064ae453ddd7">TISCI_DEV_WKUP_TIMER0_TIMER_HCLK_CLK_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT0_CLK</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gacb972e0c494db26e2d9d064ae453ddd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a521a2c91a0cd6b608053a0687a566f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga8a521a2c91a0cd6b608053a0687a566f">TISCI_DEV_WKUP_TIMER0_TIMER_TCLK_CLK</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga8a521a2c91a0cd6b608053a0687a566f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae274716e4b907dd227bcef1590b1bef9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gae274716e4b907dd227bcef1590b1bef9">TISCI_DEV_WKUP_TIMER0_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:gae274716e4b907dd227bcef1590b1bef9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga648081b44680858561ae2dd6abd48337"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga648081b44680858561ae2dd6abd48337">TISCI_DEV_WKUP_TIMER0_TIMER_TCLK_CLK_PARENT_WKUP_CLKSEL_OUT04</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga648081b44680858561ae2dd6abd48337"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadadec8b51cf390e146388c8fa9a44ae3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gadadec8b51cf390e146388c8fa9a44ae3">TISCI_DEV_WKUP_TIMER0_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:gadadec8b51cf390e146388c8fa9a44ae3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90aa1cdc0bb3519ad854019fbf0d1a0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga90aa1cdc0bb3519ad854019fbf0d1a0f">TISCI_DEV_WKUP_TIMER0_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT3_CLK</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga90aa1cdc0bb3519ad854019fbf0d1a0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3dbae54a73ea0d6ff7fea8f910334de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gad3dbae54a73ea0d6ff7fea8f910334de">TISCI_DEV_WKUP_TIMER0_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:gad3dbae54a73ea0d6ff7fea8f910334de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2782b67ea1ed9808be7aa2f3e28bb4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gae2782b67ea1ed9808be7aa2f3e28bb4c">TISCI_DEV_WKUP_TIMER0_TIMER_TCLK_CLK_PARENT_CLK_32K_RC_SEL_OUT0</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:gae2782b67ea1ed9808be7aa2f3e28bb4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c6f3de2a69e758184b89211368ec247"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga7c6f3de2a69e758184b89211368ec247">TISCI_DEV_WKUP_TIMER0_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:ga7c6f3de2a69e758184b89211368ec247"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d77f0ae4fa64f4807c1b98ca3379e75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga2d77f0ae4fa64f4807c1b98ca3379e75">TISCI_DEV_WKUP_TIMER0_TIMER_TCLK_CLK_PARENT_WKUP_TIMERCLKN_SEL_OUT0_DIV_CLKOUT</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:ga2d77f0ae4fa64f4807c1b98ca3379e75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7b65a0e0ba9d9d37f1a31572ed76d16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gad7b65a0e0ba9d9d37f1a31572ed76d16">TISCI_DEV_WKUP_TIMER1_TIMER_HCLK_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gad7b65a0e0ba9d9d37f1a31572ed76d16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c1b64f0b1e99d60b3ce41fc44edd2d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga3c1b64f0b1e99d60b3ce41fc44edd2d3">TISCI_DEV_WKUP_TIMER1_TIMER_HCLK_CLK_PARENT_HSDIV1_16FFT_MAIN_15_HSDIVOUT0_CLK</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga3c1b64f0b1e99d60b3ce41fc44edd2d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb97c0c901cc6e623aafbd095c929a2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gacb97c0c901cc6e623aafbd095c929a2c">TISCI_DEV_WKUP_TIMER1_TIMER_HCLK_CLK_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT0_CLK</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gacb97c0c901cc6e623aafbd095c929a2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0f61b094965c88f74ff4b15d47d5789"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gad0f61b094965c88f74ff4b15d47d5789">TISCI_DEV_WKUP_TIMER1_TIMER_TCLK_CLK</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:gad0f61b094965c88f74ff4b15d47d5789"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5ec27e220d05b1f60526ee141b0f75c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gab5ec27e220d05b1f60526ee141b0f75c">TISCI_DEV_WKUP_TIMER1_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:gab5ec27e220d05b1f60526ee141b0f75c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5532321b8cf1348c02467c77c38a9a65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga5532321b8cf1348c02467c77c38a9a65">TISCI_DEV_WKUP_TIMER1_TIMER_TCLK_CLK_PARENT_WKUP_CLKSEL_OUT04</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga5532321b8cf1348c02467c77c38a9a65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8458fa168cc6cd5c63d1a607c046e528"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga8458fa168cc6cd5c63d1a607c046e528">TISCI_DEV_WKUP_TIMER1_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga8458fa168cc6cd5c63d1a607c046e528"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60b3ec8e9353a29dbe587ed2ab6ac0c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga60b3ec8e9353a29dbe587ed2ab6ac0c5">TISCI_DEV_WKUP_TIMER1_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT3_CLK</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga60b3ec8e9353a29dbe587ed2ab6ac0c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga478cace3ab3d2fe35ad9c544b63304f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga478cace3ab3d2fe35ad9c544b63304f7">TISCI_DEV_WKUP_TIMER1_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:ga478cace3ab3d2fe35ad9c544b63304f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bfe26f3c9086fe2e722cfb077e93262"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga9bfe26f3c9086fe2e722cfb077e93262">TISCI_DEV_WKUP_TIMER1_TIMER_TCLK_CLK_PARENT_CLK_32K_RC_SEL_OUT0</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:ga9bfe26f3c9086fe2e722cfb077e93262"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a513c75fcd005b5cbe9e5d3795b5940"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga9a513c75fcd005b5cbe9e5d3795b5940">TISCI_DEV_WKUP_TIMER1_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:ga9a513c75fcd005b5cbe9e5d3795b5940"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd126207bbe8ce03fc5d700eda9c57fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gafd126207bbe8ce03fc5d700eda9c57fb">TISCI_DEV_WKUP_TIMER1_TIMER_TCLK_CLK_PARENT_WKUP_TIMERCLKN_SEL_OUT1_DIV_CLKOUT</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:gafd126207bbe8ce03fc5d700eda9c57fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e963d48a7b44041627fdafce83028e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga1e963d48a7b44041627fdafce83028e3">TISCI_DEV_ECAP0_VBUS_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga1e963d48a7b44041627fdafce83028e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad777f104156ff2c9e34267ac8d62363a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gad777f104156ff2c9e34267ac8d62363a">TISCI_DEV_ECAP1_VBUS_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gad777f104156ff2c9e34267ac8d62363a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f155ff971fa60a2ee7b6ce85171897f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga5f155ff971fa60a2ee7b6ce85171897f">TISCI_DEV_ECAP2_VBUS_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga5f155ff971fa60a2ee7b6ce85171897f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3021d13a781eb373fd13e695706ce553"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga3021d13a781eb373fd13e695706ce553">TISCI_DEV_ELM0_VBUSP_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga3021d13a781eb373fd13e695706ce553"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga947159946ced917145ec53f2f2384448"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga947159946ced917145ec53f2f2384448">TISCI_DEV_MMCSD1_EMMCSDSS_IO_CLK_I</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga947159946ced917145ec53f2f2384448"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab368347875cd9c820b23861d220b1e71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gab368347875cd9c820b23861d220b1e71">TISCI_DEV_MMCSD1_EMMCSDSS_IO_CLK_I_PARENT_BOARD_0_MMC1_CLKLB_OUT</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gab368347875cd9c820b23861d220b1e71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd031d07edb7c651c0877ae5bdbbd64d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gacd031d07edb7c651c0877ae5bdbbd64d">TISCI_DEV_MMCSD1_EMMCSDSS_IO_CLK_I_PARENT_BOARD_0_MMC1_CLK_OUT</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gacd031d07edb7c651c0877ae5bdbbd64d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbaaa317d381f8bac631667edae9b4af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gacbaaa317d381f8bac631667edae9b4af">TISCI_DEV_MMCSD1_EMMCSDSS_IO_CLK_O</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:gacbaaa317d381f8bac631667edae9b4af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga389a08cb2bea7d76c181342833398106"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga389a08cb2bea7d76c181342833398106">TISCI_DEV_MMCSD1_EMMCSDSS_VBUS_CLK</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga389a08cb2bea7d76c181342833398106"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33340032465078f69af54a08d7570b91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga33340032465078f69af54a08d7570b91">TISCI_DEV_MMCSD1_EMMCSDSS_XIN_CLK</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga33340032465078f69af54a08d7570b91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b98017ac1cfe7da0b3a3181860b94c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga7b98017ac1cfe7da0b3a3181860b94c7">TISCI_DEV_MMCSD1_EMMCSDSS_XIN_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT5_CLK</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga7b98017ac1cfe7da0b3a3181860b94c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga769d873dc5ba6996ace68973f5b8ffeb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga769d873dc5ba6996ace68973f5b8ffeb">TISCI_DEV_MMCSD1_EMMCSDSS_XIN_CLK_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT2_CLK</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga769d873dc5ba6996ace68973f5b8ffeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6eb8711ee2f9afa78c8ead02185aee1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaf6eb8711ee2f9afa78c8ead02185aee1">TISCI_DEV_MMCSD2_EMMCSDSS_IO_CLK_I</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gaf6eb8711ee2f9afa78c8ead02185aee1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26bf02011367eb25242324aea4ff8f47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga26bf02011367eb25242324aea4ff8f47">TISCI_DEV_MMCSD2_EMMCSDSS_IO_CLK_I_PARENT_BOARD_0_MMC2_CLKLB_OUT</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga26bf02011367eb25242324aea4ff8f47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c9476f6b0e61af3a26031eed41ef311"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga7c9476f6b0e61af3a26031eed41ef311">TISCI_DEV_MMCSD2_EMMCSDSS_IO_CLK_I_PARENT_BOARD_0_MMC2_CLK_OUT</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga7c9476f6b0e61af3a26031eed41ef311"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a006d385c5b61f887861100b597fb0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga8a006d385c5b61f887861100b597fb0a">TISCI_DEV_MMCSD2_EMMCSDSS_IO_CLK_O</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga8a006d385c5b61f887861100b597fb0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae749b5a250cd1ed71caa0afae3db1b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaae749b5a250cd1ed71caa0afae3db1b6">TISCI_DEV_MMCSD2_EMMCSDSS_VBUS_CLK</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:gaae749b5a250cd1ed71caa0afae3db1b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5767f96bd18bc2ae90dc9921fd351aa1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga5767f96bd18bc2ae90dc9921fd351aa1">TISCI_DEV_MMCSD2_EMMCSDSS_XIN_CLK</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga5767f96bd18bc2ae90dc9921fd351aa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1cb61f679b5c036055d39708cabf4369"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga1cb61f679b5c036055d39708cabf4369">TISCI_DEV_MMCSD2_EMMCSDSS_XIN_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT5_CLK</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga1cb61f679b5c036055d39708cabf4369"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0b3ea561ce57ba61bc0ea92373d8b8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gae0b3ea561ce57ba61bc0ea92373d8b8f">TISCI_DEV_MMCSD2_EMMCSDSS_XIN_CLK_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT2_CLK</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:gae0b3ea561ce57ba61bc0ea92373d8b8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48277a09168faa01bfcd902b561e00fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga48277a09168faa01bfcd902b561e00fd">TISCI_DEV_MMCSD0_EMMCSDSS_IO_CLK_I</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga48277a09168faa01bfcd902b561e00fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f583ba666edea9794c86f27a8c1eaa0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga1f583ba666edea9794c86f27a8c1eaa0">TISCI_DEV_MMCSD0_EMMCSDSS_IO_CLK_I_PARENT_BOARD_0_MMC0_CLKLB_OUT</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga1f583ba666edea9794c86f27a8c1eaa0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86d292bbac42182e06ae75df613bef1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga86d292bbac42182e06ae75df613bef1f">TISCI_DEV_MMCSD0_EMMCSDSS_IO_CLK_I_PARENT_BOARD_0_MMC0_CLK_OUT</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga86d292bbac42182e06ae75df613bef1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0daf41e3a1169eb1358d7fe47eb1b4b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga0daf41e3a1169eb1358d7fe47eb1b4b2">TISCI_DEV_MMCSD0_EMMCSDSS_IO_CLK_O</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga0daf41e3a1169eb1358d7fe47eb1b4b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga622ec59b5520fd5a8ec4bacdd59ab73d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga622ec59b5520fd5a8ec4bacdd59ab73d">TISCI_DEV_MMCSD0_EMMCSDSS_VBUS_CLK</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga622ec59b5520fd5a8ec4bacdd59ab73d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07cc21c0e0f9ec8bae44bc790634ed13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga07cc21c0e0f9ec8bae44bc790634ed13">TISCI_DEV_MMCSD0_EMMCSDSS_XIN_CLK</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga07cc21c0e0f9ec8bae44bc790634ed13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83fe34ebf626f0ac60ff77d93901c9b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga83fe34ebf626f0ac60ff77d93901c9b1">TISCI_DEV_MMCSD0_EMMCSDSS_XIN_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT5_CLK</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga83fe34ebf626f0ac60ff77d93901c9b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13dbcc38d42f87765b4ff8a25675f57a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga13dbcc38d42f87765b4ff8a25675f57a">TISCI_DEV_MMCSD0_EMMCSDSS_XIN_CLK_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT2_CLK</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga13dbcc38d42f87765b4ff8a25675f57a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacddb647dfcdc751021f1f9f1c0e29169"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gacddb647dfcdc751021f1f9f1c0e29169">TISCI_DEV_EQEP0_VBUS_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gacddb647dfcdc751021f1f9f1c0e29169"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a194515e0adff9009e90db367f8697c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga7a194515e0adff9009e90db367f8697c">TISCI_DEV_EQEP1_VBUS_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga7a194515e0adff9009e90db367f8697c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga404420247ca93f9fe223b4e1ed3eb22f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga404420247ca93f9fe223b4e1ed3eb22f">TISCI_DEV_EQEP2_VBUS_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga404420247ca93f9fe223b4e1ed3eb22f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c1a534d2f359b8133f0955db872c096"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga6c1a534d2f359b8133f0955db872c096">TISCI_DEV_ESM0_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga6c1a534d2f359b8133f0955db872c096"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga382ea8886423994b6b57e30bf7a3788d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga382ea8886423994b6b57e30bf7a3788d">TISCI_DEV_WKUP_ESM0_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga382ea8886423994b6b57e30bf7a3788d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae13f5a7f53ba68f57e95477f0bfbbe95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gae13f5a7f53ba68f57e95477f0bfbbe95">TISCI_DEV_FSS0_FSAS_0_GCLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gae13f5a7f53ba68f57e95477f0bfbbe95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9a153dffe04e0809800bd7372304374"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gab9a153dffe04e0809800bd7372304374">TISCI_DEV_FSS0_OSPI_0_OSPI_DQS_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gab9a153dffe04e0809800bd7372304374"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccc6919fc163dcc0b4fda83500850943"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaccc6919fc163dcc0b4fda83500850943">TISCI_DEV_FSS0_OSPI_0_OSPI_HCLK_CLK</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gaccc6919fc163dcc0b4fda83500850943"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0be40b5e292d7be49e3869789d5f3e34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga0be40b5e292d7be49e3869789d5f3e34">TISCI_DEV_FSS0_OSPI_0_OSPI_ICLK_CLK</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga0be40b5e292d7be49e3869789d5f3e34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5013826e7da6a6e2f89f2752e699daad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga5013826e7da6a6e2f89f2752e699daad">TISCI_DEV_FSS0_OSPI_0_OSPI_ICLK_CLK_PARENT_BOARD_0_OSPI0_DQS_OUT</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga5013826e7da6a6e2f89f2752e699daad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3425f7d2f413f4646f00b9c7441d0271"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga3425f7d2f413f4646f00b9c7441d0271">TISCI_DEV_FSS0_OSPI_0_OSPI_ICLK_CLK_PARENT_BOARD_0_OSPI0_LBCLKO_OUT</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga3425f7d2f413f4646f00b9c7441d0271"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3946d38768b915aa4d310dbe99d428a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga3946d38768b915aa4d310dbe99d428a4">TISCI_DEV_FSS0_OSPI_0_OSPI_OCLK_CLK</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga3946d38768b915aa4d310dbe99d428a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2964f2cdac17e01745667731b43da83c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga2964f2cdac17e01745667731b43da83c">TISCI_DEV_FSS0_OSPI_0_OSPI_PCLK_CLK</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga2964f2cdac17e01745667731b43da83c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5540e03ab173a9e978889572222b23f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gab5540e03ab173a9e978889572222b23f">TISCI_DEV_FSS0_OSPI_0_OSPI_RCLK_CLK</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:gab5540e03ab173a9e978889572222b23f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44a756d11ff55e19018fca758edc35a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga44a756d11ff55e19018fca758edc35a0">TISCI_DEV_FSS0_OSPI_0_OSPI_RCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT1_CLK</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga44a756d11ff55e19018fca758edc35a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdb8a9ec78fcdde7616677585d4209f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gacdb8a9ec78fcdde7616677585d4209f4">TISCI_DEV_FSS0_OSPI_0_OSPI_RCLK_CLK_PARENT_POSTDIV1_16FFT_MAIN_1_HSDIVOUT5_CLK</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:gacdb8a9ec78fcdde7616677585d4209f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac74fc4c0692aab2a1a9a5ba78072681b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gac74fc4c0692aab2a1a9a5ba78072681b">TISCI_DEV_GICSS0_VCLK_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gac74fc4c0692aab2a1a9a5ba78072681b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad91a72d443c5e2d25e5085f11e1be315"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gad91a72d443c5e2d25e5085f11e1be315">TISCI_DEV_GPIO0_MMR_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gad91a72d443c5e2d25e5085f11e1be315"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ccd45a440b19d9b3a9d50d6a0412cf2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga8ccd45a440b19d9b3a9d50d6a0412cf2">TISCI_DEV_GPIO1_MMR_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga8ccd45a440b19d9b3a9d50d6a0412cf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeaf1be9657e468118c1e06c1b999c08c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaeaf1be9657e468118c1e06c1b999c08c">TISCI_DEV_MCU_GPIO0_MMR_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gaeaf1be9657e468118c1e06c1b999c08c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c9c7d7eaaafb27cfcb63b51609ff628"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga9c9c7d7eaaafb27cfcb63b51609ff628">TISCI_DEV_MCU_GPIO0_MMR_CLK_PARENT_SAM62_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK4</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga9c9c7d7eaaafb27cfcb63b51609ff628"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga694bd0f9e410d9ae643c1b0be7606dfc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga694bd0f9e410d9ae643c1b0be7606dfc">TISCI_DEV_MCU_GPIO0_MMR_CLK_PARENT_GLUELOGIC_LFOSC0_CLKOUT</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga694bd0f9e410d9ae643c1b0be7606dfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6884461ad4e49a920d8fb2524246965"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gad6884461ad4e49a920d8fb2524246965">TISCI_DEV_MCU_GPIO0_MMR_CLK_PARENT_GLUELOGIC_RCOSC_CLK_1P0V_97P65K3</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:gad6884461ad4e49a920d8fb2524246965"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c46023fcb3a745064ebf7d06530673e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga7c46023fcb3a745064ebf7d06530673e">TISCI_DEV_MCU_GPIO0_MMR_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga7c46023fcb3a745064ebf7d06530673e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e314172177878f2167ba450d0feba84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga1e314172177878f2167ba450d0feba84">TISCI_DEV_GPMC0_FUNC_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga1e314172177878f2167ba450d0feba84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba6a30f0f1f197c29f2d31419766e95b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaba6a30f0f1f197c29f2d31419766e95b">TISCI_DEV_GPMC0_FUNC_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT3_CLK</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gaba6a30f0f1f197c29f2d31419766e95b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25a8bdeaaa220497b93afad1007de50e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga25a8bdeaaa220497b93afad1007de50e">TISCI_DEV_GPMC0_FUNC_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT7_CLK</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga25a8bdeaaa220497b93afad1007de50e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89a01bb5da703fec502b134506d04bf9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga89a01bb5da703fec502b134506d04bf9">TISCI_DEV_GPMC0_PI_GPMC_RET_CLK</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga89a01bb5da703fec502b134506d04bf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad482b6e5722fbe1f35c65b4de825a01f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gad482b6e5722fbe1f35c65b4de825a01f">TISCI_DEV_GPMC0_PO_GPMC_DEV_CLK</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:gad482b6e5722fbe1f35c65b4de825a01f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37825c8cb4c5160fc7dad09752aca0fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga37825c8cb4c5160fc7dad09752aca0fc">TISCI_DEV_GPMC0_VBUSM_CLK</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga37825c8cb4c5160fc7dad09752aca0fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab47d2701c1cc350ae0d0f129f2bbcdd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gab47d2701c1cc350ae0d0f129f2bbcdd6">TISCI_DEV_WKUP_GTC0_GTC_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gab47d2701c1cc350ae0d0f129f2bbcdd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9aa5d8af9cab3c0198cdaa2e11e4aee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gac9aa5d8af9cab3c0198cdaa2e11e4aee">TISCI_DEV_WKUP_GTC0_GTC_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT5_CLK</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gac9aa5d8af9cab3c0198cdaa2e11e4aee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d15c4f9ee32dcd2a662d2b4eb135c62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga4d15c4f9ee32dcd2a662d2b4eb135c62">TISCI_DEV_WKUP_GTC0_GTC_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT6_CLK</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga4d15c4f9ee32dcd2a662d2b4eb135c62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11c2a8129f02665d493c88cbe691f359"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga11c2a8129f02665d493c88cbe691f359">TISCI_DEV_WKUP_GTC0_GTC_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga11c2a8129f02665d493c88cbe691f359"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8c7cb92593b7e8f9be73459a5864e8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gae8c7cb92593b7e8f9be73459a5864e8e">TISCI_DEV_WKUP_GTC0_GTC_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:gae8c7cb92593b7e8f9be73459a5864e8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44e4aafca7d5d18769eccef5f1f02e1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga44e4aafca7d5d18769eccef5f1f02e1a">TISCI_DEV_WKUP_GTC0_GTC_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga44e4aafca7d5d18769eccef5f1f02e1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08ed5b3414d13b9cd7c606d28cd8adcc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga08ed5b3414d13b9cd7c606d28cd8adcc">TISCI_DEV_WKUP_GTC0_GTC_CLK_PARENT_SAM62_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga08ed5b3414d13b9cd7c606d28cd8adcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fc9a43375e6a6de18807f94c7f9f2ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga5fc9a43375e6a6de18807f94c7f9f2ed">TISCI_DEV_WKUP_GTC0_GTC_CLK_PARENT_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga5fc9a43375e6a6de18807f94c7f9f2ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2593383c9e0337aca30f8cd1f94ce7d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga2593383c9e0337aca30f8cd1f94ce7d8">TISCI_DEV_WKUP_GTC0_VBUSP_CLK</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:ga2593383c9e0337aca30f8cd1f94ce7d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad24c468fb8d4fcd7116d0b6a9454892f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gad24c468fb8d4fcd7116d0b6a9454892f">TISCI_DEV_WKUP_GTC0_VBUSP_CLK_PARENT_HSDIV1_16FFT_MAIN_15_HSDIVOUT0_CLK</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:gad24c468fb8d4fcd7116d0b6a9454892f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfd1bc8b035667a1c7c83783b81dcdc3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gabfd1bc8b035667a1c7c83783b81dcdc3">TISCI_DEV_WKUP_GTC0_VBUSP_CLK_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT0_CLK</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:gabfd1bc8b035667a1c7c83783b81dcdc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60c873fce2b6339059d86a1bf459c7aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga60c873fce2b6339059d86a1bf459c7aa">TISCI_DEV_ICSSM0_CORE_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga60c873fce2b6339059d86a1bf459c7aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab35e02e334d27a719ca50b99534c1d7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gab35e02e334d27a719ca50b99534c1d7e">TISCI_DEV_ICSSM0_CORE_CLK_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT0_CLK</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gab35e02e334d27a719ca50b99534c1d7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21e184e2cefd3e668bc770c1f57be945"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga21e184e2cefd3e668bc770c1f57be945">TISCI_DEV_ICSSM0_CORE_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT9_CLK</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga21e184e2cefd3e668bc770c1f57be945"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e406b81a9297335366a7267f2fa4561"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga9e406b81a9297335366a7267f2fa4561">TISCI_DEV_ICSSM0_IEP_CLK</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga9e406b81a9297335366a7267f2fa4561"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75117a206a0f88d92b7848cf32e53aa7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga75117a206a0f88d92b7848cf32e53aa7">TISCI_DEV_ICSSM0_IEP_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT5_CLK</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga75117a206a0f88d92b7848cf32e53aa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba011c6a452f88a50d22059b0592f3ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaba011c6a452f88a50d22059b0592f3ec">TISCI_DEV_ICSSM0_IEP_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT6_CLK</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:gaba011c6a452f88a50d22059b0592f3ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade0edba21c788a11454cc1e06f9807e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gade0edba21c788a11454cc1e06f9807e0">TISCI_DEV_ICSSM0_IEP_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:gade0edba21c788a11454cc1e06f9807e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga634b42b61023266ad026647cf0735976"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga634b42b61023266ad026647cf0735976">TISCI_DEV_ICSSM0_IEP_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga634b42b61023266ad026647cf0735976"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bc6a77ffeba415a8872a3813bb88ec7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga3bc6a77ffeba415a8872a3813bb88ec7">TISCI_DEV_ICSSM0_IEP_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:ga3bc6a77ffeba415a8872a3813bb88ec7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6cb3e4e2ebe2cf632287b8f64db73da9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga6cb3e4e2ebe2cf632287b8f64db73da9">TISCI_DEV_ICSSM0_IEP_CLK_PARENT_SAM62_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:ga6cb3e4e2ebe2cf632287b8f64db73da9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf34fa6697d0d489cdc6f01e45baa704"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gadf34fa6697d0d489cdc6f01e45baa704">TISCI_DEV_ICSSM0_IEP_CLK_PARENT_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:gadf34fa6697d0d489cdc6f01e45baa704"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafcc28f534005ede68b55bb6dddd3702d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gafcc28f534005ede68b55bb6dddd3702d">TISCI_DEV_ICSSM0_UCLK_CLK</a>&#160;&#160;&#160;13</td></tr>
<tr class="separator:gafcc28f534005ede68b55bb6dddd3702d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecaf559092ac0204b66e189923a6dc95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaecaf559092ac0204b66e189923a6dc95">TISCI_DEV_ICSSM0_VCLK_CLK</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:gaecaf559092ac0204b66e189923a6dc95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga758f6b92ed0e8536978577ad558bf3ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga758f6b92ed0e8536978577ad558bf3ed">TISCI_DEV_DDPA0_DDPA_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga758f6b92ed0e8536978577ad558bf3ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0c420643d76cc5f11cebc7bdbb22023"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gab0c420643d76cc5f11cebc7bdbb22023">TISCI_DEV_DSS0_DPI_0_IN_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gab0c420643d76cc5f11cebc7bdbb22023"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa04c79cd8716c2e85553b639f127068d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaa04c79cd8716c2e85553b639f127068d">TISCI_DEV_DSS0_DPI_1_IN_CLK</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gaa04c79cd8716c2e85553b639f127068d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57a5aaff6d160f60b8e8125696679edc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga57a5aaff6d160f60b8e8125696679edc">TISCI_DEV_DSS0_DPI_1_IN_CLK_PARENT_HSDIV0_16FFT_MAIN_17_HSDIVOUT0_CLK</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga57a5aaff6d160f60b8e8125696679edc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2055237c2192a9f279c653590d157448"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga2055237c2192a9f279c653590d157448">TISCI_DEV_DSS0_DPI_1_IN_CLK_PARENT_BOARD_0_VOUT0_EXTPCLKIN_OUT</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga2055237c2192a9f279c653590d157448"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6da4a706de130d20668f95fcfd92422"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gac6da4a706de130d20668f95fcfd92422">TISCI_DEV_DSS0_DPI_1_OUT_CLK</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:gac6da4a706de130d20668f95fcfd92422"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b415159d9bbb6baff68b0aa91f756ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga9b415159d9bbb6baff68b0aa91f756ee">TISCI_DEV_DSS0_DSS_FUNC_CLK</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga9b415159d9bbb6baff68b0aa91f756ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad123e689f2d1586805b4b00c70fd4805"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gad123e689f2d1586805b4b00c70fd4805">TISCI_DEV_EPWM0_VBUSP_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gad123e689f2d1586805b4b00c70fd4805"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87ebf9b6f37d07af7d0ec0f7d1e7f3d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga87ebf9b6f37d07af7d0ec0f7d1e7f3d6">TISCI_DEV_EPWM1_VBUSP_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga87ebf9b6f37d07af7d0ec0f7d1e7f3d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ea36e9c4937531eebde48c0c086d7ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga7ea36e9c4937531eebde48c0c086d7ed">TISCI_DEV_EPWM2_VBUSP_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga7ea36e9c4937531eebde48c0c086d7ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf1316ecce85f664fa487ab29e5646bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gabf1316ecce85f664fa487ab29e5646bd">TISCI_DEV_GPU0_GPU_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gabf1316ecce85f664fa487ab29e5646bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga022f2dd355d26dde32cf98e5ec576e19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga022f2dd355d26dde32cf98e5ec576e19">TISCI_DEV_LED0_VBUS_CLK</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga022f2dd355d26dde32cf98e5ec576e19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga679c87709014a3aec94d39bb4cb33a4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga679c87709014a3aec94d39bb4cb33a4f">TISCI_DEV_PBIST0_CLK8_CLK</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga679c87709014a3aec94d39bb4cb33a4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga326dea7d95848295455ac4f0e99cac8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga326dea7d95848295455ac4f0e99cac8f">TISCI_DEV_PBIST0_TCLK_CLK</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:ga326dea7d95848295455ac4f0e99cac8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e51f3c3a8782ad234cb9ed824e15019"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga5e51f3c3a8782ad234cb9ed824e15019">TISCI_DEV_PBIST1_CLK8_CLK</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga5e51f3c3a8782ad234cb9ed824e15019"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ea2b9b614dd518cb787b05dc19aab69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga0ea2b9b614dd518cb787b05dc19aab69">TISCI_DEV_PBIST1_TCLK_CLK</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:ga0ea2b9b614dd518cb787b05dc19aab69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55a563e14114c947f9656912fee72164"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga55a563e14114c947f9656912fee72164">TISCI_DEV_WKUP_PBIST0_CLK8_CLK</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga55a563e14114c947f9656912fee72164"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e32d9a817357c3e65646b451795c7ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga3e32d9a817357c3e65646b451795c7ef">TISCI_DEV_WKUP_VTM0_FIX_REF2_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga3e32d9a817357c3e65646b451795c7ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29cab9d97cd2b7a70650190be1f5286d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga29cab9d97cd2b7a70650190be1f5286d">TISCI_DEV_WKUP_VTM0_FIX_REF_CLK</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga29cab9d97cd2b7a70650190be1f5286d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b5aa957cdfb73734894206a5fa74205"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga4b5aa957cdfb73734894206a5fa74205">TISCI_DEV_WKUP_VTM0_VBUSP_CLK</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga4b5aa957cdfb73734894206a5fa74205"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d4209c72ab7347605ddeaf3728123f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga3d4209c72ab7347605ddeaf3728123f1">TISCI_DEV_WKUP_VTM0_VBUSP_CLK_PARENT_HSDIV1_16FFT_MAIN_15_HSDIVOUT0_CLK</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga3d4209c72ab7347605ddeaf3728123f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f77b439dd4c930f7caf0dd2435a4cee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga6f77b439dd4c930f7caf0dd2435a4cee">TISCI_DEV_WKUP_VTM0_VBUSP_CLK_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT0_CLK</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga6f77b439dd4c930f7caf0dd2435a4cee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga763e24239247fcd57efd698169df62bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga763e24239247fcd57efd698169df62bd">TISCI_DEV_MCAN0_MCANSS_CCLK_CLK</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga763e24239247fcd57efd698169df62bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74b8d4b1bed50e971da3bad7e28c69fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga74b8d4b1bed50e971da3bad7e28c69fa">TISCI_DEV_MCAN0_MCANSS_CCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT4_CLK</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga74b8d4b1bed50e971da3bad7e28c69fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36d715e23893eb9df0e30ad507e322bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga36d715e23893eb9df0e30ad507e322bc">TISCI_DEV_MCAN0_MCANSS_CCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga36d715e23893eb9df0e30ad507e322bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga042cf0102194466959977c6a7ef00aad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga042cf0102194466959977c6a7ef00aad">TISCI_DEV_MCAN0_MCANSS_CCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga042cf0102194466959977c6a7ef00aad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ec66a402d45892054585423866e771c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga7ec66a402d45892054585423866e771c">TISCI_DEV_MCAN0_MCANSS_CCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga7ec66a402d45892054585423866e771c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf43d36c5b9d12e1ce2b5a38ac901bf2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaaf43d36c5b9d12e1ce2b5a38ac901bf2">TISCI_DEV_MCAN0_MCANSS_HCLK_CLK</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:gaaf43d36c5b9d12e1ce2b5a38ac901bf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf71fbd6fa21136dbb8ec6e964a51790"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gacf71fbd6fa21136dbb8ec6e964a51790">TISCI_DEV_MCU_MCAN0_MCANSS_CCLK_CLK</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gacf71fbd6fa21136dbb8ec6e964a51790"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf09010553b81aeff51b507951b737749"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaf09010553b81aeff51b507951b737749">TISCI_DEV_MCU_MCAN0_MCANSS_CCLK_CLK_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT4_CLK</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gaf09010553b81aeff51b507951b737749"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae882822c0d4c9be7881fdaec529cc3eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gae882822c0d4c9be7881fdaec529cc3eb">TISCI_DEV_MCU_MCAN0_MCANSS_CCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:gae882822c0d4c9be7881fdaec529cc3eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fdd97d57d1170b3adb4b40a01b02aec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga5fdd97d57d1170b3adb4b40a01b02aec">TISCI_DEV_MCU_MCAN0_MCANSS_CCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga5fdd97d57d1170b3adb4b40a01b02aec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaaa12d0902cdc4792df05bff1bf9c168"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaaaa12d0902cdc4792df05bff1bf9c168">TISCI_DEV_MCU_MCAN0_MCANSS_CCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT_DUP0</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:gaaaa12d0902cdc4792df05bff1bf9c168"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07368e4673cf70190489d24b9d6e9508"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga07368e4673cf70190489d24b9d6e9508">TISCI_DEV_MCU_MCAN0_MCANSS_HCLK_CLK</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga07368e4673cf70190489d24b9d6e9508"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa77ee213e2b5ede3fd9c0356792b4b0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaa77ee213e2b5ede3fd9c0356792b4b0a">TISCI_DEV_MCU_MCAN1_MCANSS_CCLK_CLK</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gaa77ee213e2b5ede3fd9c0356792b4b0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab3b75861aec8c7593d66fc818f34099"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaab3b75861aec8c7593d66fc818f34099">TISCI_DEV_MCU_MCAN1_MCANSS_CCLK_CLK_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT4_CLK</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gaab3b75861aec8c7593d66fc818f34099"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03e0a0bef3e81c0bc396adb034ea8acd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga03e0a0bef3e81c0bc396adb034ea8acd">TISCI_DEV_MCU_MCAN1_MCANSS_CCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga03e0a0bef3e81c0bc396adb034ea8acd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b4ee88cf8f423a90ff40449ce58eaca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga6b4ee88cf8f423a90ff40449ce58eaca">TISCI_DEV_MCU_MCAN1_MCANSS_CCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga6b4ee88cf8f423a90ff40449ce58eaca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae41337afff439afb3ff8ec0a53897d57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gae41337afff439afb3ff8ec0a53897d57">TISCI_DEV_MCU_MCAN1_MCANSS_CCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT_DUP0</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:gae41337afff439afb3ff8ec0a53897d57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed17c052dda8f254971daff434d6a93c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaed17c052dda8f254971daff434d6a93c">TISCI_DEV_MCU_MCAN1_MCANSS_HCLK_CLK</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:gaed17c052dda8f254971daff434d6a93c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21cf44c4f5e39bb224f593ef6fc12bf9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga21cf44c4f5e39bb224f593ef6fc12bf9">TISCI_DEV_MCASP0_AUX_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga21cf44c4f5e39bb224f593ef6fc12bf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc7a8b247604d8bb9c3f60bce00f7e67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gafc7a8b247604d8bb9c3f60bce00f7e67">TISCI_DEV_MCASP0_AUX_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT8_CLK</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gafc7a8b247604d8bb9c3f60bce00f7e67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa04f0ae50d30749d32c484ebd1b7446d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaa04f0ae50d30749d32c484ebd1b7446d">TISCI_DEV_MCASP0_AUX_CLK_PARENT_POSTDIV1_16FFT_MAIN_1_HSDIVOUT6_CLK</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gaa04f0ae50d30749d32c484ebd1b7446d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab77a850ec995cfd0454f29f985effe96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gab77a850ec995cfd0454f29f985effe96">TISCI_DEV_MCASP0_MCASP_ACLKR_PIN</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:gab77a850ec995cfd0454f29f985effe96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac24baef6f7fd4d84e4f3bca4589b5e21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gac24baef6f7fd4d84e4f3bca4589b5e21">TISCI_DEV_MCASP0_MCASP_ACLKR_POUT</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:gac24baef6f7fd4d84e4f3bca4589b5e21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0e2c931d1f6cea4f04da3892aedd23f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gab0e2c931d1f6cea4f04da3892aedd23f">TISCI_DEV_MCASP0_MCASP_ACLKX_PIN</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:gab0e2c931d1f6cea4f04da3892aedd23f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05c53b2fb7fce3c0a5a75296507eb6fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga05c53b2fb7fce3c0a5a75296507eb6fe">TISCI_DEV_MCASP0_MCASP_ACLKX_POUT</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga05c53b2fb7fce3c0a5a75296507eb6fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga829a5780cb5fd70c5d4ec94583ac8a15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga829a5780cb5fd70c5d4ec94583ac8a15">TISCI_DEV_MCASP0_MCASP_AFSR_POUT</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga829a5780cb5fd70c5d4ec94583ac8a15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3c4d8f7314a6445bbed282661b1acab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gab3c4d8f7314a6445bbed282661b1acab">TISCI_DEV_MCASP0_MCASP_AFSX_POUT</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:gab3c4d8f7314a6445bbed282661b1acab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7030f8047cab57a1fc75ac748bc56974"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga7030f8047cab57a1fc75ac748bc56974">TISCI_DEV_MCASP0_MCASP_AHCLKR_PIN</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:ga7030f8047cab57a1fc75ac748bc56974"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa6bf571d32e5bec94bd2031e0a6bbd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gafa6bf571d32e5bec94bd2031e0a6bbd6">TISCI_DEV_MCASP0_MCASP_AHCLKR_PIN_PARENT_BOARD_0_EXT_REFCLK1_OUT</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:gafa6bf571d32e5bec94bd2031e0a6bbd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a2936889f53e06abde4c55fdfefcf84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga4a2936889f53e06abde4c55fdfefcf84">TISCI_DEV_MCASP0_MCASP_AHCLKR_PIN_PARENT_GLUELOGIC_HFOSC0_CLKOUT</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:ga4a2936889f53e06abde4c55fdfefcf84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbcc6c716a28c7f842c08e55abf60a3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gadbcc6c716a28c7f842c08e55abf60a3a">TISCI_DEV_MCASP0_MCASP_AHCLKR_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK0_OUT</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:gadbcc6c716a28c7f842c08e55abf60a3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga967451c2ae81d5c351537048cff92202"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga967451c2ae81d5c351537048cff92202">TISCI_DEV_MCASP0_MCASP_AHCLKR_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK1_OUT</a>&#160;&#160;&#160;13</td></tr>
<tr class="separator:ga967451c2ae81d5c351537048cff92202"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3973bf6aa23bab21b667b76417e438aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga3973bf6aa23bab21b667b76417e438aa">TISCI_DEV_MCASP0_MCASP_AHCLKR_POUT</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:ga3973bf6aa23bab21b667b76417e438aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9025483315f3ce880522e0fd148f3c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaa9025483315f3ce880522e0fd148f3c9">TISCI_DEV_MCASP0_MCASP_AHCLKX_PIN</a>&#160;&#160;&#160;15</td></tr>
<tr class="separator:gaa9025483315f3ce880522e0fd148f3c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0451a3ef6a2f8800137f1bfe15738a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaf0451a3ef6a2f8800137f1bfe15738a7">TISCI_DEV_MCASP0_MCASP_AHCLKX_PIN_PARENT_BOARD_0_EXT_REFCLK1_OUT</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:gaf0451a3ef6a2f8800137f1bfe15738a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb8f74416054736fd0e40dc17c1b2f2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gacb8f74416054736fd0e40dc17c1b2f2f">TISCI_DEV_MCASP0_MCASP_AHCLKX_PIN_PARENT_GLUELOGIC_HFOSC0_CLKOUT</a>&#160;&#160;&#160;17</td></tr>
<tr class="separator:gacb8f74416054736fd0e40dc17c1b2f2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab289c13e2cecebb9e0970505f0bc5816"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gab289c13e2cecebb9e0970505f0bc5816">TISCI_DEV_MCASP0_MCASP_AHCLKX_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK0_OUT</a>&#160;&#160;&#160;18</td></tr>
<tr class="separator:gab289c13e2cecebb9e0970505f0bc5816"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf84afdaab8c7b9501e0bcd6d20496542"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaf84afdaab8c7b9501e0bcd6d20496542">TISCI_DEV_MCASP0_MCASP_AHCLKX_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK1_OUT</a>&#160;&#160;&#160;19</td></tr>
<tr class="separator:gaf84afdaab8c7b9501e0bcd6d20496542"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9311fa885be224f7c07a99063c610fb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga9311fa885be224f7c07a99063c610fb0">TISCI_DEV_MCASP0_MCASP_AHCLKX_POUT</a>&#160;&#160;&#160;20</td></tr>
<tr class="separator:ga9311fa885be224f7c07a99063c610fb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga561bc5cb1d9e68768b2ebf0834dc55c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga561bc5cb1d9e68768b2ebf0834dc55c3">TISCI_DEV_MCASP0_VBUSP_CLK</a>&#160;&#160;&#160;21</td></tr>
<tr class="separator:ga561bc5cb1d9e68768b2ebf0834dc55c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf864c08dd15bf0a7fd77cd1b95da3b70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaf864c08dd15bf0a7fd77cd1b95da3b70">TISCI_DEV_MCASP1_AUX_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gaf864c08dd15bf0a7fd77cd1b95da3b70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22fa8b44d1f2e0378598086c246c4551"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga22fa8b44d1f2e0378598086c246c4551">TISCI_DEV_MCASP1_AUX_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT8_CLK</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga22fa8b44d1f2e0378598086c246c4551"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga239eace36553cdd1c92edd73659a1724"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga239eace36553cdd1c92edd73659a1724">TISCI_DEV_MCASP1_AUX_CLK_PARENT_POSTDIV1_16FFT_MAIN_1_HSDIVOUT6_CLK</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga239eace36553cdd1c92edd73659a1724"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga030f3af68845d069386a4dfb881c184a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga030f3af68845d069386a4dfb881c184a">TISCI_DEV_MCASP1_MCASP_ACLKR_PIN</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga030f3af68845d069386a4dfb881c184a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga897f2e201c014688d62f135cf425d91c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga897f2e201c014688d62f135cf425d91c">TISCI_DEV_MCASP1_MCASP_ACLKR_POUT</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga897f2e201c014688d62f135cf425d91c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25ae549a30d5f06effb66c84c290c792"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga25ae549a30d5f06effb66c84c290c792">TISCI_DEV_MCASP1_MCASP_ACLKX_PIN</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga25ae549a30d5f06effb66c84c290c792"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1fa307ebfb21e60a1d65cb300855c918"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga1fa307ebfb21e60a1d65cb300855c918">TISCI_DEV_MCASP1_MCASP_ACLKX_POUT</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga1fa307ebfb21e60a1d65cb300855c918"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa36390469832b9ea0047871c91025cb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaa36390469832b9ea0047871c91025cb3">TISCI_DEV_MCASP1_MCASP_AFSR_POUT</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:gaa36390469832b9ea0047871c91025cb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fc9ba94c01a167c38158225edf8bdd9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga8fc9ba94c01a167c38158225edf8bdd9">TISCI_DEV_MCASP1_MCASP_AFSX_POUT</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga8fc9ba94c01a167c38158225edf8bdd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1e1ba81f3af66e0f437db3f61f4ffc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gab1e1ba81f3af66e0f437db3f61f4ffc7">TISCI_DEV_MCASP1_MCASP_AHCLKR_PIN</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:gab1e1ba81f3af66e0f437db3f61f4ffc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89a9d082be94d0c286f9c3fcebf4f8cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga89a9d082be94d0c286f9c3fcebf4f8cc">TISCI_DEV_MCASP1_MCASP_AHCLKR_PIN_PARENT_BOARD_0_EXT_REFCLK1_OUT</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:ga89a9d082be94d0c286f9c3fcebf4f8cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga519ff3bcdfc5464a4f69fa2891e1ca1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga519ff3bcdfc5464a4f69fa2891e1ca1f">TISCI_DEV_MCASP1_MCASP_AHCLKR_PIN_PARENT_GLUELOGIC_HFOSC0_CLKOUT</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:ga519ff3bcdfc5464a4f69fa2891e1ca1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6637aae8800f05a323f45c26940e7bf0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga6637aae8800f05a323f45c26940e7bf0">TISCI_DEV_MCASP1_MCASP_AHCLKR_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK0_OUT</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:ga6637aae8800f05a323f45c26940e7bf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga346acc32e9182aeeb0d69e05650d5d14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga346acc32e9182aeeb0d69e05650d5d14">TISCI_DEV_MCASP1_MCASP_AHCLKR_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK1_OUT</a>&#160;&#160;&#160;13</td></tr>
<tr class="separator:ga346acc32e9182aeeb0d69e05650d5d14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13ca1621882e77b81d84c35244282add"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga13ca1621882e77b81d84c35244282add">TISCI_DEV_MCASP1_MCASP_AHCLKR_POUT</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:ga13ca1621882e77b81d84c35244282add"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5859d18eaa6229d9109995a29052efa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gab5859d18eaa6229d9109995a29052efa">TISCI_DEV_MCASP1_MCASP_AHCLKX_PIN</a>&#160;&#160;&#160;15</td></tr>
<tr class="separator:gab5859d18eaa6229d9109995a29052efa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76d26f8027669893e923fb007ab65e0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga76d26f8027669893e923fb007ab65e0c">TISCI_DEV_MCASP1_MCASP_AHCLKX_PIN_PARENT_BOARD_0_EXT_REFCLK1_OUT</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga76d26f8027669893e923fb007ab65e0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27b67d3ef16b7b686185492576b6ba82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga27b67d3ef16b7b686185492576b6ba82">TISCI_DEV_MCASP1_MCASP_AHCLKX_PIN_PARENT_GLUELOGIC_HFOSC0_CLKOUT</a>&#160;&#160;&#160;17</td></tr>
<tr class="separator:ga27b67d3ef16b7b686185492576b6ba82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga692c63ce40c68f8b7bcc44cc3f7861df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga692c63ce40c68f8b7bcc44cc3f7861df">TISCI_DEV_MCASP1_MCASP_AHCLKX_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK0_OUT</a>&#160;&#160;&#160;18</td></tr>
<tr class="separator:ga692c63ce40c68f8b7bcc44cc3f7861df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1ff8584d8ed05aa5335e5467d2b0902"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaa1ff8584d8ed05aa5335e5467d2b0902">TISCI_DEV_MCASP1_MCASP_AHCLKX_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK1_OUT</a>&#160;&#160;&#160;19</td></tr>
<tr class="separator:gaa1ff8584d8ed05aa5335e5467d2b0902"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b153ff9ba46f16da6dd84abe652176b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga7b153ff9ba46f16da6dd84abe652176b">TISCI_DEV_MCASP1_MCASP_AHCLKX_POUT</a>&#160;&#160;&#160;20</td></tr>
<tr class="separator:ga7b153ff9ba46f16da6dd84abe652176b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga694a87c144a6a07bd362b52b759baa2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga694a87c144a6a07bd362b52b759baa2e">TISCI_DEV_MCASP1_VBUSP_CLK</a>&#160;&#160;&#160;21</td></tr>
<tr class="separator:ga694a87c144a6a07bd362b52b759baa2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1d9d483fa9d077df2c3fb11425b1f38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaf1d9d483fa9d077df2c3fb11425b1f38">TISCI_DEV_MCASP2_AUX_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gaf1d9d483fa9d077df2c3fb11425b1f38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e002eec29ad8ef993a7639f7a948942"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga4e002eec29ad8ef993a7639f7a948942">TISCI_DEV_MCASP2_AUX_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT8_CLK</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga4e002eec29ad8ef993a7639f7a948942"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67acffda990c59cf635ff1b793095c28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga67acffda990c59cf635ff1b793095c28">TISCI_DEV_MCASP2_AUX_CLK_PARENT_POSTDIV1_16FFT_MAIN_1_HSDIVOUT6_CLK</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga67acffda990c59cf635ff1b793095c28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d6e8768e296e9d0f84407c60db3aea4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga7d6e8768e296e9d0f84407c60db3aea4">TISCI_DEV_MCASP2_MCASP_ACLKR_PIN</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga7d6e8768e296e9d0f84407c60db3aea4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05d7024e206be25c3755762852fc10e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga05d7024e206be25c3755762852fc10e1">TISCI_DEV_MCASP2_MCASP_ACLKR_POUT</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga05d7024e206be25c3755762852fc10e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc7034e7d12cc809cece72d741b42cdf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gabc7034e7d12cc809cece72d741b42cdf">TISCI_DEV_MCASP2_MCASP_ACLKX_PIN</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:gabc7034e7d12cc809cece72d741b42cdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga645943dd1f422c6ffe4bfe4616255e64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga645943dd1f422c6ffe4bfe4616255e64">TISCI_DEV_MCASP2_MCASP_ACLKX_POUT</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga645943dd1f422c6ffe4bfe4616255e64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23579807e93812a0cfe44e14a21ee4f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga23579807e93812a0cfe44e14a21ee4f9">TISCI_DEV_MCASP2_MCASP_AFSR_POUT</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga23579807e93812a0cfe44e14a21ee4f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17e10b51a81159bff149dc828815067c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga17e10b51a81159bff149dc828815067c">TISCI_DEV_MCASP2_MCASP_AFSX_POUT</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga17e10b51a81159bff149dc828815067c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2da61a27495762b9eb35fe9c27f4208d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga2da61a27495762b9eb35fe9c27f4208d">TISCI_DEV_MCASP2_MCASP_AHCLKR_PIN</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:ga2da61a27495762b9eb35fe9c27f4208d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b98ccb8914ef9b116899a55d1bebca8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga1b98ccb8914ef9b116899a55d1bebca8">TISCI_DEV_MCASP2_MCASP_AHCLKR_PIN_PARENT_BOARD_0_EXT_REFCLK1_OUT</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:ga1b98ccb8914ef9b116899a55d1bebca8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34a1ce017074b478e8a84b2aac631d26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga34a1ce017074b478e8a84b2aac631d26">TISCI_DEV_MCASP2_MCASP_AHCLKR_PIN_PARENT_GLUELOGIC_HFOSC0_CLKOUT</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:ga34a1ce017074b478e8a84b2aac631d26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae435954ef571d0532d9b72b0ad62abf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaae435954ef571d0532d9b72b0ad62abf">TISCI_DEV_MCASP2_MCASP_AHCLKR_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK0_OUT</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:gaae435954ef571d0532d9b72b0ad62abf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c7e0cf4e60451e0b601a4fc33d863a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga6c7e0cf4e60451e0b601a4fc33d863a0">TISCI_DEV_MCASP2_MCASP_AHCLKR_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK1_OUT</a>&#160;&#160;&#160;13</td></tr>
<tr class="separator:ga6c7e0cf4e60451e0b601a4fc33d863a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b5f4de2ef6ea45e4e811c29f72f5777"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga8b5f4de2ef6ea45e4e811c29f72f5777">TISCI_DEV_MCASP2_MCASP_AHCLKR_POUT</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:ga8b5f4de2ef6ea45e4e811c29f72f5777"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0ae844b1e5727cde8f13ee601392841"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaa0ae844b1e5727cde8f13ee601392841">TISCI_DEV_MCASP2_MCASP_AHCLKX_PIN</a>&#160;&#160;&#160;15</td></tr>
<tr class="separator:gaa0ae844b1e5727cde8f13ee601392841"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08a32e9b8bace2cf5b93a5aae8c9ee19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga08a32e9b8bace2cf5b93a5aae8c9ee19">TISCI_DEV_MCASP2_MCASP_AHCLKX_PIN_PARENT_BOARD_0_EXT_REFCLK1_OUT</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga08a32e9b8bace2cf5b93a5aae8c9ee19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc214a5c2a8f5d3e6e90eadf46bebef4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gacc214a5c2a8f5d3e6e90eadf46bebef4">TISCI_DEV_MCASP2_MCASP_AHCLKX_PIN_PARENT_GLUELOGIC_HFOSC0_CLKOUT</a>&#160;&#160;&#160;17</td></tr>
<tr class="separator:gacc214a5c2a8f5d3e6e90eadf46bebef4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27d9d3c6c1522a0d933bf0ac16204948"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga27d9d3c6c1522a0d933bf0ac16204948">TISCI_DEV_MCASP2_MCASP_AHCLKX_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK0_OUT</a>&#160;&#160;&#160;18</td></tr>
<tr class="separator:ga27d9d3c6c1522a0d933bf0ac16204948"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5648dcd4750b2875d87f6f376b747746"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga5648dcd4750b2875d87f6f376b747746">TISCI_DEV_MCASP2_MCASP_AHCLKX_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK1_OUT</a>&#160;&#160;&#160;19</td></tr>
<tr class="separator:ga5648dcd4750b2875d87f6f376b747746"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02aba8702a70c7ec2354b4018bf3539b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga02aba8702a70c7ec2354b4018bf3539b">TISCI_DEV_MCASP2_MCASP_AHCLKX_POUT</a>&#160;&#160;&#160;20</td></tr>
<tr class="separator:ga02aba8702a70c7ec2354b4018bf3539b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb3d70834c354a13661edc7b00bcba0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gadb3d70834c354a13661edc7b00bcba0f">TISCI_DEV_MCASP2_VBUSP_CLK</a>&#160;&#160;&#160;21</td></tr>
<tr class="separator:gadb3d70834c354a13661edc7b00bcba0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5dac014df855ca6056765cebe9fe604"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaa5dac014df855ca6056765cebe9fe604">TISCI_DEV_MCRC64_0_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gaa5dac014df855ca6056765cebe9fe604"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebafd72394824f5e41cfde6d96dfe92d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaebafd72394824f5e41cfde6d96dfe92d">TISCI_DEV_MCU_MCRC64_0_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gaebafd72394824f5e41cfde6d96dfe92d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbcc7e642faa1a4157dde4d807ca7b7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gabbcc7e642faa1a4157dde4d807ca7b7e">TISCI_DEV_I2C0_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gabbcc7e642faa1a4157dde4d807ca7b7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7cf832112029fdb4ade66a7c22d034ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga7cf832112029fdb4ade66a7c22d034ec">TISCI_DEV_I2C0_PISCL</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga7cf832112029fdb4ade66a7c22d034ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b8be93bfab3e54487b849e348caffe5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga5b8be93bfab3e54487b849e348caffe5">TISCI_DEV_I2C0_PISYS_CLK</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga5b8be93bfab3e54487b849e348caffe5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bbf9a68a6d4f59c08ede53cbe3eeb26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga6bbf9a68a6d4f59c08ede53cbe3eeb26">TISCI_DEV_I2C0_PORSCL</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga6bbf9a68a6d4f59c08ede53cbe3eeb26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga975dd7f221ff09fb0a415b0d90eac4ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga975dd7f221ff09fb0a415b0d90eac4ca">TISCI_DEV_I2C1_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga975dd7f221ff09fb0a415b0d90eac4ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef77416ddd7bbb1333cfcc7d09be3e5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaef77416ddd7bbb1333cfcc7d09be3e5c">TISCI_DEV_I2C1_PISCL</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gaef77416ddd7bbb1333cfcc7d09be3e5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebe3e3a4ace5a1fe4f13fe4d6a6eb4d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaebe3e3a4ace5a1fe4f13fe4d6a6eb4d6">TISCI_DEV_I2C1_PISYS_CLK</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gaebe3e3a4ace5a1fe4f13fe4d6a6eb4d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeac746b95cd665e66ca0976539deddeb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaeac746b95cd665e66ca0976539deddeb">TISCI_DEV_I2C1_PORSCL</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:gaeac746b95cd665e66ca0976539deddeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad97d661bbe18ca70c52381cf06041065"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gad97d661bbe18ca70c52381cf06041065">TISCI_DEV_I2C2_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gad97d661bbe18ca70c52381cf06041065"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2382e8c9b01777e86df25d6580bc67d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga2382e8c9b01777e86df25d6580bc67d2">TISCI_DEV_I2C2_PISCL</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga2382e8c9b01777e86df25d6580bc67d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ddca892b3a796d58790955cde39ea7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga0ddca892b3a796d58790955cde39ea7b">TISCI_DEV_I2C2_PISYS_CLK</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga0ddca892b3a796d58790955cde39ea7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9a6d1be738e5edcfc827d969a391750"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaa9a6d1be738e5edcfc827d969a391750">TISCI_DEV_I2C2_PORSCL</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:gaa9a6d1be738e5edcfc827d969a391750"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bab10898b4dcafc6014e67f8108ffd1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga5bab10898b4dcafc6014e67f8108ffd1">TISCI_DEV_I2C3_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga5bab10898b4dcafc6014e67f8108ffd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga291ec905c296ac530b97320d1f226a63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga291ec905c296ac530b97320d1f226a63">TISCI_DEV_I2C3_PISCL</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga291ec905c296ac530b97320d1f226a63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc5308e4d5edbcdb2553238b2376ad17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gacc5308e4d5edbcdb2553238b2376ad17">TISCI_DEV_I2C3_PISYS_CLK</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gacc5308e4d5edbcdb2553238b2376ad17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fbf8f0691a2a9fa09a17a43a592ddca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga9fbf8f0691a2a9fa09a17a43a592ddca">TISCI_DEV_I2C3_PORSCL</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga9fbf8f0691a2a9fa09a17a43a592ddca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff73f6c28ec14145193470966306adf0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaff73f6c28ec14145193470966306adf0">TISCI_DEV_MCU_I2C0_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gaff73f6c28ec14145193470966306adf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae99b0b3609d35d41d74cb34dbc312354"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gae99b0b3609d35d41d74cb34dbc312354">TISCI_DEV_MCU_I2C0_PISCL</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gae99b0b3609d35d41d74cb34dbc312354"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fcb28756e136e7a27612986c64b06e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga7fcb28756e136e7a27612986c64b06e8">TISCI_DEV_MCU_I2C0_PISYS_CLK</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga7fcb28756e136e7a27612986c64b06e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga725cd6b3cc6f95411e3fcc4b2e28b85e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga725cd6b3cc6f95411e3fcc4b2e28b85e">TISCI_DEV_MCU_I2C0_PORSCL</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga725cd6b3cc6f95411e3fcc4b2e28b85e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55dee04ac532e983e3e9c8183d3082cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga55dee04ac532e983e3e9c8183d3082cb">TISCI_DEV_WKUP_I2C0_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga55dee04ac532e983e3e9c8183d3082cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2072772986f9dcf06d13e0b457fdeb0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga2072772986f9dcf06d13e0b457fdeb0e">TISCI_DEV_WKUP_I2C0_CLK_PARENT_HSDIV1_16FFT_MAIN_15_HSDIVOUT0_CLK</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga2072772986f9dcf06d13e0b457fdeb0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35e8f634811c3ebb762330a5c14826c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga35e8f634811c3ebb762330a5c14826c7">TISCI_DEV_WKUP_I2C0_CLK_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT0_CLK</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga35e8f634811c3ebb762330a5c14826c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa39f76183ce762ef705d3a4ac259eb1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaa39f76183ce762ef705d3a4ac259eb1d">TISCI_DEV_WKUP_I2C0_PISCL</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:gaa39f76183ce762ef705d3a4ac259eb1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74386d47327908a25e331187b5927ad3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga74386d47327908a25e331187b5927ad3">TISCI_DEV_WKUP_I2C0_PISYS_CLK</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga74386d47327908a25e331187b5927ad3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c0f339e11f9fac0df66accd94a42112"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga0c0f339e11f9fac0df66accd94a42112">TISCI_DEV_WKUP_I2C0_PORSCL</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga0c0f339e11f9fac0df66accd94a42112"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0ab06f4864b912f4aac417dbb3d5bfb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gad0ab06f4864b912f4aac417dbb3d5bfb">TISCI_DEV_WKUP_R5FSS0_CORE0_CPU_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gad0ab06f4864b912f4aac417dbb3d5bfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35f49105da3d43a1c7fa8cce4e5353c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga35f49105da3d43a1c7fa8cce4e5353c3">TISCI_DEV_WKUP_R5FSS0_CORE0_CPU_CLK_PARENT_HSDIV1_16FFT_MAIN_15_HSDIVOUT0_CLK</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga35f49105da3d43a1c7fa8cce4e5353c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f6cf6257ba3bcc10c48dc080a0f5d07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga4f6cf6257ba3bcc10c48dc080a0f5d07">TISCI_DEV_WKUP_R5FSS0_CORE0_CPU_CLK_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT0_CLK</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga4f6cf6257ba3bcc10c48dc080a0f5d07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga151fc50400cb997a7887387830c49c80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga151fc50400cb997a7887387830c49c80">TISCI_DEV_WKUP_R5FSS0_CORE0_INTERFACE_CLK</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga151fc50400cb997a7887387830c49c80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d7d100b3eb5d67ef937c6f991f75cda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga9d7d100b3eb5d67ef937c6f991f75cda">TISCI_DEV_WKUP_RTCSS0_ANA_OSC32K_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga9d7d100b3eb5d67ef937c6f991f75cda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d64855106506de530afb96cccf17a08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga7d64855106506de530afb96cccf17a08">TISCI_DEV_WKUP_RTCSS0_ANA_OSC32K_CLK_PARENT_CLK_32K_RC_SEL_OUT0</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga7d64855106506de530afb96cccf17a08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab939d0299a3a803b19970ead2cb69b1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gab939d0299a3a803b19970ead2cb69b1e">TISCI_DEV_WKUP_RTCSS0_ANA_OSC32K_CLK_PARENT_RTC_CLK_SEL_DIV_CLKOUT</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gab939d0299a3a803b19970ead2cb69b1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6213d2c097469a023248f4bc79d27456"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga6213d2c097469a023248f4bc79d27456">TISCI_DEV_WKUP_RTCSS0_VCLK_CLK</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga6213d2c097469a023248f4bc79d27456"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabece07e2ff1a3ca25f92fc20141ef717"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gabece07e2ff1a3ca25f92fc20141ef717">TISCI_DEV_WKUP_RTCSS0_VCLK_CLK_PARENT_HSDIV1_16FFT_MAIN_15_HSDIVOUT0_CLK</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:gabece07e2ff1a3ca25f92fc20141ef717"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4daf9a25cbd837e22a4646bc7d78873a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga4daf9a25cbd837e22a4646bc7d78873a">TISCI_DEV_WKUP_RTCSS0_VCLK_CLK_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT0_CLK</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga4daf9a25cbd837e22a4646bc7d78873a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf73b7d793e8283584f639b9ebe683802"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaf73b7d793e8283584f639b9ebe683802">TISCI_DEV_RTI0_RTI_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gaf73b7d793e8283584f639b9ebe683802"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21060aa8b1b205ce48d8b483e13cbaab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga21060aa8b1b205ce48d8b483e13cbaab">TISCI_DEV_RTI0_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga21060aa8b1b205ce48d8b483e13cbaab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaadb947915414705e98c0f861f5480c48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaadb947915414705e98c0f861f5480c48">TISCI_DEV_RTI0_RTI_CLK_PARENT_CLK_32K_RC_SEL_OUT0</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gaadb947915414705e98c0f861f5480c48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34e925a52ba20338b34135d8e1b1653e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga34e925a52ba20338b34135d8e1b1653e">TISCI_DEV_RTI0_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga34e925a52ba20338b34135d8e1b1653e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ac28dc1697d4b83e151406c826374d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga6ac28dc1697d4b83e151406c826374d1">TISCI_DEV_RTI0_RTI_CLK_PARENT_MAIN_WWDTCLKN_SEL_OUT0_DIV_CLKOUT</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga6ac28dc1697d4b83e151406c826374d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e8b1e68f04953f99a092da97e113800"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga3e8b1e68f04953f99a092da97e113800">TISCI_DEV_RTI0_VBUSP_CLK</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga3e8b1e68f04953f99a092da97e113800"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98b5889e37c31126dc3ada9108520744"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga98b5889e37c31126dc3ada9108520744">TISCI_DEV_RTI1_RTI_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga98b5889e37c31126dc3ada9108520744"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6cf5f2781d3fbf9e7dd8aee51998c45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaa6cf5f2781d3fbf9e7dd8aee51998c45">TISCI_DEV_RTI1_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gaa6cf5f2781d3fbf9e7dd8aee51998c45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40fd4eb0afad5136ef93e8f0ff591897"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga40fd4eb0afad5136ef93e8f0ff591897">TISCI_DEV_RTI1_RTI_CLK_PARENT_CLK_32K_RC_SEL_OUT0</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga40fd4eb0afad5136ef93e8f0ff591897"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6e1a8bc74658bce1c3d1184fdc7550d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaf6e1a8bc74658bce1c3d1184fdc7550d">TISCI_DEV_RTI1_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:gaf6e1a8bc74658bce1c3d1184fdc7550d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd1ec67edff2490876421292f45b5f6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gadd1ec67edff2490876421292f45b5f6f">TISCI_DEV_RTI1_RTI_CLK_PARENT_MAIN_WWDTCLKN_SEL_OUT1_DIV_CLKOUT</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:gadd1ec67edff2490876421292f45b5f6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae872557c78e8eec88e59794a039eead5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gae872557c78e8eec88e59794a039eead5">TISCI_DEV_RTI1_VBUSP_CLK</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:gae872557c78e8eec88e59794a039eead5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3611e92559b33f0283377608aadda67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaf3611e92559b33f0283377608aadda67">TISCI_DEV_RTI2_RTI_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gaf3611e92559b33f0283377608aadda67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42dad60628fc0423fbc06da636807b28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga42dad60628fc0423fbc06da636807b28">TISCI_DEV_RTI2_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga42dad60628fc0423fbc06da636807b28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe0f3a4639b3fd26de80bf75b36f16bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gabe0f3a4639b3fd26de80bf75b36f16bc">TISCI_DEV_RTI2_RTI_CLK_PARENT_CLK_32K_RC_SEL_OUT0</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gabe0f3a4639b3fd26de80bf75b36f16bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39366413194b96943a4c05ed7007258d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga39366413194b96943a4c05ed7007258d">TISCI_DEV_RTI2_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga39366413194b96943a4c05ed7007258d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e33e2cfea127f03d084eda32401e9d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga6e33e2cfea127f03d084eda32401e9d0">TISCI_DEV_RTI2_RTI_CLK_PARENT_MAIN_WWDTCLKN_SEL_OUT2_DIV_CLKOUT</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga6e33e2cfea127f03d084eda32401e9d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf1f52a112506ab46962c1b1d20314ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaaf1f52a112506ab46962c1b1d20314ee">TISCI_DEV_RTI2_VBUSP_CLK</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:gaaf1f52a112506ab46962c1b1d20314ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad14f2427dbcb84812c3c3e9aea55d7f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gad14f2427dbcb84812c3c3e9aea55d7f6">TISCI_DEV_RTI3_RTI_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gad14f2427dbcb84812c3c3e9aea55d7f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fbdde524983b89fb8cdd90cdafa8048"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga0fbdde524983b89fb8cdd90cdafa8048">TISCI_DEV_RTI3_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga0fbdde524983b89fb8cdd90cdafa8048"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f589eba0d3808df1bad2b5369e6025b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga2f589eba0d3808df1bad2b5369e6025b">TISCI_DEV_RTI3_RTI_CLK_PARENT_CLK_32K_RC_SEL_OUT0</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga2f589eba0d3808df1bad2b5369e6025b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga607b5ec554f540340469a916f7134e8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga607b5ec554f540340469a916f7134e8f">TISCI_DEV_RTI3_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga607b5ec554f540340469a916f7134e8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b1497dd8bfb041992ad299550b1814c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga1b1497dd8bfb041992ad299550b1814c">TISCI_DEV_RTI3_RTI_CLK_PARENT_MAIN_WWDTCLKN_SEL_OUT3_DIV_CLKOUT</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga1b1497dd8bfb041992ad299550b1814c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45617ba56584488fd1f794149e0b5493"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga45617ba56584488fd1f794149e0b5493">TISCI_DEV_RTI3_VBUSP_CLK</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga45617ba56584488fd1f794149e0b5493"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a6f72ea1faab0ac74f34a69e452b663"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga4a6f72ea1faab0ac74f34a69e452b663">TISCI_DEV_RTI15_RTI_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga4a6f72ea1faab0ac74f34a69e452b663"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ea490497c9616bb64b76debbb5c092f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga5ea490497c9616bb64b76debbb5c092f">TISCI_DEV_RTI15_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga5ea490497c9616bb64b76debbb5c092f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c38db6d2c94da53ba7a5a6716d1c794"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga8c38db6d2c94da53ba7a5a6716d1c794">TISCI_DEV_RTI15_RTI_CLK_PARENT_CLK_32K_RC_SEL_OUT0</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga8c38db6d2c94da53ba7a5a6716d1c794"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d0499652f3308954b113e7897aaa901"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga5d0499652f3308954b113e7897aaa901">TISCI_DEV_RTI15_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga5d0499652f3308954b113e7897aaa901"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b4944409a5658a639f6386da582a467"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga5b4944409a5658a639f6386da582a467">TISCI_DEV_RTI15_RTI_CLK_PARENT_MAIN_WWDTCLKN_SEL_OUT4_DIV_CLKOUT</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga5b4944409a5658a639f6386da582a467"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa95ee863b8cd212ddc675316cff1e592"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaa95ee863b8cd212ddc675316cff1e592">TISCI_DEV_RTI15_VBUSP_CLK</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:gaa95ee863b8cd212ddc675316cff1e592"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59ff9a3d1babf9b017bf82cdf739ea73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga59ff9a3d1babf9b017bf82cdf739ea73">TISCI_DEV_MCU_RTI0_RTI_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga59ff9a3d1babf9b017bf82cdf739ea73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f0cd111f4f3c573fb623d40a978340e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga9f0cd111f4f3c573fb623d40a978340e">TISCI_DEV_MCU_RTI0_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga9f0cd111f4f3c573fb623d40a978340e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga543881aebac4adec10c620323d565480"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga543881aebac4adec10c620323d565480">TISCI_DEV_MCU_RTI0_RTI_CLK_PARENT_CLK_32K_RC_SEL_OUT0</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga543881aebac4adec10c620323d565480"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65c45d47c6b83bac4febc9c2cdf6871e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga65c45d47c6b83bac4febc9c2cdf6871e">TISCI_DEV_MCU_RTI0_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga65c45d47c6b83bac4febc9c2cdf6871e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf4b509adf2ac36883ec2e37ab5ed2fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gacf4b509adf2ac36883ec2e37ab5ed2fb">TISCI_DEV_MCU_RTI0_RTI_CLK_PARENT_MCU_WWDTCLK_SEL_DIV_CLKOUT</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:gacf4b509adf2ac36883ec2e37ab5ed2fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f5376b8dc611c11bd9ab248a685bb9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga8f5376b8dc611c11bd9ab248a685bb9d">TISCI_DEV_MCU_RTI0_VBUSP_CLK</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga8f5376b8dc611c11bd9ab248a685bb9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4407a8ce734d248f49c60822d698b41c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga4407a8ce734d248f49c60822d698b41c">TISCI_DEV_WKUP_RTI0_RTI_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga4407a8ce734d248f49c60822d698b41c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae39019a3b6578a50e496f68ebd65ab70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gae39019a3b6578a50e496f68ebd65ab70">TISCI_DEV_WKUP_RTI0_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gae39019a3b6578a50e496f68ebd65ab70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga112a6f98ff0b2e540f55bb3eef3cd963"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga112a6f98ff0b2e540f55bb3eef3cd963">TISCI_DEV_WKUP_RTI0_RTI_CLK_PARENT_CLK_32K_RC_SEL_OUT0</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga112a6f98ff0b2e540f55bb3eef3cd963"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad214e6754c58f5fa6e50864a3a8604fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gad214e6754c58f5fa6e50864a3a8604fb">TISCI_DEV_WKUP_RTI0_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:gad214e6754c58f5fa6e50864a3a8604fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac301dfb52a0d42d52f3e46e2474a2fb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gac301dfb52a0d42d52f3e46e2474a2fb3">TISCI_DEV_WKUP_RTI0_RTI_CLK_PARENT_WKUP_WWDTCLK_SEL_DIV_CLKOUT</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:gac301dfb52a0d42d52f3e46e2474a2fb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga166b6b2a4a111b9361180232f0312d6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga166b6b2a4a111b9361180232f0312d6d">TISCI_DEV_WKUP_RTI0_VBUSP_CLK</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga166b6b2a4a111b9361180232f0312d6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae959c1c941f26f36e2c4ffd293f40770"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gae959c1c941f26f36e2c4ffd293f40770">TISCI_DEV_WKUP_RTI0_VBUSP_CLK_PARENT_HSDIV1_16FFT_MAIN_15_HSDIVOUT0_CLK</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:gae959c1c941f26f36e2c4ffd293f40770"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd59b4acc0c8194a1bde97ba98c415aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gadd59b4acc0c8194a1bde97ba98c415aa">TISCI_DEV_WKUP_RTI0_VBUSP_CLK_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT0_CLK</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:gadd59b4acc0c8194a1bde97ba98c415aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad092089abc8f263de98b629934eb91a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gad092089abc8f263de98b629934eb91a3">TISCI_DEV_A53SS0_CORE_0_A53_CORE0_ARM_CLK_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gad092089abc8f263de98b629934eb91a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga999987aec04294e1b6b8f2af89730602"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga999987aec04294e1b6b8f2af89730602">TISCI_DEV_A53SS0_CORE_1_A53_CORE1_ARM_CLK_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga999987aec04294e1b6b8f2af89730602"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c6dd74bd841fbf1e1b6e5f5d58095f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga7c6dd74bd841fbf1e1b6e5f5d58095f7">TISCI_DEV_A53SS0_CORE_2_A53_CORE2_ARM_CLK_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga7c6dd74bd841fbf1e1b6e5f5d58095f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac264f0ed319fdebe365aec483089926f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gac264f0ed319fdebe365aec483089926f">TISCI_DEV_A53SS0_CORE_3_A53_CORE3_ARM_CLK_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gac264f0ed319fdebe365aec483089926f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf493d3abe68e9fe240d4a8d5d6d9095f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaf493d3abe68e9fe240d4a8d5d6d9095f">TISCI_DEV_A53SS0_A53_DIVH_CLK4_OBSCLK_OUT_CLK</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gaf493d3abe68e9fe240d4a8d5d6d9095f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabada43ab91f6a55b79e5ea3c1e5a4033"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gabada43ab91f6a55b79e5ea3c1e5a4033">TISCI_DEV_A53SS0_COREPAC_ARM_CLK_CLK</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:gabada43ab91f6a55b79e5ea3c1e5a4033"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe9290b3c163da25c21a57e4351146f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gabe9290b3c163da25c21a57e4351146f5">TISCI_DEV_A53SS0_PLL_CTRL_CLK</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:gabe9290b3c163da25c21a57e4351146f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6db6c5333fb1a0a653c48ce0e9adc1c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga6db6c5333fb1a0a653c48ce0e9adc1c9">TISCI_DEV_A53_RS_BW_LIMITER0_CLK_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga6db6c5333fb1a0a653c48ce0e9adc1c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6a2f92f7a6adf3f330c69159383af62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gae6a2f92f7a6adf3f330c69159383af62">TISCI_DEV_A53_WS_BW_LIMITER1_CLK_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gae6a2f92f7a6adf3f330c69159383af62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3e52d33698e5d14831dc4faafb49610"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaa3e52d33698e5d14831dc4faafb49610">TISCI_DEV_DDR16SS0_DDRSS_DDR_PLL_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gaa3e52d33698e5d14831dc4faafb49610"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98f8aea498247691bfc648eb71801829"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga98f8aea498247691bfc648eb71801829">TISCI_DEV_DDR16SS0_DDRSS_TCK</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga98f8aea498247691bfc648eb71801829"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5637438709cc9ea5641e2caee971b0c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga5637438709cc9ea5641e2caee971b0c8">TISCI_DEV_DDR16SS0_PLL_CTRL_CLK</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga5637438709cc9ea5641e2caee971b0c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb6aee3002e76d682286d1bab15803aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gafb6aee3002e76d682286d1bab15803aa">TISCI_DEV_DEBUGSS0_CFG_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gafb6aee3002e76d682286d1bab15803aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa853db15433cfd83a5b1be1746e9824"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gafa853db15433cfd83a5b1be1746e9824">TISCI_DEV_DEBUGSS0_DBG_CLK</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gafa853db15433cfd83a5b1be1746e9824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ae8f8a35fd81e9c4acb03a285c54381"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga8ae8f8a35fd81e9c4acb03a285c54381">TISCI_DEV_DEBUGSS0_SYS_CLK</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga8ae8f8a35fd81e9c4acb03a285c54381"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5817584a6ef648c0f959cad5404496cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga5817584a6ef648c0f959cad5404496cb">TISCI_DEV_WKUP_DEEPSLEEP_SOURCES0_CLK_12M_RC_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga5817584a6ef648c0f959cad5404496cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5360725f87f8ece657ad94ad5d101a01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga5360725f87f8ece657ad94ad5d101a01">TISCI_DEV_GPU_RS_BW_LIMITER2_CLK_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga5360725f87f8ece657ad94ad5d101a01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga245d4b74a5b9c227da02edc94434e88b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga245d4b74a5b9c227da02edc94434e88b">TISCI_DEV_GPU_WS_BW_LIMITER3_CLK_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga245d4b74a5b9c227da02edc94434e88b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad655b40bab11f9a9243b9cb9ede0c25e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gad655b40bab11f9a9243b9cb9ede0c25e">TISCI_DEV_PSC0_FW_0_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gad655b40bab11f9a9243b9cb9ede0c25e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b6295d45f982f5364a68364b6e5f553"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga1b6295d45f982f5364a68364b6e5f553">TISCI_DEV_PSC0_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga1b6295d45f982f5364a68364b6e5f553"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga868207986f6ada78671570f21352145c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga868207986f6ada78671570f21352145c">TISCI_DEV_PSC0_SLOW_CLK</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga868207986f6ada78671570f21352145c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6778c10b09294cf2b7645298004f2bbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga6778c10b09294cf2b7645298004f2bbd">TISCI_DEV_MCU_MCU_16FF0_PLL_CTRL_MCU_CLK24_CLK</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga6778c10b09294cf2b7645298004f2bbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9329409f663f530335fc3728c8538a13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga9329409f663f530335fc3728c8538a13">TISCI_DEV_WKUP_PSC0_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga9329409f663f530335fc3728c8538a13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae07694a72c35e9b599923f6e036d8f60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gae07694a72c35e9b599923f6e036d8f60">TISCI_DEV_WKUP_PSC0_SLOW_CLK</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gae07694a72c35e9b599923f6e036d8f60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56a041eb1751222aeeef4e3252392e15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga56a041eb1751222aeeef4e3252392e15">TISCI_DEV_HSM0_DAP_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga56a041eb1751222aeeef4e3252392e15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13bc478eee1d2e4c708e4420908b1413"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga13bc478eee1d2e4c708e4420908b1413">TISCI_DEV_MCSPI0_CLKSPIREF_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga13bc478eee1d2e4c708e4420908b1413"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4284c4921bd458313d8bc3c3968e7be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gad4284c4921bd458313d8bc3c3968e7be">TISCI_DEV_MCSPI0_IO_CLKSPIO_CLK</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gad4284c4921bd458313d8bc3c3968e7be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58fb48a66f05d849e7b99300fb60e659"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga58fb48a66f05d849e7b99300fb60e659">TISCI_DEV_MCSPI0_VBUSP_CLK</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga58fb48a66f05d849e7b99300fb60e659"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadac2540fe4c1a3ef52ca8ab8d04532d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gadac2540fe4c1a3ef52ca8ab8d04532d4">TISCI_DEV_MCSPI0_IO_CLKSPII_CLK</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:gadac2540fe4c1a3ef52ca8ab8d04532d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf524edc2f1425d63047be0865f845d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gabf524edc2f1425d63047be0865f845d5">TISCI_DEV_MCSPI0_IO_CLKSPII_CLK_PARENT_BOARD_0_SPI0_CLK_OUT</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:gabf524edc2f1425d63047be0865f845d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfa2949c8367bed6abdc3d36b1e1325d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gacfa2949c8367bed6abdc3d36b1e1325d">TISCI_DEV_MCSPI0_IO_CLKSPII_CLK_PARENT_SPI_MAIN_0_IO_CLKSPIO_CLK</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:gacfa2949c8367bed6abdc3d36b1e1325d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6e0b64b14d0dda83042ed13dcd3706a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gad6e0b64b14d0dda83042ed13dcd3706a">TISCI_DEV_MCSPI1_CLKSPIREF_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gad6e0b64b14d0dda83042ed13dcd3706a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa407ec170c7e82b37bb9e46b25da0db9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaa407ec170c7e82b37bb9e46b25da0db9">TISCI_DEV_MCSPI1_IO_CLKSPIO_CLK</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gaa407ec170c7e82b37bb9e46b25da0db9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafac986a92c4f421c337de3a5581ad339"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gafac986a92c4f421c337de3a5581ad339">TISCI_DEV_MCSPI1_VBUSP_CLK</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gafac986a92c4f421c337de3a5581ad339"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3069526f442f576553aed1d6afe56453"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga3069526f442f576553aed1d6afe56453">TISCI_DEV_MCSPI1_IO_CLKSPII_CLK</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga3069526f442f576553aed1d6afe56453"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3f350e6454a126b252e76f6080122ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gae3f350e6454a126b252e76f6080122ff">TISCI_DEV_MCSPI1_IO_CLKSPII_CLK_PARENT_BOARD_0_SPI1_CLK_OUT</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:gae3f350e6454a126b252e76f6080122ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga177c770d211dd9a5b562142ea74b2e74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga177c770d211dd9a5b562142ea74b2e74">TISCI_DEV_MCSPI1_IO_CLKSPII_CLK_PARENT_SPI_MAIN_1_IO_CLKSPIO_CLK</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga177c770d211dd9a5b562142ea74b2e74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f6b1b47efd612873029358d5df0d483"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga0f6b1b47efd612873029358d5df0d483">TISCI_DEV_MCSPI2_CLKSPIREF_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga0f6b1b47efd612873029358d5df0d483"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga559e57729c80538fa687b7c0775da0b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga559e57729c80538fa687b7c0775da0b8">TISCI_DEV_MCSPI2_IO_CLKSPIO_CLK</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga559e57729c80538fa687b7c0775da0b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27eb14bf5e6f7a5d022048eb3cf1cafc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga27eb14bf5e6f7a5d022048eb3cf1cafc">TISCI_DEV_MCSPI2_VBUSP_CLK</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga27eb14bf5e6f7a5d022048eb3cf1cafc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedb34b83b13788ec07360b55a3cb5e0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaedb34b83b13788ec07360b55a3cb5e0c">TISCI_DEV_MCSPI2_IO_CLKSPII_CLK</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:gaedb34b83b13788ec07360b55a3cb5e0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6650a11579b3b2d36cfec4cbe498865"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gac6650a11579b3b2d36cfec4cbe498865">TISCI_DEV_MCSPI2_IO_CLKSPII_CLK_PARENT_BOARD_0_SPI2_CLK_OUT</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:gac6650a11579b3b2d36cfec4cbe498865"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ae7242deffe9a365cba1052d98ca117"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga6ae7242deffe9a365cba1052d98ca117">TISCI_DEV_MCSPI2_IO_CLKSPII_CLK_PARENT_SPI_MAIN_2_IO_CLKSPIO_CLK</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga6ae7242deffe9a365cba1052d98ca117"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95da21f9d8ab9b27d012e5438fe55b7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga95da21f9d8ab9b27d012e5438fe55b7b">TISCI_DEV_MCU_MCSPI0_CLKSPIREF_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga95da21f9d8ab9b27d012e5438fe55b7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f8fb1a41ec762b17175bc0800287659"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga9f8fb1a41ec762b17175bc0800287659">TISCI_DEV_MCU_MCSPI0_IO_CLKSPIO_CLK</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga9f8fb1a41ec762b17175bc0800287659"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0578f8bdbda43ec4d857a5cde819829a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga0578f8bdbda43ec4d857a5cde819829a">TISCI_DEV_MCU_MCSPI0_VBUSP_CLK</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga0578f8bdbda43ec4d857a5cde819829a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad047e2eaa5a5c5b6e4a25dbc3f2a59d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaad047e2eaa5a5c5b6e4a25dbc3f2a59d">TISCI_DEV_MCU_MCSPI0_IO_CLKSPII_CLK</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:gaad047e2eaa5a5c5b6e4a25dbc3f2a59d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8959e0b55d7a510db0688050154fe739"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga8959e0b55d7a510db0688050154fe739">TISCI_DEV_MCU_MCSPI0_IO_CLKSPII_CLK_PARENT_BOARD_0_MCU_SPI0_CLK_OUT</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga8959e0b55d7a510db0688050154fe739"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2c32d7b2d7881b9764e853dbfa0a41b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gac2c32d7b2d7881b9764e853dbfa0a41b">TISCI_DEV_MCU_MCSPI0_IO_CLKSPII_CLK_PARENT_SPI_MCU_0_IO_CLKSPIO_CLK</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:gac2c32d7b2d7881b9764e853dbfa0a41b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3268503359aa53a943cd40139e412b38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga3268503359aa53a943cd40139e412b38">TISCI_DEV_MCU_MCSPI1_CLKSPIREF_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga3268503359aa53a943cd40139e412b38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c50663ab6f719b29120f3e614e60461"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga0c50663ab6f719b29120f3e614e60461">TISCI_DEV_MCU_MCSPI1_IO_CLKSPIO_CLK</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga0c50663ab6f719b29120f3e614e60461"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bd3a6e71fd7f004643ff26a41cdacc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga8bd3a6e71fd7f004643ff26a41cdacc4">TISCI_DEV_MCU_MCSPI1_VBUSP_CLK</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga8bd3a6e71fd7f004643ff26a41cdacc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5293fa16e60c3fe36597338fc4bb39a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaa5293fa16e60c3fe36597338fc4bb39a">TISCI_DEV_MCU_MCSPI1_IO_CLKSPII_CLK</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:gaa5293fa16e60c3fe36597338fc4bb39a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae85a11cd7599c803fa3fd59a5a695746"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gae85a11cd7599c803fa3fd59a5a695746">TISCI_DEV_MCU_MCSPI1_IO_CLKSPII_CLK_PARENT_BOARD_0_MCU_SPI1_CLK_OUT</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:gae85a11cd7599c803fa3fd59a5a695746"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga630cae520fdddec10841d7a914e9203d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga630cae520fdddec10841d7a914e9203d">TISCI_DEV_MCU_MCSPI1_IO_CLKSPII_CLK_PARENT_SPI_MCU_1_IO_CLKSPIO_CLK</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga630cae520fdddec10841d7a914e9203d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66a659caf63111b8fb06ba70907f7626"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga66a659caf63111b8fb06ba70907f7626">TISCI_DEV_SPINLOCK0_VCLK_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga66a659caf63111b8fb06ba70907f7626"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c1eb273b5d67729c130c674742ac37f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga4c1eb273b5d67729c130c674742ac37f">TISCI_DEV_UART0_FCLK_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga4c1eb273b5d67729c130c674742ac37f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga139b159e05e8a3a0bcf8f8b8c718975f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga139b159e05e8a3a0bcf8f8b8c718975f">TISCI_DEV_UART0_FCLK_CLK_PARENT_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT0</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga139b159e05e8a3a0bcf8f8b8c718975f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6cb66f830e87323c754361f6a424b2be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga6cb66f830e87323c754361f6a424b2be">TISCI_DEV_UART0_FCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT1_CLK</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga6cb66f830e87323c754361f6a424b2be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab46f0c27d8e854b0608211dc76ab41d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gab46f0c27d8e854b0608211dc76ab41d3">TISCI_DEV_UART0_VBUSP_CLK</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:gab46f0c27d8e854b0608211dc76ab41d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e33f70b8b53267e0eefbed199a3ef72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga1e33f70b8b53267e0eefbed199a3ef72">TISCI_DEV_UART1_FCLK_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga1e33f70b8b53267e0eefbed199a3ef72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9a2955468a37d6e1336eddb925d5b28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gad9a2955468a37d6e1336eddb925d5b28">TISCI_DEV_UART1_FCLK_CLK_PARENT_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT1</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gad9a2955468a37d6e1336eddb925d5b28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7450669633f97d3162ede9b5dfc4a88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gac7450669633f97d3162ede9b5dfc4a88">TISCI_DEV_UART1_FCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT1_CLK</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gac7450669633f97d3162ede9b5dfc4a88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd3681c5f6bf2e3d1616016d893c0fc1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gacd3681c5f6bf2e3d1616016d893c0fc1">TISCI_DEV_UART1_VBUSP_CLK</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:gacd3681c5f6bf2e3d1616016d893c0fc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga135f846f1d1e1fa1fe4bd98592faec7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga135f846f1d1e1fa1fe4bd98592faec7a">TISCI_DEV_UART2_FCLK_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga135f846f1d1e1fa1fe4bd98592faec7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab32ff700fc520bc02a7bfd0ea696ab41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gab32ff700fc520bc02a7bfd0ea696ab41">TISCI_DEV_UART2_FCLK_CLK_PARENT_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT2</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gab32ff700fc520bc02a7bfd0ea696ab41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabcc103ac06d9652c875eee902951ca1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gabcc103ac06d9652c875eee902951ca1a">TISCI_DEV_UART2_FCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT1_CLK</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gabcc103ac06d9652c875eee902951ca1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5cd3543b1dd76c6d9ea640cad3be498"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gae5cd3543b1dd76c6d9ea640cad3be498">TISCI_DEV_UART2_VBUSP_CLK</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:gae5cd3543b1dd76c6d9ea640cad3be498"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf550c20a2ac28fa571ac5c3d92632170"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaf550c20a2ac28fa571ac5c3d92632170">TISCI_DEV_UART3_FCLK_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gaf550c20a2ac28fa571ac5c3d92632170"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f28c1638bbc90757c7d3c1fbf023bbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga5f28c1638bbc90757c7d3c1fbf023bbf">TISCI_DEV_UART3_FCLK_CLK_PARENT_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT3</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga5f28c1638bbc90757c7d3c1fbf023bbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0319271900b3771b7a60d56007a2103"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaa0319271900b3771b7a60d56007a2103">TISCI_DEV_UART3_FCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT1_CLK</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gaa0319271900b3771b7a60d56007a2103"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0016fe9c4dd9dad3bd06c76021449d3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga0016fe9c4dd9dad3bd06c76021449d3c">TISCI_DEV_UART3_VBUSP_CLK</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga0016fe9c4dd9dad3bd06c76021449d3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6096c8182ded5681eae7bb509193d291"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga6096c8182ded5681eae7bb509193d291">TISCI_DEV_UART4_FCLK_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga6096c8182ded5681eae7bb509193d291"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa301a338a148e5d678ed231a17f0be0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaa301a338a148e5d678ed231a17f0be0a">TISCI_DEV_UART4_FCLK_CLK_PARENT_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT4</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gaa301a338a148e5d678ed231a17f0be0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ea875bd2e6e014694bc54ef8685d545"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga2ea875bd2e6e014694bc54ef8685d545">TISCI_DEV_UART4_FCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT1_CLK</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga2ea875bd2e6e014694bc54ef8685d545"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65c4fc436b6b29ea90cc209ff41a7fbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga65c4fc436b6b29ea90cc209ff41a7fbd">TISCI_DEV_UART4_VBUSP_CLK</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga65c4fc436b6b29ea90cc209ff41a7fbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga315bec82ddae0af1c76928933935e974"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga315bec82ddae0af1c76928933935e974">TISCI_DEV_UART5_FCLK_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga315bec82ddae0af1c76928933935e974"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e8f2597f3f6ff982cf2212568c8c44c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga7e8f2597f3f6ff982cf2212568c8c44c">TISCI_DEV_UART5_FCLK_CLK_PARENT_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT5</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga7e8f2597f3f6ff982cf2212568c8c44c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecbb9ddcfdde5478d39eac052b8be5c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaecbb9ddcfdde5478d39eac052b8be5c3">TISCI_DEV_UART5_FCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT1_CLK</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gaecbb9ddcfdde5478d39eac052b8be5c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae628d7c3c3fcc7497bd7e47b1531c105"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gae628d7c3c3fcc7497bd7e47b1531c105">TISCI_DEV_UART5_VBUSP_CLK</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:gae628d7c3c3fcc7497bd7e47b1531c105"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee54a2fb61af06fcde242d6d2b42e393"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaee54a2fb61af06fcde242d6d2b42e393">TISCI_DEV_UART6_FCLK_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gaee54a2fb61af06fcde242d6d2b42e393"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c0706e6b483e2aaac41cda1ab0a1d08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga3c0706e6b483e2aaac41cda1ab0a1d08">TISCI_DEV_UART6_FCLK_CLK_PARENT_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT6</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga3c0706e6b483e2aaac41cda1ab0a1d08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga305bcbbe0a95b5c5dcb501eaa7012645"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga305bcbbe0a95b5c5dcb501eaa7012645">TISCI_DEV_UART6_FCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT1_CLK</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga305bcbbe0a95b5c5dcb501eaa7012645"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ba455bdfd99c551427d2f6467ebfbc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga5ba455bdfd99c551427d2f6467ebfbc8">TISCI_DEV_UART6_VBUSP_CLK</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga5ba455bdfd99c551427d2f6467ebfbc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb53e451ebc51497f5e7479a5aa95e0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gacb53e451ebc51497f5e7479a5aa95e0a">TISCI_DEV_MCU_UART0_FCLK_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gacb53e451ebc51497f5e7479a5aa95e0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f2d0074772a2e2309f22c33b3ea6a83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga3f2d0074772a2e2309f22c33b3ea6a83">TISCI_DEV_MCU_UART0_VBUSP_CLK</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga3f2d0074772a2e2309f22c33b3ea6a83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae74368e8a71c49e8c72ebf6fd43cca03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gae74368e8a71c49e8c72ebf6fd43cca03">TISCI_DEV_WKUP_UART0_FCLK_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gae74368e8a71c49e8c72ebf6fd43cca03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ef24b3c1d740a11b8db5efce2ab1a92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga6ef24b3c1d740a11b8db5efce2ab1a92">TISCI_DEV_WKUP_UART0_VBUSP_CLK</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga6ef24b3c1d740a11b8db5efce2ab1a92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga750963885ac56e40653e76745db4bf2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga750963885ac56e40653e76745db4bf2d">TISCI_DEV_WKUP_UART0_VBUSP_CLK_PARENT_HSDIV1_16FFT_MAIN_15_HSDIVOUT0_CLK</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga750963885ac56e40653e76745db4bf2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga278110883a2f923b99d1a5acbc478015"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga278110883a2f923b99d1a5acbc478015">TISCI_DEV_WKUP_UART0_VBUSP_CLK_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT0_CLK</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga278110883a2f923b99d1a5acbc478015"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ba02563f6c5db75f76289414863d456"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga0ba02563f6c5db75f76289414863d456">TISCI_DEV_USB0_BUS_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga0ba02563f6c5db75f76289414863d456"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae1ef8ff9b64d4126df0101caebb0549"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaae1ef8ff9b64d4126df0101caebb0549">TISCI_DEV_USB0_CFG_CLK</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gaae1ef8ff9b64d4126df0101caebb0549"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc618869858dd83e4a4074f7d5ad30d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gafc618869858dd83e4a4074f7d5ad30d2">TISCI_DEV_USB0_USB2_APB_PCLK_CLK</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gafc618869858dd83e4a4074f7d5ad30d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga831904d774de0055e6af177a9a5f6315"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga831904d774de0055e6af177a9a5f6315">TISCI_DEV_USB0_USB2_REFCLOCK_CLK</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga831904d774de0055e6af177a9a5f6315"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffa08378f74efe691c06e8098ff6db73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaffa08378f74efe691c06e8098ff6db73">TISCI_DEV_USB0_USB2_REFCLOCK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:gaffa08378f74efe691c06e8098ff6db73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84d6e950d4f3b490e253f4a67a2c1f47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga84d6e950d4f3b490e253f4a67a2c1f47">TISCI_DEV_USB0_USB2_REFCLOCK_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT8_CLK</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga84d6e950d4f3b490e253f4a67a2c1f47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12d506e53e482105e1446ccbaee501a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga12d506e53e482105e1446ccbaee501a0">TISCI_DEV_USB0_USB2_TAP_TCK</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:ga12d506e53e482105e1446ccbaee501a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23ae25374acfe0f2b0b1f819676ff258"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga23ae25374acfe0f2b0b1f819676ff258">TISCI_DEV_USB1_BUS_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga23ae25374acfe0f2b0b1f819676ff258"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21d4d2137527a684054a4320f8f176ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga21d4d2137527a684054a4320f8f176ea">TISCI_DEV_USB1_CFG_CLK</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga21d4d2137527a684054a4320f8f176ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55c8c5a3e16a5e4117169cb5896de3b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga55c8c5a3e16a5e4117169cb5896de3b9">TISCI_DEV_USB1_USB2_APB_PCLK_CLK</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga55c8c5a3e16a5e4117169cb5896de3b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8087b16d5425df1af9cebd0fd306a883"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga8087b16d5425df1af9cebd0fd306a883">TISCI_DEV_USB1_USB2_REFCLOCK_CLK</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga8087b16d5425df1af9cebd0fd306a883"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ecda47c3ecd67d8be1c6aaca179f87b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga9ecda47c3ecd67d8be1c6aaca179f87b">TISCI_DEV_USB1_USB2_REFCLOCK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga9ecda47c3ecd67d8be1c6aaca179f87b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16af312d86509c1328328a25df531522"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga16af312d86509c1328328a25df531522">TISCI_DEV_USB1_USB2_REFCLOCK_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT8_CLK</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga16af312d86509c1328328a25df531522"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1d9bfc190702315e631fc566399c19e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gae1d9bfc190702315e631fc566399c19e">TISCI_DEV_USB1_USB2_TAP_TCK</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:gae1d9bfc190702315e631fc566399c19e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1370a18d8058ccce826f0f22f474dc2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gad1370a18d8058ccce826f0f22f474dc2">TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK0_IN</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gad1370a18d8058ccce826f0f22f474dc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98c1f652ae055803df8c45a9dc129c52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga98c1f652ae055803df8c45a9dc129c52">TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_MCASP_MAIN_0_MCASP_AHCLKR_POUT</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga98c1f652ae055803df8c45a9dc129c52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae9a60311e89ba6e3d9e3ba625922db0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaae9a60311e89ba6e3d9e3ba625922db0">TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_MCASP_MAIN_1_MCASP_AHCLKR_POUT</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gaae9a60311e89ba6e3d9e3ba625922db0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52d6d66df05e4470d77dbfbb3b584f84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga52d6d66df05e4470d77dbfbb3b584f84">TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_MCASP_MAIN_2_MCASP_AHCLKR_POUT</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga52d6d66df05e4470d77dbfbb3b584f84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaced0a7e05b861c8539ab5dc0de67c698"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaced0a7e05b861c8539ab5dc0de67c698">TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_MCASP_MAIN_0_MCASP_AHCLKX_POUT</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:gaced0a7e05b861c8539ab5dc0de67c698"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d113ed75fc584a024932adabbd80bcc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga4d113ed75fc584a024932adabbd80bcc">TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_MCASP_MAIN_1_MCASP_AHCLKX_POUT</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga4d113ed75fc584a024932adabbd80bcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e563427aecff98dfe34f7b0c60e2579"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga8e563427aecff98dfe34f7b0c60e2579">TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_MCASP_MAIN_2_MCASP_AHCLKX_POUT</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga8e563427aecff98dfe34f7b0c60e2579"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83bd22bfcd63f47ef41f4b9f03a49c96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga83bd22bfcd63f47ef41f4b9f03a49c96">TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_POSTDIV1_16FFT_MAIN_1_HSDIVOUT6_CLK</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga83bd22bfcd63f47ef41f4b9f03a49c96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae0b87a06dd25e8a374f7aaed89b5906"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaae0b87a06dd25e8a374f7aaed89b5906">TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT8_CLK</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:gaae0b87a06dd25e8a374f7aaed89b5906"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58daf258d2dfda8b4da12f207fc4919c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga58daf258d2dfda8b4da12f207fc4919c">TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK0_OUT</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:ga58daf258d2dfda8b4da12f207fc4919c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20c5f3421c46eac41a086ff983c213ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga20c5f3421c46eac41a086ff983c213ae">TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK1_IN</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:ga20c5f3421c46eac41a086ff983c213ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe9b92a4962cddb46626be5b2bed9ca4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gabe9b92a4962cddb46626be5b2bed9ca4">TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_MCASP_MAIN_0_MCASP_AHCLKR_POUT</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:gabe9b92a4962cddb46626be5b2bed9ca4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga759f90dbb52bf266cad876c243ea016b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga759f90dbb52bf266cad876c243ea016b">TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_MCASP_MAIN_1_MCASP_AHCLKR_POUT</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:ga759f90dbb52bf266cad876c243ea016b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a7a7fa674bbfe5e381d1ccbad244a38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga4a7a7fa674bbfe5e381d1ccbad244a38">TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_MCASP_MAIN_2_MCASP_AHCLKR_POUT</a>&#160;&#160;&#160;13</td></tr>
<tr class="separator:ga4a7a7fa674bbfe5e381d1ccbad244a38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1949ad28528d0f432e307eb669413b35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga1949ad28528d0f432e307eb669413b35">TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_MCASP_MAIN_0_MCASP_AHCLKX_POUT</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:ga1949ad28528d0f432e307eb669413b35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67e5cd5ee2e3011b91c81daf9b54fb49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga67e5cd5ee2e3011b91c81daf9b54fb49">TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_MCASP_MAIN_1_MCASP_AHCLKX_POUT</a>&#160;&#160;&#160;15</td></tr>
<tr class="separator:ga67e5cd5ee2e3011b91c81daf9b54fb49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b2dbd1884a8102b3d840bfe2b79e4a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga7b2dbd1884a8102b3d840bfe2b79e4a0">TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_MCASP_MAIN_2_MCASP_AHCLKX_POUT</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga7b2dbd1884a8102b3d840bfe2b79e4a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ac8a02afec36eae274bdf0499fc1b62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga3ac8a02afec36eae274bdf0499fc1b62">TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_POSTDIV1_16FFT_MAIN_1_HSDIVOUT6_CLK</a>&#160;&#160;&#160;17</td></tr>
<tr class="separator:ga3ac8a02afec36eae274bdf0499fc1b62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5527682df1ee74430a37785cd7ffc23d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga5527682df1ee74430a37785cd7ffc23d">TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT8_CLK</a>&#160;&#160;&#160;18</td></tr>
<tr class="separator:ga5527682df1ee74430a37785cd7ffc23d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d797d142434228879616a3190ed56b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga0d797d142434228879616a3190ed56b2">TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK1_OUT</a>&#160;&#160;&#160;19</td></tr>
<tr class="separator:ga0d797d142434228879616a3190ed56b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36410a603ac3ff508e64848a251577a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga36410a603ac3ff508e64848a251577a8">TISCI_DEV_BOARD0_CLKOUT0_IN</a>&#160;&#160;&#160;20</td></tr>
<tr class="separator:ga36410a603ac3ff508e64848a251577a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4af651a91fb7248ea986b2a4dfe4beb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga4af651a91fb7248ea986b2a4dfe4beb9">TISCI_DEV_BOARD0_CLKOUT0_IN_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT1_CLK5</a>&#160;&#160;&#160;21</td></tr>
<tr class="separator:ga4af651a91fb7248ea986b2a4dfe4beb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e56263822c790f3237edb1d7e59ee93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga8e56263822c790f3237edb1d7e59ee93">TISCI_DEV_BOARD0_CLKOUT0_IN_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT1_CLK10</a>&#160;&#160;&#160;22</td></tr>
<tr class="separator:ga8e56263822c790f3237edb1d7e59ee93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac040afeb9a6452bbebca78314017bab8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gac040afeb9a6452bbebca78314017bab8">TISCI_DEV_BOARD0_CP_GEMAC_CPTS0_RFT_CLK_OUT</a>&#160;&#160;&#160;23</td></tr>
<tr class="separator:gac040afeb9a6452bbebca78314017bab8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga778a254a35353d9674ed0c6ee65e73c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga778a254a35353d9674ed0c6ee65e73c7">TISCI_DEV_BOARD0_DDR0_CK0_IN</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:ga778a254a35353d9674ed0c6ee65e73c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8bc48a1748f2f4a25b613766554d12e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gae8bc48a1748f2f4a25b613766554d12e">TISCI_DEV_BOARD0_DDR0_CK0_N_IN</a>&#160;&#160;&#160;25</td></tr>
<tr class="separator:gae8bc48a1748f2f4a25b613766554d12e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c32d8f2a451f42dce0a33c272e1d15b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga5c32d8f2a451f42dce0a33c272e1d15b">TISCI_DEV_BOARD0_DDR0_CK0_OUT</a>&#160;&#160;&#160;27</td></tr>
<tr class="separator:ga5c32d8f2a451f42dce0a33c272e1d15b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabffbc2c392bb56168704a3de5ad73057"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gabffbc2c392bb56168704a3de5ad73057">TISCI_DEV_BOARD0_EXT_REFCLK1_OUT</a>&#160;&#160;&#160;33</td></tr>
<tr class="separator:gabffbc2c392bb56168704a3de5ad73057"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca18f3f6431c73acb958dfe017097026"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaca18f3f6431c73acb958dfe017097026">TISCI_DEV_BOARD0_GPMC0_CLKLB_IN</a>&#160;&#160;&#160;34</td></tr>
<tr class="separator:gaca18f3f6431c73acb958dfe017097026"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69ad3d090f142dafba910fece2963f61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga69ad3d090f142dafba910fece2963f61">TISCI_DEV_BOARD0_GPMC0_CLKLB_OUT</a>&#160;&#160;&#160;35</td></tr>
<tr class="separator:ga69ad3d090f142dafba910fece2963f61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b8c54c0a845536634923cf9c01c3425"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga4b8c54c0a845536634923cf9c01c3425">TISCI_DEV_BOARD0_GPMC0_CLK_IN</a>&#160;&#160;&#160;36</td></tr>
<tr class="separator:ga4b8c54c0a845536634923cf9c01c3425"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b849e4b5246e49c44bd219676c606ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga7b849e4b5246e49c44bd219676c606ab">TISCI_DEV_BOARD0_GPMC0_FCLK_MUX_IN</a>&#160;&#160;&#160;37</td></tr>
<tr class="separator:ga7b849e4b5246e49c44bd219676c606ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8abd0c8bb3e7c611d7be0ff797e28fed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga8abd0c8bb3e7c611d7be0ff797e28fed">TISCI_DEV_BOARD0_GPMC0_FCLK_MUX_IN_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT3_CLK</a>&#160;&#160;&#160;38</td></tr>
<tr class="separator:ga8abd0c8bb3e7c611d7be0ff797e28fed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4528977d5555a6a4db600f4c3032970"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gab4528977d5555a6a4db600f4c3032970">TISCI_DEV_BOARD0_GPMC0_FCLK_MUX_IN_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT7_CLK</a>&#160;&#160;&#160;39</td></tr>
<tr class="separator:gab4528977d5555a6a4db600f4c3032970"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a4cfddd4eea111bd71484dbd5676212"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga3a4cfddd4eea111bd71484dbd5676212">TISCI_DEV_BOARD0_I2C0_SCL_IN</a>&#160;&#160;&#160;40</td></tr>
<tr class="separator:ga3a4cfddd4eea111bd71484dbd5676212"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8cbdcb7871956bc3a7e0b3e64c036216"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga8cbdcb7871956bc3a7e0b3e64c036216">TISCI_DEV_BOARD0_I2C0_SCL_OUT</a>&#160;&#160;&#160;41</td></tr>
<tr class="separator:ga8cbdcb7871956bc3a7e0b3e64c036216"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga331ec46b67ec3dee4b315f0e92c88695"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga331ec46b67ec3dee4b315f0e92c88695">TISCI_DEV_BOARD0_I2C1_SCL_IN</a>&#160;&#160;&#160;42</td></tr>
<tr class="separator:ga331ec46b67ec3dee4b315f0e92c88695"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9534687b016ddef68053275c955b2001"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga9534687b016ddef68053275c955b2001">TISCI_DEV_BOARD0_I2C1_SCL_OUT</a>&#160;&#160;&#160;43</td></tr>
<tr class="separator:ga9534687b016ddef68053275c955b2001"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6cab3e17295588769fda1e2514acfbdd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga6cab3e17295588769fda1e2514acfbdd">TISCI_DEV_BOARD0_I2C2_SCL_IN</a>&#160;&#160;&#160;44</td></tr>
<tr class="separator:ga6cab3e17295588769fda1e2514acfbdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7dcd1077a252700a00a826eb511c7e3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga7dcd1077a252700a00a826eb511c7e3e">TISCI_DEV_BOARD0_I2C2_SCL_OUT</a>&#160;&#160;&#160;45</td></tr>
<tr class="separator:ga7dcd1077a252700a00a826eb511c7e3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac792028cb8f51636ba91c7fb356998fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gac792028cb8f51636ba91c7fb356998fe">TISCI_DEV_BOARD0_I2C3_SCL_IN</a>&#160;&#160;&#160;46</td></tr>
<tr class="separator:gac792028cb8f51636ba91c7fb356998fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3724cd81561e4bd697f6bbc8b5b48671"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga3724cd81561e4bd697f6bbc8b5b48671">TISCI_DEV_BOARD0_I2C3_SCL_OUT</a>&#160;&#160;&#160;47</td></tr>
<tr class="separator:ga3724cd81561e4bd697f6bbc8b5b48671"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57cb04ce073fd09f835ede4eaefd2e8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga57cb04ce073fd09f835ede4eaefd2e8b">TISCI_DEV_BOARD0_MCASP0_ACLKR_IN</a>&#160;&#160;&#160;49</td></tr>
<tr class="separator:ga57cb04ce073fd09f835ede4eaefd2e8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38ac895658457ba772ffd3bbe135cd8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga38ac895658457ba772ffd3bbe135cd8e">TISCI_DEV_BOARD0_MCASP0_ACLKR_OUT</a>&#160;&#160;&#160;50</td></tr>
<tr class="separator:ga38ac895658457ba772ffd3bbe135cd8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30cda1e51abecefb8d2134d82ea27fd9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga30cda1e51abecefb8d2134d82ea27fd9">TISCI_DEV_BOARD0_MCASP0_ACLKX_IN</a>&#160;&#160;&#160;51</td></tr>
<tr class="separator:ga30cda1e51abecefb8d2134d82ea27fd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f2688bf002a6c4ebb2d585c0fa3b56a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga7f2688bf002a6c4ebb2d585c0fa3b56a">TISCI_DEV_BOARD0_MCASP0_ACLKX_OUT</a>&#160;&#160;&#160;52</td></tr>
<tr class="separator:ga7f2688bf002a6c4ebb2d585c0fa3b56a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55683515b8218c6051e4de41883f02ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga55683515b8218c6051e4de41883f02ac">TISCI_DEV_BOARD0_MCASP0_AFSR_IN</a>&#160;&#160;&#160;53</td></tr>
<tr class="separator:ga55683515b8218c6051e4de41883f02ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffd5feec7f552c66433d99dc5a69ada9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaffd5feec7f552c66433d99dc5a69ada9">TISCI_DEV_BOARD0_MCASP0_AFSX_IN</a>&#160;&#160;&#160;54</td></tr>
<tr class="separator:gaffd5feec7f552c66433d99dc5a69ada9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91506260d8b6401a1dea9146ec378066"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga91506260d8b6401a1dea9146ec378066">TISCI_DEV_BOARD0_MCASP1_ACLKR_IN</a>&#160;&#160;&#160;55</td></tr>
<tr class="separator:ga91506260d8b6401a1dea9146ec378066"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad98132ea24c9072f13acfbf0c9670850"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gad98132ea24c9072f13acfbf0c9670850">TISCI_DEV_BOARD0_MCASP1_ACLKR_OUT</a>&#160;&#160;&#160;56</td></tr>
<tr class="separator:gad98132ea24c9072f13acfbf0c9670850"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c40d1abe52538e20a1aecaff7850399"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga6c40d1abe52538e20a1aecaff7850399">TISCI_DEV_BOARD0_MCASP1_ACLKX_IN</a>&#160;&#160;&#160;57</td></tr>
<tr class="separator:ga6c40d1abe52538e20a1aecaff7850399"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3bf19bb7af3f45a96f0e5297634aedb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gae3bf19bb7af3f45a96f0e5297634aedb">TISCI_DEV_BOARD0_MCASP1_ACLKX_OUT</a>&#160;&#160;&#160;58</td></tr>
<tr class="separator:gae3bf19bb7af3f45a96f0e5297634aedb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e5802e4d0e6fe7398c815b21c21ff76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga5e5802e4d0e6fe7398c815b21c21ff76">TISCI_DEV_BOARD0_MCASP1_AFSR_IN</a>&#160;&#160;&#160;59</td></tr>
<tr class="separator:ga5e5802e4d0e6fe7398c815b21c21ff76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga275d85ae8c748441043ce4333a6921de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga275d85ae8c748441043ce4333a6921de">TISCI_DEV_BOARD0_MCASP1_AFSX_IN</a>&#160;&#160;&#160;60</td></tr>
<tr class="separator:ga275d85ae8c748441043ce4333a6921de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6212f444bad40a194cc336bb04cb67f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gac6212f444bad40a194cc336bb04cb67f">TISCI_DEV_BOARD0_MCASP2_ACLKR_IN</a>&#160;&#160;&#160;61</td></tr>
<tr class="separator:gac6212f444bad40a194cc336bb04cb67f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa64364edf3d9af84d5fe6375cfcdc78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gafa64364edf3d9af84d5fe6375cfcdc78">TISCI_DEV_BOARD0_MCASP2_ACLKR_OUT</a>&#160;&#160;&#160;62</td></tr>
<tr class="separator:gafa64364edf3d9af84d5fe6375cfcdc78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a361cca8b0dc0cfa2afb27bf9030555"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga3a361cca8b0dc0cfa2afb27bf9030555">TISCI_DEV_BOARD0_MCASP2_ACLKX_IN</a>&#160;&#160;&#160;63</td></tr>
<tr class="separator:ga3a361cca8b0dc0cfa2afb27bf9030555"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga740f4130d31611f5eaea55d5796bf189"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga740f4130d31611f5eaea55d5796bf189">TISCI_DEV_BOARD0_MCASP2_ACLKX_OUT</a>&#160;&#160;&#160;64</td></tr>
<tr class="separator:ga740f4130d31611f5eaea55d5796bf189"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44f1ccce4efe20cf96496e0158ff9bc2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga44f1ccce4efe20cf96496e0158ff9bc2">TISCI_DEV_BOARD0_MCASP2_AFSR_IN</a>&#160;&#160;&#160;65</td></tr>
<tr class="separator:ga44f1ccce4efe20cf96496e0158ff9bc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9970c3cc5633ae99b23386bb40583410"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga9970c3cc5633ae99b23386bb40583410">TISCI_DEV_BOARD0_MCASP2_AFSX_IN</a>&#160;&#160;&#160;66</td></tr>
<tr class="separator:ga9970c3cc5633ae99b23386bb40583410"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ae5958cf39368dbe9629ab6bcbf1757"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga6ae5958cf39368dbe9629ab6bcbf1757">TISCI_DEV_BOARD0_MCU_EXT_REFCLK0_OUT</a>&#160;&#160;&#160;67</td></tr>
<tr class="separator:ga6ae5958cf39368dbe9629ab6bcbf1757"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5600889de5bcc875b2f43122babf46c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaa5600889de5bcc875b2f43122babf46c">TISCI_DEV_BOARD0_MCU_I2C0_SCL_IN</a>&#160;&#160;&#160;68</td></tr>
<tr class="separator:gaa5600889de5bcc875b2f43122babf46c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4fa2ea4345ea0ffd36be1eef364ac2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gab4fa2ea4345ea0ffd36be1eef364ac2b">TISCI_DEV_BOARD0_MCU_I2C0_SCL_OUT</a>&#160;&#160;&#160;69</td></tr>
<tr class="separator:gab4fa2ea4345ea0ffd36be1eef364ac2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd1af5ddb6d999e977bb6a41b8f25b0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gadd1af5ddb6d999e977bb6a41b8f25b0f">TISCI_DEV_BOARD0_MCU_OBSCLK0_IN</a>&#160;&#160;&#160;70</td></tr>
<tr class="separator:gadd1af5ddb6d999e977bb6a41b8f25b0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3413bf5297841c51279f803ec64d4dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gac3413bf5297841c51279f803ec64d4dd">TISCI_DEV_BOARD0_MCU_OBSCLK0_IN_PARENT_MCU_OBSCLK_DIV_OUT0</a>&#160;&#160;&#160;71</td></tr>
<tr class="separator:gac3413bf5297841c51279f803ec64d4dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40f06c6974c2fab5928f337ba054d6f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga40f06c6974c2fab5928f337ba054d6f6">TISCI_DEV_BOARD0_MCU_OBSCLK0_IN_PARENT_GLUELOGIC_HFOSC0_CLKOUT</a>&#160;&#160;&#160;72</td></tr>
<tr class="separator:ga40f06c6974c2fab5928f337ba054d6f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2c7d663ed531988eae944b6972922e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaa2c7d663ed531988eae944b6972922e9">TISCI_DEV_BOARD0_MCU_SPI0_CLK_IN</a>&#160;&#160;&#160;73</td></tr>
<tr class="separator:gaa2c7d663ed531988eae944b6972922e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e8313d7c6cd350ad1ad82e8eb82cd88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga5e8313d7c6cd350ad1ad82e8eb82cd88">TISCI_DEV_BOARD0_MCU_SPI0_CLK_OUT</a>&#160;&#160;&#160;74</td></tr>
<tr class="separator:ga5e8313d7c6cd350ad1ad82e8eb82cd88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga733d8c8269ba30558fa3e1c65ab5686b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga733d8c8269ba30558fa3e1c65ab5686b">TISCI_DEV_BOARD0_MCU_SPI1_CLK_IN</a>&#160;&#160;&#160;75</td></tr>
<tr class="separator:ga733d8c8269ba30558fa3e1c65ab5686b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa35fb7ed1e3a2180532a2ffbbab1114c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaa35fb7ed1e3a2180532a2ffbbab1114c">TISCI_DEV_BOARD0_MCU_SPI1_CLK_OUT</a>&#160;&#160;&#160;76</td></tr>
<tr class="separator:gaa35fb7ed1e3a2180532a2ffbbab1114c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ead3abbf3f5be2d37b632c2f2d14887"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga2ead3abbf3f5be2d37b632c2f2d14887">TISCI_DEV_BOARD0_MCU_SYSCLKOUT0_IN</a>&#160;&#160;&#160;77</td></tr>
<tr class="separator:ga2ead3abbf3f5be2d37b632c2f2d14887"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d97f4e5bd7e3f5950003d91c4f0535e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga9d97f4e5bd7e3f5950003d91c4f0535e">TISCI_DEV_BOARD0_MCU_TIMER_IO0_IN</a>&#160;&#160;&#160;78</td></tr>
<tr class="separator:ga9d97f4e5bd7e3f5950003d91c4f0535e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga882f07264663db5b344aae290d3d8dab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga882f07264663db5b344aae290d3d8dab">TISCI_DEV_BOARD0_MCU_TIMER_IO1_IN</a>&#160;&#160;&#160;79</td></tr>
<tr class="separator:ga882f07264663db5b344aae290d3d8dab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5dadc50807f45f336e149470d0573697"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga5dadc50807f45f336e149470d0573697">TISCI_DEV_BOARD0_MCU_TIMER_IO2_IN</a>&#160;&#160;&#160;80</td></tr>
<tr class="separator:ga5dadc50807f45f336e149470d0573697"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba696cace2de5331b722c8c0b17cfe47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaba696cace2de5331b722c8c0b17cfe47">TISCI_DEV_BOARD0_MCU_TIMER_IO3_IN</a>&#160;&#160;&#160;81</td></tr>
<tr class="separator:gaba696cace2de5331b722c8c0b17cfe47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad99397019ba2a828ee0b68dd9277c9ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gad99397019ba2a828ee0b68dd9277c9ac">TISCI_DEV_BOARD0_MDIO0_MDC_IN</a>&#160;&#160;&#160;82</td></tr>
<tr class="separator:gad99397019ba2a828ee0b68dd9277c9ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga153fa9e6ea1454f47c6c087ddf5f3d9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga153fa9e6ea1454f47c6c087ddf5f3d9d">TISCI_DEV_BOARD0_MMC0_CLKLB_IN</a>&#160;&#160;&#160;83</td></tr>
<tr class="separator:ga153fa9e6ea1454f47c6c087ddf5f3d9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga711d8c4fa4c61444ea6573e553d0c2f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga711d8c4fa4c61444ea6573e553d0c2f5">TISCI_DEV_BOARD0_MMC0_CLKLB_OUT</a>&#160;&#160;&#160;84</td></tr>
<tr class="separator:ga711d8c4fa4c61444ea6573e553d0c2f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6927cabe4e6a6eb01af178f0bf509864"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga6927cabe4e6a6eb01af178f0bf509864">TISCI_DEV_BOARD0_MMC0_CLK_OUT</a>&#160;&#160;&#160;86</td></tr>
<tr class="separator:ga6927cabe4e6a6eb01af178f0bf509864"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3ee31c07b0d26eba8fbef7d0a95cba4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gab3ee31c07b0d26eba8fbef7d0a95cba4">TISCI_DEV_BOARD0_MMC1_CLKLB_IN</a>&#160;&#160;&#160;87</td></tr>
<tr class="separator:gab3ee31c07b0d26eba8fbef7d0a95cba4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa3ab375c803a6ab14a909be4232ecf9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gafa3ab375c803a6ab14a909be4232ecf9">TISCI_DEV_BOARD0_MMC1_CLKLB_OUT</a>&#160;&#160;&#160;88</td></tr>
<tr class="separator:gafa3ab375c803a6ab14a909be4232ecf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8de64f9b3cc828c7f1bcd4c0ad185831"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga8de64f9b3cc828c7f1bcd4c0ad185831">TISCI_DEV_BOARD0_MMC1_CLK_IN</a>&#160;&#160;&#160;89</td></tr>
<tr class="separator:ga8de64f9b3cc828c7f1bcd4c0ad185831"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81b1a83cf0ee43804a572ce71b8a81f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga81b1a83cf0ee43804a572ce71b8a81f6">TISCI_DEV_BOARD0_MMC1_CLK_OUT</a>&#160;&#160;&#160;90</td></tr>
<tr class="separator:ga81b1a83cf0ee43804a572ce71b8a81f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f4a95f1323eaf5bd7d2f341d7a16d1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga5f4a95f1323eaf5bd7d2f341d7a16d1b">TISCI_DEV_BOARD0_MMC2_CLKLB_IN</a>&#160;&#160;&#160;91</td></tr>
<tr class="separator:ga5f4a95f1323eaf5bd7d2f341d7a16d1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga350b3aebb50fb3544df1dbbc48487146"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga350b3aebb50fb3544df1dbbc48487146">TISCI_DEV_BOARD0_MMC2_CLKLB_OUT</a>&#160;&#160;&#160;92</td></tr>
<tr class="separator:ga350b3aebb50fb3544df1dbbc48487146"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0dc10b2d9e402e809d0d3fc5551570df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga0dc10b2d9e402e809d0d3fc5551570df">TISCI_DEV_BOARD0_MMC2_CLK_IN</a>&#160;&#160;&#160;93</td></tr>
<tr class="separator:ga0dc10b2d9e402e809d0d3fc5551570df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ecc8b2e75861b53170003277b9108e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga0ecc8b2e75861b53170003277b9108e4">TISCI_DEV_BOARD0_MMC2_CLK_OUT</a>&#160;&#160;&#160;94</td></tr>
<tr class="separator:ga0ecc8b2e75861b53170003277b9108e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24bef5dffb879c1b95a3216866cd2a3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga24bef5dffb879c1b95a3216866cd2a3d">TISCI_DEV_BOARD0_OBSCLK0_IN</a>&#160;&#160;&#160;95</td></tr>
<tr class="separator:ga24bef5dffb879c1b95a3216866cd2a3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7522875e5d5156b864d37c685c05caf6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga7522875e5d5156b864d37c685c05caf6">TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT0_CLK</a>&#160;&#160;&#160;96</td></tr>
<tr class="separator:ga7522875e5d5156b864d37c685c05caf6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cdf68d4e28fa3d29e5afe4193dfe726"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga2cdf68d4e28fa3d29e5afe4193dfe726">TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT0_CLK</a>&#160;&#160;&#160;97</td></tr>
<tr class="separator:ga2cdf68d4e28fa3d29e5afe4193dfe726"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a30f611509a0c387cb1ecd183d658a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga9a30f611509a0c387cb1ecd183d658a0">TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT0_CLK</a>&#160;&#160;&#160;98</td></tr>
<tr class="separator:ga9a30f611509a0c387cb1ecd183d658a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f0e08d8e9dd808d3c3d0fba03d65d8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga3f0e08d8e9dd808d3c3d0fba03d65d8f">TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_SAM62_A53_512KB_WRAP_MAIN_0_ARM_COREPACK_0_A53_DIVH_CLK4_OBSCLK_OUT_CLK</a>&#160;&#160;&#160;99</td></tr>
<tr class="separator:ga3f0e08d8e9dd808d3c3d0fba03d65d8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8259f596c95fad901d91ba73e4bc73b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga8259f596c95fad901d91ba73e4bc73b5">TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV0_16FFT_MAIN_12_HSDIVOUT0_CLK</a>&#160;&#160;&#160;100</td></tr>
<tr class="separator:ga8259f596c95fad901d91ba73e4bc73b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26ca9deb4a0ab0769e93690e1a896f6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga26ca9deb4a0ab0769e93690e1a896f6d">TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_GLUELOGIC_RCOSC_CLKOUT</a>&#160;&#160;&#160;101</td></tr>
<tr class="separator:ga26ca9deb4a0ab0769e93690e1a896f6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab49a8b0f79ff1f2cf28a805657cc55e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gab49a8b0f79ff1f2cf28a805657cc55e9">TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK8</a>&#160;&#160;&#160;102</td></tr>
<tr class="separator:gab49a8b0f79ff1f2cf28a805657cc55e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga800ab4842340a7dab30bb824f1f32b5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga800ab4842340a7dab30bb824f1f32b5c">TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT0_CLK_DUP0</a>&#160;&#160;&#160;103</td></tr>
<tr class="separator:ga800ab4842340a7dab30bb824f1f32b5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga352fab942983f0c3fa92683f99687ddc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga352fab942983f0c3fa92683f99687ddc">TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_GLUELOGIC_HFOSC0_CLKOUT</a>&#160;&#160;&#160;104</td></tr>
<tr class="separator:ga352fab942983f0c3fa92683f99687ddc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9aa4ecbbb21903ec845db994e0d12e6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga9aa4ecbbb21903ec845db994e0d12e6b">TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_MAIN_OBSCLK0_MUX_SEL_DIV_CLKOUT</a>&#160;&#160;&#160;105</td></tr>
<tr class="separator:ga9aa4ecbbb21903ec845db994e0d12e6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac67c9cab3b223399bb7fcdc6f97bd2f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gac67c9cab3b223399bb7fcdc6f97bd2f8">TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0</a>&#160;&#160;&#160;106</td></tr>
<tr class="separator:gac67c9cab3b223399bb7fcdc6f97bd2f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9d7c5ddd5f24a889195fe386487c543"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gad9d7c5ddd5f24a889195fe386487c543">TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF1</a>&#160;&#160;&#160;107</td></tr>
<tr class="separator:gad9d7c5ddd5f24a889195fe386487c543"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f5083203db891841038f1abf3968743"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga1f5083203db891841038f1abf3968743">TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT0_CLK</a>&#160;&#160;&#160;108</td></tr>
<tr class="separator:ga1f5083203db891841038f1abf3968743"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac654138fdde3435e064734a9c6f633af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gac654138fdde3435e064734a9c6f633af">TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV1_16FFT_MAIN_15_HSDIVOUT0_CLK</a>&#160;&#160;&#160;109</td></tr>
<tr class="separator:gac654138fdde3435e064734a9c6f633af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf29d39ce49226d257b5113bf987b358c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaf29d39ce49226d257b5113bf987b358c">TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV0_16FFT_MAIN_16_HSDIVOUT0_CLK</a>&#160;&#160;&#160;110</td></tr>
<tr class="separator:gaf29d39ce49226d257b5113bf987b358c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d2d24d9c046a29910cc31089e59ac54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga1d2d24d9c046a29910cc31089e59ac54">TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV0_16FFT_MAIN_17_HSDIVOUT0_CLK</a>&#160;&#160;&#160;111</td></tr>
<tr class="separator:ga1d2d24d9c046a29910cc31089e59ac54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf2e5134ef31a11ce963b2dd7f5d64d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gabf2e5134ef31a11ce963b2dd7f5d64d3">TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK</a>&#160;&#160;&#160;112</td></tr>
<tr class="separator:gabf2e5134ef31a11ce963b2dd7f5d64d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87579c262e2698cbc7de73792fcd9745"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga87579c262e2698cbc7de73792fcd9745">TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_CLK_32K_RC_SEL_OUT0</a>&#160;&#160;&#160;113</td></tr>
<tr class="separator:ga87579c262e2698cbc7de73792fcd9745"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9440c2b9c0e4b8af0ba7ee4e4261c9ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga9440c2b9c0e4b8af0ba7ee4e4261c9ec">TISCI_DEV_BOARD0_OSPI0_DQS_OUT</a>&#160;&#160;&#160;128</td></tr>
<tr class="separator:ga9440c2b9c0e4b8af0ba7ee4e4261c9ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab796edd2a5f2f30e42be1ce7cecf9681"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gab796edd2a5f2f30e42be1ce7cecf9681">TISCI_DEV_BOARD0_OSPI0_LBCLKO_IN</a>&#160;&#160;&#160;129</td></tr>
<tr class="separator:gab796edd2a5f2f30e42be1ce7cecf9681"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2980fffcf3c63ea655f3e0e592b6d01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gab2980fffcf3c63ea655f3e0e592b6d01">TISCI_DEV_BOARD0_OSPI0_LBCLKO_OUT</a>&#160;&#160;&#160;130</td></tr>
<tr class="separator:gab2980fffcf3c63ea655f3e0e592b6d01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa8fe34a3bcdf0c63c3f83a3cab77ca3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaaa8fe34a3bcdf0c63c3f83a3cab77ca3">TISCI_DEV_BOARD0_RGMII1_RXC_OUT</a>&#160;&#160;&#160;131</td></tr>
<tr class="separator:gaaa8fe34a3bcdf0c63c3f83a3cab77ca3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf820bf002cb1d66a5b903e7945509f3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaf820bf002cb1d66a5b903e7945509f3e">TISCI_DEV_BOARD0_RGMII1_TXC_IN</a>&#160;&#160;&#160;132</td></tr>
<tr class="separator:gaf820bf002cb1d66a5b903e7945509f3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84ca9934a96c675db75e350a0b690216"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga84ca9934a96c675db75e350a0b690216">TISCI_DEV_BOARD0_RGMII1_TXC_OUT</a>&#160;&#160;&#160;133</td></tr>
<tr class="separator:ga84ca9934a96c675db75e350a0b690216"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06830588c9adb446188ad2dd2bae5227"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga06830588c9adb446188ad2dd2bae5227">TISCI_DEV_BOARD0_RGMII2_RXC_OUT</a>&#160;&#160;&#160;134</td></tr>
<tr class="separator:ga06830588c9adb446188ad2dd2bae5227"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga476162217cdc09cee0bab8dba22adda5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga476162217cdc09cee0bab8dba22adda5">TISCI_DEV_BOARD0_RGMII2_TXC_IN</a>&#160;&#160;&#160;135</td></tr>
<tr class="separator:ga476162217cdc09cee0bab8dba22adda5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8775cde31e588ff73a7734bcf19e72a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga8775cde31e588ff73a7734bcf19e72a6">TISCI_DEV_BOARD0_RGMII2_TXC_OUT</a>&#160;&#160;&#160;136</td></tr>
<tr class="separator:ga8775cde31e588ff73a7734bcf19e72a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a98d45d858731eb892a6dcd5542ec09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga2a98d45d858731eb892a6dcd5542ec09">TISCI_DEV_BOARD0_RMII1_REF_CLK_OUT</a>&#160;&#160;&#160;137</td></tr>
<tr class="separator:ga2a98d45d858731eb892a6dcd5542ec09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf74f8f38dced358697a49fe5c0633d0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaf74f8f38dced358697a49fe5c0633d0f">TISCI_DEV_BOARD0_RMII2_REF_CLK_OUT</a>&#160;&#160;&#160;138</td></tr>
<tr class="separator:gaf74f8f38dced358697a49fe5c0633d0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca1ef5d27a9b94289b9ea531f876244d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaca1ef5d27a9b94289b9ea531f876244d">TISCI_DEV_BOARD0_SPI0_CLK_IN</a>&#160;&#160;&#160;139</td></tr>
<tr class="separator:gaca1ef5d27a9b94289b9ea531f876244d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06fe58a8f52377d7e4b4a157d4830efe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga06fe58a8f52377d7e4b4a157d4830efe">TISCI_DEV_BOARD0_SPI0_CLK_OUT</a>&#160;&#160;&#160;140</td></tr>
<tr class="separator:ga06fe58a8f52377d7e4b4a157d4830efe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5653a0b25e4913af1bc8f3e41d4f4e9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga5653a0b25e4913af1bc8f3e41d4f4e9e">TISCI_DEV_BOARD0_SPI1_CLK_IN</a>&#160;&#160;&#160;141</td></tr>
<tr class="separator:ga5653a0b25e4913af1bc8f3e41d4f4e9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac67ddd39afe1806f67b49cc968b4d8ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gac67ddd39afe1806f67b49cc968b4d8ff">TISCI_DEV_BOARD0_SPI1_CLK_OUT</a>&#160;&#160;&#160;142</td></tr>
<tr class="separator:gac67ddd39afe1806f67b49cc968b4d8ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d255d27d5dd2eb8b3b2c7c3c5f0ca49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga0d255d27d5dd2eb8b3b2c7c3c5f0ca49">TISCI_DEV_BOARD0_SPI2_CLK_IN</a>&#160;&#160;&#160;143</td></tr>
<tr class="separator:ga0d255d27d5dd2eb8b3b2c7c3c5f0ca49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga470f06622bd9a81fcc83b65ebdb76c1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga470f06622bd9a81fcc83b65ebdb76c1e">TISCI_DEV_BOARD0_SPI2_CLK_OUT</a>&#160;&#160;&#160;144</td></tr>
<tr class="separator:ga470f06622bd9a81fcc83b65ebdb76c1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga399780a268a683e8b58859bfd9823b93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga399780a268a683e8b58859bfd9823b93">TISCI_DEV_BOARD0_SYSCLKOUT0_IN</a>&#160;&#160;&#160;145</td></tr>
<tr class="separator:ga399780a268a683e8b58859bfd9823b93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade263a150bcf452795b7e121af7abdb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gade263a150bcf452795b7e121af7abdb3">TISCI_DEV_BOARD0_TCK_OUT</a>&#160;&#160;&#160;146</td></tr>
<tr class="separator:gade263a150bcf452795b7e121af7abdb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6b19ebe7036d8055a9db630c51a0705"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaf6b19ebe7036d8055a9db630c51a0705">TISCI_DEV_BOARD0_TIMER_IO0_IN</a>&#160;&#160;&#160;147</td></tr>
<tr class="separator:gaf6b19ebe7036d8055a9db630c51a0705"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3cf353a0229d54a4cd438b0471e5c0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gab3cf353a0229d54a4cd438b0471e5c0f">TISCI_DEV_BOARD0_TIMER_IO1_IN</a>&#160;&#160;&#160;148</td></tr>
<tr class="separator:gab3cf353a0229d54a4cd438b0471e5c0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga932304e65ce916f61fdfc4f7462be4b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga932304e65ce916f61fdfc4f7462be4b2">TISCI_DEV_BOARD0_TIMER_IO2_IN</a>&#160;&#160;&#160;149</td></tr>
<tr class="separator:ga932304e65ce916f61fdfc4f7462be4b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1882ccf589b2f8ddac93ba8bc50139f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga1882ccf589b2f8ddac93ba8bc50139f8">TISCI_DEV_BOARD0_TIMER_IO3_IN</a>&#160;&#160;&#160;150</td></tr>
<tr class="separator:ga1882ccf589b2f8ddac93ba8bc50139f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6ff79169781edf6c2e285bfadfcb32e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gae6ff79169781edf6c2e285bfadfcb32e">TISCI_DEV_BOARD0_TIMER_IO4_IN</a>&#160;&#160;&#160;151</td></tr>
<tr class="separator:gae6ff79169781edf6c2e285bfadfcb32e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf1132e3a9a31c30f12ea4eff409f8d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gadf1132e3a9a31c30f12ea4eff409f8d2">TISCI_DEV_BOARD0_TIMER_IO5_IN</a>&#160;&#160;&#160;152</td></tr>
<tr class="separator:gadf1132e3a9a31c30f12ea4eff409f8d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac48a45268629788bc7c12fa848d70f6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gac48a45268629788bc7c12fa848d70f6d">TISCI_DEV_BOARD0_TIMER_IO6_IN</a>&#160;&#160;&#160;153</td></tr>
<tr class="separator:gac48a45268629788bc7c12fa848d70f6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed2b695a904f26eec7fcb60589b0583c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaed2b695a904f26eec7fcb60589b0583c">TISCI_DEV_BOARD0_TIMER_IO7_IN</a>&#160;&#160;&#160;154</td></tr>
<tr class="separator:gaed2b695a904f26eec7fcb60589b0583c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2767d10e2d3b90b7706601b92304678"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gab2767d10e2d3b90b7706601b92304678">TISCI_DEV_BOARD0_TRC_CLK_IN</a>&#160;&#160;&#160;155</td></tr>
<tr class="separator:gab2767d10e2d3b90b7706601b92304678"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ede68526cba79eb641ed2d87faebb56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga9ede68526cba79eb641ed2d87faebb56">TISCI_DEV_BOARD0_VOUT0_EXTPCLKIN_OUT</a>&#160;&#160;&#160;156</td></tr>
<tr class="separator:ga9ede68526cba79eb641ed2d87faebb56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b5e18a23e7915ef56a4f02bfe0d0dd9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga9b5e18a23e7915ef56a4f02bfe0d0dd9">TISCI_DEV_BOARD0_VOUT0_PCLK_IN</a>&#160;&#160;&#160;157</td></tr>
<tr class="separator:ga9b5e18a23e7915ef56a4f02bfe0d0dd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ec12616e338426f35c774de60a0ca75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga5ec12616e338426f35c774de60a0ca75">TISCI_DEV_BOARD0_WKUP_CLKOUT0_IN</a>&#160;&#160;&#160;158</td></tr>
<tr class="separator:ga5ec12616e338426f35c774de60a0ca75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8aa77ca33b4a828ddad4277ac66dee17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga8aa77ca33b4a828ddad4277ac66dee17">TISCI_DEV_BOARD0_WKUP_CLKOUT0_IN_PARENT_GLUELOGIC_HFOSC0_CLKOUT</a>&#160;&#160;&#160;159</td></tr>
<tr class="separator:ga8aa77ca33b4a828ddad4277ac66dee17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55d0a2f264bf05d5dcb619fbf3d994a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga55d0a2f264bf05d5dcb619fbf3d994a0">TISCI_DEV_BOARD0_WKUP_CLKOUT0_IN_PARENT_GLUELOGIC_LFOSC0_CLKOUT</a>&#160;&#160;&#160;160</td></tr>
<tr class="separator:ga55d0a2f264bf05d5dcb619fbf3d994a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91c245d4f9a0e5e4941742cdba0640b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga91c245d4f9a0e5e4941742cdba0640b9">TISCI_DEV_BOARD0_WKUP_CLKOUT0_IN_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT2_CLK</a>&#160;&#160;&#160;161</td></tr>
<tr class="separator:ga91c245d4f9a0e5e4941742cdba0640b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4eb33017a09c3f3e42651275733c678"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaf4eb33017a09c3f3e42651275733c678">TISCI_DEV_BOARD0_WKUP_CLKOUT0_IN_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT2_CLK</a>&#160;&#160;&#160;162</td></tr>
<tr class="separator:gaf4eb33017a09c3f3e42651275733c678"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga440bbeb374dc004b7fbd5680ef018800"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga440bbeb374dc004b7fbd5680ef018800">TISCI_DEV_BOARD0_WKUP_CLKOUT0_IN_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT9_CLK</a>&#160;&#160;&#160;163</td></tr>
<tr class="separator:ga440bbeb374dc004b7fbd5680ef018800"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff176b4f004e93eb962cdce62997491d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaff176b4f004e93eb962cdce62997491d">TISCI_DEV_BOARD0_WKUP_CLKOUT0_IN_PARENT_CLK_32K_RC_SEL_OUT0</a>&#160;&#160;&#160;164</td></tr>
<tr class="separator:gaff176b4f004e93eb962cdce62997491d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e32aa3f61984fc39d16e5e54034baad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga9e32aa3f61984fc39d16e5e54034baad">TISCI_DEV_BOARD0_WKUP_CLKOUT0_IN_PARENT_GLUELOGIC_RCOSC_CLKOUT</a>&#160;&#160;&#160;165</td></tr>
<tr class="separator:ga9e32aa3f61984fc39d16e5e54034baad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ef681ede89e65ab45dd14cfd2ce97a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga4ef681ede89e65ab45dd14cfd2ce97a5">TISCI_DEV_BOARD0_WKUP_CLKOUT0_IN_PARENT_GLUELOGIC_HFOSC0_CLKOUT_DUP0</a>&#160;&#160;&#160;166</td></tr>
<tr class="separator:ga4ef681ede89e65ab45dd14cfd2ce97a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37bf09ea7e79ab04ad4b2fdc901b1637"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga37bf09ea7e79ab04ad4b2fdc901b1637">TISCI_DEV_CLK_32K_RC_SEL_DEV_VD_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga37bf09ea7e79ab04ad4b2fdc901b1637"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac39e2e3dc24e124b177617da2b2d801"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaac39e2e3dc24e124b177617da2b2d801">TISCI_DEV_CLK_32K_RC_SEL_DEV_VD_CLK_PARENT_GLUELOGIC_RCOSC_CLK_1P0V_97P65K3</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gaac39e2e3dc24e124b177617da2b2d801"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb40fce047a6c3604a835d511b230d69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gafb40fce047a6c3604a835d511b230d69">TISCI_DEV_CLK_32K_RC_SEL_DEV_VD_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK8</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gafb40fce047a6c3604a835d511b230d69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d016843388ee6aa3208036784680544"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga3d016843388ee6aa3208036784680544">TISCI_DEV_CLK_32K_RC_SEL_DEV_VD_CLK_PARENT_CLK_32K_RC_SEL_DIV_CLKOUT</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga3d016843388ee6aa3208036784680544"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8dbc08a1144b42112a6247942b297218"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga8dbc08a1144b42112a6247942b297218">TISCI_DEV_CLK_32K_RC_SEL_DEV_VD_CLK_PARENT_GLUELOGIC_LFOSC0_CLKOUT</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga8dbc08a1144b42112a6247942b297218"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a5fff4a327a891d32d497a166afbc82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga3a5fff4a327a891d32d497a166afbc82">TISCI_DEV_MCU_OBSCLK_MUX_SEL_DEV_VD_CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga3a5fff4a327a891d32d497a166afbc82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6991346e658f291cb35ca659a1e3d28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaf6991346e658f291cb35ca659a1e3d28">TISCI_DEV_MCU_OBSCLK_MUX_SEL_DEV_VD_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gaf6991346e658f291cb35ca659a1e3d28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba000819d15bd4f219dbf460091cfe28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaba000819d15bd4f219dbf460091cfe28">TISCI_DEV_MCU_OBSCLK_MUX_SEL_DEV_VD_CLK_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT0_CLK</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gaba000819d15bd4f219dbf460091cfe28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cc790d7deee9b19030fecce9adbae22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga5cc790d7deee9b19030fecce9adbae22">TISCI_DEV_MCU_OBSCLK_MUX_SEL_DEV_VD_CLK_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT4_CLK</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga5cc790d7deee9b19030fecce9adbae22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f6389cef5f36ecf7e2410bc6f8a65a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga9f6389cef5f36ecf7e2410bc6f8a65a4">TISCI_DEV_MCU_OBSCLK_MUX_SEL_DEV_VD_CLK_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT0_CLK_DUP0</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga9f6389cef5f36ecf7e2410bc6f8a65a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga979b99b103a1533f175f25442b01b2c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga979b99b103a1533f175f25442b01b2c5">TISCI_DEV_MCU_OBSCLK_MUX_SEL_DEV_VD_CLK_PARENT_MCU_OBSCLK_MUX_SEL_DIV_CLKOUT</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga979b99b103a1533f175f25442b01b2c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22b33dbfb1193cda3e12bac15b9e3cf1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga22b33dbfb1193cda3e12bac15b9e3cf1">TISCI_DEV_MCU_OBSCLK_MUX_SEL_DEV_VD_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga22b33dbfb1193cda3e12bac15b9e3cf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec768c05befaa04a5d068c337b487459"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gaec768c05befaa04a5d068c337b487459">TISCI_DEV_MCU_OBSCLK_MUX_SEL_DEV_VD_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK8</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:gaec768c05befaa04a5d068c337b487459"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabeb7324466217022d1dfe7742514994a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#gabeb7324466217022d1dfe7742514994a">TISCI_DEV_MCU_OBSCLK_MUX_SEL_DEV_VD_CLK_PARENT_SAM62_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:gabeb7324466217022d1dfe7742514994a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f859c8f578d8a06490742942042fd2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__clocks.html#ga7f859c8f578d8a06490742942042fd2f">TISCI_DEV_MCU_OBSCLK_MUX_SEL_DEV_VD_CLK_PARENT_CLK_32K_RC_SEL_OUT0</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:ga7f859c8f578d8a06490742942042fd2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga1ccf0133ca2b0c9618efbbcd8f1cb66e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1ccf0133ca2b0c9618efbbcd8f1cb66e">&#9670;&nbsp;</a></span>TISCI_DEV_DPHY_RX0_IO_RX_CL_L_M <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DPHY_RX0_IO_RX_CL_L_M&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This file contains: </p>
<pre class="fragment">    WARNING!!: Autogenerated file from SYSFW. DO NOT MODIFY!!
</pre><p> Data version: 221107_151433 </p>

</div>
</div>
<a id="ga1ccf0133ca2b0c9618efbbcd8f1cb66e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1ccf0133ca2b0c9618efbbcd8f1cb66e">&#9670;&nbsp;</a></span>TISCI_DEV_DPHY_RX0_IO_RX_CL_L_M <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DPHY_RX0_IO_RX_CL_L_M&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This file contains: </p>
<pre class="fragment">    WARNING!!: Autogenerated file from SYSFW. DO NOT MODIFY!!
</pre><p> Data version: 221107_151433 </p>

</div>
</div>
<a id="ga0b483a995a2a4197fc6f055d8f60de6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0b483a995a2a4197fc6f055d8f60de6d">&#9670;&nbsp;</a></span>TISCI_DEV_DPHY_RX0_IO_RX_CL_L_P <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DPHY_RX0_IO_RX_CL_L_P&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga0b483a995a2a4197fc6f055d8f60de6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0b483a995a2a4197fc6f055d8f60de6d">&#9670;&nbsp;</a></span>TISCI_DEV_DPHY_RX0_IO_RX_CL_L_P <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DPHY_RX0_IO_RX_CL_L_P&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaffa124c2cb9770d69b367c6c328a9abc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaffa124c2cb9770d69b367c6c328a9abc">&#9670;&nbsp;</a></span>TISCI_DEV_DPHY_RX0_JTAG_TCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DPHY_RX0_JTAG_TCK&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga29aee4f0e0743251d3e0d591fc33d479"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga29aee4f0e0743251d3e0d591fc33d479">&#9670;&nbsp;</a></span>TISCI_DEV_DPHY_RX0_MAIN_CLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DPHY_RX0_MAIN_CLK_CLK&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gad39db072a87708361e741d2c46ba2220"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad39db072a87708361e741d2c46ba2220">&#9670;&nbsp;</a></span>TISCI_DEV_DPHY_RX0_PPI_RX_BYTE_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DPHY_RX0_PPI_RX_BYTE_CLK&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gad47c73af5756b54cb454a979fa0383c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad47c73af5756b54cb454a979fa0383c9">&#9670;&nbsp;</a></span>TISCI_DEV_CMP_EVENT_INTROUTER0_INTR_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_CMP_EVENT_INTROUTER0_INTR_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gacb4d19010eca9df67e443ad7c997bad6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacb4d19010eca9df67e443ad7c997bad6">&#9670;&nbsp;</a></span>TISCI_DEV_DBGSUSPENDROUTER0_INTR_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DBGSUSPENDROUTER0_INTR_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga7f78038b6d7033bb5778ae070659ea9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7f78038b6d7033bb5778ae070659ea9d">&#9670;&nbsp;</a></span>TISCI_DEV_MAIN_GPIOMUX_INTROUTER0_INTR_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MAIN_GPIOMUX_INTROUTER0_INTR_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga4cf299887d1012347ec11f52854566f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4cf299887d1012347ec11f52854566f9">&#9670;&nbsp;</a></span>TISCI_DEV_WKUP_MCU_GPIOMUX_INTROUTER0_INTR_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_WKUP_MCU_GPIOMUX_INTROUTER0_INTR_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa9d232e1fa0d6358db87ce280f85e47f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa9d232e1fa0d6358db87ce280f85e47f">&#9670;&nbsp;</a></span>TISCI_DEV_TIMESYNC_EVENT_ROUTER0_INTR_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMESYNC_EVENT_ROUTER0_INTR_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gafe1829314e98db5c8f6bf0d2d11a4562"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafe1829314e98db5c8f6bf0d2d11a4562">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_M4FSS0_CBASS_0_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_M4FSS0_CBASS_0_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga4ac53ca4b8a7dc6daff61520589175a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4ac53ca4b8a7dc6daff61520589175a8">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_M4FSS0_CORE0_DAP_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_M4FSS0_CORE0_DAP_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gabe4d5239655e3cd6aa122c64b1c77324"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabe4d5239655e3cd6aa122c64b1c77324">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_M4FSS0_CORE0_VBUS_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_M4FSS0_CORE0_VBUS_CLK&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gafa6d40b17fb47edc346f88c60a81fec9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafa6d40b17fb47edc346f88c60a81fec9">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_M4FSS0_CORE0_VBUS_CLK_PARENT_SAM62_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_M4FSS0_CORE0_VBUS_CLK_PARENT_SAM62_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gac7be34b604031ab051bba0e66a393465"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac7be34b604031ab051bba0e66a393465">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_M4FSS0_CORE0_VBUS_CLK_PARENT_SAM62_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_M4FSS0_CORE0_VBUS_CLK_PARENT_SAM62_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK2&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga718c67ce71ec223580e979c1ed02a9de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga718c67ce71ec223580e979c1ed02a9de">&#9670;&nbsp;</a></span>TISCI_DEV_CPSW0_CPPI_CLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_CPSW0_CPPI_CLK_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gac5e5f502b1c3833c5c20ae0d240d6893"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac5e5f502b1c3833c5c20ae0d240d6893">&#9670;&nbsp;</a></span>TISCI_DEV_CPSW0_CPTS_GENF0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_CPSW0_CPTS_GENF0&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga8584d68d07955df0440023d0eccf85c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8584d68d07955df0440023d0eccf85c1">&#9670;&nbsp;</a></span>TISCI_DEV_CPSW0_CPTS_GENF1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_CPSW0_CPTS_GENF1&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga8b17add2435c194805fbae71543fc935"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8b17add2435c194805fbae71543fc935">&#9670;&nbsp;</a></span>TISCI_DEV_CPSW0_CPTS_RFT_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_CPSW0_CPTS_RFT_CLK&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3112312df5f933cc19c6ca0187fff5ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3112312df5f933cc19c6ca0187fff5ce">&#9670;&nbsp;</a></span>TISCI_DEV_CPSW0_CPTS_RFT_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT5_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_CPSW0_CPTS_RFT_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT5_CLK&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gabeefaf9ecbee6263889033b73336d32d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabeefaf9ecbee6263889033b73336d32d">&#9670;&nbsp;</a></span>TISCI_DEV_CPSW0_CPTS_RFT_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT6_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_CPSW0_CPTS_RFT_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT6_CLK&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga452019d6751dfea08267c0a201fe527a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga452019d6751dfea08267c0a201fe527a">&#9670;&nbsp;</a></span>TISCI_DEV_CPSW0_CPTS_RFT_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_CPSW0_CPTS_RFT_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaddddd9634e9f022a29e1334637930dee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaddddd9634e9f022a29e1334637930dee">&#9670;&nbsp;</a></span>TISCI_DEV_CPSW0_CPTS_RFT_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_CPSW0_CPTS_RFT_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaf1563dbb9c5d658d2833dbccb3fb733e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf1563dbb9c5d658d2833dbccb3fb733e">&#9670;&nbsp;</a></span>TISCI_DEV_CPSW0_CPTS_RFT_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_CPSW0_CPTS_RFT_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga9ea74f634d83da9618f81751a604f83d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9ea74f634d83da9618f81751a604f83d">&#9670;&nbsp;</a></span>TISCI_DEV_CPSW0_CPTS_RFT_CLK_PARENT_SAM62_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_CPSW0_CPTS_RFT_CLK_PARENT_SAM62_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab2de65d12947c0ca85c9b66fb6253e1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab2de65d12947c0ca85c9b66fb6253e1b">&#9670;&nbsp;</a></span>TISCI_DEV_CPSW0_CPTS_RFT_CLK_PARENT_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_CPSW0_CPTS_RFT_CLK_PARENT_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaeb8cb56dd94ef07df274987e1735559c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeb8cb56dd94ef07df274987e1735559c">&#9670;&nbsp;</a></span>TISCI_DEV_CPSW0_GMII1_MR_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_CPSW0_GMII1_MR_CLK&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gadcfc256287dc8c95956979fe64232bfc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadcfc256287dc8c95956979fe64232bfc">&#9670;&nbsp;</a></span>TISCI_DEV_CPSW0_GMII1_MT_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_CPSW0_GMII1_MT_CLK&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga80b92c4801d11c38bf9010d905c58a56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga80b92c4801d11c38bf9010d905c58a56">&#9670;&nbsp;</a></span>TISCI_DEV_CPSW0_GMII2_MR_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_CPSW0_GMII2_MR_CLK&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab0d8a281b65fcdfc9f27bacbb2bd4877"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab0d8a281b65fcdfc9f27bacbb2bd4877">&#9670;&nbsp;</a></span>TISCI_DEV_CPSW0_GMII2_MT_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_CPSW0_GMII2_MT_CLK&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab7c4813a84163230809c2144001a6e52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab7c4813a84163230809c2144001a6e52">&#9670;&nbsp;</a></span>TISCI_DEV_CPSW0_GMII_RFT_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_CPSW0_GMII_RFT_CLK&#160;&#160;&#160;17</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3fed38682675b3425f9a7677b7b9bc1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3fed38682675b3425f9a7677b7b9bc1a">&#9670;&nbsp;</a></span>TISCI_DEV_CPSW0_MDIO_MDCLK_O</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_CPSW0_MDIO_MDCLK_O&#160;&#160;&#160;18</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga816b156bf6621d95d4e17b0e16e6f6d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga816b156bf6621d95d4e17b0e16e6f6d7">&#9670;&nbsp;</a></span>TISCI_DEV_CPSW0_RGMII1_RXC_I</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_CPSW0_RGMII1_RXC_I&#160;&#160;&#160;19</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gafaf2ea92f182d9b672f880c4f2ba1986"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafaf2ea92f182d9b672f880c4f2ba1986">&#9670;&nbsp;</a></span>TISCI_DEV_CPSW0_RGMII1_TXC_I</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_CPSW0_RGMII1_TXC_I&#160;&#160;&#160;20</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gae9b7e35dac2877e4160e833687de5d88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae9b7e35dac2877e4160e833687de5d88">&#9670;&nbsp;</a></span>TISCI_DEV_CPSW0_RGMII1_TXC_O</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_CPSW0_RGMII1_TXC_O&#160;&#160;&#160;21</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaaca495dffc75f091a810522203760410"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaca495dffc75f091a810522203760410">&#9670;&nbsp;</a></span>TISCI_DEV_CPSW0_RGMII2_RXC_I</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_CPSW0_RGMII2_RXC_I&#160;&#160;&#160;22</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa2440da74d128f0870763c86d01ca94f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa2440da74d128f0870763c86d01ca94f">&#9670;&nbsp;</a></span>TISCI_DEV_CPSW0_RGMII2_TXC_I</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_CPSW0_RGMII2_TXC_I&#160;&#160;&#160;23</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga0a0e49273c2f1f10470f94ab439f65a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0a0e49273c2f1f10470f94ab439f65a2">&#9670;&nbsp;</a></span>TISCI_DEV_CPSW0_RGMII2_TXC_O</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_CPSW0_RGMII2_TXC_O&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gae5de6f7877a240025296e171f80ccad7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae5de6f7877a240025296e171f80ccad7">&#9670;&nbsp;</a></span>TISCI_DEV_CPSW0_RGMII_MHZ_250_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_CPSW0_RGMII_MHZ_250_CLK&#160;&#160;&#160;25</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3f3509813d9ffbccf969e39ca9475952"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3f3509813d9ffbccf969e39ca9475952">&#9670;&nbsp;</a></span>TISCI_DEV_CPSW0_RGMII_MHZ_50_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_CPSW0_RGMII_MHZ_50_CLK&#160;&#160;&#160;26</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga392af1bba3d9145b032a6d45a02017a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga392af1bba3d9145b032a6d45a02017a3">&#9670;&nbsp;</a></span>TISCI_DEV_CPSW0_RGMII_MHZ_5_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_CPSW0_RGMII_MHZ_5_CLK&#160;&#160;&#160;27</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gafde056f6c2faa1e232d013b60e1033ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafde056f6c2faa1e232d013b60e1033ce">&#9670;&nbsp;</a></span>TISCI_DEV_CPSW0_RMII1_MHZ_50_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_CPSW0_RMII1_MHZ_50_CLK&#160;&#160;&#160;28</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga509166047aced55e232c246a6912d954"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga509166047aced55e232c246a6912d954">&#9670;&nbsp;</a></span>TISCI_DEV_CPSW0_RMII2_MHZ_50_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_CPSW0_RMII2_MHZ_50_CLK&#160;&#160;&#160;29</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga7101f62879245cad81f91d1564085f6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7101f62879245cad81f91d1564085f6f">&#9670;&nbsp;</a></span>TISCI_DEV_CPT2_AGGR0_VCLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_CPT2_AGGR0_VCLK_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga76321f76ccb1dda4876add00781709fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga76321f76ccb1dda4876add00781709fa">&#9670;&nbsp;</a></span>TISCI_DEV_CPT2_AGGR1_VCLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_CPT2_AGGR1_VCLK_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga1c3fd84606797a8c03ea80e9570b517c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1c3fd84606797a8c03ea80e9570b517c">&#9670;&nbsp;</a></span>TISCI_DEV_CSI_RX_IF0_MAIN_CLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_CSI_RX_IF0_MAIN_CLK_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaeaba150828e6c761604efa061978ad8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeaba150828e6c761604efa061978ad8a">&#9670;&nbsp;</a></span>TISCI_DEV_CSI_RX_IF0_PPI_RX_BYTE_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_CSI_RX_IF0_PPI_RX_BYTE_CLK&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab43b176cc637fd331a5c5269a165db53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab43b176cc637fd331a5c5269a165db53">&#9670;&nbsp;</a></span>TISCI_DEV_CSI_RX_IF0_VBUS_CLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_CSI_RX_IF0_VBUS_CLK_CLK&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga7f27f78562063791b581a93c57d5d00d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7f27f78562063791b581a93c57d5d00d">&#9670;&nbsp;</a></span>TISCI_DEV_CSI_RX_IF0_VP_CLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_CSI_RX_IF0_VP_CLK_CLK&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gadd98d33fd65a38f40fb8ea8406b5fe9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadd98d33fd65a38f40fb8ea8406b5fe9e">&#9670;&nbsp;</a></span>TISCI_DEV_STM0_ATB_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_STM0_ATB_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab68839bfed26170c5b62194730cfc228"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab68839bfed26170c5b62194730cfc228">&#9670;&nbsp;</a></span>TISCI_DEV_STM0_CORE_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_STM0_CORE_CLK&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga6fb125347b73563a4e4622f506af8fcd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6fb125347b73563a4e4622f506af8fcd">&#9670;&nbsp;</a></span>TISCI_DEV_STM0_VBUSP_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_STM0_VBUSP_CLK&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gac3ddbca1fcd5dd81e1e220ebce00c52c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac3ddbca1fcd5dd81e1e220ebce00c52c">&#9670;&nbsp;</a></span>TISCI_DEV_DCC0_DCC_CLKSRC0_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC0_DCC_CLKSRC0_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga53e2a51e72dd86e37777f137cabff3e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga53e2a51e72dd86e37777f137cabff3e4">&#9670;&nbsp;</a></span>TISCI_DEV_DCC0_DCC_CLKSRC1_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC0_DCC_CLKSRC1_CLK&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga5c56e2f32b607fc96f36d2a26c424e4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5c56e2f32b607fc96f36d2a26c424e4d">&#9670;&nbsp;</a></span>TISCI_DEV_DCC0_DCC_CLKSRC2_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC0_DCC_CLKSRC2_CLK&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga8240b9267a31490ea61b5826383eee54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8240b9267a31490ea61b5826383eee54">&#9670;&nbsp;</a></span>TISCI_DEV_DCC0_DCC_CLKSRC3_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC0_DCC_CLKSRC3_CLK&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga5de4505602fa66747bce520c4a6957dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5de4505602fa66747bce520c4a6957dc">&#9670;&nbsp;</a></span>TISCI_DEV_DCC0_DCC_CLKSRC4_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC0_DCC_CLKSRC4_CLK&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gac97fc0dd801532bdc43594f58573eb39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac97fc0dd801532bdc43594f58573eb39">&#9670;&nbsp;</a></span>TISCI_DEV_DCC0_DCC_CLKSRC5_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC0_DCC_CLKSRC5_CLK&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gae2fcfe332b5df13e522d22dae994b269"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae2fcfe332b5df13e522d22dae994b269">&#9670;&nbsp;</a></span>TISCI_DEV_DCC0_DCC_CLKSRC6_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC0_DCC_CLKSRC6_CLK&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga7fdfc5533baf5515ae3579afc2c516e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7fdfc5533baf5515ae3579afc2c516e3">&#9670;&nbsp;</a></span>TISCI_DEV_DCC0_DCC_CLKSRC7_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC0_DCC_CLKSRC7_CLK&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga6e9c6fab2a3da54def85d8be16f6f609"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6e9c6fab2a3da54def85d8be16f6f609">&#9670;&nbsp;</a></span>TISCI_DEV_DCC0_DCC_INPUT00_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC0_DCC_INPUT00_CLK&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gafc6f2b30d7acb9b68a7e02f986bc2284"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafc6f2b30d7acb9b68a7e02f986bc2284">&#9670;&nbsp;</a></span>TISCI_DEV_DCC0_DCC_INPUT01_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC0_DCC_INPUT01_CLK&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab639920b7917dd4a76e709f2b8987286"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab639920b7917dd4a76e709f2b8987286">&#9670;&nbsp;</a></span>TISCI_DEV_DCC0_DCC_INPUT02_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC0_DCC_INPUT02_CLK&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga2ea7ed68c1cb4a3dd7f578ec6d2762c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2ea7ed68c1cb4a3dd7f578ec6d2762c7">&#9670;&nbsp;</a></span>TISCI_DEV_DCC0_DCC_INPUT10_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC0_DCC_INPUT10_CLK&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga44052039033ff8953a1b16eb5f588aac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga44052039033ff8953a1b16eb5f588aac">&#9670;&nbsp;</a></span>TISCI_DEV_DCC0_VBUS_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC0_VBUS_CLK&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga0db045b4161ce6c558a708827bc0adbe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0db045b4161ce6c558a708827bc0adbe">&#9670;&nbsp;</a></span>TISCI_DEV_DCC1_DCC_CLKSRC0_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC1_DCC_CLKSRC0_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga8c29b9d27488d9d4fa530bf6979251dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8c29b9d27488d9d4fa530bf6979251dc">&#9670;&nbsp;</a></span>TISCI_DEV_DCC1_DCC_CLKSRC1_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC1_DCC_CLKSRC1_CLK&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga4c997f131810698cb6a4c7b6707857a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4c997f131810698cb6a4c7b6707857a8">&#9670;&nbsp;</a></span>TISCI_DEV_DCC1_DCC_CLKSRC2_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC1_DCC_CLKSRC2_CLK&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab7744d1d69b2431a8d11c7feb9cc3143"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab7744d1d69b2431a8d11c7feb9cc3143">&#9670;&nbsp;</a></span>TISCI_DEV_DCC1_DCC_CLKSRC3_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC1_DCC_CLKSRC3_CLK&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga096c1e4d8da0fc2cec2c3ac32d24c070"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga096c1e4d8da0fc2cec2c3ac32d24c070">&#9670;&nbsp;</a></span>TISCI_DEV_DCC1_DCC_CLKSRC4_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC1_DCC_CLKSRC4_CLK&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa883551d38ae24dabaae4f83ed14b6a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa883551d38ae24dabaae4f83ed14b6a1">&#9670;&nbsp;</a></span>TISCI_DEV_DCC1_DCC_CLKSRC5_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC1_DCC_CLKSRC5_CLK&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga2077c462949ce91c5acbd04ac3e3c8a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2077c462949ce91c5acbd04ac3e3c8a5">&#9670;&nbsp;</a></span>TISCI_DEV_DCC1_DCC_CLKSRC6_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC1_DCC_CLKSRC6_CLK&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gae465713c0eacee49bcc2b1fb8d129446"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae465713c0eacee49bcc2b1fb8d129446">&#9670;&nbsp;</a></span>TISCI_DEV_DCC1_DCC_CLKSRC7_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC1_DCC_CLKSRC7_CLK&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga2509f86cc5d57d1b2097561b3c68b134"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2509f86cc5d57d1b2097561b3c68b134">&#9670;&nbsp;</a></span>TISCI_DEV_DCC1_DCC_INPUT00_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC1_DCC_INPUT00_CLK&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gae044e74f4d171752351a15ae83140521"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae044e74f4d171752351a15ae83140521">&#9670;&nbsp;</a></span>TISCI_DEV_DCC1_DCC_INPUT01_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC1_DCC_INPUT01_CLK&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga75e20996c4e0017b3792b331cf9f24db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga75e20996c4e0017b3792b331cf9f24db">&#9670;&nbsp;</a></span>TISCI_DEV_DCC1_DCC_INPUT02_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC1_DCC_INPUT02_CLK&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga69caa47940f7ad189971751b83802e96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga69caa47940f7ad189971751b83802e96">&#9670;&nbsp;</a></span>TISCI_DEV_DCC1_DCC_INPUT10_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC1_DCC_INPUT10_CLK&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga394bbf87cca44b9a4d267e62fe9cca0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga394bbf87cca44b9a4d267e62fe9cca0a">&#9670;&nbsp;</a></span>TISCI_DEV_DCC1_VBUS_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC1_VBUS_CLK&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gabd232a972772ba0546646ca089aab9ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabd232a972772ba0546646ca089aab9ed">&#9670;&nbsp;</a></span>TISCI_DEV_DCC2_DCC_CLKSRC0_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC2_DCC_CLKSRC0_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga0f0e36f60ec89ed35576d7dbd26424c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0f0e36f60ec89ed35576d7dbd26424c3">&#9670;&nbsp;</a></span>TISCI_DEV_DCC2_DCC_CLKSRC1_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC2_DCC_CLKSRC1_CLK&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3b7b1ed9de16cee22f91a2b31f59041b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3b7b1ed9de16cee22f91a2b31f59041b">&#9670;&nbsp;</a></span>TISCI_DEV_DCC2_DCC_CLKSRC2_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC2_DCC_CLKSRC2_CLK&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga15652361c342ef043bf04ad8d0ef7370"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga15652361c342ef043bf04ad8d0ef7370">&#9670;&nbsp;</a></span>TISCI_DEV_DCC2_DCC_CLKSRC3_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC2_DCC_CLKSRC3_CLK&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gad2fd766411a18ade728e6a2ece4995de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad2fd766411a18ade728e6a2ece4995de">&#9670;&nbsp;</a></span>TISCI_DEV_DCC2_DCC_CLKSRC4_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC2_DCC_CLKSRC4_CLK&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaecb4bfb2988c0b055680b0a319a01c1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaecb4bfb2988c0b055680b0a319a01c1c">&#9670;&nbsp;</a></span>TISCI_DEV_DCC2_DCC_CLKSRC5_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC2_DCC_CLKSRC5_CLK&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gad17f0c0fb7ff858a2f98babead02a909"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad17f0c0fb7ff858a2f98babead02a909">&#9670;&nbsp;</a></span>TISCI_DEV_DCC2_DCC_CLKSRC6_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC2_DCC_CLKSRC6_CLK&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga1ee9b6f1cfc1898cf37635861e32a70f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1ee9b6f1cfc1898cf37635861e32a70f">&#9670;&nbsp;</a></span>TISCI_DEV_DCC2_DCC_CLKSRC7_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC2_DCC_CLKSRC7_CLK&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa8d6590209d7c8780947faed14b1b4c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa8d6590209d7c8780947faed14b1b4c9">&#9670;&nbsp;</a></span>TISCI_DEV_DCC2_DCC_INPUT00_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC2_DCC_INPUT00_CLK&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gad4eca951fc5ec168dbce5fad927a89dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad4eca951fc5ec168dbce5fad927a89dd">&#9670;&nbsp;</a></span>TISCI_DEV_DCC2_DCC_INPUT01_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC2_DCC_INPUT01_CLK&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gacf676fc05b851de8bdf1e8810876de7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacf676fc05b851de8bdf1e8810876de7a">&#9670;&nbsp;</a></span>TISCI_DEV_DCC2_DCC_INPUT02_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC2_DCC_INPUT02_CLK&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga602ad99bf9db20a9b2c68cf2942b53db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga602ad99bf9db20a9b2c68cf2942b53db">&#9670;&nbsp;</a></span>TISCI_DEV_DCC2_DCC_INPUT10_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC2_DCC_INPUT10_CLK&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gacedc274729acd8c80b5d14cc80b5e755"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacedc274729acd8c80b5d14cc80b5e755">&#9670;&nbsp;</a></span>TISCI_DEV_DCC2_VBUS_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC2_VBUS_CLK&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gafbf45e8e8d6741ab8e6d43579196e809"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafbf45e8e8d6741ab8e6d43579196e809">&#9670;&nbsp;</a></span>TISCI_DEV_DCC3_DCC_CLKSRC0_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC3_DCC_CLKSRC0_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga1d710b79dd287dc1cb9ed0246f3ada85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1d710b79dd287dc1cb9ed0246f3ada85">&#9670;&nbsp;</a></span>TISCI_DEV_DCC3_DCC_CLKSRC1_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC3_DCC_CLKSRC1_CLK&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga9bdcd53690b40adc3c915cd76a1c975a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9bdcd53690b40adc3c915cd76a1c975a">&#9670;&nbsp;</a></span>TISCI_DEV_DCC3_DCC_CLKSRC3_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC3_DCC_CLKSRC3_CLK&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga9991c75bee60c1d13f860e8c8b56e22a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9991c75bee60c1d13f860e8c8b56e22a">&#9670;&nbsp;</a></span>TISCI_DEV_DCC3_DCC_CLKSRC4_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC3_DCC_CLKSRC4_CLK&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga248887fcc23ef9c887813ea8e0f48f3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga248887fcc23ef9c887813ea8e0f48f3f">&#9670;&nbsp;</a></span>TISCI_DEV_DCC3_DCC_CLKSRC5_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC3_DCC_CLKSRC5_CLK&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gad2158aa30322ae4f5cabcfe2da2db504"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad2158aa30322ae4f5cabcfe2da2db504">&#9670;&nbsp;</a></span>TISCI_DEV_DCC3_DCC_CLKSRC6_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC3_DCC_CLKSRC6_CLK&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaac433b6f9a6860853cab826f4ca327a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaac433b6f9a6860853cab826f4ca327a6">&#9670;&nbsp;</a></span>TISCI_DEV_DCC3_DCC_CLKSRC7_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC3_DCC_CLKSRC7_CLK&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaaebba72f96f3ee1d3cc357a8ce9dac9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaebba72f96f3ee1d3cc357a8ce9dac9e">&#9670;&nbsp;</a></span>TISCI_DEV_DCC3_DCC_INPUT00_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC3_DCC_INPUT00_CLK&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga17b4c1d120bc540dc1315313f87c933b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga17b4c1d120bc540dc1315313f87c933b">&#9670;&nbsp;</a></span>TISCI_DEV_DCC3_DCC_INPUT01_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC3_DCC_INPUT01_CLK&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa9cf86ed1243cf59464a74d8257d84fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa9cf86ed1243cf59464a74d8257d84fd">&#9670;&nbsp;</a></span>TISCI_DEV_DCC3_DCC_INPUT02_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC3_DCC_INPUT02_CLK&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gad97f6cddcffb79ba346ac25c703e0c9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad97f6cddcffb79ba346ac25c703e0c9f">&#9670;&nbsp;</a></span>TISCI_DEV_DCC3_DCC_INPUT10_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC3_DCC_INPUT10_CLK&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga457f1a8fb544d8221ccae973e7f45e31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga457f1a8fb544d8221ccae973e7f45e31">&#9670;&nbsp;</a></span>TISCI_DEV_DCC3_VBUS_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC3_VBUS_CLK&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3779f1353fcb961d0c6094709ed60c29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3779f1353fcb961d0c6094709ed60c29">&#9670;&nbsp;</a></span>TISCI_DEV_DCC4_DCC_CLKSRC0_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC4_DCC_CLKSRC0_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab4ae6473fe8662a28a81ff47d0655d5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab4ae6473fe8662a28a81ff47d0655d5f">&#9670;&nbsp;</a></span>TISCI_DEV_DCC4_DCC_CLKSRC1_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC4_DCC_CLKSRC1_CLK&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga724da00cada77dc28282bb38c8e0f992"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga724da00cada77dc28282bb38c8e0f992">&#9670;&nbsp;</a></span>TISCI_DEV_DCC4_DCC_CLKSRC2_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC4_DCC_CLKSRC2_CLK&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaf29433a3e81d9ad99533392fad2328ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf29433a3e81d9ad99533392fad2328ac">&#9670;&nbsp;</a></span>TISCI_DEV_DCC4_DCC_CLKSRC3_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC4_DCC_CLKSRC3_CLK&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga1f28209bf19203877383483327f5da89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1f28209bf19203877383483327f5da89">&#9670;&nbsp;</a></span>TISCI_DEV_DCC4_DCC_CLKSRC4_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC4_DCC_CLKSRC4_CLK&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga8507fde51255f5633764b4da12f7078a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8507fde51255f5633764b4da12f7078a">&#9670;&nbsp;</a></span>TISCI_DEV_DCC4_DCC_CLKSRC5_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC4_DCC_CLKSRC5_CLK&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3ddc75e2a1a693910fedb106d2ae4c1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3ddc75e2a1a693910fedb106d2ae4c1b">&#9670;&nbsp;</a></span>TISCI_DEV_DCC4_DCC_CLKSRC6_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC4_DCC_CLKSRC6_CLK&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga707a8aa7d33f5dbbb379971f2f9f2981"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga707a8aa7d33f5dbbb379971f2f9f2981">&#9670;&nbsp;</a></span>TISCI_DEV_DCC4_DCC_CLKSRC7_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC4_DCC_CLKSRC7_CLK&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaea81b6bfa1bbcded50c6828e1073cf36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaea81b6bfa1bbcded50c6828e1073cf36">&#9670;&nbsp;</a></span>TISCI_DEV_DCC4_DCC_INPUT00_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC4_DCC_INPUT00_CLK&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga7da71c9103899405afddaeed57cd9bb5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7da71c9103899405afddaeed57cd9bb5">&#9670;&nbsp;</a></span>TISCI_DEV_DCC4_DCC_INPUT01_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC4_DCC_INPUT01_CLK&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga7ac1397f8d612d013ad8b7615fc35c55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7ac1397f8d612d013ad8b7615fc35c55">&#9670;&nbsp;</a></span>TISCI_DEV_DCC4_DCC_INPUT02_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC4_DCC_INPUT02_CLK&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gad3799b8c540a9a1e306319baed2661b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad3799b8c540a9a1e306319baed2661b8">&#9670;&nbsp;</a></span>TISCI_DEV_DCC4_DCC_INPUT10_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC4_DCC_INPUT10_CLK&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3b76dec04641505142d0343ee11af999"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3b76dec04641505142d0343ee11af999">&#9670;&nbsp;</a></span>TISCI_DEV_DCC4_VBUS_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC4_VBUS_CLK&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga4a9d0799ee640844a2a57ab9173a6aec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4a9d0799ee640844a2a57ab9173a6aec">&#9670;&nbsp;</a></span>TISCI_DEV_DCC5_DCC_CLKSRC0_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC5_DCC_CLKSRC0_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga5b3374fab95073e902021b34dc86a2e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5b3374fab95073e902021b34dc86a2e5">&#9670;&nbsp;</a></span>TISCI_DEV_DCC5_DCC_CLKSRC1_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC5_DCC_CLKSRC1_CLK&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga014cd1a57e970e24fe045328c5a44da5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga014cd1a57e970e24fe045328c5a44da5">&#9670;&nbsp;</a></span>TISCI_DEV_DCC5_DCC_CLKSRC2_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC5_DCC_CLKSRC2_CLK&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga77c7271f436f958504eeaac11cae9f4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga77c7271f436f958504eeaac11cae9f4a">&#9670;&nbsp;</a></span>TISCI_DEV_DCC5_DCC_CLKSRC3_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC5_DCC_CLKSRC3_CLK&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga8bf89cbd17c15ed1eb7a2029f402d62b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8bf89cbd17c15ed1eb7a2029f402d62b">&#9670;&nbsp;</a></span>TISCI_DEV_DCC5_DCC_CLKSRC4_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC5_DCC_CLKSRC4_CLK&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa200791cc764a4d3564fc19163cee96e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa200791cc764a4d3564fc19163cee96e">&#9670;&nbsp;</a></span>TISCI_DEV_DCC5_DCC_CLKSRC5_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC5_DCC_CLKSRC5_CLK&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga2113bea3febd359b5e5c82369180a603"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2113bea3febd359b5e5c82369180a603">&#9670;&nbsp;</a></span>TISCI_DEV_DCC5_DCC_CLKSRC6_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC5_DCC_CLKSRC6_CLK&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaed2fa9983813f676beba5b4fcf28f2e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaed2fa9983813f676beba5b4fcf28f2e9">&#9670;&nbsp;</a></span>TISCI_DEV_DCC5_DCC_CLKSRC7_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC5_DCC_CLKSRC7_CLK&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga44ed7d30db5ff4c565ddf862ddf994eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga44ed7d30db5ff4c565ddf862ddf994eb">&#9670;&nbsp;</a></span>TISCI_DEV_DCC5_DCC_INPUT00_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC5_DCC_INPUT00_CLK&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga5a5702c8c6e67c4e7fd85bbf7711da00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5a5702c8c6e67c4e7fd85bbf7711da00">&#9670;&nbsp;</a></span>TISCI_DEV_DCC5_DCC_INPUT01_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC5_DCC_INPUT01_CLK&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga0f4b947573e509d4f6d7185614c820db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0f4b947573e509d4f6d7185614c820db">&#9670;&nbsp;</a></span>TISCI_DEV_DCC5_DCC_INPUT02_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC5_DCC_INPUT02_CLK&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga30726b5f8c5ff97caf84977371b91c09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga30726b5f8c5ff97caf84977371b91c09">&#9670;&nbsp;</a></span>TISCI_DEV_DCC5_DCC_INPUT10_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC5_DCC_INPUT10_CLK&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga61ff5ec79bfe8eed6cce84064a233334"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga61ff5ec79bfe8eed6cce84064a233334">&#9670;&nbsp;</a></span>TISCI_DEV_DCC5_VBUS_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC5_VBUS_CLK&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga2aba276b20673582a00fb75fb075edba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2aba276b20673582a00fb75fb075edba">&#9670;&nbsp;</a></span>TISCI_DEV_DCC6_DCC_CLKSRC0_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC6_DCC_CLKSRC0_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga85d40db6933cf793bec4ad4f1f10a800"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga85d40db6933cf793bec4ad4f1f10a800">&#9670;&nbsp;</a></span>TISCI_DEV_DCC6_DCC_CLKSRC1_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC6_DCC_CLKSRC1_CLK&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga7c882c272be37c079e8203e84df11d4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7c882c272be37c079e8203e84df11d4a">&#9670;&nbsp;</a></span>TISCI_DEV_DCC6_DCC_CLKSRC2_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC6_DCC_CLKSRC2_CLK&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gacf1148aa1f1381677da79b3812fba3cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacf1148aa1f1381677da79b3812fba3cb">&#9670;&nbsp;</a></span>TISCI_DEV_DCC6_DCC_CLKSRC3_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC6_DCC_CLKSRC3_CLK&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga2081fceb2b03e1395ebbab9ec79b35d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2081fceb2b03e1395ebbab9ec79b35d2">&#9670;&nbsp;</a></span>TISCI_DEV_DCC6_DCC_CLKSRC4_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC6_DCC_CLKSRC4_CLK&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3bce25f95b2d166910140926d354eeb1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3bce25f95b2d166910140926d354eeb1">&#9670;&nbsp;</a></span>TISCI_DEV_DCC6_DCC_CLKSRC5_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC6_DCC_CLKSRC5_CLK&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga7a466150d51f26902909795b7622486d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7a466150d51f26902909795b7622486d">&#9670;&nbsp;</a></span>TISCI_DEV_DCC6_DCC_CLKSRC6_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC6_DCC_CLKSRC6_CLK&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga9387cf0b43973ea42f3a789e8412b0ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9387cf0b43973ea42f3a789e8412b0ed">&#9670;&nbsp;</a></span>TISCI_DEV_DCC6_DCC_CLKSRC7_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC6_DCC_CLKSRC7_CLK&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab64f1ab007140f35a3e2d8243762fa0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab64f1ab007140f35a3e2d8243762fa0d">&#9670;&nbsp;</a></span>TISCI_DEV_DCC6_DCC_INPUT00_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC6_DCC_INPUT00_CLK&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaac7595ddc43fcddf208575a1a2642429"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaac7595ddc43fcddf208575a1a2642429">&#9670;&nbsp;</a></span>TISCI_DEV_DCC6_DCC_INPUT01_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC6_DCC_INPUT01_CLK&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab099287d86b764b21bd18ed0cd0817a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab099287d86b764b21bd18ed0cd0817a9">&#9670;&nbsp;</a></span>TISCI_DEV_DCC6_DCC_INPUT02_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC6_DCC_INPUT02_CLK&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga330d521e86252e1fc8de0282cb83d3c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga330d521e86252e1fc8de0282cb83d3c3">&#9670;&nbsp;</a></span>TISCI_DEV_DCC6_DCC_INPUT10_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC6_DCC_INPUT10_CLK&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gabc2e75480563d21a9b682b3a3fbdac08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabc2e75480563d21a9b682b3a3fbdac08">&#9670;&nbsp;</a></span>TISCI_DEV_DCC6_VBUS_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DCC6_VBUS_CLK&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga1a50a85a71b896de4e5ed32e9de332e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1a50a85a71b896de4e5ed32e9de332e2">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_DCC0_DCC_CLKSRC0_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_DCC0_DCC_CLKSRC0_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga74238fec42bdb0ff2002376b82f1b084"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga74238fec42bdb0ff2002376b82f1b084">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_DCC0_DCC_CLKSRC1_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_DCC0_DCC_CLKSRC1_CLK&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa11fff763a1e07eb3d528945e6a14153"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa11fff763a1e07eb3d528945e6a14153">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_DCC0_DCC_CLKSRC2_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_DCC0_DCC_CLKSRC2_CLK&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab9f3f09331bc37a726457c554c63a39c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab9f3f09331bc37a726457c554c63a39c">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_DCC0_DCC_CLKSRC3_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_DCC0_DCC_CLKSRC3_CLK&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gade0a9978cb64d62318cb53100fac1661"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gade0a9978cb64d62318cb53100fac1661">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_DCC0_DCC_CLKSRC4_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_DCC0_DCC_CLKSRC4_CLK&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga05a5c4d1169fd11bc802742740e79eec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga05a5c4d1169fd11bc802742740e79eec">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_DCC0_DCC_CLKSRC5_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_DCC0_DCC_CLKSRC5_CLK&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga40143f3cf993664a32b02161c649fd32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga40143f3cf993664a32b02161c649fd32">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_DCC0_DCC_CLKSRC6_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_DCC0_DCC_CLKSRC6_CLK&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga49b834bb2f1ca68af93d9de13cf427fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga49b834bb2f1ca68af93d9de13cf427fe">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_DCC0_DCC_CLKSRC7_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_DCC0_DCC_CLKSRC7_CLK&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga4f5a93b2ac1a289e5f512842652c2a4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4f5a93b2ac1a289e5f512842652c2a4b">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_DCC0_DCC_INPUT00_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_DCC0_DCC_INPUT00_CLK&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gacff868d93ca8eb2ccf6247822987c8f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacff868d93ca8eb2ccf6247822987c8f9">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_DCC0_DCC_INPUT01_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_DCC0_DCC_INPUT01_CLK&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga9f5f08b00950460f5d66561ec800646c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9f5f08b00950460f5d66561ec800646c">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_DCC0_DCC_INPUT02_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_DCC0_DCC_INPUT02_CLK&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga225fcc87c90ebb00d127006211076e78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga225fcc87c90ebb00d127006211076e78">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_DCC0_DCC_INPUT10_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_DCC0_DCC_INPUT10_CLK&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gac13c64d959d58fc20c35ff85a01611c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac13c64d959d58fc20c35ff85a01611c9">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_DCC0_VBUS_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_DCC0_VBUS_CLK&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga32a34ebc355f4706f36885a85026b049"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga32a34ebc355f4706f36885a85026b049">&#9670;&nbsp;</a></span>TISCI_DEV_DEBUGSS_WRAP0_ATB_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DEBUGSS_WRAP0_ATB_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga47fb085ff85161977d3c222240158736"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga47fb085ff85161977d3c222240158736">&#9670;&nbsp;</a></span>TISCI_DEV_DEBUGSS_WRAP0_CORE_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DEBUGSS_WRAP0_CORE_CLK&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gae05e83e3a772a58fa9d136213c444f24"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae05e83e3a772a58fa9d136213c444f24">&#9670;&nbsp;</a></span>TISCI_DEV_DEBUGSS_WRAP0_CSTPIU_TRACECLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DEBUGSS_WRAP0_CSTPIU_TRACECLK&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga70bcc27b97a2b1f7ed3467b02c67dd59"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga70bcc27b97a2b1f7ed3467b02c67dd59">&#9670;&nbsp;</a></span>TISCI_DEV_DEBUGSS_WRAP0_JTAG_TCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DEBUGSS_WRAP0_JTAG_TCK&#160;&#160;&#160;20</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaac3945bb1a90356e542773e2191851e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaac3945bb1a90356e542773e2191851e5">&#9670;&nbsp;</a></span>TISCI_DEV_DEBUGSS_WRAP0_TREXPT_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DEBUGSS_WRAP0_TREXPT_CLK&#160;&#160;&#160;22</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gad6ace3f51814fc5ca92f7f82fbe034de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad6ace3f51814fc5ca92f7f82fbe034de">&#9670;&nbsp;</a></span>TISCI_DEV_DMASS0_BCDMA_0_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DMASS0_BCDMA_0_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga8ebb5bdf9549b1ba12ab11a7c3672f78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8ebb5bdf9549b1ba12ab11a7c3672f78">&#9670;&nbsp;</a></span>TISCI_DEV_DMASS0_CBASS_0_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DMASS0_CBASS_0_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga4de8e9880d8e2e05102a21d0e6b7f816"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4de8e9880d8e2e05102a21d0e6b7f816">&#9670;&nbsp;</a></span>TISCI_DEV_DMASS0_INTAGGR_0_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DMASS0_INTAGGR_0_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga2f210b34f1bdb83721f98b4a73b32d71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2f210b34f1bdb83721f98b4a73b32d71">&#9670;&nbsp;</a></span>TISCI_DEV_DMASS0_IPCSS_0_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DMASS0_IPCSS_0_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga776b4afb87dd38deff24c8e410abab40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga776b4afb87dd38deff24c8e410abab40">&#9670;&nbsp;</a></span>TISCI_DEV_DMASS0_PKTDMA_0_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DMASS0_PKTDMA_0_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga0be1ebda8a85f466ce0ec9cd7a732e56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0be1ebda8a85f466ce0ec9cd7a732e56">&#9670;&nbsp;</a></span>TISCI_DEV_DMASS0_RINGACC_0_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DMASS0_RINGACC_0_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga2182e09edd0b95a3aade4e3b048a03cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2182e09edd0b95a3aade4e3b048a03cf">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER0_TIMER_HCLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER0_TIMER_HCLK_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga01b44bb1064a0131e54e2ea9a8aac056"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga01b44bb1064a0131e54e2ea9a8aac056">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER0_TIMER_PWM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER0_TIMER_PWM&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gad4ffb40bf0a2c705dd9fec4219c91f48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad4ffb40bf0a2c705dd9fec4219c91f48">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER0_TIMER_TCLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER0_TIMER_TCLK_CLK&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga878295d8d709ff7950b57c9ab3f88c73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga878295d8d709ff7950b57c9ab3f88c73">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gadba6648731f55bde1bec2f0f3d4376c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadba6648731f55bde1bec2f0f3d4376c7">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_CLK_32K_RC_SEL_OUT0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_CLK_32K_RC_SEL_OUT0&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga7e97598728e82de68a047ead6a417aae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7e97598728e82de68a047ead6a417aae">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaab5b243e048198c4b8a9403027683c79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaab5b243e048198c4b8a9403027683c79">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaf409a2dcb3510d6e25cb4d9b46b96e43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf409a2dcb3510d6e25cb4d9b46b96e43">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga9de2d1b03e7246989497dc1bf8b5d2e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9de2d1b03e7246989497dc1bf8b5d2e2">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga9e277b9fd757c85fc796af4196dc0891"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9e277b9fd757c85fc796af4196dc0891">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gac0c84ecd86ea6c0c46e9b153a81a80b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac0c84ecd86ea6c0c46e9b153a81a80b6">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gabbdbf66eea60564658db6c9268aef604"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabbdbf66eea60564658db6c9268aef604">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga951b487a54acd9b8848ac3b65c834ba3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga951b487a54acd9b8848ac3b65c834ba3">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga75f47060b250818703512ca3d0a3a41f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga75f47060b250818703512ca3d0a3a41f">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF1&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga8e737ab725dc9d5206446a691e425e9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8e737ab725dc9d5206446a691e425e9f">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER1_TIMER_HCLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER1_TIMER_HCLK_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gabfade20dc10e448fce4cdf354b13c4cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabfade20dc10e448fce4cdf354b13c4cd">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER1_TIMER_PWM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER1_TIMER_PWM&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga6b2269acd21eb6b85e844aa24737c6db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6b2269acd21eb6b85e844aa24737c6db">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER1_TIMER_TCLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER1_TIMER_TCLK_CLK&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga96d5d5078563914758764ef73cf9d0d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga96d5d5078563914758764ef73cf9d0d5">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa3a25eaec1baea5146647a51fecaef43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa3a25eaec1baea5146647a51fecaef43">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_CLK_32K_RC_SEL_OUT0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_CLK_32K_RC_SEL_OUT0&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga79abdce282faf12715de3c7ec3901f9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga79abdce282faf12715de3c7ec3901f9b">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab605fd0cbf71406dd8425c3008f2edeb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab605fd0cbf71406dd8425c3008f2edeb">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga56b4dab326b112823d05e438d488ec97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga56b4dab326b112823d05e438d488ec97">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga9cb438fe6ff815f0758ee10814b9d27c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9cb438fe6ff815f0758ee10814b9d27c">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga82f58206d9d400343c58bac4b9e132aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga82f58206d9d400343c58bac4b9e132aa">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga448e56cf2bfc2628236f30e14aa11f92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga448e56cf2bfc2628236f30e14aa11f92">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga9c79c42e00cd8f621c2d64553bab7291"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9c79c42e00cd8f621c2d64553bab7291">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gadb09a6c9ca814a4d1f8261459ba0ea5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadb09a6c9ca814a4d1f8261459ba0ea5d">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga9c318bf2a3aa5b64dec34ec91b84ed7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9c318bf2a3aa5b64dec34ec91b84ed7a">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF1&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gac4e620a3a422b9308eb10dcb74a38256"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac4e620a3a422b9308eb10dcb74a38256">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER2_TIMER_HCLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER2_TIMER_HCLK_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gafb4a565a99bdbe20a303847ef4325845"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafb4a565a99bdbe20a303847ef4325845">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER2_TIMER_PWM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER2_TIMER_PWM&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gabd6aea8ab2c109bfd763175b0d505413"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabd6aea8ab2c109bfd763175b0d505413">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER2_TIMER_TCLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER2_TIMER_TCLK_CLK&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga597c5b8d6090f1b8ea280dc51ba85f71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga597c5b8d6090f1b8ea280dc51ba85f71">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga21a32b71fc04d23e96850498ad05dcf9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga21a32b71fc04d23e96850498ad05dcf9">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_CLK_32K_RC_SEL_OUT0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_CLK_32K_RC_SEL_OUT0&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga338f586ce2fc855e1bb5556187ab93e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga338f586ce2fc855e1bb5556187ab93e6">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga1995891d4f33f130b768eab0872c4710"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1995891d4f33f130b768eab0872c4710">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3f3a19aa4c35de9bd02824350032bb3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3f3a19aa4c35de9bd02824350032bb3a">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga31d0855411192b0a5f3495de958d0609"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga31d0855411192b0a5f3495de958d0609">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga5601cd82cfe77d1094a4651f54788ce7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5601cd82cfe77d1094a4651f54788ce7">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga06a3bb424ba4b8eb55097054fdd7d7db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga06a3bb424ba4b8eb55097054fdd7d7db">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab50a617a8bc4dfed0a67db76f2ca2097"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab50a617a8bc4dfed0a67db76f2ca2097">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga601d7c81bd7ce6933b802a648d62c7c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga601d7c81bd7ce6933b802a648d62c7c2">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga2301efcbd42f8df702a089ce175510d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2301efcbd42f8df702a089ce175510d7">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF1&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga77c6d236af01073283d494ef18f08331"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga77c6d236af01073283d494ef18f08331">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER3_TIMER_HCLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER3_TIMER_HCLK_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaaefd289b2a45fccbc36fa484bdb7661f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaefd289b2a45fccbc36fa484bdb7661f">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER3_TIMER_PWM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER3_TIMER_PWM&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga23a2b4c95ad53825ae39b5b3fc68b1bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga23a2b4c95ad53825ae39b5b3fc68b1bb">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER3_TIMER_TCLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER3_TIMER_TCLK_CLK&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga065bb525689f945de5d6772a7686ab5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga065bb525689f945de5d6772a7686ab5d">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga8d2a9354f7dac86b39ad1cd7d1663209"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8d2a9354f7dac86b39ad1cd7d1663209">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_CLK_32K_RC_SEL_OUT0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_CLK_32K_RC_SEL_OUT0&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga8ecd13b6eebe26f8ceaaf10226317a9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8ecd13b6eebe26f8ceaaf10226317a9b">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gac3229e94f5434e042d279474d0d500b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac3229e94f5434e042d279474d0d500b3">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga9acd053f9f7b7ebeb51061082596c86e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9acd053f9f7b7ebeb51061082596c86e">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga37fcf8848d4667a088648cc3edc26efb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga37fcf8848d4667a088648cc3edc26efb">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gac4133348ae1745f0f586cf4ef8da903e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac4133348ae1745f0f586cf4ef8da903e">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gae52f6ce94c8143538184d8af027e3421"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae52f6ce94c8143538184d8af027e3421">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3cfa9248608a7b0f5acf833303b81c6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3cfa9248608a7b0f5acf833303b81c6a">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga8b46ba0a262b862d3d68cabc44aa894e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8b46ba0a262b862d3d68cabc44aa894e">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gadc852cd8dc00026daa94f6fce4a0774c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadc852cd8dc00026daa94f6fce4a0774c">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF1&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga7ec8dfedd4a222b4d77ebada7764be11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7ec8dfedd4a222b4d77ebada7764be11">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER4_TIMER_HCLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER4_TIMER_HCLK_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab9353fb7bba842dca231100115b585fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab9353fb7bba842dca231100115b585fd">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER4_TIMER_PWM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER4_TIMER_PWM&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga425ee54249f3a3d129559906c2a8ba43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga425ee54249f3a3d129559906c2a8ba43">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER4_TIMER_TCLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER4_TIMER_TCLK_CLK&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga73a48b0df1cd186859bc25577fc30d1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga73a48b0df1cd186859bc25577fc30d1c">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga5be94b54e93f86da0ddf9f4816213dd7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5be94b54e93f86da0ddf9f4816213dd7">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_CLK_32K_RC_SEL_OUT0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_CLK_32K_RC_SEL_OUT0&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga40719846d6c615fe1bc52b4286ac4b51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga40719846d6c615fe1bc52b4286ac4b51">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga4f05f4ab1a6b8691a8373c5084755bfc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4f05f4ab1a6b8691a8373c5084755bfc">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga84660ab0b358590fba80ca309a6ef81a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga84660ab0b358590fba80ca309a6ef81a">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaefa1780b71d12f6c2676775c89c6f979"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaefa1780b71d12f6c2676775c89c6f979">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab74063c3e8ff38fc7f77cafba9b88009"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab74063c3e8ff38fc7f77cafba9b88009">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab90e4195e1f84029f7f74c0bd95822bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab90e4195e1f84029f7f74c0bd95822bb">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaf9ac42263ce89440305d039fdac567ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf9ac42263ce89440305d039fdac567ba">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa8d326eefca8197c1c5e5dee8c069b9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa8d326eefca8197c1c5e5dee8c069b9d">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga0dfd58c8641b027b467d5e5b4a52017e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0dfd58c8641b027b467d5e5b4a52017e">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF1&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga73e008dac4a6bfe2a97850befde729ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga73e008dac4a6bfe2a97850befde729ff">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER5_TIMER_HCLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER5_TIMER_HCLK_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga65b4d6b1e338594a7a366e7a3aababc6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga65b4d6b1e338594a7a366e7a3aababc6">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER5_TIMER_PWM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER5_TIMER_PWM&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gabd040e15f5c8d44e7f903c53b8cde152"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabd040e15f5c8d44e7f903c53b8cde152">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER5_TIMER_TCLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER5_TIMER_TCLK_CLK&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga7a7359d1dbc6352117c014e53e02f065"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7a7359d1dbc6352117c014e53e02f065">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga840bbe5006bbe73f0daa5a903f3e7faf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga840bbe5006bbe73f0daa5a903f3e7faf">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_CLK_32K_RC_SEL_OUT0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_CLK_32K_RC_SEL_OUT0&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab0366ac7a97c8974698d075791b34154"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab0366ac7a97c8974698d075791b34154">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga67fb76caa3ddcb23fcf0d6986e94cad5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga67fb76caa3ddcb23fcf0d6986e94cad5">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga5313ed25f8d2bca49e60918c08a87f1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5313ed25f8d2bca49e60918c08a87f1c">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga492427e00afbd295004fb2e44b816e71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga492427e00afbd295004fb2e44b816e71">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga1d5de18248fedef090a8f61a4359d8b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1d5de18248fedef090a8f61a4359d8b6">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga0777d2dc7498568179de3e3d78c88ea9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0777d2dc7498568179de3e3d78c88ea9">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga496fbe304e946da1c4379ddd1e1513e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga496fbe304e946da1c4379ddd1e1513e1">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga17bc898db845acf3a8123b02d44cc0fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga17bc898db845acf3a8123b02d44cc0fc">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga237e30c3a4a27891f0223b3483dcc047"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga237e30c3a4a27891f0223b3483dcc047">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF1&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga51fab3c531aa15347c8212372d0ebe94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga51fab3c531aa15347c8212372d0ebe94">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER6_TIMER_HCLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER6_TIMER_HCLK_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga1e771cdc43f6fb115ff148fd67cf6143"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1e771cdc43f6fb115ff148fd67cf6143">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER6_TIMER_PWM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER6_TIMER_PWM&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gae418f60737eb09600f8070236a09e518"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae418f60737eb09600f8070236a09e518">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER6_TIMER_TCLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER6_TIMER_TCLK_CLK&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga5dffac690c523e2924064933d0df9861"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5dffac690c523e2924064933d0df9861">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gac4f9aae3ae431404f0f7bb114db839e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac4f9aae3ae431404f0f7bb114db839e2">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_CLK_32K_RC_SEL_OUT0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_CLK_32K_RC_SEL_OUT0&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaf419ca3b4ade90f72bb896e9dc99a1cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf419ca3b4ade90f72bb896e9dc99a1cb">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga89003d5b3e7f56e0030cbe7e0d4b2d11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga89003d5b3e7f56e0030cbe7e0d4b2d11">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaebe7ddb04cc96e20b98a3dd8400367e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaebe7ddb04cc96e20b98a3dd8400367e8">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga660f37882046899036f7ee521593f70e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga660f37882046899036f7ee521593f70e">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga003edaef77561d9e029beac74e61b422"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga003edaef77561d9e029beac74e61b422">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga2373eeb5e8541ca973b4d5a065b3857b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2373eeb5e8541ca973b4d5a065b3857b">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga5a2f330b14937f70b8f86d9d2a20fd8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5a2f330b14937f70b8f86d9d2a20fd8d">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gac0819eff37b1131a4119f644e38245dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac0819eff37b1131a4119f644e38245dc">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa2b8b13923474f7be78c952de893ebac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa2b8b13923474f7be78c952de893ebac">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF1&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3ad930bf3d192178e6a57549dcc46fda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3ad930bf3d192178e6a57549dcc46fda">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER7_TIMER_HCLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER7_TIMER_HCLK_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga5165cb832ecaccefedb98bc520b3feed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5165cb832ecaccefedb98bc520b3feed">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER7_TIMER_PWM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER7_TIMER_PWM&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga56e9329588a021d6e35c1b97346feb73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga56e9329588a021d6e35c1b97346feb73">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER7_TIMER_TCLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER7_TIMER_TCLK_CLK&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga7171cc4a22ddc548b60318e196a84046"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7171cc4a22ddc548b60318e196a84046">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga953ba8d7e9aca7b1e5726467839e81e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga953ba8d7e9aca7b1e5726467839e81e6">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_CLK_32K_RC_SEL_OUT0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_CLK_32K_RC_SEL_OUT0&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga59adca775ba5c1b463f802baad55c00f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga59adca775ba5c1b463f802baad55c00f">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga878bf924a23d74fee76d078ed8310792"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga878bf924a23d74fee76d078ed8310792">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab1c533f0a9abfcff55884738476cbae5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab1c533f0a9abfcff55884738476cbae5">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga33f2507f6bfcea0de563cdca8fdca31e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga33f2507f6bfcea0de563cdca8fdca31e">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gabdf189896410d422c632268048793e7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabdf189896410d422c632268048793e7a">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga41ba1b31bb80085c68b14b67a1f6af0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga41ba1b31bb80085c68b14b67a1f6af0c">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa09e336ccc06fe28b77476c4f9ab3127"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa09e336ccc06fe28b77476c4f9ab3127">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga682d172e4decc4c4a5da31673cc2d173"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga682d172e4decc4c4a5da31673cc2d173">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gad4b7a2c34665d1e125460eb0df25e2c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad4b7a2c34665d1e125460eb0df25e2c5">&#9670;&nbsp;</a></span>TISCI_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF1&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga48c371ec1dfec572dad9f2cf4b53f12b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga48c371ec1dfec572dad9f2cf4b53f12b">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_TIMER0_TIMER_HCLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_TIMER0_TIMER_HCLK_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga6499989fcc8b70b341b97c8cfecbf021"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6499989fcc8b70b341b97c8cfecbf021">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_TIMER0_TIMER_PWM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_TIMER0_TIMER_PWM&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3f5b379ecba1780ad8428dfbd447dd6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3f5b379ecba1780ad8428dfbd447dd6c">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_TIMER0_TIMER_TCLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_TIMER0_TIMER_TCLK_CLK&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga05bca1f368994b059d6858d7d44a56dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga05bca1f368994b059d6858d7d44a56dd">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_TIMER0_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_TIMER0_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gad362a54203fccdb2c554ae83a402044b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad362a54203fccdb2c554ae83a402044b">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_TIMER0_TIMER_TCLK_CLK_PARENT_SAM62_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_TIMER0_TIMER_TCLK_CLK_PARENT_SAM62_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK4&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga48acf012fc52e8bed349d691bccfb60e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga48acf012fc52e8bed349d691bccfb60e">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_TIMER0_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_TIMER0_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga4e6752ac423d6c10d75e545c8810f669"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4e6752ac423d6c10d75e545c8810f669">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_TIMER0_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT3_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_TIMER0_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT3_CLK&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga079c9e2bde83c07fa325db648bd08c25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga079c9e2bde83c07fa325db648bd08c25">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_TIMER0_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_TIMER0_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gac1d57d2b7bf1ec1f34baaf2564deea07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac1d57d2b7bf1ec1f34baaf2564deea07">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_TIMER0_TIMER_TCLK_CLK_PARENT_CLK_32K_RC_SEL_OUT0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_TIMER0_TIMER_TCLK_CLK_PARENT_CLK_32K_RC_SEL_OUT0&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga1006fafe28aac3c7fee8903c54e84c8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1006fafe28aac3c7fee8903c54e84c8e">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_TIMER0_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_TIMER0_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gae31f4026e7b275e4d4d3a7fdf41bea7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae31f4026e7b275e4d4d3a7fdf41bea7b">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_TIMER0_TIMER_TCLK_CLK_PARENT_MCU_TIMERCLKN_SEL_OUT0_DIV_CLKOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_TIMER0_TIMER_TCLK_CLK_PARENT_MCU_TIMERCLKN_SEL_OUT0_DIV_CLKOUT&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga2c95ad88a909a02b3fa869033a794214"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2c95ad88a909a02b3fa869033a794214">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_TIMER1_TIMER_HCLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_TIMER1_TIMER_HCLK_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gade969527b16b8459a2cbe829a24b95e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gade969527b16b8459a2cbe829a24b95e8">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_TIMER1_TIMER_PWM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_TIMER1_TIMER_PWM&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga972800a71cc85fa2dd978986fb5797a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga972800a71cc85fa2dd978986fb5797a4">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_TIMER1_TIMER_TCLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_TIMER1_TIMER_TCLK_CLK&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga8e6855e0b7eb91a61195ab8c95948f79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8e6855e0b7eb91a61195ab8c95948f79">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_TIMER1_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_TIMER1_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3c8ffe80eb5c4a81389782318403c6a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3c8ffe80eb5c4a81389782318403c6a4">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_TIMER1_TIMER_TCLK_CLK_PARENT_SAM62_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_TIMER1_TIMER_TCLK_CLK_PARENT_SAM62_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK4&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga4b3ba9464cd3ee335628f3edd4f2fa45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4b3ba9464cd3ee335628f3edd4f2fa45">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_TIMER1_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_TIMER1_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga96e9e4d0a8a221dd4250bfc87d370c17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga96e9e4d0a8a221dd4250bfc87d370c17">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_TIMER1_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT3_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_TIMER1_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT3_CLK&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3d88e0e7ae056782a10d81ce768a60a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3d88e0e7ae056782a10d81ce768a60a0">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_TIMER1_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_TIMER1_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gac08fffaebbe146ac9c63891812ee4424"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac08fffaebbe146ac9c63891812ee4424">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_TIMER1_TIMER_TCLK_CLK_PARENT_CLK_32K_RC_SEL_OUT0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_TIMER1_TIMER_TCLK_CLK_PARENT_CLK_32K_RC_SEL_OUT0&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga30c4a6e8aa847f3bf9142daaccb7f0e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga30c4a6e8aa847f3bf9142daaccb7f0e9">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_TIMER1_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_TIMER1_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga73bc2ea2884a23329e2c5cd84a2af77c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga73bc2ea2884a23329e2c5cd84a2af77c">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_TIMER1_TIMER_TCLK_CLK_PARENT_MCU_TIMERCLKN_SEL_OUT1_DIV_CLKOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_TIMER1_TIMER_TCLK_CLK_PARENT_MCU_TIMERCLKN_SEL_OUT1_DIV_CLKOUT&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga094ded942fad1ea7e612f76d25bd3852"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga094ded942fad1ea7e612f76d25bd3852">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_TIMER2_TIMER_HCLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_TIMER2_TIMER_HCLK_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gabd092d580af839a967c2a632f44b11fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabd092d580af839a967c2a632f44b11fa">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_TIMER2_TIMER_PWM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_TIMER2_TIMER_PWM&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga20a76fc8ddec6031ad5b755037ff8442"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga20a76fc8ddec6031ad5b755037ff8442">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_TIMER2_TIMER_TCLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_TIMER2_TIMER_TCLK_CLK&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga13d4e2952c21be2862a96663275a3482"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga13d4e2952c21be2862a96663275a3482">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_TIMER2_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_TIMER2_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga773e313311d5b1e87eee92030c0c441d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga773e313311d5b1e87eee92030c0c441d">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_TIMER2_TIMER_TCLK_CLK_PARENT_SAM62_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_TIMER2_TIMER_TCLK_CLK_PARENT_SAM62_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK4&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga5a3fb145590e8f3df9493116754a687d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5a3fb145590e8f3df9493116754a687d">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_TIMER2_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_TIMER2_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga367a9982bc364f9ac9fdcbab687b4c4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga367a9982bc364f9ac9fdcbab687b4c4b">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_TIMER2_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT3_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_TIMER2_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT3_CLK&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gae3ce7a9558e1d1dabfe2e40ac58022ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae3ce7a9558e1d1dabfe2e40ac58022ca">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_TIMER2_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_TIMER2_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga4ec9be85a551bdfda7cf9d525d1f4a78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4ec9be85a551bdfda7cf9d525d1f4a78">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_TIMER2_TIMER_TCLK_CLK_PARENT_CLK_32K_RC_SEL_OUT0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_TIMER2_TIMER_TCLK_CLK_PARENT_CLK_32K_RC_SEL_OUT0&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaea7384132b1915165501b976e8433f2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaea7384132b1915165501b976e8433f2e">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_TIMER2_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_TIMER2_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga11a7c93f4e48390665c2ed9621f7a017"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga11a7c93f4e48390665c2ed9621f7a017">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_TIMER2_TIMER_TCLK_CLK_PARENT_MCU_TIMERCLKN_SEL_OUT2_DIV_CLKOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_TIMER2_TIMER_TCLK_CLK_PARENT_MCU_TIMERCLKN_SEL_OUT2_DIV_CLKOUT&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga76dd53571ad710eb06a93edb2d84d40b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga76dd53571ad710eb06a93edb2d84d40b">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_TIMER3_TIMER_HCLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_TIMER3_TIMER_HCLK_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaba844b1fb571aae9c0232040d65e7cdd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaba844b1fb571aae9c0232040d65e7cdd">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_TIMER3_TIMER_PWM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_TIMER3_TIMER_PWM&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga36120c94c30a41b1981201c827f54367"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga36120c94c30a41b1981201c827f54367">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_TIMER3_TIMER_TCLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_TIMER3_TIMER_TCLK_CLK&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga15bfc2b27c222d71ce6de6ac1ba05d15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga15bfc2b27c222d71ce6de6ac1ba05d15">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_TIMER3_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_TIMER3_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga8700d3036aaf999640cbc1f8422d7257"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8700d3036aaf999640cbc1f8422d7257">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_TIMER3_TIMER_TCLK_CLK_PARENT_SAM62_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_TIMER3_TIMER_TCLK_CLK_PARENT_SAM62_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK4&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga7852aad304386eacaffbc6abdb7d50d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7852aad304386eacaffbc6abdb7d50d6">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_TIMER3_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_TIMER3_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga7d8cf81f1e55ae146be06908130cae03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7d8cf81f1e55ae146be06908130cae03">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_TIMER3_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT3_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_TIMER3_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT3_CLK&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga1437e893ce41c6af47901519bd4110c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1437e893ce41c6af47901519bd4110c9">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_TIMER3_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_TIMER3_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga554392d32038f8d08f57520a0c5ffcb7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga554392d32038f8d08f57520a0c5ffcb7">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_TIMER3_TIMER_TCLK_CLK_PARENT_CLK_32K_RC_SEL_OUT0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_TIMER3_TIMER_TCLK_CLK_PARENT_CLK_32K_RC_SEL_OUT0&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa2f426b8de0cd844d3e414238f89e2d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa2f426b8de0cd844d3e414238f89e2d0">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_TIMER3_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_TIMER3_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa02d941701459df65b82cf580c6cc888"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa02d941701459df65b82cf580c6cc888">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_TIMER3_TIMER_TCLK_CLK_PARENT_MCU_TIMERCLKN_SEL_OUT3_DIV_CLKOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_TIMER3_TIMER_TCLK_CLK_PARENT_MCU_TIMERCLKN_SEL_OUT3_DIV_CLKOUT&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga6b6a924d146511c38ae3892707e76215"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6b6a924d146511c38ae3892707e76215">&#9670;&nbsp;</a></span>TISCI_DEV_WKUP_TIMER0_TIMER_HCLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_WKUP_TIMER0_TIMER_HCLK_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga4899226e2e6c88b58057da6d3f6de9ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4899226e2e6c88b58057da6d3f6de9ad">&#9670;&nbsp;</a></span>TISCI_DEV_WKUP_TIMER0_TIMER_HCLK_CLK_PARENT_HSDIV1_16FFT_MAIN_15_HSDIVOUT0_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_WKUP_TIMER0_TIMER_HCLK_CLK_PARENT_HSDIV1_16FFT_MAIN_15_HSDIVOUT0_CLK&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gacb972e0c494db26e2d9d064ae453ddd7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacb972e0c494db26e2d9d064ae453ddd7">&#9670;&nbsp;</a></span>TISCI_DEV_WKUP_TIMER0_TIMER_HCLK_CLK_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT0_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_WKUP_TIMER0_TIMER_HCLK_CLK_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT0_CLK&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga8a521a2c91a0cd6b608053a0687a566f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8a521a2c91a0cd6b608053a0687a566f">&#9670;&nbsp;</a></span>TISCI_DEV_WKUP_TIMER0_TIMER_TCLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_WKUP_TIMER0_TIMER_TCLK_CLK&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gae274716e4b907dd227bcef1590b1bef9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae274716e4b907dd227bcef1590b1bef9">&#9670;&nbsp;</a></span>TISCI_DEV_WKUP_TIMER0_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_WKUP_TIMER0_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga648081b44680858561ae2dd6abd48337"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga648081b44680858561ae2dd6abd48337">&#9670;&nbsp;</a></span>TISCI_DEV_WKUP_TIMER0_TIMER_TCLK_CLK_PARENT_WKUP_CLKSEL_OUT04</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_WKUP_TIMER0_TIMER_TCLK_CLK_PARENT_WKUP_CLKSEL_OUT04&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gadadec8b51cf390e146388c8fa9a44ae3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadadec8b51cf390e146388c8fa9a44ae3">&#9670;&nbsp;</a></span>TISCI_DEV_WKUP_TIMER0_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_WKUP_TIMER0_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga90aa1cdc0bb3519ad854019fbf0d1a0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga90aa1cdc0bb3519ad854019fbf0d1a0f">&#9670;&nbsp;</a></span>TISCI_DEV_WKUP_TIMER0_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT3_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_WKUP_TIMER0_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT3_CLK&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gad3dbae54a73ea0d6ff7fea8f910334de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad3dbae54a73ea0d6ff7fea8f910334de">&#9670;&nbsp;</a></span>TISCI_DEV_WKUP_TIMER0_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_WKUP_TIMER0_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gae2782b67ea1ed9808be7aa2f3e28bb4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae2782b67ea1ed9808be7aa2f3e28bb4c">&#9670;&nbsp;</a></span>TISCI_DEV_WKUP_TIMER0_TIMER_TCLK_CLK_PARENT_CLK_32K_RC_SEL_OUT0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_WKUP_TIMER0_TIMER_TCLK_CLK_PARENT_CLK_32K_RC_SEL_OUT0&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga7c6f3de2a69e758184b89211368ec247"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7c6f3de2a69e758184b89211368ec247">&#9670;&nbsp;</a></span>TISCI_DEV_WKUP_TIMER0_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_WKUP_TIMER0_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga2d77f0ae4fa64f4807c1b98ca3379e75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2d77f0ae4fa64f4807c1b98ca3379e75">&#9670;&nbsp;</a></span>TISCI_DEV_WKUP_TIMER0_TIMER_TCLK_CLK_PARENT_WKUP_TIMERCLKN_SEL_OUT0_DIV_CLKOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_WKUP_TIMER0_TIMER_TCLK_CLK_PARENT_WKUP_TIMERCLKN_SEL_OUT0_DIV_CLKOUT&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gad7b65a0e0ba9d9d37f1a31572ed76d16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad7b65a0e0ba9d9d37f1a31572ed76d16">&#9670;&nbsp;</a></span>TISCI_DEV_WKUP_TIMER1_TIMER_HCLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_WKUP_TIMER1_TIMER_HCLK_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3c1b64f0b1e99d60b3ce41fc44edd2d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3c1b64f0b1e99d60b3ce41fc44edd2d3">&#9670;&nbsp;</a></span>TISCI_DEV_WKUP_TIMER1_TIMER_HCLK_CLK_PARENT_HSDIV1_16FFT_MAIN_15_HSDIVOUT0_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_WKUP_TIMER1_TIMER_HCLK_CLK_PARENT_HSDIV1_16FFT_MAIN_15_HSDIVOUT0_CLK&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gacb97c0c901cc6e623aafbd095c929a2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacb97c0c901cc6e623aafbd095c929a2c">&#9670;&nbsp;</a></span>TISCI_DEV_WKUP_TIMER1_TIMER_HCLK_CLK_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT0_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_WKUP_TIMER1_TIMER_HCLK_CLK_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT0_CLK&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gad0f61b094965c88f74ff4b15d47d5789"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad0f61b094965c88f74ff4b15d47d5789">&#9670;&nbsp;</a></span>TISCI_DEV_WKUP_TIMER1_TIMER_TCLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_WKUP_TIMER1_TIMER_TCLK_CLK&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab5ec27e220d05b1f60526ee141b0f75c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab5ec27e220d05b1f60526ee141b0f75c">&#9670;&nbsp;</a></span>TISCI_DEV_WKUP_TIMER1_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_WKUP_TIMER1_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga5532321b8cf1348c02467c77c38a9a65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5532321b8cf1348c02467c77c38a9a65">&#9670;&nbsp;</a></span>TISCI_DEV_WKUP_TIMER1_TIMER_TCLK_CLK_PARENT_WKUP_CLKSEL_OUT04</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_WKUP_TIMER1_TIMER_TCLK_CLK_PARENT_WKUP_CLKSEL_OUT04&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga8458fa168cc6cd5c63d1a607c046e528"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8458fa168cc6cd5c63d1a607c046e528">&#9670;&nbsp;</a></span>TISCI_DEV_WKUP_TIMER1_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_WKUP_TIMER1_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga60b3ec8e9353a29dbe587ed2ab6ac0c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga60b3ec8e9353a29dbe587ed2ab6ac0c5">&#9670;&nbsp;</a></span>TISCI_DEV_WKUP_TIMER1_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT3_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_WKUP_TIMER1_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT3_CLK&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga478cace3ab3d2fe35ad9c544b63304f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga478cace3ab3d2fe35ad9c544b63304f7">&#9670;&nbsp;</a></span>TISCI_DEV_WKUP_TIMER1_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_WKUP_TIMER1_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga9bfe26f3c9086fe2e722cfb077e93262"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9bfe26f3c9086fe2e722cfb077e93262">&#9670;&nbsp;</a></span>TISCI_DEV_WKUP_TIMER1_TIMER_TCLK_CLK_PARENT_CLK_32K_RC_SEL_OUT0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_WKUP_TIMER1_TIMER_TCLK_CLK_PARENT_CLK_32K_RC_SEL_OUT0&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga9a513c75fcd005b5cbe9e5d3795b5940"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9a513c75fcd005b5cbe9e5d3795b5940">&#9670;&nbsp;</a></span>TISCI_DEV_WKUP_TIMER1_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_WKUP_TIMER1_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gafd126207bbe8ce03fc5d700eda9c57fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafd126207bbe8ce03fc5d700eda9c57fb">&#9670;&nbsp;</a></span>TISCI_DEV_WKUP_TIMER1_TIMER_TCLK_CLK_PARENT_WKUP_TIMERCLKN_SEL_OUT1_DIV_CLKOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_WKUP_TIMER1_TIMER_TCLK_CLK_PARENT_WKUP_TIMERCLKN_SEL_OUT1_DIV_CLKOUT&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga1e963d48a7b44041627fdafce83028e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1e963d48a7b44041627fdafce83028e3">&#9670;&nbsp;</a></span>TISCI_DEV_ECAP0_VBUS_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_ECAP0_VBUS_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gad777f104156ff2c9e34267ac8d62363a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad777f104156ff2c9e34267ac8d62363a">&#9670;&nbsp;</a></span>TISCI_DEV_ECAP1_VBUS_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_ECAP1_VBUS_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga5f155ff971fa60a2ee7b6ce85171897f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5f155ff971fa60a2ee7b6ce85171897f">&#9670;&nbsp;</a></span>TISCI_DEV_ECAP2_VBUS_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_ECAP2_VBUS_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3021d13a781eb373fd13e695706ce553"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3021d13a781eb373fd13e695706ce553">&#9670;&nbsp;</a></span>TISCI_DEV_ELM0_VBUSP_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_ELM0_VBUSP_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga947159946ced917145ec53f2f2384448"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga947159946ced917145ec53f2f2384448">&#9670;&nbsp;</a></span>TISCI_DEV_MMCSD1_EMMCSDSS_IO_CLK_I</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MMCSD1_EMMCSDSS_IO_CLK_I&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab368347875cd9c820b23861d220b1e71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab368347875cd9c820b23861d220b1e71">&#9670;&nbsp;</a></span>TISCI_DEV_MMCSD1_EMMCSDSS_IO_CLK_I_PARENT_BOARD_0_MMC1_CLKLB_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MMCSD1_EMMCSDSS_IO_CLK_I_PARENT_BOARD_0_MMC1_CLKLB_OUT&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gacd031d07edb7c651c0877ae5bdbbd64d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacd031d07edb7c651c0877ae5bdbbd64d">&#9670;&nbsp;</a></span>TISCI_DEV_MMCSD1_EMMCSDSS_IO_CLK_I_PARENT_BOARD_0_MMC1_CLK_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MMCSD1_EMMCSDSS_IO_CLK_I_PARENT_BOARD_0_MMC1_CLK_OUT&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gacbaaa317d381f8bac631667edae9b4af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacbaaa317d381f8bac631667edae9b4af">&#9670;&nbsp;</a></span>TISCI_DEV_MMCSD1_EMMCSDSS_IO_CLK_O</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MMCSD1_EMMCSDSS_IO_CLK_O&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga389a08cb2bea7d76c181342833398106"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga389a08cb2bea7d76c181342833398106">&#9670;&nbsp;</a></span>TISCI_DEV_MMCSD1_EMMCSDSS_VBUS_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MMCSD1_EMMCSDSS_VBUS_CLK&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga33340032465078f69af54a08d7570b91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga33340032465078f69af54a08d7570b91">&#9670;&nbsp;</a></span>TISCI_DEV_MMCSD1_EMMCSDSS_XIN_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MMCSD1_EMMCSDSS_XIN_CLK&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga7b98017ac1cfe7da0b3a3181860b94c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7b98017ac1cfe7da0b3a3181860b94c7">&#9670;&nbsp;</a></span>TISCI_DEV_MMCSD1_EMMCSDSS_XIN_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT5_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MMCSD1_EMMCSDSS_XIN_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT5_CLK&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga769d873dc5ba6996ace68973f5b8ffeb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga769d873dc5ba6996ace68973f5b8ffeb">&#9670;&nbsp;</a></span>TISCI_DEV_MMCSD1_EMMCSDSS_XIN_CLK_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT2_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MMCSD1_EMMCSDSS_XIN_CLK_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT2_CLK&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaf6eb8711ee2f9afa78c8ead02185aee1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf6eb8711ee2f9afa78c8ead02185aee1">&#9670;&nbsp;</a></span>TISCI_DEV_MMCSD2_EMMCSDSS_IO_CLK_I</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MMCSD2_EMMCSDSS_IO_CLK_I&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga26bf02011367eb25242324aea4ff8f47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga26bf02011367eb25242324aea4ff8f47">&#9670;&nbsp;</a></span>TISCI_DEV_MMCSD2_EMMCSDSS_IO_CLK_I_PARENT_BOARD_0_MMC2_CLKLB_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MMCSD2_EMMCSDSS_IO_CLK_I_PARENT_BOARD_0_MMC2_CLKLB_OUT&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga7c9476f6b0e61af3a26031eed41ef311"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7c9476f6b0e61af3a26031eed41ef311">&#9670;&nbsp;</a></span>TISCI_DEV_MMCSD2_EMMCSDSS_IO_CLK_I_PARENT_BOARD_0_MMC2_CLK_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MMCSD2_EMMCSDSS_IO_CLK_I_PARENT_BOARD_0_MMC2_CLK_OUT&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga8a006d385c5b61f887861100b597fb0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8a006d385c5b61f887861100b597fb0a">&#9670;&nbsp;</a></span>TISCI_DEV_MMCSD2_EMMCSDSS_IO_CLK_O</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MMCSD2_EMMCSDSS_IO_CLK_O&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaae749b5a250cd1ed71caa0afae3db1b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaae749b5a250cd1ed71caa0afae3db1b6">&#9670;&nbsp;</a></span>TISCI_DEV_MMCSD2_EMMCSDSS_VBUS_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MMCSD2_EMMCSDSS_VBUS_CLK&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga5767f96bd18bc2ae90dc9921fd351aa1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5767f96bd18bc2ae90dc9921fd351aa1">&#9670;&nbsp;</a></span>TISCI_DEV_MMCSD2_EMMCSDSS_XIN_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MMCSD2_EMMCSDSS_XIN_CLK&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga1cb61f679b5c036055d39708cabf4369"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1cb61f679b5c036055d39708cabf4369">&#9670;&nbsp;</a></span>TISCI_DEV_MMCSD2_EMMCSDSS_XIN_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT5_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MMCSD2_EMMCSDSS_XIN_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT5_CLK&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gae0b3ea561ce57ba61bc0ea92373d8b8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae0b3ea561ce57ba61bc0ea92373d8b8f">&#9670;&nbsp;</a></span>TISCI_DEV_MMCSD2_EMMCSDSS_XIN_CLK_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT2_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MMCSD2_EMMCSDSS_XIN_CLK_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT2_CLK&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga48277a09168faa01bfcd902b561e00fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga48277a09168faa01bfcd902b561e00fd">&#9670;&nbsp;</a></span>TISCI_DEV_MMCSD0_EMMCSDSS_IO_CLK_I</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MMCSD0_EMMCSDSS_IO_CLK_I&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga1f583ba666edea9794c86f27a8c1eaa0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1f583ba666edea9794c86f27a8c1eaa0">&#9670;&nbsp;</a></span>TISCI_DEV_MMCSD0_EMMCSDSS_IO_CLK_I_PARENT_BOARD_0_MMC0_CLKLB_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MMCSD0_EMMCSDSS_IO_CLK_I_PARENT_BOARD_0_MMC0_CLKLB_OUT&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga86d292bbac42182e06ae75df613bef1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga86d292bbac42182e06ae75df613bef1f">&#9670;&nbsp;</a></span>TISCI_DEV_MMCSD0_EMMCSDSS_IO_CLK_I_PARENT_BOARD_0_MMC0_CLK_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MMCSD0_EMMCSDSS_IO_CLK_I_PARENT_BOARD_0_MMC0_CLK_OUT&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga0daf41e3a1169eb1358d7fe47eb1b4b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0daf41e3a1169eb1358d7fe47eb1b4b2">&#9670;&nbsp;</a></span>TISCI_DEV_MMCSD0_EMMCSDSS_IO_CLK_O</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MMCSD0_EMMCSDSS_IO_CLK_O&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga622ec59b5520fd5a8ec4bacdd59ab73d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga622ec59b5520fd5a8ec4bacdd59ab73d">&#9670;&nbsp;</a></span>TISCI_DEV_MMCSD0_EMMCSDSS_VBUS_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MMCSD0_EMMCSDSS_VBUS_CLK&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga07cc21c0e0f9ec8bae44bc790634ed13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga07cc21c0e0f9ec8bae44bc790634ed13">&#9670;&nbsp;</a></span>TISCI_DEV_MMCSD0_EMMCSDSS_XIN_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MMCSD0_EMMCSDSS_XIN_CLK&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga83fe34ebf626f0ac60ff77d93901c9b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga83fe34ebf626f0ac60ff77d93901c9b1">&#9670;&nbsp;</a></span>TISCI_DEV_MMCSD0_EMMCSDSS_XIN_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT5_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MMCSD0_EMMCSDSS_XIN_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT5_CLK&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga13dbcc38d42f87765b4ff8a25675f57a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga13dbcc38d42f87765b4ff8a25675f57a">&#9670;&nbsp;</a></span>TISCI_DEV_MMCSD0_EMMCSDSS_XIN_CLK_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT2_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MMCSD0_EMMCSDSS_XIN_CLK_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT2_CLK&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gacddb647dfcdc751021f1f9f1c0e29169"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacddb647dfcdc751021f1f9f1c0e29169">&#9670;&nbsp;</a></span>TISCI_DEV_EQEP0_VBUS_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_EQEP0_VBUS_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga7a194515e0adff9009e90db367f8697c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7a194515e0adff9009e90db367f8697c">&#9670;&nbsp;</a></span>TISCI_DEV_EQEP1_VBUS_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_EQEP1_VBUS_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga404420247ca93f9fe223b4e1ed3eb22f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga404420247ca93f9fe223b4e1ed3eb22f">&#9670;&nbsp;</a></span>TISCI_DEV_EQEP2_VBUS_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_EQEP2_VBUS_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga6c1a534d2f359b8133f0955db872c096"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6c1a534d2f359b8133f0955db872c096">&#9670;&nbsp;</a></span>TISCI_DEV_ESM0_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_ESM0_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga382ea8886423994b6b57e30bf7a3788d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga382ea8886423994b6b57e30bf7a3788d">&#9670;&nbsp;</a></span>TISCI_DEV_WKUP_ESM0_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_WKUP_ESM0_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gae13f5a7f53ba68f57e95477f0bfbbe95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae13f5a7f53ba68f57e95477f0bfbbe95">&#9670;&nbsp;</a></span>TISCI_DEV_FSS0_FSAS_0_GCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_FSS0_FSAS_0_GCLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab9a153dffe04e0809800bd7372304374"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab9a153dffe04e0809800bd7372304374">&#9670;&nbsp;</a></span>TISCI_DEV_FSS0_OSPI_0_OSPI_DQS_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_FSS0_OSPI_0_OSPI_DQS_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaccc6919fc163dcc0b4fda83500850943"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaccc6919fc163dcc0b4fda83500850943">&#9670;&nbsp;</a></span>TISCI_DEV_FSS0_OSPI_0_OSPI_HCLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_FSS0_OSPI_0_OSPI_HCLK_CLK&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga0be40b5e292d7be49e3869789d5f3e34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0be40b5e292d7be49e3869789d5f3e34">&#9670;&nbsp;</a></span>TISCI_DEV_FSS0_OSPI_0_OSPI_ICLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_FSS0_OSPI_0_OSPI_ICLK_CLK&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga5013826e7da6a6e2f89f2752e699daad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5013826e7da6a6e2f89f2752e699daad">&#9670;&nbsp;</a></span>TISCI_DEV_FSS0_OSPI_0_OSPI_ICLK_CLK_PARENT_BOARD_0_OSPI0_DQS_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_FSS0_OSPI_0_OSPI_ICLK_CLK_PARENT_BOARD_0_OSPI0_DQS_OUT&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3425f7d2f413f4646f00b9c7441d0271"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3425f7d2f413f4646f00b9c7441d0271">&#9670;&nbsp;</a></span>TISCI_DEV_FSS0_OSPI_0_OSPI_ICLK_CLK_PARENT_BOARD_0_OSPI0_LBCLKO_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_FSS0_OSPI_0_OSPI_ICLK_CLK_PARENT_BOARD_0_OSPI0_LBCLKO_OUT&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3946d38768b915aa4d310dbe99d428a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3946d38768b915aa4d310dbe99d428a4">&#9670;&nbsp;</a></span>TISCI_DEV_FSS0_OSPI_0_OSPI_OCLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_FSS0_OSPI_0_OSPI_OCLK_CLK&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga2964f2cdac17e01745667731b43da83c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2964f2cdac17e01745667731b43da83c">&#9670;&nbsp;</a></span>TISCI_DEV_FSS0_OSPI_0_OSPI_PCLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_FSS0_OSPI_0_OSPI_PCLK_CLK&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab5540e03ab173a9e978889572222b23f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab5540e03ab173a9e978889572222b23f">&#9670;&nbsp;</a></span>TISCI_DEV_FSS0_OSPI_0_OSPI_RCLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_FSS0_OSPI_0_OSPI_RCLK_CLK&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga44a756d11ff55e19018fca758edc35a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga44a756d11ff55e19018fca758edc35a0">&#9670;&nbsp;</a></span>TISCI_DEV_FSS0_OSPI_0_OSPI_RCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT1_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_FSS0_OSPI_0_OSPI_RCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT1_CLK&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gacdb8a9ec78fcdde7616677585d4209f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacdb8a9ec78fcdde7616677585d4209f4">&#9670;&nbsp;</a></span>TISCI_DEV_FSS0_OSPI_0_OSPI_RCLK_CLK_PARENT_POSTDIV1_16FFT_MAIN_1_HSDIVOUT5_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_FSS0_OSPI_0_OSPI_RCLK_CLK_PARENT_POSTDIV1_16FFT_MAIN_1_HSDIVOUT5_CLK&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gac74fc4c0692aab2a1a9a5ba78072681b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac74fc4c0692aab2a1a9a5ba78072681b">&#9670;&nbsp;</a></span>TISCI_DEV_GICSS0_VCLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_GICSS0_VCLK_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gad91a72d443c5e2d25e5085f11e1be315"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad91a72d443c5e2d25e5085f11e1be315">&#9670;&nbsp;</a></span>TISCI_DEV_GPIO0_MMR_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_GPIO0_MMR_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga8ccd45a440b19d9b3a9d50d6a0412cf2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8ccd45a440b19d9b3a9d50d6a0412cf2">&#9670;&nbsp;</a></span>TISCI_DEV_GPIO1_MMR_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_GPIO1_MMR_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaeaf1be9657e468118c1e06c1b999c08c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeaf1be9657e468118c1e06c1b999c08c">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_GPIO0_MMR_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_GPIO0_MMR_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga9c9c7d7eaaafb27cfcb63b51609ff628"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9c9c7d7eaaafb27cfcb63b51609ff628">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_GPIO0_MMR_CLK_PARENT_SAM62_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_GPIO0_MMR_CLK_PARENT_SAM62_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK4&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga694bd0f9e410d9ae643c1b0be7606dfc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga694bd0f9e410d9ae643c1b0be7606dfc">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_GPIO0_MMR_CLK_PARENT_GLUELOGIC_LFOSC0_CLKOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_GPIO0_MMR_CLK_PARENT_GLUELOGIC_LFOSC0_CLKOUT&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gad6884461ad4e49a920d8fb2524246965"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad6884461ad4e49a920d8fb2524246965">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_GPIO0_MMR_CLK_PARENT_GLUELOGIC_RCOSC_CLK_1P0V_97P65K3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_GPIO0_MMR_CLK_PARENT_GLUELOGIC_RCOSC_CLK_1P0V_97P65K3&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga7c46023fcb3a745064ebf7d06530673e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7c46023fcb3a745064ebf7d06530673e">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_GPIO0_MMR_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_GPIO0_MMR_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga1e314172177878f2167ba450d0feba84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1e314172177878f2167ba450d0feba84">&#9670;&nbsp;</a></span>TISCI_DEV_GPMC0_FUNC_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_GPMC0_FUNC_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaba6a30f0f1f197c29f2d31419766e95b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaba6a30f0f1f197c29f2d31419766e95b">&#9670;&nbsp;</a></span>TISCI_DEV_GPMC0_FUNC_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT3_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_GPMC0_FUNC_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT3_CLK&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga25a8bdeaaa220497b93afad1007de50e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga25a8bdeaaa220497b93afad1007de50e">&#9670;&nbsp;</a></span>TISCI_DEV_GPMC0_FUNC_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT7_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_GPMC0_FUNC_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT7_CLK&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga89a01bb5da703fec502b134506d04bf9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga89a01bb5da703fec502b134506d04bf9">&#9670;&nbsp;</a></span>TISCI_DEV_GPMC0_PI_GPMC_RET_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_GPMC0_PI_GPMC_RET_CLK&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gad482b6e5722fbe1f35c65b4de825a01f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad482b6e5722fbe1f35c65b4de825a01f">&#9670;&nbsp;</a></span>TISCI_DEV_GPMC0_PO_GPMC_DEV_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_GPMC0_PO_GPMC_DEV_CLK&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga37825c8cb4c5160fc7dad09752aca0fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga37825c8cb4c5160fc7dad09752aca0fc">&#9670;&nbsp;</a></span>TISCI_DEV_GPMC0_VBUSM_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_GPMC0_VBUSM_CLK&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab47d2701c1cc350ae0d0f129f2bbcdd6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab47d2701c1cc350ae0d0f129f2bbcdd6">&#9670;&nbsp;</a></span>TISCI_DEV_WKUP_GTC0_GTC_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_WKUP_GTC0_GTC_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gac9aa5d8af9cab3c0198cdaa2e11e4aee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac9aa5d8af9cab3c0198cdaa2e11e4aee">&#9670;&nbsp;</a></span>TISCI_DEV_WKUP_GTC0_GTC_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT5_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_WKUP_GTC0_GTC_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT5_CLK&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga4d15c4f9ee32dcd2a662d2b4eb135c62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4d15c4f9ee32dcd2a662d2b4eb135c62">&#9670;&nbsp;</a></span>TISCI_DEV_WKUP_GTC0_GTC_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT6_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_WKUP_GTC0_GTC_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT6_CLK&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga11c2a8129f02665d493c88cbe691f359"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga11c2a8129f02665d493c88cbe691f359">&#9670;&nbsp;</a></span>TISCI_DEV_WKUP_GTC0_GTC_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_WKUP_GTC0_GTC_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gae8c7cb92593b7e8f9be73459a5864e8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae8c7cb92593b7e8f9be73459a5864e8e">&#9670;&nbsp;</a></span>TISCI_DEV_WKUP_GTC0_GTC_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_WKUP_GTC0_GTC_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga44e4aafca7d5d18769eccef5f1f02e1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga44e4aafca7d5d18769eccef5f1f02e1a">&#9670;&nbsp;</a></span>TISCI_DEV_WKUP_GTC0_GTC_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_WKUP_GTC0_GTC_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga08ed5b3414d13b9cd7c606d28cd8adcc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga08ed5b3414d13b9cd7c606d28cd8adcc">&#9670;&nbsp;</a></span>TISCI_DEV_WKUP_GTC0_GTC_CLK_PARENT_SAM62_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_WKUP_GTC0_GTC_CLK_PARENT_SAM62_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga5fc9a43375e6a6de18807f94c7f9f2ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5fc9a43375e6a6de18807f94c7f9f2ed">&#9670;&nbsp;</a></span>TISCI_DEV_WKUP_GTC0_GTC_CLK_PARENT_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_WKUP_GTC0_GTC_CLK_PARENT_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga2593383c9e0337aca30f8cd1f94ce7d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2593383c9e0337aca30f8cd1f94ce7d8">&#9670;&nbsp;</a></span>TISCI_DEV_WKUP_GTC0_VBUSP_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_WKUP_GTC0_VBUSP_CLK&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gad24c468fb8d4fcd7116d0b6a9454892f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad24c468fb8d4fcd7116d0b6a9454892f">&#9670;&nbsp;</a></span>TISCI_DEV_WKUP_GTC0_VBUSP_CLK_PARENT_HSDIV1_16FFT_MAIN_15_HSDIVOUT0_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_WKUP_GTC0_VBUSP_CLK_PARENT_HSDIV1_16FFT_MAIN_15_HSDIVOUT0_CLK&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gabfd1bc8b035667a1c7c83783b81dcdc3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabfd1bc8b035667a1c7c83783b81dcdc3">&#9670;&nbsp;</a></span>TISCI_DEV_WKUP_GTC0_VBUSP_CLK_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT0_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_WKUP_GTC0_VBUSP_CLK_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT0_CLK&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga60c873fce2b6339059d86a1bf459c7aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga60c873fce2b6339059d86a1bf459c7aa">&#9670;&nbsp;</a></span>TISCI_DEV_ICSSM0_CORE_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_ICSSM0_CORE_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab35e02e334d27a719ca50b99534c1d7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab35e02e334d27a719ca50b99534c1d7e">&#9670;&nbsp;</a></span>TISCI_DEV_ICSSM0_CORE_CLK_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT0_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_ICSSM0_CORE_CLK_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT0_CLK&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga21e184e2cefd3e668bc770c1f57be945"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga21e184e2cefd3e668bc770c1f57be945">&#9670;&nbsp;</a></span>TISCI_DEV_ICSSM0_CORE_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT9_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_ICSSM0_CORE_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT9_CLK&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga9e406b81a9297335366a7267f2fa4561"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9e406b81a9297335366a7267f2fa4561">&#9670;&nbsp;</a></span>TISCI_DEV_ICSSM0_IEP_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_ICSSM0_IEP_CLK&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga75117a206a0f88d92b7848cf32e53aa7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga75117a206a0f88d92b7848cf32e53aa7">&#9670;&nbsp;</a></span>TISCI_DEV_ICSSM0_IEP_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT5_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_ICSSM0_IEP_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT5_CLK&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaba011c6a452f88a50d22059b0592f3ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaba011c6a452f88a50d22059b0592f3ec">&#9670;&nbsp;</a></span>TISCI_DEV_ICSSM0_IEP_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT6_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_ICSSM0_IEP_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT6_CLK&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gade0edba21c788a11454cc1e06f9807e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gade0edba21c788a11454cc1e06f9807e0">&#9670;&nbsp;</a></span>TISCI_DEV_ICSSM0_IEP_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_ICSSM0_IEP_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga634b42b61023266ad026647cf0735976"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga634b42b61023266ad026647cf0735976">&#9670;&nbsp;</a></span>TISCI_DEV_ICSSM0_IEP_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_ICSSM0_IEP_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3bc6a77ffeba415a8872a3813bb88ec7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3bc6a77ffeba415a8872a3813bb88ec7">&#9670;&nbsp;</a></span>TISCI_DEV_ICSSM0_IEP_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_ICSSM0_IEP_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga6cb3e4e2ebe2cf632287b8f64db73da9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6cb3e4e2ebe2cf632287b8f64db73da9">&#9670;&nbsp;</a></span>TISCI_DEV_ICSSM0_IEP_CLK_PARENT_SAM62_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_ICSSM0_IEP_CLK_PARENT_SAM62_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gadf34fa6697d0d489cdc6f01e45baa704"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadf34fa6697d0d489cdc6f01e45baa704">&#9670;&nbsp;</a></span>TISCI_DEV_ICSSM0_IEP_CLK_PARENT_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_ICSSM0_IEP_CLK_PARENT_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gafcc28f534005ede68b55bb6dddd3702d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafcc28f534005ede68b55bb6dddd3702d">&#9670;&nbsp;</a></span>TISCI_DEV_ICSSM0_UCLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_ICSSM0_UCLK_CLK&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaecaf559092ac0204b66e189923a6dc95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaecaf559092ac0204b66e189923a6dc95">&#9670;&nbsp;</a></span>TISCI_DEV_ICSSM0_VCLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_ICSSM0_VCLK_CLK&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga758f6b92ed0e8536978577ad558bf3ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga758f6b92ed0e8536978577ad558bf3ed">&#9670;&nbsp;</a></span>TISCI_DEV_DDPA0_DDPA_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DDPA0_DDPA_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab0c420643d76cc5f11cebc7bdbb22023"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab0c420643d76cc5f11cebc7bdbb22023">&#9670;&nbsp;</a></span>TISCI_DEV_DSS0_DPI_0_IN_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DSS0_DPI_0_IN_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa04c79cd8716c2e85553b639f127068d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa04c79cd8716c2e85553b639f127068d">&#9670;&nbsp;</a></span>TISCI_DEV_DSS0_DPI_1_IN_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DSS0_DPI_1_IN_CLK&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga57a5aaff6d160f60b8e8125696679edc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga57a5aaff6d160f60b8e8125696679edc">&#9670;&nbsp;</a></span>TISCI_DEV_DSS0_DPI_1_IN_CLK_PARENT_HSDIV0_16FFT_MAIN_17_HSDIVOUT0_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DSS0_DPI_1_IN_CLK_PARENT_HSDIV0_16FFT_MAIN_17_HSDIVOUT0_CLK&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga2055237c2192a9f279c653590d157448"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2055237c2192a9f279c653590d157448">&#9670;&nbsp;</a></span>TISCI_DEV_DSS0_DPI_1_IN_CLK_PARENT_BOARD_0_VOUT0_EXTPCLKIN_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DSS0_DPI_1_IN_CLK_PARENT_BOARD_0_VOUT0_EXTPCLKIN_OUT&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gac6da4a706de130d20668f95fcfd92422"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac6da4a706de130d20668f95fcfd92422">&#9670;&nbsp;</a></span>TISCI_DEV_DSS0_DPI_1_OUT_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DSS0_DPI_1_OUT_CLK&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga9b415159d9bbb6baff68b0aa91f756ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9b415159d9bbb6baff68b0aa91f756ee">&#9670;&nbsp;</a></span>TISCI_DEV_DSS0_DSS_FUNC_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DSS0_DSS_FUNC_CLK&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gad123e689f2d1586805b4b00c70fd4805"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad123e689f2d1586805b4b00c70fd4805">&#9670;&nbsp;</a></span>TISCI_DEV_EPWM0_VBUSP_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_EPWM0_VBUSP_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga87ebf9b6f37d07af7d0ec0f7d1e7f3d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga87ebf9b6f37d07af7d0ec0f7d1e7f3d6">&#9670;&nbsp;</a></span>TISCI_DEV_EPWM1_VBUSP_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_EPWM1_VBUSP_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga7ea36e9c4937531eebde48c0c086d7ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7ea36e9c4937531eebde48c0c086d7ed">&#9670;&nbsp;</a></span>TISCI_DEV_EPWM2_VBUSP_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_EPWM2_VBUSP_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gabf1316ecce85f664fa487ab29e5646bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabf1316ecce85f664fa487ab29e5646bd">&#9670;&nbsp;</a></span>TISCI_DEV_GPU0_GPU_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_GPU0_GPU_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga022f2dd355d26dde32cf98e5ec576e19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga022f2dd355d26dde32cf98e5ec576e19">&#9670;&nbsp;</a></span>TISCI_DEV_LED0_VBUS_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_LED0_VBUS_CLK&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga679c87709014a3aec94d39bb4cb33a4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga679c87709014a3aec94d39bb4cb33a4f">&#9670;&nbsp;</a></span>TISCI_DEV_PBIST0_CLK8_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_PBIST0_CLK8_CLK&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga326dea7d95848295455ac4f0e99cac8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga326dea7d95848295455ac4f0e99cac8f">&#9670;&nbsp;</a></span>TISCI_DEV_PBIST0_TCLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_PBIST0_TCLK_CLK&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga5e51f3c3a8782ad234cb9ed824e15019"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5e51f3c3a8782ad234cb9ed824e15019">&#9670;&nbsp;</a></span>TISCI_DEV_PBIST1_CLK8_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_PBIST1_CLK8_CLK&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga0ea2b9b614dd518cb787b05dc19aab69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0ea2b9b614dd518cb787b05dc19aab69">&#9670;&nbsp;</a></span>TISCI_DEV_PBIST1_TCLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_PBIST1_TCLK_CLK&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga55a563e14114c947f9656912fee72164"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga55a563e14114c947f9656912fee72164">&#9670;&nbsp;</a></span>TISCI_DEV_WKUP_PBIST0_CLK8_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_WKUP_PBIST0_CLK8_CLK&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3e32d9a817357c3e65646b451795c7ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3e32d9a817357c3e65646b451795c7ef">&#9670;&nbsp;</a></span>TISCI_DEV_WKUP_VTM0_FIX_REF2_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_WKUP_VTM0_FIX_REF2_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga29cab9d97cd2b7a70650190be1f5286d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga29cab9d97cd2b7a70650190be1f5286d">&#9670;&nbsp;</a></span>TISCI_DEV_WKUP_VTM0_FIX_REF_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_WKUP_VTM0_FIX_REF_CLK&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga4b5aa957cdfb73734894206a5fa74205"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4b5aa957cdfb73734894206a5fa74205">&#9670;&nbsp;</a></span>TISCI_DEV_WKUP_VTM0_VBUSP_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_WKUP_VTM0_VBUSP_CLK&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3d4209c72ab7347605ddeaf3728123f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3d4209c72ab7347605ddeaf3728123f1">&#9670;&nbsp;</a></span>TISCI_DEV_WKUP_VTM0_VBUSP_CLK_PARENT_HSDIV1_16FFT_MAIN_15_HSDIVOUT0_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_WKUP_VTM0_VBUSP_CLK_PARENT_HSDIV1_16FFT_MAIN_15_HSDIVOUT0_CLK&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga6f77b439dd4c930f7caf0dd2435a4cee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6f77b439dd4c930f7caf0dd2435a4cee">&#9670;&nbsp;</a></span>TISCI_DEV_WKUP_VTM0_VBUSP_CLK_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT0_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_WKUP_VTM0_VBUSP_CLK_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT0_CLK&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga763e24239247fcd57efd698169df62bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga763e24239247fcd57efd698169df62bd">&#9670;&nbsp;</a></span>TISCI_DEV_MCAN0_MCANSS_CCLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCAN0_MCANSS_CCLK_CLK&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga74b8d4b1bed50e971da3bad7e28c69fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga74b8d4b1bed50e971da3bad7e28c69fa">&#9670;&nbsp;</a></span>TISCI_DEV_MCAN0_MCANSS_CCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT4_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCAN0_MCANSS_CCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT4_CLK&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga36d715e23893eb9df0e30ad507e322bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga36d715e23893eb9df0e30ad507e322bc">&#9670;&nbsp;</a></span>TISCI_DEV_MCAN0_MCANSS_CCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCAN0_MCANSS_CCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga042cf0102194466959977c6a7ef00aad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga042cf0102194466959977c6a7ef00aad">&#9670;&nbsp;</a></span>TISCI_DEV_MCAN0_MCANSS_CCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCAN0_MCANSS_CCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga7ec66a402d45892054585423866e771c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7ec66a402d45892054585423866e771c">&#9670;&nbsp;</a></span>TISCI_DEV_MCAN0_MCANSS_CCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCAN0_MCANSS_CCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaaf43d36c5b9d12e1ce2b5a38ac901bf2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaf43d36c5b9d12e1ce2b5a38ac901bf2">&#9670;&nbsp;</a></span>TISCI_DEV_MCAN0_MCANSS_HCLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCAN0_MCANSS_HCLK_CLK&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gacf71fbd6fa21136dbb8ec6e964a51790"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacf71fbd6fa21136dbb8ec6e964a51790">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_MCAN0_MCANSS_CCLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_MCAN0_MCANSS_CCLK_CLK&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaf09010553b81aeff51b507951b737749"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf09010553b81aeff51b507951b737749">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_MCAN0_MCANSS_CCLK_CLK_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT4_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_MCAN0_MCANSS_CCLK_CLK_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT4_CLK&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gae882822c0d4c9be7881fdaec529cc3eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae882822c0d4c9be7881fdaec529cc3eb">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_MCAN0_MCANSS_CCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_MCAN0_MCANSS_CCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga5fdd97d57d1170b3adb4b40a01b02aec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5fdd97d57d1170b3adb4b40a01b02aec">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_MCAN0_MCANSS_CCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_MCAN0_MCANSS_CCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaaaa12d0902cdc4792df05bff1bf9c168"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaaa12d0902cdc4792df05bff1bf9c168">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_MCAN0_MCANSS_CCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT_DUP0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_MCAN0_MCANSS_CCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT_DUP0&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga07368e4673cf70190489d24b9d6e9508"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga07368e4673cf70190489d24b9d6e9508">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_MCAN0_MCANSS_HCLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_MCAN0_MCANSS_HCLK_CLK&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa77ee213e2b5ede3fd9c0356792b4b0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa77ee213e2b5ede3fd9c0356792b4b0a">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_MCAN1_MCANSS_CCLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_MCAN1_MCANSS_CCLK_CLK&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaab3b75861aec8c7593d66fc818f34099"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaab3b75861aec8c7593d66fc818f34099">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_MCAN1_MCANSS_CCLK_CLK_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT4_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_MCAN1_MCANSS_CCLK_CLK_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT4_CLK&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga03e0a0bef3e81c0bc396adb034ea8acd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga03e0a0bef3e81c0bc396adb034ea8acd">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_MCAN1_MCANSS_CCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_MCAN1_MCANSS_CCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga6b4ee88cf8f423a90ff40449ce58eaca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6b4ee88cf8f423a90ff40449ce58eaca">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_MCAN1_MCANSS_CCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_MCAN1_MCANSS_CCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gae41337afff439afb3ff8ec0a53897d57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae41337afff439afb3ff8ec0a53897d57">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_MCAN1_MCANSS_CCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT_DUP0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_MCAN1_MCANSS_CCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT_DUP0&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaed17c052dda8f254971daff434d6a93c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaed17c052dda8f254971daff434d6a93c">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_MCAN1_MCANSS_HCLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_MCAN1_MCANSS_HCLK_CLK&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga21cf44c4f5e39bb224f593ef6fc12bf9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga21cf44c4f5e39bb224f593ef6fc12bf9">&#9670;&nbsp;</a></span>TISCI_DEV_MCASP0_AUX_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCASP0_AUX_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gafc7a8b247604d8bb9c3f60bce00f7e67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafc7a8b247604d8bb9c3f60bce00f7e67">&#9670;&nbsp;</a></span>TISCI_DEV_MCASP0_AUX_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT8_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCASP0_AUX_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT8_CLK&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa04f0ae50d30749d32c484ebd1b7446d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa04f0ae50d30749d32c484ebd1b7446d">&#9670;&nbsp;</a></span>TISCI_DEV_MCASP0_AUX_CLK_PARENT_POSTDIV1_16FFT_MAIN_1_HSDIVOUT6_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCASP0_AUX_CLK_PARENT_POSTDIV1_16FFT_MAIN_1_HSDIVOUT6_CLK&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab77a850ec995cfd0454f29f985effe96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab77a850ec995cfd0454f29f985effe96">&#9670;&nbsp;</a></span>TISCI_DEV_MCASP0_MCASP_ACLKR_PIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCASP0_MCASP_ACLKR_PIN&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gac24baef6f7fd4d84e4f3bca4589b5e21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac24baef6f7fd4d84e4f3bca4589b5e21">&#9670;&nbsp;</a></span>TISCI_DEV_MCASP0_MCASP_ACLKR_POUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCASP0_MCASP_ACLKR_POUT&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab0e2c931d1f6cea4f04da3892aedd23f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab0e2c931d1f6cea4f04da3892aedd23f">&#9670;&nbsp;</a></span>TISCI_DEV_MCASP0_MCASP_ACLKX_PIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCASP0_MCASP_ACLKX_PIN&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga05c53b2fb7fce3c0a5a75296507eb6fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga05c53b2fb7fce3c0a5a75296507eb6fe">&#9670;&nbsp;</a></span>TISCI_DEV_MCASP0_MCASP_ACLKX_POUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCASP0_MCASP_ACLKX_POUT&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga829a5780cb5fd70c5d4ec94583ac8a15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga829a5780cb5fd70c5d4ec94583ac8a15">&#9670;&nbsp;</a></span>TISCI_DEV_MCASP0_MCASP_AFSR_POUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCASP0_MCASP_AFSR_POUT&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab3c4d8f7314a6445bbed282661b1acab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab3c4d8f7314a6445bbed282661b1acab">&#9670;&nbsp;</a></span>TISCI_DEV_MCASP0_MCASP_AFSX_POUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCASP0_MCASP_AFSX_POUT&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga7030f8047cab57a1fc75ac748bc56974"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7030f8047cab57a1fc75ac748bc56974">&#9670;&nbsp;</a></span>TISCI_DEV_MCASP0_MCASP_AHCLKR_PIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCASP0_MCASP_AHCLKR_PIN&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gafa6bf571d32e5bec94bd2031e0a6bbd6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafa6bf571d32e5bec94bd2031e0a6bbd6">&#9670;&nbsp;</a></span>TISCI_DEV_MCASP0_MCASP_AHCLKR_PIN_PARENT_BOARD_0_EXT_REFCLK1_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCASP0_MCASP_AHCLKR_PIN_PARENT_BOARD_0_EXT_REFCLK1_OUT&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga4a2936889f53e06abde4c55fdfefcf84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4a2936889f53e06abde4c55fdfefcf84">&#9670;&nbsp;</a></span>TISCI_DEV_MCASP0_MCASP_AHCLKR_PIN_PARENT_GLUELOGIC_HFOSC0_CLKOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCASP0_MCASP_AHCLKR_PIN_PARENT_GLUELOGIC_HFOSC0_CLKOUT&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gadbcc6c716a28c7f842c08e55abf60a3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadbcc6c716a28c7f842c08e55abf60a3a">&#9670;&nbsp;</a></span>TISCI_DEV_MCASP0_MCASP_AHCLKR_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK0_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCASP0_MCASP_AHCLKR_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK0_OUT&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga967451c2ae81d5c351537048cff92202"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga967451c2ae81d5c351537048cff92202">&#9670;&nbsp;</a></span>TISCI_DEV_MCASP0_MCASP_AHCLKR_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK1_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCASP0_MCASP_AHCLKR_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK1_OUT&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3973bf6aa23bab21b667b76417e438aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3973bf6aa23bab21b667b76417e438aa">&#9670;&nbsp;</a></span>TISCI_DEV_MCASP0_MCASP_AHCLKR_POUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCASP0_MCASP_AHCLKR_POUT&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa9025483315f3ce880522e0fd148f3c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa9025483315f3ce880522e0fd148f3c9">&#9670;&nbsp;</a></span>TISCI_DEV_MCASP0_MCASP_AHCLKX_PIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCASP0_MCASP_AHCLKX_PIN&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaf0451a3ef6a2f8800137f1bfe15738a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf0451a3ef6a2f8800137f1bfe15738a7">&#9670;&nbsp;</a></span>TISCI_DEV_MCASP0_MCASP_AHCLKX_PIN_PARENT_BOARD_0_EXT_REFCLK1_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCASP0_MCASP_AHCLKX_PIN_PARENT_BOARD_0_EXT_REFCLK1_OUT&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gacb8f74416054736fd0e40dc17c1b2f2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacb8f74416054736fd0e40dc17c1b2f2f">&#9670;&nbsp;</a></span>TISCI_DEV_MCASP0_MCASP_AHCLKX_PIN_PARENT_GLUELOGIC_HFOSC0_CLKOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCASP0_MCASP_AHCLKX_PIN_PARENT_GLUELOGIC_HFOSC0_CLKOUT&#160;&#160;&#160;17</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab289c13e2cecebb9e0970505f0bc5816"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab289c13e2cecebb9e0970505f0bc5816">&#9670;&nbsp;</a></span>TISCI_DEV_MCASP0_MCASP_AHCLKX_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK0_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCASP0_MCASP_AHCLKX_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK0_OUT&#160;&#160;&#160;18</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaf84afdaab8c7b9501e0bcd6d20496542"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf84afdaab8c7b9501e0bcd6d20496542">&#9670;&nbsp;</a></span>TISCI_DEV_MCASP0_MCASP_AHCLKX_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK1_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCASP0_MCASP_AHCLKX_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK1_OUT&#160;&#160;&#160;19</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga9311fa885be224f7c07a99063c610fb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9311fa885be224f7c07a99063c610fb0">&#9670;&nbsp;</a></span>TISCI_DEV_MCASP0_MCASP_AHCLKX_POUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCASP0_MCASP_AHCLKX_POUT&#160;&#160;&#160;20</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga561bc5cb1d9e68768b2ebf0834dc55c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga561bc5cb1d9e68768b2ebf0834dc55c3">&#9670;&nbsp;</a></span>TISCI_DEV_MCASP0_VBUSP_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCASP0_VBUSP_CLK&#160;&#160;&#160;21</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaf864c08dd15bf0a7fd77cd1b95da3b70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf864c08dd15bf0a7fd77cd1b95da3b70">&#9670;&nbsp;</a></span>TISCI_DEV_MCASP1_AUX_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCASP1_AUX_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga22fa8b44d1f2e0378598086c246c4551"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga22fa8b44d1f2e0378598086c246c4551">&#9670;&nbsp;</a></span>TISCI_DEV_MCASP1_AUX_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT8_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCASP1_AUX_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT8_CLK&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga239eace36553cdd1c92edd73659a1724"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga239eace36553cdd1c92edd73659a1724">&#9670;&nbsp;</a></span>TISCI_DEV_MCASP1_AUX_CLK_PARENT_POSTDIV1_16FFT_MAIN_1_HSDIVOUT6_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCASP1_AUX_CLK_PARENT_POSTDIV1_16FFT_MAIN_1_HSDIVOUT6_CLK&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga030f3af68845d069386a4dfb881c184a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga030f3af68845d069386a4dfb881c184a">&#9670;&nbsp;</a></span>TISCI_DEV_MCASP1_MCASP_ACLKR_PIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCASP1_MCASP_ACLKR_PIN&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga897f2e201c014688d62f135cf425d91c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga897f2e201c014688d62f135cf425d91c">&#9670;&nbsp;</a></span>TISCI_DEV_MCASP1_MCASP_ACLKR_POUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCASP1_MCASP_ACLKR_POUT&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga25ae549a30d5f06effb66c84c290c792"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga25ae549a30d5f06effb66c84c290c792">&#9670;&nbsp;</a></span>TISCI_DEV_MCASP1_MCASP_ACLKX_PIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCASP1_MCASP_ACLKX_PIN&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga1fa307ebfb21e60a1d65cb300855c918"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1fa307ebfb21e60a1d65cb300855c918">&#9670;&nbsp;</a></span>TISCI_DEV_MCASP1_MCASP_ACLKX_POUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCASP1_MCASP_ACLKX_POUT&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa36390469832b9ea0047871c91025cb3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa36390469832b9ea0047871c91025cb3">&#9670;&nbsp;</a></span>TISCI_DEV_MCASP1_MCASP_AFSR_POUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCASP1_MCASP_AFSR_POUT&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga8fc9ba94c01a167c38158225edf8bdd9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8fc9ba94c01a167c38158225edf8bdd9">&#9670;&nbsp;</a></span>TISCI_DEV_MCASP1_MCASP_AFSX_POUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCASP1_MCASP_AFSX_POUT&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab1e1ba81f3af66e0f437db3f61f4ffc7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab1e1ba81f3af66e0f437db3f61f4ffc7">&#9670;&nbsp;</a></span>TISCI_DEV_MCASP1_MCASP_AHCLKR_PIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCASP1_MCASP_AHCLKR_PIN&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga89a9d082be94d0c286f9c3fcebf4f8cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga89a9d082be94d0c286f9c3fcebf4f8cc">&#9670;&nbsp;</a></span>TISCI_DEV_MCASP1_MCASP_AHCLKR_PIN_PARENT_BOARD_0_EXT_REFCLK1_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCASP1_MCASP_AHCLKR_PIN_PARENT_BOARD_0_EXT_REFCLK1_OUT&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga519ff3bcdfc5464a4f69fa2891e1ca1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga519ff3bcdfc5464a4f69fa2891e1ca1f">&#9670;&nbsp;</a></span>TISCI_DEV_MCASP1_MCASP_AHCLKR_PIN_PARENT_GLUELOGIC_HFOSC0_CLKOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCASP1_MCASP_AHCLKR_PIN_PARENT_GLUELOGIC_HFOSC0_CLKOUT&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga6637aae8800f05a323f45c26940e7bf0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6637aae8800f05a323f45c26940e7bf0">&#9670;&nbsp;</a></span>TISCI_DEV_MCASP1_MCASP_AHCLKR_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK0_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCASP1_MCASP_AHCLKR_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK0_OUT&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga346acc32e9182aeeb0d69e05650d5d14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga346acc32e9182aeeb0d69e05650d5d14">&#9670;&nbsp;</a></span>TISCI_DEV_MCASP1_MCASP_AHCLKR_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK1_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCASP1_MCASP_AHCLKR_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK1_OUT&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga13ca1621882e77b81d84c35244282add"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga13ca1621882e77b81d84c35244282add">&#9670;&nbsp;</a></span>TISCI_DEV_MCASP1_MCASP_AHCLKR_POUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCASP1_MCASP_AHCLKR_POUT&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab5859d18eaa6229d9109995a29052efa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab5859d18eaa6229d9109995a29052efa">&#9670;&nbsp;</a></span>TISCI_DEV_MCASP1_MCASP_AHCLKX_PIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCASP1_MCASP_AHCLKX_PIN&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga76d26f8027669893e923fb007ab65e0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga76d26f8027669893e923fb007ab65e0c">&#9670;&nbsp;</a></span>TISCI_DEV_MCASP1_MCASP_AHCLKX_PIN_PARENT_BOARD_0_EXT_REFCLK1_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCASP1_MCASP_AHCLKX_PIN_PARENT_BOARD_0_EXT_REFCLK1_OUT&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga27b67d3ef16b7b686185492576b6ba82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga27b67d3ef16b7b686185492576b6ba82">&#9670;&nbsp;</a></span>TISCI_DEV_MCASP1_MCASP_AHCLKX_PIN_PARENT_GLUELOGIC_HFOSC0_CLKOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCASP1_MCASP_AHCLKX_PIN_PARENT_GLUELOGIC_HFOSC0_CLKOUT&#160;&#160;&#160;17</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga692c63ce40c68f8b7bcc44cc3f7861df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga692c63ce40c68f8b7bcc44cc3f7861df">&#9670;&nbsp;</a></span>TISCI_DEV_MCASP1_MCASP_AHCLKX_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK0_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCASP1_MCASP_AHCLKX_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK0_OUT&#160;&#160;&#160;18</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa1ff8584d8ed05aa5335e5467d2b0902"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa1ff8584d8ed05aa5335e5467d2b0902">&#9670;&nbsp;</a></span>TISCI_DEV_MCASP1_MCASP_AHCLKX_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK1_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCASP1_MCASP_AHCLKX_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK1_OUT&#160;&#160;&#160;19</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga7b153ff9ba46f16da6dd84abe652176b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7b153ff9ba46f16da6dd84abe652176b">&#9670;&nbsp;</a></span>TISCI_DEV_MCASP1_MCASP_AHCLKX_POUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCASP1_MCASP_AHCLKX_POUT&#160;&#160;&#160;20</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga694a87c144a6a07bd362b52b759baa2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga694a87c144a6a07bd362b52b759baa2e">&#9670;&nbsp;</a></span>TISCI_DEV_MCASP1_VBUSP_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCASP1_VBUSP_CLK&#160;&#160;&#160;21</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaf1d9d483fa9d077df2c3fb11425b1f38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf1d9d483fa9d077df2c3fb11425b1f38">&#9670;&nbsp;</a></span>TISCI_DEV_MCASP2_AUX_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCASP2_AUX_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga4e002eec29ad8ef993a7639f7a948942"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4e002eec29ad8ef993a7639f7a948942">&#9670;&nbsp;</a></span>TISCI_DEV_MCASP2_AUX_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT8_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCASP2_AUX_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT8_CLK&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga67acffda990c59cf635ff1b793095c28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga67acffda990c59cf635ff1b793095c28">&#9670;&nbsp;</a></span>TISCI_DEV_MCASP2_AUX_CLK_PARENT_POSTDIV1_16FFT_MAIN_1_HSDIVOUT6_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCASP2_AUX_CLK_PARENT_POSTDIV1_16FFT_MAIN_1_HSDIVOUT6_CLK&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga7d6e8768e296e9d0f84407c60db3aea4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7d6e8768e296e9d0f84407c60db3aea4">&#9670;&nbsp;</a></span>TISCI_DEV_MCASP2_MCASP_ACLKR_PIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCASP2_MCASP_ACLKR_PIN&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga05d7024e206be25c3755762852fc10e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga05d7024e206be25c3755762852fc10e1">&#9670;&nbsp;</a></span>TISCI_DEV_MCASP2_MCASP_ACLKR_POUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCASP2_MCASP_ACLKR_POUT&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gabc7034e7d12cc809cece72d741b42cdf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabc7034e7d12cc809cece72d741b42cdf">&#9670;&nbsp;</a></span>TISCI_DEV_MCASP2_MCASP_ACLKX_PIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCASP2_MCASP_ACLKX_PIN&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga645943dd1f422c6ffe4bfe4616255e64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga645943dd1f422c6ffe4bfe4616255e64">&#9670;&nbsp;</a></span>TISCI_DEV_MCASP2_MCASP_ACLKX_POUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCASP2_MCASP_ACLKX_POUT&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga23579807e93812a0cfe44e14a21ee4f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga23579807e93812a0cfe44e14a21ee4f9">&#9670;&nbsp;</a></span>TISCI_DEV_MCASP2_MCASP_AFSR_POUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCASP2_MCASP_AFSR_POUT&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga17e10b51a81159bff149dc828815067c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga17e10b51a81159bff149dc828815067c">&#9670;&nbsp;</a></span>TISCI_DEV_MCASP2_MCASP_AFSX_POUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCASP2_MCASP_AFSX_POUT&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga2da61a27495762b9eb35fe9c27f4208d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2da61a27495762b9eb35fe9c27f4208d">&#9670;&nbsp;</a></span>TISCI_DEV_MCASP2_MCASP_AHCLKR_PIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCASP2_MCASP_AHCLKR_PIN&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga1b98ccb8914ef9b116899a55d1bebca8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1b98ccb8914ef9b116899a55d1bebca8">&#9670;&nbsp;</a></span>TISCI_DEV_MCASP2_MCASP_AHCLKR_PIN_PARENT_BOARD_0_EXT_REFCLK1_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCASP2_MCASP_AHCLKR_PIN_PARENT_BOARD_0_EXT_REFCLK1_OUT&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga34a1ce017074b478e8a84b2aac631d26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga34a1ce017074b478e8a84b2aac631d26">&#9670;&nbsp;</a></span>TISCI_DEV_MCASP2_MCASP_AHCLKR_PIN_PARENT_GLUELOGIC_HFOSC0_CLKOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCASP2_MCASP_AHCLKR_PIN_PARENT_GLUELOGIC_HFOSC0_CLKOUT&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaae435954ef571d0532d9b72b0ad62abf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaae435954ef571d0532d9b72b0ad62abf">&#9670;&nbsp;</a></span>TISCI_DEV_MCASP2_MCASP_AHCLKR_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK0_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCASP2_MCASP_AHCLKR_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK0_OUT&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga6c7e0cf4e60451e0b601a4fc33d863a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6c7e0cf4e60451e0b601a4fc33d863a0">&#9670;&nbsp;</a></span>TISCI_DEV_MCASP2_MCASP_AHCLKR_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK1_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCASP2_MCASP_AHCLKR_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK1_OUT&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga8b5f4de2ef6ea45e4e811c29f72f5777"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8b5f4de2ef6ea45e4e811c29f72f5777">&#9670;&nbsp;</a></span>TISCI_DEV_MCASP2_MCASP_AHCLKR_POUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCASP2_MCASP_AHCLKR_POUT&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa0ae844b1e5727cde8f13ee601392841"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa0ae844b1e5727cde8f13ee601392841">&#9670;&nbsp;</a></span>TISCI_DEV_MCASP2_MCASP_AHCLKX_PIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCASP2_MCASP_AHCLKX_PIN&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga08a32e9b8bace2cf5b93a5aae8c9ee19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga08a32e9b8bace2cf5b93a5aae8c9ee19">&#9670;&nbsp;</a></span>TISCI_DEV_MCASP2_MCASP_AHCLKX_PIN_PARENT_BOARD_0_EXT_REFCLK1_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCASP2_MCASP_AHCLKX_PIN_PARENT_BOARD_0_EXT_REFCLK1_OUT&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gacc214a5c2a8f5d3e6e90eadf46bebef4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacc214a5c2a8f5d3e6e90eadf46bebef4">&#9670;&nbsp;</a></span>TISCI_DEV_MCASP2_MCASP_AHCLKX_PIN_PARENT_GLUELOGIC_HFOSC0_CLKOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCASP2_MCASP_AHCLKX_PIN_PARENT_GLUELOGIC_HFOSC0_CLKOUT&#160;&#160;&#160;17</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga27d9d3c6c1522a0d933bf0ac16204948"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga27d9d3c6c1522a0d933bf0ac16204948">&#9670;&nbsp;</a></span>TISCI_DEV_MCASP2_MCASP_AHCLKX_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK0_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCASP2_MCASP_AHCLKX_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK0_OUT&#160;&#160;&#160;18</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga5648dcd4750b2875d87f6f376b747746"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5648dcd4750b2875d87f6f376b747746">&#9670;&nbsp;</a></span>TISCI_DEV_MCASP2_MCASP_AHCLKX_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK1_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCASP2_MCASP_AHCLKX_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK1_OUT&#160;&#160;&#160;19</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga02aba8702a70c7ec2354b4018bf3539b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga02aba8702a70c7ec2354b4018bf3539b">&#9670;&nbsp;</a></span>TISCI_DEV_MCASP2_MCASP_AHCLKX_POUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCASP2_MCASP_AHCLKX_POUT&#160;&#160;&#160;20</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gadb3d70834c354a13661edc7b00bcba0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadb3d70834c354a13661edc7b00bcba0f">&#9670;&nbsp;</a></span>TISCI_DEV_MCASP2_VBUSP_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCASP2_VBUSP_CLK&#160;&#160;&#160;21</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa5dac014df855ca6056765cebe9fe604"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa5dac014df855ca6056765cebe9fe604">&#9670;&nbsp;</a></span>TISCI_DEV_MCRC64_0_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCRC64_0_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaebafd72394824f5e41cfde6d96dfe92d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaebafd72394824f5e41cfde6d96dfe92d">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_MCRC64_0_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_MCRC64_0_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gabbcc7e642faa1a4157dde4d807ca7b7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabbcc7e642faa1a4157dde4d807ca7b7e">&#9670;&nbsp;</a></span>TISCI_DEV_I2C0_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_I2C0_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga7cf832112029fdb4ade66a7c22d034ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7cf832112029fdb4ade66a7c22d034ec">&#9670;&nbsp;</a></span>TISCI_DEV_I2C0_PISCL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_I2C0_PISCL&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga5b8be93bfab3e54487b849e348caffe5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5b8be93bfab3e54487b849e348caffe5">&#9670;&nbsp;</a></span>TISCI_DEV_I2C0_PISYS_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_I2C0_PISYS_CLK&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga6bbf9a68a6d4f59c08ede53cbe3eeb26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6bbf9a68a6d4f59c08ede53cbe3eeb26">&#9670;&nbsp;</a></span>TISCI_DEV_I2C0_PORSCL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_I2C0_PORSCL&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga975dd7f221ff09fb0a415b0d90eac4ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga975dd7f221ff09fb0a415b0d90eac4ca">&#9670;&nbsp;</a></span>TISCI_DEV_I2C1_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_I2C1_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaef77416ddd7bbb1333cfcc7d09be3e5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaef77416ddd7bbb1333cfcc7d09be3e5c">&#9670;&nbsp;</a></span>TISCI_DEV_I2C1_PISCL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_I2C1_PISCL&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaebe3e3a4ace5a1fe4f13fe4d6a6eb4d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaebe3e3a4ace5a1fe4f13fe4d6a6eb4d6">&#9670;&nbsp;</a></span>TISCI_DEV_I2C1_PISYS_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_I2C1_PISYS_CLK&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaeac746b95cd665e66ca0976539deddeb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeac746b95cd665e66ca0976539deddeb">&#9670;&nbsp;</a></span>TISCI_DEV_I2C1_PORSCL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_I2C1_PORSCL&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gad97d661bbe18ca70c52381cf06041065"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad97d661bbe18ca70c52381cf06041065">&#9670;&nbsp;</a></span>TISCI_DEV_I2C2_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_I2C2_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga2382e8c9b01777e86df25d6580bc67d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2382e8c9b01777e86df25d6580bc67d2">&#9670;&nbsp;</a></span>TISCI_DEV_I2C2_PISCL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_I2C2_PISCL&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga0ddca892b3a796d58790955cde39ea7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0ddca892b3a796d58790955cde39ea7b">&#9670;&nbsp;</a></span>TISCI_DEV_I2C2_PISYS_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_I2C2_PISYS_CLK&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa9a6d1be738e5edcfc827d969a391750"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa9a6d1be738e5edcfc827d969a391750">&#9670;&nbsp;</a></span>TISCI_DEV_I2C2_PORSCL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_I2C2_PORSCL&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga5bab10898b4dcafc6014e67f8108ffd1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5bab10898b4dcafc6014e67f8108ffd1">&#9670;&nbsp;</a></span>TISCI_DEV_I2C3_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_I2C3_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga291ec905c296ac530b97320d1f226a63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga291ec905c296ac530b97320d1f226a63">&#9670;&nbsp;</a></span>TISCI_DEV_I2C3_PISCL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_I2C3_PISCL&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gacc5308e4d5edbcdb2553238b2376ad17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacc5308e4d5edbcdb2553238b2376ad17">&#9670;&nbsp;</a></span>TISCI_DEV_I2C3_PISYS_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_I2C3_PISYS_CLK&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga9fbf8f0691a2a9fa09a17a43a592ddca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9fbf8f0691a2a9fa09a17a43a592ddca">&#9670;&nbsp;</a></span>TISCI_DEV_I2C3_PORSCL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_I2C3_PORSCL&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaff73f6c28ec14145193470966306adf0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaff73f6c28ec14145193470966306adf0">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_I2C0_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_I2C0_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gae99b0b3609d35d41d74cb34dbc312354"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae99b0b3609d35d41d74cb34dbc312354">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_I2C0_PISCL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_I2C0_PISCL&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga7fcb28756e136e7a27612986c64b06e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7fcb28756e136e7a27612986c64b06e8">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_I2C0_PISYS_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_I2C0_PISYS_CLK&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga725cd6b3cc6f95411e3fcc4b2e28b85e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga725cd6b3cc6f95411e3fcc4b2e28b85e">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_I2C0_PORSCL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_I2C0_PORSCL&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga55dee04ac532e983e3e9c8183d3082cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga55dee04ac532e983e3e9c8183d3082cb">&#9670;&nbsp;</a></span>TISCI_DEV_WKUP_I2C0_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_WKUP_I2C0_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga2072772986f9dcf06d13e0b457fdeb0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2072772986f9dcf06d13e0b457fdeb0e">&#9670;&nbsp;</a></span>TISCI_DEV_WKUP_I2C0_CLK_PARENT_HSDIV1_16FFT_MAIN_15_HSDIVOUT0_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_WKUP_I2C0_CLK_PARENT_HSDIV1_16FFT_MAIN_15_HSDIVOUT0_CLK&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga35e8f634811c3ebb762330a5c14826c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga35e8f634811c3ebb762330a5c14826c7">&#9670;&nbsp;</a></span>TISCI_DEV_WKUP_I2C0_CLK_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT0_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_WKUP_I2C0_CLK_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT0_CLK&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa39f76183ce762ef705d3a4ac259eb1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa39f76183ce762ef705d3a4ac259eb1d">&#9670;&nbsp;</a></span>TISCI_DEV_WKUP_I2C0_PISCL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_WKUP_I2C0_PISCL&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga74386d47327908a25e331187b5927ad3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga74386d47327908a25e331187b5927ad3">&#9670;&nbsp;</a></span>TISCI_DEV_WKUP_I2C0_PISYS_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_WKUP_I2C0_PISYS_CLK&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga0c0f339e11f9fac0df66accd94a42112"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0c0f339e11f9fac0df66accd94a42112">&#9670;&nbsp;</a></span>TISCI_DEV_WKUP_I2C0_PORSCL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_WKUP_I2C0_PORSCL&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gad0ab06f4864b912f4aac417dbb3d5bfb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad0ab06f4864b912f4aac417dbb3d5bfb">&#9670;&nbsp;</a></span>TISCI_DEV_WKUP_R5FSS0_CORE0_CPU_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_WKUP_R5FSS0_CORE0_CPU_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga35f49105da3d43a1c7fa8cce4e5353c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga35f49105da3d43a1c7fa8cce4e5353c3">&#9670;&nbsp;</a></span>TISCI_DEV_WKUP_R5FSS0_CORE0_CPU_CLK_PARENT_HSDIV1_16FFT_MAIN_15_HSDIVOUT0_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_WKUP_R5FSS0_CORE0_CPU_CLK_PARENT_HSDIV1_16FFT_MAIN_15_HSDIVOUT0_CLK&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga4f6cf6257ba3bcc10c48dc080a0f5d07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4f6cf6257ba3bcc10c48dc080a0f5d07">&#9670;&nbsp;</a></span>TISCI_DEV_WKUP_R5FSS0_CORE0_CPU_CLK_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT0_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_WKUP_R5FSS0_CORE0_CPU_CLK_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT0_CLK&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga151fc50400cb997a7887387830c49c80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga151fc50400cb997a7887387830c49c80">&#9670;&nbsp;</a></span>TISCI_DEV_WKUP_R5FSS0_CORE0_INTERFACE_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_WKUP_R5FSS0_CORE0_INTERFACE_CLK&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga9d7d100b3eb5d67ef937c6f991f75cda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9d7d100b3eb5d67ef937c6f991f75cda">&#9670;&nbsp;</a></span>TISCI_DEV_WKUP_RTCSS0_ANA_OSC32K_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_WKUP_RTCSS0_ANA_OSC32K_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga7d64855106506de530afb96cccf17a08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7d64855106506de530afb96cccf17a08">&#9670;&nbsp;</a></span>TISCI_DEV_WKUP_RTCSS0_ANA_OSC32K_CLK_PARENT_CLK_32K_RC_SEL_OUT0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_WKUP_RTCSS0_ANA_OSC32K_CLK_PARENT_CLK_32K_RC_SEL_OUT0&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab939d0299a3a803b19970ead2cb69b1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab939d0299a3a803b19970ead2cb69b1e">&#9670;&nbsp;</a></span>TISCI_DEV_WKUP_RTCSS0_ANA_OSC32K_CLK_PARENT_RTC_CLK_SEL_DIV_CLKOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_WKUP_RTCSS0_ANA_OSC32K_CLK_PARENT_RTC_CLK_SEL_DIV_CLKOUT&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga6213d2c097469a023248f4bc79d27456"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6213d2c097469a023248f4bc79d27456">&#9670;&nbsp;</a></span>TISCI_DEV_WKUP_RTCSS0_VCLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_WKUP_RTCSS0_VCLK_CLK&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gabece07e2ff1a3ca25f92fc20141ef717"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabece07e2ff1a3ca25f92fc20141ef717">&#9670;&nbsp;</a></span>TISCI_DEV_WKUP_RTCSS0_VCLK_CLK_PARENT_HSDIV1_16FFT_MAIN_15_HSDIVOUT0_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_WKUP_RTCSS0_VCLK_CLK_PARENT_HSDIV1_16FFT_MAIN_15_HSDIVOUT0_CLK&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga4daf9a25cbd837e22a4646bc7d78873a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4daf9a25cbd837e22a4646bc7d78873a">&#9670;&nbsp;</a></span>TISCI_DEV_WKUP_RTCSS0_VCLK_CLK_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT0_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_WKUP_RTCSS0_VCLK_CLK_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT0_CLK&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaf73b7d793e8283584f639b9ebe683802"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf73b7d793e8283584f639b9ebe683802">&#9670;&nbsp;</a></span>TISCI_DEV_RTI0_RTI_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_RTI0_RTI_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga21060aa8b1b205ce48d8b483e13cbaab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga21060aa8b1b205ce48d8b483e13cbaab">&#9670;&nbsp;</a></span>TISCI_DEV_RTI0_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_RTI0_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaadb947915414705e98c0f861f5480c48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaadb947915414705e98c0f861f5480c48">&#9670;&nbsp;</a></span>TISCI_DEV_RTI0_RTI_CLK_PARENT_CLK_32K_RC_SEL_OUT0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_RTI0_RTI_CLK_PARENT_CLK_32K_RC_SEL_OUT0&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga34e925a52ba20338b34135d8e1b1653e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga34e925a52ba20338b34135d8e1b1653e">&#9670;&nbsp;</a></span>TISCI_DEV_RTI0_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_RTI0_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga6ac28dc1697d4b83e151406c826374d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6ac28dc1697d4b83e151406c826374d1">&#9670;&nbsp;</a></span>TISCI_DEV_RTI0_RTI_CLK_PARENT_MAIN_WWDTCLKN_SEL_OUT0_DIV_CLKOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_RTI0_RTI_CLK_PARENT_MAIN_WWDTCLKN_SEL_OUT0_DIV_CLKOUT&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3e8b1e68f04953f99a092da97e113800"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3e8b1e68f04953f99a092da97e113800">&#9670;&nbsp;</a></span>TISCI_DEV_RTI0_VBUSP_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_RTI0_VBUSP_CLK&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga98b5889e37c31126dc3ada9108520744"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga98b5889e37c31126dc3ada9108520744">&#9670;&nbsp;</a></span>TISCI_DEV_RTI1_RTI_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_RTI1_RTI_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa6cf5f2781d3fbf9e7dd8aee51998c45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa6cf5f2781d3fbf9e7dd8aee51998c45">&#9670;&nbsp;</a></span>TISCI_DEV_RTI1_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_RTI1_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga40fd4eb0afad5136ef93e8f0ff591897"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga40fd4eb0afad5136ef93e8f0ff591897">&#9670;&nbsp;</a></span>TISCI_DEV_RTI1_RTI_CLK_PARENT_CLK_32K_RC_SEL_OUT0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_RTI1_RTI_CLK_PARENT_CLK_32K_RC_SEL_OUT0&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaf6e1a8bc74658bce1c3d1184fdc7550d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf6e1a8bc74658bce1c3d1184fdc7550d">&#9670;&nbsp;</a></span>TISCI_DEV_RTI1_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_RTI1_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gadd1ec67edff2490876421292f45b5f6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadd1ec67edff2490876421292f45b5f6f">&#9670;&nbsp;</a></span>TISCI_DEV_RTI1_RTI_CLK_PARENT_MAIN_WWDTCLKN_SEL_OUT1_DIV_CLKOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_RTI1_RTI_CLK_PARENT_MAIN_WWDTCLKN_SEL_OUT1_DIV_CLKOUT&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gae872557c78e8eec88e59794a039eead5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae872557c78e8eec88e59794a039eead5">&#9670;&nbsp;</a></span>TISCI_DEV_RTI1_VBUSP_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_RTI1_VBUSP_CLK&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaf3611e92559b33f0283377608aadda67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf3611e92559b33f0283377608aadda67">&#9670;&nbsp;</a></span>TISCI_DEV_RTI2_RTI_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_RTI2_RTI_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga42dad60628fc0423fbc06da636807b28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga42dad60628fc0423fbc06da636807b28">&#9670;&nbsp;</a></span>TISCI_DEV_RTI2_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_RTI2_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gabe0f3a4639b3fd26de80bf75b36f16bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabe0f3a4639b3fd26de80bf75b36f16bc">&#9670;&nbsp;</a></span>TISCI_DEV_RTI2_RTI_CLK_PARENT_CLK_32K_RC_SEL_OUT0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_RTI2_RTI_CLK_PARENT_CLK_32K_RC_SEL_OUT0&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga39366413194b96943a4c05ed7007258d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga39366413194b96943a4c05ed7007258d">&#9670;&nbsp;</a></span>TISCI_DEV_RTI2_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_RTI2_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga6e33e2cfea127f03d084eda32401e9d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6e33e2cfea127f03d084eda32401e9d0">&#9670;&nbsp;</a></span>TISCI_DEV_RTI2_RTI_CLK_PARENT_MAIN_WWDTCLKN_SEL_OUT2_DIV_CLKOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_RTI2_RTI_CLK_PARENT_MAIN_WWDTCLKN_SEL_OUT2_DIV_CLKOUT&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaaf1f52a112506ab46962c1b1d20314ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaf1f52a112506ab46962c1b1d20314ee">&#9670;&nbsp;</a></span>TISCI_DEV_RTI2_VBUSP_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_RTI2_VBUSP_CLK&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gad14f2427dbcb84812c3c3e9aea55d7f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad14f2427dbcb84812c3c3e9aea55d7f6">&#9670;&nbsp;</a></span>TISCI_DEV_RTI3_RTI_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_RTI3_RTI_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga0fbdde524983b89fb8cdd90cdafa8048"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0fbdde524983b89fb8cdd90cdafa8048">&#9670;&nbsp;</a></span>TISCI_DEV_RTI3_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_RTI3_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga2f589eba0d3808df1bad2b5369e6025b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2f589eba0d3808df1bad2b5369e6025b">&#9670;&nbsp;</a></span>TISCI_DEV_RTI3_RTI_CLK_PARENT_CLK_32K_RC_SEL_OUT0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_RTI3_RTI_CLK_PARENT_CLK_32K_RC_SEL_OUT0&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga607b5ec554f540340469a916f7134e8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga607b5ec554f540340469a916f7134e8f">&#9670;&nbsp;</a></span>TISCI_DEV_RTI3_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_RTI3_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga1b1497dd8bfb041992ad299550b1814c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1b1497dd8bfb041992ad299550b1814c">&#9670;&nbsp;</a></span>TISCI_DEV_RTI3_RTI_CLK_PARENT_MAIN_WWDTCLKN_SEL_OUT3_DIV_CLKOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_RTI3_RTI_CLK_PARENT_MAIN_WWDTCLKN_SEL_OUT3_DIV_CLKOUT&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga45617ba56584488fd1f794149e0b5493"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga45617ba56584488fd1f794149e0b5493">&#9670;&nbsp;</a></span>TISCI_DEV_RTI3_VBUSP_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_RTI3_VBUSP_CLK&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga4a6f72ea1faab0ac74f34a69e452b663"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4a6f72ea1faab0ac74f34a69e452b663">&#9670;&nbsp;</a></span>TISCI_DEV_RTI15_RTI_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_RTI15_RTI_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga5ea490497c9616bb64b76debbb5c092f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5ea490497c9616bb64b76debbb5c092f">&#9670;&nbsp;</a></span>TISCI_DEV_RTI15_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_RTI15_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga8c38db6d2c94da53ba7a5a6716d1c794"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8c38db6d2c94da53ba7a5a6716d1c794">&#9670;&nbsp;</a></span>TISCI_DEV_RTI15_RTI_CLK_PARENT_CLK_32K_RC_SEL_OUT0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_RTI15_RTI_CLK_PARENT_CLK_32K_RC_SEL_OUT0&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga5d0499652f3308954b113e7897aaa901"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5d0499652f3308954b113e7897aaa901">&#9670;&nbsp;</a></span>TISCI_DEV_RTI15_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_RTI15_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga5b4944409a5658a639f6386da582a467"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5b4944409a5658a639f6386da582a467">&#9670;&nbsp;</a></span>TISCI_DEV_RTI15_RTI_CLK_PARENT_MAIN_WWDTCLKN_SEL_OUT4_DIV_CLKOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_RTI15_RTI_CLK_PARENT_MAIN_WWDTCLKN_SEL_OUT4_DIV_CLKOUT&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa95ee863b8cd212ddc675316cff1e592"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa95ee863b8cd212ddc675316cff1e592">&#9670;&nbsp;</a></span>TISCI_DEV_RTI15_VBUSP_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_RTI15_VBUSP_CLK&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga59ff9a3d1babf9b017bf82cdf739ea73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga59ff9a3d1babf9b017bf82cdf739ea73">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_RTI0_RTI_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_RTI0_RTI_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga9f0cd111f4f3c573fb623d40a978340e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9f0cd111f4f3c573fb623d40a978340e">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_RTI0_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_RTI0_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga543881aebac4adec10c620323d565480"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga543881aebac4adec10c620323d565480">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_RTI0_RTI_CLK_PARENT_CLK_32K_RC_SEL_OUT0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_RTI0_RTI_CLK_PARENT_CLK_32K_RC_SEL_OUT0&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga65c45d47c6b83bac4febc9c2cdf6871e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga65c45d47c6b83bac4febc9c2cdf6871e">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_RTI0_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_RTI0_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gacf4b509adf2ac36883ec2e37ab5ed2fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacf4b509adf2ac36883ec2e37ab5ed2fb">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_RTI0_RTI_CLK_PARENT_MCU_WWDTCLK_SEL_DIV_CLKOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_RTI0_RTI_CLK_PARENT_MCU_WWDTCLK_SEL_DIV_CLKOUT&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga8f5376b8dc611c11bd9ab248a685bb9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8f5376b8dc611c11bd9ab248a685bb9d">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_RTI0_VBUSP_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_RTI0_VBUSP_CLK&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga4407a8ce734d248f49c60822d698b41c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4407a8ce734d248f49c60822d698b41c">&#9670;&nbsp;</a></span>TISCI_DEV_WKUP_RTI0_RTI_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_WKUP_RTI0_RTI_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gae39019a3b6578a50e496f68ebd65ab70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae39019a3b6578a50e496f68ebd65ab70">&#9670;&nbsp;</a></span>TISCI_DEV_WKUP_RTI0_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_WKUP_RTI0_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga112a6f98ff0b2e540f55bb3eef3cd963"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga112a6f98ff0b2e540f55bb3eef3cd963">&#9670;&nbsp;</a></span>TISCI_DEV_WKUP_RTI0_RTI_CLK_PARENT_CLK_32K_RC_SEL_OUT0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_WKUP_RTI0_RTI_CLK_PARENT_CLK_32K_RC_SEL_OUT0&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gad214e6754c58f5fa6e50864a3a8604fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad214e6754c58f5fa6e50864a3a8604fb">&#9670;&nbsp;</a></span>TISCI_DEV_WKUP_RTI0_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_WKUP_RTI0_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gac301dfb52a0d42d52f3e46e2474a2fb3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac301dfb52a0d42d52f3e46e2474a2fb3">&#9670;&nbsp;</a></span>TISCI_DEV_WKUP_RTI0_RTI_CLK_PARENT_WKUP_WWDTCLK_SEL_DIV_CLKOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_WKUP_RTI0_RTI_CLK_PARENT_WKUP_WWDTCLK_SEL_DIV_CLKOUT&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga166b6b2a4a111b9361180232f0312d6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga166b6b2a4a111b9361180232f0312d6d">&#9670;&nbsp;</a></span>TISCI_DEV_WKUP_RTI0_VBUSP_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_WKUP_RTI0_VBUSP_CLK&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gae959c1c941f26f36e2c4ffd293f40770"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae959c1c941f26f36e2c4ffd293f40770">&#9670;&nbsp;</a></span>TISCI_DEV_WKUP_RTI0_VBUSP_CLK_PARENT_HSDIV1_16FFT_MAIN_15_HSDIVOUT0_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_WKUP_RTI0_VBUSP_CLK_PARENT_HSDIV1_16FFT_MAIN_15_HSDIVOUT0_CLK&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gadd59b4acc0c8194a1bde97ba98c415aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadd59b4acc0c8194a1bde97ba98c415aa">&#9670;&nbsp;</a></span>TISCI_DEV_WKUP_RTI0_VBUSP_CLK_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT0_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_WKUP_RTI0_VBUSP_CLK_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT0_CLK&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gad092089abc8f263de98b629934eb91a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad092089abc8f263de98b629934eb91a3">&#9670;&nbsp;</a></span>TISCI_DEV_A53SS0_CORE_0_A53_CORE0_ARM_CLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_A53SS0_CORE_0_A53_CORE0_ARM_CLK_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga999987aec04294e1b6b8f2af89730602"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga999987aec04294e1b6b8f2af89730602">&#9670;&nbsp;</a></span>TISCI_DEV_A53SS0_CORE_1_A53_CORE1_ARM_CLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_A53SS0_CORE_1_A53_CORE1_ARM_CLK_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga7c6dd74bd841fbf1e1b6e5f5d58095f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7c6dd74bd841fbf1e1b6e5f5d58095f7">&#9670;&nbsp;</a></span>TISCI_DEV_A53SS0_CORE_2_A53_CORE2_ARM_CLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_A53SS0_CORE_2_A53_CORE2_ARM_CLK_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gac264f0ed319fdebe365aec483089926f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac264f0ed319fdebe365aec483089926f">&#9670;&nbsp;</a></span>TISCI_DEV_A53SS0_CORE_3_A53_CORE3_ARM_CLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_A53SS0_CORE_3_A53_CORE3_ARM_CLK_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaf493d3abe68e9fe240d4a8d5d6d9095f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf493d3abe68e9fe240d4a8d5d6d9095f">&#9670;&nbsp;</a></span>TISCI_DEV_A53SS0_A53_DIVH_CLK4_OBSCLK_OUT_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_A53SS0_A53_DIVH_CLK4_OBSCLK_OUT_CLK&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gabada43ab91f6a55b79e5ea3c1e5a4033"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabada43ab91f6a55b79e5ea3c1e5a4033">&#9670;&nbsp;</a></span>TISCI_DEV_A53SS0_COREPAC_ARM_CLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_A53SS0_COREPAC_ARM_CLK_CLK&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gabe9290b3c163da25c21a57e4351146f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabe9290b3c163da25c21a57e4351146f5">&#9670;&nbsp;</a></span>TISCI_DEV_A53SS0_PLL_CTRL_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_A53SS0_PLL_CTRL_CLK&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga6db6c5333fb1a0a653c48ce0e9adc1c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6db6c5333fb1a0a653c48ce0e9adc1c9">&#9670;&nbsp;</a></span>TISCI_DEV_A53_RS_BW_LIMITER0_CLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_A53_RS_BW_LIMITER0_CLK_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gae6a2f92f7a6adf3f330c69159383af62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae6a2f92f7a6adf3f330c69159383af62">&#9670;&nbsp;</a></span>TISCI_DEV_A53_WS_BW_LIMITER1_CLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_A53_WS_BW_LIMITER1_CLK_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa3e52d33698e5d14831dc4faafb49610"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa3e52d33698e5d14831dc4faafb49610">&#9670;&nbsp;</a></span>TISCI_DEV_DDR16SS0_DDRSS_DDR_PLL_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DDR16SS0_DDRSS_DDR_PLL_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga98f8aea498247691bfc648eb71801829"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga98f8aea498247691bfc648eb71801829">&#9670;&nbsp;</a></span>TISCI_DEV_DDR16SS0_DDRSS_TCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DDR16SS0_DDRSS_TCK&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga5637438709cc9ea5641e2caee971b0c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5637438709cc9ea5641e2caee971b0c8">&#9670;&nbsp;</a></span>TISCI_DEV_DDR16SS0_PLL_CTRL_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DDR16SS0_PLL_CTRL_CLK&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gafb6aee3002e76d682286d1bab15803aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafb6aee3002e76d682286d1bab15803aa">&#9670;&nbsp;</a></span>TISCI_DEV_DEBUGSS0_CFG_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DEBUGSS0_CFG_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gafa853db15433cfd83a5b1be1746e9824"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafa853db15433cfd83a5b1be1746e9824">&#9670;&nbsp;</a></span>TISCI_DEV_DEBUGSS0_DBG_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DEBUGSS0_DBG_CLK&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga8ae8f8a35fd81e9c4acb03a285c54381"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8ae8f8a35fd81e9c4acb03a285c54381">&#9670;&nbsp;</a></span>TISCI_DEV_DEBUGSS0_SYS_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_DEBUGSS0_SYS_CLK&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga5817584a6ef648c0f959cad5404496cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5817584a6ef648c0f959cad5404496cb">&#9670;&nbsp;</a></span>TISCI_DEV_WKUP_DEEPSLEEP_SOURCES0_CLK_12M_RC_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_WKUP_DEEPSLEEP_SOURCES0_CLK_12M_RC_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga5360725f87f8ece657ad94ad5d101a01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5360725f87f8ece657ad94ad5d101a01">&#9670;&nbsp;</a></span>TISCI_DEV_GPU_RS_BW_LIMITER2_CLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_GPU_RS_BW_LIMITER2_CLK_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga245d4b74a5b9c227da02edc94434e88b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga245d4b74a5b9c227da02edc94434e88b">&#9670;&nbsp;</a></span>TISCI_DEV_GPU_WS_BW_LIMITER3_CLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_GPU_WS_BW_LIMITER3_CLK_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gad655b40bab11f9a9243b9cb9ede0c25e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad655b40bab11f9a9243b9cb9ede0c25e">&#9670;&nbsp;</a></span>TISCI_DEV_PSC0_FW_0_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_PSC0_FW_0_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga1b6295d45f982f5364a68364b6e5f553"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1b6295d45f982f5364a68364b6e5f553">&#9670;&nbsp;</a></span>TISCI_DEV_PSC0_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_PSC0_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga868207986f6ada78671570f21352145c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga868207986f6ada78671570f21352145c">&#9670;&nbsp;</a></span>TISCI_DEV_PSC0_SLOW_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_PSC0_SLOW_CLK&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga6778c10b09294cf2b7645298004f2bbd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6778c10b09294cf2b7645298004f2bbd">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_MCU_16FF0_PLL_CTRL_MCU_CLK24_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_MCU_16FF0_PLL_CTRL_MCU_CLK24_CLK&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga9329409f663f530335fc3728c8538a13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9329409f663f530335fc3728c8538a13">&#9670;&nbsp;</a></span>TISCI_DEV_WKUP_PSC0_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_WKUP_PSC0_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gae07694a72c35e9b599923f6e036d8f60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae07694a72c35e9b599923f6e036d8f60">&#9670;&nbsp;</a></span>TISCI_DEV_WKUP_PSC0_SLOW_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_WKUP_PSC0_SLOW_CLK&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga56a041eb1751222aeeef4e3252392e15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga56a041eb1751222aeeef4e3252392e15">&#9670;&nbsp;</a></span>TISCI_DEV_HSM0_DAP_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_HSM0_DAP_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga13bc478eee1d2e4c708e4420908b1413"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga13bc478eee1d2e4c708e4420908b1413">&#9670;&nbsp;</a></span>TISCI_DEV_MCSPI0_CLKSPIREF_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCSPI0_CLKSPIREF_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gad4284c4921bd458313d8bc3c3968e7be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad4284c4921bd458313d8bc3c3968e7be">&#9670;&nbsp;</a></span>TISCI_DEV_MCSPI0_IO_CLKSPIO_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCSPI0_IO_CLKSPIO_CLK&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga58fb48a66f05d849e7b99300fb60e659"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga58fb48a66f05d849e7b99300fb60e659">&#9670;&nbsp;</a></span>TISCI_DEV_MCSPI0_VBUSP_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCSPI0_VBUSP_CLK&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gadac2540fe4c1a3ef52ca8ab8d04532d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadac2540fe4c1a3ef52ca8ab8d04532d4">&#9670;&nbsp;</a></span>TISCI_DEV_MCSPI0_IO_CLKSPII_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCSPI0_IO_CLKSPII_CLK&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gabf524edc2f1425d63047be0865f845d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabf524edc2f1425d63047be0865f845d5">&#9670;&nbsp;</a></span>TISCI_DEV_MCSPI0_IO_CLKSPII_CLK_PARENT_BOARD_0_SPI0_CLK_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCSPI0_IO_CLKSPII_CLK_PARENT_BOARD_0_SPI0_CLK_OUT&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gacfa2949c8367bed6abdc3d36b1e1325d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacfa2949c8367bed6abdc3d36b1e1325d">&#9670;&nbsp;</a></span>TISCI_DEV_MCSPI0_IO_CLKSPII_CLK_PARENT_SPI_MAIN_0_IO_CLKSPIO_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCSPI0_IO_CLKSPII_CLK_PARENT_SPI_MAIN_0_IO_CLKSPIO_CLK&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gad6e0b64b14d0dda83042ed13dcd3706a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad6e0b64b14d0dda83042ed13dcd3706a">&#9670;&nbsp;</a></span>TISCI_DEV_MCSPI1_CLKSPIREF_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCSPI1_CLKSPIREF_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa407ec170c7e82b37bb9e46b25da0db9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa407ec170c7e82b37bb9e46b25da0db9">&#9670;&nbsp;</a></span>TISCI_DEV_MCSPI1_IO_CLKSPIO_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCSPI1_IO_CLKSPIO_CLK&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gafac986a92c4f421c337de3a5581ad339"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafac986a92c4f421c337de3a5581ad339">&#9670;&nbsp;</a></span>TISCI_DEV_MCSPI1_VBUSP_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCSPI1_VBUSP_CLK&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3069526f442f576553aed1d6afe56453"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3069526f442f576553aed1d6afe56453">&#9670;&nbsp;</a></span>TISCI_DEV_MCSPI1_IO_CLKSPII_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCSPI1_IO_CLKSPII_CLK&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gae3f350e6454a126b252e76f6080122ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae3f350e6454a126b252e76f6080122ff">&#9670;&nbsp;</a></span>TISCI_DEV_MCSPI1_IO_CLKSPII_CLK_PARENT_BOARD_0_SPI1_CLK_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCSPI1_IO_CLKSPII_CLK_PARENT_BOARD_0_SPI1_CLK_OUT&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga177c770d211dd9a5b562142ea74b2e74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga177c770d211dd9a5b562142ea74b2e74">&#9670;&nbsp;</a></span>TISCI_DEV_MCSPI1_IO_CLKSPII_CLK_PARENT_SPI_MAIN_1_IO_CLKSPIO_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCSPI1_IO_CLKSPII_CLK_PARENT_SPI_MAIN_1_IO_CLKSPIO_CLK&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga0f6b1b47efd612873029358d5df0d483"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0f6b1b47efd612873029358d5df0d483">&#9670;&nbsp;</a></span>TISCI_DEV_MCSPI2_CLKSPIREF_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCSPI2_CLKSPIREF_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga559e57729c80538fa687b7c0775da0b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga559e57729c80538fa687b7c0775da0b8">&#9670;&nbsp;</a></span>TISCI_DEV_MCSPI2_IO_CLKSPIO_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCSPI2_IO_CLKSPIO_CLK&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga27eb14bf5e6f7a5d022048eb3cf1cafc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga27eb14bf5e6f7a5d022048eb3cf1cafc">&#9670;&nbsp;</a></span>TISCI_DEV_MCSPI2_VBUSP_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCSPI2_VBUSP_CLK&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaedb34b83b13788ec07360b55a3cb5e0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaedb34b83b13788ec07360b55a3cb5e0c">&#9670;&nbsp;</a></span>TISCI_DEV_MCSPI2_IO_CLKSPII_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCSPI2_IO_CLKSPII_CLK&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gac6650a11579b3b2d36cfec4cbe498865"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac6650a11579b3b2d36cfec4cbe498865">&#9670;&nbsp;</a></span>TISCI_DEV_MCSPI2_IO_CLKSPII_CLK_PARENT_BOARD_0_SPI2_CLK_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCSPI2_IO_CLKSPII_CLK_PARENT_BOARD_0_SPI2_CLK_OUT&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga6ae7242deffe9a365cba1052d98ca117"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6ae7242deffe9a365cba1052d98ca117">&#9670;&nbsp;</a></span>TISCI_DEV_MCSPI2_IO_CLKSPII_CLK_PARENT_SPI_MAIN_2_IO_CLKSPIO_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCSPI2_IO_CLKSPII_CLK_PARENT_SPI_MAIN_2_IO_CLKSPIO_CLK&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga95da21f9d8ab9b27d012e5438fe55b7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga95da21f9d8ab9b27d012e5438fe55b7b">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_MCSPI0_CLKSPIREF_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_MCSPI0_CLKSPIREF_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga9f8fb1a41ec762b17175bc0800287659"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9f8fb1a41ec762b17175bc0800287659">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_MCSPI0_IO_CLKSPIO_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_MCSPI0_IO_CLKSPIO_CLK&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga0578f8bdbda43ec4d857a5cde819829a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0578f8bdbda43ec4d857a5cde819829a">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_MCSPI0_VBUSP_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_MCSPI0_VBUSP_CLK&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaad047e2eaa5a5c5b6e4a25dbc3f2a59d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaad047e2eaa5a5c5b6e4a25dbc3f2a59d">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_MCSPI0_IO_CLKSPII_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_MCSPI0_IO_CLKSPII_CLK&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga8959e0b55d7a510db0688050154fe739"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8959e0b55d7a510db0688050154fe739">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_MCSPI0_IO_CLKSPII_CLK_PARENT_BOARD_0_MCU_SPI0_CLK_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_MCSPI0_IO_CLKSPII_CLK_PARENT_BOARD_0_MCU_SPI0_CLK_OUT&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gac2c32d7b2d7881b9764e853dbfa0a41b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac2c32d7b2d7881b9764e853dbfa0a41b">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_MCSPI0_IO_CLKSPII_CLK_PARENT_SPI_MCU_0_IO_CLKSPIO_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_MCSPI0_IO_CLKSPII_CLK_PARENT_SPI_MCU_0_IO_CLKSPIO_CLK&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3268503359aa53a943cd40139e412b38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3268503359aa53a943cd40139e412b38">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_MCSPI1_CLKSPIREF_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_MCSPI1_CLKSPIREF_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga0c50663ab6f719b29120f3e614e60461"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0c50663ab6f719b29120f3e614e60461">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_MCSPI1_IO_CLKSPIO_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_MCSPI1_IO_CLKSPIO_CLK&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga8bd3a6e71fd7f004643ff26a41cdacc4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8bd3a6e71fd7f004643ff26a41cdacc4">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_MCSPI1_VBUSP_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_MCSPI1_VBUSP_CLK&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa5293fa16e60c3fe36597338fc4bb39a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa5293fa16e60c3fe36597338fc4bb39a">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_MCSPI1_IO_CLKSPII_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_MCSPI1_IO_CLKSPII_CLK&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gae85a11cd7599c803fa3fd59a5a695746"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae85a11cd7599c803fa3fd59a5a695746">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_MCSPI1_IO_CLKSPII_CLK_PARENT_BOARD_0_MCU_SPI1_CLK_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_MCSPI1_IO_CLKSPII_CLK_PARENT_BOARD_0_MCU_SPI1_CLK_OUT&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga630cae520fdddec10841d7a914e9203d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga630cae520fdddec10841d7a914e9203d">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_MCSPI1_IO_CLKSPII_CLK_PARENT_SPI_MCU_1_IO_CLKSPIO_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_MCSPI1_IO_CLKSPII_CLK_PARENT_SPI_MCU_1_IO_CLKSPIO_CLK&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga66a659caf63111b8fb06ba70907f7626"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga66a659caf63111b8fb06ba70907f7626">&#9670;&nbsp;</a></span>TISCI_DEV_SPINLOCK0_VCLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_SPINLOCK0_VCLK_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga4c1eb273b5d67729c130c674742ac37f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4c1eb273b5d67729c130c674742ac37f">&#9670;&nbsp;</a></span>TISCI_DEV_UART0_FCLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_UART0_FCLK_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga139b159e05e8a3a0bcf8f8b8c718975f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga139b159e05e8a3a0bcf8f8b8c718975f">&#9670;&nbsp;</a></span>TISCI_DEV_UART0_FCLK_CLK_PARENT_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_UART0_FCLK_CLK_PARENT_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT0&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga6cb66f830e87323c754361f6a424b2be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6cb66f830e87323c754361f6a424b2be">&#9670;&nbsp;</a></span>TISCI_DEV_UART0_FCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT1_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_UART0_FCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT1_CLK&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab46f0c27d8e854b0608211dc76ab41d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab46f0c27d8e854b0608211dc76ab41d3">&#9670;&nbsp;</a></span>TISCI_DEV_UART0_VBUSP_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_UART0_VBUSP_CLK&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga1e33f70b8b53267e0eefbed199a3ef72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1e33f70b8b53267e0eefbed199a3ef72">&#9670;&nbsp;</a></span>TISCI_DEV_UART1_FCLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_UART1_FCLK_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gad9a2955468a37d6e1336eddb925d5b28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad9a2955468a37d6e1336eddb925d5b28">&#9670;&nbsp;</a></span>TISCI_DEV_UART1_FCLK_CLK_PARENT_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_UART1_FCLK_CLK_PARENT_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT1&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gac7450669633f97d3162ede9b5dfc4a88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac7450669633f97d3162ede9b5dfc4a88">&#9670;&nbsp;</a></span>TISCI_DEV_UART1_FCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT1_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_UART1_FCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT1_CLK&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gacd3681c5f6bf2e3d1616016d893c0fc1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacd3681c5f6bf2e3d1616016d893c0fc1">&#9670;&nbsp;</a></span>TISCI_DEV_UART1_VBUSP_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_UART1_VBUSP_CLK&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga135f846f1d1e1fa1fe4bd98592faec7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga135f846f1d1e1fa1fe4bd98592faec7a">&#9670;&nbsp;</a></span>TISCI_DEV_UART2_FCLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_UART2_FCLK_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab32ff700fc520bc02a7bfd0ea696ab41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab32ff700fc520bc02a7bfd0ea696ab41">&#9670;&nbsp;</a></span>TISCI_DEV_UART2_FCLK_CLK_PARENT_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_UART2_FCLK_CLK_PARENT_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT2&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gabcc103ac06d9652c875eee902951ca1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabcc103ac06d9652c875eee902951ca1a">&#9670;&nbsp;</a></span>TISCI_DEV_UART2_FCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT1_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_UART2_FCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT1_CLK&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gae5cd3543b1dd76c6d9ea640cad3be498"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae5cd3543b1dd76c6d9ea640cad3be498">&#9670;&nbsp;</a></span>TISCI_DEV_UART2_VBUSP_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_UART2_VBUSP_CLK&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaf550c20a2ac28fa571ac5c3d92632170"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf550c20a2ac28fa571ac5c3d92632170">&#9670;&nbsp;</a></span>TISCI_DEV_UART3_FCLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_UART3_FCLK_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga5f28c1638bbc90757c7d3c1fbf023bbf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5f28c1638bbc90757c7d3c1fbf023bbf">&#9670;&nbsp;</a></span>TISCI_DEV_UART3_FCLK_CLK_PARENT_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_UART3_FCLK_CLK_PARENT_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT3&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa0319271900b3771b7a60d56007a2103"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa0319271900b3771b7a60d56007a2103">&#9670;&nbsp;</a></span>TISCI_DEV_UART3_FCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT1_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_UART3_FCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT1_CLK&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga0016fe9c4dd9dad3bd06c76021449d3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0016fe9c4dd9dad3bd06c76021449d3c">&#9670;&nbsp;</a></span>TISCI_DEV_UART3_VBUSP_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_UART3_VBUSP_CLK&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga6096c8182ded5681eae7bb509193d291"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6096c8182ded5681eae7bb509193d291">&#9670;&nbsp;</a></span>TISCI_DEV_UART4_FCLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_UART4_FCLK_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa301a338a148e5d678ed231a17f0be0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa301a338a148e5d678ed231a17f0be0a">&#9670;&nbsp;</a></span>TISCI_DEV_UART4_FCLK_CLK_PARENT_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_UART4_FCLK_CLK_PARENT_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT4&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga2ea875bd2e6e014694bc54ef8685d545"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2ea875bd2e6e014694bc54ef8685d545">&#9670;&nbsp;</a></span>TISCI_DEV_UART4_FCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT1_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_UART4_FCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT1_CLK&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga65c4fc436b6b29ea90cc209ff41a7fbd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga65c4fc436b6b29ea90cc209ff41a7fbd">&#9670;&nbsp;</a></span>TISCI_DEV_UART4_VBUSP_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_UART4_VBUSP_CLK&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga315bec82ddae0af1c76928933935e974"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga315bec82ddae0af1c76928933935e974">&#9670;&nbsp;</a></span>TISCI_DEV_UART5_FCLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_UART5_FCLK_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga7e8f2597f3f6ff982cf2212568c8c44c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7e8f2597f3f6ff982cf2212568c8c44c">&#9670;&nbsp;</a></span>TISCI_DEV_UART5_FCLK_CLK_PARENT_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_UART5_FCLK_CLK_PARENT_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT5&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaecbb9ddcfdde5478d39eac052b8be5c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaecbb9ddcfdde5478d39eac052b8be5c3">&#9670;&nbsp;</a></span>TISCI_DEV_UART5_FCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT1_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_UART5_FCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT1_CLK&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gae628d7c3c3fcc7497bd7e47b1531c105"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae628d7c3c3fcc7497bd7e47b1531c105">&#9670;&nbsp;</a></span>TISCI_DEV_UART5_VBUSP_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_UART5_VBUSP_CLK&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaee54a2fb61af06fcde242d6d2b42e393"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaee54a2fb61af06fcde242d6d2b42e393">&#9670;&nbsp;</a></span>TISCI_DEV_UART6_FCLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_UART6_FCLK_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3c0706e6b483e2aaac41cda1ab0a1d08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3c0706e6b483e2aaac41cda1ab0a1d08">&#9670;&nbsp;</a></span>TISCI_DEV_UART6_FCLK_CLK_PARENT_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_UART6_FCLK_CLK_PARENT_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT6&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga305bcbbe0a95b5c5dcb501eaa7012645"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga305bcbbe0a95b5c5dcb501eaa7012645">&#9670;&nbsp;</a></span>TISCI_DEV_UART6_FCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT1_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_UART6_FCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT1_CLK&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga5ba455bdfd99c551427d2f6467ebfbc8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5ba455bdfd99c551427d2f6467ebfbc8">&#9670;&nbsp;</a></span>TISCI_DEV_UART6_VBUSP_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_UART6_VBUSP_CLK&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gacb53e451ebc51497f5e7479a5aa95e0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacb53e451ebc51497f5e7479a5aa95e0a">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_UART0_FCLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_UART0_FCLK_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3f2d0074772a2e2309f22c33b3ea6a83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3f2d0074772a2e2309f22c33b3ea6a83">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_UART0_VBUSP_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_UART0_VBUSP_CLK&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gae74368e8a71c49e8c72ebf6fd43cca03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae74368e8a71c49e8c72ebf6fd43cca03">&#9670;&nbsp;</a></span>TISCI_DEV_WKUP_UART0_FCLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_WKUP_UART0_FCLK_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga6ef24b3c1d740a11b8db5efce2ab1a92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6ef24b3c1d740a11b8db5efce2ab1a92">&#9670;&nbsp;</a></span>TISCI_DEV_WKUP_UART0_VBUSP_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_WKUP_UART0_VBUSP_CLK&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga750963885ac56e40653e76745db4bf2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga750963885ac56e40653e76745db4bf2d">&#9670;&nbsp;</a></span>TISCI_DEV_WKUP_UART0_VBUSP_CLK_PARENT_HSDIV1_16FFT_MAIN_15_HSDIVOUT0_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_WKUP_UART0_VBUSP_CLK_PARENT_HSDIV1_16FFT_MAIN_15_HSDIVOUT0_CLK&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga278110883a2f923b99d1a5acbc478015"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga278110883a2f923b99d1a5acbc478015">&#9670;&nbsp;</a></span>TISCI_DEV_WKUP_UART0_VBUSP_CLK_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT0_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_WKUP_UART0_VBUSP_CLK_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT0_CLK&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga0ba02563f6c5db75f76289414863d456"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0ba02563f6c5db75f76289414863d456">&#9670;&nbsp;</a></span>TISCI_DEV_USB0_BUS_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_USB0_BUS_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaae1ef8ff9b64d4126df0101caebb0549"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaae1ef8ff9b64d4126df0101caebb0549">&#9670;&nbsp;</a></span>TISCI_DEV_USB0_CFG_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_USB0_CFG_CLK&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gafc618869858dd83e4a4074f7d5ad30d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafc618869858dd83e4a4074f7d5ad30d2">&#9670;&nbsp;</a></span>TISCI_DEV_USB0_USB2_APB_PCLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_USB0_USB2_APB_PCLK_CLK&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga831904d774de0055e6af177a9a5f6315"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga831904d774de0055e6af177a9a5f6315">&#9670;&nbsp;</a></span>TISCI_DEV_USB0_USB2_REFCLOCK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_USB0_USB2_REFCLOCK_CLK&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaffa08378f74efe691c06e8098ff6db73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaffa08378f74efe691c06e8098ff6db73">&#9670;&nbsp;</a></span>TISCI_DEV_USB0_USB2_REFCLOCK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_USB0_USB2_REFCLOCK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga84d6e950d4f3b490e253f4a67a2c1f47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga84d6e950d4f3b490e253f4a67a2c1f47">&#9670;&nbsp;</a></span>TISCI_DEV_USB0_USB2_REFCLOCK_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT8_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_USB0_USB2_REFCLOCK_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT8_CLK&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga12d506e53e482105e1446ccbaee501a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga12d506e53e482105e1446ccbaee501a0">&#9670;&nbsp;</a></span>TISCI_DEV_USB0_USB2_TAP_TCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_USB0_USB2_TAP_TCK&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga23ae25374acfe0f2b0b1f819676ff258"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga23ae25374acfe0f2b0b1f819676ff258">&#9670;&nbsp;</a></span>TISCI_DEV_USB1_BUS_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_USB1_BUS_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga21d4d2137527a684054a4320f8f176ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga21d4d2137527a684054a4320f8f176ea">&#9670;&nbsp;</a></span>TISCI_DEV_USB1_CFG_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_USB1_CFG_CLK&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga55c8c5a3e16a5e4117169cb5896de3b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga55c8c5a3e16a5e4117169cb5896de3b9">&#9670;&nbsp;</a></span>TISCI_DEV_USB1_USB2_APB_PCLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_USB1_USB2_APB_PCLK_CLK&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga8087b16d5425df1af9cebd0fd306a883"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8087b16d5425df1af9cebd0fd306a883">&#9670;&nbsp;</a></span>TISCI_DEV_USB1_USB2_REFCLOCK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_USB1_USB2_REFCLOCK_CLK&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga9ecda47c3ecd67d8be1c6aaca179f87b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9ecda47c3ecd67d8be1c6aaca179f87b">&#9670;&nbsp;</a></span>TISCI_DEV_USB1_USB2_REFCLOCK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_USB1_USB2_REFCLOCK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga16af312d86509c1328328a25df531522"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga16af312d86509c1328328a25df531522">&#9670;&nbsp;</a></span>TISCI_DEV_USB1_USB2_REFCLOCK_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT8_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_USB1_USB2_REFCLOCK_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT8_CLK&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gae1d9bfc190702315e631fc566399c19e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae1d9bfc190702315e631fc566399c19e">&#9670;&nbsp;</a></span>TISCI_DEV_USB1_USB2_TAP_TCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_USB1_USB2_TAP_TCK&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gad1370a18d8058ccce826f0f22f474dc2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad1370a18d8058ccce826f0f22f474dc2">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK0_IN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK0_IN&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga98c1f652ae055803df8c45a9dc129c52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga98c1f652ae055803df8c45a9dc129c52">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_MCASP_MAIN_0_MCASP_AHCLKR_POUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_MCASP_MAIN_0_MCASP_AHCLKR_POUT&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaae9a60311e89ba6e3d9e3ba625922db0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaae9a60311e89ba6e3d9e3ba625922db0">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_MCASP_MAIN_1_MCASP_AHCLKR_POUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_MCASP_MAIN_1_MCASP_AHCLKR_POUT&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga52d6d66df05e4470d77dbfbb3b584f84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga52d6d66df05e4470d77dbfbb3b584f84">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_MCASP_MAIN_2_MCASP_AHCLKR_POUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_MCASP_MAIN_2_MCASP_AHCLKR_POUT&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaced0a7e05b861c8539ab5dc0de67c698"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaced0a7e05b861c8539ab5dc0de67c698">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_MCASP_MAIN_0_MCASP_AHCLKX_POUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_MCASP_MAIN_0_MCASP_AHCLKX_POUT&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga4d113ed75fc584a024932adabbd80bcc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4d113ed75fc584a024932adabbd80bcc">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_MCASP_MAIN_1_MCASP_AHCLKX_POUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_MCASP_MAIN_1_MCASP_AHCLKX_POUT&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga8e563427aecff98dfe34f7b0c60e2579"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8e563427aecff98dfe34f7b0c60e2579">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_MCASP_MAIN_2_MCASP_AHCLKX_POUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_MCASP_MAIN_2_MCASP_AHCLKX_POUT&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga83bd22bfcd63f47ef41f4b9f03a49c96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga83bd22bfcd63f47ef41f4b9f03a49c96">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_POSTDIV1_16FFT_MAIN_1_HSDIVOUT6_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_POSTDIV1_16FFT_MAIN_1_HSDIVOUT6_CLK&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaae0b87a06dd25e8a374f7aaed89b5906"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaae0b87a06dd25e8a374f7aaed89b5906">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT8_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT8_CLK&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga58daf258d2dfda8b4da12f207fc4919c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga58daf258d2dfda8b4da12f207fc4919c">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK0_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK0_OUT&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga20c5f3421c46eac41a086ff983c213ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga20c5f3421c46eac41a086ff983c213ae">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK1_IN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK1_IN&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gabe9b92a4962cddb46626be5b2bed9ca4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabe9b92a4962cddb46626be5b2bed9ca4">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_MCASP_MAIN_0_MCASP_AHCLKR_POUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_MCASP_MAIN_0_MCASP_AHCLKR_POUT&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga759f90dbb52bf266cad876c243ea016b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga759f90dbb52bf266cad876c243ea016b">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_MCASP_MAIN_1_MCASP_AHCLKR_POUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_MCASP_MAIN_1_MCASP_AHCLKR_POUT&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga4a7a7fa674bbfe5e381d1ccbad244a38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4a7a7fa674bbfe5e381d1ccbad244a38">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_MCASP_MAIN_2_MCASP_AHCLKR_POUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_MCASP_MAIN_2_MCASP_AHCLKR_POUT&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga1949ad28528d0f432e307eb669413b35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1949ad28528d0f432e307eb669413b35">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_MCASP_MAIN_0_MCASP_AHCLKX_POUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_MCASP_MAIN_0_MCASP_AHCLKX_POUT&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga67e5cd5ee2e3011b91c81daf9b54fb49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga67e5cd5ee2e3011b91c81daf9b54fb49">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_MCASP_MAIN_1_MCASP_AHCLKX_POUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_MCASP_MAIN_1_MCASP_AHCLKX_POUT&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga7b2dbd1884a8102b3d840bfe2b79e4a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7b2dbd1884a8102b3d840bfe2b79e4a0">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_MCASP_MAIN_2_MCASP_AHCLKX_POUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_MCASP_MAIN_2_MCASP_AHCLKX_POUT&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3ac8a02afec36eae274bdf0499fc1b62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3ac8a02afec36eae274bdf0499fc1b62">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_POSTDIV1_16FFT_MAIN_1_HSDIVOUT6_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_POSTDIV1_16FFT_MAIN_1_HSDIVOUT6_CLK&#160;&#160;&#160;17</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga5527682df1ee74430a37785cd7ffc23d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5527682df1ee74430a37785cd7ffc23d">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT8_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT8_CLK&#160;&#160;&#160;18</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga0d797d142434228879616a3190ed56b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0d797d142434228879616a3190ed56b2">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK1_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK1_OUT&#160;&#160;&#160;19</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga36410a603ac3ff508e64848a251577a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga36410a603ac3ff508e64848a251577a8">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_CLKOUT0_IN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_CLKOUT0_IN&#160;&#160;&#160;20</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga4af651a91fb7248ea986b2a4dfe4beb9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4af651a91fb7248ea986b2a4dfe4beb9">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_CLKOUT0_IN_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT1_CLK5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_CLKOUT0_IN_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT1_CLK5&#160;&#160;&#160;21</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga8e56263822c790f3237edb1d7e59ee93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8e56263822c790f3237edb1d7e59ee93">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_CLKOUT0_IN_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT1_CLK10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_CLKOUT0_IN_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT1_CLK10&#160;&#160;&#160;22</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gac040afeb9a6452bbebca78314017bab8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac040afeb9a6452bbebca78314017bab8">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_CP_GEMAC_CPTS0_RFT_CLK_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_CP_GEMAC_CPTS0_RFT_CLK_OUT&#160;&#160;&#160;23</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga778a254a35353d9674ed0c6ee65e73c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga778a254a35353d9674ed0c6ee65e73c7">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_DDR0_CK0_IN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_DDR0_CK0_IN&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gae8bc48a1748f2f4a25b613766554d12e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae8bc48a1748f2f4a25b613766554d12e">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_DDR0_CK0_N_IN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_DDR0_CK0_N_IN&#160;&#160;&#160;25</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga5c32d8f2a451f42dce0a33c272e1d15b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5c32d8f2a451f42dce0a33c272e1d15b">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_DDR0_CK0_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_DDR0_CK0_OUT&#160;&#160;&#160;27</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gabffbc2c392bb56168704a3de5ad73057"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabffbc2c392bb56168704a3de5ad73057">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_EXT_REFCLK1_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_EXT_REFCLK1_OUT&#160;&#160;&#160;33</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaca18f3f6431c73acb958dfe017097026"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaca18f3f6431c73acb958dfe017097026">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_GPMC0_CLKLB_IN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_GPMC0_CLKLB_IN&#160;&#160;&#160;34</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga69ad3d090f142dafba910fece2963f61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga69ad3d090f142dafba910fece2963f61">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_GPMC0_CLKLB_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_GPMC0_CLKLB_OUT&#160;&#160;&#160;35</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga4b8c54c0a845536634923cf9c01c3425"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4b8c54c0a845536634923cf9c01c3425">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_GPMC0_CLK_IN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_GPMC0_CLK_IN&#160;&#160;&#160;36</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga7b849e4b5246e49c44bd219676c606ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7b849e4b5246e49c44bd219676c606ab">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_GPMC0_FCLK_MUX_IN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_GPMC0_FCLK_MUX_IN&#160;&#160;&#160;37</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga8abd0c8bb3e7c611d7be0ff797e28fed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8abd0c8bb3e7c611d7be0ff797e28fed">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_GPMC0_FCLK_MUX_IN_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT3_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_GPMC0_FCLK_MUX_IN_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT3_CLK&#160;&#160;&#160;38</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab4528977d5555a6a4db600f4c3032970"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab4528977d5555a6a4db600f4c3032970">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_GPMC0_FCLK_MUX_IN_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT7_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_GPMC0_FCLK_MUX_IN_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT7_CLK&#160;&#160;&#160;39</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3a4cfddd4eea111bd71484dbd5676212"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3a4cfddd4eea111bd71484dbd5676212">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_I2C0_SCL_IN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_I2C0_SCL_IN&#160;&#160;&#160;40</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga8cbdcb7871956bc3a7e0b3e64c036216"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8cbdcb7871956bc3a7e0b3e64c036216">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_I2C0_SCL_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_I2C0_SCL_OUT&#160;&#160;&#160;41</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga331ec46b67ec3dee4b315f0e92c88695"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga331ec46b67ec3dee4b315f0e92c88695">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_I2C1_SCL_IN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_I2C1_SCL_IN&#160;&#160;&#160;42</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga9534687b016ddef68053275c955b2001"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9534687b016ddef68053275c955b2001">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_I2C1_SCL_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_I2C1_SCL_OUT&#160;&#160;&#160;43</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga6cab3e17295588769fda1e2514acfbdd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6cab3e17295588769fda1e2514acfbdd">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_I2C2_SCL_IN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_I2C2_SCL_IN&#160;&#160;&#160;44</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga7dcd1077a252700a00a826eb511c7e3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7dcd1077a252700a00a826eb511c7e3e">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_I2C2_SCL_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_I2C2_SCL_OUT&#160;&#160;&#160;45</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gac792028cb8f51636ba91c7fb356998fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac792028cb8f51636ba91c7fb356998fe">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_I2C3_SCL_IN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_I2C3_SCL_IN&#160;&#160;&#160;46</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3724cd81561e4bd697f6bbc8b5b48671"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3724cd81561e4bd697f6bbc8b5b48671">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_I2C3_SCL_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_I2C3_SCL_OUT&#160;&#160;&#160;47</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga57cb04ce073fd09f835ede4eaefd2e8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga57cb04ce073fd09f835ede4eaefd2e8b">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_MCASP0_ACLKR_IN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_MCASP0_ACLKR_IN&#160;&#160;&#160;49</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga38ac895658457ba772ffd3bbe135cd8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga38ac895658457ba772ffd3bbe135cd8e">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_MCASP0_ACLKR_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_MCASP0_ACLKR_OUT&#160;&#160;&#160;50</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga30cda1e51abecefb8d2134d82ea27fd9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga30cda1e51abecefb8d2134d82ea27fd9">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_MCASP0_ACLKX_IN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_MCASP0_ACLKX_IN&#160;&#160;&#160;51</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga7f2688bf002a6c4ebb2d585c0fa3b56a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7f2688bf002a6c4ebb2d585c0fa3b56a">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_MCASP0_ACLKX_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_MCASP0_ACLKX_OUT&#160;&#160;&#160;52</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga55683515b8218c6051e4de41883f02ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga55683515b8218c6051e4de41883f02ac">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_MCASP0_AFSR_IN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_MCASP0_AFSR_IN&#160;&#160;&#160;53</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaffd5feec7f552c66433d99dc5a69ada9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaffd5feec7f552c66433d99dc5a69ada9">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_MCASP0_AFSX_IN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_MCASP0_AFSX_IN&#160;&#160;&#160;54</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga91506260d8b6401a1dea9146ec378066"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga91506260d8b6401a1dea9146ec378066">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_MCASP1_ACLKR_IN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_MCASP1_ACLKR_IN&#160;&#160;&#160;55</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gad98132ea24c9072f13acfbf0c9670850"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad98132ea24c9072f13acfbf0c9670850">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_MCASP1_ACLKR_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_MCASP1_ACLKR_OUT&#160;&#160;&#160;56</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga6c40d1abe52538e20a1aecaff7850399"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6c40d1abe52538e20a1aecaff7850399">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_MCASP1_ACLKX_IN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_MCASP1_ACLKX_IN&#160;&#160;&#160;57</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gae3bf19bb7af3f45a96f0e5297634aedb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae3bf19bb7af3f45a96f0e5297634aedb">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_MCASP1_ACLKX_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_MCASP1_ACLKX_OUT&#160;&#160;&#160;58</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga5e5802e4d0e6fe7398c815b21c21ff76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5e5802e4d0e6fe7398c815b21c21ff76">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_MCASP1_AFSR_IN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_MCASP1_AFSR_IN&#160;&#160;&#160;59</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga275d85ae8c748441043ce4333a6921de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga275d85ae8c748441043ce4333a6921de">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_MCASP1_AFSX_IN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_MCASP1_AFSX_IN&#160;&#160;&#160;60</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gac6212f444bad40a194cc336bb04cb67f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac6212f444bad40a194cc336bb04cb67f">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_MCASP2_ACLKR_IN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_MCASP2_ACLKR_IN&#160;&#160;&#160;61</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gafa64364edf3d9af84d5fe6375cfcdc78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafa64364edf3d9af84d5fe6375cfcdc78">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_MCASP2_ACLKR_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_MCASP2_ACLKR_OUT&#160;&#160;&#160;62</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3a361cca8b0dc0cfa2afb27bf9030555"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3a361cca8b0dc0cfa2afb27bf9030555">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_MCASP2_ACLKX_IN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_MCASP2_ACLKX_IN&#160;&#160;&#160;63</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga740f4130d31611f5eaea55d5796bf189"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga740f4130d31611f5eaea55d5796bf189">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_MCASP2_ACLKX_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_MCASP2_ACLKX_OUT&#160;&#160;&#160;64</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga44f1ccce4efe20cf96496e0158ff9bc2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga44f1ccce4efe20cf96496e0158ff9bc2">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_MCASP2_AFSR_IN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_MCASP2_AFSR_IN&#160;&#160;&#160;65</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga9970c3cc5633ae99b23386bb40583410"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9970c3cc5633ae99b23386bb40583410">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_MCASP2_AFSX_IN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_MCASP2_AFSX_IN&#160;&#160;&#160;66</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga6ae5958cf39368dbe9629ab6bcbf1757"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6ae5958cf39368dbe9629ab6bcbf1757">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_MCU_EXT_REFCLK0_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_MCU_EXT_REFCLK0_OUT&#160;&#160;&#160;67</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa5600889de5bcc875b2f43122babf46c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa5600889de5bcc875b2f43122babf46c">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_MCU_I2C0_SCL_IN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_MCU_I2C0_SCL_IN&#160;&#160;&#160;68</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab4fa2ea4345ea0ffd36be1eef364ac2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab4fa2ea4345ea0ffd36be1eef364ac2b">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_MCU_I2C0_SCL_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_MCU_I2C0_SCL_OUT&#160;&#160;&#160;69</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gadd1af5ddb6d999e977bb6a41b8f25b0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadd1af5ddb6d999e977bb6a41b8f25b0f">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_MCU_OBSCLK0_IN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_MCU_OBSCLK0_IN&#160;&#160;&#160;70</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gac3413bf5297841c51279f803ec64d4dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac3413bf5297841c51279f803ec64d4dd">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_MCU_OBSCLK0_IN_PARENT_MCU_OBSCLK_DIV_OUT0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_MCU_OBSCLK0_IN_PARENT_MCU_OBSCLK_DIV_OUT0&#160;&#160;&#160;71</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga40f06c6974c2fab5928f337ba054d6f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga40f06c6974c2fab5928f337ba054d6f6">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_MCU_OBSCLK0_IN_PARENT_GLUELOGIC_HFOSC0_CLKOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_MCU_OBSCLK0_IN_PARENT_GLUELOGIC_HFOSC0_CLKOUT&#160;&#160;&#160;72</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa2c7d663ed531988eae944b6972922e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa2c7d663ed531988eae944b6972922e9">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_MCU_SPI0_CLK_IN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_MCU_SPI0_CLK_IN&#160;&#160;&#160;73</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga5e8313d7c6cd350ad1ad82e8eb82cd88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5e8313d7c6cd350ad1ad82e8eb82cd88">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_MCU_SPI0_CLK_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_MCU_SPI0_CLK_OUT&#160;&#160;&#160;74</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga733d8c8269ba30558fa3e1c65ab5686b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga733d8c8269ba30558fa3e1c65ab5686b">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_MCU_SPI1_CLK_IN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_MCU_SPI1_CLK_IN&#160;&#160;&#160;75</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa35fb7ed1e3a2180532a2ffbbab1114c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa35fb7ed1e3a2180532a2ffbbab1114c">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_MCU_SPI1_CLK_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_MCU_SPI1_CLK_OUT&#160;&#160;&#160;76</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga2ead3abbf3f5be2d37b632c2f2d14887"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2ead3abbf3f5be2d37b632c2f2d14887">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_MCU_SYSCLKOUT0_IN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_MCU_SYSCLKOUT0_IN&#160;&#160;&#160;77</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga9d97f4e5bd7e3f5950003d91c4f0535e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9d97f4e5bd7e3f5950003d91c4f0535e">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_MCU_TIMER_IO0_IN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_MCU_TIMER_IO0_IN&#160;&#160;&#160;78</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga882f07264663db5b344aae290d3d8dab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga882f07264663db5b344aae290d3d8dab">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_MCU_TIMER_IO1_IN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_MCU_TIMER_IO1_IN&#160;&#160;&#160;79</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga5dadc50807f45f336e149470d0573697"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5dadc50807f45f336e149470d0573697">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_MCU_TIMER_IO2_IN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_MCU_TIMER_IO2_IN&#160;&#160;&#160;80</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaba696cace2de5331b722c8c0b17cfe47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaba696cace2de5331b722c8c0b17cfe47">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_MCU_TIMER_IO3_IN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_MCU_TIMER_IO3_IN&#160;&#160;&#160;81</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gad99397019ba2a828ee0b68dd9277c9ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad99397019ba2a828ee0b68dd9277c9ac">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_MDIO0_MDC_IN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_MDIO0_MDC_IN&#160;&#160;&#160;82</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga153fa9e6ea1454f47c6c087ddf5f3d9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga153fa9e6ea1454f47c6c087ddf5f3d9d">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_MMC0_CLKLB_IN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_MMC0_CLKLB_IN&#160;&#160;&#160;83</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga711d8c4fa4c61444ea6573e553d0c2f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga711d8c4fa4c61444ea6573e553d0c2f5">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_MMC0_CLKLB_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_MMC0_CLKLB_OUT&#160;&#160;&#160;84</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga6927cabe4e6a6eb01af178f0bf509864"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6927cabe4e6a6eb01af178f0bf509864">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_MMC0_CLK_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_MMC0_CLK_OUT&#160;&#160;&#160;86</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab3ee31c07b0d26eba8fbef7d0a95cba4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab3ee31c07b0d26eba8fbef7d0a95cba4">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_MMC1_CLKLB_IN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_MMC1_CLKLB_IN&#160;&#160;&#160;87</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gafa3ab375c803a6ab14a909be4232ecf9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafa3ab375c803a6ab14a909be4232ecf9">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_MMC1_CLKLB_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_MMC1_CLKLB_OUT&#160;&#160;&#160;88</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga8de64f9b3cc828c7f1bcd4c0ad185831"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8de64f9b3cc828c7f1bcd4c0ad185831">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_MMC1_CLK_IN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_MMC1_CLK_IN&#160;&#160;&#160;89</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga81b1a83cf0ee43804a572ce71b8a81f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga81b1a83cf0ee43804a572ce71b8a81f6">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_MMC1_CLK_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_MMC1_CLK_OUT&#160;&#160;&#160;90</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga5f4a95f1323eaf5bd7d2f341d7a16d1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5f4a95f1323eaf5bd7d2f341d7a16d1b">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_MMC2_CLKLB_IN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_MMC2_CLKLB_IN&#160;&#160;&#160;91</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga350b3aebb50fb3544df1dbbc48487146"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga350b3aebb50fb3544df1dbbc48487146">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_MMC2_CLKLB_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_MMC2_CLKLB_OUT&#160;&#160;&#160;92</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga0dc10b2d9e402e809d0d3fc5551570df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0dc10b2d9e402e809d0d3fc5551570df">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_MMC2_CLK_IN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_MMC2_CLK_IN&#160;&#160;&#160;93</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga0ecc8b2e75861b53170003277b9108e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0ecc8b2e75861b53170003277b9108e4">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_MMC2_CLK_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_MMC2_CLK_OUT&#160;&#160;&#160;94</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga24bef5dffb879c1b95a3216866cd2a3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga24bef5dffb879c1b95a3216866cd2a3d">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_OBSCLK0_IN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_OBSCLK0_IN&#160;&#160;&#160;95</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga7522875e5d5156b864d37c685c05caf6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7522875e5d5156b864d37c685c05caf6">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT0_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT0_CLK&#160;&#160;&#160;96</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga2cdf68d4e28fa3d29e5afe4193dfe726"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2cdf68d4e28fa3d29e5afe4193dfe726">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT0_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT0_CLK&#160;&#160;&#160;97</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga9a30f611509a0c387cb1ecd183d658a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9a30f611509a0c387cb1ecd183d658a0">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT0_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT0_CLK&#160;&#160;&#160;98</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3f0e08d8e9dd808d3c3d0fba03d65d8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3f0e08d8e9dd808d3c3d0fba03d65d8f">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_SAM62_A53_512KB_WRAP_MAIN_0_ARM_COREPACK_0_A53_DIVH_CLK4_OBSCLK_OUT_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_SAM62_A53_512KB_WRAP_MAIN_0_ARM_COREPACK_0_A53_DIVH_CLK4_OBSCLK_OUT_CLK&#160;&#160;&#160;99</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga8259f596c95fad901d91ba73e4bc73b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8259f596c95fad901d91ba73e4bc73b5">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV0_16FFT_MAIN_12_HSDIVOUT0_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV0_16FFT_MAIN_12_HSDIVOUT0_CLK&#160;&#160;&#160;100</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga26ca9deb4a0ab0769e93690e1a896f6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga26ca9deb4a0ab0769e93690e1a896f6d">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_GLUELOGIC_RCOSC_CLKOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_GLUELOGIC_RCOSC_CLKOUT&#160;&#160;&#160;101</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab49a8b0f79ff1f2cf28a805657cc55e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab49a8b0f79ff1f2cf28a805657cc55e9">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK8&#160;&#160;&#160;102</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga800ab4842340a7dab30bb824f1f32b5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga800ab4842340a7dab30bb824f1f32b5c">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT0_CLK_DUP0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT0_CLK_DUP0&#160;&#160;&#160;103</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga352fab942983f0c3fa92683f99687ddc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga352fab942983f0c3fa92683f99687ddc">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_GLUELOGIC_HFOSC0_CLKOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_GLUELOGIC_HFOSC0_CLKOUT&#160;&#160;&#160;104</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga9aa4ecbbb21903ec845db994e0d12e6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9aa4ecbbb21903ec845db994e0d12e6b">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_MAIN_OBSCLK0_MUX_SEL_DIV_CLKOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_MAIN_OBSCLK0_MUX_SEL_DIV_CLKOUT&#160;&#160;&#160;105</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gac67c9cab3b223399bb7fcdc6f97bd2f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac67c9cab3b223399bb7fcdc6f97bd2f8">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0&#160;&#160;&#160;106</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gad9d7c5ddd5f24a889195fe386487c543"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad9d7c5ddd5f24a889195fe386487c543">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF1&#160;&#160;&#160;107</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga1f5083203db891841038f1abf3968743"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1f5083203db891841038f1abf3968743">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT0_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT0_CLK&#160;&#160;&#160;108</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gac654138fdde3435e064734a9c6f633af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac654138fdde3435e064734a9c6f633af">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV1_16FFT_MAIN_15_HSDIVOUT0_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV1_16FFT_MAIN_15_HSDIVOUT0_CLK&#160;&#160;&#160;109</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaf29d39ce49226d257b5113bf987b358c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf29d39ce49226d257b5113bf987b358c">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV0_16FFT_MAIN_16_HSDIVOUT0_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV0_16FFT_MAIN_16_HSDIVOUT0_CLK&#160;&#160;&#160;110</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga1d2d24d9c046a29910cc31089e59ac54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1d2d24d9c046a29910cc31089e59ac54">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV0_16FFT_MAIN_17_HSDIVOUT0_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV0_16FFT_MAIN_17_HSDIVOUT0_CLK&#160;&#160;&#160;111</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gabf2e5134ef31a11ce963b2dd7f5d64d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabf2e5134ef31a11ce963b2dd7f5d64d3">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK&#160;&#160;&#160;112</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga87579c262e2698cbc7de73792fcd9745"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga87579c262e2698cbc7de73792fcd9745">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_CLK_32K_RC_SEL_OUT0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_CLK_32K_RC_SEL_OUT0&#160;&#160;&#160;113</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga9440c2b9c0e4b8af0ba7ee4e4261c9ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9440c2b9c0e4b8af0ba7ee4e4261c9ec">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_OSPI0_DQS_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_OSPI0_DQS_OUT&#160;&#160;&#160;128</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab796edd2a5f2f30e42be1ce7cecf9681"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab796edd2a5f2f30e42be1ce7cecf9681">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_OSPI0_LBCLKO_IN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_OSPI0_LBCLKO_IN&#160;&#160;&#160;129</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab2980fffcf3c63ea655f3e0e592b6d01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab2980fffcf3c63ea655f3e0e592b6d01">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_OSPI0_LBCLKO_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_OSPI0_LBCLKO_OUT&#160;&#160;&#160;130</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaaa8fe34a3bcdf0c63c3f83a3cab77ca3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaa8fe34a3bcdf0c63c3f83a3cab77ca3">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_RGMII1_RXC_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_RGMII1_RXC_OUT&#160;&#160;&#160;131</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaf820bf002cb1d66a5b903e7945509f3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf820bf002cb1d66a5b903e7945509f3e">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_RGMII1_TXC_IN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_RGMII1_TXC_IN&#160;&#160;&#160;132</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga84ca9934a96c675db75e350a0b690216"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga84ca9934a96c675db75e350a0b690216">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_RGMII1_TXC_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_RGMII1_TXC_OUT&#160;&#160;&#160;133</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga06830588c9adb446188ad2dd2bae5227"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga06830588c9adb446188ad2dd2bae5227">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_RGMII2_RXC_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_RGMII2_RXC_OUT&#160;&#160;&#160;134</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga476162217cdc09cee0bab8dba22adda5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga476162217cdc09cee0bab8dba22adda5">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_RGMII2_TXC_IN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_RGMII2_TXC_IN&#160;&#160;&#160;135</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga8775cde31e588ff73a7734bcf19e72a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8775cde31e588ff73a7734bcf19e72a6">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_RGMII2_TXC_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_RGMII2_TXC_OUT&#160;&#160;&#160;136</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga2a98d45d858731eb892a6dcd5542ec09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2a98d45d858731eb892a6dcd5542ec09">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_RMII1_REF_CLK_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_RMII1_REF_CLK_OUT&#160;&#160;&#160;137</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaf74f8f38dced358697a49fe5c0633d0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf74f8f38dced358697a49fe5c0633d0f">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_RMII2_REF_CLK_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_RMII2_REF_CLK_OUT&#160;&#160;&#160;138</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaca1ef5d27a9b94289b9ea531f876244d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaca1ef5d27a9b94289b9ea531f876244d">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_SPI0_CLK_IN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_SPI0_CLK_IN&#160;&#160;&#160;139</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga06fe58a8f52377d7e4b4a157d4830efe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga06fe58a8f52377d7e4b4a157d4830efe">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_SPI0_CLK_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_SPI0_CLK_OUT&#160;&#160;&#160;140</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga5653a0b25e4913af1bc8f3e41d4f4e9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5653a0b25e4913af1bc8f3e41d4f4e9e">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_SPI1_CLK_IN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_SPI1_CLK_IN&#160;&#160;&#160;141</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gac67ddd39afe1806f67b49cc968b4d8ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac67ddd39afe1806f67b49cc968b4d8ff">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_SPI1_CLK_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_SPI1_CLK_OUT&#160;&#160;&#160;142</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga0d255d27d5dd2eb8b3b2c7c3c5f0ca49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0d255d27d5dd2eb8b3b2c7c3c5f0ca49">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_SPI2_CLK_IN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_SPI2_CLK_IN&#160;&#160;&#160;143</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga470f06622bd9a81fcc83b65ebdb76c1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga470f06622bd9a81fcc83b65ebdb76c1e">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_SPI2_CLK_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_SPI2_CLK_OUT&#160;&#160;&#160;144</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga399780a268a683e8b58859bfd9823b93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga399780a268a683e8b58859bfd9823b93">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_SYSCLKOUT0_IN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_SYSCLKOUT0_IN&#160;&#160;&#160;145</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gade263a150bcf452795b7e121af7abdb3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gade263a150bcf452795b7e121af7abdb3">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_TCK_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_TCK_OUT&#160;&#160;&#160;146</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaf6b19ebe7036d8055a9db630c51a0705"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf6b19ebe7036d8055a9db630c51a0705">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_TIMER_IO0_IN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_TIMER_IO0_IN&#160;&#160;&#160;147</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab3cf353a0229d54a4cd438b0471e5c0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab3cf353a0229d54a4cd438b0471e5c0f">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_TIMER_IO1_IN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_TIMER_IO1_IN&#160;&#160;&#160;148</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga932304e65ce916f61fdfc4f7462be4b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga932304e65ce916f61fdfc4f7462be4b2">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_TIMER_IO2_IN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_TIMER_IO2_IN&#160;&#160;&#160;149</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga1882ccf589b2f8ddac93ba8bc50139f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1882ccf589b2f8ddac93ba8bc50139f8">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_TIMER_IO3_IN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_TIMER_IO3_IN&#160;&#160;&#160;150</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gae6ff79169781edf6c2e285bfadfcb32e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae6ff79169781edf6c2e285bfadfcb32e">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_TIMER_IO4_IN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_TIMER_IO4_IN&#160;&#160;&#160;151</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gadf1132e3a9a31c30f12ea4eff409f8d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadf1132e3a9a31c30f12ea4eff409f8d2">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_TIMER_IO5_IN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_TIMER_IO5_IN&#160;&#160;&#160;152</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gac48a45268629788bc7c12fa848d70f6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac48a45268629788bc7c12fa848d70f6d">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_TIMER_IO6_IN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_TIMER_IO6_IN&#160;&#160;&#160;153</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaed2b695a904f26eec7fcb60589b0583c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaed2b695a904f26eec7fcb60589b0583c">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_TIMER_IO7_IN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_TIMER_IO7_IN&#160;&#160;&#160;154</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab2767d10e2d3b90b7706601b92304678"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab2767d10e2d3b90b7706601b92304678">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_TRC_CLK_IN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_TRC_CLK_IN&#160;&#160;&#160;155</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga9ede68526cba79eb641ed2d87faebb56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9ede68526cba79eb641ed2d87faebb56">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_VOUT0_EXTPCLKIN_OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_VOUT0_EXTPCLKIN_OUT&#160;&#160;&#160;156</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga9b5e18a23e7915ef56a4f02bfe0d0dd9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9b5e18a23e7915ef56a4f02bfe0d0dd9">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_VOUT0_PCLK_IN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_VOUT0_PCLK_IN&#160;&#160;&#160;157</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga5ec12616e338426f35c774de60a0ca75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5ec12616e338426f35c774de60a0ca75">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_WKUP_CLKOUT0_IN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_WKUP_CLKOUT0_IN&#160;&#160;&#160;158</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga8aa77ca33b4a828ddad4277ac66dee17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8aa77ca33b4a828ddad4277ac66dee17">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_WKUP_CLKOUT0_IN_PARENT_GLUELOGIC_HFOSC0_CLKOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_WKUP_CLKOUT0_IN_PARENT_GLUELOGIC_HFOSC0_CLKOUT&#160;&#160;&#160;159</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga55d0a2f264bf05d5dcb619fbf3d994a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga55d0a2f264bf05d5dcb619fbf3d994a0">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_WKUP_CLKOUT0_IN_PARENT_GLUELOGIC_LFOSC0_CLKOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_WKUP_CLKOUT0_IN_PARENT_GLUELOGIC_LFOSC0_CLKOUT&#160;&#160;&#160;160</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga91c245d4f9a0e5e4941742cdba0640b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga91c245d4f9a0e5e4941742cdba0640b9">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_WKUP_CLKOUT0_IN_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT2_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_WKUP_CLKOUT0_IN_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT2_CLK&#160;&#160;&#160;161</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaf4eb33017a09c3f3e42651275733c678"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf4eb33017a09c3f3e42651275733c678">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_WKUP_CLKOUT0_IN_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT2_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_WKUP_CLKOUT0_IN_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT2_CLK&#160;&#160;&#160;162</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga440bbeb374dc004b7fbd5680ef018800"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga440bbeb374dc004b7fbd5680ef018800">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_WKUP_CLKOUT0_IN_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT9_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_WKUP_CLKOUT0_IN_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT9_CLK&#160;&#160;&#160;163</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaff176b4f004e93eb962cdce62997491d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaff176b4f004e93eb962cdce62997491d">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_WKUP_CLKOUT0_IN_PARENT_CLK_32K_RC_SEL_OUT0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_WKUP_CLKOUT0_IN_PARENT_CLK_32K_RC_SEL_OUT0&#160;&#160;&#160;164</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga9e32aa3f61984fc39d16e5e54034baad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9e32aa3f61984fc39d16e5e54034baad">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_WKUP_CLKOUT0_IN_PARENT_GLUELOGIC_RCOSC_CLKOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_WKUP_CLKOUT0_IN_PARENT_GLUELOGIC_RCOSC_CLKOUT&#160;&#160;&#160;165</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga4ef681ede89e65ab45dd14cfd2ce97a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4ef681ede89e65ab45dd14cfd2ce97a5">&#9670;&nbsp;</a></span>TISCI_DEV_BOARD0_WKUP_CLKOUT0_IN_PARENT_GLUELOGIC_HFOSC0_CLKOUT_DUP0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_BOARD0_WKUP_CLKOUT0_IN_PARENT_GLUELOGIC_HFOSC0_CLKOUT_DUP0&#160;&#160;&#160;166</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga37bf09ea7e79ab04ad4b2fdc901b1637"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga37bf09ea7e79ab04ad4b2fdc901b1637">&#9670;&nbsp;</a></span>TISCI_DEV_CLK_32K_RC_SEL_DEV_VD_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_CLK_32K_RC_SEL_DEV_VD_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaac39e2e3dc24e124b177617da2b2d801"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaac39e2e3dc24e124b177617da2b2d801">&#9670;&nbsp;</a></span>TISCI_DEV_CLK_32K_RC_SEL_DEV_VD_CLK_PARENT_GLUELOGIC_RCOSC_CLK_1P0V_97P65K3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_CLK_32K_RC_SEL_DEV_VD_CLK_PARENT_GLUELOGIC_RCOSC_CLK_1P0V_97P65K3&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gafb40fce047a6c3604a835d511b230d69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafb40fce047a6c3604a835d511b230d69">&#9670;&nbsp;</a></span>TISCI_DEV_CLK_32K_RC_SEL_DEV_VD_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_CLK_32K_RC_SEL_DEV_VD_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK8&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3d016843388ee6aa3208036784680544"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3d016843388ee6aa3208036784680544">&#9670;&nbsp;</a></span>TISCI_DEV_CLK_32K_RC_SEL_DEV_VD_CLK_PARENT_CLK_32K_RC_SEL_DIV_CLKOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_CLK_32K_RC_SEL_DEV_VD_CLK_PARENT_CLK_32K_RC_SEL_DIV_CLKOUT&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga8dbc08a1144b42112a6247942b297218"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8dbc08a1144b42112a6247942b297218">&#9670;&nbsp;</a></span>TISCI_DEV_CLK_32K_RC_SEL_DEV_VD_CLK_PARENT_GLUELOGIC_LFOSC0_CLKOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_CLK_32K_RC_SEL_DEV_VD_CLK_PARENT_GLUELOGIC_LFOSC0_CLKOUT&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3a5fff4a327a891d32d497a166afbc82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3a5fff4a327a891d32d497a166afbc82">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_OBSCLK_MUX_SEL_DEV_VD_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_OBSCLK_MUX_SEL_DEV_VD_CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaf6991346e658f291cb35ca659a1e3d28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf6991346e658f291cb35ca659a1e3d28">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_OBSCLK_MUX_SEL_DEV_VD_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_OBSCLK_MUX_SEL_DEV_VD_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaba000819d15bd4f219dbf460091cfe28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaba000819d15bd4f219dbf460091cfe28">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_OBSCLK_MUX_SEL_DEV_VD_CLK_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT0_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_OBSCLK_MUX_SEL_DEV_VD_CLK_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT0_CLK&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga5cc790d7deee9b19030fecce9adbae22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5cc790d7deee9b19030fecce9adbae22">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_OBSCLK_MUX_SEL_DEV_VD_CLK_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT4_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_OBSCLK_MUX_SEL_DEV_VD_CLK_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT4_CLK&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga9f6389cef5f36ecf7e2410bc6f8a65a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9f6389cef5f36ecf7e2410bc6f8a65a4">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_OBSCLK_MUX_SEL_DEV_VD_CLK_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT0_CLK_DUP0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_OBSCLK_MUX_SEL_DEV_VD_CLK_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT0_CLK_DUP0&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga979b99b103a1533f175f25442b01b2c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga979b99b103a1533f175f25442b01b2c5">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_OBSCLK_MUX_SEL_DEV_VD_CLK_PARENT_MCU_OBSCLK_MUX_SEL_DIV_CLKOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_OBSCLK_MUX_SEL_DEV_VD_CLK_PARENT_MCU_OBSCLK_MUX_SEL_DIV_CLKOUT&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga22b33dbfb1193cda3e12bac15b9e3cf1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga22b33dbfb1193cda3e12bac15b9e3cf1">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_OBSCLK_MUX_SEL_DEV_VD_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_OBSCLK_MUX_SEL_DEV_VD_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaec768c05befaa04a5d068c337b487459"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaec768c05befaa04a5d068c337b487459">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_OBSCLK_MUX_SEL_DEV_VD_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_OBSCLK_MUX_SEL_DEV_VD_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK8&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gabeb7324466217022d1dfe7742514994a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabeb7324466217022d1dfe7742514994a">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_OBSCLK_MUX_SEL_DEV_VD_CLK_PARENT_SAM62_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_OBSCLK_MUX_SEL_DEV_VD_CLK_PARENT_SAM62_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga7f859c8f578d8a06490742942042fd2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7f859c8f578d8a06490742942042fd2f">&#9670;&nbsp;</a></span>TISCI_DEV_MCU_OBSCLK_MUX_SEL_DEV_VD_CLK_PARENT_CLK_32K_RC_SEL_OUT0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_DEV_MCU_OBSCLK_MUX_SEL_DEV_VD_CLK_PARENT_CLK_32K_RC_SEL_OUT0&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.11-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.20 </li>
  </ul>
</div>
</body>
</html>
