Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.2 (lin64) Build 5164865 Thu Sep  5 14:36:28 MDT 2024
| Date         : Sat Jan 18 13:59:15 2025
| Host         : Dell-G15-5515 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing -max_paths 100 -nworst 100 -delay_type max -sort_by slack -file reports_cva6_fpga_impl/cva6_fpga.timing_WORST_100.rpt
| Design       : cva6_zybo_z7_20
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Physopt postRoute
-----------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.024ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][55]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.596ns  (logic 4.161ns (21.234%)  route 15.435ns (78.766%))
  Logic Levels:           23  (LUT2=4 LUT3=3 LUT4=3 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.930ns = ( 19.070 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.297ns
    Clock Pessimism Removal (CPR):    0.537ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          0.161    -2.037    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -1.936 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16162, routed)       1.639    -0.297    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X46Y69         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y69         FDCE (Prop_fdce_C_Q)         0.518     0.221 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=166, routed)         0.903     1.124    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X46Y70         LUT2 (Prop_lut2_I0_O)        0.124     1.248 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_6/O
                         net (fo=8, routed)           0.611     1.859    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_3
    SLICE_X45Y70         LUT4 (Prop_lut4_I2_O)        0.118     1.977 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_26/O
                         net (fo=4, routed)           0.833     2.810    i_ariane/i_cva6/commit_stage_i/stvec_q_reg[31]
    SLICE_X47Y69         LUT5 (Prop_lut5_I3_O)        0.326     3.136 f  i_ariane/i_cva6/commit_stage_i/i_/speculative_read_pointer_q[1]_i_7/O
                         net (fo=48, routed)          0.607     3.743    i_ariane/i_cva6/commit_stage_i/wfi_q_reg_0
    SLICE_X47Y68         LUT3 (Prop_lut3_I0_O)        0.118     3.861 f  i_ariane/i_cva6/commit_stage_i/i_/i___62_i_2/O
                         net (fo=9, routed)           0.645     4.506    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_op_commit_csr[0]
    SLICE_X46Y67         LUT2 (Prop_lut2_I0_O)        0.318     4.824 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0/O
                         net (fo=1, routed)           0.454     5.278    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0_n_0
    SLICE_X47Y67         LUT5 (Prop_lut5_I4_O)        0.328     5.606 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_59/O
                         net (fo=1, routed)           0.620     6.226    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_304
    SLICE_X47Y67         LUT3 (Prop_lut3_I2_O)        0.124     6.350 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT3_11/O
                         net (fo=3, routed)           0.344     6.694    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/stvec_q_reg[0]_3
    SLICE_X48Y66         LUT6 (Prop_lut6_I5_O)        0.124     6.818 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/i___76_i_5__0/O
                         net (fo=5, routed)           0.452     7.270    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[cause][0]
    SLICE_X48Y66         LUT3 (Prop_lut3_I1_O)        0.119     7.389 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=33, routed)          0.488     7.877    i_ariane/i_cva6/commit_stage_i/stval_q_reg[0]_2
    SLICE_X49Y65         LUT2 (Prop_lut2_I0_O)        0.332     8.209 r  i_ariane/i_cva6/commit_stage_i/i_/scause_q[1]_i_2/O
                         net (fo=8, routed)           0.289     8.498    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X49Y65         LUT4 (Prop_lut4_I1_O)        0.124     8.622 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3/O
                         net (fo=4, routed)           0.430     9.052    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3_n_0
    SLICE_X49Y66         LUT5 (Prop_lut5_I2_O)        0.124     9.176 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___109_i_1/O
                         net (fo=4, routed)           0.440     9.616    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/FSM_sequential_state_q[3]_i_8
    SLICE_X49Y67         LUT6 (Prop_lut6_I5_O)        0.124     9.740 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/FSM_sequential_state_q[3]_i_13/O
                         net (fo=2, routed)           0.461    10.201    i_ariane/i_cva6/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X45Y68         LUT6 (Prop_lut6_I2_O)        0.124    10.325 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_355/O
                         net (fo=3, routed)           1.426    11.750    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_281
    SLICE_X44Y70         LUT6 (Prop_lut6_I2_O)        0.124    11.874 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_51_comp/O
                         net (fo=3, routed)           0.621    12.495    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_284
    SLICE_X44Y70         LUT4 (Prop_lut4_I3_O)        0.124    12.619 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT4_42/O
                         net (fo=1, routed)           0.328    12.947    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_286
    SLICE_X42Y71         LUT6 (Prop_lut6_I2_O)        0.124    13.071 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_52_comp/O
                         net (fo=3, routed)           0.195    13.266    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_287
    SLICE_X42Y71         LUT2 (Prop_lut2_I1_O)        0.124    13.390 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_14/O
                         net (fo=2, routed)           0.799    14.189    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_299
    SLICE_X44Y71         LUT6 (Prop_lut6_I2_O)        0.124    14.313 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_360/O
                         net (fo=33, routed)          0.850    15.163    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_303
    SLICE_X52Y72         LUT6 (Prop_lut6_I5_O)        0.124    15.287 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_361/O
                         net (fo=4, routed)           1.651    16.938    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_494
    SLICE_X81Y70         LUT6 (Prop_lut6_I3_O)        0.124    17.062 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_569_comp_1/O
                         net (fo=1, routed)           0.797    17.859    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][63]_0
    SLICE_X81Y69         LUT6 (Prop_lut6_I0_O)        0.124    17.983 r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[6][63]_i_3/O
                         net (fo=2, routed)           0.448    18.431    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/generic_counter_q_reg[6][63]
    SLICE_X81Y72         LUT6 (Prop_lut6_I0_O)        0.124    18.555 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/generic_counter_q[6][63]_i_1/O
                         net (fo=32, routed)          0.743    19.298    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][63]_1[1]
    SLICE_X88Y74         FDCE                                         r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][55]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.133    16.988    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    17.079 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.133    17.212    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    17.303 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          0.147    17.450    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.541 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16162, routed)       1.529    19.070    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/clk_out1
    SLICE_X88Y74         FDCE                                         r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][55]/C
                         clock pessimism              0.537    19.606    
                         clock uncertainty           -0.079    19.527    
    SLICE_X88Y74         FDCE (Setup_fdce_C_CE)      -0.205    19.322    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][55]
  -------------------------------------------------------------------
                         required time                         19.322    
                         arrival time                         -19.298    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][55]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.596ns  (logic 4.161ns (21.234%)  route 15.435ns (78.766%))
  Logic Levels:           23  (LUT2=4 LUT3=3 LUT4=3 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.930ns = ( 19.070 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.297ns
    Clock Pessimism Removal (CPR):    0.537ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          0.161    -2.037    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -1.936 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16162, routed)       1.639    -0.297    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X46Y69         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y69         FDCE (Prop_fdce_C_Q)         0.518     0.221 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=166, routed)         0.903     1.124    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X46Y70         LUT2 (Prop_lut2_I0_O)        0.124     1.248 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_6/O
                         net (fo=8, routed)           0.611     1.859    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_3
    SLICE_X45Y70         LUT4 (Prop_lut4_I2_O)        0.118     1.977 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_26/O
                         net (fo=4, routed)           0.833     2.810    i_ariane/i_cva6/commit_stage_i/stvec_q_reg[31]
    SLICE_X47Y69         LUT5 (Prop_lut5_I3_O)        0.326     3.136 r  i_ariane/i_cva6/commit_stage_i/i_/speculative_read_pointer_q[1]_i_7/O
                         net (fo=48, routed)          0.607     3.743    i_ariane/i_cva6/commit_stage_i/wfi_q_reg_0
    SLICE_X47Y68         LUT3 (Prop_lut3_I0_O)        0.118     3.861 r  i_ariane/i_cva6/commit_stage_i/i_/i___62_i_2/O
                         net (fo=9, routed)           0.645     4.506    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_op_commit_csr[0]
    SLICE_X46Y67         LUT2 (Prop_lut2_I0_O)        0.318     4.824 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0/O
                         net (fo=1, routed)           0.454     5.278    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0_n_0
    SLICE_X47Y67         LUT5 (Prop_lut5_I4_O)        0.328     5.606 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_59/O
                         net (fo=1, routed)           0.620     6.226    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_304
    SLICE_X47Y67         LUT3 (Prop_lut3_I2_O)        0.124     6.350 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT3_11/O
                         net (fo=3, routed)           0.344     6.694    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/stvec_q_reg[0]_3
    SLICE_X48Y66         LUT6 (Prop_lut6_I5_O)        0.124     6.818 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/i___76_i_5__0/O
                         net (fo=5, routed)           0.452     7.270    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[cause][0]
    SLICE_X48Y66         LUT3 (Prop_lut3_I1_O)        0.119     7.389 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=33, routed)          0.488     7.877    i_ariane/i_cva6/commit_stage_i/stval_q_reg[0]_2
    SLICE_X49Y65         LUT2 (Prop_lut2_I0_O)        0.332     8.209 r  i_ariane/i_cva6/commit_stage_i/i_/scause_q[1]_i_2/O
                         net (fo=8, routed)           0.289     8.498    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X49Y65         LUT4 (Prop_lut4_I1_O)        0.124     8.622 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3/O
                         net (fo=4, routed)           0.430     9.052    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3_n_0
    SLICE_X49Y66         LUT5 (Prop_lut5_I2_O)        0.124     9.176 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___109_i_1/O
                         net (fo=4, routed)           0.440     9.616    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/FSM_sequential_state_q[3]_i_8
    SLICE_X49Y67         LUT6 (Prop_lut6_I5_O)        0.124     9.740 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/FSM_sequential_state_q[3]_i_13/O
                         net (fo=2, routed)           0.461    10.201    i_ariane/i_cva6/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X45Y68         LUT6 (Prop_lut6_I2_O)        0.124    10.325 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_355/O
                         net (fo=3, routed)           1.426    11.750    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_281
    SLICE_X44Y70         LUT6 (Prop_lut6_I2_O)        0.124    11.874 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_51_comp/O
                         net (fo=3, routed)           0.621    12.495    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_284
    SLICE_X44Y70         LUT4 (Prop_lut4_I3_O)        0.124    12.619 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT4_42/O
                         net (fo=1, routed)           0.328    12.947    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_286
    SLICE_X42Y71         LUT6 (Prop_lut6_I2_O)        0.124    13.071 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_52_comp/O
                         net (fo=3, routed)           0.195    13.266    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_287
    SLICE_X42Y71         LUT2 (Prop_lut2_I1_O)        0.124    13.390 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_14/O
                         net (fo=2, routed)           0.799    14.189    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_299
    SLICE_X44Y71         LUT6 (Prop_lut6_I2_O)        0.124    14.313 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_360/O
                         net (fo=33, routed)          0.850    15.163    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_303
    SLICE_X52Y72         LUT6 (Prop_lut6_I5_O)        0.124    15.287 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_361/O
                         net (fo=4, routed)           1.651    16.938    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_494
    SLICE_X81Y70         LUT6 (Prop_lut6_I3_O)        0.124    17.062 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_569_comp_1/O
                         net (fo=1, routed)           0.797    17.859    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][63]_0
    SLICE_X81Y69         LUT6 (Prop_lut6_I0_O)        0.124    17.983 r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[6][63]_i_3/O
                         net (fo=2, routed)           0.448    18.431    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/generic_counter_q_reg[6][63]
    SLICE_X81Y72         LUT6 (Prop_lut6_I0_O)        0.124    18.555 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/generic_counter_q[6][63]_i_1/O
                         net (fo=32, routed)          0.743    19.298    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][63]_1[1]
    SLICE_X88Y74         FDCE                                         r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][55]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.133    16.988    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    17.079 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.133    17.212    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    17.303 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          0.147    17.450    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.541 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16162, routed)       1.529    19.070    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/clk_out1
    SLICE_X88Y74         FDCE                                         r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][55]/C
                         clock pessimism              0.537    19.606    
                         clock uncertainty           -0.079    19.527    
    SLICE_X88Y74         FDCE (Setup_fdce_C_CE)      -0.205    19.322    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][55]
  -------------------------------------------------------------------
                         required time                         19.322    
                         arrival time                         -19.298    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][55]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.596ns  (logic 4.161ns (21.234%)  route 15.435ns (78.766%))
  Logic Levels:           23  (LUT2=4 LUT3=3 LUT4=3 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.930ns = ( 19.070 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.297ns
    Clock Pessimism Removal (CPR):    0.537ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          0.161    -2.037    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -1.936 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16162, routed)       1.639    -0.297    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X46Y69         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y69         FDCE (Prop_fdce_C_Q)         0.518     0.221 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=166, routed)         0.903     1.124    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X46Y70         LUT2 (Prop_lut2_I0_O)        0.124     1.248 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_6/O
                         net (fo=8, routed)           0.611     1.859    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_3
    SLICE_X45Y70         LUT4 (Prop_lut4_I2_O)        0.118     1.977 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_26/O
                         net (fo=4, routed)           0.833     2.810    i_ariane/i_cva6/commit_stage_i/stvec_q_reg[31]
    SLICE_X47Y69         LUT5 (Prop_lut5_I3_O)        0.326     3.136 f  i_ariane/i_cva6/commit_stage_i/i_/speculative_read_pointer_q[1]_i_7/O
                         net (fo=48, routed)          0.607     3.743    i_ariane/i_cva6/commit_stage_i/wfi_q_reg_0
    SLICE_X47Y68         LUT3 (Prop_lut3_I0_O)        0.118     3.861 f  i_ariane/i_cva6/commit_stage_i/i_/i___62_i_2/O
                         net (fo=9, routed)           0.645     4.506    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_op_commit_csr[0]
    SLICE_X46Y67         LUT2 (Prop_lut2_I0_O)        0.318     4.824 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0/O
                         net (fo=1, routed)           0.454     5.278    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0_n_0
    SLICE_X47Y67         LUT5 (Prop_lut5_I4_O)        0.328     5.606 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_59/O
                         net (fo=1, routed)           0.620     6.226    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_304
    SLICE_X47Y67         LUT3 (Prop_lut3_I2_O)        0.124     6.350 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT3_11/O
                         net (fo=3, routed)           0.344     6.694    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/stvec_q_reg[0]_3
    SLICE_X48Y66         LUT6 (Prop_lut6_I5_O)        0.124     6.818 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/i___76_i_5__0/O
                         net (fo=5, routed)           0.452     7.270    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[cause][0]
    SLICE_X48Y66         LUT3 (Prop_lut3_I1_O)        0.119     7.389 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=33, routed)          0.488     7.877    i_ariane/i_cva6/commit_stage_i/stval_q_reg[0]_2
    SLICE_X49Y65         LUT2 (Prop_lut2_I0_O)        0.332     8.209 f  i_ariane/i_cva6/commit_stage_i/i_/scause_q[1]_i_2/O
                         net (fo=8, routed)           0.289     8.498    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X49Y65         LUT4 (Prop_lut4_I1_O)        0.124     8.622 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3/O
                         net (fo=4, routed)           0.430     9.052    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3_n_0
    SLICE_X49Y66         LUT5 (Prop_lut5_I2_O)        0.124     9.176 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___109_i_1/O
                         net (fo=4, routed)           0.440     9.616    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/FSM_sequential_state_q[3]_i_8
    SLICE_X49Y67         LUT6 (Prop_lut6_I5_O)        0.124     9.740 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/FSM_sequential_state_q[3]_i_13/O
                         net (fo=2, routed)           0.461    10.201    i_ariane/i_cva6/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X45Y68         LUT6 (Prop_lut6_I2_O)        0.124    10.325 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_355/O
                         net (fo=3, routed)           1.426    11.750    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_281
    SLICE_X44Y70         LUT6 (Prop_lut6_I2_O)        0.124    11.874 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_51_comp/O
                         net (fo=3, routed)           0.621    12.495    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_284
    SLICE_X44Y70         LUT4 (Prop_lut4_I3_O)        0.124    12.619 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT4_42/O
                         net (fo=1, routed)           0.328    12.947    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_286
    SLICE_X42Y71         LUT6 (Prop_lut6_I2_O)        0.124    13.071 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_52_comp/O
                         net (fo=3, routed)           0.195    13.266    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_287
    SLICE_X42Y71         LUT2 (Prop_lut2_I1_O)        0.124    13.390 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_14/O
                         net (fo=2, routed)           0.799    14.189    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_299
    SLICE_X44Y71         LUT6 (Prop_lut6_I2_O)        0.124    14.313 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_360/O
                         net (fo=33, routed)          0.850    15.163    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_303
    SLICE_X52Y72         LUT6 (Prop_lut6_I5_O)        0.124    15.287 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_361/O
                         net (fo=4, routed)           1.651    16.938    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_494
    SLICE_X81Y70         LUT6 (Prop_lut6_I3_O)        0.124    17.062 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_569_comp_1/O
                         net (fo=1, routed)           0.797    17.859    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][63]_0
    SLICE_X81Y69         LUT6 (Prop_lut6_I0_O)        0.124    17.983 r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[6][63]_i_3/O
                         net (fo=2, routed)           0.448    18.431    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/generic_counter_q_reg[6][63]
    SLICE_X81Y72         LUT6 (Prop_lut6_I0_O)        0.124    18.555 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/generic_counter_q[6][63]_i_1/O
                         net (fo=32, routed)          0.743    19.298    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][63]_1[1]
    SLICE_X88Y74         FDCE                                         r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][55]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.133    16.988    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    17.079 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.133    17.212    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    17.303 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          0.147    17.450    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.541 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16162, routed)       1.529    19.070    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/clk_out1
    SLICE_X88Y74         FDCE                                         r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][55]/C
                         clock pessimism              0.537    19.606    
                         clock uncertainty           -0.079    19.527    
    SLICE_X88Y74         FDCE (Setup_fdce_C_CE)      -0.205    19.322    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][55]
  -------------------------------------------------------------------
                         required time                         19.322    
                         arrival time                         -19.298    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][55]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.596ns  (logic 4.161ns (21.234%)  route 15.435ns (78.766%))
  Logic Levels:           23  (LUT2=4 LUT3=3 LUT4=3 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.930ns = ( 19.070 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.297ns
    Clock Pessimism Removal (CPR):    0.537ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          0.161    -2.037    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -1.936 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16162, routed)       1.639    -0.297    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X46Y69         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y69         FDCE (Prop_fdce_C_Q)         0.518     0.221 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=166, routed)         0.903     1.124    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X46Y70         LUT2 (Prop_lut2_I0_O)        0.124     1.248 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_6/O
                         net (fo=8, routed)           0.611     1.859    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_3
    SLICE_X45Y70         LUT4 (Prop_lut4_I2_O)        0.118     1.977 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_26/O
                         net (fo=4, routed)           0.833     2.810    i_ariane/i_cva6/commit_stage_i/stvec_q_reg[31]
    SLICE_X47Y69         LUT5 (Prop_lut5_I3_O)        0.326     3.136 r  i_ariane/i_cva6/commit_stage_i/i_/speculative_read_pointer_q[1]_i_7/O
                         net (fo=48, routed)          0.607     3.743    i_ariane/i_cva6/commit_stage_i/wfi_q_reg_0
    SLICE_X47Y68         LUT3 (Prop_lut3_I0_O)        0.118     3.861 r  i_ariane/i_cva6/commit_stage_i/i_/i___62_i_2/O
                         net (fo=9, routed)           0.645     4.506    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_op_commit_csr[0]
    SLICE_X46Y67         LUT2 (Prop_lut2_I0_O)        0.318     4.824 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0/O
                         net (fo=1, routed)           0.454     5.278    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0_n_0
    SLICE_X47Y67         LUT5 (Prop_lut5_I4_O)        0.328     5.606 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_59/O
                         net (fo=1, routed)           0.620     6.226    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_304
    SLICE_X47Y67         LUT3 (Prop_lut3_I2_O)        0.124     6.350 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT3_11/O
                         net (fo=3, routed)           0.344     6.694    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/stvec_q_reg[0]_3
    SLICE_X48Y66         LUT6 (Prop_lut6_I5_O)        0.124     6.818 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/i___76_i_5__0/O
                         net (fo=5, routed)           0.452     7.270    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[cause][0]
    SLICE_X48Y66         LUT3 (Prop_lut3_I1_O)        0.119     7.389 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=33, routed)          0.488     7.877    i_ariane/i_cva6/commit_stage_i/stval_q_reg[0]_2
    SLICE_X49Y65         LUT2 (Prop_lut2_I0_O)        0.332     8.209 f  i_ariane/i_cva6/commit_stage_i/i_/scause_q[1]_i_2/O
                         net (fo=8, routed)           0.289     8.498    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X49Y65         LUT4 (Prop_lut4_I1_O)        0.124     8.622 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3/O
                         net (fo=4, routed)           0.430     9.052    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3_n_0
    SLICE_X49Y66         LUT5 (Prop_lut5_I2_O)        0.124     9.176 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___109_i_1/O
                         net (fo=4, routed)           0.440     9.616    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/FSM_sequential_state_q[3]_i_8
    SLICE_X49Y67         LUT6 (Prop_lut6_I5_O)        0.124     9.740 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/FSM_sequential_state_q[3]_i_13/O
                         net (fo=2, routed)           0.461    10.201    i_ariane/i_cva6/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X45Y68         LUT6 (Prop_lut6_I2_O)        0.124    10.325 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_355/O
                         net (fo=3, routed)           1.426    11.750    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_281
    SLICE_X44Y70         LUT6 (Prop_lut6_I2_O)        0.124    11.874 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_51_comp/O
                         net (fo=3, routed)           0.621    12.495    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_284
    SLICE_X44Y70         LUT4 (Prop_lut4_I3_O)        0.124    12.619 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT4_42/O
                         net (fo=1, routed)           0.328    12.947    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_286
    SLICE_X42Y71         LUT6 (Prop_lut6_I2_O)        0.124    13.071 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_52_comp/O
                         net (fo=3, routed)           0.195    13.266    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_287
    SLICE_X42Y71         LUT2 (Prop_lut2_I1_O)        0.124    13.390 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_14/O
                         net (fo=2, routed)           0.799    14.189    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_299
    SLICE_X44Y71         LUT6 (Prop_lut6_I2_O)        0.124    14.313 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_360/O
                         net (fo=33, routed)          0.850    15.163    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_303
    SLICE_X52Y72         LUT6 (Prop_lut6_I5_O)        0.124    15.287 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_361/O
                         net (fo=4, routed)           1.651    16.938    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_494
    SLICE_X81Y70         LUT6 (Prop_lut6_I3_O)        0.124    17.062 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_569_comp_1/O
                         net (fo=1, routed)           0.797    17.859    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][63]_0
    SLICE_X81Y69         LUT6 (Prop_lut6_I0_O)        0.124    17.983 r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[6][63]_i_3/O
                         net (fo=2, routed)           0.448    18.431    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/generic_counter_q_reg[6][63]
    SLICE_X81Y72         LUT6 (Prop_lut6_I0_O)        0.124    18.555 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/generic_counter_q[6][63]_i_1/O
                         net (fo=32, routed)          0.743    19.298    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][63]_1[1]
    SLICE_X88Y74         FDCE                                         r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][55]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.133    16.988    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    17.079 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.133    17.212    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    17.303 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          0.147    17.450    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.541 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16162, routed)       1.529    19.070    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/clk_out1
    SLICE_X88Y74         FDCE                                         r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][55]/C
                         clock pessimism              0.537    19.606    
                         clock uncertainty           -0.079    19.527    
    SLICE_X88Y74         FDCE (Setup_fdce_C_CE)      -0.205    19.322    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][55]
  -------------------------------------------------------------------
                         required time                         19.322    
                         arrival time                         -19.298    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][55]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.596ns  (logic 4.161ns (21.234%)  route 15.435ns (78.766%))
  Logic Levels:           23  (LUT2=4 LUT3=3 LUT4=3 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.930ns = ( 19.070 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.297ns
    Clock Pessimism Removal (CPR):    0.537ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          0.161    -2.037    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -1.936 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16162, routed)       1.639    -0.297    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X46Y69         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y69         FDCE (Prop_fdce_C_Q)         0.518     0.221 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=166, routed)         0.903     1.124    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X46Y70         LUT2 (Prop_lut2_I0_O)        0.124     1.248 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_6/O
                         net (fo=8, routed)           0.611     1.859    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_3
    SLICE_X45Y70         LUT4 (Prop_lut4_I2_O)        0.118     1.977 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_26/O
                         net (fo=4, routed)           0.833     2.810    i_ariane/i_cva6/commit_stage_i/stvec_q_reg[31]
    SLICE_X47Y69         LUT5 (Prop_lut5_I3_O)        0.326     3.136 f  i_ariane/i_cva6/commit_stage_i/i_/speculative_read_pointer_q[1]_i_7/O
                         net (fo=48, routed)          0.607     3.743    i_ariane/i_cva6/commit_stage_i/wfi_q_reg_0
    SLICE_X47Y68         LUT3 (Prop_lut3_I0_O)        0.118     3.861 f  i_ariane/i_cva6/commit_stage_i/i_/i___62_i_2/O
                         net (fo=9, routed)           0.645     4.506    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_op_commit_csr[0]
    SLICE_X46Y67         LUT2 (Prop_lut2_I0_O)        0.318     4.824 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0/O
                         net (fo=1, routed)           0.454     5.278    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0_n_0
    SLICE_X47Y67         LUT5 (Prop_lut5_I4_O)        0.328     5.606 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_59/O
                         net (fo=1, routed)           0.620     6.226    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_304
    SLICE_X47Y67         LUT3 (Prop_lut3_I2_O)        0.124     6.350 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT3_11/O
                         net (fo=3, routed)           0.344     6.694    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/stvec_q_reg[0]_3
    SLICE_X48Y66         LUT6 (Prop_lut6_I5_O)        0.124     6.818 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/i___76_i_5__0/O
                         net (fo=5, routed)           0.452     7.270    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[cause][0]
    SLICE_X48Y66         LUT3 (Prop_lut3_I1_O)        0.119     7.389 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=33, routed)          0.488     7.877    i_ariane/i_cva6/commit_stage_i/stval_q_reg[0]_2
    SLICE_X49Y65         LUT2 (Prop_lut2_I0_O)        0.332     8.209 r  i_ariane/i_cva6/commit_stage_i/i_/scause_q[1]_i_2/O
                         net (fo=8, routed)           0.289     8.498    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X49Y65         LUT4 (Prop_lut4_I1_O)        0.124     8.622 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3/O
                         net (fo=4, routed)           0.430     9.052    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3_n_0
    SLICE_X49Y66         LUT5 (Prop_lut5_I2_O)        0.124     9.176 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___109_i_1/O
                         net (fo=4, routed)           0.440     9.616    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/FSM_sequential_state_q[3]_i_8
    SLICE_X49Y67         LUT6 (Prop_lut6_I5_O)        0.124     9.740 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/FSM_sequential_state_q[3]_i_13/O
                         net (fo=2, routed)           0.461    10.201    i_ariane/i_cva6/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X45Y68         LUT6 (Prop_lut6_I2_O)        0.124    10.325 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_355/O
                         net (fo=3, routed)           1.426    11.750    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_281
    SLICE_X44Y70         LUT6 (Prop_lut6_I2_O)        0.124    11.874 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_51_comp/O
                         net (fo=3, routed)           0.621    12.495    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_284
    SLICE_X44Y70         LUT4 (Prop_lut4_I3_O)        0.124    12.619 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT4_42/O
                         net (fo=1, routed)           0.328    12.947    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_286
    SLICE_X42Y71         LUT6 (Prop_lut6_I2_O)        0.124    13.071 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_52_comp/O
                         net (fo=3, routed)           0.195    13.266    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_287
    SLICE_X42Y71         LUT2 (Prop_lut2_I1_O)        0.124    13.390 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_14/O
                         net (fo=2, routed)           0.799    14.189    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_299
    SLICE_X44Y71         LUT6 (Prop_lut6_I2_O)        0.124    14.313 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_360/O
                         net (fo=33, routed)          0.850    15.163    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_303
    SLICE_X52Y72         LUT6 (Prop_lut6_I5_O)        0.124    15.287 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_361/O
                         net (fo=4, routed)           1.651    16.938    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_494
    SLICE_X81Y70         LUT6 (Prop_lut6_I3_O)        0.124    17.062 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_569_comp_1/O
                         net (fo=1, routed)           0.797    17.859    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][63]_0
    SLICE_X81Y69         LUT6 (Prop_lut6_I0_O)        0.124    17.983 r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[6][63]_i_3/O
                         net (fo=2, routed)           0.448    18.431    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/generic_counter_q_reg[6][63]
    SLICE_X81Y72         LUT6 (Prop_lut6_I0_O)        0.124    18.555 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/generic_counter_q[6][63]_i_1/O
                         net (fo=32, routed)          0.743    19.298    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][63]_1[1]
    SLICE_X88Y74         FDCE                                         r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][55]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.133    16.988    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    17.079 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.133    17.212    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    17.303 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          0.147    17.450    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.541 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16162, routed)       1.529    19.070    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/clk_out1
    SLICE_X88Y74         FDCE                                         r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][55]/C
                         clock pessimism              0.537    19.606    
                         clock uncertainty           -0.079    19.527    
    SLICE_X88Y74         FDCE (Setup_fdce_C_CE)      -0.205    19.322    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][55]
  -------------------------------------------------------------------
                         required time                         19.322    
                         arrival time                         -19.298    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][55]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.596ns  (logic 4.161ns (21.234%)  route 15.435ns (78.766%))
  Logic Levels:           23  (LUT2=4 LUT3=3 LUT4=3 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.930ns = ( 19.070 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.297ns
    Clock Pessimism Removal (CPR):    0.537ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          0.161    -2.037    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -1.936 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16162, routed)       1.639    -0.297    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X46Y69         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y69         FDCE (Prop_fdce_C_Q)         0.518     0.221 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=166, routed)         0.903     1.124    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X46Y70         LUT2 (Prop_lut2_I0_O)        0.124     1.248 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_6/O
                         net (fo=8, routed)           0.611     1.859    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_3
    SLICE_X45Y70         LUT4 (Prop_lut4_I2_O)        0.118     1.977 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_26/O
                         net (fo=4, routed)           0.833     2.810    i_ariane/i_cva6/commit_stage_i/stvec_q_reg[31]
    SLICE_X47Y69         LUT5 (Prop_lut5_I3_O)        0.326     3.136 r  i_ariane/i_cva6/commit_stage_i/i_/speculative_read_pointer_q[1]_i_7/O
                         net (fo=48, routed)          0.607     3.743    i_ariane/i_cva6/commit_stage_i/wfi_q_reg_0
    SLICE_X47Y68         LUT3 (Prop_lut3_I0_O)        0.118     3.861 r  i_ariane/i_cva6/commit_stage_i/i_/i___62_i_2/O
                         net (fo=9, routed)           0.645     4.506    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_op_commit_csr[0]
    SLICE_X46Y67         LUT2 (Prop_lut2_I0_O)        0.318     4.824 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0/O
                         net (fo=1, routed)           0.454     5.278    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0_n_0
    SLICE_X47Y67         LUT5 (Prop_lut5_I4_O)        0.328     5.606 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_59/O
                         net (fo=1, routed)           0.620     6.226    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_304
    SLICE_X47Y67         LUT3 (Prop_lut3_I2_O)        0.124     6.350 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT3_11/O
                         net (fo=3, routed)           0.344     6.694    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/stvec_q_reg[0]_3
    SLICE_X48Y66         LUT6 (Prop_lut6_I5_O)        0.124     6.818 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/i___76_i_5__0/O
                         net (fo=5, routed)           0.452     7.270    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[cause][0]
    SLICE_X48Y66         LUT3 (Prop_lut3_I1_O)        0.119     7.389 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=33, routed)          0.488     7.877    i_ariane/i_cva6/commit_stage_i/stval_q_reg[0]_2
    SLICE_X49Y65         LUT2 (Prop_lut2_I0_O)        0.332     8.209 r  i_ariane/i_cva6/commit_stage_i/i_/scause_q[1]_i_2/O
                         net (fo=8, routed)           0.289     8.498    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X49Y65         LUT4 (Prop_lut4_I1_O)        0.124     8.622 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3/O
                         net (fo=4, routed)           0.430     9.052    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3_n_0
    SLICE_X49Y66         LUT5 (Prop_lut5_I2_O)        0.124     9.176 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___109_i_1/O
                         net (fo=4, routed)           0.440     9.616    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/FSM_sequential_state_q[3]_i_8
    SLICE_X49Y67         LUT6 (Prop_lut6_I5_O)        0.124     9.740 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/FSM_sequential_state_q[3]_i_13/O
                         net (fo=2, routed)           0.461    10.201    i_ariane/i_cva6/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X45Y68         LUT6 (Prop_lut6_I2_O)        0.124    10.325 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_355/O
                         net (fo=3, routed)           1.426    11.750    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_281
    SLICE_X44Y70         LUT6 (Prop_lut6_I2_O)        0.124    11.874 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_51_comp/O
                         net (fo=3, routed)           0.621    12.495    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_284
    SLICE_X44Y70         LUT4 (Prop_lut4_I3_O)        0.124    12.619 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT4_42/O
                         net (fo=1, routed)           0.328    12.947    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_286
    SLICE_X42Y71         LUT6 (Prop_lut6_I2_O)        0.124    13.071 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_52_comp/O
                         net (fo=3, routed)           0.195    13.266    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_287
    SLICE_X42Y71         LUT2 (Prop_lut2_I1_O)        0.124    13.390 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_14/O
                         net (fo=2, routed)           0.799    14.189    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_299
    SLICE_X44Y71         LUT6 (Prop_lut6_I2_O)        0.124    14.313 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_360/O
                         net (fo=33, routed)          0.850    15.163    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_303
    SLICE_X52Y72         LUT6 (Prop_lut6_I5_O)        0.124    15.287 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_361/O
                         net (fo=4, routed)           1.651    16.938    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_494
    SLICE_X81Y70         LUT6 (Prop_lut6_I3_O)        0.124    17.062 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_569_comp_1/O
                         net (fo=1, routed)           0.797    17.859    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][63]_0
    SLICE_X81Y69         LUT6 (Prop_lut6_I0_O)        0.124    17.983 r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[6][63]_i_3/O
                         net (fo=2, routed)           0.448    18.431    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/generic_counter_q_reg[6][63]
    SLICE_X81Y72         LUT6 (Prop_lut6_I0_O)        0.124    18.555 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/generic_counter_q[6][63]_i_1/O
                         net (fo=32, routed)          0.743    19.298    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][63]_1[1]
    SLICE_X88Y74         FDCE                                         r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][55]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.133    16.988    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    17.079 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.133    17.212    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    17.303 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          0.147    17.450    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.541 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16162, routed)       1.529    19.070    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/clk_out1
    SLICE_X88Y74         FDCE                                         r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][55]/C
                         clock pessimism              0.537    19.606    
                         clock uncertainty           -0.079    19.527    
    SLICE_X88Y74         FDCE (Setup_fdce_C_CE)      -0.205    19.322    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][55]
  -------------------------------------------------------------------
                         required time                         19.322    
                         arrival time                         -19.298    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][55]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.596ns  (logic 4.161ns (21.234%)  route 15.435ns (78.766%))
  Logic Levels:           23  (LUT2=4 LUT3=3 LUT4=3 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.930ns = ( 19.070 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.297ns
    Clock Pessimism Removal (CPR):    0.537ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          0.161    -2.037    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -1.936 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16162, routed)       1.639    -0.297    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X46Y69         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y69         FDCE (Prop_fdce_C_Q)         0.518     0.221 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=166, routed)         0.903     1.124    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X46Y70         LUT2 (Prop_lut2_I0_O)        0.124     1.248 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_6/O
                         net (fo=8, routed)           0.611     1.859    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_3
    SLICE_X45Y70         LUT4 (Prop_lut4_I2_O)        0.118     1.977 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_26/O
                         net (fo=4, routed)           0.833     2.810    i_ariane/i_cva6/commit_stage_i/stvec_q_reg[31]
    SLICE_X47Y69         LUT5 (Prop_lut5_I3_O)        0.326     3.136 f  i_ariane/i_cva6/commit_stage_i/i_/speculative_read_pointer_q[1]_i_7/O
                         net (fo=48, routed)          0.607     3.743    i_ariane/i_cva6/commit_stage_i/wfi_q_reg_0
    SLICE_X47Y68         LUT3 (Prop_lut3_I0_O)        0.118     3.861 f  i_ariane/i_cva6/commit_stage_i/i_/i___62_i_2/O
                         net (fo=9, routed)           0.645     4.506    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_op_commit_csr[0]
    SLICE_X46Y67         LUT2 (Prop_lut2_I0_O)        0.318     4.824 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0/O
                         net (fo=1, routed)           0.454     5.278    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0_n_0
    SLICE_X47Y67         LUT5 (Prop_lut5_I4_O)        0.328     5.606 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_59/O
                         net (fo=1, routed)           0.620     6.226    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_304
    SLICE_X47Y67         LUT3 (Prop_lut3_I2_O)        0.124     6.350 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT3_11/O
                         net (fo=3, routed)           0.344     6.694    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/stvec_q_reg[0]_3
    SLICE_X48Y66         LUT6 (Prop_lut6_I5_O)        0.124     6.818 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/i___76_i_5__0/O
                         net (fo=5, routed)           0.452     7.270    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[cause][0]
    SLICE_X48Y66         LUT3 (Prop_lut3_I1_O)        0.119     7.389 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=33, routed)          0.488     7.877    i_ariane/i_cva6/commit_stage_i/stval_q_reg[0]_2
    SLICE_X49Y65         LUT2 (Prop_lut2_I0_O)        0.332     8.209 f  i_ariane/i_cva6/commit_stage_i/i_/scause_q[1]_i_2/O
                         net (fo=8, routed)           0.289     8.498    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X49Y65         LUT4 (Prop_lut4_I1_O)        0.124     8.622 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3/O
                         net (fo=4, routed)           0.430     9.052    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3_n_0
    SLICE_X49Y66         LUT5 (Prop_lut5_I2_O)        0.124     9.176 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___109_i_1/O
                         net (fo=4, routed)           0.440     9.616    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/FSM_sequential_state_q[3]_i_8
    SLICE_X49Y67         LUT6 (Prop_lut6_I5_O)        0.124     9.740 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/FSM_sequential_state_q[3]_i_13/O
                         net (fo=2, routed)           0.461    10.201    i_ariane/i_cva6/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X45Y68         LUT6 (Prop_lut6_I2_O)        0.124    10.325 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_355/O
                         net (fo=3, routed)           1.426    11.750    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_281
    SLICE_X44Y70         LUT6 (Prop_lut6_I2_O)        0.124    11.874 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_51_comp/O
                         net (fo=3, routed)           0.621    12.495    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_284
    SLICE_X44Y70         LUT4 (Prop_lut4_I3_O)        0.124    12.619 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT4_42/O
                         net (fo=1, routed)           0.328    12.947    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_286
    SLICE_X42Y71         LUT6 (Prop_lut6_I2_O)        0.124    13.071 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_52_comp/O
                         net (fo=3, routed)           0.195    13.266    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_287
    SLICE_X42Y71         LUT2 (Prop_lut2_I1_O)        0.124    13.390 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_14/O
                         net (fo=2, routed)           0.799    14.189    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_299
    SLICE_X44Y71         LUT6 (Prop_lut6_I2_O)        0.124    14.313 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_360/O
                         net (fo=33, routed)          0.850    15.163    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_303
    SLICE_X52Y72         LUT6 (Prop_lut6_I5_O)        0.124    15.287 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_361/O
                         net (fo=4, routed)           1.651    16.938    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_494
    SLICE_X81Y70         LUT6 (Prop_lut6_I3_O)        0.124    17.062 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_569_comp_1/O
                         net (fo=1, routed)           0.797    17.859    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][63]_0
    SLICE_X81Y69         LUT6 (Prop_lut6_I0_O)        0.124    17.983 r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[6][63]_i_3/O
                         net (fo=2, routed)           0.448    18.431    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/generic_counter_q_reg[6][63]
    SLICE_X81Y72         LUT6 (Prop_lut6_I0_O)        0.124    18.555 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/generic_counter_q[6][63]_i_1/O
                         net (fo=32, routed)          0.743    19.298    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][63]_1[1]
    SLICE_X88Y74         FDCE                                         r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][55]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.133    16.988    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    17.079 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.133    17.212    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    17.303 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          0.147    17.450    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.541 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16162, routed)       1.529    19.070    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/clk_out1
    SLICE_X88Y74         FDCE                                         r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][55]/C
                         clock pessimism              0.537    19.606    
                         clock uncertainty           -0.079    19.527    
    SLICE_X88Y74         FDCE (Setup_fdce_C_CE)      -0.205    19.322    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][55]
  -------------------------------------------------------------------
                         required time                         19.322    
                         arrival time                         -19.298    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][55]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.596ns  (logic 4.161ns (21.234%)  route 15.435ns (78.766%))
  Logic Levels:           23  (LUT2=4 LUT3=3 LUT4=3 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.930ns = ( 19.070 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.297ns
    Clock Pessimism Removal (CPR):    0.537ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          0.161    -2.037    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -1.936 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16162, routed)       1.639    -0.297    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X46Y69         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y69         FDCE (Prop_fdce_C_Q)         0.518     0.221 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=166, routed)         0.903     1.124    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X46Y70         LUT2 (Prop_lut2_I0_O)        0.124     1.248 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_6/O
                         net (fo=8, routed)           0.611     1.859    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_3
    SLICE_X45Y70         LUT4 (Prop_lut4_I2_O)        0.118     1.977 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_26/O
                         net (fo=4, routed)           0.833     2.810    i_ariane/i_cva6/commit_stage_i/stvec_q_reg[31]
    SLICE_X47Y69         LUT5 (Prop_lut5_I3_O)        0.326     3.136 r  i_ariane/i_cva6/commit_stage_i/i_/speculative_read_pointer_q[1]_i_7/O
                         net (fo=48, routed)          0.607     3.743    i_ariane/i_cva6/commit_stage_i/wfi_q_reg_0
    SLICE_X47Y68         LUT3 (Prop_lut3_I0_O)        0.118     3.861 r  i_ariane/i_cva6/commit_stage_i/i_/i___62_i_2/O
                         net (fo=9, routed)           0.645     4.506    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_op_commit_csr[0]
    SLICE_X46Y67         LUT2 (Prop_lut2_I0_O)        0.318     4.824 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0/O
                         net (fo=1, routed)           0.454     5.278    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0_n_0
    SLICE_X47Y67         LUT5 (Prop_lut5_I4_O)        0.328     5.606 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_59/O
                         net (fo=1, routed)           0.620     6.226    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_304
    SLICE_X47Y67         LUT3 (Prop_lut3_I2_O)        0.124     6.350 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT3_11/O
                         net (fo=3, routed)           0.344     6.694    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/stvec_q_reg[0]_3
    SLICE_X48Y66         LUT6 (Prop_lut6_I5_O)        0.124     6.818 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/i___76_i_5__0/O
                         net (fo=5, routed)           0.452     7.270    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[cause][0]
    SLICE_X48Y66         LUT3 (Prop_lut3_I1_O)        0.119     7.389 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=33, routed)          0.488     7.877    i_ariane/i_cva6/commit_stage_i/stval_q_reg[0]_2
    SLICE_X49Y65         LUT2 (Prop_lut2_I0_O)        0.332     8.209 f  i_ariane/i_cva6/commit_stage_i/i_/scause_q[1]_i_2/O
                         net (fo=8, routed)           0.289     8.498    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X49Y65         LUT4 (Prop_lut4_I1_O)        0.124     8.622 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3/O
                         net (fo=4, routed)           0.430     9.052    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3_n_0
    SLICE_X49Y66         LUT5 (Prop_lut5_I2_O)        0.124     9.176 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___109_i_1/O
                         net (fo=4, routed)           0.440     9.616    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/FSM_sequential_state_q[3]_i_8
    SLICE_X49Y67         LUT6 (Prop_lut6_I5_O)        0.124     9.740 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/FSM_sequential_state_q[3]_i_13/O
                         net (fo=2, routed)           0.461    10.201    i_ariane/i_cva6/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X45Y68         LUT6 (Prop_lut6_I2_O)        0.124    10.325 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_355/O
                         net (fo=3, routed)           1.426    11.750    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_281
    SLICE_X44Y70         LUT6 (Prop_lut6_I2_O)        0.124    11.874 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_51_comp/O
                         net (fo=3, routed)           0.621    12.495    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_284
    SLICE_X44Y70         LUT4 (Prop_lut4_I3_O)        0.124    12.619 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT4_42/O
                         net (fo=1, routed)           0.328    12.947    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_286
    SLICE_X42Y71         LUT6 (Prop_lut6_I2_O)        0.124    13.071 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_52_comp/O
                         net (fo=3, routed)           0.195    13.266    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_287
    SLICE_X42Y71         LUT2 (Prop_lut2_I1_O)        0.124    13.390 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_14/O
                         net (fo=2, routed)           0.799    14.189    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_299
    SLICE_X44Y71         LUT6 (Prop_lut6_I2_O)        0.124    14.313 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_360/O
                         net (fo=33, routed)          0.850    15.163    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_303
    SLICE_X52Y72         LUT6 (Prop_lut6_I5_O)        0.124    15.287 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_361/O
                         net (fo=4, routed)           1.651    16.938    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_494
    SLICE_X81Y70         LUT6 (Prop_lut6_I3_O)        0.124    17.062 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_569_comp_1/O
                         net (fo=1, routed)           0.797    17.859    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][63]_0
    SLICE_X81Y69         LUT6 (Prop_lut6_I0_O)        0.124    17.983 r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[6][63]_i_3/O
                         net (fo=2, routed)           0.448    18.431    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/generic_counter_q_reg[6][63]
    SLICE_X81Y72         LUT6 (Prop_lut6_I0_O)        0.124    18.555 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/generic_counter_q[6][63]_i_1/O
                         net (fo=32, routed)          0.743    19.298    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][63]_1[1]
    SLICE_X88Y74         FDCE                                         r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][55]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.133    16.988    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    17.079 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.133    17.212    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    17.303 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          0.147    17.450    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.541 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16162, routed)       1.529    19.070    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/clk_out1
    SLICE_X88Y74         FDCE                                         r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][55]/C
                         clock pessimism              0.537    19.606    
                         clock uncertainty           -0.079    19.527    
    SLICE_X88Y74         FDCE (Setup_fdce_C_CE)      -0.205    19.322    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][55]
  -------------------------------------------------------------------
                         required time                         19.322    
                         arrival time                         -19.298    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][55]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.596ns  (logic 4.161ns (21.234%)  route 15.435ns (78.766%))
  Logic Levels:           23  (LUT2=4 LUT3=3 LUT4=3 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.930ns = ( 19.070 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.297ns
    Clock Pessimism Removal (CPR):    0.537ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          0.161    -2.037    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -1.936 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16162, routed)       1.639    -0.297    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X46Y69         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y69         FDCE (Prop_fdce_C_Q)         0.518     0.221 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=166, routed)         0.903     1.124    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X46Y70         LUT2 (Prop_lut2_I0_O)        0.124     1.248 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_6/O
                         net (fo=8, routed)           0.611     1.859    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_3
    SLICE_X45Y70         LUT4 (Prop_lut4_I2_O)        0.118     1.977 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_26/O
                         net (fo=4, routed)           0.833     2.810    i_ariane/i_cva6/commit_stage_i/stvec_q_reg[31]
    SLICE_X47Y69         LUT5 (Prop_lut5_I3_O)        0.326     3.136 f  i_ariane/i_cva6/commit_stage_i/i_/speculative_read_pointer_q[1]_i_7/O
                         net (fo=48, routed)          0.607     3.743    i_ariane/i_cva6/commit_stage_i/wfi_q_reg_0
    SLICE_X47Y68         LUT3 (Prop_lut3_I0_O)        0.118     3.861 f  i_ariane/i_cva6/commit_stage_i/i_/i___62_i_2/O
                         net (fo=9, routed)           0.645     4.506    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_op_commit_csr[0]
    SLICE_X46Y67         LUT2 (Prop_lut2_I0_O)        0.318     4.824 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0/O
                         net (fo=1, routed)           0.454     5.278    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0_n_0
    SLICE_X47Y67         LUT5 (Prop_lut5_I4_O)        0.328     5.606 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_59/O
                         net (fo=1, routed)           0.620     6.226    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_304
    SLICE_X47Y67         LUT3 (Prop_lut3_I2_O)        0.124     6.350 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT3_11/O
                         net (fo=3, routed)           0.344     6.694    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/stvec_q_reg[0]_3
    SLICE_X48Y66         LUT6 (Prop_lut6_I5_O)        0.124     6.818 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/i___76_i_5__0/O
                         net (fo=5, routed)           0.452     7.270    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[cause][0]
    SLICE_X48Y66         LUT3 (Prop_lut3_I1_O)        0.119     7.389 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=33, routed)          0.488     7.877    i_ariane/i_cva6/commit_stage_i/stval_q_reg[0]_2
    SLICE_X49Y65         LUT2 (Prop_lut2_I0_O)        0.332     8.209 r  i_ariane/i_cva6/commit_stage_i/i_/scause_q[1]_i_2/O
                         net (fo=8, routed)           0.289     8.498    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X49Y65         LUT4 (Prop_lut4_I1_O)        0.124     8.622 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3/O
                         net (fo=4, routed)           0.430     9.052    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3_n_0
    SLICE_X49Y66         LUT5 (Prop_lut5_I2_O)        0.124     9.176 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___109_i_1/O
                         net (fo=4, routed)           0.440     9.616    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/FSM_sequential_state_q[3]_i_8
    SLICE_X49Y67         LUT6 (Prop_lut6_I5_O)        0.124     9.740 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/FSM_sequential_state_q[3]_i_13/O
                         net (fo=2, routed)           0.461    10.201    i_ariane/i_cva6/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X45Y68         LUT6 (Prop_lut6_I2_O)        0.124    10.325 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_355/O
                         net (fo=3, routed)           1.426    11.750    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_281
    SLICE_X44Y70         LUT6 (Prop_lut6_I2_O)        0.124    11.874 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_51_comp/O
                         net (fo=3, routed)           0.621    12.495    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_284
    SLICE_X44Y70         LUT4 (Prop_lut4_I3_O)        0.124    12.619 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT4_42/O
                         net (fo=1, routed)           0.328    12.947    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_286
    SLICE_X42Y71         LUT6 (Prop_lut6_I2_O)        0.124    13.071 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_52_comp/O
                         net (fo=3, routed)           0.195    13.266    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_287
    SLICE_X42Y71         LUT2 (Prop_lut2_I1_O)        0.124    13.390 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_14/O
                         net (fo=2, routed)           0.799    14.189    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_299
    SLICE_X44Y71         LUT6 (Prop_lut6_I2_O)        0.124    14.313 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_360/O
                         net (fo=33, routed)          0.850    15.163    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_303
    SLICE_X52Y72         LUT6 (Prop_lut6_I5_O)        0.124    15.287 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_361/O
                         net (fo=4, routed)           1.651    16.938    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_494
    SLICE_X81Y70         LUT6 (Prop_lut6_I3_O)        0.124    17.062 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_569_comp_1/O
                         net (fo=1, routed)           0.797    17.859    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][63]_0
    SLICE_X81Y69         LUT6 (Prop_lut6_I0_O)        0.124    17.983 f  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[6][63]_i_3/O
                         net (fo=2, routed)           0.448    18.431    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/generic_counter_q_reg[6][63]
    SLICE_X81Y72         LUT6 (Prop_lut6_I0_O)        0.124    18.555 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/generic_counter_q[6][63]_i_1/O
                         net (fo=32, routed)          0.743    19.298    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][63]_1[1]
    SLICE_X88Y74         FDCE                                         f  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][55]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.133    16.988    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    17.079 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.133    17.212    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    17.303 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          0.147    17.450    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.541 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16162, routed)       1.529    19.070    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/clk_out1
    SLICE_X88Y74         FDCE                                         r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][55]/C
                         clock pessimism              0.537    19.606    
                         clock uncertainty           -0.079    19.527    
    SLICE_X88Y74         FDCE (Setup_fdce_C_CE)      -0.205    19.322    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][55]
  -------------------------------------------------------------------
                         required time                         19.322    
                         arrival time                         -19.298    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][55]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.596ns  (logic 4.161ns (21.234%)  route 15.435ns (78.766%))
  Logic Levels:           23  (LUT2=4 LUT3=3 LUT4=3 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.930ns = ( 19.070 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.297ns
    Clock Pessimism Removal (CPR):    0.537ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          0.161    -2.037    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -1.936 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16162, routed)       1.639    -0.297    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X46Y69         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y69         FDCE (Prop_fdce_C_Q)         0.518     0.221 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=166, routed)         0.903     1.124    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X46Y70         LUT2 (Prop_lut2_I0_O)        0.124     1.248 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_6/O
                         net (fo=8, routed)           0.611     1.859    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_3
    SLICE_X45Y70         LUT4 (Prop_lut4_I2_O)        0.118     1.977 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_26/O
                         net (fo=4, routed)           0.833     2.810    i_ariane/i_cva6/commit_stage_i/stvec_q_reg[31]
    SLICE_X47Y69         LUT5 (Prop_lut5_I3_O)        0.326     3.136 r  i_ariane/i_cva6/commit_stage_i/i_/speculative_read_pointer_q[1]_i_7/O
                         net (fo=48, routed)          0.607     3.743    i_ariane/i_cva6/commit_stage_i/wfi_q_reg_0
    SLICE_X47Y68         LUT3 (Prop_lut3_I0_O)        0.118     3.861 r  i_ariane/i_cva6/commit_stage_i/i_/i___62_i_2/O
                         net (fo=9, routed)           0.645     4.506    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_op_commit_csr[0]
    SLICE_X46Y67         LUT2 (Prop_lut2_I0_O)        0.318     4.824 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0/O
                         net (fo=1, routed)           0.454     5.278    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0_n_0
    SLICE_X47Y67         LUT5 (Prop_lut5_I4_O)        0.328     5.606 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_59/O
                         net (fo=1, routed)           0.620     6.226    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_304
    SLICE_X47Y67         LUT3 (Prop_lut3_I2_O)        0.124     6.350 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT3_11/O
                         net (fo=3, routed)           0.344     6.694    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/stvec_q_reg[0]_3
    SLICE_X48Y66         LUT6 (Prop_lut6_I5_O)        0.124     6.818 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/i___76_i_5__0/O
                         net (fo=5, routed)           0.452     7.270    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[cause][0]
    SLICE_X48Y66         LUT3 (Prop_lut3_I1_O)        0.119     7.389 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=33, routed)          0.488     7.877    i_ariane/i_cva6/commit_stage_i/stval_q_reg[0]_2
    SLICE_X49Y65         LUT2 (Prop_lut2_I0_O)        0.332     8.209 r  i_ariane/i_cva6/commit_stage_i/i_/scause_q[1]_i_2/O
                         net (fo=8, routed)           0.289     8.498    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X49Y65         LUT4 (Prop_lut4_I1_O)        0.124     8.622 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3/O
                         net (fo=4, routed)           0.430     9.052    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3_n_0
    SLICE_X49Y66         LUT5 (Prop_lut5_I2_O)        0.124     9.176 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___109_i_1/O
                         net (fo=4, routed)           0.440     9.616    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/FSM_sequential_state_q[3]_i_8
    SLICE_X49Y67         LUT6 (Prop_lut6_I5_O)        0.124     9.740 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/FSM_sequential_state_q[3]_i_13/O
                         net (fo=2, routed)           0.461    10.201    i_ariane/i_cva6/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X45Y68         LUT6 (Prop_lut6_I2_O)        0.124    10.325 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_355/O
                         net (fo=3, routed)           1.426    11.750    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_281
    SLICE_X44Y70         LUT6 (Prop_lut6_I2_O)        0.124    11.874 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_51_comp/O
                         net (fo=3, routed)           0.621    12.495    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_284
    SLICE_X44Y70         LUT4 (Prop_lut4_I3_O)        0.124    12.619 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT4_42/O
                         net (fo=1, routed)           0.328    12.947    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_286
    SLICE_X42Y71         LUT6 (Prop_lut6_I2_O)        0.124    13.071 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_52_comp/O
                         net (fo=3, routed)           0.195    13.266    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_287
    SLICE_X42Y71         LUT2 (Prop_lut2_I1_O)        0.124    13.390 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_14/O
                         net (fo=2, routed)           0.799    14.189    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_299
    SLICE_X44Y71         LUT6 (Prop_lut6_I2_O)        0.124    14.313 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_360/O
                         net (fo=33, routed)          0.850    15.163    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_303
    SLICE_X52Y72         LUT6 (Prop_lut6_I5_O)        0.124    15.287 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_361/O
                         net (fo=4, routed)           1.651    16.938    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_494
    SLICE_X81Y70         LUT6 (Prop_lut6_I3_O)        0.124    17.062 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_569_comp_1/O
                         net (fo=1, routed)           0.797    17.859    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][63]_0
    SLICE_X81Y69         LUT6 (Prop_lut6_I0_O)        0.124    17.983 f  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[6][63]_i_3/O
                         net (fo=2, routed)           0.448    18.431    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/generic_counter_q_reg[6][63]
    SLICE_X81Y72         LUT6 (Prop_lut6_I0_O)        0.124    18.555 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/generic_counter_q[6][63]_i_1/O
                         net (fo=32, routed)          0.743    19.298    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][63]_1[1]
    SLICE_X88Y74         FDCE                                         f  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][55]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.133    16.988    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    17.079 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.133    17.212    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    17.303 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          0.147    17.450    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.541 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16162, routed)       1.529    19.070    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/clk_out1
    SLICE_X88Y74         FDCE                                         r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][55]/C
                         clock pessimism              0.537    19.606    
                         clock uncertainty           -0.079    19.527    
    SLICE_X88Y74         FDCE (Setup_fdce_C_CE)      -0.205    19.322    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][55]
  -------------------------------------------------------------------
                         required time                         19.322    
                         arrival time                         -19.298    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][55]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.596ns  (logic 4.161ns (21.234%)  route 15.435ns (78.766%))
  Logic Levels:           23  (LUT2=4 LUT3=3 LUT4=3 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.930ns = ( 19.070 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.297ns
    Clock Pessimism Removal (CPR):    0.537ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          0.161    -2.037    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -1.936 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16162, routed)       1.639    -0.297    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X46Y69         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y69         FDCE (Prop_fdce_C_Q)         0.518     0.221 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=166, routed)         0.903     1.124    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X46Y70         LUT2 (Prop_lut2_I0_O)        0.124     1.248 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_6/O
                         net (fo=8, routed)           0.611     1.859    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_3
    SLICE_X45Y70         LUT4 (Prop_lut4_I2_O)        0.118     1.977 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_26/O
                         net (fo=4, routed)           0.833     2.810    i_ariane/i_cva6/commit_stage_i/stvec_q_reg[31]
    SLICE_X47Y69         LUT5 (Prop_lut5_I3_O)        0.326     3.136 f  i_ariane/i_cva6/commit_stage_i/i_/speculative_read_pointer_q[1]_i_7/O
                         net (fo=48, routed)          0.607     3.743    i_ariane/i_cva6/commit_stage_i/wfi_q_reg_0
    SLICE_X47Y68         LUT3 (Prop_lut3_I0_O)        0.118     3.861 f  i_ariane/i_cva6/commit_stage_i/i_/i___62_i_2/O
                         net (fo=9, routed)           0.645     4.506    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_op_commit_csr[0]
    SLICE_X46Y67         LUT2 (Prop_lut2_I0_O)        0.318     4.824 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0/O
                         net (fo=1, routed)           0.454     5.278    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0_n_0
    SLICE_X47Y67         LUT5 (Prop_lut5_I4_O)        0.328     5.606 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_59/O
                         net (fo=1, routed)           0.620     6.226    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_304
    SLICE_X47Y67         LUT3 (Prop_lut3_I2_O)        0.124     6.350 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT3_11/O
                         net (fo=3, routed)           0.344     6.694    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/stvec_q_reg[0]_3
    SLICE_X48Y66         LUT6 (Prop_lut6_I5_O)        0.124     6.818 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/i___76_i_5__0/O
                         net (fo=5, routed)           0.452     7.270    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[cause][0]
    SLICE_X48Y66         LUT3 (Prop_lut3_I1_O)        0.119     7.389 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=33, routed)          0.488     7.877    i_ariane/i_cva6/commit_stage_i/stval_q_reg[0]_2
    SLICE_X49Y65         LUT2 (Prop_lut2_I0_O)        0.332     8.209 f  i_ariane/i_cva6/commit_stage_i/i_/scause_q[1]_i_2/O
                         net (fo=8, routed)           0.289     8.498    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X49Y65         LUT4 (Prop_lut4_I1_O)        0.124     8.622 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3/O
                         net (fo=4, routed)           0.430     9.052    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3_n_0
    SLICE_X49Y66         LUT5 (Prop_lut5_I2_O)        0.124     9.176 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___109_i_1/O
                         net (fo=4, routed)           0.440     9.616    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/FSM_sequential_state_q[3]_i_8
    SLICE_X49Y67         LUT6 (Prop_lut6_I5_O)        0.124     9.740 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/FSM_sequential_state_q[3]_i_13/O
                         net (fo=2, routed)           0.461    10.201    i_ariane/i_cva6/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X45Y68         LUT6 (Prop_lut6_I2_O)        0.124    10.325 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_355/O
                         net (fo=3, routed)           1.426    11.750    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_281
    SLICE_X44Y70         LUT6 (Prop_lut6_I2_O)        0.124    11.874 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_51_comp/O
                         net (fo=3, routed)           0.621    12.495    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_284
    SLICE_X44Y70         LUT4 (Prop_lut4_I3_O)        0.124    12.619 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT4_42/O
                         net (fo=1, routed)           0.328    12.947    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_286
    SLICE_X42Y71         LUT6 (Prop_lut6_I2_O)        0.124    13.071 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_52_comp/O
                         net (fo=3, routed)           0.195    13.266    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_287
    SLICE_X42Y71         LUT2 (Prop_lut2_I1_O)        0.124    13.390 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_14/O
                         net (fo=2, routed)           0.799    14.189    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_299
    SLICE_X44Y71         LUT6 (Prop_lut6_I2_O)        0.124    14.313 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_360/O
                         net (fo=33, routed)          0.850    15.163    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_303
    SLICE_X52Y72         LUT6 (Prop_lut6_I5_O)        0.124    15.287 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_361/O
                         net (fo=4, routed)           1.651    16.938    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_494
    SLICE_X81Y70         LUT6 (Prop_lut6_I3_O)        0.124    17.062 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_569_comp_1/O
                         net (fo=1, routed)           0.797    17.859    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][63]_0
    SLICE_X81Y69         LUT6 (Prop_lut6_I0_O)        0.124    17.983 f  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[6][63]_i_3/O
                         net (fo=2, routed)           0.448    18.431    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/generic_counter_q_reg[6][63]
    SLICE_X81Y72         LUT6 (Prop_lut6_I0_O)        0.124    18.555 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/generic_counter_q[6][63]_i_1/O
                         net (fo=32, routed)          0.743    19.298    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][63]_1[1]
    SLICE_X88Y74         FDCE                                         f  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][55]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.133    16.988    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    17.079 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.133    17.212    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    17.303 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          0.147    17.450    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.541 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16162, routed)       1.529    19.070    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/clk_out1
    SLICE_X88Y74         FDCE                                         r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][55]/C
                         clock pessimism              0.537    19.606    
                         clock uncertainty           -0.079    19.527    
    SLICE_X88Y74         FDCE (Setup_fdce_C_CE)      -0.205    19.322    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][55]
  -------------------------------------------------------------------
                         required time                         19.322    
                         arrival time                         -19.298    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][55]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.596ns  (logic 4.161ns (21.234%)  route 15.435ns (78.766%))
  Logic Levels:           23  (LUT2=4 LUT3=3 LUT4=3 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.930ns = ( 19.070 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.297ns
    Clock Pessimism Removal (CPR):    0.537ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          0.161    -2.037    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -1.936 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16162, routed)       1.639    -0.297    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X46Y69         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y69         FDCE (Prop_fdce_C_Q)         0.518     0.221 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=166, routed)         0.903     1.124    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X46Y70         LUT2 (Prop_lut2_I0_O)        0.124     1.248 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_6/O
                         net (fo=8, routed)           0.611     1.859    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_3
    SLICE_X45Y70         LUT4 (Prop_lut4_I2_O)        0.118     1.977 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_26/O
                         net (fo=4, routed)           0.833     2.810    i_ariane/i_cva6/commit_stage_i/stvec_q_reg[31]
    SLICE_X47Y69         LUT5 (Prop_lut5_I3_O)        0.326     3.136 r  i_ariane/i_cva6/commit_stage_i/i_/speculative_read_pointer_q[1]_i_7/O
                         net (fo=48, routed)          0.607     3.743    i_ariane/i_cva6/commit_stage_i/wfi_q_reg_0
    SLICE_X47Y68         LUT3 (Prop_lut3_I0_O)        0.118     3.861 r  i_ariane/i_cva6/commit_stage_i/i_/i___62_i_2/O
                         net (fo=9, routed)           0.645     4.506    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_op_commit_csr[0]
    SLICE_X46Y67         LUT2 (Prop_lut2_I0_O)        0.318     4.824 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0/O
                         net (fo=1, routed)           0.454     5.278    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0_n_0
    SLICE_X47Y67         LUT5 (Prop_lut5_I4_O)        0.328     5.606 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_59/O
                         net (fo=1, routed)           0.620     6.226    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_304
    SLICE_X47Y67         LUT3 (Prop_lut3_I2_O)        0.124     6.350 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT3_11/O
                         net (fo=3, routed)           0.344     6.694    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/stvec_q_reg[0]_3
    SLICE_X48Y66         LUT6 (Prop_lut6_I5_O)        0.124     6.818 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/i___76_i_5__0/O
                         net (fo=5, routed)           0.452     7.270    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[cause][0]
    SLICE_X48Y66         LUT3 (Prop_lut3_I1_O)        0.119     7.389 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=33, routed)          0.488     7.877    i_ariane/i_cva6/commit_stage_i/stval_q_reg[0]_2
    SLICE_X49Y65         LUT2 (Prop_lut2_I0_O)        0.332     8.209 f  i_ariane/i_cva6/commit_stage_i/i_/scause_q[1]_i_2/O
                         net (fo=8, routed)           0.289     8.498    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X49Y65         LUT4 (Prop_lut4_I1_O)        0.124     8.622 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3/O
                         net (fo=4, routed)           0.430     9.052    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3_n_0
    SLICE_X49Y66         LUT5 (Prop_lut5_I2_O)        0.124     9.176 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___109_i_1/O
                         net (fo=4, routed)           0.440     9.616    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/FSM_sequential_state_q[3]_i_8
    SLICE_X49Y67         LUT6 (Prop_lut6_I5_O)        0.124     9.740 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/FSM_sequential_state_q[3]_i_13/O
                         net (fo=2, routed)           0.461    10.201    i_ariane/i_cva6/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X45Y68         LUT6 (Prop_lut6_I2_O)        0.124    10.325 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_355/O
                         net (fo=3, routed)           1.426    11.750    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_281
    SLICE_X44Y70         LUT6 (Prop_lut6_I2_O)        0.124    11.874 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_51_comp/O
                         net (fo=3, routed)           0.621    12.495    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_284
    SLICE_X44Y70         LUT4 (Prop_lut4_I3_O)        0.124    12.619 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT4_42/O
                         net (fo=1, routed)           0.328    12.947    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_286
    SLICE_X42Y71         LUT6 (Prop_lut6_I2_O)        0.124    13.071 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_52_comp/O
                         net (fo=3, routed)           0.195    13.266    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_287
    SLICE_X42Y71         LUT2 (Prop_lut2_I1_O)        0.124    13.390 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_14/O
                         net (fo=2, routed)           0.799    14.189    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_299
    SLICE_X44Y71         LUT6 (Prop_lut6_I2_O)        0.124    14.313 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_360/O
                         net (fo=33, routed)          0.850    15.163    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_303
    SLICE_X52Y72         LUT6 (Prop_lut6_I5_O)        0.124    15.287 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_361/O
                         net (fo=4, routed)           1.651    16.938    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_494
    SLICE_X81Y70         LUT6 (Prop_lut6_I3_O)        0.124    17.062 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_569_comp_1/O
                         net (fo=1, routed)           0.797    17.859    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][63]_0
    SLICE_X81Y69         LUT6 (Prop_lut6_I0_O)        0.124    17.983 f  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[6][63]_i_3/O
                         net (fo=2, routed)           0.448    18.431    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/generic_counter_q_reg[6][63]
    SLICE_X81Y72         LUT6 (Prop_lut6_I0_O)        0.124    18.555 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/generic_counter_q[6][63]_i_1/O
                         net (fo=32, routed)          0.743    19.298    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][63]_1[1]
    SLICE_X88Y74         FDCE                                         f  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][55]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.133    16.988    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    17.079 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.133    17.212    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    17.303 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          0.147    17.450    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.541 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16162, routed)       1.529    19.070    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/clk_out1
    SLICE_X88Y74         FDCE                                         r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][55]/C
                         clock pessimism              0.537    19.606    
                         clock uncertainty           -0.079    19.527    
    SLICE_X88Y74         FDCE (Setup_fdce_C_CE)      -0.205    19.322    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][55]
  -------------------------------------------------------------------
                         required time                         19.322    
                         arrival time                         -19.298    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][55]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.596ns  (logic 4.161ns (21.234%)  route 15.435ns (78.766%))
  Logic Levels:           23  (LUT2=4 LUT3=3 LUT4=3 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.930ns = ( 19.070 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.297ns
    Clock Pessimism Removal (CPR):    0.537ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          0.161    -2.037    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -1.936 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16162, routed)       1.639    -0.297    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X46Y69         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y69         FDCE (Prop_fdce_C_Q)         0.518     0.221 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=166, routed)         0.903     1.124    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X46Y70         LUT2 (Prop_lut2_I0_O)        0.124     1.248 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_6/O
                         net (fo=8, routed)           0.611     1.859    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_3
    SLICE_X45Y70         LUT4 (Prop_lut4_I2_O)        0.118     1.977 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_26/O
                         net (fo=4, routed)           0.833     2.810    i_ariane/i_cva6/commit_stage_i/stvec_q_reg[31]
    SLICE_X47Y69         LUT5 (Prop_lut5_I3_O)        0.326     3.136 f  i_ariane/i_cva6/commit_stage_i/i_/speculative_read_pointer_q[1]_i_7/O
                         net (fo=48, routed)          0.607     3.743    i_ariane/i_cva6/commit_stage_i/wfi_q_reg_0
    SLICE_X47Y68         LUT3 (Prop_lut3_I0_O)        0.118     3.861 f  i_ariane/i_cva6/commit_stage_i/i_/i___62_i_2/O
                         net (fo=9, routed)           0.645     4.506    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_op_commit_csr[0]
    SLICE_X46Y67         LUT2 (Prop_lut2_I0_O)        0.318     4.824 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0/O
                         net (fo=1, routed)           0.454     5.278    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0_n_0
    SLICE_X47Y67         LUT5 (Prop_lut5_I4_O)        0.328     5.606 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_59/O
                         net (fo=1, routed)           0.620     6.226    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_304
    SLICE_X47Y67         LUT3 (Prop_lut3_I2_O)        0.124     6.350 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT3_11/O
                         net (fo=3, routed)           0.344     6.694    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/stvec_q_reg[0]_3
    SLICE_X48Y66         LUT6 (Prop_lut6_I5_O)        0.124     6.818 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/i___76_i_5__0/O
                         net (fo=5, routed)           0.452     7.270    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[cause][0]
    SLICE_X48Y66         LUT3 (Prop_lut3_I1_O)        0.119     7.389 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=33, routed)          0.488     7.877    i_ariane/i_cva6/commit_stage_i/stval_q_reg[0]_2
    SLICE_X49Y65         LUT2 (Prop_lut2_I0_O)        0.332     8.209 r  i_ariane/i_cva6/commit_stage_i/i_/scause_q[1]_i_2/O
                         net (fo=8, routed)           0.289     8.498    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X49Y65         LUT4 (Prop_lut4_I1_O)        0.124     8.622 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3/O
                         net (fo=4, routed)           0.430     9.052    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3_n_0
    SLICE_X49Y66         LUT5 (Prop_lut5_I2_O)        0.124     9.176 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___109_i_1/O
                         net (fo=4, routed)           0.440     9.616    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/FSM_sequential_state_q[3]_i_8
    SLICE_X49Y67         LUT6 (Prop_lut6_I5_O)        0.124     9.740 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/FSM_sequential_state_q[3]_i_13/O
                         net (fo=2, routed)           0.461    10.201    i_ariane/i_cva6/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X45Y68         LUT6 (Prop_lut6_I2_O)        0.124    10.325 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_355/O
                         net (fo=3, routed)           1.426    11.750    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_281
    SLICE_X44Y70         LUT6 (Prop_lut6_I2_O)        0.124    11.874 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_51_comp/O
                         net (fo=3, routed)           0.621    12.495    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_284
    SLICE_X44Y70         LUT4 (Prop_lut4_I3_O)        0.124    12.619 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT4_42/O
                         net (fo=1, routed)           0.328    12.947    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_286
    SLICE_X42Y71         LUT6 (Prop_lut6_I2_O)        0.124    13.071 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_52_comp/O
                         net (fo=3, routed)           0.195    13.266    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_287
    SLICE_X42Y71         LUT2 (Prop_lut2_I1_O)        0.124    13.390 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_14/O
                         net (fo=2, routed)           0.799    14.189    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_299
    SLICE_X44Y71         LUT6 (Prop_lut6_I2_O)        0.124    14.313 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_360/O
                         net (fo=33, routed)          0.850    15.163    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_303
    SLICE_X52Y72         LUT6 (Prop_lut6_I5_O)        0.124    15.287 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_361/O
                         net (fo=4, routed)           1.651    16.938    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_494
    SLICE_X81Y70         LUT6 (Prop_lut6_I3_O)        0.124    17.062 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_569_comp_1/O
                         net (fo=1, routed)           0.797    17.859    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][63]_0
    SLICE_X81Y69         LUT6 (Prop_lut6_I0_O)        0.124    17.983 f  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[6][63]_i_3/O
                         net (fo=2, routed)           0.448    18.431    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/generic_counter_q_reg[6][63]
    SLICE_X81Y72         LUT6 (Prop_lut6_I0_O)        0.124    18.555 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/generic_counter_q[6][63]_i_1/O
                         net (fo=32, routed)          0.743    19.298    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][63]_1[1]
    SLICE_X88Y74         FDCE                                         f  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][55]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.133    16.988    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    17.079 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.133    17.212    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    17.303 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          0.147    17.450    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.541 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16162, routed)       1.529    19.070    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/clk_out1
    SLICE_X88Y74         FDCE                                         r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][55]/C
                         clock pessimism              0.537    19.606    
                         clock uncertainty           -0.079    19.527    
    SLICE_X88Y74         FDCE (Setup_fdce_C_CE)      -0.205    19.322    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][55]
  -------------------------------------------------------------------
                         required time                         19.322    
                         arrival time                         -19.298    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][55]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.596ns  (logic 4.161ns (21.234%)  route 15.435ns (78.766%))
  Logic Levels:           23  (LUT2=4 LUT3=3 LUT4=3 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.930ns = ( 19.070 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.297ns
    Clock Pessimism Removal (CPR):    0.537ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          0.161    -2.037    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -1.936 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16162, routed)       1.639    -0.297    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X46Y69         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y69         FDCE (Prop_fdce_C_Q)         0.518     0.221 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=166, routed)         0.903     1.124    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X46Y70         LUT2 (Prop_lut2_I0_O)        0.124     1.248 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_6/O
                         net (fo=8, routed)           0.611     1.859    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_3
    SLICE_X45Y70         LUT4 (Prop_lut4_I2_O)        0.118     1.977 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_26/O
                         net (fo=4, routed)           0.833     2.810    i_ariane/i_cva6/commit_stage_i/stvec_q_reg[31]
    SLICE_X47Y69         LUT5 (Prop_lut5_I3_O)        0.326     3.136 r  i_ariane/i_cva6/commit_stage_i/i_/speculative_read_pointer_q[1]_i_7/O
                         net (fo=48, routed)          0.607     3.743    i_ariane/i_cva6/commit_stage_i/wfi_q_reg_0
    SLICE_X47Y68         LUT3 (Prop_lut3_I0_O)        0.118     3.861 r  i_ariane/i_cva6/commit_stage_i/i_/i___62_i_2/O
                         net (fo=9, routed)           0.645     4.506    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_op_commit_csr[0]
    SLICE_X46Y67         LUT2 (Prop_lut2_I0_O)        0.318     4.824 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0/O
                         net (fo=1, routed)           0.454     5.278    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0_n_0
    SLICE_X47Y67         LUT5 (Prop_lut5_I4_O)        0.328     5.606 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_59/O
                         net (fo=1, routed)           0.620     6.226    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_304
    SLICE_X47Y67         LUT3 (Prop_lut3_I2_O)        0.124     6.350 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT3_11/O
                         net (fo=3, routed)           0.344     6.694    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/stvec_q_reg[0]_3
    SLICE_X48Y66         LUT6 (Prop_lut6_I5_O)        0.124     6.818 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/i___76_i_5__0/O
                         net (fo=5, routed)           0.452     7.270    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[cause][0]
    SLICE_X48Y66         LUT3 (Prop_lut3_I1_O)        0.119     7.389 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=33, routed)          0.488     7.877    i_ariane/i_cva6/commit_stage_i/stval_q_reg[0]_2
    SLICE_X49Y65         LUT2 (Prop_lut2_I0_O)        0.332     8.209 r  i_ariane/i_cva6/commit_stage_i/i_/scause_q[1]_i_2/O
                         net (fo=8, routed)           0.289     8.498    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X49Y65         LUT4 (Prop_lut4_I1_O)        0.124     8.622 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3/O
                         net (fo=4, routed)           0.430     9.052    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3_n_0
    SLICE_X49Y66         LUT5 (Prop_lut5_I2_O)        0.124     9.176 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___109_i_1/O
                         net (fo=4, routed)           0.440     9.616    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/FSM_sequential_state_q[3]_i_8
    SLICE_X49Y67         LUT6 (Prop_lut6_I5_O)        0.124     9.740 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/FSM_sequential_state_q[3]_i_13/O
                         net (fo=2, routed)           0.461    10.201    i_ariane/i_cva6/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X45Y68         LUT6 (Prop_lut6_I2_O)        0.124    10.325 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_355/O
                         net (fo=3, routed)           1.426    11.750    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_281
    SLICE_X44Y70         LUT6 (Prop_lut6_I2_O)        0.124    11.874 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_51_comp/O
                         net (fo=3, routed)           0.621    12.495    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_284
    SLICE_X44Y70         LUT4 (Prop_lut4_I3_O)        0.124    12.619 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT4_42/O
                         net (fo=1, routed)           0.328    12.947    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_286
    SLICE_X42Y71         LUT6 (Prop_lut6_I2_O)        0.124    13.071 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_52_comp/O
                         net (fo=3, routed)           0.195    13.266    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_287
    SLICE_X42Y71         LUT2 (Prop_lut2_I1_O)        0.124    13.390 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_14/O
                         net (fo=2, routed)           0.799    14.189    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_299
    SLICE_X44Y71         LUT6 (Prop_lut6_I2_O)        0.124    14.313 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_360/O
                         net (fo=33, routed)          0.850    15.163    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_303
    SLICE_X52Y72         LUT6 (Prop_lut6_I5_O)        0.124    15.287 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_361/O
                         net (fo=4, routed)           1.651    16.938    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_494
    SLICE_X81Y70         LUT6 (Prop_lut6_I3_O)        0.124    17.062 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_569_comp_1/O
                         net (fo=1, routed)           0.797    17.859    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][63]_0
    SLICE_X81Y69         LUT6 (Prop_lut6_I0_O)        0.124    17.983 f  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[6][63]_i_3/O
                         net (fo=2, routed)           0.448    18.431    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/generic_counter_q_reg[6][63]
    SLICE_X81Y72         LUT6 (Prop_lut6_I0_O)        0.124    18.555 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/generic_counter_q[6][63]_i_1/O
                         net (fo=32, routed)          0.743    19.298    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][63]_1[1]
    SLICE_X88Y74         FDCE                                         f  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][55]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.133    16.988    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    17.079 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.133    17.212    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    17.303 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          0.147    17.450    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.541 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16162, routed)       1.529    19.070    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/clk_out1
    SLICE_X88Y74         FDCE                                         r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][55]/C
                         clock pessimism              0.537    19.606    
                         clock uncertainty           -0.079    19.527    
    SLICE_X88Y74         FDCE (Setup_fdce_C_CE)      -0.205    19.322    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][55]
  -------------------------------------------------------------------
                         required time                         19.322    
                         arrival time                         -19.298    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][55]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.596ns  (logic 4.161ns (21.234%)  route 15.435ns (78.766%))
  Logic Levels:           23  (LUT2=4 LUT3=3 LUT4=3 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.930ns = ( 19.070 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.297ns
    Clock Pessimism Removal (CPR):    0.537ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          0.161    -2.037    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -1.936 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16162, routed)       1.639    -0.297    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X46Y69         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y69         FDCE (Prop_fdce_C_Q)         0.518     0.221 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=166, routed)         0.903     1.124    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X46Y70         LUT2 (Prop_lut2_I0_O)        0.124     1.248 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_6/O
                         net (fo=8, routed)           0.611     1.859    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_3
    SLICE_X45Y70         LUT4 (Prop_lut4_I2_O)        0.118     1.977 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_26/O
                         net (fo=4, routed)           0.833     2.810    i_ariane/i_cva6/commit_stage_i/stvec_q_reg[31]
    SLICE_X47Y69         LUT5 (Prop_lut5_I3_O)        0.326     3.136 f  i_ariane/i_cva6/commit_stage_i/i_/speculative_read_pointer_q[1]_i_7/O
                         net (fo=48, routed)          0.607     3.743    i_ariane/i_cva6/commit_stage_i/wfi_q_reg_0
    SLICE_X47Y68         LUT3 (Prop_lut3_I0_O)        0.118     3.861 f  i_ariane/i_cva6/commit_stage_i/i_/i___62_i_2/O
                         net (fo=9, routed)           0.645     4.506    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_op_commit_csr[0]
    SLICE_X46Y67         LUT2 (Prop_lut2_I0_O)        0.318     4.824 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0/O
                         net (fo=1, routed)           0.454     5.278    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0_n_0
    SLICE_X47Y67         LUT5 (Prop_lut5_I4_O)        0.328     5.606 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_59/O
                         net (fo=1, routed)           0.620     6.226    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_304
    SLICE_X47Y67         LUT3 (Prop_lut3_I2_O)        0.124     6.350 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT3_11/O
                         net (fo=3, routed)           0.344     6.694    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/stvec_q_reg[0]_3
    SLICE_X48Y66         LUT6 (Prop_lut6_I5_O)        0.124     6.818 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/i___76_i_5__0/O
                         net (fo=5, routed)           0.452     7.270    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[cause][0]
    SLICE_X48Y66         LUT3 (Prop_lut3_I1_O)        0.119     7.389 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=33, routed)          0.488     7.877    i_ariane/i_cva6/commit_stage_i/stval_q_reg[0]_2
    SLICE_X49Y65         LUT2 (Prop_lut2_I0_O)        0.332     8.209 f  i_ariane/i_cva6/commit_stage_i/i_/scause_q[1]_i_2/O
                         net (fo=8, routed)           0.289     8.498    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X49Y65         LUT4 (Prop_lut4_I1_O)        0.124     8.622 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3/O
                         net (fo=4, routed)           0.430     9.052    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3_n_0
    SLICE_X49Y66         LUT5 (Prop_lut5_I2_O)        0.124     9.176 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___109_i_1/O
                         net (fo=4, routed)           0.440     9.616    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/FSM_sequential_state_q[3]_i_8
    SLICE_X49Y67         LUT6 (Prop_lut6_I5_O)        0.124     9.740 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/FSM_sequential_state_q[3]_i_13/O
                         net (fo=2, routed)           0.461    10.201    i_ariane/i_cva6/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X45Y68         LUT6 (Prop_lut6_I2_O)        0.124    10.325 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_355/O
                         net (fo=3, routed)           1.426    11.750    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_281
    SLICE_X44Y70         LUT6 (Prop_lut6_I2_O)        0.124    11.874 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_51_comp/O
                         net (fo=3, routed)           0.621    12.495    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_284
    SLICE_X44Y70         LUT4 (Prop_lut4_I3_O)        0.124    12.619 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT4_42/O
                         net (fo=1, routed)           0.328    12.947    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_286
    SLICE_X42Y71         LUT6 (Prop_lut6_I2_O)        0.124    13.071 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_52_comp/O
                         net (fo=3, routed)           0.195    13.266    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_287
    SLICE_X42Y71         LUT2 (Prop_lut2_I1_O)        0.124    13.390 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_14/O
                         net (fo=2, routed)           0.799    14.189    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_299
    SLICE_X44Y71         LUT6 (Prop_lut6_I2_O)        0.124    14.313 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_360/O
                         net (fo=33, routed)          0.850    15.163    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_303
    SLICE_X52Y72         LUT6 (Prop_lut6_I5_O)        0.124    15.287 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_361/O
                         net (fo=4, routed)           1.651    16.938    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_494
    SLICE_X81Y70         LUT6 (Prop_lut6_I3_O)        0.124    17.062 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_569_comp_1/O
                         net (fo=1, routed)           0.797    17.859    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][63]_0
    SLICE_X81Y69         LUT6 (Prop_lut6_I0_O)        0.124    17.983 f  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[6][63]_i_3/O
                         net (fo=2, routed)           0.448    18.431    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/generic_counter_q_reg[6][63]
    SLICE_X81Y72         LUT6 (Prop_lut6_I0_O)        0.124    18.555 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/generic_counter_q[6][63]_i_1/O
                         net (fo=32, routed)          0.743    19.298    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][63]_1[1]
    SLICE_X88Y74         FDCE                                         f  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][55]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.133    16.988    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    17.079 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.133    17.212    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    17.303 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          0.147    17.450    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.541 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16162, routed)       1.529    19.070    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/clk_out1
    SLICE_X88Y74         FDCE                                         r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][55]/C
                         clock pessimism              0.537    19.606    
                         clock uncertainty           -0.079    19.527    
    SLICE_X88Y74         FDCE (Setup_fdce_C_CE)      -0.205    19.322    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][55]
  -------------------------------------------------------------------
                         required time                         19.322    
                         arrival time                         -19.298    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][55]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.596ns  (logic 4.161ns (21.234%)  route 15.435ns (78.766%))
  Logic Levels:           23  (LUT2=4 LUT3=3 LUT4=3 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.930ns = ( 19.070 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.297ns
    Clock Pessimism Removal (CPR):    0.537ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          0.161    -2.037    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -1.936 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16162, routed)       1.639    -0.297    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X46Y69         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y69         FDCE (Prop_fdce_C_Q)         0.518     0.221 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=166, routed)         0.903     1.124    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X46Y70         LUT2 (Prop_lut2_I0_O)        0.124     1.248 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_6/O
                         net (fo=8, routed)           0.611     1.859    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_3
    SLICE_X45Y70         LUT4 (Prop_lut4_I2_O)        0.118     1.977 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_26/O
                         net (fo=4, routed)           0.833     2.810    i_ariane/i_cva6/commit_stage_i/stvec_q_reg[31]
    SLICE_X47Y69         LUT5 (Prop_lut5_I3_O)        0.326     3.136 r  i_ariane/i_cva6/commit_stage_i/i_/speculative_read_pointer_q[1]_i_7/O
                         net (fo=48, routed)          0.607     3.743    i_ariane/i_cva6/commit_stage_i/wfi_q_reg_0
    SLICE_X47Y68         LUT3 (Prop_lut3_I0_O)        0.118     3.861 r  i_ariane/i_cva6/commit_stage_i/i_/i___62_i_2/O
                         net (fo=9, routed)           0.645     4.506    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_op_commit_csr[0]
    SLICE_X46Y67         LUT2 (Prop_lut2_I0_O)        0.318     4.824 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0/O
                         net (fo=1, routed)           0.454     5.278    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0_n_0
    SLICE_X47Y67         LUT5 (Prop_lut5_I4_O)        0.328     5.606 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_59/O
                         net (fo=1, routed)           0.620     6.226    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_304
    SLICE_X47Y67         LUT3 (Prop_lut3_I2_O)        0.124     6.350 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT3_11/O
                         net (fo=3, routed)           0.344     6.694    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/stvec_q_reg[0]_3
    SLICE_X48Y66         LUT6 (Prop_lut6_I5_O)        0.124     6.818 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/i___76_i_5__0/O
                         net (fo=5, routed)           0.452     7.270    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[cause][0]
    SLICE_X48Y66         LUT3 (Prop_lut3_I1_O)        0.119     7.389 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=33, routed)          0.488     7.877    i_ariane/i_cva6/commit_stage_i/stval_q_reg[0]_2
    SLICE_X49Y65         LUT2 (Prop_lut2_I0_O)        0.332     8.209 f  i_ariane/i_cva6/commit_stage_i/i_/scause_q[1]_i_2/O
                         net (fo=8, routed)           0.289     8.498    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X49Y65         LUT4 (Prop_lut4_I1_O)        0.124     8.622 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3/O
                         net (fo=4, routed)           0.430     9.052    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3_n_0
    SLICE_X49Y66         LUT5 (Prop_lut5_I2_O)        0.124     9.176 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___109_i_1/O
                         net (fo=4, routed)           0.440     9.616    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/FSM_sequential_state_q[3]_i_8
    SLICE_X49Y67         LUT6 (Prop_lut6_I5_O)        0.124     9.740 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/FSM_sequential_state_q[3]_i_13/O
                         net (fo=2, routed)           0.461    10.201    i_ariane/i_cva6/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X45Y68         LUT6 (Prop_lut6_I2_O)        0.124    10.325 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_355/O
                         net (fo=3, routed)           1.426    11.750    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_281
    SLICE_X44Y70         LUT6 (Prop_lut6_I2_O)        0.124    11.874 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_51_comp/O
                         net (fo=3, routed)           0.621    12.495    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_284
    SLICE_X44Y70         LUT4 (Prop_lut4_I3_O)        0.124    12.619 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT4_42/O
                         net (fo=1, routed)           0.328    12.947    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_286
    SLICE_X42Y71         LUT6 (Prop_lut6_I2_O)        0.124    13.071 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_52_comp/O
                         net (fo=3, routed)           0.195    13.266    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_287
    SLICE_X42Y71         LUT2 (Prop_lut2_I1_O)        0.124    13.390 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_14/O
                         net (fo=2, routed)           0.799    14.189    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_299
    SLICE_X44Y71         LUT6 (Prop_lut6_I2_O)        0.124    14.313 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_360/O
                         net (fo=33, routed)          0.850    15.163    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_303
    SLICE_X52Y72         LUT6 (Prop_lut6_I5_O)        0.124    15.287 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_361/O
                         net (fo=4, routed)           1.651    16.938    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_494
    SLICE_X81Y70         LUT6 (Prop_lut6_I3_O)        0.124    17.062 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_569_comp_1/O
                         net (fo=1, routed)           0.797    17.859    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][63]_0
    SLICE_X81Y69         LUT6 (Prop_lut6_I0_O)        0.124    17.983 f  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[6][63]_i_3/O
                         net (fo=2, routed)           0.448    18.431    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/generic_counter_q_reg[6][63]
    SLICE_X81Y72         LUT6 (Prop_lut6_I0_O)        0.124    18.555 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/generic_counter_q[6][63]_i_1/O
                         net (fo=32, routed)          0.743    19.298    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][63]_1[1]
    SLICE_X88Y74         FDCE                                         f  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][55]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.133    16.988    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    17.079 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.133    17.212    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    17.303 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          0.147    17.450    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.541 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16162, routed)       1.529    19.070    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/clk_out1
    SLICE_X88Y74         FDCE                                         r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][55]/C
                         clock pessimism              0.537    19.606    
                         clock uncertainty           -0.079    19.527    
    SLICE_X88Y74         FDCE (Setup_fdce_C_CE)      -0.205    19.322    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][55]
  -------------------------------------------------------------------
                         required time                         19.322    
                         arrival time                         -19.298    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][58]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.596ns  (logic 4.161ns (21.234%)  route 15.435ns (78.766%))
  Logic Levels:           23  (LUT2=4 LUT3=3 LUT4=3 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.930ns = ( 19.070 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.297ns
    Clock Pessimism Removal (CPR):    0.537ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          0.161    -2.037    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -1.936 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16162, routed)       1.639    -0.297    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X46Y69         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y69         FDCE (Prop_fdce_C_Q)         0.518     0.221 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=166, routed)         0.903     1.124    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X46Y70         LUT2 (Prop_lut2_I0_O)        0.124     1.248 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_6/O
                         net (fo=8, routed)           0.611     1.859    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_3
    SLICE_X45Y70         LUT4 (Prop_lut4_I2_O)        0.118     1.977 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_26/O
                         net (fo=4, routed)           0.833     2.810    i_ariane/i_cva6/commit_stage_i/stvec_q_reg[31]
    SLICE_X47Y69         LUT5 (Prop_lut5_I3_O)        0.326     3.136 f  i_ariane/i_cva6/commit_stage_i/i_/speculative_read_pointer_q[1]_i_7/O
                         net (fo=48, routed)          0.607     3.743    i_ariane/i_cva6/commit_stage_i/wfi_q_reg_0
    SLICE_X47Y68         LUT3 (Prop_lut3_I0_O)        0.118     3.861 f  i_ariane/i_cva6/commit_stage_i/i_/i___62_i_2/O
                         net (fo=9, routed)           0.645     4.506    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_op_commit_csr[0]
    SLICE_X46Y67         LUT2 (Prop_lut2_I0_O)        0.318     4.824 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0/O
                         net (fo=1, routed)           0.454     5.278    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0_n_0
    SLICE_X47Y67         LUT5 (Prop_lut5_I4_O)        0.328     5.606 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_59/O
                         net (fo=1, routed)           0.620     6.226    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_304
    SLICE_X47Y67         LUT3 (Prop_lut3_I2_O)        0.124     6.350 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT3_11/O
                         net (fo=3, routed)           0.344     6.694    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/stvec_q_reg[0]_3
    SLICE_X48Y66         LUT6 (Prop_lut6_I5_O)        0.124     6.818 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/i___76_i_5__0/O
                         net (fo=5, routed)           0.452     7.270    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[cause][0]
    SLICE_X48Y66         LUT3 (Prop_lut3_I1_O)        0.119     7.389 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=33, routed)          0.488     7.877    i_ariane/i_cva6/commit_stage_i/stval_q_reg[0]_2
    SLICE_X49Y65         LUT2 (Prop_lut2_I0_O)        0.332     8.209 r  i_ariane/i_cva6/commit_stage_i/i_/scause_q[1]_i_2/O
                         net (fo=8, routed)           0.289     8.498    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X49Y65         LUT4 (Prop_lut4_I1_O)        0.124     8.622 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3/O
                         net (fo=4, routed)           0.430     9.052    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3_n_0
    SLICE_X49Y66         LUT5 (Prop_lut5_I2_O)        0.124     9.176 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___109_i_1/O
                         net (fo=4, routed)           0.440     9.616    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/FSM_sequential_state_q[3]_i_8
    SLICE_X49Y67         LUT6 (Prop_lut6_I5_O)        0.124     9.740 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/FSM_sequential_state_q[3]_i_13/O
                         net (fo=2, routed)           0.461    10.201    i_ariane/i_cva6/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X45Y68         LUT6 (Prop_lut6_I2_O)        0.124    10.325 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_355/O
                         net (fo=3, routed)           1.426    11.750    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_281
    SLICE_X44Y70         LUT6 (Prop_lut6_I2_O)        0.124    11.874 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_51_comp/O
                         net (fo=3, routed)           0.621    12.495    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_284
    SLICE_X44Y70         LUT4 (Prop_lut4_I3_O)        0.124    12.619 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT4_42/O
                         net (fo=1, routed)           0.328    12.947    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_286
    SLICE_X42Y71         LUT6 (Prop_lut6_I2_O)        0.124    13.071 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_52_comp/O
                         net (fo=3, routed)           0.195    13.266    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_287
    SLICE_X42Y71         LUT2 (Prop_lut2_I1_O)        0.124    13.390 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_14/O
                         net (fo=2, routed)           0.799    14.189    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_299
    SLICE_X44Y71         LUT6 (Prop_lut6_I2_O)        0.124    14.313 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_360/O
                         net (fo=33, routed)          0.850    15.163    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_303
    SLICE_X52Y72         LUT6 (Prop_lut6_I5_O)        0.124    15.287 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_361/O
                         net (fo=4, routed)           1.651    16.938    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_494
    SLICE_X81Y70         LUT6 (Prop_lut6_I3_O)        0.124    17.062 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_569_comp_1/O
                         net (fo=1, routed)           0.797    17.859    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][63]_0
    SLICE_X81Y69         LUT6 (Prop_lut6_I0_O)        0.124    17.983 r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[6][63]_i_3/O
                         net (fo=2, routed)           0.448    18.431    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/generic_counter_q_reg[6][63]
    SLICE_X81Y72         LUT6 (Prop_lut6_I0_O)        0.124    18.555 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/generic_counter_q[6][63]_i_1/O
                         net (fo=32, routed)          0.743    19.298    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][63]_1[1]
    SLICE_X88Y74         FDCE                                         r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][58]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.133    16.988    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    17.079 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.133    17.212    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    17.303 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          0.147    17.450    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.541 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16162, routed)       1.529    19.070    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/clk_out1
    SLICE_X88Y74         FDCE                                         r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][58]/C
                         clock pessimism              0.537    19.606    
                         clock uncertainty           -0.079    19.527    
    SLICE_X88Y74         FDCE (Setup_fdce_C_CE)      -0.205    19.322    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][58]
  -------------------------------------------------------------------
                         required time                         19.322    
                         arrival time                         -19.298    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][58]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.596ns  (logic 4.161ns (21.234%)  route 15.435ns (78.766%))
  Logic Levels:           23  (LUT2=4 LUT3=3 LUT4=3 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.930ns = ( 19.070 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.297ns
    Clock Pessimism Removal (CPR):    0.537ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          0.161    -2.037    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -1.936 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16162, routed)       1.639    -0.297    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X46Y69         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y69         FDCE (Prop_fdce_C_Q)         0.518     0.221 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=166, routed)         0.903     1.124    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X46Y70         LUT2 (Prop_lut2_I0_O)        0.124     1.248 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_6/O
                         net (fo=8, routed)           0.611     1.859    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_3
    SLICE_X45Y70         LUT4 (Prop_lut4_I2_O)        0.118     1.977 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_26/O
                         net (fo=4, routed)           0.833     2.810    i_ariane/i_cva6/commit_stage_i/stvec_q_reg[31]
    SLICE_X47Y69         LUT5 (Prop_lut5_I3_O)        0.326     3.136 r  i_ariane/i_cva6/commit_stage_i/i_/speculative_read_pointer_q[1]_i_7/O
                         net (fo=48, routed)          0.607     3.743    i_ariane/i_cva6/commit_stage_i/wfi_q_reg_0
    SLICE_X47Y68         LUT3 (Prop_lut3_I0_O)        0.118     3.861 r  i_ariane/i_cva6/commit_stage_i/i_/i___62_i_2/O
                         net (fo=9, routed)           0.645     4.506    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_op_commit_csr[0]
    SLICE_X46Y67         LUT2 (Prop_lut2_I0_O)        0.318     4.824 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0/O
                         net (fo=1, routed)           0.454     5.278    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0_n_0
    SLICE_X47Y67         LUT5 (Prop_lut5_I4_O)        0.328     5.606 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_59/O
                         net (fo=1, routed)           0.620     6.226    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_304
    SLICE_X47Y67         LUT3 (Prop_lut3_I2_O)        0.124     6.350 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT3_11/O
                         net (fo=3, routed)           0.344     6.694    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/stvec_q_reg[0]_3
    SLICE_X48Y66         LUT6 (Prop_lut6_I5_O)        0.124     6.818 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/i___76_i_5__0/O
                         net (fo=5, routed)           0.452     7.270    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[cause][0]
    SLICE_X48Y66         LUT3 (Prop_lut3_I1_O)        0.119     7.389 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=33, routed)          0.488     7.877    i_ariane/i_cva6/commit_stage_i/stval_q_reg[0]_2
    SLICE_X49Y65         LUT2 (Prop_lut2_I0_O)        0.332     8.209 r  i_ariane/i_cva6/commit_stage_i/i_/scause_q[1]_i_2/O
                         net (fo=8, routed)           0.289     8.498    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X49Y65         LUT4 (Prop_lut4_I1_O)        0.124     8.622 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3/O
                         net (fo=4, routed)           0.430     9.052    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3_n_0
    SLICE_X49Y66         LUT5 (Prop_lut5_I2_O)        0.124     9.176 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___109_i_1/O
                         net (fo=4, routed)           0.440     9.616    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/FSM_sequential_state_q[3]_i_8
    SLICE_X49Y67         LUT6 (Prop_lut6_I5_O)        0.124     9.740 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/FSM_sequential_state_q[3]_i_13/O
                         net (fo=2, routed)           0.461    10.201    i_ariane/i_cva6/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X45Y68         LUT6 (Prop_lut6_I2_O)        0.124    10.325 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_355/O
                         net (fo=3, routed)           1.426    11.750    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_281
    SLICE_X44Y70         LUT6 (Prop_lut6_I2_O)        0.124    11.874 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_51_comp/O
                         net (fo=3, routed)           0.621    12.495    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_284
    SLICE_X44Y70         LUT4 (Prop_lut4_I3_O)        0.124    12.619 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT4_42/O
                         net (fo=1, routed)           0.328    12.947    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_286
    SLICE_X42Y71         LUT6 (Prop_lut6_I2_O)        0.124    13.071 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_52_comp/O
                         net (fo=3, routed)           0.195    13.266    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_287
    SLICE_X42Y71         LUT2 (Prop_lut2_I1_O)        0.124    13.390 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_14/O
                         net (fo=2, routed)           0.799    14.189    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_299
    SLICE_X44Y71         LUT6 (Prop_lut6_I2_O)        0.124    14.313 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_360/O
                         net (fo=33, routed)          0.850    15.163    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_303
    SLICE_X52Y72         LUT6 (Prop_lut6_I5_O)        0.124    15.287 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_361/O
                         net (fo=4, routed)           1.651    16.938    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_494
    SLICE_X81Y70         LUT6 (Prop_lut6_I3_O)        0.124    17.062 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_569_comp_1/O
                         net (fo=1, routed)           0.797    17.859    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][63]_0
    SLICE_X81Y69         LUT6 (Prop_lut6_I0_O)        0.124    17.983 r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[6][63]_i_3/O
                         net (fo=2, routed)           0.448    18.431    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/generic_counter_q_reg[6][63]
    SLICE_X81Y72         LUT6 (Prop_lut6_I0_O)        0.124    18.555 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/generic_counter_q[6][63]_i_1/O
                         net (fo=32, routed)          0.743    19.298    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][63]_1[1]
    SLICE_X88Y74         FDCE                                         r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][58]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.133    16.988    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    17.079 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.133    17.212    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    17.303 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          0.147    17.450    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.541 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16162, routed)       1.529    19.070    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/clk_out1
    SLICE_X88Y74         FDCE                                         r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][58]/C
                         clock pessimism              0.537    19.606    
                         clock uncertainty           -0.079    19.527    
    SLICE_X88Y74         FDCE (Setup_fdce_C_CE)      -0.205    19.322    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][58]
  -------------------------------------------------------------------
                         required time                         19.322    
                         arrival time                         -19.298    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][58]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.596ns  (logic 4.161ns (21.234%)  route 15.435ns (78.766%))
  Logic Levels:           23  (LUT2=4 LUT3=3 LUT4=3 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.930ns = ( 19.070 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.297ns
    Clock Pessimism Removal (CPR):    0.537ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          0.161    -2.037    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -1.936 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16162, routed)       1.639    -0.297    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X46Y69         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y69         FDCE (Prop_fdce_C_Q)         0.518     0.221 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=166, routed)         0.903     1.124    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X46Y70         LUT2 (Prop_lut2_I0_O)        0.124     1.248 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_6/O
                         net (fo=8, routed)           0.611     1.859    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_3
    SLICE_X45Y70         LUT4 (Prop_lut4_I2_O)        0.118     1.977 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_26/O
                         net (fo=4, routed)           0.833     2.810    i_ariane/i_cva6/commit_stage_i/stvec_q_reg[31]
    SLICE_X47Y69         LUT5 (Prop_lut5_I3_O)        0.326     3.136 f  i_ariane/i_cva6/commit_stage_i/i_/speculative_read_pointer_q[1]_i_7/O
                         net (fo=48, routed)          0.607     3.743    i_ariane/i_cva6/commit_stage_i/wfi_q_reg_0
    SLICE_X47Y68         LUT3 (Prop_lut3_I0_O)        0.118     3.861 f  i_ariane/i_cva6/commit_stage_i/i_/i___62_i_2/O
                         net (fo=9, routed)           0.645     4.506    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_op_commit_csr[0]
    SLICE_X46Y67         LUT2 (Prop_lut2_I0_O)        0.318     4.824 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0/O
                         net (fo=1, routed)           0.454     5.278    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0_n_0
    SLICE_X47Y67         LUT5 (Prop_lut5_I4_O)        0.328     5.606 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_59/O
                         net (fo=1, routed)           0.620     6.226    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_304
    SLICE_X47Y67         LUT3 (Prop_lut3_I2_O)        0.124     6.350 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT3_11/O
                         net (fo=3, routed)           0.344     6.694    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/stvec_q_reg[0]_3
    SLICE_X48Y66         LUT6 (Prop_lut6_I5_O)        0.124     6.818 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/i___76_i_5__0/O
                         net (fo=5, routed)           0.452     7.270    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[cause][0]
    SLICE_X48Y66         LUT3 (Prop_lut3_I1_O)        0.119     7.389 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=33, routed)          0.488     7.877    i_ariane/i_cva6/commit_stage_i/stval_q_reg[0]_2
    SLICE_X49Y65         LUT2 (Prop_lut2_I0_O)        0.332     8.209 f  i_ariane/i_cva6/commit_stage_i/i_/scause_q[1]_i_2/O
                         net (fo=8, routed)           0.289     8.498    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X49Y65         LUT4 (Prop_lut4_I1_O)        0.124     8.622 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3/O
                         net (fo=4, routed)           0.430     9.052    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3_n_0
    SLICE_X49Y66         LUT5 (Prop_lut5_I2_O)        0.124     9.176 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___109_i_1/O
                         net (fo=4, routed)           0.440     9.616    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/FSM_sequential_state_q[3]_i_8
    SLICE_X49Y67         LUT6 (Prop_lut6_I5_O)        0.124     9.740 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/FSM_sequential_state_q[3]_i_13/O
                         net (fo=2, routed)           0.461    10.201    i_ariane/i_cva6/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X45Y68         LUT6 (Prop_lut6_I2_O)        0.124    10.325 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_355/O
                         net (fo=3, routed)           1.426    11.750    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_281
    SLICE_X44Y70         LUT6 (Prop_lut6_I2_O)        0.124    11.874 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_51_comp/O
                         net (fo=3, routed)           0.621    12.495    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_284
    SLICE_X44Y70         LUT4 (Prop_lut4_I3_O)        0.124    12.619 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT4_42/O
                         net (fo=1, routed)           0.328    12.947    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_286
    SLICE_X42Y71         LUT6 (Prop_lut6_I2_O)        0.124    13.071 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_52_comp/O
                         net (fo=3, routed)           0.195    13.266    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_287
    SLICE_X42Y71         LUT2 (Prop_lut2_I1_O)        0.124    13.390 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_14/O
                         net (fo=2, routed)           0.799    14.189    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_299
    SLICE_X44Y71         LUT6 (Prop_lut6_I2_O)        0.124    14.313 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_360/O
                         net (fo=33, routed)          0.850    15.163    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_303
    SLICE_X52Y72         LUT6 (Prop_lut6_I5_O)        0.124    15.287 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_361/O
                         net (fo=4, routed)           1.651    16.938    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_494
    SLICE_X81Y70         LUT6 (Prop_lut6_I3_O)        0.124    17.062 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_569_comp_1/O
                         net (fo=1, routed)           0.797    17.859    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][63]_0
    SLICE_X81Y69         LUT6 (Prop_lut6_I0_O)        0.124    17.983 r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[6][63]_i_3/O
                         net (fo=2, routed)           0.448    18.431    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/generic_counter_q_reg[6][63]
    SLICE_X81Y72         LUT6 (Prop_lut6_I0_O)        0.124    18.555 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/generic_counter_q[6][63]_i_1/O
                         net (fo=32, routed)          0.743    19.298    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][63]_1[1]
    SLICE_X88Y74         FDCE                                         r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][58]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.133    16.988    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    17.079 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.133    17.212    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    17.303 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          0.147    17.450    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.541 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16162, routed)       1.529    19.070    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/clk_out1
    SLICE_X88Y74         FDCE                                         r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][58]/C
                         clock pessimism              0.537    19.606    
                         clock uncertainty           -0.079    19.527    
    SLICE_X88Y74         FDCE (Setup_fdce_C_CE)      -0.205    19.322    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][58]
  -------------------------------------------------------------------
                         required time                         19.322    
                         arrival time                         -19.298    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][58]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.596ns  (logic 4.161ns (21.234%)  route 15.435ns (78.766%))
  Logic Levels:           23  (LUT2=4 LUT3=3 LUT4=3 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.930ns = ( 19.070 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.297ns
    Clock Pessimism Removal (CPR):    0.537ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          0.161    -2.037    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -1.936 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16162, routed)       1.639    -0.297    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X46Y69         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y69         FDCE (Prop_fdce_C_Q)         0.518     0.221 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=166, routed)         0.903     1.124    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X46Y70         LUT2 (Prop_lut2_I0_O)        0.124     1.248 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_6/O
                         net (fo=8, routed)           0.611     1.859    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_3
    SLICE_X45Y70         LUT4 (Prop_lut4_I2_O)        0.118     1.977 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_26/O
                         net (fo=4, routed)           0.833     2.810    i_ariane/i_cva6/commit_stage_i/stvec_q_reg[31]
    SLICE_X47Y69         LUT5 (Prop_lut5_I3_O)        0.326     3.136 r  i_ariane/i_cva6/commit_stage_i/i_/speculative_read_pointer_q[1]_i_7/O
                         net (fo=48, routed)          0.607     3.743    i_ariane/i_cva6/commit_stage_i/wfi_q_reg_0
    SLICE_X47Y68         LUT3 (Prop_lut3_I0_O)        0.118     3.861 r  i_ariane/i_cva6/commit_stage_i/i_/i___62_i_2/O
                         net (fo=9, routed)           0.645     4.506    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_op_commit_csr[0]
    SLICE_X46Y67         LUT2 (Prop_lut2_I0_O)        0.318     4.824 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0/O
                         net (fo=1, routed)           0.454     5.278    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0_n_0
    SLICE_X47Y67         LUT5 (Prop_lut5_I4_O)        0.328     5.606 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_59/O
                         net (fo=1, routed)           0.620     6.226    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_304
    SLICE_X47Y67         LUT3 (Prop_lut3_I2_O)        0.124     6.350 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT3_11/O
                         net (fo=3, routed)           0.344     6.694    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/stvec_q_reg[0]_3
    SLICE_X48Y66         LUT6 (Prop_lut6_I5_O)        0.124     6.818 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/i___76_i_5__0/O
                         net (fo=5, routed)           0.452     7.270    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[cause][0]
    SLICE_X48Y66         LUT3 (Prop_lut3_I1_O)        0.119     7.389 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=33, routed)          0.488     7.877    i_ariane/i_cva6/commit_stage_i/stval_q_reg[0]_2
    SLICE_X49Y65         LUT2 (Prop_lut2_I0_O)        0.332     8.209 f  i_ariane/i_cva6/commit_stage_i/i_/scause_q[1]_i_2/O
                         net (fo=8, routed)           0.289     8.498    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X49Y65         LUT4 (Prop_lut4_I1_O)        0.124     8.622 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3/O
                         net (fo=4, routed)           0.430     9.052    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3_n_0
    SLICE_X49Y66         LUT5 (Prop_lut5_I2_O)        0.124     9.176 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___109_i_1/O
                         net (fo=4, routed)           0.440     9.616    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/FSM_sequential_state_q[3]_i_8
    SLICE_X49Y67         LUT6 (Prop_lut6_I5_O)        0.124     9.740 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/FSM_sequential_state_q[3]_i_13/O
                         net (fo=2, routed)           0.461    10.201    i_ariane/i_cva6/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X45Y68         LUT6 (Prop_lut6_I2_O)        0.124    10.325 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_355/O
                         net (fo=3, routed)           1.426    11.750    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_281
    SLICE_X44Y70         LUT6 (Prop_lut6_I2_O)        0.124    11.874 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_51_comp/O
                         net (fo=3, routed)           0.621    12.495    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_284
    SLICE_X44Y70         LUT4 (Prop_lut4_I3_O)        0.124    12.619 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT4_42/O
                         net (fo=1, routed)           0.328    12.947    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_286
    SLICE_X42Y71         LUT6 (Prop_lut6_I2_O)        0.124    13.071 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_52_comp/O
                         net (fo=3, routed)           0.195    13.266    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_287
    SLICE_X42Y71         LUT2 (Prop_lut2_I1_O)        0.124    13.390 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_14/O
                         net (fo=2, routed)           0.799    14.189    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_299
    SLICE_X44Y71         LUT6 (Prop_lut6_I2_O)        0.124    14.313 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_360/O
                         net (fo=33, routed)          0.850    15.163    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_303
    SLICE_X52Y72         LUT6 (Prop_lut6_I5_O)        0.124    15.287 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_361/O
                         net (fo=4, routed)           1.651    16.938    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_494
    SLICE_X81Y70         LUT6 (Prop_lut6_I3_O)        0.124    17.062 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_569_comp_1/O
                         net (fo=1, routed)           0.797    17.859    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][63]_0
    SLICE_X81Y69         LUT6 (Prop_lut6_I0_O)        0.124    17.983 r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[6][63]_i_3/O
                         net (fo=2, routed)           0.448    18.431    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/generic_counter_q_reg[6][63]
    SLICE_X81Y72         LUT6 (Prop_lut6_I0_O)        0.124    18.555 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/generic_counter_q[6][63]_i_1/O
                         net (fo=32, routed)          0.743    19.298    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][63]_1[1]
    SLICE_X88Y74         FDCE                                         r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][58]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.133    16.988    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    17.079 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.133    17.212    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    17.303 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          0.147    17.450    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.541 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16162, routed)       1.529    19.070    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/clk_out1
    SLICE_X88Y74         FDCE                                         r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][58]/C
                         clock pessimism              0.537    19.606    
                         clock uncertainty           -0.079    19.527    
    SLICE_X88Y74         FDCE (Setup_fdce_C_CE)      -0.205    19.322    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][58]
  -------------------------------------------------------------------
                         required time                         19.322    
                         arrival time                         -19.298    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][58]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.596ns  (logic 4.161ns (21.234%)  route 15.435ns (78.766%))
  Logic Levels:           23  (LUT2=4 LUT3=3 LUT4=3 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.930ns = ( 19.070 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.297ns
    Clock Pessimism Removal (CPR):    0.537ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          0.161    -2.037    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -1.936 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16162, routed)       1.639    -0.297    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X46Y69         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y69         FDCE (Prop_fdce_C_Q)         0.518     0.221 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=166, routed)         0.903     1.124    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X46Y70         LUT2 (Prop_lut2_I0_O)        0.124     1.248 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_6/O
                         net (fo=8, routed)           0.611     1.859    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_3
    SLICE_X45Y70         LUT4 (Prop_lut4_I2_O)        0.118     1.977 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_26/O
                         net (fo=4, routed)           0.833     2.810    i_ariane/i_cva6/commit_stage_i/stvec_q_reg[31]
    SLICE_X47Y69         LUT5 (Prop_lut5_I3_O)        0.326     3.136 f  i_ariane/i_cva6/commit_stage_i/i_/speculative_read_pointer_q[1]_i_7/O
                         net (fo=48, routed)          0.607     3.743    i_ariane/i_cva6/commit_stage_i/wfi_q_reg_0
    SLICE_X47Y68         LUT3 (Prop_lut3_I0_O)        0.118     3.861 f  i_ariane/i_cva6/commit_stage_i/i_/i___62_i_2/O
                         net (fo=9, routed)           0.645     4.506    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_op_commit_csr[0]
    SLICE_X46Y67         LUT2 (Prop_lut2_I0_O)        0.318     4.824 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0/O
                         net (fo=1, routed)           0.454     5.278    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0_n_0
    SLICE_X47Y67         LUT5 (Prop_lut5_I4_O)        0.328     5.606 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_59/O
                         net (fo=1, routed)           0.620     6.226    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_304
    SLICE_X47Y67         LUT3 (Prop_lut3_I2_O)        0.124     6.350 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT3_11/O
                         net (fo=3, routed)           0.344     6.694    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/stvec_q_reg[0]_3
    SLICE_X48Y66         LUT6 (Prop_lut6_I5_O)        0.124     6.818 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/i___76_i_5__0/O
                         net (fo=5, routed)           0.452     7.270    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[cause][0]
    SLICE_X48Y66         LUT3 (Prop_lut3_I1_O)        0.119     7.389 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=33, routed)          0.488     7.877    i_ariane/i_cva6/commit_stage_i/stval_q_reg[0]_2
    SLICE_X49Y65         LUT2 (Prop_lut2_I0_O)        0.332     8.209 r  i_ariane/i_cva6/commit_stage_i/i_/scause_q[1]_i_2/O
                         net (fo=8, routed)           0.289     8.498    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X49Y65         LUT4 (Prop_lut4_I1_O)        0.124     8.622 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3/O
                         net (fo=4, routed)           0.430     9.052    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3_n_0
    SLICE_X49Y66         LUT5 (Prop_lut5_I2_O)        0.124     9.176 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___109_i_1/O
                         net (fo=4, routed)           0.440     9.616    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/FSM_sequential_state_q[3]_i_8
    SLICE_X49Y67         LUT6 (Prop_lut6_I5_O)        0.124     9.740 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/FSM_sequential_state_q[3]_i_13/O
                         net (fo=2, routed)           0.461    10.201    i_ariane/i_cva6/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X45Y68         LUT6 (Prop_lut6_I2_O)        0.124    10.325 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_355/O
                         net (fo=3, routed)           1.426    11.750    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_281
    SLICE_X44Y70         LUT6 (Prop_lut6_I2_O)        0.124    11.874 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_51_comp/O
                         net (fo=3, routed)           0.621    12.495    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_284
    SLICE_X44Y70         LUT4 (Prop_lut4_I3_O)        0.124    12.619 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT4_42/O
                         net (fo=1, routed)           0.328    12.947    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_286
    SLICE_X42Y71         LUT6 (Prop_lut6_I2_O)        0.124    13.071 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_52_comp/O
                         net (fo=3, routed)           0.195    13.266    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_287
    SLICE_X42Y71         LUT2 (Prop_lut2_I1_O)        0.124    13.390 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_14/O
                         net (fo=2, routed)           0.799    14.189    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_299
    SLICE_X44Y71         LUT6 (Prop_lut6_I2_O)        0.124    14.313 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_360/O
                         net (fo=33, routed)          0.850    15.163    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_303
    SLICE_X52Y72         LUT6 (Prop_lut6_I5_O)        0.124    15.287 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_361/O
                         net (fo=4, routed)           1.651    16.938    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_494
    SLICE_X81Y70         LUT6 (Prop_lut6_I3_O)        0.124    17.062 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_569_comp_1/O
                         net (fo=1, routed)           0.797    17.859    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][63]_0
    SLICE_X81Y69         LUT6 (Prop_lut6_I0_O)        0.124    17.983 r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[6][63]_i_3/O
                         net (fo=2, routed)           0.448    18.431    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/generic_counter_q_reg[6][63]
    SLICE_X81Y72         LUT6 (Prop_lut6_I0_O)        0.124    18.555 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/generic_counter_q[6][63]_i_1/O
                         net (fo=32, routed)          0.743    19.298    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][63]_1[1]
    SLICE_X88Y74         FDCE                                         r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][58]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.133    16.988    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    17.079 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.133    17.212    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    17.303 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          0.147    17.450    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.541 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16162, routed)       1.529    19.070    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/clk_out1
    SLICE_X88Y74         FDCE                                         r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][58]/C
                         clock pessimism              0.537    19.606    
                         clock uncertainty           -0.079    19.527    
    SLICE_X88Y74         FDCE (Setup_fdce_C_CE)      -0.205    19.322    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][58]
  -------------------------------------------------------------------
                         required time                         19.322    
                         arrival time                         -19.298    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][58]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.596ns  (logic 4.161ns (21.234%)  route 15.435ns (78.766%))
  Logic Levels:           23  (LUT2=4 LUT3=3 LUT4=3 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.930ns = ( 19.070 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.297ns
    Clock Pessimism Removal (CPR):    0.537ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          0.161    -2.037    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -1.936 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16162, routed)       1.639    -0.297    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X46Y69         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y69         FDCE (Prop_fdce_C_Q)         0.518     0.221 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=166, routed)         0.903     1.124    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X46Y70         LUT2 (Prop_lut2_I0_O)        0.124     1.248 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_6/O
                         net (fo=8, routed)           0.611     1.859    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_3
    SLICE_X45Y70         LUT4 (Prop_lut4_I2_O)        0.118     1.977 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_26/O
                         net (fo=4, routed)           0.833     2.810    i_ariane/i_cva6/commit_stage_i/stvec_q_reg[31]
    SLICE_X47Y69         LUT5 (Prop_lut5_I3_O)        0.326     3.136 r  i_ariane/i_cva6/commit_stage_i/i_/speculative_read_pointer_q[1]_i_7/O
                         net (fo=48, routed)          0.607     3.743    i_ariane/i_cva6/commit_stage_i/wfi_q_reg_0
    SLICE_X47Y68         LUT3 (Prop_lut3_I0_O)        0.118     3.861 r  i_ariane/i_cva6/commit_stage_i/i_/i___62_i_2/O
                         net (fo=9, routed)           0.645     4.506    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_op_commit_csr[0]
    SLICE_X46Y67         LUT2 (Prop_lut2_I0_O)        0.318     4.824 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0/O
                         net (fo=1, routed)           0.454     5.278    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0_n_0
    SLICE_X47Y67         LUT5 (Prop_lut5_I4_O)        0.328     5.606 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_59/O
                         net (fo=1, routed)           0.620     6.226    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_304
    SLICE_X47Y67         LUT3 (Prop_lut3_I2_O)        0.124     6.350 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT3_11/O
                         net (fo=3, routed)           0.344     6.694    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/stvec_q_reg[0]_3
    SLICE_X48Y66         LUT6 (Prop_lut6_I5_O)        0.124     6.818 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/i___76_i_5__0/O
                         net (fo=5, routed)           0.452     7.270    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[cause][0]
    SLICE_X48Y66         LUT3 (Prop_lut3_I1_O)        0.119     7.389 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=33, routed)          0.488     7.877    i_ariane/i_cva6/commit_stage_i/stval_q_reg[0]_2
    SLICE_X49Y65         LUT2 (Prop_lut2_I0_O)        0.332     8.209 r  i_ariane/i_cva6/commit_stage_i/i_/scause_q[1]_i_2/O
                         net (fo=8, routed)           0.289     8.498    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X49Y65         LUT4 (Prop_lut4_I1_O)        0.124     8.622 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3/O
                         net (fo=4, routed)           0.430     9.052    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3_n_0
    SLICE_X49Y66         LUT5 (Prop_lut5_I2_O)        0.124     9.176 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___109_i_1/O
                         net (fo=4, routed)           0.440     9.616    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/FSM_sequential_state_q[3]_i_8
    SLICE_X49Y67         LUT6 (Prop_lut6_I5_O)        0.124     9.740 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/FSM_sequential_state_q[3]_i_13/O
                         net (fo=2, routed)           0.461    10.201    i_ariane/i_cva6/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X45Y68         LUT6 (Prop_lut6_I2_O)        0.124    10.325 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_355/O
                         net (fo=3, routed)           1.426    11.750    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_281
    SLICE_X44Y70         LUT6 (Prop_lut6_I2_O)        0.124    11.874 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_51_comp/O
                         net (fo=3, routed)           0.621    12.495    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_284
    SLICE_X44Y70         LUT4 (Prop_lut4_I3_O)        0.124    12.619 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT4_42/O
                         net (fo=1, routed)           0.328    12.947    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_286
    SLICE_X42Y71         LUT6 (Prop_lut6_I2_O)        0.124    13.071 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_52_comp/O
                         net (fo=3, routed)           0.195    13.266    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_287
    SLICE_X42Y71         LUT2 (Prop_lut2_I1_O)        0.124    13.390 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_14/O
                         net (fo=2, routed)           0.799    14.189    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_299
    SLICE_X44Y71         LUT6 (Prop_lut6_I2_O)        0.124    14.313 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_360/O
                         net (fo=33, routed)          0.850    15.163    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_303
    SLICE_X52Y72         LUT6 (Prop_lut6_I5_O)        0.124    15.287 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_361/O
                         net (fo=4, routed)           1.651    16.938    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_494
    SLICE_X81Y70         LUT6 (Prop_lut6_I3_O)        0.124    17.062 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_569_comp_1/O
                         net (fo=1, routed)           0.797    17.859    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][63]_0
    SLICE_X81Y69         LUT6 (Prop_lut6_I0_O)        0.124    17.983 r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[6][63]_i_3/O
                         net (fo=2, routed)           0.448    18.431    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/generic_counter_q_reg[6][63]
    SLICE_X81Y72         LUT6 (Prop_lut6_I0_O)        0.124    18.555 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/generic_counter_q[6][63]_i_1/O
                         net (fo=32, routed)          0.743    19.298    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][63]_1[1]
    SLICE_X88Y74         FDCE                                         r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][58]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.133    16.988    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    17.079 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.133    17.212    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    17.303 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          0.147    17.450    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.541 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16162, routed)       1.529    19.070    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/clk_out1
    SLICE_X88Y74         FDCE                                         r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][58]/C
                         clock pessimism              0.537    19.606    
                         clock uncertainty           -0.079    19.527    
    SLICE_X88Y74         FDCE (Setup_fdce_C_CE)      -0.205    19.322    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][58]
  -------------------------------------------------------------------
                         required time                         19.322    
                         arrival time                         -19.298    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][58]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.596ns  (logic 4.161ns (21.234%)  route 15.435ns (78.766%))
  Logic Levels:           23  (LUT2=4 LUT3=3 LUT4=3 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.930ns = ( 19.070 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.297ns
    Clock Pessimism Removal (CPR):    0.537ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          0.161    -2.037    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -1.936 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16162, routed)       1.639    -0.297    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X46Y69         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y69         FDCE (Prop_fdce_C_Q)         0.518     0.221 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=166, routed)         0.903     1.124    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X46Y70         LUT2 (Prop_lut2_I0_O)        0.124     1.248 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_6/O
                         net (fo=8, routed)           0.611     1.859    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_3
    SLICE_X45Y70         LUT4 (Prop_lut4_I2_O)        0.118     1.977 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_26/O
                         net (fo=4, routed)           0.833     2.810    i_ariane/i_cva6/commit_stage_i/stvec_q_reg[31]
    SLICE_X47Y69         LUT5 (Prop_lut5_I3_O)        0.326     3.136 f  i_ariane/i_cva6/commit_stage_i/i_/speculative_read_pointer_q[1]_i_7/O
                         net (fo=48, routed)          0.607     3.743    i_ariane/i_cva6/commit_stage_i/wfi_q_reg_0
    SLICE_X47Y68         LUT3 (Prop_lut3_I0_O)        0.118     3.861 f  i_ariane/i_cva6/commit_stage_i/i_/i___62_i_2/O
                         net (fo=9, routed)           0.645     4.506    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_op_commit_csr[0]
    SLICE_X46Y67         LUT2 (Prop_lut2_I0_O)        0.318     4.824 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0/O
                         net (fo=1, routed)           0.454     5.278    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0_n_0
    SLICE_X47Y67         LUT5 (Prop_lut5_I4_O)        0.328     5.606 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_59/O
                         net (fo=1, routed)           0.620     6.226    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_304
    SLICE_X47Y67         LUT3 (Prop_lut3_I2_O)        0.124     6.350 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT3_11/O
                         net (fo=3, routed)           0.344     6.694    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/stvec_q_reg[0]_3
    SLICE_X48Y66         LUT6 (Prop_lut6_I5_O)        0.124     6.818 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/i___76_i_5__0/O
                         net (fo=5, routed)           0.452     7.270    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[cause][0]
    SLICE_X48Y66         LUT3 (Prop_lut3_I1_O)        0.119     7.389 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=33, routed)          0.488     7.877    i_ariane/i_cva6/commit_stage_i/stval_q_reg[0]_2
    SLICE_X49Y65         LUT2 (Prop_lut2_I0_O)        0.332     8.209 f  i_ariane/i_cva6/commit_stage_i/i_/scause_q[1]_i_2/O
                         net (fo=8, routed)           0.289     8.498    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X49Y65         LUT4 (Prop_lut4_I1_O)        0.124     8.622 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3/O
                         net (fo=4, routed)           0.430     9.052    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3_n_0
    SLICE_X49Y66         LUT5 (Prop_lut5_I2_O)        0.124     9.176 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___109_i_1/O
                         net (fo=4, routed)           0.440     9.616    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/FSM_sequential_state_q[3]_i_8
    SLICE_X49Y67         LUT6 (Prop_lut6_I5_O)        0.124     9.740 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/FSM_sequential_state_q[3]_i_13/O
                         net (fo=2, routed)           0.461    10.201    i_ariane/i_cva6/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X45Y68         LUT6 (Prop_lut6_I2_O)        0.124    10.325 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_355/O
                         net (fo=3, routed)           1.426    11.750    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_281
    SLICE_X44Y70         LUT6 (Prop_lut6_I2_O)        0.124    11.874 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_51_comp/O
                         net (fo=3, routed)           0.621    12.495    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_284
    SLICE_X44Y70         LUT4 (Prop_lut4_I3_O)        0.124    12.619 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT4_42/O
                         net (fo=1, routed)           0.328    12.947    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_286
    SLICE_X42Y71         LUT6 (Prop_lut6_I2_O)        0.124    13.071 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_52_comp/O
                         net (fo=3, routed)           0.195    13.266    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_287
    SLICE_X42Y71         LUT2 (Prop_lut2_I1_O)        0.124    13.390 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_14/O
                         net (fo=2, routed)           0.799    14.189    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_299
    SLICE_X44Y71         LUT6 (Prop_lut6_I2_O)        0.124    14.313 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_360/O
                         net (fo=33, routed)          0.850    15.163    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_303
    SLICE_X52Y72         LUT6 (Prop_lut6_I5_O)        0.124    15.287 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_361/O
                         net (fo=4, routed)           1.651    16.938    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_494
    SLICE_X81Y70         LUT6 (Prop_lut6_I3_O)        0.124    17.062 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_569_comp_1/O
                         net (fo=1, routed)           0.797    17.859    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][63]_0
    SLICE_X81Y69         LUT6 (Prop_lut6_I0_O)        0.124    17.983 r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[6][63]_i_3/O
                         net (fo=2, routed)           0.448    18.431    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/generic_counter_q_reg[6][63]
    SLICE_X81Y72         LUT6 (Prop_lut6_I0_O)        0.124    18.555 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/generic_counter_q[6][63]_i_1/O
                         net (fo=32, routed)          0.743    19.298    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][63]_1[1]
    SLICE_X88Y74         FDCE                                         r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][58]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.133    16.988    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    17.079 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.133    17.212    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    17.303 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          0.147    17.450    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.541 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16162, routed)       1.529    19.070    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/clk_out1
    SLICE_X88Y74         FDCE                                         r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][58]/C
                         clock pessimism              0.537    19.606    
                         clock uncertainty           -0.079    19.527    
    SLICE_X88Y74         FDCE (Setup_fdce_C_CE)      -0.205    19.322    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][58]
  -------------------------------------------------------------------
                         required time                         19.322    
                         arrival time                         -19.298    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][58]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.596ns  (logic 4.161ns (21.234%)  route 15.435ns (78.766%))
  Logic Levels:           23  (LUT2=4 LUT3=3 LUT4=3 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.930ns = ( 19.070 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.297ns
    Clock Pessimism Removal (CPR):    0.537ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          0.161    -2.037    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -1.936 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16162, routed)       1.639    -0.297    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X46Y69         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y69         FDCE (Prop_fdce_C_Q)         0.518     0.221 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=166, routed)         0.903     1.124    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X46Y70         LUT2 (Prop_lut2_I0_O)        0.124     1.248 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_6/O
                         net (fo=8, routed)           0.611     1.859    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_3
    SLICE_X45Y70         LUT4 (Prop_lut4_I2_O)        0.118     1.977 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_26/O
                         net (fo=4, routed)           0.833     2.810    i_ariane/i_cva6/commit_stage_i/stvec_q_reg[31]
    SLICE_X47Y69         LUT5 (Prop_lut5_I3_O)        0.326     3.136 r  i_ariane/i_cva6/commit_stage_i/i_/speculative_read_pointer_q[1]_i_7/O
                         net (fo=48, routed)          0.607     3.743    i_ariane/i_cva6/commit_stage_i/wfi_q_reg_0
    SLICE_X47Y68         LUT3 (Prop_lut3_I0_O)        0.118     3.861 r  i_ariane/i_cva6/commit_stage_i/i_/i___62_i_2/O
                         net (fo=9, routed)           0.645     4.506    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_op_commit_csr[0]
    SLICE_X46Y67         LUT2 (Prop_lut2_I0_O)        0.318     4.824 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0/O
                         net (fo=1, routed)           0.454     5.278    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0_n_0
    SLICE_X47Y67         LUT5 (Prop_lut5_I4_O)        0.328     5.606 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_59/O
                         net (fo=1, routed)           0.620     6.226    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_304
    SLICE_X47Y67         LUT3 (Prop_lut3_I2_O)        0.124     6.350 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT3_11/O
                         net (fo=3, routed)           0.344     6.694    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/stvec_q_reg[0]_3
    SLICE_X48Y66         LUT6 (Prop_lut6_I5_O)        0.124     6.818 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/i___76_i_5__0/O
                         net (fo=5, routed)           0.452     7.270    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[cause][0]
    SLICE_X48Y66         LUT3 (Prop_lut3_I1_O)        0.119     7.389 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=33, routed)          0.488     7.877    i_ariane/i_cva6/commit_stage_i/stval_q_reg[0]_2
    SLICE_X49Y65         LUT2 (Prop_lut2_I0_O)        0.332     8.209 f  i_ariane/i_cva6/commit_stage_i/i_/scause_q[1]_i_2/O
                         net (fo=8, routed)           0.289     8.498    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X49Y65         LUT4 (Prop_lut4_I1_O)        0.124     8.622 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3/O
                         net (fo=4, routed)           0.430     9.052    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3_n_0
    SLICE_X49Y66         LUT5 (Prop_lut5_I2_O)        0.124     9.176 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___109_i_1/O
                         net (fo=4, routed)           0.440     9.616    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/FSM_sequential_state_q[3]_i_8
    SLICE_X49Y67         LUT6 (Prop_lut6_I5_O)        0.124     9.740 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/FSM_sequential_state_q[3]_i_13/O
                         net (fo=2, routed)           0.461    10.201    i_ariane/i_cva6/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X45Y68         LUT6 (Prop_lut6_I2_O)        0.124    10.325 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_355/O
                         net (fo=3, routed)           1.426    11.750    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_281
    SLICE_X44Y70         LUT6 (Prop_lut6_I2_O)        0.124    11.874 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_51_comp/O
                         net (fo=3, routed)           0.621    12.495    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_284
    SLICE_X44Y70         LUT4 (Prop_lut4_I3_O)        0.124    12.619 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT4_42/O
                         net (fo=1, routed)           0.328    12.947    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_286
    SLICE_X42Y71         LUT6 (Prop_lut6_I2_O)        0.124    13.071 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_52_comp/O
                         net (fo=3, routed)           0.195    13.266    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_287
    SLICE_X42Y71         LUT2 (Prop_lut2_I1_O)        0.124    13.390 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_14/O
                         net (fo=2, routed)           0.799    14.189    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_299
    SLICE_X44Y71         LUT6 (Prop_lut6_I2_O)        0.124    14.313 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_360/O
                         net (fo=33, routed)          0.850    15.163    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_303
    SLICE_X52Y72         LUT6 (Prop_lut6_I5_O)        0.124    15.287 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_361/O
                         net (fo=4, routed)           1.651    16.938    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_494
    SLICE_X81Y70         LUT6 (Prop_lut6_I3_O)        0.124    17.062 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_569_comp_1/O
                         net (fo=1, routed)           0.797    17.859    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][63]_0
    SLICE_X81Y69         LUT6 (Prop_lut6_I0_O)        0.124    17.983 r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[6][63]_i_3/O
                         net (fo=2, routed)           0.448    18.431    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/generic_counter_q_reg[6][63]
    SLICE_X81Y72         LUT6 (Prop_lut6_I0_O)        0.124    18.555 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/generic_counter_q[6][63]_i_1/O
                         net (fo=32, routed)          0.743    19.298    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][63]_1[1]
    SLICE_X88Y74         FDCE                                         r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][58]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.133    16.988    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    17.079 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.133    17.212    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    17.303 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          0.147    17.450    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.541 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16162, routed)       1.529    19.070    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/clk_out1
    SLICE_X88Y74         FDCE                                         r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][58]/C
                         clock pessimism              0.537    19.606    
                         clock uncertainty           -0.079    19.527    
    SLICE_X88Y74         FDCE (Setup_fdce_C_CE)      -0.205    19.322    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][58]
  -------------------------------------------------------------------
                         required time                         19.322    
                         arrival time                         -19.298    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][58]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.596ns  (logic 4.161ns (21.234%)  route 15.435ns (78.766%))
  Logic Levels:           23  (LUT2=4 LUT3=3 LUT4=3 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.930ns = ( 19.070 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.297ns
    Clock Pessimism Removal (CPR):    0.537ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          0.161    -2.037    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -1.936 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16162, routed)       1.639    -0.297    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X46Y69         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y69         FDCE (Prop_fdce_C_Q)         0.518     0.221 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=166, routed)         0.903     1.124    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X46Y70         LUT2 (Prop_lut2_I0_O)        0.124     1.248 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_6/O
                         net (fo=8, routed)           0.611     1.859    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_3
    SLICE_X45Y70         LUT4 (Prop_lut4_I2_O)        0.118     1.977 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_26/O
                         net (fo=4, routed)           0.833     2.810    i_ariane/i_cva6/commit_stage_i/stvec_q_reg[31]
    SLICE_X47Y69         LUT5 (Prop_lut5_I3_O)        0.326     3.136 f  i_ariane/i_cva6/commit_stage_i/i_/speculative_read_pointer_q[1]_i_7/O
                         net (fo=48, routed)          0.607     3.743    i_ariane/i_cva6/commit_stage_i/wfi_q_reg_0
    SLICE_X47Y68         LUT3 (Prop_lut3_I0_O)        0.118     3.861 f  i_ariane/i_cva6/commit_stage_i/i_/i___62_i_2/O
                         net (fo=9, routed)           0.645     4.506    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_op_commit_csr[0]
    SLICE_X46Y67         LUT2 (Prop_lut2_I0_O)        0.318     4.824 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0/O
                         net (fo=1, routed)           0.454     5.278    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0_n_0
    SLICE_X47Y67         LUT5 (Prop_lut5_I4_O)        0.328     5.606 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_59/O
                         net (fo=1, routed)           0.620     6.226    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_304
    SLICE_X47Y67         LUT3 (Prop_lut3_I2_O)        0.124     6.350 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT3_11/O
                         net (fo=3, routed)           0.344     6.694    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/stvec_q_reg[0]_3
    SLICE_X48Y66         LUT6 (Prop_lut6_I5_O)        0.124     6.818 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/i___76_i_5__0/O
                         net (fo=5, routed)           0.452     7.270    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[cause][0]
    SLICE_X48Y66         LUT3 (Prop_lut3_I1_O)        0.119     7.389 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=33, routed)          0.488     7.877    i_ariane/i_cva6/commit_stage_i/stval_q_reg[0]_2
    SLICE_X49Y65         LUT2 (Prop_lut2_I0_O)        0.332     8.209 r  i_ariane/i_cva6/commit_stage_i/i_/scause_q[1]_i_2/O
                         net (fo=8, routed)           0.289     8.498    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X49Y65         LUT4 (Prop_lut4_I1_O)        0.124     8.622 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3/O
                         net (fo=4, routed)           0.430     9.052    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3_n_0
    SLICE_X49Y66         LUT5 (Prop_lut5_I2_O)        0.124     9.176 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___109_i_1/O
                         net (fo=4, routed)           0.440     9.616    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/FSM_sequential_state_q[3]_i_8
    SLICE_X49Y67         LUT6 (Prop_lut6_I5_O)        0.124     9.740 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/FSM_sequential_state_q[3]_i_13/O
                         net (fo=2, routed)           0.461    10.201    i_ariane/i_cva6/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X45Y68         LUT6 (Prop_lut6_I2_O)        0.124    10.325 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_355/O
                         net (fo=3, routed)           1.426    11.750    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_281
    SLICE_X44Y70         LUT6 (Prop_lut6_I2_O)        0.124    11.874 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_51_comp/O
                         net (fo=3, routed)           0.621    12.495    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_284
    SLICE_X44Y70         LUT4 (Prop_lut4_I3_O)        0.124    12.619 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT4_42/O
                         net (fo=1, routed)           0.328    12.947    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_286
    SLICE_X42Y71         LUT6 (Prop_lut6_I2_O)        0.124    13.071 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_52_comp/O
                         net (fo=3, routed)           0.195    13.266    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_287
    SLICE_X42Y71         LUT2 (Prop_lut2_I1_O)        0.124    13.390 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_14/O
                         net (fo=2, routed)           0.799    14.189    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_299
    SLICE_X44Y71         LUT6 (Prop_lut6_I2_O)        0.124    14.313 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_360/O
                         net (fo=33, routed)          0.850    15.163    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_303
    SLICE_X52Y72         LUT6 (Prop_lut6_I5_O)        0.124    15.287 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_361/O
                         net (fo=4, routed)           1.651    16.938    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_494
    SLICE_X81Y70         LUT6 (Prop_lut6_I3_O)        0.124    17.062 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_569_comp_1/O
                         net (fo=1, routed)           0.797    17.859    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][63]_0
    SLICE_X81Y69         LUT6 (Prop_lut6_I0_O)        0.124    17.983 f  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[6][63]_i_3/O
                         net (fo=2, routed)           0.448    18.431    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/generic_counter_q_reg[6][63]
    SLICE_X81Y72         LUT6 (Prop_lut6_I0_O)        0.124    18.555 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/generic_counter_q[6][63]_i_1/O
                         net (fo=32, routed)          0.743    19.298    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][63]_1[1]
    SLICE_X88Y74         FDCE                                         f  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][58]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.133    16.988    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    17.079 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.133    17.212    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    17.303 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          0.147    17.450    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.541 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16162, routed)       1.529    19.070    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/clk_out1
    SLICE_X88Y74         FDCE                                         r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][58]/C
                         clock pessimism              0.537    19.606    
                         clock uncertainty           -0.079    19.527    
    SLICE_X88Y74         FDCE (Setup_fdce_C_CE)      -0.205    19.322    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][58]
  -------------------------------------------------------------------
                         required time                         19.322    
                         arrival time                         -19.298    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][58]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.596ns  (logic 4.161ns (21.234%)  route 15.435ns (78.766%))
  Logic Levels:           23  (LUT2=4 LUT3=3 LUT4=3 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.930ns = ( 19.070 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.297ns
    Clock Pessimism Removal (CPR):    0.537ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          0.161    -2.037    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -1.936 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16162, routed)       1.639    -0.297    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X46Y69         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y69         FDCE (Prop_fdce_C_Q)         0.518     0.221 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=166, routed)         0.903     1.124    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X46Y70         LUT2 (Prop_lut2_I0_O)        0.124     1.248 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_6/O
                         net (fo=8, routed)           0.611     1.859    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_3
    SLICE_X45Y70         LUT4 (Prop_lut4_I2_O)        0.118     1.977 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_26/O
                         net (fo=4, routed)           0.833     2.810    i_ariane/i_cva6/commit_stage_i/stvec_q_reg[31]
    SLICE_X47Y69         LUT5 (Prop_lut5_I3_O)        0.326     3.136 r  i_ariane/i_cva6/commit_stage_i/i_/speculative_read_pointer_q[1]_i_7/O
                         net (fo=48, routed)          0.607     3.743    i_ariane/i_cva6/commit_stage_i/wfi_q_reg_0
    SLICE_X47Y68         LUT3 (Prop_lut3_I0_O)        0.118     3.861 r  i_ariane/i_cva6/commit_stage_i/i_/i___62_i_2/O
                         net (fo=9, routed)           0.645     4.506    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_op_commit_csr[0]
    SLICE_X46Y67         LUT2 (Prop_lut2_I0_O)        0.318     4.824 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0/O
                         net (fo=1, routed)           0.454     5.278    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0_n_0
    SLICE_X47Y67         LUT5 (Prop_lut5_I4_O)        0.328     5.606 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_59/O
                         net (fo=1, routed)           0.620     6.226    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_304
    SLICE_X47Y67         LUT3 (Prop_lut3_I2_O)        0.124     6.350 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT3_11/O
                         net (fo=3, routed)           0.344     6.694    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/stvec_q_reg[0]_3
    SLICE_X48Y66         LUT6 (Prop_lut6_I5_O)        0.124     6.818 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/i___76_i_5__0/O
                         net (fo=5, routed)           0.452     7.270    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[cause][0]
    SLICE_X48Y66         LUT3 (Prop_lut3_I1_O)        0.119     7.389 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=33, routed)          0.488     7.877    i_ariane/i_cva6/commit_stage_i/stval_q_reg[0]_2
    SLICE_X49Y65         LUT2 (Prop_lut2_I0_O)        0.332     8.209 r  i_ariane/i_cva6/commit_stage_i/i_/scause_q[1]_i_2/O
                         net (fo=8, routed)           0.289     8.498    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X49Y65         LUT4 (Prop_lut4_I1_O)        0.124     8.622 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3/O
                         net (fo=4, routed)           0.430     9.052    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3_n_0
    SLICE_X49Y66         LUT5 (Prop_lut5_I2_O)        0.124     9.176 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___109_i_1/O
                         net (fo=4, routed)           0.440     9.616    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/FSM_sequential_state_q[3]_i_8
    SLICE_X49Y67         LUT6 (Prop_lut6_I5_O)        0.124     9.740 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/FSM_sequential_state_q[3]_i_13/O
                         net (fo=2, routed)           0.461    10.201    i_ariane/i_cva6/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X45Y68         LUT6 (Prop_lut6_I2_O)        0.124    10.325 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_355/O
                         net (fo=3, routed)           1.426    11.750    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_281
    SLICE_X44Y70         LUT6 (Prop_lut6_I2_O)        0.124    11.874 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_51_comp/O
                         net (fo=3, routed)           0.621    12.495    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_284
    SLICE_X44Y70         LUT4 (Prop_lut4_I3_O)        0.124    12.619 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT4_42/O
                         net (fo=1, routed)           0.328    12.947    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_286
    SLICE_X42Y71         LUT6 (Prop_lut6_I2_O)        0.124    13.071 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_52_comp/O
                         net (fo=3, routed)           0.195    13.266    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_287
    SLICE_X42Y71         LUT2 (Prop_lut2_I1_O)        0.124    13.390 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_14/O
                         net (fo=2, routed)           0.799    14.189    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_299
    SLICE_X44Y71         LUT6 (Prop_lut6_I2_O)        0.124    14.313 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_360/O
                         net (fo=33, routed)          0.850    15.163    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_303
    SLICE_X52Y72         LUT6 (Prop_lut6_I5_O)        0.124    15.287 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_361/O
                         net (fo=4, routed)           1.651    16.938    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_494
    SLICE_X81Y70         LUT6 (Prop_lut6_I3_O)        0.124    17.062 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_569_comp_1/O
                         net (fo=1, routed)           0.797    17.859    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][63]_0
    SLICE_X81Y69         LUT6 (Prop_lut6_I0_O)        0.124    17.983 f  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[6][63]_i_3/O
                         net (fo=2, routed)           0.448    18.431    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/generic_counter_q_reg[6][63]
    SLICE_X81Y72         LUT6 (Prop_lut6_I0_O)        0.124    18.555 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/generic_counter_q[6][63]_i_1/O
                         net (fo=32, routed)          0.743    19.298    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][63]_1[1]
    SLICE_X88Y74         FDCE                                         f  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][58]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.133    16.988    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    17.079 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.133    17.212    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    17.303 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          0.147    17.450    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.541 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16162, routed)       1.529    19.070    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/clk_out1
    SLICE_X88Y74         FDCE                                         r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][58]/C
                         clock pessimism              0.537    19.606    
                         clock uncertainty           -0.079    19.527    
    SLICE_X88Y74         FDCE (Setup_fdce_C_CE)      -0.205    19.322    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][58]
  -------------------------------------------------------------------
                         required time                         19.322    
                         arrival time                         -19.298    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][58]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.596ns  (logic 4.161ns (21.234%)  route 15.435ns (78.766%))
  Logic Levels:           23  (LUT2=4 LUT3=3 LUT4=3 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.930ns = ( 19.070 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.297ns
    Clock Pessimism Removal (CPR):    0.537ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          0.161    -2.037    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -1.936 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16162, routed)       1.639    -0.297    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X46Y69         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y69         FDCE (Prop_fdce_C_Q)         0.518     0.221 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=166, routed)         0.903     1.124    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X46Y70         LUT2 (Prop_lut2_I0_O)        0.124     1.248 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_6/O
                         net (fo=8, routed)           0.611     1.859    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_3
    SLICE_X45Y70         LUT4 (Prop_lut4_I2_O)        0.118     1.977 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_26/O
                         net (fo=4, routed)           0.833     2.810    i_ariane/i_cva6/commit_stage_i/stvec_q_reg[31]
    SLICE_X47Y69         LUT5 (Prop_lut5_I3_O)        0.326     3.136 f  i_ariane/i_cva6/commit_stage_i/i_/speculative_read_pointer_q[1]_i_7/O
                         net (fo=48, routed)          0.607     3.743    i_ariane/i_cva6/commit_stage_i/wfi_q_reg_0
    SLICE_X47Y68         LUT3 (Prop_lut3_I0_O)        0.118     3.861 f  i_ariane/i_cva6/commit_stage_i/i_/i___62_i_2/O
                         net (fo=9, routed)           0.645     4.506    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_op_commit_csr[0]
    SLICE_X46Y67         LUT2 (Prop_lut2_I0_O)        0.318     4.824 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0/O
                         net (fo=1, routed)           0.454     5.278    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0_n_0
    SLICE_X47Y67         LUT5 (Prop_lut5_I4_O)        0.328     5.606 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_59/O
                         net (fo=1, routed)           0.620     6.226    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_304
    SLICE_X47Y67         LUT3 (Prop_lut3_I2_O)        0.124     6.350 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT3_11/O
                         net (fo=3, routed)           0.344     6.694    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/stvec_q_reg[0]_3
    SLICE_X48Y66         LUT6 (Prop_lut6_I5_O)        0.124     6.818 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/i___76_i_5__0/O
                         net (fo=5, routed)           0.452     7.270    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[cause][0]
    SLICE_X48Y66         LUT3 (Prop_lut3_I1_O)        0.119     7.389 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=33, routed)          0.488     7.877    i_ariane/i_cva6/commit_stage_i/stval_q_reg[0]_2
    SLICE_X49Y65         LUT2 (Prop_lut2_I0_O)        0.332     8.209 f  i_ariane/i_cva6/commit_stage_i/i_/scause_q[1]_i_2/O
                         net (fo=8, routed)           0.289     8.498    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X49Y65         LUT4 (Prop_lut4_I1_O)        0.124     8.622 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3/O
                         net (fo=4, routed)           0.430     9.052    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3_n_0
    SLICE_X49Y66         LUT5 (Prop_lut5_I2_O)        0.124     9.176 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___109_i_1/O
                         net (fo=4, routed)           0.440     9.616    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/FSM_sequential_state_q[3]_i_8
    SLICE_X49Y67         LUT6 (Prop_lut6_I5_O)        0.124     9.740 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/FSM_sequential_state_q[3]_i_13/O
                         net (fo=2, routed)           0.461    10.201    i_ariane/i_cva6/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X45Y68         LUT6 (Prop_lut6_I2_O)        0.124    10.325 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_355/O
                         net (fo=3, routed)           1.426    11.750    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_281
    SLICE_X44Y70         LUT6 (Prop_lut6_I2_O)        0.124    11.874 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_51_comp/O
                         net (fo=3, routed)           0.621    12.495    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_284
    SLICE_X44Y70         LUT4 (Prop_lut4_I3_O)        0.124    12.619 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT4_42/O
                         net (fo=1, routed)           0.328    12.947    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_286
    SLICE_X42Y71         LUT6 (Prop_lut6_I2_O)        0.124    13.071 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_52_comp/O
                         net (fo=3, routed)           0.195    13.266    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_287
    SLICE_X42Y71         LUT2 (Prop_lut2_I1_O)        0.124    13.390 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_14/O
                         net (fo=2, routed)           0.799    14.189    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_299
    SLICE_X44Y71         LUT6 (Prop_lut6_I2_O)        0.124    14.313 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_360/O
                         net (fo=33, routed)          0.850    15.163    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_303
    SLICE_X52Y72         LUT6 (Prop_lut6_I5_O)        0.124    15.287 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_361/O
                         net (fo=4, routed)           1.651    16.938    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_494
    SLICE_X81Y70         LUT6 (Prop_lut6_I3_O)        0.124    17.062 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_569_comp_1/O
                         net (fo=1, routed)           0.797    17.859    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][63]_0
    SLICE_X81Y69         LUT6 (Prop_lut6_I0_O)        0.124    17.983 f  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[6][63]_i_3/O
                         net (fo=2, routed)           0.448    18.431    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/generic_counter_q_reg[6][63]
    SLICE_X81Y72         LUT6 (Prop_lut6_I0_O)        0.124    18.555 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/generic_counter_q[6][63]_i_1/O
                         net (fo=32, routed)          0.743    19.298    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][63]_1[1]
    SLICE_X88Y74         FDCE                                         f  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][58]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.133    16.988    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    17.079 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.133    17.212    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    17.303 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          0.147    17.450    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.541 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16162, routed)       1.529    19.070    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/clk_out1
    SLICE_X88Y74         FDCE                                         r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][58]/C
                         clock pessimism              0.537    19.606    
                         clock uncertainty           -0.079    19.527    
    SLICE_X88Y74         FDCE (Setup_fdce_C_CE)      -0.205    19.322    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][58]
  -------------------------------------------------------------------
                         required time                         19.322    
                         arrival time                         -19.298    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][58]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.596ns  (logic 4.161ns (21.234%)  route 15.435ns (78.766%))
  Logic Levels:           23  (LUT2=4 LUT3=3 LUT4=3 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.930ns = ( 19.070 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.297ns
    Clock Pessimism Removal (CPR):    0.537ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          0.161    -2.037    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -1.936 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16162, routed)       1.639    -0.297    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X46Y69         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y69         FDCE (Prop_fdce_C_Q)         0.518     0.221 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=166, routed)         0.903     1.124    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X46Y70         LUT2 (Prop_lut2_I0_O)        0.124     1.248 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_6/O
                         net (fo=8, routed)           0.611     1.859    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_3
    SLICE_X45Y70         LUT4 (Prop_lut4_I2_O)        0.118     1.977 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_26/O
                         net (fo=4, routed)           0.833     2.810    i_ariane/i_cva6/commit_stage_i/stvec_q_reg[31]
    SLICE_X47Y69         LUT5 (Prop_lut5_I3_O)        0.326     3.136 r  i_ariane/i_cva6/commit_stage_i/i_/speculative_read_pointer_q[1]_i_7/O
                         net (fo=48, routed)          0.607     3.743    i_ariane/i_cva6/commit_stage_i/wfi_q_reg_0
    SLICE_X47Y68         LUT3 (Prop_lut3_I0_O)        0.118     3.861 r  i_ariane/i_cva6/commit_stage_i/i_/i___62_i_2/O
                         net (fo=9, routed)           0.645     4.506    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_op_commit_csr[0]
    SLICE_X46Y67         LUT2 (Prop_lut2_I0_O)        0.318     4.824 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0/O
                         net (fo=1, routed)           0.454     5.278    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0_n_0
    SLICE_X47Y67         LUT5 (Prop_lut5_I4_O)        0.328     5.606 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_59/O
                         net (fo=1, routed)           0.620     6.226    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_304
    SLICE_X47Y67         LUT3 (Prop_lut3_I2_O)        0.124     6.350 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT3_11/O
                         net (fo=3, routed)           0.344     6.694    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/stvec_q_reg[0]_3
    SLICE_X48Y66         LUT6 (Prop_lut6_I5_O)        0.124     6.818 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/i___76_i_5__0/O
                         net (fo=5, routed)           0.452     7.270    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[cause][0]
    SLICE_X48Y66         LUT3 (Prop_lut3_I1_O)        0.119     7.389 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=33, routed)          0.488     7.877    i_ariane/i_cva6/commit_stage_i/stval_q_reg[0]_2
    SLICE_X49Y65         LUT2 (Prop_lut2_I0_O)        0.332     8.209 f  i_ariane/i_cva6/commit_stage_i/i_/scause_q[1]_i_2/O
                         net (fo=8, routed)           0.289     8.498    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X49Y65         LUT4 (Prop_lut4_I1_O)        0.124     8.622 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3/O
                         net (fo=4, routed)           0.430     9.052    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3_n_0
    SLICE_X49Y66         LUT5 (Prop_lut5_I2_O)        0.124     9.176 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___109_i_1/O
                         net (fo=4, routed)           0.440     9.616    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/FSM_sequential_state_q[3]_i_8
    SLICE_X49Y67         LUT6 (Prop_lut6_I5_O)        0.124     9.740 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/FSM_sequential_state_q[3]_i_13/O
                         net (fo=2, routed)           0.461    10.201    i_ariane/i_cva6/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X45Y68         LUT6 (Prop_lut6_I2_O)        0.124    10.325 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_355/O
                         net (fo=3, routed)           1.426    11.750    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_281
    SLICE_X44Y70         LUT6 (Prop_lut6_I2_O)        0.124    11.874 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_51_comp/O
                         net (fo=3, routed)           0.621    12.495    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_284
    SLICE_X44Y70         LUT4 (Prop_lut4_I3_O)        0.124    12.619 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT4_42/O
                         net (fo=1, routed)           0.328    12.947    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_286
    SLICE_X42Y71         LUT6 (Prop_lut6_I2_O)        0.124    13.071 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_52_comp/O
                         net (fo=3, routed)           0.195    13.266    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_287
    SLICE_X42Y71         LUT2 (Prop_lut2_I1_O)        0.124    13.390 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_14/O
                         net (fo=2, routed)           0.799    14.189    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_299
    SLICE_X44Y71         LUT6 (Prop_lut6_I2_O)        0.124    14.313 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_360/O
                         net (fo=33, routed)          0.850    15.163    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_303
    SLICE_X52Y72         LUT6 (Prop_lut6_I5_O)        0.124    15.287 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_361/O
                         net (fo=4, routed)           1.651    16.938    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_494
    SLICE_X81Y70         LUT6 (Prop_lut6_I3_O)        0.124    17.062 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_569_comp_1/O
                         net (fo=1, routed)           0.797    17.859    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][63]_0
    SLICE_X81Y69         LUT6 (Prop_lut6_I0_O)        0.124    17.983 f  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[6][63]_i_3/O
                         net (fo=2, routed)           0.448    18.431    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/generic_counter_q_reg[6][63]
    SLICE_X81Y72         LUT6 (Prop_lut6_I0_O)        0.124    18.555 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/generic_counter_q[6][63]_i_1/O
                         net (fo=32, routed)          0.743    19.298    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][63]_1[1]
    SLICE_X88Y74         FDCE                                         f  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][58]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.133    16.988    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    17.079 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.133    17.212    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    17.303 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          0.147    17.450    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.541 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16162, routed)       1.529    19.070    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/clk_out1
    SLICE_X88Y74         FDCE                                         r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][58]/C
                         clock pessimism              0.537    19.606    
                         clock uncertainty           -0.079    19.527    
    SLICE_X88Y74         FDCE (Setup_fdce_C_CE)      -0.205    19.322    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][58]
  -------------------------------------------------------------------
                         required time                         19.322    
                         arrival time                         -19.298    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][58]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.596ns  (logic 4.161ns (21.234%)  route 15.435ns (78.766%))
  Logic Levels:           23  (LUT2=4 LUT3=3 LUT4=3 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.930ns = ( 19.070 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.297ns
    Clock Pessimism Removal (CPR):    0.537ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          0.161    -2.037    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -1.936 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16162, routed)       1.639    -0.297    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X46Y69         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y69         FDCE (Prop_fdce_C_Q)         0.518     0.221 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=166, routed)         0.903     1.124    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X46Y70         LUT2 (Prop_lut2_I0_O)        0.124     1.248 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_6/O
                         net (fo=8, routed)           0.611     1.859    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_3
    SLICE_X45Y70         LUT4 (Prop_lut4_I2_O)        0.118     1.977 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_26/O
                         net (fo=4, routed)           0.833     2.810    i_ariane/i_cva6/commit_stage_i/stvec_q_reg[31]
    SLICE_X47Y69         LUT5 (Prop_lut5_I3_O)        0.326     3.136 f  i_ariane/i_cva6/commit_stage_i/i_/speculative_read_pointer_q[1]_i_7/O
                         net (fo=48, routed)          0.607     3.743    i_ariane/i_cva6/commit_stage_i/wfi_q_reg_0
    SLICE_X47Y68         LUT3 (Prop_lut3_I0_O)        0.118     3.861 f  i_ariane/i_cva6/commit_stage_i/i_/i___62_i_2/O
                         net (fo=9, routed)           0.645     4.506    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_op_commit_csr[0]
    SLICE_X46Y67         LUT2 (Prop_lut2_I0_O)        0.318     4.824 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0/O
                         net (fo=1, routed)           0.454     5.278    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0_n_0
    SLICE_X47Y67         LUT5 (Prop_lut5_I4_O)        0.328     5.606 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_59/O
                         net (fo=1, routed)           0.620     6.226    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_304
    SLICE_X47Y67         LUT3 (Prop_lut3_I2_O)        0.124     6.350 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT3_11/O
                         net (fo=3, routed)           0.344     6.694    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/stvec_q_reg[0]_3
    SLICE_X48Y66         LUT6 (Prop_lut6_I5_O)        0.124     6.818 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/i___76_i_5__0/O
                         net (fo=5, routed)           0.452     7.270    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[cause][0]
    SLICE_X48Y66         LUT3 (Prop_lut3_I1_O)        0.119     7.389 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=33, routed)          0.488     7.877    i_ariane/i_cva6/commit_stage_i/stval_q_reg[0]_2
    SLICE_X49Y65         LUT2 (Prop_lut2_I0_O)        0.332     8.209 r  i_ariane/i_cva6/commit_stage_i/i_/scause_q[1]_i_2/O
                         net (fo=8, routed)           0.289     8.498    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X49Y65         LUT4 (Prop_lut4_I1_O)        0.124     8.622 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3/O
                         net (fo=4, routed)           0.430     9.052    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3_n_0
    SLICE_X49Y66         LUT5 (Prop_lut5_I2_O)        0.124     9.176 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___109_i_1/O
                         net (fo=4, routed)           0.440     9.616    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/FSM_sequential_state_q[3]_i_8
    SLICE_X49Y67         LUT6 (Prop_lut6_I5_O)        0.124     9.740 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/FSM_sequential_state_q[3]_i_13/O
                         net (fo=2, routed)           0.461    10.201    i_ariane/i_cva6/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X45Y68         LUT6 (Prop_lut6_I2_O)        0.124    10.325 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_355/O
                         net (fo=3, routed)           1.426    11.750    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_281
    SLICE_X44Y70         LUT6 (Prop_lut6_I2_O)        0.124    11.874 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_51_comp/O
                         net (fo=3, routed)           0.621    12.495    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_284
    SLICE_X44Y70         LUT4 (Prop_lut4_I3_O)        0.124    12.619 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT4_42/O
                         net (fo=1, routed)           0.328    12.947    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_286
    SLICE_X42Y71         LUT6 (Prop_lut6_I2_O)        0.124    13.071 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_52_comp/O
                         net (fo=3, routed)           0.195    13.266    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_287
    SLICE_X42Y71         LUT2 (Prop_lut2_I1_O)        0.124    13.390 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_14/O
                         net (fo=2, routed)           0.799    14.189    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_299
    SLICE_X44Y71         LUT6 (Prop_lut6_I2_O)        0.124    14.313 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_360/O
                         net (fo=33, routed)          0.850    15.163    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_303
    SLICE_X52Y72         LUT6 (Prop_lut6_I5_O)        0.124    15.287 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_361/O
                         net (fo=4, routed)           1.651    16.938    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_494
    SLICE_X81Y70         LUT6 (Prop_lut6_I3_O)        0.124    17.062 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_569_comp_1/O
                         net (fo=1, routed)           0.797    17.859    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][63]_0
    SLICE_X81Y69         LUT6 (Prop_lut6_I0_O)        0.124    17.983 f  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[6][63]_i_3/O
                         net (fo=2, routed)           0.448    18.431    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/generic_counter_q_reg[6][63]
    SLICE_X81Y72         LUT6 (Prop_lut6_I0_O)        0.124    18.555 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/generic_counter_q[6][63]_i_1/O
                         net (fo=32, routed)          0.743    19.298    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][63]_1[1]
    SLICE_X88Y74         FDCE                                         f  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][58]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.133    16.988    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    17.079 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.133    17.212    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    17.303 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          0.147    17.450    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.541 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16162, routed)       1.529    19.070    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/clk_out1
    SLICE_X88Y74         FDCE                                         r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][58]/C
                         clock pessimism              0.537    19.606    
                         clock uncertainty           -0.079    19.527    
    SLICE_X88Y74         FDCE (Setup_fdce_C_CE)      -0.205    19.322    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][58]
  -------------------------------------------------------------------
                         required time                         19.322    
                         arrival time                         -19.298    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][58]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.596ns  (logic 4.161ns (21.234%)  route 15.435ns (78.766%))
  Logic Levels:           23  (LUT2=4 LUT3=3 LUT4=3 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.930ns = ( 19.070 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.297ns
    Clock Pessimism Removal (CPR):    0.537ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          0.161    -2.037    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -1.936 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16162, routed)       1.639    -0.297    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X46Y69         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y69         FDCE (Prop_fdce_C_Q)         0.518     0.221 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=166, routed)         0.903     1.124    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X46Y70         LUT2 (Prop_lut2_I0_O)        0.124     1.248 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_6/O
                         net (fo=8, routed)           0.611     1.859    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_3
    SLICE_X45Y70         LUT4 (Prop_lut4_I2_O)        0.118     1.977 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_26/O
                         net (fo=4, routed)           0.833     2.810    i_ariane/i_cva6/commit_stage_i/stvec_q_reg[31]
    SLICE_X47Y69         LUT5 (Prop_lut5_I3_O)        0.326     3.136 r  i_ariane/i_cva6/commit_stage_i/i_/speculative_read_pointer_q[1]_i_7/O
                         net (fo=48, routed)          0.607     3.743    i_ariane/i_cva6/commit_stage_i/wfi_q_reg_0
    SLICE_X47Y68         LUT3 (Prop_lut3_I0_O)        0.118     3.861 r  i_ariane/i_cva6/commit_stage_i/i_/i___62_i_2/O
                         net (fo=9, routed)           0.645     4.506    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_op_commit_csr[0]
    SLICE_X46Y67         LUT2 (Prop_lut2_I0_O)        0.318     4.824 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0/O
                         net (fo=1, routed)           0.454     5.278    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0_n_0
    SLICE_X47Y67         LUT5 (Prop_lut5_I4_O)        0.328     5.606 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_59/O
                         net (fo=1, routed)           0.620     6.226    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_304
    SLICE_X47Y67         LUT3 (Prop_lut3_I2_O)        0.124     6.350 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT3_11/O
                         net (fo=3, routed)           0.344     6.694    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/stvec_q_reg[0]_3
    SLICE_X48Y66         LUT6 (Prop_lut6_I5_O)        0.124     6.818 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/i___76_i_5__0/O
                         net (fo=5, routed)           0.452     7.270    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[cause][0]
    SLICE_X48Y66         LUT3 (Prop_lut3_I1_O)        0.119     7.389 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=33, routed)          0.488     7.877    i_ariane/i_cva6/commit_stage_i/stval_q_reg[0]_2
    SLICE_X49Y65         LUT2 (Prop_lut2_I0_O)        0.332     8.209 r  i_ariane/i_cva6/commit_stage_i/i_/scause_q[1]_i_2/O
                         net (fo=8, routed)           0.289     8.498    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X49Y65         LUT4 (Prop_lut4_I1_O)        0.124     8.622 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3/O
                         net (fo=4, routed)           0.430     9.052    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3_n_0
    SLICE_X49Y66         LUT5 (Prop_lut5_I2_O)        0.124     9.176 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___109_i_1/O
                         net (fo=4, routed)           0.440     9.616    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/FSM_sequential_state_q[3]_i_8
    SLICE_X49Y67         LUT6 (Prop_lut6_I5_O)        0.124     9.740 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/FSM_sequential_state_q[3]_i_13/O
                         net (fo=2, routed)           0.461    10.201    i_ariane/i_cva6/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X45Y68         LUT6 (Prop_lut6_I2_O)        0.124    10.325 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_355/O
                         net (fo=3, routed)           1.426    11.750    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_281
    SLICE_X44Y70         LUT6 (Prop_lut6_I2_O)        0.124    11.874 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_51_comp/O
                         net (fo=3, routed)           0.621    12.495    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_284
    SLICE_X44Y70         LUT4 (Prop_lut4_I3_O)        0.124    12.619 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT4_42/O
                         net (fo=1, routed)           0.328    12.947    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_286
    SLICE_X42Y71         LUT6 (Prop_lut6_I2_O)        0.124    13.071 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_52_comp/O
                         net (fo=3, routed)           0.195    13.266    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_287
    SLICE_X42Y71         LUT2 (Prop_lut2_I1_O)        0.124    13.390 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_14/O
                         net (fo=2, routed)           0.799    14.189    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_299
    SLICE_X44Y71         LUT6 (Prop_lut6_I2_O)        0.124    14.313 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_360/O
                         net (fo=33, routed)          0.850    15.163    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_303
    SLICE_X52Y72         LUT6 (Prop_lut6_I5_O)        0.124    15.287 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_361/O
                         net (fo=4, routed)           1.651    16.938    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_494
    SLICE_X81Y70         LUT6 (Prop_lut6_I3_O)        0.124    17.062 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_569_comp_1/O
                         net (fo=1, routed)           0.797    17.859    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][63]_0
    SLICE_X81Y69         LUT6 (Prop_lut6_I0_O)        0.124    17.983 f  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[6][63]_i_3/O
                         net (fo=2, routed)           0.448    18.431    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/generic_counter_q_reg[6][63]
    SLICE_X81Y72         LUT6 (Prop_lut6_I0_O)        0.124    18.555 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/generic_counter_q[6][63]_i_1/O
                         net (fo=32, routed)          0.743    19.298    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][63]_1[1]
    SLICE_X88Y74         FDCE                                         f  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][58]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.133    16.988    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    17.079 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.133    17.212    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    17.303 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          0.147    17.450    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.541 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16162, routed)       1.529    19.070    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/clk_out1
    SLICE_X88Y74         FDCE                                         r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][58]/C
                         clock pessimism              0.537    19.606    
                         clock uncertainty           -0.079    19.527    
    SLICE_X88Y74         FDCE (Setup_fdce_C_CE)      -0.205    19.322    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][58]
  -------------------------------------------------------------------
                         required time                         19.322    
                         arrival time                         -19.298    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][58]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.596ns  (logic 4.161ns (21.234%)  route 15.435ns (78.766%))
  Logic Levels:           23  (LUT2=4 LUT3=3 LUT4=3 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.930ns = ( 19.070 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.297ns
    Clock Pessimism Removal (CPR):    0.537ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          0.161    -2.037    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -1.936 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16162, routed)       1.639    -0.297    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X46Y69         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y69         FDCE (Prop_fdce_C_Q)         0.518     0.221 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=166, routed)         0.903     1.124    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X46Y70         LUT2 (Prop_lut2_I0_O)        0.124     1.248 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_6/O
                         net (fo=8, routed)           0.611     1.859    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_3
    SLICE_X45Y70         LUT4 (Prop_lut4_I2_O)        0.118     1.977 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_26/O
                         net (fo=4, routed)           0.833     2.810    i_ariane/i_cva6/commit_stage_i/stvec_q_reg[31]
    SLICE_X47Y69         LUT5 (Prop_lut5_I3_O)        0.326     3.136 f  i_ariane/i_cva6/commit_stage_i/i_/speculative_read_pointer_q[1]_i_7/O
                         net (fo=48, routed)          0.607     3.743    i_ariane/i_cva6/commit_stage_i/wfi_q_reg_0
    SLICE_X47Y68         LUT3 (Prop_lut3_I0_O)        0.118     3.861 f  i_ariane/i_cva6/commit_stage_i/i_/i___62_i_2/O
                         net (fo=9, routed)           0.645     4.506    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_op_commit_csr[0]
    SLICE_X46Y67         LUT2 (Prop_lut2_I0_O)        0.318     4.824 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0/O
                         net (fo=1, routed)           0.454     5.278    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0_n_0
    SLICE_X47Y67         LUT5 (Prop_lut5_I4_O)        0.328     5.606 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_59/O
                         net (fo=1, routed)           0.620     6.226    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_304
    SLICE_X47Y67         LUT3 (Prop_lut3_I2_O)        0.124     6.350 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT3_11/O
                         net (fo=3, routed)           0.344     6.694    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/stvec_q_reg[0]_3
    SLICE_X48Y66         LUT6 (Prop_lut6_I5_O)        0.124     6.818 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/i___76_i_5__0/O
                         net (fo=5, routed)           0.452     7.270    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[cause][0]
    SLICE_X48Y66         LUT3 (Prop_lut3_I1_O)        0.119     7.389 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=33, routed)          0.488     7.877    i_ariane/i_cva6/commit_stage_i/stval_q_reg[0]_2
    SLICE_X49Y65         LUT2 (Prop_lut2_I0_O)        0.332     8.209 f  i_ariane/i_cva6/commit_stage_i/i_/scause_q[1]_i_2/O
                         net (fo=8, routed)           0.289     8.498    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X49Y65         LUT4 (Prop_lut4_I1_O)        0.124     8.622 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3/O
                         net (fo=4, routed)           0.430     9.052    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3_n_0
    SLICE_X49Y66         LUT5 (Prop_lut5_I2_O)        0.124     9.176 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___109_i_1/O
                         net (fo=4, routed)           0.440     9.616    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/FSM_sequential_state_q[3]_i_8
    SLICE_X49Y67         LUT6 (Prop_lut6_I5_O)        0.124     9.740 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/FSM_sequential_state_q[3]_i_13/O
                         net (fo=2, routed)           0.461    10.201    i_ariane/i_cva6/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X45Y68         LUT6 (Prop_lut6_I2_O)        0.124    10.325 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_355/O
                         net (fo=3, routed)           1.426    11.750    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_281
    SLICE_X44Y70         LUT6 (Prop_lut6_I2_O)        0.124    11.874 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_51_comp/O
                         net (fo=3, routed)           0.621    12.495    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_284
    SLICE_X44Y70         LUT4 (Prop_lut4_I3_O)        0.124    12.619 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT4_42/O
                         net (fo=1, routed)           0.328    12.947    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_286
    SLICE_X42Y71         LUT6 (Prop_lut6_I2_O)        0.124    13.071 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_52_comp/O
                         net (fo=3, routed)           0.195    13.266    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_287
    SLICE_X42Y71         LUT2 (Prop_lut2_I1_O)        0.124    13.390 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_14/O
                         net (fo=2, routed)           0.799    14.189    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_299
    SLICE_X44Y71         LUT6 (Prop_lut6_I2_O)        0.124    14.313 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_360/O
                         net (fo=33, routed)          0.850    15.163    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_303
    SLICE_X52Y72         LUT6 (Prop_lut6_I5_O)        0.124    15.287 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_361/O
                         net (fo=4, routed)           1.651    16.938    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_494
    SLICE_X81Y70         LUT6 (Prop_lut6_I3_O)        0.124    17.062 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_569_comp_1/O
                         net (fo=1, routed)           0.797    17.859    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][63]_0
    SLICE_X81Y69         LUT6 (Prop_lut6_I0_O)        0.124    17.983 f  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[6][63]_i_3/O
                         net (fo=2, routed)           0.448    18.431    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/generic_counter_q_reg[6][63]
    SLICE_X81Y72         LUT6 (Prop_lut6_I0_O)        0.124    18.555 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/generic_counter_q[6][63]_i_1/O
                         net (fo=32, routed)          0.743    19.298    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][63]_1[1]
    SLICE_X88Y74         FDCE                                         f  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][58]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.133    16.988    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    17.079 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.133    17.212    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    17.303 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          0.147    17.450    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.541 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16162, routed)       1.529    19.070    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/clk_out1
    SLICE_X88Y74         FDCE                                         r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][58]/C
                         clock pessimism              0.537    19.606    
                         clock uncertainty           -0.079    19.527    
    SLICE_X88Y74         FDCE (Setup_fdce_C_CE)      -0.205    19.322    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][58]
  -------------------------------------------------------------------
                         required time                         19.322    
                         arrival time                         -19.298    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][58]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.596ns  (logic 4.161ns (21.234%)  route 15.435ns (78.766%))
  Logic Levels:           23  (LUT2=4 LUT3=3 LUT4=3 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.930ns = ( 19.070 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.297ns
    Clock Pessimism Removal (CPR):    0.537ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          0.161    -2.037    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -1.936 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16162, routed)       1.639    -0.297    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X46Y69         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y69         FDCE (Prop_fdce_C_Q)         0.518     0.221 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=166, routed)         0.903     1.124    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X46Y70         LUT2 (Prop_lut2_I0_O)        0.124     1.248 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_6/O
                         net (fo=8, routed)           0.611     1.859    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_3
    SLICE_X45Y70         LUT4 (Prop_lut4_I2_O)        0.118     1.977 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_26/O
                         net (fo=4, routed)           0.833     2.810    i_ariane/i_cva6/commit_stage_i/stvec_q_reg[31]
    SLICE_X47Y69         LUT5 (Prop_lut5_I3_O)        0.326     3.136 r  i_ariane/i_cva6/commit_stage_i/i_/speculative_read_pointer_q[1]_i_7/O
                         net (fo=48, routed)          0.607     3.743    i_ariane/i_cva6/commit_stage_i/wfi_q_reg_0
    SLICE_X47Y68         LUT3 (Prop_lut3_I0_O)        0.118     3.861 r  i_ariane/i_cva6/commit_stage_i/i_/i___62_i_2/O
                         net (fo=9, routed)           0.645     4.506    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_op_commit_csr[0]
    SLICE_X46Y67         LUT2 (Prop_lut2_I0_O)        0.318     4.824 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0/O
                         net (fo=1, routed)           0.454     5.278    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0_n_0
    SLICE_X47Y67         LUT5 (Prop_lut5_I4_O)        0.328     5.606 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_59/O
                         net (fo=1, routed)           0.620     6.226    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_304
    SLICE_X47Y67         LUT3 (Prop_lut3_I2_O)        0.124     6.350 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT3_11/O
                         net (fo=3, routed)           0.344     6.694    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/stvec_q_reg[0]_3
    SLICE_X48Y66         LUT6 (Prop_lut6_I5_O)        0.124     6.818 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/i___76_i_5__0/O
                         net (fo=5, routed)           0.452     7.270    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[cause][0]
    SLICE_X48Y66         LUT3 (Prop_lut3_I1_O)        0.119     7.389 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=33, routed)          0.488     7.877    i_ariane/i_cva6/commit_stage_i/stval_q_reg[0]_2
    SLICE_X49Y65         LUT2 (Prop_lut2_I0_O)        0.332     8.209 f  i_ariane/i_cva6/commit_stage_i/i_/scause_q[1]_i_2/O
                         net (fo=8, routed)           0.289     8.498    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X49Y65         LUT4 (Prop_lut4_I1_O)        0.124     8.622 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3/O
                         net (fo=4, routed)           0.430     9.052    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3_n_0
    SLICE_X49Y66         LUT5 (Prop_lut5_I2_O)        0.124     9.176 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___109_i_1/O
                         net (fo=4, routed)           0.440     9.616    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/FSM_sequential_state_q[3]_i_8
    SLICE_X49Y67         LUT6 (Prop_lut6_I5_O)        0.124     9.740 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/FSM_sequential_state_q[3]_i_13/O
                         net (fo=2, routed)           0.461    10.201    i_ariane/i_cva6/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X45Y68         LUT6 (Prop_lut6_I2_O)        0.124    10.325 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_355/O
                         net (fo=3, routed)           1.426    11.750    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_281
    SLICE_X44Y70         LUT6 (Prop_lut6_I2_O)        0.124    11.874 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_51_comp/O
                         net (fo=3, routed)           0.621    12.495    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_284
    SLICE_X44Y70         LUT4 (Prop_lut4_I3_O)        0.124    12.619 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT4_42/O
                         net (fo=1, routed)           0.328    12.947    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_286
    SLICE_X42Y71         LUT6 (Prop_lut6_I2_O)        0.124    13.071 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_52_comp/O
                         net (fo=3, routed)           0.195    13.266    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_287
    SLICE_X42Y71         LUT2 (Prop_lut2_I1_O)        0.124    13.390 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_14/O
                         net (fo=2, routed)           0.799    14.189    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_299
    SLICE_X44Y71         LUT6 (Prop_lut6_I2_O)        0.124    14.313 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_360/O
                         net (fo=33, routed)          0.850    15.163    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_303
    SLICE_X52Y72         LUT6 (Prop_lut6_I5_O)        0.124    15.287 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_361/O
                         net (fo=4, routed)           1.651    16.938    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_494
    SLICE_X81Y70         LUT6 (Prop_lut6_I3_O)        0.124    17.062 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_569_comp_1/O
                         net (fo=1, routed)           0.797    17.859    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][63]_0
    SLICE_X81Y69         LUT6 (Prop_lut6_I0_O)        0.124    17.983 f  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[6][63]_i_3/O
                         net (fo=2, routed)           0.448    18.431    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/generic_counter_q_reg[6][63]
    SLICE_X81Y72         LUT6 (Prop_lut6_I0_O)        0.124    18.555 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/generic_counter_q[6][63]_i_1/O
                         net (fo=32, routed)          0.743    19.298    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][63]_1[1]
    SLICE_X88Y74         FDCE                                         f  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][58]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.133    16.988    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    17.079 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.133    17.212    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    17.303 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          0.147    17.450    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.541 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16162, routed)       1.529    19.070    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/clk_out1
    SLICE_X88Y74         FDCE                                         r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][58]/C
                         clock pessimism              0.537    19.606    
                         clock uncertainty           -0.079    19.527    
    SLICE_X88Y74         FDCE (Setup_fdce_C_CE)      -0.205    19.322    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][58]
  -------------------------------------------------------------------
                         required time                         19.322    
                         arrival time                         -19.298    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][62]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.596ns  (logic 4.161ns (21.234%)  route 15.435ns (78.766%))
  Logic Levels:           23  (LUT2=4 LUT3=3 LUT4=3 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.930ns = ( 19.070 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.297ns
    Clock Pessimism Removal (CPR):    0.537ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          0.161    -2.037    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -1.936 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16162, routed)       1.639    -0.297    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X46Y69         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y69         FDCE (Prop_fdce_C_Q)         0.518     0.221 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=166, routed)         0.903     1.124    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X46Y70         LUT2 (Prop_lut2_I0_O)        0.124     1.248 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_6/O
                         net (fo=8, routed)           0.611     1.859    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_3
    SLICE_X45Y70         LUT4 (Prop_lut4_I2_O)        0.118     1.977 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_26/O
                         net (fo=4, routed)           0.833     2.810    i_ariane/i_cva6/commit_stage_i/stvec_q_reg[31]
    SLICE_X47Y69         LUT5 (Prop_lut5_I3_O)        0.326     3.136 f  i_ariane/i_cva6/commit_stage_i/i_/speculative_read_pointer_q[1]_i_7/O
                         net (fo=48, routed)          0.607     3.743    i_ariane/i_cva6/commit_stage_i/wfi_q_reg_0
    SLICE_X47Y68         LUT3 (Prop_lut3_I0_O)        0.118     3.861 f  i_ariane/i_cva6/commit_stage_i/i_/i___62_i_2/O
                         net (fo=9, routed)           0.645     4.506    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_op_commit_csr[0]
    SLICE_X46Y67         LUT2 (Prop_lut2_I0_O)        0.318     4.824 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0/O
                         net (fo=1, routed)           0.454     5.278    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0_n_0
    SLICE_X47Y67         LUT5 (Prop_lut5_I4_O)        0.328     5.606 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_59/O
                         net (fo=1, routed)           0.620     6.226    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_304
    SLICE_X47Y67         LUT3 (Prop_lut3_I2_O)        0.124     6.350 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT3_11/O
                         net (fo=3, routed)           0.344     6.694    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/stvec_q_reg[0]_3
    SLICE_X48Y66         LUT6 (Prop_lut6_I5_O)        0.124     6.818 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/i___76_i_5__0/O
                         net (fo=5, routed)           0.452     7.270    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[cause][0]
    SLICE_X48Y66         LUT3 (Prop_lut3_I1_O)        0.119     7.389 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=33, routed)          0.488     7.877    i_ariane/i_cva6/commit_stage_i/stval_q_reg[0]_2
    SLICE_X49Y65         LUT2 (Prop_lut2_I0_O)        0.332     8.209 r  i_ariane/i_cva6/commit_stage_i/i_/scause_q[1]_i_2/O
                         net (fo=8, routed)           0.289     8.498    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X49Y65         LUT4 (Prop_lut4_I1_O)        0.124     8.622 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3/O
                         net (fo=4, routed)           0.430     9.052    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3_n_0
    SLICE_X49Y66         LUT5 (Prop_lut5_I2_O)        0.124     9.176 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___109_i_1/O
                         net (fo=4, routed)           0.440     9.616    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/FSM_sequential_state_q[3]_i_8
    SLICE_X49Y67         LUT6 (Prop_lut6_I5_O)        0.124     9.740 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/FSM_sequential_state_q[3]_i_13/O
                         net (fo=2, routed)           0.461    10.201    i_ariane/i_cva6/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X45Y68         LUT6 (Prop_lut6_I2_O)        0.124    10.325 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_355/O
                         net (fo=3, routed)           1.426    11.750    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_281
    SLICE_X44Y70         LUT6 (Prop_lut6_I2_O)        0.124    11.874 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_51_comp/O
                         net (fo=3, routed)           0.621    12.495    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_284
    SLICE_X44Y70         LUT4 (Prop_lut4_I3_O)        0.124    12.619 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT4_42/O
                         net (fo=1, routed)           0.328    12.947    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_286
    SLICE_X42Y71         LUT6 (Prop_lut6_I2_O)        0.124    13.071 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_52_comp/O
                         net (fo=3, routed)           0.195    13.266    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_287
    SLICE_X42Y71         LUT2 (Prop_lut2_I1_O)        0.124    13.390 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_14/O
                         net (fo=2, routed)           0.799    14.189    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_299
    SLICE_X44Y71         LUT6 (Prop_lut6_I2_O)        0.124    14.313 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_360/O
                         net (fo=33, routed)          0.850    15.163    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_303
    SLICE_X52Y72         LUT6 (Prop_lut6_I5_O)        0.124    15.287 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_361/O
                         net (fo=4, routed)           1.651    16.938    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_494
    SLICE_X81Y70         LUT6 (Prop_lut6_I3_O)        0.124    17.062 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_569_comp_1/O
                         net (fo=1, routed)           0.797    17.859    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][63]_0
    SLICE_X81Y69         LUT6 (Prop_lut6_I0_O)        0.124    17.983 r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[6][63]_i_3/O
                         net (fo=2, routed)           0.448    18.431    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/generic_counter_q_reg[6][63]
    SLICE_X81Y72         LUT6 (Prop_lut6_I0_O)        0.124    18.555 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/generic_counter_q[6][63]_i_1/O
                         net (fo=32, routed)          0.743    19.298    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][63]_1[1]
    SLICE_X88Y74         FDCE                                         r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][62]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.133    16.988    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    17.079 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.133    17.212    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    17.303 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          0.147    17.450    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.541 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16162, routed)       1.529    19.070    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/clk_out1
    SLICE_X88Y74         FDCE                                         r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][62]/C
                         clock pessimism              0.537    19.606    
                         clock uncertainty           -0.079    19.527    
    SLICE_X88Y74         FDCE (Setup_fdce_C_CE)      -0.205    19.322    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][62]
  -------------------------------------------------------------------
                         required time                         19.322    
                         arrival time                         -19.298    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][62]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.596ns  (logic 4.161ns (21.234%)  route 15.435ns (78.766%))
  Logic Levels:           23  (LUT2=4 LUT3=3 LUT4=3 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.930ns = ( 19.070 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.297ns
    Clock Pessimism Removal (CPR):    0.537ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          0.161    -2.037    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -1.936 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16162, routed)       1.639    -0.297    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X46Y69         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y69         FDCE (Prop_fdce_C_Q)         0.518     0.221 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=166, routed)         0.903     1.124    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X46Y70         LUT2 (Prop_lut2_I0_O)        0.124     1.248 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_6/O
                         net (fo=8, routed)           0.611     1.859    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_3
    SLICE_X45Y70         LUT4 (Prop_lut4_I2_O)        0.118     1.977 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_26/O
                         net (fo=4, routed)           0.833     2.810    i_ariane/i_cva6/commit_stage_i/stvec_q_reg[31]
    SLICE_X47Y69         LUT5 (Prop_lut5_I3_O)        0.326     3.136 r  i_ariane/i_cva6/commit_stage_i/i_/speculative_read_pointer_q[1]_i_7/O
                         net (fo=48, routed)          0.607     3.743    i_ariane/i_cva6/commit_stage_i/wfi_q_reg_0
    SLICE_X47Y68         LUT3 (Prop_lut3_I0_O)        0.118     3.861 r  i_ariane/i_cva6/commit_stage_i/i_/i___62_i_2/O
                         net (fo=9, routed)           0.645     4.506    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_op_commit_csr[0]
    SLICE_X46Y67         LUT2 (Prop_lut2_I0_O)        0.318     4.824 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0/O
                         net (fo=1, routed)           0.454     5.278    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0_n_0
    SLICE_X47Y67         LUT5 (Prop_lut5_I4_O)        0.328     5.606 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_59/O
                         net (fo=1, routed)           0.620     6.226    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_304
    SLICE_X47Y67         LUT3 (Prop_lut3_I2_O)        0.124     6.350 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT3_11/O
                         net (fo=3, routed)           0.344     6.694    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/stvec_q_reg[0]_3
    SLICE_X48Y66         LUT6 (Prop_lut6_I5_O)        0.124     6.818 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/i___76_i_5__0/O
                         net (fo=5, routed)           0.452     7.270    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[cause][0]
    SLICE_X48Y66         LUT3 (Prop_lut3_I1_O)        0.119     7.389 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=33, routed)          0.488     7.877    i_ariane/i_cva6/commit_stage_i/stval_q_reg[0]_2
    SLICE_X49Y65         LUT2 (Prop_lut2_I0_O)        0.332     8.209 r  i_ariane/i_cva6/commit_stage_i/i_/scause_q[1]_i_2/O
                         net (fo=8, routed)           0.289     8.498    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X49Y65         LUT4 (Prop_lut4_I1_O)        0.124     8.622 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3/O
                         net (fo=4, routed)           0.430     9.052    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3_n_0
    SLICE_X49Y66         LUT5 (Prop_lut5_I2_O)        0.124     9.176 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___109_i_1/O
                         net (fo=4, routed)           0.440     9.616    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/FSM_sequential_state_q[3]_i_8
    SLICE_X49Y67         LUT6 (Prop_lut6_I5_O)        0.124     9.740 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/FSM_sequential_state_q[3]_i_13/O
                         net (fo=2, routed)           0.461    10.201    i_ariane/i_cva6/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X45Y68         LUT6 (Prop_lut6_I2_O)        0.124    10.325 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_355/O
                         net (fo=3, routed)           1.426    11.750    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_281
    SLICE_X44Y70         LUT6 (Prop_lut6_I2_O)        0.124    11.874 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_51_comp/O
                         net (fo=3, routed)           0.621    12.495    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_284
    SLICE_X44Y70         LUT4 (Prop_lut4_I3_O)        0.124    12.619 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT4_42/O
                         net (fo=1, routed)           0.328    12.947    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_286
    SLICE_X42Y71         LUT6 (Prop_lut6_I2_O)        0.124    13.071 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_52_comp/O
                         net (fo=3, routed)           0.195    13.266    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_287
    SLICE_X42Y71         LUT2 (Prop_lut2_I1_O)        0.124    13.390 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_14/O
                         net (fo=2, routed)           0.799    14.189    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_299
    SLICE_X44Y71         LUT6 (Prop_lut6_I2_O)        0.124    14.313 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_360/O
                         net (fo=33, routed)          0.850    15.163    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_303
    SLICE_X52Y72         LUT6 (Prop_lut6_I5_O)        0.124    15.287 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_361/O
                         net (fo=4, routed)           1.651    16.938    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_494
    SLICE_X81Y70         LUT6 (Prop_lut6_I3_O)        0.124    17.062 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_569_comp_1/O
                         net (fo=1, routed)           0.797    17.859    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][63]_0
    SLICE_X81Y69         LUT6 (Prop_lut6_I0_O)        0.124    17.983 r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[6][63]_i_3/O
                         net (fo=2, routed)           0.448    18.431    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/generic_counter_q_reg[6][63]
    SLICE_X81Y72         LUT6 (Prop_lut6_I0_O)        0.124    18.555 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/generic_counter_q[6][63]_i_1/O
                         net (fo=32, routed)          0.743    19.298    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][63]_1[1]
    SLICE_X88Y74         FDCE                                         r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][62]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.133    16.988    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    17.079 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.133    17.212    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    17.303 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          0.147    17.450    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.541 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16162, routed)       1.529    19.070    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/clk_out1
    SLICE_X88Y74         FDCE                                         r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][62]/C
                         clock pessimism              0.537    19.606    
                         clock uncertainty           -0.079    19.527    
    SLICE_X88Y74         FDCE (Setup_fdce_C_CE)      -0.205    19.322    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][62]
  -------------------------------------------------------------------
                         required time                         19.322    
                         arrival time                         -19.298    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][62]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.596ns  (logic 4.161ns (21.234%)  route 15.435ns (78.766%))
  Logic Levels:           23  (LUT2=4 LUT3=3 LUT4=3 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.930ns = ( 19.070 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.297ns
    Clock Pessimism Removal (CPR):    0.537ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          0.161    -2.037    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -1.936 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16162, routed)       1.639    -0.297    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X46Y69         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y69         FDCE (Prop_fdce_C_Q)         0.518     0.221 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=166, routed)         0.903     1.124    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X46Y70         LUT2 (Prop_lut2_I0_O)        0.124     1.248 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_6/O
                         net (fo=8, routed)           0.611     1.859    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_3
    SLICE_X45Y70         LUT4 (Prop_lut4_I2_O)        0.118     1.977 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_26/O
                         net (fo=4, routed)           0.833     2.810    i_ariane/i_cva6/commit_stage_i/stvec_q_reg[31]
    SLICE_X47Y69         LUT5 (Prop_lut5_I3_O)        0.326     3.136 f  i_ariane/i_cva6/commit_stage_i/i_/speculative_read_pointer_q[1]_i_7/O
                         net (fo=48, routed)          0.607     3.743    i_ariane/i_cva6/commit_stage_i/wfi_q_reg_0
    SLICE_X47Y68         LUT3 (Prop_lut3_I0_O)        0.118     3.861 f  i_ariane/i_cva6/commit_stage_i/i_/i___62_i_2/O
                         net (fo=9, routed)           0.645     4.506    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_op_commit_csr[0]
    SLICE_X46Y67         LUT2 (Prop_lut2_I0_O)        0.318     4.824 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0/O
                         net (fo=1, routed)           0.454     5.278    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0_n_0
    SLICE_X47Y67         LUT5 (Prop_lut5_I4_O)        0.328     5.606 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_59/O
                         net (fo=1, routed)           0.620     6.226    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_304
    SLICE_X47Y67         LUT3 (Prop_lut3_I2_O)        0.124     6.350 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT3_11/O
                         net (fo=3, routed)           0.344     6.694    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/stvec_q_reg[0]_3
    SLICE_X48Y66         LUT6 (Prop_lut6_I5_O)        0.124     6.818 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/i___76_i_5__0/O
                         net (fo=5, routed)           0.452     7.270    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[cause][0]
    SLICE_X48Y66         LUT3 (Prop_lut3_I1_O)        0.119     7.389 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=33, routed)          0.488     7.877    i_ariane/i_cva6/commit_stage_i/stval_q_reg[0]_2
    SLICE_X49Y65         LUT2 (Prop_lut2_I0_O)        0.332     8.209 f  i_ariane/i_cva6/commit_stage_i/i_/scause_q[1]_i_2/O
                         net (fo=8, routed)           0.289     8.498    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X49Y65         LUT4 (Prop_lut4_I1_O)        0.124     8.622 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3/O
                         net (fo=4, routed)           0.430     9.052    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3_n_0
    SLICE_X49Y66         LUT5 (Prop_lut5_I2_O)        0.124     9.176 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___109_i_1/O
                         net (fo=4, routed)           0.440     9.616    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/FSM_sequential_state_q[3]_i_8
    SLICE_X49Y67         LUT6 (Prop_lut6_I5_O)        0.124     9.740 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/FSM_sequential_state_q[3]_i_13/O
                         net (fo=2, routed)           0.461    10.201    i_ariane/i_cva6/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X45Y68         LUT6 (Prop_lut6_I2_O)        0.124    10.325 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_355/O
                         net (fo=3, routed)           1.426    11.750    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_281
    SLICE_X44Y70         LUT6 (Prop_lut6_I2_O)        0.124    11.874 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_51_comp/O
                         net (fo=3, routed)           0.621    12.495    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_284
    SLICE_X44Y70         LUT4 (Prop_lut4_I3_O)        0.124    12.619 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT4_42/O
                         net (fo=1, routed)           0.328    12.947    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_286
    SLICE_X42Y71         LUT6 (Prop_lut6_I2_O)        0.124    13.071 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_52_comp/O
                         net (fo=3, routed)           0.195    13.266    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_287
    SLICE_X42Y71         LUT2 (Prop_lut2_I1_O)        0.124    13.390 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_14/O
                         net (fo=2, routed)           0.799    14.189    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_299
    SLICE_X44Y71         LUT6 (Prop_lut6_I2_O)        0.124    14.313 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_360/O
                         net (fo=33, routed)          0.850    15.163    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_303
    SLICE_X52Y72         LUT6 (Prop_lut6_I5_O)        0.124    15.287 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_361/O
                         net (fo=4, routed)           1.651    16.938    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_494
    SLICE_X81Y70         LUT6 (Prop_lut6_I3_O)        0.124    17.062 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_569_comp_1/O
                         net (fo=1, routed)           0.797    17.859    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][63]_0
    SLICE_X81Y69         LUT6 (Prop_lut6_I0_O)        0.124    17.983 r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[6][63]_i_3/O
                         net (fo=2, routed)           0.448    18.431    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/generic_counter_q_reg[6][63]
    SLICE_X81Y72         LUT6 (Prop_lut6_I0_O)        0.124    18.555 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/generic_counter_q[6][63]_i_1/O
                         net (fo=32, routed)          0.743    19.298    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][63]_1[1]
    SLICE_X88Y74         FDCE                                         r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][62]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.133    16.988    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    17.079 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.133    17.212    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    17.303 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          0.147    17.450    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.541 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16162, routed)       1.529    19.070    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/clk_out1
    SLICE_X88Y74         FDCE                                         r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][62]/C
                         clock pessimism              0.537    19.606    
                         clock uncertainty           -0.079    19.527    
    SLICE_X88Y74         FDCE (Setup_fdce_C_CE)      -0.205    19.322    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][62]
  -------------------------------------------------------------------
                         required time                         19.322    
                         arrival time                         -19.298    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][62]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.596ns  (logic 4.161ns (21.234%)  route 15.435ns (78.766%))
  Logic Levels:           23  (LUT2=4 LUT3=3 LUT4=3 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.930ns = ( 19.070 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.297ns
    Clock Pessimism Removal (CPR):    0.537ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          0.161    -2.037    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -1.936 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16162, routed)       1.639    -0.297    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X46Y69         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y69         FDCE (Prop_fdce_C_Q)         0.518     0.221 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=166, routed)         0.903     1.124    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X46Y70         LUT2 (Prop_lut2_I0_O)        0.124     1.248 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_6/O
                         net (fo=8, routed)           0.611     1.859    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_3
    SLICE_X45Y70         LUT4 (Prop_lut4_I2_O)        0.118     1.977 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_26/O
                         net (fo=4, routed)           0.833     2.810    i_ariane/i_cva6/commit_stage_i/stvec_q_reg[31]
    SLICE_X47Y69         LUT5 (Prop_lut5_I3_O)        0.326     3.136 r  i_ariane/i_cva6/commit_stage_i/i_/speculative_read_pointer_q[1]_i_7/O
                         net (fo=48, routed)          0.607     3.743    i_ariane/i_cva6/commit_stage_i/wfi_q_reg_0
    SLICE_X47Y68         LUT3 (Prop_lut3_I0_O)        0.118     3.861 r  i_ariane/i_cva6/commit_stage_i/i_/i___62_i_2/O
                         net (fo=9, routed)           0.645     4.506    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_op_commit_csr[0]
    SLICE_X46Y67         LUT2 (Prop_lut2_I0_O)        0.318     4.824 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0/O
                         net (fo=1, routed)           0.454     5.278    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0_n_0
    SLICE_X47Y67         LUT5 (Prop_lut5_I4_O)        0.328     5.606 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_59/O
                         net (fo=1, routed)           0.620     6.226    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_304
    SLICE_X47Y67         LUT3 (Prop_lut3_I2_O)        0.124     6.350 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT3_11/O
                         net (fo=3, routed)           0.344     6.694    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/stvec_q_reg[0]_3
    SLICE_X48Y66         LUT6 (Prop_lut6_I5_O)        0.124     6.818 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/i___76_i_5__0/O
                         net (fo=5, routed)           0.452     7.270    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[cause][0]
    SLICE_X48Y66         LUT3 (Prop_lut3_I1_O)        0.119     7.389 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=33, routed)          0.488     7.877    i_ariane/i_cva6/commit_stage_i/stval_q_reg[0]_2
    SLICE_X49Y65         LUT2 (Prop_lut2_I0_O)        0.332     8.209 f  i_ariane/i_cva6/commit_stage_i/i_/scause_q[1]_i_2/O
                         net (fo=8, routed)           0.289     8.498    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X49Y65         LUT4 (Prop_lut4_I1_O)        0.124     8.622 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3/O
                         net (fo=4, routed)           0.430     9.052    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3_n_0
    SLICE_X49Y66         LUT5 (Prop_lut5_I2_O)        0.124     9.176 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___109_i_1/O
                         net (fo=4, routed)           0.440     9.616    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/FSM_sequential_state_q[3]_i_8
    SLICE_X49Y67         LUT6 (Prop_lut6_I5_O)        0.124     9.740 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/FSM_sequential_state_q[3]_i_13/O
                         net (fo=2, routed)           0.461    10.201    i_ariane/i_cva6/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X45Y68         LUT6 (Prop_lut6_I2_O)        0.124    10.325 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_355/O
                         net (fo=3, routed)           1.426    11.750    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_281
    SLICE_X44Y70         LUT6 (Prop_lut6_I2_O)        0.124    11.874 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_51_comp/O
                         net (fo=3, routed)           0.621    12.495    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_284
    SLICE_X44Y70         LUT4 (Prop_lut4_I3_O)        0.124    12.619 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT4_42/O
                         net (fo=1, routed)           0.328    12.947    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_286
    SLICE_X42Y71         LUT6 (Prop_lut6_I2_O)        0.124    13.071 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_52_comp/O
                         net (fo=3, routed)           0.195    13.266    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_287
    SLICE_X42Y71         LUT2 (Prop_lut2_I1_O)        0.124    13.390 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_14/O
                         net (fo=2, routed)           0.799    14.189    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_299
    SLICE_X44Y71         LUT6 (Prop_lut6_I2_O)        0.124    14.313 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_360/O
                         net (fo=33, routed)          0.850    15.163    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_303
    SLICE_X52Y72         LUT6 (Prop_lut6_I5_O)        0.124    15.287 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_361/O
                         net (fo=4, routed)           1.651    16.938    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_494
    SLICE_X81Y70         LUT6 (Prop_lut6_I3_O)        0.124    17.062 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_569_comp_1/O
                         net (fo=1, routed)           0.797    17.859    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][63]_0
    SLICE_X81Y69         LUT6 (Prop_lut6_I0_O)        0.124    17.983 r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[6][63]_i_3/O
                         net (fo=2, routed)           0.448    18.431    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/generic_counter_q_reg[6][63]
    SLICE_X81Y72         LUT6 (Prop_lut6_I0_O)        0.124    18.555 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/generic_counter_q[6][63]_i_1/O
                         net (fo=32, routed)          0.743    19.298    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][63]_1[1]
    SLICE_X88Y74         FDCE                                         r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][62]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.133    16.988    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    17.079 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.133    17.212    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    17.303 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          0.147    17.450    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.541 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16162, routed)       1.529    19.070    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/clk_out1
    SLICE_X88Y74         FDCE                                         r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][62]/C
                         clock pessimism              0.537    19.606    
                         clock uncertainty           -0.079    19.527    
    SLICE_X88Y74         FDCE (Setup_fdce_C_CE)      -0.205    19.322    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][62]
  -------------------------------------------------------------------
                         required time                         19.322    
                         arrival time                         -19.298    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][62]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.596ns  (logic 4.161ns (21.234%)  route 15.435ns (78.766%))
  Logic Levels:           23  (LUT2=4 LUT3=3 LUT4=3 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.930ns = ( 19.070 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.297ns
    Clock Pessimism Removal (CPR):    0.537ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          0.161    -2.037    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -1.936 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16162, routed)       1.639    -0.297    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X46Y69         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y69         FDCE (Prop_fdce_C_Q)         0.518     0.221 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=166, routed)         0.903     1.124    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X46Y70         LUT2 (Prop_lut2_I0_O)        0.124     1.248 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_6/O
                         net (fo=8, routed)           0.611     1.859    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_3
    SLICE_X45Y70         LUT4 (Prop_lut4_I2_O)        0.118     1.977 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_26/O
                         net (fo=4, routed)           0.833     2.810    i_ariane/i_cva6/commit_stage_i/stvec_q_reg[31]
    SLICE_X47Y69         LUT5 (Prop_lut5_I3_O)        0.326     3.136 f  i_ariane/i_cva6/commit_stage_i/i_/speculative_read_pointer_q[1]_i_7/O
                         net (fo=48, routed)          0.607     3.743    i_ariane/i_cva6/commit_stage_i/wfi_q_reg_0
    SLICE_X47Y68         LUT3 (Prop_lut3_I0_O)        0.118     3.861 f  i_ariane/i_cva6/commit_stage_i/i_/i___62_i_2/O
                         net (fo=9, routed)           0.645     4.506    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_op_commit_csr[0]
    SLICE_X46Y67         LUT2 (Prop_lut2_I0_O)        0.318     4.824 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0/O
                         net (fo=1, routed)           0.454     5.278    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0_n_0
    SLICE_X47Y67         LUT5 (Prop_lut5_I4_O)        0.328     5.606 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_59/O
                         net (fo=1, routed)           0.620     6.226    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_304
    SLICE_X47Y67         LUT3 (Prop_lut3_I2_O)        0.124     6.350 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT3_11/O
                         net (fo=3, routed)           0.344     6.694    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/stvec_q_reg[0]_3
    SLICE_X48Y66         LUT6 (Prop_lut6_I5_O)        0.124     6.818 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/i___76_i_5__0/O
                         net (fo=5, routed)           0.452     7.270    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[cause][0]
    SLICE_X48Y66         LUT3 (Prop_lut3_I1_O)        0.119     7.389 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=33, routed)          0.488     7.877    i_ariane/i_cva6/commit_stage_i/stval_q_reg[0]_2
    SLICE_X49Y65         LUT2 (Prop_lut2_I0_O)        0.332     8.209 r  i_ariane/i_cva6/commit_stage_i/i_/scause_q[1]_i_2/O
                         net (fo=8, routed)           0.289     8.498    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X49Y65         LUT4 (Prop_lut4_I1_O)        0.124     8.622 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3/O
                         net (fo=4, routed)           0.430     9.052    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3_n_0
    SLICE_X49Y66         LUT5 (Prop_lut5_I2_O)        0.124     9.176 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___109_i_1/O
                         net (fo=4, routed)           0.440     9.616    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/FSM_sequential_state_q[3]_i_8
    SLICE_X49Y67         LUT6 (Prop_lut6_I5_O)        0.124     9.740 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/FSM_sequential_state_q[3]_i_13/O
                         net (fo=2, routed)           0.461    10.201    i_ariane/i_cva6/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X45Y68         LUT6 (Prop_lut6_I2_O)        0.124    10.325 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_355/O
                         net (fo=3, routed)           1.426    11.750    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_281
    SLICE_X44Y70         LUT6 (Prop_lut6_I2_O)        0.124    11.874 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_51_comp/O
                         net (fo=3, routed)           0.621    12.495    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_284
    SLICE_X44Y70         LUT4 (Prop_lut4_I3_O)        0.124    12.619 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT4_42/O
                         net (fo=1, routed)           0.328    12.947    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_286
    SLICE_X42Y71         LUT6 (Prop_lut6_I2_O)        0.124    13.071 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_52_comp/O
                         net (fo=3, routed)           0.195    13.266    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_287
    SLICE_X42Y71         LUT2 (Prop_lut2_I1_O)        0.124    13.390 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_14/O
                         net (fo=2, routed)           0.799    14.189    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_299
    SLICE_X44Y71         LUT6 (Prop_lut6_I2_O)        0.124    14.313 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_360/O
                         net (fo=33, routed)          0.850    15.163    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_303
    SLICE_X52Y72         LUT6 (Prop_lut6_I5_O)        0.124    15.287 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_361/O
                         net (fo=4, routed)           1.651    16.938    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_494
    SLICE_X81Y70         LUT6 (Prop_lut6_I3_O)        0.124    17.062 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_569_comp_1/O
                         net (fo=1, routed)           0.797    17.859    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][63]_0
    SLICE_X81Y69         LUT6 (Prop_lut6_I0_O)        0.124    17.983 r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[6][63]_i_3/O
                         net (fo=2, routed)           0.448    18.431    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/generic_counter_q_reg[6][63]
    SLICE_X81Y72         LUT6 (Prop_lut6_I0_O)        0.124    18.555 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/generic_counter_q[6][63]_i_1/O
                         net (fo=32, routed)          0.743    19.298    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][63]_1[1]
    SLICE_X88Y74         FDCE                                         r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][62]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.133    16.988    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    17.079 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.133    17.212    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    17.303 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          0.147    17.450    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.541 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16162, routed)       1.529    19.070    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/clk_out1
    SLICE_X88Y74         FDCE                                         r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][62]/C
                         clock pessimism              0.537    19.606    
                         clock uncertainty           -0.079    19.527    
    SLICE_X88Y74         FDCE (Setup_fdce_C_CE)      -0.205    19.322    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][62]
  -------------------------------------------------------------------
                         required time                         19.322    
                         arrival time                         -19.298    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][62]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.596ns  (logic 4.161ns (21.234%)  route 15.435ns (78.766%))
  Logic Levels:           23  (LUT2=4 LUT3=3 LUT4=3 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.930ns = ( 19.070 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.297ns
    Clock Pessimism Removal (CPR):    0.537ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          0.161    -2.037    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -1.936 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16162, routed)       1.639    -0.297    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X46Y69         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y69         FDCE (Prop_fdce_C_Q)         0.518     0.221 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=166, routed)         0.903     1.124    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X46Y70         LUT2 (Prop_lut2_I0_O)        0.124     1.248 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_6/O
                         net (fo=8, routed)           0.611     1.859    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_3
    SLICE_X45Y70         LUT4 (Prop_lut4_I2_O)        0.118     1.977 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_26/O
                         net (fo=4, routed)           0.833     2.810    i_ariane/i_cva6/commit_stage_i/stvec_q_reg[31]
    SLICE_X47Y69         LUT5 (Prop_lut5_I3_O)        0.326     3.136 r  i_ariane/i_cva6/commit_stage_i/i_/speculative_read_pointer_q[1]_i_7/O
                         net (fo=48, routed)          0.607     3.743    i_ariane/i_cva6/commit_stage_i/wfi_q_reg_0
    SLICE_X47Y68         LUT3 (Prop_lut3_I0_O)        0.118     3.861 r  i_ariane/i_cva6/commit_stage_i/i_/i___62_i_2/O
                         net (fo=9, routed)           0.645     4.506    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_op_commit_csr[0]
    SLICE_X46Y67         LUT2 (Prop_lut2_I0_O)        0.318     4.824 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0/O
                         net (fo=1, routed)           0.454     5.278    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0_n_0
    SLICE_X47Y67         LUT5 (Prop_lut5_I4_O)        0.328     5.606 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_59/O
                         net (fo=1, routed)           0.620     6.226    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_304
    SLICE_X47Y67         LUT3 (Prop_lut3_I2_O)        0.124     6.350 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT3_11/O
                         net (fo=3, routed)           0.344     6.694    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/stvec_q_reg[0]_3
    SLICE_X48Y66         LUT6 (Prop_lut6_I5_O)        0.124     6.818 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/i___76_i_5__0/O
                         net (fo=5, routed)           0.452     7.270    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[cause][0]
    SLICE_X48Y66         LUT3 (Prop_lut3_I1_O)        0.119     7.389 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=33, routed)          0.488     7.877    i_ariane/i_cva6/commit_stage_i/stval_q_reg[0]_2
    SLICE_X49Y65         LUT2 (Prop_lut2_I0_O)        0.332     8.209 r  i_ariane/i_cva6/commit_stage_i/i_/scause_q[1]_i_2/O
                         net (fo=8, routed)           0.289     8.498    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X49Y65         LUT4 (Prop_lut4_I1_O)        0.124     8.622 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3/O
                         net (fo=4, routed)           0.430     9.052    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3_n_0
    SLICE_X49Y66         LUT5 (Prop_lut5_I2_O)        0.124     9.176 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___109_i_1/O
                         net (fo=4, routed)           0.440     9.616    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/FSM_sequential_state_q[3]_i_8
    SLICE_X49Y67         LUT6 (Prop_lut6_I5_O)        0.124     9.740 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/FSM_sequential_state_q[3]_i_13/O
                         net (fo=2, routed)           0.461    10.201    i_ariane/i_cva6/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X45Y68         LUT6 (Prop_lut6_I2_O)        0.124    10.325 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_355/O
                         net (fo=3, routed)           1.426    11.750    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_281
    SLICE_X44Y70         LUT6 (Prop_lut6_I2_O)        0.124    11.874 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_51_comp/O
                         net (fo=3, routed)           0.621    12.495    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_284
    SLICE_X44Y70         LUT4 (Prop_lut4_I3_O)        0.124    12.619 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT4_42/O
                         net (fo=1, routed)           0.328    12.947    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_286
    SLICE_X42Y71         LUT6 (Prop_lut6_I2_O)        0.124    13.071 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_52_comp/O
                         net (fo=3, routed)           0.195    13.266    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_287
    SLICE_X42Y71         LUT2 (Prop_lut2_I1_O)        0.124    13.390 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_14/O
                         net (fo=2, routed)           0.799    14.189    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_299
    SLICE_X44Y71         LUT6 (Prop_lut6_I2_O)        0.124    14.313 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_360/O
                         net (fo=33, routed)          0.850    15.163    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_303
    SLICE_X52Y72         LUT6 (Prop_lut6_I5_O)        0.124    15.287 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_361/O
                         net (fo=4, routed)           1.651    16.938    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_494
    SLICE_X81Y70         LUT6 (Prop_lut6_I3_O)        0.124    17.062 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_569_comp_1/O
                         net (fo=1, routed)           0.797    17.859    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][63]_0
    SLICE_X81Y69         LUT6 (Prop_lut6_I0_O)        0.124    17.983 r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[6][63]_i_3/O
                         net (fo=2, routed)           0.448    18.431    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/generic_counter_q_reg[6][63]
    SLICE_X81Y72         LUT6 (Prop_lut6_I0_O)        0.124    18.555 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/generic_counter_q[6][63]_i_1/O
                         net (fo=32, routed)          0.743    19.298    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][63]_1[1]
    SLICE_X88Y74         FDCE                                         r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][62]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.133    16.988    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    17.079 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.133    17.212    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    17.303 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          0.147    17.450    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.541 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16162, routed)       1.529    19.070    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/clk_out1
    SLICE_X88Y74         FDCE                                         r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][62]/C
                         clock pessimism              0.537    19.606    
                         clock uncertainty           -0.079    19.527    
    SLICE_X88Y74         FDCE (Setup_fdce_C_CE)      -0.205    19.322    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][62]
  -------------------------------------------------------------------
                         required time                         19.322    
                         arrival time                         -19.298    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][62]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.596ns  (logic 4.161ns (21.234%)  route 15.435ns (78.766%))
  Logic Levels:           23  (LUT2=4 LUT3=3 LUT4=3 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.930ns = ( 19.070 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.297ns
    Clock Pessimism Removal (CPR):    0.537ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          0.161    -2.037    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -1.936 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16162, routed)       1.639    -0.297    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X46Y69         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y69         FDCE (Prop_fdce_C_Q)         0.518     0.221 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=166, routed)         0.903     1.124    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X46Y70         LUT2 (Prop_lut2_I0_O)        0.124     1.248 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_6/O
                         net (fo=8, routed)           0.611     1.859    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_3
    SLICE_X45Y70         LUT4 (Prop_lut4_I2_O)        0.118     1.977 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_26/O
                         net (fo=4, routed)           0.833     2.810    i_ariane/i_cva6/commit_stage_i/stvec_q_reg[31]
    SLICE_X47Y69         LUT5 (Prop_lut5_I3_O)        0.326     3.136 f  i_ariane/i_cva6/commit_stage_i/i_/speculative_read_pointer_q[1]_i_7/O
                         net (fo=48, routed)          0.607     3.743    i_ariane/i_cva6/commit_stage_i/wfi_q_reg_0
    SLICE_X47Y68         LUT3 (Prop_lut3_I0_O)        0.118     3.861 f  i_ariane/i_cva6/commit_stage_i/i_/i___62_i_2/O
                         net (fo=9, routed)           0.645     4.506    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_op_commit_csr[0]
    SLICE_X46Y67         LUT2 (Prop_lut2_I0_O)        0.318     4.824 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0/O
                         net (fo=1, routed)           0.454     5.278    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0_n_0
    SLICE_X47Y67         LUT5 (Prop_lut5_I4_O)        0.328     5.606 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_59/O
                         net (fo=1, routed)           0.620     6.226    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_304
    SLICE_X47Y67         LUT3 (Prop_lut3_I2_O)        0.124     6.350 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT3_11/O
                         net (fo=3, routed)           0.344     6.694    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/stvec_q_reg[0]_3
    SLICE_X48Y66         LUT6 (Prop_lut6_I5_O)        0.124     6.818 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/i___76_i_5__0/O
                         net (fo=5, routed)           0.452     7.270    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[cause][0]
    SLICE_X48Y66         LUT3 (Prop_lut3_I1_O)        0.119     7.389 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=33, routed)          0.488     7.877    i_ariane/i_cva6/commit_stage_i/stval_q_reg[0]_2
    SLICE_X49Y65         LUT2 (Prop_lut2_I0_O)        0.332     8.209 f  i_ariane/i_cva6/commit_stage_i/i_/scause_q[1]_i_2/O
                         net (fo=8, routed)           0.289     8.498    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X49Y65         LUT4 (Prop_lut4_I1_O)        0.124     8.622 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3/O
                         net (fo=4, routed)           0.430     9.052    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3_n_0
    SLICE_X49Y66         LUT5 (Prop_lut5_I2_O)        0.124     9.176 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___109_i_1/O
                         net (fo=4, routed)           0.440     9.616    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/FSM_sequential_state_q[3]_i_8
    SLICE_X49Y67         LUT6 (Prop_lut6_I5_O)        0.124     9.740 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/FSM_sequential_state_q[3]_i_13/O
                         net (fo=2, routed)           0.461    10.201    i_ariane/i_cva6/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X45Y68         LUT6 (Prop_lut6_I2_O)        0.124    10.325 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_355/O
                         net (fo=3, routed)           1.426    11.750    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_281
    SLICE_X44Y70         LUT6 (Prop_lut6_I2_O)        0.124    11.874 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_51_comp/O
                         net (fo=3, routed)           0.621    12.495    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_284
    SLICE_X44Y70         LUT4 (Prop_lut4_I3_O)        0.124    12.619 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT4_42/O
                         net (fo=1, routed)           0.328    12.947    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_286
    SLICE_X42Y71         LUT6 (Prop_lut6_I2_O)        0.124    13.071 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_52_comp/O
                         net (fo=3, routed)           0.195    13.266    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_287
    SLICE_X42Y71         LUT2 (Prop_lut2_I1_O)        0.124    13.390 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_14/O
                         net (fo=2, routed)           0.799    14.189    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_299
    SLICE_X44Y71         LUT6 (Prop_lut6_I2_O)        0.124    14.313 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_360/O
                         net (fo=33, routed)          0.850    15.163    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_303
    SLICE_X52Y72         LUT6 (Prop_lut6_I5_O)        0.124    15.287 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_361/O
                         net (fo=4, routed)           1.651    16.938    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_494
    SLICE_X81Y70         LUT6 (Prop_lut6_I3_O)        0.124    17.062 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_569_comp_1/O
                         net (fo=1, routed)           0.797    17.859    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][63]_0
    SLICE_X81Y69         LUT6 (Prop_lut6_I0_O)        0.124    17.983 r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[6][63]_i_3/O
                         net (fo=2, routed)           0.448    18.431    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/generic_counter_q_reg[6][63]
    SLICE_X81Y72         LUT6 (Prop_lut6_I0_O)        0.124    18.555 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/generic_counter_q[6][63]_i_1/O
                         net (fo=32, routed)          0.743    19.298    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][63]_1[1]
    SLICE_X88Y74         FDCE                                         r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][62]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.133    16.988    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    17.079 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.133    17.212    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    17.303 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          0.147    17.450    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.541 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16162, routed)       1.529    19.070    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/clk_out1
    SLICE_X88Y74         FDCE                                         r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][62]/C
                         clock pessimism              0.537    19.606    
                         clock uncertainty           -0.079    19.527    
    SLICE_X88Y74         FDCE (Setup_fdce_C_CE)      -0.205    19.322    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][62]
  -------------------------------------------------------------------
                         required time                         19.322    
                         arrival time                         -19.298    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][62]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.596ns  (logic 4.161ns (21.234%)  route 15.435ns (78.766%))
  Logic Levels:           23  (LUT2=4 LUT3=3 LUT4=3 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.930ns = ( 19.070 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.297ns
    Clock Pessimism Removal (CPR):    0.537ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          0.161    -2.037    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -1.936 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16162, routed)       1.639    -0.297    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X46Y69         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y69         FDCE (Prop_fdce_C_Q)         0.518     0.221 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=166, routed)         0.903     1.124    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X46Y70         LUT2 (Prop_lut2_I0_O)        0.124     1.248 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_6/O
                         net (fo=8, routed)           0.611     1.859    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_3
    SLICE_X45Y70         LUT4 (Prop_lut4_I2_O)        0.118     1.977 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_26/O
                         net (fo=4, routed)           0.833     2.810    i_ariane/i_cva6/commit_stage_i/stvec_q_reg[31]
    SLICE_X47Y69         LUT5 (Prop_lut5_I3_O)        0.326     3.136 r  i_ariane/i_cva6/commit_stage_i/i_/speculative_read_pointer_q[1]_i_7/O
                         net (fo=48, routed)          0.607     3.743    i_ariane/i_cva6/commit_stage_i/wfi_q_reg_0
    SLICE_X47Y68         LUT3 (Prop_lut3_I0_O)        0.118     3.861 r  i_ariane/i_cva6/commit_stage_i/i_/i___62_i_2/O
                         net (fo=9, routed)           0.645     4.506    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_op_commit_csr[0]
    SLICE_X46Y67         LUT2 (Prop_lut2_I0_O)        0.318     4.824 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0/O
                         net (fo=1, routed)           0.454     5.278    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0_n_0
    SLICE_X47Y67         LUT5 (Prop_lut5_I4_O)        0.328     5.606 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_59/O
                         net (fo=1, routed)           0.620     6.226    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_304
    SLICE_X47Y67         LUT3 (Prop_lut3_I2_O)        0.124     6.350 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT3_11/O
                         net (fo=3, routed)           0.344     6.694    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/stvec_q_reg[0]_3
    SLICE_X48Y66         LUT6 (Prop_lut6_I5_O)        0.124     6.818 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/i___76_i_5__0/O
                         net (fo=5, routed)           0.452     7.270    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[cause][0]
    SLICE_X48Y66         LUT3 (Prop_lut3_I1_O)        0.119     7.389 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=33, routed)          0.488     7.877    i_ariane/i_cva6/commit_stage_i/stval_q_reg[0]_2
    SLICE_X49Y65         LUT2 (Prop_lut2_I0_O)        0.332     8.209 f  i_ariane/i_cva6/commit_stage_i/i_/scause_q[1]_i_2/O
                         net (fo=8, routed)           0.289     8.498    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X49Y65         LUT4 (Prop_lut4_I1_O)        0.124     8.622 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3/O
                         net (fo=4, routed)           0.430     9.052    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3_n_0
    SLICE_X49Y66         LUT5 (Prop_lut5_I2_O)        0.124     9.176 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___109_i_1/O
                         net (fo=4, routed)           0.440     9.616    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/FSM_sequential_state_q[3]_i_8
    SLICE_X49Y67         LUT6 (Prop_lut6_I5_O)        0.124     9.740 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/FSM_sequential_state_q[3]_i_13/O
                         net (fo=2, routed)           0.461    10.201    i_ariane/i_cva6/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X45Y68         LUT6 (Prop_lut6_I2_O)        0.124    10.325 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_355/O
                         net (fo=3, routed)           1.426    11.750    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_281
    SLICE_X44Y70         LUT6 (Prop_lut6_I2_O)        0.124    11.874 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_51_comp/O
                         net (fo=3, routed)           0.621    12.495    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_284
    SLICE_X44Y70         LUT4 (Prop_lut4_I3_O)        0.124    12.619 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT4_42/O
                         net (fo=1, routed)           0.328    12.947    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_286
    SLICE_X42Y71         LUT6 (Prop_lut6_I2_O)        0.124    13.071 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_52_comp/O
                         net (fo=3, routed)           0.195    13.266    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_287
    SLICE_X42Y71         LUT2 (Prop_lut2_I1_O)        0.124    13.390 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_14/O
                         net (fo=2, routed)           0.799    14.189    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_299
    SLICE_X44Y71         LUT6 (Prop_lut6_I2_O)        0.124    14.313 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_360/O
                         net (fo=33, routed)          0.850    15.163    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_303
    SLICE_X52Y72         LUT6 (Prop_lut6_I5_O)        0.124    15.287 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_361/O
                         net (fo=4, routed)           1.651    16.938    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_494
    SLICE_X81Y70         LUT6 (Prop_lut6_I3_O)        0.124    17.062 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_569_comp_1/O
                         net (fo=1, routed)           0.797    17.859    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][63]_0
    SLICE_X81Y69         LUT6 (Prop_lut6_I0_O)        0.124    17.983 r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[6][63]_i_3/O
                         net (fo=2, routed)           0.448    18.431    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/generic_counter_q_reg[6][63]
    SLICE_X81Y72         LUT6 (Prop_lut6_I0_O)        0.124    18.555 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/generic_counter_q[6][63]_i_1/O
                         net (fo=32, routed)          0.743    19.298    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][63]_1[1]
    SLICE_X88Y74         FDCE                                         r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][62]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.133    16.988    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    17.079 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.133    17.212    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    17.303 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          0.147    17.450    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.541 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16162, routed)       1.529    19.070    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/clk_out1
    SLICE_X88Y74         FDCE                                         r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][62]/C
                         clock pessimism              0.537    19.606    
                         clock uncertainty           -0.079    19.527    
    SLICE_X88Y74         FDCE (Setup_fdce_C_CE)      -0.205    19.322    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][62]
  -------------------------------------------------------------------
                         required time                         19.322    
                         arrival time                         -19.298    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][62]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.596ns  (logic 4.161ns (21.234%)  route 15.435ns (78.766%))
  Logic Levels:           23  (LUT2=4 LUT3=3 LUT4=3 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.930ns = ( 19.070 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.297ns
    Clock Pessimism Removal (CPR):    0.537ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          0.161    -2.037    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -1.936 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16162, routed)       1.639    -0.297    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X46Y69         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y69         FDCE (Prop_fdce_C_Q)         0.518     0.221 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=166, routed)         0.903     1.124    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X46Y70         LUT2 (Prop_lut2_I0_O)        0.124     1.248 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_6/O
                         net (fo=8, routed)           0.611     1.859    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_3
    SLICE_X45Y70         LUT4 (Prop_lut4_I2_O)        0.118     1.977 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_26/O
                         net (fo=4, routed)           0.833     2.810    i_ariane/i_cva6/commit_stage_i/stvec_q_reg[31]
    SLICE_X47Y69         LUT5 (Prop_lut5_I3_O)        0.326     3.136 f  i_ariane/i_cva6/commit_stage_i/i_/speculative_read_pointer_q[1]_i_7/O
                         net (fo=48, routed)          0.607     3.743    i_ariane/i_cva6/commit_stage_i/wfi_q_reg_0
    SLICE_X47Y68         LUT3 (Prop_lut3_I0_O)        0.118     3.861 f  i_ariane/i_cva6/commit_stage_i/i_/i___62_i_2/O
                         net (fo=9, routed)           0.645     4.506    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_op_commit_csr[0]
    SLICE_X46Y67         LUT2 (Prop_lut2_I0_O)        0.318     4.824 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0/O
                         net (fo=1, routed)           0.454     5.278    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0_n_0
    SLICE_X47Y67         LUT5 (Prop_lut5_I4_O)        0.328     5.606 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_59/O
                         net (fo=1, routed)           0.620     6.226    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_304
    SLICE_X47Y67         LUT3 (Prop_lut3_I2_O)        0.124     6.350 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT3_11/O
                         net (fo=3, routed)           0.344     6.694    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/stvec_q_reg[0]_3
    SLICE_X48Y66         LUT6 (Prop_lut6_I5_O)        0.124     6.818 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/i___76_i_5__0/O
                         net (fo=5, routed)           0.452     7.270    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[cause][0]
    SLICE_X48Y66         LUT3 (Prop_lut3_I1_O)        0.119     7.389 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=33, routed)          0.488     7.877    i_ariane/i_cva6/commit_stage_i/stval_q_reg[0]_2
    SLICE_X49Y65         LUT2 (Prop_lut2_I0_O)        0.332     8.209 r  i_ariane/i_cva6/commit_stage_i/i_/scause_q[1]_i_2/O
                         net (fo=8, routed)           0.289     8.498    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X49Y65         LUT4 (Prop_lut4_I1_O)        0.124     8.622 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3/O
                         net (fo=4, routed)           0.430     9.052    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3_n_0
    SLICE_X49Y66         LUT5 (Prop_lut5_I2_O)        0.124     9.176 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___109_i_1/O
                         net (fo=4, routed)           0.440     9.616    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/FSM_sequential_state_q[3]_i_8
    SLICE_X49Y67         LUT6 (Prop_lut6_I5_O)        0.124     9.740 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/FSM_sequential_state_q[3]_i_13/O
                         net (fo=2, routed)           0.461    10.201    i_ariane/i_cva6/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X45Y68         LUT6 (Prop_lut6_I2_O)        0.124    10.325 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_355/O
                         net (fo=3, routed)           1.426    11.750    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_281
    SLICE_X44Y70         LUT6 (Prop_lut6_I2_O)        0.124    11.874 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_51_comp/O
                         net (fo=3, routed)           0.621    12.495    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_284
    SLICE_X44Y70         LUT4 (Prop_lut4_I3_O)        0.124    12.619 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT4_42/O
                         net (fo=1, routed)           0.328    12.947    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_286
    SLICE_X42Y71         LUT6 (Prop_lut6_I2_O)        0.124    13.071 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_52_comp/O
                         net (fo=3, routed)           0.195    13.266    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_287
    SLICE_X42Y71         LUT2 (Prop_lut2_I1_O)        0.124    13.390 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_14/O
                         net (fo=2, routed)           0.799    14.189    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_299
    SLICE_X44Y71         LUT6 (Prop_lut6_I2_O)        0.124    14.313 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_360/O
                         net (fo=33, routed)          0.850    15.163    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_303
    SLICE_X52Y72         LUT6 (Prop_lut6_I5_O)        0.124    15.287 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_361/O
                         net (fo=4, routed)           1.651    16.938    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_494
    SLICE_X81Y70         LUT6 (Prop_lut6_I3_O)        0.124    17.062 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_569_comp_1/O
                         net (fo=1, routed)           0.797    17.859    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][63]_0
    SLICE_X81Y69         LUT6 (Prop_lut6_I0_O)        0.124    17.983 f  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[6][63]_i_3/O
                         net (fo=2, routed)           0.448    18.431    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/generic_counter_q_reg[6][63]
    SLICE_X81Y72         LUT6 (Prop_lut6_I0_O)        0.124    18.555 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/generic_counter_q[6][63]_i_1/O
                         net (fo=32, routed)          0.743    19.298    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][63]_1[1]
    SLICE_X88Y74         FDCE                                         f  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][62]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.133    16.988    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    17.079 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.133    17.212    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    17.303 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          0.147    17.450    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.541 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16162, routed)       1.529    19.070    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/clk_out1
    SLICE_X88Y74         FDCE                                         r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][62]/C
                         clock pessimism              0.537    19.606    
                         clock uncertainty           -0.079    19.527    
    SLICE_X88Y74         FDCE (Setup_fdce_C_CE)      -0.205    19.322    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][62]
  -------------------------------------------------------------------
                         required time                         19.322    
                         arrival time                         -19.298    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][62]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.596ns  (logic 4.161ns (21.234%)  route 15.435ns (78.766%))
  Logic Levels:           23  (LUT2=4 LUT3=3 LUT4=3 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.930ns = ( 19.070 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.297ns
    Clock Pessimism Removal (CPR):    0.537ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          0.161    -2.037    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -1.936 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16162, routed)       1.639    -0.297    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X46Y69         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y69         FDCE (Prop_fdce_C_Q)         0.518     0.221 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=166, routed)         0.903     1.124    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X46Y70         LUT2 (Prop_lut2_I0_O)        0.124     1.248 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_6/O
                         net (fo=8, routed)           0.611     1.859    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_3
    SLICE_X45Y70         LUT4 (Prop_lut4_I2_O)        0.118     1.977 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_26/O
                         net (fo=4, routed)           0.833     2.810    i_ariane/i_cva6/commit_stage_i/stvec_q_reg[31]
    SLICE_X47Y69         LUT5 (Prop_lut5_I3_O)        0.326     3.136 r  i_ariane/i_cva6/commit_stage_i/i_/speculative_read_pointer_q[1]_i_7/O
                         net (fo=48, routed)          0.607     3.743    i_ariane/i_cva6/commit_stage_i/wfi_q_reg_0
    SLICE_X47Y68         LUT3 (Prop_lut3_I0_O)        0.118     3.861 r  i_ariane/i_cva6/commit_stage_i/i_/i___62_i_2/O
                         net (fo=9, routed)           0.645     4.506    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_op_commit_csr[0]
    SLICE_X46Y67         LUT2 (Prop_lut2_I0_O)        0.318     4.824 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0/O
                         net (fo=1, routed)           0.454     5.278    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0_n_0
    SLICE_X47Y67         LUT5 (Prop_lut5_I4_O)        0.328     5.606 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_59/O
                         net (fo=1, routed)           0.620     6.226    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_304
    SLICE_X47Y67         LUT3 (Prop_lut3_I2_O)        0.124     6.350 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT3_11/O
                         net (fo=3, routed)           0.344     6.694    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/stvec_q_reg[0]_3
    SLICE_X48Y66         LUT6 (Prop_lut6_I5_O)        0.124     6.818 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/i___76_i_5__0/O
                         net (fo=5, routed)           0.452     7.270    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[cause][0]
    SLICE_X48Y66         LUT3 (Prop_lut3_I1_O)        0.119     7.389 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=33, routed)          0.488     7.877    i_ariane/i_cva6/commit_stage_i/stval_q_reg[0]_2
    SLICE_X49Y65         LUT2 (Prop_lut2_I0_O)        0.332     8.209 r  i_ariane/i_cva6/commit_stage_i/i_/scause_q[1]_i_2/O
                         net (fo=8, routed)           0.289     8.498    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X49Y65         LUT4 (Prop_lut4_I1_O)        0.124     8.622 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3/O
                         net (fo=4, routed)           0.430     9.052    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3_n_0
    SLICE_X49Y66         LUT5 (Prop_lut5_I2_O)        0.124     9.176 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___109_i_1/O
                         net (fo=4, routed)           0.440     9.616    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/FSM_sequential_state_q[3]_i_8
    SLICE_X49Y67         LUT6 (Prop_lut6_I5_O)        0.124     9.740 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/FSM_sequential_state_q[3]_i_13/O
                         net (fo=2, routed)           0.461    10.201    i_ariane/i_cva6/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X45Y68         LUT6 (Prop_lut6_I2_O)        0.124    10.325 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_355/O
                         net (fo=3, routed)           1.426    11.750    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_281
    SLICE_X44Y70         LUT6 (Prop_lut6_I2_O)        0.124    11.874 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_51_comp/O
                         net (fo=3, routed)           0.621    12.495    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_284
    SLICE_X44Y70         LUT4 (Prop_lut4_I3_O)        0.124    12.619 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT4_42/O
                         net (fo=1, routed)           0.328    12.947    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_286
    SLICE_X42Y71         LUT6 (Prop_lut6_I2_O)        0.124    13.071 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_52_comp/O
                         net (fo=3, routed)           0.195    13.266    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_287
    SLICE_X42Y71         LUT2 (Prop_lut2_I1_O)        0.124    13.390 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_14/O
                         net (fo=2, routed)           0.799    14.189    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_299
    SLICE_X44Y71         LUT6 (Prop_lut6_I2_O)        0.124    14.313 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_360/O
                         net (fo=33, routed)          0.850    15.163    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_303
    SLICE_X52Y72         LUT6 (Prop_lut6_I5_O)        0.124    15.287 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_361/O
                         net (fo=4, routed)           1.651    16.938    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_494
    SLICE_X81Y70         LUT6 (Prop_lut6_I3_O)        0.124    17.062 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_569_comp_1/O
                         net (fo=1, routed)           0.797    17.859    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][63]_0
    SLICE_X81Y69         LUT6 (Prop_lut6_I0_O)        0.124    17.983 f  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[6][63]_i_3/O
                         net (fo=2, routed)           0.448    18.431    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/generic_counter_q_reg[6][63]
    SLICE_X81Y72         LUT6 (Prop_lut6_I0_O)        0.124    18.555 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/generic_counter_q[6][63]_i_1/O
                         net (fo=32, routed)          0.743    19.298    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][63]_1[1]
    SLICE_X88Y74         FDCE                                         f  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][62]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.133    16.988    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    17.079 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.133    17.212    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    17.303 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          0.147    17.450    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.541 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16162, routed)       1.529    19.070    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/clk_out1
    SLICE_X88Y74         FDCE                                         r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][62]/C
                         clock pessimism              0.537    19.606    
                         clock uncertainty           -0.079    19.527    
    SLICE_X88Y74         FDCE (Setup_fdce_C_CE)      -0.205    19.322    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][62]
  -------------------------------------------------------------------
                         required time                         19.322    
                         arrival time                         -19.298    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][62]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.596ns  (logic 4.161ns (21.234%)  route 15.435ns (78.766%))
  Logic Levels:           23  (LUT2=4 LUT3=3 LUT4=3 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.930ns = ( 19.070 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.297ns
    Clock Pessimism Removal (CPR):    0.537ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          0.161    -2.037    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -1.936 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16162, routed)       1.639    -0.297    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X46Y69         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y69         FDCE (Prop_fdce_C_Q)         0.518     0.221 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=166, routed)         0.903     1.124    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X46Y70         LUT2 (Prop_lut2_I0_O)        0.124     1.248 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_6/O
                         net (fo=8, routed)           0.611     1.859    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_3
    SLICE_X45Y70         LUT4 (Prop_lut4_I2_O)        0.118     1.977 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_26/O
                         net (fo=4, routed)           0.833     2.810    i_ariane/i_cva6/commit_stage_i/stvec_q_reg[31]
    SLICE_X47Y69         LUT5 (Prop_lut5_I3_O)        0.326     3.136 f  i_ariane/i_cva6/commit_stage_i/i_/speculative_read_pointer_q[1]_i_7/O
                         net (fo=48, routed)          0.607     3.743    i_ariane/i_cva6/commit_stage_i/wfi_q_reg_0
    SLICE_X47Y68         LUT3 (Prop_lut3_I0_O)        0.118     3.861 f  i_ariane/i_cva6/commit_stage_i/i_/i___62_i_2/O
                         net (fo=9, routed)           0.645     4.506    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_op_commit_csr[0]
    SLICE_X46Y67         LUT2 (Prop_lut2_I0_O)        0.318     4.824 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0/O
                         net (fo=1, routed)           0.454     5.278    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0_n_0
    SLICE_X47Y67         LUT5 (Prop_lut5_I4_O)        0.328     5.606 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_59/O
                         net (fo=1, routed)           0.620     6.226    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_304
    SLICE_X47Y67         LUT3 (Prop_lut3_I2_O)        0.124     6.350 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT3_11/O
                         net (fo=3, routed)           0.344     6.694    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/stvec_q_reg[0]_3
    SLICE_X48Y66         LUT6 (Prop_lut6_I5_O)        0.124     6.818 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/i___76_i_5__0/O
                         net (fo=5, routed)           0.452     7.270    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[cause][0]
    SLICE_X48Y66         LUT3 (Prop_lut3_I1_O)        0.119     7.389 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=33, routed)          0.488     7.877    i_ariane/i_cva6/commit_stage_i/stval_q_reg[0]_2
    SLICE_X49Y65         LUT2 (Prop_lut2_I0_O)        0.332     8.209 f  i_ariane/i_cva6/commit_stage_i/i_/scause_q[1]_i_2/O
                         net (fo=8, routed)           0.289     8.498    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X49Y65         LUT4 (Prop_lut4_I1_O)        0.124     8.622 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3/O
                         net (fo=4, routed)           0.430     9.052    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3_n_0
    SLICE_X49Y66         LUT5 (Prop_lut5_I2_O)        0.124     9.176 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___109_i_1/O
                         net (fo=4, routed)           0.440     9.616    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/FSM_sequential_state_q[3]_i_8
    SLICE_X49Y67         LUT6 (Prop_lut6_I5_O)        0.124     9.740 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/FSM_sequential_state_q[3]_i_13/O
                         net (fo=2, routed)           0.461    10.201    i_ariane/i_cva6/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X45Y68         LUT6 (Prop_lut6_I2_O)        0.124    10.325 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_355/O
                         net (fo=3, routed)           1.426    11.750    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_281
    SLICE_X44Y70         LUT6 (Prop_lut6_I2_O)        0.124    11.874 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_51_comp/O
                         net (fo=3, routed)           0.621    12.495    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_284
    SLICE_X44Y70         LUT4 (Prop_lut4_I3_O)        0.124    12.619 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT4_42/O
                         net (fo=1, routed)           0.328    12.947    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_286
    SLICE_X42Y71         LUT6 (Prop_lut6_I2_O)        0.124    13.071 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_52_comp/O
                         net (fo=3, routed)           0.195    13.266    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_287
    SLICE_X42Y71         LUT2 (Prop_lut2_I1_O)        0.124    13.390 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_14/O
                         net (fo=2, routed)           0.799    14.189    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_299
    SLICE_X44Y71         LUT6 (Prop_lut6_I2_O)        0.124    14.313 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_360/O
                         net (fo=33, routed)          0.850    15.163    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_303
    SLICE_X52Y72         LUT6 (Prop_lut6_I5_O)        0.124    15.287 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_361/O
                         net (fo=4, routed)           1.651    16.938    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_494
    SLICE_X81Y70         LUT6 (Prop_lut6_I3_O)        0.124    17.062 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_569_comp_1/O
                         net (fo=1, routed)           0.797    17.859    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][63]_0
    SLICE_X81Y69         LUT6 (Prop_lut6_I0_O)        0.124    17.983 f  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[6][63]_i_3/O
                         net (fo=2, routed)           0.448    18.431    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/generic_counter_q_reg[6][63]
    SLICE_X81Y72         LUT6 (Prop_lut6_I0_O)        0.124    18.555 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/generic_counter_q[6][63]_i_1/O
                         net (fo=32, routed)          0.743    19.298    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][63]_1[1]
    SLICE_X88Y74         FDCE                                         f  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][62]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.133    16.988    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    17.079 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.133    17.212    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    17.303 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          0.147    17.450    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.541 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16162, routed)       1.529    19.070    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/clk_out1
    SLICE_X88Y74         FDCE                                         r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][62]/C
                         clock pessimism              0.537    19.606    
                         clock uncertainty           -0.079    19.527    
    SLICE_X88Y74         FDCE (Setup_fdce_C_CE)      -0.205    19.322    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][62]
  -------------------------------------------------------------------
                         required time                         19.322    
                         arrival time                         -19.298    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][62]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.596ns  (logic 4.161ns (21.234%)  route 15.435ns (78.766%))
  Logic Levels:           23  (LUT2=4 LUT3=3 LUT4=3 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.930ns = ( 19.070 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.297ns
    Clock Pessimism Removal (CPR):    0.537ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          0.161    -2.037    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -1.936 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16162, routed)       1.639    -0.297    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X46Y69         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y69         FDCE (Prop_fdce_C_Q)         0.518     0.221 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=166, routed)         0.903     1.124    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X46Y70         LUT2 (Prop_lut2_I0_O)        0.124     1.248 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_6/O
                         net (fo=8, routed)           0.611     1.859    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_3
    SLICE_X45Y70         LUT4 (Prop_lut4_I2_O)        0.118     1.977 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_26/O
                         net (fo=4, routed)           0.833     2.810    i_ariane/i_cva6/commit_stage_i/stvec_q_reg[31]
    SLICE_X47Y69         LUT5 (Prop_lut5_I3_O)        0.326     3.136 r  i_ariane/i_cva6/commit_stage_i/i_/speculative_read_pointer_q[1]_i_7/O
                         net (fo=48, routed)          0.607     3.743    i_ariane/i_cva6/commit_stage_i/wfi_q_reg_0
    SLICE_X47Y68         LUT3 (Prop_lut3_I0_O)        0.118     3.861 r  i_ariane/i_cva6/commit_stage_i/i_/i___62_i_2/O
                         net (fo=9, routed)           0.645     4.506    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_op_commit_csr[0]
    SLICE_X46Y67         LUT2 (Prop_lut2_I0_O)        0.318     4.824 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0/O
                         net (fo=1, routed)           0.454     5.278    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0_n_0
    SLICE_X47Y67         LUT5 (Prop_lut5_I4_O)        0.328     5.606 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_59/O
                         net (fo=1, routed)           0.620     6.226    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_304
    SLICE_X47Y67         LUT3 (Prop_lut3_I2_O)        0.124     6.350 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT3_11/O
                         net (fo=3, routed)           0.344     6.694    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/stvec_q_reg[0]_3
    SLICE_X48Y66         LUT6 (Prop_lut6_I5_O)        0.124     6.818 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/i___76_i_5__0/O
                         net (fo=5, routed)           0.452     7.270    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[cause][0]
    SLICE_X48Y66         LUT3 (Prop_lut3_I1_O)        0.119     7.389 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=33, routed)          0.488     7.877    i_ariane/i_cva6/commit_stage_i/stval_q_reg[0]_2
    SLICE_X49Y65         LUT2 (Prop_lut2_I0_O)        0.332     8.209 f  i_ariane/i_cva6/commit_stage_i/i_/scause_q[1]_i_2/O
                         net (fo=8, routed)           0.289     8.498    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X49Y65         LUT4 (Prop_lut4_I1_O)        0.124     8.622 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3/O
                         net (fo=4, routed)           0.430     9.052    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3_n_0
    SLICE_X49Y66         LUT5 (Prop_lut5_I2_O)        0.124     9.176 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___109_i_1/O
                         net (fo=4, routed)           0.440     9.616    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/FSM_sequential_state_q[3]_i_8
    SLICE_X49Y67         LUT6 (Prop_lut6_I5_O)        0.124     9.740 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/FSM_sequential_state_q[3]_i_13/O
                         net (fo=2, routed)           0.461    10.201    i_ariane/i_cva6/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X45Y68         LUT6 (Prop_lut6_I2_O)        0.124    10.325 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_355/O
                         net (fo=3, routed)           1.426    11.750    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_281
    SLICE_X44Y70         LUT6 (Prop_lut6_I2_O)        0.124    11.874 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_51_comp/O
                         net (fo=3, routed)           0.621    12.495    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_284
    SLICE_X44Y70         LUT4 (Prop_lut4_I3_O)        0.124    12.619 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT4_42/O
                         net (fo=1, routed)           0.328    12.947    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_286
    SLICE_X42Y71         LUT6 (Prop_lut6_I2_O)        0.124    13.071 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_52_comp/O
                         net (fo=3, routed)           0.195    13.266    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_287
    SLICE_X42Y71         LUT2 (Prop_lut2_I1_O)        0.124    13.390 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_14/O
                         net (fo=2, routed)           0.799    14.189    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_299
    SLICE_X44Y71         LUT6 (Prop_lut6_I2_O)        0.124    14.313 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_360/O
                         net (fo=33, routed)          0.850    15.163    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_303
    SLICE_X52Y72         LUT6 (Prop_lut6_I5_O)        0.124    15.287 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_361/O
                         net (fo=4, routed)           1.651    16.938    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_494
    SLICE_X81Y70         LUT6 (Prop_lut6_I3_O)        0.124    17.062 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_569_comp_1/O
                         net (fo=1, routed)           0.797    17.859    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][63]_0
    SLICE_X81Y69         LUT6 (Prop_lut6_I0_O)        0.124    17.983 f  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[6][63]_i_3/O
                         net (fo=2, routed)           0.448    18.431    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/generic_counter_q_reg[6][63]
    SLICE_X81Y72         LUT6 (Prop_lut6_I0_O)        0.124    18.555 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/generic_counter_q[6][63]_i_1/O
                         net (fo=32, routed)          0.743    19.298    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][63]_1[1]
    SLICE_X88Y74         FDCE                                         f  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][62]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.133    16.988    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    17.079 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.133    17.212    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    17.303 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          0.147    17.450    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.541 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16162, routed)       1.529    19.070    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/clk_out1
    SLICE_X88Y74         FDCE                                         r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][62]/C
                         clock pessimism              0.537    19.606    
                         clock uncertainty           -0.079    19.527    
    SLICE_X88Y74         FDCE (Setup_fdce_C_CE)      -0.205    19.322    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][62]
  -------------------------------------------------------------------
                         required time                         19.322    
                         arrival time                         -19.298    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][62]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.596ns  (logic 4.161ns (21.234%)  route 15.435ns (78.766%))
  Logic Levels:           23  (LUT2=4 LUT3=3 LUT4=3 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.930ns = ( 19.070 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.297ns
    Clock Pessimism Removal (CPR):    0.537ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          0.161    -2.037    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -1.936 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16162, routed)       1.639    -0.297    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X46Y69         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y69         FDCE (Prop_fdce_C_Q)         0.518     0.221 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=166, routed)         0.903     1.124    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X46Y70         LUT2 (Prop_lut2_I0_O)        0.124     1.248 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_6/O
                         net (fo=8, routed)           0.611     1.859    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_3
    SLICE_X45Y70         LUT4 (Prop_lut4_I2_O)        0.118     1.977 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_26/O
                         net (fo=4, routed)           0.833     2.810    i_ariane/i_cva6/commit_stage_i/stvec_q_reg[31]
    SLICE_X47Y69         LUT5 (Prop_lut5_I3_O)        0.326     3.136 f  i_ariane/i_cva6/commit_stage_i/i_/speculative_read_pointer_q[1]_i_7/O
                         net (fo=48, routed)          0.607     3.743    i_ariane/i_cva6/commit_stage_i/wfi_q_reg_0
    SLICE_X47Y68         LUT3 (Prop_lut3_I0_O)        0.118     3.861 f  i_ariane/i_cva6/commit_stage_i/i_/i___62_i_2/O
                         net (fo=9, routed)           0.645     4.506    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_op_commit_csr[0]
    SLICE_X46Y67         LUT2 (Prop_lut2_I0_O)        0.318     4.824 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0/O
                         net (fo=1, routed)           0.454     5.278    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0_n_0
    SLICE_X47Y67         LUT5 (Prop_lut5_I4_O)        0.328     5.606 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_59/O
                         net (fo=1, routed)           0.620     6.226    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_304
    SLICE_X47Y67         LUT3 (Prop_lut3_I2_O)        0.124     6.350 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT3_11/O
                         net (fo=3, routed)           0.344     6.694    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/stvec_q_reg[0]_3
    SLICE_X48Y66         LUT6 (Prop_lut6_I5_O)        0.124     6.818 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/i___76_i_5__0/O
                         net (fo=5, routed)           0.452     7.270    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[cause][0]
    SLICE_X48Y66         LUT3 (Prop_lut3_I1_O)        0.119     7.389 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=33, routed)          0.488     7.877    i_ariane/i_cva6/commit_stage_i/stval_q_reg[0]_2
    SLICE_X49Y65         LUT2 (Prop_lut2_I0_O)        0.332     8.209 r  i_ariane/i_cva6/commit_stage_i/i_/scause_q[1]_i_2/O
                         net (fo=8, routed)           0.289     8.498    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X49Y65         LUT4 (Prop_lut4_I1_O)        0.124     8.622 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3/O
                         net (fo=4, routed)           0.430     9.052    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3_n_0
    SLICE_X49Y66         LUT5 (Prop_lut5_I2_O)        0.124     9.176 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___109_i_1/O
                         net (fo=4, routed)           0.440     9.616    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/FSM_sequential_state_q[3]_i_8
    SLICE_X49Y67         LUT6 (Prop_lut6_I5_O)        0.124     9.740 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/FSM_sequential_state_q[3]_i_13/O
                         net (fo=2, routed)           0.461    10.201    i_ariane/i_cva6/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X45Y68         LUT6 (Prop_lut6_I2_O)        0.124    10.325 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_355/O
                         net (fo=3, routed)           1.426    11.750    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_281
    SLICE_X44Y70         LUT6 (Prop_lut6_I2_O)        0.124    11.874 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_51_comp/O
                         net (fo=3, routed)           0.621    12.495    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_284
    SLICE_X44Y70         LUT4 (Prop_lut4_I3_O)        0.124    12.619 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT4_42/O
                         net (fo=1, routed)           0.328    12.947    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_286
    SLICE_X42Y71         LUT6 (Prop_lut6_I2_O)        0.124    13.071 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_52_comp/O
                         net (fo=3, routed)           0.195    13.266    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_287
    SLICE_X42Y71         LUT2 (Prop_lut2_I1_O)        0.124    13.390 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_14/O
                         net (fo=2, routed)           0.799    14.189    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_299
    SLICE_X44Y71         LUT6 (Prop_lut6_I2_O)        0.124    14.313 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_360/O
                         net (fo=33, routed)          0.850    15.163    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_303
    SLICE_X52Y72         LUT6 (Prop_lut6_I5_O)        0.124    15.287 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_361/O
                         net (fo=4, routed)           1.651    16.938    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_494
    SLICE_X81Y70         LUT6 (Prop_lut6_I3_O)        0.124    17.062 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_569_comp_1/O
                         net (fo=1, routed)           0.797    17.859    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][63]_0
    SLICE_X81Y69         LUT6 (Prop_lut6_I0_O)        0.124    17.983 f  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[6][63]_i_3/O
                         net (fo=2, routed)           0.448    18.431    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/generic_counter_q_reg[6][63]
    SLICE_X81Y72         LUT6 (Prop_lut6_I0_O)        0.124    18.555 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/generic_counter_q[6][63]_i_1/O
                         net (fo=32, routed)          0.743    19.298    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][63]_1[1]
    SLICE_X88Y74         FDCE                                         f  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][62]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.133    16.988    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    17.079 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.133    17.212    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    17.303 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          0.147    17.450    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.541 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16162, routed)       1.529    19.070    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/clk_out1
    SLICE_X88Y74         FDCE                                         r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][62]/C
                         clock pessimism              0.537    19.606    
                         clock uncertainty           -0.079    19.527    
    SLICE_X88Y74         FDCE (Setup_fdce_C_CE)      -0.205    19.322    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][62]
  -------------------------------------------------------------------
                         required time                         19.322    
                         arrival time                         -19.298    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][62]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.596ns  (logic 4.161ns (21.234%)  route 15.435ns (78.766%))
  Logic Levels:           23  (LUT2=4 LUT3=3 LUT4=3 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.930ns = ( 19.070 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.297ns
    Clock Pessimism Removal (CPR):    0.537ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          0.161    -2.037    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -1.936 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16162, routed)       1.639    -0.297    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X46Y69         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y69         FDCE (Prop_fdce_C_Q)         0.518     0.221 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=166, routed)         0.903     1.124    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X46Y70         LUT2 (Prop_lut2_I0_O)        0.124     1.248 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_6/O
                         net (fo=8, routed)           0.611     1.859    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_3
    SLICE_X45Y70         LUT4 (Prop_lut4_I2_O)        0.118     1.977 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_26/O
                         net (fo=4, routed)           0.833     2.810    i_ariane/i_cva6/commit_stage_i/stvec_q_reg[31]
    SLICE_X47Y69         LUT5 (Prop_lut5_I3_O)        0.326     3.136 r  i_ariane/i_cva6/commit_stage_i/i_/speculative_read_pointer_q[1]_i_7/O
                         net (fo=48, routed)          0.607     3.743    i_ariane/i_cva6/commit_stage_i/wfi_q_reg_0
    SLICE_X47Y68         LUT3 (Prop_lut3_I0_O)        0.118     3.861 r  i_ariane/i_cva6/commit_stage_i/i_/i___62_i_2/O
                         net (fo=9, routed)           0.645     4.506    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_op_commit_csr[0]
    SLICE_X46Y67         LUT2 (Prop_lut2_I0_O)        0.318     4.824 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0/O
                         net (fo=1, routed)           0.454     5.278    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0_n_0
    SLICE_X47Y67         LUT5 (Prop_lut5_I4_O)        0.328     5.606 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_59/O
                         net (fo=1, routed)           0.620     6.226    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_304
    SLICE_X47Y67         LUT3 (Prop_lut3_I2_O)        0.124     6.350 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT3_11/O
                         net (fo=3, routed)           0.344     6.694    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/stvec_q_reg[0]_3
    SLICE_X48Y66         LUT6 (Prop_lut6_I5_O)        0.124     6.818 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/i___76_i_5__0/O
                         net (fo=5, routed)           0.452     7.270    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[cause][0]
    SLICE_X48Y66         LUT3 (Prop_lut3_I1_O)        0.119     7.389 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=33, routed)          0.488     7.877    i_ariane/i_cva6/commit_stage_i/stval_q_reg[0]_2
    SLICE_X49Y65         LUT2 (Prop_lut2_I0_O)        0.332     8.209 r  i_ariane/i_cva6/commit_stage_i/i_/scause_q[1]_i_2/O
                         net (fo=8, routed)           0.289     8.498    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X49Y65         LUT4 (Prop_lut4_I1_O)        0.124     8.622 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3/O
                         net (fo=4, routed)           0.430     9.052    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3_n_0
    SLICE_X49Y66         LUT5 (Prop_lut5_I2_O)        0.124     9.176 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___109_i_1/O
                         net (fo=4, routed)           0.440     9.616    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/FSM_sequential_state_q[3]_i_8
    SLICE_X49Y67         LUT6 (Prop_lut6_I5_O)        0.124     9.740 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/FSM_sequential_state_q[3]_i_13/O
                         net (fo=2, routed)           0.461    10.201    i_ariane/i_cva6/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X45Y68         LUT6 (Prop_lut6_I2_O)        0.124    10.325 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_355/O
                         net (fo=3, routed)           1.426    11.750    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_281
    SLICE_X44Y70         LUT6 (Prop_lut6_I2_O)        0.124    11.874 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_51_comp/O
                         net (fo=3, routed)           0.621    12.495    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_284
    SLICE_X44Y70         LUT4 (Prop_lut4_I3_O)        0.124    12.619 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT4_42/O
                         net (fo=1, routed)           0.328    12.947    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_286
    SLICE_X42Y71         LUT6 (Prop_lut6_I2_O)        0.124    13.071 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_52_comp/O
                         net (fo=3, routed)           0.195    13.266    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_287
    SLICE_X42Y71         LUT2 (Prop_lut2_I1_O)        0.124    13.390 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_14/O
                         net (fo=2, routed)           0.799    14.189    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_299
    SLICE_X44Y71         LUT6 (Prop_lut6_I2_O)        0.124    14.313 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_360/O
                         net (fo=33, routed)          0.850    15.163    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_303
    SLICE_X52Y72         LUT6 (Prop_lut6_I5_O)        0.124    15.287 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_361/O
                         net (fo=4, routed)           1.651    16.938    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_494
    SLICE_X81Y70         LUT6 (Prop_lut6_I3_O)        0.124    17.062 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_569_comp_1/O
                         net (fo=1, routed)           0.797    17.859    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][63]_0
    SLICE_X81Y69         LUT6 (Prop_lut6_I0_O)        0.124    17.983 f  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[6][63]_i_3/O
                         net (fo=2, routed)           0.448    18.431    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/generic_counter_q_reg[6][63]
    SLICE_X81Y72         LUT6 (Prop_lut6_I0_O)        0.124    18.555 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/generic_counter_q[6][63]_i_1/O
                         net (fo=32, routed)          0.743    19.298    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][63]_1[1]
    SLICE_X88Y74         FDCE                                         f  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][62]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.133    16.988    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    17.079 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.133    17.212    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    17.303 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          0.147    17.450    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.541 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16162, routed)       1.529    19.070    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/clk_out1
    SLICE_X88Y74         FDCE                                         r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][62]/C
                         clock pessimism              0.537    19.606    
                         clock uncertainty           -0.079    19.527    
    SLICE_X88Y74         FDCE (Setup_fdce_C_CE)      -0.205    19.322    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][62]
  -------------------------------------------------------------------
                         required time                         19.322    
                         arrival time                         -19.298    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][62]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.596ns  (logic 4.161ns (21.234%)  route 15.435ns (78.766%))
  Logic Levels:           23  (LUT2=4 LUT3=3 LUT4=3 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.930ns = ( 19.070 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.297ns
    Clock Pessimism Removal (CPR):    0.537ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          0.161    -2.037    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -1.936 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16162, routed)       1.639    -0.297    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X46Y69         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y69         FDCE (Prop_fdce_C_Q)         0.518     0.221 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=166, routed)         0.903     1.124    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X46Y70         LUT2 (Prop_lut2_I0_O)        0.124     1.248 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_6/O
                         net (fo=8, routed)           0.611     1.859    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_3
    SLICE_X45Y70         LUT4 (Prop_lut4_I2_O)        0.118     1.977 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_26/O
                         net (fo=4, routed)           0.833     2.810    i_ariane/i_cva6/commit_stage_i/stvec_q_reg[31]
    SLICE_X47Y69         LUT5 (Prop_lut5_I3_O)        0.326     3.136 f  i_ariane/i_cva6/commit_stage_i/i_/speculative_read_pointer_q[1]_i_7/O
                         net (fo=48, routed)          0.607     3.743    i_ariane/i_cva6/commit_stage_i/wfi_q_reg_0
    SLICE_X47Y68         LUT3 (Prop_lut3_I0_O)        0.118     3.861 f  i_ariane/i_cva6/commit_stage_i/i_/i___62_i_2/O
                         net (fo=9, routed)           0.645     4.506    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_op_commit_csr[0]
    SLICE_X46Y67         LUT2 (Prop_lut2_I0_O)        0.318     4.824 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0/O
                         net (fo=1, routed)           0.454     5.278    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0_n_0
    SLICE_X47Y67         LUT5 (Prop_lut5_I4_O)        0.328     5.606 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_59/O
                         net (fo=1, routed)           0.620     6.226    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_304
    SLICE_X47Y67         LUT3 (Prop_lut3_I2_O)        0.124     6.350 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT3_11/O
                         net (fo=3, routed)           0.344     6.694    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/stvec_q_reg[0]_3
    SLICE_X48Y66         LUT6 (Prop_lut6_I5_O)        0.124     6.818 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/i___76_i_5__0/O
                         net (fo=5, routed)           0.452     7.270    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[cause][0]
    SLICE_X48Y66         LUT3 (Prop_lut3_I1_O)        0.119     7.389 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=33, routed)          0.488     7.877    i_ariane/i_cva6/commit_stage_i/stval_q_reg[0]_2
    SLICE_X49Y65         LUT2 (Prop_lut2_I0_O)        0.332     8.209 f  i_ariane/i_cva6/commit_stage_i/i_/scause_q[1]_i_2/O
                         net (fo=8, routed)           0.289     8.498    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X49Y65         LUT4 (Prop_lut4_I1_O)        0.124     8.622 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3/O
                         net (fo=4, routed)           0.430     9.052    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3_n_0
    SLICE_X49Y66         LUT5 (Prop_lut5_I2_O)        0.124     9.176 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___109_i_1/O
                         net (fo=4, routed)           0.440     9.616    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/FSM_sequential_state_q[3]_i_8
    SLICE_X49Y67         LUT6 (Prop_lut6_I5_O)        0.124     9.740 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/FSM_sequential_state_q[3]_i_13/O
                         net (fo=2, routed)           0.461    10.201    i_ariane/i_cva6/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X45Y68         LUT6 (Prop_lut6_I2_O)        0.124    10.325 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_355/O
                         net (fo=3, routed)           1.426    11.750    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_281
    SLICE_X44Y70         LUT6 (Prop_lut6_I2_O)        0.124    11.874 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_51_comp/O
                         net (fo=3, routed)           0.621    12.495    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_284
    SLICE_X44Y70         LUT4 (Prop_lut4_I3_O)        0.124    12.619 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT4_42/O
                         net (fo=1, routed)           0.328    12.947    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_286
    SLICE_X42Y71         LUT6 (Prop_lut6_I2_O)        0.124    13.071 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_52_comp/O
                         net (fo=3, routed)           0.195    13.266    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_287
    SLICE_X42Y71         LUT2 (Prop_lut2_I1_O)        0.124    13.390 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_14/O
                         net (fo=2, routed)           0.799    14.189    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_299
    SLICE_X44Y71         LUT6 (Prop_lut6_I2_O)        0.124    14.313 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_360/O
                         net (fo=33, routed)          0.850    15.163    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_303
    SLICE_X52Y72         LUT6 (Prop_lut6_I5_O)        0.124    15.287 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_361/O
                         net (fo=4, routed)           1.651    16.938    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_494
    SLICE_X81Y70         LUT6 (Prop_lut6_I3_O)        0.124    17.062 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_569_comp_1/O
                         net (fo=1, routed)           0.797    17.859    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][63]_0
    SLICE_X81Y69         LUT6 (Prop_lut6_I0_O)        0.124    17.983 f  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[6][63]_i_3/O
                         net (fo=2, routed)           0.448    18.431    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/generic_counter_q_reg[6][63]
    SLICE_X81Y72         LUT6 (Prop_lut6_I0_O)        0.124    18.555 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/generic_counter_q[6][63]_i_1/O
                         net (fo=32, routed)          0.743    19.298    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][63]_1[1]
    SLICE_X88Y74         FDCE                                         f  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][62]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.133    16.988    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    17.079 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.133    17.212    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    17.303 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          0.147    17.450    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.541 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16162, routed)       1.529    19.070    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/clk_out1
    SLICE_X88Y74         FDCE                                         r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][62]/C
                         clock pessimism              0.537    19.606    
                         clock uncertainty           -0.079    19.527    
    SLICE_X88Y74         FDCE (Setup_fdce_C_CE)      -0.205    19.322    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][62]
  -------------------------------------------------------------------
                         required time                         19.322    
                         arrival time                         -19.298    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][62]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.596ns  (logic 4.161ns (21.234%)  route 15.435ns (78.766%))
  Logic Levels:           23  (LUT2=4 LUT3=3 LUT4=3 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.930ns = ( 19.070 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.297ns
    Clock Pessimism Removal (CPR):    0.537ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          0.161    -2.037    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -1.936 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16162, routed)       1.639    -0.297    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X46Y69         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y69         FDCE (Prop_fdce_C_Q)         0.518     0.221 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=166, routed)         0.903     1.124    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
    SLICE_X46Y70         LUT2 (Prop_lut2_I0_O)        0.124     1.248 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_6/O
                         net (fo=8, routed)           0.611     1.859    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_3
    SLICE_X45Y70         LUT4 (Prop_lut4_I2_O)        0.118     1.977 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_26/O
                         net (fo=4, routed)           0.833     2.810    i_ariane/i_cva6/commit_stage_i/stvec_q_reg[31]
    SLICE_X47Y69         LUT5 (Prop_lut5_I3_O)        0.326     3.136 r  i_ariane/i_cva6/commit_stage_i/i_/speculative_read_pointer_q[1]_i_7/O
                         net (fo=48, routed)          0.607     3.743    i_ariane/i_cva6/commit_stage_i/wfi_q_reg_0
    SLICE_X47Y68         LUT3 (Prop_lut3_I0_O)        0.118     3.861 r  i_ariane/i_cva6/commit_stage_i/i_/i___62_i_2/O
                         net (fo=9, routed)           0.645     4.506    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_op_commit_csr[0]
    SLICE_X46Y67         LUT2 (Prop_lut2_I0_O)        0.318     4.824 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0/O
                         net (fo=1, routed)           0.454     5.278    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0_n_0
    SLICE_X47Y67         LUT5 (Prop_lut5_I4_O)        0.328     5.606 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_59/O
                         net (fo=1, routed)           0.620     6.226    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_304
    SLICE_X47Y67         LUT3 (Prop_lut3_I2_O)        0.124     6.350 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT3_11/O
                         net (fo=3, routed)           0.344     6.694    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/stvec_q_reg[0]_3
    SLICE_X48Y66         LUT6 (Prop_lut6_I5_O)        0.124     6.818 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/i___76_i_5__0/O
                         net (fo=5, routed)           0.452     7.270    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[cause][0]
    SLICE_X48Y66         LUT3 (Prop_lut3_I1_O)        0.119     7.389 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=33, routed)          0.488     7.877    i_ariane/i_cva6/commit_stage_i/stval_q_reg[0]_2
    SLICE_X49Y65         LUT2 (Prop_lut2_I0_O)        0.332     8.209 f  i_ariane/i_cva6/commit_stage_i/i_/scause_q[1]_i_2/O
                         net (fo=8, routed)           0.289     8.498    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X49Y65         LUT4 (Prop_lut4_I1_O)        0.124     8.622 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3/O
                         net (fo=4, routed)           0.430     9.052    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3_n_0
    SLICE_X49Y66         LUT5 (Prop_lut5_I2_O)        0.124     9.176 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___109_i_1/O
                         net (fo=4, routed)           0.440     9.616    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/FSM_sequential_state_q[3]_i_8
    SLICE_X49Y67         LUT6 (Prop_lut6_I5_O)        0.124     9.740 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/FSM_sequential_state_q[3]_i_13/O
                         net (fo=2, routed)           0.461    10.201    i_ariane/i_cva6/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X45Y68         LUT6 (Prop_lut6_I2_O)        0.124    10.325 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_355/O
                         net (fo=3, routed)           1.426    11.750    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_281
    SLICE_X44Y70         LUT6 (Prop_lut6_I2_O)        0.124    11.874 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_51_comp/O
                         net (fo=3, routed)           0.621    12.495    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_284
    SLICE_X44Y70         LUT4 (Prop_lut4_I3_O)        0.124    12.619 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT4_42/O
                         net (fo=1, routed)           0.328    12.947    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_286
    SLICE_X42Y71         LUT6 (Prop_lut6_I2_O)        0.124    13.071 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_52_comp/O
                         net (fo=3, routed)           0.195    13.266    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_287
    SLICE_X42Y71         LUT2 (Prop_lut2_I1_O)        0.124    13.390 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_14/O
                         net (fo=2, routed)           0.799    14.189    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_299
    SLICE_X44Y71         LUT6 (Prop_lut6_I2_O)        0.124    14.313 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_360/O
                         net (fo=33, routed)          0.850    15.163    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_303
    SLICE_X52Y72         LUT6 (Prop_lut6_I5_O)        0.124    15.287 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_361/O
                         net (fo=4, routed)           1.651    16.938    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_494
    SLICE_X81Y70         LUT6 (Prop_lut6_I3_O)        0.124    17.062 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_569_comp_1/O
                         net (fo=1, routed)           0.797    17.859    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][63]_0
    SLICE_X81Y69         LUT6 (Prop_lut6_I0_O)        0.124    17.983 f  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[6][63]_i_3/O
                         net (fo=2, routed)           0.448    18.431    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/generic_counter_q_reg[6][63]
    SLICE_X81Y72         LUT6 (Prop_lut6_I0_O)        0.124    18.555 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/generic_counter_q[6][63]_i_1/O
                         net (fo=32, routed)          0.743    19.298    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][63]_1[1]
    SLICE_X88Y74         FDCE                                         f  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][62]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.133    16.988    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    17.079 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.133    17.212    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    17.303 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          0.147    17.450    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.541 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16162, routed)       1.529    19.070    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/clk_out1
    SLICE_X88Y74         FDCE                                         r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][62]/C
                         clock pessimism              0.537    19.606    
                         clock uncertainty           -0.079    19.527    
    SLICE_X88Y74         FDCE (Setup_fdce_C_CE)      -0.205    19.322    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][62]
  -------------------------------------------------------------------
                         required time                         19.322    
                         arrival time                         -19.298    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/WEBWE[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.480ns  (logic 5.109ns (26.227%)  route 14.371ns (73.773%))
  Logic Levels:           26  (CARRY4=2 LUT3=4 LUT4=1 LUT5=6 LUT6=13)
  Clock Path Skew:        0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.926ns = ( 19.074 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.499ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          1.655    -0.543    i_ariane/i_cva6/csr_regfile_i/clk_out1_repN_alias
    SLICE_X53Y41         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.087 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][2]/Q
                         net (fo=16, routed)          0.798     0.711    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_42[2]
    SLICE_X53Y46         LUT6 (Prop_lut6_I4_O)        0.124     0.835 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_52/O
                         net (fo=5, routed)           0.187     1.022    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][0]
    SLICE_X53Y46         LUT6 (Prop_lut6_I5_O)        0.124     1.146 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_53/O
                         net (fo=2, routed)           0.451     1.597    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___75_n_0
    SLICE_X53Y46         LUT5 (Prop_lut5_I0_O)        0.118     1.715 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76/O
                         net (fo=5, routed)           0.346     2.061    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76_n_0
    SLICE_X53Y47         LUT6 (Prop_lut6_I5_O)        0.326     2.387 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_54/O
                         net (fo=4, routed)           0.661     3.048    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][17]
    SLICE_X53Y47         LUT3 (Prop_lut3_I2_O)        0.124     3.172 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_8/O
                         net (fo=5, routed)           0.429     3.601    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][19]
    SLICE_X53Y47         LUT5 (Prop_lut5_I2_O)        0.124     3.725 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___79/O
                         net (fo=5, routed)           0.419     4.144    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][23]
    SLICE_X51Y47         LUT3 (Prop_lut3_I2_O)        0.119     4.263 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___81/O
                         net (fo=3, routed)           0.726     4.989    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_66__3
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.332     5.321 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_423/O
                         net (fo=1, routed)           0.000     5.321    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_688
    SLICE_X51Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.871 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44/CO[3]
                         net (fo=1, routed)           0.944     6.815    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44_n_0
    SLICE_X50Y50         LUT5 (Prop_lut5_I4_O)        0.124     6.939 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT5_85/O
                         net (fo=1, routed)           0.451     7.391    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_178
    SLICE_X48Y51         LUT6 (Prop_lut6_I5_O)        0.124     7.515 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_430/O
                         net (fo=1, routed)           0.302     7.817    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_181
    SLICE_X48Y52         LUT6 (Prop_lut6_I4_O)        0.124     7.941 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_431/O
                         net (fo=1, routed)           0.280     8.221    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_189
    SLICE_X48Y52         LUT6 (Prop_lut6_I3_O)        0.124     8.345 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_435/O
                         net (fo=39, routed)          0.682     9.026    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/pmpcfg_q_reg[2][access_type][r]_0_alias
    SLICE_X41Y51         LUT6 (Prop_lut6_I3_O)        0.124     9.150 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1_comp/O
                         net (fo=16, routed)          0.656     9.806    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X37Y50         LUT5 (Prop_lut5_I2_O)        0.124     9.930 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=18, routed)          0.568    10.498    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X34Y47         LUT6 (Prop_lut6_I4_O)        0.124    10.622 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___127_i_1/O
                         net (fo=1, routed)           0.161    10.783    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_377
    SLICE_X34Y47         LUT4 (Prop_lut4_I3_O)        0.124    10.907 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___127/O
                         net (fo=3, routed)           1.037    11.944    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2_6
    SLICE_X31Y47         LUT6 (Prop_lut6_I0_O)        0.124    12.068 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_6/O
                         net (fo=1, routed)           0.000    12.068    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_6_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.600 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.751    13.351    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X29Y48         LUT6 (Prop_lut6_I1_O)        0.124    13.475 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.742    14.217    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X29Y42         LUT6 (Prop_lut6_I0_O)        0.124    14.341 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.514    14.854    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X27Y42         LUT3 (Prop_lut3_I1_O)        0.118    14.972 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.707    15.680    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/ptw_pptr_q_reg[2][0]
    SLICE_X27Y42         LUT6 (Prop_lut6_I4_O)        0.326    16.006 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6_9/O
                         net (fo=1, routed)           0.574    16.580    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_11
    SLICE_X27Y41         LUT5 (Prop_lut5_I0_O)        0.124    16.704 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/i___112_i_3/O
                         net (fo=7, routed)           0.448    17.152    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/wbuffer_q_reg[1][hit_oh][0]_1
    SLICE_X27Y41         LUT3 (Prop_lut3_I2_O)        0.124    17.276 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_97/O
                         net (fo=4, routed)           0.615    17.890    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_97_n_0
    SLICE_X26Y41         LUT5 (Prop_lut5_I3_O)        0.124    18.014 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_75/O
                         net (fo=4, routed)           0.922    18.937    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/WEBWE[5]
    RAMB36_X2Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/WEBWE[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.133    16.988    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    17.079 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.133    17.212    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    17.303 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          0.147    17.450    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.541 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16162, routed)       1.533    19.074    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X2Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.499    19.573    
                         clock uncertainty           -0.079    19.493    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[5])
                                                     -0.532    18.961    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.961    
                         arrival time                         -18.937    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/WEBWE[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.480ns  (logic 5.109ns (26.227%)  route 14.371ns (73.773%))
  Logic Levels:           26  (CARRY4=2 LUT3=4 LUT4=1 LUT5=6 LUT6=13)
  Clock Path Skew:        0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.926ns = ( 19.074 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.499ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          1.655    -0.543    i_ariane/i_cva6/csr_regfile_i/clk_out1_repN_alias
    SLICE_X53Y41         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.087 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][2]/Q
                         net (fo=16, routed)          0.798     0.711    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_42[2]
    SLICE_X53Y46         LUT6 (Prop_lut6_I4_O)        0.124     0.835 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_52/O
                         net (fo=5, routed)           0.187     1.022    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][0]
    SLICE_X53Y46         LUT6 (Prop_lut6_I5_O)        0.124     1.146 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_53/O
                         net (fo=2, routed)           0.451     1.597    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___75_n_0
    SLICE_X53Y46         LUT5 (Prop_lut5_I0_O)        0.118     1.715 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76/O
                         net (fo=5, routed)           0.346     2.061    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76_n_0
    SLICE_X53Y47         LUT6 (Prop_lut6_I5_O)        0.326     2.387 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_54/O
                         net (fo=4, routed)           0.661     3.048    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][17]
    SLICE_X53Y47         LUT3 (Prop_lut3_I2_O)        0.124     3.172 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_8/O
                         net (fo=5, routed)           0.429     3.601    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][19]
    SLICE_X53Y47         LUT5 (Prop_lut5_I2_O)        0.124     3.725 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___79/O
                         net (fo=5, routed)           0.419     4.144    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][23]
    SLICE_X51Y47         LUT3 (Prop_lut3_I2_O)        0.119     4.263 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___81/O
                         net (fo=3, routed)           0.726     4.989    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_66__3
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.332     5.321 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_423/O
                         net (fo=1, routed)           0.000     5.321    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_688
    SLICE_X51Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.871 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44/CO[3]
                         net (fo=1, routed)           0.944     6.815    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44_n_0
    SLICE_X50Y50         LUT5 (Prop_lut5_I4_O)        0.124     6.939 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT5_85/O
                         net (fo=1, routed)           0.451     7.391    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_178
    SLICE_X48Y51         LUT6 (Prop_lut6_I5_O)        0.124     7.515 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_430/O
                         net (fo=1, routed)           0.302     7.817    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_181
    SLICE_X48Y52         LUT6 (Prop_lut6_I4_O)        0.124     7.941 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_431/O
                         net (fo=1, routed)           0.280     8.221    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_189
    SLICE_X48Y52         LUT6 (Prop_lut6_I3_O)        0.124     8.345 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_435/O
                         net (fo=39, routed)          0.682     9.026    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/pmpcfg_q_reg[2][access_type][r]_0_alias
    SLICE_X41Y51         LUT6 (Prop_lut6_I3_O)        0.124     9.150 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1_comp/O
                         net (fo=16, routed)          0.656     9.806    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X37Y50         LUT5 (Prop_lut5_I2_O)        0.124     9.930 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=18, routed)          0.568    10.498    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X34Y47         LUT6 (Prop_lut6_I4_O)        0.124    10.622 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___127_i_1/O
                         net (fo=1, routed)           0.161    10.783    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_377
    SLICE_X34Y47         LUT4 (Prop_lut4_I3_O)        0.124    10.907 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___127/O
                         net (fo=3, routed)           1.037    11.944    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2_6
    SLICE_X31Y47         LUT6 (Prop_lut6_I0_O)        0.124    12.068 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_6/O
                         net (fo=1, routed)           0.000    12.068    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_6_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.600 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.751    13.351    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X29Y48         LUT6 (Prop_lut6_I1_O)        0.124    13.475 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.742    14.217    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X29Y42         LUT6 (Prop_lut6_I0_O)        0.124    14.341 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.514    14.854    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X27Y42         LUT3 (Prop_lut3_I1_O)        0.118    14.972 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.707    15.680    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/ptw_pptr_q_reg[2][0]
    SLICE_X27Y42         LUT6 (Prop_lut6_I4_O)        0.326    16.006 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6_9/O
                         net (fo=1, routed)           0.574    16.580    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_11
    SLICE_X27Y41         LUT5 (Prop_lut5_I0_O)        0.124    16.704 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/i___112_i_3/O
                         net (fo=7, routed)           0.448    17.152    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/wbuffer_q_reg[1][hit_oh][0]_1
    SLICE_X27Y41         LUT3 (Prop_lut3_I2_O)        0.124    17.276 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_97/O
                         net (fo=4, routed)           0.615    17.890    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_97_n_0
    SLICE_X26Y41         LUT5 (Prop_lut5_I3_O)        0.124    18.014 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_75/O
                         net (fo=4, routed)           0.922    18.937    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/WEBWE[5]
    RAMB36_X2Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/WEBWE[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.133    16.988    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    17.079 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.133    17.212    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    17.303 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          0.147    17.450    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.541 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16162, routed)       1.533    19.074    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X2Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.499    19.573    
                         clock uncertainty           -0.079    19.493    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[5])
                                                     -0.532    18.961    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.961    
                         arrival time                         -18.937    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/WEBWE[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.480ns  (logic 5.109ns (26.227%)  route 14.371ns (73.773%))
  Logic Levels:           26  (CARRY4=2 LUT3=4 LUT4=1 LUT5=6 LUT6=13)
  Clock Path Skew:        0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.926ns = ( 19.074 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.499ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          1.655    -0.543    i_ariane/i_cva6/csr_regfile_i/clk_out1_repN_alias
    SLICE_X53Y41         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.087 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][2]/Q
                         net (fo=16, routed)          0.798     0.711    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_42[2]
    SLICE_X53Y46         LUT6 (Prop_lut6_I4_O)        0.124     0.835 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_52/O
                         net (fo=5, routed)           0.187     1.022    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][0]
    SLICE_X53Y46         LUT6 (Prop_lut6_I5_O)        0.124     1.146 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_53/O
                         net (fo=2, routed)           0.451     1.597    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___75_n_0
    SLICE_X53Y46         LUT5 (Prop_lut5_I0_O)        0.118     1.715 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76/O
                         net (fo=5, routed)           0.346     2.061    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76_n_0
    SLICE_X53Y47         LUT6 (Prop_lut6_I5_O)        0.326     2.387 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_54/O
                         net (fo=4, routed)           0.661     3.048    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][17]
    SLICE_X53Y47         LUT3 (Prop_lut3_I2_O)        0.124     3.172 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_8/O
                         net (fo=5, routed)           0.429     3.601    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][19]
    SLICE_X53Y47         LUT5 (Prop_lut5_I2_O)        0.124     3.725 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___79/O
                         net (fo=5, routed)           0.419     4.144    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][23]
    SLICE_X51Y47         LUT3 (Prop_lut3_I2_O)        0.119     4.263 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___81/O
                         net (fo=3, routed)           0.726     4.989    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_66__3
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.332     5.321 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_423/O
                         net (fo=1, routed)           0.000     5.321    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_688
    SLICE_X51Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.871 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44/CO[3]
                         net (fo=1, routed)           0.944     6.815    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44_n_0
    SLICE_X50Y50         LUT5 (Prop_lut5_I4_O)        0.124     6.939 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT5_85/O
                         net (fo=1, routed)           0.451     7.391    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_178
    SLICE_X48Y51         LUT6 (Prop_lut6_I5_O)        0.124     7.515 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_430/O
                         net (fo=1, routed)           0.302     7.817    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_181
    SLICE_X48Y52         LUT6 (Prop_lut6_I4_O)        0.124     7.941 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_431/O
                         net (fo=1, routed)           0.280     8.221    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_189
    SLICE_X48Y52         LUT6 (Prop_lut6_I3_O)        0.124     8.345 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_435/O
                         net (fo=39, routed)          0.682     9.026    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/pmpcfg_q_reg[2][access_type][r]_0_alias
    SLICE_X41Y51         LUT6 (Prop_lut6_I3_O)        0.124     9.150 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1_comp/O
                         net (fo=16, routed)          0.656     9.806    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X37Y50         LUT5 (Prop_lut5_I2_O)        0.124     9.930 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=18, routed)          0.568    10.498    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X34Y47         LUT6 (Prop_lut6_I4_O)        0.124    10.622 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___127_i_1/O
                         net (fo=1, routed)           0.161    10.783    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_377
    SLICE_X34Y47         LUT4 (Prop_lut4_I3_O)        0.124    10.907 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___127/O
                         net (fo=3, routed)           1.037    11.944    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2_6
    SLICE_X31Y47         LUT6 (Prop_lut6_I0_O)        0.124    12.068 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_6/O
                         net (fo=1, routed)           0.000    12.068    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_6_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.600 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.751    13.351    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X29Y48         LUT6 (Prop_lut6_I1_O)        0.124    13.475 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.742    14.217    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X29Y42         LUT6 (Prop_lut6_I0_O)        0.124    14.341 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.514    14.854    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X27Y42         LUT3 (Prop_lut3_I1_O)        0.118    14.972 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.707    15.680    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/ptw_pptr_q_reg[2][0]
    SLICE_X27Y42         LUT6 (Prop_lut6_I4_O)        0.326    16.006 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6_9/O
                         net (fo=1, routed)           0.574    16.580    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_11
    SLICE_X27Y41         LUT5 (Prop_lut5_I0_O)        0.124    16.704 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/i___112_i_3/O
                         net (fo=7, routed)           0.448    17.152    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/wbuffer_q_reg[1][hit_oh][0]_1
    SLICE_X27Y41         LUT3 (Prop_lut3_I2_O)        0.124    17.276 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_97/O
                         net (fo=4, routed)           0.615    17.890    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_97_n_0
    SLICE_X26Y41         LUT5 (Prop_lut5_I3_O)        0.124    18.014 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_75/O
                         net (fo=4, routed)           0.922    18.937    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/WEBWE[5]
    RAMB36_X2Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/WEBWE[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.133    16.988    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    17.079 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.133    17.212    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    17.303 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          0.147    17.450    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.541 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16162, routed)       1.533    19.074    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X2Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.499    19.573    
                         clock uncertainty           -0.079    19.493    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[5])
                                                     -0.532    18.961    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.961    
                         arrival time                         -18.937    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/WEBWE[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.480ns  (logic 5.109ns (26.227%)  route 14.371ns (73.773%))
  Logic Levels:           26  (CARRY4=2 LUT3=4 LUT4=1 LUT5=6 LUT6=13)
  Clock Path Skew:        0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.926ns = ( 19.074 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.499ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          1.655    -0.543    i_ariane/i_cva6/csr_regfile_i/clk_out1_repN_alias
    SLICE_X53Y41         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.087 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][2]/Q
                         net (fo=16, routed)          0.798     0.711    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_42[2]
    SLICE_X53Y46         LUT6 (Prop_lut6_I4_O)        0.124     0.835 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_52/O
                         net (fo=5, routed)           0.187     1.022    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][0]
    SLICE_X53Y46         LUT6 (Prop_lut6_I5_O)        0.124     1.146 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_53/O
                         net (fo=2, routed)           0.451     1.597    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___75_n_0
    SLICE_X53Y46         LUT5 (Prop_lut5_I0_O)        0.118     1.715 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76/O
                         net (fo=5, routed)           0.346     2.061    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76_n_0
    SLICE_X53Y47         LUT6 (Prop_lut6_I5_O)        0.326     2.387 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_54/O
                         net (fo=4, routed)           0.661     3.048    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][17]
    SLICE_X53Y47         LUT3 (Prop_lut3_I2_O)        0.124     3.172 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_8/O
                         net (fo=5, routed)           0.429     3.601    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][19]
    SLICE_X53Y47         LUT5 (Prop_lut5_I2_O)        0.124     3.725 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___79/O
                         net (fo=5, routed)           0.419     4.144    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][23]
    SLICE_X51Y47         LUT3 (Prop_lut3_I2_O)        0.119     4.263 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___81/O
                         net (fo=3, routed)           0.726     4.989    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_66__3
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.332     5.321 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_423/O
                         net (fo=1, routed)           0.000     5.321    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_688
    SLICE_X51Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.871 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44/CO[3]
                         net (fo=1, routed)           0.944     6.815    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44_n_0
    SLICE_X50Y50         LUT5 (Prop_lut5_I4_O)        0.124     6.939 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT5_85/O
                         net (fo=1, routed)           0.451     7.391    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_178
    SLICE_X48Y51         LUT6 (Prop_lut6_I5_O)        0.124     7.515 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_430/O
                         net (fo=1, routed)           0.302     7.817    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_181
    SLICE_X48Y52         LUT6 (Prop_lut6_I4_O)        0.124     7.941 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_431/O
                         net (fo=1, routed)           0.280     8.221    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_189
    SLICE_X48Y52         LUT6 (Prop_lut6_I3_O)        0.124     8.345 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_435/O
                         net (fo=39, routed)          0.682     9.026    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/pmpcfg_q_reg[2][access_type][r]_0_alias
    SLICE_X41Y51         LUT6 (Prop_lut6_I3_O)        0.124     9.150 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1_comp/O
                         net (fo=16, routed)          0.656     9.806    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X37Y50         LUT5 (Prop_lut5_I2_O)        0.124     9.930 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=18, routed)          0.568    10.498    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X34Y47         LUT6 (Prop_lut6_I4_O)        0.124    10.622 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___127_i_1/O
                         net (fo=1, routed)           0.161    10.783    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_377
    SLICE_X34Y47         LUT4 (Prop_lut4_I3_O)        0.124    10.907 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___127/O
                         net (fo=3, routed)           1.037    11.944    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2_6
    SLICE_X31Y47         LUT6 (Prop_lut6_I0_O)        0.124    12.068 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_6/O
                         net (fo=1, routed)           0.000    12.068    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_6_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.600 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.751    13.351    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X29Y48         LUT6 (Prop_lut6_I1_O)        0.124    13.475 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.742    14.217    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X29Y42         LUT6 (Prop_lut6_I0_O)        0.124    14.341 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.514    14.854    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X27Y42         LUT3 (Prop_lut3_I1_O)        0.118    14.972 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.707    15.680    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/ptw_pptr_q_reg[2][0]
    SLICE_X27Y42         LUT6 (Prop_lut6_I4_O)        0.326    16.006 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6_9/O
                         net (fo=1, routed)           0.574    16.580    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_11
    SLICE_X27Y41         LUT5 (Prop_lut5_I0_O)        0.124    16.704 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/i___112_i_3/O
                         net (fo=7, routed)           0.448    17.152    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/wbuffer_q_reg[1][hit_oh][0]_1
    SLICE_X27Y41         LUT3 (Prop_lut3_I2_O)        0.124    17.276 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_97/O
                         net (fo=4, routed)           0.615    17.890    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_97_n_0
    SLICE_X26Y41         LUT5 (Prop_lut5_I3_O)        0.124    18.014 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_75/O
                         net (fo=4, routed)           0.922    18.937    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/WEBWE[5]
    RAMB36_X2Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/WEBWE[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.133    16.988    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    17.079 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.133    17.212    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    17.303 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          0.147    17.450    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.541 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16162, routed)       1.533    19.074    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X2Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.499    19.573    
                         clock uncertainty           -0.079    19.493    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[5])
                                                     -0.532    18.961    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.961    
                         arrival time                         -18.937    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/WEBWE[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.480ns  (logic 5.109ns (26.227%)  route 14.371ns (73.773%))
  Logic Levels:           26  (CARRY4=2 LUT3=4 LUT4=1 LUT5=6 LUT6=13)
  Clock Path Skew:        0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.926ns = ( 19.074 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.499ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          1.655    -0.543    i_ariane/i_cva6/csr_regfile_i/clk_out1_repN_alias
    SLICE_X53Y41         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.087 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][2]/Q
                         net (fo=16, routed)          0.798     0.711    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_42[2]
    SLICE_X53Y46         LUT6 (Prop_lut6_I4_O)        0.124     0.835 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_52/O
                         net (fo=5, routed)           0.187     1.022    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][0]
    SLICE_X53Y46         LUT6 (Prop_lut6_I5_O)        0.124     1.146 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_53/O
                         net (fo=2, routed)           0.451     1.597    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___75_n_0
    SLICE_X53Y46         LUT5 (Prop_lut5_I0_O)        0.118     1.715 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76/O
                         net (fo=5, routed)           0.346     2.061    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76_n_0
    SLICE_X53Y47         LUT6 (Prop_lut6_I5_O)        0.326     2.387 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_54/O
                         net (fo=4, routed)           0.661     3.048    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][17]
    SLICE_X53Y47         LUT3 (Prop_lut3_I2_O)        0.124     3.172 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_8/O
                         net (fo=5, routed)           0.429     3.601    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][19]
    SLICE_X53Y47         LUT5 (Prop_lut5_I2_O)        0.124     3.725 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___79/O
                         net (fo=5, routed)           0.419     4.144    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][23]
    SLICE_X51Y47         LUT3 (Prop_lut3_I2_O)        0.119     4.263 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___81/O
                         net (fo=3, routed)           0.726     4.989    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_66__3
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.332     5.321 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_423/O
                         net (fo=1, routed)           0.000     5.321    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_688
    SLICE_X51Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.871 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44/CO[3]
                         net (fo=1, routed)           0.944     6.815    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44_n_0
    SLICE_X50Y50         LUT5 (Prop_lut5_I4_O)        0.124     6.939 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT5_85/O
                         net (fo=1, routed)           0.451     7.391    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_178
    SLICE_X48Y51         LUT6 (Prop_lut6_I5_O)        0.124     7.515 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_430/O
                         net (fo=1, routed)           0.302     7.817    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_181
    SLICE_X48Y52         LUT6 (Prop_lut6_I4_O)        0.124     7.941 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_431/O
                         net (fo=1, routed)           0.280     8.221    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_189
    SLICE_X48Y52         LUT6 (Prop_lut6_I3_O)        0.124     8.345 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_435/O
                         net (fo=39, routed)          0.682     9.026    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/pmpcfg_q_reg[2][access_type][r]_0_alias
    SLICE_X41Y51         LUT6 (Prop_lut6_I3_O)        0.124     9.150 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1_comp/O
                         net (fo=16, routed)          0.656     9.806    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X37Y50         LUT5 (Prop_lut5_I2_O)        0.124     9.930 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=18, routed)          0.568    10.498    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X34Y47         LUT6 (Prop_lut6_I4_O)        0.124    10.622 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___127_i_1/O
                         net (fo=1, routed)           0.161    10.783    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_377
    SLICE_X34Y47         LUT4 (Prop_lut4_I3_O)        0.124    10.907 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___127/O
                         net (fo=3, routed)           1.037    11.944    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2_6
    SLICE_X31Y47         LUT6 (Prop_lut6_I0_O)        0.124    12.068 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_6/O
                         net (fo=1, routed)           0.000    12.068    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_6_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.600 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.751    13.351    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X29Y48         LUT6 (Prop_lut6_I1_O)        0.124    13.475 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.742    14.217    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X29Y42         LUT6 (Prop_lut6_I0_O)        0.124    14.341 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.514    14.854    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X27Y42         LUT3 (Prop_lut3_I1_O)        0.118    14.972 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.707    15.680    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/ptw_pptr_q_reg[2][0]
    SLICE_X27Y42         LUT6 (Prop_lut6_I4_O)        0.326    16.006 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6_9/O
                         net (fo=1, routed)           0.574    16.580    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_11
    SLICE_X27Y41         LUT5 (Prop_lut5_I0_O)        0.124    16.704 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/i___112_i_3/O
                         net (fo=7, routed)           0.448    17.152    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/wbuffer_q_reg[1][hit_oh][0]_1
    SLICE_X27Y41         LUT3 (Prop_lut3_I2_O)        0.124    17.276 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_97/O
                         net (fo=4, routed)           0.615    17.890    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_97_n_0
    SLICE_X26Y41         LUT5 (Prop_lut5_I3_O)        0.124    18.014 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_75/O
                         net (fo=4, routed)           0.922    18.937    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/WEBWE[5]
    RAMB36_X2Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/WEBWE[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.133    16.988    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    17.079 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.133    17.212    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    17.303 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          0.147    17.450    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.541 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16162, routed)       1.533    19.074    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X2Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.499    19.573    
                         clock uncertainty           -0.079    19.493    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[5])
                                                     -0.532    18.961    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.961    
                         arrival time                         -18.937    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/WEBWE[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.480ns  (logic 5.109ns (26.227%)  route 14.371ns (73.773%))
  Logic Levels:           26  (CARRY4=2 LUT3=4 LUT4=1 LUT5=6 LUT6=13)
  Clock Path Skew:        0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.926ns = ( 19.074 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.499ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          1.655    -0.543    i_ariane/i_cva6/csr_regfile_i/clk_out1_repN_alias
    SLICE_X53Y41         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.087 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][2]/Q
                         net (fo=16, routed)          0.798     0.711    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_42[2]
    SLICE_X53Y46         LUT6 (Prop_lut6_I4_O)        0.124     0.835 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_52/O
                         net (fo=5, routed)           0.187     1.022    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][0]
    SLICE_X53Y46         LUT6 (Prop_lut6_I5_O)        0.124     1.146 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_53/O
                         net (fo=2, routed)           0.451     1.597    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___75_n_0
    SLICE_X53Y46         LUT5 (Prop_lut5_I0_O)        0.118     1.715 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76/O
                         net (fo=5, routed)           0.346     2.061    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76_n_0
    SLICE_X53Y47         LUT6 (Prop_lut6_I5_O)        0.326     2.387 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_54/O
                         net (fo=4, routed)           0.661     3.048    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][17]
    SLICE_X53Y47         LUT3 (Prop_lut3_I2_O)        0.124     3.172 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_8/O
                         net (fo=5, routed)           0.429     3.601    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][19]
    SLICE_X53Y47         LUT5 (Prop_lut5_I2_O)        0.124     3.725 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___79/O
                         net (fo=5, routed)           0.419     4.144    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][23]
    SLICE_X51Y47         LUT3 (Prop_lut3_I2_O)        0.119     4.263 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___81/O
                         net (fo=3, routed)           0.726     4.989    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_66__3
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.332     5.321 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_423/O
                         net (fo=1, routed)           0.000     5.321    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_688
    SLICE_X51Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.871 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44/CO[3]
                         net (fo=1, routed)           0.944     6.815    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44_n_0
    SLICE_X50Y50         LUT5 (Prop_lut5_I4_O)        0.124     6.939 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT5_85/O
                         net (fo=1, routed)           0.451     7.391    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_178
    SLICE_X48Y51         LUT6 (Prop_lut6_I5_O)        0.124     7.515 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_430/O
                         net (fo=1, routed)           0.302     7.817    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_181
    SLICE_X48Y52         LUT6 (Prop_lut6_I4_O)        0.124     7.941 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_431/O
                         net (fo=1, routed)           0.280     8.221    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_189
    SLICE_X48Y52         LUT6 (Prop_lut6_I3_O)        0.124     8.345 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_435/O
                         net (fo=39, routed)          0.682     9.026    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/pmpcfg_q_reg[2][access_type][r]_0_alias
    SLICE_X41Y51         LUT6 (Prop_lut6_I3_O)        0.124     9.150 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1_comp/O
                         net (fo=16, routed)          0.656     9.806    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X37Y50         LUT5 (Prop_lut5_I2_O)        0.124     9.930 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=18, routed)          0.568    10.498    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X34Y47         LUT6 (Prop_lut6_I4_O)        0.124    10.622 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___127_i_1/O
                         net (fo=1, routed)           0.161    10.783    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_377
    SLICE_X34Y47         LUT4 (Prop_lut4_I3_O)        0.124    10.907 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___127/O
                         net (fo=3, routed)           1.037    11.944    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2_6
    SLICE_X31Y47         LUT6 (Prop_lut6_I0_O)        0.124    12.068 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_6/O
                         net (fo=1, routed)           0.000    12.068    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_6_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.600 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.751    13.351    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X29Y48         LUT6 (Prop_lut6_I1_O)        0.124    13.475 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.742    14.217    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X29Y42         LUT6 (Prop_lut6_I0_O)        0.124    14.341 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.514    14.854    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X27Y42         LUT3 (Prop_lut3_I1_O)        0.118    14.972 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.707    15.680    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/ptw_pptr_q_reg[2][0]
    SLICE_X27Y42         LUT6 (Prop_lut6_I4_O)        0.326    16.006 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6_9/O
                         net (fo=1, routed)           0.574    16.580    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_11
    SLICE_X27Y41         LUT5 (Prop_lut5_I0_O)        0.124    16.704 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/i___112_i_3/O
                         net (fo=7, routed)           0.448    17.152    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/wbuffer_q_reg[1][hit_oh][0]_1
    SLICE_X27Y41         LUT3 (Prop_lut3_I2_O)        0.124    17.276 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_97/O
                         net (fo=4, routed)           0.615    17.890    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_97_n_0
    SLICE_X26Y41         LUT5 (Prop_lut5_I3_O)        0.124    18.014 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_75/O
                         net (fo=4, routed)           0.922    18.937    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/WEBWE[5]
    RAMB36_X2Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/WEBWE[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.133    16.988    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    17.079 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.133    17.212    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    17.303 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          0.147    17.450    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.541 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16162, routed)       1.533    19.074    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X2Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.499    19.573    
                         clock uncertainty           -0.079    19.493    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[5])
                                                     -0.532    18.961    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.961    
                         arrival time                         -18.937    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/WEBWE[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.480ns  (logic 5.109ns (26.227%)  route 14.371ns (73.773%))
  Logic Levels:           26  (CARRY4=2 LUT3=4 LUT4=1 LUT5=6 LUT6=13)
  Clock Path Skew:        0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.926ns = ( 19.074 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.499ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          1.655    -0.543    i_ariane/i_cva6/csr_regfile_i/clk_out1_repN_alias
    SLICE_X53Y41         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.087 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][2]/Q
                         net (fo=16, routed)          0.798     0.711    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_42[2]
    SLICE_X53Y46         LUT6 (Prop_lut6_I4_O)        0.124     0.835 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_52/O
                         net (fo=5, routed)           0.187     1.022    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][0]
    SLICE_X53Y46         LUT6 (Prop_lut6_I5_O)        0.124     1.146 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_53/O
                         net (fo=2, routed)           0.451     1.597    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___75_n_0
    SLICE_X53Y46         LUT5 (Prop_lut5_I0_O)        0.118     1.715 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76/O
                         net (fo=5, routed)           0.346     2.061    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76_n_0
    SLICE_X53Y47         LUT6 (Prop_lut6_I5_O)        0.326     2.387 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_54/O
                         net (fo=4, routed)           0.661     3.048    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][17]
    SLICE_X53Y47         LUT3 (Prop_lut3_I2_O)        0.124     3.172 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_8/O
                         net (fo=5, routed)           0.429     3.601    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][19]
    SLICE_X53Y47         LUT5 (Prop_lut5_I2_O)        0.124     3.725 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___79/O
                         net (fo=5, routed)           0.419     4.144    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][23]
    SLICE_X51Y47         LUT3 (Prop_lut3_I2_O)        0.119     4.263 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___81/O
                         net (fo=3, routed)           0.726     4.989    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_66__3
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.332     5.321 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_423/O
                         net (fo=1, routed)           0.000     5.321    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_688
    SLICE_X51Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.871 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44/CO[3]
                         net (fo=1, routed)           0.944     6.815    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44_n_0
    SLICE_X50Y50         LUT5 (Prop_lut5_I4_O)        0.124     6.939 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT5_85/O
                         net (fo=1, routed)           0.451     7.391    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_178
    SLICE_X48Y51         LUT6 (Prop_lut6_I5_O)        0.124     7.515 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_430/O
                         net (fo=1, routed)           0.302     7.817    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_181
    SLICE_X48Y52         LUT6 (Prop_lut6_I4_O)        0.124     7.941 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_431/O
                         net (fo=1, routed)           0.280     8.221    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_189
    SLICE_X48Y52         LUT6 (Prop_lut6_I3_O)        0.124     8.345 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_435/O
                         net (fo=39, routed)          0.682     9.026    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/pmpcfg_q_reg[2][access_type][r]_0_alias
    SLICE_X41Y51         LUT6 (Prop_lut6_I3_O)        0.124     9.150 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1_comp/O
                         net (fo=16, routed)          0.656     9.806    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X37Y50         LUT5 (Prop_lut5_I2_O)        0.124     9.930 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=18, routed)          0.568    10.498    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X34Y47         LUT6 (Prop_lut6_I4_O)        0.124    10.622 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___127_i_1/O
                         net (fo=1, routed)           0.161    10.783    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_377
    SLICE_X34Y47         LUT4 (Prop_lut4_I3_O)        0.124    10.907 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___127/O
                         net (fo=3, routed)           1.037    11.944    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2_6
    SLICE_X31Y47         LUT6 (Prop_lut6_I0_O)        0.124    12.068 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_6/O
                         net (fo=1, routed)           0.000    12.068    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_6_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.600 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.751    13.351    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X29Y48         LUT6 (Prop_lut6_I1_O)        0.124    13.475 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.742    14.217    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X29Y42         LUT6 (Prop_lut6_I0_O)        0.124    14.341 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.514    14.854    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X27Y42         LUT3 (Prop_lut3_I1_O)        0.118    14.972 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.707    15.680    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/ptw_pptr_q_reg[2][0]
    SLICE_X27Y42         LUT6 (Prop_lut6_I4_O)        0.326    16.006 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6_9/O
                         net (fo=1, routed)           0.574    16.580    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_11
    SLICE_X27Y41         LUT5 (Prop_lut5_I0_O)        0.124    16.704 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/i___112_i_3/O
                         net (fo=7, routed)           0.448    17.152    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/wbuffer_q_reg[1][hit_oh][0]_1
    SLICE_X27Y41         LUT3 (Prop_lut3_I2_O)        0.124    17.276 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_97/O
                         net (fo=4, routed)           0.615    17.890    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_97_n_0
    SLICE_X26Y41         LUT5 (Prop_lut5_I3_O)        0.124    18.014 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_75/O
                         net (fo=4, routed)           0.922    18.937    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/WEBWE[5]
    RAMB36_X2Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/WEBWE[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.133    16.988    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    17.079 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.133    17.212    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    17.303 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          0.147    17.450    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.541 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16162, routed)       1.533    19.074    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X2Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.499    19.573    
                         clock uncertainty           -0.079    19.493    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[5])
                                                     -0.532    18.961    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.961    
                         arrival time                         -18.937    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/WEBWE[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.480ns  (logic 5.109ns (26.227%)  route 14.371ns (73.773%))
  Logic Levels:           26  (CARRY4=2 LUT3=4 LUT4=1 LUT5=6 LUT6=13)
  Clock Path Skew:        0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.926ns = ( 19.074 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.499ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          1.655    -0.543    i_ariane/i_cva6/csr_regfile_i/clk_out1_repN_alias
    SLICE_X53Y41         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.087 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][2]/Q
                         net (fo=16, routed)          0.798     0.711    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_42[2]
    SLICE_X53Y46         LUT6 (Prop_lut6_I4_O)        0.124     0.835 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_52/O
                         net (fo=5, routed)           0.187     1.022    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][0]
    SLICE_X53Y46         LUT6 (Prop_lut6_I5_O)        0.124     1.146 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_53/O
                         net (fo=2, routed)           0.451     1.597    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___75_n_0
    SLICE_X53Y46         LUT5 (Prop_lut5_I0_O)        0.118     1.715 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76/O
                         net (fo=5, routed)           0.346     2.061    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76_n_0
    SLICE_X53Y47         LUT6 (Prop_lut6_I5_O)        0.326     2.387 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_54/O
                         net (fo=4, routed)           0.661     3.048    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][17]
    SLICE_X53Y47         LUT3 (Prop_lut3_I2_O)        0.124     3.172 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_8/O
                         net (fo=5, routed)           0.429     3.601    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][19]
    SLICE_X53Y47         LUT5 (Prop_lut5_I2_O)        0.124     3.725 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___79/O
                         net (fo=5, routed)           0.419     4.144    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][23]
    SLICE_X51Y47         LUT3 (Prop_lut3_I2_O)        0.119     4.263 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___81/O
                         net (fo=3, routed)           0.726     4.989    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_66__3
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.332     5.321 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_423/O
                         net (fo=1, routed)           0.000     5.321    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_688
    SLICE_X51Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.871 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44/CO[3]
                         net (fo=1, routed)           0.944     6.815    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44_n_0
    SLICE_X50Y50         LUT5 (Prop_lut5_I4_O)        0.124     6.939 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT5_85/O
                         net (fo=1, routed)           0.451     7.391    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_178
    SLICE_X48Y51         LUT6 (Prop_lut6_I5_O)        0.124     7.515 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_430/O
                         net (fo=1, routed)           0.302     7.817    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_181
    SLICE_X48Y52         LUT6 (Prop_lut6_I4_O)        0.124     7.941 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_431/O
                         net (fo=1, routed)           0.280     8.221    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_189
    SLICE_X48Y52         LUT6 (Prop_lut6_I3_O)        0.124     8.345 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_435/O
                         net (fo=39, routed)          0.682     9.026    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/pmpcfg_q_reg[2][access_type][r]_0_alias
    SLICE_X41Y51         LUT6 (Prop_lut6_I3_O)        0.124     9.150 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1_comp/O
                         net (fo=16, routed)          0.656     9.806    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X37Y50         LUT5 (Prop_lut5_I2_O)        0.124     9.930 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=18, routed)          0.568    10.498    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X34Y47         LUT6 (Prop_lut6_I4_O)        0.124    10.622 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___127_i_1/O
                         net (fo=1, routed)           0.161    10.783    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_377
    SLICE_X34Y47         LUT4 (Prop_lut4_I3_O)        0.124    10.907 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___127/O
                         net (fo=3, routed)           1.037    11.944    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2_6
    SLICE_X31Y47         LUT6 (Prop_lut6_I0_O)        0.124    12.068 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_6/O
                         net (fo=1, routed)           0.000    12.068    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_6_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.600 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.751    13.351    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X29Y48         LUT6 (Prop_lut6_I1_O)        0.124    13.475 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.742    14.217    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X29Y42         LUT6 (Prop_lut6_I0_O)        0.124    14.341 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.514    14.854    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X27Y42         LUT3 (Prop_lut3_I1_O)        0.118    14.972 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.707    15.680    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/ptw_pptr_q_reg[2][0]
    SLICE_X27Y42         LUT6 (Prop_lut6_I4_O)        0.326    16.006 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6_9/O
                         net (fo=1, routed)           0.574    16.580    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_11
    SLICE_X27Y41         LUT5 (Prop_lut5_I0_O)        0.124    16.704 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/i___112_i_3/O
                         net (fo=7, routed)           0.448    17.152    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/wbuffer_q_reg[1][hit_oh][0]_1
    SLICE_X27Y41         LUT3 (Prop_lut3_I2_O)        0.124    17.276 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_97/O
                         net (fo=4, routed)           0.615    17.890    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_97_n_0
    SLICE_X26Y41         LUT5 (Prop_lut5_I3_O)        0.124    18.014 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_75/O
                         net (fo=4, routed)           0.922    18.937    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/WEBWE[5]
    RAMB36_X2Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/WEBWE[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.133    16.988    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    17.079 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.133    17.212    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    17.303 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          0.147    17.450    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.541 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16162, routed)       1.533    19.074    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X2Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.499    19.573    
                         clock uncertainty           -0.079    19.493    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[5])
                                                     -0.532    18.961    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.961    
                         arrival time                         -18.937    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/WEBWE[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.480ns  (logic 5.109ns (26.227%)  route 14.371ns (73.773%))
  Logic Levels:           26  (CARRY4=2 LUT3=4 LUT4=1 LUT5=6 LUT6=13)
  Clock Path Skew:        0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.926ns = ( 19.074 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.499ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          1.655    -0.543    i_ariane/i_cva6/csr_regfile_i/clk_out1_repN_alias
    SLICE_X53Y41         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.087 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][2]/Q
                         net (fo=16, routed)          0.798     0.711    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_42[2]
    SLICE_X53Y46         LUT6 (Prop_lut6_I4_O)        0.124     0.835 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_52/O
                         net (fo=5, routed)           0.187     1.022    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][0]
    SLICE_X53Y46         LUT6 (Prop_lut6_I5_O)        0.124     1.146 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_53/O
                         net (fo=2, routed)           0.451     1.597    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___75_n_0
    SLICE_X53Y46         LUT5 (Prop_lut5_I0_O)        0.118     1.715 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76/O
                         net (fo=5, routed)           0.346     2.061    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76_n_0
    SLICE_X53Y47         LUT6 (Prop_lut6_I5_O)        0.326     2.387 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_54/O
                         net (fo=4, routed)           0.661     3.048    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][17]
    SLICE_X53Y47         LUT3 (Prop_lut3_I2_O)        0.124     3.172 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_8/O
                         net (fo=5, routed)           0.429     3.601    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][19]
    SLICE_X53Y47         LUT5 (Prop_lut5_I2_O)        0.124     3.725 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___79/O
                         net (fo=5, routed)           0.419     4.144    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][23]
    SLICE_X51Y47         LUT3 (Prop_lut3_I2_O)        0.119     4.263 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___81/O
                         net (fo=3, routed)           0.726     4.989    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_66__3
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.332     5.321 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_423/O
                         net (fo=1, routed)           0.000     5.321    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_688
    SLICE_X51Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.871 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44/CO[3]
                         net (fo=1, routed)           0.944     6.815    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44_n_0
    SLICE_X50Y50         LUT5 (Prop_lut5_I4_O)        0.124     6.939 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT5_85/O
                         net (fo=1, routed)           0.451     7.391    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_178
    SLICE_X48Y51         LUT6 (Prop_lut6_I5_O)        0.124     7.515 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_430/O
                         net (fo=1, routed)           0.302     7.817    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_181
    SLICE_X48Y52         LUT6 (Prop_lut6_I4_O)        0.124     7.941 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_431/O
                         net (fo=1, routed)           0.280     8.221    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_189
    SLICE_X48Y52         LUT6 (Prop_lut6_I3_O)        0.124     8.345 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_435/O
                         net (fo=39, routed)          0.682     9.026    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/pmpcfg_q_reg[2][access_type][r]_0_alias
    SLICE_X41Y51         LUT6 (Prop_lut6_I3_O)        0.124     9.150 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1_comp/O
                         net (fo=16, routed)          0.656     9.806    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X37Y50         LUT5 (Prop_lut5_I2_O)        0.124     9.930 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=18, routed)          0.568    10.498    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X34Y47         LUT6 (Prop_lut6_I4_O)        0.124    10.622 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___127_i_1/O
                         net (fo=1, routed)           0.161    10.783    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_377
    SLICE_X34Y47         LUT4 (Prop_lut4_I3_O)        0.124    10.907 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___127/O
                         net (fo=3, routed)           1.037    11.944    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2_6
    SLICE_X31Y47         LUT6 (Prop_lut6_I0_O)        0.124    12.068 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_6/O
                         net (fo=1, routed)           0.000    12.068    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_6_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.600 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.751    13.351    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X29Y48         LUT6 (Prop_lut6_I1_O)        0.124    13.475 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.742    14.217    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X29Y42         LUT6 (Prop_lut6_I0_O)        0.124    14.341 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.514    14.854    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X27Y42         LUT3 (Prop_lut3_I1_O)        0.118    14.972 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.707    15.680    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/ptw_pptr_q_reg[2][0]
    SLICE_X27Y42         LUT6 (Prop_lut6_I4_O)        0.326    16.006 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6_9/O
                         net (fo=1, routed)           0.574    16.580    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_11
    SLICE_X27Y41         LUT5 (Prop_lut5_I0_O)        0.124    16.704 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/i___112_i_3/O
                         net (fo=7, routed)           0.448    17.152    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/wbuffer_q_reg[1][hit_oh][0]_1
    SLICE_X27Y41         LUT3 (Prop_lut3_I2_O)        0.124    17.276 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_97/O
                         net (fo=4, routed)           0.615    17.890    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_97_n_0
    SLICE_X26Y41         LUT5 (Prop_lut5_I3_O)        0.124    18.014 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_75/O
                         net (fo=4, routed)           0.922    18.937    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/WEBWE[5]
    RAMB36_X2Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/WEBWE[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.133    16.988    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    17.079 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.133    17.212    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    17.303 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          0.147    17.450    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.541 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16162, routed)       1.533    19.074    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X2Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.499    19.573    
                         clock uncertainty           -0.079    19.493    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[5])
                                                     -0.532    18.961    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.961    
                         arrival time                         -18.937    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/WEBWE[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.480ns  (logic 5.109ns (26.227%)  route 14.371ns (73.773%))
  Logic Levels:           26  (CARRY4=2 LUT3=4 LUT4=1 LUT5=6 LUT6=13)
  Clock Path Skew:        0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.926ns = ( 19.074 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.499ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          1.655    -0.543    i_ariane/i_cva6/csr_regfile_i/clk_out1_repN_alias
    SLICE_X53Y41         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.087 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][2]/Q
                         net (fo=16, routed)          0.798     0.711    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_42[2]
    SLICE_X53Y46         LUT6 (Prop_lut6_I4_O)        0.124     0.835 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_52/O
                         net (fo=5, routed)           0.187     1.022    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][0]
    SLICE_X53Y46         LUT6 (Prop_lut6_I5_O)        0.124     1.146 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_53/O
                         net (fo=2, routed)           0.451     1.597    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___75_n_0
    SLICE_X53Y46         LUT5 (Prop_lut5_I0_O)        0.118     1.715 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76/O
                         net (fo=5, routed)           0.346     2.061    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76_n_0
    SLICE_X53Y47         LUT6 (Prop_lut6_I5_O)        0.326     2.387 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_54/O
                         net (fo=4, routed)           0.661     3.048    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][17]
    SLICE_X53Y47         LUT3 (Prop_lut3_I2_O)        0.124     3.172 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_8/O
                         net (fo=5, routed)           0.429     3.601    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][19]
    SLICE_X53Y47         LUT5 (Prop_lut5_I2_O)        0.124     3.725 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___79/O
                         net (fo=5, routed)           0.419     4.144    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][23]
    SLICE_X51Y47         LUT3 (Prop_lut3_I2_O)        0.119     4.263 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___81/O
                         net (fo=3, routed)           0.726     4.989    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_66__3
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.332     5.321 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_423/O
                         net (fo=1, routed)           0.000     5.321    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_688
    SLICE_X51Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.871 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44/CO[3]
                         net (fo=1, routed)           0.944     6.815    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44_n_0
    SLICE_X50Y50         LUT5 (Prop_lut5_I4_O)        0.124     6.939 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT5_85/O
                         net (fo=1, routed)           0.451     7.391    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_178
    SLICE_X48Y51         LUT6 (Prop_lut6_I5_O)        0.124     7.515 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_430/O
                         net (fo=1, routed)           0.302     7.817    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_181
    SLICE_X48Y52         LUT6 (Prop_lut6_I4_O)        0.124     7.941 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_431/O
                         net (fo=1, routed)           0.280     8.221    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_189
    SLICE_X48Y52         LUT6 (Prop_lut6_I3_O)        0.124     8.345 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_435/O
                         net (fo=39, routed)          0.682     9.026    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/pmpcfg_q_reg[2][access_type][r]_0_alias
    SLICE_X41Y51         LUT6 (Prop_lut6_I3_O)        0.124     9.150 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1_comp/O
                         net (fo=16, routed)          0.656     9.806    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X37Y50         LUT5 (Prop_lut5_I2_O)        0.124     9.930 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=18, routed)          0.568    10.498    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X34Y47         LUT6 (Prop_lut6_I4_O)        0.124    10.622 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___127_i_1/O
                         net (fo=1, routed)           0.161    10.783    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_377
    SLICE_X34Y47         LUT4 (Prop_lut4_I3_O)        0.124    10.907 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___127/O
                         net (fo=3, routed)           1.037    11.944    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2_6
    SLICE_X31Y47         LUT6 (Prop_lut6_I0_O)        0.124    12.068 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_6/O
                         net (fo=1, routed)           0.000    12.068    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_6_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.600 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.751    13.351    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X29Y48         LUT6 (Prop_lut6_I1_O)        0.124    13.475 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.742    14.217    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X29Y42         LUT6 (Prop_lut6_I0_O)        0.124    14.341 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.514    14.854    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X27Y42         LUT3 (Prop_lut3_I1_O)        0.118    14.972 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.707    15.680    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/ptw_pptr_q_reg[2][0]
    SLICE_X27Y42         LUT6 (Prop_lut6_I4_O)        0.326    16.006 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6_9/O
                         net (fo=1, routed)           0.574    16.580    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_11
    SLICE_X27Y41         LUT5 (Prop_lut5_I0_O)        0.124    16.704 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/i___112_i_3/O
                         net (fo=7, routed)           0.448    17.152    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/wbuffer_q_reg[1][hit_oh][0]_1
    SLICE_X27Y41         LUT3 (Prop_lut3_I2_O)        0.124    17.276 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_97/O
                         net (fo=4, routed)           0.615    17.890    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_97_n_0
    SLICE_X26Y41         LUT5 (Prop_lut5_I3_O)        0.124    18.014 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_75/O
                         net (fo=4, routed)           0.922    18.937    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/WEBWE[5]
    RAMB36_X2Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/WEBWE[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.133    16.988    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    17.079 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.133    17.212    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    17.303 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          0.147    17.450    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.541 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16162, routed)       1.533    19.074    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X2Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.499    19.573    
                         clock uncertainty           -0.079    19.493    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[5])
                                                     -0.532    18.961    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.961    
                         arrival time                         -18.937    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/WEBWE[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.480ns  (logic 5.109ns (26.227%)  route 14.371ns (73.773%))
  Logic Levels:           26  (CARRY4=2 LUT3=4 LUT4=1 LUT5=6 LUT6=13)
  Clock Path Skew:        0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.926ns = ( 19.074 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.499ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          1.655    -0.543    i_ariane/i_cva6/csr_regfile_i/clk_out1_repN_alias
    SLICE_X53Y41         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.087 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][2]/Q
                         net (fo=16, routed)          0.798     0.711    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_42[2]
    SLICE_X53Y46         LUT6 (Prop_lut6_I4_O)        0.124     0.835 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_52/O
                         net (fo=5, routed)           0.187     1.022    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][0]
    SLICE_X53Y46         LUT6 (Prop_lut6_I5_O)        0.124     1.146 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_53/O
                         net (fo=2, routed)           0.451     1.597    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___75_n_0
    SLICE_X53Y46         LUT5 (Prop_lut5_I0_O)        0.118     1.715 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76/O
                         net (fo=5, routed)           0.346     2.061    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76_n_0
    SLICE_X53Y47         LUT6 (Prop_lut6_I5_O)        0.326     2.387 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_54/O
                         net (fo=4, routed)           0.661     3.048    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][17]
    SLICE_X53Y47         LUT3 (Prop_lut3_I2_O)        0.124     3.172 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_8/O
                         net (fo=5, routed)           0.429     3.601    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][19]
    SLICE_X53Y47         LUT5 (Prop_lut5_I2_O)        0.124     3.725 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___79/O
                         net (fo=5, routed)           0.419     4.144    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][23]
    SLICE_X51Y47         LUT3 (Prop_lut3_I2_O)        0.119     4.263 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___81/O
                         net (fo=3, routed)           0.726     4.989    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_66__3
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.332     5.321 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_423/O
                         net (fo=1, routed)           0.000     5.321    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_688
    SLICE_X51Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.871 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44/CO[3]
                         net (fo=1, routed)           0.944     6.815    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44_n_0
    SLICE_X50Y50         LUT5 (Prop_lut5_I4_O)        0.124     6.939 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT5_85/O
                         net (fo=1, routed)           0.451     7.391    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_178
    SLICE_X48Y51         LUT6 (Prop_lut6_I5_O)        0.124     7.515 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_430/O
                         net (fo=1, routed)           0.302     7.817    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_181
    SLICE_X48Y52         LUT6 (Prop_lut6_I4_O)        0.124     7.941 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_431/O
                         net (fo=1, routed)           0.280     8.221    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_189
    SLICE_X48Y52         LUT6 (Prop_lut6_I3_O)        0.124     8.345 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_435/O
                         net (fo=39, routed)          0.682     9.026    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/pmpcfg_q_reg[2][access_type][r]_0_alias
    SLICE_X41Y51         LUT6 (Prop_lut6_I3_O)        0.124     9.150 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1_comp/O
                         net (fo=16, routed)          0.656     9.806    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X37Y50         LUT5 (Prop_lut5_I2_O)        0.124     9.930 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=18, routed)          0.568    10.498    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X34Y47         LUT6 (Prop_lut6_I4_O)        0.124    10.622 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___127_i_1/O
                         net (fo=1, routed)           0.161    10.783    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_377
    SLICE_X34Y47         LUT4 (Prop_lut4_I3_O)        0.124    10.907 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___127/O
                         net (fo=3, routed)           1.037    11.944    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2_6
    SLICE_X31Y47         LUT6 (Prop_lut6_I0_O)        0.124    12.068 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_6/O
                         net (fo=1, routed)           0.000    12.068    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_6_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.600 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.751    13.351    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X29Y48         LUT6 (Prop_lut6_I1_O)        0.124    13.475 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.742    14.217    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X29Y42         LUT6 (Prop_lut6_I0_O)        0.124    14.341 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.514    14.854    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X27Y42         LUT3 (Prop_lut3_I1_O)        0.118    14.972 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.707    15.680    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/ptw_pptr_q_reg[2][0]
    SLICE_X27Y42         LUT6 (Prop_lut6_I4_O)        0.326    16.006 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6_9/O
                         net (fo=1, routed)           0.574    16.580    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_11
    SLICE_X27Y41         LUT5 (Prop_lut5_I0_O)        0.124    16.704 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/i___112_i_3/O
                         net (fo=7, routed)           0.448    17.152    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/wbuffer_q_reg[1][hit_oh][0]_1
    SLICE_X27Y41         LUT3 (Prop_lut3_I2_O)        0.124    17.276 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_97/O
                         net (fo=4, routed)           0.615    17.890    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_97_n_0
    SLICE_X26Y41         LUT5 (Prop_lut5_I3_O)        0.124    18.014 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_75/O
                         net (fo=4, routed)           0.922    18.937    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/WEBWE[5]
    RAMB36_X2Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/WEBWE[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.133    16.988    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    17.079 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.133    17.212    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    17.303 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          0.147    17.450    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.541 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16162, routed)       1.533    19.074    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X2Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.499    19.573    
                         clock uncertainty           -0.079    19.493    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[5])
                                                     -0.532    18.961    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.961    
                         arrival time                         -18.937    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/WEBWE[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.480ns  (logic 5.109ns (26.227%)  route 14.371ns (73.773%))
  Logic Levels:           26  (CARRY4=2 LUT3=4 LUT4=1 LUT5=6 LUT6=13)
  Clock Path Skew:        0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.926ns = ( 19.074 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.499ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          1.655    -0.543    i_ariane/i_cva6/csr_regfile_i/clk_out1_repN_alias
    SLICE_X53Y41         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.087 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][2]/Q
                         net (fo=16, routed)          0.798     0.711    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_42[2]
    SLICE_X53Y46         LUT6 (Prop_lut6_I4_O)        0.124     0.835 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_52/O
                         net (fo=5, routed)           0.187     1.022    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][0]
    SLICE_X53Y46         LUT6 (Prop_lut6_I5_O)        0.124     1.146 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_53/O
                         net (fo=2, routed)           0.451     1.597    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___75_n_0
    SLICE_X53Y46         LUT5 (Prop_lut5_I0_O)        0.118     1.715 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76/O
                         net (fo=5, routed)           0.346     2.061    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76_n_0
    SLICE_X53Y47         LUT6 (Prop_lut6_I5_O)        0.326     2.387 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_54/O
                         net (fo=4, routed)           0.661     3.048    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][17]
    SLICE_X53Y47         LUT3 (Prop_lut3_I2_O)        0.124     3.172 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_8/O
                         net (fo=5, routed)           0.429     3.601    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][19]
    SLICE_X53Y47         LUT5 (Prop_lut5_I2_O)        0.124     3.725 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___79/O
                         net (fo=5, routed)           0.419     4.144    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][23]
    SLICE_X51Y47         LUT3 (Prop_lut3_I2_O)        0.119     4.263 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___81/O
                         net (fo=3, routed)           0.726     4.989    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_66__3
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.332     5.321 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_423/O
                         net (fo=1, routed)           0.000     5.321    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_688
    SLICE_X51Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.871 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44/CO[3]
                         net (fo=1, routed)           0.944     6.815    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44_n_0
    SLICE_X50Y50         LUT5 (Prop_lut5_I4_O)        0.124     6.939 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT5_85/O
                         net (fo=1, routed)           0.451     7.391    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_178
    SLICE_X48Y51         LUT6 (Prop_lut6_I5_O)        0.124     7.515 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_430/O
                         net (fo=1, routed)           0.302     7.817    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_181
    SLICE_X48Y52         LUT6 (Prop_lut6_I4_O)        0.124     7.941 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_431/O
                         net (fo=1, routed)           0.280     8.221    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_189
    SLICE_X48Y52         LUT6 (Prop_lut6_I3_O)        0.124     8.345 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_435/O
                         net (fo=39, routed)          0.682     9.026    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/pmpcfg_q_reg[2][access_type][r]_0_alias
    SLICE_X41Y51         LUT6 (Prop_lut6_I3_O)        0.124     9.150 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1_comp/O
                         net (fo=16, routed)          0.656     9.806    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X37Y50         LUT5 (Prop_lut5_I2_O)        0.124     9.930 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=18, routed)          0.568    10.498    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X34Y47         LUT6 (Prop_lut6_I4_O)        0.124    10.622 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___127_i_1/O
                         net (fo=1, routed)           0.161    10.783    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_377
    SLICE_X34Y47         LUT4 (Prop_lut4_I3_O)        0.124    10.907 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___127/O
                         net (fo=3, routed)           1.037    11.944    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2_6
    SLICE_X31Y47         LUT6 (Prop_lut6_I0_O)        0.124    12.068 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_6/O
                         net (fo=1, routed)           0.000    12.068    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_6_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.600 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.751    13.351    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X29Y48         LUT6 (Prop_lut6_I1_O)        0.124    13.475 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.742    14.217    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X29Y42         LUT6 (Prop_lut6_I0_O)        0.124    14.341 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.514    14.854    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X27Y42         LUT3 (Prop_lut3_I1_O)        0.118    14.972 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.707    15.680    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/ptw_pptr_q_reg[2][0]
    SLICE_X27Y42         LUT6 (Prop_lut6_I4_O)        0.326    16.006 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6_9/O
                         net (fo=1, routed)           0.574    16.580    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_11
    SLICE_X27Y41         LUT5 (Prop_lut5_I0_O)        0.124    16.704 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/i___112_i_3/O
                         net (fo=7, routed)           0.448    17.152    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/wbuffer_q_reg[1][hit_oh][0]_1
    SLICE_X27Y41         LUT3 (Prop_lut3_I2_O)        0.124    17.276 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_97/O
                         net (fo=4, routed)           0.615    17.890    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_97_n_0
    SLICE_X26Y41         LUT5 (Prop_lut5_I3_O)        0.124    18.014 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_75/O
                         net (fo=4, routed)           0.922    18.937    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/WEBWE[5]
    RAMB36_X2Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/WEBWE[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.133    16.988    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    17.079 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.133    17.212    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    17.303 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          0.147    17.450    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.541 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16162, routed)       1.533    19.074    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X2Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.499    19.573    
                         clock uncertainty           -0.079    19.493    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[5])
                                                     -0.532    18.961    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.961    
                         arrival time                         -18.937    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/WEBWE[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.480ns  (logic 5.109ns (26.227%)  route 14.371ns (73.773%))
  Logic Levels:           26  (CARRY4=2 LUT3=4 LUT4=1 LUT5=6 LUT6=13)
  Clock Path Skew:        0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.926ns = ( 19.074 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.499ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          1.655    -0.543    i_ariane/i_cva6/csr_regfile_i/clk_out1_repN_alias
    SLICE_X53Y41         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.087 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][2]/Q
                         net (fo=16, routed)          0.798     0.711    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_42[2]
    SLICE_X53Y46         LUT6 (Prop_lut6_I4_O)        0.124     0.835 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_52/O
                         net (fo=5, routed)           0.187     1.022    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][0]
    SLICE_X53Y46         LUT6 (Prop_lut6_I5_O)        0.124     1.146 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_53/O
                         net (fo=2, routed)           0.451     1.597    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___75_n_0
    SLICE_X53Y46         LUT5 (Prop_lut5_I0_O)        0.118     1.715 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76/O
                         net (fo=5, routed)           0.346     2.061    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76_n_0
    SLICE_X53Y47         LUT6 (Prop_lut6_I5_O)        0.326     2.387 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_54/O
                         net (fo=4, routed)           0.661     3.048    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][17]
    SLICE_X53Y47         LUT3 (Prop_lut3_I2_O)        0.124     3.172 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_8/O
                         net (fo=5, routed)           0.429     3.601    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][19]
    SLICE_X53Y47         LUT5 (Prop_lut5_I2_O)        0.124     3.725 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___79/O
                         net (fo=5, routed)           0.419     4.144    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][23]
    SLICE_X51Y47         LUT3 (Prop_lut3_I2_O)        0.119     4.263 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___81/O
                         net (fo=3, routed)           0.726     4.989    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_66__3
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.332     5.321 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_423/O
                         net (fo=1, routed)           0.000     5.321    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_688
    SLICE_X51Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.871 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44/CO[3]
                         net (fo=1, routed)           0.944     6.815    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44_n_0
    SLICE_X50Y50         LUT5 (Prop_lut5_I4_O)        0.124     6.939 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT5_85/O
                         net (fo=1, routed)           0.451     7.391    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_178
    SLICE_X48Y51         LUT6 (Prop_lut6_I5_O)        0.124     7.515 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_430/O
                         net (fo=1, routed)           0.302     7.817    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_181
    SLICE_X48Y52         LUT6 (Prop_lut6_I4_O)        0.124     7.941 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_431/O
                         net (fo=1, routed)           0.280     8.221    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_189
    SLICE_X48Y52         LUT6 (Prop_lut6_I3_O)        0.124     8.345 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_435/O
                         net (fo=39, routed)          0.682     9.026    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/pmpcfg_q_reg[2][access_type][r]_0_alias
    SLICE_X41Y51         LUT6 (Prop_lut6_I3_O)        0.124     9.150 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1_comp/O
                         net (fo=16, routed)          0.656     9.806    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X37Y50         LUT5 (Prop_lut5_I2_O)        0.124     9.930 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=18, routed)          0.568    10.498    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X34Y47         LUT6 (Prop_lut6_I4_O)        0.124    10.622 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___127_i_1/O
                         net (fo=1, routed)           0.161    10.783    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_377
    SLICE_X34Y47         LUT4 (Prop_lut4_I3_O)        0.124    10.907 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___127/O
                         net (fo=3, routed)           1.037    11.944    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2_6
    SLICE_X31Y47         LUT6 (Prop_lut6_I0_O)        0.124    12.068 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_6/O
                         net (fo=1, routed)           0.000    12.068    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_6_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.600 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.751    13.351    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X29Y48         LUT6 (Prop_lut6_I1_O)        0.124    13.475 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.742    14.217    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X29Y42         LUT6 (Prop_lut6_I0_O)        0.124    14.341 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.514    14.854    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X27Y42         LUT3 (Prop_lut3_I1_O)        0.118    14.972 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.707    15.680    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/ptw_pptr_q_reg[2][0]
    SLICE_X27Y42         LUT6 (Prop_lut6_I4_O)        0.326    16.006 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6_9/O
                         net (fo=1, routed)           0.574    16.580    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_11
    SLICE_X27Y41         LUT5 (Prop_lut5_I0_O)        0.124    16.704 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/i___112_i_3/O
                         net (fo=7, routed)           0.448    17.152    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/wbuffer_q_reg[1][hit_oh][0]_1
    SLICE_X27Y41         LUT3 (Prop_lut3_I2_O)        0.124    17.276 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_97/O
                         net (fo=4, routed)           0.615    17.890    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_97_n_0
    SLICE_X26Y41         LUT5 (Prop_lut5_I3_O)        0.124    18.014 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_75/O
                         net (fo=4, routed)           0.922    18.937    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/WEBWE[5]
    RAMB36_X2Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/WEBWE[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.133    16.988    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    17.079 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.133    17.212    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    17.303 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          0.147    17.450    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.541 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16162, routed)       1.533    19.074    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X2Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.499    19.573    
                         clock uncertainty           -0.079    19.493    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[5])
                                                     -0.532    18.961    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.961    
                         arrival time                         -18.937    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/WEBWE[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.480ns  (logic 5.109ns (26.227%)  route 14.371ns (73.773%))
  Logic Levels:           26  (CARRY4=2 LUT3=4 LUT4=1 LUT5=6 LUT6=13)
  Clock Path Skew:        0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.926ns = ( 19.074 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.499ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          1.655    -0.543    i_ariane/i_cva6/csr_regfile_i/clk_out1_repN_alias
    SLICE_X53Y41         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.087 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][2]/Q
                         net (fo=16, routed)          0.798     0.711    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_42[2]
    SLICE_X53Y46         LUT6 (Prop_lut6_I4_O)        0.124     0.835 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_52/O
                         net (fo=5, routed)           0.187     1.022    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][0]
    SLICE_X53Y46         LUT6 (Prop_lut6_I5_O)        0.124     1.146 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_53/O
                         net (fo=2, routed)           0.451     1.597    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___75_n_0
    SLICE_X53Y46         LUT5 (Prop_lut5_I0_O)        0.118     1.715 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76/O
                         net (fo=5, routed)           0.346     2.061    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76_n_0
    SLICE_X53Y47         LUT6 (Prop_lut6_I5_O)        0.326     2.387 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_54/O
                         net (fo=4, routed)           0.661     3.048    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][17]
    SLICE_X53Y47         LUT3 (Prop_lut3_I2_O)        0.124     3.172 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_8/O
                         net (fo=5, routed)           0.429     3.601    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][19]
    SLICE_X53Y47         LUT5 (Prop_lut5_I2_O)        0.124     3.725 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___79/O
                         net (fo=5, routed)           0.419     4.144    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][23]
    SLICE_X51Y47         LUT3 (Prop_lut3_I2_O)        0.119     4.263 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___81/O
                         net (fo=3, routed)           0.726     4.989    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_66__3
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.332     5.321 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_423/O
                         net (fo=1, routed)           0.000     5.321    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_688
    SLICE_X51Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.871 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44/CO[3]
                         net (fo=1, routed)           0.944     6.815    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44_n_0
    SLICE_X50Y50         LUT5 (Prop_lut5_I4_O)        0.124     6.939 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT5_85/O
                         net (fo=1, routed)           0.451     7.391    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_178
    SLICE_X48Y51         LUT6 (Prop_lut6_I5_O)        0.124     7.515 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_430/O
                         net (fo=1, routed)           0.302     7.817    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_181
    SLICE_X48Y52         LUT6 (Prop_lut6_I4_O)        0.124     7.941 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_431/O
                         net (fo=1, routed)           0.280     8.221    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_189
    SLICE_X48Y52         LUT6 (Prop_lut6_I3_O)        0.124     8.345 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_435/O
                         net (fo=39, routed)          0.682     9.026    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/pmpcfg_q_reg[2][access_type][r]_0_alias
    SLICE_X41Y51         LUT6 (Prop_lut6_I3_O)        0.124     9.150 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1_comp/O
                         net (fo=16, routed)          0.656     9.806    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X37Y50         LUT5 (Prop_lut5_I2_O)        0.124     9.930 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=18, routed)          0.568    10.498    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X34Y47         LUT6 (Prop_lut6_I4_O)        0.124    10.622 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___127_i_1/O
                         net (fo=1, routed)           0.161    10.783    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_377
    SLICE_X34Y47         LUT4 (Prop_lut4_I3_O)        0.124    10.907 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___127/O
                         net (fo=3, routed)           1.037    11.944    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2_6
    SLICE_X31Y47         LUT6 (Prop_lut6_I0_O)        0.124    12.068 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_6/O
                         net (fo=1, routed)           0.000    12.068    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_6_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.600 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.751    13.351    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X29Y48         LUT6 (Prop_lut6_I1_O)        0.124    13.475 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.742    14.217    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X29Y42         LUT6 (Prop_lut6_I0_O)        0.124    14.341 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.514    14.854    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X27Y42         LUT3 (Prop_lut3_I1_O)        0.118    14.972 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.707    15.680    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/ptw_pptr_q_reg[2][0]
    SLICE_X27Y42         LUT6 (Prop_lut6_I4_O)        0.326    16.006 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6_9/O
                         net (fo=1, routed)           0.574    16.580    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_11
    SLICE_X27Y41         LUT5 (Prop_lut5_I0_O)        0.124    16.704 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/i___112_i_3/O
                         net (fo=7, routed)           0.448    17.152    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/wbuffer_q_reg[1][hit_oh][0]_1
    SLICE_X27Y41         LUT3 (Prop_lut3_I2_O)        0.124    17.276 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_97/O
                         net (fo=4, routed)           0.615    17.890    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_97_n_0
    SLICE_X26Y41         LUT5 (Prop_lut5_I3_O)        0.124    18.014 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_75/O
                         net (fo=4, routed)           0.922    18.937    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/WEBWE[5]
    RAMB36_X2Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/WEBWE[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.133    16.988    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    17.079 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.133    17.212    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    17.303 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          0.147    17.450    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.541 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16162, routed)       1.533    19.074    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X2Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.499    19.573    
                         clock uncertainty           -0.079    19.493    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[5])
                                                     -0.532    18.961    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.961    
                         arrival time                         -18.937    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/WEBWE[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.480ns  (logic 5.109ns (26.227%)  route 14.371ns (73.773%))
  Logic Levels:           26  (CARRY4=2 LUT3=4 LUT4=1 LUT5=6 LUT6=13)
  Clock Path Skew:        0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.926ns = ( 19.074 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.499ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          1.655    -0.543    i_ariane/i_cva6/csr_regfile_i/clk_out1_repN_alias
    SLICE_X53Y41         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.087 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][2]/Q
                         net (fo=16, routed)          0.798     0.711    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_42[2]
    SLICE_X53Y46         LUT6 (Prop_lut6_I4_O)        0.124     0.835 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_52/O
                         net (fo=5, routed)           0.187     1.022    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][0]
    SLICE_X53Y46         LUT6 (Prop_lut6_I5_O)        0.124     1.146 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_53/O
                         net (fo=2, routed)           0.451     1.597    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___75_n_0
    SLICE_X53Y46         LUT5 (Prop_lut5_I0_O)        0.118     1.715 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76/O
                         net (fo=5, routed)           0.346     2.061    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76_n_0
    SLICE_X53Y47         LUT6 (Prop_lut6_I5_O)        0.326     2.387 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_54/O
                         net (fo=4, routed)           0.661     3.048    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][17]
    SLICE_X53Y47         LUT3 (Prop_lut3_I2_O)        0.124     3.172 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_8/O
                         net (fo=5, routed)           0.429     3.601    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][19]
    SLICE_X53Y47         LUT5 (Prop_lut5_I2_O)        0.124     3.725 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___79/O
                         net (fo=5, routed)           0.419     4.144    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][23]
    SLICE_X51Y47         LUT3 (Prop_lut3_I2_O)        0.119     4.263 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___81/O
                         net (fo=3, routed)           0.726     4.989    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_66__3
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.332     5.321 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_423/O
                         net (fo=1, routed)           0.000     5.321    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_688
    SLICE_X51Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.871 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44/CO[3]
                         net (fo=1, routed)           0.944     6.815    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44_n_0
    SLICE_X50Y50         LUT5 (Prop_lut5_I4_O)        0.124     6.939 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT5_85/O
                         net (fo=1, routed)           0.451     7.391    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_178
    SLICE_X48Y51         LUT6 (Prop_lut6_I5_O)        0.124     7.515 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_430/O
                         net (fo=1, routed)           0.302     7.817    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_181
    SLICE_X48Y52         LUT6 (Prop_lut6_I4_O)        0.124     7.941 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_431/O
                         net (fo=1, routed)           0.280     8.221    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_189
    SLICE_X48Y52         LUT6 (Prop_lut6_I3_O)        0.124     8.345 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_435/O
                         net (fo=39, routed)          0.682     9.026    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/pmpcfg_q_reg[2][access_type][r]_0_alias
    SLICE_X41Y51         LUT6 (Prop_lut6_I3_O)        0.124     9.150 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1_comp/O
                         net (fo=16, routed)          0.656     9.806    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X37Y50         LUT5 (Prop_lut5_I2_O)        0.124     9.930 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=18, routed)          0.568    10.498    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X34Y47         LUT6 (Prop_lut6_I4_O)        0.124    10.622 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___127_i_1/O
                         net (fo=1, routed)           0.161    10.783    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_377
    SLICE_X34Y47         LUT4 (Prop_lut4_I3_O)        0.124    10.907 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___127/O
                         net (fo=3, routed)           1.037    11.944    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2_6
    SLICE_X31Y47         LUT6 (Prop_lut6_I0_O)        0.124    12.068 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_6/O
                         net (fo=1, routed)           0.000    12.068    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_6_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.600 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.751    13.351    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X29Y48         LUT6 (Prop_lut6_I1_O)        0.124    13.475 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.742    14.217    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X29Y42         LUT6 (Prop_lut6_I0_O)        0.124    14.341 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.514    14.854    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X27Y42         LUT3 (Prop_lut3_I1_O)        0.118    14.972 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.707    15.680    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/ptw_pptr_q_reg[2][0]
    SLICE_X27Y42         LUT6 (Prop_lut6_I4_O)        0.326    16.006 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6_9/O
                         net (fo=1, routed)           0.574    16.580    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_11
    SLICE_X27Y41         LUT5 (Prop_lut5_I0_O)        0.124    16.704 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/i___112_i_3/O
                         net (fo=7, routed)           0.448    17.152    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/wbuffer_q_reg[1][hit_oh][0]_1
    SLICE_X27Y41         LUT3 (Prop_lut3_I2_O)        0.124    17.276 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_97/O
                         net (fo=4, routed)           0.615    17.890    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_97_n_0
    SLICE_X26Y41         LUT5 (Prop_lut5_I3_O)        0.124    18.014 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_75/O
                         net (fo=4, routed)           0.922    18.937    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/WEBWE[5]
    RAMB36_X2Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/WEBWE[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.133    16.988    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    17.079 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.133    17.212    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    17.303 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          0.147    17.450    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.541 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16162, routed)       1.533    19.074    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X2Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.499    19.573    
                         clock uncertainty           -0.079    19.493    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[5])
                                                     -0.532    18.961    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.961    
                         arrival time                         -18.937    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/WEBWE[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.480ns  (logic 5.109ns (26.227%)  route 14.371ns (73.773%))
  Logic Levels:           26  (CARRY4=2 LUT3=4 LUT4=1 LUT5=6 LUT6=13)
  Clock Path Skew:        0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.926ns = ( 19.074 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.499ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          1.655    -0.543    i_ariane/i_cva6/csr_regfile_i/clk_out1_repN_alias
    SLICE_X53Y41         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.087 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][2]/Q
                         net (fo=16, routed)          0.798     0.711    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_42[2]
    SLICE_X53Y46         LUT6 (Prop_lut6_I4_O)        0.124     0.835 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_52/O
                         net (fo=5, routed)           0.187     1.022    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][0]
    SLICE_X53Y46         LUT6 (Prop_lut6_I5_O)        0.124     1.146 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_53/O
                         net (fo=2, routed)           0.451     1.597    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___75_n_0
    SLICE_X53Y46         LUT5 (Prop_lut5_I0_O)        0.118     1.715 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76/O
                         net (fo=5, routed)           0.346     2.061    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76_n_0
    SLICE_X53Y47         LUT6 (Prop_lut6_I5_O)        0.326     2.387 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_54/O
                         net (fo=4, routed)           0.661     3.048    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][17]
    SLICE_X53Y47         LUT3 (Prop_lut3_I2_O)        0.124     3.172 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_8/O
                         net (fo=5, routed)           0.429     3.601    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][19]
    SLICE_X53Y47         LUT5 (Prop_lut5_I2_O)        0.124     3.725 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___79/O
                         net (fo=5, routed)           0.419     4.144    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][23]
    SLICE_X51Y47         LUT3 (Prop_lut3_I2_O)        0.119     4.263 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___81/O
                         net (fo=3, routed)           0.726     4.989    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_66__3
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.332     5.321 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_423/O
                         net (fo=1, routed)           0.000     5.321    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_688
    SLICE_X51Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.871 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44/CO[3]
                         net (fo=1, routed)           0.944     6.815    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44_n_0
    SLICE_X50Y50         LUT5 (Prop_lut5_I4_O)        0.124     6.939 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT5_85/O
                         net (fo=1, routed)           0.451     7.391    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_178
    SLICE_X48Y51         LUT6 (Prop_lut6_I5_O)        0.124     7.515 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_430/O
                         net (fo=1, routed)           0.302     7.817    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_181
    SLICE_X48Y52         LUT6 (Prop_lut6_I4_O)        0.124     7.941 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_431/O
                         net (fo=1, routed)           0.280     8.221    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_189
    SLICE_X48Y52         LUT6 (Prop_lut6_I3_O)        0.124     8.345 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_435/O
                         net (fo=39, routed)          0.682     9.026    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/pmpcfg_q_reg[2][access_type][r]_0_alias
    SLICE_X41Y51         LUT6 (Prop_lut6_I3_O)        0.124     9.150 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1_comp/O
                         net (fo=16, routed)          0.656     9.806    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X37Y50         LUT5 (Prop_lut5_I2_O)        0.124     9.930 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=18, routed)          0.568    10.498    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X34Y47         LUT6 (Prop_lut6_I4_O)        0.124    10.622 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___127_i_1/O
                         net (fo=1, routed)           0.161    10.783    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_377
    SLICE_X34Y47         LUT4 (Prop_lut4_I3_O)        0.124    10.907 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___127/O
                         net (fo=3, routed)           1.037    11.944    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2_6
    SLICE_X31Y47         LUT6 (Prop_lut6_I0_O)        0.124    12.068 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_6/O
                         net (fo=1, routed)           0.000    12.068    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_6_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.600 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.751    13.351    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X29Y48         LUT6 (Prop_lut6_I1_O)        0.124    13.475 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.742    14.217    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X29Y42         LUT6 (Prop_lut6_I0_O)        0.124    14.341 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.514    14.854    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X27Y42         LUT3 (Prop_lut3_I1_O)        0.118    14.972 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.707    15.680    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/ptw_pptr_q_reg[2][0]
    SLICE_X27Y42         LUT6 (Prop_lut6_I4_O)        0.326    16.006 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6_9/O
                         net (fo=1, routed)           0.574    16.580    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_11
    SLICE_X27Y41         LUT5 (Prop_lut5_I0_O)        0.124    16.704 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/i___112_i_3/O
                         net (fo=7, routed)           0.448    17.152    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/wbuffer_q_reg[1][hit_oh][0]_1
    SLICE_X27Y41         LUT3 (Prop_lut3_I2_O)        0.124    17.276 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_97/O
                         net (fo=4, routed)           0.615    17.890    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_97_n_0
    SLICE_X26Y41         LUT5 (Prop_lut5_I3_O)        0.124    18.014 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_75/O
                         net (fo=4, routed)           0.922    18.937    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/WEBWE[5]
    RAMB36_X2Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/WEBWE[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.133    16.988    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    17.079 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.133    17.212    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    17.303 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          0.147    17.450    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.541 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16162, routed)       1.533    19.074    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X2Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.499    19.573    
                         clock uncertainty           -0.079    19.493    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[5])
                                                     -0.532    18.961    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.961    
                         arrival time                         -18.937    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/WEBWE[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.480ns  (logic 5.109ns (26.227%)  route 14.371ns (73.773%))
  Logic Levels:           26  (CARRY4=2 LUT3=4 LUT4=1 LUT5=6 LUT6=13)
  Clock Path Skew:        0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.926ns = ( 19.074 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.499ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          1.655    -0.543    i_ariane/i_cva6/csr_regfile_i/clk_out1_repN_alias
    SLICE_X53Y41         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.087 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][2]/Q
                         net (fo=16, routed)          0.798     0.711    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_42[2]
    SLICE_X53Y46         LUT6 (Prop_lut6_I4_O)        0.124     0.835 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_52/O
                         net (fo=5, routed)           0.187     1.022    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][0]
    SLICE_X53Y46         LUT6 (Prop_lut6_I5_O)        0.124     1.146 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_53/O
                         net (fo=2, routed)           0.451     1.597    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___75_n_0
    SLICE_X53Y46         LUT5 (Prop_lut5_I0_O)        0.118     1.715 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76/O
                         net (fo=5, routed)           0.346     2.061    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76_n_0
    SLICE_X53Y47         LUT6 (Prop_lut6_I5_O)        0.326     2.387 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_54/O
                         net (fo=4, routed)           0.661     3.048    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][17]
    SLICE_X53Y47         LUT3 (Prop_lut3_I2_O)        0.124     3.172 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_8/O
                         net (fo=5, routed)           0.429     3.601    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][19]
    SLICE_X53Y47         LUT5 (Prop_lut5_I2_O)        0.124     3.725 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___79/O
                         net (fo=5, routed)           0.419     4.144    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][23]
    SLICE_X51Y47         LUT3 (Prop_lut3_I2_O)        0.119     4.263 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___81/O
                         net (fo=3, routed)           0.726     4.989    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_66__3
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.332     5.321 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_423/O
                         net (fo=1, routed)           0.000     5.321    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_688
    SLICE_X51Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.871 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44/CO[3]
                         net (fo=1, routed)           0.944     6.815    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44_n_0
    SLICE_X50Y50         LUT5 (Prop_lut5_I4_O)        0.124     6.939 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT5_85/O
                         net (fo=1, routed)           0.451     7.391    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_178
    SLICE_X48Y51         LUT6 (Prop_lut6_I5_O)        0.124     7.515 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_430/O
                         net (fo=1, routed)           0.302     7.817    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_181
    SLICE_X48Y52         LUT6 (Prop_lut6_I4_O)        0.124     7.941 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_431/O
                         net (fo=1, routed)           0.280     8.221    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_189
    SLICE_X48Y52         LUT6 (Prop_lut6_I3_O)        0.124     8.345 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_435/O
                         net (fo=39, routed)          0.682     9.026    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/pmpcfg_q_reg[2][access_type][r]_0_alias
    SLICE_X41Y51         LUT6 (Prop_lut6_I3_O)        0.124     9.150 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1_comp/O
                         net (fo=16, routed)          0.656     9.806    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X37Y50         LUT5 (Prop_lut5_I2_O)        0.124     9.930 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=18, routed)          0.568    10.498    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X34Y47         LUT6 (Prop_lut6_I4_O)        0.124    10.622 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___127_i_1/O
                         net (fo=1, routed)           0.161    10.783    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_377
    SLICE_X34Y47         LUT4 (Prop_lut4_I3_O)        0.124    10.907 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___127/O
                         net (fo=3, routed)           1.037    11.944    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2_6
    SLICE_X31Y47         LUT6 (Prop_lut6_I0_O)        0.124    12.068 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_6/O
                         net (fo=1, routed)           0.000    12.068    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_6_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.600 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.751    13.351    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X29Y48         LUT6 (Prop_lut6_I1_O)        0.124    13.475 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.742    14.217    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X29Y42         LUT6 (Prop_lut6_I0_O)        0.124    14.341 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.514    14.854    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X27Y42         LUT3 (Prop_lut3_I1_O)        0.118    14.972 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.707    15.680    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/ptw_pptr_q_reg[2][0]
    SLICE_X27Y42         LUT6 (Prop_lut6_I4_O)        0.326    16.006 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6_9/O
                         net (fo=1, routed)           0.574    16.580    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_11
    SLICE_X27Y41         LUT5 (Prop_lut5_I0_O)        0.124    16.704 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/i___112_i_3/O
                         net (fo=7, routed)           0.448    17.152    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/wbuffer_q_reg[1][hit_oh][0]_1
    SLICE_X27Y41         LUT3 (Prop_lut3_I2_O)        0.124    17.276 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_97/O
                         net (fo=4, routed)           0.615    17.890    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_97_n_0
    SLICE_X26Y41         LUT5 (Prop_lut5_I3_O)        0.124    18.014 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_75/O
                         net (fo=4, routed)           0.922    18.937    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/WEBWE[5]
    RAMB36_X2Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/WEBWE[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.133    16.988    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    17.079 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.133    17.212    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    17.303 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          0.147    17.450    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.541 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16162, routed)       1.533    19.074    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X2Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.499    19.573    
                         clock uncertainty           -0.079    19.493    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[5])
                                                     -0.532    18.961    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.961    
                         arrival time                         -18.937    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/WEBWE[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.480ns  (logic 5.109ns (26.227%)  route 14.371ns (73.773%))
  Logic Levels:           26  (CARRY4=2 LUT3=4 LUT4=1 LUT5=6 LUT6=13)
  Clock Path Skew:        0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.926ns = ( 19.074 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.499ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          1.655    -0.543    i_ariane/i_cva6/csr_regfile_i/clk_out1_repN_alias
    SLICE_X53Y41         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.087 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][2]/Q
                         net (fo=16, routed)          0.798     0.711    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_42[2]
    SLICE_X53Y46         LUT6 (Prop_lut6_I4_O)        0.124     0.835 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_52/O
                         net (fo=5, routed)           0.187     1.022    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][0]
    SLICE_X53Y46         LUT6 (Prop_lut6_I5_O)        0.124     1.146 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_53/O
                         net (fo=2, routed)           0.451     1.597    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___75_n_0
    SLICE_X53Y46         LUT5 (Prop_lut5_I0_O)        0.118     1.715 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76/O
                         net (fo=5, routed)           0.346     2.061    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76_n_0
    SLICE_X53Y47         LUT6 (Prop_lut6_I5_O)        0.326     2.387 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_54/O
                         net (fo=4, routed)           0.661     3.048    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][17]
    SLICE_X53Y47         LUT3 (Prop_lut3_I2_O)        0.124     3.172 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_8/O
                         net (fo=5, routed)           0.429     3.601    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][19]
    SLICE_X53Y47         LUT5 (Prop_lut5_I2_O)        0.124     3.725 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___79/O
                         net (fo=5, routed)           0.419     4.144    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][23]
    SLICE_X51Y47         LUT3 (Prop_lut3_I2_O)        0.119     4.263 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___81/O
                         net (fo=3, routed)           0.726     4.989    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_66__3
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.332     5.321 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_423/O
                         net (fo=1, routed)           0.000     5.321    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_688
    SLICE_X51Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.871 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44/CO[3]
                         net (fo=1, routed)           0.944     6.815    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44_n_0
    SLICE_X50Y50         LUT5 (Prop_lut5_I4_O)        0.124     6.939 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT5_85/O
                         net (fo=1, routed)           0.451     7.391    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_178
    SLICE_X48Y51         LUT6 (Prop_lut6_I5_O)        0.124     7.515 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_430/O
                         net (fo=1, routed)           0.302     7.817    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_181
    SLICE_X48Y52         LUT6 (Prop_lut6_I4_O)        0.124     7.941 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_431/O
                         net (fo=1, routed)           0.280     8.221    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_189
    SLICE_X48Y52         LUT6 (Prop_lut6_I3_O)        0.124     8.345 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_435/O
                         net (fo=39, routed)          0.682     9.026    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/pmpcfg_q_reg[2][access_type][r]_0_alias
    SLICE_X41Y51         LUT6 (Prop_lut6_I3_O)        0.124     9.150 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1_comp/O
                         net (fo=16, routed)          0.656     9.806    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X37Y50         LUT5 (Prop_lut5_I2_O)        0.124     9.930 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=18, routed)          0.568    10.498    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X34Y47         LUT6 (Prop_lut6_I4_O)        0.124    10.622 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___127_i_1/O
                         net (fo=1, routed)           0.161    10.783    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_377
    SLICE_X34Y47         LUT4 (Prop_lut4_I3_O)        0.124    10.907 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___127/O
                         net (fo=3, routed)           1.037    11.944    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2_6
    SLICE_X31Y47         LUT6 (Prop_lut6_I0_O)        0.124    12.068 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_6/O
                         net (fo=1, routed)           0.000    12.068    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_6_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.600 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.751    13.351    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X29Y48         LUT6 (Prop_lut6_I1_O)        0.124    13.475 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.742    14.217    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X29Y42         LUT6 (Prop_lut6_I0_O)        0.124    14.341 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.514    14.854    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X27Y42         LUT3 (Prop_lut3_I1_O)        0.118    14.972 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.707    15.680    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/ptw_pptr_q_reg[2][0]
    SLICE_X27Y42         LUT6 (Prop_lut6_I4_O)        0.326    16.006 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6_9/O
                         net (fo=1, routed)           0.574    16.580    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_11
    SLICE_X27Y41         LUT5 (Prop_lut5_I0_O)        0.124    16.704 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/i___112_i_3/O
                         net (fo=7, routed)           0.448    17.152    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/wbuffer_q_reg[1][hit_oh][0]_1
    SLICE_X27Y41         LUT3 (Prop_lut3_I2_O)        0.124    17.276 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_97/O
                         net (fo=4, routed)           0.615    17.890    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_97_n_0
    SLICE_X26Y41         LUT5 (Prop_lut5_I3_O)        0.124    18.014 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_75/O
                         net (fo=4, routed)           0.922    18.937    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/WEBWE[5]
    RAMB36_X2Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/WEBWE[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.133    16.988    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    17.079 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.133    17.212    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    17.303 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          0.147    17.450    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.541 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16162, routed)       1.533    19.074    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X2Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.499    19.573    
                         clock uncertainty           -0.079    19.493    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[5])
                                                     -0.532    18.961    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.961    
                         arrival time                         -18.937    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/WEBWE[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.480ns  (logic 5.109ns (26.227%)  route 14.371ns (73.773%))
  Logic Levels:           26  (CARRY4=2 LUT3=4 LUT4=1 LUT5=6 LUT6=13)
  Clock Path Skew:        0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.926ns = ( 19.074 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.499ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          1.655    -0.543    i_ariane/i_cva6/csr_regfile_i/clk_out1_repN_alias
    SLICE_X53Y41         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.087 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][2]/Q
                         net (fo=16, routed)          0.798     0.711    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_42[2]
    SLICE_X53Y46         LUT6 (Prop_lut6_I4_O)        0.124     0.835 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_52/O
                         net (fo=5, routed)           0.187     1.022    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][0]
    SLICE_X53Y46         LUT6 (Prop_lut6_I5_O)        0.124     1.146 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_53/O
                         net (fo=2, routed)           0.451     1.597    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___75_n_0
    SLICE_X53Y46         LUT5 (Prop_lut5_I0_O)        0.118     1.715 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76/O
                         net (fo=5, routed)           0.346     2.061    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76_n_0
    SLICE_X53Y47         LUT6 (Prop_lut6_I5_O)        0.326     2.387 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_54/O
                         net (fo=4, routed)           0.661     3.048    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][17]
    SLICE_X53Y47         LUT3 (Prop_lut3_I2_O)        0.124     3.172 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_8/O
                         net (fo=5, routed)           0.429     3.601    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][19]
    SLICE_X53Y47         LUT5 (Prop_lut5_I2_O)        0.124     3.725 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___79/O
                         net (fo=5, routed)           0.419     4.144    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][23]
    SLICE_X51Y47         LUT3 (Prop_lut3_I2_O)        0.119     4.263 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___81/O
                         net (fo=3, routed)           0.726     4.989    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_66__3
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.332     5.321 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_423/O
                         net (fo=1, routed)           0.000     5.321    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_688
    SLICE_X51Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.871 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44/CO[3]
                         net (fo=1, routed)           0.944     6.815    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44_n_0
    SLICE_X50Y50         LUT5 (Prop_lut5_I4_O)        0.124     6.939 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT5_85/O
                         net (fo=1, routed)           0.451     7.391    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_178
    SLICE_X48Y51         LUT6 (Prop_lut6_I5_O)        0.124     7.515 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_430/O
                         net (fo=1, routed)           0.302     7.817    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_181
    SLICE_X48Y52         LUT6 (Prop_lut6_I4_O)        0.124     7.941 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_431/O
                         net (fo=1, routed)           0.280     8.221    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_189
    SLICE_X48Y52         LUT6 (Prop_lut6_I3_O)        0.124     8.345 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_435/O
                         net (fo=39, routed)          0.682     9.026    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/pmpcfg_q_reg[2][access_type][r]_0_alias
    SLICE_X41Y51         LUT6 (Prop_lut6_I3_O)        0.124     9.150 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1_comp/O
                         net (fo=16, routed)          0.656     9.806    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X37Y50         LUT5 (Prop_lut5_I2_O)        0.124     9.930 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=18, routed)          0.568    10.498    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X34Y47         LUT6 (Prop_lut6_I4_O)        0.124    10.622 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___127_i_1/O
                         net (fo=1, routed)           0.161    10.783    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_377
    SLICE_X34Y47         LUT4 (Prop_lut4_I3_O)        0.124    10.907 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___127/O
                         net (fo=3, routed)           1.037    11.944    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2_6
    SLICE_X31Y47         LUT6 (Prop_lut6_I0_O)        0.124    12.068 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_6/O
                         net (fo=1, routed)           0.000    12.068    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_6_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.600 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.751    13.351    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X29Y48         LUT6 (Prop_lut6_I1_O)        0.124    13.475 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.742    14.217    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X29Y42         LUT6 (Prop_lut6_I0_O)        0.124    14.341 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.514    14.854    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X27Y42         LUT3 (Prop_lut3_I1_O)        0.118    14.972 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.707    15.680    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/ptw_pptr_q_reg[2][0]
    SLICE_X27Y42         LUT6 (Prop_lut6_I4_O)        0.326    16.006 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6_9/O
                         net (fo=1, routed)           0.574    16.580    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_11
    SLICE_X27Y41         LUT5 (Prop_lut5_I0_O)        0.124    16.704 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/i___112_i_3/O
                         net (fo=7, routed)           0.448    17.152    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/wbuffer_q_reg[1][hit_oh][0]_1
    SLICE_X27Y41         LUT3 (Prop_lut3_I2_O)        0.124    17.276 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_97/O
                         net (fo=4, routed)           0.615    17.890    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_97_n_0
    SLICE_X26Y41         LUT5 (Prop_lut5_I3_O)        0.124    18.014 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_75/O
                         net (fo=4, routed)           0.922    18.937    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/WEBWE[5]
    RAMB36_X2Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/WEBWE[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.133    16.988    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    17.079 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.133    17.212    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    17.303 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          0.147    17.450    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.541 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16162, routed)       1.533    19.074    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X2Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.499    19.573    
                         clock uncertainty           -0.079    19.493    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[5])
                                                     -0.532    18.961    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.961    
                         arrival time                         -18.937    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/WEBWE[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.480ns  (logic 5.109ns (26.227%)  route 14.371ns (73.773%))
  Logic Levels:           26  (CARRY4=2 LUT3=4 LUT4=1 LUT5=6 LUT6=13)
  Clock Path Skew:        0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.926ns = ( 19.074 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.499ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          1.655    -0.543    i_ariane/i_cva6/csr_regfile_i/clk_out1_repN_alias
    SLICE_X53Y41         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.087 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][2]/Q
                         net (fo=16, routed)          0.798     0.711    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_42[2]
    SLICE_X53Y46         LUT6 (Prop_lut6_I4_O)        0.124     0.835 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_52/O
                         net (fo=5, routed)           0.187     1.022    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][0]
    SLICE_X53Y46         LUT6 (Prop_lut6_I5_O)        0.124     1.146 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_53/O
                         net (fo=2, routed)           0.451     1.597    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___75_n_0
    SLICE_X53Y46         LUT5 (Prop_lut5_I0_O)        0.118     1.715 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76/O
                         net (fo=5, routed)           0.346     2.061    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76_n_0
    SLICE_X53Y47         LUT6 (Prop_lut6_I5_O)        0.326     2.387 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_54/O
                         net (fo=4, routed)           0.661     3.048    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][17]
    SLICE_X53Y47         LUT3 (Prop_lut3_I2_O)        0.124     3.172 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_8/O
                         net (fo=5, routed)           0.429     3.601    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][19]
    SLICE_X53Y47         LUT5 (Prop_lut5_I2_O)        0.124     3.725 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___79/O
                         net (fo=5, routed)           0.419     4.144    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][23]
    SLICE_X51Y47         LUT3 (Prop_lut3_I2_O)        0.119     4.263 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___81/O
                         net (fo=3, routed)           0.726     4.989    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_66__3
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.332     5.321 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_423/O
                         net (fo=1, routed)           0.000     5.321    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_688
    SLICE_X51Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.871 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44/CO[3]
                         net (fo=1, routed)           0.944     6.815    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44_n_0
    SLICE_X50Y50         LUT5 (Prop_lut5_I4_O)        0.124     6.939 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT5_85/O
                         net (fo=1, routed)           0.451     7.391    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_178
    SLICE_X48Y51         LUT6 (Prop_lut6_I5_O)        0.124     7.515 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_430/O
                         net (fo=1, routed)           0.302     7.817    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_181
    SLICE_X48Y52         LUT6 (Prop_lut6_I4_O)        0.124     7.941 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_431/O
                         net (fo=1, routed)           0.280     8.221    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_189
    SLICE_X48Y52         LUT6 (Prop_lut6_I3_O)        0.124     8.345 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_435/O
                         net (fo=39, routed)          0.682     9.026    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/pmpcfg_q_reg[2][access_type][r]_0_alias
    SLICE_X41Y51         LUT6 (Prop_lut6_I3_O)        0.124     9.150 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1_comp/O
                         net (fo=16, routed)          0.656     9.806    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X37Y50         LUT5 (Prop_lut5_I2_O)        0.124     9.930 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=18, routed)          0.568    10.498    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X34Y47         LUT6 (Prop_lut6_I4_O)        0.124    10.622 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___127_i_1/O
                         net (fo=1, routed)           0.161    10.783    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_377
    SLICE_X34Y47         LUT4 (Prop_lut4_I3_O)        0.124    10.907 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___127/O
                         net (fo=3, routed)           1.037    11.944    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2_6
    SLICE_X31Y47         LUT6 (Prop_lut6_I0_O)        0.124    12.068 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_6/O
                         net (fo=1, routed)           0.000    12.068    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_6_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.600 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.751    13.351    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X29Y48         LUT6 (Prop_lut6_I1_O)        0.124    13.475 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.742    14.217    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X29Y42         LUT6 (Prop_lut6_I0_O)        0.124    14.341 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.514    14.854    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X27Y42         LUT3 (Prop_lut3_I1_O)        0.118    14.972 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.707    15.680    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/ptw_pptr_q_reg[2][0]
    SLICE_X27Y42         LUT6 (Prop_lut6_I4_O)        0.326    16.006 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6_9/O
                         net (fo=1, routed)           0.574    16.580    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_11
    SLICE_X27Y41         LUT5 (Prop_lut5_I0_O)        0.124    16.704 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/i___112_i_3/O
                         net (fo=7, routed)           0.448    17.152    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/wbuffer_q_reg[1][hit_oh][0]_1
    SLICE_X27Y41         LUT3 (Prop_lut3_I2_O)        0.124    17.276 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_97/O
                         net (fo=4, routed)           0.615    17.890    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_97_n_0
    SLICE_X26Y41         LUT5 (Prop_lut5_I3_O)        0.124    18.014 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_75/O
                         net (fo=4, routed)           0.922    18.937    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/WEBWE[5]
    RAMB36_X2Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/WEBWE[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.133    16.988    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    17.079 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.133    17.212    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    17.303 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          0.147    17.450    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.541 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16162, routed)       1.533    19.074    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X2Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.499    19.573    
                         clock uncertainty           -0.079    19.493    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[5])
                                                     -0.532    18.961    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.961    
                         arrival time                         -18.937    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/WEBWE[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.480ns  (logic 5.109ns (26.227%)  route 14.371ns (73.773%))
  Logic Levels:           26  (CARRY4=2 LUT3=4 LUT4=1 LUT5=6 LUT6=13)
  Clock Path Skew:        0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.926ns = ( 19.074 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.499ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          1.655    -0.543    i_ariane/i_cva6/csr_regfile_i/clk_out1_repN_alias
    SLICE_X53Y41         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.087 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][2]/Q
                         net (fo=16, routed)          0.798     0.711    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_42[2]
    SLICE_X53Y46         LUT6 (Prop_lut6_I4_O)        0.124     0.835 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_52/O
                         net (fo=5, routed)           0.187     1.022    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][0]
    SLICE_X53Y46         LUT6 (Prop_lut6_I5_O)        0.124     1.146 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_53/O
                         net (fo=2, routed)           0.451     1.597    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___75_n_0
    SLICE_X53Y46         LUT5 (Prop_lut5_I0_O)        0.118     1.715 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76/O
                         net (fo=5, routed)           0.346     2.061    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76_n_0
    SLICE_X53Y47         LUT6 (Prop_lut6_I5_O)        0.326     2.387 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_54/O
                         net (fo=4, routed)           0.661     3.048    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][17]
    SLICE_X53Y47         LUT3 (Prop_lut3_I2_O)        0.124     3.172 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_8/O
                         net (fo=5, routed)           0.429     3.601    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][19]
    SLICE_X53Y47         LUT5 (Prop_lut5_I2_O)        0.124     3.725 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___79/O
                         net (fo=5, routed)           0.419     4.144    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][23]
    SLICE_X51Y47         LUT3 (Prop_lut3_I2_O)        0.119     4.263 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___81/O
                         net (fo=3, routed)           0.726     4.989    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_66__3
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.332     5.321 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_423/O
                         net (fo=1, routed)           0.000     5.321    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_688
    SLICE_X51Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.871 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44/CO[3]
                         net (fo=1, routed)           0.944     6.815    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44_n_0
    SLICE_X50Y50         LUT5 (Prop_lut5_I4_O)        0.124     6.939 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT5_85/O
                         net (fo=1, routed)           0.451     7.391    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_178
    SLICE_X48Y51         LUT6 (Prop_lut6_I5_O)        0.124     7.515 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_430/O
                         net (fo=1, routed)           0.302     7.817    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_181
    SLICE_X48Y52         LUT6 (Prop_lut6_I4_O)        0.124     7.941 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_431/O
                         net (fo=1, routed)           0.280     8.221    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_189
    SLICE_X48Y52         LUT6 (Prop_lut6_I3_O)        0.124     8.345 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_435/O
                         net (fo=39, routed)          0.682     9.026    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/pmpcfg_q_reg[2][access_type][r]_0_alias
    SLICE_X41Y51         LUT6 (Prop_lut6_I3_O)        0.124     9.150 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1_comp/O
                         net (fo=16, routed)          0.656     9.806    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X37Y50         LUT5 (Prop_lut5_I2_O)        0.124     9.930 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=18, routed)          0.568    10.498    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X34Y47         LUT6 (Prop_lut6_I4_O)        0.124    10.622 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___127_i_1/O
                         net (fo=1, routed)           0.161    10.783    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_377
    SLICE_X34Y47         LUT4 (Prop_lut4_I3_O)        0.124    10.907 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___127/O
                         net (fo=3, routed)           1.037    11.944    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2_6
    SLICE_X31Y47         LUT6 (Prop_lut6_I0_O)        0.124    12.068 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_6/O
                         net (fo=1, routed)           0.000    12.068    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_6_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.600 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.751    13.351    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X29Y48         LUT6 (Prop_lut6_I1_O)        0.124    13.475 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.742    14.217    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X29Y42         LUT6 (Prop_lut6_I0_O)        0.124    14.341 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.514    14.854    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X27Y42         LUT3 (Prop_lut3_I1_O)        0.118    14.972 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.707    15.680    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/ptw_pptr_q_reg[2][0]
    SLICE_X27Y42         LUT6 (Prop_lut6_I4_O)        0.326    16.006 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6_9/O
                         net (fo=1, routed)           0.574    16.580    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_11
    SLICE_X27Y41         LUT5 (Prop_lut5_I0_O)        0.124    16.704 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/i___112_i_3/O
                         net (fo=7, routed)           0.448    17.152    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/wbuffer_q_reg[1][hit_oh][0]_1
    SLICE_X27Y41         LUT3 (Prop_lut3_I2_O)        0.124    17.276 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_97/O
                         net (fo=4, routed)           0.615    17.890    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_97_n_0
    SLICE_X26Y41         LUT5 (Prop_lut5_I3_O)        0.124    18.014 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_75/O
                         net (fo=4, routed)           0.922    18.937    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/WEBWE[5]
    RAMB36_X2Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/WEBWE[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.133    16.988    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    17.079 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.133    17.212    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    17.303 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          0.147    17.450    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.541 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16162, routed)       1.533    19.074    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X2Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.499    19.573    
                         clock uncertainty           -0.079    19.493    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[5])
                                                     -0.532    18.961    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.961    
                         arrival time                         -18.937    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/WEBWE[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.480ns  (logic 5.109ns (26.227%)  route 14.371ns (73.773%))
  Logic Levels:           26  (CARRY4=2 LUT3=4 LUT4=1 LUT5=6 LUT6=13)
  Clock Path Skew:        0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.926ns = ( 19.074 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.499ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          1.655    -0.543    i_ariane/i_cva6/csr_regfile_i/clk_out1_repN_alias
    SLICE_X53Y41         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.087 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][2]/Q
                         net (fo=16, routed)          0.798     0.711    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_42[2]
    SLICE_X53Y46         LUT6 (Prop_lut6_I4_O)        0.124     0.835 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_52/O
                         net (fo=5, routed)           0.187     1.022    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][0]
    SLICE_X53Y46         LUT6 (Prop_lut6_I5_O)        0.124     1.146 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_53/O
                         net (fo=2, routed)           0.451     1.597    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___75_n_0
    SLICE_X53Y46         LUT5 (Prop_lut5_I0_O)        0.118     1.715 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76/O
                         net (fo=5, routed)           0.346     2.061    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76_n_0
    SLICE_X53Y47         LUT6 (Prop_lut6_I5_O)        0.326     2.387 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_54/O
                         net (fo=4, routed)           0.661     3.048    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][17]
    SLICE_X53Y47         LUT3 (Prop_lut3_I2_O)        0.124     3.172 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_8/O
                         net (fo=5, routed)           0.429     3.601    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][19]
    SLICE_X53Y47         LUT5 (Prop_lut5_I2_O)        0.124     3.725 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___79/O
                         net (fo=5, routed)           0.419     4.144    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][23]
    SLICE_X51Y47         LUT3 (Prop_lut3_I2_O)        0.119     4.263 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___81/O
                         net (fo=3, routed)           0.726     4.989    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_66__3
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.332     5.321 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_423/O
                         net (fo=1, routed)           0.000     5.321    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_688
    SLICE_X51Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.871 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44/CO[3]
                         net (fo=1, routed)           0.944     6.815    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44_n_0
    SLICE_X50Y50         LUT5 (Prop_lut5_I4_O)        0.124     6.939 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT5_85/O
                         net (fo=1, routed)           0.451     7.391    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_178
    SLICE_X48Y51         LUT6 (Prop_lut6_I5_O)        0.124     7.515 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_430/O
                         net (fo=1, routed)           0.302     7.817    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_181
    SLICE_X48Y52         LUT6 (Prop_lut6_I4_O)        0.124     7.941 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_431/O
                         net (fo=1, routed)           0.280     8.221    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_189
    SLICE_X48Y52         LUT6 (Prop_lut6_I3_O)        0.124     8.345 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_435/O
                         net (fo=39, routed)          0.682     9.026    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/pmpcfg_q_reg[2][access_type][r]_0_alias
    SLICE_X41Y51         LUT6 (Prop_lut6_I3_O)        0.124     9.150 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1_comp/O
                         net (fo=16, routed)          0.656     9.806    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X37Y50         LUT5 (Prop_lut5_I2_O)        0.124     9.930 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=18, routed)          0.568    10.498    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X34Y47         LUT6 (Prop_lut6_I4_O)        0.124    10.622 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___127_i_1/O
                         net (fo=1, routed)           0.161    10.783    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_377
    SLICE_X34Y47         LUT4 (Prop_lut4_I3_O)        0.124    10.907 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___127/O
                         net (fo=3, routed)           1.037    11.944    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2_6
    SLICE_X31Y47         LUT6 (Prop_lut6_I0_O)        0.124    12.068 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_6/O
                         net (fo=1, routed)           0.000    12.068    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_6_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.600 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.751    13.351    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X29Y48         LUT6 (Prop_lut6_I1_O)        0.124    13.475 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.742    14.217    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X29Y42         LUT6 (Prop_lut6_I0_O)        0.124    14.341 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.514    14.854    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X27Y42         LUT3 (Prop_lut3_I1_O)        0.118    14.972 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.707    15.680    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/ptw_pptr_q_reg[2][0]
    SLICE_X27Y42         LUT6 (Prop_lut6_I4_O)        0.326    16.006 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6_9/O
                         net (fo=1, routed)           0.574    16.580    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_11
    SLICE_X27Y41         LUT5 (Prop_lut5_I0_O)        0.124    16.704 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/i___112_i_3/O
                         net (fo=7, routed)           0.448    17.152    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/wbuffer_q_reg[1][hit_oh][0]_1
    SLICE_X27Y41         LUT3 (Prop_lut3_I2_O)        0.124    17.276 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_97/O
                         net (fo=4, routed)           0.615    17.890    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_97_n_0
    SLICE_X26Y41         LUT5 (Prop_lut5_I3_O)        0.124    18.014 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_75/O
                         net (fo=4, routed)           0.922    18.937    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/WEBWE[5]
    RAMB36_X2Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/WEBWE[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.133    16.988    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    17.079 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.133    17.212    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    17.303 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          0.147    17.450    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.541 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16162, routed)       1.533    19.074    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X2Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.499    19.573    
                         clock uncertainty           -0.079    19.493    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[5])
                                                     -0.532    18.961    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.961    
                         arrival time                         -18.937    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/WEBWE[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.480ns  (logic 5.109ns (26.227%)  route 14.371ns (73.773%))
  Logic Levels:           26  (CARRY4=2 LUT3=4 LUT4=1 LUT5=6 LUT6=13)
  Clock Path Skew:        0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.926ns = ( 19.074 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.499ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          1.655    -0.543    i_ariane/i_cva6/csr_regfile_i/clk_out1_repN_alias
    SLICE_X53Y41         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.087 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][2]/Q
                         net (fo=16, routed)          0.798     0.711    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_42[2]
    SLICE_X53Y46         LUT6 (Prop_lut6_I4_O)        0.124     0.835 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_52/O
                         net (fo=5, routed)           0.187     1.022    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][0]
    SLICE_X53Y46         LUT6 (Prop_lut6_I5_O)        0.124     1.146 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_53/O
                         net (fo=2, routed)           0.451     1.597    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___75_n_0
    SLICE_X53Y46         LUT5 (Prop_lut5_I0_O)        0.118     1.715 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76/O
                         net (fo=5, routed)           0.346     2.061    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76_n_0
    SLICE_X53Y47         LUT6 (Prop_lut6_I5_O)        0.326     2.387 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_54/O
                         net (fo=4, routed)           0.661     3.048    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][17]
    SLICE_X53Y47         LUT3 (Prop_lut3_I2_O)        0.124     3.172 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_8/O
                         net (fo=5, routed)           0.429     3.601    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][19]
    SLICE_X53Y47         LUT5 (Prop_lut5_I2_O)        0.124     3.725 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___79/O
                         net (fo=5, routed)           0.419     4.144    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][23]
    SLICE_X51Y47         LUT3 (Prop_lut3_I2_O)        0.119     4.263 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___81/O
                         net (fo=3, routed)           0.726     4.989    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_66__3
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.332     5.321 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_423/O
                         net (fo=1, routed)           0.000     5.321    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_688
    SLICE_X51Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.871 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44/CO[3]
                         net (fo=1, routed)           0.944     6.815    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44_n_0
    SLICE_X50Y50         LUT5 (Prop_lut5_I4_O)        0.124     6.939 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT5_85/O
                         net (fo=1, routed)           0.451     7.391    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_178
    SLICE_X48Y51         LUT6 (Prop_lut6_I5_O)        0.124     7.515 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_430/O
                         net (fo=1, routed)           0.302     7.817    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_181
    SLICE_X48Y52         LUT6 (Prop_lut6_I4_O)        0.124     7.941 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_431/O
                         net (fo=1, routed)           0.280     8.221    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_189
    SLICE_X48Y52         LUT6 (Prop_lut6_I3_O)        0.124     8.345 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_435/O
                         net (fo=39, routed)          0.682     9.026    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/pmpcfg_q_reg[2][access_type][r]_0_alias
    SLICE_X41Y51         LUT6 (Prop_lut6_I3_O)        0.124     9.150 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1_comp/O
                         net (fo=16, routed)          0.656     9.806    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X37Y50         LUT5 (Prop_lut5_I2_O)        0.124     9.930 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=18, routed)          0.568    10.498    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X34Y47         LUT6 (Prop_lut6_I4_O)        0.124    10.622 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___127_i_1/O
                         net (fo=1, routed)           0.161    10.783    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_377
    SLICE_X34Y47         LUT4 (Prop_lut4_I3_O)        0.124    10.907 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___127/O
                         net (fo=3, routed)           1.037    11.944    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2_6
    SLICE_X31Y47         LUT6 (Prop_lut6_I0_O)        0.124    12.068 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_6/O
                         net (fo=1, routed)           0.000    12.068    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_6_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.600 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.751    13.351    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X29Y48         LUT6 (Prop_lut6_I1_O)        0.124    13.475 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.742    14.217    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X29Y42         LUT6 (Prop_lut6_I0_O)        0.124    14.341 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.514    14.854    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X27Y42         LUT3 (Prop_lut3_I1_O)        0.118    14.972 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.707    15.680    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/ptw_pptr_q_reg[2][0]
    SLICE_X27Y42         LUT6 (Prop_lut6_I4_O)        0.326    16.006 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6_9/O
                         net (fo=1, routed)           0.574    16.580    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_11
    SLICE_X27Y41         LUT5 (Prop_lut5_I0_O)        0.124    16.704 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/i___112_i_3/O
                         net (fo=7, routed)           0.448    17.152    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/wbuffer_q_reg[1][hit_oh][0]_1
    SLICE_X27Y41         LUT3 (Prop_lut3_I2_O)        0.124    17.276 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_97/O
                         net (fo=4, routed)           0.615    17.890    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_97_n_0
    SLICE_X26Y41         LUT5 (Prop_lut5_I3_O)        0.124    18.014 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_75/O
                         net (fo=4, routed)           0.922    18.937    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/WEBWE[5]
    RAMB36_X2Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/WEBWE[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.133    16.988    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    17.079 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.133    17.212    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    17.303 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          0.147    17.450    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.541 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16162, routed)       1.533    19.074    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X2Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.499    19.573    
                         clock uncertainty           -0.079    19.493    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[5])
                                                     -0.532    18.961    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.961    
                         arrival time                         -18.937    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/WEBWE[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.480ns  (logic 5.109ns (26.227%)  route 14.371ns (73.773%))
  Logic Levels:           26  (CARRY4=2 LUT3=4 LUT4=1 LUT5=6 LUT6=13)
  Clock Path Skew:        0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.926ns = ( 19.074 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.499ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          1.655    -0.543    i_ariane/i_cva6/csr_regfile_i/clk_out1_repN_alias
    SLICE_X53Y41         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.087 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][2]/Q
                         net (fo=16, routed)          0.798     0.711    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_42[2]
    SLICE_X53Y46         LUT6 (Prop_lut6_I4_O)        0.124     0.835 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_52/O
                         net (fo=5, routed)           0.187     1.022    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][0]
    SLICE_X53Y46         LUT6 (Prop_lut6_I5_O)        0.124     1.146 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_53/O
                         net (fo=2, routed)           0.451     1.597    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___75_n_0
    SLICE_X53Y46         LUT5 (Prop_lut5_I0_O)        0.118     1.715 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76/O
                         net (fo=5, routed)           0.346     2.061    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76_n_0
    SLICE_X53Y47         LUT6 (Prop_lut6_I5_O)        0.326     2.387 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_54/O
                         net (fo=4, routed)           0.661     3.048    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][17]
    SLICE_X53Y47         LUT3 (Prop_lut3_I2_O)        0.124     3.172 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_8/O
                         net (fo=5, routed)           0.429     3.601    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][19]
    SLICE_X53Y47         LUT5 (Prop_lut5_I2_O)        0.124     3.725 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___79/O
                         net (fo=5, routed)           0.419     4.144    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][23]
    SLICE_X51Y47         LUT3 (Prop_lut3_I2_O)        0.119     4.263 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___81/O
                         net (fo=3, routed)           0.726     4.989    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_66__3
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.332     5.321 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_423/O
                         net (fo=1, routed)           0.000     5.321    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_688
    SLICE_X51Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.871 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44/CO[3]
                         net (fo=1, routed)           0.944     6.815    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44_n_0
    SLICE_X50Y50         LUT5 (Prop_lut5_I4_O)        0.124     6.939 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT5_85/O
                         net (fo=1, routed)           0.451     7.391    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_178
    SLICE_X48Y51         LUT6 (Prop_lut6_I5_O)        0.124     7.515 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_430/O
                         net (fo=1, routed)           0.302     7.817    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_181
    SLICE_X48Y52         LUT6 (Prop_lut6_I4_O)        0.124     7.941 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_431/O
                         net (fo=1, routed)           0.280     8.221    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_189
    SLICE_X48Y52         LUT6 (Prop_lut6_I3_O)        0.124     8.345 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_435/O
                         net (fo=39, routed)          0.682     9.026    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/pmpcfg_q_reg[2][access_type][r]_0_alias
    SLICE_X41Y51         LUT6 (Prop_lut6_I3_O)        0.124     9.150 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1_comp/O
                         net (fo=16, routed)          0.656     9.806    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X37Y50         LUT5 (Prop_lut5_I2_O)        0.124     9.930 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=18, routed)          0.568    10.498    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X34Y47         LUT6 (Prop_lut6_I4_O)        0.124    10.622 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___127_i_1/O
                         net (fo=1, routed)           0.161    10.783    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_377
    SLICE_X34Y47         LUT4 (Prop_lut4_I3_O)        0.124    10.907 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___127/O
                         net (fo=3, routed)           1.037    11.944    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2_6
    SLICE_X31Y47         LUT6 (Prop_lut6_I0_O)        0.124    12.068 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_6/O
                         net (fo=1, routed)           0.000    12.068    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_6_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.600 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.751    13.351    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X29Y48         LUT6 (Prop_lut6_I1_O)        0.124    13.475 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.742    14.217    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X29Y42         LUT6 (Prop_lut6_I0_O)        0.124    14.341 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.514    14.854    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X27Y42         LUT3 (Prop_lut3_I1_O)        0.118    14.972 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.707    15.680    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/ptw_pptr_q_reg[2][0]
    SLICE_X27Y42         LUT6 (Prop_lut6_I4_O)        0.326    16.006 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6_9/O
                         net (fo=1, routed)           0.574    16.580    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_11
    SLICE_X27Y41         LUT5 (Prop_lut5_I0_O)        0.124    16.704 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/i___112_i_3/O
                         net (fo=7, routed)           0.448    17.152    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/wbuffer_q_reg[1][hit_oh][0]_1
    SLICE_X27Y41         LUT3 (Prop_lut3_I2_O)        0.124    17.276 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_97/O
                         net (fo=4, routed)           0.615    17.890    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_97_n_0
    SLICE_X26Y41         LUT5 (Prop_lut5_I3_O)        0.124    18.014 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_75/O
                         net (fo=4, routed)           0.922    18.937    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/WEBWE[5]
    RAMB36_X2Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/WEBWE[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.133    16.988    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    17.079 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.133    17.212    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    17.303 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          0.147    17.450    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.541 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16162, routed)       1.533    19.074    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X2Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.499    19.573    
                         clock uncertainty           -0.079    19.493    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[5])
                                                     -0.532    18.961    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.961    
                         arrival time                         -18.937    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/WEBWE[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.480ns  (logic 5.109ns (26.227%)  route 14.371ns (73.773%))
  Logic Levels:           26  (CARRY4=2 LUT3=4 LUT4=1 LUT5=6 LUT6=13)
  Clock Path Skew:        0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.926ns = ( 19.074 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.499ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          1.655    -0.543    i_ariane/i_cva6/csr_regfile_i/clk_out1_repN_alias
    SLICE_X53Y41         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.087 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][2]/Q
                         net (fo=16, routed)          0.798     0.711    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_42[2]
    SLICE_X53Y46         LUT6 (Prop_lut6_I4_O)        0.124     0.835 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_52/O
                         net (fo=5, routed)           0.187     1.022    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][0]
    SLICE_X53Y46         LUT6 (Prop_lut6_I5_O)        0.124     1.146 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_53/O
                         net (fo=2, routed)           0.451     1.597    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___75_n_0
    SLICE_X53Y46         LUT5 (Prop_lut5_I0_O)        0.118     1.715 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76/O
                         net (fo=5, routed)           0.346     2.061    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76_n_0
    SLICE_X53Y47         LUT6 (Prop_lut6_I5_O)        0.326     2.387 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_54/O
                         net (fo=4, routed)           0.661     3.048    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][17]
    SLICE_X53Y47         LUT3 (Prop_lut3_I2_O)        0.124     3.172 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_8/O
                         net (fo=5, routed)           0.429     3.601    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][19]
    SLICE_X53Y47         LUT5 (Prop_lut5_I2_O)        0.124     3.725 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___79/O
                         net (fo=5, routed)           0.419     4.144    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][23]
    SLICE_X51Y47         LUT3 (Prop_lut3_I2_O)        0.119     4.263 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___81/O
                         net (fo=3, routed)           0.726     4.989    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_66__3
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.332     5.321 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_423/O
                         net (fo=1, routed)           0.000     5.321    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_688
    SLICE_X51Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.871 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44/CO[3]
                         net (fo=1, routed)           0.944     6.815    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44_n_0
    SLICE_X50Y50         LUT5 (Prop_lut5_I4_O)        0.124     6.939 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT5_85/O
                         net (fo=1, routed)           0.451     7.391    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_178
    SLICE_X48Y51         LUT6 (Prop_lut6_I5_O)        0.124     7.515 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_430/O
                         net (fo=1, routed)           0.302     7.817    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_181
    SLICE_X48Y52         LUT6 (Prop_lut6_I4_O)        0.124     7.941 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_431/O
                         net (fo=1, routed)           0.280     8.221    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_189
    SLICE_X48Y52         LUT6 (Prop_lut6_I3_O)        0.124     8.345 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_435/O
                         net (fo=39, routed)          0.682     9.026    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/pmpcfg_q_reg[2][access_type][r]_0_alias
    SLICE_X41Y51         LUT6 (Prop_lut6_I3_O)        0.124     9.150 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1_comp/O
                         net (fo=16, routed)          0.656     9.806    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X37Y50         LUT5 (Prop_lut5_I2_O)        0.124     9.930 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=18, routed)          0.568    10.498    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X34Y47         LUT6 (Prop_lut6_I4_O)        0.124    10.622 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___127_i_1/O
                         net (fo=1, routed)           0.161    10.783    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_377
    SLICE_X34Y47         LUT4 (Prop_lut4_I3_O)        0.124    10.907 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___127/O
                         net (fo=3, routed)           1.037    11.944    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2_6
    SLICE_X31Y47         LUT6 (Prop_lut6_I0_O)        0.124    12.068 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_6/O
                         net (fo=1, routed)           0.000    12.068    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_6_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.600 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.751    13.351    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X29Y48         LUT6 (Prop_lut6_I1_O)        0.124    13.475 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.742    14.217    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X29Y42         LUT6 (Prop_lut6_I0_O)        0.124    14.341 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.514    14.854    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X27Y42         LUT3 (Prop_lut3_I1_O)        0.118    14.972 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.707    15.680    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/ptw_pptr_q_reg[2][0]
    SLICE_X27Y42         LUT6 (Prop_lut6_I4_O)        0.326    16.006 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6_9/O
                         net (fo=1, routed)           0.574    16.580    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_11
    SLICE_X27Y41         LUT5 (Prop_lut5_I0_O)        0.124    16.704 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/i___112_i_3/O
                         net (fo=7, routed)           0.448    17.152    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/wbuffer_q_reg[1][hit_oh][0]_1
    SLICE_X27Y41         LUT3 (Prop_lut3_I2_O)        0.124    17.276 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_97/O
                         net (fo=4, routed)           0.615    17.890    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_97_n_0
    SLICE_X26Y41         LUT5 (Prop_lut5_I3_O)        0.124    18.014 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_75/O
                         net (fo=4, routed)           0.922    18.937    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/WEBWE[5]
    RAMB36_X2Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/WEBWE[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.133    16.988    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    17.079 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.133    17.212    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    17.303 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          0.147    17.450    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.541 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16162, routed)       1.533    19.074    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X2Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.499    19.573    
                         clock uncertainty           -0.079    19.493    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[5])
                                                     -0.532    18.961    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.961    
                         arrival time                         -18.937    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/WEBWE[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.480ns  (logic 5.109ns (26.227%)  route 14.371ns (73.773%))
  Logic Levels:           26  (CARRY4=2 LUT3=4 LUT4=1 LUT5=6 LUT6=13)
  Clock Path Skew:        0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.926ns = ( 19.074 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.499ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          1.655    -0.543    i_ariane/i_cva6/csr_regfile_i/clk_out1_repN_alias
    SLICE_X53Y41         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.087 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][2]/Q
                         net (fo=16, routed)          0.798     0.711    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_42[2]
    SLICE_X53Y46         LUT6 (Prop_lut6_I4_O)        0.124     0.835 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_52/O
                         net (fo=5, routed)           0.187     1.022    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][0]
    SLICE_X53Y46         LUT6 (Prop_lut6_I5_O)        0.124     1.146 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_53/O
                         net (fo=2, routed)           0.451     1.597    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___75_n_0
    SLICE_X53Y46         LUT5 (Prop_lut5_I0_O)        0.118     1.715 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76/O
                         net (fo=5, routed)           0.346     2.061    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76_n_0
    SLICE_X53Y47         LUT6 (Prop_lut6_I5_O)        0.326     2.387 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_54/O
                         net (fo=4, routed)           0.661     3.048    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][17]
    SLICE_X53Y47         LUT3 (Prop_lut3_I2_O)        0.124     3.172 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_8/O
                         net (fo=5, routed)           0.429     3.601    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][19]
    SLICE_X53Y47         LUT5 (Prop_lut5_I2_O)        0.124     3.725 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___79/O
                         net (fo=5, routed)           0.419     4.144    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][23]
    SLICE_X51Y47         LUT3 (Prop_lut3_I2_O)        0.119     4.263 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___81/O
                         net (fo=3, routed)           0.726     4.989    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_66__3
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.332     5.321 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_423/O
                         net (fo=1, routed)           0.000     5.321    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_688
    SLICE_X51Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.871 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44/CO[3]
                         net (fo=1, routed)           0.944     6.815    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44_n_0
    SLICE_X50Y50         LUT5 (Prop_lut5_I4_O)        0.124     6.939 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT5_85/O
                         net (fo=1, routed)           0.451     7.391    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_178
    SLICE_X48Y51         LUT6 (Prop_lut6_I5_O)        0.124     7.515 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_430/O
                         net (fo=1, routed)           0.302     7.817    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_181
    SLICE_X48Y52         LUT6 (Prop_lut6_I4_O)        0.124     7.941 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_431/O
                         net (fo=1, routed)           0.280     8.221    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_189
    SLICE_X48Y52         LUT6 (Prop_lut6_I3_O)        0.124     8.345 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_435/O
                         net (fo=39, routed)          0.682     9.026    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/pmpcfg_q_reg[2][access_type][r]_0_alias
    SLICE_X41Y51         LUT6 (Prop_lut6_I3_O)        0.124     9.150 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1_comp/O
                         net (fo=16, routed)          0.656     9.806    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X37Y50         LUT5 (Prop_lut5_I2_O)        0.124     9.930 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=18, routed)          0.568    10.498    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X34Y47         LUT6 (Prop_lut6_I4_O)        0.124    10.622 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___127_i_1/O
                         net (fo=1, routed)           0.161    10.783    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_377
    SLICE_X34Y47         LUT4 (Prop_lut4_I3_O)        0.124    10.907 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___127/O
                         net (fo=3, routed)           1.037    11.944    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2_6
    SLICE_X31Y47         LUT6 (Prop_lut6_I0_O)        0.124    12.068 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_6/O
                         net (fo=1, routed)           0.000    12.068    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_6_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.600 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.751    13.351    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X29Y48         LUT6 (Prop_lut6_I1_O)        0.124    13.475 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.742    14.217    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X29Y42         LUT6 (Prop_lut6_I0_O)        0.124    14.341 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.514    14.854    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X27Y42         LUT3 (Prop_lut3_I1_O)        0.118    14.972 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.707    15.680    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/ptw_pptr_q_reg[2][0]
    SLICE_X27Y42         LUT6 (Prop_lut6_I4_O)        0.326    16.006 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6_9/O
                         net (fo=1, routed)           0.574    16.580    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_11
    SLICE_X27Y41         LUT5 (Prop_lut5_I0_O)        0.124    16.704 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/i___112_i_3/O
                         net (fo=7, routed)           0.448    17.152    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/wbuffer_q_reg[1][hit_oh][0]_1
    SLICE_X27Y41         LUT3 (Prop_lut3_I2_O)        0.124    17.276 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_97/O
                         net (fo=4, routed)           0.615    17.890    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_97_n_0
    SLICE_X26Y41         LUT5 (Prop_lut5_I3_O)        0.124    18.014 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_75/O
                         net (fo=4, routed)           0.922    18.937    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/WEBWE[5]
    RAMB36_X2Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/WEBWE[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.133    16.988    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    17.079 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.133    17.212    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    17.303 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          0.147    17.450    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.541 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16162, routed)       1.533    19.074    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X2Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.499    19.573    
                         clock uncertainty           -0.079    19.493    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[5])
                                                     -0.532    18.961    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.961    
                         arrival time                         -18.937    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/WEBWE[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.480ns  (logic 5.109ns (26.227%)  route 14.371ns (73.773%))
  Logic Levels:           26  (CARRY4=2 LUT3=4 LUT4=1 LUT5=6 LUT6=13)
  Clock Path Skew:        0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.926ns = ( 19.074 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.499ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          1.655    -0.543    i_ariane/i_cva6/csr_regfile_i/clk_out1_repN_alias
    SLICE_X53Y41         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.087 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][2]/Q
                         net (fo=16, routed)          0.798     0.711    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_42[2]
    SLICE_X53Y46         LUT6 (Prop_lut6_I4_O)        0.124     0.835 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_52/O
                         net (fo=5, routed)           0.187     1.022    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][0]
    SLICE_X53Y46         LUT6 (Prop_lut6_I5_O)        0.124     1.146 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_53/O
                         net (fo=2, routed)           0.451     1.597    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___75_n_0
    SLICE_X53Y46         LUT5 (Prop_lut5_I0_O)        0.118     1.715 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76/O
                         net (fo=5, routed)           0.346     2.061    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76_n_0
    SLICE_X53Y47         LUT6 (Prop_lut6_I5_O)        0.326     2.387 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_54/O
                         net (fo=4, routed)           0.661     3.048    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][17]
    SLICE_X53Y47         LUT3 (Prop_lut3_I2_O)        0.124     3.172 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_8/O
                         net (fo=5, routed)           0.429     3.601    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][19]
    SLICE_X53Y47         LUT5 (Prop_lut5_I2_O)        0.124     3.725 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___79/O
                         net (fo=5, routed)           0.419     4.144    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][23]
    SLICE_X51Y47         LUT3 (Prop_lut3_I2_O)        0.119     4.263 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___81/O
                         net (fo=3, routed)           0.726     4.989    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_66__3
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.332     5.321 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_423/O
                         net (fo=1, routed)           0.000     5.321    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_688
    SLICE_X51Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.871 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44/CO[3]
                         net (fo=1, routed)           0.944     6.815    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44_n_0
    SLICE_X50Y50         LUT5 (Prop_lut5_I4_O)        0.124     6.939 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT5_85/O
                         net (fo=1, routed)           0.451     7.391    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_178
    SLICE_X48Y51         LUT6 (Prop_lut6_I5_O)        0.124     7.515 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_430/O
                         net (fo=1, routed)           0.302     7.817    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_181
    SLICE_X48Y52         LUT6 (Prop_lut6_I4_O)        0.124     7.941 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_431/O
                         net (fo=1, routed)           0.280     8.221    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_189
    SLICE_X48Y52         LUT6 (Prop_lut6_I3_O)        0.124     8.345 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_435/O
                         net (fo=39, routed)          0.682     9.026    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/pmpcfg_q_reg[2][access_type][r]_0_alias
    SLICE_X41Y51         LUT6 (Prop_lut6_I3_O)        0.124     9.150 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1_comp/O
                         net (fo=16, routed)          0.656     9.806    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X37Y50         LUT5 (Prop_lut5_I2_O)        0.124     9.930 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=18, routed)          0.568    10.498    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X34Y47         LUT6 (Prop_lut6_I4_O)        0.124    10.622 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___127_i_1/O
                         net (fo=1, routed)           0.161    10.783    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_377
    SLICE_X34Y47         LUT4 (Prop_lut4_I3_O)        0.124    10.907 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___127/O
                         net (fo=3, routed)           1.037    11.944    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2_6
    SLICE_X31Y47         LUT6 (Prop_lut6_I0_O)        0.124    12.068 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_6/O
                         net (fo=1, routed)           0.000    12.068    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_6_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.600 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.751    13.351    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X29Y48         LUT6 (Prop_lut6_I1_O)        0.124    13.475 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.742    14.217    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X29Y42         LUT6 (Prop_lut6_I0_O)        0.124    14.341 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.514    14.854    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X27Y42         LUT3 (Prop_lut3_I1_O)        0.118    14.972 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.707    15.680    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/ptw_pptr_q_reg[2][0]
    SLICE_X27Y42         LUT6 (Prop_lut6_I4_O)        0.326    16.006 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6_9/O
                         net (fo=1, routed)           0.574    16.580    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_11
    SLICE_X27Y41         LUT5 (Prop_lut5_I0_O)        0.124    16.704 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/i___112_i_3/O
                         net (fo=7, routed)           0.448    17.152    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/wbuffer_q_reg[1][hit_oh][0]_1
    SLICE_X27Y41         LUT3 (Prop_lut3_I2_O)        0.124    17.276 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_97/O
                         net (fo=4, routed)           0.615    17.890    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_97_n_0
    SLICE_X26Y41         LUT5 (Prop_lut5_I3_O)        0.124    18.014 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_75/O
                         net (fo=4, routed)           0.922    18.937    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/WEBWE[5]
    RAMB36_X2Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/WEBWE[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.133    16.988    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    17.079 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.133    17.212    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    17.303 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          0.147    17.450    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.541 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16162, routed)       1.533    19.074    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X2Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.499    19.573    
                         clock uncertainty           -0.079    19.493    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[5])
                                                     -0.532    18.961    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.961    
                         arrival time                         -18.937    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/WEBWE[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.480ns  (logic 5.109ns (26.227%)  route 14.371ns (73.773%))
  Logic Levels:           26  (CARRY4=2 LUT3=4 LUT4=1 LUT5=6 LUT6=13)
  Clock Path Skew:        0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.926ns = ( 19.074 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.499ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          1.655    -0.543    i_ariane/i_cva6/csr_regfile_i/clk_out1_repN_alias
    SLICE_X53Y41         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.087 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][2]/Q
                         net (fo=16, routed)          0.798     0.711    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_42[2]
    SLICE_X53Y46         LUT6 (Prop_lut6_I4_O)        0.124     0.835 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_52/O
                         net (fo=5, routed)           0.187     1.022    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][0]
    SLICE_X53Y46         LUT6 (Prop_lut6_I5_O)        0.124     1.146 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_53/O
                         net (fo=2, routed)           0.451     1.597    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___75_n_0
    SLICE_X53Y46         LUT5 (Prop_lut5_I0_O)        0.118     1.715 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76/O
                         net (fo=5, routed)           0.346     2.061    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76_n_0
    SLICE_X53Y47         LUT6 (Prop_lut6_I5_O)        0.326     2.387 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_54/O
                         net (fo=4, routed)           0.661     3.048    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][17]
    SLICE_X53Y47         LUT3 (Prop_lut3_I2_O)        0.124     3.172 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_8/O
                         net (fo=5, routed)           0.429     3.601    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][19]
    SLICE_X53Y47         LUT5 (Prop_lut5_I2_O)        0.124     3.725 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___79/O
                         net (fo=5, routed)           0.419     4.144    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][23]
    SLICE_X51Y47         LUT3 (Prop_lut3_I2_O)        0.119     4.263 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___81/O
                         net (fo=3, routed)           0.726     4.989    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_66__3
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.332     5.321 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_423/O
                         net (fo=1, routed)           0.000     5.321    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_688
    SLICE_X51Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.871 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44/CO[3]
                         net (fo=1, routed)           0.944     6.815    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44_n_0
    SLICE_X50Y50         LUT5 (Prop_lut5_I4_O)        0.124     6.939 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT5_85/O
                         net (fo=1, routed)           0.451     7.391    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_178
    SLICE_X48Y51         LUT6 (Prop_lut6_I5_O)        0.124     7.515 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_430/O
                         net (fo=1, routed)           0.302     7.817    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_181
    SLICE_X48Y52         LUT6 (Prop_lut6_I4_O)        0.124     7.941 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_431/O
                         net (fo=1, routed)           0.280     8.221    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_189
    SLICE_X48Y52         LUT6 (Prop_lut6_I3_O)        0.124     8.345 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_435/O
                         net (fo=39, routed)          0.682     9.026    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/pmpcfg_q_reg[2][access_type][r]_0_alias
    SLICE_X41Y51         LUT6 (Prop_lut6_I3_O)        0.124     9.150 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1_comp/O
                         net (fo=16, routed)          0.656     9.806    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X37Y50         LUT5 (Prop_lut5_I2_O)        0.124     9.930 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=18, routed)          0.568    10.498    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X34Y47         LUT6 (Prop_lut6_I4_O)        0.124    10.622 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___127_i_1/O
                         net (fo=1, routed)           0.161    10.783    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_377
    SLICE_X34Y47         LUT4 (Prop_lut4_I3_O)        0.124    10.907 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___127/O
                         net (fo=3, routed)           1.037    11.944    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2_6
    SLICE_X31Y47         LUT6 (Prop_lut6_I0_O)        0.124    12.068 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_6/O
                         net (fo=1, routed)           0.000    12.068    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_6_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.600 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.751    13.351    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X29Y48         LUT6 (Prop_lut6_I1_O)        0.124    13.475 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.742    14.217    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X29Y42         LUT6 (Prop_lut6_I0_O)        0.124    14.341 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.514    14.854    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X27Y42         LUT3 (Prop_lut3_I1_O)        0.118    14.972 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.707    15.680    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/ptw_pptr_q_reg[2][0]
    SLICE_X27Y42         LUT6 (Prop_lut6_I4_O)        0.326    16.006 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6_9/O
                         net (fo=1, routed)           0.574    16.580    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_11
    SLICE_X27Y41         LUT5 (Prop_lut5_I0_O)        0.124    16.704 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/i___112_i_3/O
                         net (fo=7, routed)           0.448    17.152    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/wbuffer_q_reg[1][hit_oh][0]_1
    SLICE_X27Y41         LUT3 (Prop_lut3_I2_O)        0.124    17.276 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_97/O
                         net (fo=4, routed)           0.615    17.890    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_97_n_0
    SLICE_X26Y41         LUT5 (Prop_lut5_I3_O)        0.124    18.014 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_75/O
                         net (fo=4, routed)           0.922    18.937    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/WEBWE[5]
    RAMB36_X2Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/WEBWE[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.133    16.988    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    17.079 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.133    17.212    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    17.303 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          0.147    17.450    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.541 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16162, routed)       1.533    19.074    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X2Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.499    19.573    
                         clock uncertainty           -0.079    19.493    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[5])
                                                     -0.532    18.961    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.961    
                         arrival time                         -18.937    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/WEBWE[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.480ns  (logic 5.109ns (26.227%)  route 14.371ns (73.773%))
  Logic Levels:           26  (CARRY4=2 LUT3=4 LUT4=1 LUT5=6 LUT6=13)
  Clock Path Skew:        0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.926ns = ( 19.074 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.499ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          1.655    -0.543    i_ariane/i_cva6/csr_regfile_i/clk_out1_repN_alias
    SLICE_X53Y41         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.087 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][2]/Q
                         net (fo=16, routed)          0.798     0.711    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_42[2]
    SLICE_X53Y46         LUT6 (Prop_lut6_I4_O)        0.124     0.835 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_52/O
                         net (fo=5, routed)           0.187     1.022    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][0]
    SLICE_X53Y46         LUT6 (Prop_lut6_I5_O)        0.124     1.146 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_53/O
                         net (fo=2, routed)           0.451     1.597    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___75_n_0
    SLICE_X53Y46         LUT5 (Prop_lut5_I0_O)        0.118     1.715 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76/O
                         net (fo=5, routed)           0.346     2.061    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76_n_0
    SLICE_X53Y47         LUT6 (Prop_lut6_I5_O)        0.326     2.387 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_54/O
                         net (fo=4, routed)           0.661     3.048    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][17]
    SLICE_X53Y47         LUT3 (Prop_lut3_I2_O)        0.124     3.172 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_8/O
                         net (fo=5, routed)           0.429     3.601    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][19]
    SLICE_X53Y47         LUT5 (Prop_lut5_I2_O)        0.124     3.725 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___79/O
                         net (fo=5, routed)           0.419     4.144    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][23]
    SLICE_X51Y47         LUT3 (Prop_lut3_I2_O)        0.119     4.263 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___81/O
                         net (fo=3, routed)           0.726     4.989    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_66__3
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.332     5.321 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_423/O
                         net (fo=1, routed)           0.000     5.321    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_688
    SLICE_X51Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.871 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44/CO[3]
                         net (fo=1, routed)           0.944     6.815    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44_n_0
    SLICE_X50Y50         LUT5 (Prop_lut5_I4_O)        0.124     6.939 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT5_85/O
                         net (fo=1, routed)           0.451     7.391    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_178
    SLICE_X48Y51         LUT6 (Prop_lut6_I5_O)        0.124     7.515 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_430/O
                         net (fo=1, routed)           0.302     7.817    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_181
    SLICE_X48Y52         LUT6 (Prop_lut6_I4_O)        0.124     7.941 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_431/O
                         net (fo=1, routed)           0.280     8.221    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_189
    SLICE_X48Y52         LUT6 (Prop_lut6_I3_O)        0.124     8.345 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_435/O
                         net (fo=39, routed)          0.682     9.026    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/pmpcfg_q_reg[2][access_type][r]_0_alias
    SLICE_X41Y51         LUT6 (Prop_lut6_I3_O)        0.124     9.150 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1_comp/O
                         net (fo=16, routed)          0.656     9.806    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X37Y50         LUT5 (Prop_lut5_I2_O)        0.124     9.930 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=18, routed)          0.568    10.498    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X34Y47         LUT6 (Prop_lut6_I4_O)        0.124    10.622 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___127_i_1/O
                         net (fo=1, routed)           0.161    10.783    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_377
    SLICE_X34Y47         LUT4 (Prop_lut4_I3_O)        0.124    10.907 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___127/O
                         net (fo=3, routed)           1.037    11.944    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2_6
    SLICE_X31Y47         LUT6 (Prop_lut6_I0_O)        0.124    12.068 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_6/O
                         net (fo=1, routed)           0.000    12.068    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_6_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.600 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.751    13.351    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X29Y48         LUT6 (Prop_lut6_I1_O)        0.124    13.475 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.742    14.217    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X29Y42         LUT6 (Prop_lut6_I0_O)        0.124    14.341 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.514    14.854    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X27Y42         LUT3 (Prop_lut3_I1_O)        0.118    14.972 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.707    15.680    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/ptw_pptr_q_reg[2][0]
    SLICE_X27Y42         LUT6 (Prop_lut6_I4_O)        0.326    16.006 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6_9/O
                         net (fo=1, routed)           0.574    16.580    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_11
    SLICE_X27Y41         LUT5 (Prop_lut5_I0_O)        0.124    16.704 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/i___112_i_3/O
                         net (fo=7, routed)           0.448    17.152    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/wbuffer_q_reg[1][hit_oh][0]_1
    SLICE_X27Y41         LUT3 (Prop_lut3_I2_O)        0.124    17.276 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_97/O
                         net (fo=4, routed)           0.615    17.890    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_97_n_0
    SLICE_X26Y41         LUT5 (Prop_lut5_I3_O)        0.124    18.014 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_75/O
                         net (fo=4, routed)           0.922    18.937    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/WEBWE[5]
    RAMB36_X2Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/WEBWE[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.133    16.988    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    17.079 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.133    17.212    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    17.303 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          0.147    17.450    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.541 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16162, routed)       1.533    19.074    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X2Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.499    19.573    
                         clock uncertainty           -0.079    19.493    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[5])
                                                     -0.532    18.961    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.961    
                         arrival time                         -18.937    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/WEBWE[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.480ns  (logic 5.109ns (26.227%)  route 14.371ns (73.773%))
  Logic Levels:           26  (CARRY4=2 LUT3=4 LUT4=1 LUT5=6 LUT6=13)
  Clock Path Skew:        0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.926ns = ( 19.074 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.499ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          1.655    -0.543    i_ariane/i_cva6/csr_regfile_i/clk_out1_repN_alias
    SLICE_X53Y41         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.087 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][2]/Q
                         net (fo=16, routed)          0.798     0.711    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_42[2]
    SLICE_X53Y46         LUT6 (Prop_lut6_I4_O)        0.124     0.835 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_52/O
                         net (fo=5, routed)           0.187     1.022    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][0]
    SLICE_X53Y46         LUT6 (Prop_lut6_I5_O)        0.124     1.146 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_53/O
                         net (fo=2, routed)           0.451     1.597    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___75_n_0
    SLICE_X53Y46         LUT5 (Prop_lut5_I0_O)        0.118     1.715 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76/O
                         net (fo=5, routed)           0.346     2.061    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76_n_0
    SLICE_X53Y47         LUT6 (Prop_lut6_I5_O)        0.326     2.387 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_54/O
                         net (fo=4, routed)           0.661     3.048    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][17]
    SLICE_X53Y47         LUT3 (Prop_lut3_I2_O)        0.124     3.172 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_8/O
                         net (fo=5, routed)           0.429     3.601    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][19]
    SLICE_X53Y47         LUT5 (Prop_lut5_I2_O)        0.124     3.725 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___79/O
                         net (fo=5, routed)           0.419     4.144    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][23]
    SLICE_X51Y47         LUT3 (Prop_lut3_I2_O)        0.119     4.263 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___81/O
                         net (fo=3, routed)           0.726     4.989    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_66__3
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.332     5.321 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_423/O
                         net (fo=1, routed)           0.000     5.321    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_688
    SLICE_X51Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.871 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44/CO[3]
                         net (fo=1, routed)           0.944     6.815    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44_n_0
    SLICE_X50Y50         LUT5 (Prop_lut5_I4_O)        0.124     6.939 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT5_85/O
                         net (fo=1, routed)           0.451     7.391    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_178
    SLICE_X48Y51         LUT6 (Prop_lut6_I5_O)        0.124     7.515 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_430/O
                         net (fo=1, routed)           0.302     7.817    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_181
    SLICE_X48Y52         LUT6 (Prop_lut6_I4_O)        0.124     7.941 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_431/O
                         net (fo=1, routed)           0.280     8.221    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_189
    SLICE_X48Y52         LUT6 (Prop_lut6_I3_O)        0.124     8.345 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_435/O
                         net (fo=39, routed)          0.682     9.026    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/pmpcfg_q_reg[2][access_type][r]_0_alias
    SLICE_X41Y51         LUT6 (Prop_lut6_I3_O)        0.124     9.150 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1_comp/O
                         net (fo=16, routed)          0.656     9.806    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X37Y50         LUT5 (Prop_lut5_I2_O)        0.124     9.930 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=18, routed)          0.568    10.498    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X34Y47         LUT6 (Prop_lut6_I4_O)        0.124    10.622 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___127_i_1/O
                         net (fo=1, routed)           0.161    10.783    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_377
    SLICE_X34Y47         LUT4 (Prop_lut4_I3_O)        0.124    10.907 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___127/O
                         net (fo=3, routed)           1.037    11.944    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2_6
    SLICE_X31Y47         LUT6 (Prop_lut6_I0_O)        0.124    12.068 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_6/O
                         net (fo=1, routed)           0.000    12.068    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_6_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.600 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.751    13.351    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X29Y48         LUT6 (Prop_lut6_I1_O)        0.124    13.475 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.742    14.217    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X29Y42         LUT6 (Prop_lut6_I0_O)        0.124    14.341 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.514    14.854    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X27Y42         LUT3 (Prop_lut3_I1_O)        0.118    14.972 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.707    15.680    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/ptw_pptr_q_reg[2][0]
    SLICE_X27Y42         LUT6 (Prop_lut6_I4_O)        0.326    16.006 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6_9/O
                         net (fo=1, routed)           0.574    16.580    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_11
    SLICE_X27Y41         LUT5 (Prop_lut5_I0_O)        0.124    16.704 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/i___112_i_3/O
                         net (fo=7, routed)           0.448    17.152    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/wbuffer_q_reg[1][hit_oh][0]_1
    SLICE_X27Y41         LUT3 (Prop_lut3_I2_O)        0.124    17.276 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_97/O
                         net (fo=4, routed)           0.615    17.890    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_97_n_0
    SLICE_X26Y41         LUT5 (Prop_lut5_I3_O)        0.124    18.014 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_75/O
                         net (fo=4, routed)           0.922    18.937    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/WEBWE[5]
    RAMB36_X2Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/WEBWE[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.133    16.988    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    17.079 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.133    17.212    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    17.303 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          0.147    17.450    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.541 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16162, routed)       1.533    19.074    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X2Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.499    19.573    
                         clock uncertainty           -0.079    19.493    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[5])
                                                     -0.532    18.961    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.961    
                         arrival time                         -18.937    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/WEBWE[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.480ns  (logic 5.109ns (26.227%)  route 14.371ns (73.773%))
  Logic Levels:           26  (CARRY4=2 LUT3=4 LUT4=1 LUT5=6 LUT6=13)
  Clock Path Skew:        0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.926ns = ( 19.074 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.499ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          1.655    -0.543    i_ariane/i_cva6/csr_regfile_i/clk_out1_repN_alias
    SLICE_X53Y41         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.087 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][2]/Q
                         net (fo=16, routed)          0.798     0.711    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_42[2]
    SLICE_X53Y46         LUT6 (Prop_lut6_I4_O)        0.124     0.835 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_52/O
                         net (fo=5, routed)           0.187     1.022    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][0]
    SLICE_X53Y46         LUT6 (Prop_lut6_I5_O)        0.124     1.146 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_53/O
                         net (fo=2, routed)           0.451     1.597    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___75_n_0
    SLICE_X53Y46         LUT5 (Prop_lut5_I0_O)        0.118     1.715 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76/O
                         net (fo=5, routed)           0.346     2.061    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76_n_0
    SLICE_X53Y47         LUT6 (Prop_lut6_I5_O)        0.326     2.387 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_54/O
                         net (fo=4, routed)           0.661     3.048    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][17]
    SLICE_X53Y47         LUT3 (Prop_lut3_I2_O)        0.124     3.172 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_8/O
                         net (fo=5, routed)           0.429     3.601    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][19]
    SLICE_X53Y47         LUT5 (Prop_lut5_I2_O)        0.124     3.725 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___79/O
                         net (fo=5, routed)           0.419     4.144    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][23]
    SLICE_X51Y47         LUT3 (Prop_lut3_I2_O)        0.119     4.263 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___81/O
                         net (fo=3, routed)           0.726     4.989    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_66__3
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.332     5.321 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_423/O
                         net (fo=1, routed)           0.000     5.321    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_688
    SLICE_X51Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.871 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44/CO[3]
                         net (fo=1, routed)           0.944     6.815    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44_n_0
    SLICE_X50Y50         LUT5 (Prop_lut5_I4_O)        0.124     6.939 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT5_85/O
                         net (fo=1, routed)           0.451     7.391    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_178
    SLICE_X48Y51         LUT6 (Prop_lut6_I5_O)        0.124     7.515 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_430/O
                         net (fo=1, routed)           0.302     7.817    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_181
    SLICE_X48Y52         LUT6 (Prop_lut6_I4_O)        0.124     7.941 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_431/O
                         net (fo=1, routed)           0.280     8.221    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_189
    SLICE_X48Y52         LUT6 (Prop_lut6_I3_O)        0.124     8.345 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_435/O
                         net (fo=39, routed)          0.682     9.026    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/pmpcfg_q_reg[2][access_type][r]_0_alias
    SLICE_X41Y51         LUT6 (Prop_lut6_I3_O)        0.124     9.150 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1_comp/O
                         net (fo=16, routed)          0.656     9.806    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X37Y50         LUT5 (Prop_lut5_I2_O)        0.124     9.930 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=18, routed)          0.568    10.498    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X34Y47         LUT6 (Prop_lut6_I4_O)        0.124    10.622 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___127_i_1/O
                         net (fo=1, routed)           0.161    10.783    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_377
    SLICE_X34Y47         LUT4 (Prop_lut4_I3_O)        0.124    10.907 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___127/O
                         net (fo=3, routed)           1.037    11.944    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2_6
    SLICE_X31Y47         LUT6 (Prop_lut6_I0_O)        0.124    12.068 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_6/O
                         net (fo=1, routed)           0.000    12.068    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_6_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.600 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.751    13.351    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X29Y48         LUT6 (Prop_lut6_I1_O)        0.124    13.475 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.742    14.217    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X29Y42         LUT6 (Prop_lut6_I0_O)        0.124    14.341 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.514    14.854    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X27Y42         LUT3 (Prop_lut3_I1_O)        0.118    14.972 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.707    15.680    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/ptw_pptr_q_reg[2][0]
    SLICE_X27Y42         LUT6 (Prop_lut6_I4_O)        0.326    16.006 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6_9/O
                         net (fo=1, routed)           0.574    16.580    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_11
    SLICE_X27Y41         LUT5 (Prop_lut5_I0_O)        0.124    16.704 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/i___112_i_3/O
                         net (fo=7, routed)           0.448    17.152    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/wbuffer_q_reg[1][hit_oh][0]_1
    SLICE_X27Y41         LUT3 (Prop_lut3_I2_O)        0.124    17.276 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_97/O
                         net (fo=4, routed)           0.615    17.890    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_97_n_0
    SLICE_X26Y41         LUT5 (Prop_lut5_I3_O)        0.124    18.014 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_75/O
                         net (fo=4, routed)           0.922    18.937    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/WEBWE[5]
    RAMB36_X2Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/WEBWE[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.133    16.988    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    17.079 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.133    17.212    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    17.303 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          0.147    17.450    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.541 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16162, routed)       1.533    19.074    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X2Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.499    19.573    
                         clock uncertainty           -0.079    19.493    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[5])
                                                     -0.532    18.961    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.961    
                         arrival time                         -18.937    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/WEBWE[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.480ns  (logic 5.109ns (26.227%)  route 14.371ns (73.773%))
  Logic Levels:           26  (CARRY4=2 LUT3=4 LUT4=1 LUT5=6 LUT6=13)
  Clock Path Skew:        0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.926ns = ( 19.074 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.499ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          1.655    -0.543    i_ariane/i_cva6/csr_regfile_i/clk_out1_repN_alias
    SLICE_X53Y41         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.087 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][2]/Q
                         net (fo=16, routed)          0.798     0.711    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_42[2]
    SLICE_X53Y46         LUT6 (Prop_lut6_I4_O)        0.124     0.835 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_52/O
                         net (fo=5, routed)           0.187     1.022    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][0]
    SLICE_X53Y46         LUT6 (Prop_lut6_I5_O)        0.124     1.146 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_53/O
                         net (fo=2, routed)           0.451     1.597    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___75_n_0
    SLICE_X53Y46         LUT5 (Prop_lut5_I0_O)        0.118     1.715 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76/O
                         net (fo=5, routed)           0.346     2.061    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76_n_0
    SLICE_X53Y47         LUT6 (Prop_lut6_I5_O)        0.326     2.387 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_54/O
                         net (fo=4, routed)           0.661     3.048    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][17]
    SLICE_X53Y47         LUT3 (Prop_lut3_I2_O)        0.124     3.172 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_8/O
                         net (fo=5, routed)           0.429     3.601    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][19]
    SLICE_X53Y47         LUT5 (Prop_lut5_I2_O)        0.124     3.725 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___79/O
                         net (fo=5, routed)           0.419     4.144    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][23]
    SLICE_X51Y47         LUT3 (Prop_lut3_I2_O)        0.119     4.263 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___81/O
                         net (fo=3, routed)           0.726     4.989    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_66__3
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.332     5.321 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_423/O
                         net (fo=1, routed)           0.000     5.321    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_688
    SLICE_X51Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.871 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44/CO[3]
                         net (fo=1, routed)           0.944     6.815    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44_n_0
    SLICE_X50Y50         LUT5 (Prop_lut5_I4_O)        0.124     6.939 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT5_85/O
                         net (fo=1, routed)           0.451     7.391    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_178
    SLICE_X48Y51         LUT6 (Prop_lut6_I5_O)        0.124     7.515 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_430/O
                         net (fo=1, routed)           0.302     7.817    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_181
    SLICE_X48Y52         LUT6 (Prop_lut6_I4_O)        0.124     7.941 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_431/O
                         net (fo=1, routed)           0.280     8.221    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_189
    SLICE_X48Y52         LUT6 (Prop_lut6_I3_O)        0.124     8.345 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_435/O
                         net (fo=39, routed)          0.682     9.026    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/pmpcfg_q_reg[2][access_type][r]_0_alias
    SLICE_X41Y51         LUT6 (Prop_lut6_I3_O)        0.124     9.150 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1_comp/O
                         net (fo=16, routed)          0.656     9.806    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X37Y50         LUT5 (Prop_lut5_I2_O)        0.124     9.930 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=18, routed)          0.568    10.498    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X34Y47         LUT6 (Prop_lut6_I4_O)        0.124    10.622 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___127_i_1/O
                         net (fo=1, routed)           0.161    10.783    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_377
    SLICE_X34Y47         LUT4 (Prop_lut4_I3_O)        0.124    10.907 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___127/O
                         net (fo=3, routed)           1.037    11.944    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2_6
    SLICE_X31Y47         LUT6 (Prop_lut6_I0_O)        0.124    12.068 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_6/O
                         net (fo=1, routed)           0.000    12.068    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_6_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.600 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.751    13.351    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X29Y48         LUT6 (Prop_lut6_I1_O)        0.124    13.475 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.742    14.217    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X29Y42         LUT6 (Prop_lut6_I0_O)        0.124    14.341 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.514    14.854    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X27Y42         LUT3 (Prop_lut3_I1_O)        0.118    14.972 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.707    15.680    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/ptw_pptr_q_reg[2][0]
    SLICE_X27Y42         LUT6 (Prop_lut6_I4_O)        0.326    16.006 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6_9/O
                         net (fo=1, routed)           0.574    16.580    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_11
    SLICE_X27Y41         LUT5 (Prop_lut5_I0_O)        0.124    16.704 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/i___112_i_3/O
                         net (fo=7, routed)           0.448    17.152    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/wbuffer_q_reg[1][hit_oh][0]_1
    SLICE_X27Y41         LUT3 (Prop_lut3_I2_O)        0.124    17.276 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_97/O
                         net (fo=4, routed)           0.615    17.890    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_97_n_0
    SLICE_X26Y41         LUT5 (Prop_lut5_I3_O)        0.124    18.014 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_75/O
                         net (fo=4, routed)           0.922    18.937    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/WEBWE[5]
    RAMB36_X2Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/WEBWE[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.133    16.988    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    17.079 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.133    17.212    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    17.303 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          0.147    17.450    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.541 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16162, routed)       1.533    19.074    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X2Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.499    19.573    
                         clock uncertainty           -0.079    19.493    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[5])
                                                     -0.532    18.961    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.961    
                         arrival time                         -18.937    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/WEBWE[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.480ns  (logic 5.109ns (26.227%)  route 14.371ns (73.773%))
  Logic Levels:           26  (CARRY4=2 LUT3=4 LUT4=1 LUT5=6 LUT6=13)
  Clock Path Skew:        0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.926ns = ( 19.074 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.499ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          1.655    -0.543    i_ariane/i_cva6/csr_regfile_i/clk_out1_repN_alias
    SLICE_X53Y41         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.087 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][2]/Q
                         net (fo=16, routed)          0.798     0.711    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_42[2]
    SLICE_X53Y46         LUT6 (Prop_lut6_I4_O)        0.124     0.835 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_52/O
                         net (fo=5, routed)           0.187     1.022    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][0]
    SLICE_X53Y46         LUT6 (Prop_lut6_I5_O)        0.124     1.146 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_53/O
                         net (fo=2, routed)           0.451     1.597    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___75_n_0
    SLICE_X53Y46         LUT5 (Prop_lut5_I0_O)        0.118     1.715 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76/O
                         net (fo=5, routed)           0.346     2.061    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76_n_0
    SLICE_X53Y47         LUT6 (Prop_lut6_I5_O)        0.326     2.387 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_54/O
                         net (fo=4, routed)           0.661     3.048    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][17]
    SLICE_X53Y47         LUT3 (Prop_lut3_I2_O)        0.124     3.172 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_8/O
                         net (fo=5, routed)           0.429     3.601    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][19]
    SLICE_X53Y47         LUT5 (Prop_lut5_I2_O)        0.124     3.725 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___79/O
                         net (fo=5, routed)           0.419     4.144    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][23]
    SLICE_X51Y47         LUT3 (Prop_lut3_I2_O)        0.119     4.263 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___81/O
                         net (fo=3, routed)           0.726     4.989    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_66__3
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.332     5.321 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_423/O
                         net (fo=1, routed)           0.000     5.321    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_688
    SLICE_X51Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.871 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44/CO[3]
                         net (fo=1, routed)           0.944     6.815    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44_n_0
    SLICE_X50Y50         LUT5 (Prop_lut5_I4_O)        0.124     6.939 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT5_85/O
                         net (fo=1, routed)           0.451     7.391    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_178
    SLICE_X48Y51         LUT6 (Prop_lut6_I5_O)        0.124     7.515 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_430/O
                         net (fo=1, routed)           0.302     7.817    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_181
    SLICE_X48Y52         LUT6 (Prop_lut6_I4_O)        0.124     7.941 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_431/O
                         net (fo=1, routed)           0.280     8.221    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_189
    SLICE_X48Y52         LUT6 (Prop_lut6_I3_O)        0.124     8.345 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_435/O
                         net (fo=39, routed)          0.682     9.026    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/pmpcfg_q_reg[2][access_type][r]_0_alias
    SLICE_X41Y51         LUT6 (Prop_lut6_I3_O)        0.124     9.150 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1_comp/O
                         net (fo=16, routed)          0.656     9.806    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X37Y50         LUT5 (Prop_lut5_I2_O)        0.124     9.930 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=18, routed)          0.568    10.498    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X34Y47         LUT6 (Prop_lut6_I4_O)        0.124    10.622 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___127_i_1/O
                         net (fo=1, routed)           0.161    10.783    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_377
    SLICE_X34Y47         LUT4 (Prop_lut4_I3_O)        0.124    10.907 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___127/O
                         net (fo=3, routed)           1.037    11.944    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2_6
    SLICE_X31Y47         LUT6 (Prop_lut6_I0_O)        0.124    12.068 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_6/O
                         net (fo=1, routed)           0.000    12.068    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_6_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.600 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.751    13.351    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X29Y48         LUT6 (Prop_lut6_I1_O)        0.124    13.475 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.742    14.217    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X29Y42         LUT6 (Prop_lut6_I0_O)        0.124    14.341 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.514    14.854    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X27Y42         LUT3 (Prop_lut3_I1_O)        0.118    14.972 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.707    15.680    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/ptw_pptr_q_reg[2][0]
    SLICE_X27Y42         LUT6 (Prop_lut6_I4_O)        0.326    16.006 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6_9/O
                         net (fo=1, routed)           0.574    16.580    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_11
    SLICE_X27Y41         LUT5 (Prop_lut5_I0_O)        0.124    16.704 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/i___112_i_3/O
                         net (fo=7, routed)           0.448    17.152    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/wbuffer_q_reg[1][hit_oh][0]_1
    SLICE_X27Y41         LUT3 (Prop_lut3_I2_O)        0.124    17.276 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_97/O
                         net (fo=4, routed)           0.615    17.890    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_97_n_0
    SLICE_X26Y41         LUT5 (Prop_lut5_I3_O)        0.124    18.014 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_75/O
                         net (fo=4, routed)           0.922    18.937    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/WEBWE[5]
    RAMB36_X2Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/WEBWE[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.133    16.988    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    17.079 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.133    17.212    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    17.303 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          0.147    17.450    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.541 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16162, routed)       1.533    19.074    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X2Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.499    19.573    
                         clock uncertainty           -0.079    19.493    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[5])
                                                     -0.532    18.961    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.961    
                         arrival time                         -18.937    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/WEBWE[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.480ns  (logic 5.109ns (26.227%)  route 14.371ns (73.773%))
  Logic Levels:           26  (CARRY4=2 LUT3=4 LUT4=1 LUT5=6 LUT6=13)
  Clock Path Skew:        0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.926ns = ( 19.074 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.499ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          1.655    -0.543    i_ariane/i_cva6/csr_regfile_i/clk_out1_repN_alias
    SLICE_X53Y41         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.087 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][2]/Q
                         net (fo=16, routed)          0.798     0.711    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_42[2]
    SLICE_X53Y46         LUT6 (Prop_lut6_I4_O)        0.124     0.835 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_52/O
                         net (fo=5, routed)           0.187     1.022    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][0]
    SLICE_X53Y46         LUT6 (Prop_lut6_I5_O)        0.124     1.146 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_53/O
                         net (fo=2, routed)           0.451     1.597    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___75_n_0
    SLICE_X53Y46         LUT5 (Prop_lut5_I0_O)        0.118     1.715 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76/O
                         net (fo=5, routed)           0.346     2.061    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76_n_0
    SLICE_X53Y47         LUT6 (Prop_lut6_I5_O)        0.326     2.387 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_54/O
                         net (fo=4, routed)           0.661     3.048    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][17]
    SLICE_X53Y47         LUT3 (Prop_lut3_I2_O)        0.124     3.172 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_8/O
                         net (fo=5, routed)           0.429     3.601    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][19]
    SLICE_X53Y47         LUT5 (Prop_lut5_I2_O)        0.124     3.725 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___79/O
                         net (fo=5, routed)           0.419     4.144    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][23]
    SLICE_X51Y47         LUT3 (Prop_lut3_I2_O)        0.119     4.263 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___81/O
                         net (fo=3, routed)           0.726     4.989    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_66__3
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.332     5.321 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_423/O
                         net (fo=1, routed)           0.000     5.321    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_688
    SLICE_X51Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.871 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44/CO[3]
                         net (fo=1, routed)           0.944     6.815    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44_n_0
    SLICE_X50Y50         LUT5 (Prop_lut5_I4_O)        0.124     6.939 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT5_85/O
                         net (fo=1, routed)           0.451     7.391    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_178
    SLICE_X48Y51         LUT6 (Prop_lut6_I5_O)        0.124     7.515 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_430/O
                         net (fo=1, routed)           0.302     7.817    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_181
    SLICE_X48Y52         LUT6 (Prop_lut6_I4_O)        0.124     7.941 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_431/O
                         net (fo=1, routed)           0.280     8.221    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_189
    SLICE_X48Y52         LUT6 (Prop_lut6_I3_O)        0.124     8.345 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_435/O
                         net (fo=39, routed)          0.682     9.026    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/pmpcfg_q_reg[2][access_type][r]_0_alias
    SLICE_X41Y51         LUT6 (Prop_lut6_I3_O)        0.124     9.150 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1_comp/O
                         net (fo=16, routed)          0.656     9.806    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X37Y50         LUT5 (Prop_lut5_I2_O)        0.124     9.930 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=18, routed)          0.568    10.498    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X34Y47         LUT6 (Prop_lut6_I4_O)        0.124    10.622 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___127_i_1/O
                         net (fo=1, routed)           0.161    10.783    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_377
    SLICE_X34Y47         LUT4 (Prop_lut4_I3_O)        0.124    10.907 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___127/O
                         net (fo=3, routed)           1.037    11.944    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2_6
    SLICE_X31Y47         LUT6 (Prop_lut6_I0_O)        0.124    12.068 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_6/O
                         net (fo=1, routed)           0.000    12.068    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_6_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.600 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.751    13.351    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X29Y48         LUT6 (Prop_lut6_I1_O)        0.124    13.475 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.742    14.217    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X29Y42         LUT6 (Prop_lut6_I0_O)        0.124    14.341 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.514    14.854    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X27Y42         LUT3 (Prop_lut3_I1_O)        0.118    14.972 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.707    15.680    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/ptw_pptr_q_reg[2][0]
    SLICE_X27Y42         LUT6 (Prop_lut6_I4_O)        0.326    16.006 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6_9/O
                         net (fo=1, routed)           0.574    16.580    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_11
    SLICE_X27Y41         LUT5 (Prop_lut5_I0_O)        0.124    16.704 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/i___112_i_3/O
                         net (fo=7, routed)           0.448    17.152    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/wbuffer_q_reg[1][hit_oh][0]_1
    SLICE_X27Y41         LUT3 (Prop_lut3_I2_O)        0.124    17.276 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_97/O
                         net (fo=4, routed)           0.615    17.890    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_97_n_0
    SLICE_X26Y41         LUT5 (Prop_lut5_I3_O)        0.124    18.014 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_75/O
                         net (fo=4, routed)           0.922    18.937    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/WEBWE[5]
    RAMB36_X2Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/WEBWE[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.133    16.988    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    17.079 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.133    17.212    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    17.303 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          0.147    17.450    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.541 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16162, routed)       1.533    19.074    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X2Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.499    19.573    
                         clock uncertainty           -0.079    19.493    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[5])
                                                     -0.532    18.961    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.961    
                         arrival time                         -18.937    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/WEBWE[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.480ns  (logic 5.109ns (26.227%)  route 14.371ns (73.773%))
  Logic Levels:           26  (CARRY4=2 LUT3=4 LUT4=1 LUT5=6 LUT6=13)
  Clock Path Skew:        0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.926ns = ( 19.074 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.499ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          1.655    -0.543    i_ariane/i_cva6/csr_regfile_i/clk_out1_repN_alias
    SLICE_X53Y41         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.087 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][2]/Q
                         net (fo=16, routed)          0.798     0.711    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_42[2]
    SLICE_X53Y46         LUT6 (Prop_lut6_I4_O)        0.124     0.835 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_52/O
                         net (fo=5, routed)           0.187     1.022    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][0]
    SLICE_X53Y46         LUT6 (Prop_lut6_I5_O)        0.124     1.146 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_53/O
                         net (fo=2, routed)           0.451     1.597    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___75_n_0
    SLICE_X53Y46         LUT5 (Prop_lut5_I0_O)        0.118     1.715 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76/O
                         net (fo=5, routed)           0.346     2.061    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76_n_0
    SLICE_X53Y47         LUT6 (Prop_lut6_I5_O)        0.326     2.387 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_54/O
                         net (fo=4, routed)           0.661     3.048    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][17]
    SLICE_X53Y47         LUT3 (Prop_lut3_I2_O)        0.124     3.172 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_8/O
                         net (fo=5, routed)           0.429     3.601    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][19]
    SLICE_X53Y47         LUT5 (Prop_lut5_I2_O)        0.124     3.725 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___79/O
                         net (fo=5, routed)           0.419     4.144    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][23]
    SLICE_X51Y47         LUT3 (Prop_lut3_I2_O)        0.119     4.263 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___81/O
                         net (fo=3, routed)           0.726     4.989    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_66__3
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.332     5.321 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_423/O
                         net (fo=1, routed)           0.000     5.321    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_688
    SLICE_X51Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.871 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44/CO[3]
                         net (fo=1, routed)           0.944     6.815    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44_n_0
    SLICE_X50Y50         LUT5 (Prop_lut5_I4_O)        0.124     6.939 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT5_85/O
                         net (fo=1, routed)           0.451     7.391    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_178
    SLICE_X48Y51         LUT6 (Prop_lut6_I5_O)        0.124     7.515 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_430/O
                         net (fo=1, routed)           0.302     7.817    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_181
    SLICE_X48Y52         LUT6 (Prop_lut6_I4_O)        0.124     7.941 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_431/O
                         net (fo=1, routed)           0.280     8.221    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_189
    SLICE_X48Y52         LUT6 (Prop_lut6_I3_O)        0.124     8.345 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_435/O
                         net (fo=39, routed)          0.682     9.026    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/pmpcfg_q_reg[2][access_type][r]_0_alias
    SLICE_X41Y51         LUT6 (Prop_lut6_I3_O)        0.124     9.150 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1_comp/O
                         net (fo=16, routed)          0.656     9.806    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X37Y50         LUT5 (Prop_lut5_I2_O)        0.124     9.930 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=18, routed)          0.568    10.498    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X34Y47         LUT6 (Prop_lut6_I4_O)        0.124    10.622 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___127_i_1/O
                         net (fo=1, routed)           0.161    10.783    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_377
    SLICE_X34Y47         LUT4 (Prop_lut4_I3_O)        0.124    10.907 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___127/O
                         net (fo=3, routed)           1.037    11.944    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2_6
    SLICE_X31Y47         LUT6 (Prop_lut6_I0_O)        0.124    12.068 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_6/O
                         net (fo=1, routed)           0.000    12.068    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_6_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.600 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.751    13.351    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X29Y48         LUT6 (Prop_lut6_I1_O)        0.124    13.475 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.742    14.217    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X29Y42         LUT6 (Prop_lut6_I0_O)        0.124    14.341 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.514    14.854    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X27Y42         LUT3 (Prop_lut3_I1_O)        0.118    14.972 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.707    15.680    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/ptw_pptr_q_reg[2][0]
    SLICE_X27Y42         LUT6 (Prop_lut6_I4_O)        0.326    16.006 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6_9/O
                         net (fo=1, routed)           0.574    16.580    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_11
    SLICE_X27Y41         LUT5 (Prop_lut5_I0_O)        0.124    16.704 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/i___112_i_3/O
                         net (fo=7, routed)           0.448    17.152    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/wbuffer_q_reg[1][hit_oh][0]_1
    SLICE_X27Y41         LUT3 (Prop_lut3_I2_O)        0.124    17.276 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_97/O
                         net (fo=4, routed)           0.615    17.890    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_97_n_0
    SLICE_X26Y41         LUT5 (Prop_lut5_I3_O)        0.124    18.014 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_75/O
                         net (fo=4, routed)           0.922    18.937    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/WEBWE[5]
    RAMB36_X2Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/WEBWE[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.133    16.988    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    17.079 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.133    17.212    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    17.303 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          0.147    17.450    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.541 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16162, routed)       1.533    19.074    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X2Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.499    19.573    
                         clock uncertainty           -0.079    19.493    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[5])
                                                     -0.532    18.961    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.961    
                         arrival time                         -18.937    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/WEBWE[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.480ns  (logic 5.109ns (26.227%)  route 14.371ns (73.773%))
  Logic Levels:           26  (CARRY4=2 LUT3=4 LUT4=1 LUT5=6 LUT6=13)
  Clock Path Skew:        0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.926ns = ( 19.074 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.499ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          1.655    -0.543    i_ariane/i_cva6/csr_regfile_i/clk_out1_repN_alias
    SLICE_X53Y41         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.087 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][2]/Q
                         net (fo=16, routed)          0.798     0.711    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_42[2]
    SLICE_X53Y46         LUT6 (Prop_lut6_I4_O)        0.124     0.835 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_52/O
                         net (fo=5, routed)           0.187     1.022    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][0]
    SLICE_X53Y46         LUT6 (Prop_lut6_I5_O)        0.124     1.146 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_53/O
                         net (fo=2, routed)           0.451     1.597    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___75_n_0
    SLICE_X53Y46         LUT5 (Prop_lut5_I0_O)        0.118     1.715 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76/O
                         net (fo=5, routed)           0.346     2.061    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76_n_0
    SLICE_X53Y47         LUT6 (Prop_lut6_I5_O)        0.326     2.387 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_54/O
                         net (fo=4, routed)           0.661     3.048    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][17]
    SLICE_X53Y47         LUT3 (Prop_lut3_I2_O)        0.124     3.172 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_8/O
                         net (fo=5, routed)           0.429     3.601    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][19]
    SLICE_X53Y47         LUT5 (Prop_lut5_I2_O)        0.124     3.725 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___79/O
                         net (fo=5, routed)           0.419     4.144    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][23]
    SLICE_X51Y47         LUT3 (Prop_lut3_I2_O)        0.119     4.263 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___81/O
                         net (fo=3, routed)           0.726     4.989    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_66__3
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.332     5.321 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_423/O
                         net (fo=1, routed)           0.000     5.321    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_688
    SLICE_X51Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.871 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44/CO[3]
                         net (fo=1, routed)           0.944     6.815    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44_n_0
    SLICE_X50Y50         LUT5 (Prop_lut5_I4_O)        0.124     6.939 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT5_85/O
                         net (fo=1, routed)           0.451     7.391    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_178
    SLICE_X48Y51         LUT6 (Prop_lut6_I5_O)        0.124     7.515 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_430/O
                         net (fo=1, routed)           0.302     7.817    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_181
    SLICE_X48Y52         LUT6 (Prop_lut6_I4_O)        0.124     7.941 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_431/O
                         net (fo=1, routed)           0.280     8.221    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_189
    SLICE_X48Y52         LUT6 (Prop_lut6_I3_O)        0.124     8.345 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_435/O
                         net (fo=39, routed)          0.682     9.026    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/pmpcfg_q_reg[2][access_type][r]_0_alias
    SLICE_X41Y51         LUT6 (Prop_lut6_I3_O)        0.124     9.150 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1_comp/O
                         net (fo=16, routed)          0.656     9.806    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X37Y50         LUT5 (Prop_lut5_I2_O)        0.124     9.930 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=18, routed)          0.568    10.498    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X34Y47         LUT6 (Prop_lut6_I4_O)        0.124    10.622 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___127_i_1/O
                         net (fo=1, routed)           0.161    10.783    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_377
    SLICE_X34Y47         LUT4 (Prop_lut4_I3_O)        0.124    10.907 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___127/O
                         net (fo=3, routed)           1.037    11.944    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2_6
    SLICE_X31Y47         LUT6 (Prop_lut6_I0_O)        0.124    12.068 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_6/O
                         net (fo=1, routed)           0.000    12.068    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_6_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.600 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.751    13.351    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X29Y48         LUT6 (Prop_lut6_I1_O)        0.124    13.475 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.742    14.217    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X29Y42         LUT6 (Prop_lut6_I0_O)        0.124    14.341 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.514    14.854    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X27Y42         LUT3 (Prop_lut3_I1_O)        0.118    14.972 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.707    15.680    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/ptw_pptr_q_reg[2][0]
    SLICE_X27Y42         LUT6 (Prop_lut6_I4_O)        0.326    16.006 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6_9/O
                         net (fo=1, routed)           0.574    16.580    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_11
    SLICE_X27Y41         LUT5 (Prop_lut5_I0_O)        0.124    16.704 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/i___112_i_3/O
                         net (fo=7, routed)           0.448    17.152    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/wbuffer_q_reg[1][hit_oh][0]_1
    SLICE_X27Y41         LUT3 (Prop_lut3_I2_O)        0.124    17.276 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_97/O
                         net (fo=4, routed)           0.615    17.890    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_97_n_0
    SLICE_X26Y41         LUT5 (Prop_lut5_I3_O)        0.124    18.014 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_75/O
                         net (fo=4, routed)           0.922    18.937    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/WEBWE[5]
    RAMB36_X2Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/WEBWE[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.133    16.988    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    17.079 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.133    17.212    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    17.303 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          0.147    17.450    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.541 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16162, routed)       1.533    19.074    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X2Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.499    19.573    
                         clock uncertainty           -0.079    19.493    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[5])
                                                     -0.532    18.961    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.961    
                         arrival time                         -18.937    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/WEBWE[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.480ns  (logic 5.109ns (26.227%)  route 14.371ns (73.773%))
  Logic Levels:           26  (CARRY4=2 LUT3=4 LUT4=1 LUT5=6 LUT6=13)
  Clock Path Skew:        0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.926ns = ( 19.074 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.499ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          1.655    -0.543    i_ariane/i_cva6/csr_regfile_i/clk_out1_repN_alias
    SLICE_X53Y41         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.087 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][2]/Q
                         net (fo=16, routed)          0.798     0.711    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_42[2]
    SLICE_X53Y46         LUT6 (Prop_lut6_I4_O)        0.124     0.835 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_52/O
                         net (fo=5, routed)           0.187     1.022    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][0]
    SLICE_X53Y46         LUT6 (Prop_lut6_I5_O)        0.124     1.146 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_53/O
                         net (fo=2, routed)           0.451     1.597    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___75_n_0
    SLICE_X53Y46         LUT5 (Prop_lut5_I0_O)        0.118     1.715 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76/O
                         net (fo=5, routed)           0.346     2.061    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76_n_0
    SLICE_X53Y47         LUT6 (Prop_lut6_I5_O)        0.326     2.387 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_54/O
                         net (fo=4, routed)           0.661     3.048    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][17]
    SLICE_X53Y47         LUT3 (Prop_lut3_I2_O)        0.124     3.172 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_8/O
                         net (fo=5, routed)           0.429     3.601    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][19]
    SLICE_X53Y47         LUT5 (Prop_lut5_I2_O)        0.124     3.725 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___79/O
                         net (fo=5, routed)           0.419     4.144    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][23]
    SLICE_X51Y47         LUT3 (Prop_lut3_I2_O)        0.119     4.263 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___81/O
                         net (fo=3, routed)           0.726     4.989    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_66__3
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.332     5.321 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_423/O
                         net (fo=1, routed)           0.000     5.321    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_688
    SLICE_X51Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.871 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44/CO[3]
                         net (fo=1, routed)           0.944     6.815    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44_n_0
    SLICE_X50Y50         LUT5 (Prop_lut5_I4_O)        0.124     6.939 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT5_85/O
                         net (fo=1, routed)           0.451     7.391    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_178
    SLICE_X48Y51         LUT6 (Prop_lut6_I5_O)        0.124     7.515 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_430/O
                         net (fo=1, routed)           0.302     7.817    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_181
    SLICE_X48Y52         LUT6 (Prop_lut6_I4_O)        0.124     7.941 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_431/O
                         net (fo=1, routed)           0.280     8.221    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_189
    SLICE_X48Y52         LUT6 (Prop_lut6_I3_O)        0.124     8.345 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_435/O
                         net (fo=39, routed)          0.682     9.026    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/pmpcfg_q_reg[2][access_type][r]_0_alias
    SLICE_X41Y51         LUT6 (Prop_lut6_I3_O)        0.124     9.150 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1_comp/O
                         net (fo=16, routed)          0.656     9.806    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X37Y50         LUT5 (Prop_lut5_I2_O)        0.124     9.930 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=18, routed)          0.568    10.498    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X34Y47         LUT6 (Prop_lut6_I4_O)        0.124    10.622 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___127_i_1/O
                         net (fo=1, routed)           0.161    10.783    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_377
    SLICE_X34Y47         LUT4 (Prop_lut4_I3_O)        0.124    10.907 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___127/O
                         net (fo=3, routed)           1.037    11.944    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2_6
    SLICE_X31Y47         LUT6 (Prop_lut6_I0_O)        0.124    12.068 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_6/O
                         net (fo=1, routed)           0.000    12.068    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_6_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.600 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.751    13.351    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X29Y48         LUT6 (Prop_lut6_I1_O)        0.124    13.475 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.742    14.217    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X29Y42         LUT6 (Prop_lut6_I0_O)        0.124    14.341 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.514    14.854    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X27Y42         LUT3 (Prop_lut3_I1_O)        0.118    14.972 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.707    15.680    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/ptw_pptr_q_reg[2][0]
    SLICE_X27Y42         LUT6 (Prop_lut6_I4_O)        0.326    16.006 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6_9/O
                         net (fo=1, routed)           0.574    16.580    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_11
    SLICE_X27Y41         LUT5 (Prop_lut5_I0_O)        0.124    16.704 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/i___112_i_3/O
                         net (fo=7, routed)           0.448    17.152    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/wbuffer_q_reg[1][hit_oh][0]_1
    SLICE_X27Y41         LUT3 (Prop_lut3_I2_O)        0.124    17.276 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_97/O
                         net (fo=4, routed)           0.615    17.890    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_97_n_0
    SLICE_X26Y41         LUT5 (Prop_lut5_I3_O)        0.124    18.014 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_75/O
                         net (fo=4, routed)           0.922    18.937    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/WEBWE[5]
    RAMB36_X2Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/WEBWE[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.133    16.988    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    17.079 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.133    17.212    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    17.303 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          0.147    17.450    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.541 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16162, routed)       1.533    19.074    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X2Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.499    19.573    
                         clock uncertainty           -0.079    19.493    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[5])
                                                     -0.532    18.961    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.961    
                         arrival time                         -18.937    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/WEBWE[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.480ns  (logic 5.109ns (26.227%)  route 14.371ns (73.773%))
  Logic Levels:           26  (CARRY4=2 LUT3=4 LUT4=1 LUT5=6 LUT6=13)
  Clock Path Skew:        0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.926ns = ( 19.074 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.499ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          1.655    -0.543    i_ariane/i_cva6/csr_regfile_i/clk_out1_repN_alias
    SLICE_X53Y41         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.087 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][2]/Q
                         net (fo=16, routed)          0.798     0.711    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_42[2]
    SLICE_X53Y46         LUT6 (Prop_lut6_I4_O)        0.124     0.835 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_52/O
                         net (fo=5, routed)           0.187     1.022    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][0]
    SLICE_X53Y46         LUT6 (Prop_lut6_I5_O)        0.124     1.146 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_53/O
                         net (fo=2, routed)           0.451     1.597    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___75_n_0
    SLICE_X53Y46         LUT5 (Prop_lut5_I0_O)        0.118     1.715 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76/O
                         net (fo=5, routed)           0.346     2.061    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76_n_0
    SLICE_X53Y47         LUT6 (Prop_lut6_I5_O)        0.326     2.387 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_54/O
                         net (fo=4, routed)           0.661     3.048    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][17]
    SLICE_X53Y47         LUT3 (Prop_lut3_I2_O)        0.124     3.172 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_8/O
                         net (fo=5, routed)           0.429     3.601    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][19]
    SLICE_X53Y47         LUT5 (Prop_lut5_I2_O)        0.124     3.725 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___79/O
                         net (fo=5, routed)           0.419     4.144    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][23]
    SLICE_X51Y47         LUT3 (Prop_lut3_I2_O)        0.119     4.263 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___81/O
                         net (fo=3, routed)           0.726     4.989    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_66__3
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.332     5.321 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_423/O
                         net (fo=1, routed)           0.000     5.321    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_688
    SLICE_X51Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.871 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44/CO[3]
                         net (fo=1, routed)           0.944     6.815    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44_n_0
    SLICE_X50Y50         LUT5 (Prop_lut5_I4_O)        0.124     6.939 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT5_85/O
                         net (fo=1, routed)           0.451     7.391    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_178
    SLICE_X48Y51         LUT6 (Prop_lut6_I5_O)        0.124     7.515 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_430/O
                         net (fo=1, routed)           0.302     7.817    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_181
    SLICE_X48Y52         LUT6 (Prop_lut6_I4_O)        0.124     7.941 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_431/O
                         net (fo=1, routed)           0.280     8.221    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_189
    SLICE_X48Y52         LUT6 (Prop_lut6_I3_O)        0.124     8.345 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_435/O
                         net (fo=39, routed)          0.682     9.026    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/pmpcfg_q_reg[2][access_type][r]_0_alias
    SLICE_X41Y51         LUT6 (Prop_lut6_I3_O)        0.124     9.150 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1_comp/O
                         net (fo=16, routed)          0.656     9.806    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X37Y50         LUT5 (Prop_lut5_I2_O)        0.124     9.930 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=18, routed)          0.568    10.498    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X34Y47         LUT6 (Prop_lut6_I4_O)        0.124    10.622 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___127_i_1/O
                         net (fo=1, routed)           0.161    10.783    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_377
    SLICE_X34Y47         LUT4 (Prop_lut4_I3_O)        0.124    10.907 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___127/O
                         net (fo=3, routed)           1.037    11.944    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2_6
    SLICE_X31Y47         LUT6 (Prop_lut6_I0_O)        0.124    12.068 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_6/O
                         net (fo=1, routed)           0.000    12.068    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_6_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.600 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.751    13.351    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X29Y48         LUT6 (Prop_lut6_I1_O)        0.124    13.475 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.742    14.217    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X29Y42         LUT6 (Prop_lut6_I0_O)        0.124    14.341 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.514    14.854    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X27Y42         LUT3 (Prop_lut3_I1_O)        0.118    14.972 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.707    15.680    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/ptw_pptr_q_reg[2][0]
    SLICE_X27Y42         LUT6 (Prop_lut6_I4_O)        0.326    16.006 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6_9/O
                         net (fo=1, routed)           0.574    16.580    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_11
    SLICE_X27Y41         LUT5 (Prop_lut5_I0_O)        0.124    16.704 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/i___112_i_3/O
                         net (fo=7, routed)           0.448    17.152    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/wbuffer_q_reg[1][hit_oh][0]_1
    SLICE_X27Y41         LUT3 (Prop_lut3_I2_O)        0.124    17.276 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_97/O
                         net (fo=4, routed)           0.615    17.890    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_97_n_0
    SLICE_X26Y41         LUT5 (Prop_lut5_I3_O)        0.124    18.014 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_75/O
                         net (fo=4, routed)           0.922    18.937    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/WEBWE[5]
    RAMB36_X2Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/WEBWE[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.133    16.988    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    17.079 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.133    17.212    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    17.303 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          0.147    17.450    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.541 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16162, routed)       1.533    19.074    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X2Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.499    19.573    
                         clock uncertainty           -0.079    19.493    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[5])
                                                     -0.532    18.961    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.961    
                         arrival time                         -18.937    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/WEBWE[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.480ns  (logic 5.109ns (26.227%)  route 14.371ns (73.773%))
  Logic Levels:           26  (CARRY4=2 LUT3=4 LUT4=1 LUT5=6 LUT6=13)
  Clock Path Skew:        0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.926ns = ( 19.074 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.499ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          1.655    -0.543    i_ariane/i_cva6/csr_regfile_i/clk_out1_repN_alias
    SLICE_X53Y41         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.087 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][2]/Q
                         net (fo=16, routed)          0.798     0.711    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_42[2]
    SLICE_X53Y46         LUT6 (Prop_lut6_I4_O)        0.124     0.835 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_52/O
                         net (fo=5, routed)           0.187     1.022    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][0]
    SLICE_X53Y46         LUT6 (Prop_lut6_I5_O)        0.124     1.146 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_53/O
                         net (fo=2, routed)           0.451     1.597    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___75_n_0
    SLICE_X53Y46         LUT5 (Prop_lut5_I0_O)        0.118     1.715 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76/O
                         net (fo=5, routed)           0.346     2.061    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76_n_0
    SLICE_X53Y47         LUT6 (Prop_lut6_I5_O)        0.326     2.387 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_54/O
                         net (fo=4, routed)           0.661     3.048    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][17]
    SLICE_X53Y47         LUT3 (Prop_lut3_I2_O)        0.124     3.172 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_8/O
                         net (fo=5, routed)           0.429     3.601    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][19]
    SLICE_X53Y47         LUT5 (Prop_lut5_I2_O)        0.124     3.725 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___79/O
                         net (fo=5, routed)           0.419     4.144    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][23]
    SLICE_X51Y47         LUT3 (Prop_lut3_I2_O)        0.119     4.263 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___81/O
                         net (fo=3, routed)           0.726     4.989    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_66__3
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.332     5.321 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_423/O
                         net (fo=1, routed)           0.000     5.321    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_688
    SLICE_X51Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.871 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44/CO[3]
                         net (fo=1, routed)           0.944     6.815    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44_n_0
    SLICE_X50Y50         LUT5 (Prop_lut5_I4_O)        0.124     6.939 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT5_85/O
                         net (fo=1, routed)           0.451     7.391    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_178
    SLICE_X48Y51         LUT6 (Prop_lut6_I5_O)        0.124     7.515 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_430/O
                         net (fo=1, routed)           0.302     7.817    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_181
    SLICE_X48Y52         LUT6 (Prop_lut6_I4_O)        0.124     7.941 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_431/O
                         net (fo=1, routed)           0.280     8.221    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_189
    SLICE_X48Y52         LUT6 (Prop_lut6_I3_O)        0.124     8.345 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_435/O
                         net (fo=39, routed)          0.682     9.026    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/pmpcfg_q_reg[2][access_type][r]_0_alias
    SLICE_X41Y51         LUT6 (Prop_lut6_I3_O)        0.124     9.150 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1_comp/O
                         net (fo=16, routed)          0.656     9.806    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X37Y50         LUT5 (Prop_lut5_I2_O)        0.124     9.930 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=18, routed)          0.568    10.498    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X34Y47         LUT6 (Prop_lut6_I4_O)        0.124    10.622 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___127_i_1/O
                         net (fo=1, routed)           0.161    10.783    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_377
    SLICE_X34Y47         LUT4 (Prop_lut4_I3_O)        0.124    10.907 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___127/O
                         net (fo=3, routed)           1.037    11.944    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2_6
    SLICE_X31Y47         LUT6 (Prop_lut6_I0_O)        0.124    12.068 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_6/O
                         net (fo=1, routed)           0.000    12.068    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_6_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.600 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.751    13.351    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X29Y48         LUT6 (Prop_lut6_I1_O)        0.124    13.475 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.742    14.217    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X29Y42         LUT6 (Prop_lut6_I0_O)        0.124    14.341 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.514    14.854    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X27Y42         LUT3 (Prop_lut3_I1_O)        0.118    14.972 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.707    15.680    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/ptw_pptr_q_reg[2][0]
    SLICE_X27Y42         LUT6 (Prop_lut6_I4_O)        0.326    16.006 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6_9/O
                         net (fo=1, routed)           0.574    16.580    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_11
    SLICE_X27Y41         LUT5 (Prop_lut5_I0_O)        0.124    16.704 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/i___112_i_3/O
                         net (fo=7, routed)           0.448    17.152    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/wbuffer_q_reg[1][hit_oh][0]_1
    SLICE_X27Y41         LUT3 (Prop_lut3_I2_O)        0.124    17.276 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_97/O
                         net (fo=4, routed)           0.615    17.890    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_97_n_0
    SLICE_X26Y41         LUT5 (Prop_lut5_I3_O)        0.124    18.014 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_75/O
                         net (fo=4, routed)           0.922    18.937    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/WEBWE[5]
    RAMB36_X2Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/WEBWE[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.133    16.988    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    17.079 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.133    17.212    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    17.303 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          0.147    17.450    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.541 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16162, routed)       1.533    19.074    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X2Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.499    19.573    
                         clock uncertainty           -0.079    19.493    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[5])
                                                     -0.532    18.961    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.961    
                         arrival time                         -18.937    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/WEBWE[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.480ns  (logic 5.109ns (26.227%)  route 14.371ns (73.773%))
  Logic Levels:           26  (CARRY4=2 LUT3=4 LUT4=1 LUT5=6 LUT6=13)
  Clock Path Skew:        0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.926ns = ( 19.074 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.499ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          1.655    -0.543    i_ariane/i_cva6/csr_regfile_i/clk_out1_repN_alias
    SLICE_X53Y41         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.087 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][2]/Q
                         net (fo=16, routed)          0.798     0.711    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_42[2]
    SLICE_X53Y46         LUT6 (Prop_lut6_I4_O)        0.124     0.835 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_52/O
                         net (fo=5, routed)           0.187     1.022    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][0]
    SLICE_X53Y46         LUT6 (Prop_lut6_I5_O)        0.124     1.146 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_53/O
                         net (fo=2, routed)           0.451     1.597    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___75_n_0
    SLICE_X53Y46         LUT5 (Prop_lut5_I0_O)        0.118     1.715 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76/O
                         net (fo=5, routed)           0.346     2.061    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76_n_0
    SLICE_X53Y47         LUT6 (Prop_lut6_I5_O)        0.326     2.387 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_54/O
                         net (fo=4, routed)           0.661     3.048    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][17]
    SLICE_X53Y47         LUT3 (Prop_lut3_I2_O)        0.124     3.172 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_8/O
                         net (fo=5, routed)           0.429     3.601    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][19]
    SLICE_X53Y47         LUT5 (Prop_lut5_I2_O)        0.124     3.725 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___79/O
                         net (fo=5, routed)           0.419     4.144    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][23]
    SLICE_X51Y47         LUT3 (Prop_lut3_I2_O)        0.119     4.263 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___81/O
                         net (fo=3, routed)           0.726     4.989    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_66__3
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.332     5.321 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_423/O
                         net (fo=1, routed)           0.000     5.321    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_688
    SLICE_X51Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.871 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44/CO[3]
                         net (fo=1, routed)           0.944     6.815    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44_n_0
    SLICE_X50Y50         LUT5 (Prop_lut5_I4_O)        0.124     6.939 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT5_85/O
                         net (fo=1, routed)           0.451     7.391    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_178
    SLICE_X48Y51         LUT6 (Prop_lut6_I5_O)        0.124     7.515 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_430/O
                         net (fo=1, routed)           0.302     7.817    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_181
    SLICE_X48Y52         LUT6 (Prop_lut6_I4_O)        0.124     7.941 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_431/O
                         net (fo=1, routed)           0.280     8.221    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_189
    SLICE_X48Y52         LUT6 (Prop_lut6_I3_O)        0.124     8.345 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_435/O
                         net (fo=39, routed)          0.682     9.026    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/pmpcfg_q_reg[2][access_type][r]_0_alias
    SLICE_X41Y51         LUT6 (Prop_lut6_I3_O)        0.124     9.150 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1_comp/O
                         net (fo=16, routed)          0.656     9.806    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X37Y50         LUT5 (Prop_lut5_I2_O)        0.124     9.930 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=18, routed)          0.568    10.498    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X34Y47         LUT6 (Prop_lut6_I4_O)        0.124    10.622 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___127_i_1/O
                         net (fo=1, routed)           0.161    10.783    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_377
    SLICE_X34Y47         LUT4 (Prop_lut4_I3_O)        0.124    10.907 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___127/O
                         net (fo=3, routed)           1.037    11.944    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2_6
    SLICE_X31Y47         LUT6 (Prop_lut6_I0_O)        0.124    12.068 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_6/O
                         net (fo=1, routed)           0.000    12.068    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_6_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.600 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.751    13.351    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X29Y48         LUT6 (Prop_lut6_I1_O)        0.124    13.475 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.742    14.217    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X29Y42         LUT6 (Prop_lut6_I0_O)        0.124    14.341 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.514    14.854    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X27Y42         LUT3 (Prop_lut3_I1_O)        0.118    14.972 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.707    15.680    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/ptw_pptr_q_reg[2][0]
    SLICE_X27Y42         LUT6 (Prop_lut6_I4_O)        0.326    16.006 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6_9/O
                         net (fo=1, routed)           0.574    16.580    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_11
    SLICE_X27Y41         LUT5 (Prop_lut5_I0_O)        0.124    16.704 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/i___112_i_3/O
                         net (fo=7, routed)           0.448    17.152    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/wbuffer_q_reg[1][hit_oh][0]_1
    SLICE_X27Y41         LUT3 (Prop_lut3_I2_O)        0.124    17.276 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_97/O
                         net (fo=4, routed)           0.615    17.890    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_97_n_0
    SLICE_X26Y41         LUT5 (Prop_lut5_I3_O)        0.124    18.014 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_75/O
                         net (fo=4, routed)           0.922    18.937    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/WEBWE[5]
    RAMB36_X2Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/WEBWE[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.133    16.988    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    17.079 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.133    17.212    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    17.303 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          0.147    17.450    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.541 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16162, routed)       1.533    19.074    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X2Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.499    19.573    
                         clock uncertainty           -0.079    19.493    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[5])
                                                     -0.532    18.961    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.961    
                         arrival time                         -18.937    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/WEBWE[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.480ns  (logic 5.109ns (26.227%)  route 14.371ns (73.773%))
  Logic Levels:           26  (CARRY4=2 LUT3=4 LUT4=1 LUT5=6 LUT6=13)
  Clock Path Skew:        0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.926ns = ( 19.074 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.499ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          1.655    -0.543    i_ariane/i_cva6/csr_regfile_i/clk_out1_repN_alias
    SLICE_X53Y41         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.087 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][2]/Q
                         net (fo=16, routed)          0.798     0.711    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_42[2]
    SLICE_X53Y46         LUT6 (Prop_lut6_I4_O)        0.124     0.835 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_52/O
                         net (fo=5, routed)           0.187     1.022    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][0]
    SLICE_X53Y46         LUT6 (Prop_lut6_I5_O)        0.124     1.146 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_53/O
                         net (fo=2, routed)           0.451     1.597    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___75_n_0
    SLICE_X53Y46         LUT5 (Prop_lut5_I0_O)        0.118     1.715 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76/O
                         net (fo=5, routed)           0.346     2.061    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76_n_0
    SLICE_X53Y47         LUT6 (Prop_lut6_I5_O)        0.326     2.387 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_54/O
                         net (fo=4, routed)           0.661     3.048    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][17]
    SLICE_X53Y47         LUT3 (Prop_lut3_I2_O)        0.124     3.172 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_8/O
                         net (fo=5, routed)           0.429     3.601    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][19]
    SLICE_X53Y47         LUT5 (Prop_lut5_I2_O)        0.124     3.725 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___79/O
                         net (fo=5, routed)           0.419     4.144    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][23]
    SLICE_X51Y47         LUT3 (Prop_lut3_I2_O)        0.119     4.263 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___81/O
                         net (fo=3, routed)           0.726     4.989    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_66__3
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.332     5.321 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_423/O
                         net (fo=1, routed)           0.000     5.321    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_688
    SLICE_X51Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.871 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44/CO[3]
                         net (fo=1, routed)           0.944     6.815    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44_n_0
    SLICE_X50Y50         LUT5 (Prop_lut5_I4_O)        0.124     6.939 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT5_85/O
                         net (fo=1, routed)           0.451     7.391    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_178
    SLICE_X48Y51         LUT6 (Prop_lut6_I5_O)        0.124     7.515 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_430/O
                         net (fo=1, routed)           0.302     7.817    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_181
    SLICE_X48Y52         LUT6 (Prop_lut6_I4_O)        0.124     7.941 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_431/O
                         net (fo=1, routed)           0.280     8.221    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_189
    SLICE_X48Y52         LUT6 (Prop_lut6_I3_O)        0.124     8.345 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_435/O
                         net (fo=39, routed)          0.682     9.026    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/pmpcfg_q_reg[2][access_type][r]_0_alias
    SLICE_X41Y51         LUT6 (Prop_lut6_I3_O)        0.124     9.150 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1_comp/O
                         net (fo=16, routed)          0.656     9.806    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X37Y50         LUT5 (Prop_lut5_I2_O)        0.124     9.930 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=18, routed)          0.568    10.498    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X34Y47         LUT6 (Prop_lut6_I4_O)        0.124    10.622 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___127_i_1/O
                         net (fo=1, routed)           0.161    10.783    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_377
    SLICE_X34Y47         LUT4 (Prop_lut4_I3_O)        0.124    10.907 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___127/O
                         net (fo=3, routed)           1.037    11.944    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2_6
    SLICE_X31Y47         LUT6 (Prop_lut6_I0_O)        0.124    12.068 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_6/O
                         net (fo=1, routed)           0.000    12.068    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_6_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.600 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.751    13.351    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X29Y48         LUT6 (Prop_lut6_I1_O)        0.124    13.475 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.742    14.217    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X29Y42         LUT6 (Prop_lut6_I0_O)        0.124    14.341 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.514    14.854    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X27Y42         LUT3 (Prop_lut3_I1_O)        0.118    14.972 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.707    15.680    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/ptw_pptr_q_reg[2][0]
    SLICE_X27Y42         LUT6 (Prop_lut6_I4_O)        0.326    16.006 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6_9/O
                         net (fo=1, routed)           0.574    16.580    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_11
    SLICE_X27Y41         LUT5 (Prop_lut5_I0_O)        0.124    16.704 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/i___112_i_3/O
                         net (fo=7, routed)           0.448    17.152    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/wbuffer_q_reg[1][hit_oh][0]_1
    SLICE_X27Y41         LUT3 (Prop_lut3_I2_O)        0.124    17.276 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_97/O
                         net (fo=4, routed)           0.615    17.890    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_97_n_0
    SLICE_X26Y41         LUT5 (Prop_lut5_I3_O)        0.124    18.014 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_75/O
                         net (fo=4, routed)           0.922    18.937    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/WEBWE[5]
    RAMB36_X2Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/WEBWE[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.133    16.988    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    17.079 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.133    17.212    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    17.303 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          0.147    17.450    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.541 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16162, routed)       1.533    19.074    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X2Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.499    19.573    
                         clock uncertainty           -0.079    19.493    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[5])
                                                     -0.532    18.961    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.961    
                         arrival time                         -18.937    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/WEBWE[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.480ns  (logic 5.109ns (26.227%)  route 14.371ns (73.773%))
  Logic Levels:           26  (CARRY4=2 LUT3=4 LUT4=1 LUT5=6 LUT6=13)
  Clock Path Skew:        0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.926ns = ( 19.074 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.499ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          1.655    -0.543    i_ariane/i_cva6/csr_regfile_i/clk_out1_repN_alias
    SLICE_X53Y41         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.087 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][2]/Q
                         net (fo=16, routed)          0.798     0.711    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_42[2]
    SLICE_X53Y46         LUT6 (Prop_lut6_I4_O)        0.124     0.835 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_52/O
                         net (fo=5, routed)           0.187     1.022    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][0]
    SLICE_X53Y46         LUT6 (Prop_lut6_I5_O)        0.124     1.146 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_53/O
                         net (fo=2, routed)           0.451     1.597    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___75_n_0
    SLICE_X53Y46         LUT5 (Prop_lut5_I0_O)        0.118     1.715 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76/O
                         net (fo=5, routed)           0.346     2.061    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76_n_0
    SLICE_X53Y47         LUT6 (Prop_lut6_I5_O)        0.326     2.387 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_54/O
                         net (fo=4, routed)           0.661     3.048    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][17]
    SLICE_X53Y47         LUT3 (Prop_lut3_I2_O)        0.124     3.172 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_8/O
                         net (fo=5, routed)           0.429     3.601    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][19]
    SLICE_X53Y47         LUT5 (Prop_lut5_I2_O)        0.124     3.725 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___79/O
                         net (fo=5, routed)           0.419     4.144    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][23]
    SLICE_X51Y47         LUT3 (Prop_lut3_I2_O)        0.119     4.263 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___81/O
                         net (fo=3, routed)           0.726     4.989    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_66__3
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.332     5.321 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_423/O
                         net (fo=1, routed)           0.000     5.321    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_688
    SLICE_X51Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.871 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44/CO[3]
                         net (fo=1, routed)           0.944     6.815    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44_n_0
    SLICE_X50Y50         LUT5 (Prop_lut5_I4_O)        0.124     6.939 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT5_85/O
                         net (fo=1, routed)           0.451     7.391    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_178
    SLICE_X48Y51         LUT6 (Prop_lut6_I5_O)        0.124     7.515 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_430/O
                         net (fo=1, routed)           0.302     7.817    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_181
    SLICE_X48Y52         LUT6 (Prop_lut6_I4_O)        0.124     7.941 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_431/O
                         net (fo=1, routed)           0.280     8.221    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_189
    SLICE_X48Y52         LUT6 (Prop_lut6_I3_O)        0.124     8.345 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_435/O
                         net (fo=39, routed)          0.682     9.026    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/pmpcfg_q_reg[2][access_type][r]_0_alias
    SLICE_X41Y51         LUT6 (Prop_lut6_I3_O)        0.124     9.150 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1_comp/O
                         net (fo=16, routed)          0.656     9.806    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X37Y50         LUT5 (Prop_lut5_I2_O)        0.124     9.930 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=18, routed)          0.568    10.498    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X34Y47         LUT6 (Prop_lut6_I4_O)        0.124    10.622 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___127_i_1/O
                         net (fo=1, routed)           0.161    10.783    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_377
    SLICE_X34Y47         LUT4 (Prop_lut4_I3_O)        0.124    10.907 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___127/O
                         net (fo=3, routed)           1.037    11.944    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2_6
    SLICE_X31Y47         LUT6 (Prop_lut6_I0_O)        0.124    12.068 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_6/O
                         net (fo=1, routed)           0.000    12.068    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_6_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.600 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.751    13.351    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X29Y48         LUT6 (Prop_lut6_I1_O)        0.124    13.475 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.742    14.217    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X29Y42         LUT6 (Prop_lut6_I0_O)        0.124    14.341 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.514    14.854    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X27Y42         LUT3 (Prop_lut3_I1_O)        0.118    14.972 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.707    15.680    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/ptw_pptr_q_reg[2][0]
    SLICE_X27Y42         LUT6 (Prop_lut6_I4_O)        0.326    16.006 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6_9/O
                         net (fo=1, routed)           0.574    16.580    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_11
    SLICE_X27Y41         LUT5 (Prop_lut5_I0_O)        0.124    16.704 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/i___112_i_3/O
                         net (fo=7, routed)           0.448    17.152    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/wbuffer_q_reg[1][hit_oh][0]_1
    SLICE_X27Y41         LUT3 (Prop_lut3_I2_O)        0.124    17.276 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_97/O
                         net (fo=4, routed)           0.615    17.890    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_97_n_0
    SLICE_X26Y41         LUT5 (Prop_lut5_I3_O)        0.124    18.014 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_75/O
                         net (fo=4, routed)           0.922    18.937    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/WEBWE[5]
    RAMB36_X2Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/WEBWE[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.133    16.988    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    17.079 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.133    17.212    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    17.303 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          0.147    17.450    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.541 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16162, routed)       1.533    19.074    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X2Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.499    19.573    
                         clock uncertainty           -0.079    19.493    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[5])
                                                     -0.532    18.961    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.961    
                         arrival time                         -18.937    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/WEBWE[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.480ns  (logic 5.109ns (26.227%)  route 14.371ns (73.773%))
  Logic Levels:           26  (CARRY4=2 LUT3=4 LUT4=1 LUT5=6 LUT6=13)
  Clock Path Skew:        0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.926ns = ( 19.074 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.499ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          1.655    -0.543    i_ariane/i_cva6/csr_regfile_i/clk_out1_repN_alias
    SLICE_X53Y41         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.087 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][2]/Q
                         net (fo=16, routed)          0.798     0.711    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_42[2]
    SLICE_X53Y46         LUT6 (Prop_lut6_I4_O)        0.124     0.835 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_52/O
                         net (fo=5, routed)           0.187     1.022    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][0]
    SLICE_X53Y46         LUT6 (Prop_lut6_I5_O)        0.124     1.146 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_53/O
                         net (fo=2, routed)           0.451     1.597    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___75_n_0
    SLICE_X53Y46         LUT5 (Prop_lut5_I0_O)        0.118     1.715 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76/O
                         net (fo=5, routed)           0.346     2.061    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76_n_0
    SLICE_X53Y47         LUT6 (Prop_lut6_I5_O)        0.326     2.387 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_54/O
                         net (fo=4, routed)           0.661     3.048    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][17]
    SLICE_X53Y47         LUT3 (Prop_lut3_I2_O)        0.124     3.172 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_8/O
                         net (fo=5, routed)           0.429     3.601    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][19]
    SLICE_X53Y47         LUT5 (Prop_lut5_I2_O)        0.124     3.725 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___79/O
                         net (fo=5, routed)           0.419     4.144    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][23]
    SLICE_X51Y47         LUT3 (Prop_lut3_I2_O)        0.119     4.263 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___81/O
                         net (fo=3, routed)           0.726     4.989    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_66__3
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.332     5.321 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_423/O
                         net (fo=1, routed)           0.000     5.321    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_688
    SLICE_X51Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.871 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44/CO[3]
                         net (fo=1, routed)           0.944     6.815    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44_n_0
    SLICE_X50Y50         LUT5 (Prop_lut5_I4_O)        0.124     6.939 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT5_85/O
                         net (fo=1, routed)           0.451     7.391    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_178
    SLICE_X48Y51         LUT6 (Prop_lut6_I5_O)        0.124     7.515 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_430/O
                         net (fo=1, routed)           0.302     7.817    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_181
    SLICE_X48Y52         LUT6 (Prop_lut6_I4_O)        0.124     7.941 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_431/O
                         net (fo=1, routed)           0.280     8.221    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_189
    SLICE_X48Y52         LUT6 (Prop_lut6_I3_O)        0.124     8.345 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_435/O
                         net (fo=39, routed)          0.682     9.026    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/pmpcfg_q_reg[2][access_type][r]_0_alias
    SLICE_X41Y51         LUT6 (Prop_lut6_I3_O)        0.124     9.150 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1_comp/O
                         net (fo=16, routed)          0.656     9.806    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X37Y50         LUT5 (Prop_lut5_I2_O)        0.124     9.930 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=18, routed)          0.568    10.498    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X34Y47         LUT6 (Prop_lut6_I4_O)        0.124    10.622 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___127_i_1/O
                         net (fo=1, routed)           0.161    10.783    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_377
    SLICE_X34Y47         LUT4 (Prop_lut4_I3_O)        0.124    10.907 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___127/O
                         net (fo=3, routed)           1.037    11.944    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2_6
    SLICE_X31Y47         LUT6 (Prop_lut6_I0_O)        0.124    12.068 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_6/O
                         net (fo=1, routed)           0.000    12.068    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_6_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.600 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.751    13.351    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X29Y48         LUT6 (Prop_lut6_I1_O)        0.124    13.475 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.742    14.217    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X29Y42         LUT6 (Prop_lut6_I0_O)        0.124    14.341 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.514    14.854    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X27Y42         LUT3 (Prop_lut3_I1_O)        0.118    14.972 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.707    15.680    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/ptw_pptr_q_reg[2][0]
    SLICE_X27Y42         LUT6 (Prop_lut6_I4_O)        0.326    16.006 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6_9/O
                         net (fo=1, routed)           0.574    16.580    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_11
    SLICE_X27Y41         LUT5 (Prop_lut5_I0_O)        0.124    16.704 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/i___112_i_3/O
                         net (fo=7, routed)           0.448    17.152    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/wbuffer_q_reg[1][hit_oh][0]_1
    SLICE_X27Y41         LUT3 (Prop_lut3_I2_O)        0.124    17.276 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_97/O
                         net (fo=4, routed)           0.615    17.890    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_97_n_0
    SLICE_X26Y41         LUT5 (Prop_lut5_I3_O)        0.124    18.014 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_75/O
                         net (fo=4, routed)           0.922    18.937    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/WEBWE[5]
    RAMB36_X2Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/WEBWE[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.133    16.988    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    17.079 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.133    17.212    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    17.303 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          0.147    17.450    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.541 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16162, routed)       1.533    19.074    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X2Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.499    19.573    
                         clock uncertainty           -0.079    19.493    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[5])
                                                     -0.532    18.961    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.961    
                         arrival time                         -18.937    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/WEBWE[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.480ns  (logic 5.109ns (26.227%)  route 14.371ns (73.773%))
  Logic Levels:           26  (CARRY4=2 LUT3=4 LUT4=1 LUT5=6 LUT6=13)
  Clock Path Skew:        0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.926ns = ( 19.074 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.499ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          1.655    -0.543    i_ariane/i_cva6/csr_regfile_i/clk_out1_repN_alias
    SLICE_X53Y41         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.087 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][2]/Q
                         net (fo=16, routed)          0.798     0.711    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_42[2]
    SLICE_X53Y46         LUT6 (Prop_lut6_I4_O)        0.124     0.835 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_52/O
                         net (fo=5, routed)           0.187     1.022    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][0]
    SLICE_X53Y46         LUT6 (Prop_lut6_I5_O)        0.124     1.146 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_53/O
                         net (fo=2, routed)           0.451     1.597    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___75_n_0
    SLICE_X53Y46         LUT5 (Prop_lut5_I0_O)        0.118     1.715 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76/O
                         net (fo=5, routed)           0.346     2.061    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76_n_0
    SLICE_X53Y47         LUT6 (Prop_lut6_I5_O)        0.326     2.387 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_54/O
                         net (fo=4, routed)           0.661     3.048    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][17]
    SLICE_X53Y47         LUT3 (Prop_lut3_I2_O)        0.124     3.172 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_8/O
                         net (fo=5, routed)           0.429     3.601    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][19]
    SLICE_X53Y47         LUT5 (Prop_lut5_I2_O)        0.124     3.725 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___79/O
                         net (fo=5, routed)           0.419     4.144    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][23]
    SLICE_X51Y47         LUT3 (Prop_lut3_I2_O)        0.119     4.263 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___81/O
                         net (fo=3, routed)           0.726     4.989    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_66__3
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.332     5.321 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_423/O
                         net (fo=1, routed)           0.000     5.321    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_688
    SLICE_X51Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.871 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44/CO[3]
                         net (fo=1, routed)           0.944     6.815    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44_n_0
    SLICE_X50Y50         LUT5 (Prop_lut5_I4_O)        0.124     6.939 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT5_85/O
                         net (fo=1, routed)           0.451     7.391    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_178
    SLICE_X48Y51         LUT6 (Prop_lut6_I5_O)        0.124     7.515 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_430/O
                         net (fo=1, routed)           0.302     7.817    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_181
    SLICE_X48Y52         LUT6 (Prop_lut6_I4_O)        0.124     7.941 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_431/O
                         net (fo=1, routed)           0.280     8.221    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_189
    SLICE_X48Y52         LUT6 (Prop_lut6_I3_O)        0.124     8.345 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_435/O
                         net (fo=39, routed)          0.682     9.026    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/pmpcfg_q_reg[2][access_type][r]_0_alias
    SLICE_X41Y51         LUT6 (Prop_lut6_I3_O)        0.124     9.150 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1_comp/O
                         net (fo=16, routed)          0.656     9.806    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X37Y50         LUT5 (Prop_lut5_I2_O)        0.124     9.930 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=18, routed)          0.568    10.498    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X34Y47         LUT6 (Prop_lut6_I4_O)        0.124    10.622 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___127_i_1/O
                         net (fo=1, routed)           0.161    10.783    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_377
    SLICE_X34Y47         LUT4 (Prop_lut4_I3_O)        0.124    10.907 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___127/O
                         net (fo=3, routed)           1.037    11.944    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2_6
    SLICE_X31Y47         LUT6 (Prop_lut6_I0_O)        0.124    12.068 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_6/O
                         net (fo=1, routed)           0.000    12.068    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_6_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.600 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.751    13.351    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X29Y48         LUT6 (Prop_lut6_I1_O)        0.124    13.475 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.742    14.217    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X29Y42         LUT6 (Prop_lut6_I0_O)        0.124    14.341 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.514    14.854    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X27Y42         LUT3 (Prop_lut3_I1_O)        0.118    14.972 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.707    15.680    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/ptw_pptr_q_reg[2][0]
    SLICE_X27Y42         LUT6 (Prop_lut6_I4_O)        0.326    16.006 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6_9/O
                         net (fo=1, routed)           0.574    16.580    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_11
    SLICE_X27Y41         LUT5 (Prop_lut5_I0_O)        0.124    16.704 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/i___112_i_3/O
                         net (fo=7, routed)           0.448    17.152    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/wbuffer_q_reg[1][hit_oh][0]_1
    SLICE_X27Y41         LUT3 (Prop_lut3_I2_O)        0.124    17.276 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_97/O
                         net (fo=4, routed)           0.615    17.890    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_97_n_0
    SLICE_X26Y41         LUT5 (Prop_lut5_I3_O)        0.124    18.014 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_75/O
                         net (fo=4, routed)           0.922    18.937    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/WEBWE[5]
    RAMB36_X2Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/WEBWE[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.133    16.988    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    17.079 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.133    17.212    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    17.303 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          0.147    17.450    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.541 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16162, routed)       1.533    19.074    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X2Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.499    19.573    
                         clock uncertainty           -0.079    19.493    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[5])
                                                     -0.532    18.961    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.961    
                         arrival time                         -18.937    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/WEBWE[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.480ns  (logic 5.109ns (26.227%)  route 14.371ns (73.773%))
  Logic Levels:           26  (CARRY4=2 LUT3=4 LUT4=1 LUT5=6 LUT6=13)
  Clock Path Skew:        0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.926ns = ( 19.074 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.499ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          1.655    -0.543    i_ariane/i_cva6/csr_regfile_i/clk_out1_repN_alias
    SLICE_X53Y41         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.087 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][2]/Q
                         net (fo=16, routed)          0.798     0.711    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_42[2]
    SLICE_X53Y46         LUT6 (Prop_lut6_I4_O)        0.124     0.835 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_52/O
                         net (fo=5, routed)           0.187     1.022    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][0]
    SLICE_X53Y46         LUT6 (Prop_lut6_I5_O)        0.124     1.146 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_53/O
                         net (fo=2, routed)           0.451     1.597    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___75_n_0
    SLICE_X53Y46         LUT5 (Prop_lut5_I0_O)        0.118     1.715 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76/O
                         net (fo=5, routed)           0.346     2.061    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76_n_0
    SLICE_X53Y47         LUT6 (Prop_lut6_I5_O)        0.326     2.387 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_54/O
                         net (fo=4, routed)           0.661     3.048    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][17]
    SLICE_X53Y47         LUT3 (Prop_lut3_I2_O)        0.124     3.172 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_8/O
                         net (fo=5, routed)           0.429     3.601    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][19]
    SLICE_X53Y47         LUT5 (Prop_lut5_I2_O)        0.124     3.725 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___79/O
                         net (fo=5, routed)           0.419     4.144    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][23]
    SLICE_X51Y47         LUT3 (Prop_lut3_I2_O)        0.119     4.263 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___81/O
                         net (fo=3, routed)           0.726     4.989    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_66__3
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.332     5.321 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_423/O
                         net (fo=1, routed)           0.000     5.321    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_688
    SLICE_X51Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.871 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44/CO[3]
                         net (fo=1, routed)           0.944     6.815    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44_n_0
    SLICE_X50Y50         LUT5 (Prop_lut5_I4_O)        0.124     6.939 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT5_85/O
                         net (fo=1, routed)           0.451     7.391    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_178
    SLICE_X48Y51         LUT6 (Prop_lut6_I5_O)        0.124     7.515 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_430/O
                         net (fo=1, routed)           0.302     7.817    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_181
    SLICE_X48Y52         LUT6 (Prop_lut6_I4_O)        0.124     7.941 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_431/O
                         net (fo=1, routed)           0.280     8.221    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_189
    SLICE_X48Y52         LUT6 (Prop_lut6_I3_O)        0.124     8.345 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_435/O
                         net (fo=39, routed)          0.682     9.026    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/pmpcfg_q_reg[2][access_type][r]_0_alias
    SLICE_X41Y51         LUT6 (Prop_lut6_I3_O)        0.124     9.150 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1_comp/O
                         net (fo=16, routed)          0.656     9.806    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X37Y50         LUT5 (Prop_lut5_I2_O)        0.124     9.930 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=18, routed)          0.568    10.498    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X34Y47         LUT6 (Prop_lut6_I4_O)        0.124    10.622 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___127_i_1/O
                         net (fo=1, routed)           0.161    10.783    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_377
    SLICE_X34Y47         LUT4 (Prop_lut4_I3_O)        0.124    10.907 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___127/O
                         net (fo=3, routed)           1.037    11.944    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2_6
    SLICE_X31Y47         LUT6 (Prop_lut6_I0_O)        0.124    12.068 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_6/O
                         net (fo=1, routed)           0.000    12.068    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_6_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.600 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.751    13.351    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X29Y48         LUT6 (Prop_lut6_I1_O)        0.124    13.475 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.742    14.217    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X29Y42         LUT6 (Prop_lut6_I0_O)        0.124    14.341 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.514    14.854    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X27Y42         LUT3 (Prop_lut3_I1_O)        0.118    14.972 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.707    15.680    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/ptw_pptr_q_reg[2][0]
    SLICE_X27Y42         LUT6 (Prop_lut6_I4_O)        0.326    16.006 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6_9/O
                         net (fo=1, routed)           0.574    16.580    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_11
    SLICE_X27Y41         LUT5 (Prop_lut5_I0_O)        0.124    16.704 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/i___112_i_3/O
                         net (fo=7, routed)           0.448    17.152    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/wbuffer_q_reg[1][hit_oh][0]_1
    SLICE_X27Y41         LUT3 (Prop_lut3_I2_O)        0.124    17.276 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_97/O
                         net (fo=4, routed)           0.615    17.890    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_97_n_0
    SLICE_X26Y41         LUT5 (Prop_lut5_I3_O)        0.124    18.014 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_75/O
                         net (fo=4, routed)           0.922    18.937    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/WEBWE[5]
    RAMB36_X2Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/WEBWE[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.133    16.988    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    17.079 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.133    17.212    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    17.303 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          0.147    17.450    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.541 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16162, routed)       1.533    19.074    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X2Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.499    19.573    
                         clock uncertainty           -0.079    19.493    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[5])
                                                     -0.532    18.961    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.961    
                         arrival time                         -18.937    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/WEBWE[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.480ns  (logic 5.109ns (26.227%)  route 14.371ns (73.773%))
  Logic Levels:           26  (CARRY4=2 LUT3=4 LUT4=1 LUT5=6 LUT6=13)
  Clock Path Skew:        0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.926ns = ( 19.074 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.499ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          1.655    -0.543    i_ariane/i_cva6/csr_regfile_i/clk_out1_repN_alias
    SLICE_X53Y41         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.087 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][2]/Q
                         net (fo=16, routed)          0.798     0.711    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_42[2]
    SLICE_X53Y46         LUT6 (Prop_lut6_I4_O)        0.124     0.835 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_52/O
                         net (fo=5, routed)           0.187     1.022    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][0]
    SLICE_X53Y46         LUT6 (Prop_lut6_I5_O)        0.124     1.146 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_53/O
                         net (fo=2, routed)           0.451     1.597    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___75_n_0
    SLICE_X53Y46         LUT5 (Prop_lut5_I0_O)        0.118     1.715 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76/O
                         net (fo=5, routed)           0.346     2.061    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76_n_0
    SLICE_X53Y47         LUT6 (Prop_lut6_I5_O)        0.326     2.387 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_54/O
                         net (fo=4, routed)           0.661     3.048    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][17]
    SLICE_X53Y47         LUT3 (Prop_lut3_I2_O)        0.124     3.172 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_8/O
                         net (fo=5, routed)           0.429     3.601    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][19]
    SLICE_X53Y47         LUT5 (Prop_lut5_I2_O)        0.124     3.725 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___79/O
                         net (fo=5, routed)           0.419     4.144    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][23]
    SLICE_X51Y47         LUT3 (Prop_lut3_I2_O)        0.119     4.263 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___81/O
                         net (fo=3, routed)           0.726     4.989    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_66__3
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.332     5.321 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_423/O
                         net (fo=1, routed)           0.000     5.321    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_688
    SLICE_X51Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.871 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44/CO[3]
                         net (fo=1, routed)           0.944     6.815    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44_n_0
    SLICE_X50Y50         LUT5 (Prop_lut5_I4_O)        0.124     6.939 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT5_85/O
                         net (fo=1, routed)           0.451     7.391    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_178
    SLICE_X48Y51         LUT6 (Prop_lut6_I5_O)        0.124     7.515 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_430/O
                         net (fo=1, routed)           0.302     7.817    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_181
    SLICE_X48Y52         LUT6 (Prop_lut6_I4_O)        0.124     7.941 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_431/O
                         net (fo=1, routed)           0.280     8.221    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_189
    SLICE_X48Y52         LUT6 (Prop_lut6_I3_O)        0.124     8.345 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_435/O
                         net (fo=39, routed)          0.682     9.026    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/pmpcfg_q_reg[2][access_type][r]_0_alias
    SLICE_X41Y51         LUT6 (Prop_lut6_I3_O)        0.124     9.150 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1_comp/O
                         net (fo=16, routed)          0.656     9.806    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X37Y50         LUT5 (Prop_lut5_I2_O)        0.124     9.930 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=18, routed)          0.568    10.498    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X34Y47         LUT6 (Prop_lut6_I4_O)        0.124    10.622 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___127_i_1/O
                         net (fo=1, routed)           0.161    10.783    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_377
    SLICE_X34Y47         LUT4 (Prop_lut4_I3_O)        0.124    10.907 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___127/O
                         net (fo=3, routed)           1.037    11.944    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2_6
    SLICE_X31Y47         LUT6 (Prop_lut6_I0_O)        0.124    12.068 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_6/O
                         net (fo=1, routed)           0.000    12.068    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_6_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.600 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.751    13.351    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X29Y48         LUT6 (Prop_lut6_I1_O)        0.124    13.475 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.742    14.217    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X29Y42         LUT6 (Prop_lut6_I0_O)        0.124    14.341 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.514    14.854    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X27Y42         LUT3 (Prop_lut3_I1_O)        0.118    14.972 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.707    15.680    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/ptw_pptr_q_reg[2][0]
    SLICE_X27Y42         LUT6 (Prop_lut6_I4_O)        0.326    16.006 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6_9/O
                         net (fo=1, routed)           0.574    16.580    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_11
    SLICE_X27Y41         LUT5 (Prop_lut5_I0_O)        0.124    16.704 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/i___112_i_3/O
                         net (fo=7, routed)           0.448    17.152    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/wbuffer_q_reg[1][hit_oh][0]_1
    SLICE_X27Y41         LUT3 (Prop_lut3_I2_O)        0.124    17.276 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_97/O
                         net (fo=4, routed)           0.615    17.890    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_97_n_0
    SLICE_X26Y41         LUT5 (Prop_lut5_I3_O)        0.124    18.014 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_75/O
                         net (fo=4, routed)           0.922    18.937    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/WEBWE[5]
    RAMB36_X2Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/WEBWE[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.133    16.988    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    17.079 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.133    17.212    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    17.303 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          0.147    17.450    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.541 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16162, routed)       1.533    19.074    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X2Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.499    19.573    
                         clock uncertainty           -0.079    19.493    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[5])
                                                     -0.532    18.961    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.961    
                         arrival time                         -18.937    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/WEBWE[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.480ns  (logic 5.109ns (26.227%)  route 14.371ns (73.773%))
  Logic Levels:           26  (CARRY4=2 LUT3=4 LUT4=1 LUT5=6 LUT6=13)
  Clock Path Skew:        0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.926ns = ( 19.074 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.499ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          1.655    -0.543    i_ariane/i_cva6/csr_regfile_i/clk_out1_repN_alias
    SLICE_X53Y41         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.087 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][2]/Q
                         net (fo=16, routed)          0.798     0.711    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_42[2]
    SLICE_X53Y46         LUT6 (Prop_lut6_I4_O)        0.124     0.835 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_52/O
                         net (fo=5, routed)           0.187     1.022    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][0]
    SLICE_X53Y46         LUT6 (Prop_lut6_I5_O)        0.124     1.146 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_53/O
                         net (fo=2, routed)           0.451     1.597    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___75_n_0
    SLICE_X53Y46         LUT5 (Prop_lut5_I0_O)        0.118     1.715 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76/O
                         net (fo=5, routed)           0.346     2.061    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76_n_0
    SLICE_X53Y47         LUT6 (Prop_lut6_I5_O)        0.326     2.387 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_54/O
                         net (fo=4, routed)           0.661     3.048    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][17]
    SLICE_X53Y47         LUT3 (Prop_lut3_I2_O)        0.124     3.172 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_8/O
                         net (fo=5, routed)           0.429     3.601    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][19]
    SLICE_X53Y47         LUT5 (Prop_lut5_I2_O)        0.124     3.725 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___79/O
                         net (fo=5, routed)           0.419     4.144    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][23]
    SLICE_X51Y47         LUT3 (Prop_lut3_I2_O)        0.119     4.263 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___81/O
                         net (fo=3, routed)           0.726     4.989    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_66__3
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.332     5.321 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_423/O
                         net (fo=1, routed)           0.000     5.321    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_688
    SLICE_X51Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.871 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44/CO[3]
                         net (fo=1, routed)           0.944     6.815    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44_n_0
    SLICE_X50Y50         LUT5 (Prop_lut5_I4_O)        0.124     6.939 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT5_85/O
                         net (fo=1, routed)           0.451     7.391    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_178
    SLICE_X48Y51         LUT6 (Prop_lut6_I5_O)        0.124     7.515 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_430/O
                         net (fo=1, routed)           0.302     7.817    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_181
    SLICE_X48Y52         LUT6 (Prop_lut6_I4_O)        0.124     7.941 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_431/O
                         net (fo=1, routed)           0.280     8.221    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_189
    SLICE_X48Y52         LUT6 (Prop_lut6_I3_O)        0.124     8.345 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_435/O
                         net (fo=39, routed)          0.682     9.026    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/pmpcfg_q_reg[2][access_type][r]_0_alias
    SLICE_X41Y51         LUT6 (Prop_lut6_I3_O)        0.124     9.150 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1_comp/O
                         net (fo=16, routed)          0.656     9.806    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X37Y50         LUT5 (Prop_lut5_I2_O)        0.124     9.930 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=18, routed)          0.568    10.498    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X34Y47         LUT6 (Prop_lut6_I4_O)        0.124    10.622 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___127_i_1/O
                         net (fo=1, routed)           0.161    10.783    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_377
    SLICE_X34Y47         LUT4 (Prop_lut4_I3_O)        0.124    10.907 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___127/O
                         net (fo=3, routed)           1.037    11.944    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2_6
    SLICE_X31Y47         LUT6 (Prop_lut6_I0_O)        0.124    12.068 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_6/O
                         net (fo=1, routed)           0.000    12.068    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_6_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.600 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.751    13.351    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X29Y48         LUT6 (Prop_lut6_I1_O)        0.124    13.475 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.742    14.217    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X29Y42         LUT6 (Prop_lut6_I0_O)        0.124    14.341 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.514    14.854    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X27Y42         LUT3 (Prop_lut3_I1_O)        0.118    14.972 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.707    15.680    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/ptw_pptr_q_reg[2][0]
    SLICE_X27Y42         LUT6 (Prop_lut6_I4_O)        0.326    16.006 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6_9/O
                         net (fo=1, routed)           0.574    16.580    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_11
    SLICE_X27Y41         LUT5 (Prop_lut5_I0_O)        0.124    16.704 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/i___112_i_3/O
                         net (fo=7, routed)           0.448    17.152    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/wbuffer_q_reg[1][hit_oh][0]_1
    SLICE_X27Y41         LUT3 (Prop_lut3_I2_O)        0.124    17.276 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_97/O
                         net (fo=4, routed)           0.615    17.890    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_97_n_0
    SLICE_X26Y41         LUT5 (Prop_lut5_I3_O)        0.124    18.014 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_75/O
                         net (fo=4, routed)           0.922    18.937    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/WEBWE[5]
    RAMB36_X2Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/WEBWE[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.133    16.988    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    17.079 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.133    17.212    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    17.303 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          0.147    17.450    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.541 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16162, routed)       1.533    19.074    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X2Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.499    19.573    
                         clock uncertainty           -0.079    19.493    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[5])
                                                     -0.532    18.961    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.961    
                         arrival time                         -18.937    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/WEBWE[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.480ns  (logic 5.109ns (26.227%)  route 14.371ns (73.773%))
  Logic Levels:           26  (CARRY4=2 LUT3=4 LUT4=1 LUT5=6 LUT6=13)
  Clock Path Skew:        0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.926ns = ( 19.074 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.499ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          1.655    -0.543    i_ariane/i_cva6/csr_regfile_i/clk_out1_repN_alias
    SLICE_X53Y41         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.087 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][2]/Q
                         net (fo=16, routed)          0.798     0.711    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_42[2]
    SLICE_X53Y46         LUT6 (Prop_lut6_I4_O)        0.124     0.835 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_52/O
                         net (fo=5, routed)           0.187     1.022    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][0]
    SLICE_X53Y46         LUT6 (Prop_lut6_I5_O)        0.124     1.146 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_53/O
                         net (fo=2, routed)           0.451     1.597    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___75_n_0
    SLICE_X53Y46         LUT5 (Prop_lut5_I0_O)        0.118     1.715 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76/O
                         net (fo=5, routed)           0.346     2.061    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76_n_0
    SLICE_X53Y47         LUT6 (Prop_lut6_I5_O)        0.326     2.387 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_54/O
                         net (fo=4, routed)           0.661     3.048    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][17]
    SLICE_X53Y47         LUT3 (Prop_lut3_I2_O)        0.124     3.172 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_8/O
                         net (fo=5, routed)           0.429     3.601    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][19]
    SLICE_X53Y47         LUT5 (Prop_lut5_I2_O)        0.124     3.725 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___79/O
                         net (fo=5, routed)           0.419     4.144    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][23]
    SLICE_X51Y47         LUT3 (Prop_lut3_I2_O)        0.119     4.263 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___81/O
                         net (fo=3, routed)           0.726     4.989    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_66__3
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.332     5.321 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_423/O
                         net (fo=1, routed)           0.000     5.321    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_688
    SLICE_X51Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.871 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44/CO[3]
                         net (fo=1, routed)           0.944     6.815    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44_n_0
    SLICE_X50Y50         LUT5 (Prop_lut5_I4_O)        0.124     6.939 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT5_85/O
                         net (fo=1, routed)           0.451     7.391    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_178
    SLICE_X48Y51         LUT6 (Prop_lut6_I5_O)        0.124     7.515 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_430/O
                         net (fo=1, routed)           0.302     7.817    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_181
    SLICE_X48Y52         LUT6 (Prop_lut6_I4_O)        0.124     7.941 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_431/O
                         net (fo=1, routed)           0.280     8.221    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_189
    SLICE_X48Y52         LUT6 (Prop_lut6_I3_O)        0.124     8.345 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_435/O
                         net (fo=39, routed)          0.682     9.026    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/pmpcfg_q_reg[2][access_type][r]_0_alias
    SLICE_X41Y51         LUT6 (Prop_lut6_I3_O)        0.124     9.150 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1_comp/O
                         net (fo=16, routed)          0.656     9.806    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X37Y50         LUT5 (Prop_lut5_I2_O)        0.124     9.930 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=18, routed)          0.568    10.498    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X34Y47         LUT6 (Prop_lut6_I4_O)        0.124    10.622 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___127_i_1/O
                         net (fo=1, routed)           0.161    10.783    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_377
    SLICE_X34Y47         LUT4 (Prop_lut4_I3_O)        0.124    10.907 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___127/O
                         net (fo=3, routed)           1.037    11.944    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2_6
    SLICE_X31Y47         LUT6 (Prop_lut6_I0_O)        0.124    12.068 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_6/O
                         net (fo=1, routed)           0.000    12.068    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_6_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.600 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.751    13.351    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X29Y48         LUT6 (Prop_lut6_I1_O)        0.124    13.475 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.742    14.217    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X29Y42         LUT6 (Prop_lut6_I0_O)        0.124    14.341 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.514    14.854    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X27Y42         LUT3 (Prop_lut3_I1_O)        0.118    14.972 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.707    15.680    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/ptw_pptr_q_reg[2][0]
    SLICE_X27Y42         LUT6 (Prop_lut6_I4_O)        0.326    16.006 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6_9/O
                         net (fo=1, routed)           0.574    16.580    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_11
    SLICE_X27Y41         LUT5 (Prop_lut5_I0_O)        0.124    16.704 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/i___112_i_3/O
                         net (fo=7, routed)           0.448    17.152    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/wbuffer_q_reg[1][hit_oh][0]_1
    SLICE_X27Y41         LUT3 (Prop_lut3_I2_O)        0.124    17.276 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_97/O
                         net (fo=4, routed)           0.615    17.890    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_97_n_0
    SLICE_X26Y41         LUT5 (Prop_lut5_I3_O)        0.124    18.014 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_75/O
                         net (fo=4, routed)           0.922    18.937    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/WEBWE[5]
    RAMB36_X2Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/WEBWE[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.133    16.988    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    17.079 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.133    17.212    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    17.303 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          0.147    17.450    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.541 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16162, routed)       1.533    19.074    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X2Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.499    19.573    
                         clock uncertainty           -0.079    19.493    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[5])
                                                     -0.532    18.961    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.961    
                         arrival time                         -18.937    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/WEBWE[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.480ns  (logic 5.109ns (26.227%)  route 14.371ns (73.773%))
  Logic Levels:           26  (CARRY4=2 LUT3=4 LUT4=1 LUT5=6 LUT6=13)
  Clock Path Skew:        0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.926ns = ( 19.074 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.499ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          1.655    -0.543    i_ariane/i_cva6/csr_regfile_i/clk_out1_repN_alias
    SLICE_X53Y41         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.087 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][2]/Q
                         net (fo=16, routed)          0.798     0.711    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_42[2]
    SLICE_X53Y46         LUT6 (Prop_lut6_I4_O)        0.124     0.835 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_52/O
                         net (fo=5, routed)           0.187     1.022    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][0]
    SLICE_X53Y46         LUT6 (Prop_lut6_I5_O)        0.124     1.146 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_53/O
                         net (fo=2, routed)           0.451     1.597    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___75_n_0
    SLICE_X53Y46         LUT5 (Prop_lut5_I0_O)        0.118     1.715 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76/O
                         net (fo=5, routed)           0.346     2.061    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76_n_0
    SLICE_X53Y47         LUT6 (Prop_lut6_I5_O)        0.326     2.387 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_54/O
                         net (fo=4, routed)           0.661     3.048    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][17]
    SLICE_X53Y47         LUT3 (Prop_lut3_I2_O)        0.124     3.172 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_8/O
                         net (fo=5, routed)           0.429     3.601    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][19]
    SLICE_X53Y47         LUT5 (Prop_lut5_I2_O)        0.124     3.725 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___79/O
                         net (fo=5, routed)           0.419     4.144    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][23]
    SLICE_X51Y47         LUT3 (Prop_lut3_I2_O)        0.119     4.263 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___81/O
                         net (fo=3, routed)           0.726     4.989    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_66__3
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.332     5.321 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_423/O
                         net (fo=1, routed)           0.000     5.321    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_688
    SLICE_X51Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.871 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44/CO[3]
                         net (fo=1, routed)           0.944     6.815    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44_n_0
    SLICE_X50Y50         LUT5 (Prop_lut5_I4_O)        0.124     6.939 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT5_85/O
                         net (fo=1, routed)           0.451     7.391    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_178
    SLICE_X48Y51         LUT6 (Prop_lut6_I5_O)        0.124     7.515 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_430/O
                         net (fo=1, routed)           0.302     7.817    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_181
    SLICE_X48Y52         LUT6 (Prop_lut6_I4_O)        0.124     7.941 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_431/O
                         net (fo=1, routed)           0.280     8.221    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_189
    SLICE_X48Y52         LUT6 (Prop_lut6_I3_O)        0.124     8.345 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_435/O
                         net (fo=39, routed)          0.682     9.026    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/pmpcfg_q_reg[2][access_type][r]_0_alias
    SLICE_X41Y51         LUT6 (Prop_lut6_I3_O)        0.124     9.150 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1_comp/O
                         net (fo=16, routed)          0.656     9.806    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X37Y50         LUT5 (Prop_lut5_I2_O)        0.124     9.930 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=18, routed)          0.568    10.498    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X34Y47         LUT6 (Prop_lut6_I4_O)        0.124    10.622 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___127_i_1/O
                         net (fo=1, routed)           0.161    10.783    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_377
    SLICE_X34Y47         LUT4 (Prop_lut4_I3_O)        0.124    10.907 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___127/O
                         net (fo=3, routed)           1.037    11.944    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2_6
    SLICE_X31Y47         LUT6 (Prop_lut6_I0_O)        0.124    12.068 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_6/O
                         net (fo=1, routed)           0.000    12.068    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_6_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.600 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.751    13.351    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X29Y48         LUT6 (Prop_lut6_I1_O)        0.124    13.475 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.742    14.217    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X29Y42         LUT6 (Prop_lut6_I0_O)        0.124    14.341 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.514    14.854    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X27Y42         LUT3 (Prop_lut3_I1_O)        0.118    14.972 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.707    15.680    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/ptw_pptr_q_reg[2][0]
    SLICE_X27Y42         LUT6 (Prop_lut6_I4_O)        0.326    16.006 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6_9/O
                         net (fo=1, routed)           0.574    16.580    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_11
    SLICE_X27Y41         LUT5 (Prop_lut5_I0_O)        0.124    16.704 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/i___112_i_3/O
                         net (fo=7, routed)           0.448    17.152    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/wbuffer_q_reg[1][hit_oh][0]_1
    SLICE_X27Y41         LUT3 (Prop_lut3_I2_O)        0.124    17.276 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_97/O
                         net (fo=4, routed)           0.615    17.890    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_97_n_0
    SLICE_X26Y41         LUT5 (Prop_lut5_I3_O)        0.124    18.014 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_75/O
                         net (fo=4, routed)           0.922    18.937    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/WEBWE[5]
    RAMB36_X2Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/WEBWE[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.133    16.988    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    17.079 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.133    17.212    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    17.303 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          0.147    17.450    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.541 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16162, routed)       1.533    19.074    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X2Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.499    19.573    
                         clock uncertainty           -0.079    19.493    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[5])
                                                     -0.532    18.961    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.961    
                         arrival time                         -18.937    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/WEBWE[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.480ns  (logic 5.109ns (26.227%)  route 14.371ns (73.773%))
  Logic Levels:           26  (CARRY4=2 LUT3=4 LUT4=1 LUT5=6 LUT6=13)
  Clock Path Skew:        0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.926ns = ( 19.074 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.499ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          1.655    -0.543    i_ariane/i_cva6/csr_regfile_i/clk_out1_repN_alias
    SLICE_X53Y41         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.087 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][2]/Q
                         net (fo=16, routed)          0.798     0.711    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_42[2]
    SLICE_X53Y46         LUT6 (Prop_lut6_I4_O)        0.124     0.835 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_52/O
                         net (fo=5, routed)           0.187     1.022    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][0]
    SLICE_X53Y46         LUT6 (Prop_lut6_I5_O)        0.124     1.146 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_53/O
                         net (fo=2, routed)           0.451     1.597    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___75_n_0
    SLICE_X53Y46         LUT5 (Prop_lut5_I0_O)        0.118     1.715 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76/O
                         net (fo=5, routed)           0.346     2.061    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76_n_0
    SLICE_X53Y47         LUT6 (Prop_lut6_I5_O)        0.326     2.387 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_54/O
                         net (fo=4, routed)           0.661     3.048    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][17]
    SLICE_X53Y47         LUT3 (Prop_lut3_I2_O)        0.124     3.172 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_8/O
                         net (fo=5, routed)           0.429     3.601    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][19]
    SLICE_X53Y47         LUT5 (Prop_lut5_I2_O)        0.124     3.725 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___79/O
                         net (fo=5, routed)           0.419     4.144    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][23]
    SLICE_X51Y47         LUT3 (Prop_lut3_I2_O)        0.119     4.263 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___81/O
                         net (fo=3, routed)           0.726     4.989    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_66__3
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.332     5.321 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_423/O
                         net (fo=1, routed)           0.000     5.321    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_688
    SLICE_X51Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.871 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44/CO[3]
                         net (fo=1, routed)           0.944     6.815    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44_n_0
    SLICE_X50Y50         LUT5 (Prop_lut5_I4_O)        0.124     6.939 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT5_85/O
                         net (fo=1, routed)           0.451     7.391    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_178
    SLICE_X48Y51         LUT6 (Prop_lut6_I5_O)        0.124     7.515 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_430/O
                         net (fo=1, routed)           0.302     7.817    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_181
    SLICE_X48Y52         LUT6 (Prop_lut6_I4_O)        0.124     7.941 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_431/O
                         net (fo=1, routed)           0.280     8.221    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_189
    SLICE_X48Y52         LUT6 (Prop_lut6_I3_O)        0.124     8.345 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_435/O
                         net (fo=39, routed)          0.682     9.026    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/pmpcfg_q_reg[2][access_type][r]_0_alias
    SLICE_X41Y51         LUT6 (Prop_lut6_I3_O)        0.124     9.150 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1_comp/O
                         net (fo=16, routed)          0.656     9.806    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X37Y50         LUT5 (Prop_lut5_I2_O)        0.124     9.930 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=18, routed)          0.568    10.498    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X34Y47         LUT6 (Prop_lut6_I4_O)        0.124    10.622 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___127_i_1/O
                         net (fo=1, routed)           0.161    10.783    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_377
    SLICE_X34Y47         LUT4 (Prop_lut4_I3_O)        0.124    10.907 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___127/O
                         net (fo=3, routed)           1.037    11.944    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2_6
    SLICE_X31Y47         LUT6 (Prop_lut6_I0_O)        0.124    12.068 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_6/O
                         net (fo=1, routed)           0.000    12.068    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_6_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.600 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.751    13.351    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X29Y48         LUT6 (Prop_lut6_I1_O)        0.124    13.475 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.742    14.217    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X29Y42         LUT6 (Prop_lut6_I0_O)        0.124    14.341 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.514    14.854    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X27Y42         LUT3 (Prop_lut3_I1_O)        0.118    14.972 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.707    15.680    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/ptw_pptr_q_reg[2][0]
    SLICE_X27Y42         LUT6 (Prop_lut6_I4_O)        0.326    16.006 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6_9/O
                         net (fo=1, routed)           0.574    16.580    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_11
    SLICE_X27Y41         LUT5 (Prop_lut5_I0_O)        0.124    16.704 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/i___112_i_3/O
                         net (fo=7, routed)           0.448    17.152    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/wbuffer_q_reg[1][hit_oh][0]_1
    SLICE_X27Y41         LUT3 (Prop_lut3_I2_O)        0.124    17.276 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_97/O
                         net (fo=4, routed)           0.615    17.890    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_97_n_0
    SLICE_X26Y41         LUT5 (Prop_lut5_I3_O)        0.124    18.014 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_75/O
                         net (fo=4, routed)           0.922    18.937    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/WEBWE[5]
    RAMB36_X2Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/WEBWE[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.133    16.988    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    17.079 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.133    17.212    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    17.303 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          0.147    17.450    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.541 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16162, routed)       1.533    19.074    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X2Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.499    19.573    
                         clock uncertainty           -0.079    19.493    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[5])
                                                     -0.532    18.961    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.961    
                         arrival time                         -18.937    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/WEBWE[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.480ns  (logic 5.109ns (26.227%)  route 14.371ns (73.773%))
  Logic Levels:           26  (CARRY4=2 LUT3=4 LUT4=1 LUT5=6 LUT6=13)
  Clock Path Skew:        0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.926ns = ( 19.074 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.499ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          1.655    -0.543    i_ariane/i_cva6/csr_regfile_i/clk_out1_repN_alias
    SLICE_X53Y41         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.087 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][2]/Q
                         net (fo=16, routed)          0.798     0.711    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_42[2]
    SLICE_X53Y46         LUT6 (Prop_lut6_I4_O)        0.124     0.835 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_52/O
                         net (fo=5, routed)           0.187     1.022    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][0]
    SLICE_X53Y46         LUT6 (Prop_lut6_I5_O)        0.124     1.146 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_53/O
                         net (fo=2, routed)           0.451     1.597    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___75_n_0
    SLICE_X53Y46         LUT5 (Prop_lut5_I0_O)        0.118     1.715 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76/O
                         net (fo=5, routed)           0.346     2.061    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76_n_0
    SLICE_X53Y47         LUT6 (Prop_lut6_I5_O)        0.326     2.387 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_54/O
                         net (fo=4, routed)           0.661     3.048    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][17]
    SLICE_X53Y47         LUT3 (Prop_lut3_I2_O)        0.124     3.172 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_8/O
                         net (fo=5, routed)           0.429     3.601    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][19]
    SLICE_X53Y47         LUT5 (Prop_lut5_I2_O)        0.124     3.725 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___79/O
                         net (fo=5, routed)           0.419     4.144    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][23]
    SLICE_X51Y47         LUT3 (Prop_lut3_I2_O)        0.119     4.263 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___81/O
                         net (fo=3, routed)           0.726     4.989    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_66__3
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.332     5.321 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_423/O
                         net (fo=1, routed)           0.000     5.321    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_688
    SLICE_X51Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.871 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44/CO[3]
                         net (fo=1, routed)           0.944     6.815    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44_n_0
    SLICE_X50Y50         LUT5 (Prop_lut5_I4_O)        0.124     6.939 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT5_85/O
                         net (fo=1, routed)           0.451     7.391    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_178
    SLICE_X48Y51         LUT6 (Prop_lut6_I5_O)        0.124     7.515 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_430/O
                         net (fo=1, routed)           0.302     7.817    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_181
    SLICE_X48Y52         LUT6 (Prop_lut6_I4_O)        0.124     7.941 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_431/O
                         net (fo=1, routed)           0.280     8.221    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_189
    SLICE_X48Y52         LUT6 (Prop_lut6_I3_O)        0.124     8.345 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_435/O
                         net (fo=39, routed)          0.682     9.026    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/pmpcfg_q_reg[2][access_type][r]_0_alias
    SLICE_X41Y51         LUT6 (Prop_lut6_I3_O)        0.124     9.150 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1_comp/O
                         net (fo=16, routed)          0.656     9.806    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X37Y50         LUT5 (Prop_lut5_I2_O)        0.124     9.930 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=18, routed)          0.568    10.498    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X34Y47         LUT6 (Prop_lut6_I4_O)        0.124    10.622 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___127_i_1/O
                         net (fo=1, routed)           0.161    10.783    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_377
    SLICE_X34Y47         LUT4 (Prop_lut4_I3_O)        0.124    10.907 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___127/O
                         net (fo=3, routed)           1.037    11.944    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2_6
    SLICE_X31Y47         LUT6 (Prop_lut6_I0_O)        0.124    12.068 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_6/O
                         net (fo=1, routed)           0.000    12.068    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_6_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.600 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.751    13.351    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X29Y48         LUT6 (Prop_lut6_I1_O)        0.124    13.475 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.742    14.217    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X29Y42         LUT6 (Prop_lut6_I0_O)        0.124    14.341 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.514    14.854    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X27Y42         LUT3 (Prop_lut3_I1_O)        0.118    14.972 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.707    15.680    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/ptw_pptr_q_reg[2][0]
    SLICE_X27Y42         LUT6 (Prop_lut6_I4_O)        0.326    16.006 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6_9/O
                         net (fo=1, routed)           0.574    16.580    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_11
    SLICE_X27Y41         LUT5 (Prop_lut5_I0_O)        0.124    16.704 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/i___112_i_3/O
                         net (fo=7, routed)           0.448    17.152    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/wbuffer_q_reg[1][hit_oh][0]_1
    SLICE_X27Y41         LUT3 (Prop_lut3_I2_O)        0.124    17.276 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_97/O
                         net (fo=4, routed)           0.615    17.890    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_97_n_0
    SLICE_X26Y41         LUT5 (Prop_lut5_I3_O)        0.124    18.014 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_75/O
                         net (fo=4, routed)           0.922    18.937    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/WEBWE[5]
    RAMB36_X2Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/WEBWE[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.133    16.988    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    17.079 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.133    17.212    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    17.303 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          0.147    17.450    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.541 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16162, routed)       1.533    19.074    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X2Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.499    19.573    
                         clock uncertainty           -0.079    19.493    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[5])
                                                     -0.532    18.961    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.961    
                         arrival time                         -18.937    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/WEBWE[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.480ns  (logic 5.109ns (26.227%)  route 14.371ns (73.773%))
  Logic Levels:           26  (CARRY4=2 LUT3=4 LUT4=1 LUT5=6 LUT6=13)
  Clock Path Skew:        0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.926ns = ( 19.074 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.499ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          1.655    -0.543    i_ariane/i_cva6/csr_regfile_i/clk_out1_repN_alias
    SLICE_X53Y41         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.087 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[7][2]/Q
                         net (fo=16, routed)          0.798     0.711    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_42[2]
    SLICE_X53Y46         LUT6 (Prop_lut6_I4_O)        0.124     0.835 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_52/O
                         net (fo=5, routed)           0.187     1.022    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][0]
    SLICE_X53Y46         LUT6 (Prop_lut6_I5_O)        0.124     1.146 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_53/O
                         net (fo=2, routed)           0.451     1.597    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___75_n_0
    SLICE_X53Y46         LUT5 (Prop_lut5_I0_O)        0.118     1.715 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76/O
                         net (fo=5, routed)           0.346     2.061    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___76_n_0
    SLICE_X53Y47         LUT6 (Prop_lut6_I5_O)        0.326     2.387 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_54/O
                         net (fo=4, routed)           0.661     3.048    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][17]
    SLICE_X53Y47         LUT3 (Prop_lut3_I2_O)        0.124     3.172 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_8/O
                         net (fo=5, routed)           0.429     3.601    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][19]
    SLICE_X53Y47         LUT5 (Prop_lut5_I2_O)        0.124     3.725 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___79/O
                         net (fo=5, routed)           0.419     4.144    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[7][23]
    SLICE_X51Y47         LUT3 (Prop_lut3_I2_O)        0.119     4.263 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___81/O
                         net (fo=3, routed)           0.726     4.989    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_66__3
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.332     5.321 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_423/O
                         net (fo=1, routed)           0.000     5.321    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_688
    SLICE_X51Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.871 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44/CO[3]
                         net (fo=1, routed)           0.944     6.815    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i___4_i_44_n_0
    SLICE_X50Y50         LUT5 (Prop_lut5_I4_O)        0.124     6.939 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT5_85/O
                         net (fo=1, routed)           0.451     7.391    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_178
    SLICE_X48Y51         LUT6 (Prop_lut6_I5_O)        0.124     7.515 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_430/O
                         net (fo=1, routed)           0.302     7.817    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_181
    SLICE_X48Y52         LUT6 (Prop_lut6_I4_O)        0.124     7.941 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_431/O
                         net (fo=1, routed)           0.280     8.221    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_189
    SLICE_X48Y52         LUT6 (Prop_lut6_I3_O)        0.124     8.345 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_435/O
                         net (fo=39, routed)          0.682     9.026    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/pmpcfg_q_reg[2][access_type][r]_0_alias
    SLICE_X41Y51         LUT6 (Prop_lut6_I3_O)        0.124     9.150 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1_comp/O
                         net (fo=16, routed)          0.656     9.806    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X37Y50         LUT5 (Prop_lut5_I2_O)        0.124     9.930 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=18, routed)          0.568    10.498    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X34Y47         LUT6 (Prop_lut6_I4_O)        0.124    10.622 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___127_i_1/O
                         net (fo=1, routed)           0.161    10.783    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_377
    SLICE_X34Y47         LUT4 (Prop_lut4_I3_O)        0.124    10.907 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___127/O
                         net (fo=3, routed)           1.037    11.944    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2_6
    SLICE_X31Y47         LUT6 (Prop_lut6_I0_O)        0.124    12.068 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_6/O
                         net (fo=1, routed)           0.000    12.068    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_6_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.600 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.751    13.351    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X29Y48         LUT6 (Prop_lut6_I1_O)        0.124    13.475 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.742    14.217    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_1
    SLICE_X29Y42         LUT6 (Prop_lut6_I0_O)        0.124    14.341 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6/O
                         net (fo=28, routed)          0.514    14.854    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_net_1
    SLICE_X27Y42         LUT3 (Prop_lut3_I1_O)        0.118    14.972 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___112_i_11/O
                         net (fo=2, routed)           0.707    15.680    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/ptw_pptr_q_reg[2][0]
    SLICE_X27Y42         LUT6 (Prop_lut6_I4_O)        0.326    16.006 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/wt_dcache_ctrl_LUT6_9/O
                         net (fo=1, routed)           0.574    16.580    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_11
    SLICE_X27Y41         LUT5 (Prop_lut5_I0_O)        0.124    16.704 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/i___112_i_3/O
                         net (fo=7, routed)           0.448    17.152    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/wbuffer_q_reg[1][hit_oh][0]_1
    SLICE_X27Y41         LUT3 (Prop_lut3_I2_O)        0.124    17.276 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_97/O
                         net (fo=4, routed)           0.615    17.890    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_97_n_0
    SLICE_X26Y41         LUT5 (Prop_lut5_I3_O)        0.124    18.014 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo/Mem_DP_reg_i_75/O
                         net (fo=4, routed)           0.922    18.937    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/WEBWE[5]
    RAMB36_X2Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/WEBWE[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=3, routed)           0.133    16.988    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    17.079 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=2, routed)           0.133    17.212    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    17.303 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=21, routed)          0.147    17.450    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.541 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16162, routed)       1.533    19.074    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X2Y7          RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
                         clock pessimism              0.499    19.573    
                         clock uncertainty           -0.079    19.493    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[5])
                                                     -0.532    18.961    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         18.961    
                         arrival time                         -18.937    
  -------------------------------------------------------------------
                         slack                                  0.024    




