#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* AIO_0 */
AIO_0__0__INTTYPE EQU CYREG_PICU4_INTTYPE7
AIO_0__0__MASK EQU 0x80
AIO_0__0__PC EQU CYREG_PRT4_PC7
AIO_0__0__PORT EQU 4
AIO_0__0__SHIFT EQU 7
AIO_0__AG EQU CYREG_PRT4_AG
AIO_0__AMUX EQU CYREG_PRT4_AMUX
AIO_0__BIE EQU CYREG_PRT4_BIE
AIO_0__BIT_MASK EQU CYREG_PRT4_BIT_MASK
AIO_0__BYP EQU CYREG_PRT4_BYP
AIO_0__CTL EQU CYREG_PRT4_CTL
AIO_0__DM0 EQU CYREG_PRT4_DM0
AIO_0__DM1 EQU CYREG_PRT4_DM1
AIO_0__DM2 EQU CYREG_PRT4_DM2
AIO_0__DR EQU CYREG_PRT4_DR
AIO_0__INP_DIS EQU CYREG_PRT4_INP_DIS
AIO_0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
AIO_0__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
AIO_0__LCD_EN EQU CYREG_PRT4_LCD_EN
AIO_0__MASK EQU 0x80
AIO_0__PORT EQU 4
AIO_0__PRT EQU CYREG_PRT4_PRT
AIO_0__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
AIO_0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
AIO_0__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
AIO_0__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
AIO_0__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
AIO_0__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
AIO_0__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
AIO_0__PS EQU CYREG_PRT4_PS
AIO_0__SHIFT EQU 7
AIO_0__SLW EQU CYREG_PRT4_SLW

/* AIO_1 */
AIO_1__0__INTTYPE EQU CYREG_PICU4_INTTYPE6
AIO_1__0__MASK EQU 0x40
AIO_1__0__PC EQU CYREG_PRT4_PC6
AIO_1__0__PORT EQU 4
AIO_1__0__SHIFT EQU 6
AIO_1__AG EQU CYREG_PRT4_AG
AIO_1__AMUX EQU CYREG_PRT4_AMUX
AIO_1__BIE EQU CYREG_PRT4_BIE
AIO_1__BIT_MASK EQU CYREG_PRT4_BIT_MASK
AIO_1__BYP EQU CYREG_PRT4_BYP
AIO_1__CTL EQU CYREG_PRT4_CTL
AIO_1__DM0 EQU CYREG_PRT4_DM0
AIO_1__DM1 EQU CYREG_PRT4_DM1
AIO_1__DM2 EQU CYREG_PRT4_DM2
AIO_1__DR EQU CYREG_PRT4_DR
AIO_1__INP_DIS EQU CYREG_PRT4_INP_DIS
AIO_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
AIO_1__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
AIO_1__LCD_EN EQU CYREG_PRT4_LCD_EN
AIO_1__MASK EQU 0x40
AIO_1__PORT EQU 4
AIO_1__PRT EQU CYREG_PRT4_PRT
AIO_1__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
AIO_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
AIO_1__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
AIO_1__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
AIO_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
AIO_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
AIO_1__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
AIO_1__PS EQU CYREG_PRT4_PS
AIO_1__SHIFT EQU 6
AIO_1__SLW EQU CYREG_PRT4_SLW

/* AIO_2 */
AIO_2__0__INTTYPE EQU CYREG_PICU4_INTTYPE5
AIO_2__0__MASK EQU 0x20
AIO_2__0__PC EQU CYREG_PRT4_PC5
AIO_2__0__PORT EQU 4
AIO_2__0__SHIFT EQU 5
AIO_2__AG EQU CYREG_PRT4_AG
AIO_2__AMUX EQU CYREG_PRT4_AMUX
AIO_2__BIE EQU CYREG_PRT4_BIE
AIO_2__BIT_MASK EQU CYREG_PRT4_BIT_MASK
AIO_2__BYP EQU CYREG_PRT4_BYP
AIO_2__CTL EQU CYREG_PRT4_CTL
AIO_2__DM0 EQU CYREG_PRT4_DM0
AIO_2__DM1 EQU CYREG_PRT4_DM1
AIO_2__DM2 EQU CYREG_PRT4_DM2
AIO_2__DR EQU CYREG_PRT4_DR
AIO_2__INP_DIS EQU CYREG_PRT4_INP_DIS
AIO_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
AIO_2__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
AIO_2__LCD_EN EQU CYREG_PRT4_LCD_EN
AIO_2__MASK EQU 0x20
AIO_2__PORT EQU 4
AIO_2__PRT EQU CYREG_PRT4_PRT
AIO_2__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
AIO_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
AIO_2__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
AIO_2__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
AIO_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
AIO_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
AIO_2__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
AIO_2__PS EQU CYREG_PRT4_PS
AIO_2__SHIFT EQU 5
AIO_2__SLW EQU CYREG_PRT4_SLW

/* AIO_3 */
AIO_3__0__INTTYPE EQU CYREG_PICU4_INTTYPE4
AIO_3__0__MASK EQU 0x10
AIO_3__0__PC EQU CYREG_PRT4_PC4
AIO_3__0__PORT EQU 4
AIO_3__0__SHIFT EQU 4
AIO_3__AG EQU CYREG_PRT4_AG
AIO_3__AMUX EQU CYREG_PRT4_AMUX
AIO_3__BIE EQU CYREG_PRT4_BIE
AIO_3__BIT_MASK EQU CYREG_PRT4_BIT_MASK
AIO_3__BYP EQU CYREG_PRT4_BYP
AIO_3__CTL EQU CYREG_PRT4_CTL
AIO_3__DM0 EQU CYREG_PRT4_DM0
AIO_3__DM1 EQU CYREG_PRT4_DM1
AIO_3__DM2 EQU CYREG_PRT4_DM2
AIO_3__DR EQU CYREG_PRT4_DR
AIO_3__INP_DIS EQU CYREG_PRT4_INP_DIS
AIO_3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
AIO_3__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
AIO_3__LCD_EN EQU CYREG_PRT4_LCD_EN
AIO_3__MASK EQU 0x10
AIO_3__PORT EQU 4
AIO_3__PRT EQU CYREG_PRT4_PRT
AIO_3__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
AIO_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
AIO_3__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
AIO_3__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
AIO_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
AIO_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
AIO_3__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
AIO_3__PS EQU CYREG_PRT4_PS
AIO_3__SHIFT EQU 4
AIO_3__SLW EQU CYREG_PRT4_SLW

/* AIO_4 */
AIO_4__0__INTTYPE EQU CYREG_PICU4_INTTYPE3
AIO_4__0__MASK EQU 0x08
AIO_4__0__PC EQU CYREG_PRT4_PC3
AIO_4__0__PORT EQU 4
AIO_4__0__SHIFT EQU 3
AIO_4__AG EQU CYREG_PRT4_AG
AIO_4__AMUX EQU CYREG_PRT4_AMUX
AIO_4__BIE EQU CYREG_PRT4_BIE
AIO_4__BIT_MASK EQU CYREG_PRT4_BIT_MASK
AIO_4__BYP EQU CYREG_PRT4_BYP
AIO_4__CTL EQU CYREG_PRT4_CTL
AIO_4__DM0 EQU CYREG_PRT4_DM0
AIO_4__DM1 EQU CYREG_PRT4_DM1
AIO_4__DM2 EQU CYREG_PRT4_DM2
AIO_4__DR EQU CYREG_PRT4_DR
AIO_4__INP_DIS EQU CYREG_PRT4_INP_DIS
AIO_4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
AIO_4__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
AIO_4__LCD_EN EQU CYREG_PRT4_LCD_EN
AIO_4__MASK EQU 0x08
AIO_4__PORT EQU 4
AIO_4__PRT EQU CYREG_PRT4_PRT
AIO_4__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
AIO_4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
AIO_4__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
AIO_4__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
AIO_4__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
AIO_4__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
AIO_4__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
AIO_4__PS EQU CYREG_PRT4_PS
AIO_4__SHIFT EQU 3
AIO_4__SLW EQU CYREG_PRT4_SLW

/* AIO_5 */
AIO_5__0__INTTYPE EQU CYREG_PICU4_INTTYPE2
AIO_5__0__MASK EQU 0x04
AIO_5__0__PC EQU CYREG_PRT4_PC2
AIO_5__0__PORT EQU 4
AIO_5__0__SHIFT EQU 2
AIO_5__AG EQU CYREG_PRT4_AG
AIO_5__AMUX EQU CYREG_PRT4_AMUX
AIO_5__BIE EQU CYREG_PRT4_BIE
AIO_5__BIT_MASK EQU CYREG_PRT4_BIT_MASK
AIO_5__BYP EQU CYREG_PRT4_BYP
AIO_5__CTL EQU CYREG_PRT4_CTL
AIO_5__DM0 EQU CYREG_PRT4_DM0
AIO_5__DM1 EQU CYREG_PRT4_DM1
AIO_5__DM2 EQU CYREG_PRT4_DM2
AIO_5__DR EQU CYREG_PRT4_DR
AIO_5__INP_DIS EQU CYREG_PRT4_INP_DIS
AIO_5__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
AIO_5__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
AIO_5__LCD_EN EQU CYREG_PRT4_LCD_EN
AIO_5__MASK EQU 0x04
AIO_5__PORT EQU 4
AIO_5__PRT EQU CYREG_PRT4_PRT
AIO_5__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
AIO_5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
AIO_5__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
AIO_5__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
AIO_5__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
AIO_5__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
AIO_5__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
AIO_5__PS EQU CYREG_PRT4_PS
AIO_5__SHIFT EQU 2
AIO_5__SLW EQU CYREG_PRT4_SLW

/* AIO_6 */
AIO_6__0__INTTYPE EQU CYREG_PICU0_INTTYPE7
AIO_6__0__MASK EQU 0x80
AIO_6__0__PC EQU CYREG_PRT0_PC7
AIO_6__0__PORT EQU 0
AIO_6__0__SHIFT EQU 7
AIO_6__AG EQU CYREG_PRT0_AG
AIO_6__AMUX EQU CYREG_PRT0_AMUX
AIO_6__BIE EQU CYREG_PRT0_BIE
AIO_6__BIT_MASK EQU CYREG_PRT0_BIT_MASK
AIO_6__BYP EQU CYREG_PRT0_BYP
AIO_6__CTL EQU CYREG_PRT0_CTL
AIO_6__DM0 EQU CYREG_PRT0_DM0
AIO_6__DM1 EQU CYREG_PRT0_DM1
AIO_6__DM2 EQU CYREG_PRT0_DM2
AIO_6__DR EQU CYREG_PRT0_DR
AIO_6__INP_DIS EQU CYREG_PRT0_INP_DIS
AIO_6__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
AIO_6__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
AIO_6__LCD_EN EQU CYREG_PRT0_LCD_EN
AIO_6__MASK EQU 0x80
AIO_6__PORT EQU 0
AIO_6__PRT EQU CYREG_PRT0_PRT
AIO_6__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
AIO_6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
AIO_6__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
AIO_6__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
AIO_6__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
AIO_6__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
AIO_6__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
AIO_6__PS EQU CYREG_PRT0_PS
AIO_6__SHIFT EQU 7
AIO_6__SLW EQU CYREG_PRT0_SLW

/* AIO_7 */
AIO_7__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
AIO_7__0__MASK EQU 0x40
AIO_7__0__PC EQU CYREG_PRT0_PC6
AIO_7__0__PORT EQU 0
AIO_7__0__SHIFT EQU 6
AIO_7__AG EQU CYREG_PRT0_AG
AIO_7__AMUX EQU CYREG_PRT0_AMUX
AIO_7__BIE EQU CYREG_PRT0_BIE
AIO_7__BIT_MASK EQU CYREG_PRT0_BIT_MASK
AIO_7__BYP EQU CYREG_PRT0_BYP
AIO_7__CTL EQU CYREG_PRT0_CTL
AIO_7__DM0 EQU CYREG_PRT0_DM0
AIO_7__DM1 EQU CYREG_PRT0_DM1
AIO_7__DM2 EQU CYREG_PRT0_DM2
AIO_7__DR EQU CYREG_PRT0_DR
AIO_7__INP_DIS EQU CYREG_PRT0_INP_DIS
AIO_7__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
AIO_7__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
AIO_7__LCD_EN EQU CYREG_PRT0_LCD_EN
AIO_7__MASK EQU 0x40
AIO_7__PORT EQU 0
AIO_7__PRT EQU CYREG_PRT0_PRT
AIO_7__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
AIO_7__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
AIO_7__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
AIO_7__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
AIO_7__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
AIO_7__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
AIO_7__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
AIO_7__PS EQU CYREG_PRT0_PS
AIO_7__SHIFT EQU 6
AIO_7__SLW EQU CYREG_PRT0_SLW

/* AIO_8 */
AIO_8__0__INTTYPE EQU CYREG_PICU0_INTTYPE5
AIO_8__0__MASK EQU 0x20
AIO_8__0__PC EQU CYREG_PRT0_PC5
AIO_8__0__PORT EQU 0
AIO_8__0__SHIFT EQU 5
AIO_8__AG EQU CYREG_PRT0_AG
AIO_8__AMUX EQU CYREG_PRT0_AMUX
AIO_8__BIE EQU CYREG_PRT0_BIE
AIO_8__BIT_MASK EQU CYREG_PRT0_BIT_MASK
AIO_8__BYP EQU CYREG_PRT0_BYP
AIO_8__CTL EQU CYREG_PRT0_CTL
AIO_8__DM0 EQU CYREG_PRT0_DM0
AIO_8__DM1 EQU CYREG_PRT0_DM1
AIO_8__DM2 EQU CYREG_PRT0_DM2
AIO_8__DR EQU CYREG_PRT0_DR
AIO_8__INP_DIS EQU CYREG_PRT0_INP_DIS
AIO_8__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
AIO_8__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
AIO_8__LCD_EN EQU CYREG_PRT0_LCD_EN
AIO_8__MASK EQU 0x20
AIO_8__PORT EQU 0
AIO_8__PRT EQU CYREG_PRT0_PRT
AIO_8__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
AIO_8__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
AIO_8__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
AIO_8__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
AIO_8__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
AIO_8__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
AIO_8__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
AIO_8__PS EQU CYREG_PRT0_PS
AIO_8__SHIFT EQU 5
AIO_8__SLW EQU CYREG_PRT0_SLW

/* AIO_9 */
AIO_9__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
AIO_9__0__MASK EQU 0x10
AIO_9__0__PC EQU CYREG_PRT0_PC4
AIO_9__0__PORT EQU 0
AIO_9__0__SHIFT EQU 4
AIO_9__AG EQU CYREG_PRT0_AG
AIO_9__AMUX EQU CYREG_PRT0_AMUX
AIO_9__BIE EQU CYREG_PRT0_BIE
AIO_9__BIT_MASK EQU CYREG_PRT0_BIT_MASK
AIO_9__BYP EQU CYREG_PRT0_BYP
AIO_9__CTL EQU CYREG_PRT0_CTL
AIO_9__DM0 EQU CYREG_PRT0_DM0
AIO_9__DM1 EQU CYREG_PRT0_DM1
AIO_9__DM2 EQU CYREG_PRT0_DM2
AIO_9__DR EQU CYREG_PRT0_DR
AIO_9__INP_DIS EQU CYREG_PRT0_INP_DIS
AIO_9__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
AIO_9__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
AIO_9__LCD_EN EQU CYREG_PRT0_LCD_EN
AIO_9__MASK EQU 0x10
AIO_9__PORT EQU 0
AIO_9__PRT EQU CYREG_PRT0_PRT
AIO_9__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
AIO_9__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
AIO_9__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
AIO_9__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
AIO_9__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
AIO_9__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
AIO_9__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
AIO_9__PS EQU CYREG_PRT0_PS
AIO_9__SHIFT EQU 4
AIO_9__SLW EQU CYREG_PRT0_SLW

/* DIO_0 */
DIO_0__0__INTTYPE EQU CYREG_PICU6_INTTYPE7
DIO_0__0__MASK EQU 0x80
DIO_0__0__PC EQU CYREG_PRT6_PC7
DIO_0__0__PORT EQU 6
DIO_0__0__SHIFT EQU 7
DIO_0__AG EQU CYREG_PRT6_AG
DIO_0__AMUX EQU CYREG_PRT6_AMUX
DIO_0__BIE EQU CYREG_PRT6_BIE
DIO_0__BIT_MASK EQU CYREG_PRT6_BIT_MASK
DIO_0__BYP EQU CYREG_PRT6_BYP
DIO_0__CTL EQU CYREG_PRT6_CTL
DIO_0__DM0 EQU CYREG_PRT6_DM0
DIO_0__DM1 EQU CYREG_PRT6_DM1
DIO_0__DM2 EQU CYREG_PRT6_DM2
DIO_0__DR EQU CYREG_PRT6_DR
DIO_0__INP_DIS EQU CYREG_PRT6_INP_DIS
DIO_0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
DIO_0__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
DIO_0__LCD_EN EQU CYREG_PRT6_LCD_EN
DIO_0__MASK EQU 0x80
DIO_0__PORT EQU 6
DIO_0__PRT EQU CYREG_PRT6_PRT
DIO_0__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
DIO_0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
DIO_0__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
DIO_0__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
DIO_0__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
DIO_0__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
DIO_0__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
DIO_0__PS EQU CYREG_PRT6_PS
DIO_0__SHIFT EQU 7
DIO_0__SLW EQU CYREG_PRT6_SLW

/* DIO_2 */
DIO_2__0__INTTYPE EQU CYREG_PICU6_INTTYPE5
DIO_2__0__MASK EQU 0x20
DIO_2__0__PC EQU CYREG_PRT6_PC5
DIO_2__0__PORT EQU 6
DIO_2__0__SHIFT EQU 5
DIO_2__AG EQU CYREG_PRT6_AG
DIO_2__AMUX EQU CYREG_PRT6_AMUX
DIO_2__BIE EQU CYREG_PRT6_BIE
DIO_2__BIT_MASK EQU CYREG_PRT6_BIT_MASK
DIO_2__BYP EQU CYREG_PRT6_BYP
DIO_2__CTL EQU CYREG_PRT6_CTL
DIO_2__DM0 EQU CYREG_PRT6_DM0
DIO_2__DM1 EQU CYREG_PRT6_DM1
DIO_2__DM2 EQU CYREG_PRT6_DM2
DIO_2__DR EQU CYREG_PRT6_DR
DIO_2__INP_DIS EQU CYREG_PRT6_INP_DIS
DIO_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
DIO_2__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
DIO_2__LCD_EN EQU CYREG_PRT6_LCD_EN
DIO_2__MASK EQU 0x20
DIO_2__PORT EQU 6
DIO_2__PRT EQU CYREG_PRT6_PRT
DIO_2__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
DIO_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
DIO_2__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
DIO_2__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
DIO_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
DIO_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
DIO_2__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
DIO_2__PS EQU CYREG_PRT6_PS
DIO_2__SHIFT EQU 5
DIO_2__SLW EQU CYREG_PRT6_SLW

/* DIO_4 */
DIO_4__0__INTTYPE EQU CYREG_PICU2_INTTYPE7
DIO_4__0__MASK EQU 0x80
DIO_4__0__PC EQU CYREG_PRT2_PC7
DIO_4__0__PORT EQU 2
DIO_4__0__SHIFT EQU 7
DIO_4__AG EQU CYREG_PRT2_AG
DIO_4__AMUX EQU CYREG_PRT2_AMUX
DIO_4__BIE EQU CYREG_PRT2_BIE
DIO_4__BIT_MASK EQU CYREG_PRT2_BIT_MASK
DIO_4__BYP EQU CYREG_PRT2_BYP
DIO_4__CTL EQU CYREG_PRT2_CTL
DIO_4__DM0 EQU CYREG_PRT2_DM0
DIO_4__DM1 EQU CYREG_PRT2_DM1
DIO_4__DM2 EQU CYREG_PRT2_DM2
DIO_4__DR EQU CYREG_PRT2_DR
DIO_4__INP_DIS EQU CYREG_PRT2_INP_DIS
DIO_4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
DIO_4__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
DIO_4__LCD_EN EQU CYREG_PRT2_LCD_EN
DIO_4__MASK EQU 0x80
DIO_4__PORT EQU 2
DIO_4__PRT EQU CYREG_PRT2_PRT
DIO_4__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
DIO_4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
DIO_4__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
DIO_4__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
DIO_4__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
DIO_4__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
DIO_4__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
DIO_4__PS EQU CYREG_PRT2_PS
DIO_4__SHIFT EQU 7
DIO_4__SLW EQU CYREG_PRT2_SLW

/* DIO_6 */
DIO_6__0__INTTYPE EQU CYREG_PICU2_INTTYPE5
DIO_6__0__MASK EQU 0x20
DIO_6__0__PC EQU CYREG_PRT2_PC5
DIO_6__0__PORT EQU 2
DIO_6__0__SHIFT EQU 5
DIO_6__AG EQU CYREG_PRT2_AG
DIO_6__AMUX EQU CYREG_PRT2_AMUX
DIO_6__BIE EQU CYREG_PRT2_BIE
DIO_6__BIT_MASK EQU CYREG_PRT2_BIT_MASK
DIO_6__BYP EQU CYREG_PRT2_BYP
DIO_6__CTL EQU CYREG_PRT2_CTL
DIO_6__DM0 EQU CYREG_PRT2_DM0
DIO_6__DM1 EQU CYREG_PRT2_DM1
DIO_6__DM2 EQU CYREG_PRT2_DM2
DIO_6__DR EQU CYREG_PRT2_DR
DIO_6__INP_DIS EQU CYREG_PRT2_INP_DIS
DIO_6__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
DIO_6__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
DIO_6__LCD_EN EQU CYREG_PRT2_LCD_EN
DIO_6__MASK EQU 0x20
DIO_6__PORT EQU 2
DIO_6__PRT EQU CYREG_PRT2_PRT
DIO_6__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
DIO_6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
DIO_6__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
DIO_6__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
DIO_6__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
DIO_6__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
DIO_6__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
DIO_6__PS EQU CYREG_PRT2_PS
DIO_6__SHIFT EQU 5
DIO_6__SLW EQU CYREG_PRT2_SLW

/* DIO_8 */
DIO_8__0__INTTYPE EQU CYREG_PICU2_INTTYPE3
DIO_8__0__MASK EQU 0x08
DIO_8__0__PC EQU CYREG_PRT2_PC3
DIO_8__0__PORT EQU 2
DIO_8__0__SHIFT EQU 3
DIO_8__AG EQU CYREG_PRT2_AG
DIO_8__AMUX EQU CYREG_PRT2_AMUX
DIO_8__BIE EQU CYREG_PRT2_BIE
DIO_8__BIT_MASK EQU CYREG_PRT2_BIT_MASK
DIO_8__BYP EQU CYREG_PRT2_BYP
DIO_8__CTL EQU CYREG_PRT2_CTL
DIO_8__DM0 EQU CYREG_PRT2_DM0
DIO_8__DM1 EQU CYREG_PRT2_DM1
DIO_8__DM2 EQU CYREG_PRT2_DM2
DIO_8__DR EQU CYREG_PRT2_DR
DIO_8__INP_DIS EQU CYREG_PRT2_INP_DIS
DIO_8__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
DIO_8__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
DIO_8__LCD_EN EQU CYREG_PRT2_LCD_EN
DIO_8__MASK EQU 0x08
DIO_8__PORT EQU 2
DIO_8__PRT EQU CYREG_PRT2_PRT
DIO_8__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
DIO_8__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
DIO_8__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
DIO_8__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
DIO_8__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
DIO_8__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
DIO_8__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
DIO_8__PS EQU CYREG_PRT2_PS
DIO_8__SHIFT EQU 3
DIO_8__SLW EQU CYREG_PRT2_SLW

/* DIO_9 */
DIO_9__0__INTTYPE EQU CYREG_PICU2_INTTYPE2
DIO_9__0__MASK EQU 0x04
DIO_9__0__PC EQU CYREG_PRT2_PC2
DIO_9__0__PORT EQU 2
DIO_9__0__SHIFT EQU 2
DIO_9__AG EQU CYREG_PRT2_AG
DIO_9__AMUX EQU CYREG_PRT2_AMUX
DIO_9__BIE EQU CYREG_PRT2_BIE
DIO_9__BIT_MASK EQU CYREG_PRT2_BIT_MASK
DIO_9__BYP EQU CYREG_PRT2_BYP
DIO_9__CTL EQU CYREG_PRT2_CTL
DIO_9__DM0 EQU CYREG_PRT2_DM0
DIO_9__DM1 EQU CYREG_PRT2_DM1
DIO_9__DM2 EQU CYREG_PRT2_DM2
DIO_9__DR EQU CYREG_PRT2_DR
DIO_9__INP_DIS EQU CYREG_PRT2_INP_DIS
DIO_9__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
DIO_9__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
DIO_9__LCD_EN EQU CYREG_PRT2_LCD_EN
DIO_9__MASK EQU 0x04
DIO_9__PORT EQU 2
DIO_9__PRT EQU CYREG_PRT2_PRT
DIO_9__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
DIO_9__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
DIO_9__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
DIO_9__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
DIO_9__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
DIO_9__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
DIO_9__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
DIO_9__PS EQU CYREG_PRT2_PS
DIO_9__SHIFT EQU 2
DIO_9__SLW EQU CYREG_PRT2_SLW

/* KEY_1 */
KEY_1__0__INTTYPE EQU CYREG_PICU6_INTTYPE0
KEY_1__0__MASK EQU 0x01
KEY_1__0__PC EQU CYREG_PRT6_PC0
KEY_1__0__PORT EQU 6
KEY_1__0__SHIFT EQU 0
KEY_1__AG EQU CYREG_PRT6_AG
KEY_1__AMUX EQU CYREG_PRT6_AMUX
KEY_1__BIE EQU CYREG_PRT6_BIE
KEY_1__BIT_MASK EQU CYREG_PRT6_BIT_MASK
KEY_1__BYP EQU CYREG_PRT6_BYP
KEY_1__CTL EQU CYREG_PRT6_CTL
KEY_1__DM0 EQU CYREG_PRT6_DM0
KEY_1__DM1 EQU CYREG_PRT6_DM1
KEY_1__DM2 EQU CYREG_PRT6_DM2
KEY_1__DR EQU CYREG_PRT6_DR
KEY_1__INP_DIS EQU CYREG_PRT6_INP_DIS
KEY_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
KEY_1__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
KEY_1__LCD_EN EQU CYREG_PRT6_LCD_EN
KEY_1__MASK EQU 0x01
KEY_1__PORT EQU 6
KEY_1__PRT EQU CYREG_PRT6_PRT
KEY_1__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
KEY_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
KEY_1__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
KEY_1__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
KEY_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
KEY_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
KEY_1__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
KEY_1__PS EQU CYREG_PRT6_PS
KEY_1__SHIFT EQU 0
KEY_1__SLW EQU CYREG_PRT6_SLW

/* KEY_2 */
KEY_2__0__INTTYPE EQU CYREG_PICU6_INTTYPE1
KEY_2__0__MASK EQU 0x02
KEY_2__0__PC EQU CYREG_PRT6_PC1
KEY_2__0__PORT EQU 6
KEY_2__0__SHIFT EQU 1
KEY_2__AG EQU CYREG_PRT6_AG
KEY_2__AMUX EQU CYREG_PRT6_AMUX
KEY_2__BIE EQU CYREG_PRT6_BIE
KEY_2__BIT_MASK EQU CYREG_PRT6_BIT_MASK
KEY_2__BYP EQU CYREG_PRT6_BYP
KEY_2__CTL EQU CYREG_PRT6_CTL
KEY_2__DM0 EQU CYREG_PRT6_DM0
KEY_2__DM1 EQU CYREG_PRT6_DM1
KEY_2__DM2 EQU CYREG_PRT6_DM2
KEY_2__DR EQU CYREG_PRT6_DR
KEY_2__INP_DIS EQU CYREG_PRT6_INP_DIS
KEY_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
KEY_2__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
KEY_2__LCD_EN EQU CYREG_PRT6_LCD_EN
KEY_2__MASK EQU 0x02
KEY_2__PORT EQU 6
KEY_2__PRT EQU CYREG_PRT6_PRT
KEY_2__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
KEY_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
KEY_2__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
KEY_2__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
KEY_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
KEY_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
KEY_2__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
KEY_2__PS EQU CYREG_PRT6_PS
KEY_2__SHIFT EQU 1
KEY_2__SLW EQU CYREG_PRT6_SLW

/* LED_B */
LED_B__0__INTTYPE EQU CYREG_PICU5_INTTYPE5
LED_B__0__MASK EQU 0x20
LED_B__0__PC EQU CYREG_PRT5_PC5
LED_B__0__PORT EQU 5
LED_B__0__SHIFT EQU 5
LED_B__AG EQU CYREG_PRT5_AG
LED_B__AMUX EQU CYREG_PRT5_AMUX
LED_B__BIE EQU CYREG_PRT5_BIE
LED_B__BIT_MASK EQU CYREG_PRT5_BIT_MASK
LED_B__BYP EQU CYREG_PRT5_BYP
LED_B__CTL EQU CYREG_PRT5_CTL
LED_B__DM0 EQU CYREG_PRT5_DM0
LED_B__DM1 EQU CYREG_PRT5_DM1
LED_B__DM2 EQU CYREG_PRT5_DM2
LED_B__DR EQU CYREG_PRT5_DR
LED_B__INP_DIS EQU CYREG_PRT5_INP_DIS
LED_B__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
LED_B__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
LED_B__LCD_EN EQU CYREG_PRT5_LCD_EN
LED_B__MASK EQU 0x20
LED_B__PORT EQU 5
LED_B__PRT EQU CYREG_PRT5_PRT
LED_B__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
LED_B__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
LED_B__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
LED_B__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
LED_B__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
LED_B__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
LED_B__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
LED_B__PS EQU CYREG_PRT5_PS
LED_B__SHIFT EQU 5
LED_B__SLW EQU CYREG_PRT5_SLW

/* LED_G */
LED_G__0__INTTYPE EQU CYREG_PICU5_INTTYPE7
LED_G__0__MASK EQU 0x80
LED_G__0__PC EQU CYREG_PRT5_PC7
LED_G__0__PORT EQU 5
LED_G__0__SHIFT EQU 7
LED_G__AG EQU CYREG_PRT5_AG
LED_G__AMUX EQU CYREG_PRT5_AMUX
LED_G__BIE EQU CYREG_PRT5_BIE
LED_G__BIT_MASK EQU CYREG_PRT5_BIT_MASK
LED_G__BYP EQU CYREG_PRT5_BYP
LED_G__CTL EQU CYREG_PRT5_CTL
LED_G__DM0 EQU CYREG_PRT5_DM0
LED_G__DM1 EQU CYREG_PRT5_DM1
LED_G__DM2 EQU CYREG_PRT5_DM2
LED_G__DR EQU CYREG_PRT5_DR
LED_G__INP_DIS EQU CYREG_PRT5_INP_DIS
LED_G__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
LED_G__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
LED_G__LCD_EN EQU CYREG_PRT5_LCD_EN
LED_G__MASK EQU 0x80
LED_G__PORT EQU 5
LED_G__PRT EQU CYREG_PRT5_PRT
LED_G__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
LED_G__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
LED_G__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
LED_G__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
LED_G__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
LED_G__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
LED_G__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
LED_G__PS EQU CYREG_PRT5_PS
LED_G__SHIFT EQU 7
LED_G__SLW EQU CYREG_PRT5_SLW

/* LED_R */
LED_R__0__INTTYPE EQU CYREG_PICU5_INTTYPE6
LED_R__0__MASK EQU 0x40
LED_R__0__PC EQU CYREG_PRT5_PC6
LED_R__0__PORT EQU 5
LED_R__0__SHIFT EQU 6
LED_R__AG EQU CYREG_PRT5_AG
LED_R__AMUX EQU CYREG_PRT5_AMUX
LED_R__BIE EQU CYREG_PRT5_BIE
LED_R__BIT_MASK EQU CYREG_PRT5_BIT_MASK
LED_R__BYP EQU CYREG_PRT5_BYP
LED_R__CTL EQU CYREG_PRT5_CTL
LED_R__DM0 EQU CYREG_PRT5_DM0
LED_R__DM1 EQU CYREG_PRT5_DM1
LED_R__DM2 EQU CYREG_PRT5_DM2
LED_R__DR EQU CYREG_PRT5_DR
LED_R__INP_DIS EQU CYREG_PRT5_INP_DIS
LED_R__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
LED_R__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
LED_R__LCD_EN EQU CYREG_PRT5_LCD_EN
LED_R__MASK EQU 0x40
LED_R__PORT EQU 5
LED_R__PRT EQU CYREG_PRT5_PRT
LED_R__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
LED_R__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
LED_R__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
LED_R__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
LED_R__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
LED_R__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
LED_R__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
LED_R__PS EQU CYREG_PRT5_PS
LED_R__SHIFT EQU 6
LED_R__SLW EQU CYREG_PRT5_SLW

/* LIO_0 */
LIO_0__0__INTTYPE EQU CYREG_PICU15_INTTYPE3
LIO_0__0__MASK EQU 0x08
LIO_0__0__PC EQU CYREG_IO_PC_PRT15_PC3
LIO_0__0__PORT EQU 15
LIO_0__0__SHIFT EQU 3
LIO_0__AG EQU CYREG_PRT15_AG
LIO_0__AMUX EQU CYREG_PRT15_AMUX
LIO_0__BIE EQU CYREG_PRT15_BIE
LIO_0__BIT_MASK EQU CYREG_PRT15_BIT_MASK
LIO_0__BYP EQU CYREG_PRT15_BYP
LIO_0__CTL EQU CYREG_PRT15_CTL
LIO_0__DM0 EQU CYREG_PRT15_DM0
LIO_0__DM1 EQU CYREG_PRT15_DM1
LIO_0__DM2 EQU CYREG_PRT15_DM2
LIO_0__DR EQU CYREG_PRT15_DR
LIO_0__INP_DIS EQU CYREG_PRT15_INP_DIS
LIO_0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
LIO_0__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
LIO_0__LCD_EN EQU CYREG_PRT15_LCD_EN
LIO_0__MASK EQU 0x08
LIO_0__PORT EQU 15
LIO_0__PRT EQU CYREG_PRT15_PRT
LIO_0__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
LIO_0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
LIO_0__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
LIO_0__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
LIO_0__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
LIO_0__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
LIO_0__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
LIO_0__PS EQU CYREG_PRT15_PS
LIO_0__SHIFT EQU 3
LIO_0__SLW EQU CYREG_PRT15_SLW

/* LIO_1 */
LIO_1__0__INTTYPE EQU CYREG_PICU15_INTTYPE2
LIO_1__0__MASK EQU 0x04
LIO_1__0__PC EQU CYREG_IO_PC_PRT15_PC2
LIO_1__0__PORT EQU 15
LIO_1__0__SHIFT EQU 2
LIO_1__AG EQU CYREG_PRT15_AG
LIO_1__AMUX EQU CYREG_PRT15_AMUX
LIO_1__BIE EQU CYREG_PRT15_BIE
LIO_1__BIT_MASK EQU CYREG_PRT15_BIT_MASK
LIO_1__BYP EQU CYREG_PRT15_BYP
LIO_1__CTL EQU CYREG_PRT15_CTL
LIO_1__DM0 EQU CYREG_PRT15_DM0
LIO_1__DM1 EQU CYREG_PRT15_DM1
LIO_1__DM2 EQU CYREG_PRT15_DM2
LIO_1__DR EQU CYREG_PRT15_DR
LIO_1__INP_DIS EQU CYREG_PRT15_INP_DIS
LIO_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
LIO_1__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
LIO_1__LCD_EN EQU CYREG_PRT15_LCD_EN
LIO_1__MASK EQU 0x04
LIO_1__PORT EQU 15
LIO_1__PRT EQU CYREG_PRT15_PRT
LIO_1__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
LIO_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
LIO_1__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
LIO_1__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
LIO_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
LIO_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
LIO_1__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
LIO_1__PS EQU CYREG_PRT15_PS
LIO_1__SHIFT EQU 2
LIO_1__SLW EQU CYREG_PRT15_SLW

/* LIO_2 */
LIO_2__0__INTTYPE EQU CYREG_PICU12_INTTYPE1
LIO_2__0__MASK EQU 0x02
LIO_2__0__PC EQU CYREG_PRT12_PC1
LIO_2__0__PORT EQU 12
LIO_2__0__SHIFT EQU 1
LIO_2__AG EQU CYREG_PRT12_AG
LIO_2__BIE EQU CYREG_PRT12_BIE
LIO_2__BIT_MASK EQU CYREG_PRT12_BIT_MASK
LIO_2__BYP EQU CYREG_PRT12_BYP
LIO_2__DM0 EQU CYREG_PRT12_DM0
LIO_2__DM1 EQU CYREG_PRT12_DM1
LIO_2__DM2 EQU CYREG_PRT12_DM2
LIO_2__DR EQU CYREG_PRT12_DR
LIO_2__INP_DIS EQU CYREG_PRT12_INP_DIS
LIO_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
LIO_2__MASK EQU 0x02
LIO_2__PORT EQU 12
LIO_2__PRT EQU CYREG_PRT12_PRT
LIO_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
LIO_2__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
LIO_2__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
LIO_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
LIO_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
LIO_2__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
LIO_2__PS EQU CYREG_PRT12_PS
LIO_2__SHIFT EQU 1
LIO_2__SIO_CFG EQU CYREG_PRT12_SIO_CFG
LIO_2__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
LIO_2__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
LIO_2__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
LIO_2__SLW EQU CYREG_PRT12_SLW

/* LIO_3 */
LIO_3__0__INTTYPE EQU CYREG_PICU12_INTTYPE0
LIO_3__0__MASK EQU 0x01
LIO_3__0__PC EQU CYREG_PRT12_PC0
LIO_3__0__PORT EQU 12
LIO_3__0__SHIFT EQU 0
LIO_3__AG EQU CYREG_PRT12_AG
LIO_3__BIE EQU CYREG_PRT12_BIE
LIO_3__BIT_MASK EQU CYREG_PRT12_BIT_MASK
LIO_3__BYP EQU CYREG_PRT12_BYP
LIO_3__DM0 EQU CYREG_PRT12_DM0
LIO_3__DM1 EQU CYREG_PRT12_DM1
LIO_3__DM2 EQU CYREG_PRT12_DM2
LIO_3__DR EQU CYREG_PRT12_DR
LIO_3__INP_DIS EQU CYREG_PRT12_INP_DIS
LIO_3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
LIO_3__MASK EQU 0x01
LIO_3__PORT EQU 12
LIO_3__PRT EQU CYREG_PRT12_PRT
LIO_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
LIO_3__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
LIO_3__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
LIO_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
LIO_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
LIO_3__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
LIO_3__PS EQU CYREG_PRT12_PS
LIO_3__SHIFT EQU 0
LIO_3__SIO_CFG EQU CYREG_PRT12_SIO_CFG
LIO_3__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
LIO_3__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
LIO_3__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
LIO_3__SLW EQU CYREG_PRT12_SLW

/* LIO_4 */
LIO_4__0__INTTYPE EQU CYREG_PICU3_INTTYPE7
LIO_4__0__MASK EQU 0x80
LIO_4__0__PC EQU CYREG_PRT3_PC7
LIO_4__0__PORT EQU 3
LIO_4__0__SHIFT EQU 7
LIO_4__AG EQU CYREG_PRT3_AG
LIO_4__AMUX EQU CYREG_PRT3_AMUX
LIO_4__BIE EQU CYREG_PRT3_BIE
LIO_4__BIT_MASK EQU CYREG_PRT3_BIT_MASK
LIO_4__BYP EQU CYREG_PRT3_BYP
LIO_4__CTL EQU CYREG_PRT3_CTL
LIO_4__DM0 EQU CYREG_PRT3_DM0
LIO_4__DM1 EQU CYREG_PRT3_DM1
LIO_4__DM2 EQU CYREG_PRT3_DM2
LIO_4__DR EQU CYREG_PRT3_DR
LIO_4__INP_DIS EQU CYREG_PRT3_INP_DIS
LIO_4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
LIO_4__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
LIO_4__LCD_EN EQU CYREG_PRT3_LCD_EN
LIO_4__MASK EQU 0x80
LIO_4__PORT EQU 3
LIO_4__PRT EQU CYREG_PRT3_PRT
LIO_4__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
LIO_4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
LIO_4__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
LIO_4__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
LIO_4__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
LIO_4__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
LIO_4__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
LIO_4__PS EQU CYREG_PRT3_PS
LIO_4__SHIFT EQU 7
LIO_4__SLW EQU CYREG_PRT3_SLW

/* LIO_5 */
LIO_5__0__INTTYPE EQU CYREG_PICU3_INTTYPE6
LIO_5__0__MASK EQU 0x40
LIO_5__0__PC EQU CYREG_PRT3_PC6
LIO_5__0__PORT EQU 3
LIO_5__0__SHIFT EQU 6
LIO_5__AG EQU CYREG_PRT3_AG
LIO_5__AMUX EQU CYREG_PRT3_AMUX
LIO_5__BIE EQU CYREG_PRT3_BIE
LIO_5__BIT_MASK EQU CYREG_PRT3_BIT_MASK
LIO_5__BYP EQU CYREG_PRT3_BYP
LIO_5__CTL EQU CYREG_PRT3_CTL
LIO_5__DM0 EQU CYREG_PRT3_DM0
LIO_5__DM1 EQU CYREG_PRT3_DM1
LIO_5__DM2 EQU CYREG_PRT3_DM2
LIO_5__DR EQU CYREG_PRT3_DR
LIO_5__INP_DIS EQU CYREG_PRT3_INP_DIS
LIO_5__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
LIO_5__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
LIO_5__LCD_EN EQU CYREG_PRT3_LCD_EN
LIO_5__MASK EQU 0x40
LIO_5__PORT EQU 3
LIO_5__PRT EQU CYREG_PRT3_PRT
LIO_5__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
LIO_5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
LIO_5__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
LIO_5__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
LIO_5__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
LIO_5__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
LIO_5__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
LIO_5__PS EQU CYREG_PRT3_PS
LIO_5__SHIFT EQU 6
LIO_5__SLW EQU CYREG_PRT3_SLW

/* LIO_6 */
LIO_6__0__INTTYPE EQU CYREG_PICU3_INTTYPE5
LIO_6__0__MASK EQU 0x20
LIO_6__0__PC EQU CYREG_PRT3_PC5
LIO_6__0__PORT EQU 3
LIO_6__0__SHIFT EQU 5
LIO_6__AG EQU CYREG_PRT3_AG
LIO_6__AMUX EQU CYREG_PRT3_AMUX
LIO_6__BIE EQU CYREG_PRT3_BIE
LIO_6__BIT_MASK EQU CYREG_PRT3_BIT_MASK
LIO_6__BYP EQU CYREG_PRT3_BYP
LIO_6__CTL EQU CYREG_PRT3_CTL
LIO_6__DM0 EQU CYREG_PRT3_DM0
LIO_6__DM1 EQU CYREG_PRT3_DM1
LIO_6__DM2 EQU CYREG_PRT3_DM2
LIO_6__DR EQU CYREG_PRT3_DR
LIO_6__INP_DIS EQU CYREG_PRT3_INP_DIS
LIO_6__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
LIO_6__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
LIO_6__LCD_EN EQU CYREG_PRT3_LCD_EN
LIO_6__MASK EQU 0x20
LIO_6__PORT EQU 3
LIO_6__PRT EQU CYREG_PRT3_PRT
LIO_6__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
LIO_6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
LIO_6__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
LIO_6__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
LIO_6__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
LIO_6__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
LIO_6__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
LIO_6__PS EQU CYREG_PRT3_PS
LIO_6__SHIFT EQU 5
LIO_6__SLW EQU CYREG_PRT3_SLW

/* LIO_7 */
LIO_7__0__INTTYPE EQU CYREG_PICU3_INTTYPE4
LIO_7__0__MASK EQU 0x10
LIO_7__0__PC EQU CYREG_PRT3_PC4
LIO_7__0__PORT EQU 3
LIO_7__0__SHIFT EQU 4
LIO_7__AG EQU CYREG_PRT3_AG
LIO_7__AMUX EQU CYREG_PRT3_AMUX
LIO_7__BIE EQU CYREG_PRT3_BIE
LIO_7__BIT_MASK EQU CYREG_PRT3_BIT_MASK
LIO_7__BYP EQU CYREG_PRT3_BYP
LIO_7__CTL EQU CYREG_PRT3_CTL
LIO_7__DM0 EQU CYREG_PRT3_DM0
LIO_7__DM1 EQU CYREG_PRT3_DM1
LIO_7__DM2 EQU CYREG_PRT3_DM2
LIO_7__DR EQU CYREG_PRT3_DR
LIO_7__INP_DIS EQU CYREG_PRT3_INP_DIS
LIO_7__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
LIO_7__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
LIO_7__LCD_EN EQU CYREG_PRT3_LCD_EN
LIO_7__MASK EQU 0x10
LIO_7__PORT EQU 3
LIO_7__PRT EQU CYREG_PRT3_PRT
LIO_7__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
LIO_7__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
LIO_7__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
LIO_7__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
LIO_7__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
LIO_7__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
LIO_7__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
LIO_7__PS EQU CYREG_PRT3_PS
LIO_7__SHIFT EQU 4
LIO_7__SLW EQU CYREG_PRT3_SLW

/* LIO_8 */
LIO_8__0__INTTYPE EQU CYREG_PICU3_INTTYPE3
LIO_8__0__MASK EQU 0x08
LIO_8__0__PC EQU CYREG_PRT3_PC3
LIO_8__0__PORT EQU 3
LIO_8__0__SHIFT EQU 3
LIO_8__AG EQU CYREG_PRT3_AG
LIO_8__AMUX EQU CYREG_PRT3_AMUX
LIO_8__BIE EQU CYREG_PRT3_BIE
LIO_8__BIT_MASK EQU CYREG_PRT3_BIT_MASK
LIO_8__BYP EQU CYREG_PRT3_BYP
LIO_8__CTL EQU CYREG_PRT3_CTL
LIO_8__DM0 EQU CYREG_PRT3_DM0
LIO_8__DM1 EQU CYREG_PRT3_DM1
LIO_8__DM2 EQU CYREG_PRT3_DM2
LIO_8__DR EQU CYREG_PRT3_DR
LIO_8__INP_DIS EQU CYREG_PRT3_INP_DIS
LIO_8__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
LIO_8__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
LIO_8__LCD_EN EQU CYREG_PRT3_LCD_EN
LIO_8__MASK EQU 0x08
LIO_8__PORT EQU 3
LIO_8__PRT EQU CYREG_PRT3_PRT
LIO_8__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
LIO_8__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
LIO_8__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
LIO_8__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
LIO_8__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
LIO_8__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
LIO_8__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
LIO_8__PS EQU CYREG_PRT3_PS
LIO_8__SHIFT EQU 3
LIO_8__SLW EQU CYREG_PRT3_SLW

/* LIO_9 */
LIO_9__0__INTTYPE EQU CYREG_PICU3_INTTYPE2
LIO_9__0__MASK EQU 0x04
LIO_9__0__PC EQU CYREG_PRT3_PC2
LIO_9__0__PORT EQU 3
LIO_9__0__SHIFT EQU 2
LIO_9__AG EQU CYREG_PRT3_AG
LIO_9__AMUX EQU CYREG_PRT3_AMUX
LIO_9__BIE EQU CYREG_PRT3_BIE
LIO_9__BIT_MASK EQU CYREG_PRT3_BIT_MASK
LIO_9__BYP EQU CYREG_PRT3_BYP
LIO_9__CTL EQU CYREG_PRT3_CTL
LIO_9__DM0 EQU CYREG_PRT3_DM0
LIO_9__DM1 EQU CYREG_PRT3_DM1
LIO_9__DM2 EQU CYREG_PRT3_DM2
LIO_9__DR EQU CYREG_PRT3_DR
LIO_9__INP_DIS EQU CYREG_PRT3_INP_DIS
LIO_9__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
LIO_9__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
LIO_9__LCD_EN EQU CYREG_PRT3_LCD_EN
LIO_9__MASK EQU 0x04
LIO_9__PORT EQU 3
LIO_9__PRT EQU CYREG_PRT3_PRT
LIO_9__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
LIO_9__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
LIO_9__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
LIO_9__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
LIO_9__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
LIO_9__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
LIO_9__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
LIO_9__PS EQU CYREG_PRT3_PS
LIO_9__SHIFT EQU 2
LIO_9__SLW EQU CYREG_PRT3_SLW

/* AIO_10 */
AIO_10__0__INTTYPE EQU CYREG_PICU0_INTTYPE3
AIO_10__0__MASK EQU 0x08
AIO_10__0__PC EQU CYREG_PRT0_PC3
AIO_10__0__PORT EQU 0
AIO_10__0__SHIFT EQU 3
AIO_10__AG EQU CYREG_PRT0_AG
AIO_10__AMUX EQU CYREG_PRT0_AMUX
AIO_10__BIE EQU CYREG_PRT0_BIE
AIO_10__BIT_MASK EQU CYREG_PRT0_BIT_MASK
AIO_10__BYP EQU CYREG_PRT0_BYP
AIO_10__CTL EQU CYREG_PRT0_CTL
AIO_10__DM0 EQU CYREG_PRT0_DM0
AIO_10__DM1 EQU CYREG_PRT0_DM1
AIO_10__DM2 EQU CYREG_PRT0_DM2
AIO_10__DR EQU CYREG_PRT0_DR
AIO_10__INP_DIS EQU CYREG_PRT0_INP_DIS
AIO_10__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
AIO_10__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
AIO_10__LCD_EN EQU CYREG_PRT0_LCD_EN
AIO_10__MASK EQU 0x08
AIO_10__PORT EQU 0
AIO_10__PRT EQU CYREG_PRT0_PRT
AIO_10__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
AIO_10__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
AIO_10__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
AIO_10__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
AIO_10__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
AIO_10__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
AIO_10__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
AIO_10__PS EQU CYREG_PRT0_PS
AIO_10__SHIFT EQU 3
AIO_10__SLW EQU CYREG_PRT0_SLW

/* AIO_11 */
AIO_11__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
AIO_11__0__MASK EQU 0x04
AIO_11__0__PC EQU CYREG_PRT0_PC2
AIO_11__0__PORT EQU 0
AIO_11__0__SHIFT EQU 2
AIO_11__AG EQU CYREG_PRT0_AG
AIO_11__AMUX EQU CYREG_PRT0_AMUX
AIO_11__BIE EQU CYREG_PRT0_BIE
AIO_11__BIT_MASK EQU CYREG_PRT0_BIT_MASK
AIO_11__BYP EQU CYREG_PRT0_BYP
AIO_11__CTL EQU CYREG_PRT0_CTL
AIO_11__DM0 EQU CYREG_PRT0_DM0
AIO_11__DM1 EQU CYREG_PRT0_DM1
AIO_11__DM2 EQU CYREG_PRT0_DM2
AIO_11__DR EQU CYREG_PRT0_DR
AIO_11__INP_DIS EQU CYREG_PRT0_INP_DIS
AIO_11__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
AIO_11__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
AIO_11__LCD_EN EQU CYREG_PRT0_LCD_EN
AIO_11__MASK EQU 0x04
AIO_11__PORT EQU 0
AIO_11__PRT EQU CYREG_PRT0_PRT
AIO_11__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
AIO_11__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
AIO_11__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
AIO_11__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
AIO_11__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
AIO_11__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
AIO_11__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
AIO_11__PS EQU CYREG_PRT0_PS
AIO_11__SHIFT EQU 2
AIO_11__SLW EQU CYREG_PRT0_SLW

/* AIO_12 */
AIO_12__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
AIO_12__0__MASK EQU 0x02
AIO_12__0__PC EQU CYREG_PRT0_PC1
AIO_12__0__PORT EQU 0
AIO_12__0__SHIFT EQU 1
AIO_12__AG EQU CYREG_PRT0_AG
AIO_12__AMUX EQU CYREG_PRT0_AMUX
AIO_12__BIE EQU CYREG_PRT0_BIE
AIO_12__BIT_MASK EQU CYREG_PRT0_BIT_MASK
AIO_12__BYP EQU CYREG_PRT0_BYP
AIO_12__CTL EQU CYREG_PRT0_CTL
AIO_12__DM0 EQU CYREG_PRT0_DM0
AIO_12__DM1 EQU CYREG_PRT0_DM1
AIO_12__DM2 EQU CYREG_PRT0_DM2
AIO_12__DR EQU CYREG_PRT0_DR
AIO_12__INP_DIS EQU CYREG_PRT0_INP_DIS
AIO_12__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
AIO_12__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
AIO_12__LCD_EN EQU CYREG_PRT0_LCD_EN
AIO_12__MASK EQU 0x02
AIO_12__PORT EQU 0
AIO_12__PRT EQU CYREG_PRT0_PRT
AIO_12__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
AIO_12__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
AIO_12__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
AIO_12__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
AIO_12__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
AIO_12__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
AIO_12__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
AIO_12__PS EQU CYREG_PRT0_PS
AIO_12__SHIFT EQU 1
AIO_12__SLW EQU CYREG_PRT0_SLW

/* AIO_13 */
AIO_13__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
AIO_13__0__MASK EQU 0x01
AIO_13__0__PC EQU CYREG_PRT0_PC0
AIO_13__0__PORT EQU 0
AIO_13__0__SHIFT EQU 0
AIO_13__AG EQU CYREG_PRT0_AG
AIO_13__AMUX EQU CYREG_PRT0_AMUX
AIO_13__BIE EQU CYREG_PRT0_BIE
AIO_13__BIT_MASK EQU CYREG_PRT0_BIT_MASK
AIO_13__BYP EQU CYREG_PRT0_BYP
AIO_13__CTL EQU CYREG_PRT0_CTL
AIO_13__DM0 EQU CYREG_PRT0_DM0
AIO_13__DM1 EQU CYREG_PRT0_DM1
AIO_13__DM2 EQU CYREG_PRT0_DM2
AIO_13__DR EQU CYREG_PRT0_DR
AIO_13__INP_DIS EQU CYREG_PRT0_INP_DIS
AIO_13__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
AIO_13__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
AIO_13__LCD_EN EQU CYREG_PRT0_LCD_EN
AIO_13__MASK EQU 0x01
AIO_13__PORT EQU 0
AIO_13__PRT EQU CYREG_PRT0_PRT
AIO_13__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
AIO_13__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
AIO_13__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
AIO_13__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
AIO_13__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
AIO_13__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
AIO_13__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
AIO_13__PS EQU CYREG_PRT0_PS
AIO_13__SHIFT EQU 0
AIO_13__SLW EQU CYREG_PRT0_SLW

/* AIO_15 */
AIO_15__0__INTTYPE EQU CYREG_PICU4_INTTYPE1
AIO_15__0__MASK EQU 0x02
AIO_15__0__PC EQU CYREG_PRT4_PC1
AIO_15__0__PORT EQU 4
AIO_15__0__SHIFT EQU 1
AIO_15__AG EQU CYREG_PRT4_AG
AIO_15__AMUX EQU CYREG_PRT4_AMUX
AIO_15__BIE EQU CYREG_PRT4_BIE
AIO_15__BIT_MASK EQU CYREG_PRT4_BIT_MASK
AIO_15__BYP EQU CYREG_PRT4_BYP
AIO_15__CTL EQU CYREG_PRT4_CTL
AIO_15__DM0 EQU CYREG_PRT4_DM0
AIO_15__DM1 EQU CYREG_PRT4_DM1
AIO_15__DM2 EQU CYREG_PRT4_DM2
AIO_15__DR EQU CYREG_PRT4_DR
AIO_15__INP_DIS EQU CYREG_PRT4_INP_DIS
AIO_15__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
AIO_15__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
AIO_15__LCD_EN EQU CYREG_PRT4_LCD_EN
AIO_15__MASK EQU 0x02
AIO_15__PORT EQU 4
AIO_15__PRT EQU CYREG_PRT4_PRT
AIO_15__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
AIO_15__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
AIO_15__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
AIO_15__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
AIO_15__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
AIO_15__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
AIO_15__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
AIO_15__PS EQU CYREG_PRT4_PS
AIO_15__SHIFT EQU 1
AIO_15__SLW EQU CYREG_PRT4_SLW

/* BUZZER */
BUZZER__0__INTTYPE EQU CYREG_PICU5_INTTYPE4
BUZZER__0__MASK EQU 0x10
BUZZER__0__PC EQU CYREG_PRT5_PC4
BUZZER__0__PORT EQU 5
BUZZER__0__SHIFT EQU 4
BUZZER__AG EQU CYREG_PRT5_AG
BUZZER__AMUX EQU CYREG_PRT5_AMUX
BUZZER__BIE EQU CYREG_PRT5_BIE
BUZZER__BIT_MASK EQU CYREG_PRT5_BIT_MASK
BUZZER__BYP EQU CYREG_PRT5_BYP
BUZZER__CTL EQU CYREG_PRT5_CTL
BUZZER__DM0 EQU CYREG_PRT5_DM0
BUZZER__DM1 EQU CYREG_PRT5_DM1
BUZZER__DM2 EQU CYREG_PRT5_DM2
BUZZER__DR EQU CYREG_PRT5_DR
BUZZER__INP_DIS EQU CYREG_PRT5_INP_DIS
BUZZER__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
BUZZER__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
BUZZER__LCD_EN EQU CYREG_PRT5_LCD_EN
BUZZER__MASK EQU 0x10
BUZZER__PORT EQU 5
BUZZER__PRT EQU CYREG_PRT5_PRT
BUZZER__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
BUZZER__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
BUZZER__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
BUZZER__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
BUZZER__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
BUZZER__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
BUZZER__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
BUZZER__PS EQU CYREG_PRT5_PS
BUZZER__SHIFT EQU 4
BUZZER__SLW EQU CYREG_PRT5_SLW

/* DIO_10 */
DIO_10__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
DIO_10__0__MASK EQU 0x02
DIO_10__0__PC EQU CYREG_PRT2_PC1
DIO_10__0__PORT EQU 2
DIO_10__0__SHIFT EQU 1
DIO_10__AG EQU CYREG_PRT2_AG
DIO_10__AMUX EQU CYREG_PRT2_AMUX
DIO_10__BIE EQU CYREG_PRT2_BIE
DIO_10__BIT_MASK EQU CYREG_PRT2_BIT_MASK
DIO_10__BYP EQU CYREG_PRT2_BYP
DIO_10__CTL EQU CYREG_PRT2_CTL
DIO_10__DM0 EQU CYREG_PRT2_DM0
DIO_10__DM1 EQU CYREG_PRT2_DM1
DIO_10__DM2 EQU CYREG_PRT2_DM2
DIO_10__DR EQU CYREG_PRT2_DR
DIO_10__INP_DIS EQU CYREG_PRT2_INP_DIS
DIO_10__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
DIO_10__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
DIO_10__LCD_EN EQU CYREG_PRT2_LCD_EN
DIO_10__MASK EQU 0x02
DIO_10__PORT EQU 2
DIO_10__PRT EQU CYREG_PRT2_PRT
DIO_10__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
DIO_10__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
DIO_10__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
DIO_10__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
DIO_10__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
DIO_10__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
DIO_10__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
DIO_10__PS EQU CYREG_PRT2_PS
DIO_10__SHIFT EQU 1
DIO_10__SLW EQU CYREG_PRT2_SLW

/* DIO_11 */
DIO_11__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
DIO_11__0__MASK EQU 0x01
DIO_11__0__PC EQU CYREG_PRT2_PC0
DIO_11__0__PORT EQU 2
DIO_11__0__SHIFT EQU 0
DIO_11__AG EQU CYREG_PRT2_AG
DIO_11__AMUX EQU CYREG_PRT2_AMUX
DIO_11__BIE EQU CYREG_PRT2_BIE
DIO_11__BIT_MASK EQU CYREG_PRT2_BIT_MASK
DIO_11__BYP EQU CYREG_PRT2_BYP
DIO_11__CTL EQU CYREG_PRT2_CTL
DIO_11__DM0 EQU CYREG_PRT2_DM0
DIO_11__DM1 EQU CYREG_PRT2_DM1
DIO_11__DM2 EQU CYREG_PRT2_DM2
DIO_11__DR EQU CYREG_PRT2_DR
DIO_11__INP_DIS EQU CYREG_PRT2_INP_DIS
DIO_11__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
DIO_11__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
DIO_11__LCD_EN EQU CYREG_PRT2_LCD_EN
DIO_11__MASK EQU 0x01
DIO_11__PORT EQU 2
DIO_11__PRT EQU CYREG_PRT2_PRT
DIO_11__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
DIO_11__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
DIO_11__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
DIO_11__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
DIO_11__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
DIO_11__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
DIO_11__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
DIO_11__PS EQU CYREG_PRT2_PS
DIO_11__SHIFT EQU 0
DIO_11__SLW EQU CYREG_PRT2_SLW

/* DIO_12 */
DIO_12__0__INTTYPE EQU CYREG_PICU15_INTTYPE5
DIO_12__0__MASK EQU 0x20
DIO_12__0__PC EQU CYREG_IO_PC_PRT15_PC5
DIO_12__0__PORT EQU 15
DIO_12__0__SHIFT EQU 5
DIO_12__AG EQU CYREG_PRT15_AG
DIO_12__AMUX EQU CYREG_PRT15_AMUX
DIO_12__BIE EQU CYREG_PRT15_BIE
DIO_12__BIT_MASK EQU CYREG_PRT15_BIT_MASK
DIO_12__BYP EQU CYREG_PRT15_BYP
DIO_12__CTL EQU CYREG_PRT15_CTL
DIO_12__DM0 EQU CYREG_PRT15_DM0
DIO_12__DM1 EQU CYREG_PRT15_DM1
DIO_12__DM2 EQU CYREG_PRT15_DM2
DIO_12__DR EQU CYREG_PRT15_DR
DIO_12__INP_DIS EQU CYREG_PRT15_INP_DIS
DIO_12__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
DIO_12__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
DIO_12__LCD_EN EQU CYREG_PRT15_LCD_EN
DIO_12__MASK EQU 0x20
DIO_12__PORT EQU 15
DIO_12__PRT EQU CYREG_PRT15_PRT
DIO_12__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
DIO_12__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
DIO_12__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
DIO_12__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
DIO_12__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
DIO_12__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
DIO_12__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
DIO_12__PS EQU CYREG_PRT15_PS
DIO_12__SHIFT EQU 5
DIO_12__SLW EQU CYREG_PRT15_SLW

/* DIO_13 */
DIO_13__0__INTTYPE EQU CYREG_PICU15_INTTYPE4
DIO_13__0__MASK EQU 0x10
DIO_13__0__PC EQU CYREG_IO_PC_PRT15_PC4
DIO_13__0__PORT EQU 15
DIO_13__0__SHIFT EQU 4
DIO_13__AG EQU CYREG_PRT15_AG
DIO_13__AMUX EQU CYREG_PRT15_AMUX
DIO_13__BIE EQU CYREG_PRT15_BIE
DIO_13__BIT_MASK EQU CYREG_PRT15_BIT_MASK
DIO_13__BYP EQU CYREG_PRT15_BYP
DIO_13__CTL EQU CYREG_PRT15_CTL
DIO_13__DM0 EQU CYREG_PRT15_DM0
DIO_13__DM1 EQU CYREG_PRT15_DM1
DIO_13__DM2 EQU CYREG_PRT15_DM2
DIO_13__DR EQU CYREG_PRT15_DR
DIO_13__INP_DIS EQU CYREG_PRT15_INP_DIS
DIO_13__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
DIO_13__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
DIO_13__LCD_EN EQU CYREG_PRT15_LCD_EN
DIO_13__MASK EQU 0x10
DIO_13__PORT EQU 15
DIO_13__PRT EQU CYREG_PRT15_PRT
DIO_13__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
DIO_13__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
DIO_13__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
DIO_13__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
DIO_13__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
DIO_13__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
DIO_13__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
DIO_13__PS EQU CYREG_PRT15_PS
DIO_13__SHIFT EQU 4
DIO_13__SLW EQU CYREG_PRT15_SLW

/* DIO_14 */
DIO_14__0__INTTYPE EQU CYREG_PICU6_INTTYPE3
DIO_14__0__MASK EQU 0x08
DIO_14__0__PC EQU CYREG_PRT6_PC3
DIO_14__0__PORT EQU 6
DIO_14__0__SHIFT EQU 3
DIO_14__AG EQU CYREG_PRT6_AG
DIO_14__AMUX EQU CYREG_PRT6_AMUX
DIO_14__BIE EQU CYREG_PRT6_BIE
DIO_14__BIT_MASK EQU CYREG_PRT6_BIT_MASK
DIO_14__BYP EQU CYREG_PRT6_BYP
DIO_14__CTL EQU CYREG_PRT6_CTL
DIO_14__DM0 EQU CYREG_PRT6_DM0
DIO_14__DM1 EQU CYREG_PRT6_DM1
DIO_14__DM2 EQU CYREG_PRT6_DM2
DIO_14__DR EQU CYREG_PRT6_DR
DIO_14__INP_DIS EQU CYREG_PRT6_INP_DIS
DIO_14__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
DIO_14__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
DIO_14__LCD_EN EQU CYREG_PRT6_LCD_EN
DIO_14__MASK EQU 0x08
DIO_14__PORT EQU 6
DIO_14__PRT EQU CYREG_PRT6_PRT
DIO_14__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
DIO_14__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
DIO_14__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
DIO_14__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
DIO_14__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
DIO_14__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
DIO_14__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
DIO_14__PS EQU CYREG_PRT6_PS
DIO_14__SHIFT EQU 3
DIO_14__SLW EQU CYREG_PRT6_SLW

/* DIO_15 */
DIO_15__0__INTTYPE EQU CYREG_PICU6_INTTYPE2
DIO_15__0__MASK EQU 0x04
DIO_15__0__PC EQU CYREG_PRT6_PC2
DIO_15__0__PORT EQU 6
DIO_15__0__SHIFT EQU 2
DIO_15__AG EQU CYREG_PRT6_AG
DIO_15__AMUX EQU CYREG_PRT6_AMUX
DIO_15__BIE EQU CYREG_PRT6_BIE
DIO_15__BIT_MASK EQU CYREG_PRT6_BIT_MASK
DIO_15__BYP EQU CYREG_PRT6_BYP
DIO_15__CTL EQU CYREG_PRT6_CTL
DIO_15__DM0 EQU CYREG_PRT6_DM0
DIO_15__DM1 EQU CYREG_PRT6_DM1
DIO_15__DM2 EQU CYREG_PRT6_DM2
DIO_15__DR EQU CYREG_PRT6_DR
DIO_15__INP_DIS EQU CYREG_PRT6_INP_DIS
DIO_15__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
DIO_15__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
DIO_15__LCD_EN EQU CYREG_PRT6_LCD_EN
DIO_15__MASK EQU 0x04
DIO_15__PORT EQU 6
DIO_15__PRT EQU CYREG_PRT6_PRT
DIO_15__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
DIO_15__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
DIO_15__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
DIO_15__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
DIO_15__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
DIO_15__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
DIO_15__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
DIO_15__PS EQU CYREG_PRT6_PS
DIO_15__SHIFT EQU 2
DIO_15__SLW EQU CYREG_PRT6_SLW

/* LIO_10 */
LIO_10__0__INTTYPE EQU CYREG_PICU3_INTTYPE1
LIO_10__0__MASK EQU 0x02
LIO_10__0__PC EQU CYREG_PRT3_PC1
LIO_10__0__PORT EQU 3
LIO_10__0__SHIFT EQU 1
LIO_10__AG EQU CYREG_PRT3_AG
LIO_10__AMUX EQU CYREG_PRT3_AMUX
LIO_10__BIE EQU CYREG_PRT3_BIE
LIO_10__BIT_MASK EQU CYREG_PRT3_BIT_MASK
LIO_10__BYP EQU CYREG_PRT3_BYP
LIO_10__CTL EQU CYREG_PRT3_CTL
LIO_10__DM0 EQU CYREG_PRT3_DM0
LIO_10__DM1 EQU CYREG_PRT3_DM1
LIO_10__DM2 EQU CYREG_PRT3_DM2
LIO_10__DR EQU CYREG_PRT3_DR
LIO_10__INP_DIS EQU CYREG_PRT3_INP_DIS
LIO_10__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
LIO_10__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
LIO_10__LCD_EN EQU CYREG_PRT3_LCD_EN
LIO_10__MASK EQU 0x02
LIO_10__PORT EQU 3
LIO_10__PRT EQU CYREG_PRT3_PRT
LIO_10__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
LIO_10__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
LIO_10__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
LIO_10__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
LIO_10__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
LIO_10__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
LIO_10__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
LIO_10__PS EQU CYREG_PRT3_PS
LIO_10__SHIFT EQU 1
LIO_10__SLW EQU CYREG_PRT3_SLW

/* LIO_11 */
LIO_11__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
LIO_11__0__MASK EQU 0x01
LIO_11__0__PC EQU CYREG_PRT3_PC0
LIO_11__0__PORT EQU 3
LIO_11__0__SHIFT EQU 0
LIO_11__AG EQU CYREG_PRT3_AG
LIO_11__AMUX EQU CYREG_PRT3_AMUX
LIO_11__BIE EQU CYREG_PRT3_BIE
LIO_11__BIT_MASK EQU CYREG_PRT3_BIT_MASK
LIO_11__BYP EQU CYREG_PRT3_BYP
LIO_11__CTL EQU CYREG_PRT3_CTL
LIO_11__DM0 EQU CYREG_PRT3_DM0
LIO_11__DM1 EQU CYREG_PRT3_DM1
LIO_11__DM2 EQU CYREG_PRT3_DM2
LIO_11__DR EQU CYREG_PRT3_DR
LIO_11__INP_DIS EQU CYREG_PRT3_INP_DIS
LIO_11__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
LIO_11__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
LIO_11__LCD_EN EQU CYREG_PRT3_LCD_EN
LIO_11__MASK EQU 0x01
LIO_11__PORT EQU 3
LIO_11__PRT EQU CYREG_PRT3_PRT
LIO_11__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
LIO_11__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
LIO_11__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
LIO_11__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
LIO_11__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
LIO_11__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
LIO_11__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
LIO_11__PS EQU CYREG_PRT3_PS
LIO_11__SHIFT EQU 0
LIO_11__SLW EQU CYREG_PRT3_SLW

/* LIO_12 */
LIO_12__0__INTTYPE EQU CYREG_PICU15_INTTYPE1
LIO_12__0__MASK EQU 0x02
LIO_12__0__PC EQU CYREG_IO_PC_PRT15_PC1
LIO_12__0__PORT EQU 15
LIO_12__0__SHIFT EQU 1
LIO_12__AG EQU CYREG_PRT15_AG
LIO_12__AMUX EQU CYREG_PRT15_AMUX
LIO_12__BIE EQU CYREG_PRT15_BIE
LIO_12__BIT_MASK EQU CYREG_PRT15_BIT_MASK
LIO_12__BYP EQU CYREG_PRT15_BYP
LIO_12__CTL EQU CYREG_PRT15_CTL
LIO_12__DM0 EQU CYREG_PRT15_DM0
LIO_12__DM1 EQU CYREG_PRT15_DM1
LIO_12__DM2 EQU CYREG_PRT15_DM2
LIO_12__DR EQU CYREG_PRT15_DR
LIO_12__INP_DIS EQU CYREG_PRT15_INP_DIS
LIO_12__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
LIO_12__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
LIO_12__LCD_EN EQU CYREG_PRT15_LCD_EN
LIO_12__MASK EQU 0x02
LIO_12__PORT EQU 15
LIO_12__PRT EQU CYREG_PRT15_PRT
LIO_12__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
LIO_12__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
LIO_12__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
LIO_12__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
LIO_12__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
LIO_12__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
LIO_12__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
LIO_12__PS EQU CYREG_PRT15_PS
LIO_12__SHIFT EQU 1
LIO_12__SLW EQU CYREG_PRT15_SLW

/* MOT_CW */
MOT_CW__0__INTTYPE EQU CYREG_PICU2_INTTYPE6
MOT_CW__0__MASK EQU 0x40
MOT_CW__0__PC EQU CYREG_PRT2_PC6
MOT_CW__0__PORT EQU 2
MOT_CW__0__SHIFT EQU 6
MOT_CW__AG EQU CYREG_PRT2_AG
MOT_CW__AMUX EQU CYREG_PRT2_AMUX
MOT_CW__BIE EQU CYREG_PRT2_BIE
MOT_CW__BIT_MASK EQU CYREG_PRT2_BIT_MASK
MOT_CW__BYP EQU CYREG_PRT2_BYP
MOT_CW__CTL EQU CYREG_PRT2_CTL
MOT_CW__DM0 EQU CYREG_PRT2_DM0
MOT_CW__DM1 EQU CYREG_PRT2_DM1
MOT_CW__DM2 EQU CYREG_PRT2_DM2
MOT_CW__DR EQU CYREG_PRT2_DR
MOT_CW__INP_DIS EQU CYREG_PRT2_INP_DIS
MOT_CW__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
MOT_CW__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
MOT_CW__LCD_EN EQU CYREG_PRT2_LCD_EN
MOT_CW__MASK EQU 0x40
MOT_CW__PORT EQU 2
MOT_CW__PRT EQU CYREG_PRT2_PRT
MOT_CW__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
MOT_CW__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
MOT_CW__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
MOT_CW__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
MOT_CW__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
MOT_CW__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
MOT_CW__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
MOT_CW__PS EQU CYREG_PRT2_PS
MOT_CW__SHIFT EQU 6
MOT_CW__SLW EQU CYREG_PRT2_SLW

/* MOT_INT */
MOT_INT__0__INTTYPE EQU CYREG_PICU2_INTTYPE4
MOT_INT__0__MASK EQU 0x10
MOT_INT__0__PC EQU CYREG_PRT2_PC4
MOT_INT__0__PORT EQU 2
MOT_INT__0__SHIFT EQU 4
MOT_INT__AG EQU CYREG_PRT2_AG
MOT_INT__AMUX EQU CYREG_PRT2_AMUX
MOT_INT__BIE EQU CYREG_PRT2_BIE
MOT_INT__BIT_MASK EQU CYREG_PRT2_BIT_MASK
MOT_INT__BYP EQU CYREG_PRT2_BYP
MOT_INT__CTL EQU CYREG_PRT2_CTL
MOT_INT__DM0 EQU CYREG_PRT2_DM0
MOT_INT__DM1 EQU CYREG_PRT2_DM1
MOT_INT__DM2 EQU CYREG_PRT2_DM2
MOT_INT__DR EQU CYREG_PRT2_DR
MOT_INT__INP_DIS EQU CYREG_PRT2_INP_DIS
MOT_INT__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
MOT_INT__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
MOT_INT__LCD_EN EQU CYREG_PRT2_LCD_EN
MOT_INT__MASK EQU 0x10
MOT_INT__PORT EQU 2
MOT_INT__PRT EQU CYREG_PRT2_PRT
MOT_INT__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
MOT_INT__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
MOT_INT__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
MOT_INT__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
MOT_INT__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
MOT_INT__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
MOT_INT__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
MOT_INT__PS EQU CYREG_PRT2_PS
MOT_INT__SHIFT EQU 4
MOT_INT__SLW EQU CYREG_PRT2_SLW

/* MOT_RUN */
MOT_RUN__0__INTTYPE EQU CYREG_PICU6_INTTYPE4
MOT_RUN__0__MASK EQU 0x10
MOT_RUN__0__PC EQU CYREG_PRT6_PC4
MOT_RUN__0__PORT EQU 6
MOT_RUN__0__SHIFT EQU 4
MOT_RUN__AG EQU CYREG_PRT6_AG
MOT_RUN__AMUX EQU CYREG_PRT6_AMUX
MOT_RUN__BIE EQU CYREG_PRT6_BIE
MOT_RUN__BIT_MASK EQU CYREG_PRT6_BIT_MASK
MOT_RUN__BYP EQU CYREG_PRT6_BYP
MOT_RUN__CTL EQU CYREG_PRT6_CTL
MOT_RUN__DM0 EQU CYREG_PRT6_DM0
MOT_RUN__DM1 EQU CYREG_PRT6_DM1
MOT_RUN__DM2 EQU CYREG_PRT6_DM2
MOT_RUN__DR EQU CYREG_PRT6_DR
MOT_RUN__INP_DIS EQU CYREG_PRT6_INP_DIS
MOT_RUN__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
MOT_RUN__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
MOT_RUN__LCD_EN EQU CYREG_PRT6_LCD_EN
MOT_RUN__MASK EQU 0x10
MOT_RUN__PORT EQU 6
MOT_RUN__PRT EQU CYREG_PRT6_PRT
MOT_RUN__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
MOT_RUN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
MOT_RUN__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
MOT_RUN__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
MOT_RUN__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
MOT_RUN__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
MOT_RUN__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
MOT_RUN__PS EQU CYREG_PRT6_PS
MOT_RUN__SHIFT EQU 4
MOT_RUN__SLW EQU CYREG_PRT6_SLW

/* MOT_SRT */
MOT_SRT__0__INTTYPE EQU CYREG_PICU6_INTTYPE6
MOT_SRT__0__MASK EQU 0x40
MOT_SRT__0__PC EQU CYREG_PRT6_PC6
MOT_SRT__0__PORT EQU 6
MOT_SRT__0__SHIFT EQU 6
MOT_SRT__AG EQU CYREG_PRT6_AG
MOT_SRT__AMUX EQU CYREG_PRT6_AMUX
MOT_SRT__BIE EQU CYREG_PRT6_BIE
MOT_SRT__BIT_MASK EQU CYREG_PRT6_BIT_MASK
MOT_SRT__BYP EQU CYREG_PRT6_BYP
MOT_SRT__CTL EQU CYREG_PRT6_CTL
MOT_SRT__DM0 EQU CYREG_PRT6_DM0
MOT_SRT__DM1 EQU CYREG_PRT6_DM1
MOT_SRT__DM2 EQU CYREG_PRT6_DM2
MOT_SRT__DR EQU CYREG_PRT6_DR
MOT_SRT__INP_DIS EQU CYREG_PRT6_INP_DIS
MOT_SRT__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
MOT_SRT__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
MOT_SRT__LCD_EN EQU CYREG_PRT6_LCD_EN
MOT_SRT__MASK EQU 0x40
MOT_SRT__PORT EQU 6
MOT_SRT__PRT EQU CYREG_PRT6_PRT
MOT_SRT__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
MOT_SRT__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
MOT_SRT__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
MOT_SRT__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
MOT_SRT__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
MOT_SRT__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
MOT_SRT__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
MOT_SRT__PS EQU CYREG_PRT6_PS
MOT_SRT__SHIFT EQU 6
MOT_SRT__SLW EQU CYREG_PRT6_SLW

/* VDAC8_1_viDAC8 */
VDAC8_1_viDAC8__CR0 EQU CYREG_DAC2_CR0
VDAC8_1_viDAC8__CR1 EQU CYREG_DAC2_CR1
VDAC8_1_viDAC8__D EQU CYREG_DAC2_D
VDAC8_1_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
VDAC8_1_viDAC8__PM_ACT_MSK EQU 0x04
VDAC8_1_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
VDAC8_1_viDAC8__PM_STBY_MSK EQU 0x04
VDAC8_1_viDAC8__STROBE EQU CYREG_DAC2_STROBE
VDAC8_1_viDAC8__SW0 EQU CYREG_DAC2_SW0
VDAC8_1_viDAC8__SW2 EQU CYREG_DAC2_SW2
VDAC8_1_viDAC8__SW3 EQU CYREG_DAC2_SW3
VDAC8_1_viDAC8__SW4 EQU CYREG_DAC2_SW4
VDAC8_1_viDAC8__TR EQU CYREG_DAC2_TR
VDAC8_1_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M1
VDAC8_1_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M2
VDAC8_1_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M3
VDAC8_1_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M4
VDAC8_1_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M5
VDAC8_1_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M6
VDAC8_1_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M7
VDAC8_1_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M8
VDAC8_1_viDAC8__TST EQU CYREG_DAC2_TST

/* VDAC8_2_viDAC8 */
VDAC8_2_viDAC8__CR0 EQU CYREG_DAC0_CR0
VDAC8_2_viDAC8__CR1 EQU CYREG_DAC0_CR1
VDAC8_2_viDAC8__D EQU CYREG_DAC0_D
VDAC8_2_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
VDAC8_2_viDAC8__PM_ACT_MSK EQU 0x01
VDAC8_2_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
VDAC8_2_viDAC8__PM_STBY_MSK EQU 0x01
VDAC8_2_viDAC8__STROBE EQU CYREG_DAC0_STROBE
VDAC8_2_viDAC8__SW0 EQU CYREG_DAC0_SW0
VDAC8_2_viDAC8__SW2 EQU CYREG_DAC0_SW2
VDAC8_2_viDAC8__SW3 EQU CYREG_DAC0_SW3
VDAC8_2_viDAC8__SW4 EQU CYREG_DAC0_SW4
VDAC8_2_viDAC8__TR EQU CYREG_DAC0_TR
VDAC8_2_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M1
VDAC8_2_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M2
VDAC8_2_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M3
VDAC8_2_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M4
VDAC8_2_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M5
VDAC8_2_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M6
VDAC8_2_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M7
VDAC8_2_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M8
VDAC8_2_viDAC8__TST EQU CYREG_DAC0_TST

/* MOT_VPOT */
MOT_VPOT__0__INTTYPE EQU CYREG_PICU4_INTTYPE0
MOT_VPOT__0__MASK EQU 0x01
MOT_VPOT__0__PC EQU CYREG_PRT4_PC0
MOT_VPOT__0__PORT EQU 4
MOT_VPOT__0__SHIFT EQU 0
MOT_VPOT__AG EQU CYREG_PRT4_AG
MOT_VPOT__AMUX EQU CYREG_PRT4_AMUX
MOT_VPOT__BIE EQU CYREG_PRT4_BIE
MOT_VPOT__BIT_MASK EQU CYREG_PRT4_BIT_MASK
MOT_VPOT__BYP EQU CYREG_PRT4_BYP
MOT_VPOT__CTL EQU CYREG_PRT4_CTL
MOT_VPOT__DM0 EQU CYREG_PRT4_DM0
MOT_VPOT__DM1 EQU CYREG_PRT4_DM1
MOT_VPOT__DM2 EQU CYREG_PRT4_DM2
MOT_VPOT__DR EQU CYREG_PRT4_DR
MOT_VPOT__INP_DIS EQU CYREG_PRT4_INP_DIS
MOT_VPOT__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
MOT_VPOT__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
MOT_VPOT__LCD_EN EQU CYREG_PRT4_LCD_EN
MOT_VPOT__MASK EQU 0x01
MOT_VPOT__PORT EQU 4
MOT_VPOT__PRT EQU CYREG_PRT4_PRT
MOT_VPOT__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
MOT_VPOT__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
MOT_VPOT__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
MOT_VPOT__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
MOT_VPOT__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
MOT_VPOT__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
MOT_VPOT__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
MOT_VPOT__PS EQU CYREG_PRT4_PS
MOT_VPOT__SHIFT EQU 0
MOT_VPOT__SLW EQU CYREG_PRT4_SLW

/* USBUART_1_arb_int */
USBUART_1_arb_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_1_arb_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_1_arb_int__INTC_MASK EQU 0x400000
USBUART_1_arb_int__INTC_NUMBER EQU 22
USBUART_1_arb_int__INTC_PRIOR_NUM EQU 7
USBUART_1_arb_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_22
USBUART_1_arb_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_1_arb_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USBUART_1_bus_reset */
USBUART_1_bus_reset__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_1_bus_reset__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_1_bus_reset__INTC_MASK EQU 0x800000
USBUART_1_bus_reset__INTC_NUMBER EQU 23
USBUART_1_bus_reset__INTC_PRIOR_NUM EQU 7
USBUART_1_bus_reset__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_23
USBUART_1_bus_reset__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_1_bus_reset__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USBUART_1_Dm */
USBUART_1_Dm__0__INTTYPE EQU CYREG_PICU15_INTTYPE7
USBUART_1_Dm__0__MASK EQU 0x80
USBUART_1_Dm__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC1
USBUART_1_Dm__0__PORT EQU 15
USBUART_1_Dm__0__SHIFT EQU 7
USBUART_1_Dm__AG EQU CYREG_PRT15_AG
USBUART_1_Dm__AMUX EQU CYREG_PRT15_AMUX
USBUART_1_Dm__BIE EQU CYREG_PRT15_BIE
USBUART_1_Dm__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USBUART_1_Dm__BYP EQU CYREG_PRT15_BYP
USBUART_1_Dm__CTL EQU CYREG_PRT15_CTL
USBUART_1_Dm__DM0 EQU CYREG_PRT15_DM0
USBUART_1_Dm__DM1 EQU CYREG_PRT15_DM1
USBUART_1_Dm__DM2 EQU CYREG_PRT15_DM2
USBUART_1_Dm__DR EQU CYREG_PRT15_DR
USBUART_1_Dm__INP_DIS EQU CYREG_PRT15_INP_DIS
USBUART_1_Dm__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
USBUART_1_Dm__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USBUART_1_Dm__LCD_EN EQU CYREG_PRT15_LCD_EN
USBUART_1_Dm__MASK EQU 0x80
USBUART_1_Dm__PORT EQU 15
USBUART_1_Dm__PRT EQU CYREG_PRT15_PRT
USBUART_1_Dm__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USBUART_1_Dm__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USBUART_1_Dm__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USBUART_1_Dm__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USBUART_1_Dm__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USBUART_1_Dm__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USBUART_1_Dm__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USBUART_1_Dm__PS EQU CYREG_PRT15_PS
USBUART_1_Dm__SHIFT EQU 7
USBUART_1_Dm__SLW EQU CYREG_PRT15_SLW

/* USBUART_1_Dp */
USBUART_1_Dp__0__INTTYPE EQU CYREG_PICU15_INTTYPE6
USBUART_1_Dp__0__MASK EQU 0x40
USBUART_1_Dp__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC0
USBUART_1_Dp__0__PORT EQU 15
USBUART_1_Dp__0__SHIFT EQU 6
USBUART_1_Dp__AG EQU CYREG_PRT15_AG
USBUART_1_Dp__AMUX EQU CYREG_PRT15_AMUX
USBUART_1_Dp__BIE EQU CYREG_PRT15_BIE
USBUART_1_Dp__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USBUART_1_Dp__BYP EQU CYREG_PRT15_BYP
USBUART_1_Dp__CTL EQU CYREG_PRT15_CTL
USBUART_1_Dp__DM0 EQU CYREG_PRT15_DM0
USBUART_1_Dp__DM1 EQU CYREG_PRT15_DM1
USBUART_1_Dp__DM2 EQU CYREG_PRT15_DM2
USBUART_1_Dp__DR EQU CYREG_PRT15_DR
USBUART_1_Dp__INP_DIS EQU CYREG_PRT15_INP_DIS
USBUART_1_Dp__INTSTAT EQU CYREG_PICU15_INTSTAT
USBUART_1_Dp__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
USBUART_1_Dp__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USBUART_1_Dp__LCD_EN EQU CYREG_PRT15_LCD_EN
USBUART_1_Dp__MASK EQU 0x40
USBUART_1_Dp__PORT EQU 15
USBUART_1_Dp__PRT EQU CYREG_PRT15_PRT
USBUART_1_Dp__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USBUART_1_Dp__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USBUART_1_Dp__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USBUART_1_Dp__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USBUART_1_Dp__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USBUART_1_Dp__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USBUART_1_Dp__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USBUART_1_Dp__PS EQU CYREG_PRT15_PS
USBUART_1_Dp__SHIFT EQU 6
USBUART_1_Dp__SLW EQU CYREG_PRT15_SLW
USBUART_1_Dp__SNAP EQU CYREG_PICU_15_SNAP_15

/* USBUART_1_dp_int */
USBUART_1_dp_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_1_dp_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_1_dp_int__INTC_MASK EQU 0x1000
USBUART_1_dp_int__INTC_NUMBER EQU 12
USBUART_1_dp_int__INTC_PRIOR_NUM EQU 7
USBUART_1_dp_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_12
USBUART_1_dp_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_1_dp_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USBUART_1_ep_0 */
USBUART_1_ep_0__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_1_ep_0__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_1_ep_0__INTC_MASK EQU 0x1000000
USBUART_1_ep_0__INTC_NUMBER EQU 24
USBUART_1_ep_0__INTC_PRIOR_NUM EQU 7
USBUART_1_ep_0__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_24
USBUART_1_ep_0__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_1_ep_0__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USBUART_1_ep_1 */
USBUART_1_ep_1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_1_ep_1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_1_ep_1__INTC_MASK EQU 0x01
USBUART_1_ep_1__INTC_NUMBER EQU 0
USBUART_1_ep_1__INTC_PRIOR_NUM EQU 7
USBUART_1_ep_1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
USBUART_1_ep_1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_1_ep_1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USBUART_1_ep_2 */
USBUART_1_ep_2__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_1_ep_2__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_1_ep_2__INTC_MASK EQU 0x02
USBUART_1_ep_2__INTC_NUMBER EQU 1
USBUART_1_ep_2__INTC_PRIOR_NUM EQU 7
USBUART_1_ep_2__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
USBUART_1_ep_2__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_1_ep_2__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USBUART_1_ep_3 */
USBUART_1_ep_3__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_1_ep_3__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_1_ep_3__INTC_MASK EQU 0x04
USBUART_1_ep_3__INTC_NUMBER EQU 2
USBUART_1_ep_3__INTC_PRIOR_NUM EQU 7
USBUART_1_ep_3__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
USBUART_1_ep_3__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_1_ep_3__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USBUART_1_sof_int */
USBUART_1_sof_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_1_sof_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_1_sof_int__INTC_MASK EQU 0x200000
USBUART_1_sof_int__INTC_NUMBER EQU 21
USBUART_1_sof_int__INTC_PRIOR_NUM EQU 7
USBUART_1_sof_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_21
USBUART_1_sof_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_1_sof_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USBUART_1_USB */
USBUART_1_USB__ARB_CFG EQU CYREG_USB_ARB_CFG
USBUART_1_USB__ARB_EP1_CFG EQU CYREG_USB_ARB_EP1_CFG
USBUART_1_USB__ARB_EP1_INT_EN EQU CYREG_USB_ARB_EP1_INT_EN
USBUART_1_USB__ARB_EP1_SR EQU CYREG_USB_ARB_EP1_SR
USBUART_1_USB__ARB_EP2_CFG EQU CYREG_USB_ARB_EP2_CFG
USBUART_1_USB__ARB_EP2_INT_EN EQU CYREG_USB_ARB_EP2_INT_EN
USBUART_1_USB__ARB_EP2_SR EQU CYREG_USB_ARB_EP2_SR
USBUART_1_USB__ARB_EP3_CFG EQU CYREG_USB_ARB_EP3_CFG
USBUART_1_USB__ARB_EP3_INT_EN EQU CYREG_USB_ARB_EP3_INT_EN
USBUART_1_USB__ARB_EP3_SR EQU CYREG_USB_ARB_EP3_SR
USBUART_1_USB__ARB_EP4_CFG EQU CYREG_USB_ARB_EP4_CFG
USBUART_1_USB__ARB_EP4_INT_EN EQU CYREG_USB_ARB_EP4_INT_EN
USBUART_1_USB__ARB_EP4_SR EQU CYREG_USB_ARB_EP4_SR
USBUART_1_USB__ARB_EP5_CFG EQU CYREG_USB_ARB_EP5_CFG
USBUART_1_USB__ARB_EP5_INT_EN EQU CYREG_USB_ARB_EP5_INT_EN
USBUART_1_USB__ARB_EP5_SR EQU CYREG_USB_ARB_EP5_SR
USBUART_1_USB__ARB_EP6_CFG EQU CYREG_USB_ARB_EP6_CFG
USBUART_1_USB__ARB_EP6_INT_EN EQU CYREG_USB_ARB_EP6_INT_EN
USBUART_1_USB__ARB_EP6_SR EQU CYREG_USB_ARB_EP6_SR
USBUART_1_USB__ARB_EP7_CFG EQU CYREG_USB_ARB_EP7_CFG
USBUART_1_USB__ARB_EP7_INT_EN EQU CYREG_USB_ARB_EP7_INT_EN
USBUART_1_USB__ARB_EP7_SR EQU CYREG_USB_ARB_EP7_SR
USBUART_1_USB__ARB_EP8_CFG EQU CYREG_USB_ARB_EP8_CFG
USBUART_1_USB__ARB_EP8_INT_EN EQU CYREG_USB_ARB_EP8_INT_EN
USBUART_1_USB__ARB_EP8_SR EQU CYREG_USB_ARB_EP8_SR
USBUART_1_USB__ARB_INT_EN EQU CYREG_USB_ARB_INT_EN
USBUART_1_USB__ARB_INT_SR EQU CYREG_USB_ARB_INT_SR
USBUART_1_USB__ARB_RW1_DR EQU CYREG_USB_ARB_RW1_DR
USBUART_1_USB__ARB_RW1_RA EQU CYREG_USB_ARB_RW1_RA
USBUART_1_USB__ARB_RW1_RA_MSB EQU CYREG_USB_ARB_RW1_RA_MSB
USBUART_1_USB__ARB_RW1_WA EQU CYREG_USB_ARB_RW1_WA
USBUART_1_USB__ARB_RW1_WA_MSB EQU CYREG_USB_ARB_RW1_WA_MSB
USBUART_1_USB__ARB_RW2_DR EQU CYREG_USB_ARB_RW2_DR
USBUART_1_USB__ARB_RW2_RA EQU CYREG_USB_ARB_RW2_RA
USBUART_1_USB__ARB_RW2_RA_MSB EQU CYREG_USB_ARB_RW2_RA_MSB
USBUART_1_USB__ARB_RW2_WA EQU CYREG_USB_ARB_RW2_WA
USBUART_1_USB__ARB_RW2_WA_MSB EQU CYREG_USB_ARB_RW2_WA_MSB
USBUART_1_USB__ARB_RW3_DR EQU CYREG_USB_ARB_RW3_DR
USBUART_1_USB__ARB_RW3_RA EQU CYREG_USB_ARB_RW3_RA
USBUART_1_USB__ARB_RW3_RA_MSB EQU CYREG_USB_ARB_RW3_RA_MSB
USBUART_1_USB__ARB_RW3_WA EQU CYREG_USB_ARB_RW3_WA
USBUART_1_USB__ARB_RW3_WA_MSB EQU CYREG_USB_ARB_RW3_WA_MSB
USBUART_1_USB__ARB_RW4_DR EQU CYREG_USB_ARB_RW4_DR
USBUART_1_USB__ARB_RW4_RA EQU CYREG_USB_ARB_RW4_RA
USBUART_1_USB__ARB_RW4_RA_MSB EQU CYREG_USB_ARB_RW4_RA_MSB
USBUART_1_USB__ARB_RW4_WA EQU CYREG_USB_ARB_RW4_WA
USBUART_1_USB__ARB_RW4_WA_MSB EQU CYREG_USB_ARB_RW4_WA_MSB
USBUART_1_USB__ARB_RW5_DR EQU CYREG_USB_ARB_RW5_DR
USBUART_1_USB__ARB_RW5_RA EQU CYREG_USB_ARB_RW5_RA
USBUART_1_USB__ARB_RW5_RA_MSB EQU CYREG_USB_ARB_RW5_RA_MSB
USBUART_1_USB__ARB_RW5_WA EQU CYREG_USB_ARB_RW5_WA
USBUART_1_USB__ARB_RW5_WA_MSB EQU CYREG_USB_ARB_RW5_WA_MSB
USBUART_1_USB__ARB_RW6_DR EQU CYREG_USB_ARB_RW6_DR
USBUART_1_USB__ARB_RW6_RA EQU CYREG_USB_ARB_RW6_RA
USBUART_1_USB__ARB_RW6_RA_MSB EQU CYREG_USB_ARB_RW6_RA_MSB
USBUART_1_USB__ARB_RW6_WA EQU CYREG_USB_ARB_RW6_WA
USBUART_1_USB__ARB_RW6_WA_MSB EQU CYREG_USB_ARB_RW6_WA_MSB
USBUART_1_USB__ARB_RW7_DR EQU CYREG_USB_ARB_RW7_DR
USBUART_1_USB__ARB_RW7_RA EQU CYREG_USB_ARB_RW7_RA
USBUART_1_USB__ARB_RW7_RA_MSB EQU CYREG_USB_ARB_RW7_RA_MSB
USBUART_1_USB__ARB_RW7_WA EQU CYREG_USB_ARB_RW7_WA
USBUART_1_USB__ARB_RW7_WA_MSB EQU CYREG_USB_ARB_RW7_WA_MSB
USBUART_1_USB__ARB_RW8_DR EQU CYREG_USB_ARB_RW8_DR
USBUART_1_USB__ARB_RW8_RA EQU CYREG_USB_ARB_RW8_RA
USBUART_1_USB__ARB_RW8_RA_MSB EQU CYREG_USB_ARB_RW8_RA_MSB
USBUART_1_USB__ARB_RW8_WA EQU CYREG_USB_ARB_RW8_WA
USBUART_1_USB__ARB_RW8_WA_MSB EQU CYREG_USB_ARB_RW8_WA_MSB
USBUART_1_USB__BUF_SIZE EQU CYREG_USB_BUF_SIZE
USBUART_1_USB__BUS_RST_CNT EQU CYREG_USB_BUS_RST_CNT
USBUART_1_USB__CR0 EQU CYREG_USB_CR0
USBUART_1_USB__CR1 EQU CYREG_USB_CR1
USBUART_1_USB__CWA EQU CYREG_USB_CWA
USBUART_1_USB__CWA_MSB EQU CYREG_USB_CWA_MSB
USBUART_1_USB__DMA_THRES EQU CYREG_USB_DMA_THRES
USBUART_1_USB__DMA_THRES_MSB EQU CYREG_USB_DMA_THRES_MSB
USBUART_1_USB__DYN_RECONFIG EQU CYREG_USB_DYN_RECONFIG
USBUART_1_USB__EP_ACTIVE EQU CYREG_USB_EP_ACTIVE
USBUART_1_USB__EP_TYPE EQU CYREG_USB_EP_TYPE
USBUART_1_USB__EP0_CNT EQU CYREG_USB_EP0_CNT
USBUART_1_USB__EP0_CR EQU CYREG_USB_EP0_CR
USBUART_1_USB__EP0_DR0 EQU CYREG_USB_EP0_DR0
USBUART_1_USB__EP0_DR1 EQU CYREG_USB_EP0_DR1
USBUART_1_USB__EP0_DR2 EQU CYREG_USB_EP0_DR2
USBUART_1_USB__EP0_DR3 EQU CYREG_USB_EP0_DR3
USBUART_1_USB__EP0_DR4 EQU CYREG_USB_EP0_DR4
USBUART_1_USB__EP0_DR5 EQU CYREG_USB_EP0_DR5
USBUART_1_USB__EP0_DR6 EQU CYREG_USB_EP0_DR6
USBUART_1_USB__EP0_DR7 EQU CYREG_USB_EP0_DR7
USBUART_1_USB__MEM_DATA EQU CYREG_USB_MEM_DATA_MBASE
USBUART_1_USB__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
USBUART_1_USB__PM_ACT_MSK EQU 0x01
USBUART_1_USB__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
USBUART_1_USB__PM_STBY_MSK EQU 0x01
USBUART_1_USB__SIE_EP_INT_EN EQU CYREG_USB_SIE_EP_INT_EN
USBUART_1_USB__SIE_EP_INT_SR EQU CYREG_USB_SIE_EP_INT_SR
USBUART_1_USB__SIE_EP1_CNT0 EQU CYREG_USB_SIE_EP1_CNT0
USBUART_1_USB__SIE_EP1_CNT1 EQU CYREG_USB_SIE_EP1_CNT1
USBUART_1_USB__SIE_EP1_CR0 EQU CYREG_USB_SIE_EP1_CR0
USBUART_1_USB__SIE_EP2_CNT0 EQU CYREG_USB_SIE_EP2_CNT0
USBUART_1_USB__SIE_EP2_CNT1 EQU CYREG_USB_SIE_EP2_CNT1
USBUART_1_USB__SIE_EP2_CR0 EQU CYREG_USB_SIE_EP2_CR0
USBUART_1_USB__SIE_EP3_CNT0 EQU CYREG_USB_SIE_EP3_CNT0
USBUART_1_USB__SIE_EP3_CNT1 EQU CYREG_USB_SIE_EP3_CNT1
USBUART_1_USB__SIE_EP3_CR0 EQU CYREG_USB_SIE_EP3_CR0
USBUART_1_USB__SIE_EP4_CNT0 EQU CYREG_USB_SIE_EP4_CNT0
USBUART_1_USB__SIE_EP4_CNT1 EQU CYREG_USB_SIE_EP4_CNT1
USBUART_1_USB__SIE_EP4_CR0 EQU CYREG_USB_SIE_EP4_CR0
USBUART_1_USB__SIE_EP5_CNT0 EQU CYREG_USB_SIE_EP5_CNT0
USBUART_1_USB__SIE_EP5_CNT1 EQU CYREG_USB_SIE_EP5_CNT1
USBUART_1_USB__SIE_EP5_CR0 EQU CYREG_USB_SIE_EP5_CR0
USBUART_1_USB__SIE_EP6_CNT0 EQU CYREG_USB_SIE_EP6_CNT0
USBUART_1_USB__SIE_EP6_CNT1 EQU CYREG_USB_SIE_EP6_CNT1
USBUART_1_USB__SIE_EP6_CR0 EQU CYREG_USB_SIE_EP6_CR0
USBUART_1_USB__SIE_EP7_CNT0 EQU CYREG_USB_SIE_EP7_CNT0
USBUART_1_USB__SIE_EP7_CNT1 EQU CYREG_USB_SIE_EP7_CNT1
USBUART_1_USB__SIE_EP7_CR0 EQU CYREG_USB_SIE_EP7_CR0
USBUART_1_USB__SIE_EP8_CNT0 EQU CYREG_USB_SIE_EP8_CNT0
USBUART_1_USB__SIE_EP8_CNT1 EQU CYREG_USB_SIE_EP8_CNT1
USBUART_1_USB__SIE_EP8_CR0 EQU CYREG_USB_SIE_EP8_CR0
USBUART_1_USB__SOF0 EQU CYREG_USB_SOF0
USBUART_1_USB__SOF1 EQU CYREG_USB_SOF1
USBUART_1_USB__USB_CLK_EN EQU CYREG_USB_USB_CLK_EN
USBUART_1_USB__USBIO_CR0 EQU CYREG_USB_USBIO_CR0
USBUART_1_USB__USBIO_CR1 EQU CYREG_USB_USBIO_CR1

/* LIO_13_RST */
LIO_13_RST__0__INTTYPE EQU CYREG_PICU15_INTTYPE0
LIO_13_RST__0__MASK EQU 0x01
LIO_13_RST__0__PC EQU CYREG_IO_PC_PRT15_PC0
LIO_13_RST__0__PORT EQU 15
LIO_13_RST__0__SHIFT EQU 0
LIO_13_RST__AG EQU CYREG_PRT15_AG
LIO_13_RST__AMUX EQU CYREG_PRT15_AMUX
LIO_13_RST__BIE EQU CYREG_PRT15_BIE
LIO_13_RST__BIT_MASK EQU CYREG_PRT15_BIT_MASK
LIO_13_RST__BYP EQU CYREG_PRT15_BYP
LIO_13_RST__CTL EQU CYREG_PRT15_CTL
LIO_13_RST__DM0 EQU CYREG_PRT15_DM0
LIO_13_RST__DM1 EQU CYREG_PRT15_DM1
LIO_13_RST__DM2 EQU CYREG_PRT15_DM2
LIO_13_RST__DR EQU CYREG_PRT15_DR
LIO_13_RST__INP_DIS EQU CYREG_PRT15_INP_DIS
LIO_13_RST__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
LIO_13_RST__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
LIO_13_RST__LCD_EN EQU CYREG_PRT15_LCD_EN
LIO_13_RST__MASK EQU 0x01
LIO_13_RST__PORT EQU 15
LIO_13_RST__PRT EQU CYREG_PRT15_PRT
LIO_13_RST__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
LIO_13_RST__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
LIO_13_RST__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
LIO_13_RST__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
LIO_13_RST__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
LIO_13_RST__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
LIO_13_RST__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
LIO_13_RST__PS EQU CYREG_PRT15_PS
LIO_13_RST__SHIFT EQU 0
LIO_13_RST__SLW EQU CYREG_PRT15_SLW

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 12
CYDEV_CHIP_DIE_PSOC5LP EQU 19
CYDEV_CHIP_DIE_PSOC5TM EQU 20
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 4
CYDEV_CHIP_FAMILY_FM3 EQU 5
CYDEV_CHIP_FAMILY_FM4 EQU 6
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E160069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 12
CYDEV_CHIP_MEMBER_4C EQU 18
CYDEV_CHIP_MEMBER_4D EQU 8
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 13
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 11
CYDEV_CHIP_MEMBER_4I EQU 17
CYDEV_CHIP_MEMBER_4J EQU 9
CYDEV_CHIP_MEMBER_4K EQU 10
CYDEV_CHIP_MEMBER_4L EQU 16
CYDEV_CHIP_MEMBER_4M EQU 15
CYDEV_CHIP_MEMBER_4N EQU 6
CYDEV_CHIP_MEMBER_4O EQU 5
CYDEV_CHIP_MEMBER_4P EQU 14
CYDEV_CHIP_MEMBER_4Q EQU 7
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 20
CYDEV_CHIP_MEMBER_5B EQU 19
CYDEV_CHIP_MEMBER_FM3 EQU 24
CYDEV_CHIP_MEMBER_FM4 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 21
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 22
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 23
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000000
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP EQU 1
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 1800
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 1800
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
CyScBoostClk__CFG0 EQU CYREG_CLKDIST_ACFG0_CFG0
CyScBoostClk__CFG1 EQU CYREG_CLKDIST_ACFG0_CFG1
CyScBoostClk__CFG2 EQU CYREG_CLKDIST_ACFG0_CFG2
CyScBoostClk__CFG2_SRC_SEL_MASK EQU 0x07
CyScBoostClk__CFG3 EQU CYREG_CLKDIST_ACFG0_CFG3
CyScBoostClk__CFG3_PHASE_DLY_MASK EQU 0x0F
CyScBoostClk__INDEX EQU 0x00
CyScBoostClk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
CyScBoostClk__PM_ACT_MSK EQU 0x01
CyScBoostClk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
CyScBoostClk__PM_STBY_MSK EQU 0x01
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
