subckt: already installed, replacing
stashing as subckt:0
module test (a,b);
port #(.basename(passive-1.sym),.net(a)) a (.int(x_cn_0),.ext(a));
place #(.x(48500),.y(44600)) 48500:44600 (.port(x_cn_0));
port #(.basename(passive-1.sym),.net(b)) b (.int(x_cn_1),.ext(b));
place #(.x(48100),.y(44600)) 48100:44600 (.port(x_cn_1));
resistor #(.r(1)) r0 (.p(x_cn_0),.n(x_cn_1));
endmodule // test

test #() t1 (.a(0),.b(1));
vsource #(.dc(2)) v1 (.p(1),.n(0));
#           v(1)       i(v1)      i(t1.r0)  
 0.         2.        -2.        -2.        
