{"analysis_type":"chronological_peripheral_access_sequence","chronological_sequence":[{"access_type":"volatile_read","address":"0x1073746104","basic_block_id":"BOARD_SetXspiClock_BB_109994705812064","bits_modified":[],"call_stack":"BOARD_SetXspiClock","data_size":32,"execution_context":"clock_configuration","execution_phase":"board_init","instruction_index":0,"peripheral_name":"CLKCTL0","purpose":"Access REG_0x184 register","register_name":"REG_0x184","sequence_number":0,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_SetXspiClock","line":374}},{"access_type":"volatile_read","address":"0x1073746108","basic_block_id":"BOARD_SetXspiClock_BB_109994705839120","bits_modified":[],"call_stack":"BOARD_SetXspiClock","data_size":32,"execution_context":"clock_configuration","execution_phase":"board_init","instruction_index":0,"peripheral_name":"CLKCTL0","purpose":"Access REG_0x188 register","register_name":"REG_0x188","sequence_number":1,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_SetXspiClock","line":375}},{"access_type":"volatile_write","address":"0x1073745984","basic_block_id":"BOARD_SetXspiClock_BB_109994705838960","bits_modified":["bit_0-31"],"call_stack":"BOARD_SetXspiClock","data_size":32,"execution_context":"clock_configuration","execution_phase":"board_init","instruction_index":2,"peripheral_name":"CLKCTL0","purpose":"Access AHBCLKDIV register","register_name":"AHBCLKDIV","sequence_number":2,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_SetXspiClock","line":383}},{"access_type":"volatile_write","address":"0x1073746104","basic_block_id":"BOARD_SetXspiClock_BB_109994705838960","bits_modified":["bit_2"],"call_stack":"BOARD_SetXspiClock","data_size":32,"execution_context":"clock_configuration","execution_phase":"board_init","instruction_index":7,"peripheral_name":"CLKCTL0","purpose":"Access REG_0x184 register","register_name":"REG_0x184","sequence_number":3,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_SetXspiClock","line":385}},{"access_type":"volatile_write","address":"0x1073746108","basic_block_id":"BOARD_SetXspiClock_BB_109994705838960","bits_modified":["bit_8","bit_9","bit_10","bit_11","bit_12","bit_13","bit_14","bit_15","bit_16","bit_17","bit_18","bit_19","bit_20","bit_21","bit_22","bit_23","bit_24","bit_25","bit_26","bit_27","bit_28","bit_29","bit_30","bit_31"],"call_stack":"BOARD_SetXspiClock","data_size":32,"execution_context":"clock_configuration","execution_phase":"board_init","instruction_index":12,"peripheral_name":"CLKCTL0","purpose":"Access REG_0x188 register","register_name":"REG_0x188","sequence_number":4,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_SetXspiClock","line":386}},{"access_type":"volatile_read","address":"0x1073746108","basic_block_id":"BOARD_SetXspiClock_BB_109994705851232","bits_modified":[],"call_stack":"BOARD_SetXspiClock","data_size":32,"execution_context":"clock_configuration","execution_phase":"board_init","instruction_index":0,"peripheral_name":"CLKCTL0","purpose":"Access REG_0x188 register","register_name":"REG_0x188","sequence_number":5,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_SetXspiClock","line":387}},{"access_type":"volatile_write","address":"0x1073745956","basic_block_id":"BOARD_SetXspiClock_BB_109994705854576","bits_modified":["bit_0-31"],"call_stack":"BOARD_SetXspiClock","data_size":32,"execution_context":"clock_configuration","execution_phase":"board_init","instruction_index":0,"peripheral_name":"CLKCTL0","purpose":"Access REG_0x36 register","register_name":"REG_0x36","sequence_number":6,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_SetXspiClock","line":391}},{"access_type":"volatile_read","address":"0x1073746116","basic_block_id":"BOARD_SetXspiClock_BB_109994705859024","bits_modified":[],"call_stack":"BOARD_SetXspiClock","data_size":32,"execution_context":"clock_configuration","execution_phase":"board_init","instruction_index":0,"peripheral_name":"CLKCTL0","purpose":"Access REG_0x196 register","register_name":"REG_0x196","sequence_number":7,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_SetXspiClock","line":398}},{"access_type":"volatile_read","address":"0x1073746120","basic_block_id":"BOARD_SetXspiClock_BB_109994705865440","bits_modified":[],"call_stack":"BOARD_SetXspiClock","data_size":32,"execution_context":"clock_configuration","execution_phase":"board_init","instruction_index":0,"peripheral_name":"CLKCTL0","purpose":"Access REG_0x200 register","register_name":"REG_0x200","sequence_number":8,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_SetXspiClock","line":399}},{"access_type":"volatile_write","address":"0x1073745984","basic_block_id":"BOARD_SetXspiClock_BB_109994705865280","bits_modified":["bit_0-31"],"call_stack":"BOARD_SetXspiClock","data_size":32,"execution_context":"clock_configuration","execution_phase":"board_init","instruction_index":2,"peripheral_name":"CLKCTL0","purpose":"Access AHBCLKDIV register","register_name":"AHBCLKDIV","sequence_number":9,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_SetXspiClock","line":407}},{"access_type":"volatile_write","address":"0x1073746116","basic_block_id":"BOARD_SetXspiClock_BB_109994705865280","bits_modified":["bit_2"],"call_stack":"BOARD_SetXspiClock","data_size":32,"execution_context":"clock_configuration","execution_phase":"board_init","instruction_index":7,"peripheral_name":"CLKCTL0","purpose":"Access REG_0x196 register","register_name":"REG_0x196","sequence_number":10,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_SetXspiClock","line":409}},{"access_type":"volatile_write","address":"0x1073746120","basic_block_id":"BOARD_SetXspiClock_BB_109994705865280","bits_modified":["bit_8","bit_9","bit_10","bit_11","bit_12","bit_13","bit_14","bit_15","bit_16","bit_17","bit_18","bit_19","bit_20","bit_21","bit_22","bit_23","bit_24","bit_25","bit_26","bit_27","bit_28","bit_29","bit_30","bit_31"],"call_stack":"BOARD_SetXspiClock","data_size":32,"execution_context":"clock_configuration","execution_phase":"board_init","instruction_index":12,"peripheral_name":"CLKCTL0","purpose":"Access REG_0x200 register","register_name":"REG_0x200","sequence_number":11,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_SetXspiClock","line":410}},{"access_type":"volatile_read","address":"0x1073746120","basic_block_id":"BOARD_SetXspiClock_BB_109994705878624","bits_modified":[],"call_stack":"BOARD_SetXspiClock","data_size":32,"execution_context":"clock_configuration","execution_phase":"board_init","instruction_index":0,"peripheral_name":"CLKCTL0","purpose":"Access REG_0x200 register","register_name":"REG_0x200","sequence_number":12,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_SetXspiClock","line":411}},{"access_type":"volatile_write","address":"0x1073745956","basic_block_id":"BOARD_SetXspiClock_BB_109994705881920","bits_modified":["bit_0-31"],"call_stack":"BOARD_SetXspiClock","data_size":32,"execution_context":"clock_configuration","execution_phase":"board_init","instruction_index":0,"peripheral_name":"CLKCTL0","purpose":"Access REG_0x36 register","register_name":"REG_0x36","sequence_number":13,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_SetXspiClock","line":415}},{"access_type":"volatile_write","address":"0x1073745956","basic_block_id":"BOARD_DeinitXspi_BB_109994706040496","bits_modified":["bit_0-31"],"call_stack":"BOARD_DeinitXspi","data_size":32,"execution_context":"hardware_initialization","execution_phase":"board_init","instruction_index":0,"peripheral_name":"CLKCTL0","purpose":"Initialize CLKCTL0 controller","register_name":"REG_0x36","sequence_number":14,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_DeinitXspi","line":294}},{"access_type":"volatile_write","address":"0x1073745956","basic_block_id":"BOARD_DeinitXspi_BB_109994706043168","bits_modified":["bit_0-31"],"call_stack":"BOARD_DeinitXspi","data_size":32,"execution_context":"hardware_initialization","execution_phase":"board_init","instruction_index":0,"peripheral_name":"CLKCTL0","purpose":"Initialize CLKCTL0 controller","register_name":"REG_0x36","sequence_number":15,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_DeinitXspi","line":299}},{"access_type":"volatile_read","address":"0x1073758256","basic_block_id":"BOARD_InitI2c2PinAsGpio_BB_109994706348704","bits_modified":[],"call_stack":"BOARD_InitI2c2PinAsGpio","data_size":32,"execution_context":"pin_configuration","execution_phase":"board_init","instruction_index":1,"peripheral_name":"RSTCTL0","purpose":"Initialize RSTCTL0 controller","register_name":"PRSTCTLSET4","sequence_number":16,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_InitI2c2PinAsGpio","line":691}},{"access_type":"volatile_write","address":"0x1073758256","basic_block_id":"BOARD_InitI2c2PinAsGpio_BB_109994706348704","bits_modified":["bit_0-31"],"call_stack":"BOARD_InitI2c2PinAsGpio","data_size":32,"execution_context":"pin_configuration","execution_phase":"board_init","instruction_index":3,"peripheral_name":"RSTCTL0","purpose":"Initialize RSTCTL0 controller","register_name":"PRSTCTLSET4","sequence_number":17,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_InitI2c2PinAsGpio","line":692}},{"access_type":"volatile_read","address":"0x1073758260","basic_block_id":"BOARD_InitI2c2PinAsGpio_BB_109994706348704","bits_modified":[],"call_stack":"BOARD_InitI2c2PinAsGpio","data_size":32,"execution_context":"pin_configuration","execution_phase":"board_init","instruction_index":4,"peripheral_name":"RSTCTL0","purpose":"Initialize RSTCTL0 controller","register_name":"REG_0x52","sequence_number":18,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_InitI2c2PinAsGpio","line":694}},{"access_type":"volatile_write","address":"0x1073758260","basic_block_id":"BOARD_InitI2c2PinAsGpio_BB_109994706348704","bits_modified":["bit_0-31"],"call_stack":"BOARD_InitI2c2PinAsGpio","data_size":32,"execution_context":"pin_configuration","execution_phase":"board_init","instruction_index":6,"peripheral_name":"RSTCTL0","purpose":"Initialize RSTCTL0 controller","register_name":"REG_0x52","sequence_number":19,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_InitI2c2PinAsGpio","line":695}},{"access_type":"volatile_write","address":"0x1073758256","basic_block_id":"BOARD_RestoreI2c2PinMux_BB_109994706349024","bits_modified":["bit_0-31"],"call_stack":"BOARD_RestoreI2c2PinMux","data_size":32,"execution_context":"pin_configuration","execution_phase":"board_init","instruction_index":1,"peripheral_name":"RSTCTL0","purpose":"Access PRSTCTLSET4 register","register_name":"PRSTCTLSET4","sequence_number":20,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_RestoreI2c2PinMux","line":700}},{"access_type":"volatile_write","address":"0x1073758260","basic_block_id":"BOARD_RestoreI2c2PinMux_BB_109994706349024","bits_modified":["bit_0-31"],"call_stack":"BOARD_RestoreI2c2PinMux","data_size":32,"execution_context":"pin_configuration","execution_phase":"board_init","instruction_index":3,"peripheral_name":"RSTCTL0","purpose":"Access REG_0x52 register","register_name":"REG_0x52","sequence_number":21,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c","function":"BOARD_RestoreI2c2PinMux","line":701}},{"access_type":"volatile_write","address":"0x1074790400","basic_block_id":"GPIO_PinWrite_BB_109994706391136","bits_modified":["bit_0-31"],"call_stack":"GPIO_PinWrite","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":4,"peripheral_name":"GPIO0","purpose":"Write data to GPIO0","register_name":"PDOR","sequence_number":22,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/./fsl_gpio.h","function":"GPIO_PinWrite","line":350}},{"access_type":"volatile_write","address":"0x1074790400","basic_block_id":"GPIO_PinWrite_BB_109994706391296","bits_modified":["bit_0-31"],"call_stack":"GPIO_PinWrite","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":4,"peripheral_name":"GPIO0","purpose":"Write data to GPIO0","register_name":"PDOR","sequence_number":23,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/./fsl_gpio.h","function":"GPIO_PinWrite","line":354}},{"access_type":"volatile_read","address":"0x1074790400","basic_block_id":"GPIO_PinRead_BB_109994706400592","bits_modified":[],"call_stack":"GPIO_PinRead","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":6,"peripheral_name":"GPIO0","purpose":"Read data from GPIO0","register_name":"PDOR","sequence_number":24,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/./fsl_gpio.h","function":"GPIO_PinRead","line":429}}],"description":"Peripheral register accesses in chronological execution order","execution_phase_summary":{"board_init":22,"runtime":3},"total_accesses":25}
