Protel Design System Design Rule Check
PCB File : C:\Users\20180\Documents\PersonalProject\FOC\PCB\FOC.PcbDoc
Date     : 2021/12/29
Time     : 16:20:14

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Clearance Constraint (Gap=4mil) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=10mil) (Max=100mil) (Preferred=20mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Pad S1-0(7470mil,2590mil) on Top Layer And Pad S1-1(7470mil,2535mil) on Top Layer [Top Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Pad S1-0(7470mil,2590mil) on Top Layer And Pad S1-2(7470mil,2645mil) on Top Layer [Top Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.065mil < 10mil) Between Pad U1-1(7761.163mil,2357.111mil) on Top Layer And Pad U1-2(7780.858mil,2357.111mil) on Top Layer [Top Solder] Mask Sliver [1.065mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.045mil < 10mil) Between Pad U1-10(7938.337mil,2357.111mil) on Top Layer And Pad U1-11(7958.011mil,2357.111mil) on Top Layer [Top Solder] Mask Sliver [1.045mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.065mil < 10mil) Between Pad U1-10(7938.337mil,2357.111mil) on Top Layer And Pad U1-9(7918.641mil,2357.111mil) on Top Layer [Top Solder] Mask Sliver [1.065mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.06mil < 10mil) Between Pad U1-13(8036.757mil,2416.155mil) on Top Layer And Pad U1-14(8036.752mil,2435.845mil) on Top Layer [Top Solder] Mask Sliver [1.06mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.06mil < 10mil) Between Pad U1-15(8036.757mil,2455.526mil) on Top Layer And Pad U1-16(8036.752mil,2475.215mil) on Top Layer [Top Solder] Mask Sliver [1.06mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.05mil < 10mil) Between Pad U1-16(8036.752mil,2475.215mil) on Top Layer And Pad U1-17(8036.757mil,2494.896mil) on Top Layer [Top Solder] Mask Sliver [1.05mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.05mil < 10mil) Between Pad U1-18(8036.752mil,2514.586mil) on Top Layer And Pad U1-19(8036.757mil,2534.265mil) on Top Layer [Top Solder] Mask Sliver [1.05mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.06mil < 10mil) Between Pad U1-19(8036.757mil,2534.265mil) on Top Layer And Pad U1-20(8036.752mil,2553.956mil) on Top Layer [Top Solder] Mask Sliver [1.06mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.06mil < 10mil) Between Pad U1-21(8036.757mil,2573.635mil) on Top Layer And Pad U1-22(8036.752mil,2593.325mil) on Top Layer [Top Solder] Mask Sliver [1.06mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.05mil < 10mil) Between Pad U1-22(8036.752mil,2593.325mil) on Top Layer And Pad U1-23(8036.757mil,2613.006mil) on Top Layer [Top Solder] Mask Sliver [1.05mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.065mil < 10mil) Between Pad U1-25(7977.707mil,2691.745mil) on Top Layer And Pad U1-26(7958.011mil,2691.745mil) on Top Layer [Top Solder] Mask Sliver [1.065mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.065mil < 10mil) Between Pad U1-27(7938.337mil,2691.745mil) on Top Layer And Pad U1-28(7918.641mil,2691.745mil) on Top Layer [Top Solder] Mask Sliver [1.065mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.045mil < 10mil) Between Pad U1-28(7918.641mil,2691.745mil) on Top Layer And Pad U1-29(7898.967mil,2691.745mil) on Top Layer [Top Solder] Mask Sliver [1.045mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.065mil < 10mil) Between Pad U1-3(7800.533mil,2357.111mil) on Top Layer And Pad U1-4(7820.227mil,2357.111mil) on Top Layer [Top Solder] Mask Sliver [1.065mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.044mil < 10mil) Between Pad U1-30(7879.271mil,2691.745mil) on Top Layer And Pad U1-31(7859.597mil,2691.745mil) on Top Layer [Top Solder] Mask Sliver [1.044mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.065mil < 10mil) Between Pad U1-31(7859.597mil,2691.745mil) on Top Layer And Pad U1-32(7839.903mil,2691.745mil) on Top Layer [Top Solder] Mask Sliver [1.065mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.045mil < 10mil) Between Pad U1-32(7839.903mil,2691.745mil) on Top Layer And Pad U1-33(7820.227mil,2691.745mil) on Top Layer [Top Solder] Mask Sliver [1.045mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.065mil < 10mil) Between Pad U1-33(7820.227mil,2691.745mil) on Top Layer And Pad U1-34(7800.533mil,2691.745mil) on Top Layer [Top Solder] Mask Sliver [1.065mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.045mil < 10mil) Between Pad U1-34(7800.533mil,2691.745mil) on Top Layer And Pad U1-35(7780.858mil,2691.745mil) on Top Layer [Top Solder] Mask Sliver [1.045mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.065mil < 10mil) Between Pad U1-35(7780.858mil,2691.745mil) on Top Layer And Pad U1-36(7761.163mil,2691.745mil) on Top Layer [Top Solder] Mask Sliver [1.065mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.06mil < 10mil) Between Pad U1-37(7702.113mil,2632.702mil) on Top Layer And Pad U1-38(7702.118mil,2613.012mil) on Top Layer [Top Solder] Mask Sliver [1.06mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.05mil < 10mil) Between Pad U1-38(7702.118mil,2613.012mil) on Top Layer And Pad U1-39(7702.113mil,2593.331mil) on Top Layer [Top Solder] Mask Sliver [1.05mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.06mil < 10mil) Between Pad U1-39(7702.113mil,2593.331mil) on Top Layer And Pad U1-40(7702.118mil,2573.642mil) on Top Layer [Top Solder] Mask Sliver [1.06mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.045mil < 10mil) Between Pad U1-4(7820.227mil,2357.111mil) on Top Layer And Pad U1-5(7839.903mil,2357.111mil) on Top Layer [Top Solder] Mask Sliver [1.045mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.05mil < 10mil) Between Pad U1-40(7702.118mil,2573.642mil) on Top Layer And Pad U1-41(7702.113mil,2553.961mil) on Top Layer [Top Solder] Mask Sliver [1.05mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.06mil < 10mil) Between Pad U1-41(7702.113mil,2553.961mil) on Top Layer And Pad U1-42(7702.118mil,2534.271mil) on Top Layer [Top Solder] Mask Sliver [1.06mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.05mil < 10mil) Between Pad U1-42(7702.118mil,2534.271mil) on Top Layer And Pad U1-43(7702.111mil,2514.591mil) on Top Layer [Top Solder] Mask Sliver [1.05mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.06mil < 10mil) Between Pad U1-43(7702.111mil,2514.591mil) on Top Layer And Pad U1-44(7702.117mil,2494.901mil) on Top Layer [Top Solder] Mask Sliver [1.06mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.05mil < 10mil) Between Pad U1-44(7702.117mil,2494.901mil) on Top Layer And Pad U1-45(7702.111mil,2475.222mil) on Top Layer [Top Solder] Mask Sliver [1.05mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.06mil < 10mil) Between Pad U1-45(7702.111mil,2475.222mil) on Top Layer And Pad U1-46(7702.117mil,2455.532mil) on Top Layer [Top Solder] Mask Sliver [1.06mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.05mil < 10mil) Between Pad U1-46(7702.117mil,2455.532mil) on Top Layer And Pad U1-47(7702.111mil,2435.852mil) on Top Layer [Top Solder] Mask Sliver [1.05mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.06mil < 10mil) Between Pad U1-47(7702.111mil,2435.852mil) on Top Layer And Pad U1-48(7702.117mil,2416.162mil) on Top Layer [Top Solder] Mask Sliver [1.06mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.044mil < 10mil) Between Pad U1-6(7859.597mil,2357.111mil) on Top Layer And Pad U1-7(7879.271mil,2357.111mil) on Top Layer [Top Solder] Mask Sliver [1.044mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.065mil < 10mil) Between Pad U1-7(7879.271mil,2357.111mil) on Top Layer And Pad U1-8(7898.967mil,2357.111mil) on Top Layer [Top Solder] Mask Sliver [1.065mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.019mil < 10mil) Between Via (7614.006mil,2604.006mil) from Top Layer to Bottom Layer And Via (7615mil,2565mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.019mil] / [Bottom Solder] Mask Sliver [7.019mil]
Rule Violations :37

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (5.089mil < 10mil) Between Arc (7099.244mil,1984.918mil) on Top Overlay And Pad R4-2(7115mil,1999.89mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.09mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.002mil < 10mil) Between Arc (7099.473mil,2070.582mil) on Top Overlay And Pad R4-1(7115mil,2055mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.002mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.075mil < 10mil) Between Arc (7130.74mil,1984.918mil) on Top Overlay And Pad R4-2(7115mil,1999.89mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.075mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.443mil < 10mil) Between Arc (7130.969mil,2070.582mil) on Top Overlay And Pad R4-1(7115mil,2055mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.443mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.075mil < 10mil) Between Arc (7159.918mil,1129.26mil) on Top Overlay And Pad C12-2(7174.89mil,1145mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.075mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.089mil < 10mil) Between Arc (7159.918mil,1160.756mil) on Top Overlay And Pad C12-2(7174.89mil,1145mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.09mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.075mil < 10mil) Between Arc (7162.473mil,1219.26mil) on Top Overlay And Pad C13-2(7177.445mil,1235mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.075mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.089mil < 10mil) Between Arc (7162.473mil,1250.756mil) on Top Overlay And Pad C13-2(7177.445mil,1235mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.09mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.075mil < 10mil) Between Arc (7192.473mil,2199.26mil) on Top Overlay And Pad C18-2(7207.445mil,2215mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.075mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.089mil < 10mil) Between Arc (7192.473mil,2230.756mil) on Top Overlay And Pad C18-2(7207.445mil,2215mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.09mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.443mil < 10mil) Between Arc (7245.582mil,1129.031mil) on Top Overlay And Pad C12-1(7230mil,1145mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.443mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.002mil < 10mil) Between Arc (7245.582mil,1160.527mil) on Top Overlay And Pad C12-1(7230mil,1145mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.002mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.443mil < 10mil) Between Arc (7248.137mil,1219.031mil) on Top Overlay And Pad C13-1(7232.555mil,1235mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.443mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.002mil < 10mil) Between Arc (7248.137mil,1250.527mil) on Top Overlay And Pad C13-1(7232.555mil,1235mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.002mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.443mil < 10mil) Between Arc (7278.137mil,2199.031mil) on Top Overlay And Pad C18-1(7262.555mil,2215mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.443mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.002mil < 10mil) Between Arc (7278.137mil,2230.527mil) on Top Overlay And Pad C18-1(7262.555mil,2215mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.002mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.089mil < 10mil) Between Arc (7454.244mil,2379.918mil) on Top Overlay And Pad C4-2(7470mil,2394.89mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.09mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.002mil < 10mil) Between Arc (7454.473mil,2465.582mil) on Top Overlay And Pad C4-1(7470mil,2450mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.002mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.075mil < 10mil) Between Arc (7485.74mil,2379.918mil) on Top Overlay And Pad C4-2(7470mil,2394.89mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.075mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.443mil < 10mil) Between Arc (7485.969mil,2465.582mil) on Top Overlay And Pad C4-1(7470mil,2450mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.443mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.089mil < 10mil) Between Arc (7524.244mil,1327.473mil) on Top Overlay And Pad C8-2(7540mil,1342.445mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.09mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.002mil < 10mil) Between Arc (7524.473mil,1413.137mil) on Top Overlay And Pad C8-1(7540mil,1397.555mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.002mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.075mil < 10mil) Between Arc (7555.74mil,1327.473mil) on Top Overlay And Pad C8-2(7540mil,1342.445mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.075mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.443mil < 10mil) Between Arc (7555.969mil,1413.137mil) on Top Overlay And Pad C8-1(7540mil,1397.555mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.443mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.761mil < 10mil) Between Arc (7631mil,1273.5mil) on Top Overlay And Pad U2-1(7660mil,1273.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.761mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.253mil < 10mil) Between Arc (7660mil,1330mil) on Top Overlay And Pad U2-1(7660mil,1273.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.253mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.002mil < 10mil) Between Arc (7714.308mil,1629.473mil) on Top Overlay And Pad C16-1(7729.89mil,1645mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.002mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.443mil < 10mil) Between Arc (7714.308mil,1660.969mil) on Top Overlay And Pad C16-1(7729.89mil,1645mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.443mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.075mil < 10mil) Between Arc (7719.918mil,2829.26mil) on Top Overlay And Pad C1-2(7734.89mil,2845mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.075mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.089mil < 10mil) Between Arc (7719.918mil,2860.756mil) on Top Overlay And Pad C1-2(7734.89mil,2845mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.09mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.633mil < 10mil) Between Arc (7736.02mil,2356.713mil) on Top Overlay And Pad U1-1(7761.163mil,2357.111mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.633mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.443mil < 10mil) Between Arc (7764.031mil,2188.821mil) on Top Overlay And Pad R1-1(7780mil,2204.403mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.443mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.075mil < 10mil) Between Arc (7764.26mil,2274.485mil) on Top Overlay And Pad R1-2(7780mil,2259.513mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.075mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.075mil < 10mil) Between Arc (7794.918mil,1149.26mil) on Top Overlay And Pad C14-2(7809.89mil,1165mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.075mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.089mil < 10mil) Between Arc (7794.918mil,1180.756mil) on Top Overlay And Pad C14-2(7809.89mil,1165mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.09mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.002mil < 10mil) Between Arc (7795.527mil,2188.821mil) on Top Overlay And Pad R1-1(7780mil,2204.403mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.002mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.089mil < 10mil) Between Arc (7795.756mil,2274.485mil) on Top Overlay And Pad R1-2(7780mil,2259.513mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.09mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.089mil < 10mil) Between Arc (7799.972mil,1629.244mil) on Top Overlay And Pad C16-2(7785mil,1645mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.09mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.075mil < 10mil) Between Arc (7799.972mil,1660.74mil) on Top Overlay And Pad C16-2(7785mil,1645mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.075mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.443mil < 10mil) Between Arc (7805.582mil,2829.031mil) on Top Overlay And Pad C1-1(7790mil,2845mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.443mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.002mil < 10mil) Between Arc (7805.582mil,2860.527mil) on Top Overlay And Pad C1-1(7790mil,2845mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.002mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.089mil < 10mil) Between Arc (7844.378mil,1630.028mil) on Top Overlay And Pad C15-2(7860.134mil,1645mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.09mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.002mil < 10mil) Between Arc (7844.607mil,1715.692mil) on Top Overlay And Pad C15-1(7860.134mil,1700.11mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.002mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.075mil < 10mil) Between Arc (7875.874mil,1630.028mil) on Top Overlay And Pad C15-2(7860.134mil,1645mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.075mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.443mil < 10mil) Between Arc (7876.103mil,1715.692mil) on Top Overlay And Pad C15-1(7860.134mil,1700.11mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.443mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.443mil < 10mil) Between Arc (7880.582mil,1149.031mil) on Top Overlay And Pad C14-1(7865mil,1165mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.443mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.002mil < 10mil) Between Arc (7880.582mil,1180.527mil) on Top Overlay And Pad C14-1(7865mil,1165mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.002mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.002mil < 10mil) Between Arc (7904.418mil,2229.473mil) on Top Overlay And Pad C7-1(7920mil,2245mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.002mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.443mil < 10mil) Between Arc (7904.418mil,2260.969mil) on Top Overlay And Pad C7-1(7920mil,2245mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.443mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.089mil < 10mil) Between Arc (7954.244mil,1350.028mil) on Top Overlay And Pad C11-2(7970mil,1365mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.09mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.002mil < 10mil) Between Arc (7954.473mil,1435.692mil) on Top Overlay And Pad C11-1(7970mil,1420.11mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.002mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.075mil < 10mil) Between Arc (7985.74mil,1350.028mil) on Top Overlay And Pad C11-2(7970mil,1365mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.075mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.443mil < 10mil) Between Arc (7985.969mil,1435.692mil) on Top Overlay And Pad C11-1(7970mil,1420.11mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.443mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.089mil < 10mil) Between Arc (7990.082mil,2229.244mil) on Top Overlay And Pad C7-2(7975.11mil,2245mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.09mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.075mil < 10mil) Between Arc (7990.082mil,2260.74mil) on Top Overlay And Pad C7-2(7975.11mil,2245mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.075mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.089mil < 10mil) Between Arc (8034.244mil,1349.918mil) on Top Overlay And Pad C10-2(8050mil,1364.89mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.09mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.002mil < 10mil) Between Arc (8034.473mil,1435.582mil) on Top Overlay And Pad C10-1(8050mil,1420mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.002mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.075mil < 10mil) Between Arc (8065.74mil,1349.918mil) on Top Overlay And Pad C10-2(8050mil,1364.89mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.075mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.443mil < 10mil) Between Arc (8065.969mil,1435.582mil) on Top Overlay And Pad C10-1(8050mil,1420mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.443mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.075mil < 10mil) Between Arc (8100.028mil,2069.26mil) on Top Overlay And Pad C5-2(8115mil,2085mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.075mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.089mil < 10mil) Between Arc (8100.028mil,2100.756mil) on Top Overlay And Pad C5-2(8115mil,2085mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.09mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.075mil < 10mil) Between Arc (8105.138mil,1868.057mil) on Top Overlay And Pad C6-2(8120.11mil,1883.797mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.075mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.089mil < 10mil) Between Arc (8105.138mil,1899.553mil) on Top Overlay And Pad C6-2(8120.11mil,1883.797mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.09mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.089mil < 10mil) Between Arc (8119.244mil,1350.028mil) on Top Overlay And Pad C9-2(8135mil,1365mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.09mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.002mil < 10mil) Between Arc (8119.473mil,1435.692mil) on Top Overlay And Pad C9-1(8135mil,1420.11mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.002mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.075mil < 10mil) Between Arc (8150.74mil,1350.028mil) on Top Overlay And Pad C9-2(8135mil,1365mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.075mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.443mil < 10mil) Between Arc (8150.969mil,1435.692mil) on Top Overlay And Pad C9-1(8135mil,1420.11mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.443mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.443mil < 10mil) Between Arc (8159.031mil,2579.418mil) on Top Overlay And Pad C2-1(8175mil,2595mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.443mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.075mil < 10mil) Between Arc (8159.26mil,2665.082mil) on Top Overlay And Pad C2-2(8175mil,2650.11mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.075mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.443mil < 10mil) Between Arc (8185.692mil,2069.031mil) on Top Overlay And Pad C5-1(8170.11mil,2085mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.443mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.002mil < 10mil) Between Arc (8185.692mil,2100.527mil) on Top Overlay And Pad C5-1(8170.11mil,2085mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.002mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.002mil < 10mil) Between Arc (8190.527mil,2579.418mil) on Top Overlay And Pad C2-1(8175mil,2595mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.002mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.089mil < 10mil) Between Arc (8190.756mil,2665.082mil) on Top Overlay And Pad C2-2(8175mil,2650.11mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.09mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.443mil < 10mil) Between Arc (8190.802mil,1867.828mil) on Top Overlay And Pad C6-1(8175.22mil,1883.797mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.443mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.002mil < 10mil) Between Arc (8190.802mil,1899.324mil) on Top Overlay And Pad C6-1(8175.22mil,1883.797mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.002mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.075mil < 10mil) Between Arc (8205.028mil,2373.396mil) on Top Overlay And Pad C3-2(8220mil,2389.136mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.075mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.089mil < 10mil) Between Arc (8205.028mil,2404.892mil) on Top Overlay And Pad C3-2(8220mil,2389.136mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.09mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.443mil < 10mil) Between Arc (8290.692mil,2373.167mil) on Top Overlay And Pad C3-1(8275.11mil,2389.136mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.443mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.002mil < 10mil) Between Arc (8290.692mil,2404.663mil) on Top Overlay And Pad C3-1(8275.11mil,2389.136mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.002mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.008mil < 10mil) Between Pad C10-1(8050mil,1420mil) on Top Layer And Track (8022.277mil,1404.084mil)(8022.277mil,1435.58mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.008mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.03mil < 10mil) Between Pad C10-1(8050mil,1420mil) on Top Layer And Track (8034.474mil,1447.778mil)(8065.969mil,1447.778mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.03mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.45mil < 10mil) Between Pad C10-1(8050mil,1420mil) on Top Layer And Track (8078.167mil,1404.084mil)(8078.167mil,1435.58mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.45mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.237mil < 10mil) Between Pad C10-2(8050mil,1364.89mil) on Top Layer And Track (8022.046mil,1349.916mil)(8022.046mil,1381.411mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.237mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.592mil < 10mil) Between Pad C10-2(8050mil,1364.89mil) on Top Layer And Track (8034.242mil,1337.72mil)(8065.739mil,1337.72mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.592mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.221mil < 10mil) Between Pad C10-2(8050mil,1364.89mil) on Top Layer And Track (8077.938mil,1349.916mil)(8077.938mil,1381.411mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.452mil < 10mil) Between Pad C1-1(7790mil,2845mil) on Top Layer And Track (7774.084mil,2816.833mil)(7805.58mil,2816.833mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.006mil < 10mil) Between Pad C1-1(7790mil,2845mil) on Top Layer And Track (7774.084mil,2872.723mil)(7805.58mil,2872.723mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.03mil < 10mil) Between Pad C1-1(7790mil,2845mil) on Top Layer And Track (7817.778mil,2829.031mil)(7817.778mil,2860.526mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.03mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.008mil < 10mil) Between Pad C11-1(7970mil,1420.11mil) on Top Layer And Track (7942.277mil,1404.194mil)(7942.277mil,1435.69mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.008mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.03mil < 10mil) Between Pad C11-1(7970mil,1420.11mil) on Top Layer And Track (7954.474mil,1447.888mil)(7985.969mil,1447.888mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.03mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.45mil < 10mil) Between Pad C11-1(7970mil,1420.11mil) on Top Layer And Track (7998.167mil,1404.194mil)(7998.167mil,1435.69mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.45mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.237mil < 10mil) Between Pad C11-2(7970mil,1365mil) on Top Layer And Track (7942.046mil,1350.026mil)(7942.046mil,1381.521mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.237mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.592mil < 10mil) Between Pad C11-2(7970mil,1365mil) on Top Layer And Track (7954.242mil,1337.83mil)(7985.739mil,1337.83mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.592mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.221mil < 10mil) Between Pad C11-2(7970mil,1365mil) on Top Layer And Track (7997.938mil,1350.026mil)(7997.938mil,1381.521mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.589mil < 10mil) Between Pad C1-2(7734.89mil,2845mil) on Top Layer And Track (7707.72mil,2829.261mil)(7707.72mil,2860.758mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.589mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.221mil < 10mil) Between Pad C1-2(7734.89mil,2845mil) on Top Layer And Track (7719.916mil,2817.062mil)(7751.411mil,2817.062mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.237mil < 10mil) Between Pad C1-2(7734.89mil,2845mil) on Top Layer And Track (7719.916mil,2872.954mil)(7751.411mil,2872.954mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.237mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.452mil < 10mil) Between Pad C12-1(7230mil,1145mil) on Top Layer And Track (7214.084mil,1116.833mil)(7245.58mil,1116.833mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.006mil < 10mil) Between Pad C12-1(7230mil,1145mil) on Top Layer And Track (7214.084mil,1172.723mil)(7245.58mil,1172.723mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.03mil < 10mil) Between Pad C12-1(7230mil,1145mil) on Top Layer And Track (7257.778mil,1129.031mil)(7257.778mil,1160.526mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.03mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.589mil < 10mil) Between Pad C12-2(7174.89mil,1145mil) on Top Layer And Track (7147.72mil,1129.261mil)(7147.72mil,1160.758mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.589mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.221mil < 10mil) Between Pad C12-2(7174.89mil,1145mil) on Top Layer And Track (7159.916mil,1117.062mil)(7191.411mil,1117.062mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.237mil < 10mil) Between Pad C12-2(7174.89mil,1145mil) on Top Layer And Track (7159.916mil,1172.954mil)(7191.411mil,1172.954mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.237mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.452mil < 10mil) Between Pad C13-1(7232.555mil,1235mil) on Top Layer And Track (7216.639mil,1206.833mil)(7248.135mil,1206.833mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.006mil < 10mil) Between Pad C13-1(7232.555mil,1235mil) on Top Layer And Track (7216.639mil,1262.723mil)(7248.135mil,1262.723mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.03mil < 10mil) Between Pad C13-1(7232.555mil,1235mil) on Top Layer And Track (7260.333mil,1219.031mil)(7260.333mil,1250.526mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.03mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.589mil < 10mil) Between Pad C13-2(7177.445mil,1235mil) on Top Layer And Track (7150.275mil,1219.261mil)(7150.275mil,1250.758mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.589mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.221mil < 10mil) Between Pad C13-2(7177.445mil,1235mil) on Top Layer And Track (7162.471mil,1207.062mil)(7193.966mil,1207.062mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.237mil < 10mil) Between Pad C13-2(7177.445mil,1235mil) on Top Layer And Track (7162.471mil,1262.954mil)(7193.966mil,1262.954mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.237mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.452mil < 10mil) Between Pad C14-1(7865mil,1165mil) on Top Layer And Track (7849.084mil,1136.833mil)(7880.58mil,1136.833mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.006mil < 10mil) Between Pad C14-1(7865mil,1165mil) on Top Layer And Track (7849.084mil,1192.723mil)(7880.58mil,1192.723mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.03mil < 10mil) Between Pad C14-1(7865mil,1165mil) on Top Layer And Track (7892.778mil,1149.031mil)(7892.778mil,1180.526mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.03mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.589mil < 10mil) Between Pad C14-2(7809.89mil,1165mil) on Top Layer And Track (7782.72mil,1149.261mil)(7782.72mil,1180.758mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.589mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.221mil < 10mil) Between Pad C14-2(7809.89mil,1165mil) on Top Layer And Track (7794.916mil,1137.062mil)(7826.411mil,1137.062mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.237mil < 10mil) Between Pad C14-2(7809.89mil,1165mil) on Top Layer And Track (7794.916mil,1192.954mil)(7826.411mil,1192.954mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.237mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.008mil < 10mil) Between Pad C15-1(7860.134mil,1700.11mil) on Top Layer And Track (7832.411mil,1684.194mil)(7832.411mil,1715.69mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.008mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.03mil < 10mil) Between Pad C15-1(7860.134mil,1700.11mil) on Top Layer And Track (7844.608mil,1727.888mil)(7876.103mil,1727.888mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.03mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.45mil < 10mil) Between Pad C15-1(7860.134mil,1700.11mil) on Top Layer And Track (7888.301mil,1684.194mil)(7888.301mil,1715.69mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.45mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.237mil < 10mil) Between Pad C15-2(7860.134mil,1645mil) on Top Layer And Track (7832.18mil,1630.026mil)(7832.18mil,1661.521mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.237mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.592mil < 10mil) Between Pad C15-2(7860.134mil,1645mil) on Top Layer And Track (7844.376mil,1617.83mil)(7875.873mil,1617.83mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.592mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.221mil < 10mil) Between Pad C15-2(7860.134mil,1645mil) on Top Layer And Track (7888.072mil,1630.026mil)(7888.072mil,1661.521mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.156mil < 10mil) Between Pad C16-1(7729.89mil,1645mil) on Top Layer And Track (7702.112mil,1629.474mil)(7702.112mil,1660.969mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.156mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.006mil < 10mil) Between Pad C16-1(7729.89mil,1645mil) on Top Layer And Track (7714.31mil,1617.277mil)(7745.806mil,1617.277mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.45mil < 10mil) Between Pad C16-1(7729.89mil,1645mil) on Top Layer And Track (7714.31mil,1673.167mil)(7745.806mil,1673.167mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.45mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.267mil < 10mil) Between Pad C16-2(7785mil,1645mil) on Top Layer And Track (7768.479mil,1617.046mil)(7799.974mil,1617.046mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.267mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.221mil < 10mil) Between Pad C16-2(7785mil,1645mil) on Top Layer And Track (7768.479mil,1672.938mil)(7799.974mil,1672.938mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.422mil < 10mil) Between Pad C16-2(7785mil,1645mil) on Top Layer And Track (7812.17mil,1629.242mil)(7812.17mil,1660.739mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.422mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C17-1(7300mil,2120mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C17-1(7300mil,2120mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.985mil < 10mil) Between Pad C17-1(7300mil,2120mil) on Top Layer And Track (7300.397mil,2085.503mil)(7432.379mil,2085.503mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.985mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.985mil < 10mil) Between Pad C17-1(7300mil,2120mil) on Top Layer And Track (7300.397mil,2154.497mil)(7432.379mil,2154.497mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.985mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad C17-1(7300mil,2120mil) on Top Layer And Track (7342.596mil,2085.503mil)(7342.596mil,2154.497mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.985mil < 10mil) Between Pad C17-2(7432.776mil,2120mil) on Top Layer And Track (7300.397mil,2085.503mil)(7432.379mil,2085.503mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.985mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.985mil < 10mil) Between Pad C17-2(7432.776mil,2120mil) on Top Layer And Track (7300.397mil,2154.497mil)(7432.379mil,2154.497mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.985mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.452mil < 10mil) Between Pad C18-1(7262.555mil,2215mil) on Top Layer And Track (7246.639mil,2186.833mil)(7278.135mil,2186.833mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.006mil < 10mil) Between Pad C18-1(7262.555mil,2215mil) on Top Layer And Track (7246.639mil,2242.723mil)(7278.135mil,2242.723mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.03mil < 10mil) Between Pad C18-1(7262.555mil,2215mil) on Top Layer And Track (7290.333mil,2199.031mil)(7290.333mil,2230.526mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.03mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.589mil < 10mil) Between Pad C18-2(7207.445mil,2215mil) on Top Layer And Track (7180.275mil,2199.261mil)(7180.275mil,2230.758mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.589mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.221mil < 10mil) Between Pad C18-2(7207.445mil,2215mil) on Top Layer And Track (7192.471mil,2187.062mil)(7223.966mil,2187.062mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.237mil < 10mil) Between Pad C18-2(7207.445mil,2215mil) on Top Layer And Track (7192.471mil,2242.954mil)(7223.966mil,2242.954mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.237mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.45mil < 10mil) Between Pad C2-1(8175mil,2595mil) on Top Layer And Track (8146.833mil,2579.42mil)(8146.833mil,2610.916mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.45mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.228mil < 10mil) Between Pad C2-1(8175mil,2595mil) on Top Layer And Track (8159.031mil,2567.222mil)(8190.526mil,2567.222mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.228mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.006mil < 10mil) Between Pad C2-1(8175mil,2595mil) on Top Layer And Track (8202.723mil,2579.42mil)(8202.723mil,2610.916mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.251mil < 10mil) Between Pad C2-2(8175mil,2650.11mil) on Top Layer And Track (8147.062mil,2633.589mil)(8147.062mil,2665.084mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.251mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.422mil < 10mil) Between Pad C2-2(8175mil,2650.11mil) on Top Layer And Track (8159.261mil,2677.28mil)(8190.758mil,2677.28mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.422mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.237mil < 10mil) Between Pad C2-2(8175mil,2650.11mil) on Top Layer And Track (8202.954mil,2633.589mil)(8202.954mil,2665.084mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.237mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.452mil < 10mil) Between Pad C3-1(8275.11mil,2389.136mil) on Top Layer And Track (8259.194mil,2360.969mil)(8290.69mil,2360.969mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.006mil < 10mil) Between Pad C3-1(8275.11mil,2389.136mil) on Top Layer And Track (8259.194mil,2416.859mil)(8290.69mil,2416.859mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.03mil < 10mil) Between Pad C3-1(8275.11mil,2389.136mil) on Top Layer And Track (8302.888mil,2373.167mil)(8302.888mil,2404.662mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.03mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.589mil < 10mil) Between Pad C3-2(8220mil,2389.136mil) on Top Layer And Track (8192.83mil,2373.397mil)(8192.83mil,2404.894mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.589mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.221mil < 10mil) Between Pad C3-2(8220mil,2389.136mil) on Top Layer And Track (8205.026mil,2361.198mil)(8236.521mil,2361.198mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.237mil < 10mil) Between Pad C3-2(8220mil,2389.136mil) on Top Layer And Track (8205.026mil,2417.09mil)(8236.521mil,2417.09mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.237mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.008mil < 10mil) Between Pad C4-1(7470mil,2450mil) on Top Layer And Track (7442.277mil,2434.084mil)(7442.277mil,2465.58mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.008mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.03mil < 10mil) Between Pad C4-1(7470mil,2450mil) on Top Layer And Track (7454.474mil,2477.778mil)(7485.969mil,2477.778mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.03mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.45mil < 10mil) Between Pad C4-1(7470mil,2450mil) on Top Layer And Track (7498.167mil,2434.084mil)(7498.167mil,2465.58mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.45mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.237mil < 10mil) Between Pad C4-2(7470mil,2394.89mil) on Top Layer And Track (7442.046mil,2379.916mil)(7442.046mil,2411.411mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.237mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.592mil < 10mil) Between Pad C4-2(7470mil,2394.89mil) on Top Layer And Track (7454.242mil,2367.72mil)(7485.739mil,2367.72mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.592mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.221mil < 10mil) Between Pad C4-2(7470mil,2394.89mil) on Top Layer And Track (7497.938mil,2379.916mil)(7497.938mil,2411.411mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.452mil < 10mil) Between Pad C5-1(8170.11mil,2085mil) on Top Layer And Track (8154.194mil,2056.833mil)(8185.69mil,2056.833mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.006mil < 10mil) Between Pad C5-1(8170.11mil,2085mil) on Top Layer And Track (8154.194mil,2112.723mil)(8185.69mil,2112.723mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.03mil < 10mil) Between Pad C5-1(8170.11mil,2085mil) on Top Layer And Track (8197.888mil,2069.031mil)(8197.888mil,2100.526mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.03mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.589mil < 10mil) Between Pad C5-2(8115mil,2085mil) on Top Layer And Track (8087.83mil,2069.261mil)(8087.83mil,2100.758mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.589mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.221mil < 10mil) Between Pad C5-2(8115mil,2085mil) on Top Layer And Track (8100.026mil,2057.062mil)(8131.521mil,2057.062mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.237mil < 10mil) Between Pad C5-2(8115mil,2085mil) on Top Layer And Track (8100.026mil,2112.954mil)(8131.521mil,2112.954mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.237mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.452mil < 10mil) Between Pad C6-1(8175.22mil,1883.797mil) on Top Layer And Track (8159.304mil,1855.63mil)(8190.8mil,1855.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.006mil < 10mil) Between Pad C6-1(8175.22mil,1883.797mil) on Top Layer And Track (8159.304mil,1911.52mil)(8190.8mil,1911.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.03mil < 10mil) Between Pad C6-1(8175.22mil,1883.797mil) on Top Layer And Track (8202.998mil,1867.828mil)(8202.998mil,1899.323mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.03mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.589mil < 10mil) Between Pad C6-2(8120.11mil,1883.797mil) on Top Layer And Track (8092.94mil,1868.058mil)(8092.94mil,1899.555mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.589mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.221mil < 10mil) Between Pad C6-2(8120.11mil,1883.797mil) on Top Layer And Track (8105.136mil,1855.859mil)(8136.631mil,1855.859mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.237mil < 10mil) Between Pad C6-2(8120.11mil,1883.797mil) on Top Layer And Track (8105.136mil,1911.751mil)(8136.631mil,1911.751mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.237mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.156mil < 10mil) Between Pad C7-1(7920mil,2245mil) on Top Layer And Track (7892.222mil,2229.474mil)(7892.222mil,2260.969mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.156mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.006mil < 10mil) Between Pad C7-1(7920mil,2245mil) on Top Layer And Track (7904.42mil,2217.277mil)(7935.916mil,2217.277mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.45mil < 10mil) Between Pad C7-1(7920mil,2245mil) on Top Layer And Track (7904.42mil,2273.167mil)(7935.916mil,2273.167mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.45mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.267mil < 10mil) Between Pad C7-2(7975.11mil,2245mil) on Top Layer And Track (7958.589mil,2217.046mil)(7990.084mil,2217.046mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.267mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.221mil < 10mil) Between Pad C7-2(7975.11mil,2245mil) on Top Layer And Track (7958.589mil,2272.938mil)(7990.084mil,2272.938mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.422mil < 10mil) Between Pad C7-2(7975.11mil,2245mil) on Top Layer And Track (8002.28mil,2229.242mil)(8002.28mil,2260.739mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.422mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.008mil < 10mil) Between Pad C8-1(7540mil,1397.555mil) on Top Layer And Track (7512.277mil,1381.639mil)(7512.277mil,1413.135mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.008mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.03mil < 10mil) Between Pad C8-1(7540mil,1397.555mil) on Top Layer And Track (7524.474mil,1425.333mil)(7555.969mil,1425.333mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.03mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.45mil < 10mil) Between Pad C8-1(7540mil,1397.555mil) on Top Layer And Track (7568.167mil,1381.639mil)(7568.167mil,1413.135mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.45mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.237mil < 10mil) Between Pad C8-2(7540mil,1342.445mil) on Top Layer And Track (7512.046mil,1327.471mil)(7512.046mil,1358.966mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.237mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.592mil < 10mil) Between Pad C8-2(7540mil,1342.445mil) on Top Layer And Track (7524.242mil,1315.275mil)(7555.739mil,1315.275mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.592mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.221mil < 10mil) Between Pad C8-2(7540mil,1342.445mil) on Top Layer And Track (7567.938mil,1327.471mil)(7567.938mil,1358.966mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.008mil < 10mil) Between Pad C9-1(8135mil,1420.11mil) on Top Layer And Track (8107.277mil,1404.194mil)(8107.277mil,1435.69mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.008mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.03mil < 10mil) Between Pad C9-1(8135mil,1420.11mil) on Top Layer And Track (8119.474mil,1447.888mil)(8150.969mil,1447.888mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.03mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.45mil < 10mil) Between Pad C9-1(8135mil,1420.11mil) on Top Layer And Track (8163.167mil,1404.194mil)(8163.167mil,1435.69mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.45mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.237mil < 10mil) Between Pad C9-2(8135mil,1365mil) on Top Layer And Track (8107.046mil,1350.026mil)(8107.046mil,1381.521mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.237mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.592mil < 10mil) Between Pad C9-2(8135mil,1365mil) on Top Layer And Track (8119.242mil,1337.83mil)(8150.739mil,1337.83mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.592mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.221mil < 10mil) Between Pad C9-2(8135mil,1365mil) on Top Layer And Track (8162.938mil,1350.026mil)(8162.938mil,1381.521mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.091mil < 10mil) Between Pad CN1-2(8270mil,2730mil) on Bottom Layer And Track (8309.332mil,2702.773mil)(8309.332mil,2708.008mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.091mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.091mil < 10mil) Between Pad CN1-2(8270mil,2730mil) on Bottom Layer And Track (8309.332mil,2751.992mil)(8309.332mil,2757.222mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.091mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.091mil < 10mil) Between Pad CN1-3(8270mil,2779.214mil) on Bottom Layer And Track (8309.332mil,2751.992mil)(8309.332mil,2757.222mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.091mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.091mil < 10mil) Between Pad CN1-3(8270mil,2779.214mil) on Bottom Layer And Track (8309.332mil,2801.206mil)(8309.332mil,2806.427mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.091mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.1mil < 10mil) Between Pad CN1-5(8399.923mil,2920.938mil) on Bottom Layer And Track (8309.332mil,2915.035mil)(8347.516mil,2915.035mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.1mil < 10mil) Between Pad CN1-5(8399.923mil,2920.938mil) on Bottom Layer And Track (8452.33mil,2915.035mil)(8506.183mil,2915.035mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.091mil < 10mil) Between Pad CN2-1(8270.038mil,2828.822mil) on Top Layer And Track (8309.37mil,2801.595mil)(8309.37mil,2806.83mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.091mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.091mil < 10mil) Between Pad CN2-1(8270.038mil,2828.822mil) on Top Layer And Track (8309.37mil,2850.814mil)(8309.37mil,2915.432mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.091mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.091mil < 10mil) Between Pad CN2-2(8270.038mil,2779.603mil) on Top Layer And Track (8309.37mil,2752.381mil)(8309.37mil,2757.611mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.091mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.091mil < 10mil) Between Pad CN2-2(8270.038mil,2779.603mil) on Top Layer And Track (8309.37mil,2801.595mil)(8309.37mil,2806.83mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.091mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.091mil < 10mil) Between Pad CN2-3(8270.038mil,2730.389mil) on Top Layer And Track (8309.37mil,2703.176mil)(8309.37mil,2708.397mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.091mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.091mil < 10mil) Between Pad CN2-3(8270.038mil,2730.389mil) on Top Layer And Track (8309.37mil,2752.381mil)(8309.37mil,2757.611mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.091mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad CN2-4(8270.038mil,2681.184mil) on Top Layer And Text "C2" (8220mil,2675.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.091mil < 10mil) Between Pad CN2-4(8270.038mil,2681.184mil) on Top Layer And Track (8309.37mil,2594.568mil)(8309.37mil,2659.192mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.091mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.091mil < 10mil) Between Pad CN2-4(8270.038mil,2681.184mil) on Top Layer And Track (8309.37mil,2703.176mil)(8309.37mil,2708.397mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.091mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.1mil < 10mil) Between Pad CN2-5(8399.961mil,2588.665mil) on Top Layer And Track (8309.37mil,2594.568mil)(8347.554mil,2594.568mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.1mil < 10mil) Between Pad CN2-5(8399.961mil,2588.665mil) on Top Layer And Track (8452.368mil,2594.568mil)(8506.221mil,2594.568mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.1mil < 10mil) Between Pad CN2-6(8399.961mil,2921.339mil) on Top Layer And Track (8309.37mil,2915.432mil)(8347.554mil,2915.432mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.1mil < 10mil) Between Pad CN2-6(8399.961mil,2921.339mil) on Top Layer And Track (8452.368mil,2915.432mil)(8506.221mil,2915.432mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.091mil < 10mil) Between Pad CN3-1(5264.923mil,2674.843mil) on Top Layer And Track (5225.591mil,2588.233mil)(5225.591mil,2652.851mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.091mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.091mil < 10mil) Between Pad CN3-1(5264.923mil,2674.843mil) on Top Layer And Track (5225.591mil,2696.835mil)(5225.591mil,2702.07mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.091mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.091mil < 10mil) Between Pad CN3-2(5264.923mil,2724.062mil) on Top Layer And Track (5225.591mil,2696.835mil)(5225.591mil,2702.07mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.091mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.091mil < 10mil) Between Pad CN3-2(5264.923mil,2724.062mil) on Top Layer And Track (5225.591mil,2746.054mil)(5225.591mil,2751.284mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.091mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.091mil < 10mil) Between Pad CN3-3(5264.923mil,2773.276mil) on Top Layer And Track (5225.591mil,2746.054mil)(5225.591mil,2751.284mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.091mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.091mil < 10mil) Between Pad CN3-3(5264.923mil,2773.276mil) on Top Layer And Track (5225.591mil,2795.268mil)(5225.591mil,2800.489mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.091mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.091mil < 10mil) Between Pad CN3-4(5264.923mil,2822.481mil) on Top Layer And Track (5225.591mil,2795.268mil)(5225.591mil,2800.489mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.091mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.091mil < 10mil) Between Pad CN3-4(5264.923mil,2822.481mil) on Top Layer And Track (5225.591mil,2844.473mil)(5225.591mil,2909.097mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.091mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.1mil < 10mil) Between Pad CN3-5(5135mil,2915mil) on Top Layer And Track (5028.74mil,2909.097mil)(5082.593mil,2909.097mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.1mil < 10mil) Between Pad CN3-5(5135mil,2915mil) on Top Layer And Track (5187.407mil,2909.097mil)(5225.591mil,2909.097mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.1mil < 10mil) Between Pad CN3-6(5135mil,2582.326mil) on Top Layer And Track (5028.74mil,2588.233mil)(5082.593mil,2588.233mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.1mil < 10mil) Between Pad CN3-6(5135mil,2582.326mil) on Top Layer And Track (5187.407mil,2588.233mil)(5225.591mil,2588.233mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.772mil < 10mil) Between Pad D1-1(7405mil,1405mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.772mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.778mil < 10mil) Between Pad D1-1(7405mil,1405mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.778mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D1-1(7405mil,1405mil) on Top Layer And Text "L1" (7312.995mil,1326.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.447mil < 10mil) Between Pad D1-1(7405mil,1405mil) on Top Layer And Track (7348.85mil,1456.817mil)(7461.15mil,1456.817mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.447mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.362mil < 10mil) Between Pad D1-2(7405mil,1578.234mil) on Top Layer And Track (7348.85mil,1593.829mil)(7358.268mil,1594.092mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.914mil < 10mil) Between Pad D1-2(7405mil,1578.234mil) on Top Layer And Track (7451.284mil,1593.715mil)(7460.702mil,1593.978mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.914mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.34mil < 10mil) Between Pad L1-1(7405mil,1265mil) on Top Layer And Track (7306.57mil,1290.595mil)(7314.218mil,1290.595mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.34mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.095mil < 10mil) Between Pad L1-1(7405mil,1265mil) on Top Layer And Track (7495.772mil,1290.595mil)(7503.42mil,1290.595mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.095mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.105mil < 10mil) Between Pad L1-2(7405mil,1119.33mil) on Top Layer And Track (7306.57mil,1093.745mil)(7314.218mil,1093.745mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.105mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.095mil < 10mil) Between Pad L1-2(7405mil,1119.33mil) on Top Layer And Track (7495.772mil,1093.745mil)(7503.42mil,1093.745mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.095mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.734mil < 10mil) Between Pad LED1-1(7780.276mil,2072.049mil) on Top Layer And Track (7750.443mil,2056.687mil)(7762.252mil,2044.878mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.734mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.47mil < 10mil) Between Pad LED1-1(7780.276mil,2072.049mil) on Top Layer And Track (7762.252mil,2044.878mil)(7766.195mil,2044.878mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.47mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.694mil < 10mil) Between Pad LED1-1(7780.276mil,2072.049mil) on Top Layer And Track (7766.195mil,2044.878mil)(7793.752mil,2044.878mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.694mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.066mil < 10mil) Between Pad LED1-1(7780.276mil,2072.049mil) on Top Layer And Track (7766.496mil,2112.202mil)(7779.882mil,2098.816mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.066mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.066mil < 10mil) Between Pad LED1-1(7780.276mil,2072.049mil) on Top Layer And Track (7779.882mil,2098.816mil)(7779.882mil,2112.202mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.066mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.066mil < 10mil) Between Pad LED1-1(7780.276mil,2072.049mil) on Top Layer And Track (7779.882mil,2098.816mil)(7792.876mil,2111.81mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.066mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.47mil < 10mil) Between Pad LED1-1(7780.276mil,2072.049mil) on Top Layer And Track (7793.752mil,2044.878mil)(7797.69mil,2044.878mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.47mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.303mil < 10mil) Between Pad LED1-1(7780.276mil,2072.049mil) on Top Layer And Track (7797.69mil,2044.878mil)(7809.503mil,2056.687mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.303mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.566mil < 10mil) Between Pad LED1-2(7780mil,2135mil) on Top Layer And Track (7750.356mil,2158.267mil)(7808.621mil,2158.267mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.566mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.097mil < 10mil) Between Pad LED1-2(7780mil,2135mil) on Top Layer And Track (7766.103mil,2112.202mil)(7766.496mil,2112.202mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.097mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.66mil < 10mil) Between Pad LED1-2(7780mil,2135mil) on Top Layer And Track (7766.103mil,2112.202mil)(7792.876mil,2112.202mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.66mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.097mil < 10mil) Between Pad LED1-2(7780mil,2135mil) on Top Layer And Track (7766.496mil,2112.202mil)(7779.882mil,2098.816mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.097mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.097mil < 10mil) Between Pad LED1-2(7780mil,2135mil) on Top Layer And Track (7779.882mil,2098.816mil)(7779.882mil,2112.202mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.097mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.024mil < 10mil) Between Pad LED1-2(7780mil,2135mil) on Top Layer And Track (7779.882mil,2098.816mil)(7792.876mil,2111.81mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.024mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.66mil < 10mil) Between Pad LED1-2(7780mil,2135mil) on Top Layer And Track (7792.876mil,2111.81mil)(7792.876mil,2112.202mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.66mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.303mil < 10mil) Between Pad LED2-1(7114.863mil,2201.475mil) on Top Layer And Track (7085.636mil,2216.837mil)(7097.449mil,2228.646mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.303mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.47mil < 10mil) Between Pad LED2-1(7114.863mil,2201.475mil) on Top Layer And Track (7097.449mil,2228.646mil)(7101.387mil,2228.646mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.47mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.47mil < 10mil) Between Pad LED2-1(7114.863mil,2201.475mil) on Top Layer And Track (7101.387mil,2228.646mil)(7128.944mil,2228.646mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.47mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.066mil < 10mil) Between Pad LED2-1(7114.863mil,2201.475mil) on Top Layer And Track (7102.263mil,2161.714mil)(7115.257mil,2174.708mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.066mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.066mil < 10mil) Between Pad LED2-1(7114.863mil,2201.475mil) on Top Layer And Track (7115.257mil,2161.322mil)(7115.257mil,2174.708mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.066mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.066mil < 10mil) Between Pad LED2-1(7114.863mil,2201.475mil) on Top Layer And Track (7115.257mil,2174.708mil)(7128.643mil,2161.322mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.066mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.47mil < 10mil) Between Pad LED2-1(7114.863mil,2201.475mil) on Top Layer And Track (7128.944mil,2228.646mil)(7132.887mil,2228.646mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.47mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.734mil < 10mil) Between Pad LED2-1(7114.863mil,2201.475mil) on Top Layer And Track (7132.887mil,2228.646mil)(7144.696mil,2216.837mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.734mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.566mil < 10mil) Between Pad LED2-2(7115.139mil,2138.524mil) on Top Layer And Track (7086.518mil,2115.257mil)(7144.783mil,2115.257mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.566mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.097mil < 10mil) Between Pad LED2-2(7115.139mil,2138.524mil) on Top Layer And Track (7102.263mil,2161.322mil)(7102.263mil,2161.714mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.097mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.097mil < 10mil) Between Pad LED2-2(7115.139mil,2138.524mil) on Top Layer And Track (7102.263mil,2161.322mil)(7129.036mil,2161.322mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.097mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.489mil < 10mil) Between Pad LED2-2(7115.139mil,2138.524mil) on Top Layer And Track (7102.263mil,2161.714mil)(7115.257mil,2174.708mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.489mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.097mil < 10mil) Between Pad LED2-2(7115.139mil,2138.524mil) on Top Layer And Track (7115.257mil,2161.322mil)(7115.257mil,2174.708mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.097mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.097mil < 10mil) Between Pad LED2-2(7115.139mil,2138.524mil) on Top Layer And Track (7115.257mil,2174.708mil)(7128.643mil,2161.322mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.097mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.097mil < 10mil) Between Pad LED2-2(7115.139mil,2138.524mil) on Top Layer And Track (7128.643mil,2161.322mil)(7129.036mil,2161.322mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.097mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R10-1(5480mil,2814.31mil) on Top Layer And Track (5453.992mil,2801.435mil)(5453.992mil,2839.186mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R10-1(5480mil,2814.31mil) on Top Layer And Track (5453.992mil,2839.186mil)(5506.008mil,2839.186mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R10-1(5480mil,2814.31mil) on Top Layer And Track (5506.008mil,2801.435mil)(5506.008mil,2839.186mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Pad R10-2(5480mil,2755mil) on Top Layer And Track (5453.992mil,2730.124mil)(5453.992mil,2767.875mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R10-2(5480mil,2755mil) on Top Layer And Track (5453.992mil,2730.124mil)(5506.008mil,2730.124mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R10-2(5480mil,2755mil) on Top Layer And Track (5506.008mil,2730.124mil)(5506.008mil,2767.875mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.45mil < 10mil) Between Pad R1-1(7780mil,2204.403mil) on Top Layer And Track (7751.833mil,2188.823mil)(7751.833mil,2220.319mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.45mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.228mil < 10mil) Between Pad R1-1(7780mil,2204.403mil) on Top Layer And Track (7764.031mil,2176.625mil)(7795.526mil,2176.625mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.228mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.006mil < 10mil) Between Pad R1-1(7780mil,2204.403mil) on Top Layer And Track (7807.723mil,2188.823mil)(7807.723mil,2220.319mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R11-1(7187.566mil,2467.251mil) on Top Layer And Track (7162.69mil,2441.243mil)(7162.69mil,2493.259mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Pad R11-1(7187.566mil,2467.251mil) on Top Layer And Track (7162.69mil,2441.243mil)(7200.441mil,2441.243mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R11-1(7187.566mil,2467.251mil) on Top Layer And Track (7162.69mil,2493.259mil)(7200.441mil,2493.259mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R11-2(7246.876mil,2467.251mil) on Top Layer And Track (7234.001mil,2441.243mil)(7271.752mil,2441.243mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R11-2(7246.876mil,2467.251mil) on Top Layer And Track (7234.001mil,2493.259mil)(7271.752mil,2493.259mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R11-2(7246.876mil,2467.251mil) on Top Layer And Track (7271.752mil,2441.243mil)(7271.752mil,2493.259mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.251mil < 10mil) Between Pad R1-2(7780mil,2259.513mil) on Top Layer And Track (7752.062mil,2242.992mil)(7752.062mil,2274.487mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.251mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.422mil < 10mil) Between Pad R1-2(7780mil,2259.513mil) on Top Layer And Track (7764.261mil,2286.683mil)(7795.758mil,2286.683mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.422mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.237mil < 10mil) Between Pad R1-2(7780mil,2259.513mil) on Top Layer And Track (7807.954mil,2242.992mil)(7807.954mil,2274.487mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.237mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R12-1(7187.566mil,2611.754mil) on Top Layer And Track (7162.69mil,2585.746mil)(7162.69mil,2637.762mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Pad R12-1(7187.566mil,2611.754mil) on Top Layer And Track (7162.69mil,2585.746mil)(7200.441mil,2585.746mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R12-1(7187.566mil,2611.754mil) on Top Layer And Track (7162.69mil,2637.762mil)(7200.441mil,2637.762mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R12-2(7246.876mil,2611.754mil) on Top Layer And Track (7234.001mil,2585.746mil)(7271.752mil,2585.746mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R12-2(7246.876mil,2611.754mil) on Top Layer And Track (7234.001mil,2637.762mil)(7271.752mil,2637.762mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R12-2(7246.876mil,2611.754mil) on Top Layer And Track (7271.752mil,2585.746mil)(7271.752mil,2637.762mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R13-1(7187.566mil,2395mil) on Top Layer And Track (7162.69mil,2368.992mil)(7162.69mil,2421.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Pad R13-1(7187.566mil,2395mil) on Top Layer And Track (7162.69mil,2368.992mil)(7200.441mil,2368.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R13-1(7187.566mil,2395mil) on Top Layer And Track (7162.69mil,2421.008mil)(7200.441mil,2421.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R13-2(7246.876mil,2395mil) on Top Layer And Track (7234.001mil,2368.992mil)(7271.752mil,2368.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R13-2(7246.876mil,2395mil) on Top Layer And Track (7234.001mil,2421.008mil)(7271.752mil,2421.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R13-2(7246.876mil,2395mil) on Top Layer And Track (7271.752mil,2368.992mil)(7271.752mil,2421.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R14-1(7187.566mil,2539.503mil) on Top Layer And Track (7162.69mil,2513.495mil)(7162.69mil,2565.511mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Pad R14-1(7187.566mil,2539.503mil) on Top Layer And Track (7162.69mil,2513.495mil)(7200.441mil,2513.495mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R14-1(7187.566mil,2539.503mil) on Top Layer And Track (7162.69mil,2565.511mil)(7200.441mil,2565.511mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R14-2(7246.876mil,2539.503mil) on Top Layer And Track (7234.001mil,2513.495mil)(7271.752mil,2513.495mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R14-2(7246.876mil,2539.503mil) on Top Layer And Track (7234.001mil,2565.511mil)(7271.752mil,2565.511mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R14-2(7246.876mil,2539.503mil) on Top Layer And Track (7271.752mil,2513.495mil)(7271.752mil,2565.511mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R15-1(7950mil,1491.908mil) on Top Layer And Track (7937.125mil,1465.9mil)(7974.876mil,1465.9mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R15-1(7950mil,1491.908mil) on Top Layer And Track (7937.125mil,1517.916mil)(7974.876mil,1517.916mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R15-1(7950mil,1491.908mil) on Top Layer And Track (7974.876mil,1465.9mil)(7974.876mil,1517.916mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R15-2(7890.69mil,1491.908mil) on Top Layer And Track (7865.814mil,1465.9mil)(7865.814mil,1517.916mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Pad R15-2(7890.69mil,1491.908mil) on Top Layer And Track (7865.814mil,1465.9mil)(7903.565mil,1465.9mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R15-2(7890.69mil,1491.908mil) on Top Layer And Track (7865.814mil,1517.916mil)(7903.565mil,1517.916mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R16-1(7804.31mil,1085mil) on Top Layer And Track (7791.435mil,1058.992mil)(7829.186mil,1058.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R16-1(7804.31mil,1085mil) on Top Layer And Track (7791.435mil,1111.008mil)(7829.186mil,1111.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R16-1(7804.31mil,1085mil) on Top Layer And Track (7829.186mil,1058.992mil)(7829.186mil,1111.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R16-2(7745mil,1085mil) on Top Layer And Track (7720.124mil,1058.992mil)(7720.124mil,1111.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Pad R16-2(7745mil,1085mil) on Top Layer And Track (7720.124mil,1058.992mil)(7757.875mil,1058.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R16-2(7745mil,1085mil) on Top Layer And Track (7720.124mil,1111.008mil)(7757.875mil,1111.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R17-1(7729.984mil,1720mil) on Top Layer And Track (7705.108mil,1693.992mil)(7705.108mil,1746.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Pad R17-1(7729.984mil,1720mil) on Top Layer And Track (7705.108mil,1693.992mil)(7742.859mil,1693.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R17-1(7729.984mil,1720mil) on Top Layer And Track (7705.108mil,1746.008mil)(7742.859mil,1746.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R17-2(7789.294mil,1720mil) on Top Layer And Track (7776.419mil,1693.992mil)(7814.17mil,1693.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R17-2(7789.294mil,1720mil) on Top Layer And Track (7776.419mil,1746.008mil)(7814.17mil,1746.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R17-2(7789.294mil,1720mil) on Top Layer And Track (7814.17mil,1693.992mil)(7814.17mil,1746.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R2-1(8277.697mil,2264.136mil) on Top Layer And Track (8264.822mil,2238.128mil)(8302.573mil,2238.128mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R2-1(8277.697mil,2264.136mil) on Top Layer And Track (8264.822mil,2290.144mil)(8302.573mil,2290.144mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R2-1(8277.697mil,2264.136mil) on Top Layer And Track (8302.573mil,2238.128mil)(8302.573mil,2290.144mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R2-2(8218.387mil,2264.136mil) on Top Layer And Track (8193.511mil,2238.128mil)(8193.511mil,2290.144mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Pad R2-2(8218.387mil,2264.136mil) on Top Layer And Track (8193.511mil,2238.128mil)(8231.262mil,2238.128mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R2-2(8218.387mil,2264.136mil) on Top Layer And Track (8193.511mil,2290.144mil)(8231.262mil,2290.144mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Pad R3-1(8119.944mil,1954.637mil) on Top Layer And Track (8093.936mil,1929.761mil)(8093.936mil,1967.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R3-1(8119.944mil,1954.637mil) on Top Layer And Track (8093.936mil,1929.761mil)(8145.952mil,1929.761mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R3-1(8119.944mil,1954.637mil) on Top Layer And Track (8145.952mil,1929.761mil)(8145.952mil,1967.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R3-2(8119.944mil,2013.947mil) on Top Layer And Track (8093.936mil,2001.072mil)(8093.936mil,2038.823mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R3-2(8119.944mil,2013.947mil) on Top Layer And Track (8093.936mil,2038.823mil)(8145.952mil,2038.823mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R3-2(8119.944mil,2013.947mil) on Top Layer And Track (8145.952mil,2001.072mil)(8145.952mil,2038.823mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.008mil < 10mil) Between Pad R4-1(7115mil,2055mil) on Top Layer And Track (7087.277mil,2039.084mil)(7087.277mil,2070.58mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.008mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.03mil < 10mil) Between Pad R4-1(7115mil,2055mil) on Top Layer And Track (7099.474mil,2082.778mil)(7130.969mil,2082.778mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.03mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.45mil < 10mil) Between Pad R4-1(7115mil,2055mil) on Top Layer And Track (7143.167mil,2039.084mil)(7143.167mil,2070.58mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.45mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.237mil < 10mil) Between Pad R4-2(7115mil,1999.89mil) on Top Layer And Track (7087.046mil,1984.916mil)(7087.046mil,2016.411mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.237mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.592mil < 10mil) Between Pad R4-2(7115mil,1999.89mil) on Top Layer And Track (7099.242mil,1972.72mil)(7130.739mil,1972.72mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.592mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.221mil < 10mil) Between Pad R4-2(7115mil,1999.89mil) on Top Layer And Track (7142.938mil,1984.916mil)(7142.938mil,2016.411mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R5-1(7395mil,2215mil) on Top Layer And Track (7382.125mil,2188.992mil)(7419.876mil,2188.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R5-1(7395mil,2215mil) on Top Layer And Track (7382.125mil,2241.008mil)(7419.876mil,2241.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R5-1(7395mil,2215mil) on Top Layer And Track (7419.876mil,2188.992mil)(7419.876mil,2241.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R5-2(7335.69mil,2215mil) on Top Layer And Track (7310.814mil,2188.992mil)(7310.814mil,2241.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Pad R5-2(7335.69mil,2215mil) on Top Layer And Track (7310.814mil,2188.992mil)(7348.565mil,2188.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R5-2(7335.69mil,2215mil) on Top Layer And Track (7310.814mil,2241.008mil)(7348.565mil,2241.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R6-1(7187.566mil,2684.006mil) on Top Layer And Track (7162.69mil,2657.998mil)(7162.69mil,2710.014mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Pad R6-1(7187.566mil,2684.006mil) on Top Layer And Track (7162.69mil,2657.998mil)(7200.441mil,2657.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R6-1(7187.566mil,2684.006mil) on Top Layer And Track (7162.69mil,2710.014mil)(7200.441mil,2710.014mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R6-2(7246.876mil,2684.006mil) on Top Layer And Track (7234.001mil,2657.998mil)(7271.752mil,2657.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R6-2(7246.876mil,2684.006mil) on Top Layer And Track (7234.001mil,2710.014mil)(7271.752mil,2710.014mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R6-2(7246.876mil,2684.006mil) on Top Layer And Track (7271.752mil,2657.998mil)(7271.752mil,2710.014mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R7-1(7890.69mil,1560mil) on Top Layer And Track (7865.814mil,1533.992mil)(7865.814mil,1586.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Pad R7-1(7890.69mil,1560mil) on Top Layer And Track (7865.814mil,1533.992mil)(7903.565mil,1533.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R7-1(7890.69mil,1560mil) on Top Layer And Track (7865.814mil,1586.008mil)(7903.565mil,1586.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R7-2(7950mil,1560mil) on Top Layer And Track (7937.125mil,1533.992mil)(7974.876mil,1533.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R7-2(7950mil,1560mil) on Top Layer And Track (7937.125mil,1586.008mil)(7974.876mil,1586.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R7-2(7950mil,1560mil) on Top Layer And Track (7974.876mil,1533.992mil)(7974.876mil,1586.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R8-1(7739.31mil,1160mil) on Top Layer And Track (7726.435mil,1133.992mil)(7764.186mil,1133.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R8-1(7739.31mil,1160mil) on Top Layer And Track (7726.435mil,1186.008mil)(7764.186mil,1186.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R8-1(7739.31mil,1160mil) on Top Layer And Track (7764.186mil,1133.992mil)(7764.186mil,1186.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R8-2(7680mil,1160mil) on Top Layer And Track (7655.124mil,1133.992mil)(7655.124mil,1186.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Pad R8-2(7680mil,1160mil) on Top Layer And Track (7655.124mil,1133.992mil)(7692.875mil,1133.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R8-2(7680mil,1160mil) on Top Layer And Track (7655.124mil,1186.008mil)(7692.875mil,1186.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R9-1(5548.026mil,2814.655mil) on Top Layer And Track (5522.018mil,2801.78mil)(5522.018mil,2839.531mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R9-1(5548.026mil,2814.655mil) on Top Layer And Track (5522.018mil,2839.531mil)(5574.034mil,2839.531mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R9-1(5548.026mil,2814.655mil) on Top Layer And Track (5574.034mil,2801.78mil)(5574.034mil,2839.531mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Pad R9-2(5548.026mil,2755.345mil) on Top Layer And Track (5522.018mil,2730.469mil)(5522.018mil,2768.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R9-2(5548.026mil,2755.345mil) on Top Layer And Track (5522.018mil,2730.469mil)(5574.034mil,2730.469mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R9-2(5548.026mil,2755.345mil) on Top Layer And Track (5574.034mil,2730.469mil)(5574.034mil,2768.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad S1-0(7470mil,2590mil) on Top Layer And Track (7440mil,2505mil)(7440mil,2675mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad S1-0(7470mil,2590mil) on Top Layer And Track (7500mil,2505mil)(7500mil,2675mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad S1-1(7470mil,2535mil) on Top Layer And Track (7440mil,2505mil)(7440mil,2675mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad S1-1(7470mil,2535mil) on Top Layer And Track (7440mil,2505mil)(7500mil,2505mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad S1-1(7470mil,2535mil) on Top Layer And Track (7500mil,2505mil)(7500mil,2675mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad S1-2(7470mil,2645mil) on Top Layer And Track (7440mil,2505mil)(7440mil,2675mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad S1-2(7470mil,2645mil) on Top Layer And Track (7440mil,2675mil)(7500mil,2675mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad S1-2(7470mil,2645mil) on Top Layer And Track (7500mil,2505mil)(7500mil,2675mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.906mil < 10mil) Between Pad U1-1(7761.163mil,2357.111mil) on Top Layer And Track (7738.435mil,2393.928mil)(7999.435mil,2393.928mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.906mil < 10mil) Between Pad U1-10(7938.337mil,2357.111mil) on Top Layer And Track (7738.435mil,2393.928mil)(7999.435mil,2393.928mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.906mil < 10mil) Between Pad U1-11(7958.011mil,2357.111mil) on Top Layer And Track (7738.435mil,2393.928mil)(7999.435mil,2393.928mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.925mil < 10mil) Between Pad U1-14(8036.752mil,2435.845mil) on Top Layer And Track (7999.435mil,2393.928mil)(7999.435mil,2655.928mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.925mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.93mil < 10mil) Between Pad U1-15(8036.757mil,2455.526mil) on Top Layer And Track (7999.435mil,2393.928mil)(7999.435mil,2655.928mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.93mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.925mil < 10mil) Between Pad U1-16(8036.752mil,2475.215mil) on Top Layer And Track (7999.435mil,2393.928mil)(7999.435mil,2655.928mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.925mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.93mil < 10mil) Between Pad U1-17(8036.757mil,2494.896mil) on Top Layer And Track (7999.435mil,2393.928mil)(7999.435mil,2655.928mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.93mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.925mil < 10mil) Between Pad U1-18(8036.752mil,2514.586mil) on Top Layer And Track (7999.435mil,2393.928mil)(7999.435mil,2655.928mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.925mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.931mil < 10mil) Between Pad U1-19(8036.757mil,2534.265mil) on Top Layer And Track (7999.435mil,2393.928mil)(7999.435mil,2655.928mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.931mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.906mil < 10mil) Between Pad U1-2(7780.858mil,2357.111mil) on Top Layer And Track (7738.435mil,2393.928mil)(7999.435mil,2393.928mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.926mil < 10mil) Between Pad U1-20(8036.752mil,2553.956mil) on Top Layer And Track (7999.435mil,2393.928mil)(7999.435mil,2655.928mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.926mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.931mil < 10mil) Between Pad U1-21(8036.757mil,2573.635mil) on Top Layer And Track (7999.435mil,2393.928mil)(7999.435mil,2655.928mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.931mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.926mil < 10mil) Between Pad U1-22(8036.752mil,2593.325mil) on Top Layer And Track (7999.435mil,2393.928mil)(7999.435mil,2655.928mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.926mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.931mil < 10mil) Between Pad U1-23(8036.757mil,2613.006mil) on Top Layer And Track (7999.435mil,2393.928mil)(7999.435mil,2655.928mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.931mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.926mil < 10mil) Between Pad U1-24(8036.752mil,2632.695mil) on Top Layer And Track (7999.435mil,2393.928mil)(7999.435mil,2655.928mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.926mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.623mil < 10mil) Between Pad U1-25(7977.707mil,2691.745mil) on Top Layer And Track (7755.435mil,2655.928mil)(7999.435mil,2655.928mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.623mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.623mil < 10mil) Between Pad U1-26(7958.011mil,2691.745mil) on Top Layer And Track (7755.435mil,2655.928mil)(7999.435mil,2655.928mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.623mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.623mil < 10mil) Between Pad U1-27(7938.337mil,2691.745mil) on Top Layer And Track (7755.435mil,2655.928mil)(7999.435mil,2655.928mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.623mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.906mil < 10mil) Between Pad U1-3(7800.533mil,2357.111mil) on Top Layer And Track (7738.435mil,2393.928mil)(7999.435mil,2393.928mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.623mil < 10mil) Between Pad U1-30(7879.271mil,2691.745mil) on Top Layer And Track (7755.435mil,2655.928mil)(7999.435mil,2655.928mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.623mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.623mil < 10mil) Between Pad U1-31(7859.597mil,2691.745mil) on Top Layer And Track (7755.435mil,2655.928mil)(7999.435mil,2655.928mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.623mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.623mil < 10mil) Between Pad U1-32(7839.903mil,2691.745mil) on Top Layer And Track (7755.435mil,2655.928mil)(7999.435mil,2655.928mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.623mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.623mil < 10mil) Between Pad U1-33(7820.227mil,2691.745mil) on Top Layer And Track (7755.435mil,2655.928mil)(7999.435mil,2655.928mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.623mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.623mil < 10mil) Between Pad U1-34(7800.533mil,2691.745mil) on Top Layer And Track (7755.435mil,2655.928mil)(7999.435mil,2655.928mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.623mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.748mil < 10mil) Between Pad U1-35(7780.858mil,2691.745mil) on Top Layer And Track (7738.435mil,2655.928mil)(7768.435mil,2655.928mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.748mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.623mil < 10mil) Between Pad U1-35(7780.858mil,2691.745mil) on Top Layer And Track (7755.435mil,2655.928mil)(7999.435mil,2655.928mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.623mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.623mil < 10mil) Between Pad U1-36(7761.163mil,2691.745mil) on Top Layer And Track (7738.435mil,2655.928mil)(7768.435mil,2655.928mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.623mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.623mil < 10mil) Between Pad U1-36(7761.163mil,2691.745mil) on Top Layer And Track (7755.435mil,2655.928mil)(7999.435mil,2655.928mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.623mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.172mil < 10mil) Between Pad U1-37(7702.113mil,2632.702mil) on Top Layer And Track (7738.435mil,2393.928mil)(7738.435mil,2655.928mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.172mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.168mil < 10mil) Between Pad U1-38(7702.118mil,2613.012mil) on Top Layer And Track (7738.435mil,2393.928mil)(7738.435mil,2655.928mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.168mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.172mil < 10mil) Between Pad U1-39(7702.113mil,2593.331mil) on Top Layer And Track (7738.435mil,2393.928mil)(7738.435mil,2655.928mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.172mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.906mil < 10mil) Between Pad U1-4(7820.227mil,2357.111mil) on Top Layer And Track (7738.435mil,2393.928mil)(7999.435mil,2393.928mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.168mil < 10mil) Between Pad U1-40(7702.118mil,2573.642mil) on Top Layer And Track (7738.435mil,2393.928mil)(7738.435mil,2655.928mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.168mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.172mil < 10mil) Between Pad U1-41(7702.113mil,2553.961mil) on Top Layer And Track (7738.435mil,2393.928mil)(7738.435mil,2655.928mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.172mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.168mil < 10mil) Between Pad U1-42(7702.118mil,2534.271mil) on Top Layer And Track (7738.435mil,2393.928mil)(7738.435mil,2655.928mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.168mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.174mil < 10mil) Between Pad U1-43(7702.111mil,2514.591mil) on Top Layer And Track (7738.435mil,2393.928mil)(7738.435mil,2655.928mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.168mil < 10mil) Between Pad U1-46(7702.117mil,2455.532mil) on Top Layer And Track (7738.435mil,2393.928mil)(7738.435mil,2655.928mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.168mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.174mil < 10mil) Between Pad U1-47(7702.111mil,2435.852mil) on Top Layer And Track (7738.435mil,2393.928mil)(7738.435mil,2655.928mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.168mil < 10mil) Between Pad U1-48(7702.117mil,2416.162mil) on Top Layer And Track (7738.435mil,2393.928mil)(7738.435mil,2655.928mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.168mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.906mil < 10mil) Between Pad U1-5(7839.903mil,2357.111mil) on Top Layer And Track (7738.435mil,2393.928mil)(7999.435mil,2393.928mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.906mil < 10mil) Between Pad U1-6(7859.597mil,2357.111mil) on Top Layer And Track (7738.435mil,2393.928mil)(7999.435mil,2393.928mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.906mil < 10mil) Between Pad U1-7(7879.271mil,2357.111mil) on Top Layer And Track (7738.435mil,2393.928mil)(7999.435mil,2393.928mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.906mil < 10mil) Between Pad U1-8(7898.967mil,2357.111mil) on Top Layer And Track (7738.435mil,2393.928mil)(7999.435mil,2393.928mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.906mil < 10mil) Between Pad U1-9(7918.641mil,2357.111mil) on Top Layer And Track (7738.435mil,2393.928mil)(7999.435mil,2393.928mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.251mil < 10mil) Between Pad U2-1(7660mil,1273.5mil) on Top Layer And Track (7636.575mil,1293.386mil)(7636.575mil,1345mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.251mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.866mil < 10mil) Between Pad U2-1(7660mil,1273.5mil) on Top Layer And Track (7636.575mil,1293.386mil)(7639.711mil,1293.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.866mil < 10mil) Between Pad U2-1(7660mil,1273.5mil) on Top Layer And Track (7680.289mil,1293.386mil)(7689.711mil,1293.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.866mil < 10mil) Between Pad U2-2(7710mil,1273.5mil) on Top Layer And Track (7680.289mil,1293.386mil)(7689.711mil,1293.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.866mil < 10mil) Between Pad U2-2(7710mil,1273.5mil) on Top Layer And Track (7730.289mil,1293.386mil)(7739.711mil,1293.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.866mil < 10mil) Between Pad U2-3(7760mil,1273.5mil) on Top Layer And Track (7730.289mil,1293.386mil)(7739.711mil,1293.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.866mil < 10mil) Between Pad U2-3(7760mil,1273.5mil) on Top Layer And Track (7780.289mil,1293.386mil)(7789.711mil,1293.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U2-4(7810mil,1273.5mil) on Top Layer And Text "C14" (7788mil,1228mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.866mil < 10mil) Between Pad U2-4(7810mil,1273.5mil) on Top Layer And Track (7780.289mil,1293.386mil)(7789.711mil,1293.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.866mil < 10mil) Between Pad U2-4(7810mil,1273.5mil) on Top Layer And Track (7830.289mil,1293.386mil)(7833.425mil,1293.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.779mil < 10mil) Between Pad U2-4(7810mil,1273.5mil) on Top Layer And Track (7833.425mil,1293.386mil)(7833.425mil,1466.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.779mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.866mil < 10mil) Between Pad U2-5(7810mil,1486.5mil) on Top Layer And Track (7780.289mil,1466.614mil)(7789.711mil,1466.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.866mil < 10mil) Between Pad U2-5(7810mil,1486.5mil) on Top Layer And Track (7830.289mil,1466.614mil)(7833.425mil,1466.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad U2-5(7810mil,1486.5mil) on Top Layer And Track (7833.425mil,1293.386mil)(7833.425mil,1466.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.866mil < 10mil) Between Pad U2-6(7760mil,1486.5mil) on Top Layer And Track (7730.289mil,1466.614mil)(7739.711mil,1466.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.866mil < 10mil) Between Pad U2-6(7760mil,1486.5mil) on Top Layer And Track (7780.289mil,1466.614mil)(7789.711mil,1466.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.866mil < 10mil) Between Pad U2-7(7710mil,1486.5mil) on Top Layer And Track (7680.289mil,1466.614mil)(7689.711mil,1466.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.866mil < 10mil) Between Pad U2-7(7710mil,1486.5mil) on Top Layer And Track (7730.289mil,1466.614mil)(7739.711mil,1466.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.251mil < 10mil) Between Pad U2-8(7660mil,1486.5mil) on Top Layer And Track (7636.575mil,1415mil)(7636.575mil,1466.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.251mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.866mil < 10mil) Between Pad U2-8(7660mil,1486.5mil) on Top Layer And Track (7636.575mil,1466.614mil)(7639.711mil,1466.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.866mil < 10mil) Between Pad U2-8(7660mil,1486.5mil) on Top Layer And Track (7680.289mil,1466.614mil)(7689.711mil,1466.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad U3-1(7390mil,1995mil) on Top Layer And Track (7168.496mil,1937.378mil)(7430.402mil,1937.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad U3-2(7299.449mil,1995mil) on Top Layer And Track (7168.496mil,1937.378mil)(7430.402mil,1937.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad U3-3(7208.898mil,1995mil) on Top Layer And Track (7168.496mil,1937.378mil)(7430.402mil,1937.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.052mil < 10mil) Between Pad U3-4(7299.449mil,1771.772mil) on Top Layer And Text "D1" (7355.5mil,1651.117mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.052mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad U3-4(7299.449mil,1771.772mil) on Top Layer And Track (7168.496mil,1829.394mil)(7430.402mil,1829.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad X1-1(8024.488mil,1902.52mil) on Top Layer And Track (7897.378mil,1862.024mil)(8057.11mil,1862.024mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad X1-1(8024.488mil,1902.52mil) on Top Layer And Track (8057.11mil,1862.024mil)(8057.11mil,2100.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad X1-2(8024.488mil,2060mil) on Top Layer And Track (7897.378mil,2100.496mil)(8057.11mil,2100.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad X1-2(8024.488mil,2060mil) on Top Layer And Track (8057.11mil,1862.024mil)(8057.11mil,2100.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad X1-3(7930mil,2060mil) on Top Layer And Track (7897.378mil,1862.024mil)(7897.378mil,2100.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad X1-3(7930mil,2060mil) on Top Layer And Track (7897.378mil,2100.496mil)(8057.11mil,2100.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad X1-4(7930mil,1902.52mil) on Top Layer And Track (7897.378mil,1862.024mil)(7897.378mil,2100.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad X1-4(7930mil,1902.52mil) on Top Layer And Track (7897.378mil,1862.024mil)(8057.11mil,1862.024mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
Rule Violations :447

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (5.636mil < 10mil) Between Arc (7719.918mil,2860.756mil) on Top Overlay And Text "C1" (7719.89mil,2885mil) on Top Overlay Silk Text to Silk Clearance [5.636mil]
   Violation between Silk To Silk Clearance Constraint: (6.277mil < 10mil) Between Arc (7985.969mil,1435.692mil) on Top Overlay And Text "R15" (7990mil,1463.88mil) on Top Overlay Silk Text to Silk Clearance [6.277mil]
   Violation between Silk To Silk Clearance Constraint: (7.137mil < 10mil) Between Arc (8185.692mil,2069.031mil) on Top Overlay And Text "C5" (8215mil,2060mil) on Top Overlay Silk Text to Silk Clearance [7.137mil]
   Violation between Silk To Silk Clearance Constraint: (7.11mil < 10mil) Between Arc (8185.692mil,2100.527mil) on Top Overlay And Text "C5" (8215mil,2060mil) on Top Overlay Silk Text to Silk Clearance [7.11mil]
   Violation between Silk To Silk Clearance Constraint: (2.046mil < 10mil) Between Arc (8205.028mil,2404.892mil) on Top Overlay And Text "C3" (8195mil,2429.136mil) on Top Overlay Silk Text to Silk Clearance [2.046mil]
   Violation between Silk To Silk Clearance Constraint: (4.736mil < 10mil) Between Text "C14" (7788mil,1228mil) on Top Overlay And Track (7833.425mil,1293.386mil)(7833.425mil,1466.614mil) on Top Overlay Silk Text to Silk Clearance [4.736mil]
   Violation between Silk To Silk Clearance Constraint: (5.048mil < 10mil) Between Text "C18" (7155mil,2260mil) on Top Overlay And Text "R5" (7320mil,2260mil) on Top Overlay Silk Text to Silk Clearance [5.048mil]
   Violation between Silk To Silk Clearance Constraint: (2.124mil < 10mil) Between Text "R10" (5443.868mil,2720mil) on Top Overlay And Track (5453.992mil,2730.124mil)(5453.992mil,2767.875mil) on Top Overlay Silk Text to Silk Clearance [2.124mil]
   Violation between Silk To Silk Clearance Constraint: (6.318mil < 10mil) Between Text "R10" (5443.868mil,2720mil) on Top Overlay And Track (5453.992mil,2730.124mil)(5506.008mil,2730.124mil) on Top Overlay Silk Text to Silk Clearance [6.318mil]
   Violation between Silk To Silk Clearance Constraint: (2.154mil < 10mil) Between Text "R10" (5443.868mil,2720mil) on Top Overlay And Track (5453.992mil,2801.435mil)(5453.992mil,2839.186mil) on Top Overlay Silk Text to Silk Clearance [2.154mil]
   Violation between Silk To Silk Clearance Constraint: (2.154mil < 10mil) Between Text "R10" (5443.868mil,2720mil) on Top Overlay And Track (5453.992mil,2839.186mil)(5506.008mil,2839.186mil) on Top Overlay Silk Text to Silk Clearance [2.154mil]
   Violation between Silk To Silk Clearance Constraint: (5.019mil < 10mil) Between Text "R12" (7005mil,2580mil) on Top Overlay And Text "R6" (7005mil,2655mil) on Top Overlay Silk Text to Silk Clearance [5.019mil]
   Violation between Silk To Silk Clearance Constraint: (6.492mil < 10mil) Between Text "R15" (7990mil,1463.88mil) on Top Overlay And Track (7954.474mil,1447.888mil)(7985.969mil,1447.888mil) on Top Overlay Silk Text to Silk Clearance [6.492mil]
   Violation between Silk To Silk Clearance Constraint: (5.992mil < 10mil) Between Text "R15" (7990mil,1463.88mil) on Top Overlay And Track (8119.474mil,1447.888mil)(8150.969mil,1447.888mil) on Top Overlay Silk Text to Silk Clearance [5.992mil]
   Violation between Silk To Silk Clearance Constraint: (7.157mil < 10mil) Between Text "R17" (7540mil,1690mil) on Top Overlay And Track (7705.108mil,1693.992mil)(7705.108mil,1746.008mil) on Top Overlay Silk Text to Silk Clearance [7.157mil]
   Violation between Silk To Silk Clearance Constraint: (7.157mil < 10mil) Between Text "R17" (7540mil,1690mil) on Top Overlay And Track (7705.108mil,1746.008mil)(7742.859mil,1746.008mil) on Top Overlay Silk Text to Silk Clearance [7.157mil]
Rule Violations :16

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:01