// Seed: 1425463361
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  uwire id_4, id_5, id_6, id_7, id_8;
  assign id_4 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  tri1 id_5, id_6;
  assign id_6 = 1;
  xor primCall (id_1, id_2, id_3, id_8);
  reg id_7, id_8;
  module_0 modCall_1 (
      id_3,
      id_6,
      id_6
  );
  assign modCall_1.id_8 = 0;
  always @(id_2) id_1 = #id_9 id_8;
endmodule
