
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={15,0,rT,offset}                       Premise(F2)
	S3= ICache[addr]={15,0,rT,offset}                           Premise(F3)

IF	S4= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S5= PC.Out=addr                                             PC-Out(S1)
	S6= CP0.ASID=>IMMU.PID                                      Premise(F4)
	S7= IMMU.PID=pid                                            Path(S4,S6)
	S8= PC.Out=>IMMU.IEA                                        Premise(F5)
	S9= IMMU.IEA=addr                                           Path(S5,S8)
	S10= IMMU.Addr={pid,addr}                                   IMMU-Search(S7,S9)
	S11= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S7,S9)
	S12= IMMU.Addr=>IAddrReg.In                                 Premise(F6)
	S13= IAddrReg.In={pid,addr}                                 Path(S10,S12)
	S14= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F7)
	S15= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S11,S14)
	S16= PC.Out=>ICache.IEA                                     Premise(F8)
	S17= ICache.IEA=addr                                        Path(S5,S16)
	S18= ICache.Hit=ICacheHit(addr)                             ICache-Search(S17)
	S19= ICache.Out={15,0,rT,offset}                            ICache-Search(S17,S3)
	S20= ICache.Out=>IR_IMMU.In                                 Premise(F9)
	S21= IR_IMMU.In={15,0,rT,offset}                            Path(S19,S20)
	S22= ICache.Out=>ICacheReg.In                               Premise(F10)
	S23= ICacheReg.In={15,0,rT,offset}                          Path(S19,S22)
	S24= ICache.Hit=>CU_IF.ICacheHit                            Premise(F11)
	S25= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S18,S24)
	S26= ICache.Out=>IR_ID.In                                   Premise(F12)
	S27= IR_ID.In={15,0,rT,offset}                              Path(S19,S26)
	S28= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F13)
	S29= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F14)
	S30= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F15)
	S31= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F16)
	S32= ICache.Hit=>FU.ICacheHit                               Premise(F17)
	S33= FU.ICacheHit=ICacheHit(addr)                           Path(S18,S32)
	S34= FU.Halt_IF=>CU_IF.Halt                                 Premise(F18)
	S35= FU.Bub_IF=>CU_IF.Bub                                   Premise(F19)
	S36= CtrlASIDIn=0                                           Premise(F20)
	S37= CtrlCP0=0                                              Premise(F21)
	S38= CP0[ASID]=pid                                          CP0-Hold(S0,S37)
	S39= CtrlEPCIn=0                                            Premise(F22)
	S40= CtrlExCodeIn=0                                         Premise(F23)
	S41= CtrlIMMU=0                                             Premise(F24)
	S42= CtrlPC=0                                               Premise(F25)
	S43= CtrlPCInc=1                                            Premise(F26)
	S44= PC[Out]=addr+4                                         PC-Inc(S1,S42,S43)
	S45= PC[CIA]=addr                                           PC-Inc(S1,S42,S43)
	S46= CtrlIAddrReg=0                                         Premise(F27)
	S47= CtrlICache=0                                           Premise(F28)
	S48= ICache[addr]={15,0,rT,offset}                          ICache-Hold(S3,S47)
	S49= CtrlIR_IMMU=0                                          Premise(F29)
	S50= CtrlICacheReg=0                                        Premise(F30)
	S51= CtrlIR_ID=1                                            Premise(F31)
	S52= [IR_ID]={15,0,rT,offset}                               IR_ID-Write(S27,S51)
	S53= CtrlIMem=0                                             Premise(F32)
	S54= IMem[{pid,addr}]={15,0,rT,offset}                      IMem-Hold(S2,S53)
	S55= CtrlIRMux=0                                            Premise(F33)
	S56= CtrlGPR=0                                              Premise(F34)
	S57= CtrlIR_EX=0                                            Premise(F35)
	S58= CtrlIR_MEM=0                                           Premise(F36)
	S59= CtrlIR_DMMU1=0                                         Premise(F37)
	S60= CtrlIR_WB=0                                            Premise(F38)
	S61= CtrlIR_DMMU2=0                                         Premise(F39)

ID	S62= CP0.ASID=pid                                           CP0-Read-ASID(S38)
	S63= PC.Out=addr+4                                          PC-Out(S44)
	S64= PC.CIA=addr                                            PC-Out(S45)
	S65= PC.CIA31_28=addr[31:28]                                PC-Out(S45)
	S66= IR_ID.Out={15,0,rT,offset}                             IR-Out(S52)
	S67= IR_ID.Out31_26=15                                      IR-Out(S52)
	S68= IR_ID.Out25_21=0                                       IR-Out(S52)
	S69= IR_ID.Out20_16=rT                                      IR-Out(S52)
	S70= IR_ID.Out15_0=offset                                   IR-Out(S52)
	S71= IR_ID.Out=>FU.IR_ID                                    Premise(F60)
	S72= FU.IR_ID={15,0,rT,offset}                              Path(S66,S71)
	S73= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                        Premise(F61)
	S74= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                    Premise(F62)
	S75= IR_ID.Out31_26=>CU_ID.Op                               Premise(F63)
	S76= CU_ID.Op=15                                            Path(S67,S75)
	S77= CU_ID.Func=alu_add                                     CU_ID(S76)
	S78= IR_ID.Out15_0=>IMMSEXT.In                              Premise(F64)
	S79= IMMSEXT.In=offset                                      Path(S70,S78)
	S80= IMMSEXT.Out={offset,16{0}}                             IMMSEXT(S79)
	S81= IMMSEXT.Out=>GPR.WData                                 Premise(F65)
	S82= GPR.WData={offset,16{0}}                               Path(S80,S81)
	S83= IR_ID.Out20_16=>GPR.WReg                               Premise(F66)
	S84= GPR.WReg=rT                                            Path(S69,S83)
	S85= IR_ID.Out=>IR_EX.In                                    Premise(F67)
	S86= IR_EX.In={15,0,rT,offset}                              Path(S66,S85)
	S87= FU.Halt_ID=>CU_ID.Halt                                 Premise(F68)
	S88= FU.Bub_ID=>CU_ID.Bub                                   Premise(F69)
	S89= FU.InID1_RReg=5'b00000                                 Premise(F70)
	S90= FU.InID2_RReg=5'b00000                                 Premise(F71)
	S91= CtrlASIDIn=0                                           Premise(F72)
	S92= CtrlCP0=0                                              Premise(F73)
	S93= CP0[ASID]=pid                                          CP0-Hold(S38,S92)
	S94= CtrlEPCIn=0                                            Premise(F74)
	S95= CtrlExCodeIn=0                                         Premise(F75)
	S96= CtrlIMMU=0                                             Premise(F76)
	S97= CtrlPC=0                                               Premise(F77)
	S98= CtrlPCInc=0                                            Premise(F78)
	S99= PC[CIA]=addr                                           PC-Hold(S45,S98)
	S100= PC[Out]=addr+4                                        PC-Hold(S44,S97,S98)
	S101= CtrlIAddrReg=0                                        Premise(F79)
	S102= CtrlICache=0                                          Premise(F80)
	S103= ICache[addr]={15,0,rT,offset}                         ICache-Hold(S48,S102)
	S104= CtrlIR_IMMU=0                                         Premise(F81)
	S105= CtrlICacheReg=0                                       Premise(F82)
	S106= CtrlIR_ID=0                                           Premise(F83)
	S107= [IR_ID]={15,0,rT,offset}                              IR_ID-Hold(S52,S106)
	S108= CtrlIMem=0                                            Premise(F84)
	S109= IMem[{pid,addr}]={15,0,rT,offset}                     IMem-Hold(S54,S108)
	S110= CtrlIRMux=0                                           Premise(F85)
	S111= CtrlGPR=1                                             Premise(F86)
	S112= GPR[rT]={offset,16{0}}                                GPR-Write(S84,S82,S111)
	S113= CtrlIR_EX=1                                           Premise(F87)
	S114= [IR_EX]={15,0,rT,offset}                              IR_EX-Write(S86,S113)
	S115= CtrlIR_MEM=0                                          Premise(F88)
	S116= CtrlIR_DMMU1=0                                        Premise(F89)
	S117= CtrlIR_WB=0                                           Premise(F90)
	S118= CtrlIR_DMMU2=0                                        Premise(F91)

EX	S119= CP0.ASID=pid                                          CP0-Read-ASID(S93)
	S120= PC.CIA=addr                                           PC-Out(S99)
	S121= PC.CIA31_28=addr[31:28]                               PC-Out(S99)
	S122= PC.Out=addr+4                                         PC-Out(S100)
	S123= IR_ID.Out={15,0,rT,offset}                            IR-Out(S107)
	S124= IR_ID.Out31_26=15                                     IR-Out(S107)
	S125= IR_ID.Out25_21=0                                      IR-Out(S107)
	S126= IR_ID.Out20_16=rT                                     IR-Out(S107)
	S127= IR_ID.Out15_0=offset                                  IR-Out(S107)
	S128= IR_EX.Out={15,0,rT,offset}                            IR_EX-Out(S114)
	S129= IR_EX.Out31_26=15                                     IR_EX-Out(S114)
	S130= IR_EX.Out25_21=0                                      IR_EX-Out(S114)
	S131= IR_EX.Out20_16=rT                                     IR_EX-Out(S114)
	S132= IR_EX.Out15_0=offset                                  IR_EX-Out(S114)
	S133= IR_EX.Out=>FU.IR_EX                                   Premise(F92)
	S134= FU.IR_EX={15,0,rT,offset}                             Path(S128,S133)
	S135= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F93)
	S136= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F94)
	S137= IR_EX.Out31_26=>CU_EX.Op                              Premise(F95)
	S138= CU_EX.Op=15                                           Path(S129,S137)
	S139= CU_EX.Func=alu_add                                    CU_EX(S138)
	S140= IR_EX.Out=>IR_MEM.In                                  Premise(F96)
	S141= IR_MEM.In={15,0,rT,offset}                            Path(S128,S140)
	S142= FU.InEX_WReg=5'b00000                                 Premise(F97)
	S143= CtrlASIDIn=0                                          Premise(F98)
	S144= CtrlCP0=0                                             Premise(F99)
	S145= CP0[ASID]=pid                                         CP0-Hold(S93,S144)
	S146= CtrlEPCIn=0                                           Premise(F100)
	S147= CtrlExCodeIn=0                                        Premise(F101)
	S148= CtrlIMMU=0                                            Premise(F102)
	S149= CtrlPC=0                                              Premise(F103)
	S150= CtrlPCInc=0                                           Premise(F104)
	S151= PC[CIA]=addr                                          PC-Hold(S99,S150)
	S152= PC[Out]=addr+4                                        PC-Hold(S100,S149,S150)
	S153= CtrlIAddrReg=0                                        Premise(F105)
	S154= CtrlICache=0                                          Premise(F106)
	S155= ICache[addr]={15,0,rT,offset}                         ICache-Hold(S103,S154)
	S156= CtrlIR_IMMU=0                                         Premise(F107)
	S157= CtrlICacheReg=0                                       Premise(F108)
	S158= CtrlIR_ID=0                                           Premise(F109)
	S159= [IR_ID]={15,0,rT,offset}                              IR_ID-Hold(S107,S158)
	S160= CtrlIMem=0                                            Premise(F110)
	S161= IMem[{pid,addr}]={15,0,rT,offset}                     IMem-Hold(S109,S160)
	S162= CtrlIRMux=0                                           Premise(F111)
	S163= CtrlGPR=0                                             Premise(F112)
	S164= GPR[rT]={offset,16{0}}                                GPR-Hold(S112,S163)
	S165= CtrlIR_EX=0                                           Premise(F113)
	S166= [IR_EX]={15,0,rT,offset}                              IR_EX-Hold(S114,S165)
	S167= CtrlIR_MEM=1                                          Premise(F114)
	S168= [IR_MEM]={15,0,rT,offset}                             IR_MEM-Write(S141,S167)
	S169= CtrlIR_DMMU1=0                                        Premise(F115)
	S170= CtrlIR_WB=0                                           Premise(F116)
	S171= CtrlIR_DMMU2=0                                        Premise(F117)

MEM	S172= CP0.ASID=pid                                          CP0-Read-ASID(S145)
	S173= PC.CIA=addr                                           PC-Out(S151)
	S174= PC.CIA31_28=addr[31:28]                               PC-Out(S151)
	S175= PC.Out=addr+4                                         PC-Out(S152)
	S176= IR_ID.Out={15,0,rT,offset}                            IR-Out(S159)
	S177= IR_ID.Out31_26=15                                     IR-Out(S159)
	S178= IR_ID.Out25_21=0                                      IR-Out(S159)
	S179= IR_ID.Out20_16=rT                                     IR-Out(S159)
	S180= IR_ID.Out15_0=offset                                  IR-Out(S159)
	S181= IR_EX.Out={15,0,rT,offset}                            IR_EX-Out(S166)
	S182= IR_EX.Out31_26=15                                     IR_EX-Out(S166)
	S183= IR_EX.Out25_21=0                                      IR_EX-Out(S166)
	S184= IR_EX.Out20_16=rT                                     IR_EX-Out(S166)
	S185= IR_EX.Out15_0=offset                                  IR_EX-Out(S166)
	S186= IR_MEM.Out={15,0,rT,offset}                           IR_MEM-Out(S168)
	S187= IR_MEM.Out31_26=15                                    IR_MEM-Out(S168)
	S188= IR_MEM.Out25_21=0                                     IR_MEM-Out(S168)
	S189= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S168)
	S190= IR_MEM.Out15_0=offset                                 IR_MEM-Out(S168)
	S191= IR_MEM.Out=>FU.IR_MEM                                 Premise(F118)
	S192= FU.IR_MEM={15,0,rT,offset}                            Path(S186,S191)
	S193= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F119)
	S194= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F120)
	S195= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F121)
	S196= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F122)
	S197= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F123)
	S198= CU_MEM.Op=15                                          Path(S187,S197)
	S199= CU_MEM.Func=alu_add                                   CU_MEM(S198)
	S200= IR_MEM.Out=>IR_DMMU1.In                               Premise(F124)
	S201= IR_DMMU1.In={15,0,rT,offset}                          Path(S186,S200)
	S202= IR_MEM.Out=>IR_WB.In                                  Premise(F125)
	S203= IR_WB.In={15,0,rT,offset}                             Path(S186,S202)
	S204= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F126)
	S205= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F127)
	S206= FU.InMEM_WReg=5'b00000                                Premise(F128)
	S207= CtrlASIDIn=0                                          Premise(F129)
	S208= CtrlCP0=0                                             Premise(F130)
	S209= CP0[ASID]=pid                                         CP0-Hold(S145,S208)
	S210= CtrlEPCIn=0                                           Premise(F131)
	S211= CtrlExCodeIn=0                                        Premise(F132)
	S212= CtrlIMMU=0                                            Premise(F133)
	S213= CtrlPC=0                                              Premise(F134)
	S214= CtrlPCInc=0                                           Premise(F135)
	S215= PC[CIA]=addr                                          PC-Hold(S151,S214)
	S216= PC[Out]=addr+4                                        PC-Hold(S152,S213,S214)
	S217= CtrlIAddrReg=0                                        Premise(F136)
	S218= CtrlICache=0                                          Premise(F137)
	S219= ICache[addr]={15,0,rT,offset}                         ICache-Hold(S155,S218)
	S220= CtrlIR_IMMU=0                                         Premise(F138)
	S221= CtrlICacheReg=0                                       Premise(F139)
	S222= CtrlIR_ID=0                                           Premise(F140)
	S223= [IR_ID]={15,0,rT,offset}                              IR_ID-Hold(S159,S222)
	S224= CtrlIMem=0                                            Premise(F141)
	S225= IMem[{pid,addr}]={15,0,rT,offset}                     IMem-Hold(S161,S224)
	S226= CtrlIRMux=0                                           Premise(F142)
	S227= CtrlGPR=0                                             Premise(F143)
	S228= GPR[rT]={offset,16{0}}                                GPR-Hold(S164,S227)
	S229= CtrlIR_EX=0                                           Premise(F144)
	S230= [IR_EX]={15,0,rT,offset}                              IR_EX-Hold(S166,S229)
	S231= CtrlIR_MEM=0                                          Premise(F145)
	S232= [IR_MEM]={15,0,rT,offset}                             IR_MEM-Hold(S168,S231)
	S233= CtrlIR_DMMU1=1                                        Premise(F146)
	S234= [IR_DMMU1]={15,0,rT,offset}                           IR_DMMU1-Write(S201,S233)
	S235= CtrlIR_WB=1                                           Premise(F147)
	S236= [IR_WB]={15,0,rT,offset}                              IR_WB-Write(S203,S235)
	S237= CtrlIR_DMMU2=0                                        Premise(F148)

MEM(DMMU1)	S238= CP0.ASID=pid                                          CP0-Read-ASID(S209)
	S239= PC.CIA=addr                                           PC-Out(S215)
	S240= PC.CIA31_28=addr[31:28]                               PC-Out(S215)
	S241= PC.Out=addr+4                                         PC-Out(S216)
	S242= IR_ID.Out={15,0,rT,offset}                            IR-Out(S223)
	S243= IR_ID.Out31_26=15                                     IR-Out(S223)
	S244= IR_ID.Out25_21=0                                      IR-Out(S223)
	S245= IR_ID.Out20_16=rT                                     IR-Out(S223)
	S246= IR_ID.Out15_0=offset                                  IR-Out(S223)
	S247= IR_EX.Out={15,0,rT,offset}                            IR_EX-Out(S230)
	S248= IR_EX.Out31_26=15                                     IR_EX-Out(S230)
	S249= IR_EX.Out25_21=0                                      IR_EX-Out(S230)
	S250= IR_EX.Out20_16=rT                                     IR_EX-Out(S230)
	S251= IR_EX.Out15_0=offset                                  IR_EX-Out(S230)
	S252= IR_MEM.Out={15,0,rT,offset}                           IR_MEM-Out(S232)
	S253= IR_MEM.Out31_26=15                                    IR_MEM-Out(S232)
	S254= IR_MEM.Out25_21=0                                     IR_MEM-Out(S232)
	S255= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S232)
	S256= IR_MEM.Out15_0=offset                                 IR_MEM-Out(S232)
	S257= IR_DMMU1.Out={15,0,rT,offset}                         IR_DMMU1-Out(S234)
	S258= IR_DMMU1.Out31_26=15                                  IR_DMMU1-Out(S234)
	S259= IR_DMMU1.Out25_21=0                                   IR_DMMU1-Out(S234)
	S260= IR_DMMU1.Out20_16=rT                                  IR_DMMU1-Out(S234)
	S261= IR_DMMU1.Out15_0=offset                               IR_DMMU1-Out(S234)
	S262= IR_WB.Out={15,0,rT,offset}                            IR-Out(S236)
	S263= IR_WB.Out31_26=15                                     IR-Out(S236)
	S264= IR_WB.Out25_21=0                                      IR-Out(S236)
	S265= IR_WB.Out20_16=rT                                     IR-Out(S236)
	S266= IR_WB.Out15_0=offset                                  IR-Out(S236)
	S267= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F149)
	S268= FU.IR_DMMU1={15,0,rT,offset}                          Path(S257,S267)
	S269= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F150)
	S270= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F151)
	S271= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F152)
	S272= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F153)
	S273= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F154)
	S274= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F155)
	S275= CU_DMMU1.Op=15                                        Path(S258,S274)
	S276= CU_DMMU1.Func=alu_add                                 CU_DMMU1(S275)
	S277= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F156)
	S278= IR_DMMU2.In={15,0,rT,offset}                          Path(S257,S277)
	S279= FU.InDMMU1_WReg=5'b00000                              Premise(F157)
	S280= CtrlASIDIn=0                                          Premise(F158)
	S281= CtrlCP0=0                                             Premise(F159)
	S282= CP0[ASID]=pid                                         CP0-Hold(S209,S281)
	S283= CtrlEPCIn=0                                           Premise(F160)
	S284= CtrlExCodeIn=0                                        Premise(F161)
	S285= CtrlIMMU=0                                            Premise(F162)
	S286= CtrlPC=0                                              Premise(F163)
	S287= CtrlPCInc=0                                           Premise(F164)
	S288= PC[CIA]=addr                                          PC-Hold(S215,S287)
	S289= PC[Out]=addr+4                                        PC-Hold(S216,S286,S287)
	S290= CtrlIAddrReg=0                                        Premise(F165)
	S291= CtrlICache=0                                          Premise(F166)
	S292= ICache[addr]={15,0,rT,offset}                         ICache-Hold(S219,S291)
	S293= CtrlIR_IMMU=0                                         Premise(F167)
	S294= CtrlICacheReg=0                                       Premise(F168)
	S295= CtrlIR_ID=0                                           Premise(F169)
	S296= [IR_ID]={15,0,rT,offset}                              IR_ID-Hold(S223,S295)
	S297= CtrlIMem=0                                            Premise(F170)
	S298= IMem[{pid,addr}]={15,0,rT,offset}                     IMem-Hold(S225,S297)
	S299= CtrlIRMux=0                                           Premise(F171)
	S300= CtrlGPR=0                                             Premise(F172)
	S301= GPR[rT]={offset,16{0}}                                GPR-Hold(S228,S300)
	S302= CtrlIR_EX=0                                           Premise(F173)
	S303= [IR_EX]={15,0,rT,offset}                              IR_EX-Hold(S230,S302)
	S304= CtrlIR_MEM=0                                          Premise(F174)
	S305= [IR_MEM]={15,0,rT,offset}                             IR_MEM-Hold(S232,S304)
	S306= CtrlIR_DMMU1=0                                        Premise(F175)
	S307= [IR_DMMU1]={15,0,rT,offset}                           IR_DMMU1-Hold(S234,S306)
	S308= CtrlIR_WB=0                                           Premise(F176)
	S309= [IR_WB]={15,0,rT,offset}                              IR_WB-Hold(S236,S308)
	S310= CtrlIR_DMMU2=1                                        Premise(F177)
	S311= [IR_DMMU2]={15,0,rT,offset}                           IR_DMMU2-Write(S278,S310)

MEM(DMMU2)	S312= CP0.ASID=pid                                          CP0-Read-ASID(S282)
	S313= PC.CIA=addr                                           PC-Out(S288)
	S314= PC.CIA31_28=addr[31:28]                               PC-Out(S288)
	S315= PC.Out=addr+4                                         PC-Out(S289)
	S316= IR_ID.Out={15,0,rT,offset}                            IR-Out(S296)
	S317= IR_ID.Out31_26=15                                     IR-Out(S296)
	S318= IR_ID.Out25_21=0                                      IR-Out(S296)
	S319= IR_ID.Out20_16=rT                                     IR-Out(S296)
	S320= IR_ID.Out15_0=offset                                  IR-Out(S296)
	S321= IR_EX.Out={15,0,rT,offset}                            IR_EX-Out(S303)
	S322= IR_EX.Out31_26=15                                     IR_EX-Out(S303)
	S323= IR_EX.Out25_21=0                                      IR_EX-Out(S303)
	S324= IR_EX.Out20_16=rT                                     IR_EX-Out(S303)
	S325= IR_EX.Out15_0=offset                                  IR_EX-Out(S303)
	S326= IR_MEM.Out={15,0,rT,offset}                           IR_MEM-Out(S305)
	S327= IR_MEM.Out31_26=15                                    IR_MEM-Out(S305)
	S328= IR_MEM.Out25_21=0                                     IR_MEM-Out(S305)
	S329= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S305)
	S330= IR_MEM.Out15_0=offset                                 IR_MEM-Out(S305)
	S331= IR_DMMU1.Out={15,0,rT,offset}                         IR_DMMU1-Out(S307)
	S332= IR_DMMU1.Out31_26=15                                  IR_DMMU1-Out(S307)
	S333= IR_DMMU1.Out25_21=0                                   IR_DMMU1-Out(S307)
	S334= IR_DMMU1.Out20_16=rT                                  IR_DMMU1-Out(S307)
	S335= IR_DMMU1.Out15_0=offset                               IR_DMMU1-Out(S307)
	S336= IR_WB.Out={15,0,rT,offset}                            IR-Out(S309)
	S337= IR_WB.Out31_26=15                                     IR-Out(S309)
	S338= IR_WB.Out25_21=0                                      IR-Out(S309)
	S339= IR_WB.Out20_16=rT                                     IR-Out(S309)
	S340= IR_WB.Out15_0=offset                                  IR-Out(S309)
	S341= IR_DMMU2.Out={15,0,rT,offset}                         IR_DMMU2-Out(S311)
	S342= IR_DMMU2.Out31_26=15                                  IR_DMMU2-Out(S311)
	S343= IR_DMMU2.Out25_21=0                                   IR_DMMU2-Out(S311)
	S344= IR_DMMU2.Out20_16=rT                                  IR_DMMU2-Out(S311)
	S345= IR_DMMU2.Out15_0=offset                               IR_DMMU2-Out(S311)
	S346= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F178)
	S347= FU.IR_DMMU2={15,0,rT,offset}                          Path(S341,S346)
	S348= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F179)
	S349= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F180)
	S350= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F181)
	S351= CU_DMMU2.Op=15                                        Path(S342,S350)
	S352= CU_DMMU2.Func=alu_add                                 CU_DMMU2(S351)
	S353= IR_DMMU2.Out=>IR_WB.In                                Premise(F182)
	S354= IR_WB.In={15,0,rT,offset}                             Path(S341,S353)
	S355= FU.InDMMU2_WReg=5'b00000                              Premise(F183)
	S356= CtrlASIDIn=0                                          Premise(F184)
	S357= CtrlCP0=0                                             Premise(F185)
	S358= CP0[ASID]=pid                                         CP0-Hold(S282,S357)
	S359= CtrlEPCIn=0                                           Premise(F186)
	S360= CtrlExCodeIn=0                                        Premise(F187)
	S361= CtrlIMMU=0                                            Premise(F188)
	S362= CtrlPC=0                                              Premise(F189)
	S363= CtrlPCInc=0                                           Premise(F190)
	S364= PC[CIA]=addr                                          PC-Hold(S288,S363)
	S365= PC[Out]=addr+4                                        PC-Hold(S289,S362,S363)
	S366= CtrlIAddrReg=0                                        Premise(F191)
	S367= CtrlICache=0                                          Premise(F192)
	S368= ICache[addr]={15,0,rT,offset}                         ICache-Hold(S292,S367)
	S369= CtrlIR_IMMU=0                                         Premise(F193)
	S370= CtrlICacheReg=0                                       Premise(F194)
	S371= CtrlIR_ID=0                                           Premise(F195)
	S372= [IR_ID]={15,0,rT,offset}                              IR_ID-Hold(S296,S371)
	S373= CtrlIMem=0                                            Premise(F196)
	S374= IMem[{pid,addr}]={15,0,rT,offset}                     IMem-Hold(S298,S373)
	S375= CtrlIRMux=0                                           Premise(F197)
	S376= CtrlGPR=0                                             Premise(F198)
	S377= GPR[rT]={offset,16{0}}                                GPR-Hold(S301,S376)
	S378= CtrlIR_EX=0                                           Premise(F199)
	S379= [IR_EX]={15,0,rT,offset}                              IR_EX-Hold(S303,S378)
	S380= CtrlIR_MEM=0                                          Premise(F200)
	S381= [IR_MEM]={15,0,rT,offset}                             IR_MEM-Hold(S305,S380)
	S382= CtrlIR_DMMU1=0                                        Premise(F201)
	S383= [IR_DMMU1]={15,0,rT,offset}                           IR_DMMU1-Hold(S307,S382)
	S384= CtrlIR_WB=1                                           Premise(F202)
	S385= [IR_WB]={15,0,rT,offset}                              IR_WB-Write(S354,S384)
	S386= CtrlIR_DMMU2=0                                        Premise(F203)
	S387= [IR_DMMU2]={15,0,rT,offset}                           IR_DMMU2-Hold(S311,S386)

WB	S388= CP0.ASID=pid                                          CP0-Read-ASID(S358)
	S389= PC.CIA=addr                                           PC-Out(S364)
	S390= PC.CIA31_28=addr[31:28]                               PC-Out(S364)
	S391= PC.Out=addr+4                                         PC-Out(S365)
	S392= IR_ID.Out={15,0,rT,offset}                            IR-Out(S372)
	S393= IR_ID.Out31_26=15                                     IR-Out(S372)
	S394= IR_ID.Out25_21=0                                      IR-Out(S372)
	S395= IR_ID.Out20_16=rT                                     IR-Out(S372)
	S396= IR_ID.Out15_0=offset                                  IR-Out(S372)
	S397= IR_EX.Out={15,0,rT,offset}                            IR_EX-Out(S379)
	S398= IR_EX.Out31_26=15                                     IR_EX-Out(S379)
	S399= IR_EX.Out25_21=0                                      IR_EX-Out(S379)
	S400= IR_EX.Out20_16=rT                                     IR_EX-Out(S379)
	S401= IR_EX.Out15_0=offset                                  IR_EX-Out(S379)
	S402= IR_MEM.Out={15,0,rT,offset}                           IR_MEM-Out(S381)
	S403= IR_MEM.Out31_26=15                                    IR_MEM-Out(S381)
	S404= IR_MEM.Out25_21=0                                     IR_MEM-Out(S381)
	S405= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S381)
	S406= IR_MEM.Out15_0=offset                                 IR_MEM-Out(S381)
	S407= IR_DMMU1.Out={15,0,rT,offset}                         IR_DMMU1-Out(S383)
	S408= IR_DMMU1.Out31_26=15                                  IR_DMMU1-Out(S383)
	S409= IR_DMMU1.Out25_21=0                                   IR_DMMU1-Out(S383)
	S410= IR_DMMU1.Out20_16=rT                                  IR_DMMU1-Out(S383)
	S411= IR_DMMU1.Out15_0=offset                               IR_DMMU1-Out(S383)
	S412= IR_WB.Out={15,0,rT,offset}                            IR-Out(S385)
	S413= IR_WB.Out31_26=15                                     IR-Out(S385)
	S414= IR_WB.Out25_21=0                                      IR-Out(S385)
	S415= IR_WB.Out20_16=rT                                     IR-Out(S385)
	S416= IR_WB.Out15_0=offset                                  IR-Out(S385)
	S417= IR_DMMU2.Out={15,0,rT,offset}                         IR_DMMU2-Out(S387)
	S418= IR_DMMU2.Out31_26=15                                  IR_DMMU2-Out(S387)
	S419= IR_DMMU2.Out25_21=0                                   IR_DMMU2-Out(S387)
	S420= IR_DMMU2.Out20_16=rT                                  IR_DMMU2-Out(S387)
	S421= IR_DMMU2.Out15_0=offset                               IR_DMMU2-Out(S387)
	S422= IR_WB.Out=>FU.IR_WB                                   Premise(F204)
	S423= FU.IR_WB={15,0,rT,offset}                             Path(S412,S422)
	S424= IR_WB.Out31_26=>CU_WB.Op                              Premise(F205)
	S425= CU_WB.Op=15                                           Path(S413,S424)
	S426= CU_WB.Func=alu_add                                    CU_WB(S425)
	S427= FU.InWB_WReg=5'b00000                                 Premise(F206)
	S428= CtrlASIDIn=0                                          Premise(F207)
	S429= CtrlCP0=0                                             Premise(F208)
	S430= CP0[ASID]=pid                                         CP0-Hold(S358,S429)
	S431= CtrlEPCIn=0                                           Premise(F209)
	S432= CtrlExCodeIn=0                                        Premise(F210)
	S433= CtrlIMMU=0                                            Premise(F211)
	S434= CtrlPC=0                                              Premise(F212)
	S435= CtrlPCInc=0                                           Premise(F213)
	S436= PC[CIA]=addr                                          PC-Hold(S364,S435)
	S437= PC[Out]=addr+4                                        PC-Hold(S365,S434,S435)
	S438= CtrlIAddrReg=0                                        Premise(F214)
	S439= CtrlICache=0                                          Premise(F215)
	S440= ICache[addr]={15,0,rT,offset}                         ICache-Hold(S368,S439)
	S441= CtrlIR_IMMU=0                                         Premise(F216)
	S442= CtrlICacheReg=0                                       Premise(F217)
	S443= CtrlIR_ID=0                                           Premise(F218)
	S444= [IR_ID]={15,0,rT,offset}                              IR_ID-Hold(S372,S443)
	S445= CtrlIMem=0                                            Premise(F219)
	S446= IMem[{pid,addr}]={15,0,rT,offset}                     IMem-Hold(S374,S445)
	S447= CtrlIRMux=0                                           Premise(F220)
	S448= CtrlGPR=0                                             Premise(F221)
	S449= GPR[rT]={offset,16{0}}                                GPR-Hold(S377,S448)
	S450= CtrlIR_EX=0                                           Premise(F222)
	S451= [IR_EX]={15,0,rT,offset}                              IR_EX-Hold(S379,S450)
	S452= CtrlIR_MEM=0                                          Premise(F223)
	S453= [IR_MEM]={15,0,rT,offset}                             IR_MEM-Hold(S381,S452)
	S454= CtrlIR_DMMU1=0                                        Premise(F224)
	S455= [IR_DMMU1]={15,0,rT,offset}                           IR_DMMU1-Hold(S383,S454)
	S456= CtrlIR_WB=0                                           Premise(F225)
	S457= [IR_WB]={15,0,rT,offset}                              IR_WB-Hold(S385,S456)
	S458= CtrlIR_DMMU2=0                                        Premise(F226)
	S459= [IR_DMMU2]={15,0,rT,offset}                           IR_DMMU2-Hold(S387,S458)

POST	S430= CP0[ASID]=pid                                         CP0-Hold(S358,S429)
	S436= PC[CIA]=addr                                          PC-Hold(S364,S435)
	S437= PC[Out]=addr+4                                        PC-Hold(S365,S434,S435)
	S440= ICache[addr]={15,0,rT,offset}                         ICache-Hold(S368,S439)
	S444= [IR_ID]={15,0,rT,offset}                              IR_ID-Hold(S372,S443)
	S446= IMem[{pid,addr}]={15,0,rT,offset}                     IMem-Hold(S374,S445)
	S449= GPR[rT]={offset,16{0}}                                GPR-Hold(S377,S448)
	S451= [IR_EX]={15,0,rT,offset}                              IR_EX-Hold(S379,S450)
	S453= [IR_MEM]={15,0,rT,offset}                             IR_MEM-Hold(S381,S452)
	S455= [IR_DMMU1]={15,0,rT,offset}                           IR_DMMU1-Hold(S383,S454)
	S457= [IR_WB]={15,0,rT,offset}                              IR_WB-Hold(S385,S456)
	S459= [IR_DMMU2]={15,0,rT,offset}                           IR_DMMU2-Hold(S387,S458)

