Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Tue Nov 25 19:20:01 2025
| Host         : DESKTOP-SL0FT3E running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file rx_test_top_control_sets_placed.rpt
| Design       : rx_test_top
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    11 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               5 |            2 |
| No           | No                    | Yes                    |              23 |            6 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              17 |            4 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              24 |            7 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------+---------------------------+---------------------------+------------------+----------------+--------------+
|               Clock Signal               |       Enable Signal       |      Set/Reset Signal     | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------+---------------------------+---------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG                           | U1/FE_i_1_n_0             |                           |                1 |              1 |         1.00 |
|  U1/FSM_onehot_state_next_reg[4]_i_2_n_0 |                           |                           |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG                           | U1/bit_count[7]_i_2_n_0   | U1/bit_count[7]_i_1_n_0   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                           | U1/rx_data[7]_i_1_n_0     |                           |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                           | U1/rxbuff[7]_i_1_n_0      |                           |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                           | U1/baud_count[15]_i_2_n_0 | U1/baud_count[15]_i_1_n_0 |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG                           |                           | clr_IBUF                  |                6 |             23 |         3.83 |
+------------------------------------------+---------------------------+---------------------------+------------------+----------------+--------------+


