{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1612616722841 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1612616722841 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Top EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"Top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1612616723057 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1612616723105 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1612616723105 ""}
{ "Warning" "WCUT_CUT_YGR_PLL_SET_COMPENSATE_CLK" "NiosII_Controlled_Section:u0\|NiosII_Controlled_Section_VGA_PLL:vga_pll\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1 clock1 " "Compensate clock of PLL \"NiosII_Controlled_Section:u0\|NiosII_Controlled_Section_VGA_PLL:vga_pll\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1\" has been set to clock1" {  } { { "db/altpll_8fb2.tdf" "" { Text "M:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/db/altpll_8fb2.tdf" 27 2 0 } } { "" "" { Generic "M:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/" { { 0 { 0 ""} 0 13004 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15564 "Compensate clock of PLL \"%1!s!\" has been set to %2!s!" 0 0 "Fitter" 0 -1 1612616723161 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "NiosII_Controlled_Section:u0\|NiosII_Controlled_Section_VGA_PLL:vga_pll\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"NiosII_Controlled_Section:u0\|NiosII_Controlled_Section_VGA_PLL:vga_pll\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "NiosII_Controlled_Section:u0\|NiosII_Controlled_Section_VGA_PLL:vga_pll\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|clk\[1\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for NiosII_Controlled_Section:u0\|NiosII_Controlled_Section_VGA_PLL:vga_pll\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|clk\[1\] port" {  } { { "db/altpll_8fb2.tdf" "" { Text "M:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/db/altpll_8fb2.tdf" 27 2 0 } } { "" "" { Generic "M:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/" { { 0 { 0 ""} 0 13005 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1612616723272 ""}  } { { "db/altpll_8fb2.tdf" "" { Text "M:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/db/altpll_8fb2.tdf" 27 2 0 } } { "" "" { Generic "M:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/" { { 0 { 0 ""} 0 13004 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1612616723272 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "Sines_topde2:Sines_topde2_inst\|Sines_topde2_clock_module:u_Sines_topde2_clock_module_inst\|altpll:u_altpll\|altpll_8cm:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"Sines_topde2:Sines_topde2_inst\|Sines_topde2_clock_module:u_Sines_topde2_clock_module_inst\|altpll:u_altpll\|altpll_8cm:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Sines_topde2:Sines_topde2_inst\|Sines_topde2_clock_module:u_Sines_topde2_clock_module_inst\|altpll:u_altpll\|altpll_8cm:auto_generated\|clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for Sines_topde2:Sines_topde2_inst\|Sines_topde2_clock_module:u_Sines_topde2_clock_module_inst\|altpll:u_altpll\|altpll_8cm:auto_generated\|clk\[0\] port" {  } { { "db/altpll_8cm.tdf" "" { Text "M:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/db/altpll_8cm.tdf" 30 2 0 } } { "" "" { Generic "M:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/" { { 0 { 0 ""} 0 12349 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1612616723272 ""}  } { { "db/altpll_8cm.tdf" "" { Text "M:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/db/altpll_8cm.tdf" 30 2 0 } } { "" "" { Generic "M:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/" { { 0 { 0 ""} 0 12349 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1612616723272 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1612616723891 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1612616723917 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1612616724815 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1612616724815 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1612616724815 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1612616724815 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1612616724815 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1612616724815 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1612616724815 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1612616724815 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1612616724815 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1612616724815 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "f:/quartus_18/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_18/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "M:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/" { { 0 { 0 ""} 0 76358 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1612616725015 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "f:/quartus_18/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_18/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "M:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/" { { 0 { 0 ""} 0 76360 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1612616725015 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "f:/quartus_18/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_18/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "M:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/" { { 0 { 0 ""} 0 76362 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1612616725015 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "f:/quartus_18/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_18/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "M:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/" { { 0 { 0 ""} 0 76364 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1612616725015 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "f:/quartus_18/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_18/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "M:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/" { { 0 { 0 ""} 0 76366 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1612616725015 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1612616725015 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1612616725048 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1612616728551 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_WARNING" "Sines_topde2:Sines_topde2_inst\|Sines_topde2_clock_module:u_Sines_topde2_clock_module_inst\|altpll:u_altpll\|altpll_8cm:auto_generated\|pll1 NiosII_Controlled_Section:u0\|NiosII_Controlled_Section_VGA_PLL:vga_pll\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1 " "The input ports of the PLL Sines_topde2:Sines_topde2_inst\|Sines_topde2_clock_module:u_Sines_topde2_clock_module_inst\|altpll:u_altpll\|altpll_8cm:auto_generated\|pll1 and the PLL NiosII_Controlled_Section:u0\|NiosII_Controlled_Section_VGA_PLL:vga_pll\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1 are mismatched, preventing the PLLs to be merged" { { "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_FOR_PORT" "Sines_topde2:Sines_topde2_inst\|Sines_topde2_clock_module:u_Sines_topde2_clock_module_inst\|altpll:u_altpll\|altpll_8cm:auto_generated\|pll1 NiosII_Controlled_Section:u0\|NiosII_Controlled_Section_VGA_PLL:vga_pll\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1 ARESET " "PLL Sines_topde2:Sines_topde2_inst\|Sines_topde2_clock_module:u_Sines_topde2_clock_module_inst\|altpll:u_altpll\|altpll_8cm:auto_generated\|pll1 and PLL NiosII_Controlled_Section:u0\|NiosII_Controlled_Section_VGA_PLL:vga_pll\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1 have different input signals for input port ARESET" {  } { { "db/altpll_8cm.tdf" "" { Text "M:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/db/altpll_8cm.tdf" 36 2 0 } } { "temporary_test_loc" "" { Generic "M:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/" { { 0 { 0 ""} 0 12349 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 13004 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/altpll_8fb2.tdf" "" { Text "M:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/db/altpll_8fb2.tdf" 32 2 0 } }  } 0 176124 "PLL %1!s! and PLL %2!s! have different input signals for input port %3!s!" 0 0 "Design Software" 0 -1 1612616730067 ""}  } { { "db/altpll_8cm.tdf" "" { Text "M:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/db/altpll_8cm.tdf" 36 2 0 } } { "temporary_test_loc" "" { Generic "M:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/" { { 0 { 0 ""} 0 12349 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 13004 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/altpll_8fb2.tdf" "" { Text "M:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/db/altpll_8fb2.tdf" 32 2 0 } }  } 0 176125 "The input ports of the PLL %1!s! and the PLL %2!s! are mismatched, preventing the PLLs to be merged" 0 0 "Fitter" 0 -1 1612616730067 ""}
{ "Critical Warning" "WFSAC_FSAC_PLL_FED_BY_REMOTE_CLOCK_PIN_NOT_COMPENSATED" "Sines_topde2:Sines_topde2_inst\|Sines_topde2_clock_module:u_Sines_topde2_clock_module_inst\|altpll:u_altpll\|altpll_8cm:auto_generated\|pll1 0 Pin_Y2 " "PLL \"Sines_topde2:Sines_topde2_inst\|Sines_topde2_clock_module:u_Sines_topde2_clock_module_inst\|altpll:u_altpll\|altpll_8cm:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated because it is fed by a remote clock pin \"Pin_Y2\"" {  } { { "Top.v" "" { Text "M:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Top.v" 166 0 0 } } { "db/altpll_8cm.tdf" "" { Text "M:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/db/altpll_8cm.tdf" 36 2 0 } } { "temporary_test_loc" "" { Generic "M:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/" { { 0 { 0 ""} 0 12349 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 176598 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated because it is fed by a remote clock pin \"%3!s!\"" 0 0 "Fitter" 0 -1 1612616730164 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "6 " "The Timing Analyzer is analyzing 6 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1612616732673 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1612616732696 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1612616732696 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1612616732696 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1612616732696 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1612616732696 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1612616732696 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1612616732696 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1612616732696 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1612616732696 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1612616732696 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1612616732696 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1612616732696 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1612616732696 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1612616732696 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1612616732696 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1612616732696 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1612616732696 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1612616732696 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1612616732696 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1612616732696 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1612616732696 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1612616732696 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1612616732696 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1612616732696 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1612616732696 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1612616732696 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1612616732696 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1612616732696 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1612616732696 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1612616732696 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1612616732696 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1612616732696 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1612616732696 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1612616732696 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1612616732696 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1612616732696 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1612616732696 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1612616732696 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1612616732696 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1612616732696 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_nsj1 " "Entity dcfifo_nsj1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_2v8:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_2v8:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1612616732696 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_1v8:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_1v8:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1612616732696 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1612616732696 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1612616732696 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1612616732696 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1612616732696 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1612616732696 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1612616732696 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1612616732696 ""}
{ "Info" "ISTA_SDC_FOUND" "NiosII_Controlled_Section/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'NiosII_Controlled_Section/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1612616733052 ""}
{ "Info" "ISTA_SDC_FOUND" "NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_NiosII_cpu.sdc " "Reading SDC File: 'NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_NiosII_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1612616733083 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sines_topde2:Sines_topde2_inst\|Sines:u_Sines\|altshift_taps:delayMatch55_reg_rtl_0\|shift_taps_4mm:auto_generated\|altsyncram_e5b1:altsyncram2\|ram_block5a0 clk " "Register Sines_topde2:Sines_topde2_inst\|Sines:u_Sines\|altshift_taps:delayMatch55_reg_rtl_0\|shift_taps_4mm:auto_generated\|altsyncram_e5b1:altsyncram2\|ram_block5a0 is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1612616733197 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1612616733197 "|Top|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_IA\|CS " "Node: ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_IA\|CS was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DATA_Store:DATA_Store_inst\|Writing_Finish_Flag ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_IA\|CS " "Register DATA_Store:DATA_Store_inst\|Writing_Finish_Flag is being clocked by ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_IA\|CS" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1612616733197 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1612616733197 "|Top|ADCs:ADCs_Inst|TLC549_Control_Logic:TLC549_Control_Logic_inst_IA|CS"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_IC\|CS " "Node: ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_IC\|CS was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_IC\|ADC_value\[4\] ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_IC\|CS " "Register ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_IC\|ADC_value\[4\] is being clocked by ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_IC\|CS" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1612616733197 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1612616733197 "|Top|ADCs:ADCs_Inst|TLC549_Control_Logic:TLC549_Control_Logic_inst_IC|CS"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_IC\|ADC_clk " "Node: ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_IC\|ADC_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_IC\|Shift_Register:shift_reg\|D_flipflop:Shift_Reg\[5\].dff\|q ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_IC\|ADC_clk " "Register ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_IC\|Shift_Register:shift_reg\|D_flipflop:Shift_Reg\[5\].dff\|q is being clocked by ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_IC\|ADC_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1612616733198 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1612616733198 "|Top|ADCs:ADCs_Inst|TLC549_Control_Logic:TLC549_Control_Logic_inst_IC|ADC_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_IB\|CS " "Node: ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_IB\|CS was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_IB\|ADC_value\[3\] ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_IB\|CS " "Register ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_IB\|ADC_value\[3\] is being clocked by ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_IB\|CS" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1612616733198 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1612616733198 "|Top|ADCs:ADCs_Inst|TLC549_Control_Logic:TLC549_Control_Logic_inst_IB|CS"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_IB\|ADC_clk " "Node: ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_IB\|ADC_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_IB\|Shift_Register:shift_reg\|D_flipflop:Shift_Reg\[4\].dff\|q ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_IB\|ADC_clk " "Register ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_IB\|Shift_Register:shift_reg\|D_flipflop:Shift_Reg\[4\].dff\|q is being clocked by ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_IB\|ADC_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1612616733198 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1612616733198 "|Top|ADCs:ADCs_Inst|TLC549_Control_Logic:TLC549_Control_Logic_inst_IB|ADC_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_IA\|ADC_clk " "Node: ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_IA\|ADC_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_IA\|Shift_Register:shift_reg\|D_flipflop:Shift_Reg\[3\].dff\|q ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_IA\|ADC_clk " "Register ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_IA\|Shift_Register:shift_reg\|D_flipflop:Shift_Reg\[3\].dff\|q is being clocked by ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_IA\|ADC_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1612616733198 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1612616733198 "|Top|ADCs:ADCs_Inst|TLC549_Control_Logic:TLC549_Control_Logic_inst_IA|ADC_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_VB\|CS " "Node: ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_VB\|CS was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_VB\|ADC_value\[2\] ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_VB\|CS " "Register ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_VB\|ADC_value\[2\] is being clocked by ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_VB\|CS" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1612616733198 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1612616733198 "|Top|ADCs:ADCs_Inst|TLC549_Control_Logic:TLC549_Control_Logic_inst_VB|CS"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_VB\|ADC_clk " "Node: ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_VB\|ADC_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_VB\|Shift_Register:shift_reg\|D_flipflop:Shift_Reg\[3\].dff\|q ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_VB\|ADC_clk " "Register ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_VB\|Shift_Register:shift_reg\|D_flipflop:Shift_Reg\[3\].dff\|q is being clocked by ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_VB\|ADC_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1612616733198 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1612616733198 "|Top|ADCs:ADCs_Inst|TLC549_Control_Logic:TLC549_Control_Logic_inst_VB|ADC_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_VC\|CS " "Node: ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_VC\|CS was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_VC\|ADC_value\[2\] ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_VC\|CS " "Register ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_VC\|ADC_value\[2\] is being clocked by ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_VC\|CS" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1612616733198 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1612616733198 "|Top|ADCs:ADCs_Inst|TLC549_Control_Logic:TLC549_Control_Logic_inst_VC|CS"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_VC\|ADC_clk " "Node: ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_VC\|ADC_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_VC\|Shift_Register:shift_reg\|D_flipflop:Shift_Reg\[3\].dff\|q ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_VC\|ADC_clk " "Register ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_VC\|Shift_Register:shift_reg\|D_flipflop:Shift_Reg\[3\].dff\|q is being clocked by ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_VC\|ADC_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1612616733198 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1612616733198 "|Top|ADCs:ADCs_Inst|TLC549_Control_Logic:TLC549_Control_Logic_inst_VC|ADC_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_VA\|CS " "Node: ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_VA\|CS was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_VA\|ADC_value\[2\] ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_VA\|CS " "Register ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_VA\|ADC_value\[2\] is being clocked by ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_VA\|CS" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1612616733198 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1612616733198 "|Top|ADCs:ADCs_Inst|TLC549_Control_Logic:TLC549_Control_Logic_inst_VA|CS"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_VA\|ADC_clk " "Node: ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_VA\|ADC_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_VA\|Shift_Register:shift_reg\|D_flipflop:Shift_Reg\[3\].dff\|q ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_VA\|ADC_clk " "Register ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_VA\|Shift_Register:shift_reg\|D_flipflop:Shift_Reg\[3\].dff\|q is being clocked by ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_VA\|ADC_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1612616733198 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1612616733198 "|Top|ADCs:ADCs_Inst|TLC549_Control_Logic:TLC549_Control_Logic_inst_VA|ADC_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Sines_topde2:Sines_topde2_inst\|Sines:u_Sines\|reduced_reg\[23\] " "Node: Sines_topde2:Sines_topde2_inst\|Sines:u_Sines\|reduced_reg\[23\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DATA_Store:DATA_Store_inst\|write_address\[8\] Sines_topde2:Sines_topde2_inst\|Sines:u_Sines\|reduced_reg\[23\] " "Register DATA_Store:DATA_Store_inst\|write_address\[8\] is being clocked by Sines_topde2:Sines_topde2_inst\|Sines:u_Sines\|reduced_reg\[23\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1612616733198 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1612616733198 "|Top|Sines_topde2:Sines_topde2_inst|Sines:u_Sines|reduced_reg[23]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DATA_Store:DATA_Store_inst\|PhaseA_RegAddress " "Node: DATA_Store:DATA_Store_inst\|PhaseA_RegAddress was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch DATA_Store:DATA_Store_inst\|PhaseC_JumpCheckingRegister\[1\] DATA_Store:DATA_Store_inst\|PhaseA_RegAddress " "Latch DATA_Store:DATA_Store_inst\|PhaseC_JumpCheckingRegister\[1\] is being clocked by DATA_Store:DATA_Store_inst\|PhaseA_RegAddress" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1612616733199 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1612616733199 "|Top|DATA_Store:DATA_Store_inst|PhaseA_RegAddress"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "NiosII_Controlled_Section:u0\|NiosII_Controlled_Section_VGA_Controller:vga_controller\|VGA_HS " "Node: NiosII_Controlled_Section:u0\|NiosII_Controlled_Section_VGA_Controller:vga_controller\|VGA_HS was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register GUI:GUI_inst\|Manual_V_Enable NiosII_Controlled_Section:u0\|NiosII_Controlled_Section_VGA_Controller:vga_controller\|VGA_HS " "Register GUI:GUI_inst\|Manual_V_Enable is being clocked by NiosII_Controlled_Section:u0\|NiosII_Controlled_Section_VGA_Controller:vga_controller\|VGA_HS" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1612616733199 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1612616733199 "|Top|NiosII_Controlled_Section:u0|NiosII_Controlled_Section_VGA_Controller:vga_controller|VGA_HS"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: Sines_topde2_inst\|u_Sines_topde2_clock_module_inst\|u_altpll\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: Sines_topde2_inst\|u_Sines_topde2_clock_module_inst\|u_altpll\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1612616733474 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|vga_pll\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|vga_pll\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1612616733474 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1612616733474 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1612616733475 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1612616733475 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1612616733475 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1612616733475 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1612616733476 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1612616733476 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1612616733476 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1612616733476 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1612616733476 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1612616734581 ""}  } { { "Top.v" "" { Text "M:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Top.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "M:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/" { { 0 { 0 ""} 0 76321 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1612616734581 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "NiosII_Controlled_Section:u0\|NiosII_Controlled_Section_VGA_PLL:vga_pll\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|clk\[1\] (placed in counter C0 of PLL_1) " "Automatically promoted node NiosII_Controlled_Section:u0\|NiosII_Controlled_Section_VGA_PLL:vga_pll\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|clk\[1\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1612616734581 ""}  } { { "db/altpll_8fb2.tdf" "" { Text "M:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/db/altpll_8fb2.tdf" 32 2 0 } } { "temporary_test_loc" "" { Generic "M:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/" { { 0 { 0 ""} 0 13004 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1612616734581 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Sines_topde2:Sines_topde2_inst\|Sines_topde2_clock_module:u_Sines_topde2_clock_module_inst\|altpll:u_altpll\|altpll_8cm:auto_generated\|clk\[0\] (placed in counter C0 of PLL_3) " "Automatically promoted node Sines_topde2:Sines_topde2_inst\|Sines_topde2_clock_module:u_Sines_topde2_clock_module_inst\|altpll:u_altpll\|altpll_8cm:auto_generated\|clk\[0\] (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1612616734581 ""}  } { { "db/altpll_8cm.tdf" "" { Text "M:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/db/altpll_8cm.tdf" 36 2 0 } } { "temporary_test_loc" "" { Generic "M:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/" { { 0 { 0 ""} 0 12349 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1612616734581 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1612616734581 ""}  } { { "temporary_test_loc" "" { Generic "M:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/" { { 0 { 0 ""} 0 75425 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1612616734581 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DATA_Store:DATA_Store_inst\|CLOCKS  " "Automatically promoted node DATA_Store:DATA_Store_inst\|CLOCKS " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1612616734581 ""}  } { { "DATA_Store.v" "" { Text "M:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/DATA_Store.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "M:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/" { { 0 { 0 ""} 0 2911 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1612616734581 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_IA\|CS  " "Automatically promoted node ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_IA\|CS " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1612616734581 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CS_I~output " "Destination node CS_I~output" {  } { { "Top.v" "" { Text "M:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Top.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "M:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/" { { 0 { 0 ""} 0 76300 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1612616734581 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1612616734581 ""}  } { { "TLC549_Control_Logic.v" "" { Text "M:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/TLC549_Control_Logic.v" 3 -1 0 } } { "temporary_test_loc" "" { Generic "M:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/" { { 0 { 0 ""} 0 17390 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1612616734581 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1612616734581 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7~0 " "Destination node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7~0" {  } { { "pzdyqx.vhd" "" { Text "f:/quartus_18/quartus/libraries/megafunctions/pzdyqx.vhd" 730 -1 0 } } { "temporary_test_loc" "" { Generic "M:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/" { { 0 { 0 ""} 0 75671 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1612616734581 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1612616734581 ""}  } { { "pzdyqx.vhd" "" { Text "f:/quartus_18/quartus/libraries/megafunctions/pzdyqx.vhd" 730 -1 0 } } { "f:/quartus_18/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7" } } } } { "temporary_test_loc" "" { Generic "M:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/" { { 0 { 0 ""} 0 75510 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1612616734581 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1612616734581 ""}  } { { "pzdyqx.vhd" "" { Text "f:/quartus_18/quartus/libraries/megafunctions/pzdyqx.vhd" 829 -1 0 } } { "f:/quartus_18/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0" } } } } { "temporary_test_loc" "" { Generic "M:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/" { { 0 { 0 ""} 0 75532 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1612616734581 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Sines_topde2:Sines_topde2_inst\|Sines:u_Sines\|reduced_reg\[23\]  " "Automatically promoted node Sines_topde2:Sines_topde2_inst\|Sines:u_Sines\|reduced_reg\[23\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1612616734581 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sines_topde2:Sines_topde2_inst\|Sines:u_Sines\|Subsystem8_block3:u_Subsystem8\|In1_last_value\[9\] " "Destination node Sines_topde2:Sines_topde2_inst\|Sines:u_Sines\|Subsystem8_block3:u_Subsystem8\|In1_last_value\[9\]" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem8_block3.vhd" "" { Text "M:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem8_block3.vhd" 51 -1 0 } } { "temporary_test_loc" "" { Generic "M:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/" { { 0 { 0 ""} 0 2940 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1612616734581 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sines_topde2:Sines_topde2_inst\|Sines:u_Sines\|Subsystem8_block3:u_Subsystem8\|Out1\[9\]~0 " "Destination node Sines_topde2:Sines_topde2_inst\|Sines:u_Sines\|Subsystem8_block3:u_Subsystem8\|Out1\[9\]~0" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem8_block3.vhd" "" { Text "M:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem8_block3.vhd" 28 -1 0 } } { "temporary_test_loc" "" { Generic "M:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/" { { 0 { 0 ""} 0 31632 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1612616734581 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sines_topde2:Sines_topde2_inst\|Sines:u_Sines\|Subsystem8_block3:u_Subsystem8\|In1_last_value\[8\] " "Destination node Sines_topde2:Sines_topde2_inst\|Sines:u_Sines\|Subsystem8_block3:u_Subsystem8\|In1_last_value\[8\]" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem8_block3.vhd" "" { Text "M:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem8_block3.vhd" 51 -1 0 } } { "temporary_test_loc" "" { Generic "M:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/" { { 0 { 0 ""} 0 2941 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1612616734581 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sines_topde2:Sines_topde2_inst\|Sines:u_Sines\|Subsystem8_block3:u_Subsystem8\|Out1\[8\]~1 " "Destination node Sines_topde2:Sines_topde2_inst\|Sines:u_Sines\|Subsystem8_block3:u_Subsystem8\|Out1\[8\]~1" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem8_block3.vhd" "" { Text "M:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem8_block3.vhd" 28 -1 0 } } { "temporary_test_loc" "" { Generic "M:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/" { { 0 { 0 ""} 0 31633 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1612616734581 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sines_topde2:Sines_topde2_inst\|Sines:u_Sines\|Subsystem8_block3:u_Subsystem8\|In1_last_value\[7\] " "Destination node Sines_topde2:Sines_topde2_inst\|Sines:u_Sines\|Subsystem8_block3:u_Subsystem8\|In1_last_value\[7\]" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem8_block3.vhd" "" { Text "M:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem8_block3.vhd" 51 -1 0 } } { "temporary_test_loc" "" { Generic "M:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/" { { 0 { 0 ""} 0 2942 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1612616734581 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sines_topde2:Sines_topde2_inst\|Sines:u_Sines\|Subsystem8_block3:u_Subsystem8\|Out1\[7\]~2 " "Destination node Sines_topde2:Sines_topde2_inst\|Sines:u_Sines\|Subsystem8_block3:u_Subsystem8\|Out1\[7\]~2" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem8_block3.vhd" "" { Text "M:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem8_block3.vhd" 28 -1 0 } } { "temporary_test_loc" "" { Generic "M:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/" { { 0 { 0 ""} 0 31634 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1612616734581 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sines_topde2:Sines_topde2_inst\|Sines:u_Sines\|Subsystem8_block3:u_Subsystem8\|In1_last_value\[6\] " "Destination node Sines_topde2:Sines_topde2_inst\|Sines:u_Sines\|Subsystem8_block3:u_Subsystem8\|In1_last_value\[6\]" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem8_block3.vhd" "" { Text "M:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem8_block3.vhd" 51 -1 0 } } { "temporary_test_loc" "" { Generic "M:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/" { { 0 { 0 ""} 0 2943 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1612616734581 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sines_topde2:Sines_topde2_inst\|Sines:u_Sines\|Subsystem8_block3:u_Subsystem8\|Out1\[6\]~3 " "Destination node Sines_topde2:Sines_topde2_inst\|Sines:u_Sines\|Subsystem8_block3:u_Subsystem8\|Out1\[6\]~3" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem8_block3.vhd" "" { Text "M:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem8_block3.vhd" 28 -1 0 } } { "temporary_test_loc" "" { Generic "M:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/" { { 0 { 0 ""} 0 31635 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1612616734581 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sines_topde2:Sines_topde2_inst\|Sines:u_Sines\|Subsystem8_block3:u_Subsystem8\|In1_last_value\[5\] " "Destination node Sines_topde2:Sines_topde2_inst\|Sines:u_Sines\|Subsystem8_block3:u_Subsystem8\|In1_last_value\[5\]" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem8_block3.vhd" "" { Text "M:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem8_block3.vhd" 51 -1 0 } } { "temporary_test_loc" "" { Generic "M:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/" { { 0 { 0 ""} 0 2944 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1612616734581 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sines_topde2:Sines_topde2_inst\|Sines:u_Sines\|Subsystem8_block3:u_Subsystem8\|Out1\[5\]~4 " "Destination node Sines_topde2:Sines_topde2_inst\|Sines:u_Sines\|Subsystem8_block3:u_Subsystem8\|Out1\[5\]~4" {  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem8_block3.vhd" "" { Text "M:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Subsystem8_block3.vhd" 28 -1 0 } } { "temporary_test_loc" "" { Generic "M:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/" { { 0 { 0 ""} 0 31636 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1612616734581 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1612616734581 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1612616734581 ""}  } { { "Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd" "" { Text "M:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Generated_HDL/hdl_prj/hdlsrc/ThreeSines_DrSaher/Sines.vhd" 4855 -1 0 } } { "temporary_test_loc" "" { Generic "M:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/" { { 0 { 0 ""} 0 12301 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1612616734581 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_IA\|ADC_clk  " "Automatically promoted node ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_IA\|ADC_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1612616734582 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ADC_clk_I~output " "Destination node ADC_clk_I~output" {  } { { "Top.v" "" { Text "M:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Top.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "M:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/" { { 0 { 0 ""} 0 76298 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1612616734582 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1612616734582 ""}  } { { "TLC549_Control_Logic.v" "" { Text "M:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/TLC549_Control_Logic.v" 3 -1 0 } } { "temporary_test_loc" "" { Generic "M:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/" { { 0 { 0 ""} 0 17382 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1612616734582 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_IB\|ADC_clk  " "Automatically promoted node ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_IB\|ADC_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1612616734582 ""}  } { { "TLC549_Control_Logic.v" "" { Text "M:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/TLC549_Control_Logic.v" 3 -1 0 } } { "temporary_test_loc" "" { Generic "M:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/" { { 0 { 0 ""} 0 17362 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1612616734582 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_IB\|CS  " "Automatically promoted node ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_IB\|CS " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1612616734582 ""}  } { { "TLC549_Control_Logic.v" "" { Text "M:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/TLC549_Control_Logic.v" 3 -1 0 } } { "temporary_test_loc" "" { Generic "M:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/" { { 0 { 0 ""} 0 17369 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1612616734582 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_IC\|ADC_clk  " "Automatically promoted node ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_IC\|ADC_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1612616734582 ""}  } { { "TLC549_Control_Logic.v" "" { Text "M:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/TLC549_Control_Logic.v" 3 -1 0 } } { "temporary_test_loc" "" { Generic "M:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/" { { 0 { 0 ""} 0 17343 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1612616734582 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_IC\|CS  " "Automatically promoted node ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_IC\|CS " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1612616734582 ""}  } { { "TLC549_Control_Logic.v" "" { Text "M:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/TLC549_Control_Logic.v" 3 -1 0 } } { "temporary_test_loc" "" { Generic "M:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/" { { 0 { 0 ""} 0 17350 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1612616734582 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_VA\|ADC_clk  " "Automatically promoted node ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_VA\|ADC_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1612616734582 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ADC_clk_V~output " "Destination node ADC_clk_V~output" {  } { { "Top.v" "" { Text "M:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Top.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "M:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/" { { 0 { 0 ""} 0 76297 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1612616734582 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1612616734582 ""}  } { { "TLC549_Control_Logic.v" "" { Text "M:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/TLC549_Control_Logic.v" 3 -1 0 } } { "temporary_test_loc" "" { Generic "M:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/" { { 0 { 0 ""} 0 1702 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1612616734582 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_VA\|CS  " "Automatically promoted node ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_VA\|CS " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1612616734583 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CS_V~output " "Destination node CS_V~output" {  } { { "Top.v" "" { Text "M:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Top.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "M:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/" { { 0 { 0 ""} 0 76299 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1612616734583 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1612616734583 ""}  } { { "TLC549_Control_Logic.v" "" { Text "M:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/TLC549_Control_Logic.v" 3 -1 0 } } { "temporary_test_loc" "" { Generic "M:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/" { { 0 { 0 ""} 0 1703 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1612616734583 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_VB\|ADC_clk  " "Automatically promoted node ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_VB\|ADC_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1612616734583 ""}  } { { "TLC549_Control_Logic.v" "" { Text "M:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/TLC549_Control_Logic.v" 3 -1 0 } } { "temporary_test_loc" "" { Generic "M:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/" { { 0 { 0 ""} 0 17433 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1612616734583 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_VB\|CS  " "Automatically promoted node ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_VB\|CS " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1612616734583 ""}  } { { "TLC549_Control_Logic.v" "" { Text "M:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/TLC549_Control_Logic.v" 3 -1 0 } } { "temporary_test_loc" "" { Generic "M:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/" { { 0 { 0 ""} 0 17440 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1612616734583 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_VC\|ADC_clk  " "Automatically promoted node ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_VC\|ADC_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1612616734583 ""}  } { { "TLC549_Control_Logic.v" "" { Text "M:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/TLC549_Control_Logic.v" 3 -1 0 } } { "temporary_test_loc" "" { Generic "M:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/" { { 0 { 0 ""} 0 17414 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1612616734583 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_VC\|CS  " "Automatically promoted node ADCs:ADCs_Inst\|TLC549_Control_Logic:TLC549_Control_Logic_inst_VC\|CS " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1612616734583 ""}  } { { "TLC549_Control_Logic.v" "" { Text "M:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/TLC549_Control_Logic.v" 3 -1 0 } } { "temporary_test_loc" "" { Generic "M:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/" { { 0 { 0 ""} 0 17421 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1612616734583 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1612616737314 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1612616737341 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1612616737343 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1612616737383 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1612616737452 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1612616737501 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1612616738268 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "10 Block RAM " "Packed 10 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1612616738295 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "2617 Embedded multiplier block " "Packed 2617 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1612616738295 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "94 Embedded multiplier output " "Packed 94 registers into blocks of type Embedded multiplier output" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1612616738295 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "1390 " "Created 1390 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1612616738295 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1612616738295 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "NiosII_Controlled_Section:u0\|NiosII_Controlled_Section_VGA_PLL:vga_pll\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1 clk\[1\] VGA_CLK~output " "PLL \"NiosII_Controlled_Section:u0\|NiosII_Controlled_Section_VGA_PLL:vga_pll\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"VGA_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/altpll_8fb2.tdf" "" { Text "M:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/db/altpll_8fb2.tdf" 27 2 0 } } { "altpll.tdf" "" { Text "f:/quartus_18/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "NiosII_Controlled_Section/synthesis/submodules/altera_up_altpll.v" "" { Text "M:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/synthesis/submodules/altera_up_altpll.v" 140 0 0 } } { "NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_VGA_PLL.v" "" { Text "M:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/synthesis/submodules/NiosII_Controlled_Section_VGA_PLL.v" 34 0 0 } } { "NiosII_Controlled_Section/synthesis/NiosII_Controlled_Section.v" "" { Text "M:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/NiosII_Controlled_Section/synthesis/NiosII_Controlled_Section.v" 456 0 0 } } { "Top.v" "" { Text "M:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Top.v" 124 0 0 } } { "Top.v" "" { Text "M:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/Top.v" 32 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1612616738702 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:17 " "Fitter preparation operations ending: elapsed time is 00:00:17" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1612616741619 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1612616741798 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1612616746129 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1612616750185 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1612616750459 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1612616759112 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:09 " "Fitter placement operations ending: elapsed time is 00:00:09" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1612616759112 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1612616762494 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "10 " "Router estimated average interconnect usage is 10% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "34 X46_Y37 X57_Y48 " "Router estimated peak interconnect usage is 34% of the available device resources in the region that extends from location X46_Y37 to location X57_Y48" {  } { { "loc" "" { Generic "M:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/" { { 1 { 0 "Router estimated peak interconnect usage is 34% of the available device resources in the region that extends from location X46_Y37 to location X57_Y48"} { { 12 { 0 ""} 46 37 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1612616769805 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1612616769805 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1612616771209 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1612616771209 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1612616771209 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1612616771212 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.80 " "Total time spent on timing analysis during the Fitter is 1.80 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1612616771845 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1612616772039 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1612616773731 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1612616773743 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1612616775426 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:08 " "Fitter post-fit operations ending: elapsed time is 00:00:08" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1612616779189 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "M:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/output_files/Top.fit.smsg " "Generated suppressed messages file M:/FPGA_Projects/Qsys_Projects/Three_Phase_Power_Analyzer/output_files/Top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1612616784376 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 32 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6152 " "Peak virtual memory: 6152 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1612616790600 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 06 15:06:30 2021 " "Processing ended: Sat Feb 06 15:06:30 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1612616790600 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:10 " "Elapsed time: 00:01:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1612616790600 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:37 " "Total CPU time (on all processors): 00:01:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1612616790600 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1612616790600 ""}
