<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE module SYSTEM "../../../dtd/module.dtd">
<module name="ap210_assembly_functional_requirements" part="xxxx" version="1" sc4.working_group="12" wg.number="00000" wg.number.arm="" wg.number.mim="" checklist.internal_review="" checklist.project_leader="" checklist.convener="" status="CD-TS" language="E" publication.year="" published="n" rcs.date="$Date: 2005/01/03 21:50:15 $" rcs.revision="$Revision: 1.6 $" development.folder="dvlp" xmlns:xlink="http://www.w3.org/1999/xlink">
    <keywords>
    module, electrical, network analysis, function, requirement,functional allocation
 </keywords>
    
    <contacts>
        <projlead ref="AP210.projlead"/>
        <editor ref="pdmmodules.editor"/>
    </contacts>
    <purpose>
   <p>
     This part of ISO 10303 specifies an application module for the
     representation of assembly functional requirements.
This Data includes all information required to specify the behaviour of the assembly, including
interface definition. Explicit structural definition is provided for the functional network,
including representations of usage view and design view, representations of folded and elaborated
network hierarchy. This includes gate allocation information. Explicit allocation of each
functional network node to the implementing component is included. Extensive use of formal
encapsulation is provided for signal definition, mathematical models, etc. This data includes information
required to support embedded components in an interconnect product. Configuration
management information and design management information is provided.
   </p>
 </purpose>
    <inscope>
        <li>nodal network representation of the behaviour of the assembly</li>
        <li>allocation of functions in the nodal network representation to physical components that implement the functionality</li>
        <li>mapping the set of nodes in the hierarchical network representation to the single elaborated physical node that is equivalent</li>
    </inscope>
    <outscope>
        <li>algorithmic representation of the behaviour of the assembly</li>
        <li>shape representation of the assembly</li>
    </outscope>
    <arm>
        <express-g>
            <imgfile file="armexpg1.xml"/>
        </express-g>
    </arm>
    <arm_lf/>
    <mapping_table>
        
    </mapping_table>
    <mim>
        <express-g>
            <imgfile file="mimexpg1.xml"/>
        </express-g>
    </mim>
</module>
