Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Feb  6 12:17:59 2019
| Host         : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command      : report_design_analysis -timing -setup -max_paths 10 -extend -show_all -logic_level_distribution -logic_level_dist_paths 1000 -complexity -congestion -name design_analysis_1 -file design_analysis.txt
| Design       : wrapper
| Device       : xcvu9p
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-10
2. Logic Level Distribution
3. Complexity Characteristics (Cells)
4. Placed Maximum Level Congestion Reporting
5. Initial Estimated Router Congestion Reporting
6. Routed Maximum Level Congestion Reporting
7. SLR Net Crossing Reporting
8. Placed Tile Based Congestion Metric (Vertical)
9. Placed Tile Based Congestion Metric (Horizontal)

1. Setup Path Characteristics 1-10
----------------------------------

Setup Characteristics for Path #1
+---------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                                    Path #1                                                                                                                                    | WorstPath from Dst |
+---------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |               3.125 |                                                                                                                                                                                                                                                                         3.125 |              3.125 |
| Path Delay                |               0.482 |                                                                                                                                                                                                                                                                        20.956 |              0.534 |
| Logic Delay               | 0.093(20%)          | 5.640(27%)                                                                                                                                                                                                                                                                    | 0.096(18%)         |
| Net Delay                 | 0.389(80%)          | 15.316(73%)                                                                                                                                                                                                                                                                   | 0.438(82%)         |
| Clock Skew                |              -0.095 |                                                                                                                                                                                                                                                                        -0.112 |             -0.063 |
| Slack                     |               2.539 |                                                                                                                                                                                                                                                                       -17.951 |              2.519 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                                               |                    |
| Bounding Box Size         | 0% x 0%             | 7% x 4%                                                                                                                                                                                                                                                                       | 6% x 0%            |
| Clock Region Distance     | (0, 0)              | (0, 1)                                                                                                                                                                                                                                                                        | (0, 0)             |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                                           354 |                  1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                                             0 |                  0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                                             0 |                  0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                                             0 |                  0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                                             0 |                  0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                                                  | Safely Timed       |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                                            52 |                  0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                                            52 |                  1 |
| Logical Path              | FDRE FDRE           | FDRE LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT5 LUT5 LUT4 LUT5 LUT5 LUT5 LUT6 LUT3 LUT5 LUT4 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT4 LUT4 LUT6 LUT4 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT4 LUT5 LUT5 LUT5 LUT6 LUT6 LUT4 LUT6 LUT4 LUT2 LUT5 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                                           | clk                |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                                           | clk                |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                                          | None               |
| BRAM                      | None                | None                                                                                                                                                                                                                                                                          | None               |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                                             0 |                  0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                                             0 |                  0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                                             0 |                  0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                                            37 |                  1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                                             0 |                  0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                                             0 |                  0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                                        | FDRE/C             |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                                        | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[85]/C    | muon_cand_5.pt[1]/C                                                                                                                                                                                                                                                           | sr_p.sr_1[242]/C   |
| End Point Pin             | muon_cand_5.pt[1]/D | sr_p.sr_1[242]/D                                                                                                                                                                                                                                                              | sr_p.sr_2[242]/D   |
+---------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #2
+---------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                                    Path #2                                                                                                                                    | WorstPath from Dst |
+---------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |               3.125 |                                                                                                                                                                                                                                                                         3.125 |              3.125 |
| Path Delay                |               0.482 |                                                                                                                                                                                                                                                                        20.998 |              1.111 |
| Logic Delay               | 0.093(20%)          | 5.739(28%)                                                                                                                                                                                                                                                                    | 0.096(9%)          |
| Net Delay                 | 0.389(80%)          | 15.259(72%)                                                                                                                                                                                                                                                                   | 1.015(91%)         |
| Clock Skew                |              -0.095 |                                                                                                                                                                                                                                                                        -0.067 |             -0.138 |
| Slack                     |               2.539 |                                                                                                                                                                                                                                                                       -17.949 |              1.868 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                                               |                    |
| Bounding Box Size         | 0% x 0%             | 8% x 4%                                                                                                                                                                                                                                                                       | 4% x 1%            |
| Clock Region Distance     | (0, 0)              | (0, 0)                                                                                                                                                                                                                                                                        | (0, 1)             |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                                           344 |                  1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                                             0 |                  0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                                             0 |                  0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                                             0 |                  0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                                             0 |                  0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                                                  | Safely Timed       |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                                            52 |                  0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                                            52 |                  1 |
| Logical Path              | FDRE FDRE           | FDRE LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT5 LUT5 LUT4 LUT5 LUT5 LUT5 LUT6 LUT3 LUT5 LUT4 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT4 LUT4 LUT6 LUT4 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT4 LUT5 LUT5 LUT5 LUT6 LUT6 LUT4 LUT6 LUT4 LUT6 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                                           | clk                |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                                           | clk                |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                                          | None               |
| BRAM                      | None                | None                                                                                                                                                                                                                                                                          | None               |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                                             0 |                  0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                                             0 |                  0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                                             0 |                  0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                                            37 |                  1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                                             0 |                  0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                                             0 |                  0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                                        | FDRE/C             |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                                        | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[85]/C    | muon_cand_5.pt[1]/C                                                                                                                                                                                                                                                           | sr_p.sr_1[255]/C   |
| End Point Pin             | muon_cand_5.pt[1]/D | sr_p.sr_1[255]/D                                                                                                                                                                                                                                                              | sr_p.sr_2[255]/D   |
+---------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #3
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                                  Path #3                                                                                                                                 | WorstPath from Dst |
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |               3.125 |                                                                                                                                                                                                                                                                    3.125 |              3.125 |
| Path Delay                |               0.482 |                                                                                                                                                                                                                                                                   20.961 |              0.722 |
| Logic Delay               | 0.093(20%)          | 5.827(28%)                                                                                                                                                                                                                                                               | 0.096(14%)         |
| Net Delay                 | 0.389(80%)          | 15.134(72%)                                                                                                                                                                                                                                                              | 0.626(86%)         |
| Clock Skew                |              -0.095 |                                                                                                                                                                                                                                                                   -0.103 |             -0.102 |
| Slack                     |               2.539 |                                                                                                                                                                                                                                                                  -17.947 |              2.293 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                                          |                    |
| Bounding Box Size         | 0% x 0%             | 8% x 4%                                                                                                                                                                                                                                                                  | 2% x 0%            |
| Clock Region Distance     | (0, 0)              | (0, 1)                                                                                                                                                                                                                                                                   | (1, 1)             |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                                      355 |                  1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                                        0 |                  0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                                        0 |                  0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                                        0 |                  0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                                        0 |                  0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                                             | Safely Timed       |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                                       51 |                  0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                                       51 |                  1 |
| Logical Path              | FDRE FDRE           | FDRE LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT5 LUT5 LUT4 LUT5 LUT5 LUT5 LUT6 LUT3 LUT5 LUT4 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT4 LUT4 LUT6 LUT4 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT4 LUT6 LUT4 LUT6 LUT6 LUT2 LUT6 LUT5 LUT6 LUT2 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                                      | clk                |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                                      | clk                |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                                     | None               |
| BRAM                      | None                | None                                                                                                                                                                                                                                                                     | None               |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                                        0 |                  0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                                        0 |                  0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                                        0 |                  0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                                       37 |                  1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                                        0 |                  0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                                        0 |                  0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                                   | FDRE/C             |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                                   | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[85]/C    | muon_cand_5.pt[1]/C                                                                                                                                                                                                                                                      | sr_p.sr_1[240]/C   |
| End Point Pin             | muon_cand_5.pt[1]/D | sr_p.sr_1[240]/D                                                                                                                                                                                                                                                         | sr_p.sr_2[240]/D   |
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #4
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                                  Path #4                                                                                                                                 | WorstPath from Dst |
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |               3.125 |                                                                                                                                                                                                                                                                    3.125 |              3.125 |
| Path Delay                |               0.482 |                                                                                                                                                                                                                                                                   20.954 |              1.338 |
| Logic Delay               | 0.093(20%)          | 5.726(28%)                                                                                                                                                                                                                                                               | 0.096(8%)          |
| Net Delay                 | 0.389(80%)          | 15.228(72%)                                                                                                                                                                                                                                                              | 1.242(92%)         |
| Clock Skew                |              -0.095 |                                                                                                                                                                                                                                                                   -0.103 |             -0.048 |
| Slack                     |               2.539 |                                                                                                                                                                                                                                                                  -17.940 |              1.730 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                                          |                    |
| Bounding Box Size         | 0% x 0%             | 8% x 4%                                                                                                                                                                                                                                                                  | 0% x 0%            |
| Clock Region Distance     | (0, 0)              | (0, 1)                                                                                                                                                                                                                                                                   | (0, 0)             |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                                      355 |                  1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                                        0 |                  0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                                        0 |                  0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                                        0 |                  0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                                        0 |                  0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                                             | Safely Timed       |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                                       51 |                  0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                                       51 |                  1 |
| Logical Path              | FDRE FDRE           | FDRE LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT5 LUT5 LUT4 LUT5 LUT5 LUT5 LUT6 LUT3 LUT5 LUT4 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT4 LUT4 LUT6 LUT4 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT4 LUT6 LUT4 LUT6 LUT6 LUT2 LUT6 LUT5 LUT6 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                                      | clk                |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                                      | clk                |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                                     | None               |
| BRAM                      | None                | None                                                                                                                                                                                                                                                                     | None               |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                                        0 |                  0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                                        0 |                  0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                                        0 |                  0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                                       37 |                  1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                                        0 |                  0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                                        0 |                  0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                                   | FDRE/C             |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                                   | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[85]/C    | muon_cand_5.pt[1]/C                                                                                                                                                                                                                                                      | sr_p.sr_1[248]/C   |
| End Point Pin             | muon_cand_5.pt[1]/D | sr_p.sr_1[248]/D                                                                                                                                                                                                                                                         | sr_p.sr_2[248]/D   |
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #5
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                                  Path #5                                                                                                                                 | WorstPath from Dst |
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |               3.125 |                                                                                                                                                                                                                                                                    3.125 |              3.125 |
| Path Delay                |               0.482 |                                                                                                                                                                                                                                                                   20.929 |              0.491 |
| Logic Delay               | 0.093(20%)          | 5.602(27%)                                                                                                                                                                                                                                                               | 0.096(20%)         |
| Net Delay                 | 0.389(80%)          | 15.327(73%)                                                                                                                                                                                                                                                              | 0.395(80%)         |
| Clock Skew                |              -0.095 |                                                                                                                                                                                                                                                                   -0.103 |             -0.031 |
| Slack                     |               2.539 |                                                                                                                                                                                                                                                                  -17.915 |              2.595 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                                          |                    |
| Bounding Box Size         | 0% x 0%             | 7% x 4%                                                                                                                                                                                                                                                                  | 1% x 0%            |
| Clock Region Distance     | (0, 0)              | (0, 1)                                                                                                                                                                                                                                                                   | (1, 0)             |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                                      353 |                  1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                                        0 |                  0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                                        0 |                  0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                                        0 |                  0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                                        0 |                  0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                                             | Safely Timed       |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                                       51 |                  0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                                       51 |                  1 |
| Logical Path              | FDRE FDRE           | FDRE LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT5 LUT5 LUT4 LUT5 LUT5 LUT5 LUT6 LUT3 LUT5 LUT4 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT4 LUT4 LUT6 LUT4 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT4 LUT5 LUT5 LUT5 LUT6 LUT6 LUT4 LUT6 LUT4 LUT6 LUT5 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                                      | clk                |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                                      | clk                |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                                     | None               |
| BRAM                      | None                | None                                                                                                                                                                                                                                                                     | None               |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                                        0 |                  0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                                        0 |                  0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                                        0 |                  0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                                       37 |                  1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                                        0 |                  0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                                        0 |                  0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                                   | FDRE/C             |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                                   | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[85]/C    | muon_cand_5.pt[1]/C                                                                                                                                                                                                                                                      | sr_p.sr_1[249]/C   |
| End Point Pin             | muon_cand_5.pt[1]/D | sr_p.sr_1[249]/D                                                                                                                                                                                                                                                         | sr_p.sr_2[249]/D   |
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #6
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                                  Path #6                                                                                                                                 | WorstPath from Dst |
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |               3.125 |                                                                                                                                                                                                                                                                    3.125 |              3.125 |
| Path Delay                |               0.482 |                                                                                                                                                                                                                                                                   20.969 |              0.566 |
| Logic Delay               | 0.093(20%)          | 5.675(28%)                                                                                                                                                                                                                                                               | 0.095(17%)         |
| Net Delay                 | 0.389(80%)          | 15.294(72%)                                                                                                                                                                                                                                                              | 0.471(83%)         |
| Clock Skew                |              -0.095 |                                                                                                                                                                                                                                                                   -0.063 |             -0.245 |
| Slack                     |               2.539 |                                                                                                                                                                                                                                                                  -17.915 |              2.306 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                                          |                    |
| Bounding Box Size         | 0% x 0%             | 8% x 4%                                                                                                                                                                                                                                                                  | 0% x 0%            |
| Clock Region Distance     | (0, 0)              | (0, 1)                                                                                                                                                                                                                                                                   | (0, 1)             |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                                      355 |                  1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                                        0 |                  0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                                        0 |                  0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                                        0 |                  0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                                        0 |                  0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                                             | Safely Timed       |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                                       51 |                  0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                                       51 |                  1 |
| Logical Path              | FDRE FDRE           | FDRE LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT5 LUT5 LUT4 LUT5 LUT5 LUT5 LUT6 LUT3 LUT5 LUT4 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT4 LUT4 LUT6 LUT4 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT4 LUT6 LUT4 LUT6 LUT6 LUT2 LUT6 LUT5 LUT6 LUT5 LUT5 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                                      | clk                |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                                      | clk                |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                                     | None               |
| BRAM                      | None                | None                                                                                                                                                                                                                                                                     | None               |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                                        0 |                  0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                                        0 |                  0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                                        0 |                  0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                                       37 |                  1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                                        0 |                  0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                                        0 |                  0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                                   | FDRE/C             |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                                   | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[85]/C    | muon_cand_5.pt[1]/C                                                                                                                                                                                                                                                      | sr_p.sr_1[241]/C   |
| End Point Pin             | muon_cand_5.pt[1]/D | sr_p.sr_1[241]/D                                                                                                                                                                                                                                                         | sr_p.sr_2[241]/D   |
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #7
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                                  Path #7                                                                                                                                 | WorstPath from Dst |
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |               3.125 |                                                                                                                                                                                                                                                                    3.125 |              3.125 |
| Path Delay                |               0.482 |                                                                                                                                                                                                                                                                   20.949 |              0.341 |
| Logic Delay               | 0.093(20%)          | 5.652(27%)                                                                                                                                                                                                                                                               | 0.096(29%)         |
| Net Delay                 | 0.389(80%)          | 15.297(73%)                                                                                                                                                                                                                                                              | 0.245(71%)         |
| Clock Skew                |              -0.095 |                                                                                                                                                                                                                                                                   -0.071 |             -0.154 |
| Slack                     |               2.539 |                                                                                                                                                                                                                                                                  -17.904 |              2.621 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                                          |                    |
| Bounding Box Size         | 0% x 0%             | 7% x 4%                                                                                                                                                                                                                                                                  | 0% x 0%            |
| Clock Region Distance     | (0, 0)              | (0, 0)                                                                                                                                                                                                                                                                   | (0, 0)             |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                                      353 |                  1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                                        0 |                  0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                                        0 |                  0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                                        0 |                  0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                                        0 |                  0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                                             | Safely Timed       |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                                       51 |                  0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                                       51 |                  1 |
| Logical Path              | FDRE FDRE           | FDRE LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT5 LUT5 LUT4 LUT5 LUT5 LUT5 LUT6 LUT3 LUT5 LUT4 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT4 LUT4 LUT6 LUT4 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT4 LUT5 LUT5 LUT5 LUT6 LUT6 LUT4 LUT6 LUT4 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                                      | clk                |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                                      | clk                |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                                     | None               |
| BRAM                      | None                | None                                                                                                                                                                                                                                                                     | None               |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                                        0 |                  0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                                        0 |                  0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                                        0 |                  0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                                       37 |                  1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                                        0 |                  0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                                        0 |                  0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                                   | FDRE/C             |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                                   | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[85]/C    | muon_cand_5.pt[1]/C                                                                                                                                                                                                                                                      | sr_p.sr_1[250]/C   |
| End Point Pin             | muon_cand_5.pt[1]/D | sr_p.sr_1[250]/D                                                                                                                                                                                                                                                         | sr_p.sr_2[250]/D   |
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #8
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                               Path #8                                                                                                                               | WorstPath from Dst |
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |               3.125 |                                                                                                                                                                                                                                                               3.125 |              3.125 |
| Path Delay                |               0.482 |                                                                                                                                                                                                                                                              21.015 |              1.078 |
| Logic Delay               | 0.093(20%)          | 6.049(29%)                                                                                                                                                                                                                                                          | 0.093(9%)          |
| Net Delay                 | 0.389(80%)          | 14.966(71%)                                                                                                                                                                                                                                                         | 0.985(91%)         |
| Clock Skew                |              -0.095 |                                                                                                                                                                                                                                                               0.000 |             -0.034 |
| Slack                     |               2.539 |                                                                                                                                                                                                                                                             -17.898 |              2.005 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                                     |                    |
| Bounding Box Size         | 0% x 0%             | 8% x 4%                                                                                                                                                                                                                                                             | 0% x 0%            |
| Clock Region Distance     | (0, 0)              | (0, 0)                                                                                                                                                                                                                                                              | (0, 0)             |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                                 320 |                  1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                                        | Safely Timed       |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                                  50 |                  0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                                  50 |                  1 |
| Logical Path              | FDRE FDRE           | FDRE LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT5 LUT5 LUT4 LUT5 LUT5 LUT5 LUT6 LUT3 LUT5 LUT4 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT3 LUT6 LUT4 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT3 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                                 | clk                |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                                 | clk                |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                                | None               |
| BRAM                      | None                | None                                                                                                                                                                                                                                                                | None               |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                                  37 |                  1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                              | FDRE/C             |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                              | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[85]/C    | muon_cand_5.pt[1]/C                                                                                                                                                                                                                                                 | sr_p.sr_1[247]/C   |
| End Point Pin             | muon_cand_5.pt[1]/D | sr_p.sr_1[247]/D                                                                                                                                                                                                                                                    | sr_p.sr_2[247]/D   |
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #9
+---------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                                       Path #9                                                                                                                                      | WorstPath from Dst |
+---------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |               3.125 |                                                                                                                                                                                                                                                                              3.125 |              3.125 |
| Path Delay                |               0.482 |                                                                                                                                                                                                                                                                             21.098 |              0.694 |
| Logic Delay               | 0.093(20%)          | 5.837(28%)                                                                                                                                                                                                                                                                         | 0.093(14%)         |
| Net Delay                 | 0.389(80%)          | 15.261(72%)                                                                                                                                                                                                                                                                        | 0.601(86%)         |
| Clock Skew                |              -0.095 |                                                                                                                                                                                                                                                                              0.090 |             -0.245 |
| Slack                     |               2.539 |                                                                                                                                                                                                                                                                            -17.891 |              2.178 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                                                    |                    |
| Bounding Box Size         | 0% x 0%             | 8% x 4%                                                                                                                                                                                                                                                                            | 0% x 0%            |
| Clock Region Distance     | (0, 0)              | (1, 0)                                                                                                                                                                                                                                                                             | (0, 0)             |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                                                345 |                  1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                                                  0 |                  0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                                                  0 |                  0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                                                  0 |                  0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                                                  0 |                  0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                                                       | Safely Timed       |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                                                 53 |                  0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                                                 53 |                  1 |
| Logical Path              | FDRE FDRE           | FDRE LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT5 LUT5 LUT4 LUT5 LUT5 LUT5 LUT6 LUT3 LUT5 LUT4 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT4 LUT4 LUT6 LUT4 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT4 LUT5 LUT5 LUT5 LUT6 LUT6 LUT4 LUT6 LUT2 LUT6 LUT5 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                                                | clk                |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                                                | clk                |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                                               | None               |
| BRAM                      | None                | None                                                                                                                                                                                                                                                                               | None               |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                                                  0 |                  0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                                                  0 |                  0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                                                  0 |                  0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                                                 37 |                  1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                                                  0 |                  0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                                                  0 |                  0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                                             | FDRE/C             |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                                             | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[85]/C    | muon_cand_5.pt[1]/C                                                                                                                                                                                                                                                                | sr_p.sr_1[244]/C   |
| End Point Pin             | muon_cand_5.pt[1]/D | sr_p.sr_1[244]/D                                                                                                                                                                                                                                                                   | sr_p.sr_2[244]/D   |
+---------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #10
+---------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                                    Path #10                                                                                                                                   | WorstPath from Dst |
+---------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |               3.125 |                                                                                                                                                                                                                                                                         3.125 |              3.125 |
| Path Delay                |               0.482 |                                                                                                                                                                                                                                                                        21.007 |              0.286 |
| Logic Delay               | 0.093(20%)          | 5.746(28%)                                                                                                                                                                                                                                                                    | 0.096(34%)         |
| Net Delay                 | 0.389(80%)          | 15.261(72%)                                                                                                                                                                                                                                                                   | 0.190(66%)         |
| Clock Skew                |              -0.095 |                                                                                                                                                                                                                                                                         0.000 |             -0.243 |
| Slack                     |               2.539 |                                                                                                                                                                                                                                                                       -17.890 |              2.588 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                                               |                    |
| Bounding Box Size         | 0% x 0%             | 8% x 4%                                                                                                                                                                                                                                                                       | 0% x 0%            |
| Clock Region Distance     | (0, 0)              | (0, 0)                                                                                                                                                                                                                                                                        | (0, 0)             |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                                           344 |                  1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                                             0 |                  0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                                             0 |                  0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                                             0 |                  0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                                             0 |                  0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                                                  | Safely Timed       |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                                            52 |                  0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                                            52 |                  1 |
| Logical Path              | FDRE FDRE           | FDRE LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT5 LUT5 LUT4 LUT5 LUT5 LUT5 LUT6 LUT3 LUT5 LUT4 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT4 LUT4 LUT6 LUT4 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT4 LUT5 LUT5 LUT5 LUT6 LUT6 LUT4 LUT6 LUT4 LUT6 LUT3 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                                           | clk                |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                                           | clk                |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                                          | None               |
| BRAM                      | None                | None                                                                                                                                                                                                                                                                          | None               |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                                             0 |                  0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                                             0 |                  0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                                             0 |                  0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                                            37 |                  1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                                             0 |                  0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                                             0 |                  0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                                        | FDRE/C             |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                                        | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[85]/C    | muon_cand_5.pt[1]/C                                                                                                                                                                                                                                                           | sr_p.sr_1[254]/C   |
| End Point Pin             | muon_cand_5.pt[1]/D | sr_p.sr_1[254]/D                                                                                                                                                                                                                                                              | sr_p.sr_2[254]/D   |
+---------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+---+---+---+----+---+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| End Point Clock | Requirement |  0  | 2 | 3 | 6 |  7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 20 | 21 | 22 | 24 | 25 | 26 | 27 | 28 | 30 | 31 | 32 | 33 | 34 | 35 | 38 | 40 | 41 | 42 | 43 | 44 | 46 | 47 | 49 | 50 | 51 | 52 | 53 |
+-----------------+-------------+-----+---+---+---+----+---+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| clk             | 3.125ns     | 744 | 2 | 1 | 3 | 10 | 2 | 9 |  5 |  3 |  7 | 12 |  6 |  2 |  2 |  1 | 15 |  8 |  7 |  1 | 16 |  7 |  4 |  5 |  1 | 15 |  1 |  7 | 13 |  3 |  8 | 16 |  4 |  7 |  5 | 10 |  6 |  2 | 14 |  1 |  3 |  8 |  3 |  1 |
+-----------------+-------------+-----+---+---+---+----+---+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
* Columns represents the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Complexity Characteristics (Cells)
-------------------------------------

+------------------+--------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+------------+-------------+-------------+------------+-----+------+------+------+
|     Instance     |                      Module                      | Rent | Average Fanout | Total Instances |   LUT1  |    LUT2   |    LUT3   |    LUT4    |     LUT5    |     LUT6    | Memory LUT | DSP | RAMB | MUXF | URAM |
+------------------+--------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+------------+-------------+-------------+------------+-----+------+------+------+
| (top)            |                                          wrapper | 0.48 |           2.93 |           15421 | 0(0.0%) | 125(1.8%) | 273(4.0%) | 908(13.2%) | 1474(21.4%) | 4104(59.6%) |          0 |   0 |    0 |    0 |    0 |
|  muon_sorter_1   | muon_sorter_I016_O016_D000-freq320retfan16_rev_1 | 0.84 |           4.60 |            6798 | 0(0.0%) | 124(1.8%) | 273(4.0%) | 823(12.1%) | 1474(21.7%) | 4104(60.4%) |          0 |   0 |    0 |    0 |    0 |
|  shift_reg_tap_i |                              shift_reg_tap_256_4 | 0.00 |           1.00 |            3840 | 0(0.0%) |   0(0.0%) |   0(0.0%) |    0(0.0%) |     0(0.0%) |     0(0.0%) |          0 |   0 |    0 |    0 |    0 |
|  shift_reg_tap_o |                            shift_reg_tap_256_4_0 | 0.00 |           1.00 |            3840 | 0(0.0%) |   0(0.0%) |   0(0.0%) |    0(0.0%) |     0(0.0%) |     0(0.0%) |          0 |   0 |    0 |    0 |    0 |
+------------------+--------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+------------+-------------+-------------+------------+-----+------+------+------+
* Complexity Ranges 
** 0.0 - 0.3 -> Very Low, 0.3 - 0.5 -> low, 0.5 - 0.65 -> normal,  0.65 - 0.85 -> high, 0.85 - 1.0 -> very high
*** -* -> Not computable as cell size is very small


4. Placed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |       Congestion Window       |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     |                4 |       109% | (CLEM_X58Y403,CLEM_X66Y418)   | wrapper(100%) |            0% |       5.30829 | 98%          | 0%         |   8% |   0% | NA   | 0%   | 0%  |    0% |  0% |
| East      |                3 |       108% | (CLEL_R_X62Y394,CLEM_X66Y401) | wrapper(100%) |            0% |       5.41071 | 99%          | 0%         |   1% |   0% | NA   | NA   | 0%  |    0% |  0% |
| South     |                2 |       109% | (CLEL_R_X62Y380,CLEM_X64Y383) | wrapper(100%) |            0% |       4.89844 | 100%         | 0%         |   9% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      |                3 |       105% | (CLEM_X60Y402,CLEM_X64Y409)   | wrapper(100%) |            0% |       5.47321 | 100%         | 0%         |   3% |   0% | NA   | 0%   | NA  |    0% |  0% |
+-----------+------------------+------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


5. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+--------+------------------+------------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction |  Type  | Congestion Level | Percentage Tiles |       Congestion Window       |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+--------+------------------+------------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     | Global |                2 |           0.029% | (CLEM_X60Y402,CLEM_X63Y407)   | wrapper(100%) |            0% |        5.4875 | 100%         | 0%         |   3% |   0% | NA   | 0%   | NA  |    0% |  0% |
| South     | Global |                4 |           0.215% | (CLEM_X57Y383,CLEM_X64Y422)   | wrapper(100%) |            0% |       5.21719 | 97%          | 0%         |   7% |   0% | NA   | 0%   | 0%  |    0% |  0% |
| East      | Global |                4 |           0.183% | (CLEM_X57Y388,CLEM_X64Y419)   | wrapper(100%) |            0% |          5.25 | 97%          | 0%         |   7% |   0% | NA   | 0%   | 0%  |    0% |  0% |
| West      | Global |                4 |           0.235% | (CLEM_X56Y401,CLEM_X63Y424)   | wrapper(100%) |            0% |        5.1108 | 96%          | 0%         |  14% |   0% | NA   | 0%   | 0%  |    0% |  0% |
| South     | Long   |                2 |           0.022% | (CLEL_R_X55Y410,CLEM_X58Y413) | wrapper(100%) |            0% |       4.58125 | 86%          | 0%         |  24% |   0% | NA   | NA   | 0%  |    0% |  0% |
| East      | Long   |                2 |           0.031% | (CLEM_X58Y411,CLEM_X60Y417)   | wrapper(100%) |            0% |       5.20982 | 98%          | 0%         |  10% |   0% | NA   | NA   | 0%  |    0% |  0% |
| West      | Long   |                1 |           0.015% | (CLEL_R_X62Y378,CLEM_X63Y383) | wrapper(100%) |            0% |       5.07292 | 98%          | 0%         |   4% |   0% | NA   | NA   | NA  |    0% |  0% |
| North     | Short  |                4 |           0.135% | (CLEM_X57Y398,CLEM_X64Y413)   | wrapper(100%) |            0% |       5.27539 | 97%          | 0%         |   8% |   0% | NA   | 0%   | 0%  |    0% |  0% |
| South     | Short  |                5 |           0.361% | (CLEM_X50Y379,CLEM_X65Y426)   | wrapper(100%) |            0% |       3.34669 | 62%          | 0%         |  17% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| East      | Short  |                5 |           0.361% | (CLEM_X50Y380,CLEM_X65Y427)   | wrapper(100%) |            0% |       3.33707 | 62%          | 0%         |  17% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      | Short  |                5 |           0.392% | (CLEM_X49Y379,CLEM_X64Y426)   | wrapper(100%) |            0% |       3.00543 | 55%          | 0%         |  15% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
+-----------+--------+------------------+------------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


6. Routed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-----------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |      Congestion Window      |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-----------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| East      |                0 |        87% | (CLEM_X59Y412,CLEM_X59Y412) | wrapper(100%) |            0% |           5.5 | 100%         | 0%         |  12% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      |                0 |        85% | (CLEM_X60Y412,CLEM_X60Y412) | wrapper(100%) |            0% |           5.5 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                0 |        89% | (CLEM_X57Y413,CLEM_X57Y413) | wrapper(100%) |            0% |         4.875 | 100%         | 0%         |  12% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                0 |        87% | (CLEM_X66Y403,CLEM_X66Y403) | wrapper(100%) |            0% |         5.125 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                0 |        92% | (CLEM_X66Y402,CLEM_X66Y402) | wrapper(100%) |            0% |          5.25 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      |                0 |        86% | (CLEM_X60Y414,CLEM_X60Y414) | wrapper(100%) |            0% |          5.25 | 100%         | 0%         |  12% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      |                0 |        86% | (CLEM_X63Y384,CLEM_X63Y384) | wrapper(100%) |            0% |         5.375 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
+-----------+------------------+------------+-----------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
* Congested regions with less than 85% congestion are not reported.


7. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+-------------+-------------+-------------+
| Cell Names | Number of Nets crossing SLR | 0 - 1 Cuts  | 0 - 2 Cuts  | 1 - 2 Cuts  |
+------------+-----------------------------+-------------+-------------+-------------+
* Information not available. There are no nets crossing SLRs.


8. Placed Tile Based Congestion Metric (Vertical)
-------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |   Cell Names  | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+
| CLEL_R_X58Y418 | 356             | 499          | 47%                  | wrapper(100%) | Y                   |
| CLEM_X57Y417   | 350             | 500          | 47%                  | wrapper(100%) | Y                   |
| CLEM_X58Y418   | 354             | 499          | 47%                  | wrapper(100%) | Y                   |
| CLEL_R_X58Y419 | 356             | 498          | 45%                  | wrapper(100%) | Y                   |
| CLEL_R_X58Y404 | 356             | 513          | 45%                  | wrapper(100%) | Y                   |
| CLEM_X58Y417   | 354             | 500          | 45%                  | wrapper(100%) | Y                   |
| CLEM_X59Y418   | 359             | 499          | 44%                  | wrapper(100%) | Y                   |
| CLEL_R_X58Y405 | 356             | 512          | 44%                  | wrapper(100%) | Y                   |
| CLEL_R_X58Y417 | 356             | 500          | 44%                  | wrapper(100%) | Y                   |
| CLEL_R_X57Y406 | 352             | 511          | 43%                  | wrapper(100%) | Y                   |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+


9. Placed Tile Based Congestion Metric (Horizontal)
---------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |   Cell Names  | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+
| CLEL_R_X58Y404 | 356             | 513          | 45%                  | wrapper(100%) | Y                   |
| CLEL_R_X58Y405 | 356             | 512          | 44%                  | wrapper(100%) | Y                   |
| CLEL_R_X58Y417 | 356             | 500          | 43%                  | wrapper(100%) | Y                   |
| CLEM_X61Y416   | 368             | 501          | 43%                  | wrapper(100%) | Y                   |
| CLEM_X58Y404   | 354             | 513          | 43%                  | wrapper(100%) | Y                   |
| CLEL_R_X57Y404 | 352             | 513          | 42%                  | wrapper(100%) | Y                   |
| CLEM_X59Y418   | 359             | 499          | 42%                  | wrapper(100%) | Y                   |
| CLEM_X58Y405   | 354             | 512          | 42%                  | wrapper(100%) | Y                   |
| CLEL_R_X58Y418 | 356             | 499          | 42%                  | wrapper(100%) | Y                   |
| CLEM_X59Y419   | 359             | 498          | 41%                  | wrapper(100%) | Y                   |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+


