
#ifndef __SE1000_CLOCK_CFG_H
#define __SE1000_CLOCK_CFG_H


/* index has to be sequently increased */
enum CLK_DEVS {
	CPU0_CLK,
	CPU1_CLK,
	SYSNOC_CLK,
	PERI0_UART0_CLK,
	PERI1_UART0_CLK,
	PERI1_SS_AHB_CLK,
	PERI1_SS_TIM_CLK,
	PERI1_SS_REF_CLK,

/* DDR related clock */
	NOC_WRAP_MAIN_CLK,
	NOC_WRAP_GPUNOC_MAIN_CLK,
	NOC_WRAP_DDR_LINK_CLK,

	DDR0_SS_DDR_CORE_CLK,
	DDR0_SS_DDR_CFG_CLK,

	MAX_CLK_DEV, /* must be the last one */
};

#define APSS0_PLL0_CTRL_REG_BASE 	0x0
#define APSS0_PLL1_CTRL_REG_BASE 	0x10000
#define APSS0_PLL2_CTRL_REG_BASE 	0x20000

#define LH_PLL_CTRL_REG_BASE 	0x000C0000
#define RH_PLL_CTRL_REG_BASE 	0x000D0000
#define PERI0_SS_APB_CLK		0x2D04
#define PERI0_SS_APB_RESET		0x3D04
#define PERI1_SS_AHB_CLK_OFST	0x2C04
#define PERI1_SS_AHB_RST_OFST	0x3C04
#define PERI1_SS_APB_CLK		0x2C08
#define PERI1_SS_APB_RESET		0x3C08
#define PERI1_SS_REF_CLK_OFST	0x2C10
#define PERI1_SS_REF_RST_OFST	0x3C10
#define PERI1_SS_TIM_CLK_OFST	0x2C0C
#define PERI1_SS_TIM_RST_OFST	0x3C0C

#define CLK_DIVIDER_MASK	0x000000FF
#define CLK_SEL_MASK		0x00000100
#define CLK_SEL_POS			8
#define CLK_GATE_MASK		0x00010000
#define CLK_GATE_POS		16


#endif	/* __SE1000_CLOCK_CFG_H */