// Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
// Date        : Thu Jul  6 01:48:39 2023
// Host        : pc-eii26 running 64-bit Ubuntu 22.04.2 LTS
// Command     : write_verilog -force -mode funcsim
//               /home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ip/design_1_mem_write_top_rfi_C_0_0/design_1_mem_write_top_rfi_C_0_0_sim_netlist.v
// Design      : design_1_mem_write_top_rfi_C_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "design_1_mem_write_top_rfi_C_0_0,mem_write_top_rfi_C,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "HLS" *) 
(* X_CORE_INFO = "mem_write_top_rfi_C,Vivado 2021.2" *) (* hls_module = "yes" *) 
(* NotValidForBitStream *)
module design_1_mem_write_top_rfi_C_0_0
   (ap_local_block,
    s_axi_control_AWADDR,
    s_axi_control_AWVALID,
    s_axi_control_AWREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_WVALID,
    s_axi_control_WREADY,
    s_axi_control_BRESP,
    s_axi_control_BVALID,
    s_axi_control_BREADY,
    s_axi_control_ARADDR,
    s_axi_control_ARVALID,
    s_axi_control_ARREADY,
    s_axi_control_RDATA,
    s_axi_control_RRESP,
    s_axi_control_RVALID,
    s_axi_control_RREADY,
    ap_clk,
    ap_rst_n,
    interrupt,
    m_axi_gmem_AWADDR,
    m_axi_gmem_AWLEN,
    m_axi_gmem_AWSIZE,
    m_axi_gmem_AWBURST,
    m_axi_gmem_AWLOCK,
    m_axi_gmem_AWREGION,
    m_axi_gmem_AWCACHE,
    m_axi_gmem_AWPROT,
    m_axi_gmem_AWQOS,
    m_axi_gmem_AWVALID,
    m_axi_gmem_AWREADY,
    m_axi_gmem_WDATA,
    m_axi_gmem_WSTRB,
    m_axi_gmem_WLAST,
    m_axi_gmem_WVALID,
    m_axi_gmem_WREADY,
    m_axi_gmem_BRESP,
    m_axi_gmem_BVALID,
    m_axi_gmem_BREADY,
    m_axi_gmem_ARADDR,
    m_axi_gmem_ARLEN,
    m_axi_gmem_ARSIZE,
    m_axi_gmem_ARBURST,
    m_axi_gmem_ARLOCK,
    m_axi_gmem_ARREGION,
    m_axi_gmem_ARCACHE,
    m_axi_gmem_ARPROT,
    m_axi_gmem_ARQOS,
    m_axi_gmem_ARVALID,
    m_axi_gmem_ARREADY,
    m_axi_gmem_RDATA,
    m_axi_gmem_RRESP,
    m_axi_gmem_RLAST,
    m_axi_gmem_RVALID,
    m_axi_gmem_RREADY,
    raw_data_im_o_stream_TVALID,
    raw_data_im_o_stream_TREADY,
    raw_data_im_o_stream_TDATA,
    raw_data_real_o_stream_TVALID,
    raw_data_real_o_stream_TREADY,
    raw_data_real_o_stream_TDATA,
    mad_R_o_stream_TVALID,
    mad_R_o_stream_TREADY,
    mad_R_o_stream_TDATA,
    raw_data_real_1_o_stream_TVALID,
    raw_data_real_1_o_stream_TREADY,
    raw_data_real_1_o_stream_TDATA,
    std_R_o_stream_TVALID,
    std_R_o_stream_TREADY,
    std_R_o_stream_TDATA,
    raw_data_im_1_o_stream_TVALID,
    raw_data_im_1_o_stream_TREADY,
    raw_data_im_1_o_stream_TDATA,
    mad_I_o_stream_TVALID,
    mad_I_o_stream_TREADY,
    mad_I_o_stream_TDATA,
    std_I_o_stream_TVALID,
    std_I_o_stream_TREADY,
    std_I_o_stream_TDATA,
    filtered_im_0_o_stream_TVALID,
    filtered_im_0_o_stream_TREADY,
    filtered_im_0_o_stream_TDATA,
    filtered_real_0_o_stream_TVALID,
    filtered_real_0_o_stream_TREADY,
    filtered_real_0_o_stream_TDATA,
    filtered_im_1_o_stream_TVALID,
    filtered_im_1_o_stream_TREADY,
    filtered_im_1_o_stream_TDATA,
    filtered_real_1_o_stream_TVALID,
    filtered_real_1_o_stream_TREADY,
    filtered_real_1_o_stream_TDATA);
  output ap_local_block;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWADDR" *) input [7:0]s_axi_control_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWVALID" *) input s_axi_control_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWREADY" *) output s_axi_control_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WDATA" *) input [31:0]s_axi_control_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WSTRB" *) input [3:0]s_axi_control_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WVALID" *) input s_axi_control_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WREADY" *) output s_axi_control_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BRESP" *) output [1:0]s_axi_control_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BVALID" *) output s_axi_control_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BREADY" *) input s_axi_control_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARADDR" *) input [7:0]s_axi_control_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARVALID" *) input s_axi_control_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARREADY" *) output s_axi_control_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RDATA" *) output [31:0]s_axi_control_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RRESP" *) output [1:0]s_axi_control_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RVALID" *) output s_axi_control_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_control, ADDR_WIDTH 8, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_control_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_control:m_axi_gmem:raw_data_im_o_stream:raw_data_real_o_stream:mad_R_o_stream:raw_data_real_1_o_stream:std_R_o_stream:raw_data_im_1_o_stream:mad_I_o_stream:std_I_o_stream:filtered_im_0_o_stream:filtered_real_0_o_stream:filtered_im_1_o_stream:filtered_real_1_o_stream, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output interrupt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWADDR" *) output [63:0]m_axi_gmem_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWLEN" *) output [7:0]m_axi_gmem_AWLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWSIZE" *) output [2:0]m_axi_gmem_AWSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWBURST" *) output [1:0]m_axi_gmem_AWBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWLOCK" *) output [1:0]m_axi_gmem_AWLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWREGION" *) output [3:0]m_axi_gmem_AWREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWCACHE" *) output [3:0]m_axi_gmem_AWCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWPROT" *) output [2:0]m_axi_gmem_AWPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWQOS" *) output [3:0]m_axi_gmem_AWQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWVALID" *) output m_axi_gmem_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWREADY" *) input m_axi_gmem_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WDATA" *) output [63:0]m_axi_gmem_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WSTRB" *) output [7:0]m_axi_gmem_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WLAST" *) output m_axi_gmem_WLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WVALID" *) output m_axi_gmem_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WREADY" *) input m_axi_gmem_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem BRESP" *) input [1:0]m_axi_gmem_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem BVALID" *) input m_axi_gmem_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem BREADY" *) output m_axi_gmem_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARADDR" *) output [63:0]m_axi_gmem_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARLEN" *) output [7:0]m_axi_gmem_ARLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARSIZE" *) output [2:0]m_axi_gmem_ARSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARBURST" *) output [1:0]m_axi_gmem_ARBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARLOCK" *) output [1:0]m_axi_gmem_ARLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARREGION" *) output [3:0]m_axi_gmem_ARREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARCACHE" *) output [3:0]m_axi_gmem_ARCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARPROT" *) output [2:0]m_axi_gmem_ARPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARQOS" *) output [3:0]m_axi_gmem_ARQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARVALID" *) output m_axi_gmem_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARREADY" *) input m_axi_gmem_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RDATA" *) input [63:0]m_axi_gmem_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RRESP" *) input [1:0]m_axi_gmem_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RLAST" *) input m_axi_gmem_RLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RVALID" *) input m_axi_gmem_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axi_gmem, ADDR_WIDTH 64, MAX_BURST_LENGTH 256, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 16, PROTOCOL AXI4, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 64, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output m_axi_gmem_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 raw_data_im_o_stream TVALID" *) input raw_data_im_o_stream_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 raw_data_im_o_stream TREADY" *) output raw_data_im_o_stream_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 raw_data_im_o_stream TDATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME raw_data_im_o_stream, TDATA_NUM_BYTES 8, TUSER_WIDTH 0, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input [63:0]raw_data_im_o_stream_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 raw_data_real_o_stream TVALID" *) input raw_data_real_o_stream_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 raw_data_real_o_stream TREADY" *) output raw_data_real_o_stream_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 raw_data_real_o_stream TDATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME raw_data_real_o_stream, TDATA_NUM_BYTES 8, TUSER_WIDTH 0, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input [63:0]raw_data_real_o_stream_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 mad_R_o_stream TVALID" *) input mad_R_o_stream_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 mad_R_o_stream TREADY" *) output mad_R_o_stream_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 mad_R_o_stream TDATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME mad_R_o_stream, TDATA_NUM_BYTES 8, TUSER_WIDTH 0, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input [63:0]mad_R_o_stream_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 raw_data_real_1_o_stream TVALID" *) input raw_data_real_1_o_stream_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 raw_data_real_1_o_stream TREADY" *) output raw_data_real_1_o_stream_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 raw_data_real_1_o_stream TDATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME raw_data_real_1_o_stream, TDATA_NUM_BYTES 8, TUSER_WIDTH 0, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input [63:0]raw_data_real_1_o_stream_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 std_R_o_stream TVALID" *) input std_R_o_stream_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 std_R_o_stream TREADY" *) output std_R_o_stream_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 std_R_o_stream TDATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME std_R_o_stream, TDATA_NUM_BYTES 8, TUSER_WIDTH 0, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input [63:0]std_R_o_stream_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 raw_data_im_1_o_stream TVALID" *) input raw_data_im_1_o_stream_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 raw_data_im_1_o_stream TREADY" *) output raw_data_im_1_o_stream_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 raw_data_im_1_o_stream TDATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME raw_data_im_1_o_stream, TDATA_NUM_BYTES 8, TUSER_WIDTH 0, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input [63:0]raw_data_im_1_o_stream_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 mad_I_o_stream TVALID" *) input mad_I_o_stream_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 mad_I_o_stream TREADY" *) output mad_I_o_stream_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 mad_I_o_stream TDATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME mad_I_o_stream, TDATA_NUM_BYTES 8, TUSER_WIDTH 0, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input [63:0]mad_I_o_stream_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 std_I_o_stream TVALID" *) input std_I_o_stream_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 std_I_o_stream TREADY" *) output std_I_o_stream_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 std_I_o_stream TDATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME std_I_o_stream, TDATA_NUM_BYTES 8, TUSER_WIDTH 0, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input [63:0]std_I_o_stream_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 filtered_im_0_o_stream TVALID" *) input filtered_im_0_o_stream_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 filtered_im_0_o_stream TREADY" *) output filtered_im_0_o_stream_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 filtered_im_0_o_stream TDATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME filtered_im_0_o_stream, TDATA_NUM_BYTES 8, TUSER_WIDTH 0, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input [63:0]filtered_im_0_o_stream_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 filtered_real_0_o_stream TVALID" *) input filtered_real_0_o_stream_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 filtered_real_0_o_stream TREADY" *) output filtered_real_0_o_stream_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 filtered_real_0_o_stream TDATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME filtered_real_0_o_stream, TDATA_NUM_BYTES 8, TUSER_WIDTH 0, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input [63:0]filtered_real_0_o_stream_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 filtered_im_1_o_stream TVALID" *) input filtered_im_1_o_stream_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 filtered_im_1_o_stream TREADY" *) output filtered_im_1_o_stream_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 filtered_im_1_o_stream TDATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME filtered_im_1_o_stream, TDATA_NUM_BYTES 8, TUSER_WIDTH 0, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input [63:0]filtered_im_1_o_stream_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 filtered_real_1_o_stream TVALID" *) input filtered_real_1_o_stream_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 filtered_real_1_o_stream TREADY" *) output filtered_real_1_o_stream_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 filtered_real_1_o_stream TDATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME filtered_real_1_o_stream, TDATA_NUM_BYTES 8, TUSER_WIDTH 0, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input [63:0]filtered_real_1_o_stream_TDATA;

  wire \<const0> ;
  wire \<const1> ;
  wire ap_clk;
  wire ap_rst_n;
  wire [63:0]filtered_im_0_o_stream_TDATA;
  wire filtered_im_0_o_stream_TREADY;
  wire filtered_im_0_o_stream_TVALID;
  wire [63:0]filtered_im_1_o_stream_TDATA;
  wire filtered_im_1_o_stream_TREADY;
  wire filtered_im_1_o_stream_TVALID;
  wire [63:0]filtered_real_0_o_stream_TDATA;
  wire filtered_real_0_o_stream_TREADY;
  wire filtered_real_0_o_stream_TVALID;
  wire [63:0]filtered_real_1_o_stream_TDATA;
  wire filtered_real_1_o_stream_TREADY;
  wire filtered_real_1_o_stream_TVALID;
  wire interrupt;
  wire [63:3]\^m_axi_gmem_AWADDR ;
  wire [3:0]\^m_axi_gmem_AWLEN ;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire m_axi_gmem_BREADY;
  wire m_axi_gmem_BVALID;
  wire m_axi_gmem_RREADY;
  wire m_axi_gmem_RVALID;
  wire [63:0]m_axi_gmem_WDATA;
  wire m_axi_gmem_WLAST;
  wire m_axi_gmem_WREADY;
  wire [7:0]m_axi_gmem_WSTRB;
  wire m_axi_gmem_WVALID;
  wire [63:0]mad_I_o_stream_TDATA;
  wire mad_I_o_stream_TREADY;
  wire mad_I_o_stream_TVALID;
  wire [63:0]mad_R_o_stream_TDATA;
  wire mad_R_o_stream_TREADY;
  wire mad_R_o_stream_TVALID;
  wire [63:0]raw_data_im_1_o_stream_TDATA;
  wire raw_data_im_1_o_stream_TREADY;
  wire raw_data_im_1_o_stream_TVALID;
  wire [63:0]raw_data_im_o_stream_TDATA;
  wire raw_data_im_o_stream_TREADY;
  wire raw_data_im_o_stream_TVALID;
  wire [63:0]raw_data_real_1_o_stream_TDATA;
  wire raw_data_real_1_o_stream_TREADY;
  wire raw_data_real_1_o_stream_TVALID;
  wire [63:0]raw_data_real_o_stream_TDATA;
  wire raw_data_real_o_stream_TREADY;
  wire raw_data_real_o_stream_TVALID;
  wire [7:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [7:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [63:0]std_I_o_stream_TDATA;
  wire std_I_o_stream_TREADY;
  wire std_I_o_stream_TVALID;
  wire [63:0]std_R_o_stream_TDATA;
  wire std_R_o_stream_TREADY;
  wire std_R_o_stream_TVALID;
  wire NLW_inst_ap_local_block_UNCONNECTED;
  wire NLW_inst_m_axi_gmem_ARVALID_UNCONNECTED;
  wire [63:0]NLW_inst_m_axi_gmem_ARADDR_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem_ARBURST_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem_ARCACHE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_ARID_UNCONNECTED;
  wire [7:0]NLW_inst_m_axi_gmem_ARLEN_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem_ARLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem_ARPROT_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem_ARQOS_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem_ARREGION_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem_ARSIZE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_ARUSER_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem_AWADDR_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem_AWBURST_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem_AWCACHE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_AWID_UNCONNECTED;
  wire [7:4]NLW_inst_m_axi_gmem_AWLEN_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem_AWLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem_AWPROT_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem_AWQOS_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem_AWREGION_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem_AWSIZE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_AWUSER_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_WID_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_WUSER_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_control_BRESP_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_control_RRESP_UNCONNECTED;

  assign ap_local_block = \<const0> ;
  assign m_axi_gmem_ARADDR[63] = \<const0> ;
  assign m_axi_gmem_ARADDR[62] = \<const0> ;
  assign m_axi_gmem_ARADDR[61] = \<const0> ;
  assign m_axi_gmem_ARADDR[60] = \<const0> ;
  assign m_axi_gmem_ARADDR[59] = \<const0> ;
  assign m_axi_gmem_ARADDR[58] = \<const0> ;
  assign m_axi_gmem_ARADDR[57] = \<const0> ;
  assign m_axi_gmem_ARADDR[56] = \<const0> ;
  assign m_axi_gmem_ARADDR[55] = \<const0> ;
  assign m_axi_gmem_ARADDR[54] = \<const0> ;
  assign m_axi_gmem_ARADDR[53] = \<const0> ;
  assign m_axi_gmem_ARADDR[52] = \<const0> ;
  assign m_axi_gmem_ARADDR[51] = \<const0> ;
  assign m_axi_gmem_ARADDR[50] = \<const0> ;
  assign m_axi_gmem_ARADDR[49] = \<const0> ;
  assign m_axi_gmem_ARADDR[48] = \<const0> ;
  assign m_axi_gmem_ARADDR[47] = \<const0> ;
  assign m_axi_gmem_ARADDR[46] = \<const0> ;
  assign m_axi_gmem_ARADDR[45] = \<const0> ;
  assign m_axi_gmem_ARADDR[44] = \<const0> ;
  assign m_axi_gmem_ARADDR[43] = \<const0> ;
  assign m_axi_gmem_ARADDR[42] = \<const0> ;
  assign m_axi_gmem_ARADDR[41] = \<const0> ;
  assign m_axi_gmem_ARADDR[40] = \<const0> ;
  assign m_axi_gmem_ARADDR[39] = \<const0> ;
  assign m_axi_gmem_ARADDR[38] = \<const0> ;
  assign m_axi_gmem_ARADDR[37] = \<const0> ;
  assign m_axi_gmem_ARADDR[36] = \<const0> ;
  assign m_axi_gmem_ARADDR[35] = \<const0> ;
  assign m_axi_gmem_ARADDR[34] = \<const0> ;
  assign m_axi_gmem_ARADDR[33] = \<const0> ;
  assign m_axi_gmem_ARADDR[32] = \<const0> ;
  assign m_axi_gmem_ARADDR[31] = \<const0> ;
  assign m_axi_gmem_ARADDR[30] = \<const0> ;
  assign m_axi_gmem_ARADDR[29] = \<const0> ;
  assign m_axi_gmem_ARADDR[28] = \<const0> ;
  assign m_axi_gmem_ARADDR[27] = \<const0> ;
  assign m_axi_gmem_ARADDR[26] = \<const0> ;
  assign m_axi_gmem_ARADDR[25] = \<const0> ;
  assign m_axi_gmem_ARADDR[24] = \<const0> ;
  assign m_axi_gmem_ARADDR[23] = \<const0> ;
  assign m_axi_gmem_ARADDR[22] = \<const0> ;
  assign m_axi_gmem_ARADDR[21] = \<const0> ;
  assign m_axi_gmem_ARADDR[20] = \<const0> ;
  assign m_axi_gmem_ARADDR[19] = \<const0> ;
  assign m_axi_gmem_ARADDR[18] = \<const0> ;
  assign m_axi_gmem_ARADDR[17] = \<const0> ;
  assign m_axi_gmem_ARADDR[16] = \<const0> ;
  assign m_axi_gmem_ARADDR[15] = \<const0> ;
  assign m_axi_gmem_ARADDR[14] = \<const0> ;
  assign m_axi_gmem_ARADDR[13] = \<const0> ;
  assign m_axi_gmem_ARADDR[12] = \<const0> ;
  assign m_axi_gmem_ARADDR[11] = \<const0> ;
  assign m_axi_gmem_ARADDR[10] = \<const0> ;
  assign m_axi_gmem_ARADDR[9] = \<const0> ;
  assign m_axi_gmem_ARADDR[8] = \<const0> ;
  assign m_axi_gmem_ARADDR[7] = \<const0> ;
  assign m_axi_gmem_ARADDR[6] = \<const0> ;
  assign m_axi_gmem_ARADDR[5] = \<const0> ;
  assign m_axi_gmem_ARADDR[4] = \<const0> ;
  assign m_axi_gmem_ARADDR[3] = \<const0> ;
  assign m_axi_gmem_ARADDR[2] = \<const0> ;
  assign m_axi_gmem_ARADDR[1] = \<const0> ;
  assign m_axi_gmem_ARADDR[0] = \<const0> ;
  assign m_axi_gmem_ARBURST[1] = \<const0> ;
  assign m_axi_gmem_ARBURST[0] = \<const1> ;
  assign m_axi_gmem_ARCACHE[3] = \<const0> ;
  assign m_axi_gmem_ARCACHE[2] = \<const0> ;
  assign m_axi_gmem_ARCACHE[1] = \<const1> ;
  assign m_axi_gmem_ARCACHE[0] = \<const1> ;
  assign m_axi_gmem_ARLEN[7] = \<const0> ;
  assign m_axi_gmem_ARLEN[6] = \<const0> ;
  assign m_axi_gmem_ARLEN[5] = \<const0> ;
  assign m_axi_gmem_ARLEN[4] = \<const0> ;
  assign m_axi_gmem_ARLEN[3] = \<const0> ;
  assign m_axi_gmem_ARLEN[2] = \<const0> ;
  assign m_axi_gmem_ARLEN[1] = \<const0> ;
  assign m_axi_gmem_ARLEN[0] = \<const0> ;
  assign m_axi_gmem_ARLOCK[1] = \<const0> ;
  assign m_axi_gmem_ARLOCK[0] = \<const0> ;
  assign m_axi_gmem_ARPROT[2] = \<const0> ;
  assign m_axi_gmem_ARPROT[1] = \<const0> ;
  assign m_axi_gmem_ARPROT[0] = \<const0> ;
  assign m_axi_gmem_ARQOS[3] = \<const0> ;
  assign m_axi_gmem_ARQOS[2] = \<const0> ;
  assign m_axi_gmem_ARQOS[1] = \<const0> ;
  assign m_axi_gmem_ARQOS[0] = \<const0> ;
  assign m_axi_gmem_ARREGION[3] = \<const0> ;
  assign m_axi_gmem_ARREGION[2] = \<const0> ;
  assign m_axi_gmem_ARREGION[1] = \<const0> ;
  assign m_axi_gmem_ARREGION[0] = \<const0> ;
  assign m_axi_gmem_ARSIZE[2] = \<const0> ;
  assign m_axi_gmem_ARSIZE[1] = \<const1> ;
  assign m_axi_gmem_ARSIZE[0] = \<const1> ;
  assign m_axi_gmem_ARVALID = \<const0> ;
  assign m_axi_gmem_AWADDR[63:3] = \^m_axi_gmem_AWADDR [63:3];
  assign m_axi_gmem_AWADDR[2] = \<const0> ;
  assign m_axi_gmem_AWADDR[1] = \<const0> ;
  assign m_axi_gmem_AWADDR[0] = \<const0> ;
  assign m_axi_gmem_AWBURST[1] = \<const0> ;
  assign m_axi_gmem_AWBURST[0] = \<const1> ;
  assign m_axi_gmem_AWCACHE[3] = \<const0> ;
  assign m_axi_gmem_AWCACHE[2] = \<const0> ;
  assign m_axi_gmem_AWCACHE[1] = \<const1> ;
  assign m_axi_gmem_AWCACHE[0] = \<const1> ;
  assign m_axi_gmem_AWLEN[7] = \<const0> ;
  assign m_axi_gmem_AWLEN[6] = \<const0> ;
  assign m_axi_gmem_AWLEN[5] = \<const0> ;
  assign m_axi_gmem_AWLEN[4] = \<const0> ;
  assign m_axi_gmem_AWLEN[3:0] = \^m_axi_gmem_AWLEN [3:0];
  assign m_axi_gmem_AWLOCK[1] = \<const0> ;
  assign m_axi_gmem_AWLOCK[0] = \<const0> ;
  assign m_axi_gmem_AWPROT[2] = \<const0> ;
  assign m_axi_gmem_AWPROT[1] = \<const0> ;
  assign m_axi_gmem_AWPROT[0] = \<const0> ;
  assign m_axi_gmem_AWQOS[3] = \<const0> ;
  assign m_axi_gmem_AWQOS[2] = \<const0> ;
  assign m_axi_gmem_AWQOS[1] = \<const0> ;
  assign m_axi_gmem_AWQOS[0] = \<const0> ;
  assign m_axi_gmem_AWREGION[3] = \<const0> ;
  assign m_axi_gmem_AWREGION[2] = \<const0> ;
  assign m_axi_gmem_AWREGION[1] = \<const0> ;
  assign m_axi_gmem_AWREGION[0] = \<const0> ;
  assign m_axi_gmem_AWSIZE[2] = \<const0> ;
  assign m_axi_gmem_AWSIZE[1] = \<const1> ;
  assign m_axi_gmem_AWSIZE[0] = \<const1> ;
  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  (* C_M_AXI_DATA_WIDTH = "32" *) 
  (* C_M_AXI_GMEM_ADDR_WIDTH = "64" *) 
  (* C_M_AXI_GMEM_ARUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_AWUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_BUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_CACHE_VALUE = "4'b0011" *) 
  (* C_M_AXI_GMEM_DATA_WIDTH = "64" *) 
  (* C_M_AXI_GMEM_ID_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_PROT_VALUE = "3'b000" *) 
  (* C_M_AXI_GMEM_RUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_USER_VALUE = "0" *) 
  (* C_M_AXI_GMEM_WSTRB_WIDTH = "8" *) 
  (* C_M_AXI_GMEM_WUSER_WIDTH = "1" *) 
  (* C_M_AXI_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_CONTROL_ADDR_WIDTH = "8" *) 
  (* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) 
  (* C_S_AXI_CONTROL_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  (* SDX_KERNEL = "true" *) 
  (* SDX_KERNEL_SYNTH_INST = "inst" *) 
  (* SDX_KERNEL_TYPE = "hls" *) 
  (* ap_ST_fsm_pp0_stage0 = "14'b00000000000010" *) 
  (* ap_ST_fsm_pp0_stage1 = "14'b00000000000100" *) 
  (* ap_ST_fsm_pp0_stage10 = "14'b00100000000000" *) 
  (* ap_ST_fsm_pp0_stage11 = "14'b01000000000000" *) 
  (* ap_ST_fsm_pp0_stage2 = "14'b00000000001000" *) 
  (* ap_ST_fsm_pp0_stage3 = "14'b00000000010000" *) 
  (* ap_ST_fsm_pp0_stage4 = "14'b00000000100000" *) 
  (* ap_ST_fsm_pp0_stage5 = "14'b00000001000000" *) 
  (* ap_ST_fsm_pp0_stage6 = "14'b00000010000000" *) 
  (* ap_ST_fsm_pp0_stage7 = "14'b00000100000000" *) 
  (* ap_ST_fsm_pp0_stage8 = "14'b00001000000000" *) 
  (* ap_ST_fsm_pp0_stage9 = "14'b00010000000000" *) 
  (* ap_ST_fsm_state1 = "14'b00000000000001" *) 
  (* ap_ST_fsm_state21 = "14'b10000000000000" *) 
  design_1_mem_write_top_rfi_C_0_0_mem_write_top_rfi_C inst
       (.ap_clk(ap_clk),
        .ap_local_block(NLW_inst_ap_local_block_UNCONNECTED),
        .ap_rst_n(ap_rst_n),
        .filtered_im_0_o_stream_TDATA(filtered_im_0_o_stream_TDATA),
        .filtered_im_0_o_stream_TREADY(filtered_im_0_o_stream_TREADY),
        .filtered_im_0_o_stream_TVALID(filtered_im_0_o_stream_TVALID),
        .filtered_im_1_o_stream_TDATA(filtered_im_1_o_stream_TDATA),
        .filtered_im_1_o_stream_TREADY(filtered_im_1_o_stream_TREADY),
        .filtered_im_1_o_stream_TVALID(filtered_im_1_o_stream_TVALID),
        .filtered_real_0_o_stream_TDATA(filtered_real_0_o_stream_TDATA),
        .filtered_real_0_o_stream_TREADY(filtered_real_0_o_stream_TREADY),
        .filtered_real_0_o_stream_TVALID(filtered_real_0_o_stream_TVALID),
        .filtered_real_1_o_stream_TDATA(filtered_real_1_o_stream_TDATA),
        .filtered_real_1_o_stream_TREADY(filtered_real_1_o_stream_TREADY),
        .filtered_real_1_o_stream_TVALID(filtered_real_1_o_stream_TVALID),
        .interrupt(interrupt),
        .m_axi_gmem_ARADDR(NLW_inst_m_axi_gmem_ARADDR_UNCONNECTED[63:0]),
        .m_axi_gmem_ARBURST(NLW_inst_m_axi_gmem_ARBURST_UNCONNECTED[1:0]),
        .m_axi_gmem_ARCACHE(NLW_inst_m_axi_gmem_ARCACHE_UNCONNECTED[3:0]),
        .m_axi_gmem_ARID(NLW_inst_m_axi_gmem_ARID_UNCONNECTED[0]),
        .m_axi_gmem_ARLEN(NLW_inst_m_axi_gmem_ARLEN_UNCONNECTED[7:0]),
        .m_axi_gmem_ARLOCK(NLW_inst_m_axi_gmem_ARLOCK_UNCONNECTED[1:0]),
        .m_axi_gmem_ARPROT(NLW_inst_m_axi_gmem_ARPROT_UNCONNECTED[2:0]),
        .m_axi_gmem_ARQOS(NLW_inst_m_axi_gmem_ARQOS_UNCONNECTED[3:0]),
        .m_axi_gmem_ARREADY(1'b0),
        .m_axi_gmem_ARREGION(NLW_inst_m_axi_gmem_ARREGION_UNCONNECTED[3:0]),
        .m_axi_gmem_ARSIZE(NLW_inst_m_axi_gmem_ARSIZE_UNCONNECTED[2:0]),
        .m_axi_gmem_ARUSER(NLW_inst_m_axi_gmem_ARUSER_UNCONNECTED[0]),
        .m_axi_gmem_ARVALID(NLW_inst_m_axi_gmem_ARVALID_UNCONNECTED),
        .m_axi_gmem_AWADDR({\^m_axi_gmem_AWADDR ,NLW_inst_m_axi_gmem_AWADDR_UNCONNECTED[2:0]}),
        .m_axi_gmem_AWBURST(NLW_inst_m_axi_gmem_AWBURST_UNCONNECTED[1:0]),
        .m_axi_gmem_AWCACHE(NLW_inst_m_axi_gmem_AWCACHE_UNCONNECTED[3:0]),
        .m_axi_gmem_AWID(NLW_inst_m_axi_gmem_AWID_UNCONNECTED[0]),
        .m_axi_gmem_AWLEN({NLW_inst_m_axi_gmem_AWLEN_UNCONNECTED[7:4],\^m_axi_gmem_AWLEN }),
        .m_axi_gmem_AWLOCK(NLW_inst_m_axi_gmem_AWLOCK_UNCONNECTED[1:0]),
        .m_axi_gmem_AWPROT(NLW_inst_m_axi_gmem_AWPROT_UNCONNECTED[2:0]),
        .m_axi_gmem_AWQOS(NLW_inst_m_axi_gmem_AWQOS_UNCONNECTED[3:0]),
        .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
        .m_axi_gmem_AWREGION(NLW_inst_m_axi_gmem_AWREGION_UNCONNECTED[3:0]),
        .m_axi_gmem_AWSIZE(NLW_inst_m_axi_gmem_AWSIZE_UNCONNECTED[2:0]),
        .m_axi_gmem_AWUSER(NLW_inst_m_axi_gmem_AWUSER_UNCONNECTED[0]),
        .m_axi_gmem_AWVALID(m_axi_gmem_AWVALID),
        .m_axi_gmem_BID(1'b0),
        .m_axi_gmem_BREADY(m_axi_gmem_BREADY),
        .m_axi_gmem_BRESP({1'b0,1'b0}),
        .m_axi_gmem_BUSER(1'b0),
        .m_axi_gmem_BVALID(m_axi_gmem_BVALID),
        .m_axi_gmem_RDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .m_axi_gmem_RID(1'b0),
        .m_axi_gmem_RLAST(1'b0),
        .m_axi_gmem_RREADY(m_axi_gmem_RREADY),
        .m_axi_gmem_RRESP({1'b0,1'b0}),
        .m_axi_gmem_RUSER(1'b0),
        .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
        .m_axi_gmem_WDATA(m_axi_gmem_WDATA),
        .m_axi_gmem_WID(NLW_inst_m_axi_gmem_WID_UNCONNECTED[0]),
        .m_axi_gmem_WLAST(m_axi_gmem_WLAST),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .m_axi_gmem_WSTRB(m_axi_gmem_WSTRB),
        .m_axi_gmem_WUSER(NLW_inst_m_axi_gmem_WUSER_UNCONNECTED[0]),
        .m_axi_gmem_WVALID(m_axi_gmem_WVALID),
        .mad_I_o_stream_TDATA(mad_I_o_stream_TDATA),
        .mad_I_o_stream_TREADY(mad_I_o_stream_TREADY),
        .mad_I_o_stream_TVALID(mad_I_o_stream_TVALID),
        .mad_R_o_stream_TDATA(mad_R_o_stream_TDATA),
        .mad_R_o_stream_TREADY(mad_R_o_stream_TREADY),
        .mad_R_o_stream_TVALID(mad_R_o_stream_TVALID),
        .raw_data_im_1_o_stream_TDATA(raw_data_im_1_o_stream_TDATA),
        .raw_data_im_1_o_stream_TREADY(raw_data_im_1_o_stream_TREADY),
        .raw_data_im_1_o_stream_TVALID(raw_data_im_1_o_stream_TVALID),
        .raw_data_im_o_stream_TDATA(raw_data_im_o_stream_TDATA),
        .raw_data_im_o_stream_TREADY(raw_data_im_o_stream_TREADY),
        .raw_data_im_o_stream_TVALID(raw_data_im_o_stream_TVALID),
        .raw_data_real_1_o_stream_TDATA(raw_data_real_1_o_stream_TDATA),
        .raw_data_real_1_o_stream_TREADY(raw_data_real_1_o_stream_TREADY),
        .raw_data_real_1_o_stream_TVALID(raw_data_real_1_o_stream_TVALID),
        .raw_data_real_o_stream_TDATA(raw_data_real_o_stream_TDATA),
        .raw_data_real_o_stream_TREADY(raw_data_real_o_stream_TREADY),
        .raw_data_real_o_stream_TVALID(raw_data_real_o_stream_TVALID),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARREADY(s_axi_control_ARREADY),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR),
        .s_axi_control_AWREADY(s_axi_control_AWREADY),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BRESP(NLW_inst_s_axi_control_BRESP_UNCONNECTED[1:0]),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA(s_axi_control_RDATA),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RRESP(NLW_inst_s_axi_control_RRESP_UNCONNECTED[1:0]),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WREADY(s_axi_control_WREADY),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .std_I_o_stream_TDATA(std_I_o_stream_TDATA),
        .std_I_o_stream_TREADY(std_I_o_stream_TREADY),
        .std_I_o_stream_TVALID(std_I_o_stream_TVALID),
        .std_R_o_stream_TDATA(std_R_o_stream_TDATA),
        .std_R_o_stream_TREADY(std_R_o_stream_TREADY),
        .std_R_o_stream_TVALID(std_R_o_stream_TVALID));
endmodule

(* C_M_AXI_DATA_WIDTH = "32" *) (* C_M_AXI_GMEM_ADDR_WIDTH = "64" *) (* C_M_AXI_GMEM_ARUSER_WIDTH = "1" *) 
(* C_M_AXI_GMEM_AWUSER_WIDTH = "1" *) (* C_M_AXI_GMEM_BUSER_WIDTH = "1" *) (* C_M_AXI_GMEM_CACHE_VALUE = "4'b0011" *) 
(* C_M_AXI_GMEM_DATA_WIDTH = "64" *) (* C_M_AXI_GMEM_ID_WIDTH = "1" *) (* C_M_AXI_GMEM_PROT_VALUE = "3'b000" *) 
(* C_M_AXI_GMEM_RUSER_WIDTH = "1" *) (* C_M_AXI_GMEM_USER_VALUE = "0" *) (* C_M_AXI_GMEM_WSTRB_WIDTH = "8" *) 
(* C_M_AXI_GMEM_WUSER_WIDTH = "1" *) (* C_M_AXI_WSTRB_WIDTH = "4" *) (* C_S_AXI_CONTROL_ADDR_WIDTH = "8" *) 
(* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) (* C_S_AXI_CONTROL_WSTRB_WIDTH = "4" *) (* C_S_AXI_DATA_WIDTH = "32" *) 
(* C_S_AXI_WSTRB_WIDTH = "4" *) (* ORIG_REF_NAME = "mem_write_top_rfi_C" *) (* ap_ST_fsm_pp0_stage0 = "14'b00000000000010" *) 
(* ap_ST_fsm_pp0_stage1 = "14'b00000000000100" *) (* ap_ST_fsm_pp0_stage10 = "14'b00100000000000" *) (* ap_ST_fsm_pp0_stage11 = "14'b01000000000000" *) 
(* ap_ST_fsm_pp0_stage2 = "14'b00000000001000" *) (* ap_ST_fsm_pp0_stage3 = "14'b00000000010000" *) (* ap_ST_fsm_pp0_stage4 = "14'b00000000100000" *) 
(* ap_ST_fsm_pp0_stage5 = "14'b00000001000000" *) (* ap_ST_fsm_pp0_stage6 = "14'b00000010000000" *) (* ap_ST_fsm_pp0_stage7 = "14'b00000100000000" *) 
(* ap_ST_fsm_pp0_stage8 = "14'b00001000000000" *) (* ap_ST_fsm_pp0_stage9 = "14'b00010000000000" *) (* ap_ST_fsm_state1 = "14'b00000000000001" *) 
(* ap_ST_fsm_state21 = "14'b10000000000000" *) (* hls_module = "yes" *) 
module design_1_mem_write_top_rfi_C_0_0_mem_write_top_rfi_C
   (ap_local_block,
    ap_clk,
    ap_rst_n,
    m_axi_gmem_AWVALID,
    m_axi_gmem_AWREADY,
    m_axi_gmem_AWADDR,
    m_axi_gmem_AWID,
    m_axi_gmem_AWLEN,
    m_axi_gmem_AWSIZE,
    m_axi_gmem_AWBURST,
    m_axi_gmem_AWLOCK,
    m_axi_gmem_AWCACHE,
    m_axi_gmem_AWPROT,
    m_axi_gmem_AWQOS,
    m_axi_gmem_AWREGION,
    m_axi_gmem_AWUSER,
    m_axi_gmem_WVALID,
    m_axi_gmem_WREADY,
    m_axi_gmem_WDATA,
    m_axi_gmem_WSTRB,
    m_axi_gmem_WLAST,
    m_axi_gmem_WID,
    m_axi_gmem_WUSER,
    m_axi_gmem_ARVALID,
    m_axi_gmem_ARREADY,
    m_axi_gmem_ARADDR,
    m_axi_gmem_ARID,
    m_axi_gmem_ARLEN,
    m_axi_gmem_ARSIZE,
    m_axi_gmem_ARBURST,
    m_axi_gmem_ARLOCK,
    m_axi_gmem_ARCACHE,
    m_axi_gmem_ARPROT,
    m_axi_gmem_ARQOS,
    m_axi_gmem_ARREGION,
    m_axi_gmem_ARUSER,
    m_axi_gmem_RVALID,
    m_axi_gmem_RREADY,
    m_axi_gmem_RDATA,
    m_axi_gmem_RLAST,
    m_axi_gmem_RID,
    m_axi_gmem_RUSER,
    m_axi_gmem_RRESP,
    m_axi_gmem_BVALID,
    m_axi_gmem_BREADY,
    m_axi_gmem_BRESP,
    m_axi_gmem_BID,
    m_axi_gmem_BUSER,
    raw_data_im_o_stream_TDATA,
    raw_data_im_o_stream_TVALID,
    raw_data_im_o_stream_TREADY,
    raw_data_real_o_stream_TDATA,
    raw_data_real_o_stream_TVALID,
    raw_data_real_o_stream_TREADY,
    mad_R_o_stream_TDATA,
    mad_R_o_stream_TVALID,
    mad_R_o_stream_TREADY,
    raw_data_real_1_o_stream_TDATA,
    raw_data_real_1_o_stream_TVALID,
    raw_data_real_1_o_stream_TREADY,
    std_R_o_stream_TDATA,
    std_R_o_stream_TVALID,
    std_R_o_stream_TREADY,
    raw_data_im_1_o_stream_TDATA,
    raw_data_im_1_o_stream_TVALID,
    raw_data_im_1_o_stream_TREADY,
    mad_I_o_stream_TDATA,
    mad_I_o_stream_TVALID,
    mad_I_o_stream_TREADY,
    std_I_o_stream_TDATA,
    std_I_o_stream_TVALID,
    std_I_o_stream_TREADY,
    filtered_im_0_o_stream_TDATA,
    filtered_im_0_o_stream_TVALID,
    filtered_im_0_o_stream_TREADY,
    filtered_real_0_o_stream_TDATA,
    filtered_real_0_o_stream_TVALID,
    filtered_real_0_o_stream_TREADY,
    filtered_im_1_o_stream_TDATA,
    filtered_im_1_o_stream_TVALID,
    filtered_im_1_o_stream_TREADY,
    filtered_real_1_o_stream_TDATA,
    filtered_real_1_o_stream_TVALID,
    filtered_real_1_o_stream_TREADY,
    s_axi_control_AWVALID,
    s_axi_control_AWREADY,
    s_axi_control_AWADDR,
    s_axi_control_WVALID,
    s_axi_control_WREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_ARVALID,
    s_axi_control_ARREADY,
    s_axi_control_ARADDR,
    s_axi_control_RVALID,
    s_axi_control_RREADY,
    s_axi_control_RDATA,
    s_axi_control_RRESP,
    s_axi_control_BVALID,
    s_axi_control_BREADY,
    s_axi_control_BRESP,
    interrupt);
  output ap_local_block;
  input ap_clk;
  input ap_rst_n;
  output m_axi_gmem_AWVALID;
  input m_axi_gmem_AWREADY;
  output [63:0]m_axi_gmem_AWADDR;
  output [0:0]m_axi_gmem_AWID;
  output [7:0]m_axi_gmem_AWLEN;
  output [2:0]m_axi_gmem_AWSIZE;
  output [1:0]m_axi_gmem_AWBURST;
  output [1:0]m_axi_gmem_AWLOCK;
  output [3:0]m_axi_gmem_AWCACHE;
  output [2:0]m_axi_gmem_AWPROT;
  output [3:0]m_axi_gmem_AWQOS;
  output [3:0]m_axi_gmem_AWREGION;
  output [0:0]m_axi_gmem_AWUSER;
  output m_axi_gmem_WVALID;
  input m_axi_gmem_WREADY;
  output [63:0]m_axi_gmem_WDATA;
  output [7:0]m_axi_gmem_WSTRB;
  output m_axi_gmem_WLAST;
  output [0:0]m_axi_gmem_WID;
  output [0:0]m_axi_gmem_WUSER;
  output m_axi_gmem_ARVALID;
  input m_axi_gmem_ARREADY;
  output [63:0]m_axi_gmem_ARADDR;
  output [0:0]m_axi_gmem_ARID;
  output [7:0]m_axi_gmem_ARLEN;
  output [2:0]m_axi_gmem_ARSIZE;
  output [1:0]m_axi_gmem_ARBURST;
  output [1:0]m_axi_gmem_ARLOCK;
  output [3:0]m_axi_gmem_ARCACHE;
  output [2:0]m_axi_gmem_ARPROT;
  output [3:0]m_axi_gmem_ARQOS;
  output [3:0]m_axi_gmem_ARREGION;
  output [0:0]m_axi_gmem_ARUSER;
  input m_axi_gmem_RVALID;
  output m_axi_gmem_RREADY;
  input [63:0]m_axi_gmem_RDATA;
  input m_axi_gmem_RLAST;
  input [0:0]m_axi_gmem_RID;
  input [0:0]m_axi_gmem_RUSER;
  input [1:0]m_axi_gmem_RRESP;
  input m_axi_gmem_BVALID;
  output m_axi_gmem_BREADY;
  input [1:0]m_axi_gmem_BRESP;
  input [0:0]m_axi_gmem_BID;
  input [0:0]m_axi_gmem_BUSER;
  input [63:0]raw_data_im_o_stream_TDATA;
  input raw_data_im_o_stream_TVALID;
  output raw_data_im_o_stream_TREADY;
  input [63:0]raw_data_real_o_stream_TDATA;
  input raw_data_real_o_stream_TVALID;
  output raw_data_real_o_stream_TREADY;
  input [63:0]mad_R_o_stream_TDATA;
  input mad_R_o_stream_TVALID;
  output mad_R_o_stream_TREADY;
  input [63:0]raw_data_real_1_o_stream_TDATA;
  input raw_data_real_1_o_stream_TVALID;
  output raw_data_real_1_o_stream_TREADY;
  input [63:0]std_R_o_stream_TDATA;
  input std_R_o_stream_TVALID;
  output std_R_o_stream_TREADY;
  input [63:0]raw_data_im_1_o_stream_TDATA;
  input raw_data_im_1_o_stream_TVALID;
  output raw_data_im_1_o_stream_TREADY;
  input [63:0]mad_I_o_stream_TDATA;
  input mad_I_o_stream_TVALID;
  output mad_I_o_stream_TREADY;
  input [63:0]std_I_o_stream_TDATA;
  input std_I_o_stream_TVALID;
  output std_I_o_stream_TREADY;
  input [63:0]filtered_im_0_o_stream_TDATA;
  input filtered_im_0_o_stream_TVALID;
  output filtered_im_0_o_stream_TREADY;
  input [63:0]filtered_real_0_o_stream_TDATA;
  input filtered_real_0_o_stream_TVALID;
  output filtered_real_0_o_stream_TREADY;
  input [63:0]filtered_im_1_o_stream_TDATA;
  input filtered_im_1_o_stream_TVALID;
  output filtered_im_1_o_stream_TREADY;
  input [63:0]filtered_real_1_o_stream_TDATA;
  input filtered_real_1_o_stream_TVALID;
  output filtered_real_1_o_stream_TREADY;
  input s_axi_control_AWVALID;
  output s_axi_control_AWREADY;
  input [7:0]s_axi_control_AWADDR;
  input s_axi_control_WVALID;
  output s_axi_control_WREADY;
  input [31:0]s_axi_control_WDATA;
  input [3:0]s_axi_control_WSTRB;
  input s_axi_control_ARVALID;
  output s_axi_control_ARREADY;
  input [7:0]s_axi_control_ARADDR;
  output s_axi_control_RVALID;
  input s_axi_control_RREADY;
  output [31:0]s_axi_control_RDATA;
  output [1:0]s_axi_control_RRESP;
  output s_axi_control_BVALID;
  input s_axi_control_BREADY;
  output [1:0]s_axi_control_BRESP;
  output interrupt;

  wire \<const0> ;
  wire [63:3]add_ln61_10_fu_1812_p2;
  wire [63:3]add_ln61_1_fu_867_p2;
  wire [63:3]add_ln61_2_fu_972_p2;
  wire [63:3]add_ln61_3_fu_1077_p2;
  wire [63:3]add_ln61_4_fu_1182_p2;
  wire [63:3]add_ln61_5_fu_1287_p2;
  wire [63:3]add_ln61_6_fu_1392_p2;
  wire [63:3]add_ln61_7_fu_1497_p2;
  wire [63:3]add_ln61_8_fu_1602_p2;
  wire [63:3]add_ln61_9_fu_1707_p2;
  wire [63:3]add_ln61_fu_762_p2;
  wire [31:14]add_ln62_10_fu_1827_p2;
  wire [31:14]add_ln62_11_fu_1922_p2;
  wire [31:14]add_ln62_1_fu_882_p2;
  wire [31:14]add_ln62_2_fu_987_p2;
  wire [31:14]add_ln62_3_fu_1092_p2;
  wire [31:14]add_ln62_4_fu_1197_p2;
  wire [31:14]add_ln62_5_fu_1302_p2;
  wire [31:14]add_ln62_6_fu_1407_p2;
  wire [31:14]add_ln62_7_fu_1512_p2;
  wire [31:14]add_ln62_8_fu_1617_p2;
  wire [31:14]add_ln62_9_fu_1722_p2;
  wire [31:14]add_ln62_fu_777_p2;
  wire and_ln58_10_reg_2324;
  wire and_ln58_11_reg_2340;
  wire and_ln58_1_reg_2126;
  wire and_ln58_2_reg_2148;
  wire and_ln58_3_reg_2170;
  wire and_ln58_4_reg_2192;
  wire and_ln58_5_reg_2214;
  wire and_ln58_6_reg_2236;
  wire and_ln58_7_reg_2258;
  wire and_ln58_8_reg_2280;
  wire and_ln58_9_reg_2302;
  wire and_ln58_reg_2104;
  wire ap_CS_fsm_pp0_stage0;
  wire ap_CS_fsm_pp0_stage1;
  wire ap_CS_fsm_pp0_stage10;
  wire ap_CS_fsm_pp0_stage11;
  wire ap_CS_fsm_pp0_stage2;
  wire ap_CS_fsm_pp0_stage3;
  wire ap_CS_fsm_pp0_stage4;
  wire ap_CS_fsm_pp0_stage5;
  wire ap_CS_fsm_pp0_stage6;
  wire ap_CS_fsm_pp0_stage7;
  wire ap_CS_fsm_pp0_stage8;
  wire ap_CS_fsm_pp0_stage9;
  wire ap_CS_fsm_state1;
  wire ap_CS_fsm_state21;
  wire [13:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_condition_1085;
  wire ap_condition_1092;
  wire ap_condition_1098;
  wire ap_condition_1104;
  wire ap_condition_1110;
  wire ap_condition_1116;
  wire ap_condition_1122;
  wire ap_condition_1128;
  wire ap_condition_1134;
  wire ap_condition_1140;
  wire ap_condition_1146;
  wire ap_condition_1151;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_2_n_0;
  wire ap_enable_reg_pp0_iter0_i_3_n_0;
  wire ap_enable_reg_pp0_iter0_i_4_n_0;
  wire ap_enable_reg_pp0_iter10;
  wire ap_enable_reg_pp0_iter1_reg_n_0;
  wire ap_phi_reg_pp0_iter0_retval_0_i109_reg_653;
  wire ap_phi_reg_pp0_iter0_retval_0_i123_reg_666;
  wire ap_phi_reg_pp0_iter0_retval_0_i137_reg_679;
  wire ap_phi_reg_pp0_iter0_retval_0_i151_reg_692;
  wire ap_phi_reg_pp0_iter0_retval_0_i165_reg_705;
  wire ap_phi_reg_pp0_iter0_retval_0_i25_reg_575;
  wire ap_phi_reg_pp0_iter0_retval_0_i39_reg_588;
  wire ap_phi_reg_pp0_iter0_retval_0_i53_reg_601;
  wire ap_phi_reg_pp0_iter0_retval_0_i67_reg_614;
  wire ap_phi_reg_pp0_iter0_retval_0_i81_reg_627;
  wire ap_phi_reg_pp0_iter0_retval_0_i95_reg_640;
  wire ap_phi_reg_pp0_iter0_shouldContinue_1_reg_562;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire control_s_axi_U_n_0;
  wire control_s_axi_U_n_2;
  wire current_factor0;
  wire \current_factor[0]_i_3_n_0 ;
  wire current_factor_10;
  wire current_factor_100;
  wire \current_factor_10[0]_i_3_n_0 ;
  wire [31:0]current_factor_10_reg;
  wire \current_factor_10_reg[0]_i_2_n_0 ;
  wire \current_factor_10_reg[0]_i_2_n_1 ;
  wire \current_factor_10_reg[0]_i_2_n_2 ;
  wire \current_factor_10_reg[0]_i_2_n_3 ;
  wire \current_factor_10_reg[0]_i_2_n_4 ;
  wire \current_factor_10_reg[0]_i_2_n_5 ;
  wire \current_factor_10_reg[0]_i_2_n_6 ;
  wire \current_factor_10_reg[0]_i_2_n_7 ;
  wire \current_factor_10_reg[12]_i_1_n_0 ;
  wire \current_factor_10_reg[12]_i_1_n_1 ;
  wire \current_factor_10_reg[12]_i_1_n_2 ;
  wire \current_factor_10_reg[12]_i_1_n_3 ;
  wire \current_factor_10_reg[12]_i_1_n_4 ;
  wire \current_factor_10_reg[12]_i_1_n_5 ;
  wire \current_factor_10_reg[12]_i_1_n_6 ;
  wire \current_factor_10_reg[12]_i_1_n_7 ;
  wire \current_factor_10_reg[16]_i_1_n_0 ;
  wire \current_factor_10_reg[16]_i_1_n_1 ;
  wire \current_factor_10_reg[16]_i_1_n_2 ;
  wire \current_factor_10_reg[16]_i_1_n_3 ;
  wire \current_factor_10_reg[16]_i_1_n_4 ;
  wire \current_factor_10_reg[16]_i_1_n_5 ;
  wire \current_factor_10_reg[16]_i_1_n_6 ;
  wire \current_factor_10_reg[16]_i_1_n_7 ;
  wire \current_factor_10_reg[20]_i_1_n_0 ;
  wire \current_factor_10_reg[20]_i_1_n_1 ;
  wire \current_factor_10_reg[20]_i_1_n_2 ;
  wire \current_factor_10_reg[20]_i_1_n_3 ;
  wire \current_factor_10_reg[20]_i_1_n_4 ;
  wire \current_factor_10_reg[20]_i_1_n_5 ;
  wire \current_factor_10_reg[20]_i_1_n_6 ;
  wire \current_factor_10_reg[20]_i_1_n_7 ;
  wire \current_factor_10_reg[24]_i_1_n_0 ;
  wire \current_factor_10_reg[24]_i_1_n_1 ;
  wire \current_factor_10_reg[24]_i_1_n_2 ;
  wire \current_factor_10_reg[24]_i_1_n_3 ;
  wire \current_factor_10_reg[24]_i_1_n_4 ;
  wire \current_factor_10_reg[24]_i_1_n_5 ;
  wire \current_factor_10_reg[24]_i_1_n_6 ;
  wire \current_factor_10_reg[24]_i_1_n_7 ;
  wire \current_factor_10_reg[28]_i_1_n_1 ;
  wire \current_factor_10_reg[28]_i_1_n_2 ;
  wire \current_factor_10_reg[28]_i_1_n_3 ;
  wire \current_factor_10_reg[28]_i_1_n_4 ;
  wire \current_factor_10_reg[28]_i_1_n_5 ;
  wire \current_factor_10_reg[28]_i_1_n_6 ;
  wire \current_factor_10_reg[28]_i_1_n_7 ;
  wire \current_factor_10_reg[4]_i_1_n_0 ;
  wire \current_factor_10_reg[4]_i_1_n_1 ;
  wire \current_factor_10_reg[4]_i_1_n_2 ;
  wire \current_factor_10_reg[4]_i_1_n_3 ;
  wire \current_factor_10_reg[4]_i_1_n_4 ;
  wire \current_factor_10_reg[4]_i_1_n_5 ;
  wire \current_factor_10_reg[4]_i_1_n_6 ;
  wire \current_factor_10_reg[4]_i_1_n_7 ;
  wire \current_factor_10_reg[8]_i_1_n_0 ;
  wire \current_factor_10_reg[8]_i_1_n_1 ;
  wire \current_factor_10_reg[8]_i_1_n_2 ;
  wire \current_factor_10_reg[8]_i_1_n_3 ;
  wire \current_factor_10_reg[8]_i_1_n_4 ;
  wire \current_factor_10_reg[8]_i_1_n_5 ;
  wire \current_factor_10_reg[8]_i_1_n_6 ;
  wire \current_factor_10_reg[8]_i_1_n_7 ;
  wire current_factor_110;
  wire \current_factor_11[0]_i_3_n_0 ;
  wire [31:0]current_factor_11_reg;
  wire \current_factor_11_reg[0]_i_2_n_0 ;
  wire \current_factor_11_reg[0]_i_2_n_1 ;
  wire \current_factor_11_reg[0]_i_2_n_2 ;
  wire \current_factor_11_reg[0]_i_2_n_3 ;
  wire \current_factor_11_reg[0]_i_2_n_4 ;
  wire \current_factor_11_reg[0]_i_2_n_5 ;
  wire \current_factor_11_reg[0]_i_2_n_6 ;
  wire \current_factor_11_reg[0]_i_2_n_7 ;
  wire \current_factor_11_reg[12]_i_1_n_0 ;
  wire \current_factor_11_reg[12]_i_1_n_1 ;
  wire \current_factor_11_reg[12]_i_1_n_2 ;
  wire \current_factor_11_reg[12]_i_1_n_3 ;
  wire \current_factor_11_reg[12]_i_1_n_4 ;
  wire \current_factor_11_reg[12]_i_1_n_5 ;
  wire \current_factor_11_reg[12]_i_1_n_6 ;
  wire \current_factor_11_reg[12]_i_1_n_7 ;
  wire \current_factor_11_reg[16]_i_1_n_0 ;
  wire \current_factor_11_reg[16]_i_1_n_1 ;
  wire \current_factor_11_reg[16]_i_1_n_2 ;
  wire \current_factor_11_reg[16]_i_1_n_3 ;
  wire \current_factor_11_reg[16]_i_1_n_4 ;
  wire \current_factor_11_reg[16]_i_1_n_5 ;
  wire \current_factor_11_reg[16]_i_1_n_6 ;
  wire \current_factor_11_reg[16]_i_1_n_7 ;
  wire \current_factor_11_reg[20]_i_1_n_0 ;
  wire \current_factor_11_reg[20]_i_1_n_1 ;
  wire \current_factor_11_reg[20]_i_1_n_2 ;
  wire \current_factor_11_reg[20]_i_1_n_3 ;
  wire \current_factor_11_reg[20]_i_1_n_4 ;
  wire \current_factor_11_reg[20]_i_1_n_5 ;
  wire \current_factor_11_reg[20]_i_1_n_6 ;
  wire \current_factor_11_reg[20]_i_1_n_7 ;
  wire \current_factor_11_reg[24]_i_1_n_0 ;
  wire \current_factor_11_reg[24]_i_1_n_1 ;
  wire \current_factor_11_reg[24]_i_1_n_2 ;
  wire \current_factor_11_reg[24]_i_1_n_3 ;
  wire \current_factor_11_reg[24]_i_1_n_4 ;
  wire \current_factor_11_reg[24]_i_1_n_5 ;
  wire \current_factor_11_reg[24]_i_1_n_6 ;
  wire \current_factor_11_reg[24]_i_1_n_7 ;
  wire \current_factor_11_reg[28]_i_1_n_1 ;
  wire \current_factor_11_reg[28]_i_1_n_2 ;
  wire \current_factor_11_reg[28]_i_1_n_3 ;
  wire \current_factor_11_reg[28]_i_1_n_4 ;
  wire \current_factor_11_reg[28]_i_1_n_5 ;
  wire \current_factor_11_reg[28]_i_1_n_6 ;
  wire \current_factor_11_reg[28]_i_1_n_7 ;
  wire \current_factor_11_reg[4]_i_1_n_0 ;
  wire \current_factor_11_reg[4]_i_1_n_1 ;
  wire \current_factor_11_reg[4]_i_1_n_2 ;
  wire \current_factor_11_reg[4]_i_1_n_3 ;
  wire \current_factor_11_reg[4]_i_1_n_4 ;
  wire \current_factor_11_reg[4]_i_1_n_5 ;
  wire \current_factor_11_reg[4]_i_1_n_6 ;
  wire \current_factor_11_reg[4]_i_1_n_7 ;
  wire \current_factor_11_reg[8]_i_1_n_0 ;
  wire \current_factor_11_reg[8]_i_1_n_1 ;
  wire \current_factor_11_reg[8]_i_1_n_2 ;
  wire \current_factor_11_reg[8]_i_1_n_3 ;
  wire \current_factor_11_reg[8]_i_1_n_4 ;
  wire \current_factor_11_reg[8]_i_1_n_5 ;
  wire \current_factor_11_reg[8]_i_1_n_6 ;
  wire \current_factor_11_reg[8]_i_1_n_7 ;
  wire \current_factor_1[0]_i_3_n_0 ;
  wire [31:0]current_factor_1_reg;
  wire \current_factor_1_reg[0]_i_2_n_0 ;
  wire \current_factor_1_reg[0]_i_2_n_1 ;
  wire \current_factor_1_reg[0]_i_2_n_2 ;
  wire \current_factor_1_reg[0]_i_2_n_3 ;
  wire \current_factor_1_reg[0]_i_2_n_4 ;
  wire \current_factor_1_reg[0]_i_2_n_5 ;
  wire \current_factor_1_reg[0]_i_2_n_6 ;
  wire \current_factor_1_reg[0]_i_2_n_7 ;
  wire \current_factor_1_reg[12]_i_1_n_0 ;
  wire \current_factor_1_reg[12]_i_1_n_1 ;
  wire \current_factor_1_reg[12]_i_1_n_2 ;
  wire \current_factor_1_reg[12]_i_1_n_3 ;
  wire \current_factor_1_reg[12]_i_1_n_4 ;
  wire \current_factor_1_reg[12]_i_1_n_5 ;
  wire \current_factor_1_reg[12]_i_1_n_6 ;
  wire \current_factor_1_reg[12]_i_1_n_7 ;
  wire \current_factor_1_reg[16]_i_1_n_0 ;
  wire \current_factor_1_reg[16]_i_1_n_1 ;
  wire \current_factor_1_reg[16]_i_1_n_2 ;
  wire \current_factor_1_reg[16]_i_1_n_3 ;
  wire \current_factor_1_reg[16]_i_1_n_4 ;
  wire \current_factor_1_reg[16]_i_1_n_5 ;
  wire \current_factor_1_reg[16]_i_1_n_6 ;
  wire \current_factor_1_reg[16]_i_1_n_7 ;
  wire \current_factor_1_reg[20]_i_1_n_0 ;
  wire \current_factor_1_reg[20]_i_1_n_1 ;
  wire \current_factor_1_reg[20]_i_1_n_2 ;
  wire \current_factor_1_reg[20]_i_1_n_3 ;
  wire \current_factor_1_reg[20]_i_1_n_4 ;
  wire \current_factor_1_reg[20]_i_1_n_5 ;
  wire \current_factor_1_reg[20]_i_1_n_6 ;
  wire \current_factor_1_reg[20]_i_1_n_7 ;
  wire \current_factor_1_reg[24]_i_1_n_0 ;
  wire \current_factor_1_reg[24]_i_1_n_1 ;
  wire \current_factor_1_reg[24]_i_1_n_2 ;
  wire \current_factor_1_reg[24]_i_1_n_3 ;
  wire \current_factor_1_reg[24]_i_1_n_4 ;
  wire \current_factor_1_reg[24]_i_1_n_5 ;
  wire \current_factor_1_reg[24]_i_1_n_6 ;
  wire \current_factor_1_reg[24]_i_1_n_7 ;
  wire \current_factor_1_reg[28]_i_1_n_1 ;
  wire \current_factor_1_reg[28]_i_1_n_2 ;
  wire \current_factor_1_reg[28]_i_1_n_3 ;
  wire \current_factor_1_reg[28]_i_1_n_4 ;
  wire \current_factor_1_reg[28]_i_1_n_5 ;
  wire \current_factor_1_reg[28]_i_1_n_6 ;
  wire \current_factor_1_reg[28]_i_1_n_7 ;
  wire \current_factor_1_reg[4]_i_1_n_0 ;
  wire \current_factor_1_reg[4]_i_1_n_1 ;
  wire \current_factor_1_reg[4]_i_1_n_2 ;
  wire \current_factor_1_reg[4]_i_1_n_3 ;
  wire \current_factor_1_reg[4]_i_1_n_4 ;
  wire \current_factor_1_reg[4]_i_1_n_5 ;
  wire \current_factor_1_reg[4]_i_1_n_6 ;
  wire \current_factor_1_reg[4]_i_1_n_7 ;
  wire \current_factor_1_reg[8]_i_1_n_0 ;
  wire \current_factor_1_reg[8]_i_1_n_1 ;
  wire \current_factor_1_reg[8]_i_1_n_2 ;
  wire \current_factor_1_reg[8]_i_1_n_3 ;
  wire \current_factor_1_reg[8]_i_1_n_4 ;
  wire \current_factor_1_reg[8]_i_1_n_5 ;
  wire \current_factor_1_reg[8]_i_1_n_6 ;
  wire \current_factor_1_reg[8]_i_1_n_7 ;
  wire current_factor_20;
  wire \current_factor_2[0]_i_3_n_0 ;
  wire [31:0]current_factor_2_reg;
  wire \current_factor_2_reg[0]_i_2_n_0 ;
  wire \current_factor_2_reg[0]_i_2_n_1 ;
  wire \current_factor_2_reg[0]_i_2_n_2 ;
  wire \current_factor_2_reg[0]_i_2_n_3 ;
  wire \current_factor_2_reg[0]_i_2_n_4 ;
  wire \current_factor_2_reg[0]_i_2_n_5 ;
  wire \current_factor_2_reg[0]_i_2_n_6 ;
  wire \current_factor_2_reg[0]_i_2_n_7 ;
  wire \current_factor_2_reg[12]_i_1_n_0 ;
  wire \current_factor_2_reg[12]_i_1_n_1 ;
  wire \current_factor_2_reg[12]_i_1_n_2 ;
  wire \current_factor_2_reg[12]_i_1_n_3 ;
  wire \current_factor_2_reg[12]_i_1_n_4 ;
  wire \current_factor_2_reg[12]_i_1_n_5 ;
  wire \current_factor_2_reg[12]_i_1_n_6 ;
  wire \current_factor_2_reg[12]_i_1_n_7 ;
  wire \current_factor_2_reg[16]_i_1_n_0 ;
  wire \current_factor_2_reg[16]_i_1_n_1 ;
  wire \current_factor_2_reg[16]_i_1_n_2 ;
  wire \current_factor_2_reg[16]_i_1_n_3 ;
  wire \current_factor_2_reg[16]_i_1_n_4 ;
  wire \current_factor_2_reg[16]_i_1_n_5 ;
  wire \current_factor_2_reg[16]_i_1_n_6 ;
  wire \current_factor_2_reg[16]_i_1_n_7 ;
  wire \current_factor_2_reg[20]_i_1_n_0 ;
  wire \current_factor_2_reg[20]_i_1_n_1 ;
  wire \current_factor_2_reg[20]_i_1_n_2 ;
  wire \current_factor_2_reg[20]_i_1_n_3 ;
  wire \current_factor_2_reg[20]_i_1_n_4 ;
  wire \current_factor_2_reg[20]_i_1_n_5 ;
  wire \current_factor_2_reg[20]_i_1_n_6 ;
  wire \current_factor_2_reg[20]_i_1_n_7 ;
  wire \current_factor_2_reg[24]_i_1_n_0 ;
  wire \current_factor_2_reg[24]_i_1_n_1 ;
  wire \current_factor_2_reg[24]_i_1_n_2 ;
  wire \current_factor_2_reg[24]_i_1_n_3 ;
  wire \current_factor_2_reg[24]_i_1_n_4 ;
  wire \current_factor_2_reg[24]_i_1_n_5 ;
  wire \current_factor_2_reg[24]_i_1_n_6 ;
  wire \current_factor_2_reg[24]_i_1_n_7 ;
  wire \current_factor_2_reg[28]_i_1_n_1 ;
  wire \current_factor_2_reg[28]_i_1_n_2 ;
  wire \current_factor_2_reg[28]_i_1_n_3 ;
  wire \current_factor_2_reg[28]_i_1_n_4 ;
  wire \current_factor_2_reg[28]_i_1_n_5 ;
  wire \current_factor_2_reg[28]_i_1_n_6 ;
  wire \current_factor_2_reg[28]_i_1_n_7 ;
  wire \current_factor_2_reg[4]_i_1_n_0 ;
  wire \current_factor_2_reg[4]_i_1_n_1 ;
  wire \current_factor_2_reg[4]_i_1_n_2 ;
  wire \current_factor_2_reg[4]_i_1_n_3 ;
  wire \current_factor_2_reg[4]_i_1_n_4 ;
  wire \current_factor_2_reg[4]_i_1_n_5 ;
  wire \current_factor_2_reg[4]_i_1_n_6 ;
  wire \current_factor_2_reg[4]_i_1_n_7 ;
  wire \current_factor_2_reg[8]_i_1_n_0 ;
  wire \current_factor_2_reg[8]_i_1_n_1 ;
  wire \current_factor_2_reg[8]_i_1_n_2 ;
  wire \current_factor_2_reg[8]_i_1_n_3 ;
  wire \current_factor_2_reg[8]_i_1_n_4 ;
  wire \current_factor_2_reg[8]_i_1_n_5 ;
  wire \current_factor_2_reg[8]_i_1_n_6 ;
  wire \current_factor_2_reg[8]_i_1_n_7 ;
  wire current_factor_30;
  wire \current_factor_3[0]_i_3_n_0 ;
  wire [31:0]current_factor_3_reg;
  wire \current_factor_3_reg[0]_i_2_n_0 ;
  wire \current_factor_3_reg[0]_i_2_n_1 ;
  wire \current_factor_3_reg[0]_i_2_n_2 ;
  wire \current_factor_3_reg[0]_i_2_n_3 ;
  wire \current_factor_3_reg[0]_i_2_n_4 ;
  wire \current_factor_3_reg[0]_i_2_n_5 ;
  wire \current_factor_3_reg[0]_i_2_n_6 ;
  wire \current_factor_3_reg[0]_i_2_n_7 ;
  wire \current_factor_3_reg[12]_i_1_n_0 ;
  wire \current_factor_3_reg[12]_i_1_n_1 ;
  wire \current_factor_3_reg[12]_i_1_n_2 ;
  wire \current_factor_3_reg[12]_i_1_n_3 ;
  wire \current_factor_3_reg[12]_i_1_n_4 ;
  wire \current_factor_3_reg[12]_i_1_n_5 ;
  wire \current_factor_3_reg[12]_i_1_n_6 ;
  wire \current_factor_3_reg[12]_i_1_n_7 ;
  wire \current_factor_3_reg[16]_i_1_n_0 ;
  wire \current_factor_3_reg[16]_i_1_n_1 ;
  wire \current_factor_3_reg[16]_i_1_n_2 ;
  wire \current_factor_3_reg[16]_i_1_n_3 ;
  wire \current_factor_3_reg[16]_i_1_n_4 ;
  wire \current_factor_3_reg[16]_i_1_n_5 ;
  wire \current_factor_3_reg[16]_i_1_n_6 ;
  wire \current_factor_3_reg[16]_i_1_n_7 ;
  wire \current_factor_3_reg[20]_i_1_n_0 ;
  wire \current_factor_3_reg[20]_i_1_n_1 ;
  wire \current_factor_3_reg[20]_i_1_n_2 ;
  wire \current_factor_3_reg[20]_i_1_n_3 ;
  wire \current_factor_3_reg[20]_i_1_n_4 ;
  wire \current_factor_3_reg[20]_i_1_n_5 ;
  wire \current_factor_3_reg[20]_i_1_n_6 ;
  wire \current_factor_3_reg[20]_i_1_n_7 ;
  wire \current_factor_3_reg[24]_i_1_n_0 ;
  wire \current_factor_3_reg[24]_i_1_n_1 ;
  wire \current_factor_3_reg[24]_i_1_n_2 ;
  wire \current_factor_3_reg[24]_i_1_n_3 ;
  wire \current_factor_3_reg[24]_i_1_n_4 ;
  wire \current_factor_3_reg[24]_i_1_n_5 ;
  wire \current_factor_3_reg[24]_i_1_n_6 ;
  wire \current_factor_3_reg[24]_i_1_n_7 ;
  wire \current_factor_3_reg[28]_i_1_n_1 ;
  wire \current_factor_3_reg[28]_i_1_n_2 ;
  wire \current_factor_3_reg[28]_i_1_n_3 ;
  wire \current_factor_3_reg[28]_i_1_n_4 ;
  wire \current_factor_3_reg[28]_i_1_n_5 ;
  wire \current_factor_3_reg[28]_i_1_n_6 ;
  wire \current_factor_3_reg[28]_i_1_n_7 ;
  wire \current_factor_3_reg[4]_i_1_n_0 ;
  wire \current_factor_3_reg[4]_i_1_n_1 ;
  wire \current_factor_3_reg[4]_i_1_n_2 ;
  wire \current_factor_3_reg[4]_i_1_n_3 ;
  wire \current_factor_3_reg[4]_i_1_n_4 ;
  wire \current_factor_3_reg[4]_i_1_n_5 ;
  wire \current_factor_3_reg[4]_i_1_n_6 ;
  wire \current_factor_3_reg[4]_i_1_n_7 ;
  wire \current_factor_3_reg[8]_i_1_n_0 ;
  wire \current_factor_3_reg[8]_i_1_n_1 ;
  wire \current_factor_3_reg[8]_i_1_n_2 ;
  wire \current_factor_3_reg[8]_i_1_n_3 ;
  wire \current_factor_3_reg[8]_i_1_n_4 ;
  wire \current_factor_3_reg[8]_i_1_n_5 ;
  wire \current_factor_3_reg[8]_i_1_n_6 ;
  wire \current_factor_3_reg[8]_i_1_n_7 ;
  wire current_factor_40;
  wire \current_factor_4[0]_i_3_n_0 ;
  wire [31:0]current_factor_4_reg;
  wire \current_factor_4_reg[0]_i_2_n_0 ;
  wire \current_factor_4_reg[0]_i_2_n_1 ;
  wire \current_factor_4_reg[0]_i_2_n_2 ;
  wire \current_factor_4_reg[0]_i_2_n_3 ;
  wire \current_factor_4_reg[0]_i_2_n_4 ;
  wire \current_factor_4_reg[0]_i_2_n_5 ;
  wire \current_factor_4_reg[0]_i_2_n_6 ;
  wire \current_factor_4_reg[0]_i_2_n_7 ;
  wire \current_factor_4_reg[12]_i_1_n_0 ;
  wire \current_factor_4_reg[12]_i_1_n_1 ;
  wire \current_factor_4_reg[12]_i_1_n_2 ;
  wire \current_factor_4_reg[12]_i_1_n_3 ;
  wire \current_factor_4_reg[12]_i_1_n_4 ;
  wire \current_factor_4_reg[12]_i_1_n_5 ;
  wire \current_factor_4_reg[12]_i_1_n_6 ;
  wire \current_factor_4_reg[12]_i_1_n_7 ;
  wire \current_factor_4_reg[16]_i_1_n_0 ;
  wire \current_factor_4_reg[16]_i_1_n_1 ;
  wire \current_factor_4_reg[16]_i_1_n_2 ;
  wire \current_factor_4_reg[16]_i_1_n_3 ;
  wire \current_factor_4_reg[16]_i_1_n_4 ;
  wire \current_factor_4_reg[16]_i_1_n_5 ;
  wire \current_factor_4_reg[16]_i_1_n_6 ;
  wire \current_factor_4_reg[16]_i_1_n_7 ;
  wire \current_factor_4_reg[20]_i_1_n_0 ;
  wire \current_factor_4_reg[20]_i_1_n_1 ;
  wire \current_factor_4_reg[20]_i_1_n_2 ;
  wire \current_factor_4_reg[20]_i_1_n_3 ;
  wire \current_factor_4_reg[20]_i_1_n_4 ;
  wire \current_factor_4_reg[20]_i_1_n_5 ;
  wire \current_factor_4_reg[20]_i_1_n_6 ;
  wire \current_factor_4_reg[20]_i_1_n_7 ;
  wire \current_factor_4_reg[24]_i_1_n_0 ;
  wire \current_factor_4_reg[24]_i_1_n_1 ;
  wire \current_factor_4_reg[24]_i_1_n_2 ;
  wire \current_factor_4_reg[24]_i_1_n_3 ;
  wire \current_factor_4_reg[24]_i_1_n_4 ;
  wire \current_factor_4_reg[24]_i_1_n_5 ;
  wire \current_factor_4_reg[24]_i_1_n_6 ;
  wire \current_factor_4_reg[24]_i_1_n_7 ;
  wire \current_factor_4_reg[28]_i_1_n_1 ;
  wire \current_factor_4_reg[28]_i_1_n_2 ;
  wire \current_factor_4_reg[28]_i_1_n_3 ;
  wire \current_factor_4_reg[28]_i_1_n_4 ;
  wire \current_factor_4_reg[28]_i_1_n_5 ;
  wire \current_factor_4_reg[28]_i_1_n_6 ;
  wire \current_factor_4_reg[28]_i_1_n_7 ;
  wire \current_factor_4_reg[4]_i_1_n_0 ;
  wire \current_factor_4_reg[4]_i_1_n_1 ;
  wire \current_factor_4_reg[4]_i_1_n_2 ;
  wire \current_factor_4_reg[4]_i_1_n_3 ;
  wire \current_factor_4_reg[4]_i_1_n_4 ;
  wire \current_factor_4_reg[4]_i_1_n_5 ;
  wire \current_factor_4_reg[4]_i_1_n_6 ;
  wire \current_factor_4_reg[4]_i_1_n_7 ;
  wire \current_factor_4_reg[8]_i_1_n_0 ;
  wire \current_factor_4_reg[8]_i_1_n_1 ;
  wire \current_factor_4_reg[8]_i_1_n_2 ;
  wire \current_factor_4_reg[8]_i_1_n_3 ;
  wire \current_factor_4_reg[8]_i_1_n_4 ;
  wire \current_factor_4_reg[8]_i_1_n_5 ;
  wire \current_factor_4_reg[8]_i_1_n_6 ;
  wire \current_factor_4_reg[8]_i_1_n_7 ;
  wire current_factor_50;
  wire \current_factor_5[0]_i_3_n_0 ;
  wire [31:0]current_factor_5_reg;
  wire \current_factor_5_reg[0]_i_2_n_0 ;
  wire \current_factor_5_reg[0]_i_2_n_1 ;
  wire \current_factor_5_reg[0]_i_2_n_2 ;
  wire \current_factor_5_reg[0]_i_2_n_3 ;
  wire \current_factor_5_reg[0]_i_2_n_4 ;
  wire \current_factor_5_reg[0]_i_2_n_5 ;
  wire \current_factor_5_reg[0]_i_2_n_6 ;
  wire \current_factor_5_reg[0]_i_2_n_7 ;
  wire \current_factor_5_reg[12]_i_1_n_0 ;
  wire \current_factor_5_reg[12]_i_1_n_1 ;
  wire \current_factor_5_reg[12]_i_1_n_2 ;
  wire \current_factor_5_reg[12]_i_1_n_3 ;
  wire \current_factor_5_reg[12]_i_1_n_4 ;
  wire \current_factor_5_reg[12]_i_1_n_5 ;
  wire \current_factor_5_reg[12]_i_1_n_6 ;
  wire \current_factor_5_reg[12]_i_1_n_7 ;
  wire \current_factor_5_reg[16]_i_1_n_0 ;
  wire \current_factor_5_reg[16]_i_1_n_1 ;
  wire \current_factor_5_reg[16]_i_1_n_2 ;
  wire \current_factor_5_reg[16]_i_1_n_3 ;
  wire \current_factor_5_reg[16]_i_1_n_4 ;
  wire \current_factor_5_reg[16]_i_1_n_5 ;
  wire \current_factor_5_reg[16]_i_1_n_6 ;
  wire \current_factor_5_reg[16]_i_1_n_7 ;
  wire \current_factor_5_reg[20]_i_1_n_0 ;
  wire \current_factor_5_reg[20]_i_1_n_1 ;
  wire \current_factor_5_reg[20]_i_1_n_2 ;
  wire \current_factor_5_reg[20]_i_1_n_3 ;
  wire \current_factor_5_reg[20]_i_1_n_4 ;
  wire \current_factor_5_reg[20]_i_1_n_5 ;
  wire \current_factor_5_reg[20]_i_1_n_6 ;
  wire \current_factor_5_reg[20]_i_1_n_7 ;
  wire \current_factor_5_reg[24]_i_1_n_0 ;
  wire \current_factor_5_reg[24]_i_1_n_1 ;
  wire \current_factor_5_reg[24]_i_1_n_2 ;
  wire \current_factor_5_reg[24]_i_1_n_3 ;
  wire \current_factor_5_reg[24]_i_1_n_4 ;
  wire \current_factor_5_reg[24]_i_1_n_5 ;
  wire \current_factor_5_reg[24]_i_1_n_6 ;
  wire \current_factor_5_reg[24]_i_1_n_7 ;
  wire \current_factor_5_reg[28]_i_1_n_1 ;
  wire \current_factor_5_reg[28]_i_1_n_2 ;
  wire \current_factor_5_reg[28]_i_1_n_3 ;
  wire \current_factor_5_reg[28]_i_1_n_4 ;
  wire \current_factor_5_reg[28]_i_1_n_5 ;
  wire \current_factor_5_reg[28]_i_1_n_6 ;
  wire \current_factor_5_reg[28]_i_1_n_7 ;
  wire \current_factor_5_reg[4]_i_1_n_0 ;
  wire \current_factor_5_reg[4]_i_1_n_1 ;
  wire \current_factor_5_reg[4]_i_1_n_2 ;
  wire \current_factor_5_reg[4]_i_1_n_3 ;
  wire \current_factor_5_reg[4]_i_1_n_4 ;
  wire \current_factor_5_reg[4]_i_1_n_5 ;
  wire \current_factor_5_reg[4]_i_1_n_6 ;
  wire \current_factor_5_reg[4]_i_1_n_7 ;
  wire \current_factor_5_reg[8]_i_1_n_0 ;
  wire \current_factor_5_reg[8]_i_1_n_1 ;
  wire \current_factor_5_reg[8]_i_1_n_2 ;
  wire \current_factor_5_reg[8]_i_1_n_3 ;
  wire \current_factor_5_reg[8]_i_1_n_4 ;
  wire \current_factor_5_reg[8]_i_1_n_5 ;
  wire \current_factor_5_reg[8]_i_1_n_6 ;
  wire \current_factor_5_reg[8]_i_1_n_7 ;
  wire current_factor_60;
  wire \current_factor_6[0]_i_3_n_0 ;
  wire [31:0]current_factor_6_reg;
  wire \current_factor_6_reg[0]_i_2_n_0 ;
  wire \current_factor_6_reg[0]_i_2_n_1 ;
  wire \current_factor_6_reg[0]_i_2_n_2 ;
  wire \current_factor_6_reg[0]_i_2_n_3 ;
  wire \current_factor_6_reg[0]_i_2_n_4 ;
  wire \current_factor_6_reg[0]_i_2_n_5 ;
  wire \current_factor_6_reg[0]_i_2_n_6 ;
  wire \current_factor_6_reg[0]_i_2_n_7 ;
  wire \current_factor_6_reg[12]_i_1_n_0 ;
  wire \current_factor_6_reg[12]_i_1_n_1 ;
  wire \current_factor_6_reg[12]_i_1_n_2 ;
  wire \current_factor_6_reg[12]_i_1_n_3 ;
  wire \current_factor_6_reg[12]_i_1_n_4 ;
  wire \current_factor_6_reg[12]_i_1_n_5 ;
  wire \current_factor_6_reg[12]_i_1_n_6 ;
  wire \current_factor_6_reg[12]_i_1_n_7 ;
  wire \current_factor_6_reg[16]_i_1_n_0 ;
  wire \current_factor_6_reg[16]_i_1_n_1 ;
  wire \current_factor_6_reg[16]_i_1_n_2 ;
  wire \current_factor_6_reg[16]_i_1_n_3 ;
  wire \current_factor_6_reg[16]_i_1_n_4 ;
  wire \current_factor_6_reg[16]_i_1_n_5 ;
  wire \current_factor_6_reg[16]_i_1_n_6 ;
  wire \current_factor_6_reg[16]_i_1_n_7 ;
  wire \current_factor_6_reg[20]_i_1_n_0 ;
  wire \current_factor_6_reg[20]_i_1_n_1 ;
  wire \current_factor_6_reg[20]_i_1_n_2 ;
  wire \current_factor_6_reg[20]_i_1_n_3 ;
  wire \current_factor_6_reg[20]_i_1_n_4 ;
  wire \current_factor_6_reg[20]_i_1_n_5 ;
  wire \current_factor_6_reg[20]_i_1_n_6 ;
  wire \current_factor_6_reg[20]_i_1_n_7 ;
  wire \current_factor_6_reg[24]_i_1_n_0 ;
  wire \current_factor_6_reg[24]_i_1_n_1 ;
  wire \current_factor_6_reg[24]_i_1_n_2 ;
  wire \current_factor_6_reg[24]_i_1_n_3 ;
  wire \current_factor_6_reg[24]_i_1_n_4 ;
  wire \current_factor_6_reg[24]_i_1_n_5 ;
  wire \current_factor_6_reg[24]_i_1_n_6 ;
  wire \current_factor_6_reg[24]_i_1_n_7 ;
  wire \current_factor_6_reg[28]_i_1_n_1 ;
  wire \current_factor_6_reg[28]_i_1_n_2 ;
  wire \current_factor_6_reg[28]_i_1_n_3 ;
  wire \current_factor_6_reg[28]_i_1_n_4 ;
  wire \current_factor_6_reg[28]_i_1_n_5 ;
  wire \current_factor_6_reg[28]_i_1_n_6 ;
  wire \current_factor_6_reg[28]_i_1_n_7 ;
  wire \current_factor_6_reg[4]_i_1_n_0 ;
  wire \current_factor_6_reg[4]_i_1_n_1 ;
  wire \current_factor_6_reg[4]_i_1_n_2 ;
  wire \current_factor_6_reg[4]_i_1_n_3 ;
  wire \current_factor_6_reg[4]_i_1_n_4 ;
  wire \current_factor_6_reg[4]_i_1_n_5 ;
  wire \current_factor_6_reg[4]_i_1_n_6 ;
  wire \current_factor_6_reg[4]_i_1_n_7 ;
  wire \current_factor_6_reg[8]_i_1_n_0 ;
  wire \current_factor_6_reg[8]_i_1_n_1 ;
  wire \current_factor_6_reg[8]_i_1_n_2 ;
  wire \current_factor_6_reg[8]_i_1_n_3 ;
  wire \current_factor_6_reg[8]_i_1_n_4 ;
  wire \current_factor_6_reg[8]_i_1_n_5 ;
  wire \current_factor_6_reg[8]_i_1_n_6 ;
  wire \current_factor_6_reg[8]_i_1_n_7 ;
  wire current_factor_70;
  wire \current_factor_7[0]_i_10_n_0 ;
  wire \current_factor_7[0]_i_11_n_0 ;
  wire \current_factor_7[0]_i_12_n_0 ;
  wire \current_factor_7[0]_i_13_n_0 ;
  wire \current_factor_7[0]_i_14_n_0 ;
  wire \current_factor_7[0]_i_15_n_0 ;
  wire \current_factor_7[0]_i_16_n_0 ;
  wire \current_factor_7[0]_i_18_n_0 ;
  wire \current_factor_7[0]_i_19_n_0 ;
  wire \current_factor_7[0]_i_20_n_0 ;
  wire \current_factor_7[0]_i_21_n_0 ;
  wire \current_factor_7[0]_i_22_n_0 ;
  wire \current_factor_7[0]_i_4_n_0 ;
  wire \current_factor_7[0]_i_6_n_0 ;
  wire \current_factor_7[0]_i_7_n_0 ;
  wire \current_factor_7[0]_i_8_n_0 ;
  wire \current_factor_7[0]_i_9_n_0 ;
  wire [31:0]current_factor_7_reg;
  wire \current_factor_7_reg[0]_i_17_n_0 ;
  wire \current_factor_7_reg[0]_i_17_n_1 ;
  wire \current_factor_7_reg[0]_i_17_n_2 ;
  wire \current_factor_7_reg[0]_i_17_n_3 ;
  wire \current_factor_7_reg[0]_i_23_n_2 ;
  wire \current_factor_7_reg[0]_i_23_n_3 ;
  wire \current_factor_7_reg[0]_i_24_n_0 ;
  wire \current_factor_7_reg[0]_i_24_n_1 ;
  wire \current_factor_7_reg[0]_i_24_n_2 ;
  wire \current_factor_7_reg[0]_i_24_n_3 ;
  wire \current_factor_7_reg[0]_i_25_n_0 ;
  wire \current_factor_7_reg[0]_i_25_n_1 ;
  wire \current_factor_7_reg[0]_i_25_n_2 ;
  wire \current_factor_7_reg[0]_i_25_n_3 ;
  wire \current_factor_7_reg[0]_i_26_n_0 ;
  wire \current_factor_7_reg[0]_i_26_n_1 ;
  wire \current_factor_7_reg[0]_i_26_n_2 ;
  wire \current_factor_7_reg[0]_i_26_n_3 ;
  wire \current_factor_7_reg[0]_i_27_n_0 ;
  wire \current_factor_7_reg[0]_i_27_n_1 ;
  wire \current_factor_7_reg[0]_i_27_n_2 ;
  wire \current_factor_7_reg[0]_i_27_n_3 ;
  wire \current_factor_7_reg[0]_i_28_n_0 ;
  wire \current_factor_7_reg[0]_i_28_n_1 ;
  wire \current_factor_7_reg[0]_i_28_n_2 ;
  wire \current_factor_7_reg[0]_i_28_n_3 ;
  wire \current_factor_7_reg[0]_i_29_n_0 ;
  wire \current_factor_7_reg[0]_i_29_n_1 ;
  wire \current_factor_7_reg[0]_i_29_n_2 ;
  wire \current_factor_7_reg[0]_i_29_n_3 ;
  wire \current_factor_7_reg[0]_i_2_n_0 ;
  wire \current_factor_7_reg[0]_i_2_n_1 ;
  wire \current_factor_7_reg[0]_i_2_n_2 ;
  wire \current_factor_7_reg[0]_i_2_n_3 ;
  wire \current_factor_7_reg[0]_i_2_n_4 ;
  wire \current_factor_7_reg[0]_i_2_n_5 ;
  wire \current_factor_7_reg[0]_i_2_n_6 ;
  wire \current_factor_7_reg[0]_i_2_n_7 ;
  wire \current_factor_7_reg[0]_i_3_n_1 ;
  wire \current_factor_7_reg[0]_i_3_n_2 ;
  wire \current_factor_7_reg[0]_i_3_n_3 ;
  wire \current_factor_7_reg[0]_i_5_n_0 ;
  wire \current_factor_7_reg[0]_i_5_n_1 ;
  wire \current_factor_7_reg[0]_i_5_n_2 ;
  wire \current_factor_7_reg[0]_i_5_n_3 ;
  wire \current_factor_7_reg[12]_i_1_n_0 ;
  wire \current_factor_7_reg[12]_i_1_n_1 ;
  wire \current_factor_7_reg[12]_i_1_n_2 ;
  wire \current_factor_7_reg[12]_i_1_n_3 ;
  wire \current_factor_7_reg[12]_i_1_n_4 ;
  wire \current_factor_7_reg[12]_i_1_n_5 ;
  wire \current_factor_7_reg[12]_i_1_n_6 ;
  wire \current_factor_7_reg[12]_i_1_n_7 ;
  wire \current_factor_7_reg[16]_i_1_n_0 ;
  wire \current_factor_7_reg[16]_i_1_n_1 ;
  wire \current_factor_7_reg[16]_i_1_n_2 ;
  wire \current_factor_7_reg[16]_i_1_n_3 ;
  wire \current_factor_7_reg[16]_i_1_n_4 ;
  wire \current_factor_7_reg[16]_i_1_n_5 ;
  wire \current_factor_7_reg[16]_i_1_n_6 ;
  wire \current_factor_7_reg[16]_i_1_n_7 ;
  wire \current_factor_7_reg[20]_i_1_n_0 ;
  wire \current_factor_7_reg[20]_i_1_n_1 ;
  wire \current_factor_7_reg[20]_i_1_n_2 ;
  wire \current_factor_7_reg[20]_i_1_n_3 ;
  wire \current_factor_7_reg[20]_i_1_n_4 ;
  wire \current_factor_7_reg[20]_i_1_n_5 ;
  wire \current_factor_7_reg[20]_i_1_n_6 ;
  wire \current_factor_7_reg[20]_i_1_n_7 ;
  wire \current_factor_7_reg[24]_i_1_n_0 ;
  wire \current_factor_7_reg[24]_i_1_n_1 ;
  wire \current_factor_7_reg[24]_i_1_n_2 ;
  wire \current_factor_7_reg[24]_i_1_n_3 ;
  wire \current_factor_7_reg[24]_i_1_n_4 ;
  wire \current_factor_7_reg[24]_i_1_n_5 ;
  wire \current_factor_7_reg[24]_i_1_n_6 ;
  wire \current_factor_7_reg[24]_i_1_n_7 ;
  wire \current_factor_7_reg[28]_i_1_n_1 ;
  wire \current_factor_7_reg[28]_i_1_n_2 ;
  wire \current_factor_7_reg[28]_i_1_n_3 ;
  wire \current_factor_7_reg[28]_i_1_n_4 ;
  wire \current_factor_7_reg[28]_i_1_n_5 ;
  wire \current_factor_7_reg[28]_i_1_n_6 ;
  wire \current_factor_7_reg[28]_i_1_n_7 ;
  wire \current_factor_7_reg[4]_i_1_n_0 ;
  wire \current_factor_7_reg[4]_i_1_n_1 ;
  wire \current_factor_7_reg[4]_i_1_n_2 ;
  wire \current_factor_7_reg[4]_i_1_n_3 ;
  wire \current_factor_7_reg[4]_i_1_n_4 ;
  wire \current_factor_7_reg[4]_i_1_n_5 ;
  wire \current_factor_7_reg[4]_i_1_n_6 ;
  wire \current_factor_7_reg[4]_i_1_n_7 ;
  wire \current_factor_7_reg[8]_i_1_n_0 ;
  wire \current_factor_7_reg[8]_i_1_n_1 ;
  wire \current_factor_7_reg[8]_i_1_n_2 ;
  wire \current_factor_7_reg[8]_i_1_n_3 ;
  wire \current_factor_7_reg[8]_i_1_n_4 ;
  wire \current_factor_7_reg[8]_i_1_n_5 ;
  wire \current_factor_7_reg[8]_i_1_n_6 ;
  wire \current_factor_7_reg[8]_i_1_n_7 ;
  wire current_factor_80;
  wire \current_factor_8[0]_i_3_n_0 ;
  wire [31:0]current_factor_8_reg;
  wire \current_factor_8_reg[0]_i_2_n_0 ;
  wire \current_factor_8_reg[0]_i_2_n_1 ;
  wire \current_factor_8_reg[0]_i_2_n_2 ;
  wire \current_factor_8_reg[0]_i_2_n_3 ;
  wire \current_factor_8_reg[0]_i_2_n_4 ;
  wire \current_factor_8_reg[0]_i_2_n_5 ;
  wire \current_factor_8_reg[0]_i_2_n_6 ;
  wire \current_factor_8_reg[0]_i_2_n_7 ;
  wire \current_factor_8_reg[12]_i_1_n_0 ;
  wire \current_factor_8_reg[12]_i_1_n_1 ;
  wire \current_factor_8_reg[12]_i_1_n_2 ;
  wire \current_factor_8_reg[12]_i_1_n_3 ;
  wire \current_factor_8_reg[12]_i_1_n_4 ;
  wire \current_factor_8_reg[12]_i_1_n_5 ;
  wire \current_factor_8_reg[12]_i_1_n_6 ;
  wire \current_factor_8_reg[12]_i_1_n_7 ;
  wire \current_factor_8_reg[16]_i_1_n_0 ;
  wire \current_factor_8_reg[16]_i_1_n_1 ;
  wire \current_factor_8_reg[16]_i_1_n_2 ;
  wire \current_factor_8_reg[16]_i_1_n_3 ;
  wire \current_factor_8_reg[16]_i_1_n_4 ;
  wire \current_factor_8_reg[16]_i_1_n_5 ;
  wire \current_factor_8_reg[16]_i_1_n_6 ;
  wire \current_factor_8_reg[16]_i_1_n_7 ;
  wire \current_factor_8_reg[20]_i_1_n_0 ;
  wire \current_factor_8_reg[20]_i_1_n_1 ;
  wire \current_factor_8_reg[20]_i_1_n_2 ;
  wire \current_factor_8_reg[20]_i_1_n_3 ;
  wire \current_factor_8_reg[20]_i_1_n_4 ;
  wire \current_factor_8_reg[20]_i_1_n_5 ;
  wire \current_factor_8_reg[20]_i_1_n_6 ;
  wire \current_factor_8_reg[20]_i_1_n_7 ;
  wire \current_factor_8_reg[24]_i_1_n_0 ;
  wire \current_factor_8_reg[24]_i_1_n_1 ;
  wire \current_factor_8_reg[24]_i_1_n_2 ;
  wire \current_factor_8_reg[24]_i_1_n_3 ;
  wire \current_factor_8_reg[24]_i_1_n_4 ;
  wire \current_factor_8_reg[24]_i_1_n_5 ;
  wire \current_factor_8_reg[24]_i_1_n_6 ;
  wire \current_factor_8_reg[24]_i_1_n_7 ;
  wire \current_factor_8_reg[28]_i_1_n_1 ;
  wire \current_factor_8_reg[28]_i_1_n_2 ;
  wire \current_factor_8_reg[28]_i_1_n_3 ;
  wire \current_factor_8_reg[28]_i_1_n_4 ;
  wire \current_factor_8_reg[28]_i_1_n_5 ;
  wire \current_factor_8_reg[28]_i_1_n_6 ;
  wire \current_factor_8_reg[28]_i_1_n_7 ;
  wire \current_factor_8_reg[4]_i_1_n_0 ;
  wire \current_factor_8_reg[4]_i_1_n_1 ;
  wire \current_factor_8_reg[4]_i_1_n_2 ;
  wire \current_factor_8_reg[4]_i_1_n_3 ;
  wire \current_factor_8_reg[4]_i_1_n_4 ;
  wire \current_factor_8_reg[4]_i_1_n_5 ;
  wire \current_factor_8_reg[4]_i_1_n_6 ;
  wire \current_factor_8_reg[4]_i_1_n_7 ;
  wire \current_factor_8_reg[8]_i_1_n_0 ;
  wire \current_factor_8_reg[8]_i_1_n_1 ;
  wire \current_factor_8_reg[8]_i_1_n_2 ;
  wire \current_factor_8_reg[8]_i_1_n_3 ;
  wire \current_factor_8_reg[8]_i_1_n_4 ;
  wire \current_factor_8_reg[8]_i_1_n_5 ;
  wire \current_factor_8_reg[8]_i_1_n_6 ;
  wire \current_factor_8_reg[8]_i_1_n_7 ;
  wire current_factor_90;
  wire \current_factor_9[0]_i_3_n_0 ;
  wire [31:0]current_factor_9_reg;
  wire \current_factor_9_reg[0]_i_2_n_0 ;
  wire \current_factor_9_reg[0]_i_2_n_1 ;
  wire \current_factor_9_reg[0]_i_2_n_2 ;
  wire \current_factor_9_reg[0]_i_2_n_3 ;
  wire \current_factor_9_reg[0]_i_2_n_4 ;
  wire \current_factor_9_reg[0]_i_2_n_5 ;
  wire \current_factor_9_reg[0]_i_2_n_6 ;
  wire \current_factor_9_reg[0]_i_2_n_7 ;
  wire \current_factor_9_reg[12]_i_1_n_0 ;
  wire \current_factor_9_reg[12]_i_1_n_1 ;
  wire \current_factor_9_reg[12]_i_1_n_2 ;
  wire \current_factor_9_reg[12]_i_1_n_3 ;
  wire \current_factor_9_reg[12]_i_1_n_4 ;
  wire \current_factor_9_reg[12]_i_1_n_5 ;
  wire \current_factor_9_reg[12]_i_1_n_6 ;
  wire \current_factor_9_reg[12]_i_1_n_7 ;
  wire \current_factor_9_reg[16]_i_1_n_0 ;
  wire \current_factor_9_reg[16]_i_1_n_1 ;
  wire \current_factor_9_reg[16]_i_1_n_2 ;
  wire \current_factor_9_reg[16]_i_1_n_3 ;
  wire \current_factor_9_reg[16]_i_1_n_4 ;
  wire \current_factor_9_reg[16]_i_1_n_5 ;
  wire \current_factor_9_reg[16]_i_1_n_6 ;
  wire \current_factor_9_reg[16]_i_1_n_7 ;
  wire \current_factor_9_reg[20]_i_1_n_0 ;
  wire \current_factor_9_reg[20]_i_1_n_1 ;
  wire \current_factor_9_reg[20]_i_1_n_2 ;
  wire \current_factor_9_reg[20]_i_1_n_3 ;
  wire \current_factor_9_reg[20]_i_1_n_4 ;
  wire \current_factor_9_reg[20]_i_1_n_5 ;
  wire \current_factor_9_reg[20]_i_1_n_6 ;
  wire \current_factor_9_reg[20]_i_1_n_7 ;
  wire \current_factor_9_reg[24]_i_1_n_0 ;
  wire \current_factor_9_reg[24]_i_1_n_1 ;
  wire \current_factor_9_reg[24]_i_1_n_2 ;
  wire \current_factor_9_reg[24]_i_1_n_3 ;
  wire \current_factor_9_reg[24]_i_1_n_4 ;
  wire \current_factor_9_reg[24]_i_1_n_5 ;
  wire \current_factor_9_reg[24]_i_1_n_6 ;
  wire \current_factor_9_reg[24]_i_1_n_7 ;
  wire \current_factor_9_reg[28]_i_1_n_1 ;
  wire \current_factor_9_reg[28]_i_1_n_2 ;
  wire \current_factor_9_reg[28]_i_1_n_3 ;
  wire \current_factor_9_reg[28]_i_1_n_4 ;
  wire \current_factor_9_reg[28]_i_1_n_5 ;
  wire \current_factor_9_reg[28]_i_1_n_6 ;
  wire \current_factor_9_reg[28]_i_1_n_7 ;
  wire \current_factor_9_reg[4]_i_1_n_0 ;
  wire \current_factor_9_reg[4]_i_1_n_1 ;
  wire \current_factor_9_reg[4]_i_1_n_2 ;
  wire \current_factor_9_reg[4]_i_1_n_3 ;
  wire \current_factor_9_reg[4]_i_1_n_4 ;
  wire \current_factor_9_reg[4]_i_1_n_5 ;
  wire \current_factor_9_reg[4]_i_1_n_6 ;
  wire \current_factor_9_reg[4]_i_1_n_7 ;
  wire \current_factor_9_reg[8]_i_1_n_0 ;
  wire \current_factor_9_reg[8]_i_1_n_1 ;
  wire \current_factor_9_reg[8]_i_1_n_2 ;
  wire \current_factor_9_reg[8]_i_1_n_3 ;
  wire \current_factor_9_reg[8]_i_1_n_4 ;
  wire \current_factor_9_reg[8]_i_1_n_5 ;
  wire \current_factor_9_reg[8]_i_1_n_6 ;
  wire \current_factor_9_reg[8]_i_1_n_7 ;
  wire [31:0]current_factor_reg;
  wire \current_factor_reg[0]_i_2_n_0 ;
  wire \current_factor_reg[0]_i_2_n_1 ;
  wire \current_factor_reg[0]_i_2_n_2 ;
  wire \current_factor_reg[0]_i_2_n_3 ;
  wire \current_factor_reg[0]_i_2_n_4 ;
  wire \current_factor_reg[0]_i_2_n_5 ;
  wire \current_factor_reg[0]_i_2_n_6 ;
  wire \current_factor_reg[0]_i_2_n_7 ;
  wire \current_factor_reg[12]_i_1_n_0 ;
  wire \current_factor_reg[12]_i_1_n_1 ;
  wire \current_factor_reg[12]_i_1_n_2 ;
  wire \current_factor_reg[12]_i_1_n_3 ;
  wire \current_factor_reg[12]_i_1_n_4 ;
  wire \current_factor_reg[12]_i_1_n_5 ;
  wire \current_factor_reg[12]_i_1_n_6 ;
  wire \current_factor_reg[12]_i_1_n_7 ;
  wire \current_factor_reg[16]_i_1_n_0 ;
  wire \current_factor_reg[16]_i_1_n_1 ;
  wire \current_factor_reg[16]_i_1_n_2 ;
  wire \current_factor_reg[16]_i_1_n_3 ;
  wire \current_factor_reg[16]_i_1_n_4 ;
  wire \current_factor_reg[16]_i_1_n_5 ;
  wire \current_factor_reg[16]_i_1_n_6 ;
  wire \current_factor_reg[16]_i_1_n_7 ;
  wire \current_factor_reg[20]_i_1_n_0 ;
  wire \current_factor_reg[20]_i_1_n_1 ;
  wire \current_factor_reg[20]_i_1_n_2 ;
  wire \current_factor_reg[20]_i_1_n_3 ;
  wire \current_factor_reg[20]_i_1_n_4 ;
  wire \current_factor_reg[20]_i_1_n_5 ;
  wire \current_factor_reg[20]_i_1_n_6 ;
  wire \current_factor_reg[20]_i_1_n_7 ;
  wire \current_factor_reg[24]_i_1_n_0 ;
  wire \current_factor_reg[24]_i_1_n_1 ;
  wire \current_factor_reg[24]_i_1_n_2 ;
  wire \current_factor_reg[24]_i_1_n_3 ;
  wire \current_factor_reg[24]_i_1_n_4 ;
  wire \current_factor_reg[24]_i_1_n_5 ;
  wire \current_factor_reg[24]_i_1_n_6 ;
  wire \current_factor_reg[24]_i_1_n_7 ;
  wire \current_factor_reg[28]_i_1_n_1 ;
  wire \current_factor_reg[28]_i_1_n_2 ;
  wire \current_factor_reg[28]_i_1_n_3 ;
  wire \current_factor_reg[28]_i_1_n_4 ;
  wire \current_factor_reg[28]_i_1_n_5 ;
  wire \current_factor_reg[28]_i_1_n_6 ;
  wire \current_factor_reg[28]_i_1_n_7 ;
  wire \current_factor_reg[4]_i_1_n_0 ;
  wire \current_factor_reg[4]_i_1_n_1 ;
  wire \current_factor_reg[4]_i_1_n_2 ;
  wire \current_factor_reg[4]_i_1_n_3 ;
  wire \current_factor_reg[4]_i_1_n_4 ;
  wire \current_factor_reg[4]_i_1_n_5 ;
  wire \current_factor_reg[4]_i_1_n_6 ;
  wire \current_factor_reg[4]_i_1_n_7 ;
  wire \current_factor_reg[8]_i_1_n_0 ;
  wire \current_factor_reg[8]_i_1_n_1 ;
  wire \current_factor_reg[8]_i_1_n_2 ;
  wire \current_factor_reg[8]_i_1_n_3 ;
  wire \current_factor_reg[8]_i_1_n_4 ;
  wire \current_factor_reg[8]_i_1_n_5 ;
  wire \current_factor_reg[8]_i_1_n_6 ;
  wire \current_factor_reg[8]_i_1_n_7 ;
  wire current_rate;
  wire \current_rate[0]_i_10_n_0 ;
  wire \current_rate[0]_i_11_n_0 ;
  wire \current_rate[0]_i_12_n_0 ;
  wire \current_rate[0]_i_13_n_0 ;
  wire \current_rate[0]_i_14_n_0 ;
  wire \current_rate[0]_i_15_n_0 ;
  wire \current_rate[0]_i_16_n_0 ;
  wire \current_rate[0]_i_17_n_0 ;
  wire \current_rate[0]_i_19_n_0 ;
  wire \current_rate[0]_i_20_n_0 ;
  wire \current_rate[0]_i_21_n_0 ;
  wire \current_rate[0]_i_22_n_0 ;
  wire \current_rate[0]_i_23_n_0 ;
  wire \current_rate[0]_i_5_n_0 ;
  wire \current_rate[0]_i_7_n_0 ;
  wire \current_rate[0]_i_8_n_0 ;
  wire \current_rate[0]_i_9_n_0 ;
  wire current_rate_1;
  wire current_rate_10;
  wire \current_rate_10[0]_i_10_n_0 ;
  wire \current_rate_10[0]_i_11_n_0 ;
  wire \current_rate_10[0]_i_12_n_0 ;
  wire \current_rate_10[0]_i_13_n_0 ;
  wire \current_rate_10[0]_i_14_n_0 ;
  wire \current_rate_10[0]_i_15_n_0 ;
  wire \current_rate_10[0]_i_16_n_0 ;
  wire \current_rate_10[0]_i_17_n_0 ;
  wire \current_rate_10[0]_i_19_n_0 ;
  wire \current_rate_10[0]_i_20_n_0 ;
  wire \current_rate_10[0]_i_21_n_0 ;
  wire \current_rate_10[0]_i_22_n_0 ;
  wire \current_rate_10[0]_i_23_n_0 ;
  wire \current_rate_10[0]_i_5_n_0 ;
  wire \current_rate_10[0]_i_7_n_0 ;
  wire \current_rate_10[0]_i_8_n_0 ;
  wire \current_rate_10[0]_i_9_n_0 ;
  wire [31:0]current_rate_10_reg;
  wire \current_rate_10_reg[0]_i_18_n_0 ;
  wire \current_rate_10_reg[0]_i_18_n_1 ;
  wire \current_rate_10_reg[0]_i_18_n_2 ;
  wire \current_rate_10_reg[0]_i_18_n_3 ;
  wire \current_rate_10_reg[0]_i_24_n_2 ;
  wire \current_rate_10_reg[0]_i_24_n_3 ;
  wire \current_rate_10_reg[0]_i_25_n_0 ;
  wire \current_rate_10_reg[0]_i_25_n_1 ;
  wire \current_rate_10_reg[0]_i_25_n_2 ;
  wire \current_rate_10_reg[0]_i_25_n_3 ;
  wire \current_rate_10_reg[0]_i_26_n_0 ;
  wire \current_rate_10_reg[0]_i_26_n_1 ;
  wire \current_rate_10_reg[0]_i_26_n_2 ;
  wire \current_rate_10_reg[0]_i_26_n_3 ;
  wire \current_rate_10_reg[0]_i_27_n_0 ;
  wire \current_rate_10_reg[0]_i_27_n_1 ;
  wire \current_rate_10_reg[0]_i_27_n_2 ;
  wire \current_rate_10_reg[0]_i_27_n_3 ;
  wire \current_rate_10_reg[0]_i_28_n_0 ;
  wire \current_rate_10_reg[0]_i_28_n_1 ;
  wire \current_rate_10_reg[0]_i_28_n_2 ;
  wire \current_rate_10_reg[0]_i_28_n_3 ;
  wire \current_rate_10_reg[0]_i_29_n_0 ;
  wire \current_rate_10_reg[0]_i_29_n_1 ;
  wire \current_rate_10_reg[0]_i_29_n_2 ;
  wire \current_rate_10_reg[0]_i_29_n_3 ;
  wire \current_rate_10_reg[0]_i_30_n_0 ;
  wire \current_rate_10_reg[0]_i_30_n_1 ;
  wire \current_rate_10_reg[0]_i_30_n_2 ;
  wire \current_rate_10_reg[0]_i_30_n_3 ;
  wire \current_rate_10_reg[0]_i_3_n_0 ;
  wire \current_rate_10_reg[0]_i_3_n_1 ;
  wire \current_rate_10_reg[0]_i_3_n_2 ;
  wire \current_rate_10_reg[0]_i_3_n_3 ;
  wire \current_rate_10_reg[0]_i_3_n_4 ;
  wire \current_rate_10_reg[0]_i_3_n_5 ;
  wire \current_rate_10_reg[0]_i_3_n_6 ;
  wire \current_rate_10_reg[0]_i_3_n_7 ;
  wire \current_rate_10_reg[0]_i_4_n_1 ;
  wire \current_rate_10_reg[0]_i_4_n_2 ;
  wire \current_rate_10_reg[0]_i_4_n_3 ;
  wire \current_rate_10_reg[0]_i_6_n_0 ;
  wire \current_rate_10_reg[0]_i_6_n_1 ;
  wire \current_rate_10_reg[0]_i_6_n_2 ;
  wire \current_rate_10_reg[0]_i_6_n_3 ;
  wire \current_rate_10_reg[12]_i_1_n_0 ;
  wire \current_rate_10_reg[12]_i_1_n_1 ;
  wire \current_rate_10_reg[12]_i_1_n_2 ;
  wire \current_rate_10_reg[12]_i_1_n_3 ;
  wire \current_rate_10_reg[12]_i_1_n_4 ;
  wire \current_rate_10_reg[12]_i_1_n_5 ;
  wire \current_rate_10_reg[12]_i_1_n_6 ;
  wire \current_rate_10_reg[12]_i_1_n_7 ;
  wire \current_rate_10_reg[16]_i_1_n_0 ;
  wire \current_rate_10_reg[16]_i_1_n_1 ;
  wire \current_rate_10_reg[16]_i_1_n_2 ;
  wire \current_rate_10_reg[16]_i_1_n_3 ;
  wire \current_rate_10_reg[16]_i_1_n_4 ;
  wire \current_rate_10_reg[16]_i_1_n_5 ;
  wire \current_rate_10_reg[16]_i_1_n_6 ;
  wire \current_rate_10_reg[16]_i_1_n_7 ;
  wire \current_rate_10_reg[20]_i_1_n_0 ;
  wire \current_rate_10_reg[20]_i_1_n_1 ;
  wire \current_rate_10_reg[20]_i_1_n_2 ;
  wire \current_rate_10_reg[20]_i_1_n_3 ;
  wire \current_rate_10_reg[20]_i_1_n_4 ;
  wire \current_rate_10_reg[20]_i_1_n_5 ;
  wire \current_rate_10_reg[20]_i_1_n_6 ;
  wire \current_rate_10_reg[20]_i_1_n_7 ;
  wire \current_rate_10_reg[24]_i_1_n_0 ;
  wire \current_rate_10_reg[24]_i_1_n_1 ;
  wire \current_rate_10_reg[24]_i_1_n_2 ;
  wire \current_rate_10_reg[24]_i_1_n_3 ;
  wire \current_rate_10_reg[24]_i_1_n_4 ;
  wire \current_rate_10_reg[24]_i_1_n_5 ;
  wire \current_rate_10_reg[24]_i_1_n_6 ;
  wire \current_rate_10_reg[24]_i_1_n_7 ;
  wire \current_rate_10_reg[28]_i_1_n_1 ;
  wire \current_rate_10_reg[28]_i_1_n_2 ;
  wire \current_rate_10_reg[28]_i_1_n_3 ;
  wire \current_rate_10_reg[28]_i_1_n_4 ;
  wire \current_rate_10_reg[28]_i_1_n_5 ;
  wire \current_rate_10_reg[28]_i_1_n_6 ;
  wire \current_rate_10_reg[28]_i_1_n_7 ;
  wire \current_rate_10_reg[4]_i_1_n_0 ;
  wire \current_rate_10_reg[4]_i_1_n_1 ;
  wire \current_rate_10_reg[4]_i_1_n_2 ;
  wire \current_rate_10_reg[4]_i_1_n_3 ;
  wire \current_rate_10_reg[4]_i_1_n_4 ;
  wire \current_rate_10_reg[4]_i_1_n_5 ;
  wire \current_rate_10_reg[4]_i_1_n_6 ;
  wire \current_rate_10_reg[4]_i_1_n_7 ;
  wire \current_rate_10_reg[8]_i_1_n_0 ;
  wire \current_rate_10_reg[8]_i_1_n_1 ;
  wire \current_rate_10_reg[8]_i_1_n_2 ;
  wire \current_rate_10_reg[8]_i_1_n_3 ;
  wire \current_rate_10_reg[8]_i_1_n_4 ;
  wire \current_rate_10_reg[8]_i_1_n_5 ;
  wire \current_rate_10_reg[8]_i_1_n_6 ;
  wire \current_rate_10_reg[8]_i_1_n_7 ;
  wire current_rate_11;
  wire \current_rate_11[0]_i_10_n_0 ;
  wire \current_rate_11[0]_i_11_n_0 ;
  wire \current_rate_11[0]_i_12_n_0 ;
  wire \current_rate_11[0]_i_13_n_0 ;
  wire \current_rate_11[0]_i_14_n_0 ;
  wire \current_rate_11[0]_i_15_n_0 ;
  wire \current_rate_11[0]_i_16_n_0 ;
  wire \current_rate_11[0]_i_17_n_0 ;
  wire \current_rate_11[0]_i_19_n_0 ;
  wire \current_rate_11[0]_i_20_n_0 ;
  wire \current_rate_11[0]_i_21_n_0 ;
  wire \current_rate_11[0]_i_22_n_0 ;
  wire \current_rate_11[0]_i_23_n_0 ;
  wire \current_rate_11[0]_i_5_n_0 ;
  wire \current_rate_11[0]_i_7_n_0 ;
  wire \current_rate_11[0]_i_8_n_0 ;
  wire \current_rate_11[0]_i_9_n_0 ;
  wire [31:0]current_rate_11_reg;
  wire \current_rate_11_reg[0]_i_18_n_0 ;
  wire \current_rate_11_reg[0]_i_18_n_1 ;
  wire \current_rate_11_reg[0]_i_18_n_2 ;
  wire \current_rate_11_reg[0]_i_18_n_3 ;
  wire \current_rate_11_reg[0]_i_24_n_2 ;
  wire \current_rate_11_reg[0]_i_24_n_3 ;
  wire \current_rate_11_reg[0]_i_25_n_0 ;
  wire \current_rate_11_reg[0]_i_25_n_1 ;
  wire \current_rate_11_reg[0]_i_25_n_2 ;
  wire \current_rate_11_reg[0]_i_25_n_3 ;
  wire \current_rate_11_reg[0]_i_26_n_0 ;
  wire \current_rate_11_reg[0]_i_26_n_1 ;
  wire \current_rate_11_reg[0]_i_26_n_2 ;
  wire \current_rate_11_reg[0]_i_26_n_3 ;
  wire \current_rate_11_reg[0]_i_27_n_0 ;
  wire \current_rate_11_reg[0]_i_27_n_1 ;
  wire \current_rate_11_reg[0]_i_27_n_2 ;
  wire \current_rate_11_reg[0]_i_27_n_3 ;
  wire \current_rate_11_reg[0]_i_28_n_0 ;
  wire \current_rate_11_reg[0]_i_28_n_1 ;
  wire \current_rate_11_reg[0]_i_28_n_2 ;
  wire \current_rate_11_reg[0]_i_28_n_3 ;
  wire \current_rate_11_reg[0]_i_29_n_0 ;
  wire \current_rate_11_reg[0]_i_29_n_1 ;
  wire \current_rate_11_reg[0]_i_29_n_2 ;
  wire \current_rate_11_reg[0]_i_29_n_3 ;
  wire \current_rate_11_reg[0]_i_30_n_0 ;
  wire \current_rate_11_reg[0]_i_30_n_1 ;
  wire \current_rate_11_reg[0]_i_30_n_2 ;
  wire \current_rate_11_reg[0]_i_30_n_3 ;
  wire \current_rate_11_reg[0]_i_3_n_0 ;
  wire \current_rate_11_reg[0]_i_3_n_1 ;
  wire \current_rate_11_reg[0]_i_3_n_2 ;
  wire \current_rate_11_reg[0]_i_3_n_3 ;
  wire \current_rate_11_reg[0]_i_3_n_4 ;
  wire \current_rate_11_reg[0]_i_3_n_5 ;
  wire \current_rate_11_reg[0]_i_3_n_6 ;
  wire \current_rate_11_reg[0]_i_3_n_7 ;
  wire \current_rate_11_reg[0]_i_4_n_1 ;
  wire \current_rate_11_reg[0]_i_4_n_2 ;
  wire \current_rate_11_reg[0]_i_4_n_3 ;
  wire \current_rate_11_reg[0]_i_6_n_0 ;
  wire \current_rate_11_reg[0]_i_6_n_1 ;
  wire \current_rate_11_reg[0]_i_6_n_2 ;
  wire \current_rate_11_reg[0]_i_6_n_3 ;
  wire \current_rate_11_reg[12]_i_1_n_0 ;
  wire \current_rate_11_reg[12]_i_1_n_1 ;
  wire \current_rate_11_reg[12]_i_1_n_2 ;
  wire \current_rate_11_reg[12]_i_1_n_3 ;
  wire \current_rate_11_reg[12]_i_1_n_4 ;
  wire \current_rate_11_reg[12]_i_1_n_5 ;
  wire \current_rate_11_reg[12]_i_1_n_6 ;
  wire \current_rate_11_reg[12]_i_1_n_7 ;
  wire \current_rate_11_reg[16]_i_1_n_0 ;
  wire \current_rate_11_reg[16]_i_1_n_1 ;
  wire \current_rate_11_reg[16]_i_1_n_2 ;
  wire \current_rate_11_reg[16]_i_1_n_3 ;
  wire \current_rate_11_reg[16]_i_1_n_4 ;
  wire \current_rate_11_reg[16]_i_1_n_5 ;
  wire \current_rate_11_reg[16]_i_1_n_6 ;
  wire \current_rate_11_reg[16]_i_1_n_7 ;
  wire \current_rate_11_reg[20]_i_1_n_0 ;
  wire \current_rate_11_reg[20]_i_1_n_1 ;
  wire \current_rate_11_reg[20]_i_1_n_2 ;
  wire \current_rate_11_reg[20]_i_1_n_3 ;
  wire \current_rate_11_reg[20]_i_1_n_4 ;
  wire \current_rate_11_reg[20]_i_1_n_5 ;
  wire \current_rate_11_reg[20]_i_1_n_6 ;
  wire \current_rate_11_reg[20]_i_1_n_7 ;
  wire \current_rate_11_reg[24]_i_1_n_0 ;
  wire \current_rate_11_reg[24]_i_1_n_1 ;
  wire \current_rate_11_reg[24]_i_1_n_2 ;
  wire \current_rate_11_reg[24]_i_1_n_3 ;
  wire \current_rate_11_reg[24]_i_1_n_4 ;
  wire \current_rate_11_reg[24]_i_1_n_5 ;
  wire \current_rate_11_reg[24]_i_1_n_6 ;
  wire \current_rate_11_reg[24]_i_1_n_7 ;
  wire \current_rate_11_reg[28]_i_1_n_1 ;
  wire \current_rate_11_reg[28]_i_1_n_2 ;
  wire \current_rate_11_reg[28]_i_1_n_3 ;
  wire \current_rate_11_reg[28]_i_1_n_4 ;
  wire \current_rate_11_reg[28]_i_1_n_5 ;
  wire \current_rate_11_reg[28]_i_1_n_6 ;
  wire \current_rate_11_reg[28]_i_1_n_7 ;
  wire \current_rate_11_reg[4]_i_1_n_0 ;
  wire \current_rate_11_reg[4]_i_1_n_1 ;
  wire \current_rate_11_reg[4]_i_1_n_2 ;
  wire \current_rate_11_reg[4]_i_1_n_3 ;
  wire \current_rate_11_reg[4]_i_1_n_4 ;
  wire \current_rate_11_reg[4]_i_1_n_5 ;
  wire \current_rate_11_reg[4]_i_1_n_6 ;
  wire \current_rate_11_reg[4]_i_1_n_7 ;
  wire \current_rate_11_reg[8]_i_1_n_0 ;
  wire \current_rate_11_reg[8]_i_1_n_1 ;
  wire \current_rate_11_reg[8]_i_1_n_2 ;
  wire \current_rate_11_reg[8]_i_1_n_3 ;
  wire \current_rate_11_reg[8]_i_1_n_4 ;
  wire \current_rate_11_reg[8]_i_1_n_5 ;
  wire \current_rate_11_reg[8]_i_1_n_6 ;
  wire \current_rate_11_reg[8]_i_1_n_7 ;
  wire \current_rate_1[0]_i_10_n_0 ;
  wire \current_rate_1[0]_i_11_n_0 ;
  wire \current_rate_1[0]_i_12_n_0 ;
  wire \current_rate_1[0]_i_13_n_0 ;
  wire \current_rate_1[0]_i_14_n_0 ;
  wire \current_rate_1[0]_i_15_n_0 ;
  wire \current_rate_1[0]_i_16_n_0 ;
  wire \current_rate_1[0]_i_17_n_0 ;
  wire \current_rate_1[0]_i_19_n_0 ;
  wire \current_rate_1[0]_i_20_n_0 ;
  wire \current_rate_1[0]_i_21_n_0 ;
  wire \current_rate_1[0]_i_22_n_0 ;
  wire \current_rate_1[0]_i_23_n_0 ;
  wire \current_rate_1[0]_i_5_n_0 ;
  wire \current_rate_1[0]_i_7_n_0 ;
  wire \current_rate_1[0]_i_8_n_0 ;
  wire \current_rate_1[0]_i_9_n_0 ;
  wire [31:0]current_rate_1_reg;
  wire \current_rate_1_reg[0]_i_18_n_0 ;
  wire \current_rate_1_reg[0]_i_18_n_1 ;
  wire \current_rate_1_reg[0]_i_18_n_2 ;
  wire \current_rate_1_reg[0]_i_18_n_3 ;
  wire \current_rate_1_reg[0]_i_24_n_2 ;
  wire \current_rate_1_reg[0]_i_24_n_3 ;
  wire \current_rate_1_reg[0]_i_25_n_0 ;
  wire \current_rate_1_reg[0]_i_25_n_1 ;
  wire \current_rate_1_reg[0]_i_25_n_2 ;
  wire \current_rate_1_reg[0]_i_25_n_3 ;
  wire \current_rate_1_reg[0]_i_26_n_0 ;
  wire \current_rate_1_reg[0]_i_26_n_1 ;
  wire \current_rate_1_reg[0]_i_26_n_2 ;
  wire \current_rate_1_reg[0]_i_26_n_3 ;
  wire \current_rate_1_reg[0]_i_27_n_0 ;
  wire \current_rate_1_reg[0]_i_27_n_1 ;
  wire \current_rate_1_reg[0]_i_27_n_2 ;
  wire \current_rate_1_reg[0]_i_27_n_3 ;
  wire \current_rate_1_reg[0]_i_28_n_0 ;
  wire \current_rate_1_reg[0]_i_28_n_1 ;
  wire \current_rate_1_reg[0]_i_28_n_2 ;
  wire \current_rate_1_reg[0]_i_28_n_3 ;
  wire \current_rate_1_reg[0]_i_29_n_0 ;
  wire \current_rate_1_reg[0]_i_29_n_1 ;
  wire \current_rate_1_reg[0]_i_29_n_2 ;
  wire \current_rate_1_reg[0]_i_29_n_3 ;
  wire \current_rate_1_reg[0]_i_30_n_0 ;
  wire \current_rate_1_reg[0]_i_30_n_1 ;
  wire \current_rate_1_reg[0]_i_30_n_2 ;
  wire \current_rate_1_reg[0]_i_30_n_3 ;
  wire \current_rate_1_reg[0]_i_3_n_0 ;
  wire \current_rate_1_reg[0]_i_3_n_1 ;
  wire \current_rate_1_reg[0]_i_3_n_2 ;
  wire \current_rate_1_reg[0]_i_3_n_3 ;
  wire \current_rate_1_reg[0]_i_3_n_4 ;
  wire \current_rate_1_reg[0]_i_3_n_5 ;
  wire \current_rate_1_reg[0]_i_3_n_6 ;
  wire \current_rate_1_reg[0]_i_3_n_7 ;
  wire \current_rate_1_reg[0]_i_4_n_1 ;
  wire \current_rate_1_reg[0]_i_4_n_2 ;
  wire \current_rate_1_reg[0]_i_4_n_3 ;
  wire \current_rate_1_reg[0]_i_6_n_0 ;
  wire \current_rate_1_reg[0]_i_6_n_1 ;
  wire \current_rate_1_reg[0]_i_6_n_2 ;
  wire \current_rate_1_reg[0]_i_6_n_3 ;
  wire \current_rate_1_reg[12]_i_1_n_0 ;
  wire \current_rate_1_reg[12]_i_1_n_1 ;
  wire \current_rate_1_reg[12]_i_1_n_2 ;
  wire \current_rate_1_reg[12]_i_1_n_3 ;
  wire \current_rate_1_reg[12]_i_1_n_4 ;
  wire \current_rate_1_reg[12]_i_1_n_5 ;
  wire \current_rate_1_reg[12]_i_1_n_6 ;
  wire \current_rate_1_reg[12]_i_1_n_7 ;
  wire \current_rate_1_reg[16]_i_1_n_0 ;
  wire \current_rate_1_reg[16]_i_1_n_1 ;
  wire \current_rate_1_reg[16]_i_1_n_2 ;
  wire \current_rate_1_reg[16]_i_1_n_3 ;
  wire \current_rate_1_reg[16]_i_1_n_4 ;
  wire \current_rate_1_reg[16]_i_1_n_5 ;
  wire \current_rate_1_reg[16]_i_1_n_6 ;
  wire \current_rate_1_reg[16]_i_1_n_7 ;
  wire \current_rate_1_reg[20]_i_1_n_0 ;
  wire \current_rate_1_reg[20]_i_1_n_1 ;
  wire \current_rate_1_reg[20]_i_1_n_2 ;
  wire \current_rate_1_reg[20]_i_1_n_3 ;
  wire \current_rate_1_reg[20]_i_1_n_4 ;
  wire \current_rate_1_reg[20]_i_1_n_5 ;
  wire \current_rate_1_reg[20]_i_1_n_6 ;
  wire \current_rate_1_reg[20]_i_1_n_7 ;
  wire \current_rate_1_reg[24]_i_1_n_0 ;
  wire \current_rate_1_reg[24]_i_1_n_1 ;
  wire \current_rate_1_reg[24]_i_1_n_2 ;
  wire \current_rate_1_reg[24]_i_1_n_3 ;
  wire \current_rate_1_reg[24]_i_1_n_4 ;
  wire \current_rate_1_reg[24]_i_1_n_5 ;
  wire \current_rate_1_reg[24]_i_1_n_6 ;
  wire \current_rate_1_reg[24]_i_1_n_7 ;
  wire \current_rate_1_reg[28]_i_1_n_1 ;
  wire \current_rate_1_reg[28]_i_1_n_2 ;
  wire \current_rate_1_reg[28]_i_1_n_3 ;
  wire \current_rate_1_reg[28]_i_1_n_4 ;
  wire \current_rate_1_reg[28]_i_1_n_5 ;
  wire \current_rate_1_reg[28]_i_1_n_6 ;
  wire \current_rate_1_reg[28]_i_1_n_7 ;
  wire \current_rate_1_reg[4]_i_1_n_0 ;
  wire \current_rate_1_reg[4]_i_1_n_1 ;
  wire \current_rate_1_reg[4]_i_1_n_2 ;
  wire \current_rate_1_reg[4]_i_1_n_3 ;
  wire \current_rate_1_reg[4]_i_1_n_4 ;
  wire \current_rate_1_reg[4]_i_1_n_5 ;
  wire \current_rate_1_reg[4]_i_1_n_6 ;
  wire \current_rate_1_reg[4]_i_1_n_7 ;
  wire \current_rate_1_reg[8]_i_1_n_0 ;
  wire \current_rate_1_reg[8]_i_1_n_1 ;
  wire \current_rate_1_reg[8]_i_1_n_2 ;
  wire \current_rate_1_reg[8]_i_1_n_3 ;
  wire \current_rate_1_reg[8]_i_1_n_4 ;
  wire \current_rate_1_reg[8]_i_1_n_5 ;
  wire \current_rate_1_reg[8]_i_1_n_6 ;
  wire \current_rate_1_reg[8]_i_1_n_7 ;
  wire current_rate_2;
  wire \current_rate_2[0]_i_10_n_0 ;
  wire \current_rate_2[0]_i_11_n_0 ;
  wire \current_rate_2[0]_i_12_n_0 ;
  wire \current_rate_2[0]_i_13_n_0 ;
  wire \current_rate_2[0]_i_14_n_0 ;
  wire \current_rate_2[0]_i_15_n_0 ;
  wire \current_rate_2[0]_i_16_n_0 ;
  wire \current_rate_2[0]_i_17_n_0 ;
  wire \current_rate_2[0]_i_19_n_0 ;
  wire \current_rate_2[0]_i_20_n_0 ;
  wire \current_rate_2[0]_i_21_n_0 ;
  wire \current_rate_2[0]_i_22_n_0 ;
  wire \current_rate_2[0]_i_23_n_0 ;
  wire \current_rate_2[0]_i_5_n_0 ;
  wire \current_rate_2[0]_i_7_n_0 ;
  wire \current_rate_2[0]_i_8_n_0 ;
  wire \current_rate_2[0]_i_9_n_0 ;
  wire [31:0]current_rate_2_reg;
  wire \current_rate_2_reg[0]_i_18_n_0 ;
  wire \current_rate_2_reg[0]_i_18_n_1 ;
  wire \current_rate_2_reg[0]_i_18_n_2 ;
  wire \current_rate_2_reg[0]_i_18_n_3 ;
  wire \current_rate_2_reg[0]_i_24_n_2 ;
  wire \current_rate_2_reg[0]_i_24_n_3 ;
  wire \current_rate_2_reg[0]_i_25_n_0 ;
  wire \current_rate_2_reg[0]_i_25_n_1 ;
  wire \current_rate_2_reg[0]_i_25_n_2 ;
  wire \current_rate_2_reg[0]_i_25_n_3 ;
  wire \current_rate_2_reg[0]_i_26_n_0 ;
  wire \current_rate_2_reg[0]_i_26_n_1 ;
  wire \current_rate_2_reg[0]_i_26_n_2 ;
  wire \current_rate_2_reg[0]_i_26_n_3 ;
  wire \current_rate_2_reg[0]_i_27_n_0 ;
  wire \current_rate_2_reg[0]_i_27_n_1 ;
  wire \current_rate_2_reg[0]_i_27_n_2 ;
  wire \current_rate_2_reg[0]_i_27_n_3 ;
  wire \current_rate_2_reg[0]_i_28_n_0 ;
  wire \current_rate_2_reg[0]_i_28_n_1 ;
  wire \current_rate_2_reg[0]_i_28_n_2 ;
  wire \current_rate_2_reg[0]_i_28_n_3 ;
  wire \current_rate_2_reg[0]_i_29_n_0 ;
  wire \current_rate_2_reg[0]_i_29_n_1 ;
  wire \current_rate_2_reg[0]_i_29_n_2 ;
  wire \current_rate_2_reg[0]_i_29_n_3 ;
  wire \current_rate_2_reg[0]_i_30_n_0 ;
  wire \current_rate_2_reg[0]_i_30_n_1 ;
  wire \current_rate_2_reg[0]_i_30_n_2 ;
  wire \current_rate_2_reg[0]_i_30_n_3 ;
  wire \current_rate_2_reg[0]_i_3_n_0 ;
  wire \current_rate_2_reg[0]_i_3_n_1 ;
  wire \current_rate_2_reg[0]_i_3_n_2 ;
  wire \current_rate_2_reg[0]_i_3_n_3 ;
  wire \current_rate_2_reg[0]_i_3_n_4 ;
  wire \current_rate_2_reg[0]_i_3_n_5 ;
  wire \current_rate_2_reg[0]_i_3_n_6 ;
  wire \current_rate_2_reg[0]_i_3_n_7 ;
  wire \current_rate_2_reg[0]_i_4_n_1 ;
  wire \current_rate_2_reg[0]_i_4_n_2 ;
  wire \current_rate_2_reg[0]_i_4_n_3 ;
  wire \current_rate_2_reg[0]_i_6_n_0 ;
  wire \current_rate_2_reg[0]_i_6_n_1 ;
  wire \current_rate_2_reg[0]_i_6_n_2 ;
  wire \current_rate_2_reg[0]_i_6_n_3 ;
  wire \current_rate_2_reg[12]_i_1_n_0 ;
  wire \current_rate_2_reg[12]_i_1_n_1 ;
  wire \current_rate_2_reg[12]_i_1_n_2 ;
  wire \current_rate_2_reg[12]_i_1_n_3 ;
  wire \current_rate_2_reg[12]_i_1_n_4 ;
  wire \current_rate_2_reg[12]_i_1_n_5 ;
  wire \current_rate_2_reg[12]_i_1_n_6 ;
  wire \current_rate_2_reg[12]_i_1_n_7 ;
  wire \current_rate_2_reg[16]_i_1_n_0 ;
  wire \current_rate_2_reg[16]_i_1_n_1 ;
  wire \current_rate_2_reg[16]_i_1_n_2 ;
  wire \current_rate_2_reg[16]_i_1_n_3 ;
  wire \current_rate_2_reg[16]_i_1_n_4 ;
  wire \current_rate_2_reg[16]_i_1_n_5 ;
  wire \current_rate_2_reg[16]_i_1_n_6 ;
  wire \current_rate_2_reg[16]_i_1_n_7 ;
  wire \current_rate_2_reg[20]_i_1_n_0 ;
  wire \current_rate_2_reg[20]_i_1_n_1 ;
  wire \current_rate_2_reg[20]_i_1_n_2 ;
  wire \current_rate_2_reg[20]_i_1_n_3 ;
  wire \current_rate_2_reg[20]_i_1_n_4 ;
  wire \current_rate_2_reg[20]_i_1_n_5 ;
  wire \current_rate_2_reg[20]_i_1_n_6 ;
  wire \current_rate_2_reg[20]_i_1_n_7 ;
  wire \current_rate_2_reg[24]_i_1_n_0 ;
  wire \current_rate_2_reg[24]_i_1_n_1 ;
  wire \current_rate_2_reg[24]_i_1_n_2 ;
  wire \current_rate_2_reg[24]_i_1_n_3 ;
  wire \current_rate_2_reg[24]_i_1_n_4 ;
  wire \current_rate_2_reg[24]_i_1_n_5 ;
  wire \current_rate_2_reg[24]_i_1_n_6 ;
  wire \current_rate_2_reg[24]_i_1_n_7 ;
  wire \current_rate_2_reg[28]_i_1_n_1 ;
  wire \current_rate_2_reg[28]_i_1_n_2 ;
  wire \current_rate_2_reg[28]_i_1_n_3 ;
  wire \current_rate_2_reg[28]_i_1_n_4 ;
  wire \current_rate_2_reg[28]_i_1_n_5 ;
  wire \current_rate_2_reg[28]_i_1_n_6 ;
  wire \current_rate_2_reg[28]_i_1_n_7 ;
  wire \current_rate_2_reg[4]_i_1_n_0 ;
  wire \current_rate_2_reg[4]_i_1_n_1 ;
  wire \current_rate_2_reg[4]_i_1_n_2 ;
  wire \current_rate_2_reg[4]_i_1_n_3 ;
  wire \current_rate_2_reg[4]_i_1_n_4 ;
  wire \current_rate_2_reg[4]_i_1_n_5 ;
  wire \current_rate_2_reg[4]_i_1_n_6 ;
  wire \current_rate_2_reg[4]_i_1_n_7 ;
  wire \current_rate_2_reg[8]_i_1_n_0 ;
  wire \current_rate_2_reg[8]_i_1_n_1 ;
  wire \current_rate_2_reg[8]_i_1_n_2 ;
  wire \current_rate_2_reg[8]_i_1_n_3 ;
  wire \current_rate_2_reg[8]_i_1_n_4 ;
  wire \current_rate_2_reg[8]_i_1_n_5 ;
  wire \current_rate_2_reg[8]_i_1_n_6 ;
  wire \current_rate_2_reg[8]_i_1_n_7 ;
  wire current_rate_3;
  wire \current_rate_3[0]_i_10_n_0 ;
  wire \current_rate_3[0]_i_11_n_0 ;
  wire \current_rate_3[0]_i_12_n_0 ;
  wire \current_rate_3[0]_i_13_n_0 ;
  wire \current_rate_3[0]_i_14_n_0 ;
  wire \current_rate_3[0]_i_15_n_0 ;
  wire \current_rate_3[0]_i_16_n_0 ;
  wire \current_rate_3[0]_i_17_n_0 ;
  wire \current_rate_3[0]_i_19_n_0 ;
  wire \current_rate_3[0]_i_20_n_0 ;
  wire \current_rate_3[0]_i_21_n_0 ;
  wire \current_rate_3[0]_i_22_n_0 ;
  wire \current_rate_3[0]_i_23_n_0 ;
  wire \current_rate_3[0]_i_5_n_0 ;
  wire \current_rate_3[0]_i_7_n_0 ;
  wire \current_rate_3[0]_i_8_n_0 ;
  wire \current_rate_3[0]_i_9_n_0 ;
  wire [31:0]current_rate_3_reg;
  wire \current_rate_3_reg[0]_i_18_n_0 ;
  wire \current_rate_3_reg[0]_i_18_n_1 ;
  wire \current_rate_3_reg[0]_i_18_n_2 ;
  wire \current_rate_3_reg[0]_i_18_n_3 ;
  wire \current_rate_3_reg[0]_i_24_n_2 ;
  wire \current_rate_3_reg[0]_i_24_n_3 ;
  wire \current_rate_3_reg[0]_i_25_n_0 ;
  wire \current_rate_3_reg[0]_i_25_n_1 ;
  wire \current_rate_3_reg[0]_i_25_n_2 ;
  wire \current_rate_3_reg[0]_i_25_n_3 ;
  wire \current_rate_3_reg[0]_i_26_n_0 ;
  wire \current_rate_3_reg[0]_i_26_n_1 ;
  wire \current_rate_3_reg[0]_i_26_n_2 ;
  wire \current_rate_3_reg[0]_i_26_n_3 ;
  wire \current_rate_3_reg[0]_i_27_n_0 ;
  wire \current_rate_3_reg[0]_i_27_n_1 ;
  wire \current_rate_3_reg[0]_i_27_n_2 ;
  wire \current_rate_3_reg[0]_i_27_n_3 ;
  wire \current_rate_3_reg[0]_i_28_n_0 ;
  wire \current_rate_3_reg[0]_i_28_n_1 ;
  wire \current_rate_3_reg[0]_i_28_n_2 ;
  wire \current_rate_3_reg[0]_i_28_n_3 ;
  wire \current_rate_3_reg[0]_i_29_n_0 ;
  wire \current_rate_3_reg[0]_i_29_n_1 ;
  wire \current_rate_3_reg[0]_i_29_n_2 ;
  wire \current_rate_3_reg[0]_i_29_n_3 ;
  wire \current_rate_3_reg[0]_i_30_n_0 ;
  wire \current_rate_3_reg[0]_i_30_n_1 ;
  wire \current_rate_3_reg[0]_i_30_n_2 ;
  wire \current_rate_3_reg[0]_i_30_n_3 ;
  wire \current_rate_3_reg[0]_i_3_n_0 ;
  wire \current_rate_3_reg[0]_i_3_n_1 ;
  wire \current_rate_3_reg[0]_i_3_n_2 ;
  wire \current_rate_3_reg[0]_i_3_n_3 ;
  wire \current_rate_3_reg[0]_i_3_n_4 ;
  wire \current_rate_3_reg[0]_i_3_n_5 ;
  wire \current_rate_3_reg[0]_i_3_n_6 ;
  wire \current_rate_3_reg[0]_i_3_n_7 ;
  wire \current_rate_3_reg[0]_i_4_n_1 ;
  wire \current_rate_3_reg[0]_i_4_n_2 ;
  wire \current_rate_3_reg[0]_i_4_n_3 ;
  wire \current_rate_3_reg[0]_i_6_n_0 ;
  wire \current_rate_3_reg[0]_i_6_n_1 ;
  wire \current_rate_3_reg[0]_i_6_n_2 ;
  wire \current_rate_3_reg[0]_i_6_n_3 ;
  wire \current_rate_3_reg[12]_i_1_n_0 ;
  wire \current_rate_3_reg[12]_i_1_n_1 ;
  wire \current_rate_3_reg[12]_i_1_n_2 ;
  wire \current_rate_3_reg[12]_i_1_n_3 ;
  wire \current_rate_3_reg[12]_i_1_n_4 ;
  wire \current_rate_3_reg[12]_i_1_n_5 ;
  wire \current_rate_3_reg[12]_i_1_n_6 ;
  wire \current_rate_3_reg[12]_i_1_n_7 ;
  wire \current_rate_3_reg[16]_i_1_n_0 ;
  wire \current_rate_3_reg[16]_i_1_n_1 ;
  wire \current_rate_3_reg[16]_i_1_n_2 ;
  wire \current_rate_3_reg[16]_i_1_n_3 ;
  wire \current_rate_3_reg[16]_i_1_n_4 ;
  wire \current_rate_3_reg[16]_i_1_n_5 ;
  wire \current_rate_3_reg[16]_i_1_n_6 ;
  wire \current_rate_3_reg[16]_i_1_n_7 ;
  wire \current_rate_3_reg[20]_i_1_n_0 ;
  wire \current_rate_3_reg[20]_i_1_n_1 ;
  wire \current_rate_3_reg[20]_i_1_n_2 ;
  wire \current_rate_3_reg[20]_i_1_n_3 ;
  wire \current_rate_3_reg[20]_i_1_n_4 ;
  wire \current_rate_3_reg[20]_i_1_n_5 ;
  wire \current_rate_3_reg[20]_i_1_n_6 ;
  wire \current_rate_3_reg[20]_i_1_n_7 ;
  wire \current_rate_3_reg[24]_i_1_n_0 ;
  wire \current_rate_3_reg[24]_i_1_n_1 ;
  wire \current_rate_3_reg[24]_i_1_n_2 ;
  wire \current_rate_3_reg[24]_i_1_n_3 ;
  wire \current_rate_3_reg[24]_i_1_n_4 ;
  wire \current_rate_3_reg[24]_i_1_n_5 ;
  wire \current_rate_3_reg[24]_i_1_n_6 ;
  wire \current_rate_3_reg[24]_i_1_n_7 ;
  wire \current_rate_3_reg[28]_i_1_n_1 ;
  wire \current_rate_3_reg[28]_i_1_n_2 ;
  wire \current_rate_3_reg[28]_i_1_n_3 ;
  wire \current_rate_3_reg[28]_i_1_n_4 ;
  wire \current_rate_3_reg[28]_i_1_n_5 ;
  wire \current_rate_3_reg[28]_i_1_n_6 ;
  wire \current_rate_3_reg[28]_i_1_n_7 ;
  wire \current_rate_3_reg[4]_i_1_n_0 ;
  wire \current_rate_3_reg[4]_i_1_n_1 ;
  wire \current_rate_3_reg[4]_i_1_n_2 ;
  wire \current_rate_3_reg[4]_i_1_n_3 ;
  wire \current_rate_3_reg[4]_i_1_n_4 ;
  wire \current_rate_3_reg[4]_i_1_n_5 ;
  wire \current_rate_3_reg[4]_i_1_n_6 ;
  wire \current_rate_3_reg[4]_i_1_n_7 ;
  wire \current_rate_3_reg[8]_i_1_n_0 ;
  wire \current_rate_3_reg[8]_i_1_n_1 ;
  wire \current_rate_3_reg[8]_i_1_n_2 ;
  wire \current_rate_3_reg[8]_i_1_n_3 ;
  wire \current_rate_3_reg[8]_i_1_n_4 ;
  wire \current_rate_3_reg[8]_i_1_n_5 ;
  wire \current_rate_3_reg[8]_i_1_n_6 ;
  wire \current_rate_3_reg[8]_i_1_n_7 ;
  wire current_rate_4;
  wire \current_rate_4[0]_i_10_n_0 ;
  wire \current_rate_4[0]_i_11_n_0 ;
  wire \current_rate_4[0]_i_12_n_0 ;
  wire \current_rate_4[0]_i_13_n_0 ;
  wire \current_rate_4[0]_i_14_n_0 ;
  wire \current_rate_4[0]_i_15_n_0 ;
  wire \current_rate_4[0]_i_16_n_0 ;
  wire \current_rate_4[0]_i_17_n_0 ;
  wire \current_rate_4[0]_i_19_n_0 ;
  wire \current_rate_4[0]_i_20_n_0 ;
  wire \current_rate_4[0]_i_21_n_0 ;
  wire \current_rate_4[0]_i_22_n_0 ;
  wire \current_rate_4[0]_i_23_n_0 ;
  wire \current_rate_4[0]_i_5_n_0 ;
  wire \current_rate_4[0]_i_7_n_0 ;
  wire \current_rate_4[0]_i_8_n_0 ;
  wire \current_rate_4[0]_i_9_n_0 ;
  wire [31:0]current_rate_4_reg;
  wire \current_rate_4_reg[0]_i_18_n_0 ;
  wire \current_rate_4_reg[0]_i_18_n_1 ;
  wire \current_rate_4_reg[0]_i_18_n_2 ;
  wire \current_rate_4_reg[0]_i_18_n_3 ;
  wire \current_rate_4_reg[0]_i_24_n_2 ;
  wire \current_rate_4_reg[0]_i_24_n_3 ;
  wire \current_rate_4_reg[0]_i_25_n_0 ;
  wire \current_rate_4_reg[0]_i_25_n_1 ;
  wire \current_rate_4_reg[0]_i_25_n_2 ;
  wire \current_rate_4_reg[0]_i_25_n_3 ;
  wire \current_rate_4_reg[0]_i_26_n_0 ;
  wire \current_rate_4_reg[0]_i_26_n_1 ;
  wire \current_rate_4_reg[0]_i_26_n_2 ;
  wire \current_rate_4_reg[0]_i_26_n_3 ;
  wire \current_rate_4_reg[0]_i_27_n_0 ;
  wire \current_rate_4_reg[0]_i_27_n_1 ;
  wire \current_rate_4_reg[0]_i_27_n_2 ;
  wire \current_rate_4_reg[0]_i_27_n_3 ;
  wire \current_rate_4_reg[0]_i_28_n_0 ;
  wire \current_rate_4_reg[0]_i_28_n_1 ;
  wire \current_rate_4_reg[0]_i_28_n_2 ;
  wire \current_rate_4_reg[0]_i_28_n_3 ;
  wire \current_rate_4_reg[0]_i_29_n_0 ;
  wire \current_rate_4_reg[0]_i_29_n_1 ;
  wire \current_rate_4_reg[0]_i_29_n_2 ;
  wire \current_rate_4_reg[0]_i_29_n_3 ;
  wire \current_rate_4_reg[0]_i_30_n_0 ;
  wire \current_rate_4_reg[0]_i_30_n_1 ;
  wire \current_rate_4_reg[0]_i_30_n_2 ;
  wire \current_rate_4_reg[0]_i_30_n_3 ;
  wire \current_rate_4_reg[0]_i_3_n_0 ;
  wire \current_rate_4_reg[0]_i_3_n_1 ;
  wire \current_rate_4_reg[0]_i_3_n_2 ;
  wire \current_rate_4_reg[0]_i_3_n_3 ;
  wire \current_rate_4_reg[0]_i_3_n_4 ;
  wire \current_rate_4_reg[0]_i_3_n_5 ;
  wire \current_rate_4_reg[0]_i_3_n_6 ;
  wire \current_rate_4_reg[0]_i_3_n_7 ;
  wire \current_rate_4_reg[0]_i_4_n_1 ;
  wire \current_rate_4_reg[0]_i_4_n_2 ;
  wire \current_rate_4_reg[0]_i_4_n_3 ;
  wire \current_rate_4_reg[0]_i_6_n_0 ;
  wire \current_rate_4_reg[0]_i_6_n_1 ;
  wire \current_rate_4_reg[0]_i_6_n_2 ;
  wire \current_rate_4_reg[0]_i_6_n_3 ;
  wire \current_rate_4_reg[12]_i_1_n_0 ;
  wire \current_rate_4_reg[12]_i_1_n_1 ;
  wire \current_rate_4_reg[12]_i_1_n_2 ;
  wire \current_rate_4_reg[12]_i_1_n_3 ;
  wire \current_rate_4_reg[12]_i_1_n_4 ;
  wire \current_rate_4_reg[12]_i_1_n_5 ;
  wire \current_rate_4_reg[12]_i_1_n_6 ;
  wire \current_rate_4_reg[12]_i_1_n_7 ;
  wire \current_rate_4_reg[16]_i_1_n_0 ;
  wire \current_rate_4_reg[16]_i_1_n_1 ;
  wire \current_rate_4_reg[16]_i_1_n_2 ;
  wire \current_rate_4_reg[16]_i_1_n_3 ;
  wire \current_rate_4_reg[16]_i_1_n_4 ;
  wire \current_rate_4_reg[16]_i_1_n_5 ;
  wire \current_rate_4_reg[16]_i_1_n_6 ;
  wire \current_rate_4_reg[16]_i_1_n_7 ;
  wire \current_rate_4_reg[20]_i_1_n_0 ;
  wire \current_rate_4_reg[20]_i_1_n_1 ;
  wire \current_rate_4_reg[20]_i_1_n_2 ;
  wire \current_rate_4_reg[20]_i_1_n_3 ;
  wire \current_rate_4_reg[20]_i_1_n_4 ;
  wire \current_rate_4_reg[20]_i_1_n_5 ;
  wire \current_rate_4_reg[20]_i_1_n_6 ;
  wire \current_rate_4_reg[20]_i_1_n_7 ;
  wire \current_rate_4_reg[24]_i_1_n_0 ;
  wire \current_rate_4_reg[24]_i_1_n_1 ;
  wire \current_rate_4_reg[24]_i_1_n_2 ;
  wire \current_rate_4_reg[24]_i_1_n_3 ;
  wire \current_rate_4_reg[24]_i_1_n_4 ;
  wire \current_rate_4_reg[24]_i_1_n_5 ;
  wire \current_rate_4_reg[24]_i_1_n_6 ;
  wire \current_rate_4_reg[24]_i_1_n_7 ;
  wire \current_rate_4_reg[28]_i_1_n_1 ;
  wire \current_rate_4_reg[28]_i_1_n_2 ;
  wire \current_rate_4_reg[28]_i_1_n_3 ;
  wire \current_rate_4_reg[28]_i_1_n_4 ;
  wire \current_rate_4_reg[28]_i_1_n_5 ;
  wire \current_rate_4_reg[28]_i_1_n_6 ;
  wire \current_rate_4_reg[28]_i_1_n_7 ;
  wire \current_rate_4_reg[4]_i_1_n_0 ;
  wire \current_rate_4_reg[4]_i_1_n_1 ;
  wire \current_rate_4_reg[4]_i_1_n_2 ;
  wire \current_rate_4_reg[4]_i_1_n_3 ;
  wire \current_rate_4_reg[4]_i_1_n_4 ;
  wire \current_rate_4_reg[4]_i_1_n_5 ;
  wire \current_rate_4_reg[4]_i_1_n_6 ;
  wire \current_rate_4_reg[4]_i_1_n_7 ;
  wire \current_rate_4_reg[8]_i_1_n_0 ;
  wire \current_rate_4_reg[8]_i_1_n_1 ;
  wire \current_rate_4_reg[8]_i_1_n_2 ;
  wire \current_rate_4_reg[8]_i_1_n_3 ;
  wire \current_rate_4_reg[8]_i_1_n_4 ;
  wire \current_rate_4_reg[8]_i_1_n_5 ;
  wire \current_rate_4_reg[8]_i_1_n_6 ;
  wire \current_rate_4_reg[8]_i_1_n_7 ;
  wire current_rate_5;
  wire \current_rate_5[0]_i_10_n_0 ;
  wire \current_rate_5[0]_i_11_n_0 ;
  wire \current_rate_5[0]_i_12_n_0 ;
  wire \current_rate_5[0]_i_13_n_0 ;
  wire \current_rate_5[0]_i_14_n_0 ;
  wire \current_rate_5[0]_i_15_n_0 ;
  wire \current_rate_5[0]_i_16_n_0 ;
  wire \current_rate_5[0]_i_17_n_0 ;
  wire \current_rate_5[0]_i_19_n_0 ;
  wire \current_rate_5[0]_i_20_n_0 ;
  wire \current_rate_5[0]_i_21_n_0 ;
  wire \current_rate_5[0]_i_22_n_0 ;
  wire \current_rate_5[0]_i_23_n_0 ;
  wire \current_rate_5[0]_i_5_n_0 ;
  wire \current_rate_5[0]_i_7_n_0 ;
  wire \current_rate_5[0]_i_8_n_0 ;
  wire \current_rate_5[0]_i_9_n_0 ;
  wire [31:0]current_rate_5_reg;
  wire \current_rate_5_reg[0]_i_18_n_0 ;
  wire \current_rate_5_reg[0]_i_18_n_1 ;
  wire \current_rate_5_reg[0]_i_18_n_2 ;
  wire \current_rate_5_reg[0]_i_18_n_3 ;
  wire \current_rate_5_reg[0]_i_24_n_2 ;
  wire \current_rate_5_reg[0]_i_24_n_3 ;
  wire \current_rate_5_reg[0]_i_25_n_0 ;
  wire \current_rate_5_reg[0]_i_25_n_1 ;
  wire \current_rate_5_reg[0]_i_25_n_2 ;
  wire \current_rate_5_reg[0]_i_25_n_3 ;
  wire \current_rate_5_reg[0]_i_26_n_0 ;
  wire \current_rate_5_reg[0]_i_26_n_1 ;
  wire \current_rate_5_reg[0]_i_26_n_2 ;
  wire \current_rate_5_reg[0]_i_26_n_3 ;
  wire \current_rate_5_reg[0]_i_27_n_0 ;
  wire \current_rate_5_reg[0]_i_27_n_1 ;
  wire \current_rate_5_reg[0]_i_27_n_2 ;
  wire \current_rate_5_reg[0]_i_27_n_3 ;
  wire \current_rate_5_reg[0]_i_28_n_0 ;
  wire \current_rate_5_reg[0]_i_28_n_1 ;
  wire \current_rate_5_reg[0]_i_28_n_2 ;
  wire \current_rate_5_reg[0]_i_28_n_3 ;
  wire \current_rate_5_reg[0]_i_29_n_0 ;
  wire \current_rate_5_reg[0]_i_29_n_1 ;
  wire \current_rate_5_reg[0]_i_29_n_2 ;
  wire \current_rate_5_reg[0]_i_29_n_3 ;
  wire \current_rate_5_reg[0]_i_30_n_0 ;
  wire \current_rate_5_reg[0]_i_30_n_1 ;
  wire \current_rate_5_reg[0]_i_30_n_2 ;
  wire \current_rate_5_reg[0]_i_30_n_3 ;
  wire \current_rate_5_reg[0]_i_3_n_0 ;
  wire \current_rate_5_reg[0]_i_3_n_1 ;
  wire \current_rate_5_reg[0]_i_3_n_2 ;
  wire \current_rate_5_reg[0]_i_3_n_3 ;
  wire \current_rate_5_reg[0]_i_3_n_4 ;
  wire \current_rate_5_reg[0]_i_3_n_5 ;
  wire \current_rate_5_reg[0]_i_3_n_6 ;
  wire \current_rate_5_reg[0]_i_3_n_7 ;
  wire \current_rate_5_reg[0]_i_4_n_1 ;
  wire \current_rate_5_reg[0]_i_4_n_2 ;
  wire \current_rate_5_reg[0]_i_4_n_3 ;
  wire \current_rate_5_reg[0]_i_6_n_0 ;
  wire \current_rate_5_reg[0]_i_6_n_1 ;
  wire \current_rate_5_reg[0]_i_6_n_2 ;
  wire \current_rate_5_reg[0]_i_6_n_3 ;
  wire \current_rate_5_reg[12]_i_1_n_0 ;
  wire \current_rate_5_reg[12]_i_1_n_1 ;
  wire \current_rate_5_reg[12]_i_1_n_2 ;
  wire \current_rate_5_reg[12]_i_1_n_3 ;
  wire \current_rate_5_reg[12]_i_1_n_4 ;
  wire \current_rate_5_reg[12]_i_1_n_5 ;
  wire \current_rate_5_reg[12]_i_1_n_6 ;
  wire \current_rate_5_reg[12]_i_1_n_7 ;
  wire \current_rate_5_reg[16]_i_1_n_0 ;
  wire \current_rate_5_reg[16]_i_1_n_1 ;
  wire \current_rate_5_reg[16]_i_1_n_2 ;
  wire \current_rate_5_reg[16]_i_1_n_3 ;
  wire \current_rate_5_reg[16]_i_1_n_4 ;
  wire \current_rate_5_reg[16]_i_1_n_5 ;
  wire \current_rate_5_reg[16]_i_1_n_6 ;
  wire \current_rate_5_reg[16]_i_1_n_7 ;
  wire \current_rate_5_reg[20]_i_1_n_0 ;
  wire \current_rate_5_reg[20]_i_1_n_1 ;
  wire \current_rate_5_reg[20]_i_1_n_2 ;
  wire \current_rate_5_reg[20]_i_1_n_3 ;
  wire \current_rate_5_reg[20]_i_1_n_4 ;
  wire \current_rate_5_reg[20]_i_1_n_5 ;
  wire \current_rate_5_reg[20]_i_1_n_6 ;
  wire \current_rate_5_reg[20]_i_1_n_7 ;
  wire \current_rate_5_reg[24]_i_1_n_0 ;
  wire \current_rate_5_reg[24]_i_1_n_1 ;
  wire \current_rate_5_reg[24]_i_1_n_2 ;
  wire \current_rate_5_reg[24]_i_1_n_3 ;
  wire \current_rate_5_reg[24]_i_1_n_4 ;
  wire \current_rate_5_reg[24]_i_1_n_5 ;
  wire \current_rate_5_reg[24]_i_1_n_6 ;
  wire \current_rate_5_reg[24]_i_1_n_7 ;
  wire \current_rate_5_reg[28]_i_1_n_1 ;
  wire \current_rate_5_reg[28]_i_1_n_2 ;
  wire \current_rate_5_reg[28]_i_1_n_3 ;
  wire \current_rate_5_reg[28]_i_1_n_4 ;
  wire \current_rate_5_reg[28]_i_1_n_5 ;
  wire \current_rate_5_reg[28]_i_1_n_6 ;
  wire \current_rate_5_reg[28]_i_1_n_7 ;
  wire \current_rate_5_reg[4]_i_1_n_0 ;
  wire \current_rate_5_reg[4]_i_1_n_1 ;
  wire \current_rate_5_reg[4]_i_1_n_2 ;
  wire \current_rate_5_reg[4]_i_1_n_3 ;
  wire \current_rate_5_reg[4]_i_1_n_4 ;
  wire \current_rate_5_reg[4]_i_1_n_5 ;
  wire \current_rate_5_reg[4]_i_1_n_6 ;
  wire \current_rate_5_reg[4]_i_1_n_7 ;
  wire \current_rate_5_reg[8]_i_1_n_0 ;
  wire \current_rate_5_reg[8]_i_1_n_1 ;
  wire \current_rate_5_reg[8]_i_1_n_2 ;
  wire \current_rate_5_reg[8]_i_1_n_3 ;
  wire \current_rate_5_reg[8]_i_1_n_4 ;
  wire \current_rate_5_reg[8]_i_1_n_5 ;
  wire \current_rate_5_reg[8]_i_1_n_6 ;
  wire \current_rate_5_reg[8]_i_1_n_7 ;
  wire current_rate_6;
  wire \current_rate_6[0]_i_10_n_0 ;
  wire \current_rate_6[0]_i_11_n_0 ;
  wire \current_rate_6[0]_i_12_n_0 ;
  wire \current_rate_6[0]_i_13_n_0 ;
  wire \current_rate_6[0]_i_14_n_0 ;
  wire \current_rate_6[0]_i_15_n_0 ;
  wire \current_rate_6[0]_i_16_n_0 ;
  wire \current_rate_6[0]_i_17_n_0 ;
  wire \current_rate_6[0]_i_19_n_0 ;
  wire \current_rate_6[0]_i_20_n_0 ;
  wire \current_rate_6[0]_i_21_n_0 ;
  wire \current_rate_6[0]_i_22_n_0 ;
  wire \current_rate_6[0]_i_23_n_0 ;
  wire \current_rate_6[0]_i_5_n_0 ;
  wire \current_rate_6[0]_i_7_n_0 ;
  wire \current_rate_6[0]_i_8_n_0 ;
  wire \current_rate_6[0]_i_9_n_0 ;
  wire [31:0]current_rate_6_reg;
  wire \current_rate_6_reg[0]_i_18_n_0 ;
  wire \current_rate_6_reg[0]_i_18_n_1 ;
  wire \current_rate_6_reg[0]_i_18_n_2 ;
  wire \current_rate_6_reg[0]_i_18_n_3 ;
  wire \current_rate_6_reg[0]_i_24_n_2 ;
  wire \current_rate_6_reg[0]_i_24_n_3 ;
  wire \current_rate_6_reg[0]_i_25_n_0 ;
  wire \current_rate_6_reg[0]_i_25_n_1 ;
  wire \current_rate_6_reg[0]_i_25_n_2 ;
  wire \current_rate_6_reg[0]_i_25_n_3 ;
  wire \current_rate_6_reg[0]_i_26_n_0 ;
  wire \current_rate_6_reg[0]_i_26_n_1 ;
  wire \current_rate_6_reg[0]_i_26_n_2 ;
  wire \current_rate_6_reg[0]_i_26_n_3 ;
  wire \current_rate_6_reg[0]_i_27_n_0 ;
  wire \current_rate_6_reg[0]_i_27_n_1 ;
  wire \current_rate_6_reg[0]_i_27_n_2 ;
  wire \current_rate_6_reg[0]_i_27_n_3 ;
  wire \current_rate_6_reg[0]_i_28_n_0 ;
  wire \current_rate_6_reg[0]_i_28_n_1 ;
  wire \current_rate_6_reg[0]_i_28_n_2 ;
  wire \current_rate_6_reg[0]_i_28_n_3 ;
  wire \current_rate_6_reg[0]_i_29_n_0 ;
  wire \current_rate_6_reg[0]_i_29_n_1 ;
  wire \current_rate_6_reg[0]_i_29_n_2 ;
  wire \current_rate_6_reg[0]_i_29_n_3 ;
  wire \current_rate_6_reg[0]_i_30_n_0 ;
  wire \current_rate_6_reg[0]_i_30_n_1 ;
  wire \current_rate_6_reg[0]_i_30_n_2 ;
  wire \current_rate_6_reg[0]_i_30_n_3 ;
  wire \current_rate_6_reg[0]_i_3_n_0 ;
  wire \current_rate_6_reg[0]_i_3_n_1 ;
  wire \current_rate_6_reg[0]_i_3_n_2 ;
  wire \current_rate_6_reg[0]_i_3_n_3 ;
  wire \current_rate_6_reg[0]_i_3_n_4 ;
  wire \current_rate_6_reg[0]_i_3_n_5 ;
  wire \current_rate_6_reg[0]_i_3_n_6 ;
  wire \current_rate_6_reg[0]_i_3_n_7 ;
  wire \current_rate_6_reg[0]_i_4_n_1 ;
  wire \current_rate_6_reg[0]_i_4_n_2 ;
  wire \current_rate_6_reg[0]_i_4_n_3 ;
  wire \current_rate_6_reg[0]_i_6_n_0 ;
  wire \current_rate_6_reg[0]_i_6_n_1 ;
  wire \current_rate_6_reg[0]_i_6_n_2 ;
  wire \current_rate_6_reg[0]_i_6_n_3 ;
  wire \current_rate_6_reg[12]_i_1_n_0 ;
  wire \current_rate_6_reg[12]_i_1_n_1 ;
  wire \current_rate_6_reg[12]_i_1_n_2 ;
  wire \current_rate_6_reg[12]_i_1_n_3 ;
  wire \current_rate_6_reg[12]_i_1_n_4 ;
  wire \current_rate_6_reg[12]_i_1_n_5 ;
  wire \current_rate_6_reg[12]_i_1_n_6 ;
  wire \current_rate_6_reg[12]_i_1_n_7 ;
  wire \current_rate_6_reg[16]_i_1_n_0 ;
  wire \current_rate_6_reg[16]_i_1_n_1 ;
  wire \current_rate_6_reg[16]_i_1_n_2 ;
  wire \current_rate_6_reg[16]_i_1_n_3 ;
  wire \current_rate_6_reg[16]_i_1_n_4 ;
  wire \current_rate_6_reg[16]_i_1_n_5 ;
  wire \current_rate_6_reg[16]_i_1_n_6 ;
  wire \current_rate_6_reg[16]_i_1_n_7 ;
  wire \current_rate_6_reg[20]_i_1_n_0 ;
  wire \current_rate_6_reg[20]_i_1_n_1 ;
  wire \current_rate_6_reg[20]_i_1_n_2 ;
  wire \current_rate_6_reg[20]_i_1_n_3 ;
  wire \current_rate_6_reg[20]_i_1_n_4 ;
  wire \current_rate_6_reg[20]_i_1_n_5 ;
  wire \current_rate_6_reg[20]_i_1_n_6 ;
  wire \current_rate_6_reg[20]_i_1_n_7 ;
  wire \current_rate_6_reg[24]_i_1_n_0 ;
  wire \current_rate_6_reg[24]_i_1_n_1 ;
  wire \current_rate_6_reg[24]_i_1_n_2 ;
  wire \current_rate_6_reg[24]_i_1_n_3 ;
  wire \current_rate_6_reg[24]_i_1_n_4 ;
  wire \current_rate_6_reg[24]_i_1_n_5 ;
  wire \current_rate_6_reg[24]_i_1_n_6 ;
  wire \current_rate_6_reg[24]_i_1_n_7 ;
  wire \current_rate_6_reg[28]_i_1_n_1 ;
  wire \current_rate_6_reg[28]_i_1_n_2 ;
  wire \current_rate_6_reg[28]_i_1_n_3 ;
  wire \current_rate_6_reg[28]_i_1_n_4 ;
  wire \current_rate_6_reg[28]_i_1_n_5 ;
  wire \current_rate_6_reg[28]_i_1_n_6 ;
  wire \current_rate_6_reg[28]_i_1_n_7 ;
  wire \current_rate_6_reg[4]_i_1_n_0 ;
  wire \current_rate_6_reg[4]_i_1_n_1 ;
  wire \current_rate_6_reg[4]_i_1_n_2 ;
  wire \current_rate_6_reg[4]_i_1_n_3 ;
  wire \current_rate_6_reg[4]_i_1_n_4 ;
  wire \current_rate_6_reg[4]_i_1_n_5 ;
  wire \current_rate_6_reg[4]_i_1_n_6 ;
  wire \current_rate_6_reg[4]_i_1_n_7 ;
  wire \current_rate_6_reg[8]_i_1_n_0 ;
  wire \current_rate_6_reg[8]_i_1_n_1 ;
  wire \current_rate_6_reg[8]_i_1_n_2 ;
  wire \current_rate_6_reg[8]_i_1_n_3 ;
  wire \current_rate_6_reg[8]_i_1_n_4 ;
  wire \current_rate_6_reg[8]_i_1_n_5 ;
  wire \current_rate_6_reg[8]_i_1_n_6 ;
  wire \current_rate_6_reg[8]_i_1_n_7 ;
  wire current_rate_7;
  wire \current_rate_7[0]_i_4_n_0 ;
  wire [31:0]current_rate_7_reg;
  wire \current_rate_7_reg[0]_i_3_n_0 ;
  wire \current_rate_7_reg[0]_i_3_n_1 ;
  wire \current_rate_7_reg[0]_i_3_n_2 ;
  wire \current_rate_7_reg[0]_i_3_n_3 ;
  wire \current_rate_7_reg[0]_i_3_n_4 ;
  wire \current_rate_7_reg[0]_i_3_n_5 ;
  wire \current_rate_7_reg[0]_i_3_n_6 ;
  wire \current_rate_7_reg[0]_i_3_n_7 ;
  wire \current_rate_7_reg[12]_i_1_n_0 ;
  wire \current_rate_7_reg[12]_i_1_n_1 ;
  wire \current_rate_7_reg[12]_i_1_n_2 ;
  wire \current_rate_7_reg[12]_i_1_n_3 ;
  wire \current_rate_7_reg[12]_i_1_n_4 ;
  wire \current_rate_7_reg[12]_i_1_n_5 ;
  wire \current_rate_7_reg[12]_i_1_n_6 ;
  wire \current_rate_7_reg[12]_i_1_n_7 ;
  wire \current_rate_7_reg[16]_i_1_n_0 ;
  wire \current_rate_7_reg[16]_i_1_n_1 ;
  wire \current_rate_7_reg[16]_i_1_n_2 ;
  wire \current_rate_7_reg[16]_i_1_n_3 ;
  wire \current_rate_7_reg[16]_i_1_n_4 ;
  wire \current_rate_7_reg[16]_i_1_n_5 ;
  wire \current_rate_7_reg[16]_i_1_n_6 ;
  wire \current_rate_7_reg[16]_i_1_n_7 ;
  wire \current_rate_7_reg[20]_i_1_n_0 ;
  wire \current_rate_7_reg[20]_i_1_n_1 ;
  wire \current_rate_7_reg[20]_i_1_n_2 ;
  wire \current_rate_7_reg[20]_i_1_n_3 ;
  wire \current_rate_7_reg[20]_i_1_n_4 ;
  wire \current_rate_7_reg[20]_i_1_n_5 ;
  wire \current_rate_7_reg[20]_i_1_n_6 ;
  wire \current_rate_7_reg[20]_i_1_n_7 ;
  wire \current_rate_7_reg[24]_i_1_n_0 ;
  wire \current_rate_7_reg[24]_i_1_n_1 ;
  wire \current_rate_7_reg[24]_i_1_n_2 ;
  wire \current_rate_7_reg[24]_i_1_n_3 ;
  wire \current_rate_7_reg[24]_i_1_n_4 ;
  wire \current_rate_7_reg[24]_i_1_n_5 ;
  wire \current_rate_7_reg[24]_i_1_n_6 ;
  wire \current_rate_7_reg[24]_i_1_n_7 ;
  wire \current_rate_7_reg[28]_i_1_n_1 ;
  wire \current_rate_7_reg[28]_i_1_n_2 ;
  wire \current_rate_7_reg[28]_i_1_n_3 ;
  wire \current_rate_7_reg[28]_i_1_n_4 ;
  wire \current_rate_7_reg[28]_i_1_n_5 ;
  wire \current_rate_7_reg[28]_i_1_n_6 ;
  wire \current_rate_7_reg[28]_i_1_n_7 ;
  wire \current_rate_7_reg[4]_i_1_n_0 ;
  wire \current_rate_7_reg[4]_i_1_n_1 ;
  wire \current_rate_7_reg[4]_i_1_n_2 ;
  wire \current_rate_7_reg[4]_i_1_n_3 ;
  wire \current_rate_7_reg[4]_i_1_n_4 ;
  wire \current_rate_7_reg[4]_i_1_n_5 ;
  wire \current_rate_7_reg[4]_i_1_n_6 ;
  wire \current_rate_7_reg[4]_i_1_n_7 ;
  wire \current_rate_7_reg[8]_i_1_n_0 ;
  wire \current_rate_7_reg[8]_i_1_n_1 ;
  wire \current_rate_7_reg[8]_i_1_n_2 ;
  wire \current_rate_7_reg[8]_i_1_n_3 ;
  wire \current_rate_7_reg[8]_i_1_n_4 ;
  wire \current_rate_7_reg[8]_i_1_n_5 ;
  wire \current_rate_7_reg[8]_i_1_n_6 ;
  wire \current_rate_7_reg[8]_i_1_n_7 ;
  wire current_rate_8;
  wire \current_rate_8[0]_i_10_n_0 ;
  wire \current_rate_8[0]_i_11_n_0 ;
  wire \current_rate_8[0]_i_12_n_0 ;
  wire \current_rate_8[0]_i_13_n_0 ;
  wire \current_rate_8[0]_i_14_n_0 ;
  wire \current_rate_8[0]_i_15_n_0 ;
  wire \current_rate_8[0]_i_16_n_0 ;
  wire \current_rate_8[0]_i_17_n_0 ;
  wire \current_rate_8[0]_i_19_n_0 ;
  wire \current_rate_8[0]_i_20_n_0 ;
  wire \current_rate_8[0]_i_21_n_0 ;
  wire \current_rate_8[0]_i_22_n_0 ;
  wire \current_rate_8[0]_i_23_n_0 ;
  wire \current_rate_8[0]_i_5_n_0 ;
  wire \current_rate_8[0]_i_7_n_0 ;
  wire \current_rate_8[0]_i_8_n_0 ;
  wire \current_rate_8[0]_i_9_n_0 ;
  wire [31:0]current_rate_8_reg;
  wire \current_rate_8_reg[0]_i_18_n_0 ;
  wire \current_rate_8_reg[0]_i_18_n_1 ;
  wire \current_rate_8_reg[0]_i_18_n_2 ;
  wire \current_rate_8_reg[0]_i_18_n_3 ;
  wire \current_rate_8_reg[0]_i_24_n_2 ;
  wire \current_rate_8_reg[0]_i_24_n_3 ;
  wire \current_rate_8_reg[0]_i_25_n_0 ;
  wire \current_rate_8_reg[0]_i_25_n_1 ;
  wire \current_rate_8_reg[0]_i_25_n_2 ;
  wire \current_rate_8_reg[0]_i_25_n_3 ;
  wire \current_rate_8_reg[0]_i_26_n_0 ;
  wire \current_rate_8_reg[0]_i_26_n_1 ;
  wire \current_rate_8_reg[0]_i_26_n_2 ;
  wire \current_rate_8_reg[0]_i_26_n_3 ;
  wire \current_rate_8_reg[0]_i_27_n_0 ;
  wire \current_rate_8_reg[0]_i_27_n_1 ;
  wire \current_rate_8_reg[0]_i_27_n_2 ;
  wire \current_rate_8_reg[0]_i_27_n_3 ;
  wire \current_rate_8_reg[0]_i_28_n_0 ;
  wire \current_rate_8_reg[0]_i_28_n_1 ;
  wire \current_rate_8_reg[0]_i_28_n_2 ;
  wire \current_rate_8_reg[0]_i_28_n_3 ;
  wire \current_rate_8_reg[0]_i_29_n_0 ;
  wire \current_rate_8_reg[0]_i_29_n_1 ;
  wire \current_rate_8_reg[0]_i_29_n_2 ;
  wire \current_rate_8_reg[0]_i_29_n_3 ;
  wire \current_rate_8_reg[0]_i_30_n_0 ;
  wire \current_rate_8_reg[0]_i_30_n_1 ;
  wire \current_rate_8_reg[0]_i_30_n_2 ;
  wire \current_rate_8_reg[0]_i_30_n_3 ;
  wire \current_rate_8_reg[0]_i_3_n_0 ;
  wire \current_rate_8_reg[0]_i_3_n_1 ;
  wire \current_rate_8_reg[0]_i_3_n_2 ;
  wire \current_rate_8_reg[0]_i_3_n_3 ;
  wire \current_rate_8_reg[0]_i_3_n_4 ;
  wire \current_rate_8_reg[0]_i_3_n_5 ;
  wire \current_rate_8_reg[0]_i_3_n_6 ;
  wire \current_rate_8_reg[0]_i_3_n_7 ;
  wire \current_rate_8_reg[0]_i_4_n_1 ;
  wire \current_rate_8_reg[0]_i_4_n_2 ;
  wire \current_rate_8_reg[0]_i_4_n_3 ;
  wire \current_rate_8_reg[0]_i_6_n_0 ;
  wire \current_rate_8_reg[0]_i_6_n_1 ;
  wire \current_rate_8_reg[0]_i_6_n_2 ;
  wire \current_rate_8_reg[0]_i_6_n_3 ;
  wire \current_rate_8_reg[12]_i_1_n_0 ;
  wire \current_rate_8_reg[12]_i_1_n_1 ;
  wire \current_rate_8_reg[12]_i_1_n_2 ;
  wire \current_rate_8_reg[12]_i_1_n_3 ;
  wire \current_rate_8_reg[12]_i_1_n_4 ;
  wire \current_rate_8_reg[12]_i_1_n_5 ;
  wire \current_rate_8_reg[12]_i_1_n_6 ;
  wire \current_rate_8_reg[12]_i_1_n_7 ;
  wire \current_rate_8_reg[16]_i_1_n_0 ;
  wire \current_rate_8_reg[16]_i_1_n_1 ;
  wire \current_rate_8_reg[16]_i_1_n_2 ;
  wire \current_rate_8_reg[16]_i_1_n_3 ;
  wire \current_rate_8_reg[16]_i_1_n_4 ;
  wire \current_rate_8_reg[16]_i_1_n_5 ;
  wire \current_rate_8_reg[16]_i_1_n_6 ;
  wire \current_rate_8_reg[16]_i_1_n_7 ;
  wire \current_rate_8_reg[20]_i_1_n_0 ;
  wire \current_rate_8_reg[20]_i_1_n_1 ;
  wire \current_rate_8_reg[20]_i_1_n_2 ;
  wire \current_rate_8_reg[20]_i_1_n_3 ;
  wire \current_rate_8_reg[20]_i_1_n_4 ;
  wire \current_rate_8_reg[20]_i_1_n_5 ;
  wire \current_rate_8_reg[20]_i_1_n_6 ;
  wire \current_rate_8_reg[20]_i_1_n_7 ;
  wire \current_rate_8_reg[24]_i_1_n_0 ;
  wire \current_rate_8_reg[24]_i_1_n_1 ;
  wire \current_rate_8_reg[24]_i_1_n_2 ;
  wire \current_rate_8_reg[24]_i_1_n_3 ;
  wire \current_rate_8_reg[24]_i_1_n_4 ;
  wire \current_rate_8_reg[24]_i_1_n_5 ;
  wire \current_rate_8_reg[24]_i_1_n_6 ;
  wire \current_rate_8_reg[24]_i_1_n_7 ;
  wire \current_rate_8_reg[28]_i_1_n_1 ;
  wire \current_rate_8_reg[28]_i_1_n_2 ;
  wire \current_rate_8_reg[28]_i_1_n_3 ;
  wire \current_rate_8_reg[28]_i_1_n_4 ;
  wire \current_rate_8_reg[28]_i_1_n_5 ;
  wire \current_rate_8_reg[28]_i_1_n_6 ;
  wire \current_rate_8_reg[28]_i_1_n_7 ;
  wire \current_rate_8_reg[4]_i_1_n_0 ;
  wire \current_rate_8_reg[4]_i_1_n_1 ;
  wire \current_rate_8_reg[4]_i_1_n_2 ;
  wire \current_rate_8_reg[4]_i_1_n_3 ;
  wire \current_rate_8_reg[4]_i_1_n_4 ;
  wire \current_rate_8_reg[4]_i_1_n_5 ;
  wire \current_rate_8_reg[4]_i_1_n_6 ;
  wire \current_rate_8_reg[4]_i_1_n_7 ;
  wire \current_rate_8_reg[8]_i_1_n_0 ;
  wire \current_rate_8_reg[8]_i_1_n_1 ;
  wire \current_rate_8_reg[8]_i_1_n_2 ;
  wire \current_rate_8_reg[8]_i_1_n_3 ;
  wire \current_rate_8_reg[8]_i_1_n_4 ;
  wire \current_rate_8_reg[8]_i_1_n_5 ;
  wire \current_rate_8_reg[8]_i_1_n_6 ;
  wire \current_rate_8_reg[8]_i_1_n_7 ;
  wire current_rate_9;
  wire \current_rate_9[0]_i_10_n_0 ;
  wire \current_rate_9[0]_i_11_n_0 ;
  wire \current_rate_9[0]_i_12_n_0 ;
  wire \current_rate_9[0]_i_13_n_0 ;
  wire \current_rate_9[0]_i_14_n_0 ;
  wire \current_rate_9[0]_i_15_n_0 ;
  wire \current_rate_9[0]_i_16_n_0 ;
  wire \current_rate_9[0]_i_17_n_0 ;
  wire \current_rate_9[0]_i_19_n_0 ;
  wire \current_rate_9[0]_i_20_n_0 ;
  wire \current_rate_9[0]_i_21_n_0 ;
  wire \current_rate_9[0]_i_22_n_0 ;
  wire \current_rate_9[0]_i_23_n_0 ;
  wire \current_rate_9[0]_i_5_n_0 ;
  wire \current_rate_9[0]_i_7_n_0 ;
  wire \current_rate_9[0]_i_8_n_0 ;
  wire \current_rate_9[0]_i_9_n_0 ;
  wire [31:0]current_rate_9_reg;
  wire \current_rate_9_reg[0]_i_18_n_0 ;
  wire \current_rate_9_reg[0]_i_18_n_1 ;
  wire \current_rate_9_reg[0]_i_18_n_2 ;
  wire \current_rate_9_reg[0]_i_18_n_3 ;
  wire \current_rate_9_reg[0]_i_24_n_2 ;
  wire \current_rate_9_reg[0]_i_24_n_3 ;
  wire \current_rate_9_reg[0]_i_25_n_0 ;
  wire \current_rate_9_reg[0]_i_25_n_1 ;
  wire \current_rate_9_reg[0]_i_25_n_2 ;
  wire \current_rate_9_reg[0]_i_25_n_3 ;
  wire \current_rate_9_reg[0]_i_26_n_0 ;
  wire \current_rate_9_reg[0]_i_26_n_1 ;
  wire \current_rate_9_reg[0]_i_26_n_2 ;
  wire \current_rate_9_reg[0]_i_26_n_3 ;
  wire \current_rate_9_reg[0]_i_27_n_0 ;
  wire \current_rate_9_reg[0]_i_27_n_1 ;
  wire \current_rate_9_reg[0]_i_27_n_2 ;
  wire \current_rate_9_reg[0]_i_27_n_3 ;
  wire \current_rate_9_reg[0]_i_28_n_0 ;
  wire \current_rate_9_reg[0]_i_28_n_1 ;
  wire \current_rate_9_reg[0]_i_28_n_2 ;
  wire \current_rate_9_reg[0]_i_28_n_3 ;
  wire \current_rate_9_reg[0]_i_29_n_0 ;
  wire \current_rate_9_reg[0]_i_29_n_1 ;
  wire \current_rate_9_reg[0]_i_29_n_2 ;
  wire \current_rate_9_reg[0]_i_29_n_3 ;
  wire \current_rate_9_reg[0]_i_30_n_0 ;
  wire \current_rate_9_reg[0]_i_30_n_1 ;
  wire \current_rate_9_reg[0]_i_30_n_2 ;
  wire \current_rate_9_reg[0]_i_30_n_3 ;
  wire \current_rate_9_reg[0]_i_3_n_0 ;
  wire \current_rate_9_reg[0]_i_3_n_1 ;
  wire \current_rate_9_reg[0]_i_3_n_2 ;
  wire \current_rate_9_reg[0]_i_3_n_3 ;
  wire \current_rate_9_reg[0]_i_3_n_4 ;
  wire \current_rate_9_reg[0]_i_3_n_5 ;
  wire \current_rate_9_reg[0]_i_3_n_6 ;
  wire \current_rate_9_reg[0]_i_3_n_7 ;
  wire \current_rate_9_reg[0]_i_4_n_1 ;
  wire \current_rate_9_reg[0]_i_4_n_2 ;
  wire \current_rate_9_reg[0]_i_4_n_3 ;
  wire \current_rate_9_reg[0]_i_6_n_0 ;
  wire \current_rate_9_reg[0]_i_6_n_1 ;
  wire \current_rate_9_reg[0]_i_6_n_2 ;
  wire \current_rate_9_reg[0]_i_6_n_3 ;
  wire \current_rate_9_reg[12]_i_1_n_0 ;
  wire \current_rate_9_reg[12]_i_1_n_1 ;
  wire \current_rate_9_reg[12]_i_1_n_2 ;
  wire \current_rate_9_reg[12]_i_1_n_3 ;
  wire \current_rate_9_reg[12]_i_1_n_4 ;
  wire \current_rate_9_reg[12]_i_1_n_5 ;
  wire \current_rate_9_reg[12]_i_1_n_6 ;
  wire \current_rate_9_reg[12]_i_1_n_7 ;
  wire \current_rate_9_reg[16]_i_1_n_0 ;
  wire \current_rate_9_reg[16]_i_1_n_1 ;
  wire \current_rate_9_reg[16]_i_1_n_2 ;
  wire \current_rate_9_reg[16]_i_1_n_3 ;
  wire \current_rate_9_reg[16]_i_1_n_4 ;
  wire \current_rate_9_reg[16]_i_1_n_5 ;
  wire \current_rate_9_reg[16]_i_1_n_6 ;
  wire \current_rate_9_reg[16]_i_1_n_7 ;
  wire \current_rate_9_reg[20]_i_1_n_0 ;
  wire \current_rate_9_reg[20]_i_1_n_1 ;
  wire \current_rate_9_reg[20]_i_1_n_2 ;
  wire \current_rate_9_reg[20]_i_1_n_3 ;
  wire \current_rate_9_reg[20]_i_1_n_4 ;
  wire \current_rate_9_reg[20]_i_1_n_5 ;
  wire \current_rate_9_reg[20]_i_1_n_6 ;
  wire \current_rate_9_reg[20]_i_1_n_7 ;
  wire \current_rate_9_reg[24]_i_1_n_0 ;
  wire \current_rate_9_reg[24]_i_1_n_1 ;
  wire \current_rate_9_reg[24]_i_1_n_2 ;
  wire \current_rate_9_reg[24]_i_1_n_3 ;
  wire \current_rate_9_reg[24]_i_1_n_4 ;
  wire \current_rate_9_reg[24]_i_1_n_5 ;
  wire \current_rate_9_reg[24]_i_1_n_6 ;
  wire \current_rate_9_reg[24]_i_1_n_7 ;
  wire \current_rate_9_reg[28]_i_1_n_1 ;
  wire \current_rate_9_reg[28]_i_1_n_2 ;
  wire \current_rate_9_reg[28]_i_1_n_3 ;
  wire \current_rate_9_reg[28]_i_1_n_4 ;
  wire \current_rate_9_reg[28]_i_1_n_5 ;
  wire \current_rate_9_reg[28]_i_1_n_6 ;
  wire \current_rate_9_reg[28]_i_1_n_7 ;
  wire \current_rate_9_reg[4]_i_1_n_0 ;
  wire \current_rate_9_reg[4]_i_1_n_1 ;
  wire \current_rate_9_reg[4]_i_1_n_2 ;
  wire \current_rate_9_reg[4]_i_1_n_3 ;
  wire \current_rate_9_reg[4]_i_1_n_4 ;
  wire \current_rate_9_reg[4]_i_1_n_5 ;
  wire \current_rate_9_reg[4]_i_1_n_6 ;
  wire \current_rate_9_reg[4]_i_1_n_7 ;
  wire \current_rate_9_reg[8]_i_1_n_0 ;
  wire \current_rate_9_reg[8]_i_1_n_1 ;
  wire \current_rate_9_reg[8]_i_1_n_2 ;
  wire \current_rate_9_reg[8]_i_1_n_3 ;
  wire \current_rate_9_reg[8]_i_1_n_4 ;
  wire \current_rate_9_reg[8]_i_1_n_5 ;
  wire \current_rate_9_reg[8]_i_1_n_6 ;
  wire \current_rate_9_reg[8]_i_1_n_7 ;
  wire [31:0]current_rate_reg;
  wire \current_rate_reg[0]_i_18_n_0 ;
  wire \current_rate_reg[0]_i_18_n_1 ;
  wire \current_rate_reg[0]_i_18_n_2 ;
  wire \current_rate_reg[0]_i_18_n_3 ;
  wire \current_rate_reg[0]_i_24_n_2 ;
  wire \current_rate_reg[0]_i_24_n_3 ;
  wire \current_rate_reg[0]_i_25_n_0 ;
  wire \current_rate_reg[0]_i_25_n_1 ;
  wire \current_rate_reg[0]_i_25_n_2 ;
  wire \current_rate_reg[0]_i_25_n_3 ;
  wire \current_rate_reg[0]_i_26_n_0 ;
  wire \current_rate_reg[0]_i_26_n_1 ;
  wire \current_rate_reg[0]_i_26_n_2 ;
  wire \current_rate_reg[0]_i_26_n_3 ;
  wire \current_rate_reg[0]_i_27_n_0 ;
  wire \current_rate_reg[0]_i_27_n_1 ;
  wire \current_rate_reg[0]_i_27_n_2 ;
  wire \current_rate_reg[0]_i_27_n_3 ;
  wire \current_rate_reg[0]_i_28_n_0 ;
  wire \current_rate_reg[0]_i_28_n_1 ;
  wire \current_rate_reg[0]_i_28_n_2 ;
  wire \current_rate_reg[0]_i_28_n_3 ;
  wire \current_rate_reg[0]_i_29_n_0 ;
  wire \current_rate_reg[0]_i_29_n_1 ;
  wire \current_rate_reg[0]_i_29_n_2 ;
  wire \current_rate_reg[0]_i_29_n_3 ;
  wire \current_rate_reg[0]_i_30_n_0 ;
  wire \current_rate_reg[0]_i_30_n_1 ;
  wire \current_rate_reg[0]_i_30_n_2 ;
  wire \current_rate_reg[0]_i_30_n_3 ;
  wire \current_rate_reg[0]_i_3_n_0 ;
  wire \current_rate_reg[0]_i_3_n_1 ;
  wire \current_rate_reg[0]_i_3_n_2 ;
  wire \current_rate_reg[0]_i_3_n_3 ;
  wire \current_rate_reg[0]_i_3_n_4 ;
  wire \current_rate_reg[0]_i_3_n_5 ;
  wire \current_rate_reg[0]_i_3_n_6 ;
  wire \current_rate_reg[0]_i_3_n_7 ;
  wire \current_rate_reg[0]_i_4_n_1 ;
  wire \current_rate_reg[0]_i_4_n_2 ;
  wire \current_rate_reg[0]_i_4_n_3 ;
  wire \current_rate_reg[0]_i_6_n_0 ;
  wire \current_rate_reg[0]_i_6_n_1 ;
  wire \current_rate_reg[0]_i_6_n_2 ;
  wire \current_rate_reg[0]_i_6_n_3 ;
  wire \current_rate_reg[12]_i_1_n_0 ;
  wire \current_rate_reg[12]_i_1_n_1 ;
  wire \current_rate_reg[12]_i_1_n_2 ;
  wire \current_rate_reg[12]_i_1_n_3 ;
  wire \current_rate_reg[12]_i_1_n_4 ;
  wire \current_rate_reg[12]_i_1_n_5 ;
  wire \current_rate_reg[12]_i_1_n_6 ;
  wire \current_rate_reg[12]_i_1_n_7 ;
  wire \current_rate_reg[16]_i_1_n_0 ;
  wire \current_rate_reg[16]_i_1_n_1 ;
  wire \current_rate_reg[16]_i_1_n_2 ;
  wire \current_rate_reg[16]_i_1_n_3 ;
  wire \current_rate_reg[16]_i_1_n_4 ;
  wire \current_rate_reg[16]_i_1_n_5 ;
  wire \current_rate_reg[16]_i_1_n_6 ;
  wire \current_rate_reg[16]_i_1_n_7 ;
  wire \current_rate_reg[20]_i_1_n_0 ;
  wire \current_rate_reg[20]_i_1_n_1 ;
  wire \current_rate_reg[20]_i_1_n_2 ;
  wire \current_rate_reg[20]_i_1_n_3 ;
  wire \current_rate_reg[20]_i_1_n_4 ;
  wire \current_rate_reg[20]_i_1_n_5 ;
  wire \current_rate_reg[20]_i_1_n_6 ;
  wire \current_rate_reg[20]_i_1_n_7 ;
  wire \current_rate_reg[24]_i_1_n_0 ;
  wire \current_rate_reg[24]_i_1_n_1 ;
  wire \current_rate_reg[24]_i_1_n_2 ;
  wire \current_rate_reg[24]_i_1_n_3 ;
  wire \current_rate_reg[24]_i_1_n_4 ;
  wire \current_rate_reg[24]_i_1_n_5 ;
  wire \current_rate_reg[24]_i_1_n_6 ;
  wire \current_rate_reg[24]_i_1_n_7 ;
  wire \current_rate_reg[28]_i_1_n_1 ;
  wire \current_rate_reg[28]_i_1_n_2 ;
  wire \current_rate_reg[28]_i_1_n_3 ;
  wire \current_rate_reg[28]_i_1_n_4 ;
  wire \current_rate_reg[28]_i_1_n_5 ;
  wire \current_rate_reg[28]_i_1_n_6 ;
  wire \current_rate_reg[28]_i_1_n_7 ;
  wire \current_rate_reg[4]_i_1_n_0 ;
  wire \current_rate_reg[4]_i_1_n_1 ;
  wire \current_rate_reg[4]_i_1_n_2 ;
  wire \current_rate_reg[4]_i_1_n_3 ;
  wire \current_rate_reg[4]_i_1_n_4 ;
  wire \current_rate_reg[4]_i_1_n_5 ;
  wire \current_rate_reg[4]_i_1_n_6 ;
  wire \current_rate_reg[4]_i_1_n_7 ;
  wire \current_rate_reg[8]_i_1_n_0 ;
  wire \current_rate_reg[8]_i_1_n_1 ;
  wire \current_rate_reg[8]_i_1_n_2 ;
  wire \current_rate_reg[8]_i_1_n_3 ;
  wire \current_rate_reg[8]_i_1_n_4 ;
  wire \current_rate_reg[8]_i_1_n_5 ;
  wire \current_rate_reg[8]_i_1_n_6 ;
  wire \current_rate_reg[8]_i_1_n_7 ;
  wire [63:2]filtered_im_0_o_mem;
  wire [63:2]filtered_im_0_o_mem_read_reg_2059;
  wire [63:0]filtered_im_0_o_stream_TDATA;
  wire filtered_im_0_o_stream_TREADY;
  wire filtered_im_0_o_stream_TREADY_int_regslice;
  wire filtered_im_0_o_stream_TVALID;
  wire filtered_im_0_o_stream_TVALID_int_regslice;
  wire [63:2]filtered_im_1_o_mem;
  wire [63:2]filtered_im_1_o_mem_read_reg_2049;
  wire [63:0]filtered_im_1_o_stream_TDATA;
  wire [63:0]filtered_im_1_o_stream_TDATA_int_regslice;
  wire filtered_im_1_o_stream_TREADY;
  wire filtered_im_1_o_stream_TREADY_int_regslice;
  wire filtered_im_1_o_stream_TVALID;
  wire filtered_im_1_o_stream_TVALID_int_regslice;
  wire [63:2]filtered_real_0_o_mem;
  wire [63:2]filtered_real_0_o_mem_read_reg_2054;
  wire [63:0]filtered_real_0_o_stream_TDATA;
  wire [63:0]filtered_real_0_o_stream_TDATA_int_regslice;
  wire filtered_real_0_o_stream_TREADY;
  wire filtered_real_0_o_stream_TREADY_int_regslice;
  wire filtered_real_0_o_stream_TVALID;
  wire filtered_real_0_o_stream_TVALID_int_regslice;
  wire [63:2]filtered_real_1_o_mem;
  wire [63:2]filtered_real_1_o_mem_read_reg_2044;
  wire [63:0]filtered_real_1_o_stream_TDATA;
  wire [63:0]filtered_real_1_o_stream_TDATA_int_regslice;
  wire filtered_real_1_o_stream_TREADY;
  wire filtered_real_1_o_stream_TREADY_int_regslice;
  wire filtered_real_1_o_stream_TVALID;
  wire gmem_WDATA50_out;
  wire gmem_WDATA51_out;
  wire gmem_WDATA52_out;
  wire gmem_WDATA53_out;
  wire gmem_m_axi_U_n_0;
  wire gmem_m_axi_U_n_1;
  wire gmem_m_axi_U_n_2;
  wire gmem_m_axi_U_n_20;
  wire gmem_m_axi_U_n_27;
  wire gmem_m_axi_U_n_3;
  wire gmem_m_axi_U_n_33;
  wire gmem_m_axi_U_n_34;
  wire gmem_m_axi_U_n_38;
  wire gmem_m_axi_U_n_62;
  wire gmem_m_axi_U_n_63;
  wire gmem_m_axi_U_n_64;
  wire gmem_m_axi_U_n_65;
  wire gmem_m_axi_U_n_66;
  wire gmem_m_axi_U_n_67;
  wire gmem_m_axi_U_n_68;
  wire gmem_m_axi_U_n_69;
  wire gmem_m_axi_U_n_70;
  wire gmem_m_axi_U_n_71;
  wire gmem_m_axi_U_n_72;
  wire gmem_m_axi_U_n_73;
  wire gmem_m_axi_U_n_74;
  wire gmem_m_axi_U_n_75;
  wire gmem_m_axi_U_n_76;
  wire gmem_m_axi_U_n_77;
  wire gmem_m_axi_U_n_78;
  wire gmem_m_axi_U_n_79;
  wire gmem_m_axi_U_n_80;
  wire gmem_m_axi_U_n_81;
  wire gmem_m_axi_U_n_82;
  wire gmem_m_axi_U_n_83;
  wire gmem_m_axi_U_n_84;
  wire gmem_m_axi_U_n_85;
  wire gmem_m_axi_U_n_86;
  wire gmem_m_axi_U_n_87;
  wire gmem_m_axi_U_n_88;
  wire gmem_m_axi_U_n_89;
  wire gmem_m_axi_U_n_90;
  wire gmem_m_axi_U_n_91;
  wire gmem_m_axi_U_n_92;
  wire gmem_m_axi_U_n_93;
  wire gmem_m_axi_U_n_94;
  wire gmem_m_axi_U_n_95;
  wire gmem_m_axi_U_n_96;
  wire gmem_m_axi_U_n_97;
  wire icmp_ln58_10_fu_1247_p2;
  wire icmp_ln58_11_fu_1257_p2;
  wire icmp_ln58_12_fu_1352_p2;
  wire icmp_ln58_13_fu_1362_p2;
  wire icmp_ln58_14_fu_1457_p2;
  wire icmp_ln58_15_fu_1467_p2;
  wire icmp_ln58_16_fu_1562_p2;
  wire icmp_ln58_17_fu_1572_p2;
  wire icmp_ln58_18_fu_1667_p2;
  wire icmp_ln58_19_fu_1677_p2;
  wire icmp_ln58_1_fu_732_p2;
  wire icmp_ln58_20_fu_1772_p2;
  wire icmp_ln58_21_fu_1782_p2;
  wire icmp_ln58_22_fu_1867_p2;
  wire icmp_ln58_23_fu_1877_p2;
  wire icmp_ln58_2_fu_827_p2;
  wire icmp_ln58_3_fu_837_p2;
  wire icmp_ln58_4_fu_932_p2;
  wire icmp_ln58_5_fu_942_p2;
  wire icmp_ln58_6_fu_1037_p2;
  wire icmp_ln58_7_fu_1047_p2;
  wire icmp_ln58_8_fu_1142_p2;
  wire icmp_ln58_9_fu_1152_p2;
  wire icmp_ln58_fu_722_p2;
  wire icmp_ln59_10_fu_1794_p2;
  wire icmp_ln59_10_reg_2328;
  wire icmp_ln59_11_fu_1889_p2;
  wire icmp_ln59_11_reg_2344;
  wire icmp_ln59_1_fu_849_p2;
  wire icmp_ln59_1_reg_2130;
  wire icmp_ln59_2_fu_954_p2;
  wire icmp_ln59_2_reg_2152;
  wire icmp_ln59_3_fu_1059_p2;
  wire icmp_ln59_3_reg_2174;
  wire icmp_ln59_4_fu_1164_p2;
  wire icmp_ln59_4_reg_2196;
  wire icmp_ln59_5_fu_1269_p2;
  wire icmp_ln59_5_reg_2218;
  wire icmp_ln59_6_fu_1374_p2;
  wire icmp_ln59_6_reg_2240;
  wire icmp_ln59_7_fu_1479_p2;
  wire icmp_ln59_7_reg_2262;
  wire icmp_ln59_8_fu_1584_p2;
  wire icmp_ln59_8_reg_2284;
  wire icmp_ln59_9_fu_1689_p2;
  wire icmp_ln59_9_reg_2306;
  wire icmp_ln59_fu_744_p2;
  wire icmp_ln59_reg_2108;
  wire icmp_ln71_10_fu_1839_p2;
  wire icmp_ln71_11_fu_1934_p2;
  wire icmp_ln71_1_fu_894_p2;
  wire icmp_ln71_2_fu_999_p2;
  wire icmp_ln71_3_fu_1104_p2;
  wire icmp_ln71_4_fu_1209_p2;
  wire icmp_ln71_5_fu_1314_p2;
  wire icmp_ln71_6_fu_1419_p2;
  wire icmp_ln71_7_fu_1524_p2;
  wire icmp_ln71_8_fu_1629_p2;
  wire icmp_ln71_9_fu_1734_p2;
  wire icmp_ln71_fu_789_p2;
  wire interrupt;
  wire [63:3]\^m_axi_gmem_AWADDR ;
  wire [3:0]\^m_axi_gmem_AWLEN ;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire m_axi_gmem_BREADY;
  wire m_axi_gmem_BVALID;
  wire m_axi_gmem_RREADY;
  wire m_axi_gmem_RVALID;
  wire [63:0]m_axi_gmem_WDATA;
  wire m_axi_gmem_WLAST;
  wire m_axi_gmem_WREADY;
  wire [7:0]m_axi_gmem_WSTRB;
  wire m_axi_gmem_WVALID;
  wire [63:2]mad_I_o_mem;
  wire [63:2]mad_I_o_mem_read_reg_2069;
  wire [63:0]mad_I_o_stream_TDATA;
  wire [63:0]mad_I_o_stream_TDATA_int_regslice;
  wire mad_I_o_stream_TREADY;
  wire mad_I_o_stream_TREADY_int_regslice;
  wire mad_I_o_stream_TVALID;
  wire mad_I_o_stream_TVALID_int_regslice;
  wire [63:2]mad_R_o_mem;
  wire [63:2]mad_R_o_mem_read_reg_2089;
  wire [63:0]mad_R_o_stream_TDATA;
  wire mad_R_o_stream_TREADY;
  wire mad_R_o_stream_TREADY_int_regslice;
  wire mad_R_o_stream_TVALID;
  wire mad_R_o_stream_TVALID_int_regslice;
  wire [60:0]p_0_in;
  wire p_169_in;
  wire p_179_in;
  wire p_193_in;
  wire p_196_in;
  wire [63:2]raw_data_im_1_o_mem;
  wire [63:2]raw_data_im_1_o_mem_read_reg_2074;
  wire [63:0]raw_data_im_1_o_stream_TDATA;
  wire raw_data_im_1_o_stream_TREADY;
  wire raw_data_im_1_o_stream_TREADY_int_regslice;
  wire raw_data_im_1_o_stream_TVALID;
  wire [63:2]raw_data_im_o_mem;
  wire [63:2]raw_data_im_o_mem_read_reg_2099;
  wire [63:0]raw_data_im_o_stream_TDATA;
  wire [63:0]raw_data_im_o_stream_TDATA_int_regslice;
  wire raw_data_im_o_stream_TREADY;
  wire raw_data_im_o_stream_TREADY_int_regslice;
  wire raw_data_im_o_stream_TVALID;
  wire raw_data_im_o_stream_TVALID_int_regslice;
  wire [63:2]raw_data_real_1_o_mem;
  wire [63:2]raw_data_real_1_o_mem_read_reg_2084;
  wire [63:0]raw_data_real_1_o_stream_TDATA;
  wire [63:0]raw_data_real_1_o_stream_TDATA_int_regslice;
  wire raw_data_real_1_o_stream_TREADY;
  wire raw_data_real_1_o_stream_TREADY_int_regslice;
  wire raw_data_real_1_o_stream_TVALID;
  wire raw_data_real_1_o_stream_TVALID_int_regslice;
  wire [63:2]raw_data_real_o_mem;
  wire [63:2]raw_data_real_o_mem_read_reg_2094;
  wire [63:0]raw_data_real_o_stream_TDATA;
  wire raw_data_real_o_stream_TREADY;
  wire raw_data_real_o_stream_TREADY_int_regslice;
  wire raw_data_real_o_stream_TVALID;
  wire raw_data_real_o_stream_TVALID_int_regslice;
  wire regslice_both_filtered_im_0_o_stream_U_n_0;
  wire regslice_both_filtered_im_0_o_stream_U_n_1;
  wire regslice_both_filtered_im_0_o_stream_U_n_10;
  wire regslice_both_filtered_im_0_o_stream_U_n_11;
  wire regslice_both_filtered_im_0_o_stream_U_n_12;
  wire regslice_both_filtered_im_0_o_stream_U_n_13;
  wire regslice_both_filtered_im_0_o_stream_U_n_14;
  wire regslice_both_filtered_im_0_o_stream_U_n_15;
  wire regslice_both_filtered_im_0_o_stream_U_n_16;
  wire regslice_both_filtered_im_0_o_stream_U_n_17;
  wire regslice_both_filtered_im_0_o_stream_U_n_18;
  wire regslice_both_filtered_im_0_o_stream_U_n_19;
  wire regslice_both_filtered_im_0_o_stream_U_n_2;
  wire regslice_both_filtered_im_0_o_stream_U_n_20;
  wire regslice_both_filtered_im_0_o_stream_U_n_21;
  wire regslice_both_filtered_im_0_o_stream_U_n_22;
  wire regslice_both_filtered_im_0_o_stream_U_n_23;
  wire regslice_both_filtered_im_0_o_stream_U_n_24;
  wire regslice_both_filtered_im_0_o_stream_U_n_25;
  wire regslice_both_filtered_im_0_o_stream_U_n_26;
  wire regslice_both_filtered_im_0_o_stream_U_n_27;
  wire regslice_both_filtered_im_0_o_stream_U_n_28;
  wire regslice_both_filtered_im_0_o_stream_U_n_29;
  wire regslice_both_filtered_im_0_o_stream_U_n_3;
  wire regslice_both_filtered_im_0_o_stream_U_n_30;
  wire regslice_both_filtered_im_0_o_stream_U_n_31;
  wire regslice_both_filtered_im_0_o_stream_U_n_32;
  wire regslice_both_filtered_im_0_o_stream_U_n_33;
  wire regslice_both_filtered_im_0_o_stream_U_n_34;
  wire regslice_both_filtered_im_0_o_stream_U_n_35;
  wire regslice_both_filtered_im_0_o_stream_U_n_36;
  wire regslice_both_filtered_im_0_o_stream_U_n_37;
  wire regslice_both_filtered_im_0_o_stream_U_n_38;
  wire regslice_both_filtered_im_0_o_stream_U_n_39;
  wire regslice_both_filtered_im_0_o_stream_U_n_4;
  wire regslice_both_filtered_im_0_o_stream_U_n_40;
  wire regslice_both_filtered_im_0_o_stream_U_n_41;
  wire regslice_both_filtered_im_0_o_stream_U_n_42;
  wire regslice_both_filtered_im_0_o_stream_U_n_43;
  wire regslice_both_filtered_im_0_o_stream_U_n_44;
  wire regslice_both_filtered_im_0_o_stream_U_n_45;
  wire regslice_both_filtered_im_0_o_stream_U_n_46;
  wire regslice_both_filtered_im_0_o_stream_U_n_47;
  wire regslice_both_filtered_im_0_o_stream_U_n_48;
  wire regslice_both_filtered_im_0_o_stream_U_n_49;
  wire regslice_both_filtered_im_0_o_stream_U_n_5;
  wire regslice_both_filtered_im_0_o_stream_U_n_50;
  wire regslice_both_filtered_im_0_o_stream_U_n_51;
  wire regslice_both_filtered_im_0_o_stream_U_n_52;
  wire regslice_both_filtered_im_0_o_stream_U_n_53;
  wire regslice_both_filtered_im_0_o_stream_U_n_54;
  wire regslice_both_filtered_im_0_o_stream_U_n_55;
  wire regslice_both_filtered_im_0_o_stream_U_n_56;
  wire regslice_both_filtered_im_0_o_stream_U_n_57;
  wire regslice_both_filtered_im_0_o_stream_U_n_58;
  wire regslice_both_filtered_im_0_o_stream_U_n_59;
  wire regslice_both_filtered_im_0_o_stream_U_n_6;
  wire regslice_both_filtered_im_0_o_stream_U_n_60;
  wire regslice_both_filtered_im_0_o_stream_U_n_61;
  wire regslice_both_filtered_im_0_o_stream_U_n_62;
  wire regslice_both_filtered_im_0_o_stream_U_n_63;
  wire regslice_both_filtered_im_0_o_stream_U_n_7;
  wire regslice_both_filtered_im_0_o_stream_U_n_8;
  wire regslice_both_filtered_im_0_o_stream_U_n_9;
  wire regslice_both_filtered_im_1_o_stream_U_n_0;
  wire regslice_both_filtered_real_0_o_stream_U_n_0;
  wire regslice_both_filtered_real_1_o_stream_U_n_0;
  wire regslice_both_mad_R_o_stream_U_n_0;
  wire regslice_both_mad_R_o_stream_U_n_1;
  wire regslice_both_mad_R_o_stream_U_n_10;
  wire regslice_both_mad_R_o_stream_U_n_11;
  wire regslice_both_mad_R_o_stream_U_n_12;
  wire regslice_both_mad_R_o_stream_U_n_13;
  wire regslice_both_mad_R_o_stream_U_n_14;
  wire regslice_both_mad_R_o_stream_U_n_15;
  wire regslice_both_mad_R_o_stream_U_n_16;
  wire regslice_both_mad_R_o_stream_U_n_17;
  wire regslice_both_mad_R_o_stream_U_n_18;
  wire regslice_both_mad_R_o_stream_U_n_19;
  wire regslice_both_mad_R_o_stream_U_n_2;
  wire regslice_both_mad_R_o_stream_U_n_20;
  wire regslice_both_mad_R_o_stream_U_n_21;
  wire regslice_both_mad_R_o_stream_U_n_22;
  wire regslice_both_mad_R_o_stream_U_n_23;
  wire regslice_both_mad_R_o_stream_U_n_24;
  wire regslice_both_mad_R_o_stream_U_n_25;
  wire regslice_both_mad_R_o_stream_U_n_26;
  wire regslice_both_mad_R_o_stream_U_n_27;
  wire regslice_both_mad_R_o_stream_U_n_28;
  wire regslice_both_mad_R_o_stream_U_n_29;
  wire regslice_both_mad_R_o_stream_U_n_3;
  wire regslice_both_mad_R_o_stream_U_n_30;
  wire regslice_both_mad_R_o_stream_U_n_31;
  wire regslice_both_mad_R_o_stream_U_n_32;
  wire regslice_both_mad_R_o_stream_U_n_33;
  wire regslice_both_mad_R_o_stream_U_n_34;
  wire regslice_both_mad_R_o_stream_U_n_35;
  wire regslice_both_mad_R_o_stream_U_n_36;
  wire regslice_both_mad_R_o_stream_U_n_37;
  wire regslice_both_mad_R_o_stream_U_n_38;
  wire regslice_both_mad_R_o_stream_U_n_39;
  wire regslice_both_mad_R_o_stream_U_n_4;
  wire regslice_both_mad_R_o_stream_U_n_40;
  wire regslice_both_mad_R_o_stream_U_n_41;
  wire regslice_both_mad_R_o_stream_U_n_42;
  wire regslice_both_mad_R_o_stream_U_n_43;
  wire regslice_both_mad_R_o_stream_U_n_44;
  wire regslice_both_mad_R_o_stream_U_n_45;
  wire regslice_both_mad_R_o_stream_U_n_46;
  wire regslice_both_mad_R_o_stream_U_n_47;
  wire regslice_both_mad_R_o_stream_U_n_48;
  wire regslice_both_mad_R_o_stream_U_n_49;
  wire regslice_both_mad_R_o_stream_U_n_5;
  wire regslice_both_mad_R_o_stream_U_n_50;
  wire regslice_both_mad_R_o_stream_U_n_51;
  wire regslice_both_mad_R_o_stream_U_n_52;
  wire regslice_both_mad_R_o_stream_U_n_53;
  wire regslice_both_mad_R_o_stream_U_n_54;
  wire regslice_both_mad_R_o_stream_U_n_55;
  wire regslice_both_mad_R_o_stream_U_n_56;
  wire regslice_both_mad_R_o_stream_U_n_57;
  wire regslice_both_mad_R_o_stream_U_n_58;
  wire regslice_both_mad_R_o_stream_U_n_59;
  wire regslice_both_mad_R_o_stream_U_n_6;
  wire regslice_both_mad_R_o_stream_U_n_60;
  wire regslice_both_mad_R_o_stream_U_n_61;
  wire regslice_both_mad_R_o_stream_U_n_62;
  wire regslice_both_mad_R_o_stream_U_n_63;
  wire regslice_both_mad_R_o_stream_U_n_64;
  wire regslice_both_mad_R_o_stream_U_n_7;
  wire regslice_both_mad_R_o_stream_U_n_8;
  wire regslice_both_mad_R_o_stream_U_n_9;
  wire regslice_both_raw_data_im_1_o_stream_U_n_0;
  wire regslice_both_raw_data_im_1_o_stream_U_n_1;
  wire regslice_both_raw_data_im_1_o_stream_U_n_10;
  wire regslice_both_raw_data_im_1_o_stream_U_n_11;
  wire regslice_both_raw_data_im_1_o_stream_U_n_12;
  wire regslice_both_raw_data_im_1_o_stream_U_n_13;
  wire regslice_both_raw_data_im_1_o_stream_U_n_14;
  wire regslice_both_raw_data_im_1_o_stream_U_n_15;
  wire regslice_both_raw_data_im_1_o_stream_U_n_16;
  wire regslice_both_raw_data_im_1_o_stream_U_n_17;
  wire regslice_both_raw_data_im_1_o_stream_U_n_18;
  wire regslice_both_raw_data_im_1_o_stream_U_n_19;
  wire regslice_both_raw_data_im_1_o_stream_U_n_2;
  wire regslice_both_raw_data_im_1_o_stream_U_n_20;
  wire regslice_both_raw_data_im_1_o_stream_U_n_21;
  wire regslice_both_raw_data_im_1_o_stream_U_n_22;
  wire regslice_both_raw_data_im_1_o_stream_U_n_23;
  wire regslice_both_raw_data_im_1_o_stream_U_n_24;
  wire regslice_both_raw_data_im_1_o_stream_U_n_25;
  wire regslice_both_raw_data_im_1_o_stream_U_n_26;
  wire regslice_both_raw_data_im_1_o_stream_U_n_27;
  wire regslice_both_raw_data_im_1_o_stream_U_n_28;
  wire regslice_both_raw_data_im_1_o_stream_U_n_29;
  wire regslice_both_raw_data_im_1_o_stream_U_n_3;
  wire regslice_both_raw_data_im_1_o_stream_U_n_30;
  wire regslice_both_raw_data_im_1_o_stream_U_n_31;
  wire regslice_both_raw_data_im_1_o_stream_U_n_32;
  wire regslice_both_raw_data_im_1_o_stream_U_n_33;
  wire regslice_both_raw_data_im_1_o_stream_U_n_34;
  wire regslice_both_raw_data_im_1_o_stream_U_n_35;
  wire regslice_both_raw_data_im_1_o_stream_U_n_36;
  wire regslice_both_raw_data_im_1_o_stream_U_n_37;
  wire regslice_both_raw_data_im_1_o_stream_U_n_38;
  wire regslice_both_raw_data_im_1_o_stream_U_n_39;
  wire regslice_both_raw_data_im_1_o_stream_U_n_4;
  wire regslice_both_raw_data_im_1_o_stream_U_n_40;
  wire regslice_both_raw_data_im_1_o_stream_U_n_41;
  wire regslice_both_raw_data_im_1_o_stream_U_n_42;
  wire regslice_both_raw_data_im_1_o_stream_U_n_43;
  wire regslice_both_raw_data_im_1_o_stream_U_n_44;
  wire regslice_both_raw_data_im_1_o_stream_U_n_45;
  wire regslice_both_raw_data_im_1_o_stream_U_n_46;
  wire regslice_both_raw_data_im_1_o_stream_U_n_47;
  wire regslice_both_raw_data_im_1_o_stream_U_n_48;
  wire regslice_both_raw_data_im_1_o_stream_U_n_49;
  wire regslice_both_raw_data_im_1_o_stream_U_n_5;
  wire regslice_both_raw_data_im_1_o_stream_U_n_50;
  wire regslice_both_raw_data_im_1_o_stream_U_n_51;
  wire regslice_both_raw_data_im_1_o_stream_U_n_52;
  wire regslice_both_raw_data_im_1_o_stream_U_n_53;
  wire regslice_both_raw_data_im_1_o_stream_U_n_54;
  wire regslice_both_raw_data_im_1_o_stream_U_n_55;
  wire regslice_both_raw_data_im_1_o_stream_U_n_56;
  wire regslice_both_raw_data_im_1_o_stream_U_n_57;
  wire regslice_both_raw_data_im_1_o_stream_U_n_58;
  wire regslice_both_raw_data_im_1_o_stream_U_n_59;
  wire regslice_both_raw_data_im_1_o_stream_U_n_6;
  wire regslice_both_raw_data_im_1_o_stream_U_n_60;
  wire regslice_both_raw_data_im_1_o_stream_U_n_61;
  wire regslice_both_raw_data_im_1_o_stream_U_n_62;
  wire regslice_both_raw_data_im_1_o_stream_U_n_63;
  wire regslice_both_raw_data_im_1_o_stream_U_n_64;
  wire regslice_both_raw_data_im_1_o_stream_U_n_7;
  wire regslice_both_raw_data_im_1_o_stream_U_n_8;
  wire regslice_both_raw_data_im_1_o_stream_U_n_9;
  wire regslice_both_raw_data_real_o_stream_U_n_0;
  wire regslice_both_raw_data_real_o_stream_U_n_1;
  wire regslice_both_raw_data_real_o_stream_U_n_10;
  wire regslice_both_raw_data_real_o_stream_U_n_11;
  wire regslice_both_raw_data_real_o_stream_U_n_12;
  wire regslice_both_raw_data_real_o_stream_U_n_13;
  wire regslice_both_raw_data_real_o_stream_U_n_14;
  wire regslice_both_raw_data_real_o_stream_U_n_15;
  wire regslice_both_raw_data_real_o_stream_U_n_16;
  wire regslice_both_raw_data_real_o_stream_U_n_17;
  wire regslice_both_raw_data_real_o_stream_U_n_18;
  wire regslice_both_raw_data_real_o_stream_U_n_19;
  wire regslice_both_raw_data_real_o_stream_U_n_2;
  wire regslice_both_raw_data_real_o_stream_U_n_20;
  wire regslice_both_raw_data_real_o_stream_U_n_21;
  wire regslice_both_raw_data_real_o_stream_U_n_22;
  wire regslice_both_raw_data_real_o_stream_U_n_23;
  wire regslice_both_raw_data_real_o_stream_U_n_24;
  wire regslice_both_raw_data_real_o_stream_U_n_25;
  wire regslice_both_raw_data_real_o_stream_U_n_26;
  wire regslice_both_raw_data_real_o_stream_U_n_27;
  wire regslice_both_raw_data_real_o_stream_U_n_28;
  wire regslice_both_raw_data_real_o_stream_U_n_29;
  wire regslice_both_raw_data_real_o_stream_U_n_3;
  wire regslice_both_raw_data_real_o_stream_U_n_30;
  wire regslice_both_raw_data_real_o_stream_U_n_31;
  wire regslice_both_raw_data_real_o_stream_U_n_32;
  wire regslice_both_raw_data_real_o_stream_U_n_33;
  wire regslice_both_raw_data_real_o_stream_U_n_34;
  wire regslice_both_raw_data_real_o_stream_U_n_35;
  wire regslice_both_raw_data_real_o_stream_U_n_36;
  wire regslice_both_raw_data_real_o_stream_U_n_37;
  wire regslice_both_raw_data_real_o_stream_U_n_38;
  wire regslice_both_raw_data_real_o_stream_U_n_39;
  wire regslice_both_raw_data_real_o_stream_U_n_4;
  wire regslice_both_raw_data_real_o_stream_U_n_40;
  wire regslice_both_raw_data_real_o_stream_U_n_41;
  wire regslice_both_raw_data_real_o_stream_U_n_42;
  wire regslice_both_raw_data_real_o_stream_U_n_43;
  wire regslice_both_raw_data_real_o_stream_U_n_44;
  wire regslice_both_raw_data_real_o_stream_U_n_45;
  wire regslice_both_raw_data_real_o_stream_U_n_46;
  wire regslice_both_raw_data_real_o_stream_U_n_47;
  wire regslice_both_raw_data_real_o_stream_U_n_48;
  wire regslice_both_raw_data_real_o_stream_U_n_49;
  wire regslice_both_raw_data_real_o_stream_U_n_5;
  wire regslice_both_raw_data_real_o_stream_U_n_50;
  wire regslice_both_raw_data_real_o_stream_U_n_51;
  wire regslice_both_raw_data_real_o_stream_U_n_52;
  wire regslice_both_raw_data_real_o_stream_U_n_53;
  wire regslice_both_raw_data_real_o_stream_U_n_54;
  wire regslice_both_raw_data_real_o_stream_U_n_55;
  wire regslice_both_raw_data_real_o_stream_U_n_56;
  wire regslice_both_raw_data_real_o_stream_U_n_57;
  wire regslice_both_raw_data_real_o_stream_U_n_58;
  wire regslice_both_raw_data_real_o_stream_U_n_59;
  wire regslice_both_raw_data_real_o_stream_U_n_6;
  wire regslice_both_raw_data_real_o_stream_U_n_60;
  wire regslice_both_raw_data_real_o_stream_U_n_61;
  wire regslice_both_raw_data_real_o_stream_U_n_62;
  wire regslice_both_raw_data_real_o_stream_U_n_63;
  wire regslice_both_raw_data_real_o_stream_U_n_65;
  wire regslice_both_raw_data_real_o_stream_U_n_7;
  wire regslice_both_raw_data_real_o_stream_U_n_8;
  wire regslice_both_raw_data_real_o_stream_U_n_9;
  wire regslice_both_std_I_o_stream_U_n_0;
  wire regslice_both_std_I_o_stream_U_n_1;
  wire regslice_both_std_I_o_stream_U_n_10;
  wire regslice_both_std_I_o_stream_U_n_11;
  wire regslice_both_std_I_o_stream_U_n_12;
  wire regslice_both_std_I_o_stream_U_n_13;
  wire regslice_both_std_I_o_stream_U_n_14;
  wire regslice_both_std_I_o_stream_U_n_15;
  wire regslice_both_std_I_o_stream_U_n_16;
  wire regslice_both_std_I_o_stream_U_n_17;
  wire regslice_both_std_I_o_stream_U_n_18;
  wire regslice_both_std_I_o_stream_U_n_19;
  wire regslice_both_std_I_o_stream_U_n_2;
  wire regslice_both_std_I_o_stream_U_n_20;
  wire regslice_both_std_I_o_stream_U_n_21;
  wire regslice_both_std_I_o_stream_U_n_22;
  wire regslice_both_std_I_o_stream_U_n_23;
  wire regslice_both_std_I_o_stream_U_n_24;
  wire regslice_both_std_I_o_stream_U_n_25;
  wire regslice_both_std_I_o_stream_U_n_26;
  wire regslice_both_std_I_o_stream_U_n_27;
  wire regslice_both_std_I_o_stream_U_n_28;
  wire regslice_both_std_I_o_stream_U_n_29;
  wire regslice_both_std_I_o_stream_U_n_3;
  wire regslice_both_std_I_o_stream_U_n_30;
  wire regslice_both_std_I_o_stream_U_n_31;
  wire regslice_both_std_I_o_stream_U_n_32;
  wire regslice_both_std_I_o_stream_U_n_33;
  wire regslice_both_std_I_o_stream_U_n_34;
  wire regslice_both_std_I_o_stream_U_n_35;
  wire regslice_both_std_I_o_stream_U_n_36;
  wire regslice_both_std_I_o_stream_U_n_37;
  wire regslice_both_std_I_o_stream_U_n_38;
  wire regslice_both_std_I_o_stream_U_n_39;
  wire regslice_both_std_I_o_stream_U_n_4;
  wire regslice_both_std_I_o_stream_U_n_40;
  wire regslice_both_std_I_o_stream_U_n_41;
  wire regslice_both_std_I_o_stream_U_n_42;
  wire regslice_both_std_I_o_stream_U_n_43;
  wire regslice_both_std_I_o_stream_U_n_44;
  wire regslice_both_std_I_o_stream_U_n_45;
  wire regslice_both_std_I_o_stream_U_n_46;
  wire regslice_both_std_I_o_stream_U_n_47;
  wire regslice_both_std_I_o_stream_U_n_48;
  wire regslice_both_std_I_o_stream_U_n_49;
  wire regslice_both_std_I_o_stream_U_n_5;
  wire regslice_both_std_I_o_stream_U_n_50;
  wire regslice_both_std_I_o_stream_U_n_51;
  wire regslice_both_std_I_o_stream_U_n_52;
  wire regslice_both_std_I_o_stream_U_n_53;
  wire regslice_both_std_I_o_stream_U_n_54;
  wire regslice_both_std_I_o_stream_U_n_55;
  wire regslice_both_std_I_o_stream_U_n_56;
  wire regslice_both_std_I_o_stream_U_n_57;
  wire regslice_both_std_I_o_stream_U_n_58;
  wire regslice_both_std_I_o_stream_U_n_59;
  wire regslice_both_std_I_o_stream_U_n_6;
  wire regslice_both_std_I_o_stream_U_n_60;
  wire regslice_both_std_I_o_stream_U_n_61;
  wire regslice_both_std_I_o_stream_U_n_62;
  wire regslice_both_std_I_o_stream_U_n_63;
  wire regslice_both_std_I_o_stream_U_n_7;
  wire regslice_both_std_I_o_stream_U_n_8;
  wire regslice_both_std_I_o_stream_U_n_9;
  wire [7:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [7:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [63:2]std_I_o_mem;
  wire [63:2]std_I_o_mem_read_reg_2064;
  wire [63:0]std_I_o_stream_TDATA;
  wire std_I_o_stream_TREADY;
  wire std_I_o_stream_TREADY_int_regslice;
  wire std_I_o_stream_TVALID;
  wire std_I_o_stream_TVALID_int_regslice;
  wire [63:2]std_R_o_mem;
  wire [63:2]std_R_o_mem_read_reg_2079;
  wire [63:0]std_R_o_stream_TDATA;
  wire [63:0]std_R_o_stream_TDATA_int_regslice;
  wire std_R_o_stream_TREADY;
  wire std_R_o_stream_TREADY_int_regslice;
  wire std_R_o_stream_TVALID;
  wire std_R_o_stream_TVALID_int_regslice;
  wire [63:0]tmp_10_reg_2356;
  wire [63:0]tmp_11_reg_2367;
  wire [60:0]trunc_ln61_10_reg_2348;
  wire trunc_ln61_10_reg_23480;
  wire \trunc_ln61_10_reg_2348[10]_i_2_n_0 ;
  wire \trunc_ln61_10_reg_2348[10]_i_3_n_0 ;
  wire \trunc_ln61_10_reg_2348[10]_i_4_n_0 ;
  wire \trunc_ln61_10_reg_2348[10]_i_5_n_0 ;
  wire \trunc_ln61_10_reg_2348[14]_i_2_n_0 ;
  wire \trunc_ln61_10_reg_2348[14]_i_3_n_0 ;
  wire \trunc_ln61_10_reg_2348[14]_i_4_n_0 ;
  wire \trunc_ln61_10_reg_2348[14]_i_5_n_0 ;
  wire \trunc_ln61_10_reg_2348[18]_i_2_n_0 ;
  wire \trunc_ln61_10_reg_2348[18]_i_3_n_0 ;
  wire \trunc_ln61_10_reg_2348[18]_i_4_n_0 ;
  wire \trunc_ln61_10_reg_2348[18]_i_5_n_0 ;
  wire \trunc_ln61_10_reg_2348[22]_i_2_n_0 ;
  wire \trunc_ln61_10_reg_2348[22]_i_3_n_0 ;
  wire \trunc_ln61_10_reg_2348[22]_i_4_n_0 ;
  wire \trunc_ln61_10_reg_2348[22]_i_5_n_0 ;
  wire \trunc_ln61_10_reg_2348[26]_i_2_n_0 ;
  wire \trunc_ln61_10_reg_2348[26]_i_3_n_0 ;
  wire \trunc_ln61_10_reg_2348[26]_i_4_n_0 ;
  wire \trunc_ln61_10_reg_2348[26]_i_5_n_0 ;
  wire \trunc_ln61_10_reg_2348[2]_i_2_n_0 ;
  wire \trunc_ln61_10_reg_2348[2]_i_3_n_0 ;
  wire \trunc_ln61_10_reg_2348[2]_i_4_n_0 ;
  wire \trunc_ln61_10_reg_2348[30]_i_2_n_0 ;
  wire \trunc_ln61_10_reg_2348[30]_i_3_n_0 ;
  wire \trunc_ln61_10_reg_2348[30]_i_4_n_0 ;
  wire \trunc_ln61_10_reg_2348[30]_i_5_n_0 ;
  wire \trunc_ln61_10_reg_2348[34]_i_2_n_0 ;
  wire \trunc_ln61_10_reg_2348[34]_i_3_n_0 ;
  wire \trunc_ln61_10_reg_2348[34]_i_4_n_0 ;
  wire \trunc_ln61_10_reg_2348[34]_i_5_n_0 ;
  wire \trunc_ln61_10_reg_2348[34]_i_6_n_0 ;
  wire \trunc_ln61_10_reg_2348[38]_i_2_n_0 ;
  wire \trunc_ln61_10_reg_2348[38]_i_3_n_0 ;
  wire \trunc_ln61_10_reg_2348[38]_i_4_n_0 ;
  wire \trunc_ln61_10_reg_2348[38]_i_5_n_0 ;
  wire \trunc_ln61_10_reg_2348[42]_i_2_n_0 ;
  wire \trunc_ln61_10_reg_2348[42]_i_3_n_0 ;
  wire \trunc_ln61_10_reg_2348[42]_i_4_n_0 ;
  wire \trunc_ln61_10_reg_2348[42]_i_5_n_0 ;
  wire \trunc_ln61_10_reg_2348[46]_i_2_n_0 ;
  wire \trunc_ln61_10_reg_2348[46]_i_3_n_0 ;
  wire \trunc_ln61_10_reg_2348[46]_i_4_n_0 ;
  wire \trunc_ln61_10_reg_2348[46]_i_5_n_0 ;
  wire \trunc_ln61_10_reg_2348[50]_i_2_n_0 ;
  wire \trunc_ln61_10_reg_2348[50]_i_3_n_0 ;
  wire \trunc_ln61_10_reg_2348[50]_i_4_n_0 ;
  wire \trunc_ln61_10_reg_2348[50]_i_5_n_0 ;
  wire \trunc_ln61_10_reg_2348[54]_i_2_n_0 ;
  wire \trunc_ln61_10_reg_2348[54]_i_3_n_0 ;
  wire \trunc_ln61_10_reg_2348[54]_i_4_n_0 ;
  wire \trunc_ln61_10_reg_2348[54]_i_5_n_0 ;
  wire \trunc_ln61_10_reg_2348[58]_i_2_n_0 ;
  wire \trunc_ln61_10_reg_2348[58]_i_3_n_0 ;
  wire \trunc_ln61_10_reg_2348[58]_i_4_n_0 ;
  wire \trunc_ln61_10_reg_2348[58]_i_5_n_0 ;
  wire \trunc_ln61_10_reg_2348[60]_i_10_n_0 ;
  wire \trunc_ln61_10_reg_2348[60]_i_12_n_0 ;
  wire \trunc_ln61_10_reg_2348[60]_i_13_n_0 ;
  wire \trunc_ln61_10_reg_2348[60]_i_14_n_0 ;
  wire \trunc_ln61_10_reg_2348[60]_i_15_n_0 ;
  wire \trunc_ln61_10_reg_2348[60]_i_17_n_0 ;
  wire \trunc_ln61_10_reg_2348[60]_i_18_n_0 ;
  wire \trunc_ln61_10_reg_2348[60]_i_19_n_0 ;
  wire \trunc_ln61_10_reg_2348[60]_i_20_n_0 ;
  wire \trunc_ln61_10_reg_2348[60]_i_21_n_0 ;
  wire \trunc_ln61_10_reg_2348[60]_i_23_n_0 ;
  wire \trunc_ln61_10_reg_2348[60]_i_24_n_0 ;
  wire \trunc_ln61_10_reg_2348[60]_i_25_n_0 ;
  wire \trunc_ln61_10_reg_2348[60]_i_26_n_0 ;
  wire \trunc_ln61_10_reg_2348[60]_i_28_n_0 ;
  wire \trunc_ln61_10_reg_2348[60]_i_29_n_0 ;
  wire \trunc_ln61_10_reg_2348[60]_i_30_n_0 ;
  wire \trunc_ln61_10_reg_2348[60]_i_31_n_0 ;
  wire \trunc_ln61_10_reg_2348[60]_i_32_n_0 ;
  wire \trunc_ln61_10_reg_2348[60]_i_33_n_0 ;
  wire \trunc_ln61_10_reg_2348[60]_i_34_n_0 ;
  wire \trunc_ln61_10_reg_2348[60]_i_35_n_0 ;
  wire \trunc_ln61_10_reg_2348[60]_i_36_n_0 ;
  wire \trunc_ln61_10_reg_2348[60]_i_37_n_0 ;
  wire \trunc_ln61_10_reg_2348[60]_i_38_n_0 ;
  wire \trunc_ln61_10_reg_2348[60]_i_39_n_0 ;
  wire \trunc_ln61_10_reg_2348[60]_i_40_n_0 ;
  wire \trunc_ln61_10_reg_2348[60]_i_41_n_0 ;
  wire \trunc_ln61_10_reg_2348[60]_i_42_n_0 ;
  wire \trunc_ln61_10_reg_2348[60]_i_44_n_0 ;
  wire \trunc_ln61_10_reg_2348[60]_i_45_n_0 ;
  wire \trunc_ln61_10_reg_2348[60]_i_46_n_0 ;
  wire \trunc_ln61_10_reg_2348[60]_i_47_n_0 ;
  wire \trunc_ln61_10_reg_2348[60]_i_48_n_0 ;
  wire \trunc_ln61_10_reg_2348[60]_i_49_n_0 ;
  wire \trunc_ln61_10_reg_2348[60]_i_50_n_0 ;
  wire \trunc_ln61_10_reg_2348[60]_i_51_n_0 ;
  wire \trunc_ln61_10_reg_2348[60]_i_52_n_0 ;
  wire \trunc_ln61_10_reg_2348[60]_i_7_n_0 ;
  wire \trunc_ln61_10_reg_2348[60]_i_8_n_0 ;
  wire \trunc_ln61_10_reg_2348[6]_i_2_n_0 ;
  wire \trunc_ln61_10_reg_2348[6]_i_3_n_0 ;
  wire \trunc_ln61_10_reg_2348[6]_i_4_n_0 ;
  wire \trunc_ln61_10_reg_2348[6]_i_5_n_0 ;
  wire \trunc_ln61_10_reg_2348_reg[10]_i_1_n_0 ;
  wire \trunc_ln61_10_reg_2348_reg[10]_i_1_n_1 ;
  wire \trunc_ln61_10_reg_2348_reg[10]_i_1_n_2 ;
  wire \trunc_ln61_10_reg_2348_reg[10]_i_1_n_3 ;
  wire \trunc_ln61_10_reg_2348_reg[14]_i_1_n_0 ;
  wire \trunc_ln61_10_reg_2348_reg[14]_i_1_n_1 ;
  wire \trunc_ln61_10_reg_2348_reg[14]_i_1_n_2 ;
  wire \trunc_ln61_10_reg_2348_reg[14]_i_1_n_3 ;
  wire \trunc_ln61_10_reg_2348_reg[18]_i_1_n_0 ;
  wire \trunc_ln61_10_reg_2348_reg[18]_i_1_n_1 ;
  wire \trunc_ln61_10_reg_2348_reg[18]_i_1_n_2 ;
  wire \trunc_ln61_10_reg_2348_reg[18]_i_1_n_3 ;
  wire \trunc_ln61_10_reg_2348_reg[22]_i_1_n_0 ;
  wire \trunc_ln61_10_reg_2348_reg[22]_i_1_n_1 ;
  wire \trunc_ln61_10_reg_2348_reg[22]_i_1_n_2 ;
  wire \trunc_ln61_10_reg_2348_reg[22]_i_1_n_3 ;
  wire \trunc_ln61_10_reg_2348_reg[26]_i_1_n_0 ;
  wire \trunc_ln61_10_reg_2348_reg[26]_i_1_n_1 ;
  wire \trunc_ln61_10_reg_2348_reg[26]_i_1_n_2 ;
  wire \trunc_ln61_10_reg_2348_reg[26]_i_1_n_3 ;
  wire \trunc_ln61_10_reg_2348_reg[2]_i_1_n_0 ;
  wire \trunc_ln61_10_reg_2348_reg[2]_i_1_n_1 ;
  wire \trunc_ln61_10_reg_2348_reg[2]_i_1_n_2 ;
  wire \trunc_ln61_10_reg_2348_reg[2]_i_1_n_3 ;
  wire \trunc_ln61_10_reg_2348_reg[30]_i_1_n_0 ;
  wire \trunc_ln61_10_reg_2348_reg[30]_i_1_n_1 ;
  wire \trunc_ln61_10_reg_2348_reg[30]_i_1_n_2 ;
  wire \trunc_ln61_10_reg_2348_reg[30]_i_1_n_3 ;
  wire \trunc_ln61_10_reg_2348_reg[34]_i_1_n_0 ;
  wire \trunc_ln61_10_reg_2348_reg[34]_i_1_n_1 ;
  wire \trunc_ln61_10_reg_2348_reg[34]_i_1_n_2 ;
  wire \trunc_ln61_10_reg_2348_reg[34]_i_1_n_3 ;
  wire \trunc_ln61_10_reg_2348_reg[38]_i_1_n_0 ;
  wire \trunc_ln61_10_reg_2348_reg[38]_i_1_n_1 ;
  wire \trunc_ln61_10_reg_2348_reg[38]_i_1_n_2 ;
  wire \trunc_ln61_10_reg_2348_reg[38]_i_1_n_3 ;
  wire \trunc_ln61_10_reg_2348_reg[42]_i_1_n_0 ;
  wire \trunc_ln61_10_reg_2348_reg[42]_i_1_n_1 ;
  wire \trunc_ln61_10_reg_2348_reg[42]_i_1_n_2 ;
  wire \trunc_ln61_10_reg_2348_reg[42]_i_1_n_3 ;
  wire \trunc_ln61_10_reg_2348_reg[46]_i_1_n_0 ;
  wire \trunc_ln61_10_reg_2348_reg[46]_i_1_n_1 ;
  wire \trunc_ln61_10_reg_2348_reg[46]_i_1_n_2 ;
  wire \trunc_ln61_10_reg_2348_reg[46]_i_1_n_3 ;
  wire \trunc_ln61_10_reg_2348_reg[50]_i_1_n_0 ;
  wire \trunc_ln61_10_reg_2348_reg[50]_i_1_n_1 ;
  wire \trunc_ln61_10_reg_2348_reg[50]_i_1_n_2 ;
  wire \trunc_ln61_10_reg_2348_reg[50]_i_1_n_3 ;
  wire \trunc_ln61_10_reg_2348_reg[54]_i_1_n_0 ;
  wire \trunc_ln61_10_reg_2348_reg[54]_i_1_n_1 ;
  wire \trunc_ln61_10_reg_2348_reg[54]_i_1_n_2 ;
  wire \trunc_ln61_10_reg_2348_reg[54]_i_1_n_3 ;
  wire \trunc_ln61_10_reg_2348_reg[58]_i_1_n_0 ;
  wire \trunc_ln61_10_reg_2348_reg[58]_i_1_n_1 ;
  wire \trunc_ln61_10_reg_2348_reg[58]_i_1_n_2 ;
  wire \trunc_ln61_10_reg_2348_reg[58]_i_1_n_3 ;
  wire \trunc_ln61_10_reg_2348_reg[60]_i_11_n_0 ;
  wire \trunc_ln61_10_reg_2348_reg[60]_i_11_n_1 ;
  wire \trunc_ln61_10_reg_2348_reg[60]_i_11_n_2 ;
  wire \trunc_ln61_10_reg_2348_reg[60]_i_11_n_3 ;
  wire \trunc_ln61_10_reg_2348_reg[60]_i_22_n_0 ;
  wire \trunc_ln61_10_reg_2348_reg[60]_i_22_n_1 ;
  wire \trunc_ln61_10_reg_2348_reg[60]_i_22_n_2 ;
  wire \trunc_ln61_10_reg_2348_reg[60]_i_22_n_3 ;
  wire \trunc_ln61_10_reg_2348_reg[60]_i_27_n_0 ;
  wire \trunc_ln61_10_reg_2348_reg[60]_i_27_n_1 ;
  wire \trunc_ln61_10_reg_2348_reg[60]_i_27_n_2 ;
  wire \trunc_ln61_10_reg_2348_reg[60]_i_27_n_3 ;
  wire \trunc_ln61_10_reg_2348_reg[60]_i_2_n_3 ;
  wire \trunc_ln61_10_reg_2348_reg[60]_i_43_n_0 ;
  wire \trunc_ln61_10_reg_2348_reg[60]_i_43_n_1 ;
  wire \trunc_ln61_10_reg_2348_reg[60]_i_43_n_2 ;
  wire \trunc_ln61_10_reg_2348_reg[60]_i_43_n_3 ;
  wire \trunc_ln61_10_reg_2348_reg[60]_i_4_n_1 ;
  wire \trunc_ln61_10_reg_2348_reg[60]_i_4_n_2 ;
  wire \trunc_ln61_10_reg_2348_reg[60]_i_4_n_3 ;
  wire \trunc_ln61_10_reg_2348_reg[60]_i_9_n_0 ;
  wire \trunc_ln61_10_reg_2348_reg[60]_i_9_n_1 ;
  wire \trunc_ln61_10_reg_2348_reg[60]_i_9_n_2 ;
  wire \trunc_ln61_10_reg_2348_reg[60]_i_9_n_3 ;
  wire \trunc_ln61_10_reg_2348_reg[6]_i_1_n_0 ;
  wire \trunc_ln61_10_reg_2348_reg[6]_i_1_n_1 ;
  wire \trunc_ln61_10_reg_2348_reg[6]_i_1_n_2 ;
  wire \trunc_ln61_10_reg_2348_reg[6]_i_1_n_3 ;
  wire [60:0]trunc_ln61_1_reg_2134;
  wire trunc_ln61_1_reg_21340;
  wire \trunc_ln61_1_reg_2134[10]_i_2_n_0 ;
  wire \trunc_ln61_1_reg_2134[10]_i_3_n_0 ;
  wire \trunc_ln61_1_reg_2134[10]_i_4_n_0 ;
  wire \trunc_ln61_1_reg_2134[10]_i_5_n_0 ;
  wire \trunc_ln61_1_reg_2134[14]_i_2_n_0 ;
  wire \trunc_ln61_1_reg_2134[14]_i_3_n_0 ;
  wire \trunc_ln61_1_reg_2134[14]_i_4_n_0 ;
  wire \trunc_ln61_1_reg_2134[14]_i_5_n_0 ;
  wire \trunc_ln61_1_reg_2134[18]_i_2_n_0 ;
  wire \trunc_ln61_1_reg_2134[18]_i_3_n_0 ;
  wire \trunc_ln61_1_reg_2134[18]_i_4_n_0 ;
  wire \trunc_ln61_1_reg_2134[18]_i_5_n_0 ;
  wire \trunc_ln61_1_reg_2134[22]_i_2_n_0 ;
  wire \trunc_ln61_1_reg_2134[22]_i_3_n_0 ;
  wire \trunc_ln61_1_reg_2134[22]_i_4_n_0 ;
  wire \trunc_ln61_1_reg_2134[22]_i_5_n_0 ;
  wire \trunc_ln61_1_reg_2134[26]_i_2_n_0 ;
  wire \trunc_ln61_1_reg_2134[26]_i_3_n_0 ;
  wire \trunc_ln61_1_reg_2134[26]_i_4_n_0 ;
  wire \trunc_ln61_1_reg_2134[26]_i_5_n_0 ;
  wire \trunc_ln61_1_reg_2134[2]_i_2_n_0 ;
  wire \trunc_ln61_1_reg_2134[2]_i_3_n_0 ;
  wire \trunc_ln61_1_reg_2134[2]_i_4_n_0 ;
  wire \trunc_ln61_1_reg_2134[30]_i_2_n_0 ;
  wire \trunc_ln61_1_reg_2134[30]_i_3_n_0 ;
  wire \trunc_ln61_1_reg_2134[30]_i_4_n_0 ;
  wire \trunc_ln61_1_reg_2134[30]_i_5_n_0 ;
  wire \trunc_ln61_1_reg_2134[34]_i_2_n_0 ;
  wire \trunc_ln61_1_reg_2134[34]_i_3_n_0 ;
  wire \trunc_ln61_1_reg_2134[34]_i_4_n_0 ;
  wire \trunc_ln61_1_reg_2134[34]_i_5_n_0 ;
  wire \trunc_ln61_1_reg_2134[34]_i_6_n_0 ;
  wire \trunc_ln61_1_reg_2134[38]_i_2_n_0 ;
  wire \trunc_ln61_1_reg_2134[38]_i_3_n_0 ;
  wire \trunc_ln61_1_reg_2134[38]_i_4_n_0 ;
  wire \trunc_ln61_1_reg_2134[38]_i_5_n_0 ;
  wire \trunc_ln61_1_reg_2134[42]_i_2_n_0 ;
  wire \trunc_ln61_1_reg_2134[42]_i_3_n_0 ;
  wire \trunc_ln61_1_reg_2134[42]_i_4_n_0 ;
  wire \trunc_ln61_1_reg_2134[42]_i_5_n_0 ;
  wire \trunc_ln61_1_reg_2134[46]_i_2_n_0 ;
  wire \trunc_ln61_1_reg_2134[46]_i_3_n_0 ;
  wire \trunc_ln61_1_reg_2134[46]_i_4_n_0 ;
  wire \trunc_ln61_1_reg_2134[46]_i_5_n_0 ;
  wire \trunc_ln61_1_reg_2134[50]_i_2_n_0 ;
  wire \trunc_ln61_1_reg_2134[50]_i_3_n_0 ;
  wire \trunc_ln61_1_reg_2134[50]_i_4_n_0 ;
  wire \trunc_ln61_1_reg_2134[50]_i_5_n_0 ;
  wire \trunc_ln61_1_reg_2134[54]_i_2_n_0 ;
  wire \trunc_ln61_1_reg_2134[54]_i_3_n_0 ;
  wire \trunc_ln61_1_reg_2134[54]_i_4_n_0 ;
  wire \trunc_ln61_1_reg_2134[54]_i_5_n_0 ;
  wire \trunc_ln61_1_reg_2134[58]_i_2_n_0 ;
  wire \trunc_ln61_1_reg_2134[58]_i_3_n_0 ;
  wire \trunc_ln61_1_reg_2134[58]_i_4_n_0 ;
  wire \trunc_ln61_1_reg_2134[58]_i_5_n_0 ;
  wire \trunc_ln61_1_reg_2134[60]_i_11_n_0 ;
  wire \trunc_ln61_1_reg_2134[60]_i_12_n_0 ;
  wire \trunc_ln61_1_reg_2134[60]_i_13_n_0 ;
  wire \trunc_ln61_1_reg_2134[60]_i_14_n_0 ;
  wire \trunc_ln61_1_reg_2134[60]_i_15_n_0 ;
  wire \trunc_ln61_1_reg_2134[60]_i_16_n_0 ;
  wire \trunc_ln61_1_reg_2134[60]_i_17_n_0 ;
  wire \trunc_ln61_1_reg_2134[60]_i_18_n_0 ;
  wire \trunc_ln61_1_reg_2134[60]_i_19_n_0 ;
  wire \trunc_ln61_1_reg_2134[60]_i_21_n_0 ;
  wire \trunc_ln61_1_reg_2134[60]_i_22_n_0 ;
  wire \trunc_ln61_1_reg_2134[60]_i_23_n_0 ;
  wire \trunc_ln61_1_reg_2134[60]_i_24_n_0 ;
  wire \trunc_ln61_1_reg_2134[60]_i_26_n_0 ;
  wire \trunc_ln61_1_reg_2134[60]_i_27_n_0 ;
  wire \trunc_ln61_1_reg_2134[60]_i_28_n_0 ;
  wire \trunc_ln61_1_reg_2134[60]_i_29_n_0 ;
  wire \trunc_ln61_1_reg_2134[60]_i_30_n_0 ;
  wire \trunc_ln61_1_reg_2134[60]_i_31_n_0 ;
  wire \trunc_ln61_1_reg_2134[60]_i_32_n_0 ;
  wire \trunc_ln61_1_reg_2134[60]_i_33_n_0 ;
  wire \trunc_ln61_1_reg_2134[60]_i_34_n_0 ;
  wire \trunc_ln61_1_reg_2134[60]_i_35_n_0 ;
  wire \trunc_ln61_1_reg_2134[60]_i_36_n_0 ;
  wire \trunc_ln61_1_reg_2134[60]_i_37_n_0 ;
  wire \trunc_ln61_1_reg_2134[60]_i_38_n_0 ;
  wire \trunc_ln61_1_reg_2134[60]_i_39_n_0 ;
  wire \trunc_ln61_1_reg_2134[60]_i_40_n_0 ;
  wire \trunc_ln61_1_reg_2134[60]_i_42_n_0 ;
  wire \trunc_ln61_1_reg_2134[60]_i_43_n_0 ;
  wire \trunc_ln61_1_reg_2134[60]_i_44_n_0 ;
  wire \trunc_ln61_1_reg_2134[60]_i_45_n_0 ;
  wire \trunc_ln61_1_reg_2134[60]_i_46_n_0 ;
  wire \trunc_ln61_1_reg_2134[60]_i_47_n_0 ;
  wire \trunc_ln61_1_reg_2134[60]_i_48_n_0 ;
  wire \trunc_ln61_1_reg_2134[60]_i_49_n_0 ;
  wire \trunc_ln61_1_reg_2134[60]_i_50_n_0 ;
  wire \trunc_ln61_1_reg_2134[60]_i_6_n_0 ;
  wire \trunc_ln61_1_reg_2134[60]_i_7_n_0 ;
  wire \trunc_ln61_1_reg_2134[60]_i_9_n_0 ;
  wire \trunc_ln61_1_reg_2134[6]_i_2_n_0 ;
  wire \trunc_ln61_1_reg_2134[6]_i_3_n_0 ;
  wire \trunc_ln61_1_reg_2134[6]_i_4_n_0 ;
  wire \trunc_ln61_1_reg_2134[6]_i_5_n_0 ;
  wire \trunc_ln61_1_reg_2134_reg[10]_i_1_n_0 ;
  wire \trunc_ln61_1_reg_2134_reg[10]_i_1_n_1 ;
  wire \trunc_ln61_1_reg_2134_reg[10]_i_1_n_2 ;
  wire \trunc_ln61_1_reg_2134_reg[10]_i_1_n_3 ;
  wire \trunc_ln61_1_reg_2134_reg[14]_i_1_n_0 ;
  wire \trunc_ln61_1_reg_2134_reg[14]_i_1_n_1 ;
  wire \trunc_ln61_1_reg_2134_reg[14]_i_1_n_2 ;
  wire \trunc_ln61_1_reg_2134_reg[14]_i_1_n_3 ;
  wire \trunc_ln61_1_reg_2134_reg[18]_i_1_n_0 ;
  wire \trunc_ln61_1_reg_2134_reg[18]_i_1_n_1 ;
  wire \trunc_ln61_1_reg_2134_reg[18]_i_1_n_2 ;
  wire \trunc_ln61_1_reg_2134_reg[18]_i_1_n_3 ;
  wire \trunc_ln61_1_reg_2134_reg[22]_i_1_n_0 ;
  wire \trunc_ln61_1_reg_2134_reg[22]_i_1_n_1 ;
  wire \trunc_ln61_1_reg_2134_reg[22]_i_1_n_2 ;
  wire \trunc_ln61_1_reg_2134_reg[22]_i_1_n_3 ;
  wire \trunc_ln61_1_reg_2134_reg[26]_i_1_n_0 ;
  wire \trunc_ln61_1_reg_2134_reg[26]_i_1_n_1 ;
  wire \trunc_ln61_1_reg_2134_reg[26]_i_1_n_2 ;
  wire \trunc_ln61_1_reg_2134_reg[26]_i_1_n_3 ;
  wire \trunc_ln61_1_reg_2134_reg[2]_i_1_n_0 ;
  wire \trunc_ln61_1_reg_2134_reg[2]_i_1_n_1 ;
  wire \trunc_ln61_1_reg_2134_reg[2]_i_1_n_2 ;
  wire \trunc_ln61_1_reg_2134_reg[2]_i_1_n_3 ;
  wire \trunc_ln61_1_reg_2134_reg[30]_i_1_n_0 ;
  wire \trunc_ln61_1_reg_2134_reg[30]_i_1_n_1 ;
  wire \trunc_ln61_1_reg_2134_reg[30]_i_1_n_2 ;
  wire \trunc_ln61_1_reg_2134_reg[30]_i_1_n_3 ;
  wire \trunc_ln61_1_reg_2134_reg[34]_i_1_n_0 ;
  wire \trunc_ln61_1_reg_2134_reg[34]_i_1_n_1 ;
  wire \trunc_ln61_1_reg_2134_reg[34]_i_1_n_2 ;
  wire \trunc_ln61_1_reg_2134_reg[34]_i_1_n_3 ;
  wire \trunc_ln61_1_reg_2134_reg[38]_i_1_n_0 ;
  wire \trunc_ln61_1_reg_2134_reg[38]_i_1_n_1 ;
  wire \trunc_ln61_1_reg_2134_reg[38]_i_1_n_2 ;
  wire \trunc_ln61_1_reg_2134_reg[38]_i_1_n_3 ;
  wire \trunc_ln61_1_reg_2134_reg[42]_i_1_n_0 ;
  wire \trunc_ln61_1_reg_2134_reg[42]_i_1_n_1 ;
  wire \trunc_ln61_1_reg_2134_reg[42]_i_1_n_2 ;
  wire \trunc_ln61_1_reg_2134_reg[42]_i_1_n_3 ;
  wire \trunc_ln61_1_reg_2134_reg[46]_i_1_n_0 ;
  wire \trunc_ln61_1_reg_2134_reg[46]_i_1_n_1 ;
  wire \trunc_ln61_1_reg_2134_reg[46]_i_1_n_2 ;
  wire \trunc_ln61_1_reg_2134_reg[46]_i_1_n_3 ;
  wire \trunc_ln61_1_reg_2134_reg[50]_i_1_n_0 ;
  wire \trunc_ln61_1_reg_2134_reg[50]_i_1_n_1 ;
  wire \trunc_ln61_1_reg_2134_reg[50]_i_1_n_2 ;
  wire \trunc_ln61_1_reg_2134_reg[50]_i_1_n_3 ;
  wire \trunc_ln61_1_reg_2134_reg[54]_i_1_n_0 ;
  wire \trunc_ln61_1_reg_2134_reg[54]_i_1_n_1 ;
  wire \trunc_ln61_1_reg_2134_reg[54]_i_1_n_2 ;
  wire \trunc_ln61_1_reg_2134_reg[54]_i_1_n_3 ;
  wire \trunc_ln61_1_reg_2134_reg[58]_i_1_n_0 ;
  wire \trunc_ln61_1_reg_2134_reg[58]_i_1_n_1 ;
  wire \trunc_ln61_1_reg_2134_reg[58]_i_1_n_2 ;
  wire \trunc_ln61_1_reg_2134_reg[58]_i_1_n_3 ;
  wire \trunc_ln61_1_reg_2134_reg[60]_i_10_n_0 ;
  wire \trunc_ln61_1_reg_2134_reg[60]_i_10_n_1 ;
  wire \trunc_ln61_1_reg_2134_reg[60]_i_10_n_2 ;
  wire \trunc_ln61_1_reg_2134_reg[60]_i_10_n_3 ;
  wire \trunc_ln61_1_reg_2134_reg[60]_i_20_n_0 ;
  wire \trunc_ln61_1_reg_2134_reg[60]_i_20_n_1 ;
  wire \trunc_ln61_1_reg_2134_reg[60]_i_20_n_2 ;
  wire \trunc_ln61_1_reg_2134_reg[60]_i_20_n_3 ;
  wire \trunc_ln61_1_reg_2134_reg[60]_i_25_n_0 ;
  wire \trunc_ln61_1_reg_2134_reg[60]_i_25_n_1 ;
  wire \trunc_ln61_1_reg_2134_reg[60]_i_25_n_2 ;
  wire \trunc_ln61_1_reg_2134_reg[60]_i_25_n_3 ;
  wire \trunc_ln61_1_reg_2134_reg[60]_i_2_n_3 ;
  wire \trunc_ln61_1_reg_2134_reg[60]_i_41_n_0 ;
  wire \trunc_ln61_1_reg_2134_reg[60]_i_41_n_1 ;
  wire \trunc_ln61_1_reg_2134_reg[60]_i_41_n_2 ;
  wire \trunc_ln61_1_reg_2134_reg[60]_i_41_n_3 ;
  wire \trunc_ln61_1_reg_2134_reg[60]_i_4_n_1 ;
  wire \trunc_ln61_1_reg_2134_reg[60]_i_4_n_2 ;
  wire \trunc_ln61_1_reg_2134_reg[60]_i_4_n_3 ;
  wire \trunc_ln61_1_reg_2134_reg[60]_i_8_n_0 ;
  wire \trunc_ln61_1_reg_2134_reg[60]_i_8_n_1 ;
  wire \trunc_ln61_1_reg_2134_reg[60]_i_8_n_2 ;
  wire \trunc_ln61_1_reg_2134_reg[60]_i_8_n_3 ;
  wire \trunc_ln61_1_reg_2134_reg[6]_i_1_n_0 ;
  wire \trunc_ln61_1_reg_2134_reg[6]_i_1_n_1 ;
  wire \trunc_ln61_1_reg_2134_reg[6]_i_1_n_2 ;
  wire \trunc_ln61_1_reg_2134_reg[6]_i_1_n_3 ;
  wire [60:0]trunc_ln61_2_reg_2156;
  wire trunc_ln61_2_reg_21560;
  wire \trunc_ln61_2_reg_2156[10]_i_2_n_0 ;
  wire \trunc_ln61_2_reg_2156[10]_i_3_n_0 ;
  wire \trunc_ln61_2_reg_2156[10]_i_4_n_0 ;
  wire \trunc_ln61_2_reg_2156[10]_i_5_n_0 ;
  wire \trunc_ln61_2_reg_2156[14]_i_2_n_0 ;
  wire \trunc_ln61_2_reg_2156[14]_i_3_n_0 ;
  wire \trunc_ln61_2_reg_2156[14]_i_4_n_0 ;
  wire \trunc_ln61_2_reg_2156[14]_i_5_n_0 ;
  wire \trunc_ln61_2_reg_2156[18]_i_2_n_0 ;
  wire \trunc_ln61_2_reg_2156[18]_i_3_n_0 ;
  wire \trunc_ln61_2_reg_2156[18]_i_4_n_0 ;
  wire \trunc_ln61_2_reg_2156[18]_i_5_n_0 ;
  wire \trunc_ln61_2_reg_2156[22]_i_2_n_0 ;
  wire \trunc_ln61_2_reg_2156[22]_i_3_n_0 ;
  wire \trunc_ln61_2_reg_2156[22]_i_4_n_0 ;
  wire \trunc_ln61_2_reg_2156[22]_i_5_n_0 ;
  wire \trunc_ln61_2_reg_2156[26]_i_2_n_0 ;
  wire \trunc_ln61_2_reg_2156[26]_i_3_n_0 ;
  wire \trunc_ln61_2_reg_2156[26]_i_4_n_0 ;
  wire \trunc_ln61_2_reg_2156[26]_i_5_n_0 ;
  wire \trunc_ln61_2_reg_2156[2]_i_2_n_0 ;
  wire \trunc_ln61_2_reg_2156[2]_i_3_n_0 ;
  wire \trunc_ln61_2_reg_2156[2]_i_4_n_0 ;
  wire \trunc_ln61_2_reg_2156[30]_i_2_n_0 ;
  wire \trunc_ln61_2_reg_2156[30]_i_3_n_0 ;
  wire \trunc_ln61_2_reg_2156[30]_i_4_n_0 ;
  wire \trunc_ln61_2_reg_2156[30]_i_5_n_0 ;
  wire \trunc_ln61_2_reg_2156[34]_i_2_n_0 ;
  wire \trunc_ln61_2_reg_2156[34]_i_3_n_0 ;
  wire \trunc_ln61_2_reg_2156[34]_i_4_n_0 ;
  wire \trunc_ln61_2_reg_2156[34]_i_5_n_0 ;
  wire \trunc_ln61_2_reg_2156[34]_i_6_n_0 ;
  wire \trunc_ln61_2_reg_2156[38]_i_2_n_0 ;
  wire \trunc_ln61_2_reg_2156[38]_i_3_n_0 ;
  wire \trunc_ln61_2_reg_2156[38]_i_4_n_0 ;
  wire \trunc_ln61_2_reg_2156[38]_i_5_n_0 ;
  wire \trunc_ln61_2_reg_2156[42]_i_2_n_0 ;
  wire \trunc_ln61_2_reg_2156[42]_i_3_n_0 ;
  wire \trunc_ln61_2_reg_2156[42]_i_4_n_0 ;
  wire \trunc_ln61_2_reg_2156[42]_i_5_n_0 ;
  wire \trunc_ln61_2_reg_2156[46]_i_2_n_0 ;
  wire \trunc_ln61_2_reg_2156[46]_i_3_n_0 ;
  wire \trunc_ln61_2_reg_2156[46]_i_4_n_0 ;
  wire \trunc_ln61_2_reg_2156[46]_i_5_n_0 ;
  wire \trunc_ln61_2_reg_2156[50]_i_2_n_0 ;
  wire \trunc_ln61_2_reg_2156[50]_i_3_n_0 ;
  wire \trunc_ln61_2_reg_2156[50]_i_4_n_0 ;
  wire \trunc_ln61_2_reg_2156[50]_i_5_n_0 ;
  wire \trunc_ln61_2_reg_2156[54]_i_2_n_0 ;
  wire \trunc_ln61_2_reg_2156[54]_i_3_n_0 ;
  wire \trunc_ln61_2_reg_2156[54]_i_4_n_0 ;
  wire \trunc_ln61_2_reg_2156[54]_i_5_n_0 ;
  wire \trunc_ln61_2_reg_2156[58]_i_2_n_0 ;
  wire \trunc_ln61_2_reg_2156[58]_i_3_n_0 ;
  wire \trunc_ln61_2_reg_2156[58]_i_4_n_0 ;
  wire \trunc_ln61_2_reg_2156[58]_i_5_n_0 ;
  wire \trunc_ln61_2_reg_2156[60]_i_11_n_0 ;
  wire \trunc_ln61_2_reg_2156[60]_i_12_n_0 ;
  wire \trunc_ln61_2_reg_2156[60]_i_13_n_0 ;
  wire \trunc_ln61_2_reg_2156[60]_i_14_n_0 ;
  wire \trunc_ln61_2_reg_2156[60]_i_15_n_0 ;
  wire \trunc_ln61_2_reg_2156[60]_i_16_n_0 ;
  wire \trunc_ln61_2_reg_2156[60]_i_17_n_0 ;
  wire \trunc_ln61_2_reg_2156[60]_i_18_n_0 ;
  wire \trunc_ln61_2_reg_2156[60]_i_19_n_0 ;
  wire \trunc_ln61_2_reg_2156[60]_i_21_n_0 ;
  wire \trunc_ln61_2_reg_2156[60]_i_22_n_0 ;
  wire \trunc_ln61_2_reg_2156[60]_i_23_n_0 ;
  wire \trunc_ln61_2_reg_2156[60]_i_24_n_0 ;
  wire \trunc_ln61_2_reg_2156[60]_i_26_n_0 ;
  wire \trunc_ln61_2_reg_2156[60]_i_27_n_0 ;
  wire \trunc_ln61_2_reg_2156[60]_i_28_n_0 ;
  wire \trunc_ln61_2_reg_2156[60]_i_29_n_0 ;
  wire \trunc_ln61_2_reg_2156[60]_i_30_n_0 ;
  wire \trunc_ln61_2_reg_2156[60]_i_31_n_0 ;
  wire \trunc_ln61_2_reg_2156[60]_i_32_n_0 ;
  wire \trunc_ln61_2_reg_2156[60]_i_33_n_0 ;
  wire \trunc_ln61_2_reg_2156[60]_i_34_n_0 ;
  wire \trunc_ln61_2_reg_2156[60]_i_35_n_0 ;
  wire \trunc_ln61_2_reg_2156[60]_i_36_n_0 ;
  wire \trunc_ln61_2_reg_2156[60]_i_37_n_0 ;
  wire \trunc_ln61_2_reg_2156[60]_i_38_n_0 ;
  wire \trunc_ln61_2_reg_2156[60]_i_39_n_0 ;
  wire \trunc_ln61_2_reg_2156[60]_i_40_n_0 ;
  wire \trunc_ln61_2_reg_2156[60]_i_42_n_0 ;
  wire \trunc_ln61_2_reg_2156[60]_i_43_n_0 ;
  wire \trunc_ln61_2_reg_2156[60]_i_44_n_0 ;
  wire \trunc_ln61_2_reg_2156[60]_i_45_n_0 ;
  wire \trunc_ln61_2_reg_2156[60]_i_46_n_0 ;
  wire \trunc_ln61_2_reg_2156[60]_i_47_n_0 ;
  wire \trunc_ln61_2_reg_2156[60]_i_48_n_0 ;
  wire \trunc_ln61_2_reg_2156[60]_i_49_n_0 ;
  wire \trunc_ln61_2_reg_2156[60]_i_50_n_0 ;
  wire \trunc_ln61_2_reg_2156[60]_i_6_n_0 ;
  wire \trunc_ln61_2_reg_2156[60]_i_7_n_0 ;
  wire \trunc_ln61_2_reg_2156[60]_i_9_n_0 ;
  wire \trunc_ln61_2_reg_2156[6]_i_2_n_0 ;
  wire \trunc_ln61_2_reg_2156[6]_i_3_n_0 ;
  wire \trunc_ln61_2_reg_2156[6]_i_4_n_0 ;
  wire \trunc_ln61_2_reg_2156[6]_i_5_n_0 ;
  wire \trunc_ln61_2_reg_2156_reg[10]_i_1_n_0 ;
  wire \trunc_ln61_2_reg_2156_reg[10]_i_1_n_1 ;
  wire \trunc_ln61_2_reg_2156_reg[10]_i_1_n_2 ;
  wire \trunc_ln61_2_reg_2156_reg[10]_i_1_n_3 ;
  wire \trunc_ln61_2_reg_2156_reg[14]_i_1_n_0 ;
  wire \trunc_ln61_2_reg_2156_reg[14]_i_1_n_1 ;
  wire \trunc_ln61_2_reg_2156_reg[14]_i_1_n_2 ;
  wire \trunc_ln61_2_reg_2156_reg[14]_i_1_n_3 ;
  wire \trunc_ln61_2_reg_2156_reg[18]_i_1_n_0 ;
  wire \trunc_ln61_2_reg_2156_reg[18]_i_1_n_1 ;
  wire \trunc_ln61_2_reg_2156_reg[18]_i_1_n_2 ;
  wire \trunc_ln61_2_reg_2156_reg[18]_i_1_n_3 ;
  wire \trunc_ln61_2_reg_2156_reg[22]_i_1_n_0 ;
  wire \trunc_ln61_2_reg_2156_reg[22]_i_1_n_1 ;
  wire \trunc_ln61_2_reg_2156_reg[22]_i_1_n_2 ;
  wire \trunc_ln61_2_reg_2156_reg[22]_i_1_n_3 ;
  wire \trunc_ln61_2_reg_2156_reg[26]_i_1_n_0 ;
  wire \trunc_ln61_2_reg_2156_reg[26]_i_1_n_1 ;
  wire \trunc_ln61_2_reg_2156_reg[26]_i_1_n_2 ;
  wire \trunc_ln61_2_reg_2156_reg[26]_i_1_n_3 ;
  wire \trunc_ln61_2_reg_2156_reg[2]_i_1_n_0 ;
  wire \trunc_ln61_2_reg_2156_reg[2]_i_1_n_1 ;
  wire \trunc_ln61_2_reg_2156_reg[2]_i_1_n_2 ;
  wire \trunc_ln61_2_reg_2156_reg[2]_i_1_n_3 ;
  wire \trunc_ln61_2_reg_2156_reg[30]_i_1_n_0 ;
  wire \trunc_ln61_2_reg_2156_reg[30]_i_1_n_1 ;
  wire \trunc_ln61_2_reg_2156_reg[30]_i_1_n_2 ;
  wire \trunc_ln61_2_reg_2156_reg[30]_i_1_n_3 ;
  wire \trunc_ln61_2_reg_2156_reg[34]_i_1_n_0 ;
  wire \trunc_ln61_2_reg_2156_reg[34]_i_1_n_1 ;
  wire \trunc_ln61_2_reg_2156_reg[34]_i_1_n_2 ;
  wire \trunc_ln61_2_reg_2156_reg[34]_i_1_n_3 ;
  wire \trunc_ln61_2_reg_2156_reg[38]_i_1_n_0 ;
  wire \trunc_ln61_2_reg_2156_reg[38]_i_1_n_1 ;
  wire \trunc_ln61_2_reg_2156_reg[38]_i_1_n_2 ;
  wire \trunc_ln61_2_reg_2156_reg[38]_i_1_n_3 ;
  wire \trunc_ln61_2_reg_2156_reg[42]_i_1_n_0 ;
  wire \trunc_ln61_2_reg_2156_reg[42]_i_1_n_1 ;
  wire \trunc_ln61_2_reg_2156_reg[42]_i_1_n_2 ;
  wire \trunc_ln61_2_reg_2156_reg[42]_i_1_n_3 ;
  wire \trunc_ln61_2_reg_2156_reg[46]_i_1_n_0 ;
  wire \trunc_ln61_2_reg_2156_reg[46]_i_1_n_1 ;
  wire \trunc_ln61_2_reg_2156_reg[46]_i_1_n_2 ;
  wire \trunc_ln61_2_reg_2156_reg[46]_i_1_n_3 ;
  wire \trunc_ln61_2_reg_2156_reg[50]_i_1_n_0 ;
  wire \trunc_ln61_2_reg_2156_reg[50]_i_1_n_1 ;
  wire \trunc_ln61_2_reg_2156_reg[50]_i_1_n_2 ;
  wire \trunc_ln61_2_reg_2156_reg[50]_i_1_n_3 ;
  wire \trunc_ln61_2_reg_2156_reg[54]_i_1_n_0 ;
  wire \trunc_ln61_2_reg_2156_reg[54]_i_1_n_1 ;
  wire \trunc_ln61_2_reg_2156_reg[54]_i_1_n_2 ;
  wire \trunc_ln61_2_reg_2156_reg[54]_i_1_n_3 ;
  wire \trunc_ln61_2_reg_2156_reg[58]_i_1_n_0 ;
  wire \trunc_ln61_2_reg_2156_reg[58]_i_1_n_1 ;
  wire \trunc_ln61_2_reg_2156_reg[58]_i_1_n_2 ;
  wire \trunc_ln61_2_reg_2156_reg[58]_i_1_n_3 ;
  wire \trunc_ln61_2_reg_2156_reg[60]_i_10_n_0 ;
  wire \trunc_ln61_2_reg_2156_reg[60]_i_10_n_1 ;
  wire \trunc_ln61_2_reg_2156_reg[60]_i_10_n_2 ;
  wire \trunc_ln61_2_reg_2156_reg[60]_i_10_n_3 ;
  wire \trunc_ln61_2_reg_2156_reg[60]_i_20_n_0 ;
  wire \trunc_ln61_2_reg_2156_reg[60]_i_20_n_1 ;
  wire \trunc_ln61_2_reg_2156_reg[60]_i_20_n_2 ;
  wire \trunc_ln61_2_reg_2156_reg[60]_i_20_n_3 ;
  wire \trunc_ln61_2_reg_2156_reg[60]_i_25_n_0 ;
  wire \trunc_ln61_2_reg_2156_reg[60]_i_25_n_1 ;
  wire \trunc_ln61_2_reg_2156_reg[60]_i_25_n_2 ;
  wire \trunc_ln61_2_reg_2156_reg[60]_i_25_n_3 ;
  wire \trunc_ln61_2_reg_2156_reg[60]_i_2_n_3 ;
  wire \trunc_ln61_2_reg_2156_reg[60]_i_41_n_0 ;
  wire \trunc_ln61_2_reg_2156_reg[60]_i_41_n_1 ;
  wire \trunc_ln61_2_reg_2156_reg[60]_i_41_n_2 ;
  wire \trunc_ln61_2_reg_2156_reg[60]_i_41_n_3 ;
  wire \trunc_ln61_2_reg_2156_reg[60]_i_4_n_1 ;
  wire \trunc_ln61_2_reg_2156_reg[60]_i_4_n_2 ;
  wire \trunc_ln61_2_reg_2156_reg[60]_i_4_n_3 ;
  wire \trunc_ln61_2_reg_2156_reg[60]_i_8_n_0 ;
  wire \trunc_ln61_2_reg_2156_reg[60]_i_8_n_1 ;
  wire \trunc_ln61_2_reg_2156_reg[60]_i_8_n_2 ;
  wire \trunc_ln61_2_reg_2156_reg[60]_i_8_n_3 ;
  wire \trunc_ln61_2_reg_2156_reg[6]_i_1_n_0 ;
  wire \trunc_ln61_2_reg_2156_reg[6]_i_1_n_1 ;
  wire \trunc_ln61_2_reg_2156_reg[6]_i_1_n_2 ;
  wire \trunc_ln61_2_reg_2156_reg[6]_i_1_n_3 ;
  wire [60:0]trunc_ln61_3_reg_2178;
  wire trunc_ln61_3_reg_21780;
  wire \trunc_ln61_3_reg_2178[10]_i_2_n_0 ;
  wire \trunc_ln61_3_reg_2178[10]_i_3_n_0 ;
  wire \trunc_ln61_3_reg_2178[10]_i_4_n_0 ;
  wire \trunc_ln61_3_reg_2178[10]_i_5_n_0 ;
  wire \trunc_ln61_3_reg_2178[14]_i_2_n_0 ;
  wire \trunc_ln61_3_reg_2178[14]_i_3_n_0 ;
  wire \trunc_ln61_3_reg_2178[14]_i_4_n_0 ;
  wire \trunc_ln61_3_reg_2178[14]_i_5_n_0 ;
  wire \trunc_ln61_3_reg_2178[18]_i_2_n_0 ;
  wire \trunc_ln61_3_reg_2178[18]_i_3_n_0 ;
  wire \trunc_ln61_3_reg_2178[18]_i_4_n_0 ;
  wire \trunc_ln61_3_reg_2178[18]_i_5_n_0 ;
  wire \trunc_ln61_3_reg_2178[22]_i_2_n_0 ;
  wire \trunc_ln61_3_reg_2178[22]_i_3_n_0 ;
  wire \trunc_ln61_3_reg_2178[22]_i_4_n_0 ;
  wire \trunc_ln61_3_reg_2178[22]_i_5_n_0 ;
  wire \trunc_ln61_3_reg_2178[26]_i_2_n_0 ;
  wire \trunc_ln61_3_reg_2178[26]_i_3_n_0 ;
  wire \trunc_ln61_3_reg_2178[26]_i_4_n_0 ;
  wire \trunc_ln61_3_reg_2178[26]_i_5_n_0 ;
  wire \trunc_ln61_3_reg_2178[2]_i_2_n_0 ;
  wire \trunc_ln61_3_reg_2178[2]_i_3_n_0 ;
  wire \trunc_ln61_3_reg_2178[2]_i_4_n_0 ;
  wire \trunc_ln61_3_reg_2178[30]_i_2_n_0 ;
  wire \trunc_ln61_3_reg_2178[30]_i_3_n_0 ;
  wire \trunc_ln61_3_reg_2178[30]_i_4_n_0 ;
  wire \trunc_ln61_3_reg_2178[30]_i_5_n_0 ;
  wire \trunc_ln61_3_reg_2178[34]_i_2_n_0 ;
  wire \trunc_ln61_3_reg_2178[34]_i_3_n_0 ;
  wire \trunc_ln61_3_reg_2178[34]_i_4_n_0 ;
  wire \trunc_ln61_3_reg_2178[34]_i_5_n_0 ;
  wire \trunc_ln61_3_reg_2178[34]_i_6_n_0 ;
  wire \trunc_ln61_3_reg_2178[38]_i_2_n_0 ;
  wire \trunc_ln61_3_reg_2178[38]_i_3_n_0 ;
  wire \trunc_ln61_3_reg_2178[38]_i_4_n_0 ;
  wire \trunc_ln61_3_reg_2178[38]_i_5_n_0 ;
  wire \trunc_ln61_3_reg_2178[42]_i_2_n_0 ;
  wire \trunc_ln61_3_reg_2178[42]_i_3_n_0 ;
  wire \trunc_ln61_3_reg_2178[42]_i_4_n_0 ;
  wire \trunc_ln61_3_reg_2178[42]_i_5_n_0 ;
  wire \trunc_ln61_3_reg_2178[46]_i_2_n_0 ;
  wire \trunc_ln61_3_reg_2178[46]_i_3_n_0 ;
  wire \trunc_ln61_3_reg_2178[46]_i_4_n_0 ;
  wire \trunc_ln61_3_reg_2178[46]_i_5_n_0 ;
  wire \trunc_ln61_3_reg_2178[50]_i_2_n_0 ;
  wire \trunc_ln61_3_reg_2178[50]_i_3_n_0 ;
  wire \trunc_ln61_3_reg_2178[50]_i_4_n_0 ;
  wire \trunc_ln61_3_reg_2178[50]_i_5_n_0 ;
  wire \trunc_ln61_3_reg_2178[54]_i_2_n_0 ;
  wire \trunc_ln61_3_reg_2178[54]_i_3_n_0 ;
  wire \trunc_ln61_3_reg_2178[54]_i_4_n_0 ;
  wire \trunc_ln61_3_reg_2178[54]_i_5_n_0 ;
  wire \trunc_ln61_3_reg_2178[58]_i_2_n_0 ;
  wire \trunc_ln61_3_reg_2178[58]_i_3_n_0 ;
  wire \trunc_ln61_3_reg_2178[58]_i_4_n_0 ;
  wire \trunc_ln61_3_reg_2178[58]_i_5_n_0 ;
  wire \trunc_ln61_3_reg_2178[60]_i_11_n_0 ;
  wire \trunc_ln61_3_reg_2178[60]_i_12_n_0 ;
  wire \trunc_ln61_3_reg_2178[60]_i_13_n_0 ;
  wire \trunc_ln61_3_reg_2178[60]_i_14_n_0 ;
  wire \trunc_ln61_3_reg_2178[60]_i_15_n_0 ;
  wire \trunc_ln61_3_reg_2178[60]_i_16_n_0 ;
  wire \trunc_ln61_3_reg_2178[60]_i_17_n_0 ;
  wire \trunc_ln61_3_reg_2178[60]_i_18_n_0 ;
  wire \trunc_ln61_3_reg_2178[60]_i_19_n_0 ;
  wire \trunc_ln61_3_reg_2178[60]_i_21_n_0 ;
  wire \trunc_ln61_3_reg_2178[60]_i_22_n_0 ;
  wire \trunc_ln61_3_reg_2178[60]_i_23_n_0 ;
  wire \trunc_ln61_3_reg_2178[60]_i_24_n_0 ;
  wire \trunc_ln61_3_reg_2178[60]_i_26_n_0 ;
  wire \trunc_ln61_3_reg_2178[60]_i_27_n_0 ;
  wire \trunc_ln61_3_reg_2178[60]_i_28_n_0 ;
  wire \trunc_ln61_3_reg_2178[60]_i_29_n_0 ;
  wire \trunc_ln61_3_reg_2178[60]_i_30_n_0 ;
  wire \trunc_ln61_3_reg_2178[60]_i_31_n_0 ;
  wire \trunc_ln61_3_reg_2178[60]_i_32_n_0 ;
  wire \trunc_ln61_3_reg_2178[60]_i_33_n_0 ;
  wire \trunc_ln61_3_reg_2178[60]_i_34_n_0 ;
  wire \trunc_ln61_3_reg_2178[60]_i_35_n_0 ;
  wire \trunc_ln61_3_reg_2178[60]_i_36_n_0 ;
  wire \trunc_ln61_3_reg_2178[60]_i_37_n_0 ;
  wire \trunc_ln61_3_reg_2178[60]_i_38_n_0 ;
  wire \trunc_ln61_3_reg_2178[60]_i_39_n_0 ;
  wire \trunc_ln61_3_reg_2178[60]_i_40_n_0 ;
  wire \trunc_ln61_3_reg_2178[60]_i_42_n_0 ;
  wire \trunc_ln61_3_reg_2178[60]_i_43_n_0 ;
  wire \trunc_ln61_3_reg_2178[60]_i_44_n_0 ;
  wire \trunc_ln61_3_reg_2178[60]_i_45_n_0 ;
  wire \trunc_ln61_3_reg_2178[60]_i_46_n_0 ;
  wire \trunc_ln61_3_reg_2178[60]_i_47_n_0 ;
  wire \trunc_ln61_3_reg_2178[60]_i_48_n_0 ;
  wire \trunc_ln61_3_reg_2178[60]_i_49_n_0 ;
  wire \trunc_ln61_3_reg_2178[60]_i_50_n_0 ;
  wire \trunc_ln61_3_reg_2178[60]_i_6_n_0 ;
  wire \trunc_ln61_3_reg_2178[60]_i_7_n_0 ;
  wire \trunc_ln61_3_reg_2178[60]_i_9_n_0 ;
  wire \trunc_ln61_3_reg_2178[6]_i_2_n_0 ;
  wire \trunc_ln61_3_reg_2178[6]_i_3_n_0 ;
  wire \trunc_ln61_3_reg_2178[6]_i_4_n_0 ;
  wire \trunc_ln61_3_reg_2178[6]_i_5_n_0 ;
  wire \trunc_ln61_3_reg_2178_reg[10]_i_1_n_0 ;
  wire \trunc_ln61_3_reg_2178_reg[10]_i_1_n_1 ;
  wire \trunc_ln61_3_reg_2178_reg[10]_i_1_n_2 ;
  wire \trunc_ln61_3_reg_2178_reg[10]_i_1_n_3 ;
  wire \trunc_ln61_3_reg_2178_reg[14]_i_1_n_0 ;
  wire \trunc_ln61_3_reg_2178_reg[14]_i_1_n_1 ;
  wire \trunc_ln61_3_reg_2178_reg[14]_i_1_n_2 ;
  wire \trunc_ln61_3_reg_2178_reg[14]_i_1_n_3 ;
  wire \trunc_ln61_3_reg_2178_reg[18]_i_1_n_0 ;
  wire \trunc_ln61_3_reg_2178_reg[18]_i_1_n_1 ;
  wire \trunc_ln61_3_reg_2178_reg[18]_i_1_n_2 ;
  wire \trunc_ln61_3_reg_2178_reg[18]_i_1_n_3 ;
  wire \trunc_ln61_3_reg_2178_reg[22]_i_1_n_0 ;
  wire \trunc_ln61_3_reg_2178_reg[22]_i_1_n_1 ;
  wire \trunc_ln61_3_reg_2178_reg[22]_i_1_n_2 ;
  wire \trunc_ln61_3_reg_2178_reg[22]_i_1_n_3 ;
  wire \trunc_ln61_3_reg_2178_reg[26]_i_1_n_0 ;
  wire \trunc_ln61_3_reg_2178_reg[26]_i_1_n_1 ;
  wire \trunc_ln61_3_reg_2178_reg[26]_i_1_n_2 ;
  wire \trunc_ln61_3_reg_2178_reg[26]_i_1_n_3 ;
  wire \trunc_ln61_3_reg_2178_reg[2]_i_1_n_0 ;
  wire \trunc_ln61_3_reg_2178_reg[2]_i_1_n_1 ;
  wire \trunc_ln61_3_reg_2178_reg[2]_i_1_n_2 ;
  wire \trunc_ln61_3_reg_2178_reg[2]_i_1_n_3 ;
  wire \trunc_ln61_3_reg_2178_reg[30]_i_1_n_0 ;
  wire \trunc_ln61_3_reg_2178_reg[30]_i_1_n_1 ;
  wire \trunc_ln61_3_reg_2178_reg[30]_i_1_n_2 ;
  wire \trunc_ln61_3_reg_2178_reg[30]_i_1_n_3 ;
  wire \trunc_ln61_3_reg_2178_reg[34]_i_1_n_0 ;
  wire \trunc_ln61_3_reg_2178_reg[34]_i_1_n_1 ;
  wire \trunc_ln61_3_reg_2178_reg[34]_i_1_n_2 ;
  wire \trunc_ln61_3_reg_2178_reg[34]_i_1_n_3 ;
  wire \trunc_ln61_3_reg_2178_reg[38]_i_1_n_0 ;
  wire \trunc_ln61_3_reg_2178_reg[38]_i_1_n_1 ;
  wire \trunc_ln61_3_reg_2178_reg[38]_i_1_n_2 ;
  wire \trunc_ln61_3_reg_2178_reg[38]_i_1_n_3 ;
  wire \trunc_ln61_3_reg_2178_reg[42]_i_1_n_0 ;
  wire \trunc_ln61_3_reg_2178_reg[42]_i_1_n_1 ;
  wire \trunc_ln61_3_reg_2178_reg[42]_i_1_n_2 ;
  wire \trunc_ln61_3_reg_2178_reg[42]_i_1_n_3 ;
  wire \trunc_ln61_3_reg_2178_reg[46]_i_1_n_0 ;
  wire \trunc_ln61_3_reg_2178_reg[46]_i_1_n_1 ;
  wire \trunc_ln61_3_reg_2178_reg[46]_i_1_n_2 ;
  wire \trunc_ln61_3_reg_2178_reg[46]_i_1_n_3 ;
  wire \trunc_ln61_3_reg_2178_reg[50]_i_1_n_0 ;
  wire \trunc_ln61_3_reg_2178_reg[50]_i_1_n_1 ;
  wire \trunc_ln61_3_reg_2178_reg[50]_i_1_n_2 ;
  wire \trunc_ln61_3_reg_2178_reg[50]_i_1_n_3 ;
  wire \trunc_ln61_3_reg_2178_reg[54]_i_1_n_0 ;
  wire \trunc_ln61_3_reg_2178_reg[54]_i_1_n_1 ;
  wire \trunc_ln61_3_reg_2178_reg[54]_i_1_n_2 ;
  wire \trunc_ln61_3_reg_2178_reg[54]_i_1_n_3 ;
  wire \trunc_ln61_3_reg_2178_reg[58]_i_1_n_0 ;
  wire \trunc_ln61_3_reg_2178_reg[58]_i_1_n_1 ;
  wire \trunc_ln61_3_reg_2178_reg[58]_i_1_n_2 ;
  wire \trunc_ln61_3_reg_2178_reg[58]_i_1_n_3 ;
  wire \trunc_ln61_3_reg_2178_reg[60]_i_10_n_0 ;
  wire \trunc_ln61_3_reg_2178_reg[60]_i_10_n_1 ;
  wire \trunc_ln61_3_reg_2178_reg[60]_i_10_n_2 ;
  wire \trunc_ln61_3_reg_2178_reg[60]_i_10_n_3 ;
  wire \trunc_ln61_3_reg_2178_reg[60]_i_20_n_0 ;
  wire \trunc_ln61_3_reg_2178_reg[60]_i_20_n_1 ;
  wire \trunc_ln61_3_reg_2178_reg[60]_i_20_n_2 ;
  wire \trunc_ln61_3_reg_2178_reg[60]_i_20_n_3 ;
  wire \trunc_ln61_3_reg_2178_reg[60]_i_25_n_0 ;
  wire \trunc_ln61_3_reg_2178_reg[60]_i_25_n_1 ;
  wire \trunc_ln61_3_reg_2178_reg[60]_i_25_n_2 ;
  wire \trunc_ln61_3_reg_2178_reg[60]_i_25_n_3 ;
  wire \trunc_ln61_3_reg_2178_reg[60]_i_2_n_3 ;
  wire \trunc_ln61_3_reg_2178_reg[60]_i_41_n_0 ;
  wire \trunc_ln61_3_reg_2178_reg[60]_i_41_n_1 ;
  wire \trunc_ln61_3_reg_2178_reg[60]_i_41_n_2 ;
  wire \trunc_ln61_3_reg_2178_reg[60]_i_41_n_3 ;
  wire \trunc_ln61_3_reg_2178_reg[60]_i_4_n_1 ;
  wire \trunc_ln61_3_reg_2178_reg[60]_i_4_n_2 ;
  wire \trunc_ln61_3_reg_2178_reg[60]_i_4_n_3 ;
  wire \trunc_ln61_3_reg_2178_reg[60]_i_8_n_0 ;
  wire \trunc_ln61_3_reg_2178_reg[60]_i_8_n_1 ;
  wire \trunc_ln61_3_reg_2178_reg[60]_i_8_n_2 ;
  wire \trunc_ln61_3_reg_2178_reg[60]_i_8_n_3 ;
  wire \trunc_ln61_3_reg_2178_reg[6]_i_1_n_0 ;
  wire \trunc_ln61_3_reg_2178_reg[6]_i_1_n_1 ;
  wire \trunc_ln61_3_reg_2178_reg[6]_i_1_n_2 ;
  wire \trunc_ln61_3_reg_2178_reg[6]_i_1_n_3 ;
  wire [60:0]trunc_ln61_4_reg_2200;
  wire trunc_ln61_4_reg_22000;
  wire \trunc_ln61_4_reg_2200[10]_i_2_n_0 ;
  wire \trunc_ln61_4_reg_2200[10]_i_3_n_0 ;
  wire \trunc_ln61_4_reg_2200[10]_i_4_n_0 ;
  wire \trunc_ln61_4_reg_2200[10]_i_5_n_0 ;
  wire \trunc_ln61_4_reg_2200[14]_i_2_n_0 ;
  wire \trunc_ln61_4_reg_2200[14]_i_3_n_0 ;
  wire \trunc_ln61_4_reg_2200[14]_i_4_n_0 ;
  wire \trunc_ln61_4_reg_2200[14]_i_5_n_0 ;
  wire \trunc_ln61_4_reg_2200[18]_i_2_n_0 ;
  wire \trunc_ln61_4_reg_2200[18]_i_3_n_0 ;
  wire \trunc_ln61_4_reg_2200[18]_i_4_n_0 ;
  wire \trunc_ln61_4_reg_2200[18]_i_5_n_0 ;
  wire \trunc_ln61_4_reg_2200[22]_i_2_n_0 ;
  wire \trunc_ln61_4_reg_2200[22]_i_3_n_0 ;
  wire \trunc_ln61_4_reg_2200[22]_i_4_n_0 ;
  wire \trunc_ln61_4_reg_2200[22]_i_5_n_0 ;
  wire \trunc_ln61_4_reg_2200[26]_i_2_n_0 ;
  wire \trunc_ln61_4_reg_2200[26]_i_3_n_0 ;
  wire \trunc_ln61_4_reg_2200[26]_i_4_n_0 ;
  wire \trunc_ln61_4_reg_2200[26]_i_5_n_0 ;
  wire \trunc_ln61_4_reg_2200[2]_i_2_n_0 ;
  wire \trunc_ln61_4_reg_2200[2]_i_3_n_0 ;
  wire \trunc_ln61_4_reg_2200[2]_i_4_n_0 ;
  wire \trunc_ln61_4_reg_2200[30]_i_2_n_0 ;
  wire \trunc_ln61_4_reg_2200[30]_i_3_n_0 ;
  wire \trunc_ln61_4_reg_2200[30]_i_4_n_0 ;
  wire \trunc_ln61_4_reg_2200[30]_i_5_n_0 ;
  wire \trunc_ln61_4_reg_2200[34]_i_2_n_0 ;
  wire \trunc_ln61_4_reg_2200[34]_i_3_n_0 ;
  wire \trunc_ln61_4_reg_2200[34]_i_4_n_0 ;
  wire \trunc_ln61_4_reg_2200[34]_i_5_n_0 ;
  wire \trunc_ln61_4_reg_2200[34]_i_6_n_0 ;
  wire \trunc_ln61_4_reg_2200[38]_i_2_n_0 ;
  wire \trunc_ln61_4_reg_2200[38]_i_3_n_0 ;
  wire \trunc_ln61_4_reg_2200[38]_i_4_n_0 ;
  wire \trunc_ln61_4_reg_2200[38]_i_5_n_0 ;
  wire \trunc_ln61_4_reg_2200[42]_i_2_n_0 ;
  wire \trunc_ln61_4_reg_2200[42]_i_3_n_0 ;
  wire \trunc_ln61_4_reg_2200[42]_i_4_n_0 ;
  wire \trunc_ln61_4_reg_2200[42]_i_5_n_0 ;
  wire \trunc_ln61_4_reg_2200[46]_i_2_n_0 ;
  wire \trunc_ln61_4_reg_2200[46]_i_3_n_0 ;
  wire \trunc_ln61_4_reg_2200[46]_i_4_n_0 ;
  wire \trunc_ln61_4_reg_2200[46]_i_5_n_0 ;
  wire \trunc_ln61_4_reg_2200[50]_i_2_n_0 ;
  wire \trunc_ln61_4_reg_2200[50]_i_3_n_0 ;
  wire \trunc_ln61_4_reg_2200[50]_i_4_n_0 ;
  wire \trunc_ln61_4_reg_2200[50]_i_5_n_0 ;
  wire \trunc_ln61_4_reg_2200[54]_i_2_n_0 ;
  wire \trunc_ln61_4_reg_2200[54]_i_3_n_0 ;
  wire \trunc_ln61_4_reg_2200[54]_i_4_n_0 ;
  wire \trunc_ln61_4_reg_2200[54]_i_5_n_0 ;
  wire \trunc_ln61_4_reg_2200[58]_i_2_n_0 ;
  wire \trunc_ln61_4_reg_2200[58]_i_3_n_0 ;
  wire \trunc_ln61_4_reg_2200[58]_i_4_n_0 ;
  wire \trunc_ln61_4_reg_2200[58]_i_5_n_0 ;
  wire \trunc_ln61_4_reg_2200[60]_i_11_n_0 ;
  wire \trunc_ln61_4_reg_2200[60]_i_12_n_0 ;
  wire \trunc_ln61_4_reg_2200[60]_i_13_n_0 ;
  wire \trunc_ln61_4_reg_2200[60]_i_14_n_0 ;
  wire \trunc_ln61_4_reg_2200[60]_i_15_n_0 ;
  wire \trunc_ln61_4_reg_2200[60]_i_16_n_0 ;
  wire \trunc_ln61_4_reg_2200[60]_i_17_n_0 ;
  wire \trunc_ln61_4_reg_2200[60]_i_18_n_0 ;
  wire \trunc_ln61_4_reg_2200[60]_i_19_n_0 ;
  wire \trunc_ln61_4_reg_2200[60]_i_21_n_0 ;
  wire \trunc_ln61_4_reg_2200[60]_i_22_n_0 ;
  wire \trunc_ln61_4_reg_2200[60]_i_23_n_0 ;
  wire \trunc_ln61_4_reg_2200[60]_i_24_n_0 ;
  wire \trunc_ln61_4_reg_2200[60]_i_26_n_0 ;
  wire \trunc_ln61_4_reg_2200[60]_i_27_n_0 ;
  wire \trunc_ln61_4_reg_2200[60]_i_28_n_0 ;
  wire \trunc_ln61_4_reg_2200[60]_i_29_n_0 ;
  wire \trunc_ln61_4_reg_2200[60]_i_30_n_0 ;
  wire \trunc_ln61_4_reg_2200[60]_i_31_n_0 ;
  wire \trunc_ln61_4_reg_2200[60]_i_32_n_0 ;
  wire \trunc_ln61_4_reg_2200[60]_i_33_n_0 ;
  wire \trunc_ln61_4_reg_2200[60]_i_34_n_0 ;
  wire \trunc_ln61_4_reg_2200[60]_i_35_n_0 ;
  wire \trunc_ln61_4_reg_2200[60]_i_36_n_0 ;
  wire \trunc_ln61_4_reg_2200[60]_i_37_n_0 ;
  wire \trunc_ln61_4_reg_2200[60]_i_38_n_0 ;
  wire \trunc_ln61_4_reg_2200[60]_i_39_n_0 ;
  wire \trunc_ln61_4_reg_2200[60]_i_40_n_0 ;
  wire \trunc_ln61_4_reg_2200[60]_i_42_n_0 ;
  wire \trunc_ln61_4_reg_2200[60]_i_43_n_0 ;
  wire \trunc_ln61_4_reg_2200[60]_i_44_n_0 ;
  wire \trunc_ln61_4_reg_2200[60]_i_45_n_0 ;
  wire \trunc_ln61_4_reg_2200[60]_i_46_n_0 ;
  wire \trunc_ln61_4_reg_2200[60]_i_47_n_0 ;
  wire \trunc_ln61_4_reg_2200[60]_i_48_n_0 ;
  wire \trunc_ln61_4_reg_2200[60]_i_49_n_0 ;
  wire \trunc_ln61_4_reg_2200[60]_i_50_n_0 ;
  wire \trunc_ln61_4_reg_2200[60]_i_6_n_0 ;
  wire \trunc_ln61_4_reg_2200[60]_i_7_n_0 ;
  wire \trunc_ln61_4_reg_2200[60]_i_9_n_0 ;
  wire \trunc_ln61_4_reg_2200[6]_i_2_n_0 ;
  wire \trunc_ln61_4_reg_2200[6]_i_3_n_0 ;
  wire \trunc_ln61_4_reg_2200[6]_i_4_n_0 ;
  wire \trunc_ln61_4_reg_2200[6]_i_5_n_0 ;
  wire \trunc_ln61_4_reg_2200_reg[10]_i_1_n_0 ;
  wire \trunc_ln61_4_reg_2200_reg[10]_i_1_n_1 ;
  wire \trunc_ln61_4_reg_2200_reg[10]_i_1_n_2 ;
  wire \trunc_ln61_4_reg_2200_reg[10]_i_1_n_3 ;
  wire \trunc_ln61_4_reg_2200_reg[14]_i_1_n_0 ;
  wire \trunc_ln61_4_reg_2200_reg[14]_i_1_n_1 ;
  wire \trunc_ln61_4_reg_2200_reg[14]_i_1_n_2 ;
  wire \trunc_ln61_4_reg_2200_reg[14]_i_1_n_3 ;
  wire \trunc_ln61_4_reg_2200_reg[18]_i_1_n_0 ;
  wire \trunc_ln61_4_reg_2200_reg[18]_i_1_n_1 ;
  wire \trunc_ln61_4_reg_2200_reg[18]_i_1_n_2 ;
  wire \trunc_ln61_4_reg_2200_reg[18]_i_1_n_3 ;
  wire \trunc_ln61_4_reg_2200_reg[22]_i_1_n_0 ;
  wire \trunc_ln61_4_reg_2200_reg[22]_i_1_n_1 ;
  wire \trunc_ln61_4_reg_2200_reg[22]_i_1_n_2 ;
  wire \trunc_ln61_4_reg_2200_reg[22]_i_1_n_3 ;
  wire \trunc_ln61_4_reg_2200_reg[26]_i_1_n_0 ;
  wire \trunc_ln61_4_reg_2200_reg[26]_i_1_n_1 ;
  wire \trunc_ln61_4_reg_2200_reg[26]_i_1_n_2 ;
  wire \trunc_ln61_4_reg_2200_reg[26]_i_1_n_3 ;
  wire \trunc_ln61_4_reg_2200_reg[2]_i_1_n_0 ;
  wire \trunc_ln61_4_reg_2200_reg[2]_i_1_n_1 ;
  wire \trunc_ln61_4_reg_2200_reg[2]_i_1_n_2 ;
  wire \trunc_ln61_4_reg_2200_reg[2]_i_1_n_3 ;
  wire \trunc_ln61_4_reg_2200_reg[30]_i_1_n_0 ;
  wire \trunc_ln61_4_reg_2200_reg[30]_i_1_n_1 ;
  wire \trunc_ln61_4_reg_2200_reg[30]_i_1_n_2 ;
  wire \trunc_ln61_4_reg_2200_reg[30]_i_1_n_3 ;
  wire \trunc_ln61_4_reg_2200_reg[34]_i_1_n_0 ;
  wire \trunc_ln61_4_reg_2200_reg[34]_i_1_n_1 ;
  wire \trunc_ln61_4_reg_2200_reg[34]_i_1_n_2 ;
  wire \trunc_ln61_4_reg_2200_reg[34]_i_1_n_3 ;
  wire \trunc_ln61_4_reg_2200_reg[38]_i_1_n_0 ;
  wire \trunc_ln61_4_reg_2200_reg[38]_i_1_n_1 ;
  wire \trunc_ln61_4_reg_2200_reg[38]_i_1_n_2 ;
  wire \trunc_ln61_4_reg_2200_reg[38]_i_1_n_3 ;
  wire \trunc_ln61_4_reg_2200_reg[42]_i_1_n_0 ;
  wire \trunc_ln61_4_reg_2200_reg[42]_i_1_n_1 ;
  wire \trunc_ln61_4_reg_2200_reg[42]_i_1_n_2 ;
  wire \trunc_ln61_4_reg_2200_reg[42]_i_1_n_3 ;
  wire \trunc_ln61_4_reg_2200_reg[46]_i_1_n_0 ;
  wire \trunc_ln61_4_reg_2200_reg[46]_i_1_n_1 ;
  wire \trunc_ln61_4_reg_2200_reg[46]_i_1_n_2 ;
  wire \trunc_ln61_4_reg_2200_reg[46]_i_1_n_3 ;
  wire \trunc_ln61_4_reg_2200_reg[50]_i_1_n_0 ;
  wire \trunc_ln61_4_reg_2200_reg[50]_i_1_n_1 ;
  wire \trunc_ln61_4_reg_2200_reg[50]_i_1_n_2 ;
  wire \trunc_ln61_4_reg_2200_reg[50]_i_1_n_3 ;
  wire \trunc_ln61_4_reg_2200_reg[54]_i_1_n_0 ;
  wire \trunc_ln61_4_reg_2200_reg[54]_i_1_n_1 ;
  wire \trunc_ln61_4_reg_2200_reg[54]_i_1_n_2 ;
  wire \trunc_ln61_4_reg_2200_reg[54]_i_1_n_3 ;
  wire \trunc_ln61_4_reg_2200_reg[58]_i_1_n_0 ;
  wire \trunc_ln61_4_reg_2200_reg[58]_i_1_n_1 ;
  wire \trunc_ln61_4_reg_2200_reg[58]_i_1_n_2 ;
  wire \trunc_ln61_4_reg_2200_reg[58]_i_1_n_3 ;
  wire \trunc_ln61_4_reg_2200_reg[60]_i_10_n_0 ;
  wire \trunc_ln61_4_reg_2200_reg[60]_i_10_n_1 ;
  wire \trunc_ln61_4_reg_2200_reg[60]_i_10_n_2 ;
  wire \trunc_ln61_4_reg_2200_reg[60]_i_10_n_3 ;
  wire \trunc_ln61_4_reg_2200_reg[60]_i_20_n_0 ;
  wire \trunc_ln61_4_reg_2200_reg[60]_i_20_n_1 ;
  wire \trunc_ln61_4_reg_2200_reg[60]_i_20_n_2 ;
  wire \trunc_ln61_4_reg_2200_reg[60]_i_20_n_3 ;
  wire \trunc_ln61_4_reg_2200_reg[60]_i_25_n_0 ;
  wire \trunc_ln61_4_reg_2200_reg[60]_i_25_n_1 ;
  wire \trunc_ln61_4_reg_2200_reg[60]_i_25_n_2 ;
  wire \trunc_ln61_4_reg_2200_reg[60]_i_25_n_3 ;
  wire \trunc_ln61_4_reg_2200_reg[60]_i_2_n_3 ;
  wire \trunc_ln61_4_reg_2200_reg[60]_i_41_n_0 ;
  wire \trunc_ln61_4_reg_2200_reg[60]_i_41_n_1 ;
  wire \trunc_ln61_4_reg_2200_reg[60]_i_41_n_2 ;
  wire \trunc_ln61_4_reg_2200_reg[60]_i_41_n_3 ;
  wire \trunc_ln61_4_reg_2200_reg[60]_i_4_n_1 ;
  wire \trunc_ln61_4_reg_2200_reg[60]_i_4_n_2 ;
  wire \trunc_ln61_4_reg_2200_reg[60]_i_4_n_3 ;
  wire \trunc_ln61_4_reg_2200_reg[60]_i_8_n_0 ;
  wire \trunc_ln61_4_reg_2200_reg[60]_i_8_n_1 ;
  wire \trunc_ln61_4_reg_2200_reg[60]_i_8_n_2 ;
  wire \trunc_ln61_4_reg_2200_reg[60]_i_8_n_3 ;
  wire \trunc_ln61_4_reg_2200_reg[6]_i_1_n_0 ;
  wire \trunc_ln61_4_reg_2200_reg[6]_i_1_n_1 ;
  wire \trunc_ln61_4_reg_2200_reg[6]_i_1_n_2 ;
  wire \trunc_ln61_4_reg_2200_reg[6]_i_1_n_3 ;
  wire [60:0]trunc_ln61_5_reg_2222;
  wire trunc_ln61_5_reg_22220;
  wire \trunc_ln61_5_reg_2222[10]_i_2_n_0 ;
  wire \trunc_ln61_5_reg_2222[10]_i_3_n_0 ;
  wire \trunc_ln61_5_reg_2222[10]_i_4_n_0 ;
  wire \trunc_ln61_5_reg_2222[10]_i_5_n_0 ;
  wire \trunc_ln61_5_reg_2222[14]_i_2_n_0 ;
  wire \trunc_ln61_5_reg_2222[14]_i_3_n_0 ;
  wire \trunc_ln61_5_reg_2222[14]_i_4_n_0 ;
  wire \trunc_ln61_5_reg_2222[14]_i_5_n_0 ;
  wire \trunc_ln61_5_reg_2222[18]_i_2_n_0 ;
  wire \trunc_ln61_5_reg_2222[18]_i_3_n_0 ;
  wire \trunc_ln61_5_reg_2222[18]_i_4_n_0 ;
  wire \trunc_ln61_5_reg_2222[18]_i_5_n_0 ;
  wire \trunc_ln61_5_reg_2222[22]_i_2_n_0 ;
  wire \trunc_ln61_5_reg_2222[22]_i_3_n_0 ;
  wire \trunc_ln61_5_reg_2222[22]_i_4_n_0 ;
  wire \trunc_ln61_5_reg_2222[22]_i_5_n_0 ;
  wire \trunc_ln61_5_reg_2222[26]_i_2_n_0 ;
  wire \trunc_ln61_5_reg_2222[26]_i_3_n_0 ;
  wire \trunc_ln61_5_reg_2222[26]_i_4_n_0 ;
  wire \trunc_ln61_5_reg_2222[26]_i_5_n_0 ;
  wire \trunc_ln61_5_reg_2222[2]_i_2_n_0 ;
  wire \trunc_ln61_5_reg_2222[2]_i_3_n_0 ;
  wire \trunc_ln61_5_reg_2222[2]_i_4_n_0 ;
  wire \trunc_ln61_5_reg_2222[30]_i_2_n_0 ;
  wire \trunc_ln61_5_reg_2222[30]_i_3_n_0 ;
  wire \trunc_ln61_5_reg_2222[30]_i_4_n_0 ;
  wire \trunc_ln61_5_reg_2222[30]_i_5_n_0 ;
  wire \trunc_ln61_5_reg_2222[34]_i_2_n_0 ;
  wire \trunc_ln61_5_reg_2222[34]_i_3_n_0 ;
  wire \trunc_ln61_5_reg_2222[34]_i_4_n_0 ;
  wire \trunc_ln61_5_reg_2222[34]_i_5_n_0 ;
  wire \trunc_ln61_5_reg_2222[34]_i_6_n_0 ;
  wire \trunc_ln61_5_reg_2222[38]_i_2_n_0 ;
  wire \trunc_ln61_5_reg_2222[38]_i_3_n_0 ;
  wire \trunc_ln61_5_reg_2222[38]_i_4_n_0 ;
  wire \trunc_ln61_5_reg_2222[38]_i_5_n_0 ;
  wire \trunc_ln61_5_reg_2222[42]_i_2_n_0 ;
  wire \trunc_ln61_5_reg_2222[42]_i_3_n_0 ;
  wire \trunc_ln61_5_reg_2222[42]_i_4_n_0 ;
  wire \trunc_ln61_5_reg_2222[42]_i_5_n_0 ;
  wire \trunc_ln61_5_reg_2222[46]_i_2_n_0 ;
  wire \trunc_ln61_5_reg_2222[46]_i_3_n_0 ;
  wire \trunc_ln61_5_reg_2222[46]_i_4_n_0 ;
  wire \trunc_ln61_5_reg_2222[46]_i_5_n_0 ;
  wire \trunc_ln61_5_reg_2222[50]_i_2_n_0 ;
  wire \trunc_ln61_5_reg_2222[50]_i_3_n_0 ;
  wire \trunc_ln61_5_reg_2222[50]_i_4_n_0 ;
  wire \trunc_ln61_5_reg_2222[50]_i_5_n_0 ;
  wire \trunc_ln61_5_reg_2222[54]_i_2_n_0 ;
  wire \trunc_ln61_5_reg_2222[54]_i_3_n_0 ;
  wire \trunc_ln61_5_reg_2222[54]_i_4_n_0 ;
  wire \trunc_ln61_5_reg_2222[54]_i_5_n_0 ;
  wire \trunc_ln61_5_reg_2222[58]_i_2_n_0 ;
  wire \trunc_ln61_5_reg_2222[58]_i_3_n_0 ;
  wire \trunc_ln61_5_reg_2222[58]_i_4_n_0 ;
  wire \trunc_ln61_5_reg_2222[58]_i_5_n_0 ;
  wire \trunc_ln61_5_reg_2222[60]_i_11_n_0 ;
  wire \trunc_ln61_5_reg_2222[60]_i_12_n_0 ;
  wire \trunc_ln61_5_reg_2222[60]_i_13_n_0 ;
  wire \trunc_ln61_5_reg_2222[60]_i_14_n_0 ;
  wire \trunc_ln61_5_reg_2222[60]_i_15_n_0 ;
  wire \trunc_ln61_5_reg_2222[60]_i_16_n_0 ;
  wire \trunc_ln61_5_reg_2222[60]_i_17_n_0 ;
  wire \trunc_ln61_5_reg_2222[60]_i_18_n_0 ;
  wire \trunc_ln61_5_reg_2222[60]_i_19_n_0 ;
  wire \trunc_ln61_5_reg_2222[60]_i_21_n_0 ;
  wire \trunc_ln61_5_reg_2222[60]_i_22_n_0 ;
  wire \trunc_ln61_5_reg_2222[60]_i_23_n_0 ;
  wire \trunc_ln61_5_reg_2222[60]_i_24_n_0 ;
  wire \trunc_ln61_5_reg_2222[60]_i_26_n_0 ;
  wire \trunc_ln61_5_reg_2222[60]_i_27_n_0 ;
  wire \trunc_ln61_5_reg_2222[60]_i_28_n_0 ;
  wire \trunc_ln61_5_reg_2222[60]_i_29_n_0 ;
  wire \trunc_ln61_5_reg_2222[60]_i_30_n_0 ;
  wire \trunc_ln61_5_reg_2222[60]_i_31_n_0 ;
  wire \trunc_ln61_5_reg_2222[60]_i_32_n_0 ;
  wire \trunc_ln61_5_reg_2222[60]_i_33_n_0 ;
  wire \trunc_ln61_5_reg_2222[60]_i_34_n_0 ;
  wire \trunc_ln61_5_reg_2222[60]_i_35_n_0 ;
  wire \trunc_ln61_5_reg_2222[60]_i_36_n_0 ;
  wire \trunc_ln61_5_reg_2222[60]_i_37_n_0 ;
  wire \trunc_ln61_5_reg_2222[60]_i_38_n_0 ;
  wire \trunc_ln61_5_reg_2222[60]_i_39_n_0 ;
  wire \trunc_ln61_5_reg_2222[60]_i_40_n_0 ;
  wire \trunc_ln61_5_reg_2222[60]_i_42_n_0 ;
  wire \trunc_ln61_5_reg_2222[60]_i_43_n_0 ;
  wire \trunc_ln61_5_reg_2222[60]_i_44_n_0 ;
  wire \trunc_ln61_5_reg_2222[60]_i_45_n_0 ;
  wire \trunc_ln61_5_reg_2222[60]_i_46_n_0 ;
  wire \trunc_ln61_5_reg_2222[60]_i_47_n_0 ;
  wire \trunc_ln61_5_reg_2222[60]_i_48_n_0 ;
  wire \trunc_ln61_5_reg_2222[60]_i_49_n_0 ;
  wire \trunc_ln61_5_reg_2222[60]_i_50_n_0 ;
  wire \trunc_ln61_5_reg_2222[60]_i_6_n_0 ;
  wire \trunc_ln61_5_reg_2222[60]_i_7_n_0 ;
  wire \trunc_ln61_5_reg_2222[60]_i_9_n_0 ;
  wire \trunc_ln61_5_reg_2222[6]_i_2_n_0 ;
  wire \trunc_ln61_5_reg_2222[6]_i_3_n_0 ;
  wire \trunc_ln61_5_reg_2222[6]_i_4_n_0 ;
  wire \trunc_ln61_5_reg_2222[6]_i_5_n_0 ;
  wire \trunc_ln61_5_reg_2222_reg[10]_i_1_n_0 ;
  wire \trunc_ln61_5_reg_2222_reg[10]_i_1_n_1 ;
  wire \trunc_ln61_5_reg_2222_reg[10]_i_1_n_2 ;
  wire \trunc_ln61_5_reg_2222_reg[10]_i_1_n_3 ;
  wire \trunc_ln61_5_reg_2222_reg[14]_i_1_n_0 ;
  wire \trunc_ln61_5_reg_2222_reg[14]_i_1_n_1 ;
  wire \trunc_ln61_5_reg_2222_reg[14]_i_1_n_2 ;
  wire \trunc_ln61_5_reg_2222_reg[14]_i_1_n_3 ;
  wire \trunc_ln61_5_reg_2222_reg[18]_i_1_n_0 ;
  wire \trunc_ln61_5_reg_2222_reg[18]_i_1_n_1 ;
  wire \trunc_ln61_5_reg_2222_reg[18]_i_1_n_2 ;
  wire \trunc_ln61_5_reg_2222_reg[18]_i_1_n_3 ;
  wire \trunc_ln61_5_reg_2222_reg[22]_i_1_n_0 ;
  wire \trunc_ln61_5_reg_2222_reg[22]_i_1_n_1 ;
  wire \trunc_ln61_5_reg_2222_reg[22]_i_1_n_2 ;
  wire \trunc_ln61_5_reg_2222_reg[22]_i_1_n_3 ;
  wire \trunc_ln61_5_reg_2222_reg[26]_i_1_n_0 ;
  wire \trunc_ln61_5_reg_2222_reg[26]_i_1_n_1 ;
  wire \trunc_ln61_5_reg_2222_reg[26]_i_1_n_2 ;
  wire \trunc_ln61_5_reg_2222_reg[26]_i_1_n_3 ;
  wire \trunc_ln61_5_reg_2222_reg[2]_i_1_n_0 ;
  wire \trunc_ln61_5_reg_2222_reg[2]_i_1_n_1 ;
  wire \trunc_ln61_5_reg_2222_reg[2]_i_1_n_2 ;
  wire \trunc_ln61_5_reg_2222_reg[2]_i_1_n_3 ;
  wire \trunc_ln61_5_reg_2222_reg[30]_i_1_n_0 ;
  wire \trunc_ln61_5_reg_2222_reg[30]_i_1_n_1 ;
  wire \trunc_ln61_5_reg_2222_reg[30]_i_1_n_2 ;
  wire \trunc_ln61_5_reg_2222_reg[30]_i_1_n_3 ;
  wire \trunc_ln61_5_reg_2222_reg[34]_i_1_n_0 ;
  wire \trunc_ln61_5_reg_2222_reg[34]_i_1_n_1 ;
  wire \trunc_ln61_5_reg_2222_reg[34]_i_1_n_2 ;
  wire \trunc_ln61_5_reg_2222_reg[34]_i_1_n_3 ;
  wire \trunc_ln61_5_reg_2222_reg[38]_i_1_n_0 ;
  wire \trunc_ln61_5_reg_2222_reg[38]_i_1_n_1 ;
  wire \trunc_ln61_5_reg_2222_reg[38]_i_1_n_2 ;
  wire \trunc_ln61_5_reg_2222_reg[38]_i_1_n_3 ;
  wire \trunc_ln61_5_reg_2222_reg[42]_i_1_n_0 ;
  wire \trunc_ln61_5_reg_2222_reg[42]_i_1_n_1 ;
  wire \trunc_ln61_5_reg_2222_reg[42]_i_1_n_2 ;
  wire \trunc_ln61_5_reg_2222_reg[42]_i_1_n_3 ;
  wire \trunc_ln61_5_reg_2222_reg[46]_i_1_n_0 ;
  wire \trunc_ln61_5_reg_2222_reg[46]_i_1_n_1 ;
  wire \trunc_ln61_5_reg_2222_reg[46]_i_1_n_2 ;
  wire \trunc_ln61_5_reg_2222_reg[46]_i_1_n_3 ;
  wire \trunc_ln61_5_reg_2222_reg[50]_i_1_n_0 ;
  wire \trunc_ln61_5_reg_2222_reg[50]_i_1_n_1 ;
  wire \trunc_ln61_5_reg_2222_reg[50]_i_1_n_2 ;
  wire \trunc_ln61_5_reg_2222_reg[50]_i_1_n_3 ;
  wire \trunc_ln61_5_reg_2222_reg[54]_i_1_n_0 ;
  wire \trunc_ln61_5_reg_2222_reg[54]_i_1_n_1 ;
  wire \trunc_ln61_5_reg_2222_reg[54]_i_1_n_2 ;
  wire \trunc_ln61_5_reg_2222_reg[54]_i_1_n_3 ;
  wire \trunc_ln61_5_reg_2222_reg[58]_i_1_n_0 ;
  wire \trunc_ln61_5_reg_2222_reg[58]_i_1_n_1 ;
  wire \trunc_ln61_5_reg_2222_reg[58]_i_1_n_2 ;
  wire \trunc_ln61_5_reg_2222_reg[58]_i_1_n_3 ;
  wire \trunc_ln61_5_reg_2222_reg[60]_i_10_n_0 ;
  wire \trunc_ln61_5_reg_2222_reg[60]_i_10_n_1 ;
  wire \trunc_ln61_5_reg_2222_reg[60]_i_10_n_2 ;
  wire \trunc_ln61_5_reg_2222_reg[60]_i_10_n_3 ;
  wire \trunc_ln61_5_reg_2222_reg[60]_i_20_n_0 ;
  wire \trunc_ln61_5_reg_2222_reg[60]_i_20_n_1 ;
  wire \trunc_ln61_5_reg_2222_reg[60]_i_20_n_2 ;
  wire \trunc_ln61_5_reg_2222_reg[60]_i_20_n_3 ;
  wire \trunc_ln61_5_reg_2222_reg[60]_i_25_n_0 ;
  wire \trunc_ln61_5_reg_2222_reg[60]_i_25_n_1 ;
  wire \trunc_ln61_5_reg_2222_reg[60]_i_25_n_2 ;
  wire \trunc_ln61_5_reg_2222_reg[60]_i_25_n_3 ;
  wire \trunc_ln61_5_reg_2222_reg[60]_i_2_n_3 ;
  wire \trunc_ln61_5_reg_2222_reg[60]_i_41_n_0 ;
  wire \trunc_ln61_5_reg_2222_reg[60]_i_41_n_1 ;
  wire \trunc_ln61_5_reg_2222_reg[60]_i_41_n_2 ;
  wire \trunc_ln61_5_reg_2222_reg[60]_i_41_n_3 ;
  wire \trunc_ln61_5_reg_2222_reg[60]_i_4_n_1 ;
  wire \trunc_ln61_5_reg_2222_reg[60]_i_4_n_2 ;
  wire \trunc_ln61_5_reg_2222_reg[60]_i_4_n_3 ;
  wire \trunc_ln61_5_reg_2222_reg[60]_i_8_n_0 ;
  wire \trunc_ln61_5_reg_2222_reg[60]_i_8_n_1 ;
  wire \trunc_ln61_5_reg_2222_reg[60]_i_8_n_2 ;
  wire \trunc_ln61_5_reg_2222_reg[60]_i_8_n_3 ;
  wire \trunc_ln61_5_reg_2222_reg[6]_i_1_n_0 ;
  wire \trunc_ln61_5_reg_2222_reg[6]_i_1_n_1 ;
  wire \trunc_ln61_5_reg_2222_reg[6]_i_1_n_2 ;
  wire \trunc_ln61_5_reg_2222_reg[6]_i_1_n_3 ;
  wire [60:0]trunc_ln61_6_reg_2244;
  wire trunc_ln61_6_reg_22440;
  wire \trunc_ln61_6_reg_2244[10]_i_2_n_0 ;
  wire \trunc_ln61_6_reg_2244[10]_i_3_n_0 ;
  wire \trunc_ln61_6_reg_2244[10]_i_4_n_0 ;
  wire \trunc_ln61_6_reg_2244[10]_i_5_n_0 ;
  wire \trunc_ln61_6_reg_2244[14]_i_2_n_0 ;
  wire \trunc_ln61_6_reg_2244[14]_i_3_n_0 ;
  wire \trunc_ln61_6_reg_2244[14]_i_4_n_0 ;
  wire \trunc_ln61_6_reg_2244[14]_i_5_n_0 ;
  wire \trunc_ln61_6_reg_2244[18]_i_2_n_0 ;
  wire \trunc_ln61_6_reg_2244[18]_i_3_n_0 ;
  wire \trunc_ln61_6_reg_2244[18]_i_4_n_0 ;
  wire \trunc_ln61_6_reg_2244[18]_i_5_n_0 ;
  wire \trunc_ln61_6_reg_2244[22]_i_2_n_0 ;
  wire \trunc_ln61_6_reg_2244[22]_i_3_n_0 ;
  wire \trunc_ln61_6_reg_2244[22]_i_4_n_0 ;
  wire \trunc_ln61_6_reg_2244[22]_i_5_n_0 ;
  wire \trunc_ln61_6_reg_2244[26]_i_2_n_0 ;
  wire \trunc_ln61_6_reg_2244[26]_i_3_n_0 ;
  wire \trunc_ln61_6_reg_2244[26]_i_4_n_0 ;
  wire \trunc_ln61_6_reg_2244[26]_i_5_n_0 ;
  wire \trunc_ln61_6_reg_2244[2]_i_2_n_0 ;
  wire \trunc_ln61_6_reg_2244[2]_i_3_n_0 ;
  wire \trunc_ln61_6_reg_2244[2]_i_4_n_0 ;
  wire \trunc_ln61_6_reg_2244[30]_i_2_n_0 ;
  wire \trunc_ln61_6_reg_2244[30]_i_3_n_0 ;
  wire \trunc_ln61_6_reg_2244[30]_i_4_n_0 ;
  wire \trunc_ln61_6_reg_2244[30]_i_5_n_0 ;
  wire \trunc_ln61_6_reg_2244[34]_i_2_n_0 ;
  wire \trunc_ln61_6_reg_2244[34]_i_3_n_0 ;
  wire \trunc_ln61_6_reg_2244[34]_i_4_n_0 ;
  wire \trunc_ln61_6_reg_2244[34]_i_5_n_0 ;
  wire \trunc_ln61_6_reg_2244[34]_i_6_n_0 ;
  wire \trunc_ln61_6_reg_2244[38]_i_2_n_0 ;
  wire \trunc_ln61_6_reg_2244[38]_i_3_n_0 ;
  wire \trunc_ln61_6_reg_2244[38]_i_4_n_0 ;
  wire \trunc_ln61_6_reg_2244[38]_i_5_n_0 ;
  wire \trunc_ln61_6_reg_2244[42]_i_2_n_0 ;
  wire \trunc_ln61_6_reg_2244[42]_i_3_n_0 ;
  wire \trunc_ln61_6_reg_2244[42]_i_4_n_0 ;
  wire \trunc_ln61_6_reg_2244[42]_i_5_n_0 ;
  wire \trunc_ln61_6_reg_2244[46]_i_2_n_0 ;
  wire \trunc_ln61_6_reg_2244[46]_i_3_n_0 ;
  wire \trunc_ln61_6_reg_2244[46]_i_4_n_0 ;
  wire \trunc_ln61_6_reg_2244[46]_i_5_n_0 ;
  wire \trunc_ln61_6_reg_2244[50]_i_2_n_0 ;
  wire \trunc_ln61_6_reg_2244[50]_i_3_n_0 ;
  wire \trunc_ln61_6_reg_2244[50]_i_4_n_0 ;
  wire \trunc_ln61_6_reg_2244[50]_i_5_n_0 ;
  wire \trunc_ln61_6_reg_2244[54]_i_2_n_0 ;
  wire \trunc_ln61_6_reg_2244[54]_i_3_n_0 ;
  wire \trunc_ln61_6_reg_2244[54]_i_4_n_0 ;
  wire \trunc_ln61_6_reg_2244[54]_i_5_n_0 ;
  wire \trunc_ln61_6_reg_2244[58]_i_2_n_0 ;
  wire \trunc_ln61_6_reg_2244[58]_i_3_n_0 ;
  wire \trunc_ln61_6_reg_2244[58]_i_4_n_0 ;
  wire \trunc_ln61_6_reg_2244[58]_i_5_n_0 ;
  wire \trunc_ln61_6_reg_2244[60]_i_10_n_0 ;
  wire \trunc_ln61_6_reg_2244[60]_i_12_n_0 ;
  wire \trunc_ln61_6_reg_2244[60]_i_13_n_0 ;
  wire \trunc_ln61_6_reg_2244[60]_i_14_n_0 ;
  wire \trunc_ln61_6_reg_2244[60]_i_15_n_0 ;
  wire \trunc_ln61_6_reg_2244[60]_i_16_n_0 ;
  wire \trunc_ln61_6_reg_2244[60]_i_17_n_0 ;
  wire \trunc_ln61_6_reg_2244[60]_i_18_n_0 ;
  wire \trunc_ln61_6_reg_2244[60]_i_19_n_0 ;
  wire \trunc_ln61_6_reg_2244[60]_i_20_n_0 ;
  wire \trunc_ln61_6_reg_2244[60]_i_22_n_0 ;
  wire \trunc_ln61_6_reg_2244[60]_i_23_n_0 ;
  wire \trunc_ln61_6_reg_2244[60]_i_24_n_0 ;
  wire \trunc_ln61_6_reg_2244[60]_i_25_n_0 ;
  wire \trunc_ln61_6_reg_2244[60]_i_27_n_0 ;
  wire \trunc_ln61_6_reg_2244[60]_i_28_n_0 ;
  wire \trunc_ln61_6_reg_2244[60]_i_29_n_0 ;
  wire \trunc_ln61_6_reg_2244[60]_i_30_n_0 ;
  wire \trunc_ln61_6_reg_2244[60]_i_31_n_0 ;
  wire \trunc_ln61_6_reg_2244[60]_i_32_n_0 ;
  wire \trunc_ln61_6_reg_2244[60]_i_33_n_0 ;
  wire \trunc_ln61_6_reg_2244[60]_i_34_n_0 ;
  wire \trunc_ln61_6_reg_2244[60]_i_35_n_0 ;
  wire \trunc_ln61_6_reg_2244[60]_i_36_n_0 ;
  wire \trunc_ln61_6_reg_2244[60]_i_37_n_0 ;
  wire \trunc_ln61_6_reg_2244[60]_i_38_n_0 ;
  wire \trunc_ln61_6_reg_2244[60]_i_39_n_0 ;
  wire \trunc_ln61_6_reg_2244[60]_i_40_n_0 ;
  wire \trunc_ln61_6_reg_2244[60]_i_41_n_0 ;
  wire \trunc_ln61_6_reg_2244[60]_i_43_n_0 ;
  wire \trunc_ln61_6_reg_2244[60]_i_44_n_0 ;
  wire \trunc_ln61_6_reg_2244[60]_i_45_n_0 ;
  wire \trunc_ln61_6_reg_2244[60]_i_46_n_0 ;
  wire \trunc_ln61_6_reg_2244[60]_i_47_n_0 ;
  wire \trunc_ln61_6_reg_2244[60]_i_48_n_0 ;
  wire \trunc_ln61_6_reg_2244[60]_i_49_n_0 ;
  wire \trunc_ln61_6_reg_2244[60]_i_50_n_0 ;
  wire \trunc_ln61_6_reg_2244[60]_i_51_n_0 ;
  wire \trunc_ln61_6_reg_2244[60]_i_7_n_0 ;
  wire \trunc_ln61_6_reg_2244[60]_i_8_n_0 ;
  wire \trunc_ln61_6_reg_2244[6]_i_2_n_0 ;
  wire \trunc_ln61_6_reg_2244[6]_i_3_n_0 ;
  wire \trunc_ln61_6_reg_2244[6]_i_4_n_0 ;
  wire \trunc_ln61_6_reg_2244[6]_i_5_n_0 ;
  wire \trunc_ln61_6_reg_2244_reg[10]_i_1_n_0 ;
  wire \trunc_ln61_6_reg_2244_reg[10]_i_1_n_1 ;
  wire \trunc_ln61_6_reg_2244_reg[10]_i_1_n_2 ;
  wire \trunc_ln61_6_reg_2244_reg[10]_i_1_n_3 ;
  wire \trunc_ln61_6_reg_2244_reg[14]_i_1_n_0 ;
  wire \trunc_ln61_6_reg_2244_reg[14]_i_1_n_1 ;
  wire \trunc_ln61_6_reg_2244_reg[14]_i_1_n_2 ;
  wire \trunc_ln61_6_reg_2244_reg[14]_i_1_n_3 ;
  wire \trunc_ln61_6_reg_2244_reg[18]_i_1_n_0 ;
  wire \trunc_ln61_6_reg_2244_reg[18]_i_1_n_1 ;
  wire \trunc_ln61_6_reg_2244_reg[18]_i_1_n_2 ;
  wire \trunc_ln61_6_reg_2244_reg[18]_i_1_n_3 ;
  wire \trunc_ln61_6_reg_2244_reg[22]_i_1_n_0 ;
  wire \trunc_ln61_6_reg_2244_reg[22]_i_1_n_1 ;
  wire \trunc_ln61_6_reg_2244_reg[22]_i_1_n_2 ;
  wire \trunc_ln61_6_reg_2244_reg[22]_i_1_n_3 ;
  wire \trunc_ln61_6_reg_2244_reg[26]_i_1_n_0 ;
  wire \trunc_ln61_6_reg_2244_reg[26]_i_1_n_1 ;
  wire \trunc_ln61_6_reg_2244_reg[26]_i_1_n_2 ;
  wire \trunc_ln61_6_reg_2244_reg[26]_i_1_n_3 ;
  wire \trunc_ln61_6_reg_2244_reg[2]_i_1_n_0 ;
  wire \trunc_ln61_6_reg_2244_reg[2]_i_1_n_1 ;
  wire \trunc_ln61_6_reg_2244_reg[2]_i_1_n_2 ;
  wire \trunc_ln61_6_reg_2244_reg[2]_i_1_n_3 ;
  wire \trunc_ln61_6_reg_2244_reg[30]_i_1_n_0 ;
  wire \trunc_ln61_6_reg_2244_reg[30]_i_1_n_1 ;
  wire \trunc_ln61_6_reg_2244_reg[30]_i_1_n_2 ;
  wire \trunc_ln61_6_reg_2244_reg[30]_i_1_n_3 ;
  wire \trunc_ln61_6_reg_2244_reg[34]_i_1_n_0 ;
  wire \trunc_ln61_6_reg_2244_reg[34]_i_1_n_1 ;
  wire \trunc_ln61_6_reg_2244_reg[34]_i_1_n_2 ;
  wire \trunc_ln61_6_reg_2244_reg[34]_i_1_n_3 ;
  wire \trunc_ln61_6_reg_2244_reg[38]_i_1_n_0 ;
  wire \trunc_ln61_6_reg_2244_reg[38]_i_1_n_1 ;
  wire \trunc_ln61_6_reg_2244_reg[38]_i_1_n_2 ;
  wire \trunc_ln61_6_reg_2244_reg[38]_i_1_n_3 ;
  wire \trunc_ln61_6_reg_2244_reg[42]_i_1_n_0 ;
  wire \trunc_ln61_6_reg_2244_reg[42]_i_1_n_1 ;
  wire \trunc_ln61_6_reg_2244_reg[42]_i_1_n_2 ;
  wire \trunc_ln61_6_reg_2244_reg[42]_i_1_n_3 ;
  wire \trunc_ln61_6_reg_2244_reg[46]_i_1_n_0 ;
  wire \trunc_ln61_6_reg_2244_reg[46]_i_1_n_1 ;
  wire \trunc_ln61_6_reg_2244_reg[46]_i_1_n_2 ;
  wire \trunc_ln61_6_reg_2244_reg[46]_i_1_n_3 ;
  wire \trunc_ln61_6_reg_2244_reg[50]_i_1_n_0 ;
  wire \trunc_ln61_6_reg_2244_reg[50]_i_1_n_1 ;
  wire \trunc_ln61_6_reg_2244_reg[50]_i_1_n_2 ;
  wire \trunc_ln61_6_reg_2244_reg[50]_i_1_n_3 ;
  wire \trunc_ln61_6_reg_2244_reg[54]_i_1_n_0 ;
  wire \trunc_ln61_6_reg_2244_reg[54]_i_1_n_1 ;
  wire \trunc_ln61_6_reg_2244_reg[54]_i_1_n_2 ;
  wire \trunc_ln61_6_reg_2244_reg[54]_i_1_n_3 ;
  wire \trunc_ln61_6_reg_2244_reg[58]_i_1_n_0 ;
  wire \trunc_ln61_6_reg_2244_reg[58]_i_1_n_1 ;
  wire \trunc_ln61_6_reg_2244_reg[58]_i_1_n_2 ;
  wire \trunc_ln61_6_reg_2244_reg[58]_i_1_n_3 ;
  wire \trunc_ln61_6_reg_2244_reg[60]_i_11_n_0 ;
  wire \trunc_ln61_6_reg_2244_reg[60]_i_11_n_1 ;
  wire \trunc_ln61_6_reg_2244_reg[60]_i_11_n_2 ;
  wire \trunc_ln61_6_reg_2244_reg[60]_i_11_n_3 ;
  wire \trunc_ln61_6_reg_2244_reg[60]_i_21_n_0 ;
  wire \trunc_ln61_6_reg_2244_reg[60]_i_21_n_1 ;
  wire \trunc_ln61_6_reg_2244_reg[60]_i_21_n_2 ;
  wire \trunc_ln61_6_reg_2244_reg[60]_i_21_n_3 ;
  wire \trunc_ln61_6_reg_2244_reg[60]_i_26_n_0 ;
  wire \trunc_ln61_6_reg_2244_reg[60]_i_26_n_1 ;
  wire \trunc_ln61_6_reg_2244_reg[60]_i_26_n_2 ;
  wire \trunc_ln61_6_reg_2244_reg[60]_i_26_n_3 ;
  wire \trunc_ln61_6_reg_2244_reg[60]_i_2_n_3 ;
  wire \trunc_ln61_6_reg_2244_reg[60]_i_42_n_0 ;
  wire \trunc_ln61_6_reg_2244_reg[60]_i_42_n_1 ;
  wire \trunc_ln61_6_reg_2244_reg[60]_i_42_n_2 ;
  wire \trunc_ln61_6_reg_2244_reg[60]_i_42_n_3 ;
  wire \trunc_ln61_6_reg_2244_reg[60]_i_4_n_1 ;
  wire \trunc_ln61_6_reg_2244_reg[60]_i_4_n_2 ;
  wire \trunc_ln61_6_reg_2244_reg[60]_i_4_n_3 ;
  wire \trunc_ln61_6_reg_2244_reg[60]_i_9_n_0 ;
  wire \trunc_ln61_6_reg_2244_reg[60]_i_9_n_1 ;
  wire \trunc_ln61_6_reg_2244_reg[60]_i_9_n_2 ;
  wire \trunc_ln61_6_reg_2244_reg[60]_i_9_n_3 ;
  wire \trunc_ln61_6_reg_2244_reg[6]_i_1_n_0 ;
  wire \trunc_ln61_6_reg_2244_reg[6]_i_1_n_1 ;
  wire \trunc_ln61_6_reg_2244_reg[6]_i_1_n_2 ;
  wire \trunc_ln61_6_reg_2244_reg[6]_i_1_n_3 ;
  wire [60:0]trunc_ln61_7_reg_2266;
  wire trunc_ln61_7_reg_22660;
  wire \trunc_ln61_7_reg_2266[10]_i_2_n_0 ;
  wire \trunc_ln61_7_reg_2266[10]_i_3_n_0 ;
  wire \trunc_ln61_7_reg_2266[10]_i_4_n_0 ;
  wire \trunc_ln61_7_reg_2266[10]_i_5_n_0 ;
  wire \trunc_ln61_7_reg_2266[14]_i_2_n_0 ;
  wire \trunc_ln61_7_reg_2266[14]_i_3_n_0 ;
  wire \trunc_ln61_7_reg_2266[14]_i_4_n_0 ;
  wire \trunc_ln61_7_reg_2266[14]_i_5_n_0 ;
  wire \trunc_ln61_7_reg_2266[18]_i_2_n_0 ;
  wire \trunc_ln61_7_reg_2266[18]_i_3_n_0 ;
  wire \trunc_ln61_7_reg_2266[18]_i_4_n_0 ;
  wire \trunc_ln61_7_reg_2266[18]_i_5_n_0 ;
  wire \trunc_ln61_7_reg_2266[22]_i_2_n_0 ;
  wire \trunc_ln61_7_reg_2266[22]_i_3_n_0 ;
  wire \trunc_ln61_7_reg_2266[22]_i_4_n_0 ;
  wire \trunc_ln61_7_reg_2266[22]_i_5_n_0 ;
  wire \trunc_ln61_7_reg_2266[26]_i_2_n_0 ;
  wire \trunc_ln61_7_reg_2266[26]_i_3_n_0 ;
  wire \trunc_ln61_7_reg_2266[26]_i_4_n_0 ;
  wire \trunc_ln61_7_reg_2266[26]_i_5_n_0 ;
  wire \trunc_ln61_7_reg_2266[2]_i_2_n_0 ;
  wire \trunc_ln61_7_reg_2266[2]_i_3_n_0 ;
  wire \trunc_ln61_7_reg_2266[2]_i_4_n_0 ;
  wire \trunc_ln61_7_reg_2266[30]_i_2_n_0 ;
  wire \trunc_ln61_7_reg_2266[30]_i_3_n_0 ;
  wire \trunc_ln61_7_reg_2266[30]_i_4_n_0 ;
  wire \trunc_ln61_7_reg_2266[30]_i_5_n_0 ;
  wire \trunc_ln61_7_reg_2266[34]_i_2_n_0 ;
  wire \trunc_ln61_7_reg_2266[34]_i_3_n_0 ;
  wire \trunc_ln61_7_reg_2266[34]_i_4_n_0 ;
  wire \trunc_ln61_7_reg_2266[34]_i_5_n_0 ;
  wire \trunc_ln61_7_reg_2266[34]_i_6_n_0 ;
  wire \trunc_ln61_7_reg_2266[38]_i_2_n_0 ;
  wire \trunc_ln61_7_reg_2266[38]_i_3_n_0 ;
  wire \trunc_ln61_7_reg_2266[38]_i_4_n_0 ;
  wire \trunc_ln61_7_reg_2266[38]_i_5_n_0 ;
  wire \trunc_ln61_7_reg_2266[42]_i_2_n_0 ;
  wire \trunc_ln61_7_reg_2266[42]_i_3_n_0 ;
  wire \trunc_ln61_7_reg_2266[42]_i_4_n_0 ;
  wire \trunc_ln61_7_reg_2266[42]_i_5_n_0 ;
  wire \trunc_ln61_7_reg_2266[46]_i_2_n_0 ;
  wire \trunc_ln61_7_reg_2266[46]_i_3_n_0 ;
  wire \trunc_ln61_7_reg_2266[46]_i_4_n_0 ;
  wire \trunc_ln61_7_reg_2266[46]_i_5_n_0 ;
  wire \trunc_ln61_7_reg_2266[50]_i_2_n_0 ;
  wire \trunc_ln61_7_reg_2266[50]_i_3_n_0 ;
  wire \trunc_ln61_7_reg_2266[50]_i_4_n_0 ;
  wire \trunc_ln61_7_reg_2266[50]_i_5_n_0 ;
  wire \trunc_ln61_7_reg_2266[54]_i_2_n_0 ;
  wire \trunc_ln61_7_reg_2266[54]_i_3_n_0 ;
  wire \trunc_ln61_7_reg_2266[54]_i_4_n_0 ;
  wire \trunc_ln61_7_reg_2266[54]_i_5_n_0 ;
  wire \trunc_ln61_7_reg_2266[58]_i_2_n_0 ;
  wire \trunc_ln61_7_reg_2266[58]_i_3_n_0 ;
  wire \trunc_ln61_7_reg_2266[58]_i_4_n_0 ;
  wire \trunc_ln61_7_reg_2266[58]_i_5_n_0 ;
  wire \trunc_ln61_7_reg_2266[60]_i_10_n_0 ;
  wire \trunc_ln61_7_reg_2266[60]_i_12_n_0 ;
  wire \trunc_ln61_7_reg_2266[60]_i_13_n_0 ;
  wire \trunc_ln61_7_reg_2266[60]_i_14_n_0 ;
  wire \trunc_ln61_7_reg_2266[60]_i_15_n_0 ;
  wire \trunc_ln61_7_reg_2266[60]_i_17_n_0 ;
  wire \trunc_ln61_7_reg_2266[60]_i_18_n_0 ;
  wire \trunc_ln61_7_reg_2266[60]_i_19_n_0 ;
  wire \trunc_ln61_7_reg_2266[60]_i_20_n_0 ;
  wire \trunc_ln61_7_reg_2266[60]_i_21_n_0 ;
  wire \trunc_ln61_7_reg_2266[60]_i_23_n_0 ;
  wire \trunc_ln61_7_reg_2266[60]_i_24_n_0 ;
  wire \trunc_ln61_7_reg_2266[60]_i_25_n_0 ;
  wire \trunc_ln61_7_reg_2266[60]_i_26_n_0 ;
  wire \trunc_ln61_7_reg_2266[60]_i_28_n_0 ;
  wire \trunc_ln61_7_reg_2266[60]_i_29_n_0 ;
  wire \trunc_ln61_7_reg_2266[60]_i_30_n_0 ;
  wire \trunc_ln61_7_reg_2266[60]_i_31_n_0 ;
  wire \trunc_ln61_7_reg_2266[60]_i_32_n_0 ;
  wire \trunc_ln61_7_reg_2266[60]_i_33_n_0 ;
  wire \trunc_ln61_7_reg_2266[60]_i_34_n_0 ;
  wire \trunc_ln61_7_reg_2266[60]_i_35_n_0 ;
  wire \trunc_ln61_7_reg_2266[60]_i_36_n_0 ;
  wire \trunc_ln61_7_reg_2266[60]_i_37_n_0 ;
  wire \trunc_ln61_7_reg_2266[60]_i_38_n_0 ;
  wire \trunc_ln61_7_reg_2266[60]_i_39_n_0 ;
  wire \trunc_ln61_7_reg_2266[60]_i_40_n_0 ;
  wire \trunc_ln61_7_reg_2266[60]_i_41_n_0 ;
  wire \trunc_ln61_7_reg_2266[60]_i_42_n_0 ;
  wire \trunc_ln61_7_reg_2266[60]_i_44_n_0 ;
  wire \trunc_ln61_7_reg_2266[60]_i_45_n_0 ;
  wire \trunc_ln61_7_reg_2266[60]_i_46_n_0 ;
  wire \trunc_ln61_7_reg_2266[60]_i_47_n_0 ;
  wire \trunc_ln61_7_reg_2266[60]_i_48_n_0 ;
  wire \trunc_ln61_7_reg_2266[60]_i_49_n_0 ;
  wire \trunc_ln61_7_reg_2266[60]_i_50_n_0 ;
  wire \trunc_ln61_7_reg_2266[60]_i_51_n_0 ;
  wire \trunc_ln61_7_reg_2266[60]_i_52_n_0 ;
  wire \trunc_ln61_7_reg_2266[60]_i_7_n_0 ;
  wire \trunc_ln61_7_reg_2266[60]_i_8_n_0 ;
  wire \trunc_ln61_7_reg_2266[6]_i_2_n_0 ;
  wire \trunc_ln61_7_reg_2266[6]_i_3_n_0 ;
  wire \trunc_ln61_7_reg_2266[6]_i_4_n_0 ;
  wire \trunc_ln61_7_reg_2266[6]_i_5_n_0 ;
  wire \trunc_ln61_7_reg_2266_reg[10]_i_1_n_0 ;
  wire \trunc_ln61_7_reg_2266_reg[10]_i_1_n_1 ;
  wire \trunc_ln61_7_reg_2266_reg[10]_i_1_n_2 ;
  wire \trunc_ln61_7_reg_2266_reg[10]_i_1_n_3 ;
  wire \trunc_ln61_7_reg_2266_reg[14]_i_1_n_0 ;
  wire \trunc_ln61_7_reg_2266_reg[14]_i_1_n_1 ;
  wire \trunc_ln61_7_reg_2266_reg[14]_i_1_n_2 ;
  wire \trunc_ln61_7_reg_2266_reg[14]_i_1_n_3 ;
  wire \trunc_ln61_7_reg_2266_reg[18]_i_1_n_0 ;
  wire \trunc_ln61_7_reg_2266_reg[18]_i_1_n_1 ;
  wire \trunc_ln61_7_reg_2266_reg[18]_i_1_n_2 ;
  wire \trunc_ln61_7_reg_2266_reg[18]_i_1_n_3 ;
  wire \trunc_ln61_7_reg_2266_reg[22]_i_1_n_0 ;
  wire \trunc_ln61_7_reg_2266_reg[22]_i_1_n_1 ;
  wire \trunc_ln61_7_reg_2266_reg[22]_i_1_n_2 ;
  wire \trunc_ln61_7_reg_2266_reg[22]_i_1_n_3 ;
  wire \trunc_ln61_7_reg_2266_reg[26]_i_1_n_0 ;
  wire \trunc_ln61_7_reg_2266_reg[26]_i_1_n_1 ;
  wire \trunc_ln61_7_reg_2266_reg[26]_i_1_n_2 ;
  wire \trunc_ln61_7_reg_2266_reg[26]_i_1_n_3 ;
  wire \trunc_ln61_7_reg_2266_reg[2]_i_1_n_0 ;
  wire \trunc_ln61_7_reg_2266_reg[2]_i_1_n_1 ;
  wire \trunc_ln61_7_reg_2266_reg[2]_i_1_n_2 ;
  wire \trunc_ln61_7_reg_2266_reg[2]_i_1_n_3 ;
  wire \trunc_ln61_7_reg_2266_reg[30]_i_1_n_0 ;
  wire \trunc_ln61_7_reg_2266_reg[30]_i_1_n_1 ;
  wire \trunc_ln61_7_reg_2266_reg[30]_i_1_n_2 ;
  wire \trunc_ln61_7_reg_2266_reg[30]_i_1_n_3 ;
  wire \trunc_ln61_7_reg_2266_reg[34]_i_1_n_0 ;
  wire \trunc_ln61_7_reg_2266_reg[34]_i_1_n_1 ;
  wire \trunc_ln61_7_reg_2266_reg[34]_i_1_n_2 ;
  wire \trunc_ln61_7_reg_2266_reg[34]_i_1_n_3 ;
  wire \trunc_ln61_7_reg_2266_reg[38]_i_1_n_0 ;
  wire \trunc_ln61_7_reg_2266_reg[38]_i_1_n_1 ;
  wire \trunc_ln61_7_reg_2266_reg[38]_i_1_n_2 ;
  wire \trunc_ln61_7_reg_2266_reg[38]_i_1_n_3 ;
  wire \trunc_ln61_7_reg_2266_reg[42]_i_1_n_0 ;
  wire \trunc_ln61_7_reg_2266_reg[42]_i_1_n_1 ;
  wire \trunc_ln61_7_reg_2266_reg[42]_i_1_n_2 ;
  wire \trunc_ln61_7_reg_2266_reg[42]_i_1_n_3 ;
  wire \trunc_ln61_7_reg_2266_reg[46]_i_1_n_0 ;
  wire \trunc_ln61_7_reg_2266_reg[46]_i_1_n_1 ;
  wire \trunc_ln61_7_reg_2266_reg[46]_i_1_n_2 ;
  wire \trunc_ln61_7_reg_2266_reg[46]_i_1_n_3 ;
  wire \trunc_ln61_7_reg_2266_reg[50]_i_1_n_0 ;
  wire \trunc_ln61_7_reg_2266_reg[50]_i_1_n_1 ;
  wire \trunc_ln61_7_reg_2266_reg[50]_i_1_n_2 ;
  wire \trunc_ln61_7_reg_2266_reg[50]_i_1_n_3 ;
  wire \trunc_ln61_7_reg_2266_reg[54]_i_1_n_0 ;
  wire \trunc_ln61_7_reg_2266_reg[54]_i_1_n_1 ;
  wire \trunc_ln61_7_reg_2266_reg[54]_i_1_n_2 ;
  wire \trunc_ln61_7_reg_2266_reg[54]_i_1_n_3 ;
  wire \trunc_ln61_7_reg_2266_reg[58]_i_1_n_0 ;
  wire \trunc_ln61_7_reg_2266_reg[58]_i_1_n_1 ;
  wire \trunc_ln61_7_reg_2266_reg[58]_i_1_n_2 ;
  wire \trunc_ln61_7_reg_2266_reg[58]_i_1_n_3 ;
  wire \trunc_ln61_7_reg_2266_reg[60]_i_11_n_0 ;
  wire \trunc_ln61_7_reg_2266_reg[60]_i_11_n_1 ;
  wire \trunc_ln61_7_reg_2266_reg[60]_i_11_n_2 ;
  wire \trunc_ln61_7_reg_2266_reg[60]_i_11_n_3 ;
  wire \trunc_ln61_7_reg_2266_reg[60]_i_22_n_0 ;
  wire \trunc_ln61_7_reg_2266_reg[60]_i_22_n_1 ;
  wire \trunc_ln61_7_reg_2266_reg[60]_i_22_n_2 ;
  wire \trunc_ln61_7_reg_2266_reg[60]_i_22_n_3 ;
  wire \trunc_ln61_7_reg_2266_reg[60]_i_27_n_0 ;
  wire \trunc_ln61_7_reg_2266_reg[60]_i_27_n_1 ;
  wire \trunc_ln61_7_reg_2266_reg[60]_i_27_n_2 ;
  wire \trunc_ln61_7_reg_2266_reg[60]_i_27_n_3 ;
  wire \trunc_ln61_7_reg_2266_reg[60]_i_2_n_3 ;
  wire \trunc_ln61_7_reg_2266_reg[60]_i_43_n_0 ;
  wire \trunc_ln61_7_reg_2266_reg[60]_i_43_n_1 ;
  wire \trunc_ln61_7_reg_2266_reg[60]_i_43_n_2 ;
  wire \trunc_ln61_7_reg_2266_reg[60]_i_43_n_3 ;
  wire \trunc_ln61_7_reg_2266_reg[60]_i_4_n_1 ;
  wire \trunc_ln61_7_reg_2266_reg[60]_i_4_n_2 ;
  wire \trunc_ln61_7_reg_2266_reg[60]_i_4_n_3 ;
  wire \trunc_ln61_7_reg_2266_reg[60]_i_9_n_0 ;
  wire \trunc_ln61_7_reg_2266_reg[60]_i_9_n_1 ;
  wire \trunc_ln61_7_reg_2266_reg[60]_i_9_n_2 ;
  wire \trunc_ln61_7_reg_2266_reg[60]_i_9_n_3 ;
  wire \trunc_ln61_7_reg_2266_reg[6]_i_1_n_0 ;
  wire \trunc_ln61_7_reg_2266_reg[6]_i_1_n_1 ;
  wire \trunc_ln61_7_reg_2266_reg[6]_i_1_n_2 ;
  wire \trunc_ln61_7_reg_2266_reg[6]_i_1_n_3 ;
  wire [60:0]trunc_ln61_8_reg_2288;
  wire trunc_ln61_8_reg_22880;
  wire \trunc_ln61_8_reg_2288[10]_i_2_n_0 ;
  wire \trunc_ln61_8_reg_2288[10]_i_3_n_0 ;
  wire \trunc_ln61_8_reg_2288[10]_i_4_n_0 ;
  wire \trunc_ln61_8_reg_2288[10]_i_5_n_0 ;
  wire \trunc_ln61_8_reg_2288[14]_i_2_n_0 ;
  wire \trunc_ln61_8_reg_2288[14]_i_3_n_0 ;
  wire \trunc_ln61_8_reg_2288[14]_i_4_n_0 ;
  wire \trunc_ln61_8_reg_2288[14]_i_5_n_0 ;
  wire \trunc_ln61_8_reg_2288[18]_i_2_n_0 ;
  wire \trunc_ln61_8_reg_2288[18]_i_3_n_0 ;
  wire \trunc_ln61_8_reg_2288[18]_i_4_n_0 ;
  wire \trunc_ln61_8_reg_2288[18]_i_5_n_0 ;
  wire \trunc_ln61_8_reg_2288[22]_i_2_n_0 ;
  wire \trunc_ln61_8_reg_2288[22]_i_3_n_0 ;
  wire \trunc_ln61_8_reg_2288[22]_i_4_n_0 ;
  wire \trunc_ln61_8_reg_2288[22]_i_5_n_0 ;
  wire \trunc_ln61_8_reg_2288[26]_i_2_n_0 ;
  wire \trunc_ln61_8_reg_2288[26]_i_3_n_0 ;
  wire \trunc_ln61_8_reg_2288[26]_i_4_n_0 ;
  wire \trunc_ln61_8_reg_2288[26]_i_5_n_0 ;
  wire \trunc_ln61_8_reg_2288[2]_i_2_n_0 ;
  wire \trunc_ln61_8_reg_2288[2]_i_3_n_0 ;
  wire \trunc_ln61_8_reg_2288[2]_i_4_n_0 ;
  wire \trunc_ln61_8_reg_2288[30]_i_2_n_0 ;
  wire \trunc_ln61_8_reg_2288[30]_i_3_n_0 ;
  wire \trunc_ln61_8_reg_2288[30]_i_4_n_0 ;
  wire \trunc_ln61_8_reg_2288[30]_i_5_n_0 ;
  wire \trunc_ln61_8_reg_2288[34]_i_2_n_0 ;
  wire \trunc_ln61_8_reg_2288[34]_i_3_n_0 ;
  wire \trunc_ln61_8_reg_2288[34]_i_4_n_0 ;
  wire \trunc_ln61_8_reg_2288[34]_i_5_n_0 ;
  wire \trunc_ln61_8_reg_2288[34]_i_6_n_0 ;
  wire \trunc_ln61_8_reg_2288[38]_i_2_n_0 ;
  wire \trunc_ln61_8_reg_2288[38]_i_3_n_0 ;
  wire \trunc_ln61_8_reg_2288[38]_i_4_n_0 ;
  wire \trunc_ln61_8_reg_2288[38]_i_5_n_0 ;
  wire \trunc_ln61_8_reg_2288[42]_i_2_n_0 ;
  wire \trunc_ln61_8_reg_2288[42]_i_3_n_0 ;
  wire \trunc_ln61_8_reg_2288[42]_i_4_n_0 ;
  wire \trunc_ln61_8_reg_2288[42]_i_5_n_0 ;
  wire \trunc_ln61_8_reg_2288[46]_i_2_n_0 ;
  wire \trunc_ln61_8_reg_2288[46]_i_3_n_0 ;
  wire \trunc_ln61_8_reg_2288[46]_i_4_n_0 ;
  wire \trunc_ln61_8_reg_2288[46]_i_5_n_0 ;
  wire \trunc_ln61_8_reg_2288[50]_i_2_n_0 ;
  wire \trunc_ln61_8_reg_2288[50]_i_3_n_0 ;
  wire \trunc_ln61_8_reg_2288[50]_i_4_n_0 ;
  wire \trunc_ln61_8_reg_2288[50]_i_5_n_0 ;
  wire \trunc_ln61_8_reg_2288[54]_i_2_n_0 ;
  wire \trunc_ln61_8_reg_2288[54]_i_3_n_0 ;
  wire \trunc_ln61_8_reg_2288[54]_i_4_n_0 ;
  wire \trunc_ln61_8_reg_2288[54]_i_5_n_0 ;
  wire \trunc_ln61_8_reg_2288[58]_i_2_n_0 ;
  wire \trunc_ln61_8_reg_2288[58]_i_3_n_0 ;
  wire \trunc_ln61_8_reg_2288[58]_i_4_n_0 ;
  wire \trunc_ln61_8_reg_2288[58]_i_5_n_0 ;
  wire \trunc_ln61_8_reg_2288[60]_i_10_n_0 ;
  wire \trunc_ln61_8_reg_2288[60]_i_12_n_0 ;
  wire \trunc_ln61_8_reg_2288[60]_i_13_n_0 ;
  wire \trunc_ln61_8_reg_2288[60]_i_14_n_0 ;
  wire \trunc_ln61_8_reg_2288[60]_i_15_n_0 ;
  wire \trunc_ln61_8_reg_2288[60]_i_17_n_0 ;
  wire \trunc_ln61_8_reg_2288[60]_i_18_n_0 ;
  wire \trunc_ln61_8_reg_2288[60]_i_19_n_0 ;
  wire \trunc_ln61_8_reg_2288[60]_i_20_n_0 ;
  wire \trunc_ln61_8_reg_2288[60]_i_21_n_0 ;
  wire \trunc_ln61_8_reg_2288[60]_i_23_n_0 ;
  wire \trunc_ln61_8_reg_2288[60]_i_24_n_0 ;
  wire \trunc_ln61_8_reg_2288[60]_i_25_n_0 ;
  wire \trunc_ln61_8_reg_2288[60]_i_26_n_0 ;
  wire \trunc_ln61_8_reg_2288[60]_i_28_n_0 ;
  wire \trunc_ln61_8_reg_2288[60]_i_29_n_0 ;
  wire \trunc_ln61_8_reg_2288[60]_i_30_n_0 ;
  wire \trunc_ln61_8_reg_2288[60]_i_31_n_0 ;
  wire \trunc_ln61_8_reg_2288[60]_i_32_n_0 ;
  wire \trunc_ln61_8_reg_2288[60]_i_33_n_0 ;
  wire \trunc_ln61_8_reg_2288[60]_i_34_n_0 ;
  wire \trunc_ln61_8_reg_2288[60]_i_35_n_0 ;
  wire \trunc_ln61_8_reg_2288[60]_i_36_n_0 ;
  wire \trunc_ln61_8_reg_2288[60]_i_37_n_0 ;
  wire \trunc_ln61_8_reg_2288[60]_i_38_n_0 ;
  wire \trunc_ln61_8_reg_2288[60]_i_39_n_0 ;
  wire \trunc_ln61_8_reg_2288[60]_i_40_n_0 ;
  wire \trunc_ln61_8_reg_2288[60]_i_41_n_0 ;
  wire \trunc_ln61_8_reg_2288[60]_i_42_n_0 ;
  wire \trunc_ln61_8_reg_2288[60]_i_44_n_0 ;
  wire \trunc_ln61_8_reg_2288[60]_i_45_n_0 ;
  wire \trunc_ln61_8_reg_2288[60]_i_46_n_0 ;
  wire \trunc_ln61_8_reg_2288[60]_i_47_n_0 ;
  wire \trunc_ln61_8_reg_2288[60]_i_48_n_0 ;
  wire \trunc_ln61_8_reg_2288[60]_i_49_n_0 ;
  wire \trunc_ln61_8_reg_2288[60]_i_50_n_0 ;
  wire \trunc_ln61_8_reg_2288[60]_i_51_n_0 ;
  wire \trunc_ln61_8_reg_2288[60]_i_52_n_0 ;
  wire \trunc_ln61_8_reg_2288[60]_i_7_n_0 ;
  wire \trunc_ln61_8_reg_2288[60]_i_8_n_0 ;
  wire \trunc_ln61_8_reg_2288[6]_i_2_n_0 ;
  wire \trunc_ln61_8_reg_2288[6]_i_3_n_0 ;
  wire \trunc_ln61_8_reg_2288[6]_i_4_n_0 ;
  wire \trunc_ln61_8_reg_2288[6]_i_5_n_0 ;
  wire \trunc_ln61_8_reg_2288_reg[10]_i_1_n_0 ;
  wire \trunc_ln61_8_reg_2288_reg[10]_i_1_n_1 ;
  wire \trunc_ln61_8_reg_2288_reg[10]_i_1_n_2 ;
  wire \trunc_ln61_8_reg_2288_reg[10]_i_1_n_3 ;
  wire \trunc_ln61_8_reg_2288_reg[14]_i_1_n_0 ;
  wire \trunc_ln61_8_reg_2288_reg[14]_i_1_n_1 ;
  wire \trunc_ln61_8_reg_2288_reg[14]_i_1_n_2 ;
  wire \trunc_ln61_8_reg_2288_reg[14]_i_1_n_3 ;
  wire \trunc_ln61_8_reg_2288_reg[18]_i_1_n_0 ;
  wire \trunc_ln61_8_reg_2288_reg[18]_i_1_n_1 ;
  wire \trunc_ln61_8_reg_2288_reg[18]_i_1_n_2 ;
  wire \trunc_ln61_8_reg_2288_reg[18]_i_1_n_3 ;
  wire \trunc_ln61_8_reg_2288_reg[22]_i_1_n_0 ;
  wire \trunc_ln61_8_reg_2288_reg[22]_i_1_n_1 ;
  wire \trunc_ln61_8_reg_2288_reg[22]_i_1_n_2 ;
  wire \trunc_ln61_8_reg_2288_reg[22]_i_1_n_3 ;
  wire \trunc_ln61_8_reg_2288_reg[26]_i_1_n_0 ;
  wire \trunc_ln61_8_reg_2288_reg[26]_i_1_n_1 ;
  wire \trunc_ln61_8_reg_2288_reg[26]_i_1_n_2 ;
  wire \trunc_ln61_8_reg_2288_reg[26]_i_1_n_3 ;
  wire \trunc_ln61_8_reg_2288_reg[2]_i_1_n_0 ;
  wire \trunc_ln61_8_reg_2288_reg[2]_i_1_n_1 ;
  wire \trunc_ln61_8_reg_2288_reg[2]_i_1_n_2 ;
  wire \trunc_ln61_8_reg_2288_reg[2]_i_1_n_3 ;
  wire \trunc_ln61_8_reg_2288_reg[30]_i_1_n_0 ;
  wire \trunc_ln61_8_reg_2288_reg[30]_i_1_n_1 ;
  wire \trunc_ln61_8_reg_2288_reg[30]_i_1_n_2 ;
  wire \trunc_ln61_8_reg_2288_reg[30]_i_1_n_3 ;
  wire \trunc_ln61_8_reg_2288_reg[34]_i_1_n_0 ;
  wire \trunc_ln61_8_reg_2288_reg[34]_i_1_n_1 ;
  wire \trunc_ln61_8_reg_2288_reg[34]_i_1_n_2 ;
  wire \trunc_ln61_8_reg_2288_reg[34]_i_1_n_3 ;
  wire \trunc_ln61_8_reg_2288_reg[38]_i_1_n_0 ;
  wire \trunc_ln61_8_reg_2288_reg[38]_i_1_n_1 ;
  wire \trunc_ln61_8_reg_2288_reg[38]_i_1_n_2 ;
  wire \trunc_ln61_8_reg_2288_reg[38]_i_1_n_3 ;
  wire \trunc_ln61_8_reg_2288_reg[42]_i_1_n_0 ;
  wire \trunc_ln61_8_reg_2288_reg[42]_i_1_n_1 ;
  wire \trunc_ln61_8_reg_2288_reg[42]_i_1_n_2 ;
  wire \trunc_ln61_8_reg_2288_reg[42]_i_1_n_3 ;
  wire \trunc_ln61_8_reg_2288_reg[46]_i_1_n_0 ;
  wire \trunc_ln61_8_reg_2288_reg[46]_i_1_n_1 ;
  wire \trunc_ln61_8_reg_2288_reg[46]_i_1_n_2 ;
  wire \trunc_ln61_8_reg_2288_reg[46]_i_1_n_3 ;
  wire \trunc_ln61_8_reg_2288_reg[50]_i_1_n_0 ;
  wire \trunc_ln61_8_reg_2288_reg[50]_i_1_n_1 ;
  wire \trunc_ln61_8_reg_2288_reg[50]_i_1_n_2 ;
  wire \trunc_ln61_8_reg_2288_reg[50]_i_1_n_3 ;
  wire \trunc_ln61_8_reg_2288_reg[54]_i_1_n_0 ;
  wire \trunc_ln61_8_reg_2288_reg[54]_i_1_n_1 ;
  wire \trunc_ln61_8_reg_2288_reg[54]_i_1_n_2 ;
  wire \trunc_ln61_8_reg_2288_reg[54]_i_1_n_3 ;
  wire \trunc_ln61_8_reg_2288_reg[58]_i_1_n_0 ;
  wire \trunc_ln61_8_reg_2288_reg[58]_i_1_n_1 ;
  wire \trunc_ln61_8_reg_2288_reg[58]_i_1_n_2 ;
  wire \trunc_ln61_8_reg_2288_reg[58]_i_1_n_3 ;
  wire \trunc_ln61_8_reg_2288_reg[60]_i_11_n_0 ;
  wire \trunc_ln61_8_reg_2288_reg[60]_i_11_n_1 ;
  wire \trunc_ln61_8_reg_2288_reg[60]_i_11_n_2 ;
  wire \trunc_ln61_8_reg_2288_reg[60]_i_11_n_3 ;
  wire \trunc_ln61_8_reg_2288_reg[60]_i_22_n_0 ;
  wire \trunc_ln61_8_reg_2288_reg[60]_i_22_n_1 ;
  wire \trunc_ln61_8_reg_2288_reg[60]_i_22_n_2 ;
  wire \trunc_ln61_8_reg_2288_reg[60]_i_22_n_3 ;
  wire \trunc_ln61_8_reg_2288_reg[60]_i_27_n_0 ;
  wire \trunc_ln61_8_reg_2288_reg[60]_i_27_n_1 ;
  wire \trunc_ln61_8_reg_2288_reg[60]_i_27_n_2 ;
  wire \trunc_ln61_8_reg_2288_reg[60]_i_27_n_3 ;
  wire \trunc_ln61_8_reg_2288_reg[60]_i_2_n_3 ;
  wire \trunc_ln61_8_reg_2288_reg[60]_i_43_n_0 ;
  wire \trunc_ln61_8_reg_2288_reg[60]_i_43_n_1 ;
  wire \trunc_ln61_8_reg_2288_reg[60]_i_43_n_2 ;
  wire \trunc_ln61_8_reg_2288_reg[60]_i_43_n_3 ;
  wire \trunc_ln61_8_reg_2288_reg[60]_i_4_n_1 ;
  wire \trunc_ln61_8_reg_2288_reg[60]_i_4_n_2 ;
  wire \trunc_ln61_8_reg_2288_reg[60]_i_4_n_3 ;
  wire \trunc_ln61_8_reg_2288_reg[60]_i_9_n_0 ;
  wire \trunc_ln61_8_reg_2288_reg[60]_i_9_n_1 ;
  wire \trunc_ln61_8_reg_2288_reg[60]_i_9_n_2 ;
  wire \trunc_ln61_8_reg_2288_reg[60]_i_9_n_3 ;
  wire \trunc_ln61_8_reg_2288_reg[6]_i_1_n_0 ;
  wire \trunc_ln61_8_reg_2288_reg[6]_i_1_n_1 ;
  wire \trunc_ln61_8_reg_2288_reg[6]_i_1_n_2 ;
  wire \trunc_ln61_8_reg_2288_reg[6]_i_1_n_3 ;
  wire [60:0]trunc_ln61_9_reg_2310;
  wire trunc_ln61_9_reg_23100;
  wire \trunc_ln61_9_reg_2310[10]_i_2_n_0 ;
  wire \trunc_ln61_9_reg_2310[10]_i_3_n_0 ;
  wire \trunc_ln61_9_reg_2310[10]_i_4_n_0 ;
  wire \trunc_ln61_9_reg_2310[10]_i_5_n_0 ;
  wire \trunc_ln61_9_reg_2310[14]_i_2_n_0 ;
  wire \trunc_ln61_9_reg_2310[14]_i_3_n_0 ;
  wire \trunc_ln61_9_reg_2310[14]_i_4_n_0 ;
  wire \trunc_ln61_9_reg_2310[14]_i_5_n_0 ;
  wire \trunc_ln61_9_reg_2310[18]_i_2_n_0 ;
  wire \trunc_ln61_9_reg_2310[18]_i_3_n_0 ;
  wire \trunc_ln61_9_reg_2310[18]_i_4_n_0 ;
  wire \trunc_ln61_9_reg_2310[18]_i_5_n_0 ;
  wire \trunc_ln61_9_reg_2310[22]_i_2_n_0 ;
  wire \trunc_ln61_9_reg_2310[22]_i_3_n_0 ;
  wire \trunc_ln61_9_reg_2310[22]_i_4_n_0 ;
  wire \trunc_ln61_9_reg_2310[22]_i_5_n_0 ;
  wire \trunc_ln61_9_reg_2310[26]_i_2_n_0 ;
  wire \trunc_ln61_9_reg_2310[26]_i_3_n_0 ;
  wire \trunc_ln61_9_reg_2310[26]_i_4_n_0 ;
  wire \trunc_ln61_9_reg_2310[26]_i_5_n_0 ;
  wire \trunc_ln61_9_reg_2310[2]_i_2_n_0 ;
  wire \trunc_ln61_9_reg_2310[2]_i_3_n_0 ;
  wire \trunc_ln61_9_reg_2310[2]_i_4_n_0 ;
  wire \trunc_ln61_9_reg_2310[30]_i_2_n_0 ;
  wire \trunc_ln61_9_reg_2310[30]_i_3_n_0 ;
  wire \trunc_ln61_9_reg_2310[30]_i_4_n_0 ;
  wire \trunc_ln61_9_reg_2310[30]_i_5_n_0 ;
  wire \trunc_ln61_9_reg_2310[34]_i_2_n_0 ;
  wire \trunc_ln61_9_reg_2310[34]_i_3_n_0 ;
  wire \trunc_ln61_9_reg_2310[34]_i_4_n_0 ;
  wire \trunc_ln61_9_reg_2310[34]_i_5_n_0 ;
  wire \trunc_ln61_9_reg_2310[34]_i_6_n_0 ;
  wire \trunc_ln61_9_reg_2310[38]_i_2_n_0 ;
  wire \trunc_ln61_9_reg_2310[38]_i_3_n_0 ;
  wire \trunc_ln61_9_reg_2310[38]_i_4_n_0 ;
  wire \trunc_ln61_9_reg_2310[38]_i_5_n_0 ;
  wire \trunc_ln61_9_reg_2310[42]_i_2_n_0 ;
  wire \trunc_ln61_9_reg_2310[42]_i_3_n_0 ;
  wire \trunc_ln61_9_reg_2310[42]_i_4_n_0 ;
  wire \trunc_ln61_9_reg_2310[42]_i_5_n_0 ;
  wire \trunc_ln61_9_reg_2310[46]_i_2_n_0 ;
  wire \trunc_ln61_9_reg_2310[46]_i_3_n_0 ;
  wire \trunc_ln61_9_reg_2310[46]_i_4_n_0 ;
  wire \trunc_ln61_9_reg_2310[46]_i_5_n_0 ;
  wire \trunc_ln61_9_reg_2310[50]_i_2_n_0 ;
  wire \trunc_ln61_9_reg_2310[50]_i_3_n_0 ;
  wire \trunc_ln61_9_reg_2310[50]_i_4_n_0 ;
  wire \trunc_ln61_9_reg_2310[50]_i_5_n_0 ;
  wire \trunc_ln61_9_reg_2310[54]_i_2_n_0 ;
  wire \trunc_ln61_9_reg_2310[54]_i_3_n_0 ;
  wire \trunc_ln61_9_reg_2310[54]_i_4_n_0 ;
  wire \trunc_ln61_9_reg_2310[54]_i_5_n_0 ;
  wire \trunc_ln61_9_reg_2310[58]_i_2_n_0 ;
  wire \trunc_ln61_9_reg_2310[58]_i_3_n_0 ;
  wire \trunc_ln61_9_reg_2310[58]_i_4_n_0 ;
  wire \trunc_ln61_9_reg_2310[58]_i_5_n_0 ;
  wire \trunc_ln61_9_reg_2310[60]_i_10_n_0 ;
  wire \trunc_ln61_9_reg_2310[60]_i_12_n_0 ;
  wire \trunc_ln61_9_reg_2310[60]_i_13_n_0 ;
  wire \trunc_ln61_9_reg_2310[60]_i_14_n_0 ;
  wire \trunc_ln61_9_reg_2310[60]_i_15_n_0 ;
  wire \trunc_ln61_9_reg_2310[60]_i_17_n_0 ;
  wire \trunc_ln61_9_reg_2310[60]_i_18_n_0 ;
  wire \trunc_ln61_9_reg_2310[60]_i_19_n_0 ;
  wire \trunc_ln61_9_reg_2310[60]_i_20_n_0 ;
  wire \trunc_ln61_9_reg_2310[60]_i_21_n_0 ;
  wire \trunc_ln61_9_reg_2310[60]_i_23_n_0 ;
  wire \trunc_ln61_9_reg_2310[60]_i_24_n_0 ;
  wire \trunc_ln61_9_reg_2310[60]_i_25_n_0 ;
  wire \trunc_ln61_9_reg_2310[60]_i_26_n_0 ;
  wire \trunc_ln61_9_reg_2310[60]_i_28_n_0 ;
  wire \trunc_ln61_9_reg_2310[60]_i_29_n_0 ;
  wire \trunc_ln61_9_reg_2310[60]_i_30_n_0 ;
  wire \trunc_ln61_9_reg_2310[60]_i_31_n_0 ;
  wire \trunc_ln61_9_reg_2310[60]_i_32_n_0 ;
  wire \trunc_ln61_9_reg_2310[60]_i_33_n_0 ;
  wire \trunc_ln61_9_reg_2310[60]_i_34_n_0 ;
  wire \trunc_ln61_9_reg_2310[60]_i_35_n_0 ;
  wire \trunc_ln61_9_reg_2310[60]_i_36_n_0 ;
  wire \trunc_ln61_9_reg_2310[60]_i_37_n_0 ;
  wire \trunc_ln61_9_reg_2310[60]_i_38_n_0 ;
  wire \trunc_ln61_9_reg_2310[60]_i_39_n_0 ;
  wire \trunc_ln61_9_reg_2310[60]_i_40_n_0 ;
  wire \trunc_ln61_9_reg_2310[60]_i_41_n_0 ;
  wire \trunc_ln61_9_reg_2310[60]_i_42_n_0 ;
  wire \trunc_ln61_9_reg_2310[60]_i_44_n_0 ;
  wire \trunc_ln61_9_reg_2310[60]_i_45_n_0 ;
  wire \trunc_ln61_9_reg_2310[60]_i_46_n_0 ;
  wire \trunc_ln61_9_reg_2310[60]_i_47_n_0 ;
  wire \trunc_ln61_9_reg_2310[60]_i_48_n_0 ;
  wire \trunc_ln61_9_reg_2310[60]_i_49_n_0 ;
  wire \trunc_ln61_9_reg_2310[60]_i_50_n_0 ;
  wire \trunc_ln61_9_reg_2310[60]_i_51_n_0 ;
  wire \trunc_ln61_9_reg_2310[60]_i_52_n_0 ;
  wire \trunc_ln61_9_reg_2310[60]_i_7_n_0 ;
  wire \trunc_ln61_9_reg_2310[60]_i_8_n_0 ;
  wire \trunc_ln61_9_reg_2310[6]_i_2_n_0 ;
  wire \trunc_ln61_9_reg_2310[6]_i_3_n_0 ;
  wire \trunc_ln61_9_reg_2310[6]_i_4_n_0 ;
  wire \trunc_ln61_9_reg_2310[6]_i_5_n_0 ;
  wire \trunc_ln61_9_reg_2310_reg[10]_i_1_n_0 ;
  wire \trunc_ln61_9_reg_2310_reg[10]_i_1_n_1 ;
  wire \trunc_ln61_9_reg_2310_reg[10]_i_1_n_2 ;
  wire \trunc_ln61_9_reg_2310_reg[10]_i_1_n_3 ;
  wire \trunc_ln61_9_reg_2310_reg[14]_i_1_n_0 ;
  wire \trunc_ln61_9_reg_2310_reg[14]_i_1_n_1 ;
  wire \trunc_ln61_9_reg_2310_reg[14]_i_1_n_2 ;
  wire \trunc_ln61_9_reg_2310_reg[14]_i_1_n_3 ;
  wire \trunc_ln61_9_reg_2310_reg[18]_i_1_n_0 ;
  wire \trunc_ln61_9_reg_2310_reg[18]_i_1_n_1 ;
  wire \trunc_ln61_9_reg_2310_reg[18]_i_1_n_2 ;
  wire \trunc_ln61_9_reg_2310_reg[18]_i_1_n_3 ;
  wire \trunc_ln61_9_reg_2310_reg[22]_i_1_n_0 ;
  wire \trunc_ln61_9_reg_2310_reg[22]_i_1_n_1 ;
  wire \trunc_ln61_9_reg_2310_reg[22]_i_1_n_2 ;
  wire \trunc_ln61_9_reg_2310_reg[22]_i_1_n_3 ;
  wire \trunc_ln61_9_reg_2310_reg[26]_i_1_n_0 ;
  wire \trunc_ln61_9_reg_2310_reg[26]_i_1_n_1 ;
  wire \trunc_ln61_9_reg_2310_reg[26]_i_1_n_2 ;
  wire \trunc_ln61_9_reg_2310_reg[26]_i_1_n_3 ;
  wire \trunc_ln61_9_reg_2310_reg[2]_i_1_n_0 ;
  wire \trunc_ln61_9_reg_2310_reg[2]_i_1_n_1 ;
  wire \trunc_ln61_9_reg_2310_reg[2]_i_1_n_2 ;
  wire \trunc_ln61_9_reg_2310_reg[2]_i_1_n_3 ;
  wire \trunc_ln61_9_reg_2310_reg[30]_i_1_n_0 ;
  wire \trunc_ln61_9_reg_2310_reg[30]_i_1_n_1 ;
  wire \trunc_ln61_9_reg_2310_reg[30]_i_1_n_2 ;
  wire \trunc_ln61_9_reg_2310_reg[30]_i_1_n_3 ;
  wire \trunc_ln61_9_reg_2310_reg[34]_i_1_n_0 ;
  wire \trunc_ln61_9_reg_2310_reg[34]_i_1_n_1 ;
  wire \trunc_ln61_9_reg_2310_reg[34]_i_1_n_2 ;
  wire \trunc_ln61_9_reg_2310_reg[34]_i_1_n_3 ;
  wire \trunc_ln61_9_reg_2310_reg[38]_i_1_n_0 ;
  wire \trunc_ln61_9_reg_2310_reg[38]_i_1_n_1 ;
  wire \trunc_ln61_9_reg_2310_reg[38]_i_1_n_2 ;
  wire \trunc_ln61_9_reg_2310_reg[38]_i_1_n_3 ;
  wire \trunc_ln61_9_reg_2310_reg[42]_i_1_n_0 ;
  wire \trunc_ln61_9_reg_2310_reg[42]_i_1_n_1 ;
  wire \trunc_ln61_9_reg_2310_reg[42]_i_1_n_2 ;
  wire \trunc_ln61_9_reg_2310_reg[42]_i_1_n_3 ;
  wire \trunc_ln61_9_reg_2310_reg[46]_i_1_n_0 ;
  wire \trunc_ln61_9_reg_2310_reg[46]_i_1_n_1 ;
  wire \trunc_ln61_9_reg_2310_reg[46]_i_1_n_2 ;
  wire \trunc_ln61_9_reg_2310_reg[46]_i_1_n_3 ;
  wire \trunc_ln61_9_reg_2310_reg[50]_i_1_n_0 ;
  wire \trunc_ln61_9_reg_2310_reg[50]_i_1_n_1 ;
  wire \trunc_ln61_9_reg_2310_reg[50]_i_1_n_2 ;
  wire \trunc_ln61_9_reg_2310_reg[50]_i_1_n_3 ;
  wire \trunc_ln61_9_reg_2310_reg[54]_i_1_n_0 ;
  wire \trunc_ln61_9_reg_2310_reg[54]_i_1_n_1 ;
  wire \trunc_ln61_9_reg_2310_reg[54]_i_1_n_2 ;
  wire \trunc_ln61_9_reg_2310_reg[54]_i_1_n_3 ;
  wire \trunc_ln61_9_reg_2310_reg[58]_i_1_n_0 ;
  wire \trunc_ln61_9_reg_2310_reg[58]_i_1_n_1 ;
  wire \trunc_ln61_9_reg_2310_reg[58]_i_1_n_2 ;
  wire \trunc_ln61_9_reg_2310_reg[58]_i_1_n_3 ;
  wire \trunc_ln61_9_reg_2310_reg[60]_i_11_n_0 ;
  wire \trunc_ln61_9_reg_2310_reg[60]_i_11_n_1 ;
  wire \trunc_ln61_9_reg_2310_reg[60]_i_11_n_2 ;
  wire \trunc_ln61_9_reg_2310_reg[60]_i_11_n_3 ;
  wire \trunc_ln61_9_reg_2310_reg[60]_i_22_n_0 ;
  wire \trunc_ln61_9_reg_2310_reg[60]_i_22_n_1 ;
  wire \trunc_ln61_9_reg_2310_reg[60]_i_22_n_2 ;
  wire \trunc_ln61_9_reg_2310_reg[60]_i_22_n_3 ;
  wire \trunc_ln61_9_reg_2310_reg[60]_i_27_n_0 ;
  wire \trunc_ln61_9_reg_2310_reg[60]_i_27_n_1 ;
  wire \trunc_ln61_9_reg_2310_reg[60]_i_27_n_2 ;
  wire \trunc_ln61_9_reg_2310_reg[60]_i_27_n_3 ;
  wire \trunc_ln61_9_reg_2310_reg[60]_i_2_n_3 ;
  wire \trunc_ln61_9_reg_2310_reg[60]_i_43_n_0 ;
  wire \trunc_ln61_9_reg_2310_reg[60]_i_43_n_1 ;
  wire \trunc_ln61_9_reg_2310_reg[60]_i_43_n_2 ;
  wire \trunc_ln61_9_reg_2310_reg[60]_i_43_n_3 ;
  wire \trunc_ln61_9_reg_2310_reg[60]_i_4_n_1 ;
  wire \trunc_ln61_9_reg_2310_reg[60]_i_4_n_2 ;
  wire \trunc_ln61_9_reg_2310_reg[60]_i_4_n_3 ;
  wire \trunc_ln61_9_reg_2310_reg[60]_i_9_n_0 ;
  wire \trunc_ln61_9_reg_2310_reg[60]_i_9_n_1 ;
  wire \trunc_ln61_9_reg_2310_reg[60]_i_9_n_2 ;
  wire \trunc_ln61_9_reg_2310_reg[60]_i_9_n_3 ;
  wire \trunc_ln61_9_reg_2310_reg[6]_i_1_n_0 ;
  wire \trunc_ln61_9_reg_2310_reg[6]_i_1_n_1 ;
  wire \trunc_ln61_9_reg_2310_reg[6]_i_1_n_2 ;
  wire \trunc_ln61_9_reg_2310_reg[6]_i_1_n_3 ;
  wire [60:0]trunc_ln61_s_reg_2332;
  wire trunc_ln61_s_reg_23320;
  wire \trunc_ln61_s_reg_2332[10]_i_2_n_0 ;
  wire \trunc_ln61_s_reg_2332[10]_i_3_n_0 ;
  wire \trunc_ln61_s_reg_2332[10]_i_4_n_0 ;
  wire \trunc_ln61_s_reg_2332[10]_i_5_n_0 ;
  wire \trunc_ln61_s_reg_2332[14]_i_2_n_0 ;
  wire \trunc_ln61_s_reg_2332[14]_i_3_n_0 ;
  wire \trunc_ln61_s_reg_2332[14]_i_4_n_0 ;
  wire \trunc_ln61_s_reg_2332[14]_i_5_n_0 ;
  wire \trunc_ln61_s_reg_2332[18]_i_2_n_0 ;
  wire \trunc_ln61_s_reg_2332[18]_i_3_n_0 ;
  wire \trunc_ln61_s_reg_2332[18]_i_4_n_0 ;
  wire \trunc_ln61_s_reg_2332[18]_i_5_n_0 ;
  wire \trunc_ln61_s_reg_2332[22]_i_2_n_0 ;
  wire \trunc_ln61_s_reg_2332[22]_i_3_n_0 ;
  wire \trunc_ln61_s_reg_2332[22]_i_4_n_0 ;
  wire \trunc_ln61_s_reg_2332[22]_i_5_n_0 ;
  wire \trunc_ln61_s_reg_2332[26]_i_2_n_0 ;
  wire \trunc_ln61_s_reg_2332[26]_i_3_n_0 ;
  wire \trunc_ln61_s_reg_2332[26]_i_4_n_0 ;
  wire \trunc_ln61_s_reg_2332[26]_i_5_n_0 ;
  wire \trunc_ln61_s_reg_2332[2]_i_2_n_0 ;
  wire \trunc_ln61_s_reg_2332[2]_i_3_n_0 ;
  wire \trunc_ln61_s_reg_2332[2]_i_4_n_0 ;
  wire \trunc_ln61_s_reg_2332[30]_i_2_n_0 ;
  wire \trunc_ln61_s_reg_2332[30]_i_3_n_0 ;
  wire \trunc_ln61_s_reg_2332[30]_i_4_n_0 ;
  wire \trunc_ln61_s_reg_2332[30]_i_5_n_0 ;
  wire \trunc_ln61_s_reg_2332[34]_i_2_n_0 ;
  wire \trunc_ln61_s_reg_2332[34]_i_3_n_0 ;
  wire \trunc_ln61_s_reg_2332[34]_i_4_n_0 ;
  wire \trunc_ln61_s_reg_2332[34]_i_5_n_0 ;
  wire \trunc_ln61_s_reg_2332[34]_i_6_n_0 ;
  wire \trunc_ln61_s_reg_2332[38]_i_2_n_0 ;
  wire \trunc_ln61_s_reg_2332[38]_i_3_n_0 ;
  wire \trunc_ln61_s_reg_2332[38]_i_4_n_0 ;
  wire \trunc_ln61_s_reg_2332[38]_i_5_n_0 ;
  wire \trunc_ln61_s_reg_2332[42]_i_2_n_0 ;
  wire \trunc_ln61_s_reg_2332[42]_i_3_n_0 ;
  wire \trunc_ln61_s_reg_2332[42]_i_4_n_0 ;
  wire \trunc_ln61_s_reg_2332[42]_i_5_n_0 ;
  wire \trunc_ln61_s_reg_2332[46]_i_2_n_0 ;
  wire \trunc_ln61_s_reg_2332[46]_i_3_n_0 ;
  wire \trunc_ln61_s_reg_2332[46]_i_4_n_0 ;
  wire \trunc_ln61_s_reg_2332[46]_i_5_n_0 ;
  wire \trunc_ln61_s_reg_2332[50]_i_2_n_0 ;
  wire \trunc_ln61_s_reg_2332[50]_i_3_n_0 ;
  wire \trunc_ln61_s_reg_2332[50]_i_4_n_0 ;
  wire \trunc_ln61_s_reg_2332[50]_i_5_n_0 ;
  wire \trunc_ln61_s_reg_2332[54]_i_2_n_0 ;
  wire \trunc_ln61_s_reg_2332[54]_i_3_n_0 ;
  wire \trunc_ln61_s_reg_2332[54]_i_4_n_0 ;
  wire \trunc_ln61_s_reg_2332[54]_i_5_n_0 ;
  wire \trunc_ln61_s_reg_2332[58]_i_2_n_0 ;
  wire \trunc_ln61_s_reg_2332[58]_i_3_n_0 ;
  wire \trunc_ln61_s_reg_2332[58]_i_4_n_0 ;
  wire \trunc_ln61_s_reg_2332[58]_i_5_n_0 ;
  wire \trunc_ln61_s_reg_2332[60]_i_11_n_0 ;
  wire \trunc_ln61_s_reg_2332[60]_i_12_n_0 ;
  wire \trunc_ln61_s_reg_2332[60]_i_13_n_0 ;
  wire \trunc_ln61_s_reg_2332[60]_i_14_n_0 ;
  wire \trunc_ln61_s_reg_2332[60]_i_15_n_0 ;
  wire \trunc_ln61_s_reg_2332[60]_i_16_n_0 ;
  wire \trunc_ln61_s_reg_2332[60]_i_17_n_0 ;
  wire \trunc_ln61_s_reg_2332[60]_i_18_n_0 ;
  wire \trunc_ln61_s_reg_2332[60]_i_19_n_0 ;
  wire \trunc_ln61_s_reg_2332[60]_i_21_n_0 ;
  wire \trunc_ln61_s_reg_2332[60]_i_22_n_0 ;
  wire \trunc_ln61_s_reg_2332[60]_i_23_n_0 ;
  wire \trunc_ln61_s_reg_2332[60]_i_24_n_0 ;
  wire \trunc_ln61_s_reg_2332[60]_i_26_n_0 ;
  wire \trunc_ln61_s_reg_2332[60]_i_27_n_0 ;
  wire \trunc_ln61_s_reg_2332[60]_i_28_n_0 ;
  wire \trunc_ln61_s_reg_2332[60]_i_29_n_0 ;
  wire \trunc_ln61_s_reg_2332[60]_i_30_n_0 ;
  wire \trunc_ln61_s_reg_2332[60]_i_31_n_0 ;
  wire \trunc_ln61_s_reg_2332[60]_i_32_n_0 ;
  wire \trunc_ln61_s_reg_2332[60]_i_33_n_0 ;
  wire \trunc_ln61_s_reg_2332[60]_i_34_n_0 ;
  wire \trunc_ln61_s_reg_2332[60]_i_35_n_0 ;
  wire \trunc_ln61_s_reg_2332[60]_i_36_n_0 ;
  wire \trunc_ln61_s_reg_2332[60]_i_37_n_0 ;
  wire \trunc_ln61_s_reg_2332[60]_i_38_n_0 ;
  wire \trunc_ln61_s_reg_2332[60]_i_39_n_0 ;
  wire \trunc_ln61_s_reg_2332[60]_i_40_n_0 ;
  wire \trunc_ln61_s_reg_2332[60]_i_42_n_0 ;
  wire \trunc_ln61_s_reg_2332[60]_i_43_n_0 ;
  wire \trunc_ln61_s_reg_2332[60]_i_44_n_0 ;
  wire \trunc_ln61_s_reg_2332[60]_i_45_n_0 ;
  wire \trunc_ln61_s_reg_2332[60]_i_46_n_0 ;
  wire \trunc_ln61_s_reg_2332[60]_i_47_n_0 ;
  wire \trunc_ln61_s_reg_2332[60]_i_48_n_0 ;
  wire \trunc_ln61_s_reg_2332[60]_i_49_n_0 ;
  wire \trunc_ln61_s_reg_2332[60]_i_50_n_0 ;
  wire \trunc_ln61_s_reg_2332[60]_i_6_n_0 ;
  wire \trunc_ln61_s_reg_2332[60]_i_7_n_0 ;
  wire \trunc_ln61_s_reg_2332[60]_i_9_n_0 ;
  wire \trunc_ln61_s_reg_2332[6]_i_2_n_0 ;
  wire \trunc_ln61_s_reg_2332[6]_i_3_n_0 ;
  wire \trunc_ln61_s_reg_2332[6]_i_4_n_0 ;
  wire \trunc_ln61_s_reg_2332[6]_i_5_n_0 ;
  wire \trunc_ln61_s_reg_2332_reg[10]_i_1_n_0 ;
  wire \trunc_ln61_s_reg_2332_reg[10]_i_1_n_1 ;
  wire \trunc_ln61_s_reg_2332_reg[10]_i_1_n_2 ;
  wire \trunc_ln61_s_reg_2332_reg[10]_i_1_n_3 ;
  wire \trunc_ln61_s_reg_2332_reg[14]_i_1_n_0 ;
  wire \trunc_ln61_s_reg_2332_reg[14]_i_1_n_1 ;
  wire \trunc_ln61_s_reg_2332_reg[14]_i_1_n_2 ;
  wire \trunc_ln61_s_reg_2332_reg[14]_i_1_n_3 ;
  wire \trunc_ln61_s_reg_2332_reg[18]_i_1_n_0 ;
  wire \trunc_ln61_s_reg_2332_reg[18]_i_1_n_1 ;
  wire \trunc_ln61_s_reg_2332_reg[18]_i_1_n_2 ;
  wire \trunc_ln61_s_reg_2332_reg[18]_i_1_n_3 ;
  wire \trunc_ln61_s_reg_2332_reg[22]_i_1_n_0 ;
  wire \trunc_ln61_s_reg_2332_reg[22]_i_1_n_1 ;
  wire \trunc_ln61_s_reg_2332_reg[22]_i_1_n_2 ;
  wire \trunc_ln61_s_reg_2332_reg[22]_i_1_n_3 ;
  wire \trunc_ln61_s_reg_2332_reg[26]_i_1_n_0 ;
  wire \trunc_ln61_s_reg_2332_reg[26]_i_1_n_1 ;
  wire \trunc_ln61_s_reg_2332_reg[26]_i_1_n_2 ;
  wire \trunc_ln61_s_reg_2332_reg[26]_i_1_n_3 ;
  wire \trunc_ln61_s_reg_2332_reg[2]_i_1_n_0 ;
  wire \trunc_ln61_s_reg_2332_reg[2]_i_1_n_1 ;
  wire \trunc_ln61_s_reg_2332_reg[2]_i_1_n_2 ;
  wire \trunc_ln61_s_reg_2332_reg[2]_i_1_n_3 ;
  wire \trunc_ln61_s_reg_2332_reg[30]_i_1_n_0 ;
  wire \trunc_ln61_s_reg_2332_reg[30]_i_1_n_1 ;
  wire \trunc_ln61_s_reg_2332_reg[30]_i_1_n_2 ;
  wire \trunc_ln61_s_reg_2332_reg[30]_i_1_n_3 ;
  wire \trunc_ln61_s_reg_2332_reg[34]_i_1_n_0 ;
  wire \trunc_ln61_s_reg_2332_reg[34]_i_1_n_1 ;
  wire \trunc_ln61_s_reg_2332_reg[34]_i_1_n_2 ;
  wire \trunc_ln61_s_reg_2332_reg[34]_i_1_n_3 ;
  wire \trunc_ln61_s_reg_2332_reg[38]_i_1_n_0 ;
  wire \trunc_ln61_s_reg_2332_reg[38]_i_1_n_1 ;
  wire \trunc_ln61_s_reg_2332_reg[38]_i_1_n_2 ;
  wire \trunc_ln61_s_reg_2332_reg[38]_i_1_n_3 ;
  wire \trunc_ln61_s_reg_2332_reg[42]_i_1_n_0 ;
  wire \trunc_ln61_s_reg_2332_reg[42]_i_1_n_1 ;
  wire \trunc_ln61_s_reg_2332_reg[42]_i_1_n_2 ;
  wire \trunc_ln61_s_reg_2332_reg[42]_i_1_n_3 ;
  wire \trunc_ln61_s_reg_2332_reg[46]_i_1_n_0 ;
  wire \trunc_ln61_s_reg_2332_reg[46]_i_1_n_1 ;
  wire \trunc_ln61_s_reg_2332_reg[46]_i_1_n_2 ;
  wire \trunc_ln61_s_reg_2332_reg[46]_i_1_n_3 ;
  wire \trunc_ln61_s_reg_2332_reg[50]_i_1_n_0 ;
  wire \trunc_ln61_s_reg_2332_reg[50]_i_1_n_1 ;
  wire \trunc_ln61_s_reg_2332_reg[50]_i_1_n_2 ;
  wire \trunc_ln61_s_reg_2332_reg[50]_i_1_n_3 ;
  wire \trunc_ln61_s_reg_2332_reg[54]_i_1_n_0 ;
  wire \trunc_ln61_s_reg_2332_reg[54]_i_1_n_1 ;
  wire \trunc_ln61_s_reg_2332_reg[54]_i_1_n_2 ;
  wire \trunc_ln61_s_reg_2332_reg[54]_i_1_n_3 ;
  wire \trunc_ln61_s_reg_2332_reg[58]_i_1_n_0 ;
  wire \trunc_ln61_s_reg_2332_reg[58]_i_1_n_1 ;
  wire \trunc_ln61_s_reg_2332_reg[58]_i_1_n_2 ;
  wire \trunc_ln61_s_reg_2332_reg[58]_i_1_n_3 ;
  wire \trunc_ln61_s_reg_2332_reg[60]_i_10_n_0 ;
  wire \trunc_ln61_s_reg_2332_reg[60]_i_10_n_1 ;
  wire \trunc_ln61_s_reg_2332_reg[60]_i_10_n_2 ;
  wire \trunc_ln61_s_reg_2332_reg[60]_i_10_n_3 ;
  wire \trunc_ln61_s_reg_2332_reg[60]_i_20_n_0 ;
  wire \trunc_ln61_s_reg_2332_reg[60]_i_20_n_1 ;
  wire \trunc_ln61_s_reg_2332_reg[60]_i_20_n_2 ;
  wire \trunc_ln61_s_reg_2332_reg[60]_i_20_n_3 ;
  wire \trunc_ln61_s_reg_2332_reg[60]_i_25_n_0 ;
  wire \trunc_ln61_s_reg_2332_reg[60]_i_25_n_1 ;
  wire \trunc_ln61_s_reg_2332_reg[60]_i_25_n_2 ;
  wire \trunc_ln61_s_reg_2332_reg[60]_i_25_n_3 ;
  wire \trunc_ln61_s_reg_2332_reg[60]_i_2_n_3 ;
  wire \trunc_ln61_s_reg_2332_reg[60]_i_41_n_0 ;
  wire \trunc_ln61_s_reg_2332_reg[60]_i_41_n_1 ;
  wire \trunc_ln61_s_reg_2332_reg[60]_i_41_n_2 ;
  wire \trunc_ln61_s_reg_2332_reg[60]_i_41_n_3 ;
  wire \trunc_ln61_s_reg_2332_reg[60]_i_4_n_1 ;
  wire \trunc_ln61_s_reg_2332_reg[60]_i_4_n_2 ;
  wire \trunc_ln61_s_reg_2332_reg[60]_i_4_n_3 ;
  wire \trunc_ln61_s_reg_2332_reg[60]_i_8_n_0 ;
  wire \trunc_ln61_s_reg_2332_reg[60]_i_8_n_1 ;
  wire \trunc_ln61_s_reg_2332_reg[60]_i_8_n_2 ;
  wire \trunc_ln61_s_reg_2332_reg[60]_i_8_n_3 ;
  wire \trunc_ln61_s_reg_2332_reg[6]_i_1_n_0 ;
  wire \trunc_ln61_s_reg_2332_reg[6]_i_1_n_1 ;
  wire \trunc_ln61_s_reg_2332_reg[6]_i_1_n_2 ;
  wire \trunc_ln61_s_reg_2332_reg[6]_i_1_n_3 ;
  wire [60:0]trunc_ln_reg_2112;
  wire trunc_ln_reg_21120;
  wire \trunc_ln_reg_2112[10]_i_2_n_0 ;
  wire \trunc_ln_reg_2112[10]_i_3_n_0 ;
  wire \trunc_ln_reg_2112[10]_i_4_n_0 ;
  wire \trunc_ln_reg_2112[10]_i_5_n_0 ;
  wire \trunc_ln_reg_2112[14]_i_2_n_0 ;
  wire \trunc_ln_reg_2112[14]_i_3_n_0 ;
  wire \trunc_ln_reg_2112[14]_i_4_n_0 ;
  wire \trunc_ln_reg_2112[14]_i_5_n_0 ;
  wire \trunc_ln_reg_2112[18]_i_2_n_0 ;
  wire \trunc_ln_reg_2112[18]_i_3_n_0 ;
  wire \trunc_ln_reg_2112[18]_i_4_n_0 ;
  wire \trunc_ln_reg_2112[18]_i_5_n_0 ;
  wire \trunc_ln_reg_2112[22]_i_2_n_0 ;
  wire \trunc_ln_reg_2112[22]_i_3_n_0 ;
  wire \trunc_ln_reg_2112[22]_i_4_n_0 ;
  wire \trunc_ln_reg_2112[22]_i_5_n_0 ;
  wire \trunc_ln_reg_2112[26]_i_2_n_0 ;
  wire \trunc_ln_reg_2112[26]_i_3_n_0 ;
  wire \trunc_ln_reg_2112[26]_i_4_n_0 ;
  wire \trunc_ln_reg_2112[26]_i_5_n_0 ;
  wire \trunc_ln_reg_2112[2]_i_2_n_0 ;
  wire \trunc_ln_reg_2112[2]_i_3_n_0 ;
  wire \trunc_ln_reg_2112[2]_i_4_n_0 ;
  wire \trunc_ln_reg_2112[30]_i_2_n_0 ;
  wire \trunc_ln_reg_2112[30]_i_3_n_0 ;
  wire \trunc_ln_reg_2112[30]_i_4_n_0 ;
  wire \trunc_ln_reg_2112[30]_i_5_n_0 ;
  wire \trunc_ln_reg_2112[34]_i_2_n_0 ;
  wire \trunc_ln_reg_2112[34]_i_3_n_0 ;
  wire \trunc_ln_reg_2112[34]_i_4_n_0 ;
  wire \trunc_ln_reg_2112[34]_i_5_n_0 ;
  wire \trunc_ln_reg_2112[34]_i_6_n_0 ;
  wire \trunc_ln_reg_2112[38]_i_2_n_0 ;
  wire \trunc_ln_reg_2112[38]_i_3_n_0 ;
  wire \trunc_ln_reg_2112[38]_i_4_n_0 ;
  wire \trunc_ln_reg_2112[38]_i_5_n_0 ;
  wire \trunc_ln_reg_2112[42]_i_2_n_0 ;
  wire \trunc_ln_reg_2112[42]_i_3_n_0 ;
  wire \trunc_ln_reg_2112[42]_i_4_n_0 ;
  wire \trunc_ln_reg_2112[42]_i_5_n_0 ;
  wire \trunc_ln_reg_2112[46]_i_2_n_0 ;
  wire \trunc_ln_reg_2112[46]_i_3_n_0 ;
  wire \trunc_ln_reg_2112[46]_i_4_n_0 ;
  wire \trunc_ln_reg_2112[46]_i_5_n_0 ;
  wire \trunc_ln_reg_2112[50]_i_2_n_0 ;
  wire \trunc_ln_reg_2112[50]_i_3_n_0 ;
  wire \trunc_ln_reg_2112[50]_i_4_n_0 ;
  wire \trunc_ln_reg_2112[50]_i_5_n_0 ;
  wire \trunc_ln_reg_2112[54]_i_2_n_0 ;
  wire \trunc_ln_reg_2112[54]_i_3_n_0 ;
  wire \trunc_ln_reg_2112[54]_i_4_n_0 ;
  wire \trunc_ln_reg_2112[54]_i_5_n_0 ;
  wire \trunc_ln_reg_2112[58]_i_2_n_0 ;
  wire \trunc_ln_reg_2112[58]_i_3_n_0 ;
  wire \trunc_ln_reg_2112[58]_i_4_n_0 ;
  wire \trunc_ln_reg_2112[58]_i_5_n_0 ;
  wire \trunc_ln_reg_2112[60]_i_10_n_0 ;
  wire \trunc_ln_reg_2112[60]_i_11_n_0 ;
  wire \trunc_ln_reg_2112[60]_i_12_n_0 ;
  wire \trunc_ln_reg_2112[60]_i_13_n_0 ;
  wire \trunc_ln_reg_2112[60]_i_15_n_0 ;
  wire \trunc_ln_reg_2112[60]_i_16_n_0 ;
  wire \trunc_ln_reg_2112[60]_i_17_n_0 ;
  wire \trunc_ln_reg_2112[60]_i_18_n_0 ;
  wire \trunc_ln_reg_2112[60]_i_19_n_0 ;
  wire \trunc_ln_reg_2112[60]_i_20_n_0 ;
  wire \trunc_ln_reg_2112[60]_i_22_n_0 ;
  wire \trunc_ln_reg_2112[60]_i_23_n_0 ;
  wire \trunc_ln_reg_2112[60]_i_24_n_0 ;
  wire \trunc_ln_reg_2112[60]_i_25_n_0 ;
  wire \trunc_ln_reg_2112[60]_i_27_n_0 ;
  wire \trunc_ln_reg_2112[60]_i_28_n_0 ;
  wire \trunc_ln_reg_2112[60]_i_29_n_0 ;
  wire \trunc_ln_reg_2112[60]_i_30_n_0 ;
  wire \trunc_ln_reg_2112[60]_i_31_n_0 ;
  wire \trunc_ln_reg_2112[60]_i_32_n_0 ;
  wire \trunc_ln_reg_2112[60]_i_33_n_0 ;
  wire \trunc_ln_reg_2112[60]_i_34_n_0 ;
  wire \trunc_ln_reg_2112[60]_i_36_n_0 ;
  wire \trunc_ln_reg_2112[60]_i_37_n_0 ;
  wire \trunc_ln_reg_2112[60]_i_38_n_0 ;
  wire \trunc_ln_reg_2112[60]_i_39_n_0 ;
  wire \trunc_ln_reg_2112[60]_i_40_n_0 ;
  wire \trunc_ln_reg_2112[60]_i_41_n_0 ;
  wire \trunc_ln_reg_2112[60]_i_42_n_0 ;
  wire \trunc_ln_reg_2112[60]_i_43_n_0 ;
  wire \trunc_ln_reg_2112[60]_i_44_n_0 ;
  wire \trunc_ln_reg_2112[60]_i_45_n_0 ;
  wire \trunc_ln_reg_2112[60]_i_46_n_0 ;
  wire \trunc_ln_reg_2112[60]_i_47_n_0 ;
  wire \trunc_ln_reg_2112[60]_i_48_n_0 ;
  wire \trunc_ln_reg_2112[60]_i_49_n_0 ;
  wire \trunc_ln_reg_2112[60]_i_50_n_0 ;
  wire \trunc_ln_reg_2112[60]_i_51_n_0 ;
  wire \trunc_ln_reg_2112[60]_i_7_n_0 ;
  wire \trunc_ln_reg_2112[60]_i_8_n_0 ;
  wire \trunc_ln_reg_2112[6]_i_2_n_0 ;
  wire \trunc_ln_reg_2112[6]_i_3_n_0 ;
  wire \trunc_ln_reg_2112[6]_i_4_n_0 ;
  wire \trunc_ln_reg_2112[6]_i_5_n_0 ;
  wire \trunc_ln_reg_2112_reg[10]_i_1_n_0 ;
  wire \trunc_ln_reg_2112_reg[10]_i_1_n_1 ;
  wire \trunc_ln_reg_2112_reg[10]_i_1_n_2 ;
  wire \trunc_ln_reg_2112_reg[10]_i_1_n_3 ;
  wire \trunc_ln_reg_2112_reg[14]_i_1_n_0 ;
  wire \trunc_ln_reg_2112_reg[14]_i_1_n_1 ;
  wire \trunc_ln_reg_2112_reg[14]_i_1_n_2 ;
  wire \trunc_ln_reg_2112_reg[14]_i_1_n_3 ;
  wire \trunc_ln_reg_2112_reg[18]_i_1_n_0 ;
  wire \trunc_ln_reg_2112_reg[18]_i_1_n_1 ;
  wire \trunc_ln_reg_2112_reg[18]_i_1_n_2 ;
  wire \trunc_ln_reg_2112_reg[18]_i_1_n_3 ;
  wire \trunc_ln_reg_2112_reg[22]_i_1_n_0 ;
  wire \trunc_ln_reg_2112_reg[22]_i_1_n_1 ;
  wire \trunc_ln_reg_2112_reg[22]_i_1_n_2 ;
  wire \trunc_ln_reg_2112_reg[22]_i_1_n_3 ;
  wire \trunc_ln_reg_2112_reg[26]_i_1_n_0 ;
  wire \trunc_ln_reg_2112_reg[26]_i_1_n_1 ;
  wire \trunc_ln_reg_2112_reg[26]_i_1_n_2 ;
  wire \trunc_ln_reg_2112_reg[26]_i_1_n_3 ;
  wire \trunc_ln_reg_2112_reg[2]_i_1_n_0 ;
  wire \trunc_ln_reg_2112_reg[2]_i_1_n_1 ;
  wire \trunc_ln_reg_2112_reg[2]_i_1_n_2 ;
  wire \trunc_ln_reg_2112_reg[2]_i_1_n_3 ;
  wire \trunc_ln_reg_2112_reg[30]_i_1_n_0 ;
  wire \trunc_ln_reg_2112_reg[30]_i_1_n_1 ;
  wire \trunc_ln_reg_2112_reg[30]_i_1_n_2 ;
  wire \trunc_ln_reg_2112_reg[30]_i_1_n_3 ;
  wire \trunc_ln_reg_2112_reg[34]_i_1_n_0 ;
  wire \trunc_ln_reg_2112_reg[34]_i_1_n_1 ;
  wire \trunc_ln_reg_2112_reg[34]_i_1_n_2 ;
  wire \trunc_ln_reg_2112_reg[34]_i_1_n_3 ;
  wire \trunc_ln_reg_2112_reg[38]_i_1_n_0 ;
  wire \trunc_ln_reg_2112_reg[38]_i_1_n_1 ;
  wire \trunc_ln_reg_2112_reg[38]_i_1_n_2 ;
  wire \trunc_ln_reg_2112_reg[38]_i_1_n_3 ;
  wire \trunc_ln_reg_2112_reg[42]_i_1_n_0 ;
  wire \trunc_ln_reg_2112_reg[42]_i_1_n_1 ;
  wire \trunc_ln_reg_2112_reg[42]_i_1_n_2 ;
  wire \trunc_ln_reg_2112_reg[42]_i_1_n_3 ;
  wire \trunc_ln_reg_2112_reg[46]_i_1_n_0 ;
  wire \trunc_ln_reg_2112_reg[46]_i_1_n_1 ;
  wire \trunc_ln_reg_2112_reg[46]_i_1_n_2 ;
  wire \trunc_ln_reg_2112_reg[46]_i_1_n_3 ;
  wire \trunc_ln_reg_2112_reg[50]_i_1_n_0 ;
  wire \trunc_ln_reg_2112_reg[50]_i_1_n_1 ;
  wire \trunc_ln_reg_2112_reg[50]_i_1_n_2 ;
  wire \trunc_ln_reg_2112_reg[50]_i_1_n_3 ;
  wire \trunc_ln_reg_2112_reg[54]_i_1_n_0 ;
  wire \trunc_ln_reg_2112_reg[54]_i_1_n_1 ;
  wire \trunc_ln_reg_2112_reg[54]_i_1_n_2 ;
  wire \trunc_ln_reg_2112_reg[54]_i_1_n_3 ;
  wire \trunc_ln_reg_2112_reg[58]_i_1_n_0 ;
  wire \trunc_ln_reg_2112_reg[58]_i_1_n_1 ;
  wire \trunc_ln_reg_2112_reg[58]_i_1_n_2 ;
  wire \trunc_ln_reg_2112_reg[58]_i_1_n_3 ;
  wire \trunc_ln_reg_2112_reg[60]_i_14_n_0 ;
  wire \trunc_ln_reg_2112_reg[60]_i_14_n_1 ;
  wire \trunc_ln_reg_2112_reg[60]_i_14_n_2 ;
  wire \trunc_ln_reg_2112_reg[60]_i_14_n_3 ;
  wire \trunc_ln_reg_2112_reg[60]_i_21_n_0 ;
  wire \trunc_ln_reg_2112_reg[60]_i_21_n_1 ;
  wire \trunc_ln_reg_2112_reg[60]_i_21_n_2 ;
  wire \trunc_ln_reg_2112_reg[60]_i_21_n_3 ;
  wire \trunc_ln_reg_2112_reg[60]_i_26_n_0 ;
  wire \trunc_ln_reg_2112_reg[60]_i_26_n_1 ;
  wire \trunc_ln_reg_2112_reg[60]_i_26_n_2 ;
  wire \trunc_ln_reg_2112_reg[60]_i_26_n_3 ;
  wire \trunc_ln_reg_2112_reg[60]_i_2_n_3 ;
  wire \trunc_ln_reg_2112_reg[60]_i_35_n_0 ;
  wire \trunc_ln_reg_2112_reg[60]_i_35_n_1 ;
  wire \trunc_ln_reg_2112_reg[60]_i_35_n_2 ;
  wire \trunc_ln_reg_2112_reg[60]_i_35_n_3 ;
  wire \trunc_ln_reg_2112_reg[60]_i_3_n_1 ;
  wire \trunc_ln_reg_2112_reg[60]_i_3_n_2 ;
  wire \trunc_ln_reg_2112_reg[60]_i_3_n_3 ;
  wire \trunc_ln_reg_2112_reg[60]_i_9_n_0 ;
  wire \trunc_ln_reg_2112_reg[60]_i_9_n_1 ;
  wire \trunc_ln_reg_2112_reg[60]_i_9_n_2 ;
  wire \trunc_ln_reg_2112_reg[60]_i_9_n_3 ;
  wire \trunc_ln_reg_2112_reg[6]_i_1_n_0 ;
  wire \trunc_ln_reg_2112_reg[6]_i_1_n_1 ;
  wire \trunc_ln_reg_2112_reg[6]_i_1_n_2 ;
  wire \trunc_ln_reg_2112_reg[6]_i_1_n_3 ;
  wire [3:3]\NLW_current_factor_10_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_current_factor_11_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_current_factor_1_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_current_factor_2_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_current_factor_3_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_current_factor_4_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_current_factor_5_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_current_factor_6_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_current_factor_7_reg[0]_i_23_CO_UNCONNECTED ;
  wire [3:3]\NLW_current_factor_7_reg[0]_i_23_O_UNCONNECTED ;
  wire [0:0]\NLW_current_factor_7_reg[0]_i_26_O_UNCONNECTED ;
  wire [3:0]\NLW_current_factor_7_reg[0]_i_27_O_UNCONNECTED ;
  wire [3:0]\NLW_current_factor_7_reg[0]_i_28_O_UNCONNECTED ;
  wire [3:0]\NLW_current_factor_7_reg[0]_i_29_O_UNCONNECTED ;
  wire [3:0]\NLW_current_factor_7_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_current_factor_7_reg[0]_i_5_O_UNCONNECTED ;
  wire [3:3]\NLW_current_factor_7_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_current_factor_8_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_current_factor_9_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_current_factor_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_current_rate_10_reg[0]_i_24_CO_UNCONNECTED ;
  wire [3:3]\NLW_current_rate_10_reg[0]_i_24_O_UNCONNECTED ;
  wire [0:0]\NLW_current_rate_10_reg[0]_i_27_O_UNCONNECTED ;
  wire [3:0]\NLW_current_rate_10_reg[0]_i_28_O_UNCONNECTED ;
  wire [3:0]\NLW_current_rate_10_reg[0]_i_29_O_UNCONNECTED ;
  wire [3:0]\NLW_current_rate_10_reg[0]_i_30_O_UNCONNECTED ;
  wire [3:0]\NLW_current_rate_10_reg[0]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_current_rate_10_reg[0]_i_6_O_UNCONNECTED ;
  wire [3:3]\NLW_current_rate_10_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_current_rate_11_reg[0]_i_24_CO_UNCONNECTED ;
  wire [3:3]\NLW_current_rate_11_reg[0]_i_24_O_UNCONNECTED ;
  wire [0:0]\NLW_current_rate_11_reg[0]_i_27_O_UNCONNECTED ;
  wire [3:0]\NLW_current_rate_11_reg[0]_i_28_O_UNCONNECTED ;
  wire [3:0]\NLW_current_rate_11_reg[0]_i_29_O_UNCONNECTED ;
  wire [3:0]\NLW_current_rate_11_reg[0]_i_30_O_UNCONNECTED ;
  wire [3:0]\NLW_current_rate_11_reg[0]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_current_rate_11_reg[0]_i_6_O_UNCONNECTED ;
  wire [3:3]\NLW_current_rate_11_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_current_rate_1_reg[0]_i_24_CO_UNCONNECTED ;
  wire [3:3]\NLW_current_rate_1_reg[0]_i_24_O_UNCONNECTED ;
  wire [0:0]\NLW_current_rate_1_reg[0]_i_27_O_UNCONNECTED ;
  wire [3:0]\NLW_current_rate_1_reg[0]_i_28_O_UNCONNECTED ;
  wire [3:0]\NLW_current_rate_1_reg[0]_i_29_O_UNCONNECTED ;
  wire [3:0]\NLW_current_rate_1_reg[0]_i_30_O_UNCONNECTED ;
  wire [3:0]\NLW_current_rate_1_reg[0]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_current_rate_1_reg[0]_i_6_O_UNCONNECTED ;
  wire [3:3]\NLW_current_rate_1_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_current_rate_2_reg[0]_i_24_CO_UNCONNECTED ;
  wire [3:3]\NLW_current_rate_2_reg[0]_i_24_O_UNCONNECTED ;
  wire [0:0]\NLW_current_rate_2_reg[0]_i_27_O_UNCONNECTED ;
  wire [3:0]\NLW_current_rate_2_reg[0]_i_28_O_UNCONNECTED ;
  wire [3:0]\NLW_current_rate_2_reg[0]_i_29_O_UNCONNECTED ;
  wire [3:0]\NLW_current_rate_2_reg[0]_i_30_O_UNCONNECTED ;
  wire [3:0]\NLW_current_rate_2_reg[0]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_current_rate_2_reg[0]_i_6_O_UNCONNECTED ;
  wire [3:3]\NLW_current_rate_2_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_current_rate_3_reg[0]_i_24_CO_UNCONNECTED ;
  wire [3:3]\NLW_current_rate_3_reg[0]_i_24_O_UNCONNECTED ;
  wire [0:0]\NLW_current_rate_3_reg[0]_i_27_O_UNCONNECTED ;
  wire [3:0]\NLW_current_rate_3_reg[0]_i_28_O_UNCONNECTED ;
  wire [3:0]\NLW_current_rate_3_reg[0]_i_29_O_UNCONNECTED ;
  wire [3:0]\NLW_current_rate_3_reg[0]_i_30_O_UNCONNECTED ;
  wire [3:0]\NLW_current_rate_3_reg[0]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_current_rate_3_reg[0]_i_6_O_UNCONNECTED ;
  wire [3:3]\NLW_current_rate_3_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_current_rate_4_reg[0]_i_24_CO_UNCONNECTED ;
  wire [3:3]\NLW_current_rate_4_reg[0]_i_24_O_UNCONNECTED ;
  wire [0:0]\NLW_current_rate_4_reg[0]_i_27_O_UNCONNECTED ;
  wire [3:0]\NLW_current_rate_4_reg[0]_i_28_O_UNCONNECTED ;
  wire [3:0]\NLW_current_rate_4_reg[0]_i_29_O_UNCONNECTED ;
  wire [3:0]\NLW_current_rate_4_reg[0]_i_30_O_UNCONNECTED ;
  wire [3:0]\NLW_current_rate_4_reg[0]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_current_rate_4_reg[0]_i_6_O_UNCONNECTED ;
  wire [3:3]\NLW_current_rate_4_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_current_rate_5_reg[0]_i_24_CO_UNCONNECTED ;
  wire [3:3]\NLW_current_rate_5_reg[0]_i_24_O_UNCONNECTED ;
  wire [0:0]\NLW_current_rate_5_reg[0]_i_27_O_UNCONNECTED ;
  wire [3:0]\NLW_current_rate_5_reg[0]_i_28_O_UNCONNECTED ;
  wire [3:0]\NLW_current_rate_5_reg[0]_i_29_O_UNCONNECTED ;
  wire [3:0]\NLW_current_rate_5_reg[0]_i_30_O_UNCONNECTED ;
  wire [3:0]\NLW_current_rate_5_reg[0]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_current_rate_5_reg[0]_i_6_O_UNCONNECTED ;
  wire [3:3]\NLW_current_rate_5_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_current_rate_6_reg[0]_i_24_CO_UNCONNECTED ;
  wire [3:3]\NLW_current_rate_6_reg[0]_i_24_O_UNCONNECTED ;
  wire [0:0]\NLW_current_rate_6_reg[0]_i_27_O_UNCONNECTED ;
  wire [3:0]\NLW_current_rate_6_reg[0]_i_28_O_UNCONNECTED ;
  wire [3:0]\NLW_current_rate_6_reg[0]_i_29_O_UNCONNECTED ;
  wire [3:0]\NLW_current_rate_6_reg[0]_i_30_O_UNCONNECTED ;
  wire [3:0]\NLW_current_rate_6_reg[0]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_current_rate_6_reg[0]_i_6_O_UNCONNECTED ;
  wire [3:3]\NLW_current_rate_6_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_current_rate_7_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_current_rate_8_reg[0]_i_24_CO_UNCONNECTED ;
  wire [3:3]\NLW_current_rate_8_reg[0]_i_24_O_UNCONNECTED ;
  wire [0:0]\NLW_current_rate_8_reg[0]_i_27_O_UNCONNECTED ;
  wire [3:0]\NLW_current_rate_8_reg[0]_i_28_O_UNCONNECTED ;
  wire [3:0]\NLW_current_rate_8_reg[0]_i_29_O_UNCONNECTED ;
  wire [3:0]\NLW_current_rate_8_reg[0]_i_30_O_UNCONNECTED ;
  wire [3:0]\NLW_current_rate_8_reg[0]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_current_rate_8_reg[0]_i_6_O_UNCONNECTED ;
  wire [3:3]\NLW_current_rate_8_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_current_rate_9_reg[0]_i_24_CO_UNCONNECTED ;
  wire [3:3]\NLW_current_rate_9_reg[0]_i_24_O_UNCONNECTED ;
  wire [0:0]\NLW_current_rate_9_reg[0]_i_27_O_UNCONNECTED ;
  wire [3:0]\NLW_current_rate_9_reg[0]_i_28_O_UNCONNECTED ;
  wire [3:0]\NLW_current_rate_9_reg[0]_i_29_O_UNCONNECTED ;
  wire [3:0]\NLW_current_rate_9_reg[0]_i_30_O_UNCONNECTED ;
  wire [3:0]\NLW_current_rate_9_reg[0]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_current_rate_9_reg[0]_i_6_O_UNCONNECTED ;
  wire [3:3]\NLW_current_rate_9_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_current_rate_reg[0]_i_24_CO_UNCONNECTED ;
  wire [3:3]\NLW_current_rate_reg[0]_i_24_O_UNCONNECTED ;
  wire [0:0]\NLW_current_rate_reg[0]_i_27_O_UNCONNECTED ;
  wire [3:0]\NLW_current_rate_reg[0]_i_28_O_UNCONNECTED ;
  wire [3:0]\NLW_current_rate_reg[0]_i_29_O_UNCONNECTED ;
  wire [3:0]\NLW_current_rate_reg[0]_i_30_O_UNCONNECTED ;
  wire [3:0]\NLW_current_rate_reg[0]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_current_rate_reg[0]_i_6_O_UNCONNECTED ;
  wire [3:3]\NLW_current_rate_reg[28]_i_1_CO_UNCONNECTED ;
  wire [0:0]\NLW_trunc_ln61_10_reg_2348_reg[2]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_trunc_ln61_10_reg_2348_reg[60]_i_11_O_UNCONNECTED ;
  wire [3:1]\NLW_trunc_ln61_10_reg_2348_reg[60]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_trunc_ln61_10_reg_2348_reg[60]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_trunc_ln61_10_reg_2348_reg[60]_i_22_O_UNCONNECTED ;
  wire [3:0]\NLW_trunc_ln61_10_reg_2348_reg[60]_i_27_O_UNCONNECTED ;
  wire [3:1]\NLW_trunc_ln61_10_reg_2348_reg[60]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_trunc_ln61_10_reg_2348_reg[60]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_trunc_ln61_10_reg_2348_reg[60]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_trunc_ln61_10_reg_2348_reg[60]_i_43_O_UNCONNECTED ;
  wire [3:0]\NLW_trunc_ln61_10_reg_2348_reg[60]_i_9_O_UNCONNECTED ;
  wire [0:0]\NLW_trunc_ln61_1_reg_2134_reg[2]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_trunc_ln61_1_reg_2134_reg[60]_i_10_O_UNCONNECTED ;
  wire [3:1]\NLW_trunc_ln61_1_reg_2134_reg[60]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_trunc_ln61_1_reg_2134_reg[60]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_trunc_ln61_1_reg_2134_reg[60]_i_20_O_UNCONNECTED ;
  wire [3:0]\NLW_trunc_ln61_1_reg_2134_reg[60]_i_25_O_UNCONNECTED ;
  wire [3:1]\NLW_trunc_ln61_1_reg_2134_reg[60]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_trunc_ln61_1_reg_2134_reg[60]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_trunc_ln61_1_reg_2134_reg[60]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_trunc_ln61_1_reg_2134_reg[60]_i_41_O_UNCONNECTED ;
  wire [3:0]\NLW_trunc_ln61_1_reg_2134_reg[60]_i_8_O_UNCONNECTED ;
  wire [0:0]\NLW_trunc_ln61_2_reg_2156_reg[2]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_trunc_ln61_2_reg_2156_reg[60]_i_10_O_UNCONNECTED ;
  wire [3:1]\NLW_trunc_ln61_2_reg_2156_reg[60]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_trunc_ln61_2_reg_2156_reg[60]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_trunc_ln61_2_reg_2156_reg[60]_i_20_O_UNCONNECTED ;
  wire [3:0]\NLW_trunc_ln61_2_reg_2156_reg[60]_i_25_O_UNCONNECTED ;
  wire [3:1]\NLW_trunc_ln61_2_reg_2156_reg[60]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_trunc_ln61_2_reg_2156_reg[60]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_trunc_ln61_2_reg_2156_reg[60]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_trunc_ln61_2_reg_2156_reg[60]_i_41_O_UNCONNECTED ;
  wire [3:0]\NLW_trunc_ln61_2_reg_2156_reg[60]_i_8_O_UNCONNECTED ;
  wire [0:0]\NLW_trunc_ln61_3_reg_2178_reg[2]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_trunc_ln61_3_reg_2178_reg[60]_i_10_O_UNCONNECTED ;
  wire [3:1]\NLW_trunc_ln61_3_reg_2178_reg[60]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_trunc_ln61_3_reg_2178_reg[60]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_trunc_ln61_3_reg_2178_reg[60]_i_20_O_UNCONNECTED ;
  wire [3:0]\NLW_trunc_ln61_3_reg_2178_reg[60]_i_25_O_UNCONNECTED ;
  wire [3:1]\NLW_trunc_ln61_3_reg_2178_reg[60]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_trunc_ln61_3_reg_2178_reg[60]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_trunc_ln61_3_reg_2178_reg[60]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_trunc_ln61_3_reg_2178_reg[60]_i_41_O_UNCONNECTED ;
  wire [3:0]\NLW_trunc_ln61_3_reg_2178_reg[60]_i_8_O_UNCONNECTED ;
  wire [0:0]\NLW_trunc_ln61_4_reg_2200_reg[2]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_trunc_ln61_4_reg_2200_reg[60]_i_10_O_UNCONNECTED ;
  wire [3:1]\NLW_trunc_ln61_4_reg_2200_reg[60]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_trunc_ln61_4_reg_2200_reg[60]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_trunc_ln61_4_reg_2200_reg[60]_i_20_O_UNCONNECTED ;
  wire [3:0]\NLW_trunc_ln61_4_reg_2200_reg[60]_i_25_O_UNCONNECTED ;
  wire [3:1]\NLW_trunc_ln61_4_reg_2200_reg[60]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_trunc_ln61_4_reg_2200_reg[60]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_trunc_ln61_4_reg_2200_reg[60]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_trunc_ln61_4_reg_2200_reg[60]_i_41_O_UNCONNECTED ;
  wire [3:0]\NLW_trunc_ln61_4_reg_2200_reg[60]_i_8_O_UNCONNECTED ;
  wire [0:0]\NLW_trunc_ln61_5_reg_2222_reg[2]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_trunc_ln61_5_reg_2222_reg[60]_i_10_O_UNCONNECTED ;
  wire [3:1]\NLW_trunc_ln61_5_reg_2222_reg[60]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_trunc_ln61_5_reg_2222_reg[60]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_trunc_ln61_5_reg_2222_reg[60]_i_20_O_UNCONNECTED ;
  wire [3:0]\NLW_trunc_ln61_5_reg_2222_reg[60]_i_25_O_UNCONNECTED ;
  wire [3:1]\NLW_trunc_ln61_5_reg_2222_reg[60]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_trunc_ln61_5_reg_2222_reg[60]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_trunc_ln61_5_reg_2222_reg[60]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_trunc_ln61_5_reg_2222_reg[60]_i_41_O_UNCONNECTED ;
  wire [3:0]\NLW_trunc_ln61_5_reg_2222_reg[60]_i_8_O_UNCONNECTED ;
  wire [0:0]\NLW_trunc_ln61_6_reg_2244_reg[2]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_trunc_ln61_6_reg_2244_reg[60]_i_11_O_UNCONNECTED ;
  wire [3:1]\NLW_trunc_ln61_6_reg_2244_reg[60]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_trunc_ln61_6_reg_2244_reg[60]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_trunc_ln61_6_reg_2244_reg[60]_i_21_O_UNCONNECTED ;
  wire [3:0]\NLW_trunc_ln61_6_reg_2244_reg[60]_i_26_O_UNCONNECTED ;
  wire [3:1]\NLW_trunc_ln61_6_reg_2244_reg[60]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_trunc_ln61_6_reg_2244_reg[60]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_trunc_ln61_6_reg_2244_reg[60]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_trunc_ln61_6_reg_2244_reg[60]_i_42_O_UNCONNECTED ;
  wire [3:0]\NLW_trunc_ln61_6_reg_2244_reg[60]_i_9_O_UNCONNECTED ;
  wire [0:0]\NLW_trunc_ln61_7_reg_2266_reg[2]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_trunc_ln61_7_reg_2266_reg[60]_i_11_O_UNCONNECTED ;
  wire [3:1]\NLW_trunc_ln61_7_reg_2266_reg[60]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_trunc_ln61_7_reg_2266_reg[60]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_trunc_ln61_7_reg_2266_reg[60]_i_22_O_UNCONNECTED ;
  wire [3:0]\NLW_trunc_ln61_7_reg_2266_reg[60]_i_27_O_UNCONNECTED ;
  wire [3:1]\NLW_trunc_ln61_7_reg_2266_reg[60]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_trunc_ln61_7_reg_2266_reg[60]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_trunc_ln61_7_reg_2266_reg[60]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_trunc_ln61_7_reg_2266_reg[60]_i_43_O_UNCONNECTED ;
  wire [3:0]\NLW_trunc_ln61_7_reg_2266_reg[60]_i_9_O_UNCONNECTED ;
  wire [0:0]\NLW_trunc_ln61_8_reg_2288_reg[2]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_trunc_ln61_8_reg_2288_reg[60]_i_11_O_UNCONNECTED ;
  wire [3:1]\NLW_trunc_ln61_8_reg_2288_reg[60]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_trunc_ln61_8_reg_2288_reg[60]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_trunc_ln61_8_reg_2288_reg[60]_i_22_O_UNCONNECTED ;
  wire [3:0]\NLW_trunc_ln61_8_reg_2288_reg[60]_i_27_O_UNCONNECTED ;
  wire [3:1]\NLW_trunc_ln61_8_reg_2288_reg[60]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_trunc_ln61_8_reg_2288_reg[60]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_trunc_ln61_8_reg_2288_reg[60]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_trunc_ln61_8_reg_2288_reg[60]_i_43_O_UNCONNECTED ;
  wire [3:0]\NLW_trunc_ln61_8_reg_2288_reg[60]_i_9_O_UNCONNECTED ;
  wire [0:0]\NLW_trunc_ln61_9_reg_2310_reg[2]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_trunc_ln61_9_reg_2310_reg[60]_i_11_O_UNCONNECTED ;
  wire [3:1]\NLW_trunc_ln61_9_reg_2310_reg[60]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_trunc_ln61_9_reg_2310_reg[60]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_trunc_ln61_9_reg_2310_reg[60]_i_22_O_UNCONNECTED ;
  wire [3:0]\NLW_trunc_ln61_9_reg_2310_reg[60]_i_27_O_UNCONNECTED ;
  wire [3:1]\NLW_trunc_ln61_9_reg_2310_reg[60]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_trunc_ln61_9_reg_2310_reg[60]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_trunc_ln61_9_reg_2310_reg[60]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_trunc_ln61_9_reg_2310_reg[60]_i_43_O_UNCONNECTED ;
  wire [3:0]\NLW_trunc_ln61_9_reg_2310_reg[60]_i_9_O_UNCONNECTED ;
  wire [0:0]\NLW_trunc_ln61_s_reg_2332_reg[2]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_trunc_ln61_s_reg_2332_reg[60]_i_10_O_UNCONNECTED ;
  wire [3:1]\NLW_trunc_ln61_s_reg_2332_reg[60]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_trunc_ln61_s_reg_2332_reg[60]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_trunc_ln61_s_reg_2332_reg[60]_i_20_O_UNCONNECTED ;
  wire [3:0]\NLW_trunc_ln61_s_reg_2332_reg[60]_i_25_O_UNCONNECTED ;
  wire [3:1]\NLW_trunc_ln61_s_reg_2332_reg[60]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_trunc_ln61_s_reg_2332_reg[60]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_trunc_ln61_s_reg_2332_reg[60]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_trunc_ln61_s_reg_2332_reg[60]_i_41_O_UNCONNECTED ;
  wire [3:0]\NLW_trunc_ln61_s_reg_2332_reg[60]_i_8_O_UNCONNECTED ;
  wire [0:0]\NLW_trunc_ln_reg_2112_reg[2]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_trunc_ln_reg_2112_reg[60]_i_14_O_UNCONNECTED ;
  wire [3:1]\NLW_trunc_ln_reg_2112_reg[60]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_trunc_ln_reg_2112_reg[60]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_trunc_ln_reg_2112_reg[60]_i_21_O_UNCONNECTED ;
  wire [3:0]\NLW_trunc_ln_reg_2112_reg[60]_i_26_O_UNCONNECTED ;
  wire [3:0]\NLW_trunc_ln_reg_2112_reg[60]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_trunc_ln_reg_2112_reg[60]_i_35_O_UNCONNECTED ;
  wire [3:1]\NLW_trunc_ln_reg_2112_reg[60]_i_4_CO_UNCONNECTED ;
  wire [3:0]\NLW_trunc_ln_reg_2112_reg[60]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_trunc_ln_reg_2112_reg[60]_i_9_O_UNCONNECTED ;

  assign ap_local_block = \<const0> ;
  assign m_axi_gmem_ARADDR[63] = \<const0> ;
  assign m_axi_gmem_ARADDR[62] = \<const0> ;
  assign m_axi_gmem_ARADDR[61] = \<const0> ;
  assign m_axi_gmem_ARADDR[60] = \<const0> ;
  assign m_axi_gmem_ARADDR[59] = \<const0> ;
  assign m_axi_gmem_ARADDR[58] = \<const0> ;
  assign m_axi_gmem_ARADDR[57] = \<const0> ;
  assign m_axi_gmem_ARADDR[56] = \<const0> ;
  assign m_axi_gmem_ARADDR[55] = \<const0> ;
  assign m_axi_gmem_ARADDR[54] = \<const0> ;
  assign m_axi_gmem_ARADDR[53] = \<const0> ;
  assign m_axi_gmem_ARADDR[52] = \<const0> ;
  assign m_axi_gmem_ARADDR[51] = \<const0> ;
  assign m_axi_gmem_ARADDR[50] = \<const0> ;
  assign m_axi_gmem_ARADDR[49] = \<const0> ;
  assign m_axi_gmem_ARADDR[48] = \<const0> ;
  assign m_axi_gmem_ARADDR[47] = \<const0> ;
  assign m_axi_gmem_ARADDR[46] = \<const0> ;
  assign m_axi_gmem_ARADDR[45] = \<const0> ;
  assign m_axi_gmem_ARADDR[44] = \<const0> ;
  assign m_axi_gmem_ARADDR[43] = \<const0> ;
  assign m_axi_gmem_ARADDR[42] = \<const0> ;
  assign m_axi_gmem_ARADDR[41] = \<const0> ;
  assign m_axi_gmem_ARADDR[40] = \<const0> ;
  assign m_axi_gmem_ARADDR[39] = \<const0> ;
  assign m_axi_gmem_ARADDR[38] = \<const0> ;
  assign m_axi_gmem_ARADDR[37] = \<const0> ;
  assign m_axi_gmem_ARADDR[36] = \<const0> ;
  assign m_axi_gmem_ARADDR[35] = \<const0> ;
  assign m_axi_gmem_ARADDR[34] = \<const0> ;
  assign m_axi_gmem_ARADDR[33] = \<const0> ;
  assign m_axi_gmem_ARADDR[32] = \<const0> ;
  assign m_axi_gmem_ARADDR[31] = \<const0> ;
  assign m_axi_gmem_ARADDR[30] = \<const0> ;
  assign m_axi_gmem_ARADDR[29] = \<const0> ;
  assign m_axi_gmem_ARADDR[28] = \<const0> ;
  assign m_axi_gmem_ARADDR[27] = \<const0> ;
  assign m_axi_gmem_ARADDR[26] = \<const0> ;
  assign m_axi_gmem_ARADDR[25] = \<const0> ;
  assign m_axi_gmem_ARADDR[24] = \<const0> ;
  assign m_axi_gmem_ARADDR[23] = \<const0> ;
  assign m_axi_gmem_ARADDR[22] = \<const0> ;
  assign m_axi_gmem_ARADDR[21] = \<const0> ;
  assign m_axi_gmem_ARADDR[20] = \<const0> ;
  assign m_axi_gmem_ARADDR[19] = \<const0> ;
  assign m_axi_gmem_ARADDR[18] = \<const0> ;
  assign m_axi_gmem_ARADDR[17] = \<const0> ;
  assign m_axi_gmem_ARADDR[16] = \<const0> ;
  assign m_axi_gmem_ARADDR[15] = \<const0> ;
  assign m_axi_gmem_ARADDR[14] = \<const0> ;
  assign m_axi_gmem_ARADDR[13] = \<const0> ;
  assign m_axi_gmem_ARADDR[12] = \<const0> ;
  assign m_axi_gmem_ARADDR[11] = \<const0> ;
  assign m_axi_gmem_ARADDR[10] = \<const0> ;
  assign m_axi_gmem_ARADDR[9] = \<const0> ;
  assign m_axi_gmem_ARADDR[8] = \<const0> ;
  assign m_axi_gmem_ARADDR[7] = \<const0> ;
  assign m_axi_gmem_ARADDR[6] = \<const0> ;
  assign m_axi_gmem_ARADDR[5] = \<const0> ;
  assign m_axi_gmem_ARADDR[4] = \<const0> ;
  assign m_axi_gmem_ARADDR[3] = \<const0> ;
  assign m_axi_gmem_ARADDR[2] = \<const0> ;
  assign m_axi_gmem_ARADDR[1] = \<const0> ;
  assign m_axi_gmem_ARADDR[0] = \<const0> ;
  assign m_axi_gmem_ARBURST[1] = \<const0> ;
  assign m_axi_gmem_ARBURST[0] = \<const0> ;
  assign m_axi_gmem_ARCACHE[3] = \<const0> ;
  assign m_axi_gmem_ARCACHE[2] = \<const0> ;
  assign m_axi_gmem_ARCACHE[1] = \<const0> ;
  assign m_axi_gmem_ARCACHE[0] = \<const0> ;
  assign m_axi_gmem_ARID[0] = \<const0> ;
  assign m_axi_gmem_ARLEN[7] = \<const0> ;
  assign m_axi_gmem_ARLEN[6] = \<const0> ;
  assign m_axi_gmem_ARLEN[5] = \<const0> ;
  assign m_axi_gmem_ARLEN[4] = \<const0> ;
  assign m_axi_gmem_ARLEN[3] = \<const0> ;
  assign m_axi_gmem_ARLEN[2] = \<const0> ;
  assign m_axi_gmem_ARLEN[1] = \<const0> ;
  assign m_axi_gmem_ARLEN[0] = \<const0> ;
  assign m_axi_gmem_ARLOCK[1] = \<const0> ;
  assign m_axi_gmem_ARLOCK[0] = \<const0> ;
  assign m_axi_gmem_ARPROT[2] = \<const0> ;
  assign m_axi_gmem_ARPROT[1] = \<const0> ;
  assign m_axi_gmem_ARPROT[0] = \<const0> ;
  assign m_axi_gmem_ARQOS[3] = \<const0> ;
  assign m_axi_gmem_ARQOS[2] = \<const0> ;
  assign m_axi_gmem_ARQOS[1] = \<const0> ;
  assign m_axi_gmem_ARQOS[0] = \<const0> ;
  assign m_axi_gmem_ARREGION[3] = \<const0> ;
  assign m_axi_gmem_ARREGION[2] = \<const0> ;
  assign m_axi_gmem_ARREGION[1] = \<const0> ;
  assign m_axi_gmem_ARREGION[0] = \<const0> ;
  assign m_axi_gmem_ARSIZE[2] = \<const0> ;
  assign m_axi_gmem_ARSIZE[1] = \<const0> ;
  assign m_axi_gmem_ARSIZE[0] = \<const0> ;
  assign m_axi_gmem_ARUSER[0] = \<const0> ;
  assign m_axi_gmem_ARVALID = \<const0> ;
  assign m_axi_gmem_AWADDR[63:3] = \^m_axi_gmem_AWADDR [63:3];
  assign m_axi_gmem_AWADDR[2] = \<const0> ;
  assign m_axi_gmem_AWADDR[1] = \<const0> ;
  assign m_axi_gmem_AWADDR[0] = \<const0> ;
  assign m_axi_gmem_AWBURST[1] = \<const0> ;
  assign m_axi_gmem_AWBURST[0] = \<const0> ;
  assign m_axi_gmem_AWCACHE[3] = \<const0> ;
  assign m_axi_gmem_AWCACHE[2] = \<const0> ;
  assign m_axi_gmem_AWCACHE[1] = \<const0> ;
  assign m_axi_gmem_AWCACHE[0] = \<const0> ;
  assign m_axi_gmem_AWID[0] = \<const0> ;
  assign m_axi_gmem_AWLEN[7] = \<const0> ;
  assign m_axi_gmem_AWLEN[6] = \<const0> ;
  assign m_axi_gmem_AWLEN[5] = \<const0> ;
  assign m_axi_gmem_AWLEN[4] = \<const0> ;
  assign m_axi_gmem_AWLEN[3:0] = \^m_axi_gmem_AWLEN [3:0];
  assign m_axi_gmem_AWLOCK[1] = \<const0> ;
  assign m_axi_gmem_AWLOCK[0] = \<const0> ;
  assign m_axi_gmem_AWPROT[2] = \<const0> ;
  assign m_axi_gmem_AWPROT[1] = \<const0> ;
  assign m_axi_gmem_AWPROT[0] = \<const0> ;
  assign m_axi_gmem_AWQOS[3] = \<const0> ;
  assign m_axi_gmem_AWQOS[2] = \<const0> ;
  assign m_axi_gmem_AWQOS[1] = \<const0> ;
  assign m_axi_gmem_AWQOS[0] = \<const0> ;
  assign m_axi_gmem_AWREGION[3] = \<const0> ;
  assign m_axi_gmem_AWREGION[2] = \<const0> ;
  assign m_axi_gmem_AWREGION[1] = \<const0> ;
  assign m_axi_gmem_AWREGION[0] = \<const0> ;
  assign m_axi_gmem_AWSIZE[2] = \<const0> ;
  assign m_axi_gmem_AWSIZE[1] = \<const0> ;
  assign m_axi_gmem_AWSIZE[0] = \<const0> ;
  assign m_axi_gmem_AWUSER[0] = \<const0> ;
  assign m_axi_gmem_WID[0] = \<const0> ;
  assign m_axi_gmem_WUSER[0] = \<const0> ;
  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  FDRE \and_ln58_10_reg_2324_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(gmem_m_axi_U_n_95),
        .Q(and_ln58_10_reg_2324),
        .R(1'b0));
  FDRE \and_ln58_11_reg_2340_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(gmem_m_axi_U_n_94),
        .Q(and_ln58_11_reg_2340),
        .R(1'b0));
  FDRE \and_ln58_1_reg_2126_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(gmem_m_axi_U_n_68),
        .Q(and_ln58_1_reg_2126),
        .R(1'b0));
  FDRE \and_ln58_2_reg_2148_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(gmem_m_axi_U_n_69),
        .Q(and_ln58_2_reg_2148),
        .R(1'b0));
  FDRE \and_ln58_3_reg_2170_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(gmem_m_axi_U_n_71),
        .Q(and_ln58_3_reg_2170),
        .R(1'b0));
  FDRE \and_ln58_4_reg_2192_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(gmem_m_axi_U_n_73),
        .Q(and_ln58_4_reg_2192),
        .R(1'b0));
  FDRE \and_ln58_5_reg_2214_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(gmem_m_axi_U_n_75),
        .Q(and_ln58_5_reg_2214),
        .R(1'b0));
  FDRE \and_ln58_6_reg_2236_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(gmem_m_axi_U_n_78),
        .Q(and_ln58_6_reg_2236),
        .R(1'b0));
  FDRE \and_ln58_7_reg_2258_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(gmem_m_axi_U_n_79),
        .Q(and_ln58_7_reg_2258),
        .R(1'b0));
  FDRE \and_ln58_8_reg_2280_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(gmem_m_axi_U_n_81),
        .Q(and_ln58_8_reg_2280),
        .R(1'b0));
  FDRE \and_ln58_9_reg_2302_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(gmem_m_axi_U_n_62),
        .Q(and_ln58_9_reg_2302),
        .R(1'b0));
  FDRE \and_ln58_reg_2104_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(gmem_m_axi_U_n_64),
        .Q(and_ln58_reg_2104),
        .R(1'b0));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(ap_CS_fsm_state1),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[10]),
        .Q(ap_CS_fsm_pp0_stage9),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[11]),
        .Q(ap_CS_fsm_pp0_stage10),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[12]),
        .Q(ap_CS_fsm_pp0_stage11),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[13]),
        .Q(ap_CS_fsm_state21),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage1),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_pp0_stage2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_pp0_stage3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_pp0_stage4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(ap_CS_fsm_pp0_stage5),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[7]),
        .Q(ap_CS_fsm_pp0_stage6),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[8]),
        .Q(ap_CS_fsm_pp0_stage7),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[9]),
        .Q(ap_CS_fsm_pp0_stage8),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    ap_enable_reg_pp0_iter0_i_2
       (.I0(ap_enable_reg_pp0_iter0_i_3_n_0),
        .I1(ap_phi_reg_pp0_iter0_retval_0_i137_reg_679),
        .I2(ap_phi_reg_pp0_iter0_retval_0_i53_reg_601),
        .I3(ap_phi_reg_pp0_iter0_retval_0_i109_reg_653),
        .I4(ap_phi_reg_pp0_iter0_retval_0_i39_reg_588),
        .I5(ap_enable_reg_pp0_iter0_i_4_n_0),
        .O(ap_enable_reg_pp0_iter0_i_2_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    ap_enable_reg_pp0_iter0_i_3
       (.I0(ap_phi_reg_pp0_iter0_retval_0_i95_reg_640),
        .I1(ap_phi_reg_pp0_iter0_retval_0_i165_reg_705),
        .I2(ap_phi_reg_pp0_iter0_retval_0_i67_reg_614),
        .I3(ap_phi_reg_pp0_iter0_retval_0_i151_reg_692),
        .O(ap_enable_reg_pp0_iter0_i_3_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    ap_enable_reg_pp0_iter0_i_4
       (.I0(ap_phi_reg_pp0_iter0_retval_0_i25_reg_575),
        .I1(ap_phi_reg_pp0_iter0_shouldContinue_1_reg_562),
        .I2(ap_phi_reg_pp0_iter0_retval_0_i81_reg_627),
        .I3(ap_phi_reg_pp0_iter0_retval_0_i123_reg_666),
        .O(ap_enable_reg_pp0_iter0_i_4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(control_s_axi_U_n_2),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(control_s_axi_U_n_0),
        .Q(ap_enable_reg_pp0_iter1_reg_n_0),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_retval_0_i109_reg_653_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(gmem_m_axi_U_n_85),
        .Q(ap_phi_reg_pp0_iter0_retval_0_i109_reg_653),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_retval_0_i123_reg_666_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(gmem_m_axi_U_n_90),
        .Q(ap_phi_reg_pp0_iter0_retval_0_i123_reg_666),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_retval_0_i137_reg_679_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(gmem_m_axi_U_n_83),
        .Q(ap_phi_reg_pp0_iter0_retval_0_i137_reg_679),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_retval_0_i151_reg_692_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(gmem_m_axi_U_n_96),
        .Q(ap_phi_reg_pp0_iter0_retval_0_i151_reg_692),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_retval_0_i165_reg_705_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(gmem_m_axi_U_n_97),
        .Q(ap_phi_reg_pp0_iter0_retval_0_i165_reg_705),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_retval_0_i25_reg_575_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(gmem_m_axi_U_n_91),
        .Q(ap_phi_reg_pp0_iter0_retval_0_i25_reg_575),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_retval_0_i39_reg_588_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(gmem_m_axi_U_n_86),
        .Q(ap_phi_reg_pp0_iter0_retval_0_i39_reg_588),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_retval_0_i53_reg_601_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(gmem_m_axi_U_n_84),
        .Q(ap_phi_reg_pp0_iter0_retval_0_i53_reg_601),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_retval_0_i67_reg_614_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(gmem_m_axi_U_n_88),
        .Q(ap_phi_reg_pp0_iter0_retval_0_i67_reg_614),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_retval_0_i81_reg_627_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(gmem_m_axi_U_n_89),
        .Q(ap_phi_reg_pp0_iter0_retval_0_i81_reg_627),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_retval_0_i95_reg_640_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(gmem_m_axi_U_n_87),
        .Q(ap_phi_reg_pp0_iter0_retval_0_i95_reg_640),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_shouldContinue_1_reg_562_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(gmem_m_axi_U_n_92),
        .Q(ap_phi_reg_pp0_iter0_shouldContinue_1_reg_562),
        .R(1'b0));
  design_1_mem_write_top_rfi_C_0_0_mem_write_top_rfi_C_control_s_axi control_s_axi_U
       (.D(ap_NS_fsm[0]),
        .\FSM_onehot_rstate_reg[1]_0 (s_axi_control_ARREADY),
        .\FSM_onehot_wstate_reg[1]_0 (s_axi_control_AWREADY),
        .\FSM_onehot_wstate_reg[2]_0 (s_axi_control_WREADY),
        .Q({ap_CS_fsm_state21,ap_CS_fsm_state1}),
        .SR(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(control_s_axi_U_n_2),
        .ap_enable_reg_pp0_iter0_reg_0(ap_enable_reg_pp0_iter0_i_2_n_0),
        .ap_enable_reg_pp0_iter0_reg_1(gmem_m_axi_U_n_0),
        .ap_enable_reg_pp0_iter10(ap_enable_reg_pp0_iter10),
        .ap_enable_reg_pp0_iter1_reg(control_s_axi_U_n_0),
        .ap_enable_reg_pp0_iter1_reg_0(ap_enable_reg_pp0_iter1_reg_n_0),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start),
        .filtered_im_0_o_mem(filtered_im_0_o_mem),
        .filtered_im_1_o_mem(filtered_im_1_o_mem),
        .filtered_real_0_o_mem(filtered_real_0_o_mem),
        .filtered_real_1_o_mem(filtered_real_1_o_mem),
        .interrupt(interrupt),
        .mad_I_o_mem(mad_I_o_mem),
        .mad_R_o_mem(mad_R_o_mem),
        .raw_data_im_1_o_mem(raw_data_im_1_o_mem),
        .raw_data_im_o_mem(raw_data_im_o_mem),
        .raw_data_real_1_o_mem(raw_data_real_1_o_mem),
        .raw_data_real_o_mem(raw_data_real_o_mem),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA(s_axi_control_RDATA),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .std_I_o_mem(std_I_o_mem),
        .std_R_o_mem(std_R_o_mem));
  LUT1 #(
    .INIT(2'h1)) 
    \current_factor[0]_i_3 
       (.I0(current_factor_reg[0]),
        .O(\current_factor[0]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \current_factor_10[0]_i_3 
       (.I0(current_factor_10_reg[0]),
        .O(\current_factor_10[0]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_10_reg[0] 
       (.C(ap_clk),
        .CE(current_factor_100),
        .D(\current_factor_10_reg[0]_i_2_n_7 ),
        .Q(current_factor_10_reg[0]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_10_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\current_factor_10_reg[0]_i_2_n_0 ,\current_factor_10_reg[0]_i_2_n_1 ,\current_factor_10_reg[0]_i_2_n_2 ,\current_factor_10_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\current_factor_10_reg[0]_i_2_n_4 ,\current_factor_10_reg[0]_i_2_n_5 ,\current_factor_10_reg[0]_i_2_n_6 ,\current_factor_10_reg[0]_i_2_n_7 }),
        .S({current_factor_10_reg[3:1],\current_factor_10[0]_i_3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_10_reg[10] 
       (.C(ap_clk),
        .CE(current_factor_100),
        .D(\current_factor_10_reg[8]_i_1_n_5 ),
        .Q(current_factor_10_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_10_reg[11] 
       (.C(ap_clk),
        .CE(current_factor_100),
        .D(\current_factor_10_reg[8]_i_1_n_4 ),
        .Q(current_factor_10_reg[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_10_reg[12] 
       (.C(ap_clk),
        .CE(current_factor_100),
        .D(\current_factor_10_reg[12]_i_1_n_7 ),
        .Q(current_factor_10_reg[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_10_reg[12]_i_1 
       (.CI(\current_factor_10_reg[8]_i_1_n_0 ),
        .CO({\current_factor_10_reg[12]_i_1_n_0 ,\current_factor_10_reg[12]_i_1_n_1 ,\current_factor_10_reg[12]_i_1_n_2 ,\current_factor_10_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_10_reg[12]_i_1_n_4 ,\current_factor_10_reg[12]_i_1_n_5 ,\current_factor_10_reg[12]_i_1_n_6 ,\current_factor_10_reg[12]_i_1_n_7 }),
        .S(current_factor_10_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_10_reg[13] 
       (.C(ap_clk),
        .CE(current_factor_100),
        .D(\current_factor_10_reg[12]_i_1_n_6 ),
        .Q(current_factor_10_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_10_reg[14] 
       (.C(ap_clk),
        .CE(current_factor_100),
        .D(\current_factor_10_reg[12]_i_1_n_5 ),
        .Q(current_factor_10_reg[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_10_reg[15] 
       (.C(ap_clk),
        .CE(current_factor_100),
        .D(\current_factor_10_reg[12]_i_1_n_4 ),
        .Q(current_factor_10_reg[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_10_reg[16] 
       (.C(ap_clk),
        .CE(current_factor_100),
        .D(\current_factor_10_reg[16]_i_1_n_7 ),
        .Q(current_factor_10_reg[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_10_reg[16]_i_1 
       (.CI(\current_factor_10_reg[12]_i_1_n_0 ),
        .CO({\current_factor_10_reg[16]_i_1_n_0 ,\current_factor_10_reg[16]_i_1_n_1 ,\current_factor_10_reg[16]_i_1_n_2 ,\current_factor_10_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_10_reg[16]_i_1_n_4 ,\current_factor_10_reg[16]_i_1_n_5 ,\current_factor_10_reg[16]_i_1_n_6 ,\current_factor_10_reg[16]_i_1_n_7 }),
        .S(current_factor_10_reg[19:16]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_10_reg[17] 
       (.C(ap_clk),
        .CE(current_factor_100),
        .D(\current_factor_10_reg[16]_i_1_n_6 ),
        .Q(current_factor_10_reg[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_10_reg[18] 
       (.C(ap_clk),
        .CE(current_factor_100),
        .D(\current_factor_10_reg[16]_i_1_n_5 ),
        .Q(current_factor_10_reg[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_10_reg[19] 
       (.C(ap_clk),
        .CE(current_factor_100),
        .D(\current_factor_10_reg[16]_i_1_n_4 ),
        .Q(current_factor_10_reg[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_10_reg[1] 
       (.C(ap_clk),
        .CE(current_factor_100),
        .D(\current_factor_10_reg[0]_i_2_n_6 ),
        .Q(current_factor_10_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_10_reg[20] 
       (.C(ap_clk),
        .CE(current_factor_100),
        .D(\current_factor_10_reg[20]_i_1_n_7 ),
        .Q(current_factor_10_reg[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_10_reg[20]_i_1 
       (.CI(\current_factor_10_reg[16]_i_1_n_0 ),
        .CO({\current_factor_10_reg[20]_i_1_n_0 ,\current_factor_10_reg[20]_i_1_n_1 ,\current_factor_10_reg[20]_i_1_n_2 ,\current_factor_10_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_10_reg[20]_i_1_n_4 ,\current_factor_10_reg[20]_i_1_n_5 ,\current_factor_10_reg[20]_i_1_n_6 ,\current_factor_10_reg[20]_i_1_n_7 }),
        .S(current_factor_10_reg[23:20]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_10_reg[21] 
       (.C(ap_clk),
        .CE(current_factor_100),
        .D(\current_factor_10_reg[20]_i_1_n_6 ),
        .Q(current_factor_10_reg[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_10_reg[22] 
       (.C(ap_clk),
        .CE(current_factor_100),
        .D(\current_factor_10_reg[20]_i_1_n_5 ),
        .Q(current_factor_10_reg[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_10_reg[23] 
       (.C(ap_clk),
        .CE(current_factor_100),
        .D(\current_factor_10_reg[20]_i_1_n_4 ),
        .Q(current_factor_10_reg[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_10_reg[24] 
       (.C(ap_clk),
        .CE(current_factor_100),
        .D(\current_factor_10_reg[24]_i_1_n_7 ),
        .Q(current_factor_10_reg[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_10_reg[24]_i_1 
       (.CI(\current_factor_10_reg[20]_i_1_n_0 ),
        .CO({\current_factor_10_reg[24]_i_1_n_0 ,\current_factor_10_reg[24]_i_1_n_1 ,\current_factor_10_reg[24]_i_1_n_2 ,\current_factor_10_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_10_reg[24]_i_1_n_4 ,\current_factor_10_reg[24]_i_1_n_5 ,\current_factor_10_reg[24]_i_1_n_6 ,\current_factor_10_reg[24]_i_1_n_7 }),
        .S(current_factor_10_reg[27:24]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_10_reg[25] 
       (.C(ap_clk),
        .CE(current_factor_100),
        .D(\current_factor_10_reg[24]_i_1_n_6 ),
        .Q(current_factor_10_reg[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_10_reg[26] 
       (.C(ap_clk),
        .CE(current_factor_100),
        .D(\current_factor_10_reg[24]_i_1_n_5 ),
        .Q(current_factor_10_reg[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_10_reg[27] 
       (.C(ap_clk),
        .CE(current_factor_100),
        .D(\current_factor_10_reg[24]_i_1_n_4 ),
        .Q(current_factor_10_reg[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_10_reg[28] 
       (.C(ap_clk),
        .CE(current_factor_100),
        .D(\current_factor_10_reg[28]_i_1_n_7 ),
        .Q(current_factor_10_reg[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_10_reg[28]_i_1 
       (.CI(\current_factor_10_reg[24]_i_1_n_0 ),
        .CO({\NLW_current_factor_10_reg[28]_i_1_CO_UNCONNECTED [3],\current_factor_10_reg[28]_i_1_n_1 ,\current_factor_10_reg[28]_i_1_n_2 ,\current_factor_10_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_10_reg[28]_i_1_n_4 ,\current_factor_10_reg[28]_i_1_n_5 ,\current_factor_10_reg[28]_i_1_n_6 ,\current_factor_10_reg[28]_i_1_n_7 }),
        .S(current_factor_10_reg[31:28]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_10_reg[29] 
       (.C(ap_clk),
        .CE(current_factor_100),
        .D(\current_factor_10_reg[28]_i_1_n_6 ),
        .Q(current_factor_10_reg[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_10_reg[2] 
       (.C(ap_clk),
        .CE(current_factor_100),
        .D(\current_factor_10_reg[0]_i_2_n_5 ),
        .Q(current_factor_10_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_10_reg[30] 
       (.C(ap_clk),
        .CE(current_factor_100),
        .D(\current_factor_10_reg[28]_i_1_n_5 ),
        .Q(current_factor_10_reg[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_10_reg[31] 
       (.C(ap_clk),
        .CE(current_factor_100),
        .D(\current_factor_10_reg[28]_i_1_n_4 ),
        .Q(current_factor_10_reg[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_10_reg[3] 
       (.C(ap_clk),
        .CE(current_factor_100),
        .D(\current_factor_10_reg[0]_i_2_n_4 ),
        .Q(current_factor_10_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_10_reg[4] 
       (.C(ap_clk),
        .CE(current_factor_100),
        .D(\current_factor_10_reg[4]_i_1_n_7 ),
        .Q(current_factor_10_reg[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_10_reg[4]_i_1 
       (.CI(\current_factor_10_reg[0]_i_2_n_0 ),
        .CO({\current_factor_10_reg[4]_i_1_n_0 ,\current_factor_10_reg[4]_i_1_n_1 ,\current_factor_10_reg[4]_i_1_n_2 ,\current_factor_10_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_10_reg[4]_i_1_n_4 ,\current_factor_10_reg[4]_i_1_n_5 ,\current_factor_10_reg[4]_i_1_n_6 ,\current_factor_10_reg[4]_i_1_n_7 }),
        .S(current_factor_10_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_10_reg[5] 
       (.C(ap_clk),
        .CE(current_factor_100),
        .D(\current_factor_10_reg[4]_i_1_n_6 ),
        .Q(current_factor_10_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_10_reg[6] 
       (.C(ap_clk),
        .CE(current_factor_100),
        .D(\current_factor_10_reg[4]_i_1_n_5 ),
        .Q(current_factor_10_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_10_reg[7] 
       (.C(ap_clk),
        .CE(current_factor_100),
        .D(\current_factor_10_reg[4]_i_1_n_4 ),
        .Q(current_factor_10_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_10_reg[8] 
       (.C(ap_clk),
        .CE(current_factor_100),
        .D(\current_factor_10_reg[8]_i_1_n_7 ),
        .Q(current_factor_10_reg[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_10_reg[8]_i_1 
       (.CI(\current_factor_10_reg[4]_i_1_n_0 ),
        .CO({\current_factor_10_reg[8]_i_1_n_0 ,\current_factor_10_reg[8]_i_1_n_1 ,\current_factor_10_reg[8]_i_1_n_2 ,\current_factor_10_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_10_reg[8]_i_1_n_4 ,\current_factor_10_reg[8]_i_1_n_5 ,\current_factor_10_reg[8]_i_1_n_6 ,\current_factor_10_reg[8]_i_1_n_7 }),
        .S(current_factor_10_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_10_reg[9] 
       (.C(ap_clk),
        .CE(current_factor_100),
        .D(\current_factor_10_reg[8]_i_1_n_6 ),
        .Q(current_factor_10_reg[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \current_factor_11[0]_i_3 
       (.I0(current_factor_11_reg[0]),
        .O(\current_factor_11[0]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_11_reg[0] 
       (.C(ap_clk),
        .CE(current_factor_110),
        .D(\current_factor_11_reg[0]_i_2_n_7 ),
        .Q(current_factor_11_reg[0]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_11_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\current_factor_11_reg[0]_i_2_n_0 ,\current_factor_11_reg[0]_i_2_n_1 ,\current_factor_11_reg[0]_i_2_n_2 ,\current_factor_11_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\current_factor_11_reg[0]_i_2_n_4 ,\current_factor_11_reg[0]_i_2_n_5 ,\current_factor_11_reg[0]_i_2_n_6 ,\current_factor_11_reg[0]_i_2_n_7 }),
        .S({current_factor_11_reg[3:1],\current_factor_11[0]_i_3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_11_reg[10] 
       (.C(ap_clk),
        .CE(current_factor_110),
        .D(\current_factor_11_reg[8]_i_1_n_5 ),
        .Q(current_factor_11_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_11_reg[11] 
       (.C(ap_clk),
        .CE(current_factor_110),
        .D(\current_factor_11_reg[8]_i_1_n_4 ),
        .Q(current_factor_11_reg[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_11_reg[12] 
       (.C(ap_clk),
        .CE(current_factor_110),
        .D(\current_factor_11_reg[12]_i_1_n_7 ),
        .Q(current_factor_11_reg[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_11_reg[12]_i_1 
       (.CI(\current_factor_11_reg[8]_i_1_n_0 ),
        .CO({\current_factor_11_reg[12]_i_1_n_0 ,\current_factor_11_reg[12]_i_1_n_1 ,\current_factor_11_reg[12]_i_1_n_2 ,\current_factor_11_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_11_reg[12]_i_1_n_4 ,\current_factor_11_reg[12]_i_1_n_5 ,\current_factor_11_reg[12]_i_1_n_6 ,\current_factor_11_reg[12]_i_1_n_7 }),
        .S(current_factor_11_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_11_reg[13] 
       (.C(ap_clk),
        .CE(current_factor_110),
        .D(\current_factor_11_reg[12]_i_1_n_6 ),
        .Q(current_factor_11_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_11_reg[14] 
       (.C(ap_clk),
        .CE(current_factor_110),
        .D(\current_factor_11_reg[12]_i_1_n_5 ),
        .Q(current_factor_11_reg[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_11_reg[15] 
       (.C(ap_clk),
        .CE(current_factor_110),
        .D(\current_factor_11_reg[12]_i_1_n_4 ),
        .Q(current_factor_11_reg[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_11_reg[16] 
       (.C(ap_clk),
        .CE(current_factor_110),
        .D(\current_factor_11_reg[16]_i_1_n_7 ),
        .Q(current_factor_11_reg[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_11_reg[16]_i_1 
       (.CI(\current_factor_11_reg[12]_i_1_n_0 ),
        .CO({\current_factor_11_reg[16]_i_1_n_0 ,\current_factor_11_reg[16]_i_1_n_1 ,\current_factor_11_reg[16]_i_1_n_2 ,\current_factor_11_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_11_reg[16]_i_1_n_4 ,\current_factor_11_reg[16]_i_1_n_5 ,\current_factor_11_reg[16]_i_1_n_6 ,\current_factor_11_reg[16]_i_1_n_7 }),
        .S(current_factor_11_reg[19:16]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_11_reg[17] 
       (.C(ap_clk),
        .CE(current_factor_110),
        .D(\current_factor_11_reg[16]_i_1_n_6 ),
        .Q(current_factor_11_reg[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_11_reg[18] 
       (.C(ap_clk),
        .CE(current_factor_110),
        .D(\current_factor_11_reg[16]_i_1_n_5 ),
        .Q(current_factor_11_reg[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_11_reg[19] 
       (.C(ap_clk),
        .CE(current_factor_110),
        .D(\current_factor_11_reg[16]_i_1_n_4 ),
        .Q(current_factor_11_reg[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_11_reg[1] 
       (.C(ap_clk),
        .CE(current_factor_110),
        .D(\current_factor_11_reg[0]_i_2_n_6 ),
        .Q(current_factor_11_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_11_reg[20] 
       (.C(ap_clk),
        .CE(current_factor_110),
        .D(\current_factor_11_reg[20]_i_1_n_7 ),
        .Q(current_factor_11_reg[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_11_reg[20]_i_1 
       (.CI(\current_factor_11_reg[16]_i_1_n_0 ),
        .CO({\current_factor_11_reg[20]_i_1_n_0 ,\current_factor_11_reg[20]_i_1_n_1 ,\current_factor_11_reg[20]_i_1_n_2 ,\current_factor_11_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_11_reg[20]_i_1_n_4 ,\current_factor_11_reg[20]_i_1_n_5 ,\current_factor_11_reg[20]_i_1_n_6 ,\current_factor_11_reg[20]_i_1_n_7 }),
        .S(current_factor_11_reg[23:20]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_11_reg[21] 
       (.C(ap_clk),
        .CE(current_factor_110),
        .D(\current_factor_11_reg[20]_i_1_n_6 ),
        .Q(current_factor_11_reg[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_11_reg[22] 
       (.C(ap_clk),
        .CE(current_factor_110),
        .D(\current_factor_11_reg[20]_i_1_n_5 ),
        .Q(current_factor_11_reg[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_11_reg[23] 
       (.C(ap_clk),
        .CE(current_factor_110),
        .D(\current_factor_11_reg[20]_i_1_n_4 ),
        .Q(current_factor_11_reg[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_11_reg[24] 
       (.C(ap_clk),
        .CE(current_factor_110),
        .D(\current_factor_11_reg[24]_i_1_n_7 ),
        .Q(current_factor_11_reg[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_11_reg[24]_i_1 
       (.CI(\current_factor_11_reg[20]_i_1_n_0 ),
        .CO({\current_factor_11_reg[24]_i_1_n_0 ,\current_factor_11_reg[24]_i_1_n_1 ,\current_factor_11_reg[24]_i_1_n_2 ,\current_factor_11_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_11_reg[24]_i_1_n_4 ,\current_factor_11_reg[24]_i_1_n_5 ,\current_factor_11_reg[24]_i_1_n_6 ,\current_factor_11_reg[24]_i_1_n_7 }),
        .S(current_factor_11_reg[27:24]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_11_reg[25] 
       (.C(ap_clk),
        .CE(current_factor_110),
        .D(\current_factor_11_reg[24]_i_1_n_6 ),
        .Q(current_factor_11_reg[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_11_reg[26] 
       (.C(ap_clk),
        .CE(current_factor_110),
        .D(\current_factor_11_reg[24]_i_1_n_5 ),
        .Q(current_factor_11_reg[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_11_reg[27] 
       (.C(ap_clk),
        .CE(current_factor_110),
        .D(\current_factor_11_reg[24]_i_1_n_4 ),
        .Q(current_factor_11_reg[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_11_reg[28] 
       (.C(ap_clk),
        .CE(current_factor_110),
        .D(\current_factor_11_reg[28]_i_1_n_7 ),
        .Q(current_factor_11_reg[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_11_reg[28]_i_1 
       (.CI(\current_factor_11_reg[24]_i_1_n_0 ),
        .CO({\NLW_current_factor_11_reg[28]_i_1_CO_UNCONNECTED [3],\current_factor_11_reg[28]_i_1_n_1 ,\current_factor_11_reg[28]_i_1_n_2 ,\current_factor_11_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_11_reg[28]_i_1_n_4 ,\current_factor_11_reg[28]_i_1_n_5 ,\current_factor_11_reg[28]_i_1_n_6 ,\current_factor_11_reg[28]_i_1_n_7 }),
        .S(current_factor_11_reg[31:28]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_11_reg[29] 
       (.C(ap_clk),
        .CE(current_factor_110),
        .D(\current_factor_11_reg[28]_i_1_n_6 ),
        .Q(current_factor_11_reg[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_11_reg[2] 
       (.C(ap_clk),
        .CE(current_factor_110),
        .D(\current_factor_11_reg[0]_i_2_n_5 ),
        .Q(current_factor_11_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_11_reg[30] 
       (.C(ap_clk),
        .CE(current_factor_110),
        .D(\current_factor_11_reg[28]_i_1_n_5 ),
        .Q(current_factor_11_reg[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_11_reg[31] 
       (.C(ap_clk),
        .CE(current_factor_110),
        .D(\current_factor_11_reg[28]_i_1_n_4 ),
        .Q(current_factor_11_reg[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_11_reg[3] 
       (.C(ap_clk),
        .CE(current_factor_110),
        .D(\current_factor_11_reg[0]_i_2_n_4 ),
        .Q(current_factor_11_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_11_reg[4] 
       (.C(ap_clk),
        .CE(current_factor_110),
        .D(\current_factor_11_reg[4]_i_1_n_7 ),
        .Q(current_factor_11_reg[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_11_reg[4]_i_1 
       (.CI(\current_factor_11_reg[0]_i_2_n_0 ),
        .CO({\current_factor_11_reg[4]_i_1_n_0 ,\current_factor_11_reg[4]_i_1_n_1 ,\current_factor_11_reg[4]_i_1_n_2 ,\current_factor_11_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_11_reg[4]_i_1_n_4 ,\current_factor_11_reg[4]_i_1_n_5 ,\current_factor_11_reg[4]_i_1_n_6 ,\current_factor_11_reg[4]_i_1_n_7 }),
        .S(current_factor_11_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_11_reg[5] 
       (.C(ap_clk),
        .CE(current_factor_110),
        .D(\current_factor_11_reg[4]_i_1_n_6 ),
        .Q(current_factor_11_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_11_reg[6] 
       (.C(ap_clk),
        .CE(current_factor_110),
        .D(\current_factor_11_reg[4]_i_1_n_5 ),
        .Q(current_factor_11_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_11_reg[7] 
       (.C(ap_clk),
        .CE(current_factor_110),
        .D(\current_factor_11_reg[4]_i_1_n_4 ),
        .Q(current_factor_11_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_11_reg[8] 
       (.C(ap_clk),
        .CE(current_factor_110),
        .D(\current_factor_11_reg[8]_i_1_n_7 ),
        .Q(current_factor_11_reg[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_11_reg[8]_i_1 
       (.CI(\current_factor_11_reg[4]_i_1_n_0 ),
        .CO({\current_factor_11_reg[8]_i_1_n_0 ,\current_factor_11_reg[8]_i_1_n_1 ,\current_factor_11_reg[8]_i_1_n_2 ,\current_factor_11_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_11_reg[8]_i_1_n_4 ,\current_factor_11_reg[8]_i_1_n_5 ,\current_factor_11_reg[8]_i_1_n_6 ,\current_factor_11_reg[8]_i_1_n_7 }),
        .S(current_factor_11_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_11_reg[9] 
       (.C(ap_clk),
        .CE(current_factor_110),
        .D(\current_factor_11_reg[8]_i_1_n_6 ),
        .Q(current_factor_11_reg[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \current_factor_1[0]_i_3 
       (.I0(current_factor_1_reg[0]),
        .O(\current_factor_1[0]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_1_reg[0] 
       (.C(ap_clk),
        .CE(current_factor_10),
        .D(\current_factor_1_reg[0]_i_2_n_7 ),
        .Q(current_factor_1_reg[0]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_1_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\current_factor_1_reg[0]_i_2_n_0 ,\current_factor_1_reg[0]_i_2_n_1 ,\current_factor_1_reg[0]_i_2_n_2 ,\current_factor_1_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\current_factor_1_reg[0]_i_2_n_4 ,\current_factor_1_reg[0]_i_2_n_5 ,\current_factor_1_reg[0]_i_2_n_6 ,\current_factor_1_reg[0]_i_2_n_7 }),
        .S({current_factor_1_reg[3:1],\current_factor_1[0]_i_3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_1_reg[10] 
       (.C(ap_clk),
        .CE(current_factor_10),
        .D(\current_factor_1_reg[8]_i_1_n_5 ),
        .Q(current_factor_1_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_1_reg[11] 
       (.C(ap_clk),
        .CE(current_factor_10),
        .D(\current_factor_1_reg[8]_i_1_n_4 ),
        .Q(current_factor_1_reg[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_1_reg[12] 
       (.C(ap_clk),
        .CE(current_factor_10),
        .D(\current_factor_1_reg[12]_i_1_n_7 ),
        .Q(current_factor_1_reg[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_1_reg[12]_i_1 
       (.CI(\current_factor_1_reg[8]_i_1_n_0 ),
        .CO({\current_factor_1_reg[12]_i_1_n_0 ,\current_factor_1_reg[12]_i_1_n_1 ,\current_factor_1_reg[12]_i_1_n_2 ,\current_factor_1_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_1_reg[12]_i_1_n_4 ,\current_factor_1_reg[12]_i_1_n_5 ,\current_factor_1_reg[12]_i_1_n_6 ,\current_factor_1_reg[12]_i_1_n_7 }),
        .S(current_factor_1_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_1_reg[13] 
       (.C(ap_clk),
        .CE(current_factor_10),
        .D(\current_factor_1_reg[12]_i_1_n_6 ),
        .Q(current_factor_1_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_1_reg[14] 
       (.C(ap_clk),
        .CE(current_factor_10),
        .D(\current_factor_1_reg[12]_i_1_n_5 ),
        .Q(current_factor_1_reg[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_1_reg[15] 
       (.C(ap_clk),
        .CE(current_factor_10),
        .D(\current_factor_1_reg[12]_i_1_n_4 ),
        .Q(current_factor_1_reg[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_1_reg[16] 
       (.C(ap_clk),
        .CE(current_factor_10),
        .D(\current_factor_1_reg[16]_i_1_n_7 ),
        .Q(current_factor_1_reg[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_1_reg[16]_i_1 
       (.CI(\current_factor_1_reg[12]_i_1_n_0 ),
        .CO({\current_factor_1_reg[16]_i_1_n_0 ,\current_factor_1_reg[16]_i_1_n_1 ,\current_factor_1_reg[16]_i_1_n_2 ,\current_factor_1_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_1_reg[16]_i_1_n_4 ,\current_factor_1_reg[16]_i_1_n_5 ,\current_factor_1_reg[16]_i_1_n_6 ,\current_factor_1_reg[16]_i_1_n_7 }),
        .S(current_factor_1_reg[19:16]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_1_reg[17] 
       (.C(ap_clk),
        .CE(current_factor_10),
        .D(\current_factor_1_reg[16]_i_1_n_6 ),
        .Q(current_factor_1_reg[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_1_reg[18] 
       (.C(ap_clk),
        .CE(current_factor_10),
        .D(\current_factor_1_reg[16]_i_1_n_5 ),
        .Q(current_factor_1_reg[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_1_reg[19] 
       (.C(ap_clk),
        .CE(current_factor_10),
        .D(\current_factor_1_reg[16]_i_1_n_4 ),
        .Q(current_factor_1_reg[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_1_reg[1] 
       (.C(ap_clk),
        .CE(current_factor_10),
        .D(\current_factor_1_reg[0]_i_2_n_6 ),
        .Q(current_factor_1_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_1_reg[20] 
       (.C(ap_clk),
        .CE(current_factor_10),
        .D(\current_factor_1_reg[20]_i_1_n_7 ),
        .Q(current_factor_1_reg[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_1_reg[20]_i_1 
       (.CI(\current_factor_1_reg[16]_i_1_n_0 ),
        .CO({\current_factor_1_reg[20]_i_1_n_0 ,\current_factor_1_reg[20]_i_1_n_1 ,\current_factor_1_reg[20]_i_1_n_2 ,\current_factor_1_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_1_reg[20]_i_1_n_4 ,\current_factor_1_reg[20]_i_1_n_5 ,\current_factor_1_reg[20]_i_1_n_6 ,\current_factor_1_reg[20]_i_1_n_7 }),
        .S(current_factor_1_reg[23:20]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_1_reg[21] 
       (.C(ap_clk),
        .CE(current_factor_10),
        .D(\current_factor_1_reg[20]_i_1_n_6 ),
        .Q(current_factor_1_reg[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_1_reg[22] 
       (.C(ap_clk),
        .CE(current_factor_10),
        .D(\current_factor_1_reg[20]_i_1_n_5 ),
        .Q(current_factor_1_reg[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_1_reg[23] 
       (.C(ap_clk),
        .CE(current_factor_10),
        .D(\current_factor_1_reg[20]_i_1_n_4 ),
        .Q(current_factor_1_reg[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_1_reg[24] 
       (.C(ap_clk),
        .CE(current_factor_10),
        .D(\current_factor_1_reg[24]_i_1_n_7 ),
        .Q(current_factor_1_reg[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_1_reg[24]_i_1 
       (.CI(\current_factor_1_reg[20]_i_1_n_0 ),
        .CO({\current_factor_1_reg[24]_i_1_n_0 ,\current_factor_1_reg[24]_i_1_n_1 ,\current_factor_1_reg[24]_i_1_n_2 ,\current_factor_1_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_1_reg[24]_i_1_n_4 ,\current_factor_1_reg[24]_i_1_n_5 ,\current_factor_1_reg[24]_i_1_n_6 ,\current_factor_1_reg[24]_i_1_n_7 }),
        .S(current_factor_1_reg[27:24]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_1_reg[25] 
       (.C(ap_clk),
        .CE(current_factor_10),
        .D(\current_factor_1_reg[24]_i_1_n_6 ),
        .Q(current_factor_1_reg[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_1_reg[26] 
       (.C(ap_clk),
        .CE(current_factor_10),
        .D(\current_factor_1_reg[24]_i_1_n_5 ),
        .Q(current_factor_1_reg[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_1_reg[27] 
       (.C(ap_clk),
        .CE(current_factor_10),
        .D(\current_factor_1_reg[24]_i_1_n_4 ),
        .Q(current_factor_1_reg[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_1_reg[28] 
       (.C(ap_clk),
        .CE(current_factor_10),
        .D(\current_factor_1_reg[28]_i_1_n_7 ),
        .Q(current_factor_1_reg[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_1_reg[28]_i_1 
       (.CI(\current_factor_1_reg[24]_i_1_n_0 ),
        .CO({\NLW_current_factor_1_reg[28]_i_1_CO_UNCONNECTED [3],\current_factor_1_reg[28]_i_1_n_1 ,\current_factor_1_reg[28]_i_1_n_2 ,\current_factor_1_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_1_reg[28]_i_1_n_4 ,\current_factor_1_reg[28]_i_1_n_5 ,\current_factor_1_reg[28]_i_1_n_6 ,\current_factor_1_reg[28]_i_1_n_7 }),
        .S(current_factor_1_reg[31:28]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_1_reg[29] 
       (.C(ap_clk),
        .CE(current_factor_10),
        .D(\current_factor_1_reg[28]_i_1_n_6 ),
        .Q(current_factor_1_reg[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_1_reg[2] 
       (.C(ap_clk),
        .CE(current_factor_10),
        .D(\current_factor_1_reg[0]_i_2_n_5 ),
        .Q(current_factor_1_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_1_reg[30] 
       (.C(ap_clk),
        .CE(current_factor_10),
        .D(\current_factor_1_reg[28]_i_1_n_5 ),
        .Q(current_factor_1_reg[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_1_reg[31] 
       (.C(ap_clk),
        .CE(current_factor_10),
        .D(\current_factor_1_reg[28]_i_1_n_4 ),
        .Q(current_factor_1_reg[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_1_reg[3] 
       (.C(ap_clk),
        .CE(current_factor_10),
        .D(\current_factor_1_reg[0]_i_2_n_4 ),
        .Q(current_factor_1_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_1_reg[4] 
       (.C(ap_clk),
        .CE(current_factor_10),
        .D(\current_factor_1_reg[4]_i_1_n_7 ),
        .Q(current_factor_1_reg[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_1_reg[4]_i_1 
       (.CI(\current_factor_1_reg[0]_i_2_n_0 ),
        .CO({\current_factor_1_reg[4]_i_1_n_0 ,\current_factor_1_reg[4]_i_1_n_1 ,\current_factor_1_reg[4]_i_1_n_2 ,\current_factor_1_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_1_reg[4]_i_1_n_4 ,\current_factor_1_reg[4]_i_1_n_5 ,\current_factor_1_reg[4]_i_1_n_6 ,\current_factor_1_reg[4]_i_1_n_7 }),
        .S(current_factor_1_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_1_reg[5] 
       (.C(ap_clk),
        .CE(current_factor_10),
        .D(\current_factor_1_reg[4]_i_1_n_6 ),
        .Q(current_factor_1_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_1_reg[6] 
       (.C(ap_clk),
        .CE(current_factor_10),
        .D(\current_factor_1_reg[4]_i_1_n_5 ),
        .Q(current_factor_1_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_1_reg[7] 
       (.C(ap_clk),
        .CE(current_factor_10),
        .D(\current_factor_1_reg[4]_i_1_n_4 ),
        .Q(current_factor_1_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_1_reg[8] 
       (.C(ap_clk),
        .CE(current_factor_10),
        .D(\current_factor_1_reg[8]_i_1_n_7 ),
        .Q(current_factor_1_reg[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_1_reg[8]_i_1 
       (.CI(\current_factor_1_reg[4]_i_1_n_0 ),
        .CO({\current_factor_1_reg[8]_i_1_n_0 ,\current_factor_1_reg[8]_i_1_n_1 ,\current_factor_1_reg[8]_i_1_n_2 ,\current_factor_1_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_1_reg[8]_i_1_n_4 ,\current_factor_1_reg[8]_i_1_n_5 ,\current_factor_1_reg[8]_i_1_n_6 ,\current_factor_1_reg[8]_i_1_n_7 }),
        .S(current_factor_1_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_1_reg[9] 
       (.C(ap_clk),
        .CE(current_factor_10),
        .D(\current_factor_1_reg[8]_i_1_n_6 ),
        .Q(current_factor_1_reg[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \current_factor_2[0]_i_3 
       (.I0(current_factor_2_reg[0]),
        .O(\current_factor_2[0]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_2_reg[0] 
       (.C(ap_clk),
        .CE(current_factor_20),
        .D(\current_factor_2_reg[0]_i_2_n_7 ),
        .Q(current_factor_2_reg[0]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_2_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\current_factor_2_reg[0]_i_2_n_0 ,\current_factor_2_reg[0]_i_2_n_1 ,\current_factor_2_reg[0]_i_2_n_2 ,\current_factor_2_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\current_factor_2_reg[0]_i_2_n_4 ,\current_factor_2_reg[0]_i_2_n_5 ,\current_factor_2_reg[0]_i_2_n_6 ,\current_factor_2_reg[0]_i_2_n_7 }),
        .S({current_factor_2_reg[3:1],\current_factor_2[0]_i_3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_2_reg[10] 
       (.C(ap_clk),
        .CE(current_factor_20),
        .D(\current_factor_2_reg[8]_i_1_n_5 ),
        .Q(current_factor_2_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_2_reg[11] 
       (.C(ap_clk),
        .CE(current_factor_20),
        .D(\current_factor_2_reg[8]_i_1_n_4 ),
        .Q(current_factor_2_reg[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_2_reg[12] 
       (.C(ap_clk),
        .CE(current_factor_20),
        .D(\current_factor_2_reg[12]_i_1_n_7 ),
        .Q(current_factor_2_reg[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_2_reg[12]_i_1 
       (.CI(\current_factor_2_reg[8]_i_1_n_0 ),
        .CO({\current_factor_2_reg[12]_i_1_n_0 ,\current_factor_2_reg[12]_i_1_n_1 ,\current_factor_2_reg[12]_i_1_n_2 ,\current_factor_2_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_2_reg[12]_i_1_n_4 ,\current_factor_2_reg[12]_i_1_n_5 ,\current_factor_2_reg[12]_i_1_n_6 ,\current_factor_2_reg[12]_i_1_n_7 }),
        .S(current_factor_2_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_2_reg[13] 
       (.C(ap_clk),
        .CE(current_factor_20),
        .D(\current_factor_2_reg[12]_i_1_n_6 ),
        .Q(current_factor_2_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_2_reg[14] 
       (.C(ap_clk),
        .CE(current_factor_20),
        .D(\current_factor_2_reg[12]_i_1_n_5 ),
        .Q(current_factor_2_reg[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_2_reg[15] 
       (.C(ap_clk),
        .CE(current_factor_20),
        .D(\current_factor_2_reg[12]_i_1_n_4 ),
        .Q(current_factor_2_reg[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_2_reg[16] 
       (.C(ap_clk),
        .CE(current_factor_20),
        .D(\current_factor_2_reg[16]_i_1_n_7 ),
        .Q(current_factor_2_reg[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_2_reg[16]_i_1 
       (.CI(\current_factor_2_reg[12]_i_1_n_0 ),
        .CO({\current_factor_2_reg[16]_i_1_n_0 ,\current_factor_2_reg[16]_i_1_n_1 ,\current_factor_2_reg[16]_i_1_n_2 ,\current_factor_2_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_2_reg[16]_i_1_n_4 ,\current_factor_2_reg[16]_i_1_n_5 ,\current_factor_2_reg[16]_i_1_n_6 ,\current_factor_2_reg[16]_i_1_n_7 }),
        .S(current_factor_2_reg[19:16]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_2_reg[17] 
       (.C(ap_clk),
        .CE(current_factor_20),
        .D(\current_factor_2_reg[16]_i_1_n_6 ),
        .Q(current_factor_2_reg[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_2_reg[18] 
       (.C(ap_clk),
        .CE(current_factor_20),
        .D(\current_factor_2_reg[16]_i_1_n_5 ),
        .Q(current_factor_2_reg[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_2_reg[19] 
       (.C(ap_clk),
        .CE(current_factor_20),
        .D(\current_factor_2_reg[16]_i_1_n_4 ),
        .Q(current_factor_2_reg[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_2_reg[1] 
       (.C(ap_clk),
        .CE(current_factor_20),
        .D(\current_factor_2_reg[0]_i_2_n_6 ),
        .Q(current_factor_2_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_2_reg[20] 
       (.C(ap_clk),
        .CE(current_factor_20),
        .D(\current_factor_2_reg[20]_i_1_n_7 ),
        .Q(current_factor_2_reg[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_2_reg[20]_i_1 
       (.CI(\current_factor_2_reg[16]_i_1_n_0 ),
        .CO({\current_factor_2_reg[20]_i_1_n_0 ,\current_factor_2_reg[20]_i_1_n_1 ,\current_factor_2_reg[20]_i_1_n_2 ,\current_factor_2_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_2_reg[20]_i_1_n_4 ,\current_factor_2_reg[20]_i_1_n_5 ,\current_factor_2_reg[20]_i_1_n_6 ,\current_factor_2_reg[20]_i_1_n_7 }),
        .S(current_factor_2_reg[23:20]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_2_reg[21] 
       (.C(ap_clk),
        .CE(current_factor_20),
        .D(\current_factor_2_reg[20]_i_1_n_6 ),
        .Q(current_factor_2_reg[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_2_reg[22] 
       (.C(ap_clk),
        .CE(current_factor_20),
        .D(\current_factor_2_reg[20]_i_1_n_5 ),
        .Q(current_factor_2_reg[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_2_reg[23] 
       (.C(ap_clk),
        .CE(current_factor_20),
        .D(\current_factor_2_reg[20]_i_1_n_4 ),
        .Q(current_factor_2_reg[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_2_reg[24] 
       (.C(ap_clk),
        .CE(current_factor_20),
        .D(\current_factor_2_reg[24]_i_1_n_7 ),
        .Q(current_factor_2_reg[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_2_reg[24]_i_1 
       (.CI(\current_factor_2_reg[20]_i_1_n_0 ),
        .CO({\current_factor_2_reg[24]_i_1_n_0 ,\current_factor_2_reg[24]_i_1_n_1 ,\current_factor_2_reg[24]_i_1_n_2 ,\current_factor_2_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_2_reg[24]_i_1_n_4 ,\current_factor_2_reg[24]_i_1_n_5 ,\current_factor_2_reg[24]_i_1_n_6 ,\current_factor_2_reg[24]_i_1_n_7 }),
        .S(current_factor_2_reg[27:24]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_2_reg[25] 
       (.C(ap_clk),
        .CE(current_factor_20),
        .D(\current_factor_2_reg[24]_i_1_n_6 ),
        .Q(current_factor_2_reg[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_2_reg[26] 
       (.C(ap_clk),
        .CE(current_factor_20),
        .D(\current_factor_2_reg[24]_i_1_n_5 ),
        .Q(current_factor_2_reg[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_2_reg[27] 
       (.C(ap_clk),
        .CE(current_factor_20),
        .D(\current_factor_2_reg[24]_i_1_n_4 ),
        .Q(current_factor_2_reg[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_2_reg[28] 
       (.C(ap_clk),
        .CE(current_factor_20),
        .D(\current_factor_2_reg[28]_i_1_n_7 ),
        .Q(current_factor_2_reg[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_2_reg[28]_i_1 
       (.CI(\current_factor_2_reg[24]_i_1_n_0 ),
        .CO({\NLW_current_factor_2_reg[28]_i_1_CO_UNCONNECTED [3],\current_factor_2_reg[28]_i_1_n_1 ,\current_factor_2_reg[28]_i_1_n_2 ,\current_factor_2_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_2_reg[28]_i_1_n_4 ,\current_factor_2_reg[28]_i_1_n_5 ,\current_factor_2_reg[28]_i_1_n_6 ,\current_factor_2_reg[28]_i_1_n_7 }),
        .S(current_factor_2_reg[31:28]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_2_reg[29] 
       (.C(ap_clk),
        .CE(current_factor_20),
        .D(\current_factor_2_reg[28]_i_1_n_6 ),
        .Q(current_factor_2_reg[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_2_reg[2] 
       (.C(ap_clk),
        .CE(current_factor_20),
        .D(\current_factor_2_reg[0]_i_2_n_5 ),
        .Q(current_factor_2_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_2_reg[30] 
       (.C(ap_clk),
        .CE(current_factor_20),
        .D(\current_factor_2_reg[28]_i_1_n_5 ),
        .Q(current_factor_2_reg[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_2_reg[31] 
       (.C(ap_clk),
        .CE(current_factor_20),
        .D(\current_factor_2_reg[28]_i_1_n_4 ),
        .Q(current_factor_2_reg[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_2_reg[3] 
       (.C(ap_clk),
        .CE(current_factor_20),
        .D(\current_factor_2_reg[0]_i_2_n_4 ),
        .Q(current_factor_2_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_2_reg[4] 
       (.C(ap_clk),
        .CE(current_factor_20),
        .D(\current_factor_2_reg[4]_i_1_n_7 ),
        .Q(current_factor_2_reg[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_2_reg[4]_i_1 
       (.CI(\current_factor_2_reg[0]_i_2_n_0 ),
        .CO({\current_factor_2_reg[4]_i_1_n_0 ,\current_factor_2_reg[4]_i_1_n_1 ,\current_factor_2_reg[4]_i_1_n_2 ,\current_factor_2_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_2_reg[4]_i_1_n_4 ,\current_factor_2_reg[4]_i_1_n_5 ,\current_factor_2_reg[4]_i_1_n_6 ,\current_factor_2_reg[4]_i_1_n_7 }),
        .S(current_factor_2_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_2_reg[5] 
       (.C(ap_clk),
        .CE(current_factor_20),
        .D(\current_factor_2_reg[4]_i_1_n_6 ),
        .Q(current_factor_2_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_2_reg[6] 
       (.C(ap_clk),
        .CE(current_factor_20),
        .D(\current_factor_2_reg[4]_i_1_n_5 ),
        .Q(current_factor_2_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_2_reg[7] 
       (.C(ap_clk),
        .CE(current_factor_20),
        .D(\current_factor_2_reg[4]_i_1_n_4 ),
        .Q(current_factor_2_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_2_reg[8] 
       (.C(ap_clk),
        .CE(current_factor_20),
        .D(\current_factor_2_reg[8]_i_1_n_7 ),
        .Q(current_factor_2_reg[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_2_reg[8]_i_1 
       (.CI(\current_factor_2_reg[4]_i_1_n_0 ),
        .CO({\current_factor_2_reg[8]_i_1_n_0 ,\current_factor_2_reg[8]_i_1_n_1 ,\current_factor_2_reg[8]_i_1_n_2 ,\current_factor_2_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_2_reg[8]_i_1_n_4 ,\current_factor_2_reg[8]_i_1_n_5 ,\current_factor_2_reg[8]_i_1_n_6 ,\current_factor_2_reg[8]_i_1_n_7 }),
        .S(current_factor_2_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_2_reg[9] 
       (.C(ap_clk),
        .CE(current_factor_20),
        .D(\current_factor_2_reg[8]_i_1_n_6 ),
        .Q(current_factor_2_reg[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \current_factor_3[0]_i_3 
       (.I0(current_factor_3_reg[0]),
        .O(\current_factor_3[0]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_3_reg[0] 
       (.C(ap_clk),
        .CE(current_factor_30),
        .D(\current_factor_3_reg[0]_i_2_n_7 ),
        .Q(current_factor_3_reg[0]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_3_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\current_factor_3_reg[0]_i_2_n_0 ,\current_factor_3_reg[0]_i_2_n_1 ,\current_factor_3_reg[0]_i_2_n_2 ,\current_factor_3_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\current_factor_3_reg[0]_i_2_n_4 ,\current_factor_3_reg[0]_i_2_n_5 ,\current_factor_3_reg[0]_i_2_n_6 ,\current_factor_3_reg[0]_i_2_n_7 }),
        .S({current_factor_3_reg[3:1],\current_factor_3[0]_i_3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_3_reg[10] 
       (.C(ap_clk),
        .CE(current_factor_30),
        .D(\current_factor_3_reg[8]_i_1_n_5 ),
        .Q(current_factor_3_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_3_reg[11] 
       (.C(ap_clk),
        .CE(current_factor_30),
        .D(\current_factor_3_reg[8]_i_1_n_4 ),
        .Q(current_factor_3_reg[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_3_reg[12] 
       (.C(ap_clk),
        .CE(current_factor_30),
        .D(\current_factor_3_reg[12]_i_1_n_7 ),
        .Q(current_factor_3_reg[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_3_reg[12]_i_1 
       (.CI(\current_factor_3_reg[8]_i_1_n_0 ),
        .CO({\current_factor_3_reg[12]_i_1_n_0 ,\current_factor_3_reg[12]_i_1_n_1 ,\current_factor_3_reg[12]_i_1_n_2 ,\current_factor_3_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_3_reg[12]_i_1_n_4 ,\current_factor_3_reg[12]_i_1_n_5 ,\current_factor_3_reg[12]_i_1_n_6 ,\current_factor_3_reg[12]_i_1_n_7 }),
        .S(current_factor_3_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_3_reg[13] 
       (.C(ap_clk),
        .CE(current_factor_30),
        .D(\current_factor_3_reg[12]_i_1_n_6 ),
        .Q(current_factor_3_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_3_reg[14] 
       (.C(ap_clk),
        .CE(current_factor_30),
        .D(\current_factor_3_reg[12]_i_1_n_5 ),
        .Q(current_factor_3_reg[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_3_reg[15] 
       (.C(ap_clk),
        .CE(current_factor_30),
        .D(\current_factor_3_reg[12]_i_1_n_4 ),
        .Q(current_factor_3_reg[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_3_reg[16] 
       (.C(ap_clk),
        .CE(current_factor_30),
        .D(\current_factor_3_reg[16]_i_1_n_7 ),
        .Q(current_factor_3_reg[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_3_reg[16]_i_1 
       (.CI(\current_factor_3_reg[12]_i_1_n_0 ),
        .CO({\current_factor_3_reg[16]_i_1_n_0 ,\current_factor_3_reg[16]_i_1_n_1 ,\current_factor_3_reg[16]_i_1_n_2 ,\current_factor_3_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_3_reg[16]_i_1_n_4 ,\current_factor_3_reg[16]_i_1_n_5 ,\current_factor_3_reg[16]_i_1_n_6 ,\current_factor_3_reg[16]_i_1_n_7 }),
        .S(current_factor_3_reg[19:16]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_3_reg[17] 
       (.C(ap_clk),
        .CE(current_factor_30),
        .D(\current_factor_3_reg[16]_i_1_n_6 ),
        .Q(current_factor_3_reg[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_3_reg[18] 
       (.C(ap_clk),
        .CE(current_factor_30),
        .D(\current_factor_3_reg[16]_i_1_n_5 ),
        .Q(current_factor_3_reg[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_3_reg[19] 
       (.C(ap_clk),
        .CE(current_factor_30),
        .D(\current_factor_3_reg[16]_i_1_n_4 ),
        .Q(current_factor_3_reg[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_3_reg[1] 
       (.C(ap_clk),
        .CE(current_factor_30),
        .D(\current_factor_3_reg[0]_i_2_n_6 ),
        .Q(current_factor_3_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_3_reg[20] 
       (.C(ap_clk),
        .CE(current_factor_30),
        .D(\current_factor_3_reg[20]_i_1_n_7 ),
        .Q(current_factor_3_reg[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_3_reg[20]_i_1 
       (.CI(\current_factor_3_reg[16]_i_1_n_0 ),
        .CO({\current_factor_3_reg[20]_i_1_n_0 ,\current_factor_3_reg[20]_i_1_n_1 ,\current_factor_3_reg[20]_i_1_n_2 ,\current_factor_3_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_3_reg[20]_i_1_n_4 ,\current_factor_3_reg[20]_i_1_n_5 ,\current_factor_3_reg[20]_i_1_n_6 ,\current_factor_3_reg[20]_i_1_n_7 }),
        .S(current_factor_3_reg[23:20]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_3_reg[21] 
       (.C(ap_clk),
        .CE(current_factor_30),
        .D(\current_factor_3_reg[20]_i_1_n_6 ),
        .Q(current_factor_3_reg[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_3_reg[22] 
       (.C(ap_clk),
        .CE(current_factor_30),
        .D(\current_factor_3_reg[20]_i_1_n_5 ),
        .Q(current_factor_3_reg[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_3_reg[23] 
       (.C(ap_clk),
        .CE(current_factor_30),
        .D(\current_factor_3_reg[20]_i_1_n_4 ),
        .Q(current_factor_3_reg[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_3_reg[24] 
       (.C(ap_clk),
        .CE(current_factor_30),
        .D(\current_factor_3_reg[24]_i_1_n_7 ),
        .Q(current_factor_3_reg[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_3_reg[24]_i_1 
       (.CI(\current_factor_3_reg[20]_i_1_n_0 ),
        .CO({\current_factor_3_reg[24]_i_1_n_0 ,\current_factor_3_reg[24]_i_1_n_1 ,\current_factor_3_reg[24]_i_1_n_2 ,\current_factor_3_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_3_reg[24]_i_1_n_4 ,\current_factor_3_reg[24]_i_1_n_5 ,\current_factor_3_reg[24]_i_1_n_6 ,\current_factor_3_reg[24]_i_1_n_7 }),
        .S(current_factor_3_reg[27:24]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_3_reg[25] 
       (.C(ap_clk),
        .CE(current_factor_30),
        .D(\current_factor_3_reg[24]_i_1_n_6 ),
        .Q(current_factor_3_reg[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_3_reg[26] 
       (.C(ap_clk),
        .CE(current_factor_30),
        .D(\current_factor_3_reg[24]_i_1_n_5 ),
        .Q(current_factor_3_reg[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_3_reg[27] 
       (.C(ap_clk),
        .CE(current_factor_30),
        .D(\current_factor_3_reg[24]_i_1_n_4 ),
        .Q(current_factor_3_reg[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_3_reg[28] 
       (.C(ap_clk),
        .CE(current_factor_30),
        .D(\current_factor_3_reg[28]_i_1_n_7 ),
        .Q(current_factor_3_reg[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_3_reg[28]_i_1 
       (.CI(\current_factor_3_reg[24]_i_1_n_0 ),
        .CO({\NLW_current_factor_3_reg[28]_i_1_CO_UNCONNECTED [3],\current_factor_3_reg[28]_i_1_n_1 ,\current_factor_3_reg[28]_i_1_n_2 ,\current_factor_3_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_3_reg[28]_i_1_n_4 ,\current_factor_3_reg[28]_i_1_n_5 ,\current_factor_3_reg[28]_i_1_n_6 ,\current_factor_3_reg[28]_i_1_n_7 }),
        .S(current_factor_3_reg[31:28]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_3_reg[29] 
       (.C(ap_clk),
        .CE(current_factor_30),
        .D(\current_factor_3_reg[28]_i_1_n_6 ),
        .Q(current_factor_3_reg[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_3_reg[2] 
       (.C(ap_clk),
        .CE(current_factor_30),
        .D(\current_factor_3_reg[0]_i_2_n_5 ),
        .Q(current_factor_3_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_3_reg[30] 
       (.C(ap_clk),
        .CE(current_factor_30),
        .D(\current_factor_3_reg[28]_i_1_n_5 ),
        .Q(current_factor_3_reg[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_3_reg[31] 
       (.C(ap_clk),
        .CE(current_factor_30),
        .D(\current_factor_3_reg[28]_i_1_n_4 ),
        .Q(current_factor_3_reg[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_3_reg[3] 
       (.C(ap_clk),
        .CE(current_factor_30),
        .D(\current_factor_3_reg[0]_i_2_n_4 ),
        .Q(current_factor_3_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_3_reg[4] 
       (.C(ap_clk),
        .CE(current_factor_30),
        .D(\current_factor_3_reg[4]_i_1_n_7 ),
        .Q(current_factor_3_reg[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_3_reg[4]_i_1 
       (.CI(\current_factor_3_reg[0]_i_2_n_0 ),
        .CO({\current_factor_3_reg[4]_i_1_n_0 ,\current_factor_3_reg[4]_i_1_n_1 ,\current_factor_3_reg[4]_i_1_n_2 ,\current_factor_3_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_3_reg[4]_i_1_n_4 ,\current_factor_3_reg[4]_i_1_n_5 ,\current_factor_3_reg[4]_i_1_n_6 ,\current_factor_3_reg[4]_i_1_n_7 }),
        .S(current_factor_3_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_3_reg[5] 
       (.C(ap_clk),
        .CE(current_factor_30),
        .D(\current_factor_3_reg[4]_i_1_n_6 ),
        .Q(current_factor_3_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_3_reg[6] 
       (.C(ap_clk),
        .CE(current_factor_30),
        .D(\current_factor_3_reg[4]_i_1_n_5 ),
        .Q(current_factor_3_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_3_reg[7] 
       (.C(ap_clk),
        .CE(current_factor_30),
        .D(\current_factor_3_reg[4]_i_1_n_4 ),
        .Q(current_factor_3_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_3_reg[8] 
       (.C(ap_clk),
        .CE(current_factor_30),
        .D(\current_factor_3_reg[8]_i_1_n_7 ),
        .Q(current_factor_3_reg[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_3_reg[8]_i_1 
       (.CI(\current_factor_3_reg[4]_i_1_n_0 ),
        .CO({\current_factor_3_reg[8]_i_1_n_0 ,\current_factor_3_reg[8]_i_1_n_1 ,\current_factor_3_reg[8]_i_1_n_2 ,\current_factor_3_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_3_reg[8]_i_1_n_4 ,\current_factor_3_reg[8]_i_1_n_5 ,\current_factor_3_reg[8]_i_1_n_6 ,\current_factor_3_reg[8]_i_1_n_7 }),
        .S(current_factor_3_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_3_reg[9] 
       (.C(ap_clk),
        .CE(current_factor_30),
        .D(\current_factor_3_reg[8]_i_1_n_6 ),
        .Q(current_factor_3_reg[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \current_factor_4[0]_i_3 
       (.I0(current_factor_4_reg[0]),
        .O(\current_factor_4[0]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_4_reg[0] 
       (.C(ap_clk),
        .CE(current_factor_40),
        .D(\current_factor_4_reg[0]_i_2_n_7 ),
        .Q(current_factor_4_reg[0]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_4_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\current_factor_4_reg[0]_i_2_n_0 ,\current_factor_4_reg[0]_i_2_n_1 ,\current_factor_4_reg[0]_i_2_n_2 ,\current_factor_4_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\current_factor_4_reg[0]_i_2_n_4 ,\current_factor_4_reg[0]_i_2_n_5 ,\current_factor_4_reg[0]_i_2_n_6 ,\current_factor_4_reg[0]_i_2_n_7 }),
        .S({current_factor_4_reg[3:1],\current_factor_4[0]_i_3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_4_reg[10] 
       (.C(ap_clk),
        .CE(current_factor_40),
        .D(\current_factor_4_reg[8]_i_1_n_5 ),
        .Q(current_factor_4_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_4_reg[11] 
       (.C(ap_clk),
        .CE(current_factor_40),
        .D(\current_factor_4_reg[8]_i_1_n_4 ),
        .Q(current_factor_4_reg[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_4_reg[12] 
       (.C(ap_clk),
        .CE(current_factor_40),
        .D(\current_factor_4_reg[12]_i_1_n_7 ),
        .Q(current_factor_4_reg[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_4_reg[12]_i_1 
       (.CI(\current_factor_4_reg[8]_i_1_n_0 ),
        .CO({\current_factor_4_reg[12]_i_1_n_0 ,\current_factor_4_reg[12]_i_1_n_1 ,\current_factor_4_reg[12]_i_1_n_2 ,\current_factor_4_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_4_reg[12]_i_1_n_4 ,\current_factor_4_reg[12]_i_1_n_5 ,\current_factor_4_reg[12]_i_1_n_6 ,\current_factor_4_reg[12]_i_1_n_7 }),
        .S(current_factor_4_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_4_reg[13] 
       (.C(ap_clk),
        .CE(current_factor_40),
        .D(\current_factor_4_reg[12]_i_1_n_6 ),
        .Q(current_factor_4_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_4_reg[14] 
       (.C(ap_clk),
        .CE(current_factor_40),
        .D(\current_factor_4_reg[12]_i_1_n_5 ),
        .Q(current_factor_4_reg[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_4_reg[15] 
       (.C(ap_clk),
        .CE(current_factor_40),
        .D(\current_factor_4_reg[12]_i_1_n_4 ),
        .Q(current_factor_4_reg[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_4_reg[16] 
       (.C(ap_clk),
        .CE(current_factor_40),
        .D(\current_factor_4_reg[16]_i_1_n_7 ),
        .Q(current_factor_4_reg[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_4_reg[16]_i_1 
       (.CI(\current_factor_4_reg[12]_i_1_n_0 ),
        .CO({\current_factor_4_reg[16]_i_1_n_0 ,\current_factor_4_reg[16]_i_1_n_1 ,\current_factor_4_reg[16]_i_1_n_2 ,\current_factor_4_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_4_reg[16]_i_1_n_4 ,\current_factor_4_reg[16]_i_1_n_5 ,\current_factor_4_reg[16]_i_1_n_6 ,\current_factor_4_reg[16]_i_1_n_7 }),
        .S(current_factor_4_reg[19:16]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_4_reg[17] 
       (.C(ap_clk),
        .CE(current_factor_40),
        .D(\current_factor_4_reg[16]_i_1_n_6 ),
        .Q(current_factor_4_reg[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_4_reg[18] 
       (.C(ap_clk),
        .CE(current_factor_40),
        .D(\current_factor_4_reg[16]_i_1_n_5 ),
        .Q(current_factor_4_reg[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_4_reg[19] 
       (.C(ap_clk),
        .CE(current_factor_40),
        .D(\current_factor_4_reg[16]_i_1_n_4 ),
        .Q(current_factor_4_reg[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_4_reg[1] 
       (.C(ap_clk),
        .CE(current_factor_40),
        .D(\current_factor_4_reg[0]_i_2_n_6 ),
        .Q(current_factor_4_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_4_reg[20] 
       (.C(ap_clk),
        .CE(current_factor_40),
        .D(\current_factor_4_reg[20]_i_1_n_7 ),
        .Q(current_factor_4_reg[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_4_reg[20]_i_1 
       (.CI(\current_factor_4_reg[16]_i_1_n_0 ),
        .CO({\current_factor_4_reg[20]_i_1_n_0 ,\current_factor_4_reg[20]_i_1_n_1 ,\current_factor_4_reg[20]_i_1_n_2 ,\current_factor_4_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_4_reg[20]_i_1_n_4 ,\current_factor_4_reg[20]_i_1_n_5 ,\current_factor_4_reg[20]_i_1_n_6 ,\current_factor_4_reg[20]_i_1_n_7 }),
        .S(current_factor_4_reg[23:20]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_4_reg[21] 
       (.C(ap_clk),
        .CE(current_factor_40),
        .D(\current_factor_4_reg[20]_i_1_n_6 ),
        .Q(current_factor_4_reg[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_4_reg[22] 
       (.C(ap_clk),
        .CE(current_factor_40),
        .D(\current_factor_4_reg[20]_i_1_n_5 ),
        .Q(current_factor_4_reg[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_4_reg[23] 
       (.C(ap_clk),
        .CE(current_factor_40),
        .D(\current_factor_4_reg[20]_i_1_n_4 ),
        .Q(current_factor_4_reg[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_4_reg[24] 
       (.C(ap_clk),
        .CE(current_factor_40),
        .D(\current_factor_4_reg[24]_i_1_n_7 ),
        .Q(current_factor_4_reg[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_4_reg[24]_i_1 
       (.CI(\current_factor_4_reg[20]_i_1_n_0 ),
        .CO({\current_factor_4_reg[24]_i_1_n_0 ,\current_factor_4_reg[24]_i_1_n_1 ,\current_factor_4_reg[24]_i_1_n_2 ,\current_factor_4_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_4_reg[24]_i_1_n_4 ,\current_factor_4_reg[24]_i_1_n_5 ,\current_factor_4_reg[24]_i_1_n_6 ,\current_factor_4_reg[24]_i_1_n_7 }),
        .S(current_factor_4_reg[27:24]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_4_reg[25] 
       (.C(ap_clk),
        .CE(current_factor_40),
        .D(\current_factor_4_reg[24]_i_1_n_6 ),
        .Q(current_factor_4_reg[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_4_reg[26] 
       (.C(ap_clk),
        .CE(current_factor_40),
        .D(\current_factor_4_reg[24]_i_1_n_5 ),
        .Q(current_factor_4_reg[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_4_reg[27] 
       (.C(ap_clk),
        .CE(current_factor_40),
        .D(\current_factor_4_reg[24]_i_1_n_4 ),
        .Q(current_factor_4_reg[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_4_reg[28] 
       (.C(ap_clk),
        .CE(current_factor_40),
        .D(\current_factor_4_reg[28]_i_1_n_7 ),
        .Q(current_factor_4_reg[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_4_reg[28]_i_1 
       (.CI(\current_factor_4_reg[24]_i_1_n_0 ),
        .CO({\NLW_current_factor_4_reg[28]_i_1_CO_UNCONNECTED [3],\current_factor_4_reg[28]_i_1_n_1 ,\current_factor_4_reg[28]_i_1_n_2 ,\current_factor_4_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_4_reg[28]_i_1_n_4 ,\current_factor_4_reg[28]_i_1_n_5 ,\current_factor_4_reg[28]_i_1_n_6 ,\current_factor_4_reg[28]_i_1_n_7 }),
        .S(current_factor_4_reg[31:28]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_4_reg[29] 
       (.C(ap_clk),
        .CE(current_factor_40),
        .D(\current_factor_4_reg[28]_i_1_n_6 ),
        .Q(current_factor_4_reg[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_4_reg[2] 
       (.C(ap_clk),
        .CE(current_factor_40),
        .D(\current_factor_4_reg[0]_i_2_n_5 ),
        .Q(current_factor_4_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_4_reg[30] 
       (.C(ap_clk),
        .CE(current_factor_40),
        .D(\current_factor_4_reg[28]_i_1_n_5 ),
        .Q(current_factor_4_reg[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_4_reg[31] 
       (.C(ap_clk),
        .CE(current_factor_40),
        .D(\current_factor_4_reg[28]_i_1_n_4 ),
        .Q(current_factor_4_reg[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_4_reg[3] 
       (.C(ap_clk),
        .CE(current_factor_40),
        .D(\current_factor_4_reg[0]_i_2_n_4 ),
        .Q(current_factor_4_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_4_reg[4] 
       (.C(ap_clk),
        .CE(current_factor_40),
        .D(\current_factor_4_reg[4]_i_1_n_7 ),
        .Q(current_factor_4_reg[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_4_reg[4]_i_1 
       (.CI(\current_factor_4_reg[0]_i_2_n_0 ),
        .CO({\current_factor_4_reg[4]_i_1_n_0 ,\current_factor_4_reg[4]_i_1_n_1 ,\current_factor_4_reg[4]_i_1_n_2 ,\current_factor_4_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_4_reg[4]_i_1_n_4 ,\current_factor_4_reg[4]_i_1_n_5 ,\current_factor_4_reg[4]_i_1_n_6 ,\current_factor_4_reg[4]_i_1_n_7 }),
        .S(current_factor_4_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_4_reg[5] 
       (.C(ap_clk),
        .CE(current_factor_40),
        .D(\current_factor_4_reg[4]_i_1_n_6 ),
        .Q(current_factor_4_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_4_reg[6] 
       (.C(ap_clk),
        .CE(current_factor_40),
        .D(\current_factor_4_reg[4]_i_1_n_5 ),
        .Q(current_factor_4_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_4_reg[7] 
       (.C(ap_clk),
        .CE(current_factor_40),
        .D(\current_factor_4_reg[4]_i_1_n_4 ),
        .Q(current_factor_4_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_4_reg[8] 
       (.C(ap_clk),
        .CE(current_factor_40),
        .D(\current_factor_4_reg[8]_i_1_n_7 ),
        .Q(current_factor_4_reg[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_4_reg[8]_i_1 
       (.CI(\current_factor_4_reg[4]_i_1_n_0 ),
        .CO({\current_factor_4_reg[8]_i_1_n_0 ,\current_factor_4_reg[8]_i_1_n_1 ,\current_factor_4_reg[8]_i_1_n_2 ,\current_factor_4_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_4_reg[8]_i_1_n_4 ,\current_factor_4_reg[8]_i_1_n_5 ,\current_factor_4_reg[8]_i_1_n_6 ,\current_factor_4_reg[8]_i_1_n_7 }),
        .S(current_factor_4_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_4_reg[9] 
       (.C(ap_clk),
        .CE(current_factor_40),
        .D(\current_factor_4_reg[8]_i_1_n_6 ),
        .Q(current_factor_4_reg[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \current_factor_5[0]_i_3 
       (.I0(current_factor_5_reg[0]),
        .O(\current_factor_5[0]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_5_reg[0] 
       (.C(ap_clk),
        .CE(current_factor_50),
        .D(\current_factor_5_reg[0]_i_2_n_7 ),
        .Q(current_factor_5_reg[0]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_5_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\current_factor_5_reg[0]_i_2_n_0 ,\current_factor_5_reg[0]_i_2_n_1 ,\current_factor_5_reg[0]_i_2_n_2 ,\current_factor_5_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\current_factor_5_reg[0]_i_2_n_4 ,\current_factor_5_reg[0]_i_2_n_5 ,\current_factor_5_reg[0]_i_2_n_6 ,\current_factor_5_reg[0]_i_2_n_7 }),
        .S({current_factor_5_reg[3:1],\current_factor_5[0]_i_3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_5_reg[10] 
       (.C(ap_clk),
        .CE(current_factor_50),
        .D(\current_factor_5_reg[8]_i_1_n_5 ),
        .Q(current_factor_5_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_5_reg[11] 
       (.C(ap_clk),
        .CE(current_factor_50),
        .D(\current_factor_5_reg[8]_i_1_n_4 ),
        .Q(current_factor_5_reg[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_5_reg[12] 
       (.C(ap_clk),
        .CE(current_factor_50),
        .D(\current_factor_5_reg[12]_i_1_n_7 ),
        .Q(current_factor_5_reg[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_5_reg[12]_i_1 
       (.CI(\current_factor_5_reg[8]_i_1_n_0 ),
        .CO({\current_factor_5_reg[12]_i_1_n_0 ,\current_factor_5_reg[12]_i_1_n_1 ,\current_factor_5_reg[12]_i_1_n_2 ,\current_factor_5_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_5_reg[12]_i_1_n_4 ,\current_factor_5_reg[12]_i_1_n_5 ,\current_factor_5_reg[12]_i_1_n_6 ,\current_factor_5_reg[12]_i_1_n_7 }),
        .S(current_factor_5_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_5_reg[13] 
       (.C(ap_clk),
        .CE(current_factor_50),
        .D(\current_factor_5_reg[12]_i_1_n_6 ),
        .Q(current_factor_5_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_5_reg[14] 
       (.C(ap_clk),
        .CE(current_factor_50),
        .D(\current_factor_5_reg[12]_i_1_n_5 ),
        .Q(current_factor_5_reg[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_5_reg[15] 
       (.C(ap_clk),
        .CE(current_factor_50),
        .D(\current_factor_5_reg[12]_i_1_n_4 ),
        .Q(current_factor_5_reg[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_5_reg[16] 
       (.C(ap_clk),
        .CE(current_factor_50),
        .D(\current_factor_5_reg[16]_i_1_n_7 ),
        .Q(current_factor_5_reg[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_5_reg[16]_i_1 
       (.CI(\current_factor_5_reg[12]_i_1_n_0 ),
        .CO({\current_factor_5_reg[16]_i_1_n_0 ,\current_factor_5_reg[16]_i_1_n_1 ,\current_factor_5_reg[16]_i_1_n_2 ,\current_factor_5_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_5_reg[16]_i_1_n_4 ,\current_factor_5_reg[16]_i_1_n_5 ,\current_factor_5_reg[16]_i_1_n_6 ,\current_factor_5_reg[16]_i_1_n_7 }),
        .S(current_factor_5_reg[19:16]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_5_reg[17] 
       (.C(ap_clk),
        .CE(current_factor_50),
        .D(\current_factor_5_reg[16]_i_1_n_6 ),
        .Q(current_factor_5_reg[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_5_reg[18] 
       (.C(ap_clk),
        .CE(current_factor_50),
        .D(\current_factor_5_reg[16]_i_1_n_5 ),
        .Q(current_factor_5_reg[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_5_reg[19] 
       (.C(ap_clk),
        .CE(current_factor_50),
        .D(\current_factor_5_reg[16]_i_1_n_4 ),
        .Q(current_factor_5_reg[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_5_reg[1] 
       (.C(ap_clk),
        .CE(current_factor_50),
        .D(\current_factor_5_reg[0]_i_2_n_6 ),
        .Q(current_factor_5_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_5_reg[20] 
       (.C(ap_clk),
        .CE(current_factor_50),
        .D(\current_factor_5_reg[20]_i_1_n_7 ),
        .Q(current_factor_5_reg[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_5_reg[20]_i_1 
       (.CI(\current_factor_5_reg[16]_i_1_n_0 ),
        .CO({\current_factor_5_reg[20]_i_1_n_0 ,\current_factor_5_reg[20]_i_1_n_1 ,\current_factor_5_reg[20]_i_1_n_2 ,\current_factor_5_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_5_reg[20]_i_1_n_4 ,\current_factor_5_reg[20]_i_1_n_5 ,\current_factor_5_reg[20]_i_1_n_6 ,\current_factor_5_reg[20]_i_1_n_7 }),
        .S(current_factor_5_reg[23:20]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_5_reg[21] 
       (.C(ap_clk),
        .CE(current_factor_50),
        .D(\current_factor_5_reg[20]_i_1_n_6 ),
        .Q(current_factor_5_reg[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_5_reg[22] 
       (.C(ap_clk),
        .CE(current_factor_50),
        .D(\current_factor_5_reg[20]_i_1_n_5 ),
        .Q(current_factor_5_reg[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_5_reg[23] 
       (.C(ap_clk),
        .CE(current_factor_50),
        .D(\current_factor_5_reg[20]_i_1_n_4 ),
        .Q(current_factor_5_reg[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_5_reg[24] 
       (.C(ap_clk),
        .CE(current_factor_50),
        .D(\current_factor_5_reg[24]_i_1_n_7 ),
        .Q(current_factor_5_reg[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_5_reg[24]_i_1 
       (.CI(\current_factor_5_reg[20]_i_1_n_0 ),
        .CO({\current_factor_5_reg[24]_i_1_n_0 ,\current_factor_5_reg[24]_i_1_n_1 ,\current_factor_5_reg[24]_i_1_n_2 ,\current_factor_5_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_5_reg[24]_i_1_n_4 ,\current_factor_5_reg[24]_i_1_n_5 ,\current_factor_5_reg[24]_i_1_n_6 ,\current_factor_5_reg[24]_i_1_n_7 }),
        .S(current_factor_5_reg[27:24]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_5_reg[25] 
       (.C(ap_clk),
        .CE(current_factor_50),
        .D(\current_factor_5_reg[24]_i_1_n_6 ),
        .Q(current_factor_5_reg[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_5_reg[26] 
       (.C(ap_clk),
        .CE(current_factor_50),
        .D(\current_factor_5_reg[24]_i_1_n_5 ),
        .Q(current_factor_5_reg[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_5_reg[27] 
       (.C(ap_clk),
        .CE(current_factor_50),
        .D(\current_factor_5_reg[24]_i_1_n_4 ),
        .Q(current_factor_5_reg[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_5_reg[28] 
       (.C(ap_clk),
        .CE(current_factor_50),
        .D(\current_factor_5_reg[28]_i_1_n_7 ),
        .Q(current_factor_5_reg[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_5_reg[28]_i_1 
       (.CI(\current_factor_5_reg[24]_i_1_n_0 ),
        .CO({\NLW_current_factor_5_reg[28]_i_1_CO_UNCONNECTED [3],\current_factor_5_reg[28]_i_1_n_1 ,\current_factor_5_reg[28]_i_1_n_2 ,\current_factor_5_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_5_reg[28]_i_1_n_4 ,\current_factor_5_reg[28]_i_1_n_5 ,\current_factor_5_reg[28]_i_1_n_6 ,\current_factor_5_reg[28]_i_1_n_7 }),
        .S(current_factor_5_reg[31:28]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_5_reg[29] 
       (.C(ap_clk),
        .CE(current_factor_50),
        .D(\current_factor_5_reg[28]_i_1_n_6 ),
        .Q(current_factor_5_reg[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_5_reg[2] 
       (.C(ap_clk),
        .CE(current_factor_50),
        .D(\current_factor_5_reg[0]_i_2_n_5 ),
        .Q(current_factor_5_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_5_reg[30] 
       (.C(ap_clk),
        .CE(current_factor_50),
        .D(\current_factor_5_reg[28]_i_1_n_5 ),
        .Q(current_factor_5_reg[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_5_reg[31] 
       (.C(ap_clk),
        .CE(current_factor_50),
        .D(\current_factor_5_reg[28]_i_1_n_4 ),
        .Q(current_factor_5_reg[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_5_reg[3] 
       (.C(ap_clk),
        .CE(current_factor_50),
        .D(\current_factor_5_reg[0]_i_2_n_4 ),
        .Q(current_factor_5_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_5_reg[4] 
       (.C(ap_clk),
        .CE(current_factor_50),
        .D(\current_factor_5_reg[4]_i_1_n_7 ),
        .Q(current_factor_5_reg[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_5_reg[4]_i_1 
       (.CI(\current_factor_5_reg[0]_i_2_n_0 ),
        .CO({\current_factor_5_reg[4]_i_1_n_0 ,\current_factor_5_reg[4]_i_1_n_1 ,\current_factor_5_reg[4]_i_1_n_2 ,\current_factor_5_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_5_reg[4]_i_1_n_4 ,\current_factor_5_reg[4]_i_1_n_5 ,\current_factor_5_reg[4]_i_1_n_6 ,\current_factor_5_reg[4]_i_1_n_7 }),
        .S(current_factor_5_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_5_reg[5] 
       (.C(ap_clk),
        .CE(current_factor_50),
        .D(\current_factor_5_reg[4]_i_1_n_6 ),
        .Q(current_factor_5_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_5_reg[6] 
       (.C(ap_clk),
        .CE(current_factor_50),
        .D(\current_factor_5_reg[4]_i_1_n_5 ),
        .Q(current_factor_5_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_5_reg[7] 
       (.C(ap_clk),
        .CE(current_factor_50),
        .D(\current_factor_5_reg[4]_i_1_n_4 ),
        .Q(current_factor_5_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_5_reg[8] 
       (.C(ap_clk),
        .CE(current_factor_50),
        .D(\current_factor_5_reg[8]_i_1_n_7 ),
        .Q(current_factor_5_reg[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_5_reg[8]_i_1 
       (.CI(\current_factor_5_reg[4]_i_1_n_0 ),
        .CO({\current_factor_5_reg[8]_i_1_n_0 ,\current_factor_5_reg[8]_i_1_n_1 ,\current_factor_5_reg[8]_i_1_n_2 ,\current_factor_5_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_5_reg[8]_i_1_n_4 ,\current_factor_5_reg[8]_i_1_n_5 ,\current_factor_5_reg[8]_i_1_n_6 ,\current_factor_5_reg[8]_i_1_n_7 }),
        .S(current_factor_5_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_5_reg[9] 
       (.C(ap_clk),
        .CE(current_factor_50),
        .D(\current_factor_5_reg[8]_i_1_n_6 ),
        .Q(current_factor_5_reg[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \current_factor_6[0]_i_3 
       (.I0(current_factor_6_reg[0]),
        .O(\current_factor_6[0]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_6_reg[0] 
       (.C(ap_clk),
        .CE(current_factor_60),
        .D(\current_factor_6_reg[0]_i_2_n_7 ),
        .Q(current_factor_6_reg[0]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_6_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\current_factor_6_reg[0]_i_2_n_0 ,\current_factor_6_reg[0]_i_2_n_1 ,\current_factor_6_reg[0]_i_2_n_2 ,\current_factor_6_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\current_factor_6_reg[0]_i_2_n_4 ,\current_factor_6_reg[0]_i_2_n_5 ,\current_factor_6_reg[0]_i_2_n_6 ,\current_factor_6_reg[0]_i_2_n_7 }),
        .S({current_factor_6_reg[3:1],\current_factor_6[0]_i_3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_6_reg[10] 
       (.C(ap_clk),
        .CE(current_factor_60),
        .D(\current_factor_6_reg[8]_i_1_n_5 ),
        .Q(current_factor_6_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_6_reg[11] 
       (.C(ap_clk),
        .CE(current_factor_60),
        .D(\current_factor_6_reg[8]_i_1_n_4 ),
        .Q(current_factor_6_reg[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_6_reg[12] 
       (.C(ap_clk),
        .CE(current_factor_60),
        .D(\current_factor_6_reg[12]_i_1_n_7 ),
        .Q(current_factor_6_reg[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_6_reg[12]_i_1 
       (.CI(\current_factor_6_reg[8]_i_1_n_0 ),
        .CO({\current_factor_6_reg[12]_i_1_n_0 ,\current_factor_6_reg[12]_i_1_n_1 ,\current_factor_6_reg[12]_i_1_n_2 ,\current_factor_6_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_6_reg[12]_i_1_n_4 ,\current_factor_6_reg[12]_i_1_n_5 ,\current_factor_6_reg[12]_i_1_n_6 ,\current_factor_6_reg[12]_i_1_n_7 }),
        .S(current_factor_6_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_6_reg[13] 
       (.C(ap_clk),
        .CE(current_factor_60),
        .D(\current_factor_6_reg[12]_i_1_n_6 ),
        .Q(current_factor_6_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_6_reg[14] 
       (.C(ap_clk),
        .CE(current_factor_60),
        .D(\current_factor_6_reg[12]_i_1_n_5 ),
        .Q(current_factor_6_reg[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_6_reg[15] 
       (.C(ap_clk),
        .CE(current_factor_60),
        .D(\current_factor_6_reg[12]_i_1_n_4 ),
        .Q(current_factor_6_reg[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_6_reg[16] 
       (.C(ap_clk),
        .CE(current_factor_60),
        .D(\current_factor_6_reg[16]_i_1_n_7 ),
        .Q(current_factor_6_reg[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_6_reg[16]_i_1 
       (.CI(\current_factor_6_reg[12]_i_1_n_0 ),
        .CO({\current_factor_6_reg[16]_i_1_n_0 ,\current_factor_6_reg[16]_i_1_n_1 ,\current_factor_6_reg[16]_i_1_n_2 ,\current_factor_6_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_6_reg[16]_i_1_n_4 ,\current_factor_6_reg[16]_i_1_n_5 ,\current_factor_6_reg[16]_i_1_n_6 ,\current_factor_6_reg[16]_i_1_n_7 }),
        .S(current_factor_6_reg[19:16]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_6_reg[17] 
       (.C(ap_clk),
        .CE(current_factor_60),
        .D(\current_factor_6_reg[16]_i_1_n_6 ),
        .Q(current_factor_6_reg[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_6_reg[18] 
       (.C(ap_clk),
        .CE(current_factor_60),
        .D(\current_factor_6_reg[16]_i_1_n_5 ),
        .Q(current_factor_6_reg[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_6_reg[19] 
       (.C(ap_clk),
        .CE(current_factor_60),
        .D(\current_factor_6_reg[16]_i_1_n_4 ),
        .Q(current_factor_6_reg[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_6_reg[1] 
       (.C(ap_clk),
        .CE(current_factor_60),
        .D(\current_factor_6_reg[0]_i_2_n_6 ),
        .Q(current_factor_6_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_6_reg[20] 
       (.C(ap_clk),
        .CE(current_factor_60),
        .D(\current_factor_6_reg[20]_i_1_n_7 ),
        .Q(current_factor_6_reg[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_6_reg[20]_i_1 
       (.CI(\current_factor_6_reg[16]_i_1_n_0 ),
        .CO({\current_factor_6_reg[20]_i_1_n_0 ,\current_factor_6_reg[20]_i_1_n_1 ,\current_factor_6_reg[20]_i_1_n_2 ,\current_factor_6_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_6_reg[20]_i_1_n_4 ,\current_factor_6_reg[20]_i_1_n_5 ,\current_factor_6_reg[20]_i_1_n_6 ,\current_factor_6_reg[20]_i_1_n_7 }),
        .S(current_factor_6_reg[23:20]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_6_reg[21] 
       (.C(ap_clk),
        .CE(current_factor_60),
        .D(\current_factor_6_reg[20]_i_1_n_6 ),
        .Q(current_factor_6_reg[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_6_reg[22] 
       (.C(ap_clk),
        .CE(current_factor_60),
        .D(\current_factor_6_reg[20]_i_1_n_5 ),
        .Q(current_factor_6_reg[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_6_reg[23] 
       (.C(ap_clk),
        .CE(current_factor_60),
        .D(\current_factor_6_reg[20]_i_1_n_4 ),
        .Q(current_factor_6_reg[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_6_reg[24] 
       (.C(ap_clk),
        .CE(current_factor_60),
        .D(\current_factor_6_reg[24]_i_1_n_7 ),
        .Q(current_factor_6_reg[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_6_reg[24]_i_1 
       (.CI(\current_factor_6_reg[20]_i_1_n_0 ),
        .CO({\current_factor_6_reg[24]_i_1_n_0 ,\current_factor_6_reg[24]_i_1_n_1 ,\current_factor_6_reg[24]_i_1_n_2 ,\current_factor_6_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_6_reg[24]_i_1_n_4 ,\current_factor_6_reg[24]_i_1_n_5 ,\current_factor_6_reg[24]_i_1_n_6 ,\current_factor_6_reg[24]_i_1_n_7 }),
        .S(current_factor_6_reg[27:24]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_6_reg[25] 
       (.C(ap_clk),
        .CE(current_factor_60),
        .D(\current_factor_6_reg[24]_i_1_n_6 ),
        .Q(current_factor_6_reg[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_6_reg[26] 
       (.C(ap_clk),
        .CE(current_factor_60),
        .D(\current_factor_6_reg[24]_i_1_n_5 ),
        .Q(current_factor_6_reg[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_6_reg[27] 
       (.C(ap_clk),
        .CE(current_factor_60),
        .D(\current_factor_6_reg[24]_i_1_n_4 ),
        .Q(current_factor_6_reg[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_6_reg[28] 
       (.C(ap_clk),
        .CE(current_factor_60),
        .D(\current_factor_6_reg[28]_i_1_n_7 ),
        .Q(current_factor_6_reg[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_6_reg[28]_i_1 
       (.CI(\current_factor_6_reg[24]_i_1_n_0 ),
        .CO({\NLW_current_factor_6_reg[28]_i_1_CO_UNCONNECTED [3],\current_factor_6_reg[28]_i_1_n_1 ,\current_factor_6_reg[28]_i_1_n_2 ,\current_factor_6_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_6_reg[28]_i_1_n_4 ,\current_factor_6_reg[28]_i_1_n_5 ,\current_factor_6_reg[28]_i_1_n_6 ,\current_factor_6_reg[28]_i_1_n_7 }),
        .S(current_factor_6_reg[31:28]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_6_reg[29] 
       (.C(ap_clk),
        .CE(current_factor_60),
        .D(\current_factor_6_reg[28]_i_1_n_6 ),
        .Q(current_factor_6_reg[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_6_reg[2] 
       (.C(ap_clk),
        .CE(current_factor_60),
        .D(\current_factor_6_reg[0]_i_2_n_5 ),
        .Q(current_factor_6_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_6_reg[30] 
       (.C(ap_clk),
        .CE(current_factor_60),
        .D(\current_factor_6_reg[28]_i_1_n_5 ),
        .Q(current_factor_6_reg[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_6_reg[31] 
       (.C(ap_clk),
        .CE(current_factor_60),
        .D(\current_factor_6_reg[28]_i_1_n_4 ),
        .Q(current_factor_6_reg[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_6_reg[3] 
       (.C(ap_clk),
        .CE(current_factor_60),
        .D(\current_factor_6_reg[0]_i_2_n_4 ),
        .Q(current_factor_6_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_6_reg[4] 
       (.C(ap_clk),
        .CE(current_factor_60),
        .D(\current_factor_6_reg[4]_i_1_n_7 ),
        .Q(current_factor_6_reg[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_6_reg[4]_i_1 
       (.CI(\current_factor_6_reg[0]_i_2_n_0 ),
        .CO({\current_factor_6_reg[4]_i_1_n_0 ,\current_factor_6_reg[4]_i_1_n_1 ,\current_factor_6_reg[4]_i_1_n_2 ,\current_factor_6_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_6_reg[4]_i_1_n_4 ,\current_factor_6_reg[4]_i_1_n_5 ,\current_factor_6_reg[4]_i_1_n_6 ,\current_factor_6_reg[4]_i_1_n_7 }),
        .S(current_factor_6_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_6_reg[5] 
       (.C(ap_clk),
        .CE(current_factor_60),
        .D(\current_factor_6_reg[4]_i_1_n_6 ),
        .Q(current_factor_6_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_6_reg[6] 
       (.C(ap_clk),
        .CE(current_factor_60),
        .D(\current_factor_6_reg[4]_i_1_n_5 ),
        .Q(current_factor_6_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_6_reg[7] 
       (.C(ap_clk),
        .CE(current_factor_60),
        .D(\current_factor_6_reg[4]_i_1_n_4 ),
        .Q(current_factor_6_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_6_reg[8] 
       (.C(ap_clk),
        .CE(current_factor_60),
        .D(\current_factor_6_reg[8]_i_1_n_7 ),
        .Q(current_factor_6_reg[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_6_reg[8]_i_1 
       (.CI(\current_factor_6_reg[4]_i_1_n_0 ),
        .CO({\current_factor_6_reg[8]_i_1_n_0 ,\current_factor_6_reg[8]_i_1_n_1 ,\current_factor_6_reg[8]_i_1_n_2 ,\current_factor_6_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_6_reg[8]_i_1_n_4 ,\current_factor_6_reg[8]_i_1_n_5 ,\current_factor_6_reg[8]_i_1_n_6 ,\current_factor_6_reg[8]_i_1_n_7 }),
        .S(current_factor_6_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_6_reg[9] 
       (.C(ap_clk),
        .CE(current_factor_60),
        .D(\current_factor_6_reg[8]_i_1_n_6 ),
        .Q(current_factor_6_reg[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h1)) 
    \current_factor_7[0]_i_10 
       (.I0(add_ln62_11_fu_1922_p2[31]),
        .I1(add_ln62_11_fu_1922_p2[30]),
        .O(\current_factor_7[0]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \current_factor_7[0]_i_11 
       (.I0(add_ln62_11_fu_1922_p2[29]),
        .I1(add_ln62_11_fu_1922_p2[28]),
        .O(\current_factor_7[0]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \current_factor_7[0]_i_12 
       (.I0(add_ln62_11_fu_1922_p2[27]),
        .I1(add_ln62_11_fu_1922_p2[26]),
        .O(\current_factor_7[0]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \current_factor_7[0]_i_13 
       (.I0(add_ln62_11_fu_1922_p2[25]),
        .I1(add_ln62_11_fu_1922_p2[24]),
        .O(\current_factor_7[0]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \current_factor_7[0]_i_14 
       (.I0(add_ln62_11_fu_1922_p2[15]),
        .I1(add_ln62_11_fu_1922_p2[14]),
        .O(\current_factor_7[0]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \current_factor_7[0]_i_15 
       (.I0(add_ln62_11_fu_1922_p2[22]),
        .I1(add_ln62_11_fu_1922_p2[23]),
        .O(\current_factor_7[0]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \current_factor_7[0]_i_16 
       (.I0(add_ln62_11_fu_1922_p2[20]),
        .I1(add_ln62_11_fu_1922_p2[21]),
        .O(\current_factor_7[0]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \current_factor_7[0]_i_18 
       (.I0(add_ln62_11_fu_1922_p2[16]),
        .I1(add_ln62_11_fu_1922_p2[17]),
        .O(\current_factor_7[0]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \current_factor_7[0]_i_19 
       (.I0(add_ln62_11_fu_1922_p2[23]),
        .I1(add_ln62_11_fu_1922_p2[22]),
        .O(\current_factor_7[0]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \current_factor_7[0]_i_20 
       (.I0(add_ln62_11_fu_1922_p2[21]),
        .I1(add_ln62_11_fu_1922_p2[20]),
        .O(\current_factor_7[0]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \current_factor_7[0]_i_21 
       (.I0(add_ln62_11_fu_1922_p2[18]),
        .I1(add_ln62_11_fu_1922_p2[19]),
        .O(\current_factor_7[0]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \current_factor_7[0]_i_22 
       (.I0(add_ln62_11_fu_1922_p2[17]),
        .I1(add_ln62_11_fu_1922_p2[16]),
        .O(\current_factor_7[0]_i_22_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \current_factor_7[0]_i_4 
       (.I0(current_factor_7_reg[0]),
        .O(\current_factor_7[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \current_factor_7[0]_i_6 
       (.I0(add_ln62_11_fu_1922_p2[30]),
        .I1(add_ln62_11_fu_1922_p2[31]),
        .O(\current_factor_7[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \current_factor_7[0]_i_7 
       (.I0(add_ln62_11_fu_1922_p2[28]),
        .I1(add_ln62_11_fu_1922_p2[29]),
        .O(\current_factor_7[0]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \current_factor_7[0]_i_8 
       (.I0(add_ln62_11_fu_1922_p2[26]),
        .I1(add_ln62_11_fu_1922_p2[27]),
        .O(\current_factor_7[0]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \current_factor_7[0]_i_9 
       (.I0(add_ln62_11_fu_1922_p2[24]),
        .I1(add_ln62_11_fu_1922_p2[25]),
        .O(\current_factor_7[0]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_7_reg[0] 
       (.C(ap_clk),
        .CE(current_factor_70),
        .D(\current_factor_7_reg[0]_i_2_n_7 ),
        .Q(current_factor_7_reg[0]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_factor_7_reg[0]_i_17 
       (.CI(\current_factor_7_reg[0]_i_26_n_0 ),
        .CO({\current_factor_7_reg[0]_i_17_n_0 ,\current_factor_7_reg[0]_i_17_n_1 ,\current_factor_7_reg[0]_i_17_n_2 ,\current_factor_7_reg[0]_i_17_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln62_11_fu_1922_p2[20:17]),
        .S(current_rate_7_reg[20:17]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_7_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\current_factor_7_reg[0]_i_2_n_0 ,\current_factor_7_reg[0]_i_2_n_1 ,\current_factor_7_reg[0]_i_2_n_2 ,\current_factor_7_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\current_factor_7_reg[0]_i_2_n_4 ,\current_factor_7_reg[0]_i_2_n_5 ,\current_factor_7_reg[0]_i_2_n_6 ,\current_factor_7_reg[0]_i_2_n_7 }),
        .S({current_factor_7_reg[3:1],\current_factor_7[0]_i_4_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_factor_7_reg[0]_i_23 
       (.CI(\current_factor_7_reg[0]_i_24_n_0 ),
        .CO({\NLW_current_factor_7_reg[0]_i_23_CO_UNCONNECTED [3:2],\current_factor_7_reg[0]_i_23_n_2 ,\current_factor_7_reg[0]_i_23_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_current_factor_7_reg[0]_i_23_O_UNCONNECTED [3],add_ln62_11_fu_1922_p2[31:29]}),
        .S({1'b0,current_rate_7_reg[31:29]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_factor_7_reg[0]_i_24 
       (.CI(\current_factor_7_reg[0]_i_25_n_0 ),
        .CO({\current_factor_7_reg[0]_i_24_n_0 ,\current_factor_7_reg[0]_i_24_n_1 ,\current_factor_7_reg[0]_i_24_n_2 ,\current_factor_7_reg[0]_i_24_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln62_11_fu_1922_p2[28:25]),
        .S(current_rate_7_reg[28:25]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_factor_7_reg[0]_i_25 
       (.CI(\current_factor_7_reg[0]_i_17_n_0 ),
        .CO({\current_factor_7_reg[0]_i_25_n_0 ,\current_factor_7_reg[0]_i_25_n_1 ,\current_factor_7_reg[0]_i_25_n_2 ,\current_factor_7_reg[0]_i_25_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln62_11_fu_1922_p2[24:21]),
        .S(current_rate_7_reg[24:21]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_factor_7_reg[0]_i_26 
       (.CI(\current_factor_7_reg[0]_i_27_n_0 ),
        .CO({\current_factor_7_reg[0]_i_26_n_0 ,\current_factor_7_reg[0]_i_26_n_1 ,\current_factor_7_reg[0]_i_26_n_2 ,\current_factor_7_reg[0]_i_26_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({add_ln62_11_fu_1922_p2[16:14],\NLW_current_factor_7_reg[0]_i_26_O_UNCONNECTED [0]}),
        .S(current_rate_7_reg[16:13]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_factor_7_reg[0]_i_27 
       (.CI(\current_factor_7_reg[0]_i_28_n_0 ),
        .CO({\current_factor_7_reg[0]_i_27_n_0 ,\current_factor_7_reg[0]_i_27_n_1 ,\current_factor_7_reg[0]_i_27_n_2 ,\current_factor_7_reg[0]_i_27_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_current_factor_7_reg[0]_i_27_O_UNCONNECTED [3:0]),
        .S(current_rate_7_reg[12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_factor_7_reg[0]_i_28 
       (.CI(\current_factor_7_reg[0]_i_29_n_0 ),
        .CO({\current_factor_7_reg[0]_i_28_n_0 ,\current_factor_7_reg[0]_i_28_n_1 ,\current_factor_7_reg[0]_i_28_n_2 ,\current_factor_7_reg[0]_i_28_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_current_factor_7_reg[0]_i_28_O_UNCONNECTED [3:0]),
        .S(current_rate_7_reg[8:5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_factor_7_reg[0]_i_29 
       (.CI(1'b0),
        .CO({\current_factor_7_reg[0]_i_29_n_0 ,\current_factor_7_reg[0]_i_29_n_1 ,\current_factor_7_reg[0]_i_29_n_2 ,\current_factor_7_reg[0]_i_29_n_3 }),
        .CYINIT(current_rate_7_reg[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_current_factor_7_reg[0]_i_29_O_UNCONNECTED [3:0]),
        .S(current_rate_7_reg[4:1]));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \current_factor_7_reg[0]_i_3 
       (.CI(\current_factor_7_reg[0]_i_5_n_0 ),
        .CO({icmp_ln71_11_fu_1934_p2,\current_factor_7_reg[0]_i_3_n_1 ,\current_factor_7_reg[0]_i_3_n_2 ,\current_factor_7_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\current_factor_7[0]_i_6_n_0 ,\current_factor_7[0]_i_7_n_0 ,\current_factor_7[0]_i_8_n_0 ,\current_factor_7[0]_i_9_n_0 }),
        .O(\NLW_current_factor_7_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\current_factor_7[0]_i_10_n_0 ,\current_factor_7[0]_i_11_n_0 ,\current_factor_7[0]_i_12_n_0 ,\current_factor_7[0]_i_13_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \current_factor_7_reg[0]_i_5 
       (.CI(1'b0),
        .CO({\current_factor_7_reg[0]_i_5_n_0 ,\current_factor_7_reg[0]_i_5_n_1 ,\current_factor_7_reg[0]_i_5_n_2 ,\current_factor_7_reg[0]_i_5_n_3 }),
        .CYINIT(\current_factor_7[0]_i_14_n_0 ),
        .DI({\current_factor_7[0]_i_15_n_0 ,\current_factor_7[0]_i_16_n_0 ,add_ln62_11_fu_1922_p2[19],\current_factor_7[0]_i_18_n_0 }),
        .O(\NLW_current_factor_7_reg[0]_i_5_O_UNCONNECTED [3:0]),
        .S({\current_factor_7[0]_i_19_n_0 ,\current_factor_7[0]_i_20_n_0 ,\current_factor_7[0]_i_21_n_0 ,\current_factor_7[0]_i_22_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_7_reg[10] 
       (.C(ap_clk),
        .CE(current_factor_70),
        .D(\current_factor_7_reg[8]_i_1_n_5 ),
        .Q(current_factor_7_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_7_reg[11] 
       (.C(ap_clk),
        .CE(current_factor_70),
        .D(\current_factor_7_reg[8]_i_1_n_4 ),
        .Q(current_factor_7_reg[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_7_reg[12] 
       (.C(ap_clk),
        .CE(current_factor_70),
        .D(\current_factor_7_reg[12]_i_1_n_7 ),
        .Q(current_factor_7_reg[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_7_reg[12]_i_1 
       (.CI(\current_factor_7_reg[8]_i_1_n_0 ),
        .CO({\current_factor_7_reg[12]_i_1_n_0 ,\current_factor_7_reg[12]_i_1_n_1 ,\current_factor_7_reg[12]_i_1_n_2 ,\current_factor_7_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_7_reg[12]_i_1_n_4 ,\current_factor_7_reg[12]_i_1_n_5 ,\current_factor_7_reg[12]_i_1_n_6 ,\current_factor_7_reg[12]_i_1_n_7 }),
        .S(current_factor_7_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_7_reg[13] 
       (.C(ap_clk),
        .CE(current_factor_70),
        .D(\current_factor_7_reg[12]_i_1_n_6 ),
        .Q(current_factor_7_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_7_reg[14] 
       (.C(ap_clk),
        .CE(current_factor_70),
        .D(\current_factor_7_reg[12]_i_1_n_5 ),
        .Q(current_factor_7_reg[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_7_reg[15] 
       (.C(ap_clk),
        .CE(current_factor_70),
        .D(\current_factor_7_reg[12]_i_1_n_4 ),
        .Q(current_factor_7_reg[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_7_reg[16] 
       (.C(ap_clk),
        .CE(current_factor_70),
        .D(\current_factor_7_reg[16]_i_1_n_7 ),
        .Q(current_factor_7_reg[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_7_reg[16]_i_1 
       (.CI(\current_factor_7_reg[12]_i_1_n_0 ),
        .CO({\current_factor_7_reg[16]_i_1_n_0 ,\current_factor_7_reg[16]_i_1_n_1 ,\current_factor_7_reg[16]_i_1_n_2 ,\current_factor_7_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_7_reg[16]_i_1_n_4 ,\current_factor_7_reg[16]_i_1_n_5 ,\current_factor_7_reg[16]_i_1_n_6 ,\current_factor_7_reg[16]_i_1_n_7 }),
        .S(current_factor_7_reg[19:16]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_7_reg[17] 
       (.C(ap_clk),
        .CE(current_factor_70),
        .D(\current_factor_7_reg[16]_i_1_n_6 ),
        .Q(current_factor_7_reg[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_7_reg[18] 
       (.C(ap_clk),
        .CE(current_factor_70),
        .D(\current_factor_7_reg[16]_i_1_n_5 ),
        .Q(current_factor_7_reg[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_7_reg[19] 
       (.C(ap_clk),
        .CE(current_factor_70),
        .D(\current_factor_7_reg[16]_i_1_n_4 ),
        .Q(current_factor_7_reg[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_7_reg[1] 
       (.C(ap_clk),
        .CE(current_factor_70),
        .D(\current_factor_7_reg[0]_i_2_n_6 ),
        .Q(current_factor_7_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_7_reg[20] 
       (.C(ap_clk),
        .CE(current_factor_70),
        .D(\current_factor_7_reg[20]_i_1_n_7 ),
        .Q(current_factor_7_reg[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_7_reg[20]_i_1 
       (.CI(\current_factor_7_reg[16]_i_1_n_0 ),
        .CO({\current_factor_7_reg[20]_i_1_n_0 ,\current_factor_7_reg[20]_i_1_n_1 ,\current_factor_7_reg[20]_i_1_n_2 ,\current_factor_7_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_7_reg[20]_i_1_n_4 ,\current_factor_7_reg[20]_i_1_n_5 ,\current_factor_7_reg[20]_i_1_n_6 ,\current_factor_7_reg[20]_i_1_n_7 }),
        .S(current_factor_7_reg[23:20]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_7_reg[21] 
       (.C(ap_clk),
        .CE(current_factor_70),
        .D(\current_factor_7_reg[20]_i_1_n_6 ),
        .Q(current_factor_7_reg[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_7_reg[22] 
       (.C(ap_clk),
        .CE(current_factor_70),
        .D(\current_factor_7_reg[20]_i_1_n_5 ),
        .Q(current_factor_7_reg[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_7_reg[23] 
       (.C(ap_clk),
        .CE(current_factor_70),
        .D(\current_factor_7_reg[20]_i_1_n_4 ),
        .Q(current_factor_7_reg[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_7_reg[24] 
       (.C(ap_clk),
        .CE(current_factor_70),
        .D(\current_factor_7_reg[24]_i_1_n_7 ),
        .Q(current_factor_7_reg[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_7_reg[24]_i_1 
       (.CI(\current_factor_7_reg[20]_i_1_n_0 ),
        .CO({\current_factor_7_reg[24]_i_1_n_0 ,\current_factor_7_reg[24]_i_1_n_1 ,\current_factor_7_reg[24]_i_1_n_2 ,\current_factor_7_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_7_reg[24]_i_1_n_4 ,\current_factor_7_reg[24]_i_1_n_5 ,\current_factor_7_reg[24]_i_1_n_6 ,\current_factor_7_reg[24]_i_1_n_7 }),
        .S(current_factor_7_reg[27:24]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_7_reg[25] 
       (.C(ap_clk),
        .CE(current_factor_70),
        .D(\current_factor_7_reg[24]_i_1_n_6 ),
        .Q(current_factor_7_reg[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_7_reg[26] 
       (.C(ap_clk),
        .CE(current_factor_70),
        .D(\current_factor_7_reg[24]_i_1_n_5 ),
        .Q(current_factor_7_reg[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_7_reg[27] 
       (.C(ap_clk),
        .CE(current_factor_70),
        .D(\current_factor_7_reg[24]_i_1_n_4 ),
        .Q(current_factor_7_reg[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_7_reg[28] 
       (.C(ap_clk),
        .CE(current_factor_70),
        .D(\current_factor_7_reg[28]_i_1_n_7 ),
        .Q(current_factor_7_reg[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_7_reg[28]_i_1 
       (.CI(\current_factor_7_reg[24]_i_1_n_0 ),
        .CO({\NLW_current_factor_7_reg[28]_i_1_CO_UNCONNECTED [3],\current_factor_7_reg[28]_i_1_n_1 ,\current_factor_7_reg[28]_i_1_n_2 ,\current_factor_7_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_7_reg[28]_i_1_n_4 ,\current_factor_7_reg[28]_i_1_n_5 ,\current_factor_7_reg[28]_i_1_n_6 ,\current_factor_7_reg[28]_i_1_n_7 }),
        .S(current_factor_7_reg[31:28]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_7_reg[29] 
       (.C(ap_clk),
        .CE(current_factor_70),
        .D(\current_factor_7_reg[28]_i_1_n_6 ),
        .Q(current_factor_7_reg[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_7_reg[2] 
       (.C(ap_clk),
        .CE(current_factor_70),
        .D(\current_factor_7_reg[0]_i_2_n_5 ),
        .Q(current_factor_7_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_7_reg[30] 
       (.C(ap_clk),
        .CE(current_factor_70),
        .D(\current_factor_7_reg[28]_i_1_n_5 ),
        .Q(current_factor_7_reg[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_7_reg[31] 
       (.C(ap_clk),
        .CE(current_factor_70),
        .D(\current_factor_7_reg[28]_i_1_n_4 ),
        .Q(current_factor_7_reg[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_7_reg[3] 
       (.C(ap_clk),
        .CE(current_factor_70),
        .D(\current_factor_7_reg[0]_i_2_n_4 ),
        .Q(current_factor_7_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_7_reg[4] 
       (.C(ap_clk),
        .CE(current_factor_70),
        .D(\current_factor_7_reg[4]_i_1_n_7 ),
        .Q(current_factor_7_reg[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_7_reg[4]_i_1 
       (.CI(\current_factor_7_reg[0]_i_2_n_0 ),
        .CO({\current_factor_7_reg[4]_i_1_n_0 ,\current_factor_7_reg[4]_i_1_n_1 ,\current_factor_7_reg[4]_i_1_n_2 ,\current_factor_7_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_7_reg[4]_i_1_n_4 ,\current_factor_7_reg[4]_i_1_n_5 ,\current_factor_7_reg[4]_i_1_n_6 ,\current_factor_7_reg[4]_i_1_n_7 }),
        .S(current_factor_7_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_7_reg[5] 
       (.C(ap_clk),
        .CE(current_factor_70),
        .D(\current_factor_7_reg[4]_i_1_n_6 ),
        .Q(current_factor_7_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_7_reg[6] 
       (.C(ap_clk),
        .CE(current_factor_70),
        .D(\current_factor_7_reg[4]_i_1_n_5 ),
        .Q(current_factor_7_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_7_reg[7] 
       (.C(ap_clk),
        .CE(current_factor_70),
        .D(\current_factor_7_reg[4]_i_1_n_4 ),
        .Q(current_factor_7_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_7_reg[8] 
       (.C(ap_clk),
        .CE(current_factor_70),
        .D(\current_factor_7_reg[8]_i_1_n_7 ),
        .Q(current_factor_7_reg[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_7_reg[8]_i_1 
       (.CI(\current_factor_7_reg[4]_i_1_n_0 ),
        .CO({\current_factor_7_reg[8]_i_1_n_0 ,\current_factor_7_reg[8]_i_1_n_1 ,\current_factor_7_reg[8]_i_1_n_2 ,\current_factor_7_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_7_reg[8]_i_1_n_4 ,\current_factor_7_reg[8]_i_1_n_5 ,\current_factor_7_reg[8]_i_1_n_6 ,\current_factor_7_reg[8]_i_1_n_7 }),
        .S(current_factor_7_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_7_reg[9] 
       (.C(ap_clk),
        .CE(current_factor_70),
        .D(\current_factor_7_reg[8]_i_1_n_6 ),
        .Q(current_factor_7_reg[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \current_factor_8[0]_i_3 
       (.I0(current_factor_8_reg[0]),
        .O(\current_factor_8[0]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_8_reg[0] 
       (.C(ap_clk),
        .CE(current_factor_80),
        .D(\current_factor_8_reg[0]_i_2_n_7 ),
        .Q(current_factor_8_reg[0]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_8_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\current_factor_8_reg[0]_i_2_n_0 ,\current_factor_8_reg[0]_i_2_n_1 ,\current_factor_8_reg[0]_i_2_n_2 ,\current_factor_8_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\current_factor_8_reg[0]_i_2_n_4 ,\current_factor_8_reg[0]_i_2_n_5 ,\current_factor_8_reg[0]_i_2_n_6 ,\current_factor_8_reg[0]_i_2_n_7 }),
        .S({current_factor_8_reg[3:1],\current_factor_8[0]_i_3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_8_reg[10] 
       (.C(ap_clk),
        .CE(current_factor_80),
        .D(\current_factor_8_reg[8]_i_1_n_5 ),
        .Q(current_factor_8_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_8_reg[11] 
       (.C(ap_clk),
        .CE(current_factor_80),
        .D(\current_factor_8_reg[8]_i_1_n_4 ),
        .Q(current_factor_8_reg[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_8_reg[12] 
       (.C(ap_clk),
        .CE(current_factor_80),
        .D(\current_factor_8_reg[12]_i_1_n_7 ),
        .Q(current_factor_8_reg[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_8_reg[12]_i_1 
       (.CI(\current_factor_8_reg[8]_i_1_n_0 ),
        .CO({\current_factor_8_reg[12]_i_1_n_0 ,\current_factor_8_reg[12]_i_1_n_1 ,\current_factor_8_reg[12]_i_1_n_2 ,\current_factor_8_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_8_reg[12]_i_1_n_4 ,\current_factor_8_reg[12]_i_1_n_5 ,\current_factor_8_reg[12]_i_1_n_6 ,\current_factor_8_reg[12]_i_1_n_7 }),
        .S(current_factor_8_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_8_reg[13] 
       (.C(ap_clk),
        .CE(current_factor_80),
        .D(\current_factor_8_reg[12]_i_1_n_6 ),
        .Q(current_factor_8_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_8_reg[14] 
       (.C(ap_clk),
        .CE(current_factor_80),
        .D(\current_factor_8_reg[12]_i_1_n_5 ),
        .Q(current_factor_8_reg[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_8_reg[15] 
       (.C(ap_clk),
        .CE(current_factor_80),
        .D(\current_factor_8_reg[12]_i_1_n_4 ),
        .Q(current_factor_8_reg[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_8_reg[16] 
       (.C(ap_clk),
        .CE(current_factor_80),
        .D(\current_factor_8_reg[16]_i_1_n_7 ),
        .Q(current_factor_8_reg[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_8_reg[16]_i_1 
       (.CI(\current_factor_8_reg[12]_i_1_n_0 ),
        .CO({\current_factor_8_reg[16]_i_1_n_0 ,\current_factor_8_reg[16]_i_1_n_1 ,\current_factor_8_reg[16]_i_1_n_2 ,\current_factor_8_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_8_reg[16]_i_1_n_4 ,\current_factor_8_reg[16]_i_1_n_5 ,\current_factor_8_reg[16]_i_1_n_6 ,\current_factor_8_reg[16]_i_1_n_7 }),
        .S(current_factor_8_reg[19:16]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_8_reg[17] 
       (.C(ap_clk),
        .CE(current_factor_80),
        .D(\current_factor_8_reg[16]_i_1_n_6 ),
        .Q(current_factor_8_reg[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_8_reg[18] 
       (.C(ap_clk),
        .CE(current_factor_80),
        .D(\current_factor_8_reg[16]_i_1_n_5 ),
        .Q(current_factor_8_reg[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_8_reg[19] 
       (.C(ap_clk),
        .CE(current_factor_80),
        .D(\current_factor_8_reg[16]_i_1_n_4 ),
        .Q(current_factor_8_reg[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_8_reg[1] 
       (.C(ap_clk),
        .CE(current_factor_80),
        .D(\current_factor_8_reg[0]_i_2_n_6 ),
        .Q(current_factor_8_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_8_reg[20] 
       (.C(ap_clk),
        .CE(current_factor_80),
        .D(\current_factor_8_reg[20]_i_1_n_7 ),
        .Q(current_factor_8_reg[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_8_reg[20]_i_1 
       (.CI(\current_factor_8_reg[16]_i_1_n_0 ),
        .CO({\current_factor_8_reg[20]_i_1_n_0 ,\current_factor_8_reg[20]_i_1_n_1 ,\current_factor_8_reg[20]_i_1_n_2 ,\current_factor_8_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_8_reg[20]_i_1_n_4 ,\current_factor_8_reg[20]_i_1_n_5 ,\current_factor_8_reg[20]_i_1_n_6 ,\current_factor_8_reg[20]_i_1_n_7 }),
        .S(current_factor_8_reg[23:20]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_8_reg[21] 
       (.C(ap_clk),
        .CE(current_factor_80),
        .D(\current_factor_8_reg[20]_i_1_n_6 ),
        .Q(current_factor_8_reg[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_8_reg[22] 
       (.C(ap_clk),
        .CE(current_factor_80),
        .D(\current_factor_8_reg[20]_i_1_n_5 ),
        .Q(current_factor_8_reg[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_8_reg[23] 
       (.C(ap_clk),
        .CE(current_factor_80),
        .D(\current_factor_8_reg[20]_i_1_n_4 ),
        .Q(current_factor_8_reg[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_8_reg[24] 
       (.C(ap_clk),
        .CE(current_factor_80),
        .D(\current_factor_8_reg[24]_i_1_n_7 ),
        .Q(current_factor_8_reg[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_8_reg[24]_i_1 
       (.CI(\current_factor_8_reg[20]_i_1_n_0 ),
        .CO({\current_factor_8_reg[24]_i_1_n_0 ,\current_factor_8_reg[24]_i_1_n_1 ,\current_factor_8_reg[24]_i_1_n_2 ,\current_factor_8_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_8_reg[24]_i_1_n_4 ,\current_factor_8_reg[24]_i_1_n_5 ,\current_factor_8_reg[24]_i_1_n_6 ,\current_factor_8_reg[24]_i_1_n_7 }),
        .S(current_factor_8_reg[27:24]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_8_reg[25] 
       (.C(ap_clk),
        .CE(current_factor_80),
        .D(\current_factor_8_reg[24]_i_1_n_6 ),
        .Q(current_factor_8_reg[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_8_reg[26] 
       (.C(ap_clk),
        .CE(current_factor_80),
        .D(\current_factor_8_reg[24]_i_1_n_5 ),
        .Q(current_factor_8_reg[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_8_reg[27] 
       (.C(ap_clk),
        .CE(current_factor_80),
        .D(\current_factor_8_reg[24]_i_1_n_4 ),
        .Q(current_factor_8_reg[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_8_reg[28] 
       (.C(ap_clk),
        .CE(current_factor_80),
        .D(\current_factor_8_reg[28]_i_1_n_7 ),
        .Q(current_factor_8_reg[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_8_reg[28]_i_1 
       (.CI(\current_factor_8_reg[24]_i_1_n_0 ),
        .CO({\NLW_current_factor_8_reg[28]_i_1_CO_UNCONNECTED [3],\current_factor_8_reg[28]_i_1_n_1 ,\current_factor_8_reg[28]_i_1_n_2 ,\current_factor_8_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_8_reg[28]_i_1_n_4 ,\current_factor_8_reg[28]_i_1_n_5 ,\current_factor_8_reg[28]_i_1_n_6 ,\current_factor_8_reg[28]_i_1_n_7 }),
        .S(current_factor_8_reg[31:28]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_8_reg[29] 
       (.C(ap_clk),
        .CE(current_factor_80),
        .D(\current_factor_8_reg[28]_i_1_n_6 ),
        .Q(current_factor_8_reg[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_8_reg[2] 
       (.C(ap_clk),
        .CE(current_factor_80),
        .D(\current_factor_8_reg[0]_i_2_n_5 ),
        .Q(current_factor_8_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_8_reg[30] 
       (.C(ap_clk),
        .CE(current_factor_80),
        .D(\current_factor_8_reg[28]_i_1_n_5 ),
        .Q(current_factor_8_reg[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_8_reg[31] 
       (.C(ap_clk),
        .CE(current_factor_80),
        .D(\current_factor_8_reg[28]_i_1_n_4 ),
        .Q(current_factor_8_reg[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_8_reg[3] 
       (.C(ap_clk),
        .CE(current_factor_80),
        .D(\current_factor_8_reg[0]_i_2_n_4 ),
        .Q(current_factor_8_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_8_reg[4] 
       (.C(ap_clk),
        .CE(current_factor_80),
        .D(\current_factor_8_reg[4]_i_1_n_7 ),
        .Q(current_factor_8_reg[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_8_reg[4]_i_1 
       (.CI(\current_factor_8_reg[0]_i_2_n_0 ),
        .CO({\current_factor_8_reg[4]_i_1_n_0 ,\current_factor_8_reg[4]_i_1_n_1 ,\current_factor_8_reg[4]_i_1_n_2 ,\current_factor_8_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_8_reg[4]_i_1_n_4 ,\current_factor_8_reg[4]_i_1_n_5 ,\current_factor_8_reg[4]_i_1_n_6 ,\current_factor_8_reg[4]_i_1_n_7 }),
        .S(current_factor_8_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_8_reg[5] 
       (.C(ap_clk),
        .CE(current_factor_80),
        .D(\current_factor_8_reg[4]_i_1_n_6 ),
        .Q(current_factor_8_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_8_reg[6] 
       (.C(ap_clk),
        .CE(current_factor_80),
        .D(\current_factor_8_reg[4]_i_1_n_5 ),
        .Q(current_factor_8_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_8_reg[7] 
       (.C(ap_clk),
        .CE(current_factor_80),
        .D(\current_factor_8_reg[4]_i_1_n_4 ),
        .Q(current_factor_8_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_8_reg[8] 
       (.C(ap_clk),
        .CE(current_factor_80),
        .D(\current_factor_8_reg[8]_i_1_n_7 ),
        .Q(current_factor_8_reg[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_8_reg[8]_i_1 
       (.CI(\current_factor_8_reg[4]_i_1_n_0 ),
        .CO({\current_factor_8_reg[8]_i_1_n_0 ,\current_factor_8_reg[8]_i_1_n_1 ,\current_factor_8_reg[8]_i_1_n_2 ,\current_factor_8_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_8_reg[8]_i_1_n_4 ,\current_factor_8_reg[8]_i_1_n_5 ,\current_factor_8_reg[8]_i_1_n_6 ,\current_factor_8_reg[8]_i_1_n_7 }),
        .S(current_factor_8_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_8_reg[9] 
       (.C(ap_clk),
        .CE(current_factor_80),
        .D(\current_factor_8_reg[8]_i_1_n_6 ),
        .Q(current_factor_8_reg[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \current_factor_9[0]_i_3 
       (.I0(current_factor_9_reg[0]),
        .O(\current_factor_9[0]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_9_reg[0] 
       (.C(ap_clk),
        .CE(current_factor_90),
        .D(\current_factor_9_reg[0]_i_2_n_7 ),
        .Q(current_factor_9_reg[0]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_9_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\current_factor_9_reg[0]_i_2_n_0 ,\current_factor_9_reg[0]_i_2_n_1 ,\current_factor_9_reg[0]_i_2_n_2 ,\current_factor_9_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\current_factor_9_reg[0]_i_2_n_4 ,\current_factor_9_reg[0]_i_2_n_5 ,\current_factor_9_reg[0]_i_2_n_6 ,\current_factor_9_reg[0]_i_2_n_7 }),
        .S({current_factor_9_reg[3:1],\current_factor_9[0]_i_3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_9_reg[10] 
       (.C(ap_clk),
        .CE(current_factor_90),
        .D(\current_factor_9_reg[8]_i_1_n_5 ),
        .Q(current_factor_9_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_9_reg[11] 
       (.C(ap_clk),
        .CE(current_factor_90),
        .D(\current_factor_9_reg[8]_i_1_n_4 ),
        .Q(current_factor_9_reg[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_9_reg[12] 
       (.C(ap_clk),
        .CE(current_factor_90),
        .D(\current_factor_9_reg[12]_i_1_n_7 ),
        .Q(current_factor_9_reg[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_9_reg[12]_i_1 
       (.CI(\current_factor_9_reg[8]_i_1_n_0 ),
        .CO({\current_factor_9_reg[12]_i_1_n_0 ,\current_factor_9_reg[12]_i_1_n_1 ,\current_factor_9_reg[12]_i_1_n_2 ,\current_factor_9_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_9_reg[12]_i_1_n_4 ,\current_factor_9_reg[12]_i_1_n_5 ,\current_factor_9_reg[12]_i_1_n_6 ,\current_factor_9_reg[12]_i_1_n_7 }),
        .S(current_factor_9_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_9_reg[13] 
       (.C(ap_clk),
        .CE(current_factor_90),
        .D(\current_factor_9_reg[12]_i_1_n_6 ),
        .Q(current_factor_9_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_9_reg[14] 
       (.C(ap_clk),
        .CE(current_factor_90),
        .D(\current_factor_9_reg[12]_i_1_n_5 ),
        .Q(current_factor_9_reg[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_9_reg[15] 
       (.C(ap_clk),
        .CE(current_factor_90),
        .D(\current_factor_9_reg[12]_i_1_n_4 ),
        .Q(current_factor_9_reg[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_9_reg[16] 
       (.C(ap_clk),
        .CE(current_factor_90),
        .D(\current_factor_9_reg[16]_i_1_n_7 ),
        .Q(current_factor_9_reg[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_9_reg[16]_i_1 
       (.CI(\current_factor_9_reg[12]_i_1_n_0 ),
        .CO({\current_factor_9_reg[16]_i_1_n_0 ,\current_factor_9_reg[16]_i_1_n_1 ,\current_factor_9_reg[16]_i_1_n_2 ,\current_factor_9_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_9_reg[16]_i_1_n_4 ,\current_factor_9_reg[16]_i_1_n_5 ,\current_factor_9_reg[16]_i_1_n_6 ,\current_factor_9_reg[16]_i_1_n_7 }),
        .S(current_factor_9_reg[19:16]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_9_reg[17] 
       (.C(ap_clk),
        .CE(current_factor_90),
        .D(\current_factor_9_reg[16]_i_1_n_6 ),
        .Q(current_factor_9_reg[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_9_reg[18] 
       (.C(ap_clk),
        .CE(current_factor_90),
        .D(\current_factor_9_reg[16]_i_1_n_5 ),
        .Q(current_factor_9_reg[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_9_reg[19] 
       (.C(ap_clk),
        .CE(current_factor_90),
        .D(\current_factor_9_reg[16]_i_1_n_4 ),
        .Q(current_factor_9_reg[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_9_reg[1] 
       (.C(ap_clk),
        .CE(current_factor_90),
        .D(\current_factor_9_reg[0]_i_2_n_6 ),
        .Q(current_factor_9_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_9_reg[20] 
       (.C(ap_clk),
        .CE(current_factor_90),
        .D(\current_factor_9_reg[20]_i_1_n_7 ),
        .Q(current_factor_9_reg[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_9_reg[20]_i_1 
       (.CI(\current_factor_9_reg[16]_i_1_n_0 ),
        .CO({\current_factor_9_reg[20]_i_1_n_0 ,\current_factor_9_reg[20]_i_1_n_1 ,\current_factor_9_reg[20]_i_1_n_2 ,\current_factor_9_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_9_reg[20]_i_1_n_4 ,\current_factor_9_reg[20]_i_1_n_5 ,\current_factor_9_reg[20]_i_1_n_6 ,\current_factor_9_reg[20]_i_1_n_7 }),
        .S(current_factor_9_reg[23:20]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_9_reg[21] 
       (.C(ap_clk),
        .CE(current_factor_90),
        .D(\current_factor_9_reg[20]_i_1_n_6 ),
        .Q(current_factor_9_reg[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_9_reg[22] 
       (.C(ap_clk),
        .CE(current_factor_90),
        .D(\current_factor_9_reg[20]_i_1_n_5 ),
        .Q(current_factor_9_reg[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_9_reg[23] 
       (.C(ap_clk),
        .CE(current_factor_90),
        .D(\current_factor_9_reg[20]_i_1_n_4 ),
        .Q(current_factor_9_reg[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_9_reg[24] 
       (.C(ap_clk),
        .CE(current_factor_90),
        .D(\current_factor_9_reg[24]_i_1_n_7 ),
        .Q(current_factor_9_reg[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_9_reg[24]_i_1 
       (.CI(\current_factor_9_reg[20]_i_1_n_0 ),
        .CO({\current_factor_9_reg[24]_i_1_n_0 ,\current_factor_9_reg[24]_i_1_n_1 ,\current_factor_9_reg[24]_i_1_n_2 ,\current_factor_9_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_9_reg[24]_i_1_n_4 ,\current_factor_9_reg[24]_i_1_n_5 ,\current_factor_9_reg[24]_i_1_n_6 ,\current_factor_9_reg[24]_i_1_n_7 }),
        .S(current_factor_9_reg[27:24]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_9_reg[25] 
       (.C(ap_clk),
        .CE(current_factor_90),
        .D(\current_factor_9_reg[24]_i_1_n_6 ),
        .Q(current_factor_9_reg[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_9_reg[26] 
       (.C(ap_clk),
        .CE(current_factor_90),
        .D(\current_factor_9_reg[24]_i_1_n_5 ),
        .Q(current_factor_9_reg[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_9_reg[27] 
       (.C(ap_clk),
        .CE(current_factor_90),
        .D(\current_factor_9_reg[24]_i_1_n_4 ),
        .Q(current_factor_9_reg[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_9_reg[28] 
       (.C(ap_clk),
        .CE(current_factor_90),
        .D(\current_factor_9_reg[28]_i_1_n_7 ),
        .Q(current_factor_9_reg[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_9_reg[28]_i_1 
       (.CI(\current_factor_9_reg[24]_i_1_n_0 ),
        .CO({\NLW_current_factor_9_reg[28]_i_1_CO_UNCONNECTED [3],\current_factor_9_reg[28]_i_1_n_1 ,\current_factor_9_reg[28]_i_1_n_2 ,\current_factor_9_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_9_reg[28]_i_1_n_4 ,\current_factor_9_reg[28]_i_1_n_5 ,\current_factor_9_reg[28]_i_1_n_6 ,\current_factor_9_reg[28]_i_1_n_7 }),
        .S(current_factor_9_reg[31:28]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_9_reg[29] 
       (.C(ap_clk),
        .CE(current_factor_90),
        .D(\current_factor_9_reg[28]_i_1_n_6 ),
        .Q(current_factor_9_reg[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_9_reg[2] 
       (.C(ap_clk),
        .CE(current_factor_90),
        .D(\current_factor_9_reg[0]_i_2_n_5 ),
        .Q(current_factor_9_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_9_reg[30] 
       (.C(ap_clk),
        .CE(current_factor_90),
        .D(\current_factor_9_reg[28]_i_1_n_5 ),
        .Q(current_factor_9_reg[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_9_reg[31] 
       (.C(ap_clk),
        .CE(current_factor_90),
        .D(\current_factor_9_reg[28]_i_1_n_4 ),
        .Q(current_factor_9_reg[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_9_reg[3] 
       (.C(ap_clk),
        .CE(current_factor_90),
        .D(\current_factor_9_reg[0]_i_2_n_4 ),
        .Q(current_factor_9_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_9_reg[4] 
       (.C(ap_clk),
        .CE(current_factor_90),
        .D(\current_factor_9_reg[4]_i_1_n_7 ),
        .Q(current_factor_9_reg[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_9_reg[4]_i_1 
       (.CI(\current_factor_9_reg[0]_i_2_n_0 ),
        .CO({\current_factor_9_reg[4]_i_1_n_0 ,\current_factor_9_reg[4]_i_1_n_1 ,\current_factor_9_reg[4]_i_1_n_2 ,\current_factor_9_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_9_reg[4]_i_1_n_4 ,\current_factor_9_reg[4]_i_1_n_5 ,\current_factor_9_reg[4]_i_1_n_6 ,\current_factor_9_reg[4]_i_1_n_7 }),
        .S(current_factor_9_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_9_reg[5] 
       (.C(ap_clk),
        .CE(current_factor_90),
        .D(\current_factor_9_reg[4]_i_1_n_6 ),
        .Q(current_factor_9_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_9_reg[6] 
       (.C(ap_clk),
        .CE(current_factor_90),
        .D(\current_factor_9_reg[4]_i_1_n_5 ),
        .Q(current_factor_9_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_9_reg[7] 
       (.C(ap_clk),
        .CE(current_factor_90),
        .D(\current_factor_9_reg[4]_i_1_n_4 ),
        .Q(current_factor_9_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_9_reg[8] 
       (.C(ap_clk),
        .CE(current_factor_90),
        .D(\current_factor_9_reg[8]_i_1_n_7 ),
        .Q(current_factor_9_reg[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_9_reg[8]_i_1 
       (.CI(\current_factor_9_reg[4]_i_1_n_0 ),
        .CO({\current_factor_9_reg[8]_i_1_n_0 ,\current_factor_9_reg[8]_i_1_n_1 ,\current_factor_9_reg[8]_i_1_n_2 ,\current_factor_9_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_9_reg[8]_i_1_n_4 ,\current_factor_9_reg[8]_i_1_n_5 ,\current_factor_9_reg[8]_i_1_n_6 ,\current_factor_9_reg[8]_i_1_n_7 }),
        .S(current_factor_9_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_9_reg[9] 
       (.C(ap_clk),
        .CE(current_factor_90),
        .D(\current_factor_9_reg[8]_i_1_n_6 ),
        .Q(current_factor_9_reg[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_reg[0] 
       (.C(ap_clk),
        .CE(current_factor0),
        .D(\current_factor_reg[0]_i_2_n_7 ),
        .Q(current_factor_reg[0]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\current_factor_reg[0]_i_2_n_0 ,\current_factor_reg[0]_i_2_n_1 ,\current_factor_reg[0]_i_2_n_2 ,\current_factor_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\current_factor_reg[0]_i_2_n_4 ,\current_factor_reg[0]_i_2_n_5 ,\current_factor_reg[0]_i_2_n_6 ,\current_factor_reg[0]_i_2_n_7 }),
        .S({current_factor_reg[3:1],\current_factor[0]_i_3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_reg[10] 
       (.C(ap_clk),
        .CE(current_factor0),
        .D(\current_factor_reg[8]_i_1_n_5 ),
        .Q(current_factor_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_reg[11] 
       (.C(ap_clk),
        .CE(current_factor0),
        .D(\current_factor_reg[8]_i_1_n_4 ),
        .Q(current_factor_reg[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_reg[12] 
       (.C(ap_clk),
        .CE(current_factor0),
        .D(\current_factor_reg[12]_i_1_n_7 ),
        .Q(current_factor_reg[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_reg[12]_i_1 
       (.CI(\current_factor_reg[8]_i_1_n_0 ),
        .CO({\current_factor_reg[12]_i_1_n_0 ,\current_factor_reg[12]_i_1_n_1 ,\current_factor_reg[12]_i_1_n_2 ,\current_factor_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_reg[12]_i_1_n_4 ,\current_factor_reg[12]_i_1_n_5 ,\current_factor_reg[12]_i_1_n_6 ,\current_factor_reg[12]_i_1_n_7 }),
        .S(current_factor_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_reg[13] 
       (.C(ap_clk),
        .CE(current_factor0),
        .D(\current_factor_reg[12]_i_1_n_6 ),
        .Q(current_factor_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_reg[14] 
       (.C(ap_clk),
        .CE(current_factor0),
        .D(\current_factor_reg[12]_i_1_n_5 ),
        .Q(current_factor_reg[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_reg[15] 
       (.C(ap_clk),
        .CE(current_factor0),
        .D(\current_factor_reg[12]_i_1_n_4 ),
        .Q(current_factor_reg[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_reg[16] 
       (.C(ap_clk),
        .CE(current_factor0),
        .D(\current_factor_reg[16]_i_1_n_7 ),
        .Q(current_factor_reg[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_reg[16]_i_1 
       (.CI(\current_factor_reg[12]_i_1_n_0 ),
        .CO({\current_factor_reg[16]_i_1_n_0 ,\current_factor_reg[16]_i_1_n_1 ,\current_factor_reg[16]_i_1_n_2 ,\current_factor_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_reg[16]_i_1_n_4 ,\current_factor_reg[16]_i_1_n_5 ,\current_factor_reg[16]_i_1_n_6 ,\current_factor_reg[16]_i_1_n_7 }),
        .S(current_factor_reg[19:16]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_reg[17] 
       (.C(ap_clk),
        .CE(current_factor0),
        .D(\current_factor_reg[16]_i_1_n_6 ),
        .Q(current_factor_reg[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_reg[18] 
       (.C(ap_clk),
        .CE(current_factor0),
        .D(\current_factor_reg[16]_i_1_n_5 ),
        .Q(current_factor_reg[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_reg[19] 
       (.C(ap_clk),
        .CE(current_factor0),
        .D(\current_factor_reg[16]_i_1_n_4 ),
        .Q(current_factor_reg[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_reg[1] 
       (.C(ap_clk),
        .CE(current_factor0),
        .D(\current_factor_reg[0]_i_2_n_6 ),
        .Q(current_factor_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_reg[20] 
       (.C(ap_clk),
        .CE(current_factor0),
        .D(\current_factor_reg[20]_i_1_n_7 ),
        .Q(current_factor_reg[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_reg[20]_i_1 
       (.CI(\current_factor_reg[16]_i_1_n_0 ),
        .CO({\current_factor_reg[20]_i_1_n_0 ,\current_factor_reg[20]_i_1_n_1 ,\current_factor_reg[20]_i_1_n_2 ,\current_factor_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_reg[20]_i_1_n_4 ,\current_factor_reg[20]_i_1_n_5 ,\current_factor_reg[20]_i_1_n_6 ,\current_factor_reg[20]_i_1_n_7 }),
        .S(current_factor_reg[23:20]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_reg[21] 
       (.C(ap_clk),
        .CE(current_factor0),
        .D(\current_factor_reg[20]_i_1_n_6 ),
        .Q(current_factor_reg[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_reg[22] 
       (.C(ap_clk),
        .CE(current_factor0),
        .D(\current_factor_reg[20]_i_1_n_5 ),
        .Q(current_factor_reg[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_reg[23] 
       (.C(ap_clk),
        .CE(current_factor0),
        .D(\current_factor_reg[20]_i_1_n_4 ),
        .Q(current_factor_reg[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_reg[24] 
       (.C(ap_clk),
        .CE(current_factor0),
        .D(\current_factor_reg[24]_i_1_n_7 ),
        .Q(current_factor_reg[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_reg[24]_i_1 
       (.CI(\current_factor_reg[20]_i_1_n_0 ),
        .CO({\current_factor_reg[24]_i_1_n_0 ,\current_factor_reg[24]_i_1_n_1 ,\current_factor_reg[24]_i_1_n_2 ,\current_factor_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_reg[24]_i_1_n_4 ,\current_factor_reg[24]_i_1_n_5 ,\current_factor_reg[24]_i_1_n_6 ,\current_factor_reg[24]_i_1_n_7 }),
        .S(current_factor_reg[27:24]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_reg[25] 
       (.C(ap_clk),
        .CE(current_factor0),
        .D(\current_factor_reg[24]_i_1_n_6 ),
        .Q(current_factor_reg[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_reg[26] 
       (.C(ap_clk),
        .CE(current_factor0),
        .D(\current_factor_reg[24]_i_1_n_5 ),
        .Q(current_factor_reg[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_reg[27] 
       (.C(ap_clk),
        .CE(current_factor0),
        .D(\current_factor_reg[24]_i_1_n_4 ),
        .Q(current_factor_reg[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_reg[28] 
       (.C(ap_clk),
        .CE(current_factor0),
        .D(\current_factor_reg[28]_i_1_n_7 ),
        .Q(current_factor_reg[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_reg[28]_i_1 
       (.CI(\current_factor_reg[24]_i_1_n_0 ),
        .CO({\NLW_current_factor_reg[28]_i_1_CO_UNCONNECTED [3],\current_factor_reg[28]_i_1_n_1 ,\current_factor_reg[28]_i_1_n_2 ,\current_factor_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_reg[28]_i_1_n_4 ,\current_factor_reg[28]_i_1_n_5 ,\current_factor_reg[28]_i_1_n_6 ,\current_factor_reg[28]_i_1_n_7 }),
        .S(current_factor_reg[31:28]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_reg[29] 
       (.C(ap_clk),
        .CE(current_factor0),
        .D(\current_factor_reg[28]_i_1_n_6 ),
        .Q(current_factor_reg[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_reg[2] 
       (.C(ap_clk),
        .CE(current_factor0),
        .D(\current_factor_reg[0]_i_2_n_5 ),
        .Q(current_factor_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_reg[30] 
       (.C(ap_clk),
        .CE(current_factor0),
        .D(\current_factor_reg[28]_i_1_n_5 ),
        .Q(current_factor_reg[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_reg[31] 
       (.C(ap_clk),
        .CE(current_factor0),
        .D(\current_factor_reg[28]_i_1_n_4 ),
        .Q(current_factor_reg[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_reg[3] 
       (.C(ap_clk),
        .CE(current_factor0),
        .D(\current_factor_reg[0]_i_2_n_4 ),
        .Q(current_factor_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_reg[4] 
       (.C(ap_clk),
        .CE(current_factor0),
        .D(\current_factor_reg[4]_i_1_n_7 ),
        .Q(current_factor_reg[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_reg[4]_i_1 
       (.CI(\current_factor_reg[0]_i_2_n_0 ),
        .CO({\current_factor_reg[4]_i_1_n_0 ,\current_factor_reg[4]_i_1_n_1 ,\current_factor_reg[4]_i_1_n_2 ,\current_factor_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_reg[4]_i_1_n_4 ,\current_factor_reg[4]_i_1_n_5 ,\current_factor_reg[4]_i_1_n_6 ,\current_factor_reg[4]_i_1_n_7 }),
        .S(current_factor_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_reg[5] 
       (.C(ap_clk),
        .CE(current_factor0),
        .D(\current_factor_reg[4]_i_1_n_6 ),
        .Q(current_factor_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_reg[6] 
       (.C(ap_clk),
        .CE(current_factor0),
        .D(\current_factor_reg[4]_i_1_n_5 ),
        .Q(current_factor_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_reg[7] 
       (.C(ap_clk),
        .CE(current_factor0),
        .D(\current_factor_reg[4]_i_1_n_4 ),
        .Q(current_factor_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_reg[8] 
       (.C(ap_clk),
        .CE(current_factor0),
        .D(\current_factor_reg[8]_i_1_n_7 ),
        .Q(current_factor_reg[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_factor_reg[8]_i_1 
       (.CI(\current_factor_reg[4]_i_1_n_0 ),
        .CO({\current_factor_reg[8]_i_1_n_0 ,\current_factor_reg[8]_i_1_n_1 ,\current_factor_reg[8]_i_1_n_2 ,\current_factor_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_factor_reg[8]_i_1_n_4 ,\current_factor_reg[8]_i_1_n_5 ,\current_factor_reg[8]_i_1_n_6 ,\current_factor_reg[8]_i_1_n_7 }),
        .S(current_factor_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \current_factor_reg[9] 
       (.C(ap_clk),
        .CE(current_factor0),
        .D(\current_factor_reg[8]_i_1_n_6 ),
        .Q(current_factor_reg[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \current_rate[0]_i_10 
       (.I0(add_ln62_9_fu_1722_p2[24]),
        .I1(add_ln62_9_fu_1722_p2[25]),
        .O(\current_rate[0]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \current_rate[0]_i_11 
       (.I0(add_ln62_9_fu_1722_p2[31]),
        .I1(add_ln62_9_fu_1722_p2[30]),
        .O(\current_rate[0]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \current_rate[0]_i_12 
       (.I0(add_ln62_9_fu_1722_p2[29]),
        .I1(add_ln62_9_fu_1722_p2[28]),
        .O(\current_rate[0]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \current_rate[0]_i_13 
       (.I0(add_ln62_9_fu_1722_p2[27]),
        .I1(add_ln62_9_fu_1722_p2[26]),
        .O(\current_rate[0]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \current_rate[0]_i_14 
       (.I0(add_ln62_9_fu_1722_p2[25]),
        .I1(add_ln62_9_fu_1722_p2[24]),
        .O(\current_rate[0]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \current_rate[0]_i_15 
       (.I0(add_ln62_9_fu_1722_p2[15]),
        .I1(add_ln62_9_fu_1722_p2[14]),
        .O(\current_rate[0]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \current_rate[0]_i_16 
       (.I0(add_ln62_9_fu_1722_p2[22]),
        .I1(add_ln62_9_fu_1722_p2[23]),
        .O(\current_rate[0]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \current_rate[0]_i_17 
       (.I0(add_ln62_9_fu_1722_p2[20]),
        .I1(add_ln62_9_fu_1722_p2[21]),
        .O(\current_rate[0]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \current_rate[0]_i_19 
       (.I0(add_ln62_9_fu_1722_p2[16]),
        .I1(add_ln62_9_fu_1722_p2[17]),
        .O(\current_rate[0]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \current_rate[0]_i_20 
       (.I0(add_ln62_9_fu_1722_p2[23]),
        .I1(add_ln62_9_fu_1722_p2[22]),
        .O(\current_rate[0]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \current_rate[0]_i_21 
       (.I0(add_ln62_9_fu_1722_p2[21]),
        .I1(add_ln62_9_fu_1722_p2[20]),
        .O(\current_rate[0]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \current_rate[0]_i_22 
       (.I0(add_ln62_9_fu_1722_p2[18]),
        .I1(add_ln62_9_fu_1722_p2[19]),
        .O(\current_rate[0]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \current_rate[0]_i_23 
       (.I0(add_ln62_9_fu_1722_p2[17]),
        .I1(add_ln62_9_fu_1722_p2[16]),
        .O(\current_rate[0]_i_23_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \current_rate[0]_i_5 
       (.I0(current_rate_reg[0]),
        .O(\current_rate[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \current_rate[0]_i_7 
       (.I0(add_ln62_9_fu_1722_p2[30]),
        .I1(add_ln62_9_fu_1722_p2[31]),
        .O(\current_rate[0]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \current_rate[0]_i_8 
       (.I0(add_ln62_9_fu_1722_p2[28]),
        .I1(add_ln62_9_fu_1722_p2[29]),
        .O(\current_rate[0]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \current_rate[0]_i_9 
       (.I0(add_ln62_9_fu_1722_p2[26]),
        .I1(add_ln62_9_fu_1722_p2[27]),
        .O(\current_rate[0]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \current_rate_10[0]_i_10 
       (.I0(add_ln62_fu_777_p2[24]),
        .I1(add_ln62_fu_777_p2[25]),
        .O(\current_rate_10[0]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \current_rate_10[0]_i_11 
       (.I0(add_ln62_fu_777_p2[31]),
        .I1(add_ln62_fu_777_p2[30]),
        .O(\current_rate_10[0]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \current_rate_10[0]_i_12 
       (.I0(add_ln62_fu_777_p2[29]),
        .I1(add_ln62_fu_777_p2[28]),
        .O(\current_rate_10[0]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \current_rate_10[0]_i_13 
       (.I0(add_ln62_fu_777_p2[27]),
        .I1(add_ln62_fu_777_p2[26]),
        .O(\current_rate_10[0]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \current_rate_10[0]_i_14 
       (.I0(add_ln62_fu_777_p2[25]),
        .I1(add_ln62_fu_777_p2[24]),
        .O(\current_rate_10[0]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \current_rate_10[0]_i_15 
       (.I0(add_ln62_fu_777_p2[15]),
        .I1(add_ln62_fu_777_p2[14]),
        .O(\current_rate_10[0]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \current_rate_10[0]_i_16 
       (.I0(add_ln62_fu_777_p2[22]),
        .I1(add_ln62_fu_777_p2[23]),
        .O(\current_rate_10[0]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \current_rate_10[0]_i_17 
       (.I0(add_ln62_fu_777_p2[20]),
        .I1(add_ln62_fu_777_p2[21]),
        .O(\current_rate_10[0]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \current_rate_10[0]_i_19 
       (.I0(add_ln62_fu_777_p2[16]),
        .I1(add_ln62_fu_777_p2[17]),
        .O(\current_rate_10[0]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \current_rate_10[0]_i_20 
       (.I0(add_ln62_fu_777_p2[23]),
        .I1(add_ln62_fu_777_p2[22]),
        .O(\current_rate_10[0]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \current_rate_10[0]_i_21 
       (.I0(add_ln62_fu_777_p2[21]),
        .I1(add_ln62_fu_777_p2[20]),
        .O(\current_rate_10[0]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \current_rate_10[0]_i_22 
       (.I0(add_ln62_fu_777_p2[18]),
        .I1(add_ln62_fu_777_p2[19]),
        .O(\current_rate_10[0]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \current_rate_10[0]_i_23 
       (.I0(add_ln62_fu_777_p2[17]),
        .I1(add_ln62_fu_777_p2[16]),
        .O(\current_rate_10[0]_i_23_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \current_rate_10[0]_i_5 
       (.I0(current_rate_10_reg[0]),
        .O(\current_rate_10[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \current_rate_10[0]_i_7 
       (.I0(add_ln62_fu_777_p2[30]),
        .I1(add_ln62_fu_777_p2[31]),
        .O(\current_rate_10[0]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \current_rate_10[0]_i_8 
       (.I0(add_ln62_fu_777_p2[28]),
        .I1(add_ln62_fu_777_p2[29]),
        .O(\current_rate_10[0]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \current_rate_10[0]_i_9 
       (.I0(add_ln62_fu_777_p2[26]),
        .I1(add_ln62_fu_777_p2[27]),
        .O(\current_rate_10[0]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_10_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_1085),
        .D(\current_rate_10_reg[0]_i_3_n_7 ),
        .Q(current_rate_10_reg[0]),
        .R(current_rate_10));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_10_reg[0]_i_18 
       (.CI(\current_rate_10_reg[0]_i_27_n_0 ),
        .CO({\current_rate_10_reg[0]_i_18_n_0 ,\current_rate_10_reg[0]_i_18_n_1 ,\current_rate_10_reg[0]_i_18_n_2 ,\current_rate_10_reg[0]_i_18_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln62_fu_777_p2[20:17]),
        .S(current_rate_10_reg[20:17]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_10_reg[0]_i_24 
       (.CI(\current_rate_10_reg[0]_i_25_n_0 ),
        .CO({\NLW_current_rate_10_reg[0]_i_24_CO_UNCONNECTED [3:2],\current_rate_10_reg[0]_i_24_n_2 ,\current_rate_10_reg[0]_i_24_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_current_rate_10_reg[0]_i_24_O_UNCONNECTED [3],add_ln62_fu_777_p2[31:29]}),
        .S({1'b0,current_rate_10_reg[31:29]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_10_reg[0]_i_25 
       (.CI(\current_rate_10_reg[0]_i_26_n_0 ),
        .CO({\current_rate_10_reg[0]_i_25_n_0 ,\current_rate_10_reg[0]_i_25_n_1 ,\current_rate_10_reg[0]_i_25_n_2 ,\current_rate_10_reg[0]_i_25_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln62_fu_777_p2[28:25]),
        .S(current_rate_10_reg[28:25]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_10_reg[0]_i_26 
       (.CI(\current_rate_10_reg[0]_i_18_n_0 ),
        .CO({\current_rate_10_reg[0]_i_26_n_0 ,\current_rate_10_reg[0]_i_26_n_1 ,\current_rate_10_reg[0]_i_26_n_2 ,\current_rate_10_reg[0]_i_26_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln62_fu_777_p2[24:21]),
        .S(current_rate_10_reg[24:21]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_10_reg[0]_i_27 
       (.CI(\current_rate_10_reg[0]_i_28_n_0 ),
        .CO({\current_rate_10_reg[0]_i_27_n_0 ,\current_rate_10_reg[0]_i_27_n_1 ,\current_rate_10_reg[0]_i_27_n_2 ,\current_rate_10_reg[0]_i_27_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({add_ln62_fu_777_p2[16:14],\NLW_current_rate_10_reg[0]_i_27_O_UNCONNECTED [0]}),
        .S(current_rate_10_reg[16:13]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_10_reg[0]_i_28 
       (.CI(\current_rate_10_reg[0]_i_29_n_0 ),
        .CO({\current_rate_10_reg[0]_i_28_n_0 ,\current_rate_10_reg[0]_i_28_n_1 ,\current_rate_10_reg[0]_i_28_n_2 ,\current_rate_10_reg[0]_i_28_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_current_rate_10_reg[0]_i_28_O_UNCONNECTED [3:0]),
        .S(current_rate_10_reg[12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_10_reg[0]_i_29 
       (.CI(\current_rate_10_reg[0]_i_30_n_0 ),
        .CO({\current_rate_10_reg[0]_i_29_n_0 ,\current_rate_10_reg[0]_i_29_n_1 ,\current_rate_10_reg[0]_i_29_n_2 ,\current_rate_10_reg[0]_i_29_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_current_rate_10_reg[0]_i_29_O_UNCONNECTED [3:0]),
        .S(current_rate_10_reg[8:5]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_10_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\current_rate_10_reg[0]_i_3_n_0 ,\current_rate_10_reg[0]_i_3_n_1 ,\current_rate_10_reg[0]_i_3_n_2 ,\current_rate_10_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\current_rate_10_reg[0]_i_3_n_4 ,\current_rate_10_reg[0]_i_3_n_5 ,\current_rate_10_reg[0]_i_3_n_6 ,\current_rate_10_reg[0]_i_3_n_7 }),
        .S({current_rate_10_reg[3:1],\current_rate_10[0]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_10_reg[0]_i_30 
       (.CI(1'b0),
        .CO({\current_rate_10_reg[0]_i_30_n_0 ,\current_rate_10_reg[0]_i_30_n_1 ,\current_rate_10_reg[0]_i_30_n_2 ,\current_rate_10_reg[0]_i_30_n_3 }),
        .CYINIT(current_rate_10_reg[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_current_rate_10_reg[0]_i_30_O_UNCONNECTED [3:0]),
        .S(current_rate_10_reg[4:1]));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \current_rate_10_reg[0]_i_4 
       (.CI(\current_rate_10_reg[0]_i_6_n_0 ),
        .CO({icmp_ln71_fu_789_p2,\current_rate_10_reg[0]_i_4_n_1 ,\current_rate_10_reg[0]_i_4_n_2 ,\current_rate_10_reg[0]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\current_rate_10[0]_i_7_n_0 ,\current_rate_10[0]_i_8_n_0 ,\current_rate_10[0]_i_9_n_0 ,\current_rate_10[0]_i_10_n_0 }),
        .O(\NLW_current_rate_10_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({\current_rate_10[0]_i_11_n_0 ,\current_rate_10[0]_i_12_n_0 ,\current_rate_10[0]_i_13_n_0 ,\current_rate_10[0]_i_14_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \current_rate_10_reg[0]_i_6 
       (.CI(1'b0),
        .CO({\current_rate_10_reg[0]_i_6_n_0 ,\current_rate_10_reg[0]_i_6_n_1 ,\current_rate_10_reg[0]_i_6_n_2 ,\current_rate_10_reg[0]_i_6_n_3 }),
        .CYINIT(\current_rate_10[0]_i_15_n_0 ),
        .DI({\current_rate_10[0]_i_16_n_0 ,\current_rate_10[0]_i_17_n_0 ,add_ln62_fu_777_p2[19],\current_rate_10[0]_i_19_n_0 }),
        .O(\NLW_current_rate_10_reg[0]_i_6_O_UNCONNECTED [3:0]),
        .S({\current_rate_10[0]_i_20_n_0 ,\current_rate_10[0]_i_21_n_0 ,\current_rate_10[0]_i_22_n_0 ,\current_rate_10[0]_i_23_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_10_reg[10] 
       (.C(ap_clk),
        .CE(ap_condition_1085),
        .D(\current_rate_10_reg[8]_i_1_n_5 ),
        .Q(current_rate_10_reg[10]),
        .R(current_rate_10));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_10_reg[11] 
       (.C(ap_clk),
        .CE(ap_condition_1085),
        .D(\current_rate_10_reg[8]_i_1_n_4 ),
        .Q(current_rate_10_reg[11]),
        .R(current_rate_10));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_10_reg[12] 
       (.C(ap_clk),
        .CE(ap_condition_1085),
        .D(\current_rate_10_reg[12]_i_1_n_7 ),
        .Q(current_rate_10_reg[12]),
        .R(current_rate_10));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_10_reg[12]_i_1 
       (.CI(\current_rate_10_reg[8]_i_1_n_0 ),
        .CO({\current_rate_10_reg[12]_i_1_n_0 ,\current_rate_10_reg[12]_i_1_n_1 ,\current_rate_10_reg[12]_i_1_n_2 ,\current_rate_10_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_10_reg[12]_i_1_n_4 ,\current_rate_10_reg[12]_i_1_n_5 ,\current_rate_10_reg[12]_i_1_n_6 ,\current_rate_10_reg[12]_i_1_n_7 }),
        .S(current_rate_10_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_10_reg[13] 
       (.C(ap_clk),
        .CE(ap_condition_1085),
        .D(\current_rate_10_reg[12]_i_1_n_6 ),
        .Q(current_rate_10_reg[13]),
        .R(current_rate_10));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_10_reg[14] 
       (.C(ap_clk),
        .CE(ap_condition_1085),
        .D(\current_rate_10_reg[12]_i_1_n_5 ),
        .Q(current_rate_10_reg[14]),
        .R(current_rate_10));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_10_reg[15] 
       (.C(ap_clk),
        .CE(ap_condition_1085),
        .D(\current_rate_10_reg[12]_i_1_n_4 ),
        .Q(current_rate_10_reg[15]),
        .R(current_rate_10));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_10_reg[16] 
       (.C(ap_clk),
        .CE(ap_condition_1085),
        .D(\current_rate_10_reg[16]_i_1_n_7 ),
        .Q(current_rate_10_reg[16]),
        .R(current_rate_10));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_10_reg[16]_i_1 
       (.CI(\current_rate_10_reg[12]_i_1_n_0 ),
        .CO({\current_rate_10_reg[16]_i_1_n_0 ,\current_rate_10_reg[16]_i_1_n_1 ,\current_rate_10_reg[16]_i_1_n_2 ,\current_rate_10_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_10_reg[16]_i_1_n_4 ,\current_rate_10_reg[16]_i_1_n_5 ,\current_rate_10_reg[16]_i_1_n_6 ,\current_rate_10_reg[16]_i_1_n_7 }),
        .S(current_rate_10_reg[19:16]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_10_reg[17] 
       (.C(ap_clk),
        .CE(ap_condition_1085),
        .D(\current_rate_10_reg[16]_i_1_n_6 ),
        .Q(current_rate_10_reg[17]),
        .R(current_rate_10));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_10_reg[18] 
       (.C(ap_clk),
        .CE(ap_condition_1085),
        .D(\current_rate_10_reg[16]_i_1_n_5 ),
        .Q(current_rate_10_reg[18]),
        .R(current_rate_10));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_10_reg[19] 
       (.C(ap_clk),
        .CE(ap_condition_1085),
        .D(\current_rate_10_reg[16]_i_1_n_4 ),
        .Q(current_rate_10_reg[19]),
        .R(current_rate_10));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_10_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_1085),
        .D(\current_rate_10_reg[0]_i_3_n_6 ),
        .Q(current_rate_10_reg[1]),
        .R(current_rate_10));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_10_reg[20] 
       (.C(ap_clk),
        .CE(ap_condition_1085),
        .D(\current_rate_10_reg[20]_i_1_n_7 ),
        .Q(current_rate_10_reg[20]),
        .R(current_rate_10));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_10_reg[20]_i_1 
       (.CI(\current_rate_10_reg[16]_i_1_n_0 ),
        .CO({\current_rate_10_reg[20]_i_1_n_0 ,\current_rate_10_reg[20]_i_1_n_1 ,\current_rate_10_reg[20]_i_1_n_2 ,\current_rate_10_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_10_reg[20]_i_1_n_4 ,\current_rate_10_reg[20]_i_1_n_5 ,\current_rate_10_reg[20]_i_1_n_6 ,\current_rate_10_reg[20]_i_1_n_7 }),
        .S(current_rate_10_reg[23:20]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_10_reg[21] 
       (.C(ap_clk),
        .CE(ap_condition_1085),
        .D(\current_rate_10_reg[20]_i_1_n_6 ),
        .Q(current_rate_10_reg[21]),
        .R(current_rate_10));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_10_reg[22] 
       (.C(ap_clk),
        .CE(ap_condition_1085),
        .D(\current_rate_10_reg[20]_i_1_n_5 ),
        .Q(current_rate_10_reg[22]),
        .R(current_rate_10));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_10_reg[23] 
       (.C(ap_clk),
        .CE(ap_condition_1085),
        .D(\current_rate_10_reg[20]_i_1_n_4 ),
        .Q(current_rate_10_reg[23]),
        .R(current_rate_10));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_10_reg[24] 
       (.C(ap_clk),
        .CE(ap_condition_1085),
        .D(\current_rate_10_reg[24]_i_1_n_7 ),
        .Q(current_rate_10_reg[24]),
        .R(current_rate_10));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_10_reg[24]_i_1 
       (.CI(\current_rate_10_reg[20]_i_1_n_0 ),
        .CO({\current_rate_10_reg[24]_i_1_n_0 ,\current_rate_10_reg[24]_i_1_n_1 ,\current_rate_10_reg[24]_i_1_n_2 ,\current_rate_10_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_10_reg[24]_i_1_n_4 ,\current_rate_10_reg[24]_i_1_n_5 ,\current_rate_10_reg[24]_i_1_n_6 ,\current_rate_10_reg[24]_i_1_n_7 }),
        .S(current_rate_10_reg[27:24]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_10_reg[25] 
       (.C(ap_clk),
        .CE(ap_condition_1085),
        .D(\current_rate_10_reg[24]_i_1_n_6 ),
        .Q(current_rate_10_reg[25]),
        .R(current_rate_10));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_10_reg[26] 
       (.C(ap_clk),
        .CE(ap_condition_1085),
        .D(\current_rate_10_reg[24]_i_1_n_5 ),
        .Q(current_rate_10_reg[26]),
        .R(current_rate_10));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_10_reg[27] 
       (.C(ap_clk),
        .CE(ap_condition_1085),
        .D(\current_rate_10_reg[24]_i_1_n_4 ),
        .Q(current_rate_10_reg[27]),
        .R(current_rate_10));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_10_reg[28] 
       (.C(ap_clk),
        .CE(ap_condition_1085),
        .D(\current_rate_10_reg[28]_i_1_n_7 ),
        .Q(current_rate_10_reg[28]),
        .R(current_rate_10));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_10_reg[28]_i_1 
       (.CI(\current_rate_10_reg[24]_i_1_n_0 ),
        .CO({\NLW_current_rate_10_reg[28]_i_1_CO_UNCONNECTED [3],\current_rate_10_reg[28]_i_1_n_1 ,\current_rate_10_reg[28]_i_1_n_2 ,\current_rate_10_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_10_reg[28]_i_1_n_4 ,\current_rate_10_reg[28]_i_1_n_5 ,\current_rate_10_reg[28]_i_1_n_6 ,\current_rate_10_reg[28]_i_1_n_7 }),
        .S(current_rate_10_reg[31:28]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_10_reg[29] 
       (.C(ap_clk),
        .CE(ap_condition_1085),
        .D(\current_rate_10_reg[28]_i_1_n_6 ),
        .Q(current_rate_10_reg[29]),
        .R(current_rate_10));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_10_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_1085),
        .D(\current_rate_10_reg[0]_i_3_n_5 ),
        .Q(current_rate_10_reg[2]),
        .R(current_rate_10));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_10_reg[30] 
       (.C(ap_clk),
        .CE(ap_condition_1085),
        .D(\current_rate_10_reg[28]_i_1_n_5 ),
        .Q(current_rate_10_reg[30]),
        .R(current_rate_10));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_10_reg[31] 
       (.C(ap_clk),
        .CE(ap_condition_1085),
        .D(\current_rate_10_reg[28]_i_1_n_4 ),
        .Q(current_rate_10_reg[31]),
        .R(current_rate_10));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_10_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_1085),
        .D(\current_rate_10_reg[0]_i_3_n_4 ),
        .Q(current_rate_10_reg[3]),
        .R(current_rate_10));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_10_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_1085),
        .D(\current_rate_10_reg[4]_i_1_n_7 ),
        .Q(current_rate_10_reg[4]),
        .R(current_rate_10));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_10_reg[4]_i_1 
       (.CI(\current_rate_10_reg[0]_i_3_n_0 ),
        .CO({\current_rate_10_reg[4]_i_1_n_0 ,\current_rate_10_reg[4]_i_1_n_1 ,\current_rate_10_reg[4]_i_1_n_2 ,\current_rate_10_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_10_reg[4]_i_1_n_4 ,\current_rate_10_reg[4]_i_1_n_5 ,\current_rate_10_reg[4]_i_1_n_6 ,\current_rate_10_reg[4]_i_1_n_7 }),
        .S(current_rate_10_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_10_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_1085),
        .D(\current_rate_10_reg[4]_i_1_n_6 ),
        .Q(current_rate_10_reg[5]),
        .R(current_rate_10));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_10_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_1085),
        .D(\current_rate_10_reg[4]_i_1_n_5 ),
        .Q(current_rate_10_reg[6]),
        .R(current_rate_10));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_10_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_1085),
        .D(\current_rate_10_reg[4]_i_1_n_4 ),
        .Q(current_rate_10_reg[7]),
        .R(current_rate_10));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_10_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_1085),
        .D(\current_rate_10_reg[8]_i_1_n_7 ),
        .Q(current_rate_10_reg[8]),
        .R(current_rate_10));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_10_reg[8]_i_1 
       (.CI(\current_rate_10_reg[4]_i_1_n_0 ),
        .CO({\current_rate_10_reg[8]_i_1_n_0 ,\current_rate_10_reg[8]_i_1_n_1 ,\current_rate_10_reg[8]_i_1_n_2 ,\current_rate_10_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_10_reg[8]_i_1_n_4 ,\current_rate_10_reg[8]_i_1_n_5 ,\current_rate_10_reg[8]_i_1_n_6 ,\current_rate_10_reg[8]_i_1_n_7 }),
        .S(current_rate_10_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_10_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_1085),
        .D(\current_rate_10_reg[8]_i_1_n_6 ),
        .Q(current_rate_10_reg[9]),
        .R(current_rate_10));
  LUT2 #(
    .INIT(4'hE)) 
    \current_rate_11[0]_i_10 
       (.I0(add_ln62_7_fu_1512_p2[24]),
        .I1(add_ln62_7_fu_1512_p2[25]),
        .O(\current_rate_11[0]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \current_rate_11[0]_i_11 
       (.I0(add_ln62_7_fu_1512_p2[31]),
        .I1(add_ln62_7_fu_1512_p2[30]),
        .O(\current_rate_11[0]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \current_rate_11[0]_i_12 
       (.I0(add_ln62_7_fu_1512_p2[29]),
        .I1(add_ln62_7_fu_1512_p2[28]),
        .O(\current_rate_11[0]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \current_rate_11[0]_i_13 
       (.I0(add_ln62_7_fu_1512_p2[27]),
        .I1(add_ln62_7_fu_1512_p2[26]),
        .O(\current_rate_11[0]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \current_rate_11[0]_i_14 
       (.I0(add_ln62_7_fu_1512_p2[25]),
        .I1(add_ln62_7_fu_1512_p2[24]),
        .O(\current_rate_11[0]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \current_rate_11[0]_i_15 
       (.I0(add_ln62_7_fu_1512_p2[15]),
        .I1(add_ln62_7_fu_1512_p2[14]),
        .O(\current_rate_11[0]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \current_rate_11[0]_i_16 
       (.I0(add_ln62_7_fu_1512_p2[22]),
        .I1(add_ln62_7_fu_1512_p2[23]),
        .O(\current_rate_11[0]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \current_rate_11[0]_i_17 
       (.I0(add_ln62_7_fu_1512_p2[20]),
        .I1(add_ln62_7_fu_1512_p2[21]),
        .O(\current_rate_11[0]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \current_rate_11[0]_i_19 
       (.I0(add_ln62_7_fu_1512_p2[16]),
        .I1(add_ln62_7_fu_1512_p2[17]),
        .O(\current_rate_11[0]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \current_rate_11[0]_i_20 
       (.I0(add_ln62_7_fu_1512_p2[23]),
        .I1(add_ln62_7_fu_1512_p2[22]),
        .O(\current_rate_11[0]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \current_rate_11[0]_i_21 
       (.I0(add_ln62_7_fu_1512_p2[21]),
        .I1(add_ln62_7_fu_1512_p2[20]),
        .O(\current_rate_11[0]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \current_rate_11[0]_i_22 
       (.I0(add_ln62_7_fu_1512_p2[18]),
        .I1(add_ln62_7_fu_1512_p2[19]),
        .O(\current_rate_11[0]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \current_rate_11[0]_i_23 
       (.I0(add_ln62_7_fu_1512_p2[17]),
        .I1(add_ln62_7_fu_1512_p2[16]),
        .O(\current_rate_11[0]_i_23_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \current_rate_11[0]_i_5 
       (.I0(current_rate_11_reg[0]),
        .O(\current_rate_11[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \current_rate_11[0]_i_7 
       (.I0(add_ln62_7_fu_1512_p2[30]),
        .I1(add_ln62_7_fu_1512_p2[31]),
        .O(\current_rate_11[0]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \current_rate_11[0]_i_8 
       (.I0(add_ln62_7_fu_1512_p2[28]),
        .I1(add_ln62_7_fu_1512_p2[29]),
        .O(\current_rate_11[0]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \current_rate_11[0]_i_9 
       (.I0(add_ln62_7_fu_1512_p2[26]),
        .I1(add_ln62_7_fu_1512_p2[27]),
        .O(\current_rate_11[0]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_11_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_1128),
        .D(\current_rate_11_reg[0]_i_3_n_7 ),
        .Q(current_rate_11_reg[0]),
        .R(current_rate_11));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_11_reg[0]_i_18 
       (.CI(\current_rate_11_reg[0]_i_27_n_0 ),
        .CO({\current_rate_11_reg[0]_i_18_n_0 ,\current_rate_11_reg[0]_i_18_n_1 ,\current_rate_11_reg[0]_i_18_n_2 ,\current_rate_11_reg[0]_i_18_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln62_7_fu_1512_p2[20:17]),
        .S(current_rate_11_reg[20:17]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_11_reg[0]_i_24 
       (.CI(\current_rate_11_reg[0]_i_25_n_0 ),
        .CO({\NLW_current_rate_11_reg[0]_i_24_CO_UNCONNECTED [3:2],\current_rate_11_reg[0]_i_24_n_2 ,\current_rate_11_reg[0]_i_24_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_current_rate_11_reg[0]_i_24_O_UNCONNECTED [3],add_ln62_7_fu_1512_p2[31:29]}),
        .S({1'b0,current_rate_11_reg[31:29]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_11_reg[0]_i_25 
       (.CI(\current_rate_11_reg[0]_i_26_n_0 ),
        .CO({\current_rate_11_reg[0]_i_25_n_0 ,\current_rate_11_reg[0]_i_25_n_1 ,\current_rate_11_reg[0]_i_25_n_2 ,\current_rate_11_reg[0]_i_25_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln62_7_fu_1512_p2[28:25]),
        .S(current_rate_11_reg[28:25]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_11_reg[0]_i_26 
       (.CI(\current_rate_11_reg[0]_i_18_n_0 ),
        .CO({\current_rate_11_reg[0]_i_26_n_0 ,\current_rate_11_reg[0]_i_26_n_1 ,\current_rate_11_reg[0]_i_26_n_2 ,\current_rate_11_reg[0]_i_26_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln62_7_fu_1512_p2[24:21]),
        .S(current_rate_11_reg[24:21]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_11_reg[0]_i_27 
       (.CI(\current_rate_11_reg[0]_i_28_n_0 ),
        .CO({\current_rate_11_reg[0]_i_27_n_0 ,\current_rate_11_reg[0]_i_27_n_1 ,\current_rate_11_reg[0]_i_27_n_2 ,\current_rate_11_reg[0]_i_27_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({add_ln62_7_fu_1512_p2[16:14],\NLW_current_rate_11_reg[0]_i_27_O_UNCONNECTED [0]}),
        .S(current_rate_11_reg[16:13]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_11_reg[0]_i_28 
       (.CI(\current_rate_11_reg[0]_i_29_n_0 ),
        .CO({\current_rate_11_reg[0]_i_28_n_0 ,\current_rate_11_reg[0]_i_28_n_1 ,\current_rate_11_reg[0]_i_28_n_2 ,\current_rate_11_reg[0]_i_28_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_current_rate_11_reg[0]_i_28_O_UNCONNECTED [3:0]),
        .S(current_rate_11_reg[12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_11_reg[0]_i_29 
       (.CI(\current_rate_11_reg[0]_i_30_n_0 ),
        .CO({\current_rate_11_reg[0]_i_29_n_0 ,\current_rate_11_reg[0]_i_29_n_1 ,\current_rate_11_reg[0]_i_29_n_2 ,\current_rate_11_reg[0]_i_29_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_current_rate_11_reg[0]_i_29_O_UNCONNECTED [3:0]),
        .S(current_rate_11_reg[8:5]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_11_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\current_rate_11_reg[0]_i_3_n_0 ,\current_rate_11_reg[0]_i_3_n_1 ,\current_rate_11_reg[0]_i_3_n_2 ,\current_rate_11_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\current_rate_11_reg[0]_i_3_n_4 ,\current_rate_11_reg[0]_i_3_n_5 ,\current_rate_11_reg[0]_i_3_n_6 ,\current_rate_11_reg[0]_i_3_n_7 }),
        .S({current_rate_11_reg[3:1],\current_rate_11[0]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_11_reg[0]_i_30 
       (.CI(1'b0),
        .CO({\current_rate_11_reg[0]_i_30_n_0 ,\current_rate_11_reg[0]_i_30_n_1 ,\current_rate_11_reg[0]_i_30_n_2 ,\current_rate_11_reg[0]_i_30_n_3 }),
        .CYINIT(current_rate_11_reg[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_current_rate_11_reg[0]_i_30_O_UNCONNECTED [3:0]),
        .S(current_rate_11_reg[4:1]));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \current_rate_11_reg[0]_i_4 
       (.CI(\current_rate_11_reg[0]_i_6_n_0 ),
        .CO({icmp_ln71_7_fu_1524_p2,\current_rate_11_reg[0]_i_4_n_1 ,\current_rate_11_reg[0]_i_4_n_2 ,\current_rate_11_reg[0]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\current_rate_11[0]_i_7_n_0 ,\current_rate_11[0]_i_8_n_0 ,\current_rate_11[0]_i_9_n_0 ,\current_rate_11[0]_i_10_n_0 }),
        .O(\NLW_current_rate_11_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({\current_rate_11[0]_i_11_n_0 ,\current_rate_11[0]_i_12_n_0 ,\current_rate_11[0]_i_13_n_0 ,\current_rate_11[0]_i_14_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \current_rate_11_reg[0]_i_6 
       (.CI(1'b0),
        .CO({\current_rate_11_reg[0]_i_6_n_0 ,\current_rate_11_reg[0]_i_6_n_1 ,\current_rate_11_reg[0]_i_6_n_2 ,\current_rate_11_reg[0]_i_6_n_3 }),
        .CYINIT(\current_rate_11[0]_i_15_n_0 ),
        .DI({\current_rate_11[0]_i_16_n_0 ,\current_rate_11[0]_i_17_n_0 ,add_ln62_7_fu_1512_p2[19],\current_rate_11[0]_i_19_n_0 }),
        .O(\NLW_current_rate_11_reg[0]_i_6_O_UNCONNECTED [3:0]),
        .S({\current_rate_11[0]_i_20_n_0 ,\current_rate_11[0]_i_21_n_0 ,\current_rate_11[0]_i_22_n_0 ,\current_rate_11[0]_i_23_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_11_reg[10] 
       (.C(ap_clk),
        .CE(ap_condition_1128),
        .D(\current_rate_11_reg[8]_i_1_n_5 ),
        .Q(current_rate_11_reg[10]),
        .R(current_rate_11));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_11_reg[11] 
       (.C(ap_clk),
        .CE(ap_condition_1128),
        .D(\current_rate_11_reg[8]_i_1_n_4 ),
        .Q(current_rate_11_reg[11]),
        .R(current_rate_11));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_11_reg[12] 
       (.C(ap_clk),
        .CE(ap_condition_1128),
        .D(\current_rate_11_reg[12]_i_1_n_7 ),
        .Q(current_rate_11_reg[12]),
        .R(current_rate_11));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_11_reg[12]_i_1 
       (.CI(\current_rate_11_reg[8]_i_1_n_0 ),
        .CO({\current_rate_11_reg[12]_i_1_n_0 ,\current_rate_11_reg[12]_i_1_n_1 ,\current_rate_11_reg[12]_i_1_n_2 ,\current_rate_11_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_11_reg[12]_i_1_n_4 ,\current_rate_11_reg[12]_i_1_n_5 ,\current_rate_11_reg[12]_i_1_n_6 ,\current_rate_11_reg[12]_i_1_n_7 }),
        .S(current_rate_11_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_11_reg[13] 
       (.C(ap_clk),
        .CE(ap_condition_1128),
        .D(\current_rate_11_reg[12]_i_1_n_6 ),
        .Q(current_rate_11_reg[13]),
        .R(current_rate_11));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_11_reg[14] 
       (.C(ap_clk),
        .CE(ap_condition_1128),
        .D(\current_rate_11_reg[12]_i_1_n_5 ),
        .Q(current_rate_11_reg[14]),
        .R(current_rate_11));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_11_reg[15] 
       (.C(ap_clk),
        .CE(ap_condition_1128),
        .D(\current_rate_11_reg[12]_i_1_n_4 ),
        .Q(current_rate_11_reg[15]),
        .R(current_rate_11));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_11_reg[16] 
       (.C(ap_clk),
        .CE(ap_condition_1128),
        .D(\current_rate_11_reg[16]_i_1_n_7 ),
        .Q(current_rate_11_reg[16]),
        .R(current_rate_11));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_11_reg[16]_i_1 
       (.CI(\current_rate_11_reg[12]_i_1_n_0 ),
        .CO({\current_rate_11_reg[16]_i_1_n_0 ,\current_rate_11_reg[16]_i_1_n_1 ,\current_rate_11_reg[16]_i_1_n_2 ,\current_rate_11_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_11_reg[16]_i_1_n_4 ,\current_rate_11_reg[16]_i_1_n_5 ,\current_rate_11_reg[16]_i_1_n_6 ,\current_rate_11_reg[16]_i_1_n_7 }),
        .S(current_rate_11_reg[19:16]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_11_reg[17] 
       (.C(ap_clk),
        .CE(ap_condition_1128),
        .D(\current_rate_11_reg[16]_i_1_n_6 ),
        .Q(current_rate_11_reg[17]),
        .R(current_rate_11));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_11_reg[18] 
       (.C(ap_clk),
        .CE(ap_condition_1128),
        .D(\current_rate_11_reg[16]_i_1_n_5 ),
        .Q(current_rate_11_reg[18]),
        .R(current_rate_11));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_11_reg[19] 
       (.C(ap_clk),
        .CE(ap_condition_1128),
        .D(\current_rate_11_reg[16]_i_1_n_4 ),
        .Q(current_rate_11_reg[19]),
        .R(current_rate_11));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_11_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_1128),
        .D(\current_rate_11_reg[0]_i_3_n_6 ),
        .Q(current_rate_11_reg[1]),
        .R(current_rate_11));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_11_reg[20] 
       (.C(ap_clk),
        .CE(ap_condition_1128),
        .D(\current_rate_11_reg[20]_i_1_n_7 ),
        .Q(current_rate_11_reg[20]),
        .R(current_rate_11));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_11_reg[20]_i_1 
       (.CI(\current_rate_11_reg[16]_i_1_n_0 ),
        .CO({\current_rate_11_reg[20]_i_1_n_0 ,\current_rate_11_reg[20]_i_1_n_1 ,\current_rate_11_reg[20]_i_1_n_2 ,\current_rate_11_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_11_reg[20]_i_1_n_4 ,\current_rate_11_reg[20]_i_1_n_5 ,\current_rate_11_reg[20]_i_1_n_6 ,\current_rate_11_reg[20]_i_1_n_7 }),
        .S(current_rate_11_reg[23:20]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_11_reg[21] 
       (.C(ap_clk),
        .CE(ap_condition_1128),
        .D(\current_rate_11_reg[20]_i_1_n_6 ),
        .Q(current_rate_11_reg[21]),
        .R(current_rate_11));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_11_reg[22] 
       (.C(ap_clk),
        .CE(ap_condition_1128),
        .D(\current_rate_11_reg[20]_i_1_n_5 ),
        .Q(current_rate_11_reg[22]),
        .R(current_rate_11));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_11_reg[23] 
       (.C(ap_clk),
        .CE(ap_condition_1128),
        .D(\current_rate_11_reg[20]_i_1_n_4 ),
        .Q(current_rate_11_reg[23]),
        .R(current_rate_11));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_11_reg[24] 
       (.C(ap_clk),
        .CE(ap_condition_1128),
        .D(\current_rate_11_reg[24]_i_1_n_7 ),
        .Q(current_rate_11_reg[24]),
        .R(current_rate_11));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_11_reg[24]_i_1 
       (.CI(\current_rate_11_reg[20]_i_1_n_0 ),
        .CO({\current_rate_11_reg[24]_i_1_n_0 ,\current_rate_11_reg[24]_i_1_n_1 ,\current_rate_11_reg[24]_i_1_n_2 ,\current_rate_11_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_11_reg[24]_i_1_n_4 ,\current_rate_11_reg[24]_i_1_n_5 ,\current_rate_11_reg[24]_i_1_n_6 ,\current_rate_11_reg[24]_i_1_n_7 }),
        .S(current_rate_11_reg[27:24]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_11_reg[25] 
       (.C(ap_clk),
        .CE(ap_condition_1128),
        .D(\current_rate_11_reg[24]_i_1_n_6 ),
        .Q(current_rate_11_reg[25]),
        .R(current_rate_11));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_11_reg[26] 
       (.C(ap_clk),
        .CE(ap_condition_1128),
        .D(\current_rate_11_reg[24]_i_1_n_5 ),
        .Q(current_rate_11_reg[26]),
        .R(current_rate_11));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_11_reg[27] 
       (.C(ap_clk),
        .CE(ap_condition_1128),
        .D(\current_rate_11_reg[24]_i_1_n_4 ),
        .Q(current_rate_11_reg[27]),
        .R(current_rate_11));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_11_reg[28] 
       (.C(ap_clk),
        .CE(ap_condition_1128),
        .D(\current_rate_11_reg[28]_i_1_n_7 ),
        .Q(current_rate_11_reg[28]),
        .R(current_rate_11));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_11_reg[28]_i_1 
       (.CI(\current_rate_11_reg[24]_i_1_n_0 ),
        .CO({\NLW_current_rate_11_reg[28]_i_1_CO_UNCONNECTED [3],\current_rate_11_reg[28]_i_1_n_1 ,\current_rate_11_reg[28]_i_1_n_2 ,\current_rate_11_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_11_reg[28]_i_1_n_4 ,\current_rate_11_reg[28]_i_1_n_5 ,\current_rate_11_reg[28]_i_1_n_6 ,\current_rate_11_reg[28]_i_1_n_7 }),
        .S(current_rate_11_reg[31:28]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_11_reg[29] 
       (.C(ap_clk),
        .CE(ap_condition_1128),
        .D(\current_rate_11_reg[28]_i_1_n_6 ),
        .Q(current_rate_11_reg[29]),
        .R(current_rate_11));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_11_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_1128),
        .D(\current_rate_11_reg[0]_i_3_n_5 ),
        .Q(current_rate_11_reg[2]),
        .R(current_rate_11));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_11_reg[30] 
       (.C(ap_clk),
        .CE(ap_condition_1128),
        .D(\current_rate_11_reg[28]_i_1_n_5 ),
        .Q(current_rate_11_reg[30]),
        .R(current_rate_11));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_11_reg[31] 
       (.C(ap_clk),
        .CE(ap_condition_1128),
        .D(\current_rate_11_reg[28]_i_1_n_4 ),
        .Q(current_rate_11_reg[31]),
        .R(current_rate_11));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_11_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_1128),
        .D(\current_rate_11_reg[0]_i_3_n_4 ),
        .Q(current_rate_11_reg[3]),
        .R(current_rate_11));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_11_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_1128),
        .D(\current_rate_11_reg[4]_i_1_n_7 ),
        .Q(current_rate_11_reg[4]),
        .R(current_rate_11));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_11_reg[4]_i_1 
       (.CI(\current_rate_11_reg[0]_i_3_n_0 ),
        .CO({\current_rate_11_reg[4]_i_1_n_0 ,\current_rate_11_reg[4]_i_1_n_1 ,\current_rate_11_reg[4]_i_1_n_2 ,\current_rate_11_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_11_reg[4]_i_1_n_4 ,\current_rate_11_reg[4]_i_1_n_5 ,\current_rate_11_reg[4]_i_1_n_6 ,\current_rate_11_reg[4]_i_1_n_7 }),
        .S(current_rate_11_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_11_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_1128),
        .D(\current_rate_11_reg[4]_i_1_n_6 ),
        .Q(current_rate_11_reg[5]),
        .R(current_rate_11));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_11_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_1128),
        .D(\current_rate_11_reg[4]_i_1_n_5 ),
        .Q(current_rate_11_reg[6]),
        .R(current_rate_11));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_11_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_1128),
        .D(\current_rate_11_reg[4]_i_1_n_4 ),
        .Q(current_rate_11_reg[7]),
        .R(current_rate_11));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_11_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_1128),
        .D(\current_rate_11_reg[8]_i_1_n_7 ),
        .Q(current_rate_11_reg[8]),
        .R(current_rate_11));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_11_reg[8]_i_1 
       (.CI(\current_rate_11_reg[4]_i_1_n_0 ),
        .CO({\current_rate_11_reg[8]_i_1_n_0 ,\current_rate_11_reg[8]_i_1_n_1 ,\current_rate_11_reg[8]_i_1_n_2 ,\current_rate_11_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_11_reg[8]_i_1_n_4 ,\current_rate_11_reg[8]_i_1_n_5 ,\current_rate_11_reg[8]_i_1_n_6 ,\current_rate_11_reg[8]_i_1_n_7 }),
        .S(current_rate_11_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_11_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_1128),
        .D(\current_rate_11_reg[8]_i_1_n_6 ),
        .Q(current_rate_11_reg[9]),
        .R(current_rate_11));
  LUT2 #(
    .INIT(4'hE)) 
    \current_rate_1[0]_i_10 
       (.I0(add_ln62_6_fu_1407_p2[24]),
        .I1(add_ln62_6_fu_1407_p2[25]),
        .O(\current_rate_1[0]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \current_rate_1[0]_i_11 
       (.I0(add_ln62_6_fu_1407_p2[31]),
        .I1(add_ln62_6_fu_1407_p2[30]),
        .O(\current_rate_1[0]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \current_rate_1[0]_i_12 
       (.I0(add_ln62_6_fu_1407_p2[29]),
        .I1(add_ln62_6_fu_1407_p2[28]),
        .O(\current_rate_1[0]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \current_rate_1[0]_i_13 
       (.I0(add_ln62_6_fu_1407_p2[27]),
        .I1(add_ln62_6_fu_1407_p2[26]),
        .O(\current_rate_1[0]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \current_rate_1[0]_i_14 
       (.I0(add_ln62_6_fu_1407_p2[25]),
        .I1(add_ln62_6_fu_1407_p2[24]),
        .O(\current_rate_1[0]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \current_rate_1[0]_i_15 
       (.I0(add_ln62_6_fu_1407_p2[15]),
        .I1(add_ln62_6_fu_1407_p2[14]),
        .O(\current_rate_1[0]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \current_rate_1[0]_i_16 
       (.I0(add_ln62_6_fu_1407_p2[22]),
        .I1(add_ln62_6_fu_1407_p2[23]),
        .O(\current_rate_1[0]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \current_rate_1[0]_i_17 
       (.I0(add_ln62_6_fu_1407_p2[20]),
        .I1(add_ln62_6_fu_1407_p2[21]),
        .O(\current_rate_1[0]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \current_rate_1[0]_i_19 
       (.I0(add_ln62_6_fu_1407_p2[16]),
        .I1(add_ln62_6_fu_1407_p2[17]),
        .O(\current_rate_1[0]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \current_rate_1[0]_i_20 
       (.I0(add_ln62_6_fu_1407_p2[23]),
        .I1(add_ln62_6_fu_1407_p2[22]),
        .O(\current_rate_1[0]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \current_rate_1[0]_i_21 
       (.I0(add_ln62_6_fu_1407_p2[21]),
        .I1(add_ln62_6_fu_1407_p2[20]),
        .O(\current_rate_1[0]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \current_rate_1[0]_i_22 
       (.I0(add_ln62_6_fu_1407_p2[18]),
        .I1(add_ln62_6_fu_1407_p2[19]),
        .O(\current_rate_1[0]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \current_rate_1[0]_i_23 
       (.I0(add_ln62_6_fu_1407_p2[17]),
        .I1(add_ln62_6_fu_1407_p2[16]),
        .O(\current_rate_1[0]_i_23_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \current_rate_1[0]_i_5 
       (.I0(current_rate_1_reg[0]),
        .O(\current_rate_1[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \current_rate_1[0]_i_7 
       (.I0(add_ln62_6_fu_1407_p2[30]),
        .I1(add_ln62_6_fu_1407_p2[31]),
        .O(\current_rate_1[0]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \current_rate_1[0]_i_8 
       (.I0(add_ln62_6_fu_1407_p2[28]),
        .I1(add_ln62_6_fu_1407_p2[29]),
        .O(\current_rate_1[0]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \current_rate_1[0]_i_9 
       (.I0(add_ln62_6_fu_1407_p2[26]),
        .I1(add_ln62_6_fu_1407_p2[27]),
        .O(\current_rate_1[0]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_1_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_1122),
        .D(\current_rate_1_reg[0]_i_3_n_7 ),
        .Q(current_rate_1_reg[0]),
        .R(current_rate_1));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_1_reg[0]_i_18 
       (.CI(\current_rate_1_reg[0]_i_27_n_0 ),
        .CO({\current_rate_1_reg[0]_i_18_n_0 ,\current_rate_1_reg[0]_i_18_n_1 ,\current_rate_1_reg[0]_i_18_n_2 ,\current_rate_1_reg[0]_i_18_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln62_6_fu_1407_p2[20:17]),
        .S(current_rate_1_reg[20:17]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_1_reg[0]_i_24 
       (.CI(\current_rate_1_reg[0]_i_25_n_0 ),
        .CO({\NLW_current_rate_1_reg[0]_i_24_CO_UNCONNECTED [3:2],\current_rate_1_reg[0]_i_24_n_2 ,\current_rate_1_reg[0]_i_24_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_current_rate_1_reg[0]_i_24_O_UNCONNECTED [3],add_ln62_6_fu_1407_p2[31:29]}),
        .S({1'b0,current_rate_1_reg[31:29]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_1_reg[0]_i_25 
       (.CI(\current_rate_1_reg[0]_i_26_n_0 ),
        .CO({\current_rate_1_reg[0]_i_25_n_0 ,\current_rate_1_reg[0]_i_25_n_1 ,\current_rate_1_reg[0]_i_25_n_2 ,\current_rate_1_reg[0]_i_25_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln62_6_fu_1407_p2[28:25]),
        .S(current_rate_1_reg[28:25]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_1_reg[0]_i_26 
       (.CI(\current_rate_1_reg[0]_i_18_n_0 ),
        .CO({\current_rate_1_reg[0]_i_26_n_0 ,\current_rate_1_reg[0]_i_26_n_1 ,\current_rate_1_reg[0]_i_26_n_2 ,\current_rate_1_reg[0]_i_26_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln62_6_fu_1407_p2[24:21]),
        .S(current_rate_1_reg[24:21]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_1_reg[0]_i_27 
       (.CI(\current_rate_1_reg[0]_i_28_n_0 ),
        .CO({\current_rate_1_reg[0]_i_27_n_0 ,\current_rate_1_reg[0]_i_27_n_1 ,\current_rate_1_reg[0]_i_27_n_2 ,\current_rate_1_reg[0]_i_27_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({add_ln62_6_fu_1407_p2[16:14],\NLW_current_rate_1_reg[0]_i_27_O_UNCONNECTED [0]}),
        .S(current_rate_1_reg[16:13]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_1_reg[0]_i_28 
       (.CI(\current_rate_1_reg[0]_i_29_n_0 ),
        .CO({\current_rate_1_reg[0]_i_28_n_0 ,\current_rate_1_reg[0]_i_28_n_1 ,\current_rate_1_reg[0]_i_28_n_2 ,\current_rate_1_reg[0]_i_28_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_current_rate_1_reg[0]_i_28_O_UNCONNECTED [3:0]),
        .S(current_rate_1_reg[12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_1_reg[0]_i_29 
       (.CI(\current_rate_1_reg[0]_i_30_n_0 ),
        .CO({\current_rate_1_reg[0]_i_29_n_0 ,\current_rate_1_reg[0]_i_29_n_1 ,\current_rate_1_reg[0]_i_29_n_2 ,\current_rate_1_reg[0]_i_29_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_current_rate_1_reg[0]_i_29_O_UNCONNECTED [3:0]),
        .S(current_rate_1_reg[8:5]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_1_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\current_rate_1_reg[0]_i_3_n_0 ,\current_rate_1_reg[0]_i_3_n_1 ,\current_rate_1_reg[0]_i_3_n_2 ,\current_rate_1_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\current_rate_1_reg[0]_i_3_n_4 ,\current_rate_1_reg[0]_i_3_n_5 ,\current_rate_1_reg[0]_i_3_n_6 ,\current_rate_1_reg[0]_i_3_n_7 }),
        .S({current_rate_1_reg[3:1],\current_rate_1[0]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_1_reg[0]_i_30 
       (.CI(1'b0),
        .CO({\current_rate_1_reg[0]_i_30_n_0 ,\current_rate_1_reg[0]_i_30_n_1 ,\current_rate_1_reg[0]_i_30_n_2 ,\current_rate_1_reg[0]_i_30_n_3 }),
        .CYINIT(current_rate_1_reg[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_current_rate_1_reg[0]_i_30_O_UNCONNECTED [3:0]),
        .S(current_rate_1_reg[4:1]));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \current_rate_1_reg[0]_i_4 
       (.CI(\current_rate_1_reg[0]_i_6_n_0 ),
        .CO({icmp_ln71_6_fu_1419_p2,\current_rate_1_reg[0]_i_4_n_1 ,\current_rate_1_reg[0]_i_4_n_2 ,\current_rate_1_reg[0]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\current_rate_1[0]_i_7_n_0 ,\current_rate_1[0]_i_8_n_0 ,\current_rate_1[0]_i_9_n_0 ,\current_rate_1[0]_i_10_n_0 }),
        .O(\NLW_current_rate_1_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({\current_rate_1[0]_i_11_n_0 ,\current_rate_1[0]_i_12_n_0 ,\current_rate_1[0]_i_13_n_0 ,\current_rate_1[0]_i_14_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \current_rate_1_reg[0]_i_6 
       (.CI(1'b0),
        .CO({\current_rate_1_reg[0]_i_6_n_0 ,\current_rate_1_reg[0]_i_6_n_1 ,\current_rate_1_reg[0]_i_6_n_2 ,\current_rate_1_reg[0]_i_6_n_3 }),
        .CYINIT(\current_rate_1[0]_i_15_n_0 ),
        .DI({\current_rate_1[0]_i_16_n_0 ,\current_rate_1[0]_i_17_n_0 ,add_ln62_6_fu_1407_p2[19],\current_rate_1[0]_i_19_n_0 }),
        .O(\NLW_current_rate_1_reg[0]_i_6_O_UNCONNECTED [3:0]),
        .S({\current_rate_1[0]_i_20_n_0 ,\current_rate_1[0]_i_21_n_0 ,\current_rate_1[0]_i_22_n_0 ,\current_rate_1[0]_i_23_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_1_reg[10] 
       (.C(ap_clk),
        .CE(ap_condition_1122),
        .D(\current_rate_1_reg[8]_i_1_n_5 ),
        .Q(current_rate_1_reg[10]),
        .R(current_rate_1));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_1_reg[11] 
       (.C(ap_clk),
        .CE(ap_condition_1122),
        .D(\current_rate_1_reg[8]_i_1_n_4 ),
        .Q(current_rate_1_reg[11]),
        .R(current_rate_1));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_1_reg[12] 
       (.C(ap_clk),
        .CE(ap_condition_1122),
        .D(\current_rate_1_reg[12]_i_1_n_7 ),
        .Q(current_rate_1_reg[12]),
        .R(current_rate_1));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_1_reg[12]_i_1 
       (.CI(\current_rate_1_reg[8]_i_1_n_0 ),
        .CO({\current_rate_1_reg[12]_i_1_n_0 ,\current_rate_1_reg[12]_i_1_n_1 ,\current_rate_1_reg[12]_i_1_n_2 ,\current_rate_1_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_1_reg[12]_i_1_n_4 ,\current_rate_1_reg[12]_i_1_n_5 ,\current_rate_1_reg[12]_i_1_n_6 ,\current_rate_1_reg[12]_i_1_n_7 }),
        .S(current_rate_1_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_1_reg[13] 
       (.C(ap_clk),
        .CE(ap_condition_1122),
        .D(\current_rate_1_reg[12]_i_1_n_6 ),
        .Q(current_rate_1_reg[13]),
        .R(current_rate_1));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_1_reg[14] 
       (.C(ap_clk),
        .CE(ap_condition_1122),
        .D(\current_rate_1_reg[12]_i_1_n_5 ),
        .Q(current_rate_1_reg[14]),
        .R(current_rate_1));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_1_reg[15] 
       (.C(ap_clk),
        .CE(ap_condition_1122),
        .D(\current_rate_1_reg[12]_i_1_n_4 ),
        .Q(current_rate_1_reg[15]),
        .R(current_rate_1));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_1_reg[16] 
       (.C(ap_clk),
        .CE(ap_condition_1122),
        .D(\current_rate_1_reg[16]_i_1_n_7 ),
        .Q(current_rate_1_reg[16]),
        .R(current_rate_1));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_1_reg[16]_i_1 
       (.CI(\current_rate_1_reg[12]_i_1_n_0 ),
        .CO({\current_rate_1_reg[16]_i_1_n_0 ,\current_rate_1_reg[16]_i_1_n_1 ,\current_rate_1_reg[16]_i_1_n_2 ,\current_rate_1_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_1_reg[16]_i_1_n_4 ,\current_rate_1_reg[16]_i_1_n_5 ,\current_rate_1_reg[16]_i_1_n_6 ,\current_rate_1_reg[16]_i_1_n_7 }),
        .S(current_rate_1_reg[19:16]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_1_reg[17] 
       (.C(ap_clk),
        .CE(ap_condition_1122),
        .D(\current_rate_1_reg[16]_i_1_n_6 ),
        .Q(current_rate_1_reg[17]),
        .R(current_rate_1));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_1_reg[18] 
       (.C(ap_clk),
        .CE(ap_condition_1122),
        .D(\current_rate_1_reg[16]_i_1_n_5 ),
        .Q(current_rate_1_reg[18]),
        .R(current_rate_1));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_1_reg[19] 
       (.C(ap_clk),
        .CE(ap_condition_1122),
        .D(\current_rate_1_reg[16]_i_1_n_4 ),
        .Q(current_rate_1_reg[19]),
        .R(current_rate_1));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_1_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_1122),
        .D(\current_rate_1_reg[0]_i_3_n_6 ),
        .Q(current_rate_1_reg[1]),
        .R(current_rate_1));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_1_reg[20] 
       (.C(ap_clk),
        .CE(ap_condition_1122),
        .D(\current_rate_1_reg[20]_i_1_n_7 ),
        .Q(current_rate_1_reg[20]),
        .R(current_rate_1));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_1_reg[20]_i_1 
       (.CI(\current_rate_1_reg[16]_i_1_n_0 ),
        .CO({\current_rate_1_reg[20]_i_1_n_0 ,\current_rate_1_reg[20]_i_1_n_1 ,\current_rate_1_reg[20]_i_1_n_2 ,\current_rate_1_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_1_reg[20]_i_1_n_4 ,\current_rate_1_reg[20]_i_1_n_5 ,\current_rate_1_reg[20]_i_1_n_6 ,\current_rate_1_reg[20]_i_1_n_7 }),
        .S(current_rate_1_reg[23:20]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_1_reg[21] 
       (.C(ap_clk),
        .CE(ap_condition_1122),
        .D(\current_rate_1_reg[20]_i_1_n_6 ),
        .Q(current_rate_1_reg[21]),
        .R(current_rate_1));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_1_reg[22] 
       (.C(ap_clk),
        .CE(ap_condition_1122),
        .D(\current_rate_1_reg[20]_i_1_n_5 ),
        .Q(current_rate_1_reg[22]),
        .R(current_rate_1));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_1_reg[23] 
       (.C(ap_clk),
        .CE(ap_condition_1122),
        .D(\current_rate_1_reg[20]_i_1_n_4 ),
        .Q(current_rate_1_reg[23]),
        .R(current_rate_1));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_1_reg[24] 
       (.C(ap_clk),
        .CE(ap_condition_1122),
        .D(\current_rate_1_reg[24]_i_1_n_7 ),
        .Q(current_rate_1_reg[24]),
        .R(current_rate_1));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_1_reg[24]_i_1 
       (.CI(\current_rate_1_reg[20]_i_1_n_0 ),
        .CO({\current_rate_1_reg[24]_i_1_n_0 ,\current_rate_1_reg[24]_i_1_n_1 ,\current_rate_1_reg[24]_i_1_n_2 ,\current_rate_1_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_1_reg[24]_i_1_n_4 ,\current_rate_1_reg[24]_i_1_n_5 ,\current_rate_1_reg[24]_i_1_n_6 ,\current_rate_1_reg[24]_i_1_n_7 }),
        .S(current_rate_1_reg[27:24]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_1_reg[25] 
       (.C(ap_clk),
        .CE(ap_condition_1122),
        .D(\current_rate_1_reg[24]_i_1_n_6 ),
        .Q(current_rate_1_reg[25]),
        .R(current_rate_1));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_1_reg[26] 
       (.C(ap_clk),
        .CE(ap_condition_1122),
        .D(\current_rate_1_reg[24]_i_1_n_5 ),
        .Q(current_rate_1_reg[26]),
        .R(current_rate_1));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_1_reg[27] 
       (.C(ap_clk),
        .CE(ap_condition_1122),
        .D(\current_rate_1_reg[24]_i_1_n_4 ),
        .Q(current_rate_1_reg[27]),
        .R(current_rate_1));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_1_reg[28] 
       (.C(ap_clk),
        .CE(ap_condition_1122),
        .D(\current_rate_1_reg[28]_i_1_n_7 ),
        .Q(current_rate_1_reg[28]),
        .R(current_rate_1));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_1_reg[28]_i_1 
       (.CI(\current_rate_1_reg[24]_i_1_n_0 ),
        .CO({\NLW_current_rate_1_reg[28]_i_1_CO_UNCONNECTED [3],\current_rate_1_reg[28]_i_1_n_1 ,\current_rate_1_reg[28]_i_1_n_2 ,\current_rate_1_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_1_reg[28]_i_1_n_4 ,\current_rate_1_reg[28]_i_1_n_5 ,\current_rate_1_reg[28]_i_1_n_6 ,\current_rate_1_reg[28]_i_1_n_7 }),
        .S(current_rate_1_reg[31:28]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_1_reg[29] 
       (.C(ap_clk),
        .CE(ap_condition_1122),
        .D(\current_rate_1_reg[28]_i_1_n_6 ),
        .Q(current_rate_1_reg[29]),
        .R(current_rate_1));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_1_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_1122),
        .D(\current_rate_1_reg[0]_i_3_n_5 ),
        .Q(current_rate_1_reg[2]),
        .R(current_rate_1));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_1_reg[30] 
       (.C(ap_clk),
        .CE(ap_condition_1122),
        .D(\current_rate_1_reg[28]_i_1_n_5 ),
        .Q(current_rate_1_reg[30]),
        .R(current_rate_1));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_1_reg[31] 
       (.C(ap_clk),
        .CE(ap_condition_1122),
        .D(\current_rate_1_reg[28]_i_1_n_4 ),
        .Q(current_rate_1_reg[31]),
        .R(current_rate_1));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_1_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_1122),
        .D(\current_rate_1_reg[0]_i_3_n_4 ),
        .Q(current_rate_1_reg[3]),
        .R(current_rate_1));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_1_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_1122),
        .D(\current_rate_1_reg[4]_i_1_n_7 ),
        .Q(current_rate_1_reg[4]),
        .R(current_rate_1));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_1_reg[4]_i_1 
       (.CI(\current_rate_1_reg[0]_i_3_n_0 ),
        .CO({\current_rate_1_reg[4]_i_1_n_0 ,\current_rate_1_reg[4]_i_1_n_1 ,\current_rate_1_reg[4]_i_1_n_2 ,\current_rate_1_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_1_reg[4]_i_1_n_4 ,\current_rate_1_reg[4]_i_1_n_5 ,\current_rate_1_reg[4]_i_1_n_6 ,\current_rate_1_reg[4]_i_1_n_7 }),
        .S(current_rate_1_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_1_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_1122),
        .D(\current_rate_1_reg[4]_i_1_n_6 ),
        .Q(current_rate_1_reg[5]),
        .R(current_rate_1));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_1_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_1122),
        .D(\current_rate_1_reg[4]_i_1_n_5 ),
        .Q(current_rate_1_reg[6]),
        .R(current_rate_1));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_1_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_1122),
        .D(\current_rate_1_reg[4]_i_1_n_4 ),
        .Q(current_rate_1_reg[7]),
        .R(current_rate_1));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_1_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_1122),
        .D(\current_rate_1_reg[8]_i_1_n_7 ),
        .Q(current_rate_1_reg[8]),
        .R(current_rate_1));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_1_reg[8]_i_1 
       (.CI(\current_rate_1_reg[4]_i_1_n_0 ),
        .CO({\current_rate_1_reg[8]_i_1_n_0 ,\current_rate_1_reg[8]_i_1_n_1 ,\current_rate_1_reg[8]_i_1_n_2 ,\current_rate_1_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_1_reg[8]_i_1_n_4 ,\current_rate_1_reg[8]_i_1_n_5 ,\current_rate_1_reg[8]_i_1_n_6 ,\current_rate_1_reg[8]_i_1_n_7 }),
        .S(current_rate_1_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_1_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_1122),
        .D(\current_rate_1_reg[8]_i_1_n_6 ),
        .Q(current_rate_1_reg[9]),
        .R(current_rate_1));
  LUT2 #(
    .INIT(4'hE)) 
    \current_rate_2[0]_i_10 
       (.I0(add_ln62_3_fu_1092_p2[24]),
        .I1(add_ln62_3_fu_1092_p2[25]),
        .O(\current_rate_2[0]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \current_rate_2[0]_i_11 
       (.I0(add_ln62_3_fu_1092_p2[31]),
        .I1(add_ln62_3_fu_1092_p2[30]),
        .O(\current_rate_2[0]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \current_rate_2[0]_i_12 
       (.I0(add_ln62_3_fu_1092_p2[29]),
        .I1(add_ln62_3_fu_1092_p2[28]),
        .O(\current_rate_2[0]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \current_rate_2[0]_i_13 
       (.I0(add_ln62_3_fu_1092_p2[27]),
        .I1(add_ln62_3_fu_1092_p2[26]),
        .O(\current_rate_2[0]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \current_rate_2[0]_i_14 
       (.I0(add_ln62_3_fu_1092_p2[25]),
        .I1(add_ln62_3_fu_1092_p2[24]),
        .O(\current_rate_2[0]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \current_rate_2[0]_i_15 
       (.I0(add_ln62_3_fu_1092_p2[15]),
        .I1(add_ln62_3_fu_1092_p2[14]),
        .O(\current_rate_2[0]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \current_rate_2[0]_i_16 
       (.I0(add_ln62_3_fu_1092_p2[22]),
        .I1(add_ln62_3_fu_1092_p2[23]),
        .O(\current_rate_2[0]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \current_rate_2[0]_i_17 
       (.I0(add_ln62_3_fu_1092_p2[20]),
        .I1(add_ln62_3_fu_1092_p2[21]),
        .O(\current_rate_2[0]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \current_rate_2[0]_i_19 
       (.I0(add_ln62_3_fu_1092_p2[16]),
        .I1(add_ln62_3_fu_1092_p2[17]),
        .O(\current_rate_2[0]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \current_rate_2[0]_i_20 
       (.I0(add_ln62_3_fu_1092_p2[23]),
        .I1(add_ln62_3_fu_1092_p2[22]),
        .O(\current_rate_2[0]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \current_rate_2[0]_i_21 
       (.I0(add_ln62_3_fu_1092_p2[21]),
        .I1(add_ln62_3_fu_1092_p2[20]),
        .O(\current_rate_2[0]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \current_rate_2[0]_i_22 
       (.I0(add_ln62_3_fu_1092_p2[18]),
        .I1(add_ln62_3_fu_1092_p2[19]),
        .O(\current_rate_2[0]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \current_rate_2[0]_i_23 
       (.I0(add_ln62_3_fu_1092_p2[17]),
        .I1(add_ln62_3_fu_1092_p2[16]),
        .O(\current_rate_2[0]_i_23_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \current_rate_2[0]_i_5 
       (.I0(current_rate_2_reg[0]),
        .O(\current_rate_2[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \current_rate_2[0]_i_7 
       (.I0(add_ln62_3_fu_1092_p2[30]),
        .I1(add_ln62_3_fu_1092_p2[31]),
        .O(\current_rate_2[0]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \current_rate_2[0]_i_8 
       (.I0(add_ln62_3_fu_1092_p2[28]),
        .I1(add_ln62_3_fu_1092_p2[29]),
        .O(\current_rate_2[0]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \current_rate_2[0]_i_9 
       (.I0(add_ln62_3_fu_1092_p2[26]),
        .I1(add_ln62_3_fu_1092_p2[27]),
        .O(\current_rate_2[0]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_2_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_1104),
        .D(\current_rate_2_reg[0]_i_3_n_7 ),
        .Q(current_rate_2_reg[0]),
        .R(current_rate_2));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_2_reg[0]_i_18 
       (.CI(\current_rate_2_reg[0]_i_27_n_0 ),
        .CO({\current_rate_2_reg[0]_i_18_n_0 ,\current_rate_2_reg[0]_i_18_n_1 ,\current_rate_2_reg[0]_i_18_n_2 ,\current_rate_2_reg[0]_i_18_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln62_3_fu_1092_p2[20:17]),
        .S(current_rate_2_reg[20:17]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_2_reg[0]_i_24 
       (.CI(\current_rate_2_reg[0]_i_25_n_0 ),
        .CO({\NLW_current_rate_2_reg[0]_i_24_CO_UNCONNECTED [3:2],\current_rate_2_reg[0]_i_24_n_2 ,\current_rate_2_reg[0]_i_24_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_current_rate_2_reg[0]_i_24_O_UNCONNECTED [3],add_ln62_3_fu_1092_p2[31:29]}),
        .S({1'b0,current_rate_2_reg[31:29]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_2_reg[0]_i_25 
       (.CI(\current_rate_2_reg[0]_i_26_n_0 ),
        .CO({\current_rate_2_reg[0]_i_25_n_0 ,\current_rate_2_reg[0]_i_25_n_1 ,\current_rate_2_reg[0]_i_25_n_2 ,\current_rate_2_reg[0]_i_25_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln62_3_fu_1092_p2[28:25]),
        .S(current_rate_2_reg[28:25]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_2_reg[0]_i_26 
       (.CI(\current_rate_2_reg[0]_i_18_n_0 ),
        .CO({\current_rate_2_reg[0]_i_26_n_0 ,\current_rate_2_reg[0]_i_26_n_1 ,\current_rate_2_reg[0]_i_26_n_2 ,\current_rate_2_reg[0]_i_26_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln62_3_fu_1092_p2[24:21]),
        .S(current_rate_2_reg[24:21]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_2_reg[0]_i_27 
       (.CI(\current_rate_2_reg[0]_i_28_n_0 ),
        .CO({\current_rate_2_reg[0]_i_27_n_0 ,\current_rate_2_reg[0]_i_27_n_1 ,\current_rate_2_reg[0]_i_27_n_2 ,\current_rate_2_reg[0]_i_27_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({add_ln62_3_fu_1092_p2[16:14],\NLW_current_rate_2_reg[0]_i_27_O_UNCONNECTED [0]}),
        .S(current_rate_2_reg[16:13]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_2_reg[0]_i_28 
       (.CI(\current_rate_2_reg[0]_i_29_n_0 ),
        .CO({\current_rate_2_reg[0]_i_28_n_0 ,\current_rate_2_reg[0]_i_28_n_1 ,\current_rate_2_reg[0]_i_28_n_2 ,\current_rate_2_reg[0]_i_28_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_current_rate_2_reg[0]_i_28_O_UNCONNECTED [3:0]),
        .S(current_rate_2_reg[12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_2_reg[0]_i_29 
       (.CI(\current_rate_2_reg[0]_i_30_n_0 ),
        .CO({\current_rate_2_reg[0]_i_29_n_0 ,\current_rate_2_reg[0]_i_29_n_1 ,\current_rate_2_reg[0]_i_29_n_2 ,\current_rate_2_reg[0]_i_29_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_current_rate_2_reg[0]_i_29_O_UNCONNECTED [3:0]),
        .S(current_rate_2_reg[8:5]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_2_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\current_rate_2_reg[0]_i_3_n_0 ,\current_rate_2_reg[0]_i_3_n_1 ,\current_rate_2_reg[0]_i_3_n_2 ,\current_rate_2_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\current_rate_2_reg[0]_i_3_n_4 ,\current_rate_2_reg[0]_i_3_n_5 ,\current_rate_2_reg[0]_i_3_n_6 ,\current_rate_2_reg[0]_i_3_n_7 }),
        .S({current_rate_2_reg[3:1],\current_rate_2[0]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_2_reg[0]_i_30 
       (.CI(1'b0),
        .CO({\current_rate_2_reg[0]_i_30_n_0 ,\current_rate_2_reg[0]_i_30_n_1 ,\current_rate_2_reg[0]_i_30_n_2 ,\current_rate_2_reg[0]_i_30_n_3 }),
        .CYINIT(current_rate_2_reg[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_current_rate_2_reg[0]_i_30_O_UNCONNECTED [3:0]),
        .S(current_rate_2_reg[4:1]));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \current_rate_2_reg[0]_i_4 
       (.CI(\current_rate_2_reg[0]_i_6_n_0 ),
        .CO({icmp_ln71_3_fu_1104_p2,\current_rate_2_reg[0]_i_4_n_1 ,\current_rate_2_reg[0]_i_4_n_2 ,\current_rate_2_reg[0]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\current_rate_2[0]_i_7_n_0 ,\current_rate_2[0]_i_8_n_0 ,\current_rate_2[0]_i_9_n_0 ,\current_rate_2[0]_i_10_n_0 }),
        .O(\NLW_current_rate_2_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({\current_rate_2[0]_i_11_n_0 ,\current_rate_2[0]_i_12_n_0 ,\current_rate_2[0]_i_13_n_0 ,\current_rate_2[0]_i_14_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \current_rate_2_reg[0]_i_6 
       (.CI(1'b0),
        .CO({\current_rate_2_reg[0]_i_6_n_0 ,\current_rate_2_reg[0]_i_6_n_1 ,\current_rate_2_reg[0]_i_6_n_2 ,\current_rate_2_reg[0]_i_6_n_3 }),
        .CYINIT(\current_rate_2[0]_i_15_n_0 ),
        .DI({\current_rate_2[0]_i_16_n_0 ,\current_rate_2[0]_i_17_n_0 ,add_ln62_3_fu_1092_p2[19],\current_rate_2[0]_i_19_n_0 }),
        .O(\NLW_current_rate_2_reg[0]_i_6_O_UNCONNECTED [3:0]),
        .S({\current_rate_2[0]_i_20_n_0 ,\current_rate_2[0]_i_21_n_0 ,\current_rate_2[0]_i_22_n_0 ,\current_rate_2[0]_i_23_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_2_reg[10] 
       (.C(ap_clk),
        .CE(ap_condition_1104),
        .D(\current_rate_2_reg[8]_i_1_n_5 ),
        .Q(current_rate_2_reg[10]),
        .R(current_rate_2));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_2_reg[11] 
       (.C(ap_clk),
        .CE(ap_condition_1104),
        .D(\current_rate_2_reg[8]_i_1_n_4 ),
        .Q(current_rate_2_reg[11]),
        .R(current_rate_2));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_2_reg[12] 
       (.C(ap_clk),
        .CE(ap_condition_1104),
        .D(\current_rate_2_reg[12]_i_1_n_7 ),
        .Q(current_rate_2_reg[12]),
        .R(current_rate_2));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_2_reg[12]_i_1 
       (.CI(\current_rate_2_reg[8]_i_1_n_0 ),
        .CO({\current_rate_2_reg[12]_i_1_n_0 ,\current_rate_2_reg[12]_i_1_n_1 ,\current_rate_2_reg[12]_i_1_n_2 ,\current_rate_2_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_2_reg[12]_i_1_n_4 ,\current_rate_2_reg[12]_i_1_n_5 ,\current_rate_2_reg[12]_i_1_n_6 ,\current_rate_2_reg[12]_i_1_n_7 }),
        .S(current_rate_2_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_2_reg[13] 
       (.C(ap_clk),
        .CE(ap_condition_1104),
        .D(\current_rate_2_reg[12]_i_1_n_6 ),
        .Q(current_rate_2_reg[13]),
        .R(current_rate_2));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_2_reg[14] 
       (.C(ap_clk),
        .CE(ap_condition_1104),
        .D(\current_rate_2_reg[12]_i_1_n_5 ),
        .Q(current_rate_2_reg[14]),
        .R(current_rate_2));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_2_reg[15] 
       (.C(ap_clk),
        .CE(ap_condition_1104),
        .D(\current_rate_2_reg[12]_i_1_n_4 ),
        .Q(current_rate_2_reg[15]),
        .R(current_rate_2));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_2_reg[16] 
       (.C(ap_clk),
        .CE(ap_condition_1104),
        .D(\current_rate_2_reg[16]_i_1_n_7 ),
        .Q(current_rate_2_reg[16]),
        .R(current_rate_2));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_2_reg[16]_i_1 
       (.CI(\current_rate_2_reg[12]_i_1_n_0 ),
        .CO({\current_rate_2_reg[16]_i_1_n_0 ,\current_rate_2_reg[16]_i_1_n_1 ,\current_rate_2_reg[16]_i_1_n_2 ,\current_rate_2_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_2_reg[16]_i_1_n_4 ,\current_rate_2_reg[16]_i_1_n_5 ,\current_rate_2_reg[16]_i_1_n_6 ,\current_rate_2_reg[16]_i_1_n_7 }),
        .S(current_rate_2_reg[19:16]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_2_reg[17] 
       (.C(ap_clk),
        .CE(ap_condition_1104),
        .D(\current_rate_2_reg[16]_i_1_n_6 ),
        .Q(current_rate_2_reg[17]),
        .R(current_rate_2));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_2_reg[18] 
       (.C(ap_clk),
        .CE(ap_condition_1104),
        .D(\current_rate_2_reg[16]_i_1_n_5 ),
        .Q(current_rate_2_reg[18]),
        .R(current_rate_2));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_2_reg[19] 
       (.C(ap_clk),
        .CE(ap_condition_1104),
        .D(\current_rate_2_reg[16]_i_1_n_4 ),
        .Q(current_rate_2_reg[19]),
        .R(current_rate_2));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_2_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_1104),
        .D(\current_rate_2_reg[0]_i_3_n_6 ),
        .Q(current_rate_2_reg[1]),
        .R(current_rate_2));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_2_reg[20] 
       (.C(ap_clk),
        .CE(ap_condition_1104),
        .D(\current_rate_2_reg[20]_i_1_n_7 ),
        .Q(current_rate_2_reg[20]),
        .R(current_rate_2));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_2_reg[20]_i_1 
       (.CI(\current_rate_2_reg[16]_i_1_n_0 ),
        .CO({\current_rate_2_reg[20]_i_1_n_0 ,\current_rate_2_reg[20]_i_1_n_1 ,\current_rate_2_reg[20]_i_1_n_2 ,\current_rate_2_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_2_reg[20]_i_1_n_4 ,\current_rate_2_reg[20]_i_1_n_5 ,\current_rate_2_reg[20]_i_1_n_6 ,\current_rate_2_reg[20]_i_1_n_7 }),
        .S(current_rate_2_reg[23:20]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_2_reg[21] 
       (.C(ap_clk),
        .CE(ap_condition_1104),
        .D(\current_rate_2_reg[20]_i_1_n_6 ),
        .Q(current_rate_2_reg[21]),
        .R(current_rate_2));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_2_reg[22] 
       (.C(ap_clk),
        .CE(ap_condition_1104),
        .D(\current_rate_2_reg[20]_i_1_n_5 ),
        .Q(current_rate_2_reg[22]),
        .R(current_rate_2));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_2_reg[23] 
       (.C(ap_clk),
        .CE(ap_condition_1104),
        .D(\current_rate_2_reg[20]_i_1_n_4 ),
        .Q(current_rate_2_reg[23]),
        .R(current_rate_2));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_2_reg[24] 
       (.C(ap_clk),
        .CE(ap_condition_1104),
        .D(\current_rate_2_reg[24]_i_1_n_7 ),
        .Q(current_rate_2_reg[24]),
        .R(current_rate_2));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_2_reg[24]_i_1 
       (.CI(\current_rate_2_reg[20]_i_1_n_0 ),
        .CO({\current_rate_2_reg[24]_i_1_n_0 ,\current_rate_2_reg[24]_i_1_n_1 ,\current_rate_2_reg[24]_i_1_n_2 ,\current_rate_2_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_2_reg[24]_i_1_n_4 ,\current_rate_2_reg[24]_i_1_n_5 ,\current_rate_2_reg[24]_i_1_n_6 ,\current_rate_2_reg[24]_i_1_n_7 }),
        .S(current_rate_2_reg[27:24]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_2_reg[25] 
       (.C(ap_clk),
        .CE(ap_condition_1104),
        .D(\current_rate_2_reg[24]_i_1_n_6 ),
        .Q(current_rate_2_reg[25]),
        .R(current_rate_2));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_2_reg[26] 
       (.C(ap_clk),
        .CE(ap_condition_1104),
        .D(\current_rate_2_reg[24]_i_1_n_5 ),
        .Q(current_rate_2_reg[26]),
        .R(current_rate_2));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_2_reg[27] 
       (.C(ap_clk),
        .CE(ap_condition_1104),
        .D(\current_rate_2_reg[24]_i_1_n_4 ),
        .Q(current_rate_2_reg[27]),
        .R(current_rate_2));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_2_reg[28] 
       (.C(ap_clk),
        .CE(ap_condition_1104),
        .D(\current_rate_2_reg[28]_i_1_n_7 ),
        .Q(current_rate_2_reg[28]),
        .R(current_rate_2));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_2_reg[28]_i_1 
       (.CI(\current_rate_2_reg[24]_i_1_n_0 ),
        .CO({\NLW_current_rate_2_reg[28]_i_1_CO_UNCONNECTED [3],\current_rate_2_reg[28]_i_1_n_1 ,\current_rate_2_reg[28]_i_1_n_2 ,\current_rate_2_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_2_reg[28]_i_1_n_4 ,\current_rate_2_reg[28]_i_1_n_5 ,\current_rate_2_reg[28]_i_1_n_6 ,\current_rate_2_reg[28]_i_1_n_7 }),
        .S(current_rate_2_reg[31:28]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_2_reg[29] 
       (.C(ap_clk),
        .CE(ap_condition_1104),
        .D(\current_rate_2_reg[28]_i_1_n_6 ),
        .Q(current_rate_2_reg[29]),
        .R(current_rate_2));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_2_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_1104),
        .D(\current_rate_2_reg[0]_i_3_n_5 ),
        .Q(current_rate_2_reg[2]),
        .R(current_rate_2));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_2_reg[30] 
       (.C(ap_clk),
        .CE(ap_condition_1104),
        .D(\current_rate_2_reg[28]_i_1_n_5 ),
        .Q(current_rate_2_reg[30]),
        .R(current_rate_2));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_2_reg[31] 
       (.C(ap_clk),
        .CE(ap_condition_1104),
        .D(\current_rate_2_reg[28]_i_1_n_4 ),
        .Q(current_rate_2_reg[31]),
        .R(current_rate_2));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_2_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_1104),
        .D(\current_rate_2_reg[0]_i_3_n_4 ),
        .Q(current_rate_2_reg[3]),
        .R(current_rate_2));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_2_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_1104),
        .D(\current_rate_2_reg[4]_i_1_n_7 ),
        .Q(current_rate_2_reg[4]),
        .R(current_rate_2));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_2_reg[4]_i_1 
       (.CI(\current_rate_2_reg[0]_i_3_n_0 ),
        .CO({\current_rate_2_reg[4]_i_1_n_0 ,\current_rate_2_reg[4]_i_1_n_1 ,\current_rate_2_reg[4]_i_1_n_2 ,\current_rate_2_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_2_reg[4]_i_1_n_4 ,\current_rate_2_reg[4]_i_1_n_5 ,\current_rate_2_reg[4]_i_1_n_6 ,\current_rate_2_reg[4]_i_1_n_7 }),
        .S(current_rate_2_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_2_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_1104),
        .D(\current_rate_2_reg[4]_i_1_n_6 ),
        .Q(current_rate_2_reg[5]),
        .R(current_rate_2));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_2_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_1104),
        .D(\current_rate_2_reg[4]_i_1_n_5 ),
        .Q(current_rate_2_reg[6]),
        .R(current_rate_2));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_2_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_1104),
        .D(\current_rate_2_reg[4]_i_1_n_4 ),
        .Q(current_rate_2_reg[7]),
        .R(current_rate_2));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_2_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_1104),
        .D(\current_rate_2_reg[8]_i_1_n_7 ),
        .Q(current_rate_2_reg[8]),
        .R(current_rate_2));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_2_reg[8]_i_1 
       (.CI(\current_rate_2_reg[4]_i_1_n_0 ),
        .CO({\current_rate_2_reg[8]_i_1_n_0 ,\current_rate_2_reg[8]_i_1_n_1 ,\current_rate_2_reg[8]_i_1_n_2 ,\current_rate_2_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_2_reg[8]_i_1_n_4 ,\current_rate_2_reg[8]_i_1_n_5 ,\current_rate_2_reg[8]_i_1_n_6 ,\current_rate_2_reg[8]_i_1_n_7 }),
        .S(current_rate_2_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_2_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_1104),
        .D(\current_rate_2_reg[8]_i_1_n_6 ),
        .Q(current_rate_2_reg[9]),
        .R(current_rate_2));
  LUT2 #(
    .INIT(4'hE)) 
    \current_rate_3[0]_i_10 
       (.I0(add_ln62_5_fu_1302_p2[24]),
        .I1(add_ln62_5_fu_1302_p2[25]),
        .O(\current_rate_3[0]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \current_rate_3[0]_i_11 
       (.I0(add_ln62_5_fu_1302_p2[31]),
        .I1(add_ln62_5_fu_1302_p2[30]),
        .O(\current_rate_3[0]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \current_rate_3[0]_i_12 
       (.I0(add_ln62_5_fu_1302_p2[29]),
        .I1(add_ln62_5_fu_1302_p2[28]),
        .O(\current_rate_3[0]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \current_rate_3[0]_i_13 
       (.I0(add_ln62_5_fu_1302_p2[27]),
        .I1(add_ln62_5_fu_1302_p2[26]),
        .O(\current_rate_3[0]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \current_rate_3[0]_i_14 
       (.I0(add_ln62_5_fu_1302_p2[25]),
        .I1(add_ln62_5_fu_1302_p2[24]),
        .O(\current_rate_3[0]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \current_rate_3[0]_i_15 
       (.I0(add_ln62_5_fu_1302_p2[15]),
        .I1(add_ln62_5_fu_1302_p2[14]),
        .O(\current_rate_3[0]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \current_rate_3[0]_i_16 
       (.I0(add_ln62_5_fu_1302_p2[22]),
        .I1(add_ln62_5_fu_1302_p2[23]),
        .O(\current_rate_3[0]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \current_rate_3[0]_i_17 
       (.I0(add_ln62_5_fu_1302_p2[20]),
        .I1(add_ln62_5_fu_1302_p2[21]),
        .O(\current_rate_3[0]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \current_rate_3[0]_i_19 
       (.I0(add_ln62_5_fu_1302_p2[16]),
        .I1(add_ln62_5_fu_1302_p2[17]),
        .O(\current_rate_3[0]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \current_rate_3[0]_i_20 
       (.I0(add_ln62_5_fu_1302_p2[23]),
        .I1(add_ln62_5_fu_1302_p2[22]),
        .O(\current_rate_3[0]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \current_rate_3[0]_i_21 
       (.I0(add_ln62_5_fu_1302_p2[21]),
        .I1(add_ln62_5_fu_1302_p2[20]),
        .O(\current_rate_3[0]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \current_rate_3[0]_i_22 
       (.I0(add_ln62_5_fu_1302_p2[18]),
        .I1(add_ln62_5_fu_1302_p2[19]),
        .O(\current_rate_3[0]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \current_rate_3[0]_i_23 
       (.I0(add_ln62_5_fu_1302_p2[17]),
        .I1(add_ln62_5_fu_1302_p2[16]),
        .O(\current_rate_3[0]_i_23_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \current_rate_3[0]_i_5 
       (.I0(current_rate_3_reg[0]),
        .O(\current_rate_3[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \current_rate_3[0]_i_7 
       (.I0(add_ln62_5_fu_1302_p2[30]),
        .I1(add_ln62_5_fu_1302_p2[31]),
        .O(\current_rate_3[0]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \current_rate_3[0]_i_8 
       (.I0(add_ln62_5_fu_1302_p2[28]),
        .I1(add_ln62_5_fu_1302_p2[29]),
        .O(\current_rate_3[0]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \current_rate_3[0]_i_9 
       (.I0(add_ln62_5_fu_1302_p2[26]),
        .I1(add_ln62_5_fu_1302_p2[27]),
        .O(\current_rate_3[0]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_3_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_1116),
        .D(\current_rate_3_reg[0]_i_3_n_7 ),
        .Q(current_rate_3_reg[0]),
        .R(current_rate_3));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_3_reg[0]_i_18 
       (.CI(\current_rate_3_reg[0]_i_27_n_0 ),
        .CO({\current_rate_3_reg[0]_i_18_n_0 ,\current_rate_3_reg[0]_i_18_n_1 ,\current_rate_3_reg[0]_i_18_n_2 ,\current_rate_3_reg[0]_i_18_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln62_5_fu_1302_p2[20:17]),
        .S(current_rate_3_reg[20:17]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_3_reg[0]_i_24 
       (.CI(\current_rate_3_reg[0]_i_25_n_0 ),
        .CO({\NLW_current_rate_3_reg[0]_i_24_CO_UNCONNECTED [3:2],\current_rate_3_reg[0]_i_24_n_2 ,\current_rate_3_reg[0]_i_24_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_current_rate_3_reg[0]_i_24_O_UNCONNECTED [3],add_ln62_5_fu_1302_p2[31:29]}),
        .S({1'b0,current_rate_3_reg[31:29]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_3_reg[0]_i_25 
       (.CI(\current_rate_3_reg[0]_i_26_n_0 ),
        .CO({\current_rate_3_reg[0]_i_25_n_0 ,\current_rate_3_reg[0]_i_25_n_1 ,\current_rate_3_reg[0]_i_25_n_2 ,\current_rate_3_reg[0]_i_25_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln62_5_fu_1302_p2[28:25]),
        .S(current_rate_3_reg[28:25]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_3_reg[0]_i_26 
       (.CI(\current_rate_3_reg[0]_i_18_n_0 ),
        .CO({\current_rate_3_reg[0]_i_26_n_0 ,\current_rate_3_reg[0]_i_26_n_1 ,\current_rate_3_reg[0]_i_26_n_2 ,\current_rate_3_reg[0]_i_26_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln62_5_fu_1302_p2[24:21]),
        .S(current_rate_3_reg[24:21]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_3_reg[0]_i_27 
       (.CI(\current_rate_3_reg[0]_i_28_n_0 ),
        .CO({\current_rate_3_reg[0]_i_27_n_0 ,\current_rate_3_reg[0]_i_27_n_1 ,\current_rate_3_reg[0]_i_27_n_2 ,\current_rate_3_reg[0]_i_27_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({add_ln62_5_fu_1302_p2[16:14],\NLW_current_rate_3_reg[0]_i_27_O_UNCONNECTED [0]}),
        .S(current_rate_3_reg[16:13]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_3_reg[0]_i_28 
       (.CI(\current_rate_3_reg[0]_i_29_n_0 ),
        .CO({\current_rate_3_reg[0]_i_28_n_0 ,\current_rate_3_reg[0]_i_28_n_1 ,\current_rate_3_reg[0]_i_28_n_2 ,\current_rate_3_reg[0]_i_28_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_current_rate_3_reg[0]_i_28_O_UNCONNECTED [3:0]),
        .S(current_rate_3_reg[12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_3_reg[0]_i_29 
       (.CI(\current_rate_3_reg[0]_i_30_n_0 ),
        .CO({\current_rate_3_reg[0]_i_29_n_0 ,\current_rate_3_reg[0]_i_29_n_1 ,\current_rate_3_reg[0]_i_29_n_2 ,\current_rate_3_reg[0]_i_29_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_current_rate_3_reg[0]_i_29_O_UNCONNECTED [3:0]),
        .S(current_rate_3_reg[8:5]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_3_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\current_rate_3_reg[0]_i_3_n_0 ,\current_rate_3_reg[0]_i_3_n_1 ,\current_rate_3_reg[0]_i_3_n_2 ,\current_rate_3_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\current_rate_3_reg[0]_i_3_n_4 ,\current_rate_3_reg[0]_i_3_n_5 ,\current_rate_3_reg[0]_i_3_n_6 ,\current_rate_3_reg[0]_i_3_n_7 }),
        .S({current_rate_3_reg[3:1],\current_rate_3[0]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_3_reg[0]_i_30 
       (.CI(1'b0),
        .CO({\current_rate_3_reg[0]_i_30_n_0 ,\current_rate_3_reg[0]_i_30_n_1 ,\current_rate_3_reg[0]_i_30_n_2 ,\current_rate_3_reg[0]_i_30_n_3 }),
        .CYINIT(current_rate_3_reg[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_current_rate_3_reg[0]_i_30_O_UNCONNECTED [3:0]),
        .S(current_rate_3_reg[4:1]));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \current_rate_3_reg[0]_i_4 
       (.CI(\current_rate_3_reg[0]_i_6_n_0 ),
        .CO({icmp_ln71_5_fu_1314_p2,\current_rate_3_reg[0]_i_4_n_1 ,\current_rate_3_reg[0]_i_4_n_2 ,\current_rate_3_reg[0]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\current_rate_3[0]_i_7_n_0 ,\current_rate_3[0]_i_8_n_0 ,\current_rate_3[0]_i_9_n_0 ,\current_rate_3[0]_i_10_n_0 }),
        .O(\NLW_current_rate_3_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({\current_rate_3[0]_i_11_n_0 ,\current_rate_3[0]_i_12_n_0 ,\current_rate_3[0]_i_13_n_0 ,\current_rate_3[0]_i_14_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \current_rate_3_reg[0]_i_6 
       (.CI(1'b0),
        .CO({\current_rate_3_reg[0]_i_6_n_0 ,\current_rate_3_reg[0]_i_6_n_1 ,\current_rate_3_reg[0]_i_6_n_2 ,\current_rate_3_reg[0]_i_6_n_3 }),
        .CYINIT(\current_rate_3[0]_i_15_n_0 ),
        .DI({\current_rate_3[0]_i_16_n_0 ,\current_rate_3[0]_i_17_n_0 ,add_ln62_5_fu_1302_p2[19],\current_rate_3[0]_i_19_n_0 }),
        .O(\NLW_current_rate_3_reg[0]_i_6_O_UNCONNECTED [3:0]),
        .S({\current_rate_3[0]_i_20_n_0 ,\current_rate_3[0]_i_21_n_0 ,\current_rate_3[0]_i_22_n_0 ,\current_rate_3[0]_i_23_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_3_reg[10] 
       (.C(ap_clk),
        .CE(ap_condition_1116),
        .D(\current_rate_3_reg[8]_i_1_n_5 ),
        .Q(current_rate_3_reg[10]),
        .R(current_rate_3));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_3_reg[11] 
       (.C(ap_clk),
        .CE(ap_condition_1116),
        .D(\current_rate_3_reg[8]_i_1_n_4 ),
        .Q(current_rate_3_reg[11]),
        .R(current_rate_3));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_3_reg[12] 
       (.C(ap_clk),
        .CE(ap_condition_1116),
        .D(\current_rate_3_reg[12]_i_1_n_7 ),
        .Q(current_rate_3_reg[12]),
        .R(current_rate_3));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_3_reg[12]_i_1 
       (.CI(\current_rate_3_reg[8]_i_1_n_0 ),
        .CO({\current_rate_3_reg[12]_i_1_n_0 ,\current_rate_3_reg[12]_i_1_n_1 ,\current_rate_3_reg[12]_i_1_n_2 ,\current_rate_3_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_3_reg[12]_i_1_n_4 ,\current_rate_3_reg[12]_i_1_n_5 ,\current_rate_3_reg[12]_i_1_n_6 ,\current_rate_3_reg[12]_i_1_n_7 }),
        .S(current_rate_3_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_3_reg[13] 
       (.C(ap_clk),
        .CE(ap_condition_1116),
        .D(\current_rate_3_reg[12]_i_1_n_6 ),
        .Q(current_rate_3_reg[13]),
        .R(current_rate_3));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_3_reg[14] 
       (.C(ap_clk),
        .CE(ap_condition_1116),
        .D(\current_rate_3_reg[12]_i_1_n_5 ),
        .Q(current_rate_3_reg[14]),
        .R(current_rate_3));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_3_reg[15] 
       (.C(ap_clk),
        .CE(ap_condition_1116),
        .D(\current_rate_3_reg[12]_i_1_n_4 ),
        .Q(current_rate_3_reg[15]),
        .R(current_rate_3));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_3_reg[16] 
       (.C(ap_clk),
        .CE(ap_condition_1116),
        .D(\current_rate_3_reg[16]_i_1_n_7 ),
        .Q(current_rate_3_reg[16]),
        .R(current_rate_3));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_3_reg[16]_i_1 
       (.CI(\current_rate_3_reg[12]_i_1_n_0 ),
        .CO({\current_rate_3_reg[16]_i_1_n_0 ,\current_rate_3_reg[16]_i_1_n_1 ,\current_rate_3_reg[16]_i_1_n_2 ,\current_rate_3_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_3_reg[16]_i_1_n_4 ,\current_rate_3_reg[16]_i_1_n_5 ,\current_rate_3_reg[16]_i_1_n_6 ,\current_rate_3_reg[16]_i_1_n_7 }),
        .S(current_rate_3_reg[19:16]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_3_reg[17] 
       (.C(ap_clk),
        .CE(ap_condition_1116),
        .D(\current_rate_3_reg[16]_i_1_n_6 ),
        .Q(current_rate_3_reg[17]),
        .R(current_rate_3));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_3_reg[18] 
       (.C(ap_clk),
        .CE(ap_condition_1116),
        .D(\current_rate_3_reg[16]_i_1_n_5 ),
        .Q(current_rate_3_reg[18]),
        .R(current_rate_3));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_3_reg[19] 
       (.C(ap_clk),
        .CE(ap_condition_1116),
        .D(\current_rate_3_reg[16]_i_1_n_4 ),
        .Q(current_rate_3_reg[19]),
        .R(current_rate_3));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_3_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_1116),
        .D(\current_rate_3_reg[0]_i_3_n_6 ),
        .Q(current_rate_3_reg[1]),
        .R(current_rate_3));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_3_reg[20] 
       (.C(ap_clk),
        .CE(ap_condition_1116),
        .D(\current_rate_3_reg[20]_i_1_n_7 ),
        .Q(current_rate_3_reg[20]),
        .R(current_rate_3));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_3_reg[20]_i_1 
       (.CI(\current_rate_3_reg[16]_i_1_n_0 ),
        .CO({\current_rate_3_reg[20]_i_1_n_0 ,\current_rate_3_reg[20]_i_1_n_1 ,\current_rate_3_reg[20]_i_1_n_2 ,\current_rate_3_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_3_reg[20]_i_1_n_4 ,\current_rate_3_reg[20]_i_1_n_5 ,\current_rate_3_reg[20]_i_1_n_6 ,\current_rate_3_reg[20]_i_1_n_7 }),
        .S(current_rate_3_reg[23:20]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_3_reg[21] 
       (.C(ap_clk),
        .CE(ap_condition_1116),
        .D(\current_rate_3_reg[20]_i_1_n_6 ),
        .Q(current_rate_3_reg[21]),
        .R(current_rate_3));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_3_reg[22] 
       (.C(ap_clk),
        .CE(ap_condition_1116),
        .D(\current_rate_3_reg[20]_i_1_n_5 ),
        .Q(current_rate_3_reg[22]),
        .R(current_rate_3));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_3_reg[23] 
       (.C(ap_clk),
        .CE(ap_condition_1116),
        .D(\current_rate_3_reg[20]_i_1_n_4 ),
        .Q(current_rate_3_reg[23]),
        .R(current_rate_3));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_3_reg[24] 
       (.C(ap_clk),
        .CE(ap_condition_1116),
        .D(\current_rate_3_reg[24]_i_1_n_7 ),
        .Q(current_rate_3_reg[24]),
        .R(current_rate_3));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_3_reg[24]_i_1 
       (.CI(\current_rate_3_reg[20]_i_1_n_0 ),
        .CO({\current_rate_3_reg[24]_i_1_n_0 ,\current_rate_3_reg[24]_i_1_n_1 ,\current_rate_3_reg[24]_i_1_n_2 ,\current_rate_3_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_3_reg[24]_i_1_n_4 ,\current_rate_3_reg[24]_i_1_n_5 ,\current_rate_3_reg[24]_i_1_n_6 ,\current_rate_3_reg[24]_i_1_n_7 }),
        .S(current_rate_3_reg[27:24]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_3_reg[25] 
       (.C(ap_clk),
        .CE(ap_condition_1116),
        .D(\current_rate_3_reg[24]_i_1_n_6 ),
        .Q(current_rate_3_reg[25]),
        .R(current_rate_3));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_3_reg[26] 
       (.C(ap_clk),
        .CE(ap_condition_1116),
        .D(\current_rate_3_reg[24]_i_1_n_5 ),
        .Q(current_rate_3_reg[26]),
        .R(current_rate_3));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_3_reg[27] 
       (.C(ap_clk),
        .CE(ap_condition_1116),
        .D(\current_rate_3_reg[24]_i_1_n_4 ),
        .Q(current_rate_3_reg[27]),
        .R(current_rate_3));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_3_reg[28] 
       (.C(ap_clk),
        .CE(ap_condition_1116),
        .D(\current_rate_3_reg[28]_i_1_n_7 ),
        .Q(current_rate_3_reg[28]),
        .R(current_rate_3));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_3_reg[28]_i_1 
       (.CI(\current_rate_3_reg[24]_i_1_n_0 ),
        .CO({\NLW_current_rate_3_reg[28]_i_1_CO_UNCONNECTED [3],\current_rate_3_reg[28]_i_1_n_1 ,\current_rate_3_reg[28]_i_1_n_2 ,\current_rate_3_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_3_reg[28]_i_1_n_4 ,\current_rate_3_reg[28]_i_1_n_5 ,\current_rate_3_reg[28]_i_1_n_6 ,\current_rate_3_reg[28]_i_1_n_7 }),
        .S(current_rate_3_reg[31:28]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_3_reg[29] 
       (.C(ap_clk),
        .CE(ap_condition_1116),
        .D(\current_rate_3_reg[28]_i_1_n_6 ),
        .Q(current_rate_3_reg[29]),
        .R(current_rate_3));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_3_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_1116),
        .D(\current_rate_3_reg[0]_i_3_n_5 ),
        .Q(current_rate_3_reg[2]),
        .R(current_rate_3));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_3_reg[30] 
       (.C(ap_clk),
        .CE(ap_condition_1116),
        .D(\current_rate_3_reg[28]_i_1_n_5 ),
        .Q(current_rate_3_reg[30]),
        .R(current_rate_3));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_3_reg[31] 
       (.C(ap_clk),
        .CE(ap_condition_1116),
        .D(\current_rate_3_reg[28]_i_1_n_4 ),
        .Q(current_rate_3_reg[31]),
        .R(current_rate_3));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_3_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_1116),
        .D(\current_rate_3_reg[0]_i_3_n_4 ),
        .Q(current_rate_3_reg[3]),
        .R(current_rate_3));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_3_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_1116),
        .D(\current_rate_3_reg[4]_i_1_n_7 ),
        .Q(current_rate_3_reg[4]),
        .R(current_rate_3));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_3_reg[4]_i_1 
       (.CI(\current_rate_3_reg[0]_i_3_n_0 ),
        .CO({\current_rate_3_reg[4]_i_1_n_0 ,\current_rate_3_reg[4]_i_1_n_1 ,\current_rate_3_reg[4]_i_1_n_2 ,\current_rate_3_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_3_reg[4]_i_1_n_4 ,\current_rate_3_reg[4]_i_1_n_5 ,\current_rate_3_reg[4]_i_1_n_6 ,\current_rate_3_reg[4]_i_1_n_7 }),
        .S(current_rate_3_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_3_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_1116),
        .D(\current_rate_3_reg[4]_i_1_n_6 ),
        .Q(current_rate_3_reg[5]),
        .R(current_rate_3));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_3_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_1116),
        .D(\current_rate_3_reg[4]_i_1_n_5 ),
        .Q(current_rate_3_reg[6]),
        .R(current_rate_3));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_3_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_1116),
        .D(\current_rate_3_reg[4]_i_1_n_4 ),
        .Q(current_rate_3_reg[7]),
        .R(current_rate_3));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_3_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_1116),
        .D(\current_rate_3_reg[8]_i_1_n_7 ),
        .Q(current_rate_3_reg[8]),
        .R(current_rate_3));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_3_reg[8]_i_1 
       (.CI(\current_rate_3_reg[4]_i_1_n_0 ),
        .CO({\current_rate_3_reg[8]_i_1_n_0 ,\current_rate_3_reg[8]_i_1_n_1 ,\current_rate_3_reg[8]_i_1_n_2 ,\current_rate_3_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_3_reg[8]_i_1_n_4 ,\current_rate_3_reg[8]_i_1_n_5 ,\current_rate_3_reg[8]_i_1_n_6 ,\current_rate_3_reg[8]_i_1_n_7 }),
        .S(current_rate_3_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_3_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_1116),
        .D(\current_rate_3_reg[8]_i_1_n_6 ),
        .Q(current_rate_3_reg[9]),
        .R(current_rate_3));
  LUT2 #(
    .INIT(4'hE)) 
    \current_rate_4[0]_i_10 
       (.I0(add_ln62_4_fu_1197_p2[24]),
        .I1(add_ln62_4_fu_1197_p2[25]),
        .O(\current_rate_4[0]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \current_rate_4[0]_i_11 
       (.I0(add_ln62_4_fu_1197_p2[31]),
        .I1(add_ln62_4_fu_1197_p2[30]),
        .O(\current_rate_4[0]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \current_rate_4[0]_i_12 
       (.I0(add_ln62_4_fu_1197_p2[29]),
        .I1(add_ln62_4_fu_1197_p2[28]),
        .O(\current_rate_4[0]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \current_rate_4[0]_i_13 
       (.I0(add_ln62_4_fu_1197_p2[27]),
        .I1(add_ln62_4_fu_1197_p2[26]),
        .O(\current_rate_4[0]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \current_rate_4[0]_i_14 
       (.I0(add_ln62_4_fu_1197_p2[25]),
        .I1(add_ln62_4_fu_1197_p2[24]),
        .O(\current_rate_4[0]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \current_rate_4[0]_i_15 
       (.I0(add_ln62_4_fu_1197_p2[15]),
        .I1(add_ln62_4_fu_1197_p2[14]),
        .O(\current_rate_4[0]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \current_rate_4[0]_i_16 
       (.I0(add_ln62_4_fu_1197_p2[22]),
        .I1(add_ln62_4_fu_1197_p2[23]),
        .O(\current_rate_4[0]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \current_rate_4[0]_i_17 
       (.I0(add_ln62_4_fu_1197_p2[20]),
        .I1(add_ln62_4_fu_1197_p2[21]),
        .O(\current_rate_4[0]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \current_rate_4[0]_i_19 
       (.I0(add_ln62_4_fu_1197_p2[16]),
        .I1(add_ln62_4_fu_1197_p2[17]),
        .O(\current_rate_4[0]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \current_rate_4[0]_i_20 
       (.I0(add_ln62_4_fu_1197_p2[23]),
        .I1(add_ln62_4_fu_1197_p2[22]),
        .O(\current_rate_4[0]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \current_rate_4[0]_i_21 
       (.I0(add_ln62_4_fu_1197_p2[21]),
        .I1(add_ln62_4_fu_1197_p2[20]),
        .O(\current_rate_4[0]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \current_rate_4[0]_i_22 
       (.I0(add_ln62_4_fu_1197_p2[18]),
        .I1(add_ln62_4_fu_1197_p2[19]),
        .O(\current_rate_4[0]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \current_rate_4[0]_i_23 
       (.I0(add_ln62_4_fu_1197_p2[17]),
        .I1(add_ln62_4_fu_1197_p2[16]),
        .O(\current_rate_4[0]_i_23_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \current_rate_4[0]_i_5 
       (.I0(current_rate_4_reg[0]),
        .O(\current_rate_4[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \current_rate_4[0]_i_7 
       (.I0(add_ln62_4_fu_1197_p2[30]),
        .I1(add_ln62_4_fu_1197_p2[31]),
        .O(\current_rate_4[0]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \current_rate_4[0]_i_8 
       (.I0(add_ln62_4_fu_1197_p2[28]),
        .I1(add_ln62_4_fu_1197_p2[29]),
        .O(\current_rate_4[0]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \current_rate_4[0]_i_9 
       (.I0(add_ln62_4_fu_1197_p2[26]),
        .I1(add_ln62_4_fu_1197_p2[27]),
        .O(\current_rate_4[0]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_4_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_1110),
        .D(\current_rate_4_reg[0]_i_3_n_7 ),
        .Q(current_rate_4_reg[0]),
        .R(current_rate_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_4_reg[0]_i_18 
       (.CI(\current_rate_4_reg[0]_i_27_n_0 ),
        .CO({\current_rate_4_reg[0]_i_18_n_0 ,\current_rate_4_reg[0]_i_18_n_1 ,\current_rate_4_reg[0]_i_18_n_2 ,\current_rate_4_reg[0]_i_18_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln62_4_fu_1197_p2[20:17]),
        .S(current_rate_4_reg[20:17]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_4_reg[0]_i_24 
       (.CI(\current_rate_4_reg[0]_i_25_n_0 ),
        .CO({\NLW_current_rate_4_reg[0]_i_24_CO_UNCONNECTED [3:2],\current_rate_4_reg[0]_i_24_n_2 ,\current_rate_4_reg[0]_i_24_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_current_rate_4_reg[0]_i_24_O_UNCONNECTED [3],add_ln62_4_fu_1197_p2[31:29]}),
        .S({1'b0,current_rate_4_reg[31:29]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_4_reg[0]_i_25 
       (.CI(\current_rate_4_reg[0]_i_26_n_0 ),
        .CO({\current_rate_4_reg[0]_i_25_n_0 ,\current_rate_4_reg[0]_i_25_n_1 ,\current_rate_4_reg[0]_i_25_n_2 ,\current_rate_4_reg[0]_i_25_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln62_4_fu_1197_p2[28:25]),
        .S(current_rate_4_reg[28:25]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_4_reg[0]_i_26 
       (.CI(\current_rate_4_reg[0]_i_18_n_0 ),
        .CO({\current_rate_4_reg[0]_i_26_n_0 ,\current_rate_4_reg[0]_i_26_n_1 ,\current_rate_4_reg[0]_i_26_n_2 ,\current_rate_4_reg[0]_i_26_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln62_4_fu_1197_p2[24:21]),
        .S(current_rate_4_reg[24:21]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_4_reg[0]_i_27 
       (.CI(\current_rate_4_reg[0]_i_28_n_0 ),
        .CO({\current_rate_4_reg[0]_i_27_n_0 ,\current_rate_4_reg[0]_i_27_n_1 ,\current_rate_4_reg[0]_i_27_n_2 ,\current_rate_4_reg[0]_i_27_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({add_ln62_4_fu_1197_p2[16:14],\NLW_current_rate_4_reg[0]_i_27_O_UNCONNECTED [0]}),
        .S(current_rate_4_reg[16:13]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_4_reg[0]_i_28 
       (.CI(\current_rate_4_reg[0]_i_29_n_0 ),
        .CO({\current_rate_4_reg[0]_i_28_n_0 ,\current_rate_4_reg[0]_i_28_n_1 ,\current_rate_4_reg[0]_i_28_n_2 ,\current_rate_4_reg[0]_i_28_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_current_rate_4_reg[0]_i_28_O_UNCONNECTED [3:0]),
        .S(current_rate_4_reg[12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_4_reg[0]_i_29 
       (.CI(\current_rate_4_reg[0]_i_30_n_0 ),
        .CO({\current_rate_4_reg[0]_i_29_n_0 ,\current_rate_4_reg[0]_i_29_n_1 ,\current_rate_4_reg[0]_i_29_n_2 ,\current_rate_4_reg[0]_i_29_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_current_rate_4_reg[0]_i_29_O_UNCONNECTED [3:0]),
        .S(current_rate_4_reg[8:5]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_4_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\current_rate_4_reg[0]_i_3_n_0 ,\current_rate_4_reg[0]_i_3_n_1 ,\current_rate_4_reg[0]_i_3_n_2 ,\current_rate_4_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\current_rate_4_reg[0]_i_3_n_4 ,\current_rate_4_reg[0]_i_3_n_5 ,\current_rate_4_reg[0]_i_3_n_6 ,\current_rate_4_reg[0]_i_3_n_7 }),
        .S({current_rate_4_reg[3:1],\current_rate_4[0]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_4_reg[0]_i_30 
       (.CI(1'b0),
        .CO({\current_rate_4_reg[0]_i_30_n_0 ,\current_rate_4_reg[0]_i_30_n_1 ,\current_rate_4_reg[0]_i_30_n_2 ,\current_rate_4_reg[0]_i_30_n_3 }),
        .CYINIT(current_rate_4_reg[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_current_rate_4_reg[0]_i_30_O_UNCONNECTED [3:0]),
        .S(current_rate_4_reg[4:1]));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \current_rate_4_reg[0]_i_4 
       (.CI(\current_rate_4_reg[0]_i_6_n_0 ),
        .CO({icmp_ln71_4_fu_1209_p2,\current_rate_4_reg[0]_i_4_n_1 ,\current_rate_4_reg[0]_i_4_n_2 ,\current_rate_4_reg[0]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\current_rate_4[0]_i_7_n_0 ,\current_rate_4[0]_i_8_n_0 ,\current_rate_4[0]_i_9_n_0 ,\current_rate_4[0]_i_10_n_0 }),
        .O(\NLW_current_rate_4_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({\current_rate_4[0]_i_11_n_0 ,\current_rate_4[0]_i_12_n_0 ,\current_rate_4[0]_i_13_n_0 ,\current_rate_4[0]_i_14_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \current_rate_4_reg[0]_i_6 
       (.CI(1'b0),
        .CO({\current_rate_4_reg[0]_i_6_n_0 ,\current_rate_4_reg[0]_i_6_n_1 ,\current_rate_4_reg[0]_i_6_n_2 ,\current_rate_4_reg[0]_i_6_n_3 }),
        .CYINIT(\current_rate_4[0]_i_15_n_0 ),
        .DI({\current_rate_4[0]_i_16_n_0 ,\current_rate_4[0]_i_17_n_0 ,add_ln62_4_fu_1197_p2[19],\current_rate_4[0]_i_19_n_0 }),
        .O(\NLW_current_rate_4_reg[0]_i_6_O_UNCONNECTED [3:0]),
        .S({\current_rate_4[0]_i_20_n_0 ,\current_rate_4[0]_i_21_n_0 ,\current_rate_4[0]_i_22_n_0 ,\current_rate_4[0]_i_23_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_4_reg[10] 
       (.C(ap_clk),
        .CE(ap_condition_1110),
        .D(\current_rate_4_reg[8]_i_1_n_5 ),
        .Q(current_rate_4_reg[10]),
        .R(current_rate_4));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_4_reg[11] 
       (.C(ap_clk),
        .CE(ap_condition_1110),
        .D(\current_rate_4_reg[8]_i_1_n_4 ),
        .Q(current_rate_4_reg[11]),
        .R(current_rate_4));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_4_reg[12] 
       (.C(ap_clk),
        .CE(ap_condition_1110),
        .D(\current_rate_4_reg[12]_i_1_n_7 ),
        .Q(current_rate_4_reg[12]),
        .R(current_rate_4));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_4_reg[12]_i_1 
       (.CI(\current_rate_4_reg[8]_i_1_n_0 ),
        .CO({\current_rate_4_reg[12]_i_1_n_0 ,\current_rate_4_reg[12]_i_1_n_1 ,\current_rate_4_reg[12]_i_1_n_2 ,\current_rate_4_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_4_reg[12]_i_1_n_4 ,\current_rate_4_reg[12]_i_1_n_5 ,\current_rate_4_reg[12]_i_1_n_6 ,\current_rate_4_reg[12]_i_1_n_7 }),
        .S(current_rate_4_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_4_reg[13] 
       (.C(ap_clk),
        .CE(ap_condition_1110),
        .D(\current_rate_4_reg[12]_i_1_n_6 ),
        .Q(current_rate_4_reg[13]),
        .R(current_rate_4));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_4_reg[14] 
       (.C(ap_clk),
        .CE(ap_condition_1110),
        .D(\current_rate_4_reg[12]_i_1_n_5 ),
        .Q(current_rate_4_reg[14]),
        .R(current_rate_4));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_4_reg[15] 
       (.C(ap_clk),
        .CE(ap_condition_1110),
        .D(\current_rate_4_reg[12]_i_1_n_4 ),
        .Q(current_rate_4_reg[15]),
        .R(current_rate_4));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_4_reg[16] 
       (.C(ap_clk),
        .CE(ap_condition_1110),
        .D(\current_rate_4_reg[16]_i_1_n_7 ),
        .Q(current_rate_4_reg[16]),
        .R(current_rate_4));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_4_reg[16]_i_1 
       (.CI(\current_rate_4_reg[12]_i_1_n_0 ),
        .CO({\current_rate_4_reg[16]_i_1_n_0 ,\current_rate_4_reg[16]_i_1_n_1 ,\current_rate_4_reg[16]_i_1_n_2 ,\current_rate_4_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_4_reg[16]_i_1_n_4 ,\current_rate_4_reg[16]_i_1_n_5 ,\current_rate_4_reg[16]_i_1_n_6 ,\current_rate_4_reg[16]_i_1_n_7 }),
        .S(current_rate_4_reg[19:16]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_4_reg[17] 
       (.C(ap_clk),
        .CE(ap_condition_1110),
        .D(\current_rate_4_reg[16]_i_1_n_6 ),
        .Q(current_rate_4_reg[17]),
        .R(current_rate_4));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_4_reg[18] 
       (.C(ap_clk),
        .CE(ap_condition_1110),
        .D(\current_rate_4_reg[16]_i_1_n_5 ),
        .Q(current_rate_4_reg[18]),
        .R(current_rate_4));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_4_reg[19] 
       (.C(ap_clk),
        .CE(ap_condition_1110),
        .D(\current_rate_4_reg[16]_i_1_n_4 ),
        .Q(current_rate_4_reg[19]),
        .R(current_rate_4));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_4_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_1110),
        .D(\current_rate_4_reg[0]_i_3_n_6 ),
        .Q(current_rate_4_reg[1]),
        .R(current_rate_4));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_4_reg[20] 
       (.C(ap_clk),
        .CE(ap_condition_1110),
        .D(\current_rate_4_reg[20]_i_1_n_7 ),
        .Q(current_rate_4_reg[20]),
        .R(current_rate_4));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_4_reg[20]_i_1 
       (.CI(\current_rate_4_reg[16]_i_1_n_0 ),
        .CO({\current_rate_4_reg[20]_i_1_n_0 ,\current_rate_4_reg[20]_i_1_n_1 ,\current_rate_4_reg[20]_i_1_n_2 ,\current_rate_4_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_4_reg[20]_i_1_n_4 ,\current_rate_4_reg[20]_i_1_n_5 ,\current_rate_4_reg[20]_i_1_n_6 ,\current_rate_4_reg[20]_i_1_n_7 }),
        .S(current_rate_4_reg[23:20]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_4_reg[21] 
       (.C(ap_clk),
        .CE(ap_condition_1110),
        .D(\current_rate_4_reg[20]_i_1_n_6 ),
        .Q(current_rate_4_reg[21]),
        .R(current_rate_4));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_4_reg[22] 
       (.C(ap_clk),
        .CE(ap_condition_1110),
        .D(\current_rate_4_reg[20]_i_1_n_5 ),
        .Q(current_rate_4_reg[22]),
        .R(current_rate_4));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_4_reg[23] 
       (.C(ap_clk),
        .CE(ap_condition_1110),
        .D(\current_rate_4_reg[20]_i_1_n_4 ),
        .Q(current_rate_4_reg[23]),
        .R(current_rate_4));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_4_reg[24] 
       (.C(ap_clk),
        .CE(ap_condition_1110),
        .D(\current_rate_4_reg[24]_i_1_n_7 ),
        .Q(current_rate_4_reg[24]),
        .R(current_rate_4));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_4_reg[24]_i_1 
       (.CI(\current_rate_4_reg[20]_i_1_n_0 ),
        .CO({\current_rate_4_reg[24]_i_1_n_0 ,\current_rate_4_reg[24]_i_1_n_1 ,\current_rate_4_reg[24]_i_1_n_2 ,\current_rate_4_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_4_reg[24]_i_1_n_4 ,\current_rate_4_reg[24]_i_1_n_5 ,\current_rate_4_reg[24]_i_1_n_6 ,\current_rate_4_reg[24]_i_1_n_7 }),
        .S(current_rate_4_reg[27:24]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_4_reg[25] 
       (.C(ap_clk),
        .CE(ap_condition_1110),
        .D(\current_rate_4_reg[24]_i_1_n_6 ),
        .Q(current_rate_4_reg[25]),
        .R(current_rate_4));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_4_reg[26] 
       (.C(ap_clk),
        .CE(ap_condition_1110),
        .D(\current_rate_4_reg[24]_i_1_n_5 ),
        .Q(current_rate_4_reg[26]),
        .R(current_rate_4));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_4_reg[27] 
       (.C(ap_clk),
        .CE(ap_condition_1110),
        .D(\current_rate_4_reg[24]_i_1_n_4 ),
        .Q(current_rate_4_reg[27]),
        .R(current_rate_4));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_4_reg[28] 
       (.C(ap_clk),
        .CE(ap_condition_1110),
        .D(\current_rate_4_reg[28]_i_1_n_7 ),
        .Q(current_rate_4_reg[28]),
        .R(current_rate_4));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_4_reg[28]_i_1 
       (.CI(\current_rate_4_reg[24]_i_1_n_0 ),
        .CO({\NLW_current_rate_4_reg[28]_i_1_CO_UNCONNECTED [3],\current_rate_4_reg[28]_i_1_n_1 ,\current_rate_4_reg[28]_i_1_n_2 ,\current_rate_4_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_4_reg[28]_i_1_n_4 ,\current_rate_4_reg[28]_i_1_n_5 ,\current_rate_4_reg[28]_i_1_n_6 ,\current_rate_4_reg[28]_i_1_n_7 }),
        .S(current_rate_4_reg[31:28]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_4_reg[29] 
       (.C(ap_clk),
        .CE(ap_condition_1110),
        .D(\current_rate_4_reg[28]_i_1_n_6 ),
        .Q(current_rate_4_reg[29]),
        .R(current_rate_4));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_4_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_1110),
        .D(\current_rate_4_reg[0]_i_3_n_5 ),
        .Q(current_rate_4_reg[2]),
        .R(current_rate_4));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_4_reg[30] 
       (.C(ap_clk),
        .CE(ap_condition_1110),
        .D(\current_rate_4_reg[28]_i_1_n_5 ),
        .Q(current_rate_4_reg[30]),
        .R(current_rate_4));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_4_reg[31] 
       (.C(ap_clk),
        .CE(ap_condition_1110),
        .D(\current_rate_4_reg[28]_i_1_n_4 ),
        .Q(current_rate_4_reg[31]),
        .R(current_rate_4));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_4_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_1110),
        .D(\current_rate_4_reg[0]_i_3_n_4 ),
        .Q(current_rate_4_reg[3]),
        .R(current_rate_4));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_4_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_1110),
        .D(\current_rate_4_reg[4]_i_1_n_7 ),
        .Q(current_rate_4_reg[4]),
        .R(current_rate_4));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_4_reg[4]_i_1 
       (.CI(\current_rate_4_reg[0]_i_3_n_0 ),
        .CO({\current_rate_4_reg[4]_i_1_n_0 ,\current_rate_4_reg[4]_i_1_n_1 ,\current_rate_4_reg[4]_i_1_n_2 ,\current_rate_4_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_4_reg[4]_i_1_n_4 ,\current_rate_4_reg[4]_i_1_n_5 ,\current_rate_4_reg[4]_i_1_n_6 ,\current_rate_4_reg[4]_i_1_n_7 }),
        .S(current_rate_4_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_4_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_1110),
        .D(\current_rate_4_reg[4]_i_1_n_6 ),
        .Q(current_rate_4_reg[5]),
        .R(current_rate_4));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_4_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_1110),
        .D(\current_rate_4_reg[4]_i_1_n_5 ),
        .Q(current_rate_4_reg[6]),
        .R(current_rate_4));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_4_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_1110),
        .D(\current_rate_4_reg[4]_i_1_n_4 ),
        .Q(current_rate_4_reg[7]),
        .R(current_rate_4));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_4_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_1110),
        .D(\current_rate_4_reg[8]_i_1_n_7 ),
        .Q(current_rate_4_reg[8]),
        .R(current_rate_4));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_4_reg[8]_i_1 
       (.CI(\current_rate_4_reg[4]_i_1_n_0 ),
        .CO({\current_rate_4_reg[8]_i_1_n_0 ,\current_rate_4_reg[8]_i_1_n_1 ,\current_rate_4_reg[8]_i_1_n_2 ,\current_rate_4_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_4_reg[8]_i_1_n_4 ,\current_rate_4_reg[8]_i_1_n_5 ,\current_rate_4_reg[8]_i_1_n_6 ,\current_rate_4_reg[8]_i_1_n_7 }),
        .S(current_rate_4_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_4_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_1110),
        .D(\current_rate_4_reg[8]_i_1_n_6 ),
        .Q(current_rate_4_reg[9]),
        .R(current_rate_4));
  LUT2 #(
    .INIT(4'hE)) 
    \current_rate_5[0]_i_10 
       (.I0(add_ln62_10_fu_1827_p2[24]),
        .I1(add_ln62_10_fu_1827_p2[25]),
        .O(\current_rate_5[0]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \current_rate_5[0]_i_11 
       (.I0(add_ln62_10_fu_1827_p2[31]),
        .I1(add_ln62_10_fu_1827_p2[30]),
        .O(\current_rate_5[0]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \current_rate_5[0]_i_12 
       (.I0(add_ln62_10_fu_1827_p2[29]),
        .I1(add_ln62_10_fu_1827_p2[28]),
        .O(\current_rate_5[0]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \current_rate_5[0]_i_13 
       (.I0(add_ln62_10_fu_1827_p2[27]),
        .I1(add_ln62_10_fu_1827_p2[26]),
        .O(\current_rate_5[0]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \current_rate_5[0]_i_14 
       (.I0(add_ln62_10_fu_1827_p2[25]),
        .I1(add_ln62_10_fu_1827_p2[24]),
        .O(\current_rate_5[0]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \current_rate_5[0]_i_15 
       (.I0(add_ln62_10_fu_1827_p2[15]),
        .I1(add_ln62_10_fu_1827_p2[14]),
        .O(\current_rate_5[0]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \current_rate_5[0]_i_16 
       (.I0(add_ln62_10_fu_1827_p2[22]),
        .I1(add_ln62_10_fu_1827_p2[23]),
        .O(\current_rate_5[0]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \current_rate_5[0]_i_17 
       (.I0(add_ln62_10_fu_1827_p2[20]),
        .I1(add_ln62_10_fu_1827_p2[21]),
        .O(\current_rate_5[0]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \current_rate_5[0]_i_19 
       (.I0(add_ln62_10_fu_1827_p2[16]),
        .I1(add_ln62_10_fu_1827_p2[17]),
        .O(\current_rate_5[0]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \current_rate_5[0]_i_20 
       (.I0(add_ln62_10_fu_1827_p2[23]),
        .I1(add_ln62_10_fu_1827_p2[22]),
        .O(\current_rate_5[0]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \current_rate_5[0]_i_21 
       (.I0(add_ln62_10_fu_1827_p2[21]),
        .I1(add_ln62_10_fu_1827_p2[20]),
        .O(\current_rate_5[0]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \current_rate_5[0]_i_22 
       (.I0(add_ln62_10_fu_1827_p2[18]),
        .I1(add_ln62_10_fu_1827_p2[19]),
        .O(\current_rate_5[0]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \current_rate_5[0]_i_23 
       (.I0(add_ln62_10_fu_1827_p2[17]),
        .I1(add_ln62_10_fu_1827_p2[16]),
        .O(\current_rate_5[0]_i_23_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \current_rate_5[0]_i_5 
       (.I0(current_rate_5_reg[0]),
        .O(\current_rate_5[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \current_rate_5[0]_i_7 
       (.I0(add_ln62_10_fu_1827_p2[30]),
        .I1(add_ln62_10_fu_1827_p2[31]),
        .O(\current_rate_5[0]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \current_rate_5[0]_i_8 
       (.I0(add_ln62_10_fu_1827_p2[28]),
        .I1(add_ln62_10_fu_1827_p2[29]),
        .O(\current_rate_5[0]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \current_rate_5[0]_i_9 
       (.I0(add_ln62_10_fu_1827_p2[26]),
        .I1(add_ln62_10_fu_1827_p2[27]),
        .O(\current_rate_5[0]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_5_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_1146),
        .D(\current_rate_5_reg[0]_i_3_n_7 ),
        .Q(current_rate_5_reg[0]),
        .R(current_rate_5));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_5_reg[0]_i_18 
       (.CI(\current_rate_5_reg[0]_i_27_n_0 ),
        .CO({\current_rate_5_reg[0]_i_18_n_0 ,\current_rate_5_reg[0]_i_18_n_1 ,\current_rate_5_reg[0]_i_18_n_2 ,\current_rate_5_reg[0]_i_18_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln62_10_fu_1827_p2[20:17]),
        .S(current_rate_5_reg[20:17]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_5_reg[0]_i_24 
       (.CI(\current_rate_5_reg[0]_i_25_n_0 ),
        .CO({\NLW_current_rate_5_reg[0]_i_24_CO_UNCONNECTED [3:2],\current_rate_5_reg[0]_i_24_n_2 ,\current_rate_5_reg[0]_i_24_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_current_rate_5_reg[0]_i_24_O_UNCONNECTED [3],add_ln62_10_fu_1827_p2[31:29]}),
        .S({1'b0,current_rate_5_reg[31:29]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_5_reg[0]_i_25 
       (.CI(\current_rate_5_reg[0]_i_26_n_0 ),
        .CO({\current_rate_5_reg[0]_i_25_n_0 ,\current_rate_5_reg[0]_i_25_n_1 ,\current_rate_5_reg[0]_i_25_n_2 ,\current_rate_5_reg[0]_i_25_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln62_10_fu_1827_p2[28:25]),
        .S(current_rate_5_reg[28:25]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_5_reg[0]_i_26 
       (.CI(\current_rate_5_reg[0]_i_18_n_0 ),
        .CO({\current_rate_5_reg[0]_i_26_n_0 ,\current_rate_5_reg[0]_i_26_n_1 ,\current_rate_5_reg[0]_i_26_n_2 ,\current_rate_5_reg[0]_i_26_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln62_10_fu_1827_p2[24:21]),
        .S(current_rate_5_reg[24:21]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_5_reg[0]_i_27 
       (.CI(\current_rate_5_reg[0]_i_28_n_0 ),
        .CO({\current_rate_5_reg[0]_i_27_n_0 ,\current_rate_5_reg[0]_i_27_n_1 ,\current_rate_5_reg[0]_i_27_n_2 ,\current_rate_5_reg[0]_i_27_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({add_ln62_10_fu_1827_p2[16:14],\NLW_current_rate_5_reg[0]_i_27_O_UNCONNECTED [0]}),
        .S(current_rate_5_reg[16:13]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_5_reg[0]_i_28 
       (.CI(\current_rate_5_reg[0]_i_29_n_0 ),
        .CO({\current_rate_5_reg[0]_i_28_n_0 ,\current_rate_5_reg[0]_i_28_n_1 ,\current_rate_5_reg[0]_i_28_n_2 ,\current_rate_5_reg[0]_i_28_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_current_rate_5_reg[0]_i_28_O_UNCONNECTED [3:0]),
        .S(current_rate_5_reg[12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_5_reg[0]_i_29 
       (.CI(\current_rate_5_reg[0]_i_30_n_0 ),
        .CO({\current_rate_5_reg[0]_i_29_n_0 ,\current_rate_5_reg[0]_i_29_n_1 ,\current_rate_5_reg[0]_i_29_n_2 ,\current_rate_5_reg[0]_i_29_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_current_rate_5_reg[0]_i_29_O_UNCONNECTED [3:0]),
        .S(current_rate_5_reg[8:5]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_5_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\current_rate_5_reg[0]_i_3_n_0 ,\current_rate_5_reg[0]_i_3_n_1 ,\current_rate_5_reg[0]_i_3_n_2 ,\current_rate_5_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\current_rate_5_reg[0]_i_3_n_4 ,\current_rate_5_reg[0]_i_3_n_5 ,\current_rate_5_reg[0]_i_3_n_6 ,\current_rate_5_reg[0]_i_3_n_7 }),
        .S({current_rate_5_reg[3:1],\current_rate_5[0]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_5_reg[0]_i_30 
       (.CI(1'b0),
        .CO({\current_rate_5_reg[0]_i_30_n_0 ,\current_rate_5_reg[0]_i_30_n_1 ,\current_rate_5_reg[0]_i_30_n_2 ,\current_rate_5_reg[0]_i_30_n_3 }),
        .CYINIT(current_rate_5_reg[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_current_rate_5_reg[0]_i_30_O_UNCONNECTED [3:0]),
        .S(current_rate_5_reg[4:1]));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \current_rate_5_reg[0]_i_4 
       (.CI(\current_rate_5_reg[0]_i_6_n_0 ),
        .CO({icmp_ln71_10_fu_1839_p2,\current_rate_5_reg[0]_i_4_n_1 ,\current_rate_5_reg[0]_i_4_n_2 ,\current_rate_5_reg[0]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\current_rate_5[0]_i_7_n_0 ,\current_rate_5[0]_i_8_n_0 ,\current_rate_5[0]_i_9_n_0 ,\current_rate_5[0]_i_10_n_0 }),
        .O(\NLW_current_rate_5_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({\current_rate_5[0]_i_11_n_0 ,\current_rate_5[0]_i_12_n_0 ,\current_rate_5[0]_i_13_n_0 ,\current_rate_5[0]_i_14_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \current_rate_5_reg[0]_i_6 
       (.CI(1'b0),
        .CO({\current_rate_5_reg[0]_i_6_n_0 ,\current_rate_5_reg[0]_i_6_n_1 ,\current_rate_5_reg[0]_i_6_n_2 ,\current_rate_5_reg[0]_i_6_n_3 }),
        .CYINIT(\current_rate_5[0]_i_15_n_0 ),
        .DI({\current_rate_5[0]_i_16_n_0 ,\current_rate_5[0]_i_17_n_0 ,add_ln62_10_fu_1827_p2[19],\current_rate_5[0]_i_19_n_0 }),
        .O(\NLW_current_rate_5_reg[0]_i_6_O_UNCONNECTED [3:0]),
        .S({\current_rate_5[0]_i_20_n_0 ,\current_rate_5[0]_i_21_n_0 ,\current_rate_5[0]_i_22_n_0 ,\current_rate_5[0]_i_23_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_5_reg[10] 
       (.C(ap_clk),
        .CE(ap_condition_1146),
        .D(\current_rate_5_reg[8]_i_1_n_5 ),
        .Q(current_rate_5_reg[10]),
        .R(current_rate_5));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_5_reg[11] 
       (.C(ap_clk),
        .CE(ap_condition_1146),
        .D(\current_rate_5_reg[8]_i_1_n_4 ),
        .Q(current_rate_5_reg[11]),
        .R(current_rate_5));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_5_reg[12] 
       (.C(ap_clk),
        .CE(ap_condition_1146),
        .D(\current_rate_5_reg[12]_i_1_n_7 ),
        .Q(current_rate_5_reg[12]),
        .R(current_rate_5));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_5_reg[12]_i_1 
       (.CI(\current_rate_5_reg[8]_i_1_n_0 ),
        .CO({\current_rate_5_reg[12]_i_1_n_0 ,\current_rate_5_reg[12]_i_1_n_1 ,\current_rate_5_reg[12]_i_1_n_2 ,\current_rate_5_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_5_reg[12]_i_1_n_4 ,\current_rate_5_reg[12]_i_1_n_5 ,\current_rate_5_reg[12]_i_1_n_6 ,\current_rate_5_reg[12]_i_1_n_7 }),
        .S(current_rate_5_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_5_reg[13] 
       (.C(ap_clk),
        .CE(ap_condition_1146),
        .D(\current_rate_5_reg[12]_i_1_n_6 ),
        .Q(current_rate_5_reg[13]),
        .R(current_rate_5));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_5_reg[14] 
       (.C(ap_clk),
        .CE(ap_condition_1146),
        .D(\current_rate_5_reg[12]_i_1_n_5 ),
        .Q(current_rate_5_reg[14]),
        .R(current_rate_5));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_5_reg[15] 
       (.C(ap_clk),
        .CE(ap_condition_1146),
        .D(\current_rate_5_reg[12]_i_1_n_4 ),
        .Q(current_rate_5_reg[15]),
        .R(current_rate_5));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_5_reg[16] 
       (.C(ap_clk),
        .CE(ap_condition_1146),
        .D(\current_rate_5_reg[16]_i_1_n_7 ),
        .Q(current_rate_5_reg[16]),
        .R(current_rate_5));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_5_reg[16]_i_1 
       (.CI(\current_rate_5_reg[12]_i_1_n_0 ),
        .CO({\current_rate_5_reg[16]_i_1_n_0 ,\current_rate_5_reg[16]_i_1_n_1 ,\current_rate_5_reg[16]_i_1_n_2 ,\current_rate_5_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_5_reg[16]_i_1_n_4 ,\current_rate_5_reg[16]_i_1_n_5 ,\current_rate_5_reg[16]_i_1_n_6 ,\current_rate_5_reg[16]_i_1_n_7 }),
        .S(current_rate_5_reg[19:16]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_5_reg[17] 
       (.C(ap_clk),
        .CE(ap_condition_1146),
        .D(\current_rate_5_reg[16]_i_1_n_6 ),
        .Q(current_rate_5_reg[17]),
        .R(current_rate_5));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_5_reg[18] 
       (.C(ap_clk),
        .CE(ap_condition_1146),
        .D(\current_rate_5_reg[16]_i_1_n_5 ),
        .Q(current_rate_5_reg[18]),
        .R(current_rate_5));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_5_reg[19] 
       (.C(ap_clk),
        .CE(ap_condition_1146),
        .D(\current_rate_5_reg[16]_i_1_n_4 ),
        .Q(current_rate_5_reg[19]),
        .R(current_rate_5));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_5_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_1146),
        .D(\current_rate_5_reg[0]_i_3_n_6 ),
        .Q(current_rate_5_reg[1]),
        .R(current_rate_5));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_5_reg[20] 
       (.C(ap_clk),
        .CE(ap_condition_1146),
        .D(\current_rate_5_reg[20]_i_1_n_7 ),
        .Q(current_rate_5_reg[20]),
        .R(current_rate_5));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_5_reg[20]_i_1 
       (.CI(\current_rate_5_reg[16]_i_1_n_0 ),
        .CO({\current_rate_5_reg[20]_i_1_n_0 ,\current_rate_5_reg[20]_i_1_n_1 ,\current_rate_5_reg[20]_i_1_n_2 ,\current_rate_5_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_5_reg[20]_i_1_n_4 ,\current_rate_5_reg[20]_i_1_n_5 ,\current_rate_5_reg[20]_i_1_n_6 ,\current_rate_5_reg[20]_i_1_n_7 }),
        .S(current_rate_5_reg[23:20]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_5_reg[21] 
       (.C(ap_clk),
        .CE(ap_condition_1146),
        .D(\current_rate_5_reg[20]_i_1_n_6 ),
        .Q(current_rate_5_reg[21]),
        .R(current_rate_5));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_5_reg[22] 
       (.C(ap_clk),
        .CE(ap_condition_1146),
        .D(\current_rate_5_reg[20]_i_1_n_5 ),
        .Q(current_rate_5_reg[22]),
        .R(current_rate_5));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_5_reg[23] 
       (.C(ap_clk),
        .CE(ap_condition_1146),
        .D(\current_rate_5_reg[20]_i_1_n_4 ),
        .Q(current_rate_5_reg[23]),
        .R(current_rate_5));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_5_reg[24] 
       (.C(ap_clk),
        .CE(ap_condition_1146),
        .D(\current_rate_5_reg[24]_i_1_n_7 ),
        .Q(current_rate_5_reg[24]),
        .R(current_rate_5));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_5_reg[24]_i_1 
       (.CI(\current_rate_5_reg[20]_i_1_n_0 ),
        .CO({\current_rate_5_reg[24]_i_1_n_0 ,\current_rate_5_reg[24]_i_1_n_1 ,\current_rate_5_reg[24]_i_1_n_2 ,\current_rate_5_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_5_reg[24]_i_1_n_4 ,\current_rate_5_reg[24]_i_1_n_5 ,\current_rate_5_reg[24]_i_1_n_6 ,\current_rate_5_reg[24]_i_1_n_7 }),
        .S(current_rate_5_reg[27:24]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_5_reg[25] 
       (.C(ap_clk),
        .CE(ap_condition_1146),
        .D(\current_rate_5_reg[24]_i_1_n_6 ),
        .Q(current_rate_5_reg[25]),
        .R(current_rate_5));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_5_reg[26] 
       (.C(ap_clk),
        .CE(ap_condition_1146),
        .D(\current_rate_5_reg[24]_i_1_n_5 ),
        .Q(current_rate_5_reg[26]),
        .R(current_rate_5));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_5_reg[27] 
       (.C(ap_clk),
        .CE(ap_condition_1146),
        .D(\current_rate_5_reg[24]_i_1_n_4 ),
        .Q(current_rate_5_reg[27]),
        .R(current_rate_5));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_5_reg[28] 
       (.C(ap_clk),
        .CE(ap_condition_1146),
        .D(\current_rate_5_reg[28]_i_1_n_7 ),
        .Q(current_rate_5_reg[28]),
        .R(current_rate_5));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_5_reg[28]_i_1 
       (.CI(\current_rate_5_reg[24]_i_1_n_0 ),
        .CO({\NLW_current_rate_5_reg[28]_i_1_CO_UNCONNECTED [3],\current_rate_5_reg[28]_i_1_n_1 ,\current_rate_5_reg[28]_i_1_n_2 ,\current_rate_5_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_5_reg[28]_i_1_n_4 ,\current_rate_5_reg[28]_i_1_n_5 ,\current_rate_5_reg[28]_i_1_n_6 ,\current_rate_5_reg[28]_i_1_n_7 }),
        .S(current_rate_5_reg[31:28]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_5_reg[29] 
       (.C(ap_clk),
        .CE(ap_condition_1146),
        .D(\current_rate_5_reg[28]_i_1_n_6 ),
        .Q(current_rate_5_reg[29]),
        .R(current_rate_5));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_5_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_1146),
        .D(\current_rate_5_reg[0]_i_3_n_5 ),
        .Q(current_rate_5_reg[2]),
        .R(current_rate_5));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_5_reg[30] 
       (.C(ap_clk),
        .CE(ap_condition_1146),
        .D(\current_rate_5_reg[28]_i_1_n_5 ),
        .Q(current_rate_5_reg[30]),
        .R(current_rate_5));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_5_reg[31] 
       (.C(ap_clk),
        .CE(ap_condition_1146),
        .D(\current_rate_5_reg[28]_i_1_n_4 ),
        .Q(current_rate_5_reg[31]),
        .R(current_rate_5));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_5_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_1146),
        .D(\current_rate_5_reg[0]_i_3_n_4 ),
        .Q(current_rate_5_reg[3]),
        .R(current_rate_5));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_5_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_1146),
        .D(\current_rate_5_reg[4]_i_1_n_7 ),
        .Q(current_rate_5_reg[4]),
        .R(current_rate_5));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_5_reg[4]_i_1 
       (.CI(\current_rate_5_reg[0]_i_3_n_0 ),
        .CO({\current_rate_5_reg[4]_i_1_n_0 ,\current_rate_5_reg[4]_i_1_n_1 ,\current_rate_5_reg[4]_i_1_n_2 ,\current_rate_5_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_5_reg[4]_i_1_n_4 ,\current_rate_5_reg[4]_i_1_n_5 ,\current_rate_5_reg[4]_i_1_n_6 ,\current_rate_5_reg[4]_i_1_n_7 }),
        .S(current_rate_5_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_5_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_1146),
        .D(\current_rate_5_reg[4]_i_1_n_6 ),
        .Q(current_rate_5_reg[5]),
        .R(current_rate_5));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_5_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_1146),
        .D(\current_rate_5_reg[4]_i_1_n_5 ),
        .Q(current_rate_5_reg[6]),
        .R(current_rate_5));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_5_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_1146),
        .D(\current_rate_5_reg[4]_i_1_n_4 ),
        .Q(current_rate_5_reg[7]),
        .R(current_rate_5));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_5_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_1146),
        .D(\current_rate_5_reg[8]_i_1_n_7 ),
        .Q(current_rate_5_reg[8]),
        .R(current_rate_5));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_5_reg[8]_i_1 
       (.CI(\current_rate_5_reg[4]_i_1_n_0 ),
        .CO({\current_rate_5_reg[8]_i_1_n_0 ,\current_rate_5_reg[8]_i_1_n_1 ,\current_rate_5_reg[8]_i_1_n_2 ,\current_rate_5_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_5_reg[8]_i_1_n_4 ,\current_rate_5_reg[8]_i_1_n_5 ,\current_rate_5_reg[8]_i_1_n_6 ,\current_rate_5_reg[8]_i_1_n_7 }),
        .S(current_rate_5_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_5_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_1146),
        .D(\current_rate_5_reg[8]_i_1_n_6 ),
        .Q(current_rate_5_reg[9]),
        .R(current_rate_5));
  LUT2 #(
    .INIT(4'hE)) 
    \current_rate_6[0]_i_10 
       (.I0(add_ln62_2_fu_987_p2[24]),
        .I1(add_ln62_2_fu_987_p2[25]),
        .O(\current_rate_6[0]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \current_rate_6[0]_i_11 
       (.I0(add_ln62_2_fu_987_p2[31]),
        .I1(add_ln62_2_fu_987_p2[30]),
        .O(\current_rate_6[0]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \current_rate_6[0]_i_12 
       (.I0(add_ln62_2_fu_987_p2[29]),
        .I1(add_ln62_2_fu_987_p2[28]),
        .O(\current_rate_6[0]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \current_rate_6[0]_i_13 
       (.I0(add_ln62_2_fu_987_p2[27]),
        .I1(add_ln62_2_fu_987_p2[26]),
        .O(\current_rate_6[0]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \current_rate_6[0]_i_14 
       (.I0(add_ln62_2_fu_987_p2[25]),
        .I1(add_ln62_2_fu_987_p2[24]),
        .O(\current_rate_6[0]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \current_rate_6[0]_i_15 
       (.I0(add_ln62_2_fu_987_p2[15]),
        .I1(add_ln62_2_fu_987_p2[14]),
        .O(\current_rate_6[0]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \current_rate_6[0]_i_16 
       (.I0(add_ln62_2_fu_987_p2[22]),
        .I1(add_ln62_2_fu_987_p2[23]),
        .O(\current_rate_6[0]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \current_rate_6[0]_i_17 
       (.I0(add_ln62_2_fu_987_p2[20]),
        .I1(add_ln62_2_fu_987_p2[21]),
        .O(\current_rate_6[0]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \current_rate_6[0]_i_19 
       (.I0(add_ln62_2_fu_987_p2[16]),
        .I1(add_ln62_2_fu_987_p2[17]),
        .O(\current_rate_6[0]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \current_rate_6[0]_i_20 
       (.I0(add_ln62_2_fu_987_p2[23]),
        .I1(add_ln62_2_fu_987_p2[22]),
        .O(\current_rate_6[0]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \current_rate_6[0]_i_21 
       (.I0(add_ln62_2_fu_987_p2[21]),
        .I1(add_ln62_2_fu_987_p2[20]),
        .O(\current_rate_6[0]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \current_rate_6[0]_i_22 
       (.I0(add_ln62_2_fu_987_p2[18]),
        .I1(add_ln62_2_fu_987_p2[19]),
        .O(\current_rate_6[0]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \current_rate_6[0]_i_23 
       (.I0(add_ln62_2_fu_987_p2[17]),
        .I1(add_ln62_2_fu_987_p2[16]),
        .O(\current_rate_6[0]_i_23_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \current_rate_6[0]_i_5 
       (.I0(current_rate_6_reg[0]),
        .O(\current_rate_6[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \current_rate_6[0]_i_7 
       (.I0(add_ln62_2_fu_987_p2[30]),
        .I1(add_ln62_2_fu_987_p2[31]),
        .O(\current_rate_6[0]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \current_rate_6[0]_i_8 
       (.I0(add_ln62_2_fu_987_p2[28]),
        .I1(add_ln62_2_fu_987_p2[29]),
        .O(\current_rate_6[0]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \current_rate_6[0]_i_9 
       (.I0(add_ln62_2_fu_987_p2[26]),
        .I1(add_ln62_2_fu_987_p2[27]),
        .O(\current_rate_6[0]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_6_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_1098),
        .D(\current_rate_6_reg[0]_i_3_n_7 ),
        .Q(current_rate_6_reg[0]),
        .R(current_rate_6));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_6_reg[0]_i_18 
       (.CI(\current_rate_6_reg[0]_i_27_n_0 ),
        .CO({\current_rate_6_reg[0]_i_18_n_0 ,\current_rate_6_reg[0]_i_18_n_1 ,\current_rate_6_reg[0]_i_18_n_2 ,\current_rate_6_reg[0]_i_18_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln62_2_fu_987_p2[20:17]),
        .S(current_rate_6_reg[20:17]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_6_reg[0]_i_24 
       (.CI(\current_rate_6_reg[0]_i_25_n_0 ),
        .CO({\NLW_current_rate_6_reg[0]_i_24_CO_UNCONNECTED [3:2],\current_rate_6_reg[0]_i_24_n_2 ,\current_rate_6_reg[0]_i_24_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_current_rate_6_reg[0]_i_24_O_UNCONNECTED [3],add_ln62_2_fu_987_p2[31:29]}),
        .S({1'b0,current_rate_6_reg[31:29]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_6_reg[0]_i_25 
       (.CI(\current_rate_6_reg[0]_i_26_n_0 ),
        .CO({\current_rate_6_reg[0]_i_25_n_0 ,\current_rate_6_reg[0]_i_25_n_1 ,\current_rate_6_reg[0]_i_25_n_2 ,\current_rate_6_reg[0]_i_25_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln62_2_fu_987_p2[28:25]),
        .S(current_rate_6_reg[28:25]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_6_reg[0]_i_26 
       (.CI(\current_rate_6_reg[0]_i_18_n_0 ),
        .CO({\current_rate_6_reg[0]_i_26_n_0 ,\current_rate_6_reg[0]_i_26_n_1 ,\current_rate_6_reg[0]_i_26_n_2 ,\current_rate_6_reg[0]_i_26_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln62_2_fu_987_p2[24:21]),
        .S(current_rate_6_reg[24:21]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_6_reg[0]_i_27 
       (.CI(\current_rate_6_reg[0]_i_28_n_0 ),
        .CO({\current_rate_6_reg[0]_i_27_n_0 ,\current_rate_6_reg[0]_i_27_n_1 ,\current_rate_6_reg[0]_i_27_n_2 ,\current_rate_6_reg[0]_i_27_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({add_ln62_2_fu_987_p2[16:14],\NLW_current_rate_6_reg[0]_i_27_O_UNCONNECTED [0]}),
        .S(current_rate_6_reg[16:13]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_6_reg[0]_i_28 
       (.CI(\current_rate_6_reg[0]_i_29_n_0 ),
        .CO({\current_rate_6_reg[0]_i_28_n_0 ,\current_rate_6_reg[0]_i_28_n_1 ,\current_rate_6_reg[0]_i_28_n_2 ,\current_rate_6_reg[0]_i_28_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_current_rate_6_reg[0]_i_28_O_UNCONNECTED [3:0]),
        .S(current_rate_6_reg[12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_6_reg[0]_i_29 
       (.CI(\current_rate_6_reg[0]_i_30_n_0 ),
        .CO({\current_rate_6_reg[0]_i_29_n_0 ,\current_rate_6_reg[0]_i_29_n_1 ,\current_rate_6_reg[0]_i_29_n_2 ,\current_rate_6_reg[0]_i_29_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_current_rate_6_reg[0]_i_29_O_UNCONNECTED [3:0]),
        .S(current_rate_6_reg[8:5]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_6_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\current_rate_6_reg[0]_i_3_n_0 ,\current_rate_6_reg[0]_i_3_n_1 ,\current_rate_6_reg[0]_i_3_n_2 ,\current_rate_6_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\current_rate_6_reg[0]_i_3_n_4 ,\current_rate_6_reg[0]_i_3_n_5 ,\current_rate_6_reg[0]_i_3_n_6 ,\current_rate_6_reg[0]_i_3_n_7 }),
        .S({current_rate_6_reg[3:1],\current_rate_6[0]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_6_reg[0]_i_30 
       (.CI(1'b0),
        .CO({\current_rate_6_reg[0]_i_30_n_0 ,\current_rate_6_reg[0]_i_30_n_1 ,\current_rate_6_reg[0]_i_30_n_2 ,\current_rate_6_reg[0]_i_30_n_3 }),
        .CYINIT(current_rate_6_reg[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_current_rate_6_reg[0]_i_30_O_UNCONNECTED [3:0]),
        .S(current_rate_6_reg[4:1]));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \current_rate_6_reg[0]_i_4 
       (.CI(\current_rate_6_reg[0]_i_6_n_0 ),
        .CO({icmp_ln71_2_fu_999_p2,\current_rate_6_reg[0]_i_4_n_1 ,\current_rate_6_reg[0]_i_4_n_2 ,\current_rate_6_reg[0]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\current_rate_6[0]_i_7_n_0 ,\current_rate_6[0]_i_8_n_0 ,\current_rate_6[0]_i_9_n_0 ,\current_rate_6[0]_i_10_n_0 }),
        .O(\NLW_current_rate_6_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({\current_rate_6[0]_i_11_n_0 ,\current_rate_6[0]_i_12_n_0 ,\current_rate_6[0]_i_13_n_0 ,\current_rate_6[0]_i_14_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \current_rate_6_reg[0]_i_6 
       (.CI(1'b0),
        .CO({\current_rate_6_reg[0]_i_6_n_0 ,\current_rate_6_reg[0]_i_6_n_1 ,\current_rate_6_reg[0]_i_6_n_2 ,\current_rate_6_reg[0]_i_6_n_3 }),
        .CYINIT(\current_rate_6[0]_i_15_n_0 ),
        .DI({\current_rate_6[0]_i_16_n_0 ,\current_rate_6[0]_i_17_n_0 ,add_ln62_2_fu_987_p2[19],\current_rate_6[0]_i_19_n_0 }),
        .O(\NLW_current_rate_6_reg[0]_i_6_O_UNCONNECTED [3:0]),
        .S({\current_rate_6[0]_i_20_n_0 ,\current_rate_6[0]_i_21_n_0 ,\current_rate_6[0]_i_22_n_0 ,\current_rate_6[0]_i_23_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_6_reg[10] 
       (.C(ap_clk),
        .CE(ap_condition_1098),
        .D(\current_rate_6_reg[8]_i_1_n_5 ),
        .Q(current_rate_6_reg[10]),
        .R(current_rate_6));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_6_reg[11] 
       (.C(ap_clk),
        .CE(ap_condition_1098),
        .D(\current_rate_6_reg[8]_i_1_n_4 ),
        .Q(current_rate_6_reg[11]),
        .R(current_rate_6));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_6_reg[12] 
       (.C(ap_clk),
        .CE(ap_condition_1098),
        .D(\current_rate_6_reg[12]_i_1_n_7 ),
        .Q(current_rate_6_reg[12]),
        .R(current_rate_6));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_6_reg[12]_i_1 
       (.CI(\current_rate_6_reg[8]_i_1_n_0 ),
        .CO({\current_rate_6_reg[12]_i_1_n_0 ,\current_rate_6_reg[12]_i_1_n_1 ,\current_rate_6_reg[12]_i_1_n_2 ,\current_rate_6_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_6_reg[12]_i_1_n_4 ,\current_rate_6_reg[12]_i_1_n_5 ,\current_rate_6_reg[12]_i_1_n_6 ,\current_rate_6_reg[12]_i_1_n_7 }),
        .S(current_rate_6_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_6_reg[13] 
       (.C(ap_clk),
        .CE(ap_condition_1098),
        .D(\current_rate_6_reg[12]_i_1_n_6 ),
        .Q(current_rate_6_reg[13]),
        .R(current_rate_6));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_6_reg[14] 
       (.C(ap_clk),
        .CE(ap_condition_1098),
        .D(\current_rate_6_reg[12]_i_1_n_5 ),
        .Q(current_rate_6_reg[14]),
        .R(current_rate_6));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_6_reg[15] 
       (.C(ap_clk),
        .CE(ap_condition_1098),
        .D(\current_rate_6_reg[12]_i_1_n_4 ),
        .Q(current_rate_6_reg[15]),
        .R(current_rate_6));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_6_reg[16] 
       (.C(ap_clk),
        .CE(ap_condition_1098),
        .D(\current_rate_6_reg[16]_i_1_n_7 ),
        .Q(current_rate_6_reg[16]),
        .R(current_rate_6));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_6_reg[16]_i_1 
       (.CI(\current_rate_6_reg[12]_i_1_n_0 ),
        .CO({\current_rate_6_reg[16]_i_1_n_0 ,\current_rate_6_reg[16]_i_1_n_1 ,\current_rate_6_reg[16]_i_1_n_2 ,\current_rate_6_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_6_reg[16]_i_1_n_4 ,\current_rate_6_reg[16]_i_1_n_5 ,\current_rate_6_reg[16]_i_1_n_6 ,\current_rate_6_reg[16]_i_1_n_7 }),
        .S(current_rate_6_reg[19:16]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_6_reg[17] 
       (.C(ap_clk),
        .CE(ap_condition_1098),
        .D(\current_rate_6_reg[16]_i_1_n_6 ),
        .Q(current_rate_6_reg[17]),
        .R(current_rate_6));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_6_reg[18] 
       (.C(ap_clk),
        .CE(ap_condition_1098),
        .D(\current_rate_6_reg[16]_i_1_n_5 ),
        .Q(current_rate_6_reg[18]),
        .R(current_rate_6));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_6_reg[19] 
       (.C(ap_clk),
        .CE(ap_condition_1098),
        .D(\current_rate_6_reg[16]_i_1_n_4 ),
        .Q(current_rate_6_reg[19]),
        .R(current_rate_6));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_6_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_1098),
        .D(\current_rate_6_reg[0]_i_3_n_6 ),
        .Q(current_rate_6_reg[1]),
        .R(current_rate_6));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_6_reg[20] 
       (.C(ap_clk),
        .CE(ap_condition_1098),
        .D(\current_rate_6_reg[20]_i_1_n_7 ),
        .Q(current_rate_6_reg[20]),
        .R(current_rate_6));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_6_reg[20]_i_1 
       (.CI(\current_rate_6_reg[16]_i_1_n_0 ),
        .CO({\current_rate_6_reg[20]_i_1_n_0 ,\current_rate_6_reg[20]_i_1_n_1 ,\current_rate_6_reg[20]_i_1_n_2 ,\current_rate_6_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_6_reg[20]_i_1_n_4 ,\current_rate_6_reg[20]_i_1_n_5 ,\current_rate_6_reg[20]_i_1_n_6 ,\current_rate_6_reg[20]_i_1_n_7 }),
        .S(current_rate_6_reg[23:20]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_6_reg[21] 
       (.C(ap_clk),
        .CE(ap_condition_1098),
        .D(\current_rate_6_reg[20]_i_1_n_6 ),
        .Q(current_rate_6_reg[21]),
        .R(current_rate_6));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_6_reg[22] 
       (.C(ap_clk),
        .CE(ap_condition_1098),
        .D(\current_rate_6_reg[20]_i_1_n_5 ),
        .Q(current_rate_6_reg[22]),
        .R(current_rate_6));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_6_reg[23] 
       (.C(ap_clk),
        .CE(ap_condition_1098),
        .D(\current_rate_6_reg[20]_i_1_n_4 ),
        .Q(current_rate_6_reg[23]),
        .R(current_rate_6));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_6_reg[24] 
       (.C(ap_clk),
        .CE(ap_condition_1098),
        .D(\current_rate_6_reg[24]_i_1_n_7 ),
        .Q(current_rate_6_reg[24]),
        .R(current_rate_6));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_6_reg[24]_i_1 
       (.CI(\current_rate_6_reg[20]_i_1_n_0 ),
        .CO({\current_rate_6_reg[24]_i_1_n_0 ,\current_rate_6_reg[24]_i_1_n_1 ,\current_rate_6_reg[24]_i_1_n_2 ,\current_rate_6_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_6_reg[24]_i_1_n_4 ,\current_rate_6_reg[24]_i_1_n_5 ,\current_rate_6_reg[24]_i_1_n_6 ,\current_rate_6_reg[24]_i_1_n_7 }),
        .S(current_rate_6_reg[27:24]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_6_reg[25] 
       (.C(ap_clk),
        .CE(ap_condition_1098),
        .D(\current_rate_6_reg[24]_i_1_n_6 ),
        .Q(current_rate_6_reg[25]),
        .R(current_rate_6));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_6_reg[26] 
       (.C(ap_clk),
        .CE(ap_condition_1098),
        .D(\current_rate_6_reg[24]_i_1_n_5 ),
        .Q(current_rate_6_reg[26]),
        .R(current_rate_6));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_6_reg[27] 
       (.C(ap_clk),
        .CE(ap_condition_1098),
        .D(\current_rate_6_reg[24]_i_1_n_4 ),
        .Q(current_rate_6_reg[27]),
        .R(current_rate_6));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_6_reg[28] 
       (.C(ap_clk),
        .CE(ap_condition_1098),
        .D(\current_rate_6_reg[28]_i_1_n_7 ),
        .Q(current_rate_6_reg[28]),
        .R(current_rate_6));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_6_reg[28]_i_1 
       (.CI(\current_rate_6_reg[24]_i_1_n_0 ),
        .CO({\NLW_current_rate_6_reg[28]_i_1_CO_UNCONNECTED [3],\current_rate_6_reg[28]_i_1_n_1 ,\current_rate_6_reg[28]_i_1_n_2 ,\current_rate_6_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_6_reg[28]_i_1_n_4 ,\current_rate_6_reg[28]_i_1_n_5 ,\current_rate_6_reg[28]_i_1_n_6 ,\current_rate_6_reg[28]_i_1_n_7 }),
        .S(current_rate_6_reg[31:28]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_6_reg[29] 
       (.C(ap_clk),
        .CE(ap_condition_1098),
        .D(\current_rate_6_reg[28]_i_1_n_6 ),
        .Q(current_rate_6_reg[29]),
        .R(current_rate_6));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_6_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_1098),
        .D(\current_rate_6_reg[0]_i_3_n_5 ),
        .Q(current_rate_6_reg[2]),
        .R(current_rate_6));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_6_reg[30] 
       (.C(ap_clk),
        .CE(ap_condition_1098),
        .D(\current_rate_6_reg[28]_i_1_n_5 ),
        .Q(current_rate_6_reg[30]),
        .R(current_rate_6));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_6_reg[31] 
       (.C(ap_clk),
        .CE(ap_condition_1098),
        .D(\current_rate_6_reg[28]_i_1_n_4 ),
        .Q(current_rate_6_reg[31]),
        .R(current_rate_6));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_6_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_1098),
        .D(\current_rate_6_reg[0]_i_3_n_4 ),
        .Q(current_rate_6_reg[3]),
        .R(current_rate_6));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_6_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_1098),
        .D(\current_rate_6_reg[4]_i_1_n_7 ),
        .Q(current_rate_6_reg[4]),
        .R(current_rate_6));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_6_reg[4]_i_1 
       (.CI(\current_rate_6_reg[0]_i_3_n_0 ),
        .CO({\current_rate_6_reg[4]_i_1_n_0 ,\current_rate_6_reg[4]_i_1_n_1 ,\current_rate_6_reg[4]_i_1_n_2 ,\current_rate_6_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_6_reg[4]_i_1_n_4 ,\current_rate_6_reg[4]_i_1_n_5 ,\current_rate_6_reg[4]_i_1_n_6 ,\current_rate_6_reg[4]_i_1_n_7 }),
        .S(current_rate_6_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_6_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_1098),
        .D(\current_rate_6_reg[4]_i_1_n_6 ),
        .Q(current_rate_6_reg[5]),
        .R(current_rate_6));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_6_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_1098),
        .D(\current_rate_6_reg[4]_i_1_n_5 ),
        .Q(current_rate_6_reg[6]),
        .R(current_rate_6));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_6_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_1098),
        .D(\current_rate_6_reg[4]_i_1_n_4 ),
        .Q(current_rate_6_reg[7]),
        .R(current_rate_6));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_6_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_1098),
        .D(\current_rate_6_reg[8]_i_1_n_7 ),
        .Q(current_rate_6_reg[8]),
        .R(current_rate_6));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_6_reg[8]_i_1 
       (.CI(\current_rate_6_reg[4]_i_1_n_0 ),
        .CO({\current_rate_6_reg[8]_i_1_n_0 ,\current_rate_6_reg[8]_i_1_n_1 ,\current_rate_6_reg[8]_i_1_n_2 ,\current_rate_6_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_6_reg[8]_i_1_n_4 ,\current_rate_6_reg[8]_i_1_n_5 ,\current_rate_6_reg[8]_i_1_n_6 ,\current_rate_6_reg[8]_i_1_n_7 }),
        .S(current_rate_6_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_6_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_1098),
        .D(\current_rate_6_reg[8]_i_1_n_6 ),
        .Q(current_rate_6_reg[9]),
        .R(current_rate_6));
  LUT1 #(
    .INIT(2'h1)) 
    \current_rate_7[0]_i_4 
       (.I0(current_rate_7_reg[0]),
        .O(\current_rate_7[0]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_7_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_1151),
        .D(\current_rate_7_reg[0]_i_3_n_7 ),
        .Q(current_rate_7_reg[0]),
        .R(current_rate_7));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_7_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\current_rate_7_reg[0]_i_3_n_0 ,\current_rate_7_reg[0]_i_3_n_1 ,\current_rate_7_reg[0]_i_3_n_2 ,\current_rate_7_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\current_rate_7_reg[0]_i_3_n_4 ,\current_rate_7_reg[0]_i_3_n_5 ,\current_rate_7_reg[0]_i_3_n_6 ,\current_rate_7_reg[0]_i_3_n_7 }),
        .S({current_rate_7_reg[3:1],\current_rate_7[0]_i_4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_7_reg[10] 
       (.C(ap_clk),
        .CE(ap_condition_1151),
        .D(\current_rate_7_reg[8]_i_1_n_5 ),
        .Q(current_rate_7_reg[10]),
        .R(current_rate_7));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_7_reg[11] 
       (.C(ap_clk),
        .CE(ap_condition_1151),
        .D(\current_rate_7_reg[8]_i_1_n_4 ),
        .Q(current_rate_7_reg[11]),
        .R(current_rate_7));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_7_reg[12] 
       (.C(ap_clk),
        .CE(ap_condition_1151),
        .D(\current_rate_7_reg[12]_i_1_n_7 ),
        .Q(current_rate_7_reg[12]),
        .R(current_rate_7));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_7_reg[12]_i_1 
       (.CI(\current_rate_7_reg[8]_i_1_n_0 ),
        .CO({\current_rate_7_reg[12]_i_1_n_0 ,\current_rate_7_reg[12]_i_1_n_1 ,\current_rate_7_reg[12]_i_1_n_2 ,\current_rate_7_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_7_reg[12]_i_1_n_4 ,\current_rate_7_reg[12]_i_1_n_5 ,\current_rate_7_reg[12]_i_1_n_6 ,\current_rate_7_reg[12]_i_1_n_7 }),
        .S(current_rate_7_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_7_reg[13] 
       (.C(ap_clk),
        .CE(ap_condition_1151),
        .D(\current_rate_7_reg[12]_i_1_n_6 ),
        .Q(current_rate_7_reg[13]),
        .R(current_rate_7));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_7_reg[14] 
       (.C(ap_clk),
        .CE(ap_condition_1151),
        .D(\current_rate_7_reg[12]_i_1_n_5 ),
        .Q(current_rate_7_reg[14]),
        .R(current_rate_7));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_7_reg[15] 
       (.C(ap_clk),
        .CE(ap_condition_1151),
        .D(\current_rate_7_reg[12]_i_1_n_4 ),
        .Q(current_rate_7_reg[15]),
        .R(current_rate_7));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_7_reg[16] 
       (.C(ap_clk),
        .CE(ap_condition_1151),
        .D(\current_rate_7_reg[16]_i_1_n_7 ),
        .Q(current_rate_7_reg[16]),
        .R(current_rate_7));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_7_reg[16]_i_1 
       (.CI(\current_rate_7_reg[12]_i_1_n_0 ),
        .CO({\current_rate_7_reg[16]_i_1_n_0 ,\current_rate_7_reg[16]_i_1_n_1 ,\current_rate_7_reg[16]_i_1_n_2 ,\current_rate_7_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_7_reg[16]_i_1_n_4 ,\current_rate_7_reg[16]_i_1_n_5 ,\current_rate_7_reg[16]_i_1_n_6 ,\current_rate_7_reg[16]_i_1_n_7 }),
        .S(current_rate_7_reg[19:16]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_7_reg[17] 
       (.C(ap_clk),
        .CE(ap_condition_1151),
        .D(\current_rate_7_reg[16]_i_1_n_6 ),
        .Q(current_rate_7_reg[17]),
        .R(current_rate_7));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_7_reg[18] 
       (.C(ap_clk),
        .CE(ap_condition_1151),
        .D(\current_rate_7_reg[16]_i_1_n_5 ),
        .Q(current_rate_7_reg[18]),
        .R(current_rate_7));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_7_reg[19] 
       (.C(ap_clk),
        .CE(ap_condition_1151),
        .D(\current_rate_7_reg[16]_i_1_n_4 ),
        .Q(current_rate_7_reg[19]),
        .R(current_rate_7));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_7_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_1151),
        .D(\current_rate_7_reg[0]_i_3_n_6 ),
        .Q(current_rate_7_reg[1]),
        .R(current_rate_7));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_7_reg[20] 
       (.C(ap_clk),
        .CE(ap_condition_1151),
        .D(\current_rate_7_reg[20]_i_1_n_7 ),
        .Q(current_rate_7_reg[20]),
        .R(current_rate_7));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_7_reg[20]_i_1 
       (.CI(\current_rate_7_reg[16]_i_1_n_0 ),
        .CO({\current_rate_7_reg[20]_i_1_n_0 ,\current_rate_7_reg[20]_i_1_n_1 ,\current_rate_7_reg[20]_i_1_n_2 ,\current_rate_7_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_7_reg[20]_i_1_n_4 ,\current_rate_7_reg[20]_i_1_n_5 ,\current_rate_7_reg[20]_i_1_n_6 ,\current_rate_7_reg[20]_i_1_n_7 }),
        .S(current_rate_7_reg[23:20]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_7_reg[21] 
       (.C(ap_clk),
        .CE(ap_condition_1151),
        .D(\current_rate_7_reg[20]_i_1_n_6 ),
        .Q(current_rate_7_reg[21]),
        .R(current_rate_7));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_7_reg[22] 
       (.C(ap_clk),
        .CE(ap_condition_1151),
        .D(\current_rate_7_reg[20]_i_1_n_5 ),
        .Q(current_rate_7_reg[22]),
        .R(current_rate_7));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_7_reg[23] 
       (.C(ap_clk),
        .CE(ap_condition_1151),
        .D(\current_rate_7_reg[20]_i_1_n_4 ),
        .Q(current_rate_7_reg[23]),
        .R(current_rate_7));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_7_reg[24] 
       (.C(ap_clk),
        .CE(ap_condition_1151),
        .D(\current_rate_7_reg[24]_i_1_n_7 ),
        .Q(current_rate_7_reg[24]),
        .R(current_rate_7));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_7_reg[24]_i_1 
       (.CI(\current_rate_7_reg[20]_i_1_n_0 ),
        .CO({\current_rate_7_reg[24]_i_1_n_0 ,\current_rate_7_reg[24]_i_1_n_1 ,\current_rate_7_reg[24]_i_1_n_2 ,\current_rate_7_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_7_reg[24]_i_1_n_4 ,\current_rate_7_reg[24]_i_1_n_5 ,\current_rate_7_reg[24]_i_1_n_6 ,\current_rate_7_reg[24]_i_1_n_7 }),
        .S(current_rate_7_reg[27:24]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_7_reg[25] 
       (.C(ap_clk),
        .CE(ap_condition_1151),
        .D(\current_rate_7_reg[24]_i_1_n_6 ),
        .Q(current_rate_7_reg[25]),
        .R(current_rate_7));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_7_reg[26] 
       (.C(ap_clk),
        .CE(ap_condition_1151),
        .D(\current_rate_7_reg[24]_i_1_n_5 ),
        .Q(current_rate_7_reg[26]),
        .R(current_rate_7));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_7_reg[27] 
       (.C(ap_clk),
        .CE(ap_condition_1151),
        .D(\current_rate_7_reg[24]_i_1_n_4 ),
        .Q(current_rate_7_reg[27]),
        .R(current_rate_7));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_7_reg[28] 
       (.C(ap_clk),
        .CE(ap_condition_1151),
        .D(\current_rate_7_reg[28]_i_1_n_7 ),
        .Q(current_rate_7_reg[28]),
        .R(current_rate_7));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_7_reg[28]_i_1 
       (.CI(\current_rate_7_reg[24]_i_1_n_0 ),
        .CO({\NLW_current_rate_7_reg[28]_i_1_CO_UNCONNECTED [3],\current_rate_7_reg[28]_i_1_n_1 ,\current_rate_7_reg[28]_i_1_n_2 ,\current_rate_7_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_7_reg[28]_i_1_n_4 ,\current_rate_7_reg[28]_i_1_n_5 ,\current_rate_7_reg[28]_i_1_n_6 ,\current_rate_7_reg[28]_i_1_n_7 }),
        .S(current_rate_7_reg[31:28]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_7_reg[29] 
       (.C(ap_clk),
        .CE(ap_condition_1151),
        .D(\current_rate_7_reg[28]_i_1_n_6 ),
        .Q(current_rate_7_reg[29]),
        .R(current_rate_7));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_7_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_1151),
        .D(\current_rate_7_reg[0]_i_3_n_5 ),
        .Q(current_rate_7_reg[2]),
        .R(current_rate_7));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_7_reg[30] 
       (.C(ap_clk),
        .CE(ap_condition_1151),
        .D(\current_rate_7_reg[28]_i_1_n_5 ),
        .Q(current_rate_7_reg[30]),
        .R(current_rate_7));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_7_reg[31] 
       (.C(ap_clk),
        .CE(ap_condition_1151),
        .D(\current_rate_7_reg[28]_i_1_n_4 ),
        .Q(current_rate_7_reg[31]),
        .R(current_rate_7));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_7_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_1151),
        .D(\current_rate_7_reg[0]_i_3_n_4 ),
        .Q(current_rate_7_reg[3]),
        .R(current_rate_7));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_7_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_1151),
        .D(\current_rate_7_reg[4]_i_1_n_7 ),
        .Q(current_rate_7_reg[4]),
        .R(current_rate_7));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_7_reg[4]_i_1 
       (.CI(\current_rate_7_reg[0]_i_3_n_0 ),
        .CO({\current_rate_7_reg[4]_i_1_n_0 ,\current_rate_7_reg[4]_i_1_n_1 ,\current_rate_7_reg[4]_i_1_n_2 ,\current_rate_7_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_7_reg[4]_i_1_n_4 ,\current_rate_7_reg[4]_i_1_n_5 ,\current_rate_7_reg[4]_i_1_n_6 ,\current_rate_7_reg[4]_i_1_n_7 }),
        .S(current_rate_7_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_7_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_1151),
        .D(\current_rate_7_reg[4]_i_1_n_6 ),
        .Q(current_rate_7_reg[5]),
        .R(current_rate_7));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_7_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_1151),
        .D(\current_rate_7_reg[4]_i_1_n_5 ),
        .Q(current_rate_7_reg[6]),
        .R(current_rate_7));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_7_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_1151),
        .D(\current_rate_7_reg[4]_i_1_n_4 ),
        .Q(current_rate_7_reg[7]),
        .R(current_rate_7));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_7_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_1151),
        .D(\current_rate_7_reg[8]_i_1_n_7 ),
        .Q(current_rate_7_reg[8]),
        .R(current_rate_7));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_7_reg[8]_i_1 
       (.CI(\current_rate_7_reg[4]_i_1_n_0 ),
        .CO({\current_rate_7_reg[8]_i_1_n_0 ,\current_rate_7_reg[8]_i_1_n_1 ,\current_rate_7_reg[8]_i_1_n_2 ,\current_rate_7_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_7_reg[8]_i_1_n_4 ,\current_rate_7_reg[8]_i_1_n_5 ,\current_rate_7_reg[8]_i_1_n_6 ,\current_rate_7_reg[8]_i_1_n_7 }),
        .S(current_rate_7_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_7_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_1151),
        .D(\current_rate_7_reg[8]_i_1_n_6 ),
        .Q(current_rate_7_reg[9]),
        .R(current_rate_7));
  LUT2 #(
    .INIT(4'hE)) 
    \current_rate_8[0]_i_10 
       (.I0(add_ln62_8_fu_1617_p2[24]),
        .I1(add_ln62_8_fu_1617_p2[25]),
        .O(\current_rate_8[0]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \current_rate_8[0]_i_11 
       (.I0(add_ln62_8_fu_1617_p2[31]),
        .I1(add_ln62_8_fu_1617_p2[30]),
        .O(\current_rate_8[0]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \current_rate_8[0]_i_12 
       (.I0(add_ln62_8_fu_1617_p2[29]),
        .I1(add_ln62_8_fu_1617_p2[28]),
        .O(\current_rate_8[0]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \current_rate_8[0]_i_13 
       (.I0(add_ln62_8_fu_1617_p2[27]),
        .I1(add_ln62_8_fu_1617_p2[26]),
        .O(\current_rate_8[0]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \current_rate_8[0]_i_14 
       (.I0(add_ln62_8_fu_1617_p2[25]),
        .I1(add_ln62_8_fu_1617_p2[24]),
        .O(\current_rate_8[0]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \current_rate_8[0]_i_15 
       (.I0(add_ln62_8_fu_1617_p2[15]),
        .I1(add_ln62_8_fu_1617_p2[14]),
        .O(\current_rate_8[0]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \current_rate_8[0]_i_16 
       (.I0(add_ln62_8_fu_1617_p2[22]),
        .I1(add_ln62_8_fu_1617_p2[23]),
        .O(\current_rate_8[0]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \current_rate_8[0]_i_17 
       (.I0(add_ln62_8_fu_1617_p2[20]),
        .I1(add_ln62_8_fu_1617_p2[21]),
        .O(\current_rate_8[0]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \current_rate_8[0]_i_19 
       (.I0(add_ln62_8_fu_1617_p2[16]),
        .I1(add_ln62_8_fu_1617_p2[17]),
        .O(\current_rate_8[0]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \current_rate_8[0]_i_20 
       (.I0(add_ln62_8_fu_1617_p2[23]),
        .I1(add_ln62_8_fu_1617_p2[22]),
        .O(\current_rate_8[0]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \current_rate_8[0]_i_21 
       (.I0(add_ln62_8_fu_1617_p2[21]),
        .I1(add_ln62_8_fu_1617_p2[20]),
        .O(\current_rate_8[0]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \current_rate_8[0]_i_22 
       (.I0(add_ln62_8_fu_1617_p2[18]),
        .I1(add_ln62_8_fu_1617_p2[19]),
        .O(\current_rate_8[0]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \current_rate_8[0]_i_23 
       (.I0(add_ln62_8_fu_1617_p2[17]),
        .I1(add_ln62_8_fu_1617_p2[16]),
        .O(\current_rate_8[0]_i_23_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \current_rate_8[0]_i_5 
       (.I0(current_rate_8_reg[0]),
        .O(\current_rate_8[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \current_rate_8[0]_i_7 
       (.I0(add_ln62_8_fu_1617_p2[30]),
        .I1(add_ln62_8_fu_1617_p2[31]),
        .O(\current_rate_8[0]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \current_rate_8[0]_i_8 
       (.I0(add_ln62_8_fu_1617_p2[28]),
        .I1(add_ln62_8_fu_1617_p2[29]),
        .O(\current_rate_8[0]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \current_rate_8[0]_i_9 
       (.I0(add_ln62_8_fu_1617_p2[26]),
        .I1(add_ln62_8_fu_1617_p2[27]),
        .O(\current_rate_8[0]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_8_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_1134),
        .D(\current_rate_8_reg[0]_i_3_n_7 ),
        .Q(current_rate_8_reg[0]),
        .R(current_rate_8));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_8_reg[0]_i_18 
       (.CI(\current_rate_8_reg[0]_i_27_n_0 ),
        .CO({\current_rate_8_reg[0]_i_18_n_0 ,\current_rate_8_reg[0]_i_18_n_1 ,\current_rate_8_reg[0]_i_18_n_2 ,\current_rate_8_reg[0]_i_18_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln62_8_fu_1617_p2[20:17]),
        .S(current_rate_8_reg[20:17]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_8_reg[0]_i_24 
       (.CI(\current_rate_8_reg[0]_i_25_n_0 ),
        .CO({\NLW_current_rate_8_reg[0]_i_24_CO_UNCONNECTED [3:2],\current_rate_8_reg[0]_i_24_n_2 ,\current_rate_8_reg[0]_i_24_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_current_rate_8_reg[0]_i_24_O_UNCONNECTED [3],add_ln62_8_fu_1617_p2[31:29]}),
        .S({1'b0,current_rate_8_reg[31:29]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_8_reg[0]_i_25 
       (.CI(\current_rate_8_reg[0]_i_26_n_0 ),
        .CO({\current_rate_8_reg[0]_i_25_n_0 ,\current_rate_8_reg[0]_i_25_n_1 ,\current_rate_8_reg[0]_i_25_n_2 ,\current_rate_8_reg[0]_i_25_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln62_8_fu_1617_p2[28:25]),
        .S(current_rate_8_reg[28:25]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_8_reg[0]_i_26 
       (.CI(\current_rate_8_reg[0]_i_18_n_0 ),
        .CO({\current_rate_8_reg[0]_i_26_n_0 ,\current_rate_8_reg[0]_i_26_n_1 ,\current_rate_8_reg[0]_i_26_n_2 ,\current_rate_8_reg[0]_i_26_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln62_8_fu_1617_p2[24:21]),
        .S(current_rate_8_reg[24:21]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_8_reg[0]_i_27 
       (.CI(\current_rate_8_reg[0]_i_28_n_0 ),
        .CO({\current_rate_8_reg[0]_i_27_n_0 ,\current_rate_8_reg[0]_i_27_n_1 ,\current_rate_8_reg[0]_i_27_n_2 ,\current_rate_8_reg[0]_i_27_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({add_ln62_8_fu_1617_p2[16:14],\NLW_current_rate_8_reg[0]_i_27_O_UNCONNECTED [0]}),
        .S(current_rate_8_reg[16:13]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_8_reg[0]_i_28 
       (.CI(\current_rate_8_reg[0]_i_29_n_0 ),
        .CO({\current_rate_8_reg[0]_i_28_n_0 ,\current_rate_8_reg[0]_i_28_n_1 ,\current_rate_8_reg[0]_i_28_n_2 ,\current_rate_8_reg[0]_i_28_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_current_rate_8_reg[0]_i_28_O_UNCONNECTED [3:0]),
        .S(current_rate_8_reg[12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_8_reg[0]_i_29 
       (.CI(\current_rate_8_reg[0]_i_30_n_0 ),
        .CO({\current_rate_8_reg[0]_i_29_n_0 ,\current_rate_8_reg[0]_i_29_n_1 ,\current_rate_8_reg[0]_i_29_n_2 ,\current_rate_8_reg[0]_i_29_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_current_rate_8_reg[0]_i_29_O_UNCONNECTED [3:0]),
        .S(current_rate_8_reg[8:5]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_8_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\current_rate_8_reg[0]_i_3_n_0 ,\current_rate_8_reg[0]_i_3_n_1 ,\current_rate_8_reg[0]_i_3_n_2 ,\current_rate_8_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\current_rate_8_reg[0]_i_3_n_4 ,\current_rate_8_reg[0]_i_3_n_5 ,\current_rate_8_reg[0]_i_3_n_6 ,\current_rate_8_reg[0]_i_3_n_7 }),
        .S({current_rate_8_reg[3:1],\current_rate_8[0]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_8_reg[0]_i_30 
       (.CI(1'b0),
        .CO({\current_rate_8_reg[0]_i_30_n_0 ,\current_rate_8_reg[0]_i_30_n_1 ,\current_rate_8_reg[0]_i_30_n_2 ,\current_rate_8_reg[0]_i_30_n_3 }),
        .CYINIT(current_rate_8_reg[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_current_rate_8_reg[0]_i_30_O_UNCONNECTED [3:0]),
        .S(current_rate_8_reg[4:1]));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \current_rate_8_reg[0]_i_4 
       (.CI(\current_rate_8_reg[0]_i_6_n_0 ),
        .CO({icmp_ln71_8_fu_1629_p2,\current_rate_8_reg[0]_i_4_n_1 ,\current_rate_8_reg[0]_i_4_n_2 ,\current_rate_8_reg[0]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\current_rate_8[0]_i_7_n_0 ,\current_rate_8[0]_i_8_n_0 ,\current_rate_8[0]_i_9_n_0 ,\current_rate_8[0]_i_10_n_0 }),
        .O(\NLW_current_rate_8_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({\current_rate_8[0]_i_11_n_0 ,\current_rate_8[0]_i_12_n_0 ,\current_rate_8[0]_i_13_n_0 ,\current_rate_8[0]_i_14_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \current_rate_8_reg[0]_i_6 
       (.CI(1'b0),
        .CO({\current_rate_8_reg[0]_i_6_n_0 ,\current_rate_8_reg[0]_i_6_n_1 ,\current_rate_8_reg[0]_i_6_n_2 ,\current_rate_8_reg[0]_i_6_n_3 }),
        .CYINIT(\current_rate_8[0]_i_15_n_0 ),
        .DI({\current_rate_8[0]_i_16_n_0 ,\current_rate_8[0]_i_17_n_0 ,add_ln62_8_fu_1617_p2[19],\current_rate_8[0]_i_19_n_0 }),
        .O(\NLW_current_rate_8_reg[0]_i_6_O_UNCONNECTED [3:0]),
        .S({\current_rate_8[0]_i_20_n_0 ,\current_rate_8[0]_i_21_n_0 ,\current_rate_8[0]_i_22_n_0 ,\current_rate_8[0]_i_23_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_8_reg[10] 
       (.C(ap_clk),
        .CE(ap_condition_1134),
        .D(\current_rate_8_reg[8]_i_1_n_5 ),
        .Q(current_rate_8_reg[10]),
        .R(current_rate_8));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_8_reg[11] 
       (.C(ap_clk),
        .CE(ap_condition_1134),
        .D(\current_rate_8_reg[8]_i_1_n_4 ),
        .Q(current_rate_8_reg[11]),
        .R(current_rate_8));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_8_reg[12] 
       (.C(ap_clk),
        .CE(ap_condition_1134),
        .D(\current_rate_8_reg[12]_i_1_n_7 ),
        .Q(current_rate_8_reg[12]),
        .R(current_rate_8));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_8_reg[12]_i_1 
       (.CI(\current_rate_8_reg[8]_i_1_n_0 ),
        .CO({\current_rate_8_reg[12]_i_1_n_0 ,\current_rate_8_reg[12]_i_1_n_1 ,\current_rate_8_reg[12]_i_1_n_2 ,\current_rate_8_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_8_reg[12]_i_1_n_4 ,\current_rate_8_reg[12]_i_1_n_5 ,\current_rate_8_reg[12]_i_1_n_6 ,\current_rate_8_reg[12]_i_1_n_7 }),
        .S(current_rate_8_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_8_reg[13] 
       (.C(ap_clk),
        .CE(ap_condition_1134),
        .D(\current_rate_8_reg[12]_i_1_n_6 ),
        .Q(current_rate_8_reg[13]),
        .R(current_rate_8));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_8_reg[14] 
       (.C(ap_clk),
        .CE(ap_condition_1134),
        .D(\current_rate_8_reg[12]_i_1_n_5 ),
        .Q(current_rate_8_reg[14]),
        .R(current_rate_8));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_8_reg[15] 
       (.C(ap_clk),
        .CE(ap_condition_1134),
        .D(\current_rate_8_reg[12]_i_1_n_4 ),
        .Q(current_rate_8_reg[15]),
        .R(current_rate_8));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_8_reg[16] 
       (.C(ap_clk),
        .CE(ap_condition_1134),
        .D(\current_rate_8_reg[16]_i_1_n_7 ),
        .Q(current_rate_8_reg[16]),
        .R(current_rate_8));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_8_reg[16]_i_1 
       (.CI(\current_rate_8_reg[12]_i_1_n_0 ),
        .CO({\current_rate_8_reg[16]_i_1_n_0 ,\current_rate_8_reg[16]_i_1_n_1 ,\current_rate_8_reg[16]_i_1_n_2 ,\current_rate_8_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_8_reg[16]_i_1_n_4 ,\current_rate_8_reg[16]_i_1_n_5 ,\current_rate_8_reg[16]_i_1_n_6 ,\current_rate_8_reg[16]_i_1_n_7 }),
        .S(current_rate_8_reg[19:16]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_8_reg[17] 
       (.C(ap_clk),
        .CE(ap_condition_1134),
        .D(\current_rate_8_reg[16]_i_1_n_6 ),
        .Q(current_rate_8_reg[17]),
        .R(current_rate_8));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_8_reg[18] 
       (.C(ap_clk),
        .CE(ap_condition_1134),
        .D(\current_rate_8_reg[16]_i_1_n_5 ),
        .Q(current_rate_8_reg[18]),
        .R(current_rate_8));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_8_reg[19] 
       (.C(ap_clk),
        .CE(ap_condition_1134),
        .D(\current_rate_8_reg[16]_i_1_n_4 ),
        .Q(current_rate_8_reg[19]),
        .R(current_rate_8));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_8_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_1134),
        .D(\current_rate_8_reg[0]_i_3_n_6 ),
        .Q(current_rate_8_reg[1]),
        .R(current_rate_8));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_8_reg[20] 
       (.C(ap_clk),
        .CE(ap_condition_1134),
        .D(\current_rate_8_reg[20]_i_1_n_7 ),
        .Q(current_rate_8_reg[20]),
        .R(current_rate_8));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_8_reg[20]_i_1 
       (.CI(\current_rate_8_reg[16]_i_1_n_0 ),
        .CO({\current_rate_8_reg[20]_i_1_n_0 ,\current_rate_8_reg[20]_i_1_n_1 ,\current_rate_8_reg[20]_i_1_n_2 ,\current_rate_8_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_8_reg[20]_i_1_n_4 ,\current_rate_8_reg[20]_i_1_n_5 ,\current_rate_8_reg[20]_i_1_n_6 ,\current_rate_8_reg[20]_i_1_n_7 }),
        .S(current_rate_8_reg[23:20]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_8_reg[21] 
       (.C(ap_clk),
        .CE(ap_condition_1134),
        .D(\current_rate_8_reg[20]_i_1_n_6 ),
        .Q(current_rate_8_reg[21]),
        .R(current_rate_8));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_8_reg[22] 
       (.C(ap_clk),
        .CE(ap_condition_1134),
        .D(\current_rate_8_reg[20]_i_1_n_5 ),
        .Q(current_rate_8_reg[22]),
        .R(current_rate_8));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_8_reg[23] 
       (.C(ap_clk),
        .CE(ap_condition_1134),
        .D(\current_rate_8_reg[20]_i_1_n_4 ),
        .Q(current_rate_8_reg[23]),
        .R(current_rate_8));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_8_reg[24] 
       (.C(ap_clk),
        .CE(ap_condition_1134),
        .D(\current_rate_8_reg[24]_i_1_n_7 ),
        .Q(current_rate_8_reg[24]),
        .R(current_rate_8));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_8_reg[24]_i_1 
       (.CI(\current_rate_8_reg[20]_i_1_n_0 ),
        .CO({\current_rate_8_reg[24]_i_1_n_0 ,\current_rate_8_reg[24]_i_1_n_1 ,\current_rate_8_reg[24]_i_1_n_2 ,\current_rate_8_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_8_reg[24]_i_1_n_4 ,\current_rate_8_reg[24]_i_1_n_5 ,\current_rate_8_reg[24]_i_1_n_6 ,\current_rate_8_reg[24]_i_1_n_7 }),
        .S(current_rate_8_reg[27:24]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_8_reg[25] 
       (.C(ap_clk),
        .CE(ap_condition_1134),
        .D(\current_rate_8_reg[24]_i_1_n_6 ),
        .Q(current_rate_8_reg[25]),
        .R(current_rate_8));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_8_reg[26] 
       (.C(ap_clk),
        .CE(ap_condition_1134),
        .D(\current_rate_8_reg[24]_i_1_n_5 ),
        .Q(current_rate_8_reg[26]),
        .R(current_rate_8));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_8_reg[27] 
       (.C(ap_clk),
        .CE(ap_condition_1134),
        .D(\current_rate_8_reg[24]_i_1_n_4 ),
        .Q(current_rate_8_reg[27]),
        .R(current_rate_8));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_8_reg[28] 
       (.C(ap_clk),
        .CE(ap_condition_1134),
        .D(\current_rate_8_reg[28]_i_1_n_7 ),
        .Q(current_rate_8_reg[28]),
        .R(current_rate_8));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_8_reg[28]_i_1 
       (.CI(\current_rate_8_reg[24]_i_1_n_0 ),
        .CO({\NLW_current_rate_8_reg[28]_i_1_CO_UNCONNECTED [3],\current_rate_8_reg[28]_i_1_n_1 ,\current_rate_8_reg[28]_i_1_n_2 ,\current_rate_8_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_8_reg[28]_i_1_n_4 ,\current_rate_8_reg[28]_i_1_n_5 ,\current_rate_8_reg[28]_i_1_n_6 ,\current_rate_8_reg[28]_i_1_n_7 }),
        .S(current_rate_8_reg[31:28]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_8_reg[29] 
       (.C(ap_clk),
        .CE(ap_condition_1134),
        .D(\current_rate_8_reg[28]_i_1_n_6 ),
        .Q(current_rate_8_reg[29]),
        .R(current_rate_8));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_8_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_1134),
        .D(\current_rate_8_reg[0]_i_3_n_5 ),
        .Q(current_rate_8_reg[2]),
        .R(current_rate_8));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_8_reg[30] 
       (.C(ap_clk),
        .CE(ap_condition_1134),
        .D(\current_rate_8_reg[28]_i_1_n_5 ),
        .Q(current_rate_8_reg[30]),
        .R(current_rate_8));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_8_reg[31] 
       (.C(ap_clk),
        .CE(ap_condition_1134),
        .D(\current_rate_8_reg[28]_i_1_n_4 ),
        .Q(current_rate_8_reg[31]),
        .R(current_rate_8));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_8_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_1134),
        .D(\current_rate_8_reg[0]_i_3_n_4 ),
        .Q(current_rate_8_reg[3]),
        .R(current_rate_8));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_8_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_1134),
        .D(\current_rate_8_reg[4]_i_1_n_7 ),
        .Q(current_rate_8_reg[4]),
        .R(current_rate_8));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_8_reg[4]_i_1 
       (.CI(\current_rate_8_reg[0]_i_3_n_0 ),
        .CO({\current_rate_8_reg[4]_i_1_n_0 ,\current_rate_8_reg[4]_i_1_n_1 ,\current_rate_8_reg[4]_i_1_n_2 ,\current_rate_8_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_8_reg[4]_i_1_n_4 ,\current_rate_8_reg[4]_i_1_n_5 ,\current_rate_8_reg[4]_i_1_n_6 ,\current_rate_8_reg[4]_i_1_n_7 }),
        .S(current_rate_8_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_8_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_1134),
        .D(\current_rate_8_reg[4]_i_1_n_6 ),
        .Q(current_rate_8_reg[5]),
        .R(current_rate_8));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_8_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_1134),
        .D(\current_rate_8_reg[4]_i_1_n_5 ),
        .Q(current_rate_8_reg[6]),
        .R(current_rate_8));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_8_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_1134),
        .D(\current_rate_8_reg[4]_i_1_n_4 ),
        .Q(current_rate_8_reg[7]),
        .R(current_rate_8));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_8_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_1134),
        .D(\current_rate_8_reg[8]_i_1_n_7 ),
        .Q(current_rate_8_reg[8]),
        .R(current_rate_8));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_8_reg[8]_i_1 
       (.CI(\current_rate_8_reg[4]_i_1_n_0 ),
        .CO({\current_rate_8_reg[8]_i_1_n_0 ,\current_rate_8_reg[8]_i_1_n_1 ,\current_rate_8_reg[8]_i_1_n_2 ,\current_rate_8_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_8_reg[8]_i_1_n_4 ,\current_rate_8_reg[8]_i_1_n_5 ,\current_rate_8_reg[8]_i_1_n_6 ,\current_rate_8_reg[8]_i_1_n_7 }),
        .S(current_rate_8_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_8_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_1134),
        .D(\current_rate_8_reg[8]_i_1_n_6 ),
        .Q(current_rate_8_reg[9]),
        .R(current_rate_8));
  LUT2 #(
    .INIT(4'hE)) 
    \current_rate_9[0]_i_10 
       (.I0(add_ln62_1_fu_882_p2[24]),
        .I1(add_ln62_1_fu_882_p2[25]),
        .O(\current_rate_9[0]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \current_rate_9[0]_i_11 
       (.I0(add_ln62_1_fu_882_p2[31]),
        .I1(add_ln62_1_fu_882_p2[30]),
        .O(\current_rate_9[0]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \current_rate_9[0]_i_12 
       (.I0(add_ln62_1_fu_882_p2[29]),
        .I1(add_ln62_1_fu_882_p2[28]),
        .O(\current_rate_9[0]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \current_rate_9[0]_i_13 
       (.I0(add_ln62_1_fu_882_p2[27]),
        .I1(add_ln62_1_fu_882_p2[26]),
        .O(\current_rate_9[0]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \current_rate_9[0]_i_14 
       (.I0(add_ln62_1_fu_882_p2[25]),
        .I1(add_ln62_1_fu_882_p2[24]),
        .O(\current_rate_9[0]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \current_rate_9[0]_i_15 
       (.I0(add_ln62_1_fu_882_p2[15]),
        .I1(add_ln62_1_fu_882_p2[14]),
        .O(\current_rate_9[0]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \current_rate_9[0]_i_16 
       (.I0(add_ln62_1_fu_882_p2[22]),
        .I1(add_ln62_1_fu_882_p2[23]),
        .O(\current_rate_9[0]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \current_rate_9[0]_i_17 
       (.I0(add_ln62_1_fu_882_p2[20]),
        .I1(add_ln62_1_fu_882_p2[21]),
        .O(\current_rate_9[0]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \current_rate_9[0]_i_19 
       (.I0(add_ln62_1_fu_882_p2[16]),
        .I1(add_ln62_1_fu_882_p2[17]),
        .O(\current_rate_9[0]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \current_rate_9[0]_i_20 
       (.I0(add_ln62_1_fu_882_p2[23]),
        .I1(add_ln62_1_fu_882_p2[22]),
        .O(\current_rate_9[0]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \current_rate_9[0]_i_21 
       (.I0(add_ln62_1_fu_882_p2[21]),
        .I1(add_ln62_1_fu_882_p2[20]),
        .O(\current_rate_9[0]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \current_rate_9[0]_i_22 
       (.I0(add_ln62_1_fu_882_p2[18]),
        .I1(add_ln62_1_fu_882_p2[19]),
        .O(\current_rate_9[0]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \current_rate_9[0]_i_23 
       (.I0(add_ln62_1_fu_882_p2[17]),
        .I1(add_ln62_1_fu_882_p2[16]),
        .O(\current_rate_9[0]_i_23_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \current_rate_9[0]_i_5 
       (.I0(current_rate_9_reg[0]),
        .O(\current_rate_9[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \current_rate_9[0]_i_7 
       (.I0(add_ln62_1_fu_882_p2[30]),
        .I1(add_ln62_1_fu_882_p2[31]),
        .O(\current_rate_9[0]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \current_rate_9[0]_i_8 
       (.I0(add_ln62_1_fu_882_p2[28]),
        .I1(add_ln62_1_fu_882_p2[29]),
        .O(\current_rate_9[0]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \current_rate_9[0]_i_9 
       (.I0(add_ln62_1_fu_882_p2[26]),
        .I1(add_ln62_1_fu_882_p2[27]),
        .O(\current_rate_9[0]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_9_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_1092),
        .D(\current_rate_9_reg[0]_i_3_n_7 ),
        .Q(current_rate_9_reg[0]),
        .R(current_rate_9));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_9_reg[0]_i_18 
       (.CI(\current_rate_9_reg[0]_i_27_n_0 ),
        .CO({\current_rate_9_reg[0]_i_18_n_0 ,\current_rate_9_reg[0]_i_18_n_1 ,\current_rate_9_reg[0]_i_18_n_2 ,\current_rate_9_reg[0]_i_18_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln62_1_fu_882_p2[20:17]),
        .S(current_rate_9_reg[20:17]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_9_reg[0]_i_24 
       (.CI(\current_rate_9_reg[0]_i_25_n_0 ),
        .CO({\NLW_current_rate_9_reg[0]_i_24_CO_UNCONNECTED [3:2],\current_rate_9_reg[0]_i_24_n_2 ,\current_rate_9_reg[0]_i_24_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_current_rate_9_reg[0]_i_24_O_UNCONNECTED [3],add_ln62_1_fu_882_p2[31:29]}),
        .S({1'b0,current_rate_9_reg[31:29]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_9_reg[0]_i_25 
       (.CI(\current_rate_9_reg[0]_i_26_n_0 ),
        .CO({\current_rate_9_reg[0]_i_25_n_0 ,\current_rate_9_reg[0]_i_25_n_1 ,\current_rate_9_reg[0]_i_25_n_2 ,\current_rate_9_reg[0]_i_25_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln62_1_fu_882_p2[28:25]),
        .S(current_rate_9_reg[28:25]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_9_reg[0]_i_26 
       (.CI(\current_rate_9_reg[0]_i_18_n_0 ),
        .CO({\current_rate_9_reg[0]_i_26_n_0 ,\current_rate_9_reg[0]_i_26_n_1 ,\current_rate_9_reg[0]_i_26_n_2 ,\current_rate_9_reg[0]_i_26_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln62_1_fu_882_p2[24:21]),
        .S(current_rate_9_reg[24:21]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_9_reg[0]_i_27 
       (.CI(\current_rate_9_reg[0]_i_28_n_0 ),
        .CO({\current_rate_9_reg[0]_i_27_n_0 ,\current_rate_9_reg[0]_i_27_n_1 ,\current_rate_9_reg[0]_i_27_n_2 ,\current_rate_9_reg[0]_i_27_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({add_ln62_1_fu_882_p2[16:14],\NLW_current_rate_9_reg[0]_i_27_O_UNCONNECTED [0]}),
        .S(current_rate_9_reg[16:13]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_9_reg[0]_i_28 
       (.CI(\current_rate_9_reg[0]_i_29_n_0 ),
        .CO({\current_rate_9_reg[0]_i_28_n_0 ,\current_rate_9_reg[0]_i_28_n_1 ,\current_rate_9_reg[0]_i_28_n_2 ,\current_rate_9_reg[0]_i_28_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_current_rate_9_reg[0]_i_28_O_UNCONNECTED [3:0]),
        .S(current_rate_9_reg[12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_9_reg[0]_i_29 
       (.CI(\current_rate_9_reg[0]_i_30_n_0 ),
        .CO({\current_rate_9_reg[0]_i_29_n_0 ,\current_rate_9_reg[0]_i_29_n_1 ,\current_rate_9_reg[0]_i_29_n_2 ,\current_rate_9_reg[0]_i_29_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_current_rate_9_reg[0]_i_29_O_UNCONNECTED [3:0]),
        .S(current_rate_9_reg[8:5]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_9_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\current_rate_9_reg[0]_i_3_n_0 ,\current_rate_9_reg[0]_i_3_n_1 ,\current_rate_9_reg[0]_i_3_n_2 ,\current_rate_9_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\current_rate_9_reg[0]_i_3_n_4 ,\current_rate_9_reg[0]_i_3_n_5 ,\current_rate_9_reg[0]_i_3_n_6 ,\current_rate_9_reg[0]_i_3_n_7 }),
        .S({current_rate_9_reg[3:1],\current_rate_9[0]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_9_reg[0]_i_30 
       (.CI(1'b0),
        .CO({\current_rate_9_reg[0]_i_30_n_0 ,\current_rate_9_reg[0]_i_30_n_1 ,\current_rate_9_reg[0]_i_30_n_2 ,\current_rate_9_reg[0]_i_30_n_3 }),
        .CYINIT(current_rate_9_reg[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_current_rate_9_reg[0]_i_30_O_UNCONNECTED [3:0]),
        .S(current_rate_9_reg[4:1]));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \current_rate_9_reg[0]_i_4 
       (.CI(\current_rate_9_reg[0]_i_6_n_0 ),
        .CO({icmp_ln71_1_fu_894_p2,\current_rate_9_reg[0]_i_4_n_1 ,\current_rate_9_reg[0]_i_4_n_2 ,\current_rate_9_reg[0]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\current_rate_9[0]_i_7_n_0 ,\current_rate_9[0]_i_8_n_0 ,\current_rate_9[0]_i_9_n_0 ,\current_rate_9[0]_i_10_n_0 }),
        .O(\NLW_current_rate_9_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({\current_rate_9[0]_i_11_n_0 ,\current_rate_9[0]_i_12_n_0 ,\current_rate_9[0]_i_13_n_0 ,\current_rate_9[0]_i_14_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \current_rate_9_reg[0]_i_6 
       (.CI(1'b0),
        .CO({\current_rate_9_reg[0]_i_6_n_0 ,\current_rate_9_reg[0]_i_6_n_1 ,\current_rate_9_reg[0]_i_6_n_2 ,\current_rate_9_reg[0]_i_6_n_3 }),
        .CYINIT(\current_rate_9[0]_i_15_n_0 ),
        .DI({\current_rate_9[0]_i_16_n_0 ,\current_rate_9[0]_i_17_n_0 ,add_ln62_1_fu_882_p2[19],\current_rate_9[0]_i_19_n_0 }),
        .O(\NLW_current_rate_9_reg[0]_i_6_O_UNCONNECTED [3:0]),
        .S({\current_rate_9[0]_i_20_n_0 ,\current_rate_9[0]_i_21_n_0 ,\current_rate_9[0]_i_22_n_0 ,\current_rate_9[0]_i_23_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_9_reg[10] 
       (.C(ap_clk),
        .CE(ap_condition_1092),
        .D(\current_rate_9_reg[8]_i_1_n_5 ),
        .Q(current_rate_9_reg[10]),
        .R(current_rate_9));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_9_reg[11] 
       (.C(ap_clk),
        .CE(ap_condition_1092),
        .D(\current_rate_9_reg[8]_i_1_n_4 ),
        .Q(current_rate_9_reg[11]),
        .R(current_rate_9));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_9_reg[12] 
       (.C(ap_clk),
        .CE(ap_condition_1092),
        .D(\current_rate_9_reg[12]_i_1_n_7 ),
        .Q(current_rate_9_reg[12]),
        .R(current_rate_9));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_9_reg[12]_i_1 
       (.CI(\current_rate_9_reg[8]_i_1_n_0 ),
        .CO({\current_rate_9_reg[12]_i_1_n_0 ,\current_rate_9_reg[12]_i_1_n_1 ,\current_rate_9_reg[12]_i_1_n_2 ,\current_rate_9_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_9_reg[12]_i_1_n_4 ,\current_rate_9_reg[12]_i_1_n_5 ,\current_rate_9_reg[12]_i_1_n_6 ,\current_rate_9_reg[12]_i_1_n_7 }),
        .S(current_rate_9_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_9_reg[13] 
       (.C(ap_clk),
        .CE(ap_condition_1092),
        .D(\current_rate_9_reg[12]_i_1_n_6 ),
        .Q(current_rate_9_reg[13]),
        .R(current_rate_9));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_9_reg[14] 
       (.C(ap_clk),
        .CE(ap_condition_1092),
        .D(\current_rate_9_reg[12]_i_1_n_5 ),
        .Q(current_rate_9_reg[14]),
        .R(current_rate_9));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_9_reg[15] 
       (.C(ap_clk),
        .CE(ap_condition_1092),
        .D(\current_rate_9_reg[12]_i_1_n_4 ),
        .Q(current_rate_9_reg[15]),
        .R(current_rate_9));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_9_reg[16] 
       (.C(ap_clk),
        .CE(ap_condition_1092),
        .D(\current_rate_9_reg[16]_i_1_n_7 ),
        .Q(current_rate_9_reg[16]),
        .R(current_rate_9));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_9_reg[16]_i_1 
       (.CI(\current_rate_9_reg[12]_i_1_n_0 ),
        .CO({\current_rate_9_reg[16]_i_1_n_0 ,\current_rate_9_reg[16]_i_1_n_1 ,\current_rate_9_reg[16]_i_1_n_2 ,\current_rate_9_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_9_reg[16]_i_1_n_4 ,\current_rate_9_reg[16]_i_1_n_5 ,\current_rate_9_reg[16]_i_1_n_6 ,\current_rate_9_reg[16]_i_1_n_7 }),
        .S(current_rate_9_reg[19:16]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_9_reg[17] 
       (.C(ap_clk),
        .CE(ap_condition_1092),
        .D(\current_rate_9_reg[16]_i_1_n_6 ),
        .Q(current_rate_9_reg[17]),
        .R(current_rate_9));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_9_reg[18] 
       (.C(ap_clk),
        .CE(ap_condition_1092),
        .D(\current_rate_9_reg[16]_i_1_n_5 ),
        .Q(current_rate_9_reg[18]),
        .R(current_rate_9));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_9_reg[19] 
       (.C(ap_clk),
        .CE(ap_condition_1092),
        .D(\current_rate_9_reg[16]_i_1_n_4 ),
        .Q(current_rate_9_reg[19]),
        .R(current_rate_9));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_9_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_1092),
        .D(\current_rate_9_reg[0]_i_3_n_6 ),
        .Q(current_rate_9_reg[1]),
        .R(current_rate_9));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_9_reg[20] 
       (.C(ap_clk),
        .CE(ap_condition_1092),
        .D(\current_rate_9_reg[20]_i_1_n_7 ),
        .Q(current_rate_9_reg[20]),
        .R(current_rate_9));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_9_reg[20]_i_1 
       (.CI(\current_rate_9_reg[16]_i_1_n_0 ),
        .CO({\current_rate_9_reg[20]_i_1_n_0 ,\current_rate_9_reg[20]_i_1_n_1 ,\current_rate_9_reg[20]_i_1_n_2 ,\current_rate_9_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_9_reg[20]_i_1_n_4 ,\current_rate_9_reg[20]_i_1_n_5 ,\current_rate_9_reg[20]_i_1_n_6 ,\current_rate_9_reg[20]_i_1_n_7 }),
        .S(current_rate_9_reg[23:20]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_9_reg[21] 
       (.C(ap_clk),
        .CE(ap_condition_1092),
        .D(\current_rate_9_reg[20]_i_1_n_6 ),
        .Q(current_rate_9_reg[21]),
        .R(current_rate_9));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_9_reg[22] 
       (.C(ap_clk),
        .CE(ap_condition_1092),
        .D(\current_rate_9_reg[20]_i_1_n_5 ),
        .Q(current_rate_9_reg[22]),
        .R(current_rate_9));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_9_reg[23] 
       (.C(ap_clk),
        .CE(ap_condition_1092),
        .D(\current_rate_9_reg[20]_i_1_n_4 ),
        .Q(current_rate_9_reg[23]),
        .R(current_rate_9));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_9_reg[24] 
       (.C(ap_clk),
        .CE(ap_condition_1092),
        .D(\current_rate_9_reg[24]_i_1_n_7 ),
        .Q(current_rate_9_reg[24]),
        .R(current_rate_9));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_9_reg[24]_i_1 
       (.CI(\current_rate_9_reg[20]_i_1_n_0 ),
        .CO({\current_rate_9_reg[24]_i_1_n_0 ,\current_rate_9_reg[24]_i_1_n_1 ,\current_rate_9_reg[24]_i_1_n_2 ,\current_rate_9_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_9_reg[24]_i_1_n_4 ,\current_rate_9_reg[24]_i_1_n_5 ,\current_rate_9_reg[24]_i_1_n_6 ,\current_rate_9_reg[24]_i_1_n_7 }),
        .S(current_rate_9_reg[27:24]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_9_reg[25] 
       (.C(ap_clk),
        .CE(ap_condition_1092),
        .D(\current_rate_9_reg[24]_i_1_n_6 ),
        .Q(current_rate_9_reg[25]),
        .R(current_rate_9));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_9_reg[26] 
       (.C(ap_clk),
        .CE(ap_condition_1092),
        .D(\current_rate_9_reg[24]_i_1_n_5 ),
        .Q(current_rate_9_reg[26]),
        .R(current_rate_9));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_9_reg[27] 
       (.C(ap_clk),
        .CE(ap_condition_1092),
        .D(\current_rate_9_reg[24]_i_1_n_4 ),
        .Q(current_rate_9_reg[27]),
        .R(current_rate_9));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_9_reg[28] 
       (.C(ap_clk),
        .CE(ap_condition_1092),
        .D(\current_rate_9_reg[28]_i_1_n_7 ),
        .Q(current_rate_9_reg[28]),
        .R(current_rate_9));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_9_reg[28]_i_1 
       (.CI(\current_rate_9_reg[24]_i_1_n_0 ),
        .CO({\NLW_current_rate_9_reg[28]_i_1_CO_UNCONNECTED [3],\current_rate_9_reg[28]_i_1_n_1 ,\current_rate_9_reg[28]_i_1_n_2 ,\current_rate_9_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_9_reg[28]_i_1_n_4 ,\current_rate_9_reg[28]_i_1_n_5 ,\current_rate_9_reg[28]_i_1_n_6 ,\current_rate_9_reg[28]_i_1_n_7 }),
        .S(current_rate_9_reg[31:28]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_9_reg[29] 
       (.C(ap_clk),
        .CE(ap_condition_1092),
        .D(\current_rate_9_reg[28]_i_1_n_6 ),
        .Q(current_rate_9_reg[29]),
        .R(current_rate_9));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_9_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_1092),
        .D(\current_rate_9_reg[0]_i_3_n_5 ),
        .Q(current_rate_9_reg[2]),
        .R(current_rate_9));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_9_reg[30] 
       (.C(ap_clk),
        .CE(ap_condition_1092),
        .D(\current_rate_9_reg[28]_i_1_n_5 ),
        .Q(current_rate_9_reg[30]),
        .R(current_rate_9));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_9_reg[31] 
       (.C(ap_clk),
        .CE(ap_condition_1092),
        .D(\current_rate_9_reg[28]_i_1_n_4 ),
        .Q(current_rate_9_reg[31]),
        .R(current_rate_9));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_9_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_1092),
        .D(\current_rate_9_reg[0]_i_3_n_4 ),
        .Q(current_rate_9_reg[3]),
        .R(current_rate_9));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_9_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_1092),
        .D(\current_rate_9_reg[4]_i_1_n_7 ),
        .Q(current_rate_9_reg[4]),
        .R(current_rate_9));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_9_reg[4]_i_1 
       (.CI(\current_rate_9_reg[0]_i_3_n_0 ),
        .CO({\current_rate_9_reg[4]_i_1_n_0 ,\current_rate_9_reg[4]_i_1_n_1 ,\current_rate_9_reg[4]_i_1_n_2 ,\current_rate_9_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_9_reg[4]_i_1_n_4 ,\current_rate_9_reg[4]_i_1_n_5 ,\current_rate_9_reg[4]_i_1_n_6 ,\current_rate_9_reg[4]_i_1_n_7 }),
        .S(current_rate_9_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_9_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_1092),
        .D(\current_rate_9_reg[4]_i_1_n_6 ),
        .Q(current_rate_9_reg[5]),
        .R(current_rate_9));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_9_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_1092),
        .D(\current_rate_9_reg[4]_i_1_n_5 ),
        .Q(current_rate_9_reg[6]),
        .R(current_rate_9));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_9_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_1092),
        .D(\current_rate_9_reg[4]_i_1_n_4 ),
        .Q(current_rate_9_reg[7]),
        .R(current_rate_9));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_9_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_1092),
        .D(\current_rate_9_reg[8]_i_1_n_7 ),
        .Q(current_rate_9_reg[8]),
        .R(current_rate_9));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_9_reg[8]_i_1 
       (.CI(\current_rate_9_reg[4]_i_1_n_0 ),
        .CO({\current_rate_9_reg[8]_i_1_n_0 ,\current_rate_9_reg[8]_i_1_n_1 ,\current_rate_9_reg[8]_i_1_n_2 ,\current_rate_9_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_9_reg[8]_i_1_n_4 ,\current_rate_9_reg[8]_i_1_n_5 ,\current_rate_9_reg[8]_i_1_n_6 ,\current_rate_9_reg[8]_i_1_n_7 }),
        .S(current_rate_9_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_9_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_1092),
        .D(\current_rate_9_reg[8]_i_1_n_6 ),
        .Q(current_rate_9_reg[9]),
        .R(current_rate_9));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_1140),
        .D(\current_rate_reg[0]_i_3_n_7 ),
        .Q(current_rate_reg[0]),
        .R(current_rate));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_reg[0]_i_18 
       (.CI(\current_rate_reg[0]_i_27_n_0 ),
        .CO({\current_rate_reg[0]_i_18_n_0 ,\current_rate_reg[0]_i_18_n_1 ,\current_rate_reg[0]_i_18_n_2 ,\current_rate_reg[0]_i_18_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln62_9_fu_1722_p2[20:17]),
        .S(current_rate_reg[20:17]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_reg[0]_i_24 
       (.CI(\current_rate_reg[0]_i_25_n_0 ),
        .CO({\NLW_current_rate_reg[0]_i_24_CO_UNCONNECTED [3:2],\current_rate_reg[0]_i_24_n_2 ,\current_rate_reg[0]_i_24_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_current_rate_reg[0]_i_24_O_UNCONNECTED [3],add_ln62_9_fu_1722_p2[31:29]}),
        .S({1'b0,current_rate_reg[31:29]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_reg[0]_i_25 
       (.CI(\current_rate_reg[0]_i_26_n_0 ),
        .CO({\current_rate_reg[0]_i_25_n_0 ,\current_rate_reg[0]_i_25_n_1 ,\current_rate_reg[0]_i_25_n_2 ,\current_rate_reg[0]_i_25_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln62_9_fu_1722_p2[28:25]),
        .S(current_rate_reg[28:25]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_reg[0]_i_26 
       (.CI(\current_rate_reg[0]_i_18_n_0 ),
        .CO({\current_rate_reg[0]_i_26_n_0 ,\current_rate_reg[0]_i_26_n_1 ,\current_rate_reg[0]_i_26_n_2 ,\current_rate_reg[0]_i_26_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln62_9_fu_1722_p2[24:21]),
        .S(current_rate_reg[24:21]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_reg[0]_i_27 
       (.CI(\current_rate_reg[0]_i_28_n_0 ),
        .CO({\current_rate_reg[0]_i_27_n_0 ,\current_rate_reg[0]_i_27_n_1 ,\current_rate_reg[0]_i_27_n_2 ,\current_rate_reg[0]_i_27_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({add_ln62_9_fu_1722_p2[16:14],\NLW_current_rate_reg[0]_i_27_O_UNCONNECTED [0]}),
        .S(current_rate_reg[16:13]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_reg[0]_i_28 
       (.CI(\current_rate_reg[0]_i_29_n_0 ),
        .CO({\current_rate_reg[0]_i_28_n_0 ,\current_rate_reg[0]_i_28_n_1 ,\current_rate_reg[0]_i_28_n_2 ,\current_rate_reg[0]_i_28_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_current_rate_reg[0]_i_28_O_UNCONNECTED [3:0]),
        .S(current_rate_reg[12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_reg[0]_i_29 
       (.CI(\current_rate_reg[0]_i_30_n_0 ),
        .CO({\current_rate_reg[0]_i_29_n_0 ,\current_rate_reg[0]_i_29_n_1 ,\current_rate_reg[0]_i_29_n_2 ,\current_rate_reg[0]_i_29_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_current_rate_reg[0]_i_29_O_UNCONNECTED [3:0]),
        .S(current_rate_reg[8:5]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\current_rate_reg[0]_i_3_n_0 ,\current_rate_reg[0]_i_3_n_1 ,\current_rate_reg[0]_i_3_n_2 ,\current_rate_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\current_rate_reg[0]_i_3_n_4 ,\current_rate_reg[0]_i_3_n_5 ,\current_rate_reg[0]_i_3_n_6 ,\current_rate_reg[0]_i_3_n_7 }),
        .S({current_rate_reg[3:1],\current_rate[0]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \current_rate_reg[0]_i_30 
       (.CI(1'b0),
        .CO({\current_rate_reg[0]_i_30_n_0 ,\current_rate_reg[0]_i_30_n_1 ,\current_rate_reg[0]_i_30_n_2 ,\current_rate_reg[0]_i_30_n_3 }),
        .CYINIT(current_rate_reg[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_current_rate_reg[0]_i_30_O_UNCONNECTED [3:0]),
        .S(current_rate_reg[4:1]));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \current_rate_reg[0]_i_4 
       (.CI(\current_rate_reg[0]_i_6_n_0 ),
        .CO({icmp_ln71_9_fu_1734_p2,\current_rate_reg[0]_i_4_n_1 ,\current_rate_reg[0]_i_4_n_2 ,\current_rate_reg[0]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\current_rate[0]_i_7_n_0 ,\current_rate[0]_i_8_n_0 ,\current_rate[0]_i_9_n_0 ,\current_rate[0]_i_10_n_0 }),
        .O(\NLW_current_rate_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({\current_rate[0]_i_11_n_0 ,\current_rate[0]_i_12_n_0 ,\current_rate[0]_i_13_n_0 ,\current_rate[0]_i_14_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \current_rate_reg[0]_i_6 
       (.CI(1'b0),
        .CO({\current_rate_reg[0]_i_6_n_0 ,\current_rate_reg[0]_i_6_n_1 ,\current_rate_reg[0]_i_6_n_2 ,\current_rate_reg[0]_i_6_n_3 }),
        .CYINIT(\current_rate[0]_i_15_n_0 ),
        .DI({\current_rate[0]_i_16_n_0 ,\current_rate[0]_i_17_n_0 ,add_ln62_9_fu_1722_p2[19],\current_rate[0]_i_19_n_0 }),
        .O(\NLW_current_rate_reg[0]_i_6_O_UNCONNECTED [3:0]),
        .S({\current_rate[0]_i_20_n_0 ,\current_rate[0]_i_21_n_0 ,\current_rate[0]_i_22_n_0 ,\current_rate[0]_i_23_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_reg[10] 
       (.C(ap_clk),
        .CE(ap_condition_1140),
        .D(\current_rate_reg[8]_i_1_n_5 ),
        .Q(current_rate_reg[10]),
        .R(current_rate));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_reg[11] 
       (.C(ap_clk),
        .CE(ap_condition_1140),
        .D(\current_rate_reg[8]_i_1_n_4 ),
        .Q(current_rate_reg[11]),
        .R(current_rate));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_reg[12] 
       (.C(ap_clk),
        .CE(ap_condition_1140),
        .D(\current_rate_reg[12]_i_1_n_7 ),
        .Q(current_rate_reg[12]),
        .R(current_rate));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_reg[12]_i_1 
       (.CI(\current_rate_reg[8]_i_1_n_0 ),
        .CO({\current_rate_reg[12]_i_1_n_0 ,\current_rate_reg[12]_i_1_n_1 ,\current_rate_reg[12]_i_1_n_2 ,\current_rate_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_reg[12]_i_1_n_4 ,\current_rate_reg[12]_i_1_n_5 ,\current_rate_reg[12]_i_1_n_6 ,\current_rate_reg[12]_i_1_n_7 }),
        .S(current_rate_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_reg[13] 
       (.C(ap_clk),
        .CE(ap_condition_1140),
        .D(\current_rate_reg[12]_i_1_n_6 ),
        .Q(current_rate_reg[13]),
        .R(current_rate));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_reg[14] 
       (.C(ap_clk),
        .CE(ap_condition_1140),
        .D(\current_rate_reg[12]_i_1_n_5 ),
        .Q(current_rate_reg[14]),
        .R(current_rate));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_reg[15] 
       (.C(ap_clk),
        .CE(ap_condition_1140),
        .D(\current_rate_reg[12]_i_1_n_4 ),
        .Q(current_rate_reg[15]),
        .R(current_rate));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_reg[16] 
       (.C(ap_clk),
        .CE(ap_condition_1140),
        .D(\current_rate_reg[16]_i_1_n_7 ),
        .Q(current_rate_reg[16]),
        .R(current_rate));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_reg[16]_i_1 
       (.CI(\current_rate_reg[12]_i_1_n_0 ),
        .CO({\current_rate_reg[16]_i_1_n_0 ,\current_rate_reg[16]_i_1_n_1 ,\current_rate_reg[16]_i_1_n_2 ,\current_rate_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_reg[16]_i_1_n_4 ,\current_rate_reg[16]_i_1_n_5 ,\current_rate_reg[16]_i_1_n_6 ,\current_rate_reg[16]_i_1_n_7 }),
        .S(current_rate_reg[19:16]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_reg[17] 
       (.C(ap_clk),
        .CE(ap_condition_1140),
        .D(\current_rate_reg[16]_i_1_n_6 ),
        .Q(current_rate_reg[17]),
        .R(current_rate));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_reg[18] 
       (.C(ap_clk),
        .CE(ap_condition_1140),
        .D(\current_rate_reg[16]_i_1_n_5 ),
        .Q(current_rate_reg[18]),
        .R(current_rate));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_reg[19] 
       (.C(ap_clk),
        .CE(ap_condition_1140),
        .D(\current_rate_reg[16]_i_1_n_4 ),
        .Q(current_rate_reg[19]),
        .R(current_rate));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_1140),
        .D(\current_rate_reg[0]_i_3_n_6 ),
        .Q(current_rate_reg[1]),
        .R(current_rate));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_reg[20] 
       (.C(ap_clk),
        .CE(ap_condition_1140),
        .D(\current_rate_reg[20]_i_1_n_7 ),
        .Q(current_rate_reg[20]),
        .R(current_rate));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_reg[20]_i_1 
       (.CI(\current_rate_reg[16]_i_1_n_0 ),
        .CO({\current_rate_reg[20]_i_1_n_0 ,\current_rate_reg[20]_i_1_n_1 ,\current_rate_reg[20]_i_1_n_2 ,\current_rate_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_reg[20]_i_1_n_4 ,\current_rate_reg[20]_i_1_n_5 ,\current_rate_reg[20]_i_1_n_6 ,\current_rate_reg[20]_i_1_n_7 }),
        .S(current_rate_reg[23:20]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_reg[21] 
       (.C(ap_clk),
        .CE(ap_condition_1140),
        .D(\current_rate_reg[20]_i_1_n_6 ),
        .Q(current_rate_reg[21]),
        .R(current_rate));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_reg[22] 
       (.C(ap_clk),
        .CE(ap_condition_1140),
        .D(\current_rate_reg[20]_i_1_n_5 ),
        .Q(current_rate_reg[22]),
        .R(current_rate));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_reg[23] 
       (.C(ap_clk),
        .CE(ap_condition_1140),
        .D(\current_rate_reg[20]_i_1_n_4 ),
        .Q(current_rate_reg[23]),
        .R(current_rate));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_reg[24] 
       (.C(ap_clk),
        .CE(ap_condition_1140),
        .D(\current_rate_reg[24]_i_1_n_7 ),
        .Q(current_rate_reg[24]),
        .R(current_rate));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_reg[24]_i_1 
       (.CI(\current_rate_reg[20]_i_1_n_0 ),
        .CO({\current_rate_reg[24]_i_1_n_0 ,\current_rate_reg[24]_i_1_n_1 ,\current_rate_reg[24]_i_1_n_2 ,\current_rate_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_reg[24]_i_1_n_4 ,\current_rate_reg[24]_i_1_n_5 ,\current_rate_reg[24]_i_1_n_6 ,\current_rate_reg[24]_i_1_n_7 }),
        .S(current_rate_reg[27:24]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_reg[25] 
       (.C(ap_clk),
        .CE(ap_condition_1140),
        .D(\current_rate_reg[24]_i_1_n_6 ),
        .Q(current_rate_reg[25]),
        .R(current_rate));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_reg[26] 
       (.C(ap_clk),
        .CE(ap_condition_1140),
        .D(\current_rate_reg[24]_i_1_n_5 ),
        .Q(current_rate_reg[26]),
        .R(current_rate));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_reg[27] 
       (.C(ap_clk),
        .CE(ap_condition_1140),
        .D(\current_rate_reg[24]_i_1_n_4 ),
        .Q(current_rate_reg[27]),
        .R(current_rate));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_reg[28] 
       (.C(ap_clk),
        .CE(ap_condition_1140),
        .D(\current_rate_reg[28]_i_1_n_7 ),
        .Q(current_rate_reg[28]),
        .R(current_rate));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_reg[28]_i_1 
       (.CI(\current_rate_reg[24]_i_1_n_0 ),
        .CO({\NLW_current_rate_reg[28]_i_1_CO_UNCONNECTED [3],\current_rate_reg[28]_i_1_n_1 ,\current_rate_reg[28]_i_1_n_2 ,\current_rate_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_reg[28]_i_1_n_4 ,\current_rate_reg[28]_i_1_n_5 ,\current_rate_reg[28]_i_1_n_6 ,\current_rate_reg[28]_i_1_n_7 }),
        .S(current_rate_reg[31:28]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_reg[29] 
       (.C(ap_clk),
        .CE(ap_condition_1140),
        .D(\current_rate_reg[28]_i_1_n_6 ),
        .Q(current_rate_reg[29]),
        .R(current_rate));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_1140),
        .D(\current_rate_reg[0]_i_3_n_5 ),
        .Q(current_rate_reg[2]),
        .R(current_rate));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_reg[30] 
       (.C(ap_clk),
        .CE(ap_condition_1140),
        .D(\current_rate_reg[28]_i_1_n_5 ),
        .Q(current_rate_reg[30]),
        .R(current_rate));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_reg[31] 
       (.C(ap_clk),
        .CE(ap_condition_1140),
        .D(\current_rate_reg[28]_i_1_n_4 ),
        .Q(current_rate_reg[31]),
        .R(current_rate));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_1140),
        .D(\current_rate_reg[0]_i_3_n_4 ),
        .Q(current_rate_reg[3]),
        .R(current_rate));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_1140),
        .D(\current_rate_reg[4]_i_1_n_7 ),
        .Q(current_rate_reg[4]),
        .R(current_rate));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_reg[4]_i_1 
       (.CI(\current_rate_reg[0]_i_3_n_0 ),
        .CO({\current_rate_reg[4]_i_1_n_0 ,\current_rate_reg[4]_i_1_n_1 ,\current_rate_reg[4]_i_1_n_2 ,\current_rate_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_reg[4]_i_1_n_4 ,\current_rate_reg[4]_i_1_n_5 ,\current_rate_reg[4]_i_1_n_6 ,\current_rate_reg[4]_i_1_n_7 }),
        .S(current_rate_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_1140),
        .D(\current_rate_reg[4]_i_1_n_6 ),
        .Q(current_rate_reg[5]),
        .R(current_rate));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_1140),
        .D(\current_rate_reg[4]_i_1_n_5 ),
        .Q(current_rate_reg[6]),
        .R(current_rate));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_1140),
        .D(\current_rate_reg[4]_i_1_n_4 ),
        .Q(current_rate_reg[7]),
        .R(current_rate));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_1140),
        .D(\current_rate_reg[8]_i_1_n_7 ),
        .Q(current_rate_reg[8]),
        .R(current_rate));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \current_rate_reg[8]_i_1 
       (.CI(\current_rate_reg[4]_i_1_n_0 ),
        .CO({\current_rate_reg[8]_i_1_n_0 ,\current_rate_reg[8]_i_1_n_1 ,\current_rate_reg[8]_i_1_n_2 ,\current_rate_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\current_rate_reg[8]_i_1_n_4 ,\current_rate_reg[8]_i_1_n_5 ,\current_rate_reg[8]_i_1_n_6 ,\current_rate_reg[8]_i_1_n_7 }),
        .S(current_rate_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \current_rate_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_1140),
        .D(\current_rate_reg[8]_i_1_n_6 ),
        .Q(current_rate_reg[9]),
        .R(current_rate));
  FDRE \filtered_im_0_o_mem_read_reg_2059_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_0_o_mem[10]),
        .Q(filtered_im_0_o_mem_read_reg_2059[10]),
        .R(1'b0));
  FDRE \filtered_im_0_o_mem_read_reg_2059_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_0_o_mem[11]),
        .Q(filtered_im_0_o_mem_read_reg_2059[11]),
        .R(1'b0));
  FDRE \filtered_im_0_o_mem_read_reg_2059_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_0_o_mem[12]),
        .Q(filtered_im_0_o_mem_read_reg_2059[12]),
        .R(1'b0));
  FDRE \filtered_im_0_o_mem_read_reg_2059_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_0_o_mem[13]),
        .Q(filtered_im_0_o_mem_read_reg_2059[13]),
        .R(1'b0));
  FDRE \filtered_im_0_o_mem_read_reg_2059_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_0_o_mem[14]),
        .Q(filtered_im_0_o_mem_read_reg_2059[14]),
        .R(1'b0));
  FDRE \filtered_im_0_o_mem_read_reg_2059_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_0_o_mem[15]),
        .Q(filtered_im_0_o_mem_read_reg_2059[15]),
        .R(1'b0));
  FDRE \filtered_im_0_o_mem_read_reg_2059_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_0_o_mem[16]),
        .Q(filtered_im_0_o_mem_read_reg_2059[16]),
        .R(1'b0));
  FDRE \filtered_im_0_o_mem_read_reg_2059_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_0_o_mem[17]),
        .Q(filtered_im_0_o_mem_read_reg_2059[17]),
        .R(1'b0));
  FDRE \filtered_im_0_o_mem_read_reg_2059_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_0_o_mem[18]),
        .Q(filtered_im_0_o_mem_read_reg_2059[18]),
        .R(1'b0));
  FDRE \filtered_im_0_o_mem_read_reg_2059_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_0_o_mem[19]),
        .Q(filtered_im_0_o_mem_read_reg_2059[19]),
        .R(1'b0));
  FDRE \filtered_im_0_o_mem_read_reg_2059_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_0_o_mem[20]),
        .Q(filtered_im_0_o_mem_read_reg_2059[20]),
        .R(1'b0));
  FDRE \filtered_im_0_o_mem_read_reg_2059_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_0_o_mem[21]),
        .Q(filtered_im_0_o_mem_read_reg_2059[21]),
        .R(1'b0));
  FDRE \filtered_im_0_o_mem_read_reg_2059_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_0_o_mem[22]),
        .Q(filtered_im_0_o_mem_read_reg_2059[22]),
        .R(1'b0));
  FDRE \filtered_im_0_o_mem_read_reg_2059_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_0_o_mem[23]),
        .Q(filtered_im_0_o_mem_read_reg_2059[23]),
        .R(1'b0));
  FDRE \filtered_im_0_o_mem_read_reg_2059_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_0_o_mem[24]),
        .Q(filtered_im_0_o_mem_read_reg_2059[24]),
        .R(1'b0));
  FDRE \filtered_im_0_o_mem_read_reg_2059_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_0_o_mem[25]),
        .Q(filtered_im_0_o_mem_read_reg_2059[25]),
        .R(1'b0));
  FDRE \filtered_im_0_o_mem_read_reg_2059_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_0_o_mem[26]),
        .Q(filtered_im_0_o_mem_read_reg_2059[26]),
        .R(1'b0));
  FDRE \filtered_im_0_o_mem_read_reg_2059_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_0_o_mem[27]),
        .Q(filtered_im_0_o_mem_read_reg_2059[27]),
        .R(1'b0));
  FDRE \filtered_im_0_o_mem_read_reg_2059_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_0_o_mem[28]),
        .Q(filtered_im_0_o_mem_read_reg_2059[28]),
        .R(1'b0));
  FDRE \filtered_im_0_o_mem_read_reg_2059_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_0_o_mem[29]),
        .Q(filtered_im_0_o_mem_read_reg_2059[29]),
        .R(1'b0));
  FDRE \filtered_im_0_o_mem_read_reg_2059_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_0_o_mem[2]),
        .Q(filtered_im_0_o_mem_read_reg_2059[2]),
        .R(1'b0));
  FDRE \filtered_im_0_o_mem_read_reg_2059_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_0_o_mem[30]),
        .Q(filtered_im_0_o_mem_read_reg_2059[30]),
        .R(1'b0));
  FDRE \filtered_im_0_o_mem_read_reg_2059_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_0_o_mem[31]),
        .Q(filtered_im_0_o_mem_read_reg_2059[31]),
        .R(1'b0));
  FDRE \filtered_im_0_o_mem_read_reg_2059_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_0_o_mem[32]),
        .Q(filtered_im_0_o_mem_read_reg_2059[32]),
        .R(1'b0));
  FDRE \filtered_im_0_o_mem_read_reg_2059_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_0_o_mem[33]),
        .Q(filtered_im_0_o_mem_read_reg_2059[33]),
        .R(1'b0));
  FDRE \filtered_im_0_o_mem_read_reg_2059_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_0_o_mem[34]),
        .Q(filtered_im_0_o_mem_read_reg_2059[34]),
        .R(1'b0));
  FDRE \filtered_im_0_o_mem_read_reg_2059_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_0_o_mem[35]),
        .Q(filtered_im_0_o_mem_read_reg_2059[35]),
        .R(1'b0));
  FDRE \filtered_im_0_o_mem_read_reg_2059_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_0_o_mem[36]),
        .Q(filtered_im_0_o_mem_read_reg_2059[36]),
        .R(1'b0));
  FDRE \filtered_im_0_o_mem_read_reg_2059_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_0_o_mem[37]),
        .Q(filtered_im_0_o_mem_read_reg_2059[37]),
        .R(1'b0));
  FDRE \filtered_im_0_o_mem_read_reg_2059_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_0_o_mem[38]),
        .Q(filtered_im_0_o_mem_read_reg_2059[38]),
        .R(1'b0));
  FDRE \filtered_im_0_o_mem_read_reg_2059_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_0_o_mem[39]),
        .Q(filtered_im_0_o_mem_read_reg_2059[39]),
        .R(1'b0));
  FDRE \filtered_im_0_o_mem_read_reg_2059_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_0_o_mem[3]),
        .Q(filtered_im_0_o_mem_read_reg_2059[3]),
        .R(1'b0));
  FDRE \filtered_im_0_o_mem_read_reg_2059_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_0_o_mem[40]),
        .Q(filtered_im_0_o_mem_read_reg_2059[40]),
        .R(1'b0));
  FDRE \filtered_im_0_o_mem_read_reg_2059_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_0_o_mem[41]),
        .Q(filtered_im_0_o_mem_read_reg_2059[41]),
        .R(1'b0));
  FDRE \filtered_im_0_o_mem_read_reg_2059_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_0_o_mem[42]),
        .Q(filtered_im_0_o_mem_read_reg_2059[42]),
        .R(1'b0));
  FDRE \filtered_im_0_o_mem_read_reg_2059_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_0_o_mem[43]),
        .Q(filtered_im_0_o_mem_read_reg_2059[43]),
        .R(1'b0));
  FDRE \filtered_im_0_o_mem_read_reg_2059_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_0_o_mem[44]),
        .Q(filtered_im_0_o_mem_read_reg_2059[44]),
        .R(1'b0));
  FDRE \filtered_im_0_o_mem_read_reg_2059_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_0_o_mem[45]),
        .Q(filtered_im_0_o_mem_read_reg_2059[45]),
        .R(1'b0));
  FDRE \filtered_im_0_o_mem_read_reg_2059_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_0_o_mem[46]),
        .Q(filtered_im_0_o_mem_read_reg_2059[46]),
        .R(1'b0));
  FDRE \filtered_im_0_o_mem_read_reg_2059_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_0_o_mem[47]),
        .Q(filtered_im_0_o_mem_read_reg_2059[47]),
        .R(1'b0));
  FDRE \filtered_im_0_o_mem_read_reg_2059_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_0_o_mem[48]),
        .Q(filtered_im_0_o_mem_read_reg_2059[48]),
        .R(1'b0));
  FDRE \filtered_im_0_o_mem_read_reg_2059_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_0_o_mem[49]),
        .Q(filtered_im_0_o_mem_read_reg_2059[49]),
        .R(1'b0));
  FDRE \filtered_im_0_o_mem_read_reg_2059_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_0_o_mem[4]),
        .Q(filtered_im_0_o_mem_read_reg_2059[4]),
        .R(1'b0));
  FDRE \filtered_im_0_o_mem_read_reg_2059_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_0_o_mem[50]),
        .Q(filtered_im_0_o_mem_read_reg_2059[50]),
        .R(1'b0));
  FDRE \filtered_im_0_o_mem_read_reg_2059_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_0_o_mem[51]),
        .Q(filtered_im_0_o_mem_read_reg_2059[51]),
        .R(1'b0));
  FDRE \filtered_im_0_o_mem_read_reg_2059_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_0_o_mem[52]),
        .Q(filtered_im_0_o_mem_read_reg_2059[52]),
        .R(1'b0));
  FDRE \filtered_im_0_o_mem_read_reg_2059_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_0_o_mem[53]),
        .Q(filtered_im_0_o_mem_read_reg_2059[53]),
        .R(1'b0));
  FDRE \filtered_im_0_o_mem_read_reg_2059_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_0_o_mem[54]),
        .Q(filtered_im_0_o_mem_read_reg_2059[54]),
        .R(1'b0));
  FDRE \filtered_im_0_o_mem_read_reg_2059_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_0_o_mem[55]),
        .Q(filtered_im_0_o_mem_read_reg_2059[55]),
        .R(1'b0));
  FDRE \filtered_im_0_o_mem_read_reg_2059_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_0_o_mem[56]),
        .Q(filtered_im_0_o_mem_read_reg_2059[56]),
        .R(1'b0));
  FDRE \filtered_im_0_o_mem_read_reg_2059_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_0_o_mem[57]),
        .Q(filtered_im_0_o_mem_read_reg_2059[57]),
        .R(1'b0));
  FDRE \filtered_im_0_o_mem_read_reg_2059_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_0_o_mem[58]),
        .Q(filtered_im_0_o_mem_read_reg_2059[58]),
        .R(1'b0));
  FDRE \filtered_im_0_o_mem_read_reg_2059_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_0_o_mem[59]),
        .Q(filtered_im_0_o_mem_read_reg_2059[59]),
        .R(1'b0));
  FDRE \filtered_im_0_o_mem_read_reg_2059_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_0_o_mem[5]),
        .Q(filtered_im_0_o_mem_read_reg_2059[5]),
        .R(1'b0));
  FDRE \filtered_im_0_o_mem_read_reg_2059_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_0_o_mem[60]),
        .Q(filtered_im_0_o_mem_read_reg_2059[60]),
        .R(1'b0));
  FDRE \filtered_im_0_o_mem_read_reg_2059_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_0_o_mem[61]),
        .Q(filtered_im_0_o_mem_read_reg_2059[61]),
        .R(1'b0));
  FDRE \filtered_im_0_o_mem_read_reg_2059_reg[62] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_0_o_mem[62]),
        .Q(filtered_im_0_o_mem_read_reg_2059[62]),
        .R(1'b0));
  FDRE \filtered_im_0_o_mem_read_reg_2059_reg[63] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_0_o_mem[63]),
        .Q(filtered_im_0_o_mem_read_reg_2059[63]),
        .R(1'b0));
  FDRE \filtered_im_0_o_mem_read_reg_2059_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_0_o_mem[6]),
        .Q(filtered_im_0_o_mem_read_reg_2059[6]),
        .R(1'b0));
  FDRE \filtered_im_0_o_mem_read_reg_2059_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_0_o_mem[7]),
        .Q(filtered_im_0_o_mem_read_reg_2059[7]),
        .R(1'b0));
  FDRE \filtered_im_0_o_mem_read_reg_2059_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_0_o_mem[8]),
        .Q(filtered_im_0_o_mem_read_reg_2059[8]),
        .R(1'b0));
  FDRE \filtered_im_0_o_mem_read_reg_2059_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_0_o_mem[9]),
        .Q(filtered_im_0_o_mem_read_reg_2059[9]),
        .R(1'b0));
  FDRE \filtered_im_1_o_mem_read_reg_2049_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_1_o_mem[10]),
        .Q(filtered_im_1_o_mem_read_reg_2049[10]),
        .R(1'b0));
  FDRE \filtered_im_1_o_mem_read_reg_2049_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_1_o_mem[11]),
        .Q(filtered_im_1_o_mem_read_reg_2049[11]),
        .R(1'b0));
  FDRE \filtered_im_1_o_mem_read_reg_2049_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_1_o_mem[12]),
        .Q(filtered_im_1_o_mem_read_reg_2049[12]),
        .R(1'b0));
  FDRE \filtered_im_1_o_mem_read_reg_2049_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_1_o_mem[13]),
        .Q(filtered_im_1_o_mem_read_reg_2049[13]),
        .R(1'b0));
  FDRE \filtered_im_1_o_mem_read_reg_2049_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_1_o_mem[14]),
        .Q(filtered_im_1_o_mem_read_reg_2049[14]),
        .R(1'b0));
  FDRE \filtered_im_1_o_mem_read_reg_2049_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_1_o_mem[15]),
        .Q(filtered_im_1_o_mem_read_reg_2049[15]),
        .R(1'b0));
  FDRE \filtered_im_1_o_mem_read_reg_2049_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_1_o_mem[16]),
        .Q(filtered_im_1_o_mem_read_reg_2049[16]),
        .R(1'b0));
  FDRE \filtered_im_1_o_mem_read_reg_2049_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_1_o_mem[17]),
        .Q(filtered_im_1_o_mem_read_reg_2049[17]),
        .R(1'b0));
  FDRE \filtered_im_1_o_mem_read_reg_2049_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_1_o_mem[18]),
        .Q(filtered_im_1_o_mem_read_reg_2049[18]),
        .R(1'b0));
  FDRE \filtered_im_1_o_mem_read_reg_2049_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_1_o_mem[19]),
        .Q(filtered_im_1_o_mem_read_reg_2049[19]),
        .R(1'b0));
  FDRE \filtered_im_1_o_mem_read_reg_2049_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_1_o_mem[20]),
        .Q(filtered_im_1_o_mem_read_reg_2049[20]),
        .R(1'b0));
  FDRE \filtered_im_1_o_mem_read_reg_2049_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_1_o_mem[21]),
        .Q(filtered_im_1_o_mem_read_reg_2049[21]),
        .R(1'b0));
  FDRE \filtered_im_1_o_mem_read_reg_2049_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_1_o_mem[22]),
        .Q(filtered_im_1_o_mem_read_reg_2049[22]),
        .R(1'b0));
  FDRE \filtered_im_1_o_mem_read_reg_2049_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_1_o_mem[23]),
        .Q(filtered_im_1_o_mem_read_reg_2049[23]),
        .R(1'b0));
  FDRE \filtered_im_1_o_mem_read_reg_2049_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_1_o_mem[24]),
        .Q(filtered_im_1_o_mem_read_reg_2049[24]),
        .R(1'b0));
  FDRE \filtered_im_1_o_mem_read_reg_2049_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_1_o_mem[25]),
        .Q(filtered_im_1_o_mem_read_reg_2049[25]),
        .R(1'b0));
  FDRE \filtered_im_1_o_mem_read_reg_2049_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_1_o_mem[26]),
        .Q(filtered_im_1_o_mem_read_reg_2049[26]),
        .R(1'b0));
  FDRE \filtered_im_1_o_mem_read_reg_2049_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_1_o_mem[27]),
        .Q(filtered_im_1_o_mem_read_reg_2049[27]),
        .R(1'b0));
  FDRE \filtered_im_1_o_mem_read_reg_2049_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_1_o_mem[28]),
        .Q(filtered_im_1_o_mem_read_reg_2049[28]),
        .R(1'b0));
  FDRE \filtered_im_1_o_mem_read_reg_2049_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_1_o_mem[29]),
        .Q(filtered_im_1_o_mem_read_reg_2049[29]),
        .R(1'b0));
  FDRE \filtered_im_1_o_mem_read_reg_2049_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_1_o_mem[2]),
        .Q(filtered_im_1_o_mem_read_reg_2049[2]),
        .R(1'b0));
  FDRE \filtered_im_1_o_mem_read_reg_2049_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_1_o_mem[30]),
        .Q(filtered_im_1_o_mem_read_reg_2049[30]),
        .R(1'b0));
  FDRE \filtered_im_1_o_mem_read_reg_2049_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_1_o_mem[31]),
        .Q(filtered_im_1_o_mem_read_reg_2049[31]),
        .R(1'b0));
  FDRE \filtered_im_1_o_mem_read_reg_2049_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_1_o_mem[32]),
        .Q(filtered_im_1_o_mem_read_reg_2049[32]),
        .R(1'b0));
  FDRE \filtered_im_1_o_mem_read_reg_2049_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_1_o_mem[33]),
        .Q(filtered_im_1_o_mem_read_reg_2049[33]),
        .R(1'b0));
  FDRE \filtered_im_1_o_mem_read_reg_2049_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_1_o_mem[34]),
        .Q(filtered_im_1_o_mem_read_reg_2049[34]),
        .R(1'b0));
  FDRE \filtered_im_1_o_mem_read_reg_2049_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_1_o_mem[35]),
        .Q(filtered_im_1_o_mem_read_reg_2049[35]),
        .R(1'b0));
  FDRE \filtered_im_1_o_mem_read_reg_2049_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_1_o_mem[36]),
        .Q(filtered_im_1_o_mem_read_reg_2049[36]),
        .R(1'b0));
  FDRE \filtered_im_1_o_mem_read_reg_2049_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_1_o_mem[37]),
        .Q(filtered_im_1_o_mem_read_reg_2049[37]),
        .R(1'b0));
  FDRE \filtered_im_1_o_mem_read_reg_2049_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_1_o_mem[38]),
        .Q(filtered_im_1_o_mem_read_reg_2049[38]),
        .R(1'b0));
  FDRE \filtered_im_1_o_mem_read_reg_2049_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_1_o_mem[39]),
        .Q(filtered_im_1_o_mem_read_reg_2049[39]),
        .R(1'b0));
  FDRE \filtered_im_1_o_mem_read_reg_2049_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_1_o_mem[3]),
        .Q(filtered_im_1_o_mem_read_reg_2049[3]),
        .R(1'b0));
  FDRE \filtered_im_1_o_mem_read_reg_2049_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_1_o_mem[40]),
        .Q(filtered_im_1_o_mem_read_reg_2049[40]),
        .R(1'b0));
  FDRE \filtered_im_1_o_mem_read_reg_2049_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_1_o_mem[41]),
        .Q(filtered_im_1_o_mem_read_reg_2049[41]),
        .R(1'b0));
  FDRE \filtered_im_1_o_mem_read_reg_2049_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_1_o_mem[42]),
        .Q(filtered_im_1_o_mem_read_reg_2049[42]),
        .R(1'b0));
  FDRE \filtered_im_1_o_mem_read_reg_2049_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_1_o_mem[43]),
        .Q(filtered_im_1_o_mem_read_reg_2049[43]),
        .R(1'b0));
  FDRE \filtered_im_1_o_mem_read_reg_2049_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_1_o_mem[44]),
        .Q(filtered_im_1_o_mem_read_reg_2049[44]),
        .R(1'b0));
  FDRE \filtered_im_1_o_mem_read_reg_2049_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_1_o_mem[45]),
        .Q(filtered_im_1_o_mem_read_reg_2049[45]),
        .R(1'b0));
  FDRE \filtered_im_1_o_mem_read_reg_2049_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_1_o_mem[46]),
        .Q(filtered_im_1_o_mem_read_reg_2049[46]),
        .R(1'b0));
  FDRE \filtered_im_1_o_mem_read_reg_2049_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_1_o_mem[47]),
        .Q(filtered_im_1_o_mem_read_reg_2049[47]),
        .R(1'b0));
  FDRE \filtered_im_1_o_mem_read_reg_2049_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_1_o_mem[48]),
        .Q(filtered_im_1_o_mem_read_reg_2049[48]),
        .R(1'b0));
  FDRE \filtered_im_1_o_mem_read_reg_2049_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_1_o_mem[49]),
        .Q(filtered_im_1_o_mem_read_reg_2049[49]),
        .R(1'b0));
  FDRE \filtered_im_1_o_mem_read_reg_2049_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_1_o_mem[4]),
        .Q(filtered_im_1_o_mem_read_reg_2049[4]),
        .R(1'b0));
  FDRE \filtered_im_1_o_mem_read_reg_2049_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_1_o_mem[50]),
        .Q(filtered_im_1_o_mem_read_reg_2049[50]),
        .R(1'b0));
  FDRE \filtered_im_1_o_mem_read_reg_2049_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_1_o_mem[51]),
        .Q(filtered_im_1_o_mem_read_reg_2049[51]),
        .R(1'b0));
  FDRE \filtered_im_1_o_mem_read_reg_2049_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_1_o_mem[52]),
        .Q(filtered_im_1_o_mem_read_reg_2049[52]),
        .R(1'b0));
  FDRE \filtered_im_1_o_mem_read_reg_2049_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_1_o_mem[53]),
        .Q(filtered_im_1_o_mem_read_reg_2049[53]),
        .R(1'b0));
  FDRE \filtered_im_1_o_mem_read_reg_2049_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_1_o_mem[54]),
        .Q(filtered_im_1_o_mem_read_reg_2049[54]),
        .R(1'b0));
  FDRE \filtered_im_1_o_mem_read_reg_2049_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_1_o_mem[55]),
        .Q(filtered_im_1_o_mem_read_reg_2049[55]),
        .R(1'b0));
  FDRE \filtered_im_1_o_mem_read_reg_2049_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_1_o_mem[56]),
        .Q(filtered_im_1_o_mem_read_reg_2049[56]),
        .R(1'b0));
  FDRE \filtered_im_1_o_mem_read_reg_2049_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_1_o_mem[57]),
        .Q(filtered_im_1_o_mem_read_reg_2049[57]),
        .R(1'b0));
  FDRE \filtered_im_1_o_mem_read_reg_2049_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_1_o_mem[58]),
        .Q(filtered_im_1_o_mem_read_reg_2049[58]),
        .R(1'b0));
  FDRE \filtered_im_1_o_mem_read_reg_2049_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_1_o_mem[59]),
        .Q(filtered_im_1_o_mem_read_reg_2049[59]),
        .R(1'b0));
  FDRE \filtered_im_1_o_mem_read_reg_2049_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_1_o_mem[5]),
        .Q(filtered_im_1_o_mem_read_reg_2049[5]),
        .R(1'b0));
  FDRE \filtered_im_1_o_mem_read_reg_2049_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_1_o_mem[60]),
        .Q(filtered_im_1_o_mem_read_reg_2049[60]),
        .R(1'b0));
  FDRE \filtered_im_1_o_mem_read_reg_2049_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_1_o_mem[61]),
        .Q(filtered_im_1_o_mem_read_reg_2049[61]),
        .R(1'b0));
  FDRE \filtered_im_1_o_mem_read_reg_2049_reg[62] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_1_o_mem[62]),
        .Q(filtered_im_1_o_mem_read_reg_2049[62]),
        .R(1'b0));
  FDRE \filtered_im_1_o_mem_read_reg_2049_reg[63] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_1_o_mem[63]),
        .Q(filtered_im_1_o_mem_read_reg_2049[63]),
        .R(1'b0));
  FDRE \filtered_im_1_o_mem_read_reg_2049_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_1_o_mem[6]),
        .Q(filtered_im_1_o_mem_read_reg_2049[6]),
        .R(1'b0));
  FDRE \filtered_im_1_o_mem_read_reg_2049_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_1_o_mem[7]),
        .Q(filtered_im_1_o_mem_read_reg_2049[7]),
        .R(1'b0));
  FDRE \filtered_im_1_o_mem_read_reg_2049_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_1_o_mem[8]),
        .Q(filtered_im_1_o_mem_read_reg_2049[8]),
        .R(1'b0));
  FDRE \filtered_im_1_o_mem_read_reg_2049_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_im_1_o_mem[9]),
        .Q(filtered_im_1_o_mem_read_reg_2049[9]),
        .R(1'b0));
  FDRE \filtered_real_0_o_mem_read_reg_2054_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_0_o_mem[10]),
        .Q(filtered_real_0_o_mem_read_reg_2054[10]),
        .R(1'b0));
  FDRE \filtered_real_0_o_mem_read_reg_2054_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_0_o_mem[11]),
        .Q(filtered_real_0_o_mem_read_reg_2054[11]),
        .R(1'b0));
  FDRE \filtered_real_0_o_mem_read_reg_2054_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_0_o_mem[12]),
        .Q(filtered_real_0_o_mem_read_reg_2054[12]),
        .R(1'b0));
  FDRE \filtered_real_0_o_mem_read_reg_2054_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_0_o_mem[13]),
        .Q(filtered_real_0_o_mem_read_reg_2054[13]),
        .R(1'b0));
  FDRE \filtered_real_0_o_mem_read_reg_2054_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_0_o_mem[14]),
        .Q(filtered_real_0_o_mem_read_reg_2054[14]),
        .R(1'b0));
  FDRE \filtered_real_0_o_mem_read_reg_2054_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_0_o_mem[15]),
        .Q(filtered_real_0_o_mem_read_reg_2054[15]),
        .R(1'b0));
  FDRE \filtered_real_0_o_mem_read_reg_2054_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_0_o_mem[16]),
        .Q(filtered_real_0_o_mem_read_reg_2054[16]),
        .R(1'b0));
  FDRE \filtered_real_0_o_mem_read_reg_2054_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_0_o_mem[17]),
        .Q(filtered_real_0_o_mem_read_reg_2054[17]),
        .R(1'b0));
  FDRE \filtered_real_0_o_mem_read_reg_2054_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_0_o_mem[18]),
        .Q(filtered_real_0_o_mem_read_reg_2054[18]),
        .R(1'b0));
  FDRE \filtered_real_0_o_mem_read_reg_2054_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_0_o_mem[19]),
        .Q(filtered_real_0_o_mem_read_reg_2054[19]),
        .R(1'b0));
  FDRE \filtered_real_0_o_mem_read_reg_2054_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_0_o_mem[20]),
        .Q(filtered_real_0_o_mem_read_reg_2054[20]),
        .R(1'b0));
  FDRE \filtered_real_0_o_mem_read_reg_2054_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_0_o_mem[21]),
        .Q(filtered_real_0_o_mem_read_reg_2054[21]),
        .R(1'b0));
  FDRE \filtered_real_0_o_mem_read_reg_2054_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_0_o_mem[22]),
        .Q(filtered_real_0_o_mem_read_reg_2054[22]),
        .R(1'b0));
  FDRE \filtered_real_0_o_mem_read_reg_2054_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_0_o_mem[23]),
        .Q(filtered_real_0_o_mem_read_reg_2054[23]),
        .R(1'b0));
  FDRE \filtered_real_0_o_mem_read_reg_2054_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_0_o_mem[24]),
        .Q(filtered_real_0_o_mem_read_reg_2054[24]),
        .R(1'b0));
  FDRE \filtered_real_0_o_mem_read_reg_2054_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_0_o_mem[25]),
        .Q(filtered_real_0_o_mem_read_reg_2054[25]),
        .R(1'b0));
  FDRE \filtered_real_0_o_mem_read_reg_2054_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_0_o_mem[26]),
        .Q(filtered_real_0_o_mem_read_reg_2054[26]),
        .R(1'b0));
  FDRE \filtered_real_0_o_mem_read_reg_2054_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_0_o_mem[27]),
        .Q(filtered_real_0_o_mem_read_reg_2054[27]),
        .R(1'b0));
  FDRE \filtered_real_0_o_mem_read_reg_2054_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_0_o_mem[28]),
        .Q(filtered_real_0_o_mem_read_reg_2054[28]),
        .R(1'b0));
  FDRE \filtered_real_0_o_mem_read_reg_2054_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_0_o_mem[29]),
        .Q(filtered_real_0_o_mem_read_reg_2054[29]),
        .R(1'b0));
  FDRE \filtered_real_0_o_mem_read_reg_2054_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_0_o_mem[2]),
        .Q(filtered_real_0_o_mem_read_reg_2054[2]),
        .R(1'b0));
  FDRE \filtered_real_0_o_mem_read_reg_2054_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_0_o_mem[30]),
        .Q(filtered_real_0_o_mem_read_reg_2054[30]),
        .R(1'b0));
  FDRE \filtered_real_0_o_mem_read_reg_2054_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_0_o_mem[31]),
        .Q(filtered_real_0_o_mem_read_reg_2054[31]),
        .R(1'b0));
  FDRE \filtered_real_0_o_mem_read_reg_2054_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_0_o_mem[32]),
        .Q(filtered_real_0_o_mem_read_reg_2054[32]),
        .R(1'b0));
  FDRE \filtered_real_0_o_mem_read_reg_2054_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_0_o_mem[33]),
        .Q(filtered_real_0_o_mem_read_reg_2054[33]),
        .R(1'b0));
  FDRE \filtered_real_0_o_mem_read_reg_2054_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_0_o_mem[34]),
        .Q(filtered_real_0_o_mem_read_reg_2054[34]),
        .R(1'b0));
  FDRE \filtered_real_0_o_mem_read_reg_2054_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_0_o_mem[35]),
        .Q(filtered_real_0_o_mem_read_reg_2054[35]),
        .R(1'b0));
  FDRE \filtered_real_0_o_mem_read_reg_2054_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_0_o_mem[36]),
        .Q(filtered_real_0_o_mem_read_reg_2054[36]),
        .R(1'b0));
  FDRE \filtered_real_0_o_mem_read_reg_2054_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_0_o_mem[37]),
        .Q(filtered_real_0_o_mem_read_reg_2054[37]),
        .R(1'b0));
  FDRE \filtered_real_0_o_mem_read_reg_2054_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_0_o_mem[38]),
        .Q(filtered_real_0_o_mem_read_reg_2054[38]),
        .R(1'b0));
  FDRE \filtered_real_0_o_mem_read_reg_2054_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_0_o_mem[39]),
        .Q(filtered_real_0_o_mem_read_reg_2054[39]),
        .R(1'b0));
  FDRE \filtered_real_0_o_mem_read_reg_2054_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_0_o_mem[3]),
        .Q(filtered_real_0_o_mem_read_reg_2054[3]),
        .R(1'b0));
  FDRE \filtered_real_0_o_mem_read_reg_2054_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_0_o_mem[40]),
        .Q(filtered_real_0_o_mem_read_reg_2054[40]),
        .R(1'b0));
  FDRE \filtered_real_0_o_mem_read_reg_2054_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_0_o_mem[41]),
        .Q(filtered_real_0_o_mem_read_reg_2054[41]),
        .R(1'b0));
  FDRE \filtered_real_0_o_mem_read_reg_2054_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_0_o_mem[42]),
        .Q(filtered_real_0_o_mem_read_reg_2054[42]),
        .R(1'b0));
  FDRE \filtered_real_0_o_mem_read_reg_2054_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_0_o_mem[43]),
        .Q(filtered_real_0_o_mem_read_reg_2054[43]),
        .R(1'b0));
  FDRE \filtered_real_0_o_mem_read_reg_2054_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_0_o_mem[44]),
        .Q(filtered_real_0_o_mem_read_reg_2054[44]),
        .R(1'b0));
  FDRE \filtered_real_0_o_mem_read_reg_2054_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_0_o_mem[45]),
        .Q(filtered_real_0_o_mem_read_reg_2054[45]),
        .R(1'b0));
  FDRE \filtered_real_0_o_mem_read_reg_2054_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_0_o_mem[46]),
        .Q(filtered_real_0_o_mem_read_reg_2054[46]),
        .R(1'b0));
  FDRE \filtered_real_0_o_mem_read_reg_2054_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_0_o_mem[47]),
        .Q(filtered_real_0_o_mem_read_reg_2054[47]),
        .R(1'b0));
  FDRE \filtered_real_0_o_mem_read_reg_2054_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_0_o_mem[48]),
        .Q(filtered_real_0_o_mem_read_reg_2054[48]),
        .R(1'b0));
  FDRE \filtered_real_0_o_mem_read_reg_2054_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_0_o_mem[49]),
        .Q(filtered_real_0_o_mem_read_reg_2054[49]),
        .R(1'b0));
  FDRE \filtered_real_0_o_mem_read_reg_2054_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_0_o_mem[4]),
        .Q(filtered_real_0_o_mem_read_reg_2054[4]),
        .R(1'b0));
  FDRE \filtered_real_0_o_mem_read_reg_2054_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_0_o_mem[50]),
        .Q(filtered_real_0_o_mem_read_reg_2054[50]),
        .R(1'b0));
  FDRE \filtered_real_0_o_mem_read_reg_2054_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_0_o_mem[51]),
        .Q(filtered_real_0_o_mem_read_reg_2054[51]),
        .R(1'b0));
  FDRE \filtered_real_0_o_mem_read_reg_2054_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_0_o_mem[52]),
        .Q(filtered_real_0_o_mem_read_reg_2054[52]),
        .R(1'b0));
  FDRE \filtered_real_0_o_mem_read_reg_2054_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_0_o_mem[53]),
        .Q(filtered_real_0_o_mem_read_reg_2054[53]),
        .R(1'b0));
  FDRE \filtered_real_0_o_mem_read_reg_2054_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_0_o_mem[54]),
        .Q(filtered_real_0_o_mem_read_reg_2054[54]),
        .R(1'b0));
  FDRE \filtered_real_0_o_mem_read_reg_2054_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_0_o_mem[55]),
        .Q(filtered_real_0_o_mem_read_reg_2054[55]),
        .R(1'b0));
  FDRE \filtered_real_0_o_mem_read_reg_2054_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_0_o_mem[56]),
        .Q(filtered_real_0_o_mem_read_reg_2054[56]),
        .R(1'b0));
  FDRE \filtered_real_0_o_mem_read_reg_2054_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_0_o_mem[57]),
        .Q(filtered_real_0_o_mem_read_reg_2054[57]),
        .R(1'b0));
  FDRE \filtered_real_0_o_mem_read_reg_2054_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_0_o_mem[58]),
        .Q(filtered_real_0_o_mem_read_reg_2054[58]),
        .R(1'b0));
  FDRE \filtered_real_0_o_mem_read_reg_2054_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_0_o_mem[59]),
        .Q(filtered_real_0_o_mem_read_reg_2054[59]),
        .R(1'b0));
  FDRE \filtered_real_0_o_mem_read_reg_2054_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_0_o_mem[5]),
        .Q(filtered_real_0_o_mem_read_reg_2054[5]),
        .R(1'b0));
  FDRE \filtered_real_0_o_mem_read_reg_2054_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_0_o_mem[60]),
        .Q(filtered_real_0_o_mem_read_reg_2054[60]),
        .R(1'b0));
  FDRE \filtered_real_0_o_mem_read_reg_2054_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_0_o_mem[61]),
        .Q(filtered_real_0_o_mem_read_reg_2054[61]),
        .R(1'b0));
  FDRE \filtered_real_0_o_mem_read_reg_2054_reg[62] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_0_o_mem[62]),
        .Q(filtered_real_0_o_mem_read_reg_2054[62]),
        .R(1'b0));
  FDRE \filtered_real_0_o_mem_read_reg_2054_reg[63] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_0_o_mem[63]),
        .Q(filtered_real_0_o_mem_read_reg_2054[63]),
        .R(1'b0));
  FDRE \filtered_real_0_o_mem_read_reg_2054_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_0_o_mem[6]),
        .Q(filtered_real_0_o_mem_read_reg_2054[6]),
        .R(1'b0));
  FDRE \filtered_real_0_o_mem_read_reg_2054_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_0_o_mem[7]),
        .Q(filtered_real_0_o_mem_read_reg_2054[7]),
        .R(1'b0));
  FDRE \filtered_real_0_o_mem_read_reg_2054_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_0_o_mem[8]),
        .Q(filtered_real_0_o_mem_read_reg_2054[8]),
        .R(1'b0));
  FDRE \filtered_real_0_o_mem_read_reg_2054_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_0_o_mem[9]),
        .Q(filtered_real_0_o_mem_read_reg_2054[9]),
        .R(1'b0));
  FDRE \filtered_real_1_o_mem_read_reg_2044_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_1_o_mem[10]),
        .Q(filtered_real_1_o_mem_read_reg_2044[10]),
        .R(1'b0));
  FDRE \filtered_real_1_o_mem_read_reg_2044_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_1_o_mem[11]),
        .Q(filtered_real_1_o_mem_read_reg_2044[11]),
        .R(1'b0));
  FDRE \filtered_real_1_o_mem_read_reg_2044_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_1_o_mem[12]),
        .Q(filtered_real_1_o_mem_read_reg_2044[12]),
        .R(1'b0));
  FDRE \filtered_real_1_o_mem_read_reg_2044_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_1_o_mem[13]),
        .Q(filtered_real_1_o_mem_read_reg_2044[13]),
        .R(1'b0));
  FDRE \filtered_real_1_o_mem_read_reg_2044_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_1_o_mem[14]),
        .Q(filtered_real_1_o_mem_read_reg_2044[14]),
        .R(1'b0));
  FDRE \filtered_real_1_o_mem_read_reg_2044_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_1_o_mem[15]),
        .Q(filtered_real_1_o_mem_read_reg_2044[15]),
        .R(1'b0));
  FDRE \filtered_real_1_o_mem_read_reg_2044_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_1_o_mem[16]),
        .Q(filtered_real_1_o_mem_read_reg_2044[16]),
        .R(1'b0));
  FDRE \filtered_real_1_o_mem_read_reg_2044_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_1_o_mem[17]),
        .Q(filtered_real_1_o_mem_read_reg_2044[17]),
        .R(1'b0));
  FDRE \filtered_real_1_o_mem_read_reg_2044_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_1_o_mem[18]),
        .Q(filtered_real_1_o_mem_read_reg_2044[18]),
        .R(1'b0));
  FDRE \filtered_real_1_o_mem_read_reg_2044_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_1_o_mem[19]),
        .Q(filtered_real_1_o_mem_read_reg_2044[19]),
        .R(1'b0));
  FDRE \filtered_real_1_o_mem_read_reg_2044_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_1_o_mem[20]),
        .Q(filtered_real_1_o_mem_read_reg_2044[20]),
        .R(1'b0));
  FDRE \filtered_real_1_o_mem_read_reg_2044_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_1_o_mem[21]),
        .Q(filtered_real_1_o_mem_read_reg_2044[21]),
        .R(1'b0));
  FDRE \filtered_real_1_o_mem_read_reg_2044_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_1_o_mem[22]),
        .Q(filtered_real_1_o_mem_read_reg_2044[22]),
        .R(1'b0));
  FDRE \filtered_real_1_o_mem_read_reg_2044_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_1_o_mem[23]),
        .Q(filtered_real_1_o_mem_read_reg_2044[23]),
        .R(1'b0));
  FDRE \filtered_real_1_o_mem_read_reg_2044_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_1_o_mem[24]),
        .Q(filtered_real_1_o_mem_read_reg_2044[24]),
        .R(1'b0));
  FDRE \filtered_real_1_o_mem_read_reg_2044_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_1_o_mem[25]),
        .Q(filtered_real_1_o_mem_read_reg_2044[25]),
        .R(1'b0));
  FDRE \filtered_real_1_o_mem_read_reg_2044_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_1_o_mem[26]),
        .Q(filtered_real_1_o_mem_read_reg_2044[26]),
        .R(1'b0));
  FDRE \filtered_real_1_o_mem_read_reg_2044_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_1_o_mem[27]),
        .Q(filtered_real_1_o_mem_read_reg_2044[27]),
        .R(1'b0));
  FDRE \filtered_real_1_o_mem_read_reg_2044_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_1_o_mem[28]),
        .Q(filtered_real_1_o_mem_read_reg_2044[28]),
        .R(1'b0));
  FDRE \filtered_real_1_o_mem_read_reg_2044_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_1_o_mem[29]),
        .Q(filtered_real_1_o_mem_read_reg_2044[29]),
        .R(1'b0));
  FDRE \filtered_real_1_o_mem_read_reg_2044_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_1_o_mem[2]),
        .Q(filtered_real_1_o_mem_read_reg_2044[2]),
        .R(1'b0));
  FDRE \filtered_real_1_o_mem_read_reg_2044_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_1_o_mem[30]),
        .Q(filtered_real_1_o_mem_read_reg_2044[30]),
        .R(1'b0));
  FDRE \filtered_real_1_o_mem_read_reg_2044_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_1_o_mem[31]),
        .Q(filtered_real_1_o_mem_read_reg_2044[31]),
        .R(1'b0));
  FDRE \filtered_real_1_o_mem_read_reg_2044_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_1_o_mem[32]),
        .Q(filtered_real_1_o_mem_read_reg_2044[32]),
        .R(1'b0));
  FDRE \filtered_real_1_o_mem_read_reg_2044_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_1_o_mem[33]),
        .Q(filtered_real_1_o_mem_read_reg_2044[33]),
        .R(1'b0));
  FDRE \filtered_real_1_o_mem_read_reg_2044_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_1_o_mem[34]),
        .Q(filtered_real_1_o_mem_read_reg_2044[34]),
        .R(1'b0));
  FDRE \filtered_real_1_o_mem_read_reg_2044_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_1_o_mem[35]),
        .Q(filtered_real_1_o_mem_read_reg_2044[35]),
        .R(1'b0));
  FDRE \filtered_real_1_o_mem_read_reg_2044_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_1_o_mem[36]),
        .Q(filtered_real_1_o_mem_read_reg_2044[36]),
        .R(1'b0));
  FDRE \filtered_real_1_o_mem_read_reg_2044_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_1_o_mem[37]),
        .Q(filtered_real_1_o_mem_read_reg_2044[37]),
        .R(1'b0));
  FDRE \filtered_real_1_o_mem_read_reg_2044_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_1_o_mem[38]),
        .Q(filtered_real_1_o_mem_read_reg_2044[38]),
        .R(1'b0));
  FDRE \filtered_real_1_o_mem_read_reg_2044_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_1_o_mem[39]),
        .Q(filtered_real_1_o_mem_read_reg_2044[39]),
        .R(1'b0));
  FDRE \filtered_real_1_o_mem_read_reg_2044_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_1_o_mem[3]),
        .Q(filtered_real_1_o_mem_read_reg_2044[3]),
        .R(1'b0));
  FDRE \filtered_real_1_o_mem_read_reg_2044_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_1_o_mem[40]),
        .Q(filtered_real_1_o_mem_read_reg_2044[40]),
        .R(1'b0));
  FDRE \filtered_real_1_o_mem_read_reg_2044_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_1_o_mem[41]),
        .Q(filtered_real_1_o_mem_read_reg_2044[41]),
        .R(1'b0));
  FDRE \filtered_real_1_o_mem_read_reg_2044_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_1_o_mem[42]),
        .Q(filtered_real_1_o_mem_read_reg_2044[42]),
        .R(1'b0));
  FDRE \filtered_real_1_o_mem_read_reg_2044_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_1_o_mem[43]),
        .Q(filtered_real_1_o_mem_read_reg_2044[43]),
        .R(1'b0));
  FDRE \filtered_real_1_o_mem_read_reg_2044_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_1_o_mem[44]),
        .Q(filtered_real_1_o_mem_read_reg_2044[44]),
        .R(1'b0));
  FDRE \filtered_real_1_o_mem_read_reg_2044_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_1_o_mem[45]),
        .Q(filtered_real_1_o_mem_read_reg_2044[45]),
        .R(1'b0));
  FDRE \filtered_real_1_o_mem_read_reg_2044_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_1_o_mem[46]),
        .Q(filtered_real_1_o_mem_read_reg_2044[46]),
        .R(1'b0));
  FDRE \filtered_real_1_o_mem_read_reg_2044_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_1_o_mem[47]),
        .Q(filtered_real_1_o_mem_read_reg_2044[47]),
        .R(1'b0));
  FDRE \filtered_real_1_o_mem_read_reg_2044_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_1_o_mem[48]),
        .Q(filtered_real_1_o_mem_read_reg_2044[48]),
        .R(1'b0));
  FDRE \filtered_real_1_o_mem_read_reg_2044_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_1_o_mem[49]),
        .Q(filtered_real_1_o_mem_read_reg_2044[49]),
        .R(1'b0));
  FDRE \filtered_real_1_o_mem_read_reg_2044_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_1_o_mem[4]),
        .Q(filtered_real_1_o_mem_read_reg_2044[4]),
        .R(1'b0));
  FDRE \filtered_real_1_o_mem_read_reg_2044_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_1_o_mem[50]),
        .Q(filtered_real_1_o_mem_read_reg_2044[50]),
        .R(1'b0));
  FDRE \filtered_real_1_o_mem_read_reg_2044_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_1_o_mem[51]),
        .Q(filtered_real_1_o_mem_read_reg_2044[51]),
        .R(1'b0));
  FDRE \filtered_real_1_o_mem_read_reg_2044_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_1_o_mem[52]),
        .Q(filtered_real_1_o_mem_read_reg_2044[52]),
        .R(1'b0));
  FDRE \filtered_real_1_o_mem_read_reg_2044_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_1_o_mem[53]),
        .Q(filtered_real_1_o_mem_read_reg_2044[53]),
        .R(1'b0));
  FDRE \filtered_real_1_o_mem_read_reg_2044_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_1_o_mem[54]),
        .Q(filtered_real_1_o_mem_read_reg_2044[54]),
        .R(1'b0));
  FDRE \filtered_real_1_o_mem_read_reg_2044_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_1_o_mem[55]),
        .Q(filtered_real_1_o_mem_read_reg_2044[55]),
        .R(1'b0));
  FDRE \filtered_real_1_o_mem_read_reg_2044_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_1_o_mem[56]),
        .Q(filtered_real_1_o_mem_read_reg_2044[56]),
        .R(1'b0));
  FDRE \filtered_real_1_o_mem_read_reg_2044_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_1_o_mem[57]),
        .Q(filtered_real_1_o_mem_read_reg_2044[57]),
        .R(1'b0));
  FDRE \filtered_real_1_o_mem_read_reg_2044_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_1_o_mem[58]),
        .Q(filtered_real_1_o_mem_read_reg_2044[58]),
        .R(1'b0));
  FDRE \filtered_real_1_o_mem_read_reg_2044_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_1_o_mem[59]),
        .Q(filtered_real_1_o_mem_read_reg_2044[59]),
        .R(1'b0));
  FDRE \filtered_real_1_o_mem_read_reg_2044_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_1_o_mem[5]),
        .Q(filtered_real_1_o_mem_read_reg_2044[5]),
        .R(1'b0));
  FDRE \filtered_real_1_o_mem_read_reg_2044_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_1_o_mem[60]),
        .Q(filtered_real_1_o_mem_read_reg_2044[60]),
        .R(1'b0));
  FDRE \filtered_real_1_o_mem_read_reg_2044_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_1_o_mem[61]),
        .Q(filtered_real_1_o_mem_read_reg_2044[61]),
        .R(1'b0));
  FDRE \filtered_real_1_o_mem_read_reg_2044_reg[62] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_1_o_mem[62]),
        .Q(filtered_real_1_o_mem_read_reg_2044[62]),
        .R(1'b0));
  FDRE \filtered_real_1_o_mem_read_reg_2044_reg[63] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_1_o_mem[63]),
        .Q(filtered_real_1_o_mem_read_reg_2044[63]),
        .R(1'b0));
  FDRE \filtered_real_1_o_mem_read_reg_2044_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_1_o_mem[6]),
        .Q(filtered_real_1_o_mem_read_reg_2044[6]),
        .R(1'b0));
  FDRE \filtered_real_1_o_mem_read_reg_2044_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_1_o_mem[7]),
        .Q(filtered_real_1_o_mem_read_reg_2044[7]),
        .R(1'b0));
  FDRE \filtered_real_1_o_mem_read_reg_2044_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_1_o_mem[8]),
        .Q(filtered_real_1_o_mem_read_reg_2044[8]),
        .R(1'b0));
  FDRE \filtered_real_1_o_mem_read_reg_2044_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(filtered_real_1_o_mem[9]),
        .Q(filtered_real_1_o_mem_read_reg_2044[9]),
        .R(1'b0));
  design_1_mem_write_top_rfi_C_0_0_mem_write_top_rfi_C_gmem_m_axi gmem_m_axi_U
       (.AWLEN(\^m_axi_gmem_AWLEN ),
        .CO(icmp_ln58_8_fu_1142_p2),
        .D(ap_NS_fsm[13:1]),
        .E(trunc_ln61_4_reg_22000),
        .Q(tmp_10_reg_2356),
        .SR(ap_rst_n_inv),
        .and_ln58_10_reg_2324(and_ln58_10_reg_2324),
        .\and_ln58_10_reg_2324_reg[0] (p_193_in),
        .\and_ln58_10_reg_2324_reg[0]_0 (gmem_m_axi_U_n_95),
        .and_ln58_11_reg_2340(and_ln58_11_reg_2340),
        .\and_ln58_11_reg_2340_reg[0] (p_196_in),
        .\and_ln58_11_reg_2340_reg[0]_0 (gmem_m_axi_U_n_94),
        .and_ln58_1_reg_2126(and_ln58_1_reg_2126),
        .\and_ln58_1_reg_2126_reg[0] (gmem_m_axi_U_n_68),
        .and_ln58_2_reg_2148(and_ln58_2_reg_2148),
        .\and_ln58_2_reg_2148_reg[0] (gmem_m_axi_U_n_69),
        .\and_ln58_2_reg_2148_reg[0]_0 (icmp_ln58_4_fu_932_p2),
        .\and_ln58_2_reg_2148_reg[0]_1 (icmp_ln58_5_fu_942_p2),
        .and_ln58_3_reg_2170(and_ln58_3_reg_2170),
        .\and_ln58_3_reg_2170_reg[0] (gmem_m_axi_U_n_71),
        .\and_ln58_3_reg_2170_reg[0]_0 (icmp_ln58_6_fu_1037_p2),
        .\and_ln58_3_reg_2170_reg[0]_1 (icmp_ln58_7_fu_1047_p2),
        .and_ln58_4_reg_2192(and_ln58_4_reg_2192),
        .\and_ln58_4_reg_2192_reg[0] (gmem_m_axi_U_n_73),
        .\and_ln58_4_reg_2192_reg[0]_0 (icmp_ln58_9_fu_1152_p2),
        .and_ln58_5_reg_2214(and_ln58_5_reg_2214),
        .\and_ln58_5_reg_2214_reg[0] (gmem_m_axi_U_n_75),
        .\and_ln58_5_reg_2214_reg[0]_0 (icmp_ln58_10_fu_1247_p2),
        .\and_ln58_5_reg_2214_reg[0]_1 (icmp_ln58_11_fu_1257_p2),
        .and_ln58_6_reg_2236(and_ln58_6_reg_2236),
        .\and_ln58_6_reg_2236_reg[0] (gmem_m_axi_U_n_78),
        .and_ln58_7_reg_2258(and_ln58_7_reg_2258),
        .\and_ln58_7_reg_2258_reg[0] (gmem_m_axi_U_n_79),
        .\and_ln58_7_reg_2258_reg[0]_0 (icmp_ln58_14_fu_1457_p2),
        .\and_ln58_7_reg_2258_reg[0]_1 (icmp_ln58_15_fu_1467_p2),
        .and_ln58_8_reg_2280(and_ln58_8_reg_2280),
        .\and_ln58_8_reg_2280_reg[0] (gmem_m_axi_U_n_81),
        .\and_ln58_8_reg_2280_reg[0]_0 (icmp_ln58_16_fu_1562_p2),
        .\and_ln58_8_reg_2280_reg[0]_1 (icmp_ln58_17_fu_1572_p2),
        .and_ln58_9_reg_2302(and_ln58_9_reg_2302),
        .\and_ln58_9_reg_2302_reg[0] (gmem_m_axi_U_n_62),
        .\and_ln58_9_reg_2302_reg[0]_0 (icmp_ln58_18_fu_1667_p2),
        .\and_ln58_9_reg_2302_reg[0]_1 (icmp_ln58_19_fu_1677_p2),
        .and_ln58_reg_2104(and_ln58_reg_2104),
        .\and_ln58_reg_2104_reg[0] (gmem_m_axi_U_n_64),
        .\and_ln58_reg_2104_reg[0]_0 (icmp_ln58_1_fu_732_p2),
        .\and_ln58_reg_2104_reg[0]_1 (icmp_ln58_fu_722_p2),
        .\ap_CS_fsm_reg[10] (gmem_m_axi_U_n_33),
        .\ap_CS_fsm_reg[10]_0 (gmem_m_axi_U_n_38),
        .\ap_CS_fsm_reg[11] (gmem_m_axi_U_n_27),
        .\ap_CS_fsm_reg[12] (gmem_m_axi_U_n_0),
        .\ap_CS_fsm_reg[12]_0 ({ap_CS_fsm_pp0_stage11,ap_CS_fsm_pp0_stage10,ap_CS_fsm_pp0_stage9,ap_CS_fsm_pp0_stage8,ap_CS_fsm_pp0_stage7,ap_CS_fsm_pp0_stage6,ap_CS_fsm_pp0_stage5,ap_CS_fsm_pp0_stage4,ap_CS_fsm_pp0_stage3,ap_CS_fsm_pp0_stage2,ap_CS_fsm_pp0_stage1,ap_CS_fsm_pp0_stage0,ap_CS_fsm_state1}),
        .\ap_CS_fsm_reg[13] (ap_enable_reg_pp0_iter1_reg_n_0),
        .ap_clk(ap_clk),
        .ap_condition_1085(ap_condition_1085),
        .ap_condition_1092(ap_condition_1092),
        .ap_condition_1098(ap_condition_1098),
        .ap_condition_1104(ap_condition_1104),
        .ap_condition_1110(ap_condition_1110),
        .ap_condition_1116(ap_condition_1116),
        .ap_condition_1122(ap_condition_1122),
        .ap_condition_1128(ap_condition_1128),
        .ap_condition_1134(ap_condition_1134),
        .ap_condition_1140(ap_condition_1140),
        .ap_condition_1146(ap_condition_1146),
        .ap_condition_1151(ap_condition_1151),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(gmem_m_axi_U_n_1),
        .ap_enable_reg_pp0_iter0_reg_0(gmem_m_axi_U_n_2),
        .ap_enable_reg_pp0_iter0_reg_1(gmem_m_axi_U_n_83),
        .ap_enable_reg_pp0_iter0_reg_10(gmem_m_axi_U_n_92),
        .ap_enable_reg_pp0_iter0_reg_11(gmem_m_axi_U_n_96),
        .ap_enable_reg_pp0_iter0_reg_12(gmem_m_axi_U_n_97),
        .ap_enable_reg_pp0_iter0_reg_2(gmem_m_axi_U_n_84),
        .ap_enable_reg_pp0_iter0_reg_3(gmem_m_axi_U_n_85),
        .ap_enable_reg_pp0_iter0_reg_4(gmem_m_axi_U_n_86),
        .ap_enable_reg_pp0_iter0_reg_5(gmem_m_axi_U_n_87),
        .ap_enable_reg_pp0_iter0_reg_6(gmem_m_axi_U_n_88),
        .ap_enable_reg_pp0_iter0_reg_7(gmem_m_axi_U_n_89),
        .ap_enable_reg_pp0_iter0_reg_8(gmem_m_axi_U_n_90),
        .ap_enable_reg_pp0_iter0_reg_9(gmem_m_axi_U_n_91),
        .ap_enable_reg_pp0_iter10(ap_enable_reg_pp0_iter10),
        .ap_phi_reg_pp0_iter0_retval_0_i109_reg_653(ap_phi_reg_pp0_iter0_retval_0_i109_reg_653),
        .ap_phi_reg_pp0_iter0_retval_0_i123_reg_666(ap_phi_reg_pp0_iter0_retval_0_i123_reg_666),
        .ap_phi_reg_pp0_iter0_retval_0_i137_reg_679(ap_phi_reg_pp0_iter0_retval_0_i137_reg_679),
        .ap_phi_reg_pp0_iter0_retval_0_i151_reg_692(ap_phi_reg_pp0_iter0_retval_0_i151_reg_692),
        .ap_phi_reg_pp0_iter0_retval_0_i165_reg_705(ap_phi_reg_pp0_iter0_retval_0_i165_reg_705),
        .ap_phi_reg_pp0_iter0_retval_0_i25_reg_575(ap_phi_reg_pp0_iter0_retval_0_i25_reg_575),
        .ap_phi_reg_pp0_iter0_retval_0_i39_reg_588(ap_phi_reg_pp0_iter0_retval_0_i39_reg_588),
        .ap_phi_reg_pp0_iter0_retval_0_i53_reg_601(ap_phi_reg_pp0_iter0_retval_0_i53_reg_601),
        .ap_phi_reg_pp0_iter0_retval_0_i67_reg_614(ap_phi_reg_pp0_iter0_retval_0_i67_reg_614),
        .ap_phi_reg_pp0_iter0_retval_0_i81_reg_627(ap_phi_reg_pp0_iter0_retval_0_i81_reg_627),
        .ap_phi_reg_pp0_iter0_retval_0_i95_reg_640(ap_phi_reg_pp0_iter0_retval_0_i95_reg_640),
        .ap_phi_reg_pp0_iter0_shouldContinue_1_reg_562(ap_phi_reg_pp0_iter0_shouldContinue_1_reg_562),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start),
        .current_factor0(current_factor0),
        .current_factor_10(current_factor_10),
        .current_factor_100(current_factor_100),
        .\current_factor_10_reg[0] (icmp_ln71_fu_789_p2),
        .\current_factor_10_reg[31] (trunc_ln_reg_21120),
        .current_factor_110(current_factor_110),
        .\current_factor_11_reg[0] (icmp_ln71_7_fu_1524_p2),
        .\current_factor_1_reg[0] (icmp_ln71_6_fu_1419_p2),
        .current_factor_20(current_factor_20),
        .\current_factor_2_reg[0] (icmp_ln71_3_fu_1104_p2),
        .current_factor_30(current_factor_30),
        .\current_factor_3_reg[0] (icmp_ln71_5_fu_1314_p2),
        .current_factor_40(current_factor_40),
        .\current_factor_4_reg[0] (icmp_ln71_4_fu_1209_p2),
        .current_factor_50(current_factor_50),
        .\current_factor_5_reg[0] (icmp_ln71_10_fu_1839_p2),
        .current_factor_60(current_factor_60),
        .\current_factor_6_reg[0] (icmp_ln71_2_fu_999_p2),
        .current_factor_70(current_factor_70),
        .\current_factor_7_reg[0] (icmp_ln71_11_fu_1934_p2),
        .current_factor_80(current_factor_80),
        .\current_factor_8_reg[0] (icmp_ln71_8_fu_1629_p2),
        .current_factor_90(current_factor_90),
        .\current_factor_9_reg[0] (icmp_ln71_1_fu_894_p2),
        .\current_factor_reg[0] (icmp_ln71_9_fu_1734_p2),
        .current_rate(current_rate),
        .current_rate_1(current_rate_1),
        .current_rate_10(current_rate_10),
        .current_rate_11(current_rate_11),
        .\current_rate_11_reg[31] (trunc_ln61_7_reg_22660),
        .\current_rate_1_reg[31] (trunc_ln61_6_reg_22440),
        .current_rate_2(current_rate_2),
        .\current_rate_2_reg[31] (trunc_ln61_3_reg_21780),
        .current_rate_3(current_rate_3),
        .\current_rate_3_reg[31] (trunc_ln61_5_reg_22220),
        .current_rate_4(current_rate_4),
        .current_rate_5(current_rate_5),
        .\current_rate_5_reg[31] (trunc_ln61_s_reg_23320),
        .current_rate_6(current_rate_6),
        .\current_rate_6_reg[31] (trunc_ln61_2_reg_21560),
        .current_rate_7(current_rate_7),
        .\current_rate_7_reg[31] (trunc_ln61_10_reg_23480),
        .current_rate_8(current_rate_8),
        .\current_rate_8_reg[31] (trunc_ln61_8_reg_22880),
        .current_rate_9(current_rate_9),
        .\current_rate_9_reg[31] (trunc_ln61_1_reg_21340),
        .\current_rate_reg[31] (trunc_ln61_9_reg_23100),
        .\data_p1_reg[60] (trunc_ln61_9_reg_2310),
        .\data_p1_reg[60]_0 (trunc_ln61_s_reg_2332),
        .\data_p1_reg[60]_1 (trunc_ln61_10_reg_2348),
        .\data_p1_reg[60]_2 (trunc_ln61_5_reg_2222),
        .\data_p2_reg[60] (trunc_ln61_4_reg_2200),
        .\data_p2_reg[60]_0 (trunc_ln61_3_reg_2178),
        .\data_p2_reg[60]_1 (trunc_ln61_2_reg_2156),
        .\data_p2_reg[60]_2 (trunc_ln61_1_reg_2134),
        .\data_p2_reg[60]_3 (trunc_ln_reg_2112),
        .\data_p2_reg[60]_4 (trunc_ln61_8_reg_2288),
        .\data_p2_reg[60]_5 (trunc_ln61_7_reg_2266),
        .\data_p2_reg[60]_6 (trunc_ln61_6_reg_2244),
        .empty_n_reg(gmem_m_axi_U_n_20),
        .filtered_im_0_o_stream_TREADY_int_regslice(filtered_im_0_o_stream_TREADY_int_regslice),
        .filtered_im_0_o_stream_TVALID_int_regslice(filtered_im_0_o_stream_TVALID_int_regslice),
        .filtered_im_1_o_stream_TREADY_int_regslice(filtered_im_1_o_stream_TREADY_int_regslice),
        .filtered_real_0_o_stream_TDATA_int_regslice(filtered_real_0_o_stream_TDATA_int_regslice),
        .filtered_real_0_o_stream_TREADY_int_regslice(filtered_real_0_o_stream_TREADY_int_regslice),
        .filtered_real_1_o_stream_TREADY_int_regslice(filtered_real_1_o_stream_TREADY_int_regslice),
        .full_n_reg(m_axi_gmem_RREADY),
        .full_n_reg_0(m_axi_gmem_BREADY),
        .gmem_WDATA50_out(gmem_WDATA50_out),
        .gmem_WDATA51_out(gmem_WDATA51_out),
        .gmem_WDATA52_out(gmem_WDATA52_out),
        .gmem_WDATA53_out(gmem_WDATA53_out),
        .icmp_ln59_10_fu_1794_p2(icmp_ln59_10_fu_1794_p2),
        .icmp_ln59_10_reg_2328(icmp_ln59_10_reg_2328),
        .\icmp_ln59_10_reg_2328_reg[0] (gmem_m_axi_U_n_93),
        .\icmp_ln59_10_reg_2328_reg[0]_0 (icmp_ln58_20_fu_1772_p2),
        .\icmp_ln59_10_reg_2328_reg[0]_1 (icmp_ln58_21_fu_1782_p2),
        .icmp_ln59_11_fu_1889_p2(icmp_ln59_11_fu_1889_p2),
        .icmp_ln59_11_reg_2344(icmp_ln59_11_reg_2344),
        .\icmp_ln59_11_reg_2344_reg[0] (gmem_m_axi_U_n_66),
        .\icmp_ln59_11_reg_2344_reg[0]_0 (icmp_ln58_22_fu_1867_p2),
        .\icmp_ln59_11_reg_2344_reg[0]_1 (icmp_ln58_23_fu_1877_p2),
        .icmp_ln59_1_fu_849_p2(icmp_ln59_1_fu_849_p2),
        .icmp_ln59_1_reg_2130(icmp_ln59_1_reg_2130),
        .\icmp_ln59_1_reg_2130_reg[0] (gmem_m_axi_U_n_67),
        .\icmp_ln59_1_reg_2130_reg[0]_0 (icmp_ln58_2_fu_827_p2),
        .\icmp_ln59_1_reg_2130_reg[0]_1 (icmp_ln58_3_fu_837_p2),
        .icmp_ln59_2_fu_954_p2(icmp_ln59_2_fu_954_p2),
        .icmp_ln59_2_reg_2152(icmp_ln59_2_reg_2152),
        .\icmp_ln59_2_reg_2152_reg[0] (gmem_m_axi_U_n_3),
        .\icmp_ln59_2_reg_2152_reg[0]_0 (gmem_m_axi_U_n_70),
        .icmp_ln59_3_fu_1059_p2(icmp_ln59_3_fu_1059_p2),
        .icmp_ln59_3_reg_2174(icmp_ln59_3_reg_2174),
        .\icmp_ln59_3_reg_2174_reg[0] (gmem_m_axi_U_n_72),
        .icmp_ln59_4_fu_1164_p2(icmp_ln59_4_fu_1164_p2),
        .icmp_ln59_4_reg_2196(icmp_ln59_4_reg_2196),
        .\icmp_ln59_4_reg_2196_reg[0] (gmem_m_axi_U_n_74),
        .icmp_ln59_5_fu_1269_p2(icmp_ln59_5_fu_1269_p2),
        .icmp_ln59_5_reg_2218(icmp_ln59_5_reg_2218),
        .\icmp_ln59_5_reg_2218_reg[0] (gmem_m_axi_U_n_34),
        .\icmp_ln59_5_reg_2218_reg[0]_0 (gmem_m_axi_U_n_76),
        .icmp_ln59_6_fu_1374_p2(icmp_ln59_6_fu_1374_p2),
        .icmp_ln59_6_reg_2240(icmp_ln59_6_reg_2240),
        .\icmp_ln59_6_reg_2240_reg[0] (gmem_m_axi_U_n_77),
        .\icmp_ln59_6_reg_2240_reg[0]_0 (icmp_ln58_12_fu_1352_p2),
        .\icmp_ln59_6_reg_2240_reg[0]_1 (icmp_ln58_13_fu_1362_p2),
        .icmp_ln59_7_fu_1479_p2(icmp_ln59_7_fu_1479_p2),
        .icmp_ln59_7_reg_2262(icmp_ln59_7_reg_2262),
        .\icmp_ln59_7_reg_2262_reg[0] (gmem_m_axi_U_n_80),
        .icmp_ln59_8_fu_1584_p2(icmp_ln59_8_fu_1584_p2),
        .icmp_ln59_8_reg_2284(icmp_ln59_8_reg_2284),
        .\icmp_ln59_8_reg_2284_reg[0] (gmem_m_axi_U_n_82),
        .icmp_ln59_9_fu_1689_p2(icmp_ln59_9_fu_1689_p2),
        .icmp_ln59_9_reg_2306(icmp_ln59_9_reg_2306),
        .\icmp_ln59_9_reg_2306_reg[0] (gmem_m_axi_U_n_63),
        .icmp_ln59_fu_744_p2(icmp_ln59_fu_744_p2),
        .icmp_ln59_reg_2108(icmp_ln59_reg_2108),
        .\icmp_ln59_reg_2108_reg[0] (gmem_m_axi_U_n_65),
        .m_axi_gmem_AWADDR(\^m_axi_gmem_AWADDR ),
        .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
        .m_axi_gmem_AWVALID(m_axi_gmem_AWVALID),
        .m_axi_gmem_BVALID(m_axi_gmem_BVALID),
        .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
        .m_axi_gmem_WDATA(m_axi_gmem_WDATA),
        .m_axi_gmem_WLAST(m_axi_gmem_WLAST),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .m_axi_gmem_WSTRB(m_axi_gmem_WSTRB),
        .m_axi_gmem_WVALID(m_axi_gmem_WVALID),
        .mad_I_o_stream_TREADY_int_regslice(mad_I_o_stream_TREADY_int_regslice),
        .mad_I_o_stream_TVALID_int_regslice(mad_I_o_stream_TVALID_int_regslice),
        .mad_R_o_stream_TREADY_int_regslice(mad_R_o_stream_TREADY_int_regslice),
        .mad_R_o_stream_TVALID_int_regslice(mad_R_o_stream_TVALID_int_regslice),
        .mem_reg_i_202(regslice_both_raw_data_im_1_o_stream_U_n_1),
        .mem_reg_i_541(regslice_both_raw_data_real_o_stream_U_n_65),
        .mem_reg_i_541_0(regslice_both_mad_R_o_stream_U_n_64),
        .p_169_in(p_169_in),
        .p_179_in(p_179_in),
        .\q_tmp_reg[0] (regslice_both_mad_R_o_stream_U_n_0),
        .\q_tmp_reg[0]_0 (regslice_both_filtered_im_0_o_stream_U_n_0),
        .\q_tmp_reg[0]_1 (regslice_both_raw_data_im_1_o_stream_U_n_0),
        .\q_tmp_reg[0]_2 (regslice_both_filtered_real_0_o_stream_U_n_0),
        .\q_tmp_reg[10] (regslice_both_mad_R_o_stream_U_n_10),
        .\q_tmp_reg[10]_0 (regslice_both_filtered_im_0_o_stream_U_n_10),
        .\q_tmp_reg[10]_1 (regslice_both_raw_data_im_1_o_stream_U_n_11),
        .\q_tmp_reg[11] (regslice_both_mad_R_o_stream_U_n_11),
        .\q_tmp_reg[11]_0 (regslice_both_filtered_im_0_o_stream_U_n_11),
        .\q_tmp_reg[11]_1 (regslice_both_raw_data_im_1_o_stream_U_n_12),
        .\q_tmp_reg[12] (regslice_both_mad_R_o_stream_U_n_12),
        .\q_tmp_reg[12]_0 (regslice_both_filtered_im_0_o_stream_U_n_12),
        .\q_tmp_reg[12]_1 (regslice_both_raw_data_im_1_o_stream_U_n_13),
        .\q_tmp_reg[13] (regslice_both_mad_R_o_stream_U_n_13),
        .\q_tmp_reg[13]_0 (regslice_both_filtered_im_0_o_stream_U_n_13),
        .\q_tmp_reg[13]_1 (regslice_both_raw_data_im_1_o_stream_U_n_14),
        .\q_tmp_reg[14] (regslice_both_mad_R_o_stream_U_n_14),
        .\q_tmp_reg[14]_0 (regslice_both_filtered_im_0_o_stream_U_n_14),
        .\q_tmp_reg[14]_1 (regslice_both_raw_data_im_1_o_stream_U_n_15),
        .\q_tmp_reg[15] (regslice_both_mad_R_o_stream_U_n_15),
        .\q_tmp_reg[15]_0 (regslice_both_filtered_im_0_o_stream_U_n_15),
        .\q_tmp_reg[15]_1 (regslice_both_raw_data_im_1_o_stream_U_n_16),
        .\q_tmp_reg[16] (regslice_both_mad_R_o_stream_U_n_16),
        .\q_tmp_reg[16]_0 (regslice_both_filtered_im_0_o_stream_U_n_16),
        .\q_tmp_reg[16]_1 (regslice_both_raw_data_im_1_o_stream_U_n_17),
        .\q_tmp_reg[17] (regslice_both_mad_R_o_stream_U_n_17),
        .\q_tmp_reg[17]_0 (regslice_both_filtered_im_0_o_stream_U_n_17),
        .\q_tmp_reg[17]_1 (regslice_both_raw_data_im_1_o_stream_U_n_18),
        .\q_tmp_reg[18] (regslice_both_mad_R_o_stream_U_n_18),
        .\q_tmp_reg[18]_0 (regslice_both_filtered_im_0_o_stream_U_n_18),
        .\q_tmp_reg[18]_1 (regslice_both_raw_data_im_1_o_stream_U_n_19),
        .\q_tmp_reg[19] (regslice_both_mad_R_o_stream_U_n_19),
        .\q_tmp_reg[19]_0 (regslice_both_filtered_im_0_o_stream_U_n_19),
        .\q_tmp_reg[19]_1 (regslice_both_raw_data_im_1_o_stream_U_n_20),
        .\q_tmp_reg[1] (regslice_both_mad_R_o_stream_U_n_1),
        .\q_tmp_reg[1]_0 (regslice_both_filtered_im_0_o_stream_U_n_1),
        .\q_tmp_reg[1]_1 (regslice_both_raw_data_im_1_o_stream_U_n_2),
        .\q_tmp_reg[20] (regslice_both_mad_R_o_stream_U_n_20),
        .\q_tmp_reg[20]_0 (regslice_both_filtered_im_0_o_stream_U_n_20),
        .\q_tmp_reg[20]_1 (regslice_both_raw_data_im_1_o_stream_U_n_21),
        .\q_tmp_reg[21] (regslice_both_mad_R_o_stream_U_n_21),
        .\q_tmp_reg[21]_0 (regslice_both_filtered_im_0_o_stream_U_n_21),
        .\q_tmp_reg[21]_1 (regslice_both_raw_data_im_1_o_stream_U_n_22),
        .\q_tmp_reg[22] (regslice_both_mad_R_o_stream_U_n_22),
        .\q_tmp_reg[22]_0 (regslice_both_filtered_im_0_o_stream_U_n_22),
        .\q_tmp_reg[22]_1 (regslice_both_raw_data_im_1_o_stream_U_n_23),
        .\q_tmp_reg[23] (regslice_both_mad_R_o_stream_U_n_23),
        .\q_tmp_reg[23]_0 (regslice_both_filtered_im_0_o_stream_U_n_23),
        .\q_tmp_reg[23]_1 (regslice_both_raw_data_im_1_o_stream_U_n_24),
        .\q_tmp_reg[24] (regslice_both_mad_R_o_stream_U_n_24),
        .\q_tmp_reg[24]_0 (regslice_both_filtered_im_0_o_stream_U_n_24),
        .\q_tmp_reg[24]_1 (regslice_both_raw_data_im_1_o_stream_U_n_25),
        .\q_tmp_reg[25] (regslice_both_mad_R_o_stream_U_n_25),
        .\q_tmp_reg[25]_0 (regslice_both_filtered_im_0_o_stream_U_n_25),
        .\q_tmp_reg[25]_1 (regslice_both_raw_data_im_1_o_stream_U_n_26),
        .\q_tmp_reg[26] (regslice_both_mad_R_o_stream_U_n_26),
        .\q_tmp_reg[26]_0 (regslice_both_filtered_im_0_o_stream_U_n_26),
        .\q_tmp_reg[26]_1 (regslice_both_raw_data_im_1_o_stream_U_n_27),
        .\q_tmp_reg[27] (regslice_both_mad_R_o_stream_U_n_27),
        .\q_tmp_reg[27]_0 (regslice_both_filtered_im_0_o_stream_U_n_27),
        .\q_tmp_reg[27]_1 (regslice_both_raw_data_im_1_o_stream_U_n_28),
        .\q_tmp_reg[28] (regslice_both_mad_R_o_stream_U_n_28),
        .\q_tmp_reg[28]_0 (regslice_both_filtered_im_0_o_stream_U_n_28),
        .\q_tmp_reg[28]_1 (regslice_both_raw_data_im_1_o_stream_U_n_29),
        .\q_tmp_reg[29] (regslice_both_mad_R_o_stream_U_n_29),
        .\q_tmp_reg[29]_0 (regslice_both_filtered_im_0_o_stream_U_n_29),
        .\q_tmp_reg[29]_1 (regslice_both_raw_data_im_1_o_stream_U_n_30),
        .\q_tmp_reg[2] (regslice_both_mad_R_o_stream_U_n_2),
        .\q_tmp_reg[2]_0 (regslice_both_filtered_im_0_o_stream_U_n_2),
        .\q_tmp_reg[2]_1 (regslice_both_raw_data_im_1_o_stream_U_n_3),
        .\q_tmp_reg[30] (regslice_both_mad_R_o_stream_U_n_30),
        .\q_tmp_reg[30]_0 (regslice_both_filtered_im_0_o_stream_U_n_30),
        .\q_tmp_reg[30]_1 (regslice_both_raw_data_im_1_o_stream_U_n_31),
        .\q_tmp_reg[31] (regslice_both_mad_R_o_stream_U_n_31),
        .\q_tmp_reg[31]_0 (regslice_both_filtered_im_0_o_stream_U_n_31),
        .\q_tmp_reg[31]_1 (regslice_both_raw_data_im_1_o_stream_U_n_32),
        .\q_tmp_reg[32] (regslice_both_mad_R_o_stream_U_n_32),
        .\q_tmp_reg[32]_0 (regslice_both_filtered_im_0_o_stream_U_n_32),
        .\q_tmp_reg[32]_1 (regslice_both_raw_data_im_1_o_stream_U_n_33),
        .\q_tmp_reg[33] (regslice_both_mad_R_o_stream_U_n_33),
        .\q_tmp_reg[33]_0 (regslice_both_filtered_im_0_o_stream_U_n_33),
        .\q_tmp_reg[33]_1 (regslice_both_raw_data_im_1_o_stream_U_n_34),
        .\q_tmp_reg[34] (regslice_both_mad_R_o_stream_U_n_34),
        .\q_tmp_reg[34]_0 (regslice_both_filtered_im_0_o_stream_U_n_34),
        .\q_tmp_reg[34]_1 (regslice_both_raw_data_im_1_o_stream_U_n_35),
        .\q_tmp_reg[35] (regslice_both_mad_R_o_stream_U_n_35),
        .\q_tmp_reg[35]_0 (regslice_both_filtered_im_0_o_stream_U_n_35),
        .\q_tmp_reg[35]_1 (regslice_both_raw_data_im_1_o_stream_U_n_36),
        .\q_tmp_reg[36] (regslice_both_mad_R_o_stream_U_n_36),
        .\q_tmp_reg[36]_0 (regslice_both_filtered_im_0_o_stream_U_n_36),
        .\q_tmp_reg[36]_1 (regslice_both_raw_data_im_1_o_stream_U_n_37),
        .\q_tmp_reg[37] (regslice_both_mad_R_o_stream_U_n_37),
        .\q_tmp_reg[37]_0 (regslice_both_filtered_im_0_o_stream_U_n_37),
        .\q_tmp_reg[37]_1 (regslice_both_raw_data_im_1_o_stream_U_n_38),
        .\q_tmp_reg[38] (regslice_both_mad_R_o_stream_U_n_38),
        .\q_tmp_reg[38]_0 (regslice_both_filtered_im_0_o_stream_U_n_38),
        .\q_tmp_reg[38]_1 (regslice_both_raw_data_im_1_o_stream_U_n_39),
        .\q_tmp_reg[39] (regslice_both_mad_R_o_stream_U_n_39),
        .\q_tmp_reg[39]_0 (regslice_both_filtered_im_0_o_stream_U_n_39),
        .\q_tmp_reg[39]_1 (regslice_both_raw_data_im_1_o_stream_U_n_40),
        .\q_tmp_reg[3] (regslice_both_mad_R_o_stream_U_n_3),
        .\q_tmp_reg[3]_0 (regslice_both_filtered_im_0_o_stream_U_n_3),
        .\q_tmp_reg[3]_1 (regslice_both_raw_data_im_1_o_stream_U_n_4),
        .\q_tmp_reg[40] (regslice_both_mad_R_o_stream_U_n_40),
        .\q_tmp_reg[40]_0 (regslice_both_filtered_im_0_o_stream_U_n_40),
        .\q_tmp_reg[40]_1 (regslice_both_raw_data_im_1_o_stream_U_n_41),
        .\q_tmp_reg[41] (regslice_both_mad_R_o_stream_U_n_41),
        .\q_tmp_reg[41]_0 (regslice_both_filtered_im_0_o_stream_U_n_41),
        .\q_tmp_reg[41]_1 (regslice_both_raw_data_im_1_o_stream_U_n_42),
        .\q_tmp_reg[42] (regslice_both_mad_R_o_stream_U_n_42),
        .\q_tmp_reg[42]_0 (regslice_both_filtered_im_0_o_stream_U_n_42),
        .\q_tmp_reg[42]_1 (regslice_both_raw_data_im_1_o_stream_U_n_43),
        .\q_tmp_reg[43] (regslice_both_mad_R_o_stream_U_n_43),
        .\q_tmp_reg[43]_0 (regslice_both_filtered_im_0_o_stream_U_n_43),
        .\q_tmp_reg[43]_1 (regslice_both_raw_data_im_1_o_stream_U_n_44),
        .\q_tmp_reg[44] (regslice_both_mad_R_o_stream_U_n_44),
        .\q_tmp_reg[44]_0 (regslice_both_filtered_im_0_o_stream_U_n_44),
        .\q_tmp_reg[44]_1 (regslice_both_raw_data_im_1_o_stream_U_n_45),
        .\q_tmp_reg[45] (regslice_both_mad_R_o_stream_U_n_45),
        .\q_tmp_reg[45]_0 (regslice_both_filtered_im_0_o_stream_U_n_45),
        .\q_tmp_reg[45]_1 (regslice_both_raw_data_im_1_o_stream_U_n_46),
        .\q_tmp_reg[46] (regslice_both_mad_R_o_stream_U_n_46),
        .\q_tmp_reg[46]_0 (regslice_both_filtered_im_0_o_stream_U_n_46),
        .\q_tmp_reg[46]_1 (regslice_both_raw_data_im_1_o_stream_U_n_47),
        .\q_tmp_reg[47] (regslice_both_mad_R_o_stream_U_n_47),
        .\q_tmp_reg[47]_0 (regslice_both_filtered_im_0_o_stream_U_n_47),
        .\q_tmp_reg[47]_1 (regslice_both_raw_data_im_1_o_stream_U_n_48),
        .\q_tmp_reg[48] (regslice_both_mad_R_o_stream_U_n_48),
        .\q_tmp_reg[48]_0 (regslice_both_filtered_im_0_o_stream_U_n_48),
        .\q_tmp_reg[48]_1 (regslice_both_raw_data_im_1_o_stream_U_n_49),
        .\q_tmp_reg[49] (regslice_both_mad_R_o_stream_U_n_49),
        .\q_tmp_reg[49]_0 (regslice_both_filtered_im_0_o_stream_U_n_49),
        .\q_tmp_reg[49]_1 (regslice_both_raw_data_im_1_o_stream_U_n_50),
        .\q_tmp_reg[4] (regslice_both_mad_R_o_stream_U_n_4),
        .\q_tmp_reg[4]_0 (regslice_both_filtered_im_0_o_stream_U_n_4),
        .\q_tmp_reg[4]_1 (regslice_both_raw_data_im_1_o_stream_U_n_5),
        .\q_tmp_reg[50] (regslice_both_mad_R_o_stream_U_n_50),
        .\q_tmp_reg[50]_0 (regslice_both_filtered_im_0_o_stream_U_n_50),
        .\q_tmp_reg[50]_1 (regslice_both_raw_data_im_1_o_stream_U_n_51),
        .\q_tmp_reg[51] (regslice_both_mad_R_o_stream_U_n_51),
        .\q_tmp_reg[51]_0 (regslice_both_filtered_im_0_o_stream_U_n_51),
        .\q_tmp_reg[51]_1 (regslice_both_raw_data_im_1_o_stream_U_n_52),
        .\q_tmp_reg[52] (regslice_both_mad_R_o_stream_U_n_52),
        .\q_tmp_reg[52]_0 (regslice_both_filtered_im_0_o_stream_U_n_52),
        .\q_tmp_reg[52]_1 (regslice_both_raw_data_im_1_o_stream_U_n_53),
        .\q_tmp_reg[53] (regslice_both_mad_R_o_stream_U_n_53),
        .\q_tmp_reg[53]_0 (regslice_both_filtered_im_0_o_stream_U_n_53),
        .\q_tmp_reg[53]_1 (regslice_both_raw_data_im_1_o_stream_U_n_54),
        .\q_tmp_reg[54] (regslice_both_mad_R_o_stream_U_n_54),
        .\q_tmp_reg[54]_0 (regslice_both_filtered_im_0_o_stream_U_n_54),
        .\q_tmp_reg[54]_1 (regslice_both_raw_data_im_1_o_stream_U_n_55),
        .\q_tmp_reg[55] (regslice_both_mad_R_o_stream_U_n_55),
        .\q_tmp_reg[55]_0 (regslice_both_filtered_im_0_o_stream_U_n_55),
        .\q_tmp_reg[55]_1 (regslice_both_raw_data_im_1_o_stream_U_n_56),
        .\q_tmp_reg[56] (regslice_both_mad_R_o_stream_U_n_56),
        .\q_tmp_reg[56]_0 (regslice_both_filtered_im_0_o_stream_U_n_56),
        .\q_tmp_reg[56]_1 (regslice_both_raw_data_im_1_o_stream_U_n_57),
        .\q_tmp_reg[57] (regslice_both_mad_R_o_stream_U_n_57),
        .\q_tmp_reg[57]_0 (regslice_both_filtered_im_0_o_stream_U_n_57),
        .\q_tmp_reg[57]_1 (regslice_both_raw_data_im_1_o_stream_U_n_58),
        .\q_tmp_reg[58] (regslice_both_mad_R_o_stream_U_n_58),
        .\q_tmp_reg[58]_0 (regslice_both_filtered_im_0_o_stream_U_n_58),
        .\q_tmp_reg[58]_1 (regslice_both_raw_data_im_1_o_stream_U_n_59),
        .\q_tmp_reg[59] (regslice_both_mad_R_o_stream_U_n_59),
        .\q_tmp_reg[59]_0 (regslice_both_filtered_im_0_o_stream_U_n_59),
        .\q_tmp_reg[59]_1 (regslice_both_raw_data_im_1_o_stream_U_n_60),
        .\q_tmp_reg[5] (regslice_both_mad_R_o_stream_U_n_5),
        .\q_tmp_reg[5]_0 (regslice_both_filtered_im_0_o_stream_U_n_5),
        .\q_tmp_reg[5]_1 (regslice_both_raw_data_im_1_o_stream_U_n_6),
        .\q_tmp_reg[60] (regslice_both_mad_R_o_stream_U_n_60),
        .\q_tmp_reg[60]_0 (regslice_both_filtered_im_0_o_stream_U_n_60),
        .\q_tmp_reg[60]_1 (regslice_both_raw_data_im_1_o_stream_U_n_61),
        .\q_tmp_reg[61] (regslice_both_mad_R_o_stream_U_n_61),
        .\q_tmp_reg[61]_0 (regslice_both_filtered_im_0_o_stream_U_n_61),
        .\q_tmp_reg[61]_1 (regslice_both_raw_data_im_1_o_stream_U_n_62),
        .\q_tmp_reg[62] (regslice_both_mad_R_o_stream_U_n_62),
        .\q_tmp_reg[62]_0 (regslice_both_filtered_im_0_o_stream_U_n_62),
        .\q_tmp_reg[62]_1 (regslice_both_raw_data_im_1_o_stream_U_n_63),
        .\q_tmp_reg[63] (regslice_both_mad_R_o_stream_U_n_63),
        .\q_tmp_reg[63]_0 (regslice_both_filtered_im_0_o_stream_U_n_63),
        .\q_tmp_reg[63]_1 (regslice_both_raw_data_im_1_o_stream_U_n_64),
        .\q_tmp_reg[63]_2 (tmp_11_reg_2367),
        .\q_tmp_reg[6] (regslice_both_mad_R_o_stream_U_n_6),
        .\q_tmp_reg[6]_0 (regslice_both_filtered_im_0_o_stream_U_n_6),
        .\q_tmp_reg[6]_1 (regslice_both_raw_data_im_1_o_stream_U_n_7),
        .\q_tmp_reg[7] (regslice_both_mad_R_o_stream_U_n_7),
        .\q_tmp_reg[7]_0 (regslice_both_filtered_im_0_o_stream_U_n_7),
        .\q_tmp_reg[7]_1 (regslice_both_raw_data_im_1_o_stream_U_n_8),
        .\q_tmp_reg[8] (regslice_both_mad_R_o_stream_U_n_8),
        .\q_tmp_reg[8]_0 (regslice_both_filtered_im_0_o_stream_U_n_8),
        .\q_tmp_reg[8]_1 (regslice_both_raw_data_im_1_o_stream_U_n_9),
        .\q_tmp_reg[9] (regslice_both_mad_R_o_stream_U_n_9),
        .\q_tmp_reg[9]_0 (regslice_both_filtered_im_0_o_stream_U_n_9),
        .\q_tmp_reg[9]_1 (regslice_both_raw_data_im_1_o_stream_U_n_10),
        .raw_data_im_1_o_stream_TREADY_int_regslice(raw_data_im_1_o_stream_TREADY_int_regslice),
        .raw_data_im_o_stream_TREADY_int_regslice(raw_data_im_o_stream_TREADY_int_regslice),
        .raw_data_im_o_stream_TVALID_int_regslice(raw_data_im_o_stream_TVALID_int_regslice),
        .raw_data_real_1_o_stream_TDATA_int_regslice(raw_data_real_1_o_stream_TDATA_int_regslice),
        .raw_data_real_1_o_stream_TREADY_int_regslice(raw_data_real_1_o_stream_TREADY_int_regslice),
        .raw_data_real_1_o_stream_TVALID_int_regslice(raw_data_real_1_o_stream_TVALID_int_regslice),
        .raw_data_real_o_stream_TREADY_int_regslice(raw_data_real_o_stream_TREADY_int_regslice),
        .raw_data_real_o_stream_TVALID_int_regslice(raw_data_real_o_stream_TVALID_int_regslice),
        .std_I_o_stream_TREADY_int_regslice(std_I_o_stream_TREADY_int_regslice),
        .std_I_o_stream_TVALID_int_regslice(std_I_o_stream_TVALID_int_regslice),
        .std_R_o_stream_TDATA_int_regslice(std_R_o_stream_TDATA_int_regslice),
        .std_R_o_stream_TREADY_int_regslice(std_R_o_stream_TREADY_int_regslice),
        .std_R_o_stream_TVALID_int_regslice(std_R_o_stream_TVALID_int_regslice),
        .\tmp_11_reg_2367_reg[0] (regslice_both_filtered_im_1_o_stream_U_n_0),
        .\tmp_11_reg_2367_reg[0]_0 (regslice_both_filtered_real_1_o_stream_U_n_0));
  FDRE \icmp_ln59_10_reg_2328_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(gmem_m_axi_U_n_93),
        .Q(icmp_ln59_10_reg_2328),
        .R(1'b0));
  FDRE \icmp_ln59_11_reg_2344_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(gmem_m_axi_U_n_66),
        .Q(icmp_ln59_11_reg_2344),
        .R(1'b0));
  FDRE \icmp_ln59_1_reg_2130_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(gmem_m_axi_U_n_67),
        .Q(icmp_ln59_1_reg_2130),
        .R(1'b0));
  FDRE \icmp_ln59_2_reg_2152_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(gmem_m_axi_U_n_70),
        .Q(icmp_ln59_2_reg_2152),
        .R(1'b0));
  FDRE \icmp_ln59_3_reg_2174_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(gmem_m_axi_U_n_72),
        .Q(icmp_ln59_3_reg_2174),
        .R(1'b0));
  FDRE \icmp_ln59_4_reg_2196_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(gmem_m_axi_U_n_74),
        .Q(icmp_ln59_4_reg_2196),
        .R(1'b0));
  FDRE \icmp_ln59_5_reg_2218_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(gmem_m_axi_U_n_76),
        .Q(icmp_ln59_5_reg_2218),
        .R(1'b0));
  FDRE \icmp_ln59_6_reg_2240_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(gmem_m_axi_U_n_77),
        .Q(icmp_ln59_6_reg_2240),
        .R(1'b0));
  FDRE \icmp_ln59_7_reg_2262_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(gmem_m_axi_U_n_80),
        .Q(icmp_ln59_7_reg_2262),
        .R(1'b0));
  FDRE \icmp_ln59_8_reg_2284_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(gmem_m_axi_U_n_82),
        .Q(icmp_ln59_8_reg_2284),
        .R(1'b0));
  FDRE \icmp_ln59_9_reg_2306_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(gmem_m_axi_U_n_63),
        .Q(icmp_ln59_9_reg_2306),
        .R(1'b0));
  FDRE \icmp_ln59_reg_2108_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(gmem_m_axi_U_n_65),
        .Q(icmp_ln59_reg_2108),
        .R(1'b0));
  FDRE \mad_I_o_mem_read_reg_2069_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_I_o_mem[10]),
        .Q(mad_I_o_mem_read_reg_2069[10]),
        .R(1'b0));
  FDRE \mad_I_o_mem_read_reg_2069_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_I_o_mem[11]),
        .Q(mad_I_o_mem_read_reg_2069[11]),
        .R(1'b0));
  FDRE \mad_I_o_mem_read_reg_2069_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_I_o_mem[12]),
        .Q(mad_I_o_mem_read_reg_2069[12]),
        .R(1'b0));
  FDRE \mad_I_o_mem_read_reg_2069_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_I_o_mem[13]),
        .Q(mad_I_o_mem_read_reg_2069[13]),
        .R(1'b0));
  FDRE \mad_I_o_mem_read_reg_2069_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_I_o_mem[14]),
        .Q(mad_I_o_mem_read_reg_2069[14]),
        .R(1'b0));
  FDRE \mad_I_o_mem_read_reg_2069_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_I_o_mem[15]),
        .Q(mad_I_o_mem_read_reg_2069[15]),
        .R(1'b0));
  FDRE \mad_I_o_mem_read_reg_2069_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_I_o_mem[16]),
        .Q(mad_I_o_mem_read_reg_2069[16]),
        .R(1'b0));
  FDRE \mad_I_o_mem_read_reg_2069_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_I_o_mem[17]),
        .Q(mad_I_o_mem_read_reg_2069[17]),
        .R(1'b0));
  FDRE \mad_I_o_mem_read_reg_2069_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_I_o_mem[18]),
        .Q(mad_I_o_mem_read_reg_2069[18]),
        .R(1'b0));
  FDRE \mad_I_o_mem_read_reg_2069_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_I_o_mem[19]),
        .Q(mad_I_o_mem_read_reg_2069[19]),
        .R(1'b0));
  FDRE \mad_I_o_mem_read_reg_2069_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_I_o_mem[20]),
        .Q(mad_I_o_mem_read_reg_2069[20]),
        .R(1'b0));
  FDRE \mad_I_o_mem_read_reg_2069_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_I_o_mem[21]),
        .Q(mad_I_o_mem_read_reg_2069[21]),
        .R(1'b0));
  FDRE \mad_I_o_mem_read_reg_2069_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_I_o_mem[22]),
        .Q(mad_I_o_mem_read_reg_2069[22]),
        .R(1'b0));
  FDRE \mad_I_o_mem_read_reg_2069_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_I_o_mem[23]),
        .Q(mad_I_o_mem_read_reg_2069[23]),
        .R(1'b0));
  FDRE \mad_I_o_mem_read_reg_2069_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_I_o_mem[24]),
        .Q(mad_I_o_mem_read_reg_2069[24]),
        .R(1'b0));
  FDRE \mad_I_o_mem_read_reg_2069_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_I_o_mem[25]),
        .Q(mad_I_o_mem_read_reg_2069[25]),
        .R(1'b0));
  FDRE \mad_I_o_mem_read_reg_2069_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_I_o_mem[26]),
        .Q(mad_I_o_mem_read_reg_2069[26]),
        .R(1'b0));
  FDRE \mad_I_o_mem_read_reg_2069_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_I_o_mem[27]),
        .Q(mad_I_o_mem_read_reg_2069[27]),
        .R(1'b0));
  FDRE \mad_I_o_mem_read_reg_2069_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_I_o_mem[28]),
        .Q(mad_I_o_mem_read_reg_2069[28]),
        .R(1'b0));
  FDRE \mad_I_o_mem_read_reg_2069_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_I_o_mem[29]),
        .Q(mad_I_o_mem_read_reg_2069[29]),
        .R(1'b0));
  FDRE \mad_I_o_mem_read_reg_2069_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_I_o_mem[2]),
        .Q(mad_I_o_mem_read_reg_2069[2]),
        .R(1'b0));
  FDRE \mad_I_o_mem_read_reg_2069_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_I_o_mem[30]),
        .Q(mad_I_o_mem_read_reg_2069[30]),
        .R(1'b0));
  FDRE \mad_I_o_mem_read_reg_2069_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_I_o_mem[31]),
        .Q(mad_I_o_mem_read_reg_2069[31]),
        .R(1'b0));
  FDRE \mad_I_o_mem_read_reg_2069_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_I_o_mem[32]),
        .Q(mad_I_o_mem_read_reg_2069[32]),
        .R(1'b0));
  FDRE \mad_I_o_mem_read_reg_2069_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_I_o_mem[33]),
        .Q(mad_I_o_mem_read_reg_2069[33]),
        .R(1'b0));
  FDRE \mad_I_o_mem_read_reg_2069_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_I_o_mem[34]),
        .Q(mad_I_o_mem_read_reg_2069[34]),
        .R(1'b0));
  FDRE \mad_I_o_mem_read_reg_2069_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_I_o_mem[35]),
        .Q(mad_I_o_mem_read_reg_2069[35]),
        .R(1'b0));
  FDRE \mad_I_o_mem_read_reg_2069_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_I_o_mem[36]),
        .Q(mad_I_o_mem_read_reg_2069[36]),
        .R(1'b0));
  FDRE \mad_I_o_mem_read_reg_2069_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_I_o_mem[37]),
        .Q(mad_I_o_mem_read_reg_2069[37]),
        .R(1'b0));
  FDRE \mad_I_o_mem_read_reg_2069_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_I_o_mem[38]),
        .Q(mad_I_o_mem_read_reg_2069[38]),
        .R(1'b0));
  FDRE \mad_I_o_mem_read_reg_2069_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_I_o_mem[39]),
        .Q(mad_I_o_mem_read_reg_2069[39]),
        .R(1'b0));
  FDRE \mad_I_o_mem_read_reg_2069_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_I_o_mem[3]),
        .Q(mad_I_o_mem_read_reg_2069[3]),
        .R(1'b0));
  FDRE \mad_I_o_mem_read_reg_2069_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_I_o_mem[40]),
        .Q(mad_I_o_mem_read_reg_2069[40]),
        .R(1'b0));
  FDRE \mad_I_o_mem_read_reg_2069_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_I_o_mem[41]),
        .Q(mad_I_o_mem_read_reg_2069[41]),
        .R(1'b0));
  FDRE \mad_I_o_mem_read_reg_2069_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_I_o_mem[42]),
        .Q(mad_I_o_mem_read_reg_2069[42]),
        .R(1'b0));
  FDRE \mad_I_o_mem_read_reg_2069_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_I_o_mem[43]),
        .Q(mad_I_o_mem_read_reg_2069[43]),
        .R(1'b0));
  FDRE \mad_I_o_mem_read_reg_2069_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_I_o_mem[44]),
        .Q(mad_I_o_mem_read_reg_2069[44]),
        .R(1'b0));
  FDRE \mad_I_o_mem_read_reg_2069_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_I_o_mem[45]),
        .Q(mad_I_o_mem_read_reg_2069[45]),
        .R(1'b0));
  FDRE \mad_I_o_mem_read_reg_2069_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_I_o_mem[46]),
        .Q(mad_I_o_mem_read_reg_2069[46]),
        .R(1'b0));
  FDRE \mad_I_o_mem_read_reg_2069_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_I_o_mem[47]),
        .Q(mad_I_o_mem_read_reg_2069[47]),
        .R(1'b0));
  FDRE \mad_I_o_mem_read_reg_2069_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_I_o_mem[48]),
        .Q(mad_I_o_mem_read_reg_2069[48]),
        .R(1'b0));
  FDRE \mad_I_o_mem_read_reg_2069_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_I_o_mem[49]),
        .Q(mad_I_o_mem_read_reg_2069[49]),
        .R(1'b0));
  FDRE \mad_I_o_mem_read_reg_2069_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_I_o_mem[4]),
        .Q(mad_I_o_mem_read_reg_2069[4]),
        .R(1'b0));
  FDRE \mad_I_o_mem_read_reg_2069_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_I_o_mem[50]),
        .Q(mad_I_o_mem_read_reg_2069[50]),
        .R(1'b0));
  FDRE \mad_I_o_mem_read_reg_2069_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_I_o_mem[51]),
        .Q(mad_I_o_mem_read_reg_2069[51]),
        .R(1'b0));
  FDRE \mad_I_o_mem_read_reg_2069_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_I_o_mem[52]),
        .Q(mad_I_o_mem_read_reg_2069[52]),
        .R(1'b0));
  FDRE \mad_I_o_mem_read_reg_2069_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_I_o_mem[53]),
        .Q(mad_I_o_mem_read_reg_2069[53]),
        .R(1'b0));
  FDRE \mad_I_o_mem_read_reg_2069_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_I_o_mem[54]),
        .Q(mad_I_o_mem_read_reg_2069[54]),
        .R(1'b0));
  FDRE \mad_I_o_mem_read_reg_2069_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_I_o_mem[55]),
        .Q(mad_I_o_mem_read_reg_2069[55]),
        .R(1'b0));
  FDRE \mad_I_o_mem_read_reg_2069_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_I_o_mem[56]),
        .Q(mad_I_o_mem_read_reg_2069[56]),
        .R(1'b0));
  FDRE \mad_I_o_mem_read_reg_2069_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_I_o_mem[57]),
        .Q(mad_I_o_mem_read_reg_2069[57]),
        .R(1'b0));
  FDRE \mad_I_o_mem_read_reg_2069_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_I_o_mem[58]),
        .Q(mad_I_o_mem_read_reg_2069[58]),
        .R(1'b0));
  FDRE \mad_I_o_mem_read_reg_2069_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_I_o_mem[59]),
        .Q(mad_I_o_mem_read_reg_2069[59]),
        .R(1'b0));
  FDRE \mad_I_o_mem_read_reg_2069_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_I_o_mem[5]),
        .Q(mad_I_o_mem_read_reg_2069[5]),
        .R(1'b0));
  FDRE \mad_I_o_mem_read_reg_2069_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_I_o_mem[60]),
        .Q(mad_I_o_mem_read_reg_2069[60]),
        .R(1'b0));
  FDRE \mad_I_o_mem_read_reg_2069_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_I_o_mem[61]),
        .Q(mad_I_o_mem_read_reg_2069[61]),
        .R(1'b0));
  FDRE \mad_I_o_mem_read_reg_2069_reg[62] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_I_o_mem[62]),
        .Q(mad_I_o_mem_read_reg_2069[62]),
        .R(1'b0));
  FDRE \mad_I_o_mem_read_reg_2069_reg[63] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_I_o_mem[63]),
        .Q(mad_I_o_mem_read_reg_2069[63]),
        .R(1'b0));
  FDRE \mad_I_o_mem_read_reg_2069_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_I_o_mem[6]),
        .Q(mad_I_o_mem_read_reg_2069[6]),
        .R(1'b0));
  FDRE \mad_I_o_mem_read_reg_2069_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_I_o_mem[7]),
        .Q(mad_I_o_mem_read_reg_2069[7]),
        .R(1'b0));
  FDRE \mad_I_o_mem_read_reg_2069_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_I_o_mem[8]),
        .Q(mad_I_o_mem_read_reg_2069[8]),
        .R(1'b0));
  FDRE \mad_I_o_mem_read_reg_2069_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_I_o_mem[9]),
        .Q(mad_I_o_mem_read_reg_2069[9]),
        .R(1'b0));
  FDRE \mad_R_o_mem_read_reg_2089_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_R_o_mem[10]),
        .Q(mad_R_o_mem_read_reg_2089[10]),
        .R(1'b0));
  FDRE \mad_R_o_mem_read_reg_2089_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_R_o_mem[11]),
        .Q(mad_R_o_mem_read_reg_2089[11]),
        .R(1'b0));
  FDRE \mad_R_o_mem_read_reg_2089_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_R_o_mem[12]),
        .Q(mad_R_o_mem_read_reg_2089[12]),
        .R(1'b0));
  FDRE \mad_R_o_mem_read_reg_2089_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_R_o_mem[13]),
        .Q(mad_R_o_mem_read_reg_2089[13]),
        .R(1'b0));
  FDRE \mad_R_o_mem_read_reg_2089_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_R_o_mem[14]),
        .Q(mad_R_o_mem_read_reg_2089[14]),
        .R(1'b0));
  FDRE \mad_R_o_mem_read_reg_2089_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_R_o_mem[15]),
        .Q(mad_R_o_mem_read_reg_2089[15]),
        .R(1'b0));
  FDRE \mad_R_o_mem_read_reg_2089_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_R_o_mem[16]),
        .Q(mad_R_o_mem_read_reg_2089[16]),
        .R(1'b0));
  FDRE \mad_R_o_mem_read_reg_2089_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_R_o_mem[17]),
        .Q(mad_R_o_mem_read_reg_2089[17]),
        .R(1'b0));
  FDRE \mad_R_o_mem_read_reg_2089_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_R_o_mem[18]),
        .Q(mad_R_o_mem_read_reg_2089[18]),
        .R(1'b0));
  FDRE \mad_R_o_mem_read_reg_2089_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_R_o_mem[19]),
        .Q(mad_R_o_mem_read_reg_2089[19]),
        .R(1'b0));
  FDRE \mad_R_o_mem_read_reg_2089_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_R_o_mem[20]),
        .Q(mad_R_o_mem_read_reg_2089[20]),
        .R(1'b0));
  FDRE \mad_R_o_mem_read_reg_2089_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_R_o_mem[21]),
        .Q(mad_R_o_mem_read_reg_2089[21]),
        .R(1'b0));
  FDRE \mad_R_o_mem_read_reg_2089_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_R_o_mem[22]),
        .Q(mad_R_o_mem_read_reg_2089[22]),
        .R(1'b0));
  FDRE \mad_R_o_mem_read_reg_2089_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_R_o_mem[23]),
        .Q(mad_R_o_mem_read_reg_2089[23]),
        .R(1'b0));
  FDRE \mad_R_o_mem_read_reg_2089_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_R_o_mem[24]),
        .Q(mad_R_o_mem_read_reg_2089[24]),
        .R(1'b0));
  FDRE \mad_R_o_mem_read_reg_2089_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_R_o_mem[25]),
        .Q(mad_R_o_mem_read_reg_2089[25]),
        .R(1'b0));
  FDRE \mad_R_o_mem_read_reg_2089_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_R_o_mem[26]),
        .Q(mad_R_o_mem_read_reg_2089[26]),
        .R(1'b0));
  FDRE \mad_R_o_mem_read_reg_2089_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_R_o_mem[27]),
        .Q(mad_R_o_mem_read_reg_2089[27]),
        .R(1'b0));
  FDRE \mad_R_o_mem_read_reg_2089_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_R_o_mem[28]),
        .Q(mad_R_o_mem_read_reg_2089[28]),
        .R(1'b0));
  FDRE \mad_R_o_mem_read_reg_2089_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_R_o_mem[29]),
        .Q(mad_R_o_mem_read_reg_2089[29]),
        .R(1'b0));
  FDRE \mad_R_o_mem_read_reg_2089_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_R_o_mem[2]),
        .Q(mad_R_o_mem_read_reg_2089[2]),
        .R(1'b0));
  FDRE \mad_R_o_mem_read_reg_2089_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_R_o_mem[30]),
        .Q(mad_R_o_mem_read_reg_2089[30]),
        .R(1'b0));
  FDRE \mad_R_o_mem_read_reg_2089_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_R_o_mem[31]),
        .Q(mad_R_o_mem_read_reg_2089[31]),
        .R(1'b0));
  FDRE \mad_R_o_mem_read_reg_2089_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_R_o_mem[32]),
        .Q(mad_R_o_mem_read_reg_2089[32]),
        .R(1'b0));
  FDRE \mad_R_o_mem_read_reg_2089_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_R_o_mem[33]),
        .Q(mad_R_o_mem_read_reg_2089[33]),
        .R(1'b0));
  FDRE \mad_R_o_mem_read_reg_2089_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_R_o_mem[34]),
        .Q(mad_R_o_mem_read_reg_2089[34]),
        .R(1'b0));
  FDRE \mad_R_o_mem_read_reg_2089_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_R_o_mem[35]),
        .Q(mad_R_o_mem_read_reg_2089[35]),
        .R(1'b0));
  FDRE \mad_R_o_mem_read_reg_2089_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_R_o_mem[36]),
        .Q(mad_R_o_mem_read_reg_2089[36]),
        .R(1'b0));
  FDRE \mad_R_o_mem_read_reg_2089_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_R_o_mem[37]),
        .Q(mad_R_o_mem_read_reg_2089[37]),
        .R(1'b0));
  FDRE \mad_R_o_mem_read_reg_2089_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_R_o_mem[38]),
        .Q(mad_R_o_mem_read_reg_2089[38]),
        .R(1'b0));
  FDRE \mad_R_o_mem_read_reg_2089_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_R_o_mem[39]),
        .Q(mad_R_o_mem_read_reg_2089[39]),
        .R(1'b0));
  FDRE \mad_R_o_mem_read_reg_2089_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_R_o_mem[3]),
        .Q(mad_R_o_mem_read_reg_2089[3]),
        .R(1'b0));
  FDRE \mad_R_o_mem_read_reg_2089_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_R_o_mem[40]),
        .Q(mad_R_o_mem_read_reg_2089[40]),
        .R(1'b0));
  FDRE \mad_R_o_mem_read_reg_2089_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_R_o_mem[41]),
        .Q(mad_R_o_mem_read_reg_2089[41]),
        .R(1'b0));
  FDRE \mad_R_o_mem_read_reg_2089_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_R_o_mem[42]),
        .Q(mad_R_o_mem_read_reg_2089[42]),
        .R(1'b0));
  FDRE \mad_R_o_mem_read_reg_2089_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_R_o_mem[43]),
        .Q(mad_R_o_mem_read_reg_2089[43]),
        .R(1'b0));
  FDRE \mad_R_o_mem_read_reg_2089_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_R_o_mem[44]),
        .Q(mad_R_o_mem_read_reg_2089[44]),
        .R(1'b0));
  FDRE \mad_R_o_mem_read_reg_2089_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_R_o_mem[45]),
        .Q(mad_R_o_mem_read_reg_2089[45]),
        .R(1'b0));
  FDRE \mad_R_o_mem_read_reg_2089_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_R_o_mem[46]),
        .Q(mad_R_o_mem_read_reg_2089[46]),
        .R(1'b0));
  FDRE \mad_R_o_mem_read_reg_2089_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_R_o_mem[47]),
        .Q(mad_R_o_mem_read_reg_2089[47]),
        .R(1'b0));
  FDRE \mad_R_o_mem_read_reg_2089_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_R_o_mem[48]),
        .Q(mad_R_o_mem_read_reg_2089[48]),
        .R(1'b0));
  FDRE \mad_R_o_mem_read_reg_2089_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_R_o_mem[49]),
        .Q(mad_R_o_mem_read_reg_2089[49]),
        .R(1'b0));
  FDRE \mad_R_o_mem_read_reg_2089_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_R_o_mem[4]),
        .Q(mad_R_o_mem_read_reg_2089[4]),
        .R(1'b0));
  FDRE \mad_R_o_mem_read_reg_2089_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_R_o_mem[50]),
        .Q(mad_R_o_mem_read_reg_2089[50]),
        .R(1'b0));
  FDRE \mad_R_o_mem_read_reg_2089_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_R_o_mem[51]),
        .Q(mad_R_o_mem_read_reg_2089[51]),
        .R(1'b0));
  FDRE \mad_R_o_mem_read_reg_2089_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_R_o_mem[52]),
        .Q(mad_R_o_mem_read_reg_2089[52]),
        .R(1'b0));
  FDRE \mad_R_o_mem_read_reg_2089_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_R_o_mem[53]),
        .Q(mad_R_o_mem_read_reg_2089[53]),
        .R(1'b0));
  FDRE \mad_R_o_mem_read_reg_2089_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_R_o_mem[54]),
        .Q(mad_R_o_mem_read_reg_2089[54]),
        .R(1'b0));
  FDRE \mad_R_o_mem_read_reg_2089_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_R_o_mem[55]),
        .Q(mad_R_o_mem_read_reg_2089[55]),
        .R(1'b0));
  FDRE \mad_R_o_mem_read_reg_2089_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_R_o_mem[56]),
        .Q(mad_R_o_mem_read_reg_2089[56]),
        .R(1'b0));
  FDRE \mad_R_o_mem_read_reg_2089_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_R_o_mem[57]),
        .Q(mad_R_o_mem_read_reg_2089[57]),
        .R(1'b0));
  FDRE \mad_R_o_mem_read_reg_2089_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_R_o_mem[58]),
        .Q(mad_R_o_mem_read_reg_2089[58]),
        .R(1'b0));
  FDRE \mad_R_o_mem_read_reg_2089_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_R_o_mem[59]),
        .Q(mad_R_o_mem_read_reg_2089[59]),
        .R(1'b0));
  FDRE \mad_R_o_mem_read_reg_2089_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_R_o_mem[5]),
        .Q(mad_R_o_mem_read_reg_2089[5]),
        .R(1'b0));
  FDRE \mad_R_o_mem_read_reg_2089_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_R_o_mem[60]),
        .Q(mad_R_o_mem_read_reg_2089[60]),
        .R(1'b0));
  FDRE \mad_R_o_mem_read_reg_2089_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_R_o_mem[61]),
        .Q(mad_R_o_mem_read_reg_2089[61]),
        .R(1'b0));
  FDRE \mad_R_o_mem_read_reg_2089_reg[62] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_R_o_mem[62]),
        .Q(mad_R_o_mem_read_reg_2089[62]),
        .R(1'b0));
  FDRE \mad_R_o_mem_read_reg_2089_reg[63] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_R_o_mem[63]),
        .Q(mad_R_o_mem_read_reg_2089[63]),
        .R(1'b0));
  FDRE \mad_R_o_mem_read_reg_2089_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_R_o_mem[6]),
        .Q(mad_R_o_mem_read_reg_2089[6]),
        .R(1'b0));
  FDRE \mad_R_o_mem_read_reg_2089_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_R_o_mem[7]),
        .Q(mad_R_o_mem_read_reg_2089[7]),
        .R(1'b0));
  FDRE \mad_R_o_mem_read_reg_2089_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_R_o_mem[8]),
        .Q(mad_R_o_mem_read_reg_2089[8]),
        .R(1'b0));
  FDRE \mad_R_o_mem_read_reg_2089_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mad_R_o_mem[9]),
        .Q(mad_R_o_mem_read_reg_2089[9]),
        .R(1'b0));
  FDRE \raw_data_im_1_o_mem_read_reg_2074_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_1_o_mem[10]),
        .Q(raw_data_im_1_o_mem_read_reg_2074[10]),
        .R(1'b0));
  FDRE \raw_data_im_1_o_mem_read_reg_2074_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_1_o_mem[11]),
        .Q(raw_data_im_1_o_mem_read_reg_2074[11]),
        .R(1'b0));
  FDRE \raw_data_im_1_o_mem_read_reg_2074_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_1_o_mem[12]),
        .Q(raw_data_im_1_o_mem_read_reg_2074[12]),
        .R(1'b0));
  FDRE \raw_data_im_1_o_mem_read_reg_2074_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_1_o_mem[13]),
        .Q(raw_data_im_1_o_mem_read_reg_2074[13]),
        .R(1'b0));
  FDRE \raw_data_im_1_o_mem_read_reg_2074_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_1_o_mem[14]),
        .Q(raw_data_im_1_o_mem_read_reg_2074[14]),
        .R(1'b0));
  FDRE \raw_data_im_1_o_mem_read_reg_2074_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_1_o_mem[15]),
        .Q(raw_data_im_1_o_mem_read_reg_2074[15]),
        .R(1'b0));
  FDRE \raw_data_im_1_o_mem_read_reg_2074_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_1_o_mem[16]),
        .Q(raw_data_im_1_o_mem_read_reg_2074[16]),
        .R(1'b0));
  FDRE \raw_data_im_1_o_mem_read_reg_2074_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_1_o_mem[17]),
        .Q(raw_data_im_1_o_mem_read_reg_2074[17]),
        .R(1'b0));
  FDRE \raw_data_im_1_o_mem_read_reg_2074_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_1_o_mem[18]),
        .Q(raw_data_im_1_o_mem_read_reg_2074[18]),
        .R(1'b0));
  FDRE \raw_data_im_1_o_mem_read_reg_2074_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_1_o_mem[19]),
        .Q(raw_data_im_1_o_mem_read_reg_2074[19]),
        .R(1'b0));
  FDRE \raw_data_im_1_o_mem_read_reg_2074_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_1_o_mem[20]),
        .Q(raw_data_im_1_o_mem_read_reg_2074[20]),
        .R(1'b0));
  FDRE \raw_data_im_1_o_mem_read_reg_2074_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_1_o_mem[21]),
        .Q(raw_data_im_1_o_mem_read_reg_2074[21]),
        .R(1'b0));
  FDRE \raw_data_im_1_o_mem_read_reg_2074_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_1_o_mem[22]),
        .Q(raw_data_im_1_o_mem_read_reg_2074[22]),
        .R(1'b0));
  FDRE \raw_data_im_1_o_mem_read_reg_2074_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_1_o_mem[23]),
        .Q(raw_data_im_1_o_mem_read_reg_2074[23]),
        .R(1'b0));
  FDRE \raw_data_im_1_o_mem_read_reg_2074_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_1_o_mem[24]),
        .Q(raw_data_im_1_o_mem_read_reg_2074[24]),
        .R(1'b0));
  FDRE \raw_data_im_1_o_mem_read_reg_2074_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_1_o_mem[25]),
        .Q(raw_data_im_1_o_mem_read_reg_2074[25]),
        .R(1'b0));
  FDRE \raw_data_im_1_o_mem_read_reg_2074_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_1_o_mem[26]),
        .Q(raw_data_im_1_o_mem_read_reg_2074[26]),
        .R(1'b0));
  FDRE \raw_data_im_1_o_mem_read_reg_2074_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_1_o_mem[27]),
        .Q(raw_data_im_1_o_mem_read_reg_2074[27]),
        .R(1'b0));
  FDRE \raw_data_im_1_o_mem_read_reg_2074_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_1_o_mem[28]),
        .Q(raw_data_im_1_o_mem_read_reg_2074[28]),
        .R(1'b0));
  FDRE \raw_data_im_1_o_mem_read_reg_2074_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_1_o_mem[29]),
        .Q(raw_data_im_1_o_mem_read_reg_2074[29]),
        .R(1'b0));
  FDRE \raw_data_im_1_o_mem_read_reg_2074_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_1_o_mem[2]),
        .Q(raw_data_im_1_o_mem_read_reg_2074[2]),
        .R(1'b0));
  FDRE \raw_data_im_1_o_mem_read_reg_2074_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_1_o_mem[30]),
        .Q(raw_data_im_1_o_mem_read_reg_2074[30]),
        .R(1'b0));
  FDRE \raw_data_im_1_o_mem_read_reg_2074_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_1_o_mem[31]),
        .Q(raw_data_im_1_o_mem_read_reg_2074[31]),
        .R(1'b0));
  FDRE \raw_data_im_1_o_mem_read_reg_2074_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_1_o_mem[32]),
        .Q(raw_data_im_1_o_mem_read_reg_2074[32]),
        .R(1'b0));
  FDRE \raw_data_im_1_o_mem_read_reg_2074_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_1_o_mem[33]),
        .Q(raw_data_im_1_o_mem_read_reg_2074[33]),
        .R(1'b0));
  FDRE \raw_data_im_1_o_mem_read_reg_2074_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_1_o_mem[34]),
        .Q(raw_data_im_1_o_mem_read_reg_2074[34]),
        .R(1'b0));
  FDRE \raw_data_im_1_o_mem_read_reg_2074_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_1_o_mem[35]),
        .Q(raw_data_im_1_o_mem_read_reg_2074[35]),
        .R(1'b0));
  FDRE \raw_data_im_1_o_mem_read_reg_2074_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_1_o_mem[36]),
        .Q(raw_data_im_1_o_mem_read_reg_2074[36]),
        .R(1'b0));
  FDRE \raw_data_im_1_o_mem_read_reg_2074_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_1_o_mem[37]),
        .Q(raw_data_im_1_o_mem_read_reg_2074[37]),
        .R(1'b0));
  FDRE \raw_data_im_1_o_mem_read_reg_2074_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_1_o_mem[38]),
        .Q(raw_data_im_1_o_mem_read_reg_2074[38]),
        .R(1'b0));
  FDRE \raw_data_im_1_o_mem_read_reg_2074_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_1_o_mem[39]),
        .Q(raw_data_im_1_o_mem_read_reg_2074[39]),
        .R(1'b0));
  FDRE \raw_data_im_1_o_mem_read_reg_2074_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_1_o_mem[3]),
        .Q(raw_data_im_1_o_mem_read_reg_2074[3]),
        .R(1'b0));
  FDRE \raw_data_im_1_o_mem_read_reg_2074_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_1_o_mem[40]),
        .Q(raw_data_im_1_o_mem_read_reg_2074[40]),
        .R(1'b0));
  FDRE \raw_data_im_1_o_mem_read_reg_2074_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_1_o_mem[41]),
        .Q(raw_data_im_1_o_mem_read_reg_2074[41]),
        .R(1'b0));
  FDRE \raw_data_im_1_o_mem_read_reg_2074_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_1_o_mem[42]),
        .Q(raw_data_im_1_o_mem_read_reg_2074[42]),
        .R(1'b0));
  FDRE \raw_data_im_1_o_mem_read_reg_2074_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_1_o_mem[43]),
        .Q(raw_data_im_1_o_mem_read_reg_2074[43]),
        .R(1'b0));
  FDRE \raw_data_im_1_o_mem_read_reg_2074_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_1_o_mem[44]),
        .Q(raw_data_im_1_o_mem_read_reg_2074[44]),
        .R(1'b0));
  FDRE \raw_data_im_1_o_mem_read_reg_2074_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_1_o_mem[45]),
        .Q(raw_data_im_1_o_mem_read_reg_2074[45]),
        .R(1'b0));
  FDRE \raw_data_im_1_o_mem_read_reg_2074_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_1_o_mem[46]),
        .Q(raw_data_im_1_o_mem_read_reg_2074[46]),
        .R(1'b0));
  FDRE \raw_data_im_1_o_mem_read_reg_2074_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_1_o_mem[47]),
        .Q(raw_data_im_1_o_mem_read_reg_2074[47]),
        .R(1'b0));
  FDRE \raw_data_im_1_o_mem_read_reg_2074_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_1_o_mem[48]),
        .Q(raw_data_im_1_o_mem_read_reg_2074[48]),
        .R(1'b0));
  FDRE \raw_data_im_1_o_mem_read_reg_2074_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_1_o_mem[49]),
        .Q(raw_data_im_1_o_mem_read_reg_2074[49]),
        .R(1'b0));
  FDRE \raw_data_im_1_o_mem_read_reg_2074_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_1_o_mem[4]),
        .Q(raw_data_im_1_o_mem_read_reg_2074[4]),
        .R(1'b0));
  FDRE \raw_data_im_1_o_mem_read_reg_2074_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_1_o_mem[50]),
        .Q(raw_data_im_1_o_mem_read_reg_2074[50]),
        .R(1'b0));
  FDRE \raw_data_im_1_o_mem_read_reg_2074_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_1_o_mem[51]),
        .Q(raw_data_im_1_o_mem_read_reg_2074[51]),
        .R(1'b0));
  FDRE \raw_data_im_1_o_mem_read_reg_2074_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_1_o_mem[52]),
        .Q(raw_data_im_1_o_mem_read_reg_2074[52]),
        .R(1'b0));
  FDRE \raw_data_im_1_o_mem_read_reg_2074_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_1_o_mem[53]),
        .Q(raw_data_im_1_o_mem_read_reg_2074[53]),
        .R(1'b0));
  FDRE \raw_data_im_1_o_mem_read_reg_2074_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_1_o_mem[54]),
        .Q(raw_data_im_1_o_mem_read_reg_2074[54]),
        .R(1'b0));
  FDRE \raw_data_im_1_o_mem_read_reg_2074_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_1_o_mem[55]),
        .Q(raw_data_im_1_o_mem_read_reg_2074[55]),
        .R(1'b0));
  FDRE \raw_data_im_1_o_mem_read_reg_2074_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_1_o_mem[56]),
        .Q(raw_data_im_1_o_mem_read_reg_2074[56]),
        .R(1'b0));
  FDRE \raw_data_im_1_o_mem_read_reg_2074_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_1_o_mem[57]),
        .Q(raw_data_im_1_o_mem_read_reg_2074[57]),
        .R(1'b0));
  FDRE \raw_data_im_1_o_mem_read_reg_2074_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_1_o_mem[58]),
        .Q(raw_data_im_1_o_mem_read_reg_2074[58]),
        .R(1'b0));
  FDRE \raw_data_im_1_o_mem_read_reg_2074_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_1_o_mem[59]),
        .Q(raw_data_im_1_o_mem_read_reg_2074[59]),
        .R(1'b0));
  FDRE \raw_data_im_1_o_mem_read_reg_2074_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_1_o_mem[5]),
        .Q(raw_data_im_1_o_mem_read_reg_2074[5]),
        .R(1'b0));
  FDRE \raw_data_im_1_o_mem_read_reg_2074_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_1_o_mem[60]),
        .Q(raw_data_im_1_o_mem_read_reg_2074[60]),
        .R(1'b0));
  FDRE \raw_data_im_1_o_mem_read_reg_2074_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_1_o_mem[61]),
        .Q(raw_data_im_1_o_mem_read_reg_2074[61]),
        .R(1'b0));
  FDRE \raw_data_im_1_o_mem_read_reg_2074_reg[62] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_1_o_mem[62]),
        .Q(raw_data_im_1_o_mem_read_reg_2074[62]),
        .R(1'b0));
  FDRE \raw_data_im_1_o_mem_read_reg_2074_reg[63] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_1_o_mem[63]),
        .Q(raw_data_im_1_o_mem_read_reg_2074[63]),
        .R(1'b0));
  FDRE \raw_data_im_1_o_mem_read_reg_2074_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_1_o_mem[6]),
        .Q(raw_data_im_1_o_mem_read_reg_2074[6]),
        .R(1'b0));
  FDRE \raw_data_im_1_o_mem_read_reg_2074_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_1_o_mem[7]),
        .Q(raw_data_im_1_o_mem_read_reg_2074[7]),
        .R(1'b0));
  FDRE \raw_data_im_1_o_mem_read_reg_2074_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_1_o_mem[8]),
        .Q(raw_data_im_1_o_mem_read_reg_2074[8]),
        .R(1'b0));
  FDRE \raw_data_im_1_o_mem_read_reg_2074_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_1_o_mem[9]),
        .Q(raw_data_im_1_o_mem_read_reg_2074[9]),
        .R(1'b0));
  FDRE \raw_data_im_o_mem_read_reg_2099_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_o_mem[10]),
        .Q(raw_data_im_o_mem_read_reg_2099[10]),
        .R(1'b0));
  FDRE \raw_data_im_o_mem_read_reg_2099_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_o_mem[11]),
        .Q(raw_data_im_o_mem_read_reg_2099[11]),
        .R(1'b0));
  FDRE \raw_data_im_o_mem_read_reg_2099_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_o_mem[12]),
        .Q(raw_data_im_o_mem_read_reg_2099[12]),
        .R(1'b0));
  FDRE \raw_data_im_o_mem_read_reg_2099_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_o_mem[13]),
        .Q(raw_data_im_o_mem_read_reg_2099[13]),
        .R(1'b0));
  FDRE \raw_data_im_o_mem_read_reg_2099_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_o_mem[14]),
        .Q(raw_data_im_o_mem_read_reg_2099[14]),
        .R(1'b0));
  FDRE \raw_data_im_o_mem_read_reg_2099_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_o_mem[15]),
        .Q(raw_data_im_o_mem_read_reg_2099[15]),
        .R(1'b0));
  FDRE \raw_data_im_o_mem_read_reg_2099_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_o_mem[16]),
        .Q(raw_data_im_o_mem_read_reg_2099[16]),
        .R(1'b0));
  FDRE \raw_data_im_o_mem_read_reg_2099_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_o_mem[17]),
        .Q(raw_data_im_o_mem_read_reg_2099[17]),
        .R(1'b0));
  FDRE \raw_data_im_o_mem_read_reg_2099_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_o_mem[18]),
        .Q(raw_data_im_o_mem_read_reg_2099[18]),
        .R(1'b0));
  FDRE \raw_data_im_o_mem_read_reg_2099_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_o_mem[19]),
        .Q(raw_data_im_o_mem_read_reg_2099[19]),
        .R(1'b0));
  FDRE \raw_data_im_o_mem_read_reg_2099_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_o_mem[20]),
        .Q(raw_data_im_o_mem_read_reg_2099[20]),
        .R(1'b0));
  FDRE \raw_data_im_o_mem_read_reg_2099_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_o_mem[21]),
        .Q(raw_data_im_o_mem_read_reg_2099[21]),
        .R(1'b0));
  FDRE \raw_data_im_o_mem_read_reg_2099_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_o_mem[22]),
        .Q(raw_data_im_o_mem_read_reg_2099[22]),
        .R(1'b0));
  FDRE \raw_data_im_o_mem_read_reg_2099_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_o_mem[23]),
        .Q(raw_data_im_o_mem_read_reg_2099[23]),
        .R(1'b0));
  FDRE \raw_data_im_o_mem_read_reg_2099_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_o_mem[24]),
        .Q(raw_data_im_o_mem_read_reg_2099[24]),
        .R(1'b0));
  FDRE \raw_data_im_o_mem_read_reg_2099_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_o_mem[25]),
        .Q(raw_data_im_o_mem_read_reg_2099[25]),
        .R(1'b0));
  FDRE \raw_data_im_o_mem_read_reg_2099_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_o_mem[26]),
        .Q(raw_data_im_o_mem_read_reg_2099[26]),
        .R(1'b0));
  FDRE \raw_data_im_o_mem_read_reg_2099_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_o_mem[27]),
        .Q(raw_data_im_o_mem_read_reg_2099[27]),
        .R(1'b0));
  FDRE \raw_data_im_o_mem_read_reg_2099_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_o_mem[28]),
        .Q(raw_data_im_o_mem_read_reg_2099[28]),
        .R(1'b0));
  FDRE \raw_data_im_o_mem_read_reg_2099_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_o_mem[29]),
        .Q(raw_data_im_o_mem_read_reg_2099[29]),
        .R(1'b0));
  FDRE \raw_data_im_o_mem_read_reg_2099_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_o_mem[2]),
        .Q(raw_data_im_o_mem_read_reg_2099[2]),
        .R(1'b0));
  FDRE \raw_data_im_o_mem_read_reg_2099_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_o_mem[30]),
        .Q(raw_data_im_o_mem_read_reg_2099[30]),
        .R(1'b0));
  FDRE \raw_data_im_o_mem_read_reg_2099_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_o_mem[31]),
        .Q(raw_data_im_o_mem_read_reg_2099[31]),
        .R(1'b0));
  FDRE \raw_data_im_o_mem_read_reg_2099_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_o_mem[32]),
        .Q(raw_data_im_o_mem_read_reg_2099[32]),
        .R(1'b0));
  FDRE \raw_data_im_o_mem_read_reg_2099_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_o_mem[33]),
        .Q(raw_data_im_o_mem_read_reg_2099[33]),
        .R(1'b0));
  FDRE \raw_data_im_o_mem_read_reg_2099_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_o_mem[34]),
        .Q(raw_data_im_o_mem_read_reg_2099[34]),
        .R(1'b0));
  FDRE \raw_data_im_o_mem_read_reg_2099_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_o_mem[35]),
        .Q(raw_data_im_o_mem_read_reg_2099[35]),
        .R(1'b0));
  FDRE \raw_data_im_o_mem_read_reg_2099_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_o_mem[36]),
        .Q(raw_data_im_o_mem_read_reg_2099[36]),
        .R(1'b0));
  FDRE \raw_data_im_o_mem_read_reg_2099_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_o_mem[37]),
        .Q(raw_data_im_o_mem_read_reg_2099[37]),
        .R(1'b0));
  FDRE \raw_data_im_o_mem_read_reg_2099_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_o_mem[38]),
        .Q(raw_data_im_o_mem_read_reg_2099[38]),
        .R(1'b0));
  FDRE \raw_data_im_o_mem_read_reg_2099_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_o_mem[39]),
        .Q(raw_data_im_o_mem_read_reg_2099[39]),
        .R(1'b0));
  FDRE \raw_data_im_o_mem_read_reg_2099_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_o_mem[3]),
        .Q(raw_data_im_o_mem_read_reg_2099[3]),
        .R(1'b0));
  FDRE \raw_data_im_o_mem_read_reg_2099_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_o_mem[40]),
        .Q(raw_data_im_o_mem_read_reg_2099[40]),
        .R(1'b0));
  FDRE \raw_data_im_o_mem_read_reg_2099_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_o_mem[41]),
        .Q(raw_data_im_o_mem_read_reg_2099[41]),
        .R(1'b0));
  FDRE \raw_data_im_o_mem_read_reg_2099_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_o_mem[42]),
        .Q(raw_data_im_o_mem_read_reg_2099[42]),
        .R(1'b0));
  FDRE \raw_data_im_o_mem_read_reg_2099_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_o_mem[43]),
        .Q(raw_data_im_o_mem_read_reg_2099[43]),
        .R(1'b0));
  FDRE \raw_data_im_o_mem_read_reg_2099_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_o_mem[44]),
        .Q(raw_data_im_o_mem_read_reg_2099[44]),
        .R(1'b0));
  FDRE \raw_data_im_o_mem_read_reg_2099_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_o_mem[45]),
        .Q(raw_data_im_o_mem_read_reg_2099[45]),
        .R(1'b0));
  FDRE \raw_data_im_o_mem_read_reg_2099_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_o_mem[46]),
        .Q(raw_data_im_o_mem_read_reg_2099[46]),
        .R(1'b0));
  FDRE \raw_data_im_o_mem_read_reg_2099_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_o_mem[47]),
        .Q(raw_data_im_o_mem_read_reg_2099[47]),
        .R(1'b0));
  FDRE \raw_data_im_o_mem_read_reg_2099_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_o_mem[48]),
        .Q(raw_data_im_o_mem_read_reg_2099[48]),
        .R(1'b0));
  FDRE \raw_data_im_o_mem_read_reg_2099_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_o_mem[49]),
        .Q(raw_data_im_o_mem_read_reg_2099[49]),
        .R(1'b0));
  FDRE \raw_data_im_o_mem_read_reg_2099_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_o_mem[4]),
        .Q(raw_data_im_o_mem_read_reg_2099[4]),
        .R(1'b0));
  FDRE \raw_data_im_o_mem_read_reg_2099_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_o_mem[50]),
        .Q(raw_data_im_o_mem_read_reg_2099[50]),
        .R(1'b0));
  FDRE \raw_data_im_o_mem_read_reg_2099_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_o_mem[51]),
        .Q(raw_data_im_o_mem_read_reg_2099[51]),
        .R(1'b0));
  FDRE \raw_data_im_o_mem_read_reg_2099_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_o_mem[52]),
        .Q(raw_data_im_o_mem_read_reg_2099[52]),
        .R(1'b0));
  FDRE \raw_data_im_o_mem_read_reg_2099_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_o_mem[53]),
        .Q(raw_data_im_o_mem_read_reg_2099[53]),
        .R(1'b0));
  FDRE \raw_data_im_o_mem_read_reg_2099_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_o_mem[54]),
        .Q(raw_data_im_o_mem_read_reg_2099[54]),
        .R(1'b0));
  FDRE \raw_data_im_o_mem_read_reg_2099_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_o_mem[55]),
        .Q(raw_data_im_o_mem_read_reg_2099[55]),
        .R(1'b0));
  FDRE \raw_data_im_o_mem_read_reg_2099_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_o_mem[56]),
        .Q(raw_data_im_o_mem_read_reg_2099[56]),
        .R(1'b0));
  FDRE \raw_data_im_o_mem_read_reg_2099_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_o_mem[57]),
        .Q(raw_data_im_o_mem_read_reg_2099[57]),
        .R(1'b0));
  FDRE \raw_data_im_o_mem_read_reg_2099_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_o_mem[58]),
        .Q(raw_data_im_o_mem_read_reg_2099[58]),
        .R(1'b0));
  FDRE \raw_data_im_o_mem_read_reg_2099_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_o_mem[59]),
        .Q(raw_data_im_o_mem_read_reg_2099[59]),
        .R(1'b0));
  FDRE \raw_data_im_o_mem_read_reg_2099_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_o_mem[5]),
        .Q(raw_data_im_o_mem_read_reg_2099[5]),
        .R(1'b0));
  FDRE \raw_data_im_o_mem_read_reg_2099_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_o_mem[60]),
        .Q(raw_data_im_o_mem_read_reg_2099[60]),
        .R(1'b0));
  FDRE \raw_data_im_o_mem_read_reg_2099_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_o_mem[61]),
        .Q(raw_data_im_o_mem_read_reg_2099[61]),
        .R(1'b0));
  FDRE \raw_data_im_o_mem_read_reg_2099_reg[62] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_o_mem[62]),
        .Q(raw_data_im_o_mem_read_reg_2099[62]),
        .R(1'b0));
  FDRE \raw_data_im_o_mem_read_reg_2099_reg[63] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_o_mem[63]),
        .Q(raw_data_im_o_mem_read_reg_2099[63]),
        .R(1'b0));
  FDRE \raw_data_im_o_mem_read_reg_2099_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_o_mem[6]),
        .Q(raw_data_im_o_mem_read_reg_2099[6]),
        .R(1'b0));
  FDRE \raw_data_im_o_mem_read_reg_2099_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_o_mem[7]),
        .Q(raw_data_im_o_mem_read_reg_2099[7]),
        .R(1'b0));
  FDRE \raw_data_im_o_mem_read_reg_2099_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_o_mem[8]),
        .Q(raw_data_im_o_mem_read_reg_2099[8]),
        .R(1'b0));
  FDRE \raw_data_im_o_mem_read_reg_2099_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_im_o_mem[9]),
        .Q(raw_data_im_o_mem_read_reg_2099[9]),
        .R(1'b0));
  FDRE \raw_data_real_1_o_mem_read_reg_2084_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_1_o_mem[10]),
        .Q(raw_data_real_1_o_mem_read_reg_2084[10]),
        .R(1'b0));
  FDRE \raw_data_real_1_o_mem_read_reg_2084_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_1_o_mem[11]),
        .Q(raw_data_real_1_o_mem_read_reg_2084[11]),
        .R(1'b0));
  FDRE \raw_data_real_1_o_mem_read_reg_2084_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_1_o_mem[12]),
        .Q(raw_data_real_1_o_mem_read_reg_2084[12]),
        .R(1'b0));
  FDRE \raw_data_real_1_o_mem_read_reg_2084_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_1_o_mem[13]),
        .Q(raw_data_real_1_o_mem_read_reg_2084[13]),
        .R(1'b0));
  FDRE \raw_data_real_1_o_mem_read_reg_2084_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_1_o_mem[14]),
        .Q(raw_data_real_1_o_mem_read_reg_2084[14]),
        .R(1'b0));
  FDRE \raw_data_real_1_o_mem_read_reg_2084_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_1_o_mem[15]),
        .Q(raw_data_real_1_o_mem_read_reg_2084[15]),
        .R(1'b0));
  FDRE \raw_data_real_1_o_mem_read_reg_2084_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_1_o_mem[16]),
        .Q(raw_data_real_1_o_mem_read_reg_2084[16]),
        .R(1'b0));
  FDRE \raw_data_real_1_o_mem_read_reg_2084_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_1_o_mem[17]),
        .Q(raw_data_real_1_o_mem_read_reg_2084[17]),
        .R(1'b0));
  FDRE \raw_data_real_1_o_mem_read_reg_2084_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_1_o_mem[18]),
        .Q(raw_data_real_1_o_mem_read_reg_2084[18]),
        .R(1'b0));
  FDRE \raw_data_real_1_o_mem_read_reg_2084_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_1_o_mem[19]),
        .Q(raw_data_real_1_o_mem_read_reg_2084[19]),
        .R(1'b0));
  FDRE \raw_data_real_1_o_mem_read_reg_2084_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_1_o_mem[20]),
        .Q(raw_data_real_1_o_mem_read_reg_2084[20]),
        .R(1'b0));
  FDRE \raw_data_real_1_o_mem_read_reg_2084_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_1_o_mem[21]),
        .Q(raw_data_real_1_o_mem_read_reg_2084[21]),
        .R(1'b0));
  FDRE \raw_data_real_1_o_mem_read_reg_2084_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_1_o_mem[22]),
        .Q(raw_data_real_1_o_mem_read_reg_2084[22]),
        .R(1'b0));
  FDRE \raw_data_real_1_o_mem_read_reg_2084_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_1_o_mem[23]),
        .Q(raw_data_real_1_o_mem_read_reg_2084[23]),
        .R(1'b0));
  FDRE \raw_data_real_1_o_mem_read_reg_2084_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_1_o_mem[24]),
        .Q(raw_data_real_1_o_mem_read_reg_2084[24]),
        .R(1'b0));
  FDRE \raw_data_real_1_o_mem_read_reg_2084_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_1_o_mem[25]),
        .Q(raw_data_real_1_o_mem_read_reg_2084[25]),
        .R(1'b0));
  FDRE \raw_data_real_1_o_mem_read_reg_2084_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_1_o_mem[26]),
        .Q(raw_data_real_1_o_mem_read_reg_2084[26]),
        .R(1'b0));
  FDRE \raw_data_real_1_o_mem_read_reg_2084_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_1_o_mem[27]),
        .Q(raw_data_real_1_o_mem_read_reg_2084[27]),
        .R(1'b0));
  FDRE \raw_data_real_1_o_mem_read_reg_2084_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_1_o_mem[28]),
        .Q(raw_data_real_1_o_mem_read_reg_2084[28]),
        .R(1'b0));
  FDRE \raw_data_real_1_o_mem_read_reg_2084_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_1_o_mem[29]),
        .Q(raw_data_real_1_o_mem_read_reg_2084[29]),
        .R(1'b0));
  FDRE \raw_data_real_1_o_mem_read_reg_2084_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_1_o_mem[2]),
        .Q(raw_data_real_1_o_mem_read_reg_2084[2]),
        .R(1'b0));
  FDRE \raw_data_real_1_o_mem_read_reg_2084_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_1_o_mem[30]),
        .Q(raw_data_real_1_o_mem_read_reg_2084[30]),
        .R(1'b0));
  FDRE \raw_data_real_1_o_mem_read_reg_2084_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_1_o_mem[31]),
        .Q(raw_data_real_1_o_mem_read_reg_2084[31]),
        .R(1'b0));
  FDRE \raw_data_real_1_o_mem_read_reg_2084_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_1_o_mem[32]),
        .Q(raw_data_real_1_o_mem_read_reg_2084[32]),
        .R(1'b0));
  FDRE \raw_data_real_1_o_mem_read_reg_2084_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_1_o_mem[33]),
        .Q(raw_data_real_1_o_mem_read_reg_2084[33]),
        .R(1'b0));
  FDRE \raw_data_real_1_o_mem_read_reg_2084_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_1_o_mem[34]),
        .Q(raw_data_real_1_o_mem_read_reg_2084[34]),
        .R(1'b0));
  FDRE \raw_data_real_1_o_mem_read_reg_2084_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_1_o_mem[35]),
        .Q(raw_data_real_1_o_mem_read_reg_2084[35]),
        .R(1'b0));
  FDRE \raw_data_real_1_o_mem_read_reg_2084_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_1_o_mem[36]),
        .Q(raw_data_real_1_o_mem_read_reg_2084[36]),
        .R(1'b0));
  FDRE \raw_data_real_1_o_mem_read_reg_2084_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_1_o_mem[37]),
        .Q(raw_data_real_1_o_mem_read_reg_2084[37]),
        .R(1'b0));
  FDRE \raw_data_real_1_o_mem_read_reg_2084_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_1_o_mem[38]),
        .Q(raw_data_real_1_o_mem_read_reg_2084[38]),
        .R(1'b0));
  FDRE \raw_data_real_1_o_mem_read_reg_2084_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_1_o_mem[39]),
        .Q(raw_data_real_1_o_mem_read_reg_2084[39]),
        .R(1'b0));
  FDRE \raw_data_real_1_o_mem_read_reg_2084_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_1_o_mem[3]),
        .Q(raw_data_real_1_o_mem_read_reg_2084[3]),
        .R(1'b0));
  FDRE \raw_data_real_1_o_mem_read_reg_2084_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_1_o_mem[40]),
        .Q(raw_data_real_1_o_mem_read_reg_2084[40]),
        .R(1'b0));
  FDRE \raw_data_real_1_o_mem_read_reg_2084_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_1_o_mem[41]),
        .Q(raw_data_real_1_o_mem_read_reg_2084[41]),
        .R(1'b0));
  FDRE \raw_data_real_1_o_mem_read_reg_2084_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_1_o_mem[42]),
        .Q(raw_data_real_1_o_mem_read_reg_2084[42]),
        .R(1'b0));
  FDRE \raw_data_real_1_o_mem_read_reg_2084_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_1_o_mem[43]),
        .Q(raw_data_real_1_o_mem_read_reg_2084[43]),
        .R(1'b0));
  FDRE \raw_data_real_1_o_mem_read_reg_2084_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_1_o_mem[44]),
        .Q(raw_data_real_1_o_mem_read_reg_2084[44]),
        .R(1'b0));
  FDRE \raw_data_real_1_o_mem_read_reg_2084_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_1_o_mem[45]),
        .Q(raw_data_real_1_o_mem_read_reg_2084[45]),
        .R(1'b0));
  FDRE \raw_data_real_1_o_mem_read_reg_2084_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_1_o_mem[46]),
        .Q(raw_data_real_1_o_mem_read_reg_2084[46]),
        .R(1'b0));
  FDRE \raw_data_real_1_o_mem_read_reg_2084_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_1_o_mem[47]),
        .Q(raw_data_real_1_o_mem_read_reg_2084[47]),
        .R(1'b0));
  FDRE \raw_data_real_1_o_mem_read_reg_2084_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_1_o_mem[48]),
        .Q(raw_data_real_1_o_mem_read_reg_2084[48]),
        .R(1'b0));
  FDRE \raw_data_real_1_o_mem_read_reg_2084_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_1_o_mem[49]),
        .Q(raw_data_real_1_o_mem_read_reg_2084[49]),
        .R(1'b0));
  FDRE \raw_data_real_1_o_mem_read_reg_2084_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_1_o_mem[4]),
        .Q(raw_data_real_1_o_mem_read_reg_2084[4]),
        .R(1'b0));
  FDRE \raw_data_real_1_o_mem_read_reg_2084_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_1_o_mem[50]),
        .Q(raw_data_real_1_o_mem_read_reg_2084[50]),
        .R(1'b0));
  FDRE \raw_data_real_1_o_mem_read_reg_2084_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_1_o_mem[51]),
        .Q(raw_data_real_1_o_mem_read_reg_2084[51]),
        .R(1'b0));
  FDRE \raw_data_real_1_o_mem_read_reg_2084_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_1_o_mem[52]),
        .Q(raw_data_real_1_o_mem_read_reg_2084[52]),
        .R(1'b0));
  FDRE \raw_data_real_1_o_mem_read_reg_2084_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_1_o_mem[53]),
        .Q(raw_data_real_1_o_mem_read_reg_2084[53]),
        .R(1'b0));
  FDRE \raw_data_real_1_o_mem_read_reg_2084_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_1_o_mem[54]),
        .Q(raw_data_real_1_o_mem_read_reg_2084[54]),
        .R(1'b0));
  FDRE \raw_data_real_1_o_mem_read_reg_2084_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_1_o_mem[55]),
        .Q(raw_data_real_1_o_mem_read_reg_2084[55]),
        .R(1'b0));
  FDRE \raw_data_real_1_o_mem_read_reg_2084_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_1_o_mem[56]),
        .Q(raw_data_real_1_o_mem_read_reg_2084[56]),
        .R(1'b0));
  FDRE \raw_data_real_1_o_mem_read_reg_2084_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_1_o_mem[57]),
        .Q(raw_data_real_1_o_mem_read_reg_2084[57]),
        .R(1'b0));
  FDRE \raw_data_real_1_o_mem_read_reg_2084_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_1_o_mem[58]),
        .Q(raw_data_real_1_o_mem_read_reg_2084[58]),
        .R(1'b0));
  FDRE \raw_data_real_1_o_mem_read_reg_2084_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_1_o_mem[59]),
        .Q(raw_data_real_1_o_mem_read_reg_2084[59]),
        .R(1'b0));
  FDRE \raw_data_real_1_o_mem_read_reg_2084_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_1_o_mem[5]),
        .Q(raw_data_real_1_o_mem_read_reg_2084[5]),
        .R(1'b0));
  FDRE \raw_data_real_1_o_mem_read_reg_2084_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_1_o_mem[60]),
        .Q(raw_data_real_1_o_mem_read_reg_2084[60]),
        .R(1'b0));
  FDRE \raw_data_real_1_o_mem_read_reg_2084_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_1_o_mem[61]),
        .Q(raw_data_real_1_o_mem_read_reg_2084[61]),
        .R(1'b0));
  FDRE \raw_data_real_1_o_mem_read_reg_2084_reg[62] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_1_o_mem[62]),
        .Q(raw_data_real_1_o_mem_read_reg_2084[62]),
        .R(1'b0));
  FDRE \raw_data_real_1_o_mem_read_reg_2084_reg[63] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_1_o_mem[63]),
        .Q(raw_data_real_1_o_mem_read_reg_2084[63]),
        .R(1'b0));
  FDRE \raw_data_real_1_o_mem_read_reg_2084_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_1_o_mem[6]),
        .Q(raw_data_real_1_o_mem_read_reg_2084[6]),
        .R(1'b0));
  FDRE \raw_data_real_1_o_mem_read_reg_2084_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_1_o_mem[7]),
        .Q(raw_data_real_1_o_mem_read_reg_2084[7]),
        .R(1'b0));
  FDRE \raw_data_real_1_o_mem_read_reg_2084_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_1_o_mem[8]),
        .Q(raw_data_real_1_o_mem_read_reg_2084[8]),
        .R(1'b0));
  FDRE \raw_data_real_1_o_mem_read_reg_2084_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_1_o_mem[9]),
        .Q(raw_data_real_1_o_mem_read_reg_2084[9]),
        .R(1'b0));
  FDRE \raw_data_real_o_mem_read_reg_2094_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_o_mem[10]),
        .Q(raw_data_real_o_mem_read_reg_2094[10]),
        .R(1'b0));
  FDRE \raw_data_real_o_mem_read_reg_2094_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_o_mem[11]),
        .Q(raw_data_real_o_mem_read_reg_2094[11]),
        .R(1'b0));
  FDRE \raw_data_real_o_mem_read_reg_2094_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_o_mem[12]),
        .Q(raw_data_real_o_mem_read_reg_2094[12]),
        .R(1'b0));
  FDRE \raw_data_real_o_mem_read_reg_2094_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_o_mem[13]),
        .Q(raw_data_real_o_mem_read_reg_2094[13]),
        .R(1'b0));
  FDRE \raw_data_real_o_mem_read_reg_2094_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_o_mem[14]),
        .Q(raw_data_real_o_mem_read_reg_2094[14]),
        .R(1'b0));
  FDRE \raw_data_real_o_mem_read_reg_2094_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_o_mem[15]),
        .Q(raw_data_real_o_mem_read_reg_2094[15]),
        .R(1'b0));
  FDRE \raw_data_real_o_mem_read_reg_2094_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_o_mem[16]),
        .Q(raw_data_real_o_mem_read_reg_2094[16]),
        .R(1'b0));
  FDRE \raw_data_real_o_mem_read_reg_2094_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_o_mem[17]),
        .Q(raw_data_real_o_mem_read_reg_2094[17]),
        .R(1'b0));
  FDRE \raw_data_real_o_mem_read_reg_2094_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_o_mem[18]),
        .Q(raw_data_real_o_mem_read_reg_2094[18]),
        .R(1'b0));
  FDRE \raw_data_real_o_mem_read_reg_2094_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_o_mem[19]),
        .Q(raw_data_real_o_mem_read_reg_2094[19]),
        .R(1'b0));
  FDRE \raw_data_real_o_mem_read_reg_2094_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_o_mem[20]),
        .Q(raw_data_real_o_mem_read_reg_2094[20]),
        .R(1'b0));
  FDRE \raw_data_real_o_mem_read_reg_2094_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_o_mem[21]),
        .Q(raw_data_real_o_mem_read_reg_2094[21]),
        .R(1'b0));
  FDRE \raw_data_real_o_mem_read_reg_2094_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_o_mem[22]),
        .Q(raw_data_real_o_mem_read_reg_2094[22]),
        .R(1'b0));
  FDRE \raw_data_real_o_mem_read_reg_2094_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_o_mem[23]),
        .Q(raw_data_real_o_mem_read_reg_2094[23]),
        .R(1'b0));
  FDRE \raw_data_real_o_mem_read_reg_2094_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_o_mem[24]),
        .Q(raw_data_real_o_mem_read_reg_2094[24]),
        .R(1'b0));
  FDRE \raw_data_real_o_mem_read_reg_2094_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_o_mem[25]),
        .Q(raw_data_real_o_mem_read_reg_2094[25]),
        .R(1'b0));
  FDRE \raw_data_real_o_mem_read_reg_2094_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_o_mem[26]),
        .Q(raw_data_real_o_mem_read_reg_2094[26]),
        .R(1'b0));
  FDRE \raw_data_real_o_mem_read_reg_2094_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_o_mem[27]),
        .Q(raw_data_real_o_mem_read_reg_2094[27]),
        .R(1'b0));
  FDRE \raw_data_real_o_mem_read_reg_2094_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_o_mem[28]),
        .Q(raw_data_real_o_mem_read_reg_2094[28]),
        .R(1'b0));
  FDRE \raw_data_real_o_mem_read_reg_2094_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_o_mem[29]),
        .Q(raw_data_real_o_mem_read_reg_2094[29]),
        .R(1'b0));
  FDRE \raw_data_real_o_mem_read_reg_2094_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_o_mem[2]),
        .Q(raw_data_real_o_mem_read_reg_2094[2]),
        .R(1'b0));
  FDRE \raw_data_real_o_mem_read_reg_2094_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_o_mem[30]),
        .Q(raw_data_real_o_mem_read_reg_2094[30]),
        .R(1'b0));
  FDRE \raw_data_real_o_mem_read_reg_2094_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_o_mem[31]),
        .Q(raw_data_real_o_mem_read_reg_2094[31]),
        .R(1'b0));
  FDRE \raw_data_real_o_mem_read_reg_2094_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_o_mem[32]),
        .Q(raw_data_real_o_mem_read_reg_2094[32]),
        .R(1'b0));
  FDRE \raw_data_real_o_mem_read_reg_2094_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_o_mem[33]),
        .Q(raw_data_real_o_mem_read_reg_2094[33]),
        .R(1'b0));
  FDRE \raw_data_real_o_mem_read_reg_2094_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_o_mem[34]),
        .Q(raw_data_real_o_mem_read_reg_2094[34]),
        .R(1'b0));
  FDRE \raw_data_real_o_mem_read_reg_2094_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_o_mem[35]),
        .Q(raw_data_real_o_mem_read_reg_2094[35]),
        .R(1'b0));
  FDRE \raw_data_real_o_mem_read_reg_2094_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_o_mem[36]),
        .Q(raw_data_real_o_mem_read_reg_2094[36]),
        .R(1'b0));
  FDRE \raw_data_real_o_mem_read_reg_2094_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_o_mem[37]),
        .Q(raw_data_real_o_mem_read_reg_2094[37]),
        .R(1'b0));
  FDRE \raw_data_real_o_mem_read_reg_2094_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_o_mem[38]),
        .Q(raw_data_real_o_mem_read_reg_2094[38]),
        .R(1'b0));
  FDRE \raw_data_real_o_mem_read_reg_2094_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_o_mem[39]),
        .Q(raw_data_real_o_mem_read_reg_2094[39]),
        .R(1'b0));
  FDRE \raw_data_real_o_mem_read_reg_2094_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_o_mem[3]),
        .Q(raw_data_real_o_mem_read_reg_2094[3]),
        .R(1'b0));
  FDRE \raw_data_real_o_mem_read_reg_2094_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_o_mem[40]),
        .Q(raw_data_real_o_mem_read_reg_2094[40]),
        .R(1'b0));
  FDRE \raw_data_real_o_mem_read_reg_2094_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_o_mem[41]),
        .Q(raw_data_real_o_mem_read_reg_2094[41]),
        .R(1'b0));
  FDRE \raw_data_real_o_mem_read_reg_2094_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_o_mem[42]),
        .Q(raw_data_real_o_mem_read_reg_2094[42]),
        .R(1'b0));
  FDRE \raw_data_real_o_mem_read_reg_2094_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_o_mem[43]),
        .Q(raw_data_real_o_mem_read_reg_2094[43]),
        .R(1'b0));
  FDRE \raw_data_real_o_mem_read_reg_2094_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_o_mem[44]),
        .Q(raw_data_real_o_mem_read_reg_2094[44]),
        .R(1'b0));
  FDRE \raw_data_real_o_mem_read_reg_2094_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_o_mem[45]),
        .Q(raw_data_real_o_mem_read_reg_2094[45]),
        .R(1'b0));
  FDRE \raw_data_real_o_mem_read_reg_2094_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_o_mem[46]),
        .Q(raw_data_real_o_mem_read_reg_2094[46]),
        .R(1'b0));
  FDRE \raw_data_real_o_mem_read_reg_2094_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_o_mem[47]),
        .Q(raw_data_real_o_mem_read_reg_2094[47]),
        .R(1'b0));
  FDRE \raw_data_real_o_mem_read_reg_2094_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_o_mem[48]),
        .Q(raw_data_real_o_mem_read_reg_2094[48]),
        .R(1'b0));
  FDRE \raw_data_real_o_mem_read_reg_2094_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_o_mem[49]),
        .Q(raw_data_real_o_mem_read_reg_2094[49]),
        .R(1'b0));
  FDRE \raw_data_real_o_mem_read_reg_2094_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_o_mem[4]),
        .Q(raw_data_real_o_mem_read_reg_2094[4]),
        .R(1'b0));
  FDRE \raw_data_real_o_mem_read_reg_2094_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_o_mem[50]),
        .Q(raw_data_real_o_mem_read_reg_2094[50]),
        .R(1'b0));
  FDRE \raw_data_real_o_mem_read_reg_2094_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_o_mem[51]),
        .Q(raw_data_real_o_mem_read_reg_2094[51]),
        .R(1'b0));
  FDRE \raw_data_real_o_mem_read_reg_2094_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_o_mem[52]),
        .Q(raw_data_real_o_mem_read_reg_2094[52]),
        .R(1'b0));
  FDRE \raw_data_real_o_mem_read_reg_2094_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_o_mem[53]),
        .Q(raw_data_real_o_mem_read_reg_2094[53]),
        .R(1'b0));
  FDRE \raw_data_real_o_mem_read_reg_2094_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_o_mem[54]),
        .Q(raw_data_real_o_mem_read_reg_2094[54]),
        .R(1'b0));
  FDRE \raw_data_real_o_mem_read_reg_2094_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_o_mem[55]),
        .Q(raw_data_real_o_mem_read_reg_2094[55]),
        .R(1'b0));
  FDRE \raw_data_real_o_mem_read_reg_2094_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_o_mem[56]),
        .Q(raw_data_real_o_mem_read_reg_2094[56]),
        .R(1'b0));
  FDRE \raw_data_real_o_mem_read_reg_2094_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_o_mem[57]),
        .Q(raw_data_real_o_mem_read_reg_2094[57]),
        .R(1'b0));
  FDRE \raw_data_real_o_mem_read_reg_2094_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_o_mem[58]),
        .Q(raw_data_real_o_mem_read_reg_2094[58]),
        .R(1'b0));
  FDRE \raw_data_real_o_mem_read_reg_2094_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_o_mem[59]),
        .Q(raw_data_real_o_mem_read_reg_2094[59]),
        .R(1'b0));
  FDRE \raw_data_real_o_mem_read_reg_2094_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_o_mem[5]),
        .Q(raw_data_real_o_mem_read_reg_2094[5]),
        .R(1'b0));
  FDRE \raw_data_real_o_mem_read_reg_2094_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_o_mem[60]),
        .Q(raw_data_real_o_mem_read_reg_2094[60]),
        .R(1'b0));
  FDRE \raw_data_real_o_mem_read_reg_2094_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_o_mem[61]),
        .Q(raw_data_real_o_mem_read_reg_2094[61]),
        .R(1'b0));
  FDRE \raw_data_real_o_mem_read_reg_2094_reg[62] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_o_mem[62]),
        .Q(raw_data_real_o_mem_read_reg_2094[62]),
        .R(1'b0));
  FDRE \raw_data_real_o_mem_read_reg_2094_reg[63] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_o_mem[63]),
        .Q(raw_data_real_o_mem_read_reg_2094[63]),
        .R(1'b0));
  FDRE \raw_data_real_o_mem_read_reg_2094_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_o_mem[6]),
        .Q(raw_data_real_o_mem_read_reg_2094[6]),
        .R(1'b0));
  FDRE \raw_data_real_o_mem_read_reg_2094_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_o_mem[7]),
        .Q(raw_data_real_o_mem_read_reg_2094[7]),
        .R(1'b0));
  FDRE \raw_data_real_o_mem_read_reg_2094_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_o_mem[8]),
        .Q(raw_data_real_o_mem_read_reg_2094[8]),
        .R(1'b0));
  FDRE \raw_data_real_o_mem_read_reg_2094_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(raw_data_real_o_mem[9]),
        .Q(raw_data_real_o_mem_read_reg_2094[9]),
        .R(1'b0));
  design_1_mem_write_top_rfi_C_0_0_mem_write_top_rfi_C_regslice_both regslice_both_filtered_im_0_o_stream_U
       (.B_V_data_1_sel_rd_reg_0(regslice_both_filtered_im_0_o_stream_U_n_0),
        .B_V_data_1_sel_rd_reg_1(regslice_both_filtered_im_0_o_stream_U_n_1),
        .B_V_data_1_sel_rd_reg_10(regslice_both_filtered_im_0_o_stream_U_n_10),
        .B_V_data_1_sel_rd_reg_11(regslice_both_filtered_im_0_o_stream_U_n_11),
        .B_V_data_1_sel_rd_reg_12(regslice_both_filtered_im_0_o_stream_U_n_12),
        .B_V_data_1_sel_rd_reg_13(regslice_both_filtered_im_0_o_stream_U_n_13),
        .B_V_data_1_sel_rd_reg_14(regslice_both_filtered_im_0_o_stream_U_n_14),
        .B_V_data_1_sel_rd_reg_15(regslice_both_filtered_im_0_o_stream_U_n_15),
        .B_V_data_1_sel_rd_reg_16(regslice_both_filtered_im_0_o_stream_U_n_16),
        .B_V_data_1_sel_rd_reg_17(regslice_both_filtered_im_0_o_stream_U_n_17),
        .B_V_data_1_sel_rd_reg_18(regslice_both_filtered_im_0_o_stream_U_n_18),
        .B_V_data_1_sel_rd_reg_19(regslice_both_filtered_im_0_o_stream_U_n_19),
        .B_V_data_1_sel_rd_reg_2(regslice_both_filtered_im_0_o_stream_U_n_2),
        .B_V_data_1_sel_rd_reg_20(regslice_both_filtered_im_0_o_stream_U_n_20),
        .B_V_data_1_sel_rd_reg_21(regslice_both_filtered_im_0_o_stream_U_n_21),
        .B_V_data_1_sel_rd_reg_22(regslice_both_filtered_im_0_o_stream_U_n_22),
        .B_V_data_1_sel_rd_reg_23(regslice_both_filtered_im_0_o_stream_U_n_23),
        .B_V_data_1_sel_rd_reg_24(regslice_both_filtered_im_0_o_stream_U_n_24),
        .B_V_data_1_sel_rd_reg_25(regslice_both_filtered_im_0_o_stream_U_n_25),
        .B_V_data_1_sel_rd_reg_26(regslice_both_filtered_im_0_o_stream_U_n_26),
        .B_V_data_1_sel_rd_reg_27(regslice_both_filtered_im_0_o_stream_U_n_27),
        .B_V_data_1_sel_rd_reg_28(regslice_both_filtered_im_0_o_stream_U_n_28),
        .B_V_data_1_sel_rd_reg_29(regslice_both_filtered_im_0_o_stream_U_n_29),
        .B_V_data_1_sel_rd_reg_3(regslice_both_filtered_im_0_o_stream_U_n_3),
        .B_V_data_1_sel_rd_reg_30(regslice_both_filtered_im_0_o_stream_U_n_30),
        .B_V_data_1_sel_rd_reg_31(regslice_both_filtered_im_0_o_stream_U_n_31),
        .B_V_data_1_sel_rd_reg_32(regslice_both_filtered_im_0_o_stream_U_n_32),
        .B_V_data_1_sel_rd_reg_33(regslice_both_filtered_im_0_o_stream_U_n_33),
        .B_V_data_1_sel_rd_reg_34(regslice_both_filtered_im_0_o_stream_U_n_34),
        .B_V_data_1_sel_rd_reg_35(regslice_both_filtered_im_0_o_stream_U_n_35),
        .B_V_data_1_sel_rd_reg_36(regslice_both_filtered_im_0_o_stream_U_n_36),
        .B_V_data_1_sel_rd_reg_37(regslice_both_filtered_im_0_o_stream_U_n_37),
        .B_V_data_1_sel_rd_reg_38(regslice_both_filtered_im_0_o_stream_U_n_38),
        .B_V_data_1_sel_rd_reg_39(regslice_both_filtered_im_0_o_stream_U_n_39),
        .B_V_data_1_sel_rd_reg_4(regslice_both_filtered_im_0_o_stream_U_n_4),
        .B_V_data_1_sel_rd_reg_40(regslice_both_filtered_im_0_o_stream_U_n_40),
        .B_V_data_1_sel_rd_reg_41(regslice_both_filtered_im_0_o_stream_U_n_41),
        .B_V_data_1_sel_rd_reg_42(regslice_both_filtered_im_0_o_stream_U_n_42),
        .B_V_data_1_sel_rd_reg_43(regslice_both_filtered_im_0_o_stream_U_n_43),
        .B_V_data_1_sel_rd_reg_44(regslice_both_filtered_im_0_o_stream_U_n_44),
        .B_V_data_1_sel_rd_reg_45(regslice_both_filtered_im_0_o_stream_U_n_45),
        .B_V_data_1_sel_rd_reg_46(regslice_both_filtered_im_0_o_stream_U_n_46),
        .B_V_data_1_sel_rd_reg_47(regslice_both_filtered_im_0_o_stream_U_n_47),
        .B_V_data_1_sel_rd_reg_48(regslice_both_filtered_im_0_o_stream_U_n_48),
        .B_V_data_1_sel_rd_reg_49(regslice_both_filtered_im_0_o_stream_U_n_49),
        .B_V_data_1_sel_rd_reg_5(regslice_both_filtered_im_0_o_stream_U_n_5),
        .B_V_data_1_sel_rd_reg_50(regslice_both_filtered_im_0_o_stream_U_n_50),
        .B_V_data_1_sel_rd_reg_51(regslice_both_filtered_im_0_o_stream_U_n_51),
        .B_V_data_1_sel_rd_reg_52(regslice_both_filtered_im_0_o_stream_U_n_52),
        .B_V_data_1_sel_rd_reg_53(regslice_both_filtered_im_0_o_stream_U_n_53),
        .B_V_data_1_sel_rd_reg_54(regslice_both_filtered_im_0_o_stream_U_n_54),
        .B_V_data_1_sel_rd_reg_55(regslice_both_filtered_im_0_o_stream_U_n_55),
        .B_V_data_1_sel_rd_reg_56(regslice_both_filtered_im_0_o_stream_U_n_56),
        .B_V_data_1_sel_rd_reg_57(regslice_both_filtered_im_0_o_stream_U_n_57),
        .B_V_data_1_sel_rd_reg_58(regslice_both_filtered_im_0_o_stream_U_n_58),
        .B_V_data_1_sel_rd_reg_59(regslice_both_filtered_im_0_o_stream_U_n_59),
        .B_V_data_1_sel_rd_reg_6(regslice_both_filtered_im_0_o_stream_U_n_6),
        .B_V_data_1_sel_rd_reg_60(regslice_both_filtered_im_0_o_stream_U_n_60),
        .B_V_data_1_sel_rd_reg_61(regslice_both_filtered_im_0_o_stream_U_n_61),
        .B_V_data_1_sel_rd_reg_62(regslice_both_filtered_im_0_o_stream_U_n_62),
        .B_V_data_1_sel_rd_reg_63(regslice_both_filtered_im_0_o_stream_U_n_63),
        .B_V_data_1_sel_rd_reg_7(regslice_both_filtered_im_0_o_stream_U_n_7),
        .B_V_data_1_sel_rd_reg_8(regslice_both_filtered_im_0_o_stream_U_n_8),
        .B_V_data_1_sel_rd_reg_9(regslice_both_filtered_im_0_o_stream_U_n_9),
        .Q(ap_CS_fsm_pp0_stage10),
        .SR(ap_rst_n_inv),
        .ack_in(filtered_im_0_o_stream_TREADY),
        .and_ln58_3_reg_2170(and_ln58_3_reg_2170),
        .and_ln58_8_reg_2280(and_ln58_8_reg_2280),
        .\ap_CS_fsm[11]_i_2 (gmem_m_axi_U_n_20),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_rst_n(ap_rst_n),
        .filtered_im_0_o_stream_TDATA(filtered_im_0_o_stream_TDATA),
        .filtered_im_0_o_stream_TREADY_int_regslice(filtered_im_0_o_stream_TREADY_int_regslice),
        .filtered_im_0_o_stream_TVALID(filtered_im_0_o_stream_TVALID),
        .filtered_im_0_o_stream_TVALID_int_regslice(filtered_im_0_o_stream_TVALID_int_regslice),
        .gmem_WDATA50_out(gmem_WDATA50_out),
        .icmp_ln59_3_reg_2174(icmp_ln59_3_reg_2174),
        .icmp_ln59_8_reg_2284(icmp_ln59_8_reg_2284),
        .\q_tmp_reg[0] (gmem_m_axi_U_n_33),
        .\q_tmp_reg[0]_0 (regslice_both_std_I_o_stream_U_n_0),
        .\q_tmp_reg[10] (regslice_both_std_I_o_stream_U_n_10),
        .\q_tmp_reg[11] (regslice_both_std_I_o_stream_U_n_11),
        .\q_tmp_reg[12] (regslice_both_std_I_o_stream_U_n_12),
        .\q_tmp_reg[13] (regslice_both_std_I_o_stream_U_n_13),
        .\q_tmp_reg[14] (regslice_both_std_I_o_stream_U_n_14),
        .\q_tmp_reg[15] (regslice_both_std_I_o_stream_U_n_15),
        .\q_tmp_reg[16] (regslice_both_std_I_o_stream_U_n_16),
        .\q_tmp_reg[17] (regslice_both_std_I_o_stream_U_n_17),
        .\q_tmp_reg[18] (regslice_both_std_I_o_stream_U_n_18),
        .\q_tmp_reg[19] (regslice_both_std_I_o_stream_U_n_19),
        .\q_tmp_reg[1] (regslice_both_std_I_o_stream_U_n_1),
        .\q_tmp_reg[20] (regslice_both_std_I_o_stream_U_n_20),
        .\q_tmp_reg[21] (regslice_both_std_I_o_stream_U_n_21),
        .\q_tmp_reg[22] (regslice_both_std_I_o_stream_U_n_22),
        .\q_tmp_reg[23] (regslice_both_std_I_o_stream_U_n_23),
        .\q_tmp_reg[24] (regslice_both_std_I_o_stream_U_n_24),
        .\q_tmp_reg[25] (regslice_both_std_I_o_stream_U_n_25),
        .\q_tmp_reg[26] (regslice_both_std_I_o_stream_U_n_26),
        .\q_tmp_reg[27] (regslice_both_std_I_o_stream_U_n_27),
        .\q_tmp_reg[28] (regslice_both_std_I_o_stream_U_n_28),
        .\q_tmp_reg[29] (regslice_both_std_I_o_stream_U_n_29),
        .\q_tmp_reg[2] (regslice_both_std_I_o_stream_U_n_2),
        .\q_tmp_reg[30] (regslice_both_std_I_o_stream_U_n_30),
        .\q_tmp_reg[31] (regslice_both_std_I_o_stream_U_n_31),
        .\q_tmp_reg[32] (regslice_both_std_I_o_stream_U_n_32),
        .\q_tmp_reg[33] (regslice_both_std_I_o_stream_U_n_33),
        .\q_tmp_reg[34] (regslice_both_std_I_o_stream_U_n_34),
        .\q_tmp_reg[35] (regslice_both_std_I_o_stream_U_n_35),
        .\q_tmp_reg[36] (regslice_both_std_I_o_stream_U_n_36),
        .\q_tmp_reg[37] (regslice_both_std_I_o_stream_U_n_37),
        .\q_tmp_reg[38] (regslice_both_std_I_o_stream_U_n_38),
        .\q_tmp_reg[39] (regslice_both_std_I_o_stream_U_n_39),
        .\q_tmp_reg[3] (regslice_both_std_I_o_stream_U_n_3),
        .\q_tmp_reg[40] (regslice_both_std_I_o_stream_U_n_40),
        .\q_tmp_reg[41] (regslice_both_std_I_o_stream_U_n_41),
        .\q_tmp_reg[42] (regslice_both_std_I_o_stream_U_n_42),
        .\q_tmp_reg[43] (regslice_both_std_I_o_stream_U_n_43),
        .\q_tmp_reg[44] (regslice_both_std_I_o_stream_U_n_44),
        .\q_tmp_reg[45] (regslice_both_std_I_o_stream_U_n_45),
        .\q_tmp_reg[46] (regslice_both_std_I_o_stream_U_n_46),
        .\q_tmp_reg[47] (regslice_both_std_I_o_stream_U_n_47),
        .\q_tmp_reg[48] (regslice_both_std_I_o_stream_U_n_48),
        .\q_tmp_reg[49] (regslice_both_std_I_o_stream_U_n_49),
        .\q_tmp_reg[4] (regslice_both_std_I_o_stream_U_n_4),
        .\q_tmp_reg[50] (regslice_both_std_I_o_stream_U_n_50),
        .\q_tmp_reg[51] (regslice_both_std_I_o_stream_U_n_51),
        .\q_tmp_reg[52] (regslice_both_std_I_o_stream_U_n_52),
        .\q_tmp_reg[53] (regslice_both_std_I_o_stream_U_n_53),
        .\q_tmp_reg[54] (regslice_both_std_I_o_stream_U_n_54),
        .\q_tmp_reg[55] (regslice_both_std_I_o_stream_U_n_55),
        .\q_tmp_reg[56] (regslice_both_std_I_o_stream_U_n_56),
        .\q_tmp_reg[57] (regslice_both_std_I_o_stream_U_n_57),
        .\q_tmp_reg[58] (regslice_both_std_I_o_stream_U_n_58),
        .\q_tmp_reg[59] (regslice_both_std_I_o_stream_U_n_59),
        .\q_tmp_reg[5] (regslice_both_std_I_o_stream_U_n_5),
        .\q_tmp_reg[60] (regslice_both_std_I_o_stream_U_n_60),
        .\q_tmp_reg[61] (regslice_both_std_I_o_stream_U_n_61),
        .\q_tmp_reg[62] (regslice_both_std_I_o_stream_U_n_62),
        .\q_tmp_reg[63] (regslice_both_std_I_o_stream_U_n_63),
        .\q_tmp_reg[6] (regslice_both_std_I_o_stream_U_n_6),
        .\q_tmp_reg[7] (regslice_both_std_I_o_stream_U_n_7),
        .\q_tmp_reg[8] (regslice_both_std_I_o_stream_U_n_8),
        .\q_tmp_reg[9] (regslice_both_std_I_o_stream_U_n_9));
  design_1_mem_write_top_rfi_C_0_0_mem_write_top_rfi_C_regslice_both_0 regslice_both_filtered_im_1_o_stream_U
       (.\B_V_data_1_state_reg[0]_0 (regslice_both_filtered_im_1_o_stream_U_n_0),
        .D(filtered_im_1_o_stream_TDATA_int_regslice),
        .SR(ap_rst_n_inv),
        .ack_in(filtered_im_1_o_stream_TREADY),
        .and_ln58_10_reg_2324(and_ln58_10_reg_2324),
        .and_ln58_9_reg_2302(and_ln58_9_reg_2302),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .filtered_im_1_o_stream_TDATA(filtered_im_1_o_stream_TDATA),
        .filtered_im_1_o_stream_TREADY_int_regslice(filtered_im_1_o_stream_TREADY_int_regslice),
        .filtered_im_1_o_stream_TVALID(filtered_im_1_o_stream_TVALID),
        .filtered_im_1_o_stream_TVALID_int_regslice(filtered_im_1_o_stream_TVALID_int_regslice),
        .filtered_real_0_o_stream_TVALID_int_regslice(filtered_real_0_o_stream_TVALID_int_regslice));
  design_1_mem_write_top_rfi_C_0_0_mem_write_top_rfi_C_regslice_both_1 regslice_both_filtered_real_0_o_stream_U
       (.Q(ap_CS_fsm_pp0_stage11),
        .SR(ap_rst_n_inv),
        .ack_in(filtered_real_0_o_stream_TREADY),
        .and_ln58_10_reg_2324(and_ln58_10_reg_2324),
        .and_ln58_9_reg_2302(and_ln58_9_reg_2302),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_rst_n(ap_rst_n),
        .filtered_im_1_o_stream_TVALID_int_regslice(filtered_im_1_o_stream_TVALID_int_regslice),
        .filtered_real_0_o_stream_TDATA(filtered_real_0_o_stream_TDATA),
        .filtered_real_0_o_stream_TDATA_int_regslice(filtered_real_0_o_stream_TDATA_int_regslice),
        .filtered_real_0_o_stream_TREADY_int_regslice(filtered_real_0_o_stream_TREADY_int_regslice),
        .filtered_real_0_o_stream_TVALID(filtered_real_0_o_stream_TVALID),
        .filtered_real_0_o_stream_TVALID_int_regslice(filtered_real_0_o_stream_TVALID_int_regslice),
        .icmp_ln59_9_reg_2306(icmp_ln59_9_reg_2306),
        .\icmp_ln59_9_reg_2306_reg[0] (regslice_both_filtered_real_0_o_stream_U_n_0),
        .mem_reg_i_339_0(regslice_both_filtered_real_1_o_stream_U_n_0));
  design_1_mem_write_top_rfi_C_0_0_mem_write_top_rfi_C_regslice_both_2 regslice_both_filtered_real_1_o_stream_U
       (.\B_V_data_1_state_reg[0]_0 (regslice_both_filtered_real_1_o_stream_U_n_0),
        .D(filtered_real_1_o_stream_TDATA_int_regslice),
        .SR(ap_rst_n_inv),
        .ack_in(filtered_real_1_o_stream_TREADY),
        .and_ln58_11_reg_2340(and_ln58_11_reg_2340),
        .and_ln58_4_reg_2192(and_ln58_4_reg_2192),
        .\ap_CS_fsm[12]_i_2 (gmem_m_axi_U_n_20),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .filtered_real_1_o_stream_TDATA(filtered_real_1_o_stream_TDATA),
        .filtered_real_1_o_stream_TREADY_int_regslice(filtered_real_1_o_stream_TREADY_int_regslice),
        .filtered_real_1_o_stream_TVALID(filtered_real_1_o_stream_TVALID),
        .icmp_ln59_4_reg_2196(icmp_ln59_4_reg_2196));
  design_1_mem_write_top_rfi_C_0_0_mem_write_top_rfi_C_regslice_both_3 regslice_both_mad_I_o_stream_U
       (.SR(ap_rst_n_inv),
        .ack_in(mad_I_o_stream_TREADY),
        .and_ln58_1_reg_2126(and_ln58_1_reg_2126),
        .and_ln58_6_reg_2236(and_ln58_6_reg_2236),
        .\ap_CS_fsm[9]_i_2 (gmem_m_axi_U_n_20),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .gmem_WDATA52_out(gmem_WDATA52_out),
        .icmp_ln59_1_reg_2130(icmp_ln59_1_reg_2130),
        .mad_I_o_stream_TDATA(mad_I_o_stream_TDATA),
        .mad_I_o_stream_TDATA_int_regslice(mad_I_o_stream_TDATA_int_regslice),
        .mad_I_o_stream_TREADY_int_regslice(mad_I_o_stream_TREADY_int_regslice),
        .mad_I_o_stream_TVALID(mad_I_o_stream_TVALID),
        .mad_I_o_stream_TVALID_int_regslice(mad_I_o_stream_TVALID_int_regslice));
  design_1_mem_write_top_rfi_C_0_0_mem_write_top_rfi_C_regslice_both_4 regslice_both_mad_R_o_stream_U
       (.B_V_data_1_sel_rd_reg_0(regslice_both_mad_R_o_stream_U_n_0),
        .B_V_data_1_sel_rd_reg_1(regslice_both_mad_R_o_stream_U_n_1),
        .B_V_data_1_sel_rd_reg_10(regslice_both_mad_R_o_stream_U_n_10),
        .B_V_data_1_sel_rd_reg_11(regslice_both_mad_R_o_stream_U_n_11),
        .B_V_data_1_sel_rd_reg_12(regslice_both_mad_R_o_stream_U_n_12),
        .B_V_data_1_sel_rd_reg_13(regslice_both_mad_R_o_stream_U_n_13),
        .B_V_data_1_sel_rd_reg_14(regslice_both_mad_R_o_stream_U_n_14),
        .B_V_data_1_sel_rd_reg_15(regslice_both_mad_R_o_stream_U_n_15),
        .B_V_data_1_sel_rd_reg_16(regslice_both_mad_R_o_stream_U_n_16),
        .B_V_data_1_sel_rd_reg_17(regslice_both_mad_R_o_stream_U_n_17),
        .B_V_data_1_sel_rd_reg_18(regslice_both_mad_R_o_stream_U_n_18),
        .B_V_data_1_sel_rd_reg_19(regslice_both_mad_R_o_stream_U_n_19),
        .B_V_data_1_sel_rd_reg_2(regslice_both_mad_R_o_stream_U_n_2),
        .B_V_data_1_sel_rd_reg_20(regslice_both_mad_R_o_stream_U_n_20),
        .B_V_data_1_sel_rd_reg_21(regslice_both_mad_R_o_stream_U_n_21),
        .B_V_data_1_sel_rd_reg_22(regslice_both_mad_R_o_stream_U_n_22),
        .B_V_data_1_sel_rd_reg_23(regslice_both_mad_R_o_stream_U_n_23),
        .B_V_data_1_sel_rd_reg_24(regslice_both_mad_R_o_stream_U_n_24),
        .B_V_data_1_sel_rd_reg_25(regslice_both_mad_R_o_stream_U_n_25),
        .B_V_data_1_sel_rd_reg_26(regslice_both_mad_R_o_stream_U_n_26),
        .B_V_data_1_sel_rd_reg_27(regslice_both_mad_R_o_stream_U_n_27),
        .B_V_data_1_sel_rd_reg_28(regslice_both_mad_R_o_stream_U_n_28),
        .B_V_data_1_sel_rd_reg_29(regslice_both_mad_R_o_stream_U_n_29),
        .B_V_data_1_sel_rd_reg_3(regslice_both_mad_R_o_stream_U_n_3),
        .B_V_data_1_sel_rd_reg_30(regslice_both_mad_R_o_stream_U_n_30),
        .B_V_data_1_sel_rd_reg_31(regslice_both_mad_R_o_stream_U_n_31),
        .B_V_data_1_sel_rd_reg_32(regslice_both_mad_R_o_stream_U_n_32),
        .B_V_data_1_sel_rd_reg_33(regslice_both_mad_R_o_stream_U_n_33),
        .B_V_data_1_sel_rd_reg_34(regslice_both_mad_R_o_stream_U_n_34),
        .B_V_data_1_sel_rd_reg_35(regslice_both_mad_R_o_stream_U_n_35),
        .B_V_data_1_sel_rd_reg_36(regslice_both_mad_R_o_stream_U_n_36),
        .B_V_data_1_sel_rd_reg_37(regslice_both_mad_R_o_stream_U_n_37),
        .B_V_data_1_sel_rd_reg_38(regslice_both_mad_R_o_stream_U_n_38),
        .B_V_data_1_sel_rd_reg_39(regslice_both_mad_R_o_stream_U_n_39),
        .B_V_data_1_sel_rd_reg_4(regslice_both_mad_R_o_stream_U_n_4),
        .B_V_data_1_sel_rd_reg_40(regslice_both_mad_R_o_stream_U_n_40),
        .B_V_data_1_sel_rd_reg_41(regslice_both_mad_R_o_stream_U_n_41),
        .B_V_data_1_sel_rd_reg_42(regslice_both_mad_R_o_stream_U_n_42),
        .B_V_data_1_sel_rd_reg_43(regslice_both_mad_R_o_stream_U_n_43),
        .B_V_data_1_sel_rd_reg_44(regslice_both_mad_R_o_stream_U_n_44),
        .B_V_data_1_sel_rd_reg_45(regslice_both_mad_R_o_stream_U_n_45),
        .B_V_data_1_sel_rd_reg_46(regslice_both_mad_R_o_stream_U_n_46),
        .B_V_data_1_sel_rd_reg_47(regslice_both_mad_R_o_stream_U_n_47),
        .B_V_data_1_sel_rd_reg_48(regslice_both_mad_R_o_stream_U_n_48),
        .B_V_data_1_sel_rd_reg_49(regslice_both_mad_R_o_stream_U_n_49),
        .B_V_data_1_sel_rd_reg_5(regslice_both_mad_R_o_stream_U_n_5),
        .B_V_data_1_sel_rd_reg_50(regslice_both_mad_R_o_stream_U_n_50),
        .B_V_data_1_sel_rd_reg_51(regslice_both_mad_R_o_stream_U_n_51),
        .B_V_data_1_sel_rd_reg_52(regslice_both_mad_R_o_stream_U_n_52),
        .B_V_data_1_sel_rd_reg_53(regslice_both_mad_R_o_stream_U_n_53),
        .B_V_data_1_sel_rd_reg_54(regslice_both_mad_R_o_stream_U_n_54),
        .B_V_data_1_sel_rd_reg_55(regslice_both_mad_R_o_stream_U_n_55),
        .B_V_data_1_sel_rd_reg_56(regslice_both_mad_R_o_stream_U_n_56),
        .B_V_data_1_sel_rd_reg_57(regslice_both_mad_R_o_stream_U_n_57),
        .B_V_data_1_sel_rd_reg_58(regslice_both_mad_R_o_stream_U_n_58),
        .B_V_data_1_sel_rd_reg_59(regslice_both_mad_R_o_stream_U_n_59),
        .B_V_data_1_sel_rd_reg_6(regslice_both_mad_R_o_stream_U_n_6),
        .B_V_data_1_sel_rd_reg_60(regslice_both_mad_R_o_stream_U_n_60),
        .B_V_data_1_sel_rd_reg_61(regslice_both_mad_R_o_stream_U_n_61),
        .B_V_data_1_sel_rd_reg_62(regslice_both_mad_R_o_stream_U_n_62),
        .B_V_data_1_sel_rd_reg_63(regslice_both_mad_R_o_stream_U_n_63),
        .B_V_data_1_sel_rd_reg_7(regslice_both_mad_R_o_stream_U_n_7),
        .B_V_data_1_sel_rd_reg_8(regslice_both_mad_R_o_stream_U_n_8),
        .B_V_data_1_sel_rd_reg_9(regslice_both_mad_R_o_stream_U_n_9),
        .SR(ap_rst_n_inv),
        .ack_in(mad_R_o_stream_TREADY),
        .and_ln58_2_reg_2148(and_ln58_2_reg_2148),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(regslice_both_mad_R_o_stream_U_n_64),
        .ap_rst_n(ap_rst_n),
        .mad_R_o_stream_TDATA(mad_R_o_stream_TDATA),
        .mad_R_o_stream_TREADY_int_regslice(mad_R_o_stream_TREADY_int_regslice),
        .mad_R_o_stream_TVALID(mad_R_o_stream_TVALID),
        .mad_R_o_stream_TVALID_int_regslice(mad_R_o_stream_TVALID_int_regslice),
        .\q_tmp_reg[0] (gmem_m_axi_U_n_34),
        .\q_tmp_reg[0]_0 (gmem_m_axi_U_n_3),
        .\q_tmp_reg[0]_1 (regslice_both_raw_data_real_o_stream_U_n_0),
        .\q_tmp_reg[10] (regslice_both_raw_data_real_o_stream_U_n_10),
        .\q_tmp_reg[11] (regslice_both_raw_data_real_o_stream_U_n_11),
        .\q_tmp_reg[12] (regslice_both_raw_data_real_o_stream_U_n_12),
        .\q_tmp_reg[13] (regslice_both_raw_data_real_o_stream_U_n_13),
        .\q_tmp_reg[14] (regslice_both_raw_data_real_o_stream_U_n_14),
        .\q_tmp_reg[15] (regslice_both_raw_data_real_o_stream_U_n_15),
        .\q_tmp_reg[16] (regslice_both_raw_data_real_o_stream_U_n_16),
        .\q_tmp_reg[17] (regslice_both_raw_data_real_o_stream_U_n_17),
        .\q_tmp_reg[18] (regslice_both_raw_data_real_o_stream_U_n_18),
        .\q_tmp_reg[19] (regslice_both_raw_data_real_o_stream_U_n_19),
        .\q_tmp_reg[1] (regslice_both_raw_data_real_o_stream_U_n_1),
        .\q_tmp_reg[20] (regslice_both_raw_data_real_o_stream_U_n_20),
        .\q_tmp_reg[21] (regslice_both_raw_data_real_o_stream_U_n_21),
        .\q_tmp_reg[22] (regslice_both_raw_data_real_o_stream_U_n_22),
        .\q_tmp_reg[23] (regslice_both_raw_data_real_o_stream_U_n_23),
        .\q_tmp_reg[24] (regslice_both_raw_data_real_o_stream_U_n_24),
        .\q_tmp_reg[25] (regslice_both_raw_data_real_o_stream_U_n_25),
        .\q_tmp_reg[26] (regslice_both_raw_data_real_o_stream_U_n_26),
        .\q_tmp_reg[27] (regslice_both_raw_data_real_o_stream_U_n_27),
        .\q_tmp_reg[28] (regslice_both_raw_data_real_o_stream_U_n_28),
        .\q_tmp_reg[29] (regslice_both_raw_data_real_o_stream_U_n_29),
        .\q_tmp_reg[2] (regslice_both_raw_data_real_o_stream_U_n_2),
        .\q_tmp_reg[30] (regslice_both_raw_data_real_o_stream_U_n_30),
        .\q_tmp_reg[31] (regslice_both_raw_data_real_o_stream_U_n_31),
        .\q_tmp_reg[32] (regslice_both_raw_data_real_o_stream_U_n_32),
        .\q_tmp_reg[33] (regslice_both_raw_data_real_o_stream_U_n_33),
        .\q_tmp_reg[34] (regslice_both_raw_data_real_o_stream_U_n_34),
        .\q_tmp_reg[35] (regslice_both_raw_data_real_o_stream_U_n_35),
        .\q_tmp_reg[36] (regslice_both_raw_data_real_o_stream_U_n_36),
        .\q_tmp_reg[37] (regslice_both_raw_data_real_o_stream_U_n_37),
        .\q_tmp_reg[38] (regslice_both_raw_data_real_o_stream_U_n_38),
        .\q_tmp_reg[39] (regslice_both_raw_data_real_o_stream_U_n_39),
        .\q_tmp_reg[3] (regslice_both_raw_data_real_o_stream_U_n_3),
        .\q_tmp_reg[40] (regslice_both_raw_data_real_o_stream_U_n_40),
        .\q_tmp_reg[41] (regslice_both_raw_data_real_o_stream_U_n_41),
        .\q_tmp_reg[42] (regslice_both_raw_data_real_o_stream_U_n_42),
        .\q_tmp_reg[43] (regslice_both_raw_data_real_o_stream_U_n_43),
        .\q_tmp_reg[44] (regslice_both_raw_data_real_o_stream_U_n_44),
        .\q_tmp_reg[45] (regslice_both_raw_data_real_o_stream_U_n_45),
        .\q_tmp_reg[46] (regslice_both_raw_data_real_o_stream_U_n_46),
        .\q_tmp_reg[47] (regslice_both_raw_data_real_o_stream_U_n_47),
        .\q_tmp_reg[48] (regslice_both_raw_data_real_o_stream_U_n_48),
        .\q_tmp_reg[49] (regslice_both_raw_data_real_o_stream_U_n_49),
        .\q_tmp_reg[4] (regslice_both_raw_data_real_o_stream_U_n_4),
        .\q_tmp_reg[50] (regslice_both_raw_data_real_o_stream_U_n_50),
        .\q_tmp_reg[51] (regslice_both_raw_data_real_o_stream_U_n_51),
        .\q_tmp_reg[52] (regslice_both_raw_data_real_o_stream_U_n_52),
        .\q_tmp_reg[53] (regslice_both_raw_data_real_o_stream_U_n_53),
        .\q_tmp_reg[54] (regslice_both_raw_data_real_o_stream_U_n_54),
        .\q_tmp_reg[55] (regslice_both_raw_data_real_o_stream_U_n_55),
        .\q_tmp_reg[56] (regslice_both_raw_data_real_o_stream_U_n_56),
        .\q_tmp_reg[57] (regslice_both_raw_data_real_o_stream_U_n_57),
        .\q_tmp_reg[58] (regslice_both_raw_data_real_o_stream_U_n_58),
        .\q_tmp_reg[59] (regslice_both_raw_data_real_o_stream_U_n_59),
        .\q_tmp_reg[5] (regslice_both_raw_data_real_o_stream_U_n_5),
        .\q_tmp_reg[60] (regslice_both_raw_data_real_o_stream_U_n_60),
        .\q_tmp_reg[61] (regslice_both_raw_data_real_o_stream_U_n_61),
        .\q_tmp_reg[62] (regslice_both_raw_data_real_o_stream_U_n_62),
        .\q_tmp_reg[63] (regslice_both_raw_data_real_o_stream_U_n_63),
        .\q_tmp_reg[6] (regslice_both_raw_data_real_o_stream_U_n_6),
        .\q_tmp_reg[7] (regslice_both_raw_data_real_o_stream_U_n_7),
        .\q_tmp_reg[8] (regslice_both_raw_data_real_o_stream_U_n_8),
        .\q_tmp_reg[9] (regslice_both_raw_data_real_o_stream_U_n_9));
  design_1_mem_write_top_rfi_C_0_0_mem_write_top_rfi_C_regslice_both_5 regslice_both_raw_data_im_1_o_stream_U
       (.B_V_data_1_sel_rd_reg_0(regslice_both_raw_data_im_1_o_stream_U_n_0),
        .B_V_data_1_sel_rd_reg_1(regslice_both_raw_data_im_1_o_stream_U_n_2),
        .B_V_data_1_sel_rd_reg_10(regslice_both_raw_data_im_1_o_stream_U_n_11),
        .B_V_data_1_sel_rd_reg_11(regslice_both_raw_data_im_1_o_stream_U_n_12),
        .B_V_data_1_sel_rd_reg_12(regslice_both_raw_data_im_1_o_stream_U_n_13),
        .B_V_data_1_sel_rd_reg_13(regslice_both_raw_data_im_1_o_stream_U_n_14),
        .B_V_data_1_sel_rd_reg_14(regslice_both_raw_data_im_1_o_stream_U_n_15),
        .B_V_data_1_sel_rd_reg_15(regslice_both_raw_data_im_1_o_stream_U_n_16),
        .B_V_data_1_sel_rd_reg_16(regslice_both_raw_data_im_1_o_stream_U_n_17),
        .B_V_data_1_sel_rd_reg_17(regslice_both_raw_data_im_1_o_stream_U_n_18),
        .B_V_data_1_sel_rd_reg_18(regslice_both_raw_data_im_1_o_stream_U_n_19),
        .B_V_data_1_sel_rd_reg_19(regslice_both_raw_data_im_1_o_stream_U_n_20),
        .B_V_data_1_sel_rd_reg_2(regslice_both_raw_data_im_1_o_stream_U_n_3),
        .B_V_data_1_sel_rd_reg_20(regslice_both_raw_data_im_1_o_stream_U_n_21),
        .B_V_data_1_sel_rd_reg_21(regslice_both_raw_data_im_1_o_stream_U_n_22),
        .B_V_data_1_sel_rd_reg_22(regslice_both_raw_data_im_1_o_stream_U_n_23),
        .B_V_data_1_sel_rd_reg_23(regslice_both_raw_data_im_1_o_stream_U_n_24),
        .B_V_data_1_sel_rd_reg_24(regslice_both_raw_data_im_1_o_stream_U_n_25),
        .B_V_data_1_sel_rd_reg_25(regslice_both_raw_data_im_1_o_stream_U_n_26),
        .B_V_data_1_sel_rd_reg_26(regslice_both_raw_data_im_1_o_stream_U_n_27),
        .B_V_data_1_sel_rd_reg_27(regslice_both_raw_data_im_1_o_stream_U_n_28),
        .B_V_data_1_sel_rd_reg_28(regslice_both_raw_data_im_1_o_stream_U_n_29),
        .B_V_data_1_sel_rd_reg_29(regslice_both_raw_data_im_1_o_stream_U_n_30),
        .B_V_data_1_sel_rd_reg_3(regslice_both_raw_data_im_1_o_stream_U_n_4),
        .B_V_data_1_sel_rd_reg_30(regslice_both_raw_data_im_1_o_stream_U_n_31),
        .B_V_data_1_sel_rd_reg_31(regslice_both_raw_data_im_1_o_stream_U_n_32),
        .B_V_data_1_sel_rd_reg_32(regslice_both_raw_data_im_1_o_stream_U_n_33),
        .B_V_data_1_sel_rd_reg_33(regslice_both_raw_data_im_1_o_stream_U_n_34),
        .B_V_data_1_sel_rd_reg_34(regslice_both_raw_data_im_1_o_stream_U_n_35),
        .B_V_data_1_sel_rd_reg_35(regslice_both_raw_data_im_1_o_stream_U_n_36),
        .B_V_data_1_sel_rd_reg_36(regslice_both_raw_data_im_1_o_stream_U_n_37),
        .B_V_data_1_sel_rd_reg_37(regslice_both_raw_data_im_1_o_stream_U_n_38),
        .B_V_data_1_sel_rd_reg_38(regslice_both_raw_data_im_1_o_stream_U_n_39),
        .B_V_data_1_sel_rd_reg_39(regslice_both_raw_data_im_1_o_stream_U_n_40),
        .B_V_data_1_sel_rd_reg_4(regslice_both_raw_data_im_1_o_stream_U_n_5),
        .B_V_data_1_sel_rd_reg_40(regslice_both_raw_data_im_1_o_stream_U_n_41),
        .B_V_data_1_sel_rd_reg_41(regslice_both_raw_data_im_1_o_stream_U_n_42),
        .B_V_data_1_sel_rd_reg_42(regslice_both_raw_data_im_1_o_stream_U_n_43),
        .B_V_data_1_sel_rd_reg_43(regslice_both_raw_data_im_1_o_stream_U_n_44),
        .B_V_data_1_sel_rd_reg_44(regslice_both_raw_data_im_1_o_stream_U_n_45),
        .B_V_data_1_sel_rd_reg_45(regslice_both_raw_data_im_1_o_stream_U_n_46),
        .B_V_data_1_sel_rd_reg_46(regslice_both_raw_data_im_1_o_stream_U_n_47),
        .B_V_data_1_sel_rd_reg_47(regslice_both_raw_data_im_1_o_stream_U_n_48),
        .B_V_data_1_sel_rd_reg_48(regslice_both_raw_data_im_1_o_stream_U_n_49),
        .B_V_data_1_sel_rd_reg_49(regslice_both_raw_data_im_1_o_stream_U_n_50),
        .B_V_data_1_sel_rd_reg_5(regslice_both_raw_data_im_1_o_stream_U_n_6),
        .B_V_data_1_sel_rd_reg_50(regslice_both_raw_data_im_1_o_stream_U_n_51),
        .B_V_data_1_sel_rd_reg_51(regslice_both_raw_data_im_1_o_stream_U_n_52),
        .B_V_data_1_sel_rd_reg_52(regslice_both_raw_data_im_1_o_stream_U_n_53),
        .B_V_data_1_sel_rd_reg_53(regslice_both_raw_data_im_1_o_stream_U_n_54),
        .B_V_data_1_sel_rd_reg_54(regslice_both_raw_data_im_1_o_stream_U_n_55),
        .B_V_data_1_sel_rd_reg_55(regslice_both_raw_data_im_1_o_stream_U_n_56),
        .B_V_data_1_sel_rd_reg_56(regslice_both_raw_data_im_1_o_stream_U_n_57),
        .B_V_data_1_sel_rd_reg_57(regslice_both_raw_data_im_1_o_stream_U_n_58),
        .B_V_data_1_sel_rd_reg_58(regslice_both_raw_data_im_1_o_stream_U_n_59),
        .B_V_data_1_sel_rd_reg_59(regslice_both_raw_data_im_1_o_stream_U_n_60),
        .B_V_data_1_sel_rd_reg_6(regslice_both_raw_data_im_1_o_stream_U_n_7),
        .B_V_data_1_sel_rd_reg_60(regslice_both_raw_data_im_1_o_stream_U_n_61),
        .B_V_data_1_sel_rd_reg_61(regslice_both_raw_data_im_1_o_stream_U_n_62),
        .B_V_data_1_sel_rd_reg_62(regslice_both_raw_data_im_1_o_stream_U_n_63),
        .B_V_data_1_sel_rd_reg_63(regslice_both_raw_data_im_1_o_stream_U_n_64),
        .B_V_data_1_sel_rd_reg_7(regslice_both_raw_data_im_1_o_stream_U_n_8),
        .B_V_data_1_sel_rd_reg_8(regslice_both_raw_data_im_1_o_stream_U_n_9),
        .B_V_data_1_sel_rd_reg_9(regslice_both_raw_data_im_1_o_stream_U_n_10),
        .Q(ap_CS_fsm_pp0_stage7),
        .SR(ap_rst_n_inv),
        .ack_in(raw_data_im_1_o_stream_TREADY),
        .and_ln58_5_reg_2214(and_ln58_5_reg_2214),
        .and_ln58_reg_2104(and_ln58_reg_2104),
        .\ap_CS_fsm[8]_i_2 (gmem_m_axi_U_n_20),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_rst_n(ap_rst_n),
        .gmem_WDATA53_out(gmem_WDATA53_out),
        .icmp_ln59_5_reg_2218(icmp_ln59_5_reg_2218),
        .\icmp_ln59_5_reg_2218_reg[0] (regslice_both_raw_data_im_1_o_stream_U_n_1),
        .icmp_ln59_reg_2108(icmp_ln59_reg_2108),
        .raw_data_im_1_o_stream_TDATA(raw_data_im_1_o_stream_TDATA),
        .raw_data_im_1_o_stream_TREADY_int_regslice(raw_data_im_1_o_stream_TREADY_int_regslice),
        .raw_data_im_1_o_stream_TVALID(raw_data_im_1_o_stream_TVALID));
  design_1_mem_write_top_rfi_C_0_0_mem_write_top_rfi_C_regslice_both_6 regslice_both_raw_data_im_o_stream_U
       (.SR(ap_rst_n_inv),
        .ack_in(raw_data_im_o_stream_TREADY),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .raw_data_im_o_stream_TDATA(raw_data_im_o_stream_TDATA),
        .raw_data_im_o_stream_TDATA_int_regslice(raw_data_im_o_stream_TDATA_int_regslice),
        .raw_data_im_o_stream_TREADY_int_regslice(raw_data_im_o_stream_TREADY_int_regslice),
        .raw_data_im_o_stream_TVALID(raw_data_im_o_stream_TVALID),
        .raw_data_im_o_stream_TVALID_int_regslice(raw_data_im_o_stream_TVALID_int_regslice));
  design_1_mem_write_top_rfi_C_0_0_mem_write_top_rfi_C_regslice_both_7 regslice_both_raw_data_real_1_o_stream_U
       (.SR(ap_rst_n_inv),
        .ack_in(raw_data_real_1_o_stream_TREADY),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .raw_data_real_1_o_stream_TDATA(raw_data_real_1_o_stream_TDATA),
        .raw_data_real_1_o_stream_TDATA_int_regslice(raw_data_real_1_o_stream_TDATA_int_regslice),
        .raw_data_real_1_o_stream_TREADY_int_regslice(raw_data_real_1_o_stream_TREADY_int_regslice),
        .raw_data_real_1_o_stream_TVALID(raw_data_real_1_o_stream_TVALID),
        .raw_data_real_1_o_stream_TVALID_int_regslice(raw_data_real_1_o_stream_TVALID_int_regslice));
  design_1_mem_write_top_rfi_C_0_0_mem_write_top_rfi_C_regslice_both_8 regslice_both_raw_data_real_o_stream_U
       (.\B_V_data_1_payload_B_reg[0]_0 (regslice_both_raw_data_real_o_stream_U_n_0),
        .\B_V_data_1_payload_B_reg[10]_0 (regslice_both_raw_data_real_o_stream_U_n_10),
        .\B_V_data_1_payload_B_reg[11]_0 (regslice_both_raw_data_real_o_stream_U_n_11),
        .\B_V_data_1_payload_B_reg[12]_0 (regslice_both_raw_data_real_o_stream_U_n_12),
        .\B_V_data_1_payload_B_reg[13]_0 (regslice_both_raw_data_real_o_stream_U_n_13),
        .\B_V_data_1_payload_B_reg[14]_0 (regslice_both_raw_data_real_o_stream_U_n_14),
        .\B_V_data_1_payload_B_reg[15]_0 (regslice_both_raw_data_real_o_stream_U_n_15),
        .\B_V_data_1_payload_B_reg[16]_0 (regslice_both_raw_data_real_o_stream_U_n_16),
        .\B_V_data_1_payload_B_reg[17]_0 (regslice_both_raw_data_real_o_stream_U_n_17),
        .\B_V_data_1_payload_B_reg[18]_0 (regslice_both_raw_data_real_o_stream_U_n_18),
        .\B_V_data_1_payload_B_reg[19]_0 (regslice_both_raw_data_real_o_stream_U_n_19),
        .\B_V_data_1_payload_B_reg[1]_0 (regslice_both_raw_data_real_o_stream_U_n_1),
        .\B_V_data_1_payload_B_reg[20]_0 (regslice_both_raw_data_real_o_stream_U_n_20),
        .\B_V_data_1_payload_B_reg[21]_0 (regslice_both_raw_data_real_o_stream_U_n_21),
        .\B_V_data_1_payload_B_reg[22]_0 (regslice_both_raw_data_real_o_stream_U_n_22),
        .\B_V_data_1_payload_B_reg[23]_0 (regslice_both_raw_data_real_o_stream_U_n_23),
        .\B_V_data_1_payload_B_reg[24]_0 (regslice_both_raw_data_real_o_stream_U_n_24),
        .\B_V_data_1_payload_B_reg[25]_0 (regslice_both_raw_data_real_o_stream_U_n_25),
        .\B_V_data_1_payload_B_reg[26]_0 (regslice_both_raw_data_real_o_stream_U_n_26),
        .\B_V_data_1_payload_B_reg[27]_0 (regslice_both_raw_data_real_o_stream_U_n_27),
        .\B_V_data_1_payload_B_reg[28]_0 (regslice_both_raw_data_real_o_stream_U_n_28),
        .\B_V_data_1_payload_B_reg[29]_0 (regslice_both_raw_data_real_o_stream_U_n_29),
        .\B_V_data_1_payload_B_reg[2]_0 (regslice_both_raw_data_real_o_stream_U_n_2),
        .\B_V_data_1_payload_B_reg[30]_0 (regslice_both_raw_data_real_o_stream_U_n_30),
        .\B_V_data_1_payload_B_reg[31]_0 (regslice_both_raw_data_real_o_stream_U_n_31),
        .\B_V_data_1_payload_B_reg[32]_0 (regslice_both_raw_data_real_o_stream_U_n_32),
        .\B_V_data_1_payload_B_reg[33]_0 (regslice_both_raw_data_real_o_stream_U_n_33),
        .\B_V_data_1_payload_B_reg[34]_0 (regslice_both_raw_data_real_o_stream_U_n_34),
        .\B_V_data_1_payload_B_reg[35]_0 (regslice_both_raw_data_real_o_stream_U_n_35),
        .\B_V_data_1_payload_B_reg[36]_0 (regslice_both_raw_data_real_o_stream_U_n_36),
        .\B_V_data_1_payload_B_reg[37]_0 (regslice_both_raw_data_real_o_stream_U_n_37),
        .\B_V_data_1_payload_B_reg[38]_0 (regslice_both_raw_data_real_o_stream_U_n_38),
        .\B_V_data_1_payload_B_reg[39]_0 (regslice_both_raw_data_real_o_stream_U_n_39),
        .\B_V_data_1_payload_B_reg[3]_0 (regslice_both_raw_data_real_o_stream_U_n_3),
        .\B_V_data_1_payload_B_reg[40]_0 (regslice_both_raw_data_real_o_stream_U_n_40),
        .\B_V_data_1_payload_B_reg[41]_0 (regslice_both_raw_data_real_o_stream_U_n_41),
        .\B_V_data_1_payload_B_reg[42]_0 (regslice_both_raw_data_real_o_stream_U_n_42),
        .\B_V_data_1_payload_B_reg[43]_0 (regslice_both_raw_data_real_o_stream_U_n_43),
        .\B_V_data_1_payload_B_reg[44]_0 (regslice_both_raw_data_real_o_stream_U_n_44),
        .\B_V_data_1_payload_B_reg[45]_0 (regslice_both_raw_data_real_o_stream_U_n_45),
        .\B_V_data_1_payload_B_reg[46]_0 (regslice_both_raw_data_real_o_stream_U_n_46),
        .\B_V_data_1_payload_B_reg[47]_0 (regslice_both_raw_data_real_o_stream_U_n_47),
        .\B_V_data_1_payload_B_reg[48]_0 (regslice_both_raw_data_real_o_stream_U_n_48),
        .\B_V_data_1_payload_B_reg[49]_0 (regslice_both_raw_data_real_o_stream_U_n_49),
        .\B_V_data_1_payload_B_reg[4]_0 (regslice_both_raw_data_real_o_stream_U_n_4),
        .\B_V_data_1_payload_B_reg[50]_0 (regslice_both_raw_data_real_o_stream_U_n_50),
        .\B_V_data_1_payload_B_reg[51]_0 (regslice_both_raw_data_real_o_stream_U_n_51),
        .\B_V_data_1_payload_B_reg[52]_0 (regslice_both_raw_data_real_o_stream_U_n_52),
        .\B_V_data_1_payload_B_reg[53]_0 (regslice_both_raw_data_real_o_stream_U_n_53),
        .\B_V_data_1_payload_B_reg[54]_0 (regslice_both_raw_data_real_o_stream_U_n_54),
        .\B_V_data_1_payload_B_reg[55]_0 (regslice_both_raw_data_real_o_stream_U_n_55),
        .\B_V_data_1_payload_B_reg[56]_0 (regslice_both_raw_data_real_o_stream_U_n_56),
        .\B_V_data_1_payload_B_reg[57]_0 (regslice_both_raw_data_real_o_stream_U_n_57),
        .\B_V_data_1_payload_B_reg[58]_0 (regslice_both_raw_data_real_o_stream_U_n_58),
        .\B_V_data_1_payload_B_reg[59]_0 (regslice_both_raw_data_real_o_stream_U_n_59),
        .\B_V_data_1_payload_B_reg[5]_0 (regslice_both_raw_data_real_o_stream_U_n_5),
        .\B_V_data_1_payload_B_reg[60]_0 (regslice_both_raw_data_real_o_stream_U_n_60),
        .\B_V_data_1_payload_B_reg[61]_0 (regslice_both_raw_data_real_o_stream_U_n_61),
        .\B_V_data_1_payload_B_reg[62]_0 (regslice_both_raw_data_real_o_stream_U_n_62),
        .\B_V_data_1_payload_B_reg[63]_0 (regslice_both_raw_data_real_o_stream_U_n_63),
        .\B_V_data_1_payload_B_reg[6]_0 (regslice_both_raw_data_real_o_stream_U_n_6),
        .\B_V_data_1_payload_B_reg[7]_0 (regslice_both_raw_data_real_o_stream_U_n_7),
        .\B_V_data_1_payload_B_reg[8]_0 (regslice_both_raw_data_real_o_stream_U_n_8),
        .\B_V_data_1_payload_B_reg[9]_0 (regslice_both_raw_data_real_o_stream_U_n_9),
        .SR(ap_rst_n_inv),
        .ack_in(raw_data_real_o_stream_TREADY),
        .and_ln58_1_reg_2126(and_ln58_1_reg_2126),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(regslice_both_raw_data_real_o_stream_U_n_65),
        .ap_rst_n(ap_rst_n),
        .icmp_ln59_1_reg_2130(icmp_ln59_1_reg_2130),
        .mem_reg_i_205(gmem_m_axi_U_n_1),
        .mem_reg_i_205_0(gmem_m_axi_U_n_2),
        .p_169_in(p_169_in),
        .raw_data_im_o_stream_TDATA_int_regslice(raw_data_im_o_stream_TDATA_int_regslice),
        .raw_data_real_o_stream_TDATA(raw_data_real_o_stream_TDATA),
        .raw_data_real_o_stream_TREADY_int_regslice(raw_data_real_o_stream_TREADY_int_regslice),
        .raw_data_real_o_stream_TVALID(raw_data_real_o_stream_TVALID),
        .raw_data_real_o_stream_TVALID_int_regslice(raw_data_real_o_stream_TVALID_int_regslice));
  design_1_mem_write_top_rfi_C_0_0_mem_write_top_rfi_C_regslice_both_9 regslice_both_std_I_o_stream_U
       (.\B_V_data_1_payload_B_reg[0]_0 (regslice_both_std_I_o_stream_U_n_0),
        .\B_V_data_1_payload_B_reg[10]_0 (regslice_both_std_I_o_stream_U_n_10),
        .\B_V_data_1_payload_B_reg[11]_0 (regslice_both_std_I_o_stream_U_n_11),
        .\B_V_data_1_payload_B_reg[12]_0 (regslice_both_std_I_o_stream_U_n_12),
        .\B_V_data_1_payload_B_reg[13]_0 (regslice_both_std_I_o_stream_U_n_13),
        .\B_V_data_1_payload_B_reg[14]_0 (regslice_both_std_I_o_stream_U_n_14),
        .\B_V_data_1_payload_B_reg[15]_0 (regslice_both_std_I_o_stream_U_n_15),
        .\B_V_data_1_payload_B_reg[16]_0 (regslice_both_std_I_o_stream_U_n_16),
        .\B_V_data_1_payload_B_reg[17]_0 (regslice_both_std_I_o_stream_U_n_17),
        .\B_V_data_1_payload_B_reg[18]_0 (regslice_both_std_I_o_stream_U_n_18),
        .\B_V_data_1_payload_B_reg[19]_0 (regslice_both_std_I_o_stream_U_n_19),
        .\B_V_data_1_payload_B_reg[1]_0 (regslice_both_std_I_o_stream_U_n_1),
        .\B_V_data_1_payload_B_reg[20]_0 (regslice_both_std_I_o_stream_U_n_20),
        .\B_V_data_1_payload_B_reg[21]_0 (regslice_both_std_I_o_stream_U_n_21),
        .\B_V_data_1_payload_B_reg[22]_0 (regslice_both_std_I_o_stream_U_n_22),
        .\B_V_data_1_payload_B_reg[23]_0 (regslice_both_std_I_o_stream_U_n_23),
        .\B_V_data_1_payload_B_reg[24]_0 (regslice_both_std_I_o_stream_U_n_24),
        .\B_V_data_1_payload_B_reg[25]_0 (regslice_both_std_I_o_stream_U_n_25),
        .\B_V_data_1_payload_B_reg[26]_0 (regslice_both_std_I_o_stream_U_n_26),
        .\B_V_data_1_payload_B_reg[27]_0 (regslice_both_std_I_o_stream_U_n_27),
        .\B_V_data_1_payload_B_reg[28]_0 (regslice_both_std_I_o_stream_U_n_28),
        .\B_V_data_1_payload_B_reg[29]_0 (regslice_both_std_I_o_stream_U_n_29),
        .\B_V_data_1_payload_B_reg[2]_0 (regslice_both_std_I_o_stream_U_n_2),
        .\B_V_data_1_payload_B_reg[30]_0 (regslice_both_std_I_o_stream_U_n_30),
        .\B_V_data_1_payload_B_reg[31]_0 (regslice_both_std_I_o_stream_U_n_31),
        .\B_V_data_1_payload_B_reg[32]_0 (regslice_both_std_I_o_stream_U_n_32),
        .\B_V_data_1_payload_B_reg[33]_0 (regslice_both_std_I_o_stream_U_n_33),
        .\B_V_data_1_payload_B_reg[34]_0 (regslice_both_std_I_o_stream_U_n_34),
        .\B_V_data_1_payload_B_reg[35]_0 (regslice_both_std_I_o_stream_U_n_35),
        .\B_V_data_1_payload_B_reg[36]_0 (regslice_both_std_I_o_stream_U_n_36),
        .\B_V_data_1_payload_B_reg[37]_0 (regslice_both_std_I_o_stream_U_n_37),
        .\B_V_data_1_payload_B_reg[38]_0 (regslice_both_std_I_o_stream_U_n_38),
        .\B_V_data_1_payload_B_reg[39]_0 (regslice_both_std_I_o_stream_U_n_39),
        .\B_V_data_1_payload_B_reg[3]_0 (regslice_both_std_I_o_stream_U_n_3),
        .\B_V_data_1_payload_B_reg[40]_0 (regslice_both_std_I_o_stream_U_n_40),
        .\B_V_data_1_payload_B_reg[41]_0 (regslice_both_std_I_o_stream_U_n_41),
        .\B_V_data_1_payload_B_reg[42]_0 (regslice_both_std_I_o_stream_U_n_42),
        .\B_V_data_1_payload_B_reg[43]_0 (regslice_both_std_I_o_stream_U_n_43),
        .\B_V_data_1_payload_B_reg[44]_0 (regslice_both_std_I_o_stream_U_n_44),
        .\B_V_data_1_payload_B_reg[45]_0 (regslice_both_std_I_o_stream_U_n_45),
        .\B_V_data_1_payload_B_reg[46]_0 (regslice_both_std_I_o_stream_U_n_46),
        .\B_V_data_1_payload_B_reg[47]_0 (regslice_both_std_I_o_stream_U_n_47),
        .\B_V_data_1_payload_B_reg[48]_0 (regslice_both_std_I_o_stream_U_n_48),
        .\B_V_data_1_payload_B_reg[49]_0 (regslice_both_std_I_o_stream_U_n_49),
        .\B_V_data_1_payload_B_reg[4]_0 (regslice_both_std_I_o_stream_U_n_4),
        .\B_V_data_1_payload_B_reg[50]_0 (regslice_both_std_I_o_stream_U_n_50),
        .\B_V_data_1_payload_B_reg[51]_0 (regslice_both_std_I_o_stream_U_n_51),
        .\B_V_data_1_payload_B_reg[52]_0 (regslice_both_std_I_o_stream_U_n_52),
        .\B_V_data_1_payload_B_reg[53]_0 (regslice_both_std_I_o_stream_U_n_53),
        .\B_V_data_1_payload_B_reg[54]_0 (regslice_both_std_I_o_stream_U_n_54),
        .\B_V_data_1_payload_B_reg[55]_0 (regslice_both_std_I_o_stream_U_n_55),
        .\B_V_data_1_payload_B_reg[56]_0 (regslice_both_std_I_o_stream_U_n_56),
        .\B_V_data_1_payload_B_reg[57]_0 (regslice_both_std_I_o_stream_U_n_57),
        .\B_V_data_1_payload_B_reg[58]_0 (regslice_both_std_I_o_stream_U_n_58),
        .\B_V_data_1_payload_B_reg[59]_0 (regslice_both_std_I_o_stream_U_n_59),
        .\B_V_data_1_payload_B_reg[5]_0 (regslice_both_std_I_o_stream_U_n_5),
        .\B_V_data_1_payload_B_reg[60]_0 (regslice_both_std_I_o_stream_U_n_60),
        .\B_V_data_1_payload_B_reg[61]_0 (regslice_both_std_I_o_stream_U_n_61),
        .\B_V_data_1_payload_B_reg[62]_0 (regslice_both_std_I_o_stream_U_n_62),
        .\B_V_data_1_payload_B_reg[63]_0 (regslice_both_std_I_o_stream_U_n_63),
        .\B_V_data_1_payload_B_reg[6]_0 (regslice_both_std_I_o_stream_U_n_6),
        .\B_V_data_1_payload_B_reg[7]_0 (regslice_both_std_I_o_stream_U_n_7),
        .\B_V_data_1_payload_B_reg[8]_0 (regslice_both_std_I_o_stream_U_n_8),
        .\B_V_data_1_payload_B_reg[9]_0 (regslice_both_std_I_o_stream_U_n_9),
        .Q(ap_CS_fsm_pp0_stage9),
        .SR(ap_rst_n_inv),
        .ack_in(std_I_o_stream_TREADY),
        .and_ln58_2_reg_2148(and_ln58_2_reg_2148),
        .and_ln58_7_reg_2258(and_ln58_7_reg_2258),
        .\ap_CS_fsm[10]_i_2 (gmem_m_axi_U_n_20),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_rst_n(ap_rst_n),
        .gmem_WDATA50_out(gmem_WDATA50_out),
        .gmem_WDATA51_out(gmem_WDATA51_out),
        .icmp_ln59_2_reg_2152(icmp_ln59_2_reg_2152),
        .mad_I_o_stream_TDATA_int_regslice(mad_I_o_stream_TDATA_int_regslice),
        .mem_reg_i_207(gmem_m_axi_U_n_38),
        .mem_reg_i_539_0(gmem_m_axi_U_n_27),
        .p_179_in(p_179_in),
        .std_I_o_stream_TDATA(std_I_o_stream_TDATA),
        .std_I_o_stream_TREADY_int_regslice(std_I_o_stream_TREADY_int_regslice),
        .std_I_o_stream_TVALID(std_I_o_stream_TVALID),
        .std_I_o_stream_TVALID_int_regslice(std_I_o_stream_TVALID_int_regslice));
  design_1_mem_write_top_rfi_C_0_0_mem_write_top_rfi_C_regslice_both_10 regslice_both_std_R_o_stream_U
       (.SR(ap_rst_n_inv),
        .ack_in(std_R_o_stream_TREADY),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .std_R_o_stream_TDATA(std_R_o_stream_TDATA),
        .std_R_o_stream_TDATA_int_regslice(std_R_o_stream_TDATA_int_regslice),
        .std_R_o_stream_TREADY_int_regslice(std_R_o_stream_TREADY_int_regslice),
        .std_R_o_stream_TVALID(std_R_o_stream_TVALID),
        .std_R_o_stream_TVALID_int_regslice(std_R_o_stream_TVALID_int_regslice));
  FDRE \std_I_o_mem_read_reg_2064_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_I_o_mem[10]),
        .Q(std_I_o_mem_read_reg_2064[10]),
        .R(1'b0));
  FDRE \std_I_o_mem_read_reg_2064_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_I_o_mem[11]),
        .Q(std_I_o_mem_read_reg_2064[11]),
        .R(1'b0));
  FDRE \std_I_o_mem_read_reg_2064_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_I_o_mem[12]),
        .Q(std_I_o_mem_read_reg_2064[12]),
        .R(1'b0));
  FDRE \std_I_o_mem_read_reg_2064_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_I_o_mem[13]),
        .Q(std_I_o_mem_read_reg_2064[13]),
        .R(1'b0));
  FDRE \std_I_o_mem_read_reg_2064_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_I_o_mem[14]),
        .Q(std_I_o_mem_read_reg_2064[14]),
        .R(1'b0));
  FDRE \std_I_o_mem_read_reg_2064_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_I_o_mem[15]),
        .Q(std_I_o_mem_read_reg_2064[15]),
        .R(1'b0));
  FDRE \std_I_o_mem_read_reg_2064_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_I_o_mem[16]),
        .Q(std_I_o_mem_read_reg_2064[16]),
        .R(1'b0));
  FDRE \std_I_o_mem_read_reg_2064_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_I_o_mem[17]),
        .Q(std_I_o_mem_read_reg_2064[17]),
        .R(1'b0));
  FDRE \std_I_o_mem_read_reg_2064_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_I_o_mem[18]),
        .Q(std_I_o_mem_read_reg_2064[18]),
        .R(1'b0));
  FDRE \std_I_o_mem_read_reg_2064_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_I_o_mem[19]),
        .Q(std_I_o_mem_read_reg_2064[19]),
        .R(1'b0));
  FDRE \std_I_o_mem_read_reg_2064_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_I_o_mem[20]),
        .Q(std_I_o_mem_read_reg_2064[20]),
        .R(1'b0));
  FDRE \std_I_o_mem_read_reg_2064_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_I_o_mem[21]),
        .Q(std_I_o_mem_read_reg_2064[21]),
        .R(1'b0));
  FDRE \std_I_o_mem_read_reg_2064_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_I_o_mem[22]),
        .Q(std_I_o_mem_read_reg_2064[22]),
        .R(1'b0));
  FDRE \std_I_o_mem_read_reg_2064_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_I_o_mem[23]),
        .Q(std_I_o_mem_read_reg_2064[23]),
        .R(1'b0));
  FDRE \std_I_o_mem_read_reg_2064_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_I_o_mem[24]),
        .Q(std_I_o_mem_read_reg_2064[24]),
        .R(1'b0));
  FDRE \std_I_o_mem_read_reg_2064_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_I_o_mem[25]),
        .Q(std_I_o_mem_read_reg_2064[25]),
        .R(1'b0));
  FDRE \std_I_o_mem_read_reg_2064_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_I_o_mem[26]),
        .Q(std_I_o_mem_read_reg_2064[26]),
        .R(1'b0));
  FDRE \std_I_o_mem_read_reg_2064_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_I_o_mem[27]),
        .Q(std_I_o_mem_read_reg_2064[27]),
        .R(1'b0));
  FDRE \std_I_o_mem_read_reg_2064_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_I_o_mem[28]),
        .Q(std_I_o_mem_read_reg_2064[28]),
        .R(1'b0));
  FDRE \std_I_o_mem_read_reg_2064_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_I_o_mem[29]),
        .Q(std_I_o_mem_read_reg_2064[29]),
        .R(1'b0));
  FDRE \std_I_o_mem_read_reg_2064_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_I_o_mem[2]),
        .Q(std_I_o_mem_read_reg_2064[2]),
        .R(1'b0));
  FDRE \std_I_o_mem_read_reg_2064_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_I_o_mem[30]),
        .Q(std_I_o_mem_read_reg_2064[30]),
        .R(1'b0));
  FDRE \std_I_o_mem_read_reg_2064_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_I_o_mem[31]),
        .Q(std_I_o_mem_read_reg_2064[31]),
        .R(1'b0));
  FDRE \std_I_o_mem_read_reg_2064_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_I_o_mem[32]),
        .Q(std_I_o_mem_read_reg_2064[32]),
        .R(1'b0));
  FDRE \std_I_o_mem_read_reg_2064_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_I_o_mem[33]),
        .Q(std_I_o_mem_read_reg_2064[33]),
        .R(1'b0));
  FDRE \std_I_o_mem_read_reg_2064_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_I_o_mem[34]),
        .Q(std_I_o_mem_read_reg_2064[34]),
        .R(1'b0));
  FDRE \std_I_o_mem_read_reg_2064_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_I_o_mem[35]),
        .Q(std_I_o_mem_read_reg_2064[35]),
        .R(1'b0));
  FDRE \std_I_o_mem_read_reg_2064_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_I_o_mem[36]),
        .Q(std_I_o_mem_read_reg_2064[36]),
        .R(1'b0));
  FDRE \std_I_o_mem_read_reg_2064_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_I_o_mem[37]),
        .Q(std_I_o_mem_read_reg_2064[37]),
        .R(1'b0));
  FDRE \std_I_o_mem_read_reg_2064_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_I_o_mem[38]),
        .Q(std_I_o_mem_read_reg_2064[38]),
        .R(1'b0));
  FDRE \std_I_o_mem_read_reg_2064_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_I_o_mem[39]),
        .Q(std_I_o_mem_read_reg_2064[39]),
        .R(1'b0));
  FDRE \std_I_o_mem_read_reg_2064_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_I_o_mem[3]),
        .Q(std_I_o_mem_read_reg_2064[3]),
        .R(1'b0));
  FDRE \std_I_o_mem_read_reg_2064_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_I_o_mem[40]),
        .Q(std_I_o_mem_read_reg_2064[40]),
        .R(1'b0));
  FDRE \std_I_o_mem_read_reg_2064_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_I_o_mem[41]),
        .Q(std_I_o_mem_read_reg_2064[41]),
        .R(1'b0));
  FDRE \std_I_o_mem_read_reg_2064_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_I_o_mem[42]),
        .Q(std_I_o_mem_read_reg_2064[42]),
        .R(1'b0));
  FDRE \std_I_o_mem_read_reg_2064_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_I_o_mem[43]),
        .Q(std_I_o_mem_read_reg_2064[43]),
        .R(1'b0));
  FDRE \std_I_o_mem_read_reg_2064_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_I_o_mem[44]),
        .Q(std_I_o_mem_read_reg_2064[44]),
        .R(1'b0));
  FDRE \std_I_o_mem_read_reg_2064_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_I_o_mem[45]),
        .Q(std_I_o_mem_read_reg_2064[45]),
        .R(1'b0));
  FDRE \std_I_o_mem_read_reg_2064_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_I_o_mem[46]),
        .Q(std_I_o_mem_read_reg_2064[46]),
        .R(1'b0));
  FDRE \std_I_o_mem_read_reg_2064_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_I_o_mem[47]),
        .Q(std_I_o_mem_read_reg_2064[47]),
        .R(1'b0));
  FDRE \std_I_o_mem_read_reg_2064_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_I_o_mem[48]),
        .Q(std_I_o_mem_read_reg_2064[48]),
        .R(1'b0));
  FDRE \std_I_o_mem_read_reg_2064_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_I_o_mem[49]),
        .Q(std_I_o_mem_read_reg_2064[49]),
        .R(1'b0));
  FDRE \std_I_o_mem_read_reg_2064_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_I_o_mem[4]),
        .Q(std_I_o_mem_read_reg_2064[4]),
        .R(1'b0));
  FDRE \std_I_o_mem_read_reg_2064_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_I_o_mem[50]),
        .Q(std_I_o_mem_read_reg_2064[50]),
        .R(1'b0));
  FDRE \std_I_o_mem_read_reg_2064_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_I_o_mem[51]),
        .Q(std_I_o_mem_read_reg_2064[51]),
        .R(1'b0));
  FDRE \std_I_o_mem_read_reg_2064_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_I_o_mem[52]),
        .Q(std_I_o_mem_read_reg_2064[52]),
        .R(1'b0));
  FDRE \std_I_o_mem_read_reg_2064_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_I_o_mem[53]),
        .Q(std_I_o_mem_read_reg_2064[53]),
        .R(1'b0));
  FDRE \std_I_o_mem_read_reg_2064_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_I_o_mem[54]),
        .Q(std_I_o_mem_read_reg_2064[54]),
        .R(1'b0));
  FDRE \std_I_o_mem_read_reg_2064_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_I_o_mem[55]),
        .Q(std_I_o_mem_read_reg_2064[55]),
        .R(1'b0));
  FDRE \std_I_o_mem_read_reg_2064_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_I_o_mem[56]),
        .Q(std_I_o_mem_read_reg_2064[56]),
        .R(1'b0));
  FDRE \std_I_o_mem_read_reg_2064_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_I_o_mem[57]),
        .Q(std_I_o_mem_read_reg_2064[57]),
        .R(1'b0));
  FDRE \std_I_o_mem_read_reg_2064_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_I_o_mem[58]),
        .Q(std_I_o_mem_read_reg_2064[58]),
        .R(1'b0));
  FDRE \std_I_o_mem_read_reg_2064_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_I_o_mem[59]),
        .Q(std_I_o_mem_read_reg_2064[59]),
        .R(1'b0));
  FDRE \std_I_o_mem_read_reg_2064_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_I_o_mem[5]),
        .Q(std_I_o_mem_read_reg_2064[5]),
        .R(1'b0));
  FDRE \std_I_o_mem_read_reg_2064_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_I_o_mem[60]),
        .Q(std_I_o_mem_read_reg_2064[60]),
        .R(1'b0));
  FDRE \std_I_o_mem_read_reg_2064_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_I_o_mem[61]),
        .Q(std_I_o_mem_read_reg_2064[61]),
        .R(1'b0));
  FDRE \std_I_o_mem_read_reg_2064_reg[62] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_I_o_mem[62]),
        .Q(std_I_o_mem_read_reg_2064[62]),
        .R(1'b0));
  FDRE \std_I_o_mem_read_reg_2064_reg[63] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_I_o_mem[63]),
        .Q(std_I_o_mem_read_reg_2064[63]),
        .R(1'b0));
  FDRE \std_I_o_mem_read_reg_2064_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_I_o_mem[6]),
        .Q(std_I_o_mem_read_reg_2064[6]),
        .R(1'b0));
  FDRE \std_I_o_mem_read_reg_2064_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_I_o_mem[7]),
        .Q(std_I_o_mem_read_reg_2064[7]),
        .R(1'b0));
  FDRE \std_I_o_mem_read_reg_2064_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_I_o_mem[8]),
        .Q(std_I_o_mem_read_reg_2064[8]),
        .R(1'b0));
  FDRE \std_I_o_mem_read_reg_2064_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_I_o_mem[9]),
        .Q(std_I_o_mem_read_reg_2064[9]),
        .R(1'b0));
  FDRE \std_R_o_mem_read_reg_2079_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_R_o_mem[10]),
        .Q(std_R_o_mem_read_reg_2079[10]),
        .R(1'b0));
  FDRE \std_R_o_mem_read_reg_2079_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_R_o_mem[11]),
        .Q(std_R_o_mem_read_reg_2079[11]),
        .R(1'b0));
  FDRE \std_R_o_mem_read_reg_2079_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_R_o_mem[12]),
        .Q(std_R_o_mem_read_reg_2079[12]),
        .R(1'b0));
  FDRE \std_R_o_mem_read_reg_2079_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_R_o_mem[13]),
        .Q(std_R_o_mem_read_reg_2079[13]),
        .R(1'b0));
  FDRE \std_R_o_mem_read_reg_2079_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_R_o_mem[14]),
        .Q(std_R_o_mem_read_reg_2079[14]),
        .R(1'b0));
  FDRE \std_R_o_mem_read_reg_2079_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_R_o_mem[15]),
        .Q(std_R_o_mem_read_reg_2079[15]),
        .R(1'b0));
  FDRE \std_R_o_mem_read_reg_2079_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_R_o_mem[16]),
        .Q(std_R_o_mem_read_reg_2079[16]),
        .R(1'b0));
  FDRE \std_R_o_mem_read_reg_2079_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_R_o_mem[17]),
        .Q(std_R_o_mem_read_reg_2079[17]),
        .R(1'b0));
  FDRE \std_R_o_mem_read_reg_2079_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_R_o_mem[18]),
        .Q(std_R_o_mem_read_reg_2079[18]),
        .R(1'b0));
  FDRE \std_R_o_mem_read_reg_2079_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_R_o_mem[19]),
        .Q(std_R_o_mem_read_reg_2079[19]),
        .R(1'b0));
  FDRE \std_R_o_mem_read_reg_2079_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_R_o_mem[20]),
        .Q(std_R_o_mem_read_reg_2079[20]),
        .R(1'b0));
  FDRE \std_R_o_mem_read_reg_2079_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_R_o_mem[21]),
        .Q(std_R_o_mem_read_reg_2079[21]),
        .R(1'b0));
  FDRE \std_R_o_mem_read_reg_2079_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_R_o_mem[22]),
        .Q(std_R_o_mem_read_reg_2079[22]),
        .R(1'b0));
  FDRE \std_R_o_mem_read_reg_2079_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_R_o_mem[23]),
        .Q(std_R_o_mem_read_reg_2079[23]),
        .R(1'b0));
  FDRE \std_R_o_mem_read_reg_2079_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_R_o_mem[24]),
        .Q(std_R_o_mem_read_reg_2079[24]),
        .R(1'b0));
  FDRE \std_R_o_mem_read_reg_2079_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_R_o_mem[25]),
        .Q(std_R_o_mem_read_reg_2079[25]),
        .R(1'b0));
  FDRE \std_R_o_mem_read_reg_2079_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_R_o_mem[26]),
        .Q(std_R_o_mem_read_reg_2079[26]),
        .R(1'b0));
  FDRE \std_R_o_mem_read_reg_2079_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_R_o_mem[27]),
        .Q(std_R_o_mem_read_reg_2079[27]),
        .R(1'b0));
  FDRE \std_R_o_mem_read_reg_2079_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_R_o_mem[28]),
        .Q(std_R_o_mem_read_reg_2079[28]),
        .R(1'b0));
  FDRE \std_R_o_mem_read_reg_2079_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_R_o_mem[29]),
        .Q(std_R_o_mem_read_reg_2079[29]),
        .R(1'b0));
  FDRE \std_R_o_mem_read_reg_2079_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_R_o_mem[2]),
        .Q(std_R_o_mem_read_reg_2079[2]),
        .R(1'b0));
  FDRE \std_R_o_mem_read_reg_2079_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_R_o_mem[30]),
        .Q(std_R_o_mem_read_reg_2079[30]),
        .R(1'b0));
  FDRE \std_R_o_mem_read_reg_2079_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_R_o_mem[31]),
        .Q(std_R_o_mem_read_reg_2079[31]),
        .R(1'b0));
  FDRE \std_R_o_mem_read_reg_2079_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_R_o_mem[32]),
        .Q(std_R_o_mem_read_reg_2079[32]),
        .R(1'b0));
  FDRE \std_R_o_mem_read_reg_2079_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_R_o_mem[33]),
        .Q(std_R_o_mem_read_reg_2079[33]),
        .R(1'b0));
  FDRE \std_R_o_mem_read_reg_2079_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_R_o_mem[34]),
        .Q(std_R_o_mem_read_reg_2079[34]),
        .R(1'b0));
  FDRE \std_R_o_mem_read_reg_2079_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_R_o_mem[35]),
        .Q(std_R_o_mem_read_reg_2079[35]),
        .R(1'b0));
  FDRE \std_R_o_mem_read_reg_2079_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_R_o_mem[36]),
        .Q(std_R_o_mem_read_reg_2079[36]),
        .R(1'b0));
  FDRE \std_R_o_mem_read_reg_2079_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_R_o_mem[37]),
        .Q(std_R_o_mem_read_reg_2079[37]),
        .R(1'b0));
  FDRE \std_R_o_mem_read_reg_2079_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_R_o_mem[38]),
        .Q(std_R_o_mem_read_reg_2079[38]),
        .R(1'b0));
  FDRE \std_R_o_mem_read_reg_2079_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_R_o_mem[39]),
        .Q(std_R_o_mem_read_reg_2079[39]),
        .R(1'b0));
  FDRE \std_R_o_mem_read_reg_2079_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_R_o_mem[3]),
        .Q(std_R_o_mem_read_reg_2079[3]),
        .R(1'b0));
  FDRE \std_R_o_mem_read_reg_2079_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_R_o_mem[40]),
        .Q(std_R_o_mem_read_reg_2079[40]),
        .R(1'b0));
  FDRE \std_R_o_mem_read_reg_2079_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_R_o_mem[41]),
        .Q(std_R_o_mem_read_reg_2079[41]),
        .R(1'b0));
  FDRE \std_R_o_mem_read_reg_2079_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_R_o_mem[42]),
        .Q(std_R_o_mem_read_reg_2079[42]),
        .R(1'b0));
  FDRE \std_R_o_mem_read_reg_2079_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_R_o_mem[43]),
        .Q(std_R_o_mem_read_reg_2079[43]),
        .R(1'b0));
  FDRE \std_R_o_mem_read_reg_2079_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_R_o_mem[44]),
        .Q(std_R_o_mem_read_reg_2079[44]),
        .R(1'b0));
  FDRE \std_R_o_mem_read_reg_2079_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_R_o_mem[45]),
        .Q(std_R_o_mem_read_reg_2079[45]),
        .R(1'b0));
  FDRE \std_R_o_mem_read_reg_2079_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_R_o_mem[46]),
        .Q(std_R_o_mem_read_reg_2079[46]),
        .R(1'b0));
  FDRE \std_R_o_mem_read_reg_2079_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_R_o_mem[47]),
        .Q(std_R_o_mem_read_reg_2079[47]),
        .R(1'b0));
  FDRE \std_R_o_mem_read_reg_2079_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_R_o_mem[48]),
        .Q(std_R_o_mem_read_reg_2079[48]),
        .R(1'b0));
  FDRE \std_R_o_mem_read_reg_2079_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_R_o_mem[49]),
        .Q(std_R_o_mem_read_reg_2079[49]),
        .R(1'b0));
  FDRE \std_R_o_mem_read_reg_2079_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_R_o_mem[4]),
        .Q(std_R_o_mem_read_reg_2079[4]),
        .R(1'b0));
  FDRE \std_R_o_mem_read_reg_2079_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_R_o_mem[50]),
        .Q(std_R_o_mem_read_reg_2079[50]),
        .R(1'b0));
  FDRE \std_R_o_mem_read_reg_2079_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_R_o_mem[51]),
        .Q(std_R_o_mem_read_reg_2079[51]),
        .R(1'b0));
  FDRE \std_R_o_mem_read_reg_2079_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_R_o_mem[52]),
        .Q(std_R_o_mem_read_reg_2079[52]),
        .R(1'b0));
  FDRE \std_R_o_mem_read_reg_2079_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_R_o_mem[53]),
        .Q(std_R_o_mem_read_reg_2079[53]),
        .R(1'b0));
  FDRE \std_R_o_mem_read_reg_2079_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_R_o_mem[54]),
        .Q(std_R_o_mem_read_reg_2079[54]),
        .R(1'b0));
  FDRE \std_R_o_mem_read_reg_2079_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_R_o_mem[55]),
        .Q(std_R_o_mem_read_reg_2079[55]),
        .R(1'b0));
  FDRE \std_R_o_mem_read_reg_2079_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_R_o_mem[56]),
        .Q(std_R_o_mem_read_reg_2079[56]),
        .R(1'b0));
  FDRE \std_R_o_mem_read_reg_2079_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_R_o_mem[57]),
        .Q(std_R_o_mem_read_reg_2079[57]),
        .R(1'b0));
  FDRE \std_R_o_mem_read_reg_2079_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_R_o_mem[58]),
        .Q(std_R_o_mem_read_reg_2079[58]),
        .R(1'b0));
  FDRE \std_R_o_mem_read_reg_2079_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_R_o_mem[59]),
        .Q(std_R_o_mem_read_reg_2079[59]),
        .R(1'b0));
  FDRE \std_R_o_mem_read_reg_2079_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_R_o_mem[5]),
        .Q(std_R_o_mem_read_reg_2079[5]),
        .R(1'b0));
  FDRE \std_R_o_mem_read_reg_2079_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_R_o_mem[60]),
        .Q(std_R_o_mem_read_reg_2079[60]),
        .R(1'b0));
  FDRE \std_R_o_mem_read_reg_2079_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_R_o_mem[61]),
        .Q(std_R_o_mem_read_reg_2079[61]),
        .R(1'b0));
  FDRE \std_R_o_mem_read_reg_2079_reg[62] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_R_o_mem[62]),
        .Q(std_R_o_mem_read_reg_2079[62]),
        .R(1'b0));
  FDRE \std_R_o_mem_read_reg_2079_reg[63] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_R_o_mem[63]),
        .Q(std_R_o_mem_read_reg_2079[63]),
        .R(1'b0));
  FDRE \std_R_o_mem_read_reg_2079_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_R_o_mem[6]),
        .Q(std_R_o_mem_read_reg_2079[6]),
        .R(1'b0));
  FDRE \std_R_o_mem_read_reg_2079_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_R_o_mem[7]),
        .Q(std_R_o_mem_read_reg_2079[7]),
        .R(1'b0));
  FDRE \std_R_o_mem_read_reg_2079_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_R_o_mem[8]),
        .Q(std_R_o_mem_read_reg_2079[8]),
        .R(1'b0));
  FDRE \std_R_o_mem_read_reg_2079_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(std_R_o_mem[9]),
        .Q(std_R_o_mem_read_reg_2079[9]),
        .R(1'b0));
  FDRE \tmp_10_reg_2356_reg[0] 
       (.C(ap_clk),
        .CE(p_193_in),
        .D(filtered_im_1_o_stream_TDATA_int_regslice[0]),
        .Q(tmp_10_reg_2356[0]),
        .R(1'b0));
  FDRE \tmp_10_reg_2356_reg[10] 
       (.C(ap_clk),
        .CE(p_193_in),
        .D(filtered_im_1_o_stream_TDATA_int_regslice[10]),
        .Q(tmp_10_reg_2356[10]),
        .R(1'b0));
  FDRE \tmp_10_reg_2356_reg[11] 
       (.C(ap_clk),
        .CE(p_193_in),
        .D(filtered_im_1_o_stream_TDATA_int_regslice[11]),
        .Q(tmp_10_reg_2356[11]),
        .R(1'b0));
  FDRE \tmp_10_reg_2356_reg[12] 
       (.C(ap_clk),
        .CE(p_193_in),
        .D(filtered_im_1_o_stream_TDATA_int_regslice[12]),
        .Q(tmp_10_reg_2356[12]),
        .R(1'b0));
  FDRE \tmp_10_reg_2356_reg[13] 
       (.C(ap_clk),
        .CE(p_193_in),
        .D(filtered_im_1_o_stream_TDATA_int_regslice[13]),
        .Q(tmp_10_reg_2356[13]),
        .R(1'b0));
  FDRE \tmp_10_reg_2356_reg[14] 
       (.C(ap_clk),
        .CE(p_193_in),
        .D(filtered_im_1_o_stream_TDATA_int_regslice[14]),
        .Q(tmp_10_reg_2356[14]),
        .R(1'b0));
  FDRE \tmp_10_reg_2356_reg[15] 
       (.C(ap_clk),
        .CE(p_193_in),
        .D(filtered_im_1_o_stream_TDATA_int_regslice[15]),
        .Q(tmp_10_reg_2356[15]),
        .R(1'b0));
  FDRE \tmp_10_reg_2356_reg[16] 
       (.C(ap_clk),
        .CE(p_193_in),
        .D(filtered_im_1_o_stream_TDATA_int_regslice[16]),
        .Q(tmp_10_reg_2356[16]),
        .R(1'b0));
  FDRE \tmp_10_reg_2356_reg[17] 
       (.C(ap_clk),
        .CE(p_193_in),
        .D(filtered_im_1_o_stream_TDATA_int_regslice[17]),
        .Q(tmp_10_reg_2356[17]),
        .R(1'b0));
  FDRE \tmp_10_reg_2356_reg[18] 
       (.C(ap_clk),
        .CE(p_193_in),
        .D(filtered_im_1_o_stream_TDATA_int_regslice[18]),
        .Q(tmp_10_reg_2356[18]),
        .R(1'b0));
  FDRE \tmp_10_reg_2356_reg[19] 
       (.C(ap_clk),
        .CE(p_193_in),
        .D(filtered_im_1_o_stream_TDATA_int_regslice[19]),
        .Q(tmp_10_reg_2356[19]),
        .R(1'b0));
  FDRE \tmp_10_reg_2356_reg[1] 
       (.C(ap_clk),
        .CE(p_193_in),
        .D(filtered_im_1_o_stream_TDATA_int_regslice[1]),
        .Q(tmp_10_reg_2356[1]),
        .R(1'b0));
  FDRE \tmp_10_reg_2356_reg[20] 
       (.C(ap_clk),
        .CE(p_193_in),
        .D(filtered_im_1_o_stream_TDATA_int_regslice[20]),
        .Q(tmp_10_reg_2356[20]),
        .R(1'b0));
  FDRE \tmp_10_reg_2356_reg[21] 
       (.C(ap_clk),
        .CE(p_193_in),
        .D(filtered_im_1_o_stream_TDATA_int_regslice[21]),
        .Q(tmp_10_reg_2356[21]),
        .R(1'b0));
  FDRE \tmp_10_reg_2356_reg[22] 
       (.C(ap_clk),
        .CE(p_193_in),
        .D(filtered_im_1_o_stream_TDATA_int_regslice[22]),
        .Q(tmp_10_reg_2356[22]),
        .R(1'b0));
  FDRE \tmp_10_reg_2356_reg[23] 
       (.C(ap_clk),
        .CE(p_193_in),
        .D(filtered_im_1_o_stream_TDATA_int_regslice[23]),
        .Q(tmp_10_reg_2356[23]),
        .R(1'b0));
  FDRE \tmp_10_reg_2356_reg[24] 
       (.C(ap_clk),
        .CE(p_193_in),
        .D(filtered_im_1_o_stream_TDATA_int_regslice[24]),
        .Q(tmp_10_reg_2356[24]),
        .R(1'b0));
  FDRE \tmp_10_reg_2356_reg[25] 
       (.C(ap_clk),
        .CE(p_193_in),
        .D(filtered_im_1_o_stream_TDATA_int_regslice[25]),
        .Q(tmp_10_reg_2356[25]),
        .R(1'b0));
  FDRE \tmp_10_reg_2356_reg[26] 
       (.C(ap_clk),
        .CE(p_193_in),
        .D(filtered_im_1_o_stream_TDATA_int_regslice[26]),
        .Q(tmp_10_reg_2356[26]),
        .R(1'b0));
  FDRE \tmp_10_reg_2356_reg[27] 
       (.C(ap_clk),
        .CE(p_193_in),
        .D(filtered_im_1_o_stream_TDATA_int_regslice[27]),
        .Q(tmp_10_reg_2356[27]),
        .R(1'b0));
  FDRE \tmp_10_reg_2356_reg[28] 
       (.C(ap_clk),
        .CE(p_193_in),
        .D(filtered_im_1_o_stream_TDATA_int_regslice[28]),
        .Q(tmp_10_reg_2356[28]),
        .R(1'b0));
  FDRE \tmp_10_reg_2356_reg[29] 
       (.C(ap_clk),
        .CE(p_193_in),
        .D(filtered_im_1_o_stream_TDATA_int_regslice[29]),
        .Q(tmp_10_reg_2356[29]),
        .R(1'b0));
  FDRE \tmp_10_reg_2356_reg[2] 
       (.C(ap_clk),
        .CE(p_193_in),
        .D(filtered_im_1_o_stream_TDATA_int_regslice[2]),
        .Q(tmp_10_reg_2356[2]),
        .R(1'b0));
  FDRE \tmp_10_reg_2356_reg[30] 
       (.C(ap_clk),
        .CE(p_193_in),
        .D(filtered_im_1_o_stream_TDATA_int_regslice[30]),
        .Q(tmp_10_reg_2356[30]),
        .R(1'b0));
  FDRE \tmp_10_reg_2356_reg[31] 
       (.C(ap_clk),
        .CE(p_193_in),
        .D(filtered_im_1_o_stream_TDATA_int_regslice[31]),
        .Q(tmp_10_reg_2356[31]),
        .R(1'b0));
  FDRE \tmp_10_reg_2356_reg[32] 
       (.C(ap_clk),
        .CE(p_193_in),
        .D(filtered_im_1_o_stream_TDATA_int_regslice[32]),
        .Q(tmp_10_reg_2356[32]),
        .R(1'b0));
  FDRE \tmp_10_reg_2356_reg[33] 
       (.C(ap_clk),
        .CE(p_193_in),
        .D(filtered_im_1_o_stream_TDATA_int_regslice[33]),
        .Q(tmp_10_reg_2356[33]),
        .R(1'b0));
  FDRE \tmp_10_reg_2356_reg[34] 
       (.C(ap_clk),
        .CE(p_193_in),
        .D(filtered_im_1_o_stream_TDATA_int_regslice[34]),
        .Q(tmp_10_reg_2356[34]),
        .R(1'b0));
  FDRE \tmp_10_reg_2356_reg[35] 
       (.C(ap_clk),
        .CE(p_193_in),
        .D(filtered_im_1_o_stream_TDATA_int_regslice[35]),
        .Q(tmp_10_reg_2356[35]),
        .R(1'b0));
  FDRE \tmp_10_reg_2356_reg[36] 
       (.C(ap_clk),
        .CE(p_193_in),
        .D(filtered_im_1_o_stream_TDATA_int_regslice[36]),
        .Q(tmp_10_reg_2356[36]),
        .R(1'b0));
  FDRE \tmp_10_reg_2356_reg[37] 
       (.C(ap_clk),
        .CE(p_193_in),
        .D(filtered_im_1_o_stream_TDATA_int_regslice[37]),
        .Q(tmp_10_reg_2356[37]),
        .R(1'b0));
  FDRE \tmp_10_reg_2356_reg[38] 
       (.C(ap_clk),
        .CE(p_193_in),
        .D(filtered_im_1_o_stream_TDATA_int_regslice[38]),
        .Q(tmp_10_reg_2356[38]),
        .R(1'b0));
  FDRE \tmp_10_reg_2356_reg[39] 
       (.C(ap_clk),
        .CE(p_193_in),
        .D(filtered_im_1_o_stream_TDATA_int_regslice[39]),
        .Q(tmp_10_reg_2356[39]),
        .R(1'b0));
  FDRE \tmp_10_reg_2356_reg[3] 
       (.C(ap_clk),
        .CE(p_193_in),
        .D(filtered_im_1_o_stream_TDATA_int_regslice[3]),
        .Q(tmp_10_reg_2356[3]),
        .R(1'b0));
  FDRE \tmp_10_reg_2356_reg[40] 
       (.C(ap_clk),
        .CE(p_193_in),
        .D(filtered_im_1_o_stream_TDATA_int_regslice[40]),
        .Q(tmp_10_reg_2356[40]),
        .R(1'b0));
  FDRE \tmp_10_reg_2356_reg[41] 
       (.C(ap_clk),
        .CE(p_193_in),
        .D(filtered_im_1_o_stream_TDATA_int_regslice[41]),
        .Q(tmp_10_reg_2356[41]),
        .R(1'b0));
  FDRE \tmp_10_reg_2356_reg[42] 
       (.C(ap_clk),
        .CE(p_193_in),
        .D(filtered_im_1_o_stream_TDATA_int_regslice[42]),
        .Q(tmp_10_reg_2356[42]),
        .R(1'b0));
  FDRE \tmp_10_reg_2356_reg[43] 
       (.C(ap_clk),
        .CE(p_193_in),
        .D(filtered_im_1_o_stream_TDATA_int_regslice[43]),
        .Q(tmp_10_reg_2356[43]),
        .R(1'b0));
  FDRE \tmp_10_reg_2356_reg[44] 
       (.C(ap_clk),
        .CE(p_193_in),
        .D(filtered_im_1_o_stream_TDATA_int_regslice[44]),
        .Q(tmp_10_reg_2356[44]),
        .R(1'b0));
  FDRE \tmp_10_reg_2356_reg[45] 
       (.C(ap_clk),
        .CE(p_193_in),
        .D(filtered_im_1_o_stream_TDATA_int_regslice[45]),
        .Q(tmp_10_reg_2356[45]),
        .R(1'b0));
  FDRE \tmp_10_reg_2356_reg[46] 
       (.C(ap_clk),
        .CE(p_193_in),
        .D(filtered_im_1_o_stream_TDATA_int_regslice[46]),
        .Q(tmp_10_reg_2356[46]),
        .R(1'b0));
  FDRE \tmp_10_reg_2356_reg[47] 
       (.C(ap_clk),
        .CE(p_193_in),
        .D(filtered_im_1_o_stream_TDATA_int_regslice[47]),
        .Q(tmp_10_reg_2356[47]),
        .R(1'b0));
  FDRE \tmp_10_reg_2356_reg[48] 
       (.C(ap_clk),
        .CE(p_193_in),
        .D(filtered_im_1_o_stream_TDATA_int_regslice[48]),
        .Q(tmp_10_reg_2356[48]),
        .R(1'b0));
  FDRE \tmp_10_reg_2356_reg[49] 
       (.C(ap_clk),
        .CE(p_193_in),
        .D(filtered_im_1_o_stream_TDATA_int_regslice[49]),
        .Q(tmp_10_reg_2356[49]),
        .R(1'b0));
  FDRE \tmp_10_reg_2356_reg[4] 
       (.C(ap_clk),
        .CE(p_193_in),
        .D(filtered_im_1_o_stream_TDATA_int_regslice[4]),
        .Q(tmp_10_reg_2356[4]),
        .R(1'b0));
  FDRE \tmp_10_reg_2356_reg[50] 
       (.C(ap_clk),
        .CE(p_193_in),
        .D(filtered_im_1_o_stream_TDATA_int_regslice[50]),
        .Q(tmp_10_reg_2356[50]),
        .R(1'b0));
  FDRE \tmp_10_reg_2356_reg[51] 
       (.C(ap_clk),
        .CE(p_193_in),
        .D(filtered_im_1_o_stream_TDATA_int_regslice[51]),
        .Q(tmp_10_reg_2356[51]),
        .R(1'b0));
  FDRE \tmp_10_reg_2356_reg[52] 
       (.C(ap_clk),
        .CE(p_193_in),
        .D(filtered_im_1_o_stream_TDATA_int_regslice[52]),
        .Q(tmp_10_reg_2356[52]),
        .R(1'b0));
  FDRE \tmp_10_reg_2356_reg[53] 
       (.C(ap_clk),
        .CE(p_193_in),
        .D(filtered_im_1_o_stream_TDATA_int_regslice[53]),
        .Q(tmp_10_reg_2356[53]),
        .R(1'b0));
  FDRE \tmp_10_reg_2356_reg[54] 
       (.C(ap_clk),
        .CE(p_193_in),
        .D(filtered_im_1_o_stream_TDATA_int_regslice[54]),
        .Q(tmp_10_reg_2356[54]),
        .R(1'b0));
  FDRE \tmp_10_reg_2356_reg[55] 
       (.C(ap_clk),
        .CE(p_193_in),
        .D(filtered_im_1_o_stream_TDATA_int_regslice[55]),
        .Q(tmp_10_reg_2356[55]),
        .R(1'b0));
  FDRE \tmp_10_reg_2356_reg[56] 
       (.C(ap_clk),
        .CE(p_193_in),
        .D(filtered_im_1_o_stream_TDATA_int_regslice[56]),
        .Q(tmp_10_reg_2356[56]),
        .R(1'b0));
  FDRE \tmp_10_reg_2356_reg[57] 
       (.C(ap_clk),
        .CE(p_193_in),
        .D(filtered_im_1_o_stream_TDATA_int_regslice[57]),
        .Q(tmp_10_reg_2356[57]),
        .R(1'b0));
  FDRE \tmp_10_reg_2356_reg[58] 
       (.C(ap_clk),
        .CE(p_193_in),
        .D(filtered_im_1_o_stream_TDATA_int_regslice[58]),
        .Q(tmp_10_reg_2356[58]),
        .R(1'b0));
  FDRE \tmp_10_reg_2356_reg[59] 
       (.C(ap_clk),
        .CE(p_193_in),
        .D(filtered_im_1_o_stream_TDATA_int_regslice[59]),
        .Q(tmp_10_reg_2356[59]),
        .R(1'b0));
  FDRE \tmp_10_reg_2356_reg[5] 
       (.C(ap_clk),
        .CE(p_193_in),
        .D(filtered_im_1_o_stream_TDATA_int_regslice[5]),
        .Q(tmp_10_reg_2356[5]),
        .R(1'b0));
  FDRE \tmp_10_reg_2356_reg[60] 
       (.C(ap_clk),
        .CE(p_193_in),
        .D(filtered_im_1_o_stream_TDATA_int_regslice[60]),
        .Q(tmp_10_reg_2356[60]),
        .R(1'b0));
  FDRE \tmp_10_reg_2356_reg[61] 
       (.C(ap_clk),
        .CE(p_193_in),
        .D(filtered_im_1_o_stream_TDATA_int_regslice[61]),
        .Q(tmp_10_reg_2356[61]),
        .R(1'b0));
  FDRE \tmp_10_reg_2356_reg[62] 
       (.C(ap_clk),
        .CE(p_193_in),
        .D(filtered_im_1_o_stream_TDATA_int_regslice[62]),
        .Q(tmp_10_reg_2356[62]),
        .R(1'b0));
  FDRE \tmp_10_reg_2356_reg[63] 
       (.C(ap_clk),
        .CE(p_193_in),
        .D(filtered_im_1_o_stream_TDATA_int_regslice[63]),
        .Q(tmp_10_reg_2356[63]),
        .R(1'b0));
  FDRE \tmp_10_reg_2356_reg[6] 
       (.C(ap_clk),
        .CE(p_193_in),
        .D(filtered_im_1_o_stream_TDATA_int_regslice[6]),
        .Q(tmp_10_reg_2356[6]),
        .R(1'b0));
  FDRE \tmp_10_reg_2356_reg[7] 
       (.C(ap_clk),
        .CE(p_193_in),
        .D(filtered_im_1_o_stream_TDATA_int_regslice[7]),
        .Q(tmp_10_reg_2356[7]),
        .R(1'b0));
  FDRE \tmp_10_reg_2356_reg[8] 
       (.C(ap_clk),
        .CE(p_193_in),
        .D(filtered_im_1_o_stream_TDATA_int_regslice[8]),
        .Q(tmp_10_reg_2356[8]),
        .R(1'b0));
  FDRE \tmp_10_reg_2356_reg[9] 
       (.C(ap_clk),
        .CE(p_193_in),
        .D(filtered_im_1_o_stream_TDATA_int_regslice[9]),
        .Q(tmp_10_reg_2356[9]),
        .R(1'b0));
  FDRE \tmp_11_reg_2367_reg[0] 
       (.C(ap_clk),
        .CE(p_196_in),
        .D(filtered_real_1_o_stream_TDATA_int_regslice[0]),
        .Q(tmp_11_reg_2367[0]),
        .R(1'b0));
  FDRE \tmp_11_reg_2367_reg[10] 
       (.C(ap_clk),
        .CE(p_196_in),
        .D(filtered_real_1_o_stream_TDATA_int_regslice[10]),
        .Q(tmp_11_reg_2367[10]),
        .R(1'b0));
  FDRE \tmp_11_reg_2367_reg[11] 
       (.C(ap_clk),
        .CE(p_196_in),
        .D(filtered_real_1_o_stream_TDATA_int_regslice[11]),
        .Q(tmp_11_reg_2367[11]),
        .R(1'b0));
  FDRE \tmp_11_reg_2367_reg[12] 
       (.C(ap_clk),
        .CE(p_196_in),
        .D(filtered_real_1_o_stream_TDATA_int_regslice[12]),
        .Q(tmp_11_reg_2367[12]),
        .R(1'b0));
  FDRE \tmp_11_reg_2367_reg[13] 
       (.C(ap_clk),
        .CE(p_196_in),
        .D(filtered_real_1_o_stream_TDATA_int_regslice[13]),
        .Q(tmp_11_reg_2367[13]),
        .R(1'b0));
  FDRE \tmp_11_reg_2367_reg[14] 
       (.C(ap_clk),
        .CE(p_196_in),
        .D(filtered_real_1_o_stream_TDATA_int_regslice[14]),
        .Q(tmp_11_reg_2367[14]),
        .R(1'b0));
  FDRE \tmp_11_reg_2367_reg[15] 
       (.C(ap_clk),
        .CE(p_196_in),
        .D(filtered_real_1_o_stream_TDATA_int_regslice[15]),
        .Q(tmp_11_reg_2367[15]),
        .R(1'b0));
  FDRE \tmp_11_reg_2367_reg[16] 
       (.C(ap_clk),
        .CE(p_196_in),
        .D(filtered_real_1_o_stream_TDATA_int_regslice[16]),
        .Q(tmp_11_reg_2367[16]),
        .R(1'b0));
  FDRE \tmp_11_reg_2367_reg[17] 
       (.C(ap_clk),
        .CE(p_196_in),
        .D(filtered_real_1_o_stream_TDATA_int_regslice[17]),
        .Q(tmp_11_reg_2367[17]),
        .R(1'b0));
  FDRE \tmp_11_reg_2367_reg[18] 
       (.C(ap_clk),
        .CE(p_196_in),
        .D(filtered_real_1_o_stream_TDATA_int_regslice[18]),
        .Q(tmp_11_reg_2367[18]),
        .R(1'b0));
  FDRE \tmp_11_reg_2367_reg[19] 
       (.C(ap_clk),
        .CE(p_196_in),
        .D(filtered_real_1_o_stream_TDATA_int_regslice[19]),
        .Q(tmp_11_reg_2367[19]),
        .R(1'b0));
  FDRE \tmp_11_reg_2367_reg[1] 
       (.C(ap_clk),
        .CE(p_196_in),
        .D(filtered_real_1_o_stream_TDATA_int_regslice[1]),
        .Q(tmp_11_reg_2367[1]),
        .R(1'b0));
  FDRE \tmp_11_reg_2367_reg[20] 
       (.C(ap_clk),
        .CE(p_196_in),
        .D(filtered_real_1_o_stream_TDATA_int_regslice[20]),
        .Q(tmp_11_reg_2367[20]),
        .R(1'b0));
  FDRE \tmp_11_reg_2367_reg[21] 
       (.C(ap_clk),
        .CE(p_196_in),
        .D(filtered_real_1_o_stream_TDATA_int_regslice[21]),
        .Q(tmp_11_reg_2367[21]),
        .R(1'b0));
  FDRE \tmp_11_reg_2367_reg[22] 
       (.C(ap_clk),
        .CE(p_196_in),
        .D(filtered_real_1_o_stream_TDATA_int_regslice[22]),
        .Q(tmp_11_reg_2367[22]),
        .R(1'b0));
  FDRE \tmp_11_reg_2367_reg[23] 
       (.C(ap_clk),
        .CE(p_196_in),
        .D(filtered_real_1_o_stream_TDATA_int_regslice[23]),
        .Q(tmp_11_reg_2367[23]),
        .R(1'b0));
  FDRE \tmp_11_reg_2367_reg[24] 
       (.C(ap_clk),
        .CE(p_196_in),
        .D(filtered_real_1_o_stream_TDATA_int_regslice[24]),
        .Q(tmp_11_reg_2367[24]),
        .R(1'b0));
  FDRE \tmp_11_reg_2367_reg[25] 
       (.C(ap_clk),
        .CE(p_196_in),
        .D(filtered_real_1_o_stream_TDATA_int_regslice[25]),
        .Q(tmp_11_reg_2367[25]),
        .R(1'b0));
  FDRE \tmp_11_reg_2367_reg[26] 
       (.C(ap_clk),
        .CE(p_196_in),
        .D(filtered_real_1_o_stream_TDATA_int_regslice[26]),
        .Q(tmp_11_reg_2367[26]),
        .R(1'b0));
  FDRE \tmp_11_reg_2367_reg[27] 
       (.C(ap_clk),
        .CE(p_196_in),
        .D(filtered_real_1_o_stream_TDATA_int_regslice[27]),
        .Q(tmp_11_reg_2367[27]),
        .R(1'b0));
  FDRE \tmp_11_reg_2367_reg[28] 
       (.C(ap_clk),
        .CE(p_196_in),
        .D(filtered_real_1_o_stream_TDATA_int_regslice[28]),
        .Q(tmp_11_reg_2367[28]),
        .R(1'b0));
  FDRE \tmp_11_reg_2367_reg[29] 
       (.C(ap_clk),
        .CE(p_196_in),
        .D(filtered_real_1_o_stream_TDATA_int_regslice[29]),
        .Q(tmp_11_reg_2367[29]),
        .R(1'b0));
  FDRE \tmp_11_reg_2367_reg[2] 
       (.C(ap_clk),
        .CE(p_196_in),
        .D(filtered_real_1_o_stream_TDATA_int_regslice[2]),
        .Q(tmp_11_reg_2367[2]),
        .R(1'b0));
  FDRE \tmp_11_reg_2367_reg[30] 
       (.C(ap_clk),
        .CE(p_196_in),
        .D(filtered_real_1_o_stream_TDATA_int_regslice[30]),
        .Q(tmp_11_reg_2367[30]),
        .R(1'b0));
  FDRE \tmp_11_reg_2367_reg[31] 
       (.C(ap_clk),
        .CE(p_196_in),
        .D(filtered_real_1_o_stream_TDATA_int_regslice[31]),
        .Q(tmp_11_reg_2367[31]),
        .R(1'b0));
  FDRE \tmp_11_reg_2367_reg[32] 
       (.C(ap_clk),
        .CE(p_196_in),
        .D(filtered_real_1_o_stream_TDATA_int_regslice[32]),
        .Q(tmp_11_reg_2367[32]),
        .R(1'b0));
  FDRE \tmp_11_reg_2367_reg[33] 
       (.C(ap_clk),
        .CE(p_196_in),
        .D(filtered_real_1_o_stream_TDATA_int_regslice[33]),
        .Q(tmp_11_reg_2367[33]),
        .R(1'b0));
  FDRE \tmp_11_reg_2367_reg[34] 
       (.C(ap_clk),
        .CE(p_196_in),
        .D(filtered_real_1_o_stream_TDATA_int_regslice[34]),
        .Q(tmp_11_reg_2367[34]),
        .R(1'b0));
  FDRE \tmp_11_reg_2367_reg[35] 
       (.C(ap_clk),
        .CE(p_196_in),
        .D(filtered_real_1_o_stream_TDATA_int_regslice[35]),
        .Q(tmp_11_reg_2367[35]),
        .R(1'b0));
  FDRE \tmp_11_reg_2367_reg[36] 
       (.C(ap_clk),
        .CE(p_196_in),
        .D(filtered_real_1_o_stream_TDATA_int_regslice[36]),
        .Q(tmp_11_reg_2367[36]),
        .R(1'b0));
  FDRE \tmp_11_reg_2367_reg[37] 
       (.C(ap_clk),
        .CE(p_196_in),
        .D(filtered_real_1_o_stream_TDATA_int_regslice[37]),
        .Q(tmp_11_reg_2367[37]),
        .R(1'b0));
  FDRE \tmp_11_reg_2367_reg[38] 
       (.C(ap_clk),
        .CE(p_196_in),
        .D(filtered_real_1_o_stream_TDATA_int_regslice[38]),
        .Q(tmp_11_reg_2367[38]),
        .R(1'b0));
  FDRE \tmp_11_reg_2367_reg[39] 
       (.C(ap_clk),
        .CE(p_196_in),
        .D(filtered_real_1_o_stream_TDATA_int_regslice[39]),
        .Q(tmp_11_reg_2367[39]),
        .R(1'b0));
  FDRE \tmp_11_reg_2367_reg[3] 
       (.C(ap_clk),
        .CE(p_196_in),
        .D(filtered_real_1_o_stream_TDATA_int_regslice[3]),
        .Q(tmp_11_reg_2367[3]),
        .R(1'b0));
  FDRE \tmp_11_reg_2367_reg[40] 
       (.C(ap_clk),
        .CE(p_196_in),
        .D(filtered_real_1_o_stream_TDATA_int_regslice[40]),
        .Q(tmp_11_reg_2367[40]),
        .R(1'b0));
  FDRE \tmp_11_reg_2367_reg[41] 
       (.C(ap_clk),
        .CE(p_196_in),
        .D(filtered_real_1_o_stream_TDATA_int_regslice[41]),
        .Q(tmp_11_reg_2367[41]),
        .R(1'b0));
  FDRE \tmp_11_reg_2367_reg[42] 
       (.C(ap_clk),
        .CE(p_196_in),
        .D(filtered_real_1_o_stream_TDATA_int_regslice[42]),
        .Q(tmp_11_reg_2367[42]),
        .R(1'b0));
  FDRE \tmp_11_reg_2367_reg[43] 
       (.C(ap_clk),
        .CE(p_196_in),
        .D(filtered_real_1_o_stream_TDATA_int_regslice[43]),
        .Q(tmp_11_reg_2367[43]),
        .R(1'b0));
  FDRE \tmp_11_reg_2367_reg[44] 
       (.C(ap_clk),
        .CE(p_196_in),
        .D(filtered_real_1_o_stream_TDATA_int_regslice[44]),
        .Q(tmp_11_reg_2367[44]),
        .R(1'b0));
  FDRE \tmp_11_reg_2367_reg[45] 
       (.C(ap_clk),
        .CE(p_196_in),
        .D(filtered_real_1_o_stream_TDATA_int_regslice[45]),
        .Q(tmp_11_reg_2367[45]),
        .R(1'b0));
  FDRE \tmp_11_reg_2367_reg[46] 
       (.C(ap_clk),
        .CE(p_196_in),
        .D(filtered_real_1_o_stream_TDATA_int_regslice[46]),
        .Q(tmp_11_reg_2367[46]),
        .R(1'b0));
  FDRE \tmp_11_reg_2367_reg[47] 
       (.C(ap_clk),
        .CE(p_196_in),
        .D(filtered_real_1_o_stream_TDATA_int_regslice[47]),
        .Q(tmp_11_reg_2367[47]),
        .R(1'b0));
  FDRE \tmp_11_reg_2367_reg[48] 
       (.C(ap_clk),
        .CE(p_196_in),
        .D(filtered_real_1_o_stream_TDATA_int_regslice[48]),
        .Q(tmp_11_reg_2367[48]),
        .R(1'b0));
  FDRE \tmp_11_reg_2367_reg[49] 
       (.C(ap_clk),
        .CE(p_196_in),
        .D(filtered_real_1_o_stream_TDATA_int_regslice[49]),
        .Q(tmp_11_reg_2367[49]),
        .R(1'b0));
  FDRE \tmp_11_reg_2367_reg[4] 
       (.C(ap_clk),
        .CE(p_196_in),
        .D(filtered_real_1_o_stream_TDATA_int_regslice[4]),
        .Q(tmp_11_reg_2367[4]),
        .R(1'b0));
  FDRE \tmp_11_reg_2367_reg[50] 
       (.C(ap_clk),
        .CE(p_196_in),
        .D(filtered_real_1_o_stream_TDATA_int_regslice[50]),
        .Q(tmp_11_reg_2367[50]),
        .R(1'b0));
  FDRE \tmp_11_reg_2367_reg[51] 
       (.C(ap_clk),
        .CE(p_196_in),
        .D(filtered_real_1_o_stream_TDATA_int_regslice[51]),
        .Q(tmp_11_reg_2367[51]),
        .R(1'b0));
  FDRE \tmp_11_reg_2367_reg[52] 
       (.C(ap_clk),
        .CE(p_196_in),
        .D(filtered_real_1_o_stream_TDATA_int_regslice[52]),
        .Q(tmp_11_reg_2367[52]),
        .R(1'b0));
  FDRE \tmp_11_reg_2367_reg[53] 
       (.C(ap_clk),
        .CE(p_196_in),
        .D(filtered_real_1_o_stream_TDATA_int_regslice[53]),
        .Q(tmp_11_reg_2367[53]),
        .R(1'b0));
  FDRE \tmp_11_reg_2367_reg[54] 
       (.C(ap_clk),
        .CE(p_196_in),
        .D(filtered_real_1_o_stream_TDATA_int_regslice[54]),
        .Q(tmp_11_reg_2367[54]),
        .R(1'b0));
  FDRE \tmp_11_reg_2367_reg[55] 
       (.C(ap_clk),
        .CE(p_196_in),
        .D(filtered_real_1_o_stream_TDATA_int_regslice[55]),
        .Q(tmp_11_reg_2367[55]),
        .R(1'b0));
  FDRE \tmp_11_reg_2367_reg[56] 
       (.C(ap_clk),
        .CE(p_196_in),
        .D(filtered_real_1_o_stream_TDATA_int_regslice[56]),
        .Q(tmp_11_reg_2367[56]),
        .R(1'b0));
  FDRE \tmp_11_reg_2367_reg[57] 
       (.C(ap_clk),
        .CE(p_196_in),
        .D(filtered_real_1_o_stream_TDATA_int_regslice[57]),
        .Q(tmp_11_reg_2367[57]),
        .R(1'b0));
  FDRE \tmp_11_reg_2367_reg[58] 
       (.C(ap_clk),
        .CE(p_196_in),
        .D(filtered_real_1_o_stream_TDATA_int_regslice[58]),
        .Q(tmp_11_reg_2367[58]),
        .R(1'b0));
  FDRE \tmp_11_reg_2367_reg[59] 
       (.C(ap_clk),
        .CE(p_196_in),
        .D(filtered_real_1_o_stream_TDATA_int_regslice[59]),
        .Q(tmp_11_reg_2367[59]),
        .R(1'b0));
  FDRE \tmp_11_reg_2367_reg[5] 
       (.C(ap_clk),
        .CE(p_196_in),
        .D(filtered_real_1_o_stream_TDATA_int_regslice[5]),
        .Q(tmp_11_reg_2367[5]),
        .R(1'b0));
  FDRE \tmp_11_reg_2367_reg[60] 
       (.C(ap_clk),
        .CE(p_196_in),
        .D(filtered_real_1_o_stream_TDATA_int_regslice[60]),
        .Q(tmp_11_reg_2367[60]),
        .R(1'b0));
  FDRE \tmp_11_reg_2367_reg[61] 
       (.C(ap_clk),
        .CE(p_196_in),
        .D(filtered_real_1_o_stream_TDATA_int_regslice[61]),
        .Q(tmp_11_reg_2367[61]),
        .R(1'b0));
  FDRE \tmp_11_reg_2367_reg[62] 
       (.C(ap_clk),
        .CE(p_196_in),
        .D(filtered_real_1_o_stream_TDATA_int_regslice[62]),
        .Q(tmp_11_reg_2367[62]),
        .R(1'b0));
  FDRE \tmp_11_reg_2367_reg[63] 
       (.C(ap_clk),
        .CE(p_196_in),
        .D(filtered_real_1_o_stream_TDATA_int_regslice[63]),
        .Q(tmp_11_reg_2367[63]),
        .R(1'b0));
  FDRE \tmp_11_reg_2367_reg[6] 
       (.C(ap_clk),
        .CE(p_196_in),
        .D(filtered_real_1_o_stream_TDATA_int_regslice[6]),
        .Q(tmp_11_reg_2367[6]),
        .R(1'b0));
  FDRE \tmp_11_reg_2367_reg[7] 
       (.C(ap_clk),
        .CE(p_196_in),
        .D(filtered_real_1_o_stream_TDATA_int_regslice[7]),
        .Q(tmp_11_reg_2367[7]),
        .R(1'b0));
  FDRE \tmp_11_reg_2367_reg[8] 
       (.C(ap_clk),
        .CE(p_196_in),
        .D(filtered_real_1_o_stream_TDATA_int_regslice[8]),
        .Q(tmp_11_reg_2367[8]),
        .R(1'b0));
  FDRE \tmp_11_reg_2367_reg[9] 
       (.C(ap_clk),
        .CE(p_196_in),
        .D(filtered_real_1_o_stream_TDATA_int_regslice[9]),
        .Q(tmp_11_reg_2367[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_10_reg_2348[10]_i_2 
       (.I0(current_rate_7_reg[10]),
        .I1(filtered_real_1_o_mem_read_reg_2044[13]),
        .O(\trunc_ln61_10_reg_2348[10]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_10_reg_2348[10]_i_3 
       (.I0(current_rate_7_reg[9]),
        .I1(filtered_real_1_o_mem_read_reg_2044[12]),
        .O(\trunc_ln61_10_reg_2348[10]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_10_reg_2348[10]_i_4 
       (.I0(current_rate_7_reg[8]),
        .I1(filtered_real_1_o_mem_read_reg_2044[11]),
        .O(\trunc_ln61_10_reg_2348[10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_10_reg_2348[10]_i_5 
       (.I0(current_rate_7_reg[7]),
        .I1(filtered_real_1_o_mem_read_reg_2044[10]),
        .O(\trunc_ln61_10_reg_2348[10]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_10_reg_2348[14]_i_2 
       (.I0(current_rate_7_reg[14]),
        .I1(filtered_real_1_o_mem_read_reg_2044[17]),
        .O(\trunc_ln61_10_reg_2348[14]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_10_reg_2348[14]_i_3 
       (.I0(current_rate_7_reg[13]),
        .I1(filtered_real_1_o_mem_read_reg_2044[16]),
        .O(\trunc_ln61_10_reg_2348[14]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_10_reg_2348[14]_i_4 
       (.I0(current_rate_7_reg[12]),
        .I1(filtered_real_1_o_mem_read_reg_2044[15]),
        .O(\trunc_ln61_10_reg_2348[14]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_10_reg_2348[14]_i_5 
       (.I0(current_rate_7_reg[11]),
        .I1(filtered_real_1_o_mem_read_reg_2044[14]),
        .O(\trunc_ln61_10_reg_2348[14]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_10_reg_2348[18]_i_2 
       (.I0(current_rate_7_reg[18]),
        .I1(filtered_real_1_o_mem_read_reg_2044[21]),
        .O(\trunc_ln61_10_reg_2348[18]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_10_reg_2348[18]_i_3 
       (.I0(current_rate_7_reg[17]),
        .I1(filtered_real_1_o_mem_read_reg_2044[20]),
        .O(\trunc_ln61_10_reg_2348[18]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_10_reg_2348[18]_i_4 
       (.I0(current_rate_7_reg[16]),
        .I1(filtered_real_1_o_mem_read_reg_2044[19]),
        .O(\trunc_ln61_10_reg_2348[18]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_10_reg_2348[18]_i_5 
       (.I0(current_rate_7_reg[15]),
        .I1(filtered_real_1_o_mem_read_reg_2044[18]),
        .O(\trunc_ln61_10_reg_2348[18]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_10_reg_2348[22]_i_2 
       (.I0(current_rate_7_reg[22]),
        .I1(filtered_real_1_o_mem_read_reg_2044[25]),
        .O(\trunc_ln61_10_reg_2348[22]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_10_reg_2348[22]_i_3 
       (.I0(current_rate_7_reg[21]),
        .I1(filtered_real_1_o_mem_read_reg_2044[24]),
        .O(\trunc_ln61_10_reg_2348[22]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_10_reg_2348[22]_i_4 
       (.I0(current_rate_7_reg[20]),
        .I1(filtered_real_1_o_mem_read_reg_2044[23]),
        .O(\trunc_ln61_10_reg_2348[22]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_10_reg_2348[22]_i_5 
       (.I0(current_rate_7_reg[19]),
        .I1(filtered_real_1_o_mem_read_reg_2044[22]),
        .O(\trunc_ln61_10_reg_2348[22]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_10_reg_2348[26]_i_2 
       (.I0(current_rate_7_reg[26]),
        .I1(filtered_real_1_o_mem_read_reg_2044[29]),
        .O(\trunc_ln61_10_reg_2348[26]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_10_reg_2348[26]_i_3 
       (.I0(current_rate_7_reg[25]),
        .I1(filtered_real_1_o_mem_read_reg_2044[28]),
        .O(\trunc_ln61_10_reg_2348[26]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_10_reg_2348[26]_i_4 
       (.I0(current_rate_7_reg[24]),
        .I1(filtered_real_1_o_mem_read_reg_2044[27]),
        .O(\trunc_ln61_10_reg_2348[26]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_10_reg_2348[26]_i_5 
       (.I0(current_rate_7_reg[23]),
        .I1(filtered_real_1_o_mem_read_reg_2044[26]),
        .O(\trunc_ln61_10_reg_2348[26]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_10_reg_2348[2]_i_2 
       (.I0(current_rate_7_reg[2]),
        .I1(filtered_real_1_o_mem_read_reg_2044[5]),
        .O(\trunc_ln61_10_reg_2348[2]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_10_reg_2348[2]_i_3 
       (.I0(current_rate_7_reg[1]),
        .I1(filtered_real_1_o_mem_read_reg_2044[4]),
        .O(\trunc_ln61_10_reg_2348[2]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_10_reg_2348[2]_i_4 
       (.I0(current_rate_7_reg[0]),
        .I1(filtered_real_1_o_mem_read_reg_2044[3]),
        .O(\trunc_ln61_10_reg_2348[2]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_10_reg_2348[30]_i_2 
       (.I0(current_rate_7_reg[30]),
        .I1(filtered_real_1_o_mem_read_reg_2044[33]),
        .O(\trunc_ln61_10_reg_2348[30]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_10_reg_2348[30]_i_3 
       (.I0(current_rate_7_reg[29]),
        .I1(filtered_real_1_o_mem_read_reg_2044[32]),
        .O(\trunc_ln61_10_reg_2348[30]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_10_reg_2348[30]_i_4 
       (.I0(current_rate_7_reg[28]),
        .I1(filtered_real_1_o_mem_read_reg_2044[31]),
        .O(\trunc_ln61_10_reg_2348[30]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_10_reg_2348[30]_i_5 
       (.I0(current_rate_7_reg[27]),
        .I1(filtered_real_1_o_mem_read_reg_2044[30]),
        .O(\trunc_ln61_10_reg_2348[30]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln61_10_reg_2348[34]_i_2 
       (.I0(filtered_real_1_o_mem_read_reg_2044[34]),
        .O(\trunc_ln61_10_reg_2348[34]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_10_reg_2348[34]_i_3 
       (.I0(filtered_real_1_o_mem_read_reg_2044[36]),
        .I1(filtered_real_1_o_mem_read_reg_2044[37]),
        .O(\trunc_ln61_10_reg_2348[34]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_10_reg_2348[34]_i_4 
       (.I0(filtered_real_1_o_mem_read_reg_2044[35]),
        .I1(filtered_real_1_o_mem_read_reg_2044[36]),
        .O(\trunc_ln61_10_reg_2348[34]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_10_reg_2348[34]_i_5 
       (.I0(filtered_real_1_o_mem_read_reg_2044[34]),
        .I1(filtered_real_1_o_mem_read_reg_2044[35]),
        .O(\trunc_ln61_10_reg_2348[34]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_10_reg_2348[34]_i_6 
       (.I0(filtered_real_1_o_mem_read_reg_2044[34]),
        .I1(current_rate_7_reg[31]),
        .O(\trunc_ln61_10_reg_2348[34]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_10_reg_2348[38]_i_2 
       (.I0(filtered_real_1_o_mem_read_reg_2044[40]),
        .I1(filtered_real_1_o_mem_read_reg_2044[41]),
        .O(\trunc_ln61_10_reg_2348[38]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_10_reg_2348[38]_i_3 
       (.I0(filtered_real_1_o_mem_read_reg_2044[39]),
        .I1(filtered_real_1_o_mem_read_reg_2044[40]),
        .O(\trunc_ln61_10_reg_2348[38]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_10_reg_2348[38]_i_4 
       (.I0(filtered_real_1_o_mem_read_reg_2044[38]),
        .I1(filtered_real_1_o_mem_read_reg_2044[39]),
        .O(\trunc_ln61_10_reg_2348[38]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_10_reg_2348[38]_i_5 
       (.I0(filtered_real_1_o_mem_read_reg_2044[37]),
        .I1(filtered_real_1_o_mem_read_reg_2044[38]),
        .O(\trunc_ln61_10_reg_2348[38]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_10_reg_2348[42]_i_2 
       (.I0(filtered_real_1_o_mem_read_reg_2044[44]),
        .I1(filtered_real_1_o_mem_read_reg_2044[45]),
        .O(\trunc_ln61_10_reg_2348[42]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_10_reg_2348[42]_i_3 
       (.I0(filtered_real_1_o_mem_read_reg_2044[43]),
        .I1(filtered_real_1_o_mem_read_reg_2044[44]),
        .O(\trunc_ln61_10_reg_2348[42]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_10_reg_2348[42]_i_4 
       (.I0(filtered_real_1_o_mem_read_reg_2044[42]),
        .I1(filtered_real_1_o_mem_read_reg_2044[43]),
        .O(\trunc_ln61_10_reg_2348[42]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_10_reg_2348[42]_i_5 
       (.I0(filtered_real_1_o_mem_read_reg_2044[41]),
        .I1(filtered_real_1_o_mem_read_reg_2044[42]),
        .O(\trunc_ln61_10_reg_2348[42]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_10_reg_2348[46]_i_2 
       (.I0(filtered_real_1_o_mem_read_reg_2044[48]),
        .I1(filtered_real_1_o_mem_read_reg_2044[49]),
        .O(\trunc_ln61_10_reg_2348[46]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_10_reg_2348[46]_i_3 
       (.I0(filtered_real_1_o_mem_read_reg_2044[47]),
        .I1(filtered_real_1_o_mem_read_reg_2044[48]),
        .O(\trunc_ln61_10_reg_2348[46]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_10_reg_2348[46]_i_4 
       (.I0(filtered_real_1_o_mem_read_reg_2044[46]),
        .I1(filtered_real_1_o_mem_read_reg_2044[47]),
        .O(\trunc_ln61_10_reg_2348[46]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_10_reg_2348[46]_i_5 
       (.I0(filtered_real_1_o_mem_read_reg_2044[45]),
        .I1(filtered_real_1_o_mem_read_reg_2044[46]),
        .O(\trunc_ln61_10_reg_2348[46]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_10_reg_2348[50]_i_2 
       (.I0(filtered_real_1_o_mem_read_reg_2044[52]),
        .I1(filtered_real_1_o_mem_read_reg_2044[53]),
        .O(\trunc_ln61_10_reg_2348[50]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_10_reg_2348[50]_i_3 
       (.I0(filtered_real_1_o_mem_read_reg_2044[51]),
        .I1(filtered_real_1_o_mem_read_reg_2044[52]),
        .O(\trunc_ln61_10_reg_2348[50]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_10_reg_2348[50]_i_4 
       (.I0(filtered_real_1_o_mem_read_reg_2044[50]),
        .I1(filtered_real_1_o_mem_read_reg_2044[51]),
        .O(\trunc_ln61_10_reg_2348[50]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_10_reg_2348[50]_i_5 
       (.I0(filtered_real_1_o_mem_read_reg_2044[49]),
        .I1(filtered_real_1_o_mem_read_reg_2044[50]),
        .O(\trunc_ln61_10_reg_2348[50]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_10_reg_2348[54]_i_2 
       (.I0(filtered_real_1_o_mem_read_reg_2044[56]),
        .I1(filtered_real_1_o_mem_read_reg_2044[57]),
        .O(\trunc_ln61_10_reg_2348[54]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_10_reg_2348[54]_i_3 
       (.I0(filtered_real_1_o_mem_read_reg_2044[55]),
        .I1(filtered_real_1_o_mem_read_reg_2044[56]),
        .O(\trunc_ln61_10_reg_2348[54]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_10_reg_2348[54]_i_4 
       (.I0(filtered_real_1_o_mem_read_reg_2044[54]),
        .I1(filtered_real_1_o_mem_read_reg_2044[55]),
        .O(\trunc_ln61_10_reg_2348[54]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_10_reg_2348[54]_i_5 
       (.I0(filtered_real_1_o_mem_read_reg_2044[53]),
        .I1(filtered_real_1_o_mem_read_reg_2044[54]),
        .O(\trunc_ln61_10_reg_2348[54]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_10_reg_2348[58]_i_2 
       (.I0(filtered_real_1_o_mem_read_reg_2044[60]),
        .I1(filtered_real_1_o_mem_read_reg_2044[61]),
        .O(\trunc_ln61_10_reg_2348[58]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_10_reg_2348[58]_i_3 
       (.I0(filtered_real_1_o_mem_read_reg_2044[59]),
        .I1(filtered_real_1_o_mem_read_reg_2044[60]),
        .O(\trunc_ln61_10_reg_2348[58]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_10_reg_2348[58]_i_4 
       (.I0(filtered_real_1_o_mem_read_reg_2044[58]),
        .I1(filtered_real_1_o_mem_read_reg_2044[59]),
        .O(\trunc_ln61_10_reg_2348[58]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_10_reg_2348[58]_i_5 
       (.I0(filtered_real_1_o_mem_read_reg_2044[57]),
        .I1(filtered_real_1_o_mem_read_reg_2044[58]),
        .O(\trunc_ln61_10_reg_2348[58]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_10_reg_2348[60]_i_10 
       (.I0(current_rate_7_reg[31]),
        .I1(current_rate_7_reg[30]),
        .O(\trunc_ln61_10_reg_2348[60]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_10_reg_2348[60]_i_12 
       (.I0(current_factor_7_reg[31]),
        .I1(current_factor_7_reg[30]),
        .O(\trunc_ln61_10_reg_2348[60]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_10_reg_2348[60]_i_13 
       (.I0(current_factor_7_reg[29]),
        .I1(current_factor_7_reg[28]),
        .O(\trunc_ln61_10_reg_2348[60]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_10_reg_2348[60]_i_14 
       (.I0(current_factor_7_reg[27]),
        .I1(current_factor_7_reg[26]),
        .O(\trunc_ln61_10_reg_2348[60]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_10_reg_2348[60]_i_15 
       (.I0(current_factor_7_reg[25]),
        .I1(current_factor_7_reg[24]),
        .O(\trunc_ln61_10_reg_2348[60]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \trunc_ln61_10_reg_2348[60]_i_17 
       (.I0(current_factor_7_reg[25]),
        .I1(current_factor_7_reg[26]),
        .I2(current_factor_7_reg[28]),
        .I3(current_factor_7_reg[29]),
        .I4(current_factor_7_reg[31]),
        .I5(current_factor_7_reg[30]),
        .O(\trunc_ln61_10_reg_2348[60]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \trunc_ln61_10_reg_2348[60]_i_18 
       (.I0(\trunc_ln61_10_reg_2348[60]_i_32_n_0 ),
        .I1(current_factor_7_reg[20]),
        .I2(current_factor_7_reg[19]),
        .I3(current_factor_7_reg[23]),
        .I4(current_factor_7_reg[22]),
        .I5(current_factor_7_reg[21]),
        .O(\trunc_ln61_10_reg_2348[60]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h0000230000002323)) 
    \trunc_ln61_10_reg_2348[60]_i_19 
       (.I0(current_factor_7_reg[19]),
        .I1(current_factor_7_reg[20]),
        .I2(current_factor_7_reg[18]),
        .I3(current_factor_7_reg[16]),
        .I4(current_factor_7_reg[17]),
        .I5(current_factor_7_reg[15]),
        .O(\trunc_ln61_10_reg_2348[60]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h0000230000002323)) 
    \trunc_ln61_10_reg_2348[60]_i_20 
       (.I0(current_factor_7_reg[13]),
        .I1(current_factor_7_reg[14]),
        .I2(current_factor_7_reg[12]),
        .I3(current_factor_7_reg[10]),
        .I4(current_factor_7_reg[11]),
        .I5(current_factor_7_reg[9]),
        .O(\trunc_ln61_10_reg_2348[60]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \trunc_ln61_10_reg_2348[60]_i_21 
       (.I0(\trunc_ln61_10_reg_2348[60]_i_33_n_0 ),
        .I1(current_factor_7_reg[0]),
        .I2(current_factor_7_reg[1]),
        .I3(current_factor_7_reg[2]),
        .I4(\trunc_ln61_10_reg_2348[60]_i_34_n_0 ),
        .I5(\trunc_ln61_10_reg_2348[60]_i_35_n_0 ),
        .O(\trunc_ln61_10_reg_2348[60]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_10_reg_2348[60]_i_23 
       (.I0(current_rate_7_reg[29]),
        .I1(current_rate_7_reg[28]),
        .O(\trunc_ln61_10_reg_2348[60]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_10_reg_2348[60]_i_24 
       (.I0(current_rate_7_reg[27]),
        .I1(current_rate_7_reg[26]),
        .O(\trunc_ln61_10_reg_2348[60]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_10_reg_2348[60]_i_25 
       (.I0(current_rate_7_reg[25]),
        .I1(current_rate_7_reg[24]),
        .O(\trunc_ln61_10_reg_2348[60]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_10_reg_2348[60]_i_26 
       (.I0(current_rate_7_reg[23]),
        .I1(current_rate_7_reg[22]),
        .O(\trunc_ln61_10_reg_2348[60]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_10_reg_2348[60]_i_28 
       (.I0(current_factor_7_reg[23]),
        .I1(current_factor_7_reg[22]),
        .O(\trunc_ln61_10_reg_2348[60]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_10_reg_2348[60]_i_29 
       (.I0(current_factor_7_reg[21]),
        .I1(current_factor_7_reg[20]),
        .O(\trunc_ln61_10_reg_2348[60]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_10_reg_2348[60]_i_30 
       (.I0(current_factor_7_reg[19]),
        .I1(current_factor_7_reg[18]),
        .O(\trunc_ln61_10_reg_2348[60]_i_30_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_10_reg_2348[60]_i_31 
       (.I0(current_factor_7_reg[17]),
        .I1(current_factor_7_reg[16]),
        .O(\trunc_ln61_10_reg_2348[60]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'h0000230000002323)) 
    \trunc_ln61_10_reg_2348[60]_i_32 
       (.I0(current_factor_7_reg[28]),
        .I1(current_factor_7_reg[29]),
        .I2(current_factor_7_reg[27]),
        .I3(current_factor_7_reg[25]),
        .I4(current_factor_7_reg[26]),
        .I5(current_factor_7_reg[24]),
        .O(\trunc_ln61_10_reg_2348[60]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'h0000230000002323)) 
    \trunc_ln61_10_reg_2348[60]_i_33 
       (.I0(current_factor_7_reg[7]),
        .I1(current_factor_7_reg[8]),
        .I2(current_factor_7_reg[6]),
        .I3(current_factor_7_reg[4]),
        .I4(current_factor_7_reg[5]),
        .I5(current_factor_7_reg[3]),
        .O(\trunc_ln61_10_reg_2348[60]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \trunc_ln61_10_reg_2348[60]_i_34 
       (.I0(current_factor_7_reg[8]),
        .I1(current_factor_7_reg[7]),
        .I2(current_factor_7_reg[5]),
        .I3(current_factor_7_reg[4]),
        .O(\trunc_ln61_10_reg_2348[60]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \trunc_ln61_10_reg_2348[60]_i_35 
       (.I0(current_factor_7_reg[10]),
        .I1(current_factor_7_reg[11]),
        .I2(current_factor_7_reg[13]),
        .I3(current_factor_7_reg[14]),
        .I4(current_factor_7_reg[17]),
        .I5(current_factor_7_reg[16]),
        .O(\trunc_ln61_10_reg_2348[60]_i_35_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_10_reg_2348[60]_i_36 
       (.I0(current_rate_7_reg[19]),
        .I1(current_rate_7_reg[18]),
        .O(\trunc_ln61_10_reg_2348[60]_i_36_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln61_10_reg_2348[60]_i_37 
       (.I0(current_rate_7_reg[17]),
        .O(\trunc_ln61_10_reg_2348[60]_i_37_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_10_reg_2348[60]_i_38 
       (.I0(current_rate_7_reg[15]),
        .I1(current_rate_7_reg[14]),
        .O(\trunc_ln61_10_reg_2348[60]_i_38_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_10_reg_2348[60]_i_39 
       (.I0(current_rate_7_reg[21]),
        .I1(current_rate_7_reg[20]),
        .O(\trunc_ln61_10_reg_2348[60]_i_39_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln61_10_reg_2348[60]_i_40 
       (.I0(current_rate_7_reg[18]),
        .I1(current_rate_7_reg[19]),
        .O(\trunc_ln61_10_reg_2348[60]_i_40_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln61_10_reg_2348[60]_i_41 
       (.I0(current_rate_7_reg[17]),
        .I1(current_rate_7_reg[16]),
        .O(\trunc_ln61_10_reg_2348[60]_i_41_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln61_10_reg_2348[60]_i_42 
       (.I0(current_rate_7_reg[14]),
        .I1(current_rate_7_reg[15]),
        .O(\trunc_ln61_10_reg_2348[60]_i_42_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_10_reg_2348[60]_i_44 
       (.I0(current_factor_7_reg[15]),
        .I1(current_factor_7_reg[14]),
        .O(\trunc_ln61_10_reg_2348[60]_i_44_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_10_reg_2348[60]_i_45 
       (.I0(current_factor_7_reg[13]),
        .I1(current_factor_7_reg[12]),
        .O(\trunc_ln61_10_reg_2348[60]_i_45_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_10_reg_2348[60]_i_46 
       (.I0(current_factor_7_reg[11]),
        .I1(current_factor_7_reg[10]),
        .O(\trunc_ln61_10_reg_2348[60]_i_46_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_10_reg_2348[60]_i_47 
       (.I0(current_factor_7_reg[9]),
        .I1(current_factor_7_reg[8]),
        .O(\trunc_ln61_10_reg_2348[60]_i_47_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_10_reg_2348[60]_i_48 
       (.I0(current_factor_7_reg[1]),
        .I1(current_factor_7_reg[0]),
        .O(\trunc_ln61_10_reg_2348[60]_i_48_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_10_reg_2348[60]_i_49 
       (.I0(current_factor_7_reg[7]),
        .I1(current_factor_7_reg[6]),
        .O(\trunc_ln61_10_reg_2348[60]_i_49_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_10_reg_2348[60]_i_50 
       (.I0(current_factor_7_reg[5]),
        .I1(current_factor_7_reg[4]),
        .O(\trunc_ln61_10_reg_2348[60]_i_50_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_10_reg_2348[60]_i_51 
       (.I0(current_factor_7_reg[3]),
        .I1(current_factor_7_reg[2]),
        .O(\trunc_ln61_10_reg_2348[60]_i_51_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln61_10_reg_2348[60]_i_52 
       (.I0(current_factor_7_reg[0]),
        .I1(current_factor_7_reg[1]),
        .O(\trunc_ln61_10_reg_2348[60]_i_52_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \trunc_ln61_10_reg_2348[60]_i_6 
       (.I0(\trunc_ln61_10_reg_2348[60]_i_17_n_0 ),
        .I1(\trunc_ln61_10_reg_2348[60]_i_18_n_0 ),
        .I2(\trunc_ln61_10_reg_2348[60]_i_19_n_0 ),
        .I3(\trunc_ln61_10_reg_2348[60]_i_20_n_0 ),
        .I4(\trunc_ln61_10_reg_2348[60]_i_21_n_0 ),
        .O(icmp_ln59_11_fu_1889_p2));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_10_reg_2348[60]_i_7 
       (.I0(filtered_real_1_o_mem_read_reg_2044[62]),
        .I1(filtered_real_1_o_mem_read_reg_2044[63]),
        .O(\trunc_ln61_10_reg_2348[60]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_10_reg_2348[60]_i_8 
       (.I0(filtered_real_1_o_mem_read_reg_2044[61]),
        .I1(filtered_real_1_o_mem_read_reg_2044[62]),
        .O(\trunc_ln61_10_reg_2348[60]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_10_reg_2348[6]_i_2 
       (.I0(current_rate_7_reg[6]),
        .I1(filtered_real_1_o_mem_read_reg_2044[9]),
        .O(\trunc_ln61_10_reg_2348[6]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_10_reg_2348[6]_i_3 
       (.I0(current_rate_7_reg[5]),
        .I1(filtered_real_1_o_mem_read_reg_2044[8]),
        .O(\trunc_ln61_10_reg_2348[6]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_10_reg_2348[6]_i_4 
       (.I0(current_rate_7_reg[4]),
        .I1(filtered_real_1_o_mem_read_reg_2044[7]),
        .O(\trunc_ln61_10_reg_2348[6]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_10_reg_2348[6]_i_5 
       (.I0(current_rate_7_reg[3]),
        .I1(filtered_real_1_o_mem_read_reg_2044[6]),
        .O(\trunc_ln61_10_reg_2348[6]_i_5_n_0 ));
  FDRE \trunc_ln61_10_reg_2348_reg[0] 
       (.C(ap_clk),
        .CE(trunc_ln61_10_reg_23480),
        .D(p_0_in[0]),
        .Q(trunc_ln61_10_reg_2348[0]),
        .R(1'b0));
  FDRE \trunc_ln61_10_reg_2348_reg[10] 
       (.C(ap_clk),
        .CE(trunc_ln61_10_reg_23480),
        .D(p_0_in[10]),
        .Q(trunc_ln61_10_reg_2348[10]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_10_reg_2348_reg[10]_i_1 
       (.CI(\trunc_ln61_10_reg_2348_reg[6]_i_1_n_0 ),
        .CO({\trunc_ln61_10_reg_2348_reg[10]_i_1_n_0 ,\trunc_ln61_10_reg_2348_reg[10]_i_1_n_1 ,\trunc_ln61_10_reg_2348_reg[10]_i_1_n_2 ,\trunc_ln61_10_reg_2348_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_7_reg[10:7]),
        .O(p_0_in[10:7]),
        .S({\trunc_ln61_10_reg_2348[10]_i_2_n_0 ,\trunc_ln61_10_reg_2348[10]_i_3_n_0 ,\trunc_ln61_10_reg_2348[10]_i_4_n_0 ,\trunc_ln61_10_reg_2348[10]_i_5_n_0 }));
  FDRE \trunc_ln61_10_reg_2348_reg[11] 
       (.C(ap_clk),
        .CE(trunc_ln61_10_reg_23480),
        .D(p_0_in[11]),
        .Q(trunc_ln61_10_reg_2348[11]),
        .R(1'b0));
  FDRE \trunc_ln61_10_reg_2348_reg[12] 
       (.C(ap_clk),
        .CE(trunc_ln61_10_reg_23480),
        .D(p_0_in[12]),
        .Q(trunc_ln61_10_reg_2348[12]),
        .R(1'b0));
  FDRE \trunc_ln61_10_reg_2348_reg[13] 
       (.C(ap_clk),
        .CE(trunc_ln61_10_reg_23480),
        .D(p_0_in[13]),
        .Q(trunc_ln61_10_reg_2348[13]),
        .R(1'b0));
  FDRE \trunc_ln61_10_reg_2348_reg[14] 
       (.C(ap_clk),
        .CE(trunc_ln61_10_reg_23480),
        .D(p_0_in[14]),
        .Q(trunc_ln61_10_reg_2348[14]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_10_reg_2348_reg[14]_i_1 
       (.CI(\trunc_ln61_10_reg_2348_reg[10]_i_1_n_0 ),
        .CO({\trunc_ln61_10_reg_2348_reg[14]_i_1_n_0 ,\trunc_ln61_10_reg_2348_reg[14]_i_1_n_1 ,\trunc_ln61_10_reg_2348_reg[14]_i_1_n_2 ,\trunc_ln61_10_reg_2348_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_7_reg[14:11]),
        .O(p_0_in[14:11]),
        .S({\trunc_ln61_10_reg_2348[14]_i_2_n_0 ,\trunc_ln61_10_reg_2348[14]_i_3_n_0 ,\trunc_ln61_10_reg_2348[14]_i_4_n_0 ,\trunc_ln61_10_reg_2348[14]_i_5_n_0 }));
  FDRE \trunc_ln61_10_reg_2348_reg[15] 
       (.C(ap_clk),
        .CE(trunc_ln61_10_reg_23480),
        .D(p_0_in[15]),
        .Q(trunc_ln61_10_reg_2348[15]),
        .R(1'b0));
  FDRE \trunc_ln61_10_reg_2348_reg[16] 
       (.C(ap_clk),
        .CE(trunc_ln61_10_reg_23480),
        .D(p_0_in[16]),
        .Q(trunc_ln61_10_reg_2348[16]),
        .R(1'b0));
  FDRE \trunc_ln61_10_reg_2348_reg[17] 
       (.C(ap_clk),
        .CE(trunc_ln61_10_reg_23480),
        .D(p_0_in[17]),
        .Q(trunc_ln61_10_reg_2348[17]),
        .R(1'b0));
  FDRE \trunc_ln61_10_reg_2348_reg[18] 
       (.C(ap_clk),
        .CE(trunc_ln61_10_reg_23480),
        .D(p_0_in[18]),
        .Q(trunc_ln61_10_reg_2348[18]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_10_reg_2348_reg[18]_i_1 
       (.CI(\trunc_ln61_10_reg_2348_reg[14]_i_1_n_0 ),
        .CO({\trunc_ln61_10_reg_2348_reg[18]_i_1_n_0 ,\trunc_ln61_10_reg_2348_reg[18]_i_1_n_1 ,\trunc_ln61_10_reg_2348_reg[18]_i_1_n_2 ,\trunc_ln61_10_reg_2348_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_7_reg[18:15]),
        .O(p_0_in[18:15]),
        .S({\trunc_ln61_10_reg_2348[18]_i_2_n_0 ,\trunc_ln61_10_reg_2348[18]_i_3_n_0 ,\trunc_ln61_10_reg_2348[18]_i_4_n_0 ,\trunc_ln61_10_reg_2348[18]_i_5_n_0 }));
  FDRE \trunc_ln61_10_reg_2348_reg[19] 
       (.C(ap_clk),
        .CE(trunc_ln61_10_reg_23480),
        .D(p_0_in[19]),
        .Q(trunc_ln61_10_reg_2348[19]),
        .R(1'b0));
  FDRE \trunc_ln61_10_reg_2348_reg[1] 
       (.C(ap_clk),
        .CE(trunc_ln61_10_reg_23480),
        .D(p_0_in[1]),
        .Q(trunc_ln61_10_reg_2348[1]),
        .R(1'b0));
  FDRE \trunc_ln61_10_reg_2348_reg[20] 
       (.C(ap_clk),
        .CE(trunc_ln61_10_reg_23480),
        .D(p_0_in[20]),
        .Q(trunc_ln61_10_reg_2348[20]),
        .R(1'b0));
  FDRE \trunc_ln61_10_reg_2348_reg[21] 
       (.C(ap_clk),
        .CE(trunc_ln61_10_reg_23480),
        .D(p_0_in[21]),
        .Q(trunc_ln61_10_reg_2348[21]),
        .R(1'b0));
  FDRE \trunc_ln61_10_reg_2348_reg[22] 
       (.C(ap_clk),
        .CE(trunc_ln61_10_reg_23480),
        .D(p_0_in[22]),
        .Q(trunc_ln61_10_reg_2348[22]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_10_reg_2348_reg[22]_i_1 
       (.CI(\trunc_ln61_10_reg_2348_reg[18]_i_1_n_0 ),
        .CO({\trunc_ln61_10_reg_2348_reg[22]_i_1_n_0 ,\trunc_ln61_10_reg_2348_reg[22]_i_1_n_1 ,\trunc_ln61_10_reg_2348_reg[22]_i_1_n_2 ,\trunc_ln61_10_reg_2348_reg[22]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_7_reg[22:19]),
        .O(p_0_in[22:19]),
        .S({\trunc_ln61_10_reg_2348[22]_i_2_n_0 ,\trunc_ln61_10_reg_2348[22]_i_3_n_0 ,\trunc_ln61_10_reg_2348[22]_i_4_n_0 ,\trunc_ln61_10_reg_2348[22]_i_5_n_0 }));
  FDRE \trunc_ln61_10_reg_2348_reg[23] 
       (.C(ap_clk),
        .CE(trunc_ln61_10_reg_23480),
        .D(p_0_in[23]),
        .Q(trunc_ln61_10_reg_2348[23]),
        .R(1'b0));
  FDRE \trunc_ln61_10_reg_2348_reg[24] 
       (.C(ap_clk),
        .CE(trunc_ln61_10_reg_23480),
        .D(p_0_in[24]),
        .Q(trunc_ln61_10_reg_2348[24]),
        .R(1'b0));
  FDRE \trunc_ln61_10_reg_2348_reg[25] 
       (.C(ap_clk),
        .CE(trunc_ln61_10_reg_23480),
        .D(p_0_in[25]),
        .Q(trunc_ln61_10_reg_2348[25]),
        .R(1'b0));
  FDRE \trunc_ln61_10_reg_2348_reg[26] 
       (.C(ap_clk),
        .CE(trunc_ln61_10_reg_23480),
        .D(p_0_in[26]),
        .Q(trunc_ln61_10_reg_2348[26]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_10_reg_2348_reg[26]_i_1 
       (.CI(\trunc_ln61_10_reg_2348_reg[22]_i_1_n_0 ),
        .CO({\trunc_ln61_10_reg_2348_reg[26]_i_1_n_0 ,\trunc_ln61_10_reg_2348_reg[26]_i_1_n_1 ,\trunc_ln61_10_reg_2348_reg[26]_i_1_n_2 ,\trunc_ln61_10_reg_2348_reg[26]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_7_reg[26:23]),
        .O(p_0_in[26:23]),
        .S({\trunc_ln61_10_reg_2348[26]_i_2_n_0 ,\trunc_ln61_10_reg_2348[26]_i_3_n_0 ,\trunc_ln61_10_reg_2348[26]_i_4_n_0 ,\trunc_ln61_10_reg_2348[26]_i_5_n_0 }));
  FDRE \trunc_ln61_10_reg_2348_reg[27] 
       (.C(ap_clk),
        .CE(trunc_ln61_10_reg_23480),
        .D(p_0_in[27]),
        .Q(trunc_ln61_10_reg_2348[27]),
        .R(1'b0));
  FDRE \trunc_ln61_10_reg_2348_reg[28] 
       (.C(ap_clk),
        .CE(trunc_ln61_10_reg_23480),
        .D(p_0_in[28]),
        .Q(trunc_ln61_10_reg_2348[28]),
        .R(1'b0));
  FDRE \trunc_ln61_10_reg_2348_reg[29] 
       (.C(ap_clk),
        .CE(trunc_ln61_10_reg_23480),
        .D(p_0_in[29]),
        .Q(trunc_ln61_10_reg_2348[29]),
        .R(1'b0));
  FDRE \trunc_ln61_10_reg_2348_reg[2] 
       (.C(ap_clk),
        .CE(trunc_ln61_10_reg_23480),
        .D(p_0_in[2]),
        .Q(trunc_ln61_10_reg_2348[2]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_10_reg_2348_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\trunc_ln61_10_reg_2348_reg[2]_i_1_n_0 ,\trunc_ln61_10_reg_2348_reg[2]_i_1_n_1 ,\trunc_ln61_10_reg_2348_reg[2]_i_1_n_2 ,\trunc_ln61_10_reg_2348_reg[2]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({current_rate_7_reg[2:0],1'b0}),
        .O({p_0_in[2:0],\NLW_trunc_ln61_10_reg_2348_reg[2]_i_1_O_UNCONNECTED [0]}),
        .S({\trunc_ln61_10_reg_2348[2]_i_2_n_0 ,\trunc_ln61_10_reg_2348[2]_i_3_n_0 ,\trunc_ln61_10_reg_2348[2]_i_4_n_0 ,filtered_real_1_o_mem_read_reg_2044[2]}));
  FDRE \trunc_ln61_10_reg_2348_reg[30] 
       (.C(ap_clk),
        .CE(trunc_ln61_10_reg_23480),
        .D(p_0_in[30]),
        .Q(trunc_ln61_10_reg_2348[30]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_10_reg_2348_reg[30]_i_1 
       (.CI(\trunc_ln61_10_reg_2348_reg[26]_i_1_n_0 ),
        .CO({\trunc_ln61_10_reg_2348_reg[30]_i_1_n_0 ,\trunc_ln61_10_reg_2348_reg[30]_i_1_n_1 ,\trunc_ln61_10_reg_2348_reg[30]_i_1_n_2 ,\trunc_ln61_10_reg_2348_reg[30]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_7_reg[30:27]),
        .O(p_0_in[30:27]),
        .S({\trunc_ln61_10_reg_2348[30]_i_2_n_0 ,\trunc_ln61_10_reg_2348[30]_i_3_n_0 ,\trunc_ln61_10_reg_2348[30]_i_4_n_0 ,\trunc_ln61_10_reg_2348[30]_i_5_n_0 }));
  FDRE \trunc_ln61_10_reg_2348_reg[31] 
       (.C(ap_clk),
        .CE(trunc_ln61_10_reg_23480),
        .D(p_0_in[31]),
        .Q(trunc_ln61_10_reg_2348[31]),
        .R(1'b0));
  FDRE \trunc_ln61_10_reg_2348_reg[32] 
       (.C(ap_clk),
        .CE(trunc_ln61_10_reg_23480),
        .D(p_0_in[32]),
        .Q(trunc_ln61_10_reg_2348[32]),
        .R(1'b0));
  FDRE \trunc_ln61_10_reg_2348_reg[33] 
       (.C(ap_clk),
        .CE(trunc_ln61_10_reg_23480),
        .D(p_0_in[33]),
        .Q(trunc_ln61_10_reg_2348[33]),
        .R(1'b0));
  FDRE \trunc_ln61_10_reg_2348_reg[34] 
       (.C(ap_clk),
        .CE(trunc_ln61_10_reg_23480),
        .D(p_0_in[34]),
        .Q(trunc_ln61_10_reg_2348[34]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_10_reg_2348_reg[34]_i_1 
       (.CI(\trunc_ln61_10_reg_2348_reg[30]_i_1_n_0 ),
        .CO({\trunc_ln61_10_reg_2348_reg[34]_i_1_n_0 ,\trunc_ln61_10_reg_2348_reg[34]_i_1_n_1 ,\trunc_ln61_10_reg_2348_reg[34]_i_1_n_2 ,\trunc_ln61_10_reg_2348_reg[34]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({filtered_real_1_o_mem_read_reg_2044[36:34],\trunc_ln61_10_reg_2348[34]_i_2_n_0 }),
        .O(p_0_in[34:31]),
        .S({\trunc_ln61_10_reg_2348[34]_i_3_n_0 ,\trunc_ln61_10_reg_2348[34]_i_4_n_0 ,\trunc_ln61_10_reg_2348[34]_i_5_n_0 ,\trunc_ln61_10_reg_2348[34]_i_6_n_0 }));
  FDRE \trunc_ln61_10_reg_2348_reg[35] 
       (.C(ap_clk),
        .CE(trunc_ln61_10_reg_23480),
        .D(p_0_in[35]),
        .Q(trunc_ln61_10_reg_2348[35]),
        .R(1'b0));
  FDRE \trunc_ln61_10_reg_2348_reg[36] 
       (.C(ap_clk),
        .CE(trunc_ln61_10_reg_23480),
        .D(p_0_in[36]),
        .Q(trunc_ln61_10_reg_2348[36]),
        .R(1'b0));
  FDRE \trunc_ln61_10_reg_2348_reg[37] 
       (.C(ap_clk),
        .CE(trunc_ln61_10_reg_23480),
        .D(p_0_in[37]),
        .Q(trunc_ln61_10_reg_2348[37]),
        .R(1'b0));
  FDRE \trunc_ln61_10_reg_2348_reg[38] 
       (.C(ap_clk),
        .CE(trunc_ln61_10_reg_23480),
        .D(p_0_in[38]),
        .Q(trunc_ln61_10_reg_2348[38]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_10_reg_2348_reg[38]_i_1 
       (.CI(\trunc_ln61_10_reg_2348_reg[34]_i_1_n_0 ),
        .CO({\trunc_ln61_10_reg_2348_reg[38]_i_1_n_0 ,\trunc_ln61_10_reg_2348_reg[38]_i_1_n_1 ,\trunc_ln61_10_reg_2348_reg[38]_i_1_n_2 ,\trunc_ln61_10_reg_2348_reg[38]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(filtered_real_1_o_mem_read_reg_2044[40:37]),
        .O(p_0_in[38:35]),
        .S({\trunc_ln61_10_reg_2348[38]_i_2_n_0 ,\trunc_ln61_10_reg_2348[38]_i_3_n_0 ,\trunc_ln61_10_reg_2348[38]_i_4_n_0 ,\trunc_ln61_10_reg_2348[38]_i_5_n_0 }));
  FDRE \trunc_ln61_10_reg_2348_reg[39] 
       (.C(ap_clk),
        .CE(trunc_ln61_10_reg_23480),
        .D(p_0_in[39]),
        .Q(trunc_ln61_10_reg_2348[39]),
        .R(1'b0));
  FDRE \trunc_ln61_10_reg_2348_reg[3] 
       (.C(ap_clk),
        .CE(trunc_ln61_10_reg_23480),
        .D(p_0_in[3]),
        .Q(trunc_ln61_10_reg_2348[3]),
        .R(1'b0));
  FDRE \trunc_ln61_10_reg_2348_reg[40] 
       (.C(ap_clk),
        .CE(trunc_ln61_10_reg_23480),
        .D(p_0_in[40]),
        .Q(trunc_ln61_10_reg_2348[40]),
        .R(1'b0));
  FDRE \trunc_ln61_10_reg_2348_reg[41] 
       (.C(ap_clk),
        .CE(trunc_ln61_10_reg_23480),
        .D(p_0_in[41]),
        .Q(trunc_ln61_10_reg_2348[41]),
        .R(1'b0));
  FDRE \trunc_ln61_10_reg_2348_reg[42] 
       (.C(ap_clk),
        .CE(trunc_ln61_10_reg_23480),
        .D(p_0_in[42]),
        .Q(trunc_ln61_10_reg_2348[42]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_10_reg_2348_reg[42]_i_1 
       (.CI(\trunc_ln61_10_reg_2348_reg[38]_i_1_n_0 ),
        .CO({\trunc_ln61_10_reg_2348_reg[42]_i_1_n_0 ,\trunc_ln61_10_reg_2348_reg[42]_i_1_n_1 ,\trunc_ln61_10_reg_2348_reg[42]_i_1_n_2 ,\trunc_ln61_10_reg_2348_reg[42]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(filtered_real_1_o_mem_read_reg_2044[44:41]),
        .O(p_0_in[42:39]),
        .S({\trunc_ln61_10_reg_2348[42]_i_2_n_0 ,\trunc_ln61_10_reg_2348[42]_i_3_n_0 ,\trunc_ln61_10_reg_2348[42]_i_4_n_0 ,\trunc_ln61_10_reg_2348[42]_i_5_n_0 }));
  FDRE \trunc_ln61_10_reg_2348_reg[43] 
       (.C(ap_clk),
        .CE(trunc_ln61_10_reg_23480),
        .D(p_0_in[43]),
        .Q(trunc_ln61_10_reg_2348[43]),
        .R(1'b0));
  FDRE \trunc_ln61_10_reg_2348_reg[44] 
       (.C(ap_clk),
        .CE(trunc_ln61_10_reg_23480),
        .D(p_0_in[44]),
        .Q(trunc_ln61_10_reg_2348[44]),
        .R(1'b0));
  FDRE \trunc_ln61_10_reg_2348_reg[45] 
       (.C(ap_clk),
        .CE(trunc_ln61_10_reg_23480),
        .D(p_0_in[45]),
        .Q(trunc_ln61_10_reg_2348[45]),
        .R(1'b0));
  FDRE \trunc_ln61_10_reg_2348_reg[46] 
       (.C(ap_clk),
        .CE(trunc_ln61_10_reg_23480),
        .D(p_0_in[46]),
        .Q(trunc_ln61_10_reg_2348[46]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_10_reg_2348_reg[46]_i_1 
       (.CI(\trunc_ln61_10_reg_2348_reg[42]_i_1_n_0 ),
        .CO({\trunc_ln61_10_reg_2348_reg[46]_i_1_n_0 ,\trunc_ln61_10_reg_2348_reg[46]_i_1_n_1 ,\trunc_ln61_10_reg_2348_reg[46]_i_1_n_2 ,\trunc_ln61_10_reg_2348_reg[46]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(filtered_real_1_o_mem_read_reg_2044[48:45]),
        .O(p_0_in[46:43]),
        .S({\trunc_ln61_10_reg_2348[46]_i_2_n_0 ,\trunc_ln61_10_reg_2348[46]_i_3_n_0 ,\trunc_ln61_10_reg_2348[46]_i_4_n_0 ,\trunc_ln61_10_reg_2348[46]_i_5_n_0 }));
  FDRE \trunc_ln61_10_reg_2348_reg[47] 
       (.C(ap_clk),
        .CE(trunc_ln61_10_reg_23480),
        .D(p_0_in[47]),
        .Q(trunc_ln61_10_reg_2348[47]),
        .R(1'b0));
  FDRE \trunc_ln61_10_reg_2348_reg[48] 
       (.C(ap_clk),
        .CE(trunc_ln61_10_reg_23480),
        .D(p_0_in[48]),
        .Q(trunc_ln61_10_reg_2348[48]),
        .R(1'b0));
  FDRE \trunc_ln61_10_reg_2348_reg[49] 
       (.C(ap_clk),
        .CE(trunc_ln61_10_reg_23480),
        .D(p_0_in[49]),
        .Q(trunc_ln61_10_reg_2348[49]),
        .R(1'b0));
  FDRE \trunc_ln61_10_reg_2348_reg[4] 
       (.C(ap_clk),
        .CE(trunc_ln61_10_reg_23480),
        .D(p_0_in[4]),
        .Q(trunc_ln61_10_reg_2348[4]),
        .R(1'b0));
  FDRE \trunc_ln61_10_reg_2348_reg[50] 
       (.C(ap_clk),
        .CE(trunc_ln61_10_reg_23480),
        .D(p_0_in[50]),
        .Q(trunc_ln61_10_reg_2348[50]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_10_reg_2348_reg[50]_i_1 
       (.CI(\trunc_ln61_10_reg_2348_reg[46]_i_1_n_0 ),
        .CO({\trunc_ln61_10_reg_2348_reg[50]_i_1_n_0 ,\trunc_ln61_10_reg_2348_reg[50]_i_1_n_1 ,\trunc_ln61_10_reg_2348_reg[50]_i_1_n_2 ,\trunc_ln61_10_reg_2348_reg[50]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(filtered_real_1_o_mem_read_reg_2044[52:49]),
        .O(p_0_in[50:47]),
        .S({\trunc_ln61_10_reg_2348[50]_i_2_n_0 ,\trunc_ln61_10_reg_2348[50]_i_3_n_0 ,\trunc_ln61_10_reg_2348[50]_i_4_n_0 ,\trunc_ln61_10_reg_2348[50]_i_5_n_0 }));
  FDRE \trunc_ln61_10_reg_2348_reg[51] 
       (.C(ap_clk),
        .CE(trunc_ln61_10_reg_23480),
        .D(p_0_in[51]),
        .Q(trunc_ln61_10_reg_2348[51]),
        .R(1'b0));
  FDRE \trunc_ln61_10_reg_2348_reg[52] 
       (.C(ap_clk),
        .CE(trunc_ln61_10_reg_23480),
        .D(p_0_in[52]),
        .Q(trunc_ln61_10_reg_2348[52]),
        .R(1'b0));
  FDRE \trunc_ln61_10_reg_2348_reg[53] 
       (.C(ap_clk),
        .CE(trunc_ln61_10_reg_23480),
        .D(p_0_in[53]),
        .Q(trunc_ln61_10_reg_2348[53]),
        .R(1'b0));
  FDRE \trunc_ln61_10_reg_2348_reg[54] 
       (.C(ap_clk),
        .CE(trunc_ln61_10_reg_23480),
        .D(p_0_in[54]),
        .Q(trunc_ln61_10_reg_2348[54]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_10_reg_2348_reg[54]_i_1 
       (.CI(\trunc_ln61_10_reg_2348_reg[50]_i_1_n_0 ),
        .CO({\trunc_ln61_10_reg_2348_reg[54]_i_1_n_0 ,\trunc_ln61_10_reg_2348_reg[54]_i_1_n_1 ,\trunc_ln61_10_reg_2348_reg[54]_i_1_n_2 ,\trunc_ln61_10_reg_2348_reg[54]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(filtered_real_1_o_mem_read_reg_2044[56:53]),
        .O(p_0_in[54:51]),
        .S({\trunc_ln61_10_reg_2348[54]_i_2_n_0 ,\trunc_ln61_10_reg_2348[54]_i_3_n_0 ,\trunc_ln61_10_reg_2348[54]_i_4_n_0 ,\trunc_ln61_10_reg_2348[54]_i_5_n_0 }));
  FDRE \trunc_ln61_10_reg_2348_reg[55] 
       (.C(ap_clk),
        .CE(trunc_ln61_10_reg_23480),
        .D(p_0_in[55]),
        .Q(trunc_ln61_10_reg_2348[55]),
        .R(1'b0));
  FDRE \trunc_ln61_10_reg_2348_reg[56] 
       (.C(ap_clk),
        .CE(trunc_ln61_10_reg_23480),
        .D(p_0_in[56]),
        .Q(trunc_ln61_10_reg_2348[56]),
        .R(1'b0));
  FDRE \trunc_ln61_10_reg_2348_reg[57] 
       (.C(ap_clk),
        .CE(trunc_ln61_10_reg_23480),
        .D(p_0_in[57]),
        .Q(trunc_ln61_10_reg_2348[57]),
        .R(1'b0));
  FDRE \trunc_ln61_10_reg_2348_reg[58] 
       (.C(ap_clk),
        .CE(trunc_ln61_10_reg_23480),
        .D(p_0_in[58]),
        .Q(trunc_ln61_10_reg_2348[58]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_10_reg_2348_reg[58]_i_1 
       (.CI(\trunc_ln61_10_reg_2348_reg[54]_i_1_n_0 ),
        .CO({\trunc_ln61_10_reg_2348_reg[58]_i_1_n_0 ,\trunc_ln61_10_reg_2348_reg[58]_i_1_n_1 ,\trunc_ln61_10_reg_2348_reg[58]_i_1_n_2 ,\trunc_ln61_10_reg_2348_reg[58]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(filtered_real_1_o_mem_read_reg_2044[60:57]),
        .O(p_0_in[58:55]),
        .S({\trunc_ln61_10_reg_2348[58]_i_2_n_0 ,\trunc_ln61_10_reg_2348[58]_i_3_n_0 ,\trunc_ln61_10_reg_2348[58]_i_4_n_0 ,\trunc_ln61_10_reg_2348[58]_i_5_n_0 }));
  FDRE \trunc_ln61_10_reg_2348_reg[59] 
       (.C(ap_clk),
        .CE(trunc_ln61_10_reg_23480),
        .D(p_0_in[59]),
        .Q(trunc_ln61_10_reg_2348[59]),
        .R(1'b0));
  FDRE \trunc_ln61_10_reg_2348_reg[5] 
       (.C(ap_clk),
        .CE(trunc_ln61_10_reg_23480),
        .D(p_0_in[5]),
        .Q(trunc_ln61_10_reg_2348[5]),
        .R(1'b0));
  FDRE \trunc_ln61_10_reg_2348_reg[60] 
       (.C(ap_clk),
        .CE(trunc_ln61_10_reg_23480),
        .D(p_0_in[60]),
        .Q(trunc_ln61_10_reg_2348[60]),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \trunc_ln61_10_reg_2348_reg[60]_i_11 
       (.CI(\trunc_ln61_10_reg_2348_reg[60]_i_27_n_0 ),
        .CO({\trunc_ln61_10_reg_2348_reg[60]_i_11_n_0 ,\trunc_ln61_10_reg_2348_reg[60]_i_11_n_1 ,\trunc_ln61_10_reg_2348_reg[60]_i_11_n_2 ,\trunc_ln61_10_reg_2348_reg[60]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_trunc_ln61_10_reg_2348_reg[60]_i_11_O_UNCONNECTED [3:0]),
        .S({\trunc_ln61_10_reg_2348[60]_i_28_n_0 ,\trunc_ln61_10_reg_2348[60]_i_29_n_0 ,\trunc_ln61_10_reg_2348[60]_i_30_n_0 ,\trunc_ln61_10_reg_2348[60]_i_31_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_10_reg_2348_reg[60]_i_2 
       (.CI(\trunc_ln61_10_reg_2348_reg[58]_i_1_n_0 ),
        .CO({\NLW_trunc_ln61_10_reg_2348_reg[60]_i_2_CO_UNCONNECTED [3:1],\trunc_ln61_10_reg_2348_reg[60]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,filtered_real_1_o_mem_read_reg_2044[61]}),
        .O({\NLW_trunc_ln61_10_reg_2348_reg[60]_i_2_O_UNCONNECTED [3:2],p_0_in[60:59]}),
        .S({1'b0,1'b0,\trunc_ln61_10_reg_2348[60]_i_7_n_0 ,\trunc_ln61_10_reg_2348[60]_i_8_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \trunc_ln61_10_reg_2348_reg[60]_i_22 
       (.CI(1'b0),
        .CO({\trunc_ln61_10_reg_2348_reg[60]_i_22_n_0 ,\trunc_ln61_10_reg_2348_reg[60]_i_22_n_1 ,\trunc_ln61_10_reg_2348_reg[60]_i_22_n_2 ,\trunc_ln61_10_reg_2348_reg[60]_i_22_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\trunc_ln61_10_reg_2348[60]_i_36_n_0 ,\trunc_ln61_10_reg_2348[60]_i_37_n_0 ,\trunc_ln61_10_reg_2348[60]_i_38_n_0 }),
        .O(\NLW_trunc_ln61_10_reg_2348_reg[60]_i_22_O_UNCONNECTED [3:0]),
        .S({\trunc_ln61_10_reg_2348[60]_i_39_n_0 ,\trunc_ln61_10_reg_2348[60]_i_40_n_0 ,\trunc_ln61_10_reg_2348[60]_i_41_n_0 ,\trunc_ln61_10_reg_2348[60]_i_42_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \trunc_ln61_10_reg_2348_reg[60]_i_27 
       (.CI(\trunc_ln61_10_reg_2348_reg[60]_i_43_n_0 ),
        .CO({\trunc_ln61_10_reg_2348_reg[60]_i_27_n_0 ,\trunc_ln61_10_reg_2348_reg[60]_i_27_n_1 ,\trunc_ln61_10_reg_2348_reg[60]_i_27_n_2 ,\trunc_ln61_10_reg_2348_reg[60]_i_27_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_trunc_ln61_10_reg_2348_reg[60]_i_27_O_UNCONNECTED [3:0]),
        .S({\trunc_ln61_10_reg_2348[60]_i_44_n_0 ,\trunc_ln61_10_reg_2348[60]_i_45_n_0 ,\trunc_ln61_10_reg_2348[60]_i_46_n_0 ,\trunc_ln61_10_reg_2348[60]_i_47_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \trunc_ln61_10_reg_2348_reg[60]_i_3 
       (.CI(\trunc_ln61_10_reg_2348_reg[60]_i_9_n_0 ),
        .CO({\NLW_trunc_ln61_10_reg_2348_reg[60]_i_3_CO_UNCONNECTED [3:1],icmp_ln58_22_fu_1867_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,current_rate_7_reg[31]}),
        .O(\NLW_trunc_ln61_10_reg_2348_reg[60]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\trunc_ln61_10_reg_2348[60]_i_10_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \trunc_ln61_10_reg_2348_reg[60]_i_4 
       (.CI(\trunc_ln61_10_reg_2348_reg[60]_i_11_n_0 ),
        .CO({icmp_ln58_23_fu_1877_p2,\trunc_ln61_10_reg_2348_reg[60]_i_4_n_1 ,\trunc_ln61_10_reg_2348_reg[60]_i_4_n_2 ,\trunc_ln61_10_reg_2348_reg[60]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({current_factor_7_reg[31],1'b0,1'b0,1'b0}),
        .O(\NLW_trunc_ln61_10_reg_2348_reg[60]_i_4_O_UNCONNECTED [3:0]),
        .S({\trunc_ln61_10_reg_2348[60]_i_12_n_0 ,\trunc_ln61_10_reg_2348[60]_i_13_n_0 ,\trunc_ln61_10_reg_2348[60]_i_14_n_0 ,\trunc_ln61_10_reg_2348[60]_i_15_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \trunc_ln61_10_reg_2348_reg[60]_i_43 
       (.CI(1'b0),
        .CO({\trunc_ln61_10_reg_2348_reg[60]_i_43_n_0 ,\trunc_ln61_10_reg_2348_reg[60]_i_43_n_1 ,\trunc_ln61_10_reg_2348_reg[60]_i_43_n_2 ,\trunc_ln61_10_reg_2348_reg[60]_i_43_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\trunc_ln61_10_reg_2348[60]_i_48_n_0 }),
        .O(\NLW_trunc_ln61_10_reg_2348_reg[60]_i_43_O_UNCONNECTED [3:0]),
        .S({\trunc_ln61_10_reg_2348[60]_i_49_n_0 ,\trunc_ln61_10_reg_2348[60]_i_50_n_0 ,\trunc_ln61_10_reg_2348[60]_i_51_n_0 ,\trunc_ln61_10_reg_2348[60]_i_52_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \trunc_ln61_10_reg_2348_reg[60]_i_9 
       (.CI(\trunc_ln61_10_reg_2348_reg[60]_i_22_n_0 ),
        .CO({\trunc_ln61_10_reg_2348_reg[60]_i_9_n_0 ,\trunc_ln61_10_reg_2348_reg[60]_i_9_n_1 ,\trunc_ln61_10_reg_2348_reg[60]_i_9_n_2 ,\trunc_ln61_10_reg_2348_reg[60]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_trunc_ln61_10_reg_2348_reg[60]_i_9_O_UNCONNECTED [3:0]),
        .S({\trunc_ln61_10_reg_2348[60]_i_23_n_0 ,\trunc_ln61_10_reg_2348[60]_i_24_n_0 ,\trunc_ln61_10_reg_2348[60]_i_25_n_0 ,\trunc_ln61_10_reg_2348[60]_i_26_n_0 }));
  FDRE \trunc_ln61_10_reg_2348_reg[6] 
       (.C(ap_clk),
        .CE(trunc_ln61_10_reg_23480),
        .D(p_0_in[6]),
        .Q(trunc_ln61_10_reg_2348[6]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_10_reg_2348_reg[6]_i_1 
       (.CI(\trunc_ln61_10_reg_2348_reg[2]_i_1_n_0 ),
        .CO({\trunc_ln61_10_reg_2348_reg[6]_i_1_n_0 ,\trunc_ln61_10_reg_2348_reg[6]_i_1_n_1 ,\trunc_ln61_10_reg_2348_reg[6]_i_1_n_2 ,\trunc_ln61_10_reg_2348_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_7_reg[6:3]),
        .O(p_0_in[6:3]),
        .S({\trunc_ln61_10_reg_2348[6]_i_2_n_0 ,\trunc_ln61_10_reg_2348[6]_i_3_n_0 ,\trunc_ln61_10_reg_2348[6]_i_4_n_0 ,\trunc_ln61_10_reg_2348[6]_i_5_n_0 }));
  FDRE \trunc_ln61_10_reg_2348_reg[7] 
       (.C(ap_clk),
        .CE(trunc_ln61_10_reg_23480),
        .D(p_0_in[7]),
        .Q(trunc_ln61_10_reg_2348[7]),
        .R(1'b0));
  FDRE \trunc_ln61_10_reg_2348_reg[8] 
       (.C(ap_clk),
        .CE(trunc_ln61_10_reg_23480),
        .D(p_0_in[8]),
        .Q(trunc_ln61_10_reg_2348[8]),
        .R(1'b0));
  FDRE \trunc_ln61_10_reg_2348_reg[9] 
       (.C(ap_clk),
        .CE(trunc_ln61_10_reg_23480),
        .D(p_0_in[9]),
        .Q(trunc_ln61_10_reg_2348[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_1_reg_2134[10]_i_2 
       (.I0(current_rate_9_reg[10]),
        .I1(raw_data_real_o_mem_read_reg_2094[13]),
        .O(\trunc_ln61_1_reg_2134[10]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_1_reg_2134[10]_i_3 
       (.I0(current_rate_9_reg[9]),
        .I1(raw_data_real_o_mem_read_reg_2094[12]),
        .O(\trunc_ln61_1_reg_2134[10]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_1_reg_2134[10]_i_4 
       (.I0(current_rate_9_reg[8]),
        .I1(raw_data_real_o_mem_read_reg_2094[11]),
        .O(\trunc_ln61_1_reg_2134[10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_1_reg_2134[10]_i_5 
       (.I0(current_rate_9_reg[7]),
        .I1(raw_data_real_o_mem_read_reg_2094[10]),
        .O(\trunc_ln61_1_reg_2134[10]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_1_reg_2134[14]_i_2 
       (.I0(current_rate_9_reg[14]),
        .I1(raw_data_real_o_mem_read_reg_2094[17]),
        .O(\trunc_ln61_1_reg_2134[14]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_1_reg_2134[14]_i_3 
       (.I0(current_rate_9_reg[13]),
        .I1(raw_data_real_o_mem_read_reg_2094[16]),
        .O(\trunc_ln61_1_reg_2134[14]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_1_reg_2134[14]_i_4 
       (.I0(current_rate_9_reg[12]),
        .I1(raw_data_real_o_mem_read_reg_2094[15]),
        .O(\trunc_ln61_1_reg_2134[14]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_1_reg_2134[14]_i_5 
       (.I0(current_rate_9_reg[11]),
        .I1(raw_data_real_o_mem_read_reg_2094[14]),
        .O(\trunc_ln61_1_reg_2134[14]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_1_reg_2134[18]_i_2 
       (.I0(current_rate_9_reg[18]),
        .I1(raw_data_real_o_mem_read_reg_2094[21]),
        .O(\trunc_ln61_1_reg_2134[18]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_1_reg_2134[18]_i_3 
       (.I0(current_rate_9_reg[17]),
        .I1(raw_data_real_o_mem_read_reg_2094[20]),
        .O(\trunc_ln61_1_reg_2134[18]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_1_reg_2134[18]_i_4 
       (.I0(current_rate_9_reg[16]),
        .I1(raw_data_real_o_mem_read_reg_2094[19]),
        .O(\trunc_ln61_1_reg_2134[18]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_1_reg_2134[18]_i_5 
       (.I0(current_rate_9_reg[15]),
        .I1(raw_data_real_o_mem_read_reg_2094[18]),
        .O(\trunc_ln61_1_reg_2134[18]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_1_reg_2134[22]_i_2 
       (.I0(current_rate_9_reg[22]),
        .I1(raw_data_real_o_mem_read_reg_2094[25]),
        .O(\trunc_ln61_1_reg_2134[22]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_1_reg_2134[22]_i_3 
       (.I0(current_rate_9_reg[21]),
        .I1(raw_data_real_o_mem_read_reg_2094[24]),
        .O(\trunc_ln61_1_reg_2134[22]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_1_reg_2134[22]_i_4 
       (.I0(current_rate_9_reg[20]),
        .I1(raw_data_real_o_mem_read_reg_2094[23]),
        .O(\trunc_ln61_1_reg_2134[22]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_1_reg_2134[22]_i_5 
       (.I0(current_rate_9_reg[19]),
        .I1(raw_data_real_o_mem_read_reg_2094[22]),
        .O(\trunc_ln61_1_reg_2134[22]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_1_reg_2134[26]_i_2 
       (.I0(current_rate_9_reg[26]),
        .I1(raw_data_real_o_mem_read_reg_2094[29]),
        .O(\trunc_ln61_1_reg_2134[26]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_1_reg_2134[26]_i_3 
       (.I0(current_rate_9_reg[25]),
        .I1(raw_data_real_o_mem_read_reg_2094[28]),
        .O(\trunc_ln61_1_reg_2134[26]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_1_reg_2134[26]_i_4 
       (.I0(current_rate_9_reg[24]),
        .I1(raw_data_real_o_mem_read_reg_2094[27]),
        .O(\trunc_ln61_1_reg_2134[26]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_1_reg_2134[26]_i_5 
       (.I0(current_rate_9_reg[23]),
        .I1(raw_data_real_o_mem_read_reg_2094[26]),
        .O(\trunc_ln61_1_reg_2134[26]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_1_reg_2134[2]_i_2 
       (.I0(current_rate_9_reg[2]),
        .I1(raw_data_real_o_mem_read_reg_2094[5]),
        .O(\trunc_ln61_1_reg_2134[2]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_1_reg_2134[2]_i_3 
       (.I0(current_rate_9_reg[1]),
        .I1(raw_data_real_o_mem_read_reg_2094[4]),
        .O(\trunc_ln61_1_reg_2134[2]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_1_reg_2134[2]_i_4 
       (.I0(current_rate_9_reg[0]),
        .I1(raw_data_real_o_mem_read_reg_2094[3]),
        .O(\trunc_ln61_1_reg_2134[2]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_1_reg_2134[30]_i_2 
       (.I0(current_rate_9_reg[30]),
        .I1(raw_data_real_o_mem_read_reg_2094[33]),
        .O(\trunc_ln61_1_reg_2134[30]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_1_reg_2134[30]_i_3 
       (.I0(current_rate_9_reg[29]),
        .I1(raw_data_real_o_mem_read_reg_2094[32]),
        .O(\trunc_ln61_1_reg_2134[30]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_1_reg_2134[30]_i_4 
       (.I0(current_rate_9_reg[28]),
        .I1(raw_data_real_o_mem_read_reg_2094[31]),
        .O(\trunc_ln61_1_reg_2134[30]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_1_reg_2134[30]_i_5 
       (.I0(current_rate_9_reg[27]),
        .I1(raw_data_real_o_mem_read_reg_2094[30]),
        .O(\trunc_ln61_1_reg_2134[30]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln61_1_reg_2134[34]_i_2 
       (.I0(raw_data_real_o_mem_read_reg_2094[34]),
        .O(\trunc_ln61_1_reg_2134[34]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_1_reg_2134[34]_i_3 
       (.I0(raw_data_real_o_mem_read_reg_2094[36]),
        .I1(raw_data_real_o_mem_read_reg_2094[37]),
        .O(\trunc_ln61_1_reg_2134[34]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_1_reg_2134[34]_i_4 
       (.I0(raw_data_real_o_mem_read_reg_2094[35]),
        .I1(raw_data_real_o_mem_read_reg_2094[36]),
        .O(\trunc_ln61_1_reg_2134[34]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_1_reg_2134[34]_i_5 
       (.I0(raw_data_real_o_mem_read_reg_2094[34]),
        .I1(raw_data_real_o_mem_read_reg_2094[35]),
        .O(\trunc_ln61_1_reg_2134[34]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_1_reg_2134[34]_i_6 
       (.I0(raw_data_real_o_mem_read_reg_2094[34]),
        .I1(current_rate_9_reg[31]),
        .O(\trunc_ln61_1_reg_2134[34]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_1_reg_2134[38]_i_2 
       (.I0(raw_data_real_o_mem_read_reg_2094[40]),
        .I1(raw_data_real_o_mem_read_reg_2094[41]),
        .O(\trunc_ln61_1_reg_2134[38]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_1_reg_2134[38]_i_3 
       (.I0(raw_data_real_o_mem_read_reg_2094[39]),
        .I1(raw_data_real_o_mem_read_reg_2094[40]),
        .O(\trunc_ln61_1_reg_2134[38]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_1_reg_2134[38]_i_4 
       (.I0(raw_data_real_o_mem_read_reg_2094[38]),
        .I1(raw_data_real_o_mem_read_reg_2094[39]),
        .O(\trunc_ln61_1_reg_2134[38]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_1_reg_2134[38]_i_5 
       (.I0(raw_data_real_o_mem_read_reg_2094[37]),
        .I1(raw_data_real_o_mem_read_reg_2094[38]),
        .O(\trunc_ln61_1_reg_2134[38]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_1_reg_2134[42]_i_2 
       (.I0(raw_data_real_o_mem_read_reg_2094[44]),
        .I1(raw_data_real_o_mem_read_reg_2094[45]),
        .O(\trunc_ln61_1_reg_2134[42]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_1_reg_2134[42]_i_3 
       (.I0(raw_data_real_o_mem_read_reg_2094[43]),
        .I1(raw_data_real_o_mem_read_reg_2094[44]),
        .O(\trunc_ln61_1_reg_2134[42]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_1_reg_2134[42]_i_4 
       (.I0(raw_data_real_o_mem_read_reg_2094[42]),
        .I1(raw_data_real_o_mem_read_reg_2094[43]),
        .O(\trunc_ln61_1_reg_2134[42]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_1_reg_2134[42]_i_5 
       (.I0(raw_data_real_o_mem_read_reg_2094[41]),
        .I1(raw_data_real_o_mem_read_reg_2094[42]),
        .O(\trunc_ln61_1_reg_2134[42]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_1_reg_2134[46]_i_2 
       (.I0(raw_data_real_o_mem_read_reg_2094[48]),
        .I1(raw_data_real_o_mem_read_reg_2094[49]),
        .O(\trunc_ln61_1_reg_2134[46]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_1_reg_2134[46]_i_3 
       (.I0(raw_data_real_o_mem_read_reg_2094[47]),
        .I1(raw_data_real_o_mem_read_reg_2094[48]),
        .O(\trunc_ln61_1_reg_2134[46]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_1_reg_2134[46]_i_4 
       (.I0(raw_data_real_o_mem_read_reg_2094[46]),
        .I1(raw_data_real_o_mem_read_reg_2094[47]),
        .O(\trunc_ln61_1_reg_2134[46]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_1_reg_2134[46]_i_5 
       (.I0(raw_data_real_o_mem_read_reg_2094[45]),
        .I1(raw_data_real_o_mem_read_reg_2094[46]),
        .O(\trunc_ln61_1_reg_2134[46]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_1_reg_2134[50]_i_2 
       (.I0(raw_data_real_o_mem_read_reg_2094[52]),
        .I1(raw_data_real_o_mem_read_reg_2094[53]),
        .O(\trunc_ln61_1_reg_2134[50]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_1_reg_2134[50]_i_3 
       (.I0(raw_data_real_o_mem_read_reg_2094[51]),
        .I1(raw_data_real_o_mem_read_reg_2094[52]),
        .O(\trunc_ln61_1_reg_2134[50]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_1_reg_2134[50]_i_4 
       (.I0(raw_data_real_o_mem_read_reg_2094[50]),
        .I1(raw_data_real_o_mem_read_reg_2094[51]),
        .O(\trunc_ln61_1_reg_2134[50]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_1_reg_2134[50]_i_5 
       (.I0(raw_data_real_o_mem_read_reg_2094[49]),
        .I1(raw_data_real_o_mem_read_reg_2094[50]),
        .O(\trunc_ln61_1_reg_2134[50]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_1_reg_2134[54]_i_2 
       (.I0(raw_data_real_o_mem_read_reg_2094[56]),
        .I1(raw_data_real_o_mem_read_reg_2094[57]),
        .O(\trunc_ln61_1_reg_2134[54]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_1_reg_2134[54]_i_3 
       (.I0(raw_data_real_o_mem_read_reg_2094[55]),
        .I1(raw_data_real_o_mem_read_reg_2094[56]),
        .O(\trunc_ln61_1_reg_2134[54]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_1_reg_2134[54]_i_4 
       (.I0(raw_data_real_o_mem_read_reg_2094[54]),
        .I1(raw_data_real_o_mem_read_reg_2094[55]),
        .O(\trunc_ln61_1_reg_2134[54]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_1_reg_2134[54]_i_5 
       (.I0(raw_data_real_o_mem_read_reg_2094[53]),
        .I1(raw_data_real_o_mem_read_reg_2094[54]),
        .O(\trunc_ln61_1_reg_2134[54]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_1_reg_2134[58]_i_2 
       (.I0(raw_data_real_o_mem_read_reg_2094[60]),
        .I1(raw_data_real_o_mem_read_reg_2094[61]),
        .O(\trunc_ln61_1_reg_2134[58]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_1_reg_2134[58]_i_3 
       (.I0(raw_data_real_o_mem_read_reg_2094[59]),
        .I1(raw_data_real_o_mem_read_reg_2094[60]),
        .O(\trunc_ln61_1_reg_2134[58]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_1_reg_2134[58]_i_4 
       (.I0(raw_data_real_o_mem_read_reg_2094[58]),
        .I1(raw_data_real_o_mem_read_reg_2094[59]),
        .O(\trunc_ln61_1_reg_2134[58]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_1_reg_2134[58]_i_5 
       (.I0(raw_data_real_o_mem_read_reg_2094[57]),
        .I1(raw_data_real_o_mem_read_reg_2094[58]),
        .O(\trunc_ln61_1_reg_2134[58]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_1_reg_2134[60]_i_11 
       (.I0(current_factor_9_reg[31]),
        .I1(current_factor_9_reg[30]),
        .O(\trunc_ln61_1_reg_2134[60]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_1_reg_2134[60]_i_12 
       (.I0(current_factor_9_reg[29]),
        .I1(current_factor_9_reg[28]),
        .O(\trunc_ln61_1_reg_2134[60]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_1_reg_2134[60]_i_13 
       (.I0(current_factor_9_reg[27]),
        .I1(current_factor_9_reg[26]),
        .O(\trunc_ln61_1_reg_2134[60]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_1_reg_2134[60]_i_14 
       (.I0(current_factor_9_reg[25]),
        .I1(current_factor_9_reg[24]),
        .O(\trunc_ln61_1_reg_2134[60]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \trunc_ln61_1_reg_2134[60]_i_15 
       (.I0(current_factor_9_reg[25]),
        .I1(current_factor_9_reg[26]),
        .I2(current_factor_9_reg[28]),
        .I3(current_factor_9_reg[29]),
        .I4(current_factor_9_reg[31]),
        .I5(current_factor_9_reg[30]),
        .O(\trunc_ln61_1_reg_2134[60]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \trunc_ln61_1_reg_2134[60]_i_16 
       (.I0(\trunc_ln61_1_reg_2134[60]_i_30_n_0 ),
        .I1(current_factor_9_reg[20]),
        .I2(current_factor_9_reg[19]),
        .I3(current_factor_9_reg[23]),
        .I4(current_factor_9_reg[22]),
        .I5(current_factor_9_reg[21]),
        .O(\trunc_ln61_1_reg_2134[60]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h0000230000002323)) 
    \trunc_ln61_1_reg_2134[60]_i_17 
       (.I0(current_factor_9_reg[19]),
        .I1(current_factor_9_reg[20]),
        .I2(current_factor_9_reg[18]),
        .I3(current_factor_9_reg[16]),
        .I4(current_factor_9_reg[17]),
        .I5(current_factor_9_reg[15]),
        .O(\trunc_ln61_1_reg_2134[60]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h0000230000002323)) 
    \trunc_ln61_1_reg_2134[60]_i_18 
       (.I0(current_factor_9_reg[13]),
        .I1(current_factor_9_reg[14]),
        .I2(current_factor_9_reg[12]),
        .I3(current_factor_9_reg[10]),
        .I4(current_factor_9_reg[11]),
        .I5(current_factor_9_reg[9]),
        .O(\trunc_ln61_1_reg_2134[60]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \trunc_ln61_1_reg_2134[60]_i_19 
       (.I0(\trunc_ln61_1_reg_2134[60]_i_31_n_0 ),
        .I1(current_factor_9_reg[0]),
        .I2(current_factor_9_reg[1]),
        .I3(current_factor_9_reg[2]),
        .I4(\trunc_ln61_1_reg_2134[60]_i_32_n_0 ),
        .I5(\trunc_ln61_1_reg_2134[60]_i_33_n_0 ),
        .O(\trunc_ln61_1_reg_2134[60]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_1_reg_2134[60]_i_21 
       (.I0(current_rate_9_reg[29]),
        .I1(current_rate_9_reg[28]),
        .O(\trunc_ln61_1_reg_2134[60]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_1_reg_2134[60]_i_22 
       (.I0(current_rate_9_reg[27]),
        .I1(current_rate_9_reg[26]),
        .O(\trunc_ln61_1_reg_2134[60]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_1_reg_2134[60]_i_23 
       (.I0(current_rate_9_reg[25]),
        .I1(current_rate_9_reg[24]),
        .O(\trunc_ln61_1_reg_2134[60]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_1_reg_2134[60]_i_24 
       (.I0(current_rate_9_reg[23]),
        .I1(current_rate_9_reg[22]),
        .O(\trunc_ln61_1_reg_2134[60]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_1_reg_2134[60]_i_26 
       (.I0(current_factor_9_reg[23]),
        .I1(current_factor_9_reg[22]),
        .O(\trunc_ln61_1_reg_2134[60]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_1_reg_2134[60]_i_27 
       (.I0(current_factor_9_reg[21]),
        .I1(current_factor_9_reg[20]),
        .O(\trunc_ln61_1_reg_2134[60]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_1_reg_2134[60]_i_28 
       (.I0(current_factor_9_reg[19]),
        .I1(current_factor_9_reg[18]),
        .O(\trunc_ln61_1_reg_2134[60]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_1_reg_2134[60]_i_29 
       (.I0(current_factor_9_reg[17]),
        .I1(current_factor_9_reg[16]),
        .O(\trunc_ln61_1_reg_2134[60]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h0000230000002323)) 
    \trunc_ln61_1_reg_2134[60]_i_30 
       (.I0(current_factor_9_reg[28]),
        .I1(current_factor_9_reg[29]),
        .I2(current_factor_9_reg[27]),
        .I3(current_factor_9_reg[25]),
        .I4(current_factor_9_reg[26]),
        .I5(current_factor_9_reg[24]),
        .O(\trunc_ln61_1_reg_2134[60]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'h0000230000002323)) 
    \trunc_ln61_1_reg_2134[60]_i_31 
       (.I0(current_factor_9_reg[7]),
        .I1(current_factor_9_reg[8]),
        .I2(current_factor_9_reg[6]),
        .I3(current_factor_9_reg[4]),
        .I4(current_factor_9_reg[5]),
        .I5(current_factor_9_reg[3]),
        .O(\trunc_ln61_1_reg_2134[60]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \trunc_ln61_1_reg_2134[60]_i_32 
       (.I0(current_factor_9_reg[8]),
        .I1(current_factor_9_reg[7]),
        .I2(current_factor_9_reg[5]),
        .I3(current_factor_9_reg[4]),
        .O(\trunc_ln61_1_reg_2134[60]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \trunc_ln61_1_reg_2134[60]_i_33 
       (.I0(current_factor_9_reg[10]),
        .I1(current_factor_9_reg[11]),
        .I2(current_factor_9_reg[13]),
        .I3(current_factor_9_reg[14]),
        .I4(current_factor_9_reg[17]),
        .I5(current_factor_9_reg[16]),
        .O(\trunc_ln61_1_reg_2134[60]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_1_reg_2134[60]_i_34 
       (.I0(current_rate_9_reg[19]),
        .I1(current_rate_9_reg[18]),
        .O(\trunc_ln61_1_reg_2134[60]_i_34_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln61_1_reg_2134[60]_i_35 
       (.I0(current_rate_9_reg[17]),
        .O(\trunc_ln61_1_reg_2134[60]_i_35_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_1_reg_2134[60]_i_36 
       (.I0(current_rate_9_reg[15]),
        .I1(current_rate_9_reg[14]),
        .O(\trunc_ln61_1_reg_2134[60]_i_36_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_1_reg_2134[60]_i_37 
       (.I0(current_rate_9_reg[21]),
        .I1(current_rate_9_reg[20]),
        .O(\trunc_ln61_1_reg_2134[60]_i_37_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln61_1_reg_2134[60]_i_38 
       (.I0(current_rate_9_reg[18]),
        .I1(current_rate_9_reg[19]),
        .O(\trunc_ln61_1_reg_2134[60]_i_38_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln61_1_reg_2134[60]_i_39 
       (.I0(current_rate_9_reg[17]),
        .I1(current_rate_9_reg[16]),
        .O(\trunc_ln61_1_reg_2134[60]_i_39_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln61_1_reg_2134[60]_i_40 
       (.I0(current_rate_9_reg[14]),
        .I1(current_rate_9_reg[15]),
        .O(\trunc_ln61_1_reg_2134[60]_i_40_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_1_reg_2134[60]_i_42 
       (.I0(current_factor_9_reg[15]),
        .I1(current_factor_9_reg[14]),
        .O(\trunc_ln61_1_reg_2134[60]_i_42_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_1_reg_2134[60]_i_43 
       (.I0(current_factor_9_reg[13]),
        .I1(current_factor_9_reg[12]),
        .O(\trunc_ln61_1_reg_2134[60]_i_43_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_1_reg_2134[60]_i_44 
       (.I0(current_factor_9_reg[11]),
        .I1(current_factor_9_reg[10]),
        .O(\trunc_ln61_1_reg_2134[60]_i_44_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_1_reg_2134[60]_i_45 
       (.I0(current_factor_9_reg[9]),
        .I1(current_factor_9_reg[8]),
        .O(\trunc_ln61_1_reg_2134[60]_i_45_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_1_reg_2134[60]_i_46 
       (.I0(current_factor_9_reg[1]),
        .I1(current_factor_9_reg[0]),
        .O(\trunc_ln61_1_reg_2134[60]_i_46_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_1_reg_2134[60]_i_47 
       (.I0(current_factor_9_reg[7]),
        .I1(current_factor_9_reg[6]),
        .O(\trunc_ln61_1_reg_2134[60]_i_47_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_1_reg_2134[60]_i_48 
       (.I0(current_factor_9_reg[5]),
        .I1(current_factor_9_reg[4]),
        .O(\trunc_ln61_1_reg_2134[60]_i_48_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_1_reg_2134[60]_i_49 
       (.I0(current_factor_9_reg[3]),
        .I1(current_factor_9_reg[2]),
        .O(\trunc_ln61_1_reg_2134[60]_i_49_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \trunc_ln61_1_reg_2134[60]_i_5 
       (.I0(\trunc_ln61_1_reg_2134[60]_i_15_n_0 ),
        .I1(\trunc_ln61_1_reg_2134[60]_i_16_n_0 ),
        .I2(\trunc_ln61_1_reg_2134[60]_i_17_n_0 ),
        .I3(\trunc_ln61_1_reg_2134[60]_i_18_n_0 ),
        .I4(\trunc_ln61_1_reg_2134[60]_i_19_n_0 ),
        .O(icmp_ln59_1_fu_849_p2));
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln61_1_reg_2134[60]_i_50 
       (.I0(current_factor_9_reg[0]),
        .I1(current_factor_9_reg[1]),
        .O(\trunc_ln61_1_reg_2134[60]_i_50_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_1_reg_2134[60]_i_6 
       (.I0(raw_data_real_o_mem_read_reg_2094[62]),
        .I1(raw_data_real_o_mem_read_reg_2094[63]),
        .O(\trunc_ln61_1_reg_2134[60]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_1_reg_2134[60]_i_7 
       (.I0(raw_data_real_o_mem_read_reg_2094[61]),
        .I1(raw_data_real_o_mem_read_reg_2094[62]),
        .O(\trunc_ln61_1_reg_2134[60]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_1_reg_2134[60]_i_9 
       (.I0(current_rate_9_reg[31]),
        .I1(current_rate_9_reg[30]),
        .O(\trunc_ln61_1_reg_2134[60]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_1_reg_2134[6]_i_2 
       (.I0(current_rate_9_reg[6]),
        .I1(raw_data_real_o_mem_read_reg_2094[9]),
        .O(\trunc_ln61_1_reg_2134[6]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_1_reg_2134[6]_i_3 
       (.I0(current_rate_9_reg[5]),
        .I1(raw_data_real_o_mem_read_reg_2094[8]),
        .O(\trunc_ln61_1_reg_2134[6]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_1_reg_2134[6]_i_4 
       (.I0(current_rate_9_reg[4]),
        .I1(raw_data_real_o_mem_read_reg_2094[7]),
        .O(\trunc_ln61_1_reg_2134[6]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_1_reg_2134[6]_i_5 
       (.I0(current_rate_9_reg[3]),
        .I1(raw_data_real_o_mem_read_reg_2094[6]),
        .O(\trunc_ln61_1_reg_2134[6]_i_5_n_0 ));
  FDRE \trunc_ln61_1_reg_2134_reg[0] 
       (.C(ap_clk),
        .CE(trunc_ln61_1_reg_21340),
        .D(add_ln61_1_fu_867_p2[3]),
        .Q(trunc_ln61_1_reg_2134[0]),
        .R(1'b0));
  FDRE \trunc_ln61_1_reg_2134_reg[10] 
       (.C(ap_clk),
        .CE(trunc_ln61_1_reg_21340),
        .D(add_ln61_1_fu_867_p2[13]),
        .Q(trunc_ln61_1_reg_2134[10]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_1_reg_2134_reg[10]_i_1 
       (.CI(\trunc_ln61_1_reg_2134_reg[6]_i_1_n_0 ),
        .CO({\trunc_ln61_1_reg_2134_reg[10]_i_1_n_0 ,\trunc_ln61_1_reg_2134_reg[10]_i_1_n_1 ,\trunc_ln61_1_reg_2134_reg[10]_i_1_n_2 ,\trunc_ln61_1_reg_2134_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_9_reg[10:7]),
        .O(add_ln61_1_fu_867_p2[13:10]),
        .S({\trunc_ln61_1_reg_2134[10]_i_2_n_0 ,\trunc_ln61_1_reg_2134[10]_i_3_n_0 ,\trunc_ln61_1_reg_2134[10]_i_4_n_0 ,\trunc_ln61_1_reg_2134[10]_i_5_n_0 }));
  FDRE \trunc_ln61_1_reg_2134_reg[11] 
       (.C(ap_clk),
        .CE(trunc_ln61_1_reg_21340),
        .D(add_ln61_1_fu_867_p2[14]),
        .Q(trunc_ln61_1_reg_2134[11]),
        .R(1'b0));
  FDRE \trunc_ln61_1_reg_2134_reg[12] 
       (.C(ap_clk),
        .CE(trunc_ln61_1_reg_21340),
        .D(add_ln61_1_fu_867_p2[15]),
        .Q(trunc_ln61_1_reg_2134[12]),
        .R(1'b0));
  FDRE \trunc_ln61_1_reg_2134_reg[13] 
       (.C(ap_clk),
        .CE(trunc_ln61_1_reg_21340),
        .D(add_ln61_1_fu_867_p2[16]),
        .Q(trunc_ln61_1_reg_2134[13]),
        .R(1'b0));
  FDRE \trunc_ln61_1_reg_2134_reg[14] 
       (.C(ap_clk),
        .CE(trunc_ln61_1_reg_21340),
        .D(add_ln61_1_fu_867_p2[17]),
        .Q(trunc_ln61_1_reg_2134[14]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_1_reg_2134_reg[14]_i_1 
       (.CI(\trunc_ln61_1_reg_2134_reg[10]_i_1_n_0 ),
        .CO({\trunc_ln61_1_reg_2134_reg[14]_i_1_n_0 ,\trunc_ln61_1_reg_2134_reg[14]_i_1_n_1 ,\trunc_ln61_1_reg_2134_reg[14]_i_1_n_2 ,\trunc_ln61_1_reg_2134_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_9_reg[14:11]),
        .O(add_ln61_1_fu_867_p2[17:14]),
        .S({\trunc_ln61_1_reg_2134[14]_i_2_n_0 ,\trunc_ln61_1_reg_2134[14]_i_3_n_0 ,\trunc_ln61_1_reg_2134[14]_i_4_n_0 ,\trunc_ln61_1_reg_2134[14]_i_5_n_0 }));
  FDRE \trunc_ln61_1_reg_2134_reg[15] 
       (.C(ap_clk),
        .CE(trunc_ln61_1_reg_21340),
        .D(add_ln61_1_fu_867_p2[18]),
        .Q(trunc_ln61_1_reg_2134[15]),
        .R(1'b0));
  FDRE \trunc_ln61_1_reg_2134_reg[16] 
       (.C(ap_clk),
        .CE(trunc_ln61_1_reg_21340),
        .D(add_ln61_1_fu_867_p2[19]),
        .Q(trunc_ln61_1_reg_2134[16]),
        .R(1'b0));
  FDRE \trunc_ln61_1_reg_2134_reg[17] 
       (.C(ap_clk),
        .CE(trunc_ln61_1_reg_21340),
        .D(add_ln61_1_fu_867_p2[20]),
        .Q(trunc_ln61_1_reg_2134[17]),
        .R(1'b0));
  FDRE \trunc_ln61_1_reg_2134_reg[18] 
       (.C(ap_clk),
        .CE(trunc_ln61_1_reg_21340),
        .D(add_ln61_1_fu_867_p2[21]),
        .Q(trunc_ln61_1_reg_2134[18]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_1_reg_2134_reg[18]_i_1 
       (.CI(\trunc_ln61_1_reg_2134_reg[14]_i_1_n_0 ),
        .CO({\trunc_ln61_1_reg_2134_reg[18]_i_1_n_0 ,\trunc_ln61_1_reg_2134_reg[18]_i_1_n_1 ,\trunc_ln61_1_reg_2134_reg[18]_i_1_n_2 ,\trunc_ln61_1_reg_2134_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_9_reg[18:15]),
        .O(add_ln61_1_fu_867_p2[21:18]),
        .S({\trunc_ln61_1_reg_2134[18]_i_2_n_0 ,\trunc_ln61_1_reg_2134[18]_i_3_n_0 ,\trunc_ln61_1_reg_2134[18]_i_4_n_0 ,\trunc_ln61_1_reg_2134[18]_i_5_n_0 }));
  FDRE \trunc_ln61_1_reg_2134_reg[19] 
       (.C(ap_clk),
        .CE(trunc_ln61_1_reg_21340),
        .D(add_ln61_1_fu_867_p2[22]),
        .Q(trunc_ln61_1_reg_2134[19]),
        .R(1'b0));
  FDRE \trunc_ln61_1_reg_2134_reg[1] 
       (.C(ap_clk),
        .CE(trunc_ln61_1_reg_21340),
        .D(add_ln61_1_fu_867_p2[4]),
        .Q(trunc_ln61_1_reg_2134[1]),
        .R(1'b0));
  FDRE \trunc_ln61_1_reg_2134_reg[20] 
       (.C(ap_clk),
        .CE(trunc_ln61_1_reg_21340),
        .D(add_ln61_1_fu_867_p2[23]),
        .Q(trunc_ln61_1_reg_2134[20]),
        .R(1'b0));
  FDRE \trunc_ln61_1_reg_2134_reg[21] 
       (.C(ap_clk),
        .CE(trunc_ln61_1_reg_21340),
        .D(add_ln61_1_fu_867_p2[24]),
        .Q(trunc_ln61_1_reg_2134[21]),
        .R(1'b0));
  FDRE \trunc_ln61_1_reg_2134_reg[22] 
       (.C(ap_clk),
        .CE(trunc_ln61_1_reg_21340),
        .D(add_ln61_1_fu_867_p2[25]),
        .Q(trunc_ln61_1_reg_2134[22]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_1_reg_2134_reg[22]_i_1 
       (.CI(\trunc_ln61_1_reg_2134_reg[18]_i_1_n_0 ),
        .CO({\trunc_ln61_1_reg_2134_reg[22]_i_1_n_0 ,\trunc_ln61_1_reg_2134_reg[22]_i_1_n_1 ,\trunc_ln61_1_reg_2134_reg[22]_i_1_n_2 ,\trunc_ln61_1_reg_2134_reg[22]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_9_reg[22:19]),
        .O(add_ln61_1_fu_867_p2[25:22]),
        .S({\trunc_ln61_1_reg_2134[22]_i_2_n_0 ,\trunc_ln61_1_reg_2134[22]_i_3_n_0 ,\trunc_ln61_1_reg_2134[22]_i_4_n_0 ,\trunc_ln61_1_reg_2134[22]_i_5_n_0 }));
  FDRE \trunc_ln61_1_reg_2134_reg[23] 
       (.C(ap_clk),
        .CE(trunc_ln61_1_reg_21340),
        .D(add_ln61_1_fu_867_p2[26]),
        .Q(trunc_ln61_1_reg_2134[23]),
        .R(1'b0));
  FDRE \trunc_ln61_1_reg_2134_reg[24] 
       (.C(ap_clk),
        .CE(trunc_ln61_1_reg_21340),
        .D(add_ln61_1_fu_867_p2[27]),
        .Q(trunc_ln61_1_reg_2134[24]),
        .R(1'b0));
  FDRE \trunc_ln61_1_reg_2134_reg[25] 
       (.C(ap_clk),
        .CE(trunc_ln61_1_reg_21340),
        .D(add_ln61_1_fu_867_p2[28]),
        .Q(trunc_ln61_1_reg_2134[25]),
        .R(1'b0));
  FDRE \trunc_ln61_1_reg_2134_reg[26] 
       (.C(ap_clk),
        .CE(trunc_ln61_1_reg_21340),
        .D(add_ln61_1_fu_867_p2[29]),
        .Q(trunc_ln61_1_reg_2134[26]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_1_reg_2134_reg[26]_i_1 
       (.CI(\trunc_ln61_1_reg_2134_reg[22]_i_1_n_0 ),
        .CO({\trunc_ln61_1_reg_2134_reg[26]_i_1_n_0 ,\trunc_ln61_1_reg_2134_reg[26]_i_1_n_1 ,\trunc_ln61_1_reg_2134_reg[26]_i_1_n_2 ,\trunc_ln61_1_reg_2134_reg[26]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_9_reg[26:23]),
        .O(add_ln61_1_fu_867_p2[29:26]),
        .S({\trunc_ln61_1_reg_2134[26]_i_2_n_0 ,\trunc_ln61_1_reg_2134[26]_i_3_n_0 ,\trunc_ln61_1_reg_2134[26]_i_4_n_0 ,\trunc_ln61_1_reg_2134[26]_i_5_n_0 }));
  FDRE \trunc_ln61_1_reg_2134_reg[27] 
       (.C(ap_clk),
        .CE(trunc_ln61_1_reg_21340),
        .D(add_ln61_1_fu_867_p2[30]),
        .Q(trunc_ln61_1_reg_2134[27]),
        .R(1'b0));
  FDRE \trunc_ln61_1_reg_2134_reg[28] 
       (.C(ap_clk),
        .CE(trunc_ln61_1_reg_21340),
        .D(add_ln61_1_fu_867_p2[31]),
        .Q(trunc_ln61_1_reg_2134[28]),
        .R(1'b0));
  FDRE \trunc_ln61_1_reg_2134_reg[29] 
       (.C(ap_clk),
        .CE(trunc_ln61_1_reg_21340),
        .D(add_ln61_1_fu_867_p2[32]),
        .Q(trunc_ln61_1_reg_2134[29]),
        .R(1'b0));
  FDRE \trunc_ln61_1_reg_2134_reg[2] 
       (.C(ap_clk),
        .CE(trunc_ln61_1_reg_21340),
        .D(add_ln61_1_fu_867_p2[5]),
        .Q(trunc_ln61_1_reg_2134[2]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_1_reg_2134_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\trunc_ln61_1_reg_2134_reg[2]_i_1_n_0 ,\trunc_ln61_1_reg_2134_reg[2]_i_1_n_1 ,\trunc_ln61_1_reg_2134_reg[2]_i_1_n_2 ,\trunc_ln61_1_reg_2134_reg[2]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({current_rate_9_reg[2:0],1'b0}),
        .O({add_ln61_1_fu_867_p2[5:3],\NLW_trunc_ln61_1_reg_2134_reg[2]_i_1_O_UNCONNECTED [0]}),
        .S({\trunc_ln61_1_reg_2134[2]_i_2_n_0 ,\trunc_ln61_1_reg_2134[2]_i_3_n_0 ,\trunc_ln61_1_reg_2134[2]_i_4_n_0 ,raw_data_real_o_mem_read_reg_2094[2]}));
  FDRE \trunc_ln61_1_reg_2134_reg[30] 
       (.C(ap_clk),
        .CE(trunc_ln61_1_reg_21340),
        .D(add_ln61_1_fu_867_p2[33]),
        .Q(trunc_ln61_1_reg_2134[30]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_1_reg_2134_reg[30]_i_1 
       (.CI(\trunc_ln61_1_reg_2134_reg[26]_i_1_n_0 ),
        .CO({\trunc_ln61_1_reg_2134_reg[30]_i_1_n_0 ,\trunc_ln61_1_reg_2134_reg[30]_i_1_n_1 ,\trunc_ln61_1_reg_2134_reg[30]_i_1_n_2 ,\trunc_ln61_1_reg_2134_reg[30]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_9_reg[30:27]),
        .O(add_ln61_1_fu_867_p2[33:30]),
        .S({\trunc_ln61_1_reg_2134[30]_i_2_n_0 ,\trunc_ln61_1_reg_2134[30]_i_3_n_0 ,\trunc_ln61_1_reg_2134[30]_i_4_n_0 ,\trunc_ln61_1_reg_2134[30]_i_5_n_0 }));
  FDRE \trunc_ln61_1_reg_2134_reg[31] 
       (.C(ap_clk),
        .CE(trunc_ln61_1_reg_21340),
        .D(add_ln61_1_fu_867_p2[34]),
        .Q(trunc_ln61_1_reg_2134[31]),
        .R(1'b0));
  FDRE \trunc_ln61_1_reg_2134_reg[32] 
       (.C(ap_clk),
        .CE(trunc_ln61_1_reg_21340),
        .D(add_ln61_1_fu_867_p2[35]),
        .Q(trunc_ln61_1_reg_2134[32]),
        .R(1'b0));
  FDRE \trunc_ln61_1_reg_2134_reg[33] 
       (.C(ap_clk),
        .CE(trunc_ln61_1_reg_21340),
        .D(add_ln61_1_fu_867_p2[36]),
        .Q(trunc_ln61_1_reg_2134[33]),
        .R(1'b0));
  FDRE \trunc_ln61_1_reg_2134_reg[34] 
       (.C(ap_clk),
        .CE(trunc_ln61_1_reg_21340),
        .D(add_ln61_1_fu_867_p2[37]),
        .Q(trunc_ln61_1_reg_2134[34]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_1_reg_2134_reg[34]_i_1 
       (.CI(\trunc_ln61_1_reg_2134_reg[30]_i_1_n_0 ),
        .CO({\trunc_ln61_1_reg_2134_reg[34]_i_1_n_0 ,\trunc_ln61_1_reg_2134_reg[34]_i_1_n_1 ,\trunc_ln61_1_reg_2134_reg[34]_i_1_n_2 ,\trunc_ln61_1_reg_2134_reg[34]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({raw_data_real_o_mem_read_reg_2094[36:34],\trunc_ln61_1_reg_2134[34]_i_2_n_0 }),
        .O(add_ln61_1_fu_867_p2[37:34]),
        .S({\trunc_ln61_1_reg_2134[34]_i_3_n_0 ,\trunc_ln61_1_reg_2134[34]_i_4_n_0 ,\trunc_ln61_1_reg_2134[34]_i_5_n_0 ,\trunc_ln61_1_reg_2134[34]_i_6_n_0 }));
  FDRE \trunc_ln61_1_reg_2134_reg[35] 
       (.C(ap_clk),
        .CE(trunc_ln61_1_reg_21340),
        .D(add_ln61_1_fu_867_p2[38]),
        .Q(trunc_ln61_1_reg_2134[35]),
        .R(1'b0));
  FDRE \trunc_ln61_1_reg_2134_reg[36] 
       (.C(ap_clk),
        .CE(trunc_ln61_1_reg_21340),
        .D(add_ln61_1_fu_867_p2[39]),
        .Q(trunc_ln61_1_reg_2134[36]),
        .R(1'b0));
  FDRE \trunc_ln61_1_reg_2134_reg[37] 
       (.C(ap_clk),
        .CE(trunc_ln61_1_reg_21340),
        .D(add_ln61_1_fu_867_p2[40]),
        .Q(trunc_ln61_1_reg_2134[37]),
        .R(1'b0));
  FDRE \trunc_ln61_1_reg_2134_reg[38] 
       (.C(ap_clk),
        .CE(trunc_ln61_1_reg_21340),
        .D(add_ln61_1_fu_867_p2[41]),
        .Q(trunc_ln61_1_reg_2134[38]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_1_reg_2134_reg[38]_i_1 
       (.CI(\trunc_ln61_1_reg_2134_reg[34]_i_1_n_0 ),
        .CO({\trunc_ln61_1_reg_2134_reg[38]_i_1_n_0 ,\trunc_ln61_1_reg_2134_reg[38]_i_1_n_1 ,\trunc_ln61_1_reg_2134_reg[38]_i_1_n_2 ,\trunc_ln61_1_reg_2134_reg[38]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(raw_data_real_o_mem_read_reg_2094[40:37]),
        .O(add_ln61_1_fu_867_p2[41:38]),
        .S({\trunc_ln61_1_reg_2134[38]_i_2_n_0 ,\trunc_ln61_1_reg_2134[38]_i_3_n_0 ,\trunc_ln61_1_reg_2134[38]_i_4_n_0 ,\trunc_ln61_1_reg_2134[38]_i_5_n_0 }));
  FDRE \trunc_ln61_1_reg_2134_reg[39] 
       (.C(ap_clk),
        .CE(trunc_ln61_1_reg_21340),
        .D(add_ln61_1_fu_867_p2[42]),
        .Q(trunc_ln61_1_reg_2134[39]),
        .R(1'b0));
  FDRE \trunc_ln61_1_reg_2134_reg[3] 
       (.C(ap_clk),
        .CE(trunc_ln61_1_reg_21340),
        .D(add_ln61_1_fu_867_p2[6]),
        .Q(trunc_ln61_1_reg_2134[3]),
        .R(1'b0));
  FDRE \trunc_ln61_1_reg_2134_reg[40] 
       (.C(ap_clk),
        .CE(trunc_ln61_1_reg_21340),
        .D(add_ln61_1_fu_867_p2[43]),
        .Q(trunc_ln61_1_reg_2134[40]),
        .R(1'b0));
  FDRE \trunc_ln61_1_reg_2134_reg[41] 
       (.C(ap_clk),
        .CE(trunc_ln61_1_reg_21340),
        .D(add_ln61_1_fu_867_p2[44]),
        .Q(trunc_ln61_1_reg_2134[41]),
        .R(1'b0));
  FDRE \trunc_ln61_1_reg_2134_reg[42] 
       (.C(ap_clk),
        .CE(trunc_ln61_1_reg_21340),
        .D(add_ln61_1_fu_867_p2[45]),
        .Q(trunc_ln61_1_reg_2134[42]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_1_reg_2134_reg[42]_i_1 
       (.CI(\trunc_ln61_1_reg_2134_reg[38]_i_1_n_0 ),
        .CO({\trunc_ln61_1_reg_2134_reg[42]_i_1_n_0 ,\trunc_ln61_1_reg_2134_reg[42]_i_1_n_1 ,\trunc_ln61_1_reg_2134_reg[42]_i_1_n_2 ,\trunc_ln61_1_reg_2134_reg[42]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(raw_data_real_o_mem_read_reg_2094[44:41]),
        .O(add_ln61_1_fu_867_p2[45:42]),
        .S({\trunc_ln61_1_reg_2134[42]_i_2_n_0 ,\trunc_ln61_1_reg_2134[42]_i_3_n_0 ,\trunc_ln61_1_reg_2134[42]_i_4_n_0 ,\trunc_ln61_1_reg_2134[42]_i_5_n_0 }));
  FDRE \trunc_ln61_1_reg_2134_reg[43] 
       (.C(ap_clk),
        .CE(trunc_ln61_1_reg_21340),
        .D(add_ln61_1_fu_867_p2[46]),
        .Q(trunc_ln61_1_reg_2134[43]),
        .R(1'b0));
  FDRE \trunc_ln61_1_reg_2134_reg[44] 
       (.C(ap_clk),
        .CE(trunc_ln61_1_reg_21340),
        .D(add_ln61_1_fu_867_p2[47]),
        .Q(trunc_ln61_1_reg_2134[44]),
        .R(1'b0));
  FDRE \trunc_ln61_1_reg_2134_reg[45] 
       (.C(ap_clk),
        .CE(trunc_ln61_1_reg_21340),
        .D(add_ln61_1_fu_867_p2[48]),
        .Q(trunc_ln61_1_reg_2134[45]),
        .R(1'b0));
  FDRE \trunc_ln61_1_reg_2134_reg[46] 
       (.C(ap_clk),
        .CE(trunc_ln61_1_reg_21340),
        .D(add_ln61_1_fu_867_p2[49]),
        .Q(trunc_ln61_1_reg_2134[46]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_1_reg_2134_reg[46]_i_1 
       (.CI(\trunc_ln61_1_reg_2134_reg[42]_i_1_n_0 ),
        .CO({\trunc_ln61_1_reg_2134_reg[46]_i_1_n_0 ,\trunc_ln61_1_reg_2134_reg[46]_i_1_n_1 ,\trunc_ln61_1_reg_2134_reg[46]_i_1_n_2 ,\trunc_ln61_1_reg_2134_reg[46]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(raw_data_real_o_mem_read_reg_2094[48:45]),
        .O(add_ln61_1_fu_867_p2[49:46]),
        .S({\trunc_ln61_1_reg_2134[46]_i_2_n_0 ,\trunc_ln61_1_reg_2134[46]_i_3_n_0 ,\trunc_ln61_1_reg_2134[46]_i_4_n_0 ,\trunc_ln61_1_reg_2134[46]_i_5_n_0 }));
  FDRE \trunc_ln61_1_reg_2134_reg[47] 
       (.C(ap_clk),
        .CE(trunc_ln61_1_reg_21340),
        .D(add_ln61_1_fu_867_p2[50]),
        .Q(trunc_ln61_1_reg_2134[47]),
        .R(1'b0));
  FDRE \trunc_ln61_1_reg_2134_reg[48] 
       (.C(ap_clk),
        .CE(trunc_ln61_1_reg_21340),
        .D(add_ln61_1_fu_867_p2[51]),
        .Q(trunc_ln61_1_reg_2134[48]),
        .R(1'b0));
  FDRE \trunc_ln61_1_reg_2134_reg[49] 
       (.C(ap_clk),
        .CE(trunc_ln61_1_reg_21340),
        .D(add_ln61_1_fu_867_p2[52]),
        .Q(trunc_ln61_1_reg_2134[49]),
        .R(1'b0));
  FDRE \trunc_ln61_1_reg_2134_reg[4] 
       (.C(ap_clk),
        .CE(trunc_ln61_1_reg_21340),
        .D(add_ln61_1_fu_867_p2[7]),
        .Q(trunc_ln61_1_reg_2134[4]),
        .R(1'b0));
  FDRE \trunc_ln61_1_reg_2134_reg[50] 
       (.C(ap_clk),
        .CE(trunc_ln61_1_reg_21340),
        .D(add_ln61_1_fu_867_p2[53]),
        .Q(trunc_ln61_1_reg_2134[50]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_1_reg_2134_reg[50]_i_1 
       (.CI(\trunc_ln61_1_reg_2134_reg[46]_i_1_n_0 ),
        .CO({\trunc_ln61_1_reg_2134_reg[50]_i_1_n_0 ,\trunc_ln61_1_reg_2134_reg[50]_i_1_n_1 ,\trunc_ln61_1_reg_2134_reg[50]_i_1_n_2 ,\trunc_ln61_1_reg_2134_reg[50]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(raw_data_real_o_mem_read_reg_2094[52:49]),
        .O(add_ln61_1_fu_867_p2[53:50]),
        .S({\trunc_ln61_1_reg_2134[50]_i_2_n_0 ,\trunc_ln61_1_reg_2134[50]_i_3_n_0 ,\trunc_ln61_1_reg_2134[50]_i_4_n_0 ,\trunc_ln61_1_reg_2134[50]_i_5_n_0 }));
  FDRE \trunc_ln61_1_reg_2134_reg[51] 
       (.C(ap_clk),
        .CE(trunc_ln61_1_reg_21340),
        .D(add_ln61_1_fu_867_p2[54]),
        .Q(trunc_ln61_1_reg_2134[51]),
        .R(1'b0));
  FDRE \trunc_ln61_1_reg_2134_reg[52] 
       (.C(ap_clk),
        .CE(trunc_ln61_1_reg_21340),
        .D(add_ln61_1_fu_867_p2[55]),
        .Q(trunc_ln61_1_reg_2134[52]),
        .R(1'b0));
  FDRE \trunc_ln61_1_reg_2134_reg[53] 
       (.C(ap_clk),
        .CE(trunc_ln61_1_reg_21340),
        .D(add_ln61_1_fu_867_p2[56]),
        .Q(trunc_ln61_1_reg_2134[53]),
        .R(1'b0));
  FDRE \trunc_ln61_1_reg_2134_reg[54] 
       (.C(ap_clk),
        .CE(trunc_ln61_1_reg_21340),
        .D(add_ln61_1_fu_867_p2[57]),
        .Q(trunc_ln61_1_reg_2134[54]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_1_reg_2134_reg[54]_i_1 
       (.CI(\trunc_ln61_1_reg_2134_reg[50]_i_1_n_0 ),
        .CO({\trunc_ln61_1_reg_2134_reg[54]_i_1_n_0 ,\trunc_ln61_1_reg_2134_reg[54]_i_1_n_1 ,\trunc_ln61_1_reg_2134_reg[54]_i_1_n_2 ,\trunc_ln61_1_reg_2134_reg[54]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(raw_data_real_o_mem_read_reg_2094[56:53]),
        .O(add_ln61_1_fu_867_p2[57:54]),
        .S({\trunc_ln61_1_reg_2134[54]_i_2_n_0 ,\trunc_ln61_1_reg_2134[54]_i_3_n_0 ,\trunc_ln61_1_reg_2134[54]_i_4_n_0 ,\trunc_ln61_1_reg_2134[54]_i_5_n_0 }));
  FDRE \trunc_ln61_1_reg_2134_reg[55] 
       (.C(ap_clk),
        .CE(trunc_ln61_1_reg_21340),
        .D(add_ln61_1_fu_867_p2[58]),
        .Q(trunc_ln61_1_reg_2134[55]),
        .R(1'b0));
  FDRE \trunc_ln61_1_reg_2134_reg[56] 
       (.C(ap_clk),
        .CE(trunc_ln61_1_reg_21340),
        .D(add_ln61_1_fu_867_p2[59]),
        .Q(trunc_ln61_1_reg_2134[56]),
        .R(1'b0));
  FDRE \trunc_ln61_1_reg_2134_reg[57] 
       (.C(ap_clk),
        .CE(trunc_ln61_1_reg_21340),
        .D(add_ln61_1_fu_867_p2[60]),
        .Q(trunc_ln61_1_reg_2134[57]),
        .R(1'b0));
  FDRE \trunc_ln61_1_reg_2134_reg[58] 
       (.C(ap_clk),
        .CE(trunc_ln61_1_reg_21340),
        .D(add_ln61_1_fu_867_p2[61]),
        .Q(trunc_ln61_1_reg_2134[58]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_1_reg_2134_reg[58]_i_1 
       (.CI(\trunc_ln61_1_reg_2134_reg[54]_i_1_n_0 ),
        .CO({\trunc_ln61_1_reg_2134_reg[58]_i_1_n_0 ,\trunc_ln61_1_reg_2134_reg[58]_i_1_n_1 ,\trunc_ln61_1_reg_2134_reg[58]_i_1_n_2 ,\trunc_ln61_1_reg_2134_reg[58]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(raw_data_real_o_mem_read_reg_2094[60:57]),
        .O(add_ln61_1_fu_867_p2[61:58]),
        .S({\trunc_ln61_1_reg_2134[58]_i_2_n_0 ,\trunc_ln61_1_reg_2134[58]_i_3_n_0 ,\trunc_ln61_1_reg_2134[58]_i_4_n_0 ,\trunc_ln61_1_reg_2134[58]_i_5_n_0 }));
  FDRE \trunc_ln61_1_reg_2134_reg[59] 
       (.C(ap_clk),
        .CE(trunc_ln61_1_reg_21340),
        .D(add_ln61_1_fu_867_p2[62]),
        .Q(trunc_ln61_1_reg_2134[59]),
        .R(1'b0));
  FDRE \trunc_ln61_1_reg_2134_reg[5] 
       (.C(ap_clk),
        .CE(trunc_ln61_1_reg_21340),
        .D(add_ln61_1_fu_867_p2[8]),
        .Q(trunc_ln61_1_reg_2134[5]),
        .R(1'b0));
  FDRE \trunc_ln61_1_reg_2134_reg[60] 
       (.C(ap_clk),
        .CE(trunc_ln61_1_reg_21340),
        .D(add_ln61_1_fu_867_p2[63]),
        .Q(trunc_ln61_1_reg_2134[60]),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \trunc_ln61_1_reg_2134_reg[60]_i_10 
       (.CI(\trunc_ln61_1_reg_2134_reg[60]_i_25_n_0 ),
        .CO({\trunc_ln61_1_reg_2134_reg[60]_i_10_n_0 ,\trunc_ln61_1_reg_2134_reg[60]_i_10_n_1 ,\trunc_ln61_1_reg_2134_reg[60]_i_10_n_2 ,\trunc_ln61_1_reg_2134_reg[60]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_trunc_ln61_1_reg_2134_reg[60]_i_10_O_UNCONNECTED [3:0]),
        .S({\trunc_ln61_1_reg_2134[60]_i_26_n_0 ,\trunc_ln61_1_reg_2134[60]_i_27_n_0 ,\trunc_ln61_1_reg_2134[60]_i_28_n_0 ,\trunc_ln61_1_reg_2134[60]_i_29_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_1_reg_2134_reg[60]_i_2 
       (.CI(\trunc_ln61_1_reg_2134_reg[58]_i_1_n_0 ),
        .CO({\NLW_trunc_ln61_1_reg_2134_reg[60]_i_2_CO_UNCONNECTED [3:1],\trunc_ln61_1_reg_2134_reg[60]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,raw_data_real_o_mem_read_reg_2094[61]}),
        .O({\NLW_trunc_ln61_1_reg_2134_reg[60]_i_2_O_UNCONNECTED [3:2],add_ln61_1_fu_867_p2[63:62]}),
        .S({1'b0,1'b0,\trunc_ln61_1_reg_2134[60]_i_6_n_0 ,\trunc_ln61_1_reg_2134[60]_i_7_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \trunc_ln61_1_reg_2134_reg[60]_i_20 
       (.CI(1'b0),
        .CO({\trunc_ln61_1_reg_2134_reg[60]_i_20_n_0 ,\trunc_ln61_1_reg_2134_reg[60]_i_20_n_1 ,\trunc_ln61_1_reg_2134_reg[60]_i_20_n_2 ,\trunc_ln61_1_reg_2134_reg[60]_i_20_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\trunc_ln61_1_reg_2134[60]_i_34_n_0 ,\trunc_ln61_1_reg_2134[60]_i_35_n_0 ,\trunc_ln61_1_reg_2134[60]_i_36_n_0 }),
        .O(\NLW_trunc_ln61_1_reg_2134_reg[60]_i_20_O_UNCONNECTED [3:0]),
        .S({\trunc_ln61_1_reg_2134[60]_i_37_n_0 ,\trunc_ln61_1_reg_2134[60]_i_38_n_0 ,\trunc_ln61_1_reg_2134[60]_i_39_n_0 ,\trunc_ln61_1_reg_2134[60]_i_40_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \trunc_ln61_1_reg_2134_reg[60]_i_25 
       (.CI(\trunc_ln61_1_reg_2134_reg[60]_i_41_n_0 ),
        .CO({\trunc_ln61_1_reg_2134_reg[60]_i_25_n_0 ,\trunc_ln61_1_reg_2134_reg[60]_i_25_n_1 ,\trunc_ln61_1_reg_2134_reg[60]_i_25_n_2 ,\trunc_ln61_1_reg_2134_reg[60]_i_25_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_trunc_ln61_1_reg_2134_reg[60]_i_25_O_UNCONNECTED [3:0]),
        .S({\trunc_ln61_1_reg_2134[60]_i_42_n_0 ,\trunc_ln61_1_reg_2134[60]_i_43_n_0 ,\trunc_ln61_1_reg_2134[60]_i_44_n_0 ,\trunc_ln61_1_reg_2134[60]_i_45_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \trunc_ln61_1_reg_2134_reg[60]_i_3 
       (.CI(\trunc_ln61_1_reg_2134_reg[60]_i_8_n_0 ),
        .CO({\NLW_trunc_ln61_1_reg_2134_reg[60]_i_3_CO_UNCONNECTED [3:1],icmp_ln58_2_fu_827_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,current_rate_9_reg[31]}),
        .O(\NLW_trunc_ln61_1_reg_2134_reg[60]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\trunc_ln61_1_reg_2134[60]_i_9_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \trunc_ln61_1_reg_2134_reg[60]_i_4 
       (.CI(\trunc_ln61_1_reg_2134_reg[60]_i_10_n_0 ),
        .CO({icmp_ln58_3_fu_837_p2,\trunc_ln61_1_reg_2134_reg[60]_i_4_n_1 ,\trunc_ln61_1_reg_2134_reg[60]_i_4_n_2 ,\trunc_ln61_1_reg_2134_reg[60]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({current_factor_9_reg[31],1'b0,1'b0,1'b0}),
        .O(\NLW_trunc_ln61_1_reg_2134_reg[60]_i_4_O_UNCONNECTED [3:0]),
        .S({\trunc_ln61_1_reg_2134[60]_i_11_n_0 ,\trunc_ln61_1_reg_2134[60]_i_12_n_0 ,\trunc_ln61_1_reg_2134[60]_i_13_n_0 ,\trunc_ln61_1_reg_2134[60]_i_14_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \trunc_ln61_1_reg_2134_reg[60]_i_41 
       (.CI(1'b0),
        .CO({\trunc_ln61_1_reg_2134_reg[60]_i_41_n_0 ,\trunc_ln61_1_reg_2134_reg[60]_i_41_n_1 ,\trunc_ln61_1_reg_2134_reg[60]_i_41_n_2 ,\trunc_ln61_1_reg_2134_reg[60]_i_41_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\trunc_ln61_1_reg_2134[60]_i_46_n_0 }),
        .O(\NLW_trunc_ln61_1_reg_2134_reg[60]_i_41_O_UNCONNECTED [3:0]),
        .S({\trunc_ln61_1_reg_2134[60]_i_47_n_0 ,\trunc_ln61_1_reg_2134[60]_i_48_n_0 ,\trunc_ln61_1_reg_2134[60]_i_49_n_0 ,\trunc_ln61_1_reg_2134[60]_i_50_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \trunc_ln61_1_reg_2134_reg[60]_i_8 
       (.CI(\trunc_ln61_1_reg_2134_reg[60]_i_20_n_0 ),
        .CO({\trunc_ln61_1_reg_2134_reg[60]_i_8_n_0 ,\trunc_ln61_1_reg_2134_reg[60]_i_8_n_1 ,\trunc_ln61_1_reg_2134_reg[60]_i_8_n_2 ,\trunc_ln61_1_reg_2134_reg[60]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_trunc_ln61_1_reg_2134_reg[60]_i_8_O_UNCONNECTED [3:0]),
        .S({\trunc_ln61_1_reg_2134[60]_i_21_n_0 ,\trunc_ln61_1_reg_2134[60]_i_22_n_0 ,\trunc_ln61_1_reg_2134[60]_i_23_n_0 ,\trunc_ln61_1_reg_2134[60]_i_24_n_0 }));
  FDRE \trunc_ln61_1_reg_2134_reg[6] 
       (.C(ap_clk),
        .CE(trunc_ln61_1_reg_21340),
        .D(add_ln61_1_fu_867_p2[9]),
        .Q(trunc_ln61_1_reg_2134[6]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_1_reg_2134_reg[6]_i_1 
       (.CI(\trunc_ln61_1_reg_2134_reg[2]_i_1_n_0 ),
        .CO({\trunc_ln61_1_reg_2134_reg[6]_i_1_n_0 ,\trunc_ln61_1_reg_2134_reg[6]_i_1_n_1 ,\trunc_ln61_1_reg_2134_reg[6]_i_1_n_2 ,\trunc_ln61_1_reg_2134_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_9_reg[6:3]),
        .O(add_ln61_1_fu_867_p2[9:6]),
        .S({\trunc_ln61_1_reg_2134[6]_i_2_n_0 ,\trunc_ln61_1_reg_2134[6]_i_3_n_0 ,\trunc_ln61_1_reg_2134[6]_i_4_n_0 ,\trunc_ln61_1_reg_2134[6]_i_5_n_0 }));
  FDRE \trunc_ln61_1_reg_2134_reg[7] 
       (.C(ap_clk),
        .CE(trunc_ln61_1_reg_21340),
        .D(add_ln61_1_fu_867_p2[10]),
        .Q(trunc_ln61_1_reg_2134[7]),
        .R(1'b0));
  FDRE \trunc_ln61_1_reg_2134_reg[8] 
       (.C(ap_clk),
        .CE(trunc_ln61_1_reg_21340),
        .D(add_ln61_1_fu_867_p2[11]),
        .Q(trunc_ln61_1_reg_2134[8]),
        .R(1'b0));
  FDRE \trunc_ln61_1_reg_2134_reg[9] 
       (.C(ap_clk),
        .CE(trunc_ln61_1_reg_21340),
        .D(add_ln61_1_fu_867_p2[12]),
        .Q(trunc_ln61_1_reg_2134[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_2_reg_2156[10]_i_2 
       (.I0(current_rate_6_reg[10]),
        .I1(mad_R_o_mem_read_reg_2089[13]),
        .O(\trunc_ln61_2_reg_2156[10]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_2_reg_2156[10]_i_3 
       (.I0(current_rate_6_reg[9]),
        .I1(mad_R_o_mem_read_reg_2089[12]),
        .O(\trunc_ln61_2_reg_2156[10]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_2_reg_2156[10]_i_4 
       (.I0(current_rate_6_reg[8]),
        .I1(mad_R_o_mem_read_reg_2089[11]),
        .O(\trunc_ln61_2_reg_2156[10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_2_reg_2156[10]_i_5 
       (.I0(current_rate_6_reg[7]),
        .I1(mad_R_o_mem_read_reg_2089[10]),
        .O(\trunc_ln61_2_reg_2156[10]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_2_reg_2156[14]_i_2 
       (.I0(current_rate_6_reg[14]),
        .I1(mad_R_o_mem_read_reg_2089[17]),
        .O(\trunc_ln61_2_reg_2156[14]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_2_reg_2156[14]_i_3 
       (.I0(current_rate_6_reg[13]),
        .I1(mad_R_o_mem_read_reg_2089[16]),
        .O(\trunc_ln61_2_reg_2156[14]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_2_reg_2156[14]_i_4 
       (.I0(current_rate_6_reg[12]),
        .I1(mad_R_o_mem_read_reg_2089[15]),
        .O(\trunc_ln61_2_reg_2156[14]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_2_reg_2156[14]_i_5 
       (.I0(current_rate_6_reg[11]),
        .I1(mad_R_o_mem_read_reg_2089[14]),
        .O(\trunc_ln61_2_reg_2156[14]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_2_reg_2156[18]_i_2 
       (.I0(current_rate_6_reg[18]),
        .I1(mad_R_o_mem_read_reg_2089[21]),
        .O(\trunc_ln61_2_reg_2156[18]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_2_reg_2156[18]_i_3 
       (.I0(current_rate_6_reg[17]),
        .I1(mad_R_o_mem_read_reg_2089[20]),
        .O(\trunc_ln61_2_reg_2156[18]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_2_reg_2156[18]_i_4 
       (.I0(current_rate_6_reg[16]),
        .I1(mad_R_o_mem_read_reg_2089[19]),
        .O(\trunc_ln61_2_reg_2156[18]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_2_reg_2156[18]_i_5 
       (.I0(current_rate_6_reg[15]),
        .I1(mad_R_o_mem_read_reg_2089[18]),
        .O(\trunc_ln61_2_reg_2156[18]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_2_reg_2156[22]_i_2 
       (.I0(current_rate_6_reg[22]),
        .I1(mad_R_o_mem_read_reg_2089[25]),
        .O(\trunc_ln61_2_reg_2156[22]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_2_reg_2156[22]_i_3 
       (.I0(current_rate_6_reg[21]),
        .I1(mad_R_o_mem_read_reg_2089[24]),
        .O(\trunc_ln61_2_reg_2156[22]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_2_reg_2156[22]_i_4 
       (.I0(current_rate_6_reg[20]),
        .I1(mad_R_o_mem_read_reg_2089[23]),
        .O(\trunc_ln61_2_reg_2156[22]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_2_reg_2156[22]_i_5 
       (.I0(current_rate_6_reg[19]),
        .I1(mad_R_o_mem_read_reg_2089[22]),
        .O(\trunc_ln61_2_reg_2156[22]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_2_reg_2156[26]_i_2 
       (.I0(current_rate_6_reg[26]),
        .I1(mad_R_o_mem_read_reg_2089[29]),
        .O(\trunc_ln61_2_reg_2156[26]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_2_reg_2156[26]_i_3 
       (.I0(current_rate_6_reg[25]),
        .I1(mad_R_o_mem_read_reg_2089[28]),
        .O(\trunc_ln61_2_reg_2156[26]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_2_reg_2156[26]_i_4 
       (.I0(current_rate_6_reg[24]),
        .I1(mad_R_o_mem_read_reg_2089[27]),
        .O(\trunc_ln61_2_reg_2156[26]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_2_reg_2156[26]_i_5 
       (.I0(current_rate_6_reg[23]),
        .I1(mad_R_o_mem_read_reg_2089[26]),
        .O(\trunc_ln61_2_reg_2156[26]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_2_reg_2156[2]_i_2 
       (.I0(current_rate_6_reg[2]),
        .I1(mad_R_o_mem_read_reg_2089[5]),
        .O(\trunc_ln61_2_reg_2156[2]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_2_reg_2156[2]_i_3 
       (.I0(current_rate_6_reg[1]),
        .I1(mad_R_o_mem_read_reg_2089[4]),
        .O(\trunc_ln61_2_reg_2156[2]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_2_reg_2156[2]_i_4 
       (.I0(current_rate_6_reg[0]),
        .I1(mad_R_o_mem_read_reg_2089[3]),
        .O(\trunc_ln61_2_reg_2156[2]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_2_reg_2156[30]_i_2 
       (.I0(current_rate_6_reg[30]),
        .I1(mad_R_o_mem_read_reg_2089[33]),
        .O(\trunc_ln61_2_reg_2156[30]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_2_reg_2156[30]_i_3 
       (.I0(current_rate_6_reg[29]),
        .I1(mad_R_o_mem_read_reg_2089[32]),
        .O(\trunc_ln61_2_reg_2156[30]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_2_reg_2156[30]_i_4 
       (.I0(current_rate_6_reg[28]),
        .I1(mad_R_o_mem_read_reg_2089[31]),
        .O(\trunc_ln61_2_reg_2156[30]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_2_reg_2156[30]_i_5 
       (.I0(current_rate_6_reg[27]),
        .I1(mad_R_o_mem_read_reg_2089[30]),
        .O(\trunc_ln61_2_reg_2156[30]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln61_2_reg_2156[34]_i_2 
       (.I0(mad_R_o_mem_read_reg_2089[34]),
        .O(\trunc_ln61_2_reg_2156[34]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_2_reg_2156[34]_i_3 
       (.I0(mad_R_o_mem_read_reg_2089[36]),
        .I1(mad_R_o_mem_read_reg_2089[37]),
        .O(\trunc_ln61_2_reg_2156[34]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_2_reg_2156[34]_i_4 
       (.I0(mad_R_o_mem_read_reg_2089[35]),
        .I1(mad_R_o_mem_read_reg_2089[36]),
        .O(\trunc_ln61_2_reg_2156[34]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_2_reg_2156[34]_i_5 
       (.I0(mad_R_o_mem_read_reg_2089[34]),
        .I1(mad_R_o_mem_read_reg_2089[35]),
        .O(\trunc_ln61_2_reg_2156[34]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_2_reg_2156[34]_i_6 
       (.I0(mad_R_o_mem_read_reg_2089[34]),
        .I1(current_rate_6_reg[31]),
        .O(\trunc_ln61_2_reg_2156[34]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_2_reg_2156[38]_i_2 
       (.I0(mad_R_o_mem_read_reg_2089[40]),
        .I1(mad_R_o_mem_read_reg_2089[41]),
        .O(\trunc_ln61_2_reg_2156[38]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_2_reg_2156[38]_i_3 
       (.I0(mad_R_o_mem_read_reg_2089[39]),
        .I1(mad_R_o_mem_read_reg_2089[40]),
        .O(\trunc_ln61_2_reg_2156[38]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_2_reg_2156[38]_i_4 
       (.I0(mad_R_o_mem_read_reg_2089[38]),
        .I1(mad_R_o_mem_read_reg_2089[39]),
        .O(\trunc_ln61_2_reg_2156[38]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_2_reg_2156[38]_i_5 
       (.I0(mad_R_o_mem_read_reg_2089[37]),
        .I1(mad_R_o_mem_read_reg_2089[38]),
        .O(\trunc_ln61_2_reg_2156[38]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_2_reg_2156[42]_i_2 
       (.I0(mad_R_o_mem_read_reg_2089[44]),
        .I1(mad_R_o_mem_read_reg_2089[45]),
        .O(\trunc_ln61_2_reg_2156[42]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_2_reg_2156[42]_i_3 
       (.I0(mad_R_o_mem_read_reg_2089[43]),
        .I1(mad_R_o_mem_read_reg_2089[44]),
        .O(\trunc_ln61_2_reg_2156[42]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_2_reg_2156[42]_i_4 
       (.I0(mad_R_o_mem_read_reg_2089[42]),
        .I1(mad_R_o_mem_read_reg_2089[43]),
        .O(\trunc_ln61_2_reg_2156[42]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_2_reg_2156[42]_i_5 
       (.I0(mad_R_o_mem_read_reg_2089[41]),
        .I1(mad_R_o_mem_read_reg_2089[42]),
        .O(\trunc_ln61_2_reg_2156[42]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_2_reg_2156[46]_i_2 
       (.I0(mad_R_o_mem_read_reg_2089[48]),
        .I1(mad_R_o_mem_read_reg_2089[49]),
        .O(\trunc_ln61_2_reg_2156[46]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_2_reg_2156[46]_i_3 
       (.I0(mad_R_o_mem_read_reg_2089[47]),
        .I1(mad_R_o_mem_read_reg_2089[48]),
        .O(\trunc_ln61_2_reg_2156[46]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_2_reg_2156[46]_i_4 
       (.I0(mad_R_o_mem_read_reg_2089[46]),
        .I1(mad_R_o_mem_read_reg_2089[47]),
        .O(\trunc_ln61_2_reg_2156[46]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_2_reg_2156[46]_i_5 
       (.I0(mad_R_o_mem_read_reg_2089[45]),
        .I1(mad_R_o_mem_read_reg_2089[46]),
        .O(\trunc_ln61_2_reg_2156[46]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_2_reg_2156[50]_i_2 
       (.I0(mad_R_o_mem_read_reg_2089[52]),
        .I1(mad_R_o_mem_read_reg_2089[53]),
        .O(\trunc_ln61_2_reg_2156[50]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_2_reg_2156[50]_i_3 
       (.I0(mad_R_o_mem_read_reg_2089[51]),
        .I1(mad_R_o_mem_read_reg_2089[52]),
        .O(\trunc_ln61_2_reg_2156[50]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_2_reg_2156[50]_i_4 
       (.I0(mad_R_o_mem_read_reg_2089[50]),
        .I1(mad_R_o_mem_read_reg_2089[51]),
        .O(\trunc_ln61_2_reg_2156[50]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_2_reg_2156[50]_i_5 
       (.I0(mad_R_o_mem_read_reg_2089[49]),
        .I1(mad_R_o_mem_read_reg_2089[50]),
        .O(\trunc_ln61_2_reg_2156[50]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_2_reg_2156[54]_i_2 
       (.I0(mad_R_o_mem_read_reg_2089[56]),
        .I1(mad_R_o_mem_read_reg_2089[57]),
        .O(\trunc_ln61_2_reg_2156[54]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_2_reg_2156[54]_i_3 
       (.I0(mad_R_o_mem_read_reg_2089[55]),
        .I1(mad_R_o_mem_read_reg_2089[56]),
        .O(\trunc_ln61_2_reg_2156[54]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_2_reg_2156[54]_i_4 
       (.I0(mad_R_o_mem_read_reg_2089[54]),
        .I1(mad_R_o_mem_read_reg_2089[55]),
        .O(\trunc_ln61_2_reg_2156[54]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_2_reg_2156[54]_i_5 
       (.I0(mad_R_o_mem_read_reg_2089[53]),
        .I1(mad_R_o_mem_read_reg_2089[54]),
        .O(\trunc_ln61_2_reg_2156[54]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_2_reg_2156[58]_i_2 
       (.I0(mad_R_o_mem_read_reg_2089[60]),
        .I1(mad_R_o_mem_read_reg_2089[61]),
        .O(\trunc_ln61_2_reg_2156[58]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_2_reg_2156[58]_i_3 
       (.I0(mad_R_o_mem_read_reg_2089[59]),
        .I1(mad_R_o_mem_read_reg_2089[60]),
        .O(\trunc_ln61_2_reg_2156[58]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_2_reg_2156[58]_i_4 
       (.I0(mad_R_o_mem_read_reg_2089[58]),
        .I1(mad_R_o_mem_read_reg_2089[59]),
        .O(\trunc_ln61_2_reg_2156[58]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_2_reg_2156[58]_i_5 
       (.I0(mad_R_o_mem_read_reg_2089[57]),
        .I1(mad_R_o_mem_read_reg_2089[58]),
        .O(\trunc_ln61_2_reg_2156[58]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_2_reg_2156[60]_i_11 
       (.I0(current_factor_6_reg[31]),
        .I1(current_factor_6_reg[30]),
        .O(\trunc_ln61_2_reg_2156[60]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_2_reg_2156[60]_i_12 
       (.I0(current_factor_6_reg[29]),
        .I1(current_factor_6_reg[28]),
        .O(\trunc_ln61_2_reg_2156[60]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_2_reg_2156[60]_i_13 
       (.I0(current_factor_6_reg[27]),
        .I1(current_factor_6_reg[26]),
        .O(\trunc_ln61_2_reg_2156[60]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_2_reg_2156[60]_i_14 
       (.I0(current_factor_6_reg[25]),
        .I1(current_factor_6_reg[24]),
        .O(\trunc_ln61_2_reg_2156[60]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \trunc_ln61_2_reg_2156[60]_i_15 
       (.I0(current_factor_6_reg[25]),
        .I1(current_factor_6_reg[26]),
        .I2(current_factor_6_reg[28]),
        .I3(current_factor_6_reg[29]),
        .I4(current_factor_6_reg[31]),
        .I5(current_factor_6_reg[30]),
        .O(\trunc_ln61_2_reg_2156[60]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \trunc_ln61_2_reg_2156[60]_i_16 
       (.I0(\trunc_ln61_2_reg_2156[60]_i_30_n_0 ),
        .I1(current_factor_6_reg[20]),
        .I2(current_factor_6_reg[19]),
        .I3(current_factor_6_reg[23]),
        .I4(current_factor_6_reg[22]),
        .I5(current_factor_6_reg[21]),
        .O(\trunc_ln61_2_reg_2156[60]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h0000230000002323)) 
    \trunc_ln61_2_reg_2156[60]_i_17 
       (.I0(current_factor_6_reg[19]),
        .I1(current_factor_6_reg[20]),
        .I2(current_factor_6_reg[18]),
        .I3(current_factor_6_reg[16]),
        .I4(current_factor_6_reg[17]),
        .I5(current_factor_6_reg[15]),
        .O(\trunc_ln61_2_reg_2156[60]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h0000230000002323)) 
    \trunc_ln61_2_reg_2156[60]_i_18 
       (.I0(current_factor_6_reg[13]),
        .I1(current_factor_6_reg[14]),
        .I2(current_factor_6_reg[12]),
        .I3(current_factor_6_reg[10]),
        .I4(current_factor_6_reg[11]),
        .I5(current_factor_6_reg[9]),
        .O(\trunc_ln61_2_reg_2156[60]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \trunc_ln61_2_reg_2156[60]_i_19 
       (.I0(\trunc_ln61_2_reg_2156[60]_i_31_n_0 ),
        .I1(current_factor_6_reg[0]),
        .I2(current_factor_6_reg[1]),
        .I3(current_factor_6_reg[2]),
        .I4(\trunc_ln61_2_reg_2156[60]_i_32_n_0 ),
        .I5(\trunc_ln61_2_reg_2156[60]_i_33_n_0 ),
        .O(\trunc_ln61_2_reg_2156[60]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_2_reg_2156[60]_i_21 
       (.I0(current_rate_6_reg[29]),
        .I1(current_rate_6_reg[28]),
        .O(\trunc_ln61_2_reg_2156[60]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_2_reg_2156[60]_i_22 
       (.I0(current_rate_6_reg[27]),
        .I1(current_rate_6_reg[26]),
        .O(\trunc_ln61_2_reg_2156[60]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_2_reg_2156[60]_i_23 
       (.I0(current_rate_6_reg[25]),
        .I1(current_rate_6_reg[24]),
        .O(\trunc_ln61_2_reg_2156[60]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_2_reg_2156[60]_i_24 
       (.I0(current_rate_6_reg[23]),
        .I1(current_rate_6_reg[22]),
        .O(\trunc_ln61_2_reg_2156[60]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_2_reg_2156[60]_i_26 
       (.I0(current_factor_6_reg[23]),
        .I1(current_factor_6_reg[22]),
        .O(\trunc_ln61_2_reg_2156[60]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_2_reg_2156[60]_i_27 
       (.I0(current_factor_6_reg[21]),
        .I1(current_factor_6_reg[20]),
        .O(\trunc_ln61_2_reg_2156[60]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_2_reg_2156[60]_i_28 
       (.I0(current_factor_6_reg[19]),
        .I1(current_factor_6_reg[18]),
        .O(\trunc_ln61_2_reg_2156[60]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_2_reg_2156[60]_i_29 
       (.I0(current_factor_6_reg[17]),
        .I1(current_factor_6_reg[16]),
        .O(\trunc_ln61_2_reg_2156[60]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h0000230000002323)) 
    \trunc_ln61_2_reg_2156[60]_i_30 
       (.I0(current_factor_6_reg[28]),
        .I1(current_factor_6_reg[29]),
        .I2(current_factor_6_reg[27]),
        .I3(current_factor_6_reg[25]),
        .I4(current_factor_6_reg[26]),
        .I5(current_factor_6_reg[24]),
        .O(\trunc_ln61_2_reg_2156[60]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'h0000230000002323)) 
    \trunc_ln61_2_reg_2156[60]_i_31 
       (.I0(current_factor_6_reg[7]),
        .I1(current_factor_6_reg[8]),
        .I2(current_factor_6_reg[6]),
        .I3(current_factor_6_reg[4]),
        .I4(current_factor_6_reg[5]),
        .I5(current_factor_6_reg[3]),
        .O(\trunc_ln61_2_reg_2156[60]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \trunc_ln61_2_reg_2156[60]_i_32 
       (.I0(current_factor_6_reg[8]),
        .I1(current_factor_6_reg[7]),
        .I2(current_factor_6_reg[5]),
        .I3(current_factor_6_reg[4]),
        .O(\trunc_ln61_2_reg_2156[60]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \trunc_ln61_2_reg_2156[60]_i_33 
       (.I0(current_factor_6_reg[10]),
        .I1(current_factor_6_reg[11]),
        .I2(current_factor_6_reg[13]),
        .I3(current_factor_6_reg[14]),
        .I4(current_factor_6_reg[17]),
        .I5(current_factor_6_reg[16]),
        .O(\trunc_ln61_2_reg_2156[60]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_2_reg_2156[60]_i_34 
       (.I0(current_rate_6_reg[19]),
        .I1(current_rate_6_reg[18]),
        .O(\trunc_ln61_2_reg_2156[60]_i_34_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln61_2_reg_2156[60]_i_35 
       (.I0(current_rate_6_reg[17]),
        .O(\trunc_ln61_2_reg_2156[60]_i_35_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_2_reg_2156[60]_i_36 
       (.I0(current_rate_6_reg[15]),
        .I1(current_rate_6_reg[14]),
        .O(\trunc_ln61_2_reg_2156[60]_i_36_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_2_reg_2156[60]_i_37 
       (.I0(current_rate_6_reg[21]),
        .I1(current_rate_6_reg[20]),
        .O(\trunc_ln61_2_reg_2156[60]_i_37_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln61_2_reg_2156[60]_i_38 
       (.I0(current_rate_6_reg[18]),
        .I1(current_rate_6_reg[19]),
        .O(\trunc_ln61_2_reg_2156[60]_i_38_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln61_2_reg_2156[60]_i_39 
       (.I0(current_rate_6_reg[17]),
        .I1(current_rate_6_reg[16]),
        .O(\trunc_ln61_2_reg_2156[60]_i_39_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln61_2_reg_2156[60]_i_40 
       (.I0(current_rate_6_reg[14]),
        .I1(current_rate_6_reg[15]),
        .O(\trunc_ln61_2_reg_2156[60]_i_40_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_2_reg_2156[60]_i_42 
       (.I0(current_factor_6_reg[15]),
        .I1(current_factor_6_reg[14]),
        .O(\trunc_ln61_2_reg_2156[60]_i_42_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_2_reg_2156[60]_i_43 
       (.I0(current_factor_6_reg[13]),
        .I1(current_factor_6_reg[12]),
        .O(\trunc_ln61_2_reg_2156[60]_i_43_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_2_reg_2156[60]_i_44 
       (.I0(current_factor_6_reg[11]),
        .I1(current_factor_6_reg[10]),
        .O(\trunc_ln61_2_reg_2156[60]_i_44_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_2_reg_2156[60]_i_45 
       (.I0(current_factor_6_reg[9]),
        .I1(current_factor_6_reg[8]),
        .O(\trunc_ln61_2_reg_2156[60]_i_45_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_2_reg_2156[60]_i_46 
       (.I0(current_factor_6_reg[1]),
        .I1(current_factor_6_reg[0]),
        .O(\trunc_ln61_2_reg_2156[60]_i_46_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_2_reg_2156[60]_i_47 
       (.I0(current_factor_6_reg[7]),
        .I1(current_factor_6_reg[6]),
        .O(\trunc_ln61_2_reg_2156[60]_i_47_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_2_reg_2156[60]_i_48 
       (.I0(current_factor_6_reg[5]),
        .I1(current_factor_6_reg[4]),
        .O(\trunc_ln61_2_reg_2156[60]_i_48_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_2_reg_2156[60]_i_49 
       (.I0(current_factor_6_reg[3]),
        .I1(current_factor_6_reg[2]),
        .O(\trunc_ln61_2_reg_2156[60]_i_49_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \trunc_ln61_2_reg_2156[60]_i_5 
       (.I0(\trunc_ln61_2_reg_2156[60]_i_15_n_0 ),
        .I1(\trunc_ln61_2_reg_2156[60]_i_16_n_0 ),
        .I2(\trunc_ln61_2_reg_2156[60]_i_17_n_0 ),
        .I3(\trunc_ln61_2_reg_2156[60]_i_18_n_0 ),
        .I4(\trunc_ln61_2_reg_2156[60]_i_19_n_0 ),
        .O(icmp_ln59_2_fu_954_p2));
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln61_2_reg_2156[60]_i_50 
       (.I0(current_factor_6_reg[0]),
        .I1(current_factor_6_reg[1]),
        .O(\trunc_ln61_2_reg_2156[60]_i_50_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_2_reg_2156[60]_i_6 
       (.I0(mad_R_o_mem_read_reg_2089[62]),
        .I1(mad_R_o_mem_read_reg_2089[63]),
        .O(\trunc_ln61_2_reg_2156[60]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_2_reg_2156[60]_i_7 
       (.I0(mad_R_o_mem_read_reg_2089[61]),
        .I1(mad_R_o_mem_read_reg_2089[62]),
        .O(\trunc_ln61_2_reg_2156[60]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_2_reg_2156[60]_i_9 
       (.I0(current_rate_6_reg[31]),
        .I1(current_rate_6_reg[30]),
        .O(\trunc_ln61_2_reg_2156[60]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_2_reg_2156[6]_i_2 
       (.I0(current_rate_6_reg[6]),
        .I1(mad_R_o_mem_read_reg_2089[9]),
        .O(\trunc_ln61_2_reg_2156[6]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_2_reg_2156[6]_i_3 
       (.I0(current_rate_6_reg[5]),
        .I1(mad_R_o_mem_read_reg_2089[8]),
        .O(\trunc_ln61_2_reg_2156[6]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_2_reg_2156[6]_i_4 
       (.I0(current_rate_6_reg[4]),
        .I1(mad_R_o_mem_read_reg_2089[7]),
        .O(\trunc_ln61_2_reg_2156[6]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_2_reg_2156[6]_i_5 
       (.I0(current_rate_6_reg[3]),
        .I1(mad_R_o_mem_read_reg_2089[6]),
        .O(\trunc_ln61_2_reg_2156[6]_i_5_n_0 ));
  FDRE \trunc_ln61_2_reg_2156_reg[0] 
       (.C(ap_clk),
        .CE(trunc_ln61_2_reg_21560),
        .D(add_ln61_2_fu_972_p2[3]),
        .Q(trunc_ln61_2_reg_2156[0]),
        .R(1'b0));
  FDRE \trunc_ln61_2_reg_2156_reg[10] 
       (.C(ap_clk),
        .CE(trunc_ln61_2_reg_21560),
        .D(add_ln61_2_fu_972_p2[13]),
        .Q(trunc_ln61_2_reg_2156[10]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_2_reg_2156_reg[10]_i_1 
       (.CI(\trunc_ln61_2_reg_2156_reg[6]_i_1_n_0 ),
        .CO({\trunc_ln61_2_reg_2156_reg[10]_i_1_n_0 ,\trunc_ln61_2_reg_2156_reg[10]_i_1_n_1 ,\trunc_ln61_2_reg_2156_reg[10]_i_1_n_2 ,\trunc_ln61_2_reg_2156_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_6_reg[10:7]),
        .O(add_ln61_2_fu_972_p2[13:10]),
        .S({\trunc_ln61_2_reg_2156[10]_i_2_n_0 ,\trunc_ln61_2_reg_2156[10]_i_3_n_0 ,\trunc_ln61_2_reg_2156[10]_i_4_n_0 ,\trunc_ln61_2_reg_2156[10]_i_5_n_0 }));
  FDRE \trunc_ln61_2_reg_2156_reg[11] 
       (.C(ap_clk),
        .CE(trunc_ln61_2_reg_21560),
        .D(add_ln61_2_fu_972_p2[14]),
        .Q(trunc_ln61_2_reg_2156[11]),
        .R(1'b0));
  FDRE \trunc_ln61_2_reg_2156_reg[12] 
       (.C(ap_clk),
        .CE(trunc_ln61_2_reg_21560),
        .D(add_ln61_2_fu_972_p2[15]),
        .Q(trunc_ln61_2_reg_2156[12]),
        .R(1'b0));
  FDRE \trunc_ln61_2_reg_2156_reg[13] 
       (.C(ap_clk),
        .CE(trunc_ln61_2_reg_21560),
        .D(add_ln61_2_fu_972_p2[16]),
        .Q(trunc_ln61_2_reg_2156[13]),
        .R(1'b0));
  FDRE \trunc_ln61_2_reg_2156_reg[14] 
       (.C(ap_clk),
        .CE(trunc_ln61_2_reg_21560),
        .D(add_ln61_2_fu_972_p2[17]),
        .Q(trunc_ln61_2_reg_2156[14]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_2_reg_2156_reg[14]_i_1 
       (.CI(\trunc_ln61_2_reg_2156_reg[10]_i_1_n_0 ),
        .CO({\trunc_ln61_2_reg_2156_reg[14]_i_1_n_0 ,\trunc_ln61_2_reg_2156_reg[14]_i_1_n_1 ,\trunc_ln61_2_reg_2156_reg[14]_i_1_n_2 ,\trunc_ln61_2_reg_2156_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_6_reg[14:11]),
        .O(add_ln61_2_fu_972_p2[17:14]),
        .S({\trunc_ln61_2_reg_2156[14]_i_2_n_0 ,\trunc_ln61_2_reg_2156[14]_i_3_n_0 ,\trunc_ln61_2_reg_2156[14]_i_4_n_0 ,\trunc_ln61_2_reg_2156[14]_i_5_n_0 }));
  FDRE \trunc_ln61_2_reg_2156_reg[15] 
       (.C(ap_clk),
        .CE(trunc_ln61_2_reg_21560),
        .D(add_ln61_2_fu_972_p2[18]),
        .Q(trunc_ln61_2_reg_2156[15]),
        .R(1'b0));
  FDRE \trunc_ln61_2_reg_2156_reg[16] 
       (.C(ap_clk),
        .CE(trunc_ln61_2_reg_21560),
        .D(add_ln61_2_fu_972_p2[19]),
        .Q(trunc_ln61_2_reg_2156[16]),
        .R(1'b0));
  FDRE \trunc_ln61_2_reg_2156_reg[17] 
       (.C(ap_clk),
        .CE(trunc_ln61_2_reg_21560),
        .D(add_ln61_2_fu_972_p2[20]),
        .Q(trunc_ln61_2_reg_2156[17]),
        .R(1'b0));
  FDRE \trunc_ln61_2_reg_2156_reg[18] 
       (.C(ap_clk),
        .CE(trunc_ln61_2_reg_21560),
        .D(add_ln61_2_fu_972_p2[21]),
        .Q(trunc_ln61_2_reg_2156[18]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_2_reg_2156_reg[18]_i_1 
       (.CI(\trunc_ln61_2_reg_2156_reg[14]_i_1_n_0 ),
        .CO({\trunc_ln61_2_reg_2156_reg[18]_i_1_n_0 ,\trunc_ln61_2_reg_2156_reg[18]_i_1_n_1 ,\trunc_ln61_2_reg_2156_reg[18]_i_1_n_2 ,\trunc_ln61_2_reg_2156_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_6_reg[18:15]),
        .O(add_ln61_2_fu_972_p2[21:18]),
        .S({\trunc_ln61_2_reg_2156[18]_i_2_n_0 ,\trunc_ln61_2_reg_2156[18]_i_3_n_0 ,\trunc_ln61_2_reg_2156[18]_i_4_n_0 ,\trunc_ln61_2_reg_2156[18]_i_5_n_0 }));
  FDRE \trunc_ln61_2_reg_2156_reg[19] 
       (.C(ap_clk),
        .CE(trunc_ln61_2_reg_21560),
        .D(add_ln61_2_fu_972_p2[22]),
        .Q(trunc_ln61_2_reg_2156[19]),
        .R(1'b0));
  FDRE \trunc_ln61_2_reg_2156_reg[1] 
       (.C(ap_clk),
        .CE(trunc_ln61_2_reg_21560),
        .D(add_ln61_2_fu_972_p2[4]),
        .Q(trunc_ln61_2_reg_2156[1]),
        .R(1'b0));
  FDRE \trunc_ln61_2_reg_2156_reg[20] 
       (.C(ap_clk),
        .CE(trunc_ln61_2_reg_21560),
        .D(add_ln61_2_fu_972_p2[23]),
        .Q(trunc_ln61_2_reg_2156[20]),
        .R(1'b0));
  FDRE \trunc_ln61_2_reg_2156_reg[21] 
       (.C(ap_clk),
        .CE(trunc_ln61_2_reg_21560),
        .D(add_ln61_2_fu_972_p2[24]),
        .Q(trunc_ln61_2_reg_2156[21]),
        .R(1'b0));
  FDRE \trunc_ln61_2_reg_2156_reg[22] 
       (.C(ap_clk),
        .CE(trunc_ln61_2_reg_21560),
        .D(add_ln61_2_fu_972_p2[25]),
        .Q(trunc_ln61_2_reg_2156[22]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_2_reg_2156_reg[22]_i_1 
       (.CI(\trunc_ln61_2_reg_2156_reg[18]_i_1_n_0 ),
        .CO({\trunc_ln61_2_reg_2156_reg[22]_i_1_n_0 ,\trunc_ln61_2_reg_2156_reg[22]_i_1_n_1 ,\trunc_ln61_2_reg_2156_reg[22]_i_1_n_2 ,\trunc_ln61_2_reg_2156_reg[22]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_6_reg[22:19]),
        .O(add_ln61_2_fu_972_p2[25:22]),
        .S({\trunc_ln61_2_reg_2156[22]_i_2_n_0 ,\trunc_ln61_2_reg_2156[22]_i_3_n_0 ,\trunc_ln61_2_reg_2156[22]_i_4_n_0 ,\trunc_ln61_2_reg_2156[22]_i_5_n_0 }));
  FDRE \trunc_ln61_2_reg_2156_reg[23] 
       (.C(ap_clk),
        .CE(trunc_ln61_2_reg_21560),
        .D(add_ln61_2_fu_972_p2[26]),
        .Q(trunc_ln61_2_reg_2156[23]),
        .R(1'b0));
  FDRE \trunc_ln61_2_reg_2156_reg[24] 
       (.C(ap_clk),
        .CE(trunc_ln61_2_reg_21560),
        .D(add_ln61_2_fu_972_p2[27]),
        .Q(trunc_ln61_2_reg_2156[24]),
        .R(1'b0));
  FDRE \trunc_ln61_2_reg_2156_reg[25] 
       (.C(ap_clk),
        .CE(trunc_ln61_2_reg_21560),
        .D(add_ln61_2_fu_972_p2[28]),
        .Q(trunc_ln61_2_reg_2156[25]),
        .R(1'b0));
  FDRE \trunc_ln61_2_reg_2156_reg[26] 
       (.C(ap_clk),
        .CE(trunc_ln61_2_reg_21560),
        .D(add_ln61_2_fu_972_p2[29]),
        .Q(trunc_ln61_2_reg_2156[26]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_2_reg_2156_reg[26]_i_1 
       (.CI(\trunc_ln61_2_reg_2156_reg[22]_i_1_n_0 ),
        .CO({\trunc_ln61_2_reg_2156_reg[26]_i_1_n_0 ,\trunc_ln61_2_reg_2156_reg[26]_i_1_n_1 ,\trunc_ln61_2_reg_2156_reg[26]_i_1_n_2 ,\trunc_ln61_2_reg_2156_reg[26]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_6_reg[26:23]),
        .O(add_ln61_2_fu_972_p2[29:26]),
        .S({\trunc_ln61_2_reg_2156[26]_i_2_n_0 ,\trunc_ln61_2_reg_2156[26]_i_3_n_0 ,\trunc_ln61_2_reg_2156[26]_i_4_n_0 ,\trunc_ln61_2_reg_2156[26]_i_5_n_0 }));
  FDRE \trunc_ln61_2_reg_2156_reg[27] 
       (.C(ap_clk),
        .CE(trunc_ln61_2_reg_21560),
        .D(add_ln61_2_fu_972_p2[30]),
        .Q(trunc_ln61_2_reg_2156[27]),
        .R(1'b0));
  FDRE \trunc_ln61_2_reg_2156_reg[28] 
       (.C(ap_clk),
        .CE(trunc_ln61_2_reg_21560),
        .D(add_ln61_2_fu_972_p2[31]),
        .Q(trunc_ln61_2_reg_2156[28]),
        .R(1'b0));
  FDRE \trunc_ln61_2_reg_2156_reg[29] 
       (.C(ap_clk),
        .CE(trunc_ln61_2_reg_21560),
        .D(add_ln61_2_fu_972_p2[32]),
        .Q(trunc_ln61_2_reg_2156[29]),
        .R(1'b0));
  FDRE \trunc_ln61_2_reg_2156_reg[2] 
       (.C(ap_clk),
        .CE(trunc_ln61_2_reg_21560),
        .D(add_ln61_2_fu_972_p2[5]),
        .Q(trunc_ln61_2_reg_2156[2]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_2_reg_2156_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\trunc_ln61_2_reg_2156_reg[2]_i_1_n_0 ,\trunc_ln61_2_reg_2156_reg[2]_i_1_n_1 ,\trunc_ln61_2_reg_2156_reg[2]_i_1_n_2 ,\trunc_ln61_2_reg_2156_reg[2]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({current_rate_6_reg[2:0],1'b0}),
        .O({add_ln61_2_fu_972_p2[5:3],\NLW_trunc_ln61_2_reg_2156_reg[2]_i_1_O_UNCONNECTED [0]}),
        .S({\trunc_ln61_2_reg_2156[2]_i_2_n_0 ,\trunc_ln61_2_reg_2156[2]_i_3_n_0 ,\trunc_ln61_2_reg_2156[2]_i_4_n_0 ,mad_R_o_mem_read_reg_2089[2]}));
  FDRE \trunc_ln61_2_reg_2156_reg[30] 
       (.C(ap_clk),
        .CE(trunc_ln61_2_reg_21560),
        .D(add_ln61_2_fu_972_p2[33]),
        .Q(trunc_ln61_2_reg_2156[30]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_2_reg_2156_reg[30]_i_1 
       (.CI(\trunc_ln61_2_reg_2156_reg[26]_i_1_n_0 ),
        .CO({\trunc_ln61_2_reg_2156_reg[30]_i_1_n_0 ,\trunc_ln61_2_reg_2156_reg[30]_i_1_n_1 ,\trunc_ln61_2_reg_2156_reg[30]_i_1_n_2 ,\trunc_ln61_2_reg_2156_reg[30]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_6_reg[30:27]),
        .O(add_ln61_2_fu_972_p2[33:30]),
        .S({\trunc_ln61_2_reg_2156[30]_i_2_n_0 ,\trunc_ln61_2_reg_2156[30]_i_3_n_0 ,\trunc_ln61_2_reg_2156[30]_i_4_n_0 ,\trunc_ln61_2_reg_2156[30]_i_5_n_0 }));
  FDRE \trunc_ln61_2_reg_2156_reg[31] 
       (.C(ap_clk),
        .CE(trunc_ln61_2_reg_21560),
        .D(add_ln61_2_fu_972_p2[34]),
        .Q(trunc_ln61_2_reg_2156[31]),
        .R(1'b0));
  FDRE \trunc_ln61_2_reg_2156_reg[32] 
       (.C(ap_clk),
        .CE(trunc_ln61_2_reg_21560),
        .D(add_ln61_2_fu_972_p2[35]),
        .Q(trunc_ln61_2_reg_2156[32]),
        .R(1'b0));
  FDRE \trunc_ln61_2_reg_2156_reg[33] 
       (.C(ap_clk),
        .CE(trunc_ln61_2_reg_21560),
        .D(add_ln61_2_fu_972_p2[36]),
        .Q(trunc_ln61_2_reg_2156[33]),
        .R(1'b0));
  FDRE \trunc_ln61_2_reg_2156_reg[34] 
       (.C(ap_clk),
        .CE(trunc_ln61_2_reg_21560),
        .D(add_ln61_2_fu_972_p2[37]),
        .Q(trunc_ln61_2_reg_2156[34]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_2_reg_2156_reg[34]_i_1 
       (.CI(\trunc_ln61_2_reg_2156_reg[30]_i_1_n_0 ),
        .CO({\trunc_ln61_2_reg_2156_reg[34]_i_1_n_0 ,\trunc_ln61_2_reg_2156_reg[34]_i_1_n_1 ,\trunc_ln61_2_reg_2156_reg[34]_i_1_n_2 ,\trunc_ln61_2_reg_2156_reg[34]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({mad_R_o_mem_read_reg_2089[36:34],\trunc_ln61_2_reg_2156[34]_i_2_n_0 }),
        .O(add_ln61_2_fu_972_p2[37:34]),
        .S({\trunc_ln61_2_reg_2156[34]_i_3_n_0 ,\trunc_ln61_2_reg_2156[34]_i_4_n_0 ,\trunc_ln61_2_reg_2156[34]_i_5_n_0 ,\trunc_ln61_2_reg_2156[34]_i_6_n_0 }));
  FDRE \trunc_ln61_2_reg_2156_reg[35] 
       (.C(ap_clk),
        .CE(trunc_ln61_2_reg_21560),
        .D(add_ln61_2_fu_972_p2[38]),
        .Q(trunc_ln61_2_reg_2156[35]),
        .R(1'b0));
  FDRE \trunc_ln61_2_reg_2156_reg[36] 
       (.C(ap_clk),
        .CE(trunc_ln61_2_reg_21560),
        .D(add_ln61_2_fu_972_p2[39]),
        .Q(trunc_ln61_2_reg_2156[36]),
        .R(1'b0));
  FDRE \trunc_ln61_2_reg_2156_reg[37] 
       (.C(ap_clk),
        .CE(trunc_ln61_2_reg_21560),
        .D(add_ln61_2_fu_972_p2[40]),
        .Q(trunc_ln61_2_reg_2156[37]),
        .R(1'b0));
  FDRE \trunc_ln61_2_reg_2156_reg[38] 
       (.C(ap_clk),
        .CE(trunc_ln61_2_reg_21560),
        .D(add_ln61_2_fu_972_p2[41]),
        .Q(trunc_ln61_2_reg_2156[38]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_2_reg_2156_reg[38]_i_1 
       (.CI(\trunc_ln61_2_reg_2156_reg[34]_i_1_n_0 ),
        .CO({\trunc_ln61_2_reg_2156_reg[38]_i_1_n_0 ,\trunc_ln61_2_reg_2156_reg[38]_i_1_n_1 ,\trunc_ln61_2_reg_2156_reg[38]_i_1_n_2 ,\trunc_ln61_2_reg_2156_reg[38]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(mad_R_o_mem_read_reg_2089[40:37]),
        .O(add_ln61_2_fu_972_p2[41:38]),
        .S({\trunc_ln61_2_reg_2156[38]_i_2_n_0 ,\trunc_ln61_2_reg_2156[38]_i_3_n_0 ,\trunc_ln61_2_reg_2156[38]_i_4_n_0 ,\trunc_ln61_2_reg_2156[38]_i_5_n_0 }));
  FDRE \trunc_ln61_2_reg_2156_reg[39] 
       (.C(ap_clk),
        .CE(trunc_ln61_2_reg_21560),
        .D(add_ln61_2_fu_972_p2[42]),
        .Q(trunc_ln61_2_reg_2156[39]),
        .R(1'b0));
  FDRE \trunc_ln61_2_reg_2156_reg[3] 
       (.C(ap_clk),
        .CE(trunc_ln61_2_reg_21560),
        .D(add_ln61_2_fu_972_p2[6]),
        .Q(trunc_ln61_2_reg_2156[3]),
        .R(1'b0));
  FDRE \trunc_ln61_2_reg_2156_reg[40] 
       (.C(ap_clk),
        .CE(trunc_ln61_2_reg_21560),
        .D(add_ln61_2_fu_972_p2[43]),
        .Q(trunc_ln61_2_reg_2156[40]),
        .R(1'b0));
  FDRE \trunc_ln61_2_reg_2156_reg[41] 
       (.C(ap_clk),
        .CE(trunc_ln61_2_reg_21560),
        .D(add_ln61_2_fu_972_p2[44]),
        .Q(trunc_ln61_2_reg_2156[41]),
        .R(1'b0));
  FDRE \trunc_ln61_2_reg_2156_reg[42] 
       (.C(ap_clk),
        .CE(trunc_ln61_2_reg_21560),
        .D(add_ln61_2_fu_972_p2[45]),
        .Q(trunc_ln61_2_reg_2156[42]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_2_reg_2156_reg[42]_i_1 
       (.CI(\trunc_ln61_2_reg_2156_reg[38]_i_1_n_0 ),
        .CO({\trunc_ln61_2_reg_2156_reg[42]_i_1_n_0 ,\trunc_ln61_2_reg_2156_reg[42]_i_1_n_1 ,\trunc_ln61_2_reg_2156_reg[42]_i_1_n_2 ,\trunc_ln61_2_reg_2156_reg[42]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(mad_R_o_mem_read_reg_2089[44:41]),
        .O(add_ln61_2_fu_972_p2[45:42]),
        .S({\trunc_ln61_2_reg_2156[42]_i_2_n_0 ,\trunc_ln61_2_reg_2156[42]_i_3_n_0 ,\trunc_ln61_2_reg_2156[42]_i_4_n_0 ,\trunc_ln61_2_reg_2156[42]_i_5_n_0 }));
  FDRE \trunc_ln61_2_reg_2156_reg[43] 
       (.C(ap_clk),
        .CE(trunc_ln61_2_reg_21560),
        .D(add_ln61_2_fu_972_p2[46]),
        .Q(trunc_ln61_2_reg_2156[43]),
        .R(1'b0));
  FDRE \trunc_ln61_2_reg_2156_reg[44] 
       (.C(ap_clk),
        .CE(trunc_ln61_2_reg_21560),
        .D(add_ln61_2_fu_972_p2[47]),
        .Q(trunc_ln61_2_reg_2156[44]),
        .R(1'b0));
  FDRE \trunc_ln61_2_reg_2156_reg[45] 
       (.C(ap_clk),
        .CE(trunc_ln61_2_reg_21560),
        .D(add_ln61_2_fu_972_p2[48]),
        .Q(trunc_ln61_2_reg_2156[45]),
        .R(1'b0));
  FDRE \trunc_ln61_2_reg_2156_reg[46] 
       (.C(ap_clk),
        .CE(trunc_ln61_2_reg_21560),
        .D(add_ln61_2_fu_972_p2[49]),
        .Q(trunc_ln61_2_reg_2156[46]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_2_reg_2156_reg[46]_i_1 
       (.CI(\trunc_ln61_2_reg_2156_reg[42]_i_1_n_0 ),
        .CO({\trunc_ln61_2_reg_2156_reg[46]_i_1_n_0 ,\trunc_ln61_2_reg_2156_reg[46]_i_1_n_1 ,\trunc_ln61_2_reg_2156_reg[46]_i_1_n_2 ,\trunc_ln61_2_reg_2156_reg[46]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(mad_R_o_mem_read_reg_2089[48:45]),
        .O(add_ln61_2_fu_972_p2[49:46]),
        .S({\trunc_ln61_2_reg_2156[46]_i_2_n_0 ,\trunc_ln61_2_reg_2156[46]_i_3_n_0 ,\trunc_ln61_2_reg_2156[46]_i_4_n_0 ,\trunc_ln61_2_reg_2156[46]_i_5_n_0 }));
  FDRE \trunc_ln61_2_reg_2156_reg[47] 
       (.C(ap_clk),
        .CE(trunc_ln61_2_reg_21560),
        .D(add_ln61_2_fu_972_p2[50]),
        .Q(trunc_ln61_2_reg_2156[47]),
        .R(1'b0));
  FDRE \trunc_ln61_2_reg_2156_reg[48] 
       (.C(ap_clk),
        .CE(trunc_ln61_2_reg_21560),
        .D(add_ln61_2_fu_972_p2[51]),
        .Q(trunc_ln61_2_reg_2156[48]),
        .R(1'b0));
  FDRE \trunc_ln61_2_reg_2156_reg[49] 
       (.C(ap_clk),
        .CE(trunc_ln61_2_reg_21560),
        .D(add_ln61_2_fu_972_p2[52]),
        .Q(trunc_ln61_2_reg_2156[49]),
        .R(1'b0));
  FDRE \trunc_ln61_2_reg_2156_reg[4] 
       (.C(ap_clk),
        .CE(trunc_ln61_2_reg_21560),
        .D(add_ln61_2_fu_972_p2[7]),
        .Q(trunc_ln61_2_reg_2156[4]),
        .R(1'b0));
  FDRE \trunc_ln61_2_reg_2156_reg[50] 
       (.C(ap_clk),
        .CE(trunc_ln61_2_reg_21560),
        .D(add_ln61_2_fu_972_p2[53]),
        .Q(trunc_ln61_2_reg_2156[50]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_2_reg_2156_reg[50]_i_1 
       (.CI(\trunc_ln61_2_reg_2156_reg[46]_i_1_n_0 ),
        .CO({\trunc_ln61_2_reg_2156_reg[50]_i_1_n_0 ,\trunc_ln61_2_reg_2156_reg[50]_i_1_n_1 ,\trunc_ln61_2_reg_2156_reg[50]_i_1_n_2 ,\trunc_ln61_2_reg_2156_reg[50]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(mad_R_o_mem_read_reg_2089[52:49]),
        .O(add_ln61_2_fu_972_p2[53:50]),
        .S({\trunc_ln61_2_reg_2156[50]_i_2_n_0 ,\trunc_ln61_2_reg_2156[50]_i_3_n_0 ,\trunc_ln61_2_reg_2156[50]_i_4_n_0 ,\trunc_ln61_2_reg_2156[50]_i_5_n_0 }));
  FDRE \trunc_ln61_2_reg_2156_reg[51] 
       (.C(ap_clk),
        .CE(trunc_ln61_2_reg_21560),
        .D(add_ln61_2_fu_972_p2[54]),
        .Q(trunc_ln61_2_reg_2156[51]),
        .R(1'b0));
  FDRE \trunc_ln61_2_reg_2156_reg[52] 
       (.C(ap_clk),
        .CE(trunc_ln61_2_reg_21560),
        .D(add_ln61_2_fu_972_p2[55]),
        .Q(trunc_ln61_2_reg_2156[52]),
        .R(1'b0));
  FDRE \trunc_ln61_2_reg_2156_reg[53] 
       (.C(ap_clk),
        .CE(trunc_ln61_2_reg_21560),
        .D(add_ln61_2_fu_972_p2[56]),
        .Q(trunc_ln61_2_reg_2156[53]),
        .R(1'b0));
  FDRE \trunc_ln61_2_reg_2156_reg[54] 
       (.C(ap_clk),
        .CE(trunc_ln61_2_reg_21560),
        .D(add_ln61_2_fu_972_p2[57]),
        .Q(trunc_ln61_2_reg_2156[54]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_2_reg_2156_reg[54]_i_1 
       (.CI(\trunc_ln61_2_reg_2156_reg[50]_i_1_n_0 ),
        .CO({\trunc_ln61_2_reg_2156_reg[54]_i_1_n_0 ,\trunc_ln61_2_reg_2156_reg[54]_i_1_n_1 ,\trunc_ln61_2_reg_2156_reg[54]_i_1_n_2 ,\trunc_ln61_2_reg_2156_reg[54]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(mad_R_o_mem_read_reg_2089[56:53]),
        .O(add_ln61_2_fu_972_p2[57:54]),
        .S({\trunc_ln61_2_reg_2156[54]_i_2_n_0 ,\trunc_ln61_2_reg_2156[54]_i_3_n_0 ,\trunc_ln61_2_reg_2156[54]_i_4_n_0 ,\trunc_ln61_2_reg_2156[54]_i_5_n_0 }));
  FDRE \trunc_ln61_2_reg_2156_reg[55] 
       (.C(ap_clk),
        .CE(trunc_ln61_2_reg_21560),
        .D(add_ln61_2_fu_972_p2[58]),
        .Q(trunc_ln61_2_reg_2156[55]),
        .R(1'b0));
  FDRE \trunc_ln61_2_reg_2156_reg[56] 
       (.C(ap_clk),
        .CE(trunc_ln61_2_reg_21560),
        .D(add_ln61_2_fu_972_p2[59]),
        .Q(trunc_ln61_2_reg_2156[56]),
        .R(1'b0));
  FDRE \trunc_ln61_2_reg_2156_reg[57] 
       (.C(ap_clk),
        .CE(trunc_ln61_2_reg_21560),
        .D(add_ln61_2_fu_972_p2[60]),
        .Q(trunc_ln61_2_reg_2156[57]),
        .R(1'b0));
  FDRE \trunc_ln61_2_reg_2156_reg[58] 
       (.C(ap_clk),
        .CE(trunc_ln61_2_reg_21560),
        .D(add_ln61_2_fu_972_p2[61]),
        .Q(trunc_ln61_2_reg_2156[58]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_2_reg_2156_reg[58]_i_1 
       (.CI(\trunc_ln61_2_reg_2156_reg[54]_i_1_n_0 ),
        .CO({\trunc_ln61_2_reg_2156_reg[58]_i_1_n_0 ,\trunc_ln61_2_reg_2156_reg[58]_i_1_n_1 ,\trunc_ln61_2_reg_2156_reg[58]_i_1_n_2 ,\trunc_ln61_2_reg_2156_reg[58]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(mad_R_o_mem_read_reg_2089[60:57]),
        .O(add_ln61_2_fu_972_p2[61:58]),
        .S({\trunc_ln61_2_reg_2156[58]_i_2_n_0 ,\trunc_ln61_2_reg_2156[58]_i_3_n_0 ,\trunc_ln61_2_reg_2156[58]_i_4_n_0 ,\trunc_ln61_2_reg_2156[58]_i_5_n_0 }));
  FDRE \trunc_ln61_2_reg_2156_reg[59] 
       (.C(ap_clk),
        .CE(trunc_ln61_2_reg_21560),
        .D(add_ln61_2_fu_972_p2[62]),
        .Q(trunc_ln61_2_reg_2156[59]),
        .R(1'b0));
  FDRE \trunc_ln61_2_reg_2156_reg[5] 
       (.C(ap_clk),
        .CE(trunc_ln61_2_reg_21560),
        .D(add_ln61_2_fu_972_p2[8]),
        .Q(trunc_ln61_2_reg_2156[5]),
        .R(1'b0));
  FDRE \trunc_ln61_2_reg_2156_reg[60] 
       (.C(ap_clk),
        .CE(trunc_ln61_2_reg_21560),
        .D(add_ln61_2_fu_972_p2[63]),
        .Q(trunc_ln61_2_reg_2156[60]),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \trunc_ln61_2_reg_2156_reg[60]_i_10 
       (.CI(\trunc_ln61_2_reg_2156_reg[60]_i_25_n_0 ),
        .CO({\trunc_ln61_2_reg_2156_reg[60]_i_10_n_0 ,\trunc_ln61_2_reg_2156_reg[60]_i_10_n_1 ,\trunc_ln61_2_reg_2156_reg[60]_i_10_n_2 ,\trunc_ln61_2_reg_2156_reg[60]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_trunc_ln61_2_reg_2156_reg[60]_i_10_O_UNCONNECTED [3:0]),
        .S({\trunc_ln61_2_reg_2156[60]_i_26_n_0 ,\trunc_ln61_2_reg_2156[60]_i_27_n_0 ,\trunc_ln61_2_reg_2156[60]_i_28_n_0 ,\trunc_ln61_2_reg_2156[60]_i_29_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_2_reg_2156_reg[60]_i_2 
       (.CI(\trunc_ln61_2_reg_2156_reg[58]_i_1_n_0 ),
        .CO({\NLW_trunc_ln61_2_reg_2156_reg[60]_i_2_CO_UNCONNECTED [3:1],\trunc_ln61_2_reg_2156_reg[60]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,mad_R_o_mem_read_reg_2089[61]}),
        .O({\NLW_trunc_ln61_2_reg_2156_reg[60]_i_2_O_UNCONNECTED [3:2],add_ln61_2_fu_972_p2[63:62]}),
        .S({1'b0,1'b0,\trunc_ln61_2_reg_2156[60]_i_6_n_0 ,\trunc_ln61_2_reg_2156[60]_i_7_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \trunc_ln61_2_reg_2156_reg[60]_i_20 
       (.CI(1'b0),
        .CO({\trunc_ln61_2_reg_2156_reg[60]_i_20_n_0 ,\trunc_ln61_2_reg_2156_reg[60]_i_20_n_1 ,\trunc_ln61_2_reg_2156_reg[60]_i_20_n_2 ,\trunc_ln61_2_reg_2156_reg[60]_i_20_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\trunc_ln61_2_reg_2156[60]_i_34_n_0 ,\trunc_ln61_2_reg_2156[60]_i_35_n_0 ,\trunc_ln61_2_reg_2156[60]_i_36_n_0 }),
        .O(\NLW_trunc_ln61_2_reg_2156_reg[60]_i_20_O_UNCONNECTED [3:0]),
        .S({\trunc_ln61_2_reg_2156[60]_i_37_n_0 ,\trunc_ln61_2_reg_2156[60]_i_38_n_0 ,\trunc_ln61_2_reg_2156[60]_i_39_n_0 ,\trunc_ln61_2_reg_2156[60]_i_40_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \trunc_ln61_2_reg_2156_reg[60]_i_25 
       (.CI(\trunc_ln61_2_reg_2156_reg[60]_i_41_n_0 ),
        .CO({\trunc_ln61_2_reg_2156_reg[60]_i_25_n_0 ,\trunc_ln61_2_reg_2156_reg[60]_i_25_n_1 ,\trunc_ln61_2_reg_2156_reg[60]_i_25_n_2 ,\trunc_ln61_2_reg_2156_reg[60]_i_25_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_trunc_ln61_2_reg_2156_reg[60]_i_25_O_UNCONNECTED [3:0]),
        .S({\trunc_ln61_2_reg_2156[60]_i_42_n_0 ,\trunc_ln61_2_reg_2156[60]_i_43_n_0 ,\trunc_ln61_2_reg_2156[60]_i_44_n_0 ,\trunc_ln61_2_reg_2156[60]_i_45_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \trunc_ln61_2_reg_2156_reg[60]_i_3 
       (.CI(\trunc_ln61_2_reg_2156_reg[60]_i_8_n_0 ),
        .CO({\NLW_trunc_ln61_2_reg_2156_reg[60]_i_3_CO_UNCONNECTED [3:1],icmp_ln58_4_fu_932_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,current_rate_6_reg[31]}),
        .O(\NLW_trunc_ln61_2_reg_2156_reg[60]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\trunc_ln61_2_reg_2156[60]_i_9_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \trunc_ln61_2_reg_2156_reg[60]_i_4 
       (.CI(\trunc_ln61_2_reg_2156_reg[60]_i_10_n_0 ),
        .CO({icmp_ln58_5_fu_942_p2,\trunc_ln61_2_reg_2156_reg[60]_i_4_n_1 ,\trunc_ln61_2_reg_2156_reg[60]_i_4_n_2 ,\trunc_ln61_2_reg_2156_reg[60]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({current_factor_6_reg[31],1'b0,1'b0,1'b0}),
        .O(\NLW_trunc_ln61_2_reg_2156_reg[60]_i_4_O_UNCONNECTED [3:0]),
        .S({\trunc_ln61_2_reg_2156[60]_i_11_n_0 ,\trunc_ln61_2_reg_2156[60]_i_12_n_0 ,\trunc_ln61_2_reg_2156[60]_i_13_n_0 ,\trunc_ln61_2_reg_2156[60]_i_14_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \trunc_ln61_2_reg_2156_reg[60]_i_41 
       (.CI(1'b0),
        .CO({\trunc_ln61_2_reg_2156_reg[60]_i_41_n_0 ,\trunc_ln61_2_reg_2156_reg[60]_i_41_n_1 ,\trunc_ln61_2_reg_2156_reg[60]_i_41_n_2 ,\trunc_ln61_2_reg_2156_reg[60]_i_41_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\trunc_ln61_2_reg_2156[60]_i_46_n_0 }),
        .O(\NLW_trunc_ln61_2_reg_2156_reg[60]_i_41_O_UNCONNECTED [3:0]),
        .S({\trunc_ln61_2_reg_2156[60]_i_47_n_0 ,\trunc_ln61_2_reg_2156[60]_i_48_n_0 ,\trunc_ln61_2_reg_2156[60]_i_49_n_0 ,\trunc_ln61_2_reg_2156[60]_i_50_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \trunc_ln61_2_reg_2156_reg[60]_i_8 
       (.CI(\trunc_ln61_2_reg_2156_reg[60]_i_20_n_0 ),
        .CO({\trunc_ln61_2_reg_2156_reg[60]_i_8_n_0 ,\trunc_ln61_2_reg_2156_reg[60]_i_8_n_1 ,\trunc_ln61_2_reg_2156_reg[60]_i_8_n_2 ,\trunc_ln61_2_reg_2156_reg[60]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_trunc_ln61_2_reg_2156_reg[60]_i_8_O_UNCONNECTED [3:0]),
        .S({\trunc_ln61_2_reg_2156[60]_i_21_n_0 ,\trunc_ln61_2_reg_2156[60]_i_22_n_0 ,\trunc_ln61_2_reg_2156[60]_i_23_n_0 ,\trunc_ln61_2_reg_2156[60]_i_24_n_0 }));
  FDRE \trunc_ln61_2_reg_2156_reg[6] 
       (.C(ap_clk),
        .CE(trunc_ln61_2_reg_21560),
        .D(add_ln61_2_fu_972_p2[9]),
        .Q(trunc_ln61_2_reg_2156[6]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_2_reg_2156_reg[6]_i_1 
       (.CI(\trunc_ln61_2_reg_2156_reg[2]_i_1_n_0 ),
        .CO({\trunc_ln61_2_reg_2156_reg[6]_i_1_n_0 ,\trunc_ln61_2_reg_2156_reg[6]_i_1_n_1 ,\trunc_ln61_2_reg_2156_reg[6]_i_1_n_2 ,\trunc_ln61_2_reg_2156_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_6_reg[6:3]),
        .O(add_ln61_2_fu_972_p2[9:6]),
        .S({\trunc_ln61_2_reg_2156[6]_i_2_n_0 ,\trunc_ln61_2_reg_2156[6]_i_3_n_0 ,\trunc_ln61_2_reg_2156[6]_i_4_n_0 ,\trunc_ln61_2_reg_2156[6]_i_5_n_0 }));
  FDRE \trunc_ln61_2_reg_2156_reg[7] 
       (.C(ap_clk),
        .CE(trunc_ln61_2_reg_21560),
        .D(add_ln61_2_fu_972_p2[10]),
        .Q(trunc_ln61_2_reg_2156[7]),
        .R(1'b0));
  FDRE \trunc_ln61_2_reg_2156_reg[8] 
       (.C(ap_clk),
        .CE(trunc_ln61_2_reg_21560),
        .D(add_ln61_2_fu_972_p2[11]),
        .Q(trunc_ln61_2_reg_2156[8]),
        .R(1'b0));
  FDRE \trunc_ln61_2_reg_2156_reg[9] 
       (.C(ap_clk),
        .CE(trunc_ln61_2_reg_21560),
        .D(add_ln61_2_fu_972_p2[12]),
        .Q(trunc_ln61_2_reg_2156[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_3_reg_2178[10]_i_2 
       (.I0(current_rate_2_reg[10]),
        .I1(raw_data_real_1_o_mem_read_reg_2084[13]),
        .O(\trunc_ln61_3_reg_2178[10]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_3_reg_2178[10]_i_3 
       (.I0(current_rate_2_reg[9]),
        .I1(raw_data_real_1_o_mem_read_reg_2084[12]),
        .O(\trunc_ln61_3_reg_2178[10]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_3_reg_2178[10]_i_4 
       (.I0(current_rate_2_reg[8]),
        .I1(raw_data_real_1_o_mem_read_reg_2084[11]),
        .O(\trunc_ln61_3_reg_2178[10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_3_reg_2178[10]_i_5 
       (.I0(current_rate_2_reg[7]),
        .I1(raw_data_real_1_o_mem_read_reg_2084[10]),
        .O(\trunc_ln61_3_reg_2178[10]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_3_reg_2178[14]_i_2 
       (.I0(current_rate_2_reg[14]),
        .I1(raw_data_real_1_o_mem_read_reg_2084[17]),
        .O(\trunc_ln61_3_reg_2178[14]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_3_reg_2178[14]_i_3 
       (.I0(current_rate_2_reg[13]),
        .I1(raw_data_real_1_o_mem_read_reg_2084[16]),
        .O(\trunc_ln61_3_reg_2178[14]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_3_reg_2178[14]_i_4 
       (.I0(current_rate_2_reg[12]),
        .I1(raw_data_real_1_o_mem_read_reg_2084[15]),
        .O(\trunc_ln61_3_reg_2178[14]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_3_reg_2178[14]_i_5 
       (.I0(current_rate_2_reg[11]),
        .I1(raw_data_real_1_o_mem_read_reg_2084[14]),
        .O(\trunc_ln61_3_reg_2178[14]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_3_reg_2178[18]_i_2 
       (.I0(current_rate_2_reg[18]),
        .I1(raw_data_real_1_o_mem_read_reg_2084[21]),
        .O(\trunc_ln61_3_reg_2178[18]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_3_reg_2178[18]_i_3 
       (.I0(current_rate_2_reg[17]),
        .I1(raw_data_real_1_o_mem_read_reg_2084[20]),
        .O(\trunc_ln61_3_reg_2178[18]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_3_reg_2178[18]_i_4 
       (.I0(current_rate_2_reg[16]),
        .I1(raw_data_real_1_o_mem_read_reg_2084[19]),
        .O(\trunc_ln61_3_reg_2178[18]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_3_reg_2178[18]_i_5 
       (.I0(current_rate_2_reg[15]),
        .I1(raw_data_real_1_o_mem_read_reg_2084[18]),
        .O(\trunc_ln61_3_reg_2178[18]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_3_reg_2178[22]_i_2 
       (.I0(current_rate_2_reg[22]),
        .I1(raw_data_real_1_o_mem_read_reg_2084[25]),
        .O(\trunc_ln61_3_reg_2178[22]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_3_reg_2178[22]_i_3 
       (.I0(current_rate_2_reg[21]),
        .I1(raw_data_real_1_o_mem_read_reg_2084[24]),
        .O(\trunc_ln61_3_reg_2178[22]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_3_reg_2178[22]_i_4 
       (.I0(current_rate_2_reg[20]),
        .I1(raw_data_real_1_o_mem_read_reg_2084[23]),
        .O(\trunc_ln61_3_reg_2178[22]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_3_reg_2178[22]_i_5 
       (.I0(current_rate_2_reg[19]),
        .I1(raw_data_real_1_o_mem_read_reg_2084[22]),
        .O(\trunc_ln61_3_reg_2178[22]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_3_reg_2178[26]_i_2 
       (.I0(current_rate_2_reg[26]),
        .I1(raw_data_real_1_o_mem_read_reg_2084[29]),
        .O(\trunc_ln61_3_reg_2178[26]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_3_reg_2178[26]_i_3 
       (.I0(current_rate_2_reg[25]),
        .I1(raw_data_real_1_o_mem_read_reg_2084[28]),
        .O(\trunc_ln61_3_reg_2178[26]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_3_reg_2178[26]_i_4 
       (.I0(current_rate_2_reg[24]),
        .I1(raw_data_real_1_o_mem_read_reg_2084[27]),
        .O(\trunc_ln61_3_reg_2178[26]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_3_reg_2178[26]_i_5 
       (.I0(current_rate_2_reg[23]),
        .I1(raw_data_real_1_o_mem_read_reg_2084[26]),
        .O(\trunc_ln61_3_reg_2178[26]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_3_reg_2178[2]_i_2 
       (.I0(current_rate_2_reg[2]),
        .I1(raw_data_real_1_o_mem_read_reg_2084[5]),
        .O(\trunc_ln61_3_reg_2178[2]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_3_reg_2178[2]_i_3 
       (.I0(current_rate_2_reg[1]),
        .I1(raw_data_real_1_o_mem_read_reg_2084[4]),
        .O(\trunc_ln61_3_reg_2178[2]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_3_reg_2178[2]_i_4 
       (.I0(current_rate_2_reg[0]),
        .I1(raw_data_real_1_o_mem_read_reg_2084[3]),
        .O(\trunc_ln61_3_reg_2178[2]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_3_reg_2178[30]_i_2 
       (.I0(current_rate_2_reg[30]),
        .I1(raw_data_real_1_o_mem_read_reg_2084[33]),
        .O(\trunc_ln61_3_reg_2178[30]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_3_reg_2178[30]_i_3 
       (.I0(current_rate_2_reg[29]),
        .I1(raw_data_real_1_o_mem_read_reg_2084[32]),
        .O(\trunc_ln61_3_reg_2178[30]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_3_reg_2178[30]_i_4 
       (.I0(current_rate_2_reg[28]),
        .I1(raw_data_real_1_o_mem_read_reg_2084[31]),
        .O(\trunc_ln61_3_reg_2178[30]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_3_reg_2178[30]_i_5 
       (.I0(current_rate_2_reg[27]),
        .I1(raw_data_real_1_o_mem_read_reg_2084[30]),
        .O(\trunc_ln61_3_reg_2178[30]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln61_3_reg_2178[34]_i_2 
       (.I0(raw_data_real_1_o_mem_read_reg_2084[34]),
        .O(\trunc_ln61_3_reg_2178[34]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_3_reg_2178[34]_i_3 
       (.I0(raw_data_real_1_o_mem_read_reg_2084[36]),
        .I1(raw_data_real_1_o_mem_read_reg_2084[37]),
        .O(\trunc_ln61_3_reg_2178[34]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_3_reg_2178[34]_i_4 
       (.I0(raw_data_real_1_o_mem_read_reg_2084[35]),
        .I1(raw_data_real_1_o_mem_read_reg_2084[36]),
        .O(\trunc_ln61_3_reg_2178[34]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_3_reg_2178[34]_i_5 
       (.I0(raw_data_real_1_o_mem_read_reg_2084[34]),
        .I1(raw_data_real_1_o_mem_read_reg_2084[35]),
        .O(\trunc_ln61_3_reg_2178[34]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_3_reg_2178[34]_i_6 
       (.I0(raw_data_real_1_o_mem_read_reg_2084[34]),
        .I1(current_rate_2_reg[31]),
        .O(\trunc_ln61_3_reg_2178[34]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_3_reg_2178[38]_i_2 
       (.I0(raw_data_real_1_o_mem_read_reg_2084[40]),
        .I1(raw_data_real_1_o_mem_read_reg_2084[41]),
        .O(\trunc_ln61_3_reg_2178[38]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_3_reg_2178[38]_i_3 
       (.I0(raw_data_real_1_o_mem_read_reg_2084[39]),
        .I1(raw_data_real_1_o_mem_read_reg_2084[40]),
        .O(\trunc_ln61_3_reg_2178[38]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_3_reg_2178[38]_i_4 
       (.I0(raw_data_real_1_o_mem_read_reg_2084[38]),
        .I1(raw_data_real_1_o_mem_read_reg_2084[39]),
        .O(\trunc_ln61_3_reg_2178[38]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_3_reg_2178[38]_i_5 
       (.I0(raw_data_real_1_o_mem_read_reg_2084[37]),
        .I1(raw_data_real_1_o_mem_read_reg_2084[38]),
        .O(\trunc_ln61_3_reg_2178[38]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_3_reg_2178[42]_i_2 
       (.I0(raw_data_real_1_o_mem_read_reg_2084[44]),
        .I1(raw_data_real_1_o_mem_read_reg_2084[45]),
        .O(\trunc_ln61_3_reg_2178[42]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_3_reg_2178[42]_i_3 
       (.I0(raw_data_real_1_o_mem_read_reg_2084[43]),
        .I1(raw_data_real_1_o_mem_read_reg_2084[44]),
        .O(\trunc_ln61_3_reg_2178[42]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_3_reg_2178[42]_i_4 
       (.I0(raw_data_real_1_o_mem_read_reg_2084[42]),
        .I1(raw_data_real_1_o_mem_read_reg_2084[43]),
        .O(\trunc_ln61_3_reg_2178[42]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_3_reg_2178[42]_i_5 
       (.I0(raw_data_real_1_o_mem_read_reg_2084[41]),
        .I1(raw_data_real_1_o_mem_read_reg_2084[42]),
        .O(\trunc_ln61_3_reg_2178[42]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_3_reg_2178[46]_i_2 
       (.I0(raw_data_real_1_o_mem_read_reg_2084[48]),
        .I1(raw_data_real_1_o_mem_read_reg_2084[49]),
        .O(\trunc_ln61_3_reg_2178[46]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_3_reg_2178[46]_i_3 
       (.I0(raw_data_real_1_o_mem_read_reg_2084[47]),
        .I1(raw_data_real_1_o_mem_read_reg_2084[48]),
        .O(\trunc_ln61_3_reg_2178[46]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_3_reg_2178[46]_i_4 
       (.I0(raw_data_real_1_o_mem_read_reg_2084[46]),
        .I1(raw_data_real_1_o_mem_read_reg_2084[47]),
        .O(\trunc_ln61_3_reg_2178[46]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_3_reg_2178[46]_i_5 
       (.I0(raw_data_real_1_o_mem_read_reg_2084[45]),
        .I1(raw_data_real_1_o_mem_read_reg_2084[46]),
        .O(\trunc_ln61_3_reg_2178[46]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_3_reg_2178[50]_i_2 
       (.I0(raw_data_real_1_o_mem_read_reg_2084[52]),
        .I1(raw_data_real_1_o_mem_read_reg_2084[53]),
        .O(\trunc_ln61_3_reg_2178[50]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_3_reg_2178[50]_i_3 
       (.I0(raw_data_real_1_o_mem_read_reg_2084[51]),
        .I1(raw_data_real_1_o_mem_read_reg_2084[52]),
        .O(\trunc_ln61_3_reg_2178[50]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_3_reg_2178[50]_i_4 
       (.I0(raw_data_real_1_o_mem_read_reg_2084[50]),
        .I1(raw_data_real_1_o_mem_read_reg_2084[51]),
        .O(\trunc_ln61_3_reg_2178[50]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_3_reg_2178[50]_i_5 
       (.I0(raw_data_real_1_o_mem_read_reg_2084[49]),
        .I1(raw_data_real_1_o_mem_read_reg_2084[50]),
        .O(\trunc_ln61_3_reg_2178[50]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_3_reg_2178[54]_i_2 
       (.I0(raw_data_real_1_o_mem_read_reg_2084[56]),
        .I1(raw_data_real_1_o_mem_read_reg_2084[57]),
        .O(\trunc_ln61_3_reg_2178[54]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_3_reg_2178[54]_i_3 
       (.I0(raw_data_real_1_o_mem_read_reg_2084[55]),
        .I1(raw_data_real_1_o_mem_read_reg_2084[56]),
        .O(\trunc_ln61_3_reg_2178[54]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_3_reg_2178[54]_i_4 
       (.I0(raw_data_real_1_o_mem_read_reg_2084[54]),
        .I1(raw_data_real_1_o_mem_read_reg_2084[55]),
        .O(\trunc_ln61_3_reg_2178[54]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_3_reg_2178[54]_i_5 
       (.I0(raw_data_real_1_o_mem_read_reg_2084[53]),
        .I1(raw_data_real_1_o_mem_read_reg_2084[54]),
        .O(\trunc_ln61_3_reg_2178[54]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_3_reg_2178[58]_i_2 
       (.I0(raw_data_real_1_o_mem_read_reg_2084[60]),
        .I1(raw_data_real_1_o_mem_read_reg_2084[61]),
        .O(\trunc_ln61_3_reg_2178[58]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_3_reg_2178[58]_i_3 
       (.I0(raw_data_real_1_o_mem_read_reg_2084[59]),
        .I1(raw_data_real_1_o_mem_read_reg_2084[60]),
        .O(\trunc_ln61_3_reg_2178[58]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_3_reg_2178[58]_i_4 
       (.I0(raw_data_real_1_o_mem_read_reg_2084[58]),
        .I1(raw_data_real_1_o_mem_read_reg_2084[59]),
        .O(\trunc_ln61_3_reg_2178[58]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_3_reg_2178[58]_i_5 
       (.I0(raw_data_real_1_o_mem_read_reg_2084[57]),
        .I1(raw_data_real_1_o_mem_read_reg_2084[58]),
        .O(\trunc_ln61_3_reg_2178[58]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_3_reg_2178[60]_i_11 
       (.I0(current_factor_2_reg[31]),
        .I1(current_factor_2_reg[30]),
        .O(\trunc_ln61_3_reg_2178[60]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_3_reg_2178[60]_i_12 
       (.I0(current_factor_2_reg[29]),
        .I1(current_factor_2_reg[28]),
        .O(\trunc_ln61_3_reg_2178[60]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_3_reg_2178[60]_i_13 
       (.I0(current_factor_2_reg[27]),
        .I1(current_factor_2_reg[26]),
        .O(\trunc_ln61_3_reg_2178[60]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_3_reg_2178[60]_i_14 
       (.I0(current_factor_2_reg[25]),
        .I1(current_factor_2_reg[24]),
        .O(\trunc_ln61_3_reg_2178[60]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \trunc_ln61_3_reg_2178[60]_i_15 
       (.I0(current_factor_2_reg[25]),
        .I1(current_factor_2_reg[26]),
        .I2(current_factor_2_reg[28]),
        .I3(current_factor_2_reg[29]),
        .I4(current_factor_2_reg[31]),
        .I5(current_factor_2_reg[30]),
        .O(\trunc_ln61_3_reg_2178[60]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \trunc_ln61_3_reg_2178[60]_i_16 
       (.I0(\trunc_ln61_3_reg_2178[60]_i_30_n_0 ),
        .I1(current_factor_2_reg[20]),
        .I2(current_factor_2_reg[19]),
        .I3(current_factor_2_reg[23]),
        .I4(current_factor_2_reg[22]),
        .I5(current_factor_2_reg[21]),
        .O(\trunc_ln61_3_reg_2178[60]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h0000230000002323)) 
    \trunc_ln61_3_reg_2178[60]_i_17 
       (.I0(current_factor_2_reg[19]),
        .I1(current_factor_2_reg[20]),
        .I2(current_factor_2_reg[18]),
        .I3(current_factor_2_reg[16]),
        .I4(current_factor_2_reg[17]),
        .I5(current_factor_2_reg[15]),
        .O(\trunc_ln61_3_reg_2178[60]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h0000230000002323)) 
    \trunc_ln61_3_reg_2178[60]_i_18 
       (.I0(current_factor_2_reg[13]),
        .I1(current_factor_2_reg[14]),
        .I2(current_factor_2_reg[12]),
        .I3(current_factor_2_reg[10]),
        .I4(current_factor_2_reg[11]),
        .I5(current_factor_2_reg[9]),
        .O(\trunc_ln61_3_reg_2178[60]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \trunc_ln61_3_reg_2178[60]_i_19 
       (.I0(\trunc_ln61_3_reg_2178[60]_i_31_n_0 ),
        .I1(current_factor_2_reg[0]),
        .I2(current_factor_2_reg[1]),
        .I3(current_factor_2_reg[2]),
        .I4(\trunc_ln61_3_reg_2178[60]_i_32_n_0 ),
        .I5(\trunc_ln61_3_reg_2178[60]_i_33_n_0 ),
        .O(\trunc_ln61_3_reg_2178[60]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_3_reg_2178[60]_i_21 
       (.I0(current_rate_2_reg[29]),
        .I1(current_rate_2_reg[28]),
        .O(\trunc_ln61_3_reg_2178[60]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_3_reg_2178[60]_i_22 
       (.I0(current_rate_2_reg[27]),
        .I1(current_rate_2_reg[26]),
        .O(\trunc_ln61_3_reg_2178[60]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_3_reg_2178[60]_i_23 
       (.I0(current_rate_2_reg[25]),
        .I1(current_rate_2_reg[24]),
        .O(\trunc_ln61_3_reg_2178[60]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_3_reg_2178[60]_i_24 
       (.I0(current_rate_2_reg[23]),
        .I1(current_rate_2_reg[22]),
        .O(\trunc_ln61_3_reg_2178[60]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_3_reg_2178[60]_i_26 
       (.I0(current_factor_2_reg[23]),
        .I1(current_factor_2_reg[22]),
        .O(\trunc_ln61_3_reg_2178[60]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_3_reg_2178[60]_i_27 
       (.I0(current_factor_2_reg[21]),
        .I1(current_factor_2_reg[20]),
        .O(\trunc_ln61_3_reg_2178[60]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_3_reg_2178[60]_i_28 
       (.I0(current_factor_2_reg[19]),
        .I1(current_factor_2_reg[18]),
        .O(\trunc_ln61_3_reg_2178[60]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_3_reg_2178[60]_i_29 
       (.I0(current_factor_2_reg[17]),
        .I1(current_factor_2_reg[16]),
        .O(\trunc_ln61_3_reg_2178[60]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h0000230000002323)) 
    \trunc_ln61_3_reg_2178[60]_i_30 
       (.I0(current_factor_2_reg[28]),
        .I1(current_factor_2_reg[29]),
        .I2(current_factor_2_reg[27]),
        .I3(current_factor_2_reg[25]),
        .I4(current_factor_2_reg[26]),
        .I5(current_factor_2_reg[24]),
        .O(\trunc_ln61_3_reg_2178[60]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'h0000230000002323)) 
    \trunc_ln61_3_reg_2178[60]_i_31 
       (.I0(current_factor_2_reg[7]),
        .I1(current_factor_2_reg[8]),
        .I2(current_factor_2_reg[6]),
        .I3(current_factor_2_reg[4]),
        .I4(current_factor_2_reg[5]),
        .I5(current_factor_2_reg[3]),
        .O(\trunc_ln61_3_reg_2178[60]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \trunc_ln61_3_reg_2178[60]_i_32 
       (.I0(current_factor_2_reg[8]),
        .I1(current_factor_2_reg[7]),
        .I2(current_factor_2_reg[5]),
        .I3(current_factor_2_reg[4]),
        .O(\trunc_ln61_3_reg_2178[60]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \trunc_ln61_3_reg_2178[60]_i_33 
       (.I0(current_factor_2_reg[10]),
        .I1(current_factor_2_reg[11]),
        .I2(current_factor_2_reg[13]),
        .I3(current_factor_2_reg[14]),
        .I4(current_factor_2_reg[17]),
        .I5(current_factor_2_reg[16]),
        .O(\trunc_ln61_3_reg_2178[60]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_3_reg_2178[60]_i_34 
       (.I0(current_rate_2_reg[19]),
        .I1(current_rate_2_reg[18]),
        .O(\trunc_ln61_3_reg_2178[60]_i_34_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln61_3_reg_2178[60]_i_35 
       (.I0(current_rate_2_reg[17]),
        .O(\trunc_ln61_3_reg_2178[60]_i_35_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_3_reg_2178[60]_i_36 
       (.I0(current_rate_2_reg[15]),
        .I1(current_rate_2_reg[14]),
        .O(\trunc_ln61_3_reg_2178[60]_i_36_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_3_reg_2178[60]_i_37 
       (.I0(current_rate_2_reg[21]),
        .I1(current_rate_2_reg[20]),
        .O(\trunc_ln61_3_reg_2178[60]_i_37_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln61_3_reg_2178[60]_i_38 
       (.I0(current_rate_2_reg[18]),
        .I1(current_rate_2_reg[19]),
        .O(\trunc_ln61_3_reg_2178[60]_i_38_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln61_3_reg_2178[60]_i_39 
       (.I0(current_rate_2_reg[17]),
        .I1(current_rate_2_reg[16]),
        .O(\trunc_ln61_3_reg_2178[60]_i_39_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln61_3_reg_2178[60]_i_40 
       (.I0(current_rate_2_reg[14]),
        .I1(current_rate_2_reg[15]),
        .O(\trunc_ln61_3_reg_2178[60]_i_40_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_3_reg_2178[60]_i_42 
       (.I0(current_factor_2_reg[15]),
        .I1(current_factor_2_reg[14]),
        .O(\trunc_ln61_3_reg_2178[60]_i_42_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_3_reg_2178[60]_i_43 
       (.I0(current_factor_2_reg[13]),
        .I1(current_factor_2_reg[12]),
        .O(\trunc_ln61_3_reg_2178[60]_i_43_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_3_reg_2178[60]_i_44 
       (.I0(current_factor_2_reg[11]),
        .I1(current_factor_2_reg[10]),
        .O(\trunc_ln61_3_reg_2178[60]_i_44_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_3_reg_2178[60]_i_45 
       (.I0(current_factor_2_reg[9]),
        .I1(current_factor_2_reg[8]),
        .O(\trunc_ln61_3_reg_2178[60]_i_45_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_3_reg_2178[60]_i_46 
       (.I0(current_factor_2_reg[1]),
        .I1(current_factor_2_reg[0]),
        .O(\trunc_ln61_3_reg_2178[60]_i_46_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_3_reg_2178[60]_i_47 
       (.I0(current_factor_2_reg[7]),
        .I1(current_factor_2_reg[6]),
        .O(\trunc_ln61_3_reg_2178[60]_i_47_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_3_reg_2178[60]_i_48 
       (.I0(current_factor_2_reg[5]),
        .I1(current_factor_2_reg[4]),
        .O(\trunc_ln61_3_reg_2178[60]_i_48_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_3_reg_2178[60]_i_49 
       (.I0(current_factor_2_reg[3]),
        .I1(current_factor_2_reg[2]),
        .O(\trunc_ln61_3_reg_2178[60]_i_49_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \trunc_ln61_3_reg_2178[60]_i_5 
       (.I0(\trunc_ln61_3_reg_2178[60]_i_15_n_0 ),
        .I1(\trunc_ln61_3_reg_2178[60]_i_16_n_0 ),
        .I2(\trunc_ln61_3_reg_2178[60]_i_17_n_0 ),
        .I3(\trunc_ln61_3_reg_2178[60]_i_18_n_0 ),
        .I4(\trunc_ln61_3_reg_2178[60]_i_19_n_0 ),
        .O(icmp_ln59_3_fu_1059_p2));
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln61_3_reg_2178[60]_i_50 
       (.I0(current_factor_2_reg[0]),
        .I1(current_factor_2_reg[1]),
        .O(\trunc_ln61_3_reg_2178[60]_i_50_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_3_reg_2178[60]_i_6 
       (.I0(raw_data_real_1_o_mem_read_reg_2084[62]),
        .I1(raw_data_real_1_o_mem_read_reg_2084[63]),
        .O(\trunc_ln61_3_reg_2178[60]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_3_reg_2178[60]_i_7 
       (.I0(raw_data_real_1_o_mem_read_reg_2084[61]),
        .I1(raw_data_real_1_o_mem_read_reg_2084[62]),
        .O(\trunc_ln61_3_reg_2178[60]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_3_reg_2178[60]_i_9 
       (.I0(current_rate_2_reg[31]),
        .I1(current_rate_2_reg[30]),
        .O(\trunc_ln61_3_reg_2178[60]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_3_reg_2178[6]_i_2 
       (.I0(current_rate_2_reg[6]),
        .I1(raw_data_real_1_o_mem_read_reg_2084[9]),
        .O(\trunc_ln61_3_reg_2178[6]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_3_reg_2178[6]_i_3 
       (.I0(current_rate_2_reg[5]),
        .I1(raw_data_real_1_o_mem_read_reg_2084[8]),
        .O(\trunc_ln61_3_reg_2178[6]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_3_reg_2178[6]_i_4 
       (.I0(current_rate_2_reg[4]),
        .I1(raw_data_real_1_o_mem_read_reg_2084[7]),
        .O(\trunc_ln61_3_reg_2178[6]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_3_reg_2178[6]_i_5 
       (.I0(current_rate_2_reg[3]),
        .I1(raw_data_real_1_o_mem_read_reg_2084[6]),
        .O(\trunc_ln61_3_reg_2178[6]_i_5_n_0 ));
  FDRE \trunc_ln61_3_reg_2178_reg[0] 
       (.C(ap_clk),
        .CE(trunc_ln61_3_reg_21780),
        .D(add_ln61_3_fu_1077_p2[3]),
        .Q(trunc_ln61_3_reg_2178[0]),
        .R(1'b0));
  FDRE \trunc_ln61_3_reg_2178_reg[10] 
       (.C(ap_clk),
        .CE(trunc_ln61_3_reg_21780),
        .D(add_ln61_3_fu_1077_p2[13]),
        .Q(trunc_ln61_3_reg_2178[10]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_3_reg_2178_reg[10]_i_1 
       (.CI(\trunc_ln61_3_reg_2178_reg[6]_i_1_n_0 ),
        .CO({\trunc_ln61_3_reg_2178_reg[10]_i_1_n_0 ,\trunc_ln61_3_reg_2178_reg[10]_i_1_n_1 ,\trunc_ln61_3_reg_2178_reg[10]_i_1_n_2 ,\trunc_ln61_3_reg_2178_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_2_reg[10:7]),
        .O(add_ln61_3_fu_1077_p2[13:10]),
        .S({\trunc_ln61_3_reg_2178[10]_i_2_n_0 ,\trunc_ln61_3_reg_2178[10]_i_3_n_0 ,\trunc_ln61_3_reg_2178[10]_i_4_n_0 ,\trunc_ln61_3_reg_2178[10]_i_5_n_0 }));
  FDRE \trunc_ln61_3_reg_2178_reg[11] 
       (.C(ap_clk),
        .CE(trunc_ln61_3_reg_21780),
        .D(add_ln61_3_fu_1077_p2[14]),
        .Q(trunc_ln61_3_reg_2178[11]),
        .R(1'b0));
  FDRE \trunc_ln61_3_reg_2178_reg[12] 
       (.C(ap_clk),
        .CE(trunc_ln61_3_reg_21780),
        .D(add_ln61_3_fu_1077_p2[15]),
        .Q(trunc_ln61_3_reg_2178[12]),
        .R(1'b0));
  FDRE \trunc_ln61_3_reg_2178_reg[13] 
       (.C(ap_clk),
        .CE(trunc_ln61_3_reg_21780),
        .D(add_ln61_3_fu_1077_p2[16]),
        .Q(trunc_ln61_3_reg_2178[13]),
        .R(1'b0));
  FDRE \trunc_ln61_3_reg_2178_reg[14] 
       (.C(ap_clk),
        .CE(trunc_ln61_3_reg_21780),
        .D(add_ln61_3_fu_1077_p2[17]),
        .Q(trunc_ln61_3_reg_2178[14]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_3_reg_2178_reg[14]_i_1 
       (.CI(\trunc_ln61_3_reg_2178_reg[10]_i_1_n_0 ),
        .CO({\trunc_ln61_3_reg_2178_reg[14]_i_1_n_0 ,\trunc_ln61_3_reg_2178_reg[14]_i_1_n_1 ,\trunc_ln61_3_reg_2178_reg[14]_i_1_n_2 ,\trunc_ln61_3_reg_2178_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_2_reg[14:11]),
        .O(add_ln61_3_fu_1077_p2[17:14]),
        .S({\trunc_ln61_3_reg_2178[14]_i_2_n_0 ,\trunc_ln61_3_reg_2178[14]_i_3_n_0 ,\trunc_ln61_3_reg_2178[14]_i_4_n_0 ,\trunc_ln61_3_reg_2178[14]_i_5_n_0 }));
  FDRE \trunc_ln61_3_reg_2178_reg[15] 
       (.C(ap_clk),
        .CE(trunc_ln61_3_reg_21780),
        .D(add_ln61_3_fu_1077_p2[18]),
        .Q(trunc_ln61_3_reg_2178[15]),
        .R(1'b0));
  FDRE \trunc_ln61_3_reg_2178_reg[16] 
       (.C(ap_clk),
        .CE(trunc_ln61_3_reg_21780),
        .D(add_ln61_3_fu_1077_p2[19]),
        .Q(trunc_ln61_3_reg_2178[16]),
        .R(1'b0));
  FDRE \trunc_ln61_3_reg_2178_reg[17] 
       (.C(ap_clk),
        .CE(trunc_ln61_3_reg_21780),
        .D(add_ln61_3_fu_1077_p2[20]),
        .Q(trunc_ln61_3_reg_2178[17]),
        .R(1'b0));
  FDRE \trunc_ln61_3_reg_2178_reg[18] 
       (.C(ap_clk),
        .CE(trunc_ln61_3_reg_21780),
        .D(add_ln61_3_fu_1077_p2[21]),
        .Q(trunc_ln61_3_reg_2178[18]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_3_reg_2178_reg[18]_i_1 
       (.CI(\trunc_ln61_3_reg_2178_reg[14]_i_1_n_0 ),
        .CO({\trunc_ln61_3_reg_2178_reg[18]_i_1_n_0 ,\trunc_ln61_3_reg_2178_reg[18]_i_1_n_1 ,\trunc_ln61_3_reg_2178_reg[18]_i_1_n_2 ,\trunc_ln61_3_reg_2178_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_2_reg[18:15]),
        .O(add_ln61_3_fu_1077_p2[21:18]),
        .S({\trunc_ln61_3_reg_2178[18]_i_2_n_0 ,\trunc_ln61_3_reg_2178[18]_i_3_n_0 ,\trunc_ln61_3_reg_2178[18]_i_4_n_0 ,\trunc_ln61_3_reg_2178[18]_i_5_n_0 }));
  FDRE \trunc_ln61_3_reg_2178_reg[19] 
       (.C(ap_clk),
        .CE(trunc_ln61_3_reg_21780),
        .D(add_ln61_3_fu_1077_p2[22]),
        .Q(trunc_ln61_3_reg_2178[19]),
        .R(1'b0));
  FDRE \trunc_ln61_3_reg_2178_reg[1] 
       (.C(ap_clk),
        .CE(trunc_ln61_3_reg_21780),
        .D(add_ln61_3_fu_1077_p2[4]),
        .Q(trunc_ln61_3_reg_2178[1]),
        .R(1'b0));
  FDRE \trunc_ln61_3_reg_2178_reg[20] 
       (.C(ap_clk),
        .CE(trunc_ln61_3_reg_21780),
        .D(add_ln61_3_fu_1077_p2[23]),
        .Q(trunc_ln61_3_reg_2178[20]),
        .R(1'b0));
  FDRE \trunc_ln61_3_reg_2178_reg[21] 
       (.C(ap_clk),
        .CE(trunc_ln61_3_reg_21780),
        .D(add_ln61_3_fu_1077_p2[24]),
        .Q(trunc_ln61_3_reg_2178[21]),
        .R(1'b0));
  FDRE \trunc_ln61_3_reg_2178_reg[22] 
       (.C(ap_clk),
        .CE(trunc_ln61_3_reg_21780),
        .D(add_ln61_3_fu_1077_p2[25]),
        .Q(trunc_ln61_3_reg_2178[22]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_3_reg_2178_reg[22]_i_1 
       (.CI(\trunc_ln61_3_reg_2178_reg[18]_i_1_n_0 ),
        .CO({\trunc_ln61_3_reg_2178_reg[22]_i_1_n_0 ,\trunc_ln61_3_reg_2178_reg[22]_i_1_n_1 ,\trunc_ln61_3_reg_2178_reg[22]_i_1_n_2 ,\trunc_ln61_3_reg_2178_reg[22]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_2_reg[22:19]),
        .O(add_ln61_3_fu_1077_p2[25:22]),
        .S({\trunc_ln61_3_reg_2178[22]_i_2_n_0 ,\trunc_ln61_3_reg_2178[22]_i_3_n_0 ,\trunc_ln61_3_reg_2178[22]_i_4_n_0 ,\trunc_ln61_3_reg_2178[22]_i_5_n_0 }));
  FDRE \trunc_ln61_3_reg_2178_reg[23] 
       (.C(ap_clk),
        .CE(trunc_ln61_3_reg_21780),
        .D(add_ln61_3_fu_1077_p2[26]),
        .Q(trunc_ln61_3_reg_2178[23]),
        .R(1'b0));
  FDRE \trunc_ln61_3_reg_2178_reg[24] 
       (.C(ap_clk),
        .CE(trunc_ln61_3_reg_21780),
        .D(add_ln61_3_fu_1077_p2[27]),
        .Q(trunc_ln61_3_reg_2178[24]),
        .R(1'b0));
  FDRE \trunc_ln61_3_reg_2178_reg[25] 
       (.C(ap_clk),
        .CE(trunc_ln61_3_reg_21780),
        .D(add_ln61_3_fu_1077_p2[28]),
        .Q(trunc_ln61_3_reg_2178[25]),
        .R(1'b0));
  FDRE \trunc_ln61_3_reg_2178_reg[26] 
       (.C(ap_clk),
        .CE(trunc_ln61_3_reg_21780),
        .D(add_ln61_3_fu_1077_p2[29]),
        .Q(trunc_ln61_3_reg_2178[26]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_3_reg_2178_reg[26]_i_1 
       (.CI(\trunc_ln61_3_reg_2178_reg[22]_i_1_n_0 ),
        .CO({\trunc_ln61_3_reg_2178_reg[26]_i_1_n_0 ,\trunc_ln61_3_reg_2178_reg[26]_i_1_n_1 ,\trunc_ln61_3_reg_2178_reg[26]_i_1_n_2 ,\trunc_ln61_3_reg_2178_reg[26]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_2_reg[26:23]),
        .O(add_ln61_3_fu_1077_p2[29:26]),
        .S({\trunc_ln61_3_reg_2178[26]_i_2_n_0 ,\trunc_ln61_3_reg_2178[26]_i_3_n_0 ,\trunc_ln61_3_reg_2178[26]_i_4_n_0 ,\trunc_ln61_3_reg_2178[26]_i_5_n_0 }));
  FDRE \trunc_ln61_3_reg_2178_reg[27] 
       (.C(ap_clk),
        .CE(trunc_ln61_3_reg_21780),
        .D(add_ln61_3_fu_1077_p2[30]),
        .Q(trunc_ln61_3_reg_2178[27]),
        .R(1'b0));
  FDRE \trunc_ln61_3_reg_2178_reg[28] 
       (.C(ap_clk),
        .CE(trunc_ln61_3_reg_21780),
        .D(add_ln61_3_fu_1077_p2[31]),
        .Q(trunc_ln61_3_reg_2178[28]),
        .R(1'b0));
  FDRE \trunc_ln61_3_reg_2178_reg[29] 
       (.C(ap_clk),
        .CE(trunc_ln61_3_reg_21780),
        .D(add_ln61_3_fu_1077_p2[32]),
        .Q(trunc_ln61_3_reg_2178[29]),
        .R(1'b0));
  FDRE \trunc_ln61_3_reg_2178_reg[2] 
       (.C(ap_clk),
        .CE(trunc_ln61_3_reg_21780),
        .D(add_ln61_3_fu_1077_p2[5]),
        .Q(trunc_ln61_3_reg_2178[2]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_3_reg_2178_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\trunc_ln61_3_reg_2178_reg[2]_i_1_n_0 ,\trunc_ln61_3_reg_2178_reg[2]_i_1_n_1 ,\trunc_ln61_3_reg_2178_reg[2]_i_1_n_2 ,\trunc_ln61_3_reg_2178_reg[2]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({current_rate_2_reg[2:0],1'b0}),
        .O({add_ln61_3_fu_1077_p2[5:3],\NLW_trunc_ln61_3_reg_2178_reg[2]_i_1_O_UNCONNECTED [0]}),
        .S({\trunc_ln61_3_reg_2178[2]_i_2_n_0 ,\trunc_ln61_3_reg_2178[2]_i_3_n_0 ,\trunc_ln61_3_reg_2178[2]_i_4_n_0 ,raw_data_real_1_o_mem_read_reg_2084[2]}));
  FDRE \trunc_ln61_3_reg_2178_reg[30] 
       (.C(ap_clk),
        .CE(trunc_ln61_3_reg_21780),
        .D(add_ln61_3_fu_1077_p2[33]),
        .Q(trunc_ln61_3_reg_2178[30]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_3_reg_2178_reg[30]_i_1 
       (.CI(\trunc_ln61_3_reg_2178_reg[26]_i_1_n_0 ),
        .CO({\trunc_ln61_3_reg_2178_reg[30]_i_1_n_0 ,\trunc_ln61_3_reg_2178_reg[30]_i_1_n_1 ,\trunc_ln61_3_reg_2178_reg[30]_i_1_n_2 ,\trunc_ln61_3_reg_2178_reg[30]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_2_reg[30:27]),
        .O(add_ln61_3_fu_1077_p2[33:30]),
        .S({\trunc_ln61_3_reg_2178[30]_i_2_n_0 ,\trunc_ln61_3_reg_2178[30]_i_3_n_0 ,\trunc_ln61_3_reg_2178[30]_i_4_n_0 ,\trunc_ln61_3_reg_2178[30]_i_5_n_0 }));
  FDRE \trunc_ln61_3_reg_2178_reg[31] 
       (.C(ap_clk),
        .CE(trunc_ln61_3_reg_21780),
        .D(add_ln61_3_fu_1077_p2[34]),
        .Q(trunc_ln61_3_reg_2178[31]),
        .R(1'b0));
  FDRE \trunc_ln61_3_reg_2178_reg[32] 
       (.C(ap_clk),
        .CE(trunc_ln61_3_reg_21780),
        .D(add_ln61_3_fu_1077_p2[35]),
        .Q(trunc_ln61_3_reg_2178[32]),
        .R(1'b0));
  FDRE \trunc_ln61_3_reg_2178_reg[33] 
       (.C(ap_clk),
        .CE(trunc_ln61_3_reg_21780),
        .D(add_ln61_3_fu_1077_p2[36]),
        .Q(trunc_ln61_3_reg_2178[33]),
        .R(1'b0));
  FDRE \trunc_ln61_3_reg_2178_reg[34] 
       (.C(ap_clk),
        .CE(trunc_ln61_3_reg_21780),
        .D(add_ln61_3_fu_1077_p2[37]),
        .Q(trunc_ln61_3_reg_2178[34]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_3_reg_2178_reg[34]_i_1 
       (.CI(\trunc_ln61_3_reg_2178_reg[30]_i_1_n_0 ),
        .CO({\trunc_ln61_3_reg_2178_reg[34]_i_1_n_0 ,\trunc_ln61_3_reg_2178_reg[34]_i_1_n_1 ,\trunc_ln61_3_reg_2178_reg[34]_i_1_n_2 ,\trunc_ln61_3_reg_2178_reg[34]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({raw_data_real_1_o_mem_read_reg_2084[36:34],\trunc_ln61_3_reg_2178[34]_i_2_n_0 }),
        .O(add_ln61_3_fu_1077_p2[37:34]),
        .S({\trunc_ln61_3_reg_2178[34]_i_3_n_0 ,\trunc_ln61_3_reg_2178[34]_i_4_n_0 ,\trunc_ln61_3_reg_2178[34]_i_5_n_0 ,\trunc_ln61_3_reg_2178[34]_i_6_n_0 }));
  FDRE \trunc_ln61_3_reg_2178_reg[35] 
       (.C(ap_clk),
        .CE(trunc_ln61_3_reg_21780),
        .D(add_ln61_3_fu_1077_p2[38]),
        .Q(trunc_ln61_3_reg_2178[35]),
        .R(1'b0));
  FDRE \trunc_ln61_3_reg_2178_reg[36] 
       (.C(ap_clk),
        .CE(trunc_ln61_3_reg_21780),
        .D(add_ln61_3_fu_1077_p2[39]),
        .Q(trunc_ln61_3_reg_2178[36]),
        .R(1'b0));
  FDRE \trunc_ln61_3_reg_2178_reg[37] 
       (.C(ap_clk),
        .CE(trunc_ln61_3_reg_21780),
        .D(add_ln61_3_fu_1077_p2[40]),
        .Q(trunc_ln61_3_reg_2178[37]),
        .R(1'b0));
  FDRE \trunc_ln61_3_reg_2178_reg[38] 
       (.C(ap_clk),
        .CE(trunc_ln61_3_reg_21780),
        .D(add_ln61_3_fu_1077_p2[41]),
        .Q(trunc_ln61_3_reg_2178[38]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_3_reg_2178_reg[38]_i_1 
       (.CI(\trunc_ln61_3_reg_2178_reg[34]_i_1_n_0 ),
        .CO({\trunc_ln61_3_reg_2178_reg[38]_i_1_n_0 ,\trunc_ln61_3_reg_2178_reg[38]_i_1_n_1 ,\trunc_ln61_3_reg_2178_reg[38]_i_1_n_2 ,\trunc_ln61_3_reg_2178_reg[38]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(raw_data_real_1_o_mem_read_reg_2084[40:37]),
        .O(add_ln61_3_fu_1077_p2[41:38]),
        .S({\trunc_ln61_3_reg_2178[38]_i_2_n_0 ,\trunc_ln61_3_reg_2178[38]_i_3_n_0 ,\trunc_ln61_3_reg_2178[38]_i_4_n_0 ,\trunc_ln61_3_reg_2178[38]_i_5_n_0 }));
  FDRE \trunc_ln61_3_reg_2178_reg[39] 
       (.C(ap_clk),
        .CE(trunc_ln61_3_reg_21780),
        .D(add_ln61_3_fu_1077_p2[42]),
        .Q(trunc_ln61_3_reg_2178[39]),
        .R(1'b0));
  FDRE \trunc_ln61_3_reg_2178_reg[3] 
       (.C(ap_clk),
        .CE(trunc_ln61_3_reg_21780),
        .D(add_ln61_3_fu_1077_p2[6]),
        .Q(trunc_ln61_3_reg_2178[3]),
        .R(1'b0));
  FDRE \trunc_ln61_3_reg_2178_reg[40] 
       (.C(ap_clk),
        .CE(trunc_ln61_3_reg_21780),
        .D(add_ln61_3_fu_1077_p2[43]),
        .Q(trunc_ln61_3_reg_2178[40]),
        .R(1'b0));
  FDRE \trunc_ln61_3_reg_2178_reg[41] 
       (.C(ap_clk),
        .CE(trunc_ln61_3_reg_21780),
        .D(add_ln61_3_fu_1077_p2[44]),
        .Q(trunc_ln61_3_reg_2178[41]),
        .R(1'b0));
  FDRE \trunc_ln61_3_reg_2178_reg[42] 
       (.C(ap_clk),
        .CE(trunc_ln61_3_reg_21780),
        .D(add_ln61_3_fu_1077_p2[45]),
        .Q(trunc_ln61_3_reg_2178[42]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_3_reg_2178_reg[42]_i_1 
       (.CI(\trunc_ln61_3_reg_2178_reg[38]_i_1_n_0 ),
        .CO({\trunc_ln61_3_reg_2178_reg[42]_i_1_n_0 ,\trunc_ln61_3_reg_2178_reg[42]_i_1_n_1 ,\trunc_ln61_3_reg_2178_reg[42]_i_1_n_2 ,\trunc_ln61_3_reg_2178_reg[42]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(raw_data_real_1_o_mem_read_reg_2084[44:41]),
        .O(add_ln61_3_fu_1077_p2[45:42]),
        .S({\trunc_ln61_3_reg_2178[42]_i_2_n_0 ,\trunc_ln61_3_reg_2178[42]_i_3_n_0 ,\trunc_ln61_3_reg_2178[42]_i_4_n_0 ,\trunc_ln61_3_reg_2178[42]_i_5_n_0 }));
  FDRE \trunc_ln61_3_reg_2178_reg[43] 
       (.C(ap_clk),
        .CE(trunc_ln61_3_reg_21780),
        .D(add_ln61_3_fu_1077_p2[46]),
        .Q(trunc_ln61_3_reg_2178[43]),
        .R(1'b0));
  FDRE \trunc_ln61_3_reg_2178_reg[44] 
       (.C(ap_clk),
        .CE(trunc_ln61_3_reg_21780),
        .D(add_ln61_3_fu_1077_p2[47]),
        .Q(trunc_ln61_3_reg_2178[44]),
        .R(1'b0));
  FDRE \trunc_ln61_3_reg_2178_reg[45] 
       (.C(ap_clk),
        .CE(trunc_ln61_3_reg_21780),
        .D(add_ln61_3_fu_1077_p2[48]),
        .Q(trunc_ln61_3_reg_2178[45]),
        .R(1'b0));
  FDRE \trunc_ln61_3_reg_2178_reg[46] 
       (.C(ap_clk),
        .CE(trunc_ln61_3_reg_21780),
        .D(add_ln61_3_fu_1077_p2[49]),
        .Q(trunc_ln61_3_reg_2178[46]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_3_reg_2178_reg[46]_i_1 
       (.CI(\trunc_ln61_3_reg_2178_reg[42]_i_1_n_0 ),
        .CO({\trunc_ln61_3_reg_2178_reg[46]_i_1_n_0 ,\trunc_ln61_3_reg_2178_reg[46]_i_1_n_1 ,\trunc_ln61_3_reg_2178_reg[46]_i_1_n_2 ,\trunc_ln61_3_reg_2178_reg[46]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(raw_data_real_1_o_mem_read_reg_2084[48:45]),
        .O(add_ln61_3_fu_1077_p2[49:46]),
        .S({\trunc_ln61_3_reg_2178[46]_i_2_n_0 ,\trunc_ln61_3_reg_2178[46]_i_3_n_0 ,\trunc_ln61_3_reg_2178[46]_i_4_n_0 ,\trunc_ln61_3_reg_2178[46]_i_5_n_0 }));
  FDRE \trunc_ln61_3_reg_2178_reg[47] 
       (.C(ap_clk),
        .CE(trunc_ln61_3_reg_21780),
        .D(add_ln61_3_fu_1077_p2[50]),
        .Q(trunc_ln61_3_reg_2178[47]),
        .R(1'b0));
  FDRE \trunc_ln61_3_reg_2178_reg[48] 
       (.C(ap_clk),
        .CE(trunc_ln61_3_reg_21780),
        .D(add_ln61_3_fu_1077_p2[51]),
        .Q(trunc_ln61_3_reg_2178[48]),
        .R(1'b0));
  FDRE \trunc_ln61_3_reg_2178_reg[49] 
       (.C(ap_clk),
        .CE(trunc_ln61_3_reg_21780),
        .D(add_ln61_3_fu_1077_p2[52]),
        .Q(trunc_ln61_3_reg_2178[49]),
        .R(1'b0));
  FDRE \trunc_ln61_3_reg_2178_reg[4] 
       (.C(ap_clk),
        .CE(trunc_ln61_3_reg_21780),
        .D(add_ln61_3_fu_1077_p2[7]),
        .Q(trunc_ln61_3_reg_2178[4]),
        .R(1'b0));
  FDRE \trunc_ln61_3_reg_2178_reg[50] 
       (.C(ap_clk),
        .CE(trunc_ln61_3_reg_21780),
        .D(add_ln61_3_fu_1077_p2[53]),
        .Q(trunc_ln61_3_reg_2178[50]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_3_reg_2178_reg[50]_i_1 
       (.CI(\trunc_ln61_3_reg_2178_reg[46]_i_1_n_0 ),
        .CO({\trunc_ln61_3_reg_2178_reg[50]_i_1_n_0 ,\trunc_ln61_3_reg_2178_reg[50]_i_1_n_1 ,\trunc_ln61_3_reg_2178_reg[50]_i_1_n_2 ,\trunc_ln61_3_reg_2178_reg[50]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(raw_data_real_1_o_mem_read_reg_2084[52:49]),
        .O(add_ln61_3_fu_1077_p2[53:50]),
        .S({\trunc_ln61_3_reg_2178[50]_i_2_n_0 ,\trunc_ln61_3_reg_2178[50]_i_3_n_0 ,\trunc_ln61_3_reg_2178[50]_i_4_n_0 ,\trunc_ln61_3_reg_2178[50]_i_5_n_0 }));
  FDRE \trunc_ln61_3_reg_2178_reg[51] 
       (.C(ap_clk),
        .CE(trunc_ln61_3_reg_21780),
        .D(add_ln61_3_fu_1077_p2[54]),
        .Q(trunc_ln61_3_reg_2178[51]),
        .R(1'b0));
  FDRE \trunc_ln61_3_reg_2178_reg[52] 
       (.C(ap_clk),
        .CE(trunc_ln61_3_reg_21780),
        .D(add_ln61_3_fu_1077_p2[55]),
        .Q(trunc_ln61_3_reg_2178[52]),
        .R(1'b0));
  FDRE \trunc_ln61_3_reg_2178_reg[53] 
       (.C(ap_clk),
        .CE(trunc_ln61_3_reg_21780),
        .D(add_ln61_3_fu_1077_p2[56]),
        .Q(trunc_ln61_3_reg_2178[53]),
        .R(1'b0));
  FDRE \trunc_ln61_3_reg_2178_reg[54] 
       (.C(ap_clk),
        .CE(trunc_ln61_3_reg_21780),
        .D(add_ln61_3_fu_1077_p2[57]),
        .Q(trunc_ln61_3_reg_2178[54]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_3_reg_2178_reg[54]_i_1 
       (.CI(\trunc_ln61_3_reg_2178_reg[50]_i_1_n_0 ),
        .CO({\trunc_ln61_3_reg_2178_reg[54]_i_1_n_0 ,\trunc_ln61_3_reg_2178_reg[54]_i_1_n_1 ,\trunc_ln61_3_reg_2178_reg[54]_i_1_n_2 ,\trunc_ln61_3_reg_2178_reg[54]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(raw_data_real_1_o_mem_read_reg_2084[56:53]),
        .O(add_ln61_3_fu_1077_p2[57:54]),
        .S({\trunc_ln61_3_reg_2178[54]_i_2_n_0 ,\trunc_ln61_3_reg_2178[54]_i_3_n_0 ,\trunc_ln61_3_reg_2178[54]_i_4_n_0 ,\trunc_ln61_3_reg_2178[54]_i_5_n_0 }));
  FDRE \trunc_ln61_3_reg_2178_reg[55] 
       (.C(ap_clk),
        .CE(trunc_ln61_3_reg_21780),
        .D(add_ln61_3_fu_1077_p2[58]),
        .Q(trunc_ln61_3_reg_2178[55]),
        .R(1'b0));
  FDRE \trunc_ln61_3_reg_2178_reg[56] 
       (.C(ap_clk),
        .CE(trunc_ln61_3_reg_21780),
        .D(add_ln61_3_fu_1077_p2[59]),
        .Q(trunc_ln61_3_reg_2178[56]),
        .R(1'b0));
  FDRE \trunc_ln61_3_reg_2178_reg[57] 
       (.C(ap_clk),
        .CE(trunc_ln61_3_reg_21780),
        .D(add_ln61_3_fu_1077_p2[60]),
        .Q(trunc_ln61_3_reg_2178[57]),
        .R(1'b0));
  FDRE \trunc_ln61_3_reg_2178_reg[58] 
       (.C(ap_clk),
        .CE(trunc_ln61_3_reg_21780),
        .D(add_ln61_3_fu_1077_p2[61]),
        .Q(trunc_ln61_3_reg_2178[58]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_3_reg_2178_reg[58]_i_1 
       (.CI(\trunc_ln61_3_reg_2178_reg[54]_i_1_n_0 ),
        .CO({\trunc_ln61_3_reg_2178_reg[58]_i_1_n_0 ,\trunc_ln61_3_reg_2178_reg[58]_i_1_n_1 ,\trunc_ln61_3_reg_2178_reg[58]_i_1_n_2 ,\trunc_ln61_3_reg_2178_reg[58]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(raw_data_real_1_o_mem_read_reg_2084[60:57]),
        .O(add_ln61_3_fu_1077_p2[61:58]),
        .S({\trunc_ln61_3_reg_2178[58]_i_2_n_0 ,\trunc_ln61_3_reg_2178[58]_i_3_n_0 ,\trunc_ln61_3_reg_2178[58]_i_4_n_0 ,\trunc_ln61_3_reg_2178[58]_i_5_n_0 }));
  FDRE \trunc_ln61_3_reg_2178_reg[59] 
       (.C(ap_clk),
        .CE(trunc_ln61_3_reg_21780),
        .D(add_ln61_3_fu_1077_p2[62]),
        .Q(trunc_ln61_3_reg_2178[59]),
        .R(1'b0));
  FDRE \trunc_ln61_3_reg_2178_reg[5] 
       (.C(ap_clk),
        .CE(trunc_ln61_3_reg_21780),
        .D(add_ln61_3_fu_1077_p2[8]),
        .Q(trunc_ln61_3_reg_2178[5]),
        .R(1'b0));
  FDRE \trunc_ln61_3_reg_2178_reg[60] 
       (.C(ap_clk),
        .CE(trunc_ln61_3_reg_21780),
        .D(add_ln61_3_fu_1077_p2[63]),
        .Q(trunc_ln61_3_reg_2178[60]),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \trunc_ln61_3_reg_2178_reg[60]_i_10 
       (.CI(\trunc_ln61_3_reg_2178_reg[60]_i_25_n_0 ),
        .CO({\trunc_ln61_3_reg_2178_reg[60]_i_10_n_0 ,\trunc_ln61_3_reg_2178_reg[60]_i_10_n_1 ,\trunc_ln61_3_reg_2178_reg[60]_i_10_n_2 ,\trunc_ln61_3_reg_2178_reg[60]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_trunc_ln61_3_reg_2178_reg[60]_i_10_O_UNCONNECTED [3:0]),
        .S({\trunc_ln61_3_reg_2178[60]_i_26_n_0 ,\trunc_ln61_3_reg_2178[60]_i_27_n_0 ,\trunc_ln61_3_reg_2178[60]_i_28_n_0 ,\trunc_ln61_3_reg_2178[60]_i_29_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_3_reg_2178_reg[60]_i_2 
       (.CI(\trunc_ln61_3_reg_2178_reg[58]_i_1_n_0 ),
        .CO({\NLW_trunc_ln61_3_reg_2178_reg[60]_i_2_CO_UNCONNECTED [3:1],\trunc_ln61_3_reg_2178_reg[60]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,raw_data_real_1_o_mem_read_reg_2084[61]}),
        .O({\NLW_trunc_ln61_3_reg_2178_reg[60]_i_2_O_UNCONNECTED [3:2],add_ln61_3_fu_1077_p2[63:62]}),
        .S({1'b0,1'b0,\trunc_ln61_3_reg_2178[60]_i_6_n_0 ,\trunc_ln61_3_reg_2178[60]_i_7_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \trunc_ln61_3_reg_2178_reg[60]_i_20 
       (.CI(1'b0),
        .CO({\trunc_ln61_3_reg_2178_reg[60]_i_20_n_0 ,\trunc_ln61_3_reg_2178_reg[60]_i_20_n_1 ,\trunc_ln61_3_reg_2178_reg[60]_i_20_n_2 ,\trunc_ln61_3_reg_2178_reg[60]_i_20_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\trunc_ln61_3_reg_2178[60]_i_34_n_0 ,\trunc_ln61_3_reg_2178[60]_i_35_n_0 ,\trunc_ln61_3_reg_2178[60]_i_36_n_0 }),
        .O(\NLW_trunc_ln61_3_reg_2178_reg[60]_i_20_O_UNCONNECTED [3:0]),
        .S({\trunc_ln61_3_reg_2178[60]_i_37_n_0 ,\trunc_ln61_3_reg_2178[60]_i_38_n_0 ,\trunc_ln61_3_reg_2178[60]_i_39_n_0 ,\trunc_ln61_3_reg_2178[60]_i_40_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \trunc_ln61_3_reg_2178_reg[60]_i_25 
       (.CI(\trunc_ln61_3_reg_2178_reg[60]_i_41_n_0 ),
        .CO({\trunc_ln61_3_reg_2178_reg[60]_i_25_n_0 ,\trunc_ln61_3_reg_2178_reg[60]_i_25_n_1 ,\trunc_ln61_3_reg_2178_reg[60]_i_25_n_2 ,\trunc_ln61_3_reg_2178_reg[60]_i_25_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_trunc_ln61_3_reg_2178_reg[60]_i_25_O_UNCONNECTED [3:0]),
        .S({\trunc_ln61_3_reg_2178[60]_i_42_n_0 ,\trunc_ln61_3_reg_2178[60]_i_43_n_0 ,\trunc_ln61_3_reg_2178[60]_i_44_n_0 ,\trunc_ln61_3_reg_2178[60]_i_45_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \trunc_ln61_3_reg_2178_reg[60]_i_3 
       (.CI(\trunc_ln61_3_reg_2178_reg[60]_i_8_n_0 ),
        .CO({\NLW_trunc_ln61_3_reg_2178_reg[60]_i_3_CO_UNCONNECTED [3:1],icmp_ln58_6_fu_1037_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,current_rate_2_reg[31]}),
        .O(\NLW_trunc_ln61_3_reg_2178_reg[60]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\trunc_ln61_3_reg_2178[60]_i_9_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \trunc_ln61_3_reg_2178_reg[60]_i_4 
       (.CI(\trunc_ln61_3_reg_2178_reg[60]_i_10_n_0 ),
        .CO({icmp_ln58_7_fu_1047_p2,\trunc_ln61_3_reg_2178_reg[60]_i_4_n_1 ,\trunc_ln61_3_reg_2178_reg[60]_i_4_n_2 ,\trunc_ln61_3_reg_2178_reg[60]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({current_factor_2_reg[31],1'b0,1'b0,1'b0}),
        .O(\NLW_trunc_ln61_3_reg_2178_reg[60]_i_4_O_UNCONNECTED [3:0]),
        .S({\trunc_ln61_3_reg_2178[60]_i_11_n_0 ,\trunc_ln61_3_reg_2178[60]_i_12_n_0 ,\trunc_ln61_3_reg_2178[60]_i_13_n_0 ,\trunc_ln61_3_reg_2178[60]_i_14_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \trunc_ln61_3_reg_2178_reg[60]_i_41 
       (.CI(1'b0),
        .CO({\trunc_ln61_3_reg_2178_reg[60]_i_41_n_0 ,\trunc_ln61_3_reg_2178_reg[60]_i_41_n_1 ,\trunc_ln61_3_reg_2178_reg[60]_i_41_n_2 ,\trunc_ln61_3_reg_2178_reg[60]_i_41_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\trunc_ln61_3_reg_2178[60]_i_46_n_0 }),
        .O(\NLW_trunc_ln61_3_reg_2178_reg[60]_i_41_O_UNCONNECTED [3:0]),
        .S({\trunc_ln61_3_reg_2178[60]_i_47_n_0 ,\trunc_ln61_3_reg_2178[60]_i_48_n_0 ,\trunc_ln61_3_reg_2178[60]_i_49_n_0 ,\trunc_ln61_3_reg_2178[60]_i_50_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \trunc_ln61_3_reg_2178_reg[60]_i_8 
       (.CI(\trunc_ln61_3_reg_2178_reg[60]_i_20_n_0 ),
        .CO({\trunc_ln61_3_reg_2178_reg[60]_i_8_n_0 ,\trunc_ln61_3_reg_2178_reg[60]_i_8_n_1 ,\trunc_ln61_3_reg_2178_reg[60]_i_8_n_2 ,\trunc_ln61_3_reg_2178_reg[60]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_trunc_ln61_3_reg_2178_reg[60]_i_8_O_UNCONNECTED [3:0]),
        .S({\trunc_ln61_3_reg_2178[60]_i_21_n_0 ,\trunc_ln61_3_reg_2178[60]_i_22_n_0 ,\trunc_ln61_3_reg_2178[60]_i_23_n_0 ,\trunc_ln61_3_reg_2178[60]_i_24_n_0 }));
  FDRE \trunc_ln61_3_reg_2178_reg[6] 
       (.C(ap_clk),
        .CE(trunc_ln61_3_reg_21780),
        .D(add_ln61_3_fu_1077_p2[9]),
        .Q(trunc_ln61_3_reg_2178[6]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_3_reg_2178_reg[6]_i_1 
       (.CI(\trunc_ln61_3_reg_2178_reg[2]_i_1_n_0 ),
        .CO({\trunc_ln61_3_reg_2178_reg[6]_i_1_n_0 ,\trunc_ln61_3_reg_2178_reg[6]_i_1_n_1 ,\trunc_ln61_3_reg_2178_reg[6]_i_1_n_2 ,\trunc_ln61_3_reg_2178_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_2_reg[6:3]),
        .O(add_ln61_3_fu_1077_p2[9:6]),
        .S({\trunc_ln61_3_reg_2178[6]_i_2_n_0 ,\trunc_ln61_3_reg_2178[6]_i_3_n_0 ,\trunc_ln61_3_reg_2178[6]_i_4_n_0 ,\trunc_ln61_3_reg_2178[6]_i_5_n_0 }));
  FDRE \trunc_ln61_3_reg_2178_reg[7] 
       (.C(ap_clk),
        .CE(trunc_ln61_3_reg_21780),
        .D(add_ln61_3_fu_1077_p2[10]),
        .Q(trunc_ln61_3_reg_2178[7]),
        .R(1'b0));
  FDRE \trunc_ln61_3_reg_2178_reg[8] 
       (.C(ap_clk),
        .CE(trunc_ln61_3_reg_21780),
        .D(add_ln61_3_fu_1077_p2[11]),
        .Q(trunc_ln61_3_reg_2178[8]),
        .R(1'b0));
  FDRE \trunc_ln61_3_reg_2178_reg[9] 
       (.C(ap_clk),
        .CE(trunc_ln61_3_reg_21780),
        .D(add_ln61_3_fu_1077_p2[12]),
        .Q(trunc_ln61_3_reg_2178[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_4_reg_2200[10]_i_2 
       (.I0(current_rate_4_reg[10]),
        .I1(std_R_o_mem_read_reg_2079[13]),
        .O(\trunc_ln61_4_reg_2200[10]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_4_reg_2200[10]_i_3 
       (.I0(current_rate_4_reg[9]),
        .I1(std_R_o_mem_read_reg_2079[12]),
        .O(\trunc_ln61_4_reg_2200[10]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_4_reg_2200[10]_i_4 
       (.I0(current_rate_4_reg[8]),
        .I1(std_R_o_mem_read_reg_2079[11]),
        .O(\trunc_ln61_4_reg_2200[10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_4_reg_2200[10]_i_5 
       (.I0(current_rate_4_reg[7]),
        .I1(std_R_o_mem_read_reg_2079[10]),
        .O(\trunc_ln61_4_reg_2200[10]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_4_reg_2200[14]_i_2 
       (.I0(current_rate_4_reg[14]),
        .I1(std_R_o_mem_read_reg_2079[17]),
        .O(\trunc_ln61_4_reg_2200[14]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_4_reg_2200[14]_i_3 
       (.I0(current_rate_4_reg[13]),
        .I1(std_R_o_mem_read_reg_2079[16]),
        .O(\trunc_ln61_4_reg_2200[14]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_4_reg_2200[14]_i_4 
       (.I0(current_rate_4_reg[12]),
        .I1(std_R_o_mem_read_reg_2079[15]),
        .O(\trunc_ln61_4_reg_2200[14]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_4_reg_2200[14]_i_5 
       (.I0(current_rate_4_reg[11]),
        .I1(std_R_o_mem_read_reg_2079[14]),
        .O(\trunc_ln61_4_reg_2200[14]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_4_reg_2200[18]_i_2 
       (.I0(current_rate_4_reg[18]),
        .I1(std_R_o_mem_read_reg_2079[21]),
        .O(\trunc_ln61_4_reg_2200[18]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_4_reg_2200[18]_i_3 
       (.I0(current_rate_4_reg[17]),
        .I1(std_R_o_mem_read_reg_2079[20]),
        .O(\trunc_ln61_4_reg_2200[18]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_4_reg_2200[18]_i_4 
       (.I0(current_rate_4_reg[16]),
        .I1(std_R_o_mem_read_reg_2079[19]),
        .O(\trunc_ln61_4_reg_2200[18]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_4_reg_2200[18]_i_5 
       (.I0(current_rate_4_reg[15]),
        .I1(std_R_o_mem_read_reg_2079[18]),
        .O(\trunc_ln61_4_reg_2200[18]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_4_reg_2200[22]_i_2 
       (.I0(current_rate_4_reg[22]),
        .I1(std_R_o_mem_read_reg_2079[25]),
        .O(\trunc_ln61_4_reg_2200[22]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_4_reg_2200[22]_i_3 
       (.I0(current_rate_4_reg[21]),
        .I1(std_R_o_mem_read_reg_2079[24]),
        .O(\trunc_ln61_4_reg_2200[22]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_4_reg_2200[22]_i_4 
       (.I0(current_rate_4_reg[20]),
        .I1(std_R_o_mem_read_reg_2079[23]),
        .O(\trunc_ln61_4_reg_2200[22]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_4_reg_2200[22]_i_5 
       (.I0(current_rate_4_reg[19]),
        .I1(std_R_o_mem_read_reg_2079[22]),
        .O(\trunc_ln61_4_reg_2200[22]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_4_reg_2200[26]_i_2 
       (.I0(current_rate_4_reg[26]),
        .I1(std_R_o_mem_read_reg_2079[29]),
        .O(\trunc_ln61_4_reg_2200[26]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_4_reg_2200[26]_i_3 
       (.I0(current_rate_4_reg[25]),
        .I1(std_R_o_mem_read_reg_2079[28]),
        .O(\trunc_ln61_4_reg_2200[26]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_4_reg_2200[26]_i_4 
       (.I0(current_rate_4_reg[24]),
        .I1(std_R_o_mem_read_reg_2079[27]),
        .O(\trunc_ln61_4_reg_2200[26]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_4_reg_2200[26]_i_5 
       (.I0(current_rate_4_reg[23]),
        .I1(std_R_o_mem_read_reg_2079[26]),
        .O(\trunc_ln61_4_reg_2200[26]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_4_reg_2200[2]_i_2 
       (.I0(current_rate_4_reg[2]),
        .I1(std_R_o_mem_read_reg_2079[5]),
        .O(\trunc_ln61_4_reg_2200[2]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_4_reg_2200[2]_i_3 
       (.I0(current_rate_4_reg[1]),
        .I1(std_R_o_mem_read_reg_2079[4]),
        .O(\trunc_ln61_4_reg_2200[2]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_4_reg_2200[2]_i_4 
       (.I0(current_rate_4_reg[0]),
        .I1(std_R_o_mem_read_reg_2079[3]),
        .O(\trunc_ln61_4_reg_2200[2]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_4_reg_2200[30]_i_2 
       (.I0(current_rate_4_reg[30]),
        .I1(std_R_o_mem_read_reg_2079[33]),
        .O(\trunc_ln61_4_reg_2200[30]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_4_reg_2200[30]_i_3 
       (.I0(current_rate_4_reg[29]),
        .I1(std_R_o_mem_read_reg_2079[32]),
        .O(\trunc_ln61_4_reg_2200[30]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_4_reg_2200[30]_i_4 
       (.I0(current_rate_4_reg[28]),
        .I1(std_R_o_mem_read_reg_2079[31]),
        .O(\trunc_ln61_4_reg_2200[30]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_4_reg_2200[30]_i_5 
       (.I0(current_rate_4_reg[27]),
        .I1(std_R_o_mem_read_reg_2079[30]),
        .O(\trunc_ln61_4_reg_2200[30]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln61_4_reg_2200[34]_i_2 
       (.I0(std_R_o_mem_read_reg_2079[34]),
        .O(\trunc_ln61_4_reg_2200[34]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_4_reg_2200[34]_i_3 
       (.I0(std_R_o_mem_read_reg_2079[36]),
        .I1(std_R_o_mem_read_reg_2079[37]),
        .O(\trunc_ln61_4_reg_2200[34]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_4_reg_2200[34]_i_4 
       (.I0(std_R_o_mem_read_reg_2079[35]),
        .I1(std_R_o_mem_read_reg_2079[36]),
        .O(\trunc_ln61_4_reg_2200[34]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_4_reg_2200[34]_i_5 
       (.I0(std_R_o_mem_read_reg_2079[34]),
        .I1(std_R_o_mem_read_reg_2079[35]),
        .O(\trunc_ln61_4_reg_2200[34]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_4_reg_2200[34]_i_6 
       (.I0(std_R_o_mem_read_reg_2079[34]),
        .I1(current_rate_4_reg[31]),
        .O(\trunc_ln61_4_reg_2200[34]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_4_reg_2200[38]_i_2 
       (.I0(std_R_o_mem_read_reg_2079[40]),
        .I1(std_R_o_mem_read_reg_2079[41]),
        .O(\trunc_ln61_4_reg_2200[38]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_4_reg_2200[38]_i_3 
       (.I0(std_R_o_mem_read_reg_2079[39]),
        .I1(std_R_o_mem_read_reg_2079[40]),
        .O(\trunc_ln61_4_reg_2200[38]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_4_reg_2200[38]_i_4 
       (.I0(std_R_o_mem_read_reg_2079[38]),
        .I1(std_R_o_mem_read_reg_2079[39]),
        .O(\trunc_ln61_4_reg_2200[38]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_4_reg_2200[38]_i_5 
       (.I0(std_R_o_mem_read_reg_2079[37]),
        .I1(std_R_o_mem_read_reg_2079[38]),
        .O(\trunc_ln61_4_reg_2200[38]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_4_reg_2200[42]_i_2 
       (.I0(std_R_o_mem_read_reg_2079[44]),
        .I1(std_R_o_mem_read_reg_2079[45]),
        .O(\trunc_ln61_4_reg_2200[42]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_4_reg_2200[42]_i_3 
       (.I0(std_R_o_mem_read_reg_2079[43]),
        .I1(std_R_o_mem_read_reg_2079[44]),
        .O(\trunc_ln61_4_reg_2200[42]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_4_reg_2200[42]_i_4 
       (.I0(std_R_o_mem_read_reg_2079[42]),
        .I1(std_R_o_mem_read_reg_2079[43]),
        .O(\trunc_ln61_4_reg_2200[42]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_4_reg_2200[42]_i_5 
       (.I0(std_R_o_mem_read_reg_2079[41]),
        .I1(std_R_o_mem_read_reg_2079[42]),
        .O(\trunc_ln61_4_reg_2200[42]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_4_reg_2200[46]_i_2 
       (.I0(std_R_o_mem_read_reg_2079[48]),
        .I1(std_R_o_mem_read_reg_2079[49]),
        .O(\trunc_ln61_4_reg_2200[46]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_4_reg_2200[46]_i_3 
       (.I0(std_R_o_mem_read_reg_2079[47]),
        .I1(std_R_o_mem_read_reg_2079[48]),
        .O(\trunc_ln61_4_reg_2200[46]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_4_reg_2200[46]_i_4 
       (.I0(std_R_o_mem_read_reg_2079[46]),
        .I1(std_R_o_mem_read_reg_2079[47]),
        .O(\trunc_ln61_4_reg_2200[46]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_4_reg_2200[46]_i_5 
       (.I0(std_R_o_mem_read_reg_2079[45]),
        .I1(std_R_o_mem_read_reg_2079[46]),
        .O(\trunc_ln61_4_reg_2200[46]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_4_reg_2200[50]_i_2 
       (.I0(std_R_o_mem_read_reg_2079[52]),
        .I1(std_R_o_mem_read_reg_2079[53]),
        .O(\trunc_ln61_4_reg_2200[50]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_4_reg_2200[50]_i_3 
       (.I0(std_R_o_mem_read_reg_2079[51]),
        .I1(std_R_o_mem_read_reg_2079[52]),
        .O(\trunc_ln61_4_reg_2200[50]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_4_reg_2200[50]_i_4 
       (.I0(std_R_o_mem_read_reg_2079[50]),
        .I1(std_R_o_mem_read_reg_2079[51]),
        .O(\trunc_ln61_4_reg_2200[50]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_4_reg_2200[50]_i_5 
       (.I0(std_R_o_mem_read_reg_2079[49]),
        .I1(std_R_o_mem_read_reg_2079[50]),
        .O(\trunc_ln61_4_reg_2200[50]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_4_reg_2200[54]_i_2 
       (.I0(std_R_o_mem_read_reg_2079[56]),
        .I1(std_R_o_mem_read_reg_2079[57]),
        .O(\trunc_ln61_4_reg_2200[54]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_4_reg_2200[54]_i_3 
       (.I0(std_R_o_mem_read_reg_2079[55]),
        .I1(std_R_o_mem_read_reg_2079[56]),
        .O(\trunc_ln61_4_reg_2200[54]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_4_reg_2200[54]_i_4 
       (.I0(std_R_o_mem_read_reg_2079[54]),
        .I1(std_R_o_mem_read_reg_2079[55]),
        .O(\trunc_ln61_4_reg_2200[54]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_4_reg_2200[54]_i_5 
       (.I0(std_R_o_mem_read_reg_2079[53]),
        .I1(std_R_o_mem_read_reg_2079[54]),
        .O(\trunc_ln61_4_reg_2200[54]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_4_reg_2200[58]_i_2 
       (.I0(std_R_o_mem_read_reg_2079[60]),
        .I1(std_R_o_mem_read_reg_2079[61]),
        .O(\trunc_ln61_4_reg_2200[58]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_4_reg_2200[58]_i_3 
       (.I0(std_R_o_mem_read_reg_2079[59]),
        .I1(std_R_o_mem_read_reg_2079[60]),
        .O(\trunc_ln61_4_reg_2200[58]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_4_reg_2200[58]_i_4 
       (.I0(std_R_o_mem_read_reg_2079[58]),
        .I1(std_R_o_mem_read_reg_2079[59]),
        .O(\trunc_ln61_4_reg_2200[58]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_4_reg_2200[58]_i_5 
       (.I0(std_R_o_mem_read_reg_2079[57]),
        .I1(std_R_o_mem_read_reg_2079[58]),
        .O(\trunc_ln61_4_reg_2200[58]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_4_reg_2200[60]_i_11 
       (.I0(current_factor_4_reg[31]),
        .I1(current_factor_4_reg[30]),
        .O(\trunc_ln61_4_reg_2200[60]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_4_reg_2200[60]_i_12 
       (.I0(current_factor_4_reg[29]),
        .I1(current_factor_4_reg[28]),
        .O(\trunc_ln61_4_reg_2200[60]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_4_reg_2200[60]_i_13 
       (.I0(current_factor_4_reg[27]),
        .I1(current_factor_4_reg[26]),
        .O(\trunc_ln61_4_reg_2200[60]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_4_reg_2200[60]_i_14 
       (.I0(current_factor_4_reg[25]),
        .I1(current_factor_4_reg[24]),
        .O(\trunc_ln61_4_reg_2200[60]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \trunc_ln61_4_reg_2200[60]_i_15 
       (.I0(current_factor_4_reg[25]),
        .I1(current_factor_4_reg[26]),
        .I2(current_factor_4_reg[28]),
        .I3(current_factor_4_reg[29]),
        .I4(current_factor_4_reg[31]),
        .I5(current_factor_4_reg[30]),
        .O(\trunc_ln61_4_reg_2200[60]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \trunc_ln61_4_reg_2200[60]_i_16 
       (.I0(\trunc_ln61_4_reg_2200[60]_i_30_n_0 ),
        .I1(current_factor_4_reg[20]),
        .I2(current_factor_4_reg[19]),
        .I3(current_factor_4_reg[23]),
        .I4(current_factor_4_reg[22]),
        .I5(current_factor_4_reg[21]),
        .O(\trunc_ln61_4_reg_2200[60]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h0000230000002323)) 
    \trunc_ln61_4_reg_2200[60]_i_17 
       (.I0(current_factor_4_reg[19]),
        .I1(current_factor_4_reg[20]),
        .I2(current_factor_4_reg[18]),
        .I3(current_factor_4_reg[16]),
        .I4(current_factor_4_reg[17]),
        .I5(current_factor_4_reg[15]),
        .O(\trunc_ln61_4_reg_2200[60]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h0000230000002323)) 
    \trunc_ln61_4_reg_2200[60]_i_18 
       (.I0(current_factor_4_reg[13]),
        .I1(current_factor_4_reg[14]),
        .I2(current_factor_4_reg[12]),
        .I3(current_factor_4_reg[10]),
        .I4(current_factor_4_reg[11]),
        .I5(current_factor_4_reg[9]),
        .O(\trunc_ln61_4_reg_2200[60]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \trunc_ln61_4_reg_2200[60]_i_19 
       (.I0(\trunc_ln61_4_reg_2200[60]_i_31_n_0 ),
        .I1(current_factor_4_reg[0]),
        .I2(current_factor_4_reg[1]),
        .I3(current_factor_4_reg[2]),
        .I4(\trunc_ln61_4_reg_2200[60]_i_32_n_0 ),
        .I5(\trunc_ln61_4_reg_2200[60]_i_33_n_0 ),
        .O(\trunc_ln61_4_reg_2200[60]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_4_reg_2200[60]_i_21 
       (.I0(current_rate_4_reg[29]),
        .I1(current_rate_4_reg[28]),
        .O(\trunc_ln61_4_reg_2200[60]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_4_reg_2200[60]_i_22 
       (.I0(current_rate_4_reg[27]),
        .I1(current_rate_4_reg[26]),
        .O(\trunc_ln61_4_reg_2200[60]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_4_reg_2200[60]_i_23 
       (.I0(current_rate_4_reg[25]),
        .I1(current_rate_4_reg[24]),
        .O(\trunc_ln61_4_reg_2200[60]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_4_reg_2200[60]_i_24 
       (.I0(current_rate_4_reg[23]),
        .I1(current_rate_4_reg[22]),
        .O(\trunc_ln61_4_reg_2200[60]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_4_reg_2200[60]_i_26 
       (.I0(current_factor_4_reg[23]),
        .I1(current_factor_4_reg[22]),
        .O(\trunc_ln61_4_reg_2200[60]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_4_reg_2200[60]_i_27 
       (.I0(current_factor_4_reg[21]),
        .I1(current_factor_4_reg[20]),
        .O(\trunc_ln61_4_reg_2200[60]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_4_reg_2200[60]_i_28 
       (.I0(current_factor_4_reg[19]),
        .I1(current_factor_4_reg[18]),
        .O(\trunc_ln61_4_reg_2200[60]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_4_reg_2200[60]_i_29 
       (.I0(current_factor_4_reg[17]),
        .I1(current_factor_4_reg[16]),
        .O(\trunc_ln61_4_reg_2200[60]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h0000230000002323)) 
    \trunc_ln61_4_reg_2200[60]_i_30 
       (.I0(current_factor_4_reg[28]),
        .I1(current_factor_4_reg[29]),
        .I2(current_factor_4_reg[27]),
        .I3(current_factor_4_reg[25]),
        .I4(current_factor_4_reg[26]),
        .I5(current_factor_4_reg[24]),
        .O(\trunc_ln61_4_reg_2200[60]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'h0000230000002323)) 
    \trunc_ln61_4_reg_2200[60]_i_31 
       (.I0(current_factor_4_reg[7]),
        .I1(current_factor_4_reg[8]),
        .I2(current_factor_4_reg[6]),
        .I3(current_factor_4_reg[4]),
        .I4(current_factor_4_reg[5]),
        .I5(current_factor_4_reg[3]),
        .O(\trunc_ln61_4_reg_2200[60]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \trunc_ln61_4_reg_2200[60]_i_32 
       (.I0(current_factor_4_reg[8]),
        .I1(current_factor_4_reg[7]),
        .I2(current_factor_4_reg[5]),
        .I3(current_factor_4_reg[4]),
        .O(\trunc_ln61_4_reg_2200[60]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \trunc_ln61_4_reg_2200[60]_i_33 
       (.I0(current_factor_4_reg[10]),
        .I1(current_factor_4_reg[11]),
        .I2(current_factor_4_reg[13]),
        .I3(current_factor_4_reg[14]),
        .I4(current_factor_4_reg[17]),
        .I5(current_factor_4_reg[16]),
        .O(\trunc_ln61_4_reg_2200[60]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_4_reg_2200[60]_i_34 
       (.I0(current_rate_4_reg[19]),
        .I1(current_rate_4_reg[18]),
        .O(\trunc_ln61_4_reg_2200[60]_i_34_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln61_4_reg_2200[60]_i_35 
       (.I0(current_rate_4_reg[17]),
        .O(\trunc_ln61_4_reg_2200[60]_i_35_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_4_reg_2200[60]_i_36 
       (.I0(current_rate_4_reg[15]),
        .I1(current_rate_4_reg[14]),
        .O(\trunc_ln61_4_reg_2200[60]_i_36_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_4_reg_2200[60]_i_37 
       (.I0(current_rate_4_reg[21]),
        .I1(current_rate_4_reg[20]),
        .O(\trunc_ln61_4_reg_2200[60]_i_37_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln61_4_reg_2200[60]_i_38 
       (.I0(current_rate_4_reg[18]),
        .I1(current_rate_4_reg[19]),
        .O(\trunc_ln61_4_reg_2200[60]_i_38_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln61_4_reg_2200[60]_i_39 
       (.I0(current_rate_4_reg[17]),
        .I1(current_rate_4_reg[16]),
        .O(\trunc_ln61_4_reg_2200[60]_i_39_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln61_4_reg_2200[60]_i_40 
       (.I0(current_rate_4_reg[14]),
        .I1(current_rate_4_reg[15]),
        .O(\trunc_ln61_4_reg_2200[60]_i_40_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_4_reg_2200[60]_i_42 
       (.I0(current_factor_4_reg[15]),
        .I1(current_factor_4_reg[14]),
        .O(\trunc_ln61_4_reg_2200[60]_i_42_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_4_reg_2200[60]_i_43 
       (.I0(current_factor_4_reg[13]),
        .I1(current_factor_4_reg[12]),
        .O(\trunc_ln61_4_reg_2200[60]_i_43_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_4_reg_2200[60]_i_44 
       (.I0(current_factor_4_reg[11]),
        .I1(current_factor_4_reg[10]),
        .O(\trunc_ln61_4_reg_2200[60]_i_44_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_4_reg_2200[60]_i_45 
       (.I0(current_factor_4_reg[9]),
        .I1(current_factor_4_reg[8]),
        .O(\trunc_ln61_4_reg_2200[60]_i_45_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_4_reg_2200[60]_i_46 
       (.I0(current_factor_4_reg[1]),
        .I1(current_factor_4_reg[0]),
        .O(\trunc_ln61_4_reg_2200[60]_i_46_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_4_reg_2200[60]_i_47 
       (.I0(current_factor_4_reg[7]),
        .I1(current_factor_4_reg[6]),
        .O(\trunc_ln61_4_reg_2200[60]_i_47_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_4_reg_2200[60]_i_48 
       (.I0(current_factor_4_reg[5]),
        .I1(current_factor_4_reg[4]),
        .O(\trunc_ln61_4_reg_2200[60]_i_48_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_4_reg_2200[60]_i_49 
       (.I0(current_factor_4_reg[3]),
        .I1(current_factor_4_reg[2]),
        .O(\trunc_ln61_4_reg_2200[60]_i_49_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \trunc_ln61_4_reg_2200[60]_i_5 
       (.I0(\trunc_ln61_4_reg_2200[60]_i_15_n_0 ),
        .I1(\trunc_ln61_4_reg_2200[60]_i_16_n_0 ),
        .I2(\trunc_ln61_4_reg_2200[60]_i_17_n_0 ),
        .I3(\trunc_ln61_4_reg_2200[60]_i_18_n_0 ),
        .I4(\trunc_ln61_4_reg_2200[60]_i_19_n_0 ),
        .O(icmp_ln59_4_fu_1164_p2));
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln61_4_reg_2200[60]_i_50 
       (.I0(current_factor_4_reg[0]),
        .I1(current_factor_4_reg[1]),
        .O(\trunc_ln61_4_reg_2200[60]_i_50_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_4_reg_2200[60]_i_6 
       (.I0(std_R_o_mem_read_reg_2079[62]),
        .I1(std_R_o_mem_read_reg_2079[63]),
        .O(\trunc_ln61_4_reg_2200[60]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_4_reg_2200[60]_i_7 
       (.I0(std_R_o_mem_read_reg_2079[61]),
        .I1(std_R_o_mem_read_reg_2079[62]),
        .O(\trunc_ln61_4_reg_2200[60]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_4_reg_2200[60]_i_9 
       (.I0(current_rate_4_reg[31]),
        .I1(current_rate_4_reg[30]),
        .O(\trunc_ln61_4_reg_2200[60]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_4_reg_2200[6]_i_2 
       (.I0(current_rate_4_reg[6]),
        .I1(std_R_o_mem_read_reg_2079[9]),
        .O(\trunc_ln61_4_reg_2200[6]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_4_reg_2200[6]_i_3 
       (.I0(current_rate_4_reg[5]),
        .I1(std_R_o_mem_read_reg_2079[8]),
        .O(\trunc_ln61_4_reg_2200[6]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_4_reg_2200[6]_i_4 
       (.I0(current_rate_4_reg[4]),
        .I1(std_R_o_mem_read_reg_2079[7]),
        .O(\trunc_ln61_4_reg_2200[6]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_4_reg_2200[6]_i_5 
       (.I0(current_rate_4_reg[3]),
        .I1(std_R_o_mem_read_reg_2079[6]),
        .O(\trunc_ln61_4_reg_2200[6]_i_5_n_0 ));
  FDRE \trunc_ln61_4_reg_2200_reg[0] 
       (.C(ap_clk),
        .CE(trunc_ln61_4_reg_22000),
        .D(add_ln61_4_fu_1182_p2[3]),
        .Q(trunc_ln61_4_reg_2200[0]),
        .R(1'b0));
  FDRE \trunc_ln61_4_reg_2200_reg[10] 
       (.C(ap_clk),
        .CE(trunc_ln61_4_reg_22000),
        .D(add_ln61_4_fu_1182_p2[13]),
        .Q(trunc_ln61_4_reg_2200[10]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_4_reg_2200_reg[10]_i_1 
       (.CI(\trunc_ln61_4_reg_2200_reg[6]_i_1_n_0 ),
        .CO({\trunc_ln61_4_reg_2200_reg[10]_i_1_n_0 ,\trunc_ln61_4_reg_2200_reg[10]_i_1_n_1 ,\trunc_ln61_4_reg_2200_reg[10]_i_1_n_2 ,\trunc_ln61_4_reg_2200_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_4_reg[10:7]),
        .O(add_ln61_4_fu_1182_p2[13:10]),
        .S({\trunc_ln61_4_reg_2200[10]_i_2_n_0 ,\trunc_ln61_4_reg_2200[10]_i_3_n_0 ,\trunc_ln61_4_reg_2200[10]_i_4_n_0 ,\trunc_ln61_4_reg_2200[10]_i_5_n_0 }));
  FDRE \trunc_ln61_4_reg_2200_reg[11] 
       (.C(ap_clk),
        .CE(trunc_ln61_4_reg_22000),
        .D(add_ln61_4_fu_1182_p2[14]),
        .Q(trunc_ln61_4_reg_2200[11]),
        .R(1'b0));
  FDRE \trunc_ln61_4_reg_2200_reg[12] 
       (.C(ap_clk),
        .CE(trunc_ln61_4_reg_22000),
        .D(add_ln61_4_fu_1182_p2[15]),
        .Q(trunc_ln61_4_reg_2200[12]),
        .R(1'b0));
  FDRE \trunc_ln61_4_reg_2200_reg[13] 
       (.C(ap_clk),
        .CE(trunc_ln61_4_reg_22000),
        .D(add_ln61_4_fu_1182_p2[16]),
        .Q(trunc_ln61_4_reg_2200[13]),
        .R(1'b0));
  FDRE \trunc_ln61_4_reg_2200_reg[14] 
       (.C(ap_clk),
        .CE(trunc_ln61_4_reg_22000),
        .D(add_ln61_4_fu_1182_p2[17]),
        .Q(trunc_ln61_4_reg_2200[14]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_4_reg_2200_reg[14]_i_1 
       (.CI(\trunc_ln61_4_reg_2200_reg[10]_i_1_n_0 ),
        .CO({\trunc_ln61_4_reg_2200_reg[14]_i_1_n_0 ,\trunc_ln61_4_reg_2200_reg[14]_i_1_n_1 ,\trunc_ln61_4_reg_2200_reg[14]_i_1_n_2 ,\trunc_ln61_4_reg_2200_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_4_reg[14:11]),
        .O(add_ln61_4_fu_1182_p2[17:14]),
        .S({\trunc_ln61_4_reg_2200[14]_i_2_n_0 ,\trunc_ln61_4_reg_2200[14]_i_3_n_0 ,\trunc_ln61_4_reg_2200[14]_i_4_n_0 ,\trunc_ln61_4_reg_2200[14]_i_5_n_0 }));
  FDRE \trunc_ln61_4_reg_2200_reg[15] 
       (.C(ap_clk),
        .CE(trunc_ln61_4_reg_22000),
        .D(add_ln61_4_fu_1182_p2[18]),
        .Q(trunc_ln61_4_reg_2200[15]),
        .R(1'b0));
  FDRE \trunc_ln61_4_reg_2200_reg[16] 
       (.C(ap_clk),
        .CE(trunc_ln61_4_reg_22000),
        .D(add_ln61_4_fu_1182_p2[19]),
        .Q(trunc_ln61_4_reg_2200[16]),
        .R(1'b0));
  FDRE \trunc_ln61_4_reg_2200_reg[17] 
       (.C(ap_clk),
        .CE(trunc_ln61_4_reg_22000),
        .D(add_ln61_4_fu_1182_p2[20]),
        .Q(trunc_ln61_4_reg_2200[17]),
        .R(1'b0));
  FDRE \trunc_ln61_4_reg_2200_reg[18] 
       (.C(ap_clk),
        .CE(trunc_ln61_4_reg_22000),
        .D(add_ln61_4_fu_1182_p2[21]),
        .Q(trunc_ln61_4_reg_2200[18]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_4_reg_2200_reg[18]_i_1 
       (.CI(\trunc_ln61_4_reg_2200_reg[14]_i_1_n_0 ),
        .CO({\trunc_ln61_4_reg_2200_reg[18]_i_1_n_0 ,\trunc_ln61_4_reg_2200_reg[18]_i_1_n_1 ,\trunc_ln61_4_reg_2200_reg[18]_i_1_n_2 ,\trunc_ln61_4_reg_2200_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_4_reg[18:15]),
        .O(add_ln61_4_fu_1182_p2[21:18]),
        .S({\trunc_ln61_4_reg_2200[18]_i_2_n_0 ,\trunc_ln61_4_reg_2200[18]_i_3_n_0 ,\trunc_ln61_4_reg_2200[18]_i_4_n_0 ,\trunc_ln61_4_reg_2200[18]_i_5_n_0 }));
  FDRE \trunc_ln61_4_reg_2200_reg[19] 
       (.C(ap_clk),
        .CE(trunc_ln61_4_reg_22000),
        .D(add_ln61_4_fu_1182_p2[22]),
        .Q(trunc_ln61_4_reg_2200[19]),
        .R(1'b0));
  FDRE \trunc_ln61_4_reg_2200_reg[1] 
       (.C(ap_clk),
        .CE(trunc_ln61_4_reg_22000),
        .D(add_ln61_4_fu_1182_p2[4]),
        .Q(trunc_ln61_4_reg_2200[1]),
        .R(1'b0));
  FDRE \trunc_ln61_4_reg_2200_reg[20] 
       (.C(ap_clk),
        .CE(trunc_ln61_4_reg_22000),
        .D(add_ln61_4_fu_1182_p2[23]),
        .Q(trunc_ln61_4_reg_2200[20]),
        .R(1'b0));
  FDRE \trunc_ln61_4_reg_2200_reg[21] 
       (.C(ap_clk),
        .CE(trunc_ln61_4_reg_22000),
        .D(add_ln61_4_fu_1182_p2[24]),
        .Q(trunc_ln61_4_reg_2200[21]),
        .R(1'b0));
  FDRE \trunc_ln61_4_reg_2200_reg[22] 
       (.C(ap_clk),
        .CE(trunc_ln61_4_reg_22000),
        .D(add_ln61_4_fu_1182_p2[25]),
        .Q(trunc_ln61_4_reg_2200[22]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_4_reg_2200_reg[22]_i_1 
       (.CI(\trunc_ln61_4_reg_2200_reg[18]_i_1_n_0 ),
        .CO({\trunc_ln61_4_reg_2200_reg[22]_i_1_n_0 ,\trunc_ln61_4_reg_2200_reg[22]_i_1_n_1 ,\trunc_ln61_4_reg_2200_reg[22]_i_1_n_2 ,\trunc_ln61_4_reg_2200_reg[22]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_4_reg[22:19]),
        .O(add_ln61_4_fu_1182_p2[25:22]),
        .S({\trunc_ln61_4_reg_2200[22]_i_2_n_0 ,\trunc_ln61_4_reg_2200[22]_i_3_n_0 ,\trunc_ln61_4_reg_2200[22]_i_4_n_0 ,\trunc_ln61_4_reg_2200[22]_i_5_n_0 }));
  FDRE \trunc_ln61_4_reg_2200_reg[23] 
       (.C(ap_clk),
        .CE(trunc_ln61_4_reg_22000),
        .D(add_ln61_4_fu_1182_p2[26]),
        .Q(trunc_ln61_4_reg_2200[23]),
        .R(1'b0));
  FDRE \trunc_ln61_4_reg_2200_reg[24] 
       (.C(ap_clk),
        .CE(trunc_ln61_4_reg_22000),
        .D(add_ln61_4_fu_1182_p2[27]),
        .Q(trunc_ln61_4_reg_2200[24]),
        .R(1'b0));
  FDRE \trunc_ln61_4_reg_2200_reg[25] 
       (.C(ap_clk),
        .CE(trunc_ln61_4_reg_22000),
        .D(add_ln61_4_fu_1182_p2[28]),
        .Q(trunc_ln61_4_reg_2200[25]),
        .R(1'b0));
  FDRE \trunc_ln61_4_reg_2200_reg[26] 
       (.C(ap_clk),
        .CE(trunc_ln61_4_reg_22000),
        .D(add_ln61_4_fu_1182_p2[29]),
        .Q(trunc_ln61_4_reg_2200[26]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_4_reg_2200_reg[26]_i_1 
       (.CI(\trunc_ln61_4_reg_2200_reg[22]_i_1_n_0 ),
        .CO({\trunc_ln61_4_reg_2200_reg[26]_i_1_n_0 ,\trunc_ln61_4_reg_2200_reg[26]_i_1_n_1 ,\trunc_ln61_4_reg_2200_reg[26]_i_1_n_2 ,\trunc_ln61_4_reg_2200_reg[26]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_4_reg[26:23]),
        .O(add_ln61_4_fu_1182_p2[29:26]),
        .S({\trunc_ln61_4_reg_2200[26]_i_2_n_0 ,\trunc_ln61_4_reg_2200[26]_i_3_n_0 ,\trunc_ln61_4_reg_2200[26]_i_4_n_0 ,\trunc_ln61_4_reg_2200[26]_i_5_n_0 }));
  FDRE \trunc_ln61_4_reg_2200_reg[27] 
       (.C(ap_clk),
        .CE(trunc_ln61_4_reg_22000),
        .D(add_ln61_4_fu_1182_p2[30]),
        .Q(trunc_ln61_4_reg_2200[27]),
        .R(1'b0));
  FDRE \trunc_ln61_4_reg_2200_reg[28] 
       (.C(ap_clk),
        .CE(trunc_ln61_4_reg_22000),
        .D(add_ln61_4_fu_1182_p2[31]),
        .Q(trunc_ln61_4_reg_2200[28]),
        .R(1'b0));
  FDRE \trunc_ln61_4_reg_2200_reg[29] 
       (.C(ap_clk),
        .CE(trunc_ln61_4_reg_22000),
        .D(add_ln61_4_fu_1182_p2[32]),
        .Q(trunc_ln61_4_reg_2200[29]),
        .R(1'b0));
  FDRE \trunc_ln61_4_reg_2200_reg[2] 
       (.C(ap_clk),
        .CE(trunc_ln61_4_reg_22000),
        .D(add_ln61_4_fu_1182_p2[5]),
        .Q(trunc_ln61_4_reg_2200[2]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_4_reg_2200_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\trunc_ln61_4_reg_2200_reg[2]_i_1_n_0 ,\trunc_ln61_4_reg_2200_reg[2]_i_1_n_1 ,\trunc_ln61_4_reg_2200_reg[2]_i_1_n_2 ,\trunc_ln61_4_reg_2200_reg[2]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({current_rate_4_reg[2:0],1'b0}),
        .O({add_ln61_4_fu_1182_p2[5:3],\NLW_trunc_ln61_4_reg_2200_reg[2]_i_1_O_UNCONNECTED [0]}),
        .S({\trunc_ln61_4_reg_2200[2]_i_2_n_0 ,\trunc_ln61_4_reg_2200[2]_i_3_n_0 ,\trunc_ln61_4_reg_2200[2]_i_4_n_0 ,std_R_o_mem_read_reg_2079[2]}));
  FDRE \trunc_ln61_4_reg_2200_reg[30] 
       (.C(ap_clk),
        .CE(trunc_ln61_4_reg_22000),
        .D(add_ln61_4_fu_1182_p2[33]),
        .Q(trunc_ln61_4_reg_2200[30]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_4_reg_2200_reg[30]_i_1 
       (.CI(\trunc_ln61_4_reg_2200_reg[26]_i_1_n_0 ),
        .CO({\trunc_ln61_4_reg_2200_reg[30]_i_1_n_0 ,\trunc_ln61_4_reg_2200_reg[30]_i_1_n_1 ,\trunc_ln61_4_reg_2200_reg[30]_i_1_n_2 ,\trunc_ln61_4_reg_2200_reg[30]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_4_reg[30:27]),
        .O(add_ln61_4_fu_1182_p2[33:30]),
        .S({\trunc_ln61_4_reg_2200[30]_i_2_n_0 ,\trunc_ln61_4_reg_2200[30]_i_3_n_0 ,\trunc_ln61_4_reg_2200[30]_i_4_n_0 ,\trunc_ln61_4_reg_2200[30]_i_5_n_0 }));
  FDRE \trunc_ln61_4_reg_2200_reg[31] 
       (.C(ap_clk),
        .CE(trunc_ln61_4_reg_22000),
        .D(add_ln61_4_fu_1182_p2[34]),
        .Q(trunc_ln61_4_reg_2200[31]),
        .R(1'b0));
  FDRE \trunc_ln61_4_reg_2200_reg[32] 
       (.C(ap_clk),
        .CE(trunc_ln61_4_reg_22000),
        .D(add_ln61_4_fu_1182_p2[35]),
        .Q(trunc_ln61_4_reg_2200[32]),
        .R(1'b0));
  FDRE \trunc_ln61_4_reg_2200_reg[33] 
       (.C(ap_clk),
        .CE(trunc_ln61_4_reg_22000),
        .D(add_ln61_4_fu_1182_p2[36]),
        .Q(trunc_ln61_4_reg_2200[33]),
        .R(1'b0));
  FDRE \trunc_ln61_4_reg_2200_reg[34] 
       (.C(ap_clk),
        .CE(trunc_ln61_4_reg_22000),
        .D(add_ln61_4_fu_1182_p2[37]),
        .Q(trunc_ln61_4_reg_2200[34]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_4_reg_2200_reg[34]_i_1 
       (.CI(\trunc_ln61_4_reg_2200_reg[30]_i_1_n_0 ),
        .CO({\trunc_ln61_4_reg_2200_reg[34]_i_1_n_0 ,\trunc_ln61_4_reg_2200_reg[34]_i_1_n_1 ,\trunc_ln61_4_reg_2200_reg[34]_i_1_n_2 ,\trunc_ln61_4_reg_2200_reg[34]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({std_R_o_mem_read_reg_2079[36:34],\trunc_ln61_4_reg_2200[34]_i_2_n_0 }),
        .O(add_ln61_4_fu_1182_p2[37:34]),
        .S({\trunc_ln61_4_reg_2200[34]_i_3_n_0 ,\trunc_ln61_4_reg_2200[34]_i_4_n_0 ,\trunc_ln61_4_reg_2200[34]_i_5_n_0 ,\trunc_ln61_4_reg_2200[34]_i_6_n_0 }));
  FDRE \trunc_ln61_4_reg_2200_reg[35] 
       (.C(ap_clk),
        .CE(trunc_ln61_4_reg_22000),
        .D(add_ln61_4_fu_1182_p2[38]),
        .Q(trunc_ln61_4_reg_2200[35]),
        .R(1'b0));
  FDRE \trunc_ln61_4_reg_2200_reg[36] 
       (.C(ap_clk),
        .CE(trunc_ln61_4_reg_22000),
        .D(add_ln61_4_fu_1182_p2[39]),
        .Q(trunc_ln61_4_reg_2200[36]),
        .R(1'b0));
  FDRE \trunc_ln61_4_reg_2200_reg[37] 
       (.C(ap_clk),
        .CE(trunc_ln61_4_reg_22000),
        .D(add_ln61_4_fu_1182_p2[40]),
        .Q(trunc_ln61_4_reg_2200[37]),
        .R(1'b0));
  FDRE \trunc_ln61_4_reg_2200_reg[38] 
       (.C(ap_clk),
        .CE(trunc_ln61_4_reg_22000),
        .D(add_ln61_4_fu_1182_p2[41]),
        .Q(trunc_ln61_4_reg_2200[38]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_4_reg_2200_reg[38]_i_1 
       (.CI(\trunc_ln61_4_reg_2200_reg[34]_i_1_n_0 ),
        .CO({\trunc_ln61_4_reg_2200_reg[38]_i_1_n_0 ,\trunc_ln61_4_reg_2200_reg[38]_i_1_n_1 ,\trunc_ln61_4_reg_2200_reg[38]_i_1_n_2 ,\trunc_ln61_4_reg_2200_reg[38]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(std_R_o_mem_read_reg_2079[40:37]),
        .O(add_ln61_4_fu_1182_p2[41:38]),
        .S({\trunc_ln61_4_reg_2200[38]_i_2_n_0 ,\trunc_ln61_4_reg_2200[38]_i_3_n_0 ,\trunc_ln61_4_reg_2200[38]_i_4_n_0 ,\trunc_ln61_4_reg_2200[38]_i_5_n_0 }));
  FDRE \trunc_ln61_4_reg_2200_reg[39] 
       (.C(ap_clk),
        .CE(trunc_ln61_4_reg_22000),
        .D(add_ln61_4_fu_1182_p2[42]),
        .Q(trunc_ln61_4_reg_2200[39]),
        .R(1'b0));
  FDRE \trunc_ln61_4_reg_2200_reg[3] 
       (.C(ap_clk),
        .CE(trunc_ln61_4_reg_22000),
        .D(add_ln61_4_fu_1182_p2[6]),
        .Q(trunc_ln61_4_reg_2200[3]),
        .R(1'b0));
  FDRE \trunc_ln61_4_reg_2200_reg[40] 
       (.C(ap_clk),
        .CE(trunc_ln61_4_reg_22000),
        .D(add_ln61_4_fu_1182_p2[43]),
        .Q(trunc_ln61_4_reg_2200[40]),
        .R(1'b0));
  FDRE \trunc_ln61_4_reg_2200_reg[41] 
       (.C(ap_clk),
        .CE(trunc_ln61_4_reg_22000),
        .D(add_ln61_4_fu_1182_p2[44]),
        .Q(trunc_ln61_4_reg_2200[41]),
        .R(1'b0));
  FDRE \trunc_ln61_4_reg_2200_reg[42] 
       (.C(ap_clk),
        .CE(trunc_ln61_4_reg_22000),
        .D(add_ln61_4_fu_1182_p2[45]),
        .Q(trunc_ln61_4_reg_2200[42]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_4_reg_2200_reg[42]_i_1 
       (.CI(\trunc_ln61_4_reg_2200_reg[38]_i_1_n_0 ),
        .CO({\trunc_ln61_4_reg_2200_reg[42]_i_1_n_0 ,\trunc_ln61_4_reg_2200_reg[42]_i_1_n_1 ,\trunc_ln61_4_reg_2200_reg[42]_i_1_n_2 ,\trunc_ln61_4_reg_2200_reg[42]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(std_R_o_mem_read_reg_2079[44:41]),
        .O(add_ln61_4_fu_1182_p2[45:42]),
        .S({\trunc_ln61_4_reg_2200[42]_i_2_n_0 ,\trunc_ln61_4_reg_2200[42]_i_3_n_0 ,\trunc_ln61_4_reg_2200[42]_i_4_n_0 ,\trunc_ln61_4_reg_2200[42]_i_5_n_0 }));
  FDRE \trunc_ln61_4_reg_2200_reg[43] 
       (.C(ap_clk),
        .CE(trunc_ln61_4_reg_22000),
        .D(add_ln61_4_fu_1182_p2[46]),
        .Q(trunc_ln61_4_reg_2200[43]),
        .R(1'b0));
  FDRE \trunc_ln61_4_reg_2200_reg[44] 
       (.C(ap_clk),
        .CE(trunc_ln61_4_reg_22000),
        .D(add_ln61_4_fu_1182_p2[47]),
        .Q(trunc_ln61_4_reg_2200[44]),
        .R(1'b0));
  FDRE \trunc_ln61_4_reg_2200_reg[45] 
       (.C(ap_clk),
        .CE(trunc_ln61_4_reg_22000),
        .D(add_ln61_4_fu_1182_p2[48]),
        .Q(trunc_ln61_4_reg_2200[45]),
        .R(1'b0));
  FDRE \trunc_ln61_4_reg_2200_reg[46] 
       (.C(ap_clk),
        .CE(trunc_ln61_4_reg_22000),
        .D(add_ln61_4_fu_1182_p2[49]),
        .Q(trunc_ln61_4_reg_2200[46]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_4_reg_2200_reg[46]_i_1 
       (.CI(\trunc_ln61_4_reg_2200_reg[42]_i_1_n_0 ),
        .CO({\trunc_ln61_4_reg_2200_reg[46]_i_1_n_0 ,\trunc_ln61_4_reg_2200_reg[46]_i_1_n_1 ,\trunc_ln61_4_reg_2200_reg[46]_i_1_n_2 ,\trunc_ln61_4_reg_2200_reg[46]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(std_R_o_mem_read_reg_2079[48:45]),
        .O(add_ln61_4_fu_1182_p2[49:46]),
        .S({\trunc_ln61_4_reg_2200[46]_i_2_n_0 ,\trunc_ln61_4_reg_2200[46]_i_3_n_0 ,\trunc_ln61_4_reg_2200[46]_i_4_n_0 ,\trunc_ln61_4_reg_2200[46]_i_5_n_0 }));
  FDRE \trunc_ln61_4_reg_2200_reg[47] 
       (.C(ap_clk),
        .CE(trunc_ln61_4_reg_22000),
        .D(add_ln61_4_fu_1182_p2[50]),
        .Q(trunc_ln61_4_reg_2200[47]),
        .R(1'b0));
  FDRE \trunc_ln61_4_reg_2200_reg[48] 
       (.C(ap_clk),
        .CE(trunc_ln61_4_reg_22000),
        .D(add_ln61_4_fu_1182_p2[51]),
        .Q(trunc_ln61_4_reg_2200[48]),
        .R(1'b0));
  FDRE \trunc_ln61_4_reg_2200_reg[49] 
       (.C(ap_clk),
        .CE(trunc_ln61_4_reg_22000),
        .D(add_ln61_4_fu_1182_p2[52]),
        .Q(trunc_ln61_4_reg_2200[49]),
        .R(1'b0));
  FDRE \trunc_ln61_4_reg_2200_reg[4] 
       (.C(ap_clk),
        .CE(trunc_ln61_4_reg_22000),
        .D(add_ln61_4_fu_1182_p2[7]),
        .Q(trunc_ln61_4_reg_2200[4]),
        .R(1'b0));
  FDRE \trunc_ln61_4_reg_2200_reg[50] 
       (.C(ap_clk),
        .CE(trunc_ln61_4_reg_22000),
        .D(add_ln61_4_fu_1182_p2[53]),
        .Q(trunc_ln61_4_reg_2200[50]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_4_reg_2200_reg[50]_i_1 
       (.CI(\trunc_ln61_4_reg_2200_reg[46]_i_1_n_0 ),
        .CO({\trunc_ln61_4_reg_2200_reg[50]_i_1_n_0 ,\trunc_ln61_4_reg_2200_reg[50]_i_1_n_1 ,\trunc_ln61_4_reg_2200_reg[50]_i_1_n_2 ,\trunc_ln61_4_reg_2200_reg[50]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(std_R_o_mem_read_reg_2079[52:49]),
        .O(add_ln61_4_fu_1182_p2[53:50]),
        .S({\trunc_ln61_4_reg_2200[50]_i_2_n_0 ,\trunc_ln61_4_reg_2200[50]_i_3_n_0 ,\trunc_ln61_4_reg_2200[50]_i_4_n_0 ,\trunc_ln61_4_reg_2200[50]_i_5_n_0 }));
  FDRE \trunc_ln61_4_reg_2200_reg[51] 
       (.C(ap_clk),
        .CE(trunc_ln61_4_reg_22000),
        .D(add_ln61_4_fu_1182_p2[54]),
        .Q(trunc_ln61_4_reg_2200[51]),
        .R(1'b0));
  FDRE \trunc_ln61_4_reg_2200_reg[52] 
       (.C(ap_clk),
        .CE(trunc_ln61_4_reg_22000),
        .D(add_ln61_4_fu_1182_p2[55]),
        .Q(trunc_ln61_4_reg_2200[52]),
        .R(1'b0));
  FDRE \trunc_ln61_4_reg_2200_reg[53] 
       (.C(ap_clk),
        .CE(trunc_ln61_4_reg_22000),
        .D(add_ln61_4_fu_1182_p2[56]),
        .Q(trunc_ln61_4_reg_2200[53]),
        .R(1'b0));
  FDRE \trunc_ln61_4_reg_2200_reg[54] 
       (.C(ap_clk),
        .CE(trunc_ln61_4_reg_22000),
        .D(add_ln61_4_fu_1182_p2[57]),
        .Q(trunc_ln61_4_reg_2200[54]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_4_reg_2200_reg[54]_i_1 
       (.CI(\trunc_ln61_4_reg_2200_reg[50]_i_1_n_0 ),
        .CO({\trunc_ln61_4_reg_2200_reg[54]_i_1_n_0 ,\trunc_ln61_4_reg_2200_reg[54]_i_1_n_1 ,\trunc_ln61_4_reg_2200_reg[54]_i_1_n_2 ,\trunc_ln61_4_reg_2200_reg[54]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(std_R_o_mem_read_reg_2079[56:53]),
        .O(add_ln61_4_fu_1182_p2[57:54]),
        .S({\trunc_ln61_4_reg_2200[54]_i_2_n_0 ,\trunc_ln61_4_reg_2200[54]_i_3_n_0 ,\trunc_ln61_4_reg_2200[54]_i_4_n_0 ,\trunc_ln61_4_reg_2200[54]_i_5_n_0 }));
  FDRE \trunc_ln61_4_reg_2200_reg[55] 
       (.C(ap_clk),
        .CE(trunc_ln61_4_reg_22000),
        .D(add_ln61_4_fu_1182_p2[58]),
        .Q(trunc_ln61_4_reg_2200[55]),
        .R(1'b0));
  FDRE \trunc_ln61_4_reg_2200_reg[56] 
       (.C(ap_clk),
        .CE(trunc_ln61_4_reg_22000),
        .D(add_ln61_4_fu_1182_p2[59]),
        .Q(trunc_ln61_4_reg_2200[56]),
        .R(1'b0));
  FDRE \trunc_ln61_4_reg_2200_reg[57] 
       (.C(ap_clk),
        .CE(trunc_ln61_4_reg_22000),
        .D(add_ln61_4_fu_1182_p2[60]),
        .Q(trunc_ln61_4_reg_2200[57]),
        .R(1'b0));
  FDRE \trunc_ln61_4_reg_2200_reg[58] 
       (.C(ap_clk),
        .CE(trunc_ln61_4_reg_22000),
        .D(add_ln61_4_fu_1182_p2[61]),
        .Q(trunc_ln61_4_reg_2200[58]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_4_reg_2200_reg[58]_i_1 
       (.CI(\trunc_ln61_4_reg_2200_reg[54]_i_1_n_0 ),
        .CO({\trunc_ln61_4_reg_2200_reg[58]_i_1_n_0 ,\trunc_ln61_4_reg_2200_reg[58]_i_1_n_1 ,\trunc_ln61_4_reg_2200_reg[58]_i_1_n_2 ,\trunc_ln61_4_reg_2200_reg[58]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(std_R_o_mem_read_reg_2079[60:57]),
        .O(add_ln61_4_fu_1182_p2[61:58]),
        .S({\trunc_ln61_4_reg_2200[58]_i_2_n_0 ,\trunc_ln61_4_reg_2200[58]_i_3_n_0 ,\trunc_ln61_4_reg_2200[58]_i_4_n_0 ,\trunc_ln61_4_reg_2200[58]_i_5_n_0 }));
  FDRE \trunc_ln61_4_reg_2200_reg[59] 
       (.C(ap_clk),
        .CE(trunc_ln61_4_reg_22000),
        .D(add_ln61_4_fu_1182_p2[62]),
        .Q(trunc_ln61_4_reg_2200[59]),
        .R(1'b0));
  FDRE \trunc_ln61_4_reg_2200_reg[5] 
       (.C(ap_clk),
        .CE(trunc_ln61_4_reg_22000),
        .D(add_ln61_4_fu_1182_p2[8]),
        .Q(trunc_ln61_4_reg_2200[5]),
        .R(1'b0));
  FDRE \trunc_ln61_4_reg_2200_reg[60] 
       (.C(ap_clk),
        .CE(trunc_ln61_4_reg_22000),
        .D(add_ln61_4_fu_1182_p2[63]),
        .Q(trunc_ln61_4_reg_2200[60]),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \trunc_ln61_4_reg_2200_reg[60]_i_10 
       (.CI(\trunc_ln61_4_reg_2200_reg[60]_i_25_n_0 ),
        .CO({\trunc_ln61_4_reg_2200_reg[60]_i_10_n_0 ,\trunc_ln61_4_reg_2200_reg[60]_i_10_n_1 ,\trunc_ln61_4_reg_2200_reg[60]_i_10_n_2 ,\trunc_ln61_4_reg_2200_reg[60]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_trunc_ln61_4_reg_2200_reg[60]_i_10_O_UNCONNECTED [3:0]),
        .S({\trunc_ln61_4_reg_2200[60]_i_26_n_0 ,\trunc_ln61_4_reg_2200[60]_i_27_n_0 ,\trunc_ln61_4_reg_2200[60]_i_28_n_0 ,\trunc_ln61_4_reg_2200[60]_i_29_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_4_reg_2200_reg[60]_i_2 
       (.CI(\trunc_ln61_4_reg_2200_reg[58]_i_1_n_0 ),
        .CO({\NLW_trunc_ln61_4_reg_2200_reg[60]_i_2_CO_UNCONNECTED [3:1],\trunc_ln61_4_reg_2200_reg[60]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,std_R_o_mem_read_reg_2079[61]}),
        .O({\NLW_trunc_ln61_4_reg_2200_reg[60]_i_2_O_UNCONNECTED [3:2],add_ln61_4_fu_1182_p2[63:62]}),
        .S({1'b0,1'b0,\trunc_ln61_4_reg_2200[60]_i_6_n_0 ,\trunc_ln61_4_reg_2200[60]_i_7_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \trunc_ln61_4_reg_2200_reg[60]_i_20 
       (.CI(1'b0),
        .CO({\trunc_ln61_4_reg_2200_reg[60]_i_20_n_0 ,\trunc_ln61_4_reg_2200_reg[60]_i_20_n_1 ,\trunc_ln61_4_reg_2200_reg[60]_i_20_n_2 ,\trunc_ln61_4_reg_2200_reg[60]_i_20_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\trunc_ln61_4_reg_2200[60]_i_34_n_0 ,\trunc_ln61_4_reg_2200[60]_i_35_n_0 ,\trunc_ln61_4_reg_2200[60]_i_36_n_0 }),
        .O(\NLW_trunc_ln61_4_reg_2200_reg[60]_i_20_O_UNCONNECTED [3:0]),
        .S({\trunc_ln61_4_reg_2200[60]_i_37_n_0 ,\trunc_ln61_4_reg_2200[60]_i_38_n_0 ,\trunc_ln61_4_reg_2200[60]_i_39_n_0 ,\trunc_ln61_4_reg_2200[60]_i_40_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \trunc_ln61_4_reg_2200_reg[60]_i_25 
       (.CI(\trunc_ln61_4_reg_2200_reg[60]_i_41_n_0 ),
        .CO({\trunc_ln61_4_reg_2200_reg[60]_i_25_n_0 ,\trunc_ln61_4_reg_2200_reg[60]_i_25_n_1 ,\trunc_ln61_4_reg_2200_reg[60]_i_25_n_2 ,\trunc_ln61_4_reg_2200_reg[60]_i_25_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_trunc_ln61_4_reg_2200_reg[60]_i_25_O_UNCONNECTED [3:0]),
        .S({\trunc_ln61_4_reg_2200[60]_i_42_n_0 ,\trunc_ln61_4_reg_2200[60]_i_43_n_0 ,\trunc_ln61_4_reg_2200[60]_i_44_n_0 ,\trunc_ln61_4_reg_2200[60]_i_45_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \trunc_ln61_4_reg_2200_reg[60]_i_3 
       (.CI(\trunc_ln61_4_reg_2200_reg[60]_i_8_n_0 ),
        .CO({\NLW_trunc_ln61_4_reg_2200_reg[60]_i_3_CO_UNCONNECTED [3:1],icmp_ln58_8_fu_1142_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,current_rate_4_reg[31]}),
        .O(\NLW_trunc_ln61_4_reg_2200_reg[60]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\trunc_ln61_4_reg_2200[60]_i_9_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \trunc_ln61_4_reg_2200_reg[60]_i_4 
       (.CI(\trunc_ln61_4_reg_2200_reg[60]_i_10_n_0 ),
        .CO({icmp_ln58_9_fu_1152_p2,\trunc_ln61_4_reg_2200_reg[60]_i_4_n_1 ,\trunc_ln61_4_reg_2200_reg[60]_i_4_n_2 ,\trunc_ln61_4_reg_2200_reg[60]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({current_factor_4_reg[31],1'b0,1'b0,1'b0}),
        .O(\NLW_trunc_ln61_4_reg_2200_reg[60]_i_4_O_UNCONNECTED [3:0]),
        .S({\trunc_ln61_4_reg_2200[60]_i_11_n_0 ,\trunc_ln61_4_reg_2200[60]_i_12_n_0 ,\trunc_ln61_4_reg_2200[60]_i_13_n_0 ,\trunc_ln61_4_reg_2200[60]_i_14_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \trunc_ln61_4_reg_2200_reg[60]_i_41 
       (.CI(1'b0),
        .CO({\trunc_ln61_4_reg_2200_reg[60]_i_41_n_0 ,\trunc_ln61_4_reg_2200_reg[60]_i_41_n_1 ,\trunc_ln61_4_reg_2200_reg[60]_i_41_n_2 ,\trunc_ln61_4_reg_2200_reg[60]_i_41_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\trunc_ln61_4_reg_2200[60]_i_46_n_0 }),
        .O(\NLW_trunc_ln61_4_reg_2200_reg[60]_i_41_O_UNCONNECTED [3:0]),
        .S({\trunc_ln61_4_reg_2200[60]_i_47_n_0 ,\trunc_ln61_4_reg_2200[60]_i_48_n_0 ,\trunc_ln61_4_reg_2200[60]_i_49_n_0 ,\trunc_ln61_4_reg_2200[60]_i_50_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \trunc_ln61_4_reg_2200_reg[60]_i_8 
       (.CI(\trunc_ln61_4_reg_2200_reg[60]_i_20_n_0 ),
        .CO({\trunc_ln61_4_reg_2200_reg[60]_i_8_n_0 ,\trunc_ln61_4_reg_2200_reg[60]_i_8_n_1 ,\trunc_ln61_4_reg_2200_reg[60]_i_8_n_2 ,\trunc_ln61_4_reg_2200_reg[60]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_trunc_ln61_4_reg_2200_reg[60]_i_8_O_UNCONNECTED [3:0]),
        .S({\trunc_ln61_4_reg_2200[60]_i_21_n_0 ,\trunc_ln61_4_reg_2200[60]_i_22_n_0 ,\trunc_ln61_4_reg_2200[60]_i_23_n_0 ,\trunc_ln61_4_reg_2200[60]_i_24_n_0 }));
  FDRE \trunc_ln61_4_reg_2200_reg[6] 
       (.C(ap_clk),
        .CE(trunc_ln61_4_reg_22000),
        .D(add_ln61_4_fu_1182_p2[9]),
        .Q(trunc_ln61_4_reg_2200[6]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_4_reg_2200_reg[6]_i_1 
       (.CI(\trunc_ln61_4_reg_2200_reg[2]_i_1_n_0 ),
        .CO({\trunc_ln61_4_reg_2200_reg[6]_i_1_n_0 ,\trunc_ln61_4_reg_2200_reg[6]_i_1_n_1 ,\trunc_ln61_4_reg_2200_reg[6]_i_1_n_2 ,\trunc_ln61_4_reg_2200_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_4_reg[6:3]),
        .O(add_ln61_4_fu_1182_p2[9:6]),
        .S({\trunc_ln61_4_reg_2200[6]_i_2_n_0 ,\trunc_ln61_4_reg_2200[6]_i_3_n_0 ,\trunc_ln61_4_reg_2200[6]_i_4_n_0 ,\trunc_ln61_4_reg_2200[6]_i_5_n_0 }));
  FDRE \trunc_ln61_4_reg_2200_reg[7] 
       (.C(ap_clk),
        .CE(trunc_ln61_4_reg_22000),
        .D(add_ln61_4_fu_1182_p2[10]),
        .Q(trunc_ln61_4_reg_2200[7]),
        .R(1'b0));
  FDRE \trunc_ln61_4_reg_2200_reg[8] 
       (.C(ap_clk),
        .CE(trunc_ln61_4_reg_22000),
        .D(add_ln61_4_fu_1182_p2[11]),
        .Q(trunc_ln61_4_reg_2200[8]),
        .R(1'b0));
  FDRE \trunc_ln61_4_reg_2200_reg[9] 
       (.C(ap_clk),
        .CE(trunc_ln61_4_reg_22000),
        .D(add_ln61_4_fu_1182_p2[12]),
        .Q(trunc_ln61_4_reg_2200[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_5_reg_2222[10]_i_2 
       (.I0(current_rate_3_reg[10]),
        .I1(raw_data_im_1_o_mem_read_reg_2074[13]),
        .O(\trunc_ln61_5_reg_2222[10]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_5_reg_2222[10]_i_3 
       (.I0(current_rate_3_reg[9]),
        .I1(raw_data_im_1_o_mem_read_reg_2074[12]),
        .O(\trunc_ln61_5_reg_2222[10]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_5_reg_2222[10]_i_4 
       (.I0(current_rate_3_reg[8]),
        .I1(raw_data_im_1_o_mem_read_reg_2074[11]),
        .O(\trunc_ln61_5_reg_2222[10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_5_reg_2222[10]_i_5 
       (.I0(current_rate_3_reg[7]),
        .I1(raw_data_im_1_o_mem_read_reg_2074[10]),
        .O(\trunc_ln61_5_reg_2222[10]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_5_reg_2222[14]_i_2 
       (.I0(current_rate_3_reg[14]),
        .I1(raw_data_im_1_o_mem_read_reg_2074[17]),
        .O(\trunc_ln61_5_reg_2222[14]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_5_reg_2222[14]_i_3 
       (.I0(current_rate_3_reg[13]),
        .I1(raw_data_im_1_o_mem_read_reg_2074[16]),
        .O(\trunc_ln61_5_reg_2222[14]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_5_reg_2222[14]_i_4 
       (.I0(current_rate_3_reg[12]),
        .I1(raw_data_im_1_o_mem_read_reg_2074[15]),
        .O(\trunc_ln61_5_reg_2222[14]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_5_reg_2222[14]_i_5 
       (.I0(current_rate_3_reg[11]),
        .I1(raw_data_im_1_o_mem_read_reg_2074[14]),
        .O(\trunc_ln61_5_reg_2222[14]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_5_reg_2222[18]_i_2 
       (.I0(current_rate_3_reg[18]),
        .I1(raw_data_im_1_o_mem_read_reg_2074[21]),
        .O(\trunc_ln61_5_reg_2222[18]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_5_reg_2222[18]_i_3 
       (.I0(current_rate_3_reg[17]),
        .I1(raw_data_im_1_o_mem_read_reg_2074[20]),
        .O(\trunc_ln61_5_reg_2222[18]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_5_reg_2222[18]_i_4 
       (.I0(current_rate_3_reg[16]),
        .I1(raw_data_im_1_o_mem_read_reg_2074[19]),
        .O(\trunc_ln61_5_reg_2222[18]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_5_reg_2222[18]_i_5 
       (.I0(current_rate_3_reg[15]),
        .I1(raw_data_im_1_o_mem_read_reg_2074[18]),
        .O(\trunc_ln61_5_reg_2222[18]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_5_reg_2222[22]_i_2 
       (.I0(current_rate_3_reg[22]),
        .I1(raw_data_im_1_o_mem_read_reg_2074[25]),
        .O(\trunc_ln61_5_reg_2222[22]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_5_reg_2222[22]_i_3 
       (.I0(current_rate_3_reg[21]),
        .I1(raw_data_im_1_o_mem_read_reg_2074[24]),
        .O(\trunc_ln61_5_reg_2222[22]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_5_reg_2222[22]_i_4 
       (.I0(current_rate_3_reg[20]),
        .I1(raw_data_im_1_o_mem_read_reg_2074[23]),
        .O(\trunc_ln61_5_reg_2222[22]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_5_reg_2222[22]_i_5 
       (.I0(current_rate_3_reg[19]),
        .I1(raw_data_im_1_o_mem_read_reg_2074[22]),
        .O(\trunc_ln61_5_reg_2222[22]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_5_reg_2222[26]_i_2 
       (.I0(current_rate_3_reg[26]),
        .I1(raw_data_im_1_o_mem_read_reg_2074[29]),
        .O(\trunc_ln61_5_reg_2222[26]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_5_reg_2222[26]_i_3 
       (.I0(current_rate_3_reg[25]),
        .I1(raw_data_im_1_o_mem_read_reg_2074[28]),
        .O(\trunc_ln61_5_reg_2222[26]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_5_reg_2222[26]_i_4 
       (.I0(current_rate_3_reg[24]),
        .I1(raw_data_im_1_o_mem_read_reg_2074[27]),
        .O(\trunc_ln61_5_reg_2222[26]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_5_reg_2222[26]_i_5 
       (.I0(current_rate_3_reg[23]),
        .I1(raw_data_im_1_o_mem_read_reg_2074[26]),
        .O(\trunc_ln61_5_reg_2222[26]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_5_reg_2222[2]_i_2 
       (.I0(current_rate_3_reg[2]),
        .I1(raw_data_im_1_o_mem_read_reg_2074[5]),
        .O(\trunc_ln61_5_reg_2222[2]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_5_reg_2222[2]_i_3 
       (.I0(current_rate_3_reg[1]),
        .I1(raw_data_im_1_o_mem_read_reg_2074[4]),
        .O(\trunc_ln61_5_reg_2222[2]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_5_reg_2222[2]_i_4 
       (.I0(current_rate_3_reg[0]),
        .I1(raw_data_im_1_o_mem_read_reg_2074[3]),
        .O(\trunc_ln61_5_reg_2222[2]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_5_reg_2222[30]_i_2 
       (.I0(current_rate_3_reg[30]),
        .I1(raw_data_im_1_o_mem_read_reg_2074[33]),
        .O(\trunc_ln61_5_reg_2222[30]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_5_reg_2222[30]_i_3 
       (.I0(current_rate_3_reg[29]),
        .I1(raw_data_im_1_o_mem_read_reg_2074[32]),
        .O(\trunc_ln61_5_reg_2222[30]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_5_reg_2222[30]_i_4 
       (.I0(current_rate_3_reg[28]),
        .I1(raw_data_im_1_o_mem_read_reg_2074[31]),
        .O(\trunc_ln61_5_reg_2222[30]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_5_reg_2222[30]_i_5 
       (.I0(current_rate_3_reg[27]),
        .I1(raw_data_im_1_o_mem_read_reg_2074[30]),
        .O(\trunc_ln61_5_reg_2222[30]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln61_5_reg_2222[34]_i_2 
       (.I0(raw_data_im_1_o_mem_read_reg_2074[34]),
        .O(\trunc_ln61_5_reg_2222[34]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_5_reg_2222[34]_i_3 
       (.I0(raw_data_im_1_o_mem_read_reg_2074[36]),
        .I1(raw_data_im_1_o_mem_read_reg_2074[37]),
        .O(\trunc_ln61_5_reg_2222[34]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_5_reg_2222[34]_i_4 
       (.I0(raw_data_im_1_o_mem_read_reg_2074[35]),
        .I1(raw_data_im_1_o_mem_read_reg_2074[36]),
        .O(\trunc_ln61_5_reg_2222[34]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_5_reg_2222[34]_i_5 
       (.I0(raw_data_im_1_o_mem_read_reg_2074[34]),
        .I1(raw_data_im_1_o_mem_read_reg_2074[35]),
        .O(\trunc_ln61_5_reg_2222[34]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_5_reg_2222[34]_i_6 
       (.I0(raw_data_im_1_o_mem_read_reg_2074[34]),
        .I1(current_rate_3_reg[31]),
        .O(\trunc_ln61_5_reg_2222[34]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_5_reg_2222[38]_i_2 
       (.I0(raw_data_im_1_o_mem_read_reg_2074[40]),
        .I1(raw_data_im_1_o_mem_read_reg_2074[41]),
        .O(\trunc_ln61_5_reg_2222[38]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_5_reg_2222[38]_i_3 
       (.I0(raw_data_im_1_o_mem_read_reg_2074[39]),
        .I1(raw_data_im_1_o_mem_read_reg_2074[40]),
        .O(\trunc_ln61_5_reg_2222[38]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_5_reg_2222[38]_i_4 
       (.I0(raw_data_im_1_o_mem_read_reg_2074[38]),
        .I1(raw_data_im_1_o_mem_read_reg_2074[39]),
        .O(\trunc_ln61_5_reg_2222[38]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_5_reg_2222[38]_i_5 
       (.I0(raw_data_im_1_o_mem_read_reg_2074[37]),
        .I1(raw_data_im_1_o_mem_read_reg_2074[38]),
        .O(\trunc_ln61_5_reg_2222[38]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_5_reg_2222[42]_i_2 
       (.I0(raw_data_im_1_o_mem_read_reg_2074[44]),
        .I1(raw_data_im_1_o_mem_read_reg_2074[45]),
        .O(\trunc_ln61_5_reg_2222[42]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_5_reg_2222[42]_i_3 
       (.I0(raw_data_im_1_o_mem_read_reg_2074[43]),
        .I1(raw_data_im_1_o_mem_read_reg_2074[44]),
        .O(\trunc_ln61_5_reg_2222[42]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_5_reg_2222[42]_i_4 
       (.I0(raw_data_im_1_o_mem_read_reg_2074[42]),
        .I1(raw_data_im_1_o_mem_read_reg_2074[43]),
        .O(\trunc_ln61_5_reg_2222[42]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_5_reg_2222[42]_i_5 
       (.I0(raw_data_im_1_o_mem_read_reg_2074[41]),
        .I1(raw_data_im_1_o_mem_read_reg_2074[42]),
        .O(\trunc_ln61_5_reg_2222[42]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_5_reg_2222[46]_i_2 
       (.I0(raw_data_im_1_o_mem_read_reg_2074[48]),
        .I1(raw_data_im_1_o_mem_read_reg_2074[49]),
        .O(\trunc_ln61_5_reg_2222[46]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_5_reg_2222[46]_i_3 
       (.I0(raw_data_im_1_o_mem_read_reg_2074[47]),
        .I1(raw_data_im_1_o_mem_read_reg_2074[48]),
        .O(\trunc_ln61_5_reg_2222[46]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_5_reg_2222[46]_i_4 
       (.I0(raw_data_im_1_o_mem_read_reg_2074[46]),
        .I1(raw_data_im_1_o_mem_read_reg_2074[47]),
        .O(\trunc_ln61_5_reg_2222[46]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_5_reg_2222[46]_i_5 
       (.I0(raw_data_im_1_o_mem_read_reg_2074[45]),
        .I1(raw_data_im_1_o_mem_read_reg_2074[46]),
        .O(\trunc_ln61_5_reg_2222[46]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_5_reg_2222[50]_i_2 
       (.I0(raw_data_im_1_o_mem_read_reg_2074[52]),
        .I1(raw_data_im_1_o_mem_read_reg_2074[53]),
        .O(\trunc_ln61_5_reg_2222[50]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_5_reg_2222[50]_i_3 
       (.I0(raw_data_im_1_o_mem_read_reg_2074[51]),
        .I1(raw_data_im_1_o_mem_read_reg_2074[52]),
        .O(\trunc_ln61_5_reg_2222[50]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_5_reg_2222[50]_i_4 
       (.I0(raw_data_im_1_o_mem_read_reg_2074[50]),
        .I1(raw_data_im_1_o_mem_read_reg_2074[51]),
        .O(\trunc_ln61_5_reg_2222[50]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_5_reg_2222[50]_i_5 
       (.I0(raw_data_im_1_o_mem_read_reg_2074[49]),
        .I1(raw_data_im_1_o_mem_read_reg_2074[50]),
        .O(\trunc_ln61_5_reg_2222[50]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_5_reg_2222[54]_i_2 
       (.I0(raw_data_im_1_o_mem_read_reg_2074[56]),
        .I1(raw_data_im_1_o_mem_read_reg_2074[57]),
        .O(\trunc_ln61_5_reg_2222[54]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_5_reg_2222[54]_i_3 
       (.I0(raw_data_im_1_o_mem_read_reg_2074[55]),
        .I1(raw_data_im_1_o_mem_read_reg_2074[56]),
        .O(\trunc_ln61_5_reg_2222[54]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_5_reg_2222[54]_i_4 
       (.I0(raw_data_im_1_o_mem_read_reg_2074[54]),
        .I1(raw_data_im_1_o_mem_read_reg_2074[55]),
        .O(\trunc_ln61_5_reg_2222[54]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_5_reg_2222[54]_i_5 
       (.I0(raw_data_im_1_o_mem_read_reg_2074[53]),
        .I1(raw_data_im_1_o_mem_read_reg_2074[54]),
        .O(\trunc_ln61_5_reg_2222[54]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_5_reg_2222[58]_i_2 
       (.I0(raw_data_im_1_o_mem_read_reg_2074[60]),
        .I1(raw_data_im_1_o_mem_read_reg_2074[61]),
        .O(\trunc_ln61_5_reg_2222[58]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_5_reg_2222[58]_i_3 
       (.I0(raw_data_im_1_o_mem_read_reg_2074[59]),
        .I1(raw_data_im_1_o_mem_read_reg_2074[60]),
        .O(\trunc_ln61_5_reg_2222[58]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_5_reg_2222[58]_i_4 
       (.I0(raw_data_im_1_o_mem_read_reg_2074[58]),
        .I1(raw_data_im_1_o_mem_read_reg_2074[59]),
        .O(\trunc_ln61_5_reg_2222[58]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_5_reg_2222[58]_i_5 
       (.I0(raw_data_im_1_o_mem_read_reg_2074[57]),
        .I1(raw_data_im_1_o_mem_read_reg_2074[58]),
        .O(\trunc_ln61_5_reg_2222[58]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_5_reg_2222[60]_i_11 
       (.I0(current_factor_3_reg[31]),
        .I1(current_factor_3_reg[30]),
        .O(\trunc_ln61_5_reg_2222[60]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_5_reg_2222[60]_i_12 
       (.I0(current_factor_3_reg[29]),
        .I1(current_factor_3_reg[28]),
        .O(\trunc_ln61_5_reg_2222[60]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_5_reg_2222[60]_i_13 
       (.I0(current_factor_3_reg[27]),
        .I1(current_factor_3_reg[26]),
        .O(\trunc_ln61_5_reg_2222[60]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_5_reg_2222[60]_i_14 
       (.I0(current_factor_3_reg[25]),
        .I1(current_factor_3_reg[24]),
        .O(\trunc_ln61_5_reg_2222[60]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \trunc_ln61_5_reg_2222[60]_i_15 
       (.I0(current_factor_3_reg[25]),
        .I1(current_factor_3_reg[26]),
        .I2(current_factor_3_reg[28]),
        .I3(current_factor_3_reg[29]),
        .I4(current_factor_3_reg[31]),
        .I5(current_factor_3_reg[30]),
        .O(\trunc_ln61_5_reg_2222[60]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \trunc_ln61_5_reg_2222[60]_i_16 
       (.I0(\trunc_ln61_5_reg_2222[60]_i_30_n_0 ),
        .I1(current_factor_3_reg[20]),
        .I2(current_factor_3_reg[19]),
        .I3(current_factor_3_reg[23]),
        .I4(current_factor_3_reg[22]),
        .I5(current_factor_3_reg[21]),
        .O(\trunc_ln61_5_reg_2222[60]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h0000230000002323)) 
    \trunc_ln61_5_reg_2222[60]_i_17 
       (.I0(current_factor_3_reg[19]),
        .I1(current_factor_3_reg[20]),
        .I2(current_factor_3_reg[18]),
        .I3(current_factor_3_reg[16]),
        .I4(current_factor_3_reg[17]),
        .I5(current_factor_3_reg[15]),
        .O(\trunc_ln61_5_reg_2222[60]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h0000230000002323)) 
    \trunc_ln61_5_reg_2222[60]_i_18 
       (.I0(current_factor_3_reg[13]),
        .I1(current_factor_3_reg[14]),
        .I2(current_factor_3_reg[12]),
        .I3(current_factor_3_reg[10]),
        .I4(current_factor_3_reg[11]),
        .I5(current_factor_3_reg[9]),
        .O(\trunc_ln61_5_reg_2222[60]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \trunc_ln61_5_reg_2222[60]_i_19 
       (.I0(\trunc_ln61_5_reg_2222[60]_i_31_n_0 ),
        .I1(current_factor_3_reg[0]),
        .I2(current_factor_3_reg[1]),
        .I3(current_factor_3_reg[2]),
        .I4(\trunc_ln61_5_reg_2222[60]_i_32_n_0 ),
        .I5(\trunc_ln61_5_reg_2222[60]_i_33_n_0 ),
        .O(\trunc_ln61_5_reg_2222[60]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_5_reg_2222[60]_i_21 
       (.I0(current_rate_3_reg[29]),
        .I1(current_rate_3_reg[28]),
        .O(\trunc_ln61_5_reg_2222[60]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_5_reg_2222[60]_i_22 
       (.I0(current_rate_3_reg[27]),
        .I1(current_rate_3_reg[26]),
        .O(\trunc_ln61_5_reg_2222[60]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_5_reg_2222[60]_i_23 
       (.I0(current_rate_3_reg[25]),
        .I1(current_rate_3_reg[24]),
        .O(\trunc_ln61_5_reg_2222[60]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_5_reg_2222[60]_i_24 
       (.I0(current_rate_3_reg[23]),
        .I1(current_rate_3_reg[22]),
        .O(\trunc_ln61_5_reg_2222[60]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_5_reg_2222[60]_i_26 
       (.I0(current_factor_3_reg[23]),
        .I1(current_factor_3_reg[22]),
        .O(\trunc_ln61_5_reg_2222[60]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_5_reg_2222[60]_i_27 
       (.I0(current_factor_3_reg[21]),
        .I1(current_factor_3_reg[20]),
        .O(\trunc_ln61_5_reg_2222[60]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_5_reg_2222[60]_i_28 
       (.I0(current_factor_3_reg[19]),
        .I1(current_factor_3_reg[18]),
        .O(\trunc_ln61_5_reg_2222[60]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_5_reg_2222[60]_i_29 
       (.I0(current_factor_3_reg[17]),
        .I1(current_factor_3_reg[16]),
        .O(\trunc_ln61_5_reg_2222[60]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h0000230000002323)) 
    \trunc_ln61_5_reg_2222[60]_i_30 
       (.I0(current_factor_3_reg[28]),
        .I1(current_factor_3_reg[29]),
        .I2(current_factor_3_reg[27]),
        .I3(current_factor_3_reg[25]),
        .I4(current_factor_3_reg[26]),
        .I5(current_factor_3_reg[24]),
        .O(\trunc_ln61_5_reg_2222[60]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'h0000230000002323)) 
    \trunc_ln61_5_reg_2222[60]_i_31 
       (.I0(current_factor_3_reg[7]),
        .I1(current_factor_3_reg[8]),
        .I2(current_factor_3_reg[6]),
        .I3(current_factor_3_reg[4]),
        .I4(current_factor_3_reg[5]),
        .I5(current_factor_3_reg[3]),
        .O(\trunc_ln61_5_reg_2222[60]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \trunc_ln61_5_reg_2222[60]_i_32 
       (.I0(current_factor_3_reg[8]),
        .I1(current_factor_3_reg[7]),
        .I2(current_factor_3_reg[5]),
        .I3(current_factor_3_reg[4]),
        .O(\trunc_ln61_5_reg_2222[60]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \trunc_ln61_5_reg_2222[60]_i_33 
       (.I0(current_factor_3_reg[10]),
        .I1(current_factor_3_reg[11]),
        .I2(current_factor_3_reg[13]),
        .I3(current_factor_3_reg[14]),
        .I4(current_factor_3_reg[17]),
        .I5(current_factor_3_reg[16]),
        .O(\trunc_ln61_5_reg_2222[60]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_5_reg_2222[60]_i_34 
       (.I0(current_rate_3_reg[19]),
        .I1(current_rate_3_reg[18]),
        .O(\trunc_ln61_5_reg_2222[60]_i_34_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln61_5_reg_2222[60]_i_35 
       (.I0(current_rate_3_reg[17]),
        .O(\trunc_ln61_5_reg_2222[60]_i_35_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_5_reg_2222[60]_i_36 
       (.I0(current_rate_3_reg[15]),
        .I1(current_rate_3_reg[14]),
        .O(\trunc_ln61_5_reg_2222[60]_i_36_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_5_reg_2222[60]_i_37 
       (.I0(current_rate_3_reg[21]),
        .I1(current_rate_3_reg[20]),
        .O(\trunc_ln61_5_reg_2222[60]_i_37_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln61_5_reg_2222[60]_i_38 
       (.I0(current_rate_3_reg[18]),
        .I1(current_rate_3_reg[19]),
        .O(\trunc_ln61_5_reg_2222[60]_i_38_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln61_5_reg_2222[60]_i_39 
       (.I0(current_rate_3_reg[17]),
        .I1(current_rate_3_reg[16]),
        .O(\trunc_ln61_5_reg_2222[60]_i_39_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln61_5_reg_2222[60]_i_40 
       (.I0(current_rate_3_reg[14]),
        .I1(current_rate_3_reg[15]),
        .O(\trunc_ln61_5_reg_2222[60]_i_40_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_5_reg_2222[60]_i_42 
       (.I0(current_factor_3_reg[15]),
        .I1(current_factor_3_reg[14]),
        .O(\trunc_ln61_5_reg_2222[60]_i_42_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_5_reg_2222[60]_i_43 
       (.I0(current_factor_3_reg[13]),
        .I1(current_factor_3_reg[12]),
        .O(\trunc_ln61_5_reg_2222[60]_i_43_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_5_reg_2222[60]_i_44 
       (.I0(current_factor_3_reg[11]),
        .I1(current_factor_3_reg[10]),
        .O(\trunc_ln61_5_reg_2222[60]_i_44_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_5_reg_2222[60]_i_45 
       (.I0(current_factor_3_reg[9]),
        .I1(current_factor_3_reg[8]),
        .O(\trunc_ln61_5_reg_2222[60]_i_45_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_5_reg_2222[60]_i_46 
       (.I0(current_factor_3_reg[1]),
        .I1(current_factor_3_reg[0]),
        .O(\trunc_ln61_5_reg_2222[60]_i_46_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_5_reg_2222[60]_i_47 
       (.I0(current_factor_3_reg[7]),
        .I1(current_factor_3_reg[6]),
        .O(\trunc_ln61_5_reg_2222[60]_i_47_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_5_reg_2222[60]_i_48 
       (.I0(current_factor_3_reg[5]),
        .I1(current_factor_3_reg[4]),
        .O(\trunc_ln61_5_reg_2222[60]_i_48_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_5_reg_2222[60]_i_49 
       (.I0(current_factor_3_reg[3]),
        .I1(current_factor_3_reg[2]),
        .O(\trunc_ln61_5_reg_2222[60]_i_49_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \trunc_ln61_5_reg_2222[60]_i_5 
       (.I0(\trunc_ln61_5_reg_2222[60]_i_15_n_0 ),
        .I1(\trunc_ln61_5_reg_2222[60]_i_16_n_0 ),
        .I2(\trunc_ln61_5_reg_2222[60]_i_17_n_0 ),
        .I3(\trunc_ln61_5_reg_2222[60]_i_18_n_0 ),
        .I4(\trunc_ln61_5_reg_2222[60]_i_19_n_0 ),
        .O(icmp_ln59_5_fu_1269_p2));
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln61_5_reg_2222[60]_i_50 
       (.I0(current_factor_3_reg[0]),
        .I1(current_factor_3_reg[1]),
        .O(\trunc_ln61_5_reg_2222[60]_i_50_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_5_reg_2222[60]_i_6 
       (.I0(raw_data_im_1_o_mem_read_reg_2074[62]),
        .I1(raw_data_im_1_o_mem_read_reg_2074[63]),
        .O(\trunc_ln61_5_reg_2222[60]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_5_reg_2222[60]_i_7 
       (.I0(raw_data_im_1_o_mem_read_reg_2074[61]),
        .I1(raw_data_im_1_o_mem_read_reg_2074[62]),
        .O(\trunc_ln61_5_reg_2222[60]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_5_reg_2222[60]_i_9 
       (.I0(current_rate_3_reg[31]),
        .I1(current_rate_3_reg[30]),
        .O(\trunc_ln61_5_reg_2222[60]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_5_reg_2222[6]_i_2 
       (.I0(current_rate_3_reg[6]),
        .I1(raw_data_im_1_o_mem_read_reg_2074[9]),
        .O(\trunc_ln61_5_reg_2222[6]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_5_reg_2222[6]_i_3 
       (.I0(current_rate_3_reg[5]),
        .I1(raw_data_im_1_o_mem_read_reg_2074[8]),
        .O(\trunc_ln61_5_reg_2222[6]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_5_reg_2222[6]_i_4 
       (.I0(current_rate_3_reg[4]),
        .I1(raw_data_im_1_o_mem_read_reg_2074[7]),
        .O(\trunc_ln61_5_reg_2222[6]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_5_reg_2222[6]_i_5 
       (.I0(current_rate_3_reg[3]),
        .I1(raw_data_im_1_o_mem_read_reg_2074[6]),
        .O(\trunc_ln61_5_reg_2222[6]_i_5_n_0 ));
  FDRE \trunc_ln61_5_reg_2222_reg[0] 
       (.C(ap_clk),
        .CE(trunc_ln61_5_reg_22220),
        .D(add_ln61_5_fu_1287_p2[3]),
        .Q(trunc_ln61_5_reg_2222[0]),
        .R(1'b0));
  FDRE \trunc_ln61_5_reg_2222_reg[10] 
       (.C(ap_clk),
        .CE(trunc_ln61_5_reg_22220),
        .D(add_ln61_5_fu_1287_p2[13]),
        .Q(trunc_ln61_5_reg_2222[10]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_5_reg_2222_reg[10]_i_1 
       (.CI(\trunc_ln61_5_reg_2222_reg[6]_i_1_n_0 ),
        .CO({\trunc_ln61_5_reg_2222_reg[10]_i_1_n_0 ,\trunc_ln61_5_reg_2222_reg[10]_i_1_n_1 ,\trunc_ln61_5_reg_2222_reg[10]_i_1_n_2 ,\trunc_ln61_5_reg_2222_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_3_reg[10:7]),
        .O(add_ln61_5_fu_1287_p2[13:10]),
        .S({\trunc_ln61_5_reg_2222[10]_i_2_n_0 ,\trunc_ln61_5_reg_2222[10]_i_3_n_0 ,\trunc_ln61_5_reg_2222[10]_i_4_n_0 ,\trunc_ln61_5_reg_2222[10]_i_5_n_0 }));
  FDRE \trunc_ln61_5_reg_2222_reg[11] 
       (.C(ap_clk),
        .CE(trunc_ln61_5_reg_22220),
        .D(add_ln61_5_fu_1287_p2[14]),
        .Q(trunc_ln61_5_reg_2222[11]),
        .R(1'b0));
  FDRE \trunc_ln61_5_reg_2222_reg[12] 
       (.C(ap_clk),
        .CE(trunc_ln61_5_reg_22220),
        .D(add_ln61_5_fu_1287_p2[15]),
        .Q(trunc_ln61_5_reg_2222[12]),
        .R(1'b0));
  FDRE \trunc_ln61_5_reg_2222_reg[13] 
       (.C(ap_clk),
        .CE(trunc_ln61_5_reg_22220),
        .D(add_ln61_5_fu_1287_p2[16]),
        .Q(trunc_ln61_5_reg_2222[13]),
        .R(1'b0));
  FDRE \trunc_ln61_5_reg_2222_reg[14] 
       (.C(ap_clk),
        .CE(trunc_ln61_5_reg_22220),
        .D(add_ln61_5_fu_1287_p2[17]),
        .Q(trunc_ln61_5_reg_2222[14]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_5_reg_2222_reg[14]_i_1 
       (.CI(\trunc_ln61_5_reg_2222_reg[10]_i_1_n_0 ),
        .CO({\trunc_ln61_5_reg_2222_reg[14]_i_1_n_0 ,\trunc_ln61_5_reg_2222_reg[14]_i_1_n_1 ,\trunc_ln61_5_reg_2222_reg[14]_i_1_n_2 ,\trunc_ln61_5_reg_2222_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_3_reg[14:11]),
        .O(add_ln61_5_fu_1287_p2[17:14]),
        .S({\trunc_ln61_5_reg_2222[14]_i_2_n_0 ,\trunc_ln61_5_reg_2222[14]_i_3_n_0 ,\trunc_ln61_5_reg_2222[14]_i_4_n_0 ,\trunc_ln61_5_reg_2222[14]_i_5_n_0 }));
  FDRE \trunc_ln61_5_reg_2222_reg[15] 
       (.C(ap_clk),
        .CE(trunc_ln61_5_reg_22220),
        .D(add_ln61_5_fu_1287_p2[18]),
        .Q(trunc_ln61_5_reg_2222[15]),
        .R(1'b0));
  FDRE \trunc_ln61_5_reg_2222_reg[16] 
       (.C(ap_clk),
        .CE(trunc_ln61_5_reg_22220),
        .D(add_ln61_5_fu_1287_p2[19]),
        .Q(trunc_ln61_5_reg_2222[16]),
        .R(1'b0));
  FDRE \trunc_ln61_5_reg_2222_reg[17] 
       (.C(ap_clk),
        .CE(trunc_ln61_5_reg_22220),
        .D(add_ln61_5_fu_1287_p2[20]),
        .Q(trunc_ln61_5_reg_2222[17]),
        .R(1'b0));
  FDRE \trunc_ln61_5_reg_2222_reg[18] 
       (.C(ap_clk),
        .CE(trunc_ln61_5_reg_22220),
        .D(add_ln61_5_fu_1287_p2[21]),
        .Q(trunc_ln61_5_reg_2222[18]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_5_reg_2222_reg[18]_i_1 
       (.CI(\trunc_ln61_5_reg_2222_reg[14]_i_1_n_0 ),
        .CO({\trunc_ln61_5_reg_2222_reg[18]_i_1_n_0 ,\trunc_ln61_5_reg_2222_reg[18]_i_1_n_1 ,\trunc_ln61_5_reg_2222_reg[18]_i_1_n_2 ,\trunc_ln61_5_reg_2222_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_3_reg[18:15]),
        .O(add_ln61_5_fu_1287_p2[21:18]),
        .S({\trunc_ln61_5_reg_2222[18]_i_2_n_0 ,\trunc_ln61_5_reg_2222[18]_i_3_n_0 ,\trunc_ln61_5_reg_2222[18]_i_4_n_0 ,\trunc_ln61_5_reg_2222[18]_i_5_n_0 }));
  FDRE \trunc_ln61_5_reg_2222_reg[19] 
       (.C(ap_clk),
        .CE(trunc_ln61_5_reg_22220),
        .D(add_ln61_5_fu_1287_p2[22]),
        .Q(trunc_ln61_5_reg_2222[19]),
        .R(1'b0));
  FDRE \trunc_ln61_5_reg_2222_reg[1] 
       (.C(ap_clk),
        .CE(trunc_ln61_5_reg_22220),
        .D(add_ln61_5_fu_1287_p2[4]),
        .Q(trunc_ln61_5_reg_2222[1]),
        .R(1'b0));
  FDRE \trunc_ln61_5_reg_2222_reg[20] 
       (.C(ap_clk),
        .CE(trunc_ln61_5_reg_22220),
        .D(add_ln61_5_fu_1287_p2[23]),
        .Q(trunc_ln61_5_reg_2222[20]),
        .R(1'b0));
  FDRE \trunc_ln61_5_reg_2222_reg[21] 
       (.C(ap_clk),
        .CE(trunc_ln61_5_reg_22220),
        .D(add_ln61_5_fu_1287_p2[24]),
        .Q(trunc_ln61_5_reg_2222[21]),
        .R(1'b0));
  FDRE \trunc_ln61_5_reg_2222_reg[22] 
       (.C(ap_clk),
        .CE(trunc_ln61_5_reg_22220),
        .D(add_ln61_5_fu_1287_p2[25]),
        .Q(trunc_ln61_5_reg_2222[22]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_5_reg_2222_reg[22]_i_1 
       (.CI(\trunc_ln61_5_reg_2222_reg[18]_i_1_n_0 ),
        .CO({\trunc_ln61_5_reg_2222_reg[22]_i_1_n_0 ,\trunc_ln61_5_reg_2222_reg[22]_i_1_n_1 ,\trunc_ln61_5_reg_2222_reg[22]_i_1_n_2 ,\trunc_ln61_5_reg_2222_reg[22]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_3_reg[22:19]),
        .O(add_ln61_5_fu_1287_p2[25:22]),
        .S({\trunc_ln61_5_reg_2222[22]_i_2_n_0 ,\trunc_ln61_5_reg_2222[22]_i_3_n_0 ,\trunc_ln61_5_reg_2222[22]_i_4_n_0 ,\trunc_ln61_5_reg_2222[22]_i_5_n_0 }));
  FDRE \trunc_ln61_5_reg_2222_reg[23] 
       (.C(ap_clk),
        .CE(trunc_ln61_5_reg_22220),
        .D(add_ln61_5_fu_1287_p2[26]),
        .Q(trunc_ln61_5_reg_2222[23]),
        .R(1'b0));
  FDRE \trunc_ln61_5_reg_2222_reg[24] 
       (.C(ap_clk),
        .CE(trunc_ln61_5_reg_22220),
        .D(add_ln61_5_fu_1287_p2[27]),
        .Q(trunc_ln61_5_reg_2222[24]),
        .R(1'b0));
  FDRE \trunc_ln61_5_reg_2222_reg[25] 
       (.C(ap_clk),
        .CE(trunc_ln61_5_reg_22220),
        .D(add_ln61_5_fu_1287_p2[28]),
        .Q(trunc_ln61_5_reg_2222[25]),
        .R(1'b0));
  FDRE \trunc_ln61_5_reg_2222_reg[26] 
       (.C(ap_clk),
        .CE(trunc_ln61_5_reg_22220),
        .D(add_ln61_5_fu_1287_p2[29]),
        .Q(trunc_ln61_5_reg_2222[26]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_5_reg_2222_reg[26]_i_1 
       (.CI(\trunc_ln61_5_reg_2222_reg[22]_i_1_n_0 ),
        .CO({\trunc_ln61_5_reg_2222_reg[26]_i_1_n_0 ,\trunc_ln61_5_reg_2222_reg[26]_i_1_n_1 ,\trunc_ln61_5_reg_2222_reg[26]_i_1_n_2 ,\trunc_ln61_5_reg_2222_reg[26]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_3_reg[26:23]),
        .O(add_ln61_5_fu_1287_p2[29:26]),
        .S({\trunc_ln61_5_reg_2222[26]_i_2_n_0 ,\trunc_ln61_5_reg_2222[26]_i_3_n_0 ,\trunc_ln61_5_reg_2222[26]_i_4_n_0 ,\trunc_ln61_5_reg_2222[26]_i_5_n_0 }));
  FDRE \trunc_ln61_5_reg_2222_reg[27] 
       (.C(ap_clk),
        .CE(trunc_ln61_5_reg_22220),
        .D(add_ln61_5_fu_1287_p2[30]),
        .Q(trunc_ln61_5_reg_2222[27]),
        .R(1'b0));
  FDRE \trunc_ln61_5_reg_2222_reg[28] 
       (.C(ap_clk),
        .CE(trunc_ln61_5_reg_22220),
        .D(add_ln61_5_fu_1287_p2[31]),
        .Q(trunc_ln61_5_reg_2222[28]),
        .R(1'b0));
  FDRE \trunc_ln61_5_reg_2222_reg[29] 
       (.C(ap_clk),
        .CE(trunc_ln61_5_reg_22220),
        .D(add_ln61_5_fu_1287_p2[32]),
        .Q(trunc_ln61_5_reg_2222[29]),
        .R(1'b0));
  FDRE \trunc_ln61_5_reg_2222_reg[2] 
       (.C(ap_clk),
        .CE(trunc_ln61_5_reg_22220),
        .D(add_ln61_5_fu_1287_p2[5]),
        .Q(trunc_ln61_5_reg_2222[2]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_5_reg_2222_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\trunc_ln61_5_reg_2222_reg[2]_i_1_n_0 ,\trunc_ln61_5_reg_2222_reg[2]_i_1_n_1 ,\trunc_ln61_5_reg_2222_reg[2]_i_1_n_2 ,\trunc_ln61_5_reg_2222_reg[2]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({current_rate_3_reg[2:0],1'b0}),
        .O({add_ln61_5_fu_1287_p2[5:3],\NLW_trunc_ln61_5_reg_2222_reg[2]_i_1_O_UNCONNECTED [0]}),
        .S({\trunc_ln61_5_reg_2222[2]_i_2_n_0 ,\trunc_ln61_5_reg_2222[2]_i_3_n_0 ,\trunc_ln61_5_reg_2222[2]_i_4_n_0 ,raw_data_im_1_o_mem_read_reg_2074[2]}));
  FDRE \trunc_ln61_5_reg_2222_reg[30] 
       (.C(ap_clk),
        .CE(trunc_ln61_5_reg_22220),
        .D(add_ln61_5_fu_1287_p2[33]),
        .Q(trunc_ln61_5_reg_2222[30]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_5_reg_2222_reg[30]_i_1 
       (.CI(\trunc_ln61_5_reg_2222_reg[26]_i_1_n_0 ),
        .CO({\trunc_ln61_5_reg_2222_reg[30]_i_1_n_0 ,\trunc_ln61_5_reg_2222_reg[30]_i_1_n_1 ,\trunc_ln61_5_reg_2222_reg[30]_i_1_n_2 ,\trunc_ln61_5_reg_2222_reg[30]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_3_reg[30:27]),
        .O(add_ln61_5_fu_1287_p2[33:30]),
        .S({\trunc_ln61_5_reg_2222[30]_i_2_n_0 ,\trunc_ln61_5_reg_2222[30]_i_3_n_0 ,\trunc_ln61_5_reg_2222[30]_i_4_n_0 ,\trunc_ln61_5_reg_2222[30]_i_5_n_0 }));
  FDRE \trunc_ln61_5_reg_2222_reg[31] 
       (.C(ap_clk),
        .CE(trunc_ln61_5_reg_22220),
        .D(add_ln61_5_fu_1287_p2[34]),
        .Q(trunc_ln61_5_reg_2222[31]),
        .R(1'b0));
  FDRE \trunc_ln61_5_reg_2222_reg[32] 
       (.C(ap_clk),
        .CE(trunc_ln61_5_reg_22220),
        .D(add_ln61_5_fu_1287_p2[35]),
        .Q(trunc_ln61_5_reg_2222[32]),
        .R(1'b0));
  FDRE \trunc_ln61_5_reg_2222_reg[33] 
       (.C(ap_clk),
        .CE(trunc_ln61_5_reg_22220),
        .D(add_ln61_5_fu_1287_p2[36]),
        .Q(trunc_ln61_5_reg_2222[33]),
        .R(1'b0));
  FDRE \trunc_ln61_5_reg_2222_reg[34] 
       (.C(ap_clk),
        .CE(trunc_ln61_5_reg_22220),
        .D(add_ln61_5_fu_1287_p2[37]),
        .Q(trunc_ln61_5_reg_2222[34]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_5_reg_2222_reg[34]_i_1 
       (.CI(\trunc_ln61_5_reg_2222_reg[30]_i_1_n_0 ),
        .CO({\trunc_ln61_5_reg_2222_reg[34]_i_1_n_0 ,\trunc_ln61_5_reg_2222_reg[34]_i_1_n_1 ,\trunc_ln61_5_reg_2222_reg[34]_i_1_n_2 ,\trunc_ln61_5_reg_2222_reg[34]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({raw_data_im_1_o_mem_read_reg_2074[36:34],\trunc_ln61_5_reg_2222[34]_i_2_n_0 }),
        .O(add_ln61_5_fu_1287_p2[37:34]),
        .S({\trunc_ln61_5_reg_2222[34]_i_3_n_0 ,\trunc_ln61_5_reg_2222[34]_i_4_n_0 ,\trunc_ln61_5_reg_2222[34]_i_5_n_0 ,\trunc_ln61_5_reg_2222[34]_i_6_n_0 }));
  FDRE \trunc_ln61_5_reg_2222_reg[35] 
       (.C(ap_clk),
        .CE(trunc_ln61_5_reg_22220),
        .D(add_ln61_5_fu_1287_p2[38]),
        .Q(trunc_ln61_5_reg_2222[35]),
        .R(1'b0));
  FDRE \trunc_ln61_5_reg_2222_reg[36] 
       (.C(ap_clk),
        .CE(trunc_ln61_5_reg_22220),
        .D(add_ln61_5_fu_1287_p2[39]),
        .Q(trunc_ln61_5_reg_2222[36]),
        .R(1'b0));
  FDRE \trunc_ln61_5_reg_2222_reg[37] 
       (.C(ap_clk),
        .CE(trunc_ln61_5_reg_22220),
        .D(add_ln61_5_fu_1287_p2[40]),
        .Q(trunc_ln61_5_reg_2222[37]),
        .R(1'b0));
  FDRE \trunc_ln61_5_reg_2222_reg[38] 
       (.C(ap_clk),
        .CE(trunc_ln61_5_reg_22220),
        .D(add_ln61_5_fu_1287_p2[41]),
        .Q(trunc_ln61_5_reg_2222[38]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_5_reg_2222_reg[38]_i_1 
       (.CI(\trunc_ln61_5_reg_2222_reg[34]_i_1_n_0 ),
        .CO({\trunc_ln61_5_reg_2222_reg[38]_i_1_n_0 ,\trunc_ln61_5_reg_2222_reg[38]_i_1_n_1 ,\trunc_ln61_5_reg_2222_reg[38]_i_1_n_2 ,\trunc_ln61_5_reg_2222_reg[38]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(raw_data_im_1_o_mem_read_reg_2074[40:37]),
        .O(add_ln61_5_fu_1287_p2[41:38]),
        .S({\trunc_ln61_5_reg_2222[38]_i_2_n_0 ,\trunc_ln61_5_reg_2222[38]_i_3_n_0 ,\trunc_ln61_5_reg_2222[38]_i_4_n_0 ,\trunc_ln61_5_reg_2222[38]_i_5_n_0 }));
  FDRE \trunc_ln61_5_reg_2222_reg[39] 
       (.C(ap_clk),
        .CE(trunc_ln61_5_reg_22220),
        .D(add_ln61_5_fu_1287_p2[42]),
        .Q(trunc_ln61_5_reg_2222[39]),
        .R(1'b0));
  FDRE \trunc_ln61_5_reg_2222_reg[3] 
       (.C(ap_clk),
        .CE(trunc_ln61_5_reg_22220),
        .D(add_ln61_5_fu_1287_p2[6]),
        .Q(trunc_ln61_5_reg_2222[3]),
        .R(1'b0));
  FDRE \trunc_ln61_5_reg_2222_reg[40] 
       (.C(ap_clk),
        .CE(trunc_ln61_5_reg_22220),
        .D(add_ln61_5_fu_1287_p2[43]),
        .Q(trunc_ln61_5_reg_2222[40]),
        .R(1'b0));
  FDRE \trunc_ln61_5_reg_2222_reg[41] 
       (.C(ap_clk),
        .CE(trunc_ln61_5_reg_22220),
        .D(add_ln61_5_fu_1287_p2[44]),
        .Q(trunc_ln61_5_reg_2222[41]),
        .R(1'b0));
  FDRE \trunc_ln61_5_reg_2222_reg[42] 
       (.C(ap_clk),
        .CE(trunc_ln61_5_reg_22220),
        .D(add_ln61_5_fu_1287_p2[45]),
        .Q(trunc_ln61_5_reg_2222[42]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_5_reg_2222_reg[42]_i_1 
       (.CI(\trunc_ln61_5_reg_2222_reg[38]_i_1_n_0 ),
        .CO({\trunc_ln61_5_reg_2222_reg[42]_i_1_n_0 ,\trunc_ln61_5_reg_2222_reg[42]_i_1_n_1 ,\trunc_ln61_5_reg_2222_reg[42]_i_1_n_2 ,\trunc_ln61_5_reg_2222_reg[42]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(raw_data_im_1_o_mem_read_reg_2074[44:41]),
        .O(add_ln61_5_fu_1287_p2[45:42]),
        .S({\trunc_ln61_5_reg_2222[42]_i_2_n_0 ,\trunc_ln61_5_reg_2222[42]_i_3_n_0 ,\trunc_ln61_5_reg_2222[42]_i_4_n_0 ,\trunc_ln61_5_reg_2222[42]_i_5_n_0 }));
  FDRE \trunc_ln61_5_reg_2222_reg[43] 
       (.C(ap_clk),
        .CE(trunc_ln61_5_reg_22220),
        .D(add_ln61_5_fu_1287_p2[46]),
        .Q(trunc_ln61_5_reg_2222[43]),
        .R(1'b0));
  FDRE \trunc_ln61_5_reg_2222_reg[44] 
       (.C(ap_clk),
        .CE(trunc_ln61_5_reg_22220),
        .D(add_ln61_5_fu_1287_p2[47]),
        .Q(trunc_ln61_5_reg_2222[44]),
        .R(1'b0));
  FDRE \trunc_ln61_5_reg_2222_reg[45] 
       (.C(ap_clk),
        .CE(trunc_ln61_5_reg_22220),
        .D(add_ln61_5_fu_1287_p2[48]),
        .Q(trunc_ln61_5_reg_2222[45]),
        .R(1'b0));
  FDRE \trunc_ln61_5_reg_2222_reg[46] 
       (.C(ap_clk),
        .CE(trunc_ln61_5_reg_22220),
        .D(add_ln61_5_fu_1287_p2[49]),
        .Q(trunc_ln61_5_reg_2222[46]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_5_reg_2222_reg[46]_i_1 
       (.CI(\trunc_ln61_5_reg_2222_reg[42]_i_1_n_0 ),
        .CO({\trunc_ln61_5_reg_2222_reg[46]_i_1_n_0 ,\trunc_ln61_5_reg_2222_reg[46]_i_1_n_1 ,\trunc_ln61_5_reg_2222_reg[46]_i_1_n_2 ,\trunc_ln61_5_reg_2222_reg[46]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(raw_data_im_1_o_mem_read_reg_2074[48:45]),
        .O(add_ln61_5_fu_1287_p2[49:46]),
        .S({\trunc_ln61_5_reg_2222[46]_i_2_n_0 ,\trunc_ln61_5_reg_2222[46]_i_3_n_0 ,\trunc_ln61_5_reg_2222[46]_i_4_n_0 ,\trunc_ln61_5_reg_2222[46]_i_5_n_0 }));
  FDRE \trunc_ln61_5_reg_2222_reg[47] 
       (.C(ap_clk),
        .CE(trunc_ln61_5_reg_22220),
        .D(add_ln61_5_fu_1287_p2[50]),
        .Q(trunc_ln61_5_reg_2222[47]),
        .R(1'b0));
  FDRE \trunc_ln61_5_reg_2222_reg[48] 
       (.C(ap_clk),
        .CE(trunc_ln61_5_reg_22220),
        .D(add_ln61_5_fu_1287_p2[51]),
        .Q(trunc_ln61_5_reg_2222[48]),
        .R(1'b0));
  FDRE \trunc_ln61_5_reg_2222_reg[49] 
       (.C(ap_clk),
        .CE(trunc_ln61_5_reg_22220),
        .D(add_ln61_5_fu_1287_p2[52]),
        .Q(trunc_ln61_5_reg_2222[49]),
        .R(1'b0));
  FDRE \trunc_ln61_5_reg_2222_reg[4] 
       (.C(ap_clk),
        .CE(trunc_ln61_5_reg_22220),
        .D(add_ln61_5_fu_1287_p2[7]),
        .Q(trunc_ln61_5_reg_2222[4]),
        .R(1'b0));
  FDRE \trunc_ln61_5_reg_2222_reg[50] 
       (.C(ap_clk),
        .CE(trunc_ln61_5_reg_22220),
        .D(add_ln61_5_fu_1287_p2[53]),
        .Q(trunc_ln61_5_reg_2222[50]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_5_reg_2222_reg[50]_i_1 
       (.CI(\trunc_ln61_5_reg_2222_reg[46]_i_1_n_0 ),
        .CO({\trunc_ln61_5_reg_2222_reg[50]_i_1_n_0 ,\trunc_ln61_5_reg_2222_reg[50]_i_1_n_1 ,\trunc_ln61_5_reg_2222_reg[50]_i_1_n_2 ,\trunc_ln61_5_reg_2222_reg[50]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(raw_data_im_1_o_mem_read_reg_2074[52:49]),
        .O(add_ln61_5_fu_1287_p2[53:50]),
        .S({\trunc_ln61_5_reg_2222[50]_i_2_n_0 ,\trunc_ln61_5_reg_2222[50]_i_3_n_0 ,\trunc_ln61_5_reg_2222[50]_i_4_n_0 ,\trunc_ln61_5_reg_2222[50]_i_5_n_0 }));
  FDRE \trunc_ln61_5_reg_2222_reg[51] 
       (.C(ap_clk),
        .CE(trunc_ln61_5_reg_22220),
        .D(add_ln61_5_fu_1287_p2[54]),
        .Q(trunc_ln61_5_reg_2222[51]),
        .R(1'b0));
  FDRE \trunc_ln61_5_reg_2222_reg[52] 
       (.C(ap_clk),
        .CE(trunc_ln61_5_reg_22220),
        .D(add_ln61_5_fu_1287_p2[55]),
        .Q(trunc_ln61_5_reg_2222[52]),
        .R(1'b0));
  FDRE \trunc_ln61_5_reg_2222_reg[53] 
       (.C(ap_clk),
        .CE(trunc_ln61_5_reg_22220),
        .D(add_ln61_5_fu_1287_p2[56]),
        .Q(trunc_ln61_5_reg_2222[53]),
        .R(1'b0));
  FDRE \trunc_ln61_5_reg_2222_reg[54] 
       (.C(ap_clk),
        .CE(trunc_ln61_5_reg_22220),
        .D(add_ln61_5_fu_1287_p2[57]),
        .Q(trunc_ln61_5_reg_2222[54]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_5_reg_2222_reg[54]_i_1 
       (.CI(\trunc_ln61_5_reg_2222_reg[50]_i_1_n_0 ),
        .CO({\trunc_ln61_5_reg_2222_reg[54]_i_1_n_0 ,\trunc_ln61_5_reg_2222_reg[54]_i_1_n_1 ,\trunc_ln61_5_reg_2222_reg[54]_i_1_n_2 ,\trunc_ln61_5_reg_2222_reg[54]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(raw_data_im_1_o_mem_read_reg_2074[56:53]),
        .O(add_ln61_5_fu_1287_p2[57:54]),
        .S({\trunc_ln61_5_reg_2222[54]_i_2_n_0 ,\trunc_ln61_5_reg_2222[54]_i_3_n_0 ,\trunc_ln61_5_reg_2222[54]_i_4_n_0 ,\trunc_ln61_5_reg_2222[54]_i_5_n_0 }));
  FDRE \trunc_ln61_5_reg_2222_reg[55] 
       (.C(ap_clk),
        .CE(trunc_ln61_5_reg_22220),
        .D(add_ln61_5_fu_1287_p2[58]),
        .Q(trunc_ln61_5_reg_2222[55]),
        .R(1'b0));
  FDRE \trunc_ln61_5_reg_2222_reg[56] 
       (.C(ap_clk),
        .CE(trunc_ln61_5_reg_22220),
        .D(add_ln61_5_fu_1287_p2[59]),
        .Q(trunc_ln61_5_reg_2222[56]),
        .R(1'b0));
  FDRE \trunc_ln61_5_reg_2222_reg[57] 
       (.C(ap_clk),
        .CE(trunc_ln61_5_reg_22220),
        .D(add_ln61_5_fu_1287_p2[60]),
        .Q(trunc_ln61_5_reg_2222[57]),
        .R(1'b0));
  FDRE \trunc_ln61_5_reg_2222_reg[58] 
       (.C(ap_clk),
        .CE(trunc_ln61_5_reg_22220),
        .D(add_ln61_5_fu_1287_p2[61]),
        .Q(trunc_ln61_5_reg_2222[58]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_5_reg_2222_reg[58]_i_1 
       (.CI(\trunc_ln61_5_reg_2222_reg[54]_i_1_n_0 ),
        .CO({\trunc_ln61_5_reg_2222_reg[58]_i_1_n_0 ,\trunc_ln61_5_reg_2222_reg[58]_i_1_n_1 ,\trunc_ln61_5_reg_2222_reg[58]_i_1_n_2 ,\trunc_ln61_5_reg_2222_reg[58]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(raw_data_im_1_o_mem_read_reg_2074[60:57]),
        .O(add_ln61_5_fu_1287_p2[61:58]),
        .S({\trunc_ln61_5_reg_2222[58]_i_2_n_0 ,\trunc_ln61_5_reg_2222[58]_i_3_n_0 ,\trunc_ln61_5_reg_2222[58]_i_4_n_0 ,\trunc_ln61_5_reg_2222[58]_i_5_n_0 }));
  FDRE \trunc_ln61_5_reg_2222_reg[59] 
       (.C(ap_clk),
        .CE(trunc_ln61_5_reg_22220),
        .D(add_ln61_5_fu_1287_p2[62]),
        .Q(trunc_ln61_5_reg_2222[59]),
        .R(1'b0));
  FDRE \trunc_ln61_5_reg_2222_reg[5] 
       (.C(ap_clk),
        .CE(trunc_ln61_5_reg_22220),
        .D(add_ln61_5_fu_1287_p2[8]),
        .Q(trunc_ln61_5_reg_2222[5]),
        .R(1'b0));
  FDRE \trunc_ln61_5_reg_2222_reg[60] 
       (.C(ap_clk),
        .CE(trunc_ln61_5_reg_22220),
        .D(add_ln61_5_fu_1287_p2[63]),
        .Q(trunc_ln61_5_reg_2222[60]),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \trunc_ln61_5_reg_2222_reg[60]_i_10 
       (.CI(\trunc_ln61_5_reg_2222_reg[60]_i_25_n_0 ),
        .CO({\trunc_ln61_5_reg_2222_reg[60]_i_10_n_0 ,\trunc_ln61_5_reg_2222_reg[60]_i_10_n_1 ,\trunc_ln61_5_reg_2222_reg[60]_i_10_n_2 ,\trunc_ln61_5_reg_2222_reg[60]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_trunc_ln61_5_reg_2222_reg[60]_i_10_O_UNCONNECTED [3:0]),
        .S({\trunc_ln61_5_reg_2222[60]_i_26_n_0 ,\trunc_ln61_5_reg_2222[60]_i_27_n_0 ,\trunc_ln61_5_reg_2222[60]_i_28_n_0 ,\trunc_ln61_5_reg_2222[60]_i_29_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_5_reg_2222_reg[60]_i_2 
       (.CI(\trunc_ln61_5_reg_2222_reg[58]_i_1_n_0 ),
        .CO({\NLW_trunc_ln61_5_reg_2222_reg[60]_i_2_CO_UNCONNECTED [3:1],\trunc_ln61_5_reg_2222_reg[60]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,raw_data_im_1_o_mem_read_reg_2074[61]}),
        .O({\NLW_trunc_ln61_5_reg_2222_reg[60]_i_2_O_UNCONNECTED [3:2],add_ln61_5_fu_1287_p2[63:62]}),
        .S({1'b0,1'b0,\trunc_ln61_5_reg_2222[60]_i_6_n_0 ,\trunc_ln61_5_reg_2222[60]_i_7_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \trunc_ln61_5_reg_2222_reg[60]_i_20 
       (.CI(1'b0),
        .CO({\trunc_ln61_5_reg_2222_reg[60]_i_20_n_0 ,\trunc_ln61_5_reg_2222_reg[60]_i_20_n_1 ,\trunc_ln61_5_reg_2222_reg[60]_i_20_n_2 ,\trunc_ln61_5_reg_2222_reg[60]_i_20_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\trunc_ln61_5_reg_2222[60]_i_34_n_0 ,\trunc_ln61_5_reg_2222[60]_i_35_n_0 ,\trunc_ln61_5_reg_2222[60]_i_36_n_0 }),
        .O(\NLW_trunc_ln61_5_reg_2222_reg[60]_i_20_O_UNCONNECTED [3:0]),
        .S({\trunc_ln61_5_reg_2222[60]_i_37_n_0 ,\trunc_ln61_5_reg_2222[60]_i_38_n_0 ,\trunc_ln61_5_reg_2222[60]_i_39_n_0 ,\trunc_ln61_5_reg_2222[60]_i_40_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \trunc_ln61_5_reg_2222_reg[60]_i_25 
       (.CI(\trunc_ln61_5_reg_2222_reg[60]_i_41_n_0 ),
        .CO({\trunc_ln61_5_reg_2222_reg[60]_i_25_n_0 ,\trunc_ln61_5_reg_2222_reg[60]_i_25_n_1 ,\trunc_ln61_5_reg_2222_reg[60]_i_25_n_2 ,\trunc_ln61_5_reg_2222_reg[60]_i_25_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_trunc_ln61_5_reg_2222_reg[60]_i_25_O_UNCONNECTED [3:0]),
        .S({\trunc_ln61_5_reg_2222[60]_i_42_n_0 ,\trunc_ln61_5_reg_2222[60]_i_43_n_0 ,\trunc_ln61_5_reg_2222[60]_i_44_n_0 ,\trunc_ln61_5_reg_2222[60]_i_45_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \trunc_ln61_5_reg_2222_reg[60]_i_3 
       (.CI(\trunc_ln61_5_reg_2222_reg[60]_i_8_n_0 ),
        .CO({\NLW_trunc_ln61_5_reg_2222_reg[60]_i_3_CO_UNCONNECTED [3:1],icmp_ln58_10_fu_1247_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,current_rate_3_reg[31]}),
        .O(\NLW_trunc_ln61_5_reg_2222_reg[60]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\trunc_ln61_5_reg_2222[60]_i_9_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \trunc_ln61_5_reg_2222_reg[60]_i_4 
       (.CI(\trunc_ln61_5_reg_2222_reg[60]_i_10_n_0 ),
        .CO({icmp_ln58_11_fu_1257_p2,\trunc_ln61_5_reg_2222_reg[60]_i_4_n_1 ,\trunc_ln61_5_reg_2222_reg[60]_i_4_n_2 ,\trunc_ln61_5_reg_2222_reg[60]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({current_factor_3_reg[31],1'b0,1'b0,1'b0}),
        .O(\NLW_trunc_ln61_5_reg_2222_reg[60]_i_4_O_UNCONNECTED [3:0]),
        .S({\trunc_ln61_5_reg_2222[60]_i_11_n_0 ,\trunc_ln61_5_reg_2222[60]_i_12_n_0 ,\trunc_ln61_5_reg_2222[60]_i_13_n_0 ,\trunc_ln61_5_reg_2222[60]_i_14_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \trunc_ln61_5_reg_2222_reg[60]_i_41 
       (.CI(1'b0),
        .CO({\trunc_ln61_5_reg_2222_reg[60]_i_41_n_0 ,\trunc_ln61_5_reg_2222_reg[60]_i_41_n_1 ,\trunc_ln61_5_reg_2222_reg[60]_i_41_n_2 ,\trunc_ln61_5_reg_2222_reg[60]_i_41_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\trunc_ln61_5_reg_2222[60]_i_46_n_0 }),
        .O(\NLW_trunc_ln61_5_reg_2222_reg[60]_i_41_O_UNCONNECTED [3:0]),
        .S({\trunc_ln61_5_reg_2222[60]_i_47_n_0 ,\trunc_ln61_5_reg_2222[60]_i_48_n_0 ,\trunc_ln61_5_reg_2222[60]_i_49_n_0 ,\trunc_ln61_5_reg_2222[60]_i_50_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \trunc_ln61_5_reg_2222_reg[60]_i_8 
       (.CI(\trunc_ln61_5_reg_2222_reg[60]_i_20_n_0 ),
        .CO({\trunc_ln61_5_reg_2222_reg[60]_i_8_n_0 ,\trunc_ln61_5_reg_2222_reg[60]_i_8_n_1 ,\trunc_ln61_5_reg_2222_reg[60]_i_8_n_2 ,\trunc_ln61_5_reg_2222_reg[60]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_trunc_ln61_5_reg_2222_reg[60]_i_8_O_UNCONNECTED [3:0]),
        .S({\trunc_ln61_5_reg_2222[60]_i_21_n_0 ,\trunc_ln61_5_reg_2222[60]_i_22_n_0 ,\trunc_ln61_5_reg_2222[60]_i_23_n_0 ,\trunc_ln61_5_reg_2222[60]_i_24_n_0 }));
  FDRE \trunc_ln61_5_reg_2222_reg[6] 
       (.C(ap_clk),
        .CE(trunc_ln61_5_reg_22220),
        .D(add_ln61_5_fu_1287_p2[9]),
        .Q(trunc_ln61_5_reg_2222[6]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_5_reg_2222_reg[6]_i_1 
       (.CI(\trunc_ln61_5_reg_2222_reg[2]_i_1_n_0 ),
        .CO({\trunc_ln61_5_reg_2222_reg[6]_i_1_n_0 ,\trunc_ln61_5_reg_2222_reg[6]_i_1_n_1 ,\trunc_ln61_5_reg_2222_reg[6]_i_1_n_2 ,\trunc_ln61_5_reg_2222_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_3_reg[6:3]),
        .O(add_ln61_5_fu_1287_p2[9:6]),
        .S({\trunc_ln61_5_reg_2222[6]_i_2_n_0 ,\trunc_ln61_5_reg_2222[6]_i_3_n_0 ,\trunc_ln61_5_reg_2222[6]_i_4_n_0 ,\trunc_ln61_5_reg_2222[6]_i_5_n_0 }));
  FDRE \trunc_ln61_5_reg_2222_reg[7] 
       (.C(ap_clk),
        .CE(trunc_ln61_5_reg_22220),
        .D(add_ln61_5_fu_1287_p2[10]),
        .Q(trunc_ln61_5_reg_2222[7]),
        .R(1'b0));
  FDRE \trunc_ln61_5_reg_2222_reg[8] 
       (.C(ap_clk),
        .CE(trunc_ln61_5_reg_22220),
        .D(add_ln61_5_fu_1287_p2[11]),
        .Q(trunc_ln61_5_reg_2222[8]),
        .R(1'b0));
  FDRE \trunc_ln61_5_reg_2222_reg[9] 
       (.C(ap_clk),
        .CE(trunc_ln61_5_reg_22220),
        .D(add_ln61_5_fu_1287_p2[12]),
        .Q(trunc_ln61_5_reg_2222[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_6_reg_2244[10]_i_2 
       (.I0(current_rate_1_reg[10]),
        .I1(mad_I_o_mem_read_reg_2069[13]),
        .O(\trunc_ln61_6_reg_2244[10]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_6_reg_2244[10]_i_3 
       (.I0(current_rate_1_reg[9]),
        .I1(mad_I_o_mem_read_reg_2069[12]),
        .O(\trunc_ln61_6_reg_2244[10]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_6_reg_2244[10]_i_4 
       (.I0(current_rate_1_reg[8]),
        .I1(mad_I_o_mem_read_reg_2069[11]),
        .O(\trunc_ln61_6_reg_2244[10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_6_reg_2244[10]_i_5 
       (.I0(current_rate_1_reg[7]),
        .I1(mad_I_o_mem_read_reg_2069[10]),
        .O(\trunc_ln61_6_reg_2244[10]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_6_reg_2244[14]_i_2 
       (.I0(current_rate_1_reg[14]),
        .I1(mad_I_o_mem_read_reg_2069[17]),
        .O(\trunc_ln61_6_reg_2244[14]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_6_reg_2244[14]_i_3 
       (.I0(current_rate_1_reg[13]),
        .I1(mad_I_o_mem_read_reg_2069[16]),
        .O(\trunc_ln61_6_reg_2244[14]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_6_reg_2244[14]_i_4 
       (.I0(current_rate_1_reg[12]),
        .I1(mad_I_o_mem_read_reg_2069[15]),
        .O(\trunc_ln61_6_reg_2244[14]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_6_reg_2244[14]_i_5 
       (.I0(current_rate_1_reg[11]),
        .I1(mad_I_o_mem_read_reg_2069[14]),
        .O(\trunc_ln61_6_reg_2244[14]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_6_reg_2244[18]_i_2 
       (.I0(current_rate_1_reg[18]),
        .I1(mad_I_o_mem_read_reg_2069[21]),
        .O(\trunc_ln61_6_reg_2244[18]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_6_reg_2244[18]_i_3 
       (.I0(current_rate_1_reg[17]),
        .I1(mad_I_o_mem_read_reg_2069[20]),
        .O(\trunc_ln61_6_reg_2244[18]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_6_reg_2244[18]_i_4 
       (.I0(current_rate_1_reg[16]),
        .I1(mad_I_o_mem_read_reg_2069[19]),
        .O(\trunc_ln61_6_reg_2244[18]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_6_reg_2244[18]_i_5 
       (.I0(current_rate_1_reg[15]),
        .I1(mad_I_o_mem_read_reg_2069[18]),
        .O(\trunc_ln61_6_reg_2244[18]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_6_reg_2244[22]_i_2 
       (.I0(current_rate_1_reg[22]),
        .I1(mad_I_o_mem_read_reg_2069[25]),
        .O(\trunc_ln61_6_reg_2244[22]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_6_reg_2244[22]_i_3 
       (.I0(current_rate_1_reg[21]),
        .I1(mad_I_o_mem_read_reg_2069[24]),
        .O(\trunc_ln61_6_reg_2244[22]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_6_reg_2244[22]_i_4 
       (.I0(current_rate_1_reg[20]),
        .I1(mad_I_o_mem_read_reg_2069[23]),
        .O(\trunc_ln61_6_reg_2244[22]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_6_reg_2244[22]_i_5 
       (.I0(current_rate_1_reg[19]),
        .I1(mad_I_o_mem_read_reg_2069[22]),
        .O(\trunc_ln61_6_reg_2244[22]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_6_reg_2244[26]_i_2 
       (.I0(current_rate_1_reg[26]),
        .I1(mad_I_o_mem_read_reg_2069[29]),
        .O(\trunc_ln61_6_reg_2244[26]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_6_reg_2244[26]_i_3 
       (.I0(current_rate_1_reg[25]),
        .I1(mad_I_o_mem_read_reg_2069[28]),
        .O(\trunc_ln61_6_reg_2244[26]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_6_reg_2244[26]_i_4 
       (.I0(current_rate_1_reg[24]),
        .I1(mad_I_o_mem_read_reg_2069[27]),
        .O(\trunc_ln61_6_reg_2244[26]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_6_reg_2244[26]_i_5 
       (.I0(current_rate_1_reg[23]),
        .I1(mad_I_o_mem_read_reg_2069[26]),
        .O(\trunc_ln61_6_reg_2244[26]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_6_reg_2244[2]_i_2 
       (.I0(current_rate_1_reg[2]),
        .I1(mad_I_o_mem_read_reg_2069[5]),
        .O(\trunc_ln61_6_reg_2244[2]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_6_reg_2244[2]_i_3 
       (.I0(current_rate_1_reg[1]),
        .I1(mad_I_o_mem_read_reg_2069[4]),
        .O(\trunc_ln61_6_reg_2244[2]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_6_reg_2244[2]_i_4 
       (.I0(current_rate_1_reg[0]),
        .I1(mad_I_o_mem_read_reg_2069[3]),
        .O(\trunc_ln61_6_reg_2244[2]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_6_reg_2244[30]_i_2 
       (.I0(current_rate_1_reg[30]),
        .I1(mad_I_o_mem_read_reg_2069[33]),
        .O(\trunc_ln61_6_reg_2244[30]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_6_reg_2244[30]_i_3 
       (.I0(current_rate_1_reg[29]),
        .I1(mad_I_o_mem_read_reg_2069[32]),
        .O(\trunc_ln61_6_reg_2244[30]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_6_reg_2244[30]_i_4 
       (.I0(current_rate_1_reg[28]),
        .I1(mad_I_o_mem_read_reg_2069[31]),
        .O(\trunc_ln61_6_reg_2244[30]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_6_reg_2244[30]_i_5 
       (.I0(current_rate_1_reg[27]),
        .I1(mad_I_o_mem_read_reg_2069[30]),
        .O(\trunc_ln61_6_reg_2244[30]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln61_6_reg_2244[34]_i_2 
       (.I0(mad_I_o_mem_read_reg_2069[34]),
        .O(\trunc_ln61_6_reg_2244[34]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_6_reg_2244[34]_i_3 
       (.I0(mad_I_o_mem_read_reg_2069[36]),
        .I1(mad_I_o_mem_read_reg_2069[37]),
        .O(\trunc_ln61_6_reg_2244[34]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_6_reg_2244[34]_i_4 
       (.I0(mad_I_o_mem_read_reg_2069[35]),
        .I1(mad_I_o_mem_read_reg_2069[36]),
        .O(\trunc_ln61_6_reg_2244[34]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_6_reg_2244[34]_i_5 
       (.I0(mad_I_o_mem_read_reg_2069[34]),
        .I1(mad_I_o_mem_read_reg_2069[35]),
        .O(\trunc_ln61_6_reg_2244[34]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_6_reg_2244[34]_i_6 
       (.I0(mad_I_o_mem_read_reg_2069[34]),
        .I1(current_rate_1_reg[31]),
        .O(\trunc_ln61_6_reg_2244[34]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_6_reg_2244[38]_i_2 
       (.I0(mad_I_o_mem_read_reg_2069[40]),
        .I1(mad_I_o_mem_read_reg_2069[41]),
        .O(\trunc_ln61_6_reg_2244[38]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_6_reg_2244[38]_i_3 
       (.I0(mad_I_o_mem_read_reg_2069[39]),
        .I1(mad_I_o_mem_read_reg_2069[40]),
        .O(\trunc_ln61_6_reg_2244[38]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_6_reg_2244[38]_i_4 
       (.I0(mad_I_o_mem_read_reg_2069[38]),
        .I1(mad_I_o_mem_read_reg_2069[39]),
        .O(\trunc_ln61_6_reg_2244[38]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_6_reg_2244[38]_i_5 
       (.I0(mad_I_o_mem_read_reg_2069[37]),
        .I1(mad_I_o_mem_read_reg_2069[38]),
        .O(\trunc_ln61_6_reg_2244[38]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_6_reg_2244[42]_i_2 
       (.I0(mad_I_o_mem_read_reg_2069[44]),
        .I1(mad_I_o_mem_read_reg_2069[45]),
        .O(\trunc_ln61_6_reg_2244[42]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_6_reg_2244[42]_i_3 
       (.I0(mad_I_o_mem_read_reg_2069[43]),
        .I1(mad_I_o_mem_read_reg_2069[44]),
        .O(\trunc_ln61_6_reg_2244[42]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_6_reg_2244[42]_i_4 
       (.I0(mad_I_o_mem_read_reg_2069[42]),
        .I1(mad_I_o_mem_read_reg_2069[43]),
        .O(\trunc_ln61_6_reg_2244[42]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_6_reg_2244[42]_i_5 
       (.I0(mad_I_o_mem_read_reg_2069[41]),
        .I1(mad_I_o_mem_read_reg_2069[42]),
        .O(\trunc_ln61_6_reg_2244[42]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_6_reg_2244[46]_i_2 
       (.I0(mad_I_o_mem_read_reg_2069[48]),
        .I1(mad_I_o_mem_read_reg_2069[49]),
        .O(\trunc_ln61_6_reg_2244[46]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_6_reg_2244[46]_i_3 
       (.I0(mad_I_o_mem_read_reg_2069[47]),
        .I1(mad_I_o_mem_read_reg_2069[48]),
        .O(\trunc_ln61_6_reg_2244[46]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_6_reg_2244[46]_i_4 
       (.I0(mad_I_o_mem_read_reg_2069[46]),
        .I1(mad_I_o_mem_read_reg_2069[47]),
        .O(\trunc_ln61_6_reg_2244[46]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_6_reg_2244[46]_i_5 
       (.I0(mad_I_o_mem_read_reg_2069[45]),
        .I1(mad_I_o_mem_read_reg_2069[46]),
        .O(\trunc_ln61_6_reg_2244[46]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_6_reg_2244[50]_i_2 
       (.I0(mad_I_o_mem_read_reg_2069[52]),
        .I1(mad_I_o_mem_read_reg_2069[53]),
        .O(\trunc_ln61_6_reg_2244[50]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_6_reg_2244[50]_i_3 
       (.I0(mad_I_o_mem_read_reg_2069[51]),
        .I1(mad_I_o_mem_read_reg_2069[52]),
        .O(\trunc_ln61_6_reg_2244[50]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_6_reg_2244[50]_i_4 
       (.I0(mad_I_o_mem_read_reg_2069[50]),
        .I1(mad_I_o_mem_read_reg_2069[51]),
        .O(\trunc_ln61_6_reg_2244[50]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_6_reg_2244[50]_i_5 
       (.I0(mad_I_o_mem_read_reg_2069[49]),
        .I1(mad_I_o_mem_read_reg_2069[50]),
        .O(\trunc_ln61_6_reg_2244[50]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_6_reg_2244[54]_i_2 
       (.I0(mad_I_o_mem_read_reg_2069[56]),
        .I1(mad_I_o_mem_read_reg_2069[57]),
        .O(\trunc_ln61_6_reg_2244[54]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_6_reg_2244[54]_i_3 
       (.I0(mad_I_o_mem_read_reg_2069[55]),
        .I1(mad_I_o_mem_read_reg_2069[56]),
        .O(\trunc_ln61_6_reg_2244[54]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_6_reg_2244[54]_i_4 
       (.I0(mad_I_o_mem_read_reg_2069[54]),
        .I1(mad_I_o_mem_read_reg_2069[55]),
        .O(\trunc_ln61_6_reg_2244[54]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_6_reg_2244[54]_i_5 
       (.I0(mad_I_o_mem_read_reg_2069[53]),
        .I1(mad_I_o_mem_read_reg_2069[54]),
        .O(\trunc_ln61_6_reg_2244[54]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_6_reg_2244[58]_i_2 
       (.I0(mad_I_o_mem_read_reg_2069[60]),
        .I1(mad_I_o_mem_read_reg_2069[61]),
        .O(\trunc_ln61_6_reg_2244[58]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_6_reg_2244[58]_i_3 
       (.I0(mad_I_o_mem_read_reg_2069[59]),
        .I1(mad_I_o_mem_read_reg_2069[60]),
        .O(\trunc_ln61_6_reg_2244[58]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_6_reg_2244[58]_i_4 
       (.I0(mad_I_o_mem_read_reg_2069[58]),
        .I1(mad_I_o_mem_read_reg_2069[59]),
        .O(\trunc_ln61_6_reg_2244[58]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_6_reg_2244[58]_i_5 
       (.I0(mad_I_o_mem_read_reg_2069[57]),
        .I1(mad_I_o_mem_read_reg_2069[58]),
        .O(\trunc_ln61_6_reg_2244[58]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_6_reg_2244[60]_i_10 
       (.I0(current_rate_1_reg[31]),
        .I1(current_rate_1_reg[30]),
        .O(\trunc_ln61_6_reg_2244[60]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_6_reg_2244[60]_i_12 
       (.I0(current_factor_1_reg[31]),
        .I1(current_factor_1_reg[30]),
        .O(\trunc_ln61_6_reg_2244[60]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_6_reg_2244[60]_i_13 
       (.I0(current_factor_1_reg[29]),
        .I1(current_factor_1_reg[28]),
        .O(\trunc_ln61_6_reg_2244[60]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_6_reg_2244[60]_i_14 
       (.I0(current_factor_1_reg[27]),
        .I1(current_factor_1_reg[26]),
        .O(\trunc_ln61_6_reg_2244[60]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_6_reg_2244[60]_i_15 
       (.I0(current_factor_1_reg[25]),
        .I1(current_factor_1_reg[24]),
        .O(\trunc_ln61_6_reg_2244[60]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \trunc_ln61_6_reg_2244[60]_i_16 
       (.I0(current_factor_1_reg[25]),
        .I1(current_factor_1_reg[26]),
        .I2(current_factor_1_reg[28]),
        .I3(current_factor_1_reg[29]),
        .I4(current_factor_1_reg[31]),
        .I5(current_factor_1_reg[30]),
        .O(\trunc_ln61_6_reg_2244[60]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \trunc_ln61_6_reg_2244[60]_i_17 
       (.I0(\trunc_ln61_6_reg_2244[60]_i_31_n_0 ),
        .I1(current_factor_1_reg[20]),
        .I2(current_factor_1_reg[19]),
        .I3(current_factor_1_reg[23]),
        .I4(current_factor_1_reg[22]),
        .I5(current_factor_1_reg[21]),
        .O(\trunc_ln61_6_reg_2244[60]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h0000230000002323)) 
    \trunc_ln61_6_reg_2244[60]_i_18 
       (.I0(current_factor_1_reg[19]),
        .I1(current_factor_1_reg[20]),
        .I2(current_factor_1_reg[18]),
        .I3(current_factor_1_reg[16]),
        .I4(current_factor_1_reg[17]),
        .I5(current_factor_1_reg[15]),
        .O(\trunc_ln61_6_reg_2244[60]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h0000230000002323)) 
    \trunc_ln61_6_reg_2244[60]_i_19 
       (.I0(current_factor_1_reg[13]),
        .I1(current_factor_1_reg[14]),
        .I2(current_factor_1_reg[12]),
        .I3(current_factor_1_reg[10]),
        .I4(current_factor_1_reg[11]),
        .I5(current_factor_1_reg[9]),
        .O(\trunc_ln61_6_reg_2244[60]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \trunc_ln61_6_reg_2244[60]_i_20 
       (.I0(\trunc_ln61_6_reg_2244[60]_i_32_n_0 ),
        .I1(current_factor_1_reg[0]),
        .I2(current_factor_1_reg[1]),
        .I3(current_factor_1_reg[2]),
        .I4(\trunc_ln61_6_reg_2244[60]_i_33_n_0 ),
        .I5(\trunc_ln61_6_reg_2244[60]_i_34_n_0 ),
        .O(\trunc_ln61_6_reg_2244[60]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_6_reg_2244[60]_i_22 
       (.I0(current_rate_1_reg[29]),
        .I1(current_rate_1_reg[28]),
        .O(\trunc_ln61_6_reg_2244[60]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_6_reg_2244[60]_i_23 
       (.I0(current_rate_1_reg[27]),
        .I1(current_rate_1_reg[26]),
        .O(\trunc_ln61_6_reg_2244[60]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_6_reg_2244[60]_i_24 
       (.I0(current_rate_1_reg[25]),
        .I1(current_rate_1_reg[24]),
        .O(\trunc_ln61_6_reg_2244[60]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_6_reg_2244[60]_i_25 
       (.I0(current_rate_1_reg[23]),
        .I1(current_rate_1_reg[22]),
        .O(\trunc_ln61_6_reg_2244[60]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_6_reg_2244[60]_i_27 
       (.I0(current_factor_1_reg[23]),
        .I1(current_factor_1_reg[22]),
        .O(\trunc_ln61_6_reg_2244[60]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_6_reg_2244[60]_i_28 
       (.I0(current_factor_1_reg[21]),
        .I1(current_factor_1_reg[20]),
        .O(\trunc_ln61_6_reg_2244[60]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_6_reg_2244[60]_i_29 
       (.I0(current_factor_1_reg[19]),
        .I1(current_factor_1_reg[18]),
        .O(\trunc_ln61_6_reg_2244[60]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_6_reg_2244[60]_i_30 
       (.I0(current_factor_1_reg[17]),
        .I1(current_factor_1_reg[16]),
        .O(\trunc_ln61_6_reg_2244[60]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'h0000230000002323)) 
    \trunc_ln61_6_reg_2244[60]_i_31 
       (.I0(current_factor_1_reg[28]),
        .I1(current_factor_1_reg[29]),
        .I2(current_factor_1_reg[27]),
        .I3(current_factor_1_reg[25]),
        .I4(current_factor_1_reg[26]),
        .I5(current_factor_1_reg[24]),
        .O(\trunc_ln61_6_reg_2244[60]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'h0000230000002323)) 
    \trunc_ln61_6_reg_2244[60]_i_32 
       (.I0(current_factor_1_reg[7]),
        .I1(current_factor_1_reg[8]),
        .I2(current_factor_1_reg[6]),
        .I3(current_factor_1_reg[4]),
        .I4(current_factor_1_reg[5]),
        .I5(current_factor_1_reg[3]),
        .O(\trunc_ln61_6_reg_2244[60]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \trunc_ln61_6_reg_2244[60]_i_33 
       (.I0(current_factor_1_reg[8]),
        .I1(current_factor_1_reg[7]),
        .I2(current_factor_1_reg[5]),
        .I3(current_factor_1_reg[4]),
        .O(\trunc_ln61_6_reg_2244[60]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \trunc_ln61_6_reg_2244[60]_i_34 
       (.I0(current_factor_1_reg[10]),
        .I1(current_factor_1_reg[11]),
        .I2(current_factor_1_reg[13]),
        .I3(current_factor_1_reg[14]),
        .I4(current_factor_1_reg[17]),
        .I5(current_factor_1_reg[16]),
        .O(\trunc_ln61_6_reg_2244[60]_i_34_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_6_reg_2244[60]_i_35 
       (.I0(current_rate_1_reg[19]),
        .I1(current_rate_1_reg[18]),
        .O(\trunc_ln61_6_reg_2244[60]_i_35_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln61_6_reg_2244[60]_i_36 
       (.I0(current_rate_1_reg[17]),
        .O(\trunc_ln61_6_reg_2244[60]_i_36_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_6_reg_2244[60]_i_37 
       (.I0(current_rate_1_reg[15]),
        .I1(current_rate_1_reg[14]),
        .O(\trunc_ln61_6_reg_2244[60]_i_37_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_6_reg_2244[60]_i_38 
       (.I0(current_rate_1_reg[21]),
        .I1(current_rate_1_reg[20]),
        .O(\trunc_ln61_6_reg_2244[60]_i_38_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln61_6_reg_2244[60]_i_39 
       (.I0(current_rate_1_reg[18]),
        .I1(current_rate_1_reg[19]),
        .O(\trunc_ln61_6_reg_2244[60]_i_39_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln61_6_reg_2244[60]_i_40 
       (.I0(current_rate_1_reg[17]),
        .I1(current_rate_1_reg[16]),
        .O(\trunc_ln61_6_reg_2244[60]_i_40_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln61_6_reg_2244[60]_i_41 
       (.I0(current_rate_1_reg[14]),
        .I1(current_rate_1_reg[15]),
        .O(\trunc_ln61_6_reg_2244[60]_i_41_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_6_reg_2244[60]_i_43 
       (.I0(current_factor_1_reg[15]),
        .I1(current_factor_1_reg[14]),
        .O(\trunc_ln61_6_reg_2244[60]_i_43_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_6_reg_2244[60]_i_44 
       (.I0(current_factor_1_reg[13]),
        .I1(current_factor_1_reg[12]),
        .O(\trunc_ln61_6_reg_2244[60]_i_44_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_6_reg_2244[60]_i_45 
       (.I0(current_factor_1_reg[11]),
        .I1(current_factor_1_reg[10]),
        .O(\trunc_ln61_6_reg_2244[60]_i_45_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_6_reg_2244[60]_i_46 
       (.I0(current_factor_1_reg[9]),
        .I1(current_factor_1_reg[8]),
        .O(\trunc_ln61_6_reg_2244[60]_i_46_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_6_reg_2244[60]_i_47 
       (.I0(current_factor_1_reg[1]),
        .I1(current_factor_1_reg[0]),
        .O(\trunc_ln61_6_reg_2244[60]_i_47_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_6_reg_2244[60]_i_48 
       (.I0(current_factor_1_reg[7]),
        .I1(current_factor_1_reg[6]),
        .O(\trunc_ln61_6_reg_2244[60]_i_48_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_6_reg_2244[60]_i_49 
       (.I0(current_factor_1_reg[5]),
        .I1(current_factor_1_reg[4]),
        .O(\trunc_ln61_6_reg_2244[60]_i_49_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_6_reg_2244[60]_i_50 
       (.I0(current_factor_1_reg[3]),
        .I1(current_factor_1_reg[2]),
        .O(\trunc_ln61_6_reg_2244[60]_i_50_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln61_6_reg_2244[60]_i_51 
       (.I0(current_factor_1_reg[0]),
        .I1(current_factor_1_reg[1]),
        .O(\trunc_ln61_6_reg_2244[60]_i_51_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \trunc_ln61_6_reg_2244[60]_i_6 
       (.I0(\trunc_ln61_6_reg_2244[60]_i_16_n_0 ),
        .I1(\trunc_ln61_6_reg_2244[60]_i_17_n_0 ),
        .I2(\trunc_ln61_6_reg_2244[60]_i_18_n_0 ),
        .I3(\trunc_ln61_6_reg_2244[60]_i_19_n_0 ),
        .I4(\trunc_ln61_6_reg_2244[60]_i_20_n_0 ),
        .O(icmp_ln59_6_fu_1374_p2));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_6_reg_2244[60]_i_7 
       (.I0(mad_I_o_mem_read_reg_2069[62]),
        .I1(mad_I_o_mem_read_reg_2069[63]),
        .O(\trunc_ln61_6_reg_2244[60]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_6_reg_2244[60]_i_8 
       (.I0(mad_I_o_mem_read_reg_2069[61]),
        .I1(mad_I_o_mem_read_reg_2069[62]),
        .O(\trunc_ln61_6_reg_2244[60]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_6_reg_2244[6]_i_2 
       (.I0(current_rate_1_reg[6]),
        .I1(mad_I_o_mem_read_reg_2069[9]),
        .O(\trunc_ln61_6_reg_2244[6]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_6_reg_2244[6]_i_3 
       (.I0(current_rate_1_reg[5]),
        .I1(mad_I_o_mem_read_reg_2069[8]),
        .O(\trunc_ln61_6_reg_2244[6]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_6_reg_2244[6]_i_4 
       (.I0(current_rate_1_reg[4]),
        .I1(mad_I_o_mem_read_reg_2069[7]),
        .O(\trunc_ln61_6_reg_2244[6]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_6_reg_2244[6]_i_5 
       (.I0(current_rate_1_reg[3]),
        .I1(mad_I_o_mem_read_reg_2069[6]),
        .O(\trunc_ln61_6_reg_2244[6]_i_5_n_0 ));
  FDRE \trunc_ln61_6_reg_2244_reg[0] 
       (.C(ap_clk),
        .CE(trunc_ln61_6_reg_22440),
        .D(add_ln61_6_fu_1392_p2[3]),
        .Q(trunc_ln61_6_reg_2244[0]),
        .R(1'b0));
  FDRE \trunc_ln61_6_reg_2244_reg[10] 
       (.C(ap_clk),
        .CE(trunc_ln61_6_reg_22440),
        .D(add_ln61_6_fu_1392_p2[13]),
        .Q(trunc_ln61_6_reg_2244[10]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_6_reg_2244_reg[10]_i_1 
       (.CI(\trunc_ln61_6_reg_2244_reg[6]_i_1_n_0 ),
        .CO({\trunc_ln61_6_reg_2244_reg[10]_i_1_n_0 ,\trunc_ln61_6_reg_2244_reg[10]_i_1_n_1 ,\trunc_ln61_6_reg_2244_reg[10]_i_1_n_2 ,\trunc_ln61_6_reg_2244_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_1_reg[10:7]),
        .O(add_ln61_6_fu_1392_p2[13:10]),
        .S({\trunc_ln61_6_reg_2244[10]_i_2_n_0 ,\trunc_ln61_6_reg_2244[10]_i_3_n_0 ,\trunc_ln61_6_reg_2244[10]_i_4_n_0 ,\trunc_ln61_6_reg_2244[10]_i_5_n_0 }));
  FDRE \trunc_ln61_6_reg_2244_reg[11] 
       (.C(ap_clk),
        .CE(trunc_ln61_6_reg_22440),
        .D(add_ln61_6_fu_1392_p2[14]),
        .Q(trunc_ln61_6_reg_2244[11]),
        .R(1'b0));
  FDRE \trunc_ln61_6_reg_2244_reg[12] 
       (.C(ap_clk),
        .CE(trunc_ln61_6_reg_22440),
        .D(add_ln61_6_fu_1392_p2[15]),
        .Q(trunc_ln61_6_reg_2244[12]),
        .R(1'b0));
  FDRE \trunc_ln61_6_reg_2244_reg[13] 
       (.C(ap_clk),
        .CE(trunc_ln61_6_reg_22440),
        .D(add_ln61_6_fu_1392_p2[16]),
        .Q(trunc_ln61_6_reg_2244[13]),
        .R(1'b0));
  FDRE \trunc_ln61_6_reg_2244_reg[14] 
       (.C(ap_clk),
        .CE(trunc_ln61_6_reg_22440),
        .D(add_ln61_6_fu_1392_p2[17]),
        .Q(trunc_ln61_6_reg_2244[14]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_6_reg_2244_reg[14]_i_1 
       (.CI(\trunc_ln61_6_reg_2244_reg[10]_i_1_n_0 ),
        .CO({\trunc_ln61_6_reg_2244_reg[14]_i_1_n_0 ,\trunc_ln61_6_reg_2244_reg[14]_i_1_n_1 ,\trunc_ln61_6_reg_2244_reg[14]_i_1_n_2 ,\trunc_ln61_6_reg_2244_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_1_reg[14:11]),
        .O(add_ln61_6_fu_1392_p2[17:14]),
        .S({\trunc_ln61_6_reg_2244[14]_i_2_n_0 ,\trunc_ln61_6_reg_2244[14]_i_3_n_0 ,\trunc_ln61_6_reg_2244[14]_i_4_n_0 ,\trunc_ln61_6_reg_2244[14]_i_5_n_0 }));
  FDRE \trunc_ln61_6_reg_2244_reg[15] 
       (.C(ap_clk),
        .CE(trunc_ln61_6_reg_22440),
        .D(add_ln61_6_fu_1392_p2[18]),
        .Q(trunc_ln61_6_reg_2244[15]),
        .R(1'b0));
  FDRE \trunc_ln61_6_reg_2244_reg[16] 
       (.C(ap_clk),
        .CE(trunc_ln61_6_reg_22440),
        .D(add_ln61_6_fu_1392_p2[19]),
        .Q(trunc_ln61_6_reg_2244[16]),
        .R(1'b0));
  FDRE \trunc_ln61_6_reg_2244_reg[17] 
       (.C(ap_clk),
        .CE(trunc_ln61_6_reg_22440),
        .D(add_ln61_6_fu_1392_p2[20]),
        .Q(trunc_ln61_6_reg_2244[17]),
        .R(1'b0));
  FDRE \trunc_ln61_6_reg_2244_reg[18] 
       (.C(ap_clk),
        .CE(trunc_ln61_6_reg_22440),
        .D(add_ln61_6_fu_1392_p2[21]),
        .Q(trunc_ln61_6_reg_2244[18]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_6_reg_2244_reg[18]_i_1 
       (.CI(\trunc_ln61_6_reg_2244_reg[14]_i_1_n_0 ),
        .CO({\trunc_ln61_6_reg_2244_reg[18]_i_1_n_0 ,\trunc_ln61_6_reg_2244_reg[18]_i_1_n_1 ,\trunc_ln61_6_reg_2244_reg[18]_i_1_n_2 ,\trunc_ln61_6_reg_2244_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_1_reg[18:15]),
        .O(add_ln61_6_fu_1392_p2[21:18]),
        .S({\trunc_ln61_6_reg_2244[18]_i_2_n_0 ,\trunc_ln61_6_reg_2244[18]_i_3_n_0 ,\trunc_ln61_6_reg_2244[18]_i_4_n_0 ,\trunc_ln61_6_reg_2244[18]_i_5_n_0 }));
  FDRE \trunc_ln61_6_reg_2244_reg[19] 
       (.C(ap_clk),
        .CE(trunc_ln61_6_reg_22440),
        .D(add_ln61_6_fu_1392_p2[22]),
        .Q(trunc_ln61_6_reg_2244[19]),
        .R(1'b0));
  FDRE \trunc_ln61_6_reg_2244_reg[1] 
       (.C(ap_clk),
        .CE(trunc_ln61_6_reg_22440),
        .D(add_ln61_6_fu_1392_p2[4]),
        .Q(trunc_ln61_6_reg_2244[1]),
        .R(1'b0));
  FDRE \trunc_ln61_6_reg_2244_reg[20] 
       (.C(ap_clk),
        .CE(trunc_ln61_6_reg_22440),
        .D(add_ln61_6_fu_1392_p2[23]),
        .Q(trunc_ln61_6_reg_2244[20]),
        .R(1'b0));
  FDRE \trunc_ln61_6_reg_2244_reg[21] 
       (.C(ap_clk),
        .CE(trunc_ln61_6_reg_22440),
        .D(add_ln61_6_fu_1392_p2[24]),
        .Q(trunc_ln61_6_reg_2244[21]),
        .R(1'b0));
  FDRE \trunc_ln61_6_reg_2244_reg[22] 
       (.C(ap_clk),
        .CE(trunc_ln61_6_reg_22440),
        .D(add_ln61_6_fu_1392_p2[25]),
        .Q(trunc_ln61_6_reg_2244[22]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_6_reg_2244_reg[22]_i_1 
       (.CI(\trunc_ln61_6_reg_2244_reg[18]_i_1_n_0 ),
        .CO({\trunc_ln61_6_reg_2244_reg[22]_i_1_n_0 ,\trunc_ln61_6_reg_2244_reg[22]_i_1_n_1 ,\trunc_ln61_6_reg_2244_reg[22]_i_1_n_2 ,\trunc_ln61_6_reg_2244_reg[22]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_1_reg[22:19]),
        .O(add_ln61_6_fu_1392_p2[25:22]),
        .S({\trunc_ln61_6_reg_2244[22]_i_2_n_0 ,\trunc_ln61_6_reg_2244[22]_i_3_n_0 ,\trunc_ln61_6_reg_2244[22]_i_4_n_0 ,\trunc_ln61_6_reg_2244[22]_i_5_n_0 }));
  FDRE \trunc_ln61_6_reg_2244_reg[23] 
       (.C(ap_clk),
        .CE(trunc_ln61_6_reg_22440),
        .D(add_ln61_6_fu_1392_p2[26]),
        .Q(trunc_ln61_6_reg_2244[23]),
        .R(1'b0));
  FDRE \trunc_ln61_6_reg_2244_reg[24] 
       (.C(ap_clk),
        .CE(trunc_ln61_6_reg_22440),
        .D(add_ln61_6_fu_1392_p2[27]),
        .Q(trunc_ln61_6_reg_2244[24]),
        .R(1'b0));
  FDRE \trunc_ln61_6_reg_2244_reg[25] 
       (.C(ap_clk),
        .CE(trunc_ln61_6_reg_22440),
        .D(add_ln61_6_fu_1392_p2[28]),
        .Q(trunc_ln61_6_reg_2244[25]),
        .R(1'b0));
  FDRE \trunc_ln61_6_reg_2244_reg[26] 
       (.C(ap_clk),
        .CE(trunc_ln61_6_reg_22440),
        .D(add_ln61_6_fu_1392_p2[29]),
        .Q(trunc_ln61_6_reg_2244[26]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_6_reg_2244_reg[26]_i_1 
       (.CI(\trunc_ln61_6_reg_2244_reg[22]_i_1_n_0 ),
        .CO({\trunc_ln61_6_reg_2244_reg[26]_i_1_n_0 ,\trunc_ln61_6_reg_2244_reg[26]_i_1_n_1 ,\trunc_ln61_6_reg_2244_reg[26]_i_1_n_2 ,\trunc_ln61_6_reg_2244_reg[26]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_1_reg[26:23]),
        .O(add_ln61_6_fu_1392_p2[29:26]),
        .S({\trunc_ln61_6_reg_2244[26]_i_2_n_0 ,\trunc_ln61_6_reg_2244[26]_i_3_n_0 ,\trunc_ln61_6_reg_2244[26]_i_4_n_0 ,\trunc_ln61_6_reg_2244[26]_i_5_n_0 }));
  FDRE \trunc_ln61_6_reg_2244_reg[27] 
       (.C(ap_clk),
        .CE(trunc_ln61_6_reg_22440),
        .D(add_ln61_6_fu_1392_p2[30]),
        .Q(trunc_ln61_6_reg_2244[27]),
        .R(1'b0));
  FDRE \trunc_ln61_6_reg_2244_reg[28] 
       (.C(ap_clk),
        .CE(trunc_ln61_6_reg_22440),
        .D(add_ln61_6_fu_1392_p2[31]),
        .Q(trunc_ln61_6_reg_2244[28]),
        .R(1'b0));
  FDRE \trunc_ln61_6_reg_2244_reg[29] 
       (.C(ap_clk),
        .CE(trunc_ln61_6_reg_22440),
        .D(add_ln61_6_fu_1392_p2[32]),
        .Q(trunc_ln61_6_reg_2244[29]),
        .R(1'b0));
  FDRE \trunc_ln61_6_reg_2244_reg[2] 
       (.C(ap_clk),
        .CE(trunc_ln61_6_reg_22440),
        .D(add_ln61_6_fu_1392_p2[5]),
        .Q(trunc_ln61_6_reg_2244[2]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_6_reg_2244_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\trunc_ln61_6_reg_2244_reg[2]_i_1_n_0 ,\trunc_ln61_6_reg_2244_reg[2]_i_1_n_1 ,\trunc_ln61_6_reg_2244_reg[2]_i_1_n_2 ,\trunc_ln61_6_reg_2244_reg[2]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({current_rate_1_reg[2:0],1'b0}),
        .O({add_ln61_6_fu_1392_p2[5:3],\NLW_trunc_ln61_6_reg_2244_reg[2]_i_1_O_UNCONNECTED [0]}),
        .S({\trunc_ln61_6_reg_2244[2]_i_2_n_0 ,\trunc_ln61_6_reg_2244[2]_i_3_n_0 ,\trunc_ln61_6_reg_2244[2]_i_4_n_0 ,mad_I_o_mem_read_reg_2069[2]}));
  FDRE \trunc_ln61_6_reg_2244_reg[30] 
       (.C(ap_clk),
        .CE(trunc_ln61_6_reg_22440),
        .D(add_ln61_6_fu_1392_p2[33]),
        .Q(trunc_ln61_6_reg_2244[30]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_6_reg_2244_reg[30]_i_1 
       (.CI(\trunc_ln61_6_reg_2244_reg[26]_i_1_n_0 ),
        .CO({\trunc_ln61_6_reg_2244_reg[30]_i_1_n_0 ,\trunc_ln61_6_reg_2244_reg[30]_i_1_n_1 ,\trunc_ln61_6_reg_2244_reg[30]_i_1_n_2 ,\trunc_ln61_6_reg_2244_reg[30]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_1_reg[30:27]),
        .O(add_ln61_6_fu_1392_p2[33:30]),
        .S({\trunc_ln61_6_reg_2244[30]_i_2_n_0 ,\trunc_ln61_6_reg_2244[30]_i_3_n_0 ,\trunc_ln61_6_reg_2244[30]_i_4_n_0 ,\trunc_ln61_6_reg_2244[30]_i_5_n_0 }));
  FDRE \trunc_ln61_6_reg_2244_reg[31] 
       (.C(ap_clk),
        .CE(trunc_ln61_6_reg_22440),
        .D(add_ln61_6_fu_1392_p2[34]),
        .Q(trunc_ln61_6_reg_2244[31]),
        .R(1'b0));
  FDRE \trunc_ln61_6_reg_2244_reg[32] 
       (.C(ap_clk),
        .CE(trunc_ln61_6_reg_22440),
        .D(add_ln61_6_fu_1392_p2[35]),
        .Q(trunc_ln61_6_reg_2244[32]),
        .R(1'b0));
  FDRE \trunc_ln61_6_reg_2244_reg[33] 
       (.C(ap_clk),
        .CE(trunc_ln61_6_reg_22440),
        .D(add_ln61_6_fu_1392_p2[36]),
        .Q(trunc_ln61_6_reg_2244[33]),
        .R(1'b0));
  FDRE \trunc_ln61_6_reg_2244_reg[34] 
       (.C(ap_clk),
        .CE(trunc_ln61_6_reg_22440),
        .D(add_ln61_6_fu_1392_p2[37]),
        .Q(trunc_ln61_6_reg_2244[34]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_6_reg_2244_reg[34]_i_1 
       (.CI(\trunc_ln61_6_reg_2244_reg[30]_i_1_n_0 ),
        .CO({\trunc_ln61_6_reg_2244_reg[34]_i_1_n_0 ,\trunc_ln61_6_reg_2244_reg[34]_i_1_n_1 ,\trunc_ln61_6_reg_2244_reg[34]_i_1_n_2 ,\trunc_ln61_6_reg_2244_reg[34]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({mad_I_o_mem_read_reg_2069[36:34],\trunc_ln61_6_reg_2244[34]_i_2_n_0 }),
        .O(add_ln61_6_fu_1392_p2[37:34]),
        .S({\trunc_ln61_6_reg_2244[34]_i_3_n_0 ,\trunc_ln61_6_reg_2244[34]_i_4_n_0 ,\trunc_ln61_6_reg_2244[34]_i_5_n_0 ,\trunc_ln61_6_reg_2244[34]_i_6_n_0 }));
  FDRE \trunc_ln61_6_reg_2244_reg[35] 
       (.C(ap_clk),
        .CE(trunc_ln61_6_reg_22440),
        .D(add_ln61_6_fu_1392_p2[38]),
        .Q(trunc_ln61_6_reg_2244[35]),
        .R(1'b0));
  FDRE \trunc_ln61_6_reg_2244_reg[36] 
       (.C(ap_clk),
        .CE(trunc_ln61_6_reg_22440),
        .D(add_ln61_6_fu_1392_p2[39]),
        .Q(trunc_ln61_6_reg_2244[36]),
        .R(1'b0));
  FDRE \trunc_ln61_6_reg_2244_reg[37] 
       (.C(ap_clk),
        .CE(trunc_ln61_6_reg_22440),
        .D(add_ln61_6_fu_1392_p2[40]),
        .Q(trunc_ln61_6_reg_2244[37]),
        .R(1'b0));
  FDRE \trunc_ln61_6_reg_2244_reg[38] 
       (.C(ap_clk),
        .CE(trunc_ln61_6_reg_22440),
        .D(add_ln61_6_fu_1392_p2[41]),
        .Q(trunc_ln61_6_reg_2244[38]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_6_reg_2244_reg[38]_i_1 
       (.CI(\trunc_ln61_6_reg_2244_reg[34]_i_1_n_0 ),
        .CO({\trunc_ln61_6_reg_2244_reg[38]_i_1_n_0 ,\trunc_ln61_6_reg_2244_reg[38]_i_1_n_1 ,\trunc_ln61_6_reg_2244_reg[38]_i_1_n_2 ,\trunc_ln61_6_reg_2244_reg[38]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(mad_I_o_mem_read_reg_2069[40:37]),
        .O(add_ln61_6_fu_1392_p2[41:38]),
        .S({\trunc_ln61_6_reg_2244[38]_i_2_n_0 ,\trunc_ln61_6_reg_2244[38]_i_3_n_0 ,\trunc_ln61_6_reg_2244[38]_i_4_n_0 ,\trunc_ln61_6_reg_2244[38]_i_5_n_0 }));
  FDRE \trunc_ln61_6_reg_2244_reg[39] 
       (.C(ap_clk),
        .CE(trunc_ln61_6_reg_22440),
        .D(add_ln61_6_fu_1392_p2[42]),
        .Q(trunc_ln61_6_reg_2244[39]),
        .R(1'b0));
  FDRE \trunc_ln61_6_reg_2244_reg[3] 
       (.C(ap_clk),
        .CE(trunc_ln61_6_reg_22440),
        .D(add_ln61_6_fu_1392_p2[6]),
        .Q(trunc_ln61_6_reg_2244[3]),
        .R(1'b0));
  FDRE \trunc_ln61_6_reg_2244_reg[40] 
       (.C(ap_clk),
        .CE(trunc_ln61_6_reg_22440),
        .D(add_ln61_6_fu_1392_p2[43]),
        .Q(trunc_ln61_6_reg_2244[40]),
        .R(1'b0));
  FDRE \trunc_ln61_6_reg_2244_reg[41] 
       (.C(ap_clk),
        .CE(trunc_ln61_6_reg_22440),
        .D(add_ln61_6_fu_1392_p2[44]),
        .Q(trunc_ln61_6_reg_2244[41]),
        .R(1'b0));
  FDRE \trunc_ln61_6_reg_2244_reg[42] 
       (.C(ap_clk),
        .CE(trunc_ln61_6_reg_22440),
        .D(add_ln61_6_fu_1392_p2[45]),
        .Q(trunc_ln61_6_reg_2244[42]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_6_reg_2244_reg[42]_i_1 
       (.CI(\trunc_ln61_6_reg_2244_reg[38]_i_1_n_0 ),
        .CO({\trunc_ln61_6_reg_2244_reg[42]_i_1_n_0 ,\trunc_ln61_6_reg_2244_reg[42]_i_1_n_1 ,\trunc_ln61_6_reg_2244_reg[42]_i_1_n_2 ,\trunc_ln61_6_reg_2244_reg[42]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(mad_I_o_mem_read_reg_2069[44:41]),
        .O(add_ln61_6_fu_1392_p2[45:42]),
        .S({\trunc_ln61_6_reg_2244[42]_i_2_n_0 ,\trunc_ln61_6_reg_2244[42]_i_3_n_0 ,\trunc_ln61_6_reg_2244[42]_i_4_n_0 ,\trunc_ln61_6_reg_2244[42]_i_5_n_0 }));
  FDRE \trunc_ln61_6_reg_2244_reg[43] 
       (.C(ap_clk),
        .CE(trunc_ln61_6_reg_22440),
        .D(add_ln61_6_fu_1392_p2[46]),
        .Q(trunc_ln61_6_reg_2244[43]),
        .R(1'b0));
  FDRE \trunc_ln61_6_reg_2244_reg[44] 
       (.C(ap_clk),
        .CE(trunc_ln61_6_reg_22440),
        .D(add_ln61_6_fu_1392_p2[47]),
        .Q(trunc_ln61_6_reg_2244[44]),
        .R(1'b0));
  FDRE \trunc_ln61_6_reg_2244_reg[45] 
       (.C(ap_clk),
        .CE(trunc_ln61_6_reg_22440),
        .D(add_ln61_6_fu_1392_p2[48]),
        .Q(trunc_ln61_6_reg_2244[45]),
        .R(1'b0));
  FDRE \trunc_ln61_6_reg_2244_reg[46] 
       (.C(ap_clk),
        .CE(trunc_ln61_6_reg_22440),
        .D(add_ln61_6_fu_1392_p2[49]),
        .Q(trunc_ln61_6_reg_2244[46]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_6_reg_2244_reg[46]_i_1 
       (.CI(\trunc_ln61_6_reg_2244_reg[42]_i_1_n_0 ),
        .CO({\trunc_ln61_6_reg_2244_reg[46]_i_1_n_0 ,\trunc_ln61_6_reg_2244_reg[46]_i_1_n_1 ,\trunc_ln61_6_reg_2244_reg[46]_i_1_n_2 ,\trunc_ln61_6_reg_2244_reg[46]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(mad_I_o_mem_read_reg_2069[48:45]),
        .O(add_ln61_6_fu_1392_p2[49:46]),
        .S({\trunc_ln61_6_reg_2244[46]_i_2_n_0 ,\trunc_ln61_6_reg_2244[46]_i_3_n_0 ,\trunc_ln61_6_reg_2244[46]_i_4_n_0 ,\trunc_ln61_6_reg_2244[46]_i_5_n_0 }));
  FDRE \trunc_ln61_6_reg_2244_reg[47] 
       (.C(ap_clk),
        .CE(trunc_ln61_6_reg_22440),
        .D(add_ln61_6_fu_1392_p2[50]),
        .Q(trunc_ln61_6_reg_2244[47]),
        .R(1'b0));
  FDRE \trunc_ln61_6_reg_2244_reg[48] 
       (.C(ap_clk),
        .CE(trunc_ln61_6_reg_22440),
        .D(add_ln61_6_fu_1392_p2[51]),
        .Q(trunc_ln61_6_reg_2244[48]),
        .R(1'b0));
  FDRE \trunc_ln61_6_reg_2244_reg[49] 
       (.C(ap_clk),
        .CE(trunc_ln61_6_reg_22440),
        .D(add_ln61_6_fu_1392_p2[52]),
        .Q(trunc_ln61_6_reg_2244[49]),
        .R(1'b0));
  FDRE \trunc_ln61_6_reg_2244_reg[4] 
       (.C(ap_clk),
        .CE(trunc_ln61_6_reg_22440),
        .D(add_ln61_6_fu_1392_p2[7]),
        .Q(trunc_ln61_6_reg_2244[4]),
        .R(1'b0));
  FDRE \trunc_ln61_6_reg_2244_reg[50] 
       (.C(ap_clk),
        .CE(trunc_ln61_6_reg_22440),
        .D(add_ln61_6_fu_1392_p2[53]),
        .Q(trunc_ln61_6_reg_2244[50]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_6_reg_2244_reg[50]_i_1 
       (.CI(\trunc_ln61_6_reg_2244_reg[46]_i_1_n_0 ),
        .CO({\trunc_ln61_6_reg_2244_reg[50]_i_1_n_0 ,\trunc_ln61_6_reg_2244_reg[50]_i_1_n_1 ,\trunc_ln61_6_reg_2244_reg[50]_i_1_n_2 ,\trunc_ln61_6_reg_2244_reg[50]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(mad_I_o_mem_read_reg_2069[52:49]),
        .O(add_ln61_6_fu_1392_p2[53:50]),
        .S({\trunc_ln61_6_reg_2244[50]_i_2_n_0 ,\trunc_ln61_6_reg_2244[50]_i_3_n_0 ,\trunc_ln61_6_reg_2244[50]_i_4_n_0 ,\trunc_ln61_6_reg_2244[50]_i_5_n_0 }));
  FDRE \trunc_ln61_6_reg_2244_reg[51] 
       (.C(ap_clk),
        .CE(trunc_ln61_6_reg_22440),
        .D(add_ln61_6_fu_1392_p2[54]),
        .Q(trunc_ln61_6_reg_2244[51]),
        .R(1'b0));
  FDRE \trunc_ln61_6_reg_2244_reg[52] 
       (.C(ap_clk),
        .CE(trunc_ln61_6_reg_22440),
        .D(add_ln61_6_fu_1392_p2[55]),
        .Q(trunc_ln61_6_reg_2244[52]),
        .R(1'b0));
  FDRE \trunc_ln61_6_reg_2244_reg[53] 
       (.C(ap_clk),
        .CE(trunc_ln61_6_reg_22440),
        .D(add_ln61_6_fu_1392_p2[56]),
        .Q(trunc_ln61_6_reg_2244[53]),
        .R(1'b0));
  FDRE \trunc_ln61_6_reg_2244_reg[54] 
       (.C(ap_clk),
        .CE(trunc_ln61_6_reg_22440),
        .D(add_ln61_6_fu_1392_p2[57]),
        .Q(trunc_ln61_6_reg_2244[54]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_6_reg_2244_reg[54]_i_1 
       (.CI(\trunc_ln61_6_reg_2244_reg[50]_i_1_n_0 ),
        .CO({\trunc_ln61_6_reg_2244_reg[54]_i_1_n_0 ,\trunc_ln61_6_reg_2244_reg[54]_i_1_n_1 ,\trunc_ln61_6_reg_2244_reg[54]_i_1_n_2 ,\trunc_ln61_6_reg_2244_reg[54]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(mad_I_o_mem_read_reg_2069[56:53]),
        .O(add_ln61_6_fu_1392_p2[57:54]),
        .S({\trunc_ln61_6_reg_2244[54]_i_2_n_0 ,\trunc_ln61_6_reg_2244[54]_i_3_n_0 ,\trunc_ln61_6_reg_2244[54]_i_4_n_0 ,\trunc_ln61_6_reg_2244[54]_i_5_n_0 }));
  FDRE \trunc_ln61_6_reg_2244_reg[55] 
       (.C(ap_clk),
        .CE(trunc_ln61_6_reg_22440),
        .D(add_ln61_6_fu_1392_p2[58]),
        .Q(trunc_ln61_6_reg_2244[55]),
        .R(1'b0));
  FDRE \trunc_ln61_6_reg_2244_reg[56] 
       (.C(ap_clk),
        .CE(trunc_ln61_6_reg_22440),
        .D(add_ln61_6_fu_1392_p2[59]),
        .Q(trunc_ln61_6_reg_2244[56]),
        .R(1'b0));
  FDRE \trunc_ln61_6_reg_2244_reg[57] 
       (.C(ap_clk),
        .CE(trunc_ln61_6_reg_22440),
        .D(add_ln61_6_fu_1392_p2[60]),
        .Q(trunc_ln61_6_reg_2244[57]),
        .R(1'b0));
  FDRE \trunc_ln61_6_reg_2244_reg[58] 
       (.C(ap_clk),
        .CE(trunc_ln61_6_reg_22440),
        .D(add_ln61_6_fu_1392_p2[61]),
        .Q(trunc_ln61_6_reg_2244[58]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_6_reg_2244_reg[58]_i_1 
       (.CI(\trunc_ln61_6_reg_2244_reg[54]_i_1_n_0 ),
        .CO({\trunc_ln61_6_reg_2244_reg[58]_i_1_n_0 ,\trunc_ln61_6_reg_2244_reg[58]_i_1_n_1 ,\trunc_ln61_6_reg_2244_reg[58]_i_1_n_2 ,\trunc_ln61_6_reg_2244_reg[58]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(mad_I_o_mem_read_reg_2069[60:57]),
        .O(add_ln61_6_fu_1392_p2[61:58]),
        .S({\trunc_ln61_6_reg_2244[58]_i_2_n_0 ,\trunc_ln61_6_reg_2244[58]_i_3_n_0 ,\trunc_ln61_6_reg_2244[58]_i_4_n_0 ,\trunc_ln61_6_reg_2244[58]_i_5_n_0 }));
  FDRE \trunc_ln61_6_reg_2244_reg[59] 
       (.C(ap_clk),
        .CE(trunc_ln61_6_reg_22440),
        .D(add_ln61_6_fu_1392_p2[62]),
        .Q(trunc_ln61_6_reg_2244[59]),
        .R(1'b0));
  FDRE \trunc_ln61_6_reg_2244_reg[5] 
       (.C(ap_clk),
        .CE(trunc_ln61_6_reg_22440),
        .D(add_ln61_6_fu_1392_p2[8]),
        .Q(trunc_ln61_6_reg_2244[5]),
        .R(1'b0));
  FDRE \trunc_ln61_6_reg_2244_reg[60] 
       (.C(ap_clk),
        .CE(trunc_ln61_6_reg_22440),
        .D(add_ln61_6_fu_1392_p2[63]),
        .Q(trunc_ln61_6_reg_2244[60]),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \trunc_ln61_6_reg_2244_reg[60]_i_11 
       (.CI(\trunc_ln61_6_reg_2244_reg[60]_i_26_n_0 ),
        .CO({\trunc_ln61_6_reg_2244_reg[60]_i_11_n_0 ,\trunc_ln61_6_reg_2244_reg[60]_i_11_n_1 ,\trunc_ln61_6_reg_2244_reg[60]_i_11_n_2 ,\trunc_ln61_6_reg_2244_reg[60]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_trunc_ln61_6_reg_2244_reg[60]_i_11_O_UNCONNECTED [3:0]),
        .S({\trunc_ln61_6_reg_2244[60]_i_27_n_0 ,\trunc_ln61_6_reg_2244[60]_i_28_n_0 ,\trunc_ln61_6_reg_2244[60]_i_29_n_0 ,\trunc_ln61_6_reg_2244[60]_i_30_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_6_reg_2244_reg[60]_i_2 
       (.CI(\trunc_ln61_6_reg_2244_reg[58]_i_1_n_0 ),
        .CO({\NLW_trunc_ln61_6_reg_2244_reg[60]_i_2_CO_UNCONNECTED [3:1],\trunc_ln61_6_reg_2244_reg[60]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,mad_I_o_mem_read_reg_2069[61]}),
        .O({\NLW_trunc_ln61_6_reg_2244_reg[60]_i_2_O_UNCONNECTED [3:2],add_ln61_6_fu_1392_p2[63:62]}),
        .S({1'b0,1'b0,\trunc_ln61_6_reg_2244[60]_i_7_n_0 ,\trunc_ln61_6_reg_2244[60]_i_8_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \trunc_ln61_6_reg_2244_reg[60]_i_21 
       (.CI(1'b0),
        .CO({\trunc_ln61_6_reg_2244_reg[60]_i_21_n_0 ,\trunc_ln61_6_reg_2244_reg[60]_i_21_n_1 ,\trunc_ln61_6_reg_2244_reg[60]_i_21_n_2 ,\trunc_ln61_6_reg_2244_reg[60]_i_21_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\trunc_ln61_6_reg_2244[60]_i_35_n_0 ,\trunc_ln61_6_reg_2244[60]_i_36_n_0 ,\trunc_ln61_6_reg_2244[60]_i_37_n_0 }),
        .O(\NLW_trunc_ln61_6_reg_2244_reg[60]_i_21_O_UNCONNECTED [3:0]),
        .S({\trunc_ln61_6_reg_2244[60]_i_38_n_0 ,\trunc_ln61_6_reg_2244[60]_i_39_n_0 ,\trunc_ln61_6_reg_2244[60]_i_40_n_0 ,\trunc_ln61_6_reg_2244[60]_i_41_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \trunc_ln61_6_reg_2244_reg[60]_i_26 
       (.CI(\trunc_ln61_6_reg_2244_reg[60]_i_42_n_0 ),
        .CO({\trunc_ln61_6_reg_2244_reg[60]_i_26_n_0 ,\trunc_ln61_6_reg_2244_reg[60]_i_26_n_1 ,\trunc_ln61_6_reg_2244_reg[60]_i_26_n_2 ,\trunc_ln61_6_reg_2244_reg[60]_i_26_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_trunc_ln61_6_reg_2244_reg[60]_i_26_O_UNCONNECTED [3:0]),
        .S({\trunc_ln61_6_reg_2244[60]_i_43_n_0 ,\trunc_ln61_6_reg_2244[60]_i_44_n_0 ,\trunc_ln61_6_reg_2244[60]_i_45_n_0 ,\trunc_ln61_6_reg_2244[60]_i_46_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \trunc_ln61_6_reg_2244_reg[60]_i_3 
       (.CI(\trunc_ln61_6_reg_2244_reg[60]_i_9_n_0 ),
        .CO({\NLW_trunc_ln61_6_reg_2244_reg[60]_i_3_CO_UNCONNECTED [3:1],icmp_ln58_12_fu_1352_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,current_rate_1_reg[31]}),
        .O(\NLW_trunc_ln61_6_reg_2244_reg[60]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\trunc_ln61_6_reg_2244[60]_i_10_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \trunc_ln61_6_reg_2244_reg[60]_i_4 
       (.CI(\trunc_ln61_6_reg_2244_reg[60]_i_11_n_0 ),
        .CO({icmp_ln58_13_fu_1362_p2,\trunc_ln61_6_reg_2244_reg[60]_i_4_n_1 ,\trunc_ln61_6_reg_2244_reg[60]_i_4_n_2 ,\trunc_ln61_6_reg_2244_reg[60]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({current_factor_1_reg[31],1'b0,1'b0,1'b0}),
        .O(\NLW_trunc_ln61_6_reg_2244_reg[60]_i_4_O_UNCONNECTED [3:0]),
        .S({\trunc_ln61_6_reg_2244[60]_i_12_n_0 ,\trunc_ln61_6_reg_2244[60]_i_13_n_0 ,\trunc_ln61_6_reg_2244[60]_i_14_n_0 ,\trunc_ln61_6_reg_2244[60]_i_15_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \trunc_ln61_6_reg_2244_reg[60]_i_42 
       (.CI(1'b0),
        .CO({\trunc_ln61_6_reg_2244_reg[60]_i_42_n_0 ,\trunc_ln61_6_reg_2244_reg[60]_i_42_n_1 ,\trunc_ln61_6_reg_2244_reg[60]_i_42_n_2 ,\trunc_ln61_6_reg_2244_reg[60]_i_42_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\trunc_ln61_6_reg_2244[60]_i_47_n_0 }),
        .O(\NLW_trunc_ln61_6_reg_2244_reg[60]_i_42_O_UNCONNECTED [3:0]),
        .S({\trunc_ln61_6_reg_2244[60]_i_48_n_0 ,\trunc_ln61_6_reg_2244[60]_i_49_n_0 ,\trunc_ln61_6_reg_2244[60]_i_50_n_0 ,\trunc_ln61_6_reg_2244[60]_i_51_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \trunc_ln61_6_reg_2244_reg[60]_i_9 
       (.CI(\trunc_ln61_6_reg_2244_reg[60]_i_21_n_0 ),
        .CO({\trunc_ln61_6_reg_2244_reg[60]_i_9_n_0 ,\trunc_ln61_6_reg_2244_reg[60]_i_9_n_1 ,\trunc_ln61_6_reg_2244_reg[60]_i_9_n_2 ,\trunc_ln61_6_reg_2244_reg[60]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_trunc_ln61_6_reg_2244_reg[60]_i_9_O_UNCONNECTED [3:0]),
        .S({\trunc_ln61_6_reg_2244[60]_i_22_n_0 ,\trunc_ln61_6_reg_2244[60]_i_23_n_0 ,\trunc_ln61_6_reg_2244[60]_i_24_n_0 ,\trunc_ln61_6_reg_2244[60]_i_25_n_0 }));
  FDRE \trunc_ln61_6_reg_2244_reg[6] 
       (.C(ap_clk),
        .CE(trunc_ln61_6_reg_22440),
        .D(add_ln61_6_fu_1392_p2[9]),
        .Q(trunc_ln61_6_reg_2244[6]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_6_reg_2244_reg[6]_i_1 
       (.CI(\trunc_ln61_6_reg_2244_reg[2]_i_1_n_0 ),
        .CO({\trunc_ln61_6_reg_2244_reg[6]_i_1_n_0 ,\trunc_ln61_6_reg_2244_reg[6]_i_1_n_1 ,\trunc_ln61_6_reg_2244_reg[6]_i_1_n_2 ,\trunc_ln61_6_reg_2244_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_1_reg[6:3]),
        .O(add_ln61_6_fu_1392_p2[9:6]),
        .S({\trunc_ln61_6_reg_2244[6]_i_2_n_0 ,\trunc_ln61_6_reg_2244[6]_i_3_n_0 ,\trunc_ln61_6_reg_2244[6]_i_4_n_0 ,\trunc_ln61_6_reg_2244[6]_i_5_n_0 }));
  FDRE \trunc_ln61_6_reg_2244_reg[7] 
       (.C(ap_clk),
        .CE(trunc_ln61_6_reg_22440),
        .D(add_ln61_6_fu_1392_p2[10]),
        .Q(trunc_ln61_6_reg_2244[7]),
        .R(1'b0));
  FDRE \trunc_ln61_6_reg_2244_reg[8] 
       (.C(ap_clk),
        .CE(trunc_ln61_6_reg_22440),
        .D(add_ln61_6_fu_1392_p2[11]),
        .Q(trunc_ln61_6_reg_2244[8]),
        .R(1'b0));
  FDRE \trunc_ln61_6_reg_2244_reg[9] 
       (.C(ap_clk),
        .CE(trunc_ln61_6_reg_22440),
        .D(add_ln61_6_fu_1392_p2[12]),
        .Q(trunc_ln61_6_reg_2244[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_7_reg_2266[10]_i_2 
       (.I0(current_rate_11_reg[10]),
        .I1(std_I_o_mem_read_reg_2064[13]),
        .O(\trunc_ln61_7_reg_2266[10]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_7_reg_2266[10]_i_3 
       (.I0(current_rate_11_reg[9]),
        .I1(std_I_o_mem_read_reg_2064[12]),
        .O(\trunc_ln61_7_reg_2266[10]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_7_reg_2266[10]_i_4 
       (.I0(current_rate_11_reg[8]),
        .I1(std_I_o_mem_read_reg_2064[11]),
        .O(\trunc_ln61_7_reg_2266[10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_7_reg_2266[10]_i_5 
       (.I0(current_rate_11_reg[7]),
        .I1(std_I_o_mem_read_reg_2064[10]),
        .O(\trunc_ln61_7_reg_2266[10]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_7_reg_2266[14]_i_2 
       (.I0(current_rate_11_reg[14]),
        .I1(std_I_o_mem_read_reg_2064[17]),
        .O(\trunc_ln61_7_reg_2266[14]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_7_reg_2266[14]_i_3 
       (.I0(current_rate_11_reg[13]),
        .I1(std_I_o_mem_read_reg_2064[16]),
        .O(\trunc_ln61_7_reg_2266[14]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_7_reg_2266[14]_i_4 
       (.I0(current_rate_11_reg[12]),
        .I1(std_I_o_mem_read_reg_2064[15]),
        .O(\trunc_ln61_7_reg_2266[14]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_7_reg_2266[14]_i_5 
       (.I0(current_rate_11_reg[11]),
        .I1(std_I_o_mem_read_reg_2064[14]),
        .O(\trunc_ln61_7_reg_2266[14]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_7_reg_2266[18]_i_2 
       (.I0(current_rate_11_reg[18]),
        .I1(std_I_o_mem_read_reg_2064[21]),
        .O(\trunc_ln61_7_reg_2266[18]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_7_reg_2266[18]_i_3 
       (.I0(current_rate_11_reg[17]),
        .I1(std_I_o_mem_read_reg_2064[20]),
        .O(\trunc_ln61_7_reg_2266[18]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_7_reg_2266[18]_i_4 
       (.I0(current_rate_11_reg[16]),
        .I1(std_I_o_mem_read_reg_2064[19]),
        .O(\trunc_ln61_7_reg_2266[18]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_7_reg_2266[18]_i_5 
       (.I0(current_rate_11_reg[15]),
        .I1(std_I_o_mem_read_reg_2064[18]),
        .O(\trunc_ln61_7_reg_2266[18]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_7_reg_2266[22]_i_2 
       (.I0(current_rate_11_reg[22]),
        .I1(std_I_o_mem_read_reg_2064[25]),
        .O(\trunc_ln61_7_reg_2266[22]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_7_reg_2266[22]_i_3 
       (.I0(current_rate_11_reg[21]),
        .I1(std_I_o_mem_read_reg_2064[24]),
        .O(\trunc_ln61_7_reg_2266[22]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_7_reg_2266[22]_i_4 
       (.I0(current_rate_11_reg[20]),
        .I1(std_I_o_mem_read_reg_2064[23]),
        .O(\trunc_ln61_7_reg_2266[22]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_7_reg_2266[22]_i_5 
       (.I0(current_rate_11_reg[19]),
        .I1(std_I_o_mem_read_reg_2064[22]),
        .O(\trunc_ln61_7_reg_2266[22]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_7_reg_2266[26]_i_2 
       (.I0(current_rate_11_reg[26]),
        .I1(std_I_o_mem_read_reg_2064[29]),
        .O(\trunc_ln61_7_reg_2266[26]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_7_reg_2266[26]_i_3 
       (.I0(current_rate_11_reg[25]),
        .I1(std_I_o_mem_read_reg_2064[28]),
        .O(\trunc_ln61_7_reg_2266[26]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_7_reg_2266[26]_i_4 
       (.I0(current_rate_11_reg[24]),
        .I1(std_I_o_mem_read_reg_2064[27]),
        .O(\trunc_ln61_7_reg_2266[26]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_7_reg_2266[26]_i_5 
       (.I0(current_rate_11_reg[23]),
        .I1(std_I_o_mem_read_reg_2064[26]),
        .O(\trunc_ln61_7_reg_2266[26]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_7_reg_2266[2]_i_2 
       (.I0(current_rate_11_reg[2]),
        .I1(std_I_o_mem_read_reg_2064[5]),
        .O(\trunc_ln61_7_reg_2266[2]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_7_reg_2266[2]_i_3 
       (.I0(current_rate_11_reg[1]),
        .I1(std_I_o_mem_read_reg_2064[4]),
        .O(\trunc_ln61_7_reg_2266[2]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_7_reg_2266[2]_i_4 
       (.I0(current_rate_11_reg[0]),
        .I1(std_I_o_mem_read_reg_2064[3]),
        .O(\trunc_ln61_7_reg_2266[2]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_7_reg_2266[30]_i_2 
       (.I0(current_rate_11_reg[30]),
        .I1(std_I_o_mem_read_reg_2064[33]),
        .O(\trunc_ln61_7_reg_2266[30]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_7_reg_2266[30]_i_3 
       (.I0(current_rate_11_reg[29]),
        .I1(std_I_o_mem_read_reg_2064[32]),
        .O(\trunc_ln61_7_reg_2266[30]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_7_reg_2266[30]_i_4 
       (.I0(current_rate_11_reg[28]),
        .I1(std_I_o_mem_read_reg_2064[31]),
        .O(\trunc_ln61_7_reg_2266[30]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_7_reg_2266[30]_i_5 
       (.I0(current_rate_11_reg[27]),
        .I1(std_I_o_mem_read_reg_2064[30]),
        .O(\trunc_ln61_7_reg_2266[30]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln61_7_reg_2266[34]_i_2 
       (.I0(std_I_o_mem_read_reg_2064[34]),
        .O(\trunc_ln61_7_reg_2266[34]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_7_reg_2266[34]_i_3 
       (.I0(std_I_o_mem_read_reg_2064[36]),
        .I1(std_I_o_mem_read_reg_2064[37]),
        .O(\trunc_ln61_7_reg_2266[34]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_7_reg_2266[34]_i_4 
       (.I0(std_I_o_mem_read_reg_2064[35]),
        .I1(std_I_o_mem_read_reg_2064[36]),
        .O(\trunc_ln61_7_reg_2266[34]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_7_reg_2266[34]_i_5 
       (.I0(std_I_o_mem_read_reg_2064[34]),
        .I1(std_I_o_mem_read_reg_2064[35]),
        .O(\trunc_ln61_7_reg_2266[34]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_7_reg_2266[34]_i_6 
       (.I0(std_I_o_mem_read_reg_2064[34]),
        .I1(current_rate_11_reg[31]),
        .O(\trunc_ln61_7_reg_2266[34]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_7_reg_2266[38]_i_2 
       (.I0(std_I_o_mem_read_reg_2064[40]),
        .I1(std_I_o_mem_read_reg_2064[41]),
        .O(\trunc_ln61_7_reg_2266[38]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_7_reg_2266[38]_i_3 
       (.I0(std_I_o_mem_read_reg_2064[39]),
        .I1(std_I_o_mem_read_reg_2064[40]),
        .O(\trunc_ln61_7_reg_2266[38]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_7_reg_2266[38]_i_4 
       (.I0(std_I_o_mem_read_reg_2064[38]),
        .I1(std_I_o_mem_read_reg_2064[39]),
        .O(\trunc_ln61_7_reg_2266[38]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_7_reg_2266[38]_i_5 
       (.I0(std_I_o_mem_read_reg_2064[37]),
        .I1(std_I_o_mem_read_reg_2064[38]),
        .O(\trunc_ln61_7_reg_2266[38]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_7_reg_2266[42]_i_2 
       (.I0(std_I_o_mem_read_reg_2064[44]),
        .I1(std_I_o_mem_read_reg_2064[45]),
        .O(\trunc_ln61_7_reg_2266[42]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_7_reg_2266[42]_i_3 
       (.I0(std_I_o_mem_read_reg_2064[43]),
        .I1(std_I_o_mem_read_reg_2064[44]),
        .O(\trunc_ln61_7_reg_2266[42]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_7_reg_2266[42]_i_4 
       (.I0(std_I_o_mem_read_reg_2064[42]),
        .I1(std_I_o_mem_read_reg_2064[43]),
        .O(\trunc_ln61_7_reg_2266[42]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_7_reg_2266[42]_i_5 
       (.I0(std_I_o_mem_read_reg_2064[41]),
        .I1(std_I_o_mem_read_reg_2064[42]),
        .O(\trunc_ln61_7_reg_2266[42]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_7_reg_2266[46]_i_2 
       (.I0(std_I_o_mem_read_reg_2064[48]),
        .I1(std_I_o_mem_read_reg_2064[49]),
        .O(\trunc_ln61_7_reg_2266[46]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_7_reg_2266[46]_i_3 
       (.I0(std_I_o_mem_read_reg_2064[47]),
        .I1(std_I_o_mem_read_reg_2064[48]),
        .O(\trunc_ln61_7_reg_2266[46]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_7_reg_2266[46]_i_4 
       (.I0(std_I_o_mem_read_reg_2064[46]),
        .I1(std_I_o_mem_read_reg_2064[47]),
        .O(\trunc_ln61_7_reg_2266[46]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_7_reg_2266[46]_i_5 
       (.I0(std_I_o_mem_read_reg_2064[45]),
        .I1(std_I_o_mem_read_reg_2064[46]),
        .O(\trunc_ln61_7_reg_2266[46]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_7_reg_2266[50]_i_2 
       (.I0(std_I_o_mem_read_reg_2064[52]),
        .I1(std_I_o_mem_read_reg_2064[53]),
        .O(\trunc_ln61_7_reg_2266[50]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_7_reg_2266[50]_i_3 
       (.I0(std_I_o_mem_read_reg_2064[51]),
        .I1(std_I_o_mem_read_reg_2064[52]),
        .O(\trunc_ln61_7_reg_2266[50]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_7_reg_2266[50]_i_4 
       (.I0(std_I_o_mem_read_reg_2064[50]),
        .I1(std_I_o_mem_read_reg_2064[51]),
        .O(\trunc_ln61_7_reg_2266[50]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_7_reg_2266[50]_i_5 
       (.I0(std_I_o_mem_read_reg_2064[49]),
        .I1(std_I_o_mem_read_reg_2064[50]),
        .O(\trunc_ln61_7_reg_2266[50]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_7_reg_2266[54]_i_2 
       (.I0(std_I_o_mem_read_reg_2064[56]),
        .I1(std_I_o_mem_read_reg_2064[57]),
        .O(\trunc_ln61_7_reg_2266[54]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_7_reg_2266[54]_i_3 
       (.I0(std_I_o_mem_read_reg_2064[55]),
        .I1(std_I_o_mem_read_reg_2064[56]),
        .O(\trunc_ln61_7_reg_2266[54]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_7_reg_2266[54]_i_4 
       (.I0(std_I_o_mem_read_reg_2064[54]),
        .I1(std_I_o_mem_read_reg_2064[55]),
        .O(\trunc_ln61_7_reg_2266[54]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_7_reg_2266[54]_i_5 
       (.I0(std_I_o_mem_read_reg_2064[53]),
        .I1(std_I_o_mem_read_reg_2064[54]),
        .O(\trunc_ln61_7_reg_2266[54]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_7_reg_2266[58]_i_2 
       (.I0(std_I_o_mem_read_reg_2064[60]),
        .I1(std_I_o_mem_read_reg_2064[61]),
        .O(\trunc_ln61_7_reg_2266[58]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_7_reg_2266[58]_i_3 
       (.I0(std_I_o_mem_read_reg_2064[59]),
        .I1(std_I_o_mem_read_reg_2064[60]),
        .O(\trunc_ln61_7_reg_2266[58]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_7_reg_2266[58]_i_4 
       (.I0(std_I_o_mem_read_reg_2064[58]),
        .I1(std_I_o_mem_read_reg_2064[59]),
        .O(\trunc_ln61_7_reg_2266[58]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_7_reg_2266[58]_i_5 
       (.I0(std_I_o_mem_read_reg_2064[57]),
        .I1(std_I_o_mem_read_reg_2064[58]),
        .O(\trunc_ln61_7_reg_2266[58]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_7_reg_2266[60]_i_10 
       (.I0(current_rate_11_reg[31]),
        .I1(current_rate_11_reg[30]),
        .O(\trunc_ln61_7_reg_2266[60]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_7_reg_2266[60]_i_12 
       (.I0(current_factor_11_reg[31]),
        .I1(current_factor_11_reg[30]),
        .O(\trunc_ln61_7_reg_2266[60]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_7_reg_2266[60]_i_13 
       (.I0(current_factor_11_reg[29]),
        .I1(current_factor_11_reg[28]),
        .O(\trunc_ln61_7_reg_2266[60]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_7_reg_2266[60]_i_14 
       (.I0(current_factor_11_reg[27]),
        .I1(current_factor_11_reg[26]),
        .O(\trunc_ln61_7_reg_2266[60]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_7_reg_2266[60]_i_15 
       (.I0(current_factor_11_reg[25]),
        .I1(current_factor_11_reg[24]),
        .O(\trunc_ln61_7_reg_2266[60]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \trunc_ln61_7_reg_2266[60]_i_17 
       (.I0(current_factor_11_reg[25]),
        .I1(current_factor_11_reg[26]),
        .I2(current_factor_11_reg[28]),
        .I3(current_factor_11_reg[29]),
        .I4(current_factor_11_reg[31]),
        .I5(current_factor_11_reg[30]),
        .O(\trunc_ln61_7_reg_2266[60]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \trunc_ln61_7_reg_2266[60]_i_18 
       (.I0(\trunc_ln61_7_reg_2266[60]_i_32_n_0 ),
        .I1(current_factor_11_reg[20]),
        .I2(current_factor_11_reg[19]),
        .I3(current_factor_11_reg[23]),
        .I4(current_factor_11_reg[22]),
        .I5(current_factor_11_reg[21]),
        .O(\trunc_ln61_7_reg_2266[60]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h0000230000002323)) 
    \trunc_ln61_7_reg_2266[60]_i_19 
       (.I0(current_factor_11_reg[19]),
        .I1(current_factor_11_reg[20]),
        .I2(current_factor_11_reg[18]),
        .I3(current_factor_11_reg[16]),
        .I4(current_factor_11_reg[17]),
        .I5(current_factor_11_reg[15]),
        .O(\trunc_ln61_7_reg_2266[60]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h0000230000002323)) 
    \trunc_ln61_7_reg_2266[60]_i_20 
       (.I0(current_factor_11_reg[13]),
        .I1(current_factor_11_reg[14]),
        .I2(current_factor_11_reg[12]),
        .I3(current_factor_11_reg[10]),
        .I4(current_factor_11_reg[11]),
        .I5(current_factor_11_reg[9]),
        .O(\trunc_ln61_7_reg_2266[60]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \trunc_ln61_7_reg_2266[60]_i_21 
       (.I0(\trunc_ln61_7_reg_2266[60]_i_33_n_0 ),
        .I1(current_factor_11_reg[0]),
        .I2(current_factor_11_reg[1]),
        .I3(current_factor_11_reg[2]),
        .I4(\trunc_ln61_7_reg_2266[60]_i_34_n_0 ),
        .I5(\trunc_ln61_7_reg_2266[60]_i_35_n_0 ),
        .O(\trunc_ln61_7_reg_2266[60]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_7_reg_2266[60]_i_23 
       (.I0(current_rate_11_reg[29]),
        .I1(current_rate_11_reg[28]),
        .O(\trunc_ln61_7_reg_2266[60]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_7_reg_2266[60]_i_24 
       (.I0(current_rate_11_reg[27]),
        .I1(current_rate_11_reg[26]),
        .O(\trunc_ln61_7_reg_2266[60]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_7_reg_2266[60]_i_25 
       (.I0(current_rate_11_reg[25]),
        .I1(current_rate_11_reg[24]),
        .O(\trunc_ln61_7_reg_2266[60]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_7_reg_2266[60]_i_26 
       (.I0(current_rate_11_reg[23]),
        .I1(current_rate_11_reg[22]),
        .O(\trunc_ln61_7_reg_2266[60]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_7_reg_2266[60]_i_28 
       (.I0(current_factor_11_reg[23]),
        .I1(current_factor_11_reg[22]),
        .O(\trunc_ln61_7_reg_2266[60]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_7_reg_2266[60]_i_29 
       (.I0(current_factor_11_reg[21]),
        .I1(current_factor_11_reg[20]),
        .O(\trunc_ln61_7_reg_2266[60]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_7_reg_2266[60]_i_30 
       (.I0(current_factor_11_reg[19]),
        .I1(current_factor_11_reg[18]),
        .O(\trunc_ln61_7_reg_2266[60]_i_30_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_7_reg_2266[60]_i_31 
       (.I0(current_factor_11_reg[17]),
        .I1(current_factor_11_reg[16]),
        .O(\trunc_ln61_7_reg_2266[60]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'h0000230000002323)) 
    \trunc_ln61_7_reg_2266[60]_i_32 
       (.I0(current_factor_11_reg[28]),
        .I1(current_factor_11_reg[29]),
        .I2(current_factor_11_reg[27]),
        .I3(current_factor_11_reg[25]),
        .I4(current_factor_11_reg[26]),
        .I5(current_factor_11_reg[24]),
        .O(\trunc_ln61_7_reg_2266[60]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'h0000230000002323)) 
    \trunc_ln61_7_reg_2266[60]_i_33 
       (.I0(current_factor_11_reg[7]),
        .I1(current_factor_11_reg[8]),
        .I2(current_factor_11_reg[6]),
        .I3(current_factor_11_reg[4]),
        .I4(current_factor_11_reg[5]),
        .I5(current_factor_11_reg[3]),
        .O(\trunc_ln61_7_reg_2266[60]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \trunc_ln61_7_reg_2266[60]_i_34 
       (.I0(current_factor_11_reg[8]),
        .I1(current_factor_11_reg[7]),
        .I2(current_factor_11_reg[5]),
        .I3(current_factor_11_reg[4]),
        .O(\trunc_ln61_7_reg_2266[60]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \trunc_ln61_7_reg_2266[60]_i_35 
       (.I0(current_factor_11_reg[10]),
        .I1(current_factor_11_reg[11]),
        .I2(current_factor_11_reg[13]),
        .I3(current_factor_11_reg[14]),
        .I4(current_factor_11_reg[17]),
        .I5(current_factor_11_reg[16]),
        .O(\trunc_ln61_7_reg_2266[60]_i_35_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_7_reg_2266[60]_i_36 
       (.I0(current_rate_11_reg[19]),
        .I1(current_rate_11_reg[18]),
        .O(\trunc_ln61_7_reg_2266[60]_i_36_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln61_7_reg_2266[60]_i_37 
       (.I0(current_rate_11_reg[17]),
        .O(\trunc_ln61_7_reg_2266[60]_i_37_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_7_reg_2266[60]_i_38 
       (.I0(current_rate_11_reg[15]),
        .I1(current_rate_11_reg[14]),
        .O(\trunc_ln61_7_reg_2266[60]_i_38_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_7_reg_2266[60]_i_39 
       (.I0(current_rate_11_reg[21]),
        .I1(current_rate_11_reg[20]),
        .O(\trunc_ln61_7_reg_2266[60]_i_39_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln61_7_reg_2266[60]_i_40 
       (.I0(current_rate_11_reg[18]),
        .I1(current_rate_11_reg[19]),
        .O(\trunc_ln61_7_reg_2266[60]_i_40_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln61_7_reg_2266[60]_i_41 
       (.I0(current_rate_11_reg[17]),
        .I1(current_rate_11_reg[16]),
        .O(\trunc_ln61_7_reg_2266[60]_i_41_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln61_7_reg_2266[60]_i_42 
       (.I0(current_rate_11_reg[14]),
        .I1(current_rate_11_reg[15]),
        .O(\trunc_ln61_7_reg_2266[60]_i_42_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_7_reg_2266[60]_i_44 
       (.I0(current_factor_11_reg[15]),
        .I1(current_factor_11_reg[14]),
        .O(\trunc_ln61_7_reg_2266[60]_i_44_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_7_reg_2266[60]_i_45 
       (.I0(current_factor_11_reg[13]),
        .I1(current_factor_11_reg[12]),
        .O(\trunc_ln61_7_reg_2266[60]_i_45_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_7_reg_2266[60]_i_46 
       (.I0(current_factor_11_reg[11]),
        .I1(current_factor_11_reg[10]),
        .O(\trunc_ln61_7_reg_2266[60]_i_46_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_7_reg_2266[60]_i_47 
       (.I0(current_factor_11_reg[9]),
        .I1(current_factor_11_reg[8]),
        .O(\trunc_ln61_7_reg_2266[60]_i_47_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_7_reg_2266[60]_i_48 
       (.I0(current_factor_11_reg[1]),
        .I1(current_factor_11_reg[0]),
        .O(\trunc_ln61_7_reg_2266[60]_i_48_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_7_reg_2266[60]_i_49 
       (.I0(current_factor_11_reg[7]),
        .I1(current_factor_11_reg[6]),
        .O(\trunc_ln61_7_reg_2266[60]_i_49_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_7_reg_2266[60]_i_50 
       (.I0(current_factor_11_reg[5]),
        .I1(current_factor_11_reg[4]),
        .O(\trunc_ln61_7_reg_2266[60]_i_50_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_7_reg_2266[60]_i_51 
       (.I0(current_factor_11_reg[3]),
        .I1(current_factor_11_reg[2]),
        .O(\trunc_ln61_7_reg_2266[60]_i_51_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln61_7_reg_2266[60]_i_52 
       (.I0(current_factor_11_reg[0]),
        .I1(current_factor_11_reg[1]),
        .O(\trunc_ln61_7_reg_2266[60]_i_52_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \trunc_ln61_7_reg_2266[60]_i_6 
       (.I0(\trunc_ln61_7_reg_2266[60]_i_17_n_0 ),
        .I1(\trunc_ln61_7_reg_2266[60]_i_18_n_0 ),
        .I2(\trunc_ln61_7_reg_2266[60]_i_19_n_0 ),
        .I3(\trunc_ln61_7_reg_2266[60]_i_20_n_0 ),
        .I4(\trunc_ln61_7_reg_2266[60]_i_21_n_0 ),
        .O(icmp_ln59_7_fu_1479_p2));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_7_reg_2266[60]_i_7 
       (.I0(std_I_o_mem_read_reg_2064[62]),
        .I1(std_I_o_mem_read_reg_2064[63]),
        .O(\trunc_ln61_7_reg_2266[60]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_7_reg_2266[60]_i_8 
       (.I0(std_I_o_mem_read_reg_2064[61]),
        .I1(std_I_o_mem_read_reg_2064[62]),
        .O(\trunc_ln61_7_reg_2266[60]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_7_reg_2266[6]_i_2 
       (.I0(current_rate_11_reg[6]),
        .I1(std_I_o_mem_read_reg_2064[9]),
        .O(\trunc_ln61_7_reg_2266[6]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_7_reg_2266[6]_i_3 
       (.I0(current_rate_11_reg[5]),
        .I1(std_I_o_mem_read_reg_2064[8]),
        .O(\trunc_ln61_7_reg_2266[6]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_7_reg_2266[6]_i_4 
       (.I0(current_rate_11_reg[4]),
        .I1(std_I_o_mem_read_reg_2064[7]),
        .O(\trunc_ln61_7_reg_2266[6]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_7_reg_2266[6]_i_5 
       (.I0(current_rate_11_reg[3]),
        .I1(std_I_o_mem_read_reg_2064[6]),
        .O(\trunc_ln61_7_reg_2266[6]_i_5_n_0 ));
  FDRE \trunc_ln61_7_reg_2266_reg[0] 
       (.C(ap_clk),
        .CE(trunc_ln61_7_reg_22660),
        .D(add_ln61_7_fu_1497_p2[3]),
        .Q(trunc_ln61_7_reg_2266[0]),
        .R(1'b0));
  FDRE \trunc_ln61_7_reg_2266_reg[10] 
       (.C(ap_clk),
        .CE(trunc_ln61_7_reg_22660),
        .D(add_ln61_7_fu_1497_p2[13]),
        .Q(trunc_ln61_7_reg_2266[10]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_7_reg_2266_reg[10]_i_1 
       (.CI(\trunc_ln61_7_reg_2266_reg[6]_i_1_n_0 ),
        .CO({\trunc_ln61_7_reg_2266_reg[10]_i_1_n_0 ,\trunc_ln61_7_reg_2266_reg[10]_i_1_n_1 ,\trunc_ln61_7_reg_2266_reg[10]_i_1_n_2 ,\trunc_ln61_7_reg_2266_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_11_reg[10:7]),
        .O(add_ln61_7_fu_1497_p2[13:10]),
        .S({\trunc_ln61_7_reg_2266[10]_i_2_n_0 ,\trunc_ln61_7_reg_2266[10]_i_3_n_0 ,\trunc_ln61_7_reg_2266[10]_i_4_n_0 ,\trunc_ln61_7_reg_2266[10]_i_5_n_0 }));
  FDRE \trunc_ln61_7_reg_2266_reg[11] 
       (.C(ap_clk),
        .CE(trunc_ln61_7_reg_22660),
        .D(add_ln61_7_fu_1497_p2[14]),
        .Q(trunc_ln61_7_reg_2266[11]),
        .R(1'b0));
  FDRE \trunc_ln61_7_reg_2266_reg[12] 
       (.C(ap_clk),
        .CE(trunc_ln61_7_reg_22660),
        .D(add_ln61_7_fu_1497_p2[15]),
        .Q(trunc_ln61_7_reg_2266[12]),
        .R(1'b0));
  FDRE \trunc_ln61_7_reg_2266_reg[13] 
       (.C(ap_clk),
        .CE(trunc_ln61_7_reg_22660),
        .D(add_ln61_7_fu_1497_p2[16]),
        .Q(trunc_ln61_7_reg_2266[13]),
        .R(1'b0));
  FDRE \trunc_ln61_7_reg_2266_reg[14] 
       (.C(ap_clk),
        .CE(trunc_ln61_7_reg_22660),
        .D(add_ln61_7_fu_1497_p2[17]),
        .Q(trunc_ln61_7_reg_2266[14]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_7_reg_2266_reg[14]_i_1 
       (.CI(\trunc_ln61_7_reg_2266_reg[10]_i_1_n_0 ),
        .CO({\trunc_ln61_7_reg_2266_reg[14]_i_1_n_0 ,\trunc_ln61_7_reg_2266_reg[14]_i_1_n_1 ,\trunc_ln61_7_reg_2266_reg[14]_i_1_n_2 ,\trunc_ln61_7_reg_2266_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_11_reg[14:11]),
        .O(add_ln61_7_fu_1497_p2[17:14]),
        .S({\trunc_ln61_7_reg_2266[14]_i_2_n_0 ,\trunc_ln61_7_reg_2266[14]_i_3_n_0 ,\trunc_ln61_7_reg_2266[14]_i_4_n_0 ,\trunc_ln61_7_reg_2266[14]_i_5_n_0 }));
  FDRE \trunc_ln61_7_reg_2266_reg[15] 
       (.C(ap_clk),
        .CE(trunc_ln61_7_reg_22660),
        .D(add_ln61_7_fu_1497_p2[18]),
        .Q(trunc_ln61_7_reg_2266[15]),
        .R(1'b0));
  FDRE \trunc_ln61_7_reg_2266_reg[16] 
       (.C(ap_clk),
        .CE(trunc_ln61_7_reg_22660),
        .D(add_ln61_7_fu_1497_p2[19]),
        .Q(trunc_ln61_7_reg_2266[16]),
        .R(1'b0));
  FDRE \trunc_ln61_7_reg_2266_reg[17] 
       (.C(ap_clk),
        .CE(trunc_ln61_7_reg_22660),
        .D(add_ln61_7_fu_1497_p2[20]),
        .Q(trunc_ln61_7_reg_2266[17]),
        .R(1'b0));
  FDRE \trunc_ln61_7_reg_2266_reg[18] 
       (.C(ap_clk),
        .CE(trunc_ln61_7_reg_22660),
        .D(add_ln61_7_fu_1497_p2[21]),
        .Q(trunc_ln61_7_reg_2266[18]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_7_reg_2266_reg[18]_i_1 
       (.CI(\trunc_ln61_7_reg_2266_reg[14]_i_1_n_0 ),
        .CO({\trunc_ln61_7_reg_2266_reg[18]_i_1_n_0 ,\trunc_ln61_7_reg_2266_reg[18]_i_1_n_1 ,\trunc_ln61_7_reg_2266_reg[18]_i_1_n_2 ,\trunc_ln61_7_reg_2266_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_11_reg[18:15]),
        .O(add_ln61_7_fu_1497_p2[21:18]),
        .S({\trunc_ln61_7_reg_2266[18]_i_2_n_0 ,\trunc_ln61_7_reg_2266[18]_i_3_n_0 ,\trunc_ln61_7_reg_2266[18]_i_4_n_0 ,\trunc_ln61_7_reg_2266[18]_i_5_n_0 }));
  FDRE \trunc_ln61_7_reg_2266_reg[19] 
       (.C(ap_clk),
        .CE(trunc_ln61_7_reg_22660),
        .D(add_ln61_7_fu_1497_p2[22]),
        .Q(trunc_ln61_7_reg_2266[19]),
        .R(1'b0));
  FDRE \trunc_ln61_7_reg_2266_reg[1] 
       (.C(ap_clk),
        .CE(trunc_ln61_7_reg_22660),
        .D(add_ln61_7_fu_1497_p2[4]),
        .Q(trunc_ln61_7_reg_2266[1]),
        .R(1'b0));
  FDRE \trunc_ln61_7_reg_2266_reg[20] 
       (.C(ap_clk),
        .CE(trunc_ln61_7_reg_22660),
        .D(add_ln61_7_fu_1497_p2[23]),
        .Q(trunc_ln61_7_reg_2266[20]),
        .R(1'b0));
  FDRE \trunc_ln61_7_reg_2266_reg[21] 
       (.C(ap_clk),
        .CE(trunc_ln61_7_reg_22660),
        .D(add_ln61_7_fu_1497_p2[24]),
        .Q(trunc_ln61_7_reg_2266[21]),
        .R(1'b0));
  FDRE \trunc_ln61_7_reg_2266_reg[22] 
       (.C(ap_clk),
        .CE(trunc_ln61_7_reg_22660),
        .D(add_ln61_7_fu_1497_p2[25]),
        .Q(trunc_ln61_7_reg_2266[22]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_7_reg_2266_reg[22]_i_1 
       (.CI(\trunc_ln61_7_reg_2266_reg[18]_i_1_n_0 ),
        .CO({\trunc_ln61_7_reg_2266_reg[22]_i_1_n_0 ,\trunc_ln61_7_reg_2266_reg[22]_i_1_n_1 ,\trunc_ln61_7_reg_2266_reg[22]_i_1_n_2 ,\trunc_ln61_7_reg_2266_reg[22]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_11_reg[22:19]),
        .O(add_ln61_7_fu_1497_p2[25:22]),
        .S({\trunc_ln61_7_reg_2266[22]_i_2_n_0 ,\trunc_ln61_7_reg_2266[22]_i_3_n_0 ,\trunc_ln61_7_reg_2266[22]_i_4_n_0 ,\trunc_ln61_7_reg_2266[22]_i_5_n_0 }));
  FDRE \trunc_ln61_7_reg_2266_reg[23] 
       (.C(ap_clk),
        .CE(trunc_ln61_7_reg_22660),
        .D(add_ln61_7_fu_1497_p2[26]),
        .Q(trunc_ln61_7_reg_2266[23]),
        .R(1'b0));
  FDRE \trunc_ln61_7_reg_2266_reg[24] 
       (.C(ap_clk),
        .CE(trunc_ln61_7_reg_22660),
        .D(add_ln61_7_fu_1497_p2[27]),
        .Q(trunc_ln61_7_reg_2266[24]),
        .R(1'b0));
  FDRE \trunc_ln61_7_reg_2266_reg[25] 
       (.C(ap_clk),
        .CE(trunc_ln61_7_reg_22660),
        .D(add_ln61_7_fu_1497_p2[28]),
        .Q(trunc_ln61_7_reg_2266[25]),
        .R(1'b0));
  FDRE \trunc_ln61_7_reg_2266_reg[26] 
       (.C(ap_clk),
        .CE(trunc_ln61_7_reg_22660),
        .D(add_ln61_7_fu_1497_p2[29]),
        .Q(trunc_ln61_7_reg_2266[26]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_7_reg_2266_reg[26]_i_1 
       (.CI(\trunc_ln61_7_reg_2266_reg[22]_i_1_n_0 ),
        .CO({\trunc_ln61_7_reg_2266_reg[26]_i_1_n_0 ,\trunc_ln61_7_reg_2266_reg[26]_i_1_n_1 ,\trunc_ln61_7_reg_2266_reg[26]_i_1_n_2 ,\trunc_ln61_7_reg_2266_reg[26]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_11_reg[26:23]),
        .O(add_ln61_7_fu_1497_p2[29:26]),
        .S({\trunc_ln61_7_reg_2266[26]_i_2_n_0 ,\trunc_ln61_7_reg_2266[26]_i_3_n_0 ,\trunc_ln61_7_reg_2266[26]_i_4_n_0 ,\trunc_ln61_7_reg_2266[26]_i_5_n_0 }));
  FDRE \trunc_ln61_7_reg_2266_reg[27] 
       (.C(ap_clk),
        .CE(trunc_ln61_7_reg_22660),
        .D(add_ln61_7_fu_1497_p2[30]),
        .Q(trunc_ln61_7_reg_2266[27]),
        .R(1'b0));
  FDRE \trunc_ln61_7_reg_2266_reg[28] 
       (.C(ap_clk),
        .CE(trunc_ln61_7_reg_22660),
        .D(add_ln61_7_fu_1497_p2[31]),
        .Q(trunc_ln61_7_reg_2266[28]),
        .R(1'b0));
  FDRE \trunc_ln61_7_reg_2266_reg[29] 
       (.C(ap_clk),
        .CE(trunc_ln61_7_reg_22660),
        .D(add_ln61_7_fu_1497_p2[32]),
        .Q(trunc_ln61_7_reg_2266[29]),
        .R(1'b0));
  FDRE \trunc_ln61_7_reg_2266_reg[2] 
       (.C(ap_clk),
        .CE(trunc_ln61_7_reg_22660),
        .D(add_ln61_7_fu_1497_p2[5]),
        .Q(trunc_ln61_7_reg_2266[2]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_7_reg_2266_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\trunc_ln61_7_reg_2266_reg[2]_i_1_n_0 ,\trunc_ln61_7_reg_2266_reg[2]_i_1_n_1 ,\trunc_ln61_7_reg_2266_reg[2]_i_1_n_2 ,\trunc_ln61_7_reg_2266_reg[2]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({current_rate_11_reg[2:0],1'b0}),
        .O({add_ln61_7_fu_1497_p2[5:3],\NLW_trunc_ln61_7_reg_2266_reg[2]_i_1_O_UNCONNECTED [0]}),
        .S({\trunc_ln61_7_reg_2266[2]_i_2_n_0 ,\trunc_ln61_7_reg_2266[2]_i_3_n_0 ,\trunc_ln61_7_reg_2266[2]_i_4_n_0 ,std_I_o_mem_read_reg_2064[2]}));
  FDRE \trunc_ln61_7_reg_2266_reg[30] 
       (.C(ap_clk),
        .CE(trunc_ln61_7_reg_22660),
        .D(add_ln61_7_fu_1497_p2[33]),
        .Q(trunc_ln61_7_reg_2266[30]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_7_reg_2266_reg[30]_i_1 
       (.CI(\trunc_ln61_7_reg_2266_reg[26]_i_1_n_0 ),
        .CO({\trunc_ln61_7_reg_2266_reg[30]_i_1_n_0 ,\trunc_ln61_7_reg_2266_reg[30]_i_1_n_1 ,\trunc_ln61_7_reg_2266_reg[30]_i_1_n_2 ,\trunc_ln61_7_reg_2266_reg[30]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_11_reg[30:27]),
        .O(add_ln61_7_fu_1497_p2[33:30]),
        .S({\trunc_ln61_7_reg_2266[30]_i_2_n_0 ,\trunc_ln61_7_reg_2266[30]_i_3_n_0 ,\trunc_ln61_7_reg_2266[30]_i_4_n_0 ,\trunc_ln61_7_reg_2266[30]_i_5_n_0 }));
  FDRE \trunc_ln61_7_reg_2266_reg[31] 
       (.C(ap_clk),
        .CE(trunc_ln61_7_reg_22660),
        .D(add_ln61_7_fu_1497_p2[34]),
        .Q(trunc_ln61_7_reg_2266[31]),
        .R(1'b0));
  FDRE \trunc_ln61_7_reg_2266_reg[32] 
       (.C(ap_clk),
        .CE(trunc_ln61_7_reg_22660),
        .D(add_ln61_7_fu_1497_p2[35]),
        .Q(trunc_ln61_7_reg_2266[32]),
        .R(1'b0));
  FDRE \trunc_ln61_7_reg_2266_reg[33] 
       (.C(ap_clk),
        .CE(trunc_ln61_7_reg_22660),
        .D(add_ln61_7_fu_1497_p2[36]),
        .Q(trunc_ln61_7_reg_2266[33]),
        .R(1'b0));
  FDRE \trunc_ln61_7_reg_2266_reg[34] 
       (.C(ap_clk),
        .CE(trunc_ln61_7_reg_22660),
        .D(add_ln61_7_fu_1497_p2[37]),
        .Q(trunc_ln61_7_reg_2266[34]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_7_reg_2266_reg[34]_i_1 
       (.CI(\trunc_ln61_7_reg_2266_reg[30]_i_1_n_0 ),
        .CO({\trunc_ln61_7_reg_2266_reg[34]_i_1_n_0 ,\trunc_ln61_7_reg_2266_reg[34]_i_1_n_1 ,\trunc_ln61_7_reg_2266_reg[34]_i_1_n_2 ,\trunc_ln61_7_reg_2266_reg[34]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({std_I_o_mem_read_reg_2064[36:34],\trunc_ln61_7_reg_2266[34]_i_2_n_0 }),
        .O(add_ln61_7_fu_1497_p2[37:34]),
        .S({\trunc_ln61_7_reg_2266[34]_i_3_n_0 ,\trunc_ln61_7_reg_2266[34]_i_4_n_0 ,\trunc_ln61_7_reg_2266[34]_i_5_n_0 ,\trunc_ln61_7_reg_2266[34]_i_6_n_0 }));
  FDRE \trunc_ln61_7_reg_2266_reg[35] 
       (.C(ap_clk),
        .CE(trunc_ln61_7_reg_22660),
        .D(add_ln61_7_fu_1497_p2[38]),
        .Q(trunc_ln61_7_reg_2266[35]),
        .R(1'b0));
  FDRE \trunc_ln61_7_reg_2266_reg[36] 
       (.C(ap_clk),
        .CE(trunc_ln61_7_reg_22660),
        .D(add_ln61_7_fu_1497_p2[39]),
        .Q(trunc_ln61_7_reg_2266[36]),
        .R(1'b0));
  FDRE \trunc_ln61_7_reg_2266_reg[37] 
       (.C(ap_clk),
        .CE(trunc_ln61_7_reg_22660),
        .D(add_ln61_7_fu_1497_p2[40]),
        .Q(trunc_ln61_7_reg_2266[37]),
        .R(1'b0));
  FDRE \trunc_ln61_7_reg_2266_reg[38] 
       (.C(ap_clk),
        .CE(trunc_ln61_7_reg_22660),
        .D(add_ln61_7_fu_1497_p2[41]),
        .Q(trunc_ln61_7_reg_2266[38]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_7_reg_2266_reg[38]_i_1 
       (.CI(\trunc_ln61_7_reg_2266_reg[34]_i_1_n_0 ),
        .CO({\trunc_ln61_7_reg_2266_reg[38]_i_1_n_0 ,\trunc_ln61_7_reg_2266_reg[38]_i_1_n_1 ,\trunc_ln61_7_reg_2266_reg[38]_i_1_n_2 ,\trunc_ln61_7_reg_2266_reg[38]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(std_I_o_mem_read_reg_2064[40:37]),
        .O(add_ln61_7_fu_1497_p2[41:38]),
        .S({\trunc_ln61_7_reg_2266[38]_i_2_n_0 ,\trunc_ln61_7_reg_2266[38]_i_3_n_0 ,\trunc_ln61_7_reg_2266[38]_i_4_n_0 ,\trunc_ln61_7_reg_2266[38]_i_5_n_0 }));
  FDRE \trunc_ln61_7_reg_2266_reg[39] 
       (.C(ap_clk),
        .CE(trunc_ln61_7_reg_22660),
        .D(add_ln61_7_fu_1497_p2[42]),
        .Q(trunc_ln61_7_reg_2266[39]),
        .R(1'b0));
  FDRE \trunc_ln61_7_reg_2266_reg[3] 
       (.C(ap_clk),
        .CE(trunc_ln61_7_reg_22660),
        .D(add_ln61_7_fu_1497_p2[6]),
        .Q(trunc_ln61_7_reg_2266[3]),
        .R(1'b0));
  FDRE \trunc_ln61_7_reg_2266_reg[40] 
       (.C(ap_clk),
        .CE(trunc_ln61_7_reg_22660),
        .D(add_ln61_7_fu_1497_p2[43]),
        .Q(trunc_ln61_7_reg_2266[40]),
        .R(1'b0));
  FDRE \trunc_ln61_7_reg_2266_reg[41] 
       (.C(ap_clk),
        .CE(trunc_ln61_7_reg_22660),
        .D(add_ln61_7_fu_1497_p2[44]),
        .Q(trunc_ln61_7_reg_2266[41]),
        .R(1'b0));
  FDRE \trunc_ln61_7_reg_2266_reg[42] 
       (.C(ap_clk),
        .CE(trunc_ln61_7_reg_22660),
        .D(add_ln61_7_fu_1497_p2[45]),
        .Q(trunc_ln61_7_reg_2266[42]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_7_reg_2266_reg[42]_i_1 
       (.CI(\trunc_ln61_7_reg_2266_reg[38]_i_1_n_0 ),
        .CO({\trunc_ln61_7_reg_2266_reg[42]_i_1_n_0 ,\trunc_ln61_7_reg_2266_reg[42]_i_1_n_1 ,\trunc_ln61_7_reg_2266_reg[42]_i_1_n_2 ,\trunc_ln61_7_reg_2266_reg[42]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(std_I_o_mem_read_reg_2064[44:41]),
        .O(add_ln61_7_fu_1497_p2[45:42]),
        .S({\trunc_ln61_7_reg_2266[42]_i_2_n_0 ,\trunc_ln61_7_reg_2266[42]_i_3_n_0 ,\trunc_ln61_7_reg_2266[42]_i_4_n_0 ,\trunc_ln61_7_reg_2266[42]_i_5_n_0 }));
  FDRE \trunc_ln61_7_reg_2266_reg[43] 
       (.C(ap_clk),
        .CE(trunc_ln61_7_reg_22660),
        .D(add_ln61_7_fu_1497_p2[46]),
        .Q(trunc_ln61_7_reg_2266[43]),
        .R(1'b0));
  FDRE \trunc_ln61_7_reg_2266_reg[44] 
       (.C(ap_clk),
        .CE(trunc_ln61_7_reg_22660),
        .D(add_ln61_7_fu_1497_p2[47]),
        .Q(trunc_ln61_7_reg_2266[44]),
        .R(1'b0));
  FDRE \trunc_ln61_7_reg_2266_reg[45] 
       (.C(ap_clk),
        .CE(trunc_ln61_7_reg_22660),
        .D(add_ln61_7_fu_1497_p2[48]),
        .Q(trunc_ln61_7_reg_2266[45]),
        .R(1'b0));
  FDRE \trunc_ln61_7_reg_2266_reg[46] 
       (.C(ap_clk),
        .CE(trunc_ln61_7_reg_22660),
        .D(add_ln61_7_fu_1497_p2[49]),
        .Q(trunc_ln61_7_reg_2266[46]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_7_reg_2266_reg[46]_i_1 
       (.CI(\trunc_ln61_7_reg_2266_reg[42]_i_1_n_0 ),
        .CO({\trunc_ln61_7_reg_2266_reg[46]_i_1_n_0 ,\trunc_ln61_7_reg_2266_reg[46]_i_1_n_1 ,\trunc_ln61_7_reg_2266_reg[46]_i_1_n_2 ,\trunc_ln61_7_reg_2266_reg[46]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(std_I_o_mem_read_reg_2064[48:45]),
        .O(add_ln61_7_fu_1497_p2[49:46]),
        .S({\trunc_ln61_7_reg_2266[46]_i_2_n_0 ,\trunc_ln61_7_reg_2266[46]_i_3_n_0 ,\trunc_ln61_7_reg_2266[46]_i_4_n_0 ,\trunc_ln61_7_reg_2266[46]_i_5_n_0 }));
  FDRE \trunc_ln61_7_reg_2266_reg[47] 
       (.C(ap_clk),
        .CE(trunc_ln61_7_reg_22660),
        .D(add_ln61_7_fu_1497_p2[50]),
        .Q(trunc_ln61_7_reg_2266[47]),
        .R(1'b0));
  FDRE \trunc_ln61_7_reg_2266_reg[48] 
       (.C(ap_clk),
        .CE(trunc_ln61_7_reg_22660),
        .D(add_ln61_7_fu_1497_p2[51]),
        .Q(trunc_ln61_7_reg_2266[48]),
        .R(1'b0));
  FDRE \trunc_ln61_7_reg_2266_reg[49] 
       (.C(ap_clk),
        .CE(trunc_ln61_7_reg_22660),
        .D(add_ln61_7_fu_1497_p2[52]),
        .Q(trunc_ln61_7_reg_2266[49]),
        .R(1'b0));
  FDRE \trunc_ln61_7_reg_2266_reg[4] 
       (.C(ap_clk),
        .CE(trunc_ln61_7_reg_22660),
        .D(add_ln61_7_fu_1497_p2[7]),
        .Q(trunc_ln61_7_reg_2266[4]),
        .R(1'b0));
  FDRE \trunc_ln61_7_reg_2266_reg[50] 
       (.C(ap_clk),
        .CE(trunc_ln61_7_reg_22660),
        .D(add_ln61_7_fu_1497_p2[53]),
        .Q(trunc_ln61_7_reg_2266[50]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_7_reg_2266_reg[50]_i_1 
       (.CI(\trunc_ln61_7_reg_2266_reg[46]_i_1_n_0 ),
        .CO({\trunc_ln61_7_reg_2266_reg[50]_i_1_n_0 ,\trunc_ln61_7_reg_2266_reg[50]_i_1_n_1 ,\trunc_ln61_7_reg_2266_reg[50]_i_1_n_2 ,\trunc_ln61_7_reg_2266_reg[50]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(std_I_o_mem_read_reg_2064[52:49]),
        .O(add_ln61_7_fu_1497_p2[53:50]),
        .S({\trunc_ln61_7_reg_2266[50]_i_2_n_0 ,\trunc_ln61_7_reg_2266[50]_i_3_n_0 ,\trunc_ln61_7_reg_2266[50]_i_4_n_0 ,\trunc_ln61_7_reg_2266[50]_i_5_n_0 }));
  FDRE \trunc_ln61_7_reg_2266_reg[51] 
       (.C(ap_clk),
        .CE(trunc_ln61_7_reg_22660),
        .D(add_ln61_7_fu_1497_p2[54]),
        .Q(trunc_ln61_7_reg_2266[51]),
        .R(1'b0));
  FDRE \trunc_ln61_7_reg_2266_reg[52] 
       (.C(ap_clk),
        .CE(trunc_ln61_7_reg_22660),
        .D(add_ln61_7_fu_1497_p2[55]),
        .Q(trunc_ln61_7_reg_2266[52]),
        .R(1'b0));
  FDRE \trunc_ln61_7_reg_2266_reg[53] 
       (.C(ap_clk),
        .CE(trunc_ln61_7_reg_22660),
        .D(add_ln61_7_fu_1497_p2[56]),
        .Q(trunc_ln61_7_reg_2266[53]),
        .R(1'b0));
  FDRE \trunc_ln61_7_reg_2266_reg[54] 
       (.C(ap_clk),
        .CE(trunc_ln61_7_reg_22660),
        .D(add_ln61_7_fu_1497_p2[57]),
        .Q(trunc_ln61_7_reg_2266[54]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_7_reg_2266_reg[54]_i_1 
       (.CI(\trunc_ln61_7_reg_2266_reg[50]_i_1_n_0 ),
        .CO({\trunc_ln61_7_reg_2266_reg[54]_i_1_n_0 ,\trunc_ln61_7_reg_2266_reg[54]_i_1_n_1 ,\trunc_ln61_7_reg_2266_reg[54]_i_1_n_2 ,\trunc_ln61_7_reg_2266_reg[54]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(std_I_o_mem_read_reg_2064[56:53]),
        .O(add_ln61_7_fu_1497_p2[57:54]),
        .S({\trunc_ln61_7_reg_2266[54]_i_2_n_0 ,\trunc_ln61_7_reg_2266[54]_i_3_n_0 ,\trunc_ln61_7_reg_2266[54]_i_4_n_0 ,\trunc_ln61_7_reg_2266[54]_i_5_n_0 }));
  FDRE \trunc_ln61_7_reg_2266_reg[55] 
       (.C(ap_clk),
        .CE(trunc_ln61_7_reg_22660),
        .D(add_ln61_7_fu_1497_p2[58]),
        .Q(trunc_ln61_7_reg_2266[55]),
        .R(1'b0));
  FDRE \trunc_ln61_7_reg_2266_reg[56] 
       (.C(ap_clk),
        .CE(trunc_ln61_7_reg_22660),
        .D(add_ln61_7_fu_1497_p2[59]),
        .Q(trunc_ln61_7_reg_2266[56]),
        .R(1'b0));
  FDRE \trunc_ln61_7_reg_2266_reg[57] 
       (.C(ap_clk),
        .CE(trunc_ln61_7_reg_22660),
        .D(add_ln61_7_fu_1497_p2[60]),
        .Q(trunc_ln61_7_reg_2266[57]),
        .R(1'b0));
  FDRE \trunc_ln61_7_reg_2266_reg[58] 
       (.C(ap_clk),
        .CE(trunc_ln61_7_reg_22660),
        .D(add_ln61_7_fu_1497_p2[61]),
        .Q(trunc_ln61_7_reg_2266[58]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_7_reg_2266_reg[58]_i_1 
       (.CI(\trunc_ln61_7_reg_2266_reg[54]_i_1_n_0 ),
        .CO({\trunc_ln61_7_reg_2266_reg[58]_i_1_n_0 ,\trunc_ln61_7_reg_2266_reg[58]_i_1_n_1 ,\trunc_ln61_7_reg_2266_reg[58]_i_1_n_2 ,\trunc_ln61_7_reg_2266_reg[58]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(std_I_o_mem_read_reg_2064[60:57]),
        .O(add_ln61_7_fu_1497_p2[61:58]),
        .S({\trunc_ln61_7_reg_2266[58]_i_2_n_0 ,\trunc_ln61_7_reg_2266[58]_i_3_n_0 ,\trunc_ln61_7_reg_2266[58]_i_4_n_0 ,\trunc_ln61_7_reg_2266[58]_i_5_n_0 }));
  FDRE \trunc_ln61_7_reg_2266_reg[59] 
       (.C(ap_clk),
        .CE(trunc_ln61_7_reg_22660),
        .D(add_ln61_7_fu_1497_p2[62]),
        .Q(trunc_ln61_7_reg_2266[59]),
        .R(1'b0));
  FDRE \trunc_ln61_7_reg_2266_reg[5] 
       (.C(ap_clk),
        .CE(trunc_ln61_7_reg_22660),
        .D(add_ln61_7_fu_1497_p2[8]),
        .Q(trunc_ln61_7_reg_2266[5]),
        .R(1'b0));
  FDRE \trunc_ln61_7_reg_2266_reg[60] 
       (.C(ap_clk),
        .CE(trunc_ln61_7_reg_22660),
        .D(add_ln61_7_fu_1497_p2[63]),
        .Q(trunc_ln61_7_reg_2266[60]),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \trunc_ln61_7_reg_2266_reg[60]_i_11 
       (.CI(\trunc_ln61_7_reg_2266_reg[60]_i_27_n_0 ),
        .CO({\trunc_ln61_7_reg_2266_reg[60]_i_11_n_0 ,\trunc_ln61_7_reg_2266_reg[60]_i_11_n_1 ,\trunc_ln61_7_reg_2266_reg[60]_i_11_n_2 ,\trunc_ln61_7_reg_2266_reg[60]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_trunc_ln61_7_reg_2266_reg[60]_i_11_O_UNCONNECTED [3:0]),
        .S({\trunc_ln61_7_reg_2266[60]_i_28_n_0 ,\trunc_ln61_7_reg_2266[60]_i_29_n_0 ,\trunc_ln61_7_reg_2266[60]_i_30_n_0 ,\trunc_ln61_7_reg_2266[60]_i_31_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_7_reg_2266_reg[60]_i_2 
       (.CI(\trunc_ln61_7_reg_2266_reg[58]_i_1_n_0 ),
        .CO({\NLW_trunc_ln61_7_reg_2266_reg[60]_i_2_CO_UNCONNECTED [3:1],\trunc_ln61_7_reg_2266_reg[60]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,std_I_o_mem_read_reg_2064[61]}),
        .O({\NLW_trunc_ln61_7_reg_2266_reg[60]_i_2_O_UNCONNECTED [3:2],add_ln61_7_fu_1497_p2[63:62]}),
        .S({1'b0,1'b0,\trunc_ln61_7_reg_2266[60]_i_7_n_0 ,\trunc_ln61_7_reg_2266[60]_i_8_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \trunc_ln61_7_reg_2266_reg[60]_i_22 
       (.CI(1'b0),
        .CO({\trunc_ln61_7_reg_2266_reg[60]_i_22_n_0 ,\trunc_ln61_7_reg_2266_reg[60]_i_22_n_1 ,\trunc_ln61_7_reg_2266_reg[60]_i_22_n_2 ,\trunc_ln61_7_reg_2266_reg[60]_i_22_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\trunc_ln61_7_reg_2266[60]_i_36_n_0 ,\trunc_ln61_7_reg_2266[60]_i_37_n_0 ,\trunc_ln61_7_reg_2266[60]_i_38_n_0 }),
        .O(\NLW_trunc_ln61_7_reg_2266_reg[60]_i_22_O_UNCONNECTED [3:0]),
        .S({\trunc_ln61_7_reg_2266[60]_i_39_n_0 ,\trunc_ln61_7_reg_2266[60]_i_40_n_0 ,\trunc_ln61_7_reg_2266[60]_i_41_n_0 ,\trunc_ln61_7_reg_2266[60]_i_42_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \trunc_ln61_7_reg_2266_reg[60]_i_27 
       (.CI(\trunc_ln61_7_reg_2266_reg[60]_i_43_n_0 ),
        .CO({\trunc_ln61_7_reg_2266_reg[60]_i_27_n_0 ,\trunc_ln61_7_reg_2266_reg[60]_i_27_n_1 ,\trunc_ln61_7_reg_2266_reg[60]_i_27_n_2 ,\trunc_ln61_7_reg_2266_reg[60]_i_27_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_trunc_ln61_7_reg_2266_reg[60]_i_27_O_UNCONNECTED [3:0]),
        .S({\trunc_ln61_7_reg_2266[60]_i_44_n_0 ,\trunc_ln61_7_reg_2266[60]_i_45_n_0 ,\trunc_ln61_7_reg_2266[60]_i_46_n_0 ,\trunc_ln61_7_reg_2266[60]_i_47_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \trunc_ln61_7_reg_2266_reg[60]_i_3 
       (.CI(\trunc_ln61_7_reg_2266_reg[60]_i_9_n_0 ),
        .CO({\NLW_trunc_ln61_7_reg_2266_reg[60]_i_3_CO_UNCONNECTED [3:1],icmp_ln58_14_fu_1457_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,current_rate_11_reg[31]}),
        .O(\NLW_trunc_ln61_7_reg_2266_reg[60]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\trunc_ln61_7_reg_2266[60]_i_10_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \trunc_ln61_7_reg_2266_reg[60]_i_4 
       (.CI(\trunc_ln61_7_reg_2266_reg[60]_i_11_n_0 ),
        .CO({icmp_ln58_15_fu_1467_p2,\trunc_ln61_7_reg_2266_reg[60]_i_4_n_1 ,\trunc_ln61_7_reg_2266_reg[60]_i_4_n_2 ,\trunc_ln61_7_reg_2266_reg[60]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({current_factor_11_reg[31],1'b0,1'b0,1'b0}),
        .O(\NLW_trunc_ln61_7_reg_2266_reg[60]_i_4_O_UNCONNECTED [3:0]),
        .S({\trunc_ln61_7_reg_2266[60]_i_12_n_0 ,\trunc_ln61_7_reg_2266[60]_i_13_n_0 ,\trunc_ln61_7_reg_2266[60]_i_14_n_0 ,\trunc_ln61_7_reg_2266[60]_i_15_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \trunc_ln61_7_reg_2266_reg[60]_i_43 
       (.CI(1'b0),
        .CO({\trunc_ln61_7_reg_2266_reg[60]_i_43_n_0 ,\trunc_ln61_7_reg_2266_reg[60]_i_43_n_1 ,\trunc_ln61_7_reg_2266_reg[60]_i_43_n_2 ,\trunc_ln61_7_reg_2266_reg[60]_i_43_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\trunc_ln61_7_reg_2266[60]_i_48_n_0 }),
        .O(\NLW_trunc_ln61_7_reg_2266_reg[60]_i_43_O_UNCONNECTED [3:0]),
        .S({\trunc_ln61_7_reg_2266[60]_i_49_n_0 ,\trunc_ln61_7_reg_2266[60]_i_50_n_0 ,\trunc_ln61_7_reg_2266[60]_i_51_n_0 ,\trunc_ln61_7_reg_2266[60]_i_52_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \trunc_ln61_7_reg_2266_reg[60]_i_9 
       (.CI(\trunc_ln61_7_reg_2266_reg[60]_i_22_n_0 ),
        .CO({\trunc_ln61_7_reg_2266_reg[60]_i_9_n_0 ,\trunc_ln61_7_reg_2266_reg[60]_i_9_n_1 ,\trunc_ln61_7_reg_2266_reg[60]_i_9_n_2 ,\trunc_ln61_7_reg_2266_reg[60]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_trunc_ln61_7_reg_2266_reg[60]_i_9_O_UNCONNECTED [3:0]),
        .S({\trunc_ln61_7_reg_2266[60]_i_23_n_0 ,\trunc_ln61_7_reg_2266[60]_i_24_n_0 ,\trunc_ln61_7_reg_2266[60]_i_25_n_0 ,\trunc_ln61_7_reg_2266[60]_i_26_n_0 }));
  FDRE \trunc_ln61_7_reg_2266_reg[6] 
       (.C(ap_clk),
        .CE(trunc_ln61_7_reg_22660),
        .D(add_ln61_7_fu_1497_p2[9]),
        .Q(trunc_ln61_7_reg_2266[6]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_7_reg_2266_reg[6]_i_1 
       (.CI(\trunc_ln61_7_reg_2266_reg[2]_i_1_n_0 ),
        .CO({\trunc_ln61_7_reg_2266_reg[6]_i_1_n_0 ,\trunc_ln61_7_reg_2266_reg[6]_i_1_n_1 ,\trunc_ln61_7_reg_2266_reg[6]_i_1_n_2 ,\trunc_ln61_7_reg_2266_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_11_reg[6:3]),
        .O(add_ln61_7_fu_1497_p2[9:6]),
        .S({\trunc_ln61_7_reg_2266[6]_i_2_n_0 ,\trunc_ln61_7_reg_2266[6]_i_3_n_0 ,\trunc_ln61_7_reg_2266[6]_i_4_n_0 ,\trunc_ln61_7_reg_2266[6]_i_5_n_0 }));
  FDRE \trunc_ln61_7_reg_2266_reg[7] 
       (.C(ap_clk),
        .CE(trunc_ln61_7_reg_22660),
        .D(add_ln61_7_fu_1497_p2[10]),
        .Q(trunc_ln61_7_reg_2266[7]),
        .R(1'b0));
  FDRE \trunc_ln61_7_reg_2266_reg[8] 
       (.C(ap_clk),
        .CE(trunc_ln61_7_reg_22660),
        .D(add_ln61_7_fu_1497_p2[11]),
        .Q(trunc_ln61_7_reg_2266[8]),
        .R(1'b0));
  FDRE \trunc_ln61_7_reg_2266_reg[9] 
       (.C(ap_clk),
        .CE(trunc_ln61_7_reg_22660),
        .D(add_ln61_7_fu_1497_p2[12]),
        .Q(trunc_ln61_7_reg_2266[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_8_reg_2288[10]_i_2 
       (.I0(current_rate_8_reg[10]),
        .I1(filtered_im_0_o_mem_read_reg_2059[13]),
        .O(\trunc_ln61_8_reg_2288[10]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_8_reg_2288[10]_i_3 
       (.I0(current_rate_8_reg[9]),
        .I1(filtered_im_0_o_mem_read_reg_2059[12]),
        .O(\trunc_ln61_8_reg_2288[10]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_8_reg_2288[10]_i_4 
       (.I0(current_rate_8_reg[8]),
        .I1(filtered_im_0_o_mem_read_reg_2059[11]),
        .O(\trunc_ln61_8_reg_2288[10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_8_reg_2288[10]_i_5 
       (.I0(current_rate_8_reg[7]),
        .I1(filtered_im_0_o_mem_read_reg_2059[10]),
        .O(\trunc_ln61_8_reg_2288[10]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_8_reg_2288[14]_i_2 
       (.I0(current_rate_8_reg[14]),
        .I1(filtered_im_0_o_mem_read_reg_2059[17]),
        .O(\trunc_ln61_8_reg_2288[14]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_8_reg_2288[14]_i_3 
       (.I0(current_rate_8_reg[13]),
        .I1(filtered_im_0_o_mem_read_reg_2059[16]),
        .O(\trunc_ln61_8_reg_2288[14]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_8_reg_2288[14]_i_4 
       (.I0(current_rate_8_reg[12]),
        .I1(filtered_im_0_o_mem_read_reg_2059[15]),
        .O(\trunc_ln61_8_reg_2288[14]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_8_reg_2288[14]_i_5 
       (.I0(current_rate_8_reg[11]),
        .I1(filtered_im_0_o_mem_read_reg_2059[14]),
        .O(\trunc_ln61_8_reg_2288[14]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_8_reg_2288[18]_i_2 
       (.I0(current_rate_8_reg[18]),
        .I1(filtered_im_0_o_mem_read_reg_2059[21]),
        .O(\trunc_ln61_8_reg_2288[18]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_8_reg_2288[18]_i_3 
       (.I0(current_rate_8_reg[17]),
        .I1(filtered_im_0_o_mem_read_reg_2059[20]),
        .O(\trunc_ln61_8_reg_2288[18]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_8_reg_2288[18]_i_4 
       (.I0(current_rate_8_reg[16]),
        .I1(filtered_im_0_o_mem_read_reg_2059[19]),
        .O(\trunc_ln61_8_reg_2288[18]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_8_reg_2288[18]_i_5 
       (.I0(current_rate_8_reg[15]),
        .I1(filtered_im_0_o_mem_read_reg_2059[18]),
        .O(\trunc_ln61_8_reg_2288[18]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_8_reg_2288[22]_i_2 
       (.I0(current_rate_8_reg[22]),
        .I1(filtered_im_0_o_mem_read_reg_2059[25]),
        .O(\trunc_ln61_8_reg_2288[22]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_8_reg_2288[22]_i_3 
       (.I0(current_rate_8_reg[21]),
        .I1(filtered_im_0_o_mem_read_reg_2059[24]),
        .O(\trunc_ln61_8_reg_2288[22]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_8_reg_2288[22]_i_4 
       (.I0(current_rate_8_reg[20]),
        .I1(filtered_im_0_o_mem_read_reg_2059[23]),
        .O(\trunc_ln61_8_reg_2288[22]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_8_reg_2288[22]_i_5 
       (.I0(current_rate_8_reg[19]),
        .I1(filtered_im_0_o_mem_read_reg_2059[22]),
        .O(\trunc_ln61_8_reg_2288[22]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_8_reg_2288[26]_i_2 
       (.I0(current_rate_8_reg[26]),
        .I1(filtered_im_0_o_mem_read_reg_2059[29]),
        .O(\trunc_ln61_8_reg_2288[26]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_8_reg_2288[26]_i_3 
       (.I0(current_rate_8_reg[25]),
        .I1(filtered_im_0_o_mem_read_reg_2059[28]),
        .O(\trunc_ln61_8_reg_2288[26]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_8_reg_2288[26]_i_4 
       (.I0(current_rate_8_reg[24]),
        .I1(filtered_im_0_o_mem_read_reg_2059[27]),
        .O(\trunc_ln61_8_reg_2288[26]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_8_reg_2288[26]_i_5 
       (.I0(current_rate_8_reg[23]),
        .I1(filtered_im_0_o_mem_read_reg_2059[26]),
        .O(\trunc_ln61_8_reg_2288[26]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_8_reg_2288[2]_i_2 
       (.I0(current_rate_8_reg[2]),
        .I1(filtered_im_0_o_mem_read_reg_2059[5]),
        .O(\trunc_ln61_8_reg_2288[2]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_8_reg_2288[2]_i_3 
       (.I0(current_rate_8_reg[1]),
        .I1(filtered_im_0_o_mem_read_reg_2059[4]),
        .O(\trunc_ln61_8_reg_2288[2]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_8_reg_2288[2]_i_4 
       (.I0(current_rate_8_reg[0]),
        .I1(filtered_im_0_o_mem_read_reg_2059[3]),
        .O(\trunc_ln61_8_reg_2288[2]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_8_reg_2288[30]_i_2 
       (.I0(current_rate_8_reg[30]),
        .I1(filtered_im_0_o_mem_read_reg_2059[33]),
        .O(\trunc_ln61_8_reg_2288[30]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_8_reg_2288[30]_i_3 
       (.I0(current_rate_8_reg[29]),
        .I1(filtered_im_0_o_mem_read_reg_2059[32]),
        .O(\trunc_ln61_8_reg_2288[30]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_8_reg_2288[30]_i_4 
       (.I0(current_rate_8_reg[28]),
        .I1(filtered_im_0_o_mem_read_reg_2059[31]),
        .O(\trunc_ln61_8_reg_2288[30]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_8_reg_2288[30]_i_5 
       (.I0(current_rate_8_reg[27]),
        .I1(filtered_im_0_o_mem_read_reg_2059[30]),
        .O(\trunc_ln61_8_reg_2288[30]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln61_8_reg_2288[34]_i_2 
       (.I0(filtered_im_0_o_mem_read_reg_2059[34]),
        .O(\trunc_ln61_8_reg_2288[34]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_8_reg_2288[34]_i_3 
       (.I0(filtered_im_0_o_mem_read_reg_2059[36]),
        .I1(filtered_im_0_o_mem_read_reg_2059[37]),
        .O(\trunc_ln61_8_reg_2288[34]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_8_reg_2288[34]_i_4 
       (.I0(filtered_im_0_o_mem_read_reg_2059[35]),
        .I1(filtered_im_0_o_mem_read_reg_2059[36]),
        .O(\trunc_ln61_8_reg_2288[34]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_8_reg_2288[34]_i_5 
       (.I0(filtered_im_0_o_mem_read_reg_2059[34]),
        .I1(filtered_im_0_o_mem_read_reg_2059[35]),
        .O(\trunc_ln61_8_reg_2288[34]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_8_reg_2288[34]_i_6 
       (.I0(filtered_im_0_o_mem_read_reg_2059[34]),
        .I1(current_rate_8_reg[31]),
        .O(\trunc_ln61_8_reg_2288[34]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_8_reg_2288[38]_i_2 
       (.I0(filtered_im_0_o_mem_read_reg_2059[40]),
        .I1(filtered_im_0_o_mem_read_reg_2059[41]),
        .O(\trunc_ln61_8_reg_2288[38]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_8_reg_2288[38]_i_3 
       (.I0(filtered_im_0_o_mem_read_reg_2059[39]),
        .I1(filtered_im_0_o_mem_read_reg_2059[40]),
        .O(\trunc_ln61_8_reg_2288[38]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_8_reg_2288[38]_i_4 
       (.I0(filtered_im_0_o_mem_read_reg_2059[38]),
        .I1(filtered_im_0_o_mem_read_reg_2059[39]),
        .O(\trunc_ln61_8_reg_2288[38]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_8_reg_2288[38]_i_5 
       (.I0(filtered_im_0_o_mem_read_reg_2059[37]),
        .I1(filtered_im_0_o_mem_read_reg_2059[38]),
        .O(\trunc_ln61_8_reg_2288[38]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_8_reg_2288[42]_i_2 
       (.I0(filtered_im_0_o_mem_read_reg_2059[44]),
        .I1(filtered_im_0_o_mem_read_reg_2059[45]),
        .O(\trunc_ln61_8_reg_2288[42]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_8_reg_2288[42]_i_3 
       (.I0(filtered_im_0_o_mem_read_reg_2059[43]),
        .I1(filtered_im_0_o_mem_read_reg_2059[44]),
        .O(\trunc_ln61_8_reg_2288[42]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_8_reg_2288[42]_i_4 
       (.I0(filtered_im_0_o_mem_read_reg_2059[42]),
        .I1(filtered_im_0_o_mem_read_reg_2059[43]),
        .O(\trunc_ln61_8_reg_2288[42]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_8_reg_2288[42]_i_5 
       (.I0(filtered_im_0_o_mem_read_reg_2059[41]),
        .I1(filtered_im_0_o_mem_read_reg_2059[42]),
        .O(\trunc_ln61_8_reg_2288[42]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_8_reg_2288[46]_i_2 
       (.I0(filtered_im_0_o_mem_read_reg_2059[48]),
        .I1(filtered_im_0_o_mem_read_reg_2059[49]),
        .O(\trunc_ln61_8_reg_2288[46]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_8_reg_2288[46]_i_3 
       (.I0(filtered_im_0_o_mem_read_reg_2059[47]),
        .I1(filtered_im_0_o_mem_read_reg_2059[48]),
        .O(\trunc_ln61_8_reg_2288[46]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_8_reg_2288[46]_i_4 
       (.I0(filtered_im_0_o_mem_read_reg_2059[46]),
        .I1(filtered_im_0_o_mem_read_reg_2059[47]),
        .O(\trunc_ln61_8_reg_2288[46]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_8_reg_2288[46]_i_5 
       (.I0(filtered_im_0_o_mem_read_reg_2059[45]),
        .I1(filtered_im_0_o_mem_read_reg_2059[46]),
        .O(\trunc_ln61_8_reg_2288[46]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_8_reg_2288[50]_i_2 
       (.I0(filtered_im_0_o_mem_read_reg_2059[52]),
        .I1(filtered_im_0_o_mem_read_reg_2059[53]),
        .O(\trunc_ln61_8_reg_2288[50]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_8_reg_2288[50]_i_3 
       (.I0(filtered_im_0_o_mem_read_reg_2059[51]),
        .I1(filtered_im_0_o_mem_read_reg_2059[52]),
        .O(\trunc_ln61_8_reg_2288[50]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_8_reg_2288[50]_i_4 
       (.I0(filtered_im_0_o_mem_read_reg_2059[50]),
        .I1(filtered_im_0_o_mem_read_reg_2059[51]),
        .O(\trunc_ln61_8_reg_2288[50]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_8_reg_2288[50]_i_5 
       (.I0(filtered_im_0_o_mem_read_reg_2059[49]),
        .I1(filtered_im_0_o_mem_read_reg_2059[50]),
        .O(\trunc_ln61_8_reg_2288[50]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_8_reg_2288[54]_i_2 
       (.I0(filtered_im_0_o_mem_read_reg_2059[56]),
        .I1(filtered_im_0_o_mem_read_reg_2059[57]),
        .O(\trunc_ln61_8_reg_2288[54]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_8_reg_2288[54]_i_3 
       (.I0(filtered_im_0_o_mem_read_reg_2059[55]),
        .I1(filtered_im_0_o_mem_read_reg_2059[56]),
        .O(\trunc_ln61_8_reg_2288[54]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_8_reg_2288[54]_i_4 
       (.I0(filtered_im_0_o_mem_read_reg_2059[54]),
        .I1(filtered_im_0_o_mem_read_reg_2059[55]),
        .O(\trunc_ln61_8_reg_2288[54]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_8_reg_2288[54]_i_5 
       (.I0(filtered_im_0_o_mem_read_reg_2059[53]),
        .I1(filtered_im_0_o_mem_read_reg_2059[54]),
        .O(\trunc_ln61_8_reg_2288[54]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_8_reg_2288[58]_i_2 
       (.I0(filtered_im_0_o_mem_read_reg_2059[60]),
        .I1(filtered_im_0_o_mem_read_reg_2059[61]),
        .O(\trunc_ln61_8_reg_2288[58]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_8_reg_2288[58]_i_3 
       (.I0(filtered_im_0_o_mem_read_reg_2059[59]),
        .I1(filtered_im_0_o_mem_read_reg_2059[60]),
        .O(\trunc_ln61_8_reg_2288[58]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_8_reg_2288[58]_i_4 
       (.I0(filtered_im_0_o_mem_read_reg_2059[58]),
        .I1(filtered_im_0_o_mem_read_reg_2059[59]),
        .O(\trunc_ln61_8_reg_2288[58]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_8_reg_2288[58]_i_5 
       (.I0(filtered_im_0_o_mem_read_reg_2059[57]),
        .I1(filtered_im_0_o_mem_read_reg_2059[58]),
        .O(\trunc_ln61_8_reg_2288[58]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_8_reg_2288[60]_i_10 
       (.I0(current_rate_8_reg[31]),
        .I1(current_rate_8_reg[30]),
        .O(\trunc_ln61_8_reg_2288[60]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_8_reg_2288[60]_i_12 
       (.I0(current_factor_8_reg[31]),
        .I1(current_factor_8_reg[30]),
        .O(\trunc_ln61_8_reg_2288[60]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_8_reg_2288[60]_i_13 
       (.I0(current_factor_8_reg[29]),
        .I1(current_factor_8_reg[28]),
        .O(\trunc_ln61_8_reg_2288[60]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_8_reg_2288[60]_i_14 
       (.I0(current_factor_8_reg[27]),
        .I1(current_factor_8_reg[26]),
        .O(\trunc_ln61_8_reg_2288[60]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_8_reg_2288[60]_i_15 
       (.I0(current_factor_8_reg[25]),
        .I1(current_factor_8_reg[24]),
        .O(\trunc_ln61_8_reg_2288[60]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \trunc_ln61_8_reg_2288[60]_i_17 
       (.I0(current_factor_8_reg[25]),
        .I1(current_factor_8_reg[26]),
        .I2(current_factor_8_reg[28]),
        .I3(current_factor_8_reg[29]),
        .I4(current_factor_8_reg[31]),
        .I5(current_factor_8_reg[30]),
        .O(\trunc_ln61_8_reg_2288[60]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \trunc_ln61_8_reg_2288[60]_i_18 
       (.I0(\trunc_ln61_8_reg_2288[60]_i_32_n_0 ),
        .I1(current_factor_8_reg[20]),
        .I2(current_factor_8_reg[19]),
        .I3(current_factor_8_reg[23]),
        .I4(current_factor_8_reg[22]),
        .I5(current_factor_8_reg[21]),
        .O(\trunc_ln61_8_reg_2288[60]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h0000230000002323)) 
    \trunc_ln61_8_reg_2288[60]_i_19 
       (.I0(current_factor_8_reg[19]),
        .I1(current_factor_8_reg[20]),
        .I2(current_factor_8_reg[18]),
        .I3(current_factor_8_reg[16]),
        .I4(current_factor_8_reg[17]),
        .I5(current_factor_8_reg[15]),
        .O(\trunc_ln61_8_reg_2288[60]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h0000230000002323)) 
    \trunc_ln61_8_reg_2288[60]_i_20 
       (.I0(current_factor_8_reg[13]),
        .I1(current_factor_8_reg[14]),
        .I2(current_factor_8_reg[12]),
        .I3(current_factor_8_reg[10]),
        .I4(current_factor_8_reg[11]),
        .I5(current_factor_8_reg[9]),
        .O(\trunc_ln61_8_reg_2288[60]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \trunc_ln61_8_reg_2288[60]_i_21 
       (.I0(\trunc_ln61_8_reg_2288[60]_i_33_n_0 ),
        .I1(current_factor_8_reg[0]),
        .I2(current_factor_8_reg[1]),
        .I3(current_factor_8_reg[2]),
        .I4(\trunc_ln61_8_reg_2288[60]_i_34_n_0 ),
        .I5(\trunc_ln61_8_reg_2288[60]_i_35_n_0 ),
        .O(\trunc_ln61_8_reg_2288[60]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_8_reg_2288[60]_i_23 
       (.I0(current_rate_8_reg[29]),
        .I1(current_rate_8_reg[28]),
        .O(\trunc_ln61_8_reg_2288[60]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_8_reg_2288[60]_i_24 
       (.I0(current_rate_8_reg[27]),
        .I1(current_rate_8_reg[26]),
        .O(\trunc_ln61_8_reg_2288[60]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_8_reg_2288[60]_i_25 
       (.I0(current_rate_8_reg[25]),
        .I1(current_rate_8_reg[24]),
        .O(\trunc_ln61_8_reg_2288[60]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_8_reg_2288[60]_i_26 
       (.I0(current_rate_8_reg[23]),
        .I1(current_rate_8_reg[22]),
        .O(\trunc_ln61_8_reg_2288[60]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_8_reg_2288[60]_i_28 
       (.I0(current_factor_8_reg[23]),
        .I1(current_factor_8_reg[22]),
        .O(\trunc_ln61_8_reg_2288[60]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_8_reg_2288[60]_i_29 
       (.I0(current_factor_8_reg[21]),
        .I1(current_factor_8_reg[20]),
        .O(\trunc_ln61_8_reg_2288[60]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_8_reg_2288[60]_i_30 
       (.I0(current_factor_8_reg[19]),
        .I1(current_factor_8_reg[18]),
        .O(\trunc_ln61_8_reg_2288[60]_i_30_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_8_reg_2288[60]_i_31 
       (.I0(current_factor_8_reg[17]),
        .I1(current_factor_8_reg[16]),
        .O(\trunc_ln61_8_reg_2288[60]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'h0000230000002323)) 
    \trunc_ln61_8_reg_2288[60]_i_32 
       (.I0(current_factor_8_reg[28]),
        .I1(current_factor_8_reg[29]),
        .I2(current_factor_8_reg[27]),
        .I3(current_factor_8_reg[25]),
        .I4(current_factor_8_reg[26]),
        .I5(current_factor_8_reg[24]),
        .O(\trunc_ln61_8_reg_2288[60]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'h0000230000002323)) 
    \trunc_ln61_8_reg_2288[60]_i_33 
       (.I0(current_factor_8_reg[7]),
        .I1(current_factor_8_reg[8]),
        .I2(current_factor_8_reg[6]),
        .I3(current_factor_8_reg[4]),
        .I4(current_factor_8_reg[5]),
        .I5(current_factor_8_reg[3]),
        .O(\trunc_ln61_8_reg_2288[60]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \trunc_ln61_8_reg_2288[60]_i_34 
       (.I0(current_factor_8_reg[8]),
        .I1(current_factor_8_reg[7]),
        .I2(current_factor_8_reg[5]),
        .I3(current_factor_8_reg[4]),
        .O(\trunc_ln61_8_reg_2288[60]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \trunc_ln61_8_reg_2288[60]_i_35 
       (.I0(current_factor_8_reg[10]),
        .I1(current_factor_8_reg[11]),
        .I2(current_factor_8_reg[13]),
        .I3(current_factor_8_reg[14]),
        .I4(current_factor_8_reg[17]),
        .I5(current_factor_8_reg[16]),
        .O(\trunc_ln61_8_reg_2288[60]_i_35_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_8_reg_2288[60]_i_36 
       (.I0(current_rate_8_reg[19]),
        .I1(current_rate_8_reg[18]),
        .O(\trunc_ln61_8_reg_2288[60]_i_36_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln61_8_reg_2288[60]_i_37 
       (.I0(current_rate_8_reg[17]),
        .O(\trunc_ln61_8_reg_2288[60]_i_37_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_8_reg_2288[60]_i_38 
       (.I0(current_rate_8_reg[15]),
        .I1(current_rate_8_reg[14]),
        .O(\trunc_ln61_8_reg_2288[60]_i_38_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_8_reg_2288[60]_i_39 
       (.I0(current_rate_8_reg[21]),
        .I1(current_rate_8_reg[20]),
        .O(\trunc_ln61_8_reg_2288[60]_i_39_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln61_8_reg_2288[60]_i_40 
       (.I0(current_rate_8_reg[18]),
        .I1(current_rate_8_reg[19]),
        .O(\trunc_ln61_8_reg_2288[60]_i_40_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln61_8_reg_2288[60]_i_41 
       (.I0(current_rate_8_reg[17]),
        .I1(current_rate_8_reg[16]),
        .O(\trunc_ln61_8_reg_2288[60]_i_41_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln61_8_reg_2288[60]_i_42 
       (.I0(current_rate_8_reg[14]),
        .I1(current_rate_8_reg[15]),
        .O(\trunc_ln61_8_reg_2288[60]_i_42_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_8_reg_2288[60]_i_44 
       (.I0(current_factor_8_reg[15]),
        .I1(current_factor_8_reg[14]),
        .O(\trunc_ln61_8_reg_2288[60]_i_44_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_8_reg_2288[60]_i_45 
       (.I0(current_factor_8_reg[13]),
        .I1(current_factor_8_reg[12]),
        .O(\trunc_ln61_8_reg_2288[60]_i_45_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_8_reg_2288[60]_i_46 
       (.I0(current_factor_8_reg[11]),
        .I1(current_factor_8_reg[10]),
        .O(\trunc_ln61_8_reg_2288[60]_i_46_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_8_reg_2288[60]_i_47 
       (.I0(current_factor_8_reg[9]),
        .I1(current_factor_8_reg[8]),
        .O(\trunc_ln61_8_reg_2288[60]_i_47_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_8_reg_2288[60]_i_48 
       (.I0(current_factor_8_reg[1]),
        .I1(current_factor_8_reg[0]),
        .O(\trunc_ln61_8_reg_2288[60]_i_48_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_8_reg_2288[60]_i_49 
       (.I0(current_factor_8_reg[7]),
        .I1(current_factor_8_reg[6]),
        .O(\trunc_ln61_8_reg_2288[60]_i_49_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_8_reg_2288[60]_i_50 
       (.I0(current_factor_8_reg[5]),
        .I1(current_factor_8_reg[4]),
        .O(\trunc_ln61_8_reg_2288[60]_i_50_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_8_reg_2288[60]_i_51 
       (.I0(current_factor_8_reg[3]),
        .I1(current_factor_8_reg[2]),
        .O(\trunc_ln61_8_reg_2288[60]_i_51_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln61_8_reg_2288[60]_i_52 
       (.I0(current_factor_8_reg[0]),
        .I1(current_factor_8_reg[1]),
        .O(\trunc_ln61_8_reg_2288[60]_i_52_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \trunc_ln61_8_reg_2288[60]_i_6 
       (.I0(\trunc_ln61_8_reg_2288[60]_i_17_n_0 ),
        .I1(\trunc_ln61_8_reg_2288[60]_i_18_n_0 ),
        .I2(\trunc_ln61_8_reg_2288[60]_i_19_n_0 ),
        .I3(\trunc_ln61_8_reg_2288[60]_i_20_n_0 ),
        .I4(\trunc_ln61_8_reg_2288[60]_i_21_n_0 ),
        .O(icmp_ln59_8_fu_1584_p2));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_8_reg_2288[60]_i_7 
       (.I0(filtered_im_0_o_mem_read_reg_2059[62]),
        .I1(filtered_im_0_o_mem_read_reg_2059[63]),
        .O(\trunc_ln61_8_reg_2288[60]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_8_reg_2288[60]_i_8 
       (.I0(filtered_im_0_o_mem_read_reg_2059[61]),
        .I1(filtered_im_0_o_mem_read_reg_2059[62]),
        .O(\trunc_ln61_8_reg_2288[60]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_8_reg_2288[6]_i_2 
       (.I0(current_rate_8_reg[6]),
        .I1(filtered_im_0_o_mem_read_reg_2059[9]),
        .O(\trunc_ln61_8_reg_2288[6]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_8_reg_2288[6]_i_3 
       (.I0(current_rate_8_reg[5]),
        .I1(filtered_im_0_o_mem_read_reg_2059[8]),
        .O(\trunc_ln61_8_reg_2288[6]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_8_reg_2288[6]_i_4 
       (.I0(current_rate_8_reg[4]),
        .I1(filtered_im_0_o_mem_read_reg_2059[7]),
        .O(\trunc_ln61_8_reg_2288[6]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_8_reg_2288[6]_i_5 
       (.I0(current_rate_8_reg[3]),
        .I1(filtered_im_0_o_mem_read_reg_2059[6]),
        .O(\trunc_ln61_8_reg_2288[6]_i_5_n_0 ));
  FDRE \trunc_ln61_8_reg_2288_reg[0] 
       (.C(ap_clk),
        .CE(trunc_ln61_8_reg_22880),
        .D(add_ln61_8_fu_1602_p2[3]),
        .Q(trunc_ln61_8_reg_2288[0]),
        .R(1'b0));
  FDRE \trunc_ln61_8_reg_2288_reg[10] 
       (.C(ap_clk),
        .CE(trunc_ln61_8_reg_22880),
        .D(add_ln61_8_fu_1602_p2[13]),
        .Q(trunc_ln61_8_reg_2288[10]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_8_reg_2288_reg[10]_i_1 
       (.CI(\trunc_ln61_8_reg_2288_reg[6]_i_1_n_0 ),
        .CO({\trunc_ln61_8_reg_2288_reg[10]_i_1_n_0 ,\trunc_ln61_8_reg_2288_reg[10]_i_1_n_1 ,\trunc_ln61_8_reg_2288_reg[10]_i_1_n_2 ,\trunc_ln61_8_reg_2288_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_8_reg[10:7]),
        .O(add_ln61_8_fu_1602_p2[13:10]),
        .S({\trunc_ln61_8_reg_2288[10]_i_2_n_0 ,\trunc_ln61_8_reg_2288[10]_i_3_n_0 ,\trunc_ln61_8_reg_2288[10]_i_4_n_0 ,\trunc_ln61_8_reg_2288[10]_i_5_n_0 }));
  FDRE \trunc_ln61_8_reg_2288_reg[11] 
       (.C(ap_clk),
        .CE(trunc_ln61_8_reg_22880),
        .D(add_ln61_8_fu_1602_p2[14]),
        .Q(trunc_ln61_8_reg_2288[11]),
        .R(1'b0));
  FDRE \trunc_ln61_8_reg_2288_reg[12] 
       (.C(ap_clk),
        .CE(trunc_ln61_8_reg_22880),
        .D(add_ln61_8_fu_1602_p2[15]),
        .Q(trunc_ln61_8_reg_2288[12]),
        .R(1'b0));
  FDRE \trunc_ln61_8_reg_2288_reg[13] 
       (.C(ap_clk),
        .CE(trunc_ln61_8_reg_22880),
        .D(add_ln61_8_fu_1602_p2[16]),
        .Q(trunc_ln61_8_reg_2288[13]),
        .R(1'b0));
  FDRE \trunc_ln61_8_reg_2288_reg[14] 
       (.C(ap_clk),
        .CE(trunc_ln61_8_reg_22880),
        .D(add_ln61_8_fu_1602_p2[17]),
        .Q(trunc_ln61_8_reg_2288[14]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_8_reg_2288_reg[14]_i_1 
       (.CI(\trunc_ln61_8_reg_2288_reg[10]_i_1_n_0 ),
        .CO({\trunc_ln61_8_reg_2288_reg[14]_i_1_n_0 ,\trunc_ln61_8_reg_2288_reg[14]_i_1_n_1 ,\trunc_ln61_8_reg_2288_reg[14]_i_1_n_2 ,\trunc_ln61_8_reg_2288_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_8_reg[14:11]),
        .O(add_ln61_8_fu_1602_p2[17:14]),
        .S({\trunc_ln61_8_reg_2288[14]_i_2_n_0 ,\trunc_ln61_8_reg_2288[14]_i_3_n_0 ,\trunc_ln61_8_reg_2288[14]_i_4_n_0 ,\trunc_ln61_8_reg_2288[14]_i_5_n_0 }));
  FDRE \trunc_ln61_8_reg_2288_reg[15] 
       (.C(ap_clk),
        .CE(trunc_ln61_8_reg_22880),
        .D(add_ln61_8_fu_1602_p2[18]),
        .Q(trunc_ln61_8_reg_2288[15]),
        .R(1'b0));
  FDRE \trunc_ln61_8_reg_2288_reg[16] 
       (.C(ap_clk),
        .CE(trunc_ln61_8_reg_22880),
        .D(add_ln61_8_fu_1602_p2[19]),
        .Q(trunc_ln61_8_reg_2288[16]),
        .R(1'b0));
  FDRE \trunc_ln61_8_reg_2288_reg[17] 
       (.C(ap_clk),
        .CE(trunc_ln61_8_reg_22880),
        .D(add_ln61_8_fu_1602_p2[20]),
        .Q(trunc_ln61_8_reg_2288[17]),
        .R(1'b0));
  FDRE \trunc_ln61_8_reg_2288_reg[18] 
       (.C(ap_clk),
        .CE(trunc_ln61_8_reg_22880),
        .D(add_ln61_8_fu_1602_p2[21]),
        .Q(trunc_ln61_8_reg_2288[18]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_8_reg_2288_reg[18]_i_1 
       (.CI(\trunc_ln61_8_reg_2288_reg[14]_i_1_n_0 ),
        .CO({\trunc_ln61_8_reg_2288_reg[18]_i_1_n_0 ,\trunc_ln61_8_reg_2288_reg[18]_i_1_n_1 ,\trunc_ln61_8_reg_2288_reg[18]_i_1_n_2 ,\trunc_ln61_8_reg_2288_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_8_reg[18:15]),
        .O(add_ln61_8_fu_1602_p2[21:18]),
        .S({\trunc_ln61_8_reg_2288[18]_i_2_n_0 ,\trunc_ln61_8_reg_2288[18]_i_3_n_0 ,\trunc_ln61_8_reg_2288[18]_i_4_n_0 ,\trunc_ln61_8_reg_2288[18]_i_5_n_0 }));
  FDRE \trunc_ln61_8_reg_2288_reg[19] 
       (.C(ap_clk),
        .CE(trunc_ln61_8_reg_22880),
        .D(add_ln61_8_fu_1602_p2[22]),
        .Q(trunc_ln61_8_reg_2288[19]),
        .R(1'b0));
  FDRE \trunc_ln61_8_reg_2288_reg[1] 
       (.C(ap_clk),
        .CE(trunc_ln61_8_reg_22880),
        .D(add_ln61_8_fu_1602_p2[4]),
        .Q(trunc_ln61_8_reg_2288[1]),
        .R(1'b0));
  FDRE \trunc_ln61_8_reg_2288_reg[20] 
       (.C(ap_clk),
        .CE(trunc_ln61_8_reg_22880),
        .D(add_ln61_8_fu_1602_p2[23]),
        .Q(trunc_ln61_8_reg_2288[20]),
        .R(1'b0));
  FDRE \trunc_ln61_8_reg_2288_reg[21] 
       (.C(ap_clk),
        .CE(trunc_ln61_8_reg_22880),
        .D(add_ln61_8_fu_1602_p2[24]),
        .Q(trunc_ln61_8_reg_2288[21]),
        .R(1'b0));
  FDRE \trunc_ln61_8_reg_2288_reg[22] 
       (.C(ap_clk),
        .CE(trunc_ln61_8_reg_22880),
        .D(add_ln61_8_fu_1602_p2[25]),
        .Q(trunc_ln61_8_reg_2288[22]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_8_reg_2288_reg[22]_i_1 
       (.CI(\trunc_ln61_8_reg_2288_reg[18]_i_1_n_0 ),
        .CO({\trunc_ln61_8_reg_2288_reg[22]_i_1_n_0 ,\trunc_ln61_8_reg_2288_reg[22]_i_1_n_1 ,\trunc_ln61_8_reg_2288_reg[22]_i_1_n_2 ,\trunc_ln61_8_reg_2288_reg[22]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_8_reg[22:19]),
        .O(add_ln61_8_fu_1602_p2[25:22]),
        .S({\trunc_ln61_8_reg_2288[22]_i_2_n_0 ,\trunc_ln61_8_reg_2288[22]_i_3_n_0 ,\trunc_ln61_8_reg_2288[22]_i_4_n_0 ,\trunc_ln61_8_reg_2288[22]_i_5_n_0 }));
  FDRE \trunc_ln61_8_reg_2288_reg[23] 
       (.C(ap_clk),
        .CE(trunc_ln61_8_reg_22880),
        .D(add_ln61_8_fu_1602_p2[26]),
        .Q(trunc_ln61_8_reg_2288[23]),
        .R(1'b0));
  FDRE \trunc_ln61_8_reg_2288_reg[24] 
       (.C(ap_clk),
        .CE(trunc_ln61_8_reg_22880),
        .D(add_ln61_8_fu_1602_p2[27]),
        .Q(trunc_ln61_8_reg_2288[24]),
        .R(1'b0));
  FDRE \trunc_ln61_8_reg_2288_reg[25] 
       (.C(ap_clk),
        .CE(trunc_ln61_8_reg_22880),
        .D(add_ln61_8_fu_1602_p2[28]),
        .Q(trunc_ln61_8_reg_2288[25]),
        .R(1'b0));
  FDRE \trunc_ln61_8_reg_2288_reg[26] 
       (.C(ap_clk),
        .CE(trunc_ln61_8_reg_22880),
        .D(add_ln61_8_fu_1602_p2[29]),
        .Q(trunc_ln61_8_reg_2288[26]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_8_reg_2288_reg[26]_i_1 
       (.CI(\trunc_ln61_8_reg_2288_reg[22]_i_1_n_0 ),
        .CO({\trunc_ln61_8_reg_2288_reg[26]_i_1_n_0 ,\trunc_ln61_8_reg_2288_reg[26]_i_1_n_1 ,\trunc_ln61_8_reg_2288_reg[26]_i_1_n_2 ,\trunc_ln61_8_reg_2288_reg[26]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_8_reg[26:23]),
        .O(add_ln61_8_fu_1602_p2[29:26]),
        .S({\trunc_ln61_8_reg_2288[26]_i_2_n_0 ,\trunc_ln61_8_reg_2288[26]_i_3_n_0 ,\trunc_ln61_8_reg_2288[26]_i_4_n_0 ,\trunc_ln61_8_reg_2288[26]_i_5_n_0 }));
  FDRE \trunc_ln61_8_reg_2288_reg[27] 
       (.C(ap_clk),
        .CE(trunc_ln61_8_reg_22880),
        .D(add_ln61_8_fu_1602_p2[30]),
        .Q(trunc_ln61_8_reg_2288[27]),
        .R(1'b0));
  FDRE \trunc_ln61_8_reg_2288_reg[28] 
       (.C(ap_clk),
        .CE(trunc_ln61_8_reg_22880),
        .D(add_ln61_8_fu_1602_p2[31]),
        .Q(trunc_ln61_8_reg_2288[28]),
        .R(1'b0));
  FDRE \trunc_ln61_8_reg_2288_reg[29] 
       (.C(ap_clk),
        .CE(trunc_ln61_8_reg_22880),
        .D(add_ln61_8_fu_1602_p2[32]),
        .Q(trunc_ln61_8_reg_2288[29]),
        .R(1'b0));
  FDRE \trunc_ln61_8_reg_2288_reg[2] 
       (.C(ap_clk),
        .CE(trunc_ln61_8_reg_22880),
        .D(add_ln61_8_fu_1602_p2[5]),
        .Q(trunc_ln61_8_reg_2288[2]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_8_reg_2288_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\trunc_ln61_8_reg_2288_reg[2]_i_1_n_0 ,\trunc_ln61_8_reg_2288_reg[2]_i_1_n_1 ,\trunc_ln61_8_reg_2288_reg[2]_i_1_n_2 ,\trunc_ln61_8_reg_2288_reg[2]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({current_rate_8_reg[2:0],1'b0}),
        .O({add_ln61_8_fu_1602_p2[5:3],\NLW_trunc_ln61_8_reg_2288_reg[2]_i_1_O_UNCONNECTED [0]}),
        .S({\trunc_ln61_8_reg_2288[2]_i_2_n_0 ,\trunc_ln61_8_reg_2288[2]_i_3_n_0 ,\trunc_ln61_8_reg_2288[2]_i_4_n_0 ,filtered_im_0_o_mem_read_reg_2059[2]}));
  FDRE \trunc_ln61_8_reg_2288_reg[30] 
       (.C(ap_clk),
        .CE(trunc_ln61_8_reg_22880),
        .D(add_ln61_8_fu_1602_p2[33]),
        .Q(trunc_ln61_8_reg_2288[30]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_8_reg_2288_reg[30]_i_1 
       (.CI(\trunc_ln61_8_reg_2288_reg[26]_i_1_n_0 ),
        .CO({\trunc_ln61_8_reg_2288_reg[30]_i_1_n_0 ,\trunc_ln61_8_reg_2288_reg[30]_i_1_n_1 ,\trunc_ln61_8_reg_2288_reg[30]_i_1_n_2 ,\trunc_ln61_8_reg_2288_reg[30]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_8_reg[30:27]),
        .O(add_ln61_8_fu_1602_p2[33:30]),
        .S({\trunc_ln61_8_reg_2288[30]_i_2_n_0 ,\trunc_ln61_8_reg_2288[30]_i_3_n_0 ,\trunc_ln61_8_reg_2288[30]_i_4_n_0 ,\trunc_ln61_8_reg_2288[30]_i_5_n_0 }));
  FDRE \trunc_ln61_8_reg_2288_reg[31] 
       (.C(ap_clk),
        .CE(trunc_ln61_8_reg_22880),
        .D(add_ln61_8_fu_1602_p2[34]),
        .Q(trunc_ln61_8_reg_2288[31]),
        .R(1'b0));
  FDRE \trunc_ln61_8_reg_2288_reg[32] 
       (.C(ap_clk),
        .CE(trunc_ln61_8_reg_22880),
        .D(add_ln61_8_fu_1602_p2[35]),
        .Q(trunc_ln61_8_reg_2288[32]),
        .R(1'b0));
  FDRE \trunc_ln61_8_reg_2288_reg[33] 
       (.C(ap_clk),
        .CE(trunc_ln61_8_reg_22880),
        .D(add_ln61_8_fu_1602_p2[36]),
        .Q(trunc_ln61_8_reg_2288[33]),
        .R(1'b0));
  FDRE \trunc_ln61_8_reg_2288_reg[34] 
       (.C(ap_clk),
        .CE(trunc_ln61_8_reg_22880),
        .D(add_ln61_8_fu_1602_p2[37]),
        .Q(trunc_ln61_8_reg_2288[34]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_8_reg_2288_reg[34]_i_1 
       (.CI(\trunc_ln61_8_reg_2288_reg[30]_i_1_n_0 ),
        .CO({\trunc_ln61_8_reg_2288_reg[34]_i_1_n_0 ,\trunc_ln61_8_reg_2288_reg[34]_i_1_n_1 ,\trunc_ln61_8_reg_2288_reg[34]_i_1_n_2 ,\trunc_ln61_8_reg_2288_reg[34]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({filtered_im_0_o_mem_read_reg_2059[36:34],\trunc_ln61_8_reg_2288[34]_i_2_n_0 }),
        .O(add_ln61_8_fu_1602_p2[37:34]),
        .S({\trunc_ln61_8_reg_2288[34]_i_3_n_0 ,\trunc_ln61_8_reg_2288[34]_i_4_n_0 ,\trunc_ln61_8_reg_2288[34]_i_5_n_0 ,\trunc_ln61_8_reg_2288[34]_i_6_n_0 }));
  FDRE \trunc_ln61_8_reg_2288_reg[35] 
       (.C(ap_clk),
        .CE(trunc_ln61_8_reg_22880),
        .D(add_ln61_8_fu_1602_p2[38]),
        .Q(trunc_ln61_8_reg_2288[35]),
        .R(1'b0));
  FDRE \trunc_ln61_8_reg_2288_reg[36] 
       (.C(ap_clk),
        .CE(trunc_ln61_8_reg_22880),
        .D(add_ln61_8_fu_1602_p2[39]),
        .Q(trunc_ln61_8_reg_2288[36]),
        .R(1'b0));
  FDRE \trunc_ln61_8_reg_2288_reg[37] 
       (.C(ap_clk),
        .CE(trunc_ln61_8_reg_22880),
        .D(add_ln61_8_fu_1602_p2[40]),
        .Q(trunc_ln61_8_reg_2288[37]),
        .R(1'b0));
  FDRE \trunc_ln61_8_reg_2288_reg[38] 
       (.C(ap_clk),
        .CE(trunc_ln61_8_reg_22880),
        .D(add_ln61_8_fu_1602_p2[41]),
        .Q(trunc_ln61_8_reg_2288[38]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_8_reg_2288_reg[38]_i_1 
       (.CI(\trunc_ln61_8_reg_2288_reg[34]_i_1_n_0 ),
        .CO({\trunc_ln61_8_reg_2288_reg[38]_i_1_n_0 ,\trunc_ln61_8_reg_2288_reg[38]_i_1_n_1 ,\trunc_ln61_8_reg_2288_reg[38]_i_1_n_2 ,\trunc_ln61_8_reg_2288_reg[38]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(filtered_im_0_o_mem_read_reg_2059[40:37]),
        .O(add_ln61_8_fu_1602_p2[41:38]),
        .S({\trunc_ln61_8_reg_2288[38]_i_2_n_0 ,\trunc_ln61_8_reg_2288[38]_i_3_n_0 ,\trunc_ln61_8_reg_2288[38]_i_4_n_0 ,\trunc_ln61_8_reg_2288[38]_i_5_n_0 }));
  FDRE \trunc_ln61_8_reg_2288_reg[39] 
       (.C(ap_clk),
        .CE(trunc_ln61_8_reg_22880),
        .D(add_ln61_8_fu_1602_p2[42]),
        .Q(trunc_ln61_8_reg_2288[39]),
        .R(1'b0));
  FDRE \trunc_ln61_8_reg_2288_reg[3] 
       (.C(ap_clk),
        .CE(trunc_ln61_8_reg_22880),
        .D(add_ln61_8_fu_1602_p2[6]),
        .Q(trunc_ln61_8_reg_2288[3]),
        .R(1'b0));
  FDRE \trunc_ln61_8_reg_2288_reg[40] 
       (.C(ap_clk),
        .CE(trunc_ln61_8_reg_22880),
        .D(add_ln61_8_fu_1602_p2[43]),
        .Q(trunc_ln61_8_reg_2288[40]),
        .R(1'b0));
  FDRE \trunc_ln61_8_reg_2288_reg[41] 
       (.C(ap_clk),
        .CE(trunc_ln61_8_reg_22880),
        .D(add_ln61_8_fu_1602_p2[44]),
        .Q(trunc_ln61_8_reg_2288[41]),
        .R(1'b0));
  FDRE \trunc_ln61_8_reg_2288_reg[42] 
       (.C(ap_clk),
        .CE(trunc_ln61_8_reg_22880),
        .D(add_ln61_8_fu_1602_p2[45]),
        .Q(trunc_ln61_8_reg_2288[42]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_8_reg_2288_reg[42]_i_1 
       (.CI(\trunc_ln61_8_reg_2288_reg[38]_i_1_n_0 ),
        .CO({\trunc_ln61_8_reg_2288_reg[42]_i_1_n_0 ,\trunc_ln61_8_reg_2288_reg[42]_i_1_n_1 ,\trunc_ln61_8_reg_2288_reg[42]_i_1_n_2 ,\trunc_ln61_8_reg_2288_reg[42]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(filtered_im_0_o_mem_read_reg_2059[44:41]),
        .O(add_ln61_8_fu_1602_p2[45:42]),
        .S({\trunc_ln61_8_reg_2288[42]_i_2_n_0 ,\trunc_ln61_8_reg_2288[42]_i_3_n_0 ,\trunc_ln61_8_reg_2288[42]_i_4_n_0 ,\trunc_ln61_8_reg_2288[42]_i_5_n_0 }));
  FDRE \trunc_ln61_8_reg_2288_reg[43] 
       (.C(ap_clk),
        .CE(trunc_ln61_8_reg_22880),
        .D(add_ln61_8_fu_1602_p2[46]),
        .Q(trunc_ln61_8_reg_2288[43]),
        .R(1'b0));
  FDRE \trunc_ln61_8_reg_2288_reg[44] 
       (.C(ap_clk),
        .CE(trunc_ln61_8_reg_22880),
        .D(add_ln61_8_fu_1602_p2[47]),
        .Q(trunc_ln61_8_reg_2288[44]),
        .R(1'b0));
  FDRE \trunc_ln61_8_reg_2288_reg[45] 
       (.C(ap_clk),
        .CE(trunc_ln61_8_reg_22880),
        .D(add_ln61_8_fu_1602_p2[48]),
        .Q(trunc_ln61_8_reg_2288[45]),
        .R(1'b0));
  FDRE \trunc_ln61_8_reg_2288_reg[46] 
       (.C(ap_clk),
        .CE(trunc_ln61_8_reg_22880),
        .D(add_ln61_8_fu_1602_p2[49]),
        .Q(trunc_ln61_8_reg_2288[46]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_8_reg_2288_reg[46]_i_1 
       (.CI(\trunc_ln61_8_reg_2288_reg[42]_i_1_n_0 ),
        .CO({\trunc_ln61_8_reg_2288_reg[46]_i_1_n_0 ,\trunc_ln61_8_reg_2288_reg[46]_i_1_n_1 ,\trunc_ln61_8_reg_2288_reg[46]_i_1_n_2 ,\trunc_ln61_8_reg_2288_reg[46]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(filtered_im_0_o_mem_read_reg_2059[48:45]),
        .O(add_ln61_8_fu_1602_p2[49:46]),
        .S({\trunc_ln61_8_reg_2288[46]_i_2_n_0 ,\trunc_ln61_8_reg_2288[46]_i_3_n_0 ,\trunc_ln61_8_reg_2288[46]_i_4_n_0 ,\trunc_ln61_8_reg_2288[46]_i_5_n_0 }));
  FDRE \trunc_ln61_8_reg_2288_reg[47] 
       (.C(ap_clk),
        .CE(trunc_ln61_8_reg_22880),
        .D(add_ln61_8_fu_1602_p2[50]),
        .Q(trunc_ln61_8_reg_2288[47]),
        .R(1'b0));
  FDRE \trunc_ln61_8_reg_2288_reg[48] 
       (.C(ap_clk),
        .CE(trunc_ln61_8_reg_22880),
        .D(add_ln61_8_fu_1602_p2[51]),
        .Q(trunc_ln61_8_reg_2288[48]),
        .R(1'b0));
  FDRE \trunc_ln61_8_reg_2288_reg[49] 
       (.C(ap_clk),
        .CE(trunc_ln61_8_reg_22880),
        .D(add_ln61_8_fu_1602_p2[52]),
        .Q(trunc_ln61_8_reg_2288[49]),
        .R(1'b0));
  FDRE \trunc_ln61_8_reg_2288_reg[4] 
       (.C(ap_clk),
        .CE(trunc_ln61_8_reg_22880),
        .D(add_ln61_8_fu_1602_p2[7]),
        .Q(trunc_ln61_8_reg_2288[4]),
        .R(1'b0));
  FDRE \trunc_ln61_8_reg_2288_reg[50] 
       (.C(ap_clk),
        .CE(trunc_ln61_8_reg_22880),
        .D(add_ln61_8_fu_1602_p2[53]),
        .Q(trunc_ln61_8_reg_2288[50]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_8_reg_2288_reg[50]_i_1 
       (.CI(\trunc_ln61_8_reg_2288_reg[46]_i_1_n_0 ),
        .CO({\trunc_ln61_8_reg_2288_reg[50]_i_1_n_0 ,\trunc_ln61_8_reg_2288_reg[50]_i_1_n_1 ,\trunc_ln61_8_reg_2288_reg[50]_i_1_n_2 ,\trunc_ln61_8_reg_2288_reg[50]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(filtered_im_0_o_mem_read_reg_2059[52:49]),
        .O(add_ln61_8_fu_1602_p2[53:50]),
        .S({\trunc_ln61_8_reg_2288[50]_i_2_n_0 ,\trunc_ln61_8_reg_2288[50]_i_3_n_0 ,\trunc_ln61_8_reg_2288[50]_i_4_n_0 ,\trunc_ln61_8_reg_2288[50]_i_5_n_0 }));
  FDRE \trunc_ln61_8_reg_2288_reg[51] 
       (.C(ap_clk),
        .CE(trunc_ln61_8_reg_22880),
        .D(add_ln61_8_fu_1602_p2[54]),
        .Q(trunc_ln61_8_reg_2288[51]),
        .R(1'b0));
  FDRE \trunc_ln61_8_reg_2288_reg[52] 
       (.C(ap_clk),
        .CE(trunc_ln61_8_reg_22880),
        .D(add_ln61_8_fu_1602_p2[55]),
        .Q(trunc_ln61_8_reg_2288[52]),
        .R(1'b0));
  FDRE \trunc_ln61_8_reg_2288_reg[53] 
       (.C(ap_clk),
        .CE(trunc_ln61_8_reg_22880),
        .D(add_ln61_8_fu_1602_p2[56]),
        .Q(trunc_ln61_8_reg_2288[53]),
        .R(1'b0));
  FDRE \trunc_ln61_8_reg_2288_reg[54] 
       (.C(ap_clk),
        .CE(trunc_ln61_8_reg_22880),
        .D(add_ln61_8_fu_1602_p2[57]),
        .Q(trunc_ln61_8_reg_2288[54]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_8_reg_2288_reg[54]_i_1 
       (.CI(\trunc_ln61_8_reg_2288_reg[50]_i_1_n_0 ),
        .CO({\trunc_ln61_8_reg_2288_reg[54]_i_1_n_0 ,\trunc_ln61_8_reg_2288_reg[54]_i_1_n_1 ,\trunc_ln61_8_reg_2288_reg[54]_i_1_n_2 ,\trunc_ln61_8_reg_2288_reg[54]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(filtered_im_0_o_mem_read_reg_2059[56:53]),
        .O(add_ln61_8_fu_1602_p2[57:54]),
        .S({\trunc_ln61_8_reg_2288[54]_i_2_n_0 ,\trunc_ln61_8_reg_2288[54]_i_3_n_0 ,\trunc_ln61_8_reg_2288[54]_i_4_n_0 ,\trunc_ln61_8_reg_2288[54]_i_5_n_0 }));
  FDRE \trunc_ln61_8_reg_2288_reg[55] 
       (.C(ap_clk),
        .CE(trunc_ln61_8_reg_22880),
        .D(add_ln61_8_fu_1602_p2[58]),
        .Q(trunc_ln61_8_reg_2288[55]),
        .R(1'b0));
  FDRE \trunc_ln61_8_reg_2288_reg[56] 
       (.C(ap_clk),
        .CE(trunc_ln61_8_reg_22880),
        .D(add_ln61_8_fu_1602_p2[59]),
        .Q(trunc_ln61_8_reg_2288[56]),
        .R(1'b0));
  FDRE \trunc_ln61_8_reg_2288_reg[57] 
       (.C(ap_clk),
        .CE(trunc_ln61_8_reg_22880),
        .D(add_ln61_8_fu_1602_p2[60]),
        .Q(trunc_ln61_8_reg_2288[57]),
        .R(1'b0));
  FDRE \trunc_ln61_8_reg_2288_reg[58] 
       (.C(ap_clk),
        .CE(trunc_ln61_8_reg_22880),
        .D(add_ln61_8_fu_1602_p2[61]),
        .Q(trunc_ln61_8_reg_2288[58]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_8_reg_2288_reg[58]_i_1 
       (.CI(\trunc_ln61_8_reg_2288_reg[54]_i_1_n_0 ),
        .CO({\trunc_ln61_8_reg_2288_reg[58]_i_1_n_0 ,\trunc_ln61_8_reg_2288_reg[58]_i_1_n_1 ,\trunc_ln61_8_reg_2288_reg[58]_i_1_n_2 ,\trunc_ln61_8_reg_2288_reg[58]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(filtered_im_0_o_mem_read_reg_2059[60:57]),
        .O(add_ln61_8_fu_1602_p2[61:58]),
        .S({\trunc_ln61_8_reg_2288[58]_i_2_n_0 ,\trunc_ln61_8_reg_2288[58]_i_3_n_0 ,\trunc_ln61_8_reg_2288[58]_i_4_n_0 ,\trunc_ln61_8_reg_2288[58]_i_5_n_0 }));
  FDRE \trunc_ln61_8_reg_2288_reg[59] 
       (.C(ap_clk),
        .CE(trunc_ln61_8_reg_22880),
        .D(add_ln61_8_fu_1602_p2[62]),
        .Q(trunc_ln61_8_reg_2288[59]),
        .R(1'b0));
  FDRE \trunc_ln61_8_reg_2288_reg[5] 
       (.C(ap_clk),
        .CE(trunc_ln61_8_reg_22880),
        .D(add_ln61_8_fu_1602_p2[8]),
        .Q(trunc_ln61_8_reg_2288[5]),
        .R(1'b0));
  FDRE \trunc_ln61_8_reg_2288_reg[60] 
       (.C(ap_clk),
        .CE(trunc_ln61_8_reg_22880),
        .D(add_ln61_8_fu_1602_p2[63]),
        .Q(trunc_ln61_8_reg_2288[60]),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \trunc_ln61_8_reg_2288_reg[60]_i_11 
       (.CI(\trunc_ln61_8_reg_2288_reg[60]_i_27_n_0 ),
        .CO({\trunc_ln61_8_reg_2288_reg[60]_i_11_n_0 ,\trunc_ln61_8_reg_2288_reg[60]_i_11_n_1 ,\trunc_ln61_8_reg_2288_reg[60]_i_11_n_2 ,\trunc_ln61_8_reg_2288_reg[60]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_trunc_ln61_8_reg_2288_reg[60]_i_11_O_UNCONNECTED [3:0]),
        .S({\trunc_ln61_8_reg_2288[60]_i_28_n_0 ,\trunc_ln61_8_reg_2288[60]_i_29_n_0 ,\trunc_ln61_8_reg_2288[60]_i_30_n_0 ,\trunc_ln61_8_reg_2288[60]_i_31_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_8_reg_2288_reg[60]_i_2 
       (.CI(\trunc_ln61_8_reg_2288_reg[58]_i_1_n_0 ),
        .CO({\NLW_trunc_ln61_8_reg_2288_reg[60]_i_2_CO_UNCONNECTED [3:1],\trunc_ln61_8_reg_2288_reg[60]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,filtered_im_0_o_mem_read_reg_2059[61]}),
        .O({\NLW_trunc_ln61_8_reg_2288_reg[60]_i_2_O_UNCONNECTED [3:2],add_ln61_8_fu_1602_p2[63:62]}),
        .S({1'b0,1'b0,\trunc_ln61_8_reg_2288[60]_i_7_n_0 ,\trunc_ln61_8_reg_2288[60]_i_8_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \trunc_ln61_8_reg_2288_reg[60]_i_22 
       (.CI(1'b0),
        .CO({\trunc_ln61_8_reg_2288_reg[60]_i_22_n_0 ,\trunc_ln61_8_reg_2288_reg[60]_i_22_n_1 ,\trunc_ln61_8_reg_2288_reg[60]_i_22_n_2 ,\trunc_ln61_8_reg_2288_reg[60]_i_22_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\trunc_ln61_8_reg_2288[60]_i_36_n_0 ,\trunc_ln61_8_reg_2288[60]_i_37_n_0 ,\trunc_ln61_8_reg_2288[60]_i_38_n_0 }),
        .O(\NLW_trunc_ln61_8_reg_2288_reg[60]_i_22_O_UNCONNECTED [3:0]),
        .S({\trunc_ln61_8_reg_2288[60]_i_39_n_0 ,\trunc_ln61_8_reg_2288[60]_i_40_n_0 ,\trunc_ln61_8_reg_2288[60]_i_41_n_0 ,\trunc_ln61_8_reg_2288[60]_i_42_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \trunc_ln61_8_reg_2288_reg[60]_i_27 
       (.CI(\trunc_ln61_8_reg_2288_reg[60]_i_43_n_0 ),
        .CO({\trunc_ln61_8_reg_2288_reg[60]_i_27_n_0 ,\trunc_ln61_8_reg_2288_reg[60]_i_27_n_1 ,\trunc_ln61_8_reg_2288_reg[60]_i_27_n_2 ,\trunc_ln61_8_reg_2288_reg[60]_i_27_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_trunc_ln61_8_reg_2288_reg[60]_i_27_O_UNCONNECTED [3:0]),
        .S({\trunc_ln61_8_reg_2288[60]_i_44_n_0 ,\trunc_ln61_8_reg_2288[60]_i_45_n_0 ,\trunc_ln61_8_reg_2288[60]_i_46_n_0 ,\trunc_ln61_8_reg_2288[60]_i_47_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \trunc_ln61_8_reg_2288_reg[60]_i_3 
       (.CI(\trunc_ln61_8_reg_2288_reg[60]_i_9_n_0 ),
        .CO({\NLW_trunc_ln61_8_reg_2288_reg[60]_i_3_CO_UNCONNECTED [3:1],icmp_ln58_16_fu_1562_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,current_rate_8_reg[31]}),
        .O(\NLW_trunc_ln61_8_reg_2288_reg[60]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\trunc_ln61_8_reg_2288[60]_i_10_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \trunc_ln61_8_reg_2288_reg[60]_i_4 
       (.CI(\trunc_ln61_8_reg_2288_reg[60]_i_11_n_0 ),
        .CO({icmp_ln58_17_fu_1572_p2,\trunc_ln61_8_reg_2288_reg[60]_i_4_n_1 ,\trunc_ln61_8_reg_2288_reg[60]_i_4_n_2 ,\trunc_ln61_8_reg_2288_reg[60]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({current_factor_8_reg[31],1'b0,1'b0,1'b0}),
        .O(\NLW_trunc_ln61_8_reg_2288_reg[60]_i_4_O_UNCONNECTED [3:0]),
        .S({\trunc_ln61_8_reg_2288[60]_i_12_n_0 ,\trunc_ln61_8_reg_2288[60]_i_13_n_0 ,\trunc_ln61_8_reg_2288[60]_i_14_n_0 ,\trunc_ln61_8_reg_2288[60]_i_15_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \trunc_ln61_8_reg_2288_reg[60]_i_43 
       (.CI(1'b0),
        .CO({\trunc_ln61_8_reg_2288_reg[60]_i_43_n_0 ,\trunc_ln61_8_reg_2288_reg[60]_i_43_n_1 ,\trunc_ln61_8_reg_2288_reg[60]_i_43_n_2 ,\trunc_ln61_8_reg_2288_reg[60]_i_43_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\trunc_ln61_8_reg_2288[60]_i_48_n_0 }),
        .O(\NLW_trunc_ln61_8_reg_2288_reg[60]_i_43_O_UNCONNECTED [3:0]),
        .S({\trunc_ln61_8_reg_2288[60]_i_49_n_0 ,\trunc_ln61_8_reg_2288[60]_i_50_n_0 ,\trunc_ln61_8_reg_2288[60]_i_51_n_0 ,\trunc_ln61_8_reg_2288[60]_i_52_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \trunc_ln61_8_reg_2288_reg[60]_i_9 
       (.CI(\trunc_ln61_8_reg_2288_reg[60]_i_22_n_0 ),
        .CO({\trunc_ln61_8_reg_2288_reg[60]_i_9_n_0 ,\trunc_ln61_8_reg_2288_reg[60]_i_9_n_1 ,\trunc_ln61_8_reg_2288_reg[60]_i_9_n_2 ,\trunc_ln61_8_reg_2288_reg[60]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_trunc_ln61_8_reg_2288_reg[60]_i_9_O_UNCONNECTED [3:0]),
        .S({\trunc_ln61_8_reg_2288[60]_i_23_n_0 ,\trunc_ln61_8_reg_2288[60]_i_24_n_0 ,\trunc_ln61_8_reg_2288[60]_i_25_n_0 ,\trunc_ln61_8_reg_2288[60]_i_26_n_0 }));
  FDRE \trunc_ln61_8_reg_2288_reg[6] 
       (.C(ap_clk),
        .CE(trunc_ln61_8_reg_22880),
        .D(add_ln61_8_fu_1602_p2[9]),
        .Q(trunc_ln61_8_reg_2288[6]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_8_reg_2288_reg[6]_i_1 
       (.CI(\trunc_ln61_8_reg_2288_reg[2]_i_1_n_0 ),
        .CO({\trunc_ln61_8_reg_2288_reg[6]_i_1_n_0 ,\trunc_ln61_8_reg_2288_reg[6]_i_1_n_1 ,\trunc_ln61_8_reg_2288_reg[6]_i_1_n_2 ,\trunc_ln61_8_reg_2288_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_8_reg[6:3]),
        .O(add_ln61_8_fu_1602_p2[9:6]),
        .S({\trunc_ln61_8_reg_2288[6]_i_2_n_0 ,\trunc_ln61_8_reg_2288[6]_i_3_n_0 ,\trunc_ln61_8_reg_2288[6]_i_4_n_0 ,\trunc_ln61_8_reg_2288[6]_i_5_n_0 }));
  FDRE \trunc_ln61_8_reg_2288_reg[7] 
       (.C(ap_clk),
        .CE(trunc_ln61_8_reg_22880),
        .D(add_ln61_8_fu_1602_p2[10]),
        .Q(trunc_ln61_8_reg_2288[7]),
        .R(1'b0));
  FDRE \trunc_ln61_8_reg_2288_reg[8] 
       (.C(ap_clk),
        .CE(trunc_ln61_8_reg_22880),
        .D(add_ln61_8_fu_1602_p2[11]),
        .Q(trunc_ln61_8_reg_2288[8]),
        .R(1'b0));
  FDRE \trunc_ln61_8_reg_2288_reg[9] 
       (.C(ap_clk),
        .CE(trunc_ln61_8_reg_22880),
        .D(add_ln61_8_fu_1602_p2[12]),
        .Q(trunc_ln61_8_reg_2288[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_9_reg_2310[10]_i_2 
       (.I0(current_rate_reg[10]),
        .I1(filtered_real_0_o_mem_read_reg_2054[13]),
        .O(\trunc_ln61_9_reg_2310[10]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_9_reg_2310[10]_i_3 
       (.I0(current_rate_reg[9]),
        .I1(filtered_real_0_o_mem_read_reg_2054[12]),
        .O(\trunc_ln61_9_reg_2310[10]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_9_reg_2310[10]_i_4 
       (.I0(current_rate_reg[8]),
        .I1(filtered_real_0_o_mem_read_reg_2054[11]),
        .O(\trunc_ln61_9_reg_2310[10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_9_reg_2310[10]_i_5 
       (.I0(current_rate_reg[7]),
        .I1(filtered_real_0_o_mem_read_reg_2054[10]),
        .O(\trunc_ln61_9_reg_2310[10]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_9_reg_2310[14]_i_2 
       (.I0(current_rate_reg[14]),
        .I1(filtered_real_0_o_mem_read_reg_2054[17]),
        .O(\trunc_ln61_9_reg_2310[14]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_9_reg_2310[14]_i_3 
       (.I0(current_rate_reg[13]),
        .I1(filtered_real_0_o_mem_read_reg_2054[16]),
        .O(\trunc_ln61_9_reg_2310[14]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_9_reg_2310[14]_i_4 
       (.I0(current_rate_reg[12]),
        .I1(filtered_real_0_o_mem_read_reg_2054[15]),
        .O(\trunc_ln61_9_reg_2310[14]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_9_reg_2310[14]_i_5 
       (.I0(current_rate_reg[11]),
        .I1(filtered_real_0_o_mem_read_reg_2054[14]),
        .O(\trunc_ln61_9_reg_2310[14]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_9_reg_2310[18]_i_2 
       (.I0(current_rate_reg[18]),
        .I1(filtered_real_0_o_mem_read_reg_2054[21]),
        .O(\trunc_ln61_9_reg_2310[18]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_9_reg_2310[18]_i_3 
       (.I0(current_rate_reg[17]),
        .I1(filtered_real_0_o_mem_read_reg_2054[20]),
        .O(\trunc_ln61_9_reg_2310[18]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_9_reg_2310[18]_i_4 
       (.I0(current_rate_reg[16]),
        .I1(filtered_real_0_o_mem_read_reg_2054[19]),
        .O(\trunc_ln61_9_reg_2310[18]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_9_reg_2310[18]_i_5 
       (.I0(current_rate_reg[15]),
        .I1(filtered_real_0_o_mem_read_reg_2054[18]),
        .O(\trunc_ln61_9_reg_2310[18]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_9_reg_2310[22]_i_2 
       (.I0(current_rate_reg[22]),
        .I1(filtered_real_0_o_mem_read_reg_2054[25]),
        .O(\trunc_ln61_9_reg_2310[22]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_9_reg_2310[22]_i_3 
       (.I0(current_rate_reg[21]),
        .I1(filtered_real_0_o_mem_read_reg_2054[24]),
        .O(\trunc_ln61_9_reg_2310[22]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_9_reg_2310[22]_i_4 
       (.I0(current_rate_reg[20]),
        .I1(filtered_real_0_o_mem_read_reg_2054[23]),
        .O(\trunc_ln61_9_reg_2310[22]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_9_reg_2310[22]_i_5 
       (.I0(current_rate_reg[19]),
        .I1(filtered_real_0_o_mem_read_reg_2054[22]),
        .O(\trunc_ln61_9_reg_2310[22]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_9_reg_2310[26]_i_2 
       (.I0(current_rate_reg[26]),
        .I1(filtered_real_0_o_mem_read_reg_2054[29]),
        .O(\trunc_ln61_9_reg_2310[26]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_9_reg_2310[26]_i_3 
       (.I0(current_rate_reg[25]),
        .I1(filtered_real_0_o_mem_read_reg_2054[28]),
        .O(\trunc_ln61_9_reg_2310[26]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_9_reg_2310[26]_i_4 
       (.I0(current_rate_reg[24]),
        .I1(filtered_real_0_o_mem_read_reg_2054[27]),
        .O(\trunc_ln61_9_reg_2310[26]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_9_reg_2310[26]_i_5 
       (.I0(current_rate_reg[23]),
        .I1(filtered_real_0_o_mem_read_reg_2054[26]),
        .O(\trunc_ln61_9_reg_2310[26]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_9_reg_2310[2]_i_2 
       (.I0(current_rate_reg[2]),
        .I1(filtered_real_0_o_mem_read_reg_2054[5]),
        .O(\trunc_ln61_9_reg_2310[2]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_9_reg_2310[2]_i_3 
       (.I0(current_rate_reg[1]),
        .I1(filtered_real_0_o_mem_read_reg_2054[4]),
        .O(\trunc_ln61_9_reg_2310[2]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_9_reg_2310[2]_i_4 
       (.I0(current_rate_reg[0]),
        .I1(filtered_real_0_o_mem_read_reg_2054[3]),
        .O(\trunc_ln61_9_reg_2310[2]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_9_reg_2310[30]_i_2 
       (.I0(current_rate_reg[30]),
        .I1(filtered_real_0_o_mem_read_reg_2054[33]),
        .O(\trunc_ln61_9_reg_2310[30]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_9_reg_2310[30]_i_3 
       (.I0(current_rate_reg[29]),
        .I1(filtered_real_0_o_mem_read_reg_2054[32]),
        .O(\trunc_ln61_9_reg_2310[30]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_9_reg_2310[30]_i_4 
       (.I0(current_rate_reg[28]),
        .I1(filtered_real_0_o_mem_read_reg_2054[31]),
        .O(\trunc_ln61_9_reg_2310[30]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_9_reg_2310[30]_i_5 
       (.I0(current_rate_reg[27]),
        .I1(filtered_real_0_o_mem_read_reg_2054[30]),
        .O(\trunc_ln61_9_reg_2310[30]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln61_9_reg_2310[34]_i_2 
       (.I0(filtered_real_0_o_mem_read_reg_2054[34]),
        .O(\trunc_ln61_9_reg_2310[34]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_9_reg_2310[34]_i_3 
       (.I0(filtered_real_0_o_mem_read_reg_2054[36]),
        .I1(filtered_real_0_o_mem_read_reg_2054[37]),
        .O(\trunc_ln61_9_reg_2310[34]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_9_reg_2310[34]_i_4 
       (.I0(filtered_real_0_o_mem_read_reg_2054[35]),
        .I1(filtered_real_0_o_mem_read_reg_2054[36]),
        .O(\trunc_ln61_9_reg_2310[34]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_9_reg_2310[34]_i_5 
       (.I0(filtered_real_0_o_mem_read_reg_2054[34]),
        .I1(filtered_real_0_o_mem_read_reg_2054[35]),
        .O(\trunc_ln61_9_reg_2310[34]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_9_reg_2310[34]_i_6 
       (.I0(filtered_real_0_o_mem_read_reg_2054[34]),
        .I1(current_rate_reg[31]),
        .O(\trunc_ln61_9_reg_2310[34]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_9_reg_2310[38]_i_2 
       (.I0(filtered_real_0_o_mem_read_reg_2054[40]),
        .I1(filtered_real_0_o_mem_read_reg_2054[41]),
        .O(\trunc_ln61_9_reg_2310[38]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_9_reg_2310[38]_i_3 
       (.I0(filtered_real_0_o_mem_read_reg_2054[39]),
        .I1(filtered_real_0_o_mem_read_reg_2054[40]),
        .O(\trunc_ln61_9_reg_2310[38]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_9_reg_2310[38]_i_4 
       (.I0(filtered_real_0_o_mem_read_reg_2054[38]),
        .I1(filtered_real_0_o_mem_read_reg_2054[39]),
        .O(\trunc_ln61_9_reg_2310[38]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_9_reg_2310[38]_i_5 
       (.I0(filtered_real_0_o_mem_read_reg_2054[37]),
        .I1(filtered_real_0_o_mem_read_reg_2054[38]),
        .O(\trunc_ln61_9_reg_2310[38]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_9_reg_2310[42]_i_2 
       (.I0(filtered_real_0_o_mem_read_reg_2054[44]),
        .I1(filtered_real_0_o_mem_read_reg_2054[45]),
        .O(\trunc_ln61_9_reg_2310[42]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_9_reg_2310[42]_i_3 
       (.I0(filtered_real_0_o_mem_read_reg_2054[43]),
        .I1(filtered_real_0_o_mem_read_reg_2054[44]),
        .O(\trunc_ln61_9_reg_2310[42]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_9_reg_2310[42]_i_4 
       (.I0(filtered_real_0_o_mem_read_reg_2054[42]),
        .I1(filtered_real_0_o_mem_read_reg_2054[43]),
        .O(\trunc_ln61_9_reg_2310[42]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_9_reg_2310[42]_i_5 
       (.I0(filtered_real_0_o_mem_read_reg_2054[41]),
        .I1(filtered_real_0_o_mem_read_reg_2054[42]),
        .O(\trunc_ln61_9_reg_2310[42]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_9_reg_2310[46]_i_2 
       (.I0(filtered_real_0_o_mem_read_reg_2054[48]),
        .I1(filtered_real_0_o_mem_read_reg_2054[49]),
        .O(\trunc_ln61_9_reg_2310[46]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_9_reg_2310[46]_i_3 
       (.I0(filtered_real_0_o_mem_read_reg_2054[47]),
        .I1(filtered_real_0_o_mem_read_reg_2054[48]),
        .O(\trunc_ln61_9_reg_2310[46]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_9_reg_2310[46]_i_4 
       (.I0(filtered_real_0_o_mem_read_reg_2054[46]),
        .I1(filtered_real_0_o_mem_read_reg_2054[47]),
        .O(\trunc_ln61_9_reg_2310[46]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_9_reg_2310[46]_i_5 
       (.I0(filtered_real_0_o_mem_read_reg_2054[45]),
        .I1(filtered_real_0_o_mem_read_reg_2054[46]),
        .O(\trunc_ln61_9_reg_2310[46]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_9_reg_2310[50]_i_2 
       (.I0(filtered_real_0_o_mem_read_reg_2054[52]),
        .I1(filtered_real_0_o_mem_read_reg_2054[53]),
        .O(\trunc_ln61_9_reg_2310[50]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_9_reg_2310[50]_i_3 
       (.I0(filtered_real_0_o_mem_read_reg_2054[51]),
        .I1(filtered_real_0_o_mem_read_reg_2054[52]),
        .O(\trunc_ln61_9_reg_2310[50]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_9_reg_2310[50]_i_4 
       (.I0(filtered_real_0_o_mem_read_reg_2054[50]),
        .I1(filtered_real_0_o_mem_read_reg_2054[51]),
        .O(\trunc_ln61_9_reg_2310[50]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_9_reg_2310[50]_i_5 
       (.I0(filtered_real_0_o_mem_read_reg_2054[49]),
        .I1(filtered_real_0_o_mem_read_reg_2054[50]),
        .O(\trunc_ln61_9_reg_2310[50]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_9_reg_2310[54]_i_2 
       (.I0(filtered_real_0_o_mem_read_reg_2054[56]),
        .I1(filtered_real_0_o_mem_read_reg_2054[57]),
        .O(\trunc_ln61_9_reg_2310[54]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_9_reg_2310[54]_i_3 
       (.I0(filtered_real_0_o_mem_read_reg_2054[55]),
        .I1(filtered_real_0_o_mem_read_reg_2054[56]),
        .O(\trunc_ln61_9_reg_2310[54]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_9_reg_2310[54]_i_4 
       (.I0(filtered_real_0_o_mem_read_reg_2054[54]),
        .I1(filtered_real_0_o_mem_read_reg_2054[55]),
        .O(\trunc_ln61_9_reg_2310[54]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_9_reg_2310[54]_i_5 
       (.I0(filtered_real_0_o_mem_read_reg_2054[53]),
        .I1(filtered_real_0_o_mem_read_reg_2054[54]),
        .O(\trunc_ln61_9_reg_2310[54]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_9_reg_2310[58]_i_2 
       (.I0(filtered_real_0_o_mem_read_reg_2054[60]),
        .I1(filtered_real_0_o_mem_read_reg_2054[61]),
        .O(\trunc_ln61_9_reg_2310[58]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_9_reg_2310[58]_i_3 
       (.I0(filtered_real_0_o_mem_read_reg_2054[59]),
        .I1(filtered_real_0_o_mem_read_reg_2054[60]),
        .O(\trunc_ln61_9_reg_2310[58]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_9_reg_2310[58]_i_4 
       (.I0(filtered_real_0_o_mem_read_reg_2054[58]),
        .I1(filtered_real_0_o_mem_read_reg_2054[59]),
        .O(\trunc_ln61_9_reg_2310[58]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_9_reg_2310[58]_i_5 
       (.I0(filtered_real_0_o_mem_read_reg_2054[57]),
        .I1(filtered_real_0_o_mem_read_reg_2054[58]),
        .O(\trunc_ln61_9_reg_2310[58]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_9_reg_2310[60]_i_10 
       (.I0(current_rate_reg[31]),
        .I1(current_rate_reg[30]),
        .O(\trunc_ln61_9_reg_2310[60]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_9_reg_2310[60]_i_12 
       (.I0(current_factor_reg[31]),
        .I1(current_factor_reg[30]),
        .O(\trunc_ln61_9_reg_2310[60]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_9_reg_2310[60]_i_13 
       (.I0(current_factor_reg[29]),
        .I1(current_factor_reg[28]),
        .O(\trunc_ln61_9_reg_2310[60]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_9_reg_2310[60]_i_14 
       (.I0(current_factor_reg[27]),
        .I1(current_factor_reg[26]),
        .O(\trunc_ln61_9_reg_2310[60]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_9_reg_2310[60]_i_15 
       (.I0(current_factor_reg[25]),
        .I1(current_factor_reg[24]),
        .O(\trunc_ln61_9_reg_2310[60]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \trunc_ln61_9_reg_2310[60]_i_17 
       (.I0(current_factor_reg[25]),
        .I1(current_factor_reg[26]),
        .I2(current_factor_reg[28]),
        .I3(current_factor_reg[29]),
        .I4(current_factor_reg[31]),
        .I5(current_factor_reg[30]),
        .O(\trunc_ln61_9_reg_2310[60]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \trunc_ln61_9_reg_2310[60]_i_18 
       (.I0(\trunc_ln61_9_reg_2310[60]_i_32_n_0 ),
        .I1(current_factor_reg[20]),
        .I2(current_factor_reg[19]),
        .I3(current_factor_reg[23]),
        .I4(current_factor_reg[22]),
        .I5(current_factor_reg[21]),
        .O(\trunc_ln61_9_reg_2310[60]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h0000230000002323)) 
    \trunc_ln61_9_reg_2310[60]_i_19 
       (.I0(current_factor_reg[19]),
        .I1(current_factor_reg[20]),
        .I2(current_factor_reg[18]),
        .I3(current_factor_reg[16]),
        .I4(current_factor_reg[17]),
        .I5(current_factor_reg[15]),
        .O(\trunc_ln61_9_reg_2310[60]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h0000230000002323)) 
    \trunc_ln61_9_reg_2310[60]_i_20 
       (.I0(current_factor_reg[13]),
        .I1(current_factor_reg[14]),
        .I2(current_factor_reg[12]),
        .I3(current_factor_reg[10]),
        .I4(current_factor_reg[11]),
        .I5(current_factor_reg[9]),
        .O(\trunc_ln61_9_reg_2310[60]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \trunc_ln61_9_reg_2310[60]_i_21 
       (.I0(\trunc_ln61_9_reg_2310[60]_i_33_n_0 ),
        .I1(current_factor_reg[0]),
        .I2(current_factor_reg[1]),
        .I3(current_factor_reg[2]),
        .I4(\trunc_ln61_9_reg_2310[60]_i_34_n_0 ),
        .I5(\trunc_ln61_9_reg_2310[60]_i_35_n_0 ),
        .O(\trunc_ln61_9_reg_2310[60]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_9_reg_2310[60]_i_23 
       (.I0(current_rate_reg[29]),
        .I1(current_rate_reg[28]),
        .O(\trunc_ln61_9_reg_2310[60]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_9_reg_2310[60]_i_24 
       (.I0(current_rate_reg[27]),
        .I1(current_rate_reg[26]),
        .O(\trunc_ln61_9_reg_2310[60]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_9_reg_2310[60]_i_25 
       (.I0(current_rate_reg[25]),
        .I1(current_rate_reg[24]),
        .O(\trunc_ln61_9_reg_2310[60]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_9_reg_2310[60]_i_26 
       (.I0(current_rate_reg[23]),
        .I1(current_rate_reg[22]),
        .O(\trunc_ln61_9_reg_2310[60]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_9_reg_2310[60]_i_28 
       (.I0(current_factor_reg[23]),
        .I1(current_factor_reg[22]),
        .O(\trunc_ln61_9_reg_2310[60]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_9_reg_2310[60]_i_29 
       (.I0(current_factor_reg[21]),
        .I1(current_factor_reg[20]),
        .O(\trunc_ln61_9_reg_2310[60]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_9_reg_2310[60]_i_30 
       (.I0(current_factor_reg[19]),
        .I1(current_factor_reg[18]),
        .O(\trunc_ln61_9_reg_2310[60]_i_30_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_9_reg_2310[60]_i_31 
       (.I0(current_factor_reg[17]),
        .I1(current_factor_reg[16]),
        .O(\trunc_ln61_9_reg_2310[60]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'h0000230000002323)) 
    \trunc_ln61_9_reg_2310[60]_i_32 
       (.I0(current_factor_reg[28]),
        .I1(current_factor_reg[29]),
        .I2(current_factor_reg[27]),
        .I3(current_factor_reg[25]),
        .I4(current_factor_reg[26]),
        .I5(current_factor_reg[24]),
        .O(\trunc_ln61_9_reg_2310[60]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'h0000230000002323)) 
    \trunc_ln61_9_reg_2310[60]_i_33 
       (.I0(current_factor_reg[7]),
        .I1(current_factor_reg[8]),
        .I2(current_factor_reg[6]),
        .I3(current_factor_reg[4]),
        .I4(current_factor_reg[5]),
        .I5(current_factor_reg[3]),
        .O(\trunc_ln61_9_reg_2310[60]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \trunc_ln61_9_reg_2310[60]_i_34 
       (.I0(current_factor_reg[8]),
        .I1(current_factor_reg[7]),
        .I2(current_factor_reg[5]),
        .I3(current_factor_reg[4]),
        .O(\trunc_ln61_9_reg_2310[60]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \trunc_ln61_9_reg_2310[60]_i_35 
       (.I0(current_factor_reg[10]),
        .I1(current_factor_reg[11]),
        .I2(current_factor_reg[13]),
        .I3(current_factor_reg[14]),
        .I4(current_factor_reg[17]),
        .I5(current_factor_reg[16]),
        .O(\trunc_ln61_9_reg_2310[60]_i_35_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_9_reg_2310[60]_i_36 
       (.I0(current_rate_reg[19]),
        .I1(current_rate_reg[18]),
        .O(\trunc_ln61_9_reg_2310[60]_i_36_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln61_9_reg_2310[60]_i_37 
       (.I0(current_rate_reg[17]),
        .O(\trunc_ln61_9_reg_2310[60]_i_37_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_9_reg_2310[60]_i_38 
       (.I0(current_rate_reg[15]),
        .I1(current_rate_reg[14]),
        .O(\trunc_ln61_9_reg_2310[60]_i_38_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_9_reg_2310[60]_i_39 
       (.I0(current_rate_reg[21]),
        .I1(current_rate_reg[20]),
        .O(\trunc_ln61_9_reg_2310[60]_i_39_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln61_9_reg_2310[60]_i_40 
       (.I0(current_rate_reg[18]),
        .I1(current_rate_reg[19]),
        .O(\trunc_ln61_9_reg_2310[60]_i_40_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln61_9_reg_2310[60]_i_41 
       (.I0(current_rate_reg[17]),
        .I1(current_rate_reg[16]),
        .O(\trunc_ln61_9_reg_2310[60]_i_41_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln61_9_reg_2310[60]_i_42 
       (.I0(current_rate_reg[14]),
        .I1(current_rate_reg[15]),
        .O(\trunc_ln61_9_reg_2310[60]_i_42_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_9_reg_2310[60]_i_44 
       (.I0(current_factor_reg[15]),
        .I1(current_factor_reg[14]),
        .O(\trunc_ln61_9_reg_2310[60]_i_44_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_9_reg_2310[60]_i_45 
       (.I0(current_factor_reg[13]),
        .I1(current_factor_reg[12]),
        .O(\trunc_ln61_9_reg_2310[60]_i_45_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_9_reg_2310[60]_i_46 
       (.I0(current_factor_reg[11]),
        .I1(current_factor_reg[10]),
        .O(\trunc_ln61_9_reg_2310[60]_i_46_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_9_reg_2310[60]_i_47 
       (.I0(current_factor_reg[9]),
        .I1(current_factor_reg[8]),
        .O(\trunc_ln61_9_reg_2310[60]_i_47_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_9_reg_2310[60]_i_48 
       (.I0(current_factor_reg[1]),
        .I1(current_factor_reg[0]),
        .O(\trunc_ln61_9_reg_2310[60]_i_48_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_9_reg_2310[60]_i_49 
       (.I0(current_factor_reg[7]),
        .I1(current_factor_reg[6]),
        .O(\trunc_ln61_9_reg_2310[60]_i_49_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_9_reg_2310[60]_i_50 
       (.I0(current_factor_reg[5]),
        .I1(current_factor_reg[4]),
        .O(\trunc_ln61_9_reg_2310[60]_i_50_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_9_reg_2310[60]_i_51 
       (.I0(current_factor_reg[3]),
        .I1(current_factor_reg[2]),
        .O(\trunc_ln61_9_reg_2310[60]_i_51_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln61_9_reg_2310[60]_i_52 
       (.I0(current_factor_reg[0]),
        .I1(current_factor_reg[1]),
        .O(\trunc_ln61_9_reg_2310[60]_i_52_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \trunc_ln61_9_reg_2310[60]_i_6 
       (.I0(\trunc_ln61_9_reg_2310[60]_i_17_n_0 ),
        .I1(\trunc_ln61_9_reg_2310[60]_i_18_n_0 ),
        .I2(\trunc_ln61_9_reg_2310[60]_i_19_n_0 ),
        .I3(\trunc_ln61_9_reg_2310[60]_i_20_n_0 ),
        .I4(\trunc_ln61_9_reg_2310[60]_i_21_n_0 ),
        .O(icmp_ln59_9_fu_1689_p2));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_9_reg_2310[60]_i_7 
       (.I0(filtered_real_0_o_mem_read_reg_2054[62]),
        .I1(filtered_real_0_o_mem_read_reg_2054[63]),
        .O(\trunc_ln61_9_reg_2310[60]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_9_reg_2310[60]_i_8 
       (.I0(filtered_real_0_o_mem_read_reg_2054[61]),
        .I1(filtered_real_0_o_mem_read_reg_2054[62]),
        .O(\trunc_ln61_9_reg_2310[60]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_9_reg_2310[6]_i_2 
       (.I0(current_rate_reg[6]),
        .I1(filtered_real_0_o_mem_read_reg_2054[9]),
        .O(\trunc_ln61_9_reg_2310[6]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_9_reg_2310[6]_i_3 
       (.I0(current_rate_reg[5]),
        .I1(filtered_real_0_o_mem_read_reg_2054[8]),
        .O(\trunc_ln61_9_reg_2310[6]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_9_reg_2310[6]_i_4 
       (.I0(current_rate_reg[4]),
        .I1(filtered_real_0_o_mem_read_reg_2054[7]),
        .O(\trunc_ln61_9_reg_2310[6]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_9_reg_2310[6]_i_5 
       (.I0(current_rate_reg[3]),
        .I1(filtered_real_0_o_mem_read_reg_2054[6]),
        .O(\trunc_ln61_9_reg_2310[6]_i_5_n_0 ));
  FDRE \trunc_ln61_9_reg_2310_reg[0] 
       (.C(ap_clk),
        .CE(trunc_ln61_9_reg_23100),
        .D(add_ln61_9_fu_1707_p2[3]),
        .Q(trunc_ln61_9_reg_2310[0]),
        .R(1'b0));
  FDRE \trunc_ln61_9_reg_2310_reg[10] 
       (.C(ap_clk),
        .CE(trunc_ln61_9_reg_23100),
        .D(add_ln61_9_fu_1707_p2[13]),
        .Q(trunc_ln61_9_reg_2310[10]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_9_reg_2310_reg[10]_i_1 
       (.CI(\trunc_ln61_9_reg_2310_reg[6]_i_1_n_0 ),
        .CO({\trunc_ln61_9_reg_2310_reg[10]_i_1_n_0 ,\trunc_ln61_9_reg_2310_reg[10]_i_1_n_1 ,\trunc_ln61_9_reg_2310_reg[10]_i_1_n_2 ,\trunc_ln61_9_reg_2310_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_reg[10:7]),
        .O(add_ln61_9_fu_1707_p2[13:10]),
        .S({\trunc_ln61_9_reg_2310[10]_i_2_n_0 ,\trunc_ln61_9_reg_2310[10]_i_3_n_0 ,\trunc_ln61_9_reg_2310[10]_i_4_n_0 ,\trunc_ln61_9_reg_2310[10]_i_5_n_0 }));
  FDRE \trunc_ln61_9_reg_2310_reg[11] 
       (.C(ap_clk),
        .CE(trunc_ln61_9_reg_23100),
        .D(add_ln61_9_fu_1707_p2[14]),
        .Q(trunc_ln61_9_reg_2310[11]),
        .R(1'b0));
  FDRE \trunc_ln61_9_reg_2310_reg[12] 
       (.C(ap_clk),
        .CE(trunc_ln61_9_reg_23100),
        .D(add_ln61_9_fu_1707_p2[15]),
        .Q(trunc_ln61_9_reg_2310[12]),
        .R(1'b0));
  FDRE \trunc_ln61_9_reg_2310_reg[13] 
       (.C(ap_clk),
        .CE(trunc_ln61_9_reg_23100),
        .D(add_ln61_9_fu_1707_p2[16]),
        .Q(trunc_ln61_9_reg_2310[13]),
        .R(1'b0));
  FDRE \trunc_ln61_9_reg_2310_reg[14] 
       (.C(ap_clk),
        .CE(trunc_ln61_9_reg_23100),
        .D(add_ln61_9_fu_1707_p2[17]),
        .Q(trunc_ln61_9_reg_2310[14]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_9_reg_2310_reg[14]_i_1 
       (.CI(\trunc_ln61_9_reg_2310_reg[10]_i_1_n_0 ),
        .CO({\trunc_ln61_9_reg_2310_reg[14]_i_1_n_0 ,\trunc_ln61_9_reg_2310_reg[14]_i_1_n_1 ,\trunc_ln61_9_reg_2310_reg[14]_i_1_n_2 ,\trunc_ln61_9_reg_2310_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_reg[14:11]),
        .O(add_ln61_9_fu_1707_p2[17:14]),
        .S({\trunc_ln61_9_reg_2310[14]_i_2_n_0 ,\trunc_ln61_9_reg_2310[14]_i_3_n_0 ,\trunc_ln61_9_reg_2310[14]_i_4_n_0 ,\trunc_ln61_9_reg_2310[14]_i_5_n_0 }));
  FDRE \trunc_ln61_9_reg_2310_reg[15] 
       (.C(ap_clk),
        .CE(trunc_ln61_9_reg_23100),
        .D(add_ln61_9_fu_1707_p2[18]),
        .Q(trunc_ln61_9_reg_2310[15]),
        .R(1'b0));
  FDRE \trunc_ln61_9_reg_2310_reg[16] 
       (.C(ap_clk),
        .CE(trunc_ln61_9_reg_23100),
        .D(add_ln61_9_fu_1707_p2[19]),
        .Q(trunc_ln61_9_reg_2310[16]),
        .R(1'b0));
  FDRE \trunc_ln61_9_reg_2310_reg[17] 
       (.C(ap_clk),
        .CE(trunc_ln61_9_reg_23100),
        .D(add_ln61_9_fu_1707_p2[20]),
        .Q(trunc_ln61_9_reg_2310[17]),
        .R(1'b0));
  FDRE \trunc_ln61_9_reg_2310_reg[18] 
       (.C(ap_clk),
        .CE(trunc_ln61_9_reg_23100),
        .D(add_ln61_9_fu_1707_p2[21]),
        .Q(trunc_ln61_9_reg_2310[18]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_9_reg_2310_reg[18]_i_1 
       (.CI(\trunc_ln61_9_reg_2310_reg[14]_i_1_n_0 ),
        .CO({\trunc_ln61_9_reg_2310_reg[18]_i_1_n_0 ,\trunc_ln61_9_reg_2310_reg[18]_i_1_n_1 ,\trunc_ln61_9_reg_2310_reg[18]_i_1_n_2 ,\trunc_ln61_9_reg_2310_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_reg[18:15]),
        .O(add_ln61_9_fu_1707_p2[21:18]),
        .S({\trunc_ln61_9_reg_2310[18]_i_2_n_0 ,\trunc_ln61_9_reg_2310[18]_i_3_n_0 ,\trunc_ln61_9_reg_2310[18]_i_4_n_0 ,\trunc_ln61_9_reg_2310[18]_i_5_n_0 }));
  FDRE \trunc_ln61_9_reg_2310_reg[19] 
       (.C(ap_clk),
        .CE(trunc_ln61_9_reg_23100),
        .D(add_ln61_9_fu_1707_p2[22]),
        .Q(trunc_ln61_9_reg_2310[19]),
        .R(1'b0));
  FDRE \trunc_ln61_9_reg_2310_reg[1] 
       (.C(ap_clk),
        .CE(trunc_ln61_9_reg_23100),
        .D(add_ln61_9_fu_1707_p2[4]),
        .Q(trunc_ln61_9_reg_2310[1]),
        .R(1'b0));
  FDRE \trunc_ln61_9_reg_2310_reg[20] 
       (.C(ap_clk),
        .CE(trunc_ln61_9_reg_23100),
        .D(add_ln61_9_fu_1707_p2[23]),
        .Q(trunc_ln61_9_reg_2310[20]),
        .R(1'b0));
  FDRE \trunc_ln61_9_reg_2310_reg[21] 
       (.C(ap_clk),
        .CE(trunc_ln61_9_reg_23100),
        .D(add_ln61_9_fu_1707_p2[24]),
        .Q(trunc_ln61_9_reg_2310[21]),
        .R(1'b0));
  FDRE \trunc_ln61_9_reg_2310_reg[22] 
       (.C(ap_clk),
        .CE(trunc_ln61_9_reg_23100),
        .D(add_ln61_9_fu_1707_p2[25]),
        .Q(trunc_ln61_9_reg_2310[22]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_9_reg_2310_reg[22]_i_1 
       (.CI(\trunc_ln61_9_reg_2310_reg[18]_i_1_n_0 ),
        .CO({\trunc_ln61_9_reg_2310_reg[22]_i_1_n_0 ,\trunc_ln61_9_reg_2310_reg[22]_i_1_n_1 ,\trunc_ln61_9_reg_2310_reg[22]_i_1_n_2 ,\trunc_ln61_9_reg_2310_reg[22]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_reg[22:19]),
        .O(add_ln61_9_fu_1707_p2[25:22]),
        .S({\trunc_ln61_9_reg_2310[22]_i_2_n_0 ,\trunc_ln61_9_reg_2310[22]_i_3_n_0 ,\trunc_ln61_9_reg_2310[22]_i_4_n_0 ,\trunc_ln61_9_reg_2310[22]_i_5_n_0 }));
  FDRE \trunc_ln61_9_reg_2310_reg[23] 
       (.C(ap_clk),
        .CE(trunc_ln61_9_reg_23100),
        .D(add_ln61_9_fu_1707_p2[26]),
        .Q(trunc_ln61_9_reg_2310[23]),
        .R(1'b0));
  FDRE \trunc_ln61_9_reg_2310_reg[24] 
       (.C(ap_clk),
        .CE(trunc_ln61_9_reg_23100),
        .D(add_ln61_9_fu_1707_p2[27]),
        .Q(trunc_ln61_9_reg_2310[24]),
        .R(1'b0));
  FDRE \trunc_ln61_9_reg_2310_reg[25] 
       (.C(ap_clk),
        .CE(trunc_ln61_9_reg_23100),
        .D(add_ln61_9_fu_1707_p2[28]),
        .Q(trunc_ln61_9_reg_2310[25]),
        .R(1'b0));
  FDRE \trunc_ln61_9_reg_2310_reg[26] 
       (.C(ap_clk),
        .CE(trunc_ln61_9_reg_23100),
        .D(add_ln61_9_fu_1707_p2[29]),
        .Q(trunc_ln61_9_reg_2310[26]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_9_reg_2310_reg[26]_i_1 
       (.CI(\trunc_ln61_9_reg_2310_reg[22]_i_1_n_0 ),
        .CO({\trunc_ln61_9_reg_2310_reg[26]_i_1_n_0 ,\trunc_ln61_9_reg_2310_reg[26]_i_1_n_1 ,\trunc_ln61_9_reg_2310_reg[26]_i_1_n_2 ,\trunc_ln61_9_reg_2310_reg[26]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_reg[26:23]),
        .O(add_ln61_9_fu_1707_p2[29:26]),
        .S({\trunc_ln61_9_reg_2310[26]_i_2_n_0 ,\trunc_ln61_9_reg_2310[26]_i_3_n_0 ,\trunc_ln61_9_reg_2310[26]_i_4_n_0 ,\trunc_ln61_9_reg_2310[26]_i_5_n_0 }));
  FDRE \trunc_ln61_9_reg_2310_reg[27] 
       (.C(ap_clk),
        .CE(trunc_ln61_9_reg_23100),
        .D(add_ln61_9_fu_1707_p2[30]),
        .Q(trunc_ln61_9_reg_2310[27]),
        .R(1'b0));
  FDRE \trunc_ln61_9_reg_2310_reg[28] 
       (.C(ap_clk),
        .CE(trunc_ln61_9_reg_23100),
        .D(add_ln61_9_fu_1707_p2[31]),
        .Q(trunc_ln61_9_reg_2310[28]),
        .R(1'b0));
  FDRE \trunc_ln61_9_reg_2310_reg[29] 
       (.C(ap_clk),
        .CE(trunc_ln61_9_reg_23100),
        .D(add_ln61_9_fu_1707_p2[32]),
        .Q(trunc_ln61_9_reg_2310[29]),
        .R(1'b0));
  FDRE \trunc_ln61_9_reg_2310_reg[2] 
       (.C(ap_clk),
        .CE(trunc_ln61_9_reg_23100),
        .D(add_ln61_9_fu_1707_p2[5]),
        .Q(trunc_ln61_9_reg_2310[2]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_9_reg_2310_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\trunc_ln61_9_reg_2310_reg[2]_i_1_n_0 ,\trunc_ln61_9_reg_2310_reg[2]_i_1_n_1 ,\trunc_ln61_9_reg_2310_reg[2]_i_1_n_2 ,\trunc_ln61_9_reg_2310_reg[2]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({current_rate_reg[2:0],1'b0}),
        .O({add_ln61_9_fu_1707_p2[5:3],\NLW_trunc_ln61_9_reg_2310_reg[2]_i_1_O_UNCONNECTED [0]}),
        .S({\trunc_ln61_9_reg_2310[2]_i_2_n_0 ,\trunc_ln61_9_reg_2310[2]_i_3_n_0 ,\trunc_ln61_9_reg_2310[2]_i_4_n_0 ,filtered_real_0_o_mem_read_reg_2054[2]}));
  FDRE \trunc_ln61_9_reg_2310_reg[30] 
       (.C(ap_clk),
        .CE(trunc_ln61_9_reg_23100),
        .D(add_ln61_9_fu_1707_p2[33]),
        .Q(trunc_ln61_9_reg_2310[30]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_9_reg_2310_reg[30]_i_1 
       (.CI(\trunc_ln61_9_reg_2310_reg[26]_i_1_n_0 ),
        .CO({\trunc_ln61_9_reg_2310_reg[30]_i_1_n_0 ,\trunc_ln61_9_reg_2310_reg[30]_i_1_n_1 ,\trunc_ln61_9_reg_2310_reg[30]_i_1_n_2 ,\trunc_ln61_9_reg_2310_reg[30]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_reg[30:27]),
        .O(add_ln61_9_fu_1707_p2[33:30]),
        .S({\trunc_ln61_9_reg_2310[30]_i_2_n_0 ,\trunc_ln61_9_reg_2310[30]_i_3_n_0 ,\trunc_ln61_9_reg_2310[30]_i_4_n_0 ,\trunc_ln61_9_reg_2310[30]_i_5_n_0 }));
  FDRE \trunc_ln61_9_reg_2310_reg[31] 
       (.C(ap_clk),
        .CE(trunc_ln61_9_reg_23100),
        .D(add_ln61_9_fu_1707_p2[34]),
        .Q(trunc_ln61_9_reg_2310[31]),
        .R(1'b0));
  FDRE \trunc_ln61_9_reg_2310_reg[32] 
       (.C(ap_clk),
        .CE(trunc_ln61_9_reg_23100),
        .D(add_ln61_9_fu_1707_p2[35]),
        .Q(trunc_ln61_9_reg_2310[32]),
        .R(1'b0));
  FDRE \trunc_ln61_9_reg_2310_reg[33] 
       (.C(ap_clk),
        .CE(trunc_ln61_9_reg_23100),
        .D(add_ln61_9_fu_1707_p2[36]),
        .Q(trunc_ln61_9_reg_2310[33]),
        .R(1'b0));
  FDRE \trunc_ln61_9_reg_2310_reg[34] 
       (.C(ap_clk),
        .CE(trunc_ln61_9_reg_23100),
        .D(add_ln61_9_fu_1707_p2[37]),
        .Q(trunc_ln61_9_reg_2310[34]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_9_reg_2310_reg[34]_i_1 
       (.CI(\trunc_ln61_9_reg_2310_reg[30]_i_1_n_0 ),
        .CO({\trunc_ln61_9_reg_2310_reg[34]_i_1_n_0 ,\trunc_ln61_9_reg_2310_reg[34]_i_1_n_1 ,\trunc_ln61_9_reg_2310_reg[34]_i_1_n_2 ,\trunc_ln61_9_reg_2310_reg[34]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({filtered_real_0_o_mem_read_reg_2054[36:34],\trunc_ln61_9_reg_2310[34]_i_2_n_0 }),
        .O(add_ln61_9_fu_1707_p2[37:34]),
        .S({\trunc_ln61_9_reg_2310[34]_i_3_n_0 ,\trunc_ln61_9_reg_2310[34]_i_4_n_0 ,\trunc_ln61_9_reg_2310[34]_i_5_n_0 ,\trunc_ln61_9_reg_2310[34]_i_6_n_0 }));
  FDRE \trunc_ln61_9_reg_2310_reg[35] 
       (.C(ap_clk),
        .CE(trunc_ln61_9_reg_23100),
        .D(add_ln61_9_fu_1707_p2[38]),
        .Q(trunc_ln61_9_reg_2310[35]),
        .R(1'b0));
  FDRE \trunc_ln61_9_reg_2310_reg[36] 
       (.C(ap_clk),
        .CE(trunc_ln61_9_reg_23100),
        .D(add_ln61_9_fu_1707_p2[39]),
        .Q(trunc_ln61_9_reg_2310[36]),
        .R(1'b0));
  FDRE \trunc_ln61_9_reg_2310_reg[37] 
       (.C(ap_clk),
        .CE(trunc_ln61_9_reg_23100),
        .D(add_ln61_9_fu_1707_p2[40]),
        .Q(trunc_ln61_9_reg_2310[37]),
        .R(1'b0));
  FDRE \trunc_ln61_9_reg_2310_reg[38] 
       (.C(ap_clk),
        .CE(trunc_ln61_9_reg_23100),
        .D(add_ln61_9_fu_1707_p2[41]),
        .Q(trunc_ln61_9_reg_2310[38]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_9_reg_2310_reg[38]_i_1 
       (.CI(\trunc_ln61_9_reg_2310_reg[34]_i_1_n_0 ),
        .CO({\trunc_ln61_9_reg_2310_reg[38]_i_1_n_0 ,\trunc_ln61_9_reg_2310_reg[38]_i_1_n_1 ,\trunc_ln61_9_reg_2310_reg[38]_i_1_n_2 ,\trunc_ln61_9_reg_2310_reg[38]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(filtered_real_0_o_mem_read_reg_2054[40:37]),
        .O(add_ln61_9_fu_1707_p2[41:38]),
        .S({\trunc_ln61_9_reg_2310[38]_i_2_n_0 ,\trunc_ln61_9_reg_2310[38]_i_3_n_0 ,\trunc_ln61_9_reg_2310[38]_i_4_n_0 ,\trunc_ln61_9_reg_2310[38]_i_5_n_0 }));
  FDRE \trunc_ln61_9_reg_2310_reg[39] 
       (.C(ap_clk),
        .CE(trunc_ln61_9_reg_23100),
        .D(add_ln61_9_fu_1707_p2[42]),
        .Q(trunc_ln61_9_reg_2310[39]),
        .R(1'b0));
  FDRE \trunc_ln61_9_reg_2310_reg[3] 
       (.C(ap_clk),
        .CE(trunc_ln61_9_reg_23100),
        .D(add_ln61_9_fu_1707_p2[6]),
        .Q(trunc_ln61_9_reg_2310[3]),
        .R(1'b0));
  FDRE \trunc_ln61_9_reg_2310_reg[40] 
       (.C(ap_clk),
        .CE(trunc_ln61_9_reg_23100),
        .D(add_ln61_9_fu_1707_p2[43]),
        .Q(trunc_ln61_9_reg_2310[40]),
        .R(1'b0));
  FDRE \trunc_ln61_9_reg_2310_reg[41] 
       (.C(ap_clk),
        .CE(trunc_ln61_9_reg_23100),
        .D(add_ln61_9_fu_1707_p2[44]),
        .Q(trunc_ln61_9_reg_2310[41]),
        .R(1'b0));
  FDRE \trunc_ln61_9_reg_2310_reg[42] 
       (.C(ap_clk),
        .CE(trunc_ln61_9_reg_23100),
        .D(add_ln61_9_fu_1707_p2[45]),
        .Q(trunc_ln61_9_reg_2310[42]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_9_reg_2310_reg[42]_i_1 
       (.CI(\trunc_ln61_9_reg_2310_reg[38]_i_1_n_0 ),
        .CO({\trunc_ln61_9_reg_2310_reg[42]_i_1_n_0 ,\trunc_ln61_9_reg_2310_reg[42]_i_1_n_1 ,\trunc_ln61_9_reg_2310_reg[42]_i_1_n_2 ,\trunc_ln61_9_reg_2310_reg[42]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(filtered_real_0_o_mem_read_reg_2054[44:41]),
        .O(add_ln61_9_fu_1707_p2[45:42]),
        .S({\trunc_ln61_9_reg_2310[42]_i_2_n_0 ,\trunc_ln61_9_reg_2310[42]_i_3_n_0 ,\trunc_ln61_9_reg_2310[42]_i_4_n_0 ,\trunc_ln61_9_reg_2310[42]_i_5_n_0 }));
  FDRE \trunc_ln61_9_reg_2310_reg[43] 
       (.C(ap_clk),
        .CE(trunc_ln61_9_reg_23100),
        .D(add_ln61_9_fu_1707_p2[46]),
        .Q(trunc_ln61_9_reg_2310[43]),
        .R(1'b0));
  FDRE \trunc_ln61_9_reg_2310_reg[44] 
       (.C(ap_clk),
        .CE(trunc_ln61_9_reg_23100),
        .D(add_ln61_9_fu_1707_p2[47]),
        .Q(trunc_ln61_9_reg_2310[44]),
        .R(1'b0));
  FDRE \trunc_ln61_9_reg_2310_reg[45] 
       (.C(ap_clk),
        .CE(trunc_ln61_9_reg_23100),
        .D(add_ln61_9_fu_1707_p2[48]),
        .Q(trunc_ln61_9_reg_2310[45]),
        .R(1'b0));
  FDRE \trunc_ln61_9_reg_2310_reg[46] 
       (.C(ap_clk),
        .CE(trunc_ln61_9_reg_23100),
        .D(add_ln61_9_fu_1707_p2[49]),
        .Q(trunc_ln61_9_reg_2310[46]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_9_reg_2310_reg[46]_i_1 
       (.CI(\trunc_ln61_9_reg_2310_reg[42]_i_1_n_0 ),
        .CO({\trunc_ln61_9_reg_2310_reg[46]_i_1_n_0 ,\trunc_ln61_9_reg_2310_reg[46]_i_1_n_1 ,\trunc_ln61_9_reg_2310_reg[46]_i_1_n_2 ,\trunc_ln61_9_reg_2310_reg[46]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(filtered_real_0_o_mem_read_reg_2054[48:45]),
        .O(add_ln61_9_fu_1707_p2[49:46]),
        .S({\trunc_ln61_9_reg_2310[46]_i_2_n_0 ,\trunc_ln61_9_reg_2310[46]_i_3_n_0 ,\trunc_ln61_9_reg_2310[46]_i_4_n_0 ,\trunc_ln61_9_reg_2310[46]_i_5_n_0 }));
  FDRE \trunc_ln61_9_reg_2310_reg[47] 
       (.C(ap_clk),
        .CE(trunc_ln61_9_reg_23100),
        .D(add_ln61_9_fu_1707_p2[50]),
        .Q(trunc_ln61_9_reg_2310[47]),
        .R(1'b0));
  FDRE \trunc_ln61_9_reg_2310_reg[48] 
       (.C(ap_clk),
        .CE(trunc_ln61_9_reg_23100),
        .D(add_ln61_9_fu_1707_p2[51]),
        .Q(trunc_ln61_9_reg_2310[48]),
        .R(1'b0));
  FDRE \trunc_ln61_9_reg_2310_reg[49] 
       (.C(ap_clk),
        .CE(trunc_ln61_9_reg_23100),
        .D(add_ln61_9_fu_1707_p2[52]),
        .Q(trunc_ln61_9_reg_2310[49]),
        .R(1'b0));
  FDRE \trunc_ln61_9_reg_2310_reg[4] 
       (.C(ap_clk),
        .CE(trunc_ln61_9_reg_23100),
        .D(add_ln61_9_fu_1707_p2[7]),
        .Q(trunc_ln61_9_reg_2310[4]),
        .R(1'b0));
  FDRE \trunc_ln61_9_reg_2310_reg[50] 
       (.C(ap_clk),
        .CE(trunc_ln61_9_reg_23100),
        .D(add_ln61_9_fu_1707_p2[53]),
        .Q(trunc_ln61_9_reg_2310[50]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_9_reg_2310_reg[50]_i_1 
       (.CI(\trunc_ln61_9_reg_2310_reg[46]_i_1_n_0 ),
        .CO({\trunc_ln61_9_reg_2310_reg[50]_i_1_n_0 ,\trunc_ln61_9_reg_2310_reg[50]_i_1_n_1 ,\trunc_ln61_9_reg_2310_reg[50]_i_1_n_2 ,\trunc_ln61_9_reg_2310_reg[50]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(filtered_real_0_o_mem_read_reg_2054[52:49]),
        .O(add_ln61_9_fu_1707_p2[53:50]),
        .S({\trunc_ln61_9_reg_2310[50]_i_2_n_0 ,\trunc_ln61_9_reg_2310[50]_i_3_n_0 ,\trunc_ln61_9_reg_2310[50]_i_4_n_0 ,\trunc_ln61_9_reg_2310[50]_i_5_n_0 }));
  FDRE \trunc_ln61_9_reg_2310_reg[51] 
       (.C(ap_clk),
        .CE(trunc_ln61_9_reg_23100),
        .D(add_ln61_9_fu_1707_p2[54]),
        .Q(trunc_ln61_9_reg_2310[51]),
        .R(1'b0));
  FDRE \trunc_ln61_9_reg_2310_reg[52] 
       (.C(ap_clk),
        .CE(trunc_ln61_9_reg_23100),
        .D(add_ln61_9_fu_1707_p2[55]),
        .Q(trunc_ln61_9_reg_2310[52]),
        .R(1'b0));
  FDRE \trunc_ln61_9_reg_2310_reg[53] 
       (.C(ap_clk),
        .CE(trunc_ln61_9_reg_23100),
        .D(add_ln61_9_fu_1707_p2[56]),
        .Q(trunc_ln61_9_reg_2310[53]),
        .R(1'b0));
  FDRE \trunc_ln61_9_reg_2310_reg[54] 
       (.C(ap_clk),
        .CE(trunc_ln61_9_reg_23100),
        .D(add_ln61_9_fu_1707_p2[57]),
        .Q(trunc_ln61_9_reg_2310[54]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_9_reg_2310_reg[54]_i_1 
       (.CI(\trunc_ln61_9_reg_2310_reg[50]_i_1_n_0 ),
        .CO({\trunc_ln61_9_reg_2310_reg[54]_i_1_n_0 ,\trunc_ln61_9_reg_2310_reg[54]_i_1_n_1 ,\trunc_ln61_9_reg_2310_reg[54]_i_1_n_2 ,\trunc_ln61_9_reg_2310_reg[54]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(filtered_real_0_o_mem_read_reg_2054[56:53]),
        .O(add_ln61_9_fu_1707_p2[57:54]),
        .S({\trunc_ln61_9_reg_2310[54]_i_2_n_0 ,\trunc_ln61_9_reg_2310[54]_i_3_n_0 ,\trunc_ln61_9_reg_2310[54]_i_4_n_0 ,\trunc_ln61_9_reg_2310[54]_i_5_n_0 }));
  FDRE \trunc_ln61_9_reg_2310_reg[55] 
       (.C(ap_clk),
        .CE(trunc_ln61_9_reg_23100),
        .D(add_ln61_9_fu_1707_p2[58]),
        .Q(trunc_ln61_9_reg_2310[55]),
        .R(1'b0));
  FDRE \trunc_ln61_9_reg_2310_reg[56] 
       (.C(ap_clk),
        .CE(trunc_ln61_9_reg_23100),
        .D(add_ln61_9_fu_1707_p2[59]),
        .Q(trunc_ln61_9_reg_2310[56]),
        .R(1'b0));
  FDRE \trunc_ln61_9_reg_2310_reg[57] 
       (.C(ap_clk),
        .CE(trunc_ln61_9_reg_23100),
        .D(add_ln61_9_fu_1707_p2[60]),
        .Q(trunc_ln61_9_reg_2310[57]),
        .R(1'b0));
  FDRE \trunc_ln61_9_reg_2310_reg[58] 
       (.C(ap_clk),
        .CE(trunc_ln61_9_reg_23100),
        .D(add_ln61_9_fu_1707_p2[61]),
        .Q(trunc_ln61_9_reg_2310[58]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_9_reg_2310_reg[58]_i_1 
       (.CI(\trunc_ln61_9_reg_2310_reg[54]_i_1_n_0 ),
        .CO({\trunc_ln61_9_reg_2310_reg[58]_i_1_n_0 ,\trunc_ln61_9_reg_2310_reg[58]_i_1_n_1 ,\trunc_ln61_9_reg_2310_reg[58]_i_1_n_2 ,\trunc_ln61_9_reg_2310_reg[58]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(filtered_real_0_o_mem_read_reg_2054[60:57]),
        .O(add_ln61_9_fu_1707_p2[61:58]),
        .S({\trunc_ln61_9_reg_2310[58]_i_2_n_0 ,\trunc_ln61_9_reg_2310[58]_i_3_n_0 ,\trunc_ln61_9_reg_2310[58]_i_4_n_0 ,\trunc_ln61_9_reg_2310[58]_i_5_n_0 }));
  FDRE \trunc_ln61_9_reg_2310_reg[59] 
       (.C(ap_clk),
        .CE(trunc_ln61_9_reg_23100),
        .D(add_ln61_9_fu_1707_p2[62]),
        .Q(trunc_ln61_9_reg_2310[59]),
        .R(1'b0));
  FDRE \trunc_ln61_9_reg_2310_reg[5] 
       (.C(ap_clk),
        .CE(trunc_ln61_9_reg_23100),
        .D(add_ln61_9_fu_1707_p2[8]),
        .Q(trunc_ln61_9_reg_2310[5]),
        .R(1'b0));
  FDRE \trunc_ln61_9_reg_2310_reg[60] 
       (.C(ap_clk),
        .CE(trunc_ln61_9_reg_23100),
        .D(add_ln61_9_fu_1707_p2[63]),
        .Q(trunc_ln61_9_reg_2310[60]),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \trunc_ln61_9_reg_2310_reg[60]_i_11 
       (.CI(\trunc_ln61_9_reg_2310_reg[60]_i_27_n_0 ),
        .CO({\trunc_ln61_9_reg_2310_reg[60]_i_11_n_0 ,\trunc_ln61_9_reg_2310_reg[60]_i_11_n_1 ,\trunc_ln61_9_reg_2310_reg[60]_i_11_n_2 ,\trunc_ln61_9_reg_2310_reg[60]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_trunc_ln61_9_reg_2310_reg[60]_i_11_O_UNCONNECTED [3:0]),
        .S({\trunc_ln61_9_reg_2310[60]_i_28_n_0 ,\trunc_ln61_9_reg_2310[60]_i_29_n_0 ,\trunc_ln61_9_reg_2310[60]_i_30_n_0 ,\trunc_ln61_9_reg_2310[60]_i_31_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_9_reg_2310_reg[60]_i_2 
       (.CI(\trunc_ln61_9_reg_2310_reg[58]_i_1_n_0 ),
        .CO({\NLW_trunc_ln61_9_reg_2310_reg[60]_i_2_CO_UNCONNECTED [3:1],\trunc_ln61_9_reg_2310_reg[60]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,filtered_real_0_o_mem_read_reg_2054[61]}),
        .O({\NLW_trunc_ln61_9_reg_2310_reg[60]_i_2_O_UNCONNECTED [3:2],add_ln61_9_fu_1707_p2[63:62]}),
        .S({1'b0,1'b0,\trunc_ln61_9_reg_2310[60]_i_7_n_0 ,\trunc_ln61_9_reg_2310[60]_i_8_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \trunc_ln61_9_reg_2310_reg[60]_i_22 
       (.CI(1'b0),
        .CO({\trunc_ln61_9_reg_2310_reg[60]_i_22_n_0 ,\trunc_ln61_9_reg_2310_reg[60]_i_22_n_1 ,\trunc_ln61_9_reg_2310_reg[60]_i_22_n_2 ,\trunc_ln61_9_reg_2310_reg[60]_i_22_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\trunc_ln61_9_reg_2310[60]_i_36_n_0 ,\trunc_ln61_9_reg_2310[60]_i_37_n_0 ,\trunc_ln61_9_reg_2310[60]_i_38_n_0 }),
        .O(\NLW_trunc_ln61_9_reg_2310_reg[60]_i_22_O_UNCONNECTED [3:0]),
        .S({\trunc_ln61_9_reg_2310[60]_i_39_n_0 ,\trunc_ln61_9_reg_2310[60]_i_40_n_0 ,\trunc_ln61_9_reg_2310[60]_i_41_n_0 ,\trunc_ln61_9_reg_2310[60]_i_42_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \trunc_ln61_9_reg_2310_reg[60]_i_27 
       (.CI(\trunc_ln61_9_reg_2310_reg[60]_i_43_n_0 ),
        .CO({\trunc_ln61_9_reg_2310_reg[60]_i_27_n_0 ,\trunc_ln61_9_reg_2310_reg[60]_i_27_n_1 ,\trunc_ln61_9_reg_2310_reg[60]_i_27_n_2 ,\trunc_ln61_9_reg_2310_reg[60]_i_27_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_trunc_ln61_9_reg_2310_reg[60]_i_27_O_UNCONNECTED [3:0]),
        .S({\trunc_ln61_9_reg_2310[60]_i_44_n_0 ,\trunc_ln61_9_reg_2310[60]_i_45_n_0 ,\trunc_ln61_9_reg_2310[60]_i_46_n_0 ,\trunc_ln61_9_reg_2310[60]_i_47_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \trunc_ln61_9_reg_2310_reg[60]_i_3 
       (.CI(\trunc_ln61_9_reg_2310_reg[60]_i_9_n_0 ),
        .CO({\NLW_trunc_ln61_9_reg_2310_reg[60]_i_3_CO_UNCONNECTED [3:1],icmp_ln58_18_fu_1667_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,current_rate_reg[31]}),
        .O(\NLW_trunc_ln61_9_reg_2310_reg[60]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\trunc_ln61_9_reg_2310[60]_i_10_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \trunc_ln61_9_reg_2310_reg[60]_i_4 
       (.CI(\trunc_ln61_9_reg_2310_reg[60]_i_11_n_0 ),
        .CO({icmp_ln58_19_fu_1677_p2,\trunc_ln61_9_reg_2310_reg[60]_i_4_n_1 ,\trunc_ln61_9_reg_2310_reg[60]_i_4_n_2 ,\trunc_ln61_9_reg_2310_reg[60]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({current_factor_reg[31],1'b0,1'b0,1'b0}),
        .O(\NLW_trunc_ln61_9_reg_2310_reg[60]_i_4_O_UNCONNECTED [3:0]),
        .S({\trunc_ln61_9_reg_2310[60]_i_12_n_0 ,\trunc_ln61_9_reg_2310[60]_i_13_n_0 ,\trunc_ln61_9_reg_2310[60]_i_14_n_0 ,\trunc_ln61_9_reg_2310[60]_i_15_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \trunc_ln61_9_reg_2310_reg[60]_i_43 
       (.CI(1'b0),
        .CO({\trunc_ln61_9_reg_2310_reg[60]_i_43_n_0 ,\trunc_ln61_9_reg_2310_reg[60]_i_43_n_1 ,\trunc_ln61_9_reg_2310_reg[60]_i_43_n_2 ,\trunc_ln61_9_reg_2310_reg[60]_i_43_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\trunc_ln61_9_reg_2310[60]_i_48_n_0 }),
        .O(\NLW_trunc_ln61_9_reg_2310_reg[60]_i_43_O_UNCONNECTED [3:0]),
        .S({\trunc_ln61_9_reg_2310[60]_i_49_n_0 ,\trunc_ln61_9_reg_2310[60]_i_50_n_0 ,\trunc_ln61_9_reg_2310[60]_i_51_n_0 ,\trunc_ln61_9_reg_2310[60]_i_52_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \trunc_ln61_9_reg_2310_reg[60]_i_9 
       (.CI(\trunc_ln61_9_reg_2310_reg[60]_i_22_n_0 ),
        .CO({\trunc_ln61_9_reg_2310_reg[60]_i_9_n_0 ,\trunc_ln61_9_reg_2310_reg[60]_i_9_n_1 ,\trunc_ln61_9_reg_2310_reg[60]_i_9_n_2 ,\trunc_ln61_9_reg_2310_reg[60]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_trunc_ln61_9_reg_2310_reg[60]_i_9_O_UNCONNECTED [3:0]),
        .S({\trunc_ln61_9_reg_2310[60]_i_23_n_0 ,\trunc_ln61_9_reg_2310[60]_i_24_n_0 ,\trunc_ln61_9_reg_2310[60]_i_25_n_0 ,\trunc_ln61_9_reg_2310[60]_i_26_n_0 }));
  FDRE \trunc_ln61_9_reg_2310_reg[6] 
       (.C(ap_clk),
        .CE(trunc_ln61_9_reg_23100),
        .D(add_ln61_9_fu_1707_p2[9]),
        .Q(trunc_ln61_9_reg_2310[6]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_9_reg_2310_reg[6]_i_1 
       (.CI(\trunc_ln61_9_reg_2310_reg[2]_i_1_n_0 ),
        .CO({\trunc_ln61_9_reg_2310_reg[6]_i_1_n_0 ,\trunc_ln61_9_reg_2310_reg[6]_i_1_n_1 ,\trunc_ln61_9_reg_2310_reg[6]_i_1_n_2 ,\trunc_ln61_9_reg_2310_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_reg[6:3]),
        .O(add_ln61_9_fu_1707_p2[9:6]),
        .S({\trunc_ln61_9_reg_2310[6]_i_2_n_0 ,\trunc_ln61_9_reg_2310[6]_i_3_n_0 ,\trunc_ln61_9_reg_2310[6]_i_4_n_0 ,\trunc_ln61_9_reg_2310[6]_i_5_n_0 }));
  FDRE \trunc_ln61_9_reg_2310_reg[7] 
       (.C(ap_clk),
        .CE(trunc_ln61_9_reg_23100),
        .D(add_ln61_9_fu_1707_p2[10]),
        .Q(trunc_ln61_9_reg_2310[7]),
        .R(1'b0));
  FDRE \trunc_ln61_9_reg_2310_reg[8] 
       (.C(ap_clk),
        .CE(trunc_ln61_9_reg_23100),
        .D(add_ln61_9_fu_1707_p2[11]),
        .Q(trunc_ln61_9_reg_2310[8]),
        .R(1'b0));
  FDRE \trunc_ln61_9_reg_2310_reg[9] 
       (.C(ap_clk),
        .CE(trunc_ln61_9_reg_23100),
        .D(add_ln61_9_fu_1707_p2[12]),
        .Q(trunc_ln61_9_reg_2310[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_s_reg_2332[10]_i_2 
       (.I0(current_rate_5_reg[10]),
        .I1(filtered_im_1_o_mem_read_reg_2049[13]),
        .O(\trunc_ln61_s_reg_2332[10]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_s_reg_2332[10]_i_3 
       (.I0(current_rate_5_reg[9]),
        .I1(filtered_im_1_o_mem_read_reg_2049[12]),
        .O(\trunc_ln61_s_reg_2332[10]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_s_reg_2332[10]_i_4 
       (.I0(current_rate_5_reg[8]),
        .I1(filtered_im_1_o_mem_read_reg_2049[11]),
        .O(\trunc_ln61_s_reg_2332[10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_s_reg_2332[10]_i_5 
       (.I0(current_rate_5_reg[7]),
        .I1(filtered_im_1_o_mem_read_reg_2049[10]),
        .O(\trunc_ln61_s_reg_2332[10]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_s_reg_2332[14]_i_2 
       (.I0(current_rate_5_reg[14]),
        .I1(filtered_im_1_o_mem_read_reg_2049[17]),
        .O(\trunc_ln61_s_reg_2332[14]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_s_reg_2332[14]_i_3 
       (.I0(current_rate_5_reg[13]),
        .I1(filtered_im_1_o_mem_read_reg_2049[16]),
        .O(\trunc_ln61_s_reg_2332[14]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_s_reg_2332[14]_i_4 
       (.I0(current_rate_5_reg[12]),
        .I1(filtered_im_1_o_mem_read_reg_2049[15]),
        .O(\trunc_ln61_s_reg_2332[14]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_s_reg_2332[14]_i_5 
       (.I0(current_rate_5_reg[11]),
        .I1(filtered_im_1_o_mem_read_reg_2049[14]),
        .O(\trunc_ln61_s_reg_2332[14]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_s_reg_2332[18]_i_2 
       (.I0(current_rate_5_reg[18]),
        .I1(filtered_im_1_o_mem_read_reg_2049[21]),
        .O(\trunc_ln61_s_reg_2332[18]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_s_reg_2332[18]_i_3 
       (.I0(current_rate_5_reg[17]),
        .I1(filtered_im_1_o_mem_read_reg_2049[20]),
        .O(\trunc_ln61_s_reg_2332[18]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_s_reg_2332[18]_i_4 
       (.I0(current_rate_5_reg[16]),
        .I1(filtered_im_1_o_mem_read_reg_2049[19]),
        .O(\trunc_ln61_s_reg_2332[18]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_s_reg_2332[18]_i_5 
       (.I0(current_rate_5_reg[15]),
        .I1(filtered_im_1_o_mem_read_reg_2049[18]),
        .O(\trunc_ln61_s_reg_2332[18]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_s_reg_2332[22]_i_2 
       (.I0(current_rate_5_reg[22]),
        .I1(filtered_im_1_o_mem_read_reg_2049[25]),
        .O(\trunc_ln61_s_reg_2332[22]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_s_reg_2332[22]_i_3 
       (.I0(current_rate_5_reg[21]),
        .I1(filtered_im_1_o_mem_read_reg_2049[24]),
        .O(\trunc_ln61_s_reg_2332[22]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_s_reg_2332[22]_i_4 
       (.I0(current_rate_5_reg[20]),
        .I1(filtered_im_1_o_mem_read_reg_2049[23]),
        .O(\trunc_ln61_s_reg_2332[22]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_s_reg_2332[22]_i_5 
       (.I0(current_rate_5_reg[19]),
        .I1(filtered_im_1_o_mem_read_reg_2049[22]),
        .O(\trunc_ln61_s_reg_2332[22]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_s_reg_2332[26]_i_2 
       (.I0(current_rate_5_reg[26]),
        .I1(filtered_im_1_o_mem_read_reg_2049[29]),
        .O(\trunc_ln61_s_reg_2332[26]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_s_reg_2332[26]_i_3 
       (.I0(current_rate_5_reg[25]),
        .I1(filtered_im_1_o_mem_read_reg_2049[28]),
        .O(\trunc_ln61_s_reg_2332[26]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_s_reg_2332[26]_i_4 
       (.I0(current_rate_5_reg[24]),
        .I1(filtered_im_1_o_mem_read_reg_2049[27]),
        .O(\trunc_ln61_s_reg_2332[26]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_s_reg_2332[26]_i_5 
       (.I0(current_rate_5_reg[23]),
        .I1(filtered_im_1_o_mem_read_reg_2049[26]),
        .O(\trunc_ln61_s_reg_2332[26]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_s_reg_2332[2]_i_2 
       (.I0(current_rate_5_reg[2]),
        .I1(filtered_im_1_o_mem_read_reg_2049[5]),
        .O(\trunc_ln61_s_reg_2332[2]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_s_reg_2332[2]_i_3 
       (.I0(current_rate_5_reg[1]),
        .I1(filtered_im_1_o_mem_read_reg_2049[4]),
        .O(\trunc_ln61_s_reg_2332[2]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_s_reg_2332[2]_i_4 
       (.I0(current_rate_5_reg[0]),
        .I1(filtered_im_1_o_mem_read_reg_2049[3]),
        .O(\trunc_ln61_s_reg_2332[2]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_s_reg_2332[30]_i_2 
       (.I0(current_rate_5_reg[30]),
        .I1(filtered_im_1_o_mem_read_reg_2049[33]),
        .O(\trunc_ln61_s_reg_2332[30]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_s_reg_2332[30]_i_3 
       (.I0(current_rate_5_reg[29]),
        .I1(filtered_im_1_o_mem_read_reg_2049[32]),
        .O(\trunc_ln61_s_reg_2332[30]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_s_reg_2332[30]_i_4 
       (.I0(current_rate_5_reg[28]),
        .I1(filtered_im_1_o_mem_read_reg_2049[31]),
        .O(\trunc_ln61_s_reg_2332[30]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_s_reg_2332[30]_i_5 
       (.I0(current_rate_5_reg[27]),
        .I1(filtered_im_1_o_mem_read_reg_2049[30]),
        .O(\trunc_ln61_s_reg_2332[30]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln61_s_reg_2332[34]_i_2 
       (.I0(filtered_im_1_o_mem_read_reg_2049[34]),
        .O(\trunc_ln61_s_reg_2332[34]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_s_reg_2332[34]_i_3 
       (.I0(filtered_im_1_o_mem_read_reg_2049[36]),
        .I1(filtered_im_1_o_mem_read_reg_2049[37]),
        .O(\trunc_ln61_s_reg_2332[34]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_s_reg_2332[34]_i_4 
       (.I0(filtered_im_1_o_mem_read_reg_2049[35]),
        .I1(filtered_im_1_o_mem_read_reg_2049[36]),
        .O(\trunc_ln61_s_reg_2332[34]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_s_reg_2332[34]_i_5 
       (.I0(filtered_im_1_o_mem_read_reg_2049[34]),
        .I1(filtered_im_1_o_mem_read_reg_2049[35]),
        .O(\trunc_ln61_s_reg_2332[34]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_s_reg_2332[34]_i_6 
       (.I0(filtered_im_1_o_mem_read_reg_2049[34]),
        .I1(current_rate_5_reg[31]),
        .O(\trunc_ln61_s_reg_2332[34]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_s_reg_2332[38]_i_2 
       (.I0(filtered_im_1_o_mem_read_reg_2049[40]),
        .I1(filtered_im_1_o_mem_read_reg_2049[41]),
        .O(\trunc_ln61_s_reg_2332[38]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_s_reg_2332[38]_i_3 
       (.I0(filtered_im_1_o_mem_read_reg_2049[39]),
        .I1(filtered_im_1_o_mem_read_reg_2049[40]),
        .O(\trunc_ln61_s_reg_2332[38]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_s_reg_2332[38]_i_4 
       (.I0(filtered_im_1_o_mem_read_reg_2049[38]),
        .I1(filtered_im_1_o_mem_read_reg_2049[39]),
        .O(\trunc_ln61_s_reg_2332[38]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_s_reg_2332[38]_i_5 
       (.I0(filtered_im_1_o_mem_read_reg_2049[37]),
        .I1(filtered_im_1_o_mem_read_reg_2049[38]),
        .O(\trunc_ln61_s_reg_2332[38]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_s_reg_2332[42]_i_2 
       (.I0(filtered_im_1_o_mem_read_reg_2049[44]),
        .I1(filtered_im_1_o_mem_read_reg_2049[45]),
        .O(\trunc_ln61_s_reg_2332[42]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_s_reg_2332[42]_i_3 
       (.I0(filtered_im_1_o_mem_read_reg_2049[43]),
        .I1(filtered_im_1_o_mem_read_reg_2049[44]),
        .O(\trunc_ln61_s_reg_2332[42]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_s_reg_2332[42]_i_4 
       (.I0(filtered_im_1_o_mem_read_reg_2049[42]),
        .I1(filtered_im_1_o_mem_read_reg_2049[43]),
        .O(\trunc_ln61_s_reg_2332[42]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_s_reg_2332[42]_i_5 
       (.I0(filtered_im_1_o_mem_read_reg_2049[41]),
        .I1(filtered_im_1_o_mem_read_reg_2049[42]),
        .O(\trunc_ln61_s_reg_2332[42]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_s_reg_2332[46]_i_2 
       (.I0(filtered_im_1_o_mem_read_reg_2049[48]),
        .I1(filtered_im_1_o_mem_read_reg_2049[49]),
        .O(\trunc_ln61_s_reg_2332[46]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_s_reg_2332[46]_i_3 
       (.I0(filtered_im_1_o_mem_read_reg_2049[47]),
        .I1(filtered_im_1_o_mem_read_reg_2049[48]),
        .O(\trunc_ln61_s_reg_2332[46]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_s_reg_2332[46]_i_4 
       (.I0(filtered_im_1_o_mem_read_reg_2049[46]),
        .I1(filtered_im_1_o_mem_read_reg_2049[47]),
        .O(\trunc_ln61_s_reg_2332[46]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_s_reg_2332[46]_i_5 
       (.I0(filtered_im_1_o_mem_read_reg_2049[45]),
        .I1(filtered_im_1_o_mem_read_reg_2049[46]),
        .O(\trunc_ln61_s_reg_2332[46]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_s_reg_2332[50]_i_2 
       (.I0(filtered_im_1_o_mem_read_reg_2049[52]),
        .I1(filtered_im_1_o_mem_read_reg_2049[53]),
        .O(\trunc_ln61_s_reg_2332[50]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_s_reg_2332[50]_i_3 
       (.I0(filtered_im_1_o_mem_read_reg_2049[51]),
        .I1(filtered_im_1_o_mem_read_reg_2049[52]),
        .O(\trunc_ln61_s_reg_2332[50]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_s_reg_2332[50]_i_4 
       (.I0(filtered_im_1_o_mem_read_reg_2049[50]),
        .I1(filtered_im_1_o_mem_read_reg_2049[51]),
        .O(\trunc_ln61_s_reg_2332[50]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_s_reg_2332[50]_i_5 
       (.I0(filtered_im_1_o_mem_read_reg_2049[49]),
        .I1(filtered_im_1_o_mem_read_reg_2049[50]),
        .O(\trunc_ln61_s_reg_2332[50]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_s_reg_2332[54]_i_2 
       (.I0(filtered_im_1_o_mem_read_reg_2049[56]),
        .I1(filtered_im_1_o_mem_read_reg_2049[57]),
        .O(\trunc_ln61_s_reg_2332[54]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_s_reg_2332[54]_i_3 
       (.I0(filtered_im_1_o_mem_read_reg_2049[55]),
        .I1(filtered_im_1_o_mem_read_reg_2049[56]),
        .O(\trunc_ln61_s_reg_2332[54]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_s_reg_2332[54]_i_4 
       (.I0(filtered_im_1_o_mem_read_reg_2049[54]),
        .I1(filtered_im_1_o_mem_read_reg_2049[55]),
        .O(\trunc_ln61_s_reg_2332[54]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_s_reg_2332[54]_i_5 
       (.I0(filtered_im_1_o_mem_read_reg_2049[53]),
        .I1(filtered_im_1_o_mem_read_reg_2049[54]),
        .O(\trunc_ln61_s_reg_2332[54]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_s_reg_2332[58]_i_2 
       (.I0(filtered_im_1_o_mem_read_reg_2049[60]),
        .I1(filtered_im_1_o_mem_read_reg_2049[61]),
        .O(\trunc_ln61_s_reg_2332[58]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_s_reg_2332[58]_i_3 
       (.I0(filtered_im_1_o_mem_read_reg_2049[59]),
        .I1(filtered_im_1_o_mem_read_reg_2049[60]),
        .O(\trunc_ln61_s_reg_2332[58]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_s_reg_2332[58]_i_4 
       (.I0(filtered_im_1_o_mem_read_reg_2049[58]),
        .I1(filtered_im_1_o_mem_read_reg_2049[59]),
        .O(\trunc_ln61_s_reg_2332[58]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_s_reg_2332[58]_i_5 
       (.I0(filtered_im_1_o_mem_read_reg_2049[57]),
        .I1(filtered_im_1_o_mem_read_reg_2049[58]),
        .O(\trunc_ln61_s_reg_2332[58]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_s_reg_2332[60]_i_11 
       (.I0(current_factor_5_reg[31]),
        .I1(current_factor_5_reg[30]),
        .O(\trunc_ln61_s_reg_2332[60]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_s_reg_2332[60]_i_12 
       (.I0(current_factor_5_reg[29]),
        .I1(current_factor_5_reg[28]),
        .O(\trunc_ln61_s_reg_2332[60]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_s_reg_2332[60]_i_13 
       (.I0(current_factor_5_reg[27]),
        .I1(current_factor_5_reg[26]),
        .O(\trunc_ln61_s_reg_2332[60]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_s_reg_2332[60]_i_14 
       (.I0(current_factor_5_reg[25]),
        .I1(current_factor_5_reg[24]),
        .O(\trunc_ln61_s_reg_2332[60]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \trunc_ln61_s_reg_2332[60]_i_15 
       (.I0(current_factor_5_reg[25]),
        .I1(current_factor_5_reg[26]),
        .I2(current_factor_5_reg[28]),
        .I3(current_factor_5_reg[29]),
        .I4(current_factor_5_reg[31]),
        .I5(current_factor_5_reg[30]),
        .O(\trunc_ln61_s_reg_2332[60]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \trunc_ln61_s_reg_2332[60]_i_16 
       (.I0(\trunc_ln61_s_reg_2332[60]_i_30_n_0 ),
        .I1(current_factor_5_reg[20]),
        .I2(current_factor_5_reg[19]),
        .I3(current_factor_5_reg[23]),
        .I4(current_factor_5_reg[22]),
        .I5(current_factor_5_reg[21]),
        .O(\trunc_ln61_s_reg_2332[60]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h0000230000002323)) 
    \trunc_ln61_s_reg_2332[60]_i_17 
       (.I0(current_factor_5_reg[19]),
        .I1(current_factor_5_reg[20]),
        .I2(current_factor_5_reg[18]),
        .I3(current_factor_5_reg[16]),
        .I4(current_factor_5_reg[17]),
        .I5(current_factor_5_reg[15]),
        .O(\trunc_ln61_s_reg_2332[60]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h0000230000002323)) 
    \trunc_ln61_s_reg_2332[60]_i_18 
       (.I0(current_factor_5_reg[13]),
        .I1(current_factor_5_reg[14]),
        .I2(current_factor_5_reg[12]),
        .I3(current_factor_5_reg[10]),
        .I4(current_factor_5_reg[11]),
        .I5(current_factor_5_reg[9]),
        .O(\trunc_ln61_s_reg_2332[60]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \trunc_ln61_s_reg_2332[60]_i_19 
       (.I0(\trunc_ln61_s_reg_2332[60]_i_31_n_0 ),
        .I1(current_factor_5_reg[0]),
        .I2(current_factor_5_reg[1]),
        .I3(current_factor_5_reg[2]),
        .I4(\trunc_ln61_s_reg_2332[60]_i_32_n_0 ),
        .I5(\trunc_ln61_s_reg_2332[60]_i_33_n_0 ),
        .O(\trunc_ln61_s_reg_2332[60]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_s_reg_2332[60]_i_21 
       (.I0(current_rate_5_reg[29]),
        .I1(current_rate_5_reg[28]),
        .O(\trunc_ln61_s_reg_2332[60]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_s_reg_2332[60]_i_22 
       (.I0(current_rate_5_reg[27]),
        .I1(current_rate_5_reg[26]),
        .O(\trunc_ln61_s_reg_2332[60]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_s_reg_2332[60]_i_23 
       (.I0(current_rate_5_reg[25]),
        .I1(current_rate_5_reg[24]),
        .O(\trunc_ln61_s_reg_2332[60]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_s_reg_2332[60]_i_24 
       (.I0(current_rate_5_reg[23]),
        .I1(current_rate_5_reg[22]),
        .O(\trunc_ln61_s_reg_2332[60]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_s_reg_2332[60]_i_26 
       (.I0(current_factor_5_reg[23]),
        .I1(current_factor_5_reg[22]),
        .O(\trunc_ln61_s_reg_2332[60]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_s_reg_2332[60]_i_27 
       (.I0(current_factor_5_reg[21]),
        .I1(current_factor_5_reg[20]),
        .O(\trunc_ln61_s_reg_2332[60]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_s_reg_2332[60]_i_28 
       (.I0(current_factor_5_reg[19]),
        .I1(current_factor_5_reg[18]),
        .O(\trunc_ln61_s_reg_2332[60]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_s_reg_2332[60]_i_29 
       (.I0(current_factor_5_reg[17]),
        .I1(current_factor_5_reg[16]),
        .O(\trunc_ln61_s_reg_2332[60]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h0000230000002323)) 
    \trunc_ln61_s_reg_2332[60]_i_30 
       (.I0(current_factor_5_reg[28]),
        .I1(current_factor_5_reg[29]),
        .I2(current_factor_5_reg[27]),
        .I3(current_factor_5_reg[25]),
        .I4(current_factor_5_reg[26]),
        .I5(current_factor_5_reg[24]),
        .O(\trunc_ln61_s_reg_2332[60]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'h0000230000002323)) 
    \trunc_ln61_s_reg_2332[60]_i_31 
       (.I0(current_factor_5_reg[7]),
        .I1(current_factor_5_reg[8]),
        .I2(current_factor_5_reg[6]),
        .I3(current_factor_5_reg[4]),
        .I4(current_factor_5_reg[5]),
        .I5(current_factor_5_reg[3]),
        .O(\trunc_ln61_s_reg_2332[60]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \trunc_ln61_s_reg_2332[60]_i_32 
       (.I0(current_factor_5_reg[8]),
        .I1(current_factor_5_reg[7]),
        .I2(current_factor_5_reg[5]),
        .I3(current_factor_5_reg[4]),
        .O(\trunc_ln61_s_reg_2332[60]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \trunc_ln61_s_reg_2332[60]_i_33 
       (.I0(current_factor_5_reg[10]),
        .I1(current_factor_5_reg[11]),
        .I2(current_factor_5_reg[13]),
        .I3(current_factor_5_reg[14]),
        .I4(current_factor_5_reg[17]),
        .I5(current_factor_5_reg[16]),
        .O(\trunc_ln61_s_reg_2332[60]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_s_reg_2332[60]_i_34 
       (.I0(current_rate_5_reg[19]),
        .I1(current_rate_5_reg[18]),
        .O(\trunc_ln61_s_reg_2332[60]_i_34_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln61_s_reg_2332[60]_i_35 
       (.I0(current_rate_5_reg[17]),
        .O(\trunc_ln61_s_reg_2332[60]_i_35_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_s_reg_2332[60]_i_36 
       (.I0(current_rate_5_reg[15]),
        .I1(current_rate_5_reg[14]),
        .O(\trunc_ln61_s_reg_2332[60]_i_36_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_s_reg_2332[60]_i_37 
       (.I0(current_rate_5_reg[21]),
        .I1(current_rate_5_reg[20]),
        .O(\trunc_ln61_s_reg_2332[60]_i_37_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln61_s_reg_2332[60]_i_38 
       (.I0(current_rate_5_reg[18]),
        .I1(current_rate_5_reg[19]),
        .O(\trunc_ln61_s_reg_2332[60]_i_38_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln61_s_reg_2332[60]_i_39 
       (.I0(current_rate_5_reg[17]),
        .I1(current_rate_5_reg[16]),
        .O(\trunc_ln61_s_reg_2332[60]_i_39_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln61_s_reg_2332[60]_i_40 
       (.I0(current_rate_5_reg[14]),
        .I1(current_rate_5_reg[15]),
        .O(\trunc_ln61_s_reg_2332[60]_i_40_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_s_reg_2332[60]_i_42 
       (.I0(current_factor_5_reg[15]),
        .I1(current_factor_5_reg[14]),
        .O(\trunc_ln61_s_reg_2332[60]_i_42_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_s_reg_2332[60]_i_43 
       (.I0(current_factor_5_reg[13]),
        .I1(current_factor_5_reg[12]),
        .O(\trunc_ln61_s_reg_2332[60]_i_43_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_s_reg_2332[60]_i_44 
       (.I0(current_factor_5_reg[11]),
        .I1(current_factor_5_reg[10]),
        .O(\trunc_ln61_s_reg_2332[60]_i_44_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_s_reg_2332[60]_i_45 
       (.I0(current_factor_5_reg[9]),
        .I1(current_factor_5_reg[8]),
        .O(\trunc_ln61_s_reg_2332[60]_i_45_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_s_reg_2332[60]_i_46 
       (.I0(current_factor_5_reg[1]),
        .I1(current_factor_5_reg[0]),
        .O(\trunc_ln61_s_reg_2332[60]_i_46_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_s_reg_2332[60]_i_47 
       (.I0(current_factor_5_reg[7]),
        .I1(current_factor_5_reg[6]),
        .O(\trunc_ln61_s_reg_2332[60]_i_47_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_s_reg_2332[60]_i_48 
       (.I0(current_factor_5_reg[5]),
        .I1(current_factor_5_reg[4]),
        .O(\trunc_ln61_s_reg_2332[60]_i_48_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_s_reg_2332[60]_i_49 
       (.I0(current_factor_5_reg[3]),
        .I1(current_factor_5_reg[2]),
        .O(\trunc_ln61_s_reg_2332[60]_i_49_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \trunc_ln61_s_reg_2332[60]_i_5 
       (.I0(\trunc_ln61_s_reg_2332[60]_i_15_n_0 ),
        .I1(\trunc_ln61_s_reg_2332[60]_i_16_n_0 ),
        .I2(\trunc_ln61_s_reg_2332[60]_i_17_n_0 ),
        .I3(\trunc_ln61_s_reg_2332[60]_i_18_n_0 ),
        .I4(\trunc_ln61_s_reg_2332[60]_i_19_n_0 ),
        .O(icmp_ln59_10_fu_1794_p2));
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln61_s_reg_2332[60]_i_50 
       (.I0(current_factor_5_reg[0]),
        .I1(current_factor_5_reg[1]),
        .O(\trunc_ln61_s_reg_2332[60]_i_50_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_s_reg_2332[60]_i_6 
       (.I0(filtered_im_1_o_mem_read_reg_2049[62]),
        .I1(filtered_im_1_o_mem_read_reg_2049[63]),
        .O(\trunc_ln61_s_reg_2332[60]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln61_s_reg_2332[60]_i_7 
       (.I0(filtered_im_1_o_mem_read_reg_2049[61]),
        .I1(filtered_im_1_o_mem_read_reg_2049[62]),
        .O(\trunc_ln61_s_reg_2332[60]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln61_s_reg_2332[60]_i_9 
       (.I0(current_rate_5_reg[31]),
        .I1(current_rate_5_reg[30]),
        .O(\trunc_ln61_s_reg_2332[60]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_s_reg_2332[6]_i_2 
       (.I0(current_rate_5_reg[6]),
        .I1(filtered_im_1_o_mem_read_reg_2049[9]),
        .O(\trunc_ln61_s_reg_2332[6]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_s_reg_2332[6]_i_3 
       (.I0(current_rate_5_reg[5]),
        .I1(filtered_im_1_o_mem_read_reg_2049[8]),
        .O(\trunc_ln61_s_reg_2332[6]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_s_reg_2332[6]_i_4 
       (.I0(current_rate_5_reg[4]),
        .I1(filtered_im_1_o_mem_read_reg_2049[7]),
        .O(\trunc_ln61_s_reg_2332[6]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln61_s_reg_2332[6]_i_5 
       (.I0(current_rate_5_reg[3]),
        .I1(filtered_im_1_o_mem_read_reg_2049[6]),
        .O(\trunc_ln61_s_reg_2332[6]_i_5_n_0 ));
  FDRE \trunc_ln61_s_reg_2332_reg[0] 
       (.C(ap_clk),
        .CE(trunc_ln61_s_reg_23320),
        .D(add_ln61_10_fu_1812_p2[3]),
        .Q(trunc_ln61_s_reg_2332[0]),
        .R(1'b0));
  FDRE \trunc_ln61_s_reg_2332_reg[10] 
       (.C(ap_clk),
        .CE(trunc_ln61_s_reg_23320),
        .D(add_ln61_10_fu_1812_p2[13]),
        .Q(trunc_ln61_s_reg_2332[10]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_s_reg_2332_reg[10]_i_1 
       (.CI(\trunc_ln61_s_reg_2332_reg[6]_i_1_n_0 ),
        .CO({\trunc_ln61_s_reg_2332_reg[10]_i_1_n_0 ,\trunc_ln61_s_reg_2332_reg[10]_i_1_n_1 ,\trunc_ln61_s_reg_2332_reg[10]_i_1_n_2 ,\trunc_ln61_s_reg_2332_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_5_reg[10:7]),
        .O(add_ln61_10_fu_1812_p2[13:10]),
        .S({\trunc_ln61_s_reg_2332[10]_i_2_n_0 ,\trunc_ln61_s_reg_2332[10]_i_3_n_0 ,\trunc_ln61_s_reg_2332[10]_i_4_n_0 ,\trunc_ln61_s_reg_2332[10]_i_5_n_0 }));
  FDRE \trunc_ln61_s_reg_2332_reg[11] 
       (.C(ap_clk),
        .CE(trunc_ln61_s_reg_23320),
        .D(add_ln61_10_fu_1812_p2[14]),
        .Q(trunc_ln61_s_reg_2332[11]),
        .R(1'b0));
  FDRE \trunc_ln61_s_reg_2332_reg[12] 
       (.C(ap_clk),
        .CE(trunc_ln61_s_reg_23320),
        .D(add_ln61_10_fu_1812_p2[15]),
        .Q(trunc_ln61_s_reg_2332[12]),
        .R(1'b0));
  FDRE \trunc_ln61_s_reg_2332_reg[13] 
       (.C(ap_clk),
        .CE(trunc_ln61_s_reg_23320),
        .D(add_ln61_10_fu_1812_p2[16]),
        .Q(trunc_ln61_s_reg_2332[13]),
        .R(1'b0));
  FDRE \trunc_ln61_s_reg_2332_reg[14] 
       (.C(ap_clk),
        .CE(trunc_ln61_s_reg_23320),
        .D(add_ln61_10_fu_1812_p2[17]),
        .Q(trunc_ln61_s_reg_2332[14]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_s_reg_2332_reg[14]_i_1 
       (.CI(\trunc_ln61_s_reg_2332_reg[10]_i_1_n_0 ),
        .CO({\trunc_ln61_s_reg_2332_reg[14]_i_1_n_0 ,\trunc_ln61_s_reg_2332_reg[14]_i_1_n_1 ,\trunc_ln61_s_reg_2332_reg[14]_i_1_n_2 ,\trunc_ln61_s_reg_2332_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_5_reg[14:11]),
        .O(add_ln61_10_fu_1812_p2[17:14]),
        .S({\trunc_ln61_s_reg_2332[14]_i_2_n_0 ,\trunc_ln61_s_reg_2332[14]_i_3_n_0 ,\trunc_ln61_s_reg_2332[14]_i_4_n_0 ,\trunc_ln61_s_reg_2332[14]_i_5_n_0 }));
  FDRE \trunc_ln61_s_reg_2332_reg[15] 
       (.C(ap_clk),
        .CE(trunc_ln61_s_reg_23320),
        .D(add_ln61_10_fu_1812_p2[18]),
        .Q(trunc_ln61_s_reg_2332[15]),
        .R(1'b0));
  FDRE \trunc_ln61_s_reg_2332_reg[16] 
       (.C(ap_clk),
        .CE(trunc_ln61_s_reg_23320),
        .D(add_ln61_10_fu_1812_p2[19]),
        .Q(trunc_ln61_s_reg_2332[16]),
        .R(1'b0));
  FDRE \trunc_ln61_s_reg_2332_reg[17] 
       (.C(ap_clk),
        .CE(trunc_ln61_s_reg_23320),
        .D(add_ln61_10_fu_1812_p2[20]),
        .Q(trunc_ln61_s_reg_2332[17]),
        .R(1'b0));
  FDRE \trunc_ln61_s_reg_2332_reg[18] 
       (.C(ap_clk),
        .CE(trunc_ln61_s_reg_23320),
        .D(add_ln61_10_fu_1812_p2[21]),
        .Q(trunc_ln61_s_reg_2332[18]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_s_reg_2332_reg[18]_i_1 
       (.CI(\trunc_ln61_s_reg_2332_reg[14]_i_1_n_0 ),
        .CO({\trunc_ln61_s_reg_2332_reg[18]_i_1_n_0 ,\trunc_ln61_s_reg_2332_reg[18]_i_1_n_1 ,\trunc_ln61_s_reg_2332_reg[18]_i_1_n_2 ,\trunc_ln61_s_reg_2332_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_5_reg[18:15]),
        .O(add_ln61_10_fu_1812_p2[21:18]),
        .S({\trunc_ln61_s_reg_2332[18]_i_2_n_0 ,\trunc_ln61_s_reg_2332[18]_i_3_n_0 ,\trunc_ln61_s_reg_2332[18]_i_4_n_0 ,\trunc_ln61_s_reg_2332[18]_i_5_n_0 }));
  FDRE \trunc_ln61_s_reg_2332_reg[19] 
       (.C(ap_clk),
        .CE(trunc_ln61_s_reg_23320),
        .D(add_ln61_10_fu_1812_p2[22]),
        .Q(trunc_ln61_s_reg_2332[19]),
        .R(1'b0));
  FDRE \trunc_ln61_s_reg_2332_reg[1] 
       (.C(ap_clk),
        .CE(trunc_ln61_s_reg_23320),
        .D(add_ln61_10_fu_1812_p2[4]),
        .Q(trunc_ln61_s_reg_2332[1]),
        .R(1'b0));
  FDRE \trunc_ln61_s_reg_2332_reg[20] 
       (.C(ap_clk),
        .CE(trunc_ln61_s_reg_23320),
        .D(add_ln61_10_fu_1812_p2[23]),
        .Q(trunc_ln61_s_reg_2332[20]),
        .R(1'b0));
  FDRE \trunc_ln61_s_reg_2332_reg[21] 
       (.C(ap_clk),
        .CE(trunc_ln61_s_reg_23320),
        .D(add_ln61_10_fu_1812_p2[24]),
        .Q(trunc_ln61_s_reg_2332[21]),
        .R(1'b0));
  FDRE \trunc_ln61_s_reg_2332_reg[22] 
       (.C(ap_clk),
        .CE(trunc_ln61_s_reg_23320),
        .D(add_ln61_10_fu_1812_p2[25]),
        .Q(trunc_ln61_s_reg_2332[22]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_s_reg_2332_reg[22]_i_1 
       (.CI(\trunc_ln61_s_reg_2332_reg[18]_i_1_n_0 ),
        .CO({\trunc_ln61_s_reg_2332_reg[22]_i_1_n_0 ,\trunc_ln61_s_reg_2332_reg[22]_i_1_n_1 ,\trunc_ln61_s_reg_2332_reg[22]_i_1_n_2 ,\trunc_ln61_s_reg_2332_reg[22]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_5_reg[22:19]),
        .O(add_ln61_10_fu_1812_p2[25:22]),
        .S({\trunc_ln61_s_reg_2332[22]_i_2_n_0 ,\trunc_ln61_s_reg_2332[22]_i_3_n_0 ,\trunc_ln61_s_reg_2332[22]_i_4_n_0 ,\trunc_ln61_s_reg_2332[22]_i_5_n_0 }));
  FDRE \trunc_ln61_s_reg_2332_reg[23] 
       (.C(ap_clk),
        .CE(trunc_ln61_s_reg_23320),
        .D(add_ln61_10_fu_1812_p2[26]),
        .Q(trunc_ln61_s_reg_2332[23]),
        .R(1'b0));
  FDRE \trunc_ln61_s_reg_2332_reg[24] 
       (.C(ap_clk),
        .CE(trunc_ln61_s_reg_23320),
        .D(add_ln61_10_fu_1812_p2[27]),
        .Q(trunc_ln61_s_reg_2332[24]),
        .R(1'b0));
  FDRE \trunc_ln61_s_reg_2332_reg[25] 
       (.C(ap_clk),
        .CE(trunc_ln61_s_reg_23320),
        .D(add_ln61_10_fu_1812_p2[28]),
        .Q(trunc_ln61_s_reg_2332[25]),
        .R(1'b0));
  FDRE \trunc_ln61_s_reg_2332_reg[26] 
       (.C(ap_clk),
        .CE(trunc_ln61_s_reg_23320),
        .D(add_ln61_10_fu_1812_p2[29]),
        .Q(trunc_ln61_s_reg_2332[26]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_s_reg_2332_reg[26]_i_1 
       (.CI(\trunc_ln61_s_reg_2332_reg[22]_i_1_n_0 ),
        .CO({\trunc_ln61_s_reg_2332_reg[26]_i_1_n_0 ,\trunc_ln61_s_reg_2332_reg[26]_i_1_n_1 ,\trunc_ln61_s_reg_2332_reg[26]_i_1_n_2 ,\trunc_ln61_s_reg_2332_reg[26]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_5_reg[26:23]),
        .O(add_ln61_10_fu_1812_p2[29:26]),
        .S({\trunc_ln61_s_reg_2332[26]_i_2_n_0 ,\trunc_ln61_s_reg_2332[26]_i_3_n_0 ,\trunc_ln61_s_reg_2332[26]_i_4_n_0 ,\trunc_ln61_s_reg_2332[26]_i_5_n_0 }));
  FDRE \trunc_ln61_s_reg_2332_reg[27] 
       (.C(ap_clk),
        .CE(trunc_ln61_s_reg_23320),
        .D(add_ln61_10_fu_1812_p2[30]),
        .Q(trunc_ln61_s_reg_2332[27]),
        .R(1'b0));
  FDRE \trunc_ln61_s_reg_2332_reg[28] 
       (.C(ap_clk),
        .CE(trunc_ln61_s_reg_23320),
        .D(add_ln61_10_fu_1812_p2[31]),
        .Q(trunc_ln61_s_reg_2332[28]),
        .R(1'b0));
  FDRE \trunc_ln61_s_reg_2332_reg[29] 
       (.C(ap_clk),
        .CE(trunc_ln61_s_reg_23320),
        .D(add_ln61_10_fu_1812_p2[32]),
        .Q(trunc_ln61_s_reg_2332[29]),
        .R(1'b0));
  FDRE \trunc_ln61_s_reg_2332_reg[2] 
       (.C(ap_clk),
        .CE(trunc_ln61_s_reg_23320),
        .D(add_ln61_10_fu_1812_p2[5]),
        .Q(trunc_ln61_s_reg_2332[2]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_s_reg_2332_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\trunc_ln61_s_reg_2332_reg[2]_i_1_n_0 ,\trunc_ln61_s_reg_2332_reg[2]_i_1_n_1 ,\trunc_ln61_s_reg_2332_reg[2]_i_1_n_2 ,\trunc_ln61_s_reg_2332_reg[2]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({current_rate_5_reg[2:0],1'b0}),
        .O({add_ln61_10_fu_1812_p2[5:3],\NLW_trunc_ln61_s_reg_2332_reg[2]_i_1_O_UNCONNECTED [0]}),
        .S({\trunc_ln61_s_reg_2332[2]_i_2_n_0 ,\trunc_ln61_s_reg_2332[2]_i_3_n_0 ,\trunc_ln61_s_reg_2332[2]_i_4_n_0 ,filtered_im_1_o_mem_read_reg_2049[2]}));
  FDRE \trunc_ln61_s_reg_2332_reg[30] 
       (.C(ap_clk),
        .CE(trunc_ln61_s_reg_23320),
        .D(add_ln61_10_fu_1812_p2[33]),
        .Q(trunc_ln61_s_reg_2332[30]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_s_reg_2332_reg[30]_i_1 
       (.CI(\trunc_ln61_s_reg_2332_reg[26]_i_1_n_0 ),
        .CO({\trunc_ln61_s_reg_2332_reg[30]_i_1_n_0 ,\trunc_ln61_s_reg_2332_reg[30]_i_1_n_1 ,\trunc_ln61_s_reg_2332_reg[30]_i_1_n_2 ,\trunc_ln61_s_reg_2332_reg[30]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_5_reg[30:27]),
        .O(add_ln61_10_fu_1812_p2[33:30]),
        .S({\trunc_ln61_s_reg_2332[30]_i_2_n_0 ,\trunc_ln61_s_reg_2332[30]_i_3_n_0 ,\trunc_ln61_s_reg_2332[30]_i_4_n_0 ,\trunc_ln61_s_reg_2332[30]_i_5_n_0 }));
  FDRE \trunc_ln61_s_reg_2332_reg[31] 
       (.C(ap_clk),
        .CE(trunc_ln61_s_reg_23320),
        .D(add_ln61_10_fu_1812_p2[34]),
        .Q(trunc_ln61_s_reg_2332[31]),
        .R(1'b0));
  FDRE \trunc_ln61_s_reg_2332_reg[32] 
       (.C(ap_clk),
        .CE(trunc_ln61_s_reg_23320),
        .D(add_ln61_10_fu_1812_p2[35]),
        .Q(trunc_ln61_s_reg_2332[32]),
        .R(1'b0));
  FDRE \trunc_ln61_s_reg_2332_reg[33] 
       (.C(ap_clk),
        .CE(trunc_ln61_s_reg_23320),
        .D(add_ln61_10_fu_1812_p2[36]),
        .Q(trunc_ln61_s_reg_2332[33]),
        .R(1'b0));
  FDRE \trunc_ln61_s_reg_2332_reg[34] 
       (.C(ap_clk),
        .CE(trunc_ln61_s_reg_23320),
        .D(add_ln61_10_fu_1812_p2[37]),
        .Q(trunc_ln61_s_reg_2332[34]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_s_reg_2332_reg[34]_i_1 
       (.CI(\trunc_ln61_s_reg_2332_reg[30]_i_1_n_0 ),
        .CO({\trunc_ln61_s_reg_2332_reg[34]_i_1_n_0 ,\trunc_ln61_s_reg_2332_reg[34]_i_1_n_1 ,\trunc_ln61_s_reg_2332_reg[34]_i_1_n_2 ,\trunc_ln61_s_reg_2332_reg[34]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({filtered_im_1_o_mem_read_reg_2049[36:34],\trunc_ln61_s_reg_2332[34]_i_2_n_0 }),
        .O(add_ln61_10_fu_1812_p2[37:34]),
        .S({\trunc_ln61_s_reg_2332[34]_i_3_n_0 ,\trunc_ln61_s_reg_2332[34]_i_4_n_0 ,\trunc_ln61_s_reg_2332[34]_i_5_n_0 ,\trunc_ln61_s_reg_2332[34]_i_6_n_0 }));
  FDRE \trunc_ln61_s_reg_2332_reg[35] 
       (.C(ap_clk),
        .CE(trunc_ln61_s_reg_23320),
        .D(add_ln61_10_fu_1812_p2[38]),
        .Q(trunc_ln61_s_reg_2332[35]),
        .R(1'b0));
  FDRE \trunc_ln61_s_reg_2332_reg[36] 
       (.C(ap_clk),
        .CE(trunc_ln61_s_reg_23320),
        .D(add_ln61_10_fu_1812_p2[39]),
        .Q(trunc_ln61_s_reg_2332[36]),
        .R(1'b0));
  FDRE \trunc_ln61_s_reg_2332_reg[37] 
       (.C(ap_clk),
        .CE(trunc_ln61_s_reg_23320),
        .D(add_ln61_10_fu_1812_p2[40]),
        .Q(trunc_ln61_s_reg_2332[37]),
        .R(1'b0));
  FDRE \trunc_ln61_s_reg_2332_reg[38] 
       (.C(ap_clk),
        .CE(trunc_ln61_s_reg_23320),
        .D(add_ln61_10_fu_1812_p2[41]),
        .Q(trunc_ln61_s_reg_2332[38]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_s_reg_2332_reg[38]_i_1 
       (.CI(\trunc_ln61_s_reg_2332_reg[34]_i_1_n_0 ),
        .CO({\trunc_ln61_s_reg_2332_reg[38]_i_1_n_0 ,\trunc_ln61_s_reg_2332_reg[38]_i_1_n_1 ,\trunc_ln61_s_reg_2332_reg[38]_i_1_n_2 ,\trunc_ln61_s_reg_2332_reg[38]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(filtered_im_1_o_mem_read_reg_2049[40:37]),
        .O(add_ln61_10_fu_1812_p2[41:38]),
        .S({\trunc_ln61_s_reg_2332[38]_i_2_n_0 ,\trunc_ln61_s_reg_2332[38]_i_3_n_0 ,\trunc_ln61_s_reg_2332[38]_i_4_n_0 ,\trunc_ln61_s_reg_2332[38]_i_5_n_0 }));
  FDRE \trunc_ln61_s_reg_2332_reg[39] 
       (.C(ap_clk),
        .CE(trunc_ln61_s_reg_23320),
        .D(add_ln61_10_fu_1812_p2[42]),
        .Q(trunc_ln61_s_reg_2332[39]),
        .R(1'b0));
  FDRE \trunc_ln61_s_reg_2332_reg[3] 
       (.C(ap_clk),
        .CE(trunc_ln61_s_reg_23320),
        .D(add_ln61_10_fu_1812_p2[6]),
        .Q(trunc_ln61_s_reg_2332[3]),
        .R(1'b0));
  FDRE \trunc_ln61_s_reg_2332_reg[40] 
       (.C(ap_clk),
        .CE(trunc_ln61_s_reg_23320),
        .D(add_ln61_10_fu_1812_p2[43]),
        .Q(trunc_ln61_s_reg_2332[40]),
        .R(1'b0));
  FDRE \trunc_ln61_s_reg_2332_reg[41] 
       (.C(ap_clk),
        .CE(trunc_ln61_s_reg_23320),
        .D(add_ln61_10_fu_1812_p2[44]),
        .Q(trunc_ln61_s_reg_2332[41]),
        .R(1'b0));
  FDRE \trunc_ln61_s_reg_2332_reg[42] 
       (.C(ap_clk),
        .CE(trunc_ln61_s_reg_23320),
        .D(add_ln61_10_fu_1812_p2[45]),
        .Q(trunc_ln61_s_reg_2332[42]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_s_reg_2332_reg[42]_i_1 
       (.CI(\trunc_ln61_s_reg_2332_reg[38]_i_1_n_0 ),
        .CO({\trunc_ln61_s_reg_2332_reg[42]_i_1_n_0 ,\trunc_ln61_s_reg_2332_reg[42]_i_1_n_1 ,\trunc_ln61_s_reg_2332_reg[42]_i_1_n_2 ,\trunc_ln61_s_reg_2332_reg[42]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(filtered_im_1_o_mem_read_reg_2049[44:41]),
        .O(add_ln61_10_fu_1812_p2[45:42]),
        .S({\trunc_ln61_s_reg_2332[42]_i_2_n_0 ,\trunc_ln61_s_reg_2332[42]_i_3_n_0 ,\trunc_ln61_s_reg_2332[42]_i_4_n_0 ,\trunc_ln61_s_reg_2332[42]_i_5_n_0 }));
  FDRE \trunc_ln61_s_reg_2332_reg[43] 
       (.C(ap_clk),
        .CE(trunc_ln61_s_reg_23320),
        .D(add_ln61_10_fu_1812_p2[46]),
        .Q(trunc_ln61_s_reg_2332[43]),
        .R(1'b0));
  FDRE \trunc_ln61_s_reg_2332_reg[44] 
       (.C(ap_clk),
        .CE(trunc_ln61_s_reg_23320),
        .D(add_ln61_10_fu_1812_p2[47]),
        .Q(trunc_ln61_s_reg_2332[44]),
        .R(1'b0));
  FDRE \trunc_ln61_s_reg_2332_reg[45] 
       (.C(ap_clk),
        .CE(trunc_ln61_s_reg_23320),
        .D(add_ln61_10_fu_1812_p2[48]),
        .Q(trunc_ln61_s_reg_2332[45]),
        .R(1'b0));
  FDRE \trunc_ln61_s_reg_2332_reg[46] 
       (.C(ap_clk),
        .CE(trunc_ln61_s_reg_23320),
        .D(add_ln61_10_fu_1812_p2[49]),
        .Q(trunc_ln61_s_reg_2332[46]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_s_reg_2332_reg[46]_i_1 
       (.CI(\trunc_ln61_s_reg_2332_reg[42]_i_1_n_0 ),
        .CO({\trunc_ln61_s_reg_2332_reg[46]_i_1_n_0 ,\trunc_ln61_s_reg_2332_reg[46]_i_1_n_1 ,\trunc_ln61_s_reg_2332_reg[46]_i_1_n_2 ,\trunc_ln61_s_reg_2332_reg[46]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(filtered_im_1_o_mem_read_reg_2049[48:45]),
        .O(add_ln61_10_fu_1812_p2[49:46]),
        .S({\trunc_ln61_s_reg_2332[46]_i_2_n_0 ,\trunc_ln61_s_reg_2332[46]_i_3_n_0 ,\trunc_ln61_s_reg_2332[46]_i_4_n_0 ,\trunc_ln61_s_reg_2332[46]_i_5_n_0 }));
  FDRE \trunc_ln61_s_reg_2332_reg[47] 
       (.C(ap_clk),
        .CE(trunc_ln61_s_reg_23320),
        .D(add_ln61_10_fu_1812_p2[50]),
        .Q(trunc_ln61_s_reg_2332[47]),
        .R(1'b0));
  FDRE \trunc_ln61_s_reg_2332_reg[48] 
       (.C(ap_clk),
        .CE(trunc_ln61_s_reg_23320),
        .D(add_ln61_10_fu_1812_p2[51]),
        .Q(trunc_ln61_s_reg_2332[48]),
        .R(1'b0));
  FDRE \trunc_ln61_s_reg_2332_reg[49] 
       (.C(ap_clk),
        .CE(trunc_ln61_s_reg_23320),
        .D(add_ln61_10_fu_1812_p2[52]),
        .Q(trunc_ln61_s_reg_2332[49]),
        .R(1'b0));
  FDRE \trunc_ln61_s_reg_2332_reg[4] 
       (.C(ap_clk),
        .CE(trunc_ln61_s_reg_23320),
        .D(add_ln61_10_fu_1812_p2[7]),
        .Q(trunc_ln61_s_reg_2332[4]),
        .R(1'b0));
  FDRE \trunc_ln61_s_reg_2332_reg[50] 
       (.C(ap_clk),
        .CE(trunc_ln61_s_reg_23320),
        .D(add_ln61_10_fu_1812_p2[53]),
        .Q(trunc_ln61_s_reg_2332[50]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_s_reg_2332_reg[50]_i_1 
       (.CI(\trunc_ln61_s_reg_2332_reg[46]_i_1_n_0 ),
        .CO({\trunc_ln61_s_reg_2332_reg[50]_i_1_n_0 ,\trunc_ln61_s_reg_2332_reg[50]_i_1_n_1 ,\trunc_ln61_s_reg_2332_reg[50]_i_1_n_2 ,\trunc_ln61_s_reg_2332_reg[50]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(filtered_im_1_o_mem_read_reg_2049[52:49]),
        .O(add_ln61_10_fu_1812_p2[53:50]),
        .S({\trunc_ln61_s_reg_2332[50]_i_2_n_0 ,\trunc_ln61_s_reg_2332[50]_i_3_n_0 ,\trunc_ln61_s_reg_2332[50]_i_4_n_0 ,\trunc_ln61_s_reg_2332[50]_i_5_n_0 }));
  FDRE \trunc_ln61_s_reg_2332_reg[51] 
       (.C(ap_clk),
        .CE(trunc_ln61_s_reg_23320),
        .D(add_ln61_10_fu_1812_p2[54]),
        .Q(trunc_ln61_s_reg_2332[51]),
        .R(1'b0));
  FDRE \trunc_ln61_s_reg_2332_reg[52] 
       (.C(ap_clk),
        .CE(trunc_ln61_s_reg_23320),
        .D(add_ln61_10_fu_1812_p2[55]),
        .Q(trunc_ln61_s_reg_2332[52]),
        .R(1'b0));
  FDRE \trunc_ln61_s_reg_2332_reg[53] 
       (.C(ap_clk),
        .CE(trunc_ln61_s_reg_23320),
        .D(add_ln61_10_fu_1812_p2[56]),
        .Q(trunc_ln61_s_reg_2332[53]),
        .R(1'b0));
  FDRE \trunc_ln61_s_reg_2332_reg[54] 
       (.C(ap_clk),
        .CE(trunc_ln61_s_reg_23320),
        .D(add_ln61_10_fu_1812_p2[57]),
        .Q(trunc_ln61_s_reg_2332[54]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_s_reg_2332_reg[54]_i_1 
       (.CI(\trunc_ln61_s_reg_2332_reg[50]_i_1_n_0 ),
        .CO({\trunc_ln61_s_reg_2332_reg[54]_i_1_n_0 ,\trunc_ln61_s_reg_2332_reg[54]_i_1_n_1 ,\trunc_ln61_s_reg_2332_reg[54]_i_1_n_2 ,\trunc_ln61_s_reg_2332_reg[54]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(filtered_im_1_o_mem_read_reg_2049[56:53]),
        .O(add_ln61_10_fu_1812_p2[57:54]),
        .S({\trunc_ln61_s_reg_2332[54]_i_2_n_0 ,\trunc_ln61_s_reg_2332[54]_i_3_n_0 ,\trunc_ln61_s_reg_2332[54]_i_4_n_0 ,\trunc_ln61_s_reg_2332[54]_i_5_n_0 }));
  FDRE \trunc_ln61_s_reg_2332_reg[55] 
       (.C(ap_clk),
        .CE(trunc_ln61_s_reg_23320),
        .D(add_ln61_10_fu_1812_p2[58]),
        .Q(trunc_ln61_s_reg_2332[55]),
        .R(1'b0));
  FDRE \trunc_ln61_s_reg_2332_reg[56] 
       (.C(ap_clk),
        .CE(trunc_ln61_s_reg_23320),
        .D(add_ln61_10_fu_1812_p2[59]),
        .Q(trunc_ln61_s_reg_2332[56]),
        .R(1'b0));
  FDRE \trunc_ln61_s_reg_2332_reg[57] 
       (.C(ap_clk),
        .CE(trunc_ln61_s_reg_23320),
        .D(add_ln61_10_fu_1812_p2[60]),
        .Q(trunc_ln61_s_reg_2332[57]),
        .R(1'b0));
  FDRE \trunc_ln61_s_reg_2332_reg[58] 
       (.C(ap_clk),
        .CE(trunc_ln61_s_reg_23320),
        .D(add_ln61_10_fu_1812_p2[61]),
        .Q(trunc_ln61_s_reg_2332[58]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_s_reg_2332_reg[58]_i_1 
       (.CI(\trunc_ln61_s_reg_2332_reg[54]_i_1_n_0 ),
        .CO({\trunc_ln61_s_reg_2332_reg[58]_i_1_n_0 ,\trunc_ln61_s_reg_2332_reg[58]_i_1_n_1 ,\trunc_ln61_s_reg_2332_reg[58]_i_1_n_2 ,\trunc_ln61_s_reg_2332_reg[58]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(filtered_im_1_o_mem_read_reg_2049[60:57]),
        .O(add_ln61_10_fu_1812_p2[61:58]),
        .S({\trunc_ln61_s_reg_2332[58]_i_2_n_0 ,\trunc_ln61_s_reg_2332[58]_i_3_n_0 ,\trunc_ln61_s_reg_2332[58]_i_4_n_0 ,\trunc_ln61_s_reg_2332[58]_i_5_n_0 }));
  FDRE \trunc_ln61_s_reg_2332_reg[59] 
       (.C(ap_clk),
        .CE(trunc_ln61_s_reg_23320),
        .D(add_ln61_10_fu_1812_p2[62]),
        .Q(trunc_ln61_s_reg_2332[59]),
        .R(1'b0));
  FDRE \trunc_ln61_s_reg_2332_reg[5] 
       (.C(ap_clk),
        .CE(trunc_ln61_s_reg_23320),
        .D(add_ln61_10_fu_1812_p2[8]),
        .Q(trunc_ln61_s_reg_2332[5]),
        .R(1'b0));
  FDRE \trunc_ln61_s_reg_2332_reg[60] 
       (.C(ap_clk),
        .CE(trunc_ln61_s_reg_23320),
        .D(add_ln61_10_fu_1812_p2[63]),
        .Q(trunc_ln61_s_reg_2332[60]),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \trunc_ln61_s_reg_2332_reg[60]_i_10 
       (.CI(\trunc_ln61_s_reg_2332_reg[60]_i_25_n_0 ),
        .CO({\trunc_ln61_s_reg_2332_reg[60]_i_10_n_0 ,\trunc_ln61_s_reg_2332_reg[60]_i_10_n_1 ,\trunc_ln61_s_reg_2332_reg[60]_i_10_n_2 ,\trunc_ln61_s_reg_2332_reg[60]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_trunc_ln61_s_reg_2332_reg[60]_i_10_O_UNCONNECTED [3:0]),
        .S({\trunc_ln61_s_reg_2332[60]_i_26_n_0 ,\trunc_ln61_s_reg_2332[60]_i_27_n_0 ,\trunc_ln61_s_reg_2332[60]_i_28_n_0 ,\trunc_ln61_s_reg_2332[60]_i_29_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_s_reg_2332_reg[60]_i_2 
       (.CI(\trunc_ln61_s_reg_2332_reg[58]_i_1_n_0 ),
        .CO({\NLW_trunc_ln61_s_reg_2332_reg[60]_i_2_CO_UNCONNECTED [3:1],\trunc_ln61_s_reg_2332_reg[60]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,filtered_im_1_o_mem_read_reg_2049[61]}),
        .O({\NLW_trunc_ln61_s_reg_2332_reg[60]_i_2_O_UNCONNECTED [3:2],add_ln61_10_fu_1812_p2[63:62]}),
        .S({1'b0,1'b0,\trunc_ln61_s_reg_2332[60]_i_6_n_0 ,\trunc_ln61_s_reg_2332[60]_i_7_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \trunc_ln61_s_reg_2332_reg[60]_i_20 
       (.CI(1'b0),
        .CO({\trunc_ln61_s_reg_2332_reg[60]_i_20_n_0 ,\trunc_ln61_s_reg_2332_reg[60]_i_20_n_1 ,\trunc_ln61_s_reg_2332_reg[60]_i_20_n_2 ,\trunc_ln61_s_reg_2332_reg[60]_i_20_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\trunc_ln61_s_reg_2332[60]_i_34_n_0 ,\trunc_ln61_s_reg_2332[60]_i_35_n_0 ,\trunc_ln61_s_reg_2332[60]_i_36_n_0 }),
        .O(\NLW_trunc_ln61_s_reg_2332_reg[60]_i_20_O_UNCONNECTED [3:0]),
        .S({\trunc_ln61_s_reg_2332[60]_i_37_n_0 ,\trunc_ln61_s_reg_2332[60]_i_38_n_0 ,\trunc_ln61_s_reg_2332[60]_i_39_n_0 ,\trunc_ln61_s_reg_2332[60]_i_40_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \trunc_ln61_s_reg_2332_reg[60]_i_25 
       (.CI(\trunc_ln61_s_reg_2332_reg[60]_i_41_n_0 ),
        .CO({\trunc_ln61_s_reg_2332_reg[60]_i_25_n_0 ,\trunc_ln61_s_reg_2332_reg[60]_i_25_n_1 ,\trunc_ln61_s_reg_2332_reg[60]_i_25_n_2 ,\trunc_ln61_s_reg_2332_reg[60]_i_25_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_trunc_ln61_s_reg_2332_reg[60]_i_25_O_UNCONNECTED [3:0]),
        .S({\trunc_ln61_s_reg_2332[60]_i_42_n_0 ,\trunc_ln61_s_reg_2332[60]_i_43_n_0 ,\trunc_ln61_s_reg_2332[60]_i_44_n_0 ,\trunc_ln61_s_reg_2332[60]_i_45_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \trunc_ln61_s_reg_2332_reg[60]_i_3 
       (.CI(\trunc_ln61_s_reg_2332_reg[60]_i_8_n_0 ),
        .CO({\NLW_trunc_ln61_s_reg_2332_reg[60]_i_3_CO_UNCONNECTED [3:1],icmp_ln58_20_fu_1772_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,current_rate_5_reg[31]}),
        .O(\NLW_trunc_ln61_s_reg_2332_reg[60]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\trunc_ln61_s_reg_2332[60]_i_9_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \trunc_ln61_s_reg_2332_reg[60]_i_4 
       (.CI(\trunc_ln61_s_reg_2332_reg[60]_i_10_n_0 ),
        .CO({icmp_ln58_21_fu_1782_p2,\trunc_ln61_s_reg_2332_reg[60]_i_4_n_1 ,\trunc_ln61_s_reg_2332_reg[60]_i_4_n_2 ,\trunc_ln61_s_reg_2332_reg[60]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({current_factor_5_reg[31],1'b0,1'b0,1'b0}),
        .O(\NLW_trunc_ln61_s_reg_2332_reg[60]_i_4_O_UNCONNECTED [3:0]),
        .S({\trunc_ln61_s_reg_2332[60]_i_11_n_0 ,\trunc_ln61_s_reg_2332[60]_i_12_n_0 ,\trunc_ln61_s_reg_2332[60]_i_13_n_0 ,\trunc_ln61_s_reg_2332[60]_i_14_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \trunc_ln61_s_reg_2332_reg[60]_i_41 
       (.CI(1'b0),
        .CO({\trunc_ln61_s_reg_2332_reg[60]_i_41_n_0 ,\trunc_ln61_s_reg_2332_reg[60]_i_41_n_1 ,\trunc_ln61_s_reg_2332_reg[60]_i_41_n_2 ,\trunc_ln61_s_reg_2332_reg[60]_i_41_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\trunc_ln61_s_reg_2332[60]_i_46_n_0 }),
        .O(\NLW_trunc_ln61_s_reg_2332_reg[60]_i_41_O_UNCONNECTED [3:0]),
        .S({\trunc_ln61_s_reg_2332[60]_i_47_n_0 ,\trunc_ln61_s_reg_2332[60]_i_48_n_0 ,\trunc_ln61_s_reg_2332[60]_i_49_n_0 ,\trunc_ln61_s_reg_2332[60]_i_50_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \trunc_ln61_s_reg_2332_reg[60]_i_8 
       (.CI(\trunc_ln61_s_reg_2332_reg[60]_i_20_n_0 ),
        .CO({\trunc_ln61_s_reg_2332_reg[60]_i_8_n_0 ,\trunc_ln61_s_reg_2332_reg[60]_i_8_n_1 ,\trunc_ln61_s_reg_2332_reg[60]_i_8_n_2 ,\trunc_ln61_s_reg_2332_reg[60]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_trunc_ln61_s_reg_2332_reg[60]_i_8_O_UNCONNECTED [3:0]),
        .S({\trunc_ln61_s_reg_2332[60]_i_21_n_0 ,\trunc_ln61_s_reg_2332[60]_i_22_n_0 ,\trunc_ln61_s_reg_2332[60]_i_23_n_0 ,\trunc_ln61_s_reg_2332[60]_i_24_n_0 }));
  FDRE \trunc_ln61_s_reg_2332_reg[6] 
       (.C(ap_clk),
        .CE(trunc_ln61_s_reg_23320),
        .D(add_ln61_10_fu_1812_p2[9]),
        .Q(trunc_ln61_s_reg_2332[6]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln61_s_reg_2332_reg[6]_i_1 
       (.CI(\trunc_ln61_s_reg_2332_reg[2]_i_1_n_0 ),
        .CO({\trunc_ln61_s_reg_2332_reg[6]_i_1_n_0 ,\trunc_ln61_s_reg_2332_reg[6]_i_1_n_1 ,\trunc_ln61_s_reg_2332_reg[6]_i_1_n_2 ,\trunc_ln61_s_reg_2332_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_5_reg[6:3]),
        .O(add_ln61_10_fu_1812_p2[9:6]),
        .S({\trunc_ln61_s_reg_2332[6]_i_2_n_0 ,\trunc_ln61_s_reg_2332[6]_i_3_n_0 ,\trunc_ln61_s_reg_2332[6]_i_4_n_0 ,\trunc_ln61_s_reg_2332[6]_i_5_n_0 }));
  FDRE \trunc_ln61_s_reg_2332_reg[7] 
       (.C(ap_clk),
        .CE(trunc_ln61_s_reg_23320),
        .D(add_ln61_10_fu_1812_p2[10]),
        .Q(trunc_ln61_s_reg_2332[7]),
        .R(1'b0));
  FDRE \trunc_ln61_s_reg_2332_reg[8] 
       (.C(ap_clk),
        .CE(trunc_ln61_s_reg_23320),
        .D(add_ln61_10_fu_1812_p2[11]),
        .Q(trunc_ln61_s_reg_2332[8]),
        .R(1'b0));
  FDRE \trunc_ln61_s_reg_2332_reg[9] 
       (.C(ap_clk),
        .CE(trunc_ln61_s_reg_23320),
        .D(add_ln61_10_fu_1812_p2[12]),
        .Q(trunc_ln61_s_reg_2332[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_2112[10]_i_2 
       (.I0(current_rate_10_reg[10]),
        .I1(raw_data_im_o_mem_read_reg_2099[13]),
        .O(\trunc_ln_reg_2112[10]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_2112[10]_i_3 
       (.I0(current_rate_10_reg[9]),
        .I1(raw_data_im_o_mem_read_reg_2099[12]),
        .O(\trunc_ln_reg_2112[10]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_2112[10]_i_4 
       (.I0(current_rate_10_reg[8]),
        .I1(raw_data_im_o_mem_read_reg_2099[11]),
        .O(\trunc_ln_reg_2112[10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_2112[10]_i_5 
       (.I0(current_rate_10_reg[7]),
        .I1(raw_data_im_o_mem_read_reg_2099[10]),
        .O(\trunc_ln_reg_2112[10]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_2112[14]_i_2 
       (.I0(current_rate_10_reg[14]),
        .I1(raw_data_im_o_mem_read_reg_2099[17]),
        .O(\trunc_ln_reg_2112[14]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_2112[14]_i_3 
       (.I0(current_rate_10_reg[13]),
        .I1(raw_data_im_o_mem_read_reg_2099[16]),
        .O(\trunc_ln_reg_2112[14]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_2112[14]_i_4 
       (.I0(current_rate_10_reg[12]),
        .I1(raw_data_im_o_mem_read_reg_2099[15]),
        .O(\trunc_ln_reg_2112[14]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_2112[14]_i_5 
       (.I0(current_rate_10_reg[11]),
        .I1(raw_data_im_o_mem_read_reg_2099[14]),
        .O(\trunc_ln_reg_2112[14]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_2112[18]_i_2 
       (.I0(current_rate_10_reg[18]),
        .I1(raw_data_im_o_mem_read_reg_2099[21]),
        .O(\trunc_ln_reg_2112[18]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_2112[18]_i_3 
       (.I0(current_rate_10_reg[17]),
        .I1(raw_data_im_o_mem_read_reg_2099[20]),
        .O(\trunc_ln_reg_2112[18]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_2112[18]_i_4 
       (.I0(current_rate_10_reg[16]),
        .I1(raw_data_im_o_mem_read_reg_2099[19]),
        .O(\trunc_ln_reg_2112[18]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_2112[18]_i_5 
       (.I0(current_rate_10_reg[15]),
        .I1(raw_data_im_o_mem_read_reg_2099[18]),
        .O(\trunc_ln_reg_2112[18]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_2112[22]_i_2 
       (.I0(current_rate_10_reg[22]),
        .I1(raw_data_im_o_mem_read_reg_2099[25]),
        .O(\trunc_ln_reg_2112[22]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_2112[22]_i_3 
       (.I0(current_rate_10_reg[21]),
        .I1(raw_data_im_o_mem_read_reg_2099[24]),
        .O(\trunc_ln_reg_2112[22]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_2112[22]_i_4 
       (.I0(current_rate_10_reg[20]),
        .I1(raw_data_im_o_mem_read_reg_2099[23]),
        .O(\trunc_ln_reg_2112[22]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_2112[22]_i_5 
       (.I0(current_rate_10_reg[19]),
        .I1(raw_data_im_o_mem_read_reg_2099[22]),
        .O(\trunc_ln_reg_2112[22]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_2112[26]_i_2 
       (.I0(current_rate_10_reg[26]),
        .I1(raw_data_im_o_mem_read_reg_2099[29]),
        .O(\trunc_ln_reg_2112[26]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_2112[26]_i_3 
       (.I0(current_rate_10_reg[25]),
        .I1(raw_data_im_o_mem_read_reg_2099[28]),
        .O(\trunc_ln_reg_2112[26]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_2112[26]_i_4 
       (.I0(current_rate_10_reg[24]),
        .I1(raw_data_im_o_mem_read_reg_2099[27]),
        .O(\trunc_ln_reg_2112[26]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_2112[26]_i_5 
       (.I0(current_rate_10_reg[23]),
        .I1(raw_data_im_o_mem_read_reg_2099[26]),
        .O(\trunc_ln_reg_2112[26]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_2112[2]_i_2 
       (.I0(current_rate_10_reg[2]),
        .I1(raw_data_im_o_mem_read_reg_2099[5]),
        .O(\trunc_ln_reg_2112[2]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_2112[2]_i_3 
       (.I0(current_rate_10_reg[1]),
        .I1(raw_data_im_o_mem_read_reg_2099[4]),
        .O(\trunc_ln_reg_2112[2]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_2112[2]_i_4 
       (.I0(current_rate_10_reg[0]),
        .I1(raw_data_im_o_mem_read_reg_2099[3]),
        .O(\trunc_ln_reg_2112[2]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_2112[30]_i_2 
       (.I0(current_rate_10_reg[30]),
        .I1(raw_data_im_o_mem_read_reg_2099[33]),
        .O(\trunc_ln_reg_2112[30]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_2112[30]_i_3 
       (.I0(current_rate_10_reg[29]),
        .I1(raw_data_im_o_mem_read_reg_2099[32]),
        .O(\trunc_ln_reg_2112[30]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_2112[30]_i_4 
       (.I0(current_rate_10_reg[28]),
        .I1(raw_data_im_o_mem_read_reg_2099[31]),
        .O(\trunc_ln_reg_2112[30]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_2112[30]_i_5 
       (.I0(current_rate_10_reg[27]),
        .I1(raw_data_im_o_mem_read_reg_2099[30]),
        .O(\trunc_ln_reg_2112[30]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln_reg_2112[34]_i_2 
       (.I0(raw_data_im_o_mem_read_reg_2099[34]),
        .O(\trunc_ln_reg_2112[34]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln_reg_2112[34]_i_3 
       (.I0(raw_data_im_o_mem_read_reg_2099[36]),
        .I1(raw_data_im_o_mem_read_reg_2099[37]),
        .O(\trunc_ln_reg_2112[34]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln_reg_2112[34]_i_4 
       (.I0(raw_data_im_o_mem_read_reg_2099[35]),
        .I1(raw_data_im_o_mem_read_reg_2099[36]),
        .O(\trunc_ln_reg_2112[34]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln_reg_2112[34]_i_5 
       (.I0(raw_data_im_o_mem_read_reg_2099[34]),
        .I1(raw_data_im_o_mem_read_reg_2099[35]),
        .O(\trunc_ln_reg_2112[34]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_2112[34]_i_6 
       (.I0(raw_data_im_o_mem_read_reg_2099[34]),
        .I1(current_rate_10_reg[31]),
        .O(\trunc_ln_reg_2112[34]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln_reg_2112[38]_i_2 
       (.I0(raw_data_im_o_mem_read_reg_2099[40]),
        .I1(raw_data_im_o_mem_read_reg_2099[41]),
        .O(\trunc_ln_reg_2112[38]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln_reg_2112[38]_i_3 
       (.I0(raw_data_im_o_mem_read_reg_2099[39]),
        .I1(raw_data_im_o_mem_read_reg_2099[40]),
        .O(\trunc_ln_reg_2112[38]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln_reg_2112[38]_i_4 
       (.I0(raw_data_im_o_mem_read_reg_2099[38]),
        .I1(raw_data_im_o_mem_read_reg_2099[39]),
        .O(\trunc_ln_reg_2112[38]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln_reg_2112[38]_i_5 
       (.I0(raw_data_im_o_mem_read_reg_2099[37]),
        .I1(raw_data_im_o_mem_read_reg_2099[38]),
        .O(\trunc_ln_reg_2112[38]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln_reg_2112[42]_i_2 
       (.I0(raw_data_im_o_mem_read_reg_2099[44]),
        .I1(raw_data_im_o_mem_read_reg_2099[45]),
        .O(\trunc_ln_reg_2112[42]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln_reg_2112[42]_i_3 
       (.I0(raw_data_im_o_mem_read_reg_2099[43]),
        .I1(raw_data_im_o_mem_read_reg_2099[44]),
        .O(\trunc_ln_reg_2112[42]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln_reg_2112[42]_i_4 
       (.I0(raw_data_im_o_mem_read_reg_2099[42]),
        .I1(raw_data_im_o_mem_read_reg_2099[43]),
        .O(\trunc_ln_reg_2112[42]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln_reg_2112[42]_i_5 
       (.I0(raw_data_im_o_mem_read_reg_2099[41]),
        .I1(raw_data_im_o_mem_read_reg_2099[42]),
        .O(\trunc_ln_reg_2112[42]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln_reg_2112[46]_i_2 
       (.I0(raw_data_im_o_mem_read_reg_2099[48]),
        .I1(raw_data_im_o_mem_read_reg_2099[49]),
        .O(\trunc_ln_reg_2112[46]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln_reg_2112[46]_i_3 
       (.I0(raw_data_im_o_mem_read_reg_2099[47]),
        .I1(raw_data_im_o_mem_read_reg_2099[48]),
        .O(\trunc_ln_reg_2112[46]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln_reg_2112[46]_i_4 
       (.I0(raw_data_im_o_mem_read_reg_2099[46]),
        .I1(raw_data_im_o_mem_read_reg_2099[47]),
        .O(\trunc_ln_reg_2112[46]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln_reg_2112[46]_i_5 
       (.I0(raw_data_im_o_mem_read_reg_2099[45]),
        .I1(raw_data_im_o_mem_read_reg_2099[46]),
        .O(\trunc_ln_reg_2112[46]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln_reg_2112[50]_i_2 
       (.I0(raw_data_im_o_mem_read_reg_2099[52]),
        .I1(raw_data_im_o_mem_read_reg_2099[53]),
        .O(\trunc_ln_reg_2112[50]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln_reg_2112[50]_i_3 
       (.I0(raw_data_im_o_mem_read_reg_2099[51]),
        .I1(raw_data_im_o_mem_read_reg_2099[52]),
        .O(\trunc_ln_reg_2112[50]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln_reg_2112[50]_i_4 
       (.I0(raw_data_im_o_mem_read_reg_2099[50]),
        .I1(raw_data_im_o_mem_read_reg_2099[51]),
        .O(\trunc_ln_reg_2112[50]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln_reg_2112[50]_i_5 
       (.I0(raw_data_im_o_mem_read_reg_2099[49]),
        .I1(raw_data_im_o_mem_read_reg_2099[50]),
        .O(\trunc_ln_reg_2112[50]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln_reg_2112[54]_i_2 
       (.I0(raw_data_im_o_mem_read_reg_2099[56]),
        .I1(raw_data_im_o_mem_read_reg_2099[57]),
        .O(\trunc_ln_reg_2112[54]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln_reg_2112[54]_i_3 
       (.I0(raw_data_im_o_mem_read_reg_2099[55]),
        .I1(raw_data_im_o_mem_read_reg_2099[56]),
        .O(\trunc_ln_reg_2112[54]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln_reg_2112[54]_i_4 
       (.I0(raw_data_im_o_mem_read_reg_2099[54]),
        .I1(raw_data_im_o_mem_read_reg_2099[55]),
        .O(\trunc_ln_reg_2112[54]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln_reg_2112[54]_i_5 
       (.I0(raw_data_im_o_mem_read_reg_2099[53]),
        .I1(raw_data_im_o_mem_read_reg_2099[54]),
        .O(\trunc_ln_reg_2112[54]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln_reg_2112[58]_i_2 
       (.I0(raw_data_im_o_mem_read_reg_2099[60]),
        .I1(raw_data_im_o_mem_read_reg_2099[61]),
        .O(\trunc_ln_reg_2112[58]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln_reg_2112[58]_i_3 
       (.I0(raw_data_im_o_mem_read_reg_2099[59]),
        .I1(raw_data_im_o_mem_read_reg_2099[60]),
        .O(\trunc_ln_reg_2112[58]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln_reg_2112[58]_i_4 
       (.I0(raw_data_im_o_mem_read_reg_2099[58]),
        .I1(raw_data_im_o_mem_read_reg_2099[59]),
        .O(\trunc_ln_reg_2112[58]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln_reg_2112[58]_i_5 
       (.I0(raw_data_im_o_mem_read_reg_2099[57]),
        .I1(raw_data_im_o_mem_read_reg_2099[58]),
        .O(\trunc_ln_reg_2112[58]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln_reg_2112[60]_i_10 
       (.I0(current_factor_10_reg[31]),
        .I1(current_factor_10_reg[30]),
        .O(\trunc_ln_reg_2112[60]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln_reg_2112[60]_i_11 
       (.I0(current_factor_10_reg[29]),
        .I1(current_factor_10_reg[28]),
        .O(\trunc_ln_reg_2112[60]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln_reg_2112[60]_i_12 
       (.I0(current_factor_10_reg[27]),
        .I1(current_factor_10_reg[26]),
        .O(\trunc_ln_reg_2112[60]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln_reg_2112[60]_i_13 
       (.I0(current_factor_10_reg[25]),
        .I1(current_factor_10_reg[24]),
        .O(\trunc_ln_reg_2112[60]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln_reg_2112[60]_i_15 
       (.I0(current_rate_10_reg[31]),
        .I1(current_rate_10_reg[30]),
        .O(\trunc_ln_reg_2112[60]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \trunc_ln_reg_2112[60]_i_16 
       (.I0(current_factor_10_reg[25]),
        .I1(current_factor_10_reg[26]),
        .I2(current_factor_10_reg[28]),
        .I3(current_factor_10_reg[29]),
        .I4(current_factor_10_reg[31]),
        .I5(current_factor_10_reg[30]),
        .O(\trunc_ln_reg_2112[60]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \trunc_ln_reg_2112[60]_i_17 
       (.I0(\trunc_ln_reg_2112[60]_i_31_n_0 ),
        .I1(current_factor_10_reg[20]),
        .I2(current_factor_10_reg[19]),
        .I3(current_factor_10_reg[23]),
        .I4(current_factor_10_reg[22]),
        .I5(current_factor_10_reg[21]),
        .O(\trunc_ln_reg_2112[60]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h0000230000002323)) 
    \trunc_ln_reg_2112[60]_i_18 
       (.I0(current_factor_10_reg[19]),
        .I1(current_factor_10_reg[20]),
        .I2(current_factor_10_reg[18]),
        .I3(current_factor_10_reg[16]),
        .I4(current_factor_10_reg[17]),
        .I5(current_factor_10_reg[15]),
        .O(\trunc_ln_reg_2112[60]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h0000230000002323)) 
    \trunc_ln_reg_2112[60]_i_19 
       (.I0(current_factor_10_reg[13]),
        .I1(current_factor_10_reg[14]),
        .I2(current_factor_10_reg[12]),
        .I3(current_factor_10_reg[10]),
        .I4(current_factor_10_reg[11]),
        .I5(current_factor_10_reg[9]),
        .O(\trunc_ln_reg_2112[60]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \trunc_ln_reg_2112[60]_i_20 
       (.I0(\trunc_ln_reg_2112[60]_i_32_n_0 ),
        .I1(current_factor_10_reg[0]),
        .I2(current_factor_10_reg[1]),
        .I3(current_factor_10_reg[2]),
        .I4(\trunc_ln_reg_2112[60]_i_33_n_0 ),
        .I5(\trunc_ln_reg_2112[60]_i_34_n_0 ),
        .O(\trunc_ln_reg_2112[60]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln_reg_2112[60]_i_22 
       (.I0(current_factor_10_reg[23]),
        .I1(current_factor_10_reg[22]),
        .O(\trunc_ln_reg_2112[60]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln_reg_2112[60]_i_23 
       (.I0(current_factor_10_reg[21]),
        .I1(current_factor_10_reg[20]),
        .O(\trunc_ln_reg_2112[60]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln_reg_2112[60]_i_24 
       (.I0(current_factor_10_reg[19]),
        .I1(current_factor_10_reg[18]),
        .O(\trunc_ln_reg_2112[60]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln_reg_2112[60]_i_25 
       (.I0(current_factor_10_reg[17]),
        .I1(current_factor_10_reg[16]),
        .O(\trunc_ln_reg_2112[60]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln_reg_2112[60]_i_27 
       (.I0(current_rate_10_reg[29]),
        .I1(current_rate_10_reg[28]),
        .O(\trunc_ln_reg_2112[60]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln_reg_2112[60]_i_28 
       (.I0(current_rate_10_reg[27]),
        .I1(current_rate_10_reg[26]),
        .O(\trunc_ln_reg_2112[60]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln_reg_2112[60]_i_29 
       (.I0(current_rate_10_reg[25]),
        .I1(current_rate_10_reg[24]),
        .O(\trunc_ln_reg_2112[60]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln_reg_2112[60]_i_30 
       (.I0(current_rate_10_reg[23]),
        .I1(current_rate_10_reg[22]),
        .O(\trunc_ln_reg_2112[60]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'h0000230000002323)) 
    \trunc_ln_reg_2112[60]_i_31 
       (.I0(current_factor_10_reg[28]),
        .I1(current_factor_10_reg[29]),
        .I2(current_factor_10_reg[27]),
        .I3(current_factor_10_reg[25]),
        .I4(current_factor_10_reg[26]),
        .I5(current_factor_10_reg[24]),
        .O(\trunc_ln_reg_2112[60]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'h0000230000002323)) 
    \trunc_ln_reg_2112[60]_i_32 
       (.I0(current_factor_10_reg[7]),
        .I1(current_factor_10_reg[8]),
        .I2(current_factor_10_reg[6]),
        .I3(current_factor_10_reg[4]),
        .I4(current_factor_10_reg[5]),
        .I5(current_factor_10_reg[3]),
        .O(\trunc_ln_reg_2112[60]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \trunc_ln_reg_2112[60]_i_33 
       (.I0(current_factor_10_reg[8]),
        .I1(current_factor_10_reg[7]),
        .I2(current_factor_10_reg[5]),
        .I3(current_factor_10_reg[4]),
        .O(\trunc_ln_reg_2112[60]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \trunc_ln_reg_2112[60]_i_34 
       (.I0(current_factor_10_reg[10]),
        .I1(current_factor_10_reg[11]),
        .I2(current_factor_10_reg[13]),
        .I3(current_factor_10_reg[14]),
        .I4(current_factor_10_reg[17]),
        .I5(current_factor_10_reg[16]),
        .O(\trunc_ln_reg_2112[60]_i_34_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln_reg_2112[60]_i_36 
       (.I0(current_factor_10_reg[15]),
        .I1(current_factor_10_reg[14]),
        .O(\trunc_ln_reg_2112[60]_i_36_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln_reg_2112[60]_i_37 
       (.I0(current_factor_10_reg[13]),
        .I1(current_factor_10_reg[12]),
        .O(\trunc_ln_reg_2112[60]_i_37_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln_reg_2112[60]_i_38 
       (.I0(current_factor_10_reg[11]),
        .I1(current_factor_10_reg[10]),
        .O(\trunc_ln_reg_2112[60]_i_38_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln_reg_2112[60]_i_39 
       (.I0(current_factor_10_reg[9]),
        .I1(current_factor_10_reg[8]),
        .O(\trunc_ln_reg_2112[60]_i_39_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln_reg_2112[60]_i_40 
       (.I0(current_rate_10_reg[19]),
        .I1(current_rate_10_reg[18]),
        .O(\trunc_ln_reg_2112[60]_i_40_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln_reg_2112[60]_i_41 
       (.I0(current_rate_10_reg[17]),
        .O(\trunc_ln_reg_2112[60]_i_41_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln_reg_2112[60]_i_42 
       (.I0(current_rate_10_reg[15]),
        .I1(current_rate_10_reg[14]),
        .O(\trunc_ln_reg_2112[60]_i_42_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln_reg_2112[60]_i_43 
       (.I0(current_rate_10_reg[21]),
        .I1(current_rate_10_reg[20]),
        .O(\trunc_ln_reg_2112[60]_i_43_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln_reg_2112[60]_i_44 
       (.I0(current_rate_10_reg[18]),
        .I1(current_rate_10_reg[19]),
        .O(\trunc_ln_reg_2112[60]_i_44_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln_reg_2112[60]_i_45 
       (.I0(current_rate_10_reg[17]),
        .I1(current_rate_10_reg[16]),
        .O(\trunc_ln_reg_2112[60]_i_45_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln_reg_2112[60]_i_46 
       (.I0(current_rate_10_reg[14]),
        .I1(current_rate_10_reg[15]),
        .O(\trunc_ln_reg_2112[60]_i_46_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln_reg_2112[60]_i_47 
       (.I0(current_factor_10_reg[1]),
        .I1(current_factor_10_reg[0]),
        .O(\trunc_ln_reg_2112[60]_i_47_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln_reg_2112[60]_i_48 
       (.I0(current_factor_10_reg[7]),
        .I1(current_factor_10_reg[6]),
        .O(\trunc_ln_reg_2112[60]_i_48_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln_reg_2112[60]_i_49 
       (.I0(current_factor_10_reg[5]),
        .I1(current_factor_10_reg[4]),
        .O(\trunc_ln_reg_2112[60]_i_49_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln_reg_2112[60]_i_50 
       (.I0(current_factor_10_reg[3]),
        .I1(current_factor_10_reg[2]),
        .O(\trunc_ln_reg_2112[60]_i_50_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln_reg_2112[60]_i_51 
       (.I0(current_factor_10_reg[0]),
        .I1(current_factor_10_reg[1]),
        .O(\trunc_ln_reg_2112[60]_i_51_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \trunc_ln_reg_2112[60]_i_6 
       (.I0(\trunc_ln_reg_2112[60]_i_16_n_0 ),
        .I1(\trunc_ln_reg_2112[60]_i_17_n_0 ),
        .I2(\trunc_ln_reg_2112[60]_i_18_n_0 ),
        .I3(\trunc_ln_reg_2112[60]_i_19_n_0 ),
        .I4(\trunc_ln_reg_2112[60]_i_20_n_0 ),
        .O(icmp_ln59_fu_744_p2));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln_reg_2112[60]_i_7 
       (.I0(raw_data_im_o_mem_read_reg_2099[62]),
        .I1(raw_data_im_o_mem_read_reg_2099[63]),
        .O(\trunc_ln_reg_2112[60]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln_reg_2112[60]_i_8 
       (.I0(raw_data_im_o_mem_read_reg_2099[61]),
        .I1(raw_data_im_o_mem_read_reg_2099[62]),
        .O(\trunc_ln_reg_2112[60]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_2112[6]_i_2 
       (.I0(current_rate_10_reg[6]),
        .I1(raw_data_im_o_mem_read_reg_2099[9]),
        .O(\trunc_ln_reg_2112[6]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_2112[6]_i_3 
       (.I0(current_rate_10_reg[5]),
        .I1(raw_data_im_o_mem_read_reg_2099[8]),
        .O(\trunc_ln_reg_2112[6]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_2112[6]_i_4 
       (.I0(current_rate_10_reg[4]),
        .I1(raw_data_im_o_mem_read_reg_2099[7]),
        .O(\trunc_ln_reg_2112[6]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_2112[6]_i_5 
       (.I0(current_rate_10_reg[3]),
        .I1(raw_data_im_o_mem_read_reg_2099[6]),
        .O(\trunc_ln_reg_2112[6]_i_5_n_0 ));
  FDRE \trunc_ln_reg_2112_reg[0] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_21120),
        .D(add_ln61_fu_762_p2[3]),
        .Q(trunc_ln_reg_2112[0]),
        .R(1'b0));
  FDRE \trunc_ln_reg_2112_reg[10] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_21120),
        .D(add_ln61_fu_762_p2[13]),
        .Q(trunc_ln_reg_2112[10]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln_reg_2112_reg[10]_i_1 
       (.CI(\trunc_ln_reg_2112_reg[6]_i_1_n_0 ),
        .CO({\trunc_ln_reg_2112_reg[10]_i_1_n_0 ,\trunc_ln_reg_2112_reg[10]_i_1_n_1 ,\trunc_ln_reg_2112_reg[10]_i_1_n_2 ,\trunc_ln_reg_2112_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_10_reg[10:7]),
        .O(add_ln61_fu_762_p2[13:10]),
        .S({\trunc_ln_reg_2112[10]_i_2_n_0 ,\trunc_ln_reg_2112[10]_i_3_n_0 ,\trunc_ln_reg_2112[10]_i_4_n_0 ,\trunc_ln_reg_2112[10]_i_5_n_0 }));
  FDRE \trunc_ln_reg_2112_reg[11] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_21120),
        .D(add_ln61_fu_762_p2[14]),
        .Q(trunc_ln_reg_2112[11]),
        .R(1'b0));
  FDRE \trunc_ln_reg_2112_reg[12] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_21120),
        .D(add_ln61_fu_762_p2[15]),
        .Q(trunc_ln_reg_2112[12]),
        .R(1'b0));
  FDRE \trunc_ln_reg_2112_reg[13] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_21120),
        .D(add_ln61_fu_762_p2[16]),
        .Q(trunc_ln_reg_2112[13]),
        .R(1'b0));
  FDRE \trunc_ln_reg_2112_reg[14] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_21120),
        .D(add_ln61_fu_762_p2[17]),
        .Q(trunc_ln_reg_2112[14]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln_reg_2112_reg[14]_i_1 
       (.CI(\trunc_ln_reg_2112_reg[10]_i_1_n_0 ),
        .CO({\trunc_ln_reg_2112_reg[14]_i_1_n_0 ,\trunc_ln_reg_2112_reg[14]_i_1_n_1 ,\trunc_ln_reg_2112_reg[14]_i_1_n_2 ,\trunc_ln_reg_2112_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_10_reg[14:11]),
        .O(add_ln61_fu_762_p2[17:14]),
        .S({\trunc_ln_reg_2112[14]_i_2_n_0 ,\trunc_ln_reg_2112[14]_i_3_n_0 ,\trunc_ln_reg_2112[14]_i_4_n_0 ,\trunc_ln_reg_2112[14]_i_5_n_0 }));
  FDRE \trunc_ln_reg_2112_reg[15] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_21120),
        .D(add_ln61_fu_762_p2[18]),
        .Q(trunc_ln_reg_2112[15]),
        .R(1'b0));
  FDRE \trunc_ln_reg_2112_reg[16] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_21120),
        .D(add_ln61_fu_762_p2[19]),
        .Q(trunc_ln_reg_2112[16]),
        .R(1'b0));
  FDRE \trunc_ln_reg_2112_reg[17] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_21120),
        .D(add_ln61_fu_762_p2[20]),
        .Q(trunc_ln_reg_2112[17]),
        .R(1'b0));
  FDRE \trunc_ln_reg_2112_reg[18] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_21120),
        .D(add_ln61_fu_762_p2[21]),
        .Q(trunc_ln_reg_2112[18]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln_reg_2112_reg[18]_i_1 
       (.CI(\trunc_ln_reg_2112_reg[14]_i_1_n_0 ),
        .CO({\trunc_ln_reg_2112_reg[18]_i_1_n_0 ,\trunc_ln_reg_2112_reg[18]_i_1_n_1 ,\trunc_ln_reg_2112_reg[18]_i_1_n_2 ,\trunc_ln_reg_2112_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_10_reg[18:15]),
        .O(add_ln61_fu_762_p2[21:18]),
        .S({\trunc_ln_reg_2112[18]_i_2_n_0 ,\trunc_ln_reg_2112[18]_i_3_n_0 ,\trunc_ln_reg_2112[18]_i_4_n_0 ,\trunc_ln_reg_2112[18]_i_5_n_0 }));
  FDRE \trunc_ln_reg_2112_reg[19] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_21120),
        .D(add_ln61_fu_762_p2[22]),
        .Q(trunc_ln_reg_2112[19]),
        .R(1'b0));
  FDRE \trunc_ln_reg_2112_reg[1] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_21120),
        .D(add_ln61_fu_762_p2[4]),
        .Q(trunc_ln_reg_2112[1]),
        .R(1'b0));
  FDRE \trunc_ln_reg_2112_reg[20] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_21120),
        .D(add_ln61_fu_762_p2[23]),
        .Q(trunc_ln_reg_2112[20]),
        .R(1'b0));
  FDRE \trunc_ln_reg_2112_reg[21] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_21120),
        .D(add_ln61_fu_762_p2[24]),
        .Q(trunc_ln_reg_2112[21]),
        .R(1'b0));
  FDRE \trunc_ln_reg_2112_reg[22] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_21120),
        .D(add_ln61_fu_762_p2[25]),
        .Q(trunc_ln_reg_2112[22]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln_reg_2112_reg[22]_i_1 
       (.CI(\trunc_ln_reg_2112_reg[18]_i_1_n_0 ),
        .CO({\trunc_ln_reg_2112_reg[22]_i_1_n_0 ,\trunc_ln_reg_2112_reg[22]_i_1_n_1 ,\trunc_ln_reg_2112_reg[22]_i_1_n_2 ,\trunc_ln_reg_2112_reg[22]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_10_reg[22:19]),
        .O(add_ln61_fu_762_p2[25:22]),
        .S({\trunc_ln_reg_2112[22]_i_2_n_0 ,\trunc_ln_reg_2112[22]_i_3_n_0 ,\trunc_ln_reg_2112[22]_i_4_n_0 ,\trunc_ln_reg_2112[22]_i_5_n_0 }));
  FDRE \trunc_ln_reg_2112_reg[23] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_21120),
        .D(add_ln61_fu_762_p2[26]),
        .Q(trunc_ln_reg_2112[23]),
        .R(1'b0));
  FDRE \trunc_ln_reg_2112_reg[24] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_21120),
        .D(add_ln61_fu_762_p2[27]),
        .Q(trunc_ln_reg_2112[24]),
        .R(1'b0));
  FDRE \trunc_ln_reg_2112_reg[25] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_21120),
        .D(add_ln61_fu_762_p2[28]),
        .Q(trunc_ln_reg_2112[25]),
        .R(1'b0));
  FDRE \trunc_ln_reg_2112_reg[26] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_21120),
        .D(add_ln61_fu_762_p2[29]),
        .Q(trunc_ln_reg_2112[26]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln_reg_2112_reg[26]_i_1 
       (.CI(\trunc_ln_reg_2112_reg[22]_i_1_n_0 ),
        .CO({\trunc_ln_reg_2112_reg[26]_i_1_n_0 ,\trunc_ln_reg_2112_reg[26]_i_1_n_1 ,\trunc_ln_reg_2112_reg[26]_i_1_n_2 ,\trunc_ln_reg_2112_reg[26]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_10_reg[26:23]),
        .O(add_ln61_fu_762_p2[29:26]),
        .S({\trunc_ln_reg_2112[26]_i_2_n_0 ,\trunc_ln_reg_2112[26]_i_3_n_0 ,\trunc_ln_reg_2112[26]_i_4_n_0 ,\trunc_ln_reg_2112[26]_i_5_n_0 }));
  FDRE \trunc_ln_reg_2112_reg[27] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_21120),
        .D(add_ln61_fu_762_p2[30]),
        .Q(trunc_ln_reg_2112[27]),
        .R(1'b0));
  FDRE \trunc_ln_reg_2112_reg[28] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_21120),
        .D(add_ln61_fu_762_p2[31]),
        .Q(trunc_ln_reg_2112[28]),
        .R(1'b0));
  FDRE \trunc_ln_reg_2112_reg[29] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_21120),
        .D(add_ln61_fu_762_p2[32]),
        .Q(trunc_ln_reg_2112[29]),
        .R(1'b0));
  FDRE \trunc_ln_reg_2112_reg[2] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_21120),
        .D(add_ln61_fu_762_p2[5]),
        .Q(trunc_ln_reg_2112[2]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln_reg_2112_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\trunc_ln_reg_2112_reg[2]_i_1_n_0 ,\trunc_ln_reg_2112_reg[2]_i_1_n_1 ,\trunc_ln_reg_2112_reg[2]_i_1_n_2 ,\trunc_ln_reg_2112_reg[2]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({current_rate_10_reg[2:0],1'b0}),
        .O({add_ln61_fu_762_p2[5:3],\NLW_trunc_ln_reg_2112_reg[2]_i_1_O_UNCONNECTED [0]}),
        .S({\trunc_ln_reg_2112[2]_i_2_n_0 ,\trunc_ln_reg_2112[2]_i_3_n_0 ,\trunc_ln_reg_2112[2]_i_4_n_0 ,raw_data_im_o_mem_read_reg_2099[2]}));
  FDRE \trunc_ln_reg_2112_reg[30] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_21120),
        .D(add_ln61_fu_762_p2[33]),
        .Q(trunc_ln_reg_2112[30]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln_reg_2112_reg[30]_i_1 
       (.CI(\trunc_ln_reg_2112_reg[26]_i_1_n_0 ),
        .CO({\trunc_ln_reg_2112_reg[30]_i_1_n_0 ,\trunc_ln_reg_2112_reg[30]_i_1_n_1 ,\trunc_ln_reg_2112_reg[30]_i_1_n_2 ,\trunc_ln_reg_2112_reg[30]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_10_reg[30:27]),
        .O(add_ln61_fu_762_p2[33:30]),
        .S({\trunc_ln_reg_2112[30]_i_2_n_0 ,\trunc_ln_reg_2112[30]_i_3_n_0 ,\trunc_ln_reg_2112[30]_i_4_n_0 ,\trunc_ln_reg_2112[30]_i_5_n_0 }));
  FDRE \trunc_ln_reg_2112_reg[31] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_21120),
        .D(add_ln61_fu_762_p2[34]),
        .Q(trunc_ln_reg_2112[31]),
        .R(1'b0));
  FDRE \trunc_ln_reg_2112_reg[32] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_21120),
        .D(add_ln61_fu_762_p2[35]),
        .Q(trunc_ln_reg_2112[32]),
        .R(1'b0));
  FDRE \trunc_ln_reg_2112_reg[33] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_21120),
        .D(add_ln61_fu_762_p2[36]),
        .Q(trunc_ln_reg_2112[33]),
        .R(1'b0));
  FDRE \trunc_ln_reg_2112_reg[34] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_21120),
        .D(add_ln61_fu_762_p2[37]),
        .Q(trunc_ln_reg_2112[34]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln_reg_2112_reg[34]_i_1 
       (.CI(\trunc_ln_reg_2112_reg[30]_i_1_n_0 ),
        .CO({\trunc_ln_reg_2112_reg[34]_i_1_n_0 ,\trunc_ln_reg_2112_reg[34]_i_1_n_1 ,\trunc_ln_reg_2112_reg[34]_i_1_n_2 ,\trunc_ln_reg_2112_reg[34]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({raw_data_im_o_mem_read_reg_2099[36:34],\trunc_ln_reg_2112[34]_i_2_n_0 }),
        .O(add_ln61_fu_762_p2[37:34]),
        .S({\trunc_ln_reg_2112[34]_i_3_n_0 ,\trunc_ln_reg_2112[34]_i_4_n_0 ,\trunc_ln_reg_2112[34]_i_5_n_0 ,\trunc_ln_reg_2112[34]_i_6_n_0 }));
  FDRE \trunc_ln_reg_2112_reg[35] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_21120),
        .D(add_ln61_fu_762_p2[38]),
        .Q(trunc_ln_reg_2112[35]),
        .R(1'b0));
  FDRE \trunc_ln_reg_2112_reg[36] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_21120),
        .D(add_ln61_fu_762_p2[39]),
        .Q(trunc_ln_reg_2112[36]),
        .R(1'b0));
  FDRE \trunc_ln_reg_2112_reg[37] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_21120),
        .D(add_ln61_fu_762_p2[40]),
        .Q(trunc_ln_reg_2112[37]),
        .R(1'b0));
  FDRE \trunc_ln_reg_2112_reg[38] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_21120),
        .D(add_ln61_fu_762_p2[41]),
        .Q(trunc_ln_reg_2112[38]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln_reg_2112_reg[38]_i_1 
       (.CI(\trunc_ln_reg_2112_reg[34]_i_1_n_0 ),
        .CO({\trunc_ln_reg_2112_reg[38]_i_1_n_0 ,\trunc_ln_reg_2112_reg[38]_i_1_n_1 ,\trunc_ln_reg_2112_reg[38]_i_1_n_2 ,\trunc_ln_reg_2112_reg[38]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(raw_data_im_o_mem_read_reg_2099[40:37]),
        .O(add_ln61_fu_762_p2[41:38]),
        .S({\trunc_ln_reg_2112[38]_i_2_n_0 ,\trunc_ln_reg_2112[38]_i_3_n_0 ,\trunc_ln_reg_2112[38]_i_4_n_0 ,\trunc_ln_reg_2112[38]_i_5_n_0 }));
  FDRE \trunc_ln_reg_2112_reg[39] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_21120),
        .D(add_ln61_fu_762_p2[42]),
        .Q(trunc_ln_reg_2112[39]),
        .R(1'b0));
  FDRE \trunc_ln_reg_2112_reg[3] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_21120),
        .D(add_ln61_fu_762_p2[6]),
        .Q(trunc_ln_reg_2112[3]),
        .R(1'b0));
  FDRE \trunc_ln_reg_2112_reg[40] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_21120),
        .D(add_ln61_fu_762_p2[43]),
        .Q(trunc_ln_reg_2112[40]),
        .R(1'b0));
  FDRE \trunc_ln_reg_2112_reg[41] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_21120),
        .D(add_ln61_fu_762_p2[44]),
        .Q(trunc_ln_reg_2112[41]),
        .R(1'b0));
  FDRE \trunc_ln_reg_2112_reg[42] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_21120),
        .D(add_ln61_fu_762_p2[45]),
        .Q(trunc_ln_reg_2112[42]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln_reg_2112_reg[42]_i_1 
       (.CI(\trunc_ln_reg_2112_reg[38]_i_1_n_0 ),
        .CO({\trunc_ln_reg_2112_reg[42]_i_1_n_0 ,\trunc_ln_reg_2112_reg[42]_i_1_n_1 ,\trunc_ln_reg_2112_reg[42]_i_1_n_2 ,\trunc_ln_reg_2112_reg[42]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(raw_data_im_o_mem_read_reg_2099[44:41]),
        .O(add_ln61_fu_762_p2[45:42]),
        .S({\trunc_ln_reg_2112[42]_i_2_n_0 ,\trunc_ln_reg_2112[42]_i_3_n_0 ,\trunc_ln_reg_2112[42]_i_4_n_0 ,\trunc_ln_reg_2112[42]_i_5_n_0 }));
  FDRE \trunc_ln_reg_2112_reg[43] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_21120),
        .D(add_ln61_fu_762_p2[46]),
        .Q(trunc_ln_reg_2112[43]),
        .R(1'b0));
  FDRE \trunc_ln_reg_2112_reg[44] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_21120),
        .D(add_ln61_fu_762_p2[47]),
        .Q(trunc_ln_reg_2112[44]),
        .R(1'b0));
  FDRE \trunc_ln_reg_2112_reg[45] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_21120),
        .D(add_ln61_fu_762_p2[48]),
        .Q(trunc_ln_reg_2112[45]),
        .R(1'b0));
  FDRE \trunc_ln_reg_2112_reg[46] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_21120),
        .D(add_ln61_fu_762_p2[49]),
        .Q(trunc_ln_reg_2112[46]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln_reg_2112_reg[46]_i_1 
       (.CI(\trunc_ln_reg_2112_reg[42]_i_1_n_0 ),
        .CO({\trunc_ln_reg_2112_reg[46]_i_1_n_0 ,\trunc_ln_reg_2112_reg[46]_i_1_n_1 ,\trunc_ln_reg_2112_reg[46]_i_1_n_2 ,\trunc_ln_reg_2112_reg[46]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(raw_data_im_o_mem_read_reg_2099[48:45]),
        .O(add_ln61_fu_762_p2[49:46]),
        .S({\trunc_ln_reg_2112[46]_i_2_n_0 ,\trunc_ln_reg_2112[46]_i_3_n_0 ,\trunc_ln_reg_2112[46]_i_4_n_0 ,\trunc_ln_reg_2112[46]_i_5_n_0 }));
  FDRE \trunc_ln_reg_2112_reg[47] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_21120),
        .D(add_ln61_fu_762_p2[50]),
        .Q(trunc_ln_reg_2112[47]),
        .R(1'b0));
  FDRE \trunc_ln_reg_2112_reg[48] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_21120),
        .D(add_ln61_fu_762_p2[51]),
        .Q(trunc_ln_reg_2112[48]),
        .R(1'b0));
  FDRE \trunc_ln_reg_2112_reg[49] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_21120),
        .D(add_ln61_fu_762_p2[52]),
        .Q(trunc_ln_reg_2112[49]),
        .R(1'b0));
  FDRE \trunc_ln_reg_2112_reg[4] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_21120),
        .D(add_ln61_fu_762_p2[7]),
        .Q(trunc_ln_reg_2112[4]),
        .R(1'b0));
  FDRE \trunc_ln_reg_2112_reg[50] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_21120),
        .D(add_ln61_fu_762_p2[53]),
        .Q(trunc_ln_reg_2112[50]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln_reg_2112_reg[50]_i_1 
       (.CI(\trunc_ln_reg_2112_reg[46]_i_1_n_0 ),
        .CO({\trunc_ln_reg_2112_reg[50]_i_1_n_0 ,\trunc_ln_reg_2112_reg[50]_i_1_n_1 ,\trunc_ln_reg_2112_reg[50]_i_1_n_2 ,\trunc_ln_reg_2112_reg[50]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(raw_data_im_o_mem_read_reg_2099[52:49]),
        .O(add_ln61_fu_762_p2[53:50]),
        .S({\trunc_ln_reg_2112[50]_i_2_n_0 ,\trunc_ln_reg_2112[50]_i_3_n_0 ,\trunc_ln_reg_2112[50]_i_4_n_0 ,\trunc_ln_reg_2112[50]_i_5_n_0 }));
  FDRE \trunc_ln_reg_2112_reg[51] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_21120),
        .D(add_ln61_fu_762_p2[54]),
        .Q(trunc_ln_reg_2112[51]),
        .R(1'b0));
  FDRE \trunc_ln_reg_2112_reg[52] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_21120),
        .D(add_ln61_fu_762_p2[55]),
        .Q(trunc_ln_reg_2112[52]),
        .R(1'b0));
  FDRE \trunc_ln_reg_2112_reg[53] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_21120),
        .D(add_ln61_fu_762_p2[56]),
        .Q(trunc_ln_reg_2112[53]),
        .R(1'b0));
  FDRE \trunc_ln_reg_2112_reg[54] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_21120),
        .D(add_ln61_fu_762_p2[57]),
        .Q(trunc_ln_reg_2112[54]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln_reg_2112_reg[54]_i_1 
       (.CI(\trunc_ln_reg_2112_reg[50]_i_1_n_0 ),
        .CO({\trunc_ln_reg_2112_reg[54]_i_1_n_0 ,\trunc_ln_reg_2112_reg[54]_i_1_n_1 ,\trunc_ln_reg_2112_reg[54]_i_1_n_2 ,\trunc_ln_reg_2112_reg[54]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(raw_data_im_o_mem_read_reg_2099[56:53]),
        .O(add_ln61_fu_762_p2[57:54]),
        .S({\trunc_ln_reg_2112[54]_i_2_n_0 ,\trunc_ln_reg_2112[54]_i_3_n_0 ,\trunc_ln_reg_2112[54]_i_4_n_0 ,\trunc_ln_reg_2112[54]_i_5_n_0 }));
  FDRE \trunc_ln_reg_2112_reg[55] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_21120),
        .D(add_ln61_fu_762_p2[58]),
        .Q(trunc_ln_reg_2112[55]),
        .R(1'b0));
  FDRE \trunc_ln_reg_2112_reg[56] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_21120),
        .D(add_ln61_fu_762_p2[59]),
        .Q(trunc_ln_reg_2112[56]),
        .R(1'b0));
  FDRE \trunc_ln_reg_2112_reg[57] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_21120),
        .D(add_ln61_fu_762_p2[60]),
        .Q(trunc_ln_reg_2112[57]),
        .R(1'b0));
  FDRE \trunc_ln_reg_2112_reg[58] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_21120),
        .D(add_ln61_fu_762_p2[61]),
        .Q(trunc_ln_reg_2112[58]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln_reg_2112_reg[58]_i_1 
       (.CI(\trunc_ln_reg_2112_reg[54]_i_1_n_0 ),
        .CO({\trunc_ln_reg_2112_reg[58]_i_1_n_0 ,\trunc_ln_reg_2112_reg[58]_i_1_n_1 ,\trunc_ln_reg_2112_reg[58]_i_1_n_2 ,\trunc_ln_reg_2112_reg[58]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(raw_data_im_o_mem_read_reg_2099[60:57]),
        .O(add_ln61_fu_762_p2[61:58]),
        .S({\trunc_ln_reg_2112[58]_i_2_n_0 ,\trunc_ln_reg_2112[58]_i_3_n_0 ,\trunc_ln_reg_2112[58]_i_4_n_0 ,\trunc_ln_reg_2112[58]_i_5_n_0 }));
  FDRE \trunc_ln_reg_2112_reg[59] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_21120),
        .D(add_ln61_fu_762_p2[62]),
        .Q(trunc_ln_reg_2112[59]),
        .R(1'b0));
  FDRE \trunc_ln_reg_2112_reg[5] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_21120),
        .D(add_ln61_fu_762_p2[8]),
        .Q(trunc_ln_reg_2112[5]),
        .R(1'b0));
  FDRE \trunc_ln_reg_2112_reg[60] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_21120),
        .D(add_ln61_fu_762_p2[63]),
        .Q(trunc_ln_reg_2112[60]),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \trunc_ln_reg_2112_reg[60]_i_14 
       (.CI(\trunc_ln_reg_2112_reg[60]_i_26_n_0 ),
        .CO({\trunc_ln_reg_2112_reg[60]_i_14_n_0 ,\trunc_ln_reg_2112_reg[60]_i_14_n_1 ,\trunc_ln_reg_2112_reg[60]_i_14_n_2 ,\trunc_ln_reg_2112_reg[60]_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_trunc_ln_reg_2112_reg[60]_i_14_O_UNCONNECTED [3:0]),
        .S({\trunc_ln_reg_2112[60]_i_27_n_0 ,\trunc_ln_reg_2112[60]_i_28_n_0 ,\trunc_ln_reg_2112[60]_i_29_n_0 ,\trunc_ln_reg_2112[60]_i_30_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln_reg_2112_reg[60]_i_2 
       (.CI(\trunc_ln_reg_2112_reg[58]_i_1_n_0 ),
        .CO({\NLW_trunc_ln_reg_2112_reg[60]_i_2_CO_UNCONNECTED [3:1],\trunc_ln_reg_2112_reg[60]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,raw_data_im_o_mem_read_reg_2099[61]}),
        .O({\NLW_trunc_ln_reg_2112_reg[60]_i_2_O_UNCONNECTED [3:2],add_ln61_fu_762_p2[63:62]}),
        .S({1'b0,1'b0,\trunc_ln_reg_2112[60]_i_7_n_0 ,\trunc_ln_reg_2112[60]_i_8_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \trunc_ln_reg_2112_reg[60]_i_21 
       (.CI(\trunc_ln_reg_2112_reg[60]_i_35_n_0 ),
        .CO({\trunc_ln_reg_2112_reg[60]_i_21_n_0 ,\trunc_ln_reg_2112_reg[60]_i_21_n_1 ,\trunc_ln_reg_2112_reg[60]_i_21_n_2 ,\trunc_ln_reg_2112_reg[60]_i_21_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_trunc_ln_reg_2112_reg[60]_i_21_O_UNCONNECTED [3:0]),
        .S({\trunc_ln_reg_2112[60]_i_36_n_0 ,\trunc_ln_reg_2112[60]_i_37_n_0 ,\trunc_ln_reg_2112[60]_i_38_n_0 ,\trunc_ln_reg_2112[60]_i_39_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \trunc_ln_reg_2112_reg[60]_i_26 
       (.CI(1'b0),
        .CO({\trunc_ln_reg_2112_reg[60]_i_26_n_0 ,\trunc_ln_reg_2112_reg[60]_i_26_n_1 ,\trunc_ln_reg_2112_reg[60]_i_26_n_2 ,\trunc_ln_reg_2112_reg[60]_i_26_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\trunc_ln_reg_2112[60]_i_40_n_0 ,\trunc_ln_reg_2112[60]_i_41_n_0 ,\trunc_ln_reg_2112[60]_i_42_n_0 }),
        .O(\NLW_trunc_ln_reg_2112_reg[60]_i_26_O_UNCONNECTED [3:0]),
        .S({\trunc_ln_reg_2112[60]_i_43_n_0 ,\trunc_ln_reg_2112[60]_i_44_n_0 ,\trunc_ln_reg_2112[60]_i_45_n_0 ,\trunc_ln_reg_2112[60]_i_46_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \trunc_ln_reg_2112_reg[60]_i_3 
       (.CI(\trunc_ln_reg_2112_reg[60]_i_9_n_0 ),
        .CO({icmp_ln58_1_fu_732_p2,\trunc_ln_reg_2112_reg[60]_i_3_n_1 ,\trunc_ln_reg_2112_reg[60]_i_3_n_2 ,\trunc_ln_reg_2112_reg[60]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({current_factor_10_reg[31],1'b0,1'b0,1'b0}),
        .O(\NLW_trunc_ln_reg_2112_reg[60]_i_3_O_UNCONNECTED [3:0]),
        .S({\trunc_ln_reg_2112[60]_i_10_n_0 ,\trunc_ln_reg_2112[60]_i_11_n_0 ,\trunc_ln_reg_2112[60]_i_12_n_0 ,\trunc_ln_reg_2112[60]_i_13_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \trunc_ln_reg_2112_reg[60]_i_35 
       (.CI(1'b0),
        .CO({\trunc_ln_reg_2112_reg[60]_i_35_n_0 ,\trunc_ln_reg_2112_reg[60]_i_35_n_1 ,\trunc_ln_reg_2112_reg[60]_i_35_n_2 ,\trunc_ln_reg_2112_reg[60]_i_35_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\trunc_ln_reg_2112[60]_i_47_n_0 }),
        .O(\NLW_trunc_ln_reg_2112_reg[60]_i_35_O_UNCONNECTED [3:0]),
        .S({\trunc_ln_reg_2112[60]_i_48_n_0 ,\trunc_ln_reg_2112[60]_i_49_n_0 ,\trunc_ln_reg_2112[60]_i_50_n_0 ,\trunc_ln_reg_2112[60]_i_51_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \trunc_ln_reg_2112_reg[60]_i_4 
       (.CI(\trunc_ln_reg_2112_reg[60]_i_14_n_0 ),
        .CO({\NLW_trunc_ln_reg_2112_reg[60]_i_4_CO_UNCONNECTED [3:1],icmp_ln58_fu_722_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,current_rate_10_reg[31]}),
        .O(\NLW_trunc_ln_reg_2112_reg[60]_i_4_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\trunc_ln_reg_2112[60]_i_15_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \trunc_ln_reg_2112_reg[60]_i_9 
       (.CI(\trunc_ln_reg_2112_reg[60]_i_21_n_0 ),
        .CO({\trunc_ln_reg_2112_reg[60]_i_9_n_0 ,\trunc_ln_reg_2112_reg[60]_i_9_n_1 ,\trunc_ln_reg_2112_reg[60]_i_9_n_2 ,\trunc_ln_reg_2112_reg[60]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_trunc_ln_reg_2112_reg[60]_i_9_O_UNCONNECTED [3:0]),
        .S({\trunc_ln_reg_2112[60]_i_22_n_0 ,\trunc_ln_reg_2112[60]_i_23_n_0 ,\trunc_ln_reg_2112[60]_i_24_n_0 ,\trunc_ln_reg_2112[60]_i_25_n_0 }));
  FDRE \trunc_ln_reg_2112_reg[6] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_21120),
        .D(add_ln61_fu_762_p2[9]),
        .Q(trunc_ln_reg_2112[6]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln_reg_2112_reg[6]_i_1 
       (.CI(\trunc_ln_reg_2112_reg[2]_i_1_n_0 ),
        .CO({\trunc_ln_reg_2112_reg[6]_i_1_n_0 ,\trunc_ln_reg_2112_reg[6]_i_1_n_1 ,\trunc_ln_reg_2112_reg[6]_i_1_n_2 ,\trunc_ln_reg_2112_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(current_rate_10_reg[6:3]),
        .O(add_ln61_fu_762_p2[9:6]),
        .S({\trunc_ln_reg_2112[6]_i_2_n_0 ,\trunc_ln_reg_2112[6]_i_3_n_0 ,\trunc_ln_reg_2112[6]_i_4_n_0 ,\trunc_ln_reg_2112[6]_i_5_n_0 }));
  FDRE \trunc_ln_reg_2112_reg[7] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_21120),
        .D(add_ln61_fu_762_p2[10]),
        .Q(trunc_ln_reg_2112[7]),
        .R(1'b0));
  FDRE \trunc_ln_reg_2112_reg[8] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_21120),
        .D(add_ln61_fu_762_p2[11]),
        .Q(trunc_ln_reg_2112[8]),
        .R(1'b0));
  FDRE \trunc_ln_reg_2112_reg[9] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_21120),
        .D(add_ln61_fu_762_p2[12]),
        .Q(trunc_ln_reg_2112[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "mem_write_top_rfi_C_control_s_axi" *) 
module design_1_mem_write_top_rfi_C_0_0_mem_write_top_rfi_C_control_s_axi
   (ap_enable_reg_pp0_iter1_reg,
    ap_start,
    ap_enable_reg_pp0_iter0_reg,
    D,
    SR,
    \FSM_onehot_wstate_reg[2]_0 ,
    s_axi_control_BVALID,
    \FSM_onehot_wstate_reg[1]_0 ,
    s_axi_control_RVALID,
    \FSM_onehot_rstate_reg[1]_0 ,
    raw_data_im_o_mem,
    raw_data_real_o_mem,
    mad_R_o_mem,
    raw_data_real_1_o_mem,
    std_R_o_mem,
    raw_data_im_1_o_mem,
    mad_I_o_mem,
    std_I_o_mem,
    filtered_im_0_o_mem,
    filtered_real_0_o_mem,
    filtered_im_1_o_mem,
    filtered_real_1_o_mem,
    s_axi_control_RDATA,
    interrupt,
    ap_enable_reg_pp0_iter1_reg_0,
    ap_enable_reg_pp0_iter0,
    ap_rst_n,
    Q,
    ap_enable_reg_pp0_iter10,
    ap_enable_reg_pp0_iter0_reg_0,
    ap_enable_reg_pp0_iter0_reg_1,
    s_axi_control_WVALID,
    s_axi_control_ARADDR,
    ap_clk,
    s_axi_control_AWADDR,
    s_axi_control_WDATA,
    s_axi_control_ARVALID,
    s_axi_control_RREADY,
    s_axi_control_AWVALID,
    s_axi_control_WSTRB,
    s_axi_control_BREADY);
  output ap_enable_reg_pp0_iter1_reg;
  output ap_start;
  output ap_enable_reg_pp0_iter0_reg;
  output [0:0]D;
  output [0:0]SR;
  output \FSM_onehot_wstate_reg[2]_0 ;
  output s_axi_control_BVALID;
  output \FSM_onehot_wstate_reg[1]_0 ;
  output s_axi_control_RVALID;
  output \FSM_onehot_rstate_reg[1]_0 ;
  output [61:0]raw_data_im_o_mem;
  output [61:0]raw_data_real_o_mem;
  output [61:0]mad_R_o_mem;
  output [61:0]raw_data_real_1_o_mem;
  output [61:0]std_R_o_mem;
  output [61:0]raw_data_im_1_o_mem;
  output [61:0]mad_I_o_mem;
  output [61:0]std_I_o_mem;
  output [61:0]filtered_im_0_o_mem;
  output [61:0]filtered_real_0_o_mem;
  output [61:0]filtered_im_1_o_mem;
  output [61:0]filtered_real_1_o_mem;
  output [31:0]s_axi_control_RDATA;
  output interrupt;
  input ap_enable_reg_pp0_iter1_reg_0;
  input ap_enable_reg_pp0_iter0;
  input ap_rst_n;
  input [1:0]Q;
  input ap_enable_reg_pp0_iter10;
  input ap_enable_reg_pp0_iter0_reg_0;
  input ap_enable_reg_pp0_iter0_reg_1;
  input s_axi_control_WVALID;
  input [7:0]s_axi_control_ARADDR;
  input ap_clk;
  input [7:0]s_axi_control_AWADDR;
  input [31:0]s_axi_control_WDATA;
  input s_axi_control_ARVALID;
  input s_axi_control_RREADY;
  input s_axi_control_AWVALID;
  input [3:0]s_axi_control_WSTRB;
  input s_axi_control_BREADY;

  wire [0:0]D;
  wire \FSM_onehot_rstate[1]_i_1_n_0 ;
  wire \FSM_onehot_rstate[2]_i_1_n_0 ;
  wire \FSM_onehot_rstate_reg[1]_0 ;
  wire \FSM_onehot_wstate[1]_i_1_n_0 ;
  wire \FSM_onehot_wstate[2]_i_1_n_0 ;
  wire \FSM_onehot_wstate[3]_i_1_n_0 ;
  wire \FSM_onehot_wstate_reg[1]_0 ;
  wire \FSM_onehot_wstate_reg[2]_0 ;
  wire [1:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter0_reg_0;
  wire ap_enable_reg_pp0_iter0_reg_1;
  wire ap_enable_reg_pp0_iter10;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_idle;
  wire ap_rst_n;
  wire ap_start;
  wire ar_hs;
  wire auto_restart_status_i_1_n_0;
  wire auto_restart_status_reg_n_0;
  wire [61:0]filtered_im_0_o_mem;
  wire [61:0]filtered_im_1_o_mem;
  wire [61:0]filtered_real_0_o_mem;
  wire [61:0]filtered_real_1_o_mem;
  wire int_ap_ready__0;
  wire int_ap_ready_i_1_n_0;
  wire int_ap_start1;
  wire int_ap_start_i_1_n_0;
  wire int_auto_restart_i_1_n_0;
  wire \int_filtered_im_0_o_mem[31]_i_1_n_0 ;
  wire \int_filtered_im_0_o_mem[63]_i_1_n_0 ;
  wire [31:0]int_filtered_im_0_o_mem_reg0;
  wire [31:0]int_filtered_im_0_o_mem_reg07_out;
  wire \int_filtered_im_0_o_mem_reg_n_0_[0] ;
  wire \int_filtered_im_0_o_mem_reg_n_0_[1] ;
  wire \int_filtered_im_1_o_mem[31]_i_1_n_0 ;
  wire \int_filtered_im_1_o_mem[31]_i_3_n_0 ;
  wire \int_filtered_im_1_o_mem[63]_i_1_n_0 ;
  wire [31:0]int_filtered_im_1_o_mem_reg0;
  wire [31:0]int_filtered_im_1_o_mem_reg03_out;
  wire \int_filtered_im_1_o_mem_reg_n_0_[0] ;
  wire \int_filtered_im_1_o_mem_reg_n_0_[1] ;
  wire \int_filtered_real_0_o_mem[31]_i_1_n_0 ;
  wire \int_filtered_real_0_o_mem[63]_i_1_n_0 ;
  wire \int_filtered_real_0_o_mem[63]_i_3_n_0 ;
  wire \int_filtered_real_0_o_mem[63]_i_4_n_0 ;
  wire [31:0]int_filtered_real_0_o_mem_reg0;
  wire [31:0]int_filtered_real_0_o_mem_reg05_out;
  wire \int_filtered_real_0_o_mem_reg_n_0_[0] ;
  wire \int_filtered_real_0_o_mem_reg_n_0_[1] ;
  wire \int_filtered_real_1_o_mem[31]_i_1_n_0 ;
  wire \int_filtered_real_1_o_mem[31]_i_3_n_0 ;
  wire \int_filtered_real_1_o_mem[63]_i_1_n_0 ;
  wire [31:0]int_filtered_real_1_o_mem_reg0;
  wire [31:0]int_filtered_real_1_o_mem_reg01_out;
  wire \int_filtered_real_1_o_mem_reg_n_0_[0] ;
  wire \int_filtered_real_1_o_mem_reg_n_0_[1] ;
  wire int_gie_i_1_n_0;
  wire int_gie_i_2_n_0;
  wire int_gie_reg_n_0;
  wire int_ier12_out;
  wire \int_ier[5]_i_2_n_0 ;
  wire \int_ier_reg_n_0_[0] ;
  wire \int_ier_reg_n_0_[2] ;
  wire \int_ier_reg_n_0_[3] ;
  wire \int_ier_reg_n_0_[4] ;
  wire int_isr9_out;
  wire \int_isr[0]_i_1_n_0 ;
  wire \int_isr[1]_i_1_n_0 ;
  wire \int_isr[5]_i_1_n_0 ;
  wire \int_isr_reg_n_0_[0] ;
  wire \int_isr_reg_n_0_[5] ;
  wire \int_mad_I_o_mem[31]_i_1_n_0 ;
  wire \int_mad_I_o_mem[63]_i_1_n_0 ;
  wire [31:0]int_mad_I_o_mem_reg0;
  wire [31:0]int_mad_I_o_mem_reg011_out;
  wire \int_mad_I_o_mem_reg_n_0_[0] ;
  wire \int_mad_I_o_mem_reg_n_0_[1] ;
  wire \int_mad_R_o_mem[31]_i_1_n_0 ;
  wire \int_mad_R_o_mem[63]_i_1_n_0 ;
  wire [31:0]int_mad_R_o_mem_reg0;
  wire [31:0]int_mad_R_o_mem_reg019_out;
  wire \int_mad_R_o_mem_reg_n_0_[0] ;
  wire \int_mad_R_o_mem_reg_n_0_[1] ;
  wire \int_raw_data_im_1_o_mem[31]_i_1_n_0 ;
  wire \int_raw_data_im_1_o_mem[63]_i_1_n_0 ;
  wire [31:0]int_raw_data_im_1_o_mem_reg0;
  wire [31:0]int_raw_data_im_1_o_mem_reg013_out;
  wire \int_raw_data_im_1_o_mem_reg_n_0_[0] ;
  wire \int_raw_data_im_1_o_mem_reg_n_0_[1] ;
  wire \int_raw_data_im_o_mem[31]_i_1_n_0 ;
  wire \int_raw_data_im_o_mem[63]_i_1_n_0 ;
  wire [31:0]int_raw_data_im_o_mem_reg0;
  wire [31:0]int_raw_data_im_o_mem_reg024_out;
  wire \int_raw_data_im_o_mem_reg_n_0_[0] ;
  wire \int_raw_data_im_o_mem_reg_n_0_[1] ;
  wire \int_raw_data_real_1_o_mem[31]_i_1_n_0 ;
  wire \int_raw_data_real_1_o_mem[63]_i_1_n_0 ;
  wire [31:0]int_raw_data_real_1_o_mem_reg0;
  wire [31:0]int_raw_data_real_1_o_mem_reg017_out;
  wire \int_raw_data_real_1_o_mem_reg_n_0_[0] ;
  wire \int_raw_data_real_1_o_mem_reg_n_0_[1] ;
  wire \int_raw_data_real_o_mem[31]_i_1_n_0 ;
  wire \int_raw_data_real_o_mem[63]_i_1_n_0 ;
  wire \int_raw_data_real_o_mem[63]_i_3_n_0 ;
  wire [31:0]int_raw_data_real_o_mem_reg0;
  wire [31:0]int_raw_data_real_o_mem_reg021_out;
  wire \int_raw_data_real_o_mem_reg_n_0_[0] ;
  wire \int_raw_data_real_o_mem_reg_n_0_[1] ;
  wire \int_std_I_o_mem[31]_i_1_n_0 ;
  wire \int_std_I_o_mem[63]_i_1_n_0 ;
  wire [31:0]int_std_I_o_mem_reg0;
  wire [31:0]int_std_I_o_mem_reg09_out;
  wire \int_std_I_o_mem_reg_n_0_[0] ;
  wire \int_std_I_o_mem_reg_n_0_[1] ;
  wire \int_std_R_o_mem[31]_i_1_n_0 ;
  wire \int_std_R_o_mem[63]_i_1_n_0 ;
  wire [31:0]int_std_R_o_mem_reg0;
  wire [31:0]int_std_R_o_mem_reg015_out;
  wire \int_std_R_o_mem_reg_n_0_[0] ;
  wire \int_std_R_o_mem_reg_n_0_[1] ;
  wire int_task_ap_done0;
  wire int_task_ap_done__0;
  wire int_task_ap_done_i_1_n_0;
  wire int_task_ap_done_i_3_n_0;
  wire interrupt;
  wire [61:0]mad_I_o_mem;
  wire [61:0]mad_R_o_mem;
  wire p_0_in;
  wire p_0_in6_in;
  wire p_1_in1_in;
  wire [7:2]p_24_in;
  wire [61:0]raw_data_im_1_o_mem;
  wire [61:0]raw_data_im_o_mem;
  wire [61:0]raw_data_real_1_o_mem;
  wire [61:0]raw_data_real_o_mem;
  wire [31:0]rdata;
  wire \rdata[0]_i_10_n_0 ;
  wire \rdata[0]_i_2_n_0 ;
  wire \rdata[0]_i_3_n_0 ;
  wire \rdata[0]_i_4_n_0 ;
  wire \rdata[0]_i_5_n_0 ;
  wire \rdata[0]_i_6_n_0 ;
  wire \rdata[0]_i_7_n_0 ;
  wire \rdata[0]_i_8_n_0 ;
  wire \rdata[0]_i_9_n_0 ;
  wire \rdata[10]_i_2_n_0 ;
  wire \rdata[10]_i_3_n_0 ;
  wire \rdata[10]_i_4_n_0 ;
  wire \rdata[10]_i_5_n_0 ;
  wire \rdata[10]_i_6_n_0 ;
  wire \rdata[10]_i_7_n_0 ;
  wire \rdata[10]_i_8_n_0 ;
  wire \rdata[10]_i_9_n_0 ;
  wire \rdata[11]_i_2_n_0 ;
  wire \rdata[11]_i_3_n_0 ;
  wire \rdata[11]_i_4_n_0 ;
  wire \rdata[11]_i_5_n_0 ;
  wire \rdata[11]_i_6_n_0 ;
  wire \rdata[11]_i_7_n_0 ;
  wire \rdata[11]_i_8_n_0 ;
  wire \rdata[11]_i_9_n_0 ;
  wire \rdata[12]_i_2_n_0 ;
  wire \rdata[12]_i_3_n_0 ;
  wire \rdata[12]_i_4_n_0 ;
  wire \rdata[12]_i_5_n_0 ;
  wire \rdata[12]_i_6_n_0 ;
  wire \rdata[12]_i_7_n_0 ;
  wire \rdata[12]_i_8_n_0 ;
  wire \rdata[12]_i_9_n_0 ;
  wire \rdata[13]_i_2_n_0 ;
  wire \rdata[13]_i_3_n_0 ;
  wire \rdata[13]_i_4_n_0 ;
  wire \rdata[13]_i_5_n_0 ;
  wire \rdata[13]_i_6_n_0 ;
  wire \rdata[13]_i_7_n_0 ;
  wire \rdata[13]_i_8_n_0 ;
  wire \rdata[13]_i_9_n_0 ;
  wire \rdata[14]_i_2_n_0 ;
  wire \rdata[14]_i_3_n_0 ;
  wire \rdata[14]_i_4_n_0 ;
  wire \rdata[14]_i_5_n_0 ;
  wire \rdata[14]_i_6_n_0 ;
  wire \rdata[14]_i_7_n_0 ;
  wire \rdata[14]_i_8_n_0 ;
  wire \rdata[14]_i_9_n_0 ;
  wire \rdata[15]_i_2_n_0 ;
  wire \rdata[15]_i_3_n_0 ;
  wire \rdata[15]_i_4_n_0 ;
  wire \rdata[15]_i_5_n_0 ;
  wire \rdata[15]_i_6_n_0 ;
  wire \rdata[15]_i_7_n_0 ;
  wire \rdata[15]_i_8_n_0 ;
  wire \rdata[15]_i_9_n_0 ;
  wire \rdata[16]_i_2_n_0 ;
  wire \rdata[16]_i_3_n_0 ;
  wire \rdata[16]_i_4_n_0 ;
  wire \rdata[16]_i_5_n_0 ;
  wire \rdata[16]_i_6_n_0 ;
  wire \rdata[16]_i_7_n_0 ;
  wire \rdata[16]_i_8_n_0 ;
  wire \rdata[16]_i_9_n_0 ;
  wire \rdata[17]_i_2_n_0 ;
  wire \rdata[17]_i_3_n_0 ;
  wire \rdata[17]_i_4_n_0 ;
  wire \rdata[17]_i_5_n_0 ;
  wire \rdata[17]_i_6_n_0 ;
  wire \rdata[17]_i_7_n_0 ;
  wire \rdata[17]_i_8_n_0 ;
  wire \rdata[17]_i_9_n_0 ;
  wire \rdata[18]_i_2_n_0 ;
  wire \rdata[18]_i_3_n_0 ;
  wire \rdata[18]_i_4_n_0 ;
  wire \rdata[18]_i_5_n_0 ;
  wire \rdata[18]_i_6_n_0 ;
  wire \rdata[18]_i_7_n_0 ;
  wire \rdata[18]_i_8_n_0 ;
  wire \rdata[18]_i_9_n_0 ;
  wire \rdata[19]_i_2_n_0 ;
  wire \rdata[19]_i_3_n_0 ;
  wire \rdata[19]_i_4_n_0 ;
  wire \rdata[19]_i_5_n_0 ;
  wire \rdata[19]_i_6_n_0 ;
  wire \rdata[19]_i_7_n_0 ;
  wire \rdata[19]_i_8_n_0 ;
  wire \rdata[19]_i_9_n_0 ;
  wire \rdata[1]_i_10_n_0 ;
  wire \rdata[1]_i_2_n_0 ;
  wire \rdata[1]_i_3_n_0 ;
  wire \rdata[1]_i_4_n_0 ;
  wire \rdata[1]_i_5_n_0 ;
  wire \rdata[1]_i_6_n_0 ;
  wire \rdata[1]_i_7_n_0 ;
  wire \rdata[1]_i_8_n_0 ;
  wire \rdata[1]_i_9_n_0 ;
  wire \rdata[20]_i_2_n_0 ;
  wire \rdata[20]_i_3_n_0 ;
  wire \rdata[20]_i_4_n_0 ;
  wire \rdata[20]_i_5_n_0 ;
  wire \rdata[20]_i_6_n_0 ;
  wire \rdata[20]_i_7_n_0 ;
  wire \rdata[20]_i_8_n_0 ;
  wire \rdata[20]_i_9_n_0 ;
  wire \rdata[21]_i_2_n_0 ;
  wire \rdata[21]_i_3_n_0 ;
  wire \rdata[21]_i_4_n_0 ;
  wire \rdata[21]_i_5_n_0 ;
  wire \rdata[21]_i_6_n_0 ;
  wire \rdata[21]_i_7_n_0 ;
  wire \rdata[21]_i_8_n_0 ;
  wire \rdata[21]_i_9_n_0 ;
  wire \rdata[22]_i_2_n_0 ;
  wire \rdata[22]_i_3_n_0 ;
  wire \rdata[22]_i_4_n_0 ;
  wire \rdata[22]_i_5_n_0 ;
  wire \rdata[22]_i_6_n_0 ;
  wire \rdata[22]_i_7_n_0 ;
  wire \rdata[22]_i_8_n_0 ;
  wire \rdata[22]_i_9_n_0 ;
  wire \rdata[23]_i_2_n_0 ;
  wire \rdata[23]_i_3_n_0 ;
  wire \rdata[23]_i_4_n_0 ;
  wire \rdata[23]_i_5_n_0 ;
  wire \rdata[23]_i_6_n_0 ;
  wire \rdata[23]_i_7_n_0 ;
  wire \rdata[23]_i_8_n_0 ;
  wire \rdata[23]_i_9_n_0 ;
  wire \rdata[24]_i_2_n_0 ;
  wire \rdata[24]_i_3_n_0 ;
  wire \rdata[24]_i_4_n_0 ;
  wire \rdata[24]_i_5_n_0 ;
  wire \rdata[24]_i_6_n_0 ;
  wire \rdata[24]_i_7_n_0 ;
  wire \rdata[24]_i_8_n_0 ;
  wire \rdata[24]_i_9_n_0 ;
  wire \rdata[25]_i_2_n_0 ;
  wire \rdata[25]_i_3_n_0 ;
  wire \rdata[25]_i_4_n_0 ;
  wire \rdata[25]_i_5_n_0 ;
  wire \rdata[25]_i_6_n_0 ;
  wire \rdata[25]_i_7_n_0 ;
  wire \rdata[25]_i_8_n_0 ;
  wire \rdata[25]_i_9_n_0 ;
  wire \rdata[26]_i_2_n_0 ;
  wire \rdata[26]_i_3_n_0 ;
  wire \rdata[26]_i_4_n_0 ;
  wire \rdata[26]_i_5_n_0 ;
  wire \rdata[26]_i_6_n_0 ;
  wire \rdata[26]_i_7_n_0 ;
  wire \rdata[26]_i_8_n_0 ;
  wire \rdata[26]_i_9_n_0 ;
  wire \rdata[27]_i_2_n_0 ;
  wire \rdata[27]_i_3_n_0 ;
  wire \rdata[27]_i_4_n_0 ;
  wire \rdata[27]_i_5_n_0 ;
  wire \rdata[27]_i_6_n_0 ;
  wire \rdata[27]_i_7_n_0 ;
  wire \rdata[27]_i_8_n_0 ;
  wire \rdata[27]_i_9_n_0 ;
  wire \rdata[28]_i_2_n_0 ;
  wire \rdata[28]_i_3_n_0 ;
  wire \rdata[28]_i_4_n_0 ;
  wire \rdata[28]_i_5_n_0 ;
  wire \rdata[28]_i_6_n_0 ;
  wire \rdata[28]_i_7_n_0 ;
  wire \rdata[28]_i_8_n_0 ;
  wire \rdata[28]_i_9_n_0 ;
  wire \rdata[29]_i_2_n_0 ;
  wire \rdata[29]_i_3_n_0 ;
  wire \rdata[29]_i_4_n_0 ;
  wire \rdata[29]_i_5_n_0 ;
  wire \rdata[29]_i_6_n_0 ;
  wire \rdata[29]_i_7_n_0 ;
  wire \rdata[29]_i_8_n_0 ;
  wire \rdata[29]_i_9_n_0 ;
  wire \rdata[2]_i_10_n_0 ;
  wire \rdata[2]_i_2_n_0 ;
  wire \rdata[2]_i_3_n_0 ;
  wire \rdata[2]_i_4_n_0 ;
  wire \rdata[2]_i_5_n_0 ;
  wire \rdata[2]_i_6_n_0 ;
  wire \rdata[2]_i_7_n_0 ;
  wire \rdata[2]_i_8_n_0 ;
  wire \rdata[2]_i_9_n_0 ;
  wire \rdata[30]_i_2_n_0 ;
  wire \rdata[30]_i_3_n_0 ;
  wire \rdata[30]_i_4_n_0 ;
  wire \rdata[30]_i_5_n_0 ;
  wire \rdata[30]_i_6_n_0 ;
  wire \rdata[30]_i_7_n_0 ;
  wire \rdata[30]_i_8_n_0 ;
  wire \rdata[30]_i_9_n_0 ;
  wire \rdata[31]_i_10_n_0 ;
  wire \rdata[31]_i_11_n_0 ;
  wire \rdata[31]_i_12_n_0 ;
  wire \rdata[31]_i_13_n_0 ;
  wire \rdata[31]_i_14_n_0 ;
  wire \rdata[31]_i_15_n_0 ;
  wire \rdata[31]_i_16_n_0 ;
  wire \rdata[31]_i_17_n_0 ;
  wire \rdata[31]_i_18_n_0 ;
  wire \rdata[31]_i_19_n_0 ;
  wire \rdata[31]_i_20_n_0 ;
  wire \rdata[31]_i_21_n_0 ;
  wire \rdata[31]_i_3_n_0 ;
  wire \rdata[31]_i_4_n_0 ;
  wire \rdata[31]_i_5_n_0 ;
  wire \rdata[31]_i_6_n_0 ;
  wire \rdata[31]_i_7_n_0 ;
  wire \rdata[31]_i_8_n_0 ;
  wire \rdata[31]_i_9_n_0 ;
  wire \rdata[3]_i_10_n_0 ;
  wire \rdata[3]_i_2_n_0 ;
  wire \rdata[3]_i_3_n_0 ;
  wire \rdata[3]_i_4_n_0 ;
  wire \rdata[3]_i_5_n_0 ;
  wire \rdata[3]_i_6_n_0 ;
  wire \rdata[3]_i_7_n_0 ;
  wire \rdata[3]_i_8_n_0 ;
  wire \rdata[3]_i_9_n_0 ;
  wire \rdata[4]_i_10_n_0 ;
  wire \rdata[4]_i_2_n_0 ;
  wire \rdata[4]_i_3_n_0 ;
  wire \rdata[4]_i_4_n_0 ;
  wire \rdata[4]_i_5_n_0 ;
  wire \rdata[4]_i_6_n_0 ;
  wire \rdata[4]_i_7_n_0 ;
  wire \rdata[4]_i_8_n_0 ;
  wire \rdata[4]_i_9_n_0 ;
  wire \rdata[5]_i_10_n_0 ;
  wire \rdata[5]_i_2_n_0 ;
  wire \rdata[5]_i_3_n_0 ;
  wire \rdata[5]_i_4_n_0 ;
  wire \rdata[5]_i_5_n_0 ;
  wire \rdata[5]_i_6_n_0 ;
  wire \rdata[5]_i_7_n_0 ;
  wire \rdata[5]_i_8_n_0 ;
  wire \rdata[5]_i_9_n_0 ;
  wire \rdata[6]_i_2_n_0 ;
  wire \rdata[6]_i_3_n_0 ;
  wire \rdata[6]_i_4_n_0 ;
  wire \rdata[6]_i_5_n_0 ;
  wire \rdata[6]_i_6_n_0 ;
  wire \rdata[6]_i_7_n_0 ;
  wire \rdata[6]_i_8_n_0 ;
  wire \rdata[6]_i_9_n_0 ;
  wire \rdata[7]_i_10_n_0 ;
  wire \rdata[7]_i_2_n_0 ;
  wire \rdata[7]_i_3_n_0 ;
  wire \rdata[7]_i_4_n_0 ;
  wire \rdata[7]_i_5_n_0 ;
  wire \rdata[7]_i_6_n_0 ;
  wire \rdata[7]_i_7_n_0 ;
  wire \rdata[7]_i_8_n_0 ;
  wire \rdata[7]_i_9_n_0 ;
  wire \rdata[8]_i_2_n_0 ;
  wire \rdata[8]_i_3_n_0 ;
  wire \rdata[8]_i_4_n_0 ;
  wire \rdata[8]_i_5_n_0 ;
  wire \rdata[8]_i_6_n_0 ;
  wire \rdata[8]_i_7_n_0 ;
  wire \rdata[8]_i_8_n_0 ;
  wire \rdata[8]_i_9_n_0 ;
  wire \rdata[9]_i_10_n_0 ;
  wire \rdata[9]_i_11_n_0 ;
  wire \rdata[9]_i_2_n_0 ;
  wire \rdata[9]_i_3_n_0 ;
  wire \rdata[9]_i_4_n_0 ;
  wire \rdata[9]_i_5_n_0 ;
  wire \rdata[9]_i_6_n_0 ;
  wire \rdata[9]_i_7_n_0 ;
  wire \rdata[9]_i_8_n_0 ;
  wire \rdata[9]_i_9_n_0 ;
  wire [7:0]s_axi_control_ARADDR;
  wire s_axi_control_ARVALID;
  wire [7:0]s_axi_control_AWADDR;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [61:0]std_I_o_mem;
  wire [61:0]std_R_o_mem;
  wire waddr;
  wire \waddr_reg_n_0_[0] ;
  wire \waddr_reg_n_0_[1] ;
  wire \waddr_reg_n_0_[2] ;
  wire \waddr_reg_n_0_[3] ;
  wire \waddr_reg_n_0_[4] ;
  wire \waddr_reg_n_0_[5] ;
  wire \waddr_reg_n_0_[6] ;
  wire \waddr_reg_n_0_[7] ;

  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'hF747)) 
    \FSM_onehot_rstate[1]_i_1 
       (.I0(s_axi_control_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_control_RVALID),
        .I3(s_axi_control_RREADY),
        .O(\FSM_onehot_rstate[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h88F8)) 
    \FSM_onehot_rstate[2]_i_1 
       (.I0(s_axi_control_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_control_RVALID),
        .I3(s_axi_control_RREADY),
        .O(\FSM_onehot_rstate[2]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[1]_i_1_n_0 ),
        .Q(\FSM_onehot_rstate_reg[1]_0 ),
        .R(SR));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[2]_i_1_n_0 ),
        .Q(s_axi_control_RVALID),
        .R(SR));
  LUT5 #(
    .INIT(32'h888BFF8B)) 
    \FSM_onehot_wstate[1]_i_1 
       (.I0(s_axi_control_BREADY),
        .I1(s_axi_control_BVALID),
        .I2(\FSM_onehot_wstate_reg[2]_0 ),
        .I3(\FSM_onehot_wstate_reg[1]_0 ),
        .I4(s_axi_control_AWVALID),
        .O(\FSM_onehot_wstate[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[2]_i_1 
       (.I0(s_axi_control_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .I2(s_axi_control_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[3]_i_1 
       (.I0(s_axi_control_WVALID),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(s_axi_control_BREADY),
        .I3(s_axi_control_BVALID),
        .O(\FSM_onehot_wstate[3]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[1]_i_1_n_0 ),
        .Q(\FSM_onehot_wstate_reg[1]_0 ),
        .R(SR));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[2]_i_1_n_0 ),
        .Q(\FSM_onehot_wstate_reg[2]_0 ),
        .R(SR));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[3]_i_1_n_0 ),
        .Q(s_axi_control_BVALID),
        .R(SR));
  LUT3 #(
    .INIT(8'hF2)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(Q[0]),
        .I1(ap_start),
        .I2(Q[1]),
        .O(D));
  LUT6 #(
    .INIT(64'h0000EA00EA00EA00)) 
    ap_enable_reg_pp0_iter0_i_1
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(Q[0]),
        .I2(ap_start),
        .I3(ap_rst_n),
        .I4(ap_enable_reg_pp0_iter0_reg_0),
        .I5(ap_enable_reg_pp0_iter0_reg_1),
        .O(ap_enable_reg_pp0_iter0_reg));
  LUT6 #(
    .INIT(64'hC0C0C0C000A0A0A0)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(ap_enable_reg_pp0_iter1_reg_0),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_rst_n),
        .I3(ap_start),
        .I4(Q[0]),
        .I5(ap_enable_reg_pp0_iter10),
        .O(ap_enable_reg_pp0_iter1_reg));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'hEFAA)) 
    auto_restart_status_i_1
       (.I0(p_24_in[7]),
        .I1(ap_start),
        .I2(Q[0]),
        .I3(auto_restart_status_reg_n_0),
        .O(auto_restart_status_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    auto_restart_status_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(auto_restart_status_i_1_n_0),
        .Q(auto_restart_status_reg_n_0),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.awaddr_buf[63]_i_1 
       (.I0(ap_rst_n),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h2)) 
    int_ap_idle_i_1
       (.I0(Q[0]),
        .I1(ap_start),
        .O(ap_idle));
  FDRE int_ap_idle_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_idle),
        .Q(p_24_in[2]),
        .R(SR));
  LUT4 #(
    .INIT(16'h4F44)) 
    int_ap_ready_i_1
       (.I0(p_24_in[7]),
        .I1(Q[1]),
        .I2(int_task_ap_done0),
        .I3(int_ap_ready__0),
        .O(int_ap_ready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_ready_i_1_n_0),
        .Q(int_ap_ready__0),
        .R(SR));
  LUT5 #(
    .INIT(32'hFBBBF888)) 
    int_ap_start_i_1
       (.I0(p_24_in[7]),
        .I1(Q[1]),
        .I2(int_ap_start1),
        .I3(s_axi_control_WDATA[0]),
        .I4(ap_start),
        .O(int_ap_start_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    int_ap_start_i_2
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[4] ),
        .I3(\int_ier[5]_i_2_n_0 ),
        .I4(\waddr_reg_n_0_[6] ),
        .I5(s_axi_control_WSTRB[0]),
        .O(int_ap_start1));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_0),
        .Q(ap_start),
        .R(SR));
  LUT3 #(
    .INIT(8'hB8)) 
    int_auto_restart_i_1
       (.I0(s_axi_control_WDATA[7]),
        .I1(int_ap_start1),
        .I2(p_24_in[7]),
        .O(int_auto_restart_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_0),
        .Q(p_24_in[7]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_0_o_mem[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_filtered_im_0_o_mem_reg_n_0_[0] ),
        .O(int_filtered_im_0_o_mem_reg07_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_0_o_mem[10]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(filtered_im_0_o_mem[8]),
        .O(int_filtered_im_0_o_mem_reg07_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_0_o_mem[11]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(filtered_im_0_o_mem[9]),
        .O(int_filtered_im_0_o_mem_reg07_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_0_o_mem[12]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(filtered_im_0_o_mem[10]),
        .O(int_filtered_im_0_o_mem_reg07_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_0_o_mem[13]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(filtered_im_0_o_mem[11]),
        .O(int_filtered_im_0_o_mem_reg07_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_0_o_mem[14]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(filtered_im_0_o_mem[12]),
        .O(int_filtered_im_0_o_mem_reg07_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_0_o_mem[15]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(filtered_im_0_o_mem[13]),
        .O(int_filtered_im_0_o_mem_reg07_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_0_o_mem[16]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(filtered_im_0_o_mem[14]),
        .O(int_filtered_im_0_o_mem_reg07_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_0_o_mem[17]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(filtered_im_0_o_mem[15]),
        .O(int_filtered_im_0_o_mem_reg07_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_0_o_mem[18]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(filtered_im_0_o_mem[16]),
        .O(int_filtered_im_0_o_mem_reg07_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_0_o_mem[19]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(filtered_im_0_o_mem[17]),
        .O(int_filtered_im_0_o_mem_reg07_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_0_o_mem[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_filtered_im_0_o_mem_reg_n_0_[1] ),
        .O(int_filtered_im_0_o_mem_reg07_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_0_o_mem[20]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(filtered_im_0_o_mem[18]),
        .O(int_filtered_im_0_o_mem_reg07_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_0_o_mem[21]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(filtered_im_0_o_mem[19]),
        .O(int_filtered_im_0_o_mem_reg07_out[21]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_0_o_mem[22]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(filtered_im_0_o_mem[20]),
        .O(int_filtered_im_0_o_mem_reg07_out[22]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_0_o_mem[23]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(filtered_im_0_o_mem[21]),
        .O(int_filtered_im_0_o_mem_reg07_out[23]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_0_o_mem[24]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(filtered_im_0_o_mem[22]),
        .O(int_filtered_im_0_o_mem_reg07_out[24]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_0_o_mem[25]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(filtered_im_0_o_mem[23]),
        .O(int_filtered_im_0_o_mem_reg07_out[25]));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_0_o_mem[26]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(filtered_im_0_o_mem[24]),
        .O(int_filtered_im_0_o_mem_reg07_out[26]));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_0_o_mem[27]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(filtered_im_0_o_mem[25]),
        .O(int_filtered_im_0_o_mem_reg07_out[27]));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_0_o_mem[28]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(filtered_im_0_o_mem[26]),
        .O(int_filtered_im_0_o_mem_reg07_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_0_o_mem[29]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(filtered_im_0_o_mem[27]),
        .O(int_filtered_im_0_o_mem_reg07_out[29]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_0_o_mem[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(filtered_im_0_o_mem[0]),
        .O(int_filtered_im_0_o_mem_reg07_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_0_o_mem[30]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(filtered_im_0_o_mem[28]),
        .O(int_filtered_im_0_o_mem_reg07_out[30]));
  LUT5 #(
    .INIT(32'h00004000)) 
    \int_filtered_im_0_o_mem[31]_i_1 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\int_raw_data_real_o_mem[63]_i_3_n_0 ),
        .I3(\waddr_reg_n_0_[6] ),
        .I4(\waddr_reg_n_0_[2] ),
        .O(\int_filtered_im_0_o_mem[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_0_o_mem[31]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(filtered_im_0_o_mem[29]),
        .O(int_filtered_im_0_o_mem_reg07_out[31]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_0_o_mem[32]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(filtered_im_0_o_mem[30]),
        .O(int_filtered_im_0_o_mem_reg0[0]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_0_o_mem[33]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(filtered_im_0_o_mem[31]),
        .O(int_filtered_im_0_o_mem_reg0[1]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_0_o_mem[34]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(filtered_im_0_o_mem[32]),
        .O(int_filtered_im_0_o_mem_reg0[2]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_0_o_mem[35]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(filtered_im_0_o_mem[33]),
        .O(int_filtered_im_0_o_mem_reg0[3]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_0_o_mem[36]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(filtered_im_0_o_mem[34]),
        .O(int_filtered_im_0_o_mem_reg0[4]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_0_o_mem[37]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(filtered_im_0_o_mem[35]),
        .O(int_filtered_im_0_o_mem_reg0[5]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_0_o_mem[38]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(filtered_im_0_o_mem[36]),
        .O(int_filtered_im_0_o_mem_reg0[6]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_0_o_mem[39]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(filtered_im_0_o_mem[37]),
        .O(int_filtered_im_0_o_mem_reg0[7]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_0_o_mem[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(filtered_im_0_o_mem[1]),
        .O(int_filtered_im_0_o_mem_reg07_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_0_o_mem[40]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(filtered_im_0_o_mem[38]),
        .O(int_filtered_im_0_o_mem_reg0[8]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_0_o_mem[41]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(filtered_im_0_o_mem[39]),
        .O(int_filtered_im_0_o_mem_reg0[9]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_0_o_mem[42]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(filtered_im_0_o_mem[40]),
        .O(int_filtered_im_0_o_mem_reg0[10]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_0_o_mem[43]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(filtered_im_0_o_mem[41]),
        .O(int_filtered_im_0_o_mem_reg0[11]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_0_o_mem[44]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(filtered_im_0_o_mem[42]),
        .O(int_filtered_im_0_o_mem_reg0[12]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_0_o_mem[45]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(filtered_im_0_o_mem[43]),
        .O(int_filtered_im_0_o_mem_reg0[13]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_0_o_mem[46]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(filtered_im_0_o_mem[44]),
        .O(int_filtered_im_0_o_mem_reg0[14]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_0_o_mem[47]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(filtered_im_0_o_mem[45]),
        .O(int_filtered_im_0_o_mem_reg0[15]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_0_o_mem[48]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(filtered_im_0_o_mem[46]),
        .O(int_filtered_im_0_o_mem_reg0[16]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_0_o_mem[49]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(filtered_im_0_o_mem[47]),
        .O(int_filtered_im_0_o_mem_reg0[17]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_0_o_mem[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(filtered_im_0_o_mem[2]),
        .O(int_filtered_im_0_o_mem_reg07_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_0_o_mem[50]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(filtered_im_0_o_mem[48]),
        .O(int_filtered_im_0_o_mem_reg0[18]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_0_o_mem[51]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(filtered_im_0_o_mem[49]),
        .O(int_filtered_im_0_o_mem_reg0[19]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_0_o_mem[52]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(filtered_im_0_o_mem[50]),
        .O(int_filtered_im_0_o_mem_reg0[20]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_0_o_mem[53]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(filtered_im_0_o_mem[51]),
        .O(int_filtered_im_0_o_mem_reg0[21]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_0_o_mem[54]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(filtered_im_0_o_mem[52]),
        .O(int_filtered_im_0_o_mem_reg0[22]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_0_o_mem[55]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(filtered_im_0_o_mem[53]),
        .O(int_filtered_im_0_o_mem_reg0[23]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_0_o_mem[56]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(filtered_im_0_o_mem[54]),
        .O(int_filtered_im_0_o_mem_reg0[24]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_0_o_mem[57]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(filtered_im_0_o_mem[55]),
        .O(int_filtered_im_0_o_mem_reg0[25]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_0_o_mem[58]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(filtered_im_0_o_mem[56]),
        .O(int_filtered_im_0_o_mem_reg0[26]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_0_o_mem[59]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(filtered_im_0_o_mem[57]),
        .O(int_filtered_im_0_o_mem_reg0[27]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_0_o_mem[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(filtered_im_0_o_mem[3]),
        .O(int_filtered_im_0_o_mem_reg07_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_0_o_mem[60]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(filtered_im_0_o_mem[58]),
        .O(int_filtered_im_0_o_mem_reg0[28]));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_0_o_mem[61]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(filtered_im_0_o_mem[59]),
        .O(int_filtered_im_0_o_mem_reg0[29]));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_0_o_mem[62]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(filtered_im_0_o_mem[60]),
        .O(int_filtered_im_0_o_mem_reg0[30]));
  LUT5 #(
    .INIT(32'h20000000)) 
    \int_filtered_im_0_o_mem[63]_i_1 
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[4] ),
        .I3(\int_raw_data_real_o_mem[63]_i_3_n_0 ),
        .I4(\waddr_reg_n_0_[6] ),
        .O(\int_filtered_im_0_o_mem[63]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_0_o_mem[63]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(filtered_im_0_o_mem[61]),
        .O(int_filtered_im_0_o_mem_reg0[31]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_0_o_mem[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(filtered_im_0_o_mem[4]),
        .O(int_filtered_im_0_o_mem_reg07_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_0_o_mem[7]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(filtered_im_0_o_mem[5]),
        .O(int_filtered_im_0_o_mem_reg07_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_0_o_mem[8]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(filtered_im_0_o_mem[6]),
        .O(int_filtered_im_0_o_mem_reg07_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_0_o_mem[9]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(filtered_im_0_o_mem[7]),
        .O(int_filtered_im_0_o_mem_reg07_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_0_o_mem_reg[0] 
       (.C(ap_clk),
        .CE(\int_filtered_im_0_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_im_0_o_mem_reg07_out[0]),
        .Q(\int_filtered_im_0_o_mem_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_0_o_mem_reg[10] 
       (.C(ap_clk),
        .CE(\int_filtered_im_0_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_im_0_o_mem_reg07_out[10]),
        .Q(filtered_im_0_o_mem[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_0_o_mem_reg[11] 
       (.C(ap_clk),
        .CE(\int_filtered_im_0_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_im_0_o_mem_reg07_out[11]),
        .Q(filtered_im_0_o_mem[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_0_o_mem_reg[12] 
       (.C(ap_clk),
        .CE(\int_filtered_im_0_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_im_0_o_mem_reg07_out[12]),
        .Q(filtered_im_0_o_mem[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_0_o_mem_reg[13] 
       (.C(ap_clk),
        .CE(\int_filtered_im_0_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_im_0_o_mem_reg07_out[13]),
        .Q(filtered_im_0_o_mem[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_0_o_mem_reg[14] 
       (.C(ap_clk),
        .CE(\int_filtered_im_0_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_im_0_o_mem_reg07_out[14]),
        .Q(filtered_im_0_o_mem[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_0_o_mem_reg[15] 
       (.C(ap_clk),
        .CE(\int_filtered_im_0_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_im_0_o_mem_reg07_out[15]),
        .Q(filtered_im_0_o_mem[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_0_o_mem_reg[16] 
       (.C(ap_clk),
        .CE(\int_filtered_im_0_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_im_0_o_mem_reg07_out[16]),
        .Q(filtered_im_0_o_mem[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_0_o_mem_reg[17] 
       (.C(ap_clk),
        .CE(\int_filtered_im_0_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_im_0_o_mem_reg07_out[17]),
        .Q(filtered_im_0_o_mem[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_0_o_mem_reg[18] 
       (.C(ap_clk),
        .CE(\int_filtered_im_0_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_im_0_o_mem_reg07_out[18]),
        .Q(filtered_im_0_o_mem[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_0_o_mem_reg[19] 
       (.C(ap_clk),
        .CE(\int_filtered_im_0_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_im_0_o_mem_reg07_out[19]),
        .Q(filtered_im_0_o_mem[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_0_o_mem_reg[1] 
       (.C(ap_clk),
        .CE(\int_filtered_im_0_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_im_0_o_mem_reg07_out[1]),
        .Q(\int_filtered_im_0_o_mem_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_0_o_mem_reg[20] 
       (.C(ap_clk),
        .CE(\int_filtered_im_0_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_im_0_o_mem_reg07_out[20]),
        .Q(filtered_im_0_o_mem[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_0_o_mem_reg[21] 
       (.C(ap_clk),
        .CE(\int_filtered_im_0_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_im_0_o_mem_reg07_out[21]),
        .Q(filtered_im_0_o_mem[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_0_o_mem_reg[22] 
       (.C(ap_clk),
        .CE(\int_filtered_im_0_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_im_0_o_mem_reg07_out[22]),
        .Q(filtered_im_0_o_mem[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_0_o_mem_reg[23] 
       (.C(ap_clk),
        .CE(\int_filtered_im_0_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_im_0_o_mem_reg07_out[23]),
        .Q(filtered_im_0_o_mem[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_0_o_mem_reg[24] 
       (.C(ap_clk),
        .CE(\int_filtered_im_0_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_im_0_o_mem_reg07_out[24]),
        .Q(filtered_im_0_o_mem[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_0_o_mem_reg[25] 
       (.C(ap_clk),
        .CE(\int_filtered_im_0_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_im_0_o_mem_reg07_out[25]),
        .Q(filtered_im_0_o_mem[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_0_o_mem_reg[26] 
       (.C(ap_clk),
        .CE(\int_filtered_im_0_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_im_0_o_mem_reg07_out[26]),
        .Q(filtered_im_0_o_mem[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_0_o_mem_reg[27] 
       (.C(ap_clk),
        .CE(\int_filtered_im_0_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_im_0_o_mem_reg07_out[27]),
        .Q(filtered_im_0_o_mem[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_0_o_mem_reg[28] 
       (.C(ap_clk),
        .CE(\int_filtered_im_0_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_im_0_o_mem_reg07_out[28]),
        .Q(filtered_im_0_o_mem[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_0_o_mem_reg[29] 
       (.C(ap_clk),
        .CE(\int_filtered_im_0_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_im_0_o_mem_reg07_out[29]),
        .Q(filtered_im_0_o_mem[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_0_o_mem_reg[2] 
       (.C(ap_clk),
        .CE(\int_filtered_im_0_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_im_0_o_mem_reg07_out[2]),
        .Q(filtered_im_0_o_mem[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_0_o_mem_reg[30] 
       (.C(ap_clk),
        .CE(\int_filtered_im_0_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_im_0_o_mem_reg07_out[30]),
        .Q(filtered_im_0_o_mem[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_0_o_mem_reg[31] 
       (.C(ap_clk),
        .CE(\int_filtered_im_0_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_im_0_o_mem_reg07_out[31]),
        .Q(filtered_im_0_o_mem[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_0_o_mem_reg[32] 
       (.C(ap_clk),
        .CE(\int_filtered_im_0_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_im_0_o_mem_reg0[0]),
        .Q(filtered_im_0_o_mem[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_0_o_mem_reg[33] 
       (.C(ap_clk),
        .CE(\int_filtered_im_0_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_im_0_o_mem_reg0[1]),
        .Q(filtered_im_0_o_mem[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_0_o_mem_reg[34] 
       (.C(ap_clk),
        .CE(\int_filtered_im_0_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_im_0_o_mem_reg0[2]),
        .Q(filtered_im_0_o_mem[32]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_0_o_mem_reg[35] 
       (.C(ap_clk),
        .CE(\int_filtered_im_0_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_im_0_o_mem_reg0[3]),
        .Q(filtered_im_0_o_mem[33]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_0_o_mem_reg[36] 
       (.C(ap_clk),
        .CE(\int_filtered_im_0_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_im_0_o_mem_reg0[4]),
        .Q(filtered_im_0_o_mem[34]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_0_o_mem_reg[37] 
       (.C(ap_clk),
        .CE(\int_filtered_im_0_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_im_0_o_mem_reg0[5]),
        .Q(filtered_im_0_o_mem[35]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_0_o_mem_reg[38] 
       (.C(ap_clk),
        .CE(\int_filtered_im_0_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_im_0_o_mem_reg0[6]),
        .Q(filtered_im_0_o_mem[36]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_0_o_mem_reg[39] 
       (.C(ap_clk),
        .CE(\int_filtered_im_0_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_im_0_o_mem_reg0[7]),
        .Q(filtered_im_0_o_mem[37]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_0_o_mem_reg[3] 
       (.C(ap_clk),
        .CE(\int_filtered_im_0_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_im_0_o_mem_reg07_out[3]),
        .Q(filtered_im_0_o_mem[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_0_o_mem_reg[40] 
       (.C(ap_clk),
        .CE(\int_filtered_im_0_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_im_0_o_mem_reg0[8]),
        .Q(filtered_im_0_o_mem[38]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_0_o_mem_reg[41] 
       (.C(ap_clk),
        .CE(\int_filtered_im_0_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_im_0_o_mem_reg0[9]),
        .Q(filtered_im_0_o_mem[39]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_0_o_mem_reg[42] 
       (.C(ap_clk),
        .CE(\int_filtered_im_0_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_im_0_o_mem_reg0[10]),
        .Q(filtered_im_0_o_mem[40]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_0_o_mem_reg[43] 
       (.C(ap_clk),
        .CE(\int_filtered_im_0_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_im_0_o_mem_reg0[11]),
        .Q(filtered_im_0_o_mem[41]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_0_o_mem_reg[44] 
       (.C(ap_clk),
        .CE(\int_filtered_im_0_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_im_0_o_mem_reg0[12]),
        .Q(filtered_im_0_o_mem[42]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_0_o_mem_reg[45] 
       (.C(ap_clk),
        .CE(\int_filtered_im_0_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_im_0_o_mem_reg0[13]),
        .Q(filtered_im_0_o_mem[43]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_0_o_mem_reg[46] 
       (.C(ap_clk),
        .CE(\int_filtered_im_0_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_im_0_o_mem_reg0[14]),
        .Q(filtered_im_0_o_mem[44]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_0_o_mem_reg[47] 
       (.C(ap_clk),
        .CE(\int_filtered_im_0_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_im_0_o_mem_reg0[15]),
        .Q(filtered_im_0_o_mem[45]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_0_o_mem_reg[48] 
       (.C(ap_clk),
        .CE(\int_filtered_im_0_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_im_0_o_mem_reg0[16]),
        .Q(filtered_im_0_o_mem[46]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_0_o_mem_reg[49] 
       (.C(ap_clk),
        .CE(\int_filtered_im_0_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_im_0_o_mem_reg0[17]),
        .Q(filtered_im_0_o_mem[47]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_0_o_mem_reg[4] 
       (.C(ap_clk),
        .CE(\int_filtered_im_0_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_im_0_o_mem_reg07_out[4]),
        .Q(filtered_im_0_o_mem[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_0_o_mem_reg[50] 
       (.C(ap_clk),
        .CE(\int_filtered_im_0_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_im_0_o_mem_reg0[18]),
        .Q(filtered_im_0_o_mem[48]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_0_o_mem_reg[51] 
       (.C(ap_clk),
        .CE(\int_filtered_im_0_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_im_0_o_mem_reg0[19]),
        .Q(filtered_im_0_o_mem[49]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_0_o_mem_reg[52] 
       (.C(ap_clk),
        .CE(\int_filtered_im_0_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_im_0_o_mem_reg0[20]),
        .Q(filtered_im_0_o_mem[50]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_0_o_mem_reg[53] 
       (.C(ap_clk),
        .CE(\int_filtered_im_0_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_im_0_o_mem_reg0[21]),
        .Q(filtered_im_0_o_mem[51]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_0_o_mem_reg[54] 
       (.C(ap_clk),
        .CE(\int_filtered_im_0_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_im_0_o_mem_reg0[22]),
        .Q(filtered_im_0_o_mem[52]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_0_o_mem_reg[55] 
       (.C(ap_clk),
        .CE(\int_filtered_im_0_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_im_0_o_mem_reg0[23]),
        .Q(filtered_im_0_o_mem[53]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_0_o_mem_reg[56] 
       (.C(ap_clk),
        .CE(\int_filtered_im_0_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_im_0_o_mem_reg0[24]),
        .Q(filtered_im_0_o_mem[54]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_0_o_mem_reg[57] 
       (.C(ap_clk),
        .CE(\int_filtered_im_0_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_im_0_o_mem_reg0[25]),
        .Q(filtered_im_0_o_mem[55]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_0_o_mem_reg[58] 
       (.C(ap_clk),
        .CE(\int_filtered_im_0_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_im_0_o_mem_reg0[26]),
        .Q(filtered_im_0_o_mem[56]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_0_o_mem_reg[59] 
       (.C(ap_clk),
        .CE(\int_filtered_im_0_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_im_0_o_mem_reg0[27]),
        .Q(filtered_im_0_o_mem[57]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_0_o_mem_reg[5] 
       (.C(ap_clk),
        .CE(\int_filtered_im_0_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_im_0_o_mem_reg07_out[5]),
        .Q(filtered_im_0_o_mem[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_0_o_mem_reg[60] 
       (.C(ap_clk),
        .CE(\int_filtered_im_0_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_im_0_o_mem_reg0[28]),
        .Q(filtered_im_0_o_mem[58]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_0_o_mem_reg[61] 
       (.C(ap_clk),
        .CE(\int_filtered_im_0_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_im_0_o_mem_reg0[29]),
        .Q(filtered_im_0_o_mem[59]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_0_o_mem_reg[62] 
       (.C(ap_clk),
        .CE(\int_filtered_im_0_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_im_0_o_mem_reg0[30]),
        .Q(filtered_im_0_o_mem[60]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_0_o_mem_reg[63] 
       (.C(ap_clk),
        .CE(\int_filtered_im_0_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_im_0_o_mem_reg0[31]),
        .Q(filtered_im_0_o_mem[61]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_0_o_mem_reg[6] 
       (.C(ap_clk),
        .CE(\int_filtered_im_0_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_im_0_o_mem_reg07_out[6]),
        .Q(filtered_im_0_o_mem[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_0_o_mem_reg[7] 
       (.C(ap_clk),
        .CE(\int_filtered_im_0_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_im_0_o_mem_reg07_out[7]),
        .Q(filtered_im_0_o_mem[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_0_o_mem_reg[8] 
       (.C(ap_clk),
        .CE(\int_filtered_im_0_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_im_0_o_mem_reg07_out[8]),
        .Q(filtered_im_0_o_mem[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_0_o_mem_reg[9] 
       (.C(ap_clk),
        .CE(\int_filtered_im_0_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_im_0_o_mem_reg07_out[9]),
        .Q(filtered_im_0_o_mem[7]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_1_o_mem[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_filtered_im_1_o_mem_reg_n_0_[0] ),
        .O(int_filtered_im_1_o_mem_reg03_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_1_o_mem[10]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(filtered_im_1_o_mem[8]),
        .O(int_filtered_im_1_o_mem_reg03_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_1_o_mem[11]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(filtered_im_1_o_mem[9]),
        .O(int_filtered_im_1_o_mem_reg03_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_1_o_mem[12]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(filtered_im_1_o_mem[10]),
        .O(int_filtered_im_1_o_mem_reg03_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_1_o_mem[13]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(filtered_im_1_o_mem[11]),
        .O(int_filtered_im_1_o_mem_reg03_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_1_o_mem[14]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(filtered_im_1_o_mem[12]),
        .O(int_filtered_im_1_o_mem_reg03_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_1_o_mem[15]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(filtered_im_1_o_mem[13]),
        .O(int_filtered_im_1_o_mem_reg03_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_1_o_mem[16]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(filtered_im_1_o_mem[14]),
        .O(int_filtered_im_1_o_mem_reg03_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_1_o_mem[17]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(filtered_im_1_o_mem[15]),
        .O(int_filtered_im_1_o_mem_reg03_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_1_o_mem[18]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(filtered_im_1_o_mem[16]),
        .O(int_filtered_im_1_o_mem_reg03_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_1_o_mem[19]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(filtered_im_1_o_mem[17]),
        .O(int_filtered_im_1_o_mem_reg03_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_1_o_mem[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_filtered_im_1_o_mem_reg_n_0_[1] ),
        .O(int_filtered_im_1_o_mem_reg03_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_1_o_mem[20]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(filtered_im_1_o_mem[18]),
        .O(int_filtered_im_1_o_mem_reg03_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_1_o_mem[21]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(filtered_im_1_o_mem[19]),
        .O(int_filtered_im_1_o_mem_reg03_out[21]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_1_o_mem[22]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(filtered_im_1_o_mem[20]),
        .O(int_filtered_im_1_o_mem_reg03_out[22]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_1_o_mem[23]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(filtered_im_1_o_mem[21]),
        .O(int_filtered_im_1_o_mem_reg03_out[23]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_1_o_mem[24]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(filtered_im_1_o_mem[22]),
        .O(int_filtered_im_1_o_mem_reg03_out[24]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_1_o_mem[25]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(filtered_im_1_o_mem[23]),
        .O(int_filtered_im_1_o_mem_reg03_out[25]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_1_o_mem[26]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(filtered_im_1_o_mem[24]),
        .O(int_filtered_im_1_o_mem_reg03_out[26]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_1_o_mem[27]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(filtered_im_1_o_mem[25]),
        .O(int_filtered_im_1_o_mem_reg03_out[27]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_1_o_mem[28]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(filtered_im_1_o_mem[26]),
        .O(int_filtered_im_1_o_mem_reg03_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_1_o_mem[29]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(filtered_im_1_o_mem[27]),
        .O(int_filtered_im_1_o_mem_reg03_out[29]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_1_o_mem[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(filtered_im_1_o_mem[0]),
        .O(int_filtered_im_1_o_mem_reg03_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_1_o_mem[30]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(filtered_im_1_o_mem[28]),
        .O(int_filtered_im_1_o_mem_reg03_out[30]));
  LUT2 #(
    .INIT(4'h2)) 
    \int_filtered_im_1_o_mem[31]_i_1 
       (.I0(\int_filtered_im_1_o_mem[31]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[2] ),
        .O(\int_filtered_im_1_o_mem[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_1_o_mem[31]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(filtered_im_1_o_mem[29]),
        .O(int_filtered_im_1_o_mem_reg03_out[31]));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    \int_filtered_im_1_o_mem[31]_i_3 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\int_filtered_real_0_o_mem[63]_i_4_n_0 ),
        .I3(\waddr_reg_n_0_[7] ),
        .I4(\waddr_reg_n_0_[6] ),
        .I5(\waddr_reg_n_0_[5] ),
        .O(\int_filtered_im_1_o_mem[31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_1_o_mem[32]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(filtered_im_1_o_mem[30]),
        .O(int_filtered_im_1_o_mem_reg0[0]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_1_o_mem[33]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(filtered_im_1_o_mem[31]),
        .O(int_filtered_im_1_o_mem_reg0[1]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_1_o_mem[34]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(filtered_im_1_o_mem[32]),
        .O(int_filtered_im_1_o_mem_reg0[2]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_1_o_mem[35]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(filtered_im_1_o_mem[33]),
        .O(int_filtered_im_1_o_mem_reg0[3]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_1_o_mem[36]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(filtered_im_1_o_mem[34]),
        .O(int_filtered_im_1_o_mem_reg0[4]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_1_o_mem[37]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(filtered_im_1_o_mem[35]),
        .O(int_filtered_im_1_o_mem_reg0[5]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_1_o_mem[38]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(filtered_im_1_o_mem[36]),
        .O(int_filtered_im_1_o_mem_reg0[6]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_1_o_mem[39]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(filtered_im_1_o_mem[37]),
        .O(int_filtered_im_1_o_mem_reg0[7]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_1_o_mem[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(filtered_im_1_o_mem[1]),
        .O(int_filtered_im_1_o_mem_reg03_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_1_o_mem[40]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(filtered_im_1_o_mem[38]),
        .O(int_filtered_im_1_o_mem_reg0[8]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_1_o_mem[41]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(filtered_im_1_o_mem[39]),
        .O(int_filtered_im_1_o_mem_reg0[9]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_1_o_mem[42]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(filtered_im_1_o_mem[40]),
        .O(int_filtered_im_1_o_mem_reg0[10]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_1_o_mem[43]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(filtered_im_1_o_mem[41]),
        .O(int_filtered_im_1_o_mem_reg0[11]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_1_o_mem[44]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(filtered_im_1_o_mem[42]),
        .O(int_filtered_im_1_o_mem_reg0[12]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_1_o_mem[45]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(filtered_im_1_o_mem[43]),
        .O(int_filtered_im_1_o_mem_reg0[13]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_1_o_mem[46]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(filtered_im_1_o_mem[44]),
        .O(int_filtered_im_1_o_mem_reg0[14]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_1_o_mem[47]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(filtered_im_1_o_mem[45]),
        .O(int_filtered_im_1_o_mem_reg0[15]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_1_o_mem[48]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(filtered_im_1_o_mem[46]),
        .O(int_filtered_im_1_o_mem_reg0[16]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_1_o_mem[49]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(filtered_im_1_o_mem[47]),
        .O(int_filtered_im_1_o_mem_reg0[17]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_1_o_mem[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(filtered_im_1_o_mem[2]),
        .O(int_filtered_im_1_o_mem_reg03_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_1_o_mem[50]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(filtered_im_1_o_mem[48]),
        .O(int_filtered_im_1_o_mem_reg0[18]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_1_o_mem[51]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(filtered_im_1_o_mem[49]),
        .O(int_filtered_im_1_o_mem_reg0[19]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_1_o_mem[52]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(filtered_im_1_o_mem[50]),
        .O(int_filtered_im_1_o_mem_reg0[20]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_1_o_mem[53]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(filtered_im_1_o_mem[51]),
        .O(int_filtered_im_1_o_mem_reg0[21]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_1_o_mem[54]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(filtered_im_1_o_mem[52]),
        .O(int_filtered_im_1_o_mem_reg0[22]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_1_o_mem[55]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(filtered_im_1_o_mem[53]),
        .O(int_filtered_im_1_o_mem_reg0[23]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_1_o_mem[56]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(filtered_im_1_o_mem[54]),
        .O(int_filtered_im_1_o_mem_reg0[24]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_1_o_mem[57]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(filtered_im_1_o_mem[55]),
        .O(int_filtered_im_1_o_mem_reg0[25]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_1_o_mem[58]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(filtered_im_1_o_mem[56]),
        .O(int_filtered_im_1_o_mem_reg0[26]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_1_o_mem[59]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(filtered_im_1_o_mem[57]),
        .O(int_filtered_im_1_o_mem_reg0[27]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_1_o_mem[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(filtered_im_1_o_mem[3]),
        .O(int_filtered_im_1_o_mem_reg03_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_1_o_mem[60]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(filtered_im_1_o_mem[58]),
        .O(int_filtered_im_1_o_mem_reg0[28]));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_1_o_mem[61]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(filtered_im_1_o_mem[59]),
        .O(int_filtered_im_1_o_mem_reg0[29]));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_1_o_mem[62]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(filtered_im_1_o_mem[60]),
        .O(int_filtered_im_1_o_mem_reg0[30]));
  LUT2 #(
    .INIT(4'h8)) 
    \int_filtered_im_1_o_mem[63]_i_1 
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(\int_filtered_im_1_o_mem[31]_i_3_n_0 ),
        .O(\int_filtered_im_1_o_mem[63]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_1_o_mem[63]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(filtered_im_1_o_mem[61]),
        .O(int_filtered_im_1_o_mem_reg0[31]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_1_o_mem[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(filtered_im_1_o_mem[4]),
        .O(int_filtered_im_1_o_mem_reg03_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_1_o_mem[7]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(filtered_im_1_o_mem[5]),
        .O(int_filtered_im_1_o_mem_reg03_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_1_o_mem[8]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(filtered_im_1_o_mem[6]),
        .O(int_filtered_im_1_o_mem_reg03_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_im_1_o_mem[9]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(filtered_im_1_o_mem[7]),
        .O(int_filtered_im_1_o_mem_reg03_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_1_o_mem_reg[0] 
       (.C(ap_clk),
        .CE(\int_filtered_im_1_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_im_1_o_mem_reg03_out[0]),
        .Q(\int_filtered_im_1_o_mem_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_1_o_mem_reg[10] 
       (.C(ap_clk),
        .CE(\int_filtered_im_1_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_im_1_o_mem_reg03_out[10]),
        .Q(filtered_im_1_o_mem[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_1_o_mem_reg[11] 
       (.C(ap_clk),
        .CE(\int_filtered_im_1_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_im_1_o_mem_reg03_out[11]),
        .Q(filtered_im_1_o_mem[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_1_o_mem_reg[12] 
       (.C(ap_clk),
        .CE(\int_filtered_im_1_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_im_1_o_mem_reg03_out[12]),
        .Q(filtered_im_1_o_mem[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_1_o_mem_reg[13] 
       (.C(ap_clk),
        .CE(\int_filtered_im_1_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_im_1_o_mem_reg03_out[13]),
        .Q(filtered_im_1_o_mem[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_1_o_mem_reg[14] 
       (.C(ap_clk),
        .CE(\int_filtered_im_1_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_im_1_o_mem_reg03_out[14]),
        .Q(filtered_im_1_o_mem[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_1_o_mem_reg[15] 
       (.C(ap_clk),
        .CE(\int_filtered_im_1_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_im_1_o_mem_reg03_out[15]),
        .Q(filtered_im_1_o_mem[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_1_o_mem_reg[16] 
       (.C(ap_clk),
        .CE(\int_filtered_im_1_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_im_1_o_mem_reg03_out[16]),
        .Q(filtered_im_1_o_mem[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_1_o_mem_reg[17] 
       (.C(ap_clk),
        .CE(\int_filtered_im_1_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_im_1_o_mem_reg03_out[17]),
        .Q(filtered_im_1_o_mem[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_1_o_mem_reg[18] 
       (.C(ap_clk),
        .CE(\int_filtered_im_1_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_im_1_o_mem_reg03_out[18]),
        .Q(filtered_im_1_o_mem[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_1_o_mem_reg[19] 
       (.C(ap_clk),
        .CE(\int_filtered_im_1_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_im_1_o_mem_reg03_out[19]),
        .Q(filtered_im_1_o_mem[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_1_o_mem_reg[1] 
       (.C(ap_clk),
        .CE(\int_filtered_im_1_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_im_1_o_mem_reg03_out[1]),
        .Q(\int_filtered_im_1_o_mem_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_1_o_mem_reg[20] 
       (.C(ap_clk),
        .CE(\int_filtered_im_1_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_im_1_o_mem_reg03_out[20]),
        .Q(filtered_im_1_o_mem[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_1_o_mem_reg[21] 
       (.C(ap_clk),
        .CE(\int_filtered_im_1_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_im_1_o_mem_reg03_out[21]),
        .Q(filtered_im_1_o_mem[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_1_o_mem_reg[22] 
       (.C(ap_clk),
        .CE(\int_filtered_im_1_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_im_1_o_mem_reg03_out[22]),
        .Q(filtered_im_1_o_mem[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_1_o_mem_reg[23] 
       (.C(ap_clk),
        .CE(\int_filtered_im_1_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_im_1_o_mem_reg03_out[23]),
        .Q(filtered_im_1_o_mem[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_1_o_mem_reg[24] 
       (.C(ap_clk),
        .CE(\int_filtered_im_1_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_im_1_o_mem_reg03_out[24]),
        .Q(filtered_im_1_o_mem[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_1_o_mem_reg[25] 
       (.C(ap_clk),
        .CE(\int_filtered_im_1_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_im_1_o_mem_reg03_out[25]),
        .Q(filtered_im_1_o_mem[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_1_o_mem_reg[26] 
       (.C(ap_clk),
        .CE(\int_filtered_im_1_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_im_1_o_mem_reg03_out[26]),
        .Q(filtered_im_1_o_mem[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_1_o_mem_reg[27] 
       (.C(ap_clk),
        .CE(\int_filtered_im_1_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_im_1_o_mem_reg03_out[27]),
        .Q(filtered_im_1_o_mem[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_1_o_mem_reg[28] 
       (.C(ap_clk),
        .CE(\int_filtered_im_1_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_im_1_o_mem_reg03_out[28]),
        .Q(filtered_im_1_o_mem[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_1_o_mem_reg[29] 
       (.C(ap_clk),
        .CE(\int_filtered_im_1_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_im_1_o_mem_reg03_out[29]),
        .Q(filtered_im_1_o_mem[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_1_o_mem_reg[2] 
       (.C(ap_clk),
        .CE(\int_filtered_im_1_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_im_1_o_mem_reg03_out[2]),
        .Q(filtered_im_1_o_mem[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_1_o_mem_reg[30] 
       (.C(ap_clk),
        .CE(\int_filtered_im_1_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_im_1_o_mem_reg03_out[30]),
        .Q(filtered_im_1_o_mem[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_1_o_mem_reg[31] 
       (.C(ap_clk),
        .CE(\int_filtered_im_1_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_im_1_o_mem_reg03_out[31]),
        .Q(filtered_im_1_o_mem[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_1_o_mem_reg[32] 
       (.C(ap_clk),
        .CE(\int_filtered_im_1_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_im_1_o_mem_reg0[0]),
        .Q(filtered_im_1_o_mem[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_1_o_mem_reg[33] 
       (.C(ap_clk),
        .CE(\int_filtered_im_1_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_im_1_o_mem_reg0[1]),
        .Q(filtered_im_1_o_mem[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_1_o_mem_reg[34] 
       (.C(ap_clk),
        .CE(\int_filtered_im_1_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_im_1_o_mem_reg0[2]),
        .Q(filtered_im_1_o_mem[32]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_1_o_mem_reg[35] 
       (.C(ap_clk),
        .CE(\int_filtered_im_1_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_im_1_o_mem_reg0[3]),
        .Q(filtered_im_1_o_mem[33]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_1_o_mem_reg[36] 
       (.C(ap_clk),
        .CE(\int_filtered_im_1_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_im_1_o_mem_reg0[4]),
        .Q(filtered_im_1_o_mem[34]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_1_o_mem_reg[37] 
       (.C(ap_clk),
        .CE(\int_filtered_im_1_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_im_1_o_mem_reg0[5]),
        .Q(filtered_im_1_o_mem[35]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_1_o_mem_reg[38] 
       (.C(ap_clk),
        .CE(\int_filtered_im_1_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_im_1_o_mem_reg0[6]),
        .Q(filtered_im_1_o_mem[36]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_1_o_mem_reg[39] 
       (.C(ap_clk),
        .CE(\int_filtered_im_1_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_im_1_o_mem_reg0[7]),
        .Q(filtered_im_1_o_mem[37]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_1_o_mem_reg[3] 
       (.C(ap_clk),
        .CE(\int_filtered_im_1_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_im_1_o_mem_reg03_out[3]),
        .Q(filtered_im_1_o_mem[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_1_o_mem_reg[40] 
       (.C(ap_clk),
        .CE(\int_filtered_im_1_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_im_1_o_mem_reg0[8]),
        .Q(filtered_im_1_o_mem[38]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_1_o_mem_reg[41] 
       (.C(ap_clk),
        .CE(\int_filtered_im_1_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_im_1_o_mem_reg0[9]),
        .Q(filtered_im_1_o_mem[39]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_1_o_mem_reg[42] 
       (.C(ap_clk),
        .CE(\int_filtered_im_1_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_im_1_o_mem_reg0[10]),
        .Q(filtered_im_1_o_mem[40]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_1_o_mem_reg[43] 
       (.C(ap_clk),
        .CE(\int_filtered_im_1_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_im_1_o_mem_reg0[11]),
        .Q(filtered_im_1_o_mem[41]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_1_o_mem_reg[44] 
       (.C(ap_clk),
        .CE(\int_filtered_im_1_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_im_1_o_mem_reg0[12]),
        .Q(filtered_im_1_o_mem[42]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_1_o_mem_reg[45] 
       (.C(ap_clk),
        .CE(\int_filtered_im_1_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_im_1_o_mem_reg0[13]),
        .Q(filtered_im_1_o_mem[43]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_1_o_mem_reg[46] 
       (.C(ap_clk),
        .CE(\int_filtered_im_1_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_im_1_o_mem_reg0[14]),
        .Q(filtered_im_1_o_mem[44]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_1_o_mem_reg[47] 
       (.C(ap_clk),
        .CE(\int_filtered_im_1_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_im_1_o_mem_reg0[15]),
        .Q(filtered_im_1_o_mem[45]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_1_o_mem_reg[48] 
       (.C(ap_clk),
        .CE(\int_filtered_im_1_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_im_1_o_mem_reg0[16]),
        .Q(filtered_im_1_o_mem[46]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_1_o_mem_reg[49] 
       (.C(ap_clk),
        .CE(\int_filtered_im_1_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_im_1_o_mem_reg0[17]),
        .Q(filtered_im_1_o_mem[47]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_1_o_mem_reg[4] 
       (.C(ap_clk),
        .CE(\int_filtered_im_1_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_im_1_o_mem_reg03_out[4]),
        .Q(filtered_im_1_o_mem[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_1_o_mem_reg[50] 
       (.C(ap_clk),
        .CE(\int_filtered_im_1_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_im_1_o_mem_reg0[18]),
        .Q(filtered_im_1_o_mem[48]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_1_o_mem_reg[51] 
       (.C(ap_clk),
        .CE(\int_filtered_im_1_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_im_1_o_mem_reg0[19]),
        .Q(filtered_im_1_o_mem[49]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_1_o_mem_reg[52] 
       (.C(ap_clk),
        .CE(\int_filtered_im_1_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_im_1_o_mem_reg0[20]),
        .Q(filtered_im_1_o_mem[50]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_1_o_mem_reg[53] 
       (.C(ap_clk),
        .CE(\int_filtered_im_1_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_im_1_o_mem_reg0[21]),
        .Q(filtered_im_1_o_mem[51]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_1_o_mem_reg[54] 
       (.C(ap_clk),
        .CE(\int_filtered_im_1_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_im_1_o_mem_reg0[22]),
        .Q(filtered_im_1_o_mem[52]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_1_o_mem_reg[55] 
       (.C(ap_clk),
        .CE(\int_filtered_im_1_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_im_1_o_mem_reg0[23]),
        .Q(filtered_im_1_o_mem[53]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_1_o_mem_reg[56] 
       (.C(ap_clk),
        .CE(\int_filtered_im_1_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_im_1_o_mem_reg0[24]),
        .Q(filtered_im_1_o_mem[54]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_1_o_mem_reg[57] 
       (.C(ap_clk),
        .CE(\int_filtered_im_1_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_im_1_o_mem_reg0[25]),
        .Q(filtered_im_1_o_mem[55]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_1_o_mem_reg[58] 
       (.C(ap_clk),
        .CE(\int_filtered_im_1_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_im_1_o_mem_reg0[26]),
        .Q(filtered_im_1_o_mem[56]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_1_o_mem_reg[59] 
       (.C(ap_clk),
        .CE(\int_filtered_im_1_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_im_1_o_mem_reg0[27]),
        .Q(filtered_im_1_o_mem[57]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_1_o_mem_reg[5] 
       (.C(ap_clk),
        .CE(\int_filtered_im_1_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_im_1_o_mem_reg03_out[5]),
        .Q(filtered_im_1_o_mem[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_1_o_mem_reg[60] 
       (.C(ap_clk),
        .CE(\int_filtered_im_1_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_im_1_o_mem_reg0[28]),
        .Q(filtered_im_1_o_mem[58]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_1_o_mem_reg[61] 
       (.C(ap_clk),
        .CE(\int_filtered_im_1_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_im_1_o_mem_reg0[29]),
        .Q(filtered_im_1_o_mem[59]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_1_o_mem_reg[62] 
       (.C(ap_clk),
        .CE(\int_filtered_im_1_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_im_1_o_mem_reg0[30]),
        .Q(filtered_im_1_o_mem[60]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_1_o_mem_reg[63] 
       (.C(ap_clk),
        .CE(\int_filtered_im_1_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_im_1_o_mem_reg0[31]),
        .Q(filtered_im_1_o_mem[61]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_1_o_mem_reg[6] 
       (.C(ap_clk),
        .CE(\int_filtered_im_1_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_im_1_o_mem_reg03_out[6]),
        .Q(filtered_im_1_o_mem[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_1_o_mem_reg[7] 
       (.C(ap_clk),
        .CE(\int_filtered_im_1_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_im_1_o_mem_reg03_out[7]),
        .Q(filtered_im_1_o_mem[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_1_o_mem_reg[8] 
       (.C(ap_clk),
        .CE(\int_filtered_im_1_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_im_1_o_mem_reg03_out[8]),
        .Q(filtered_im_1_o_mem[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_im_1_o_mem_reg[9] 
       (.C(ap_clk),
        .CE(\int_filtered_im_1_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_im_1_o_mem_reg03_out[9]),
        .Q(filtered_im_1_o_mem[7]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_0_o_mem[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_filtered_real_0_o_mem_reg_n_0_[0] ),
        .O(int_filtered_real_0_o_mem_reg05_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_0_o_mem[10]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(filtered_real_0_o_mem[8]),
        .O(int_filtered_real_0_o_mem_reg05_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_0_o_mem[11]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(filtered_real_0_o_mem[9]),
        .O(int_filtered_real_0_o_mem_reg05_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_0_o_mem[12]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(filtered_real_0_o_mem[10]),
        .O(int_filtered_real_0_o_mem_reg05_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_0_o_mem[13]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(filtered_real_0_o_mem[11]),
        .O(int_filtered_real_0_o_mem_reg05_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_0_o_mem[14]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(filtered_real_0_o_mem[12]),
        .O(int_filtered_real_0_o_mem_reg05_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_0_o_mem[15]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(filtered_real_0_o_mem[13]),
        .O(int_filtered_real_0_o_mem_reg05_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_0_o_mem[16]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(filtered_real_0_o_mem[14]),
        .O(int_filtered_real_0_o_mem_reg05_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_0_o_mem[17]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(filtered_real_0_o_mem[15]),
        .O(int_filtered_real_0_o_mem_reg05_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_0_o_mem[18]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(filtered_real_0_o_mem[16]),
        .O(int_filtered_real_0_o_mem_reg05_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_0_o_mem[19]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(filtered_real_0_o_mem[17]),
        .O(int_filtered_real_0_o_mem_reg05_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_0_o_mem[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_filtered_real_0_o_mem_reg_n_0_[1] ),
        .O(int_filtered_real_0_o_mem_reg05_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_0_o_mem[20]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(filtered_real_0_o_mem[18]),
        .O(int_filtered_real_0_o_mem_reg05_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_0_o_mem[21]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(filtered_real_0_o_mem[19]),
        .O(int_filtered_real_0_o_mem_reg05_out[21]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_0_o_mem[22]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(filtered_real_0_o_mem[20]),
        .O(int_filtered_real_0_o_mem_reg05_out[22]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_0_o_mem[23]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(filtered_real_0_o_mem[21]),
        .O(int_filtered_real_0_o_mem_reg05_out[23]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_0_o_mem[24]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(filtered_real_0_o_mem[22]),
        .O(int_filtered_real_0_o_mem_reg05_out[24]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_0_o_mem[25]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(filtered_real_0_o_mem[23]),
        .O(int_filtered_real_0_o_mem_reg05_out[25]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_0_o_mem[26]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(filtered_real_0_o_mem[24]),
        .O(int_filtered_real_0_o_mem_reg05_out[26]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_0_o_mem[27]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(filtered_real_0_o_mem[25]),
        .O(int_filtered_real_0_o_mem_reg05_out[27]));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_0_o_mem[28]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(filtered_real_0_o_mem[26]),
        .O(int_filtered_real_0_o_mem_reg05_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_0_o_mem[29]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(filtered_real_0_o_mem[27]),
        .O(int_filtered_real_0_o_mem_reg05_out[29]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_0_o_mem[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(filtered_real_0_o_mem[0]),
        .O(int_filtered_real_0_o_mem_reg05_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_0_o_mem[30]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(filtered_real_0_o_mem[28]),
        .O(int_filtered_real_0_o_mem_reg05_out[30]));
  LUT5 #(
    .INIT(32'h80000000)) 
    \int_filtered_real_0_o_mem[31]_i_1 
       (.I0(\waddr_reg_n_0_[6] ),
        .I1(\int_raw_data_real_o_mem[63]_i_3_n_0 ),
        .I2(\waddr_reg_n_0_[4] ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(\waddr_reg_n_0_[2] ),
        .O(\int_filtered_real_0_o_mem[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_0_o_mem[31]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(filtered_real_0_o_mem[29]),
        .O(int_filtered_real_0_o_mem_reg05_out[31]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_0_o_mem[32]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(filtered_real_0_o_mem[30]),
        .O(int_filtered_real_0_o_mem_reg0[0]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_0_o_mem[33]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(filtered_real_0_o_mem[31]),
        .O(int_filtered_real_0_o_mem_reg0[1]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_0_o_mem[34]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(filtered_real_0_o_mem[32]),
        .O(int_filtered_real_0_o_mem_reg0[2]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_0_o_mem[35]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(filtered_real_0_o_mem[33]),
        .O(int_filtered_real_0_o_mem_reg0[3]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_0_o_mem[36]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(filtered_real_0_o_mem[34]),
        .O(int_filtered_real_0_o_mem_reg0[4]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_0_o_mem[37]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(filtered_real_0_o_mem[35]),
        .O(int_filtered_real_0_o_mem_reg0[5]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_0_o_mem[38]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(filtered_real_0_o_mem[36]),
        .O(int_filtered_real_0_o_mem_reg0[6]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_0_o_mem[39]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(filtered_real_0_o_mem[37]),
        .O(int_filtered_real_0_o_mem_reg0[7]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_0_o_mem[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(filtered_real_0_o_mem[1]),
        .O(int_filtered_real_0_o_mem_reg05_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_0_o_mem[40]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(filtered_real_0_o_mem[38]),
        .O(int_filtered_real_0_o_mem_reg0[8]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_0_o_mem[41]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(filtered_real_0_o_mem[39]),
        .O(int_filtered_real_0_o_mem_reg0[9]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_0_o_mem[42]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(filtered_real_0_o_mem[40]),
        .O(int_filtered_real_0_o_mem_reg0[10]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_0_o_mem[43]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(filtered_real_0_o_mem[41]),
        .O(int_filtered_real_0_o_mem_reg0[11]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_0_o_mem[44]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(filtered_real_0_o_mem[42]),
        .O(int_filtered_real_0_o_mem_reg0[12]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_0_o_mem[45]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(filtered_real_0_o_mem[43]),
        .O(int_filtered_real_0_o_mem_reg0[13]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_0_o_mem[46]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(filtered_real_0_o_mem[44]),
        .O(int_filtered_real_0_o_mem_reg0[14]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_0_o_mem[47]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(filtered_real_0_o_mem[45]),
        .O(int_filtered_real_0_o_mem_reg0[15]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_0_o_mem[48]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(filtered_real_0_o_mem[46]),
        .O(int_filtered_real_0_o_mem_reg0[16]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_0_o_mem[49]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(filtered_real_0_o_mem[47]),
        .O(int_filtered_real_0_o_mem_reg0[17]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_0_o_mem[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(filtered_real_0_o_mem[2]),
        .O(int_filtered_real_0_o_mem_reg05_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_0_o_mem[50]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(filtered_real_0_o_mem[48]),
        .O(int_filtered_real_0_o_mem_reg0[18]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_0_o_mem[51]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(filtered_real_0_o_mem[49]),
        .O(int_filtered_real_0_o_mem_reg0[19]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_0_o_mem[52]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(filtered_real_0_o_mem[50]),
        .O(int_filtered_real_0_o_mem_reg0[20]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_0_o_mem[53]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(filtered_real_0_o_mem[51]),
        .O(int_filtered_real_0_o_mem_reg0[21]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_0_o_mem[54]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(filtered_real_0_o_mem[52]),
        .O(int_filtered_real_0_o_mem_reg0[22]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_0_o_mem[55]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(filtered_real_0_o_mem[53]),
        .O(int_filtered_real_0_o_mem_reg0[23]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_0_o_mem[56]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(filtered_real_0_o_mem[54]),
        .O(int_filtered_real_0_o_mem_reg0[24]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_0_o_mem[57]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(filtered_real_0_o_mem[55]),
        .O(int_filtered_real_0_o_mem_reg0[25]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_0_o_mem[58]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(filtered_real_0_o_mem[56]),
        .O(int_filtered_real_0_o_mem_reg0[26]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_0_o_mem[59]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(filtered_real_0_o_mem[57]),
        .O(int_filtered_real_0_o_mem_reg0[27]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_0_o_mem[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(filtered_real_0_o_mem[3]),
        .O(int_filtered_real_0_o_mem_reg05_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_0_o_mem[60]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(filtered_real_0_o_mem[58]),
        .O(int_filtered_real_0_o_mem_reg0[28]));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_0_o_mem[61]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(filtered_real_0_o_mem[59]),
        .O(int_filtered_real_0_o_mem_reg0[29]));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_0_o_mem[62]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(filtered_real_0_o_mem[60]),
        .O(int_filtered_real_0_o_mem_reg0[30]));
  LUT3 #(
    .INIT(8'h02)) 
    \int_filtered_real_0_o_mem[63]_i_1 
       (.I0(\int_filtered_real_0_o_mem[63]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[2] ),
        .O(\int_filtered_real_0_o_mem[63]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_0_o_mem[63]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(filtered_real_0_o_mem[61]),
        .O(int_filtered_real_0_o_mem_reg0[31]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h00001000)) 
    \int_filtered_real_0_o_mem[63]_i_3 
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(\waddr_reg_n_0_[6] ),
        .I2(\waddr_reg_n_0_[7] ),
        .I3(\int_filtered_real_0_o_mem[63]_i_4_n_0 ),
        .I4(\waddr_reg_n_0_[4] ),
        .O(\int_filtered_real_0_o_mem[63]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h0040)) 
    \int_filtered_real_0_o_mem[63]_i_4 
       (.I0(\waddr_reg_n_0_[0] ),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(s_axi_control_WVALID),
        .I3(\waddr_reg_n_0_[1] ),
        .O(\int_filtered_real_0_o_mem[63]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_0_o_mem[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(filtered_real_0_o_mem[4]),
        .O(int_filtered_real_0_o_mem_reg05_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_0_o_mem[7]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(filtered_real_0_o_mem[5]),
        .O(int_filtered_real_0_o_mem_reg05_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_0_o_mem[8]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(filtered_real_0_o_mem[6]),
        .O(int_filtered_real_0_o_mem_reg05_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_0_o_mem[9]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(filtered_real_0_o_mem[7]),
        .O(int_filtered_real_0_o_mem_reg05_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_0_o_mem_reg[0] 
       (.C(ap_clk),
        .CE(\int_filtered_real_0_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_real_0_o_mem_reg05_out[0]),
        .Q(\int_filtered_real_0_o_mem_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_0_o_mem_reg[10] 
       (.C(ap_clk),
        .CE(\int_filtered_real_0_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_real_0_o_mem_reg05_out[10]),
        .Q(filtered_real_0_o_mem[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_0_o_mem_reg[11] 
       (.C(ap_clk),
        .CE(\int_filtered_real_0_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_real_0_o_mem_reg05_out[11]),
        .Q(filtered_real_0_o_mem[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_0_o_mem_reg[12] 
       (.C(ap_clk),
        .CE(\int_filtered_real_0_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_real_0_o_mem_reg05_out[12]),
        .Q(filtered_real_0_o_mem[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_0_o_mem_reg[13] 
       (.C(ap_clk),
        .CE(\int_filtered_real_0_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_real_0_o_mem_reg05_out[13]),
        .Q(filtered_real_0_o_mem[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_0_o_mem_reg[14] 
       (.C(ap_clk),
        .CE(\int_filtered_real_0_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_real_0_o_mem_reg05_out[14]),
        .Q(filtered_real_0_o_mem[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_0_o_mem_reg[15] 
       (.C(ap_clk),
        .CE(\int_filtered_real_0_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_real_0_o_mem_reg05_out[15]),
        .Q(filtered_real_0_o_mem[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_0_o_mem_reg[16] 
       (.C(ap_clk),
        .CE(\int_filtered_real_0_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_real_0_o_mem_reg05_out[16]),
        .Q(filtered_real_0_o_mem[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_0_o_mem_reg[17] 
       (.C(ap_clk),
        .CE(\int_filtered_real_0_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_real_0_o_mem_reg05_out[17]),
        .Q(filtered_real_0_o_mem[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_0_o_mem_reg[18] 
       (.C(ap_clk),
        .CE(\int_filtered_real_0_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_real_0_o_mem_reg05_out[18]),
        .Q(filtered_real_0_o_mem[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_0_o_mem_reg[19] 
       (.C(ap_clk),
        .CE(\int_filtered_real_0_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_real_0_o_mem_reg05_out[19]),
        .Q(filtered_real_0_o_mem[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_0_o_mem_reg[1] 
       (.C(ap_clk),
        .CE(\int_filtered_real_0_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_real_0_o_mem_reg05_out[1]),
        .Q(\int_filtered_real_0_o_mem_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_0_o_mem_reg[20] 
       (.C(ap_clk),
        .CE(\int_filtered_real_0_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_real_0_o_mem_reg05_out[20]),
        .Q(filtered_real_0_o_mem[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_0_o_mem_reg[21] 
       (.C(ap_clk),
        .CE(\int_filtered_real_0_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_real_0_o_mem_reg05_out[21]),
        .Q(filtered_real_0_o_mem[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_0_o_mem_reg[22] 
       (.C(ap_clk),
        .CE(\int_filtered_real_0_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_real_0_o_mem_reg05_out[22]),
        .Q(filtered_real_0_o_mem[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_0_o_mem_reg[23] 
       (.C(ap_clk),
        .CE(\int_filtered_real_0_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_real_0_o_mem_reg05_out[23]),
        .Q(filtered_real_0_o_mem[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_0_o_mem_reg[24] 
       (.C(ap_clk),
        .CE(\int_filtered_real_0_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_real_0_o_mem_reg05_out[24]),
        .Q(filtered_real_0_o_mem[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_0_o_mem_reg[25] 
       (.C(ap_clk),
        .CE(\int_filtered_real_0_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_real_0_o_mem_reg05_out[25]),
        .Q(filtered_real_0_o_mem[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_0_o_mem_reg[26] 
       (.C(ap_clk),
        .CE(\int_filtered_real_0_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_real_0_o_mem_reg05_out[26]),
        .Q(filtered_real_0_o_mem[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_0_o_mem_reg[27] 
       (.C(ap_clk),
        .CE(\int_filtered_real_0_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_real_0_o_mem_reg05_out[27]),
        .Q(filtered_real_0_o_mem[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_0_o_mem_reg[28] 
       (.C(ap_clk),
        .CE(\int_filtered_real_0_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_real_0_o_mem_reg05_out[28]),
        .Q(filtered_real_0_o_mem[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_0_o_mem_reg[29] 
       (.C(ap_clk),
        .CE(\int_filtered_real_0_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_real_0_o_mem_reg05_out[29]),
        .Q(filtered_real_0_o_mem[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_0_o_mem_reg[2] 
       (.C(ap_clk),
        .CE(\int_filtered_real_0_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_real_0_o_mem_reg05_out[2]),
        .Q(filtered_real_0_o_mem[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_0_o_mem_reg[30] 
       (.C(ap_clk),
        .CE(\int_filtered_real_0_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_real_0_o_mem_reg05_out[30]),
        .Q(filtered_real_0_o_mem[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_0_o_mem_reg[31] 
       (.C(ap_clk),
        .CE(\int_filtered_real_0_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_real_0_o_mem_reg05_out[31]),
        .Q(filtered_real_0_o_mem[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_0_o_mem_reg[32] 
       (.C(ap_clk),
        .CE(\int_filtered_real_0_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_real_0_o_mem_reg0[0]),
        .Q(filtered_real_0_o_mem[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_0_o_mem_reg[33] 
       (.C(ap_clk),
        .CE(\int_filtered_real_0_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_real_0_o_mem_reg0[1]),
        .Q(filtered_real_0_o_mem[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_0_o_mem_reg[34] 
       (.C(ap_clk),
        .CE(\int_filtered_real_0_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_real_0_o_mem_reg0[2]),
        .Q(filtered_real_0_o_mem[32]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_0_o_mem_reg[35] 
       (.C(ap_clk),
        .CE(\int_filtered_real_0_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_real_0_o_mem_reg0[3]),
        .Q(filtered_real_0_o_mem[33]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_0_o_mem_reg[36] 
       (.C(ap_clk),
        .CE(\int_filtered_real_0_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_real_0_o_mem_reg0[4]),
        .Q(filtered_real_0_o_mem[34]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_0_o_mem_reg[37] 
       (.C(ap_clk),
        .CE(\int_filtered_real_0_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_real_0_o_mem_reg0[5]),
        .Q(filtered_real_0_o_mem[35]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_0_o_mem_reg[38] 
       (.C(ap_clk),
        .CE(\int_filtered_real_0_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_real_0_o_mem_reg0[6]),
        .Q(filtered_real_0_o_mem[36]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_0_o_mem_reg[39] 
       (.C(ap_clk),
        .CE(\int_filtered_real_0_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_real_0_o_mem_reg0[7]),
        .Q(filtered_real_0_o_mem[37]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_0_o_mem_reg[3] 
       (.C(ap_clk),
        .CE(\int_filtered_real_0_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_real_0_o_mem_reg05_out[3]),
        .Q(filtered_real_0_o_mem[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_0_o_mem_reg[40] 
       (.C(ap_clk),
        .CE(\int_filtered_real_0_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_real_0_o_mem_reg0[8]),
        .Q(filtered_real_0_o_mem[38]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_0_o_mem_reg[41] 
       (.C(ap_clk),
        .CE(\int_filtered_real_0_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_real_0_o_mem_reg0[9]),
        .Q(filtered_real_0_o_mem[39]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_0_o_mem_reg[42] 
       (.C(ap_clk),
        .CE(\int_filtered_real_0_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_real_0_o_mem_reg0[10]),
        .Q(filtered_real_0_o_mem[40]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_0_o_mem_reg[43] 
       (.C(ap_clk),
        .CE(\int_filtered_real_0_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_real_0_o_mem_reg0[11]),
        .Q(filtered_real_0_o_mem[41]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_0_o_mem_reg[44] 
       (.C(ap_clk),
        .CE(\int_filtered_real_0_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_real_0_o_mem_reg0[12]),
        .Q(filtered_real_0_o_mem[42]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_0_o_mem_reg[45] 
       (.C(ap_clk),
        .CE(\int_filtered_real_0_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_real_0_o_mem_reg0[13]),
        .Q(filtered_real_0_o_mem[43]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_0_o_mem_reg[46] 
       (.C(ap_clk),
        .CE(\int_filtered_real_0_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_real_0_o_mem_reg0[14]),
        .Q(filtered_real_0_o_mem[44]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_0_o_mem_reg[47] 
       (.C(ap_clk),
        .CE(\int_filtered_real_0_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_real_0_o_mem_reg0[15]),
        .Q(filtered_real_0_o_mem[45]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_0_o_mem_reg[48] 
       (.C(ap_clk),
        .CE(\int_filtered_real_0_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_real_0_o_mem_reg0[16]),
        .Q(filtered_real_0_o_mem[46]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_0_o_mem_reg[49] 
       (.C(ap_clk),
        .CE(\int_filtered_real_0_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_real_0_o_mem_reg0[17]),
        .Q(filtered_real_0_o_mem[47]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_0_o_mem_reg[4] 
       (.C(ap_clk),
        .CE(\int_filtered_real_0_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_real_0_o_mem_reg05_out[4]),
        .Q(filtered_real_0_o_mem[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_0_o_mem_reg[50] 
       (.C(ap_clk),
        .CE(\int_filtered_real_0_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_real_0_o_mem_reg0[18]),
        .Q(filtered_real_0_o_mem[48]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_0_o_mem_reg[51] 
       (.C(ap_clk),
        .CE(\int_filtered_real_0_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_real_0_o_mem_reg0[19]),
        .Q(filtered_real_0_o_mem[49]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_0_o_mem_reg[52] 
       (.C(ap_clk),
        .CE(\int_filtered_real_0_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_real_0_o_mem_reg0[20]),
        .Q(filtered_real_0_o_mem[50]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_0_o_mem_reg[53] 
       (.C(ap_clk),
        .CE(\int_filtered_real_0_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_real_0_o_mem_reg0[21]),
        .Q(filtered_real_0_o_mem[51]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_0_o_mem_reg[54] 
       (.C(ap_clk),
        .CE(\int_filtered_real_0_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_real_0_o_mem_reg0[22]),
        .Q(filtered_real_0_o_mem[52]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_0_o_mem_reg[55] 
       (.C(ap_clk),
        .CE(\int_filtered_real_0_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_real_0_o_mem_reg0[23]),
        .Q(filtered_real_0_o_mem[53]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_0_o_mem_reg[56] 
       (.C(ap_clk),
        .CE(\int_filtered_real_0_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_real_0_o_mem_reg0[24]),
        .Q(filtered_real_0_o_mem[54]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_0_o_mem_reg[57] 
       (.C(ap_clk),
        .CE(\int_filtered_real_0_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_real_0_o_mem_reg0[25]),
        .Q(filtered_real_0_o_mem[55]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_0_o_mem_reg[58] 
       (.C(ap_clk),
        .CE(\int_filtered_real_0_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_real_0_o_mem_reg0[26]),
        .Q(filtered_real_0_o_mem[56]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_0_o_mem_reg[59] 
       (.C(ap_clk),
        .CE(\int_filtered_real_0_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_real_0_o_mem_reg0[27]),
        .Q(filtered_real_0_o_mem[57]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_0_o_mem_reg[5] 
       (.C(ap_clk),
        .CE(\int_filtered_real_0_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_real_0_o_mem_reg05_out[5]),
        .Q(filtered_real_0_o_mem[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_0_o_mem_reg[60] 
       (.C(ap_clk),
        .CE(\int_filtered_real_0_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_real_0_o_mem_reg0[28]),
        .Q(filtered_real_0_o_mem[58]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_0_o_mem_reg[61] 
       (.C(ap_clk),
        .CE(\int_filtered_real_0_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_real_0_o_mem_reg0[29]),
        .Q(filtered_real_0_o_mem[59]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_0_o_mem_reg[62] 
       (.C(ap_clk),
        .CE(\int_filtered_real_0_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_real_0_o_mem_reg0[30]),
        .Q(filtered_real_0_o_mem[60]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_0_o_mem_reg[63] 
       (.C(ap_clk),
        .CE(\int_filtered_real_0_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_real_0_o_mem_reg0[31]),
        .Q(filtered_real_0_o_mem[61]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_0_o_mem_reg[6] 
       (.C(ap_clk),
        .CE(\int_filtered_real_0_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_real_0_o_mem_reg05_out[6]),
        .Q(filtered_real_0_o_mem[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_0_o_mem_reg[7] 
       (.C(ap_clk),
        .CE(\int_filtered_real_0_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_real_0_o_mem_reg05_out[7]),
        .Q(filtered_real_0_o_mem[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_0_o_mem_reg[8] 
       (.C(ap_clk),
        .CE(\int_filtered_real_0_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_real_0_o_mem_reg05_out[8]),
        .Q(filtered_real_0_o_mem[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_0_o_mem_reg[9] 
       (.C(ap_clk),
        .CE(\int_filtered_real_0_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_real_0_o_mem_reg05_out[9]),
        .Q(filtered_real_0_o_mem[7]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_1_o_mem[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_filtered_real_1_o_mem_reg_n_0_[0] ),
        .O(int_filtered_real_1_o_mem_reg01_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_1_o_mem[10]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(filtered_real_1_o_mem[8]),
        .O(int_filtered_real_1_o_mem_reg01_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_1_o_mem[11]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(filtered_real_1_o_mem[9]),
        .O(int_filtered_real_1_o_mem_reg01_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_1_o_mem[12]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(filtered_real_1_o_mem[10]),
        .O(int_filtered_real_1_o_mem_reg01_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_1_o_mem[13]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(filtered_real_1_o_mem[11]),
        .O(int_filtered_real_1_o_mem_reg01_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_1_o_mem[14]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(filtered_real_1_o_mem[12]),
        .O(int_filtered_real_1_o_mem_reg01_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_1_o_mem[15]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(filtered_real_1_o_mem[13]),
        .O(int_filtered_real_1_o_mem_reg01_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_1_o_mem[16]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(filtered_real_1_o_mem[14]),
        .O(int_filtered_real_1_o_mem_reg01_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_1_o_mem[17]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(filtered_real_1_o_mem[15]),
        .O(int_filtered_real_1_o_mem_reg01_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_1_o_mem[18]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(filtered_real_1_o_mem[16]),
        .O(int_filtered_real_1_o_mem_reg01_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_1_o_mem[19]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(filtered_real_1_o_mem[17]),
        .O(int_filtered_real_1_o_mem_reg01_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_1_o_mem[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_filtered_real_1_o_mem_reg_n_0_[1] ),
        .O(int_filtered_real_1_o_mem_reg01_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_1_o_mem[20]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(filtered_real_1_o_mem[18]),
        .O(int_filtered_real_1_o_mem_reg01_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_1_o_mem[21]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(filtered_real_1_o_mem[19]),
        .O(int_filtered_real_1_o_mem_reg01_out[21]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_1_o_mem[22]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(filtered_real_1_o_mem[20]),
        .O(int_filtered_real_1_o_mem_reg01_out[22]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_1_o_mem[23]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(filtered_real_1_o_mem[21]),
        .O(int_filtered_real_1_o_mem_reg01_out[23]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_1_o_mem[24]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(filtered_real_1_o_mem[22]),
        .O(int_filtered_real_1_o_mem_reg01_out[24]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_1_o_mem[25]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(filtered_real_1_o_mem[23]),
        .O(int_filtered_real_1_o_mem_reg01_out[25]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_1_o_mem[26]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(filtered_real_1_o_mem[24]),
        .O(int_filtered_real_1_o_mem_reg01_out[26]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_1_o_mem[27]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(filtered_real_1_o_mem[25]),
        .O(int_filtered_real_1_o_mem_reg01_out[27]));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_1_o_mem[28]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(filtered_real_1_o_mem[26]),
        .O(int_filtered_real_1_o_mem_reg01_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_1_o_mem[29]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(filtered_real_1_o_mem[27]),
        .O(int_filtered_real_1_o_mem_reg01_out[29]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_1_o_mem[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(filtered_real_1_o_mem[0]),
        .O(int_filtered_real_1_o_mem_reg01_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_1_o_mem[30]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(filtered_real_1_o_mem[28]),
        .O(int_filtered_real_1_o_mem_reg01_out[30]));
  LUT3 #(
    .INIT(8'h08)) 
    \int_filtered_real_1_o_mem[31]_i_1 
       (.I0(\int_filtered_real_1_o_mem[31]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(\waddr_reg_n_0_[3] ),
        .O(\int_filtered_real_1_o_mem[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_1_o_mem[31]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(filtered_real_1_o_mem[29]),
        .O(int_filtered_real_1_o_mem_reg01_out[31]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h00000080)) 
    \int_filtered_real_1_o_mem[31]_i_3 
       (.I0(\waddr_reg_n_0_[4] ),
        .I1(\int_filtered_real_0_o_mem[63]_i_4_n_0 ),
        .I2(\waddr_reg_n_0_[7] ),
        .I3(\waddr_reg_n_0_[6] ),
        .I4(\waddr_reg_n_0_[5] ),
        .O(\int_filtered_real_1_o_mem[31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_1_o_mem[32]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(filtered_real_1_o_mem[30]),
        .O(int_filtered_real_1_o_mem_reg0[0]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_1_o_mem[33]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(filtered_real_1_o_mem[31]),
        .O(int_filtered_real_1_o_mem_reg0[1]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_1_o_mem[34]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(filtered_real_1_o_mem[32]),
        .O(int_filtered_real_1_o_mem_reg0[2]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_1_o_mem[35]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(filtered_real_1_o_mem[33]),
        .O(int_filtered_real_1_o_mem_reg0[3]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_1_o_mem[36]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(filtered_real_1_o_mem[34]),
        .O(int_filtered_real_1_o_mem_reg0[4]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_1_o_mem[37]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(filtered_real_1_o_mem[35]),
        .O(int_filtered_real_1_o_mem_reg0[5]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_1_o_mem[38]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(filtered_real_1_o_mem[36]),
        .O(int_filtered_real_1_o_mem_reg0[6]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_1_o_mem[39]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(filtered_real_1_o_mem[37]),
        .O(int_filtered_real_1_o_mem_reg0[7]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_1_o_mem[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(filtered_real_1_o_mem[1]),
        .O(int_filtered_real_1_o_mem_reg01_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_1_o_mem[40]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(filtered_real_1_o_mem[38]),
        .O(int_filtered_real_1_o_mem_reg0[8]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_1_o_mem[41]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(filtered_real_1_o_mem[39]),
        .O(int_filtered_real_1_o_mem_reg0[9]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_1_o_mem[42]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(filtered_real_1_o_mem[40]),
        .O(int_filtered_real_1_o_mem_reg0[10]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_1_o_mem[43]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(filtered_real_1_o_mem[41]),
        .O(int_filtered_real_1_o_mem_reg0[11]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_1_o_mem[44]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(filtered_real_1_o_mem[42]),
        .O(int_filtered_real_1_o_mem_reg0[12]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_1_o_mem[45]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(filtered_real_1_o_mem[43]),
        .O(int_filtered_real_1_o_mem_reg0[13]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_1_o_mem[46]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(filtered_real_1_o_mem[44]),
        .O(int_filtered_real_1_o_mem_reg0[14]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_1_o_mem[47]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(filtered_real_1_o_mem[45]),
        .O(int_filtered_real_1_o_mem_reg0[15]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_1_o_mem[48]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(filtered_real_1_o_mem[46]),
        .O(int_filtered_real_1_o_mem_reg0[16]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_1_o_mem[49]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(filtered_real_1_o_mem[47]),
        .O(int_filtered_real_1_o_mem_reg0[17]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_1_o_mem[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(filtered_real_1_o_mem[2]),
        .O(int_filtered_real_1_o_mem_reg01_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_1_o_mem[50]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(filtered_real_1_o_mem[48]),
        .O(int_filtered_real_1_o_mem_reg0[18]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_1_o_mem[51]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(filtered_real_1_o_mem[49]),
        .O(int_filtered_real_1_o_mem_reg0[19]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_1_o_mem[52]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(filtered_real_1_o_mem[50]),
        .O(int_filtered_real_1_o_mem_reg0[20]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_1_o_mem[53]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(filtered_real_1_o_mem[51]),
        .O(int_filtered_real_1_o_mem_reg0[21]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_1_o_mem[54]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(filtered_real_1_o_mem[52]),
        .O(int_filtered_real_1_o_mem_reg0[22]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_1_o_mem[55]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(filtered_real_1_o_mem[53]),
        .O(int_filtered_real_1_o_mem_reg0[23]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_1_o_mem[56]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(filtered_real_1_o_mem[54]),
        .O(int_filtered_real_1_o_mem_reg0[24]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_1_o_mem[57]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(filtered_real_1_o_mem[55]),
        .O(int_filtered_real_1_o_mem_reg0[25]));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_1_o_mem[58]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(filtered_real_1_o_mem[56]),
        .O(int_filtered_real_1_o_mem_reg0[26]));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_1_o_mem[59]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(filtered_real_1_o_mem[57]),
        .O(int_filtered_real_1_o_mem_reg0[27]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_1_o_mem[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(filtered_real_1_o_mem[3]),
        .O(int_filtered_real_1_o_mem_reg01_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_1_o_mem[60]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(filtered_real_1_o_mem[58]),
        .O(int_filtered_real_1_o_mem_reg0[28]));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_1_o_mem[61]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(filtered_real_1_o_mem[59]),
        .O(int_filtered_real_1_o_mem_reg0[29]));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_1_o_mem[62]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(filtered_real_1_o_mem[60]),
        .O(int_filtered_real_1_o_mem_reg0[30]));
  LUT3 #(
    .INIT(8'h08)) 
    \int_filtered_real_1_o_mem[63]_i_1 
       (.I0(\int_filtered_real_1_o_mem[31]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[2] ),
        .O(\int_filtered_real_1_o_mem[63]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_1_o_mem[63]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(filtered_real_1_o_mem[61]),
        .O(int_filtered_real_1_o_mem_reg0[31]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_1_o_mem[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(filtered_real_1_o_mem[4]),
        .O(int_filtered_real_1_o_mem_reg01_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_1_o_mem[7]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(filtered_real_1_o_mem[5]),
        .O(int_filtered_real_1_o_mem_reg01_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_1_o_mem[8]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(filtered_real_1_o_mem[6]),
        .O(int_filtered_real_1_o_mem_reg01_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filtered_real_1_o_mem[9]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(filtered_real_1_o_mem[7]),
        .O(int_filtered_real_1_o_mem_reg01_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_1_o_mem_reg[0] 
       (.C(ap_clk),
        .CE(\int_filtered_real_1_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_real_1_o_mem_reg01_out[0]),
        .Q(\int_filtered_real_1_o_mem_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_1_o_mem_reg[10] 
       (.C(ap_clk),
        .CE(\int_filtered_real_1_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_real_1_o_mem_reg01_out[10]),
        .Q(filtered_real_1_o_mem[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_1_o_mem_reg[11] 
       (.C(ap_clk),
        .CE(\int_filtered_real_1_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_real_1_o_mem_reg01_out[11]),
        .Q(filtered_real_1_o_mem[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_1_o_mem_reg[12] 
       (.C(ap_clk),
        .CE(\int_filtered_real_1_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_real_1_o_mem_reg01_out[12]),
        .Q(filtered_real_1_o_mem[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_1_o_mem_reg[13] 
       (.C(ap_clk),
        .CE(\int_filtered_real_1_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_real_1_o_mem_reg01_out[13]),
        .Q(filtered_real_1_o_mem[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_1_o_mem_reg[14] 
       (.C(ap_clk),
        .CE(\int_filtered_real_1_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_real_1_o_mem_reg01_out[14]),
        .Q(filtered_real_1_o_mem[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_1_o_mem_reg[15] 
       (.C(ap_clk),
        .CE(\int_filtered_real_1_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_real_1_o_mem_reg01_out[15]),
        .Q(filtered_real_1_o_mem[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_1_o_mem_reg[16] 
       (.C(ap_clk),
        .CE(\int_filtered_real_1_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_real_1_o_mem_reg01_out[16]),
        .Q(filtered_real_1_o_mem[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_1_o_mem_reg[17] 
       (.C(ap_clk),
        .CE(\int_filtered_real_1_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_real_1_o_mem_reg01_out[17]),
        .Q(filtered_real_1_o_mem[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_1_o_mem_reg[18] 
       (.C(ap_clk),
        .CE(\int_filtered_real_1_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_real_1_o_mem_reg01_out[18]),
        .Q(filtered_real_1_o_mem[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_1_o_mem_reg[19] 
       (.C(ap_clk),
        .CE(\int_filtered_real_1_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_real_1_o_mem_reg01_out[19]),
        .Q(filtered_real_1_o_mem[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_1_o_mem_reg[1] 
       (.C(ap_clk),
        .CE(\int_filtered_real_1_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_real_1_o_mem_reg01_out[1]),
        .Q(\int_filtered_real_1_o_mem_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_1_o_mem_reg[20] 
       (.C(ap_clk),
        .CE(\int_filtered_real_1_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_real_1_o_mem_reg01_out[20]),
        .Q(filtered_real_1_o_mem[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_1_o_mem_reg[21] 
       (.C(ap_clk),
        .CE(\int_filtered_real_1_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_real_1_o_mem_reg01_out[21]),
        .Q(filtered_real_1_o_mem[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_1_o_mem_reg[22] 
       (.C(ap_clk),
        .CE(\int_filtered_real_1_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_real_1_o_mem_reg01_out[22]),
        .Q(filtered_real_1_o_mem[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_1_o_mem_reg[23] 
       (.C(ap_clk),
        .CE(\int_filtered_real_1_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_real_1_o_mem_reg01_out[23]),
        .Q(filtered_real_1_o_mem[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_1_o_mem_reg[24] 
       (.C(ap_clk),
        .CE(\int_filtered_real_1_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_real_1_o_mem_reg01_out[24]),
        .Q(filtered_real_1_o_mem[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_1_o_mem_reg[25] 
       (.C(ap_clk),
        .CE(\int_filtered_real_1_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_real_1_o_mem_reg01_out[25]),
        .Q(filtered_real_1_o_mem[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_1_o_mem_reg[26] 
       (.C(ap_clk),
        .CE(\int_filtered_real_1_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_real_1_o_mem_reg01_out[26]),
        .Q(filtered_real_1_o_mem[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_1_o_mem_reg[27] 
       (.C(ap_clk),
        .CE(\int_filtered_real_1_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_real_1_o_mem_reg01_out[27]),
        .Q(filtered_real_1_o_mem[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_1_o_mem_reg[28] 
       (.C(ap_clk),
        .CE(\int_filtered_real_1_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_real_1_o_mem_reg01_out[28]),
        .Q(filtered_real_1_o_mem[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_1_o_mem_reg[29] 
       (.C(ap_clk),
        .CE(\int_filtered_real_1_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_real_1_o_mem_reg01_out[29]),
        .Q(filtered_real_1_o_mem[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_1_o_mem_reg[2] 
       (.C(ap_clk),
        .CE(\int_filtered_real_1_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_real_1_o_mem_reg01_out[2]),
        .Q(filtered_real_1_o_mem[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_1_o_mem_reg[30] 
       (.C(ap_clk),
        .CE(\int_filtered_real_1_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_real_1_o_mem_reg01_out[30]),
        .Q(filtered_real_1_o_mem[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_1_o_mem_reg[31] 
       (.C(ap_clk),
        .CE(\int_filtered_real_1_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_real_1_o_mem_reg01_out[31]),
        .Q(filtered_real_1_o_mem[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_1_o_mem_reg[32] 
       (.C(ap_clk),
        .CE(\int_filtered_real_1_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_real_1_o_mem_reg0[0]),
        .Q(filtered_real_1_o_mem[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_1_o_mem_reg[33] 
       (.C(ap_clk),
        .CE(\int_filtered_real_1_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_real_1_o_mem_reg0[1]),
        .Q(filtered_real_1_o_mem[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_1_o_mem_reg[34] 
       (.C(ap_clk),
        .CE(\int_filtered_real_1_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_real_1_o_mem_reg0[2]),
        .Q(filtered_real_1_o_mem[32]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_1_o_mem_reg[35] 
       (.C(ap_clk),
        .CE(\int_filtered_real_1_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_real_1_o_mem_reg0[3]),
        .Q(filtered_real_1_o_mem[33]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_1_o_mem_reg[36] 
       (.C(ap_clk),
        .CE(\int_filtered_real_1_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_real_1_o_mem_reg0[4]),
        .Q(filtered_real_1_o_mem[34]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_1_o_mem_reg[37] 
       (.C(ap_clk),
        .CE(\int_filtered_real_1_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_real_1_o_mem_reg0[5]),
        .Q(filtered_real_1_o_mem[35]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_1_o_mem_reg[38] 
       (.C(ap_clk),
        .CE(\int_filtered_real_1_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_real_1_o_mem_reg0[6]),
        .Q(filtered_real_1_o_mem[36]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_1_o_mem_reg[39] 
       (.C(ap_clk),
        .CE(\int_filtered_real_1_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_real_1_o_mem_reg0[7]),
        .Q(filtered_real_1_o_mem[37]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_1_o_mem_reg[3] 
       (.C(ap_clk),
        .CE(\int_filtered_real_1_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_real_1_o_mem_reg01_out[3]),
        .Q(filtered_real_1_o_mem[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_1_o_mem_reg[40] 
       (.C(ap_clk),
        .CE(\int_filtered_real_1_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_real_1_o_mem_reg0[8]),
        .Q(filtered_real_1_o_mem[38]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_1_o_mem_reg[41] 
       (.C(ap_clk),
        .CE(\int_filtered_real_1_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_real_1_o_mem_reg0[9]),
        .Q(filtered_real_1_o_mem[39]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_1_o_mem_reg[42] 
       (.C(ap_clk),
        .CE(\int_filtered_real_1_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_real_1_o_mem_reg0[10]),
        .Q(filtered_real_1_o_mem[40]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_1_o_mem_reg[43] 
       (.C(ap_clk),
        .CE(\int_filtered_real_1_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_real_1_o_mem_reg0[11]),
        .Q(filtered_real_1_o_mem[41]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_1_o_mem_reg[44] 
       (.C(ap_clk),
        .CE(\int_filtered_real_1_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_real_1_o_mem_reg0[12]),
        .Q(filtered_real_1_o_mem[42]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_1_o_mem_reg[45] 
       (.C(ap_clk),
        .CE(\int_filtered_real_1_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_real_1_o_mem_reg0[13]),
        .Q(filtered_real_1_o_mem[43]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_1_o_mem_reg[46] 
       (.C(ap_clk),
        .CE(\int_filtered_real_1_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_real_1_o_mem_reg0[14]),
        .Q(filtered_real_1_o_mem[44]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_1_o_mem_reg[47] 
       (.C(ap_clk),
        .CE(\int_filtered_real_1_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_real_1_o_mem_reg0[15]),
        .Q(filtered_real_1_o_mem[45]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_1_o_mem_reg[48] 
       (.C(ap_clk),
        .CE(\int_filtered_real_1_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_real_1_o_mem_reg0[16]),
        .Q(filtered_real_1_o_mem[46]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_1_o_mem_reg[49] 
       (.C(ap_clk),
        .CE(\int_filtered_real_1_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_real_1_o_mem_reg0[17]),
        .Q(filtered_real_1_o_mem[47]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_1_o_mem_reg[4] 
       (.C(ap_clk),
        .CE(\int_filtered_real_1_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_real_1_o_mem_reg01_out[4]),
        .Q(filtered_real_1_o_mem[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_1_o_mem_reg[50] 
       (.C(ap_clk),
        .CE(\int_filtered_real_1_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_real_1_o_mem_reg0[18]),
        .Q(filtered_real_1_o_mem[48]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_1_o_mem_reg[51] 
       (.C(ap_clk),
        .CE(\int_filtered_real_1_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_real_1_o_mem_reg0[19]),
        .Q(filtered_real_1_o_mem[49]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_1_o_mem_reg[52] 
       (.C(ap_clk),
        .CE(\int_filtered_real_1_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_real_1_o_mem_reg0[20]),
        .Q(filtered_real_1_o_mem[50]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_1_o_mem_reg[53] 
       (.C(ap_clk),
        .CE(\int_filtered_real_1_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_real_1_o_mem_reg0[21]),
        .Q(filtered_real_1_o_mem[51]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_1_o_mem_reg[54] 
       (.C(ap_clk),
        .CE(\int_filtered_real_1_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_real_1_o_mem_reg0[22]),
        .Q(filtered_real_1_o_mem[52]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_1_o_mem_reg[55] 
       (.C(ap_clk),
        .CE(\int_filtered_real_1_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_real_1_o_mem_reg0[23]),
        .Q(filtered_real_1_o_mem[53]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_1_o_mem_reg[56] 
       (.C(ap_clk),
        .CE(\int_filtered_real_1_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_real_1_o_mem_reg0[24]),
        .Q(filtered_real_1_o_mem[54]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_1_o_mem_reg[57] 
       (.C(ap_clk),
        .CE(\int_filtered_real_1_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_real_1_o_mem_reg0[25]),
        .Q(filtered_real_1_o_mem[55]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_1_o_mem_reg[58] 
       (.C(ap_clk),
        .CE(\int_filtered_real_1_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_real_1_o_mem_reg0[26]),
        .Q(filtered_real_1_o_mem[56]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_1_o_mem_reg[59] 
       (.C(ap_clk),
        .CE(\int_filtered_real_1_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_real_1_o_mem_reg0[27]),
        .Q(filtered_real_1_o_mem[57]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_1_o_mem_reg[5] 
       (.C(ap_clk),
        .CE(\int_filtered_real_1_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_real_1_o_mem_reg01_out[5]),
        .Q(filtered_real_1_o_mem[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_1_o_mem_reg[60] 
       (.C(ap_clk),
        .CE(\int_filtered_real_1_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_real_1_o_mem_reg0[28]),
        .Q(filtered_real_1_o_mem[58]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_1_o_mem_reg[61] 
       (.C(ap_clk),
        .CE(\int_filtered_real_1_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_real_1_o_mem_reg0[29]),
        .Q(filtered_real_1_o_mem[59]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_1_o_mem_reg[62] 
       (.C(ap_clk),
        .CE(\int_filtered_real_1_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_real_1_o_mem_reg0[30]),
        .Q(filtered_real_1_o_mem[60]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_1_o_mem_reg[63] 
       (.C(ap_clk),
        .CE(\int_filtered_real_1_o_mem[63]_i_1_n_0 ),
        .D(int_filtered_real_1_o_mem_reg0[31]),
        .Q(filtered_real_1_o_mem[61]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_1_o_mem_reg[6] 
       (.C(ap_clk),
        .CE(\int_filtered_real_1_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_real_1_o_mem_reg01_out[6]),
        .Q(filtered_real_1_o_mem[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_1_o_mem_reg[7] 
       (.C(ap_clk),
        .CE(\int_filtered_real_1_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_real_1_o_mem_reg01_out[7]),
        .Q(filtered_real_1_o_mem[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_1_o_mem_reg[8] 
       (.C(ap_clk),
        .CE(\int_filtered_real_1_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_real_1_o_mem_reg01_out[8]),
        .Q(filtered_real_1_o_mem[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_filtered_real_1_o_mem_reg[9] 
       (.C(ap_clk),
        .CE(\int_filtered_real_1_o_mem[31]_i_1_n_0 ),
        .D(int_filtered_real_1_o_mem_reg01_out[9]),
        .Q(filtered_real_1_o_mem[7]),
        .R(SR));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    int_gie_i_1
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(int_gie_i_2_n_0),
        .I3(\waddr_reg_n_0_[2] ),
        .I4(int_gie_reg_n_0),
        .O(int_gie_i_1_n_0));
  LUT4 #(
    .INIT(16'hFFEF)) 
    int_gie_i_2
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\int_ier[5]_i_2_n_0 ),
        .I3(\waddr_reg_n_0_[6] ),
        .O(int_gie_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_0),
        .Q(int_gie_reg_n_0),
        .R(SR));
  LUT6 #(
    .INIT(64'h0000020000000000)) 
    \int_ier[5]_i_1 
       (.I0(s_axi_control_WSTRB[0]),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(\waddr_reg_n_0_[6] ),
        .I3(\int_ier[5]_i_2_n_0 ),
        .I4(\waddr_reg_n_0_[4] ),
        .I5(\waddr_reg_n_0_[3] ),
        .O(int_ier12_out));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    \int_ier[5]_i_2 
       (.I0(\waddr_reg_n_0_[7] ),
        .I1(\waddr_reg_n_0_[0] ),
        .I2(\FSM_onehot_wstate_reg[2]_0 ),
        .I3(s_axi_control_WVALID),
        .I4(\waddr_reg_n_0_[1] ),
        .I5(\waddr_reg_n_0_[5] ),
        .O(\int_ier[5]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(int_ier12_out),
        .D(s_axi_control_WDATA[0]),
        .Q(\int_ier_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(int_ier12_out),
        .D(s_axi_control_WDATA[1]),
        .Q(p_0_in6_in),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[2] 
       (.C(ap_clk),
        .CE(int_ier12_out),
        .D(s_axi_control_WDATA[2]),
        .Q(\int_ier_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[3] 
       (.C(ap_clk),
        .CE(int_ier12_out),
        .D(s_axi_control_WDATA[3]),
        .Q(\int_ier_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[4] 
       (.C(ap_clk),
        .CE(int_ier12_out),
        .D(s_axi_control_WDATA[4]),
        .Q(\int_ier_reg_n_0_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[5] 
       (.C(ap_clk),
        .CE(int_ier12_out),
        .D(s_axi_control_WDATA[5]),
        .Q(p_0_in),
        .R(SR));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(int_isr9_out),
        .I2(\int_ier_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(\int_isr_reg_n_0_[0] ),
        .O(\int_isr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    \int_isr[0]_i_2 
       (.I0(s_axi_control_WSTRB[0]),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[4] ),
        .I3(\int_ier[5]_i_2_n_0 ),
        .I4(\waddr_reg_n_0_[6] ),
        .I5(\waddr_reg_n_0_[2] ),
        .O(int_isr9_out));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(int_isr9_out),
        .I2(p_0_in6_in),
        .I3(Q[1]),
        .I4(p_1_in1_in),
        .O(\int_isr[1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \int_isr[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(int_isr9_out),
        .I2(\int_isr_reg_n_0_[5] ),
        .O(\int_isr[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_0 ),
        .Q(\int_isr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_0 ),
        .Q(p_1_in1_in),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[5]_i_1_n_0 ),
        .Q(\int_isr_reg_n_0_[5] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_I_o_mem[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_mad_I_o_mem_reg_n_0_[0] ),
        .O(int_mad_I_o_mem_reg011_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_I_o_mem[10]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(mad_I_o_mem[8]),
        .O(int_mad_I_o_mem_reg011_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_I_o_mem[11]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(mad_I_o_mem[9]),
        .O(int_mad_I_o_mem_reg011_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_I_o_mem[12]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(mad_I_o_mem[10]),
        .O(int_mad_I_o_mem_reg011_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_I_o_mem[13]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(mad_I_o_mem[11]),
        .O(int_mad_I_o_mem_reg011_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_I_o_mem[14]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(mad_I_o_mem[12]),
        .O(int_mad_I_o_mem_reg011_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_I_o_mem[15]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(mad_I_o_mem[13]),
        .O(int_mad_I_o_mem_reg011_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_I_o_mem[16]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(mad_I_o_mem[14]),
        .O(int_mad_I_o_mem_reg011_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_I_o_mem[17]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(mad_I_o_mem[15]),
        .O(int_mad_I_o_mem_reg011_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_I_o_mem[18]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(mad_I_o_mem[16]),
        .O(int_mad_I_o_mem_reg011_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_I_o_mem[19]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(mad_I_o_mem[17]),
        .O(int_mad_I_o_mem_reg011_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_I_o_mem[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_mad_I_o_mem_reg_n_0_[1] ),
        .O(int_mad_I_o_mem_reg011_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_I_o_mem[20]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(mad_I_o_mem[18]),
        .O(int_mad_I_o_mem_reg011_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_I_o_mem[21]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(mad_I_o_mem[19]),
        .O(int_mad_I_o_mem_reg011_out[21]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_I_o_mem[22]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(mad_I_o_mem[20]),
        .O(int_mad_I_o_mem_reg011_out[22]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_I_o_mem[23]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(mad_I_o_mem[21]),
        .O(int_mad_I_o_mem_reg011_out[23]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_I_o_mem[24]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(mad_I_o_mem[22]),
        .O(int_mad_I_o_mem_reg011_out[24]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_I_o_mem[25]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(mad_I_o_mem[23]),
        .O(int_mad_I_o_mem_reg011_out[25]));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_I_o_mem[26]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(mad_I_o_mem[24]),
        .O(int_mad_I_o_mem_reg011_out[26]));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_I_o_mem[27]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(mad_I_o_mem[25]),
        .O(int_mad_I_o_mem_reg011_out[27]));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_I_o_mem[28]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(mad_I_o_mem[26]),
        .O(int_mad_I_o_mem_reg011_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_I_o_mem[29]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(mad_I_o_mem[27]),
        .O(int_mad_I_o_mem_reg011_out[29]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_I_o_mem[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(mad_I_o_mem[0]),
        .O(int_mad_I_o_mem_reg011_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_I_o_mem[30]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(mad_I_o_mem[28]),
        .O(int_mad_I_o_mem_reg011_out[30]));
  LUT5 #(
    .INIT(32'h00008000)) 
    \int_mad_I_o_mem[31]_i_1 
       (.I0(\waddr_reg_n_0_[4] ),
        .I1(\int_ier[5]_i_2_n_0 ),
        .I2(\waddr_reg_n_0_[6] ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(\waddr_reg_n_0_[2] ),
        .O(\int_mad_I_o_mem[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_I_o_mem[31]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(mad_I_o_mem[29]),
        .O(int_mad_I_o_mem_reg011_out[31]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_I_o_mem[32]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(mad_I_o_mem[30]),
        .O(int_mad_I_o_mem_reg0[0]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_I_o_mem[33]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(mad_I_o_mem[31]),
        .O(int_mad_I_o_mem_reg0[1]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_I_o_mem[34]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(mad_I_o_mem[32]),
        .O(int_mad_I_o_mem_reg0[2]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_I_o_mem[35]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(mad_I_o_mem[33]),
        .O(int_mad_I_o_mem_reg0[3]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_I_o_mem[36]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(mad_I_o_mem[34]),
        .O(int_mad_I_o_mem_reg0[4]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_I_o_mem[37]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(mad_I_o_mem[35]),
        .O(int_mad_I_o_mem_reg0[5]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_I_o_mem[38]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(mad_I_o_mem[36]),
        .O(int_mad_I_o_mem_reg0[6]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_I_o_mem[39]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(mad_I_o_mem[37]),
        .O(int_mad_I_o_mem_reg0[7]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_I_o_mem[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(mad_I_o_mem[1]),
        .O(int_mad_I_o_mem_reg011_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_I_o_mem[40]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(mad_I_o_mem[38]),
        .O(int_mad_I_o_mem_reg0[8]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_I_o_mem[41]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(mad_I_o_mem[39]),
        .O(int_mad_I_o_mem_reg0[9]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_I_o_mem[42]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(mad_I_o_mem[40]),
        .O(int_mad_I_o_mem_reg0[10]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_I_o_mem[43]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(mad_I_o_mem[41]),
        .O(int_mad_I_o_mem_reg0[11]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_I_o_mem[44]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(mad_I_o_mem[42]),
        .O(int_mad_I_o_mem_reg0[12]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_I_o_mem[45]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(mad_I_o_mem[43]),
        .O(int_mad_I_o_mem_reg0[13]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_I_o_mem[46]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(mad_I_o_mem[44]),
        .O(int_mad_I_o_mem_reg0[14]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_I_o_mem[47]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(mad_I_o_mem[45]),
        .O(int_mad_I_o_mem_reg0[15]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_I_o_mem[48]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(mad_I_o_mem[46]),
        .O(int_mad_I_o_mem_reg0[16]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_I_o_mem[49]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(mad_I_o_mem[47]),
        .O(int_mad_I_o_mem_reg0[17]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_I_o_mem[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(mad_I_o_mem[2]),
        .O(int_mad_I_o_mem_reg011_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_I_o_mem[50]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(mad_I_o_mem[48]),
        .O(int_mad_I_o_mem_reg0[18]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_I_o_mem[51]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(mad_I_o_mem[49]),
        .O(int_mad_I_o_mem_reg0[19]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_I_o_mem[52]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(mad_I_o_mem[50]),
        .O(int_mad_I_o_mem_reg0[20]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_I_o_mem[53]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(mad_I_o_mem[51]),
        .O(int_mad_I_o_mem_reg0[21]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_I_o_mem[54]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(mad_I_o_mem[52]),
        .O(int_mad_I_o_mem_reg0[22]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_I_o_mem[55]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(mad_I_o_mem[53]),
        .O(int_mad_I_o_mem_reg0[23]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_I_o_mem[56]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(mad_I_o_mem[54]),
        .O(int_mad_I_o_mem_reg0[24]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_I_o_mem[57]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(mad_I_o_mem[55]),
        .O(int_mad_I_o_mem_reg0[25]));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_I_o_mem[58]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(mad_I_o_mem[56]),
        .O(int_mad_I_o_mem_reg0[26]));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_I_o_mem[59]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(mad_I_o_mem[57]),
        .O(int_mad_I_o_mem_reg0[27]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_I_o_mem[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(mad_I_o_mem[3]),
        .O(int_mad_I_o_mem_reg011_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_I_o_mem[60]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(mad_I_o_mem[58]),
        .O(int_mad_I_o_mem_reg0[28]));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_I_o_mem[61]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(mad_I_o_mem[59]),
        .O(int_mad_I_o_mem_reg0[29]));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_I_o_mem[62]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(mad_I_o_mem[60]),
        .O(int_mad_I_o_mem_reg0[30]));
  LUT5 #(
    .INIT(32'h80000000)) 
    \int_mad_I_o_mem[63]_i_1 
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[6] ),
        .I3(\int_ier[5]_i_2_n_0 ),
        .I4(\waddr_reg_n_0_[3] ),
        .O(\int_mad_I_o_mem[63]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_I_o_mem[63]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(mad_I_o_mem[61]),
        .O(int_mad_I_o_mem_reg0[31]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_I_o_mem[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(mad_I_o_mem[4]),
        .O(int_mad_I_o_mem_reg011_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_I_o_mem[7]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(mad_I_o_mem[5]),
        .O(int_mad_I_o_mem_reg011_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_I_o_mem[8]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(mad_I_o_mem[6]),
        .O(int_mad_I_o_mem_reg011_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_I_o_mem[9]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(mad_I_o_mem[7]),
        .O(int_mad_I_o_mem_reg011_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_I_o_mem_reg[0] 
       (.C(ap_clk),
        .CE(\int_mad_I_o_mem[31]_i_1_n_0 ),
        .D(int_mad_I_o_mem_reg011_out[0]),
        .Q(\int_mad_I_o_mem_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_I_o_mem_reg[10] 
       (.C(ap_clk),
        .CE(\int_mad_I_o_mem[31]_i_1_n_0 ),
        .D(int_mad_I_o_mem_reg011_out[10]),
        .Q(mad_I_o_mem[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_I_o_mem_reg[11] 
       (.C(ap_clk),
        .CE(\int_mad_I_o_mem[31]_i_1_n_0 ),
        .D(int_mad_I_o_mem_reg011_out[11]),
        .Q(mad_I_o_mem[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_I_o_mem_reg[12] 
       (.C(ap_clk),
        .CE(\int_mad_I_o_mem[31]_i_1_n_0 ),
        .D(int_mad_I_o_mem_reg011_out[12]),
        .Q(mad_I_o_mem[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_I_o_mem_reg[13] 
       (.C(ap_clk),
        .CE(\int_mad_I_o_mem[31]_i_1_n_0 ),
        .D(int_mad_I_o_mem_reg011_out[13]),
        .Q(mad_I_o_mem[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_I_o_mem_reg[14] 
       (.C(ap_clk),
        .CE(\int_mad_I_o_mem[31]_i_1_n_0 ),
        .D(int_mad_I_o_mem_reg011_out[14]),
        .Q(mad_I_o_mem[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_I_o_mem_reg[15] 
       (.C(ap_clk),
        .CE(\int_mad_I_o_mem[31]_i_1_n_0 ),
        .D(int_mad_I_o_mem_reg011_out[15]),
        .Q(mad_I_o_mem[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_I_o_mem_reg[16] 
       (.C(ap_clk),
        .CE(\int_mad_I_o_mem[31]_i_1_n_0 ),
        .D(int_mad_I_o_mem_reg011_out[16]),
        .Q(mad_I_o_mem[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_I_o_mem_reg[17] 
       (.C(ap_clk),
        .CE(\int_mad_I_o_mem[31]_i_1_n_0 ),
        .D(int_mad_I_o_mem_reg011_out[17]),
        .Q(mad_I_o_mem[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_I_o_mem_reg[18] 
       (.C(ap_clk),
        .CE(\int_mad_I_o_mem[31]_i_1_n_0 ),
        .D(int_mad_I_o_mem_reg011_out[18]),
        .Q(mad_I_o_mem[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_I_o_mem_reg[19] 
       (.C(ap_clk),
        .CE(\int_mad_I_o_mem[31]_i_1_n_0 ),
        .D(int_mad_I_o_mem_reg011_out[19]),
        .Q(mad_I_o_mem[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_I_o_mem_reg[1] 
       (.C(ap_clk),
        .CE(\int_mad_I_o_mem[31]_i_1_n_0 ),
        .D(int_mad_I_o_mem_reg011_out[1]),
        .Q(\int_mad_I_o_mem_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_I_o_mem_reg[20] 
       (.C(ap_clk),
        .CE(\int_mad_I_o_mem[31]_i_1_n_0 ),
        .D(int_mad_I_o_mem_reg011_out[20]),
        .Q(mad_I_o_mem[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_I_o_mem_reg[21] 
       (.C(ap_clk),
        .CE(\int_mad_I_o_mem[31]_i_1_n_0 ),
        .D(int_mad_I_o_mem_reg011_out[21]),
        .Q(mad_I_o_mem[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_I_o_mem_reg[22] 
       (.C(ap_clk),
        .CE(\int_mad_I_o_mem[31]_i_1_n_0 ),
        .D(int_mad_I_o_mem_reg011_out[22]),
        .Q(mad_I_o_mem[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_I_o_mem_reg[23] 
       (.C(ap_clk),
        .CE(\int_mad_I_o_mem[31]_i_1_n_0 ),
        .D(int_mad_I_o_mem_reg011_out[23]),
        .Q(mad_I_o_mem[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_I_o_mem_reg[24] 
       (.C(ap_clk),
        .CE(\int_mad_I_o_mem[31]_i_1_n_0 ),
        .D(int_mad_I_o_mem_reg011_out[24]),
        .Q(mad_I_o_mem[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_I_o_mem_reg[25] 
       (.C(ap_clk),
        .CE(\int_mad_I_o_mem[31]_i_1_n_0 ),
        .D(int_mad_I_o_mem_reg011_out[25]),
        .Q(mad_I_o_mem[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_I_o_mem_reg[26] 
       (.C(ap_clk),
        .CE(\int_mad_I_o_mem[31]_i_1_n_0 ),
        .D(int_mad_I_o_mem_reg011_out[26]),
        .Q(mad_I_o_mem[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_I_o_mem_reg[27] 
       (.C(ap_clk),
        .CE(\int_mad_I_o_mem[31]_i_1_n_0 ),
        .D(int_mad_I_o_mem_reg011_out[27]),
        .Q(mad_I_o_mem[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_I_o_mem_reg[28] 
       (.C(ap_clk),
        .CE(\int_mad_I_o_mem[31]_i_1_n_0 ),
        .D(int_mad_I_o_mem_reg011_out[28]),
        .Q(mad_I_o_mem[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_I_o_mem_reg[29] 
       (.C(ap_clk),
        .CE(\int_mad_I_o_mem[31]_i_1_n_0 ),
        .D(int_mad_I_o_mem_reg011_out[29]),
        .Q(mad_I_o_mem[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_I_o_mem_reg[2] 
       (.C(ap_clk),
        .CE(\int_mad_I_o_mem[31]_i_1_n_0 ),
        .D(int_mad_I_o_mem_reg011_out[2]),
        .Q(mad_I_o_mem[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_I_o_mem_reg[30] 
       (.C(ap_clk),
        .CE(\int_mad_I_o_mem[31]_i_1_n_0 ),
        .D(int_mad_I_o_mem_reg011_out[30]),
        .Q(mad_I_o_mem[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_I_o_mem_reg[31] 
       (.C(ap_clk),
        .CE(\int_mad_I_o_mem[31]_i_1_n_0 ),
        .D(int_mad_I_o_mem_reg011_out[31]),
        .Q(mad_I_o_mem[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_I_o_mem_reg[32] 
       (.C(ap_clk),
        .CE(\int_mad_I_o_mem[63]_i_1_n_0 ),
        .D(int_mad_I_o_mem_reg0[0]),
        .Q(mad_I_o_mem[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_I_o_mem_reg[33] 
       (.C(ap_clk),
        .CE(\int_mad_I_o_mem[63]_i_1_n_0 ),
        .D(int_mad_I_o_mem_reg0[1]),
        .Q(mad_I_o_mem[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_I_o_mem_reg[34] 
       (.C(ap_clk),
        .CE(\int_mad_I_o_mem[63]_i_1_n_0 ),
        .D(int_mad_I_o_mem_reg0[2]),
        .Q(mad_I_o_mem[32]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_I_o_mem_reg[35] 
       (.C(ap_clk),
        .CE(\int_mad_I_o_mem[63]_i_1_n_0 ),
        .D(int_mad_I_o_mem_reg0[3]),
        .Q(mad_I_o_mem[33]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_I_o_mem_reg[36] 
       (.C(ap_clk),
        .CE(\int_mad_I_o_mem[63]_i_1_n_0 ),
        .D(int_mad_I_o_mem_reg0[4]),
        .Q(mad_I_o_mem[34]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_I_o_mem_reg[37] 
       (.C(ap_clk),
        .CE(\int_mad_I_o_mem[63]_i_1_n_0 ),
        .D(int_mad_I_o_mem_reg0[5]),
        .Q(mad_I_o_mem[35]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_I_o_mem_reg[38] 
       (.C(ap_clk),
        .CE(\int_mad_I_o_mem[63]_i_1_n_0 ),
        .D(int_mad_I_o_mem_reg0[6]),
        .Q(mad_I_o_mem[36]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_I_o_mem_reg[39] 
       (.C(ap_clk),
        .CE(\int_mad_I_o_mem[63]_i_1_n_0 ),
        .D(int_mad_I_o_mem_reg0[7]),
        .Q(mad_I_o_mem[37]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_I_o_mem_reg[3] 
       (.C(ap_clk),
        .CE(\int_mad_I_o_mem[31]_i_1_n_0 ),
        .D(int_mad_I_o_mem_reg011_out[3]),
        .Q(mad_I_o_mem[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_I_o_mem_reg[40] 
       (.C(ap_clk),
        .CE(\int_mad_I_o_mem[63]_i_1_n_0 ),
        .D(int_mad_I_o_mem_reg0[8]),
        .Q(mad_I_o_mem[38]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_I_o_mem_reg[41] 
       (.C(ap_clk),
        .CE(\int_mad_I_o_mem[63]_i_1_n_0 ),
        .D(int_mad_I_o_mem_reg0[9]),
        .Q(mad_I_o_mem[39]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_I_o_mem_reg[42] 
       (.C(ap_clk),
        .CE(\int_mad_I_o_mem[63]_i_1_n_0 ),
        .D(int_mad_I_o_mem_reg0[10]),
        .Q(mad_I_o_mem[40]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_I_o_mem_reg[43] 
       (.C(ap_clk),
        .CE(\int_mad_I_o_mem[63]_i_1_n_0 ),
        .D(int_mad_I_o_mem_reg0[11]),
        .Q(mad_I_o_mem[41]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_I_o_mem_reg[44] 
       (.C(ap_clk),
        .CE(\int_mad_I_o_mem[63]_i_1_n_0 ),
        .D(int_mad_I_o_mem_reg0[12]),
        .Q(mad_I_o_mem[42]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_I_o_mem_reg[45] 
       (.C(ap_clk),
        .CE(\int_mad_I_o_mem[63]_i_1_n_0 ),
        .D(int_mad_I_o_mem_reg0[13]),
        .Q(mad_I_o_mem[43]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_I_o_mem_reg[46] 
       (.C(ap_clk),
        .CE(\int_mad_I_o_mem[63]_i_1_n_0 ),
        .D(int_mad_I_o_mem_reg0[14]),
        .Q(mad_I_o_mem[44]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_I_o_mem_reg[47] 
       (.C(ap_clk),
        .CE(\int_mad_I_o_mem[63]_i_1_n_0 ),
        .D(int_mad_I_o_mem_reg0[15]),
        .Q(mad_I_o_mem[45]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_I_o_mem_reg[48] 
       (.C(ap_clk),
        .CE(\int_mad_I_o_mem[63]_i_1_n_0 ),
        .D(int_mad_I_o_mem_reg0[16]),
        .Q(mad_I_o_mem[46]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_I_o_mem_reg[49] 
       (.C(ap_clk),
        .CE(\int_mad_I_o_mem[63]_i_1_n_0 ),
        .D(int_mad_I_o_mem_reg0[17]),
        .Q(mad_I_o_mem[47]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_I_o_mem_reg[4] 
       (.C(ap_clk),
        .CE(\int_mad_I_o_mem[31]_i_1_n_0 ),
        .D(int_mad_I_o_mem_reg011_out[4]),
        .Q(mad_I_o_mem[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_I_o_mem_reg[50] 
       (.C(ap_clk),
        .CE(\int_mad_I_o_mem[63]_i_1_n_0 ),
        .D(int_mad_I_o_mem_reg0[18]),
        .Q(mad_I_o_mem[48]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_I_o_mem_reg[51] 
       (.C(ap_clk),
        .CE(\int_mad_I_o_mem[63]_i_1_n_0 ),
        .D(int_mad_I_o_mem_reg0[19]),
        .Q(mad_I_o_mem[49]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_I_o_mem_reg[52] 
       (.C(ap_clk),
        .CE(\int_mad_I_o_mem[63]_i_1_n_0 ),
        .D(int_mad_I_o_mem_reg0[20]),
        .Q(mad_I_o_mem[50]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_I_o_mem_reg[53] 
       (.C(ap_clk),
        .CE(\int_mad_I_o_mem[63]_i_1_n_0 ),
        .D(int_mad_I_o_mem_reg0[21]),
        .Q(mad_I_o_mem[51]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_I_o_mem_reg[54] 
       (.C(ap_clk),
        .CE(\int_mad_I_o_mem[63]_i_1_n_0 ),
        .D(int_mad_I_o_mem_reg0[22]),
        .Q(mad_I_o_mem[52]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_I_o_mem_reg[55] 
       (.C(ap_clk),
        .CE(\int_mad_I_o_mem[63]_i_1_n_0 ),
        .D(int_mad_I_o_mem_reg0[23]),
        .Q(mad_I_o_mem[53]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_I_o_mem_reg[56] 
       (.C(ap_clk),
        .CE(\int_mad_I_o_mem[63]_i_1_n_0 ),
        .D(int_mad_I_o_mem_reg0[24]),
        .Q(mad_I_o_mem[54]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_I_o_mem_reg[57] 
       (.C(ap_clk),
        .CE(\int_mad_I_o_mem[63]_i_1_n_0 ),
        .D(int_mad_I_o_mem_reg0[25]),
        .Q(mad_I_o_mem[55]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_I_o_mem_reg[58] 
       (.C(ap_clk),
        .CE(\int_mad_I_o_mem[63]_i_1_n_0 ),
        .D(int_mad_I_o_mem_reg0[26]),
        .Q(mad_I_o_mem[56]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_I_o_mem_reg[59] 
       (.C(ap_clk),
        .CE(\int_mad_I_o_mem[63]_i_1_n_0 ),
        .D(int_mad_I_o_mem_reg0[27]),
        .Q(mad_I_o_mem[57]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_I_o_mem_reg[5] 
       (.C(ap_clk),
        .CE(\int_mad_I_o_mem[31]_i_1_n_0 ),
        .D(int_mad_I_o_mem_reg011_out[5]),
        .Q(mad_I_o_mem[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_I_o_mem_reg[60] 
       (.C(ap_clk),
        .CE(\int_mad_I_o_mem[63]_i_1_n_0 ),
        .D(int_mad_I_o_mem_reg0[28]),
        .Q(mad_I_o_mem[58]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_I_o_mem_reg[61] 
       (.C(ap_clk),
        .CE(\int_mad_I_o_mem[63]_i_1_n_0 ),
        .D(int_mad_I_o_mem_reg0[29]),
        .Q(mad_I_o_mem[59]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_I_o_mem_reg[62] 
       (.C(ap_clk),
        .CE(\int_mad_I_o_mem[63]_i_1_n_0 ),
        .D(int_mad_I_o_mem_reg0[30]),
        .Q(mad_I_o_mem[60]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_I_o_mem_reg[63] 
       (.C(ap_clk),
        .CE(\int_mad_I_o_mem[63]_i_1_n_0 ),
        .D(int_mad_I_o_mem_reg0[31]),
        .Q(mad_I_o_mem[61]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_I_o_mem_reg[6] 
       (.C(ap_clk),
        .CE(\int_mad_I_o_mem[31]_i_1_n_0 ),
        .D(int_mad_I_o_mem_reg011_out[6]),
        .Q(mad_I_o_mem[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_I_o_mem_reg[7] 
       (.C(ap_clk),
        .CE(\int_mad_I_o_mem[31]_i_1_n_0 ),
        .D(int_mad_I_o_mem_reg011_out[7]),
        .Q(mad_I_o_mem[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_I_o_mem_reg[8] 
       (.C(ap_clk),
        .CE(\int_mad_I_o_mem[31]_i_1_n_0 ),
        .D(int_mad_I_o_mem_reg011_out[8]),
        .Q(mad_I_o_mem[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_I_o_mem_reg[9] 
       (.C(ap_clk),
        .CE(\int_mad_I_o_mem[31]_i_1_n_0 ),
        .D(int_mad_I_o_mem_reg011_out[9]),
        .Q(mad_I_o_mem[7]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_R_o_mem[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_mad_R_o_mem_reg_n_0_[0] ),
        .O(int_mad_R_o_mem_reg019_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_R_o_mem[10]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(mad_R_o_mem[8]),
        .O(int_mad_R_o_mem_reg019_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_R_o_mem[11]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(mad_R_o_mem[9]),
        .O(int_mad_R_o_mem_reg019_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_R_o_mem[12]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(mad_R_o_mem[10]),
        .O(int_mad_R_o_mem_reg019_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_R_o_mem[13]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(mad_R_o_mem[11]),
        .O(int_mad_R_o_mem_reg019_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_R_o_mem[14]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(mad_R_o_mem[12]),
        .O(int_mad_R_o_mem_reg019_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_R_o_mem[15]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(mad_R_o_mem[13]),
        .O(int_mad_R_o_mem_reg019_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_R_o_mem[16]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(mad_R_o_mem[14]),
        .O(int_mad_R_o_mem_reg019_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_R_o_mem[17]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(mad_R_o_mem[15]),
        .O(int_mad_R_o_mem_reg019_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_R_o_mem[18]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(mad_R_o_mem[16]),
        .O(int_mad_R_o_mem_reg019_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_R_o_mem[19]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(mad_R_o_mem[17]),
        .O(int_mad_R_o_mem_reg019_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_R_o_mem[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_mad_R_o_mem_reg_n_0_[1] ),
        .O(int_mad_R_o_mem_reg019_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_R_o_mem[20]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(mad_R_o_mem[18]),
        .O(int_mad_R_o_mem_reg019_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_R_o_mem[21]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(mad_R_o_mem[19]),
        .O(int_mad_R_o_mem_reg019_out[21]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_R_o_mem[22]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(mad_R_o_mem[20]),
        .O(int_mad_R_o_mem_reg019_out[22]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_R_o_mem[23]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(mad_R_o_mem[21]),
        .O(int_mad_R_o_mem_reg019_out[23]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_R_o_mem[24]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(mad_R_o_mem[22]),
        .O(int_mad_R_o_mem_reg019_out[24]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_R_o_mem[25]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(mad_R_o_mem[23]),
        .O(int_mad_R_o_mem_reg019_out[25]));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_R_o_mem[26]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(mad_R_o_mem[24]),
        .O(int_mad_R_o_mem_reg019_out[26]));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_R_o_mem[27]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(mad_R_o_mem[25]),
        .O(int_mad_R_o_mem_reg019_out[27]));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_R_o_mem[28]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(mad_R_o_mem[26]),
        .O(int_mad_R_o_mem_reg019_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_R_o_mem[29]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(mad_R_o_mem[27]),
        .O(int_mad_R_o_mem_reg019_out[29]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_R_o_mem[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(mad_R_o_mem[0]),
        .O(int_mad_R_o_mem_reg019_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_R_o_mem[30]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(mad_R_o_mem[28]),
        .O(int_mad_R_o_mem_reg019_out[30]));
  LUT5 #(
    .INIT(32'h00000400)) 
    \int_mad_R_o_mem[31]_i_1 
       (.I0(\waddr_reg_n_0_[6] ),
        .I1(\int_raw_data_real_o_mem[63]_i_3_n_0 ),
        .I2(\waddr_reg_n_0_[4] ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(\waddr_reg_n_0_[2] ),
        .O(\int_mad_R_o_mem[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_R_o_mem[31]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(mad_R_o_mem[29]),
        .O(int_mad_R_o_mem_reg019_out[31]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_R_o_mem[32]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(mad_R_o_mem[30]),
        .O(int_mad_R_o_mem_reg0[0]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_R_o_mem[33]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(mad_R_o_mem[31]),
        .O(int_mad_R_o_mem_reg0[1]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_R_o_mem[34]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(mad_R_o_mem[32]),
        .O(int_mad_R_o_mem_reg0[2]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_R_o_mem[35]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(mad_R_o_mem[33]),
        .O(int_mad_R_o_mem_reg0[3]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_R_o_mem[36]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(mad_R_o_mem[34]),
        .O(int_mad_R_o_mem_reg0[4]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_R_o_mem[37]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(mad_R_o_mem[35]),
        .O(int_mad_R_o_mem_reg0[5]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_R_o_mem[38]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(mad_R_o_mem[36]),
        .O(int_mad_R_o_mem_reg0[6]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_R_o_mem[39]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(mad_R_o_mem[37]),
        .O(int_mad_R_o_mem_reg0[7]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_R_o_mem[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(mad_R_o_mem[1]),
        .O(int_mad_R_o_mem_reg019_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_R_o_mem[40]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(mad_R_o_mem[38]),
        .O(int_mad_R_o_mem_reg0[8]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_R_o_mem[41]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(mad_R_o_mem[39]),
        .O(int_mad_R_o_mem_reg0[9]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_R_o_mem[42]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(mad_R_o_mem[40]),
        .O(int_mad_R_o_mem_reg0[10]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_R_o_mem[43]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(mad_R_o_mem[41]),
        .O(int_mad_R_o_mem_reg0[11]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_R_o_mem[44]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(mad_R_o_mem[42]),
        .O(int_mad_R_o_mem_reg0[12]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_R_o_mem[45]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(mad_R_o_mem[43]),
        .O(int_mad_R_o_mem_reg0[13]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_R_o_mem[46]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(mad_R_o_mem[44]),
        .O(int_mad_R_o_mem_reg0[14]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_R_o_mem[47]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(mad_R_o_mem[45]),
        .O(int_mad_R_o_mem_reg0[15]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_R_o_mem[48]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(mad_R_o_mem[46]),
        .O(int_mad_R_o_mem_reg0[16]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_R_o_mem[49]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(mad_R_o_mem[47]),
        .O(int_mad_R_o_mem_reg0[17]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_R_o_mem[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(mad_R_o_mem[2]),
        .O(int_mad_R_o_mem_reg019_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_R_o_mem[50]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(mad_R_o_mem[48]),
        .O(int_mad_R_o_mem_reg0[18]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_R_o_mem[51]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(mad_R_o_mem[49]),
        .O(int_mad_R_o_mem_reg0[19]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_R_o_mem[52]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(mad_R_o_mem[50]),
        .O(int_mad_R_o_mem_reg0[20]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_R_o_mem[53]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(mad_R_o_mem[51]),
        .O(int_mad_R_o_mem_reg0[21]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_R_o_mem[54]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(mad_R_o_mem[52]),
        .O(int_mad_R_o_mem_reg0[22]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_R_o_mem[55]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(mad_R_o_mem[53]),
        .O(int_mad_R_o_mem_reg0[23]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_R_o_mem[56]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(mad_R_o_mem[54]),
        .O(int_mad_R_o_mem_reg0[24]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_R_o_mem[57]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(mad_R_o_mem[55]),
        .O(int_mad_R_o_mem_reg0[25]));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_R_o_mem[58]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(mad_R_o_mem[56]),
        .O(int_mad_R_o_mem_reg0[26]));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_R_o_mem[59]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(mad_R_o_mem[57]),
        .O(int_mad_R_o_mem_reg0[27]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_R_o_mem[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(mad_R_o_mem[3]),
        .O(int_mad_R_o_mem_reg019_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_R_o_mem[60]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(mad_R_o_mem[58]),
        .O(int_mad_R_o_mem_reg0[28]));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_R_o_mem[61]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(mad_R_o_mem[59]),
        .O(int_mad_R_o_mem_reg0[29]));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_R_o_mem[62]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(mad_R_o_mem[60]),
        .O(int_mad_R_o_mem_reg0[30]));
  LUT5 #(
    .INIT(32'h00000800)) 
    \int_mad_R_o_mem[63]_i_1 
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[4] ),
        .I3(\int_raw_data_real_o_mem[63]_i_3_n_0 ),
        .I4(\waddr_reg_n_0_[6] ),
        .O(\int_mad_R_o_mem[63]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_R_o_mem[63]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(mad_R_o_mem[61]),
        .O(int_mad_R_o_mem_reg0[31]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_R_o_mem[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(mad_R_o_mem[4]),
        .O(int_mad_R_o_mem_reg019_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_R_o_mem[7]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(mad_R_o_mem[5]),
        .O(int_mad_R_o_mem_reg019_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_R_o_mem[8]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(mad_R_o_mem[6]),
        .O(int_mad_R_o_mem_reg019_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mad_R_o_mem[9]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(mad_R_o_mem[7]),
        .O(int_mad_R_o_mem_reg019_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_R_o_mem_reg[0] 
       (.C(ap_clk),
        .CE(\int_mad_R_o_mem[31]_i_1_n_0 ),
        .D(int_mad_R_o_mem_reg019_out[0]),
        .Q(\int_mad_R_o_mem_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_R_o_mem_reg[10] 
       (.C(ap_clk),
        .CE(\int_mad_R_o_mem[31]_i_1_n_0 ),
        .D(int_mad_R_o_mem_reg019_out[10]),
        .Q(mad_R_o_mem[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_R_o_mem_reg[11] 
       (.C(ap_clk),
        .CE(\int_mad_R_o_mem[31]_i_1_n_0 ),
        .D(int_mad_R_o_mem_reg019_out[11]),
        .Q(mad_R_o_mem[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_R_o_mem_reg[12] 
       (.C(ap_clk),
        .CE(\int_mad_R_o_mem[31]_i_1_n_0 ),
        .D(int_mad_R_o_mem_reg019_out[12]),
        .Q(mad_R_o_mem[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_R_o_mem_reg[13] 
       (.C(ap_clk),
        .CE(\int_mad_R_o_mem[31]_i_1_n_0 ),
        .D(int_mad_R_o_mem_reg019_out[13]),
        .Q(mad_R_o_mem[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_R_o_mem_reg[14] 
       (.C(ap_clk),
        .CE(\int_mad_R_o_mem[31]_i_1_n_0 ),
        .D(int_mad_R_o_mem_reg019_out[14]),
        .Q(mad_R_o_mem[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_R_o_mem_reg[15] 
       (.C(ap_clk),
        .CE(\int_mad_R_o_mem[31]_i_1_n_0 ),
        .D(int_mad_R_o_mem_reg019_out[15]),
        .Q(mad_R_o_mem[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_R_o_mem_reg[16] 
       (.C(ap_clk),
        .CE(\int_mad_R_o_mem[31]_i_1_n_0 ),
        .D(int_mad_R_o_mem_reg019_out[16]),
        .Q(mad_R_o_mem[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_R_o_mem_reg[17] 
       (.C(ap_clk),
        .CE(\int_mad_R_o_mem[31]_i_1_n_0 ),
        .D(int_mad_R_o_mem_reg019_out[17]),
        .Q(mad_R_o_mem[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_R_o_mem_reg[18] 
       (.C(ap_clk),
        .CE(\int_mad_R_o_mem[31]_i_1_n_0 ),
        .D(int_mad_R_o_mem_reg019_out[18]),
        .Q(mad_R_o_mem[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_R_o_mem_reg[19] 
       (.C(ap_clk),
        .CE(\int_mad_R_o_mem[31]_i_1_n_0 ),
        .D(int_mad_R_o_mem_reg019_out[19]),
        .Q(mad_R_o_mem[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_R_o_mem_reg[1] 
       (.C(ap_clk),
        .CE(\int_mad_R_o_mem[31]_i_1_n_0 ),
        .D(int_mad_R_o_mem_reg019_out[1]),
        .Q(\int_mad_R_o_mem_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_R_o_mem_reg[20] 
       (.C(ap_clk),
        .CE(\int_mad_R_o_mem[31]_i_1_n_0 ),
        .D(int_mad_R_o_mem_reg019_out[20]),
        .Q(mad_R_o_mem[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_R_o_mem_reg[21] 
       (.C(ap_clk),
        .CE(\int_mad_R_o_mem[31]_i_1_n_0 ),
        .D(int_mad_R_o_mem_reg019_out[21]),
        .Q(mad_R_o_mem[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_R_o_mem_reg[22] 
       (.C(ap_clk),
        .CE(\int_mad_R_o_mem[31]_i_1_n_0 ),
        .D(int_mad_R_o_mem_reg019_out[22]),
        .Q(mad_R_o_mem[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_R_o_mem_reg[23] 
       (.C(ap_clk),
        .CE(\int_mad_R_o_mem[31]_i_1_n_0 ),
        .D(int_mad_R_o_mem_reg019_out[23]),
        .Q(mad_R_o_mem[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_R_o_mem_reg[24] 
       (.C(ap_clk),
        .CE(\int_mad_R_o_mem[31]_i_1_n_0 ),
        .D(int_mad_R_o_mem_reg019_out[24]),
        .Q(mad_R_o_mem[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_R_o_mem_reg[25] 
       (.C(ap_clk),
        .CE(\int_mad_R_o_mem[31]_i_1_n_0 ),
        .D(int_mad_R_o_mem_reg019_out[25]),
        .Q(mad_R_o_mem[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_R_o_mem_reg[26] 
       (.C(ap_clk),
        .CE(\int_mad_R_o_mem[31]_i_1_n_0 ),
        .D(int_mad_R_o_mem_reg019_out[26]),
        .Q(mad_R_o_mem[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_R_o_mem_reg[27] 
       (.C(ap_clk),
        .CE(\int_mad_R_o_mem[31]_i_1_n_0 ),
        .D(int_mad_R_o_mem_reg019_out[27]),
        .Q(mad_R_o_mem[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_R_o_mem_reg[28] 
       (.C(ap_clk),
        .CE(\int_mad_R_o_mem[31]_i_1_n_0 ),
        .D(int_mad_R_o_mem_reg019_out[28]),
        .Q(mad_R_o_mem[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_R_o_mem_reg[29] 
       (.C(ap_clk),
        .CE(\int_mad_R_o_mem[31]_i_1_n_0 ),
        .D(int_mad_R_o_mem_reg019_out[29]),
        .Q(mad_R_o_mem[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_R_o_mem_reg[2] 
       (.C(ap_clk),
        .CE(\int_mad_R_o_mem[31]_i_1_n_0 ),
        .D(int_mad_R_o_mem_reg019_out[2]),
        .Q(mad_R_o_mem[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_R_o_mem_reg[30] 
       (.C(ap_clk),
        .CE(\int_mad_R_o_mem[31]_i_1_n_0 ),
        .D(int_mad_R_o_mem_reg019_out[30]),
        .Q(mad_R_o_mem[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_R_o_mem_reg[31] 
       (.C(ap_clk),
        .CE(\int_mad_R_o_mem[31]_i_1_n_0 ),
        .D(int_mad_R_o_mem_reg019_out[31]),
        .Q(mad_R_o_mem[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_R_o_mem_reg[32] 
       (.C(ap_clk),
        .CE(\int_mad_R_o_mem[63]_i_1_n_0 ),
        .D(int_mad_R_o_mem_reg0[0]),
        .Q(mad_R_o_mem[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_R_o_mem_reg[33] 
       (.C(ap_clk),
        .CE(\int_mad_R_o_mem[63]_i_1_n_0 ),
        .D(int_mad_R_o_mem_reg0[1]),
        .Q(mad_R_o_mem[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_R_o_mem_reg[34] 
       (.C(ap_clk),
        .CE(\int_mad_R_o_mem[63]_i_1_n_0 ),
        .D(int_mad_R_o_mem_reg0[2]),
        .Q(mad_R_o_mem[32]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_R_o_mem_reg[35] 
       (.C(ap_clk),
        .CE(\int_mad_R_o_mem[63]_i_1_n_0 ),
        .D(int_mad_R_o_mem_reg0[3]),
        .Q(mad_R_o_mem[33]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_R_o_mem_reg[36] 
       (.C(ap_clk),
        .CE(\int_mad_R_o_mem[63]_i_1_n_0 ),
        .D(int_mad_R_o_mem_reg0[4]),
        .Q(mad_R_o_mem[34]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_R_o_mem_reg[37] 
       (.C(ap_clk),
        .CE(\int_mad_R_o_mem[63]_i_1_n_0 ),
        .D(int_mad_R_o_mem_reg0[5]),
        .Q(mad_R_o_mem[35]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_R_o_mem_reg[38] 
       (.C(ap_clk),
        .CE(\int_mad_R_o_mem[63]_i_1_n_0 ),
        .D(int_mad_R_o_mem_reg0[6]),
        .Q(mad_R_o_mem[36]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_R_o_mem_reg[39] 
       (.C(ap_clk),
        .CE(\int_mad_R_o_mem[63]_i_1_n_0 ),
        .D(int_mad_R_o_mem_reg0[7]),
        .Q(mad_R_o_mem[37]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_R_o_mem_reg[3] 
       (.C(ap_clk),
        .CE(\int_mad_R_o_mem[31]_i_1_n_0 ),
        .D(int_mad_R_o_mem_reg019_out[3]),
        .Q(mad_R_o_mem[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_R_o_mem_reg[40] 
       (.C(ap_clk),
        .CE(\int_mad_R_o_mem[63]_i_1_n_0 ),
        .D(int_mad_R_o_mem_reg0[8]),
        .Q(mad_R_o_mem[38]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_R_o_mem_reg[41] 
       (.C(ap_clk),
        .CE(\int_mad_R_o_mem[63]_i_1_n_0 ),
        .D(int_mad_R_o_mem_reg0[9]),
        .Q(mad_R_o_mem[39]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_R_o_mem_reg[42] 
       (.C(ap_clk),
        .CE(\int_mad_R_o_mem[63]_i_1_n_0 ),
        .D(int_mad_R_o_mem_reg0[10]),
        .Q(mad_R_o_mem[40]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_R_o_mem_reg[43] 
       (.C(ap_clk),
        .CE(\int_mad_R_o_mem[63]_i_1_n_0 ),
        .D(int_mad_R_o_mem_reg0[11]),
        .Q(mad_R_o_mem[41]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_R_o_mem_reg[44] 
       (.C(ap_clk),
        .CE(\int_mad_R_o_mem[63]_i_1_n_0 ),
        .D(int_mad_R_o_mem_reg0[12]),
        .Q(mad_R_o_mem[42]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_R_o_mem_reg[45] 
       (.C(ap_clk),
        .CE(\int_mad_R_o_mem[63]_i_1_n_0 ),
        .D(int_mad_R_o_mem_reg0[13]),
        .Q(mad_R_o_mem[43]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_R_o_mem_reg[46] 
       (.C(ap_clk),
        .CE(\int_mad_R_o_mem[63]_i_1_n_0 ),
        .D(int_mad_R_o_mem_reg0[14]),
        .Q(mad_R_o_mem[44]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_R_o_mem_reg[47] 
       (.C(ap_clk),
        .CE(\int_mad_R_o_mem[63]_i_1_n_0 ),
        .D(int_mad_R_o_mem_reg0[15]),
        .Q(mad_R_o_mem[45]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_R_o_mem_reg[48] 
       (.C(ap_clk),
        .CE(\int_mad_R_o_mem[63]_i_1_n_0 ),
        .D(int_mad_R_o_mem_reg0[16]),
        .Q(mad_R_o_mem[46]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_R_o_mem_reg[49] 
       (.C(ap_clk),
        .CE(\int_mad_R_o_mem[63]_i_1_n_0 ),
        .D(int_mad_R_o_mem_reg0[17]),
        .Q(mad_R_o_mem[47]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_R_o_mem_reg[4] 
       (.C(ap_clk),
        .CE(\int_mad_R_o_mem[31]_i_1_n_0 ),
        .D(int_mad_R_o_mem_reg019_out[4]),
        .Q(mad_R_o_mem[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_R_o_mem_reg[50] 
       (.C(ap_clk),
        .CE(\int_mad_R_o_mem[63]_i_1_n_0 ),
        .D(int_mad_R_o_mem_reg0[18]),
        .Q(mad_R_o_mem[48]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_R_o_mem_reg[51] 
       (.C(ap_clk),
        .CE(\int_mad_R_o_mem[63]_i_1_n_0 ),
        .D(int_mad_R_o_mem_reg0[19]),
        .Q(mad_R_o_mem[49]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_R_o_mem_reg[52] 
       (.C(ap_clk),
        .CE(\int_mad_R_o_mem[63]_i_1_n_0 ),
        .D(int_mad_R_o_mem_reg0[20]),
        .Q(mad_R_o_mem[50]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_R_o_mem_reg[53] 
       (.C(ap_clk),
        .CE(\int_mad_R_o_mem[63]_i_1_n_0 ),
        .D(int_mad_R_o_mem_reg0[21]),
        .Q(mad_R_o_mem[51]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_R_o_mem_reg[54] 
       (.C(ap_clk),
        .CE(\int_mad_R_o_mem[63]_i_1_n_0 ),
        .D(int_mad_R_o_mem_reg0[22]),
        .Q(mad_R_o_mem[52]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_R_o_mem_reg[55] 
       (.C(ap_clk),
        .CE(\int_mad_R_o_mem[63]_i_1_n_0 ),
        .D(int_mad_R_o_mem_reg0[23]),
        .Q(mad_R_o_mem[53]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_R_o_mem_reg[56] 
       (.C(ap_clk),
        .CE(\int_mad_R_o_mem[63]_i_1_n_0 ),
        .D(int_mad_R_o_mem_reg0[24]),
        .Q(mad_R_o_mem[54]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_R_o_mem_reg[57] 
       (.C(ap_clk),
        .CE(\int_mad_R_o_mem[63]_i_1_n_0 ),
        .D(int_mad_R_o_mem_reg0[25]),
        .Q(mad_R_o_mem[55]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_R_o_mem_reg[58] 
       (.C(ap_clk),
        .CE(\int_mad_R_o_mem[63]_i_1_n_0 ),
        .D(int_mad_R_o_mem_reg0[26]),
        .Q(mad_R_o_mem[56]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_R_o_mem_reg[59] 
       (.C(ap_clk),
        .CE(\int_mad_R_o_mem[63]_i_1_n_0 ),
        .D(int_mad_R_o_mem_reg0[27]),
        .Q(mad_R_o_mem[57]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_R_o_mem_reg[5] 
       (.C(ap_clk),
        .CE(\int_mad_R_o_mem[31]_i_1_n_0 ),
        .D(int_mad_R_o_mem_reg019_out[5]),
        .Q(mad_R_o_mem[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_R_o_mem_reg[60] 
       (.C(ap_clk),
        .CE(\int_mad_R_o_mem[63]_i_1_n_0 ),
        .D(int_mad_R_o_mem_reg0[28]),
        .Q(mad_R_o_mem[58]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_R_o_mem_reg[61] 
       (.C(ap_clk),
        .CE(\int_mad_R_o_mem[63]_i_1_n_0 ),
        .D(int_mad_R_o_mem_reg0[29]),
        .Q(mad_R_o_mem[59]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_R_o_mem_reg[62] 
       (.C(ap_clk),
        .CE(\int_mad_R_o_mem[63]_i_1_n_0 ),
        .D(int_mad_R_o_mem_reg0[30]),
        .Q(mad_R_o_mem[60]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_R_o_mem_reg[63] 
       (.C(ap_clk),
        .CE(\int_mad_R_o_mem[63]_i_1_n_0 ),
        .D(int_mad_R_o_mem_reg0[31]),
        .Q(mad_R_o_mem[61]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_R_o_mem_reg[6] 
       (.C(ap_clk),
        .CE(\int_mad_R_o_mem[31]_i_1_n_0 ),
        .D(int_mad_R_o_mem_reg019_out[6]),
        .Q(mad_R_o_mem[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_R_o_mem_reg[7] 
       (.C(ap_clk),
        .CE(\int_mad_R_o_mem[31]_i_1_n_0 ),
        .D(int_mad_R_o_mem_reg019_out[7]),
        .Q(mad_R_o_mem[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_R_o_mem_reg[8] 
       (.C(ap_clk),
        .CE(\int_mad_R_o_mem[31]_i_1_n_0 ),
        .D(int_mad_R_o_mem_reg019_out[8]),
        .Q(mad_R_o_mem[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_mad_R_o_mem_reg[9] 
       (.C(ap_clk),
        .CE(\int_mad_R_o_mem[31]_i_1_n_0 ),
        .D(int_mad_R_o_mem_reg019_out[9]),
        .Q(mad_R_o_mem[7]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_1_o_mem[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_raw_data_im_1_o_mem_reg_n_0_[0] ),
        .O(int_raw_data_im_1_o_mem_reg013_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_1_o_mem[10]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(raw_data_im_1_o_mem[8]),
        .O(int_raw_data_im_1_o_mem_reg013_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_1_o_mem[11]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(raw_data_im_1_o_mem[9]),
        .O(int_raw_data_im_1_o_mem_reg013_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_1_o_mem[12]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(raw_data_im_1_o_mem[10]),
        .O(int_raw_data_im_1_o_mem_reg013_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_1_o_mem[13]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(raw_data_im_1_o_mem[11]),
        .O(int_raw_data_im_1_o_mem_reg013_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_1_o_mem[14]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(raw_data_im_1_o_mem[12]),
        .O(int_raw_data_im_1_o_mem_reg013_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_1_o_mem[15]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(raw_data_im_1_o_mem[13]),
        .O(int_raw_data_im_1_o_mem_reg013_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_1_o_mem[16]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(raw_data_im_1_o_mem[14]),
        .O(int_raw_data_im_1_o_mem_reg013_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_1_o_mem[17]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(raw_data_im_1_o_mem[15]),
        .O(int_raw_data_im_1_o_mem_reg013_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_1_o_mem[18]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(raw_data_im_1_o_mem[16]),
        .O(int_raw_data_im_1_o_mem_reg013_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_1_o_mem[19]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(raw_data_im_1_o_mem[17]),
        .O(int_raw_data_im_1_o_mem_reg013_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_1_o_mem[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_raw_data_im_1_o_mem_reg_n_0_[1] ),
        .O(int_raw_data_im_1_o_mem_reg013_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_1_o_mem[20]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(raw_data_im_1_o_mem[18]),
        .O(int_raw_data_im_1_o_mem_reg013_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_1_o_mem[21]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(raw_data_im_1_o_mem[19]),
        .O(int_raw_data_im_1_o_mem_reg013_out[21]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_1_o_mem[22]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(raw_data_im_1_o_mem[20]),
        .O(int_raw_data_im_1_o_mem_reg013_out[22]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_1_o_mem[23]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(raw_data_im_1_o_mem[21]),
        .O(int_raw_data_im_1_o_mem_reg013_out[23]));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_1_o_mem[24]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(raw_data_im_1_o_mem[22]),
        .O(int_raw_data_im_1_o_mem_reg013_out[24]));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_1_o_mem[25]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(raw_data_im_1_o_mem[23]),
        .O(int_raw_data_im_1_o_mem_reg013_out[25]));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_1_o_mem[26]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(raw_data_im_1_o_mem[24]),
        .O(int_raw_data_im_1_o_mem_reg013_out[26]));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_1_o_mem[27]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(raw_data_im_1_o_mem[25]),
        .O(int_raw_data_im_1_o_mem_reg013_out[27]));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_1_o_mem[28]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(raw_data_im_1_o_mem[26]),
        .O(int_raw_data_im_1_o_mem_reg013_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_1_o_mem[29]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(raw_data_im_1_o_mem[27]),
        .O(int_raw_data_im_1_o_mem_reg013_out[29]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_1_o_mem[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(raw_data_im_1_o_mem[0]),
        .O(int_raw_data_im_1_o_mem_reg013_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_1_o_mem[30]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(raw_data_im_1_o_mem[28]),
        .O(int_raw_data_im_1_o_mem_reg013_out[30]));
  LUT5 #(
    .INIT(32'h40000000)) 
    \int_raw_data_im_1_o_mem[31]_i_1 
       (.I0(\waddr_reg_n_0_[4] ),
        .I1(\waddr_reg_n_0_[6] ),
        .I2(\int_ier[5]_i_2_n_0 ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(\waddr_reg_n_0_[2] ),
        .O(\int_raw_data_im_1_o_mem[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_1_o_mem[31]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(raw_data_im_1_o_mem[29]),
        .O(int_raw_data_im_1_o_mem_reg013_out[31]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_1_o_mem[32]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(raw_data_im_1_o_mem[30]),
        .O(int_raw_data_im_1_o_mem_reg0[0]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_1_o_mem[33]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(raw_data_im_1_o_mem[31]),
        .O(int_raw_data_im_1_o_mem_reg0[1]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_1_o_mem[34]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(raw_data_im_1_o_mem[32]),
        .O(int_raw_data_im_1_o_mem_reg0[2]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_1_o_mem[35]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(raw_data_im_1_o_mem[33]),
        .O(int_raw_data_im_1_o_mem_reg0[3]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_1_o_mem[36]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(raw_data_im_1_o_mem[34]),
        .O(int_raw_data_im_1_o_mem_reg0[4]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_1_o_mem[37]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(raw_data_im_1_o_mem[35]),
        .O(int_raw_data_im_1_o_mem_reg0[5]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_1_o_mem[38]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(raw_data_im_1_o_mem[36]),
        .O(int_raw_data_im_1_o_mem_reg0[6]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_1_o_mem[39]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(raw_data_im_1_o_mem[37]),
        .O(int_raw_data_im_1_o_mem_reg0[7]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_1_o_mem[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(raw_data_im_1_o_mem[1]),
        .O(int_raw_data_im_1_o_mem_reg013_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_1_o_mem[40]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(raw_data_im_1_o_mem[38]),
        .O(int_raw_data_im_1_o_mem_reg0[8]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_1_o_mem[41]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(raw_data_im_1_o_mem[39]),
        .O(int_raw_data_im_1_o_mem_reg0[9]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_1_o_mem[42]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(raw_data_im_1_o_mem[40]),
        .O(int_raw_data_im_1_o_mem_reg0[10]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_1_o_mem[43]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(raw_data_im_1_o_mem[41]),
        .O(int_raw_data_im_1_o_mem_reg0[11]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_1_o_mem[44]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(raw_data_im_1_o_mem[42]),
        .O(int_raw_data_im_1_o_mem_reg0[12]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_1_o_mem[45]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(raw_data_im_1_o_mem[43]),
        .O(int_raw_data_im_1_o_mem_reg0[13]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_1_o_mem[46]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(raw_data_im_1_o_mem[44]),
        .O(int_raw_data_im_1_o_mem_reg0[14]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_1_o_mem[47]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(raw_data_im_1_o_mem[45]),
        .O(int_raw_data_im_1_o_mem_reg0[15]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_1_o_mem[48]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(raw_data_im_1_o_mem[46]),
        .O(int_raw_data_im_1_o_mem_reg0[16]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_1_o_mem[49]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(raw_data_im_1_o_mem[47]),
        .O(int_raw_data_im_1_o_mem_reg0[17]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_1_o_mem[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(raw_data_im_1_o_mem[2]),
        .O(int_raw_data_im_1_o_mem_reg013_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_1_o_mem[50]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(raw_data_im_1_o_mem[48]),
        .O(int_raw_data_im_1_o_mem_reg0[18]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_1_o_mem[51]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(raw_data_im_1_o_mem[49]),
        .O(int_raw_data_im_1_o_mem_reg0[19]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_1_o_mem[52]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(raw_data_im_1_o_mem[50]),
        .O(int_raw_data_im_1_o_mem_reg0[20]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_1_o_mem[53]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(raw_data_im_1_o_mem[51]),
        .O(int_raw_data_im_1_o_mem_reg0[21]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_1_o_mem[54]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(raw_data_im_1_o_mem[52]),
        .O(int_raw_data_im_1_o_mem_reg0[22]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_1_o_mem[55]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(raw_data_im_1_o_mem[53]),
        .O(int_raw_data_im_1_o_mem_reg0[23]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_1_o_mem[56]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(raw_data_im_1_o_mem[54]),
        .O(int_raw_data_im_1_o_mem_reg0[24]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_1_o_mem[57]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(raw_data_im_1_o_mem[55]),
        .O(int_raw_data_im_1_o_mem_reg0[25]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_1_o_mem[58]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(raw_data_im_1_o_mem[56]),
        .O(int_raw_data_im_1_o_mem_reg0[26]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_1_o_mem[59]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(raw_data_im_1_o_mem[57]),
        .O(int_raw_data_im_1_o_mem_reg0[27]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_1_o_mem[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(raw_data_im_1_o_mem[3]),
        .O(int_raw_data_im_1_o_mem_reg013_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_1_o_mem[60]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(raw_data_im_1_o_mem[58]),
        .O(int_raw_data_im_1_o_mem_reg0[28]));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_1_o_mem[61]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(raw_data_im_1_o_mem[59]),
        .O(int_raw_data_im_1_o_mem_reg0[29]));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_1_o_mem[62]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(raw_data_im_1_o_mem[60]),
        .O(int_raw_data_im_1_o_mem_reg0[30]));
  LUT5 #(
    .INIT(32'h00000080)) 
    \int_raw_data_im_1_o_mem[63]_i_1 
       (.I0(\int_ier[5]_i_2_n_0 ),
        .I1(\waddr_reg_n_0_[6] ),
        .I2(\waddr_reg_n_0_[4] ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(\waddr_reg_n_0_[2] ),
        .O(\int_raw_data_im_1_o_mem[63]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_1_o_mem[63]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(raw_data_im_1_o_mem[61]),
        .O(int_raw_data_im_1_o_mem_reg0[31]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_1_o_mem[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(raw_data_im_1_o_mem[4]),
        .O(int_raw_data_im_1_o_mem_reg013_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_1_o_mem[7]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(raw_data_im_1_o_mem[5]),
        .O(int_raw_data_im_1_o_mem_reg013_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_1_o_mem[8]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(raw_data_im_1_o_mem[6]),
        .O(int_raw_data_im_1_o_mem_reg013_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_1_o_mem[9]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(raw_data_im_1_o_mem[7]),
        .O(int_raw_data_im_1_o_mem_reg013_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_1_o_mem_reg[0] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_1_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_im_1_o_mem_reg013_out[0]),
        .Q(\int_raw_data_im_1_o_mem_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_1_o_mem_reg[10] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_1_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_im_1_o_mem_reg013_out[10]),
        .Q(raw_data_im_1_o_mem[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_1_o_mem_reg[11] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_1_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_im_1_o_mem_reg013_out[11]),
        .Q(raw_data_im_1_o_mem[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_1_o_mem_reg[12] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_1_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_im_1_o_mem_reg013_out[12]),
        .Q(raw_data_im_1_o_mem[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_1_o_mem_reg[13] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_1_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_im_1_o_mem_reg013_out[13]),
        .Q(raw_data_im_1_o_mem[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_1_o_mem_reg[14] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_1_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_im_1_o_mem_reg013_out[14]),
        .Q(raw_data_im_1_o_mem[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_1_o_mem_reg[15] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_1_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_im_1_o_mem_reg013_out[15]),
        .Q(raw_data_im_1_o_mem[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_1_o_mem_reg[16] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_1_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_im_1_o_mem_reg013_out[16]),
        .Q(raw_data_im_1_o_mem[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_1_o_mem_reg[17] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_1_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_im_1_o_mem_reg013_out[17]),
        .Q(raw_data_im_1_o_mem[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_1_o_mem_reg[18] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_1_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_im_1_o_mem_reg013_out[18]),
        .Q(raw_data_im_1_o_mem[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_1_o_mem_reg[19] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_1_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_im_1_o_mem_reg013_out[19]),
        .Q(raw_data_im_1_o_mem[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_1_o_mem_reg[1] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_1_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_im_1_o_mem_reg013_out[1]),
        .Q(\int_raw_data_im_1_o_mem_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_1_o_mem_reg[20] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_1_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_im_1_o_mem_reg013_out[20]),
        .Q(raw_data_im_1_o_mem[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_1_o_mem_reg[21] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_1_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_im_1_o_mem_reg013_out[21]),
        .Q(raw_data_im_1_o_mem[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_1_o_mem_reg[22] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_1_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_im_1_o_mem_reg013_out[22]),
        .Q(raw_data_im_1_o_mem[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_1_o_mem_reg[23] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_1_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_im_1_o_mem_reg013_out[23]),
        .Q(raw_data_im_1_o_mem[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_1_o_mem_reg[24] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_1_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_im_1_o_mem_reg013_out[24]),
        .Q(raw_data_im_1_o_mem[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_1_o_mem_reg[25] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_1_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_im_1_o_mem_reg013_out[25]),
        .Q(raw_data_im_1_o_mem[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_1_o_mem_reg[26] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_1_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_im_1_o_mem_reg013_out[26]),
        .Q(raw_data_im_1_o_mem[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_1_o_mem_reg[27] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_1_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_im_1_o_mem_reg013_out[27]),
        .Q(raw_data_im_1_o_mem[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_1_o_mem_reg[28] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_1_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_im_1_o_mem_reg013_out[28]),
        .Q(raw_data_im_1_o_mem[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_1_o_mem_reg[29] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_1_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_im_1_o_mem_reg013_out[29]),
        .Q(raw_data_im_1_o_mem[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_1_o_mem_reg[2] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_1_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_im_1_o_mem_reg013_out[2]),
        .Q(raw_data_im_1_o_mem[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_1_o_mem_reg[30] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_1_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_im_1_o_mem_reg013_out[30]),
        .Q(raw_data_im_1_o_mem[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_1_o_mem_reg[31] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_1_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_im_1_o_mem_reg013_out[31]),
        .Q(raw_data_im_1_o_mem[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_1_o_mem_reg[32] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_1_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_im_1_o_mem_reg0[0]),
        .Q(raw_data_im_1_o_mem[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_1_o_mem_reg[33] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_1_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_im_1_o_mem_reg0[1]),
        .Q(raw_data_im_1_o_mem[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_1_o_mem_reg[34] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_1_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_im_1_o_mem_reg0[2]),
        .Q(raw_data_im_1_o_mem[32]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_1_o_mem_reg[35] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_1_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_im_1_o_mem_reg0[3]),
        .Q(raw_data_im_1_o_mem[33]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_1_o_mem_reg[36] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_1_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_im_1_o_mem_reg0[4]),
        .Q(raw_data_im_1_o_mem[34]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_1_o_mem_reg[37] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_1_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_im_1_o_mem_reg0[5]),
        .Q(raw_data_im_1_o_mem[35]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_1_o_mem_reg[38] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_1_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_im_1_o_mem_reg0[6]),
        .Q(raw_data_im_1_o_mem[36]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_1_o_mem_reg[39] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_1_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_im_1_o_mem_reg0[7]),
        .Q(raw_data_im_1_o_mem[37]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_1_o_mem_reg[3] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_1_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_im_1_o_mem_reg013_out[3]),
        .Q(raw_data_im_1_o_mem[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_1_o_mem_reg[40] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_1_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_im_1_o_mem_reg0[8]),
        .Q(raw_data_im_1_o_mem[38]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_1_o_mem_reg[41] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_1_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_im_1_o_mem_reg0[9]),
        .Q(raw_data_im_1_o_mem[39]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_1_o_mem_reg[42] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_1_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_im_1_o_mem_reg0[10]),
        .Q(raw_data_im_1_o_mem[40]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_1_o_mem_reg[43] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_1_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_im_1_o_mem_reg0[11]),
        .Q(raw_data_im_1_o_mem[41]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_1_o_mem_reg[44] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_1_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_im_1_o_mem_reg0[12]),
        .Q(raw_data_im_1_o_mem[42]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_1_o_mem_reg[45] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_1_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_im_1_o_mem_reg0[13]),
        .Q(raw_data_im_1_o_mem[43]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_1_o_mem_reg[46] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_1_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_im_1_o_mem_reg0[14]),
        .Q(raw_data_im_1_o_mem[44]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_1_o_mem_reg[47] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_1_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_im_1_o_mem_reg0[15]),
        .Q(raw_data_im_1_o_mem[45]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_1_o_mem_reg[48] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_1_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_im_1_o_mem_reg0[16]),
        .Q(raw_data_im_1_o_mem[46]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_1_o_mem_reg[49] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_1_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_im_1_o_mem_reg0[17]),
        .Q(raw_data_im_1_o_mem[47]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_1_o_mem_reg[4] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_1_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_im_1_o_mem_reg013_out[4]),
        .Q(raw_data_im_1_o_mem[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_1_o_mem_reg[50] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_1_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_im_1_o_mem_reg0[18]),
        .Q(raw_data_im_1_o_mem[48]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_1_o_mem_reg[51] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_1_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_im_1_o_mem_reg0[19]),
        .Q(raw_data_im_1_o_mem[49]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_1_o_mem_reg[52] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_1_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_im_1_o_mem_reg0[20]),
        .Q(raw_data_im_1_o_mem[50]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_1_o_mem_reg[53] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_1_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_im_1_o_mem_reg0[21]),
        .Q(raw_data_im_1_o_mem[51]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_1_o_mem_reg[54] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_1_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_im_1_o_mem_reg0[22]),
        .Q(raw_data_im_1_o_mem[52]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_1_o_mem_reg[55] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_1_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_im_1_o_mem_reg0[23]),
        .Q(raw_data_im_1_o_mem[53]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_1_o_mem_reg[56] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_1_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_im_1_o_mem_reg0[24]),
        .Q(raw_data_im_1_o_mem[54]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_1_o_mem_reg[57] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_1_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_im_1_o_mem_reg0[25]),
        .Q(raw_data_im_1_o_mem[55]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_1_o_mem_reg[58] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_1_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_im_1_o_mem_reg0[26]),
        .Q(raw_data_im_1_o_mem[56]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_1_o_mem_reg[59] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_1_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_im_1_o_mem_reg0[27]),
        .Q(raw_data_im_1_o_mem[57]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_1_o_mem_reg[5] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_1_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_im_1_o_mem_reg013_out[5]),
        .Q(raw_data_im_1_o_mem[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_1_o_mem_reg[60] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_1_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_im_1_o_mem_reg0[28]),
        .Q(raw_data_im_1_o_mem[58]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_1_o_mem_reg[61] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_1_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_im_1_o_mem_reg0[29]),
        .Q(raw_data_im_1_o_mem[59]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_1_o_mem_reg[62] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_1_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_im_1_o_mem_reg0[30]),
        .Q(raw_data_im_1_o_mem[60]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_1_o_mem_reg[63] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_1_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_im_1_o_mem_reg0[31]),
        .Q(raw_data_im_1_o_mem[61]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_1_o_mem_reg[6] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_1_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_im_1_o_mem_reg013_out[6]),
        .Q(raw_data_im_1_o_mem[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_1_o_mem_reg[7] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_1_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_im_1_o_mem_reg013_out[7]),
        .Q(raw_data_im_1_o_mem[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_1_o_mem_reg[8] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_1_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_im_1_o_mem_reg013_out[8]),
        .Q(raw_data_im_1_o_mem[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_1_o_mem_reg[9] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_1_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_im_1_o_mem_reg013_out[9]),
        .Q(raw_data_im_1_o_mem[7]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_o_mem[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_raw_data_im_o_mem_reg_n_0_[0] ),
        .O(int_raw_data_im_o_mem_reg024_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_o_mem[10]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(raw_data_im_o_mem[8]),
        .O(int_raw_data_im_o_mem_reg024_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_o_mem[11]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(raw_data_im_o_mem[9]),
        .O(int_raw_data_im_o_mem_reg024_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_o_mem[12]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(raw_data_im_o_mem[10]),
        .O(int_raw_data_im_o_mem_reg024_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_o_mem[13]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(raw_data_im_o_mem[11]),
        .O(int_raw_data_im_o_mem_reg024_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_o_mem[14]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(raw_data_im_o_mem[12]),
        .O(int_raw_data_im_o_mem_reg024_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_o_mem[15]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(raw_data_im_o_mem[13]),
        .O(int_raw_data_im_o_mem_reg024_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_o_mem[16]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(raw_data_im_o_mem[14]),
        .O(int_raw_data_im_o_mem_reg024_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_o_mem[17]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(raw_data_im_o_mem[15]),
        .O(int_raw_data_im_o_mem_reg024_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_o_mem[18]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(raw_data_im_o_mem[16]),
        .O(int_raw_data_im_o_mem_reg024_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_o_mem[19]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(raw_data_im_o_mem[17]),
        .O(int_raw_data_im_o_mem_reg024_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_o_mem[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_raw_data_im_o_mem_reg_n_0_[1] ),
        .O(int_raw_data_im_o_mem_reg024_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_o_mem[20]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(raw_data_im_o_mem[18]),
        .O(int_raw_data_im_o_mem_reg024_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_o_mem[21]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(raw_data_im_o_mem[19]),
        .O(int_raw_data_im_o_mem_reg024_out[21]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_o_mem[22]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(raw_data_im_o_mem[20]),
        .O(int_raw_data_im_o_mem_reg024_out[22]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_o_mem[23]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(raw_data_im_o_mem[21]),
        .O(int_raw_data_im_o_mem_reg024_out[23]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_o_mem[24]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(raw_data_im_o_mem[22]),
        .O(int_raw_data_im_o_mem_reg024_out[24]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_o_mem[25]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(raw_data_im_o_mem[23]),
        .O(int_raw_data_im_o_mem_reg024_out[25]));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_o_mem[26]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(raw_data_im_o_mem[24]),
        .O(int_raw_data_im_o_mem_reg024_out[26]));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_o_mem[27]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(raw_data_im_o_mem[25]),
        .O(int_raw_data_im_o_mem_reg024_out[27]));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_o_mem[28]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(raw_data_im_o_mem[26]),
        .O(int_raw_data_im_o_mem_reg024_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_o_mem[29]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(raw_data_im_o_mem[27]),
        .O(int_raw_data_im_o_mem_reg024_out[29]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_o_mem[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(raw_data_im_o_mem[0]),
        .O(int_raw_data_im_o_mem_reg024_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_o_mem[30]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(raw_data_im_o_mem[28]),
        .O(int_raw_data_im_o_mem_reg024_out[30]));
  LUT5 #(
    .INIT(32'h00000400)) 
    \int_raw_data_im_o_mem[31]_i_1 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[6] ),
        .I3(\int_ier[5]_i_2_n_0 ),
        .I4(\waddr_reg_n_0_[2] ),
        .O(\int_raw_data_im_o_mem[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_o_mem[31]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(raw_data_im_o_mem[29]),
        .O(int_raw_data_im_o_mem_reg024_out[31]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_o_mem[32]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(raw_data_im_o_mem[30]),
        .O(int_raw_data_im_o_mem_reg0[0]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_o_mem[33]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(raw_data_im_o_mem[31]),
        .O(int_raw_data_im_o_mem_reg0[1]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_o_mem[34]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(raw_data_im_o_mem[32]),
        .O(int_raw_data_im_o_mem_reg0[2]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_o_mem[35]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(raw_data_im_o_mem[33]),
        .O(int_raw_data_im_o_mem_reg0[3]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_o_mem[36]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(raw_data_im_o_mem[34]),
        .O(int_raw_data_im_o_mem_reg0[4]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_o_mem[37]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(raw_data_im_o_mem[35]),
        .O(int_raw_data_im_o_mem_reg0[5]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_o_mem[38]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(raw_data_im_o_mem[36]),
        .O(int_raw_data_im_o_mem_reg0[6]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_o_mem[39]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(raw_data_im_o_mem[37]),
        .O(int_raw_data_im_o_mem_reg0[7]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_o_mem[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(raw_data_im_o_mem[1]),
        .O(int_raw_data_im_o_mem_reg024_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_o_mem[40]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(raw_data_im_o_mem[38]),
        .O(int_raw_data_im_o_mem_reg0[8]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_o_mem[41]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(raw_data_im_o_mem[39]),
        .O(int_raw_data_im_o_mem_reg0[9]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_o_mem[42]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(raw_data_im_o_mem[40]),
        .O(int_raw_data_im_o_mem_reg0[10]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_o_mem[43]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(raw_data_im_o_mem[41]),
        .O(int_raw_data_im_o_mem_reg0[11]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_o_mem[44]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(raw_data_im_o_mem[42]),
        .O(int_raw_data_im_o_mem_reg0[12]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_o_mem[45]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(raw_data_im_o_mem[43]),
        .O(int_raw_data_im_o_mem_reg0[13]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_o_mem[46]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(raw_data_im_o_mem[44]),
        .O(int_raw_data_im_o_mem_reg0[14]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_o_mem[47]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(raw_data_im_o_mem[45]),
        .O(int_raw_data_im_o_mem_reg0[15]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_o_mem[48]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(raw_data_im_o_mem[46]),
        .O(int_raw_data_im_o_mem_reg0[16]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_o_mem[49]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(raw_data_im_o_mem[47]),
        .O(int_raw_data_im_o_mem_reg0[17]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_o_mem[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(raw_data_im_o_mem[2]),
        .O(int_raw_data_im_o_mem_reg024_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_o_mem[50]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(raw_data_im_o_mem[48]),
        .O(int_raw_data_im_o_mem_reg0[18]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_o_mem[51]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(raw_data_im_o_mem[49]),
        .O(int_raw_data_im_o_mem_reg0[19]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_o_mem[52]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(raw_data_im_o_mem[50]),
        .O(int_raw_data_im_o_mem_reg0[20]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_o_mem[53]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(raw_data_im_o_mem[51]),
        .O(int_raw_data_im_o_mem_reg0[21]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_o_mem[54]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(raw_data_im_o_mem[52]),
        .O(int_raw_data_im_o_mem_reg0[22]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_o_mem[55]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(raw_data_im_o_mem[53]),
        .O(int_raw_data_im_o_mem_reg0[23]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_o_mem[56]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(raw_data_im_o_mem[54]),
        .O(int_raw_data_im_o_mem_reg0[24]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_o_mem[57]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(raw_data_im_o_mem[55]),
        .O(int_raw_data_im_o_mem_reg0[25]));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_o_mem[58]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(raw_data_im_o_mem[56]),
        .O(int_raw_data_im_o_mem_reg0[26]));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_o_mem[59]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(raw_data_im_o_mem[57]),
        .O(int_raw_data_im_o_mem_reg0[27]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_o_mem[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(raw_data_im_o_mem[3]),
        .O(int_raw_data_im_o_mem_reg024_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_o_mem[60]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(raw_data_im_o_mem[58]),
        .O(int_raw_data_im_o_mem_reg0[28]));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_o_mem[61]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(raw_data_im_o_mem[59]),
        .O(int_raw_data_im_o_mem_reg0[29]));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_o_mem[62]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(raw_data_im_o_mem[60]),
        .O(int_raw_data_im_o_mem_reg0[30]));
  LUT5 #(
    .INIT(32'h00200000)) 
    \int_raw_data_im_o_mem[63]_i_1 
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[4] ),
        .I3(\waddr_reg_n_0_[6] ),
        .I4(\int_ier[5]_i_2_n_0 ),
        .O(\int_raw_data_im_o_mem[63]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_o_mem[63]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(raw_data_im_o_mem[61]),
        .O(int_raw_data_im_o_mem_reg0[31]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_o_mem[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(raw_data_im_o_mem[4]),
        .O(int_raw_data_im_o_mem_reg024_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_o_mem[7]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(raw_data_im_o_mem[5]),
        .O(int_raw_data_im_o_mem_reg024_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_o_mem[8]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(raw_data_im_o_mem[6]),
        .O(int_raw_data_im_o_mem_reg024_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_im_o_mem[9]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(raw_data_im_o_mem[7]),
        .O(int_raw_data_im_o_mem_reg024_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_o_mem_reg[0] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_im_o_mem_reg024_out[0]),
        .Q(\int_raw_data_im_o_mem_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_o_mem_reg[10] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_im_o_mem_reg024_out[10]),
        .Q(raw_data_im_o_mem[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_o_mem_reg[11] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_im_o_mem_reg024_out[11]),
        .Q(raw_data_im_o_mem[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_o_mem_reg[12] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_im_o_mem_reg024_out[12]),
        .Q(raw_data_im_o_mem[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_o_mem_reg[13] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_im_o_mem_reg024_out[13]),
        .Q(raw_data_im_o_mem[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_o_mem_reg[14] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_im_o_mem_reg024_out[14]),
        .Q(raw_data_im_o_mem[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_o_mem_reg[15] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_im_o_mem_reg024_out[15]),
        .Q(raw_data_im_o_mem[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_o_mem_reg[16] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_im_o_mem_reg024_out[16]),
        .Q(raw_data_im_o_mem[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_o_mem_reg[17] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_im_o_mem_reg024_out[17]),
        .Q(raw_data_im_o_mem[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_o_mem_reg[18] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_im_o_mem_reg024_out[18]),
        .Q(raw_data_im_o_mem[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_o_mem_reg[19] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_im_o_mem_reg024_out[19]),
        .Q(raw_data_im_o_mem[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_o_mem_reg[1] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_im_o_mem_reg024_out[1]),
        .Q(\int_raw_data_im_o_mem_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_o_mem_reg[20] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_im_o_mem_reg024_out[20]),
        .Q(raw_data_im_o_mem[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_o_mem_reg[21] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_im_o_mem_reg024_out[21]),
        .Q(raw_data_im_o_mem[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_o_mem_reg[22] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_im_o_mem_reg024_out[22]),
        .Q(raw_data_im_o_mem[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_o_mem_reg[23] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_im_o_mem_reg024_out[23]),
        .Q(raw_data_im_o_mem[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_o_mem_reg[24] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_im_o_mem_reg024_out[24]),
        .Q(raw_data_im_o_mem[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_o_mem_reg[25] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_im_o_mem_reg024_out[25]),
        .Q(raw_data_im_o_mem[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_o_mem_reg[26] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_im_o_mem_reg024_out[26]),
        .Q(raw_data_im_o_mem[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_o_mem_reg[27] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_im_o_mem_reg024_out[27]),
        .Q(raw_data_im_o_mem[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_o_mem_reg[28] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_im_o_mem_reg024_out[28]),
        .Q(raw_data_im_o_mem[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_o_mem_reg[29] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_im_o_mem_reg024_out[29]),
        .Q(raw_data_im_o_mem[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_o_mem_reg[2] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_im_o_mem_reg024_out[2]),
        .Q(raw_data_im_o_mem[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_o_mem_reg[30] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_im_o_mem_reg024_out[30]),
        .Q(raw_data_im_o_mem[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_o_mem_reg[31] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_im_o_mem_reg024_out[31]),
        .Q(raw_data_im_o_mem[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_o_mem_reg[32] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_im_o_mem_reg0[0]),
        .Q(raw_data_im_o_mem[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_o_mem_reg[33] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_im_o_mem_reg0[1]),
        .Q(raw_data_im_o_mem[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_o_mem_reg[34] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_im_o_mem_reg0[2]),
        .Q(raw_data_im_o_mem[32]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_o_mem_reg[35] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_im_o_mem_reg0[3]),
        .Q(raw_data_im_o_mem[33]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_o_mem_reg[36] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_im_o_mem_reg0[4]),
        .Q(raw_data_im_o_mem[34]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_o_mem_reg[37] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_im_o_mem_reg0[5]),
        .Q(raw_data_im_o_mem[35]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_o_mem_reg[38] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_im_o_mem_reg0[6]),
        .Q(raw_data_im_o_mem[36]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_o_mem_reg[39] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_im_o_mem_reg0[7]),
        .Q(raw_data_im_o_mem[37]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_o_mem_reg[3] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_im_o_mem_reg024_out[3]),
        .Q(raw_data_im_o_mem[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_o_mem_reg[40] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_im_o_mem_reg0[8]),
        .Q(raw_data_im_o_mem[38]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_o_mem_reg[41] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_im_o_mem_reg0[9]),
        .Q(raw_data_im_o_mem[39]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_o_mem_reg[42] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_im_o_mem_reg0[10]),
        .Q(raw_data_im_o_mem[40]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_o_mem_reg[43] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_im_o_mem_reg0[11]),
        .Q(raw_data_im_o_mem[41]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_o_mem_reg[44] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_im_o_mem_reg0[12]),
        .Q(raw_data_im_o_mem[42]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_o_mem_reg[45] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_im_o_mem_reg0[13]),
        .Q(raw_data_im_o_mem[43]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_o_mem_reg[46] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_im_o_mem_reg0[14]),
        .Q(raw_data_im_o_mem[44]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_o_mem_reg[47] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_im_o_mem_reg0[15]),
        .Q(raw_data_im_o_mem[45]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_o_mem_reg[48] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_im_o_mem_reg0[16]),
        .Q(raw_data_im_o_mem[46]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_o_mem_reg[49] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_im_o_mem_reg0[17]),
        .Q(raw_data_im_o_mem[47]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_o_mem_reg[4] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_im_o_mem_reg024_out[4]),
        .Q(raw_data_im_o_mem[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_o_mem_reg[50] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_im_o_mem_reg0[18]),
        .Q(raw_data_im_o_mem[48]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_o_mem_reg[51] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_im_o_mem_reg0[19]),
        .Q(raw_data_im_o_mem[49]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_o_mem_reg[52] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_im_o_mem_reg0[20]),
        .Q(raw_data_im_o_mem[50]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_o_mem_reg[53] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_im_o_mem_reg0[21]),
        .Q(raw_data_im_o_mem[51]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_o_mem_reg[54] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_im_o_mem_reg0[22]),
        .Q(raw_data_im_o_mem[52]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_o_mem_reg[55] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_im_o_mem_reg0[23]),
        .Q(raw_data_im_o_mem[53]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_o_mem_reg[56] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_im_o_mem_reg0[24]),
        .Q(raw_data_im_o_mem[54]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_o_mem_reg[57] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_im_o_mem_reg0[25]),
        .Q(raw_data_im_o_mem[55]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_o_mem_reg[58] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_im_o_mem_reg0[26]),
        .Q(raw_data_im_o_mem[56]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_o_mem_reg[59] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_im_o_mem_reg0[27]),
        .Q(raw_data_im_o_mem[57]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_o_mem_reg[5] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_im_o_mem_reg024_out[5]),
        .Q(raw_data_im_o_mem[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_o_mem_reg[60] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_im_o_mem_reg0[28]),
        .Q(raw_data_im_o_mem[58]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_o_mem_reg[61] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_im_o_mem_reg0[29]),
        .Q(raw_data_im_o_mem[59]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_o_mem_reg[62] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_im_o_mem_reg0[30]),
        .Q(raw_data_im_o_mem[60]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_o_mem_reg[63] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_im_o_mem_reg0[31]),
        .Q(raw_data_im_o_mem[61]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_o_mem_reg[6] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_im_o_mem_reg024_out[6]),
        .Q(raw_data_im_o_mem[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_o_mem_reg[7] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_im_o_mem_reg024_out[7]),
        .Q(raw_data_im_o_mem[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_o_mem_reg[8] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_im_o_mem_reg024_out[8]),
        .Q(raw_data_im_o_mem[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_im_o_mem_reg[9] 
       (.C(ap_clk),
        .CE(\int_raw_data_im_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_im_o_mem_reg024_out[9]),
        .Q(raw_data_im_o_mem[7]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_1_o_mem[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_raw_data_real_1_o_mem_reg_n_0_[0] ),
        .O(int_raw_data_real_1_o_mem_reg017_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_1_o_mem[10]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(raw_data_real_1_o_mem[8]),
        .O(int_raw_data_real_1_o_mem_reg017_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_1_o_mem[11]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(raw_data_real_1_o_mem[9]),
        .O(int_raw_data_real_1_o_mem_reg017_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_1_o_mem[12]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(raw_data_real_1_o_mem[10]),
        .O(int_raw_data_real_1_o_mem_reg017_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_1_o_mem[13]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(raw_data_real_1_o_mem[11]),
        .O(int_raw_data_real_1_o_mem_reg017_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_1_o_mem[14]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(raw_data_real_1_o_mem[12]),
        .O(int_raw_data_real_1_o_mem_reg017_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_1_o_mem[15]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(raw_data_real_1_o_mem[13]),
        .O(int_raw_data_real_1_o_mem_reg017_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_1_o_mem[16]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(raw_data_real_1_o_mem[14]),
        .O(int_raw_data_real_1_o_mem_reg017_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_1_o_mem[17]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(raw_data_real_1_o_mem[15]),
        .O(int_raw_data_real_1_o_mem_reg017_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_1_o_mem[18]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(raw_data_real_1_o_mem[16]),
        .O(int_raw_data_real_1_o_mem_reg017_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_1_o_mem[19]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(raw_data_real_1_o_mem[17]),
        .O(int_raw_data_real_1_o_mem_reg017_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_1_o_mem[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_raw_data_real_1_o_mem_reg_n_0_[1] ),
        .O(int_raw_data_real_1_o_mem_reg017_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_1_o_mem[20]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(raw_data_real_1_o_mem[18]),
        .O(int_raw_data_real_1_o_mem_reg017_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_1_o_mem[21]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(raw_data_real_1_o_mem[19]),
        .O(int_raw_data_real_1_o_mem_reg017_out[21]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_1_o_mem[22]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(raw_data_real_1_o_mem[20]),
        .O(int_raw_data_real_1_o_mem_reg017_out[22]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_1_o_mem[23]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(raw_data_real_1_o_mem[21]),
        .O(int_raw_data_real_1_o_mem_reg017_out[23]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_1_o_mem[24]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(raw_data_real_1_o_mem[22]),
        .O(int_raw_data_real_1_o_mem_reg017_out[24]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_1_o_mem[25]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(raw_data_real_1_o_mem[23]),
        .O(int_raw_data_real_1_o_mem_reg017_out[25]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_1_o_mem[26]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(raw_data_real_1_o_mem[24]),
        .O(int_raw_data_real_1_o_mem_reg017_out[26]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_1_o_mem[27]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(raw_data_real_1_o_mem[25]),
        .O(int_raw_data_real_1_o_mem_reg017_out[27]));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_1_o_mem[28]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(raw_data_real_1_o_mem[26]),
        .O(int_raw_data_real_1_o_mem_reg017_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_1_o_mem[29]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(raw_data_real_1_o_mem[27]),
        .O(int_raw_data_real_1_o_mem_reg017_out[29]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_1_o_mem[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(raw_data_real_1_o_mem[0]),
        .O(int_raw_data_real_1_o_mem_reg017_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_1_o_mem[30]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(raw_data_real_1_o_mem[28]),
        .O(int_raw_data_real_1_o_mem_reg017_out[30]));
  LUT5 #(
    .INIT(32'h00002000)) 
    \int_raw_data_real_1_o_mem[31]_i_1 
       (.I0(\int_raw_data_real_o_mem[63]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[6] ),
        .I2(\waddr_reg_n_0_[4] ),
        .I3(\waddr_reg_n_0_[2] ),
        .I4(\waddr_reg_n_0_[3] ),
        .O(\int_raw_data_real_1_o_mem[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_1_o_mem[31]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(raw_data_real_1_o_mem[29]),
        .O(int_raw_data_real_1_o_mem_reg017_out[31]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_1_o_mem[32]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(raw_data_real_1_o_mem[30]),
        .O(int_raw_data_real_1_o_mem_reg0[0]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_1_o_mem[33]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(raw_data_real_1_o_mem[31]),
        .O(int_raw_data_real_1_o_mem_reg0[1]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_1_o_mem[34]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(raw_data_real_1_o_mem[32]),
        .O(int_raw_data_real_1_o_mem_reg0[2]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_1_o_mem[35]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(raw_data_real_1_o_mem[33]),
        .O(int_raw_data_real_1_o_mem_reg0[3]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_1_o_mem[36]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(raw_data_real_1_o_mem[34]),
        .O(int_raw_data_real_1_o_mem_reg0[4]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_1_o_mem[37]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(raw_data_real_1_o_mem[35]),
        .O(int_raw_data_real_1_o_mem_reg0[5]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_1_o_mem[38]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(raw_data_real_1_o_mem[36]),
        .O(int_raw_data_real_1_o_mem_reg0[6]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_1_o_mem[39]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(raw_data_real_1_o_mem[37]),
        .O(int_raw_data_real_1_o_mem_reg0[7]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_1_o_mem[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(raw_data_real_1_o_mem[1]),
        .O(int_raw_data_real_1_o_mem_reg017_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_1_o_mem[40]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(raw_data_real_1_o_mem[38]),
        .O(int_raw_data_real_1_o_mem_reg0[8]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_1_o_mem[41]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(raw_data_real_1_o_mem[39]),
        .O(int_raw_data_real_1_o_mem_reg0[9]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_1_o_mem[42]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(raw_data_real_1_o_mem[40]),
        .O(int_raw_data_real_1_o_mem_reg0[10]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_1_o_mem[43]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(raw_data_real_1_o_mem[41]),
        .O(int_raw_data_real_1_o_mem_reg0[11]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_1_o_mem[44]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(raw_data_real_1_o_mem[42]),
        .O(int_raw_data_real_1_o_mem_reg0[12]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_1_o_mem[45]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(raw_data_real_1_o_mem[43]),
        .O(int_raw_data_real_1_o_mem_reg0[13]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_1_o_mem[46]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(raw_data_real_1_o_mem[44]),
        .O(int_raw_data_real_1_o_mem_reg0[14]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_1_o_mem[47]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(raw_data_real_1_o_mem[45]),
        .O(int_raw_data_real_1_o_mem_reg0[15]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_1_o_mem[48]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(raw_data_real_1_o_mem[46]),
        .O(int_raw_data_real_1_o_mem_reg0[16]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_1_o_mem[49]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(raw_data_real_1_o_mem[47]),
        .O(int_raw_data_real_1_o_mem_reg0[17]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_1_o_mem[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(raw_data_real_1_o_mem[2]),
        .O(int_raw_data_real_1_o_mem_reg017_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_1_o_mem[50]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(raw_data_real_1_o_mem[48]),
        .O(int_raw_data_real_1_o_mem_reg0[18]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_1_o_mem[51]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(raw_data_real_1_o_mem[49]),
        .O(int_raw_data_real_1_o_mem_reg0[19]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_1_o_mem[52]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(raw_data_real_1_o_mem[50]),
        .O(int_raw_data_real_1_o_mem_reg0[20]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_1_o_mem[53]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(raw_data_real_1_o_mem[51]),
        .O(int_raw_data_real_1_o_mem_reg0[21]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_1_o_mem[54]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(raw_data_real_1_o_mem[52]),
        .O(int_raw_data_real_1_o_mem_reg0[22]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_1_o_mem[55]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(raw_data_real_1_o_mem[53]),
        .O(int_raw_data_real_1_o_mem_reg0[23]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_1_o_mem[56]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(raw_data_real_1_o_mem[54]),
        .O(int_raw_data_real_1_o_mem_reg0[24]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_1_o_mem[57]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(raw_data_real_1_o_mem[55]),
        .O(int_raw_data_real_1_o_mem_reg0[25]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_1_o_mem[58]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(raw_data_real_1_o_mem[56]),
        .O(int_raw_data_real_1_o_mem_reg0[26]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_1_o_mem[59]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(raw_data_real_1_o_mem[57]),
        .O(int_raw_data_real_1_o_mem_reg0[27]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_1_o_mem[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(raw_data_real_1_o_mem[3]),
        .O(int_raw_data_real_1_o_mem_reg017_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_1_o_mem[60]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(raw_data_real_1_o_mem[58]),
        .O(int_raw_data_real_1_o_mem_reg0[28]));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_1_o_mem[61]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(raw_data_real_1_o_mem[59]),
        .O(int_raw_data_real_1_o_mem_reg0[29]));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_1_o_mem[62]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(raw_data_real_1_o_mem[60]),
        .O(int_raw_data_real_1_o_mem_reg0[30]));
  LUT5 #(
    .INIT(32'h00002000)) 
    \int_raw_data_real_1_o_mem[63]_i_1 
       (.I0(\int_raw_data_real_o_mem[63]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[6] ),
        .I2(\waddr_reg_n_0_[4] ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(\waddr_reg_n_0_[2] ),
        .O(\int_raw_data_real_1_o_mem[63]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_1_o_mem[63]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(raw_data_real_1_o_mem[61]),
        .O(int_raw_data_real_1_o_mem_reg0[31]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_1_o_mem[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(raw_data_real_1_o_mem[4]),
        .O(int_raw_data_real_1_o_mem_reg017_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_1_o_mem[7]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(raw_data_real_1_o_mem[5]),
        .O(int_raw_data_real_1_o_mem_reg017_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_1_o_mem[8]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(raw_data_real_1_o_mem[6]),
        .O(int_raw_data_real_1_o_mem_reg017_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_1_o_mem[9]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(raw_data_real_1_o_mem[7]),
        .O(int_raw_data_real_1_o_mem_reg017_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_1_o_mem_reg[0] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_1_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_real_1_o_mem_reg017_out[0]),
        .Q(\int_raw_data_real_1_o_mem_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_1_o_mem_reg[10] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_1_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_real_1_o_mem_reg017_out[10]),
        .Q(raw_data_real_1_o_mem[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_1_o_mem_reg[11] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_1_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_real_1_o_mem_reg017_out[11]),
        .Q(raw_data_real_1_o_mem[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_1_o_mem_reg[12] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_1_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_real_1_o_mem_reg017_out[12]),
        .Q(raw_data_real_1_o_mem[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_1_o_mem_reg[13] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_1_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_real_1_o_mem_reg017_out[13]),
        .Q(raw_data_real_1_o_mem[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_1_o_mem_reg[14] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_1_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_real_1_o_mem_reg017_out[14]),
        .Q(raw_data_real_1_o_mem[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_1_o_mem_reg[15] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_1_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_real_1_o_mem_reg017_out[15]),
        .Q(raw_data_real_1_o_mem[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_1_o_mem_reg[16] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_1_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_real_1_o_mem_reg017_out[16]),
        .Q(raw_data_real_1_o_mem[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_1_o_mem_reg[17] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_1_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_real_1_o_mem_reg017_out[17]),
        .Q(raw_data_real_1_o_mem[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_1_o_mem_reg[18] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_1_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_real_1_o_mem_reg017_out[18]),
        .Q(raw_data_real_1_o_mem[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_1_o_mem_reg[19] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_1_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_real_1_o_mem_reg017_out[19]),
        .Q(raw_data_real_1_o_mem[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_1_o_mem_reg[1] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_1_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_real_1_o_mem_reg017_out[1]),
        .Q(\int_raw_data_real_1_o_mem_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_1_o_mem_reg[20] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_1_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_real_1_o_mem_reg017_out[20]),
        .Q(raw_data_real_1_o_mem[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_1_o_mem_reg[21] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_1_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_real_1_o_mem_reg017_out[21]),
        .Q(raw_data_real_1_o_mem[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_1_o_mem_reg[22] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_1_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_real_1_o_mem_reg017_out[22]),
        .Q(raw_data_real_1_o_mem[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_1_o_mem_reg[23] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_1_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_real_1_o_mem_reg017_out[23]),
        .Q(raw_data_real_1_o_mem[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_1_o_mem_reg[24] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_1_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_real_1_o_mem_reg017_out[24]),
        .Q(raw_data_real_1_o_mem[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_1_o_mem_reg[25] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_1_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_real_1_o_mem_reg017_out[25]),
        .Q(raw_data_real_1_o_mem[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_1_o_mem_reg[26] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_1_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_real_1_o_mem_reg017_out[26]),
        .Q(raw_data_real_1_o_mem[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_1_o_mem_reg[27] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_1_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_real_1_o_mem_reg017_out[27]),
        .Q(raw_data_real_1_o_mem[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_1_o_mem_reg[28] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_1_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_real_1_o_mem_reg017_out[28]),
        .Q(raw_data_real_1_o_mem[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_1_o_mem_reg[29] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_1_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_real_1_o_mem_reg017_out[29]),
        .Q(raw_data_real_1_o_mem[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_1_o_mem_reg[2] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_1_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_real_1_o_mem_reg017_out[2]),
        .Q(raw_data_real_1_o_mem[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_1_o_mem_reg[30] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_1_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_real_1_o_mem_reg017_out[30]),
        .Q(raw_data_real_1_o_mem[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_1_o_mem_reg[31] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_1_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_real_1_o_mem_reg017_out[31]),
        .Q(raw_data_real_1_o_mem[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_1_o_mem_reg[32] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_1_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_real_1_o_mem_reg0[0]),
        .Q(raw_data_real_1_o_mem[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_1_o_mem_reg[33] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_1_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_real_1_o_mem_reg0[1]),
        .Q(raw_data_real_1_o_mem[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_1_o_mem_reg[34] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_1_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_real_1_o_mem_reg0[2]),
        .Q(raw_data_real_1_o_mem[32]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_1_o_mem_reg[35] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_1_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_real_1_o_mem_reg0[3]),
        .Q(raw_data_real_1_o_mem[33]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_1_o_mem_reg[36] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_1_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_real_1_o_mem_reg0[4]),
        .Q(raw_data_real_1_o_mem[34]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_1_o_mem_reg[37] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_1_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_real_1_o_mem_reg0[5]),
        .Q(raw_data_real_1_o_mem[35]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_1_o_mem_reg[38] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_1_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_real_1_o_mem_reg0[6]),
        .Q(raw_data_real_1_o_mem[36]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_1_o_mem_reg[39] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_1_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_real_1_o_mem_reg0[7]),
        .Q(raw_data_real_1_o_mem[37]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_1_o_mem_reg[3] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_1_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_real_1_o_mem_reg017_out[3]),
        .Q(raw_data_real_1_o_mem[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_1_o_mem_reg[40] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_1_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_real_1_o_mem_reg0[8]),
        .Q(raw_data_real_1_o_mem[38]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_1_o_mem_reg[41] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_1_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_real_1_o_mem_reg0[9]),
        .Q(raw_data_real_1_o_mem[39]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_1_o_mem_reg[42] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_1_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_real_1_o_mem_reg0[10]),
        .Q(raw_data_real_1_o_mem[40]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_1_o_mem_reg[43] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_1_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_real_1_o_mem_reg0[11]),
        .Q(raw_data_real_1_o_mem[41]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_1_o_mem_reg[44] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_1_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_real_1_o_mem_reg0[12]),
        .Q(raw_data_real_1_o_mem[42]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_1_o_mem_reg[45] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_1_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_real_1_o_mem_reg0[13]),
        .Q(raw_data_real_1_o_mem[43]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_1_o_mem_reg[46] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_1_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_real_1_o_mem_reg0[14]),
        .Q(raw_data_real_1_o_mem[44]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_1_o_mem_reg[47] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_1_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_real_1_o_mem_reg0[15]),
        .Q(raw_data_real_1_o_mem[45]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_1_o_mem_reg[48] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_1_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_real_1_o_mem_reg0[16]),
        .Q(raw_data_real_1_o_mem[46]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_1_o_mem_reg[49] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_1_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_real_1_o_mem_reg0[17]),
        .Q(raw_data_real_1_o_mem[47]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_1_o_mem_reg[4] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_1_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_real_1_o_mem_reg017_out[4]),
        .Q(raw_data_real_1_o_mem[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_1_o_mem_reg[50] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_1_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_real_1_o_mem_reg0[18]),
        .Q(raw_data_real_1_o_mem[48]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_1_o_mem_reg[51] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_1_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_real_1_o_mem_reg0[19]),
        .Q(raw_data_real_1_o_mem[49]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_1_o_mem_reg[52] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_1_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_real_1_o_mem_reg0[20]),
        .Q(raw_data_real_1_o_mem[50]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_1_o_mem_reg[53] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_1_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_real_1_o_mem_reg0[21]),
        .Q(raw_data_real_1_o_mem[51]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_1_o_mem_reg[54] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_1_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_real_1_o_mem_reg0[22]),
        .Q(raw_data_real_1_o_mem[52]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_1_o_mem_reg[55] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_1_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_real_1_o_mem_reg0[23]),
        .Q(raw_data_real_1_o_mem[53]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_1_o_mem_reg[56] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_1_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_real_1_o_mem_reg0[24]),
        .Q(raw_data_real_1_o_mem[54]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_1_o_mem_reg[57] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_1_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_real_1_o_mem_reg0[25]),
        .Q(raw_data_real_1_o_mem[55]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_1_o_mem_reg[58] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_1_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_real_1_o_mem_reg0[26]),
        .Q(raw_data_real_1_o_mem[56]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_1_o_mem_reg[59] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_1_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_real_1_o_mem_reg0[27]),
        .Q(raw_data_real_1_o_mem[57]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_1_o_mem_reg[5] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_1_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_real_1_o_mem_reg017_out[5]),
        .Q(raw_data_real_1_o_mem[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_1_o_mem_reg[60] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_1_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_real_1_o_mem_reg0[28]),
        .Q(raw_data_real_1_o_mem[58]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_1_o_mem_reg[61] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_1_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_real_1_o_mem_reg0[29]),
        .Q(raw_data_real_1_o_mem[59]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_1_o_mem_reg[62] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_1_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_real_1_o_mem_reg0[30]),
        .Q(raw_data_real_1_o_mem[60]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_1_o_mem_reg[63] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_1_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_real_1_o_mem_reg0[31]),
        .Q(raw_data_real_1_o_mem[61]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_1_o_mem_reg[6] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_1_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_real_1_o_mem_reg017_out[6]),
        .Q(raw_data_real_1_o_mem[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_1_o_mem_reg[7] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_1_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_real_1_o_mem_reg017_out[7]),
        .Q(raw_data_real_1_o_mem[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_1_o_mem_reg[8] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_1_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_real_1_o_mem_reg017_out[8]),
        .Q(raw_data_real_1_o_mem[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_1_o_mem_reg[9] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_1_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_real_1_o_mem_reg017_out[9]),
        .Q(raw_data_real_1_o_mem[7]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_o_mem[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_raw_data_real_o_mem_reg_n_0_[0] ),
        .O(int_raw_data_real_o_mem_reg021_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_o_mem[10]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(raw_data_real_o_mem[8]),
        .O(int_raw_data_real_o_mem_reg021_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_o_mem[11]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(raw_data_real_o_mem[9]),
        .O(int_raw_data_real_o_mem_reg021_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_o_mem[12]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(raw_data_real_o_mem[10]),
        .O(int_raw_data_real_o_mem_reg021_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_o_mem[13]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(raw_data_real_o_mem[11]),
        .O(int_raw_data_real_o_mem_reg021_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_o_mem[14]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(raw_data_real_o_mem[12]),
        .O(int_raw_data_real_o_mem_reg021_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_o_mem[15]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(raw_data_real_o_mem[13]),
        .O(int_raw_data_real_o_mem_reg021_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_o_mem[16]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(raw_data_real_o_mem[14]),
        .O(int_raw_data_real_o_mem_reg021_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_o_mem[17]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(raw_data_real_o_mem[15]),
        .O(int_raw_data_real_o_mem_reg021_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_o_mem[18]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(raw_data_real_o_mem[16]),
        .O(int_raw_data_real_o_mem_reg021_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_o_mem[19]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(raw_data_real_o_mem[17]),
        .O(int_raw_data_real_o_mem_reg021_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_o_mem[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_raw_data_real_o_mem_reg_n_0_[1] ),
        .O(int_raw_data_real_o_mem_reg021_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_o_mem[20]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(raw_data_real_o_mem[18]),
        .O(int_raw_data_real_o_mem_reg021_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_o_mem[21]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(raw_data_real_o_mem[19]),
        .O(int_raw_data_real_o_mem_reg021_out[21]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_o_mem[22]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(raw_data_real_o_mem[20]),
        .O(int_raw_data_real_o_mem_reg021_out[22]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_o_mem[23]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(raw_data_real_o_mem[21]),
        .O(int_raw_data_real_o_mem_reg021_out[23]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_o_mem[24]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(raw_data_real_o_mem[22]),
        .O(int_raw_data_real_o_mem_reg021_out[24]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_o_mem[25]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(raw_data_real_o_mem[23]),
        .O(int_raw_data_real_o_mem_reg021_out[25]));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_o_mem[26]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(raw_data_real_o_mem[24]),
        .O(int_raw_data_real_o_mem_reg021_out[26]));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_o_mem[27]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(raw_data_real_o_mem[25]),
        .O(int_raw_data_real_o_mem_reg021_out[27]));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_o_mem[28]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(raw_data_real_o_mem[26]),
        .O(int_raw_data_real_o_mem_reg021_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_o_mem[29]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(raw_data_real_o_mem[27]),
        .O(int_raw_data_real_o_mem_reg021_out[29]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_o_mem[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(raw_data_real_o_mem[0]),
        .O(int_raw_data_real_o_mem_reg021_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_o_mem[30]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(raw_data_real_o_mem[28]),
        .O(int_raw_data_real_o_mem_reg021_out[30]));
  LUT5 #(
    .INIT(32'h20000000)) 
    \int_raw_data_real_o_mem[31]_i_1 
       (.I0(\int_ier[5]_i_2_n_0 ),
        .I1(\waddr_reg_n_0_[6] ),
        .I2(\waddr_reg_n_0_[4] ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(\waddr_reg_n_0_[2] ),
        .O(\int_raw_data_real_o_mem[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_o_mem[31]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(raw_data_real_o_mem[29]),
        .O(int_raw_data_real_o_mem_reg021_out[31]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_o_mem[32]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(raw_data_real_o_mem[30]),
        .O(int_raw_data_real_o_mem_reg0[0]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_o_mem[33]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(raw_data_real_o_mem[31]),
        .O(int_raw_data_real_o_mem_reg0[1]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_o_mem[34]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(raw_data_real_o_mem[32]),
        .O(int_raw_data_real_o_mem_reg0[2]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_o_mem[35]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(raw_data_real_o_mem[33]),
        .O(int_raw_data_real_o_mem_reg0[3]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_o_mem[36]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(raw_data_real_o_mem[34]),
        .O(int_raw_data_real_o_mem_reg0[4]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_o_mem[37]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(raw_data_real_o_mem[35]),
        .O(int_raw_data_real_o_mem_reg0[5]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_o_mem[38]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(raw_data_real_o_mem[36]),
        .O(int_raw_data_real_o_mem_reg0[6]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_o_mem[39]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(raw_data_real_o_mem[37]),
        .O(int_raw_data_real_o_mem_reg0[7]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_o_mem[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(raw_data_real_o_mem[1]),
        .O(int_raw_data_real_o_mem_reg021_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_o_mem[40]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(raw_data_real_o_mem[38]),
        .O(int_raw_data_real_o_mem_reg0[8]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_o_mem[41]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(raw_data_real_o_mem[39]),
        .O(int_raw_data_real_o_mem_reg0[9]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_o_mem[42]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(raw_data_real_o_mem[40]),
        .O(int_raw_data_real_o_mem_reg0[10]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_o_mem[43]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(raw_data_real_o_mem[41]),
        .O(int_raw_data_real_o_mem_reg0[11]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_o_mem[44]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(raw_data_real_o_mem[42]),
        .O(int_raw_data_real_o_mem_reg0[12]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_o_mem[45]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(raw_data_real_o_mem[43]),
        .O(int_raw_data_real_o_mem_reg0[13]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_o_mem[46]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(raw_data_real_o_mem[44]),
        .O(int_raw_data_real_o_mem_reg0[14]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_o_mem[47]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(raw_data_real_o_mem[45]),
        .O(int_raw_data_real_o_mem_reg0[15]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_o_mem[48]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(raw_data_real_o_mem[46]),
        .O(int_raw_data_real_o_mem_reg0[16]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_o_mem[49]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(raw_data_real_o_mem[47]),
        .O(int_raw_data_real_o_mem_reg0[17]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_o_mem[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(raw_data_real_o_mem[2]),
        .O(int_raw_data_real_o_mem_reg021_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_o_mem[50]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(raw_data_real_o_mem[48]),
        .O(int_raw_data_real_o_mem_reg0[18]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_o_mem[51]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(raw_data_real_o_mem[49]),
        .O(int_raw_data_real_o_mem_reg0[19]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_o_mem[52]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(raw_data_real_o_mem[50]),
        .O(int_raw_data_real_o_mem_reg0[20]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_o_mem[53]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(raw_data_real_o_mem[51]),
        .O(int_raw_data_real_o_mem_reg0[21]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_o_mem[54]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(raw_data_real_o_mem[52]),
        .O(int_raw_data_real_o_mem_reg0[22]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_o_mem[55]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(raw_data_real_o_mem[53]),
        .O(int_raw_data_real_o_mem_reg0[23]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_o_mem[56]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(raw_data_real_o_mem[54]),
        .O(int_raw_data_real_o_mem_reg0[24]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_o_mem[57]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(raw_data_real_o_mem[55]),
        .O(int_raw_data_real_o_mem_reg0[25]));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_o_mem[58]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(raw_data_real_o_mem[56]),
        .O(int_raw_data_real_o_mem_reg0[26]));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_o_mem[59]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(raw_data_real_o_mem[57]),
        .O(int_raw_data_real_o_mem_reg0[27]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_o_mem[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(raw_data_real_o_mem[3]),
        .O(int_raw_data_real_o_mem_reg021_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_o_mem[60]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(raw_data_real_o_mem[58]),
        .O(int_raw_data_real_o_mem_reg0[28]));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_o_mem[61]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(raw_data_real_o_mem[59]),
        .O(int_raw_data_real_o_mem_reg0[29]));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_o_mem[62]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(raw_data_real_o_mem[60]),
        .O(int_raw_data_real_o_mem_reg0[30]));
  LUT5 #(
    .INIT(32'h00000004)) 
    \int_raw_data_real_o_mem[63]_i_1 
       (.I0(\waddr_reg_n_0_[4] ),
        .I1(\int_raw_data_real_o_mem[63]_i_3_n_0 ),
        .I2(\waddr_reg_n_0_[6] ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(\waddr_reg_n_0_[2] ),
        .O(\int_raw_data_real_o_mem[63]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_o_mem[63]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(raw_data_real_o_mem[61]),
        .O(int_raw_data_real_o_mem_reg0[31]));
  LUT6 #(
    .INIT(64'h0000000002000000)) 
    \int_raw_data_real_o_mem[63]_i_3 
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(\waddr_reg_n_0_[7] ),
        .I2(\waddr_reg_n_0_[0] ),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .I4(s_axi_control_WVALID),
        .I5(\waddr_reg_n_0_[1] ),
        .O(\int_raw_data_real_o_mem[63]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_o_mem[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(raw_data_real_o_mem[4]),
        .O(int_raw_data_real_o_mem_reg021_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_o_mem[7]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(raw_data_real_o_mem[5]),
        .O(int_raw_data_real_o_mem_reg021_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_o_mem[8]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(raw_data_real_o_mem[6]),
        .O(int_raw_data_real_o_mem_reg021_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_raw_data_real_o_mem[9]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(raw_data_real_o_mem[7]),
        .O(int_raw_data_real_o_mem_reg021_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_o_mem_reg[0] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_real_o_mem_reg021_out[0]),
        .Q(\int_raw_data_real_o_mem_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_o_mem_reg[10] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_real_o_mem_reg021_out[10]),
        .Q(raw_data_real_o_mem[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_o_mem_reg[11] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_real_o_mem_reg021_out[11]),
        .Q(raw_data_real_o_mem[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_o_mem_reg[12] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_real_o_mem_reg021_out[12]),
        .Q(raw_data_real_o_mem[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_o_mem_reg[13] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_real_o_mem_reg021_out[13]),
        .Q(raw_data_real_o_mem[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_o_mem_reg[14] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_real_o_mem_reg021_out[14]),
        .Q(raw_data_real_o_mem[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_o_mem_reg[15] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_real_o_mem_reg021_out[15]),
        .Q(raw_data_real_o_mem[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_o_mem_reg[16] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_real_o_mem_reg021_out[16]),
        .Q(raw_data_real_o_mem[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_o_mem_reg[17] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_real_o_mem_reg021_out[17]),
        .Q(raw_data_real_o_mem[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_o_mem_reg[18] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_real_o_mem_reg021_out[18]),
        .Q(raw_data_real_o_mem[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_o_mem_reg[19] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_real_o_mem_reg021_out[19]),
        .Q(raw_data_real_o_mem[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_o_mem_reg[1] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_real_o_mem_reg021_out[1]),
        .Q(\int_raw_data_real_o_mem_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_o_mem_reg[20] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_real_o_mem_reg021_out[20]),
        .Q(raw_data_real_o_mem[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_o_mem_reg[21] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_real_o_mem_reg021_out[21]),
        .Q(raw_data_real_o_mem[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_o_mem_reg[22] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_real_o_mem_reg021_out[22]),
        .Q(raw_data_real_o_mem[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_o_mem_reg[23] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_real_o_mem_reg021_out[23]),
        .Q(raw_data_real_o_mem[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_o_mem_reg[24] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_real_o_mem_reg021_out[24]),
        .Q(raw_data_real_o_mem[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_o_mem_reg[25] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_real_o_mem_reg021_out[25]),
        .Q(raw_data_real_o_mem[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_o_mem_reg[26] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_real_o_mem_reg021_out[26]),
        .Q(raw_data_real_o_mem[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_o_mem_reg[27] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_real_o_mem_reg021_out[27]),
        .Q(raw_data_real_o_mem[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_o_mem_reg[28] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_real_o_mem_reg021_out[28]),
        .Q(raw_data_real_o_mem[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_o_mem_reg[29] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_real_o_mem_reg021_out[29]),
        .Q(raw_data_real_o_mem[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_o_mem_reg[2] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_real_o_mem_reg021_out[2]),
        .Q(raw_data_real_o_mem[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_o_mem_reg[30] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_real_o_mem_reg021_out[30]),
        .Q(raw_data_real_o_mem[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_o_mem_reg[31] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_real_o_mem_reg021_out[31]),
        .Q(raw_data_real_o_mem[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_o_mem_reg[32] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_real_o_mem_reg0[0]),
        .Q(raw_data_real_o_mem[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_o_mem_reg[33] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_real_o_mem_reg0[1]),
        .Q(raw_data_real_o_mem[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_o_mem_reg[34] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_real_o_mem_reg0[2]),
        .Q(raw_data_real_o_mem[32]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_o_mem_reg[35] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_real_o_mem_reg0[3]),
        .Q(raw_data_real_o_mem[33]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_o_mem_reg[36] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_real_o_mem_reg0[4]),
        .Q(raw_data_real_o_mem[34]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_o_mem_reg[37] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_real_o_mem_reg0[5]),
        .Q(raw_data_real_o_mem[35]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_o_mem_reg[38] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_real_o_mem_reg0[6]),
        .Q(raw_data_real_o_mem[36]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_o_mem_reg[39] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_real_o_mem_reg0[7]),
        .Q(raw_data_real_o_mem[37]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_o_mem_reg[3] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_real_o_mem_reg021_out[3]),
        .Q(raw_data_real_o_mem[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_o_mem_reg[40] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_real_o_mem_reg0[8]),
        .Q(raw_data_real_o_mem[38]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_o_mem_reg[41] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_real_o_mem_reg0[9]),
        .Q(raw_data_real_o_mem[39]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_o_mem_reg[42] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_real_o_mem_reg0[10]),
        .Q(raw_data_real_o_mem[40]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_o_mem_reg[43] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_real_o_mem_reg0[11]),
        .Q(raw_data_real_o_mem[41]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_o_mem_reg[44] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_real_o_mem_reg0[12]),
        .Q(raw_data_real_o_mem[42]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_o_mem_reg[45] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_real_o_mem_reg0[13]),
        .Q(raw_data_real_o_mem[43]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_o_mem_reg[46] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_real_o_mem_reg0[14]),
        .Q(raw_data_real_o_mem[44]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_o_mem_reg[47] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_real_o_mem_reg0[15]),
        .Q(raw_data_real_o_mem[45]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_o_mem_reg[48] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_real_o_mem_reg0[16]),
        .Q(raw_data_real_o_mem[46]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_o_mem_reg[49] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_real_o_mem_reg0[17]),
        .Q(raw_data_real_o_mem[47]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_o_mem_reg[4] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_real_o_mem_reg021_out[4]),
        .Q(raw_data_real_o_mem[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_o_mem_reg[50] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_real_o_mem_reg0[18]),
        .Q(raw_data_real_o_mem[48]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_o_mem_reg[51] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_real_o_mem_reg0[19]),
        .Q(raw_data_real_o_mem[49]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_o_mem_reg[52] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_real_o_mem_reg0[20]),
        .Q(raw_data_real_o_mem[50]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_o_mem_reg[53] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_real_o_mem_reg0[21]),
        .Q(raw_data_real_o_mem[51]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_o_mem_reg[54] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_real_o_mem_reg0[22]),
        .Q(raw_data_real_o_mem[52]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_o_mem_reg[55] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_real_o_mem_reg0[23]),
        .Q(raw_data_real_o_mem[53]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_o_mem_reg[56] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_real_o_mem_reg0[24]),
        .Q(raw_data_real_o_mem[54]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_o_mem_reg[57] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_real_o_mem_reg0[25]),
        .Q(raw_data_real_o_mem[55]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_o_mem_reg[58] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_real_o_mem_reg0[26]),
        .Q(raw_data_real_o_mem[56]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_o_mem_reg[59] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_real_o_mem_reg0[27]),
        .Q(raw_data_real_o_mem[57]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_o_mem_reg[5] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_real_o_mem_reg021_out[5]),
        .Q(raw_data_real_o_mem[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_o_mem_reg[60] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_real_o_mem_reg0[28]),
        .Q(raw_data_real_o_mem[58]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_o_mem_reg[61] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_real_o_mem_reg0[29]),
        .Q(raw_data_real_o_mem[59]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_o_mem_reg[62] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_real_o_mem_reg0[30]),
        .Q(raw_data_real_o_mem[60]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_o_mem_reg[63] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_o_mem[63]_i_1_n_0 ),
        .D(int_raw_data_real_o_mem_reg0[31]),
        .Q(raw_data_real_o_mem[61]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_o_mem_reg[6] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_real_o_mem_reg021_out[6]),
        .Q(raw_data_real_o_mem[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_o_mem_reg[7] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_real_o_mem_reg021_out[7]),
        .Q(raw_data_real_o_mem[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_o_mem_reg[8] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_real_o_mem_reg021_out[8]),
        .Q(raw_data_real_o_mem[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_raw_data_real_o_mem_reg[9] 
       (.C(ap_clk),
        .CE(\int_raw_data_real_o_mem[31]_i_1_n_0 ),
        .D(int_raw_data_real_o_mem_reg021_out[9]),
        .Q(raw_data_real_o_mem[7]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_I_o_mem[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_std_I_o_mem_reg_n_0_[0] ),
        .O(int_std_I_o_mem_reg09_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_I_o_mem[10]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(std_I_o_mem[8]),
        .O(int_std_I_o_mem_reg09_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_I_o_mem[11]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(std_I_o_mem[9]),
        .O(int_std_I_o_mem_reg09_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_I_o_mem[12]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(std_I_o_mem[10]),
        .O(int_std_I_o_mem_reg09_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_I_o_mem[13]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(std_I_o_mem[11]),
        .O(int_std_I_o_mem_reg09_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_I_o_mem[14]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(std_I_o_mem[12]),
        .O(int_std_I_o_mem_reg09_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_I_o_mem[15]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(std_I_o_mem[13]),
        .O(int_std_I_o_mem_reg09_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_I_o_mem[16]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(std_I_o_mem[14]),
        .O(int_std_I_o_mem_reg09_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_I_o_mem[17]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(std_I_o_mem[15]),
        .O(int_std_I_o_mem_reg09_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_I_o_mem[18]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(std_I_o_mem[16]),
        .O(int_std_I_o_mem_reg09_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_I_o_mem[19]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(std_I_o_mem[17]),
        .O(int_std_I_o_mem_reg09_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_I_o_mem[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_std_I_o_mem_reg_n_0_[1] ),
        .O(int_std_I_o_mem_reg09_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_I_o_mem[20]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(std_I_o_mem[18]),
        .O(int_std_I_o_mem_reg09_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_I_o_mem[21]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(std_I_o_mem[19]),
        .O(int_std_I_o_mem_reg09_out[21]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_I_o_mem[22]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(std_I_o_mem[20]),
        .O(int_std_I_o_mem_reg09_out[22]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_I_o_mem[23]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(std_I_o_mem[21]),
        .O(int_std_I_o_mem_reg09_out[23]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_I_o_mem[24]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(std_I_o_mem[22]),
        .O(int_std_I_o_mem_reg09_out[24]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_I_o_mem[25]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(std_I_o_mem[23]),
        .O(int_std_I_o_mem_reg09_out[25]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_I_o_mem[26]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(std_I_o_mem[24]),
        .O(int_std_I_o_mem_reg09_out[26]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_I_o_mem[27]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(std_I_o_mem[25]),
        .O(int_std_I_o_mem_reg09_out[27]));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_I_o_mem[28]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(std_I_o_mem[26]),
        .O(int_std_I_o_mem_reg09_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_I_o_mem[29]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(std_I_o_mem[27]),
        .O(int_std_I_o_mem_reg09_out[29]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_I_o_mem[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(std_I_o_mem[0]),
        .O(int_std_I_o_mem_reg09_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_I_o_mem[30]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(std_I_o_mem[28]),
        .O(int_std_I_o_mem_reg09_out[30]));
  LUT5 #(
    .INIT(32'h00004000)) 
    \int_std_I_o_mem[31]_i_1 
       (.I0(\waddr_reg_n_0_[4] ),
        .I1(\waddr_reg_n_0_[6] ),
        .I2(\int_raw_data_real_o_mem[63]_i_3_n_0 ),
        .I3(\waddr_reg_n_0_[2] ),
        .I4(\waddr_reg_n_0_[3] ),
        .O(\int_std_I_o_mem[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_I_o_mem[31]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(std_I_o_mem[29]),
        .O(int_std_I_o_mem_reg09_out[31]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_I_o_mem[32]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(std_I_o_mem[30]),
        .O(int_std_I_o_mem_reg0[0]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_I_o_mem[33]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(std_I_o_mem[31]),
        .O(int_std_I_o_mem_reg0[1]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_I_o_mem[34]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(std_I_o_mem[32]),
        .O(int_std_I_o_mem_reg0[2]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_I_o_mem[35]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(std_I_o_mem[33]),
        .O(int_std_I_o_mem_reg0[3]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_I_o_mem[36]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(std_I_o_mem[34]),
        .O(int_std_I_o_mem_reg0[4]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_I_o_mem[37]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(std_I_o_mem[35]),
        .O(int_std_I_o_mem_reg0[5]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_I_o_mem[38]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(std_I_o_mem[36]),
        .O(int_std_I_o_mem_reg0[6]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_I_o_mem[39]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(std_I_o_mem[37]),
        .O(int_std_I_o_mem_reg0[7]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_I_o_mem[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(std_I_o_mem[1]),
        .O(int_std_I_o_mem_reg09_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_I_o_mem[40]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(std_I_o_mem[38]),
        .O(int_std_I_o_mem_reg0[8]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_I_o_mem[41]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(std_I_o_mem[39]),
        .O(int_std_I_o_mem_reg0[9]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_I_o_mem[42]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(std_I_o_mem[40]),
        .O(int_std_I_o_mem_reg0[10]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_I_o_mem[43]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(std_I_o_mem[41]),
        .O(int_std_I_o_mem_reg0[11]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_I_o_mem[44]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(std_I_o_mem[42]),
        .O(int_std_I_o_mem_reg0[12]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_I_o_mem[45]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(std_I_o_mem[43]),
        .O(int_std_I_o_mem_reg0[13]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_I_o_mem[46]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(std_I_o_mem[44]),
        .O(int_std_I_o_mem_reg0[14]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_I_o_mem[47]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(std_I_o_mem[45]),
        .O(int_std_I_o_mem_reg0[15]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_I_o_mem[48]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(std_I_o_mem[46]),
        .O(int_std_I_o_mem_reg0[16]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_I_o_mem[49]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(std_I_o_mem[47]),
        .O(int_std_I_o_mem_reg0[17]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_I_o_mem[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(std_I_o_mem[2]),
        .O(int_std_I_o_mem_reg09_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_I_o_mem[50]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(std_I_o_mem[48]),
        .O(int_std_I_o_mem_reg0[18]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_I_o_mem[51]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(std_I_o_mem[49]),
        .O(int_std_I_o_mem_reg0[19]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_I_o_mem[52]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(std_I_o_mem[50]),
        .O(int_std_I_o_mem_reg0[20]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_I_o_mem[53]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(std_I_o_mem[51]),
        .O(int_std_I_o_mem_reg0[21]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_I_o_mem[54]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(std_I_o_mem[52]),
        .O(int_std_I_o_mem_reg0[22]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_I_o_mem[55]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(std_I_o_mem[53]),
        .O(int_std_I_o_mem_reg0[23]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_I_o_mem[56]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(std_I_o_mem[54]),
        .O(int_std_I_o_mem_reg0[24]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_I_o_mem[57]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(std_I_o_mem[55]),
        .O(int_std_I_o_mem_reg0[25]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_I_o_mem[58]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(std_I_o_mem[56]),
        .O(int_std_I_o_mem_reg0[26]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_I_o_mem[59]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(std_I_o_mem[57]),
        .O(int_std_I_o_mem_reg0[27]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_I_o_mem[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(std_I_o_mem[3]),
        .O(int_std_I_o_mem_reg09_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_I_o_mem[60]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(std_I_o_mem[58]),
        .O(int_std_I_o_mem_reg0[28]));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_I_o_mem[61]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(std_I_o_mem[59]),
        .O(int_std_I_o_mem_reg0[29]));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_I_o_mem[62]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(std_I_o_mem[60]),
        .O(int_std_I_o_mem_reg0[30]));
  LUT5 #(
    .INIT(32'h00004000)) 
    \int_std_I_o_mem[63]_i_1 
       (.I0(\waddr_reg_n_0_[4] ),
        .I1(\waddr_reg_n_0_[6] ),
        .I2(\int_raw_data_real_o_mem[63]_i_3_n_0 ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(\waddr_reg_n_0_[2] ),
        .O(\int_std_I_o_mem[63]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_I_o_mem[63]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(std_I_o_mem[61]),
        .O(int_std_I_o_mem_reg0[31]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_I_o_mem[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(std_I_o_mem[4]),
        .O(int_std_I_o_mem_reg09_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_I_o_mem[7]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(std_I_o_mem[5]),
        .O(int_std_I_o_mem_reg09_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_I_o_mem[8]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(std_I_o_mem[6]),
        .O(int_std_I_o_mem_reg09_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_I_o_mem[9]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(std_I_o_mem[7]),
        .O(int_std_I_o_mem_reg09_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_I_o_mem_reg[0] 
       (.C(ap_clk),
        .CE(\int_std_I_o_mem[31]_i_1_n_0 ),
        .D(int_std_I_o_mem_reg09_out[0]),
        .Q(\int_std_I_o_mem_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_I_o_mem_reg[10] 
       (.C(ap_clk),
        .CE(\int_std_I_o_mem[31]_i_1_n_0 ),
        .D(int_std_I_o_mem_reg09_out[10]),
        .Q(std_I_o_mem[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_I_o_mem_reg[11] 
       (.C(ap_clk),
        .CE(\int_std_I_o_mem[31]_i_1_n_0 ),
        .D(int_std_I_o_mem_reg09_out[11]),
        .Q(std_I_o_mem[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_I_o_mem_reg[12] 
       (.C(ap_clk),
        .CE(\int_std_I_o_mem[31]_i_1_n_0 ),
        .D(int_std_I_o_mem_reg09_out[12]),
        .Q(std_I_o_mem[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_I_o_mem_reg[13] 
       (.C(ap_clk),
        .CE(\int_std_I_o_mem[31]_i_1_n_0 ),
        .D(int_std_I_o_mem_reg09_out[13]),
        .Q(std_I_o_mem[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_I_o_mem_reg[14] 
       (.C(ap_clk),
        .CE(\int_std_I_o_mem[31]_i_1_n_0 ),
        .D(int_std_I_o_mem_reg09_out[14]),
        .Q(std_I_o_mem[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_I_o_mem_reg[15] 
       (.C(ap_clk),
        .CE(\int_std_I_o_mem[31]_i_1_n_0 ),
        .D(int_std_I_o_mem_reg09_out[15]),
        .Q(std_I_o_mem[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_I_o_mem_reg[16] 
       (.C(ap_clk),
        .CE(\int_std_I_o_mem[31]_i_1_n_0 ),
        .D(int_std_I_o_mem_reg09_out[16]),
        .Q(std_I_o_mem[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_I_o_mem_reg[17] 
       (.C(ap_clk),
        .CE(\int_std_I_o_mem[31]_i_1_n_0 ),
        .D(int_std_I_o_mem_reg09_out[17]),
        .Q(std_I_o_mem[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_I_o_mem_reg[18] 
       (.C(ap_clk),
        .CE(\int_std_I_o_mem[31]_i_1_n_0 ),
        .D(int_std_I_o_mem_reg09_out[18]),
        .Q(std_I_o_mem[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_I_o_mem_reg[19] 
       (.C(ap_clk),
        .CE(\int_std_I_o_mem[31]_i_1_n_0 ),
        .D(int_std_I_o_mem_reg09_out[19]),
        .Q(std_I_o_mem[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_I_o_mem_reg[1] 
       (.C(ap_clk),
        .CE(\int_std_I_o_mem[31]_i_1_n_0 ),
        .D(int_std_I_o_mem_reg09_out[1]),
        .Q(\int_std_I_o_mem_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_I_o_mem_reg[20] 
       (.C(ap_clk),
        .CE(\int_std_I_o_mem[31]_i_1_n_0 ),
        .D(int_std_I_o_mem_reg09_out[20]),
        .Q(std_I_o_mem[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_I_o_mem_reg[21] 
       (.C(ap_clk),
        .CE(\int_std_I_o_mem[31]_i_1_n_0 ),
        .D(int_std_I_o_mem_reg09_out[21]),
        .Q(std_I_o_mem[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_I_o_mem_reg[22] 
       (.C(ap_clk),
        .CE(\int_std_I_o_mem[31]_i_1_n_0 ),
        .D(int_std_I_o_mem_reg09_out[22]),
        .Q(std_I_o_mem[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_I_o_mem_reg[23] 
       (.C(ap_clk),
        .CE(\int_std_I_o_mem[31]_i_1_n_0 ),
        .D(int_std_I_o_mem_reg09_out[23]),
        .Q(std_I_o_mem[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_I_o_mem_reg[24] 
       (.C(ap_clk),
        .CE(\int_std_I_o_mem[31]_i_1_n_0 ),
        .D(int_std_I_o_mem_reg09_out[24]),
        .Q(std_I_o_mem[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_I_o_mem_reg[25] 
       (.C(ap_clk),
        .CE(\int_std_I_o_mem[31]_i_1_n_0 ),
        .D(int_std_I_o_mem_reg09_out[25]),
        .Q(std_I_o_mem[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_I_o_mem_reg[26] 
       (.C(ap_clk),
        .CE(\int_std_I_o_mem[31]_i_1_n_0 ),
        .D(int_std_I_o_mem_reg09_out[26]),
        .Q(std_I_o_mem[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_I_o_mem_reg[27] 
       (.C(ap_clk),
        .CE(\int_std_I_o_mem[31]_i_1_n_0 ),
        .D(int_std_I_o_mem_reg09_out[27]),
        .Q(std_I_o_mem[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_I_o_mem_reg[28] 
       (.C(ap_clk),
        .CE(\int_std_I_o_mem[31]_i_1_n_0 ),
        .D(int_std_I_o_mem_reg09_out[28]),
        .Q(std_I_o_mem[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_I_o_mem_reg[29] 
       (.C(ap_clk),
        .CE(\int_std_I_o_mem[31]_i_1_n_0 ),
        .D(int_std_I_o_mem_reg09_out[29]),
        .Q(std_I_o_mem[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_I_o_mem_reg[2] 
       (.C(ap_clk),
        .CE(\int_std_I_o_mem[31]_i_1_n_0 ),
        .D(int_std_I_o_mem_reg09_out[2]),
        .Q(std_I_o_mem[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_I_o_mem_reg[30] 
       (.C(ap_clk),
        .CE(\int_std_I_o_mem[31]_i_1_n_0 ),
        .D(int_std_I_o_mem_reg09_out[30]),
        .Q(std_I_o_mem[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_I_o_mem_reg[31] 
       (.C(ap_clk),
        .CE(\int_std_I_o_mem[31]_i_1_n_0 ),
        .D(int_std_I_o_mem_reg09_out[31]),
        .Q(std_I_o_mem[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_I_o_mem_reg[32] 
       (.C(ap_clk),
        .CE(\int_std_I_o_mem[63]_i_1_n_0 ),
        .D(int_std_I_o_mem_reg0[0]),
        .Q(std_I_o_mem[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_I_o_mem_reg[33] 
       (.C(ap_clk),
        .CE(\int_std_I_o_mem[63]_i_1_n_0 ),
        .D(int_std_I_o_mem_reg0[1]),
        .Q(std_I_o_mem[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_I_o_mem_reg[34] 
       (.C(ap_clk),
        .CE(\int_std_I_o_mem[63]_i_1_n_0 ),
        .D(int_std_I_o_mem_reg0[2]),
        .Q(std_I_o_mem[32]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_I_o_mem_reg[35] 
       (.C(ap_clk),
        .CE(\int_std_I_o_mem[63]_i_1_n_0 ),
        .D(int_std_I_o_mem_reg0[3]),
        .Q(std_I_o_mem[33]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_I_o_mem_reg[36] 
       (.C(ap_clk),
        .CE(\int_std_I_o_mem[63]_i_1_n_0 ),
        .D(int_std_I_o_mem_reg0[4]),
        .Q(std_I_o_mem[34]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_I_o_mem_reg[37] 
       (.C(ap_clk),
        .CE(\int_std_I_o_mem[63]_i_1_n_0 ),
        .D(int_std_I_o_mem_reg0[5]),
        .Q(std_I_o_mem[35]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_I_o_mem_reg[38] 
       (.C(ap_clk),
        .CE(\int_std_I_o_mem[63]_i_1_n_0 ),
        .D(int_std_I_o_mem_reg0[6]),
        .Q(std_I_o_mem[36]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_I_o_mem_reg[39] 
       (.C(ap_clk),
        .CE(\int_std_I_o_mem[63]_i_1_n_0 ),
        .D(int_std_I_o_mem_reg0[7]),
        .Q(std_I_o_mem[37]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_I_o_mem_reg[3] 
       (.C(ap_clk),
        .CE(\int_std_I_o_mem[31]_i_1_n_0 ),
        .D(int_std_I_o_mem_reg09_out[3]),
        .Q(std_I_o_mem[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_I_o_mem_reg[40] 
       (.C(ap_clk),
        .CE(\int_std_I_o_mem[63]_i_1_n_0 ),
        .D(int_std_I_o_mem_reg0[8]),
        .Q(std_I_o_mem[38]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_I_o_mem_reg[41] 
       (.C(ap_clk),
        .CE(\int_std_I_o_mem[63]_i_1_n_0 ),
        .D(int_std_I_o_mem_reg0[9]),
        .Q(std_I_o_mem[39]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_I_o_mem_reg[42] 
       (.C(ap_clk),
        .CE(\int_std_I_o_mem[63]_i_1_n_0 ),
        .D(int_std_I_o_mem_reg0[10]),
        .Q(std_I_o_mem[40]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_I_o_mem_reg[43] 
       (.C(ap_clk),
        .CE(\int_std_I_o_mem[63]_i_1_n_0 ),
        .D(int_std_I_o_mem_reg0[11]),
        .Q(std_I_o_mem[41]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_I_o_mem_reg[44] 
       (.C(ap_clk),
        .CE(\int_std_I_o_mem[63]_i_1_n_0 ),
        .D(int_std_I_o_mem_reg0[12]),
        .Q(std_I_o_mem[42]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_I_o_mem_reg[45] 
       (.C(ap_clk),
        .CE(\int_std_I_o_mem[63]_i_1_n_0 ),
        .D(int_std_I_o_mem_reg0[13]),
        .Q(std_I_o_mem[43]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_I_o_mem_reg[46] 
       (.C(ap_clk),
        .CE(\int_std_I_o_mem[63]_i_1_n_0 ),
        .D(int_std_I_o_mem_reg0[14]),
        .Q(std_I_o_mem[44]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_I_o_mem_reg[47] 
       (.C(ap_clk),
        .CE(\int_std_I_o_mem[63]_i_1_n_0 ),
        .D(int_std_I_o_mem_reg0[15]),
        .Q(std_I_o_mem[45]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_I_o_mem_reg[48] 
       (.C(ap_clk),
        .CE(\int_std_I_o_mem[63]_i_1_n_0 ),
        .D(int_std_I_o_mem_reg0[16]),
        .Q(std_I_o_mem[46]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_I_o_mem_reg[49] 
       (.C(ap_clk),
        .CE(\int_std_I_o_mem[63]_i_1_n_0 ),
        .D(int_std_I_o_mem_reg0[17]),
        .Q(std_I_o_mem[47]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_I_o_mem_reg[4] 
       (.C(ap_clk),
        .CE(\int_std_I_o_mem[31]_i_1_n_0 ),
        .D(int_std_I_o_mem_reg09_out[4]),
        .Q(std_I_o_mem[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_I_o_mem_reg[50] 
       (.C(ap_clk),
        .CE(\int_std_I_o_mem[63]_i_1_n_0 ),
        .D(int_std_I_o_mem_reg0[18]),
        .Q(std_I_o_mem[48]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_I_o_mem_reg[51] 
       (.C(ap_clk),
        .CE(\int_std_I_o_mem[63]_i_1_n_0 ),
        .D(int_std_I_o_mem_reg0[19]),
        .Q(std_I_o_mem[49]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_I_o_mem_reg[52] 
       (.C(ap_clk),
        .CE(\int_std_I_o_mem[63]_i_1_n_0 ),
        .D(int_std_I_o_mem_reg0[20]),
        .Q(std_I_o_mem[50]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_I_o_mem_reg[53] 
       (.C(ap_clk),
        .CE(\int_std_I_o_mem[63]_i_1_n_0 ),
        .D(int_std_I_o_mem_reg0[21]),
        .Q(std_I_o_mem[51]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_I_o_mem_reg[54] 
       (.C(ap_clk),
        .CE(\int_std_I_o_mem[63]_i_1_n_0 ),
        .D(int_std_I_o_mem_reg0[22]),
        .Q(std_I_o_mem[52]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_I_o_mem_reg[55] 
       (.C(ap_clk),
        .CE(\int_std_I_o_mem[63]_i_1_n_0 ),
        .D(int_std_I_o_mem_reg0[23]),
        .Q(std_I_o_mem[53]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_I_o_mem_reg[56] 
       (.C(ap_clk),
        .CE(\int_std_I_o_mem[63]_i_1_n_0 ),
        .D(int_std_I_o_mem_reg0[24]),
        .Q(std_I_o_mem[54]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_I_o_mem_reg[57] 
       (.C(ap_clk),
        .CE(\int_std_I_o_mem[63]_i_1_n_0 ),
        .D(int_std_I_o_mem_reg0[25]),
        .Q(std_I_o_mem[55]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_I_o_mem_reg[58] 
       (.C(ap_clk),
        .CE(\int_std_I_o_mem[63]_i_1_n_0 ),
        .D(int_std_I_o_mem_reg0[26]),
        .Q(std_I_o_mem[56]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_I_o_mem_reg[59] 
       (.C(ap_clk),
        .CE(\int_std_I_o_mem[63]_i_1_n_0 ),
        .D(int_std_I_o_mem_reg0[27]),
        .Q(std_I_o_mem[57]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_I_o_mem_reg[5] 
       (.C(ap_clk),
        .CE(\int_std_I_o_mem[31]_i_1_n_0 ),
        .D(int_std_I_o_mem_reg09_out[5]),
        .Q(std_I_o_mem[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_I_o_mem_reg[60] 
       (.C(ap_clk),
        .CE(\int_std_I_o_mem[63]_i_1_n_0 ),
        .D(int_std_I_o_mem_reg0[28]),
        .Q(std_I_o_mem[58]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_I_o_mem_reg[61] 
       (.C(ap_clk),
        .CE(\int_std_I_o_mem[63]_i_1_n_0 ),
        .D(int_std_I_o_mem_reg0[29]),
        .Q(std_I_o_mem[59]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_I_o_mem_reg[62] 
       (.C(ap_clk),
        .CE(\int_std_I_o_mem[63]_i_1_n_0 ),
        .D(int_std_I_o_mem_reg0[30]),
        .Q(std_I_o_mem[60]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_I_o_mem_reg[63] 
       (.C(ap_clk),
        .CE(\int_std_I_o_mem[63]_i_1_n_0 ),
        .D(int_std_I_o_mem_reg0[31]),
        .Q(std_I_o_mem[61]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_I_o_mem_reg[6] 
       (.C(ap_clk),
        .CE(\int_std_I_o_mem[31]_i_1_n_0 ),
        .D(int_std_I_o_mem_reg09_out[6]),
        .Q(std_I_o_mem[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_I_o_mem_reg[7] 
       (.C(ap_clk),
        .CE(\int_std_I_o_mem[31]_i_1_n_0 ),
        .D(int_std_I_o_mem_reg09_out[7]),
        .Q(std_I_o_mem[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_I_o_mem_reg[8] 
       (.C(ap_clk),
        .CE(\int_std_I_o_mem[31]_i_1_n_0 ),
        .D(int_std_I_o_mem_reg09_out[8]),
        .Q(std_I_o_mem[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_I_o_mem_reg[9] 
       (.C(ap_clk),
        .CE(\int_std_I_o_mem[31]_i_1_n_0 ),
        .D(int_std_I_o_mem_reg09_out[9]),
        .Q(std_I_o_mem[7]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_R_o_mem[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_std_R_o_mem_reg_n_0_[0] ),
        .O(int_std_R_o_mem_reg015_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_R_o_mem[10]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(std_R_o_mem[8]),
        .O(int_std_R_o_mem_reg015_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_R_o_mem[11]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(std_R_o_mem[9]),
        .O(int_std_R_o_mem_reg015_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_R_o_mem[12]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(std_R_o_mem[10]),
        .O(int_std_R_o_mem_reg015_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_R_o_mem[13]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(std_R_o_mem[11]),
        .O(int_std_R_o_mem_reg015_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_R_o_mem[14]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(std_R_o_mem[12]),
        .O(int_std_R_o_mem_reg015_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_R_o_mem[15]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(std_R_o_mem[13]),
        .O(int_std_R_o_mem_reg015_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_R_o_mem[16]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(std_R_o_mem[14]),
        .O(int_std_R_o_mem_reg015_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_R_o_mem[17]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(std_R_o_mem[15]),
        .O(int_std_R_o_mem_reg015_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_R_o_mem[18]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(std_R_o_mem[16]),
        .O(int_std_R_o_mem_reg015_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_R_o_mem[19]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(std_R_o_mem[17]),
        .O(int_std_R_o_mem_reg015_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_R_o_mem[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_std_R_o_mem_reg_n_0_[1] ),
        .O(int_std_R_o_mem_reg015_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_R_o_mem[20]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(std_R_o_mem[18]),
        .O(int_std_R_o_mem_reg015_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_R_o_mem[21]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(std_R_o_mem[19]),
        .O(int_std_R_o_mem_reg015_out[21]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_R_o_mem[22]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(std_R_o_mem[20]),
        .O(int_std_R_o_mem_reg015_out[22]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_R_o_mem[23]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(std_R_o_mem[21]),
        .O(int_std_R_o_mem_reg015_out[23]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_R_o_mem[24]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(std_R_o_mem[22]),
        .O(int_std_R_o_mem_reg015_out[24]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_R_o_mem[25]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(std_R_o_mem[23]),
        .O(int_std_R_o_mem_reg015_out[25]));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_R_o_mem[26]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(std_R_o_mem[24]),
        .O(int_std_R_o_mem_reg015_out[26]));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_R_o_mem[27]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(std_R_o_mem[25]),
        .O(int_std_R_o_mem_reg015_out[27]));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_R_o_mem[28]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(std_R_o_mem[26]),
        .O(int_std_R_o_mem_reg015_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_R_o_mem[29]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(std_R_o_mem[27]),
        .O(int_std_R_o_mem_reg015_out[29]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_R_o_mem[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(std_R_o_mem[0]),
        .O(int_std_R_o_mem_reg015_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_R_o_mem[30]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(std_R_o_mem[28]),
        .O(int_std_R_o_mem_reg015_out[30]));
  LUT5 #(
    .INIT(32'h00000040)) 
    \int_std_R_o_mem[31]_i_1 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\int_ier[5]_i_2_n_0 ),
        .I2(\waddr_reg_n_0_[6] ),
        .I3(\waddr_reg_n_0_[4] ),
        .I4(\waddr_reg_n_0_[2] ),
        .O(\int_std_R_o_mem[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_R_o_mem[31]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(std_R_o_mem[29]),
        .O(int_std_R_o_mem_reg015_out[31]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_R_o_mem[32]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(std_R_o_mem[30]),
        .O(int_std_R_o_mem_reg0[0]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_R_o_mem[33]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(std_R_o_mem[31]),
        .O(int_std_R_o_mem_reg0[1]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_R_o_mem[34]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(std_R_o_mem[32]),
        .O(int_std_R_o_mem_reg0[2]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_R_o_mem[35]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(std_R_o_mem[33]),
        .O(int_std_R_o_mem_reg0[3]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_R_o_mem[36]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(std_R_o_mem[34]),
        .O(int_std_R_o_mem_reg0[4]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_R_o_mem[37]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(std_R_o_mem[35]),
        .O(int_std_R_o_mem_reg0[5]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_R_o_mem[38]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(std_R_o_mem[36]),
        .O(int_std_R_o_mem_reg0[6]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_R_o_mem[39]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(std_R_o_mem[37]),
        .O(int_std_R_o_mem_reg0[7]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_R_o_mem[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(std_R_o_mem[1]),
        .O(int_std_R_o_mem_reg015_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_R_o_mem[40]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(std_R_o_mem[38]),
        .O(int_std_R_o_mem_reg0[8]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_R_o_mem[41]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(std_R_o_mem[39]),
        .O(int_std_R_o_mem_reg0[9]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_R_o_mem[42]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(std_R_o_mem[40]),
        .O(int_std_R_o_mem_reg0[10]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_R_o_mem[43]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(std_R_o_mem[41]),
        .O(int_std_R_o_mem_reg0[11]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_R_o_mem[44]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(std_R_o_mem[42]),
        .O(int_std_R_o_mem_reg0[12]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_R_o_mem[45]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(std_R_o_mem[43]),
        .O(int_std_R_o_mem_reg0[13]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_R_o_mem[46]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(std_R_o_mem[44]),
        .O(int_std_R_o_mem_reg0[14]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_R_o_mem[47]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(std_R_o_mem[45]),
        .O(int_std_R_o_mem_reg0[15]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_R_o_mem[48]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(std_R_o_mem[46]),
        .O(int_std_R_o_mem_reg0[16]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_R_o_mem[49]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(std_R_o_mem[47]),
        .O(int_std_R_o_mem_reg0[17]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_R_o_mem[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(std_R_o_mem[2]),
        .O(int_std_R_o_mem_reg015_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_R_o_mem[50]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(std_R_o_mem[48]),
        .O(int_std_R_o_mem_reg0[18]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_R_o_mem[51]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(std_R_o_mem[49]),
        .O(int_std_R_o_mem_reg0[19]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_R_o_mem[52]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(std_R_o_mem[50]),
        .O(int_std_R_o_mem_reg0[20]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_R_o_mem[53]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(std_R_o_mem[51]),
        .O(int_std_R_o_mem_reg0[21]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_R_o_mem[54]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(std_R_o_mem[52]),
        .O(int_std_R_o_mem_reg0[22]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_R_o_mem[55]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(std_R_o_mem[53]),
        .O(int_std_R_o_mem_reg0[23]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_R_o_mem[56]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(std_R_o_mem[54]),
        .O(int_std_R_o_mem_reg0[24]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_R_o_mem[57]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(std_R_o_mem[55]),
        .O(int_std_R_o_mem_reg0[25]));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_R_o_mem[58]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(std_R_o_mem[56]),
        .O(int_std_R_o_mem_reg0[26]));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_R_o_mem[59]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(std_R_o_mem[57]),
        .O(int_std_R_o_mem_reg0[27]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_R_o_mem[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(std_R_o_mem[3]),
        .O(int_std_R_o_mem_reg015_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_R_o_mem[60]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(std_R_o_mem[58]),
        .O(int_std_R_o_mem_reg0[28]));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_R_o_mem[61]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(std_R_o_mem[59]),
        .O(int_std_R_o_mem_reg0[29]));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_R_o_mem[62]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(std_R_o_mem[60]),
        .O(int_std_R_o_mem_reg0[30]));
  LUT5 #(
    .INIT(32'h00002000)) 
    \int_std_R_o_mem[63]_i_1 
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\int_ier[5]_i_2_n_0 ),
        .I3(\waddr_reg_n_0_[6] ),
        .I4(\waddr_reg_n_0_[4] ),
        .O(\int_std_R_o_mem[63]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_R_o_mem[63]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(std_R_o_mem[61]),
        .O(int_std_R_o_mem_reg0[31]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_R_o_mem[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(std_R_o_mem[4]),
        .O(int_std_R_o_mem_reg015_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_R_o_mem[7]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(std_R_o_mem[5]),
        .O(int_std_R_o_mem_reg015_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_R_o_mem[8]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(std_R_o_mem[6]),
        .O(int_std_R_o_mem_reg015_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_std_R_o_mem[9]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(std_R_o_mem[7]),
        .O(int_std_R_o_mem_reg015_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_R_o_mem_reg[0] 
       (.C(ap_clk),
        .CE(\int_std_R_o_mem[31]_i_1_n_0 ),
        .D(int_std_R_o_mem_reg015_out[0]),
        .Q(\int_std_R_o_mem_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_R_o_mem_reg[10] 
       (.C(ap_clk),
        .CE(\int_std_R_o_mem[31]_i_1_n_0 ),
        .D(int_std_R_o_mem_reg015_out[10]),
        .Q(std_R_o_mem[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_R_o_mem_reg[11] 
       (.C(ap_clk),
        .CE(\int_std_R_o_mem[31]_i_1_n_0 ),
        .D(int_std_R_o_mem_reg015_out[11]),
        .Q(std_R_o_mem[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_R_o_mem_reg[12] 
       (.C(ap_clk),
        .CE(\int_std_R_o_mem[31]_i_1_n_0 ),
        .D(int_std_R_o_mem_reg015_out[12]),
        .Q(std_R_o_mem[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_R_o_mem_reg[13] 
       (.C(ap_clk),
        .CE(\int_std_R_o_mem[31]_i_1_n_0 ),
        .D(int_std_R_o_mem_reg015_out[13]),
        .Q(std_R_o_mem[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_R_o_mem_reg[14] 
       (.C(ap_clk),
        .CE(\int_std_R_o_mem[31]_i_1_n_0 ),
        .D(int_std_R_o_mem_reg015_out[14]),
        .Q(std_R_o_mem[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_R_o_mem_reg[15] 
       (.C(ap_clk),
        .CE(\int_std_R_o_mem[31]_i_1_n_0 ),
        .D(int_std_R_o_mem_reg015_out[15]),
        .Q(std_R_o_mem[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_R_o_mem_reg[16] 
       (.C(ap_clk),
        .CE(\int_std_R_o_mem[31]_i_1_n_0 ),
        .D(int_std_R_o_mem_reg015_out[16]),
        .Q(std_R_o_mem[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_R_o_mem_reg[17] 
       (.C(ap_clk),
        .CE(\int_std_R_o_mem[31]_i_1_n_0 ),
        .D(int_std_R_o_mem_reg015_out[17]),
        .Q(std_R_o_mem[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_R_o_mem_reg[18] 
       (.C(ap_clk),
        .CE(\int_std_R_o_mem[31]_i_1_n_0 ),
        .D(int_std_R_o_mem_reg015_out[18]),
        .Q(std_R_o_mem[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_R_o_mem_reg[19] 
       (.C(ap_clk),
        .CE(\int_std_R_o_mem[31]_i_1_n_0 ),
        .D(int_std_R_o_mem_reg015_out[19]),
        .Q(std_R_o_mem[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_R_o_mem_reg[1] 
       (.C(ap_clk),
        .CE(\int_std_R_o_mem[31]_i_1_n_0 ),
        .D(int_std_R_o_mem_reg015_out[1]),
        .Q(\int_std_R_o_mem_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_R_o_mem_reg[20] 
       (.C(ap_clk),
        .CE(\int_std_R_o_mem[31]_i_1_n_0 ),
        .D(int_std_R_o_mem_reg015_out[20]),
        .Q(std_R_o_mem[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_R_o_mem_reg[21] 
       (.C(ap_clk),
        .CE(\int_std_R_o_mem[31]_i_1_n_0 ),
        .D(int_std_R_o_mem_reg015_out[21]),
        .Q(std_R_o_mem[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_R_o_mem_reg[22] 
       (.C(ap_clk),
        .CE(\int_std_R_o_mem[31]_i_1_n_0 ),
        .D(int_std_R_o_mem_reg015_out[22]),
        .Q(std_R_o_mem[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_R_o_mem_reg[23] 
       (.C(ap_clk),
        .CE(\int_std_R_o_mem[31]_i_1_n_0 ),
        .D(int_std_R_o_mem_reg015_out[23]),
        .Q(std_R_o_mem[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_R_o_mem_reg[24] 
       (.C(ap_clk),
        .CE(\int_std_R_o_mem[31]_i_1_n_0 ),
        .D(int_std_R_o_mem_reg015_out[24]),
        .Q(std_R_o_mem[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_R_o_mem_reg[25] 
       (.C(ap_clk),
        .CE(\int_std_R_o_mem[31]_i_1_n_0 ),
        .D(int_std_R_o_mem_reg015_out[25]),
        .Q(std_R_o_mem[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_R_o_mem_reg[26] 
       (.C(ap_clk),
        .CE(\int_std_R_o_mem[31]_i_1_n_0 ),
        .D(int_std_R_o_mem_reg015_out[26]),
        .Q(std_R_o_mem[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_R_o_mem_reg[27] 
       (.C(ap_clk),
        .CE(\int_std_R_o_mem[31]_i_1_n_0 ),
        .D(int_std_R_o_mem_reg015_out[27]),
        .Q(std_R_o_mem[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_R_o_mem_reg[28] 
       (.C(ap_clk),
        .CE(\int_std_R_o_mem[31]_i_1_n_0 ),
        .D(int_std_R_o_mem_reg015_out[28]),
        .Q(std_R_o_mem[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_R_o_mem_reg[29] 
       (.C(ap_clk),
        .CE(\int_std_R_o_mem[31]_i_1_n_0 ),
        .D(int_std_R_o_mem_reg015_out[29]),
        .Q(std_R_o_mem[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_R_o_mem_reg[2] 
       (.C(ap_clk),
        .CE(\int_std_R_o_mem[31]_i_1_n_0 ),
        .D(int_std_R_o_mem_reg015_out[2]),
        .Q(std_R_o_mem[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_R_o_mem_reg[30] 
       (.C(ap_clk),
        .CE(\int_std_R_o_mem[31]_i_1_n_0 ),
        .D(int_std_R_o_mem_reg015_out[30]),
        .Q(std_R_o_mem[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_R_o_mem_reg[31] 
       (.C(ap_clk),
        .CE(\int_std_R_o_mem[31]_i_1_n_0 ),
        .D(int_std_R_o_mem_reg015_out[31]),
        .Q(std_R_o_mem[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_R_o_mem_reg[32] 
       (.C(ap_clk),
        .CE(\int_std_R_o_mem[63]_i_1_n_0 ),
        .D(int_std_R_o_mem_reg0[0]),
        .Q(std_R_o_mem[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_R_o_mem_reg[33] 
       (.C(ap_clk),
        .CE(\int_std_R_o_mem[63]_i_1_n_0 ),
        .D(int_std_R_o_mem_reg0[1]),
        .Q(std_R_o_mem[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_R_o_mem_reg[34] 
       (.C(ap_clk),
        .CE(\int_std_R_o_mem[63]_i_1_n_0 ),
        .D(int_std_R_o_mem_reg0[2]),
        .Q(std_R_o_mem[32]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_R_o_mem_reg[35] 
       (.C(ap_clk),
        .CE(\int_std_R_o_mem[63]_i_1_n_0 ),
        .D(int_std_R_o_mem_reg0[3]),
        .Q(std_R_o_mem[33]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_R_o_mem_reg[36] 
       (.C(ap_clk),
        .CE(\int_std_R_o_mem[63]_i_1_n_0 ),
        .D(int_std_R_o_mem_reg0[4]),
        .Q(std_R_o_mem[34]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_R_o_mem_reg[37] 
       (.C(ap_clk),
        .CE(\int_std_R_o_mem[63]_i_1_n_0 ),
        .D(int_std_R_o_mem_reg0[5]),
        .Q(std_R_o_mem[35]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_R_o_mem_reg[38] 
       (.C(ap_clk),
        .CE(\int_std_R_o_mem[63]_i_1_n_0 ),
        .D(int_std_R_o_mem_reg0[6]),
        .Q(std_R_o_mem[36]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_R_o_mem_reg[39] 
       (.C(ap_clk),
        .CE(\int_std_R_o_mem[63]_i_1_n_0 ),
        .D(int_std_R_o_mem_reg0[7]),
        .Q(std_R_o_mem[37]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_R_o_mem_reg[3] 
       (.C(ap_clk),
        .CE(\int_std_R_o_mem[31]_i_1_n_0 ),
        .D(int_std_R_o_mem_reg015_out[3]),
        .Q(std_R_o_mem[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_R_o_mem_reg[40] 
       (.C(ap_clk),
        .CE(\int_std_R_o_mem[63]_i_1_n_0 ),
        .D(int_std_R_o_mem_reg0[8]),
        .Q(std_R_o_mem[38]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_R_o_mem_reg[41] 
       (.C(ap_clk),
        .CE(\int_std_R_o_mem[63]_i_1_n_0 ),
        .D(int_std_R_o_mem_reg0[9]),
        .Q(std_R_o_mem[39]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_R_o_mem_reg[42] 
       (.C(ap_clk),
        .CE(\int_std_R_o_mem[63]_i_1_n_0 ),
        .D(int_std_R_o_mem_reg0[10]),
        .Q(std_R_o_mem[40]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_R_o_mem_reg[43] 
       (.C(ap_clk),
        .CE(\int_std_R_o_mem[63]_i_1_n_0 ),
        .D(int_std_R_o_mem_reg0[11]),
        .Q(std_R_o_mem[41]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_R_o_mem_reg[44] 
       (.C(ap_clk),
        .CE(\int_std_R_o_mem[63]_i_1_n_0 ),
        .D(int_std_R_o_mem_reg0[12]),
        .Q(std_R_o_mem[42]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_R_o_mem_reg[45] 
       (.C(ap_clk),
        .CE(\int_std_R_o_mem[63]_i_1_n_0 ),
        .D(int_std_R_o_mem_reg0[13]),
        .Q(std_R_o_mem[43]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_R_o_mem_reg[46] 
       (.C(ap_clk),
        .CE(\int_std_R_o_mem[63]_i_1_n_0 ),
        .D(int_std_R_o_mem_reg0[14]),
        .Q(std_R_o_mem[44]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_R_o_mem_reg[47] 
       (.C(ap_clk),
        .CE(\int_std_R_o_mem[63]_i_1_n_0 ),
        .D(int_std_R_o_mem_reg0[15]),
        .Q(std_R_o_mem[45]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_R_o_mem_reg[48] 
       (.C(ap_clk),
        .CE(\int_std_R_o_mem[63]_i_1_n_0 ),
        .D(int_std_R_o_mem_reg0[16]),
        .Q(std_R_o_mem[46]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_R_o_mem_reg[49] 
       (.C(ap_clk),
        .CE(\int_std_R_o_mem[63]_i_1_n_0 ),
        .D(int_std_R_o_mem_reg0[17]),
        .Q(std_R_o_mem[47]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_R_o_mem_reg[4] 
       (.C(ap_clk),
        .CE(\int_std_R_o_mem[31]_i_1_n_0 ),
        .D(int_std_R_o_mem_reg015_out[4]),
        .Q(std_R_o_mem[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_R_o_mem_reg[50] 
       (.C(ap_clk),
        .CE(\int_std_R_o_mem[63]_i_1_n_0 ),
        .D(int_std_R_o_mem_reg0[18]),
        .Q(std_R_o_mem[48]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_R_o_mem_reg[51] 
       (.C(ap_clk),
        .CE(\int_std_R_o_mem[63]_i_1_n_0 ),
        .D(int_std_R_o_mem_reg0[19]),
        .Q(std_R_o_mem[49]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_R_o_mem_reg[52] 
       (.C(ap_clk),
        .CE(\int_std_R_o_mem[63]_i_1_n_0 ),
        .D(int_std_R_o_mem_reg0[20]),
        .Q(std_R_o_mem[50]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_R_o_mem_reg[53] 
       (.C(ap_clk),
        .CE(\int_std_R_o_mem[63]_i_1_n_0 ),
        .D(int_std_R_o_mem_reg0[21]),
        .Q(std_R_o_mem[51]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_R_o_mem_reg[54] 
       (.C(ap_clk),
        .CE(\int_std_R_o_mem[63]_i_1_n_0 ),
        .D(int_std_R_o_mem_reg0[22]),
        .Q(std_R_o_mem[52]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_R_o_mem_reg[55] 
       (.C(ap_clk),
        .CE(\int_std_R_o_mem[63]_i_1_n_0 ),
        .D(int_std_R_o_mem_reg0[23]),
        .Q(std_R_o_mem[53]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_R_o_mem_reg[56] 
       (.C(ap_clk),
        .CE(\int_std_R_o_mem[63]_i_1_n_0 ),
        .D(int_std_R_o_mem_reg0[24]),
        .Q(std_R_o_mem[54]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_R_o_mem_reg[57] 
       (.C(ap_clk),
        .CE(\int_std_R_o_mem[63]_i_1_n_0 ),
        .D(int_std_R_o_mem_reg0[25]),
        .Q(std_R_o_mem[55]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_R_o_mem_reg[58] 
       (.C(ap_clk),
        .CE(\int_std_R_o_mem[63]_i_1_n_0 ),
        .D(int_std_R_o_mem_reg0[26]),
        .Q(std_R_o_mem[56]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_R_o_mem_reg[59] 
       (.C(ap_clk),
        .CE(\int_std_R_o_mem[63]_i_1_n_0 ),
        .D(int_std_R_o_mem_reg0[27]),
        .Q(std_R_o_mem[57]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_R_o_mem_reg[5] 
       (.C(ap_clk),
        .CE(\int_std_R_o_mem[31]_i_1_n_0 ),
        .D(int_std_R_o_mem_reg015_out[5]),
        .Q(std_R_o_mem[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_R_o_mem_reg[60] 
       (.C(ap_clk),
        .CE(\int_std_R_o_mem[63]_i_1_n_0 ),
        .D(int_std_R_o_mem_reg0[28]),
        .Q(std_R_o_mem[58]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_R_o_mem_reg[61] 
       (.C(ap_clk),
        .CE(\int_std_R_o_mem[63]_i_1_n_0 ),
        .D(int_std_R_o_mem_reg0[29]),
        .Q(std_R_o_mem[59]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_R_o_mem_reg[62] 
       (.C(ap_clk),
        .CE(\int_std_R_o_mem[63]_i_1_n_0 ),
        .D(int_std_R_o_mem_reg0[30]),
        .Q(std_R_o_mem[60]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_R_o_mem_reg[63] 
       (.C(ap_clk),
        .CE(\int_std_R_o_mem[63]_i_1_n_0 ),
        .D(int_std_R_o_mem_reg0[31]),
        .Q(std_R_o_mem[61]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_R_o_mem_reg[6] 
       (.C(ap_clk),
        .CE(\int_std_R_o_mem[31]_i_1_n_0 ),
        .D(int_std_R_o_mem_reg015_out[6]),
        .Q(std_R_o_mem[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_R_o_mem_reg[7] 
       (.C(ap_clk),
        .CE(\int_std_R_o_mem[31]_i_1_n_0 ),
        .D(int_std_R_o_mem_reg015_out[7]),
        .Q(std_R_o_mem[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_R_o_mem_reg[8] 
       (.C(ap_clk),
        .CE(\int_std_R_o_mem[31]_i_1_n_0 ),
        .D(int_std_R_o_mem_reg015_out[8]),
        .Q(std_R_o_mem[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_std_R_o_mem_reg[9] 
       (.C(ap_clk),
        .CE(\int_std_R_o_mem[31]_i_1_n_0 ),
        .D(int_std_R_o_mem_reg015_out[9]),
        .Q(std_R_o_mem[7]),
        .R(SR));
  LUT6 #(
    .INIT(64'h2F20FFFF2F202F20)) 
    int_task_ap_done_i_1
       (.I0(ap_idle),
        .I1(p_24_in[2]),
        .I2(auto_restart_status_reg_n_0),
        .I3(Q[1]),
        .I4(int_task_ap_done0),
        .I5(int_task_ap_done__0),
        .O(int_task_ap_done_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    int_task_ap_done_i_2
       (.I0(int_task_ap_done_i_3_n_0),
        .I1(s_axi_control_ARADDR[7]),
        .I2(s_axi_control_ARADDR[6]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(ar_hs),
        .O(int_task_ap_done0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    int_task_ap_done_i_3
       (.I0(s_axi_control_ARADDR[2]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(s_axi_control_ARADDR[0]),
        .I3(s_axi_control_ARADDR[1]),
        .O(int_task_ap_done_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_task_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_task_ap_done_i_1_n_0),
        .Q(int_task_ap_done__0),
        .R(SR));
  LUT4 #(
    .INIT(16'hFE00)) 
    interrupt_INST_0
       (.I0(p_1_in1_in),
        .I1(\int_isr_reg_n_0_[5] ),
        .I2(\int_isr_reg_n_0_[0] ),
        .I3(int_gie_reg_n_0),
        .O(interrupt));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_10 
       (.I0(std_I_o_mem[30]),
        .I1(\int_std_I_o_mem_reg_n_0_[0] ),
        .I2(\rdata[9]_i_10_n_0 ),
        .I3(mad_I_o_mem[30]),
        .I4(\rdata[9]_i_11_n_0 ),
        .I5(\int_mad_I_o_mem_reg_n_0_[0] ),
        .O(\rdata[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_2 
       (.I0(\rdata[0]_i_4_n_0 ),
        .I1(\rdata[0]_i_5_n_0 ),
        .I2(\rdata[31]_i_9_n_0 ),
        .I3(\rdata[0]_i_6_n_0 ),
        .I4(\rdata[31]_i_10_n_0 ),
        .I5(\rdata[0]_i_7_n_0 ),
        .O(\rdata[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[0]_i_3 
       (.I0(\rdata[0]_i_8_n_0 ),
        .I1(\rdata[31]_i_9_n_0 ),
        .I2(\rdata[0]_i_9_n_0 ),
        .I3(\rdata[31]_i_10_n_0 ),
        .I4(\rdata[0]_i_10_n_0 ),
        .O(\rdata[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_4 
       (.I0(raw_data_im_1_o_mem[30]),
        .I1(\int_raw_data_im_1_o_mem_reg_n_0_[0] ),
        .I2(\rdata[9]_i_10_n_0 ),
        .I3(std_R_o_mem[30]),
        .I4(\rdata[9]_i_11_n_0 ),
        .I5(\int_std_R_o_mem_reg_n_0_[0] ),
        .O(\rdata[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_5 
       (.I0(raw_data_real_1_o_mem[30]),
        .I1(\int_raw_data_real_1_o_mem_reg_n_0_[0] ),
        .I2(\rdata[9]_i_10_n_0 ),
        .I3(mad_R_o_mem[30]),
        .I4(\rdata[9]_i_11_n_0 ),
        .I5(\int_mad_R_o_mem_reg_n_0_[0] ),
        .O(\rdata[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_6 
       (.I0(raw_data_real_o_mem[30]),
        .I1(\int_raw_data_real_o_mem_reg_n_0_[0] ),
        .I2(\rdata[9]_i_10_n_0 ),
        .I3(raw_data_im_o_mem[30]),
        .I4(\rdata[9]_i_11_n_0 ),
        .I5(\int_raw_data_im_o_mem_reg_n_0_[0] ),
        .O(\rdata[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_7 
       (.I0(\int_isr_reg_n_0_[0] ),
        .I1(\int_ier_reg_n_0_[0] ),
        .I2(\rdata[9]_i_10_n_0 ),
        .I3(int_gie_reg_n_0),
        .I4(\rdata[9]_i_11_n_0 ),
        .I5(ap_start),
        .O(\rdata[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_8 
       (.I0(filtered_real_1_o_mem[30]),
        .I1(\int_filtered_real_1_o_mem_reg_n_0_[0] ),
        .I2(\rdata[9]_i_10_n_0 ),
        .I3(filtered_im_1_o_mem[30]),
        .I4(\rdata[9]_i_11_n_0 ),
        .I5(\int_filtered_im_1_o_mem_reg_n_0_[0] ),
        .O(\rdata[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_9 
       (.I0(filtered_real_0_o_mem[30]),
        .I1(\int_filtered_real_0_o_mem_reg_n_0_[0] ),
        .I2(\rdata[9]_i_10_n_0 ),
        .I3(filtered_im_0_o_mem[30]),
        .I4(\rdata[9]_i_11_n_0 ),
        .I5(\int_filtered_im_0_o_mem_reg_n_0_[0] ),
        .O(\rdata[0]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[10]_i_2 
       (.I0(\rdata[10]_i_4_n_0 ),
        .I1(\rdata[10]_i_5_n_0 ),
        .I2(\rdata[31]_i_9_n_0 ),
        .I3(\rdata[31]_i_10_n_0 ),
        .I4(\rdata[10]_i_6_n_0 ),
        .O(\rdata[10]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[10]_i_3 
       (.I0(\rdata[10]_i_7_n_0 ),
        .I1(\rdata[31]_i_9_n_0 ),
        .I2(\rdata[10]_i_8_n_0 ),
        .I3(\rdata[31]_i_10_n_0 ),
        .I4(\rdata[10]_i_9_n_0 ),
        .O(\rdata[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[10]_i_4 
       (.I0(raw_data_im_1_o_mem[40]),
        .I1(raw_data_im_1_o_mem[8]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(std_R_o_mem[40]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(std_R_o_mem[8]),
        .O(\rdata[10]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[10]_i_5 
       (.I0(raw_data_real_1_o_mem[40]),
        .I1(raw_data_real_1_o_mem[8]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(mad_R_o_mem[40]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(mad_R_o_mem[8]),
        .O(\rdata[10]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[10]_i_6 
       (.I0(raw_data_real_o_mem[40]),
        .I1(raw_data_real_o_mem[8]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(raw_data_im_o_mem[40]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(raw_data_im_o_mem[8]),
        .O(\rdata[10]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[10]_i_7 
       (.I0(filtered_real_1_o_mem[40]),
        .I1(filtered_real_1_o_mem[8]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(filtered_im_1_o_mem[40]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(filtered_im_1_o_mem[8]),
        .O(\rdata[10]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[10]_i_8 
       (.I0(filtered_real_0_o_mem[40]),
        .I1(filtered_real_0_o_mem[8]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(filtered_im_0_o_mem[40]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(filtered_im_0_o_mem[8]),
        .O(\rdata[10]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[10]_i_9 
       (.I0(std_I_o_mem[40]),
        .I1(std_I_o_mem[8]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(mad_I_o_mem[40]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(mad_I_o_mem[8]),
        .O(\rdata[10]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[11]_i_2 
       (.I0(\rdata[11]_i_4_n_0 ),
        .I1(\rdata[11]_i_5_n_0 ),
        .I2(\rdata[31]_i_9_n_0 ),
        .I3(\rdata[31]_i_10_n_0 ),
        .I4(\rdata[11]_i_6_n_0 ),
        .O(\rdata[11]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[11]_i_3 
       (.I0(\rdata[11]_i_7_n_0 ),
        .I1(\rdata[31]_i_9_n_0 ),
        .I2(\rdata[11]_i_8_n_0 ),
        .I3(\rdata[31]_i_10_n_0 ),
        .I4(\rdata[11]_i_9_n_0 ),
        .O(\rdata[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[11]_i_4 
       (.I0(raw_data_im_1_o_mem[41]),
        .I1(raw_data_im_1_o_mem[9]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(std_R_o_mem[41]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(std_R_o_mem[9]),
        .O(\rdata[11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[11]_i_5 
       (.I0(raw_data_real_1_o_mem[41]),
        .I1(raw_data_real_1_o_mem[9]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(mad_R_o_mem[41]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(mad_R_o_mem[9]),
        .O(\rdata[11]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[11]_i_6 
       (.I0(raw_data_real_o_mem[41]),
        .I1(raw_data_real_o_mem[9]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(raw_data_im_o_mem[41]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(raw_data_im_o_mem[9]),
        .O(\rdata[11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[11]_i_7 
       (.I0(filtered_real_1_o_mem[41]),
        .I1(filtered_real_1_o_mem[9]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(filtered_im_1_o_mem[41]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(filtered_im_1_o_mem[9]),
        .O(\rdata[11]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[11]_i_8 
       (.I0(filtered_real_0_o_mem[41]),
        .I1(filtered_real_0_o_mem[9]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(filtered_im_0_o_mem[41]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(filtered_im_0_o_mem[9]),
        .O(\rdata[11]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[11]_i_9 
       (.I0(std_I_o_mem[41]),
        .I1(std_I_o_mem[9]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(mad_I_o_mem[41]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(mad_I_o_mem[9]),
        .O(\rdata[11]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[12]_i_2 
       (.I0(\rdata[12]_i_4_n_0 ),
        .I1(\rdata[12]_i_5_n_0 ),
        .I2(\rdata[31]_i_9_n_0 ),
        .I3(\rdata[31]_i_10_n_0 ),
        .I4(\rdata[12]_i_6_n_0 ),
        .O(\rdata[12]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[12]_i_3 
       (.I0(\rdata[12]_i_7_n_0 ),
        .I1(\rdata[31]_i_9_n_0 ),
        .I2(\rdata[12]_i_8_n_0 ),
        .I3(\rdata[31]_i_10_n_0 ),
        .I4(\rdata[12]_i_9_n_0 ),
        .O(\rdata[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[12]_i_4 
       (.I0(raw_data_im_1_o_mem[42]),
        .I1(raw_data_im_1_o_mem[10]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(std_R_o_mem[42]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(std_R_o_mem[10]),
        .O(\rdata[12]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[12]_i_5 
       (.I0(raw_data_real_1_o_mem[42]),
        .I1(raw_data_real_1_o_mem[10]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(mad_R_o_mem[42]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(mad_R_o_mem[10]),
        .O(\rdata[12]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[12]_i_6 
       (.I0(raw_data_real_o_mem[42]),
        .I1(raw_data_real_o_mem[10]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(raw_data_im_o_mem[42]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(raw_data_im_o_mem[10]),
        .O(\rdata[12]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[12]_i_7 
       (.I0(filtered_real_1_o_mem[42]),
        .I1(filtered_real_1_o_mem[10]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(filtered_im_1_o_mem[42]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(filtered_im_1_o_mem[10]),
        .O(\rdata[12]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[12]_i_8 
       (.I0(filtered_real_0_o_mem[42]),
        .I1(filtered_real_0_o_mem[10]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(filtered_im_0_o_mem[42]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(filtered_im_0_o_mem[10]),
        .O(\rdata[12]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[12]_i_9 
       (.I0(std_I_o_mem[42]),
        .I1(std_I_o_mem[10]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(mad_I_o_mem[42]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(mad_I_o_mem[10]),
        .O(\rdata[12]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[13]_i_2 
       (.I0(\rdata[13]_i_4_n_0 ),
        .I1(\rdata[13]_i_5_n_0 ),
        .I2(\rdata[31]_i_9_n_0 ),
        .I3(\rdata[31]_i_10_n_0 ),
        .I4(\rdata[13]_i_6_n_0 ),
        .O(\rdata[13]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[13]_i_3 
       (.I0(\rdata[13]_i_7_n_0 ),
        .I1(\rdata[31]_i_9_n_0 ),
        .I2(\rdata[13]_i_8_n_0 ),
        .I3(\rdata[31]_i_10_n_0 ),
        .I4(\rdata[13]_i_9_n_0 ),
        .O(\rdata[13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[13]_i_4 
       (.I0(raw_data_im_1_o_mem[43]),
        .I1(raw_data_im_1_o_mem[11]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(std_R_o_mem[43]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(std_R_o_mem[11]),
        .O(\rdata[13]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[13]_i_5 
       (.I0(raw_data_real_1_o_mem[43]),
        .I1(raw_data_real_1_o_mem[11]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(mad_R_o_mem[43]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(mad_R_o_mem[11]),
        .O(\rdata[13]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[13]_i_6 
       (.I0(raw_data_real_o_mem[43]),
        .I1(raw_data_real_o_mem[11]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(raw_data_im_o_mem[43]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(raw_data_im_o_mem[11]),
        .O(\rdata[13]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[13]_i_7 
       (.I0(filtered_real_1_o_mem[43]),
        .I1(filtered_real_1_o_mem[11]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(filtered_im_1_o_mem[43]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(filtered_im_1_o_mem[11]),
        .O(\rdata[13]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[13]_i_8 
       (.I0(filtered_real_0_o_mem[43]),
        .I1(filtered_real_0_o_mem[11]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(filtered_im_0_o_mem[43]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(filtered_im_0_o_mem[11]),
        .O(\rdata[13]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[13]_i_9 
       (.I0(std_I_o_mem[43]),
        .I1(std_I_o_mem[11]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(mad_I_o_mem[43]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(mad_I_o_mem[11]),
        .O(\rdata[13]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[14]_i_2 
       (.I0(\rdata[14]_i_4_n_0 ),
        .I1(\rdata[14]_i_5_n_0 ),
        .I2(\rdata[31]_i_9_n_0 ),
        .I3(\rdata[31]_i_10_n_0 ),
        .I4(\rdata[14]_i_6_n_0 ),
        .O(\rdata[14]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[14]_i_3 
       (.I0(\rdata[14]_i_7_n_0 ),
        .I1(\rdata[31]_i_9_n_0 ),
        .I2(\rdata[14]_i_8_n_0 ),
        .I3(\rdata[31]_i_10_n_0 ),
        .I4(\rdata[14]_i_9_n_0 ),
        .O(\rdata[14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[14]_i_4 
       (.I0(raw_data_im_1_o_mem[44]),
        .I1(raw_data_im_1_o_mem[12]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(std_R_o_mem[44]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(std_R_o_mem[12]),
        .O(\rdata[14]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[14]_i_5 
       (.I0(raw_data_real_1_o_mem[44]),
        .I1(raw_data_real_1_o_mem[12]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(mad_R_o_mem[44]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(mad_R_o_mem[12]),
        .O(\rdata[14]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[14]_i_6 
       (.I0(raw_data_real_o_mem[44]),
        .I1(raw_data_real_o_mem[12]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(raw_data_im_o_mem[44]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(raw_data_im_o_mem[12]),
        .O(\rdata[14]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[14]_i_7 
       (.I0(filtered_real_1_o_mem[44]),
        .I1(filtered_real_1_o_mem[12]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(filtered_im_1_o_mem[44]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(filtered_im_1_o_mem[12]),
        .O(\rdata[14]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[14]_i_8 
       (.I0(filtered_real_0_o_mem[44]),
        .I1(filtered_real_0_o_mem[12]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(filtered_im_0_o_mem[44]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(filtered_im_0_o_mem[12]),
        .O(\rdata[14]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[14]_i_9 
       (.I0(std_I_o_mem[44]),
        .I1(std_I_o_mem[12]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(mad_I_o_mem[44]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(mad_I_o_mem[12]),
        .O(\rdata[14]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[15]_i_2 
       (.I0(\rdata[15]_i_4_n_0 ),
        .I1(\rdata[15]_i_5_n_0 ),
        .I2(\rdata[31]_i_9_n_0 ),
        .I3(\rdata[31]_i_10_n_0 ),
        .I4(\rdata[15]_i_6_n_0 ),
        .O(\rdata[15]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[15]_i_3 
       (.I0(\rdata[15]_i_7_n_0 ),
        .I1(\rdata[31]_i_9_n_0 ),
        .I2(\rdata[15]_i_8_n_0 ),
        .I3(\rdata[31]_i_10_n_0 ),
        .I4(\rdata[15]_i_9_n_0 ),
        .O(\rdata[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[15]_i_4 
       (.I0(raw_data_im_1_o_mem[45]),
        .I1(raw_data_im_1_o_mem[13]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(std_R_o_mem[45]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(std_R_o_mem[13]),
        .O(\rdata[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[15]_i_5 
       (.I0(raw_data_real_1_o_mem[45]),
        .I1(raw_data_real_1_o_mem[13]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(mad_R_o_mem[45]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(mad_R_o_mem[13]),
        .O(\rdata[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[15]_i_6 
       (.I0(raw_data_real_o_mem[45]),
        .I1(raw_data_real_o_mem[13]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(raw_data_im_o_mem[45]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(raw_data_im_o_mem[13]),
        .O(\rdata[15]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[15]_i_7 
       (.I0(filtered_real_1_o_mem[45]),
        .I1(filtered_real_1_o_mem[13]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(filtered_im_1_o_mem[45]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(filtered_im_1_o_mem[13]),
        .O(\rdata[15]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[15]_i_8 
       (.I0(filtered_real_0_o_mem[45]),
        .I1(filtered_real_0_o_mem[13]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(filtered_im_0_o_mem[45]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(filtered_im_0_o_mem[13]),
        .O(\rdata[15]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[15]_i_9 
       (.I0(std_I_o_mem[45]),
        .I1(std_I_o_mem[13]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(mad_I_o_mem[45]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(mad_I_o_mem[13]),
        .O(\rdata[15]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[16]_i_2 
       (.I0(\rdata[16]_i_4_n_0 ),
        .I1(\rdata[16]_i_5_n_0 ),
        .I2(\rdata[31]_i_9_n_0 ),
        .I3(\rdata[31]_i_10_n_0 ),
        .I4(\rdata[16]_i_6_n_0 ),
        .O(\rdata[16]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[16]_i_3 
       (.I0(\rdata[16]_i_7_n_0 ),
        .I1(\rdata[31]_i_9_n_0 ),
        .I2(\rdata[16]_i_8_n_0 ),
        .I3(\rdata[31]_i_10_n_0 ),
        .I4(\rdata[16]_i_9_n_0 ),
        .O(\rdata[16]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[16]_i_4 
       (.I0(raw_data_im_1_o_mem[46]),
        .I1(raw_data_im_1_o_mem[14]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(std_R_o_mem[46]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(std_R_o_mem[14]),
        .O(\rdata[16]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[16]_i_5 
       (.I0(raw_data_real_1_o_mem[46]),
        .I1(raw_data_real_1_o_mem[14]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(mad_R_o_mem[46]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(mad_R_o_mem[14]),
        .O(\rdata[16]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[16]_i_6 
       (.I0(raw_data_real_o_mem[46]),
        .I1(raw_data_real_o_mem[14]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(raw_data_im_o_mem[46]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(raw_data_im_o_mem[14]),
        .O(\rdata[16]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[16]_i_7 
       (.I0(filtered_real_1_o_mem[46]),
        .I1(filtered_real_1_o_mem[14]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(filtered_im_1_o_mem[46]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(filtered_im_1_o_mem[14]),
        .O(\rdata[16]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[16]_i_8 
       (.I0(filtered_real_0_o_mem[46]),
        .I1(filtered_real_0_o_mem[14]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(filtered_im_0_o_mem[46]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(filtered_im_0_o_mem[14]),
        .O(\rdata[16]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[16]_i_9 
       (.I0(std_I_o_mem[46]),
        .I1(std_I_o_mem[14]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(mad_I_o_mem[46]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(mad_I_o_mem[14]),
        .O(\rdata[16]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[17]_i_2 
       (.I0(\rdata[17]_i_4_n_0 ),
        .I1(\rdata[17]_i_5_n_0 ),
        .I2(\rdata[31]_i_9_n_0 ),
        .I3(\rdata[31]_i_10_n_0 ),
        .I4(\rdata[17]_i_6_n_0 ),
        .O(\rdata[17]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[17]_i_3 
       (.I0(\rdata[17]_i_7_n_0 ),
        .I1(\rdata[31]_i_9_n_0 ),
        .I2(\rdata[17]_i_8_n_0 ),
        .I3(\rdata[31]_i_10_n_0 ),
        .I4(\rdata[17]_i_9_n_0 ),
        .O(\rdata[17]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[17]_i_4 
       (.I0(raw_data_im_1_o_mem[47]),
        .I1(raw_data_im_1_o_mem[15]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(std_R_o_mem[47]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(std_R_o_mem[15]),
        .O(\rdata[17]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[17]_i_5 
       (.I0(raw_data_real_1_o_mem[47]),
        .I1(raw_data_real_1_o_mem[15]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(mad_R_o_mem[47]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(mad_R_o_mem[15]),
        .O(\rdata[17]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[17]_i_6 
       (.I0(raw_data_real_o_mem[47]),
        .I1(raw_data_real_o_mem[15]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(raw_data_im_o_mem[47]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(raw_data_im_o_mem[15]),
        .O(\rdata[17]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[17]_i_7 
       (.I0(filtered_real_1_o_mem[47]),
        .I1(filtered_real_1_o_mem[15]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(filtered_im_1_o_mem[47]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(filtered_im_1_o_mem[15]),
        .O(\rdata[17]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[17]_i_8 
       (.I0(filtered_real_0_o_mem[47]),
        .I1(filtered_real_0_o_mem[15]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(filtered_im_0_o_mem[47]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(filtered_im_0_o_mem[15]),
        .O(\rdata[17]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[17]_i_9 
       (.I0(std_I_o_mem[47]),
        .I1(std_I_o_mem[15]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(mad_I_o_mem[47]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(mad_I_o_mem[15]),
        .O(\rdata[17]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[18]_i_2 
       (.I0(\rdata[18]_i_4_n_0 ),
        .I1(\rdata[18]_i_5_n_0 ),
        .I2(\rdata[31]_i_9_n_0 ),
        .I3(\rdata[31]_i_10_n_0 ),
        .I4(\rdata[18]_i_6_n_0 ),
        .O(\rdata[18]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[18]_i_3 
       (.I0(\rdata[18]_i_7_n_0 ),
        .I1(\rdata[31]_i_9_n_0 ),
        .I2(\rdata[18]_i_8_n_0 ),
        .I3(\rdata[31]_i_10_n_0 ),
        .I4(\rdata[18]_i_9_n_0 ),
        .O(\rdata[18]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[18]_i_4 
       (.I0(raw_data_im_1_o_mem[48]),
        .I1(raw_data_im_1_o_mem[16]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(std_R_o_mem[48]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(std_R_o_mem[16]),
        .O(\rdata[18]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[18]_i_5 
       (.I0(raw_data_real_1_o_mem[48]),
        .I1(raw_data_real_1_o_mem[16]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(mad_R_o_mem[48]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(mad_R_o_mem[16]),
        .O(\rdata[18]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[18]_i_6 
       (.I0(raw_data_real_o_mem[48]),
        .I1(raw_data_real_o_mem[16]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(raw_data_im_o_mem[48]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(raw_data_im_o_mem[16]),
        .O(\rdata[18]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[18]_i_7 
       (.I0(filtered_real_1_o_mem[48]),
        .I1(filtered_real_1_o_mem[16]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(filtered_im_1_o_mem[48]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(filtered_im_1_o_mem[16]),
        .O(\rdata[18]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[18]_i_8 
       (.I0(filtered_real_0_o_mem[48]),
        .I1(filtered_real_0_o_mem[16]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(filtered_im_0_o_mem[48]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(filtered_im_0_o_mem[16]),
        .O(\rdata[18]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[18]_i_9 
       (.I0(std_I_o_mem[48]),
        .I1(std_I_o_mem[16]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(mad_I_o_mem[48]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(mad_I_o_mem[16]),
        .O(\rdata[18]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[19]_i_2 
       (.I0(\rdata[19]_i_4_n_0 ),
        .I1(\rdata[19]_i_5_n_0 ),
        .I2(\rdata[31]_i_9_n_0 ),
        .I3(\rdata[31]_i_10_n_0 ),
        .I4(\rdata[19]_i_6_n_0 ),
        .O(\rdata[19]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[19]_i_3 
       (.I0(\rdata[19]_i_7_n_0 ),
        .I1(\rdata[31]_i_9_n_0 ),
        .I2(\rdata[19]_i_8_n_0 ),
        .I3(\rdata[31]_i_10_n_0 ),
        .I4(\rdata[19]_i_9_n_0 ),
        .O(\rdata[19]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[19]_i_4 
       (.I0(raw_data_im_1_o_mem[49]),
        .I1(raw_data_im_1_o_mem[17]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(std_R_o_mem[49]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(std_R_o_mem[17]),
        .O(\rdata[19]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[19]_i_5 
       (.I0(raw_data_real_1_o_mem[49]),
        .I1(raw_data_real_1_o_mem[17]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(mad_R_o_mem[49]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(mad_R_o_mem[17]),
        .O(\rdata[19]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[19]_i_6 
       (.I0(raw_data_real_o_mem[49]),
        .I1(raw_data_real_o_mem[17]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(raw_data_im_o_mem[49]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(raw_data_im_o_mem[17]),
        .O(\rdata[19]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[19]_i_7 
       (.I0(filtered_real_1_o_mem[49]),
        .I1(filtered_real_1_o_mem[17]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(filtered_im_1_o_mem[49]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(filtered_im_1_o_mem[17]),
        .O(\rdata[19]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[19]_i_8 
       (.I0(filtered_real_0_o_mem[49]),
        .I1(filtered_real_0_o_mem[17]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(filtered_im_0_o_mem[49]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(filtered_im_0_o_mem[17]),
        .O(\rdata[19]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[19]_i_9 
       (.I0(std_I_o_mem[49]),
        .I1(std_I_o_mem[17]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(mad_I_o_mem[49]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(mad_I_o_mem[17]),
        .O(\rdata[19]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[1]_i_10 
       (.I0(std_I_o_mem[31]),
        .I1(\int_std_I_o_mem_reg_n_0_[1] ),
        .I2(\rdata[9]_i_10_n_0 ),
        .I3(mad_I_o_mem[31]),
        .I4(\rdata[9]_i_11_n_0 ),
        .I5(\int_mad_I_o_mem_reg_n_0_[1] ),
        .O(\rdata[1]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[1]_i_2 
       (.I0(\rdata[1]_i_4_n_0 ),
        .I1(\rdata[1]_i_5_n_0 ),
        .I2(\rdata[31]_i_9_n_0 ),
        .I3(\rdata[1]_i_6_n_0 ),
        .I4(\rdata[31]_i_10_n_0 ),
        .I5(\rdata[1]_i_7_n_0 ),
        .O(\rdata[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[1]_i_3 
       (.I0(\rdata[1]_i_8_n_0 ),
        .I1(\rdata[31]_i_9_n_0 ),
        .I2(\rdata[1]_i_9_n_0 ),
        .I3(\rdata[31]_i_10_n_0 ),
        .I4(\rdata[1]_i_10_n_0 ),
        .O(\rdata[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[1]_i_4 
       (.I0(raw_data_im_1_o_mem[31]),
        .I1(\int_raw_data_im_1_o_mem_reg_n_0_[1] ),
        .I2(\rdata[9]_i_10_n_0 ),
        .I3(std_R_o_mem[31]),
        .I4(\rdata[9]_i_11_n_0 ),
        .I5(\int_std_R_o_mem_reg_n_0_[1] ),
        .O(\rdata[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[1]_i_5 
       (.I0(raw_data_real_1_o_mem[31]),
        .I1(\int_raw_data_real_1_o_mem_reg_n_0_[1] ),
        .I2(\rdata[9]_i_10_n_0 ),
        .I3(mad_R_o_mem[31]),
        .I4(\rdata[9]_i_11_n_0 ),
        .I5(\int_mad_R_o_mem_reg_n_0_[1] ),
        .O(\rdata[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[1]_i_6 
       (.I0(raw_data_real_o_mem[31]),
        .I1(\int_raw_data_real_o_mem_reg_n_0_[1] ),
        .I2(\rdata[9]_i_10_n_0 ),
        .I3(raw_data_im_o_mem[31]),
        .I4(\rdata[9]_i_11_n_0 ),
        .I5(\int_raw_data_im_o_mem_reg_n_0_[1] ),
        .O(\rdata[1]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \rdata[1]_i_7 
       (.I0(p_1_in1_in),
        .I1(p_0_in6_in),
        .I2(\rdata[9]_i_10_n_0 ),
        .I3(int_task_ap_done__0),
        .I4(\rdata[9]_i_11_n_0 ),
        .O(\rdata[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[1]_i_8 
       (.I0(filtered_real_1_o_mem[31]),
        .I1(\int_filtered_real_1_o_mem_reg_n_0_[1] ),
        .I2(\rdata[9]_i_10_n_0 ),
        .I3(filtered_im_1_o_mem[31]),
        .I4(\rdata[9]_i_11_n_0 ),
        .I5(\int_filtered_im_1_o_mem_reg_n_0_[1] ),
        .O(\rdata[1]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[1]_i_9 
       (.I0(filtered_real_0_o_mem[31]),
        .I1(\int_filtered_real_0_o_mem_reg_n_0_[1] ),
        .I2(\rdata[9]_i_10_n_0 ),
        .I3(filtered_im_0_o_mem[31]),
        .I4(\rdata[9]_i_11_n_0 ),
        .I5(\int_filtered_im_0_o_mem_reg_n_0_[1] ),
        .O(\rdata[1]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[20]_i_2 
       (.I0(\rdata[20]_i_4_n_0 ),
        .I1(\rdata[20]_i_5_n_0 ),
        .I2(\rdata[31]_i_9_n_0 ),
        .I3(\rdata[31]_i_10_n_0 ),
        .I4(\rdata[20]_i_6_n_0 ),
        .O(\rdata[20]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[20]_i_3 
       (.I0(\rdata[20]_i_7_n_0 ),
        .I1(\rdata[31]_i_9_n_0 ),
        .I2(\rdata[20]_i_8_n_0 ),
        .I3(\rdata[31]_i_10_n_0 ),
        .I4(\rdata[20]_i_9_n_0 ),
        .O(\rdata[20]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[20]_i_4 
       (.I0(raw_data_im_1_o_mem[50]),
        .I1(raw_data_im_1_o_mem[18]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(std_R_o_mem[50]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(std_R_o_mem[18]),
        .O(\rdata[20]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[20]_i_5 
       (.I0(raw_data_real_1_o_mem[50]),
        .I1(raw_data_real_1_o_mem[18]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(mad_R_o_mem[50]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(mad_R_o_mem[18]),
        .O(\rdata[20]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[20]_i_6 
       (.I0(raw_data_real_o_mem[50]),
        .I1(raw_data_real_o_mem[18]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(raw_data_im_o_mem[50]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(raw_data_im_o_mem[18]),
        .O(\rdata[20]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[20]_i_7 
       (.I0(filtered_real_1_o_mem[50]),
        .I1(filtered_real_1_o_mem[18]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(filtered_im_1_o_mem[50]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(filtered_im_1_o_mem[18]),
        .O(\rdata[20]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[20]_i_8 
       (.I0(filtered_real_0_o_mem[50]),
        .I1(filtered_real_0_o_mem[18]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(filtered_im_0_o_mem[50]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(filtered_im_0_o_mem[18]),
        .O(\rdata[20]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[20]_i_9 
       (.I0(std_I_o_mem[50]),
        .I1(std_I_o_mem[18]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(mad_I_o_mem[50]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(mad_I_o_mem[18]),
        .O(\rdata[20]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[21]_i_2 
       (.I0(\rdata[21]_i_4_n_0 ),
        .I1(\rdata[21]_i_5_n_0 ),
        .I2(\rdata[31]_i_9_n_0 ),
        .I3(\rdata[31]_i_10_n_0 ),
        .I4(\rdata[21]_i_6_n_0 ),
        .O(\rdata[21]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[21]_i_3 
       (.I0(\rdata[21]_i_7_n_0 ),
        .I1(\rdata[31]_i_9_n_0 ),
        .I2(\rdata[21]_i_8_n_0 ),
        .I3(\rdata[31]_i_10_n_0 ),
        .I4(\rdata[21]_i_9_n_0 ),
        .O(\rdata[21]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[21]_i_4 
       (.I0(raw_data_im_1_o_mem[51]),
        .I1(raw_data_im_1_o_mem[19]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(std_R_o_mem[51]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(std_R_o_mem[19]),
        .O(\rdata[21]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[21]_i_5 
       (.I0(raw_data_real_1_o_mem[51]),
        .I1(raw_data_real_1_o_mem[19]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(mad_R_o_mem[51]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(mad_R_o_mem[19]),
        .O(\rdata[21]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[21]_i_6 
       (.I0(raw_data_real_o_mem[51]),
        .I1(raw_data_real_o_mem[19]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(raw_data_im_o_mem[51]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(raw_data_im_o_mem[19]),
        .O(\rdata[21]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[21]_i_7 
       (.I0(filtered_real_1_o_mem[51]),
        .I1(filtered_real_1_o_mem[19]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(filtered_im_1_o_mem[51]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(filtered_im_1_o_mem[19]),
        .O(\rdata[21]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[21]_i_8 
       (.I0(filtered_real_0_o_mem[51]),
        .I1(filtered_real_0_o_mem[19]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(filtered_im_0_o_mem[51]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(filtered_im_0_o_mem[19]),
        .O(\rdata[21]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[21]_i_9 
       (.I0(std_I_o_mem[51]),
        .I1(std_I_o_mem[19]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(mad_I_o_mem[51]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(mad_I_o_mem[19]),
        .O(\rdata[21]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[22]_i_2 
       (.I0(\rdata[22]_i_4_n_0 ),
        .I1(\rdata[22]_i_5_n_0 ),
        .I2(\rdata[31]_i_9_n_0 ),
        .I3(\rdata[31]_i_10_n_0 ),
        .I4(\rdata[22]_i_6_n_0 ),
        .O(\rdata[22]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[22]_i_3 
       (.I0(\rdata[22]_i_7_n_0 ),
        .I1(\rdata[31]_i_9_n_0 ),
        .I2(\rdata[22]_i_8_n_0 ),
        .I3(\rdata[31]_i_10_n_0 ),
        .I4(\rdata[22]_i_9_n_0 ),
        .O(\rdata[22]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[22]_i_4 
       (.I0(raw_data_im_1_o_mem[52]),
        .I1(raw_data_im_1_o_mem[20]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(std_R_o_mem[52]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(std_R_o_mem[20]),
        .O(\rdata[22]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[22]_i_5 
       (.I0(raw_data_real_1_o_mem[52]),
        .I1(raw_data_real_1_o_mem[20]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(mad_R_o_mem[52]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(mad_R_o_mem[20]),
        .O(\rdata[22]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[22]_i_6 
       (.I0(raw_data_real_o_mem[52]),
        .I1(raw_data_real_o_mem[20]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(raw_data_im_o_mem[52]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(raw_data_im_o_mem[20]),
        .O(\rdata[22]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[22]_i_7 
       (.I0(filtered_real_1_o_mem[52]),
        .I1(filtered_real_1_o_mem[20]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(filtered_im_1_o_mem[52]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(filtered_im_1_o_mem[20]),
        .O(\rdata[22]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[22]_i_8 
       (.I0(filtered_real_0_o_mem[52]),
        .I1(filtered_real_0_o_mem[20]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(filtered_im_0_o_mem[52]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(filtered_im_0_o_mem[20]),
        .O(\rdata[22]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[22]_i_9 
       (.I0(std_I_o_mem[52]),
        .I1(std_I_o_mem[20]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(mad_I_o_mem[52]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(mad_I_o_mem[20]),
        .O(\rdata[22]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[23]_i_2 
       (.I0(\rdata[23]_i_4_n_0 ),
        .I1(\rdata[23]_i_5_n_0 ),
        .I2(\rdata[31]_i_9_n_0 ),
        .I3(\rdata[31]_i_10_n_0 ),
        .I4(\rdata[23]_i_6_n_0 ),
        .O(\rdata[23]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[23]_i_3 
       (.I0(\rdata[23]_i_7_n_0 ),
        .I1(\rdata[31]_i_9_n_0 ),
        .I2(\rdata[23]_i_8_n_0 ),
        .I3(\rdata[31]_i_10_n_0 ),
        .I4(\rdata[23]_i_9_n_0 ),
        .O(\rdata[23]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[23]_i_4 
       (.I0(raw_data_im_1_o_mem[53]),
        .I1(raw_data_im_1_o_mem[21]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(std_R_o_mem[53]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(std_R_o_mem[21]),
        .O(\rdata[23]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[23]_i_5 
       (.I0(raw_data_real_1_o_mem[53]),
        .I1(raw_data_real_1_o_mem[21]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(mad_R_o_mem[53]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(mad_R_o_mem[21]),
        .O(\rdata[23]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[23]_i_6 
       (.I0(raw_data_real_o_mem[53]),
        .I1(raw_data_real_o_mem[21]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(raw_data_im_o_mem[53]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(raw_data_im_o_mem[21]),
        .O(\rdata[23]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[23]_i_7 
       (.I0(filtered_real_1_o_mem[53]),
        .I1(filtered_real_1_o_mem[21]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(filtered_im_1_o_mem[53]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(filtered_im_1_o_mem[21]),
        .O(\rdata[23]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[23]_i_8 
       (.I0(filtered_real_0_o_mem[53]),
        .I1(filtered_real_0_o_mem[21]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(filtered_im_0_o_mem[53]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(filtered_im_0_o_mem[21]),
        .O(\rdata[23]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[23]_i_9 
       (.I0(std_I_o_mem[53]),
        .I1(std_I_o_mem[21]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(mad_I_o_mem[53]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(mad_I_o_mem[21]),
        .O(\rdata[23]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[24]_i_2 
       (.I0(\rdata[24]_i_4_n_0 ),
        .I1(\rdata[24]_i_5_n_0 ),
        .I2(\rdata[31]_i_9_n_0 ),
        .I3(\rdata[31]_i_10_n_0 ),
        .I4(\rdata[24]_i_6_n_0 ),
        .O(\rdata[24]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[24]_i_3 
       (.I0(\rdata[24]_i_7_n_0 ),
        .I1(\rdata[31]_i_9_n_0 ),
        .I2(\rdata[24]_i_8_n_0 ),
        .I3(\rdata[31]_i_10_n_0 ),
        .I4(\rdata[24]_i_9_n_0 ),
        .O(\rdata[24]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[24]_i_4 
       (.I0(raw_data_im_1_o_mem[54]),
        .I1(raw_data_im_1_o_mem[22]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(std_R_o_mem[54]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(std_R_o_mem[22]),
        .O(\rdata[24]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[24]_i_5 
       (.I0(raw_data_real_1_o_mem[54]),
        .I1(raw_data_real_1_o_mem[22]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(mad_R_o_mem[54]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(mad_R_o_mem[22]),
        .O(\rdata[24]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[24]_i_6 
       (.I0(raw_data_real_o_mem[54]),
        .I1(raw_data_real_o_mem[22]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(raw_data_im_o_mem[54]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(raw_data_im_o_mem[22]),
        .O(\rdata[24]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[24]_i_7 
       (.I0(filtered_real_1_o_mem[54]),
        .I1(filtered_real_1_o_mem[22]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(filtered_im_1_o_mem[54]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(filtered_im_1_o_mem[22]),
        .O(\rdata[24]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[24]_i_8 
       (.I0(filtered_real_0_o_mem[54]),
        .I1(filtered_real_0_o_mem[22]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(filtered_im_0_o_mem[54]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(filtered_im_0_o_mem[22]),
        .O(\rdata[24]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[24]_i_9 
       (.I0(std_I_o_mem[54]),
        .I1(std_I_o_mem[22]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(mad_I_o_mem[54]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(mad_I_o_mem[22]),
        .O(\rdata[24]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[25]_i_2 
       (.I0(\rdata[25]_i_4_n_0 ),
        .I1(\rdata[25]_i_5_n_0 ),
        .I2(\rdata[31]_i_9_n_0 ),
        .I3(\rdata[31]_i_10_n_0 ),
        .I4(\rdata[25]_i_6_n_0 ),
        .O(\rdata[25]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[25]_i_3 
       (.I0(\rdata[25]_i_7_n_0 ),
        .I1(\rdata[31]_i_9_n_0 ),
        .I2(\rdata[25]_i_8_n_0 ),
        .I3(\rdata[31]_i_10_n_0 ),
        .I4(\rdata[25]_i_9_n_0 ),
        .O(\rdata[25]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[25]_i_4 
       (.I0(raw_data_im_1_o_mem[55]),
        .I1(raw_data_im_1_o_mem[23]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(std_R_o_mem[55]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(std_R_o_mem[23]),
        .O(\rdata[25]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[25]_i_5 
       (.I0(raw_data_real_1_o_mem[55]),
        .I1(raw_data_real_1_o_mem[23]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(mad_R_o_mem[55]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(mad_R_o_mem[23]),
        .O(\rdata[25]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[25]_i_6 
       (.I0(raw_data_real_o_mem[55]),
        .I1(raw_data_real_o_mem[23]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(raw_data_im_o_mem[55]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(raw_data_im_o_mem[23]),
        .O(\rdata[25]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[25]_i_7 
       (.I0(filtered_real_1_o_mem[55]),
        .I1(filtered_real_1_o_mem[23]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(filtered_im_1_o_mem[55]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(filtered_im_1_o_mem[23]),
        .O(\rdata[25]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[25]_i_8 
       (.I0(filtered_real_0_o_mem[55]),
        .I1(filtered_real_0_o_mem[23]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(filtered_im_0_o_mem[55]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(filtered_im_0_o_mem[23]),
        .O(\rdata[25]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[25]_i_9 
       (.I0(std_I_o_mem[55]),
        .I1(std_I_o_mem[23]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(mad_I_o_mem[55]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(mad_I_o_mem[23]),
        .O(\rdata[25]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[26]_i_2 
       (.I0(\rdata[26]_i_4_n_0 ),
        .I1(\rdata[26]_i_5_n_0 ),
        .I2(\rdata[31]_i_9_n_0 ),
        .I3(\rdata[31]_i_10_n_0 ),
        .I4(\rdata[26]_i_6_n_0 ),
        .O(\rdata[26]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[26]_i_3 
       (.I0(\rdata[26]_i_7_n_0 ),
        .I1(\rdata[31]_i_9_n_0 ),
        .I2(\rdata[26]_i_8_n_0 ),
        .I3(\rdata[31]_i_10_n_0 ),
        .I4(\rdata[26]_i_9_n_0 ),
        .O(\rdata[26]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[26]_i_4 
       (.I0(raw_data_im_1_o_mem[56]),
        .I1(raw_data_im_1_o_mem[24]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(std_R_o_mem[56]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(std_R_o_mem[24]),
        .O(\rdata[26]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[26]_i_5 
       (.I0(raw_data_real_1_o_mem[56]),
        .I1(raw_data_real_1_o_mem[24]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(mad_R_o_mem[56]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(mad_R_o_mem[24]),
        .O(\rdata[26]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[26]_i_6 
       (.I0(raw_data_real_o_mem[56]),
        .I1(raw_data_real_o_mem[24]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(raw_data_im_o_mem[56]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(raw_data_im_o_mem[24]),
        .O(\rdata[26]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[26]_i_7 
       (.I0(filtered_real_1_o_mem[56]),
        .I1(filtered_real_1_o_mem[24]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(filtered_im_1_o_mem[56]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(filtered_im_1_o_mem[24]),
        .O(\rdata[26]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[26]_i_8 
       (.I0(filtered_real_0_o_mem[56]),
        .I1(filtered_real_0_o_mem[24]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(filtered_im_0_o_mem[56]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(filtered_im_0_o_mem[24]),
        .O(\rdata[26]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[26]_i_9 
       (.I0(std_I_o_mem[56]),
        .I1(std_I_o_mem[24]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(mad_I_o_mem[56]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(mad_I_o_mem[24]),
        .O(\rdata[26]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[27]_i_2 
       (.I0(\rdata[27]_i_4_n_0 ),
        .I1(\rdata[27]_i_5_n_0 ),
        .I2(\rdata[31]_i_9_n_0 ),
        .I3(\rdata[31]_i_10_n_0 ),
        .I4(\rdata[27]_i_6_n_0 ),
        .O(\rdata[27]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[27]_i_3 
       (.I0(\rdata[27]_i_7_n_0 ),
        .I1(\rdata[31]_i_9_n_0 ),
        .I2(\rdata[27]_i_8_n_0 ),
        .I3(\rdata[31]_i_10_n_0 ),
        .I4(\rdata[27]_i_9_n_0 ),
        .O(\rdata[27]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[27]_i_4 
       (.I0(raw_data_im_1_o_mem[57]),
        .I1(raw_data_im_1_o_mem[25]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(std_R_o_mem[57]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(std_R_o_mem[25]),
        .O(\rdata[27]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[27]_i_5 
       (.I0(raw_data_real_1_o_mem[57]),
        .I1(raw_data_real_1_o_mem[25]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(mad_R_o_mem[57]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(mad_R_o_mem[25]),
        .O(\rdata[27]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[27]_i_6 
       (.I0(raw_data_real_o_mem[57]),
        .I1(raw_data_real_o_mem[25]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(raw_data_im_o_mem[57]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(raw_data_im_o_mem[25]),
        .O(\rdata[27]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[27]_i_7 
       (.I0(filtered_real_1_o_mem[57]),
        .I1(filtered_real_1_o_mem[25]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(filtered_im_1_o_mem[57]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(filtered_im_1_o_mem[25]),
        .O(\rdata[27]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[27]_i_8 
       (.I0(filtered_real_0_o_mem[57]),
        .I1(filtered_real_0_o_mem[25]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(filtered_im_0_o_mem[57]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(filtered_im_0_o_mem[25]),
        .O(\rdata[27]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[27]_i_9 
       (.I0(std_I_o_mem[57]),
        .I1(std_I_o_mem[25]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(mad_I_o_mem[57]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(mad_I_o_mem[25]),
        .O(\rdata[27]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[28]_i_2 
       (.I0(\rdata[28]_i_4_n_0 ),
        .I1(\rdata[28]_i_5_n_0 ),
        .I2(\rdata[31]_i_9_n_0 ),
        .I3(\rdata[31]_i_10_n_0 ),
        .I4(\rdata[28]_i_6_n_0 ),
        .O(\rdata[28]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[28]_i_3 
       (.I0(\rdata[28]_i_7_n_0 ),
        .I1(\rdata[31]_i_9_n_0 ),
        .I2(\rdata[28]_i_8_n_0 ),
        .I3(\rdata[31]_i_10_n_0 ),
        .I4(\rdata[28]_i_9_n_0 ),
        .O(\rdata[28]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[28]_i_4 
       (.I0(raw_data_im_1_o_mem[58]),
        .I1(raw_data_im_1_o_mem[26]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(std_R_o_mem[58]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(std_R_o_mem[26]),
        .O(\rdata[28]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[28]_i_5 
       (.I0(raw_data_real_1_o_mem[58]),
        .I1(raw_data_real_1_o_mem[26]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(mad_R_o_mem[58]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(mad_R_o_mem[26]),
        .O(\rdata[28]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[28]_i_6 
       (.I0(raw_data_real_o_mem[58]),
        .I1(raw_data_real_o_mem[26]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(raw_data_im_o_mem[58]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(raw_data_im_o_mem[26]),
        .O(\rdata[28]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[28]_i_7 
       (.I0(filtered_real_1_o_mem[58]),
        .I1(filtered_real_1_o_mem[26]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(filtered_im_1_o_mem[58]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(filtered_im_1_o_mem[26]),
        .O(\rdata[28]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[28]_i_8 
       (.I0(filtered_real_0_o_mem[58]),
        .I1(filtered_real_0_o_mem[26]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(filtered_im_0_o_mem[58]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(filtered_im_0_o_mem[26]),
        .O(\rdata[28]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[28]_i_9 
       (.I0(std_I_o_mem[58]),
        .I1(std_I_o_mem[26]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(mad_I_o_mem[58]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(mad_I_o_mem[26]),
        .O(\rdata[28]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[29]_i_2 
       (.I0(\rdata[29]_i_4_n_0 ),
        .I1(\rdata[29]_i_5_n_0 ),
        .I2(\rdata[31]_i_9_n_0 ),
        .I3(\rdata[31]_i_10_n_0 ),
        .I4(\rdata[29]_i_6_n_0 ),
        .O(\rdata[29]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[29]_i_3 
       (.I0(\rdata[29]_i_7_n_0 ),
        .I1(\rdata[31]_i_9_n_0 ),
        .I2(\rdata[29]_i_8_n_0 ),
        .I3(\rdata[31]_i_10_n_0 ),
        .I4(\rdata[29]_i_9_n_0 ),
        .O(\rdata[29]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[29]_i_4 
       (.I0(raw_data_im_1_o_mem[59]),
        .I1(raw_data_im_1_o_mem[27]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(std_R_o_mem[59]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(std_R_o_mem[27]),
        .O(\rdata[29]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[29]_i_5 
       (.I0(raw_data_real_1_o_mem[59]),
        .I1(raw_data_real_1_o_mem[27]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(mad_R_o_mem[59]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(mad_R_o_mem[27]),
        .O(\rdata[29]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[29]_i_6 
       (.I0(raw_data_real_o_mem[59]),
        .I1(raw_data_real_o_mem[27]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(raw_data_im_o_mem[59]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(raw_data_im_o_mem[27]),
        .O(\rdata[29]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[29]_i_7 
       (.I0(filtered_real_1_o_mem[59]),
        .I1(filtered_real_1_o_mem[27]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(filtered_im_1_o_mem[59]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(filtered_im_1_o_mem[27]),
        .O(\rdata[29]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[29]_i_8 
       (.I0(filtered_real_0_o_mem[59]),
        .I1(filtered_real_0_o_mem[27]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(filtered_im_0_o_mem[59]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(filtered_im_0_o_mem[27]),
        .O(\rdata[29]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[29]_i_9 
       (.I0(std_I_o_mem[59]),
        .I1(std_I_o_mem[27]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(mad_I_o_mem[59]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(mad_I_o_mem[27]),
        .O(\rdata[29]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[2]_i_10 
       (.I0(std_I_o_mem[32]),
        .I1(std_I_o_mem[0]),
        .I2(\rdata[9]_i_10_n_0 ),
        .I3(mad_I_o_mem[32]),
        .I4(\rdata[9]_i_11_n_0 ),
        .I5(mad_I_o_mem[0]),
        .O(\rdata[2]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[2]_i_2 
       (.I0(\rdata[2]_i_4_n_0 ),
        .I1(\rdata[2]_i_5_n_0 ),
        .I2(\rdata[31]_i_9_n_0 ),
        .I3(\rdata[2]_i_6_n_0 ),
        .I4(\rdata[31]_i_10_n_0 ),
        .I5(\rdata[2]_i_7_n_0 ),
        .O(\rdata[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[2]_i_3 
       (.I0(\rdata[2]_i_8_n_0 ),
        .I1(\rdata[31]_i_9_n_0 ),
        .I2(\rdata[2]_i_9_n_0 ),
        .I3(\rdata[31]_i_10_n_0 ),
        .I4(\rdata[2]_i_10_n_0 ),
        .O(\rdata[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[2]_i_4 
       (.I0(raw_data_im_1_o_mem[32]),
        .I1(raw_data_im_1_o_mem[0]),
        .I2(\rdata[9]_i_10_n_0 ),
        .I3(std_R_o_mem[32]),
        .I4(\rdata[9]_i_11_n_0 ),
        .I5(std_R_o_mem[0]),
        .O(\rdata[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[2]_i_5 
       (.I0(raw_data_real_1_o_mem[32]),
        .I1(raw_data_real_1_o_mem[0]),
        .I2(\rdata[9]_i_10_n_0 ),
        .I3(mad_R_o_mem[32]),
        .I4(\rdata[9]_i_11_n_0 ),
        .I5(mad_R_o_mem[0]),
        .O(\rdata[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[2]_i_6 
       (.I0(raw_data_real_o_mem[32]),
        .I1(raw_data_real_o_mem[0]),
        .I2(\rdata[9]_i_10_n_0 ),
        .I3(raw_data_im_o_mem[32]),
        .I4(\rdata[9]_i_11_n_0 ),
        .I5(raw_data_im_o_mem[0]),
        .O(\rdata[2]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \rdata[2]_i_7 
       (.I0(\int_ier_reg_n_0_[2] ),
        .I1(\rdata[9]_i_10_n_0 ),
        .I2(p_24_in[2]),
        .I3(\rdata[9]_i_11_n_0 ),
        .O(\rdata[2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[2]_i_8 
       (.I0(filtered_real_1_o_mem[32]),
        .I1(filtered_real_1_o_mem[0]),
        .I2(\rdata[9]_i_10_n_0 ),
        .I3(filtered_im_1_o_mem[32]),
        .I4(\rdata[9]_i_11_n_0 ),
        .I5(filtered_im_1_o_mem[0]),
        .O(\rdata[2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[2]_i_9 
       (.I0(filtered_real_0_o_mem[32]),
        .I1(filtered_real_0_o_mem[0]),
        .I2(\rdata[9]_i_10_n_0 ),
        .I3(filtered_im_0_o_mem[32]),
        .I4(\rdata[9]_i_11_n_0 ),
        .I5(filtered_im_0_o_mem[0]),
        .O(\rdata[2]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[30]_i_2 
       (.I0(\rdata[30]_i_4_n_0 ),
        .I1(\rdata[30]_i_5_n_0 ),
        .I2(\rdata[31]_i_9_n_0 ),
        .I3(\rdata[31]_i_10_n_0 ),
        .I4(\rdata[30]_i_6_n_0 ),
        .O(\rdata[30]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[30]_i_3 
       (.I0(\rdata[30]_i_7_n_0 ),
        .I1(\rdata[31]_i_9_n_0 ),
        .I2(\rdata[30]_i_8_n_0 ),
        .I3(\rdata[31]_i_10_n_0 ),
        .I4(\rdata[30]_i_9_n_0 ),
        .O(\rdata[30]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[30]_i_4 
       (.I0(raw_data_im_1_o_mem[60]),
        .I1(raw_data_im_1_o_mem[28]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(std_R_o_mem[60]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(std_R_o_mem[28]),
        .O(\rdata[30]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[30]_i_5 
       (.I0(raw_data_real_1_o_mem[60]),
        .I1(raw_data_real_1_o_mem[28]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(mad_R_o_mem[60]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(mad_R_o_mem[28]),
        .O(\rdata[30]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[30]_i_6 
       (.I0(raw_data_real_o_mem[60]),
        .I1(raw_data_real_o_mem[28]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(raw_data_im_o_mem[60]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(raw_data_im_o_mem[28]),
        .O(\rdata[30]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[30]_i_7 
       (.I0(filtered_real_1_o_mem[60]),
        .I1(filtered_real_1_o_mem[28]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(filtered_im_1_o_mem[60]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(filtered_im_1_o_mem[28]),
        .O(\rdata[30]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[30]_i_8 
       (.I0(filtered_real_0_o_mem[60]),
        .I1(filtered_real_0_o_mem[28]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(filtered_im_0_o_mem[60]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(filtered_im_0_o_mem[28]),
        .O(\rdata[30]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[30]_i_9 
       (.I0(std_I_o_mem[60]),
        .I1(std_I_o_mem[28]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(mad_I_o_mem[60]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(mad_I_o_mem[28]),
        .O(\rdata[30]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[31]_i_1 
       (.I0(\FSM_onehot_rstate_reg[1]_0 ),
        .I1(s_axi_control_ARVALID),
        .O(ar_hs));
  LUT3 #(
    .INIT(8'hFE)) 
    \rdata[31]_i_10 
       (.I0(s_axi_control_ARADDR[0]),
        .I1(s_axi_control_ARADDR[1]),
        .I2(\rdata[31]_i_18_n_0 ),
        .O(\rdata[31]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[31]_i_11 
       (.I0(raw_data_real_o_mem[61]),
        .I1(raw_data_real_o_mem[29]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(raw_data_im_o_mem[61]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(raw_data_im_o_mem[29]),
        .O(\rdata[31]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[31]_i_12 
       (.I0(filtered_real_1_o_mem[61]),
        .I1(filtered_real_1_o_mem[29]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(filtered_im_1_o_mem[61]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(filtered_im_1_o_mem[29]),
        .O(\rdata[31]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[31]_i_13 
       (.I0(filtered_real_0_o_mem[61]),
        .I1(filtered_real_0_o_mem[29]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(filtered_im_0_o_mem[61]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(filtered_im_0_o_mem[29]),
        .O(\rdata[31]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[31]_i_14 
       (.I0(std_I_o_mem[61]),
        .I1(std_I_o_mem[29]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(mad_I_o_mem[61]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(mad_I_o_mem[29]),
        .O(\rdata[31]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \rdata[31]_i_15 
       (.I0(\rdata[31]_i_19_n_0 ),
        .I1(s_axi_control_ARADDR[0]),
        .I2(s_axi_control_ARADDR[1]),
        .O(\rdata[31]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \rdata[31]_i_16 
       (.I0(\rdata[31]_i_20_n_0 ),
        .I1(s_axi_control_ARADDR[0]),
        .I2(s_axi_control_ARADDR[1]),
        .O(\rdata[31]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h0000000011111115)) 
    \rdata[31]_i_17 
       (.I0(s_axi_control_ARADDR[0]),
        .I1(s_axi_control_ARADDR[7]),
        .I2(\rdata[31]_i_21_n_0 ),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[1]),
        .O(\rdata[31]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF993F9F33FF0)) 
    \rdata[31]_i_18 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(s_axi_control_ARADDR[6]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[7]),
        .I5(s_axi_control_ARADDR[5]),
        .O(\rdata[31]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h008600180061618C)) 
    \rdata[31]_i_19 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[7]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[6]),
        .O(\rdata[31]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h002400920049492A)) 
    \rdata[31]_i_20 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[7]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[6]),
        .O(\rdata[31]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rdata[31]_i_21 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(s_axi_control_ARADDR[2]),
        .O(\rdata[31]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \rdata[31]_i_3 
       (.I0(s_axi_control_ARADDR[1]),
        .I1(s_axi_control_ARADDR[0]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(\rdata[31]_i_6_n_0 ),
        .O(\rdata[31]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[31]_i_4 
       (.I0(\rdata[31]_i_7_n_0 ),
        .I1(\rdata[31]_i_8_n_0 ),
        .I2(\rdata[31]_i_9_n_0 ),
        .I3(\rdata[31]_i_10_n_0 ),
        .I4(\rdata[31]_i_11_n_0 ),
        .O(\rdata[31]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[31]_i_5 
       (.I0(\rdata[31]_i_12_n_0 ),
        .I1(\rdata[31]_i_9_n_0 ),
        .I2(\rdata[31]_i_13_n_0 ),
        .I3(\rdata[31]_i_10_n_0 ),
        .I4(\rdata[31]_i_14_n_0 ),
        .O(\rdata[31]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hEAB0BCA8)) 
    \rdata[31]_i_6 
       (.I0(s_axi_control_ARADDR[6]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[31]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[31]_i_7 
       (.I0(raw_data_im_1_o_mem[61]),
        .I1(raw_data_im_1_o_mem[29]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(std_R_o_mem[61]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(std_R_o_mem[29]),
        .O(\rdata[31]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[31]_i_8 
       (.I0(raw_data_real_1_o_mem[61]),
        .I1(raw_data_real_1_o_mem[29]),
        .I2(\rdata[31]_i_15_n_0 ),
        .I3(mad_R_o_mem[61]),
        .I4(\rdata[31]_i_16_n_0 ),
        .I5(mad_R_o_mem[29]),
        .O(\rdata[31]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h7D5F57FFFF75FD55)) 
    \rdata[31]_i_9 
       (.I0(\rdata[31]_i_17_n_0 ),
        .I1(s_axi_control_ARADDR[2]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(s_axi_control_ARADDR[6]),
        .O(\rdata[31]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[3]_i_10 
       (.I0(std_I_o_mem[33]),
        .I1(std_I_o_mem[1]),
        .I2(\rdata[9]_i_10_n_0 ),
        .I3(mad_I_o_mem[33]),
        .I4(\rdata[9]_i_11_n_0 ),
        .I5(mad_I_o_mem[1]),
        .O(\rdata[3]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[3]_i_2 
       (.I0(\rdata[3]_i_4_n_0 ),
        .I1(\rdata[3]_i_5_n_0 ),
        .I2(\rdata[31]_i_9_n_0 ),
        .I3(\rdata[3]_i_6_n_0 ),
        .I4(\rdata[31]_i_10_n_0 ),
        .I5(\rdata[3]_i_7_n_0 ),
        .O(\rdata[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[3]_i_3 
       (.I0(\rdata[3]_i_8_n_0 ),
        .I1(\rdata[31]_i_9_n_0 ),
        .I2(\rdata[3]_i_9_n_0 ),
        .I3(\rdata[31]_i_10_n_0 ),
        .I4(\rdata[3]_i_10_n_0 ),
        .O(\rdata[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[3]_i_4 
       (.I0(raw_data_im_1_o_mem[33]),
        .I1(raw_data_im_1_o_mem[1]),
        .I2(\rdata[9]_i_10_n_0 ),
        .I3(std_R_o_mem[33]),
        .I4(\rdata[9]_i_11_n_0 ),
        .I5(std_R_o_mem[1]),
        .O(\rdata[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[3]_i_5 
       (.I0(raw_data_real_1_o_mem[33]),
        .I1(raw_data_real_1_o_mem[1]),
        .I2(\rdata[9]_i_10_n_0 ),
        .I3(mad_R_o_mem[33]),
        .I4(\rdata[9]_i_11_n_0 ),
        .I5(mad_R_o_mem[1]),
        .O(\rdata[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[3]_i_6 
       (.I0(raw_data_real_o_mem[33]),
        .I1(raw_data_real_o_mem[1]),
        .I2(\rdata[9]_i_10_n_0 ),
        .I3(raw_data_im_o_mem[33]),
        .I4(\rdata[9]_i_11_n_0 ),
        .I5(raw_data_im_o_mem[1]),
        .O(\rdata[3]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \rdata[3]_i_7 
       (.I0(\int_ier_reg_n_0_[3] ),
        .I1(\rdata[9]_i_10_n_0 ),
        .I2(int_ap_ready__0),
        .I3(\rdata[9]_i_11_n_0 ),
        .O(\rdata[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[3]_i_8 
       (.I0(filtered_real_1_o_mem[33]),
        .I1(filtered_real_1_o_mem[1]),
        .I2(\rdata[9]_i_10_n_0 ),
        .I3(filtered_im_1_o_mem[33]),
        .I4(\rdata[9]_i_11_n_0 ),
        .I5(filtered_im_1_o_mem[1]),
        .O(\rdata[3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[3]_i_9 
       (.I0(filtered_real_0_o_mem[33]),
        .I1(filtered_real_0_o_mem[1]),
        .I2(\rdata[9]_i_10_n_0 ),
        .I3(filtered_im_0_o_mem[33]),
        .I4(\rdata[9]_i_11_n_0 ),
        .I5(filtered_im_0_o_mem[1]),
        .O(\rdata[3]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[4]_i_10 
       (.I0(std_I_o_mem[34]),
        .I1(std_I_o_mem[2]),
        .I2(\rdata[9]_i_10_n_0 ),
        .I3(mad_I_o_mem[34]),
        .I4(\rdata[9]_i_11_n_0 ),
        .I5(mad_I_o_mem[2]),
        .O(\rdata[4]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[4]_i_2 
       (.I0(\rdata[4]_i_4_n_0 ),
        .I1(\rdata[4]_i_5_n_0 ),
        .I2(\rdata[31]_i_9_n_0 ),
        .I3(\rdata[4]_i_6_n_0 ),
        .I4(\rdata[31]_i_10_n_0 ),
        .I5(\rdata[4]_i_7_n_0 ),
        .O(\rdata[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[4]_i_3 
       (.I0(\rdata[4]_i_8_n_0 ),
        .I1(\rdata[31]_i_9_n_0 ),
        .I2(\rdata[4]_i_9_n_0 ),
        .I3(\rdata[31]_i_10_n_0 ),
        .I4(\rdata[4]_i_10_n_0 ),
        .O(\rdata[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[4]_i_4 
       (.I0(raw_data_im_1_o_mem[34]),
        .I1(raw_data_im_1_o_mem[2]),
        .I2(\rdata[9]_i_10_n_0 ),
        .I3(std_R_o_mem[34]),
        .I4(\rdata[9]_i_11_n_0 ),
        .I5(std_R_o_mem[2]),
        .O(\rdata[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[4]_i_5 
       (.I0(raw_data_real_1_o_mem[34]),
        .I1(raw_data_real_1_o_mem[2]),
        .I2(\rdata[9]_i_10_n_0 ),
        .I3(mad_R_o_mem[34]),
        .I4(\rdata[9]_i_11_n_0 ),
        .I5(mad_R_o_mem[2]),
        .O(\rdata[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[4]_i_6 
       (.I0(raw_data_real_o_mem[34]),
        .I1(raw_data_real_o_mem[2]),
        .I2(\rdata[9]_i_10_n_0 ),
        .I3(raw_data_im_o_mem[34]),
        .I4(\rdata[9]_i_11_n_0 ),
        .I5(raw_data_im_o_mem[2]),
        .O(\rdata[4]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \rdata[4]_i_7 
       (.I0(\rdata[9]_i_10_n_0 ),
        .I1(\rdata[9]_i_11_n_0 ),
        .I2(\int_ier_reg_n_0_[4] ),
        .O(\rdata[4]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[4]_i_8 
       (.I0(filtered_real_1_o_mem[34]),
        .I1(filtered_real_1_o_mem[2]),
        .I2(\rdata[9]_i_10_n_0 ),
        .I3(filtered_im_1_o_mem[34]),
        .I4(\rdata[9]_i_11_n_0 ),
        .I5(filtered_im_1_o_mem[2]),
        .O(\rdata[4]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[4]_i_9 
       (.I0(filtered_real_0_o_mem[34]),
        .I1(filtered_real_0_o_mem[2]),
        .I2(\rdata[9]_i_10_n_0 ),
        .I3(filtered_im_0_o_mem[34]),
        .I4(\rdata[9]_i_11_n_0 ),
        .I5(filtered_im_0_o_mem[2]),
        .O(\rdata[4]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[5]_i_10 
       (.I0(std_I_o_mem[35]),
        .I1(std_I_o_mem[3]),
        .I2(\rdata[9]_i_10_n_0 ),
        .I3(mad_I_o_mem[35]),
        .I4(\rdata[9]_i_11_n_0 ),
        .I5(mad_I_o_mem[3]),
        .O(\rdata[5]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[5]_i_2 
       (.I0(\rdata[5]_i_4_n_0 ),
        .I1(\rdata[5]_i_5_n_0 ),
        .I2(\rdata[31]_i_9_n_0 ),
        .I3(\rdata[5]_i_6_n_0 ),
        .I4(\rdata[31]_i_10_n_0 ),
        .I5(\rdata[5]_i_7_n_0 ),
        .O(\rdata[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[5]_i_3 
       (.I0(\rdata[5]_i_8_n_0 ),
        .I1(\rdata[31]_i_9_n_0 ),
        .I2(\rdata[5]_i_9_n_0 ),
        .I3(\rdata[31]_i_10_n_0 ),
        .I4(\rdata[5]_i_10_n_0 ),
        .O(\rdata[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[5]_i_4 
       (.I0(raw_data_im_1_o_mem[35]),
        .I1(raw_data_im_1_o_mem[3]),
        .I2(\rdata[9]_i_10_n_0 ),
        .I3(std_R_o_mem[35]),
        .I4(\rdata[9]_i_11_n_0 ),
        .I5(std_R_o_mem[3]),
        .O(\rdata[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[5]_i_5 
       (.I0(raw_data_real_1_o_mem[35]),
        .I1(raw_data_real_1_o_mem[3]),
        .I2(\rdata[9]_i_10_n_0 ),
        .I3(mad_R_o_mem[35]),
        .I4(\rdata[9]_i_11_n_0 ),
        .I5(mad_R_o_mem[3]),
        .O(\rdata[5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[5]_i_6 
       (.I0(raw_data_real_o_mem[35]),
        .I1(raw_data_real_o_mem[3]),
        .I2(\rdata[9]_i_10_n_0 ),
        .I3(raw_data_im_o_mem[35]),
        .I4(\rdata[9]_i_11_n_0 ),
        .I5(raw_data_im_o_mem[3]),
        .O(\rdata[5]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \rdata[5]_i_7 
       (.I0(\rdata[9]_i_10_n_0 ),
        .I1(p_0_in),
        .I2(\rdata[9]_i_11_n_0 ),
        .I3(\int_isr_reg_n_0_[5] ),
        .O(\rdata[5]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[5]_i_8 
       (.I0(filtered_real_1_o_mem[35]),
        .I1(filtered_real_1_o_mem[3]),
        .I2(\rdata[9]_i_10_n_0 ),
        .I3(filtered_im_1_o_mem[35]),
        .I4(\rdata[9]_i_11_n_0 ),
        .I5(filtered_im_1_o_mem[3]),
        .O(\rdata[5]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[5]_i_9 
       (.I0(filtered_real_0_o_mem[35]),
        .I1(filtered_real_0_o_mem[3]),
        .I2(\rdata[9]_i_10_n_0 ),
        .I3(filtered_im_0_o_mem[35]),
        .I4(\rdata[9]_i_11_n_0 ),
        .I5(filtered_im_0_o_mem[3]),
        .O(\rdata[5]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[6]_i_2 
       (.I0(\rdata[6]_i_4_n_0 ),
        .I1(\rdata[6]_i_5_n_0 ),
        .I2(\rdata[31]_i_9_n_0 ),
        .I3(\rdata[31]_i_10_n_0 ),
        .I4(\rdata[6]_i_6_n_0 ),
        .O(\rdata[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[6]_i_3 
       (.I0(\rdata[6]_i_7_n_0 ),
        .I1(\rdata[31]_i_9_n_0 ),
        .I2(\rdata[6]_i_8_n_0 ),
        .I3(\rdata[31]_i_10_n_0 ),
        .I4(\rdata[6]_i_9_n_0 ),
        .O(\rdata[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[6]_i_4 
       (.I0(raw_data_im_1_o_mem[36]),
        .I1(raw_data_im_1_o_mem[4]),
        .I2(\rdata[9]_i_10_n_0 ),
        .I3(std_R_o_mem[36]),
        .I4(\rdata[9]_i_11_n_0 ),
        .I5(std_R_o_mem[4]),
        .O(\rdata[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[6]_i_5 
       (.I0(raw_data_real_1_o_mem[36]),
        .I1(raw_data_real_1_o_mem[4]),
        .I2(\rdata[9]_i_10_n_0 ),
        .I3(mad_R_o_mem[36]),
        .I4(\rdata[9]_i_11_n_0 ),
        .I5(mad_R_o_mem[4]),
        .O(\rdata[6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[6]_i_6 
       (.I0(raw_data_real_o_mem[36]),
        .I1(raw_data_real_o_mem[4]),
        .I2(\rdata[9]_i_10_n_0 ),
        .I3(raw_data_im_o_mem[36]),
        .I4(\rdata[9]_i_11_n_0 ),
        .I5(raw_data_im_o_mem[4]),
        .O(\rdata[6]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[6]_i_7 
       (.I0(filtered_real_1_o_mem[36]),
        .I1(filtered_real_1_o_mem[4]),
        .I2(\rdata[9]_i_10_n_0 ),
        .I3(filtered_im_1_o_mem[36]),
        .I4(\rdata[9]_i_11_n_0 ),
        .I5(filtered_im_1_o_mem[4]),
        .O(\rdata[6]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[6]_i_8 
       (.I0(filtered_real_0_o_mem[36]),
        .I1(filtered_real_0_o_mem[4]),
        .I2(\rdata[9]_i_10_n_0 ),
        .I3(filtered_im_0_o_mem[36]),
        .I4(\rdata[9]_i_11_n_0 ),
        .I5(filtered_im_0_o_mem[4]),
        .O(\rdata[6]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[6]_i_9 
       (.I0(std_I_o_mem[36]),
        .I1(std_I_o_mem[4]),
        .I2(\rdata[9]_i_10_n_0 ),
        .I3(mad_I_o_mem[36]),
        .I4(\rdata[9]_i_11_n_0 ),
        .I5(mad_I_o_mem[4]),
        .O(\rdata[6]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[7]_i_10 
       (.I0(std_I_o_mem[37]),
        .I1(std_I_o_mem[5]),
        .I2(\rdata[9]_i_10_n_0 ),
        .I3(mad_I_o_mem[37]),
        .I4(\rdata[9]_i_11_n_0 ),
        .I5(mad_I_o_mem[5]),
        .O(\rdata[7]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[7]_i_2 
       (.I0(\rdata[7]_i_4_n_0 ),
        .I1(\rdata[7]_i_5_n_0 ),
        .I2(\rdata[31]_i_9_n_0 ),
        .I3(\rdata[7]_i_6_n_0 ),
        .I4(\rdata[31]_i_10_n_0 ),
        .I5(\rdata[7]_i_7_n_0 ),
        .O(\rdata[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[7]_i_3 
       (.I0(\rdata[7]_i_8_n_0 ),
        .I1(\rdata[31]_i_9_n_0 ),
        .I2(\rdata[7]_i_9_n_0 ),
        .I3(\rdata[31]_i_10_n_0 ),
        .I4(\rdata[7]_i_10_n_0 ),
        .O(\rdata[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[7]_i_4 
       (.I0(raw_data_im_1_o_mem[37]),
        .I1(raw_data_im_1_o_mem[5]),
        .I2(\rdata[9]_i_10_n_0 ),
        .I3(std_R_o_mem[37]),
        .I4(\rdata[9]_i_11_n_0 ),
        .I5(std_R_o_mem[5]),
        .O(\rdata[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[7]_i_5 
       (.I0(raw_data_real_1_o_mem[37]),
        .I1(raw_data_real_1_o_mem[5]),
        .I2(\rdata[9]_i_10_n_0 ),
        .I3(mad_R_o_mem[37]),
        .I4(\rdata[9]_i_11_n_0 ),
        .I5(mad_R_o_mem[5]),
        .O(\rdata[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[7]_i_6 
       (.I0(raw_data_real_o_mem[37]),
        .I1(raw_data_real_o_mem[5]),
        .I2(\rdata[9]_i_10_n_0 ),
        .I3(raw_data_im_o_mem[37]),
        .I4(\rdata[9]_i_11_n_0 ),
        .I5(raw_data_im_o_mem[5]),
        .O(\rdata[7]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \rdata[7]_i_7 
       (.I0(\rdata[9]_i_11_n_0 ),
        .I1(p_24_in[7]),
        .I2(\rdata[9]_i_10_n_0 ),
        .O(\rdata[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[7]_i_8 
       (.I0(filtered_real_1_o_mem[37]),
        .I1(filtered_real_1_o_mem[5]),
        .I2(\rdata[9]_i_10_n_0 ),
        .I3(filtered_im_1_o_mem[37]),
        .I4(\rdata[9]_i_11_n_0 ),
        .I5(filtered_im_1_o_mem[5]),
        .O(\rdata[7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[7]_i_9 
       (.I0(filtered_real_0_o_mem[37]),
        .I1(filtered_real_0_o_mem[5]),
        .I2(\rdata[9]_i_10_n_0 ),
        .I3(filtered_im_0_o_mem[37]),
        .I4(\rdata[9]_i_11_n_0 ),
        .I5(filtered_im_0_o_mem[5]),
        .O(\rdata[7]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[8]_i_2 
       (.I0(\rdata[8]_i_4_n_0 ),
        .I1(\rdata[8]_i_5_n_0 ),
        .I2(\rdata[31]_i_9_n_0 ),
        .I3(\rdata[31]_i_10_n_0 ),
        .I4(\rdata[8]_i_6_n_0 ),
        .O(\rdata[8]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[8]_i_3 
       (.I0(\rdata[8]_i_7_n_0 ),
        .I1(\rdata[31]_i_9_n_0 ),
        .I2(\rdata[8]_i_8_n_0 ),
        .I3(\rdata[31]_i_10_n_0 ),
        .I4(\rdata[8]_i_9_n_0 ),
        .O(\rdata[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[8]_i_4 
       (.I0(raw_data_im_1_o_mem[38]),
        .I1(raw_data_im_1_o_mem[6]),
        .I2(\rdata[9]_i_10_n_0 ),
        .I3(std_R_o_mem[38]),
        .I4(\rdata[9]_i_11_n_0 ),
        .I5(std_R_o_mem[6]),
        .O(\rdata[8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[8]_i_5 
       (.I0(raw_data_real_1_o_mem[38]),
        .I1(raw_data_real_1_o_mem[6]),
        .I2(\rdata[9]_i_10_n_0 ),
        .I3(mad_R_o_mem[38]),
        .I4(\rdata[9]_i_11_n_0 ),
        .I5(mad_R_o_mem[6]),
        .O(\rdata[8]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[8]_i_6 
       (.I0(raw_data_real_o_mem[38]),
        .I1(raw_data_real_o_mem[6]),
        .I2(\rdata[9]_i_10_n_0 ),
        .I3(raw_data_im_o_mem[38]),
        .I4(\rdata[9]_i_11_n_0 ),
        .I5(raw_data_im_o_mem[6]),
        .O(\rdata[8]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[8]_i_7 
       (.I0(filtered_real_1_o_mem[38]),
        .I1(filtered_real_1_o_mem[6]),
        .I2(\rdata[9]_i_10_n_0 ),
        .I3(filtered_im_1_o_mem[38]),
        .I4(\rdata[9]_i_11_n_0 ),
        .I5(filtered_im_1_o_mem[6]),
        .O(\rdata[8]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[8]_i_8 
       (.I0(filtered_real_0_o_mem[38]),
        .I1(filtered_real_0_o_mem[6]),
        .I2(\rdata[9]_i_10_n_0 ),
        .I3(filtered_im_0_o_mem[38]),
        .I4(\rdata[9]_i_11_n_0 ),
        .I5(filtered_im_0_o_mem[6]),
        .O(\rdata[8]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[8]_i_9 
       (.I0(std_I_o_mem[38]),
        .I1(std_I_o_mem[6]),
        .I2(\rdata[9]_i_10_n_0 ),
        .I3(mad_I_o_mem[38]),
        .I4(\rdata[9]_i_11_n_0 ),
        .I5(mad_I_o_mem[6]),
        .O(\rdata[8]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \rdata[9]_i_10 
       (.I0(\rdata[31]_i_19_n_0 ),
        .I1(s_axi_control_ARADDR[0]),
        .I2(s_axi_control_ARADDR[1]),
        .O(\rdata[9]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \rdata[9]_i_11 
       (.I0(\rdata[31]_i_20_n_0 ),
        .I1(s_axi_control_ARADDR[0]),
        .I2(s_axi_control_ARADDR[1]),
        .O(\rdata[9]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[9]_i_2 
       (.I0(\rdata[9]_i_4_n_0 ),
        .I1(\rdata[9]_i_5_n_0 ),
        .I2(\rdata[31]_i_9_n_0 ),
        .I3(\rdata[31]_i_10_n_0 ),
        .I4(\rdata[9]_i_6_n_0 ),
        .O(\rdata[9]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[9]_i_3 
       (.I0(\rdata[9]_i_7_n_0 ),
        .I1(\rdata[31]_i_9_n_0 ),
        .I2(\rdata[9]_i_8_n_0 ),
        .I3(\rdata[31]_i_10_n_0 ),
        .I4(\rdata[9]_i_9_n_0 ),
        .O(\rdata[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[9]_i_4 
       (.I0(raw_data_im_1_o_mem[39]),
        .I1(raw_data_im_1_o_mem[7]),
        .I2(\rdata[9]_i_10_n_0 ),
        .I3(std_R_o_mem[39]),
        .I4(\rdata[9]_i_11_n_0 ),
        .I5(std_R_o_mem[7]),
        .O(\rdata[9]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[9]_i_5 
       (.I0(raw_data_real_1_o_mem[39]),
        .I1(raw_data_real_1_o_mem[7]),
        .I2(\rdata[9]_i_10_n_0 ),
        .I3(mad_R_o_mem[39]),
        .I4(\rdata[9]_i_11_n_0 ),
        .I5(mad_R_o_mem[7]),
        .O(\rdata[9]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[9]_i_6 
       (.I0(raw_data_real_o_mem[39]),
        .I1(raw_data_real_o_mem[7]),
        .I2(\rdata[9]_i_10_n_0 ),
        .I3(raw_data_im_o_mem[39]),
        .I4(\rdata[9]_i_11_n_0 ),
        .I5(raw_data_im_o_mem[7]),
        .O(\rdata[9]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[9]_i_7 
       (.I0(filtered_real_1_o_mem[39]),
        .I1(filtered_real_1_o_mem[7]),
        .I2(\rdata[9]_i_10_n_0 ),
        .I3(filtered_im_1_o_mem[39]),
        .I4(\rdata[9]_i_11_n_0 ),
        .I5(filtered_im_1_o_mem[7]),
        .O(\rdata[9]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[9]_i_8 
       (.I0(filtered_real_0_o_mem[39]),
        .I1(filtered_real_0_o_mem[7]),
        .I2(\rdata[9]_i_10_n_0 ),
        .I3(filtered_im_0_o_mem[39]),
        .I4(\rdata[9]_i_11_n_0 ),
        .I5(filtered_im_0_o_mem[7]),
        .O(\rdata[9]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[9]_i_9 
       (.I0(std_I_o_mem[39]),
        .I1(std_I_o_mem[7]),
        .I2(\rdata[9]_i_10_n_0 ),
        .I3(mad_I_o_mem[39]),
        .I4(\rdata[9]_i_11_n_0 ),
        .I5(mad_I_o_mem[7]),
        .O(\rdata[9]_i_9_n_0 ));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[0]),
        .Q(s_axi_control_RDATA[0]),
        .R(1'b0));
  MUXF7 \rdata_reg[0]_i_1 
       (.I0(\rdata[0]_i_2_n_0 ),
        .I1(\rdata[0]_i_3_n_0 ),
        .O(rdata[0]),
        .S(\rdata[31]_i_3_n_0 ));
  FDRE \rdata_reg[10] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[10]),
        .Q(s_axi_control_RDATA[10]),
        .R(1'b0));
  MUXF7 \rdata_reg[10]_i_1 
       (.I0(\rdata[10]_i_2_n_0 ),
        .I1(\rdata[10]_i_3_n_0 ),
        .O(rdata[10]),
        .S(\rdata[31]_i_3_n_0 ));
  FDRE \rdata_reg[11] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[11]),
        .Q(s_axi_control_RDATA[11]),
        .R(1'b0));
  MUXF7 \rdata_reg[11]_i_1 
       (.I0(\rdata[11]_i_2_n_0 ),
        .I1(\rdata[11]_i_3_n_0 ),
        .O(rdata[11]),
        .S(\rdata[31]_i_3_n_0 ));
  FDRE \rdata_reg[12] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[12]),
        .Q(s_axi_control_RDATA[12]),
        .R(1'b0));
  MUXF7 \rdata_reg[12]_i_1 
       (.I0(\rdata[12]_i_2_n_0 ),
        .I1(\rdata[12]_i_3_n_0 ),
        .O(rdata[12]),
        .S(\rdata[31]_i_3_n_0 ));
  FDRE \rdata_reg[13] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[13]),
        .Q(s_axi_control_RDATA[13]),
        .R(1'b0));
  MUXF7 \rdata_reg[13]_i_1 
       (.I0(\rdata[13]_i_2_n_0 ),
        .I1(\rdata[13]_i_3_n_0 ),
        .O(rdata[13]),
        .S(\rdata[31]_i_3_n_0 ));
  FDRE \rdata_reg[14] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[14]),
        .Q(s_axi_control_RDATA[14]),
        .R(1'b0));
  MUXF7 \rdata_reg[14]_i_1 
       (.I0(\rdata[14]_i_2_n_0 ),
        .I1(\rdata[14]_i_3_n_0 ),
        .O(rdata[14]),
        .S(\rdata[31]_i_3_n_0 ));
  FDRE \rdata_reg[15] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[15]),
        .Q(s_axi_control_RDATA[15]),
        .R(1'b0));
  MUXF7 \rdata_reg[15]_i_1 
       (.I0(\rdata[15]_i_2_n_0 ),
        .I1(\rdata[15]_i_3_n_0 ),
        .O(rdata[15]),
        .S(\rdata[31]_i_3_n_0 ));
  FDRE \rdata_reg[16] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[16]),
        .Q(s_axi_control_RDATA[16]),
        .R(1'b0));
  MUXF7 \rdata_reg[16]_i_1 
       (.I0(\rdata[16]_i_2_n_0 ),
        .I1(\rdata[16]_i_3_n_0 ),
        .O(rdata[16]),
        .S(\rdata[31]_i_3_n_0 ));
  FDRE \rdata_reg[17] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[17]),
        .Q(s_axi_control_RDATA[17]),
        .R(1'b0));
  MUXF7 \rdata_reg[17]_i_1 
       (.I0(\rdata[17]_i_2_n_0 ),
        .I1(\rdata[17]_i_3_n_0 ),
        .O(rdata[17]),
        .S(\rdata[31]_i_3_n_0 ));
  FDRE \rdata_reg[18] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[18]),
        .Q(s_axi_control_RDATA[18]),
        .R(1'b0));
  MUXF7 \rdata_reg[18]_i_1 
       (.I0(\rdata[18]_i_2_n_0 ),
        .I1(\rdata[18]_i_3_n_0 ),
        .O(rdata[18]),
        .S(\rdata[31]_i_3_n_0 ));
  FDRE \rdata_reg[19] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[19]),
        .Q(s_axi_control_RDATA[19]),
        .R(1'b0));
  MUXF7 \rdata_reg[19]_i_1 
       (.I0(\rdata[19]_i_2_n_0 ),
        .I1(\rdata[19]_i_3_n_0 ),
        .O(rdata[19]),
        .S(\rdata[31]_i_3_n_0 ));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[1]),
        .Q(s_axi_control_RDATA[1]),
        .R(1'b0));
  MUXF7 \rdata_reg[1]_i_1 
       (.I0(\rdata[1]_i_2_n_0 ),
        .I1(\rdata[1]_i_3_n_0 ),
        .O(rdata[1]),
        .S(\rdata[31]_i_3_n_0 ));
  FDRE \rdata_reg[20] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[20]),
        .Q(s_axi_control_RDATA[20]),
        .R(1'b0));
  MUXF7 \rdata_reg[20]_i_1 
       (.I0(\rdata[20]_i_2_n_0 ),
        .I1(\rdata[20]_i_3_n_0 ),
        .O(rdata[20]),
        .S(\rdata[31]_i_3_n_0 ));
  FDRE \rdata_reg[21] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[21]),
        .Q(s_axi_control_RDATA[21]),
        .R(1'b0));
  MUXF7 \rdata_reg[21]_i_1 
       (.I0(\rdata[21]_i_2_n_0 ),
        .I1(\rdata[21]_i_3_n_0 ),
        .O(rdata[21]),
        .S(\rdata[31]_i_3_n_0 ));
  FDRE \rdata_reg[22] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[22]),
        .Q(s_axi_control_RDATA[22]),
        .R(1'b0));
  MUXF7 \rdata_reg[22]_i_1 
       (.I0(\rdata[22]_i_2_n_0 ),
        .I1(\rdata[22]_i_3_n_0 ),
        .O(rdata[22]),
        .S(\rdata[31]_i_3_n_0 ));
  FDRE \rdata_reg[23] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[23]),
        .Q(s_axi_control_RDATA[23]),
        .R(1'b0));
  MUXF7 \rdata_reg[23]_i_1 
       (.I0(\rdata[23]_i_2_n_0 ),
        .I1(\rdata[23]_i_3_n_0 ),
        .O(rdata[23]),
        .S(\rdata[31]_i_3_n_0 ));
  FDRE \rdata_reg[24] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[24]),
        .Q(s_axi_control_RDATA[24]),
        .R(1'b0));
  MUXF7 \rdata_reg[24]_i_1 
       (.I0(\rdata[24]_i_2_n_0 ),
        .I1(\rdata[24]_i_3_n_0 ),
        .O(rdata[24]),
        .S(\rdata[31]_i_3_n_0 ));
  FDRE \rdata_reg[25] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[25]),
        .Q(s_axi_control_RDATA[25]),
        .R(1'b0));
  MUXF7 \rdata_reg[25]_i_1 
       (.I0(\rdata[25]_i_2_n_0 ),
        .I1(\rdata[25]_i_3_n_0 ),
        .O(rdata[25]),
        .S(\rdata[31]_i_3_n_0 ));
  FDRE \rdata_reg[26] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[26]),
        .Q(s_axi_control_RDATA[26]),
        .R(1'b0));
  MUXF7 \rdata_reg[26]_i_1 
       (.I0(\rdata[26]_i_2_n_0 ),
        .I1(\rdata[26]_i_3_n_0 ),
        .O(rdata[26]),
        .S(\rdata[31]_i_3_n_0 ));
  FDRE \rdata_reg[27] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[27]),
        .Q(s_axi_control_RDATA[27]),
        .R(1'b0));
  MUXF7 \rdata_reg[27]_i_1 
       (.I0(\rdata[27]_i_2_n_0 ),
        .I1(\rdata[27]_i_3_n_0 ),
        .O(rdata[27]),
        .S(\rdata[31]_i_3_n_0 ));
  FDRE \rdata_reg[28] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[28]),
        .Q(s_axi_control_RDATA[28]),
        .R(1'b0));
  MUXF7 \rdata_reg[28]_i_1 
       (.I0(\rdata[28]_i_2_n_0 ),
        .I1(\rdata[28]_i_3_n_0 ),
        .O(rdata[28]),
        .S(\rdata[31]_i_3_n_0 ));
  FDRE \rdata_reg[29] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[29]),
        .Q(s_axi_control_RDATA[29]),
        .R(1'b0));
  MUXF7 \rdata_reg[29]_i_1 
       (.I0(\rdata[29]_i_2_n_0 ),
        .I1(\rdata[29]_i_3_n_0 ),
        .O(rdata[29]),
        .S(\rdata[31]_i_3_n_0 ));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[2]),
        .Q(s_axi_control_RDATA[2]),
        .R(1'b0));
  MUXF7 \rdata_reg[2]_i_1 
       (.I0(\rdata[2]_i_2_n_0 ),
        .I1(\rdata[2]_i_3_n_0 ),
        .O(rdata[2]),
        .S(\rdata[31]_i_3_n_0 ));
  FDRE \rdata_reg[30] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[30]),
        .Q(s_axi_control_RDATA[30]),
        .R(1'b0));
  MUXF7 \rdata_reg[30]_i_1 
       (.I0(\rdata[30]_i_2_n_0 ),
        .I1(\rdata[30]_i_3_n_0 ),
        .O(rdata[30]),
        .S(\rdata[31]_i_3_n_0 ));
  FDRE \rdata_reg[31] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[31]),
        .Q(s_axi_control_RDATA[31]),
        .R(1'b0));
  MUXF7 \rdata_reg[31]_i_2 
       (.I0(\rdata[31]_i_4_n_0 ),
        .I1(\rdata[31]_i_5_n_0 ),
        .O(rdata[31]),
        .S(\rdata[31]_i_3_n_0 ));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[3]),
        .Q(s_axi_control_RDATA[3]),
        .R(1'b0));
  MUXF7 \rdata_reg[3]_i_1 
       (.I0(\rdata[3]_i_2_n_0 ),
        .I1(\rdata[3]_i_3_n_0 ),
        .O(rdata[3]),
        .S(\rdata[31]_i_3_n_0 ));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[4]),
        .Q(s_axi_control_RDATA[4]),
        .R(1'b0));
  MUXF7 \rdata_reg[4]_i_1 
       (.I0(\rdata[4]_i_2_n_0 ),
        .I1(\rdata[4]_i_3_n_0 ),
        .O(rdata[4]),
        .S(\rdata[31]_i_3_n_0 ));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[5]),
        .Q(s_axi_control_RDATA[5]),
        .R(1'b0));
  MUXF7 \rdata_reg[5]_i_1 
       (.I0(\rdata[5]_i_2_n_0 ),
        .I1(\rdata[5]_i_3_n_0 ),
        .O(rdata[5]),
        .S(\rdata[31]_i_3_n_0 ));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[6]),
        .Q(s_axi_control_RDATA[6]),
        .R(1'b0));
  MUXF7 \rdata_reg[6]_i_1 
       (.I0(\rdata[6]_i_2_n_0 ),
        .I1(\rdata[6]_i_3_n_0 ),
        .O(rdata[6]),
        .S(\rdata[31]_i_3_n_0 ));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[7]),
        .Q(s_axi_control_RDATA[7]),
        .R(1'b0));
  MUXF7 \rdata_reg[7]_i_1 
       (.I0(\rdata[7]_i_2_n_0 ),
        .I1(\rdata[7]_i_3_n_0 ),
        .O(rdata[7]),
        .S(\rdata[31]_i_3_n_0 ));
  FDRE \rdata_reg[8] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[8]),
        .Q(s_axi_control_RDATA[8]),
        .R(1'b0));
  MUXF7 \rdata_reg[8]_i_1 
       (.I0(\rdata[8]_i_2_n_0 ),
        .I1(\rdata[8]_i_3_n_0 ),
        .O(rdata[8]),
        .S(\rdata[31]_i_3_n_0 ));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[9]),
        .Q(s_axi_control_RDATA[9]),
        .R(1'b0));
  MUXF7 \rdata_reg[9]_i_1 
       (.I0(\rdata[9]_i_2_n_0 ),
        .I1(\rdata[9]_i_3_n_0 ),
        .O(rdata[9]),
        .S(\rdata[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[7]_i_1 
       (.I0(s_axi_control_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .O(waddr));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[0]),
        .Q(\waddr_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[1]),
        .Q(\waddr_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[2]),
        .Q(\waddr_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[3]),
        .Q(\waddr_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[4]),
        .Q(\waddr_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \waddr_reg[5] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[5]),
        .Q(\waddr_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \waddr_reg[6] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[6]),
        .Q(\waddr_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \waddr_reg[7] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[7]),
        .Q(\waddr_reg_n_0_[7] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "mem_write_top_rfi_C_gmem_m_axi" *) 
module design_1_mem_write_top_rfi_C_0_0_mem_write_top_rfi_C_gmem_m_axi
   (\ap_CS_fsm_reg[12] ,
    ap_enable_reg_pp0_iter0_reg,
    ap_enable_reg_pp0_iter0_reg_0,
    \icmp_ln59_2_reg_2152_reg[0] ,
    D,
    E,
    ap_condition_1110,
    mad_R_o_stream_TREADY_int_regslice,
    empty_n_reg,
    filtered_real_0_o_stream_TREADY_int_regslice,
    filtered_real_1_o_stream_TREADY_int_regslice,
    filtered_im_1_o_stream_TREADY_int_regslice,
    \and_ln58_10_reg_2324_reg[0] ,
    \and_ln58_11_reg_2340_reg[0] ,
    ap_enable_reg_pp0_iter10,
    \ap_CS_fsm_reg[11] ,
    ap_condition_1151,
    ap_condition_1146,
    \current_rate_5_reg[31] ,
    \current_rate_7_reg[31] ,
    filtered_im_0_o_stream_TREADY_int_regslice,
    \ap_CS_fsm_reg[10] ,
    \icmp_ln59_5_reg_2218_reg[0] ,
    \current_rate_3_reg[31] ,
    ap_condition_1116,
    raw_data_real_1_o_stream_TREADY_int_regslice,
    \ap_CS_fsm_reg[10]_0 ,
    p_179_in,
    \current_rate_2_reg[31] ,
    ap_condition_1104,
    raw_data_real_o_stream_TREADY_int_regslice,
    \current_rate_reg[31] ,
    ap_condition_1140,
    std_I_o_stream_TREADY_int_regslice,
    ap_condition_1122,
    \current_rate_1_reg[31] ,
    std_R_o_stream_TREADY_int_regslice,
    \current_rate_11_reg[31] ,
    ap_condition_1128,
    raw_data_im_1_o_stream_TREADY_int_regslice,
    \current_factor_10_reg[31] ,
    ap_condition_1085,
    ap_condition_1092,
    \current_rate_9_reg[31] ,
    \current_rate_8_reg[31] ,
    ap_condition_1134,
    mad_I_o_stream_TREADY_int_regslice,
    \current_rate_6_reg[31] ,
    ap_condition_1098,
    raw_data_im_o_stream_TREADY_int_regslice,
    \and_ln58_9_reg_2302_reg[0] ,
    \icmp_ln59_9_reg_2306_reg[0] ,
    \and_ln58_reg_2104_reg[0] ,
    \icmp_ln59_reg_2108_reg[0] ,
    \icmp_ln59_11_reg_2344_reg[0] ,
    \icmp_ln59_1_reg_2130_reg[0] ,
    \and_ln58_1_reg_2126_reg[0] ,
    \and_ln58_2_reg_2148_reg[0] ,
    \icmp_ln59_2_reg_2152_reg[0]_0 ,
    \and_ln58_3_reg_2170_reg[0] ,
    \icmp_ln59_3_reg_2174_reg[0] ,
    \and_ln58_4_reg_2192_reg[0] ,
    \icmp_ln59_4_reg_2196_reg[0] ,
    \and_ln58_5_reg_2214_reg[0] ,
    \icmp_ln59_5_reg_2218_reg[0]_0 ,
    \icmp_ln59_6_reg_2240_reg[0] ,
    \and_ln58_6_reg_2236_reg[0] ,
    \and_ln58_7_reg_2258_reg[0] ,
    \icmp_ln59_7_reg_2262_reg[0] ,
    \and_ln58_8_reg_2280_reg[0] ,
    \icmp_ln59_8_reg_2284_reg[0] ,
    ap_enable_reg_pp0_iter0_reg_1,
    ap_enable_reg_pp0_iter0_reg_2,
    ap_enable_reg_pp0_iter0_reg_3,
    ap_enable_reg_pp0_iter0_reg_4,
    ap_enable_reg_pp0_iter0_reg_5,
    ap_enable_reg_pp0_iter0_reg_6,
    ap_enable_reg_pp0_iter0_reg_7,
    ap_enable_reg_pp0_iter0_reg_8,
    ap_enable_reg_pp0_iter0_reg_9,
    ap_enable_reg_pp0_iter0_reg_10,
    \icmp_ln59_10_reg_2328_reg[0] ,
    \and_ln58_11_reg_2340_reg[0]_0 ,
    \and_ln58_10_reg_2324_reg[0]_0 ,
    ap_enable_reg_pp0_iter0_reg_11,
    ap_enable_reg_pp0_iter0_reg_12,
    m_axi_gmem_AWADDR,
    AWLEN,
    m_axi_gmem_WLAST,
    current_factor_40,
    current_rate_4,
    current_factor_70,
    current_rate_7,
    current_factor_50,
    current_rate_5,
    current_factor_30,
    current_rate_3,
    current_factor_20,
    current_rate_2,
    current_factor0,
    current_rate,
    current_factor_10,
    current_rate_1,
    current_factor_110,
    current_rate_11,
    current_factor_100,
    current_rate_10,
    current_factor_90,
    current_rate_9,
    current_factor_80,
    current_rate_8,
    current_factor_60,
    current_rate_6,
    m_axi_gmem_WDATA,
    m_axi_gmem_WSTRB,
    full_n_reg,
    m_axi_gmem_AWVALID,
    m_axi_gmem_WVALID,
    full_n_reg_0,
    \q_tmp_reg[0] ,
    \q_tmp_reg[0]_0 ,
    \q_tmp_reg[1] ,
    \q_tmp_reg[1]_0 ,
    \q_tmp_reg[2] ,
    \q_tmp_reg[2]_0 ,
    \q_tmp_reg[3] ,
    \q_tmp_reg[3]_0 ,
    \q_tmp_reg[4] ,
    \q_tmp_reg[4]_0 ,
    \q_tmp_reg[5] ,
    \q_tmp_reg[5]_0 ,
    \q_tmp_reg[6] ,
    \q_tmp_reg[6]_0 ,
    \q_tmp_reg[7] ,
    \q_tmp_reg[7]_0 ,
    \q_tmp_reg[8] ,
    \q_tmp_reg[8]_0 ,
    \q_tmp_reg[9] ,
    \q_tmp_reg[9]_0 ,
    \q_tmp_reg[10] ,
    \q_tmp_reg[10]_0 ,
    \q_tmp_reg[11] ,
    \q_tmp_reg[11]_0 ,
    \q_tmp_reg[12] ,
    \q_tmp_reg[12]_0 ,
    \q_tmp_reg[13] ,
    \q_tmp_reg[13]_0 ,
    \q_tmp_reg[14] ,
    \q_tmp_reg[14]_0 ,
    \q_tmp_reg[15] ,
    \q_tmp_reg[15]_0 ,
    \q_tmp_reg[16] ,
    \q_tmp_reg[16]_0 ,
    \q_tmp_reg[17] ,
    \q_tmp_reg[17]_0 ,
    \q_tmp_reg[18] ,
    \q_tmp_reg[18]_0 ,
    \q_tmp_reg[19] ,
    \q_tmp_reg[19]_0 ,
    \q_tmp_reg[20] ,
    \q_tmp_reg[20]_0 ,
    \q_tmp_reg[21] ,
    \q_tmp_reg[21]_0 ,
    \q_tmp_reg[22] ,
    \q_tmp_reg[22]_0 ,
    \q_tmp_reg[23] ,
    \q_tmp_reg[23]_0 ,
    \q_tmp_reg[24] ,
    \q_tmp_reg[24]_0 ,
    \q_tmp_reg[25] ,
    \q_tmp_reg[25]_0 ,
    \q_tmp_reg[26] ,
    \q_tmp_reg[26]_0 ,
    \q_tmp_reg[27] ,
    \q_tmp_reg[27]_0 ,
    \q_tmp_reg[28] ,
    \q_tmp_reg[28]_0 ,
    \q_tmp_reg[29] ,
    \q_tmp_reg[29]_0 ,
    \q_tmp_reg[30] ,
    \q_tmp_reg[30]_0 ,
    \q_tmp_reg[31] ,
    \q_tmp_reg[31]_0 ,
    \q_tmp_reg[32] ,
    \q_tmp_reg[32]_0 ,
    \q_tmp_reg[33] ,
    \q_tmp_reg[33]_0 ,
    \q_tmp_reg[34] ,
    \q_tmp_reg[34]_0 ,
    \q_tmp_reg[35] ,
    \q_tmp_reg[35]_0 ,
    \q_tmp_reg[36] ,
    \q_tmp_reg[36]_0 ,
    \q_tmp_reg[37] ,
    \q_tmp_reg[37]_0 ,
    \q_tmp_reg[38] ,
    \q_tmp_reg[38]_0 ,
    \q_tmp_reg[39] ,
    \q_tmp_reg[39]_0 ,
    \q_tmp_reg[40] ,
    \q_tmp_reg[40]_0 ,
    \q_tmp_reg[41] ,
    \q_tmp_reg[41]_0 ,
    \q_tmp_reg[42] ,
    \q_tmp_reg[42]_0 ,
    \q_tmp_reg[43] ,
    \q_tmp_reg[43]_0 ,
    \q_tmp_reg[44] ,
    \q_tmp_reg[44]_0 ,
    \q_tmp_reg[45] ,
    \q_tmp_reg[45]_0 ,
    \q_tmp_reg[46] ,
    \q_tmp_reg[46]_0 ,
    \q_tmp_reg[47] ,
    \q_tmp_reg[47]_0 ,
    \q_tmp_reg[48] ,
    \q_tmp_reg[48]_0 ,
    \q_tmp_reg[49] ,
    \q_tmp_reg[49]_0 ,
    \q_tmp_reg[50] ,
    \q_tmp_reg[50]_0 ,
    \q_tmp_reg[51] ,
    \q_tmp_reg[51]_0 ,
    \q_tmp_reg[52] ,
    \q_tmp_reg[52]_0 ,
    \q_tmp_reg[53] ,
    \q_tmp_reg[53]_0 ,
    \q_tmp_reg[54] ,
    \q_tmp_reg[54]_0 ,
    \q_tmp_reg[55] ,
    \q_tmp_reg[55]_0 ,
    \q_tmp_reg[56] ,
    \q_tmp_reg[56]_0 ,
    \q_tmp_reg[57] ,
    \q_tmp_reg[57]_0 ,
    \q_tmp_reg[58] ,
    \q_tmp_reg[58]_0 ,
    \q_tmp_reg[59] ,
    \q_tmp_reg[59]_0 ,
    \q_tmp_reg[60] ,
    \q_tmp_reg[60]_0 ,
    \q_tmp_reg[61] ,
    \q_tmp_reg[61]_0 ,
    \q_tmp_reg[62] ,
    \q_tmp_reg[62]_0 ,
    \q_tmp_reg[63] ,
    \q_tmp_reg[63]_0 ,
    \q_tmp_reg[0]_1 ,
    std_R_o_stream_TDATA_int_regslice,
    raw_data_real_1_o_stream_TDATA_int_regslice,
    \q_tmp_reg[1]_1 ,
    \q_tmp_reg[2]_1 ,
    \q_tmp_reg[3]_1 ,
    \q_tmp_reg[4]_1 ,
    \q_tmp_reg[5]_1 ,
    \q_tmp_reg[6]_1 ,
    \q_tmp_reg[7]_1 ,
    \q_tmp_reg[8]_1 ,
    \q_tmp_reg[9]_1 ,
    \q_tmp_reg[10]_1 ,
    \q_tmp_reg[11]_1 ,
    \q_tmp_reg[12]_1 ,
    \q_tmp_reg[13]_1 ,
    \q_tmp_reg[14]_1 ,
    \q_tmp_reg[15]_1 ,
    \q_tmp_reg[16]_1 ,
    \q_tmp_reg[17]_1 ,
    \q_tmp_reg[18]_1 ,
    \q_tmp_reg[19]_1 ,
    \q_tmp_reg[20]_1 ,
    \q_tmp_reg[21]_1 ,
    \q_tmp_reg[22]_1 ,
    \q_tmp_reg[23]_1 ,
    \q_tmp_reg[24]_1 ,
    \q_tmp_reg[25]_1 ,
    \q_tmp_reg[26]_1 ,
    \q_tmp_reg[27]_1 ,
    \q_tmp_reg[28]_1 ,
    \q_tmp_reg[29]_1 ,
    \q_tmp_reg[30]_1 ,
    \q_tmp_reg[31]_1 ,
    \q_tmp_reg[32]_1 ,
    \q_tmp_reg[33]_1 ,
    \q_tmp_reg[34]_1 ,
    \q_tmp_reg[35]_1 ,
    \q_tmp_reg[36]_1 ,
    \q_tmp_reg[37]_1 ,
    \q_tmp_reg[38]_1 ,
    \q_tmp_reg[39]_1 ,
    \q_tmp_reg[40]_1 ,
    \q_tmp_reg[41]_1 ,
    \q_tmp_reg[42]_1 ,
    \q_tmp_reg[43]_1 ,
    \q_tmp_reg[44]_1 ,
    \q_tmp_reg[45]_1 ,
    \q_tmp_reg[46]_1 ,
    \q_tmp_reg[47]_1 ,
    \q_tmp_reg[48]_1 ,
    \q_tmp_reg[49]_1 ,
    \q_tmp_reg[50]_1 ,
    \q_tmp_reg[51]_1 ,
    \q_tmp_reg[52]_1 ,
    \q_tmp_reg[53]_1 ,
    \q_tmp_reg[54]_1 ,
    \q_tmp_reg[55]_1 ,
    \q_tmp_reg[56]_1 ,
    \q_tmp_reg[57]_1 ,
    \q_tmp_reg[58]_1 ,
    \q_tmp_reg[59]_1 ,
    \q_tmp_reg[60]_1 ,
    \q_tmp_reg[61]_1 ,
    \q_tmp_reg[62]_1 ,
    \q_tmp_reg[63]_1 ,
    \q_tmp_reg[0]_2 ,
    filtered_real_0_o_stream_TDATA_int_regslice,
    Q,
    \q_tmp_reg[63]_2 ,
    and_ln58_8_reg_2280,
    icmp_ln59_8_reg_2284,
    \ap_CS_fsm_reg[13] ,
    \data_p1_reg[60] ,
    \data_p1_reg[60]_0 ,
    \data_p1_reg[60]_1 ,
    ap_enable_reg_pp0_iter0,
    icmp_ln59_9_reg_2306,
    and_ln58_9_reg_2302,
    and_ln58_reg_2104,
    icmp_ln59_reg_2108,
    mem_reg_i_541,
    mem_reg_i_541_0,
    icmp_ln59_2_reg_2152,
    \ap_CS_fsm_reg[12]_0 ,
    and_ln58_2_reg_2148,
    mad_R_o_stream_TVALID_int_regslice,
    CO,
    \and_ln58_4_reg_2192_reg[0]_0 ,
    icmp_ln59_4_fu_1164_p2,
    \data_p1_reg[60]_2 ,
    \data_p2_reg[60] ,
    \data_p2_reg[60]_0 ,
    \data_p2_reg[60]_1 ,
    \data_p2_reg[60]_2 ,
    \data_p2_reg[60]_3 ,
    and_ln58_11_reg_2340,
    and_ln58_10_reg_2324,
    \tmp_11_reg_2367_reg[0] ,
    \tmp_11_reg_2367_reg[0]_0 ,
    ap_start,
    icmp_ln59_10_reg_2328,
    \icmp_ln59_11_reg_2344_reg[0]_0 ,
    \icmp_ln59_11_reg_2344_reg[0]_1 ,
    \icmp_ln59_10_reg_2328_reg[0]_0 ,
    \icmp_ln59_10_reg_2328_reg[0]_1 ,
    icmp_ln59_10_fu_1794_p2,
    icmp_ln59_11_fu_1889_p2,
    gmem_WDATA50_out,
    and_ln58_3_reg_2170,
    icmp_ln59_3_reg_2174,
    mem_reg_i_202,
    raw_data_real_1_o_stream_TVALID_int_regslice,
    \and_ln58_5_reg_2214_reg[0]_0 ,
    \and_ln58_5_reg_2214_reg[0]_1 ,
    icmp_ln59_5_fu_1269_p2,
    and_ln58_4_reg_2192,
    icmp_ln59_4_reg_2196,
    filtered_im_0_o_stream_TVALID_int_regslice,
    \data_p2_reg[60]_4 ,
    \data_p2_reg[60]_5 ,
    \data_p2_reg[60]_6 ,
    and_ln58_7_reg_2258,
    icmp_ln59_7_reg_2262,
    gmem_WDATA51_out,
    \and_ln58_3_reg_2170_reg[0]_0 ,
    \and_ln58_3_reg_2170_reg[0]_1 ,
    icmp_ln59_3_fu_1059_p2,
    icmp_ln59_1_reg_2130,
    and_ln58_1_reg_2126,
    p_169_in,
    \and_ln58_9_reg_2302_reg[0]_0 ,
    \and_ln58_9_reg_2302_reg[0]_1 ,
    icmp_ln59_9_fu_1689_p2,
    std_R_o_stream_TVALID_int_regslice,
    \icmp_ln59_6_reg_2240_reg[0]_0 ,
    \icmp_ln59_6_reg_2240_reg[0]_1 ,
    icmp_ln59_6_fu_1374_p2,
    icmp_ln59_11_reg_2344,
    icmp_ln59_5_reg_2218,
    and_ln58_5_reg_2214,
    \and_ln58_7_reg_2258_reg[0]_0 ,
    \and_ln58_7_reg_2258_reg[0]_1 ,
    icmp_ln59_7_fu_1479_p2,
    gmem_WDATA53_out,
    and_ln58_6_reg_2236,
    icmp_ln59_6_reg_2240,
    \and_ln58_reg_2104_reg[0]_0 ,
    \and_ln58_reg_2104_reg[0]_1 ,
    icmp_ln59_fu_744_p2,
    \icmp_ln59_1_reg_2130_reg[0]_0 ,
    \icmp_ln59_1_reg_2130_reg[0]_1 ,
    icmp_ln59_1_fu_849_p2,
    raw_data_real_o_stream_TVALID_int_regslice,
    std_I_o_stream_TVALID_int_regslice,
    gmem_WDATA52_out,
    \and_ln58_8_reg_2280_reg[0]_0 ,
    \and_ln58_8_reg_2280_reg[0]_1 ,
    icmp_ln59_8_fu_1584_p2,
    \and_ln58_2_reg_2148_reg[0]_0 ,
    \and_ln58_2_reg_2148_reg[0]_1 ,
    icmp_ln59_2_fu_954_p2,
    raw_data_im_o_stream_TVALID_int_regslice,
    mad_I_o_stream_TVALID_int_regslice,
    ap_rst_n,
    ap_phi_reg_pp0_iter0_retval_0_i137_reg_679,
    ap_phi_reg_pp0_iter0_retval_0_i53_reg_601,
    ap_phi_reg_pp0_iter0_retval_0_i109_reg_653,
    ap_phi_reg_pp0_iter0_retval_0_i39_reg_588,
    ap_phi_reg_pp0_iter0_retval_0_i95_reg_640,
    ap_phi_reg_pp0_iter0_retval_0_i67_reg_614,
    ap_phi_reg_pp0_iter0_retval_0_i81_reg_627,
    ap_phi_reg_pp0_iter0_retval_0_i123_reg_666,
    ap_phi_reg_pp0_iter0_retval_0_i25_reg_575,
    ap_phi_reg_pp0_iter0_shouldContinue_1_reg_562,
    ap_phi_reg_pp0_iter0_retval_0_i151_reg_692,
    ap_phi_reg_pp0_iter0_retval_0_i165_reg_705,
    \current_factor_4_reg[0] ,
    \current_factor_7_reg[0] ,
    \current_factor_5_reg[0] ,
    \current_factor_3_reg[0] ,
    \current_factor_2_reg[0] ,
    \current_factor_reg[0] ,
    \current_factor_1_reg[0] ,
    \current_factor_11_reg[0] ,
    \current_factor_10_reg[0] ,
    \current_factor_9_reg[0] ,
    \current_factor_8_reg[0] ,
    \current_factor_6_reg[0] ,
    ap_clk,
    SR,
    m_axi_gmem_RVALID,
    m_axi_gmem_AWREADY,
    m_axi_gmem_WREADY,
    m_axi_gmem_BVALID);
  output \ap_CS_fsm_reg[12] ;
  output ap_enable_reg_pp0_iter0_reg;
  output ap_enable_reg_pp0_iter0_reg_0;
  output \icmp_ln59_2_reg_2152_reg[0] ;
  output [12:0]D;
  output [0:0]E;
  output ap_condition_1110;
  output mad_R_o_stream_TREADY_int_regslice;
  output empty_n_reg;
  output filtered_real_0_o_stream_TREADY_int_regslice;
  output filtered_real_1_o_stream_TREADY_int_regslice;
  output filtered_im_1_o_stream_TREADY_int_regslice;
  output [0:0]\and_ln58_10_reg_2324_reg[0] ;
  output [0:0]\and_ln58_11_reg_2340_reg[0] ;
  output ap_enable_reg_pp0_iter10;
  output \ap_CS_fsm_reg[11] ;
  output ap_condition_1151;
  output ap_condition_1146;
  output [0:0]\current_rate_5_reg[31] ;
  output [0:0]\current_rate_7_reg[31] ;
  output filtered_im_0_o_stream_TREADY_int_regslice;
  output \ap_CS_fsm_reg[10] ;
  output \icmp_ln59_5_reg_2218_reg[0] ;
  output [0:0]\current_rate_3_reg[31] ;
  output ap_condition_1116;
  output raw_data_real_1_o_stream_TREADY_int_regslice;
  output \ap_CS_fsm_reg[10]_0 ;
  output p_179_in;
  output [0:0]\current_rate_2_reg[31] ;
  output ap_condition_1104;
  output raw_data_real_o_stream_TREADY_int_regslice;
  output [0:0]\current_rate_reg[31] ;
  output ap_condition_1140;
  output std_I_o_stream_TREADY_int_regslice;
  output ap_condition_1122;
  output [0:0]\current_rate_1_reg[31] ;
  output std_R_o_stream_TREADY_int_regslice;
  output [0:0]\current_rate_11_reg[31] ;
  output ap_condition_1128;
  output raw_data_im_1_o_stream_TREADY_int_regslice;
  output [0:0]\current_factor_10_reg[31] ;
  output ap_condition_1085;
  output ap_condition_1092;
  output [0:0]\current_rate_9_reg[31] ;
  output [0:0]\current_rate_8_reg[31] ;
  output ap_condition_1134;
  output mad_I_o_stream_TREADY_int_regslice;
  output [0:0]\current_rate_6_reg[31] ;
  output ap_condition_1098;
  output raw_data_im_o_stream_TREADY_int_regslice;
  output \and_ln58_9_reg_2302_reg[0] ;
  output \icmp_ln59_9_reg_2306_reg[0] ;
  output \and_ln58_reg_2104_reg[0] ;
  output \icmp_ln59_reg_2108_reg[0] ;
  output \icmp_ln59_11_reg_2344_reg[0] ;
  output \icmp_ln59_1_reg_2130_reg[0] ;
  output \and_ln58_1_reg_2126_reg[0] ;
  output \and_ln58_2_reg_2148_reg[0] ;
  output \icmp_ln59_2_reg_2152_reg[0]_0 ;
  output \and_ln58_3_reg_2170_reg[0] ;
  output \icmp_ln59_3_reg_2174_reg[0] ;
  output \and_ln58_4_reg_2192_reg[0] ;
  output \icmp_ln59_4_reg_2196_reg[0] ;
  output \and_ln58_5_reg_2214_reg[0] ;
  output \icmp_ln59_5_reg_2218_reg[0]_0 ;
  output \icmp_ln59_6_reg_2240_reg[0] ;
  output \and_ln58_6_reg_2236_reg[0] ;
  output \and_ln58_7_reg_2258_reg[0] ;
  output \icmp_ln59_7_reg_2262_reg[0] ;
  output \and_ln58_8_reg_2280_reg[0] ;
  output \icmp_ln59_8_reg_2284_reg[0] ;
  output ap_enable_reg_pp0_iter0_reg_1;
  output ap_enable_reg_pp0_iter0_reg_2;
  output ap_enable_reg_pp0_iter0_reg_3;
  output ap_enable_reg_pp0_iter0_reg_4;
  output ap_enable_reg_pp0_iter0_reg_5;
  output ap_enable_reg_pp0_iter0_reg_6;
  output ap_enable_reg_pp0_iter0_reg_7;
  output ap_enable_reg_pp0_iter0_reg_8;
  output ap_enable_reg_pp0_iter0_reg_9;
  output ap_enable_reg_pp0_iter0_reg_10;
  output \icmp_ln59_10_reg_2328_reg[0] ;
  output \and_ln58_11_reg_2340_reg[0]_0 ;
  output \and_ln58_10_reg_2324_reg[0]_0 ;
  output ap_enable_reg_pp0_iter0_reg_11;
  output ap_enable_reg_pp0_iter0_reg_12;
  output [60:0]m_axi_gmem_AWADDR;
  output [3:0]AWLEN;
  output m_axi_gmem_WLAST;
  output current_factor_40;
  output current_rate_4;
  output current_factor_70;
  output current_rate_7;
  output current_factor_50;
  output current_rate_5;
  output current_factor_30;
  output current_rate_3;
  output current_factor_20;
  output current_rate_2;
  output current_factor0;
  output current_rate;
  output current_factor_10;
  output current_rate_1;
  output current_factor_110;
  output current_rate_11;
  output current_factor_100;
  output current_rate_10;
  output current_factor_90;
  output current_rate_9;
  output current_factor_80;
  output current_rate_8;
  output current_factor_60;
  output current_rate_6;
  output [63:0]m_axi_gmem_WDATA;
  output [7:0]m_axi_gmem_WSTRB;
  output full_n_reg;
  output m_axi_gmem_AWVALID;
  output m_axi_gmem_WVALID;
  output full_n_reg_0;
  input \q_tmp_reg[0] ;
  input \q_tmp_reg[0]_0 ;
  input \q_tmp_reg[1] ;
  input \q_tmp_reg[1]_0 ;
  input \q_tmp_reg[2] ;
  input \q_tmp_reg[2]_0 ;
  input \q_tmp_reg[3] ;
  input \q_tmp_reg[3]_0 ;
  input \q_tmp_reg[4] ;
  input \q_tmp_reg[4]_0 ;
  input \q_tmp_reg[5] ;
  input \q_tmp_reg[5]_0 ;
  input \q_tmp_reg[6] ;
  input \q_tmp_reg[6]_0 ;
  input \q_tmp_reg[7] ;
  input \q_tmp_reg[7]_0 ;
  input \q_tmp_reg[8] ;
  input \q_tmp_reg[8]_0 ;
  input \q_tmp_reg[9] ;
  input \q_tmp_reg[9]_0 ;
  input \q_tmp_reg[10] ;
  input \q_tmp_reg[10]_0 ;
  input \q_tmp_reg[11] ;
  input \q_tmp_reg[11]_0 ;
  input \q_tmp_reg[12] ;
  input \q_tmp_reg[12]_0 ;
  input \q_tmp_reg[13] ;
  input \q_tmp_reg[13]_0 ;
  input \q_tmp_reg[14] ;
  input \q_tmp_reg[14]_0 ;
  input \q_tmp_reg[15] ;
  input \q_tmp_reg[15]_0 ;
  input \q_tmp_reg[16] ;
  input \q_tmp_reg[16]_0 ;
  input \q_tmp_reg[17] ;
  input \q_tmp_reg[17]_0 ;
  input \q_tmp_reg[18] ;
  input \q_tmp_reg[18]_0 ;
  input \q_tmp_reg[19] ;
  input \q_tmp_reg[19]_0 ;
  input \q_tmp_reg[20] ;
  input \q_tmp_reg[20]_0 ;
  input \q_tmp_reg[21] ;
  input \q_tmp_reg[21]_0 ;
  input \q_tmp_reg[22] ;
  input \q_tmp_reg[22]_0 ;
  input \q_tmp_reg[23] ;
  input \q_tmp_reg[23]_0 ;
  input \q_tmp_reg[24] ;
  input \q_tmp_reg[24]_0 ;
  input \q_tmp_reg[25] ;
  input \q_tmp_reg[25]_0 ;
  input \q_tmp_reg[26] ;
  input \q_tmp_reg[26]_0 ;
  input \q_tmp_reg[27] ;
  input \q_tmp_reg[27]_0 ;
  input \q_tmp_reg[28] ;
  input \q_tmp_reg[28]_0 ;
  input \q_tmp_reg[29] ;
  input \q_tmp_reg[29]_0 ;
  input \q_tmp_reg[30] ;
  input \q_tmp_reg[30]_0 ;
  input \q_tmp_reg[31] ;
  input \q_tmp_reg[31]_0 ;
  input \q_tmp_reg[32] ;
  input \q_tmp_reg[32]_0 ;
  input \q_tmp_reg[33] ;
  input \q_tmp_reg[33]_0 ;
  input \q_tmp_reg[34] ;
  input \q_tmp_reg[34]_0 ;
  input \q_tmp_reg[35] ;
  input \q_tmp_reg[35]_0 ;
  input \q_tmp_reg[36] ;
  input \q_tmp_reg[36]_0 ;
  input \q_tmp_reg[37] ;
  input \q_tmp_reg[37]_0 ;
  input \q_tmp_reg[38] ;
  input \q_tmp_reg[38]_0 ;
  input \q_tmp_reg[39] ;
  input \q_tmp_reg[39]_0 ;
  input \q_tmp_reg[40] ;
  input \q_tmp_reg[40]_0 ;
  input \q_tmp_reg[41] ;
  input \q_tmp_reg[41]_0 ;
  input \q_tmp_reg[42] ;
  input \q_tmp_reg[42]_0 ;
  input \q_tmp_reg[43] ;
  input \q_tmp_reg[43]_0 ;
  input \q_tmp_reg[44] ;
  input \q_tmp_reg[44]_0 ;
  input \q_tmp_reg[45] ;
  input \q_tmp_reg[45]_0 ;
  input \q_tmp_reg[46] ;
  input \q_tmp_reg[46]_0 ;
  input \q_tmp_reg[47] ;
  input \q_tmp_reg[47]_0 ;
  input \q_tmp_reg[48] ;
  input \q_tmp_reg[48]_0 ;
  input \q_tmp_reg[49] ;
  input \q_tmp_reg[49]_0 ;
  input \q_tmp_reg[50] ;
  input \q_tmp_reg[50]_0 ;
  input \q_tmp_reg[51] ;
  input \q_tmp_reg[51]_0 ;
  input \q_tmp_reg[52] ;
  input \q_tmp_reg[52]_0 ;
  input \q_tmp_reg[53] ;
  input \q_tmp_reg[53]_0 ;
  input \q_tmp_reg[54] ;
  input \q_tmp_reg[54]_0 ;
  input \q_tmp_reg[55] ;
  input \q_tmp_reg[55]_0 ;
  input \q_tmp_reg[56] ;
  input \q_tmp_reg[56]_0 ;
  input \q_tmp_reg[57] ;
  input \q_tmp_reg[57]_0 ;
  input \q_tmp_reg[58] ;
  input \q_tmp_reg[58]_0 ;
  input \q_tmp_reg[59] ;
  input \q_tmp_reg[59]_0 ;
  input \q_tmp_reg[60] ;
  input \q_tmp_reg[60]_0 ;
  input \q_tmp_reg[61] ;
  input \q_tmp_reg[61]_0 ;
  input \q_tmp_reg[62] ;
  input \q_tmp_reg[62]_0 ;
  input \q_tmp_reg[63] ;
  input \q_tmp_reg[63]_0 ;
  input \q_tmp_reg[0]_1 ;
  input [63:0]std_R_o_stream_TDATA_int_regslice;
  input [63:0]raw_data_real_1_o_stream_TDATA_int_regslice;
  input \q_tmp_reg[1]_1 ;
  input \q_tmp_reg[2]_1 ;
  input \q_tmp_reg[3]_1 ;
  input \q_tmp_reg[4]_1 ;
  input \q_tmp_reg[5]_1 ;
  input \q_tmp_reg[6]_1 ;
  input \q_tmp_reg[7]_1 ;
  input \q_tmp_reg[8]_1 ;
  input \q_tmp_reg[9]_1 ;
  input \q_tmp_reg[10]_1 ;
  input \q_tmp_reg[11]_1 ;
  input \q_tmp_reg[12]_1 ;
  input \q_tmp_reg[13]_1 ;
  input \q_tmp_reg[14]_1 ;
  input \q_tmp_reg[15]_1 ;
  input \q_tmp_reg[16]_1 ;
  input \q_tmp_reg[17]_1 ;
  input \q_tmp_reg[18]_1 ;
  input \q_tmp_reg[19]_1 ;
  input \q_tmp_reg[20]_1 ;
  input \q_tmp_reg[21]_1 ;
  input \q_tmp_reg[22]_1 ;
  input \q_tmp_reg[23]_1 ;
  input \q_tmp_reg[24]_1 ;
  input \q_tmp_reg[25]_1 ;
  input \q_tmp_reg[26]_1 ;
  input \q_tmp_reg[27]_1 ;
  input \q_tmp_reg[28]_1 ;
  input \q_tmp_reg[29]_1 ;
  input \q_tmp_reg[30]_1 ;
  input \q_tmp_reg[31]_1 ;
  input \q_tmp_reg[32]_1 ;
  input \q_tmp_reg[33]_1 ;
  input \q_tmp_reg[34]_1 ;
  input \q_tmp_reg[35]_1 ;
  input \q_tmp_reg[36]_1 ;
  input \q_tmp_reg[37]_1 ;
  input \q_tmp_reg[38]_1 ;
  input \q_tmp_reg[39]_1 ;
  input \q_tmp_reg[40]_1 ;
  input \q_tmp_reg[41]_1 ;
  input \q_tmp_reg[42]_1 ;
  input \q_tmp_reg[43]_1 ;
  input \q_tmp_reg[44]_1 ;
  input \q_tmp_reg[45]_1 ;
  input \q_tmp_reg[46]_1 ;
  input \q_tmp_reg[47]_1 ;
  input \q_tmp_reg[48]_1 ;
  input \q_tmp_reg[49]_1 ;
  input \q_tmp_reg[50]_1 ;
  input \q_tmp_reg[51]_1 ;
  input \q_tmp_reg[52]_1 ;
  input \q_tmp_reg[53]_1 ;
  input \q_tmp_reg[54]_1 ;
  input \q_tmp_reg[55]_1 ;
  input \q_tmp_reg[56]_1 ;
  input \q_tmp_reg[57]_1 ;
  input \q_tmp_reg[58]_1 ;
  input \q_tmp_reg[59]_1 ;
  input \q_tmp_reg[60]_1 ;
  input \q_tmp_reg[61]_1 ;
  input \q_tmp_reg[62]_1 ;
  input \q_tmp_reg[63]_1 ;
  input \q_tmp_reg[0]_2 ;
  input [63:0]filtered_real_0_o_stream_TDATA_int_regslice;
  input [63:0]Q;
  input [63:0]\q_tmp_reg[63]_2 ;
  input and_ln58_8_reg_2280;
  input icmp_ln59_8_reg_2284;
  input \ap_CS_fsm_reg[13] ;
  input [60:0]\data_p1_reg[60] ;
  input [60:0]\data_p1_reg[60]_0 ;
  input [60:0]\data_p1_reg[60]_1 ;
  input ap_enable_reg_pp0_iter0;
  input icmp_ln59_9_reg_2306;
  input and_ln58_9_reg_2302;
  input and_ln58_reg_2104;
  input icmp_ln59_reg_2108;
  input mem_reg_i_541;
  input mem_reg_i_541_0;
  input icmp_ln59_2_reg_2152;
  input [12:0]\ap_CS_fsm_reg[12]_0 ;
  input and_ln58_2_reg_2148;
  input mad_R_o_stream_TVALID_int_regslice;
  input [0:0]CO;
  input [0:0]\and_ln58_4_reg_2192_reg[0]_0 ;
  input icmp_ln59_4_fu_1164_p2;
  input [60:0]\data_p1_reg[60]_2 ;
  input [60:0]\data_p2_reg[60] ;
  input [60:0]\data_p2_reg[60]_0 ;
  input [60:0]\data_p2_reg[60]_1 ;
  input [60:0]\data_p2_reg[60]_2 ;
  input [60:0]\data_p2_reg[60]_3 ;
  input and_ln58_11_reg_2340;
  input and_ln58_10_reg_2324;
  input \tmp_11_reg_2367_reg[0] ;
  input \tmp_11_reg_2367_reg[0]_0 ;
  input ap_start;
  input icmp_ln59_10_reg_2328;
  input [0:0]\icmp_ln59_11_reg_2344_reg[0]_0 ;
  input [0:0]\icmp_ln59_11_reg_2344_reg[0]_1 ;
  input [0:0]\icmp_ln59_10_reg_2328_reg[0]_0 ;
  input [0:0]\icmp_ln59_10_reg_2328_reg[0]_1 ;
  input icmp_ln59_10_fu_1794_p2;
  input icmp_ln59_11_fu_1889_p2;
  input gmem_WDATA50_out;
  input and_ln58_3_reg_2170;
  input icmp_ln59_3_reg_2174;
  input mem_reg_i_202;
  input raw_data_real_1_o_stream_TVALID_int_regslice;
  input [0:0]\and_ln58_5_reg_2214_reg[0]_0 ;
  input [0:0]\and_ln58_5_reg_2214_reg[0]_1 ;
  input icmp_ln59_5_fu_1269_p2;
  input and_ln58_4_reg_2192;
  input icmp_ln59_4_reg_2196;
  input filtered_im_0_o_stream_TVALID_int_regslice;
  input [60:0]\data_p2_reg[60]_4 ;
  input [60:0]\data_p2_reg[60]_5 ;
  input [60:0]\data_p2_reg[60]_6 ;
  input and_ln58_7_reg_2258;
  input icmp_ln59_7_reg_2262;
  input gmem_WDATA51_out;
  input [0:0]\and_ln58_3_reg_2170_reg[0]_0 ;
  input [0:0]\and_ln58_3_reg_2170_reg[0]_1 ;
  input icmp_ln59_3_fu_1059_p2;
  input icmp_ln59_1_reg_2130;
  input and_ln58_1_reg_2126;
  input p_169_in;
  input [0:0]\and_ln58_9_reg_2302_reg[0]_0 ;
  input [0:0]\and_ln58_9_reg_2302_reg[0]_1 ;
  input icmp_ln59_9_fu_1689_p2;
  input std_R_o_stream_TVALID_int_regslice;
  input [0:0]\icmp_ln59_6_reg_2240_reg[0]_0 ;
  input [0:0]\icmp_ln59_6_reg_2240_reg[0]_1 ;
  input icmp_ln59_6_fu_1374_p2;
  input icmp_ln59_11_reg_2344;
  input icmp_ln59_5_reg_2218;
  input and_ln58_5_reg_2214;
  input [0:0]\and_ln58_7_reg_2258_reg[0]_0 ;
  input [0:0]\and_ln58_7_reg_2258_reg[0]_1 ;
  input icmp_ln59_7_fu_1479_p2;
  input gmem_WDATA53_out;
  input and_ln58_6_reg_2236;
  input icmp_ln59_6_reg_2240;
  input [0:0]\and_ln58_reg_2104_reg[0]_0 ;
  input [0:0]\and_ln58_reg_2104_reg[0]_1 ;
  input icmp_ln59_fu_744_p2;
  input [0:0]\icmp_ln59_1_reg_2130_reg[0]_0 ;
  input [0:0]\icmp_ln59_1_reg_2130_reg[0]_1 ;
  input icmp_ln59_1_fu_849_p2;
  input raw_data_real_o_stream_TVALID_int_regslice;
  input std_I_o_stream_TVALID_int_regslice;
  input gmem_WDATA52_out;
  input [0:0]\and_ln58_8_reg_2280_reg[0]_0 ;
  input [0:0]\and_ln58_8_reg_2280_reg[0]_1 ;
  input icmp_ln59_8_fu_1584_p2;
  input [0:0]\and_ln58_2_reg_2148_reg[0]_0 ;
  input [0:0]\and_ln58_2_reg_2148_reg[0]_1 ;
  input icmp_ln59_2_fu_954_p2;
  input raw_data_im_o_stream_TVALID_int_regslice;
  input mad_I_o_stream_TVALID_int_regslice;
  input ap_rst_n;
  input ap_phi_reg_pp0_iter0_retval_0_i137_reg_679;
  input ap_phi_reg_pp0_iter0_retval_0_i53_reg_601;
  input ap_phi_reg_pp0_iter0_retval_0_i109_reg_653;
  input ap_phi_reg_pp0_iter0_retval_0_i39_reg_588;
  input ap_phi_reg_pp0_iter0_retval_0_i95_reg_640;
  input ap_phi_reg_pp0_iter0_retval_0_i67_reg_614;
  input ap_phi_reg_pp0_iter0_retval_0_i81_reg_627;
  input ap_phi_reg_pp0_iter0_retval_0_i123_reg_666;
  input ap_phi_reg_pp0_iter0_retval_0_i25_reg_575;
  input ap_phi_reg_pp0_iter0_shouldContinue_1_reg_562;
  input ap_phi_reg_pp0_iter0_retval_0_i151_reg_692;
  input ap_phi_reg_pp0_iter0_retval_0_i165_reg_705;
  input [0:0]\current_factor_4_reg[0] ;
  input [0:0]\current_factor_7_reg[0] ;
  input [0:0]\current_factor_5_reg[0] ;
  input [0:0]\current_factor_3_reg[0] ;
  input [0:0]\current_factor_2_reg[0] ;
  input [0:0]\current_factor_reg[0] ;
  input [0:0]\current_factor_1_reg[0] ;
  input [0:0]\current_factor_11_reg[0] ;
  input [0:0]\current_factor_10_reg[0] ;
  input [0:0]\current_factor_9_reg[0] ;
  input [0:0]\current_factor_8_reg[0] ;
  input [0:0]\current_factor_6_reg[0] ;
  input ap_clk;
  input [0:0]SR;
  input m_axi_gmem_RVALID;
  input m_axi_gmem_AWREADY;
  input m_axi_gmem_WREADY;
  input m_axi_gmem_BVALID;

  wire [3:0]AWLEN;
  wire AWVALID_Dummy;
  wire [0:0]CO;
  wire [12:0]D;
  wire [0:0]E;
  wire [63:0]Q;
  wire [0:0]SR;
  wire WVALID_Dummy;
  wire and_ln58_10_reg_2324;
  wire [0:0]\and_ln58_10_reg_2324_reg[0] ;
  wire \and_ln58_10_reg_2324_reg[0]_0 ;
  wire and_ln58_11_reg_2340;
  wire [0:0]\and_ln58_11_reg_2340_reg[0] ;
  wire \and_ln58_11_reg_2340_reg[0]_0 ;
  wire and_ln58_1_reg_2126;
  wire \and_ln58_1_reg_2126_reg[0] ;
  wire and_ln58_2_reg_2148;
  wire \and_ln58_2_reg_2148_reg[0] ;
  wire [0:0]\and_ln58_2_reg_2148_reg[0]_0 ;
  wire [0:0]\and_ln58_2_reg_2148_reg[0]_1 ;
  wire and_ln58_3_reg_2170;
  wire \and_ln58_3_reg_2170_reg[0] ;
  wire [0:0]\and_ln58_3_reg_2170_reg[0]_0 ;
  wire [0:0]\and_ln58_3_reg_2170_reg[0]_1 ;
  wire and_ln58_4_reg_2192;
  wire \and_ln58_4_reg_2192_reg[0] ;
  wire [0:0]\and_ln58_4_reg_2192_reg[0]_0 ;
  wire and_ln58_5_reg_2214;
  wire \and_ln58_5_reg_2214_reg[0] ;
  wire [0:0]\and_ln58_5_reg_2214_reg[0]_0 ;
  wire [0:0]\and_ln58_5_reg_2214_reg[0]_1 ;
  wire and_ln58_6_reg_2236;
  wire \and_ln58_6_reg_2236_reg[0] ;
  wire and_ln58_7_reg_2258;
  wire \and_ln58_7_reg_2258_reg[0] ;
  wire [0:0]\and_ln58_7_reg_2258_reg[0]_0 ;
  wire [0:0]\and_ln58_7_reg_2258_reg[0]_1 ;
  wire and_ln58_8_reg_2280;
  wire \and_ln58_8_reg_2280_reg[0] ;
  wire [0:0]\and_ln58_8_reg_2280_reg[0]_0 ;
  wire [0:0]\and_ln58_8_reg_2280_reg[0]_1 ;
  wire and_ln58_9_reg_2302;
  wire \and_ln58_9_reg_2302_reg[0] ;
  wire [0:0]\and_ln58_9_reg_2302_reg[0]_0 ;
  wire [0:0]\and_ln58_9_reg_2302_reg[0]_1 ;
  wire and_ln58_reg_2104;
  wire \and_ln58_reg_2104_reg[0] ;
  wire [0:0]\and_ln58_reg_2104_reg[0]_0 ;
  wire [0:0]\and_ln58_reg_2104_reg[0]_1 ;
  wire \ap_CS_fsm_reg[10] ;
  wire \ap_CS_fsm_reg[10]_0 ;
  wire \ap_CS_fsm_reg[11] ;
  wire \ap_CS_fsm_reg[12] ;
  wire [12:0]\ap_CS_fsm_reg[12]_0 ;
  wire \ap_CS_fsm_reg[13] ;
  wire ap_clk;
  wire ap_condition_1085;
  wire ap_condition_1092;
  wire ap_condition_1098;
  wire ap_condition_1104;
  wire ap_condition_1110;
  wire ap_condition_1116;
  wire ap_condition_1122;
  wire ap_condition_1128;
  wire ap_condition_1134;
  wire ap_condition_1140;
  wire ap_condition_1146;
  wire ap_condition_1151;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter0_reg_0;
  wire ap_enable_reg_pp0_iter0_reg_1;
  wire ap_enable_reg_pp0_iter0_reg_10;
  wire ap_enable_reg_pp0_iter0_reg_11;
  wire ap_enable_reg_pp0_iter0_reg_12;
  wire ap_enable_reg_pp0_iter0_reg_2;
  wire ap_enable_reg_pp0_iter0_reg_3;
  wire ap_enable_reg_pp0_iter0_reg_4;
  wire ap_enable_reg_pp0_iter0_reg_5;
  wire ap_enable_reg_pp0_iter0_reg_6;
  wire ap_enable_reg_pp0_iter0_reg_7;
  wire ap_enable_reg_pp0_iter0_reg_8;
  wire ap_enable_reg_pp0_iter0_reg_9;
  wire ap_enable_reg_pp0_iter10;
  wire ap_phi_reg_pp0_iter0_retval_0_i109_reg_653;
  wire ap_phi_reg_pp0_iter0_retval_0_i123_reg_666;
  wire ap_phi_reg_pp0_iter0_retval_0_i137_reg_679;
  wire ap_phi_reg_pp0_iter0_retval_0_i151_reg_692;
  wire ap_phi_reg_pp0_iter0_retval_0_i165_reg_705;
  wire ap_phi_reg_pp0_iter0_retval_0_i25_reg_575;
  wire ap_phi_reg_pp0_iter0_retval_0_i39_reg_588;
  wire ap_phi_reg_pp0_iter0_retval_0_i53_reg_601;
  wire ap_phi_reg_pp0_iter0_retval_0_i67_reg_614;
  wire ap_phi_reg_pp0_iter0_retval_0_i81_reg_627;
  wire ap_phi_reg_pp0_iter0_retval_0_i95_reg_640;
  wire ap_phi_reg_pp0_iter0_shouldContinue_1_reg_562;
  wire ap_rst_n;
  wire ap_start;
  wire current_factor0;
  wire current_factor_10;
  wire current_factor_100;
  wire [0:0]\current_factor_10_reg[0] ;
  wire [0:0]\current_factor_10_reg[31] ;
  wire current_factor_110;
  wire [0:0]\current_factor_11_reg[0] ;
  wire [0:0]\current_factor_1_reg[0] ;
  wire current_factor_20;
  wire [0:0]\current_factor_2_reg[0] ;
  wire current_factor_30;
  wire [0:0]\current_factor_3_reg[0] ;
  wire current_factor_40;
  wire [0:0]\current_factor_4_reg[0] ;
  wire current_factor_50;
  wire [0:0]\current_factor_5_reg[0] ;
  wire current_factor_60;
  wire [0:0]\current_factor_6_reg[0] ;
  wire current_factor_70;
  wire [0:0]\current_factor_7_reg[0] ;
  wire current_factor_80;
  wire [0:0]\current_factor_8_reg[0] ;
  wire current_factor_90;
  wire [0:0]\current_factor_9_reg[0] ;
  wire [0:0]\current_factor_reg[0] ;
  wire current_rate;
  wire current_rate_1;
  wire current_rate_10;
  wire current_rate_11;
  wire [0:0]\current_rate_11_reg[31] ;
  wire [0:0]\current_rate_1_reg[31] ;
  wire current_rate_2;
  wire [0:0]\current_rate_2_reg[31] ;
  wire current_rate_3;
  wire [0:0]\current_rate_3_reg[31] ;
  wire current_rate_4;
  wire current_rate_5;
  wire [0:0]\current_rate_5_reg[31] ;
  wire current_rate_6;
  wire [0:0]\current_rate_6_reg[31] ;
  wire current_rate_7;
  wire [0:0]\current_rate_7_reg[31] ;
  wire current_rate_8;
  wire [0:0]\current_rate_8_reg[31] ;
  wire current_rate_9;
  wire [0:0]\current_rate_9_reg[31] ;
  wire [0:0]\current_rate_reg[31] ;
  wire [60:0]\data_p1_reg[60] ;
  wire [60:0]\data_p1_reg[60]_0 ;
  wire [60:0]\data_p1_reg[60]_1 ;
  wire [60:0]\data_p1_reg[60]_2 ;
  wire [60:0]\data_p2_reg[60] ;
  wire [60:0]\data_p2_reg[60]_0 ;
  wire [60:0]\data_p2_reg[60]_1 ;
  wire [60:0]\data_p2_reg[60]_2 ;
  wire [60:0]\data_p2_reg[60]_3 ;
  wire [60:0]\data_p2_reg[60]_4 ;
  wire [60:0]\data_p2_reg[60]_5 ;
  wire [60:0]\data_p2_reg[60]_6 ;
  wire empty_n_reg;
  wire filtered_im_0_o_stream_TREADY_int_regslice;
  wire filtered_im_0_o_stream_TVALID_int_regslice;
  wire filtered_im_1_o_stream_TREADY_int_regslice;
  wire [63:0]filtered_real_0_o_stream_TDATA_int_regslice;
  wire filtered_real_0_o_stream_TREADY_int_regslice;
  wire filtered_real_1_o_stream_TREADY_int_regslice;
  wire full_n_reg;
  wire full_n_reg_0;
  wire gmem_WDATA50_out;
  wire gmem_WDATA51_out;
  wire gmem_WDATA52_out;
  wire gmem_WDATA53_out;
  wire icmp_ln59_10_fu_1794_p2;
  wire icmp_ln59_10_reg_2328;
  wire \icmp_ln59_10_reg_2328_reg[0] ;
  wire [0:0]\icmp_ln59_10_reg_2328_reg[0]_0 ;
  wire [0:0]\icmp_ln59_10_reg_2328_reg[0]_1 ;
  wire icmp_ln59_11_fu_1889_p2;
  wire icmp_ln59_11_reg_2344;
  wire \icmp_ln59_11_reg_2344_reg[0] ;
  wire [0:0]\icmp_ln59_11_reg_2344_reg[0]_0 ;
  wire [0:0]\icmp_ln59_11_reg_2344_reg[0]_1 ;
  wire icmp_ln59_1_fu_849_p2;
  wire icmp_ln59_1_reg_2130;
  wire \icmp_ln59_1_reg_2130_reg[0] ;
  wire [0:0]\icmp_ln59_1_reg_2130_reg[0]_0 ;
  wire [0:0]\icmp_ln59_1_reg_2130_reg[0]_1 ;
  wire icmp_ln59_2_fu_954_p2;
  wire icmp_ln59_2_reg_2152;
  wire \icmp_ln59_2_reg_2152_reg[0] ;
  wire \icmp_ln59_2_reg_2152_reg[0]_0 ;
  wire icmp_ln59_3_fu_1059_p2;
  wire icmp_ln59_3_reg_2174;
  wire \icmp_ln59_3_reg_2174_reg[0] ;
  wire icmp_ln59_4_fu_1164_p2;
  wire icmp_ln59_4_reg_2196;
  wire \icmp_ln59_4_reg_2196_reg[0] ;
  wire icmp_ln59_5_fu_1269_p2;
  wire icmp_ln59_5_reg_2218;
  wire \icmp_ln59_5_reg_2218_reg[0] ;
  wire \icmp_ln59_5_reg_2218_reg[0]_0 ;
  wire icmp_ln59_6_fu_1374_p2;
  wire icmp_ln59_6_reg_2240;
  wire \icmp_ln59_6_reg_2240_reg[0] ;
  wire [0:0]\icmp_ln59_6_reg_2240_reg[0]_0 ;
  wire [0:0]\icmp_ln59_6_reg_2240_reg[0]_1 ;
  wire icmp_ln59_7_fu_1479_p2;
  wire icmp_ln59_7_reg_2262;
  wire \icmp_ln59_7_reg_2262_reg[0] ;
  wire icmp_ln59_8_fu_1584_p2;
  wire icmp_ln59_8_reg_2284;
  wire \icmp_ln59_8_reg_2284_reg[0] ;
  wire icmp_ln59_9_fu_1689_p2;
  wire icmp_ln59_9_reg_2306;
  wire \icmp_ln59_9_reg_2306_reg[0] ;
  wire icmp_ln59_fu_744_p2;
  wire icmp_ln59_reg_2108;
  wire \icmp_ln59_reg_2108_reg[0] ;
  wire [60:0]m_axi_gmem_AWADDR;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire m_axi_gmem_BVALID;
  wire m_axi_gmem_RVALID;
  wire [63:0]m_axi_gmem_WDATA;
  wire m_axi_gmem_WLAST;
  wire m_axi_gmem_WREADY;
  wire [7:0]m_axi_gmem_WSTRB;
  wire m_axi_gmem_WVALID;
  wire mad_I_o_stream_TREADY_int_regslice;
  wire mad_I_o_stream_TVALID_int_regslice;
  wire mad_R_o_stream_TREADY_int_regslice;
  wire mad_R_o_stream_TVALID_int_regslice;
  wire mem_reg_i_202;
  wire mem_reg_i_541;
  wire mem_reg_i_541_0;
  wire p_169_in;
  wire p_179_in;
  wire \q_tmp_reg[0] ;
  wire \q_tmp_reg[0]_0 ;
  wire \q_tmp_reg[0]_1 ;
  wire \q_tmp_reg[0]_2 ;
  wire \q_tmp_reg[10] ;
  wire \q_tmp_reg[10]_0 ;
  wire \q_tmp_reg[10]_1 ;
  wire \q_tmp_reg[11] ;
  wire \q_tmp_reg[11]_0 ;
  wire \q_tmp_reg[11]_1 ;
  wire \q_tmp_reg[12] ;
  wire \q_tmp_reg[12]_0 ;
  wire \q_tmp_reg[12]_1 ;
  wire \q_tmp_reg[13] ;
  wire \q_tmp_reg[13]_0 ;
  wire \q_tmp_reg[13]_1 ;
  wire \q_tmp_reg[14] ;
  wire \q_tmp_reg[14]_0 ;
  wire \q_tmp_reg[14]_1 ;
  wire \q_tmp_reg[15] ;
  wire \q_tmp_reg[15]_0 ;
  wire \q_tmp_reg[15]_1 ;
  wire \q_tmp_reg[16] ;
  wire \q_tmp_reg[16]_0 ;
  wire \q_tmp_reg[16]_1 ;
  wire \q_tmp_reg[17] ;
  wire \q_tmp_reg[17]_0 ;
  wire \q_tmp_reg[17]_1 ;
  wire \q_tmp_reg[18] ;
  wire \q_tmp_reg[18]_0 ;
  wire \q_tmp_reg[18]_1 ;
  wire \q_tmp_reg[19] ;
  wire \q_tmp_reg[19]_0 ;
  wire \q_tmp_reg[19]_1 ;
  wire \q_tmp_reg[1] ;
  wire \q_tmp_reg[1]_0 ;
  wire \q_tmp_reg[1]_1 ;
  wire \q_tmp_reg[20] ;
  wire \q_tmp_reg[20]_0 ;
  wire \q_tmp_reg[20]_1 ;
  wire \q_tmp_reg[21] ;
  wire \q_tmp_reg[21]_0 ;
  wire \q_tmp_reg[21]_1 ;
  wire \q_tmp_reg[22] ;
  wire \q_tmp_reg[22]_0 ;
  wire \q_tmp_reg[22]_1 ;
  wire \q_tmp_reg[23] ;
  wire \q_tmp_reg[23]_0 ;
  wire \q_tmp_reg[23]_1 ;
  wire \q_tmp_reg[24] ;
  wire \q_tmp_reg[24]_0 ;
  wire \q_tmp_reg[24]_1 ;
  wire \q_tmp_reg[25] ;
  wire \q_tmp_reg[25]_0 ;
  wire \q_tmp_reg[25]_1 ;
  wire \q_tmp_reg[26] ;
  wire \q_tmp_reg[26]_0 ;
  wire \q_tmp_reg[26]_1 ;
  wire \q_tmp_reg[27] ;
  wire \q_tmp_reg[27]_0 ;
  wire \q_tmp_reg[27]_1 ;
  wire \q_tmp_reg[28] ;
  wire \q_tmp_reg[28]_0 ;
  wire \q_tmp_reg[28]_1 ;
  wire \q_tmp_reg[29] ;
  wire \q_tmp_reg[29]_0 ;
  wire \q_tmp_reg[29]_1 ;
  wire \q_tmp_reg[2] ;
  wire \q_tmp_reg[2]_0 ;
  wire \q_tmp_reg[2]_1 ;
  wire \q_tmp_reg[30] ;
  wire \q_tmp_reg[30]_0 ;
  wire \q_tmp_reg[30]_1 ;
  wire \q_tmp_reg[31] ;
  wire \q_tmp_reg[31]_0 ;
  wire \q_tmp_reg[31]_1 ;
  wire \q_tmp_reg[32] ;
  wire \q_tmp_reg[32]_0 ;
  wire \q_tmp_reg[32]_1 ;
  wire \q_tmp_reg[33] ;
  wire \q_tmp_reg[33]_0 ;
  wire \q_tmp_reg[33]_1 ;
  wire \q_tmp_reg[34] ;
  wire \q_tmp_reg[34]_0 ;
  wire \q_tmp_reg[34]_1 ;
  wire \q_tmp_reg[35] ;
  wire \q_tmp_reg[35]_0 ;
  wire \q_tmp_reg[35]_1 ;
  wire \q_tmp_reg[36] ;
  wire \q_tmp_reg[36]_0 ;
  wire \q_tmp_reg[36]_1 ;
  wire \q_tmp_reg[37] ;
  wire \q_tmp_reg[37]_0 ;
  wire \q_tmp_reg[37]_1 ;
  wire \q_tmp_reg[38] ;
  wire \q_tmp_reg[38]_0 ;
  wire \q_tmp_reg[38]_1 ;
  wire \q_tmp_reg[39] ;
  wire \q_tmp_reg[39]_0 ;
  wire \q_tmp_reg[39]_1 ;
  wire \q_tmp_reg[3] ;
  wire \q_tmp_reg[3]_0 ;
  wire \q_tmp_reg[3]_1 ;
  wire \q_tmp_reg[40] ;
  wire \q_tmp_reg[40]_0 ;
  wire \q_tmp_reg[40]_1 ;
  wire \q_tmp_reg[41] ;
  wire \q_tmp_reg[41]_0 ;
  wire \q_tmp_reg[41]_1 ;
  wire \q_tmp_reg[42] ;
  wire \q_tmp_reg[42]_0 ;
  wire \q_tmp_reg[42]_1 ;
  wire \q_tmp_reg[43] ;
  wire \q_tmp_reg[43]_0 ;
  wire \q_tmp_reg[43]_1 ;
  wire \q_tmp_reg[44] ;
  wire \q_tmp_reg[44]_0 ;
  wire \q_tmp_reg[44]_1 ;
  wire \q_tmp_reg[45] ;
  wire \q_tmp_reg[45]_0 ;
  wire \q_tmp_reg[45]_1 ;
  wire \q_tmp_reg[46] ;
  wire \q_tmp_reg[46]_0 ;
  wire \q_tmp_reg[46]_1 ;
  wire \q_tmp_reg[47] ;
  wire \q_tmp_reg[47]_0 ;
  wire \q_tmp_reg[47]_1 ;
  wire \q_tmp_reg[48] ;
  wire \q_tmp_reg[48]_0 ;
  wire \q_tmp_reg[48]_1 ;
  wire \q_tmp_reg[49] ;
  wire \q_tmp_reg[49]_0 ;
  wire \q_tmp_reg[49]_1 ;
  wire \q_tmp_reg[4] ;
  wire \q_tmp_reg[4]_0 ;
  wire \q_tmp_reg[4]_1 ;
  wire \q_tmp_reg[50] ;
  wire \q_tmp_reg[50]_0 ;
  wire \q_tmp_reg[50]_1 ;
  wire \q_tmp_reg[51] ;
  wire \q_tmp_reg[51]_0 ;
  wire \q_tmp_reg[51]_1 ;
  wire \q_tmp_reg[52] ;
  wire \q_tmp_reg[52]_0 ;
  wire \q_tmp_reg[52]_1 ;
  wire \q_tmp_reg[53] ;
  wire \q_tmp_reg[53]_0 ;
  wire \q_tmp_reg[53]_1 ;
  wire \q_tmp_reg[54] ;
  wire \q_tmp_reg[54]_0 ;
  wire \q_tmp_reg[54]_1 ;
  wire \q_tmp_reg[55] ;
  wire \q_tmp_reg[55]_0 ;
  wire \q_tmp_reg[55]_1 ;
  wire \q_tmp_reg[56] ;
  wire \q_tmp_reg[56]_0 ;
  wire \q_tmp_reg[56]_1 ;
  wire \q_tmp_reg[57] ;
  wire \q_tmp_reg[57]_0 ;
  wire \q_tmp_reg[57]_1 ;
  wire \q_tmp_reg[58] ;
  wire \q_tmp_reg[58]_0 ;
  wire \q_tmp_reg[58]_1 ;
  wire \q_tmp_reg[59] ;
  wire \q_tmp_reg[59]_0 ;
  wire \q_tmp_reg[59]_1 ;
  wire \q_tmp_reg[5] ;
  wire \q_tmp_reg[5]_0 ;
  wire \q_tmp_reg[5]_1 ;
  wire \q_tmp_reg[60] ;
  wire \q_tmp_reg[60]_0 ;
  wire \q_tmp_reg[60]_1 ;
  wire \q_tmp_reg[61] ;
  wire \q_tmp_reg[61]_0 ;
  wire \q_tmp_reg[61]_1 ;
  wire \q_tmp_reg[62] ;
  wire \q_tmp_reg[62]_0 ;
  wire \q_tmp_reg[62]_1 ;
  wire \q_tmp_reg[63] ;
  wire \q_tmp_reg[63]_0 ;
  wire \q_tmp_reg[63]_1 ;
  wire [63:0]\q_tmp_reg[63]_2 ;
  wire \q_tmp_reg[6] ;
  wire \q_tmp_reg[6]_0 ;
  wire \q_tmp_reg[6]_1 ;
  wire \q_tmp_reg[7] ;
  wire \q_tmp_reg[7]_0 ;
  wire \q_tmp_reg[7]_1 ;
  wire \q_tmp_reg[8] ;
  wire \q_tmp_reg[8]_0 ;
  wire \q_tmp_reg[8]_1 ;
  wire \q_tmp_reg[9] ;
  wire \q_tmp_reg[9]_0 ;
  wire \q_tmp_reg[9]_1 ;
  wire raw_data_im_1_o_stream_TREADY_int_regslice;
  wire raw_data_im_o_stream_TREADY_int_regslice;
  wire raw_data_im_o_stream_TVALID_int_regslice;
  wire [63:0]raw_data_real_1_o_stream_TDATA_int_regslice;
  wire raw_data_real_1_o_stream_TREADY_int_regslice;
  wire raw_data_real_1_o_stream_TVALID_int_regslice;
  wire raw_data_real_o_stream_TREADY_int_regslice;
  wire raw_data_real_o_stream_TVALID_int_regslice;
  wire std_I_o_stream_TREADY_int_regslice;
  wire std_I_o_stream_TVALID_int_regslice;
  wire [63:0]std_R_o_stream_TDATA_int_regslice;
  wire std_R_o_stream_TREADY_int_regslice;
  wire std_R_o_stream_TVALID_int_regslice;
  wire \tmp_11_reg_2367_reg[0] ;
  wire \tmp_11_reg_2367_reg[0]_0 ;
  wire wreq_throttle_n_0;
  wire wreq_throttle_n_1;
  wire wreq_throttle_n_2;
  wire wreq_throttle_n_4;
  wire wreq_throttle_n_5;

  design_1_mem_write_top_rfi_C_0_0_mem_write_top_rfi_C_gmem_m_axi_read bus_read
       (.SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .full_n_reg(full_n_reg),
        .m_axi_gmem_RVALID(m_axi_gmem_RVALID));
  design_1_mem_write_top_rfi_C_0_0_mem_write_top_rfi_C_gmem_m_axi_write bus_write
       (.AWVALID_Dummy(AWVALID_Dummy),
        .CO(CO),
        .D(D),
        .E(E),
        .Q(Q),
        .SR(SR),
        .WVALID_Dummy(WVALID_Dummy),
        .and_ln58_10_reg_2324(and_ln58_10_reg_2324),
        .\and_ln58_10_reg_2324_reg[0] (\and_ln58_10_reg_2324_reg[0] ),
        .\and_ln58_10_reg_2324_reg[0]_0 (\and_ln58_10_reg_2324_reg[0]_0 ),
        .and_ln58_11_reg_2340(and_ln58_11_reg_2340),
        .\and_ln58_11_reg_2340_reg[0] (\and_ln58_11_reg_2340_reg[0] ),
        .\and_ln58_11_reg_2340_reg[0]_0 (\and_ln58_11_reg_2340_reg[0]_0 ),
        .and_ln58_1_reg_2126(and_ln58_1_reg_2126),
        .\and_ln58_1_reg_2126_reg[0] (\and_ln58_1_reg_2126_reg[0] ),
        .and_ln58_2_reg_2148(and_ln58_2_reg_2148),
        .\and_ln58_2_reg_2148_reg[0] (\and_ln58_2_reg_2148_reg[0] ),
        .\and_ln58_2_reg_2148_reg[0]_0 (\and_ln58_2_reg_2148_reg[0]_0 ),
        .\and_ln58_2_reg_2148_reg[0]_1 (\and_ln58_2_reg_2148_reg[0]_1 ),
        .and_ln58_3_reg_2170(and_ln58_3_reg_2170),
        .\and_ln58_3_reg_2170_reg[0] (\and_ln58_3_reg_2170_reg[0] ),
        .\and_ln58_3_reg_2170_reg[0]_0 (\and_ln58_3_reg_2170_reg[0]_0 ),
        .\and_ln58_3_reg_2170_reg[0]_1 (\and_ln58_3_reg_2170_reg[0]_1 ),
        .and_ln58_4_reg_2192(and_ln58_4_reg_2192),
        .\and_ln58_4_reg_2192_reg[0] (\and_ln58_4_reg_2192_reg[0] ),
        .\and_ln58_4_reg_2192_reg[0]_0 (\and_ln58_4_reg_2192_reg[0]_0 ),
        .and_ln58_5_reg_2214(and_ln58_5_reg_2214),
        .\and_ln58_5_reg_2214_reg[0] (\and_ln58_5_reg_2214_reg[0] ),
        .\and_ln58_5_reg_2214_reg[0]_0 (\and_ln58_5_reg_2214_reg[0]_0 ),
        .\and_ln58_5_reg_2214_reg[0]_1 (\and_ln58_5_reg_2214_reg[0]_1 ),
        .and_ln58_6_reg_2236(and_ln58_6_reg_2236),
        .\and_ln58_6_reg_2236_reg[0] (\and_ln58_6_reg_2236_reg[0] ),
        .and_ln58_7_reg_2258(and_ln58_7_reg_2258),
        .\and_ln58_7_reg_2258_reg[0] (\and_ln58_7_reg_2258_reg[0] ),
        .\and_ln58_7_reg_2258_reg[0]_0 (\and_ln58_7_reg_2258_reg[0]_0 ),
        .\and_ln58_7_reg_2258_reg[0]_1 (\and_ln58_7_reg_2258_reg[0]_1 ),
        .and_ln58_8_reg_2280(and_ln58_8_reg_2280),
        .\and_ln58_8_reg_2280_reg[0] (\and_ln58_8_reg_2280_reg[0] ),
        .\and_ln58_8_reg_2280_reg[0]_0 (\and_ln58_8_reg_2280_reg[0]_0 ),
        .\and_ln58_8_reg_2280_reg[0]_1 (\and_ln58_8_reg_2280_reg[0]_1 ),
        .and_ln58_9_reg_2302(and_ln58_9_reg_2302),
        .\and_ln58_9_reg_2302_reg[0] (\and_ln58_9_reg_2302_reg[0] ),
        .\and_ln58_9_reg_2302_reg[0]_0 (\and_ln58_9_reg_2302_reg[0]_0 ),
        .\and_ln58_9_reg_2302_reg[0]_1 (\and_ln58_9_reg_2302_reg[0]_1 ),
        .and_ln58_reg_2104(and_ln58_reg_2104),
        .\and_ln58_reg_2104_reg[0] (\and_ln58_reg_2104_reg[0] ),
        .\and_ln58_reg_2104_reg[0]_0 (\and_ln58_reg_2104_reg[0]_0 ),
        .\and_ln58_reg_2104_reg[0]_1 (\and_ln58_reg_2104_reg[0]_1 ),
        .\ap_CS_fsm_reg[10] (\ap_CS_fsm_reg[10] ),
        .\ap_CS_fsm_reg[10]_0 (\ap_CS_fsm_reg[10]_0 ),
        .\ap_CS_fsm_reg[11] (\ap_CS_fsm_reg[11] ),
        .\ap_CS_fsm_reg[12] (\ap_CS_fsm_reg[12] ),
        .\ap_CS_fsm_reg[12]_0 (\ap_CS_fsm_reg[12]_0 ),
        .\ap_CS_fsm_reg[13] (\ap_CS_fsm_reg[13] ),
        .ap_clk(ap_clk),
        .ap_condition_1085(ap_condition_1085),
        .ap_condition_1092(ap_condition_1092),
        .ap_condition_1098(ap_condition_1098),
        .ap_condition_1104(ap_condition_1104),
        .ap_condition_1110(ap_condition_1110),
        .ap_condition_1116(ap_condition_1116),
        .ap_condition_1122(ap_condition_1122),
        .ap_condition_1128(ap_condition_1128),
        .ap_condition_1134(ap_condition_1134),
        .ap_condition_1140(ap_condition_1140),
        .ap_condition_1146(ap_condition_1146),
        .ap_condition_1151(ap_condition_1151),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .ap_enable_reg_pp0_iter0_reg_0(ap_enable_reg_pp0_iter0_reg_0),
        .ap_enable_reg_pp0_iter0_reg_1(ap_enable_reg_pp0_iter0_reg_1),
        .ap_enable_reg_pp0_iter0_reg_10(ap_enable_reg_pp0_iter0_reg_10),
        .ap_enable_reg_pp0_iter0_reg_11(ap_enable_reg_pp0_iter0_reg_11),
        .ap_enable_reg_pp0_iter0_reg_12(ap_enable_reg_pp0_iter0_reg_12),
        .ap_enable_reg_pp0_iter0_reg_2(ap_enable_reg_pp0_iter0_reg_2),
        .ap_enable_reg_pp0_iter0_reg_3(ap_enable_reg_pp0_iter0_reg_3),
        .ap_enable_reg_pp0_iter0_reg_4(ap_enable_reg_pp0_iter0_reg_4),
        .ap_enable_reg_pp0_iter0_reg_5(ap_enable_reg_pp0_iter0_reg_5),
        .ap_enable_reg_pp0_iter0_reg_6(ap_enable_reg_pp0_iter0_reg_6),
        .ap_enable_reg_pp0_iter0_reg_7(ap_enable_reg_pp0_iter0_reg_7),
        .ap_enable_reg_pp0_iter0_reg_8(ap_enable_reg_pp0_iter0_reg_8),
        .ap_enable_reg_pp0_iter0_reg_9(ap_enable_reg_pp0_iter0_reg_9),
        .ap_enable_reg_pp0_iter10(ap_enable_reg_pp0_iter10),
        .ap_phi_reg_pp0_iter0_retval_0_i109_reg_653(ap_phi_reg_pp0_iter0_retval_0_i109_reg_653),
        .ap_phi_reg_pp0_iter0_retval_0_i123_reg_666(ap_phi_reg_pp0_iter0_retval_0_i123_reg_666),
        .ap_phi_reg_pp0_iter0_retval_0_i137_reg_679(ap_phi_reg_pp0_iter0_retval_0_i137_reg_679),
        .ap_phi_reg_pp0_iter0_retval_0_i151_reg_692(ap_phi_reg_pp0_iter0_retval_0_i151_reg_692),
        .ap_phi_reg_pp0_iter0_retval_0_i165_reg_705(ap_phi_reg_pp0_iter0_retval_0_i165_reg_705),
        .ap_phi_reg_pp0_iter0_retval_0_i25_reg_575(ap_phi_reg_pp0_iter0_retval_0_i25_reg_575),
        .ap_phi_reg_pp0_iter0_retval_0_i39_reg_588(ap_phi_reg_pp0_iter0_retval_0_i39_reg_588),
        .ap_phi_reg_pp0_iter0_retval_0_i53_reg_601(ap_phi_reg_pp0_iter0_retval_0_i53_reg_601),
        .ap_phi_reg_pp0_iter0_retval_0_i67_reg_614(ap_phi_reg_pp0_iter0_retval_0_i67_reg_614),
        .ap_phi_reg_pp0_iter0_retval_0_i81_reg_627(ap_phi_reg_pp0_iter0_retval_0_i81_reg_627),
        .ap_phi_reg_pp0_iter0_retval_0_i95_reg_640(ap_phi_reg_pp0_iter0_retval_0_i95_reg_640),
        .ap_phi_reg_pp0_iter0_shouldContinue_1_reg_562(ap_phi_reg_pp0_iter0_shouldContinue_1_reg_562),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start),
        .\bus_equal_gen.WLAST_Dummy_reg_0 (wreq_throttle_n_4),
        .\bus_equal_gen.len_cnt_reg[0]_0 (wreq_throttle_n_5),
        .\bus_equal_gen.len_cnt_reg[0]_1 (wreq_throttle_n_1),
        .\could_multi_bursts.awaddr_buf_reg[3]_0 (wreq_throttle_n_0),
        .\could_multi_bursts.awlen_buf_reg[3]_0 (AWLEN),
        .current_factor0(current_factor0),
        .current_factor_10(current_factor_10),
        .current_factor_100(current_factor_100),
        .\current_factor_10_reg[0] (\current_factor_10_reg[0] ),
        .\current_factor_10_reg[31] (\current_factor_10_reg[31] ),
        .current_factor_110(current_factor_110),
        .\current_factor_11_reg[0] (\current_factor_11_reg[0] ),
        .\current_factor_1_reg[0] (\current_factor_1_reg[0] ),
        .current_factor_20(current_factor_20),
        .\current_factor_2_reg[0] (\current_factor_2_reg[0] ),
        .current_factor_30(current_factor_30),
        .\current_factor_3_reg[0] (\current_factor_3_reg[0] ),
        .current_factor_40(current_factor_40),
        .\current_factor_4_reg[0] (\current_factor_4_reg[0] ),
        .current_factor_50(current_factor_50),
        .\current_factor_5_reg[0] (\current_factor_5_reg[0] ),
        .current_factor_60(current_factor_60),
        .\current_factor_6_reg[0] (\current_factor_6_reg[0] ),
        .current_factor_70(current_factor_70),
        .\current_factor_7_reg[0] (\current_factor_7_reg[0] ),
        .current_factor_80(current_factor_80),
        .\current_factor_8_reg[0] (\current_factor_8_reg[0] ),
        .current_factor_90(current_factor_90),
        .\current_factor_9_reg[0] (\current_factor_9_reg[0] ),
        .\current_factor_reg[0] (\current_factor_reg[0] ),
        .current_rate(current_rate),
        .current_rate_1(current_rate_1),
        .current_rate_10(current_rate_10),
        .current_rate_11(current_rate_11),
        .\current_rate_11_reg[31] (\current_rate_11_reg[31] ),
        .\current_rate_1_reg[31] (\current_rate_1_reg[31] ),
        .current_rate_2(current_rate_2),
        .\current_rate_2_reg[31] (\current_rate_2_reg[31] ),
        .current_rate_3(current_rate_3),
        .\current_rate_3_reg[31] (\current_rate_3_reg[31] ),
        .current_rate_4(current_rate_4),
        .current_rate_5(current_rate_5),
        .\current_rate_5_reg[31] (\current_rate_5_reg[31] ),
        .current_rate_6(current_rate_6),
        .\current_rate_6_reg[31] (\current_rate_6_reg[31] ),
        .current_rate_7(current_rate_7),
        .\current_rate_7_reg[31] (\current_rate_7_reg[31] ),
        .current_rate_8(current_rate_8),
        .\current_rate_8_reg[31] (\current_rate_8_reg[31] ),
        .current_rate_9(current_rate_9),
        .\current_rate_9_reg[31] (\current_rate_9_reg[31] ),
        .\current_rate_reg[31] (\current_rate_reg[31] ),
        .\data_p1_reg[60] (\data_p1_reg[60] ),
        .\data_p1_reg[60]_0 (\data_p1_reg[60]_0 ),
        .\data_p1_reg[60]_1 (\data_p1_reg[60]_1 ),
        .\data_p1_reg[60]_2 (\data_p1_reg[60]_2 ),
        .\data_p2_reg[60] (\data_p2_reg[60] ),
        .\data_p2_reg[60]_0 (\data_p2_reg[60]_0 ),
        .\data_p2_reg[60]_1 (\data_p2_reg[60]_1 ),
        .\data_p2_reg[60]_2 (\data_p2_reg[60]_2 ),
        .\data_p2_reg[60]_3 (\data_p2_reg[60]_3 ),
        .\data_p2_reg[60]_4 (\data_p2_reg[60]_4 ),
        .\data_p2_reg[60]_5 (\data_p2_reg[60]_5 ),
        .\data_p2_reg[60]_6 (\data_p2_reg[60]_6 ),
        .empty_n_reg(empty_n_reg),
        .filtered_im_0_o_stream_TREADY_int_regslice(filtered_im_0_o_stream_TREADY_int_regslice),
        .filtered_im_0_o_stream_TVALID_int_regslice(filtered_im_0_o_stream_TVALID_int_regslice),
        .filtered_im_1_o_stream_TREADY_int_regslice(filtered_im_1_o_stream_TREADY_int_regslice),
        .filtered_real_0_o_stream_TDATA_int_regslice(filtered_real_0_o_stream_TDATA_int_regslice),
        .filtered_real_0_o_stream_TREADY_int_regslice(filtered_real_0_o_stream_TREADY_int_regslice),
        .filtered_real_1_o_stream_TREADY_int_regslice(filtered_real_1_o_stream_TREADY_int_regslice),
        .full_n_reg(full_n_reg_0),
        .gmem_WDATA50_out(gmem_WDATA50_out),
        .gmem_WDATA51_out(gmem_WDATA51_out),
        .gmem_WDATA52_out(gmem_WDATA52_out),
        .gmem_WDATA53_out(gmem_WDATA53_out),
        .icmp_ln59_10_fu_1794_p2(icmp_ln59_10_fu_1794_p2),
        .icmp_ln59_10_reg_2328(icmp_ln59_10_reg_2328),
        .\icmp_ln59_10_reg_2328_reg[0] (\icmp_ln59_10_reg_2328_reg[0] ),
        .\icmp_ln59_10_reg_2328_reg[0]_0 (\icmp_ln59_10_reg_2328_reg[0]_0 ),
        .\icmp_ln59_10_reg_2328_reg[0]_1 (\icmp_ln59_10_reg_2328_reg[0]_1 ),
        .icmp_ln59_11_fu_1889_p2(icmp_ln59_11_fu_1889_p2),
        .icmp_ln59_11_reg_2344(icmp_ln59_11_reg_2344),
        .\icmp_ln59_11_reg_2344_reg[0] (\icmp_ln59_11_reg_2344_reg[0] ),
        .\icmp_ln59_11_reg_2344_reg[0]_0 (\icmp_ln59_11_reg_2344_reg[0]_0 ),
        .\icmp_ln59_11_reg_2344_reg[0]_1 (\icmp_ln59_11_reg_2344_reg[0]_1 ),
        .icmp_ln59_1_fu_849_p2(icmp_ln59_1_fu_849_p2),
        .icmp_ln59_1_reg_2130(icmp_ln59_1_reg_2130),
        .\icmp_ln59_1_reg_2130_reg[0] (\icmp_ln59_1_reg_2130_reg[0] ),
        .\icmp_ln59_1_reg_2130_reg[0]_0 (\icmp_ln59_1_reg_2130_reg[0]_0 ),
        .\icmp_ln59_1_reg_2130_reg[0]_1 (\icmp_ln59_1_reg_2130_reg[0]_1 ),
        .icmp_ln59_2_fu_954_p2(icmp_ln59_2_fu_954_p2),
        .icmp_ln59_2_reg_2152(icmp_ln59_2_reg_2152),
        .\icmp_ln59_2_reg_2152_reg[0] (\icmp_ln59_2_reg_2152_reg[0] ),
        .\icmp_ln59_2_reg_2152_reg[0]_0 (\icmp_ln59_2_reg_2152_reg[0]_0 ),
        .icmp_ln59_3_fu_1059_p2(icmp_ln59_3_fu_1059_p2),
        .icmp_ln59_3_reg_2174(icmp_ln59_3_reg_2174),
        .\icmp_ln59_3_reg_2174_reg[0] (\icmp_ln59_3_reg_2174_reg[0] ),
        .icmp_ln59_4_fu_1164_p2(icmp_ln59_4_fu_1164_p2),
        .icmp_ln59_4_reg_2196(icmp_ln59_4_reg_2196),
        .\icmp_ln59_4_reg_2196_reg[0] (\icmp_ln59_4_reg_2196_reg[0] ),
        .icmp_ln59_5_fu_1269_p2(icmp_ln59_5_fu_1269_p2),
        .icmp_ln59_5_reg_2218(icmp_ln59_5_reg_2218),
        .\icmp_ln59_5_reg_2218_reg[0] (\icmp_ln59_5_reg_2218_reg[0] ),
        .\icmp_ln59_5_reg_2218_reg[0]_0 (\icmp_ln59_5_reg_2218_reg[0]_0 ),
        .icmp_ln59_6_fu_1374_p2(icmp_ln59_6_fu_1374_p2),
        .icmp_ln59_6_reg_2240(icmp_ln59_6_reg_2240),
        .\icmp_ln59_6_reg_2240_reg[0] (\icmp_ln59_6_reg_2240_reg[0] ),
        .\icmp_ln59_6_reg_2240_reg[0]_0 (\icmp_ln59_6_reg_2240_reg[0]_0 ),
        .\icmp_ln59_6_reg_2240_reg[0]_1 (\icmp_ln59_6_reg_2240_reg[0]_1 ),
        .icmp_ln59_7_fu_1479_p2(icmp_ln59_7_fu_1479_p2),
        .icmp_ln59_7_reg_2262(icmp_ln59_7_reg_2262),
        .\icmp_ln59_7_reg_2262_reg[0] (p_179_in),
        .\icmp_ln59_7_reg_2262_reg[0]_0 (\icmp_ln59_7_reg_2262_reg[0] ),
        .icmp_ln59_8_fu_1584_p2(icmp_ln59_8_fu_1584_p2),
        .icmp_ln59_8_reg_2284(icmp_ln59_8_reg_2284),
        .\icmp_ln59_8_reg_2284_reg[0] (\icmp_ln59_8_reg_2284_reg[0] ),
        .icmp_ln59_9_fu_1689_p2(icmp_ln59_9_fu_1689_p2),
        .icmp_ln59_9_reg_2306(icmp_ln59_9_reg_2306),
        .\icmp_ln59_9_reg_2306_reg[0] (\icmp_ln59_9_reg_2306_reg[0] ),
        .icmp_ln59_fu_744_p2(icmp_ln59_fu_744_p2),
        .icmp_ln59_reg_2108(icmp_ln59_reg_2108),
        .\icmp_ln59_reg_2108_reg[0] (\icmp_ln59_reg_2108_reg[0] ),
        .m_axi_gmem_AWADDR(m_axi_gmem_AWADDR),
        .m_axi_gmem_AWVALID(m_axi_gmem_AWVALID),
        .m_axi_gmem_AWVALID_0(wreq_throttle_n_2),
        .m_axi_gmem_BVALID(m_axi_gmem_BVALID),
        .m_axi_gmem_WDATA(m_axi_gmem_WDATA),
        .m_axi_gmem_WLAST(m_axi_gmem_WLAST),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .m_axi_gmem_WSTRB(m_axi_gmem_WSTRB),
        .mad_I_o_stream_TREADY_int_regslice(mad_I_o_stream_TREADY_int_regslice),
        .mad_I_o_stream_TVALID_int_regslice(mad_I_o_stream_TVALID_int_regslice),
        .mad_R_o_stream_TREADY_int_regslice(mad_R_o_stream_TREADY_int_regslice),
        .mad_R_o_stream_TVALID_int_regslice(mad_R_o_stream_TVALID_int_regslice),
        .mem_reg_i_202(mem_reg_i_202),
        .mem_reg_i_541(mem_reg_i_541),
        .mem_reg_i_541_0(mem_reg_i_541_0),
        .p_169_in(p_169_in),
        .\q_tmp_reg[0] (\q_tmp_reg[0] ),
        .\q_tmp_reg[0]_0 (\q_tmp_reg[0]_0 ),
        .\q_tmp_reg[0]_1 (\q_tmp_reg[0]_1 ),
        .\q_tmp_reg[0]_2 (\q_tmp_reg[0]_2 ),
        .\q_tmp_reg[10] (\q_tmp_reg[10] ),
        .\q_tmp_reg[10]_0 (\q_tmp_reg[10]_0 ),
        .\q_tmp_reg[10]_1 (\q_tmp_reg[10]_1 ),
        .\q_tmp_reg[11] (\q_tmp_reg[11] ),
        .\q_tmp_reg[11]_0 (\q_tmp_reg[11]_0 ),
        .\q_tmp_reg[11]_1 (\q_tmp_reg[11]_1 ),
        .\q_tmp_reg[12] (\q_tmp_reg[12] ),
        .\q_tmp_reg[12]_0 (\q_tmp_reg[12]_0 ),
        .\q_tmp_reg[12]_1 (\q_tmp_reg[12]_1 ),
        .\q_tmp_reg[13] (\q_tmp_reg[13] ),
        .\q_tmp_reg[13]_0 (\q_tmp_reg[13]_0 ),
        .\q_tmp_reg[13]_1 (\q_tmp_reg[13]_1 ),
        .\q_tmp_reg[14] (\q_tmp_reg[14] ),
        .\q_tmp_reg[14]_0 (\q_tmp_reg[14]_0 ),
        .\q_tmp_reg[14]_1 (\q_tmp_reg[14]_1 ),
        .\q_tmp_reg[15] (\q_tmp_reg[15] ),
        .\q_tmp_reg[15]_0 (\q_tmp_reg[15]_0 ),
        .\q_tmp_reg[15]_1 (\q_tmp_reg[15]_1 ),
        .\q_tmp_reg[16] (\q_tmp_reg[16] ),
        .\q_tmp_reg[16]_0 (\q_tmp_reg[16]_0 ),
        .\q_tmp_reg[16]_1 (\q_tmp_reg[16]_1 ),
        .\q_tmp_reg[17] (\q_tmp_reg[17] ),
        .\q_tmp_reg[17]_0 (\q_tmp_reg[17]_0 ),
        .\q_tmp_reg[17]_1 (\q_tmp_reg[17]_1 ),
        .\q_tmp_reg[18] (\q_tmp_reg[18] ),
        .\q_tmp_reg[18]_0 (\q_tmp_reg[18]_0 ),
        .\q_tmp_reg[18]_1 (\q_tmp_reg[18]_1 ),
        .\q_tmp_reg[19] (\q_tmp_reg[19] ),
        .\q_tmp_reg[19]_0 (\q_tmp_reg[19]_0 ),
        .\q_tmp_reg[19]_1 (\q_tmp_reg[19]_1 ),
        .\q_tmp_reg[1] (\q_tmp_reg[1] ),
        .\q_tmp_reg[1]_0 (\q_tmp_reg[1]_0 ),
        .\q_tmp_reg[1]_1 (\q_tmp_reg[1]_1 ),
        .\q_tmp_reg[20] (\q_tmp_reg[20] ),
        .\q_tmp_reg[20]_0 (\q_tmp_reg[20]_0 ),
        .\q_tmp_reg[20]_1 (\q_tmp_reg[20]_1 ),
        .\q_tmp_reg[21] (\q_tmp_reg[21] ),
        .\q_tmp_reg[21]_0 (\q_tmp_reg[21]_0 ),
        .\q_tmp_reg[21]_1 (\q_tmp_reg[21]_1 ),
        .\q_tmp_reg[22] (\q_tmp_reg[22] ),
        .\q_tmp_reg[22]_0 (\q_tmp_reg[22]_0 ),
        .\q_tmp_reg[22]_1 (\q_tmp_reg[22]_1 ),
        .\q_tmp_reg[23] (\q_tmp_reg[23] ),
        .\q_tmp_reg[23]_0 (\q_tmp_reg[23]_0 ),
        .\q_tmp_reg[23]_1 (\q_tmp_reg[23]_1 ),
        .\q_tmp_reg[24] (\q_tmp_reg[24] ),
        .\q_tmp_reg[24]_0 (\q_tmp_reg[24]_0 ),
        .\q_tmp_reg[24]_1 (\q_tmp_reg[24]_1 ),
        .\q_tmp_reg[25] (\q_tmp_reg[25] ),
        .\q_tmp_reg[25]_0 (\q_tmp_reg[25]_0 ),
        .\q_tmp_reg[25]_1 (\q_tmp_reg[25]_1 ),
        .\q_tmp_reg[26] (\q_tmp_reg[26] ),
        .\q_tmp_reg[26]_0 (\q_tmp_reg[26]_0 ),
        .\q_tmp_reg[26]_1 (\q_tmp_reg[26]_1 ),
        .\q_tmp_reg[27] (\q_tmp_reg[27] ),
        .\q_tmp_reg[27]_0 (\q_tmp_reg[27]_0 ),
        .\q_tmp_reg[27]_1 (\q_tmp_reg[27]_1 ),
        .\q_tmp_reg[28] (\q_tmp_reg[28] ),
        .\q_tmp_reg[28]_0 (\q_tmp_reg[28]_0 ),
        .\q_tmp_reg[28]_1 (\q_tmp_reg[28]_1 ),
        .\q_tmp_reg[29] (\q_tmp_reg[29] ),
        .\q_tmp_reg[29]_0 (\q_tmp_reg[29]_0 ),
        .\q_tmp_reg[29]_1 (\q_tmp_reg[29]_1 ),
        .\q_tmp_reg[2] (\q_tmp_reg[2] ),
        .\q_tmp_reg[2]_0 (\q_tmp_reg[2]_0 ),
        .\q_tmp_reg[2]_1 (\q_tmp_reg[2]_1 ),
        .\q_tmp_reg[30] (\q_tmp_reg[30] ),
        .\q_tmp_reg[30]_0 (\q_tmp_reg[30]_0 ),
        .\q_tmp_reg[30]_1 (\q_tmp_reg[30]_1 ),
        .\q_tmp_reg[31] (\q_tmp_reg[31] ),
        .\q_tmp_reg[31]_0 (\q_tmp_reg[31]_0 ),
        .\q_tmp_reg[31]_1 (\q_tmp_reg[31]_1 ),
        .\q_tmp_reg[32] (\q_tmp_reg[32] ),
        .\q_tmp_reg[32]_0 (\q_tmp_reg[32]_0 ),
        .\q_tmp_reg[32]_1 (\q_tmp_reg[32]_1 ),
        .\q_tmp_reg[33] (\q_tmp_reg[33] ),
        .\q_tmp_reg[33]_0 (\q_tmp_reg[33]_0 ),
        .\q_tmp_reg[33]_1 (\q_tmp_reg[33]_1 ),
        .\q_tmp_reg[34] (\q_tmp_reg[34] ),
        .\q_tmp_reg[34]_0 (\q_tmp_reg[34]_0 ),
        .\q_tmp_reg[34]_1 (\q_tmp_reg[34]_1 ),
        .\q_tmp_reg[35] (\q_tmp_reg[35] ),
        .\q_tmp_reg[35]_0 (\q_tmp_reg[35]_0 ),
        .\q_tmp_reg[35]_1 (\q_tmp_reg[35]_1 ),
        .\q_tmp_reg[36] (\q_tmp_reg[36] ),
        .\q_tmp_reg[36]_0 (\q_tmp_reg[36]_0 ),
        .\q_tmp_reg[36]_1 (\q_tmp_reg[36]_1 ),
        .\q_tmp_reg[37] (\q_tmp_reg[37] ),
        .\q_tmp_reg[37]_0 (\q_tmp_reg[37]_0 ),
        .\q_tmp_reg[37]_1 (\q_tmp_reg[37]_1 ),
        .\q_tmp_reg[38] (\q_tmp_reg[38] ),
        .\q_tmp_reg[38]_0 (\q_tmp_reg[38]_0 ),
        .\q_tmp_reg[38]_1 (\q_tmp_reg[38]_1 ),
        .\q_tmp_reg[39] (\q_tmp_reg[39] ),
        .\q_tmp_reg[39]_0 (\q_tmp_reg[39]_0 ),
        .\q_tmp_reg[39]_1 (\q_tmp_reg[39]_1 ),
        .\q_tmp_reg[3] (\q_tmp_reg[3] ),
        .\q_tmp_reg[3]_0 (\q_tmp_reg[3]_0 ),
        .\q_tmp_reg[3]_1 (\q_tmp_reg[3]_1 ),
        .\q_tmp_reg[40] (\q_tmp_reg[40] ),
        .\q_tmp_reg[40]_0 (\q_tmp_reg[40]_0 ),
        .\q_tmp_reg[40]_1 (\q_tmp_reg[40]_1 ),
        .\q_tmp_reg[41] (\q_tmp_reg[41] ),
        .\q_tmp_reg[41]_0 (\q_tmp_reg[41]_0 ),
        .\q_tmp_reg[41]_1 (\q_tmp_reg[41]_1 ),
        .\q_tmp_reg[42] (\q_tmp_reg[42] ),
        .\q_tmp_reg[42]_0 (\q_tmp_reg[42]_0 ),
        .\q_tmp_reg[42]_1 (\q_tmp_reg[42]_1 ),
        .\q_tmp_reg[43] (\q_tmp_reg[43] ),
        .\q_tmp_reg[43]_0 (\q_tmp_reg[43]_0 ),
        .\q_tmp_reg[43]_1 (\q_tmp_reg[43]_1 ),
        .\q_tmp_reg[44] (\q_tmp_reg[44] ),
        .\q_tmp_reg[44]_0 (\q_tmp_reg[44]_0 ),
        .\q_tmp_reg[44]_1 (\q_tmp_reg[44]_1 ),
        .\q_tmp_reg[45] (\q_tmp_reg[45] ),
        .\q_tmp_reg[45]_0 (\q_tmp_reg[45]_0 ),
        .\q_tmp_reg[45]_1 (\q_tmp_reg[45]_1 ),
        .\q_tmp_reg[46] (\q_tmp_reg[46] ),
        .\q_tmp_reg[46]_0 (\q_tmp_reg[46]_0 ),
        .\q_tmp_reg[46]_1 (\q_tmp_reg[46]_1 ),
        .\q_tmp_reg[47] (\q_tmp_reg[47] ),
        .\q_tmp_reg[47]_0 (\q_tmp_reg[47]_0 ),
        .\q_tmp_reg[47]_1 (\q_tmp_reg[47]_1 ),
        .\q_tmp_reg[48] (\q_tmp_reg[48] ),
        .\q_tmp_reg[48]_0 (\q_tmp_reg[48]_0 ),
        .\q_tmp_reg[48]_1 (\q_tmp_reg[48]_1 ),
        .\q_tmp_reg[49] (\q_tmp_reg[49] ),
        .\q_tmp_reg[49]_0 (\q_tmp_reg[49]_0 ),
        .\q_tmp_reg[49]_1 (\q_tmp_reg[49]_1 ),
        .\q_tmp_reg[4] (\q_tmp_reg[4] ),
        .\q_tmp_reg[4]_0 (\q_tmp_reg[4]_0 ),
        .\q_tmp_reg[4]_1 (\q_tmp_reg[4]_1 ),
        .\q_tmp_reg[50] (\q_tmp_reg[50] ),
        .\q_tmp_reg[50]_0 (\q_tmp_reg[50]_0 ),
        .\q_tmp_reg[50]_1 (\q_tmp_reg[50]_1 ),
        .\q_tmp_reg[51] (\q_tmp_reg[51] ),
        .\q_tmp_reg[51]_0 (\q_tmp_reg[51]_0 ),
        .\q_tmp_reg[51]_1 (\q_tmp_reg[51]_1 ),
        .\q_tmp_reg[52] (\q_tmp_reg[52] ),
        .\q_tmp_reg[52]_0 (\q_tmp_reg[52]_0 ),
        .\q_tmp_reg[52]_1 (\q_tmp_reg[52]_1 ),
        .\q_tmp_reg[53] (\q_tmp_reg[53] ),
        .\q_tmp_reg[53]_0 (\q_tmp_reg[53]_0 ),
        .\q_tmp_reg[53]_1 (\q_tmp_reg[53]_1 ),
        .\q_tmp_reg[54] (\q_tmp_reg[54] ),
        .\q_tmp_reg[54]_0 (\q_tmp_reg[54]_0 ),
        .\q_tmp_reg[54]_1 (\q_tmp_reg[54]_1 ),
        .\q_tmp_reg[55] (\q_tmp_reg[55] ),
        .\q_tmp_reg[55]_0 (\q_tmp_reg[55]_0 ),
        .\q_tmp_reg[55]_1 (\q_tmp_reg[55]_1 ),
        .\q_tmp_reg[56] (\q_tmp_reg[56] ),
        .\q_tmp_reg[56]_0 (\q_tmp_reg[56]_0 ),
        .\q_tmp_reg[56]_1 (\q_tmp_reg[56]_1 ),
        .\q_tmp_reg[57] (\q_tmp_reg[57] ),
        .\q_tmp_reg[57]_0 (\q_tmp_reg[57]_0 ),
        .\q_tmp_reg[57]_1 (\q_tmp_reg[57]_1 ),
        .\q_tmp_reg[58] (\q_tmp_reg[58] ),
        .\q_tmp_reg[58]_0 (\q_tmp_reg[58]_0 ),
        .\q_tmp_reg[58]_1 (\q_tmp_reg[58]_1 ),
        .\q_tmp_reg[59] (\q_tmp_reg[59] ),
        .\q_tmp_reg[59]_0 (\q_tmp_reg[59]_0 ),
        .\q_tmp_reg[59]_1 (\q_tmp_reg[59]_1 ),
        .\q_tmp_reg[5] (\q_tmp_reg[5] ),
        .\q_tmp_reg[5]_0 (\q_tmp_reg[5]_0 ),
        .\q_tmp_reg[5]_1 (\q_tmp_reg[5]_1 ),
        .\q_tmp_reg[60] (\q_tmp_reg[60] ),
        .\q_tmp_reg[60]_0 (\q_tmp_reg[60]_0 ),
        .\q_tmp_reg[60]_1 (\q_tmp_reg[60]_1 ),
        .\q_tmp_reg[61] (\q_tmp_reg[61] ),
        .\q_tmp_reg[61]_0 (\q_tmp_reg[61]_0 ),
        .\q_tmp_reg[61]_1 (\q_tmp_reg[61]_1 ),
        .\q_tmp_reg[62] (\q_tmp_reg[62] ),
        .\q_tmp_reg[62]_0 (\q_tmp_reg[62]_0 ),
        .\q_tmp_reg[62]_1 (\q_tmp_reg[62]_1 ),
        .\q_tmp_reg[63] (\q_tmp_reg[63] ),
        .\q_tmp_reg[63]_0 (\q_tmp_reg[63]_0 ),
        .\q_tmp_reg[63]_1 (\q_tmp_reg[63]_1 ),
        .\q_tmp_reg[63]_2 (\q_tmp_reg[63]_2 ),
        .\q_tmp_reg[6] (\q_tmp_reg[6] ),
        .\q_tmp_reg[6]_0 (\q_tmp_reg[6]_0 ),
        .\q_tmp_reg[6]_1 (\q_tmp_reg[6]_1 ),
        .\q_tmp_reg[7] (\q_tmp_reg[7] ),
        .\q_tmp_reg[7]_0 (\q_tmp_reg[7]_0 ),
        .\q_tmp_reg[7]_1 (\q_tmp_reg[7]_1 ),
        .\q_tmp_reg[8] (\q_tmp_reg[8] ),
        .\q_tmp_reg[8]_0 (\q_tmp_reg[8]_0 ),
        .\q_tmp_reg[8]_1 (\q_tmp_reg[8]_1 ),
        .\q_tmp_reg[9] (\q_tmp_reg[9] ),
        .\q_tmp_reg[9]_0 (\q_tmp_reg[9]_0 ),
        .\q_tmp_reg[9]_1 (\q_tmp_reg[9]_1 ),
        .raw_data_im_1_o_stream_TREADY_int_regslice(raw_data_im_1_o_stream_TREADY_int_regslice),
        .raw_data_im_o_stream_TREADY_int_regslice(raw_data_im_o_stream_TREADY_int_regslice),
        .raw_data_im_o_stream_TVALID_int_regslice(raw_data_im_o_stream_TVALID_int_regslice),
        .raw_data_real_1_o_stream_TDATA_int_regslice(raw_data_real_1_o_stream_TDATA_int_regslice),
        .raw_data_real_1_o_stream_TREADY_int_regslice(raw_data_real_1_o_stream_TREADY_int_regslice),
        .raw_data_real_1_o_stream_TVALID_int_regslice(raw_data_real_1_o_stream_TVALID_int_regslice),
        .raw_data_real_o_stream_TREADY_int_regslice(raw_data_real_o_stream_TREADY_int_regslice),
        .raw_data_real_o_stream_TVALID_int_regslice(raw_data_real_o_stream_TVALID_int_regslice),
        .std_I_o_stream_TREADY_int_regslice(std_I_o_stream_TREADY_int_regslice),
        .std_I_o_stream_TVALID_int_regslice(std_I_o_stream_TVALID_int_regslice),
        .std_R_o_stream_TDATA_int_regslice(std_R_o_stream_TDATA_int_regslice),
        .std_R_o_stream_TREADY_int_regslice(std_R_o_stream_TREADY_int_regslice),
        .std_R_o_stream_TVALID_int_regslice(std_R_o_stream_TVALID_int_regslice),
        .\tmp_11_reg_2367_reg[0] (\tmp_11_reg_2367_reg[0] ),
        .\tmp_11_reg_2367_reg[0]_0 (\tmp_11_reg_2367_reg[0]_0 ));
  design_1_mem_write_top_rfi_C_0_0_mem_write_top_rfi_C_gmem_m_axi_throttle wreq_throttle
       (.AWVALID_Dummy(AWVALID_Dummy),
        .SR(SR),
        .WVALID_Dummy(WVALID_Dummy),
        .ap_clk(ap_clk),
        .\bus_equal_gen.WVALID_Dummy_reg (wreq_throttle_n_4),
        .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
        .m_axi_gmem_AWREADY_0(wreq_throttle_n_0),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .m_axi_gmem_WREADY_0(wreq_throttle_n_2),
        .m_axi_gmem_WVALID(m_axi_gmem_WVALID),
        .\throttl_cnt_reg[0]_0 (wreq_throttle_n_5),
        .\throttl_cnt_reg[3]_0 (wreq_throttle_n_1),
        .\throttl_cnt_reg[4]_0 (AWLEN));
endmodule

(* ORIG_REF_NAME = "mem_write_top_rfi_C_gmem_m_axi_buffer" *) 
module design_1_mem_write_top_rfi_C_0_0_mem_write_top_rfi_C_gmem_m_axi_buffer
   (full_n_reg_0,
    \trunc_ln61_9_reg_2310_reg[0] ,
    \trunc_ln61_9_reg_2310_reg[1] ,
    \trunc_ln61_9_reg_2310_reg[2] ,
    \trunc_ln61_9_reg_2310_reg[3] ,
    \trunc_ln61_9_reg_2310_reg[4] ,
    \trunc_ln61_9_reg_2310_reg[5] ,
    \trunc_ln61_9_reg_2310_reg[6] ,
    \trunc_ln61_9_reg_2310_reg[7] ,
    \trunc_ln61_9_reg_2310_reg[8] ,
    \trunc_ln61_9_reg_2310_reg[9] ,
    \trunc_ln61_9_reg_2310_reg[10] ,
    \trunc_ln61_9_reg_2310_reg[11] ,
    \trunc_ln61_9_reg_2310_reg[12] ,
    \trunc_ln61_9_reg_2310_reg[13] ,
    \trunc_ln61_9_reg_2310_reg[14] ,
    \trunc_ln61_9_reg_2310_reg[15] ,
    \trunc_ln61_9_reg_2310_reg[16] ,
    \trunc_ln61_9_reg_2310_reg[17] ,
    \trunc_ln61_9_reg_2310_reg[18] ,
    \trunc_ln61_9_reg_2310_reg[19] ,
    \trunc_ln61_9_reg_2310_reg[20] ,
    \trunc_ln61_9_reg_2310_reg[21] ,
    \trunc_ln61_9_reg_2310_reg[22] ,
    \trunc_ln61_9_reg_2310_reg[23] ,
    \trunc_ln61_9_reg_2310_reg[24] ,
    \trunc_ln61_9_reg_2310_reg[25] ,
    \trunc_ln61_9_reg_2310_reg[26] ,
    \trunc_ln61_9_reg_2310_reg[27] ,
    \trunc_ln61_9_reg_2310_reg[28] ,
    \trunc_ln61_9_reg_2310_reg[29] ,
    \trunc_ln61_9_reg_2310_reg[30] ,
    \trunc_ln61_9_reg_2310_reg[31] ,
    \trunc_ln61_9_reg_2310_reg[32] ,
    \trunc_ln61_9_reg_2310_reg[33] ,
    \trunc_ln61_9_reg_2310_reg[34] ,
    \trunc_ln61_9_reg_2310_reg[35] ,
    \trunc_ln61_9_reg_2310_reg[36] ,
    \trunc_ln61_9_reg_2310_reg[37] ,
    \trunc_ln61_9_reg_2310_reg[38] ,
    \trunc_ln61_9_reg_2310_reg[39] ,
    \trunc_ln61_9_reg_2310_reg[40] ,
    \trunc_ln61_9_reg_2310_reg[41] ,
    \trunc_ln61_9_reg_2310_reg[42] ,
    \trunc_ln61_9_reg_2310_reg[43] ,
    \trunc_ln61_9_reg_2310_reg[44] ,
    \trunc_ln61_9_reg_2310_reg[45] ,
    \trunc_ln61_9_reg_2310_reg[46] ,
    \trunc_ln61_9_reg_2310_reg[47] ,
    \trunc_ln61_9_reg_2310_reg[48] ,
    \trunc_ln61_9_reg_2310_reg[49] ,
    \trunc_ln61_9_reg_2310_reg[50] ,
    \trunc_ln61_9_reg_2310_reg[51] ,
    \trunc_ln61_9_reg_2310_reg[52] ,
    \trunc_ln61_9_reg_2310_reg[53] ,
    \trunc_ln61_9_reg_2310_reg[54] ,
    \trunc_ln61_9_reg_2310_reg[55] ,
    \trunc_ln61_9_reg_2310_reg[56] ,
    \trunc_ln61_9_reg_2310_reg[57] ,
    \trunc_ln61_9_reg_2310_reg[58] ,
    \trunc_ln61_9_reg_2310_reg[59] ,
    \trunc_ln61_9_reg_2310_reg[60] ,
    p_200_in,
    \ap_CS_fsm_reg[12] ,
    ap_enable_reg_pp0_iter0_reg,
    ap_enable_reg_pp0_iter0_reg_0,
    ap_enable_reg_pp0_iter0_reg_1,
    p_55_in,
    ap_enable_reg_pp0_iter0_reg_2,
    filtered_real_0_o_stream_TREADY_int_regslice,
    \ap_CS_fsm_reg[1] ,
    filtered_real_1_o_stream_TREADY_int_regslice,
    filtered_im_1_o_stream_TREADY_int_regslice,
    \and_ln58_10_reg_2324_reg[0] ,
    \and_ln58_11_reg_2340_reg[0] ,
    \icmp_ln59_10_reg_2328_reg[0] ,
    ap_condition_1151,
    ap_condition_1146,
    \current_rate_5_reg[31] ,
    \current_rate_7_reg[31] ,
    filtered_im_0_o_stream_TREADY_int_regslice,
    p_187_in,
    \and_ln58_3_reg_2170_reg[0] ,
    \ap_CS_fsm_reg[11] ,
    ap_enable_reg_pp0_iter0_reg_3,
    p_171_in,
    \icmp_ln59_7_reg_2262_reg[0] ,
    p_59_in,
    \trunc_ln_reg_2112_reg[0] ,
    \trunc_ln_reg_2112_reg[1] ,
    \trunc_ln_reg_2112_reg[2] ,
    \trunc_ln_reg_2112_reg[3] ,
    \trunc_ln_reg_2112_reg[4] ,
    \trunc_ln_reg_2112_reg[5] ,
    \trunc_ln_reg_2112_reg[6] ,
    \trunc_ln_reg_2112_reg[7] ,
    \trunc_ln_reg_2112_reg[8] ,
    \trunc_ln_reg_2112_reg[9] ,
    \trunc_ln_reg_2112_reg[10] ,
    \trunc_ln_reg_2112_reg[11] ,
    \trunc_ln_reg_2112_reg[12] ,
    \trunc_ln_reg_2112_reg[13] ,
    \trunc_ln_reg_2112_reg[14] ,
    \trunc_ln_reg_2112_reg[15] ,
    \trunc_ln_reg_2112_reg[16] ,
    \trunc_ln_reg_2112_reg[17] ,
    \trunc_ln_reg_2112_reg[18] ,
    \trunc_ln_reg_2112_reg[19] ,
    \trunc_ln_reg_2112_reg[20] ,
    \trunc_ln_reg_2112_reg[21] ,
    \trunc_ln_reg_2112_reg[22] ,
    \trunc_ln_reg_2112_reg[23] ,
    \trunc_ln_reg_2112_reg[24] ,
    \trunc_ln_reg_2112_reg[25] ,
    \trunc_ln_reg_2112_reg[26] ,
    \trunc_ln_reg_2112_reg[27] ,
    \trunc_ln_reg_2112_reg[28] ,
    \trunc_ln_reg_2112_reg[29] ,
    \trunc_ln_reg_2112_reg[30] ,
    \trunc_ln_reg_2112_reg[31] ,
    \trunc_ln_reg_2112_reg[32] ,
    \trunc_ln_reg_2112_reg[33] ,
    \trunc_ln_reg_2112_reg[34] ,
    \trunc_ln_reg_2112_reg[35] ,
    \trunc_ln_reg_2112_reg[36] ,
    \trunc_ln_reg_2112_reg[37] ,
    \trunc_ln_reg_2112_reg[38] ,
    \trunc_ln_reg_2112_reg[39] ,
    \trunc_ln_reg_2112_reg[40] ,
    \trunc_ln_reg_2112_reg[41] ,
    \trunc_ln_reg_2112_reg[42] ,
    \trunc_ln_reg_2112_reg[43] ,
    \trunc_ln_reg_2112_reg[44] ,
    \trunc_ln_reg_2112_reg[45] ,
    \trunc_ln_reg_2112_reg[46] ,
    \trunc_ln_reg_2112_reg[47] ,
    \trunc_ln_reg_2112_reg[48] ,
    \trunc_ln_reg_2112_reg[49] ,
    \trunc_ln_reg_2112_reg[50] ,
    \trunc_ln_reg_2112_reg[51] ,
    \trunc_ln_reg_2112_reg[52] ,
    \trunc_ln_reg_2112_reg[53] ,
    \trunc_ln_reg_2112_reg[54] ,
    \trunc_ln_reg_2112_reg[55] ,
    \trunc_ln_reg_2112_reg[56] ,
    \trunc_ln_reg_2112_reg[57] ,
    \trunc_ln_reg_2112_reg[58] ,
    \trunc_ln_reg_2112_reg[59] ,
    \trunc_ln_reg_2112_reg[60] ,
    \current_rate_reg[31] ,
    ap_condition_1140,
    \icmp_ln59_1_reg_2130_reg[0] ,
    std_I_o_stream_TREADY_int_regslice,
    \and_ln58_8_reg_2280_reg[0] ,
    \and_ln58_4_reg_2192_reg[0] ,
    p_206_in,
    \current_rate_11_reg[31] ,
    ap_condition_1128,
    raw_data_im_1_o_stream_TREADY_int_regslice,
    ap_block_pp0_stage7_110011,
    \and_ln58_5_reg_2214_reg[0] ,
    \ap_CS_fsm_reg[1]_0 ,
    ap_block_pp0_stage0_11001,
    p_212_in,
    \ap_CS_fsm_reg[5] ,
    \and_ln58_2_reg_2148_reg[0] ,
    \ap_CS_fsm_reg[10] ,
    \current_rate_8_reg[31] ,
    ap_condition_1134,
    mad_I_o_stream_TREADY_int_regslice,
    \current_rate_6_reg[31] ,
    ap_condition_1098,
    gmem_AWADDR1,
    raw_data_im_o_stream_TREADY_int_regslice,
    \and_ln58_7_reg_2258_reg[0] ,
    \ap_CS_fsm_reg[9] ,
    \icmp_ln59_6_reg_2240_reg[0] ,
    \ap_CS_fsm_reg[4] ,
    \icmp_ln59_1_reg_2130_reg[0]_0 ,
    \and_ln58_9_reg_2302_reg[0] ,
    \icmp_ln59_9_reg_2306_reg[0] ,
    \icmp_ln59_11_reg_2344_reg[0] ,
    \and_ln58_2_reg_2148_reg[0]_0 ,
    \icmp_ln59_2_reg_2152_reg[0] ,
    \and_ln58_7_reg_2258_reg[0]_0 ,
    \icmp_ln59_7_reg_2262_reg[0]_0 ,
    \and_ln58_8_reg_2280_reg[0]_0 ,
    \icmp_ln59_8_reg_2284_reg[0] ,
    ap_enable_reg_pp0_iter0_reg_4,
    ap_enable_reg_pp0_iter0_reg_5,
    ap_enable_reg_pp0_iter0_reg_6,
    ap_enable_reg_pp0_iter0_reg_7,
    \icmp_ln59_10_reg_2328_reg[0]_0 ,
    \and_ln58_11_reg_2340_reg[0]_0 ,
    \and_ln58_10_reg_2324_reg[0]_0 ,
    ap_enable_reg_pp0_iter0_reg_8,
    ap_enable_reg_pp0_iter0_reg_9,
    \bus_equal_gen.len_cnt_reg[7] ,
    p_30_in,
    \bus_equal_gen.len_cnt_reg[7]_0 ,
    current_factor_70,
    current_rate_7,
    current_factor_50,
    current_rate_5,
    current_factor0,
    current_rate,
    current_factor_110,
    current_rate_11,
    current_factor_80,
    current_rate_8,
    current_factor_60,
    current_rate_6,
    \bus_equal_gen.WVALID_Dummy_reg ,
    \dout_buf_reg[71]_0 ,
    ap_clk,
    D,
    WEBWE,
    SR,
    \data_p1_reg[60] ,
    \data_p1_reg[60]_0 ,
    \data_p1_reg[60]_1 ,
    ap_enable_reg_pp0_iter0,
    p_207_in,
    icmp_ln59_9_reg_2306,
    and_ln58_9_reg_2302,
    p_198_in,
    p_52_in,
    gmem_AWADDR1160_out,
    and_ln58_reg_2104,
    icmp_ln59_reg_2108,
    \ap_CS_fsm_reg[12]_0 ,
    ap_block_pp0_stage10_11001,
    full_n_i_3__1,
    full_n_i_3__1_0,
    full_n_i_3__1_1,
    and_ln58_11_reg_2340,
    and_ln58_10_reg_2324,
    \tmp_11_reg_2367_reg[0] ,
    \tmp_11_reg_2367_reg[0]_0 ,
    \tmp_11_reg_2367_reg[0]_1 ,
    ap_start,
    ap_NS_fsm2,
    \ap_CS_fsm_reg[1]_1 ,
    icmp_ln59_10_reg_2328,
    \ap_CS_fsm_reg[12]_1 ,
    ap_block_pp0_stage9_11001,
    \icmp_ln59_11_reg_2344_reg[0]_0 ,
    \icmp_ln59_11_reg_2344_reg[0]_1 ,
    \icmp_ln59_10_reg_2328_reg[0]_1 ,
    \icmp_ln59_10_reg_2328_reg[0]_2 ,
    icmp_ln59_10_fu_1794_p2,
    icmp_ln59_11_fu_1889_p2,
    and_ln58_8_reg_2280,
    gmem_WDATA50_out,
    \current_rate_5_reg[0] ,
    icmp_ln59_8_reg_2284,
    and_ln58_3_reg_2170,
    icmp_ln59_3_reg_2174,
    gmem_AWADDR1184_out,
    \data_p1[60]_i_4 ,
    \data_p1[60]_i_4_0 ,
    \data_p1[60]_i_4_1 ,
    \data_p1[60]_i_4_2 ,
    gmem_AWADDR1136_out,
    ap_block_pp0_stage8_11001,
    \and_ln58_9_reg_2302_reg[0]_0 ,
    \and_ln58_9_reg_2302_reg[0]_1 ,
    icmp_ln59_9_fu_1689_p2,
    icmp_ln59_1_reg_2130,
    and_ln58_1_reg_2126,
    p_177_in,
    and_ln58_7_reg_2258,
    gmem_WDATA51_out,
    \current_rate_reg[0] ,
    icmp_ln59_7_reg_2262,
    and_ln58_4_reg_2192,
    icmp_ln59_4_reg_2196,
    \ap_CS_fsm_reg[2] ,
    ap_block_pp0_stage7_11001,
    \and_ln58_7_reg_2258_reg[0]_1 ,
    \and_ln58_7_reg_2258_reg[0]_2 ,
    icmp_ln59_7_fu_1479_p2,
    and_ln58_5_reg_2214,
    gmem_WDATA53_out,
    \current_rate_11_reg[0] ,
    and_ln58_6_reg_2236,
    icmp_ln59_6_reg_2240,
    icmp_ln59_5_reg_2218,
    mem_reg_0,
    icmp_ln59_11_reg_2344,
    and_ln58_2_reg_2148,
    icmp_ln59_2_reg_2152,
    \and_ln58_8_reg_2280_reg[0]_1 ,
    \and_ln58_8_reg_2280_reg[0]_2 ,
    icmp_ln59_8_fu_1584_p2,
    gmem_WDATA52_out,
    \and_ln58_8_reg_2280_reg[0]_3 ,
    \and_ln58_2_reg_2148_reg[0]_1 ,
    \and_ln58_2_reg_2148_reg[0]_2 ,
    icmp_ln59_2_fu_954_p2,
    p_161_in,
    \and_ln58_2_reg_2148_reg[0]_3 ,
    \and_ln58_2_reg_2148_reg[0]_4 ,
    push,
    ap_phi_reg_pp0_iter0_retval_0_i137_reg_679,
    ap_phi_reg_pp0_iter0_retval_0_i109_reg_653,
    ap_phi_reg_pp0_iter0_retval_0_i39_reg_588,
    ap_phi_reg_pp0_iter0_retval_0_i123_reg_666,
    ap_phi_reg_pp0_iter0_retval_0_i151_reg_692,
    ap_phi_reg_pp0_iter0_retval_0_i165_reg_705,
    \bus_equal_gen.len_cnt_reg[0] ,
    Q,
    ap_rst_n,
    m_axi_gmem_WLAST,
    \bus_equal_gen.WLAST_Dummy_reg ,
    \current_factor_7_reg[0] ,
    \current_factor_5_reg[0] ,
    \current_factor_reg[0] ,
    \current_factor_11_reg[0] ,
    \current_factor_8_reg[0] ,
    \current_factor_6_reg[0] ,
    burst_valid,
    WVALID_Dummy,
    \bus_equal_gen.len_cnt_reg[0]_0 ,
    \bus_equal_gen.len_cnt_reg[0]_1 ,
    m_axi_gmem_WREADY);
  output full_n_reg_0;
  output \trunc_ln61_9_reg_2310_reg[0] ;
  output \trunc_ln61_9_reg_2310_reg[1] ;
  output \trunc_ln61_9_reg_2310_reg[2] ;
  output \trunc_ln61_9_reg_2310_reg[3] ;
  output \trunc_ln61_9_reg_2310_reg[4] ;
  output \trunc_ln61_9_reg_2310_reg[5] ;
  output \trunc_ln61_9_reg_2310_reg[6] ;
  output \trunc_ln61_9_reg_2310_reg[7] ;
  output \trunc_ln61_9_reg_2310_reg[8] ;
  output \trunc_ln61_9_reg_2310_reg[9] ;
  output \trunc_ln61_9_reg_2310_reg[10] ;
  output \trunc_ln61_9_reg_2310_reg[11] ;
  output \trunc_ln61_9_reg_2310_reg[12] ;
  output \trunc_ln61_9_reg_2310_reg[13] ;
  output \trunc_ln61_9_reg_2310_reg[14] ;
  output \trunc_ln61_9_reg_2310_reg[15] ;
  output \trunc_ln61_9_reg_2310_reg[16] ;
  output \trunc_ln61_9_reg_2310_reg[17] ;
  output \trunc_ln61_9_reg_2310_reg[18] ;
  output \trunc_ln61_9_reg_2310_reg[19] ;
  output \trunc_ln61_9_reg_2310_reg[20] ;
  output \trunc_ln61_9_reg_2310_reg[21] ;
  output \trunc_ln61_9_reg_2310_reg[22] ;
  output \trunc_ln61_9_reg_2310_reg[23] ;
  output \trunc_ln61_9_reg_2310_reg[24] ;
  output \trunc_ln61_9_reg_2310_reg[25] ;
  output \trunc_ln61_9_reg_2310_reg[26] ;
  output \trunc_ln61_9_reg_2310_reg[27] ;
  output \trunc_ln61_9_reg_2310_reg[28] ;
  output \trunc_ln61_9_reg_2310_reg[29] ;
  output \trunc_ln61_9_reg_2310_reg[30] ;
  output \trunc_ln61_9_reg_2310_reg[31] ;
  output \trunc_ln61_9_reg_2310_reg[32] ;
  output \trunc_ln61_9_reg_2310_reg[33] ;
  output \trunc_ln61_9_reg_2310_reg[34] ;
  output \trunc_ln61_9_reg_2310_reg[35] ;
  output \trunc_ln61_9_reg_2310_reg[36] ;
  output \trunc_ln61_9_reg_2310_reg[37] ;
  output \trunc_ln61_9_reg_2310_reg[38] ;
  output \trunc_ln61_9_reg_2310_reg[39] ;
  output \trunc_ln61_9_reg_2310_reg[40] ;
  output \trunc_ln61_9_reg_2310_reg[41] ;
  output \trunc_ln61_9_reg_2310_reg[42] ;
  output \trunc_ln61_9_reg_2310_reg[43] ;
  output \trunc_ln61_9_reg_2310_reg[44] ;
  output \trunc_ln61_9_reg_2310_reg[45] ;
  output \trunc_ln61_9_reg_2310_reg[46] ;
  output \trunc_ln61_9_reg_2310_reg[47] ;
  output \trunc_ln61_9_reg_2310_reg[48] ;
  output \trunc_ln61_9_reg_2310_reg[49] ;
  output \trunc_ln61_9_reg_2310_reg[50] ;
  output \trunc_ln61_9_reg_2310_reg[51] ;
  output \trunc_ln61_9_reg_2310_reg[52] ;
  output \trunc_ln61_9_reg_2310_reg[53] ;
  output \trunc_ln61_9_reg_2310_reg[54] ;
  output \trunc_ln61_9_reg_2310_reg[55] ;
  output \trunc_ln61_9_reg_2310_reg[56] ;
  output \trunc_ln61_9_reg_2310_reg[57] ;
  output \trunc_ln61_9_reg_2310_reg[58] ;
  output \trunc_ln61_9_reg_2310_reg[59] ;
  output \trunc_ln61_9_reg_2310_reg[60] ;
  output p_200_in;
  output \ap_CS_fsm_reg[12] ;
  output ap_enable_reg_pp0_iter0_reg;
  output ap_enable_reg_pp0_iter0_reg_0;
  output ap_enable_reg_pp0_iter0_reg_1;
  output p_55_in;
  output [4:0]ap_enable_reg_pp0_iter0_reg_2;
  output filtered_real_0_o_stream_TREADY_int_regslice;
  output \ap_CS_fsm_reg[1] ;
  output filtered_real_1_o_stream_TREADY_int_regslice;
  output filtered_im_1_o_stream_TREADY_int_regslice;
  output [0:0]\and_ln58_10_reg_2324_reg[0] ;
  output [0:0]\and_ln58_11_reg_2340_reg[0] ;
  output \icmp_ln59_10_reg_2328_reg[0] ;
  output ap_condition_1151;
  output ap_condition_1146;
  output [0:0]\current_rate_5_reg[31] ;
  output [0:0]\current_rate_7_reg[31] ;
  output filtered_im_0_o_stream_TREADY_int_regslice;
  output p_187_in;
  output \and_ln58_3_reg_2170_reg[0] ;
  output \ap_CS_fsm_reg[11] ;
  output ap_enable_reg_pp0_iter0_reg_3;
  output p_171_in;
  output \icmp_ln59_7_reg_2262_reg[0] ;
  output p_59_in;
  output \trunc_ln_reg_2112_reg[0] ;
  output \trunc_ln_reg_2112_reg[1] ;
  output \trunc_ln_reg_2112_reg[2] ;
  output \trunc_ln_reg_2112_reg[3] ;
  output \trunc_ln_reg_2112_reg[4] ;
  output \trunc_ln_reg_2112_reg[5] ;
  output \trunc_ln_reg_2112_reg[6] ;
  output \trunc_ln_reg_2112_reg[7] ;
  output \trunc_ln_reg_2112_reg[8] ;
  output \trunc_ln_reg_2112_reg[9] ;
  output \trunc_ln_reg_2112_reg[10] ;
  output \trunc_ln_reg_2112_reg[11] ;
  output \trunc_ln_reg_2112_reg[12] ;
  output \trunc_ln_reg_2112_reg[13] ;
  output \trunc_ln_reg_2112_reg[14] ;
  output \trunc_ln_reg_2112_reg[15] ;
  output \trunc_ln_reg_2112_reg[16] ;
  output \trunc_ln_reg_2112_reg[17] ;
  output \trunc_ln_reg_2112_reg[18] ;
  output \trunc_ln_reg_2112_reg[19] ;
  output \trunc_ln_reg_2112_reg[20] ;
  output \trunc_ln_reg_2112_reg[21] ;
  output \trunc_ln_reg_2112_reg[22] ;
  output \trunc_ln_reg_2112_reg[23] ;
  output \trunc_ln_reg_2112_reg[24] ;
  output \trunc_ln_reg_2112_reg[25] ;
  output \trunc_ln_reg_2112_reg[26] ;
  output \trunc_ln_reg_2112_reg[27] ;
  output \trunc_ln_reg_2112_reg[28] ;
  output \trunc_ln_reg_2112_reg[29] ;
  output \trunc_ln_reg_2112_reg[30] ;
  output \trunc_ln_reg_2112_reg[31] ;
  output \trunc_ln_reg_2112_reg[32] ;
  output \trunc_ln_reg_2112_reg[33] ;
  output \trunc_ln_reg_2112_reg[34] ;
  output \trunc_ln_reg_2112_reg[35] ;
  output \trunc_ln_reg_2112_reg[36] ;
  output \trunc_ln_reg_2112_reg[37] ;
  output \trunc_ln_reg_2112_reg[38] ;
  output \trunc_ln_reg_2112_reg[39] ;
  output \trunc_ln_reg_2112_reg[40] ;
  output \trunc_ln_reg_2112_reg[41] ;
  output \trunc_ln_reg_2112_reg[42] ;
  output \trunc_ln_reg_2112_reg[43] ;
  output \trunc_ln_reg_2112_reg[44] ;
  output \trunc_ln_reg_2112_reg[45] ;
  output \trunc_ln_reg_2112_reg[46] ;
  output \trunc_ln_reg_2112_reg[47] ;
  output \trunc_ln_reg_2112_reg[48] ;
  output \trunc_ln_reg_2112_reg[49] ;
  output \trunc_ln_reg_2112_reg[50] ;
  output \trunc_ln_reg_2112_reg[51] ;
  output \trunc_ln_reg_2112_reg[52] ;
  output \trunc_ln_reg_2112_reg[53] ;
  output \trunc_ln_reg_2112_reg[54] ;
  output \trunc_ln_reg_2112_reg[55] ;
  output \trunc_ln_reg_2112_reg[56] ;
  output \trunc_ln_reg_2112_reg[57] ;
  output \trunc_ln_reg_2112_reg[58] ;
  output \trunc_ln_reg_2112_reg[59] ;
  output \trunc_ln_reg_2112_reg[60] ;
  output [0:0]\current_rate_reg[31] ;
  output ap_condition_1140;
  output \icmp_ln59_1_reg_2130_reg[0] ;
  output std_I_o_stream_TREADY_int_regslice;
  output \and_ln58_8_reg_2280_reg[0] ;
  output \and_ln58_4_reg_2192_reg[0] ;
  output p_206_in;
  output [0:0]\current_rate_11_reg[31] ;
  output ap_condition_1128;
  output raw_data_im_1_o_stream_TREADY_int_regslice;
  output ap_block_pp0_stage7_110011;
  output \and_ln58_5_reg_2214_reg[0] ;
  output \ap_CS_fsm_reg[1]_0 ;
  output ap_block_pp0_stage0_11001;
  output p_212_in;
  output \ap_CS_fsm_reg[5] ;
  output \and_ln58_2_reg_2148_reg[0] ;
  output \ap_CS_fsm_reg[10] ;
  output [0:0]\current_rate_8_reg[31] ;
  output ap_condition_1134;
  output mad_I_o_stream_TREADY_int_regslice;
  output [0:0]\current_rate_6_reg[31] ;
  output ap_condition_1098;
  output gmem_AWADDR1;
  output raw_data_im_o_stream_TREADY_int_regslice;
  output \and_ln58_7_reg_2258_reg[0] ;
  output \ap_CS_fsm_reg[9] ;
  output \icmp_ln59_6_reg_2240_reg[0] ;
  output \ap_CS_fsm_reg[4] ;
  output \icmp_ln59_1_reg_2130_reg[0]_0 ;
  output \and_ln58_9_reg_2302_reg[0] ;
  output \icmp_ln59_9_reg_2306_reg[0] ;
  output \icmp_ln59_11_reg_2344_reg[0] ;
  output \and_ln58_2_reg_2148_reg[0]_0 ;
  output \icmp_ln59_2_reg_2152_reg[0] ;
  output \and_ln58_7_reg_2258_reg[0]_0 ;
  output \icmp_ln59_7_reg_2262_reg[0]_0 ;
  output \and_ln58_8_reg_2280_reg[0]_0 ;
  output \icmp_ln59_8_reg_2284_reg[0] ;
  output ap_enable_reg_pp0_iter0_reg_4;
  output ap_enable_reg_pp0_iter0_reg_5;
  output ap_enable_reg_pp0_iter0_reg_6;
  output ap_enable_reg_pp0_iter0_reg_7;
  output \icmp_ln59_10_reg_2328_reg[0]_0 ;
  output \and_ln58_11_reg_2340_reg[0]_0 ;
  output \and_ln58_10_reg_2324_reg[0]_0 ;
  output ap_enable_reg_pp0_iter0_reg_8;
  output ap_enable_reg_pp0_iter0_reg_9;
  output [0:0]\bus_equal_gen.len_cnt_reg[7] ;
  output p_30_in;
  output \bus_equal_gen.len_cnt_reg[7]_0 ;
  output current_factor_70;
  output current_rate_7;
  output current_factor_50;
  output current_rate_5;
  output current_factor0;
  output current_rate;
  output current_factor_110;
  output current_rate_11;
  output current_factor_80;
  output current_rate_8;
  output current_factor_60;
  output current_rate_6;
  output \bus_equal_gen.WVALID_Dummy_reg ;
  output [71:0]\dout_buf_reg[71]_0 ;
  input ap_clk;
  input [63:0]D;
  input [0:0]WEBWE;
  input [0:0]SR;
  input [60:0]\data_p1_reg[60] ;
  input [60:0]\data_p1_reg[60]_0 ;
  input [60:0]\data_p1_reg[60]_1 ;
  input ap_enable_reg_pp0_iter0;
  input p_207_in;
  input icmp_ln59_9_reg_2306;
  input and_ln58_9_reg_2302;
  input p_198_in;
  input p_52_in;
  input gmem_AWADDR1160_out;
  input and_ln58_reg_2104;
  input icmp_ln59_reg_2108;
  input [10:0]\ap_CS_fsm_reg[12]_0 ;
  input ap_block_pp0_stage10_11001;
  input full_n_i_3__1;
  input full_n_i_3__1_0;
  input full_n_i_3__1_1;
  input and_ln58_11_reg_2340;
  input and_ln58_10_reg_2324;
  input \tmp_11_reg_2367_reg[0] ;
  input \tmp_11_reg_2367_reg[0]_0 ;
  input \tmp_11_reg_2367_reg[0]_1 ;
  input ap_start;
  input ap_NS_fsm2;
  input \ap_CS_fsm_reg[1]_1 ;
  input icmp_ln59_10_reg_2328;
  input \ap_CS_fsm_reg[12]_1 ;
  input ap_block_pp0_stage9_11001;
  input [0:0]\icmp_ln59_11_reg_2344_reg[0]_0 ;
  input [0:0]\icmp_ln59_11_reg_2344_reg[0]_1 ;
  input [0:0]\icmp_ln59_10_reg_2328_reg[0]_1 ;
  input [0:0]\icmp_ln59_10_reg_2328_reg[0]_2 ;
  input icmp_ln59_10_fu_1794_p2;
  input icmp_ln59_11_fu_1889_p2;
  input and_ln58_8_reg_2280;
  input gmem_WDATA50_out;
  input \current_rate_5_reg[0] ;
  input icmp_ln59_8_reg_2284;
  input and_ln58_3_reg_2170;
  input icmp_ln59_3_reg_2174;
  input gmem_AWADDR1184_out;
  input \data_p1[60]_i_4 ;
  input [60:0]\data_p1[60]_i_4_0 ;
  input [60:0]\data_p1[60]_i_4_1 ;
  input [60:0]\data_p1[60]_i_4_2 ;
  input gmem_AWADDR1136_out;
  input ap_block_pp0_stage8_11001;
  input [0:0]\and_ln58_9_reg_2302_reg[0]_0 ;
  input [0:0]\and_ln58_9_reg_2302_reg[0]_1 ;
  input icmp_ln59_9_fu_1689_p2;
  input icmp_ln59_1_reg_2130;
  input and_ln58_1_reg_2126;
  input p_177_in;
  input and_ln58_7_reg_2258;
  input gmem_WDATA51_out;
  input \current_rate_reg[0] ;
  input icmp_ln59_7_reg_2262;
  input and_ln58_4_reg_2192;
  input icmp_ln59_4_reg_2196;
  input \ap_CS_fsm_reg[2] ;
  input ap_block_pp0_stage7_11001;
  input [0:0]\and_ln58_7_reg_2258_reg[0]_1 ;
  input [0:0]\and_ln58_7_reg_2258_reg[0]_2 ;
  input icmp_ln59_7_fu_1479_p2;
  input and_ln58_5_reg_2214;
  input gmem_WDATA53_out;
  input \current_rate_11_reg[0] ;
  input and_ln58_6_reg_2236;
  input icmp_ln59_6_reg_2240;
  input icmp_ln59_5_reg_2218;
  input mem_reg_0;
  input icmp_ln59_11_reg_2344;
  input and_ln58_2_reg_2148;
  input icmp_ln59_2_reg_2152;
  input [0:0]\and_ln58_8_reg_2280_reg[0]_1 ;
  input [0:0]\and_ln58_8_reg_2280_reg[0]_2 ;
  input icmp_ln59_8_fu_1584_p2;
  input gmem_WDATA52_out;
  input \and_ln58_8_reg_2280_reg[0]_3 ;
  input [0:0]\and_ln58_2_reg_2148_reg[0]_1 ;
  input [0:0]\and_ln58_2_reg_2148_reg[0]_2 ;
  input icmp_ln59_2_fu_954_p2;
  input p_161_in;
  input \and_ln58_2_reg_2148_reg[0]_3 ;
  input \and_ln58_2_reg_2148_reg[0]_4 ;
  input push;
  input ap_phi_reg_pp0_iter0_retval_0_i137_reg_679;
  input ap_phi_reg_pp0_iter0_retval_0_i109_reg_653;
  input ap_phi_reg_pp0_iter0_retval_0_i39_reg_588;
  input ap_phi_reg_pp0_iter0_retval_0_i123_reg_666;
  input ap_phi_reg_pp0_iter0_retval_0_i151_reg_692;
  input ap_phi_reg_pp0_iter0_retval_0_i165_reg_705;
  input \bus_equal_gen.len_cnt_reg[0] ;
  input [1:0]Q;
  input ap_rst_n;
  input m_axi_gmem_WLAST;
  input \bus_equal_gen.WLAST_Dummy_reg ;
  input [0:0]\current_factor_7_reg[0] ;
  input [0:0]\current_factor_5_reg[0] ;
  input [0:0]\current_factor_reg[0] ;
  input [0:0]\current_factor_11_reg[0] ;
  input [0:0]\current_factor_8_reg[0] ;
  input [0:0]\current_factor_6_reg[0] ;
  input burst_valid;
  input WVALID_Dummy;
  input \bus_equal_gen.len_cnt_reg[0]_0 ;
  input \bus_equal_gen.len_cnt_reg[0]_1 ;
  input m_axi_gmem_WREADY;

  wire [63:0]D;
  wire [1:0]Q;
  wire [0:0]SR;
  wire [0:0]WEBWE;
  wire WVALID_Dummy;
  wire and_ln58_10_reg_2324;
  wire [0:0]\and_ln58_10_reg_2324_reg[0] ;
  wire \and_ln58_10_reg_2324_reg[0]_0 ;
  wire and_ln58_11_reg_2340;
  wire [0:0]\and_ln58_11_reg_2340_reg[0] ;
  wire \and_ln58_11_reg_2340_reg[0]_0 ;
  wire and_ln58_1_reg_2126;
  wire and_ln58_2_reg_2148;
  wire \and_ln58_2_reg_2148_reg[0] ;
  wire \and_ln58_2_reg_2148_reg[0]_0 ;
  wire [0:0]\and_ln58_2_reg_2148_reg[0]_1 ;
  wire [0:0]\and_ln58_2_reg_2148_reg[0]_2 ;
  wire \and_ln58_2_reg_2148_reg[0]_3 ;
  wire \and_ln58_2_reg_2148_reg[0]_4 ;
  wire and_ln58_3_reg_2170;
  wire \and_ln58_3_reg_2170_reg[0] ;
  wire and_ln58_4_reg_2192;
  wire \and_ln58_4_reg_2192_reg[0] ;
  wire and_ln58_5_reg_2214;
  wire \and_ln58_5_reg_2214_reg[0] ;
  wire and_ln58_6_reg_2236;
  wire and_ln58_7_reg_2258;
  wire \and_ln58_7_reg_2258_reg[0] ;
  wire \and_ln58_7_reg_2258_reg[0]_0 ;
  wire [0:0]\and_ln58_7_reg_2258_reg[0]_1 ;
  wire [0:0]\and_ln58_7_reg_2258_reg[0]_2 ;
  wire and_ln58_8_reg_2280;
  wire \and_ln58_8_reg_2280_reg[0] ;
  wire \and_ln58_8_reg_2280_reg[0]_0 ;
  wire [0:0]\and_ln58_8_reg_2280_reg[0]_1 ;
  wire [0:0]\and_ln58_8_reg_2280_reg[0]_2 ;
  wire \and_ln58_8_reg_2280_reg[0]_3 ;
  wire and_ln58_9_reg_2302;
  wire \and_ln58_9_reg_2302_reg[0] ;
  wire [0:0]\and_ln58_9_reg_2302_reg[0]_0 ;
  wire [0:0]\and_ln58_9_reg_2302_reg[0]_1 ;
  wire and_ln58_reg_2104;
  wire \ap_CS_fsm[1]_i_4_n_0 ;
  wire \ap_CS_fsm_reg[10] ;
  wire \ap_CS_fsm_reg[11] ;
  wire \ap_CS_fsm_reg[12] ;
  wire [10:0]\ap_CS_fsm_reg[12]_0 ;
  wire \ap_CS_fsm_reg[12]_1 ;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[1]_1 ;
  wire \ap_CS_fsm_reg[2] ;
  wire \ap_CS_fsm_reg[4] ;
  wire \ap_CS_fsm_reg[5] ;
  wire \ap_CS_fsm_reg[9] ;
  wire ap_NS_fsm2;
  wire ap_block_pp0_stage0_11001;
  wire ap_block_pp0_stage10_11001;
  wire ap_block_pp0_stage10_110011;
  wire ap_block_pp0_stage11_110011;
  wire ap_block_pp0_stage7_11001;
  wire ap_block_pp0_stage7_110011;
  wire ap_block_pp0_stage8_11001;
  wire ap_block_pp0_stage8_110011;
  wire ap_block_pp0_stage9_11001;
  wire ap_block_pp0_stage9_110011;
  wire ap_clk;
  wire ap_condition_1098;
  wire ap_condition_1128;
  wire ap_condition_1134;
  wire ap_condition_1140;
  wire ap_condition_1146;
  wire ap_condition_1151;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter0_reg_0;
  wire ap_enable_reg_pp0_iter0_reg_1;
  wire [4:0]ap_enable_reg_pp0_iter0_reg_2;
  wire ap_enable_reg_pp0_iter0_reg_3;
  wire ap_enable_reg_pp0_iter0_reg_4;
  wire ap_enable_reg_pp0_iter0_reg_5;
  wire ap_enable_reg_pp0_iter0_reg_6;
  wire ap_enable_reg_pp0_iter0_reg_7;
  wire ap_enable_reg_pp0_iter0_reg_8;
  wire ap_enable_reg_pp0_iter0_reg_9;
  wire ap_phi_reg_pp0_iter0_retval_0_i109_reg_653;
  wire ap_phi_reg_pp0_iter0_retval_0_i123_reg_666;
  wire ap_phi_reg_pp0_iter0_retval_0_i137_reg_679;
  wire ap_phi_reg_pp0_iter0_retval_0_i151_reg_692;
  wire ap_phi_reg_pp0_iter0_retval_0_i165_reg_705;
  wire ap_phi_reg_pp0_iter0_retval_0_i39_reg_588;
  wire ap_rst_n;
  wire ap_start;
  wire burst_valid;
  wire \bus_equal_gen.WLAST_Dummy_reg ;
  wire \bus_equal_gen.WVALID_Dummy_reg ;
  wire \bus_equal_gen.len_cnt_reg[0] ;
  wire \bus_equal_gen.len_cnt_reg[0]_0 ;
  wire \bus_equal_gen.len_cnt_reg[0]_1 ;
  wire [0:0]\bus_equal_gen.len_cnt_reg[7] ;
  wire \bus_equal_gen.len_cnt_reg[7]_0 ;
  wire current_factor0;
  wire current_factor_110;
  wire [0:0]\current_factor_11_reg[0] ;
  wire current_factor_50;
  wire [0:0]\current_factor_5_reg[0] ;
  wire current_factor_60;
  wire [0:0]\current_factor_6_reg[0] ;
  wire current_factor_70;
  wire [0:0]\current_factor_7_reg[0] ;
  wire current_factor_80;
  wire [0:0]\current_factor_8_reg[0] ;
  wire [0:0]\current_factor_reg[0] ;
  wire current_rate;
  wire current_rate_11;
  wire \current_rate_11_reg[0] ;
  wire [0:0]\current_rate_11_reg[31] ;
  wire current_rate_5;
  wire \current_rate_5_reg[0] ;
  wire [0:0]\current_rate_5_reg[31] ;
  wire current_rate_6;
  wire [0:0]\current_rate_6_reg[31] ;
  wire current_rate_7;
  wire [0:0]\current_rate_7_reg[31] ;
  wire current_rate_8;
  wire [0:0]\current_rate_8_reg[31] ;
  wire \current_rate_reg[0] ;
  wire [0:0]\current_rate_reg[31] ;
  wire \data_p1[60]_i_4 ;
  wire [60:0]\data_p1[60]_i_4_0 ;
  wire [60:0]\data_p1[60]_i_4_1 ;
  wire [60:0]\data_p1[60]_i_4_2 ;
  wire [60:0]\data_p1_reg[60] ;
  wire [60:0]\data_p1_reg[60]_0 ;
  wire [60:0]\data_p1_reg[60]_1 ;
  wire \data_p2[60]_i_18_n_0 ;
  wire \data_p2[60]_i_19_n_0 ;
  wire data_valid;
  wire \dout_buf[0]_i_1_n_0 ;
  wire \dout_buf[10]_i_1_n_0 ;
  wire \dout_buf[11]_i_1_n_0 ;
  wire \dout_buf[12]_i_1_n_0 ;
  wire \dout_buf[13]_i_1_n_0 ;
  wire \dout_buf[14]_i_1_n_0 ;
  wire \dout_buf[15]_i_1_n_0 ;
  wire \dout_buf[16]_i_1_n_0 ;
  wire \dout_buf[17]_i_1_n_0 ;
  wire \dout_buf[18]_i_1_n_0 ;
  wire \dout_buf[19]_i_1_n_0 ;
  wire \dout_buf[1]_i_1_n_0 ;
  wire \dout_buf[20]_i_1_n_0 ;
  wire \dout_buf[21]_i_1_n_0 ;
  wire \dout_buf[22]_i_1_n_0 ;
  wire \dout_buf[23]_i_1_n_0 ;
  wire \dout_buf[24]_i_1_n_0 ;
  wire \dout_buf[25]_i_1_n_0 ;
  wire \dout_buf[26]_i_1_n_0 ;
  wire \dout_buf[27]_i_1_n_0 ;
  wire \dout_buf[28]_i_1_n_0 ;
  wire \dout_buf[29]_i_1_n_0 ;
  wire \dout_buf[2]_i_1_n_0 ;
  wire \dout_buf[30]_i_1_n_0 ;
  wire \dout_buf[31]_i_1_n_0 ;
  wire \dout_buf[32]_i_1_n_0 ;
  wire \dout_buf[33]_i_1_n_0 ;
  wire \dout_buf[34]_i_1_n_0 ;
  wire \dout_buf[35]_i_1_n_0 ;
  wire \dout_buf[36]_i_1_n_0 ;
  wire \dout_buf[37]_i_1_n_0 ;
  wire \dout_buf[38]_i_1_n_0 ;
  wire \dout_buf[39]_i_1_n_0 ;
  wire \dout_buf[3]_i_1_n_0 ;
  wire \dout_buf[40]_i_1_n_0 ;
  wire \dout_buf[41]_i_1_n_0 ;
  wire \dout_buf[42]_i_1_n_0 ;
  wire \dout_buf[43]_i_1_n_0 ;
  wire \dout_buf[44]_i_1_n_0 ;
  wire \dout_buf[45]_i_1_n_0 ;
  wire \dout_buf[46]_i_1_n_0 ;
  wire \dout_buf[47]_i_1_n_0 ;
  wire \dout_buf[48]_i_1_n_0 ;
  wire \dout_buf[49]_i_1_n_0 ;
  wire \dout_buf[4]_i_1_n_0 ;
  wire \dout_buf[50]_i_1_n_0 ;
  wire \dout_buf[51]_i_1_n_0 ;
  wire \dout_buf[52]_i_1_n_0 ;
  wire \dout_buf[53]_i_1_n_0 ;
  wire \dout_buf[54]_i_1_n_0 ;
  wire \dout_buf[55]_i_1_n_0 ;
  wire \dout_buf[56]_i_1_n_0 ;
  wire \dout_buf[57]_i_1_n_0 ;
  wire \dout_buf[58]_i_1_n_0 ;
  wire \dout_buf[59]_i_1_n_0 ;
  wire \dout_buf[5]_i_1_n_0 ;
  wire \dout_buf[60]_i_1_n_0 ;
  wire \dout_buf[61]_i_1_n_0 ;
  wire \dout_buf[62]_i_1_n_0 ;
  wire \dout_buf[63]_i_1_n_0 ;
  wire \dout_buf[64]_i_1_n_0 ;
  wire \dout_buf[65]_i_1_n_0 ;
  wire \dout_buf[66]_i_1_n_0 ;
  wire \dout_buf[67]_i_1_n_0 ;
  wire \dout_buf[68]_i_1_n_0 ;
  wire \dout_buf[69]_i_1_n_0 ;
  wire \dout_buf[6]_i_1_n_0 ;
  wire \dout_buf[70]_i_1_n_0 ;
  wire \dout_buf[71]_i_2_n_0 ;
  wire \dout_buf[7]_i_1_n_0 ;
  wire \dout_buf[8]_i_1_n_0 ;
  wire \dout_buf[9]_i_1_n_0 ;
  wire [71:0]\dout_buf_reg[71]_0 ;
  wire dout_valid_i_1_n_0;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2_n_0;
  wire empty_n_i_3_n_0;
  wire empty_n_reg_n_0;
  wire filtered_im_0_o_stream_TREADY_int_regslice;
  wire filtered_im_1_o_stream_TREADY_int_regslice;
  wire filtered_real_0_o_stream_TREADY_int_regslice;
  wire filtered_real_1_o_stream_TREADY_int_regslice;
  wire full_n_i_10_n_0;
  wire full_n_i_1_n_0;
  wire full_n_i_3__1;
  wire full_n_i_3__1_0;
  wire full_n_i_3__1_1;
  wire full_n_i_3__4_n_0;
  wire full_n_reg_0;
  wire gmem_AWADDR1;
  wire gmem_AWADDR1136_out;
  wire gmem_AWADDR1160_out;
  wire gmem_AWADDR1184_out;
  wire gmem_AWADDR1205_out;
  wire gmem_AWADDR1213_out;
  wire gmem_WDATA50_out;
  wire gmem_WDATA51_out;
  wire gmem_WDATA52_out;
  wire gmem_WDATA53_out;
  wire i__carry__0_i_1_n_0;
  wire i__carry__0_i_2_n_0;
  wire i__carry__0_i_3_n_0;
  wire i__carry__0_i_4_n_0;
  wire i__carry_i_1__0_n_0;
  wire i__carry_i_2_n_0;
  wire i__carry_i_3_n_0;
  wire i__carry_i_4_n_0;
  wire icmp_ln59_10_fu_1794_p2;
  wire icmp_ln59_10_reg_2328;
  wire \icmp_ln59_10_reg_2328_reg[0] ;
  wire \icmp_ln59_10_reg_2328_reg[0]_0 ;
  wire [0:0]\icmp_ln59_10_reg_2328_reg[0]_1 ;
  wire [0:0]\icmp_ln59_10_reg_2328_reg[0]_2 ;
  wire icmp_ln59_11_fu_1889_p2;
  wire icmp_ln59_11_reg_2344;
  wire \icmp_ln59_11_reg_2344_reg[0] ;
  wire [0:0]\icmp_ln59_11_reg_2344_reg[0]_0 ;
  wire [0:0]\icmp_ln59_11_reg_2344_reg[0]_1 ;
  wire icmp_ln59_1_reg_2130;
  wire \icmp_ln59_1_reg_2130_reg[0] ;
  wire \icmp_ln59_1_reg_2130_reg[0]_0 ;
  wire icmp_ln59_2_fu_954_p2;
  wire icmp_ln59_2_reg_2152;
  wire \icmp_ln59_2_reg_2152_reg[0] ;
  wire icmp_ln59_3_reg_2174;
  wire icmp_ln59_4_reg_2196;
  wire icmp_ln59_5_reg_2218;
  wire icmp_ln59_6_reg_2240;
  wire \icmp_ln59_6_reg_2240_reg[0] ;
  wire icmp_ln59_7_fu_1479_p2;
  wire icmp_ln59_7_reg_2262;
  wire \icmp_ln59_7_reg_2262_reg[0] ;
  wire \icmp_ln59_7_reg_2262_reg[0]_0 ;
  wire icmp_ln59_8_fu_1584_p2;
  wire icmp_ln59_8_reg_2284;
  wire \icmp_ln59_8_reg_2284_reg[0] ;
  wire icmp_ln59_9_fu_1689_p2;
  wire icmp_ln59_9_reg_2306;
  wire \icmp_ln59_9_reg_2306_reg[0] ;
  wire icmp_ln59_reg_2108;
  wire [8:0]mOutPtr;
  wire \mOutPtr0_inferred__0/i__carry__0_n_1 ;
  wire \mOutPtr0_inferred__0/i__carry__0_n_2 ;
  wire \mOutPtr0_inferred__0/i__carry__0_n_3 ;
  wire \mOutPtr0_inferred__0/i__carry__0_n_4 ;
  wire \mOutPtr0_inferred__0/i__carry__0_n_5 ;
  wire \mOutPtr0_inferred__0/i__carry__0_n_6 ;
  wire \mOutPtr0_inferred__0/i__carry__0_n_7 ;
  wire \mOutPtr0_inferred__0/i__carry_n_0 ;
  wire \mOutPtr0_inferred__0/i__carry_n_1 ;
  wire \mOutPtr0_inferred__0/i__carry_n_2 ;
  wire \mOutPtr0_inferred__0/i__carry_n_3 ;
  wire \mOutPtr0_inferred__0/i__carry_n_4 ;
  wire \mOutPtr0_inferred__0/i__carry_n_5 ;
  wire \mOutPtr0_inferred__0/i__carry_n_6 ;
  wire \mOutPtr0_inferred__0/i__carry_n_7 ;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[8]_i_1_n_0 ;
  wire m_axi_gmem_WLAST;
  wire m_axi_gmem_WREADY;
  wire mad_I_o_stream_TREADY_int_regslice;
  wire mem_reg_0;
  wire mem_reg_i_74_n_0;
  wire p_115_in;
  wire p_161_in;
  wire p_171_in;
  wire p_177_in;
  wire p_187_in;
  wire p_198_in;
  wire p_1_in;
  wire p_200_in;
  wire p_206_in;
  wire p_207_in;
  wire p_212_in;
  wire p_30_in;
  wire p_52_in;
  wire p_55_in;
  wire p_57_in;
  wire p_58_in;
  wire p_59_in;
  wire p_60_in;
  wire pop;
  wire push;
  wire [71:0]q_buf;
  wire [71:0]q_tmp;
  wire [7:0]raddr;
  wire raw_data_im_1_o_stream_TREADY_int_regslice;
  wire raw_data_im_o_stream_TREADY_int_regslice;
  wire [7:0]rnext;
  wire show_ahead;
  wire show_ahead0;
  wire show_ahead1;
  wire show_ahead1_carry_i_1_n_0;
  wire show_ahead1_carry_i_2_n_0;
  wire show_ahead1_carry_i_3_n_0;
  wire show_ahead1_carry_n_2;
  wire show_ahead1_carry_n_3;
  wire std_I_o_stream_TREADY_int_regslice;
  wire \tmp_11_reg_2367[63]_i_3_n_0 ;
  wire \tmp_11_reg_2367_reg[0] ;
  wire \tmp_11_reg_2367_reg[0]_0 ;
  wire \tmp_11_reg_2367_reg[0]_1 ;
  wire \trunc_ln61_9_reg_2310_reg[0] ;
  wire \trunc_ln61_9_reg_2310_reg[10] ;
  wire \trunc_ln61_9_reg_2310_reg[11] ;
  wire \trunc_ln61_9_reg_2310_reg[12] ;
  wire \trunc_ln61_9_reg_2310_reg[13] ;
  wire \trunc_ln61_9_reg_2310_reg[14] ;
  wire \trunc_ln61_9_reg_2310_reg[15] ;
  wire \trunc_ln61_9_reg_2310_reg[16] ;
  wire \trunc_ln61_9_reg_2310_reg[17] ;
  wire \trunc_ln61_9_reg_2310_reg[18] ;
  wire \trunc_ln61_9_reg_2310_reg[19] ;
  wire \trunc_ln61_9_reg_2310_reg[1] ;
  wire \trunc_ln61_9_reg_2310_reg[20] ;
  wire \trunc_ln61_9_reg_2310_reg[21] ;
  wire \trunc_ln61_9_reg_2310_reg[22] ;
  wire \trunc_ln61_9_reg_2310_reg[23] ;
  wire \trunc_ln61_9_reg_2310_reg[24] ;
  wire \trunc_ln61_9_reg_2310_reg[25] ;
  wire \trunc_ln61_9_reg_2310_reg[26] ;
  wire \trunc_ln61_9_reg_2310_reg[27] ;
  wire \trunc_ln61_9_reg_2310_reg[28] ;
  wire \trunc_ln61_9_reg_2310_reg[29] ;
  wire \trunc_ln61_9_reg_2310_reg[2] ;
  wire \trunc_ln61_9_reg_2310_reg[30] ;
  wire \trunc_ln61_9_reg_2310_reg[31] ;
  wire \trunc_ln61_9_reg_2310_reg[32] ;
  wire \trunc_ln61_9_reg_2310_reg[33] ;
  wire \trunc_ln61_9_reg_2310_reg[34] ;
  wire \trunc_ln61_9_reg_2310_reg[35] ;
  wire \trunc_ln61_9_reg_2310_reg[36] ;
  wire \trunc_ln61_9_reg_2310_reg[37] ;
  wire \trunc_ln61_9_reg_2310_reg[38] ;
  wire \trunc_ln61_9_reg_2310_reg[39] ;
  wire \trunc_ln61_9_reg_2310_reg[3] ;
  wire \trunc_ln61_9_reg_2310_reg[40] ;
  wire \trunc_ln61_9_reg_2310_reg[41] ;
  wire \trunc_ln61_9_reg_2310_reg[42] ;
  wire \trunc_ln61_9_reg_2310_reg[43] ;
  wire \trunc_ln61_9_reg_2310_reg[44] ;
  wire \trunc_ln61_9_reg_2310_reg[45] ;
  wire \trunc_ln61_9_reg_2310_reg[46] ;
  wire \trunc_ln61_9_reg_2310_reg[47] ;
  wire \trunc_ln61_9_reg_2310_reg[48] ;
  wire \trunc_ln61_9_reg_2310_reg[49] ;
  wire \trunc_ln61_9_reg_2310_reg[4] ;
  wire \trunc_ln61_9_reg_2310_reg[50] ;
  wire \trunc_ln61_9_reg_2310_reg[51] ;
  wire \trunc_ln61_9_reg_2310_reg[52] ;
  wire \trunc_ln61_9_reg_2310_reg[53] ;
  wire \trunc_ln61_9_reg_2310_reg[54] ;
  wire \trunc_ln61_9_reg_2310_reg[55] ;
  wire \trunc_ln61_9_reg_2310_reg[56] ;
  wire \trunc_ln61_9_reg_2310_reg[57] ;
  wire \trunc_ln61_9_reg_2310_reg[58] ;
  wire \trunc_ln61_9_reg_2310_reg[59] ;
  wire \trunc_ln61_9_reg_2310_reg[5] ;
  wire \trunc_ln61_9_reg_2310_reg[60] ;
  wire \trunc_ln61_9_reg_2310_reg[6] ;
  wire \trunc_ln61_9_reg_2310_reg[7] ;
  wire \trunc_ln61_9_reg_2310_reg[8] ;
  wire \trunc_ln61_9_reg_2310_reg[9] ;
  wire \trunc_ln_reg_2112_reg[0] ;
  wire \trunc_ln_reg_2112_reg[10] ;
  wire \trunc_ln_reg_2112_reg[11] ;
  wire \trunc_ln_reg_2112_reg[12] ;
  wire \trunc_ln_reg_2112_reg[13] ;
  wire \trunc_ln_reg_2112_reg[14] ;
  wire \trunc_ln_reg_2112_reg[15] ;
  wire \trunc_ln_reg_2112_reg[16] ;
  wire \trunc_ln_reg_2112_reg[17] ;
  wire \trunc_ln_reg_2112_reg[18] ;
  wire \trunc_ln_reg_2112_reg[19] ;
  wire \trunc_ln_reg_2112_reg[1] ;
  wire \trunc_ln_reg_2112_reg[20] ;
  wire \trunc_ln_reg_2112_reg[21] ;
  wire \trunc_ln_reg_2112_reg[22] ;
  wire \trunc_ln_reg_2112_reg[23] ;
  wire \trunc_ln_reg_2112_reg[24] ;
  wire \trunc_ln_reg_2112_reg[25] ;
  wire \trunc_ln_reg_2112_reg[26] ;
  wire \trunc_ln_reg_2112_reg[27] ;
  wire \trunc_ln_reg_2112_reg[28] ;
  wire \trunc_ln_reg_2112_reg[29] ;
  wire \trunc_ln_reg_2112_reg[2] ;
  wire \trunc_ln_reg_2112_reg[30] ;
  wire \trunc_ln_reg_2112_reg[31] ;
  wire \trunc_ln_reg_2112_reg[32] ;
  wire \trunc_ln_reg_2112_reg[33] ;
  wire \trunc_ln_reg_2112_reg[34] ;
  wire \trunc_ln_reg_2112_reg[35] ;
  wire \trunc_ln_reg_2112_reg[36] ;
  wire \trunc_ln_reg_2112_reg[37] ;
  wire \trunc_ln_reg_2112_reg[38] ;
  wire \trunc_ln_reg_2112_reg[39] ;
  wire \trunc_ln_reg_2112_reg[3] ;
  wire \trunc_ln_reg_2112_reg[40] ;
  wire \trunc_ln_reg_2112_reg[41] ;
  wire \trunc_ln_reg_2112_reg[42] ;
  wire \trunc_ln_reg_2112_reg[43] ;
  wire \trunc_ln_reg_2112_reg[44] ;
  wire \trunc_ln_reg_2112_reg[45] ;
  wire \trunc_ln_reg_2112_reg[46] ;
  wire \trunc_ln_reg_2112_reg[47] ;
  wire \trunc_ln_reg_2112_reg[48] ;
  wire \trunc_ln_reg_2112_reg[49] ;
  wire \trunc_ln_reg_2112_reg[4] ;
  wire \trunc_ln_reg_2112_reg[50] ;
  wire \trunc_ln_reg_2112_reg[51] ;
  wire \trunc_ln_reg_2112_reg[52] ;
  wire \trunc_ln_reg_2112_reg[53] ;
  wire \trunc_ln_reg_2112_reg[54] ;
  wire \trunc_ln_reg_2112_reg[55] ;
  wire \trunc_ln_reg_2112_reg[56] ;
  wire \trunc_ln_reg_2112_reg[57] ;
  wire \trunc_ln_reg_2112_reg[58] ;
  wire \trunc_ln_reg_2112_reg[59] ;
  wire \trunc_ln_reg_2112_reg[5] ;
  wire \trunc_ln_reg_2112_reg[60] ;
  wire \trunc_ln_reg_2112_reg[6] ;
  wire \trunc_ln_reg_2112_reg[7] ;
  wire \trunc_ln_reg_2112_reg[8] ;
  wire \trunc_ln_reg_2112_reg[9] ;
  wire [7:0]waddr;
  wire \waddr[0]_i_1_n_0 ;
  wire \waddr[1]_i_1_n_0 ;
  wire \waddr[2]_i_1_n_0 ;
  wire \waddr[3]_i_1_n_0 ;
  wire \waddr[4]_i_1_n_0 ;
  wire \waddr[5]_i_1_n_0 ;
  wire \waddr[6]_i_1_n_0 ;
  wire \waddr[6]_i_2_n_0 ;
  wire \waddr[7]_i_2_n_0 ;
  wire \waddr[7]_i_4_n_0 ;
  wire \waddr[7]_i_5_n_0 ;
  wire [3:3]\NLW_mOutPtr0_inferred__0/i__carry__0_CO_UNCONNECTED ;
  wire NLW_mem_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_reg_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_SBITERR_UNCONNECTED;
  wire [7:0]NLW_mem_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_RDADDRECC_UNCONNECTED;
  wire [3:3]NLW_show_ahead1_carry_CO_UNCONNECTED;
  wire [3:0]NLW_show_ahead1_carry_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \B_V_data_1_state[1]_i_2__0 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(and_ln58_9_reg_2302),
        .I2(\tmp_11_reg_2367[63]_i_3_n_0 ),
        .O(filtered_real_0_o_stream_TREADY_int_regslice));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \B_V_data_1_state[1]_i_2__1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(and_ln58_11_reg_2340),
        .I2(\tmp_11_reg_2367[63]_i_3_n_0 ),
        .O(filtered_real_1_o_stream_TREADY_int_regslice));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \B_V_data_1_state[1]_i_2__10 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(and_ln58_reg_2104),
        .I2(p_55_in),
        .O(raw_data_im_o_stream_TREADY_int_regslice));
  LUT3 #(
    .INIT(8'h80)) 
    \B_V_data_1_state[1]_i_2__2 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(and_ln58_10_reg_2324),
        .I2(\tmp_11_reg_2367[63]_i_3_n_0 ),
        .O(filtered_im_1_o_stream_TREADY_int_regslice));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \B_V_data_1_state[1]_i_2__3 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(and_ln58_8_reg_2280),
        .I2(p_57_in),
        .O(filtered_im_0_o_stream_TREADY_int_regslice));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \B_V_data_1_state[1]_i_2__6 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(and_ln58_7_reg_2258),
        .I2(p_58_in),
        .O(std_I_o_stream_TREADY_int_regslice));
  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \B_V_data_1_state[1]_i_2__8 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(and_ln58_5_reg_2214),
        .I2(p_60_in),
        .O(raw_data_im_1_o_stream_TREADY_int_regslice));
  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \B_V_data_1_state[1]_i_2__9 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(and_ln58_6_reg_2236),
        .I2(p_59_in),
        .O(mad_I_o_stream_TREADY_int_regslice));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \FSM_sequential_state[1]_i_5 
       (.I0(and_ln58_5_reg_2214),
        .I1(icmp_ln59_5_reg_2218),
        .I2(full_n_reg_0),
        .O(\and_ln58_5_reg_2214_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT4 #(
    .INIT(16'h8F80)) 
    \and_ln58_10_reg_2324[0]_i_1 
       (.I0(\icmp_ln59_10_reg_2328_reg[0]_1 ),
        .I1(\icmp_ln59_10_reg_2328_reg[0]_2 ),
        .I2(p_57_in),
        .I3(and_ln58_10_reg_2324),
        .O(\and_ln58_10_reg_2324_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT4 #(
    .INIT(16'h8F80)) 
    \and_ln58_11_reg_2340[0]_i_1 
       (.I0(\icmp_ln59_11_reg_2344_reg[0]_0 ),
        .I1(\icmp_ln59_11_reg_2344_reg[0]_1 ),
        .I2(p_57_in),
        .I3(and_ln58_11_reg_2340),
        .O(\and_ln58_11_reg_2340_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \and_ln58_2_reg_2148[0]_i_1 
       (.I0(\and_ln58_2_reg_2148_reg[0]_1 ),
        .I1(\and_ln58_2_reg_2148_reg[0]_2 ),
        .I2(p_55_in),
        .I3(and_ln58_2_reg_2148),
        .O(\and_ln58_2_reg_2148_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT4 #(
    .INIT(16'h8F80)) 
    \and_ln58_7_reg_2258[0]_i_1 
       (.I0(\and_ln58_7_reg_2258_reg[0]_1 ),
        .I1(\and_ln58_7_reg_2258_reg[0]_2 ),
        .I2(p_60_in),
        .I3(and_ln58_7_reg_2258),
        .O(\and_ln58_7_reg_2258_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT4 #(
    .INIT(16'h8F80)) 
    \and_ln58_8_reg_2280[0]_i_1 
       (.I0(\and_ln58_8_reg_2280_reg[0]_1 ),
        .I1(\and_ln58_8_reg_2280_reg[0]_2 ),
        .I2(p_59_in),
        .I3(and_ln58_8_reg_2280),
        .O(\and_ln58_8_reg_2280_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT4 #(
    .INIT(16'h8F80)) 
    \and_ln58_9_reg_2302[0]_i_1 
       (.I0(\and_ln58_9_reg_2302_reg[0]_0 ),
        .I1(\and_ln58_9_reg_2302_reg[0]_1 ),
        .I2(p_58_in),
        .I3(and_ln58_9_reg_2302),
        .O(\and_ln58_9_reg_2302_reg[0] ));
  LUT5 #(
    .INIT(32'hFF808080)) 
    \ap_CS_fsm[10]_i_1 
       (.I0(ap_block_pp0_stage9_110011),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\ap_CS_fsm_reg[12]_0 [8]),
        .I3(ap_block_pp0_stage8_11001),
        .I4(\ap_CS_fsm_reg[12]_0 [7]),
        .O(ap_enable_reg_pp0_iter0_reg_2[2]));
  LUT6 #(
    .INIT(64'hAAEAFFFFAAEAAAEA)) 
    \ap_CS_fsm[10]_i_2 
       (.I0(gmem_WDATA51_out),
        .I1(and_ln58_7_reg_2258),
        .I2(icmp_ln59_7_reg_2262),
        .I3(full_n_reg_0),
        .I4(\ap_CS_fsm_reg[12]_1 ),
        .I5(p_187_in),
        .O(ap_block_pp0_stage9_110011));
  LUT5 #(
    .INIT(32'hFF808080)) 
    \ap_CS_fsm[11]_i_1 
       (.I0(ap_block_pp0_stage10_110011),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\ap_CS_fsm_reg[12]_0 [9]),
        .I3(ap_block_pp0_stage9_11001),
        .I4(\ap_CS_fsm_reg[12]_0 [8]),
        .O(ap_enable_reg_pp0_iter0_reg_2[3]));
  LUT6 #(
    .INIT(64'hAAEAFFFFAAEAAAEA)) 
    \ap_CS_fsm[11]_i_2 
       (.I0(gmem_WDATA50_out),
        .I1(and_ln58_8_reg_2280),
        .I2(icmp_ln59_8_reg_2284),
        .I3(full_n_reg_0),
        .I4(\ap_CS_fsm_reg[12]_1 ),
        .I5(p_200_in),
        .O(ap_block_pp0_stage10_110011));
  LUT5 #(
    .INIT(32'hFF808080)) 
    \ap_CS_fsm[12]_i_1 
       (.I0(ap_block_pp0_stage11_110011),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\ap_CS_fsm_reg[12]_0 [10]),
        .I3(ap_block_pp0_stage10_11001),
        .I4(\ap_CS_fsm_reg[12]_0 [9]),
        .O(ap_enable_reg_pp0_iter0_reg_2[4]));
  LUT6 #(
    .INIT(64'hEEFEFFFFEEFEEEFE)) 
    \ap_CS_fsm[12]_i_2 
       (.I0(\tmp_11_reg_2367_reg[0] ),
        .I1(\tmp_11_reg_2367_reg[0]_0 ),
        .I2(p_200_in),
        .I3(full_n_reg_0),
        .I4(\ap_CS_fsm_reg[12]_1 ),
        .I5(p_207_in),
        .O(ap_block_pp0_stage11_110011));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[12]_i_6 
       (.I0(icmp_ln59_8_reg_2284),
        .I1(and_ln58_8_reg_2280),
        .O(p_187_in));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(\ap_CS_fsm_reg[12] ),
        .I1(ap_start),
        .I2(\ap_CS_fsm_reg[12]_0 [0]),
        .I3(ap_NS_fsm2),
        .I4(\ap_CS_fsm_reg[1]_1 ),
        .I5(\ap_CS_fsm_reg[12]_0 [1]),
        .O(ap_enable_reg_pp0_iter0_reg_2[0]));
  LUT6 #(
    .INIT(64'h00000002AAAAAAAA)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(\ap_CS_fsm_reg[12]_0 [10]),
        .I1(\tmp_11_reg_2367_reg[0] ),
        .I2(\tmp_11_reg_2367_reg[0]_0 ),
        .I3(\ap_CS_fsm[1]_i_4_n_0 ),
        .I4(\tmp_11_reg_2367_reg[0]_1 ),
        .I5(ap_enable_reg_pp0_iter0),
        .O(\ap_CS_fsm_reg[12] ));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \ap_CS_fsm[1]_i_4 
       (.I0(and_ln58_9_reg_2302),
        .I1(icmp_ln59_9_reg_2306),
        .I2(full_n_reg_0),
        .O(\ap_CS_fsm[1]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h5555FF7F)) 
    \ap_CS_fsm[2]_i_3 
       (.I0(\ap_CS_fsm_reg[1]_1 ),
        .I1(icmp_ln59_10_reg_2328),
        .I2(and_ln58_10_reg_2324),
        .I3(full_n_reg_0),
        .I4(\ap_CS_fsm_reg[2] ),
        .O(ap_block_pp0_stage0_11001));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[3]_i_6 
       (.I0(and_ln58_11_reg_2340),
        .I1(icmp_ln59_11_reg_2344),
        .O(p_212_in));
  LUT6 #(
    .INIT(64'h000000002222AA2A)) 
    \ap_CS_fsm[4]_i_3 
       (.I0(\ap_CS_fsm_reg[12]_0 [3]),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(p_161_in),
        .I3(full_n_reg_0),
        .I4(\and_ln58_2_reg_2148_reg[0]_3 ),
        .I5(\and_ln58_2_reg_2148_reg[0]_4 ),
        .O(p_55_in));
  LUT6 #(
    .INIT(64'hAEFFAEAEAEAEAEAE)) 
    \ap_CS_fsm[8]_i_2 
       (.I0(gmem_WDATA53_out),
        .I1(p_206_in),
        .I2(full_n_reg_0),
        .I3(\ap_CS_fsm_reg[12]_1 ),
        .I4(and_ln58_6_reg_2236),
        .I5(icmp_ln59_6_reg_2240),
        .O(ap_block_pp0_stage7_110011));
  LUT5 #(
    .INIT(32'hFF808080)) 
    \ap_CS_fsm[9]_i_1 
       (.I0(ap_block_pp0_stage8_110011),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\ap_CS_fsm_reg[12]_0 [7]),
        .I3(ap_block_pp0_stage7_11001),
        .I4(\ap_CS_fsm_reg[12]_0 [6]),
        .O(ap_enable_reg_pp0_iter0_reg_2[1]));
  LUT6 #(
    .INIT(64'hAAEAFFFFAAEAAAEA)) 
    \ap_CS_fsm[9]_i_2 
       (.I0(gmem_WDATA52_out),
        .I1(icmp_ln59_6_reg_2240),
        .I2(and_ln58_6_reg_2236),
        .I3(full_n_reg_0),
        .I4(\ap_CS_fsm_reg[12]_1 ),
        .I5(\icmp_ln59_7_reg_2262_reg[0] ),
        .O(ap_block_pp0_stage8_110011));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT5 #(
    .INIT(32'h8FFF8000)) 
    \ap_phi_reg_pp0_iter0_retval_0_i109_reg_653[0]_i_1 
       (.I0(\and_ln58_7_reg_2258_reg[0]_1 ),
        .I1(\and_ln58_7_reg_2258_reg[0]_2 ),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(p_60_in),
        .I4(ap_phi_reg_pp0_iter0_retval_0_i109_reg_653),
        .O(ap_enable_reg_pp0_iter0_reg_5));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT5 #(
    .INIT(32'h8FFF8000)) 
    \ap_phi_reg_pp0_iter0_retval_0_i123_reg_666[0]_i_1 
       (.I0(\and_ln58_8_reg_2280_reg[0]_1 ),
        .I1(\and_ln58_8_reg_2280_reg[0]_2 ),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(p_59_in),
        .I4(ap_phi_reg_pp0_iter0_retval_0_i123_reg_666),
        .O(ap_enable_reg_pp0_iter0_reg_7));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT5 #(
    .INIT(32'h8FFF8000)) 
    \ap_phi_reg_pp0_iter0_retval_0_i137_reg_679[0]_i_1 
       (.I0(\and_ln58_9_reg_2302_reg[0]_0 ),
        .I1(\and_ln58_9_reg_2302_reg[0]_1 ),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(p_58_in),
        .I4(ap_phi_reg_pp0_iter0_retval_0_i137_reg_679),
        .O(ap_enable_reg_pp0_iter0_reg_4));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT5 #(
    .INIT(32'h8FFF8000)) 
    \ap_phi_reg_pp0_iter0_retval_0_i151_reg_692[0]_i_1 
       (.I0(\icmp_ln59_10_reg_2328_reg[0]_1 ),
        .I1(\icmp_ln59_10_reg_2328_reg[0]_2 ),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(p_57_in),
        .I4(ap_phi_reg_pp0_iter0_retval_0_i151_reg_692),
        .O(ap_enable_reg_pp0_iter0_reg_8));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT5 #(
    .INIT(32'h8FFF8000)) 
    \ap_phi_reg_pp0_iter0_retval_0_i165_reg_705[0]_i_1 
       (.I0(\icmp_ln59_11_reg_2344_reg[0]_0 ),
        .I1(\icmp_ln59_11_reg_2344_reg[0]_1 ),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(p_57_in),
        .I4(ap_phi_reg_pp0_iter0_retval_0_i165_reg_705),
        .O(ap_enable_reg_pp0_iter0_reg_9));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT5 #(
    .INIT(32'h8FFF8000)) 
    \ap_phi_reg_pp0_iter0_retval_0_i39_reg_588[0]_i_1 
       (.I0(\and_ln58_2_reg_2148_reg[0]_1 ),
        .I1(\and_ln58_2_reg_2148_reg[0]_2 ),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(p_55_in),
        .I4(ap_phi_reg_pp0_iter0_retval_0_i39_reg_588),
        .O(ap_enable_reg_pp0_iter0_reg_6));
  LUT6 #(
    .INIT(64'hFFFF000000020002)) 
    \bus_equal_gen.WLAST_Dummy_i_1 
       (.I0(p_30_in),
        .I1(\bus_equal_gen.len_cnt_reg[0] ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(m_axi_gmem_WLAST),
        .I5(\bus_equal_gen.WLAST_Dummy_reg ),
        .O(\bus_equal_gen.len_cnt_reg[7]_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \bus_equal_gen.WVALID_Dummy_i_1 
       (.I0(WVALID_Dummy),
        .I1(\bus_equal_gen.WLAST_Dummy_reg ),
        .I2(data_valid),
        .I3(burst_valid),
        .O(\bus_equal_gen.WVALID_Dummy_reg ));
  LUT6 #(
    .INIT(64'hAA2A222200000000)) 
    \bus_equal_gen.data_buf[63]_i_1 
       (.I0(data_valid),
        .I1(WVALID_Dummy),
        .I2(\bus_equal_gen.len_cnt_reg[0]_0 ),
        .I3(\bus_equal_gen.len_cnt_reg[0]_1 ),
        .I4(m_axi_gmem_WREADY),
        .I5(burst_valid),
        .O(p_30_in));
  LUT5 #(
    .INIT(32'h0002FFFF)) 
    \bus_equal_gen.len_cnt[7]_i_1 
       (.I0(p_30_in),
        .I1(\bus_equal_gen.len_cnt_reg[0] ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(ap_rst_n),
        .O(\bus_equal_gen.len_cnt_reg[7] ));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \current_factor[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\and_ln58_9_reg_2302_reg[0]_0 ),
        .I2(\and_ln58_9_reg_2302_reg[0]_1 ),
        .I3(p_58_in),
        .I4(\current_factor_reg[0] ),
        .O(current_factor0));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \current_factor_11[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\and_ln58_7_reg_2258_reg[0]_1 ),
        .I2(\and_ln58_7_reg_2258_reg[0]_2 ),
        .I3(p_60_in),
        .I4(\current_factor_11_reg[0] ),
        .O(current_factor_110));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \current_factor_5[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\icmp_ln59_10_reg_2328_reg[0]_1 ),
        .I2(\icmp_ln59_10_reg_2328_reg[0]_2 ),
        .I3(p_57_in),
        .I4(\current_factor_5_reg[0] ),
        .O(current_factor_50));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \current_factor_6[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\and_ln58_2_reg_2148_reg[0]_1 ),
        .I2(\and_ln58_2_reg_2148_reg[0]_2 ),
        .I3(p_55_in),
        .I4(\current_factor_6_reg[0] ),
        .O(current_factor_60));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \current_factor_7[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\icmp_ln59_11_reg_2344_reg[0]_0 ),
        .I2(\icmp_ln59_11_reg_2344_reg[0]_1 ),
        .I3(p_57_in),
        .I4(\current_factor_7_reg[0] ),
        .O(current_factor_70));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \current_factor_8[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\and_ln58_8_reg_2280_reg[0]_1 ),
        .I2(\and_ln58_8_reg_2280_reg[0]_2 ),
        .I3(p_59_in),
        .I4(\current_factor_8_reg[0] ),
        .O(current_factor_80));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \current_rate[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\and_ln58_9_reg_2302_reg[0]_0 ),
        .I2(\and_ln58_9_reg_2302_reg[0]_1 ),
        .I3(p_58_in),
        .I4(\current_factor_reg[0] ),
        .O(current_rate));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \current_rate[0]_i_2 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\and_ln58_9_reg_2302_reg[0]_0 ),
        .I2(\and_ln58_9_reg_2302_reg[0]_1 ),
        .I3(p_58_in),
        .O(ap_condition_1140));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \current_rate_11[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\and_ln58_7_reg_2258_reg[0]_1 ),
        .I2(\and_ln58_7_reg_2258_reg[0]_2 ),
        .I3(p_60_in),
        .I4(\current_factor_11_reg[0] ),
        .O(current_rate_11));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \current_rate_11[0]_i_2 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\and_ln58_7_reg_2258_reg[0]_1 ),
        .I2(\and_ln58_7_reg_2258_reg[0]_2 ),
        .I3(p_60_in),
        .O(ap_condition_1128));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \current_rate_5[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\icmp_ln59_10_reg_2328_reg[0]_1 ),
        .I2(\icmp_ln59_10_reg_2328_reg[0]_2 ),
        .I3(p_57_in),
        .I4(\current_factor_5_reg[0] ),
        .O(current_rate_5));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \current_rate_5[0]_i_2 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\icmp_ln59_10_reg_2328_reg[0]_1 ),
        .I2(\icmp_ln59_10_reg_2328_reg[0]_2 ),
        .I3(p_57_in),
        .O(ap_condition_1146));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \current_rate_6[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\and_ln58_2_reg_2148_reg[0]_1 ),
        .I2(\and_ln58_2_reg_2148_reg[0]_2 ),
        .I3(p_55_in),
        .I4(\current_factor_6_reg[0] ),
        .O(current_rate_6));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \current_rate_6[0]_i_2 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\and_ln58_2_reg_2148_reg[0]_1 ),
        .I2(\and_ln58_2_reg_2148_reg[0]_2 ),
        .I3(p_55_in),
        .O(ap_condition_1098));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \current_rate_7[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\icmp_ln59_11_reg_2344_reg[0]_0 ),
        .I2(\icmp_ln59_11_reg_2344_reg[0]_1 ),
        .I3(p_57_in),
        .I4(\current_factor_7_reg[0] ),
        .O(current_rate_7));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \current_rate_7[0]_i_2 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\icmp_ln59_11_reg_2344_reg[0]_0 ),
        .I2(\icmp_ln59_11_reg_2344_reg[0]_1 ),
        .I3(p_57_in),
        .O(ap_condition_1151));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \current_rate_8[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\and_ln58_8_reg_2280_reg[0]_1 ),
        .I2(\and_ln58_8_reg_2280_reg[0]_2 ),
        .I3(p_59_in),
        .I4(\current_factor_8_reg[0] ),
        .O(current_rate_8));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \current_rate_8[0]_i_2 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\and_ln58_8_reg_2280_reg[0]_1 ),
        .I2(\and_ln58_8_reg_2280_reg[0]_2 ),
        .I3(p_59_in),
        .O(ap_condition_1134));
  LUT6 #(
    .INIT(64'h0000FFFF078F078F)) 
    \data_p1[0]_i_4 
       (.I0(\data_p1[60]_i_4 ),
        .I1(p_55_in),
        .I2(\data_p1[60]_i_4_0 [0]),
        .I3(\data_p1[60]_i_4_1 [0]),
        .I4(\data_p1[60]_i_4_2 [0]),
        .I5(gmem_AWADDR1136_out),
        .O(\trunc_ln_reg_2112_reg[0] ));
  LUT6 #(
    .INIT(64'h0000FFFF078F078F)) 
    \data_p1[10]_i_4 
       (.I0(\data_p1[60]_i_4 ),
        .I1(p_55_in),
        .I2(\data_p1[60]_i_4_0 [10]),
        .I3(\data_p1[60]_i_4_1 [10]),
        .I4(\data_p1[60]_i_4_2 [10]),
        .I5(gmem_AWADDR1136_out),
        .O(\trunc_ln_reg_2112_reg[10] ));
  LUT6 #(
    .INIT(64'h0000FFFF078F078F)) 
    \data_p1[11]_i_4 
       (.I0(\data_p1[60]_i_4 ),
        .I1(p_55_in),
        .I2(\data_p1[60]_i_4_0 [11]),
        .I3(\data_p1[60]_i_4_1 [11]),
        .I4(\data_p1[60]_i_4_2 [11]),
        .I5(gmem_AWADDR1136_out),
        .O(\trunc_ln_reg_2112_reg[11] ));
  LUT6 #(
    .INIT(64'h0000FFFF078F078F)) 
    \data_p1[12]_i_4 
       (.I0(\data_p1[60]_i_4 ),
        .I1(p_55_in),
        .I2(\data_p1[60]_i_4_0 [12]),
        .I3(\data_p1[60]_i_4_1 [12]),
        .I4(\data_p1[60]_i_4_2 [12]),
        .I5(gmem_AWADDR1136_out),
        .O(\trunc_ln_reg_2112_reg[12] ));
  LUT6 #(
    .INIT(64'h0000FFFF078F078F)) 
    \data_p1[13]_i_4 
       (.I0(\data_p1[60]_i_4 ),
        .I1(p_55_in),
        .I2(\data_p1[60]_i_4_0 [13]),
        .I3(\data_p1[60]_i_4_1 [13]),
        .I4(\data_p1[60]_i_4_2 [13]),
        .I5(gmem_AWADDR1136_out),
        .O(\trunc_ln_reg_2112_reg[13] ));
  LUT6 #(
    .INIT(64'h0000FFFF078F078F)) 
    \data_p1[14]_i_4 
       (.I0(\data_p1[60]_i_4 ),
        .I1(p_55_in),
        .I2(\data_p1[60]_i_4_0 [14]),
        .I3(\data_p1[60]_i_4_1 [14]),
        .I4(\data_p1[60]_i_4_2 [14]),
        .I5(gmem_AWADDR1136_out),
        .O(\trunc_ln_reg_2112_reg[14] ));
  LUT6 #(
    .INIT(64'h0000FFFF078F078F)) 
    \data_p1[15]_i_4 
       (.I0(\data_p1[60]_i_4 ),
        .I1(p_55_in),
        .I2(\data_p1[60]_i_4_0 [15]),
        .I3(\data_p1[60]_i_4_1 [15]),
        .I4(\data_p1[60]_i_4_2 [15]),
        .I5(gmem_AWADDR1136_out),
        .O(\trunc_ln_reg_2112_reg[15] ));
  LUT6 #(
    .INIT(64'h0000FFFF078F078F)) 
    \data_p1[16]_i_4 
       (.I0(\data_p1[60]_i_4 ),
        .I1(p_55_in),
        .I2(\data_p1[60]_i_4_0 [16]),
        .I3(\data_p1[60]_i_4_1 [16]),
        .I4(\data_p1[60]_i_4_2 [16]),
        .I5(gmem_AWADDR1136_out),
        .O(\trunc_ln_reg_2112_reg[16] ));
  LUT6 #(
    .INIT(64'h0000FFFF078F078F)) 
    \data_p1[17]_i_4 
       (.I0(\data_p1[60]_i_4 ),
        .I1(p_55_in),
        .I2(\data_p1[60]_i_4_0 [17]),
        .I3(\data_p1[60]_i_4_1 [17]),
        .I4(\data_p1[60]_i_4_2 [17]),
        .I5(gmem_AWADDR1136_out),
        .O(\trunc_ln_reg_2112_reg[17] ));
  LUT6 #(
    .INIT(64'h0000FFFF078F078F)) 
    \data_p1[18]_i_4 
       (.I0(\data_p1[60]_i_4 ),
        .I1(p_55_in),
        .I2(\data_p1[60]_i_4_0 [18]),
        .I3(\data_p1[60]_i_4_1 [18]),
        .I4(\data_p1[60]_i_4_2 [18]),
        .I5(gmem_AWADDR1136_out),
        .O(\trunc_ln_reg_2112_reg[18] ));
  LUT6 #(
    .INIT(64'h0000FFFF078F078F)) 
    \data_p1[19]_i_4 
       (.I0(\data_p1[60]_i_4 ),
        .I1(p_55_in),
        .I2(\data_p1[60]_i_4_0 [19]),
        .I3(\data_p1[60]_i_4_1 [19]),
        .I4(\data_p1[60]_i_4_2 [19]),
        .I5(gmem_AWADDR1136_out),
        .O(\trunc_ln_reg_2112_reg[19] ));
  LUT6 #(
    .INIT(64'h0000FFFF078F078F)) 
    \data_p1[1]_i_4 
       (.I0(\data_p1[60]_i_4 ),
        .I1(p_55_in),
        .I2(\data_p1[60]_i_4_0 [1]),
        .I3(\data_p1[60]_i_4_1 [1]),
        .I4(\data_p1[60]_i_4_2 [1]),
        .I5(gmem_AWADDR1136_out),
        .O(\trunc_ln_reg_2112_reg[1] ));
  LUT6 #(
    .INIT(64'h0000FFFF078F078F)) 
    \data_p1[20]_i_4 
       (.I0(\data_p1[60]_i_4 ),
        .I1(p_55_in),
        .I2(\data_p1[60]_i_4_0 [20]),
        .I3(\data_p1[60]_i_4_1 [20]),
        .I4(\data_p1[60]_i_4_2 [20]),
        .I5(gmem_AWADDR1136_out),
        .O(\trunc_ln_reg_2112_reg[20] ));
  LUT6 #(
    .INIT(64'h0000FFFF078F078F)) 
    \data_p1[21]_i_4 
       (.I0(\data_p1[60]_i_4 ),
        .I1(p_55_in),
        .I2(\data_p1[60]_i_4_0 [21]),
        .I3(\data_p1[60]_i_4_1 [21]),
        .I4(\data_p1[60]_i_4_2 [21]),
        .I5(gmem_AWADDR1136_out),
        .O(\trunc_ln_reg_2112_reg[21] ));
  LUT6 #(
    .INIT(64'h0000FFFF078F078F)) 
    \data_p1[22]_i_4 
       (.I0(\data_p1[60]_i_4 ),
        .I1(p_55_in),
        .I2(\data_p1[60]_i_4_0 [22]),
        .I3(\data_p1[60]_i_4_1 [22]),
        .I4(\data_p1[60]_i_4_2 [22]),
        .I5(gmem_AWADDR1136_out),
        .O(\trunc_ln_reg_2112_reg[22] ));
  LUT6 #(
    .INIT(64'h0000FFFF078F078F)) 
    \data_p1[23]_i_4 
       (.I0(\data_p1[60]_i_4 ),
        .I1(p_55_in),
        .I2(\data_p1[60]_i_4_0 [23]),
        .I3(\data_p1[60]_i_4_1 [23]),
        .I4(\data_p1[60]_i_4_2 [23]),
        .I5(gmem_AWADDR1136_out),
        .O(\trunc_ln_reg_2112_reg[23] ));
  LUT6 #(
    .INIT(64'h0000FFFF078F078F)) 
    \data_p1[24]_i_4 
       (.I0(\data_p1[60]_i_4 ),
        .I1(p_55_in),
        .I2(\data_p1[60]_i_4_0 [24]),
        .I3(\data_p1[60]_i_4_1 [24]),
        .I4(\data_p1[60]_i_4_2 [24]),
        .I5(gmem_AWADDR1136_out),
        .O(\trunc_ln_reg_2112_reg[24] ));
  LUT6 #(
    .INIT(64'h0000FFFF078F078F)) 
    \data_p1[25]_i_4 
       (.I0(\data_p1[60]_i_4 ),
        .I1(p_55_in),
        .I2(\data_p1[60]_i_4_0 [25]),
        .I3(\data_p1[60]_i_4_1 [25]),
        .I4(\data_p1[60]_i_4_2 [25]),
        .I5(gmem_AWADDR1136_out),
        .O(\trunc_ln_reg_2112_reg[25] ));
  LUT6 #(
    .INIT(64'h0000FFFF078F078F)) 
    \data_p1[26]_i_4 
       (.I0(\data_p1[60]_i_4 ),
        .I1(p_55_in),
        .I2(\data_p1[60]_i_4_0 [26]),
        .I3(\data_p1[60]_i_4_1 [26]),
        .I4(\data_p1[60]_i_4_2 [26]),
        .I5(gmem_AWADDR1136_out),
        .O(\trunc_ln_reg_2112_reg[26] ));
  LUT6 #(
    .INIT(64'h0000FFFF078F078F)) 
    \data_p1[27]_i_4 
       (.I0(\data_p1[60]_i_4 ),
        .I1(p_55_in),
        .I2(\data_p1[60]_i_4_0 [27]),
        .I3(\data_p1[60]_i_4_1 [27]),
        .I4(\data_p1[60]_i_4_2 [27]),
        .I5(gmem_AWADDR1136_out),
        .O(\trunc_ln_reg_2112_reg[27] ));
  LUT6 #(
    .INIT(64'h0000FFFF078F078F)) 
    \data_p1[28]_i_4 
       (.I0(\data_p1[60]_i_4 ),
        .I1(p_55_in),
        .I2(\data_p1[60]_i_4_0 [28]),
        .I3(\data_p1[60]_i_4_1 [28]),
        .I4(\data_p1[60]_i_4_2 [28]),
        .I5(gmem_AWADDR1136_out),
        .O(\trunc_ln_reg_2112_reg[28] ));
  LUT6 #(
    .INIT(64'h0000FFFF078F078F)) 
    \data_p1[29]_i_4 
       (.I0(\data_p1[60]_i_4 ),
        .I1(p_55_in),
        .I2(\data_p1[60]_i_4_0 [29]),
        .I3(\data_p1[60]_i_4_1 [29]),
        .I4(\data_p1[60]_i_4_2 [29]),
        .I5(gmem_AWADDR1136_out),
        .O(\trunc_ln_reg_2112_reg[29] ));
  LUT6 #(
    .INIT(64'h0000FFFF078F078F)) 
    \data_p1[2]_i_4 
       (.I0(\data_p1[60]_i_4 ),
        .I1(p_55_in),
        .I2(\data_p1[60]_i_4_0 [2]),
        .I3(\data_p1[60]_i_4_1 [2]),
        .I4(\data_p1[60]_i_4_2 [2]),
        .I5(gmem_AWADDR1136_out),
        .O(\trunc_ln_reg_2112_reg[2] ));
  LUT6 #(
    .INIT(64'h0000FFFF078F078F)) 
    \data_p1[30]_i_4 
       (.I0(\data_p1[60]_i_4 ),
        .I1(p_55_in),
        .I2(\data_p1[60]_i_4_0 [30]),
        .I3(\data_p1[60]_i_4_1 [30]),
        .I4(\data_p1[60]_i_4_2 [30]),
        .I5(gmem_AWADDR1136_out),
        .O(\trunc_ln_reg_2112_reg[30] ));
  LUT6 #(
    .INIT(64'h0000FFFF078F078F)) 
    \data_p1[31]_i_4 
       (.I0(\data_p1[60]_i_4 ),
        .I1(p_55_in),
        .I2(\data_p1[60]_i_4_0 [31]),
        .I3(\data_p1[60]_i_4_1 [31]),
        .I4(\data_p1[60]_i_4_2 [31]),
        .I5(gmem_AWADDR1136_out),
        .O(\trunc_ln_reg_2112_reg[31] ));
  LUT6 #(
    .INIT(64'h0000FFFF078F078F)) 
    \data_p1[32]_i_4 
       (.I0(\data_p1[60]_i_4 ),
        .I1(p_55_in),
        .I2(\data_p1[60]_i_4_0 [32]),
        .I3(\data_p1[60]_i_4_1 [32]),
        .I4(\data_p1[60]_i_4_2 [32]),
        .I5(gmem_AWADDR1136_out),
        .O(\trunc_ln_reg_2112_reg[32] ));
  LUT6 #(
    .INIT(64'h0000FFFF078F078F)) 
    \data_p1[33]_i_4 
       (.I0(\data_p1[60]_i_4 ),
        .I1(p_55_in),
        .I2(\data_p1[60]_i_4_0 [33]),
        .I3(\data_p1[60]_i_4_1 [33]),
        .I4(\data_p1[60]_i_4_2 [33]),
        .I5(gmem_AWADDR1136_out),
        .O(\trunc_ln_reg_2112_reg[33] ));
  LUT6 #(
    .INIT(64'h0000FFFF078F078F)) 
    \data_p1[34]_i_4 
       (.I0(\data_p1[60]_i_4 ),
        .I1(p_55_in),
        .I2(\data_p1[60]_i_4_0 [34]),
        .I3(\data_p1[60]_i_4_1 [34]),
        .I4(\data_p1[60]_i_4_2 [34]),
        .I5(gmem_AWADDR1136_out),
        .O(\trunc_ln_reg_2112_reg[34] ));
  LUT6 #(
    .INIT(64'h0000FFFF078F078F)) 
    \data_p1[35]_i_4 
       (.I0(\data_p1[60]_i_4 ),
        .I1(p_55_in),
        .I2(\data_p1[60]_i_4_0 [35]),
        .I3(\data_p1[60]_i_4_1 [35]),
        .I4(\data_p1[60]_i_4_2 [35]),
        .I5(gmem_AWADDR1136_out),
        .O(\trunc_ln_reg_2112_reg[35] ));
  LUT6 #(
    .INIT(64'h0000FFFF078F078F)) 
    \data_p1[36]_i_4 
       (.I0(\data_p1[60]_i_4 ),
        .I1(p_55_in),
        .I2(\data_p1[60]_i_4_0 [36]),
        .I3(\data_p1[60]_i_4_1 [36]),
        .I4(\data_p1[60]_i_4_2 [36]),
        .I5(gmem_AWADDR1136_out),
        .O(\trunc_ln_reg_2112_reg[36] ));
  LUT6 #(
    .INIT(64'h0000FFFF078F078F)) 
    \data_p1[37]_i_4 
       (.I0(\data_p1[60]_i_4 ),
        .I1(p_55_in),
        .I2(\data_p1[60]_i_4_0 [37]),
        .I3(\data_p1[60]_i_4_1 [37]),
        .I4(\data_p1[60]_i_4_2 [37]),
        .I5(gmem_AWADDR1136_out),
        .O(\trunc_ln_reg_2112_reg[37] ));
  LUT6 #(
    .INIT(64'h0000FFFF078F078F)) 
    \data_p1[38]_i_4 
       (.I0(\data_p1[60]_i_4 ),
        .I1(p_55_in),
        .I2(\data_p1[60]_i_4_0 [38]),
        .I3(\data_p1[60]_i_4_1 [38]),
        .I4(\data_p1[60]_i_4_2 [38]),
        .I5(gmem_AWADDR1136_out),
        .O(\trunc_ln_reg_2112_reg[38] ));
  LUT6 #(
    .INIT(64'h0000FFFF078F078F)) 
    \data_p1[39]_i_4 
       (.I0(\data_p1[60]_i_4 ),
        .I1(p_55_in),
        .I2(\data_p1[60]_i_4_0 [39]),
        .I3(\data_p1[60]_i_4_1 [39]),
        .I4(\data_p1[60]_i_4_2 [39]),
        .I5(gmem_AWADDR1136_out),
        .O(\trunc_ln_reg_2112_reg[39] ));
  LUT6 #(
    .INIT(64'h0000FFFF078F078F)) 
    \data_p1[3]_i_4 
       (.I0(\data_p1[60]_i_4 ),
        .I1(p_55_in),
        .I2(\data_p1[60]_i_4_0 [3]),
        .I3(\data_p1[60]_i_4_1 [3]),
        .I4(\data_p1[60]_i_4_2 [3]),
        .I5(gmem_AWADDR1136_out),
        .O(\trunc_ln_reg_2112_reg[3] ));
  LUT6 #(
    .INIT(64'h0000FFFF078F078F)) 
    \data_p1[40]_i_4 
       (.I0(\data_p1[60]_i_4 ),
        .I1(p_55_in),
        .I2(\data_p1[60]_i_4_0 [40]),
        .I3(\data_p1[60]_i_4_1 [40]),
        .I4(\data_p1[60]_i_4_2 [40]),
        .I5(gmem_AWADDR1136_out),
        .O(\trunc_ln_reg_2112_reg[40] ));
  LUT6 #(
    .INIT(64'h0000FFFF078F078F)) 
    \data_p1[41]_i_4 
       (.I0(\data_p1[60]_i_4 ),
        .I1(p_55_in),
        .I2(\data_p1[60]_i_4_0 [41]),
        .I3(\data_p1[60]_i_4_1 [41]),
        .I4(\data_p1[60]_i_4_2 [41]),
        .I5(gmem_AWADDR1136_out),
        .O(\trunc_ln_reg_2112_reg[41] ));
  LUT6 #(
    .INIT(64'h0000FFFF078F078F)) 
    \data_p1[42]_i_4 
       (.I0(\data_p1[60]_i_4 ),
        .I1(p_55_in),
        .I2(\data_p1[60]_i_4_0 [42]),
        .I3(\data_p1[60]_i_4_1 [42]),
        .I4(\data_p1[60]_i_4_2 [42]),
        .I5(gmem_AWADDR1136_out),
        .O(\trunc_ln_reg_2112_reg[42] ));
  LUT6 #(
    .INIT(64'h0000FFFF078F078F)) 
    \data_p1[43]_i_4 
       (.I0(\data_p1[60]_i_4 ),
        .I1(p_55_in),
        .I2(\data_p1[60]_i_4_0 [43]),
        .I3(\data_p1[60]_i_4_1 [43]),
        .I4(\data_p1[60]_i_4_2 [43]),
        .I5(gmem_AWADDR1136_out),
        .O(\trunc_ln_reg_2112_reg[43] ));
  LUT6 #(
    .INIT(64'h0000FFFF078F078F)) 
    \data_p1[44]_i_4 
       (.I0(\data_p1[60]_i_4 ),
        .I1(p_55_in),
        .I2(\data_p1[60]_i_4_0 [44]),
        .I3(\data_p1[60]_i_4_1 [44]),
        .I4(\data_p1[60]_i_4_2 [44]),
        .I5(gmem_AWADDR1136_out),
        .O(\trunc_ln_reg_2112_reg[44] ));
  LUT6 #(
    .INIT(64'h0000FFFF078F078F)) 
    \data_p1[45]_i_4 
       (.I0(\data_p1[60]_i_4 ),
        .I1(p_55_in),
        .I2(\data_p1[60]_i_4_0 [45]),
        .I3(\data_p1[60]_i_4_1 [45]),
        .I4(\data_p1[60]_i_4_2 [45]),
        .I5(gmem_AWADDR1136_out),
        .O(\trunc_ln_reg_2112_reg[45] ));
  LUT6 #(
    .INIT(64'h0000FFFF078F078F)) 
    \data_p1[46]_i_4 
       (.I0(\data_p1[60]_i_4 ),
        .I1(p_55_in),
        .I2(\data_p1[60]_i_4_0 [46]),
        .I3(\data_p1[60]_i_4_1 [46]),
        .I4(\data_p1[60]_i_4_2 [46]),
        .I5(gmem_AWADDR1136_out),
        .O(\trunc_ln_reg_2112_reg[46] ));
  LUT6 #(
    .INIT(64'h0000FFFF078F078F)) 
    \data_p1[47]_i_4 
       (.I0(\data_p1[60]_i_4 ),
        .I1(p_55_in),
        .I2(\data_p1[60]_i_4_0 [47]),
        .I3(\data_p1[60]_i_4_1 [47]),
        .I4(\data_p1[60]_i_4_2 [47]),
        .I5(gmem_AWADDR1136_out),
        .O(\trunc_ln_reg_2112_reg[47] ));
  LUT6 #(
    .INIT(64'h0000FFFF078F078F)) 
    \data_p1[48]_i_4 
       (.I0(\data_p1[60]_i_4 ),
        .I1(p_55_in),
        .I2(\data_p1[60]_i_4_0 [48]),
        .I3(\data_p1[60]_i_4_1 [48]),
        .I4(\data_p1[60]_i_4_2 [48]),
        .I5(gmem_AWADDR1136_out),
        .O(\trunc_ln_reg_2112_reg[48] ));
  LUT6 #(
    .INIT(64'h0000FFFF078F078F)) 
    \data_p1[49]_i_4 
       (.I0(\data_p1[60]_i_4 ),
        .I1(p_55_in),
        .I2(\data_p1[60]_i_4_0 [49]),
        .I3(\data_p1[60]_i_4_1 [49]),
        .I4(\data_p1[60]_i_4_2 [49]),
        .I5(gmem_AWADDR1136_out),
        .O(\trunc_ln_reg_2112_reg[49] ));
  LUT6 #(
    .INIT(64'h0000FFFF078F078F)) 
    \data_p1[4]_i_4 
       (.I0(\data_p1[60]_i_4 ),
        .I1(p_55_in),
        .I2(\data_p1[60]_i_4_0 [4]),
        .I3(\data_p1[60]_i_4_1 [4]),
        .I4(\data_p1[60]_i_4_2 [4]),
        .I5(gmem_AWADDR1136_out),
        .O(\trunc_ln_reg_2112_reg[4] ));
  LUT6 #(
    .INIT(64'h0000FFFF078F078F)) 
    \data_p1[50]_i_4 
       (.I0(\data_p1[60]_i_4 ),
        .I1(p_55_in),
        .I2(\data_p1[60]_i_4_0 [50]),
        .I3(\data_p1[60]_i_4_1 [50]),
        .I4(\data_p1[60]_i_4_2 [50]),
        .I5(gmem_AWADDR1136_out),
        .O(\trunc_ln_reg_2112_reg[50] ));
  LUT6 #(
    .INIT(64'h0000FFFF078F078F)) 
    \data_p1[51]_i_4 
       (.I0(\data_p1[60]_i_4 ),
        .I1(p_55_in),
        .I2(\data_p1[60]_i_4_0 [51]),
        .I3(\data_p1[60]_i_4_1 [51]),
        .I4(\data_p1[60]_i_4_2 [51]),
        .I5(gmem_AWADDR1136_out),
        .O(\trunc_ln_reg_2112_reg[51] ));
  LUT6 #(
    .INIT(64'h0000FFFF078F078F)) 
    \data_p1[52]_i_4 
       (.I0(\data_p1[60]_i_4 ),
        .I1(p_55_in),
        .I2(\data_p1[60]_i_4_0 [52]),
        .I3(\data_p1[60]_i_4_1 [52]),
        .I4(\data_p1[60]_i_4_2 [52]),
        .I5(gmem_AWADDR1136_out),
        .O(\trunc_ln_reg_2112_reg[52] ));
  LUT6 #(
    .INIT(64'h0000FFFF078F078F)) 
    \data_p1[53]_i_4 
       (.I0(\data_p1[60]_i_4 ),
        .I1(p_55_in),
        .I2(\data_p1[60]_i_4_0 [53]),
        .I3(\data_p1[60]_i_4_1 [53]),
        .I4(\data_p1[60]_i_4_2 [53]),
        .I5(gmem_AWADDR1136_out),
        .O(\trunc_ln_reg_2112_reg[53] ));
  LUT6 #(
    .INIT(64'h0000FFFF078F078F)) 
    \data_p1[54]_i_4 
       (.I0(\data_p1[60]_i_4 ),
        .I1(p_55_in),
        .I2(\data_p1[60]_i_4_0 [54]),
        .I3(\data_p1[60]_i_4_1 [54]),
        .I4(\data_p1[60]_i_4_2 [54]),
        .I5(gmem_AWADDR1136_out),
        .O(\trunc_ln_reg_2112_reg[54] ));
  LUT6 #(
    .INIT(64'h0000FFFF078F078F)) 
    \data_p1[55]_i_4 
       (.I0(\data_p1[60]_i_4 ),
        .I1(p_55_in),
        .I2(\data_p1[60]_i_4_0 [55]),
        .I3(\data_p1[60]_i_4_1 [55]),
        .I4(\data_p1[60]_i_4_2 [55]),
        .I5(gmem_AWADDR1136_out),
        .O(\trunc_ln_reg_2112_reg[55] ));
  LUT6 #(
    .INIT(64'h0000FFFF078F078F)) 
    \data_p1[56]_i_4 
       (.I0(\data_p1[60]_i_4 ),
        .I1(p_55_in),
        .I2(\data_p1[60]_i_4_0 [56]),
        .I3(\data_p1[60]_i_4_1 [56]),
        .I4(\data_p1[60]_i_4_2 [56]),
        .I5(gmem_AWADDR1136_out),
        .O(\trunc_ln_reg_2112_reg[56] ));
  LUT6 #(
    .INIT(64'h0000FFFF078F078F)) 
    \data_p1[57]_i_4 
       (.I0(\data_p1[60]_i_4 ),
        .I1(p_55_in),
        .I2(\data_p1[60]_i_4_0 [57]),
        .I3(\data_p1[60]_i_4_1 [57]),
        .I4(\data_p1[60]_i_4_2 [57]),
        .I5(gmem_AWADDR1136_out),
        .O(\trunc_ln_reg_2112_reg[57] ));
  LUT6 #(
    .INIT(64'h0000FFFF078F078F)) 
    \data_p1[58]_i_4 
       (.I0(\data_p1[60]_i_4 ),
        .I1(p_55_in),
        .I2(\data_p1[60]_i_4_0 [58]),
        .I3(\data_p1[60]_i_4_1 [58]),
        .I4(\data_p1[60]_i_4_2 [58]),
        .I5(gmem_AWADDR1136_out),
        .O(\trunc_ln_reg_2112_reg[58] ));
  LUT6 #(
    .INIT(64'h0000FFFF078F078F)) 
    \data_p1[59]_i_4 
       (.I0(\data_p1[60]_i_4 ),
        .I1(p_55_in),
        .I2(\data_p1[60]_i_4_0 [59]),
        .I3(\data_p1[60]_i_4_1 [59]),
        .I4(\data_p1[60]_i_4_2 [59]),
        .I5(gmem_AWADDR1136_out),
        .O(\trunc_ln_reg_2112_reg[59] ));
  LUT6 #(
    .INIT(64'h0000FFFF078F078F)) 
    \data_p1[5]_i_4 
       (.I0(\data_p1[60]_i_4 ),
        .I1(p_55_in),
        .I2(\data_p1[60]_i_4_0 [5]),
        .I3(\data_p1[60]_i_4_1 [5]),
        .I4(\data_p1[60]_i_4_2 [5]),
        .I5(gmem_AWADDR1136_out),
        .O(\trunc_ln_reg_2112_reg[5] ));
  LUT6 #(
    .INIT(64'h0000FFFF078F078F)) 
    \data_p1[60]_i_6 
       (.I0(\data_p1[60]_i_4 ),
        .I1(p_55_in),
        .I2(\data_p1[60]_i_4_0 [60]),
        .I3(\data_p1[60]_i_4_1 [60]),
        .I4(\data_p1[60]_i_4_2 [60]),
        .I5(gmem_AWADDR1136_out),
        .O(\trunc_ln_reg_2112_reg[60] ));
  LUT6 #(
    .INIT(64'h0000FFFF078F078F)) 
    \data_p1[6]_i_4 
       (.I0(\data_p1[60]_i_4 ),
        .I1(p_55_in),
        .I2(\data_p1[60]_i_4_0 [6]),
        .I3(\data_p1[60]_i_4_1 [6]),
        .I4(\data_p1[60]_i_4_2 [6]),
        .I5(gmem_AWADDR1136_out),
        .O(\trunc_ln_reg_2112_reg[6] ));
  LUT6 #(
    .INIT(64'h0000FFFF078F078F)) 
    \data_p1[7]_i_4 
       (.I0(\data_p1[60]_i_4 ),
        .I1(p_55_in),
        .I2(\data_p1[60]_i_4_0 [7]),
        .I3(\data_p1[60]_i_4_1 [7]),
        .I4(\data_p1[60]_i_4_2 [7]),
        .I5(gmem_AWADDR1136_out),
        .O(\trunc_ln_reg_2112_reg[7] ));
  LUT6 #(
    .INIT(64'h0000FFFF078F078F)) 
    \data_p1[8]_i_4 
       (.I0(\data_p1[60]_i_4 ),
        .I1(p_55_in),
        .I2(\data_p1[60]_i_4_0 [8]),
        .I3(\data_p1[60]_i_4_1 [8]),
        .I4(\data_p1[60]_i_4_2 [8]),
        .I5(gmem_AWADDR1136_out),
        .O(\trunc_ln_reg_2112_reg[8] ));
  LUT6 #(
    .INIT(64'h0000FFFF078F078F)) 
    \data_p1[9]_i_4 
       (.I0(\data_p1[60]_i_4 ),
        .I1(p_55_in),
        .I2(\data_p1[60]_i_4_0 [9]),
        .I3(\data_p1[60]_i_4_1 [9]),
        .I4(\data_p1[60]_i_4_2 [9]),
        .I5(gmem_AWADDR1136_out),
        .O(\trunc_ln_reg_2112_reg[9] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \data_p2[0]_i_2 
       (.I0(\data_p2[60]_i_18_n_0 ),
        .I1(\data_p1_reg[60] [0]),
        .I2(\data_p2[60]_i_19_n_0 ),
        .I3(\data_p1_reg[60]_0 [0]),
        .I4(gmem_AWADDR1213_out),
        .I5(\data_p1_reg[60]_1 [0]),
        .O(\trunc_ln61_9_reg_2310_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \data_p2[10]_i_2 
       (.I0(\data_p2[60]_i_18_n_0 ),
        .I1(\data_p1_reg[60] [10]),
        .I2(\data_p2[60]_i_19_n_0 ),
        .I3(\data_p1_reg[60]_0 [10]),
        .I4(gmem_AWADDR1213_out),
        .I5(\data_p1_reg[60]_1 [10]),
        .O(\trunc_ln61_9_reg_2310_reg[10] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \data_p2[11]_i_2 
       (.I0(\data_p2[60]_i_18_n_0 ),
        .I1(\data_p1_reg[60] [11]),
        .I2(\data_p2[60]_i_19_n_0 ),
        .I3(\data_p1_reg[60]_0 [11]),
        .I4(gmem_AWADDR1213_out),
        .I5(\data_p1_reg[60]_1 [11]),
        .O(\trunc_ln61_9_reg_2310_reg[11] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \data_p2[12]_i_2 
       (.I0(\data_p2[60]_i_18_n_0 ),
        .I1(\data_p1_reg[60] [12]),
        .I2(\data_p2[60]_i_19_n_0 ),
        .I3(\data_p1_reg[60]_0 [12]),
        .I4(gmem_AWADDR1213_out),
        .I5(\data_p1_reg[60]_1 [12]),
        .O(\trunc_ln61_9_reg_2310_reg[12] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \data_p2[13]_i_2 
       (.I0(\data_p2[60]_i_18_n_0 ),
        .I1(\data_p1_reg[60] [13]),
        .I2(\data_p2[60]_i_19_n_0 ),
        .I3(\data_p1_reg[60]_0 [13]),
        .I4(gmem_AWADDR1213_out),
        .I5(\data_p1_reg[60]_1 [13]),
        .O(\trunc_ln61_9_reg_2310_reg[13] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \data_p2[14]_i_2 
       (.I0(\data_p2[60]_i_18_n_0 ),
        .I1(\data_p1_reg[60] [14]),
        .I2(\data_p2[60]_i_19_n_0 ),
        .I3(\data_p1_reg[60]_0 [14]),
        .I4(gmem_AWADDR1213_out),
        .I5(\data_p1_reg[60]_1 [14]),
        .O(\trunc_ln61_9_reg_2310_reg[14] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \data_p2[15]_i_2 
       (.I0(\data_p2[60]_i_18_n_0 ),
        .I1(\data_p1_reg[60] [15]),
        .I2(\data_p2[60]_i_19_n_0 ),
        .I3(\data_p1_reg[60]_0 [15]),
        .I4(gmem_AWADDR1213_out),
        .I5(\data_p1_reg[60]_1 [15]),
        .O(\trunc_ln61_9_reg_2310_reg[15] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \data_p2[16]_i_2 
       (.I0(\data_p2[60]_i_18_n_0 ),
        .I1(\data_p1_reg[60] [16]),
        .I2(\data_p2[60]_i_19_n_0 ),
        .I3(\data_p1_reg[60]_0 [16]),
        .I4(gmem_AWADDR1213_out),
        .I5(\data_p1_reg[60]_1 [16]),
        .O(\trunc_ln61_9_reg_2310_reg[16] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \data_p2[17]_i_2 
       (.I0(\data_p2[60]_i_18_n_0 ),
        .I1(\data_p1_reg[60] [17]),
        .I2(\data_p2[60]_i_19_n_0 ),
        .I3(\data_p1_reg[60]_0 [17]),
        .I4(gmem_AWADDR1213_out),
        .I5(\data_p1_reg[60]_1 [17]),
        .O(\trunc_ln61_9_reg_2310_reg[17] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \data_p2[18]_i_2 
       (.I0(\data_p2[60]_i_18_n_0 ),
        .I1(\data_p1_reg[60] [18]),
        .I2(\data_p2[60]_i_19_n_0 ),
        .I3(\data_p1_reg[60]_0 [18]),
        .I4(gmem_AWADDR1213_out),
        .I5(\data_p1_reg[60]_1 [18]),
        .O(\trunc_ln61_9_reg_2310_reg[18] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \data_p2[19]_i_2 
       (.I0(\data_p2[60]_i_18_n_0 ),
        .I1(\data_p1_reg[60] [19]),
        .I2(\data_p2[60]_i_19_n_0 ),
        .I3(\data_p1_reg[60]_0 [19]),
        .I4(gmem_AWADDR1213_out),
        .I5(\data_p1_reg[60]_1 [19]),
        .O(\trunc_ln61_9_reg_2310_reg[19] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \data_p2[1]_i_2 
       (.I0(\data_p2[60]_i_18_n_0 ),
        .I1(\data_p1_reg[60] [1]),
        .I2(\data_p2[60]_i_19_n_0 ),
        .I3(\data_p1_reg[60]_0 [1]),
        .I4(gmem_AWADDR1213_out),
        .I5(\data_p1_reg[60]_1 [1]),
        .O(\trunc_ln61_9_reg_2310_reg[1] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \data_p2[20]_i_2 
       (.I0(\data_p2[60]_i_18_n_0 ),
        .I1(\data_p1_reg[60] [20]),
        .I2(\data_p2[60]_i_19_n_0 ),
        .I3(\data_p1_reg[60]_0 [20]),
        .I4(gmem_AWADDR1213_out),
        .I5(\data_p1_reg[60]_1 [20]),
        .O(\trunc_ln61_9_reg_2310_reg[20] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \data_p2[21]_i_2 
       (.I0(\data_p2[60]_i_18_n_0 ),
        .I1(\data_p1_reg[60] [21]),
        .I2(\data_p2[60]_i_19_n_0 ),
        .I3(\data_p1_reg[60]_0 [21]),
        .I4(gmem_AWADDR1213_out),
        .I5(\data_p1_reg[60]_1 [21]),
        .O(\trunc_ln61_9_reg_2310_reg[21] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \data_p2[22]_i_2 
       (.I0(\data_p2[60]_i_18_n_0 ),
        .I1(\data_p1_reg[60] [22]),
        .I2(\data_p2[60]_i_19_n_0 ),
        .I3(\data_p1_reg[60]_0 [22]),
        .I4(gmem_AWADDR1213_out),
        .I5(\data_p1_reg[60]_1 [22]),
        .O(\trunc_ln61_9_reg_2310_reg[22] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \data_p2[23]_i_2 
       (.I0(\data_p2[60]_i_18_n_0 ),
        .I1(\data_p1_reg[60] [23]),
        .I2(\data_p2[60]_i_19_n_0 ),
        .I3(\data_p1_reg[60]_0 [23]),
        .I4(gmem_AWADDR1213_out),
        .I5(\data_p1_reg[60]_1 [23]),
        .O(\trunc_ln61_9_reg_2310_reg[23] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \data_p2[24]_i_2 
       (.I0(\data_p2[60]_i_18_n_0 ),
        .I1(\data_p1_reg[60] [24]),
        .I2(\data_p2[60]_i_19_n_0 ),
        .I3(\data_p1_reg[60]_0 [24]),
        .I4(gmem_AWADDR1213_out),
        .I5(\data_p1_reg[60]_1 [24]),
        .O(\trunc_ln61_9_reg_2310_reg[24] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \data_p2[25]_i_2 
       (.I0(\data_p2[60]_i_18_n_0 ),
        .I1(\data_p1_reg[60] [25]),
        .I2(\data_p2[60]_i_19_n_0 ),
        .I3(\data_p1_reg[60]_0 [25]),
        .I4(gmem_AWADDR1213_out),
        .I5(\data_p1_reg[60]_1 [25]),
        .O(\trunc_ln61_9_reg_2310_reg[25] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \data_p2[26]_i_2 
       (.I0(\data_p2[60]_i_18_n_0 ),
        .I1(\data_p1_reg[60] [26]),
        .I2(\data_p2[60]_i_19_n_0 ),
        .I3(\data_p1_reg[60]_0 [26]),
        .I4(gmem_AWADDR1213_out),
        .I5(\data_p1_reg[60]_1 [26]),
        .O(\trunc_ln61_9_reg_2310_reg[26] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \data_p2[27]_i_2 
       (.I0(\data_p2[60]_i_18_n_0 ),
        .I1(\data_p1_reg[60] [27]),
        .I2(\data_p2[60]_i_19_n_0 ),
        .I3(\data_p1_reg[60]_0 [27]),
        .I4(gmem_AWADDR1213_out),
        .I5(\data_p1_reg[60]_1 [27]),
        .O(\trunc_ln61_9_reg_2310_reg[27] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \data_p2[28]_i_2 
       (.I0(\data_p2[60]_i_18_n_0 ),
        .I1(\data_p1_reg[60] [28]),
        .I2(\data_p2[60]_i_19_n_0 ),
        .I3(\data_p1_reg[60]_0 [28]),
        .I4(gmem_AWADDR1213_out),
        .I5(\data_p1_reg[60]_1 [28]),
        .O(\trunc_ln61_9_reg_2310_reg[28] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \data_p2[29]_i_2 
       (.I0(\data_p2[60]_i_18_n_0 ),
        .I1(\data_p1_reg[60] [29]),
        .I2(\data_p2[60]_i_19_n_0 ),
        .I3(\data_p1_reg[60]_0 [29]),
        .I4(gmem_AWADDR1213_out),
        .I5(\data_p1_reg[60]_1 [29]),
        .O(\trunc_ln61_9_reg_2310_reg[29] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \data_p2[2]_i_2 
       (.I0(\data_p2[60]_i_18_n_0 ),
        .I1(\data_p1_reg[60] [2]),
        .I2(\data_p2[60]_i_19_n_0 ),
        .I3(\data_p1_reg[60]_0 [2]),
        .I4(gmem_AWADDR1213_out),
        .I5(\data_p1_reg[60]_1 [2]),
        .O(\trunc_ln61_9_reg_2310_reg[2] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \data_p2[30]_i_2 
       (.I0(\data_p2[60]_i_18_n_0 ),
        .I1(\data_p1_reg[60] [30]),
        .I2(\data_p2[60]_i_19_n_0 ),
        .I3(\data_p1_reg[60]_0 [30]),
        .I4(gmem_AWADDR1213_out),
        .I5(\data_p1_reg[60]_1 [30]),
        .O(\trunc_ln61_9_reg_2310_reg[30] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \data_p2[31]_i_2 
       (.I0(\data_p2[60]_i_18_n_0 ),
        .I1(\data_p1_reg[60] [31]),
        .I2(\data_p2[60]_i_19_n_0 ),
        .I3(\data_p1_reg[60]_0 [31]),
        .I4(gmem_AWADDR1213_out),
        .I5(\data_p1_reg[60]_1 [31]),
        .O(\trunc_ln61_9_reg_2310_reg[31] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \data_p2[32]_i_2 
       (.I0(\data_p2[60]_i_18_n_0 ),
        .I1(\data_p1_reg[60] [32]),
        .I2(\data_p2[60]_i_19_n_0 ),
        .I3(\data_p1_reg[60]_0 [32]),
        .I4(gmem_AWADDR1213_out),
        .I5(\data_p1_reg[60]_1 [32]),
        .O(\trunc_ln61_9_reg_2310_reg[32] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \data_p2[33]_i_2 
       (.I0(\data_p2[60]_i_18_n_0 ),
        .I1(\data_p1_reg[60] [33]),
        .I2(\data_p2[60]_i_19_n_0 ),
        .I3(\data_p1_reg[60]_0 [33]),
        .I4(gmem_AWADDR1213_out),
        .I5(\data_p1_reg[60]_1 [33]),
        .O(\trunc_ln61_9_reg_2310_reg[33] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \data_p2[34]_i_2 
       (.I0(\data_p2[60]_i_18_n_0 ),
        .I1(\data_p1_reg[60] [34]),
        .I2(\data_p2[60]_i_19_n_0 ),
        .I3(\data_p1_reg[60]_0 [34]),
        .I4(gmem_AWADDR1213_out),
        .I5(\data_p1_reg[60]_1 [34]),
        .O(\trunc_ln61_9_reg_2310_reg[34] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \data_p2[35]_i_2 
       (.I0(\data_p2[60]_i_18_n_0 ),
        .I1(\data_p1_reg[60] [35]),
        .I2(\data_p2[60]_i_19_n_0 ),
        .I3(\data_p1_reg[60]_0 [35]),
        .I4(gmem_AWADDR1213_out),
        .I5(\data_p1_reg[60]_1 [35]),
        .O(\trunc_ln61_9_reg_2310_reg[35] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \data_p2[36]_i_2 
       (.I0(\data_p2[60]_i_18_n_0 ),
        .I1(\data_p1_reg[60] [36]),
        .I2(\data_p2[60]_i_19_n_0 ),
        .I3(\data_p1_reg[60]_0 [36]),
        .I4(gmem_AWADDR1213_out),
        .I5(\data_p1_reg[60]_1 [36]),
        .O(\trunc_ln61_9_reg_2310_reg[36] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \data_p2[37]_i_2 
       (.I0(\data_p2[60]_i_18_n_0 ),
        .I1(\data_p1_reg[60] [37]),
        .I2(\data_p2[60]_i_19_n_0 ),
        .I3(\data_p1_reg[60]_0 [37]),
        .I4(gmem_AWADDR1213_out),
        .I5(\data_p1_reg[60]_1 [37]),
        .O(\trunc_ln61_9_reg_2310_reg[37] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \data_p2[38]_i_2 
       (.I0(\data_p2[60]_i_18_n_0 ),
        .I1(\data_p1_reg[60] [38]),
        .I2(\data_p2[60]_i_19_n_0 ),
        .I3(\data_p1_reg[60]_0 [38]),
        .I4(gmem_AWADDR1213_out),
        .I5(\data_p1_reg[60]_1 [38]),
        .O(\trunc_ln61_9_reg_2310_reg[38] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \data_p2[39]_i_2 
       (.I0(\data_p2[60]_i_18_n_0 ),
        .I1(\data_p1_reg[60] [39]),
        .I2(\data_p2[60]_i_19_n_0 ),
        .I3(\data_p1_reg[60]_0 [39]),
        .I4(gmem_AWADDR1213_out),
        .I5(\data_p1_reg[60]_1 [39]),
        .O(\trunc_ln61_9_reg_2310_reg[39] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \data_p2[3]_i_2 
       (.I0(\data_p2[60]_i_18_n_0 ),
        .I1(\data_p1_reg[60] [3]),
        .I2(\data_p2[60]_i_19_n_0 ),
        .I3(\data_p1_reg[60]_0 [3]),
        .I4(gmem_AWADDR1213_out),
        .I5(\data_p1_reg[60]_1 [3]),
        .O(\trunc_ln61_9_reg_2310_reg[3] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \data_p2[40]_i_2 
       (.I0(\data_p2[60]_i_18_n_0 ),
        .I1(\data_p1_reg[60] [40]),
        .I2(\data_p2[60]_i_19_n_0 ),
        .I3(\data_p1_reg[60]_0 [40]),
        .I4(gmem_AWADDR1213_out),
        .I5(\data_p1_reg[60]_1 [40]),
        .O(\trunc_ln61_9_reg_2310_reg[40] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \data_p2[41]_i_2 
       (.I0(\data_p2[60]_i_18_n_0 ),
        .I1(\data_p1_reg[60] [41]),
        .I2(\data_p2[60]_i_19_n_0 ),
        .I3(\data_p1_reg[60]_0 [41]),
        .I4(gmem_AWADDR1213_out),
        .I5(\data_p1_reg[60]_1 [41]),
        .O(\trunc_ln61_9_reg_2310_reg[41] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \data_p2[42]_i_2 
       (.I0(\data_p2[60]_i_18_n_0 ),
        .I1(\data_p1_reg[60] [42]),
        .I2(\data_p2[60]_i_19_n_0 ),
        .I3(\data_p1_reg[60]_0 [42]),
        .I4(gmem_AWADDR1213_out),
        .I5(\data_p1_reg[60]_1 [42]),
        .O(\trunc_ln61_9_reg_2310_reg[42] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \data_p2[43]_i_2 
       (.I0(\data_p2[60]_i_18_n_0 ),
        .I1(\data_p1_reg[60] [43]),
        .I2(\data_p2[60]_i_19_n_0 ),
        .I3(\data_p1_reg[60]_0 [43]),
        .I4(gmem_AWADDR1213_out),
        .I5(\data_p1_reg[60]_1 [43]),
        .O(\trunc_ln61_9_reg_2310_reg[43] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \data_p2[44]_i_2 
       (.I0(\data_p2[60]_i_18_n_0 ),
        .I1(\data_p1_reg[60] [44]),
        .I2(\data_p2[60]_i_19_n_0 ),
        .I3(\data_p1_reg[60]_0 [44]),
        .I4(gmem_AWADDR1213_out),
        .I5(\data_p1_reg[60]_1 [44]),
        .O(\trunc_ln61_9_reg_2310_reg[44] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \data_p2[45]_i_2 
       (.I0(\data_p2[60]_i_18_n_0 ),
        .I1(\data_p1_reg[60] [45]),
        .I2(\data_p2[60]_i_19_n_0 ),
        .I3(\data_p1_reg[60]_0 [45]),
        .I4(gmem_AWADDR1213_out),
        .I5(\data_p1_reg[60]_1 [45]),
        .O(\trunc_ln61_9_reg_2310_reg[45] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \data_p2[46]_i_2 
       (.I0(\data_p2[60]_i_18_n_0 ),
        .I1(\data_p1_reg[60] [46]),
        .I2(\data_p2[60]_i_19_n_0 ),
        .I3(\data_p1_reg[60]_0 [46]),
        .I4(gmem_AWADDR1213_out),
        .I5(\data_p1_reg[60]_1 [46]),
        .O(\trunc_ln61_9_reg_2310_reg[46] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \data_p2[47]_i_2 
       (.I0(\data_p2[60]_i_18_n_0 ),
        .I1(\data_p1_reg[60] [47]),
        .I2(\data_p2[60]_i_19_n_0 ),
        .I3(\data_p1_reg[60]_0 [47]),
        .I4(gmem_AWADDR1213_out),
        .I5(\data_p1_reg[60]_1 [47]),
        .O(\trunc_ln61_9_reg_2310_reg[47] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \data_p2[48]_i_2 
       (.I0(\data_p2[60]_i_18_n_0 ),
        .I1(\data_p1_reg[60] [48]),
        .I2(\data_p2[60]_i_19_n_0 ),
        .I3(\data_p1_reg[60]_0 [48]),
        .I4(gmem_AWADDR1213_out),
        .I5(\data_p1_reg[60]_1 [48]),
        .O(\trunc_ln61_9_reg_2310_reg[48] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \data_p2[49]_i_2 
       (.I0(\data_p2[60]_i_18_n_0 ),
        .I1(\data_p1_reg[60] [49]),
        .I2(\data_p2[60]_i_19_n_0 ),
        .I3(\data_p1_reg[60]_0 [49]),
        .I4(gmem_AWADDR1213_out),
        .I5(\data_p1_reg[60]_1 [49]),
        .O(\trunc_ln61_9_reg_2310_reg[49] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \data_p2[4]_i_2 
       (.I0(\data_p2[60]_i_18_n_0 ),
        .I1(\data_p1_reg[60] [4]),
        .I2(\data_p2[60]_i_19_n_0 ),
        .I3(\data_p1_reg[60]_0 [4]),
        .I4(gmem_AWADDR1213_out),
        .I5(\data_p1_reg[60]_1 [4]),
        .O(\trunc_ln61_9_reg_2310_reg[4] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \data_p2[50]_i_2 
       (.I0(\data_p2[60]_i_18_n_0 ),
        .I1(\data_p1_reg[60] [50]),
        .I2(\data_p2[60]_i_19_n_0 ),
        .I3(\data_p1_reg[60]_0 [50]),
        .I4(gmem_AWADDR1213_out),
        .I5(\data_p1_reg[60]_1 [50]),
        .O(\trunc_ln61_9_reg_2310_reg[50] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \data_p2[51]_i_2 
       (.I0(\data_p2[60]_i_18_n_0 ),
        .I1(\data_p1_reg[60] [51]),
        .I2(\data_p2[60]_i_19_n_0 ),
        .I3(\data_p1_reg[60]_0 [51]),
        .I4(gmem_AWADDR1213_out),
        .I5(\data_p1_reg[60]_1 [51]),
        .O(\trunc_ln61_9_reg_2310_reg[51] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \data_p2[52]_i_2 
       (.I0(\data_p2[60]_i_18_n_0 ),
        .I1(\data_p1_reg[60] [52]),
        .I2(\data_p2[60]_i_19_n_0 ),
        .I3(\data_p1_reg[60]_0 [52]),
        .I4(gmem_AWADDR1213_out),
        .I5(\data_p1_reg[60]_1 [52]),
        .O(\trunc_ln61_9_reg_2310_reg[52] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \data_p2[53]_i_2 
       (.I0(\data_p2[60]_i_18_n_0 ),
        .I1(\data_p1_reg[60] [53]),
        .I2(\data_p2[60]_i_19_n_0 ),
        .I3(\data_p1_reg[60]_0 [53]),
        .I4(gmem_AWADDR1213_out),
        .I5(\data_p1_reg[60]_1 [53]),
        .O(\trunc_ln61_9_reg_2310_reg[53] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \data_p2[54]_i_2 
       (.I0(\data_p2[60]_i_18_n_0 ),
        .I1(\data_p1_reg[60] [54]),
        .I2(\data_p2[60]_i_19_n_0 ),
        .I3(\data_p1_reg[60]_0 [54]),
        .I4(gmem_AWADDR1213_out),
        .I5(\data_p1_reg[60]_1 [54]),
        .O(\trunc_ln61_9_reg_2310_reg[54] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \data_p2[55]_i_2 
       (.I0(\data_p2[60]_i_18_n_0 ),
        .I1(\data_p1_reg[60] [55]),
        .I2(\data_p2[60]_i_19_n_0 ),
        .I3(\data_p1_reg[60]_0 [55]),
        .I4(gmem_AWADDR1213_out),
        .I5(\data_p1_reg[60]_1 [55]),
        .O(\trunc_ln61_9_reg_2310_reg[55] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \data_p2[56]_i_2 
       (.I0(\data_p2[60]_i_18_n_0 ),
        .I1(\data_p1_reg[60] [56]),
        .I2(\data_p2[60]_i_19_n_0 ),
        .I3(\data_p1_reg[60]_0 [56]),
        .I4(gmem_AWADDR1213_out),
        .I5(\data_p1_reg[60]_1 [56]),
        .O(\trunc_ln61_9_reg_2310_reg[56] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \data_p2[57]_i_2 
       (.I0(\data_p2[60]_i_18_n_0 ),
        .I1(\data_p1_reg[60] [57]),
        .I2(\data_p2[60]_i_19_n_0 ),
        .I3(\data_p1_reg[60]_0 [57]),
        .I4(gmem_AWADDR1213_out),
        .I5(\data_p1_reg[60]_1 [57]),
        .O(\trunc_ln61_9_reg_2310_reg[57] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \data_p2[58]_i_2 
       (.I0(\data_p2[60]_i_18_n_0 ),
        .I1(\data_p1_reg[60] [58]),
        .I2(\data_p2[60]_i_19_n_0 ),
        .I3(\data_p1_reg[60]_0 [58]),
        .I4(gmem_AWADDR1213_out),
        .I5(\data_p1_reg[60]_1 [58]),
        .O(\trunc_ln61_9_reg_2310_reg[58] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \data_p2[59]_i_2 
       (.I0(\data_p2[60]_i_18_n_0 ),
        .I1(\data_p1_reg[60] [59]),
        .I2(\data_p2[60]_i_19_n_0 ),
        .I3(\data_p1_reg[60]_0 [59]),
        .I4(gmem_AWADDR1213_out),
        .I5(\data_p1_reg[60]_1 [59]),
        .O(\trunc_ln61_9_reg_2310_reg[59] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \data_p2[5]_i_2 
       (.I0(\data_p2[60]_i_18_n_0 ),
        .I1(\data_p1_reg[60] [5]),
        .I2(\data_p2[60]_i_19_n_0 ),
        .I3(\data_p1_reg[60]_0 [5]),
        .I4(gmem_AWADDR1213_out),
        .I5(\data_p1_reg[60]_1 [5]),
        .O(\trunc_ln61_9_reg_2310_reg[5] ));
  LUT6 #(
    .INIT(64'h0000000080800080)) 
    \data_p2[60]_i_13 
       (.I0(p_212_in),
        .I1(\ap_CS_fsm_reg[12]_0 [1]),
        .I2(\ap_CS_fsm_reg[1]_1 ),
        .I3(p_207_in),
        .I4(full_n_reg_0),
        .I5(\ap_CS_fsm_reg[2] ),
        .O(gmem_AWADDR1213_out));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[60]_i_15 
       (.I0(icmp_ln59_7_reg_2262),
        .I1(and_ln58_7_reg_2258),
        .O(\icmp_ln59_7_reg_2262_reg[0] ));
  LUT6 #(
    .INIT(64'h0000080008000800)) 
    \data_p2[60]_i_18 
       (.I0(p_57_in),
        .I1(p_200_in),
        .I2(gmem_AWADDR1213_out),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(p_207_in),
        .I5(\ap_CS_fsm_reg[12] ),
        .O(\data_p2[60]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'h00008000)) 
    \data_p2[60]_i_19 
       (.I0(\ap_CS_fsm_reg[12] ),
        .I1(icmp_ln59_10_reg_2328),
        .I2(and_ln58_10_reg_2324),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(gmem_AWADDR1213_out),
        .O(\data_p2[60]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \data_p2[60]_i_20 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(and_ln58_10_reg_2324),
        .I2(icmp_ln59_10_reg_2328),
        .I3(\ap_CS_fsm_reg[12] ),
        .O(gmem_AWADDR1205_out));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \data_p2[60]_i_22 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(and_ln58_1_reg_2126),
        .I2(icmp_ln59_1_reg_2130),
        .I3(p_55_in),
        .O(gmem_AWADDR1));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \data_p2[60]_i_28 
       (.I0(icmp_ln59_1_reg_2130),
        .I1(and_ln58_1_reg_2126),
        .I2(full_n_reg_0),
        .O(\icmp_ln59_1_reg_2130_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \data_p2[60]_i_29 
       (.I0(and_ln58_7_reg_2258),
        .I1(icmp_ln59_7_reg_2262),
        .I2(full_n_reg_0),
        .O(\and_ln58_7_reg_2258_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \data_p2[60]_i_30 
       (.I0(and_ln58_4_reg_2192),
        .I1(icmp_ln59_4_reg_2196),
        .I2(full_n_reg_0),
        .O(\and_ln58_4_reg_2192_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \data_p2[60]_i_33 
       (.I0(icmp_ln59_6_reg_2240),
        .I1(and_ln58_6_reg_2236),
        .I2(full_n_reg_0),
        .O(\icmp_ln59_6_reg_2240_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \data_p2[60]_i_34 
       (.I0(and_ln58_2_reg_2148),
        .I1(icmp_ln59_2_reg_2152),
        .I2(full_n_reg_0),
        .O(\and_ln58_2_reg_2148_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \data_p2[60]_i_35 
       (.I0(and_ln58_3_reg_2170),
        .I1(icmp_ln59_3_reg_2174),
        .I2(full_n_reg_0),
        .O(\and_ln58_3_reg_2170_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT5 #(
    .INIT(32'hFFFF8000)) 
    \data_p2[60]_i_4 
       (.I0(\ap_CS_fsm_reg[12] ),
        .I1(icmp_ln59_10_reg_2328),
        .I2(and_ln58_10_reg_2324),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(gmem_AWADDR1213_out),
        .O(\icmp_ln59_10_reg_2328_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF0808080)) 
    \data_p2[60]_i_6 
       (.I0(p_60_in),
        .I1(p_171_in),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\icmp_ln59_7_reg_2262_reg[0] ),
        .I4(p_59_in),
        .I5(gmem_AWADDR1184_out),
        .O(ap_enable_reg_pp0_iter0_reg_3));
  LUT6 #(
    .INIT(64'hFFFFFFFFF0808080)) 
    \data_p2[60]_i_7 
       (.I0(p_57_in),
        .I1(p_200_in),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(p_198_in),
        .I4(p_52_in),
        .I5(gmem_AWADDR1160_out),
        .O(ap_enable_reg_pp0_iter0_reg_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \data_p2[60]_i_8 
       (.I0(\data_p2[60]_i_18_n_0 ),
        .I1(\data_p1_reg[60] [60]),
        .I2(\data_p2[60]_i_19_n_0 ),
        .I3(\data_p1_reg[60]_0 [60]),
        .I4(gmem_AWADDR1213_out),
        .I5(\data_p1_reg[60]_1 [60]),
        .O(\trunc_ln61_9_reg_2310_reg[60] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEAAAAAAA)) 
    \data_p2[60]_i_9 
       (.I0(gmem_AWADDR1205_out),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(icmp_ln59_9_reg_2306),
        .I3(and_ln58_9_reg_2302),
        .I4(p_57_in),
        .I5(gmem_AWADDR1213_out),
        .O(ap_enable_reg_pp0_iter0_reg));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \data_p2[6]_i_2 
       (.I0(\data_p2[60]_i_18_n_0 ),
        .I1(\data_p1_reg[60] [6]),
        .I2(\data_p2[60]_i_19_n_0 ),
        .I3(\data_p1_reg[60]_0 [6]),
        .I4(gmem_AWADDR1213_out),
        .I5(\data_p1_reg[60]_1 [6]),
        .O(\trunc_ln61_9_reg_2310_reg[6] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \data_p2[7]_i_2 
       (.I0(\data_p2[60]_i_18_n_0 ),
        .I1(\data_p1_reg[60] [7]),
        .I2(\data_p2[60]_i_19_n_0 ),
        .I3(\data_p1_reg[60]_0 [7]),
        .I4(gmem_AWADDR1213_out),
        .I5(\data_p1_reg[60]_1 [7]),
        .O(\trunc_ln61_9_reg_2310_reg[7] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \data_p2[8]_i_2 
       (.I0(\data_p2[60]_i_18_n_0 ),
        .I1(\data_p1_reg[60] [8]),
        .I2(\data_p2[60]_i_19_n_0 ),
        .I3(\data_p1_reg[60]_0 [8]),
        .I4(gmem_AWADDR1213_out),
        .I5(\data_p1_reg[60]_1 [8]),
        .O(\trunc_ln61_9_reg_2310_reg[8] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \data_p2[9]_i_2 
       (.I0(\data_p2[60]_i_18_n_0 ),
        .I1(\data_p1_reg[60] [9]),
        .I2(\data_p2[60]_i_19_n_0 ),
        .I3(\data_p1_reg[60]_0 [9]),
        .I4(gmem_AWADDR1213_out),
        .I5(\data_p1_reg[60]_1 [9]),
        .O(\trunc_ln61_9_reg_2310_reg[9] ));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[0]_i_1 
       (.I0(q_tmp[0]),
        .I1(q_buf[0]),
        .I2(show_ahead),
        .O(\dout_buf[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[10]_i_1 
       (.I0(q_tmp[10]),
        .I1(q_buf[10]),
        .I2(show_ahead),
        .O(\dout_buf[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[11]_i_1 
       (.I0(q_tmp[11]),
        .I1(q_buf[11]),
        .I2(show_ahead),
        .O(\dout_buf[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[12]_i_1 
       (.I0(q_tmp[12]),
        .I1(q_buf[12]),
        .I2(show_ahead),
        .O(\dout_buf[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[13]_i_1 
       (.I0(q_tmp[13]),
        .I1(q_buf[13]),
        .I2(show_ahead),
        .O(\dout_buf[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[14]_i_1 
       (.I0(q_tmp[14]),
        .I1(q_buf[14]),
        .I2(show_ahead),
        .O(\dout_buf[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[15]_i_1 
       (.I0(q_tmp[15]),
        .I1(q_buf[15]),
        .I2(show_ahead),
        .O(\dout_buf[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[16]_i_1 
       (.I0(q_tmp[16]),
        .I1(q_buf[16]),
        .I2(show_ahead),
        .O(\dout_buf[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[17]_i_1 
       (.I0(q_tmp[17]),
        .I1(q_buf[17]),
        .I2(show_ahead),
        .O(\dout_buf[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[18]_i_1 
       (.I0(q_tmp[18]),
        .I1(q_buf[18]),
        .I2(show_ahead),
        .O(\dout_buf[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[19]_i_1 
       (.I0(q_tmp[19]),
        .I1(q_buf[19]),
        .I2(show_ahead),
        .O(\dout_buf[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[1]_i_1 
       (.I0(q_tmp[1]),
        .I1(q_buf[1]),
        .I2(show_ahead),
        .O(\dout_buf[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[20]_i_1 
       (.I0(q_tmp[20]),
        .I1(q_buf[20]),
        .I2(show_ahead),
        .O(\dout_buf[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[21]_i_1 
       (.I0(q_tmp[21]),
        .I1(q_buf[21]),
        .I2(show_ahead),
        .O(\dout_buf[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[22]_i_1 
       (.I0(q_tmp[22]),
        .I1(q_buf[22]),
        .I2(show_ahead),
        .O(\dout_buf[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[23]_i_1 
       (.I0(q_tmp[23]),
        .I1(q_buf[23]),
        .I2(show_ahead),
        .O(\dout_buf[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[24]_i_1 
       (.I0(q_tmp[24]),
        .I1(q_buf[24]),
        .I2(show_ahead),
        .O(\dout_buf[24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[25]_i_1 
       (.I0(q_tmp[25]),
        .I1(q_buf[25]),
        .I2(show_ahead),
        .O(\dout_buf[25]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[26]_i_1 
       (.I0(q_tmp[26]),
        .I1(q_buf[26]),
        .I2(show_ahead),
        .O(\dout_buf[26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[27]_i_1 
       (.I0(q_tmp[27]),
        .I1(q_buf[27]),
        .I2(show_ahead),
        .O(\dout_buf[27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[28]_i_1 
       (.I0(q_tmp[28]),
        .I1(q_buf[28]),
        .I2(show_ahead),
        .O(\dout_buf[28]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[29]_i_1 
       (.I0(q_tmp[29]),
        .I1(q_buf[29]),
        .I2(show_ahead),
        .O(\dout_buf[29]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[2]_i_1 
       (.I0(q_tmp[2]),
        .I1(q_buf[2]),
        .I2(show_ahead),
        .O(\dout_buf[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[30]_i_1 
       (.I0(q_tmp[30]),
        .I1(q_buf[30]),
        .I2(show_ahead),
        .O(\dout_buf[30]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[31]_i_1 
       (.I0(q_tmp[31]),
        .I1(q_buf[31]),
        .I2(show_ahead),
        .O(\dout_buf[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[32]_i_1 
       (.I0(q_tmp[32]),
        .I1(q_buf[32]),
        .I2(show_ahead),
        .O(\dout_buf[32]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[33]_i_1 
       (.I0(q_tmp[33]),
        .I1(q_buf[33]),
        .I2(show_ahead),
        .O(\dout_buf[33]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[34]_i_1 
       (.I0(q_tmp[34]),
        .I1(q_buf[34]),
        .I2(show_ahead),
        .O(\dout_buf[34]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[35]_i_1 
       (.I0(q_tmp[35]),
        .I1(q_buf[35]),
        .I2(show_ahead),
        .O(\dout_buf[35]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[36]_i_1 
       (.I0(q_tmp[36]),
        .I1(q_buf[36]),
        .I2(show_ahead),
        .O(\dout_buf[36]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[37]_i_1 
       (.I0(q_tmp[37]),
        .I1(q_buf[37]),
        .I2(show_ahead),
        .O(\dout_buf[37]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[38]_i_1 
       (.I0(q_tmp[38]),
        .I1(q_buf[38]),
        .I2(show_ahead),
        .O(\dout_buf[38]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[39]_i_1 
       (.I0(q_tmp[39]),
        .I1(q_buf[39]),
        .I2(show_ahead),
        .O(\dout_buf[39]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[3]_i_1 
       (.I0(q_tmp[3]),
        .I1(q_buf[3]),
        .I2(show_ahead),
        .O(\dout_buf[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[40]_i_1 
       (.I0(q_tmp[40]),
        .I1(q_buf[40]),
        .I2(show_ahead),
        .O(\dout_buf[40]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[41]_i_1 
       (.I0(q_tmp[41]),
        .I1(q_buf[41]),
        .I2(show_ahead),
        .O(\dout_buf[41]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[42]_i_1 
       (.I0(q_tmp[42]),
        .I1(q_buf[42]),
        .I2(show_ahead),
        .O(\dout_buf[42]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[43]_i_1 
       (.I0(q_tmp[43]),
        .I1(q_buf[43]),
        .I2(show_ahead),
        .O(\dout_buf[43]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[44]_i_1 
       (.I0(q_tmp[44]),
        .I1(q_buf[44]),
        .I2(show_ahead),
        .O(\dout_buf[44]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[45]_i_1 
       (.I0(q_tmp[45]),
        .I1(q_buf[45]),
        .I2(show_ahead),
        .O(\dout_buf[45]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[46]_i_1 
       (.I0(q_tmp[46]),
        .I1(q_buf[46]),
        .I2(show_ahead),
        .O(\dout_buf[46]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[47]_i_1 
       (.I0(q_tmp[47]),
        .I1(q_buf[47]),
        .I2(show_ahead),
        .O(\dout_buf[47]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[48]_i_1 
       (.I0(q_tmp[48]),
        .I1(q_buf[48]),
        .I2(show_ahead),
        .O(\dout_buf[48]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[49]_i_1 
       (.I0(q_tmp[49]),
        .I1(q_buf[49]),
        .I2(show_ahead),
        .O(\dout_buf[49]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[4]_i_1 
       (.I0(q_tmp[4]),
        .I1(q_buf[4]),
        .I2(show_ahead),
        .O(\dout_buf[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[50]_i_1 
       (.I0(q_tmp[50]),
        .I1(q_buf[50]),
        .I2(show_ahead),
        .O(\dout_buf[50]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[51]_i_1 
       (.I0(q_tmp[51]),
        .I1(q_buf[51]),
        .I2(show_ahead),
        .O(\dout_buf[51]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[52]_i_1 
       (.I0(q_tmp[52]),
        .I1(q_buf[52]),
        .I2(show_ahead),
        .O(\dout_buf[52]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[53]_i_1 
       (.I0(q_tmp[53]),
        .I1(q_buf[53]),
        .I2(show_ahead),
        .O(\dout_buf[53]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[54]_i_1 
       (.I0(q_tmp[54]),
        .I1(q_buf[54]),
        .I2(show_ahead),
        .O(\dout_buf[54]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[55]_i_1 
       (.I0(q_tmp[55]),
        .I1(q_buf[55]),
        .I2(show_ahead),
        .O(\dout_buf[55]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[56]_i_1 
       (.I0(q_tmp[56]),
        .I1(q_buf[56]),
        .I2(show_ahead),
        .O(\dout_buf[56]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[57]_i_1 
       (.I0(q_tmp[57]),
        .I1(q_buf[57]),
        .I2(show_ahead),
        .O(\dout_buf[57]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[58]_i_1 
       (.I0(q_tmp[58]),
        .I1(q_buf[58]),
        .I2(show_ahead),
        .O(\dout_buf[58]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[59]_i_1 
       (.I0(q_tmp[59]),
        .I1(q_buf[59]),
        .I2(show_ahead),
        .O(\dout_buf[59]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[5]_i_1 
       (.I0(q_tmp[5]),
        .I1(q_buf[5]),
        .I2(show_ahead),
        .O(\dout_buf[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[60]_i_1 
       (.I0(q_tmp[60]),
        .I1(q_buf[60]),
        .I2(show_ahead),
        .O(\dout_buf[60]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[61]_i_1 
       (.I0(q_tmp[61]),
        .I1(q_buf[61]),
        .I2(show_ahead),
        .O(\dout_buf[61]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[62]_i_1 
       (.I0(q_tmp[62]),
        .I1(q_buf[62]),
        .I2(show_ahead),
        .O(\dout_buf[62]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[63]_i_1 
       (.I0(q_tmp[63]),
        .I1(q_buf[63]),
        .I2(show_ahead),
        .O(\dout_buf[63]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[64]_i_1 
       (.I0(q_tmp[71]),
        .I1(q_buf[64]),
        .I2(show_ahead),
        .O(\dout_buf[64]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[65]_i_1 
       (.I0(q_tmp[71]),
        .I1(q_buf[65]),
        .I2(show_ahead),
        .O(\dout_buf[65]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[66]_i_1 
       (.I0(q_tmp[71]),
        .I1(q_buf[66]),
        .I2(show_ahead),
        .O(\dout_buf[66]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[67]_i_1 
       (.I0(q_tmp[71]),
        .I1(q_buf[67]),
        .I2(show_ahead),
        .O(\dout_buf[67]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[68]_i_1 
       (.I0(q_tmp[71]),
        .I1(q_buf[68]),
        .I2(show_ahead),
        .O(\dout_buf[68]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[69]_i_1 
       (.I0(q_tmp[71]),
        .I1(q_buf[69]),
        .I2(show_ahead),
        .O(\dout_buf[69]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[6]_i_1 
       (.I0(q_tmp[6]),
        .I1(q_buf[6]),
        .I2(show_ahead),
        .O(\dout_buf[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[70]_i_1 
       (.I0(q_tmp[71]),
        .I1(q_buf[70]),
        .I2(show_ahead),
        .O(\dout_buf[70]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h08AA)) 
    \dout_buf[71]_i_1 
       (.I0(empty_n_reg_n_0),
        .I1(burst_valid),
        .I2(\bus_equal_gen.WLAST_Dummy_reg ),
        .I3(data_valid),
        .O(pop));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[71]_i_2 
       (.I0(q_tmp[71]),
        .I1(q_buf[71]),
        .I2(show_ahead),
        .O(\dout_buf[71]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[7]_i_1 
       (.I0(q_tmp[7]),
        .I1(q_buf[7]),
        .I2(show_ahead),
        .O(\dout_buf[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[8]_i_1 
       (.I0(q_tmp[8]),
        .I1(q_buf[8]),
        .I2(show_ahead),
        .O(\dout_buf[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[9]_i_1 
       (.I0(q_tmp[9]),
        .I1(q_buf[9]),
        .I2(show_ahead),
        .O(\dout_buf[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[0]_i_1_n_0 ),
        .Q(\dout_buf_reg[71]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[10]_i_1_n_0 ),
        .Q(\dout_buf_reg[71]_0 [10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[11]_i_1_n_0 ),
        .Q(\dout_buf_reg[71]_0 [11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[12]_i_1_n_0 ),
        .Q(\dout_buf_reg[71]_0 [12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[13]_i_1_n_0 ),
        .Q(\dout_buf_reg[71]_0 [13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[14]_i_1_n_0 ),
        .Q(\dout_buf_reg[71]_0 [14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[15]_i_1_n_0 ),
        .Q(\dout_buf_reg[71]_0 [15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[16]_i_1_n_0 ),
        .Q(\dout_buf_reg[71]_0 [16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[17]_i_1_n_0 ),
        .Q(\dout_buf_reg[71]_0 [17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[18]_i_1_n_0 ),
        .Q(\dout_buf_reg[71]_0 [18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[19]_i_1_n_0 ),
        .Q(\dout_buf_reg[71]_0 [19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[1]_i_1_n_0 ),
        .Q(\dout_buf_reg[71]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[20]_i_1_n_0 ),
        .Q(\dout_buf_reg[71]_0 [20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[21]_i_1_n_0 ),
        .Q(\dout_buf_reg[71]_0 [21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[22]_i_1_n_0 ),
        .Q(\dout_buf_reg[71]_0 [22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[23]_i_1_n_0 ),
        .Q(\dout_buf_reg[71]_0 [23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[24]_i_1_n_0 ),
        .Q(\dout_buf_reg[71]_0 [24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[25]_i_1_n_0 ),
        .Q(\dout_buf_reg[71]_0 [25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[26]_i_1_n_0 ),
        .Q(\dout_buf_reg[71]_0 [26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[27]_i_1_n_0 ),
        .Q(\dout_buf_reg[71]_0 [27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[28]_i_1_n_0 ),
        .Q(\dout_buf_reg[71]_0 [28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[29]_i_1_n_0 ),
        .Q(\dout_buf_reg[71]_0 [29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[2]_i_1_n_0 ),
        .Q(\dout_buf_reg[71]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[30]_i_1_n_0 ),
        .Q(\dout_buf_reg[71]_0 [30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[31]_i_1_n_0 ),
        .Q(\dout_buf_reg[71]_0 [31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[32] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[32]_i_1_n_0 ),
        .Q(\dout_buf_reg[71]_0 [32]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[33] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[33]_i_1_n_0 ),
        .Q(\dout_buf_reg[71]_0 [33]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[34]_i_1_n_0 ),
        .Q(\dout_buf_reg[71]_0 [34]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[35] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[35]_i_1_n_0 ),
        .Q(\dout_buf_reg[71]_0 [35]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[36] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[36]_i_1_n_0 ),
        .Q(\dout_buf_reg[71]_0 [36]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[37] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[37]_i_1_n_0 ),
        .Q(\dout_buf_reg[71]_0 [37]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[38] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[38]_i_1_n_0 ),
        .Q(\dout_buf_reg[71]_0 [38]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[39] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[39]_i_1_n_0 ),
        .Q(\dout_buf_reg[71]_0 [39]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[3]_i_1_n_0 ),
        .Q(\dout_buf_reg[71]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[40] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[40]_i_1_n_0 ),
        .Q(\dout_buf_reg[71]_0 [40]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[41] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[41]_i_1_n_0 ),
        .Q(\dout_buf_reg[71]_0 [41]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[42] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[42]_i_1_n_0 ),
        .Q(\dout_buf_reg[71]_0 [42]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[43] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[43]_i_1_n_0 ),
        .Q(\dout_buf_reg[71]_0 [43]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[44] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[44]_i_1_n_0 ),
        .Q(\dout_buf_reg[71]_0 [44]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[45] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[45]_i_1_n_0 ),
        .Q(\dout_buf_reg[71]_0 [45]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[46] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[46]_i_1_n_0 ),
        .Q(\dout_buf_reg[71]_0 [46]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[47] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[47]_i_1_n_0 ),
        .Q(\dout_buf_reg[71]_0 [47]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[48] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[48]_i_1_n_0 ),
        .Q(\dout_buf_reg[71]_0 [48]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[49] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[49]_i_1_n_0 ),
        .Q(\dout_buf_reg[71]_0 [49]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[4]_i_1_n_0 ),
        .Q(\dout_buf_reg[71]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[50] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[50]_i_1_n_0 ),
        .Q(\dout_buf_reg[71]_0 [50]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[51] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[51]_i_1_n_0 ),
        .Q(\dout_buf_reg[71]_0 [51]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[52] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[52]_i_1_n_0 ),
        .Q(\dout_buf_reg[71]_0 [52]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[53] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[53]_i_1_n_0 ),
        .Q(\dout_buf_reg[71]_0 [53]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[54] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[54]_i_1_n_0 ),
        .Q(\dout_buf_reg[71]_0 [54]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[55] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[55]_i_1_n_0 ),
        .Q(\dout_buf_reg[71]_0 [55]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[56] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[56]_i_1_n_0 ),
        .Q(\dout_buf_reg[71]_0 [56]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[57] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[57]_i_1_n_0 ),
        .Q(\dout_buf_reg[71]_0 [57]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[58] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[58]_i_1_n_0 ),
        .Q(\dout_buf_reg[71]_0 [58]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[59] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[59]_i_1_n_0 ),
        .Q(\dout_buf_reg[71]_0 [59]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[5]_i_1_n_0 ),
        .Q(\dout_buf_reg[71]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[60] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[60]_i_1_n_0 ),
        .Q(\dout_buf_reg[71]_0 [60]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[61] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[61]_i_1_n_0 ),
        .Q(\dout_buf_reg[71]_0 [61]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[62] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[62]_i_1_n_0 ),
        .Q(\dout_buf_reg[71]_0 [62]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[63] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[63]_i_1_n_0 ),
        .Q(\dout_buf_reg[71]_0 [63]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[64] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[64]_i_1_n_0 ),
        .Q(\dout_buf_reg[71]_0 [64]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[65] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[65]_i_1_n_0 ),
        .Q(\dout_buf_reg[71]_0 [65]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[66] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[66]_i_1_n_0 ),
        .Q(\dout_buf_reg[71]_0 [66]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[67] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[67]_i_1_n_0 ),
        .Q(\dout_buf_reg[71]_0 [67]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[68] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[68]_i_1_n_0 ),
        .Q(\dout_buf_reg[71]_0 [68]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[69] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[69]_i_1_n_0 ),
        .Q(\dout_buf_reg[71]_0 [69]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[6]_i_1_n_0 ),
        .Q(\dout_buf_reg[71]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[70] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[70]_i_1_n_0 ),
        .Q(\dout_buf_reg[71]_0 [70]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[71] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[71]_i_2_n_0 ),
        .Q(\dout_buf_reg[71]_0 [71]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[7]_i_1_n_0 ),
        .Q(\dout_buf_reg[71]_0 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[8]_i_1_n_0 ),
        .Q(\dout_buf_reg[71]_0 [8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[9]_i_1_n_0 ),
        .Q(\dout_buf_reg[71]_0 [9]),
        .R(SR));
  LUT3 #(
    .INIT(8'hDC)) 
    dout_valid_i_1
       (.I0(p_30_in),
        .I1(pop),
        .I2(data_valid),
        .O(dout_valid_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_valid_i_1_n_0),
        .Q(data_valid),
        .R(SR));
  LUT5 #(
    .INIT(32'hFF7F0F70)) 
    empty_n_i_1
       (.I0(empty_n_i_2_n_0),
        .I1(empty_n_i_3_n_0),
        .I2(pop),
        .I3(push),
        .I4(empty_n_reg_n_0),
        .O(empty_n_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    empty_n_i_2
       (.I0(mOutPtr[4]),
        .I1(mOutPtr[5]),
        .I2(mOutPtr[3]),
        .I3(mOutPtr[0]),
        .I4(mOutPtr[1]),
        .I5(mOutPtr[2]),
        .O(empty_n_i_2_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    empty_n_i_3
       (.I0(mOutPtr[6]),
        .I1(mOutPtr[8]),
        .I2(mOutPtr[7]),
        .O(empty_n_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hFFDF5FD5)) 
    full_n_i_1
       (.I0(ap_rst_n),
        .I1(p_1_in),
        .I2(push),
        .I3(pop),
        .I4(full_n_reg_0),
        .O(full_n_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000080800080)) 
    full_n_i_10
       (.I0(p_206_in),
        .I1(\ap_CS_fsm_reg[12]_0 [1]),
        .I2(\ap_CS_fsm_reg[1]_1 ),
        .I3(p_207_in),
        .I4(full_n_reg_0),
        .I5(\ap_CS_fsm_reg[2] ),
        .O(full_n_i_10_n_0));
  LUT3 #(
    .INIT(8'h08)) 
    full_n_i_14
       (.I0(and_ln58_8_reg_2280),
        .I1(icmp_ln59_8_reg_2284),
        .I2(full_n_reg_0),
        .O(\and_ln58_8_reg_2280_reg[0] ));
  LUT4 #(
    .INIT(16'hFF7F)) 
    full_n_i_2__3
       (.I0(mOutPtr[4]),
        .I1(mOutPtr[7]),
        .I2(mOutPtr[1]),
        .I3(full_n_i_3__4_n_0),
        .O(p_1_in));
  LUT6 #(
    .INIT(64'hDFFFFFFFFFFFFFFF)) 
    full_n_i_3__4
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[8]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[6]),
        .I4(mOutPtr[5]),
        .I5(mOutPtr[3]),
        .O(full_n_i_3__4_n_0));
  LUT6 #(
    .INIT(64'hFF80808000000000)) 
    full_n_i_6
       (.I0(p_59_in),
        .I1(icmp_ln59_1_reg_2130),
        .I2(and_ln58_1_reg_2126),
        .I3(p_58_in),
        .I4(p_177_in),
        .I5(ap_enable_reg_pp0_iter0),
        .O(\icmp_ln59_1_reg_2130_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    full_n_i_7
       (.I0(full_n_i_10_n_0),
        .I1(full_n_i_3__1),
        .I2(\tmp_11_reg_2367[63]_i_3_n_0 ),
        .I3(p_60_in),
        .I4(full_n_i_3__1_0),
        .I5(full_n_i_3__1_1),
        .O(\ap_CS_fsm_reg[1] ));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1_n_0),
        .Q(full_n_reg_0),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h65)) 
    i__carry__0_i_1
       (.I0(mOutPtr[8]),
        .I1(pop),
        .I2(push),
        .O(i__carry__0_i_1_n_0));
  LUT3 #(
    .INIT(8'h65)) 
    i__carry__0_i_2
       (.I0(mOutPtr[7]),
        .I1(pop),
        .I2(push),
        .O(i__carry__0_i_2_n_0));
  LUT3 #(
    .INIT(8'h65)) 
    i__carry__0_i_3
       (.I0(mOutPtr[6]),
        .I1(pop),
        .I2(push),
        .O(i__carry__0_i_3_n_0));
  LUT3 #(
    .INIT(8'h65)) 
    i__carry__0_i_4
       (.I0(mOutPtr[5]),
        .I1(pop),
        .I2(push),
        .O(i__carry__0_i_4_n_0));
  LUT3 #(
    .INIT(8'h65)) 
    i__carry_i_1__0
       (.I0(mOutPtr[4]),
        .I1(pop),
        .I2(push),
        .O(i__carry_i_1__0_n_0));
  LUT3 #(
    .INIT(8'h65)) 
    i__carry_i_2
       (.I0(mOutPtr[3]),
        .I1(pop),
        .I2(push),
        .O(i__carry_i_2_n_0));
  LUT3 #(
    .INIT(8'h65)) 
    i__carry_i_3
       (.I0(mOutPtr[2]),
        .I1(pop),
        .I2(push),
        .O(i__carry_i_3_n_0));
  LUT3 #(
    .INIT(8'h65)) 
    i__carry_i_4
       (.I0(mOutPtr[1]),
        .I1(pop),
        .I2(push),
        .O(i__carry_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \icmp_ln59_10_reg_2328[0]_i_1 
       (.I0(icmp_ln59_10_fu_1794_p2),
        .I1(p_57_in),
        .I2(\icmp_ln59_10_reg_2328_reg[0]_2 ),
        .I3(\icmp_ln59_10_reg_2328_reg[0]_1 ),
        .I4(icmp_ln59_10_reg_2328),
        .O(\icmp_ln59_10_reg_2328_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \icmp_ln59_11_reg_2344[0]_i_1 
       (.I0(icmp_ln59_11_fu_1889_p2),
        .I1(p_57_in),
        .I2(\icmp_ln59_11_reg_2344_reg[0]_1 ),
        .I3(\icmp_ln59_11_reg_2344_reg[0]_0 ),
        .I4(icmp_ln59_11_reg_2344),
        .O(\icmp_ln59_11_reg_2344_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \icmp_ln59_2_reg_2152[0]_i_1 
       (.I0(icmp_ln59_2_fu_954_p2),
        .I1(p_55_in),
        .I2(\and_ln58_2_reg_2148_reg[0]_2 ),
        .I3(\and_ln58_2_reg_2148_reg[0]_1 ),
        .I4(icmp_ln59_2_reg_2152),
        .O(\icmp_ln59_2_reg_2152_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \icmp_ln59_7_reg_2262[0]_i_1 
       (.I0(icmp_ln59_7_fu_1479_p2),
        .I1(p_60_in),
        .I2(\and_ln58_7_reg_2258_reg[0]_2 ),
        .I3(\and_ln58_7_reg_2258_reg[0]_1 ),
        .I4(icmp_ln59_7_reg_2262),
        .O(\icmp_ln59_7_reg_2262_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \icmp_ln59_8_reg_2284[0]_i_1 
       (.I0(icmp_ln59_8_fu_1584_p2),
        .I1(p_59_in),
        .I2(\and_ln58_8_reg_2280_reg[0]_2 ),
        .I3(\and_ln58_8_reg_2280_reg[0]_1 ),
        .I4(icmp_ln59_8_reg_2284),
        .O(\icmp_ln59_8_reg_2284_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \icmp_ln59_9_reg_2306[0]_i_1 
       (.I0(icmp_ln59_9_fu_1689_p2),
        .I1(p_58_in),
        .I2(\and_ln58_9_reg_2302_reg[0]_1 ),
        .I3(\and_ln58_9_reg_2302_reg[0]_0 ),
        .I4(icmp_ln59_9_reg_2306),
        .O(\icmp_ln59_9_reg_2306_reg[0] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mOutPtr0_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\mOutPtr0_inferred__0/i__carry_n_0 ,\mOutPtr0_inferred__0/i__carry_n_1 ,\mOutPtr0_inferred__0/i__carry_n_2 ,\mOutPtr0_inferred__0/i__carry_n_3 }),
        .CYINIT(mOutPtr[0]),
        .DI(mOutPtr[4:1]),
        .O({\mOutPtr0_inferred__0/i__carry_n_4 ,\mOutPtr0_inferred__0/i__carry_n_5 ,\mOutPtr0_inferred__0/i__carry_n_6 ,\mOutPtr0_inferred__0/i__carry_n_7 }),
        .S({i__carry_i_1__0_n_0,i__carry_i_2_n_0,i__carry_i_3_n_0,i__carry_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mOutPtr0_inferred__0/i__carry__0 
       (.CI(\mOutPtr0_inferred__0/i__carry_n_0 ),
        .CO({\NLW_mOutPtr0_inferred__0/i__carry__0_CO_UNCONNECTED [3],\mOutPtr0_inferred__0/i__carry__0_n_1 ,\mOutPtr0_inferred__0/i__carry__0_n_2 ,\mOutPtr0_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,mOutPtr[7:5]}),
        .O({\mOutPtr0_inferred__0/i__carry__0_n_4 ,\mOutPtr0_inferred__0/i__carry__0_n_5 ,\mOutPtr0_inferred__0/i__carry__0_n_6 ,\mOutPtr0_inferred__0/i__carry__0_n_7 }),
        .S({i__carry__0_i_1_n_0,i__carry__0_i_2_n_0,i__carry__0_i_3_n_0,i__carry__0_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mOutPtr[8]_i_1 
       (.I0(pop),
        .I1(push),
        .O(\mOutPtr[8]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(mOutPtr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr0_inferred__0/i__carry_n_7 ),
        .Q(mOutPtr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr0_inferred__0/i__carry_n_6 ),
        .Q(mOutPtr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr0_inferred__0/i__carry_n_5 ),
        .Q(mOutPtr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr0_inferred__0/i__carry_n_4 ),
        .Q(mOutPtr[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[5] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr0_inferred__0/i__carry__0_n_7 ),
        .Q(mOutPtr[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[6] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr0_inferred__0/i__carry__0_n_6 ),
        .Q(mOutPtr[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[7] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr0_inferred__0/i__carry__0_n_5 ),
        .Q(mOutPtr[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[8] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr0_inferred__0/i__carry__0_n_4 ),
        .Q(mOutPtr[8]),
        .R(SR));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p8_d64" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p8_d64" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "18432" *) 
  (* RTL_RAM_NAME = "bus_write/buff_wdata/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "256" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "71" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(72),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(72)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,rnext,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,waddr,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_mem_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_mem_reg_DBITERR_UNCONNECTED),
        .DIADI(D[31:0]),
        .DIBDI(D[63:32]),
        .DIPADIP({1'b1,1'b1,1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(q_buf[31:0]),
        .DOBDO(q_buf[63:32]),
        .DOPADOP(q_buf[67:64]),
        .DOPBDOP(q_buf[71:68]),
        .ECCPARITY(NLW_mem_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(full_n_reg_0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_mem_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({WEBWE,WEBWE,WEBWE,WEBWE,WEBWE,WEBWE,WEBWE,WEBWE}));
  LUT4 #(
    .INIT(16'h6AAA)) 
    mem_reg_i_1
       (.I0(raddr[7]),
        .I1(raddr[5]),
        .I2(mem_reg_i_74_n_0),
        .I3(raddr[6]),
        .O(rnext[7]));
  LUT3 #(
    .INIT(8'h6A)) 
    mem_reg_i_2
       (.I0(raddr[6]),
        .I1(mem_reg_i_74_n_0),
        .I2(raddr[5]),
        .O(rnext[6]));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_i_3
       (.I0(raddr[5]),
        .I1(mem_reg_i_74_n_0),
        .O(rnext[5]));
  LUT6 #(
    .INIT(64'h8000FFFF80008000)) 
    mem_reg_i_332
       (.I0(ap_block_pp0_stage0_11001),
        .I1(\ap_CS_fsm_reg[12]_0 [1]),
        .I2(\ap_CS_fsm_reg[1]_1 ),
        .I3(p_207_in),
        .I4(mem_reg_0),
        .I5(p_115_in),
        .O(\ap_CS_fsm_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hF080808080808080)) 
    mem_reg_i_334
       (.I0(\ap_CS_fsm_reg[12] ),
        .I1(p_200_in),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(and_ln58_reg_2104),
        .I4(icmp_ln59_reg_2108),
        .I5(p_55_in),
        .O(ap_enable_reg_pp0_iter0_reg_1));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    mem_reg_i_4
       (.I0(raddr[2]),
        .I1(pop),
        .I2(raddr[0]),
        .I3(raddr[1]),
        .I4(raddr[3]),
        .I5(raddr[4]),
        .O(rnext[4]));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    mem_reg_i_5
       (.I0(raddr[3]),
        .I1(raddr[1]),
        .I2(raddr[0]),
        .I3(pop),
        .I4(raddr[2]),
        .O(rnext[3]));
  LUT4 #(
    .INIT(16'h6AAA)) 
    mem_reg_i_6
       (.I0(raddr[2]),
        .I1(pop),
        .I2(raddr[0]),
        .I3(raddr[1]),
        .O(rnext[2]));
  LUT3 #(
    .INIT(8'h6A)) 
    mem_reg_i_7
       (.I0(raddr[1]),
        .I1(raddr[0]),
        .I2(pop),
        .O(rnext[1]));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_i_733
       (.I0(\ap_CS_fsm_reg[12]_0 [2]),
        .I1(\ap_CS_fsm_reg[1]_1 ),
        .I2(icmp_ln59_11_reg_2344),
        .I3(and_ln58_11_reg_2340),
        .O(p_115_in));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_i_734
       (.I0(and_ln58_6_reg_2236),
        .I1(icmp_ln59_6_reg_2240),
        .O(p_171_in));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_i_735
       (.I0(\ap_CS_fsm_reg[12]_0 [9]),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(and_ln58_8_reg_2280),
        .I3(icmp_ln59_8_reg_2284),
        .O(\ap_CS_fsm_reg[11] ));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_i_736
       (.I0(icmp_ln59_9_reg_2306),
        .I1(and_ln58_9_reg_2302),
        .O(p_200_in));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_i_738
       (.I0(\ap_CS_fsm_reg[12]_0 [4]),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(icmp_ln59_1_reg_2130),
        .I3(and_ln58_1_reg_2126),
        .O(\ap_CS_fsm_reg[4] ));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_i_739
       (.I0(icmp_ln59_5_reg_2218),
        .I1(and_ln58_5_reg_2214),
        .O(p_206_in));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    mem_reg_i_74
       (.I0(raddr[4]),
        .I1(raddr[3]),
        .I2(raddr[1]),
        .I3(raddr[0]),
        .I4(pop),
        .I5(raddr[2]),
        .O(mem_reg_i_74_n_0));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_i_740
       (.I0(\ap_CS_fsm_reg[12]_0 [8]),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(and_ln58_7_reg_2258),
        .I3(icmp_ln59_7_reg_2262),
        .O(\ap_CS_fsm_reg[10] ));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_i_742
       (.I0(\ap_CS_fsm_reg[12]_0 [5]),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(and_ln58_2_reg_2148),
        .I3(icmp_ln59_2_reg_2152),
        .O(\ap_CS_fsm_reg[5] ));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_i_8
       (.I0(raddr[0]),
        .I1(pop),
        .O(rnext[0]));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(D[0]),
        .Q(q_tmp[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[10] 
       (.C(ap_clk),
        .CE(push),
        .D(D[10]),
        .Q(q_tmp[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[11] 
       (.C(ap_clk),
        .CE(push),
        .D(D[11]),
        .Q(q_tmp[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[12] 
       (.C(ap_clk),
        .CE(push),
        .D(D[12]),
        .Q(q_tmp[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[13] 
       (.C(ap_clk),
        .CE(push),
        .D(D[13]),
        .Q(q_tmp[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[14] 
       (.C(ap_clk),
        .CE(push),
        .D(D[14]),
        .Q(q_tmp[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[15] 
       (.C(ap_clk),
        .CE(push),
        .D(D[15]),
        .Q(q_tmp[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[16] 
       (.C(ap_clk),
        .CE(push),
        .D(D[16]),
        .Q(q_tmp[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[17] 
       (.C(ap_clk),
        .CE(push),
        .D(D[17]),
        .Q(q_tmp[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[18] 
       (.C(ap_clk),
        .CE(push),
        .D(D[18]),
        .Q(q_tmp[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[19] 
       (.C(ap_clk),
        .CE(push),
        .D(D[19]),
        .Q(q_tmp[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(D[1]),
        .Q(q_tmp[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[20] 
       (.C(ap_clk),
        .CE(push),
        .D(D[20]),
        .Q(q_tmp[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[21] 
       (.C(ap_clk),
        .CE(push),
        .D(D[21]),
        .Q(q_tmp[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[22] 
       (.C(ap_clk),
        .CE(push),
        .D(D[22]),
        .Q(q_tmp[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[23] 
       (.C(ap_clk),
        .CE(push),
        .D(D[23]),
        .Q(q_tmp[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[24] 
       (.C(ap_clk),
        .CE(push),
        .D(D[24]),
        .Q(q_tmp[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[25] 
       (.C(ap_clk),
        .CE(push),
        .D(D[25]),
        .Q(q_tmp[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[26] 
       (.C(ap_clk),
        .CE(push),
        .D(D[26]),
        .Q(q_tmp[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[27] 
       (.C(ap_clk),
        .CE(push),
        .D(D[27]),
        .Q(q_tmp[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[28] 
       (.C(ap_clk),
        .CE(push),
        .D(D[28]),
        .Q(q_tmp[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[29] 
       (.C(ap_clk),
        .CE(push),
        .D(D[29]),
        .Q(q_tmp[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(D[2]),
        .Q(q_tmp[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[30] 
       (.C(ap_clk),
        .CE(push),
        .D(D[30]),
        .Q(q_tmp[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[31] 
       (.C(ap_clk),
        .CE(push),
        .D(D[31]),
        .Q(q_tmp[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[32] 
       (.C(ap_clk),
        .CE(push),
        .D(D[32]),
        .Q(q_tmp[32]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[33] 
       (.C(ap_clk),
        .CE(push),
        .D(D[33]),
        .Q(q_tmp[33]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[34] 
       (.C(ap_clk),
        .CE(push),
        .D(D[34]),
        .Q(q_tmp[34]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[35] 
       (.C(ap_clk),
        .CE(push),
        .D(D[35]),
        .Q(q_tmp[35]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[36] 
       (.C(ap_clk),
        .CE(push),
        .D(D[36]),
        .Q(q_tmp[36]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[37] 
       (.C(ap_clk),
        .CE(push),
        .D(D[37]),
        .Q(q_tmp[37]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[38] 
       (.C(ap_clk),
        .CE(push),
        .D(D[38]),
        .Q(q_tmp[38]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[39] 
       (.C(ap_clk),
        .CE(push),
        .D(D[39]),
        .Q(q_tmp[39]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(D[3]),
        .Q(q_tmp[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[40] 
       (.C(ap_clk),
        .CE(push),
        .D(D[40]),
        .Q(q_tmp[40]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[41] 
       (.C(ap_clk),
        .CE(push),
        .D(D[41]),
        .Q(q_tmp[41]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[42] 
       (.C(ap_clk),
        .CE(push),
        .D(D[42]),
        .Q(q_tmp[42]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[43] 
       (.C(ap_clk),
        .CE(push),
        .D(D[43]),
        .Q(q_tmp[43]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[44] 
       (.C(ap_clk),
        .CE(push),
        .D(D[44]),
        .Q(q_tmp[44]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[45] 
       (.C(ap_clk),
        .CE(push),
        .D(D[45]),
        .Q(q_tmp[45]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[46] 
       (.C(ap_clk),
        .CE(push),
        .D(D[46]),
        .Q(q_tmp[46]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[47] 
       (.C(ap_clk),
        .CE(push),
        .D(D[47]),
        .Q(q_tmp[47]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[48] 
       (.C(ap_clk),
        .CE(push),
        .D(D[48]),
        .Q(q_tmp[48]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[49] 
       (.C(ap_clk),
        .CE(push),
        .D(D[49]),
        .Q(q_tmp[49]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(D[4]),
        .Q(q_tmp[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[50] 
       (.C(ap_clk),
        .CE(push),
        .D(D[50]),
        .Q(q_tmp[50]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[51] 
       (.C(ap_clk),
        .CE(push),
        .D(D[51]),
        .Q(q_tmp[51]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[52] 
       (.C(ap_clk),
        .CE(push),
        .D(D[52]),
        .Q(q_tmp[52]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[53] 
       (.C(ap_clk),
        .CE(push),
        .D(D[53]),
        .Q(q_tmp[53]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[54] 
       (.C(ap_clk),
        .CE(push),
        .D(D[54]),
        .Q(q_tmp[54]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[55] 
       (.C(ap_clk),
        .CE(push),
        .D(D[55]),
        .Q(q_tmp[55]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[56] 
       (.C(ap_clk),
        .CE(push),
        .D(D[56]),
        .Q(q_tmp[56]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[57] 
       (.C(ap_clk),
        .CE(push),
        .D(D[57]),
        .Q(q_tmp[57]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[58] 
       (.C(ap_clk),
        .CE(push),
        .D(D[58]),
        .Q(q_tmp[58]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[59] 
       (.C(ap_clk),
        .CE(push),
        .D(D[59]),
        .Q(q_tmp[59]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(D[5]),
        .Q(q_tmp[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[60] 
       (.C(ap_clk),
        .CE(push),
        .D(D[60]),
        .Q(q_tmp[60]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[61] 
       (.C(ap_clk),
        .CE(push),
        .D(D[61]),
        .Q(q_tmp[61]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[62] 
       (.C(ap_clk),
        .CE(push),
        .D(D[62]),
        .Q(q_tmp[62]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[63] 
       (.C(ap_clk),
        .CE(push),
        .D(D[63]),
        .Q(q_tmp[63]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(D[6]),
        .Q(q_tmp[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[71] 
       (.C(ap_clk),
        .CE(push),
        .D(1'b1),
        .Q(q_tmp[71]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(D[7]),
        .Q(q_tmp[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[8] 
       (.C(ap_clk),
        .CE(push),
        .D(D[8]),
        .Q(q_tmp[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[9] 
       (.C(ap_clk),
        .CE(push),
        .D(D[9]),
        .Q(q_tmp[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(raddr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(raddr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(raddr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[4]),
        .Q(raddr[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(raddr[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[6]),
        .Q(raddr[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[7]),
        .Q(raddr[7]),
        .R(SR));
  CARRY4 show_ahead1_carry
       (.CI(1'b0),
        .CO({NLW_show_ahead1_carry_CO_UNCONNECTED[3],show_ahead1,show_ahead1_carry_n_2,show_ahead1_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_show_ahead1_carry_O_UNCONNECTED[3:0]),
        .S({1'b0,show_ahead1_carry_i_1_n_0,show_ahead1_carry_i_2_n_0,show_ahead1_carry_i_3_n_0}));
  LUT3 #(
    .INIT(8'h01)) 
    show_ahead1_carry_i_1
       (.I0(mOutPtr[6]),
        .I1(mOutPtr[8]),
        .I2(mOutPtr[7]),
        .O(show_ahead1_carry_i_1_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    show_ahead1_carry_i_2
       (.I0(mOutPtr[3]),
        .I1(mOutPtr[5]),
        .I2(mOutPtr[4]),
        .O(show_ahead1_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h1001)) 
    show_ahead1_carry_i_3
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[1]),
        .I2(pop),
        .I3(mOutPtr[0]),
        .O(show_ahead1_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    show_ahead_i_1
       (.I0(show_ahead1),
        .I1(push),
        .O(show_ahead0));
  FDRE #(
    .INIT(1'b0)) 
    show_ahead_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(show_ahead0),
        .Q(show_ahead),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_10_reg_2356[63]_i_1 
       (.I0(\tmp_11_reg_2367[63]_i_3_n_0 ),
        .I1(and_ln58_10_reg_2324),
        .O(\and_ln58_10_reg_2324_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_11_reg_2367[63]_i_1 
       (.I0(\tmp_11_reg_2367[63]_i_3_n_0 ),
        .I1(and_ln58_11_reg_2340),
        .O(\and_ln58_11_reg_2340_reg[0] ));
  LUT6 #(
    .INIT(64'h0001FFFF00000000)) 
    \tmp_11_reg_2367[63]_i_3 
       (.I0(\tmp_11_reg_2367_reg[0] ),
        .I1(\tmp_11_reg_2367_reg[0]_0 ),
        .I2(\ap_CS_fsm[1]_i_4_n_0 ),
        .I3(\tmp_11_reg_2367_reg[0]_1 ),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(\ap_CS_fsm_reg[12]_0 [10]),
        .O(\tmp_11_reg_2367[63]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \trunc_ln61_10_reg_2348[60]_i_1 
       (.I0(\icmp_ln59_11_reg_2344_reg[0]_0 ),
        .I1(\icmp_ln59_11_reg_2344_reg[0]_1 ),
        .I2(p_57_in),
        .I3(icmp_ln59_11_fu_1889_p2),
        .O(\current_rate_7_reg[31] ));
  LUT6 #(
    .INIT(64'h0051FFFF00000000)) 
    \trunc_ln61_10_reg_2348[60]_i_5 
       (.I0(gmem_WDATA50_out),
        .I1(p_187_in),
        .I2(full_n_reg_0),
        .I3(\current_rate_5_reg[0] ),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(\ap_CS_fsm_reg[12]_0 [9]),
        .O(p_57_in));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \trunc_ln61_2_reg_2156[60]_i_1 
       (.I0(\and_ln58_2_reg_2148_reg[0]_1 ),
        .I1(\and_ln58_2_reg_2148_reg[0]_2 ),
        .I2(p_55_in),
        .I3(icmp_ln59_2_fu_954_p2),
        .O(\current_rate_6_reg[31] ));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \trunc_ln61_7_reg_2266[60]_i_1 
       (.I0(\and_ln58_7_reg_2258_reg[0]_1 ),
        .I1(\and_ln58_7_reg_2258_reg[0]_2 ),
        .I2(p_60_in),
        .I3(icmp_ln59_7_fu_1479_p2),
        .O(\current_rate_11_reg[31] ));
  LUT6 #(
    .INIT(64'h0051FFFF00000000)) 
    \trunc_ln61_7_reg_2266[60]_i_5 
       (.I0(gmem_WDATA53_out),
        .I1(p_206_in),
        .I2(full_n_reg_0),
        .I3(\current_rate_11_reg[0] ),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(\ap_CS_fsm_reg[12]_0 [6]),
        .O(p_60_in));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \trunc_ln61_8_reg_2288[60]_i_1 
       (.I0(\and_ln58_8_reg_2280_reg[0]_1 ),
        .I1(\and_ln58_8_reg_2280_reg[0]_2 ),
        .I2(p_59_in),
        .I3(icmp_ln59_8_fu_1584_p2),
        .O(\current_rate_8_reg[31] ));
  LUT6 #(
    .INIT(64'h0051FFFF00000000)) 
    \trunc_ln61_8_reg_2288[60]_i_5 
       (.I0(gmem_WDATA52_out),
        .I1(p_171_in),
        .I2(full_n_reg_0),
        .I3(\and_ln58_8_reg_2280_reg[0]_3 ),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(\ap_CS_fsm_reg[12]_0 [7]),
        .O(p_59_in));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \trunc_ln61_9_reg_2310[60]_i_1 
       (.I0(\and_ln58_9_reg_2302_reg[0]_0 ),
        .I1(\and_ln58_9_reg_2302_reg[0]_1 ),
        .I2(p_58_in),
        .I3(icmp_ln59_9_fu_1689_p2),
        .O(\current_rate_reg[31] ));
  LUT6 #(
    .INIT(64'h0051FFFF00000000)) 
    \trunc_ln61_9_reg_2310[60]_i_5 
       (.I0(gmem_WDATA51_out),
        .I1(\icmp_ln59_7_reg_2262_reg[0] ),
        .I2(full_n_reg_0),
        .I3(\current_rate_reg[0] ),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(\ap_CS_fsm_reg[12]_0 [8]),
        .O(p_58_in));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \trunc_ln61_s_reg_2332[60]_i_1 
       (.I0(\icmp_ln59_10_reg_2328_reg[0]_1 ),
        .I1(\icmp_ln59_10_reg_2328_reg[0]_2 ),
        .I2(p_57_in),
        .I3(icmp_ln59_10_fu_1794_p2),
        .O(\current_rate_5_reg[31] ));
  (* SOFT_HLUTNM = "soft_lutpair471" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \waddr[0]_i_1 
       (.I0(waddr[0]),
        .O(\waddr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair471" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \waddr[1]_i_1 
       (.I0(waddr[0]),
        .I1(waddr[1]),
        .O(\waddr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair470" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \waddr[2]_i_1 
       (.I0(waddr[2]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .O(\waddr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \waddr[3]_i_1 
       (.I0(waddr[3]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .I3(waddr[2]),
        .O(\waddr[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \waddr[4]_i_1 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .O(\waddr[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[5]_i_1 
       (.I0(waddr[5]),
        .I1(waddr[3]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[2]),
        .I5(waddr[4]),
        .O(\waddr[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[6]_i_1 
       (.I0(waddr[6]),
        .I1(waddr[4]),
        .I2(waddr[2]),
        .I3(\waddr[6]_i_2_n_0 ),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair470" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[6]_i_2 
       (.I0(waddr[1]),
        .I1(waddr[0]),
        .O(\waddr[6]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB8CC)) 
    \waddr[7]_i_2 
       (.I0(\waddr[7]_i_4_n_0 ),
        .I1(waddr[7]),
        .I2(\waddr[7]_i_5_n_0 ),
        .I3(waddr[6]),
        .O(\waddr[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \waddr[7]_i_4 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \waddr[7]_i_5 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \waddr[7]_i_6 
       (.I0(\ap_CS_fsm_reg[12]_0 [7]),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(icmp_ln59_6_reg_2240),
        .I3(and_ln58_6_reg_2236),
        .O(\ap_CS_fsm_reg[9] ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[0]_i_1_n_0 ),
        .Q(waddr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[1]_i_1_n_0 ),
        .Q(waddr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[2]_i_1_n_0 ),
        .Q(waddr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[3]_i_1_n_0 ),
        .Q(waddr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[4]_i_1_n_0 ),
        .Q(waddr[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[5]_i_1_n_0 ),
        .Q(waddr[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[6]_i_1_n_0 ),
        .Q(waddr[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[7]_i_2_n_0 ),
        .Q(waddr[7]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "mem_write_top_rfi_C_gmem_m_axi_buffer" *) 
module design_1_mem_write_top_rfi_C_0_0_mem_write_top_rfi_C_gmem_m_axi_buffer__parameterized0
   (beat_valid,
    full_n_reg_0,
    SR,
    ap_clk,
    ap_rst_n,
    m_axi_gmem_RVALID,
    rdata_ack_t,
    dout_valid_reg_0);
  output beat_valid;
  output full_n_reg_0;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input m_axi_gmem_RVALID;
  input rdata_ack_t;
  input dout_valid_reg_0;

  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire beat_valid;
  wire dout_valid_i_1__0_n_0;
  wire dout_valid_reg_0;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__0_n_0;
  wire empty_n_i_3__0_n_0;
  wire empty_n_reg_n_0;
  wire full_n_i_1__0_n_0;
  wire full_n_i_2__4_n_0;
  wire full_n_reg_0;
  wire [8:0]mOutPtr;
  wire mOutPtr19_out;
  wire \mOutPtr[0]_i_1__0_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire \mOutPtr[3]_i_1_n_0 ;
  wire \mOutPtr[4]_i_1_n_0 ;
  wire \mOutPtr[5]_i_1_n_0 ;
  wire \mOutPtr[5]_i_2_n_0 ;
  wire \mOutPtr[6]_i_1_n_0 ;
  wire \mOutPtr[7]_i_1_n_0 ;
  wire \mOutPtr[7]_i_2_n_0 ;
  wire \mOutPtr[8]_i_1__0_n_0 ;
  wire \mOutPtr[8]_i_2_n_0 ;
  wire \mOutPtr[8]_i_3_n_0 ;
  wire \mOutPtr[8]_i_4_n_0 ;
  wire m_axi_gmem_RVALID;
  wire pop;
  wire rdata_ack_t;

  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT4 #(
    .INIT(16'hAEAA)) 
    dout_valid_i_1__0
       (.I0(empty_n_reg_n_0),
        .I1(dout_valid_reg_0),
        .I2(rdata_ack_t),
        .I3(beat_valid),
        .O(dout_valid_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_valid_i_1__0_n_0),
        .Q(beat_valid),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFEFEFEF0FE0E0E0)) 
    empty_n_i_1
       (.I0(empty_n_i_2__0_n_0),
        .I1(empty_n_i_3__0_n_0),
        .I2(pop),
        .I3(full_n_reg_0),
        .I4(m_axi_gmem_RVALID),
        .I5(empty_n_reg_n_0),
        .O(empty_n_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    empty_n_i_2__0
       (.I0(mOutPtr[6]),
        .I1(mOutPtr[2]),
        .I2(mOutPtr[8]),
        .I3(mOutPtr[0]),
        .I4(mOutPtr[3]),
        .I5(mOutPtr[5]),
        .O(empty_n_i_2__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    empty_n_i_3__0
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[7]),
        .I2(mOutPtr[4]),
        .O(empty_n_i_3__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hFFFFDF55)) 
    full_n_i_1__0
       (.I0(ap_rst_n),
        .I1(full_n_i_2__4_n_0),
        .I2(m_axi_gmem_RVALID),
        .I3(full_n_reg_0),
        .I4(pop),
        .O(full_n_i_1__0_n_0));
  LUT4 #(
    .INIT(16'hFFDF)) 
    full_n_i_2__4
       (.I0(mOutPtr[6]),
        .I1(\mOutPtr[8]_i_4_n_0 ),
        .I2(mOutPtr[7]),
        .I3(mOutPtr[8]),
        .O(full_n_i_2__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT4 #(
    .INIT(16'hA2AA)) 
    full_n_i_3__2
       (.I0(empty_n_reg_n_0),
        .I1(dout_valid_reg_0),
        .I2(rdata_ack_t),
        .I3(beat_valid),
        .O(pop));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__0_n_0),
        .Q(full_n_reg_0),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__0 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr19_out),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .O(\mOutPtr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT4 #(
    .INIT(16'h6AA9)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr19_out),
        .O(\mOutPtr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT5 #(
    .INIT(32'h6AAAAAA9)) 
    \mOutPtr[3]_i_1 
       (.I0(mOutPtr[3]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[2]),
        .I4(mOutPtr19_out),
        .O(\mOutPtr[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAA9)) 
    \mOutPtr[4]_i_1 
       (.I0(mOutPtr[4]),
        .I1(mOutPtr[2]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(mOutPtr[3]),
        .I5(mOutPtr19_out),
        .O(\mOutPtr[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \mOutPtr[5]_i_1 
       (.I0(mOutPtr[5]),
        .I1(\mOutPtr[7]_i_2_n_0 ),
        .I2(mOutPtr19_out),
        .I3(\mOutPtr[5]_i_2_n_0 ),
        .O(\mOutPtr[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \mOutPtr[5]_i_2 
       (.I0(mOutPtr[3]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[2]),
        .I4(mOutPtr[4]),
        .O(\mOutPtr[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT5 #(
    .INIT(32'hA6A6A695)) 
    \mOutPtr[6]_i_1 
       (.I0(mOutPtr[6]),
        .I1(mOutPtr19_out),
        .I2(\mOutPtr[8]_i_4_n_0 ),
        .I3(mOutPtr[5]),
        .I4(\mOutPtr[7]_i_2_n_0 ),
        .O(\mOutPtr[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAA6AAA6AAA6AA969)) 
    \mOutPtr[7]_i_1 
       (.I0(mOutPtr[7]),
        .I1(mOutPtr19_out),
        .I2(mOutPtr[6]),
        .I3(\mOutPtr[8]_i_4_n_0 ),
        .I4(\mOutPtr[7]_i_2_n_0 ),
        .I5(mOutPtr[5]),
        .O(\mOutPtr[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \mOutPtr[7]_i_2 
       (.I0(mOutPtr[4]),
        .I1(mOutPtr[2]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(mOutPtr[3]),
        .O(\mOutPtr[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h20FFDF00DF00DF00)) 
    \mOutPtr[8]_i_1__0 
       (.I0(beat_valid),
        .I1(rdata_ack_t),
        .I2(dout_valid_reg_0),
        .I3(empty_n_reg_n_0),
        .I4(m_axi_gmem_RVALID),
        .I5(full_n_reg_0),
        .O(\mOutPtr[8]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hA656A6A6A6A6A6A6)) 
    \mOutPtr[8]_i_2 
       (.I0(mOutPtr[8]),
        .I1(\mOutPtr[8]_i_3_n_0 ),
        .I2(mOutPtr[7]),
        .I3(\mOutPtr[8]_i_4_n_0 ),
        .I4(mOutPtr[6]),
        .I5(mOutPtr19_out),
        .O(\mOutPtr[8]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \mOutPtr[8]_i_3 
       (.I0(mOutPtr[6]),
        .I1(mOutPtr19_out),
        .I2(\mOutPtr[7]_i_2_n_0 ),
        .I3(mOutPtr[5]),
        .O(\mOutPtr[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \mOutPtr[8]_i_4 
       (.I0(mOutPtr[4]),
        .I1(mOutPtr[2]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .I4(mOutPtr[3]),
        .I5(mOutPtr[5]),
        .O(\mOutPtr[8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0080000088888888)) 
    \mOutPtr[8]_i_5 
       (.I0(m_axi_gmem_RVALID),
        .I1(full_n_reg_0),
        .I2(beat_valid),
        .I3(rdata_ack_t),
        .I4(dout_valid_reg_0),
        .I5(empty_n_reg_n_0),
        .O(mOutPtr19_out));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1__0_n_0 ),
        .D(\mOutPtr[0]_i_1__0_n_0 ),
        .Q(mOutPtr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1__0_n_0 ),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(mOutPtr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1__0_n_0 ),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(mOutPtr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1__0_n_0 ),
        .D(\mOutPtr[3]_i_1_n_0 ),
        .Q(mOutPtr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1__0_n_0 ),
        .D(\mOutPtr[4]_i_1_n_0 ),
        .Q(mOutPtr[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[5] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1__0_n_0 ),
        .D(\mOutPtr[5]_i_1_n_0 ),
        .Q(mOutPtr[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[6] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1__0_n_0 ),
        .D(\mOutPtr[6]_i_1_n_0 ),
        .Q(mOutPtr[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[7] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1__0_n_0 ),
        .D(\mOutPtr[7]_i_1_n_0 ),
        .Q(mOutPtr[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[8] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1__0_n_0 ),
        .D(\mOutPtr[8]_i_2_n_0 ),
        .Q(mOutPtr[8]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "mem_write_top_rfi_C_gmem_m_axi_fifo" *) 
module design_1_mem_write_top_rfi_C_0_0_mem_write_top_rfi_C_gmem_m_axi_fifo
   (burst_valid,
    fifo_burst_ready,
    ap_rst_n_0,
    p_26_in,
    ap_rst_n_1,
    \q_reg[3]_0 ,
    wreq_handling_reg,
    wreq_handling_reg_0,
    next_wreq,
    D,
    \could_multi_bursts.loop_cnt_reg[3] ,
    in,
    wreq_handling_reg_1,
    \could_multi_bursts.last_sect_buf_reg ,
    SR,
    ap_clk,
    ap_rst_n,
    CO,
    fifo_resp_ready,
    \sect_len_buf_reg[3] ,
    invalid_len_event_reg2,
    push,
    Q,
    E,
    wreq_handling_reg_2,
    wreq_handling_reg_3,
    fifo_wreq_valid,
    \sect_cnt_reg[51] ,
    sect_cnt0,
    \sect_cnt_reg[0] ,
    wreq_handling_reg_4,
    \sect_len_buf_reg[3]_0 ,
    \sect_len_buf_reg[3]_1 ,
    \sect_len_buf_reg[3]_2 ,
    \sect_len_buf_reg[3]_3 ,
    push_0,
    \could_multi_bursts.last_sect_buf_reg_0 );
  output burst_valid;
  output fifo_burst_ready;
  output [0:0]ap_rst_n_0;
  output p_26_in;
  output [0:0]ap_rst_n_1;
  output \q_reg[3]_0 ;
  output [0:0]wreq_handling_reg;
  output [0:0]wreq_handling_reg_0;
  output next_wreq;
  output [51:0]D;
  output \could_multi_bursts.loop_cnt_reg[3] ;
  output [3:0]in;
  output wreq_handling_reg_1;
  output \could_multi_bursts.last_sect_buf_reg ;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input [0:0]CO;
  input fifo_resp_ready;
  input \sect_len_buf_reg[3] ;
  input invalid_len_event_reg2;
  input push;
  input [7:0]Q;
  input [0:0]E;
  input [0:0]wreq_handling_reg_2;
  input wreq_handling_reg_3;
  input fifo_wreq_valid;
  input [51:0]\sect_cnt_reg[51] ;
  input [50:0]sect_cnt0;
  input [0:0]\sect_cnt_reg[0] ;
  input wreq_handling_reg_4;
  input \sect_len_buf_reg[3]_0 ;
  input \sect_len_buf_reg[3]_1 ;
  input [8:0]\sect_len_buf_reg[3]_2 ;
  input [4:0]\sect_len_buf_reg[3]_3 ;
  input push_0;
  input \could_multi_bursts.last_sect_buf_reg_0 ;

  wire [0:0]CO;
  wire [51:0]D;
  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [0:0]ap_rst_n_0;
  wire [0:0]ap_rst_n_1;
  wire burst_valid;
  wire \bus_equal_gen.WLAST_Dummy_i_4_n_0 ;
  wire \could_multi_bursts.awlen_buf[3]_i_3_n_0 ;
  wire \could_multi_bursts.last_sect_buf_reg ;
  wire \could_multi_bursts.last_sect_buf_reg_0 ;
  wire \could_multi_bursts.loop_cnt_reg[3] ;
  wire data_vld_i_1_n_0;
  wire data_vld_reg_n_0;
  wire fifo_burst_ready;
  wire fifo_resp_ready;
  wire fifo_wreq_valid;
  wire full_n_i_1__1_n_0;
  wire full_n_i_2__1_n_0;
  wire full_n_i_3_n_0;
  wire full_n_i_4_n_0;
  wire [3:0]in;
  wire invalid_len_event_reg2;
  wire \mem_reg[4][0]_srl5_n_0 ;
  wire \mem_reg[4][1]_srl5_n_0 ;
  wire \mem_reg[4][2]_srl5_n_0 ;
  wire \mem_reg[4][3]_srl5_n_0 ;
  wire next_wreq;
  wire p_26_in;
  wire pop0;
  wire \pout[0]_i_1_n_0 ;
  wire \pout[1]_i_1_n_0 ;
  wire \pout[2]_i_1_n_0 ;
  wire \pout_reg_n_0_[0] ;
  wire \pout_reg_n_0_[1] ;
  wire \pout_reg_n_0_[2] ;
  wire push;
  wire push_0;
  wire [3:0]q;
  wire \q_reg[3]_0 ;
  wire [50:0]sect_cnt0;
  wire [0:0]\sect_cnt_reg[0] ;
  wire [51:0]\sect_cnt_reg[51] ;
  wire \sect_len_buf[8]_i_3_n_0 ;
  wire \sect_len_buf_reg[3] ;
  wire \sect_len_buf_reg[3]_0 ;
  wire \sect_len_buf_reg[3]_1 ;
  wire [8:0]\sect_len_buf_reg[3]_2 ;
  wire [4:0]\sect_len_buf_reg[3]_3 ;
  wire [0:0]wreq_handling_reg;
  wire [0:0]wreq_handling_reg_0;
  wire wreq_handling_reg_1;
  wire [0:0]wreq_handling_reg_2;
  wire wreq_handling_reg_3;
  wire wreq_handling_reg_4;

  LUT5 #(
    .INIT(32'hFFFFFFBE)) 
    \bus_equal_gen.WLAST_Dummy_i_2 
       (.I0(\bus_equal_gen.WLAST_Dummy_i_4_n_0 ),
        .I1(q[3]),
        .I2(Q[3]),
        .I3(Q[5]),
        .I4(Q[4]),
        .O(\q_reg[3]_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \bus_equal_gen.WLAST_Dummy_i_4 
       (.I0(Q[0]),
        .I1(q[0]),
        .I2(q[1]),
        .I3(Q[1]),
        .I4(q[2]),
        .I5(Q[2]),
        .O(\bus_equal_gen.WLAST_Dummy_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair501" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \could_multi_bursts.awlen_buf[0]_i_1 
       (.I0(\sect_len_buf_reg[3]_2 [0]),
        .I1(\could_multi_bursts.loop_cnt_reg[3] ),
        .O(in[0]));
  (* SOFT_HLUTNM = "soft_lutpair501" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \could_multi_bursts.awlen_buf[1]_i_1 
       (.I0(\sect_len_buf_reg[3]_2 [1]),
        .I1(\could_multi_bursts.loop_cnt_reg[3] ),
        .O(in[1]));
  (* SOFT_HLUTNM = "soft_lutpair502" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \could_multi_bursts.awlen_buf[2]_i_1 
       (.I0(\sect_len_buf_reg[3]_2 [2]),
        .I1(\could_multi_bursts.loop_cnt_reg[3] ),
        .O(in[2]));
  (* SOFT_HLUTNM = "soft_lutpair502" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \could_multi_bursts.awlen_buf[3]_i_1 
       (.I0(\sect_len_buf_reg[3]_2 [3]),
        .I1(\could_multi_bursts.loop_cnt_reg[3] ),
        .O(in[3]));
  LUT5 #(
    .INIT(32'hF6FFFFF6)) 
    \could_multi_bursts.awlen_buf[3]_i_2 
       (.I0(\sect_len_buf_reg[3]_3 [3]),
        .I1(\sect_len_buf_reg[3]_2 [7]),
        .I2(\could_multi_bursts.awlen_buf[3]_i_3_n_0 ),
        .I3(\sect_len_buf_reg[3]_2 [8]),
        .I4(\sect_len_buf_reg[3]_3 [4]),
        .O(\could_multi_bursts.loop_cnt_reg[3] ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \could_multi_bursts.awlen_buf[3]_i_3 
       (.I0(\sect_len_buf_reg[3]_3 [2]),
        .I1(\sect_len_buf_reg[3]_2 [6]),
        .I2(\sect_len_buf_reg[3]_2 [5]),
        .I3(\sect_len_buf_reg[3]_3 [1]),
        .I4(\sect_len_buf_reg[3]_2 [4]),
        .I5(\sect_len_buf_reg[3]_3 [0]),
        .O(\could_multi_bursts.awlen_buf[3]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.last_sect_buf_i_1 
       (.I0(wreq_handling_reg_2),
        .I1(p_26_in),
        .I2(\could_multi_bursts.last_sect_buf_reg_0 ),
        .O(\could_multi_bursts.last_sect_buf_reg ));
  (* SOFT_HLUTNM = "soft_lutpair500" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.loop_cnt[4]_i_1 
       (.I0(p_26_in),
        .I1(ap_rst_n),
        .O(ap_rst_n_0));
  LUT6 #(
    .INIT(64'hEEEEEEEEEEEEEEAE)) 
    data_vld_i_1
       (.I0(push_0),
        .I1(data_vld_reg_n_0),
        .I2(pop0),
        .I3(\pout_reg_n_0_[2] ),
        .I4(\pout_reg_n_0_[0] ),
        .I5(\pout_reg_n_0_[1] ),
        .O(data_vld_i_1_n_0));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1_n_0),
        .Q(data_vld_reg_n_0),
        .R(SR));
  LUT5 #(
    .INIT(32'h0100FFFF)) 
    empty_n_i_1
       (.I0(Q[6]),
        .I1(Q[7]),
        .I2(\q_reg[3]_0 ),
        .I3(E),
        .I4(burst_valid),
        .O(pop0));
  (* SOFT_HLUTNM = "soft_lutpair472" *) 
  LUT4 #(
    .INIT(16'h8FFF)) 
    empty_n_i_1__0
       (.I0(p_26_in),
        .I1(wreq_handling_reg_2),
        .I2(wreq_handling_reg_3),
        .I3(fifo_wreq_valid),
        .O(wreq_handling_reg));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(pop0),
        .D(data_vld_reg_n_0),
        .Q(burst_valid),
        .R(SR));
  LUT5 #(
    .INIT(32'hD5D5D500)) 
    fifo_wreq_valid_buf_i_1
       (.I0(wreq_handling_reg_3),
        .I1(wreq_handling_reg_2),
        .I2(p_26_in),
        .I3(wreq_handling_reg_4),
        .I4(fifo_wreq_valid),
        .O(next_wreq));
  LUT6 #(
    .INIT(64'hDDDDD5DDFFFFFFFF)) 
    full_n_i_1__1
       (.I0(ap_rst_n),
        .I1(fifo_burst_ready),
        .I2(full_n_i_2__1_n_0),
        .I3(full_n_i_3_n_0),
        .I4(\pout_reg_n_0_[2] ),
        .I5(full_n_i_4_n_0),
        .O(full_n_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    full_n_i_2__1
       (.I0(\pout_reg_n_0_[1] ),
        .I1(\pout_reg_n_0_[0] ),
        .O(full_n_i_2__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair473" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    full_n_i_3
       (.I0(invalid_len_event_reg2),
        .I1(push),
        .I2(pop0),
        .I3(data_vld_reg_n_0),
        .O(full_n_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair473" *) 
  LUT2 #(
    .INIT(4'h7)) 
    full_n_i_4
       (.I0(data_vld_reg_n_0),
        .I1(pop0),
        .O(full_n_i_4_n_0));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__1_n_0),
        .Q(fifo_burst_ready),
        .R(1'b0));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][0]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[4][0]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][1]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[4][1]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][2]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[4][2]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][3]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push_0),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[4][3]_srl5_n_0 ));
  LUT6 #(
    .INIT(64'hDDDD777722228880)) 
    \pout[0]_i_1 
       (.I0(data_vld_reg_n_0),
        .I1(pop0),
        .I2(\pout_reg_n_0_[2] ),
        .I3(\pout_reg_n_0_[1] ),
        .I4(push_0),
        .I5(\pout_reg_n_0_[0] ),
        .O(\pout[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hC9C86C6CCCCCCCCC)) 
    \pout[1]_i_1 
       (.I0(push_0),
        .I1(\pout_reg_n_0_[1] ),
        .I2(\pout_reg_n_0_[0] ),
        .I3(\pout_reg_n_0_[2] ),
        .I4(pop0),
        .I5(data_vld_reg_n_0),
        .O(\pout[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFE007F80FF00FF00)) 
    \pout[2]_i_1 
       (.I0(push_0),
        .I1(\pout_reg_n_0_[1] ),
        .I2(\pout_reg_n_0_[0] ),
        .I3(\pout_reg_n_0_[2] ),
        .I4(pop0),
        .I5(data_vld_reg_n_0),
        .O(\pout[2]_i_1_n_0 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[0] ),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[1] ),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[2] ),
        .R(SR));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][0]_srl5_n_0 ),
        .Q(q[0]),
        .R(SR));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][1]_srl5_n_0 ),
        .Q(q[1]),
        .R(SR));
  FDRE \q_reg[2] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][2]_srl5_n_0 ),
        .Q(q[2]),
        .R(SR));
  FDRE \q_reg[3] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][3]_srl5_n_0 ),
        .Q(q[3]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair500" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \sect_addr_buf[11]_i_1 
       (.I0(CO),
        .I1(p_26_in),
        .I2(ap_rst_n),
        .O(ap_rst_n_1));
  LUT3 #(
    .INIT(8'h8B)) 
    \sect_cnt[0]_i_1 
       (.I0(\sect_cnt_reg[51] [0]),
        .I1(next_wreq),
        .I2(\sect_cnt_reg[0] ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair495" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[10]_i_1 
       (.I0(\sect_cnt_reg[51] [10]),
        .I1(next_wreq),
        .I2(sect_cnt0[9]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair494" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[11]_i_1 
       (.I0(\sect_cnt_reg[51] [11]),
        .I1(next_wreq),
        .I2(sect_cnt0[10]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair494" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_1 
       (.I0(\sect_cnt_reg[51] [12]),
        .I1(next_wreq),
        .I2(sect_cnt0[11]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair493" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[13]_i_1 
       (.I0(\sect_cnt_reg[51] [13]),
        .I1(next_wreq),
        .I2(sect_cnt0[12]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair493" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[14]_i_1 
       (.I0(\sect_cnt_reg[51] [14]),
        .I1(next_wreq),
        .I2(sect_cnt0[13]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair492" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[15]_i_1 
       (.I0(\sect_cnt_reg[51] [15]),
        .I1(next_wreq),
        .I2(sect_cnt0[14]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair492" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_1 
       (.I0(\sect_cnt_reg[51] [16]),
        .I1(next_wreq),
        .I2(sect_cnt0[15]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair491" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[17]_i_1 
       (.I0(\sect_cnt_reg[51] [17]),
        .I1(next_wreq),
        .I2(sect_cnt0[16]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair491" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[18]_i_1 
       (.I0(\sect_cnt_reg[51] [18]),
        .I1(next_wreq),
        .I2(sect_cnt0[17]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair490" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[19]_i_1 
       (.I0(\sect_cnt_reg[51] [19]),
        .I1(next_wreq),
        .I2(sect_cnt0[18]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair499" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[1]_i_1 
       (.I0(\sect_cnt_reg[51] [1]),
        .I1(next_wreq),
        .I2(sect_cnt0[0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair490" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[20]_i_1 
       (.I0(\sect_cnt_reg[51] [20]),
        .I1(next_wreq),
        .I2(sect_cnt0[19]),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair489" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[21]_i_1 
       (.I0(\sect_cnt_reg[51] [21]),
        .I1(next_wreq),
        .I2(sect_cnt0[20]),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair489" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[22]_i_1 
       (.I0(\sect_cnt_reg[51] [22]),
        .I1(next_wreq),
        .I2(sect_cnt0[21]),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair488" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[23]_i_1 
       (.I0(\sect_cnt_reg[51] [23]),
        .I1(next_wreq),
        .I2(sect_cnt0[22]),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair488" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[24]_i_1 
       (.I0(\sect_cnt_reg[51] [24]),
        .I1(next_wreq),
        .I2(sect_cnt0[23]),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair487" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[25]_i_1 
       (.I0(\sect_cnt_reg[51] [25]),
        .I1(next_wreq),
        .I2(sect_cnt0[24]),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair487" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[26]_i_1 
       (.I0(\sect_cnt_reg[51] [26]),
        .I1(next_wreq),
        .I2(sect_cnt0[25]),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair486" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[27]_i_1 
       (.I0(\sect_cnt_reg[51] [27]),
        .I1(next_wreq),
        .I2(sect_cnt0[26]),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair486" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[28]_i_1 
       (.I0(\sect_cnt_reg[51] [28]),
        .I1(next_wreq),
        .I2(sect_cnt0[27]),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair485" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[29]_i_1 
       (.I0(\sect_cnt_reg[51] [29]),
        .I1(next_wreq),
        .I2(sect_cnt0[28]),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair499" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[2]_i_1 
       (.I0(\sect_cnt_reg[51] [2]),
        .I1(next_wreq),
        .I2(sect_cnt0[1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair485" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[30]_i_1 
       (.I0(\sect_cnt_reg[51] [30]),
        .I1(next_wreq),
        .I2(sect_cnt0[29]),
        .O(D[30]));
  (* SOFT_HLUTNM = "soft_lutpair484" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[31]_i_1 
       (.I0(\sect_cnt_reg[51] [31]),
        .I1(next_wreq),
        .I2(sect_cnt0[30]),
        .O(D[31]));
  (* SOFT_HLUTNM = "soft_lutpair484" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[32]_i_1 
       (.I0(\sect_cnt_reg[51] [32]),
        .I1(next_wreq),
        .I2(sect_cnt0[31]),
        .O(D[32]));
  (* SOFT_HLUTNM = "soft_lutpair483" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[33]_i_1 
       (.I0(\sect_cnt_reg[51] [33]),
        .I1(next_wreq),
        .I2(sect_cnt0[32]),
        .O(D[33]));
  (* SOFT_HLUTNM = "soft_lutpair483" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[34]_i_1 
       (.I0(\sect_cnt_reg[51] [34]),
        .I1(next_wreq),
        .I2(sect_cnt0[33]),
        .O(D[34]));
  (* SOFT_HLUTNM = "soft_lutpair482" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[35]_i_1 
       (.I0(\sect_cnt_reg[51] [35]),
        .I1(next_wreq),
        .I2(sect_cnt0[34]),
        .O(D[35]));
  (* SOFT_HLUTNM = "soft_lutpair482" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[36]_i_1 
       (.I0(\sect_cnt_reg[51] [36]),
        .I1(next_wreq),
        .I2(sect_cnt0[35]),
        .O(D[36]));
  (* SOFT_HLUTNM = "soft_lutpair481" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[37]_i_1 
       (.I0(\sect_cnt_reg[51] [37]),
        .I1(next_wreq),
        .I2(sect_cnt0[36]),
        .O(D[37]));
  (* SOFT_HLUTNM = "soft_lutpair480" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[38]_i_1 
       (.I0(\sect_cnt_reg[51] [38]),
        .I1(next_wreq),
        .I2(sect_cnt0[37]),
        .O(D[38]));
  (* SOFT_HLUTNM = "soft_lutpair481" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[39]_i_1 
       (.I0(\sect_cnt_reg[51] [39]),
        .I1(next_wreq),
        .I2(sect_cnt0[38]),
        .O(D[39]));
  (* SOFT_HLUTNM = "soft_lutpair498" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[3]_i_1 
       (.I0(\sect_cnt_reg[51] [3]),
        .I1(next_wreq),
        .I2(sect_cnt0[2]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair480" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[40]_i_1 
       (.I0(\sect_cnt_reg[51] [40]),
        .I1(next_wreq),
        .I2(sect_cnt0[39]),
        .O(D[40]));
  (* SOFT_HLUTNM = "soft_lutpair479" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[41]_i_1 
       (.I0(\sect_cnt_reg[51] [41]),
        .I1(next_wreq),
        .I2(sect_cnt0[40]),
        .O(D[41]));
  (* SOFT_HLUTNM = "soft_lutpair478" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[42]_i_1 
       (.I0(\sect_cnt_reg[51] [42]),
        .I1(next_wreq),
        .I2(sect_cnt0[41]),
        .O(D[42]));
  (* SOFT_HLUTNM = "soft_lutpair479" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[43]_i_1 
       (.I0(\sect_cnt_reg[51] [43]),
        .I1(next_wreq),
        .I2(sect_cnt0[42]),
        .O(D[43]));
  (* SOFT_HLUTNM = "soft_lutpair478" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[44]_i_1 
       (.I0(\sect_cnt_reg[51] [44]),
        .I1(next_wreq),
        .I2(sect_cnt0[43]),
        .O(D[44]));
  (* SOFT_HLUTNM = "soft_lutpair477" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[45]_i_1 
       (.I0(\sect_cnt_reg[51] [45]),
        .I1(next_wreq),
        .I2(sect_cnt0[44]),
        .O(D[45]));
  (* SOFT_HLUTNM = "soft_lutpair476" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[46]_i_1 
       (.I0(\sect_cnt_reg[51] [46]),
        .I1(next_wreq),
        .I2(sect_cnt0[45]),
        .O(D[46]));
  (* SOFT_HLUTNM = "soft_lutpair477" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[47]_i_1 
       (.I0(\sect_cnt_reg[51] [47]),
        .I1(next_wreq),
        .I2(sect_cnt0[46]),
        .O(D[47]));
  (* SOFT_HLUTNM = "soft_lutpair476" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[48]_i_1 
       (.I0(\sect_cnt_reg[51] [48]),
        .I1(next_wreq),
        .I2(sect_cnt0[47]),
        .O(D[48]));
  (* SOFT_HLUTNM = "soft_lutpair475" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[49]_i_1 
       (.I0(\sect_cnt_reg[51] [49]),
        .I1(next_wreq),
        .I2(sect_cnt0[48]),
        .O(D[49]));
  (* SOFT_HLUTNM = "soft_lutpair498" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_1 
       (.I0(\sect_cnt_reg[51] [4]),
        .I1(next_wreq),
        .I2(sect_cnt0[3]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair474" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[50]_i_1 
       (.I0(\sect_cnt_reg[51] [50]),
        .I1(next_wreq),
        .I2(sect_cnt0[49]),
        .O(D[50]));
  (* SOFT_HLUTNM = "soft_lutpair474" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sect_cnt[51]_i_1 
       (.I0(p_26_in),
        .I1(next_wreq),
        .O(wreq_handling_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair475" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[51]_i_2 
       (.I0(\sect_cnt_reg[51] [51]),
        .I1(next_wreq),
        .I2(sect_cnt0[50]),
        .O(D[51]));
  (* SOFT_HLUTNM = "soft_lutpair497" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[5]_i_1 
       (.I0(\sect_cnt_reg[51] [5]),
        .I1(next_wreq),
        .I2(sect_cnt0[4]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair497" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[6]_i_1 
       (.I0(\sect_cnt_reg[51] [6]),
        .I1(next_wreq),
        .I2(sect_cnt0[5]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair496" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[7]_i_1 
       (.I0(\sect_cnt_reg[51] [7]),
        .I1(next_wreq),
        .I2(sect_cnt0[6]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair496" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_1 
       (.I0(\sect_cnt_reg[51] [8]),
        .I1(next_wreq),
        .I2(sect_cnt0[7]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair495" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[9]_i_1 
       (.I0(\sect_cnt_reg[51] [9]),
        .I1(next_wreq),
        .I2(sect_cnt0[8]),
        .O(D[9]));
  LUT6 #(
    .INIT(64'h00002022AAAAAAAA)) 
    \sect_len_buf[8]_i_1 
       (.I0(wreq_handling_reg_3),
        .I1(\sect_len_buf[8]_i_3_n_0 ),
        .I2(\sect_len_buf_reg[3]_0 ),
        .I3(\sect_len_buf_reg[3]_1 ),
        .I4(\could_multi_bursts.loop_cnt_reg[3] ),
        .I5(\sect_len_buf_reg[3] ),
        .O(p_26_in));
  LUT3 #(
    .INIT(8'h7F)) 
    \sect_len_buf[8]_i_3 
       (.I0(fifo_burst_ready),
        .I1(fifo_resp_ready),
        .I2(\sect_len_buf_reg[3] ),
        .O(\sect_len_buf[8]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair472" *) 
  LUT4 #(
    .INIT(16'hCEEE)) 
    wreq_handling_i_1
       (.I0(wreq_handling_reg_3),
        .I1(wreq_handling_reg_4),
        .I2(wreq_handling_reg_2),
        .I3(p_26_in),
        .O(wreq_handling_reg_1));
endmodule

(* ORIG_REF_NAME = "mem_write_top_rfi_C_gmem_m_axi_fifo" *) 
module design_1_mem_write_top_rfi_C_0_0_mem_write_top_rfi_C_gmem_m_axi_fifo__parameterized0
   (fifo_wreq_valid,
    rs2f_wreq_ack,
    S,
    empty_n_reg_0,
    \q_reg[64]_0 ,
    empty_n_reg_1,
    empty_n_reg_2,
    \q_reg[64]_1 ,
    SR,
    E,
    ap_clk,
    Q,
    last_sect_carry__3,
    p_26_in,
    \align_len_reg[31] ,
    \align_len_reg[31]_0 ,
    ap_rst_n,
    push,
    \q_reg[60]_0 );
  output fifo_wreq_valid;
  output rs2f_wreq_ack;
  output [1:0]S;
  output [0:0]empty_n_reg_0;
  output [61:0]\q_reg[64]_0 ;
  output [0:0]empty_n_reg_1;
  output empty_n_reg_2;
  output [0:0]\q_reg[64]_1 ;
  input [0:0]SR;
  input [0:0]E;
  input ap_clk;
  input [3:0]Q;
  input [3:0]last_sect_carry__3;
  input p_26_in;
  input [0:0]\align_len_reg[31] ;
  input \align_len_reg[31]_0 ;
  input ap_rst_n;
  input push;
  input [60:0]\q_reg[60]_0 ;

  wire [0:0]E;
  wire [3:0]Q;
  wire [1:0]S;
  wire [0:0]SR;
  wire [0:0]\align_len_reg[31] ;
  wire \align_len_reg[31]_0 ;
  wire ap_clk;
  wire ap_rst_n;
  wire data_vld_i_1__0_n_0;
  wire data_vld_reg_n_0;
  wire [0:0]empty_n_reg_0;
  wire [0:0]empty_n_reg_1;
  wire empty_n_reg_2;
  wire fifo_wreq_valid;
  wire full_n_i_1__2_n_0;
  wire full_n_i_2_n_0;
  wire full_n_i_3__3_n_0;
  wire full_n_i_4__0_n_0;
  wire [3:0]last_sect_carry__3;
  wire \mem_reg[4][0]_srl5_n_0 ;
  wire \mem_reg[4][10]_srl5_n_0 ;
  wire \mem_reg[4][11]_srl5_n_0 ;
  wire \mem_reg[4][12]_srl5_n_0 ;
  wire \mem_reg[4][13]_srl5_n_0 ;
  wire \mem_reg[4][14]_srl5_n_0 ;
  wire \mem_reg[4][15]_srl5_n_0 ;
  wire \mem_reg[4][16]_srl5_n_0 ;
  wire \mem_reg[4][17]_srl5_n_0 ;
  wire \mem_reg[4][18]_srl5_n_0 ;
  wire \mem_reg[4][19]_srl5_n_0 ;
  wire \mem_reg[4][1]_srl5_n_0 ;
  wire \mem_reg[4][20]_srl5_n_0 ;
  wire \mem_reg[4][21]_srl5_n_0 ;
  wire \mem_reg[4][22]_srl5_n_0 ;
  wire \mem_reg[4][23]_srl5_n_0 ;
  wire \mem_reg[4][24]_srl5_n_0 ;
  wire \mem_reg[4][25]_srl5_n_0 ;
  wire \mem_reg[4][26]_srl5_n_0 ;
  wire \mem_reg[4][27]_srl5_n_0 ;
  wire \mem_reg[4][28]_srl5_n_0 ;
  wire \mem_reg[4][29]_srl5_n_0 ;
  wire \mem_reg[4][2]_srl5_n_0 ;
  wire \mem_reg[4][30]_srl5_n_0 ;
  wire \mem_reg[4][31]_srl5_n_0 ;
  wire \mem_reg[4][32]_srl5_n_0 ;
  wire \mem_reg[4][33]_srl5_n_0 ;
  wire \mem_reg[4][34]_srl5_n_0 ;
  wire \mem_reg[4][35]_srl5_n_0 ;
  wire \mem_reg[4][36]_srl5_n_0 ;
  wire \mem_reg[4][37]_srl5_n_0 ;
  wire \mem_reg[4][38]_srl5_n_0 ;
  wire \mem_reg[4][39]_srl5_n_0 ;
  wire \mem_reg[4][3]_srl5_n_0 ;
  wire \mem_reg[4][40]_srl5_n_0 ;
  wire \mem_reg[4][41]_srl5_n_0 ;
  wire \mem_reg[4][42]_srl5_n_0 ;
  wire \mem_reg[4][43]_srl5_n_0 ;
  wire \mem_reg[4][44]_srl5_n_0 ;
  wire \mem_reg[4][45]_srl5_n_0 ;
  wire \mem_reg[4][46]_srl5_n_0 ;
  wire \mem_reg[4][47]_srl5_n_0 ;
  wire \mem_reg[4][48]_srl5_n_0 ;
  wire \mem_reg[4][49]_srl5_n_0 ;
  wire \mem_reg[4][4]_srl5_n_0 ;
  wire \mem_reg[4][50]_srl5_n_0 ;
  wire \mem_reg[4][51]_srl5_n_0 ;
  wire \mem_reg[4][52]_srl5_n_0 ;
  wire \mem_reg[4][53]_srl5_n_0 ;
  wire \mem_reg[4][54]_srl5_n_0 ;
  wire \mem_reg[4][55]_srl5_n_0 ;
  wire \mem_reg[4][56]_srl5_n_0 ;
  wire \mem_reg[4][57]_srl5_n_0 ;
  wire \mem_reg[4][58]_srl5_n_0 ;
  wire \mem_reg[4][59]_srl5_n_0 ;
  wire \mem_reg[4][5]_srl5_n_0 ;
  wire \mem_reg[4][60]_srl5_n_0 ;
  wire \mem_reg[4][64]_srl5_n_0 ;
  wire \mem_reg[4][6]_srl5_n_0 ;
  wire \mem_reg[4][7]_srl5_n_0 ;
  wire \mem_reg[4][8]_srl5_n_0 ;
  wire \mem_reg[4][9]_srl5_n_0 ;
  wire p_26_in;
  wire \pout[0]_i_1_n_0 ;
  wire \pout[1]_i_1_n_0 ;
  wire \pout[2]_i_1_n_0 ;
  wire \pout[2]_i_2_n_0 ;
  wire \pout_reg_n_0_[0] ;
  wire \pout_reg_n_0_[1] ;
  wire \pout_reg_n_0_[2] ;
  wire push;
  wire [60:0]\q_reg[60]_0 ;
  wire [61:0]\q_reg[64]_0 ;
  wire [0:0]\q_reg[64]_1 ;
  wire rs2f_wreq_ack;

  LUT6 #(
    .INIT(64'h000080AAFFFFFFFF)) 
    \align_len[31]_i_1 
       (.I0(fifo_wreq_valid),
        .I1(p_26_in),
        .I2(\align_len_reg[31] ),
        .I3(\align_len_reg[31]_0 ),
        .I4(\q_reg[64]_0 [61]),
        .I5(ap_rst_n),
        .O(empty_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair526" *) 
  LUT4 #(
    .INIT(16'h80AA)) 
    \align_len[31]_i_2 
       (.I0(fifo_wreq_valid),
        .I1(p_26_in),
        .I2(\align_len_reg[31] ),
        .I3(\align_len_reg[31]_0 ),
        .O(empty_n_reg_1));
  LUT6 #(
    .INIT(64'hFFFEFFFFAAAAAAAA)) 
    data_vld_i_1__0
       (.I0(push),
        .I1(\pout_reg_n_0_[0] ),
        .I2(\pout_reg_n_0_[1] ),
        .I3(\pout_reg_n_0_[2] ),
        .I4(full_n_i_2_n_0),
        .I5(data_vld_reg_n_0),
        .O(data_vld_i_1__0_n_0));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__0_n_0),
        .Q(data_vld_reg_n_0),
        .R(SR));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(E),
        .D(data_vld_reg_n_0),
        .Q(fifo_wreq_valid),
        .R(SR));
  LUT6 #(
    .INIT(64'hFBBBFBFBFBFBFBFB)) 
    full_n_i_1__2
       (.I0(full_n_i_2_n_0),
        .I1(ap_rst_n),
        .I2(rs2f_wreq_ack),
        .I3(\pout_reg_n_0_[2] ),
        .I4(full_n_i_3__3_n_0),
        .I5(full_n_i_4__0_n_0),
        .O(full_n_i_1__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair526" *) 
  LUT5 #(
    .INIT(32'h80AAAAAA)) 
    full_n_i_2
       (.I0(data_vld_reg_n_0),
        .I1(p_26_in),
        .I2(\align_len_reg[31] ),
        .I3(\align_len_reg[31]_0 ),
        .I4(fifo_wreq_valid),
        .O(full_n_i_2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    full_n_i_3__3
       (.I0(\pout_reg_n_0_[1] ),
        .I1(\pout_reg_n_0_[0] ),
        .O(full_n_i_3__3_n_0));
  LUT6 #(
    .INIT(64'h7000000000000000)) 
    full_n_i_4__0
       (.I0(p_26_in),
        .I1(\align_len_reg[31] ),
        .I2(\align_len_reg[31]_0 ),
        .I3(fifo_wreq_valid),
        .I4(push),
        .I5(data_vld_reg_n_0),
        .O(full_n_i_4__0_n_0));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__2_n_0),
        .Q(rs2f_wreq_ack),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1
       (.I0(\q_reg[64]_0 [61]),
        .O(\q_reg[64]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair527" *) 
  LUT2 #(
    .INIT(4'h2)) 
    invalid_len_event_i_1
       (.I0(fifo_wreq_valid),
        .I1(\q_reg[64]_0 [61]),
        .O(empty_n_reg_2));
  LUT2 #(
    .INIT(4'h9)) 
    last_sect_carry__3_i_1
       (.I0(Q[3]),
        .I1(last_sect_carry__3[3]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__3_i_2
       (.I0(Q[2]),
        .I1(last_sect_carry__3[2]),
        .I2(Q[0]),
        .I3(last_sect_carry__3[0]),
        .I4(Q[1]),
        .I5(last_sect_carry__3[1]),
        .O(S[0]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][0]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[60]_0 [0]),
        .Q(\mem_reg[4][0]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][10]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[60]_0 [10]),
        .Q(\mem_reg[4][10]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][11]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[60]_0 [11]),
        .Q(\mem_reg[4][11]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][12]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][12]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[60]_0 [12]),
        .Q(\mem_reg[4][12]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][13]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][13]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[60]_0 [13]),
        .Q(\mem_reg[4][13]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][14]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][14]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[60]_0 [14]),
        .Q(\mem_reg[4][14]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][15]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][15]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[60]_0 [15]),
        .Q(\mem_reg[4][15]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][16]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][16]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[60]_0 [16]),
        .Q(\mem_reg[4][16]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][17]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][17]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[60]_0 [17]),
        .Q(\mem_reg[4][17]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][18]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][18]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[60]_0 [18]),
        .Q(\mem_reg[4][18]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][19]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][19]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[60]_0 [19]),
        .Q(\mem_reg[4][19]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][1]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[60]_0 [1]),
        .Q(\mem_reg[4][1]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][20]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][20]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[60]_0 [20]),
        .Q(\mem_reg[4][20]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][21]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][21]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[60]_0 [21]),
        .Q(\mem_reg[4][21]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][22]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][22]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[60]_0 [22]),
        .Q(\mem_reg[4][22]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][23]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][23]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[60]_0 [23]),
        .Q(\mem_reg[4][23]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][24]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][24]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[60]_0 [24]),
        .Q(\mem_reg[4][24]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][25]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][25]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[60]_0 [25]),
        .Q(\mem_reg[4][25]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][26]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][26]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[60]_0 [26]),
        .Q(\mem_reg[4][26]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][27]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][27]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[60]_0 [27]),
        .Q(\mem_reg[4][27]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][28]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][28]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[60]_0 [28]),
        .Q(\mem_reg[4][28]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][29]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][29]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[60]_0 [29]),
        .Q(\mem_reg[4][29]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][2]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[60]_0 [2]),
        .Q(\mem_reg[4][2]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][30]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][30]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[60]_0 [30]),
        .Q(\mem_reg[4][30]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][31]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][31]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[60]_0 [31]),
        .Q(\mem_reg[4][31]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][32]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][32]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[60]_0 [32]),
        .Q(\mem_reg[4][32]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][33]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][33]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[60]_0 [33]),
        .Q(\mem_reg[4][33]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][34]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][34]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[60]_0 [34]),
        .Q(\mem_reg[4][34]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][35]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][35]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[60]_0 [35]),
        .Q(\mem_reg[4][35]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][36]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][36]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[60]_0 [36]),
        .Q(\mem_reg[4][36]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][37]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][37]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[60]_0 [37]),
        .Q(\mem_reg[4][37]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][38]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][38]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[60]_0 [38]),
        .Q(\mem_reg[4][38]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][39]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][39]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[60]_0 [39]),
        .Q(\mem_reg[4][39]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][3]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[60]_0 [3]),
        .Q(\mem_reg[4][3]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][40]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][40]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[60]_0 [40]),
        .Q(\mem_reg[4][40]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][41]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][41]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[60]_0 [41]),
        .Q(\mem_reg[4][41]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][42]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][42]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[60]_0 [42]),
        .Q(\mem_reg[4][42]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][43]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][43]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[60]_0 [43]),
        .Q(\mem_reg[4][43]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][44]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][44]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[60]_0 [44]),
        .Q(\mem_reg[4][44]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][45]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][45]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[60]_0 [45]),
        .Q(\mem_reg[4][45]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][46]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][46]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[60]_0 [46]),
        .Q(\mem_reg[4][46]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][47]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][47]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[60]_0 [47]),
        .Q(\mem_reg[4][47]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][48]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][48]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[60]_0 [48]),
        .Q(\mem_reg[4][48]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][49]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][49]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[60]_0 [49]),
        .Q(\mem_reg[4][49]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][4]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[60]_0 [4]),
        .Q(\mem_reg[4][4]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][50]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][50]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[60]_0 [50]),
        .Q(\mem_reg[4][50]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][51]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][51]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[60]_0 [51]),
        .Q(\mem_reg[4][51]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][52]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][52]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[60]_0 [52]),
        .Q(\mem_reg[4][52]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][53]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][53]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[60]_0 [53]),
        .Q(\mem_reg[4][53]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][54]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][54]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[60]_0 [54]),
        .Q(\mem_reg[4][54]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][55]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][55]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[60]_0 [55]),
        .Q(\mem_reg[4][55]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][56]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][56]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[60]_0 [56]),
        .Q(\mem_reg[4][56]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][57]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][57]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[60]_0 [57]),
        .Q(\mem_reg[4][57]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][58]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][58]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[60]_0 [58]),
        .Q(\mem_reg[4][58]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][59]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][59]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[60]_0 [59]),
        .Q(\mem_reg[4][59]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][5]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[60]_0 [5]),
        .Q(\mem_reg[4][5]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][60]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][60]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[60]_0 [60]),
        .Q(\mem_reg[4][60]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][64]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][64]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[4][64]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][6]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[60]_0 [6]),
        .Q(\mem_reg[4][6]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][7]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[60]_0 [7]),
        .Q(\mem_reg[4][7]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][8]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[60]_0 [8]),
        .Q(\mem_reg[4][8]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][9]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[60]_0 [9]),
        .Q(\mem_reg[4][9]_srl5_n_0 ));
  LUT6 #(
    .INIT(64'h6F6F6F6F90909080)) 
    \pout[0]_i_1 
       (.I0(\pout[2]_i_2_n_0 ),
        .I1(push),
        .I2(data_vld_reg_n_0),
        .I3(\pout_reg_n_0_[1] ),
        .I4(\pout_reg_n_0_[2] ),
        .I5(\pout_reg_n_0_[0] ),
        .O(\pout[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h3CCCCCCCCCCCC2CC)) 
    \pout[1]_i_1 
       (.I0(\pout_reg_n_0_[2] ),
        .I1(\pout_reg_n_0_[1] ),
        .I2(\pout_reg_n_0_[0] ),
        .I3(data_vld_reg_n_0),
        .I4(push),
        .I5(\pout[2]_i_2_n_0 ),
        .O(\pout[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAA8AA)) 
    \pout[2]_i_1 
       (.I0(\pout_reg_n_0_[2] ),
        .I1(\pout_reg_n_0_[1] ),
        .I2(\pout_reg_n_0_[0] ),
        .I3(data_vld_reg_n_0),
        .I4(push),
        .I5(\pout[2]_i_2_n_0 ),
        .O(\pout[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair527" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    \pout[2]_i_2 
       (.I0(fifo_wreq_valid),
        .I1(\align_len_reg[31]_0 ),
        .I2(\align_len_reg[31] ),
        .I3(p_26_in),
        .O(\pout[2]_i_2_n_0 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[0] ),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[1] ),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[2] ),
        .R(SR));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][0]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [0]),
        .R(SR));
  FDRE \q_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][10]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [10]),
        .R(SR));
  FDRE \q_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][11]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [11]),
        .R(SR));
  FDRE \q_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][12]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [12]),
        .R(SR));
  FDRE \q_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][13]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [13]),
        .R(SR));
  FDRE \q_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][14]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [14]),
        .R(SR));
  FDRE \q_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][15]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [15]),
        .R(SR));
  FDRE \q_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][16]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [16]),
        .R(SR));
  FDRE \q_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][17]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [17]),
        .R(SR));
  FDRE \q_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][18]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [18]),
        .R(SR));
  FDRE \q_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][19]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [19]),
        .R(SR));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][1]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [1]),
        .R(SR));
  FDRE \q_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][20]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [20]),
        .R(SR));
  FDRE \q_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][21]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [21]),
        .R(SR));
  FDRE \q_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][22]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [22]),
        .R(SR));
  FDRE \q_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][23]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [23]),
        .R(SR));
  FDRE \q_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][24]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [24]),
        .R(SR));
  FDRE \q_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][25]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [25]),
        .R(SR));
  FDRE \q_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][26]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [26]),
        .R(SR));
  FDRE \q_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][27]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [27]),
        .R(SR));
  FDRE \q_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][28]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [28]),
        .R(SR));
  FDRE \q_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][29]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [29]),
        .R(SR));
  FDRE \q_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][2]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [2]),
        .R(SR));
  FDRE \q_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][30]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [30]),
        .R(SR));
  FDRE \q_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][31]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [31]),
        .R(SR));
  FDRE \q_reg[32] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][32]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [32]),
        .R(SR));
  FDRE \q_reg[33] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][33]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [33]),
        .R(SR));
  FDRE \q_reg[34] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][34]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [34]),
        .R(SR));
  FDRE \q_reg[35] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][35]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [35]),
        .R(SR));
  FDRE \q_reg[36] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][36]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [36]),
        .R(SR));
  FDRE \q_reg[37] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][37]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [37]),
        .R(SR));
  FDRE \q_reg[38] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][38]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [38]),
        .R(SR));
  FDRE \q_reg[39] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][39]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [39]),
        .R(SR));
  FDRE \q_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][3]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [3]),
        .R(SR));
  FDRE \q_reg[40] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][40]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [40]),
        .R(SR));
  FDRE \q_reg[41] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][41]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [41]),
        .R(SR));
  FDRE \q_reg[42] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][42]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [42]),
        .R(SR));
  FDRE \q_reg[43] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][43]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [43]),
        .R(SR));
  FDRE \q_reg[44] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][44]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [44]),
        .R(SR));
  FDRE \q_reg[45] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][45]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [45]),
        .R(SR));
  FDRE \q_reg[46] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][46]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [46]),
        .R(SR));
  FDRE \q_reg[47] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][47]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [47]),
        .R(SR));
  FDRE \q_reg[48] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][48]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [48]),
        .R(SR));
  FDRE \q_reg[49] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][49]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [49]),
        .R(SR));
  FDRE \q_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][4]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [4]),
        .R(SR));
  FDRE \q_reg[50] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][50]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [50]),
        .R(SR));
  FDRE \q_reg[51] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][51]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [51]),
        .R(SR));
  FDRE \q_reg[52] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][52]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [52]),
        .R(SR));
  FDRE \q_reg[53] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][53]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [53]),
        .R(SR));
  FDRE \q_reg[54] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][54]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [54]),
        .R(SR));
  FDRE \q_reg[55] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][55]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [55]),
        .R(SR));
  FDRE \q_reg[56] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][56]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [56]),
        .R(SR));
  FDRE \q_reg[57] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][57]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [57]),
        .R(SR));
  FDRE \q_reg[58] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][58]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [58]),
        .R(SR));
  FDRE \q_reg[59] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][59]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [59]),
        .R(SR));
  FDRE \q_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][5]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [5]),
        .R(SR));
  FDRE \q_reg[60] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][60]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [60]),
        .R(SR));
  FDRE \q_reg[64] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][64]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [61]),
        .R(SR));
  FDRE \q_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][6]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [6]),
        .R(SR));
  FDRE \q_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][7]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [7]),
        .R(SR));
  FDRE \q_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][8]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [8]),
        .R(SR));
  FDRE \q_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][9]_srl5_n_0 ),
        .Q(\q_reg[64]_0 [9]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "mem_write_top_rfi_C_gmem_m_axi_fifo" *) 
module design_1_mem_write_top_rfi_C_0_0_mem_write_top_rfi_C_gmem_m_axi_fifo__parameterized1
   (fifo_resp_ready,
    invalid_len_event_reg2_reg,
    push,
    push_0,
    next_resp0,
    push_1,
    \could_multi_bursts.sect_handling_reg ,
    ap_clk,
    SR,
    invalid_len_event_reg2,
    \could_multi_bursts.awaddr_buf_reg[3] ,
    \could_multi_bursts.awaddr_buf_reg[3]_0 ,
    ap_rst_n,
    next_resp,
    \could_multi_bursts.sect_handling_reg_0 ,
    fifo_burst_ready,
    \q_reg[1]_0 ,
    \could_multi_bursts.sect_handling_reg_1 ,
    m_axi_gmem_BVALID,
    next_resp_reg,
    \could_multi_bursts.sect_handling_reg_2 );
  output fifo_resp_ready;
  output invalid_len_event_reg2_reg;
  output push;
  output push_0;
  output next_resp0;
  output push_1;
  output \could_multi_bursts.sect_handling_reg ;
  input ap_clk;
  input [0:0]SR;
  input invalid_len_event_reg2;
  input \could_multi_bursts.awaddr_buf_reg[3] ;
  input \could_multi_bursts.awaddr_buf_reg[3]_0 ;
  input ap_rst_n;
  input next_resp;
  input \could_multi_bursts.sect_handling_reg_0 ;
  input fifo_burst_ready;
  input \q_reg[1]_0 ;
  input \could_multi_bursts.sect_handling_reg_1 ;
  input m_axi_gmem_BVALID;
  input next_resp_reg;
  input \could_multi_bursts.sect_handling_reg_2 ;

  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [1:1]aw2b_awdata;
  wire [1:0]aw2b_bdata;
  wire \could_multi_bursts.awaddr_buf_reg[3] ;
  wire \could_multi_bursts.awaddr_buf_reg[3]_0 ;
  wire \could_multi_bursts.sect_handling_reg ;
  wire \could_multi_bursts.sect_handling_reg_0 ;
  wire \could_multi_bursts.sect_handling_reg_1 ;
  wire \could_multi_bursts.sect_handling_reg_2 ;
  wire data_vld_i_1__1_n_0;
  wire data_vld_reg_n_0;
  wire empty_n_i_1__2_n_0;
  wire fifo_burst_ready;
  wire fifo_resp_ready;
  wire full_n_i_1__3_n_0;
  wire full_n_i_2__2_n_0;
  wire full_n_i_3__0_n_0;
  wire invalid_len_event_reg2;
  wire invalid_len_event_reg2_reg;
  wire m_axi_gmem_BVALID;
  wire \mem_reg[14][0]_srl15_n_0 ;
  wire \mem_reg[14][1]_srl15_n_0 ;
  wire need_wrsp;
  wire next_resp;
  wire next_resp0;
  wire next_resp_reg;
  wire pop0;
  wire \pout[0]_i_1_n_0 ;
  wire \pout[1]_i_1_n_0 ;
  wire \pout[2]_i_1_n_0 ;
  wire \pout[3]_i_1_n_0 ;
  wire \pout[3]_i_2_n_0 ;
  wire \pout[3]_i_3_n_0 ;
  wire \pout[3]_i_4_n_0 ;
  wire [3:0]pout_reg;
  wire push;
  wire push_0;
  wire push_1;
  wire \q_reg[1]_0 ;

  (* SOFT_HLUTNM = "soft_lutpair504" *) 
  LUT5 #(
    .INIT(32'h53500000)) 
    \could_multi_bursts.AWVALID_Dummy_i_1 
       (.I0(invalid_len_event_reg2),
        .I1(\could_multi_bursts.awaddr_buf_reg[3] ),
        .I2(push),
        .I3(\could_multi_bursts.awaddr_buf_reg[3]_0 ),
        .I4(ap_rst_n),
        .O(invalid_len_event_reg2_reg));
  LUT5 #(
    .INIT(32'hD0000000)) 
    \could_multi_bursts.awaddr_buf[63]_i_2 
       (.I0(\could_multi_bursts.awaddr_buf_reg[3]_0 ),
        .I1(\could_multi_bursts.awaddr_buf_reg[3] ),
        .I2(\could_multi_bursts.sect_handling_reg_0 ),
        .I3(fifo_resp_ready),
        .I4(fifo_burst_ready),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair507" *) 
  LUT4 #(
    .INIT(16'hEECE)) 
    \could_multi_bursts.sect_handling_i_1 
       (.I0(\could_multi_bursts.sect_handling_reg_0 ),
        .I1(\could_multi_bursts.sect_handling_reg_2 ),
        .I2(push),
        .I3(\could_multi_bursts.sect_handling_reg_1 ),
        .O(\could_multi_bursts.sect_handling_reg ));
  (* SOFT_HLUTNM = "soft_lutpair506" *) 
  LUT5 #(
    .INIT(32'hAEAAEEEE)) 
    data_vld_i_1__1
       (.I0(push),
        .I1(data_vld_reg_n_0),
        .I2(next_resp),
        .I3(need_wrsp),
        .I4(\pout[3]_i_3_n_0 ),
        .O(data_vld_i_1__1_n_0));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__1_n_0),
        .Q(data_vld_reg_n_0),
        .R(SR));
  LUT3 #(
    .INIT(8'hBA)) 
    empty_n_i_1__2
       (.I0(data_vld_reg_n_0),
        .I1(next_resp),
        .I2(need_wrsp),
        .O(empty_n_i_1__2_n_0));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__2_n_0),
        .Q(need_wrsp),
        .R(SR));
  LUT6 #(
    .INIT(64'hD5DDDDDDFFFFDDDD)) 
    full_n_i_1__3
       (.I0(ap_rst_n),
        .I1(fifo_resp_ready),
        .I2(full_n_i_2__2_n_0),
        .I3(push),
        .I4(data_vld_reg_n_0),
        .I5(full_n_i_3__0_n_0),
        .O(full_n_i_1__3_n_0));
  LUT5 #(
    .INIT(32'hE0000000)) 
    full_n_i_2__0
       (.I0(aw2b_bdata[0]),
        .I1(aw2b_bdata[1]),
        .I2(need_wrsp),
        .I3(next_resp_reg),
        .I4(next_resp),
        .O(push_1));
  (* SOFT_HLUTNM = "soft_lutpair508" *) 
  LUT4 #(
    .INIT(16'hFF7F)) 
    full_n_i_2__2
       (.I0(pout_reg[2]),
        .I1(pout_reg[3]),
        .I2(pout_reg[0]),
        .I3(pout_reg[1]),
        .O(full_n_i_2__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair505" *) 
  LUT2 #(
    .INIT(4'h2)) 
    full_n_i_3__0
       (.I0(need_wrsp),
        .I1(next_resp),
        .O(full_n_i_3__0_n_0));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__3_n_0),
        .Q(fifo_resp_ready),
        .R(1'b0));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_resp/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_resp/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(invalid_len_event_reg2),
        .Q(\mem_reg[14][0]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_resp/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_resp/mem_reg[14][1]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][1]_srl15 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(aw2b_awdata),
        .Q(\mem_reg[14][1]_srl15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair507" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mem_reg[14][1]_srl15_i_1 
       (.I0(\q_reg[1]_0 ),
        .I1(\could_multi_bursts.sect_handling_reg_1 ),
        .O(aw2b_awdata));
  (* SOFT_HLUTNM = "soft_lutpair504" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mem_reg[4][0]_srl5_i_1 
       (.I0(push),
        .I1(invalid_len_event_reg2),
        .O(push_0));
  LUT5 #(
    .INIT(32'h88F88888)) 
    next_resp_i_1
       (.I0(m_axi_gmem_BVALID),
        .I1(next_resp_reg),
        .I2(need_wrsp),
        .I3(next_resp),
        .I4(aw2b_bdata[0]),
        .O(next_resp0));
  LUT1 #(
    .INIT(2'h1)) 
    \pout[0]_i_1 
       (.I0(pout_reg[0]),
        .O(\pout[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair505" *) 
  LUT5 #(
    .INIT(32'hBF4040BF)) 
    \pout[1]_i_1 
       (.I0(next_resp),
        .I1(need_wrsp),
        .I2(push),
        .I3(pout_reg[1]),
        .I4(pout_reg[0]),
        .O(\pout[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair503" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \pout[2]_i_1 
       (.I0(\pout[3]_i_4_n_0 ),
        .I1(pout_reg[0]),
        .I2(pout_reg[1]),
        .I3(pout_reg[2]),
        .O(\pout[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h08005900)) 
    \pout[3]_i_1 
       (.I0(push),
        .I1(need_wrsp),
        .I2(next_resp),
        .I3(data_vld_reg_n_0),
        .I4(\pout[3]_i_3_n_0 ),
        .O(\pout[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair503" *) 
  LUT5 #(
    .INIT(32'h6AAAAAA9)) 
    \pout[3]_i_2 
       (.I0(pout_reg[3]),
        .I1(pout_reg[0]),
        .I2(pout_reg[1]),
        .I3(\pout[3]_i_4_n_0 ),
        .I4(pout_reg[2]),
        .O(\pout[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair508" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \pout[3]_i_3 
       (.I0(pout_reg[2]),
        .I1(pout_reg[3]),
        .I2(pout_reg[1]),
        .I3(pout_reg[0]),
        .O(\pout[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair506" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \pout[3]_i_4 
       (.I0(push),
        .I1(data_vld_reg_n_0),
        .I2(need_wrsp),
        .I3(next_resp),
        .O(\pout[3]_i_4_n_0 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_0 ),
        .D(\pout[0]_i_1_n_0 ),
        .Q(pout_reg[0]),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_0 ),
        .D(\pout[1]_i_1_n_0 ),
        .Q(pout_reg[1]),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_0 ),
        .D(\pout[2]_i_1_n_0 ),
        .Q(pout_reg[2]),
        .R(SR));
  FDRE \pout_reg[3] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_0 ),
        .D(\pout[3]_i_2_n_0 ),
        .Q(pout_reg[3]),
        .R(SR));
  LUT2 #(
    .INIT(4'hB)) 
    \q[1]_i_1 
       (.I0(next_resp),
        .I1(need_wrsp),
        .O(pop0));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[14][0]_srl15_n_0 ),
        .Q(aw2b_bdata[0]),
        .R(SR));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[14][1]_srl15_n_0 ),
        .Q(aw2b_bdata[1]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "mem_write_top_rfi_C_gmem_m_axi_fifo" *) 
module design_1_mem_write_top_rfi_C_0_0_mem_write_top_rfi_C_gmem_m_axi_fifo__parameterized2
   (full_n_reg_0,
    empty_n_reg_0,
    D,
    p_54_in,
    p_53_in,
    ap_enable_reg_pp0_iter0_reg,
    ap_block_pp0_stage3_110011,
    ap_block_pp0_stage4_110011,
    ap_enable_reg_pp0_iter0_reg_0,
    \icmp_ln59_2_reg_2152_reg[0] ,
    E,
    ap_condition_1110,
    ap_enable_reg_pp0_iter0_reg_1,
    p_52_in,
    mad_R_o_stream_TREADY_int_regslice,
    ap_enable_reg_pp0_iter10,
    \ap_CS_fsm_reg[10] ,
    \icmp_ln59_5_reg_2218_reg[0] ,
    ap_block_pp0_stage5_110011,
    \current_rate_3_reg[31] ,
    ap_condition_1116,
    \and_ln58_4_reg_2192_reg[0] ,
    raw_data_real_1_o_stream_TREADY_int_regslice,
    \ap_CS_fsm_reg[10]_0 ,
    \current_rate_2_reg[31] ,
    ap_condition_1104,
    raw_data_real_o_stream_TREADY_int_regslice,
    \and_ln58_4_reg_2192_reg[0]_0 ,
    ap_block_pp0_stage6_110011,
    ap_condition_1122,
    \current_rate_1_reg[31] ,
    std_R_o_stream_TREADY_int_regslice,
    \ap_CS_fsm_reg[3] ,
    empty_n_reg_1,
    ap_NS_fsm2,
    empty_n_reg_2,
    ap_enable_reg_pp0_iter0_reg_2,
    empty_n_reg_3,
    \and_ln58_3_reg_2170_reg[0] ,
    \icmp_ln59_3_reg_2174_reg[0] ,
    \and_ln58_4_reg_2192_reg[0]_1 ,
    \icmp_ln59_4_reg_2196_reg[0] ,
    \and_ln58_5_reg_2214_reg[0] ,
    \icmp_ln59_5_reg_2218_reg[0]_0 ,
    \icmp_ln59_6_reg_2240_reg[0] ,
    \and_ln58_6_reg_2236_reg[0] ,
    ap_enable_reg_pp0_iter0_reg_3,
    ap_enable_reg_pp0_iter0_reg_4,
    ap_enable_reg_pp0_iter0_reg_5,
    ap_enable_reg_pp0_iter0_reg_6,
    current_factor_40,
    current_rate_4,
    current_factor_30,
    current_rate_3,
    current_factor_20,
    current_rate_2,
    current_factor_10,
    current_rate_1,
    ap_clk,
    SR,
    \q_tmp_reg[0] ,
    \q_tmp_reg[0]_0 ,
    \q_tmp_reg[1] ,
    \q_tmp_reg[1]_0 ,
    \q_tmp_reg[2] ,
    \q_tmp_reg[2]_0 ,
    \q_tmp_reg[3] ,
    \q_tmp_reg[3]_0 ,
    \q_tmp_reg[4] ,
    \q_tmp_reg[4]_0 ,
    \q_tmp_reg[5] ,
    \q_tmp_reg[5]_0 ,
    \q_tmp_reg[6] ,
    \q_tmp_reg[6]_0 ,
    \q_tmp_reg[7] ,
    \q_tmp_reg[7]_0 ,
    \q_tmp_reg[8] ,
    \q_tmp_reg[8]_0 ,
    \q_tmp_reg[9] ,
    \q_tmp_reg[9]_0 ,
    \q_tmp_reg[10] ,
    \q_tmp_reg[10]_0 ,
    \q_tmp_reg[11] ,
    \q_tmp_reg[11]_0 ,
    \q_tmp_reg[12] ,
    \q_tmp_reg[12]_0 ,
    \q_tmp_reg[13] ,
    \q_tmp_reg[13]_0 ,
    \q_tmp_reg[14] ,
    \q_tmp_reg[14]_0 ,
    \q_tmp_reg[15] ,
    \q_tmp_reg[15]_0 ,
    \q_tmp_reg[16] ,
    \q_tmp_reg[16]_0 ,
    \q_tmp_reg[17] ,
    \q_tmp_reg[17]_0 ,
    \q_tmp_reg[18] ,
    \q_tmp_reg[18]_0 ,
    \q_tmp_reg[19] ,
    \q_tmp_reg[19]_0 ,
    \q_tmp_reg[20] ,
    \q_tmp_reg[20]_0 ,
    \q_tmp_reg[21] ,
    \q_tmp_reg[21]_0 ,
    \q_tmp_reg[22] ,
    \q_tmp_reg[22]_0 ,
    \q_tmp_reg[23] ,
    \q_tmp_reg[23]_0 ,
    \q_tmp_reg[24] ,
    \q_tmp_reg[24]_0 ,
    \q_tmp_reg[25] ,
    \q_tmp_reg[25]_0 ,
    \q_tmp_reg[26] ,
    \q_tmp_reg[26]_0 ,
    \q_tmp_reg[27] ,
    \q_tmp_reg[27]_0 ,
    \q_tmp_reg[28] ,
    \q_tmp_reg[28]_0 ,
    \q_tmp_reg[29] ,
    \q_tmp_reg[29]_0 ,
    \q_tmp_reg[30] ,
    \q_tmp_reg[30]_0 ,
    \q_tmp_reg[31] ,
    \q_tmp_reg[31]_0 ,
    \q_tmp_reg[32] ,
    \q_tmp_reg[32]_0 ,
    \q_tmp_reg[33] ,
    \q_tmp_reg[33]_0 ,
    \q_tmp_reg[34] ,
    \q_tmp_reg[34]_0 ,
    \q_tmp_reg[35] ,
    \q_tmp_reg[35]_0 ,
    \q_tmp_reg[36] ,
    \q_tmp_reg[36]_0 ,
    \q_tmp_reg[37] ,
    \q_tmp_reg[37]_0 ,
    \q_tmp_reg[38] ,
    \q_tmp_reg[38]_0 ,
    \q_tmp_reg[39] ,
    \q_tmp_reg[39]_0 ,
    \q_tmp_reg[40] ,
    \q_tmp_reg[40]_0 ,
    \q_tmp_reg[41] ,
    \q_tmp_reg[41]_0 ,
    \q_tmp_reg[42] ,
    \q_tmp_reg[42]_0 ,
    \q_tmp_reg[43] ,
    \q_tmp_reg[43]_0 ,
    \q_tmp_reg[44] ,
    \q_tmp_reg[44]_0 ,
    \q_tmp_reg[45] ,
    \q_tmp_reg[45]_0 ,
    \q_tmp_reg[46] ,
    \q_tmp_reg[46]_0 ,
    \q_tmp_reg[47] ,
    \q_tmp_reg[47]_0 ,
    \q_tmp_reg[48] ,
    \q_tmp_reg[48]_0 ,
    \q_tmp_reg[49] ,
    \q_tmp_reg[49]_0 ,
    \q_tmp_reg[50] ,
    \q_tmp_reg[50]_0 ,
    \q_tmp_reg[51] ,
    \q_tmp_reg[51]_0 ,
    \q_tmp_reg[52] ,
    \q_tmp_reg[52]_0 ,
    \q_tmp_reg[53] ,
    \q_tmp_reg[53]_0 ,
    \q_tmp_reg[54] ,
    \q_tmp_reg[54]_0 ,
    \q_tmp_reg[55] ,
    \q_tmp_reg[55]_0 ,
    \q_tmp_reg[56] ,
    \q_tmp_reg[56]_0 ,
    \q_tmp_reg[57] ,
    \q_tmp_reg[57]_0 ,
    \q_tmp_reg[58] ,
    \q_tmp_reg[58]_0 ,
    \q_tmp_reg[59] ,
    \q_tmp_reg[59]_0 ,
    \q_tmp_reg[60] ,
    \q_tmp_reg[60]_0 ,
    \q_tmp_reg[61] ,
    \q_tmp_reg[61]_0 ,
    \q_tmp_reg[62] ,
    \q_tmp_reg[62]_0 ,
    \q_tmp_reg[63] ,
    \q_tmp_reg[63]_0 ,
    \q_tmp_reg[0]_1 ,
    std_R_o_stream_TDATA_int_regslice,
    raw_data_real_1_o_stream_TDATA_int_regslice,
    \q_tmp_reg[1]_1 ,
    \q_tmp_reg[2]_1 ,
    \q_tmp_reg[3]_1 ,
    \q_tmp_reg[4]_1 ,
    \q_tmp_reg[5]_1 ,
    \q_tmp_reg[6]_1 ,
    \q_tmp_reg[7]_1 ,
    \q_tmp_reg[8]_1 ,
    \q_tmp_reg[9]_1 ,
    \q_tmp_reg[10]_1 ,
    \q_tmp_reg[11]_1 ,
    \q_tmp_reg[12]_1 ,
    \q_tmp_reg[13]_1 ,
    \q_tmp_reg[14]_1 ,
    \q_tmp_reg[15]_1 ,
    \q_tmp_reg[16]_1 ,
    \q_tmp_reg[17]_1 ,
    \q_tmp_reg[18]_1 ,
    \q_tmp_reg[19]_1 ,
    \q_tmp_reg[20]_1 ,
    \q_tmp_reg[21]_1 ,
    \q_tmp_reg[22]_1 ,
    \q_tmp_reg[23]_1 ,
    \q_tmp_reg[24]_1 ,
    \q_tmp_reg[25]_1 ,
    \q_tmp_reg[26]_1 ,
    \q_tmp_reg[27]_1 ,
    \q_tmp_reg[28]_1 ,
    \q_tmp_reg[29]_1 ,
    \q_tmp_reg[30]_1 ,
    \q_tmp_reg[31]_1 ,
    \q_tmp_reg[32]_1 ,
    \q_tmp_reg[33]_1 ,
    \q_tmp_reg[34]_1 ,
    \q_tmp_reg[35]_1 ,
    \q_tmp_reg[36]_1 ,
    \q_tmp_reg[37]_1 ,
    \q_tmp_reg[38]_1 ,
    \q_tmp_reg[39]_1 ,
    \q_tmp_reg[40]_1 ,
    \q_tmp_reg[41]_1 ,
    \q_tmp_reg[42]_1 ,
    \q_tmp_reg[43]_1 ,
    \q_tmp_reg[44]_1 ,
    \q_tmp_reg[45]_1 ,
    \q_tmp_reg[46]_1 ,
    \q_tmp_reg[47]_1 ,
    \q_tmp_reg[48]_1 ,
    \q_tmp_reg[49]_1 ,
    \q_tmp_reg[50]_1 ,
    \q_tmp_reg[51]_1 ,
    \q_tmp_reg[52]_1 ,
    \q_tmp_reg[53]_1 ,
    \q_tmp_reg[54]_1 ,
    \q_tmp_reg[55]_1 ,
    \q_tmp_reg[56]_1 ,
    \q_tmp_reg[57]_1 ,
    \q_tmp_reg[58]_1 ,
    \q_tmp_reg[59]_1 ,
    \q_tmp_reg[60]_1 ,
    \q_tmp_reg[61]_1 ,
    \q_tmp_reg[62]_1 ,
    \q_tmp_reg[63]_1 ,
    \q_tmp_reg[0]_2 ,
    filtered_real_0_o_stream_TDATA_int_regslice,
    Q,
    \q_tmp_reg[63]_2 ,
    and_ln58_8_reg_2280,
    icmp_ln59_8_reg_2284,
    p_200_in,
    \ap_CS_fsm_reg[2] ,
    mem_reg_i_541,
    mem_reg_i_541_0,
    mem_reg_i_541_1,
    mem_reg_i_541_2,
    icmp_ln59_2_reg_2152,
    \current_rate_1_reg[0] ,
    ap_enable_reg_pp0_iter0,
    and_ln58_2_reg_2148,
    mad_R_o_stream_TVALID_int_regslice,
    CO,
    \and_ln58_4_reg_2192_reg[0]_2 ,
    icmp_ln59_4_fu_1164_p2,
    p_185_in,
    p_198_in,
    gmem_AWADDR1160_out,
    p_177_in,
    \and_ln58_4_reg_2192_reg[0]_3 ,
    \and_ln58_4_reg_2192_reg[0]_4 ,
    and_ln58_9_reg_2302,
    icmp_ln59_9_reg_2306,
    ap_enable_reg_pp0_iter1_reg,
    mem_reg_i_202_0,
    icmp_ln59_3_reg_2174,
    and_ln58_3_reg_2170,
    raw_data_real_1_o_stream_TVALID_int_regslice,
    \and_ln58_5_reg_2214_reg[0]_0 ,
    \and_ln58_5_reg_2214_reg[0]_1 ,
    icmp_ln59_5_fu_1269_p2,
    and_ln58_4_reg_2192,
    icmp_ln59_4_reg_2196,
    icmp_ln59_10_reg_2328,
    and_ln58_10_reg_2324,
    p_56_in,
    p_171_in,
    \and_ln58_5_reg_2214_reg[0]_2 ,
    mem_reg_i_207,
    mem_reg_i_207_0,
    mem_reg_i_207_1,
    filtered_im_0_o_stream_TVALID_int_regslice,
    \and_ln58_3_reg_2170_reg[0]_0 ,
    \and_ln58_3_reg_2170_reg[0]_1 ,
    icmp_ln59_3_fu_1059_p2,
    and_ln58_1_reg_2126,
    p_169_in,
    \and_ln58_3_reg_2170_reg[0]_2 ,
    std_R_o_stream_TVALID_int_regslice,
    \icmp_ln59_6_reg_2240_reg[0]_0 ,
    \icmp_ln59_6_reg_2240_reg[0]_1 ,
    icmp_ln59_6_fu_1374_p2,
    icmp_ln59_11_reg_2344,
    and_ln58_11_reg_2340,
    p_55_in,
    \ap_CS_fsm_reg[3]_0 ,
    \current_rate_1_reg[0]_0 ,
    p_206_in,
    ap_block_pp0_stage0_11001,
    p_212_in,
    \ap_CS_fsm_reg[1] ,
    p_207_in,
    \ap_CS_fsm_reg[2]_0 ,
    and_ln58_7_reg_2258,
    std_I_o_stream_TVALID_int_regslice,
    \ap_CS_fsm_reg[3]_1 ,
    p_161_in,
    icmp_ln59_7_reg_2262,
    and_ln58_reg_2104,
    icmp_ln59_reg_2108,
    icmp_ln59_6_reg_2240,
    and_ln58_6_reg_2236,
    icmp_ln59_1_reg_2130,
    mad_I_o_stream_TVALID_int_regslice,
    and_ln58_5_reg_2214,
    icmp_ln59_5_reg_2218,
    ap_phi_reg_pp0_iter0_retval_0_i53_reg_601,
    ap_phi_reg_pp0_iter0_retval_0_i95_reg_640,
    ap_phi_reg_pp0_iter0_retval_0_i67_reg_614,
    ap_phi_reg_pp0_iter0_retval_0_i81_reg_627,
    \current_factor_4_reg[0] ,
    \current_factor_3_reg[0] ,
    \current_factor_2_reg[0] ,
    \current_factor_1_reg[0] ,
    ap_rst_n,
    push,
    full_n_reg_1,
    full_n_reg_2);
  output full_n_reg_0;
  output empty_n_reg_0;
  output [63:0]D;
  output p_54_in;
  output p_53_in;
  output ap_enable_reg_pp0_iter0_reg;
  output ap_block_pp0_stage3_110011;
  output ap_block_pp0_stage4_110011;
  output ap_enable_reg_pp0_iter0_reg_0;
  output \icmp_ln59_2_reg_2152_reg[0] ;
  output [0:0]E;
  output ap_condition_1110;
  output ap_enable_reg_pp0_iter0_reg_1;
  output p_52_in;
  output mad_R_o_stream_TREADY_int_regslice;
  output ap_enable_reg_pp0_iter10;
  output \ap_CS_fsm_reg[10] ;
  output \icmp_ln59_5_reg_2218_reg[0] ;
  output ap_block_pp0_stage5_110011;
  output [0:0]\current_rate_3_reg[31] ;
  output ap_condition_1116;
  output \and_ln58_4_reg_2192_reg[0] ;
  output raw_data_real_1_o_stream_TREADY_int_regslice;
  output \ap_CS_fsm_reg[10]_0 ;
  output [0:0]\current_rate_2_reg[31] ;
  output ap_condition_1104;
  output raw_data_real_o_stream_TREADY_int_regslice;
  output \and_ln58_4_reg_2192_reg[0]_0 ;
  output ap_block_pp0_stage6_110011;
  output ap_condition_1122;
  output [0:0]\current_rate_1_reg[31] ;
  output std_R_o_stream_TREADY_int_regslice;
  output [1:0]\ap_CS_fsm_reg[3] ;
  output empty_n_reg_1;
  output ap_NS_fsm2;
  output empty_n_reg_2;
  output ap_enable_reg_pp0_iter0_reg_2;
  output empty_n_reg_3;
  output \and_ln58_3_reg_2170_reg[0] ;
  output \icmp_ln59_3_reg_2174_reg[0] ;
  output \and_ln58_4_reg_2192_reg[0]_1 ;
  output \icmp_ln59_4_reg_2196_reg[0] ;
  output \and_ln58_5_reg_2214_reg[0] ;
  output \icmp_ln59_5_reg_2218_reg[0]_0 ;
  output \icmp_ln59_6_reg_2240_reg[0] ;
  output \and_ln58_6_reg_2236_reg[0] ;
  output ap_enable_reg_pp0_iter0_reg_3;
  output ap_enable_reg_pp0_iter0_reg_4;
  output ap_enable_reg_pp0_iter0_reg_5;
  output ap_enable_reg_pp0_iter0_reg_6;
  output current_factor_40;
  output current_rate_4;
  output current_factor_30;
  output current_rate_3;
  output current_factor_20;
  output current_rate_2;
  output current_factor_10;
  output current_rate_1;
  input ap_clk;
  input [0:0]SR;
  input \q_tmp_reg[0] ;
  input \q_tmp_reg[0]_0 ;
  input \q_tmp_reg[1] ;
  input \q_tmp_reg[1]_0 ;
  input \q_tmp_reg[2] ;
  input \q_tmp_reg[2]_0 ;
  input \q_tmp_reg[3] ;
  input \q_tmp_reg[3]_0 ;
  input \q_tmp_reg[4] ;
  input \q_tmp_reg[4]_0 ;
  input \q_tmp_reg[5] ;
  input \q_tmp_reg[5]_0 ;
  input \q_tmp_reg[6] ;
  input \q_tmp_reg[6]_0 ;
  input \q_tmp_reg[7] ;
  input \q_tmp_reg[7]_0 ;
  input \q_tmp_reg[8] ;
  input \q_tmp_reg[8]_0 ;
  input \q_tmp_reg[9] ;
  input \q_tmp_reg[9]_0 ;
  input \q_tmp_reg[10] ;
  input \q_tmp_reg[10]_0 ;
  input \q_tmp_reg[11] ;
  input \q_tmp_reg[11]_0 ;
  input \q_tmp_reg[12] ;
  input \q_tmp_reg[12]_0 ;
  input \q_tmp_reg[13] ;
  input \q_tmp_reg[13]_0 ;
  input \q_tmp_reg[14] ;
  input \q_tmp_reg[14]_0 ;
  input \q_tmp_reg[15] ;
  input \q_tmp_reg[15]_0 ;
  input \q_tmp_reg[16] ;
  input \q_tmp_reg[16]_0 ;
  input \q_tmp_reg[17] ;
  input \q_tmp_reg[17]_0 ;
  input \q_tmp_reg[18] ;
  input \q_tmp_reg[18]_0 ;
  input \q_tmp_reg[19] ;
  input \q_tmp_reg[19]_0 ;
  input \q_tmp_reg[20] ;
  input \q_tmp_reg[20]_0 ;
  input \q_tmp_reg[21] ;
  input \q_tmp_reg[21]_0 ;
  input \q_tmp_reg[22] ;
  input \q_tmp_reg[22]_0 ;
  input \q_tmp_reg[23] ;
  input \q_tmp_reg[23]_0 ;
  input \q_tmp_reg[24] ;
  input \q_tmp_reg[24]_0 ;
  input \q_tmp_reg[25] ;
  input \q_tmp_reg[25]_0 ;
  input \q_tmp_reg[26] ;
  input \q_tmp_reg[26]_0 ;
  input \q_tmp_reg[27] ;
  input \q_tmp_reg[27]_0 ;
  input \q_tmp_reg[28] ;
  input \q_tmp_reg[28]_0 ;
  input \q_tmp_reg[29] ;
  input \q_tmp_reg[29]_0 ;
  input \q_tmp_reg[30] ;
  input \q_tmp_reg[30]_0 ;
  input \q_tmp_reg[31] ;
  input \q_tmp_reg[31]_0 ;
  input \q_tmp_reg[32] ;
  input \q_tmp_reg[32]_0 ;
  input \q_tmp_reg[33] ;
  input \q_tmp_reg[33]_0 ;
  input \q_tmp_reg[34] ;
  input \q_tmp_reg[34]_0 ;
  input \q_tmp_reg[35] ;
  input \q_tmp_reg[35]_0 ;
  input \q_tmp_reg[36] ;
  input \q_tmp_reg[36]_0 ;
  input \q_tmp_reg[37] ;
  input \q_tmp_reg[37]_0 ;
  input \q_tmp_reg[38] ;
  input \q_tmp_reg[38]_0 ;
  input \q_tmp_reg[39] ;
  input \q_tmp_reg[39]_0 ;
  input \q_tmp_reg[40] ;
  input \q_tmp_reg[40]_0 ;
  input \q_tmp_reg[41] ;
  input \q_tmp_reg[41]_0 ;
  input \q_tmp_reg[42] ;
  input \q_tmp_reg[42]_0 ;
  input \q_tmp_reg[43] ;
  input \q_tmp_reg[43]_0 ;
  input \q_tmp_reg[44] ;
  input \q_tmp_reg[44]_0 ;
  input \q_tmp_reg[45] ;
  input \q_tmp_reg[45]_0 ;
  input \q_tmp_reg[46] ;
  input \q_tmp_reg[46]_0 ;
  input \q_tmp_reg[47] ;
  input \q_tmp_reg[47]_0 ;
  input \q_tmp_reg[48] ;
  input \q_tmp_reg[48]_0 ;
  input \q_tmp_reg[49] ;
  input \q_tmp_reg[49]_0 ;
  input \q_tmp_reg[50] ;
  input \q_tmp_reg[50]_0 ;
  input \q_tmp_reg[51] ;
  input \q_tmp_reg[51]_0 ;
  input \q_tmp_reg[52] ;
  input \q_tmp_reg[52]_0 ;
  input \q_tmp_reg[53] ;
  input \q_tmp_reg[53]_0 ;
  input \q_tmp_reg[54] ;
  input \q_tmp_reg[54]_0 ;
  input \q_tmp_reg[55] ;
  input \q_tmp_reg[55]_0 ;
  input \q_tmp_reg[56] ;
  input \q_tmp_reg[56]_0 ;
  input \q_tmp_reg[57] ;
  input \q_tmp_reg[57]_0 ;
  input \q_tmp_reg[58] ;
  input \q_tmp_reg[58]_0 ;
  input \q_tmp_reg[59] ;
  input \q_tmp_reg[59]_0 ;
  input \q_tmp_reg[60] ;
  input \q_tmp_reg[60]_0 ;
  input \q_tmp_reg[61] ;
  input \q_tmp_reg[61]_0 ;
  input \q_tmp_reg[62] ;
  input \q_tmp_reg[62]_0 ;
  input \q_tmp_reg[63] ;
  input \q_tmp_reg[63]_0 ;
  input \q_tmp_reg[0]_1 ;
  input [63:0]std_R_o_stream_TDATA_int_regslice;
  input [63:0]raw_data_real_1_o_stream_TDATA_int_regslice;
  input \q_tmp_reg[1]_1 ;
  input \q_tmp_reg[2]_1 ;
  input \q_tmp_reg[3]_1 ;
  input \q_tmp_reg[4]_1 ;
  input \q_tmp_reg[5]_1 ;
  input \q_tmp_reg[6]_1 ;
  input \q_tmp_reg[7]_1 ;
  input \q_tmp_reg[8]_1 ;
  input \q_tmp_reg[9]_1 ;
  input \q_tmp_reg[10]_1 ;
  input \q_tmp_reg[11]_1 ;
  input \q_tmp_reg[12]_1 ;
  input \q_tmp_reg[13]_1 ;
  input \q_tmp_reg[14]_1 ;
  input \q_tmp_reg[15]_1 ;
  input \q_tmp_reg[16]_1 ;
  input \q_tmp_reg[17]_1 ;
  input \q_tmp_reg[18]_1 ;
  input \q_tmp_reg[19]_1 ;
  input \q_tmp_reg[20]_1 ;
  input \q_tmp_reg[21]_1 ;
  input \q_tmp_reg[22]_1 ;
  input \q_tmp_reg[23]_1 ;
  input \q_tmp_reg[24]_1 ;
  input \q_tmp_reg[25]_1 ;
  input \q_tmp_reg[26]_1 ;
  input \q_tmp_reg[27]_1 ;
  input \q_tmp_reg[28]_1 ;
  input \q_tmp_reg[29]_1 ;
  input \q_tmp_reg[30]_1 ;
  input \q_tmp_reg[31]_1 ;
  input \q_tmp_reg[32]_1 ;
  input \q_tmp_reg[33]_1 ;
  input \q_tmp_reg[34]_1 ;
  input \q_tmp_reg[35]_1 ;
  input \q_tmp_reg[36]_1 ;
  input \q_tmp_reg[37]_1 ;
  input \q_tmp_reg[38]_1 ;
  input \q_tmp_reg[39]_1 ;
  input \q_tmp_reg[40]_1 ;
  input \q_tmp_reg[41]_1 ;
  input \q_tmp_reg[42]_1 ;
  input \q_tmp_reg[43]_1 ;
  input \q_tmp_reg[44]_1 ;
  input \q_tmp_reg[45]_1 ;
  input \q_tmp_reg[46]_1 ;
  input \q_tmp_reg[47]_1 ;
  input \q_tmp_reg[48]_1 ;
  input \q_tmp_reg[49]_1 ;
  input \q_tmp_reg[50]_1 ;
  input \q_tmp_reg[51]_1 ;
  input \q_tmp_reg[52]_1 ;
  input \q_tmp_reg[53]_1 ;
  input \q_tmp_reg[54]_1 ;
  input \q_tmp_reg[55]_1 ;
  input \q_tmp_reg[56]_1 ;
  input \q_tmp_reg[57]_1 ;
  input \q_tmp_reg[58]_1 ;
  input \q_tmp_reg[59]_1 ;
  input \q_tmp_reg[60]_1 ;
  input \q_tmp_reg[61]_1 ;
  input \q_tmp_reg[62]_1 ;
  input \q_tmp_reg[63]_1 ;
  input \q_tmp_reg[0]_2 ;
  input [63:0]filtered_real_0_o_stream_TDATA_int_regslice;
  input [63:0]Q;
  input [63:0]\q_tmp_reg[63]_2 ;
  input and_ln58_8_reg_2280;
  input icmp_ln59_8_reg_2284;
  input p_200_in;
  input \ap_CS_fsm_reg[2] ;
  input mem_reg_i_541;
  input mem_reg_i_541_0;
  input mem_reg_i_541_1;
  input mem_reg_i_541_2;
  input icmp_ln59_2_reg_2152;
  input [6:0]\current_rate_1_reg[0] ;
  input ap_enable_reg_pp0_iter0;
  input and_ln58_2_reg_2148;
  input mad_R_o_stream_TVALID_int_regslice;
  input [0:0]CO;
  input [0:0]\and_ln58_4_reg_2192_reg[0]_2 ;
  input icmp_ln59_4_fu_1164_p2;
  input p_185_in;
  input p_198_in;
  input gmem_AWADDR1160_out;
  input p_177_in;
  input \and_ln58_4_reg_2192_reg[0]_3 ;
  input \and_ln58_4_reg_2192_reg[0]_4 ;
  input and_ln58_9_reg_2302;
  input icmp_ln59_9_reg_2306;
  input ap_enable_reg_pp0_iter1_reg;
  input mem_reg_i_202_0;
  input icmp_ln59_3_reg_2174;
  input and_ln58_3_reg_2170;
  input raw_data_real_1_o_stream_TVALID_int_regslice;
  input [0:0]\and_ln58_5_reg_2214_reg[0]_0 ;
  input [0:0]\and_ln58_5_reg_2214_reg[0]_1 ;
  input icmp_ln59_5_fu_1269_p2;
  input and_ln58_4_reg_2192;
  input icmp_ln59_4_reg_2196;
  input icmp_ln59_10_reg_2328;
  input and_ln58_10_reg_2324;
  input p_56_in;
  input p_171_in;
  input \and_ln58_5_reg_2214_reg[0]_2 ;
  input mem_reg_i_207;
  input mem_reg_i_207_0;
  input mem_reg_i_207_1;
  input filtered_im_0_o_stream_TVALID_int_regslice;
  input [0:0]\and_ln58_3_reg_2170_reg[0]_0 ;
  input [0:0]\and_ln58_3_reg_2170_reg[0]_1 ;
  input icmp_ln59_3_fu_1059_p2;
  input and_ln58_1_reg_2126;
  input p_169_in;
  input \and_ln58_3_reg_2170_reg[0]_2 ;
  input std_R_o_stream_TVALID_int_regslice;
  input [0:0]\icmp_ln59_6_reg_2240_reg[0]_0 ;
  input [0:0]\icmp_ln59_6_reg_2240_reg[0]_1 ;
  input icmp_ln59_6_fu_1374_p2;
  input icmp_ln59_11_reg_2344;
  input and_ln58_11_reg_2340;
  input p_55_in;
  input \ap_CS_fsm_reg[3]_0 ;
  input \current_rate_1_reg[0]_0 ;
  input p_206_in;
  input ap_block_pp0_stage0_11001;
  input p_212_in;
  input \ap_CS_fsm_reg[1] ;
  input p_207_in;
  input \ap_CS_fsm_reg[2]_0 ;
  input and_ln58_7_reg_2258;
  input std_I_o_stream_TVALID_int_regslice;
  input \ap_CS_fsm_reg[3]_1 ;
  input p_161_in;
  input icmp_ln59_7_reg_2262;
  input and_ln58_reg_2104;
  input icmp_ln59_reg_2108;
  input icmp_ln59_6_reg_2240;
  input and_ln58_6_reg_2236;
  input icmp_ln59_1_reg_2130;
  input mad_I_o_stream_TVALID_int_regslice;
  input and_ln58_5_reg_2214;
  input icmp_ln59_5_reg_2218;
  input ap_phi_reg_pp0_iter0_retval_0_i53_reg_601;
  input ap_phi_reg_pp0_iter0_retval_0_i95_reg_640;
  input ap_phi_reg_pp0_iter0_retval_0_i67_reg_614;
  input ap_phi_reg_pp0_iter0_retval_0_i81_reg_627;
  input [0:0]\current_factor_4_reg[0] ;
  input [0:0]\current_factor_3_reg[0] ;
  input [0:0]\current_factor_2_reg[0] ;
  input [0:0]\current_factor_1_reg[0] ;
  input ap_rst_n;
  input push;
  input full_n_reg_1;
  input full_n_reg_2;

  wire [0:0]CO;
  wire [63:0]D;
  wire [0:0]E;
  wire [63:0]Q;
  wire [0:0]SR;
  wire and_ln58_10_reg_2324;
  wire and_ln58_11_reg_2340;
  wire and_ln58_1_reg_2126;
  wire and_ln58_2_reg_2148;
  wire and_ln58_3_reg_2170;
  wire \and_ln58_3_reg_2170_reg[0] ;
  wire [0:0]\and_ln58_3_reg_2170_reg[0]_0 ;
  wire [0:0]\and_ln58_3_reg_2170_reg[0]_1 ;
  wire \and_ln58_3_reg_2170_reg[0]_2 ;
  wire and_ln58_4_reg_2192;
  wire \and_ln58_4_reg_2192_reg[0] ;
  wire \and_ln58_4_reg_2192_reg[0]_0 ;
  wire \and_ln58_4_reg_2192_reg[0]_1 ;
  wire [0:0]\and_ln58_4_reg_2192_reg[0]_2 ;
  wire \and_ln58_4_reg_2192_reg[0]_3 ;
  wire \and_ln58_4_reg_2192_reg[0]_4 ;
  wire and_ln58_5_reg_2214;
  wire \and_ln58_5_reg_2214_reg[0] ;
  wire [0:0]\and_ln58_5_reg_2214_reg[0]_0 ;
  wire [0:0]\and_ln58_5_reg_2214_reg[0]_1 ;
  wire \and_ln58_5_reg_2214_reg[0]_2 ;
  wire and_ln58_6_reg_2236;
  wire \and_ln58_6_reg_2236_reg[0] ;
  wire and_ln58_7_reg_2258;
  wire and_ln58_8_reg_2280;
  wire and_ln58_9_reg_2302;
  wire and_ln58_reg_2104;
  wire \ap_CS_fsm[3]_i_2_n_0 ;
  wire \ap_CS_fsm[3]_i_4_n_0 ;
  wire \ap_CS_fsm_reg[10] ;
  wire \ap_CS_fsm_reg[10]_0 ;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[2] ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire [1:0]\ap_CS_fsm_reg[3] ;
  wire \ap_CS_fsm_reg[3]_0 ;
  wire \ap_CS_fsm_reg[3]_1 ;
  wire ap_NS_fsm2;
  wire ap_block_pp0_stage0_11001;
  wire ap_block_pp0_stage10_01001;
  wire ap_block_pp0_stage3_110011;
  wire ap_block_pp0_stage4_110011;
  wire ap_block_pp0_stage5_110011;
  wire ap_block_pp0_stage6_110011;
  wire ap_block_pp0_stage8_01001;
  wire ap_block_pp0_stage9_01001;
  wire ap_clk;
  wire ap_condition_1104;
  wire ap_condition_1110;
  wire ap_condition_1116;
  wire ap_condition_1122;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter0_reg_0;
  wire ap_enable_reg_pp0_iter0_reg_1;
  wire ap_enable_reg_pp0_iter0_reg_2;
  wire ap_enable_reg_pp0_iter0_reg_3;
  wire ap_enable_reg_pp0_iter0_reg_4;
  wire ap_enable_reg_pp0_iter0_reg_5;
  wire ap_enable_reg_pp0_iter0_reg_6;
  wire ap_enable_reg_pp0_iter10;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_phi_reg_pp0_iter0_retval_0_i53_reg_601;
  wire ap_phi_reg_pp0_iter0_retval_0_i67_reg_614;
  wire ap_phi_reg_pp0_iter0_retval_0_i81_reg_627;
  wire ap_phi_reg_pp0_iter0_retval_0_i95_reg_640;
  wire ap_rst_n;
  wire current_factor_10;
  wire [0:0]\current_factor_1_reg[0] ;
  wire current_factor_20;
  wire [0:0]\current_factor_2_reg[0] ;
  wire current_factor_30;
  wire [0:0]\current_factor_3_reg[0] ;
  wire current_factor_40;
  wire [0:0]\current_factor_4_reg[0] ;
  wire current_rate_1;
  wire [6:0]\current_rate_1_reg[0] ;
  wire \current_rate_1_reg[0]_0 ;
  wire [0:0]\current_rate_1_reg[31] ;
  wire current_rate_2;
  wire [0:0]\current_rate_2_reg[31] ;
  wire current_rate_3;
  wire [0:0]\current_rate_3_reg[31] ;
  wire current_rate_4;
  wire data_vld_i_1__2_n_0;
  wire data_vld_reg_n_0;
  wire empty_n_i_1__1_n_0;
  wire empty_n_reg_0;
  wire empty_n_reg_1;
  wire empty_n_reg_2;
  wire empty_n_reg_3;
  wire filtered_im_0_o_stream_TVALID_int_regslice;
  wire [63:0]filtered_real_0_o_stream_TDATA_int_regslice;
  wire full_n_i_1__4_n_0;
  wire full_n_i_3__1_n_0;
  wire full_n_i_4__1_n_0;
  wire full_n_i_5_n_0;
  wire full_n_i_8_n_0;
  wire full_n_i_9_n_0;
  wire full_n_reg_0;
  wire full_n_reg_1;
  wire full_n_reg_2;
  wire gmem_AWADDR1160_out;
  wire icmp_ln59_10_reg_2328;
  wire icmp_ln59_11_reg_2344;
  wire icmp_ln59_1_reg_2130;
  wire icmp_ln59_2_reg_2152;
  wire \icmp_ln59_2_reg_2152_reg[0] ;
  wire icmp_ln59_3_fu_1059_p2;
  wire icmp_ln59_3_reg_2174;
  wire \icmp_ln59_3_reg_2174_reg[0] ;
  wire icmp_ln59_4_fu_1164_p2;
  wire icmp_ln59_4_reg_2196;
  wire \icmp_ln59_4_reg_2196_reg[0] ;
  wire icmp_ln59_5_fu_1269_p2;
  wire icmp_ln59_5_reg_2218;
  wire \icmp_ln59_5_reg_2218_reg[0] ;
  wire \icmp_ln59_5_reg_2218_reg[0]_0 ;
  wire icmp_ln59_6_fu_1374_p2;
  wire icmp_ln59_6_reg_2240;
  wire \icmp_ln59_6_reg_2240_reg[0] ;
  wire [0:0]\icmp_ln59_6_reg_2240_reg[0]_0 ;
  wire [0:0]\icmp_ln59_6_reg_2240_reg[0]_1 ;
  wire icmp_ln59_7_reg_2262;
  wire icmp_ln59_8_reg_2284;
  wire icmp_ln59_9_reg_2306;
  wire icmp_ln59_reg_2108;
  wire mad_I_o_stream_TVALID_int_regslice;
  wire mad_R_o_stream_TREADY_int_regslice;
  wire mad_R_o_stream_TVALID_int_regslice;
  wire mem_reg_i_100_n_0;
  wire mem_reg_i_102_n_0;
  wire mem_reg_i_104_n_0;
  wire mem_reg_i_106_n_0;
  wire mem_reg_i_108_n_0;
  wire mem_reg_i_110_n_0;
  wire mem_reg_i_112_n_0;
  wire mem_reg_i_114_n_0;
  wire mem_reg_i_116_n_0;
  wire mem_reg_i_118_n_0;
  wire mem_reg_i_120_n_0;
  wire mem_reg_i_122_n_0;
  wire mem_reg_i_124_n_0;
  wire mem_reg_i_126_n_0;
  wire mem_reg_i_128_n_0;
  wire mem_reg_i_130_n_0;
  wire mem_reg_i_132_n_0;
  wire mem_reg_i_134_n_0;
  wire mem_reg_i_136_n_0;
  wire mem_reg_i_138_n_0;
  wire mem_reg_i_140_n_0;
  wire mem_reg_i_142_n_0;
  wire mem_reg_i_144_n_0;
  wire mem_reg_i_146_n_0;
  wire mem_reg_i_148_n_0;
  wire mem_reg_i_150_n_0;
  wire mem_reg_i_152_n_0;
  wire mem_reg_i_154_n_0;
  wire mem_reg_i_156_n_0;
  wire mem_reg_i_158_n_0;
  wire mem_reg_i_160_n_0;
  wire mem_reg_i_162_n_0;
  wire mem_reg_i_164_n_0;
  wire mem_reg_i_166_n_0;
  wire mem_reg_i_168_n_0;
  wire mem_reg_i_170_n_0;
  wire mem_reg_i_172_n_0;
  wire mem_reg_i_174_n_0;
  wire mem_reg_i_176_n_0;
  wire mem_reg_i_178_n_0;
  wire mem_reg_i_180_n_0;
  wire mem_reg_i_182_n_0;
  wire mem_reg_i_184_n_0;
  wire mem_reg_i_186_n_0;
  wire mem_reg_i_188_n_0;
  wire mem_reg_i_190_n_0;
  wire mem_reg_i_192_n_0;
  wire mem_reg_i_194_n_0;
  wire mem_reg_i_196_n_0;
  wire mem_reg_i_198_n_0;
  wire mem_reg_i_200_n_0;
  wire mem_reg_i_202_0;
  wire mem_reg_i_202_n_0;
  wire mem_reg_i_204_n_0;
  wire mem_reg_i_206_n_0;
  wire mem_reg_i_207;
  wire mem_reg_i_207_0;
  wire mem_reg_i_207_1;
  wire mem_reg_i_208_n_0;
  wire mem_reg_i_210_n_0;
  wire mem_reg_i_212_n_0;
  wire mem_reg_i_214_n_0;
  wire mem_reg_i_216_n_0;
  wire mem_reg_i_218_n_0;
  wire mem_reg_i_220_n_0;
  wire mem_reg_i_222_n_0;
  wire mem_reg_i_224_n_0;
  wire mem_reg_i_226_n_0;
  wire mem_reg_i_228_n_0;
  wire mem_reg_i_230_n_0;
  wire mem_reg_i_232_n_0;
  wire mem_reg_i_234_n_0;
  wire mem_reg_i_236_n_0;
  wire mem_reg_i_238_n_0;
  wire mem_reg_i_240_n_0;
  wire mem_reg_i_242_n_0;
  wire mem_reg_i_244_n_0;
  wire mem_reg_i_246_n_0;
  wire mem_reg_i_248_n_0;
  wire mem_reg_i_250_n_0;
  wire mem_reg_i_252_n_0;
  wire mem_reg_i_254_n_0;
  wire mem_reg_i_256_n_0;
  wire mem_reg_i_258_n_0;
  wire mem_reg_i_260_n_0;
  wire mem_reg_i_262_n_0;
  wire mem_reg_i_264_n_0;
  wire mem_reg_i_266_n_0;
  wire mem_reg_i_268_n_0;
  wire mem_reg_i_270_n_0;
  wire mem_reg_i_272_n_0;
  wire mem_reg_i_274_n_0;
  wire mem_reg_i_276_n_0;
  wire mem_reg_i_278_n_0;
  wire mem_reg_i_280_n_0;
  wire mem_reg_i_282_n_0;
  wire mem_reg_i_284_n_0;
  wire mem_reg_i_286_n_0;
  wire mem_reg_i_288_n_0;
  wire mem_reg_i_290_n_0;
  wire mem_reg_i_292_n_0;
  wire mem_reg_i_294_n_0;
  wire mem_reg_i_296_n_0;
  wire mem_reg_i_298_n_0;
  wire mem_reg_i_300_n_0;
  wire mem_reg_i_302_n_0;
  wire mem_reg_i_304_n_0;
  wire mem_reg_i_306_n_0;
  wire mem_reg_i_308_n_0;
  wire mem_reg_i_310_n_0;
  wire mem_reg_i_312_n_0;
  wire mem_reg_i_314_n_0;
  wire mem_reg_i_316_n_0;
  wire mem_reg_i_318_n_0;
  wire mem_reg_i_320_n_0;
  wire mem_reg_i_322_n_0;
  wire mem_reg_i_324_n_0;
  wire mem_reg_i_326_n_0;
  wire mem_reg_i_328_n_0;
  wire mem_reg_i_330_n_0;
  wire mem_reg_i_338_n_0;
  wire mem_reg_i_341_n_0;
  wire mem_reg_i_345_n_0;
  wire mem_reg_i_348_n_0;
  wire mem_reg_i_350_n_0;
  wire mem_reg_i_541;
  wire mem_reg_i_541_0;
  wire mem_reg_i_541_1;
  wire mem_reg_i_541_2;
  wire mem_reg_i_745_n_0;
  wire mem_reg_i_746_n_0;
  wire mem_reg_i_75_n_0;
  wire mem_reg_i_76_n_0;
  wire mem_reg_i_78_n_0;
  wire mem_reg_i_80_n_0;
  wire mem_reg_i_82_n_0;
  wire mem_reg_i_84_n_0;
  wire mem_reg_i_86_n_0;
  wire mem_reg_i_88_n_0;
  wire mem_reg_i_90_n_0;
  wire mem_reg_i_92_n_0;
  wire mem_reg_i_94_n_0;
  wire mem_reg_i_96_n_0;
  wire mem_reg_i_98_n_0;
  wire p_161_in;
  wire p_169_in;
  wire p_171_in;
  wire p_177_in;
  wire p_185_in;
  wire p_198_in;
  wire p_200_in;
  wire p_206_in;
  wire p_207_in;
  wire p_212_in;
  wire p_52_in;
  wire p_53_in;
  wire p_54_in;
  wire p_55_in;
  wire p_56_in;
  wire p_61_in;
  wire \pout[0]_i_1_n_0 ;
  wire \pout[1]_i_1_n_0 ;
  wire \pout[2]_i_1_n_0 ;
  wire \pout_reg_n_0_[0] ;
  wire \pout_reg_n_0_[1] ;
  wire \pout_reg_n_0_[2] ;
  wire push;
  wire \q_tmp_reg[0] ;
  wire \q_tmp_reg[0]_0 ;
  wire \q_tmp_reg[0]_1 ;
  wire \q_tmp_reg[0]_2 ;
  wire \q_tmp_reg[10] ;
  wire \q_tmp_reg[10]_0 ;
  wire \q_tmp_reg[10]_1 ;
  wire \q_tmp_reg[11] ;
  wire \q_tmp_reg[11]_0 ;
  wire \q_tmp_reg[11]_1 ;
  wire \q_tmp_reg[12] ;
  wire \q_tmp_reg[12]_0 ;
  wire \q_tmp_reg[12]_1 ;
  wire \q_tmp_reg[13] ;
  wire \q_tmp_reg[13]_0 ;
  wire \q_tmp_reg[13]_1 ;
  wire \q_tmp_reg[14] ;
  wire \q_tmp_reg[14]_0 ;
  wire \q_tmp_reg[14]_1 ;
  wire \q_tmp_reg[15] ;
  wire \q_tmp_reg[15]_0 ;
  wire \q_tmp_reg[15]_1 ;
  wire \q_tmp_reg[16] ;
  wire \q_tmp_reg[16]_0 ;
  wire \q_tmp_reg[16]_1 ;
  wire \q_tmp_reg[17] ;
  wire \q_tmp_reg[17]_0 ;
  wire \q_tmp_reg[17]_1 ;
  wire \q_tmp_reg[18] ;
  wire \q_tmp_reg[18]_0 ;
  wire \q_tmp_reg[18]_1 ;
  wire \q_tmp_reg[19] ;
  wire \q_tmp_reg[19]_0 ;
  wire \q_tmp_reg[19]_1 ;
  wire \q_tmp_reg[1] ;
  wire \q_tmp_reg[1]_0 ;
  wire \q_tmp_reg[1]_1 ;
  wire \q_tmp_reg[20] ;
  wire \q_tmp_reg[20]_0 ;
  wire \q_tmp_reg[20]_1 ;
  wire \q_tmp_reg[21] ;
  wire \q_tmp_reg[21]_0 ;
  wire \q_tmp_reg[21]_1 ;
  wire \q_tmp_reg[22] ;
  wire \q_tmp_reg[22]_0 ;
  wire \q_tmp_reg[22]_1 ;
  wire \q_tmp_reg[23] ;
  wire \q_tmp_reg[23]_0 ;
  wire \q_tmp_reg[23]_1 ;
  wire \q_tmp_reg[24] ;
  wire \q_tmp_reg[24]_0 ;
  wire \q_tmp_reg[24]_1 ;
  wire \q_tmp_reg[25] ;
  wire \q_tmp_reg[25]_0 ;
  wire \q_tmp_reg[25]_1 ;
  wire \q_tmp_reg[26] ;
  wire \q_tmp_reg[26]_0 ;
  wire \q_tmp_reg[26]_1 ;
  wire \q_tmp_reg[27] ;
  wire \q_tmp_reg[27]_0 ;
  wire \q_tmp_reg[27]_1 ;
  wire \q_tmp_reg[28] ;
  wire \q_tmp_reg[28]_0 ;
  wire \q_tmp_reg[28]_1 ;
  wire \q_tmp_reg[29] ;
  wire \q_tmp_reg[29]_0 ;
  wire \q_tmp_reg[29]_1 ;
  wire \q_tmp_reg[2] ;
  wire \q_tmp_reg[2]_0 ;
  wire \q_tmp_reg[2]_1 ;
  wire \q_tmp_reg[30] ;
  wire \q_tmp_reg[30]_0 ;
  wire \q_tmp_reg[30]_1 ;
  wire \q_tmp_reg[31] ;
  wire \q_tmp_reg[31]_0 ;
  wire \q_tmp_reg[31]_1 ;
  wire \q_tmp_reg[32] ;
  wire \q_tmp_reg[32]_0 ;
  wire \q_tmp_reg[32]_1 ;
  wire \q_tmp_reg[33] ;
  wire \q_tmp_reg[33]_0 ;
  wire \q_tmp_reg[33]_1 ;
  wire \q_tmp_reg[34] ;
  wire \q_tmp_reg[34]_0 ;
  wire \q_tmp_reg[34]_1 ;
  wire \q_tmp_reg[35] ;
  wire \q_tmp_reg[35]_0 ;
  wire \q_tmp_reg[35]_1 ;
  wire \q_tmp_reg[36] ;
  wire \q_tmp_reg[36]_0 ;
  wire \q_tmp_reg[36]_1 ;
  wire \q_tmp_reg[37] ;
  wire \q_tmp_reg[37]_0 ;
  wire \q_tmp_reg[37]_1 ;
  wire \q_tmp_reg[38] ;
  wire \q_tmp_reg[38]_0 ;
  wire \q_tmp_reg[38]_1 ;
  wire \q_tmp_reg[39] ;
  wire \q_tmp_reg[39]_0 ;
  wire \q_tmp_reg[39]_1 ;
  wire \q_tmp_reg[3] ;
  wire \q_tmp_reg[3]_0 ;
  wire \q_tmp_reg[3]_1 ;
  wire \q_tmp_reg[40] ;
  wire \q_tmp_reg[40]_0 ;
  wire \q_tmp_reg[40]_1 ;
  wire \q_tmp_reg[41] ;
  wire \q_tmp_reg[41]_0 ;
  wire \q_tmp_reg[41]_1 ;
  wire \q_tmp_reg[42] ;
  wire \q_tmp_reg[42]_0 ;
  wire \q_tmp_reg[42]_1 ;
  wire \q_tmp_reg[43] ;
  wire \q_tmp_reg[43]_0 ;
  wire \q_tmp_reg[43]_1 ;
  wire \q_tmp_reg[44] ;
  wire \q_tmp_reg[44]_0 ;
  wire \q_tmp_reg[44]_1 ;
  wire \q_tmp_reg[45] ;
  wire \q_tmp_reg[45]_0 ;
  wire \q_tmp_reg[45]_1 ;
  wire \q_tmp_reg[46] ;
  wire \q_tmp_reg[46]_0 ;
  wire \q_tmp_reg[46]_1 ;
  wire \q_tmp_reg[47] ;
  wire \q_tmp_reg[47]_0 ;
  wire \q_tmp_reg[47]_1 ;
  wire \q_tmp_reg[48] ;
  wire \q_tmp_reg[48]_0 ;
  wire \q_tmp_reg[48]_1 ;
  wire \q_tmp_reg[49] ;
  wire \q_tmp_reg[49]_0 ;
  wire \q_tmp_reg[49]_1 ;
  wire \q_tmp_reg[4] ;
  wire \q_tmp_reg[4]_0 ;
  wire \q_tmp_reg[4]_1 ;
  wire \q_tmp_reg[50] ;
  wire \q_tmp_reg[50]_0 ;
  wire \q_tmp_reg[50]_1 ;
  wire \q_tmp_reg[51] ;
  wire \q_tmp_reg[51]_0 ;
  wire \q_tmp_reg[51]_1 ;
  wire \q_tmp_reg[52] ;
  wire \q_tmp_reg[52]_0 ;
  wire \q_tmp_reg[52]_1 ;
  wire \q_tmp_reg[53] ;
  wire \q_tmp_reg[53]_0 ;
  wire \q_tmp_reg[53]_1 ;
  wire \q_tmp_reg[54] ;
  wire \q_tmp_reg[54]_0 ;
  wire \q_tmp_reg[54]_1 ;
  wire \q_tmp_reg[55] ;
  wire \q_tmp_reg[55]_0 ;
  wire \q_tmp_reg[55]_1 ;
  wire \q_tmp_reg[56] ;
  wire \q_tmp_reg[56]_0 ;
  wire \q_tmp_reg[56]_1 ;
  wire \q_tmp_reg[57] ;
  wire \q_tmp_reg[57]_0 ;
  wire \q_tmp_reg[57]_1 ;
  wire \q_tmp_reg[58] ;
  wire \q_tmp_reg[58]_0 ;
  wire \q_tmp_reg[58]_1 ;
  wire \q_tmp_reg[59] ;
  wire \q_tmp_reg[59]_0 ;
  wire \q_tmp_reg[59]_1 ;
  wire \q_tmp_reg[5] ;
  wire \q_tmp_reg[5]_0 ;
  wire \q_tmp_reg[5]_1 ;
  wire \q_tmp_reg[60] ;
  wire \q_tmp_reg[60]_0 ;
  wire \q_tmp_reg[60]_1 ;
  wire \q_tmp_reg[61] ;
  wire \q_tmp_reg[61]_0 ;
  wire \q_tmp_reg[61]_1 ;
  wire \q_tmp_reg[62] ;
  wire \q_tmp_reg[62]_0 ;
  wire \q_tmp_reg[62]_1 ;
  wire \q_tmp_reg[63] ;
  wire \q_tmp_reg[63]_0 ;
  wire \q_tmp_reg[63]_1 ;
  wire [63:0]\q_tmp_reg[63]_2 ;
  wire \q_tmp_reg[6] ;
  wire \q_tmp_reg[6]_0 ;
  wire \q_tmp_reg[6]_1 ;
  wire \q_tmp_reg[7] ;
  wire \q_tmp_reg[7]_0 ;
  wire \q_tmp_reg[7]_1 ;
  wire \q_tmp_reg[8] ;
  wire \q_tmp_reg[8]_0 ;
  wire \q_tmp_reg[8]_1 ;
  wire \q_tmp_reg[9] ;
  wire \q_tmp_reg[9]_0 ;
  wire \q_tmp_reg[9]_1 ;
  wire [63:0]raw_data_real_1_o_stream_TDATA_int_regslice;
  wire raw_data_real_1_o_stream_TREADY_int_regslice;
  wire raw_data_real_1_o_stream_TVALID_int_regslice;
  wire raw_data_real_o_stream_TREADY_int_regslice;
  wire std_I_o_stream_TVALID_int_regslice;
  wire [63:0]std_R_o_stream_TDATA_int_regslice;
  wire std_R_o_stream_TREADY_int_regslice;
  wire std_R_o_stream_TVALID_int_regslice;

  (* SOFT_HLUTNM = "soft_lutpair523" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \B_V_data_1_state[1]_i_2 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(and_ln58_2_reg_2148),
        .I2(p_53_in),
        .O(mad_R_o_stream_TREADY_int_regslice));
  (* SOFT_HLUTNM = "soft_lutpair524" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \B_V_data_1_state[1]_i_2__4 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(and_ln58_3_reg_2170),
        .I2(p_52_in),
        .O(raw_data_real_1_o_stream_TREADY_int_regslice));
  (* SOFT_HLUTNM = "soft_lutpair524" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \B_V_data_1_state[1]_i_2__5 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(and_ln58_1_reg_2126),
        .I2(p_54_in),
        .O(raw_data_real_o_stream_TREADY_int_regslice));
  (* SOFT_HLUTNM = "soft_lutpair525" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \B_V_data_1_state[1]_i_2__7 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(and_ln58_4_reg_2192),
        .I2(p_61_in),
        .O(std_R_o_stream_TREADY_int_regslice));
  LUT4 #(
    .INIT(16'h8F80)) 
    \and_ln58_3_reg_2170[0]_i_1 
       (.I0(\and_ln58_3_reg_2170_reg[0]_0 ),
        .I1(\and_ln58_3_reg_2170_reg[0]_1 ),
        .I2(p_54_in),
        .I3(and_ln58_3_reg_2170),
        .O(\and_ln58_3_reg_2170_reg[0] ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \and_ln58_4_reg_2192[0]_i_1 
       (.I0(CO),
        .I1(\and_ln58_4_reg_2192_reg[0]_2 ),
        .I2(p_53_in),
        .I3(and_ln58_4_reg_2192),
        .O(\and_ln58_4_reg_2192_reg[0]_1 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \and_ln58_5_reg_2214[0]_i_1 
       (.I0(\and_ln58_5_reg_2214_reg[0]_0 ),
        .I1(\and_ln58_5_reg_2214_reg[0]_1 ),
        .I2(p_52_in),
        .I3(and_ln58_5_reg_2214),
        .O(\and_ln58_5_reg_2214_reg[0] ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \and_ln58_6_reg_2236[0]_i_1 
       (.I0(\icmp_ln59_6_reg_2240_reg[0]_0 ),
        .I1(\icmp_ln59_6_reg_2240_reg[0]_1 ),
        .I2(p_61_in),
        .I3(and_ln58_6_reg_2236),
        .O(\and_ln58_6_reg_2236_reg[0] ));
  LUT4 #(
    .INIT(16'h4000)) 
    \ap_CS_fsm[13]_i_4 
       (.I0(empty_n_reg_0),
        .I1(\ap_CS_fsm_reg[2] ),
        .I2(icmp_ln59_11_reg_2344),
        .I3(and_ln58_11_reg_2340),
        .O(ap_block_pp0_stage6_110011));
  LUT6 #(
    .INIT(64'h22F2FFFF22F222F2)) 
    \ap_CS_fsm[1]_i_3 
       (.I0(p_206_in),
        .I1(empty_n_reg_0),
        .I2(p_212_in),
        .I3(\ap_CS_fsm_reg[1] ),
        .I4(\and_ln58_4_reg_2192_reg[0]_3 ),
        .I5(p_207_in),
        .O(ap_NS_fsm2));
  LUT4 #(
    .INIT(16'hF888)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(empty_n_reg_1),
        .I1(\current_rate_1_reg[0] [1]),
        .I2(ap_block_pp0_stage0_11001),
        .I3(\current_rate_1_reg[0] [0]),
        .O(\ap_CS_fsm_reg[3] [0]));
  LUT6 #(
    .INIT(64'hFFFFFFFF40CC4040)) 
    \ap_CS_fsm[2]_i_2 
       (.I0(empty_n_reg_0),
        .I1(\ap_CS_fsm_reg[2] ),
        .I2(p_171_in),
        .I3(\and_ln58_4_reg_2192_reg[0]_3 ),
        .I4(p_212_in),
        .I5(\ap_CS_fsm_reg[2]_0 ),
        .O(empty_n_reg_1));
  LUT3 #(
    .INIT(8'hF8)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(\ap_CS_fsm[3]_i_2_n_0 ),
        .I1(\current_rate_1_reg[0] [2]),
        .I2(p_56_in),
        .O(\ap_CS_fsm_reg[3] [1]));
  LUT6 #(
    .INIT(64'hF8FFF8F888888888)) 
    \ap_CS_fsm[3]_i_2 
       (.I0(\ap_CS_fsm_reg[3]_0 ),
        .I1(\ap_CS_fsm[3]_i_4_n_0 ),
        .I2(\ap_CS_fsm_reg[3]_1 ),
        .I3(\and_ln58_4_reg_2192_reg[0]_3 ),
        .I4(p_161_in),
        .I5(ap_enable_reg_pp0_iter0),
        .O(\ap_CS_fsm[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair522" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[3]_i_4 
       (.I0(\ap_CS_fsm_reg[2] ),
        .I1(empty_n_reg_0),
        .O(\ap_CS_fsm[3]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h4000)) 
    \ap_CS_fsm[3]_i_7 
       (.I0(empty_n_reg_0),
        .I1(\ap_CS_fsm_reg[2] ),
        .I2(icmp_ln59_6_reg_2240),
        .I3(and_ln58_6_reg_2236),
        .O(empty_n_reg_3));
  (* SOFT_HLUTNM = "soft_lutpair522" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \ap_CS_fsm[4]_i_6 
       (.I0(empty_n_reg_0),
        .I1(\ap_CS_fsm_reg[2] ),
        .I2(and_ln58_7_reg_2258),
        .I3(icmp_ln59_7_reg_2262),
        .O(empty_n_reg_2));
  LUT6 #(
    .INIT(64'h0202020222220222)) 
    \ap_CS_fsm[5]_i_3 
       (.I0(\current_rate_1_reg[0] [3]),
        .I1(ap_block_pp0_stage3_110011),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(p_169_in),
        .I4(\and_ln58_4_reg_2192_reg[0]_3 ),
        .I5(\and_ln58_3_reg_2170_reg[0]_2 ),
        .O(p_54_in));
  LUT4 #(
    .INIT(16'h4000)) 
    \ap_CS_fsm[5]_i_4 
       (.I0(empty_n_reg_0),
        .I1(\ap_CS_fsm_reg[2] ),
        .I2(and_ln58_8_reg_2280),
        .I3(icmp_ln59_8_reg_2284),
        .O(ap_block_pp0_stage3_110011));
  LUT6 #(
    .INIT(64'h0202020222220222)) 
    \ap_CS_fsm[6]_i_3 
       (.I0(\current_rate_1_reg[0] [4]),
        .I1(ap_block_pp0_stage4_110011),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(p_177_in),
        .I4(\and_ln58_4_reg_2192_reg[0]_3 ),
        .I5(\and_ln58_4_reg_2192_reg[0]_4 ),
        .O(p_53_in));
  LUT4 #(
    .INIT(16'h4000)) 
    \ap_CS_fsm[6]_i_4 
       (.I0(empty_n_reg_0),
        .I1(\ap_CS_fsm_reg[2] ),
        .I2(and_ln58_9_reg_2302),
        .I3(icmp_ln59_9_reg_2306),
        .O(ap_block_pp0_stage4_110011));
  LUT6 #(
    .INIT(64'h0202020222220222)) 
    \ap_CS_fsm[7]_i_2 
       (.I0(\current_rate_1_reg[0] [5]),
        .I1(ap_block_pp0_stage5_110011),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(p_185_in),
        .I4(\and_ln58_4_reg_2192_reg[0]_3 ),
        .I5(\and_ln58_5_reg_2214_reg[0]_2 ),
        .O(p_52_in));
  LUT4 #(
    .INIT(16'h4000)) 
    \ap_CS_fsm[7]_i_3 
       (.I0(empty_n_reg_0),
        .I1(\ap_CS_fsm_reg[2] ),
        .I2(icmp_ln59_10_reg_2328),
        .I3(and_ln58_10_reg_2324),
        .O(ap_block_pp0_stage5_110011));
  (* SOFT_HLUTNM = "soft_lutpair523" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    ap_enable_reg_pp0_iter1_i_2
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(p_61_in),
        .I2(ap_enable_reg_pp0_iter1_reg),
        .O(ap_enable_reg_pp0_iter10));
  (* SOFT_HLUTNM = "soft_lutpair518" *) 
  LUT5 #(
    .INIT(32'h8FFF8000)) 
    \ap_phi_reg_pp0_iter0_retval_0_i53_reg_601[0]_i_1 
       (.I0(\and_ln58_3_reg_2170_reg[0]_0 ),
        .I1(\and_ln58_3_reg_2170_reg[0]_1 ),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(p_54_in),
        .I4(ap_phi_reg_pp0_iter0_retval_0_i53_reg_601),
        .O(ap_enable_reg_pp0_iter0_reg_3));
  (* SOFT_HLUTNM = "soft_lutpair520" *) 
  LUT5 #(
    .INIT(32'h8FFF8000)) 
    \ap_phi_reg_pp0_iter0_retval_0_i67_reg_614[0]_i_1 
       (.I0(CO),
        .I1(\and_ln58_4_reg_2192_reg[0]_2 ),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(p_53_in),
        .I4(ap_phi_reg_pp0_iter0_retval_0_i67_reg_614),
        .O(ap_enable_reg_pp0_iter0_reg_5));
  (* SOFT_HLUTNM = "soft_lutpair521" *) 
  LUT5 #(
    .INIT(32'h8FFF8000)) 
    \ap_phi_reg_pp0_iter0_retval_0_i81_reg_627[0]_i_1 
       (.I0(\and_ln58_5_reg_2214_reg[0]_0 ),
        .I1(\and_ln58_5_reg_2214_reg[0]_1 ),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(p_52_in),
        .I4(ap_phi_reg_pp0_iter0_retval_0_i81_reg_627),
        .O(ap_enable_reg_pp0_iter0_reg_6));
  (* SOFT_HLUTNM = "soft_lutpair519" *) 
  LUT5 #(
    .INIT(32'h8FFF8000)) 
    \ap_phi_reg_pp0_iter0_retval_0_i95_reg_640[0]_i_1 
       (.I0(\icmp_ln59_6_reg_2240_reg[0]_0 ),
        .I1(\icmp_ln59_6_reg_2240_reg[0]_1 ),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(p_61_in),
        .I4(ap_phi_reg_pp0_iter0_retval_0_i95_reg_640),
        .O(ap_enable_reg_pp0_iter0_reg_4));
  (* SOFT_HLUTNM = "soft_lutpair512" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \current_factor_1[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\icmp_ln59_6_reg_2240_reg[0]_0 ),
        .I2(\icmp_ln59_6_reg_2240_reg[0]_1 ),
        .I3(p_61_in),
        .I4(\current_factor_1_reg[0] ),
        .O(current_factor_10));
  (* SOFT_HLUTNM = "soft_lutpair511" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \current_factor_2[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\and_ln58_3_reg_2170_reg[0]_0 ),
        .I2(\and_ln58_3_reg_2170_reg[0]_1 ),
        .I3(p_54_in),
        .I4(\current_factor_2_reg[0] ),
        .O(current_factor_20));
  (* SOFT_HLUTNM = "soft_lutpair510" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \current_factor_3[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\and_ln58_5_reg_2214_reg[0]_0 ),
        .I2(\and_ln58_5_reg_2214_reg[0]_1 ),
        .I3(p_52_in),
        .I4(\current_factor_3_reg[0] ),
        .O(current_factor_30));
  (* SOFT_HLUTNM = "soft_lutpair509" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \current_factor_4[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(CO),
        .I2(\and_ln58_4_reg_2192_reg[0]_2 ),
        .I3(p_53_in),
        .I4(\current_factor_4_reg[0] ),
        .O(current_factor_40));
  (* SOFT_HLUTNM = "soft_lutpair512" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \current_rate_1[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\icmp_ln59_6_reg_2240_reg[0]_0 ),
        .I2(\icmp_ln59_6_reg_2240_reg[0]_1 ),
        .I3(p_61_in),
        .I4(\current_factor_1_reg[0] ),
        .O(current_rate_1));
  (* SOFT_HLUTNM = "soft_lutpair519" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \current_rate_1[0]_i_2 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\icmp_ln59_6_reg_2240_reg[0]_0 ),
        .I2(\icmp_ln59_6_reg_2240_reg[0]_1 ),
        .I3(p_61_in),
        .O(ap_condition_1122));
  (* SOFT_HLUTNM = "soft_lutpair511" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \current_rate_2[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\and_ln58_3_reg_2170_reg[0]_0 ),
        .I2(\and_ln58_3_reg_2170_reg[0]_1 ),
        .I3(p_54_in),
        .I4(\current_factor_2_reg[0] ),
        .O(current_rate_2));
  (* SOFT_HLUTNM = "soft_lutpair518" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \current_rate_2[0]_i_2 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\and_ln58_3_reg_2170_reg[0]_0 ),
        .I2(\and_ln58_3_reg_2170_reg[0]_1 ),
        .I3(p_54_in),
        .O(ap_condition_1104));
  (* SOFT_HLUTNM = "soft_lutpair510" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \current_rate_3[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\and_ln58_5_reg_2214_reg[0]_0 ),
        .I2(\and_ln58_5_reg_2214_reg[0]_1 ),
        .I3(p_52_in),
        .I4(\current_factor_3_reg[0] ),
        .O(current_rate_3));
  (* SOFT_HLUTNM = "soft_lutpair521" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \current_rate_3[0]_i_2 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\and_ln58_5_reg_2214_reg[0]_0 ),
        .I2(\and_ln58_5_reg_2214_reg[0]_1 ),
        .I3(p_52_in),
        .O(ap_condition_1116));
  (* SOFT_HLUTNM = "soft_lutpair509" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \current_rate_4[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(CO),
        .I2(\and_ln58_4_reg_2192_reg[0]_2 ),
        .I3(p_53_in),
        .I4(\current_factor_4_reg[0] ),
        .O(current_rate_4));
  (* SOFT_HLUTNM = "soft_lutpair520" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \current_rate_4[0]_i_2 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(CO),
        .I2(\and_ln58_4_reg_2192_reg[0]_2 ),
        .I3(p_53_in),
        .O(ap_condition_1110));
  (* SOFT_HLUTNM = "soft_lutpair513" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    \data_p2[60]_i_25 
       (.I0(p_52_in),
        .I1(and_ln58_4_reg_2192),
        .I2(icmp_ln59_4_reg_2196),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(gmem_AWADDR1160_out),
        .O(\and_ln58_4_reg_2192_reg[0] ));
  LUT6 #(
    .INIT(64'h0000000000808080)) 
    \data_p2[60]_i_26 
       (.I0(p_53_in),
        .I1(p_185_in),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(p_198_in),
        .I4(p_52_in),
        .I5(gmem_AWADDR1160_out),
        .O(ap_enable_reg_pp0_iter0_reg_1));
  LUT6 #(
    .INIT(64'hEEEEEEEEEEEEEEEA)) 
    data_vld_i_1__2
       (.I0(push),
        .I1(data_vld_reg_n_0),
        .I2(full_n_i_3__1_n_0),
        .I3(\pout_reg_n_0_[2] ),
        .I4(\pout_reg_n_0_[0] ),
        .I5(\pout_reg_n_0_[1] ),
        .O(data_vld_i_1__2_n_0));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__2_n_0),
        .Q(data_vld_reg_n_0),
        .R(SR));
  LUT3 #(
    .INIT(8'hB8)) 
    empty_n_i_1__1
       (.I0(empty_n_reg_0),
        .I1(full_n_i_3__1_n_0),
        .I2(data_vld_reg_n_0),
        .O(empty_n_i_1__1_n_0));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__1_n_0),
        .Q(empty_n_reg_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair513" *) 
  LUT3 #(
    .INIT(8'h80)) 
    full_n_i_11
       (.I0(and_ln58_4_reg_2192),
        .I1(icmp_ln59_4_reg_2196),
        .I2(ap_enable_reg_pp0_iter0),
        .O(\and_ln58_4_reg_2192_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair525" *) 
  LUT3 #(
    .INIT(8'h80)) 
    full_n_i_12
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(and_ln58_reg_2104),
        .I2(icmp_ln59_reg_2108),
        .O(ap_enable_reg_pp0_iter0_reg_2));
  LUT6 #(
    .INIT(64'h5DFFDDDDDDFFDDDD)) 
    full_n_i_1__4
       (.I0(ap_rst_n),
        .I1(full_n_reg_0),
        .I2(push),
        .I3(full_n_i_3__1_n_0),
        .I4(data_vld_reg_n_0),
        .I5(full_n_i_4__1_n_0),
        .O(full_n_i_1__4_n_0));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    full_n_i_3__1
       (.I0(empty_n_reg_0),
        .I1(full_n_i_5_n_0),
        .I2(full_n_reg_1),
        .I3(full_n_reg_2),
        .I4(full_n_i_8_n_0),
        .I5(full_n_i_9_n_0),
        .O(full_n_i_3__1_n_0));
  LUT3 #(
    .INIT(8'h40)) 
    full_n_i_4__1
       (.I0(\pout_reg_n_0_[2] ),
        .I1(\pout_reg_n_0_[0] ),
        .I2(\pout_reg_n_0_[1] ),
        .O(full_n_i_4__1_n_0));
  LUT6 #(
    .INIT(64'hFF80808000000000)) 
    full_n_i_5
       (.I0(p_61_in),
        .I1(icmp_ln59_11_reg_2344),
        .I2(and_ln58_11_reg_2340),
        .I3(p_55_in),
        .I4(\ap_CS_fsm_reg[3]_0 ),
        .I5(\ap_CS_fsm_reg[2] ),
        .O(full_n_i_5_n_0));
  LUT6 #(
    .INIT(64'hFF80808000000000)) 
    full_n_i_8
       (.I0(p_52_in),
        .I1(icmp_ln59_10_reg_2328),
        .I2(and_ln58_10_reg_2324),
        .I3(p_56_in),
        .I4(p_171_in),
        .I5(\ap_CS_fsm_reg[2] ),
        .O(full_n_i_8_n_0));
  LUT6 #(
    .INIT(64'hFF80808000000000)) 
    full_n_i_9
       (.I0(p_54_in),
        .I1(and_ln58_8_reg_2280),
        .I2(icmp_ln59_8_reg_2284),
        .I3(p_53_in),
        .I4(p_200_in),
        .I5(\ap_CS_fsm_reg[2] ),
        .O(full_n_i_9_n_0));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__4_n_0),
        .Q(full_n_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair514" *) 
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \icmp_ln59_3_reg_2174[0]_i_1 
       (.I0(icmp_ln59_3_fu_1059_p2),
        .I1(p_54_in),
        .I2(\and_ln58_3_reg_2170_reg[0]_1 ),
        .I3(\and_ln58_3_reg_2170_reg[0]_0 ),
        .I4(icmp_ln59_3_reg_2174),
        .O(\icmp_ln59_3_reg_2174_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair515" *) 
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \icmp_ln59_4_reg_2196[0]_i_1 
       (.I0(icmp_ln59_4_fu_1164_p2),
        .I1(p_53_in),
        .I2(\and_ln58_4_reg_2192_reg[0]_2 ),
        .I3(CO),
        .I4(icmp_ln59_4_reg_2196),
        .O(\icmp_ln59_4_reg_2196_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair516" *) 
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \icmp_ln59_5_reg_2218[0]_i_1 
       (.I0(icmp_ln59_5_fu_1269_p2),
        .I1(p_52_in),
        .I2(\and_ln58_5_reg_2214_reg[0]_1 ),
        .I3(\and_ln58_5_reg_2214_reg[0]_0 ),
        .I4(icmp_ln59_5_reg_2218),
        .O(\icmp_ln59_5_reg_2218_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair517" *) 
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \icmp_ln59_6_reg_2240[0]_i_1 
       (.I0(icmp_ln59_6_fu_1374_p2),
        .I1(p_61_in),
        .I2(\icmp_ln59_6_reg_2240_reg[0]_1 ),
        .I3(\icmp_ln59_6_reg_2240_reg[0]_0 ),
        .I4(icmp_ln59_6_reg_2240),
        .O(\icmp_ln59_6_reg_2240_reg[0] ));
  LUT5 #(
    .INIT(32'h8888888B)) 
    mem_reg_i_10
       (.I0(mem_reg_i_80_n_0),
        .I1(mem_reg_i_76_n_0),
        .I2(\q_tmp_reg[30] ),
        .I3(mem_reg_i_82_n_0),
        .I4(\q_tmp_reg[30]_0 ),
        .O(D[30]));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    mem_reg_i_100
       (.I0(mem_reg_i_338_n_0),
        .I1(\q_tmp_reg[0]_2 ),
        .I2(filtered_real_0_o_stream_TDATA_int_regslice[25]),
        .I3(Q[25]),
        .I4(mem_reg_i_341_n_0),
        .I5(\q_tmp_reg[63]_2 [25]),
        .O(mem_reg_i_100_n_0));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    mem_reg_i_102
       (.I0(mem_reg_i_345_n_0),
        .I1(\q_tmp_reg[25]_1 ),
        .I2(std_R_o_stream_TDATA_int_regslice[25]),
        .I3(mem_reg_i_348_n_0),
        .I4(raw_data_real_1_o_stream_TDATA_int_regslice[25]),
        .I5(mem_reg_i_350_n_0),
        .O(mem_reg_i_102_n_0));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    mem_reg_i_104
       (.I0(mem_reg_i_338_n_0),
        .I1(\q_tmp_reg[0]_2 ),
        .I2(filtered_real_0_o_stream_TDATA_int_regslice[24]),
        .I3(Q[24]),
        .I4(mem_reg_i_341_n_0),
        .I5(\q_tmp_reg[63]_2 [24]),
        .O(mem_reg_i_104_n_0));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    mem_reg_i_106
       (.I0(mem_reg_i_345_n_0),
        .I1(\q_tmp_reg[24]_1 ),
        .I2(std_R_o_stream_TDATA_int_regslice[24]),
        .I3(mem_reg_i_348_n_0),
        .I4(raw_data_real_1_o_stream_TDATA_int_regslice[24]),
        .I5(mem_reg_i_350_n_0),
        .O(mem_reg_i_106_n_0));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    mem_reg_i_108
       (.I0(mem_reg_i_338_n_0),
        .I1(\q_tmp_reg[0]_2 ),
        .I2(filtered_real_0_o_stream_TDATA_int_regslice[23]),
        .I3(Q[23]),
        .I4(mem_reg_i_341_n_0),
        .I5(\q_tmp_reg[63]_2 [23]),
        .O(mem_reg_i_108_n_0));
  LUT5 #(
    .INIT(32'h8888888B)) 
    mem_reg_i_11
       (.I0(mem_reg_i_84_n_0),
        .I1(mem_reg_i_76_n_0),
        .I2(\q_tmp_reg[29] ),
        .I3(mem_reg_i_86_n_0),
        .I4(\q_tmp_reg[29]_0 ),
        .O(D[29]));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    mem_reg_i_110
       (.I0(mem_reg_i_345_n_0),
        .I1(\q_tmp_reg[23]_1 ),
        .I2(std_R_o_stream_TDATA_int_regslice[23]),
        .I3(mem_reg_i_348_n_0),
        .I4(raw_data_real_1_o_stream_TDATA_int_regslice[23]),
        .I5(mem_reg_i_350_n_0),
        .O(mem_reg_i_110_n_0));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    mem_reg_i_112
       (.I0(mem_reg_i_338_n_0),
        .I1(\q_tmp_reg[0]_2 ),
        .I2(filtered_real_0_o_stream_TDATA_int_regslice[22]),
        .I3(Q[22]),
        .I4(mem_reg_i_341_n_0),
        .I5(\q_tmp_reg[63]_2 [22]),
        .O(mem_reg_i_112_n_0));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    mem_reg_i_114
       (.I0(mem_reg_i_345_n_0),
        .I1(\q_tmp_reg[22]_1 ),
        .I2(std_R_o_stream_TDATA_int_regslice[22]),
        .I3(mem_reg_i_348_n_0),
        .I4(raw_data_real_1_o_stream_TDATA_int_regslice[22]),
        .I5(mem_reg_i_350_n_0),
        .O(mem_reg_i_114_n_0));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    mem_reg_i_116
       (.I0(mem_reg_i_338_n_0),
        .I1(\q_tmp_reg[0]_2 ),
        .I2(filtered_real_0_o_stream_TDATA_int_regslice[21]),
        .I3(Q[21]),
        .I4(mem_reg_i_341_n_0),
        .I5(\q_tmp_reg[63]_2 [21]),
        .O(mem_reg_i_116_n_0));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    mem_reg_i_118
       (.I0(mem_reg_i_345_n_0),
        .I1(\q_tmp_reg[21]_1 ),
        .I2(std_R_o_stream_TDATA_int_regslice[21]),
        .I3(mem_reg_i_348_n_0),
        .I4(raw_data_real_1_o_stream_TDATA_int_regslice[21]),
        .I5(mem_reg_i_350_n_0),
        .O(mem_reg_i_118_n_0));
  LUT5 #(
    .INIT(32'h8888888B)) 
    mem_reg_i_12
       (.I0(mem_reg_i_88_n_0),
        .I1(mem_reg_i_76_n_0),
        .I2(\q_tmp_reg[28] ),
        .I3(mem_reg_i_90_n_0),
        .I4(\q_tmp_reg[28]_0 ),
        .O(D[28]));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    mem_reg_i_120
       (.I0(mem_reg_i_338_n_0),
        .I1(\q_tmp_reg[0]_2 ),
        .I2(filtered_real_0_o_stream_TDATA_int_regslice[20]),
        .I3(Q[20]),
        .I4(mem_reg_i_341_n_0),
        .I5(\q_tmp_reg[63]_2 [20]),
        .O(mem_reg_i_120_n_0));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    mem_reg_i_122
       (.I0(mem_reg_i_345_n_0),
        .I1(\q_tmp_reg[20]_1 ),
        .I2(std_R_o_stream_TDATA_int_regslice[20]),
        .I3(mem_reg_i_348_n_0),
        .I4(raw_data_real_1_o_stream_TDATA_int_regslice[20]),
        .I5(mem_reg_i_350_n_0),
        .O(mem_reg_i_122_n_0));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    mem_reg_i_124
       (.I0(mem_reg_i_338_n_0),
        .I1(\q_tmp_reg[0]_2 ),
        .I2(filtered_real_0_o_stream_TDATA_int_regslice[19]),
        .I3(Q[19]),
        .I4(mem_reg_i_341_n_0),
        .I5(\q_tmp_reg[63]_2 [19]),
        .O(mem_reg_i_124_n_0));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    mem_reg_i_126
       (.I0(mem_reg_i_345_n_0),
        .I1(\q_tmp_reg[19]_1 ),
        .I2(std_R_o_stream_TDATA_int_regslice[19]),
        .I3(mem_reg_i_348_n_0),
        .I4(raw_data_real_1_o_stream_TDATA_int_regslice[19]),
        .I5(mem_reg_i_350_n_0),
        .O(mem_reg_i_126_n_0));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    mem_reg_i_128
       (.I0(mem_reg_i_338_n_0),
        .I1(\q_tmp_reg[0]_2 ),
        .I2(filtered_real_0_o_stream_TDATA_int_regslice[18]),
        .I3(Q[18]),
        .I4(mem_reg_i_341_n_0),
        .I5(\q_tmp_reg[63]_2 [18]),
        .O(mem_reg_i_128_n_0));
  LUT5 #(
    .INIT(32'h8888888B)) 
    mem_reg_i_13
       (.I0(mem_reg_i_92_n_0),
        .I1(mem_reg_i_76_n_0),
        .I2(\q_tmp_reg[27] ),
        .I3(mem_reg_i_94_n_0),
        .I4(\q_tmp_reg[27]_0 ),
        .O(D[27]));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    mem_reg_i_130
       (.I0(mem_reg_i_345_n_0),
        .I1(\q_tmp_reg[18]_1 ),
        .I2(std_R_o_stream_TDATA_int_regslice[18]),
        .I3(mem_reg_i_348_n_0),
        .I4(raw_data_real_1_o_stream_TDATA_int_regslice[18]),
        .I5(mem_reg_i_350_n_0),
        .O(mem_reg_i_130_n_0));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    mem_reg_i_132
       (.I0(mem_reg_i_338_n_0),
        .I1(\q_tmp_reg[0]_2 ),
        .I2(filtered_real_0_o_stream_TDATA_int_regslice[17]),
        .I3(Q[17]),
        .I4(mem_reg_i_341_n_0),
        .I5(\q_tmp_reg[63]_2 [17]),
        .O(mem_reg_i_132_n_0));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    mem_reg_i_134
       (.I0(mem_reg_i_345_n_0),
        .I1(\q_tmp_reg[17]_1 ),
        .I2(std_R_o_stream_TDATA_int_regslice[17]),
        .I3(mem_reg_i_348_n_0),
        .I4(raw_data_real_1_o_stream_TDATA_int_regslice[17]),
        .I5(mem_reg_i_350_n_0),
        .O(mem_reg_i_134_n_0));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    mem_reg_i_136
       (.I0(mem_reg_i_338_n_0),
        .I1(\q_tmp_reg[0]_2 ),
        .I2(filtered_real_0_o_stream_TDATA_int_regslice[16]),
        .I3(Q[16]),
        .I4(mem_reg_i_341_n_0),
        .I5(\q_tmp_reg[63]_2 [16]),
        .O(mem_reg_i_136_n_0));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    mem_reg_i_138
       (.I0(mem_reg_i_345_n_0),
        .I1(\q_tmp_reg[16]_1 ),
        .I2(std_R_o_stream_TDATA_int_regslice[16]),
        .I3(mem_reg_i_348_n_0),
        .I4(raw_data_real_1_o_stream_TDATA_int_regslice[16]),
        .I5(mem_reg_i_350_n_0),
        .O(mem_reg_i_138_n_0));
  LUT5 #(
    .INIT(32'h8888888B)) 
    mem_reg_i_14
       (.I0(mem_reg_i_96_n_0),
        .I1(mem_reg_i_76_n_0),
        .I2(\q_tmp_reg[26] ),
        .I3(mem_reg_i_98_n_0),
        .I4(\q_tmp_reg[26]_0 ),
        .O(D[26]));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    mem_reg_i_140
       (.I0(mem_reg_i_338_n_0),
        .I1(\q_tmp_reg[0]_2 ),
        .I2(filtered_real_0_o_stream_TDATA_int_regslice[15]),
        .I3(Q[15]),
        .I4(mem_reg_i_341_n_0),
        .I5(\q_tmp_reg[63]_2 [15]),
        .O(mem_reg_i_140_n_0));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    mem_reg_i_142
       (.I0(mem_reg_i_345_n_0),
        .I1(\q_tmp_reg[15]_1 ),
        .I2(std_R_o_stream_TDATA_int_regslice[15]),
        .I3(mem_reg_i_348_n_0),
        .I4(raw_data_real_1_o_stream_TDATA_int_regslice[15]),
        .I5(mem_reg_i_350_n_0),
        .O(mem_reg_i_142_n_0));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    mem_reg_i_144
       (.I0(mem_reg_i_338_n_0),
        .I1(\q_tmp_reg[0]_2 ),
        .I2(filtered_real_0_o_stream_TDATA_int_regslice[14]),
        .I3(Q[14]),
        .I4(mem_reg_i_341_n_0),
        .I5(\q_tmp_reg[63]_2 [14]),
        .O(mem_reg_i_144_n_0));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    mem_reg_i_146
       (.I0(mem_reg_i_345_n_0),
        .I1(\q_tmp_reg[14]_1 ),
        .I2(std_R_o_stream_TDATA_int_regslice[14]),
        .I3(mem_reg_i_348_n_0),
        .I4(raw_data_real_1_o_stream_TDATA_int_regslice[14]),
        .I5(mem_reg_i_350_n_0),
        .O(mem_reg_i_146_n_0));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    mem_reg_i_148
       (.I0(mem_reg_i_338_n_0),
        .I1(\q_tmp_reg[0]_2 ),
        .I2(filtered_real_0_o_stream_TDATA_int_regslice[13]),
        .I3(Q[13]),
        .I4(mem_reg_i_341_n_0),
        .I5(\q_tmp_reg[63]_2 [13]),
        .O(mem_reg_i_148_n_0));
  LUT5 #(
    .INIT(32'h8888888B)) 
    mem_reg_i_15
       (.I0(mem_reg_i_100_n_0),
        .I1(mem_reg_i_76_n_0),
        .I2(\q_tmp_reg[25] ),
        .I3(mem_reg_i_102_n_0),
        .I4(\q_tmp_reg[25]_0 ),
        .O(D[25]));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    mem_reg_i_150
       (.I0(mem_reg_i_345_n_0),
        .I1(\q_tmp_reg[13]_1 ),
        .I2(std_R_o_stream_TDATA_int_regslice[13]),
        .I3(mem_reg_i_348_n_0),
        .I4(raw_data_real_1_o_stream_TDATA_int_regslice[13]),
        .I5(mem_reg_i_350_n_0),
        .O(mem_reg_i_150_n_0));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    mem_reg_i_152
       (.I0(mem_reg_i_338_n_0),
        .I1(\q_tmp_reg[0]_2 ),
        .I2(filtered_real_0_o_stream_TDATA_int_regslice[12]),
        .I3(Q[12]),
        .I4(mem_reg_i_341_n_0),
        .I5(\q_tmp_reg[63]_2 [12]),
        .O(mem_reg_i_152_n_0));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    mem_reg_i_154
       (.I0(mem_reg_i_345_n_0),
        .I1(\q_tmp_reg[12]_1 ),
        .I2(std_R_o_stream_TDATA_int_regslice[12]),
        .I3(mem_reg_i_348_n_0),
        .I4(raw_data_real_1_o_stream_TDATA_int_regslice[12]),
        .I5(mem_reg_i_350_n_0),
        .O(mem_reg_i_154_n_0));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    mem_reg_i_156
       (.I0(mem_reg_i_338_n_0),
        .I1(\q_tmp_reg[0]_2 ),
        .I2(filtered_real_0_o_stream_TDATA_int_regslice[11]),
        .I3(Q[11]),
        .I4(mem_reg_i_341_n_0),
        .I5(\q_tmp_reg[63]_2 [11]),
        .O(mem_reg_i_156_n_0));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    mem_reg_i_158
       (.I0(mem_reg_i_345_n_0),
        .I1(\q_tmp_reg[11]_1 ),
        .I2(std_R_o_stream_TDATA_int_regslice[11]),
        .I3(mem_reg_i_348_n_0),
        .I4(raw_data_real_1_o_stream_TDATA_int_regslice[11]),
        .I5(mem_reg_i_350_n_0),
        .O(mem_reg_i_158_n_0));
  LUT5 #(
    .INIT(32'h8888888B)) 
    mem_reg_i_16
       (.I0(mem_reg_i_104_n_0),
        .I1(mem_reg_i_76_n_0),
        .I2(\q_tmp_reg[24] ),
        .I3(mem_reg_i_106_n_0),
        .I4(\q_tmp_reg[24]_0 ),
        .O(D[24]));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    mem_reg_i_160
       (.I0(mem_reg_i_338_n_0),
        .I1(\q_tmp_reg[0]_2 ),
        .I2(filtered_real_0_o_stream_TDATA_int_regslice[10]),
        .I3(Q[10]),
        .I4(mem_reg_i_341_n_0),
        .I5(\q_tmp_reg[63]_2 [10]),
        .O(mem_reg_i_160_n_0));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    mem_reg_i_162
       (.I0(mem_reg_i_345_n_0),
        .I1(\q_tmp_reg[10]_1 ),
        .I2(std_R_o_stream_TDATA_int_regslice[10]),
        .I3(mem_reg_i_348_n_0),
        .I4(raw_data_real_1_o_stream_TDATA_int_regslice[10]),
        .I5(mem_reg_i_350_n_0),
        .O(mem_reg_i_162_n_0));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    mem_reg_i_164
       (.I0(mem_reg_i_338_n_0),
        .I1(\q_tmp_reg[0]_2 ),
        .I2(filtered_real_0_o_stream_TDATA_int_regslice[9]),
        .I3(Q[9]),
        .I4(mem_reg_i_341_n_0),
        .I5(\q_tmp_reg[63]_2 [9]),
        .O(mem_reg_i_164_n_0));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    mem_reg_i_166
       (.I0(mem_reg_i_345_n_0),
        .I1(\q_tmp_reg[9]_1 ),
        .I2(std_R_o_stream_TDATA_int_regslice[9]),
        .I3(mem_reg_i_348_n_0),
        .I4(raw_data_real_1_o_stream_TDATA_int_regslice[9]),
        .I5(mem_reg_i_350_n_0),
        .O(mem_reg_i_166_n_0));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    mem_reg_i_168
       (.I0(mem_reg_i_338_n_0),
        .I1(\q_tmp_reg[0]_2 ),
        .I2(filtered_real_0_o_stream_TDATA_int_regslice[8]),
        .I3(Q[8]),
        .I4(mem_reg_i_341_n_0),
        .I5(\q_tmp_reg[63]_2 [8]),
        .O(mem_reg_i_168_n_0));
  LUT5 #(
    .INIT(32'h8888888B)) 
    mem_reg_i_17
       (.I0(mem_reg_i_108_n_0),
        .I1(mem_reg_i_76_n_0),
        .I2(\q_tmp_reg[23] ),
        .I3(mem_reg_i_110_n_0),
        .I4(\q_tmp_reg[23]_0 ),
        .O(D[23]));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    mem_reg_i_170
       (.I0(mem_reg_i_345_n_0),
        .I1(\q_tmp_reg[8]_1 ),
        .I2(std_R_o_stream_TDATA_int_regslice[8]),
        .I3(mem_reg_i_348_n_0),
        .I4(raw_data_real_1_o_stream_TDATA_int_regslice[8]),
        .I5(mem_reg_i_350_n_0),
        .O(mem_reg_i_170_n_0));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    mem_reg_i_172
       (.I0(mem_reg_i_338_n_0),
        .I1(\q_tmp_reg[0]_2 ),
        .I2(filtered_real_0_o_stream_TDATA_int_regslice[7]),
        .I3(Q[7]),
        .I4(mem_reg_i_341_n_0),
        .I5(\q_tmp_reg[63]_2 [7]),
        .O(mem_reg_i_172_n_0));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    mem_reg_i_174
       (.I0(mem_reg_i_345_n_0),
        .I1(\q_tmp_reg[7]_1 ),
        .I2(std_R_o_stream_TDATA_int_regslice[7]),
        .I3(mem_reg_i_348_n_0),
        .I4(raw_data_real_1_o_stream_TDATA_int_regslice[7]),
        .I5(mem_reg_i_350_n_0),
        .O(mem_reg_i_174_n_0));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    mem_reg_i_176
       (.I0(mem_reg_i_338_n_0),
        .I1(\q_tmp_reg[0]_2 ),
        .I2(filtered_real_0_o_stream_TDATA_int_regslice[6]),
        .I3(Q[6]),
        .I4(mem_reg_i_341_n_0),
        .I5(\q_tmp_reg[63]_2 [6]),
        .O(mem_reg_i_176_n_0));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    mem_reg_i_178
       (.I0(mem_reg_i_345_n_0),
        .I1(\q_tmp_reg[6]_1 ),
        .I2(std_R_o_stream_TDATA_int_regslice[6]),
        .I3(mem_reg_i_348_n_0),
        .I4(raw_data_real_1_o_stream_TDATA_int_regslice[6]),
        .I5(mem_reg_i_350_n_0),
        .O(mem_reg_i_178_n_0));
  LUT5 #(
    .INIT(32'h8888888B)) 
    mem_reg_i_18
       (.I0(mem_reg_i_112_n_0),
        .I1(mem_reg_i_76_n_0),
        .I2(\q_tmp_reg[22] ),
        .I3(mem_reg_i_114_n_0),
        .I4(\q_tmp_reg[22]_0 ),
        .O(D[22]));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    mem_reg_i_180
       (.I0(mem_reg_i_338_n_0),
        .I1(\q_tmp_reg[0]_2 ),
        .I2(filtered_real_0_o_stream_TDATA_int_regslice[5]),
        .I3(Q[5]),
        .I4(mem_reg_i_341_n_0),
        .I5(\q_tmp_reg[63]_2 [5]),
        .O(mem_reg_i_180_n_0));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    mem_reg_i_182
       (.I0(mem_reg_i_345_n_0),
        .I1(\q_tmp_reg[5]_1 ),
        .I2(std_R_o_stream_TDATA_int_regslice[5]),
        .I3(mem_reg_i_348_n_0),
        .I4(raw_data_real_1_o_stream_TDATA_int_regslice[5]),
        .I5(mem_reg_i_350_n_0),
        .O(mem_reg_i_182_n_0));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    mem_reg_i_184
       (.I0(mem_reg_i_338_n_0),
        .I1(\q_tmp_reg[0]_2 ),
        .I2(filtered_real_0_o_stream_TDATA_int_regslice[4]),
        .I3(Q[4]),
        .I4(mem_reg_i_341_n_0),
        .I5(\q_tmp_reg[63]_2 [4]),
        .O(mem_reg_i_184_n_0));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    mem_reg_i_186
       (.I0(mem_reg_i_345_n_0),
        .I1(\q_tmp_reg[4]_1 ),
        .I2(std_R_o_stream_TDATA_int_regslice[4]),
        .I3(mem_reg_i_348_n_0),
        .I4(raw_data_real_1_o_stream_TDATA_int_regslice[4]),
        .I5(mem_reg_i_350_n_0),
        .O(mem_reg_i_186_n_0));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    mem_reg_i_188
       (.I0(mem_reg_i_338_n_0),
        .I1(\q_tmp_reg[0]_2 ),
        .I2(filtered_real_0_o_stream_TDATA_int_regslice[3]),
        .I3(Q[3]),
        .I4(mem_reg_i_341_n_0),
        .I5(\q_tmp_reg[63]_2 [3]),
        .O(mem_reg_i_188_n_0));
  LUT5 #(
    .INIT(32'h8888888B)) 
    mem_reg_i_19
       (.I0(mem_reg_i_116_n_0),
        .I1(mem_reg_i_76_n_0),
        .I2(\q_tmp_reg[21] ),
        .I3(mem_reg_i_118_n_0),
        .I4(\q_tmp_reg[21]_0 ),
        .O(D[21]));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    mem_reg_i_190
       (.I0(mem_reg_i_345_n_0),
        .I1(\q_tmp_reg[3]_1 ),
        .I2(std_R_o_stream_TDATA_int_regslice[3]),
        .I3(mem_reg_i_348_n_0),
        .I4(raw_data_real_1_o_stream_TDATA_int_regslice[3]),
        .I5(mem_reg_i_350_n_0),
        .O(mem_reg_i_190_n_0));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    mem_reg_i_192
       (.I0(mem_reg_i_338_n_0),
        .I1(\q_tmp_reg[0]_2 ),
        .I2(filtered_real_0_o_stream_TDATA_int_regslice[2]),
        .I3(Q[2]),
        .I4(mem_reg_i_341_n_0),
        .I5(\q_tmp_reg[63]_2 [2]),
        .O(mem_reg_i_192_n_0));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    mem_reg_i_194
       (.I0(mem_reg_i_345_n_0),
        .I1(\q_tmp_reg[2]_1 ),
        .I2(std_R_o_stream_TDATA_int_regslice[2]),
        .I3(mem_reg_i_348_n_0),
        .I4(raw_data_real_1_o_stream_TDATA_int_regslice[2]),
        .I5(mem_reg_i_350_n_0),
        .O(mem_reg_i_194_n_0));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    mem_reg_i_196
       (.I0(mem_reg_i_338_n_0),
        .I1(\q_tmp_reg[0]_2 ),
        .I2(filtered_real_0_o_stream_TDATA_int_regslice[1]),
        .I3(Q[1]),
        .I4(mem_reg_i_341_n_0),
        .I5(\q_tmp_reg[63]_2 [1]),
        .O(mem_reg_i_196_n_0));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    mem_reg_i_198
       (.I0(mem_reg_i_345_n_0),
        .I1(\q_tmp_reg[1]_1 ),
        .I2(std_R_o_stream_TDATA_int_regslice[1]),
        .I3(mem_reg_i_348_n_0),
        .I4(raw_data_real_1_o_stream_TDATA_int_regslice[1]),
        .I5(mem_reg_i_350_n_0),
        .O(mem_reg_i_198_n_0));
  LUT5 #(
    .INIT(32'h8888888B)) 
    mem_reg_i_20
       (.I0(mem_reg_i_120_n_0),
        .I1(mem_reg_i_76_n_0),
        .I2(\q_tmp_reg[20] ),
        .I3(mem_reg_i_122_n_0),
        .I4(\q_tmp_reg[20]_0 ),
        .O(D[20]));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    mem_reg_i_200
       (.I0(mem_reg_i_338_n_0),
        .I1(\q_tmp_reg[0]_2 ),
        .I2(filtered_real_0_o_stream_TDATA_int_regslice[0]),
        .I3(Q[0]),
        .I4(mem_reg_i_341_n_0),
        .I5(\q_tmp_reg[63]_2 [0]),
        .O(mem_reg_i_200_n_0));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    mem_reg_i_202
       (.I0(mem_reg_i_345_n_0),
        .I1(\q_tmp_reg[0]_1 ),
        .I2(std_R_o_stream_TDATA_int_regslice[0]),
        .I3(mem_reg_i_348_n_0),
        .I4(raw_data_real_1_o_stream_TDATA_int_regslice[0]),
        .I5(mem_reg_i_350_n_0),
        .O(mem_reg_i_202_n_0));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    mem_reg_i_204
       (.I0(mem_reg_i_338_n_0),
        .I1(\q_tmp_reg[0]_2 ),
        .I2(filtered_real_0_o_stream_TDATA_int_regslice[63]),
        .I3(Q[63]),
        .I4(mem_reg_i_341_n_0),
        .I5(\q_tmp_reg[63]_2 [63]),
        .O(mem_reg_i_204_n_0));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    mem_reg_i_206
       (.I0(mem_reg_i_345_n_0),
        .I1(\q_tmp_reg[63]_1 ),
        .I2(std_R_o_stream_TDATA_int_regslice[63]),
        .I3(mem_reg_i_348_n_0),
        .I4(raw_data_real_1_o_stream_TDATA_int_regslice[63]),
        .I5(mem_reg_i_350_n_0),
        .O(mem_reg_i_206_n_0));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    mem_reg_i_208
       (.I0(mem_reg_i_338_n_0),
        .I1(\q_tmp_reg[0]_2 ),
        .I2(filtered_real_0_o_stream_TDATA_int_regslice[62]),
        .I3(Q[62]),
        .I4(mem_reg_i_341_n_0),
        .I5(\q_tmp_reg[63]_2 [62]),
        .O(mem_reg_i_208_n_0));
  LUT5 #(
    .INIT(32'h8888888B)) 
    mem_reg_i_21
       (.I0(mem_reg_i_124_n_0),
        .I1(mem_reg_i_76_n_0),
        .I2(\q_tmp_reg[19] ),
        .I3(mem_reg_i_126_n_0),
        .I4(\q_tmp_reg[19]_0 ),
        .O(D[19]));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    mem_reg_i_210
       (.I0(mem_reg_i_345_n_0),
        .I1(\q_tmp_reg[62]_1 ),
        .I2(std_R_o_stream_TDATA_int_regslice[62]),
        .I3(mem_reg_i_348_n_0),
        .I4(raw_data_real_1_o_stream_TDATA_int_regslice[62]),
        .I5(mem_reg_i_350_n_0),
        .O(mem_reg_i_210_n_0));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    mem_reg_i_212
       (.I0(mem_reg_i_338_n_0),
        .I1(\q_tmp_reg[0]_2 ),
        .I2(filtered_real_0_o_stream_TDATA_int_regslice[61]),
        .I3(Q[61]),
        .I4(mem_reg_i_341_n_0),
        .I5(\q_tmp_reg[63]_2 [61]),
        .O(mem_reg_i_212_n_0));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    mem_reg_i_214
       (.I0(mem_reg_i_345_n_0),
        .I1(\q_tmp_reg[61]_1 ),
        .I2(std_R_o_stream_TDATA_int_regslice[61]),
        .I3(mem_reg_i_348_n_0),
        .I4(raw_data_real_1_o_stream_TDATA_int_regslice[61]),
        .I5(mem_reg_i_350_n_0),
        .O(mem_reg_i_214_n_0));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    mem_reg_i_216
       (.I0(mem_reg_i_338_n_0),
        .I1(\q_tmp_reg[0]_2 ),
        .I2(filtered_real_0_o_stream_TDATA_int_regslice[60]),
        .I3(Q[60]),
        .I4(mem_reg_i_341_n_0),
        .I5(\q_tmp_reg[63]_2 [60]),
        .O(mem_reg_i_216_n_0));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    mem_reg_i_218
       (.I0(mem_reg_i_345_n_0),
        .I1(\q_tmp_reg[60]_1 ),
        .I2(std_R_o_stream_TDATA_int_regslice[60]),
        .I3(mem_reg_i_348_n_0),
        .I4(raw_data_real_1_o_stream_TDATA_int_regslice[60]),
        .I5(mem_reg_i_350_n_0),
        .O(mem_reg_i_218_n_0));
  LUT5 #(
    .INIT(32'h8888888B)) 
    mem_reg_i_22
       (.I0(mem_reg_i_128_n_0),
        .I1(mem_reg_i_76_n_0),
        .I2(\q_tmp_reg[18] ),
        .I3(mem_reg_i_130_n_0),
        .I4(\q_tmp_reg[18]_0 ),
        .O(D[18]));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    mem_reg_i_220
       (.I0(mem_reg_i_338_n_0),
        .I1(\q_tmp_reg[0]_2 ),
        .I2(filtered_real_0_o_stream_TDATA_int_regslice[59]),
        .I3(Q[59]),
        .I4(mem_reg_i_341_n_0),
        .I5(\q_tmp_reg[63]_2 [59]),
        .O(mem_reg_i_220_n_0));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    mem_reg_i_222
       (.I0(mem_reg_i_345_n_0),
        .I1(\q_tmp_reg[59]_1 ),
        .I2(std_R_o_stream_TDATA_int_regslice[59]),
        .I3(mem_reg_i_348_n_0),
        .I4(raw_data_real_1_o_stream_TDATA_int_regslice[59]),
        .I5(mem_reg_i_350_n_0),
        .O(mem_reg_i_222_n_0));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    mem_reg_i_224
       (.I0(mem_reg_i_338_n_0),
        .I1(\q_tmp_reg[0]_2 ),
        .I2(filtered_real_0_o_stream_TDATA_int_regslice[58]),
        .I3(Q[58]),
        .I4(mem_reg_i_341_n_0),
        .I5(\q_tmp_reg[63]_2 [58]),
        .O(mem_reg_i_224_n_0));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    mem_reg_i_226
       (.I0(mem_reg_i_345_n_0),
        .I1(\q_tmp_reg[58]_1 ),
        .I2(std_R_o_stream_TDATA_int_regslice[58]),
        .I3(mem_reg_i_348_n_0),
        .I4(raw_data_real_1_o_stream_TDATA_int_regslice[58]),
        .I5(mem_reg_i_350_n_0),
        .O(mem_reg_i_226_n_0));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    mem_reg_i_228
       (.I0(mem_reg_i_338_n_0),
        .I1(\q_tmp_reg[0]_2 ),
        .I2(filtered_real_0_o_stream_TDATA_int_regslice[57]),
        .I3(Q[57]),
        .I4(mem_reg_i_341_n_0),
        .I5(\q_tmp_reg[63]_2 [57]),
        .O(mem_reg_i_228_n_0));
  LUT5 #(
    .INIT(32'h8888888B)) 
    mem_reg_i_23
       (.I0(mem_reg_i_132_n_0),
        .I1(mem_reg_i_76_n_0),
        .I2(\q_tmp_reg[17] ),
        .I3(mem_reg_i_134_n_0),
        .I4(\q_tmp_reg[17]_0 ),
        .O(D[17]));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    mem_reg_i_230
       (.I0(mem_reg_i_345_n_0),
        .I1(\q_tmp_reg[57]_1 ),
        .I2(std_R_o_stream_TDATA_int_regslice[57]),
        .I3(mem_reg_i_348_n_0),
        .I4(raw_data_real_1_o_stream_TDATA_int_regslice[57]),
        .I5(mem_reg_i_350_n_0),
        .O(mem_reg_i_230_n_0));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    mem_reg_i_232
       (.I0(mem_reg_i_338_n_0),
        .I1(\q_tmp_reg[0]_2 ),
        .I2(filtered_real_0_o_stream_TDATA_int_regslice[56]),
        .I3(Q[56]),
        .I4(mem_reg_i_341_n_0),
        .I5(\q_tmp_reg[63]_2 [56]),
        .O(mem_reg_i_232_n_0));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    mem_reg_i_234
       (.I0(mem_reg_i_345_n_0),
        .I1(\q_tmp_reg[56]_1 ),
        .I2(std_R_o_stream_TDATA_int_regslice[56]),
        .I3(mem_reg_i_348_n_0),
        .I4(raw_data_real_1_o_stream_TDATA_int_regslice[56]),
        .I5(mem_reg_i_350_n_0),
        .O(mem_reg_i_234_n_0));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    mem_reg_i_236
       (.I0(mem_reg_i_338_n_0),
        .I1(\q_tmp_reg[0]_2 ),
        .I2(filtered_real_0_o_stream_TDATA_int_regslice[55]),
        .I3(Q[55]),
        .I4(mem_reg_i_341_n_0),
        .I5(\q_tmp_reg[63]_2 [55]),
        .O(mem_reg_i_236_n_0));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    mem_reg_i_238
       (.I0(mem_reg_i_345_n_0),
        .I1(\q_tmp_reg[55]_1 ),
        .I2(std_R_o_stream_TDATA_int_regslice[55]),
        .I3(mem_reg_i_348_n_0),
        .I4(raw_data_real_1_o_stream_TDATA_int_regslice[55]),
        .I5(mem_reg_i_350_n_0),
        .O(mem_reg_i_238_n_0));
  LUT5 #(
    .INIT(32'h8888888B)) 
    mem_reg_i_24
       (.I0(mem_reg_i_136_n_0),
        .I1(mem_reg_i_76_n_0),
        .I2(\q_tmp_reg[16] ),
        .I3(mem_reg_i_138_n_0),
        .I4(\q_tmp_reg[16]_0 ),
        .O(D[16]));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    mem_reg_i_240
       (.I0(mem_reg_i_338_n_0),
        .I1(\q_tmp_reg[0]_2 ),
        .I2(filtered_real_0_o_stream_TDATA_int_regslice[54]),
        .I3(Q[54]),
        .I4(mem_reg_i_341_n_0),
        .I5(\q_tmp_reg[63]_2 [54]),
        .O(mem_reg_i_240_n_0));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    mem_reg_i_242
       (.I0(mem_reg_i_345_n_0),
        .I1(\q_tmp_reg[54]_1 ),
        .I2(std_R_o_stream_TDATA_int_regslice[54]),
        .I3(mem_reg_i_348_n_0),
        .I4(raw_data_real_1_o_stream_TDATA_int_regslice[54]),
        .I5(mem_reg_i_350_n_0),
        .O(mem_reg_i_242_n_0));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    mem_reg_i_244
       (.I0(mem_reg_i_338_n_0),
        .I1(\q_tmp_reg[0]_2 ),
        .I2(filtered_real_0_o_stream_TDATA_int_regslice[53]),
        .I3(Q[53]),
        .I4(mem_reg_i_341_n_0),
        .I5(\q_tmp_reg[63]_2 [53]),
        .O(mem_reg_i_244_n_0));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    mem_reg_i_246
       (.I0(mem_reg_i_345_n_0),
        .I1(\q_tmp_reg[53]_1 ),
        .I2(std_R_o_stream_TDATA_int_regslice[53]),
        .I3(mem_reg_i_348_n_0),
        .I4(raw_data_real_1_o_stream_TDATA_int_regslice[53]),
        .I5(mem_reg_i_350_n_0),
        .O(mem_reg_i_246_n_0));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    mem_reg_i_248
       (.I0(mem_reg_i_338_n_0),
        .I1(\q_tmp_reg[0]_2 ),
        .I2(filtered_real_0_o_stream_TDATA_int_regslice[52]),
        .I3(Q[52]),
        .I4(mem_reg_i_341_n_0),
        .I5(\q_tmp_reg[63]_2 [52]),
        .O(mem_reg_i_248_n_0));
  LUT5 #(
    .INIT(32'h8888888B)) 
    mem_reg_i_25
       (.I0(mem_reg_i_140_n_0),
        .I1(mem_reg_i_76_n_0),
        .I2(\q_tmp_reg[15] ),
        .I3(mem_reg_i_142_n_0),
        .I4(\q_tmp_reg[15]_0 ),
        .O(D[15]));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    mem_reg_i_250
       (.I0(mem_reg_i_345_n_0),
        .I1(\q_tmp_reg[52]_1 ),
        .I2(std_R_o_stream_TDATA_int_regslice[52]),
        .I3(mem_reg_i_348_n_0),
        .I4(raw_data_real_1_o_stream_TDATA_int_regslice[52]),
        .I5(mem_reg_i_350_n_0),
        .O(mem_reg_i_250_n_0));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    mem_reg_i_252
       (.I0(mem_reg_i_338_n_0),
        .I1(\q_tmp_reg[0]_2 ),
        .I2(filtered_real_0_o_stream_TDATA_int_regslice[51]),
        .I3(Q[51]),
        .I4(mem_reg_i_341_n_0),
        .I5(\q_tmp_reg[63]_2 [51]),
        .O(mem_reg_i_252_n_0));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    mem_reg_i_254
       (.I0(mem_reg_i_345_n_0),
        .I1(\q_tmp_reg[51]_1 ),
        .I2(std_R_o_stream_TDATA_int_regslice[51]),
        .I3(mem_reg_i_348_n_0),
        .I4(raw_data_real_1_o_stream_TDATA_int_regslice[51]),
        .I5(mem_reg_i_350_n_0),
        .O(mem_reg_i_254_n_0));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    mem_reg_i_256
       (.I0(mem_reg_i_338_n_0),
        .I1(\q_tmp_reg[0]_2 ),
        .I2(filtered_real_0_o_stream_TDATA_int_regslice[50]),
        .I3(Q[50]),
        .I4(mem_reg_i_341_n_0),
        .I5(\q_tmp_reg[63]_2 [50]),
        .O(mem_reg_i_256_n_0));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    mem_reg_i_258
       (.I0(mem_reg_i_345_n_0),
        .I1(\q_tmp_reg[50]_1 ),
        .I2(std_R_o_stream_TDATA_int_regslice[50]),
        .I3(mem_reg_i_348_n_0),
        .I4(raw_data_real_1_o_stream_TDATA_int_regslice[50]),
        .I5(mem_reg_i_350_n_0),
        .O(mem_reg_i_258_n_0));
  LUT5 #(
    .INIT(32'h8888888B)) 
    mem_reg_i_26
       (.I0(mem_reg_i_144_n_0),
        .I1(mem_reg_i_76_n_0),
        .I2(\q_tmp_reg[14] ),
        .I3(mem_reg_i_146_n_0),
        .I4(\q_tmp_reg[14]_0 ),
        .O(D[14]));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    mem_reg_i_260
       (.I0(mem_reg_i_338_n_0),
        .I1(\q_tmp_reg[0]_2 ),
        .I2(filtered_real_0_o_stream_TDATA_int_regslice[49]),
        .I3(Q[49]),
        .I4(mem_reg_i_341_n_0),
        .I5(\q_tmp_reg[63]_2 [49]),
        .O(mem_reg_i_260_n_0));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    mem_reg_i_262
       (.I0(mem_reg_i_345_n_0),
        .I1(\q_tmp_reg[49]_1 ),
        .I2(std_R_o_stream_TDATA_int_regslice[49]),
        .I3(mem_reg_i_348_n_0),
        .I4(raw_data_real_1_o_stream_TDATA_int_regslice[49]),
        .I5(mem_reg_i_350_n_0),
        .O(mem_reg_i_262_n_0));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    mem_reg_i_264
       (.I0(mem_reg_i_338_n_0),
        .I1(\q_tmp_reg[0]_2 ),
        .I2(filtered_real_0_o_stream_TDATA_int_regslice[48]),
        .I3(Q[48]),
        .I4(mem_reg_i_341_n_0),
        .I5(\q_tmp_reg[63]_2 [48]),
        .O(mem_reg_i_264_n_0));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    mem_reg_i_266
       (.I0(mem_reg_i_345_n_0),
        .I1(\q_tmp_reg[48]_1 ),
        .I2(std_R_o_stream_TDATA_int_regslice[48]),
        .I3(mem_reg_i_348_n_0),
        .I4(raw_data_real_1_o_stream_TDATA_int_regslice[48]),
        .I5(mem_reg_i_350_n_0),
        .O(mem_reg_i_266_n_0));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    mem_reg_i_268
       (.I0(mem_reg_i_338_n_0),
        .I1(\q_tmp_reg[0]_2 ),
        .I2(filtered_real_0_o_stream_TDATA_int_regslice[47]),
        .I3(Q[47]),
        .I4(mem_reg_i_341_n_0),
        .I5(\q_tmp_reg[63]_2 [47]),
        .O(mem_reg_i_268_n_0));
  LUT5 #(
    .INIT(32'h8888888B)) 
    mem_reg_i_27
       (.I0(mem_reg_i_148_n_0),
        .I1(mem_reg_i_76_n_0),
        .I2(\q_tmp_reg[13] ),
        .I3(mem_reg_i_150_n_0),
        .I4(\q_tmp_reg[13]_0 ),
        .O(D[13]));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    mem_reg_i_270
       (.I0(mem_reg_i_345_n_0),
        .I1(\q_tmp_reg[47]_1 ),
        .I2(std_R_o_stream_TDATA_int_regslice[47]),
        .I3(mem_reg_i_348_n_0),
        .I4(raw_data_real_1_o_stream_TDATA_int_regslice[47]),
        .I5(mem_reg_i_350_n_0),
        .O(mem_reg_i_270_n_0));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    mem_reg_i_272
       (.I0(mem_reg_i_338_n_0),
        .I1(\q_tmp_reg[0]_2 ),
        .I2(filtered_real_0_o_stream_TDATA_int_regslice[46]),
        .I3(Q[46]),
        .I4(mem_reg_i_341_n_0),
        .I5(\q_tmp_reg[63]_2 [46]),
        .O(mem_reg_i_272_n_0));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    mem_reg_i_274
       (.I0(mem_reg_i_345_n_0),
        .I1(\q_tmp_reg[46]_1 ),
        .I2(std_R_o_stream_TDATA_int_regslice[46]),
        .I3(mem_reg_i_348_n_0),
        .I4(raw_data_real_1_o_stream_TDATA_int_regslice[46]),
        .I5(mem_reg_i_350_n_0),
        .O(mem_reg_i_274_n_0));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    mem_reg_i_276
       (.I0(mem_reg_i_338_n_0),
        .I1(\q_tmp_reg[0]_2 ),
        .I2(filtered_real_0_o_stream_TDATA_int_regslice[45]),
        .I3(Q[45]),
        .I4(mem_reg_i_341_n_0),
        .I5(\q_tmp_reg[63]_2 [45]),
        .O(mem_reg_i_276_n_0));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    mem_reg_i_278
       (.I0(mem_reg_i_345_n_0),
        .I1(\q_tmp_reg[45]_1 ),
        .I2(std_R_o_stream_TDATA_int_regslice[45]),
        .I3(mem_reg_i_348_n_0),
        .I4(raw_data_real_1_o_stream_TDATA_int_regslice[45]),
        .I5(mem_reg_i_350_n_0),
        .O(mem_reg_i_278_n_0));
  LUT5 #(
    .INIT(32'h8888888B)) 
    mem_reg_i_28
       (.I0(mem_reg_i_152_n_0),
        .I1(mem_reg_i_76_n_0),
        .I2(\q_tmp_reg[12] ),
        .I3(mem_reg_i_154_n_0),
        .I4(\q_tmp_reg[12]_0 ),
        .O(D[12]));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    mem_reg_i_280
       (.I0(mem_reg_i_338_n_0),
        .I1(\q_tmp_reg[0]_2 ),
        .I2(filtered_real_0_o_stream_TDATA_int_regslice[44]),
        .I3(Q[44]),
        .I4(mem_reg_i_341_n_0),
        .I5(\q_tmp_reg[63]_2 [44]),
        .O(mem_reg_i_280_n_0));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    mem_reg_i_282
       (.I0(mem_reg_i_345_n_0),
        .I1(\q_tmp_reg[44]_1 ),
        .I2(std_R_o_stream_TDATA_int_regslice[44]),
        .I3(mem_reg_i_348_n_0),
        .I4(raw_data_real_1_o_stream_TDATA_int_regslice[44]),
        .I5(mem_reg_i_350_n_0),
        .O(mem_reg_i_282_n_0));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    mem_reg_i_284
       (.I0(mem_reg_i_338_n_0),
        .I1(\q_tmp_reg[0]_2 ),
        .I2(filtered_real_0_o_stream_TDATA_int_regslice[43]),
        .I3(Q[43]),
        .I4(mem_reg_i_341_n_0),
        .I5(\q_tmp_reg[63]_2 [43]),
        .O(mem_reg_i_284_n_0));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    mem_reg_i_286
       (.I0(mem_reg_i_345_n_0),
        .I1(\q_tmp_reg[43]_1 ),
        .I2(std_R_o_stream_TDATA_int_regslice[43]),
        .I3(mem_reg_i_348_n_0),
        .I4(raw_data_real_1_o_stream_TDATA_int_regslice[43]),
        .I5(mem_reg_i_350_n_0),
        .O(mem_reg_i_286_n_0));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    mem_reg_i_288
       (.I0(mem_reg_i_338_n_0),
        .I1(\q_tmp_reg[0]_2 ),
        .I2(filtered_real_0_o_stream_TDATA_int_regslice[42]),
        .I3(Q[42]),
        .I4(mem_reg_i_341_n_0),
        .I5(\q_tmp_reg[63]_2 [42]),
        .O(mem_reg_i_288_n_0));
  LUT5 #(
    .INIT(32'h8888888B)) 
    mem_reg_i_29
       (.I0(mem_reg_i_156_n_0),
        .I1(mem_reg_i_76_n_0),
        .I2(\q_tmp_reg[11] ),
        .I3(mem_reg_i_158_n_0),
        .I4(\q_tmp_reg[11]_0 ),
        .O(D[11]));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    mem_reg_i_290
       (.I0(mem_reg_i_345_n_0),
        .I1(\q_tmp_reg[42]_1 ),
        .I2(std_R_o_stream_TDATA_int_regslice[42]),
        .I3(mem_reg_i_348_n_0),
        .I4(raw_data_real_1_o_stream_TDATA_int_regslice[42]),
        .I5(mem_reg_i_350_n_0),
        .O(mem_reg_i_290_n_0));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    mem_reg_i_292
       (.I0(mem_reg_i_338_n_0),
        .I1(\q_tmp_reg[0]_2 ),
        .I2(filtered_real_0_o_stream_TDATA_int_regslice[41]),
        .I3(Q[41]),
        .I4(mem_reg_i_341_n_0),
        .I5(\q_tmp_reg[63]_2 [41]),
        .O(mem_reg_i_292_n_0));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    mem_reg_i_294
       (.I0(mem_reg_i_345_n_0),
        .I1(\q_tmp_reg[41]_1 ),
        .I2(std_R_o_stream_TDATA_int_regslice[41]),
        .I3(mem_reg_i_348_n_0),
        .I4(raw_data_real_1_o_stream_TDATA_int_regslice[41]),
        .I5(mem_reg_i_350_n_0),
        .O(mem_reg_i_294_n_0));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    mem_reg_i_296
       (.I0(mem_reg_i_338_n_0),
        .I1(\q_tmp_reg[0]_2 ),
        .I2(filtered_real_0_o_stream_TDATA_int_regslice[40]),
        .I3(Q[40]),
        .I4(mem_reg_i_341_n_0),
        .I5(\q_tmp_reg[63]_2 [40]),
        .O(mem_reg_i_296_n_0));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    mem_reg_i_298
       (.I0(mem_reg_i_345_n_0),
        .I1(\q_tmp_reg[40]_1 ),
        .I2(std_R_o_stream_TDATA_int_regslice[40]),
        .I3(mem_reg_i_348_n_0),
        .I4(raw_data_real_1_o_stream_TDATA_int_regslice[40]),
        .I5(mem_reg_i_350_n_0),
        .O(mem_reg_i_298_n_0));
  LUT5 #(
    .INIT(32'h8888888B)) 
    mem_reg_i_30
       (.I0(mem_reg_i_160_n_0),
        .I1(mem_reg_i_76_n_0),
        .I2(\q_tmp_reg[10] ),
        .I3(mem_reg_i_162_n_0),
        .I4(\q_tmp_reg[10]_0 ),
        .O(D[10]));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    mem_reg_i_300
       (.I0(mem_reg_i_338_n_0),
        .I1(\q_tmp_reg[0]_2 ),
        .I2(filtered_real_0_o_stream_TDATA_int_regslice[39]),
        .I3(Q[39]),
        .I4(mem_reg_i_341_n_0),
        .I5(\q_tmp_reg[63]_2 [39]),
        .O(mem_reg_i_300_n_0));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    mem_reg_i_302
       (.I0(mem_reg_i_345_n_0),
        .I1(\q_tmp_reg[39]_1 ),
        .I2(std_R_o_stream_TDATA_int_regslice[39]),
        .I3(mem_reg_i_348_n_0),
        .I4(raw_data_real_1_o_stream_TDATA_int_regslice[39]),
        .I5(mem_reg_i_350_n_0),
        .O(mem_reg_i_302_n_0));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    mem_reg_i_304
       (.I0(mem_reg_i_338_n_0),
        .I1(\q_tmp_reg[0]_2 ),
        .I2(filtered_real_0_o_stream_TDATA_int_regslice[38]),
        .I3(Q[38]),
        .I4(mem_reg_i_341_n_0),
        .I5(\q_tmp_reg[63]_2 [38]),
        .O(mem_reg_i_304_n_0));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    mem_reg_i_306
       (.I0(mem_reg_i_345_n_0),
        .I1(\q_tmp_reg[38]_1 ),
        .I2(std_R_o_stream_TDATA_int_regslice[38]),
        .I3(mem_reg_i_348_n_0),
        .I4(raw_data_real_1_o_stream_TDATA_int_regslice[38]),
        .I5(mem_reg_i_350_n_0),
        .O(mem_reg_i_306_n_0));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    mem_reg_i_308
       (.I0(mem_reg_i_338_n_0),
        .I1(\q_tmp_reg[0]_2 ),
        .I2(filtered_real_0_o_stream_TDATA_int_regslice[37]),
        .I3(Q[37]),
        .I4(mem_reg_i_341_n_0),
        .I5(\q_tmp_reg[63]_2 [37]),
        .O(mem_reg_i_308_n_0));
  LUT5 #(
    .INIT(32'h8888888B)) 
    mem_reg_i_31
       (.I0(mem_reg_i_164_n_0),
        .I1(mem_reg_i_76_n_0),
        .I2(\q_tmp_reg[9] ),
        .I3(mem_reg_i_166_n_0),
        .I4(\q_tmp_reg[9]_0 ),
        .O(D[9]));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    mem_reg_i_310
       (.I0(mem_reg_i_345_n_0),
        .I1(\q_tmp_reg[37]_1 ),
        .I2(std_R_o_stream_TDATA_int_regslice[37]),
        .I3(mem_reg_i_348_n_0),
        .I4(raw_data_real_1_o_stream_TDATA_int_regslice[37]),
        .I5(mem_reg_i_350_n_0),
        .O(mem_reg_i_310_n_0));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    mem_reg_i_312
       (.I0(mem_reg_i_338_n_0),
        .I1(\q_tmp_reg[0]_2 ),
        .I2(filtered_real_0_o_stream_TDATA_int_regslice[36]),
        .I3(Q[36]),
        .I4(mem_reg_i_341_n_0),
        .I5(\q_tmp_reg[63]_2 [36]),
        .O(mem_reg_i_312_n_0));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    mem_reg_i_314
       (.I0(mem_reg_i_345_n_0),
        .I1(\q_tmp_reg[36]_1 ),
        .I2(std_R_o_stream_TDATA_int_regslice[36]),
        .I3(mem_reg_i_348_n_0),
        .I4(raw_data_real_1_o_stream_TDATA_int_regslice[36]),
        .I5(mem_reg_i_350_n_0),
        .O(mem_reg_i_314_n_0));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    mem_reg_i_316
       (.I0(mem_reg_i_338_n_0),
        .I1(\q_tmp_reg[0]_2 ),
        .I2(filtered_real_0_o_stream_TDATA_int_regslice[35]),
        .I3(Q[35]),
        .I4(mem_reg_i_341_n_0),
        .I5(\q_tmp_reg[63]_2 [35]),
        .O(mem_reg_i_316_n_0));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    mem_reg_i_318
       (.I0(mem_reg_i_345_n_0),
        .I1(\q_tmp_reg[35]_1 ),
        .I2(std_R_o_stream_TDATA_int_regslice[35]),
        .I3(mem_reg_i_348_n_0),
        .I4(raw_data_real_1_o_stream_TDATA_int_regslice[35]),
        .I5(mem_reg_i_350_n_0),
        .O(mem_reg_i_318_n_0));
  LUT5 #(
    .INIT(32'h8888888B)) 
    mem_reg_i_32
       (.I0(mem_reg_i_168_n_0),
        .I1(mem_reg_i_76_n_0),
        .I2(\q_tmp_reg[8] ),
        .I3(mem_reg_i_170_n_0),
        .I4(\q_tmp_reg[8]_0 ),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    mem_reg_i_320
       (.I0(mem_reg_i_338_n_0),
        .I1(\q_tmp_reg[0]_2 ),
        .I2(filtered_real_0_o_stream_TDATA_int_regslice[34]),
        .I3(Q[34]),
        .I4(mem_reg_i_341_n_0),
        .I5(\q_tmp_reg[63]_2 [34]),
        .O(mem_reg_i_320_n_0));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    mem_reg_i_322
       (.I0(mem_reg_i_345_n_0),
        .I1(\q_tmp_reg[34]_1 ),
        .I2(std_R_o_stream_TDATA_int_regslice[34]),
        .I3(mem_reg_i_348_n_0),
        .I4(raw_data_real_1_o_stream_TDATA_int_regslice[34]),
        .I5(mem_reg_i_350_n_0),
        .O(mem_reg_i_322_n_0));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    mem_reg_i_324
       (.I0(mem_reg_i_338_n_0),
        .I1(\q_tmp_reg[0]_2 ),
        .I2(filtered_real_0_o_stream_TDATA_int_regslice[33]),
        .I3(Q[33]),
        .I4(mem_reg_i_341_n_0),
        .I5(\q_tmp_reg[63]_2 [33]),
        .O(mem_reg_i_324_n_0));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    mem_reg_i_326
       (.I0(mem_reg_i_345_n_0),
        .I1(\q_tmp_reg[33]_1 ),
        .I2(std_R_o_stream_TDATA_int_regslice[33]),
        .I3(mem_reg_i_348_n_0),
        .I4(raw_data_real_1_o_stream_TDATA_int_regslice[33]),
        .I5(mem_reg_i_350_n_0),
        .O(mem_reg_i_326_n_0));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    mem_reg_i_328
       (.I0(mem_reg_i_338_n_0),
        .I1(\q_tmp_reg[0]_2 ),
        .I2(filtered_real_0_o_stream_TDATA_int_regslice[32]),
        .I3(Q[32]),
        .I4(mem_reg_i_341_n_0),
        .I5(\q_tmp_reg[63]_2 [32]),
        .O(mem_reg_i_328_n_0));
  LUT5 #(
    .INIT(32'h8888888B)) 
    mem_reg_i_33
       (.I0(mem_reg_i_172_n_0),
        .I1(mem_reg_i_76_n_0),
        .I2(\q_tmp_reg[7] ),
        .I3(mem_reg_i_174_n_0),
        .I4(\q_tmp_reg[7]_0 ),
        .O(D[7]));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    mem_reg_i_330
       (.I0(mem_reg_i_345_n_0),
        .I1(\q_tmp_reg[32]_1 ),
        .I2(std_R_o_stream_TDATA_int_regslice[32]),
        .I3(mem_reg_i_348_n_0),
        .I4(raw_data_real_1_o_stream_TDATA_int_regslice[32]),
        .I5(mem_reg_i_350_n_0),
        .O(mem_reg_i_330_n_0));
  LUT6 #(
    .INIT(64'h8080000000800000)) 
    mem_reg_i_338
       (.I0(and_ln58_10_reg_2324),
        .I1(icmp_ln59_10_reg_2328),
        .I2(\current_rate_1_reg[0] [0]),
        .I3(p_206_in),
        .I4(\ap_CS_fsm_reg[2] ),
        .I5(empty_n_reg_0),
        .O(mem_reg_i_338_n_0));
  LUT5 #(
    .INIT(32'h8888888B)) 
    mem_reg_i_34
       (.I0(mem_reg_i_176_n_0),
        .I1(mem_reg_i_76_n_0),
        .I2(\q_tmp_reg[6] ),
        .I3(mem_reg_i_178_n_0),
        .I4(\q_tmp_reg[6]_0 ),
        .O(D[6]));
  LUT6 #(
    .INIT(64'h8080000000800000)) 
    mem_reg_i_341
       (.I0(and_ln58_11_reg_2340),
        .I1(icmp_ln59_11_reg_2344),
        .I2(\current_rate_1_reg[0] [1]),
        .I3(p_171_in),
        .I4(\ap_CS_fsm_reg[2] ),
        .I5(empty_n_reg_0),
        .O(mem_reg_i_341_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    mem_reg_i_342
       (.I0(\ap_CS_fsm_reg[10] ),
        .I1(mem_reg_i_202_0),
        .I2(mem_reg_i_745_n_0),
        .I3(mem_reg_i_746_n_0),
        .O(\icmp_ln59_5_reg_2218_reg[0] ));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    mem_reg_i_343
       (.I0(icmp_ln59_2_reg_2152),
        .I1(\current_rate_1_reg[0] [4]),
        .I2(ap_block_pp0_stage4_110011),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(and_ln58_2_reg_2148),
        .I5(mad_R_o_stream_TVALID_int_regslice),
        .O(\icmp_ln59_2_reg_2152_reg[0] ));
  LUT4 #(
    .INIT(16'h00FE)) 
    mem_reg_i_345
       (.I0(mem_reg_i_202_0),
        .I1(mem_reg_i_745_n_0),
        .I2(mem_reg_i_746_n_0),
        .I3(\ap_CS_fsm_reg[10] ),
        .O(mem_reg_i_345_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    mem_reg_i_348
       (.I0(mem_reg_i_746_n_0),
        .I1(mem_reg_i_202_0),
        .O(mem_reg_i_348_n_0));
  LUT5 #(
    .INIT(32'h8888888B)) 
    mem_reg_i_35
       (.I0(mem_reg_i_180_n_0),
        .I1(mem_reg_i_76_n_0),
        .I2(\q_tmp_reg[5] ),
        .I3(mem_reg_i_182_n_0),
        .I4(\q_tmp_reg[5]_0 ),
        .O(D[5]));
  LUT3 #(
    .INIT(8'h10)) 
    mem_reg_i_350
       (.I0(mem_reg_i_746_n_0),
        .I1(mem_reg_i_202_0),
        .I2(mem_reg_i_745_n_0),
        .O(mem_reg_i_350_n_0));
  LUT6 #(
    .INIT(64'h22F2FFFF22F222F2)) 
    mem_reg_i_351
       (.I0(mem_reg_i_207),
        .I1(ap_block_pp0_stage9_01001),
        .I2(mem_reg_i_207_1),
        .I3(ap_block_pp0_stage8_01001),
        .I4(ap_block_pp0_stage10_01001),
        .I5(mem_reg_i_207_0),
        .O(\ap_CS_fsm_reg[10] ));
  LUT5 #(
    .INIT(32'h8888888B)) 
    mem_reg_i_36
       (.I0(mem_reg_i_184_n_0),
        .I1(mem_reg_i_76_n_0),
        .I2(\q_tmp_reg[4] ),
        .I3(mem_reg_i_186_n_0),
        .I4(\q_tmp_reg[4]_0 ),
        .O(D[4]));
  LUT5 #(
    .INIT(32'h8888888B)) 
    mem_reg_i_37
       (.I0(mem_reg_i_188_n_0),
        .I1(mem_reg_i_76_n_0),
        .I2(\q_tmp_reg[3] ),
        .I3(mem_reg_i_190_n_0),
        .I4(\q_tmp_reg[3]_0 ),
        .O(D[3]));
  LUT5 #(
    .INIT(32'h8888888B)) 
    mem_reg_i_38
       (.I0(mem_reg_i_192_n_0),
        .I1(mem_reg_i_76_n_0),
        .I2(\q_tmp_reg[2] ),
        .I3(mem_reg_i_194_n_0),
        .I4(\q_tmp_reg[2]_0 ),
        .O(D[2]));
  LUT5 #(
    .INIT(32'h8888888B)) 
    mem_reg_i_39
       (.I0(mem_reg_i_196_n_0),
        .I1(mem_reg_i_76_n_0),
        .I2(\q_tmp_reg[1] ),
        .I3(mem_reg_i_198_n_0),
        .I4(\q_tmp_reg[1]_0 ),
        .O(D[1]));
  LUT5 #(
    .INIT(32'h8888888B)) 
    mem_reg_i_40
       (.I0(mem_reg_i_200_n_0),
        .I1(mem_reg_i_76_n_0),
        .I2(\q_tmp_reg[0] ),
        .I3(mem_reg_i_202_n_0),
        .I4(\q_tmp_reg[0]_0 ),
        .O(D[0]));
  LUT5 #(
    .INIT(32'h8888888B)) 
    mem_reg_i_41
       (.I0(mem_reg_i_204_n_0),
        .I1(mem_reg_i_76_n_0),
        .I2(\q_tmp_reg[63] ),
        .I3(mem_reg_i_206_n_0),
        .I4(\q_tmp_reg[63]_0 ),
        .O(D[63]));
  LUT5 #(
    .INIT(32'h8888888B)) 
    mem_reg_i_42
       (.I0(mem_reg_i_208_n_0),
        .I1(mem_reg_i_76_n_0),
        .I2(\q_tmp_reg[62] ),
        .I3(mem_reg_i_210_n_0),
        .I4(\q_tmp_reg[62]_0 ),
        .O(D[62]));
  LUT5 #(
    .INIT(32'h8888888B)) 
    mem_reg_i_43
       (.I0(mem_reg_i_212_n_0),
        .I1(mem_reg_i_76_n_0),
        .I2(\q_tmp_reg[61] ),
        .I3(mem_reg_i_214_n_0),
        .I4(\q_tmp_reg[61]_0 ),
        .O(D[61]));
  LUT5 #(
    .INIT(32'h8888888B)) 
    mem_reg_i_44
       (.I0(mem_reg_i_216_n_0),
        .I1(mem_reg_i_76_n_0),
        .I2(\q_tmp_reg[60] ),
        .I3(mem_reg_i_218_n_0),
        .I4(\q_tmp_reg[60]_0 ),
        .O(D[60]));
  LUT5 #(
    .INIT(32'h8888888B)) 
    mem_reg_i_45
       (.I0(mem_reg_i_220_n_0),
        .I1(mem_reg_i_76_n_0),
        .I2(\q_tmp_reg[59] ),
        .I3(mem_reg_i_222_n_0),
        .I4(\q_tmp_reg[59]_0 ),
        .O(D[59]));
  LUT5 #(
    .INIT(32'h8888888B)) 
    mem_reg_i_46
       (.I0(mem_reg_i_224_n_0),
        .I1(mem_reg_i_76_n_0),
        .I2(\q_tmp_reg[58] ),
        .I3(mem_reg_i_226_n_0),
        .I4(\q_tmp_reg[58]_0 ),
        .O(D[58]));
  LUT5 #(
    .INIT(32'h8888888B)) 
    mem_reg_i_47
       (.I0(mem_reg_i_228_n_0),
        .I1(mem_reg_i_76_n_0),
        .I2(\q_tmp_reg[57] ),
        .I3(mem_reg_i_230_n_0),
        .I4(\q_tmp_reg[57]_0 ),
        .O(D[57]));
  LUT5 #(
    .INIT(32'h8888888B)) 
    mem_reg_i_48
       (.I0(mem_reg_i_232_n_0),
        .I1(mem_reg_i_76_n_0),
        .I2(\q_tmp_reg[56] ),
        .I3(mem_reg_i_234_n_0),
        .I4(\q_tmp_reg[56]_0 ),
        .O(D[56]));
  LUT5 #(
    .INIT(32'h8888888B)) 
    mem_reg_i_49
       (.I0(mem_reg_i_236_n_0),
        .I1(mem_reg_i_76_n_0),
        .I2(\q_tmp_reg[55] ),
        .I3(mem_reg_i_238_n_0),
        .I4(\q_tmp_reg[55]_0 ),
        .O(D[55]));
  LUT5 #(
    .INIT(32'h8888888B)) 
    mem_reg_i_50
       (.I0(mem_reg_i_240_n_0),
        .I1(mem_reg_i_76_n_0),
        .I2(\q_tmp_reg[54] ),
        .I3(mem_reg_i_242_n_0),
        .I4(\q_tmp_reg[54]_0 ),
        .O(D[54]));
  LUT5 #(
    .INIT(32'h8888888B)) 
    mem_reg_i_51
       (.I0(mem_reg_i_244_n_0),
        .I1(mem_reg_i_76_n_0),
        .I2(\q_tmp_reg[53] ),
        .I3(mem_reg_i_246_n_0),
        .I4(\q_tmp_reg[53]_0 ),
        .O(D[53]));
  LUT5 #(
    .INIT(32'h8888888B)) 
    mem_reg_i_52
       (.I0(mem_reg_i_248_n_0),
        .I1(mem_reg_i_76_n_0),
        .I2(\q_tmp_reg[52] ),
        .I3(mem_reg_i_250_n_0),
        .I4(\q_tmp_reg[52]_0 ),
        .O(D[52]));
  LUT5 #(
    .INIT(32'h8888888B)) 
    mem_reg_i_53
       (.I0(mem_reg_i_252_n_0),
        .I1(mem_reg_i_76_n_0),
        .I2(\q_tmp_reg[51] ),
        .I3(mem_reg_i_254_n_0),
        .I4(\q_tmp_reg[51]_0 ),
        .O(D[51]));
  LUT5 #(
    .INIT(32'h8888888B)) 
    mem_reg_i_54
       (.I0(mem_reg_i_256_n_0),
        .I1(mem_reg_i_76_n_0),
        .I2(\q_tmp_reg[50] ),
        .I3(mem_reg_i_258_n_0),
        .I4(\q_tmp_reg[50]_0 ),
        .O(D[50]));
  LUT5 #(
    .INIT(32'h8888888B)) 
    mem_reg_i_55
       (.I0(mem_reg_i_260_n_0),
        .I1(mem_reg_i_76_n_0),
        .I2(\q_tmp_reg[49] ),
        .I3(mem_reg_i_262_n_0),
        .I4(\q_tmp_reg[49]_0 ),
        .O(D[49]));
  LUT5 #(
    .INIT(32'h8888888B)) 
    mem_reg_i_56
       (.I0(mem_reg_i_264_n_0),
        .I1(mem_reg_i_76_n_0),
        .I2(\q_tmp_reg[48] ),
        .I3(mem_reg_i_266_n_0),
        .I4(\q_tmp_reg[48]_0 ),
        .O(D[48]));
  LUT5 #(
    .INIT(32'h8888888B)) 
    mem_reg_i_57
       (.I0(mem_reg_i_268_n_0),
        .I1(mem_reg_i_76_n_0),
        .I2(\q_tmp_reg[47] ),
        .I3(mem_reg_i_270_n_0),
        .I4(\q_tmp_reg[47]_0 ),
        .O(D[47]));
  LUT5 #(
    .INIT(32'h8888888B)) 
    mem_reg_i_58
       (.I0(mem_reg_i_272_n_0),
        .I1(mem_reg_i_76_n_0),
        .I2(\q_tmp_reg[46] ),
        .I3(mem_reg_i_274_n_0),
        .I4(\q_tmp_reg[46]_0 ),
        .O(D[46]));
  LUT5 #(
    .INIT(32'h8888888B)) 
    mem_reg_i_59
       (.I0(mem_reg_i_276_n_0),
        .I1(mem_reg_i_76_n_0),
        .I2(\q_tmp_reg[45] ),
        .I3(mem_reg_i_278_n_0),
        .I4(\q_tmp_reg[45]_0 ),
        .O(D[45]));
  LUT5 #(
    .INIT(32'h8888888B)) 
    mem_reg_i_60
       (.I0(mem_reg_i_280_n_0),
        .I1(mem_reg_i_76_n_0),
        .I2(\q_tmp_reg[44] ),
        .I3(mem_reg_i_282_n_0),
        .I4(\q_tmp_reg[44]_0 ),
        .O(D[44]));
  LUT5 #(
    .INIT(32'h8888888B)) 
    mem_reg_i_61
       (.I0(mem_reg_i_284_n_0),
        .I1(mem_reg_i_76_n_0),
        .I2(\q_tmp_reg[43] ),
        .I3(mem_reg_i_286_n_0),
        .I4(\q_tmp_reg[43]_0 ),
        .O(D[43]));
  LUT5 #(
    .INIT(32'h8888888B)) 
    mem_reg_i_62
       (.I0(mem_reg_i_288_n_0),
        .I1(mem_reg_i_76_n_0),
        .I2(\q_tmp_reg[42] ),
        .I3(mem_reg_i_290_n_0),
        .I4(\q_tmp_reg[42]_0 ),
        .O(D[42]));
  LUT5 #(
    .INIT(32'h8888888B)) 
    mem_reg_i_63
       (.I0(mem_reg_i_292_n_0),
        .I1(mem_reg_i_76_n_0),
        .I2(\q_tmp_reg[41] ),
        .I3(mem_reg_i_294_n_0),
        .I4(\q_tmp_reg[41]_0 ),
        .O(D[41]));
  LUT5 #(
    .INIT(32'h8888888B)) 
    mem_reg_i_64
       (.I0(mem_reg_i_296_n_0),
        .I1(mem_reg_i_76_n_0),
        .I2(\q_tmp_reg[40] ),
        .I3(mem_reg_i_298_n_0),
        .I4(\q_tmp_reg[40]_0 ),
        .O(D[40]));
  LUT5 #(
    .INIT(32'h8888888B)) 
    mem_reg_i_65
       (.I0(mem_reg_i_300_n_0),
        .I1(mem_reg_i_76_n_0),
        .I2(\q_tmp_reg[39] ),
        .I3(mem_reg_i_302_n_0),
        .I4(\q_tmp_reg[39]_0 ),
        .O(D[39]));
  LUT5 #(
    .INIT(32'h8888888B)) 
    mem_reg_i_66
       (.I0(mem_reg_i_304_n_0),
        .I1(mem_reg_i_76_n_0),
        .I2(\q_tmp_reg[38] ),
        .I3(mem_reg_i_306_n_0),
        .I4(\q_tmp_reg[38]_0 ),
        .O(D[38]));
  LUT5 #(
    .INIT(32'h8888888B)) 
    mem_reg_i_67
       (.I0(mem_reg_i_308_n_0),
        .I1(mem_reg_i_76_n_0),
        .I2(\q_tmp_reg[37] ),
        .I3(mem_reg_i_310_n_0),
        .I4(\q_tmp_reg[37]_0 ),
        .O(D[37]));
  LUT5 #(
    .INIT(32'h8888888B)) 
    mem_reg_i_68
       (.I0(mem_reg_i_312_n_0),
        .I1(mem_reg_i_76_n_0),
        .I2(\q_tmp_reg[36] ),
        .I3(mem_reg_i_314_n_0),
        .I4(\q_tmp_reg[36]_0 ),
        .O(D[36]));
  LUT5 #(
    .INIT(32'h8888888B)) 
    mem_reg_i_69
       (.I0(mem_reg_i_316_n_0),
        .I1(mem_reg_i_76_n_0),
        .I2(\q_tmp_reg[35] ),
        .I3(mem_reg_i_318_n_0),
        .I4(\q_tmp_reg[35]_0 ),
        .O(D[35]));
  LUT5 #(
    .INIT(32'h8888888B)) 
    mem_reg_i_70
       (.I0(mem_reg_i_320_n_0),
        .I1(mem_reg_i_76_n_0),
        .I2(\q_tmp_reg[34] ),
        .I3(mem_reg_i_322_n_0),
        .I4(\q_tmp_reg[34]_0 ),
        .O(D[34]));
  LUT5 #(
    .INIT(32'h8888888B)) 
    mem_reg_i_71
       (.I0(mem_reg_i_324_n_0),
        .I1(mem_reg_i_76_n_0),
        .I2(\q_tmp_reg[33] ),
        .I3(mem_reg_i_326_n_0),
        .I4(\q_tmp_reg[33]_0 ),
        .O(D[33]));
  LUT5 #(
    .INIT(32'h8888888B)) 
    mem_reg_i_72
       (.I0(mem_reg_i_328_n_0),
        .I1(mem_reg_i_76_n_0),
        .I2(\q_tmp_reg[32] ),
        .I3(mem_reg_i_330_n_0),
        .I4(\q_tmp_reg[32]_0 ),
        .O(D[32]));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    mem_reg_i_745
       (.I0(icmp_ln59_3_reg_2174),
        .I1(\current_rate_1_reg[0] [5]),
        .I2(ap_block_pp0_stage5_110011),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(and_ln58_3_reg_2170),
        .I5(raw_data_real_1_o_stream_TVALID_int_regslice),
        .O(mem_reg_i_745_n_0));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    mem_reg_i_746
       (.I0(icmp_ln59_4_reg_2196),
        .I1(\current_rate_1_reg[0] [6]),
        .I2(ap_block_pp0_stage6_110011),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(and_ln58_4_reg_2192),
        .I5(std_R_o_stream_TVALID_int_regslice),
        .O(mem_reg_i_746_n_0));
  LUT6 #(
    .INIT(64'h1010100010101010)) 
    mem_reg_i_747
       (.I0(mem_reg_i_541),
        .I1(ap_block_pp0_stage3_110011),
        .I2(mem_reg_i_541_0),
        .I3(mem_reg_i_541_1),
        .I4(ap_block_pp0_stage4_110011),
        .I5(mem_reg_i_541_2),
        .O(ap_enable_reg_pp0_iter0_reg));
  LUT6 #(
    .INIT(64'hEFEFEF00EFEFEFEF)) 
    mem_reg_i_749
       (.I0(mem_reg_i_541_1),
        .I1(ap_block_pp0_stage4_110011),
        .I2(mem_reg_i_541_2),
        .I3(mem_reg_i_541),
        .I4(ap_block_pp0_stage3_110011),
        .I5(mem_reg_i_541_0),
        .O(ap_enable_reg_pp0_iter0_reg_0));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    mem_reg_i_75
       (.I0(mem_reg_i_338_n_0),
        .I1(\q_tmp_reg[0]_2 ),
        .I2(filtered_real_0_o_stream_TDATA_int_regslice[31]),
        .I3(Q[31]),
        .I4(mem_reg_i_341_n_0),
        .I5(\q_tmp_reg[63]_2 [31]),
        .O(mem_reg_i_75_n_0));
  LUT6 #(
    .INIT(64'h00800080AAAA0080)) 
    mem_reg_i_750
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(and_ln58_2_reg_2148),
        .I2(icmp_ln59_2_reg_2152),
        .I3(empty_n_reg_0),
        .I4(and_ln58_7_reg_2258),
        .I5(std_I_o_stream_TVALID_int_regslice),
        .O(ap_block_pp0_stage9_01001));
  LUT6 #(
    .INIT(64'h00800080AAAA0080)) 
    mem_reg_i_751
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(icmp_ln59_1_reg_2130),
        .I2(and_ln58_1_reg_2126),
        .I3(empty_n_reg_0),
        .I4(and_ln58_6_reg_2236),
        .I5(mad_I_o_stream_TVALID_int_regslice),
        .O(ap_block_pp0_stage8_01001));
  LUT6 #(
    .INIT(64'h00800080AAAA0080)) 
    mem_reg_i_752
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(and_ln58_3_reg_2170),
        .I2(icmp_ln59_3_reg_2174),
        .I3(empty_n_reg_0),
        .I4(and_ln58_8_reg_2280),
        .I5(filtered_im_0_o_stream_TVALID_int_regslice),
        .O(ap_block_pp0_stage10_01001));
  LUT6 #(
    .INIT(64'h0000DD0D00000000)) 
    mem_reg_i_755
       (.I0(mem_reg_i_207),
        .I1(ap_block_pp0_stage9_01001),
        .I2(mem_reg_i_207_0),
        .I3(ap_block_pp0_stage10_01001),
        .I4(ap_block_pp0_stage8_01001),
        .I5(mem_reg_i_207_1),
        .O(\ap_CS_fsm_reg[10]_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    mem_reg_i_76
       (.I0(mem_reg_i_338_n_0),
        .I1(mem_reg_i_341_n_0),
        .I2(\q_tmp_reg[0]_2 ),
        .O(mem_reg_i_76_n_0));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    mem_reg_i_78
       (.I0(mem_reg_i_345_n_0),
        .I1(\q_tmp_reg[31]_1 ),
        .I2(std_R_o_stream_TDATA_int_regslice[31]),
        .I3(mem_reg_i_348_n_0),
        .I4(raw_data_real_1_o_stream_TDATA_int_regslice[31]),
        .I5(mem_reg_i_350_n_0),
        .O(mem_reg_i_78_n_0));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    mem_reg_i_80
       (.I0(mem_reg_i_338_n_0),
        .I1(\q_tmp_reg[0]_2 ),
        .I2(filtered_real_0_o_stream_TDATA_int_regslice[30]),
        .I3(Q[30]),
        .I4(mem_reg_i_341_n_0),
        .I5(\q_tmp_reg[63]_2 [30]),
        .O(mem_reg_i_80_n_0));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    mem_reg_i_82
       (.I0(mem_reg_i_345_n_0),
        .I1(\q_tmp_reg[30]_1 ),
        .I2(std_R_o_stream_TDATA_int_regslice[30]),
        .I3(mem_reg_i_348_n_0),
        .I4(raw_data_real_1_o_stream_TDATA_int_regslice[30]),
        .I5(mem_reg_i_350_n_0),
        .O(mem_reg_i_82_n_0));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    mem_reg_i_84
       (.I0(mem_reg_i_338_n_0),
        .I1(\q_tmp_reg[0]_2 ),
        .I2(filtered_real_0_o_stream_TDATA_int_regslice[29]),
        .I3(Q[29]),
        .I4(mem_reg_i_341_n_0),
        .I5(\q_tmp_reg[63]_2 [29]),
        .O(mem_reg_i_84_n_0));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    mem_reg_i_86
       (.I0(mem_reg_i_345_n_0),
        .I1(\q_tmp_reg[29]_1 ),
        .I2(std_R_o_stream_TDATA_int_regslice[29]),
        .I3(mem_reg_i_348_n_0),
        .I4(raw_data_real_1_o_stream_TDATA_int_regslice[29]),
        .I5(mem_reg_i_350_n_0),
        .O(mem_reg_i_86_n_0));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    mem_reg_i_88
       (.I0(mem_reg_i_338_n_0),
        .I1(\q_tmp_reg[0]_2 ),
        .I2(filtered_real_0_o_stream_TDATA_int_regslice[28]),
        .I3(Q[28]),
        .I4(mem_reg_i_341_n_0),
        .I5(\q_tmp_reg[63]_2 [28]),
        .O(mem_reg_i_88_n_0));
  LUT5 #(
    .INIT(32'h8888888B)) 
    mem_reg_i_9
       (.I0(mem_reg_i_75_n_0),
        .I1(mem_reg_i_76_n_0),
        .I2(\q_tmp_reg[31] ),
        .I3(mem_reg_i_78_n_0),
        .I4(\q_tmp_reg[31]_0 ),
        .O(D[31]));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    mem_reg_i_90
       (.I0(mem_reg_i_345_n_0),
        .I1(\q_tmp_reg[28]_1 ),
        .I2(std_R_o_stream_TDATA_int_regslice[28]),
        .I3(mem_reg_i_348_n_0),
        .I4(raw_data_real_1_o_stream_TDATA_int_regslice[28]),
        .I5(mem_reg_i_350_n_0),
        .O(mem_reg_i_90_n_0));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    mem_reg_i_92
       (.I0(mem_reg_i_338_n_0),
        .I1(\q_tmp_reg[0]_2 ),
        .I2(filtered_real_0_o_stream_TDATA_int_regslice[27]),
        .I3(Q[27]),
        .I4(mem_reg_i_341_n_0),
        .I5(\q_tmp_reg[63]_2 [27]),
        .O(mem_reg_i_92_n_0));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    mem_reg_i_94
       (.I0(mem_reg_i_345_n_0),
        .I1(\q_tmp_reg[27]_1 ),
        .I2(std_R_o_stream_TDATA_int_regslice[27]),
        .I3(mem_reg_i_348_n_0),
        .I4(raw_data_real_1_o_stream_TDATA_int_regslice[27]),
        .I5(mem_reg_i_350_n_0),
        .O(mem_reg_i_94_n_0));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    mem_reg_i_96
       (.I0(mem_reg_i_338_n_0),
        .I1(\q_tmp_reg[0]_2 ),
        .I2(filtered_real_0_o_stream_TDATA_int_regslice[26]),
        .I3(Q[26]),
        .I4(mem_reg_i_341_n_0),
        .I5(\q_tmp_reg[63]_2 [26]),
        .O(mem_reg_i_96_n_0));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    mem_reg_i_98
       (.I0(mem_reg_i_345_n_0),
        .I1(\q_tmp_reg[26]_1 ),
        .I2(std_R_o_stream_TDATA_int_regslice[26]),
        .I3(mem_reg_i_348_n_0),
        .I4(raw_data_real_1_o_stream_TDATA_int_regslice[26]),
        .I5(mem_reg_i_350_n_0),
        .O(mem_reg_i_98_n_0));
  LUT6 #(
    .INIT(64'h0FFFFF0FF00000E0)) 
    \pout[0]_i_1 
       (.I0(\pout_reg_n_0_[2] ),
        .I1(\pout_reg_n_0_[1] ),
        .I2(data_vld_reg_n_0),
        .I3(full_n_i_3__1_n_0),
        .I4(push),
        .I5(\pout_reg_n_0_[0] ),
        .O(\pout[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7F80EF107F80EF00)) 
    \pout[1]_i_1 
       (.I0(push),
        .I1(full_n_i_3__1_n_0),
        .I2(data_vld_reg_n_0),
        .I3(\pout_reg_n_0_[1] ),
        .I4(\pout_reg_n_0_[0] ),
        .I5(\pout_reg_n_0_[2] ),
        .O(\pout[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFEF80000000)) 
    \pout[2]_i_1 
       (.I0(push),
        .I1(full_n_i_3__1_n_0),
        .I2(data_vld_reg_n_0),
        .I3(\pout_reg_n_0_[1] ),
        .I4(\pout_reg_n_0_[0] ),
        .I5(\pout_reg_n_0_[2] ),
        .O(\pout[2]_i_1_n_0 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[0] ),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[1] ),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[2] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair514" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \trunc_ln61_3_reg_2178[60]_i_1 
       (.I0(\and_ln58_3_reg_2170_reg[0]_0 ),
        .I1(\and_ln58_3_reg_2170_reg[0]_1 ),
        .I2(p_54_in),
        .I3(icmp_ln59_3_fu_1059_p2),
        .O(\current_rate_2_reg[31] ));
  (* SOFT_HLUTNM = "soft_lutpair515" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \trunc_ln61_4_reg_2200[60]_i_1 
       (.I0(CO),
        .I1(\and_ln58_4_reg_2192_reg[0]_2 ),
        .I2(p_53_in),
        .I3(icmp_ln59_4_fu_1164_p2),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair516" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \trunc_ln61_5_reg_2222[60]_i_1 
       (.I0(\and_ln58_5_reg_2214_reg[0]_0 ),
        .I1(\and_ln58_5_reg_2214_reg[0]_1 ),
        .I2(p_52_in),
        .I3(icmp_ln59_5_fu_1269_p2),
        .O(\current_rate_3_reg[31] ));
  (* SOFT_HLUTNM = "soft_lutpair517" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \trunc_ln61_6_reg_2244[60]_i_1 
       (.I0(\icmp_ln59_6_reg_2240_reg[0]_0 ),
        .I1(\icmp_ln59_6_reg_2240_reg[0]_1 ),
        .I2(p_61_in),
        .I3(icmp_ln59_6_fu_1374_p2),
        .O(\current_rate_1_reg[31] ));
  LUT6 #(
    .INIT(64'h0000220222222222)) 
    \trunc_ln61_6_reg_2244[60]_i_5 
       (.I0(\current_rate_1_reg[0] [6]),
        .I1(ap_block_pp0_stage6_110011),
        .I2(p_198_in),
        .I3(\and_ln58_4_reg_2192_reg[0]_3 ),
        .I4(\current_rate_1_reg[0]_0 ),
        .I5(ap_enable_reg_pp0_iter0),
        .O(p_61_in));
endmodule

(* ORIG_REF_NAME = "mem_write_top_rfi_C_gmem_m_axi_read" *) 
module design_1_mem_write_top_rfi_C_0_0_mem_write_top_rfi_C_gmem_m_axi_read
   (full_n_reg,
    SR,
    ap_clk,
    ap_rst_n,
    m_axi_gmem_RVALID);
  output full_n_reg;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input m_axi_gmem_RVALID;

  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire beat_valid;
  wire \bus_equal_gen.rdata_valid_t_reg_n_0 ;
  wire full_n_reg;
  wire m_axi_gmem_RVALID;
  wire rdata_ack_t;
  wire rs_rdata_n_1;

  design_1_mem_write_top_rfi_C_0_0_mem_write_top_rfi_C_gmem_m_axi_buffer__parameterized0 buff_rdata
       (.SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .beat_valid(beat_valid),
        .dout_valid_reg_0(\bus_equal_gen.rdata_valid_t_reg_n_0 ),
        .full_n_reg_0(full_n_reg),
        .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
        .rdata_ack_t(rdata_ack_t));
  FDRE \bus_equal_gen.rdata_valid_t_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rs_rdata_n_1),
        .Q(\bus_equal_gen.rdata_valid_t_reg_n_0 ),
        .R(SR));
  design_1_mem_write_top_rfi_C_0_0_mem_write_top_rfi_C_gmem_m_axi_reg_slice__parameterized0 rs_rdata
       (.SR(SR),
        .ap_clk(ap_clk),
        .beat_valid(beat_valid),
        .\bus_equal_gen.rdata_valid_t_reg (rs_rdata_n_1),
        .rdata_ack_t(rdata_ack_t),
        .s_ready_t_reg_0(\bus_equal_gen.rdata_valid_t_reg_n_0 ));
endmodule

(* ORIG_REF_NAME = "mem_write_top_rfi_C_gmem_m_axi_reg_slice" *) 
module design_1_mem_write_top_rfi_C_0_0_mem_write_top_rfi_C_gmem_m_axi_reg_slice
   (s_ready_t_reg_0,
    WEBWE,
    D,
    p_185_in,
    gmem_AWADDR1160_out,
    gmem_AWADDR1184_out,
    gmem_AWADDR1136_out,
    p_56_in,
    s_ready_t_reg_1,
    ap_block_pp0_stage10_11001,
    ap_block_pp0_stage8_11001,
    \ap_CS_fsm_reg[11] ,
    \and_ln58_9_reg_2302_reg[0] ,
    p_198_in,
    s_ready_t_reg_2,
    p_177_in,
    s_ready_t_reg_3,
    ap_block_pp0_stage7_11001,
    ap_block_pp0_stage9_11001,
    \and_ln58_8_reg_2280_reg[0] ,
    s_ready_t_reg_4,
    s_ready_t_reg_5,
    \current_factor_10_reg[31] ,
    ap_condition_1085,
    s_ready_t_reg_6,
    ap_condition_1092,
    \current_rate_9_reg[31] ,
    \and_ln58_7_reg_2258_reg[0] ,
    \icmp_ln59_10_reg_2328_reg[0] ,
    p_207_in,
    p_161_in,
    \icmp_ln59_6_reg_2240_reg[0] ,
    s_ready_t_reg_7,
    \icmp_ln59_1_reg_2130_reg[0] ,
    \and_ln58_reg_2104_reg[0] ,
    \icmp_ln59_reg_2108_reg[0] ,
    \icmp_ln59_1_reg_2130_reg[0]_0 ,
    \and_ln58_1_reg_2126_reg[0] ,
    ap_enable_reg_pp0_iter0_reg,
    ap_enable_reg_pp0_iter0_reg_0,
    current_factor_100,
    current_rate_10,
    current_factor_90,
    current_rate_9,
    push,
    push_0,
    Q,
    SR,
    ap_clk,
    \data_p1_reg[0]_0 ,
    \data_p1_reg[0]_1 ,
    \data_p1_reg[1]_0 ,
    \data_p1_reg[2]_0 ,
    \data_p1_reg[3]_0 ,
    \data_p1_reg[4]_0 ,
    \data_p1_reg[5]_0 ,
    \data_p1_reg[6]_0 ,
    \data_p1_reg[7]_0 ,
    \data_p1_reg[8]_0 ,
    \data_p1_reg[9]_0 ,
    \data_p1_reg[10]_0 ,
    \data_p1_reg[11]_0 ,
    \data_p1_reg[12]_0 ,
    \data_p1_reg[13]_0 ,
    \data_p1_reg[14]_0 ,
    \data_p1_reg[15]_0 ,
    \data_p1_reg[16]_0 ,
    \data_p1_reg[17]_0 ,
    \data_p1_reg[18]_0 ,
    \data_p1_reg[19]_0 ,
    \data_p1_reg[20]_0 ,
    \data_p1_reg[21]_0 ,
    \data_p1_reg[22]_0 ,
    \data_p1_reg[23]_0 ,
    \data_p1_reg[24]_0 ,
    \data_p1_reg[25]_0 ,
    \data_p1_reg[26]_0 ,
    \data_p1_reg[27]_0 ,
    \data_p1_reg[28]_0 ,
    \data_p1_reg[29]_0 ,
    \data_p1_reg[30]_0 ,
    \data_p1_reg[31]_0 ,
    \data_p1_reg[32]_0 ,
    \data_p1_reg[33]_0 ,
    \data_p1_reg[34]_0 ,
    \data_p1_reg[35]_0 ,
    \data_p1_reg[36]_0 ,
    \data_p1_reg[37]_0 ,
    \data_p1_reg[38]_0 ,
    \data_p1_reg[39]_0 ,
    \data_p1_reg[40]_0 ,
    \data_p1_reg[41]_0 ,
    \data_p1_reg[42]_0 ,
    \data_p1_reg[43]_0 ,
    \data_p1_reg[44]_0 ,
    \data_p1_reg[45]_0 ,
    \data_p1_reg[46]_0 ,
    \data_p1_reg[47]_0 ,
    \data_p1_reg[48]_0 ,
    \data_p1_reg[49]_0 ,
    \data_p1_reg[50]_0 ,
    \data_p1_reg[51]_0 ,
    \data_p1_reg[52]_0 ,
    \data_p1_reg[53]_0 ,
    \data_p1_reg[54]_0 ,
    \data_p1_reg[55]_0 ,
    \data_p1_reg[56]_0 ,
    \data_p1_reg[57]_0 ,
    \data_p1_reg[58]_0 ,
    \data_p1_reg[59]_0 ,
    \data_p1_reg[60]_0 ,
    \data_p2_reg[0]_0 ,
    \data_p2_reg[0]_1 ,
    mem_reg,
    \q_tmp_reg[0] ,
    full_n_i_7,
    p_54_in,
    ap_enable_reg_pp0_iter0,
    mem_reg_0,
    \data_p1_reg[60]_1 ,
    \data_p1_reg[0]_2 ,
    \data_p2_reg[60]_0 ,
    \data_p2_reg[0]_2 ,
    \data_p2_reg[60]_1 ,
    \data_p2_reg[0]_3 ,
    p_53_in,
    \data_p1_reg[1]_1 ,
    \data_p1_reg[2]_1 ,
    \data_p1_reg[3]_1 ,
    \data_p1_reg[4]_1 ,
    \data_p1_reg[5]_1 ,
    \data_p1_reg[6]_1 ,
    \data_p1_reg[7]_1 ,
    \data_p1_reg[8]_1 ,
    \data_p1_reg[9]_1 ,
    \data_p1_reg[10]_1 ,
    \data_p1_reg[11]_1 ,
    \data_p1_reg[12]_1 ,
    \data_p1_reg[13]_1 ,
    \data_p1_reg[14]_1 ,
    \data_p1_reg[15]_1 ,
    \data_p1_reg[16]_1 ,
    \data_p1_reg[17]_1 ,
    \data_p1_reg[18]_1 ,
    \data_p1_reg[19]_1 ,
    \data_p1_reg[20]_1 ,
    \data_p1_reg[21]_1 ,
    \data_p1_reg[22]_1 ,
    \data_p1_reg[23]_1 ,
    \data_p1_reg[24]_1 ,
    \data_p1_reg[25]_1 ,
    \data_p1_reg[26]_1 ,
    \data_p1_reg[27]_1 ,
    \data_p1_reg[28]_1 ,
    \data_p1_reg[29]_1 ,
    \data_p1_reg[30]_1 ,
    \data_p1_reg[31]_1 ,
    \data_p1_reg[32]_1 ,
    \data_p1_reg[33]_1 ,
    \data_p1_reg[34]_1 ,
    \data_p1_reg[35]_1 ,
    \data_p1_reg[36]_1 ,
    \data_p1_reg[37]_1 ,
    \data_p1_reg[38]_1 ,
    \data_p1_reg[39]_1 ,
    \data_p1_reg[40]_1 ,
    \data_p1_reg[41]_1 ,
    \data_p1_reg[42]_1 ,
    \data_p1_reg[43]_1 ,
    \data_p1_reg[44]_1 ,
    \data_p1_reg[45]_1 ,
    \data_p1_reg[46]_1 ,
    \data_p1_reg[47]_1 ,
    \data_p1_reg[48]_1 ,
    \data_p1_reg[49]_1 ,
    \data_p1_reg[50]_1 ,
    \data_p1_reg[51]_1 ,
    \data_p1_reg[52]_1 ,
    \data_p1_reg[53]_1 ,
    \data_p1_reg[54]_1 ,
    \data_p1_reg[55]_1 ,
    \data_p1_reg[56]_1 ,
    \data_p1_reg[57]_1 ,
    \data_p1_reg[58]_1 ,
    \data_p1_reg[59]_1 ,
    \data_p1_reg[60]_2 ,
    \data_p2_reg[60]_2 ,
    \data_p2_reg[60]_3 ,
    \data_p2_reg[60]_4 ,
    gmem_AWADDR1,
    and_ln58_reg_2104,
    icmp_ln59_reg_2108,
    \data_p2[60]_i_23_0 ,
    ap_block_pp0_stage4_110011,
    \q_tmp_reg[0]_0 ,
    icmp_ln59_2_reg_2152,
    and_ln58_2_reg_2148,
    \q_tmp_reg[0]_1 ,
    \q_tmp_reg[0]_2 ,
    p_171_in,
    full_n_i_7_0,
    gmem_WDATA50_out,
    p_200_in,
    p_187_in,
    and_ln58_9_reg_2302,
    icmp_ln59_9_reg_2306,
    and_ln58_3_reg_2170,
    icmp_ln59_3_reg_2174,
    \data_p1[0]_i_3_0 ,
    ap_block_pp0_stage5_110011,
    mad_R_o_stream_TVALID_int_regslice,
    \data_p2_reg[60]_5 ,
    \data_p2_reg[60]_6 ,
    \data_p2_reg[60]_7 ,
    p_59_in,
    and_ln58_7_reg_2258,
    icmp_ln59_7_reg_2262,
    \data_p2[60]_i_6 ,
    gmem_WDATA51_out,
    p_55_in,
    mem_reg_1,
    icmp_ln59_1_reg_2130,
    and_ln58_1_reg_2126,
    \data_p1[60]_i_6 ,
    ap_block_pp0_stage3_110011,
    p_206_in,
    mem_reg_2,
    \ap_CS_fsm_reg[11]_0 ,
    and_ln58_8_reg_2280,
    icmp_ln59_8_reg_2284,
    icmp_ln59_4_reg_2196,
    and_ln58_4_reg_2192,
    raw_data_real_1_o_stream_TVALID_int_regslice,
    \ap_CS_fsm_reg[13] ,
    \data_p2[60]_i_7 ,
    ap_block_pp0_stage6_110011,
    icmp_ln59_5_reg_2218,
    and_ln58_5_reg_2214,
    std_R_o_stream_TVALID_int_regslice,
    \FSM_sequential_state[1]_i_2_0 ,
    gmem_WDATA53_out,
    and_ln58_10_reg_2324,
    icmp_ln59_10_reg_2328,
    \and_ln58_reg_2104_reg[0]_0 ,
    \and_ln58_reg_2104_reg[0]_1 ,
    icmp_ln59_fu_744_p2,
    and_ln58_11_reg_2340,
    icmp_ln59_11_reg_2344,
    \ap_CS_fsm[2]_i_3 ,
    p_212_in,
    \icmp_ln59_1_reg_2130_reg[0]_1 ,
    \icmp_ln59_1_reg_2130_reg[0]_2 ,
    \icmp_ln59_1_reg_2130_reg[0]_3 ,
    icmp_ln59_1_fu_849_p2,
    raw_data_real_o_stream_TVALID_int_regslice,
    \data_p2[60]_i_23_1 ,
    gmem_WDATA52_out,
    icmp_ln59_6_reg_2240,
    and_ln58_6_reg_2236,
    raw_data_im_o_stream_TVALID_int_regslice,
    p_52_in,
    ap_phi_reg_pp0_iter0_retval_0_i25_reg_575,
    ap_phi_reg_pp0_iter0_shouldContinue_1_reg_562,
    ap_block_pp0_stage7_110011,
    \current_factor_10_reg[0] ,
    \current_factor_9_reg[0] ,
    rs2f_wreq_ack,
    \data_p2_reg[0]_4 );
  output s_ready_t_reg_0;
  output [0:0]WEBWE;
  output [5:0]D;
  output p_185_in;
  output gmem_AWADDR1160_out;
  output gmem_AWADDR1184_out;
  output gmem_AWADDR1136_out;
  output p_56_in;
  output s_ready_t_reg_1;
  output ap_block_pp0_stage10_11001;
  output ap_block_pp0_stage8_11001;
  output \ap_CS_fsm_reg[11] ;
  output \and_ln58_9_reg_2302_reg[0] ;
  output p_198_in;
  output s_ready_t_reg_2;
  output p_177_in;
  output s_ready_t_reg_3;
  output ap_block_pp0_stage7_11001;
  output ap_block_pp0_stage9_11001;
  output \and_ln58_8_reg_2280_reg[0] ;
  output s_ready_t_reg_4;
  output s_ready_t_reg_5;
  output [0:0]\current_factor_10_reg[31] ;
  output ap_condition_1085;
  output s_ready_t_reg_6;
  output ap_condition_1092;
  output [0:0]\current_rate_9_reg[31] ;
  output \and_ln58_7_reg_2258_reg[0] ;
  output \icmp_ln59_10_reg_2328_reg[0] ;
  output p_207_in;
  output p_161_in;
  output \icmp_ln59_6_reg_2240_reg[0] ;
  output s_ready_t_reg_7;
  output \icmp_ln59_1_reg_2130_reg[0] ;
  output \and_ln58_reg_2104_reg[0] ;
  output \icmp_ln59_reg_2108_reg[0] ;
  output \icmp_ln59_1_reg_2130_reg[0]_0 ;
  output \and_ln58_1_reg_2126_reg[0] ;
  output ap_enable_reg_pp0_iter0_reg;
  output ap_enable_reg_pp0_iter0_reg_0;
  output current_factor_100;
  output current_rate_10;
  output current_factor_90;
  output current_rate_9;
  output push;
  output push_0;
  output [60:0]Q;
  input [0:0]SR;
  input ap_clk;
  input \data_p1_reg[0]_0 ;
  input \data_p1_reg[0]_1 ;
  input \data_p1_reg[1]_0 ;
  input \data_p1_reg[2]_0 ;
  input \data_p1_reg[3]_0 ;
  input \data_p1_reg[4]_0 ;
  input \data_p1_reg[5]_0 ;
  input \data_p1_reg[6]_0 ;
  input \data_p1_reg[7]_0 ;
  input \data_p1_reg[8]_0 ;
  input \data_p1_reg[9]_0 ;
  input \data_p1_reg[10]_0 ;
  input \data_p1_reg[11]_0 ;
  input \data_p1_reg[12]_0 ;
  input \data_p1_reg[13]_0 ;
  input \data_p1_reg[14]_0 ;
  input \data_p1_reg[15]_0 ;
  input \data_p1_reg[16]_0 ;
  input \data_p1_reg[17]_0 ;
  input \data_p1_reg[18]_0 ;
  input \data_p1_reg[19]_0 ;
  input \data_p1_reg[20]_0 ;
  input \data_p1_reg[21]_0 ;
  input \data_p1_reg[22]_0 ;
  input \data_p1_reg[23]_0 ;
  input \data_p1_reg[24]_0 ;
  input \data_p1_reg[25]_0 ;
  input \data_p1_reg[26]_0 ;
  input \data_p1_reg[27]_0 ;
  input \data_p1_reg[28]_0 ;
  input \data_p1_reg[29]_0 ;
  input \data_p1_reg[30]_0 ;
  input \data_p1_reg[31]_0 ;
  input \data_p1_reg[32]_0 ;
  input \data_p1_reg[33]_0 ;
  input \data_p1_reg[34]_0 ;
  input \data_p1_reg[35]_0 ;
  input \data_p1_reg[36]_0 ;
  input \data_p1_reg[37]_0 ;
  input \data_p1_reg[38]_0 ;
  input \data_p1_reg[39]_0 ;
  input \data_p1_reg[40]_0 ;
  input \data_p1_reg[41]_0 ;
  input \data_p1_reg[42]_0 ;
  input \data_p1_reg[43]_0 ;
  input \data_p1_reg[44]_0 ;
  input \data_p1_reg[45]_0 ;
  input \data_p1_reg[46]_0 ;
  input \data_p1_reg[47]_0 ;
  input \data_p1_reg[48]_0 ;
  input \data_p1_reg[49]_0 ;
  input \data_p1_reg[50]_0 ;
  input \data_p1_reg[51]_0 ;
  input \data_p1_reg[52]_0 ;
  input \data_p1_reg[53]_0 ;
  input \data_p1_reg[54]_0 ;
  input \data_p1_reg[55]_0 ;
  input \data_p1_reg[56]_0 ;
  input \data_p1_reg[57]_0 ;
  input \data_p1_reg[58]_0 ;
  input \data_p1_reg[59]_0 ;
  input \data_p1_reg[60]_0 ;
  input \data_p2_reg[0]_0 ;
  input \data_p2_reg[0]_1 ;
  input mem_reg;
  input \q_tmp_reg[0] ;
  input [9:0]full_n_i_7;
  input p_54_in;
  input ap_enable_reg_pp0_iter0;
  input mem_reg_0;
  input [60:0]\data_p1_reg[60]_1 ;
  input \data_p1_reg[0]_2 ;
  input [60:0]\data_p2_reg[60]_0 ;
  input \data_p2_reg[0]_2 ;
  input [60:0]\data_p2_reg[60]_1 ;
  input \data_p2_reg[0]_3 ;
  input p_53_in;
  input \data_p1_reg[1]_1 ;
  input \data_p1_reg[2]_1 ;
  input \data_p1_reg[3]_1 ;
  input \data_p1_reg[4]_1 ;
  input \data_p1_reg[5]_1 ;
  input \data_p1_reg[6]_1 ;
  input \data_p1_reg[7]_1 ;
  input \data_p1_reg[8]_1 ;
  input \data_p1_reg[9]_1 ;
  input \data_p1_reg[10]_1 ;
  input \data_p1_reg[11]_1 ;
  input \data_p1_reg[12]_1 ;
  input \data_p1_reg[13]_1 ;
  input \data_p1_reg[14]_1 ;
  input \data_p1_reg[15]_1 ;
  input \data_p1_reg[16]_1 ;
  input \data_p1_reg[17]_1 ;
  input \data_p1_reg[18]_1 ;
  input \data_p1_reg[19]_1 ;
  input \data_p1_reg[20]_1 ;
  input \data_p1_reg[21]_1 ;
  input \data_p1_reg[22]_1 ;
  input \data_p1_reg[23]_1 ;
  input \data_p1_reg[24]_1 ;
  input \data_p1_reg[25]_1 ;
  input \data_p1_reg[26]_1 ;
  input \data_p1_reg[27]_1 ;
  input \data_p1_reg[28]_1 ;
  input \data_p1_reg[29]_1 ;
  input \data_p1_reg[30]_1 ;
  input \data_p1_reg[31]_1 ;
  input \data_p1_reg[32]_1 ;
  input \data_p1_reg[33]_1 ;
  input \data_p1_reg[34]_1 ;
  input \data_p1_reg[35]_1 ;
  input \data_p1_reg[36]_1 ;
  input \data_p1_reg[37]_1 ;
  input \data_p1_reg[38]_1 ;
  input \data_p1_reg[39]_1 ;
  input \data_p1_reg[40]_1 ;
  input \data_p1_reg[41]_1 ;
  input \data_p1_reg[42]_1 ;
  input \data_p1_reg[43]_1 ;
  input \data_p1_reg[44]_1 ;
  input \data_p1_reg[45]_1 ;
  input \data_p1_reg[46]_1 ;
  input \data_p1_reg[47]_1 ;
  input \data_p1_reg[48]_1 ;
  input \data_p1_reg[49]_1 ;
  input \data_p1_reg[50]_1 ;
  input \data_p1_reg[51]_1 ;
  input \data_p1_reg[52]_1 ;
  input \data_p1_reg[53]_1 ;
  input \data_p1_reg[54]_1 ;
  input \data_p1_reg[55]_1 ;
  input \data_p1_reg[56]_1 ;
  input \data_p1_reg[57]_1 ;
  input \data_p1_reg[58]_1 ;
  input \data_p1_reg[59]_1 ;
  input \data_p1_reg[60]_2 ;
  input [60:0]\data_p2_reg[60]_2 ;
  input [60:0]\data_p2_reg[60]_3 ;
  input [60:0]\data_p2_reg[60]_4 ;
  input gmem_AWADDR1;
  input and_ln58_reg_2104;
  input icmp_ln59_reg_2108;
  input \data_p2[60]_i_23_0 ;
  input ap_block_pp0_stage4_110011;
  input \q_tmp_reg[0]_0 ;
  input icmp_ln59_2_reg_2152;
  input and_ln58_2_reg_2148;
  input \q_tmp_reg[0]_1 ;
  input \q_tmp_reg[0]_2 ;
  input p_171_in;
  input full_n_i_7_0;
  input gmem_WDATA50_out;
  input p_200_in;
  input p_187_in;
  input and_ln58_9_reg_2302;
  input icmp_ln59_9_reg_2306;
  input and_ln58_3_reg_2170;
  input icmp_ln59_3_reg_2174;
  input \data_p1[0]_i_3_0 ;
  input ap_block_pp0_stage5_110011;
  input mad_R_o_stream_TVALID_int_regslice;
  input [60:0]\data_p2_reg[60]_5 ;
  input [60:0]\data_p2_reg[60]_6 ;
  input [60:0]\data_p2_reg[60]_7 ;
  input p_59_in;
  input and_ln58_7_reg_2258;
  input icmp_ln59_7_reg_2262;
  input \data_p2[60]_i_6 ;
  input gmem_WDATA51_out;
  input p_55_in;
  input mem_reg_1;
  input icmp_ln59_1_reg_2130;
  input and_ln58_1_reg_2126;
  input \data_p1[60]_i_6 ;
  input ap_block_pp0_stage3_110011;
  input p_206_in;
  input mem_reg_2;
  input \ap_CS_fsm_reg[11]_0 ;
  input and_ln58_8_reg_2280;
  input icmp_ln59_8_reg_2284;
  input icmp_ln59_4_reg_2196;
  input and_ln58_4_reg_2192;
  input raw_data_real_1_o_stream_TVALID_int_regslice;
  input \ap_CS_fsm_reg[13] ;
  input \data_p2[60]_i_7 ;
  input ap_block_pp0_stage6_110011;
  input icmp_ln59_5_reg_2218;
  input and_ln58_5_reg_2214;
  input std_R_o_stream_TVALID_int_regslice;
  input \FSM_sequential_state[1]_i_2_0 ;
  input gmem_WDATA53_out;
  input and_ln58_10_reg_2324;
  input icmp_ln59_10_reg_2328;
  input [0:0]\and_ln58_reg_2104_reg[0]_0 ;
  input [0:0]\and_ln58_reg_2104_reg[0]_1 ;
  input icmp_ln59_fu_744_p2;
  input and_ln58_11_reg_2340;
  input icmp_ln59_11_reg_2344;
  input \ap_CS_fsm[2]_i_3 ;
  input p_212_in;
  input \icmp_ln59_1_reg_2130_reg[0]_1 ;
  input [0:0]\icmp_ln59_1_reg_2130_reg[0]_2 ;
  input [0:0]\icmp_ln59_1_reg_2130_reg[0]_3 ;
  input icmp_ln59_1_fu_849_p2;
  input raw_data_real_o_stream_TVALID_int_regslice;
  input \data_p2[60]_i_23_1 ;
  input gmem_WDATA52_out;
  input icmp_ln59_6_reg_2240;
  input and_ln58_6_reg_2236;
  input raw_data_im_o_stream_TVALID_int_regslice;
  input p_52_in;
  input ap_phi_reg_pp0_iter0_retval_0_i25_reg_575;
  input ap_phi_reg_pp0_iter0_shouldContinue_1_reg_562;
  input ap_block_pp0_stage7_110011;
  input [0:0]\current_factor_10_reg[0] ;
  input [0:0]\current_factor_9_reg[0] ;
  input rs2f_wreq_ack;
  input \data_p2_reg[0]_4 ;

  wire [5:0]D;
  wire \FSM_sequential_state[1]_i_2_0 ;
  wire \FSM_sequential_state[1]_i_4_n_0 ;
  wire [60:0]Q;
  wire [0:0]SR;
  wire [0:0]WEBWE;
  wire and_ln58_10_reg_2324;
  wire and_ln58_11_reg_2340;
  wire and_ln58_1_reg_2126;
  wire \and_ln58_1_reg_2126_reg[0] ;
  wire and_ln58_2_reg_2148;
  wire and_ln58_3_reg_2170;
  wire and_ln58_4_reg_2192;
  wire and_ln58_5_reg_2214;
  wire and_ln58_6_reg_2236;
  wire and_ln58_7_reg_2258;
  wire \and_ln58_7_reg_2258_reg[0] ;
  wire and_ln58_8_reg_2280;
  wire \and_ln58_8_reg_2280_reg[0] ;
  wire and_ln58_9_reg_2302;
  wire \and_ln58_9_reg_2302_reg[0] ;
  wire and_ln58_reg_2104;
  wire \and_ln58_reg_2104_reg[0] ;
  wire [0:0]\and_ln58_reg_2104_reg[0]_0 ;
  wire [0:0]\and_ln58_reg_2104_reg[0]_1 ;
  wire \ap_CS_fsm[2]_i_3 ;
  wire \ap_CS_fsm[4]_i_2_n_0 ;
  wire \ap_CS_fsm[5]_i_2_n_0 ;
  wire \ap_CS_fsm[6]_i_2_n_0 ;
  wire \ap_CS_fsm_reg[11] ;
  wire \ap_CS_fsm_reg[11]_0 ;
  wire \ap_CS_fsm_reg[13] ;
  wire ap_block_pp0_stage10_11001;
  wire ap_block_pp0_stage3_110011;
  wire ap_block_pp0_stage4_110011;
  wire ap_block_pp0_stage5_110011;
  wire ap_block_pp0_stage6_110011;
  wire ap_block_pp0_stage6_subdone;
  wire ap_block_pp0_stage7_11001;
  wire ap_block_pp0_stage7_110011;
  wire ap_block_pp0_stage8_11001;
  wire ap_block_pp0_stage9_11001;
  wire ap_clk;
  wire ap_condition_1085;
  wire ap_condition_1092;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter0_reg_0;
  wire ap_phi_reg_pp0_iter0_retval_0_i25_reg_575;
  wire ap_phi_reg_pp0_iter0_shouldContinue_1_reg_562;
  wire current_factor_100;
  wire [0:0]\current_factor_10_reg[0] ;
  wire [0:0]\current_factor_10_reg[31] ;
  wire current_factor_90;
  wire [0:0]\current_factor_9_reg[0] ;
  wire current_rate_10;
  wire current_rate_9;
  wire [0:0]\current_rate_9_reg[31] ;
  wire \data_p1[0]_i_1_n_0 ;
  wire \data_p1[0]_i_2_n_0 ;
  wire \data_p1[0]_i_3_0 ;
  wire \data_p1[0]_i_3_n_0 ;
  wire \data_p1[10]_i_1_n_0 ;
  wire \data_p1[10]_i_2_n_0 ;
  wire \data_p1[10]_i_3_n_0 ;
  wire \data_p1[11]_i_1_n_0 ;
  wire \data_p1[11]_i_2_n_0 ;
  wire \data_p1[11]_i_3_n_0 ;
  wire \data_p1[12]_i_1_n_0 ;
  wire \data_p1[12]_i_2_n_0 ;
  wire \data_p1[12]_i_3_n_0 ;
  wire \data_p1[13]_i_1_n_0 ;
  wire \data_p1[13]_i_2_n_0 ;
  wire \data_p1[13]_i_3_n_0 ;
  wire \data_p1[14]_i_1_n_0 ;
  wire \data_p1[14]_i_2_n_0 ;
  wire \data_p1[14]_i_3_n_0 ;
  wire \data_p1[15]_i_1_n_0 ;
  wire \data_p1[15]_i_2_n_0 ;
  wire \data_p1[15]_i_3_n_0 ;
  wire \data_p1[16]_i_1_n_0 ;
  wire \data_p1[16]_i_2_n_0 ;
  wire \data_p1[16]_i_3_n_0 ;
  wire \data_p1[17]_i_1_n_0 ;
  wire \data_p1[17]_i_2_n_0 ;
  wire \data_p1[17]_i_3_n_0 ;
  wire \data_p1[18]_i_1_n_0 ;
  wire \data_p1[18]_i_2_n_0 ;
  wire \data_p1[18]_i_3_n_0 ;
  wire \data_p1[19]_i_1_n_0 ;
  wire \data_p1[19]_i_2_n_0 ;
  wire \data_p1[19]_i_3_n_0 ;
  wire \data_p1[1]_i_1_n_0 ;
  wire \data_p1[1]_i_2_n_0 ;
  wire \data_p1[1]_i_3_n_0 ;
  wire \data_p1[20]_i_1_n_0 ;
  wire \data_p1[20]_i_2_n_0 ;
  wire \data_p1[20]_i_3_n_0 ;
  wire \data_p1[21]_i_1_n_0 ;
  wire \data_p1[21]_i_2_n_0 ;
  wire \data_p1[21]_i_3_n_0 ;
  wire \data_p1[22]_i_1_n_0 ;
  wire \data_p1[22]_i_2_n_0 ;
  wire \data_p1[22]_i_3_n_0 ;
  wire \data_p1[23]_i_1_n_0 ;
  wire \data_p1[23]_i_2_n_0 ;
  wire \data_p1[23]_i_3_n_0 ;
  wire \data_p1[24]_i_1_n_0 ;
  wire \data_p1[24]_i_2_n_0 ;
  wire \data_p1[24]_i_3_n_0 ;
  wire \data_p1[25]_i_1_n_0 ;
  wire \data_p1[25]_i_2_n_0 ;
  wire \data_p1[25]_i_3_n_0 ;
  wire \data_p1[26]_i_1_n_0 ;
  wire \data_p1[26]_i_2_n_0 ;
  wire \data_p1[26]_i_3_n_0 ;
  wire \data_p1[27]_i_1_n_0 ;
  wire \data_p1[27]_i_2_n_0 ;
  wire \data_p1[27]_i_3_n_0 ;
  wire \data_p1[28]_i_1_n_0 ;
  wire \data_p1[28]_i_2_n_0 ;
  wire \data_p1[28]_i_3_n_0 ;
  wire \data_p1[29]_i_1_n_0 ;
  wire \data_p1[29]_i_2_n_0 ;
  wire \data_p1[29]_i_3_n_0 ;
  wire \data_p1[2]_i_1_n_0 ;
  wire \data_p1[2]_i_2_n_0 ;
  wire \data_p1[2]_i_3_n_0 ;
  wire \data_p1[30]_i_1_n_0 ;
  wire \data_p1[30]_i_2_n_0 ;
  wire \data_p1[30]_i_3_n_0 ;
  wire \data_p1[31]_i_1_n_0 ;
  wire \data_p1[31]_i_2_n_0 ;
  wire \data_p1[31]_i_3_n_0 ;
  wire \data_p1[32]_i_1_n_0 ;
  wire \data_p1[32]_i_2_n_0 ;
  wire \data_p1[32]_i_3_n_0 ;
  wire \data_p1[33]_i_1_n_0 ;
  wire \data_p1[33]_i_2_n_0 ;
  wire \data_p1[33]_i_3_n_0 ;
  wire \data_p1[34]_i_1_n_0 ;
  wire \data_p1[34]_i_2_n_0 ;
  wire \data_p1[34]_i_3_n_0 ;
  wire \data_p1[35]_i_1_n_0 ;
  wire \data_p1[35]_i_2_n_0 ;
  wire \data_p1[35]_i_3_n_0 ;
  wire \data_p1[36]_i_1_n_0 ;
  wire \data_p1[36]_i_2_n_0 ;
  wire \data_p1[36]_i_3_n_0 ;
  wire \data_p1[37]_i_1_n_0 ;
  wire \data_p1[37]_i_2_n_0 ;
  wire \data_p1[37]_i_3_n_0 ;
  wire \data_p1[38]_i_1_n_0 ;
  wire \data_p1[38]_i_2_n_0 ;
  wire \data_p1[38]_i_3_n_0 ;
  wire \data_p1[39]_i_1_n_0 ;
  wire \data_p1[39]_i_2_n_0 ;
  wire \data_p1[39]_i_3_n_0 ;
  wire \data_p1[3]_i_1_n_0 ;
  wire \data_p1[3]_i_2_n_0 ;
  wire \data_p1[3]_i_3_n_0 ;
  wire \data_p1[40]_i_1_n_0 ;
  wire \data_p1[40]_i_2_n_0 ;
  wire \data_p1[40]_i_3_n_0 ;
  wire \data_p1[41]_i_1_n_0 ;
  wire \data_p1[41]_i_2_n_0 ;
  wire \data_p1[41]_i_3_n_0 ;
  wire \data_p1[42]_i_1_n_0 ;
  wire \data_p1[42]_i_2_n_0 ;
  wire \data_p1[42]_i_3_n_0 ;
  wire \data_p1[43]_i_1_n_0 ;
  wire \data_p1[43]_i_2_n_0 ;
  wire \data_p1[43]_i_3_n_0 ;
  wire \data_p1[44]_i_1_n_0 ;
  wire \data_p1[44]_i_2_n_0 ;
  wire \data_p1[44]_i_3_n_0 ;
  wire \data_p1[45]_i_1_n_0 ;
  wire \data_p1[45]_i_2_n_0 ;
  wire \data_p1[45]_i_3_n_0 ;
  wire \data_p1[46]_i_1_n_0 ;
  wire \data_p1[46]_i_2_n_0 ;
  wire \data_p1[46]_i_3_n_0 ;
  wire \data_p1[47]_i_1_n_0 ;
  wire \data_p1[47]_i_2_n_0 ;
  wire \data_p1[47]_i_3_n_0 ;
  wire \data_p1[48]_i_1_n_0 ;
  wire \data_p1[48]_i_2_n_0 ;
  wire \data_p1[48]_i_3_n_0 ;
  wire \data_p1[49]_i_1_n_0 ;
  wire \data_p1[49]_i_2_n_0 ;
  wire \data_p1[49]_i_3_n_0 ;
  wire \data_p1[4]_i_1_n_0 ;
  wire \data_p1[4]_i_2_n_0 ;
  wire \data_p1[4]_i_3_n_0 ;
  wire \data_p1[50]_i_1_n_0 ;
  wire \data_p1[50]_i_2_n_0 ;
  wire \data_p1[50]_i_3_n_0 ;
  wire \data_p1[51]_i_1_n_0 ;
  wire \data_p1[51]_i_2_n_0 ;
  wire \data_p1[51]_i_3_n_0 ;
  wire \data_p1[52]_i_1_n_0 ;
  wire \data_p1[52]_i_2_n_0 ;
  wire \data_p1[52]_i_3_n_0 ;
  wire \data_p1[53]_i_1_n_0 ;
  wire \data_p1[53]_i_2_n_0 ;
  wire \data_p1[53]_i_3_n_0 ;
  wire \data_p1[54]_i_1_n_0 ;
  wire \data_p1[54]_i_2_n_0 ;
  wire \data_p1[54]_i_3_n_0 ;
  wire \data_p1[55]_i_1_n_0 ;
  wire \data_p1[55]_i_2_n_0 ;
  wire \data_p1[55]_i_3_n_0 ;
  wire \data_p1[56]_i_1_n_0 ;
  wire \data_p1[56]_i_2_n_0 ;
  wire \data_p1[56]_i_3_n_0 ;
  wire \data_p1[57]_i_1_n_0 ;
  wire \data_p1[57]_i_2_n_0 ;
  wire \data_p1[57]_i_3_n_0 ;
  wire \data_p1[58]_i_1_n_0 ;
  wire \data_p1[58]_i_2_n_0 ;
  wire \data_p1[58]_i_3_n_0 ;
  wire \data_p1[59]_i_1_n_0 ;
  wire \data_p1[59]_i_2_n_0 ;
  wire \data_p1[59]_i_3_n_0 ;
  wire \data_p1[5]_i_1_n_0 ;
  wire \data_p1[5]_i_2_n_0 ;
  wire \data_p1[5]_i_3_n_0 ;
  wire \data_p1[60]_i_2_n_0 ;
  wire \data_p1[60]_i_3_n_0 ;
  wire \data_p1[60]_i_4_n_0 ;
  wire \data_p1[60]_i_5_n_0 ;
  wire \data_p1[60]_i_6 ;
  wire \data_p1[60]_i_7_n_0 ;
  wire \data_p1[6]_i_1_n_0 ;
  wire \data_p1[6]_i_2_n_0 ;
  wire \data_p1[6]_i_3_n_0 ;
  wire \data_p1[7]_i_1_n_0 ;
  wire \data_p1[7]_i_2_n_0 ;
  wire \data_p1[7]_i_3_n_0 ;
  wire \data_p1[8]_i_1_n_0 ;
  wire \data_p1[8]_i_2_n_0 ;
  wire \data_p1[8]_i_3_n_0 ;
  wire \data_p1[9]_i_1_n_0 ;
  wire \data_p1[9]_i_2_n_0 ;
  wire \data_p1[9]_i_3_n_0 ;
  wire \data_p1_reg[0]_0 ;
  wire \data_p1_reg[0]_1 ;
  wire \data_p1_reg[0]_2 ;
  wire \data_p1_reg[10]_0 ;
  wire \data_p1_reg[10]_1 ;
  wire \data_p1_reg[11]_0 ;
  wire \data_p1_reg[11]_1 ;
  wire \data_p1_reg[12]_0 ;
  wire \data_p1_reg[12]_1 ;
  wire \data_p1_reg[13]_0 ;
  wire \data_p1_reg[13]_1 ;
  wire \data_p1_reg[14]_0 ;
  wire \data_p1_reg[14]_1 ;
  wire \data_p1_reg[15]_0 ;
  wire \data_p1_reg[15]_1 ;
  wire \data_p1_reg[16]_0 ;
  wire \data_p1_reg[16]_1 ;
  wire \data_p1_reg[17]_0 ;
  wire \data_p1_reg[17]_1 ;
  wire \data_p1_reg[18]_0 ;
  wire \data_p1_reg[18]_1 ;
  wire \data_p1_reg[19]_0 ;
  wire \data_p1_reg[19]_1 ;
  wire \data_p1_reg[1]_0 ;
  wire \data_p1_reg[1]_1 ;
  wire \data_p1_reg[20]_0 ;
  wire \data_p1_reg[20]_1 ;
  wire \data_p1_reg[21]_0 ;
  wire \data_p1_reg[21]_1 ;
  wire \data_p1_reg[22]_0 ;
  wire \data_p1_reg[22]_1 ;
  wire \data_p1_reg[23]_0 ;
  wire \data_p1_reg[23]_1 ;
  wire \data_p1_reg[24]_0 ;
  wire \data_p1_reg[24]_1 ;
  wire \data_p1_reg[25]_0 ;
  wire \data_p1_reg[25]_1 ;
  wire \data_p1_reg[26]_0 ;
  wire \data_p1_reg[26]_1 ;
  wire \data_p1_reg[27]_0 ;
  wire \data_p1_reg[27]_1 ;
  wire \data_p1_reg[28]_0 ;
  wire \data_p1_reg[28]_1 ;
  wire \data_p1_reg[29]_0 ;
  wire \data_p1_reg[29]_1 ;
  wire \data_p1_reg[2]_0 ;
  wire \data_p1_reg[2]_1 ;
  wire \data_p1_reg[30]_0 ;
  wire \data_p1_reg[30]_1 ;
  wire \data_p1_reg[31]_0 ;
  wire \data_p1_reg[31]_1 ;
  wire \data_p1_reg[32]_0 ;
  wire \data_p1_reg[32]_1 ;
  wire \data_p1_reg[33]_0 ;
  wire \data_p1_reg[33]_1 ;
  wire \data_p1_reg[34]_0 ;
  wire \data_p1_reg[34]_1 ;
  wire \data_p1_reg[35]_0 ;
  wire \data_p1_reg[35]_1 ;
  wire \data_p1_reg[36]_0 ;
  wire \data_p1_reg[36]_1 ;
  wire \data_p1_reg[37]_0 ;
  wire \data_p1_reg[37]_1 ;
  wire \data_p1_reg[38]_0 ;
  wire \data_p1_reg[38]_1 ;
  wire \data_p1_reg[39]_0 ;
  wire \data_p1_reg[39]_1 ;
  wire \data_p1_reg[3]_0 ;
  wire \data_p1_reg[3]_1 ;
  wire \data_p1_reg[40]_0 ;
  wire \data_p1_reg[40]_1 ;
  wire \data_p1_reg[41]_0 ;
  wire \data_p1_reg[41]_1 ;
  wire \data_p1_reg[42]_0 ;
  wire \data_p1_reg[42]_1 ;
  wire \data_p1_reg[43]_0 ;
  wire \data_p1_reg[43]_1 ;
  wire \data_p1_reg[44]_0 ;
  wire \data_p1_reg[44]_1 ;
  wire \data_p1_reg[45]_0 ;
  wire \data_p1_reg[45]_1 ;
  wire \data_p1_reg[46]_0 ;
  wire \data_p1_reg[46]_1 ;
  wire \data_p1_reg[47]_0 ;
  wire \data_p1_reg[47]_1 ;
  wire \data_p1_reg[48]_0 ;
  wire \data_p1_reg[48]_1 ;
  wire \data_p1_reg[49]_0 ;
  wire \data_p1_reg[49]_1 ;
  wire \data_p1_reg[4]_0 ;
  wire \data_p1_reg[4]_1 ;
  wire \data_p1_reg[50]_0 ;
  wire \data_p1_reg[50]_1 ;
  wire \data_p1_reg[51]_0 ;
  wire \data_p1_reg[51]_1 ;
  wire \data_p1_reg[52]_0 ;
  wire \data_p1_reg[52]_1 ;
  wire \data_p1_reg[53]_0 ;
  wire \data_p1_reg[53]_1 ;
  wire \data_p1_reg[54]_0 ;
  wire \data_p1_reg[54]_1 ;
  wire \data_p1_reg[55]_0 ;
  wire \data_p1_reg[55]_1 ;
  wire \data_p1_reg[56]_0 ;
  wire \data_p1_reg[56]_1 ;
  wire \data_p1_reg[57]_0 ;
  wire \data_p1_reg[57]_1 ;
  wire \data_p1_reg[58]_0 ;
  wire \data_p1_reg[58]_1 ;
  wire \data_p1_reg[59]_0 ;
  wire \data_p1_reg[59]_1 ;
  wire \data_p1_reg[5]_0 ;
  wire \data_p1_reg[5]_1 ;
  wire \data_p1_reg[60]_0 ;
  wire [60:0]\data_p1_reg[60]_1 ;
  wire \data_p1_reg[60]_2 ;
  wire \data_p1_reg[6]_0 ;
  wire \data_p1_reg[6]_1 ;
  wire \data_p1_reg[7]_0 ;
  wire \data_p1_reg[7]_1 ;
  wire \data_p1_reg[8]_0 ;
  wire \data_p1_reg[8]_1 ;
  wire \data_p1_reg[9]_0 ;
  wire \data_p1_reg[9]_1 ;
  wire [60:0]data_p2;
  wire \data_p2[0]_i_1_n_0 ;
  wire \data_p2[0]_i_3_n_0 ;
  wire \data_p2[0]_i_4_n_0 ;
  wire \data_p2[0]_i_5_n_0 ;
  wire \data_p2[0]_i_6_n_0 ;
  wire \data_p2[10]_i_1_n_0 ;
  wire \data_p2[10]_i_3_n_0 ;
  wire \data_p2[10]_i_4_n_0 ;
  wire \data_p2[10]_i_5_n_0 ;
  wire \data_p2[10]_i_6_n_0 ;
  wire \data_p2[11]_i_1_n_0 ;
  wire \data_p2[11]_i_3_n_0 ;
  wire \data_p2[11]_i_4_n_0 ;
  wire \data_p2[11]_i_5_n_0 ;
  wire \data_p2[11]_i_6_n_0 ;
  wire \data_p2[12]_i_1_n_0 ;
  wire \data_p2[12]_i_3_n_0 ;
  wire \data_p2[12]_i_4_n_0 ;
  wire \data_p2[12]_i_5_n_0 ;
  wire \data_p2[12]_i_6_n_0 ;
  wire \data_p2[13]_i_1_n_0 ;
  wire \data_p2[13]_i_3_n_0 ;
  wire \data_p2[13]_i_4_n_0 ;
  wire \data_p2[13]_i_5_n_0 ;
  wire \data_p2[13]_i_6_n_0 ;
  wire \data_p2[14]_i_1_n_0 ;
  wire \data_p2[14]_i_3_n_0 ;
  wire \data_p2[14]_i_4_n_0 ;
  wire \data_p2[14]_i_5_n_0 ;
  wire \data_p2[14]_i_6_n_0 ;
  wire \data_p2[15]_i_1_n_0 ;
  wire \data_p2[15]_i_3_n_0 ;
  wire \data_p2[15]_i_4_n_0 ;
  wire \data_p2[15]_i_5_n_0 ;
  wire \data_p2[15]_i_6_n_0 ;
  wire \data_p2[16]_i_1_n_0 ;
  wire \data_p2[16]_i_3_n_0 ;
  wire \data_p2[16]_i_4_n_0 ;
  wire \data_p2[16]_i_5_n_0 ;
  wire \data_p2[16]_i_6_n_0 ;
  wire \data_p2[17]_i_1_n_0 ;
  wire \data_p2[17]_i_3_n_0 ;
  wire \data_p2[17]_i_4_n_0 ;
  wire \data_p2[17]_i_5_n_0 ;
  wire \data_p2[17]_i_6_n_0 ;
  wire \data_p2[18]_i_1_n_0 ;
  wire \data_p2[18]_i_3_n_0 ;
  wire \data_p2[18]_i_4_n_0 ;
  wire \data_p2[18]_i_5_n_0 ;
  wire \data_p2[18]_i_6_n_0 ;
  wire \data_p2[19]_i_1_n_0 ;
  wire \data_p2[19]_i_3_n_0 ;
  wire \data_p2[19]_i_4_n_0 ;
  wire \data_p2[19]_i_5_n_0 ;
  wire \data_p2[19]_i_6_n_0 ;
  wire \data_p2[1]_i_1_n_0 ;
  wire \data_p2[1]_i_3_n_0 ;
  wire \data_p2[1]_i_4_n_0 ;
  wire \data_p2[1]_i_5_n_0 ;
  wire \data_p2[1]_i_6_n_0 ;
  wire \data_p2[20]_i_1_n_0 ;
  wire \data_p2[20]_i_3_n_0 ;
  wire \data_p2[20]_i_4_n_0 ;
  wire \data_p2[20]_i_5_n_0 ;
  wire \data_p2[20]_i_6_n_0 ;
  wire \data_p2[21]_i_1_n_0 ;
  wire \data_p2[21]_i_3_n_0 ;
  wire \data_p2[21]_i_4_n_0 ;
  wire \data_p2[21]_i_5_n_0 ;
  wire \data_p2[21]_i_6_n_0 ;
  wire \data_p2[22]_i_1_n_0 ;
  wire \data_p2[22]_i_3_n_0 ;
  wire \data_p2[22]_i_4_n_0 ;
  wire \data_p2[22]_i_5_n_0 ;
  wire \data_p2[22]_i_6_n_0 ;
  wire \data_p2[23]_i_1_n_0 ;
  wire \data_p2[23]_i_3_n_0 ;
  wire \data_p2[23]_i_4_n_0 ;
  wire \data_p2[23]_i_5_n_0 ;
  wire \data_p2[23]_i_6_n_0 ;
  wire \data_p2[24]_i_1_n_0 ;
  wire \data_p2[24]_i_3_n_0 ;
  wire \data_p2[24]_i_4_n_0 ;
  wire \data_p2[24]_i_5_n_0 ;
  wire \data_p2[24]_i_6_n_0 ;
  wire \data_p2[25]_i_1_n_0 ;
  wire \data_p2[25]_i_3_n_0 ;
  wire \data_p2[25]_i_4_n_0 ;
  wire \data_p2[25]_i_5_n_0 ;
  wire \data_p2[25]_i_6_n_0 ;
  wire \data_p2[26]_i_1_n_0 ;
  wire \data_p2[26]_i_3_n_0 ;
  wire \data_p2[26]_i_4_n_0 ;
  wire \data_p2[26]_i_5_n_0 ;
  wire \data_p2[26]_i_6_n_0 ;
  wire \data_p2[27]_i_1_n_0 ;
  wire \data_p2[27]_i_3_n_0 ;
  wire \data_p2[27]_i_4_n_0 ;
  wire \data_p2[27]_i_5_n_0 ;
  wire \data_p2[27]_i_6_n_0 ;
  wire \data_p2[28]_i_1_n_0 ;
  wire \data_p2[28]_i_3_n_0 ;
  wire \data_p2[28]_i_4_n_0 ;
  wire \data_p2[28]_i_5_n_0 ;
  wire \data_p2[28]_i_6_n_0 ;
  wire \data_p2[29]_i_1_n_0 ;
  wire \data_p2[29]_i_3_n_0 ;
  wire \data_p2[29]_i_4_n_0 ;
  wire \data_p2[29]_i_5_n_0 ;
  wire \data_p2[29]_i_6_n_0 ;
  wire \data_p2[2]_i_1_n_0 ;
  wire \data_p2[2]_i_3_n_0 ;
  wire \data_p2[2]_i_4_n_0 ;
  wire \data_p2[2]_i_5_n_0 ;
  wire \data_p2[2]_i_6_n_0 ;
  wire \data_p2[30]_i_1_n_0 ;
  wire \data_p2[30]_i_3_n_0 ;
  wire \data_p2[30]_i_4_n_0 ;
  wire \data_p2[30]_i_5_n_0 ;
  wire \data_p2[30]_i_6_n_0 ;
  wire \data_p2[31]_i_1_n_0 ;
  wire \data_p2[31]_i_3_n_0 ;
  wire \data_p2[31]_i_4_n_0 ;
  wire \data_p2[31]_i_5_n_0 ;
  wire \data_p2[31]_i_6_n_0 ;
  wire \data_p2[32]_i_1_n_0 ;
  wire \data_p2[32]_i_3_n_0 ;
  wire \data_p2[32]_i_4_n_0 ;
  wire \data_p2[32]_i_5_n_0 ;
  wire \data_p2[32]_i_6_n_0 ;
  wire \data_p2[33]_i_1_n_0 ;
  wire \data_p2[33]_i_3_n_0 ;
  wire \data_p2[33]_i_4_n_0 ;
  wire \data_p2[33]_i_5_n_0 ;
  wire \data_p2[33]_i_6_n_0 ;
  wire \data_p2[34]_i_1_n_0 ;
  wire \data_p2[34]_i_3_n_0 ;
  wire \data_p2[34]_i_4_n_0 ;
  wire \data_p2[34]_i_5_n_0 ;
  wire \data_p2[34]_i_6_n_0 ;
  wire \data_p2[35]_i_1_n_0 ;
  wire \data_p2[35]_i_3_n_0 ;
  wire \data_p2[35]_i_4_n_0 ;
  wire \data_p2[35]_i_5_n_0 ;
  wire \data_p2[35]_i_6_n_0 ;
  wire \data_p2[36]_i_1_n_0 ;
  wire \data_p2[36]_i_3_n_0 ;
  wire \data_p2[36]_i_4_n_0 ;
  wire \data_p2[36]_i_5_n_0 ;
  wire \data_p2[36]_i_6_n_0 ;
  wire \data_p2[37]_i_1_n_0 ;
  wire \data_p2[37]_i_3_n_0 ;
  wire \data_p2[37]_i_4_n_0 ;
  wire \data_p2[37]_i_5_n_0 ;
  wire \data_p2[37]_i_6_n_0 ;
  wire \data_p2[38]_i_1_n_0 ;
  wire \data_p2[38]_i_3_n_0 ;
  wire \data_p2[38]_i_4_n_0 ;
  wire \data_p2[38]_i_5_n_0 ;
  wire \data_p2[38]_i_6_n_0 ;
  wire \data_p2[39]_i_1_n_0 ;
  wire \data_p2[39]_i_3_n_0 ;
  wire \data_p2[39]_i_4_n_0 ;
  wire \data_p2[39]_i_5_n_0 ;
  wire \data_p2[39]_i_6_n_0 ;
  wire \data_p2[3]_i_1_n_0 ;
  wire \data_p2[3]_i_3_n_0 ;
  wire \data_p2[3]_i_4_n_0 ;
  wire \data_p2[3]_i_5_n_0 ;
  wire \data_p2[3]_i_6_n_0 ;
  wire \data_p2[40]_i_1_n_0 ;
  wire \data_p2[40]_i_3_n_0 ;
  wire \data_p2[40]_i_4_n_0 ;
  wire \data_p2[40]_i_5_n_0 ;
  wire \data_p2[40]_i_6_n_0 ;
  wire \data_p2[41]_i_1_n_0 ;
  wire \data_p2[41]_i_3_n_0 ;
  wire \data_p2[41]_i_4_n_0 ;
  wire \data_p2[41]_i_5_n_0 ;
  wire \data_p2[41]_i_6_n_0 ;
  wire \data_p2[42]_i_1_n_0 ;
  wire \data_p2[42]_i_3_n_0 ;
  wire \data_p2[42]_i_4_n_0 ;
  wire \data_p2[42]_i_5_n_0 ;
  wire \data_p2[42]_i_6_n_0 ;
  wire \data_p2[43]_i_1_n_0 ;
  wire \data_p2[43]_i_3_n_0 ;
  wire \data_p2[43]_i_4_n_0 ;
  wire \data_p2[43]_i_5_n_0 ;
  wire \data_p2[43]_i_6_n_0 ;
  wire \data_p2[44]_i_1_n_0 ;
  wire \data_p2[44]_i_3_n_0 ;
  wire \data_p2[44]_i_4_n_0 ;
  wire \data_p2[44]_i_5_n_0 ;
  wire \data_p2[44]_i_6_n_0 ;
  wire \data_p2[45]_i_1_n_0 ;
  wire \data_p2[45]_i_3_n_0 ;
  wire \data_p2[45]_i_4_n_0 ;
  wire \data_p2[45]_i_5_n_0 ;
  wire \data_p2[45]_i_6_n_0 ;
  wire \data_p2[46]_i_1_n_0 ;
  wire \data_p2[46]_i_3_n_0 ;
  wire \data_p2[46]_i_4_n_0 ;
  wire \data_p2[46]_i_5_n_0 ;
  wire \data_p2[46]_i_6_n_0 ;
  wire \data_p2[47]_i_1_n_0 ;
  wire \data_p2[47]_i_3_n_0 ;
  wire \data_p2[47]_i_4_n_0 ;
  wire \data_p2[47]_i_5_n_0 ;
  wire \data_p2[47]_i_6_n_0 ;
  wire \data_p2[48]_i_1_n_0 ;
  wire \data_p2[48]_i_3_n_0 ;
  wire \data_p2[48]_i_4_n_0 ;
  wire \data_p2[48]_i_5_n_0 ;
  wire \data_p2[48]_i_6_n_0 ;
  wire \data_p2[49]_i_1_n_0 ;
  wire \data_p2[49]_i_3_n_0 ;
  wire \data_p2[49]_i_4_n_0 ;
  wire \data_p2[49]_i_5_n_0 ;
  wire \data_p2[49]_i_6_n_0 ;
  wire \data_p2[4]_i_1_n_0 ;
  wire \data_p2[4]_i_3_n_0 ;
  wire \data_p2[4]_i_4_n_0 ;
  wire \data_p2[4]_i_5_n_0 ;
  wire \data_p2[4]_i_6_n_0 ;
  wire \data_p2[50]_i_1_n_0 ;
  wire \data_p2[50]_i_3_n_0 ;
  wire \data_p2[50]_i_4_n_0 ;
  wire \data_p2[50]_i_5_n_0 ;
  wire \data_p2[50]_i_6_n_0 ;
  wire \data_p2[51]_i_1_n_0 ;
  wire \data_p2[51]_i_3_n_0 ;
  wire \data_p2[51]_i_4_n_0 ;
  wire \data_p2[51]_i_5_n_0 ;
  wire \data_p2[51]_i_6_n_0 ;
  wire \data_p2[52]_i_1_n_0 ;
  wire \data_p2[52]_i_3_n_0 ;
  wire \data_p2[52]_i_4_n_0 ;
  wire \data_p2[52]_i_5_n_0 ;
  wire \data_p2[52]_i_6_n_0 ;
  wire \data_p2[53]_i_1_n_0 ;
  wire \data_p2[53]_i_3_n_0 ;
  wire \data_p2[53]_i_4_n_0 ;
  wire \data_p2[53]_i_5_n_0 ;
  wire \data_p2[53]_i_6_n_0 ;
  wire \data_p2[54]_i_1_n_0 ;
  wire \data_p2[54]_i_3_n_0 ;
  wire \data_p2[54]_i_4_n_0 ;
  wire \data_p2[54]_i_5_n_0 ;
  wire \data_p2[54]_i_6_n_0 ;
  wire \data_p2[55]_i_1_n_0 ;
  wire \data_p2[55]_i_3_n_0 ;
  wire \data_p2[55]_i_4_n_0 ;
  wire \data_p2[55]_i_5_n_0 ;
  wire \data_p2[55]_i_6_n_0 ;
  wire \data_p2[56]_i_1_n_0 ;
  wire \data_p2[56]_i_3_n_0 ;
  wire \data_p2[56]_i_4_n_0 ;
  wire \data_p2[56]_i_5_n_0 ;
  wire \data_p2[56]_i_6_n_0 ;
  wire \data_p2[57]_i_1_n_0 ;
  wire \data_p2[57]_i_3_n_0 ;
  wire \data_p2[57]_i_4_n_0 ;
  wire \data_p2[57]_i_5_n_0 ;
  wire \data_p2[57]_i_6_n_0 ;
  wire \data_p2[58]_i_1_n_0 ;
  wire \data_p2[58]_i_3_n_0 ;
  wire \data_p2[58]_i_4_n_0 ;
  wire \data_p2[58]_i_5_n_0 ;
  wire \data_p2[58]_i_6_n_0 ;
  wire \data_p2[59]_i_1_n_0 ;
  wire \data_p2[59]_i_3_n_0 ;
  wire \data_p2[59]_i_4_n_0 ;
  wire \data_p2[59]_i_5_n_0 ;
  wire \data_p2[59]_i_6_n_0 ;
  wire \data_p2[5]_i_1_n_0 ;
  wire \data_p2[5]_i_3_n_0 ;
  wire \data_p2[5]_i_4_n_0 ;
  wire \data_p2[5]_i_5_n_0 ;
  wire \data_p2[5]_i_6_n_0 ;
  wire \data_p2[60]_i_10_n_0 ;
  wire \data_p2[60]_i_11_n_0 ;
  wire \data_p2[60]_i_12_n_0 ;
  wire \data_p2[60]_i_21_n_0 ;
  wire \data_p2[60]_i_23_0 ;
  wire \data_p2[60]_i_23_1 ;
  wire \data_p2[60]_i_23_n_0 ;
  wire \data_p2[60]_i_24_n_0 ;
  wire \data_p2[60]_i_2_n_0 ;
  wire \data_p2[60]_i_3_n_0 ;
  wire \data_p2[60]_i_5_n_0 ;
  wire \data_p2[60]_i_6 ;
  wire \data_p2[60]_i_7 ;
  wire \data_p2[6]_i_1_n_0 ;
  wire \data_p2[6]_i_3_n_0 ;
  wire \data_p2[6]_i_4_n_0 ;
  wire \data_p2[6]_i_5_n_0 ;
  wire \data_p2[6]_i_6_n_0 ;
  wire \data_p2[7]_i_1_n_0 ;
  wire \data_p2[7]_i_3_n_0 ;
  wire \data_p2[7]_i_4_n_0 ;
  wire \data_p2[7]_i_5_n_0 ;
  wire \data_p2[7]_i_6_n_0 ;
  wire \data_p2[8]_i_1_n_0 ;
  wire \data_p2[8]_i_3_n_0 ;
  wire \data_p2[8]_i_4_n_0 ;
  wire \data_p2[8]_i_5_n_0 ;
  wire \data_p2[8]_i_6_n_0 ;
  wire \data_p2[9]_i_1_n_0 ;
  wire \data_p2[9]_i_3_n_0 ;
  wire \data_p2[9]_i_4_n_0 ;
  wire \data_p2[9]_i_5_n_0 ;
  wire \data_p2[9]_i_6_n_0 ;
  wire \data_p2_reg[0]_0 ;
  wire \data_p2_reg[0]_1 ;
  wire \data_p2_reg[0]_2 ;
  wire \data_p2_reg[0]_3 ;
  wire \data_p2_reg[0]_4 ;
  wire [60:0]\data_p2_reg[60]_0 ;
  wire [60:0]\data_p2_reg[60]_1 ;
  wire [60:0]\data_p2_reg[60]_2 ;
  wire [60:0]\data_p2_reg[60]_3 ;
  wire [60:0]\data_p2_reg[60]_4 ;
  wire [60:0]\data_p2_reg[60]_5 ;
  wire [60:0]\data_p2_reg[60]_6 ;
  wire [60:0]\data_p2_reg[60]_7 ;
  wire [9:0]full_n_i_7;
  wire full_n_i_7_0;
  wire gmem_AWADDR1;
  wire gmem_AWADDR1136_out;
  wire gmem_AWADDR1144_out;
  wire gmem_AWADDR1152_out;
  wire gmem_AWADDR1160_out;
  wire gmem_AWADDR1168_out;
  wire gmem_AWADDR1176_out;
  wire gmem_AWADDR1184_out;
  wire gmem_AWVALID;
  wire gmem_WDATA50_out;
  wire gmem_WDATA51_out;
  wire gmem_WDATA52_out;
  wire gmem_WDATA53_out;
  wire icmp_ln59_10_reg_2328;
  wire \icmp_ln59_10_reg_2328_reg[0] ;
  wire icmp_ln59_11_reg_2344;
  wire icmp_ln59_1_fu_849_p2;
  wire icmp_ln59_1_reg_2130;
  wire \icmp_ln59_1_reg_2130_reg[0] ;
  wire \icmp_ln59_1_reg_2130_reg[0]_0 ;
  wire \icmp_ln59_1_reg_2130_reg[0]_1 ;
  wire [0:0]\icmp_ln59_1_reg_2130_reg[0]_2 ;
  wire [0:0]\icmp_ln59_1_reg_2130_reg[0]_3 ;
  wire icmp_ln59_2_reg_2152;
  wire icmp_ln59_3_reg_2174;
  wire icmp_ln59_4_reg_2196;
  wire icmp_ln59_5_reg_2218;
  wire icmp_ln59_6_reg_2240;
  wire \icmp_ln59_6_reg_2240_reg[0] ;
  wire icmp_ln59_7_reg_2262;
  wire icmp_ln59_8_reg_2284;
  wire icmp_ln59_9_reg_2306;
  wire icmp_ln59_fu_744_p2;
  wire icmp_ln59_reg_2108;
  wire \icmp_ln59_reg_2108_reg[0] ;
  wire load_p1;
  wire load_p2;
  wire mad_R_o_stream_TVALID_int_regslice;
  wire mem_reg;
  wire mem_reg_0;
  wire mem_reg_1;
  wire mem_reg_2;
  wire mem_reg_i_333_n_0;
  wire mem_reg_i_335_n_0;
  wire mem_reg_i_336_n_0;
  wire mem_reg_i_337_n_0;
  wire [1:0]next__0;
  wire p_161_in;
  wire p_171_in;
  wire p_177_in;
  wire p_185_in;
  wire p_187_in;
  wire p_198_in;
  wire p_200_in;
  wire p_206_in;
  wire p_207_in;
  wire p_212_in;
  wire p_50_in;
  wire p_52_in;
  wire p_53_in;
  wire p_54_in;
  wire p_55_in;
  wire p_56_in;
  wire p_59_in;
  wire push;
  wire push_0;
  wire \q_tmp_reg[0] ;
  wire \q_tmp_reg[0]_0 ;
  wire \q_tmp_reg[0]_1 ;
  wire \q_tmp_reg[0]_2 ;
  wire raw_data_im_o_stream_TVALID_int_regslice;
  wire raw_data_real_1_o_stream_TVALID_int_regslice;
  wire raw_data_real_o_stream_TVALID_int_regslice;
  wire rs2f_wreq_ack;
  wire rs2f_wreq_valid;
  wire s_ready_t_i_1_n_0;
  wire s_ready_t_reg_0;
  wire s_ready_t_reg_1;
  wire s_ready_t_reg_2;
  wire s_ready_t_reg_3;
  wire s_ready_t_reg_4;
  wire s_ready_t_reg_5;
  wire s_ready_t_reg_6;
  wire s_ready_t_reg_7;
  wire [1:1]state;
  wire \state[0]_i_1_n_0 ;
  wire \state[1]_i_1_n_0 ;
  wire [1:0]state__0;
  wire std_R_o_stream_TVALID_int_regslice;
  wire \waddr[7]_i_3_n_0 ;
  wire \waddr[7]_i_7_n_0 ;
  wire \waddr[7]_i_8_n_0 ;

  LUT4 #(
    .INIT(16'h0602)) 
    \FSM_sequential_state[0]_i_1__0 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(rs2f_wreq_ack),
        .I3(gmem_AWVALID),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair534" *) 
  LUT5 #(
    .INIT(32'h3E020C30)) 
    \FSM_sequential_state[1]_i_1 
       (.I0(s_ready_t_reg_0),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(rs2f_wreq_ack),
        .I4(gmem_AWVALID),
        .O(next__0[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \FSM_sequential_state[1]_i_2 
       (.I0(\data_p2_reg[0]_0 ),
        .I1(gmem_AWADDR1168_out),
        .I2(\FSM_sequential_state[1]_i_4_n_0 ),
        .I3(\data_p2[60]_i_5_n_0 ),
        .I4(\data_p2_reg[0]_1 ),
        .I5(\data_p2[60]_i_3_n_0 ),
        .O(gmem_AWVALID));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \FSM_sequential_state[1]_i_3 
       (.I0(full_n_i_7[6]),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(p_171_in),
        .I3(s_ready_t_reg_0),
        .I4(\FSM_sequential_state[1]_i_2_0 ),
        .I5(gmem_WDATA53_out),
        .O(gmem_AWADDR1168_out));
  LUT5 #(
    .INIT(32'hEAAAAAAA)) 
    \FSM_sequential_state[1]_i_4 
       (.I0(gmem_AWADDR1184_out),
        .I1(p_59_in),
        .I2(and_ln58_7_reg_2258),
        .I3(icmp_ln59_7_reg_2262),
        .I4(ap_enable_reg_pp0_iter0),
        .O(\FSM_sequential_state[1]_i_4_n_0 ));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  LUT4 #(
    .INIT(16'h8F80)) 
    \and_ln58_1_reg_2126[0]_i_1 
       (.I0(\icmp_ln59_1_reg_2130_reg[0]_2 ),
        .I1(\icmp_ln59_1_reg_2130_reg[0]_3 ),
        .I2(p_56_in),
        .I3(and_ln58_1_reg_2126),
        .O(\and_ln58_1_reg_2126_reg[0] ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \and_ln58_reg_2104[0]_i_1 
       (.I0(\and_ln58_reg_2104_reg[0]_0 ),
        .I1(\and_ln58_reg_2104_reg[0]_1 ),
        .I2(p_50_in),
        .I3(and_ln58_reg_2104),
        .O(\and_ln58_reg_2104_reg[0] ));
  LUT6 #(
    .INIT(64'h55555555F755F7F7)) 
    \ap_CS_fsm[10]_i_3 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\ap_CS_fsm_reg[11]_0 ),
        .I2(s_ready_t_reg_0),
        .I3(\q_tmp_reg[0]_0 ),
        .I4(p_171_in),
        .I5(gmem_WDATA52_out),
        .O(ap_block_pp0_stage8_11001));
  LUT6 #(
    .INIT(64'h55555555F755F7F7)) 
    \ap_CS_fsm[11]_i_3 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(p_187_in),
        .I2(s_ready_t_reg_0),
        .I3(\q_tmp_reg[0]_0 ),
        .I4(\ap_CS_fsm_reg[11]_0 ),
        .I5(gmem_WDATA51_out),
        .O(ap_block_pp0_stage9_11001));
  LUT6 #(
    .INIT(64'h55555555F755F7F7)) 
    \ap_CS_fsm[12]_i_3 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(p_200_in),
        .I2(s_ready_t_reg_0),
        .I3(\q_tmp_reg[0]_0 ),
        .I4(p_187_in),
        .I5(gmem_WDATA50_out),
        .O(ap_block_pp0_stage10_11001));
  (* SOFT_HLUTNM = "soft_lutpair541" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \ap_CS_fsm[13]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\ap_CS_fsm_reg[13] ),
        .I2(ap_block_pp0_stage6_subdone),
        .I3(full_n_i_7[5]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'h0000000075777777)) 
    \ap_CS_fsm[13]_i_2 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(s_ready_t_reg_4),
        .I2(\q_tmp_reg[0]_0 ),
        .I3(icmp_ln59_4_reg_2196),
        .I4(and_ln58_4_reg_2192),
        .I5(ap_block_pp0_stage6_110011),
        .O(ap_block_pp0_stage6_subdone));
  LUT5 #(
    .INIT(32'h40FF4040)) 
    \ap_CS_fsm[13]_i_3 
       (.I0(s_ready_t_reg_0),
        .I1(icmp_ln59_5_reg_2218),
        .I2(and_ln58_5_reg_2214),
        .I3(std_R_o_stream_TVALID_int_regslice),
        .I4(and_ln58_4_reg_2192),
        .O(s_ready_t_reg_4));
  (* SOFT_HLUTNM = "soft_lutpair542" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \ap_CS_fsm[1]_i_5 
       (.I0(icmp_ln59_10_reg_2328),
        .I1(and_ln58_10_reg_2324),
        .I2(s_ready_t_reg_0),
        .O(\icmp_ln59_10_reg_2328_reg[0] ));
  LUT6 #(
    .INIT(64'h40FF404040404040)) 
    \ap_CS_fsm[2]_i_4 
       (.I0(s_ready_t_reg_0),
        .I1(and_ln58_11_reg_2340),
        .I2(icmp_ln59_11_reg_2344),
        .I3(\ap_CS_fsm[2]_i_3 ),
        .I4(icmp_ln59_5_reg_2218),
        .I5(and_ln58_5_reg_2214),
        .O(s_ready_t_reg_5));
  LUT6 #(
    .INIT(64'h0000000022220222)) 
    \ap_CS_fsm[3]_i_3 
       (.I0(full_n_i_7[1]),
        .I1(s_ready_t_reg_6),
        .I2(p_212_in),
        .I3(\ap_CS_fsm_reg[13] ),
        .I4(\q_tmp_reg[0]_0 ),
        .I5(\icmp_ln59_1_reg_2130_reg[0]_1 ),
        .O(p_56_in));
  (* SOFT_HLUTNM = "soft_lutpair540" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \ap_CS_fsm[3]_i_5 
       (.I0(s_ready_t_reg_0),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(and_ln58_reg_2104),
        .I3(icmp_ln59_reg_2108),
        .O(s_ready_t_reg_6));
  LUT3 #(
    .INIT(8'hF8)) 
    \ap_CS_fsm[4]_i_1 
       (.I0(\ap_CS_fsm[4]_i_2_n_0 ),
        .I1(full_n_i_7[2]),
        .I2(p_55_in),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFBAAA0000)) 
    \ap_CS_fsm[4]_i_2 
       (.I0(s_ready_t_reg_3),
        .I1(\q_tmp_reg[0]_0 ),
        .I2(and_ln58_1_reg_2126),
        .I3(icmp_ln59_1_reg_2130),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_block_pp0_stage3_110011),
        .O(\ap_CS_fsm[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair540" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[4]_i_4 
       (.I0(icmp_ln59_reg_2108),
        .I1(and_ln58_reg_2104),
        .O(p_161_in));
  LUT5 #(
    .INIT(32'h40FF4040)) 
    \ap_CS_fsm[4]_i_5 
       (.I0(s_ready_t_reg_0),
        .I1(and_ln58_1_reg_2126),
        .I2(icmp_ln59_1_reg_2130),
        .I3(raw_data_im_o_stream_TVALID_int_regslice),
        .I4(and_ln58_reg_2104),
        .O(s_ready_t_reg_7));
  LUT3 #(
    .INIT(8'hF8)) 
    \ap_CS_fsm[5]_i_1 
       (.I0(\ap_CS_fsm[5]_i_2_n_0 ),
        .I1(full_n_i_7[3]),
        .I2(p_54_in),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFBAAA0000)) 
    \ap_CS_fsm[5]_i_2 
       (.I0(s_ready_t_reg_1),
        .I1(\q_tmp_reg[0]_0 ),
        .I2(icmp_ln59_2_reg_2152),
        .I3(and_ln58_2_reg_2148),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_block_pp0_stage4_110011),
        .O(\ap_CS_fsm[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair532" *) 
  LUT5 #(
    .INIT(32'h40FF4040)) 
    \ap_CS_fsm[5]_i_6 
       (.I0(s_ready_t_reg_0),
        .I1(icmp_ln59_2_reg_2152),
        .I2(and_ln58_2_reg_2148),
        .I3(raw_data_real_o_stream_TVALID_int_regslice),
        .I4(and_ln58_1_reg_2126),
        .O(s_ready_t_reg_3));
  LUT3 #(
    .INIT(8'hF8)) 
    \ap_CS_fsm[6]_i_1 
       (.I0(\ap_CS_fsm[6]_i_2_n_0 ),
        .I1(full_n_i_7[4]),
        .I2(p_53_in),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFBAAA0000)) 
    \ap_CS_fsm[6]_i_2 
       (.I0(s_ready_t_reg_2),
        .I1(\q_tmp_reg[0]_0 ),
        .I2(icmp_ln59_3_reg_2174),
        .I3(and_ln58_3_reg_2170),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_block_pp0_stage5_110011),
        .O(\ap_CS_fsm[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair532" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[6]_i_5 
       (.I0(icmp_ln59_2_reg_2152),
        .I1(and_ln58_2_reg_2148),
        .O(p_177_in));
  (* SOFT_HLUTNM = "soft_lutpair530" *) 
  LUT5 #(
    .INIT(32'h40FF4040)) 
    \ap_CS_fsm[6]_i_6 
       (.I0(s_ready_t_reg_0),
        .I1(icmp_ln59_3_reg_2174),
        .I2(and_ln58_3_reg_2170),
        .I3(mad_R_o_stream_TVALID_int_regslice),
        .I4(and_ln58_2_reg_2148),
        .O(s_ready_t_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair541" *) 
  LUT3 #(
    .INIT(8'hF2)) 
    \ap_CS_fsm[7]_i_1 
       (.I0(full_n_i_7[5]),
        .I1(ap_block_pp0_stage6_subdone),
        .I2(p_52_in),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair531" *) 
  LUT5 #(
    .INIT(32'h40FF4040)) 
    \ap_CS_fsm[7]_i_4 
       (.I0(s_ready_t_reg_0),
        .I1(icmp_ln59_4_reg_2196),
        .I2(and_ln58_4_reg_2192),
        .I3(raw_data_real_1_o_stream_TVALID_int_regslice),
        .I4(and_ln58_3_reg_2170),
        .O(s_ready_t_reg_2));
  LUT6 #(
    .INIT(64'hFF08880888088808)) 
    \ap_CS_fsm[8]_i_1 
       (.I0(full_n_i_7[5]),
        .I1(ap_block_pp0_stage6_subdone),
        .I2(\ap_CS_fsm_reg[13] ),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_block_pp0_stage7_110011),
        .I5(full_n_i_7[6]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'h55555555F755F7F7)) 
    \ap_CS_fsm[9]_i_3 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(p_171_in),
        .I2(s_ready_t_reg_0),
        .I3(\q_tmp_reg[0]_0 ),
        .I4(p_206_in),
        .I5(gmem_WDATA53_out),
        .O(ap_block_pp0_stage7_11001));
  (* SOFT_HLUTNM = "soft_lutpair538" *) 
  LUT5 #(
    .INIT(32'h8FFF8000)) 
    \ap_phi_reg_pp0_iter0_retval_0_i25_reg_575[0]_i_1 
       (.I0(\icmp_ln59_1_reg_2130_reg[0]_2 ),
        .I1(\icmp_ln59_1_reg_2130_reg[0]_3 ),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(p_56_in),
        .I4(ap_phi_reg_pp0_iter0_retval_0_i25_reg_575),
        .O(ap_enable_reg_pp0_iter0_reg));
  (* SOFT_HLUTNM = "soft_lutpair539" *) 
  LUT5 #(
    .INIT(32'h8FFF8000)) 
    \ap_phi_reg_pp0_iter0_shouldContinue_1_reg_562[0]_i_1 
       (.I0(\and_ln58_reg_2104_reg[0]_0 ),
        .I1(\and_ln58_reg_2104_reg[0]_1 ),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(p_50_in),
        .I4(ap_phi_reg_pp0_iter0_shouldContinue_1_reg_562),
        .O(ap_enable_reg_pp0_iter0_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair528" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \current_factor_10[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\and_ln58_reg_2104_reg[0]_0 ),
        .I2(\and_ln58_reg_2104_reg[0]_1 ),
        .I3(p_50_in),
        .I4(\current_factor_10_reg[0] ),
        .O(current_factor_100));
  (* SOFT_HLUTNM = "soft_lutpair529" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \current_factor_9[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\icmp_ln59_1_reg_2130_reg[0]_2 ),
        .I2(\icmp_ln59_1_reg_2130_reg[0]_3 ),
        .I3(p_56_in),
        .I4(\current_factor_9_reg[0] ),
        .O(current_factor_90));
  (* SOFT_HLUTNM = "soft_lutpair528" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \current_rate_10[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\and_ln58_reg_2104_reg[0]_0 ),
        .I2(\and_ln58_reg_2104_reg[0]_1 ),
        .I3(p_50_in),
        .I4(\current_factor_10_reg[0] ),
        .O(current_rate_10));
  (* SOFT_HLUTNM = "soft_lutpair539" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \current_rate_10[0]_i_2 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\and_ln58_reg_2104_reg[0]_0 ),
        .I2(\and_ln58_reg_2104_reg[0]_1 ),
        .I3(p_50_in),
        .O(ap_condition_1085));
  (* SOFT_HLUTNM = "soft_lutpair529" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \current_rate_9[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\icmp_ln59_1_reg_2130_reg[0]_2 ),
        .I2(\icmp_ln59_1_reg_2130_reg[0]_3 ),
        .I3(p_56_in),
        .I4(\current_factor_9_reg[0] ),
        .O(current_rate_9));
  (* SOFT_HLUTNM = "soft_lutpair538" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \current_rate_9[0]_i_2 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\icmp_ln59_1_reg_2130_reg[0]_2 ),
        .I2(\icmp_ln59_1_reg_2130_reg[0]_3 ),
        .I3(p_56_in),
        .O(ap_condition_1092));
  LUT6 #(
    .INIT(64'hB888B888B888B8BB)) 
    \data_p1[0]_i_1 
       (.I0(data_p2[0]),
        .I1(\data_p1[60]_i_3_n_0 ),
        .I2(\data_p1_reg[0]_0 ),
        .I3(\data_p1_reg[0]_1 ),
        .I4(\data_p1[0]_i_2_n_0 ),
        .I5(\data_p2[0]_i_5_n_0 ),
        .O(\data_p1[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF150015001500)) 
    \data_p1[0]_i_2 
       (.I0(\data_p1[0]_i_3_n_0 ),
        .I1(gmem_AWADDR1160_out),
        .I2(\data_p1_reg[60]_1 [0]),
        .I3(\data_p2[60]_i_23_n_0 ),
        .I4(\data_p1_reg[0]_2 ),
        .I5(\data_p2[60]_i_21_n_0 ),
        .O(\data_p1[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAC000)) 
    \data_p1[0]_i_3 
       (.I0(\data_p2_reg[60]_0 [0]),
        .I1(\data_p2_reg[60]_1 [0]),
        .I2(p_53_in),
        .I3(\data_p1[60]_i_7_n_0 ),
        .I4(gmem_AWADDR1152_out),
        .I5(gmem_AWADDR1160_out),
        .O(\data_p1[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hB888B888B888B8BB)) 
    \data_p1[10]_i_1 
       (.I0(data_p2[10]),
        .I1(\data_p1[60]_i_3_n_0 ),
        .I2(\data_p1_reg[10]_0 ),
        .I3(\data_p1_reg[0]_1 ),
        .I4(\data_p1[10]_i_2_n_0 ),
        .I5(\data_p2[10]_i_5_n_0 ),
        .O(\data_p1[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF150015001500)) 
    \data_p1[10]_i_2 
       (.I0(\data_p1[10]_i_3_n_0 ),
        .I1(gmem_AWADDR1160_out),
        .I2(\data_p1_reg[60]_1 [10]),
        .I3(\data_p2[60]_i_23_n_0 ),
        .I4(\data_p1_reg[10]_1 ),
        .I5(\data_p2[60]_i_21_n_0 ),
        .O(\data_p1[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAC000)) 
    \data_p1[10]_i_3 
       (.I0(\data_p2_reg[60]_0 [10]),
        .I1(\data_p2_reg[60]_1 [10]),
        .I2(p_53_in),
        .I3(\data_p1[60]_i_7_n_0 ),
        .I4(gmem_AWADDR1152_out),
        .I5(gmem_AWADDR1160_out),
        .O(\data_p1[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hB888B888B888B8BB)) 
    \data_p1[11]_i_1 
       (.I0(data_p2[11]),
        .I1(\data_p1[60]_i_3_n_0 ),
        .I2(\data_p1_reg[11]_0 ),
        .I3(\data_p1_reg[0]_1 ),
        .I4(\data_p1[11]_i_2_n_0 ),
        .I5(\data_p2[11]_i_5_n_0 ),
        .O(\data_p1[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF150015001500)) 
    \data_p1[11]_i_2 
       (.I0(\data_p1[11]_i_3_n_0 ),
        .I1(gmem_AWADDR1160_out),
        .I2(\data_p1_reg[60]_1 [11]),
        .I3(\data_p2[60]_i_23_n_0 ),
        .I4(\data_p1_reg[11]_1 ),
        .I5(\data_p2[60]_i_21_n_0 ),
        .O(\data_p1[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAC000)) 
    \data_p1[11]_i_3 
       (.I0(\data_p2_reg[60]_0 [11]),
        .I1(\data_p2_reg[60]_1 [11]),
        .I2(p_53_in),
        .I3(\data_p1[60]_i_7_n_0 ),
        .I4(gmem_AWADDR1152_out),
        .I5(gmem_AWADDR1160_out),
        .O(\data_p1[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hB888B888B888B8BB)) 
    \data_p1[12]_i_1 
       (.I0(data_p2[12]),
        .I1(\data_p1[60]_i_3_n_0 ),
        .I2(\data_p1_reg[12]_0 ),
        .I3(\data_p1_reg[0]_1 ),
        .I4(\data_p1[12]_i_2_n_0 ),
        .I5(\data_p2[12]_i_5_n_0 ),
        .O(\data_p1[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF150015001500)) 
    \data_p1[12]_i_2 
       (.I0(\data_p1[12]_i_3_n_0 ),
        .I1(gmem_AWADDR1160_out),
        .I2(\data_p1_reg[60]_1 [12]),
        .I3(\data_p2[60]_i_23_n_0 ),
        .I4(\data_p1_reg[12]_1 ),
        .I5(\data_p2[60]_i_21_n_0 ),
        .O(\data_p1[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAC000)) 
    \data_p1[12]_i_3 
       (.I0(\data_p2_reg[60]_0 [12]),
        .I1(\data_p2_reg[60]_1 [12]),
        .I2(p_53_in),
        .I3(\data_p1[60]_i_7_n_0 ),
        .I4(gmem_AWADDR1152_out),
        .I5(gmem_AWADDR1160_out),
        .O(\data_p1[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hB888B888B888B8BB)) 
    \data_p1[13]_i_1 
       (.I0(data_p2[13]),
        .I1(\data_p1[60]_i_3_n_0 ),
        .I2(\data_p1_reg[13]_0 ),
        .I3(\data_p1_reg[0]_1 ),
        .I4(\data_p1[13]_i_2_n_0 ),
        .I5(\data_p2[13]_i_5_n_0 ),
        .O(\data_p1[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF150015001500)) 
    \data_p1[13]_i_2 
       (.I0(\data_p1[13]_i_3_n_0 ),
        .I1(gmem_AWADDR1160_out),
        .I2(\data_p1_reg[60]_1 [13]),
        .I3(\data_p2[60]_i_23_n_0 ),
        .I4(\data_p1_reg[13]_1 ),
        .I5(\data_p2[60]_i_21_n_0 ),
        .O(\data_p1[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAC000)) 
    \data_p1[13]_i_3 
       (.I0(\data_p2_reg[60]_0 [13]),
        .I1(\data_p2_reg[60]_1 [13]),
        .I2(p_53_in),
        .I3(\data_p1[60]_i_7_n_0 ),
        .I4(gmem_AWADDR1152_out),
        .I5(gmem_AWADDR1160_out),
        .O(\data_p1[13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hB888B888B888B8BB)) 
    \data_p1[14]_i_1 
       (.I0(data_p2[14]),
        .I1(\data_p1[60]_i_3_n_0 ),
        .I2(\data_p1_reg[14]_0 ),
        .I3(\data_p1_reg[0]_1 ),
        .I4(\data_p1[14]_i_2_n_0 ),
        .I5(\data_p2[14]_i_5_n_0 ),
        .O(\data_p1[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF150015001500)) 
    \data_p1[14]_i_2 
       (.I0(\data_p1[14]_i_3_n_0 ),
        .I1(gmem_AWADDR1160_out),
        .I2(\data_p1_reg[60]_1 [14]),
        .I3(\data_p2[60]_i_23_n_0 ),
        .I4(\data_p1_reg[14]_1 ),
        .I5(\data_p2[60]_i_21_n_0 ),
        .O(\data_p1[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAC000)) 
    \data_p1[14]_i_3 
       (.I0(\data_p2_reg[60]_0 [14]),
        .I1(\data_p2_reg[60]_1 [14]),
        .I2(p_53_in),
        .I3(\data_p1[60]_i_7_n_0 ),
        .I4(gmem_AWADDR1152_out),
        .I5(gmem_AWADDR1160_out),
        .O(\data_p1[14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hB888B888B888B8BB)) 
    \data_p1[15]_i_1 
       (.I0(data_p2[15]),
        .I1(\data_p1[60]_i_3_n_0 ),
        .I2(\data_p1_reg[15]_0 ),
        .I3(\data_p1_reg[0]_1 ),
        .I4(\data_p1[15]_i_2_n_0 ),
        .I5(\data_p2[15]_i_5_n_0 ),
        .O(\data_p1[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF150015001500)) 
    \data_p1[15]_i_2 
       (.I0(\data_p1[15]_i_3_n_0 ),
        .I1(gmem_AWADDR1160_out),
        .I2(\data_p1_reg[60]_1 [15]),
        .I3(\data_p2[60]_i_23_n_0 ),
        .I4(\data_p1_reg[15]_1 ),
        .I5(\data_p2[60]_i_21_n_0 ),
        .O(\data_p1[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAC000)) 
    \data_p1[15]_i_3 
       (.I0(\data_p2_reg[60]_0 [15]),
        .I1(\data_p2_reg[60]_1 [15]),
        .I2(p_53_in),
        .I3(\data_p1[60]_i_7_n_0 ),
        .I4(gmem_AWADDR1152_out),
        .I5(gmem_AWADDR1160_out),
        .O(\data_p1[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hB888B888B888B8BB)) 
    \data_p1[16]_i_1 
       (.I0(data_p2[16]),
        .I1(\data_p1[60]_i_3_n_0 ),
        .I2(\data_p1_reg[16]_0 ),
        .I3(\data_p1_reg[0]_1 ),
        .I4(\data_p1[16]_i_2_n_0 ),
        .I5(\data_p2[16]_i_5_n_0 ),
        .O(\data_p1[16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF150015001500)) 
    \data_p1[16]_i_2 
       (.I0(\data_p1[16]_i_3_n_0 ),
        .I1(gmem_AWADDR1160_out),
        .I2(\data_p1_reg[60]_1 [16]),
        .I3(\data_p2[60]_i_23_n_0 ),
        .I4(\data_p1_reg[16]_1 ),
        .I5(\data_p2[60]_i_21_n_0 ),
        .O(\data_p1[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAC000)) 
    \data_p1[16]_i_3 
       (.I0(\data_p2_reg[60]_0 [16]),
        .I1(\data_p2_reg[60]_1 [16]),
        .I2(p_53_in),
        .I3(\data_p1[60]_i_7_n_0 ),
        .I4(gmem_AWADDR1152_out),
        .I5(gmem_AWADDR1160_out),
        .O(\data_p1[16]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hB888B888B888B8BB)) 
    \data_p1[17]_i_1 
       (.I0(data_p2[17]),
        .I1(\data_p1[60]_i_3_n_0 ),
        .I2(\data_p1_reg[17]_0 ),
        .I3(\data_p1_reg[0]_1 ),
        .I4(\data_p1[17]_i_2_n_0 ),
        .I5(\data_p2[17]_i_5_n_0 ),
        .O(\data_p1[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF150015001500)) 
    \data_p1[17]_i_2 
       (.I0(\data_p1[17]_i_3_n_0 ),
        .I1(gmem_AWADDR1160_out),
        .I2(\data_p1_reg[60]_1 [17]),
        .I3(\data_p2[60]_i_23_n_0 ),
        .I4(\data_p1_reg[17]_1 ),
        .I5(\data_p2[60]_i_21_n_0 ),
        .O(\data_p1[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAC000)) 
    \data_p1[17]_i_3 
       (.I0(\data_p2_reg[60]_0 [17]),
        .I1(\data_p2_reg[60]_1 [17]),
        .I2(p_53_in),
        .I3(\data_p1[60]_i_7_n_0 ),
        .I4(gmem_AWADDR1152_out),
        .I5(gmem_AWADDR1160_out),
        .O(\data_p1[17]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hB888B888B888B8BB)) 
    \data_p1[18]_i_1 
       (.I0(data_p2[18]),
        .I1(\data_p1[60]_i_3_n_0 ),
        .I2(\data_p1_reg[18]_0 ),
        .I3(\data_p1_reg[0]_1 ),
        .I4(\data_p1[18]_i_2_n_0 ),
        .I5(\data_p2[18]_i_5_n_0 ),
        .O(\data_p1[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF150015001500)) 
    \data_p1[18]_i_2 
       (.I0(\data_p1[18]_i_3_n_0 ),
        .I1(gmem_AWADDR1160_out),
        .I2(\data_p1_reg[60]_1 [18]),
        .I3(\data_p2[60]_i_23_n_0 ),
        .I4(\data_p1_reg[18]_1 ),
        .I5(\data_p2[60]_i_21_n_0 ),
        .O(\data_p1[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAC000)) 
    \data_p1[18]_i_3 
       (.I0(\data_p2_reg[60]_0 [18]),
        .I1(\data_p2_reg[60]_1 [18]),
        .I2(p_53_in),
        .I3(\data_p1[60]_i_7_n_0 ),
        .I4(gmem_AWADDR1152_out),
        .I5(gmem_AWADDR1160_out),
        .O(\data_p1[18]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hB888B888B888B8BB)) 
    \data_p1[19]_i_1 
       (.I0(data_p2[19]),
        .I1(\data_p1[60]_i_3_n_0 ),
        .I2(\data_p1_reg[19]_0 ),
        .I3(\data_p1_reg[0]_1 ),
        .I4(\data_p1[19]_i_2_n_0 ),
        .I5(\data_p2[19]_i_5_n_0 ),
        .O(\data_p1[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF150015001500)) 
    \data_p1[19]_i_2 
       (.I0(\data_p1[19]_i_3_n_0 ),
        .I1(gmem_AWADDR1160_out),
        .I2(\data_p1_reg[60]_1 [19]),
        .I3(\data_p2[60]_i_23_n_0 ),
        .I4(\data_p1_reg[19]_1 ),
        .I5(\data_p2[60]_i_21_n_0 ),
        .O(\data_p1[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAC000)) 
    \data_p1[19]_i_3 
       (.I0(\data_p2_reg[60]_0 [19]),
        .I1(\data_p2_reg[60]_1 [19]),
        .I2(p_53_in),
        .I3(\data_p1[60]_i_7_n_0 ),
        .I4(gmem_AWADDR1152_out),
        .I5(gmem_AWADDR1160_out),
        .O(\data_p1[19]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hB888B888B888B8BB)) 
    \data_p1[1]_i_1 
       (.I0(data_p2[1]),
        .I1(\data_p1[60]_i_3_n_0 ),
        .I2(\data_p1_reg[1]_0 ),
        .I3(\data_p1_reg[0]_1 ),
        .I4(\data_p1[1]_i_2_n_0 ),
        .I5(\data_p2[1]_i_5_n_0 ),
        .O(\data_p1[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF150015001500)) 
    \data_p1[1]_i_2 
       (.I0(\data_p1[1]_i_3_n_0 ),
        .I1(gmem_AWADDR1160_out),
        .I2(\data_p1_reg[60]_1 [1]),
        .I3(\data_p2[60]_i_23_n_0 ),
        .I4(\data_p1_reg[1]_1 ),
        .I5(\data_p2[60]_i_21_n_0 ),
        .O(\data_p1[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAC000)) 
    \data_p1[1]_i_3 
       (.I0(\data_p2_reg[60]_0 [1]),
        .I1(\data_p2_reg[60]_1 [1]),
        .I2(p_53_in),
        .I3(\data_p1[60]_i_7_n_0 ),
        .I4(gmem_AWADDR1152_out),
        .I5(gmem_AWADDR1160_out),
        .O(\data_p1[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hB888B888B888B8BB)) 
    \data_p1[20]_i_1 
       (.I0(data_p2[20]),
        .I1(\data_p1[60]_i_3_n_0 ),
        .I2(\data_p1_reg[20]_0 ),
        .I3(\data_p1_reg[0]_1 ),
        .I4(\data_p1[20]_i_2_n_0 ),
        .I5(\data_p2[20]_i_5_n_0 ),
        .O(\data_p1[20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF150015001500)) 
    \data_p1[20]_i_2 
       (.I0(\data_p1[20]_i_3_n_0 ),
        .I1(gmem_AWADDR1160_out),
        .I2(\data_p1_reg[60]_1 [20]),
        .I3(\data_p2[60]_i_23_n_0 ),
        .I4(\data_p1_reg[20]_1 ),
        .I5(\data_p2[60]_i_21_n_0 ),
        .O(\data_p1[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAC000)) 
    \data_p1[20]_i_3 
       (.I0(\data_p2_reg[60]_0 [20]),
        .I1(\data_p2_reg[60]_1 [20]),
        .I2(p_53_in),
        .I3(\data_p1[60]_i_7_n_0 ),
        .I4(gmem_AWADDR1152_out),
        .I5(gmem_AWADDR1160_out),
        .O(\data_p1[20]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hB888B888B888B8BB)) 
    \data_p1[21]_i_1 
       (.I0(data_p2[21]),
        .I1(\data_p1[60]_i_3_n_0 ),
        .I2(\data_p1_reg[21]_0 ),
        .I3(\data_p1_reg[0]_1 ),
        .I4(\data_p1[21]_i_2_n_0 ),
        .I5(\data_p2[21]_i_5_n_0 ),
        .O(\data_p1[21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF150015001500)) 
    \data_p1[21]_i_2 
       (.I0(\data_p1[21]_i_3_n_0 ),
        .I1(gmem_AWADDR1160_out),
        .I2(\data_p1_reg[60]_1 [21]),
        .I3(\data_p2[60]_i_23_n_0 ),
        .I4(\data_p1_reg[21]_1 ),
        .I5(\data_p2[60]_i_21_n_0 ),
        .O(\data_p1[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAC000)) 
    \data_p1[21]_i_3 
       (.I0(\data_p2_reg[60]_0 [21]),
        .I1(\data_p2_reg[60]_1 [21]),
        .I2(p_53_in),
        .I3(\data_p1[60]_i_7_n_0 ),
        .I4(gmem_AWADDR1152_out),
        .I5(gmem_AWADDR1160_out),
        .O(\data_p1[21]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hB888B888B888B8BB)) 
    \data_p1[22]_i_1 
       (.I0(data_p2[22]),
        .I1(\data_p1[60]_i_3_n_0 ),
        .I2(\data_p1_reg[22]_0 ),
        .I3(\data_p1_reg[0]_1 ),
        .I4(\data_p1[22]_i_2_n_0 ),
        .I5(\data_p2[22]_i_5_n_0 ),
        .O(\data_p1[22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF150015001500)) 
    \data_p1[22]_i_2 
       (.I0(\data_p1[22]_i_3_n_0 ),
        .I1(gmem_AWADDR1160_out),
        .I2(\data_p1_reg[60]_1 [22]),
        .I3(\data_p2[60]_i_23_n_0 ),
        .I4(\data_p1_reg[22]_1 ),
        .I5(\data_p2[60]_i_21_n_0 ),
        .O(\data_p1[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAC000)) 
    \data_p1[22]_i_3 
       (.I0(\data_p2_reg[60]_0 [22]),
        .I1(\data_p2_reg[60]_1 [22]),
        .I2(p_53_in),
        .I3(\data_p1[60]_i_7_n_0 ),
        .I4(gmem_AWADDR1152_out),
        .I5(gmem_AWADDR1160_out),
        .O(\data_p1[22]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hB888B888B888B8BB)) 
    \data_p1[23]_i_1 
       (.I0(data_p2[23]),
        .I1(\data_p1[60]_i_3_n_0 ),
        .I2(\data_p1_reg[23]_0 ),
        .I3(\data_p1_reg[0]_1 ),
        .I4(\data_p1[23]_i_2_n_0 ),
        .I5(\data_p2[23]_i_5_n_0 ),
        .O(\data_p1[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF150015001500)) 
    \data_p1[23]_i_2 
       (.I0(\data_p1[23]_i_3_n_0 ),
        .I1(gmem_AWADDR1160_out),
        .I2(\data_p1_reg[60]_1 [23]),
        .I3(\data_p2[60]_i_23_n_0 ),
        .I4(\data_p1_reg[23]_1 ),
        .I5(\data_p2[60]_i_21_n_0 ),
        .O(\data_p1[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAC000)) 
    \data_p1[23]_i_3 
       (.I0(\data_p2_reg[60]_0 [23]),
        .I1(\data_p2_reg[60]_1 [23]),
        .I2(p_53_in),
        .I3(\data_p1[60]_i_7_n_0 ),
        .I4(gmem_AWADDR1152_out),
        .I5(gmem_AWADDR1160_out),
        .O(\data_p1[23]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hB888B888B888B8BB)) 
    \data_p1[24]_i_1 
       (.I0(data_p2[24]),
        .I1(\data_p1[60]_i_3_n_0 ),
        .I2(\data_p1_reg[24]_0 ),
        .I3(\data_p1_reg[0]_1 ),
        .I4(\data_p1[24]_i_2_n_0 ),
        .I5(\data_p2[24]_i_5_n_0 ),
        .O(\data_p1[24]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF150015001500)) 
    \data_p1[24]_i_2 
       (.I0(\data_p1[24]_i_3_n_0 ),
        .I1(gmem_AWADDR1160_out),
        .I2(\data_p1_reg[60]_1 [24]),
        .I3(\data_p2[60]_i_23_n_0 ),
        .I4(\data_p1_reg[24]_1 ),
        .I5(\data_p2[60]_i_21_n_0 ),
        .O(\data_p1[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAC000)) 
    \data_p1[24]_i_3 
       (.I0(\data_p2_reg[60]_0 [24]),
        .I1(\data_p2_reg[60]_1 [24]),
        .I2(p_53_in),
        .I3(\data_p1[60]_i_7_n_0 ),
        .I4(gmem_AWADDR1152_out),
        .I5(gmem_AWADDR1160_out),
        .O(\data_p1[24]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hB888B888B888B8BB)) 
    \data_p1[25]_i_1 
       (.I0(data_p2[25]),
        .I1(\data_p1[60]_i_3_n_0 ),
        .I2(\data_p1_reg[25]_0 ),
        .I3(\data_p1_reg[0]_1 ),
        .I4(\data_p1[25]_i_2_n_0 ),
        .I5(\data_p2[25]_i_5_n_0 ),
        .O(\data_p1[25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF150015001500)) 
    \data_p1[25]_i_2 
       (.I0(\data_p1[25]_i_3_n_0 ),
        .I1(gmem_AWADDR1160_out),
        .I2(\data_p1_reg[60]_1 [25]),
        .I3(\data_p2[60]_i_23_n_0 ),
        .I4(\data_p1_reg[25]_1 ),
        .I5(\data_p2[60]_i_21_n_0 ),
        .O(\data_p1[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAC000)) 
    \data_p1[25]_i_3 
       (.I0(\data_p2_reg[60]_0 [25]),
        .I1(\data_p2_reg[60]_1 [25]),
        .I2(p_53_in),
        .I3(\data_p1[60]_i_7_n_0 ),
        .I4(gmem_AWADDR1152_out),
        .I5(gmem_AWADDR1160_out),
        .O(\data_p1[25]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hB888B888B888B8BB)) 
    \data_p1[26]_i_1 
       (.I0(data_p2[26]),
        .I1(\data_p1[60]_i_3_n_0 ),
        .I2(\data_p1_reg[26]_0 ),
        .I3(\data_p1_reg[0]_1 ),
        .I4(\data_p1[26]_i_2_n_0 ),
        .I5(\data_p2[26]_i_5_n_0 ),
        .O(\data_p1[26]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF150015001500)) 
    \data_p1[26]_i_2 
       (.I0(\data_p1[26]_i_3_n_0 ),
        .I1(gmem_AWADDR1160_out),
        .I2(\data_p1_reg[60]_1 [26]),
        .I3(\data_p2[60]_i_23_n_0 ),
        .I4(\data_p1_reg[26]_1 ),
        .I5(\data_p2[60]_i_21_n_0 ),
        .O(\data_p1[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAC000)) 
    \data_p1[26]_i_3 
       (.I0(\data_p2_reg[60]_0 [26]),
        .I1(\data_p2_reg[60]_1 [26]),
        .I2(p_53_in),
        .I3(\data_p1[60]_i_7_n_0 ),
        .I4(gmem_AWADDR1152_out),
        .I5(gmem_AWADDR1160_out),
        .O(\data_p1[26]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hB888B888B888B8BB)) 
    \data_p1[27]_i_1 
       (.I0(data_p2[27]),
        .I1(\data_p1[60]_i_3_n_0 ),
        .I2(\data_p1_reg[27]_0 ),
        .I3(\data_p1_reg[0]_1 ),
        .I4(\data_p1[27]_i_2_n_0 ),
        .I5(\data_p2[27]_i_5_n_0 ),
        .O(\data_p1[27]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF150015001500)) 
    \data_p1[27]_i_2 
       (.I0(\data_p1[27]_i_3_n_0 ),
        .I1(gmem_AWADDR1160_out),
        .I2(\data_p1_reg[60]_1 [27]),
        .I3(\data_p2[60]_i_23_n_0 ),
        .I4(\data_p1_reg[27]_1 ),
        .I5(\data_p2[60]_i_21_n_0 ),
        .O(\data_p1[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAC000)) 
    \data_p1[27]_i_3 
       (.I0(\data_p2_reg[60]_0 [27]),
        .I1(\data_p2_reg[60]_1 [27]),
        .I2(p_53_in),
        .I3(\data_p1[60]_i_7_n_0 ),
        .I4(gmem_AWADDR1152_out),
        .I5(gmem_AWADDR1160_out),
        .O(\data_p1[27]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hB888B888B888B8BB)) 
    \data_p1[28]_i_1 
       (.I0(data_p2[28]),
        .I1(\data_p1[60]_i_3_n_0 ),
        .I2(\data_p1_reg[28]_0 ),
        .I3(\data_p1_reg[0]_1 ),
        .I4(\data_p1[28]_i_2_n_0 ),
        .I5(\data_p2[28]_i_5_n_0 ),
        .O(\data_p1[28]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF150015001500)) 
    \data_p1[28]_i_2 
       (.I0(\data_p1[28]_i_3_n_0 ),
        .I1(gmem_AWADDR1160_out),
        .I2(\data_p1_reg[60]_1 [28]),
        .I3(\data_p2[60]_i_23_n_0 ),
        .I4(\data_p1_reg[28]_1 ),
        .I5(\data_p2[60]_i_21_n_0 ),
        .O(\data_p1[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAC000)) 
    \data_p1[28]_i_3 
       (.I0(\data_p2_reg[60]_0 [28]),
        .I1(\data_p2_reg[60]_1 [28]),
        .I2(p_53_in),
        .I3(\data_p1[60]_i_7_n_0 ),
        .I4(gmem_AWADDR1152_out),
        .I5(gmem_AWADDR1160_out),
        .O(\data_p1[28]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hB888B888B888B8BB)) 
    \data_p1[29]_i_1 
       (.I0(data_p2[29]),
        .I1(\data_p1[60]_i_3_n_0 ),
        .I2(\data_p1_reg[29]_0 ),
        .I3(\data_p1_reg[0]_1 ),
        .I4(\data_p1[29]_i_2_n_0 ),
        .I5(\data_p2[29]_i_5_n_0 ),
        .O(\data_p1[29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF150015001500)) 
    \data_p1[29]_i_2 
       (.I0(\data_p1[29]_i_3_n_0 ),
        .I1(gmem_AWADDR1160_out),
        .I2(\data_p1_reg[60]_1 [29]),
        .I3(\data_p2[60]_i_23_n_0 ),
        .I4(\data_p1_reg[29]_1 ),
        .I5(\data_p2[60]_i_21_n_0 ),
        .O(\data_p1[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAC000)) 
    \data_p1[29]_i_3 
       (.I0(\data_p2_reg[60]_0 [29]),
        .I1(\data_p2_reg[60]_1 [29]),
        .I2(p_53_in),
        .I3(\data_p1[60]_i_7_n_0 ),
        .I4(gmem_AWADDR1152_out),
        .I5(gmem_AWADDR1160_out),
        .O(\data_p1[29]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hB888B888B888B8BB)) 
    \data_p1[2]_i_1 
       (.I0(data_p2[2]),
        .I1(\data_p1[60]_i_3_n_0 ),
        .I2(\data_p1_reg[2]_0 ),
        .I3(\data_p1_reg[0]_1 ),
        .I4(\data_p1[2]_i_2_n_0 ),
        .I5(\data_p2[2]_i_5_n_0 ),
        .O(\data_p1[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF150015001500)) 
    \data_p1[2]_i_2 
       (.I0(\data_p1[2]_i_3_n_0 ),
        .I1(gmem_AWADDR1160_out),
        .I2(\data_p1_reg[60]_1 [2]),
        .I3(\data_p2[60]_i_23_n_0 ),
        .I4(\data_p1_reg[2]_1 ),
        .I5(\data_p2[60]_i_21_n_0 ),
        .O(\data_p1[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAC000)) 
    \data_p1[2]_i_3 
       (.I0(\data_p2_reg[60]_0 [2]),
        .I1(\data_p2_reg[60]_1 [2]),
        .I2(p_53_in),
        .I3(\data_p1[60]_i_7_n_0 ),
        .I4(gmem_AWADDR1152_out),
        .I5(gmem_AWADDR1160_out),
        .O(\data_p1[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hB888B888B888B8BB)) 
    \data_p1[30]_i_1 
       (.I0(data_p2[30]),
        .I1(\data_p1[60]_i_3_n_0 ),
        .I2(\data_p1_reg[30]_0 ),
        .I3(\data_p1_reg[0]_1 ),
        .I4(\data_p1[30]_i_2_n_0 ),
        .I5(\data_p2[30]_i_5_n_0 ),
        .O(\data_p1[30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF150015001500)) 
    \data_p1[30]_i_2 
       (.I0(\data_p1[30]_i_3_n_0 ),
        .I1(gmem_AWADDR1160_out),
        .I2(\data_p1_reg[60]_1 [30]),
        .I3(\data_p2[60]_i_23_n_0 ),
        .I4(\data_p1_reg[30]_1 ),
        .I5(\data_p2[60]_i_21_n_0 ),
        .O(\data_p1[30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAC000)) 
    \data_p1[30]_i_3 
       (.I0(\data_p2_reg[60]_0 [30]),
        .I1(\data_p2_reg[60]_1 [30]),
        .I2(p_53_in),
        .I3(\data_p1[60]_i_7_n_0 ),
        .I4(gmem_AWADDR1152_out),
        .I5(gmem_AWADDR1160_out),
        .O(\data_p1[30]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hB888B888B888B8BB)) 
    \data_p1[31]_i_1 
       (.I0(data_p2[31]),
        .I1(\data_p1[60]_i_3_n_0 ),
        .I2(\data_p1_reg[31]_0 ),
        .I3(\data_p1_reg[0]_1 ),
        .I4(\data_p1[31]_i_2_n_0 ),
        .I5(\data_p2[31]_i_5_n_0 ),
        .O(\data_p1[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF150015001500)) 
    \data_p1[31]_i_2 
       (.I0(\data_p1[31]_i_3_n_0 ),
        .I1(gmem_AWADDR1160_out),
        .I2(\data_p1_reg[60]_1 [31]),
        .I3(\data_p2[60]_i_23_n_0 ),
        .I4(\data_p1_reg[31]_1 ),
        .I5(\data_p2[60]_i_21_n_0 ),
        .O(\data_p1[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAC000)) 
    \data_p1[31]_i_3 
       (.I0(\data_p2_reg[60]_0 [31]),
        .I1(\data_p2_reg[60]_1 [31]),
        .I2(p_53_in),
        .I3(\data_p1[60]_i_7_n_0 ),
        .I4(gmem_AWADDR1152_out),
        .I5(gmem_AWADDR1160_out),
        .O(\data_p1[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hB888B888B888B8BB)) 
    \data_p1[32]_i_1 
       (.I0(data_p2[32]),
        .I1(\data_p1[60]_i_3_n_0 ),
        .I2(\data_p1_reg[32]_0 ),
        .I3(\data_p1_reg[0]_1 ),
        .I4(\data_p1[32]_i_2_n_0 ),
        .I5(\data_p2[32]_i_5_n_0 ),
        .O(\data_p1[32]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF150015001500)) 
    \data_p1[32]_i_2 
       (.I0(\data_p1[32]_i_3_n_0 ),
        .I1(gmem_AWADDR1160_out),
        .I2(\data_p1_reg[60]_1 [32]),
        .I3(\data_p2[60]_i_23_n_0 ),
        .I4(\data_p1_reg[32]_1 ),
        .I5(\data_p2[60]_i_21_n_0 ),
        .O(\data_p1[32]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAC000)) 
    \data_p1[32]_i_3 
       (.I0(\data_p2_reg[60]_0 [32]),
        .I1(\data_p2_reg[60]_1 [32]),
        .I2(p_53_in),
        .I3(\data_p1[60]_i_7_n_0 ),
        .I4(gmem_AWADDR1152_out),
        .I5(gmem_AWADDR1160_out),
        .O(\data_p1[32]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hB888B888B888B8BB)) 
    \data_p1[33]_i_1 
       (.I0(data_p2[33]),
        .I1(\data_p1[60]_i_3_n_0 ),
        .I2(\data_p1_reg[33]_0 ),
        .I3(\data_p1_reg[0]_1 ),
        .I4(\data_p1[33]_i_2_n_0 ),
        .I5(\data_p2[33]_i_5_n_0 ),
        .O(\data_p1[33]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF150015001500)) 
    \data_p1[33]_i_2 
       (.I0(\data_p1[33]_i_3_n_0 ),
        .I1(gmem_AWADDR1160_out),
        .I2(\data_p1_reg[60]_1 [33]),
        .I3(\data_p2[60]_i_23_n_0 ),
        .I4(\data_p1_reg[33]_1 ),
        .I5(\data_p2[60]_i_21_n_0 ),
        .O(\data_p1[33]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAC000)) 
    \data_p1[33]_i_3 
       (.I0(\data_p2_reg[60]_0 [33]),
        .I1(\data_p2_reg[60]_1 [33]),
        .I2(p_53_in),
        .I3(\data_p1[60]_i_7_n_0 ),
        .I4(gmem_AWADDR1152_out),
        .I5(gmem_AWADDR1160_out),
        .O(\data_p1[33]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hB888B888B888B8BB)) 
    \data_p1[34]_i_1 
       (.I0(data_p2[34]),
        .I1(\data_p1[60]_i_3_n_0 ),
        .I2(\data_p1_reg[34]_0 ),
        .I3(\data_p1_reg[0]_1 ),
        .I4(\data_p1[34]_i_2_n_0 ),
        .I5(\data_p2[34]_i_5_n_0 ),
        .O(\data_p1[34]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF150015001500)) 
    \data_p1[34]_i_2 
       (.I0(\data_p1[34]_i_3_n_0 ),
        .I1(gmem_AWADDR1160_out),
        .I2(\data_p1_reg[60]_1 [34]),
        .I3(\data_p2[60]_i_23_n_0 ),
        .I4(\data_p1_reg[34]_1 ),
        .I5(\data_p2[60]_i_21_n_0 ),
        .O(\data_p1[34]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAC000)) 
    \data_p1[34]_i_3 
       (.I0(\data_p2_reg[60]_0 [34]),
        .I1(\data_p2_reg[60]_1 [34]),
        .I2(p_53_in),
        .I3(\data_p1[60]_i_7_n_0 ),
        .I4(gmem_AWADDR1152_out),
        .I5(gmem_AWADDR1160_out),
        .O(\data_p1[34]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hB888B888B888B8BB)) 
    \data_p1[35]_i_1 
       (.I0(data_p2[35]),
        .I1(\data_p1[60]_i_3_n_0 ),
        .I2(\data_p1_reg[35]_0 ),
        .I3(\data_p1_reg[0]_1 ),
        .I4(\data_p1[35]_i_2_n_0 ),
        .I5(\data_p2[35]_i_5_n_0 ),
        .O(\data_p1[35]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF150015001500)) 
    \data_p1[35]_i_2 
       (.I0(\data_p1[35]_i_3_n_0 ),
        .I1(gmem_AWADDR1160_out),
        .I2(\data_p1_reg[60]_1 [35]),
        .I3(\data_p2[60]_i_23_n_0 ),
        .I4(\data_p1_reg[35]_1 ),
        .I5(\data_p2[60]_i_21_n_0 ),
        .O(\data_p1[35]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAC000)) 
    \data_p1[35]_i_3 
       (.I0(\data_p2_reg[60]_0 [35]),
        .I1(\data_p2_reg[60]_1 [35]),
        .I2(p_53_in),
        .I3(\data_p1[60]_i_7_n_0 ),
        .I4(gmem_AWADDR1152_out),
        .I5(gmem_AWADDR1160_out),
        .O(\data_p1[35]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hB888B888B888B8BB)) 
    \data_p1[36]_i_1 
       (.I0(data_p2[36]),
        .I1(\data_p1[60]_i_3_n_0 ),
        .I2(\data_p1_reg[36]_0 ),
        .I3(\data_p1_reg[0]_1 ),
        .I4(\data_p1[36]_i_2_n_0 ),
        .I5(\data_p2[36]_i_5_n_0 ),
        .O(\data_p1[36]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF150015001500)) 
    \data_p1[36]_i_2 
       (.I0(\data_p1[36]_i_3_n_0 ),
        .I1(gmem_AWADDR1160_out),
        .I2(\data_p1_reg[60]_1 [36]),
        .I3(\data_p2[60]_i_23_n_0 ),
        .I4(\data_p1_reg[36]_1 ),
        .I5(\data_p2[60]_i_21_n_0 ),
        .O(\data_p1[36]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAC000)) 
    \data_p1[36]_i_3 
       (.I0(\data_p2_reg[60]_0 [36]),
        .I1(\data_p2_reg[60]_1 [36]),
        .I2(p_53_in),
        .I3(\data_p1[60]_i_7_n_0 ),
        .I4(gmem_AWADDR1152_out),
        .I5(gmem_AWADDR1160_out),
        .O(\data_p1[36]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hB888B888B888B8BB)) 
    \data_p1[37]_i_1 
       (.I0(data_p2[37]),
        .I1(\data_p1[60]_i_3_n_0 ),
        .I2(\data_p1_reg[37]_0 ),
        .I3(\data_p1_reg[0]_1 ),
        .I4(\data_p1[37]_i_2_n_0 ),
        .I5(\data_p2[37]_i_5_n_0 ),
        .O(\data_p1[37]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF150015001500)) 
    \data_p1[37]_i_2 
       (.I0(\data_p1[37]_i_3_n_0 ),
        .I1(gmem_AWADDR1160_out),
        .I2(\data_p1_reg[60]_1 [37]),
        .I3(\data_p2[60]_i_23_n_0 ),
        .I4(\data_p1_reg[37]_1 ),
        .I5(\data_p2[60]_i_21_n_0 ),
        .O(\data_p1[37]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAC000)) 
    \data_p1[37]_i_3 
       (.I0(\data_p2_reg[60]_0 [37]),
        .I1(\data_p2_reg[60]_1 [37]),
        .I2(p_53_in),
        .I3(\data_p1[60]_i_7_n_0 ),
        .I4(gmem_AWADDR1152_out),
        .I5(gmem_AWADDR1160_out),
        .O(\data_p1[37]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hB888B888B888B8BB)) 
    \data_p1[38]_i_1 
       (.I0(data_p2[38]),
        .I1(\data_p1[60]_i_3_n_0 ),
        .I2(\data_p1_reg[38]_0 ),
        .I3(\data_p1_reg[0]_1 ),
        .I4(\data_p1[38]_i_2_n_0 ),
        .I5(\data_p2[38]_i_5_n_0 ),
        .O(\data_p1[38]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF150015001500)) 
    \data_p1[38]_i_2 
       (.I0(\data_p1[38]_i_3_n_0 ),
        .I1(gmem_AWADDR1160_out),
        .I2(\data_p1_reg[60]_1 [38]),
        .I3(\data_p2[60]_i_23_n_0 ),
        .I4(\data_p1_reg[38]_1 ),
        .I5(\data_p2[60]_i_21_n_0 ),
        .O(\data_p1[38]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAC000)) 
    \data_p1[38]_i_3 
       (.I0(\data_p2_reg[60]_0 [38]),
        .I1(\data_p2_reg[60]_1 [38]),
        .I2(p_53_in),
        .I3(\data_p1[60]_i_7_n_0 ),
        .I4(gmem_AWADDR1152_out),
        .I5(gmem_AWADDR1160_out),
        .O(\data_p1[38]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hB888B888B888B8BB)) 
    \data_p1[39]_i_1 
       (.I0(data_p2[39]),
        .I1(\data_p1[60]_i_3_n_0 ),
        .I2(\data_p1_reg[39]_0 ),
        .I3(\data_p1_reg[0]_1 ),
        .I4(\data_p1[39]_i_2_n_0 ),
        .I5(\data_p2[39]_i_5_n_0 ),
        .O(\data_p1[39]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF150015001500)) 
    \data_p1[39]_i_2 
       (.I0(\data_p1[39]_i_3_n_0 ),
        .I1(gmem_AWADDR1160_out),
        .I2(\data_p1_reg[60]_1 [39]),
        .I3(\data_p2[60]_i_23_n_0 ),
        .I4(\data_p1_reg[39]_1 ),
        .I5(\data_p2[60]_i_21_n_0 ),
        .O(\data_p1[39]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAC000)) 
    \data_p1[39]_i_3 
       (.I0(\data_p2_reg[60]_0 [39]),
        .I1(\data_p2_reg[60]_1 [39]),
        .I2(p_53_in),
        .I3(\data_p1[60]_i_7_n_0 ),
        .I4(gmem_AWADDR1152_out),
        .I5(gmem_AWADDR1160_out),
        .O(\data_p1[39]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hB888B888B888B8BB)) 
    \data_p1[3]_i_1 
       (.I0(data_p2[3]),
        .I1(\data_p1[60]_i_3_n_0 ),
        .I2(\data_p1_reg[3]_0 ),
        .I3(\data_p1_reg[0]_1 ),
        .I4(\data_p1[3]_i_2_n_0 ),
        .I5(\data_p2[3]_i_5_n_0 ),
        .O(\data_p1[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF150015001500)) 
    \data_p1[3]_i_2 
       (.I0(\data_p1[3]_i_3_n_0 ),
        .I1(gmem_AWADDR1160_out),
        .I2(\data_p1_reg[60]_1 [3]),
        .I3(\data_p2[60]_i_23_n_0 ),
        .I4(\data_p1_reg[3]_1 ),
        .I5(\data_p2[60]_i_21_n_0 ),
        .O(\data_p1[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAC000)) 
    \data_p1[3]_i_3 
       (.I0(\data_p2_reg[60]_0 [3]),
        .I1(\data_p2_reg[60]_1 [3]),
        .I2(p_53_in),
        .I3(\data_p1[60]_i_7_n_0 ),
        .I4(gmem_AWADDR1152_out),
        .I5(gmem_AWADDR1160_out),
        .O(\data_p1[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hB888B888B888B8BB)) 
    \data_p1[40]_i_1 
       (.I0(data_p2[40]),
        .I1(\data_p1[60]_i_3_n_0 ),
        .I2(\data_p1_reg[40]_0 ),
        .I3(\data_p1_reg[0]_1 ),
        .I4(\data_p1[40]_i_2_n_0 ),
        .I5(\data_p2[40]_i_5_n_0 ),
        .O(\data_p1[40]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF150015001500)) 
    \data_p1[40]_i_2 
       (.I0(\data_p1[40]_i_3_n_0 ),
        .I1(gmem_AWADDR1160_out),
        .I2(\data_p1_reg[60]_1 [40]),
        .I3(\data_p2[60]_i_23_n_0 ),
        .I4(\data_p1_reg[40]_1 ),
        .I5(\data_p2[60]_i_21_n_0 ),
        .O(\data_p1[40]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAC000)) 
    \data_p1[40]_i_3 
       (.I0(\data_p2_reg[60]_0 [40]),
        .I1(\data_p2_reg[60]_1 [40]),
        .I2(p_53_in),
        .I3(\data_p1[60]_i_7_n_0 ),
        .I4(gmem_AWADDR1152_out),
        .I5(gmem_AWADDR1160_out),
        .O(\data_p1[40]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hB888B888B888B8BB)) 
    \data_p1[41]_i_1 
       (.I0(data_p2[41]),
        .I1(\data_p1[60]_i_3_n_0 ),
        .I2(\data_p1_reg[41]_0 ),
        .I3(\data_p1_reg[0]_1 ),
        .I4(\data_p1[41]_i_2_n_0 ),
        .I5(\data_p2[41]_i_5_n_0 ),
        .O(\data_p1[41]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF150015001500)) 
    \data_p1[41]_i_2 
       (.I0(\data_p1[41]_i_3_n_0 ),
        .I1(gmem_AWADDR1160_out),
        .I2(\data_p1_reg[60]_1 [41]),
        .I3(\data_p2[60]_i_23_n_0 ),
        .I4(\data_p1_reg[41]_1 ),
        .I5(\data_p2[60]_i_21_n_0 ),
        .O(\data_p1[41]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAC000)) 
    \data_p1[41]_i_3 
       (.I0(\data_p2_reg[60]_0 [41]),
        .I1(\data_p2_reg[60]_1 [41]),
        .I2(p_53_in),
        .I3(\data_p1[60]_i_7_n_0 ),
        .I4(gmem_AWADDR1152_out),
        .I5(gmem_AWADDR1160_out),
        .O(\data_p1[41]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hB888B888B888B8BB)) 
    \data_p1[42]_i_1 
       (.I0(data_p2[42]),
        .I1(\data_p1[60]_i_3_n_0 ),
        .I2(\data_p1_reg[42]_0 ),
        .I3(\data_p1_reg[0]_1 ),
        .I4(\data_p1[42]_i_2_n_0 ),
        .I5(\data_p2[42]_i_5_n_0 ),
        .O(\data_p1[42]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF150015001500)) 
    \data_p1[42]_i_2 
       (.I0(\data_p1[42]_i_3_n_0 ),
        .I1(gmem_AWADDR1160_out),
        .I2(\data_p1_reg[60]_1 [42]),
        .I3(\data_p2[60]_i_23_n_0 ),
        .I4(\data_p1_reg[42]_1 ),
        .I5(\data_p2[60]_i_21_n_0 ),
        .O(\data_p1[42]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAC000)) 
    \data_p1[42]_i_3 
       (.I0(\data_p2_reg[60]_0 [42]),
        .I1(\data_p2_reg[60]_1 [42]),
        .I2(p_53_in),
        .I3(\data_p1[60]_i_7_n_0 ),
        .I4(gmem_AWADDR1152_out),
        .I5(gmem_AWADDR1160_out),
        .O(\data_p1[42]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hB888B888B888B8BB)) 
    \data_p1[43]_i_1 
       (.I0(data_p2[43]),
        .I1(\data_p1[60]_i_3_n_0 ),
        .I2(\data_p1_reg[43]_0 ),
        .I3(\data_p1_reg[0]_1 ),
        .I4(\data_p1[43]_i_2_n_0 ),
        .I5(\data_p2[43]_i_5_n_0 ),
        .O(\data_p1[43]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF150015001500)) 
    \data_p1[43]_i_2 
       (.I0(\data_p1[43]_i_3_n_0 ),
        .I1(gmem_AWADDR1160_out),
        .I2(\data_p1_reg[60]_1 [43]),
        .I3(\data_p2[60]_i_23_n_0 ),
        .I4(\data_p1_reg[43]_1 ),
        .I5(\data_p2[60]_i_21_n_0 ),
        .O(\data_p1[43]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAC000)) 
    \data_p1[43]_i_3 
       (.I0(\data_p2_reg[60]_0 [43]),
        .I1(\data_p2_reg[60]_1 [43]),
        .I2(p_53_in),
        .I3(\data_p1[60]_i_7_n_0 ),
        .I4(gmem_AWADDR1152_out),
        .I5(gmem_AWADDR1160_out),
        .O(\data_p1[43]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hB888B888B888B8BB)) 
    \data_p1[44]_i_1 
       (.I0(data_p2[44]),
        .I1(\data_p1[60]_i_3_n_0 ),
        .I2(\data_p1_reg[44]_0 ),
        .I3(\data_p1_reg[0]_1 ),
        .I4(\data_p1[44]_i_2_n_0 ),
        .I5(\data_p2[44]_i_5_n_0 ),
        .O(\data_p1[44]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF150015001500)) 
    \data_p1[44]_i_2 
       (.I0(\data_p1[44]_i_3_n_0 ),
        .I1(gmem_AWADDR1160_out),
        .I2(\data_p1_reg[60]_1 [44]),
        .I3(\data_p2[60]_i_23_n_0 ),
        .I4(\data_p1_reg[44]_1 ),
        .I5(\data_p2[60]_i_21_n_0 ),
        .O(\data_p1[44]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAC000)) 
    \data_p1[44]_i_3 
       (.I0(\data_p2_reg[60]_0 [44]),
        .I1(\data_p2_reg[60]_1 [44]),
        .I2(p_53_in),
        .I3(\data_p1[60]_i_7_n_0 ),
        .I4(gmem_AWADDR1152_out),
        .I5(gmem_AWADDR1160_out),
        .O(\data_p1[44]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hB888B888B888B8BB)) 
    \data_p1[45]_i_1 
       (.I0(data_p2[45]),
        .I1(\data_p1[60]_i_3_n_0 ),
        .I2(\data_p1_reg[45]_0 ),
        .I3(\data_p1_reg[0]_1 ),
        .I4(\data_p1[45]_i_2_n_0 ),
        .I5(\data_p2[45]_i_5_n_0 ),
        .O(\data_p1[45]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF150015001500)) 
    \data_p1[45]_i_2 
       (.I0(\data_p1[45]_i_3_n_0 ),
        .I1(gmem_AWADDR1160_out),
        .I2(\data_p1_reg[60]_1 [45]),
        .I3(\data_p2[60]_i_23_n_0 ),
        .I4(\data_p1_reg[45]_1 ),
        .I5(\data_p2[60]_i_21_n_0 ),
        .O(\data_p1[45]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAC000)) 
    \data_p1[45]_i_3 
       (.I0(\data_p2_reg[60]_0 [45]),
        .I1(\data_p2_reg[60]_1 [45]),
        .I2(p_53_in),
        .I3(\data_p1[60]_i_7_n_0 ),
        .I4(gmem_AWADDR1152_out),
        .I5(gmem_AWADDR1160_out),
        .O(\data_p1[45]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hB888B888B888B8BB)) 
    \data_p1[46]_i_1 
       (.I0(data_p2[46]),
        .I1(\data_p1[60]_i_3_n_0 ),
        .I2(\data_p1_reg[46]_0 ),
        .I3(\data_p1_reg[0]_1 ),
        .I4(\data_p1[46]_i_2_n_0 ),
        .I5(\data_p2[46]_i_5_n_0 ),
        .O(\data_p1[46]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF150015001500)) 
    \data_p1[46]_i_2 
       (.I0(\data_p1[46]_i_3_n_0 ),
        .I1(gmem_AWADDR1160_out),
        .I2(\data_p1_reg[60]_1 [46]),
        .I3(\data_p2[60]_i_23_n_0 ),
        .I4(\data_p1_reg[46]_1 ),
        .I5(\data_p2[60]_i_21_n_0 ),
        .O(\data_p1[46]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAC000)) 
    \data_p1[46]_i_3 
       (.I0(\data_p2_reg[60]_0 [46]),
        .I1(\data_p2_reg[60]_1 [46]),
        .I2(p_53_in),
        .I3(\data_p1[60]_i_7_n_0 ),
        .I4(gmem_AWADDR1152_out),
        .I5(gmem_AWADDR1160_out),
        .O(\data_p1[46]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hB888B888B888B8BB)) 
    \data_p1[47]_i_1 
       (.I0(data_p2[47]),
        .I1(\data_p1[60]_i_3_n_0 ),
        .I2(\data_p1_reg[47]_0 ),
        .I3(\data_p1_reg[0]_1 ),
        .I4(\data_p1[47]_i_2_n_0 ),
        .I5(\data_p2[47]_i_5_n_0 ),
        .O(\data_p1[47]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF150015001500)) 
    \data_p1[47]_i_2 
       (.I0(\data_p1[47]_i_3_n_0 ),
        .I1(gmem_AWADDR1160_out),
        .I2(\data_p1_reg[60]_1 [47]),
        .I3(\data_p2[60]_i_23_n_0 ),
        .I4(\data_p1_reg[47]_1 ),
        .I5(\data_p2[60]_i_21_n_0 ),
        .O(\data_p1[47]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAC000)) 
    \data_p1[47]_i_3 
       (.I0(\data_p2_reg[60]_0 [47]),
        .I1(\data_p2_reg[60]_1 [47]),
        .I2(p_53_in),
        .I3(\data_p1[60]_i_7_n_0 ),
        .I4(gmem_AWADDR1152_out),
        .I5(gmem_AWADDR1160_out),
        .O(\data_p1[47]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hB888B888B888B8BB)) 
    \data_p1[48]_i_1 
       (.I0(data_p2[48]),
        .I1(\data_p1[60]_i_3_n_0 ),
        .I2(\data_p1_reg[48]_0 ),
        .I3(\data_p1_reg[0]_1 ),
        .I4(\data_p1[48]_i_2_n_0 ),
        .I5(\data_p2[48]_i_5_n_0 ),
        .O(\data_p1[48]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF150015001500)) 
    \data_p1[48]_i_2 
       (.I0(\data_p1[48]_i_3_n_0 ),
        .I1(gmem_AWADDR1160_out),
        .I2(\data_p1_reg[60]_1 [48]),
        .I3(\data_p2[60]_i_23_n_0 ),
        .I4(\data_p1_reg[48]_1 ),
        .I5(\data_p2[60]_i_21_n_0 ),
        .O(\data_p1[48]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAC000)) 
    \data_p1[48]_i_3 
       (.I0(\data_p2_reg[60]_0 [48]),
        .I1(\data_p2_reg[60]_1 [48]),
        .I2(p_53_in),
        .I3(\data_p1[60]_i_7_n_0 ),
        .I4(gmem_AWADDR1152_out),
        .I5(gmem_AWADDR1160_out),
        .O(\data_p1[48]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hB888B888B888B8BB)) 
    \data_p1[49]_i_1 
       (.I0(data_p2[49]),
        .I1(\data_p1[60]_i_3_n_0 ),
        .I2(\data_p1_reg[49]_0 ),
        .I3(\data_p1_reg[0]_1 ),
        .I4(\data_p1[49]_i_2_n_0 ),
        .I5(\data_p2[49]_i_5_n_0 ),
        .O(\data_p1[49]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF150015001500)) 
    \data_p1[49]_i_2 
       (.I0(\data_p1[49]_i_3_n_0 ),
        .I1(gmem_AWADDR1160_out),
        .I2(\data_p1_reg[60]_1 [49]),
        .I3(\data_p2[60]_i_23_n_0 ),
        .I4(\data_p1_reg[49]_1 ),
        .I5(\data_p2[60]_i_21_n_0 ),
        .O(\data_p1[49]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAC000)) 
    \data_p1[49]_i_3 
       (.I0(\data_p2_reg[60]_0 [49]),
        .I1(\data_p2_reg[60]_1 [49]),
        .I2(p_53_in),
        .I3(\data_p1[60]_i_7_n_0 ),
        .I4(gmem_AWADDR1152_out),
        .I5(gmem_AWADDR1160_out),
        .O(\data_p1[49]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hB888B888B888B8BB)) 
    \data_p1[4]_i_1 
       (.I0(data_p2[4]),
        .I1(\data_p1[60]_i_3_n_0 ),
        .I2(\data_p1_reg[4]_0 ),
        .I3(\data_p1_reg[0]_1 ),
        .I4(\data_p1[4]_i_2_n_0 ),
        .I5(\data_p2[4]_i_5_n_0 ),
        .O(\data_p1[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF150015001500)) 
    \data_p1[4]_i_2 
       (.I0(\data_p1[4]_i_3_n_0 ),
        .I1(gmem_AWADDR1160_out),
        .I2(\data_p1_reg[60]_1 [4]),
        .I3(\data_p2[60]_i_23_n_0 ),
        .I4(\data_p1_reg[4]_1 ),
        .I5(\data_p2[60]_i_21_n_0 ),
        .O(\data_p1[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAC000)) 
    \data_p1[4]_i_3 
       (.I0(\data_p2_reg[60]_0 [4]),
        .I1(\data_p2_reg[60]_1 [4]),
        .I2(p_53_in),
        .I3(\data_p1[60]_i_7_n_0 ),
        .I4(gmem_AWADDR1152_out),
        .I5(gmem_AWADDR1160_out),
        .O(\data_p1[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hB888B888B888B8BB)) 
    \data_p1[50]_i_1 
       (.I0(data_p2[50]),
        .I1(\data_p1[60]_i_3_n_0 ),
        .I2(\data_p1_reg[50]_0 ),
        .I3(\data_p1_reg[0]_1 ),
        .I4(\data_p1[50]_i_2_n_0 ),
        .I5(\data_p2[50]_i_5_n_0 ),
        .O(\data_p1[50]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF150015001500)) 
    \data_p1[50]_i_2 
       (.I0(\data_p1[50]_i_3_n_0 ),
        .I1(gmem_AWADDR1160_out),
        .I2(\data_p1_reg[60]_1 [50]),
        .I3(\data_p2[60]_i_23_n_0 ),
        .I4(\data_p1_reg[50]_1 ),
        .I5(\data_p2[60]_i_21_n_0 ),
        .O(\data_p1[50]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAC000)) 
    \data_p1[50]_i_3 
       (.I0(\data_p2_reg[60]_0 [50]),
        .I1(\data_p2_reg[60]_1 [50]),
        .I2(p_53_in),
        .I3(\data_p1[60]_i_7_n_0 ),
        .I4(gmem_AWADDR1152_out),
        .I5(gmem_AWADDR1160_out),
        .O(\data_p1[50]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hB888B888B888B8BB)) 
    \data_p1[51]_i_1 
       (.I0(data_p2[51]),
        .I1(\data_p1[60]_i_3_n_0 ),
        .I2(\data_p1_reg[51]_0 ),
        .I3(\data_p1_reg[0]_1 ),
        .I4(\data_p1[51]_i_2_n_0 ),
        .I5(\data_p2[51]_i_5_n_0 ),
        .O(\data_p1[51]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF150015001500)) 
    \data_p1[51]_i_2 
       (.I0(\data_p1[51]_i_3_n_0 ),
        .I1(gmem_AWADDR1160_out),
        .I2(\data_p1_reg[60]_1 [51]),
        .I3(\data_p2[60]_i_23_n_0 ),
        .I4(\data_p1_reg[51]_1 ),
        .I5(\data_p2[60]_i_21_n_0 ),
        .O(\data_p1[51]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAC000)) 
    \data_p1[51]_i_3 
       (.I0(\data_p2_reg[60]_0 [51]),
        .I1(\data_p2_reg[60]_1 [51]),
        .I2(p_53_in),
        .I3(\data_p1[60]_i_7_n_0 ),
        .I4(gmem_AWADDR1152_out),
        .I5(gmem_AWADDR1160_out),
        .O(\data_p1[51]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hB888B888B888B8BB)) 
    \data_p1[52]_i_1 
       (.I0(data_p2[52]),
        .I1(\data_p1[60]_i_3_n_0 ),
        .I2(\data_p1_reg[52]_0 ),
        .I3(\data_p1_reg[0]_1 ),
        .I4(\data_p1[52]_i_2_n_0 ),
        .I5(\data_p2[52]_i_5_n_0 ),
        .O(\data_p1[52]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF150015001500)) 
    \data_p1[52]_i_2 
       (.I0(\data_p1[52]_i_3_n_0 ),
        .I1(gmem_AWADDR1160_out),
        .I2(\data_p1_reg[60]_1 [52]),
        .I3(\data_p2[60]_i_23_n_0 ),
        .I4(\data_p1_reg[52]_1 ),
        .I5(\data_p2[60]_i_21_n_0 ),
        .O(\data_p1[52]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAC000)) 
    \data_p1[52]_i_3 
       (.I0(\data_p2_reg[60]_0 [52]),
        .I1(\data_p2_reg[60]_1 [52]),
        .I2(p_53_in),
        .I3(\data_p1[60]_i_7_n_0 ),
        .I4(gmem_AWADDR1152_out),
        .I5(gmem_AWADDR1160_out),
        .O(\data_p1[52]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hB888B888B888B8BB)) 
    \data_p1[53]_i_1 
       (.I0(data_p2[53]),
        .I1(\data_p1[60]_i_3_n_0 ),
        .I2(\data_p1_reg[53]_0 ),
        .I3(\data_p1_reg[0]_1 ),
        .I4(\data_p1[53]_i_2_n_0 ),
        .I5(\data_p2[53]_i_5_n_0 ),
        .O(\data_p1[53]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF150015001500)) 
    \data_p1[53]_i_2 
       (.I0(\data_p1[53]_i_3_n_0 ),
        .I1(gmem_AWADDR1160_out),
        .I2(\data_p1_reg[60]_1 [53]),
        .I3(\data_p2[60]_i_23_n_0 ),
        .I4(\data_p1_reg[53]_1 ),
        .I5(\data_p2[60]_i_21_n_0 ),
        .O(\data_p1[53]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAC000)) 
    \data_p1[53]_i_3 
       (.I0(\data_p2_reg[60]_0 [53]),
        .I1(\data_p2_reg[60]_1 [53]),
        .I2(p_53_in),
        .I3(\data_p1[60]_i_7_n_0 ),
        .I4(gmem_AWADDR1152_out),
        .I5(gmem_AWADDR1160_out),
        .O(\data_p1[53]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hB888B888B888B8BB)) 
    \data_p1[54]_i_1 
       (.I0(data_p2[54]),
        .I1(\data_p1[60]_i_3_n_0 ),
        .I2(\data_p1_reg[54]_0 ),
        .I3(\data_p1_reg[0]_1 ),
        .I4(\data_p1[54]_i_2_n_0 ),
        .I5(\data_p2[54]_i_5_n_0 ),
        .O(\data_p1[54]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF150015001500)) 
    \data_p1[54]_i_2 
       (.I0(\data_p1[54]_i_3_n_0 ),
        .I1(gmem_AWADDR1160_out),
        .I2(\data_p1_reg[60]_1 [54]),
        .I3(\data_p2[60]_i_23_n_0 ),
        .I4(\data_p1_reg[54]_1 ),
        .I5(\data_p2[60]_i_21_n_0 ),
        .O(\data_p1[54]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAC000)) 
    \data_p1[54]_i_3 
       (.I0(\data_p2_reg[60]_0 [54]),
        .I1(\data_p2_reg[60]_1 [54]),
        .I2(p_53_in),
        .I3(\data_p1[60]_i_7_n_0 ),
        .I4(gmem_AWADDR1152_out),
        .I5(gmem_AWADDR1160_out),
        .O(\data_p1[54]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hB888B888B888B8BB)) 
    \data_p1[55]_i_1 
       (.I0(data_p2[55]),
        .I1(\data_p1[60]_i_3_n_0 ),
        .I2(\data_p1_reg[55]_0 ),
        .I3(\data_p1_reg[0]_1 ),
        .I4(\data_p1[55]_i_2_n_0 ),
        .I5(\data_p2[55]_i_5_n_0 ),
        .O(\data_p1[55]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF150015001500)) 
    \data_p1[55]_i_2 
       (.I0(\data_p1[55]_i_3_n_0 ),
        .I1(gmem_AWADDR1160_out),
        .I2(\data_p1_reg[60]_1 [55]),
        .I3(\data_p2[60]_i_23_n_0 ),
        .I4(\data_p1_reg[55]_1 ),
        .I5(\data_p2[60]_i_21_n_0 ),
        .O(\data_p1[55]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAC000)) 
    \data_p1[55]_i_3 
       (.I0(\data_p2_reg[60]_0 [55]),
        .I1(\data_p2_reg[60]_1 [55]),
        .I2(p_53_in),
        .I3(\data_p1[60]_i_7_n_0 ),
        .I4(gmem_AWADDR1152_out),
        .I5(gmem_AWADDR1160_out),
        .O(\data_p1[55]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hB888B888B888B8BB)) 
    \data_p1[56]_i_1 
       (.I0(data_p2[56]),
        .I1(\data_p1[60]_i_3_n_0 ),
        .I2(\data_p1_reg[56]_0 ),
        .I3(\data_p1_reg[0]_1 ),
        .I4(\data_p1[56]_i_2_n_0 ),
        .I5(\data_p2[56]_i_5_n_0 ),
        .O(\data_p1[56]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF150015001500)) 
    \data_p1[56]_i_2 
       (.I0(\data_p1[56]_i_3_n_0 ),
        .I1(gmem_AWADDR1160_out),
        .I2(\data_p1_reg[60]_1 [56]),
        .I3(\data_p2[60]_i_23_n_0 ),
        .I4(\data_p1_reg[56]_1 ),
        .I5(\data_p2[60]_i_21_n_0 ),
        .O(\data_p1[56]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAC000)) 
    \data_p1[56]_i_3 
       (.I0(\data_p2_reg[60]_0 [56]),
        .I1(\data_p2_reg[60]_1 [56]),
        .I2(p_53_in),
        .I3(\data_p1[60]_i_7_n_0 ),
        .I4(gmem_AWADDR1152_out),
        .I5(gmem_AWADDR1160_out),
        .O(\data_p1[56]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hB888B888B888B8BB)) 
    \data_p1[57]_i_1 
       (.I0(data_p2[57]),
        .I1(\data_p1[60]_i_3_n_0 ),
        .I2(\data_p1_reg[57]_0 ),
        .I3(\data_p1_reg[0]_1 ),
        .I4(\data_p1[57]_i_2_n_0 ),
        .I5(\data_p2[57]_i_5_n_0 ),
        .O(\data_p1[57]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF150015001500)) 
    \data_p1[57]_i_2 
       (.I0(\data_p1[57]_i_3_n_0 ),
        .I1(gmem_AWADDR1160_out),
        .I2(\data_p1_reg[60]_1 [57]),
        .I3(\data_p2[60]_i_23_n_0 ),
        .I4(\data_p1_reg[57]_1 ),
        .I5(\data_p2[60]_i_21_n_0 ),
        .O(\data_p1[57]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAC000)) 
    \data_p1[57]_i_3 
       (.I0(\data_p2_reg[60]_0 [57]),
        .I1(\data_p2_reg[60]_1 [57]),
        .I2(p_53_in),
        .I3(\data_p1[60]_i_7_n_0 ),
        .I4(gmem_AWADDR1152_out),
        .I5(gmem_AWADDR1160_out),
        .O(\data_p1[57]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hB888B888B888B8BB)) 
    \data_p1[58]_i_1 
       (.I0(data_p2[58]),
        .I1(\data_p1[60]_i_3_n_0 ),
        .I2(\data_p1_reg[58]_0 ),
        .I3(\data_p1_reg[0]_1 ),
        .I4(\data_p1[58]_i_2_n_0 ),
        .I5(\data_p2[58]_i_5_n_0 ),
        .O(\data_p1[58]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF150015001500)) 
    \data_p1[58]_i_2 
       (.I0(\data_p1[58]_i_3_n_0 ),
        .I1(gmem_AWADDR1160_out),
        .I2(\data_p1_reg[60]_1 [58]),
        .I3(\data_p2[60]_i_23_n_0 ),
        .I4(\data_p1_reg[58]_1 ),
        .I5(\data_p2[60]_i_21_n_0 ),
        .O(\data_p1[58]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAC000)) 
    \data_p1[58]_i_3 
       (.I0(\data_p2_reg[60]_0 [58]),
        .I1(\data_p2_reg[60]_1 [58]),
        .I2(p_53_in),
        .I3(\data_p1[60]_i_7_n_0 ),
        .I4(gmem_AWADDR1152_out),
        .I5(gmem_AWADDR1160_out),
        .O(\data_p1[58]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hB888B888B888B8BB)) 
    \data_p1[59]_i_1 
       (.I0(data_p2[59]),
        .I1(\data_p1[60]_i_3_n_0 ),
        .I2(\data_p1_reg[59]_0 ),
        .I3(\data_p1_reg[0]_1 ),
        .I4(\data_p1[59]_i_2_n_0 ),
        .I5(\data_p2[59]_i_5_n_0 ),
        .O(\data_p1[59]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF150015001500)) 
    \data_p1[59]_i_2 
       (.I0(\data_p1[59]_i_3_n_0 ),
        .I1(gmem_AWADDR1160_out),
        .I2(\data_p1_reg[60]_1 [59]),
        .I3(\data_p2[60]_i_23_n_0 ),
        .I4(\data_p1_reg[59]_1 ),
        .I5(\data_p2[60]_i_21_n_0 ),
        .O(\data_p1[59]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAC000)) 
    \data_p1[59]_i_3 
       (.I0(\data_p2_reg[60]_0 [59]),
        .I1(\data_p2_reg[60]_1 [59]),
        .I2(p_53_in),
        .I3(\data_p1[60]_i_7_n_0 ),
        .I4(gmem_AWADDR1152_out),
        .I5(gmem_AWADDR1160_out),
        .O(\data_p1[59]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hB888B888B888B8BB)) 
    \data_p1[5]_i_1 
       (.I0(data_p2[5]),
        .I1(\data_p1[60]_i_3_n_0 ),
        .I2(\data_p1_reg[5]_0 ),
        .I3(\data_p1_reg[0]_1 ),
        .I4(\data_p1[5]_i_2_n_0 ),
        .I5(\data_p2[5]_i_5_n_0 ),
        .O(\data_p1[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF150015001500)) 
    \data_p1[5]_i_2 
       (.I0(\data_p1[5]_i_3_n_0 ),
        .I1(gmem_AWADDR1160_out),
        .I2(\data_p1_reg[60]_1 [5]),
        .I3(\data_p2[60]_i_23_n_0 ),
        .I4(\data_p1_reg[5]_1 ),
        .I5(\data_p2[60]_i_21_n_0 ),
        .O(\data_p1[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAC000)) 
    \data_p1[5]_i_3 
       (.I0(\data_p2_reg[60]_0 [5]),
        .I1(\data_p2_reg[60]_1 [5]),
        .I2(p_53_in),
        .I3(\data_p1[60]_i_7_n_0 ),
        .I4(gmem_AWADDR1152_out),
        .I5(gmem_AWADDR1160_out),
        .O(\data_p1[5]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h4E04)) 
    \data_p1[60]_i_1 
       (.I0(state__0[0]),
        .I1(gmem_AWVALID),
        .I2(state__0[1]),
        .I3(rs2f_wreq_ack),
        .O(load_p1));
  LUT6 #(
    .INIT(64'hB888B888B888B8BB)) 
    \data_p1[60]_i_2 
       (.I0(data_p2[60]),
        .I1(\data_p1[60]_i_3_n_0 ),
        .I2(\data_p1_reg[60]_0 ),
        .I3(\data_p1_reg[0]_1 ),
        .I4(\data_p1[60]_i_4_n_0 ),
        .I5(\data_p2[60]_i_12_n_0 ),
        .O(\data_p1[60]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \data_p1[60]_i_3 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .O(\data_p1[60]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF150015001500)) 
    \data_p1[60]_i_4 
       (.I0(\data_p1[60]_i_5_n_0 ),
        .I1(gmem_AWADDR1160_out),
        .I2(\data_p1_reg[60]_1 [60]),
        .I3(\data_p2[60]_i_23_n_0 ),
        .I4(\data_p1_reg[60]_2 ),
        .I5(\data_p2[60]_i_21_n_0 ),
        .O(\data_p1[60]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAC000)) 
    \data_p1[60]_i_5 
       (.I0(\data_p2_reg[60]_0 [60]),
        .I1(\data_p2_reg[60]_1 [60]),
        .I2(p_53_in),
        .I3(\data_p1[60]_i_7_n_0 ),
        .I4(gmem_AWADDR1152_out),
        .I5(gmem_AWADDR1160_out),
        .O(\data_p1[60]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \data_p1[60]_i_7 
       (.I0(and_ln58_3_reg_2170),
        .I1(icmp_ln59_3_reg_2174),
        .I2(ap_enable_reg_pp0_iter0),
        .O(\data_p1[60]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair533" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \data_p1[60]_i_8 
       (.I0(icmp_ln59_1_reg_2130),
        .I1(and_ln58_1_reg_2126),
        .I2(ap_enable_reg_pp0_iter0),
        .O(\icmp_ln59_1_reg_2130_reg[0] ));
  LUT6 #(
    .INIT(64'hB888B888B888B8BB)) 
    \data_p1[6]_i_1 
       (.I0(data_p2[6]),
        .I1(\data_p1[60]_i_3_n_0 ),
        .I2(\data_p1_reg[6]_0 ),
        .I3(\data_p1_reg[0]_1 ),
        .I4(\data_p1[6]_i_2_n_0 ),
        .I5(\data_p2[6]_i_5_n_0 ),
        .O(\data_p1[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF150015001500)) 
    \data_p1[6]_i_2 
       (.I0(\data_p1[6]_i_3_n_0 ),
        .I1(gmem_AWADDR1160_out),
        .I2(\data_p1_reg[60]_1 [6]),
        .I3(\data_p2[60]_i_23_n_0 ),
        .I4(\data_p1_reg[6]_1 ),
        .I5(\data_p2[60]_i_21_n_0 ),
        .O(\data_p1[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAC000)) 
    \data_p1[6]_i_3 
       (.I0(\data_p2_reg[60]_0 [6]),
        .I1(\data_p2_reg[60]_1 [6]),
        .I2(p_53_in),
        .I3(\data_p1[60]_i_7_n_0 ),
        .I4(gmem_AWADDR1152_out),
        .I5(gmem_AWADDR1160_out),
        .O(\data_p1[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hB888B888B888B8BB)) 
    \data_p1[7]_i_1 
       (.I0(data_p2[7]),
        .I1(\data_p1[60]_i_3_n_0 ),
        .I2(\data_p1_reg[7]_0 ),
        .I3(\data_p1_reg[0]_1 ),
        .I4(\data_p1[7]_i_2_n_0 ),
        .I5(\data_p2[7]_i_5_n_0 ),
        .O(\data_p1[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF150015001500)) 
    \data_p1[7]_i_2 
       (.I0(\data_p1[7]_i_3_n_0 ),
        .I1(gmem_AWADDR1160_out),
        .I2(\data_p1_reg[60]_1 [7]),
        .I3(\data_p2[60]_i_23_n_0 ),
        .I4(\data_p1_reg[7]_1 ),
        .I5(\data_p2[60]_i_21_n_0 ),
        .O(\data_p1[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAC000)) 
    \data_p1[7]_i_3 
       (.I0(\data_p2_reg[60]_0 [7]),
        .I1(\data_p2_reg[60]_1 [7]),
        .I2(p_53_in),
        .I3(\data_p1[60]_i_7_n_0 ),
        .I4(gmem_AWADDR1152_out),
        .I5(gmem_AWADDR1160_out),
        .O(\data_p1[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hB888B888B888B8BB)) 
    \data_p1[8]_i_1 
       (.I0(data_p2[8]),
        .I1(\data_p1[60]_i_3_n_0 ),
        .I2(\data_p1_reg[8]_0 ),
        .I3(\data_p1_reg[0]_1 ),
        .I4(\data_p1[8]_i_2_n_0 ),
        .I5(\data_p2[8]_i_5_n_0 ),
        .O(\data_p1[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF150015001500)) 
    \data_p1[8]_i_2 
       (.I0(\data_p1[8]_i_3_n_0 ),
        .I1(gmem_AWADDR1160_out),
        .I2(\data_p1_reg[60]_1 [8]),
        .I3(\data_p2[60]_i_23_n_0 ),
        .I4(\data_p1_reg[8]_1 ),
        .I5(\data_p2[60]_i_21_n_0 ),
        .O(\data_p1[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAC000)) 
    \data_p1[8]_i_3 
       (.I0(\data_p2_reg[60]_0 [8]),
        .I1(\data_p2_reg[60]_1 [8]),
        .I2(p_53_in),
        .I3(\data_p1[60]_i_7_n_0 ),
        .I4(gmem_AWADDR1152_out),
        .I5(gmem_AWADDR1160_out),
        .O(\data_p1[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hB888B888B888B8BB)) 
    \data_p1[9]_i_1 
       (.I0(data_p2[9]),
        .I1(\data_p1[60]_i_3_n_0 ),
        .I2(\data_p1_reg[9]_0 ),
        .I3(\data_p1_reg[0]_1 ),
        .I4(\data_p1[9]_i_2_n_0 ),
        .I5(\data_p2[9]_i_5_n_0 ),
        .O(\data_p1[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF150015001500)) 
    \data_p1[9]_i_2 
       (.I0(\data_p1[9]_i_3_n_0 ),
        .I1(gmem_AWADDR1160_out),
        .I2(\data_p1_reg[60]_1 [9]),
        .I3(\data_p2[60]_i_23_n_0 ),
        .I4(\data_p1_reg[9]_1 ),
        .I5(\data_p2[60]_i_21_n_0 ),
        .O(\data_p1[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAC000)) 
    \data_p1[9]_i_3 
       (.I0(\data_p2_reg[60]_0 [9]),
        .I1(\data_p2_reg[60]_1 [9]),
        .I2(p_53_in),
        .I3(\data_p1[60]_i_7_n_0 ),
        .I4(gmem_AWADDR1152_out),
        .I5(gmem_AWADDR1160_out),
        .O(\data_p1[9]_i_3_n_0 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1_n_0 ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1_n_0 ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1_n_0 ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1_n_0 ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1_n_0 ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1_n_0 ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1_n_0 ),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1_n_0 ),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1_n_0 ),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1_n_0 ),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1_n_0 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1_n_0 ),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1_n_0 ),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1_n_0 ),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1_n_0 ),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1_n_0 ),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1_n_0 ),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1_n_0 ),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1_n_0 ),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1_n_0 ),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1_n_0 ),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1_n_0 ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1_n_0 ),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1_n_0 ),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_1_n_0 ),
        .Q(Q[32]),
        .R(1'b0));
  FDRE \data_p1_reg[33] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[33]_i_1_n_0 ),
        .Q(Q[33]),
        .R(1'b0));
  FDRE \data_p1_reg[34] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[34]_i_1_n_0 ),
        .Q(Q[34]),
        .R(1'b0));
  FDRE \data_p1_reg[35] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[35]_i_1_n_0 ),
        .Q(Q[35]),
        .R(1'b0));
  FDRE \data_p1_reg[36] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[36]_i_1_n_0 ),
        .Q(Q[36]),
        .R(1'b0));
  FDRE \data_p1_reg[37] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[37]_i_1_n_0 ),
        .Q(Q[37]),
        .R(1'b0));
  FDRE \data_p1_reg[38] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[38]_i_1_n_0 ),
        .Q(Q[38]),
        .R(1'b0));
  FDRE \data_p1_reg[39] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[39]_i_1_n_0 ),
        .Q(Q[39]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1_n_0 ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_p1_reg[40] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[40]_i_1_n_0 ),
        .Q(Q[40]),
        .R(1'b0));
  FDRE \data_p1_reg[41] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[41]_i_1_n_0 ),
        .Q(Q[41]),
        .R(1'b0));
  FDRE \data_p1_reg[42] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[42]_i_1_n_0 ),
        .Q(Q[42]),
        .R(1'b0));
  FDRE \data_p1_reg[43] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[43]_i_1_n_0 ),
        .Q(Q[43]),
        .R(1'b0));
  FDRE \data_p1_reg[44] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[44]_i_1_n_0 ),
        .Q(Q[44]),
        .R(1'b0));
  FDRE \data_p1_reg[45] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[45]_i_1_n_0 ),
        .Q(Q[45]),
        .R(1'b0));
  FDRE \data_p1_reg[46] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[46]_i_1_n_0 ),
        .Q(Q[46]),
        .R(1'b0));
  FDRE \data_p1_reg[47] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[47]_i_1_n_0 ),
        .Q(Q[47]),
        .R(1'b0));
  FDRE \data_p1_reg[48] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[48]_i_1_n_0 ),
        .Q(Q[48]),
        .R(1'b0));
  FDRE \data_p1_reg[49] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[49]_i_1_n_0 ),
        .Q(Q[49]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1_n_0 ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_p1_reg[50] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[50]_i_1_n_0 ),
        .Q(Q[50]),
        .R(1'b0));
  FDRE \data_p1_reg[51] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[51]_i_1_n_0 ),
        .Q(Q[51]),
        .R(1'b0));
  FDRE \data_p1_reg[52] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[52]_i_1_n_0 ),
        .Q(Q[52]),
        .R(1'b0));
  FDRE \data_p1_reg[53] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[53]_i_1_n_0 ),
        .Q(Q[53]),
        .R(1'b0));
  FDRE \data_p1_reg[54] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[54]_i_1_n_0 ),
        .Q(Q[54]),
        .R(1'b0));
  FDRE \data_p1_reg[55] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[55]_i_1_n_0 ),
        .Q(Q[55]),
        .R(1'b0));
  FDRE \data_p1_reg[56] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[56]_i_1_n_0 ),
        .Q(Q[56]),
        .R(1'b0));
  FDRE \data_p1_reg[57] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[57]_i_1_n_0 ),
        .Q(Q[57]),
        .R(1'b0));
  FDRE \data_p1_reg[58] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[58]_i_1_n_0 ),
        .Q(Q[58]),
        .R(1'b0));
  FDRE \data_p1_reg[59] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[59]_i_1_n_0 ),
        .Q(Q[59]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1_n_0 ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_p1_reg[60] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[60]_i_2_n_0 ),
        .Q(Q[60]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1_n_0 ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1_n_0 ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1_n_0 ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1_n_0 ),
        .Q(Q[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h8888888B)) 
    \data_p2[0]_i_1 
       (.I0(\data_p1_reg[0]_0 ),
        .I1(\data_p1_reg[0]_1 ),
        .I2(\data_p2[0]_i_3_n_0 ),
        .I3(\data_p2[0]_i_4_n_0 ),
        .I4(\data_p2[0]_i_5_n_0 ),
        .O(\data_p2[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h082A082A08082A2A)) 
    \data_p2[0]_i_3 
       (.I0(\data_p2[60]_i_21_n_0 ),
        .I1(gmem_AWADDR1136_out),
        .I2(\data_p2_reg[60]_2 [0]),
        .I3(\data_p2_reg[60]_3 [0]),
        .I4(\data_p2_reg[60]_4 [0]),
        .I5(gmem_AWADDR1),
        .O(\data_p2[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    \data_p2[0]_i_4 
       (.I0(\data_p2[60]_i_23_n_0 ),
        .I1(\data_p2[0]_i_6_n_0 ),
        .I2(\data_p2_reg[60]_0 [0]),
        .I3(\data_p2_reg[0]_2 ),
        .I4(\data_p2_reg[60]_1 [0]),
        .I5(\data_p2_reg[0]_3 ),
        .O(\data_p2[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h4747474744774444)) 
    \data_p2[0]_i_5 
       (.I0(\data_p2_reg[60]_5 [0]),
        .I1(gmem_AWADDR1184_out),
        .I2(\data_p2_reg[60]_6 [0]),
        .I3(\data_p2_reg[60]_7 [0]),
        .I4(gmem_AWADDR1168_out),
        .I5(gmem_AWADDR1176_out),
        .O(\data_p2[0]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair545" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[0]_i_6 
       (.I0(\data_p1_reg[60]_1 [0]),
        .I1(gmem_AWADDR1160_out),
        .O(\data_p2[0]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h8888888B)) 
    \data_p2[10]_i_1 
       (.I0(\data_p1_reg[10]_0 ),
        .I1(\data_p1_reg[0]_1 ),
        .I2(\data_p2[10]_i_3_n_0 ),
        .I3(\data_p2[10]_i_4_n_0 ),
        .I4(\data_p2[10]_i_5_n_0 ),
        .O(\data_p2[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h082A082A08082A2A)) 
    \data_p2[10]_i_3 
       (.I0(\data_p2[60]_i_21_n_0 ),
        .I1(gmem_AWADDR1136_out),
        .I2(\data_p2_reg[60]_2 [10]),
        .I3(\data_p2_reg[60]_3 [10]),
        .I4(\data_p2_reg[60]_4 [10]),
        .I5(gmem_AWADDR1),
        .O(\data_p2[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    \data_p2[10]_i_4 
       (.I0(\data_p2[60]_i_23_n_0 ),
        .I1(\data_p2[10]_i_6_n_0 ),
        .I2(\data_p2_reg[60]_0 [10]),
        .I3(\data_p2_reg[0]_2 ),
        .I4(\data_p2_reg[60]_1 [10]),
        .I5(\data_p2_reg[0]_3 ),
        .O(\data_p2[10]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h4747474744774444)) 
    \data_p2[10]_i_5 
       (.I0(\data_p2_reg[60]_5 [10]),
        .I1(gmem_AWADDR1184_out),
        .I2(\data_p2_reg[60]_6 [10]),
        .I3(\data_p2_reg[60]_7 [10]),
        .I4(gmem_AWADDR1168_out),
        .I5(gmem_AWADDR1176_out),
        .O(\data_p2[10]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair550" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[10]_i_6 
       (.I0(\data_p1_reg[60]_1 [10]),
        .I1(gmem_AWADDR1160_out),
        .O(\data_p2[10]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h8888888B)) 
    \data_p2[11]_i_1 
       (.I0(\data_p1_reg[11]_0 ),
        .I1(\data_p1_reg[0]_1 ),
        .I2(\data_p2[11]_i_3_n_0 ),
        .I3(\data_p2[11]_i_4_n_0 ),
        .I4(\data_p2[11]_i_5_n_0 ),
        .O(\data_p2[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h082A082A08082A2A)) 
    \data_p2[11]_i_3 
       (.I0(\data_p2[60]_i_21_n_0 ),
        .I1(gmem_AWADDR1136_out),
        .I2(\data_p2_reg[60]_2 [11]),
        .I3(\data_p2_reg[60]_3 [11]),
        .I4(\data_p2_reg[60]_4 [11]),
        .I5(gmem_AWADDR1),
        .O(\data_p2[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    \data_p2[11]_i_4 
       (.I0(\data_p2[60]_i_23_n_0 ),
        .I1(\data_p2[11]_i_6_n_0 ),
        .I2(\data_p2_reg[60]_0 [11]),
        .I3(\data_p2_reg[0]_2 ),
        .I4(\data_p2_reg[60]_1 [11]),
        .I5(\data_p2_reg[0]_3 ),
        .O(\data_p2[11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h4747474744774444)) 
    \data_p2[11]_i_5 
       (.I0(\data_p2_reg[60]_5 [11]),
        .I1(gmem_AWADDR1184_out),
        .I2(\data_p2_reg[60]_6 [11]),
        .I3(\data_p2_reg[60]_7 [11]),
        .I4(gmem_AWADDR1168_out),
        .I5(gmem_AWADDR1176_out),
        .O(\data_p2[11]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair550" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[11]_i_6 
       (.I0(\data_p1_reg[60]_1 [11]),
        .I1(gmem_AWADDR1160_out),
        .O(\data_p2[11]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h8888888B)) 
    \data_p2[12]_i_1 
       (.I0(\data_p1_reg[12]_0 ),
        .I1(\data_p1_reg[0]_1 ),
        .I2(\data_p2[12]_i_3_n_0 ),
        .I3(\data_p2[12]_i_4_n_0 ),
        .I4(\data_p2[12]_i_5_n_0 ),
        .O(\data_p2[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h082A082A08082A2A)) 
    \data_p2[12]_i_3 
       (.I0(\data_p2[60]_i_21_n_0 ),
        .I1(gmem_AWADDR1136_out),
        .I2(\data_p2_reg[60]_2 [12]),
        .I3(\data_p2_reg[60]_3 [12]),
        .I4(\data_p2_reg[60]_4 [12]),
        .I5(gmem_AWADDR1),
        .O(\data_p2[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    \data_p2[12]_i_4 
       (.I0(\data_p2[60]_i_23_n_0 ),
        .I1(\data_p2[12]_i_6_n_0 ),
        .I2(\data_p2_reg[60]_0 [12]),
        .I3(\data_p2_reg[0]_2 ),
        .I4(\data_p2_reg[60]_1 [12]),
        .I5(\data_p2_reg[0]_3 ),
        .O(\data_p2[12]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h4747474744774444)) 
    \data_p2[12]_i_5 
       (.I0(\data_p2_reg[60]_5 [12]),
        .I1(gmem_AWADDR1184_out),
        .I2(\data_p2_reg[60]_6 [12]),
        .I3(\data_p2_reg[60]_7 [12]),
        .I4(gmem_AWADDR1168_out),
        .I5(gmem_AWADDR1176_out),
        .O(\data_p2[12]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair551" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[12]_i_6 
       (.I0(\data_p1_reg[60]_1 [12]),
        .I1(gmem_AWADDR1160_out),
        .O(\data_p2[12]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h8888888B)) 
    \data_p2[13]_i_1 
       (.I0(\data_p1_reg[13]_0 ),
        .I1(\data_p1_reg[0]_1 ),
        .I2(\data_p2[13]_i_3_n_0 ),
        .I3(\data_p2[13]_i_4_n_0 ),
        .I4(\data_p2[13]_i_5_n_0 ),
        .O(\data_p2[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h082A082A08082A2A)) 
    \data_p2[13]_i_3 
       (.I0(\data_p2[60]_i_21_n_0 ),
        .I1(gmem_AWADDR1136_out),
        .I2(\data_p2_reg[60]_2 [13]),
        .I3(\data_p2_reg[60]_3 [13]),
        .I4(\data_p2_reg[60]_4 [13]),
        .I5(gmem_AWADDR1),
        .O(\data_p2[13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    \data_p2[13]_i_4 
       (.I0(\data_p2[60]_i_23_n_0 ),
        .I1(\data_p2[13]_i_6_n_0 ),
        .I2(\data_p2_reg[60]_0 [13]),
        .I3(\data_p2_reg[0]_2 ),
        .I4(\data_p2_reg[60]_1 [13]),
        .I5(\data_p2_reg[0]_3 ),
        .O(\data_p2[13]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h4747474744774444)) 
    \data_p2[13]_i_5 
       (.I0(\data_p2_reg[60]_5 [13]),
        .I1(gmem_AWADDR1184_out),
        .I2(\data_p2_reg[60]_6 [13]),
        .I3(\data_p2_reg[60]_7 [13]),
        .I4(gmem_AWADDR1168_out),
        .I5(gmem_AWADDR1176_out),
        .O(\data_p2[13]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair551" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[13]_i_6 
       (.I0(\data_p1_reg[60]_1 [13]),
        .I1(gmem_AWADDR1160_out),
        .O(\data_p2[13]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h8888888B)) 
    \data_p2[14]_i_1 
       (.I0(\data_p1_reg[14]_0 ),
        .I1(\data_p1_reg[0]_1 ),
        .I2(\data_p2[14]_i_3_n_0 ),
        .I3(\data_p2[14]_i_4_n_0 ),
        .I4(\data_p2[14]_i_5_n_0 ),
        .O(\data_p2[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h082A082A08082A2A)) 
    \data_p2[14]_i_3 
       (.I0(\data_p2[60]_i_21_n_0 ),
        .I1(gmem_AWADDR1136_out),
        .I2(\data_p2_reg[60]_2 [14]),
        .I3(\data_p2_reg[60]_3 [14]),
        .I4(\data_p2_reg[60]_4 [14]),
        .I5(gmem_AWADDR1),
        .O(\data_p2[14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    \data_p2[14]_i_4 
       (.I0(\data_p2[60]_i_23_n_0 ),
        .I1(\data_p2[14]_i_6_n_0 ),
        .I2(\data_p2_reg[60]_0 [14]),
        .I3(\data_p2_reg[0]_2 ),
        .I4(\data_p2_reg[60]_1 [14]),
        .I5(\data_p2_reg[0]_3 ),
        .O(\data_p2[14]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h4747474744774444)) 
    \data_p2[14]_i_5 
       (.I0(\data_p2_reg[60]_5 [14]),
        .I1(gmem_AWADDR1184_out),
        .I2(\data_p2_reg[60]_6 [14]),
        .I3(\data_p2_reg[60]_7 [14]),
        .I4(gmem_AWADDR1168_out),
        .I5(gmem_AWADDR1176_out),
        .O(\data_p2[14]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair552" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[14]_i_6 
       (.I0(\data_p1_reg[60]_1 [14]),
        .I1(gmem_AWADDR1160_out),
        .O(\data_p2[14]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h8888888B)) 
    \data_p2[15]_i_1 
       (.I0(\data_p1_reg[15]_0 ),
        .I1(\data_p1_reg[0]_1 ),
        .I2(\data_p2[15]_i_3_n_0 ),
        .I3(\data_p2[15]_i_4_n_0 ),
        .I4(\data_p2[15]_i_5_n_0 ),
        .O(\data_p2[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h082A082A08082A2A)) 
    \data_p2[15]_i_3 
       (.I0(\data_p2[60]_i_21_n_0 ),
        .I1(gmem_AWADDR1136_out),
        .I2(\data_p2_reg[60]_2 [15]),
        .I3(\data_p2_reg[60]_3 [15]),
        .I4(\data_p2_reg[60]_4 [15]),
        .I5(gmem_AWADDR1),
        .O(\data_p2[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    \data_p2[15]_i_4 
       (.I0(\data_p2[60]_i_23_n_0 ),
        .I1(\data_p2[15]_i_6_n_0 ),
        .I2(\data_p2_reg[60]_0 [15]),
        .I3(\data_p2_reg[0]_2 ),
        .I4(\data_p2_reg[60]_1 [15]),
        .I5(\data_p2_reg[0]_3 ),
        .O(\data_p2[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h4747474744774444)) 
    \data_p2[15]_i_5 
       (.I0(\data_p2_reg[60]_5 [15]),
        .I1(gmem_AWADDR1184_out),
        .I2(\data_p2_reg[60]_6 [15]),
        .I3(\data_p2_reg[60]_7 [15]),
        .I4(gmem_AWADDR1168_out),
        .I5(gmem_AWADDR1176_out),
        .O(\data_p2[15]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair552" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[15]_i_6 
       (.I0(\data_p1_reg[60]_1 [15]),
        .I1(gmem_AWADDR1160_out),
        .O(\data_p2[15]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h8888888B)) 
    \data_p2[16]_i_1 
       (.I0(\data_p1_reg[16]_0 ),
        .I1(\data_p1_reg[0]_1 ),
        .I2(\data_p2[16]_i_3_n_0 ),
        .I3(\data_p2[16]_i_4_n_0 ),
        .I4(\data_p2[16]_i_5_n_0 ),
        .O(\data_p2[16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h082A082A08082A2A)) 
    \data_p2[16]_i_3 
       (.I0(\data_p2[60]_i_21_n_0 ),
        .I1(gmem_AWADDR1136_out),
        .I2(\data_p2_reg[60]_2 [16]),
        .I3(\data_p2_reg[60]_3 [16]),
        .I4(\data_p2_reg[60]_4 [16]),
        .I5(gmem_AWADDR1),
        .O(\data_p2[16]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    \data_p2[16]_i_4 
       (.I0(\data_p2[60]_i_23_n_0 ),
        .I1(\data_p2[16]_i_6_n_0 ),
        .I2(\data_p2_reg[60]_0 [16]),
        .I3(\data_p2_reg[0]_2 ),
        .I4(\data_p2_reg[60]_1 [16]),
        .I5(\data_p2_reg[0]_3 ),
        .O(\data_p2[16]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h4747474744774444)) 
    \data_p2[16]_i_5 
       (.I0(\data_p2_reg[60]_5 [16]),
        .I1(gmem_AWADDR1184_out),
        .I2(\data_p2_reg[60]_6 [16]),
        .I3(\data_p2_reg[60]_7 [16]),
        .I4(gmem_AWADDR1168_out),
        .I5(gmem_AWADDR1176_out),
        .O(\data_p2[16]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair553" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[16]_i_6 
       (.I0(\data_p1_reg[60]_1 [16]),
        .I1(gmem_AWADDR1160_out),
        .O(\data_p2[16]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h8888888B)) 
    \data_p2[17]_i_1 
       (.I0(\data_p1_reg[17]_0 ),
        .I1(\data_p1_reg[0]_1 ),
        .I2(\data_p2[17]_i_3_n_0 ),
        .I3(\data_p2[17]_i_4_n_0 ),
        .I4(\data_p2[17]_i_5_n_0 ),
        .O(\data_p2[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h082A082A08082A2A)) 
    \data_p2[17]_i_3 
       (.I0(\data_p2[60]_i_21_n_0 ),
        .I1(gmem_AWADDR1136_out),
        .I2(\data_p2_reg[60]_2 [17]),
        .I3(\data_p2_reg[60]_3 [17]),
        .I4(\data_p2_reg[60]_4 [17]),
        .I5(gmem_AWADDR1),
        .O(\data_p2[17]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    \data_p2[17]_i_4 
       (.I0(\data_p2[60]_i_23_n_0 ),
        .I1(\data_p2[17]_i_6_n_0 ),
        .I2(\data_p2_reg[60]_0 [17]),
        .I3(\data_p2_reg[0]_2 ),
        .I4(\data_p2_reg[60]_1 [17]),
        .I5(\data_p2_reg[0]_3 ),
        .O(\data_p2[17]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h4747474744774444)) 
    \data_p2[17]_i_5 
       (.I0(\data_p2_reg[60]_5 [17]),
        .I1(gmem_AWADDR1184_out),
        .I2(\data_p2_reg[60]_6 [17]),
        .I3(\data_p2_reg[60]_7 [17]),
        .I4(gmem_AWADDR1168_out),
        .I5(gmem_AWADDR1176_out),
        .O(\data_p2[17]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair553" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[17]_i_6 
       (.I0(\data_p1_reg[60]_1 [17]),
        .I1(gmem_AWADDR1160_out),
        .O(\data_p2[17]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h8888888B)) 
    \data_p2[18]_i_1 
       (.I0(\data_p1_reg[18]_0 ),
        .I1(\data_p1_reg[0]_1 ),
        .I2(\data_p2[18]_i_3_n_0 ),
        .I3(\data_p2[18]_i_4_n_0 ),
        .I4(\data_p2[18]_i_5_n_0 ),
        .O(\data_p2[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h082A082A08082A2A)) 
    \data_p2[18]_i_3 
       (.I0(\data_p2[60]_i_21_n_0 ),
        .I1(gmem_AWADDR1136_out),
        .I2(\data_p2_reg[60]_2 [18]),
        .I3(\data_p2_reg[60]_3 [18]),
        .I4(\data_p2_reg[60]_4 [18]),
        .I5(gmem_AWADDR1),
        .O(\data_p2[18]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    \data_p2[18]_i_4 
       (.I0(\data_p2[60]_i_23_n_0 ),
        .I1(\data_p2[18]_i_6_n_0 ),
        .I2(\data_p2_reg[60]_0 [18]),
        .I3(\data_p2_reg[0]_2 ),
        .I4(\data_p2_reg[60]_1 [18]),
        .I5(\data_p2_reg[0]_3 ),
        .O(\data_p2[18]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h4747474744774444)) 
    \data_p2[18]_i_5 
       (.I0(\data_p2_reg[60]_5 [18]),
        .I1(gmem_AWADDR1184_out),
        .I2(\data_p2_reg[60]_6 [18]),
        .I3(\data_p2_reg[60]_7 [18]),
        .I4(gmem_AWADDR1168_out),
        .I5(gmem_AWADDR1176_out),
        .O(\data_p2[18]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair554" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[18]_i_6 
       (.I0(\data_p1_reg[60]_1 [18]),
        .I1(gmem_AWADDR1160_out),
        .O(\data_p2[18]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h8888888B)) 
    \data_p2[19]_i_1 
       (.I0(\data_p1_reg[19]_0 ),
        .I1(\data_p1_reg[0]_1 ),
        .I2(\data_p2[19]_i_3_n_0 ),
        .I3(\data_p2[19]_i_4_n_0 ),
        .I4(\data_p2[19]_i_5_n_0 ),
        .O(\data_p2[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h082A082A08082A2A)) 
    \data_p2[19]_i_3 
       (.I0(\data_p2[60]_i_21_n_0 ),
        .I1(gmem_AWADDR1136_out),
        .I2(\data_p2_reg[60]_2 [19]),
        .I3(\data_p2_reg[60]_3 [19]),
        .I4(\data_p2_reg[60]_4 [19]),
        .I5(gmem_AWADDR1),
        .O(\data_p2[19]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    \data_p2[19]_i_4 
       (.I0(\data_p2[60]_i_23_n_0 ),
        .I1(\data_p2[19]_i_6_n_0 ),
        .I2(\data_p2_reg[60]_0 [19]),
        .I3(\data_p2_reg[0]_2 ),
        .I4(\data_p2_reg[60]_1 [19]),
        .I5(\data_p2_reg[0]_3 ),
        .O(\data_p2[19]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h4747474744774444)) 
    \data_p2[19]_i_5 
       (.I0(\data_p2_reg[60]_5 [19]),
        .I1(gmem_AWADDR1184_out),
        .I2(\data_p2_reg[60]_6 [19]),
        .I3(\data_p2_reg[60]_7 [19]),
        .I4(gmem_AWADDR1168_out),
        .I5(gmem_AWADDR1176_out),
        .O(\data_p2[19]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair554" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[19]_i_6 
       (.I0(\data_p1_reg[60]_1 [19]),
        .I1(gmem_AWADDR1160_out),
        .O(\data_p2[19]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h8888888B)) 
    \data_p2[1]_i_1 
       (.I0(\data_p1_reg[1]_0 ),
        .I1(\data_p1_reg[0]_1 ),
        .I2(\data_p2[1]_i_3_n_0 ),
        .I3(\data_p2[1]_i_4_n_0 ),
        .I4(\data_p2[1]_i_5_n_0 ),
        .O(\data_p2[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h082A082A08082A2A)) 
    \data_p2[1]_i_3 
       (.I0(\data_p2[60]_i_21_n_0 ),
        .I1(gmem_AWADDR1136_out),
        .I2(\data_p2_reg[60]_2 [1]),
        .I3(\data_p2_reg[60]_3 [1]),
        .I4(\data_p2_reg[60]_4 [1]),
        .I5(gmem_AWADDR1),
        .O(\data_p2[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    \data_p2[1]_i_4 
       (.I0(\data_p2[60]_i_23_n_0 ),
        .I1(\data_p2[1]_i_6_n_0 ),
        .I2(\data_p2_reg[60]_0 [1]),
        .I3(\data_p2_reg[0]_2 ),
        .I4(\data_p2_reg[60]_1 [1]),
        .I5(\data_p2_reg[0]_3 ),
        .O(\data_p2[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h4747474744774444)) 
    \data_p2[1]_i_5 
       (.I0(\data_p2_reg[60]_5 [1]),
        .I1(gmem_AWADDR1184_out),
        .I2(\data_p2_reg[60]_6 [1]),
        .I3(\data_p2_reg[60]_7 [1]),
        .I4(gmem_AWADDR1168_out),
        .I5(gmem_AWADDR1176_out),
        .O(\data_p2[1]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair545" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[1]_i_6 
       (.I0(\data_p1_reg[60]_1 [1]),
        .I1(gmem_AWADDR1160_out),
        .O(\data_p2[1]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h8888888B)) 
    \data_p2[20]_i_1 
       (.I0(\data_p1_reg[20]_0 ),
        .I1(\data_p1_reg[0]_1 ),
        .I2(\data_p2[20]_i_3_n_0 ),
        .I3(\data_p2[20]_i_4_n_0 ),
        .I4(\data_p2[20]_i_5_n_0 ),
        .O(\data_p2[20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h082A082A08082A2A)) 
    \data_p2[20]_i_3 
       (.I0(\data_p2[60]_i_21_n_0 ),
        .I1(gmem_AWADDR1136_out),
        .I2(\data_p2_reg[60]_2 [20]),
        .I3(\data_p2_reg[60]_3 [20]),
        .I4(\data_p2_reg[60]_4 [20]),
        .I5(gmem_AWADDR1),
        .O(\data_p2[20]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    \data_p2[20]_i_4 
       (.I0(\data_p2[60]_i_23_n_0 ),
        .I1(\data_p2[20]_i_6_n_0 ),
        .I2(\data_p2_reg[60]_0 [20]),
        .I3(\data_p2_reg[0]_2 ),
        .I4(\data_p2_reg[60]_1 [20]),
        .I5(\data_p2_reg[0]_3 ),
        .O(\data_p2[20]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h4747474744774444)) 
    \data_p2[20]_i_5 
       (.I0(\data_p2_reg[60]_5 [20]),
        .I1(gmem_AWADDR1184_out),
        .I2(\data_p2_reg[60]_6 [20]),
        .I3(\data_p2_reg[60]_7 [20]),
        .I4(gmem_AWADDR1168_out),
        .I5(gmem_AWADDR1176_out),
        .O(\data_p2[20]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair555" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[20]_i_6 
       (.I0(\data_p1_reg[60]_1 [20]),
        .I1(gmem_AWADDR1160_out),
        .O(\data_p2[20]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h8888888B)) 
    \data_p2[21]_i_1 
       (.I0(\data_p1_reg[21]_0 ),
        .I1(\data_p1_reg[0]_1 ),
        .I2(\data_p2[21]_i_3_n_0 ),
        .I3(\data_p2[21]_i_4_n_0 ),
        .I4(\data_p2[21]_i_5_n_0 ),
        .O(\data_p2[21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h082A082A08082A2A)) 
    \data_p2[21]_i_3 
       (.I0(\data_p2[60]_i_21_n_0 ),
        .I1(gmem_AWADDR1136_out),
        .I2(\data_p2_reg[60]_2 [21]),
        .I3(\data_p2_reg[60]_3 [21]),
        .I4(\data_p2_reg[60]_4 [21]),
        .I5(gmem_AWADDR1),
        .O(\data_p2[21]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    \data_p2[21]_i_4 
       (.I0(\data_p2[60]_i_23_n_0 ),
        .I1(\data_p2[21]_i_6_n_0 ),
        .I2(\data_p2_reg[60]_0 [21]),
        .I3(\data_p2_reg[0]_2 ),
        .I4(\data_p2_reg[60]_1 [21]),
        .I5(\data_p2_reg[0]_3 ),
        .O(\data_p2[21]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h4747474744774444)) 
    \data_p2[21]_i_5 
       (.I0(\data_p2_reg[60]_5 [21]),
        .I1(gmem_AWADDR1184_out),
        .I2(\data_p2_reg[60]_6 [21]),
        .I3(\data_p2_reg[60]_7 [21]),
        .I4(gmem_AWADDR1168_out),
        .I5(gmem_AWADDR1176_out),
        .O(\data_p2[21]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair555" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[21]_i_6 
       (.I0(\data_p1_reg[60]_1 [21]),
        .I1(gmem_AWADDR1160_out),
        .O(\data_p2[21]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h8888888B)) 
    \data_p2[22]_i_1 
       (.I0(\data_p1_reg[22]_0 ),
        .I1(\data_p1_reg[0]_1 ),
        .I2(\data_p2[22]_i_3_n_0 ),
        .I3(\data_p2[22]_i_4_n_0 ),
        .I4(\data_p2[22]_i_5_n_0 ),
        .O(\data_p2[22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h082A082A08082A2A)) 
    \data_p2[22]_i_3 
       (.I0(\data_p2[60]_i_21_n_0 ),
        .I1(gmem_AWADDR1136_out),
        .I2(\data_p2_reg[60]_2 [22]),
        .I3(\data_p2_reg[60]_3 [22]),
        .I4(\data_p2_reg[60]_4 [22]),
        .I5(gmem_AWADDR1),
        .O(\data_p2[22]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    \data_p2[22]_i_4 
       (.I0(\data_p2[60]_i_23_n_0 ),
        .I1(\data_p2[22]_i_6_n_0 ),
        .I2(\data_p2_reg[60]_0 [22]),
        .I3(\data_p2_reg[0]_2 ),
        .I4(\data_p2_reg[60]_1 [22]),
        .I5(\data_p2_reg[0]_3 ),
        .O(\data_p2[22]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h4747474744774444)) 
    \data_p2[22]_i_5 
       (.I0(\data_p2_reg[60]_5 [22]),
        .I1(gmem_AWADDR1184_out),
        .I2(\data_p2_reg[60]_6 [22]),
        .I3(\data_p2_reg[60]_7 [22]),
        .I4(gmem_AWADDR1168_out),
        .I5(gmem_AWADDR1176_out),
        .O(\data_p2[22]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair556" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[22]_i_6 
       (.I0(\data_p1_reg[60]_1 [22]),
        .I1(gmem_AWADDR1160_out),
        .O(\data_p2[22]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h8888888B)) 
    \data_p2[23]_i_1 
       (.I0(\data_p1_reg[23]_0 ),
        .I1(\data_p1_reg[0]_1 ),
        .I2(\data_p2[23]_i_3_n_0 ),
        .I3(\data_p2[23]_i_4_n_0 ),
        .I4(\data_p2[23]_i_5_n_0 ),
        .O(\data_p2[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h082A082A08082A2A)) 
    \data_p2[23]_i_3 
       (.I0(\data_p2[60]_i_21_n_0 ),
        .I1(gmem_AWADDR1136_out),
        .I2(\data_p2_reg[60]_2 [23]),
        .I3(\data_p2_reg[60]_3 [23]),
        .I4(\data_p2_reg[60]_4 [23]),
        .I5(gmem_AWADDR1),
        .O(\data_p2[23]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    \data_p2[23]_i_4 
       (.I0(\data_p2[60]_i_23_n_0 ),
        .I1(\data_p2[23]_i_6_n_0 ),
        .I2(\data_p2_reg[60]_0 [23]),
        .I3(\data_p2_reg[0]_2 ),
        .I4(\data_p2_reg[60]_1 [23]),
        .I5(\data_p2_reg[0]_3 ),
        .O(\data_p2[23]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h4747474744774444)) 
    \data_p2[23]_i_5 
       (.I0(\data_p2_reg[60]_5 [23]),
        .I1(gmem_AWADDR1184_out),
        .I2(\data_p2_reg[60]_6 [23]),
        .I3(\data_p2_reg[60]_7 [23]),
        .I4(gmem_AWADDR1168_out),
        .I5(gmem_AWADDR1176_out),
        .O(\data_p2[23]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair556" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[23]_i_6 
       (.I0(\data_p1_reg[60]_1 [23]),
        .I1(gmem_AWADDR1160_out),
        .O(\data_p2[23]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h8888888B)) 
    \data_p2[24]_i_1 
       (.I0(\data_p1_reg[24]_0 ),
        .I1(\data_p1_reg[0]_1 ),
        .I2(\data_p2[24]_i_3_n_0 ),
        .I3(\data_p2[24]_i_4_n_0 ),
        .I4(\data_p2[24]_i_5_n_0 ),
        .O(\data_p2[24]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h082A082A08082A2A)) 
    \data_p2[24]_i_3 
       (.I0(\data_p2[60]_i_21_n_0 ),
        .I1(gmem_AWADDR1136_out),
        .I2(\data_p2_reg[60]_2 [24]),
        .I3(\data_p2_reg[60]_3 [24]),
        .I4(\data_p2_reg[60]_4 [24]),
        .I5(gmem_AWADDR1),
        .O(\data_p2[24]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    \data_p2[24]_i_4 
       (.I0(\data_p2[60]_i_23_n_0 ),
        .I1(\data_p2[24]_i_6_n_0 ),
        .I2(\data_p2_reg[60]_0 [24]),
        .I3(\data_p2_reg[0]_2 ),
        .I4(\data_p2_reg[60]_1 [24]),
        .I5(\data_p2_reg[0]_3 ),
        .O(\data_p2[24]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h4747474744774444)) 
    \data_p2[24]_i_5 
       (.I0(\data_p2_reg[60]_5 [24]),
        .I1(gmem_AWADDR1184_out),
        .I2(\data_p2_reg[60]_6 [24]),
        .I3(\data_p2_reg[60]_7 [24]),
        .I4(gmem_AWADDR1168_out),
        .I5(gmem_AWADDR1176_out),
        .O(\data_p2[24]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair557" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[24]_i_6 
       (.I0(\data_p1_reg[60]_1 [24]),
        .I1(gmem_AWADDR1160_out),
        .O(\data_p2[24]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h8888888B)) 
    \data_p2[25]_i_1 
       (.I0(\data_p1_reg[25]_0 ),
        .I1(\data_p1_reg[0]_1 ),
        .I2(\data_p2[25]_i_3_n_0 ),
        .I3(\data_p2[25]_i_4_n_0 ),
        .I4(\data_p2[25]_i_5_n_0 ),
        .O(\data_p2[25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h082A082A08082A2A)) 
    \data_p2[25]_i_3 
       (.I0(\data_p2[60]_i_21_n_0 ),
        .I1(gmem_AWADDR1136_out),
        .I2(\data_p2_reg[60]_2 [25]),
        .I3(\data_p2_reg[60]_3 [25]),
        .I4(\data_p2_reg[60]_4 [25]),
        .I5(gmem_AWADDR1),
        .O(\data_p2[25]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    \data_p2[25]_i_4 
       (.I0(\data_p2[60]_i_23_n_0 ),
        .I1(\data_p2[25]_i_6_n_0 ),
        .I2(\data_p2_reg[60]_0 [25]),
        .I3(\data_p2_reg[0]_2 ),
        .I4(\data_p2_reg[60]_1 [25]),
        .I5(\data_p2_reg[0]_3 ),
        .O(\data_p2[25]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h4747474744774444)) 
    \data_p2[25]_i_5 
       (.I0(\data_p2_reg[60]_5 [25]),
        .I1(gmem_AWADDR1184_out),
        .I2(\data_p2_reg[60]_6 [25]),
        .I3(\data_p2_reg[60]_7 [25]),
        .I4(gmem_AWADDR1168_out),
        .I5(gmem_AWADDR1176_out),
        .O(\data_p2[25]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair557" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[25]_i_6 
       (.I0(\data_p1_reg[60]_1 [25]),
        .I1(gmem_AWADDR1160_out),
        .O(\data_p2[25]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h8888888B)) 
    \data_p2[26]_i_1 
       (.I0(\data_p1_reg[26]_0 ),
        .I1(\data_p1_reg[0]_1 ),
        .I2(\data_p2[26]_i_3_n_0 ),
        .I3(\data_p2[26]_i_4_n_0 ),
        .I4(\data_p2[26]_i_5_n_0 ),
        .O(\data_p2[26]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h082A082A08082A2A)) 
    \data_p2[26]_i_3 
       (.I0(\data_p2[60]_i_21_n_0 ),
        .I1(gmem_AWADDR1136_out),
        .I2(\data_p2_reg[60]_2 [26]),
        .I3(\data_p2_reg[60]_3 [26]),
        .I4(\data_p2_reg[60]_4 [26]),
        .I5(gmem_AWADDR1),
        .O(\data_p2[26]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    \data_p2[26]_i_4 
       (.I0(\data_p2[60]_i_23_n_0 ),
        .I1(\data_p2[26]_i_6_n_0 ),
        .I2(\data_p2_reg[60]_0 [26]),
        .I3(\data_p2_reg[0]_2 ),
        .I4(\data_p2_reg[60]_1 [26]),
        .I5(\data_p2_reg[0]_3 ),
        .O(\data_p2[26]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h4747474744774444)) 
    \data_p2[26]_i_5 
       (.I0(\data_p2_reg[60]_5 [26]),
        .I1(gmem_AWADDR1184_out),
        .I2(\data_p2_reg[60]_6 [26]),
        .I3(\data_p2_reg[60]_7 [26]),
        .I4(gmem_AWADDR1168_out),
        .I5(gmem_AWADDR1176_out),
        .O(\data_p2[26]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair558" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[26]_i_6 
       (.I0(\data_p1_reg[60]_1 [26]),
        .I1(gmem_AWADDR1160_out),
        .O(\data_p2[26]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h8888888B)) 
    \data_p2[27]_i_1 
       (.I0(\data_p1_reg[27]_0 ),
        .I1(\data_p1_reg[0]_1 ),
        .I2(\data_p2[27]_i_3_n_0 ),
        .I3(\data_p2[27]_i_4_n_0 ),
        .I4(\data_p2[27]_i_5_n_0 ),
        .O(\data_p2[27]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h082A082A08082A2A)) 
    \data_p2[27]_i_3 
       (.I0(\data_p2[60]_i_21_n_0 ),
        .I1(gmem_AWADDR1136_out),
        .I2(\data_p2_reg[60]_2 [27]),
        .I3(\data_p2_reg[60]_3 [27]),
        .I4(\data_p2_reg[60]_4 [27]),
        .I5(gmem_AWADDR1),
        .O(\data_p2[27]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    \data_p2[27]_i_4 
       (.I0(\data_p2[60]_i_23_n_0 ),
        .I1(\data_p2[27]_i_6_n_0 ),
        .I2(\data_p2_reg[60]_0 [27]),
        .I3(\data_p2_reg[0]_2 ),
        .I4(\data_p2_reg[60]_1 [27]),
        .I5(\data_p2_reg[0]_3 ),
        .O(\data_p2[27]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h4747474744774444)) 
    \data_p2[27]_i_5 
       (.I0(\data_p2_reg[60]_5 [27]),
        .I1(gmem_AWADDR1184_out),
        .I2(\data_p2_reg[60]_6 [27]),
        .I3(\data_p2_reg[60]_7 [27]),
        .I4(gmem_AWADDR1168_out),
        .I5(gmem_AWADDR1176_out),
        .O(\data_p2[27]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair558" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[27]_i_6 
       (.I0(\data_p1_reg[60]_1 [27]),
        .I1(gmem_AWADDR1160_out),
        .O(\data_p2[27]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h8888888B)) 
    \data_p2[28]_i_1 
       (.I0(\data_p1_reg[28]_0 ),
        .I1(\data_p1_reg[0]_1 ),
        .I2(\data_p2[28]_i_3_n_0 ),
        .I3(\data_p2[28]_i_4_n_0 ),
        .I4(\data_p2[28]_i_5_n_0 ),
        .O(\data_p2[28]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h082A082A08082A2A)) 
    \data_p2[28]_i_3 
       (.I0(\data_p2[60]_i_21_n_0 ),
        .I1(gmem_AWADDR1136_out),
        .I2(\data_p2_reg[60]_2 [28]),
        .I3(\data_p2_reg[60]_3 [28]),
        .I4(\data_p2_reg[60]_4 [28]),
        .I5(gmem_AWADDR1),
        .O(\data_p2[28]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    \data_p2[28]_i_4 
       (.I0(\data_p2[60]_i_23_n_0 ),
        .I1(\data_p2[28]_i_6_n_0 ),
        .I2(\data_p2_reg[60]_0 [28]),
        .I3(\data_p2_reg[0]_2 ),
        .I4(\data_p2_reg[60]_1 [28]),
        .I5(\data_p2_reg[0]_3 ),
        .O(\data_p2[28]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h4747474744774444)) 
    \data_p2[28]_i_5 
       (.I0(\data_p2_reg[60]_5 [28]),
        .I1(gmem_AWADDR1184_out),
        .I2(\data_p2_reg[60]_6 [28]),
        .I3(\data_p2_reg[60]_7 [28]),
        .I4(gmem_AWADDR1168_out),
        .I5(gmem_AWADDR1176_out),
        .O(\data_p2[28]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair559" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[28]_i_6 
       (.I0(\data_p1_reg[60]_1 [28]),
        .I1(gmem_AWADDR1160_out),
        .O(\data_p2[28]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h8888888B)) 
    \data_p2[29]_i_1 
       (.I0(\data_p1_reg[29]_0 ),
        .I1(\data_p1_reg[0]_1 ),
        .I2(\data_p2[29]_i_3_n_0 ),
        .I3(\data_p2[29]_i_4_n_0 ),
        .I4(\data_p2[29]_i_5_n_0 ),
        .O(\data_p2[29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h082A082A08082A2A)) 
    \data_p2[29]_i_3 
       (.I0(\data_p2[60]_i_21_n_0 ),
        .I1(gmem_AWADDR1136_out),
        .I2(\data_p2_reg[60]_2 [29]),
        .I3(\data_p2_reg[60]_3 [29]),
        .I4(\data_p2_reg[60]_4 [29]),
        .I5(gmem_AWADDR1),
        .O(\data_p2[29]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    \data_p2[29]_i_4 
       (.I0(\data_p2[60]_i_23_n_0 ),
        .I1(\data_p2[29]_i_6_n_0 ),
        .I2(\data_p2_reg[60]_0 [29]),
        .I3(\data_p2_reg[0]_2 ),
        .I4(\data_p2_reg[60]_1 [29]),
        .I5(\data_p2_reg[0]_3 ),
        .O(\data_p2[29]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h4747474744774444)) 
    \data_p2[29]_i_5 
       (.I0(\data_p2_reg[60]_5 [29]),
        .I1(gmem_AWADDR1184_out),
        .I2(\data_p2_reg[60]_6 [29]),
        .I3(\data_p2_reg[60]_7 [29]),
        .I4(gmem_AWADDR1168_out),
        .I5(gmem_AWADDR1176_out),
        .O(\data_p2[29]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair559" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[29]_i_6 
       (.I0(\data_p1_reg[60]_1 [29]),
        .I1(gmem_AWADDR1160_out),
        .O(\data_p2[29]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h8888888B)) 
    \data_p2[2]_i_1 
       (.I0(\data_p1_reg[2]_0 ),
        .I1(\data_p1_reg[0]_1 ),
        .I2(\data_p2[2]_i_3_n_0 ),
        .I3(\data_p2[2]_i_4_n_0 ),
        .I4(\data_p2[2]_i_5_n_0 ),
        .O(\data_p2[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h082A082A08082A2A)) 
    \data_p2[2]_i_3 
       (.I0(\data_p2[60]_i_21_n_0 ),
        .I1(gmem_AWADDR1136_out),
        .I2(\data_p2_reg[60]_2 [2]),
        .I3(\data_p2_reg[60]_3 [2]),
        .I4(\data_p2_reg[60]_4 [2]),
        .I5(gmem_AWADDR1),
        .O(\data_p2[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    \data_p2[2]_i_4 
       (.I0(\data_p2[60]_i_23_n_0 ),
        .I1(\data_p2[2]_i_6_n_0 ),
        .I2(\data_p2_reg[60]_0 [2]),
        .I3(\data_p2_reg[0]_2 ),
        .I4(\data_p2_reg[60]_1 [2]),
        .I5(\data_p2_reg[0]_3 ),
        .O(\data_p2[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h4747474744774444)) 
    \data_p2[2]_i_5 
       (.I0(\data_p2_reg[60]_5 [2]),
        .I1(gmem_AWADDR1184_out),
        .I2(\data_p2_reg[60]_6 [2]),
        .I3(\data_p2_reg[60]_7 [2]),
        .I4(gmem_AWADDR1168_out),
        .I5(gmem_AWADDR1176_out),
        .O(\data_p2[2]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair546" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[2]_i_6 
       (.I0(\data_p1_reg[60]_1 [2]),
        .I1(gmem_AWADDR1160_out),
        .O(\data_p2[2]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h8888888B)) 
    \data_p2[30]_i_1 
       (.I0(\data_p1_reg[30]_0 ),
        .I1(\data_p1_reg[0]_1 ),
        .I2(\data_p2[30]_i_3_n_0 ),
        .I3(\data_p2[30]_i_4_n_0 ),
        .I4(\data_p2[30]_i_5_n_0 ),
        .O(\data_p2[30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h082A082A08082A2A)) 
    \data_p2[30]_i_3 
       (.I0(\data_p2[60]_i_21_n_0 ),
        .I1(gmem_AWADDR1136_out),
        .I2(\data_p2_reg[60]_2 [30]),
        .I3(\data_p2_reg[60]_3 [30]),
        .I4(\data_p2_reg[60]_4 [30]),
        .I5(gmem_AWADDR1),
        .O(\data_p2[30]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    \data_p2[30]_i_4 
       (.I0(\data_p2[60]_i_23_n_0 ),
        .I1(\data_p2[30]_i_6_n_0 ),
        .I2(\data_p2_reg[60]_0 [30]),
        .I3(\data_p2_reg[0]_2 ),
        .I4(\data_p2_reg[60]_1 [30]),
        .I5(\data_p2_reg[0]_3 ),
        .O(\data_p2[30]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h4747474744774444)) 
    \data_p2[30]_i_5 
       (.I0(\data_p2_reg[60]_5 [30]),
        .I1(gmem_AWADDR1184_out),
        .I2(\data_p2_reg[60]_6 [30]),
        .I3(\data_p2_reg[60]_7 [30]),
        .I4(gmem_AWADDR1168_out),
        .I5(gmem_AWADDR1176_out),
        .O(\data_p2[30]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair560" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[30]_i_6 
       (.I0(\data_p1_reg[60]_1 [30]),
        .I1(gmem_AWADDR1160_out),
        .O(\data_p2[30]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h8888888B)) 
    \data_p2[31]_i_1 
       (.I0(\data_p1_reg[31]_0 ),
        .I1(\data_p1_reg[0]_1 ),
        .I2(\data_p2[31]_i_3_n_0 ),
        .I3(\data_p2[31]_i_4_n_0 ),
        .I4(\data_p2[31]_i_5_n_0 ),
        .O(\data_p2[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h082A082A08082A2A)) 
    \data_p2[31]_i_3 
       (.I0(\data_p2[60]_i_21_n_0 ),
        .I1(gmem_AWADDR1136_out),
        .I2(\data_p2_reg[60]_2 [31]),
        .I3(\data_p2_reg[60]_3 [31]),
        .I4(\data_p2_reg[60]_4 [31]),
        .I5(gmem_AWADDR1),
        .O(\data_p2[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    \data_p2[31]_i_4 
       (.I0(\data_p2[60]_i_23_n_0 ),
        .I1(\data_p2[31]_i_6_n_0 ),
        .I2(\data_p2_reg[60]_0 [31]),
        .I3(\data_p2_reg[0]_2 ),
        .I4(\data_p2_reg[60]_1 [31]),
        .I5(\data_p2_reg[0]_3 ),
        .O(\data_p2[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h4747474744774444)) 
    \data_p2[31]_i_5 
       (.I0(\data_p2_reg[60]_5 [31]),
        .I1(gmem_AWADDR1184_out),
        .I2(\data_p2_reg[60]_6 [31]),
        .I3(\data_p2_reg[60]_7 [31]),
        .I4(gmem_AWADDR1168_out),
        .I5(gmem_AWADDR1176_out),
        .O(\data_p2[31]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair560" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[31]_i_6 
       (.I0(\data_p1_reg[60]_1 [31]),
        .I1(gmem_AWADDR1160_out),
        .O(\data_p2[31]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h8888888B)) 
    \data_p2[32]_i_1 
       (.I0(\data_p1_reg[32]_0 ),
        .I1(\data_p1_reg[0]_1 ),
        .I2(\data_p2[32]_i_3_n_0 ),
        .I3(\data_p2[32]_i_4_n_0 ),
        .I4(\data_p2[32]_i_5_n_0 ),
        .O(\data_p2[32]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h082A082A08082A2A)) 
    \data_p2[32]_i_3 
       (.I0(\data_p2[60]_i_21_n_0 ),
        .I1(gmem_AWADDR1136_out),
        .I2(\data_p2_reg[60]_2 [32]),
        .I3(\data_p2_reg[60]_3 [32]),
        .I4(\data_p2_reg[60]_4 [32]),
        .I5(gmem_AWADDR1),
        .O(\data_p2[32]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    \data_p2[32]_i_4 
       (.I0(\data_p2[60]_i_23_n_0 ),
        .I1(\data_p2[32]_i_6_n_0 ),
        .I2(\data_p2_reg[60]_0 [32]),
        .I3(\data_p2_reg[0]_2 ),
        .I4(\data_p2_reg[60]_1 [32]),
        .I5(\data_p2_reg[0]_3 ),
        .O(\data_p2[32]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h4747474744774444)) 
    \data_p2[32]_i_5 
       (.I0(\data_p2_reg[60]_5 [32]),
        .I1(gmem_AWADDR1184_out),
        .I2(\data_p2_reg[60]_6 [32]),
        .I3(\data_p2_reg[60]_7 [32]),
        .I4(gmem_AWADDR1168_out),
        .I5(gmem_AWADDR1176_out),
        .O(\data_p2[32]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair561" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[32]_i_6 
       (.I0(\data_p1_reg[60]_1 [32]),
        .I1(gmem_AWADDR1160_out),
        .O(\data_p2[32]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h8888888B)) 
    \data_p2[33]_i_1 
       (.I0(\data_p1_reg[33]_0 ),
        .I1(\data_p1_reg[0]_1 ),
        .I2(\data_p2[33]_i_3_n_0 ),
        .I3(\data_p2[33]_i_4_n_0 ),
        .I4(\data_p2[33]_i_5_n_0 ),
        .O(\data_p2[33]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h082A082A08082A2A)) 
    \data_p2[33]_i_3 
       (.I0(\data_p2[60]_i_21_n_0 ),
        .I1(gmem_AWADDR1136_out),
        .I2(\data_p2_reg[60]_2 [33]),
        .I3(\data_p2_reg[60]_3 [33]),
        .I4(\data_p2_reg[60]_4 [33]),
        .I5(gmem_AWADDR1),
        .O(\data_p2[33]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    \data_p2[33]_i_4 
       (.I0(\data_p2[60]_i_23_n_0 ),
        .I1(\data_p2[33]_i_6_n_0 ),
        .I2(\data_p2_reg[60]_0 [33]),
        .I3(\data_p2_reg[0]_2 ),
        .I4(\data_p2_reg[60]_1 [33]),
        .I5(\data_p2_reg[0]_3 ),
        .O(\data_p2[33]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h4747474744774444)) 
    \data_p2[33]_i_5 
       (.I0(\data_p2_reg[60]_5 [33]),
        .I1(gmem_AWADDR1184_out),
        .I2(\data_p2_reg[60]_6 [33]),
        .I3(\data_p2_reg[60]_7 [33]),
        .I4(gmem_AWADDR1168_out),
        .I5(gmem_AWADDR1176_out),
        .O(\data_p2[33]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair561" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[33]_i_6 
       (.I0(\data_p1_reg[60]_1 [33]),
        .I1(gmem_AWADDR1160_out),
        .O(\data_p2[33]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h8888888B)) 
    \data_p2[34]_i_1 
       (.I0(\data_p1_reg[34]_0 ),
        .I1(\data_p1_reg[0]_1 ),
        .I2(\data_p2[34]_i_3_n_0 ),
        .I3(\data_p2[34]_i_4_n_0 ),
        .I4(\data_p2[34]_i_5_n_0 ),
        .O(\data_p2[34]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h082A082A08082A2A)) 
    \data_p2[34]_i_3 
       (.I0(\data_p2[60]_i_21_n_0 ),
        .I1(gmem_AWADDR1136_out),
        .I2(\data_p2_reg[60]_2 [34]),
        .I3(\data_p2_reg[60]_3 [34]),
        .I4(\data_p2_reg[60]_4 [34]),
        .I5(gmem_AWADDR1),
        .O(\data_p2[34]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    \data_p2[34]_i_4 
       (.I0(\data_p2[60]_i_23_n_0 ),
        .I1(\data_p2[34]_i_6_n_0 ),
        .I2(\data_p2_reg[60]_0 [34]),
        .I3(\data_p2_reg[0]_2 ),
        .I4(\data_p2_reg[60]_1 [34]),
        .I5(\data_p2_reg[0]_3 ),
        .O(\data_p2[34]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h4747474744774444)) 
    \data_p2[34]_i_5 
       (.I0(\data_p2_reg[60]_5 [34]),
        .I1(gmem_AWADDR1184_out),
        .I2(\data_p2_reg[60]_6 [34]),
        .I3(\data_p2_reg[60]_7 [34]),
        .I4(gmem_AWADDR1168_out),
        .I5(gmem_AWADDR1176_out),
        .O(\data_p2[34]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair562" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[34]_i_6 
       (.I0(\data_p1_reg[60]_1 [34]),
        .I1(gmem_AWADDR1160_out),
        .O(\data_p2[34]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h8888888B)) 
    \data_p2[35]_i_1 
       (.I0(\data_p1_reg[35]_0 ),
        .I1(\data_p1_reg[0]_1 ),
        .I2(\data_p2[35]_i_3_n_0 ),
        .I3(\data_p2[35]_i_4_n_0 ),
        .I4(\data_p2[35]_i_5_n_0 ),
        .O(\data_p2[35]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h082A082A08082A2A)) 
    \data_p2[35]_i_3 
       (.I0(\data_p2[60]_i_21_n_0 ),
        .I1(gmem_AWADDR1136_out),
        .I2(\data_p2_reg[60]_2 [35]),
        .I3(\data_p2_reg[60]_3 [35]),
        .I4(\data_p2_reg[60]_4 [35]),
        .I5(gmem_AWADDR1),
        .O(\data_p2[35]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    \data_p2[35]_i_4 
       (.I0(\data_p2[60]_i_23_n_0 ),
        .I1(\data_p2[35]_i_6_n_0 ),
        .I2(\data_p2_reg[60]_0 [35]),
        .I3(\data_p2_reg[0]_2 ),
        .I4(\data_p2_reg[60]_1 [35]),
        .I5(\data_p2_reg[0]_3 ),
        .O(\data_p2[35]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h4747474744774444)) 
    \data_p2[35]_i_5 
       (.I0(\data_p2_reg[60]_5 [35]),
        .I1(gmem_AWADDR1184_out),
        .I2(\data_p2_reg[60]_6 [35]),
        .I3(\data_p2_reg[60]_7 [35]),
        .I4(gmem_AWADDR1168_out),
        .I5(gmem_AWADDR1176_out),
        .O(\data_p2[35]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair562" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[35]_i_6 
       (.I0(\data_p1_reg[60]_1 [35]),
        .I1(gmem_AWADDR1160_out),
        .O(\data_p2[35]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h8888888B)) 
    \data_p2[36]_i_1 
       (.I0(\data_p1_reg[36]_0 ),
        .I1(\data_p1_reg[0]_1 ),
        .I2(\data_p2[36]_i_3_n_0 ),
        .I3(\data_p2[36]_i_4_n_0 ),
        .I4(\data_p2[36]_i_5_n_0 ),
        .O(\data_p2[36]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h082A082A08082A2A)) 
    \data_p2[36]_i_3 
       (.I0(\data_p2[60]_i_21_n_0 ),
        .I1(gmem_AWADDR1136_out),
        .I2(\data_p2_reg[60]_2 [36]),
        .I3(\data_p2_reg[60]_3 [36]),
        .I4(\data_p2_reg[60]_4 [36]),
        .I5(gmem_AWADDR1),
        .O(\data_p2[36]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    \data_p2[36]_i_4 
       (.I0(\data_p2[60]_i_23_n_0 ),
        .I1(\data_p2[36]_i_6_n_0 ),
        .I2(\data_p2_reg[60]_0 [36]),
        .I3(\data_p2_reg[0]_2 ),
        .I4(\data_p2_reg[60]_1 [36]),
        .I5(\data_p2_reg[0]_3 ),
        .O(\data_p2[36]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h4747474744774444)) 
    \data_p2[36]_i_5 
       (.I0(\data_p2_reg[60]_5 [36]),
        .I1(gmem_AWADDR1184_out),
        .I2(\data_p2_reg[60]_6 [36]),
        .I3(\data_p2_reg[60]_7 [36]),
        .I4(gmem_AWADDR1168_out),
        .I5(gmem_AWADDR1176_out),
        .O(\data_p2[36]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair563" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[36]_i_6 
       (.I0(\data_p1_reg[60]_1 [36]),
        .I1(gmem_AWADDR1160_out),
        .O(\data_p2[36]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h8888888B)) 
    \data_p2[37]_i_1 
       (.I0(\data_p1_reg[37]_0 ),
        .I1(\data_p1_reg[0]_1 ),
        .I2(\data_p2[37]_i_3_n_0 ),
        .I3(\data_p2[37]_i_4_n_0 ),
        .I4(\data_p2[37]_i_5_n_0 ),
        .O(\data_p2[37]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h082A082A08082A2A)) 
    \data_p2[37]_i_3 
       (.I0(\data_p2[60]_i_21_n_0 ),
        .I1(gmem_AWADDR1136_out),
        .I2(\data_p2_reg[60]_2 [37]),
        .I3(\data_p2_reg[60]_3 [37]),
        .I4(\data_p2_reg[60]_4 [37]),
        .I5(gmem_AWADDR1),
        .O(\data_p2[37]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    \data_p2[37]_i_4 
       (.I0(\data_p2[60]_i_23_n_0 ),
        .I1(\data_p2[37]_i_6_n_0 ),
        .I2(\data_p2_reg[60]_0 [37]),
        .I3(\data_p2_reg[0]_2 ),
        .I4(\data_p2_reg[60]_1 [37]),
        .I5(\data_p2_reg[0]_3 ),
        .O(\data_p2[37]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h4747474744774444)) 
    \data_p2[37]_i_5 
       (.I0(\data_p2_reg[60]_5 [37]),
        .I1(gmem_AWADDR1184_out),
        .I2(\data_p2_reg[60]_6 [37]),
        .I3(\data_p2_reg[60]_7 [37]),
        .I4(gmem_AWADDR1168_out),
        .I5(gmem_AWADDR1176_out),
        .O(\data_p2[37]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair563" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[37]_i_6 
       (.I0(\data_p1_reg[60]_1 [37]),
        .I1(gmem_AWADDR1160_out),
        .O(\data_p2[37]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h8888888B)) 
    \data_p2[38]_i_1 
       (.I0(\data_p1_reg[38]_0 ),
        .I1(\data_p1_reg[0]_1 ),
        .I2(\data_p2[38]_i_3_n_0 ),
        .I3(\data_p2[38]_i_4_n_0 ),
        .I4(\data_p2[38]_i_5_n_0 ),
        .O(\data_p2[38]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h082A082A08082A2A)) 
    \data_p2[38]_i_3 
       (.I0(\data_p2[60]_i_21_n_0 ),
        .I1(gmem_AWADDR1136_out),
        .I2(\data_p2_reg[60]_2 [38]),
        .I3(\data_p2_reg[60]_3 [38]),
        .I4(\data_p2_reg[60]_4 [38]),
        .I5(gmem_AWADDR1),
        .O(\data_p2[38]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    \data_p2[38]_i_4 
       (.I0(\data_p2[60]_i_23_n_0 ),
        .I1(\data_p2[38]_i_6_n_0 ),
        .I2(\data_p2_reg[60]_0 [38]),
        .I3(\data_p2_reg[0]_2 ),
        .I4(\data_p2_reg[60]_1 [38]),
        .I5(\data_p2_reg[0]_3 ),
        .O(\data_p2[38]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h4747474744774444)) 
    \data_p2[38]_i_5 
       (.I0(\data_p2_reg[60]_5 [38]),
        .I1(gmem_AWADDR1184_out),
        .I2(\data_p2_reg[60]_6 [38]),
        .I3(\data_p2_reg[60]_7 [38]),
        .I4(gmem_AWADDR1168_out),
        .I5(gmem_AWADDR1176_out),
        .O(\data_p2[38]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair564" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[38]_i_6 
       (.I0(\data_p1_reg[60]_1 [38]),
        .I1(gmem_AWADDR1160_out),
        .O(\data_p2[38]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h8888888B)) 
    \data_p2[39]_i_1 
       (.I0(\data_p1_reg[39]_0 ),
        .I1(\data_p1_reg[0]_1 ),
        .I2(\data_p2[39]_i_3_n_0 ),
        .I3(\data_p2[39]_i_4_n_0 ),
        .I4(\data_p2[39]_i_5_n_0 ),
        .O(\data_p2[39]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h082A082A08082A2A)) 
    \data_p2[39]_i_3 
       (.I0(\data_p2[60]_i_21_n_0 ),
        .I1(gmem_AWADDR1136_out),
        .I2(\data_p2_reg[60]_2 [39]),
        .I3(\data_p2_reg[60]_3 [39]),
        .I4(\data_p2_reg[60]_4 [39]),
        .I5(gmem_AWADDR1),
        .O(\data_p2[39]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    \data_p2[39]_i_4 
       (.I0(\data_p2[60]_i_23_n_0 ),
        .I1(\data_p2[39]_i_6_n_0 ),
        .I2(\data_p2_reg[60]_0 [39]),
        .I3(\data_p2_reg[0]_2 ),
        .I4(\data_p2_reg[60]_1 [39]),
        .I5(\data_p2_reg[0]_3 ),
        .O(\data_p2[39]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h4747474744774444)) 
    \data_p2[39]_i_5 
       (.I0(\data_p2_reg[60]_5 [39]),
        .I1(gmem_AWADDR1184_out),
        .I2(\data_p2_reg[60]_6 [39]),
        .I3(\data_p2_reg[60]_7 [39]),
        .I4(gmem_AWADDR1168_out),
        .I5(gmem_AWADDR1176_out),
        .O(\data_p2[39]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair564" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[39]_i_6 
       (.I0(\data_p1_reg[60]_1 [39]),
        .I1(gmem_AWADDR1160_out),
        .O(\data_p2[39]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h8888888B)) 
    \data_p2[3]_i_1 
       (.I0(\data_p1_reg[3]_0 ),
        .I1(\data_p1_reg[0]_1 ),
        .I2(\data_p2[3]_i_3_n_0 ),
        .I3(\data_p2[3]_i_4_n_0 ),
        .I4(\data_p2[3]_i_5_n_0 ),
        .O(\data_p2[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h082A082A08082A2A)) 
    \data_p2[3]_i_3 
       (.I0(\data_p2[60]_i_21_n_0 ),
        .I1(gmem_AWADDR1136_out),
        .I2(\data_p2_reg[60]_2 [3]),
        .I3(\data_p2_reg[60]_3 [3]),
        .I4(\data_p2_reg[60]_4 [3]),
        .I5(gmem_AWADDR1),
        .O(\data_p2[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    \data_p2[3]_i_4 
       (.I0(\data_p2[60]_i_23_n_0 ),
        .I1(\data_p2[3]_i_6_n_0 ),
        .I2(\data_p2_reg[60]_0 [3]),
        .I3(\data_p2_reg[0]_2 ),
        .I4(\data_p2_reg[60]_1 [3]),
        .I5(\data_p2_reg[0]_3 ),
        .O(\data_p2[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h4747474744774444)) 
    \data_p2[3]_i_5 
       (.I0(\data_p2_reg[60]_5 [3]),
        .I1(gmem_AWADDR1184_out),
        .I2(\data_p2_reg[60]_6 [3]),
        .I3(\data_p2_reg[60]_7 [3]),
        .I4(gmem_AWADDR1168_out),
        .I5(gmem_AWADDR1176_out),
        .O(\data_p2[3]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair546" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[3]_i_6 
       (.I0(\data_p1_reg[60]_1 [3]),
        .I1(gmem_AWADDR1160_out),
        .O(\data_p2[3]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h8888888B)) 
    \data_p2[40]_i_1 
       (.I0(\data_p1_reg[40]_0 ),
        .I1(\data_p1_reg[0]_1 ),
        .I2(\data_p2[40]_i_3_n_0 ),
        .I3(\data_p2[40]_i_4_n_0 ),
        .I4(\data_p2[40]_i_5_n_0 ),
        .O(\data_p2[40]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h082A082A08082A2A)) 
    \data_p2[40]_i_3 
       (.I0(\data_p2[60]_i_21_n_0 ),
        .I1(gmem_AWADDR1136_out),
        .I2(\data_p2_reg[60]_2 [40]),
        .I3(\data_p2_reg[60]_3 [40]),
        .I4(\data_p2_reg[60]_4 [40]),
        .I5(gmem_AWADDR1),
        .O(\data_p2[40]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    \data_p2[40]_i_4 
       (.I0(\data_p2[60]_i_23_n_0 ),
        .I1(\data_p2[40]_i_6_n_0 ),
        .I2(\data_p2_reg[60]_0 [40]),
        .I3(\data_p2_reg[0]_2 ),
        .I4(\data_p2_reg[60]_1 [40]),
        .I5(\data_p2_reg[0]_3 ),
        .O(\data_p2[40]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h4747474744774444)) 
    \data_p2[40]_i_5 
       (.I0(\data_p2_reg[60]_5 [40]),
        .I1(gmem_AWADDR1184_out),
        .I2(\data_p2_reg[60]_6 [40]),
        .I3(\data_p2_reg[60]_7 [40]),
        .I4(gmem_AWADDR1168_out),
        .I5(gmem_AWADDR1176_out),
        .O(\data_p2[40]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair565" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[40]_i_6 
       (.I0(\data_p1_reg[60]_1 [40]),
        .I1(gmem_AWADDR1160_out),
        .O(\data_p2[40]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h8888888B)) 
    \data_p2[41]_i_1 
       (.I0(\data_p1_reg[41]_0 ),
        .I1(\data_p1_reg[0]_1 ),
        .I2(\data_p2[41]_i_3_n_0 ),
        .I3(\data_p2[41]_i_4_n_0 ),
        .I4(\data_p2[41]_i_5_n_0 ),
        .O(\data_p2[41]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h082A082A08082A2A)) 
    \data_p2[41]_i_3 
       (.I0(\data_p2[60]_i_21_n_0 ),
        .I1(gmem_AWADDR1136_out),
        .I2(\data_p2_reg[60]_2 [41]),
        .I3(\data_p2_reg[60]_3 [41]),
        .I4(\data_p2_reg[60]_4 [41]),
        .I5(gmem_AWADDR1),
        .O(\data_p2[41]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    \data_p2[41]_i_4 
       (.I0(\data_p2[60]_i_23_n_0 ),
        .I1(\data_p2[41]_i_6_n_0 ),
        .I2(\data_p2_reg[60]_0 [41]),
        .I3(\data_p2_reg[0]_2 ),
        .I4(\data_p2_reg[60]_1 [41]),
        .I5(\data_p2_reg[0]_3 ),
        .O(\data_p2[41]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h4747474744774444)) 
    \data_p2[41]_i_5 
       (.I0(\data_p2_reg[60]_5 [41]),
        .I1(gmem_AWADDR1184_out),
        .I2(\data_p2_reg[60]_6 [41]),
        .I3(\data_p2_reg[60]_7 [41]),
        .I4(gmem_AWADDR1168_out),
        .I5(gmem_AWADDR1176_out),
        .O(\data_p2[41]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair565" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[41]_i_6 
       (.I0(\data_p1_reg[60]_1 [41]),
        .I1(gmem_AWADDR1160_out),
        .O(\data_p2[41]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h8888888B)) 
    \data_p2[42]_i_1 
       (.I0(\data_p1_reg[42]_0 ),
        .I1(\data_p1_reg[0]_1 ),
        .I2(\data_p2[42]_i_3_n_0 ),
        .I3(\data_p2[42]_i_4_n_0 ),
        .I4(\data_p2[42]_i_5_n_0 ),
        .O(\data_p2[42]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h082A082A08082A2A)) 
    \data_p2[42]_i_3 
       (.I0(\data_p2[60]_i_21_n_0 ),
        .I1(gmem_AWADDR1136_out),
        .I2(\data_p2_reg[60]_2 [42]),
        .I3(\data_p2_reg[60]_3 [42]),
        .I4(\data_p2_reg[60]_4 [42]),
        .I5(gmem_AWADDR1),
        .O(\data_p2[42]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    \data_p2[42]_i_4 
       (.I0(\data_p2[60]_i_23_n_0 ),
        .I1(\data_p2[42]_i_6_n_0 ),
        .I2(\data_p2_reg[60]_0 [42]),
        .I3(\data_p2_reg[0]_2 ),
        .I4(\data_p2_reg[60]_1 [42]),
        .I5(\data_p2_reg[0]_3 ),
        .O(\data_p2[42]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h4747474744774444)) 
    \data_p2[42]_i_5 
       (.I0(\data_p2_reg[60]_5 [42]),
        .I1(gmem_AWADDR1184_out),
        .I2(\data_p2_reg[60]_6 [42]),
        .I3(\data_p2_reg[60]_7 [42]),
        .I4(gmem_AWADDR1168_out),
        .I5(gmem_AWADDR1176_out),
        .O(\data_p2[42]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair566" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[42]_i_6 
       (.I0(\data_p1_reg[60]_1 [42]),
        .I1(gmem_AWADDR1160_out),
        .O(\data_p2[42]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h8888888B)) 
    \data_p2[43]_i_1 
       (.I0(\data_p1_reg[43]_0 ),
        .I1(\data_p1_reg[0]_1 ),
        .I2(\data_p2[43]_i_3_n_0 ),
        .I3(\data_p2[43]_i_4_n_0 ),
        .I4(\data_p2[43]_i_5_n_0 ),
        .O(\data_p2[43]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h082A082A08082A2A)) 
    \data_p2[43]_i_3 
       (.I0(\data_p2[60]_i_21_n_0 ),
        .I1(gmem_AWADDR1136_out),
        .I2(\data_p2_reg[60]_2 [43]),
        .I3(\data_p2_reg[60]_3 [43]),
        .I4(\data_p2_reg[60]_4 [43]),
        .I5(gmem_AWADDR1),
        .O(\data_p2[43]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    \data_p2[43]_i_4 
       (.I0(\data_p2[60]_i_23_n_0 ),
        .I1(\data_p2[43]_i_6_n_0 ),
        .I2(\data_p2_reg[60]_0 [43]),
        .I3(\data_p2_reg[0]_2 ),
        .I4(\data_p2_reg[60]_1 [43]),
        .I5(\data_p2_reg[0]_3 ),
        .O(\data_p2[43]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h4747474744774444)) 
    \data_p2[43]_i_5 
       (.I0(\data_p2_reg[60]_5 [43]),
        .I1(gmem_AWADDR1184_out),
        .I2(\data_p2_reg[60]_6 [43]),
        .I3(\data_p2_reg[60]_7 [43]),
        .I4(gmem_AWADDR1168_out),
        .I5(gmem_AWADDR1176_out),
        .O(\data_p2[43]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair566" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[43]_i_6 
       (.I0(\data_p1_reg[60]_1 [43]),
        .I1(gmem_AWADDR1160_out),
        .O(\data_p2[43]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h8888888B)) 
    \data_p2[44]_i_1 
       (.I0(\data_p1_reg[44]_0 ),
        .I1(\data_p1_reg[0]_1 ),
        .I2(\data_p2[44]_i_3_n_0 ),
        .I3(\data_p2[44]_i_4_n_0 ),
        .I4(\data_p2[44]_i_5_n_0 ),
        .O(\data_p2[44]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h082A082A08082A2A)) 
    \data_p2[44]_i_3 
       (.I0(\data_p2[60]_i_21_n_0 ),
        .I1(gmem_AWADDR1136_out),
        .I2(\data_p2_reg[60]_2 [44]),
        .I3(\data_p2_reg[60]_3 [44]),
        .I4(\data_p2_reg[60]_4 [44]),
        .I5(gmem_AWADDR1),
        .O(\data_p2[44]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    \data_p2[44]_i_4 
       (.I0(\data_p2[60]_i_23_n_0 ),
        .I1(\data_p2[44]_i_6_n_0 ),
        .I2(\data_p2_reg[60]_0 [44]),
        .I3(\data_p2_reg[0]_2 ),
        .I4(\data_p2_reg[60]_1 [44]),
        .I5(\data_p2_reg[0]_3 ),
        .O(\data_p2[44]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h4747474744774444)) 
    \data_p2[44]_i_5 
       (.I0(\data_p2_reg[60]_5 [44]),
        .I1(gmem_AWADDR1184_out),
        .I2(\data_p2_reg[60]_6 [44]),
        .I3(\data_p2_reg[60]_7 [44]),
        .I4(gmem_AWADDR1168_out),
        .I5(gmem_AWADDR1176_out),
        .O(\data_p2[44]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair567" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[44]_i_6 
       (.I0(\data_p1_reg[60]_1 [44]),
        .I1(gmem_AWADDR1160_out),
        .O(\data_p2[44]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h8888888B)) 
    \data_p2[45]_i_1 
       (.I0(\data_p1_reg[45]_0 ),
        .I1(\data_p1_reg[0]_1 ),
        .I2(\data_p2[45]_i_3_n_0 ),
        .I3(\data_p2[45]_i_4_n_0 ),
        .I4(\data_p2[45]_i_5_n_0 ),
        .O(\data_p2[45]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h082A082A08082A2A)) 
    \data_p2[45]_i_3 
       (.I0(\data_p2[60]_i_21_n_0 ),
        .I1(gmem_AWADDR1136_out),
        .I2(\data_p2_reg[60]_2 [45]),
        .I3(\data_p2_reg[60]_3 [45]),
        .I4(\data_p2_reg[60]_4 [45]),
        .I5(gmem_AWADDR1),
        .O(\data_p2[45]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    \data_p2[45]_i_4 
       (.I0(\data_p2[60]_i_23_n_0 ),
        .I1(\data_p2[45]_i_6_n_0 ),
        .I2(\data_p2_reg[60]_0 [45]),
        .I3(\data_p2_reg[0]_2 ),
        .I4(\data_p2_reg[60]_1 [45]),
        .I5(\data_p2_reg[0]_3 ),
        .O(\data_p2[45]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h4747474744774444)) 
    \data_p2[45]_i_5 
       (.I0(\data_p2_reg[60]_5 [45]),
        .I1(gmem_AWADDR1184_out),
        .I2(\data_p2_reg[60]_6 [45]),
        .I3(\data_p2_reg[60]_7 [45]),
        .I4(gmem_AWADDR1168_out),
        .I5(gmem_AWADDR1176_out),
        .O(\data_p2[45]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair567" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[45]_i_6 
       (.I0(\data_p1_reg[60]_1 [45]),
        .I1(gmem_AWADDR1160_out),
        .O(\data_p2[45]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h8888888B)) 
    \data_p2[46]_i_1 
       (.I0(\data_p1_reg[46]_0 ),
        .I1(\data_p1_reg[0]_1 ),
        .I2(\data_p2[46]_i_3_n_0 ),
        .I3(\data_p2[46]_i_4_n_0 ),
        .I4(\data_p2[46]_i_5_n_0 ),
        .O(\data_p2[46]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h082A082A08082A2A)) 
    \data_p2[46]_i_3 
       (.I0(\data_p2[60]_i_21_n_0 ),
        .I1(gmem_AWADDR1136_out),
        .I2(\data_p2_reg[60]_2 [46]),
        .I3(\data_p2_reg[60]_3 [46]),
        .I4(\data_p2_reg[60]_4 [46]),
        .I5(gmem_AWADDR1),
        .O(\data_p2[46]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    \data_p2[46]_i_4 
       (.I0(\data_p2[60]_i_23_n_0 ),
        .I1(\data_p2[46]_i_6_n_0 ),
        .I2(\data_p2_reg[60]_0 [46]),
        .I3(\data_p2_reg[0]_2 ),
        .I4(\data_p2_reg[60]_1 [46]),
        .I5(\data_p2_reg[0]_3 ),
        .O(\data_p2[46]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h4747474744774444)) 
    \data_p2[46]_i_5 
       (.I0(\data_p2_reg[60]_5 [46]),
        .I1(gmem_AWADDR1184_out),
        .I2(\data_p2_reg[60]_6 [46]),
        .I3(\data_p2_reg[60]_7 [46]),
        .I4(gmem_AWADDR1168_out),
        .I5(gmem_AWADDR1176_out),
        .O(\data_p2[46]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair568" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[46]_i_6 
       (.I0(\data_p1_reg[60]_1 [46]),
        .I1(gmem_AWADDR1160_out),
        .O(\data_p2[46]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h8888888B)) 
    \data_p2[47]_i_1 
       (.I0(\data_p1_reg[47]_0 ),
        .I1(\data_p1_reg[0]_1 ),
        .I2(\data_p2[47]_i_3_n_0 ),
        .I3(\data_p2[47]_i_4_n_0 ),
        .I4(\data_p2[47]_i_5_n_0 ),
        .O(\data_p2[47]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h082A082A08082A2A)) 
    \data_p2[47]_i_3 
       (.I0(\data_p2[60]_i_21_n_0 ),
        .I1(gmem_AWADDR1136_out),
        .I2(\data_p2_reg[60]_2 [47]),
        .I3(\data_p2_reg[60]_3 [47]),
        .I4(\data_p2_reg[60]_4 [47]),
        .I5(gmem_AWADDR1),
        .O(\data_p2[47]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    \data_p2[47]_i_4 
       (.I0(\data_p2[60]_i_23_n_0 ),
        .I1(\data_p2[47]_i_6_n_0 ),
        .I2(\data_p2_reg[60]_0 [47]),
        .I3(\data_p2_reg[0]_2 ),
        .I4(\data_p2_reg[60]_1 [47]),
        .I5(\data_p2_reg[0]_3 ),
        .O(\data_p2[47]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h4747474744774444)) 
    \data_p2[47]_i_5 
       (.I0(\data_p2_reg[60]_5 [47]),
        .I1(gmem_AWADDR1184_out),
        .I2(\data_p2_reg[60]_6 [47]),
        .I3(\data_p2_reg[60]_7 [47]),
        .I4(gmem_AWADDR1168_out),
        .I5(gmem_AWADDR1176_out),
        .O(\data_p2[47]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair568" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[47]_i_6 
       (.I0(\data_p1_reg[60]_1 [47]),
        .I1(gmem_AWADDR1160_out),
        .O(\data_p2[47]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h8888888B)) 
    \data_p2[48]_i_1 
       (.I0(\data_p1_reg[48]_0 ),
        .I1(\data_p1_reg[0]_1 ),
        .I2(\data_p2[48]_i_3_n_0 ),
        .I3(\data_p2[48]_i_4_n_0 ),
        .I4(\data_p2[48]_i_5_n_0 ),
        .O(\data_p2[48]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h082A082A08082A2A)) 
    \data_p2[48]_i_3 
       (.I0(\data_p2[60]_i_21_n_0 ),
        .I1(gmem_AWADDR1136_out),
        .I2(\data_p2_reg[60]_2 [48]),
        .I3(\data_p2_reg[60]_3 [48]),
        .I4(\data_p2_reg[60]_4 [48]),
        .I5(gmem_AWADDR1),
        .O(\data_p2[48]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    \data_p2[48]_i_4 
       (.I0(\data_p2[60]_i_23_n_0 ),
        .I1(\data_p2[48]_i_6_n_0 ),
        .I2(\data_p2_reg[60]_0 [48]),
        .I3(\data_p2_reg[0]_2 ),
        .I4(\data_p2_reg[60]_1 [48]),
        .I5(\data_p2_reg[0]_3 ),
        .O(\data_p2[48]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h4747474744774444)) 
    \data_p2[48]_i_5 
       (.I0(\data_p2_reg[60]_5 [48]),
        .I1(gmem_AWADDR1184_out),
        .I2(\data_p2_reg[60]_6 [48]),
        .I3(\data_p2_reg[60]_7 [48]),
        .I4(gmem_AWADDR1168_out),
        .I5(gmem_AWADDR1176_out),
        .O(\data_p2[48]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair569" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[48]_i_6 
       (.I0(\data_p1_reg[60]_1 [48]),
        .I1(gmem_AWADDR1160_out),
        .O(\data_p2[48]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h8888888B)) 
    \data_p2[49]_i_1 
       (.I0(\data_p1_reg[49]_0 ),
        .I1(\data_p1_reg[0]_1 ),
        .I2(\data_p2[49]_i_3_n_0 ),
        .I3(\data_p2[49]_i_4_n_0 ),
        .I4(\data_p2[49]_i_5_n_0 ),
        .O(\data_p2[49]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h082A082A08082A2A)) 
    \data_p2[49]_i_3 
       (.I0(\data_p2[60]_i_21_n_0 ),
        .I1(gmem_AWADDR1136_out),
        .I2(\data_p2_reg[60]_2 [49]),
        .I3(\data_p2_reg[60]_3 [49]),
        .I4(\data_p2_reg[60]_4 [49]),
        .I5(gmem_AWADDR1),
        .O(\data_p2[49]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    \data_p2[49]_i_4 
       (.I0(\data_p2[60]_i_23_n_0 ),
        .I1(\data_p2[49]_i_6_n_0 ),
        .I2(\data_p2_reg[60]_0 [49]),
        .I3(\data_p2_reg[0]_2 ),
        .I4(\data_p2_reg[60]_1 [49]),
        .I5(\data_p2_reg[0]_3 ),
        .O(\data_p2[49]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h4747474744774444)) 
    \data_p2[49]_i_5 
       (.I0(\data_p2_reg[60]_5 [49]),
        .I1(gmem_AWADDR1184_out),
        .I2(\data_p2_reg[60]_6 [49]),
        .I3(\data_p2_reg[60]_7 [49]),
        .I4(gmem_AWADDR1168_out),
        .I5(gmem_AWADDR1176_out),
        .O(\data_p2[49]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair569" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[49]_i_6 
       (.I0(\data_p1_reg[60]_1 [49]),
        .I1(gmem_AWADDR1160_out),
        .O(\data_p2[49]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h8888888B)) 
    \data_p2[4]_i_1 
       (.I0(\data_p1_reg[4]_0 ),
        .I1(\data_p1_reg[0]_1 ),
        .I2(\data_p2[4]_i_3_n_0 ),
        .I3(\data_p2[4]_i_4_n_0 ),
        .I4(\data_p2[4]_i_5_n_0 ),
        .O(\data_p2[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h082A082A08082A2A)) 
    \data_p2[4]_i_3 
       (.I0(\data_p2[60]_i_21_n_0 ),
        .I1(gmem_AWADDR1136_out),
        .I2(\data_p2_reg[60]_2 [4]),
        .I3(\data_p2_reg[60]_3 [4]),
        .I4(\data_p2_reg[60]_4 [4]),
        .I5(gmem_AWADDR1),
        .O(\data_p2[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    \data_p2[4]_i_4 
       (.I0(\data_p2[60]_i_23_n_0 ),
        .I1(\data_p2[4]_i_6_n_0 ),
        .I2(\data_p2_reg[60]_0 [4]),
        .I3(\data_p2_reg[0]_2 ),
        .I4(\data_p2_reg[60]_1 [4]),
        .I5(\data_p2_reg[0]_3 ),
        .O(\data_p2[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h4747474744774444)) 
    \data_p2[4]_i_5 
       (.I0(\data_p2_reg[60]_5 [4]),
        .I1(gmem_AWADDR1184_out),
        .I2(\data_p2_reg[60]_6 [4]),
        .I3(\data_p2_reg[60]_7 [4]),
        .I4(gmem_AWADDR1168_out),
        .I5(gmem_AWADDR1176_out),
        .O(\data_p2[4]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair547" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[4]_i_6 
       (.I0(\data_p1_reg[60]_1 [4]),
        .I1(gmem_AWADDR1160_out),
        .O(\data_p2[4]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h8888888B)) 
    \data_p2[50]_i_1 
       (.I0(\data_p1_reg[50]_0 ),
        .I1(\data_p1_reg[0]_1 ),
        .I2(\data_p2[50]_i_3_n_0 ),
        .I3(\data_p2[50]_i_4_n_0 ),
        .I4(\data_p2[50]_i_5_n_0 ),
        .O(\data_p2[50]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h082A082A08082A2A)) 
    \data_p2[50]_i_3 
       (.I0(\data_p2[60]_i_21_n_0 ),
        .I1(gmem_AWADDR1136_out),
        .I2(\data_p2_reg[60]_2 [50]),
        .I3(\data_p2_reg[60]_3 [50]),
        .I4(\data_p2_reg[60]_4 [50]),
        .I5(gmem_AWADDR1),
        .O(\data_p2[50]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    \data_p2[50]_i_4 
       (.I0(\data_p2[60]_i_23_n_0 ),
        .I1(\data_p2[50]_i_6_n_0 ),
        .I2(\data_p2_reg[60]_0 [50]),
        .I3(\data_p2_reg[0]_2 ),
        .I4(\data_p2_reg[60]_1 [50]),
        .I5(\data_p2_reg[0]_3 ),
        .O(\data_p2[50]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h4747474744774444)) 
    \data_p2[50]_i_5 
       (.I0(\data_p2_reg[60]_5 [50]),
        .I1(gmem_AWADDR1184_out),
        .I2(\data_p2_reg[60]_6 [50]),
        .I3(\data_p2_reg[60]_7 [50]),
        .I4(gmem_AWADDR1168_out),
        .I5(gmem_AWADDR1176_out),
        .O(\data_p2[50]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair570" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[50]_i_6 
       (.I0(\data_p1_reg[60]_1 [50]),
        .I1(gmem_AWADDR1160_out),
        .O(\data_p2[50]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h8888888B)) 
    \data_p2[51]_i_1 
       (.I0(\data_p1_reg[51]_0 ),
        .I1(\data_p1_reg[0]_1 ),
        .I2(\data_p2[51]_i_3_n_0 ),
        .I3(\data_p2[51]_i_4_n_0 ),
        .I4(\data_p2[51]_i_5_n_0 ),
        .O(\data_p2[51]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h082A082A08082A2A)) 
    \data_p2[51]_i_3 
       (.I0(\data_p2[60]_i_21_n_0 ),
        .I1(gmem_AWADDR1136_out),
        .I2(\data_p2_reg[60]_2 [51]),
        .I3(\data_p2_reg[60]_3 [51]),
        .I4(\data_p2_reg[60]_4 [51]),
        .I5(gmem_AWADDR1),
        .O(\data_p2[51]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    \data_p2[51]_i_4 
       (.I0(\data_p2[60]_i_23_n_0 ),
        .I1(\data_p2[51]_i_6_n_0 ),
        .I2(\data_p2_reg[60]_0 [51]),
        .I3(\data_p2_reg[0]_2 ),
        .I4(\data_p2_reg[60]_1 [51]),
        .I5(\data_p2_reg[0]_3 ),
        .O(\data_p2[51]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h4747474744774444)) 
    \data_p2[51]_i_5 
       (.I0(\data_p2_reg[60]_5 [51]),
        .I1(gmem_AWADDR1184_out),
        .I2(\data_p2_reg[60]_6 [51]),
        .I3(\data_p2_reg[60]_7 [51]),
        .I4(gmem_AWADDR1168_out),
        .I5(gmem_AWADDR1176_out),
        .O(\data_p2[51]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair570" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[51]_i_6 
       (.I0(\data_p1_reg[60]_1 [51]),
        .I1(gmem_AWADDR1160_out),
        .O(\data_p2[51]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h8888888B)) 
    \data_p2[52]_i_1 
       (.I0(\data_p1_reg[52]_0 ),
        .I1(\data_p1_reg[0]_1 ),
        .I2(\data_p2[52]_i_3_n_0 ),
        .I3(\data_p2[52]_i_4_n_0 ),
        .I4(\data_p2[52]_i_5_n_0 ),
        .O(\data_p2[52]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h082A082A08082A2A)) 
    \data_p2[52]_i_3 
       (.I0(\data_p2[60]_i_21_n_0 ),
        .I1(gmem_AWADDR1136_out),
        .I2(\data_p2_reg[60]_2 [52]),
        .I3(\data_p2_reg[60]_3 [52]),
        .I4(\data_p2_reg[60]_4 [52]),
        .I5(gmem_AWADDR1),
        .O(\data_p2[52]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    \data_p2[52]_i_4 
       (.I0(\data_p2[60]_i_23_n_0 ),
        .I1(\data_p2[52]_i_6_n_0 ),
        .I2(\data_p2_reg[60]_0 [52]),
        .I3(\data_p2_reg[0]_2 ),
        .I4(\data_p2_reg[60]_1 [52]),
        .I5(\data_p2_reg[0]_3 ),
        .O(\data_p2[52]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h4747474744774444)) 
    \data_p2[52]_i_5 
       (.I0(\data_p2_reg[60]_5 [52]),
        .I1(gmem_AWADDR1184_out),
        .I2(\data_p2_reg[60]_6 [52]),
        .I3(\data_p2_reg[60]_7 [52]),
        .I4(gmem_AWADDR1168_out),
        .I5(gmem_AWADDR1176_out),
        .O(\data_p2[52]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair571" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[52]_i_6 
       (.I0(\data_p1_reg[60]_1 [52]),
        .I1(gmem_AWADDR1160_out),
        .O(\data_p2[52]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h8888888B)) 
    \data_p2[53]_i_1 
       (.I0(\data_p1_reg[53]_0 ),
        .I1(\data_p1_reg[0]_1 ),
        .I2(\data_p2[53]_i_3_n_0 ),
        .I3(\data_p2[53]_i_4_n_0 ),
        .I4(\data_p2[53]_i_5_n_0 ),
        .O(\data_p2[53]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h082A082A08082A2A)) 
    \data_p2[53]_i_3 
       (.I0(\data_p2[60]_i_21_n_0 ),
        .I1(gmem_AWADDR1136_out),
        .I2(\data_p2_reg[60]_2 [53]),
        .I3(\data_p2_reg[60]_3 [53]),
        .I4(\data_p2_reg[60]_4 [53]),
        .I5(gmem_AWADDR1),
        .O(\data_p2[53]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    \data_p2[53]_i_4 
       (.I0(\data_p2[60]_i_23_n_0 ),
        .I1(\data_p2[53]_i_6_n_0 ),
        .I2(\data_p2_reg[60]_0 [53]),
        .I3(\data_p2_reg[0]_2 ),
        .I4(\data_p2_reg[60]_1 [53]),
        .I5(\data_p2_reg[0]_3 ),
        .O(\data_p2[53]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h4747474744774444)) 
    \data_p2[53]_i_5 
       (.I0(\data_p2_reg[60]_5 [53]),
        .I1(gmem_AWADDR1184_out),
        .I2(\data_p2_reg[60]_6 [53]),
        .I3(\data_p2_reg[60]_7 [53]),
        .I4(gmem_AWADDR1168_out),
        .I5(gmem_AWADDR1176_out),
        .O(\data_p2[53]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair571" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[53]_i_6 
       (.I0(\data_p1_reg[60]_1 [53]),
        .I1(gmem_AWADDR1160_out),
        .O(\data_p2[53]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h8888888B)) 
    \data_p2[54]_i_1 
       (.I0(\data_p1_reg[54]_0 ),
        .I1(\data_p1_reg[0]_1 ),
        .I2(\data_p2[54]_i_3_n_0 ),
        .I3(\data_p2[54]_i_4_n_0 ),
        .I4(\data_p2[54]_i_5_n_0 ),
        .O(\data_p2[54]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h082A082A08082A2A)) 
    \data_p2[54]_i_3 
       (.I0(\data_p2[60]_i_21_n_0 ),
        .I1(gmem_AWADDR1136_out),
        .I2(\data_p2_reg[60]_2 [54]),
        .I3(\data_p2_reg[60]_3 [54]),
        .I4(\data_p2_reg[60]_4 [54]),
        .I5(gmem_AWADDR1),
        .O(\data_p2[54]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    \data_p2[54]_i_4 
       (.I0(\data_p2[60]_i_23_n_0 ),
        .I1(\data_p2[54]_i_6_n_0 ),
        .I2(\data_p2_reg[60]_0 [54]),
        .I3(\data_p2_reg[0]_2 ),
        .I4(\data_p2_reg[60]_1 [54]),
        .I5(\data_p2_reg[0]_3 ),
        .O(\data_p2[54]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h4747474744774444)) 
    \data_p2[54]_i_5 
       (.I0(\data_p2_reg[60]_5 [54]),
        .I1(gmem_AWADDR1184_out),
        .I2(\data_p2_reg[60]_6 [54]),
        .I3(\data_p2_reg[60]_7 [54]),
        .I4(gmem_AWADDR1168_out),
        .I5(gmem_AWADDR1176_out),
        .O(\data_p2[54]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair572" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[54]_i_6 
       (.I0(\data_p1_reg[60]_1 [54]),
        .I1(gmem_AWADDR1160_out),
        .O(\data_p2[54]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h8888888B)) 
    \data_p2[55]_i_1 
       (.I0(\data_p1_reg[55]_0 ),
        .I1(\data_p1_reg[0]_1 ),
        .I2(\data_p2[55]_i_3_n_0 ),
        .I3(\data_p2[55]_i_4_n_0 ),
        .I4(\data_p2[55]_i_5_n_0 ),
        .O(\data_p2[55]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h082A082A08082A2A)) 
    \data_p2[55]_i_3 
       (.I0(\data_p2[60]_i_21_n_0 ),
        .I1(gmem_AWADDR1136_out),
        .I2(\data_p2_reg[60]_2 [55]),
        .I3(\data_p2_reg[60]_3 [55]),
        .I4(\data_p2_reg[60]_4 [55]),
        .I5(gmem_AWADDR1),
        .O(\data_p2[55]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    \data_p2[55]_i_4 
       (.I0(\data_p2[60]_i_23_n_0 ),
        .I1(\data_p2[55]_i_6_n_0 ),
        .I2(\data_p2_reg[60]_0 [55]),
        .I3(\data_p2_reg[0]_2 ),
        .I4(\data_p2_reg[60]_1 [55]),
        .I5(\data_p2_reg[0]_3 ),
        .O(\data_p2[55]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h4747474744774444)) 
    \data_p2[55]_i_5 
       (.I0(\data_p2_reg[60]_5 [55]),
        .I1(gmem_AWADDR1184_out),
        .I2(\data_p2_reg[60]_6 [55]),
        .I3(\data_p2_reg[60]_7 [55]),
        .I4(gmem_AWADDR1168_out),
        .I5(gmem_AWADDR1176_out),
        .O(\data_p2[55]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair572" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[55]_i_6 
       (.I0(\data_p1_reg[60]_1 [55]),
        .I1(gmem_AWADDR1160_out),
        .O(\data_p2[55]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h8888888B)) 
    \data_p2[56]_i_1 
       (.I0(\data_p1_reg[56]_0 ),
        .I1(\data_p1_reg[0]_1 ),
        .I2(\data_p2[56]_i_3_n_0 ),
        .I3(\data_p2[56]_i_4_n_0 ),
        .I4(\data_p2[56]_i_5_n_0 ),
        .O(\data_p2[56]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h082A082A08082A2A)) 
    \data_p2[56]_i_3 
       (.I0(\data_p2[60]_i_21_n_0 ),
        .I1(gmem_AWADDR1136_out),
        .I2(\data_p2_reg[60]_2 [56]),
        .I3(\data_p2_reg[60]_3 [56]),
        .I4(\data_p2_reg[60]_4 [56]),
        .I5(gmem_AWADDR1),
        .O(\data_p2[56]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    \data_p2[56]_i_4 
       (.I0(\data_p2[60]_i_23_n_0 ),
        .I1(\data_p2[56]_i_6_n_0 ),
        .I2(\data_p2_reg[60]_0 [56]),
        .I3(\data_p2_reg[0]_2 ),
        .I4(\data_p2_reg[60]_1 [56]),
        .I5(\data_p2_reg[0]_3 ),
        .O(\data_p2[56]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h4747474744774444)) 
    \data_p2[56]_i_5 
       (.I0(\data_p2_reg[60]_5 [56]),
        .I1(gmem_AWADDR1184_out),
        .I2(\data_p2_reg[60]_6 [56]),
        .I3(\data_p2_reg[60]_7 [56]),
        .I4(gmem_AWADDR1168_out),
        .I5(gmem_AWADDR1176_out),
        .O(\data_p2[56]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair573" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[56]_i_6 
       (.I0(\data_p1_reg[60]_1 [56]),
        .I1(gmem_AWADDR1160_out),
        .O(\data_p2[56]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h8888888B)) 
    \data_p2[57]_i_1 
       (.I0(\data_p1_reg[57]_0 ),
        .I1(\data_p1_reg[0]_1 ),
        .I2(\data_p2[57]_i_3_n_0 ),
        .I3(\data_p2[57]_i_4_n_0 ),
        .I4(\data_p2[57]_i_5_n_0 ),
        .O(\data_p2[57]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h082A082A08082A2A)) 
    \data_p2[57]_i_3 
       (.I0(\data_p2[60]_i_21_n_0 ),
        .I1(gmem_AWADDR1136_out),
        .I2(\data_p2_reg[60]_2 [57]),
        .I3(\data_p2_reg[60]_3 [57]),
        .I4(\data_p2_reg[60]_4 [57]),
        .I5(gmem_AWADDR1),
        .O(\data_p2[57]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    \data_p2[57]_i_4 
       (.I0(\data_p2[60]_i_23_n_0 ),
        .I1(\data_p2[57]_i_6_n_0 ),
        .I2(\data_p2_reg[60]_0 [57]),
        .I3(\data_p2_reg[0]_2 ),
        .I4(\data_p2_reg[60]_1 [57]),
        .I5(\data_p2_reg[0]_3 ),
        .O(\data_p2[57]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h4747474744774444)) 
    \data_p2[57]_i_5 
       (.I0(\data_p2_reg[60]_5 [57]),
        .I1(gmem_AWADDR1184_out),
        .I2(\data_p2_reg[60]_6 [57]),
        .I3(\data_p2_reg[60]_7 [57]),
        .I4(gmem_AWADDR1168_out),
        .I5(gmem_AWADDR1176_out),
        .O(\data_p2[57]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair573" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[57]_i_6 
       (.I0(\data_p1_reg[60]_1 [57]),
        .I1(gmem_AWADDR1160_out),
        .O(\data_p2[57]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h8888888B)) 
    \data_p2[58]_i_1 
       (.I0(\data_p1_reg[58]_0 ),
        .I1(\data_p1_reg[0]_1 ),
        .I2(\data_p2[58]_i_3_n_0 ),
        .I3(\data_p2[58]_i_4_n_0 ),
        .I4(\data_p2[58]_i_5_n_0 ),
        .O(\data_p2[58]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h082A082A08082A2A)) 
    \data_p2[58]_i_3 
       (.I0(\data_p2[60]_i_21_n_0 ),
        .I1(gmem_AWADDR1136_out),
        .I2(\data_p2_reg[60]_2 [58]),
        .I3(\data_p2_reg[60]_3 [58]),
        .I4(\data_p2_reg[60]_4 [58]),
        .I5(gmem_AWADDR1),
        .O(\data_p2[58]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    \data_p2[58]_i_4 
       (.I0(\data_p2[60]_i_23_n_0 ),
        .I1(\data_p2[58]_i_6_n_0 ),
        .I2(\data_p2_reg[60]_0 [58]),
        .I3(\data_p2_reg[0]_2 ),
        .I4(\data_p2_reg[60]_1 [58]),
        .I5(\data_p2_reg[0]_3 ),
        .O(\data_p2[58]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h4747474744774444)) 
    \data_p2[58]_i_5 
       (.I0(\data_p2_reg[60]_5 [58]),
        .I1(gmem_AWADDR1184_out),
        .I2(\data_p2_reg[60]_6 [58]),
        .I3(\data_p2_reg[60]_7 [58]),
        .I4(gmem_AWADDR1168_out),
        .I5(gmem_AWADDR1176_out),
        .O(\data_p2[58]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair574" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[58]_i_6 
       (.I0(\data_p1_reg[60]_1 [58]),
        .I1(gmem_AWADDR1160_out),
        .O(\data_p2[58]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h8888888B)) 
    \data_p2[59]_i_1 
       (.I0(\data_p1_reg[59]_0 ),
        .I1(\data_p1_reg[0]_1 ),
        .I2(\data_p2[59]_i_3_n_0 ),
        .I3(\data_p2[59]_i_4_n_0 ),
        .I4(\data_p2[59]_i_5_n_0 ),
        .O(\data_p2[59]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h082A082A08082A2A)) 
    \data_p2[59]_i_3 
       (.I0(\data_p2[60]_i_21_n_0 ),
        .I1(gmem_AWADDR1136_out),
        .I2(\data_p2_reg[60]_2 [59]),
        .I3(\data_p2_reg[60]_3 [59]),
        .I4(\data_p2_reg[60]_4 [59]),
        .I5(gmem_AWADDR1),
        .O(\data_p2[59]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    \data_p2[59]_i_4 
       (.I0(\data_p2[60]_i_23_n_0 ),
        .I1(\data_p2[59]_i_6_n_0 ),
        .I2(\data_p2_reg[60]_0 [59]),
        .I3(\data_p2_reg[0]_2 ),
        .I4(\data_p2_reg[60]_1 [59]),
        .I5(\data_p2_reg[0]_3 ),
        .O(\data_p2[59]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h4747474744774444)) 
    \data_p2[59]_i_5 
       (.I0(\data_p2_reg[60]_5 [59]),
        .I1(gmem_AWADDR1184_out),
        .I2(\data_p2_reg[60]_6 [59]),
        .I3(\data_p2_reg[60]_7 [59]),
        .I4(gmem_AWADDR1168_out),
        .I5(gmem_AWADDR1176_out),
        .O(\data_p2[59]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair574" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[59]_i_6 
       (.I0(\data_p1_reg[60]_1 [59]),
        .I1(gmem_AWADDR1160_out),
        .O(\data_p2[59]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h8888888B)) 
    \data_p2[5]_i_1 
       (.I0(\data_p1_reg[5]_0 ),
        .I1(\data_p1_reg[0]_1 ),
        .I2(\data_p2[5]_i_3_n_0 ),
        .I3(\data_p2[5]_i_4_n_0 ),
        .I4(\data_p2[5]_i_5_n_0 ),
        .O(\data_p2[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h082A082A08082A2A)) 
    \data_p2[5]_i_3 
       (.I0(\data_p2[60]_i_21_n_0 ),
        .I1(gmem_AWADDR1136_out),
        .I2(\data_p2_reg[60]_2 [5]),
        .I3(\data_p2_reg[60]_3 [5]),
        .I4(\data_p2_reg[60]_4 [5]),
        .I5(gmem_AWADDR1),
        .O(\data_p2[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    \data_p2[5]_i_4 
       (.I0(\data_p2[60]_i_23_n_0 ),
        .I1(\data_p2[5]_i_6_n_0 ),
        .I2(\data_p2_reg[60]_0 [5]),
        .I3(\data_p2_reg[0]_2 ),
        .I4(\data_p2_reg[60]_1 [5]),
        .I5(\data_p2_reg[0]_3 ),
        .O(\data_p2[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h4747474744774444)) 
    \data_p2[5]_i_5 
       (.I0(\data_p2_reg[60]_5 [5]),
        .I1(gmem_AWADDR1184_out),
        .I2(\data_p2_reg[60]_6 [5]),
        .I3(\data_p2_reg[60]_7 [5]),
        .I4(gmem_AWADDR1168_out),
        .I5(gmem_AWADDR1176_out),
        .O(\data_p2[5]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair547" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[5]_i_6 
       (.I0(\data_p1_reg[60]_1 [5]),
        .I1(gmem_AWADDR1160_out),
        .O(\data_p2[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \data_p2[60]_i_1 
       (.I0(\data_p2[60]_i_3_n_0 ),
        .I1(\data_p2_reg[0]_1 ),
        .I2(\data_p2[60]_i_5_n_0 ),
        .I3(\data_p2_reg[0]_4 ),
        .I4(\data_p2_reg[0]_0 ),
        .I5(s_ready_t_reg_0),
        .O(load_p2));
  LUT6 #(
    .INIT(64'h082A082A08082A2A)) 
    \data_p2[60]_i_10 
       (.I0(\data_p2[60]_i_21_n_0 ),
        .I1(gmem_AWADDR1136_out),
        .I2(\data_p2_reg[60]_2 [60]),
        .I3(\data_p2_reg[60]_3 [60]),
        .I4(\data_p2_reg[60]_4 [60]),
        .I5(gmem_AWADDR1),
        .O(\data_p2[60]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    \data_p2[60]_i_11 
       (.I0(\data_p2[60]_i_23_n_0 ),
        .I1(\data_p2[60]_i_24_n_0 ),
        .I2(\data_p2_reg[60]_0 [60]),
        .I3(\data_p2_reg[0]_2 ),
        .I4(\data_p2_reg[60]_1 [60]),
        .I5(\data_p2_reg[0]_3 ),
        .O(\data_p2[60]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h4747474744774444)) 
    \data_p2[60]_i_12 
       (.I0(\data_p2_reg[60]_5 [60]),
        .I1(gmem_AWADDR1184_out),
        .I2(\data_p2_reg[60]_6 [60]),
        .I3(\data_p2_reg[60]_7 [60]),
        .I4(gmem_AWADDR1168_out),
        .I5(gmem_AWADDR1176_out),
        .O(\data_p2[60]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0000020000000000)) 
    \data_p2[60]_i_14 
       (.I0(p_177_in),
        .I1(s_ready_t_reg_3),
        .I2(\data_p1[60]_i_6 ),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_block_pp0_stage3_110011),
        .I5(full_n_i_7[2]),
        .O(gmem_AWADDR1136_out));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \data_p2[60]_i_16 
       (.I0(full_n_i_7[8]),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(p_187_in),
        .I3(s_ready_t_reg_0),
        .I4(\data_p2[60]_i_6 ),
        .I5(gmem_WDATA51_out),
        .O(gmem_AWADDR1184_out));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \data_p2[60]_i_17 
       (.I0(p_206_in),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(s_ready_t_reg_4),
        .I3(\data_p2[60]_i_7 ),
        .I4(ap_block_pp0_stage6_110011),
        .I5(full_n_i_7[5]),
        .O(gmem_AWADDR1160_out));
  LUT5 #(
    .INIT(32'h8888888B)) 
    \data_p2[60]_i_2 
       (.I0(\data_p1_reg[60]_0 ),
        .I1(\data_p1_reg[0]_1 ),
        .I2(\data_p2[60]_i_10_n_0 ),
        .I3(\data_p2[60]_i_11_n_0 ),
        .I4(\data_p2[60]_i_12_n_0 ),
        .O(\data_p2[60]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \data_p2[60]_i_21 
       (.I0(gmem_AWADDR1184_out),
        .I1(gmem_AWADDR1168_out),
        .I2(gmem_AWADDR1176_out),
        .I3(gmem_AWADDR1160_out),
        .I4(gmem_AWADDR1144_out),
        .I5(gmem_AWADDR1152_out),
        .O(\data_p2[60]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000000FE)) 
    \data_p2[60]_i_23 
       (.I0(gmem_AWADDR1160_out),
        .I1(gmem_AWADDR1144_out),
        .I2(gmem_AWADDR1152_out),
        .I3(gmem_AWADDR1184_out),
        .I4(gmem_AWADDR1168_out),
        .I5(gmem_AWADDR1176_out),
        .O(\data_p2[60]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[60]_i_24 
       (.I0(\data_p1_reg[60]_1 [60]),
        .I1(gmem_AWADDR1160_out),
        .O(\data_p2[60]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \data_p2[60]_i_27 
       (.I0(full_n_i_7[7]),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\ap_CS_fsm_reg[11]_0 ),
        .I3(s_ready_t_reg_0),
        .I4(\data_p2[60]_i_23_1 ),
        .I5(gmem_WDATA52_out),
        .O(gmem_AWADDR1176_out));
  LUT6 #(
    .INIT(64'hFF80808000000000)) 
    \data_p2[60]_i_3 
       (.I0(and_ln58_reg_2104),
        .I1(icmp_ln59_reg_2108),
        .I2(p_56_in),
        .I3(p_53_in),
        .I4(p_185_in),
        .I5(ap_enable_reg_pp0_iter0),
        .O(\data_p2[60]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000020000000000)) 
    \data_p2[60]_i_31 
       (.I0(p_185_in),
        .I1(s_ready_t_reg_1),
        .I2(\data_p2[60]_i_23_0 ),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_block_pp0_stage4_110011),
        .I5(full_n_i_7[3]),
        .O(gmem_AWADDR1144_out));
  LUT6 #(
    .INIT(64'h0000020000000000)) 
    \data_p2[60]_i_32 
       (.I0(p_198_in),
        .I1(s_ready_t_reg_2),
        .I2(\data_p1[0]_i_3_0 ),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_block_pp0_stage5_110011),
        .I5(full_n_i_7[4]),
        .O(gmem_AWADDR1152_out));
  (* SOFT_HLUTNM = "soft_lutpair533" *) 
  LUT5 #(
    .INIT(32'hEAAAAAAA)) 
    \data_p2[60]_i_5 
       (.I0(gmem_AWADDR1136_out),
        .I1(p_55_in),
        .I2(icmp_ln59_1_reg_2130),
        .I3(and_ln58_1_reg_2126),
        .I4(ap_enable_reg_pp0_iter0),
        .O(\data_p2[60]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h8888888B)) 
    \data_p2[6]_i_1 
       (.I0(\data_p1_reg[6]_0 ),
        .I1(\data_p1_reg[0]_1 ),
        .I2(\data_p2[6]_i_3_n_0 ),
        .I3(\data_p2[6]_i_4_n_0 ),
        .I4(\data_p2[6]_i_5_n_0 ),
        .O(\data_p2[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h082A082A08082A2A)) 
    \data_p2[6]_i_3 
       (.I0(\data_p2[60]_i_21_n_0 ),
        .I1(gmem_AWADDR1136_out),
        .I2(\data_p2_reg[60]_2 [6]),
        .I3(\data_p2_reg[60]_3 [6]),
        .I4(\data_p2_reg[60]_4 [6]),
        .I5(gmem_AWADDR1),
        .O(\data_p2[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    \data_p2[6]_i_4 
       (.I0(\data_p2[60]_i_23_n_0 ),
        .I1(\data_p2[6]_i_6_n_0 ),
        .I2(\data_p2_reg[60]_0 [6]),
        .I3(\data_p2_reg[0]_2 ),
        .I4(\data_p2_reg[60]_1 [6]),
        .I5(\data_p2_reg[0]_3 ),
        .O(\data_p2[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h4747474744774444)) 
    \data_p2[6]_i_5 
       (.I0(\data_p2_reg[60]_5 [6]),
        .I1(gmem_AWADDR1184_out),
        .I2(\data_p2_reg[60]_6 [6]),
        .I3(\data_p2_reg[60]_7 [6]),
        .I4(gmem_AWADDR1168_out),
        .I5(gmem_AWADDR1176_out),
        .O(\data_p2[6]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair548" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[6]_i_6 
       (.I0(\data_p1_reg[60]_1 [6]),
        .I1(gmem_AWADDR1160_out),
        .O(\data_p2[6]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h8888888B)) 
    \data_p2[7]_i_1 
       (.I0(\data_p1_reg[7]_0 ),
        .I1(\data_p1_reg[0]_1 ),
        .I2(\data_p2[7]_i_3_n_0 ),
        .I3(\data_p2[7]_i_4_n_0 ),
        .I4(\data_p2[7]_i_5_n_0 ),
        .O(\data_p2[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h082A082A08082A2A)) 
    \data_p2[7]_i_3 
       (.I0(\data_p2[60]_i_21_n_0 ),
        .I1(gmem_AWADDR1136_out),
        .I2(\data_p2_reg[60]_2 [7]),
        .I3(\data_p2_reg[60]_3 [7]),
        .I4(\data_p2_reg[60]_4 [7]),
        .I5(gmem_AWADDR1),
        .O(\data_p2[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    \data_p2[7]_i_4 
       (.I0(\data_p2[60]_i_23_n_0 ),
        .I1(\data_p2[7]_i_6_n_0 ),
        .I2(\data_p2_reg[60]_0 [7]),
        .I3(\data_p2_reg[0]_2 ),
        .I4(\data_p2_reg[60]_1 [7]),
        .I5(\data_p2_reg[0]_3 ),
        .O(\data_p2[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h4747474744774444)) 
    \data_p2[7]_i_5 
       (.I0(\data_p2_reg[60]_5 [7]),
        .I1(gmem_AWADDR1184_out),
        .I2(\data_p2_reg[60]_6 [7]),
        .I3(\data_p2_reg[60]_7 [7]),
        .I4(gmem_AWADDR1168_out),
        .I5(gmem_AWADDR1176_out),
        .O(\data_p2[7]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair548" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[7]_i_6 
       (.I0(\data_p1_reg[60]_1 [7]),
        .I1(gmem_AWADDR1160_out),
        .O(\data_p2[7]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h8888888B)) 
    \data_p2[8]_i_1 
       (.I0(\data_p1_reg[8]_0 ),
        .I1(\data_p1_reg[0]_1 ),
        .I2(\data_p2[8]_i_3_n_0 ),
        .I3(\data_p2[8]_i_4_n_0 ),
        .I4(\data_p2[8]_i_5_n_0 ),
        .O(\data_p2[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h082A082A08082A2A)) 
    \data_p2[8]_i_3 
       (.I0(\data_p2[60]_i_21_n_0 ),
        .I1(gmem_AWADDR1136_out),
        .I2(\data_p2_reg[60]_2 [8]),
        .I3(\data_p2_reg[60]_3 [8]),
        .I4(\data_p2_reg[60]_4 [8]),
        .I5(gmem_AWADDR1),
        .O(\data_p2[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    \data_p2[8]_i_4 
       (.I0(\data_p2[60]_i_23_n_0 ),
        .I1(\data_p2[8]_i_6_n_0 ),
        .I2(\data_p2_reg[60]_0 [8]),
        .I3(\data_p2_reg[0]_2 ),
        .I4(\data_p2_reg[60]_1 [8]),
        .I5(\data_p2_reg[0]_3 ),
        .O(\data_p2[8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h4747474744774444)) 
    \data_p2[8]_i_5 
       (.I0(\data_p2_reg[60]_5 [8]),
        .I1(gmem_AWADDR1184_out),
        .I2(\data_p2_reg[60]_6 [8]),
        .I3(\data_p2_reg[60]_7 [8]),
        .I4(gmem_AWADDR1168_out),
        .I5(gmem_AWADDR1176_out),
        .O(\data_p2[8]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair549" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[8]_i_6 
       (.I0(\data_p1_reg[60]_1 [8]),
        .I1(gmem_AWADDR1160_out),
        .O(\data_p2[8]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h8888888B)) 
    \data_p2[9]_i_1 
       (.I0(\data_p1_reg[9]_0 ),
        .I1(\data_p1_reg[0]_1 ),
        .I2(\data_p2[9]_i_3_n_0 ),
        .I3(\data_p2[9]_i_4_n_0 ),
        .I4(\data_p2[9]_i_5_n_0 ),
        .O(\data_p2[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h082A082A08082A2A)) 
    \data_p2[9]_i_3 
       (.I0(\data_p2[60]_i_21_n_0 ),
        .I1(gmem_AWADDR1136_out),
        .I2(\data_p2_reg[60]_2 [9]),
        .I3(\data_p2_reg[60]_3 [9]),
        .I4(\data_p2_reg[60]_4 [9]),
        .I5(gmem_AWADDR1),
        .O(\data_p2[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    \data_p2[9]_i_4 
       (.I0(\data_p2[60]_i_23_n_0 ),
        .I1(\data_p2[9]_i_6_n_0 ),
        .I2(\data_p2_reg[60]_0 [9]),
        .I3(\data_p2_reg[0]_2 ),
        .I4(\data_p2_reg[60]_1 [9]),
        .I5(\data_p2_reg[0]_3 ),
        .O(\data_p2[9]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h4747474744774444)) 
    \data_p2[9]_i_5 
       (.I0(\data_p2_reg[60]_5 [9]),
        .I1(gmem_AWADDR1184_out),
        .I2(\data_p2_reg[60]_6 [9]),
        .I3(\data_p2_reg[60]_7 [9]),
        .I4(gmem_AWADDR1168_out),
        .I5(gmem_AWADDR1176_out),
        .O(\data_p2[9]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair549" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[9]_i_6 
       (.I0(\data_p1_reg[60]_1 [9]),
        .I1(gmem_AWADDR1160_out),
        .O(\data_p2[9]_i_6_n_0 ));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[0]_i_1_n_0 ),
        .Q(data_p2[0]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[10]_i_1_n_0 ),
        .Q(data_p2[10]),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[11]_i_1_n_0 ),
        .Q(data_p2[11]),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[12]_i_1_n_0 ),
        .Q(data_p2[12]),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[13]_i_1_n_0 ),
        .Q(data_p2[13]),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[14]_i_1_n_0 ),
        .Q(data_p2[14]),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[15]_i_1_n_0 ),
        .Q(data_p2[15]),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[16]_i_1_n_0 ),
        .Q(data_p2[16]),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[17]_i_1_n_0 ),
        .Q(data_p2[17]),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[18]_i_1_n_0 ),
        .Q(data_p2[18]),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[19]_i_1_n_0 ),
        .Q(data_p2[19]),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[1]_i_1_n_0 ),
        .Q(data_p2[1]),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[20]_i_1_n_0 ),
        .Q(data_p2[20]),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[21]_i_1_n_0 ),
        .Q(data_p2[21]),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[22]_i_1_n_0 ),
        .Q(data_p2[22]),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[23]_i_1_n_0 ),
        .Q(data_p2[23]),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[24]_i_1_n_0 ),
        .Q(data_p2[24]),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[25]_i_1_n_0 ),
        .Q(data_p2[25]),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[26]_i_1_n_0 ),
        .Q(data_p2[26]),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[27]_i_1_n_0 ),
        .Q(data_p2[27]),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[28]_i_1_n_0 ),
        .Q(data_p2[28]),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[29]_i_1_n_0 ),
        .Q(data_p2[29]),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[2]_i_1_n_0 ),
        .Q(data_p2[2]),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[30]_i_1_n_0 ),
        .Q(data_p2[30]),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[31]_i_1_n_0 ),
        .Q(data_p2[31]),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[32]_i_1_n_0 ),
        .Q(data_p2[32]),
        .R(1'b0));
  FDRE \data_p2_reg[33] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[33]_i_1_n_0 ),
        .Q(data_p2[33]),
        .R(1'b0));
  FDRE \data_p2_reg[34] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[34]_i_1_n_0 ),
        .Q(data_p2[34]),
        .R(1'b0));
  FDRE \data_p2_reg[35] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[35]_i_1_n_0 ),
        .Q(data_p2[35]),
        .R(1'b0));
  FDRE \data_p2_reg[36] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[36]_i_1_n_0 ),
        .Q(data_p2[36]),
        .R(1'b0));
  FDRE \data_p2_reg[37] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[37]_i_1_n_0 ),
        .Q(data_p2[37]),
        .R(1'b0));
  FDRE \data_p2_reg[38] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[38]_i_1_n_0 ),
        .Q(data_p2[38]),
        .R(1'b0));
  FDRE \data_p2_reg[39] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[39]_i_1_n_0 ),
        .Q(data_p2[39]),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[3]_i_1_n_0 ),
        .Q(data_p2[3]),
        .R(1'b0));
  FDRE \data_p2_reg[40] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[40]_i_1_n_0 ),
        .Q(data_p2[40]),
        .R(1'b0));
  FDRE \data_p2_reg[41] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[41]_i_1_n_0 ),
        .Q(data_p2[41]),
        .R(1'b0));
  FDRE \data_p2_reg[42] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[42]_i_1_n_0 ),
        .Q(data_p2[42]),
        .R(1'b0));
  FDRE \data_p2_reg[43] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[43]_i_1_n_0 ),
        .Q(data_p2[43]),
        .R(1'b0));
  FDRE \data_p2_reg[44] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[44]_i_1_n_0 ),
        .Q(data_p2[44]),
        .R(1'b0));
  FDRE \data_p2_reg[45] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[45]_i_1_n_0 ),
        .Q(data_p2[45]),
        .R(1'b0));
  FDRE \data_p2_reg[46] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[46]_i_1_n_0 ),
        .Q(data_p2[46]),
        .R(1'b0));
  FDRE \data_p2_reg[47] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[47]_i_1_n_0 ),
        .Q(data_p2[47]),
        .R(1'b0));
  FDRE \data_p2_reg[48] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[48]_i_1_n_0 ),
        .Q(data_p2[48]),
        .R(1'b0));
  FDRE \data_p2_reg[49] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[49]_i_1_n_0 ),
        .Q(data_p2[49]),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[4]_i_1_n_0 ),
        .Q(data_p2[4]),
        .R(1'b0));
  FDRE \data_p2_reg[50] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[50]_i_1_n_0 ),
        .Q(data_p2[50]),
        .R(1'b0));
  FDRE \data_p2_reg[51] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[51]_i_1_n_0 ),
        .Q(data_p2[51]),
        .R(1'b0));
  FDRE \data_p2_reg[52] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[52]_i_1_n_0 ),
        .Q(data_p2[52]),
        .R(1'b0));
  FDRE \data_p2_reg[53] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[53]_i_1_n_0 ),
        .Q(data_p2[53]),
        .R(1'b0));
  FDRE \data_p2_reg[54] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[54]_i_1_n_0 ),
        .Q(data_p2[54]),
        .R(1'b0));
  FDRE \data_p2_reg[55] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[55]_i_1_n_0 ),
        .Q(data_p2[55]),
        .R(1'b0));
  FDRE \data_p2_reg[56] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[56]_i_1_n_0 ),
        .Q(data_p2[56]),
        .R(1'b0));
  FDRE \data_p2_reg[57] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[57]_i_1_n_0 ),
        .Q(data_p2[57]),
        .R(1'b0));
  FDRE \data_p2_reg[58] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[58]_i_1_n_0 ),
        .Q(data_p2[58]),
        .R(1'b0));
  FDRE \data_p2_reg[59] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[59]_i_1_n_0 ),
        .Q(data_p2[59]),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[5]_i_1_n_0 ),
        .Q(data_p2[5]),
        .R(1'b0));
  FDRE \data_p2_reg[60] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[60]_i_2_n_0 ),
        .Q(data_p2[60]),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[6]_i_1_n_0 ),
        .Q(data_p2[6]),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[7]_i_1_n_0 ),
        .Q(data_p2[7]),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[8]_i_1_n_0 ),
        .Q(data_p2[8]),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[9]_i_1_n_0 ),
        .Q(data_p2[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    full_n_i_13
       (.I0(p_185_in),
        .I1(full_n_i_7[9]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\and_ln58_9_reg_2302_reg[0] ),
        .I4(full_n_i_7_0),
        .I5(gmem_WDATA50_out),
        .O(\ap_CS_fsm_reg[11] ));
  (* SOFT_HLUTNM = "soft_lutpair537" *) 
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \icmp_ln59_1_reg_2130[0]_i_1 
       (.I0(icmp_ln59_1_fu_849_p2),
        .I1(p_56_in),
        .I2(\icmp_ln59_1_reg_2130_reg[0]_3 ),
        .I3(\icmp_ln59_1_reg_2130_reg[0]_2 ),
        .I4(icmp_ln59_1_reg_2130),
        .O(\icmp_ln59_1_reg_2130_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair536" *) 
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \icmp_ln59_reg_2108[0]_i_1 
       (.I0(icmp_ln59_fu_744_p2),
        .I1(p_50_in),
        .I2(\and_ln58_reg_2104_reg[0]_1 ),
        .I3(\and_ln58_reg_2104_reg[0]_0 ),
        .I4(icmp_ln59_reg_2108),
        .O(\icmp_ln59_reg_2108_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair535" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[4][0]_srl5_i_1__0 
       (.I0(rs2f_wreq_valid),
        .I1(rs2f_wreq_ack),
        .O(push));
  LUT6 #(
    .INIT(64'hFFFF800080008000)) 
    mem_reg_i_333
       (.I0(ap_block_pp0_stage8_11001),
        .I1(full_n_i_7[7]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(p_171_in),
        .I4(ap_block_pp0_stage10_11001),
        .I5(\q_tmp_reg[0]_1 ),
        .O(mem_reg_i_333_n_0));
  LUT6 #(
    .INIT(64'h8000FFFF80008000)) 
    mem_reg_i_335
       (.I0(ap_block_pp0_stage6_subdone),
        .I1(full_n_i_7[5]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(p_198_in),
        .I4(\ap_CS_fsm[4]_i_2_n_0 ),
        .I5(mem_reg_1),
        .O(mem_reg_i_335_n_0));
  LUT6 #(
    .INIT(64'hFFFF800080008000)) 
    mem_reg_i_336
       (.I0(ap_block_pp0_stage7_11001),
        .I1(full_n_i_7[6]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(p_206_in),
        .I4(ap_block_pp0_stage9_11001),
        .I5(mem_reg_2),
        .O(mem_reg_i_336_n_0));
  LUT6 #(
    .INIT(64'h4000FFFF40004000)) 
    mem_reg_i_337
       (.I0(\ap_CS_fsm[6]_i_2_n_0 ),
        .I1(full_n_i_7[4]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(p_185_in),
        .I4(\ap_CS_fsm[5]_i_2_n_0 ),
        .I5(mem_reg_0),
        .O(mem_reg_i_337_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    mem_reg_i_73
       (.I0(mem_reg),
        .I1(mem_reg_i_333_n_0),
        .I2(\q_tmp_reg[0] ),
        .I3(mem_reg_i_335_n_0),
        .I4(mem_reg_i_336_n_0),
        .I5(mem_reg_i_337_n_0),
        .O(WEBWE));
  (* SOFT_HLUTNM = "soft_lutpair542" *) 
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_i_732
       (.I0(and_ln58_10_reg_2324),
        .I1(icmp_ln59_10_reg_2328),
        .O(p_207_in));
  (* SOFT_HLUTNM = "soft_lutpair531" *) 
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_i_737
       (.I0(icmp_ln59_4_reg_2196),
        .I1(and_ln58_4_reg_2192),
        .O(p_198_in));
  (* SOFT_HLUTNM = "soft_lutpair530" *) 
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_i_741
       (.I0(icmp_ln59_3_reg_2174),
        .I1(and_ln58_3_reg_2170),
        .O(p_185_in));
  (* SOFT_HLUTNM = "soft_lutpair534" *) 
  LUT5 #(
    .INIT(32'hFFBF0F05)) 
    s_ready_t_i_1
       (.I0(state__0[0]),
        .I1(gmem_AWVALID),
        .I2(state__0[1]),
        .I3(rs2f_wreq_ack),
        .I4(s_ready_t_reg_0),
        .O(s_ready_t_i_1_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1_n_0),
        .Q(s_ready_t_reg_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair535" *) 
  LUT5 #(
    .INIT(32'hFCCC4C4C)) 
    \state[0]_i_1 
       (.I0(rs2f_wreq_ack),
        .I1(rs2f_wreq_valid),
        .I2(state),
        .I3(s_ready_t_reg_0),
        .I4(gmem_AWVALID),
        .O(\state[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF4F)) 
    \state[1]_i_1 
       (.I0(gmem_AWVALID),
        .I1(state),
        .I2(rs2f_wreq_valid),
        .I3(rs2f_wreq_ack),
        .O(\state[1]_i_1_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1_n_0 ),
        .Q(rs2f_wreq_valid),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1_n_0 ),
        .Q(state),
        .S(SR));
  (* SOFT_HLUTNM = "soft_lutpair543" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \trunc_ln61_10_reg_2348[60]_i_16 
       (.I0(and_ln58_9_reg_2302),
        .I1(icmp_ln59_9_reg_2306),
        .I2(s_ready_t_reg_0),
        .O(\and_ln58_9_reg_2302_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair537" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \trunc_ln61_1_reg_2134[60]_i_1 
       (.I0(\icmp_ln59_1_reg_2130_reg[0]_2 ),
        .I1(\icmp_ln59_1_reg_2130_reg[0]_3 ),
        .I2(p_56_in),
        .I3(icmp_ln59_1_fu_849_p2),
        .O(\current_rate_9_reg[31] ));
  (* SOFT_HLUTNM = "soft_lutpair544" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \trunc_ln61_7_reg_2266[60]_i_16 
       (.I0(icmp_ln59_6_reg_2240),
        .I1(and_ln58_6_reg_2236),
        .I2(s_ready_t_reg_0),
        .O(\icmp_ln59_6_reg_2240_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair543" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \trunc_ln61_8_reg_2288[60]_i_16 
       (.I0(and_ln58_7_reg_2258),
        .I1(icmp_ln59_7_reg_2262),
        .I2(s_ready_t_reg_0),
        .O(\and_ln58_7_reg_2258_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair544" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \trunc_ln61_9_reg_2310[60]_i_16 
       (.I0(and_ln58_8_reg_2280),
        .I1(icmp_ln59_8_reg_2284),
        .I2(s_ready_t_reg_0),
        .O(\and_ln58_8_reg_2280_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair536" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \trunc_ln_reg_2112[60]_i_1 
       (.I0(\and_ln58_reg_2104_reg[0]_0 ),
        .I1(\and_ln58_reg_2104_reg[0]_1 ),
        .I2(p_50_in),
        .I3(icmp_ln59_fu_744_p2),
        .O(\current_factor_10_reg[31] ));
  LUT6 #(
    .INIT(64'h4555FFFF00000000)) 
    \trunc_ln_reg_2112[60]_i_5 
       (.I0(s_ready_t_reg_5),
        .I1(\q_tmp_reg[0]_0 ),
        .I2(and_ln58_10_reg_2324),
        .I3(icmp_ln59_10_reg_2328),
        .I4(\ap_CS_fsm_reg[13] ),
        .I5(full_n_i_7[0]),
        .O(p_50_in));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    \waddr[7]_i_1__0 
       (.I0(\q_tmp_reg[0]_0 ),
        .I1(mem_reg_i_337_n_0),
        .I2(mem_reg_i_336_n_0),
        .I3(mem_reg_i_335_n_0),
        .I4(\q_tmp_reg[0] ),
        .I5(\waddr[7]_i_3_n_0 ),
        .O(push_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \waddr[7]_i_3 
       (.I0(\q_tmp_reg[0]_1 ),
        .I1(ap_block_pp0_stage10_11001),
        .I2(\q_tmp_reg[0]_2 ),
        .I3(ap_block_pp0_stage8_11001),
        .I4(\waddr[7]_i_7_n_0 ),
        .I5(\waddr[7]_i_8_n_0 ),
        .O(\waddr[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    \waddr[7]_i_7 
       (.I0(full_n_i_7[1]),
        .I1(s_ready_t_reg_6),
        .I2(p_212_in),
        .I3(\ap_CS_fsm_reg[13] ),
        .I4(\q_tmp_reg[0]_0 ),
        .I5(\icmp_ln59_1_reg_2130_reg[0]_1 ),
        .O(\waddr[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \waddr[7]_i_8 
       (.I0(full_n_i_7[0]),
        .I1(s_ready_t_reg_5),
        .I2(\q_tmp_reg[0]_0 ),
        .I3(and_ln58_10_reg_2324),
        .I4(icmp_ln59_10_reg_2328),
        .I5(\ap_CS_fsm_reg[13] ),
        .O(\waddr[7]_i_8_n_0 ));
endmodule

(* ORIG_REF_NAME = "mem_write_top_rfi_C_gmem_m_axi_reg_slice" *) 
module design_1_mem_write_top_rfi_C_0_0_mem_write_top_rfi_C_gmem_m_axi_reg_slice__parameterized0
   (rdata_ack_t,
    \bus_equal_gen.rdata_valid_t_reg ,
    SR,
    ap_clk,
    s_ready_t_reg_0,
    beat_valid);
  output rdata_ack_t;
  output \bus_equal_gen.rdata_valid_t_reg ;
  input [0:0]SR;
  input ap_clk;
  input s_ready_t_reg_0;
  input beat_valid;

  wire [0:0]SR;
  wire ap_clk;
  wire beat_valid;
  wire \bus_equal_gen.rdata_valid_t_reg ;
  wire [1:0]next__0;
  wire rdata_ack_t;
  wire s_ready_t_i_1__0_n_0;
  wire s_ready_t_reg_0;
  wire [1:0]state__0;

  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT3 #(
    .INIT(8'h4A)) 
    \FSM_sequential_state[0]_i_1 
       (.I0(state__0[0]),
        .I1(s_ready_t_reg_0),
        .I2(state__0[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT4 #(
    .INIT(16'h0062)) 
    \FSM_sequential_state[1]_i_1__0 
       (.I0(state__0[1]),
        .I1(s_ready_t_reg_0),
        .I2(rdata_ack_t),
        .I3(state__0[0]),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT3 #(
    .INIT(8'hF2)) 
    \bus_equal_gen.rdata_valid_t_i_1 
       (.I0(s_ready_t_reg_0),
        .I1(rdata_ack_t),
        .I2(beat_valid),
        .O(\bus_equal_gen.rdata_valid_t_reg ));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT4 #(
    .INIT(16'hBF05)) 
    s_ready_t_i_1__0
       (.I0(state__0[0]),
        .I1(s_ready_t_reg_0),
        .I2(state__0[1]),
        .I3(rdata_ack_t),
        .O(s_ready_t_i_1__0_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__0_n_0),
        .Q(rdata_ack_t),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "mem_write_top_rfi_C_gmem_m_axi_throttle" *) 
module design_1_mem_write_top_rfi_C_0_0_mem_write_top_rfi_C_gmem_m_axi_throttle
   (m_axi_gmem_AWREADY_0,
    \throttl_cnt_reg[3]_0 ,
    m_axi_gmem_WREADY_0,
    m_axi_gmem_WVALID,
    \bus_equal_gen.WVALID_Dummy_reg ,
    \throttl_cnt_reg[0]_0 ,
    AWVALID_Dummy,
    \throttl_cnt_reg[4]_0 ,
    m_axi_gmem_AWREADY,
    WVALID_Dummy,
    m_axi_gmem_WREADY,
    SR,
    ap_clk);
  output m_axi_gmem_AWREADY_0;
  output \throttl_cnt_reg[3]_0 ;
  output m_axi_gmem_WREADY_0;
  output m_axi_gmem_WVALID;
  output \bus_equal_gen.WVALID_Dummy_reg ;
  output \throttl_cnt_reg[0]_0 ;
  input AWVALID_Dummy;
  input [3:0]\throttl_cnt_reg[4]_0 ;
  input m_axi_gmem_AWREADY;
  input WVALID_Dummy;
  input m_axi_gmem_WREADY;
  input [0:0]SR;
  input ap_clk;

  wire [3:0]A;
  wire AWVALID_Dummy;
  wire [0:0]SR;
  wire WVALID_Dummy;
  wire ap_clk;
  wire \bus_equal_gen.WVALID_Dummy_reg ;
  wire \could_multi_bursts.awaddr_buf[63]_i_7_n_0 ;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWREADY_0;
  wire m_axi_gmem_WREADY;
  wire m_axi_gmem_WREADY_0;
  wire m_axi_gmem_WVALID;
  wire p_0_out_carry__0_i_1_n_0;
  wire p_0_out_carry__0_i_2_n_0;
  wire p_0_out_carry__0_i_3_n_0;
  wire p_0_out_carry__0_i_4_n_0;
  wire p_0_out_carry__0_n_1;
  wire p_0_out_carry__0_n_2;
  wire p_0_out_carry__0_n_3;
  wire p_0_out_carry__0_n_4;
  wire p_0_out_carry__0_n_5;
  wire p_0_out_carry__0_n_6;
  wire p_0_out_carry__0_n_7;
  wire p_0_out_carry_i_3_n_0;
  wire p_0_out_carry_i_4_n_0;
  wire p_0_out_carry_i_5_n_0;
  wire p_0_out_carry_i_6_n_0;
  wire p_0_out_carry_i_7_n_0;
  wire p_0_out_carry_i_8_n_0;
  wire p_0_out_carry_i_9_n_0;
  wire p_0_out_carry_n_0;
  wire p_0_out_carry_n_1;
  wire p_0_out_carry_n_2;
  wire p_0_out_carry_n_3;
  wire p_0_out_carry_n_4;
  wire p_0_out_carry_n_5;
  wire p_0_out_carry_n_6;
  wire p_0_out_carry_n_7;
  wire \throttl_cnt[0]_i_1_n_0 ;
  wire \throttl_cnt[8]_i_1_n_0 ;
  wire \throttl_cnt[8]_i_2_n_0 ;
  wire [8:0]throttl_cnt_reg;
  wire \throttl_cnt_reg[0]_0 ;
  wire \throttl_cnt_reg[3]_0 ;
  wire [3:0]\throttl_cnt_reg[4]_0 ;
  wire [3:3]NLW_p_0_out_carry__0_CO_UNCONNECTED;

  LUT6 #(
    .INIT(64'h00000002AAAAAAAA)) 
    \bus_equal_gen.WLAST_Dummy_i_3 
       (.I0(WVALID_Dummy),
        .I1(throttl_cnt_reg[6]),
        .I2(throttl_cnt_reg[1]),
        .I3(throttl_cnt_reg[0]),
        .I4(\throttl_cnt_reg[3]_0 ),
        .I5(m_axi_gmem_WREADY),
        .O(\bus_equal_gen.WVALID_Dummy_reg ));
  (* SOFT_HLUTNM = "soft_lutpair640" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \bus_equal_gen.data_buf[63]_i_2 
       (.I0(throttl_cnt_reg[0]),
        .I1(throttl_cnt_reg[1]),
        .I2(throttl_cnt_reg[6]),
        .O(\throttl_cnt_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h0200020200000202)) 
    \could_multi_bursts.awaddr_buf[63]_i_4 
       (.I0(m_axi_gmem_AWREADY),
        .I1(\throttl_cnt_reg[3]_0 ),
        .I2(\could_multi_bursts.awaddr_buf[63]_i_7_n_0 ),
        .I3(WVALID_Dummy),
        .I4(throttl_cnt_reg[0]),
        .I5(m_axi_gmem_WREADY),
        .O(m_axi_gmem_AWREADY_0));
  LUT2 #(
    .INIT(4'hE)) 
    \could_multi_bursts.awaddr_buf[63]_i_7 
       (.I0(throttl_cnt_reg[6]),
        .I1(throttl_cnt_reg[1]),
        .O(\could_multi_bursts.awaddr_buf[63]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF4C)) 
    m_axi_gmem_AWVALID_INST_0_i_1
       (.I0(m_axi_gmem_WREADY),
        .I1(throttl_cnt_reg[0]),
        .I2(WVALID_Dummy),
        .I3(throttl_cnt_reg[6]),
        .I4(throttl_cnt_reg[1]),
        .I5(\throttl_cnt_reg[3]_0 ),
        .O(m_axi_gmem_WREADY_0));
  (* SOFT_HLUTNM = "soft_lutpair640" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    m_axi_gmem_WVALID_INST_0
       (.I0(WVALID_Dummy),
        .I1(\throttl_cnt_reg[3]_0 ),
        .I2(throttl_cnt_reg[0]),
        .I3(throttl_cnt_reg[1]),
        .I4(throttl_cnt_reg[6]),
        .O(m_axi_gmem_WVALID));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    m_axi_gmem_WVALID_INST_0_i_1
       (.I0(throttl_cnt_reg[3]),
        .I1(throttl_cnt_reg[8]),
        .I2(throttl_cnt_reg[2]),
        .I3(throttl_cnt_reg[4]),
        .I4(throttl_cnt_reg[7]),
        .I5(throttl_cnt_reg[5]),
        .O(\throttl_cnt_reg[3]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry
       (.CI(1'b0),
        .CO({p_0_out_carry_n_0,p_0_out_carry_n_1,p_0_out_carry_n_2,p_0_out_carry_n_3}),
        .CYINIT(A[0]),
        .DI({A[3],p_0_out_carry_i_3_n_0,p_0_out_carry_i_4_n_0,p_0_out_carry_i_5_n_0}),
        .O({p_0_out_carry_n_4,p_0_out_carry_n_5,p_0_out_carry_n_6,p_0_out_carry_n_7}),
        .S({p_0_out_carry_i_6_n_0,p_0_out_carry_i_7_n_0,p_0_out_carry_i_8_n_0,p_0_out_carry_i_9_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry__0
       (.CI(p_0_out_carry_n_0),
        .CO({NLW_p_0_out_carry__0_CO_UNCONNECTED[3],p_0_out_carry__0_n_1,p_0_out_carry__0_n_2,p_0_out_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,throttl_cnt_reg[6:4]}),
        .O({p_0_out_carry__0_n_4,p_0_out_carry__0_n_5,p_0_out_carry__0_n_6,p_0_out_carry__0_n_7}),
        .S({p_0_out_carry__0_i_1_n_0,p_0_out_carry__0_i_2_n_0,p_0_out_carry__0_i_3_n_0,p_0_out_carry__0_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_1
       (.I0(throttl_cnt_reg[8]),
        .I1(throttl_cnt_reg[7]),
        .O(p_0_out_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_2
       (.I0(throttl_cnt_reg[6]),
        .I1(throttl_cnt_reg[7]),
        .O(p_0_out_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_3
       (.I0(throttl_cnt_reg[5]),
        .I1(throttl_cnt_reg[6]),
        .O(p_0_out_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_4
       (.I0(throttl_cnt_reg[4]),
        .I1(throttl_cnt_reg[5]),
        .O(p_0_out_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'hF780)) 
    p_0_out_carry_i_1
       (.I0(m_axi_gmem_AWREADY_0),
        .I1(AWVALID_Dummy),
        .I2(\throttl_cnt_reg[4]_0 [0]),
        .I3(throttl_cnt_reg[0]),
        .O(A[0]));
  LUT4 #(
    .INIT(16'hFF80)) 
    p_0_out_carry_i_2
       (.I0(m_axi_gmem_AWREADY_0),
        .I1(AWVALID_Dummy),
        .I2(\throttl_cnt_reg[4]_0 [3]),
        .I3(throttl_cnt_reg[3]),
        .O(A[3]));
  LUT4 #(
    .INIT(16'h070F)) 
    p_0_out_carry_i_3
       (.I0(m_axi_gmem_AWREADY_0),
        .I1(AWVALID_Dummy),
        .I2(throttl_cnt_reg[3]),
        .I3(\throttl_cnt_reg[4]_0 [3]),
        .O(p_0_out_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h070F)) 
    p_0_out_carry_i_4
       (.I0(m_axi_gmem_AWREADY_0),
        .I1(AWVALID_Dummy),
        .I2(throttl_cnt_reg[2]),
        .I3(\throttl_cnt_reg[4]_0 [2]),
        .O(p_0_out_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h070F)) 
    p_0_out_carry_i_5
       (.I0(m_axi_gmem_AWREADY_0),
        .I1(AWVALID_Dummy),
        .I2(throttl_cnt_reg[1]),
        .I3(\throttl_cnt_reg[4]_0 [1]),
        .O(p_0_out_carry_i_5_n_0));
  LUT5 #(
    .INIT(32'hFF80007F)) 
    p_0_out_carry_i_6
       (.I0(m_axi_gmem_AWREADY_0),
        .I1(AWVALID_Dummy),
        .I2(\throttl_cnt_reg[4]_0 [3]),
        .I3(throttl_cnt_reg[3]),
        .I4(throttl_cnt_reg[4]),
        .O(p_0_out_carry_i_6_n_0));
  LUT6 #(
    .INIT(64'hFF80FF8088F7007F)) 
    p_0_out_carry_i_7
       (.I0(m_axi_gmem_AWREADY_0),
        .I1(AWVALID_Dummy),
        .I2(\throttl_cnt_reg[4]_0 [2]),
        .I3(throttl_cnt_reg[2]),
        .I4(\throttl_cnt_reg[4]_0 [3]),
        .I5(throttl_cnt_reg[3]),
        .O(p_0_out_carry_i_7_n_0));
  LUT6 #(
    .INIT(64'hFF80FF8088F7007F)) 
    p_0_out_carry_i_8
       (.I0(m_axi_gmem_AWREADY_0),
        .I1(AWVALID_Dummy),
        .I2(\throttl_cnt_reg[4]_0 [1]),
        .I3(throttl_cnt_reg[1]),
        .I4(\throttl_cnt_reg[4]_0 [2]),
        .I5(throttl_cnt_reg[2]),
        .O(p_0_out_carry_i_8_n_0));
  LUT4 #(
    .INIT(16'h88F7)) 
    p_0_out_carry_i_9
       (.I0(m_axi_gmem_AWREADY_0),
        .I1(AWVALID_Dummy),
        .I2(\throttl_cnt_reg[4]_0 [1]),
        .I3(throttl_cnt_reg[1]),
        .O(p_0_out_carry_i_9_n_0));
  LUT4 #(
    .INIT(16'h078F)) 
    \throttl_cnt[0]_i_1 
       (.I0(m_axi_gmem_AWREADY_0),
        .I1(AWVALID_Dummy),
        .I2(throttl_cnt_reg[0]),
        .I3(\throttl_cnt_reg[4]_0 [0]),
        .O(\throttl_cnt[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hF8)) 
    \throttl_cnt[8]_i_1 
       (.I0(m_axi_gmem_AWREADY_0),
        .I1(AWVALID_Dummy),
        .I2(\throttl_cnt[8]_i_2_n_0 ),
        .O(\throttl_cnt[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAA800000000)) 
    \throttl_cnt[8]_i_2 
       (.I0(m_axi_gmem_WREADY),
        .I1(throttl_cnt_reg[6]),
        .I2(throttl_cnt_reg[1]),
        .I3(throttl_cnt_reg[0]),
        .I4(\throttl_cnt_reg[3]_0 ),
        .I5(WVALID_Dummy),
        .O(\throttl_cnt[8]_i_2_n_0 ));
  FDRE \throttl_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\throttl_cnt[8]_i_1_n_0 ),
        .D(\throttl_cnt[0]_i_1_n_0 ),
        .Q(throttl_cnt_reg[0]),
        .R(SR));
  FDRE \throttl_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\throttl_cnt[8]_i_1_n_0 ),
        .D(p_0_out_carry_n_7),
        .Q(throttl_cnt_reg[1]),
        .R(SR));
  FDRE \throttl_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\throttl_cnt[8]_i_1_n_0 ),
        .D(p_0_out_carry_n_6),
        .Q(throttl_cnt_reg[2]),
        .R(SR));
  FDRE \throttl_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\throttl_cnt[8]_i_1_n_0 ),
        .D(p_0_out_carry_n_5),
        .Q(throttl_cnt_reg[3]),
        .R(SR));
  FDRE \throttl_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\throttl_cnt[8]_i_1_n_0 ),
        .D(p_0_out_carry_n_4),
        .Q(throttl_cnt_reg[4]),
        .R(SR));
  FDRE \throttl_cnt_reg[5] 
       (.C(ap_clk),
        .CE(\throttl_cnt[8]_i_1_n_0 ),
        .D(p_0_out_carry__0_n_7),
        .Q(throttl_cnt_reg[5]),
        .R(SR));
  FDRE \throttl_cnt_reg[6] 
       (.C(ap_clk),
        .CE(\throttl_cnt[8]_i_1_n_0 ),
        .D(p_0_out_carry__0_n_6),
        .Q(throttl_cnt_reg[6]),
        .R(SR));
  FDRE \throttl_cnt_reg[7] 
       (.C(ap_clk),
        .CE(\throttl_cnt[8]_i_1_n_0 ),
        .D(p_0_out_carry__0_n_5),
        .Q(throttl_cnt_reg[7]),
        .R(SR));
  FDRE \throttl_cnt_reg[8] 
       (.C(ap_clk),
        .CE(\throttl_cnt[8]_i_1_n_0 ),
        .D(p_0_out_carry__0_n_4),
        .Q(throttl_cnt_reg[8]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "mem_write_top_rfi_C_gmem_m_axi_write" *) 
module design_1_mem_write_top_rfi_C_0_0_mem_write_top_rfi_C_gmem_m_axi_write
   (full_n_reg,
    empty_n_reg,
    AWVALID_Dummy,
    WVALID_Dummy,
    m_axi_gmem_WLAST,
    \ap_CS_fsm_reg[12] ,
    ap_enable_reg_pp0_iter0_reg,
    ap_enable_reg_pp0_iter0_reg_0,
    \icmp_ln59_2_reg_2152_reg[0] ,
    D,
    E,
    ap_condition_1110,
    mad_R_o_stream_TREADY_int_regslice,
    filtered_real_0_o_stream_TREADY_int_regslice,
    filtered_real_1_o_stream_TREADY_int_regslice,
    filtered_im_1_o_stream_TREADY_int_regslice,
    \and_ln58_10_reg_2324_reg[0] ,
    \and_ln58_11_reg_2340_reg[0] ,
    ap_enable_reg_pp0_iter10,
    \ap_CS_fsm_reg[11] ,
    ap_condition_1151,
    ap_condition_1146,
    \current_rate_5_reg[31] ,
    \current_rate_7_reg[31] ,
    filtered_im_0_o_stream_TREADY_int_regslice,
    \ap_CS_fsm_reg[10] ,
    \icmp_ln59_5_reg_2218_reg[0] ,
    \current_rate_3_reg[31] ,
    ap_condition_1116,
    raw_data_real_1_o_stream_TREADY_int_regslice,
    \ap_CS_fsm_reg[10]_0 ,
    \icmp_ln59_7_reg_2262_reg[0] ,
    \current_rate_2_reg[31] ,
    ap_condition_1104,
    raw_data_real_o_stream_TREADY_int_regslice,
    \current_rate_reg[31] ,
    ap_condition_1140,
    std_I_o_stream_TREADY_int_regslice,
    ap_condition_1122,
    \current_rate_1_reg[31] ,
    std_R_o_stream_TREADY_int_regslice,
    \current_rate_11_reg[31] ,
    ap_condition_1128,
    raw_data_im_1_o_stream_TREADY_int_regslice,
    \current_factor_10_reg[31] ,
    ap_condition_1085,
    ap_condition_1092,
    \current_rate_9_reg[31] ,
    \current_rate_8_reg[31] ,
    ap_condition_1134,
    mad_I_o_stream_TREADY_int_regslice,
    \current_rate_6_reg[31] ,
    ap_condition_1098,
    raw_data_im_o_stream_TREADY_int_regslice,
    \and_ln58_9_reg_2302_reg[0] ,
    \icmp_ln59_9_reg_2306_reg[0] ,
    \and_ln58_reg_2104_reg[0] ,
    \icmp_ln59_reg_2108_reg[0] ,
    \icmp_ln59_11_reg_2344_reg[0] ,
    \icmp_ln59_1_reg_2130_reg[0] ,
    \and_ln58_1_reg_2126_reg[0] ,
    \and_ln58_2_reg_2148_reg[0] ,
    \icmp_ln59_2_reg_2152_reg[0]_0 ,
    \and_ln58_3_reg_2170_reg[0] ,
    \icmp_ln59_3_reg_2174_reg[0] ,
    \and_ln58_4_reg_2192_reg[0] ,
    \icmp_ln59_4_reg_2196_reg[0] ,
    \and_ln58_5_reg_2214_reg[0] ,
    \icmp_ln59_5_reg_2218_reg[0]_0 ,
    \icmp_ln59_6_reg_2240_reg[0] ,
    \and_ln58_6_reg_2236_reg[0] ,
    \and_ln58_7_reg_2258_reg[0] ,
    \icmp_ln59_7_reg_2262_reg[0]_0 ,
    \and_ln58_8_reg_2280_reg[0] ,
    \icmp_ln59_8_reg_2284_reg[0] ,
    ap_enable_reg_pp0_iter0_reg_1,
    ap_enable_reg_pp0_iter0_reg_2,
    ap_enable_reg_pp0_iter0_reg_3,
    ap_enable_reg_pp0_iter0_reg_4,
    ap_enable_reg_pp0_iter0_reg_5,
    ap_enable_reg_pp0_iter0_reg_6,
    ap_enable_reg_pp0_iter0_reg_7,
    ap_enable_reg_pp0_iter0_reg_8,
    ap_enable_reg_pp0_iter0_reg_9,
    ap_enable_reg_pp0_iter0_reg_10,
    \icmp_ln59_10_reg_2328_reg[0] ,
    \and_ln58_11_reg_2340_reg[0]_0 ,
    \and_ln58_10_reg_2324_reg[0]_0 ,
    ap_enable_reg_pp0_iter0_reg_11,
    ap_enable_reg_pp0_iter0_reg_12,
    m_axi_gmem_AWADDR,
    \could_multi_bursts.awlen_buf_reg[3]_0 ,
    current_factor_40,
    current_rate_4,
    current_factor_70,
    current_rate_7,
    current_factor_50,
    current_rate_5,
    current_factor_30,
    current_rate_3,
    current_factor_20,
    current_rate_2,
    current_factor0,
    current_rate,
    current_factor_10,
    current_rate_1,
    current_factor_110,
    current_rate_11,
    current_factor_100,
    current_rate_10,
    current_factor_90,
    current_rate_9,
    current_factor_80,
    current_rate_8,
    current_factor_60,
    current_rate_6,
    m_axi_gmem_AWVALID,
    m_axi_gmem_WDATA,
    m_axi_gmem_WSTRB,
    ap_clk,
    SR,
    \q_tmp_reg[0] ,
    \q_tmp_reg[0]_0 ,
    \q_tmp_reg[1] ,
    \q_tmp_reg[1]_0 ,
    \q_tmp_reg[2] ,
    \q_tmp_reg[2]_0 ,
    \q_tmp_reg[3] ,
    \q_tmp_reg[3]_0 ,
    \q_tmp_reg[4] ,
    \q_tmp_reg[4]_0 ,
    \q_tmp_reg[5] ,
    \q_tmp_reg[5]_0 ,
    \q_tmp_reg[6] ,
    \q_tmp_reg[6]_0 ,
    \q_tmp_reg[7] ,
    \q_tmp_reg[7]_0 ,
    \q_tmp_reg[8] ,
    \q_tmp_reg[8]_0 ,
    \q_tmp_reg[9] ,
    \q_tmp_reg[9]_0 ,
    \q_tmp_reg[10] ,
    \q_tmp_reg[10]_0 ,
    \q_tmp_reg[11] ,
    \q_tmp_reg[11]_0 ,
    \q_tmp_reg[12] ,
    \q_tmp_reg[12]_0 ,
    \q_tmp_reg[13] ,
    \q_tmp_reg[13]_0 ,
    \q_tmp_reg[14] ,
    \q_tmp_reg[14]_0 ,
    \q_tmp_reg[15] ,
    \q_tmp_reg[15]_0 ,
    \q_tmp_reg[16] ,
    \q_tmp_reg[16]_0 ,
    \q_tmp_reg[17] ,
    \q_tmp_reg[17]_0 ,
    \q_tmp_reg[18] ,
    \q_tmp_reg[18]_0 ,
    \q_tmp_reg[19] ,
    \q_tmp_reg[19]_0 ,
    \q_tmp_reg[20] ,
    \q_tmp_reg[20]_0 ,
    \q_tmp_reg[21] ,
    \q_tmp_reg[21]_0 ,
    \q_tmp_reg[22] ,
    \q_tmp_reg[22]_0 ,
    \q_tmp_reg[23] ,
    \q_tmp_reg[23]_0 ,
    \q_tmp_reg[24] ,
    \q_tmp_reg[24]_0 ,
    \q_tmp_reg[25] ,
    \q_tmp_reg[25]_0 ,
    \q_tmp_reg[26] ,
    \q_tmp_reg[26]_0 ,
    \q_tmp_reg[27] ,
    \q_tmp_reg[27]_0 ,
    \q_tmp_reg[28] ,
    \q_tmp_reg[28]_0 ,
    \q_tmp_reg[29] ,
    \q_tmp_reg[29]_0 ,
    \q_tmp_reg[30] ,
    \q_tmp_reg[30]_0 ,
    \q_tmp_reg[31] ,
    \q_tmp_reg[31]_0 ,
    \q_tmp_reg[32] ,
    \q_tmp_reg[32]_0 ,
    \q_tmp_reg[33] ,
    \q_tmp_reg[33]_0 ,
    \q_tmp_reg[34] ,
    \q_tmp_reg[34]_0 ,
    \q_tmp_reg[35] ,
    \q_tmp_reg[35]_0 ,
    \q_tmp_reg[36] ,
    \q_tmp_reg[36]_0 ,
    \q_tmp_reg[37] ,
    \q_tmp_reg[37]_0 ,
    \q_tmp_reg[38] ,
    \q_tmp_reg[38]_0 ,
    \q_tmp_reg[39] ,
    \q_tmp_reg[39]_0 ,
    \q_tmp_reg[40] ,
    \q_tmp_reg[40]_0 ,
    \q_tmp_reg[41] ,
    \q_tmp_reg[41]_0 ,
    \q_tmp_reg[42] ,
    \q_tmp_reg[42]_0 ,
    \q_tmp_reg[43] ,
    \q_tmp_reg[43]_0 ,
    \q_tmp_reg[44] ,
    \q_tmp_reg[44]_0 ,
    \q_tmp_reg[45] ,
    \q_tmp_reg[45]_0 ,
    \q_tmp_reg[46] ,
    \q_tmp_reg[46]_0 ,
    \q_tmp_reg[47] ,
    \q_tmp_reg[47]_0 ,
    \q_tmp_reg[48] ,
    \q_tmp_reg[48]_0 ,
    \q_tmp_reg[49] ,
    \q_tmp_reg[49]_0 ,
    \q_tmp_reg[50] ,
    \q_tmp_reg[50]_0 ,
    \q_tmp_reg[51] ,
    \q_tmp_reg[51]_0 ,
    \q_tmp_reg[52] ,
    \q_tmp_reg[52]_0 ,
    \q_tmp_reg[53] ,
    \q_tmp_reg[53]_0 ,
    \q_tmp_reg[54] ,
    \q_tmp_reg[54]_0 ,
    \q_tmp_reg[55] ,
    \q_tmp_reg[55]_0 ,
    \q_tmp_reg[56] ,
    \q_tmp_reg[56]_0 ,
    \q_tmp_reg[57] ,
    \q_tmp_reg[57]_0 ,
    \q_tmp_reg[58] ,
    \q_tmp_reg[58]_0 ,
    \q_tmp_reg[59] ,
    \q_tmp_reg[59]_0 ,
    \q_tmp_reg[60] ,
    \q_tmp_reg[60]_0 ,
    \q_tmp_reg[61] ,
    \q_tmp_reg[61]_0 ,
    \q_tmp_reg[62] ,
    \q_tmp_reg[62]_0 ,
    \q_tmp_reg[63] ,
    \q_tmp_reg[63]_0 ,
    \q_tmp_reg[0]_1 ,
    std_R_o_stream_TDATA_int_regslice,
    raw_data_real_1_o_stream_TDATA_int_regslice,
    \q_tmp_reg[1]_1 ,
    \q_tmp_reg[2]_1 ,
    \q_tmp_reg[3]_1 ,
    \q_tmp_reg[4]_1 ,
    \q_tmp_reg[5]_1 ,
    \q_tmp_reg[6]_1 ,
    \q_tmp_reg[7]_1 ,
    \q_tmp_reg[8]_1 ,
    \q_tmp_reg[9]_1 ,
    \q_tmp_reg[10]_1 ,
    \q_tmp_reg[11]_1 ,
    \q_tmp_reg[12]_1 ,
    \q_tmp_reg[13]_1 ,
    \q_tmp_reg[14]_1 ,
    \q_tmp_reg[15]_1 ,
    \q_tmp_reg[16]_1 ,
    \q_tmp_reg[17]_1 ,
    \q_tmp_reg[18]_1 ,
    \q_tmp_reg[19]_1 ,
    \q_tmp_reg[20]_1 ,
    \q_tmp_reg[21]_1 ,
    \q_tmp_reg[22]_1 ,
    \q_tmp_reg[23]_1 ,
    \q_tmp_reg[24]_1 ,
    \q_tmp_reg[25]_1 ,
    \q_tmp_reg[26]_1 ,
    \q_tmp_reg[27]_1 ,
    \q_tmp_reg[28]_1 ,
    \q_tmp_reg[29]_1 ,
    \q_tmp_reg[30]_1 ,
    \q_tmp_reg[31]_1 ,
    \q_tmp_reg[32]_1 ,
    \q_tmp_reg[33]_1 ,
    \q_tmp_reg[34]_1 ,
    \q_tmp_reg[35]_1 ,
    \q_tmp_reg[36]_1 ,
    \q_tmp_reg[37]_1 ,
    \q_tmp_reg[38]_1 ,
    \q_tmp_reg[39]_1 ,
    \q_tmp_reg[40]_1 ,
    \q_tmp_reg[41]_1 ,
    \q_tmp_reg[42]_1 ,
    \q_tmp_reg[43]_1 ,
    \q_tmp_reg[44]_1 ,
    \q_tmp_reg[45]_1 ,
    \q_tmp_reg[46]_1 ,
    \q_tmp_reg[47]_1 ,
    \q_tmp_reg[48]_1 ,
    \q_tmp_reg[49]_1 ,
    \q_tmp_reg[50]_1 ,
    \q_tmp_reg[51]_1 ,
    \q_tmp_reg[52]_1 ,
    \q_tmp_reg[53]_1 ,
    \q_tmp_reg[54]_1 ,
    \q_tmp_reg[55]_1 ,
    \q_tmp_reg[56]_1 ,
    \q_tmp_reg[57]_1 ,
    \q_tmp_reg[58]_1 ,
    \q_tmp_reg[59]_1 ,
    \q_tmp_reg[60]_1 ,
    \q_tmp_reg[61]_1 ,
    \q_tmp_reg[62]_1 ,
    \q_tmp_reg[63]_1 ,
    \q_tmp_reg[0]_2 ,
    filtered_real_0_o_stream_TDATA_int_regslice,
    Q,
    \q_tmp_reg[63]_2 ,
    and_ln58_8_reg_2280,
    icmp_ln59_8_reg_2284,
    \ap_CS_fsm_reg[13] ,
    \data_p1_reg[60] ,
    \data_p1_reg[60]_0 ,
    \data_p1_reg[60]_1 ,
    ap_enable_reg_pp0_iter0,
    icmp_ln59_9_reg_2306,
    and_ln58_9_reg_2302,
    and_ln58_reg_2104,
    icmp_ln59_reg_2108,
    mem_reg_i_541,
    mem_reg_i_541_0,
    icmp_ln59_2_reg_2152,
    \ap_CS_fsm_reg[12]_0 ,
    and_ln58_2_reg_2148,
    mad_R_o_stream_TVALID_int_regslice,
    CO,
    \and_ln58_4_reg_2192_reg[0]_0 ,
    icmp_ln59_4_fu_1164_p2,
    \data_p1_reg[60]_2 ,
    \data_p2_reg[60] ,
    \data_p2_reg[60]_0 ,
    \data_p2_reg[60]_1 ,
    \data_p2_reg[60]_2 ,
    \data_p2_reg[60]_3 ,
    and_ln58_11_reg_2340,
    and_ln58_10_reg_2324,
    \tmp_11_reg_2367_reg[0] ,
    \tmp_11_reg_2367_reg[0]_0 ,
    ap_start,
    icmp_ln59_10_reg_2328,
    \icmp_ln59_11_reg_2344_reg[0]_0 ,
    \icmp_ln59_11_reg_2344_reg[0]_1 ,
    \icmp_ln59_10_reg_2328_reg[0]_0 ,
    \icmp_ln59_10_reg_2328_reg[0]_1 ,
    icmp_ln59_10_fu_1794_p2,
    icmp_ln59_11_fu_1889_p2,
    gmem_WDATA50_out,
    and_ln58_3_reg_2170,
    icmp_ln59_3_reg_2174,
    mem_reg_i_202,
    raw_data_real_1_o_stream_TVALID_int_regslice,
    \and_ln58_5_reg_2214_reg[0]_0 ,
    \and_ln58_5_reg_2214_reg[0]_1 ,
    icmp_ln59_5_fu_1269_p2,
    and_ln58_4_reg_2192,
    icmp_ln59_4_reg_2196,
    filtered_im_0_o_stream_TVALID_int_regslice,
    \data_p2_reg[60]_4 ,
    \data_p2_reg[60]_5 ,
    \data_p2_reg[60]_6 ,
    and_ln58_7_reg_2258,
    icmp_ln59_7_reg_2262,
    gmem_WDATA51_out,
    \and_ln58_3_reg_2170_reg[0]_0 ,
    \and_ln58_3_reg_2170_reg[0]_1 ,
    icmp_ln59_3_fu_1059_p2,
    icmp_ln59_1_reg_2130,
    and_ln58_1_reg_2126,
    p_169_in,
    \and_ln58_9_reg_2302_reg[0]_0 ,
    \and_ln58_9_reg_2302_reg[0]_1 ,
    icmp_ln59_9_fu_1689_p2,
    std_R_o_stream_TVALID_int_regslice,
    \icmp_ln59_6_reg_2240_reg[0]_0 ,
    \icmp_ln59_6_reg_2240_reg[0]_1 ,
    icmp_ln59_6_fu_1374_p2,
    icmp_ln59_11_reg_2344,
    icmp_ln59_5_reg_2218,
    and_ln58_5_reg_2214,
    \and_ln58_7_reg_2258_reg[0]_0 ,
    \and_ln58_7_reg_2258_reg[0]_1 ,
    icmp_ln59_7_fu_1479_p2,
    gmem_WDATA53_out,
    and_ln58_6_reg_2236,
    icmp_ln59_6_reg_2240,
    \and_ln58_reg_2104_reg[0]_0 ,
    \and_ln58_reg_2104_reg[0]_1 ,
    icmp_ln59_fu_744_p2,
    \icmp_ln59_1_reg_2130_reg[0]_0 ,
    \icmp_ln59_1_reg_2130_reg[0]_1 ,
    icmp_ln59_1_fu_849_p2,
    raw_data_real_o_stream_TVALID_int_regslice,
    std_I_o_stream_TVALID_int_regslice,
    gmem_WDATA52_out,
    \and_ln58_8_reg_2280_reg[0]_0 ,
    \and_ln58_8_reg_2280_reg[0]_1 ,
    icmp_ln59_8_fu_1584_p2,
    \and_ln58_2_reg_2148_reg[0]_0 ,
    \and_ln58_2_reg_2148_reg[0]_1 ,
    icmp_ln59_2_fu_954_p2,
    raw_data_im_o_stream_TVALID_int_regslice,
    mad_I_o_stream_TVALID_int_regslice,
    ap_rst_n,
    ap_phi_reg_pp0_iter0_retval_0_i137_reg_679,
    ap_phi_reg_pp0_iter0_retval_0_i53_reg_601,
    ap_phi_reg_pp0_iter0_retval_0_i109_reg_653,
    ap_phi_reg_pp0_iter0_retval_0_i39_reg_588,
    ap_phi_reg_pp0_iter0_retval_0_i95_reg_640,
    ap_phi_reg_pp0_iter0_retval_0_i67_reg_614,
    ap_phi_reg_pp0_iter0_retval_0_i81_reg_627,
    ap_phi_reg_pp0_iter0_retval_0_i123_reg_666,
    ap_phi_reg_pp0_iter0_retval_0_i25_reg_575,
    ap_phi_reg_pp0_iter0_shouldContinue_1_reg_562,
    ap_phi_reg_pp0_iter0_retval_0_i151_reg_692,
    ap_phi_reg_pp0_iter0_retval_0_i165_reg_705,
    \bus_equal_gen.WLAST_Dummy_reg_0 ,
    \current_factor_4_reg[0] ,
    \current_factor_7_reg[0] ,
    \current_factor_5_reg[0] ,
    \current_factor_3_reg[0] ,
    \current_factor_2_reg[0] ,
    \current_factor_reg[0] ,
    \current_factor_1_reg[0] ,
    \current_factor_11_reg[0] ,
    \current_factor_10_reg[0] ,
    \current_factor_9_reg[0] ,
    \current_factor_8_reg[0] ,
    \current_factor_6_reg[0] ,
    \could_multi_bursts.awaddr_buf_reg[3]_0 ,
    m_axi_gmem_AWVALID_0,
    \bus_equal_gen.len_cnt_reg[0]_0 ,
    \bus_equal_gen.len_cnt_reg[0]_1 ,
    m_axi_gmem_WREADY,
    m_axi_gmem_BVALID);
  output full_n_reg;
  output empty_n_reg;
  output AWVALID_Dummy;
  output WVALID_Dummy;
  output m_axi_gmem_WLAST;
  output \ap_CS_fsm_reg[12] ;
  output ap_enable_reg_pp0_iter0_reg;
  output ap_enable_reg_pp0_iter0_reg_0;
  output \icmp_ln59_2_reg_2152_reg[0] ;
  output [12:0]D;
  output [0:0]E;
  output ap_condition_1110;
  output mad_R_o_stream_TREADY_int_regslice;
  output filtered_real_0_o_stream_TREADY_int_regslice;
  output filtered_real_1_o_stream_TREADY_int_regslice;
  output filtered_im_1_o_stream_TREADY_int_regslice;
  output [0:0]\and_ln58_10_reg_2324_reg[0] ;
  output [0:0]\and_ln58_11_reg_2340_reg[0] ;
  output ap_enable_reg_pp0_iter10;
  output \ap_CS_fsm_reg[11] ;
  output ap_condition_1151;
  output ap_condition_1146;
  output [0:0]\current_rate_5_reg[31] ;
  output [0:0]\current_rate_7_reg[31] ;
  output filtered_im_0_o_stream_TREADY_int_regslice;
  output \ap_CS_fsm_reg[10] ;
  output \icmp_ln59_5_reg_2218_reg[0] ;
  output [0:0]\current_rate_3_reg[31] ;
  output ap_condition_1116;
  output raw_data_real_1_o_stream_TREADY_int_regslice;
  output \ap_CS_fsm_reg[10]_0 ;
  output \icmp_ln59_7_reg_2262_reg[0] ;
  output [0:0]\current_rate_2_reg[31] ;
  output ap_condition_1104;
  output raw_data_real_o_stream_TREADY_int_regslice;
  output [0:0]\current_rate_reg[31] ;
  output ap_condition_1140;
  output std_I_o_stream_TREADY_int_regslice;
  output ap_condition_1122;
  output [0:0]\current_rate_1_reg[31] ;
  output std_R_o_stream_TREADY_int_regslice;
  output [0:0]\current_rate_11_reg[31] ;
  output ap_condition_1128;
  output raw_data_im_1_o_stream_TREADY_int_regslice;
  output [0:0]\current_factor_10_reg[31] ;
  output ap_condition_1085;
  output ap_condition_1092;
  output [0:0]\current_rate_9_reg[31] ;
  output [0:0]\current_rate_8_reg[31] ;
  output ap_condition_1134;
  output mad_I_o_stream_TREADY_int_regslice;
  output [0:0]\current_rate_6_reg[31] ;
  output ap_condition_1098;
  output raw_data_im_o_stream_TREADY_int_regslice;
  output \and_ln58_9_reg_2302_reg[0] ;
  output \icmp_ln59_9_reg_2306_reg[0] ;
  output \and_ln58_reg_2104_reg[0] ;
  output \icmp_ln59_reg_2108_reg[0] ;
  output \icmp_ln59_11_reg_2344_reg[0] ;
  output \icmp_ln59_1_reg_2130_reg[0] ;
  output \and_ln58_1_reg_2126_reg[0] ;
  output \and_ln58_2_reg_2148_reg[0] ;
  output \icmp_ln59_2_reg_2152_reg[0]_0 ;
  output \and_ln58_3_reg_2170_reg[0] ;
  output \icmp_ln59_3_reg_2174_reg[0] ;
  output \and_ln58_4_reg_2192_reg[0] ;
  output \icmp_ln59_4_reg_2196_reg[0] ;
  output \and_ln58_5_reg_2214_reg[0] ;
  output \icmp_ln59_5_reg_2218_reg[0]_0 ;
  output \icmp_ln59_6_reg_2240_reg[0] ;
  output \and_ln58_6_reg_2236_reg[0] ;
  output \and_ln58_7_reg_2258_reg[0] ;
  output \icmp_ln59_7_reg_2262_reg[0]_0 ;
  output \and_ln58_8_reg_2280_reg[0] ;
  output \icmp_ln59_8_reg_2284_reg[0] ;
  output ap_enable_reg_pp0_iter0_reg_1;
  output ap_enable_reg_pp0_iter0_reg_2;
  output ap_enable_reg_pp0_iter0_reg_3;
  output ap_enable_reg_pp0_iter0_reg_4;
  output ap_enable_reg_pp0_iter0_reg_5;
  output ap_enable_reg_pp0_iter0_reg_6;
  output ap_enable_reg_pp0_iter0_reg_7;
  output ap_enable_reg_pp0_iter0_reg_8;
  output ap_enable_reg_pp0_iter0_reg_9;
  output ap_enable_reg_pp0_iter0_reg_10;
  output \icmp_ln59_10_reg_2328_reg[0] ;
  output \and_ln58_11_reg_2340_reg[0]_0 ;
  output \and_ln58_10_reg_2324_reg[0]_0 ;
  output ap_enable_reg_pp0_iter0_reg_11;
  output ap_enable_reg_pp0_iter0_reg_12;
  output [60:0]m_axi_gmem_AWADDR;
  output [3:0]\could_multi_bursts.awlen_buf_reg[3]_0 ;
  output current_factor_40;
  output current_rate_4;
  output current_factor_70;
  output current_rate_7;
  output current_factor_50;
  output current_rate_5;
  output current_factor_30;
  output current_rate_3;
  output current_factor_20;
  output current_rate_2;
  output current_factor0;
  output current_rate;
  output current_factor_10;
  output current_rate_1;
  output current_factor_110;
  output current_rate_11;
  output current_factor_100;
  output current_rate_10;
  output current_factor_90;
  output current_rate_9;
  output current_factor_80;
  output current_rate_8;
  output current_factor_60;
  output current_rate_6;
  output m_axi_gmem_AWVALID;
  output [63:0]m_axi_gmem_WDATA;
  output [7:0]m_axi_gmem_WSTRB;
  input ap_clk;
  input [0:0]SR;
  input \q_tmp_reg[0] ;
  input \q_tmp_reg[0]_0 ;
  input \q_tmp_reg[1] ;
  input \q_tmp_reg[1]_0 ;
  input \q_tmp_reg[2] ;
  input \q_tmp_reg[2]_0 ;
  input \q_tmp_reg[3] ;
  input \q_tmp_reg[3]_0 ;
  input \q_tmp_reg[4] ;
  input \q_tmp_reg[4]_0 ;
  input \q_tmp_reg[5] ;
  input \q_tmp_reg[5]_0 ;
  input \q_tmp_reg[6] ;
  input \q_tmp_reg[6]_0 ;
  input \q_tmp_reg[7] ;
  input \q_tmp_reg[7]_0 ;
  input \q_tmp_reg[8] ;
  input \q_tmp_reg[8]_0 ;
  input \q_tmp_reg[9] ;
  input \q_tmp_reg[9]_0 ;
  input \q_tmp_reg[10] ;
  input \q_tmp_reg[10]_0 ;
  input \q_tmp_reg[11] ;
  input \q_tmp_reg[11]_0 ;
  input \q_tmp_reg[12] ;
  input \q_tmp_reg[12]_0 ;
  input \q_tmp_reg[13] ;
  input \q_tmp_reg[13]_0 ;
  input \q_tmp_reg[14] ;
  input \q_tmp_reg[14]_0 ;
  input \q_tmp_reg[15] ;
  input \q_tmp_reg[15]_0 ;
  input \q_tmp_reg[16] ;
  input \q_tmp_reg[16]_0 ;
  input \q_tmp_reg[17] ;
  input \q_tmp_reg[17]_0 ;
  input \q_tmp_reg[18] ;
  input \q_tmp_reg[18]_0 ;
  input \q_tmp_reg[19] ;
  input \q_tmp_reg[19]_0 ;
  input \q_tmp_reg[20] ;
  input \q_tmp_reg[20]_0 ;
  input \q_tmp_reg[21] ;
  input \q_tmp_reg[21]_0 ;
  input \q_tmp_reg[22] ;
  input \q_tmp_reg[22]_0 ;
  input \q_tmp_reg[23] ;
  input \q_tmp_reg[23]_0 ;
  input \q_tmp_reg[24] ;
  input \q_tmp_reg[24]_0 ;
  input \q_tmp_reg[25] ;
  input \q_tmp_reg[25]_0 ;
  input \q_tmp_reg[26] ;
  input \q_tmp_reg[26]_0 ;
  input \q_tmp_reg[27] ;
  input \q_tmp_reg[27]_0 ;
  input \q_tmp_reg[28] ;
  input \q_tmp_reg[28]_0 ;
  input \q_tmp_reg[29] ;
  input \q_tmp_reg[29]_0 ;
  input \q_tmp_reg[30] ;
  input \q_tmp_reg[30]_0 ;
  input \q_tmp_reg[31] ;
  input \q_tmp_reg[31]_0 ;
  input \q_tmp_reg[32] ;
  input \q_tmp_reg[32]_0 ;
  input \q_tmp_reg[33] ;
  input \q_tmp_reg[33]_0 ;
  input \q_tmp_reg[34] ;
  input \q_tmp_reg[34]_0 ;
  input \q_tmp_reg[35] ;
  input \q_tmp_reg[35]_0 ;
  input \q_tmp_reg[36] ;
  input \q_tmp_reg[36]_0 ;
  input \q_tmp_reg[37] ;
  input \q_tmp_reg[37]_0 ;
  input \q_tmp_reg[38] ;
  input \q_tmp_reg[38]_0 ;
  input \q_tmp_reg[39] ;
  input \q_tmp_reg[39]_0 ;
  input \q_tmp_reg[40] ;
  input \q_tmp_reg[40]_0 ;
  input \q_tmp_reg[41] ;
  input \q_tmp_reg[41]_0 ;
  input \q_tmp_reg[42] ;
  input \q_tmp_reg[42]_0 ;
  input \q_tmp_reg[43] ;
  input \q_tmp_reg[43]_0 ;
  input \q_tmp_reg[44] ;
  input \q_tmp_reg[44]_0 ;
  input \q_tmp_reg[45] ;
  input \q_tmp_reg[45]_0 ;
  input \q_tmp_reg[46] ;
  input \q_tmp_reg[46]_0 ;
  input \q_tmp_reg[47] ;
  input \q_tmp_reg[47]_0 ;
  input \q_tmp_reg[48] ;
  input \q_tmp_reg[48]_0 ;
  input \q_tmp_reg[49] ;
  input \q_tmp_reg[49]_0 ;
  input \q_tmp_reg[50] ;
  input \q_tmp_reg[50]_0 ;
  input \q_tmp_reg[51] ;
  input \q_tmp_reg[51]_0 ;
  input \q_tmp_reg[52] ;
  input \q_tmp_reg[52]_0 ;
  input \q_tmp_reg[53] ;
  input \q_tmp_reg[53]_0 ;
  input \q_tmp_reg[54] ;
  input \q_tmp_reg[54]_0 ;
  input \q_tmp_reg[55] ;
  input \q_tmp_reg[55]_0 ;
  input \q_tmp_reg[56] ;
  input \q_tmp_reg[56]_0 ;
  input \q_tmp_reg[57] ;
  input \q_tmp_reg[57]_0 ;
  input \q_tmp_reg[58] ;
  input \q_tmp_reg[58]_0 ;
  input \q_tmp_reg[59] ;
  input \q_tmp_reg[59]_0 ;
  input \q_tmp_reg[60] ;
  input \q_tmp_reg[60]_0 ;
  input \q_tmp_reg[61] ;
  input \q_tmp_reg[61]_0 ;
  input \q_tmp_reg[62] ;
  input \q_tmp_reg[62]_0 ;
  input \q_tmp_reg[63] ;
  input \q_tmp_reg[63]_0 ;
  input \q_tmp_reg[0]_1 ;
  input [63:0]std_R_o_stream_TDATA_int_regslice;
  input [63:0]raw_data_real_1_o_stream_TDATA_int_regslice;
  input \q_tmp_reg[1]_1 ;
  input \q_tmp_reg[2]_1 ;
  input \q_tmp_reg[3]_1 ;
  input \q_tmp_reg[4]_1 ;
  input \q_tmp_reg[5]_1 ;
  input \q_tmp_reg[6]_1 ;
  input \q_tmp_reg[7]_1 ;
  input \q_tmp_reg[8]_1 ;
  input \q_tmp_reg[9]_1 ;
  input \q_tmp_reg[10]_1 ;
  input \q_tmp_reg[11]_1 ;
  input \q_tmp_reg[12]_1 ;
  input \q_tmp_reg[13]_1 ;
  input \q_tmp_reg[14]_1 ;
  input \q_tmp_reg[15]_1 ;
  input \q_tmp_reg[16]_1 ;
  input \q_tmp_reg[17]_1 ;
  input \q_tmp_reg[18]_1 ;
  input \q_tmp_reg[19]_1 ;
  input \q_tmp_reg[20]_1 ;
  input \q_tmp_reg[21]_1 ;
  input \q_tmp_reg[22]_1 ;
  input \q_tmp_reg[23]_1 ;
  input \q_tmp_reg[24]_1 ;
  input \q_tmp_reg[25]_1 ;
  input \q_tmp_reg[26]_1 ;
  input \q_tmp_reg[27]_1 ;
  input \q_tmp_reg[28]_1 ;
  input \q_tmp_reg[29]_1 ;
  input \q_tmp_reg[30]_1 ;
  input \q_tmp_reg[31]_1 ;
  input \q_tmp_reg[32]_1 ;
  input \q_tmp_reg[33]_1 ;
  input \q_tmp_reg[34]_1 ;
  input \q_tmp_reg[35]_1 ;
  input \q_tmp_reg[36]_1 ;
  input \q_tmp_reg[37]_1 ;
  input \q_tmp_reg[38]_1 ;
  input \q_tmp_reg[39]_1 ;
  input \q_tmp_reg[40]_1 ;
  input \q_tmp_reg[41]_1 ;
  input \q_tmp_reg[42]_1 ;
  input \q_tmp_reg[43]_1 ;
  input \q_tmp_reg[44]_1 ;
  input \q_tmp_reg[45]_1 ;
  input \q_tmp_reg[46]_1 ;
  input \q_tmp_reg[47]_1 ;
  input \q_tmp_reg[48]_1 ;
  input \q_tmp_reg[49]_1 ;
  input \q_tmp_reg[50]_1 ;
  input \q_tmp_reg[51]_1 ;
  input \q_tmp_reg[52]_1 ;
  input \q_tmp_reg[53]_1 ;
  input \q_tmp_reg[54]_1 ;
  input \q_tmp_reg[55]_1 ;
  input \q_tmp_reg[56]_1 ;
  input \q_tmp_reg[57]_1 ;
  input \q_tmp_reg[58]_1 ;
  input \q_tmp_reg[59]_1 ;
  input \q_tmp_reg[60]_1 ;
  input \q_tmp_reg[61]_1 ;
  input \q_tmp_reg[62]_1 ;
  input \q_tmp_reg[63]_1 ;
  input \q_tmp_reg[0]_2 ;
  input [63:0]filtered_real_0_o_stream_TDATA_int_regslice;
  input [63:0]Q;
  input [63:0]\q_tmp_reg[63]_2 ;
  input and_ln58_8_reg_2280;
  input icmp_ln59_8_reg_2284;
  input \ap_CS_fsm_reg[13] ;
  input [60:0]\data_p1_reg[60] ;
  input [60:0]\data_p1_reg[60]_0 ;
  input [60:0]\data_p1_reg[60]_1 ;
  input ap_enable_reg_pp0_iter0;
  input icmp_ln59_9_reg_2306;
  input and_ln58_9_reg_2302;
  input and_ln58_reg_2104;
  input icmp_ln59_reg_2108;
  input mem_reg_i_541;
  input mem_reg_i_541_0;
  input icmp_ln59_2_reg_2152;
  input [12:0]\ap_CS_fsm_reg[12]_0 ;
  input and_ln58_2_reg_2148;
  input mad_R_o_stream_TVALID_int_regslice;
  input [0:0]CO;
  input [0:0]\and_ln58_4_reg_2192_reg[0]_0 ;
  input icmp_ln59_4_fu_1164_p2;
  input [60:0]\data_p1_reg[60]_2 ;
  input [60:0]\data_p2_reg[60] ;
  input [60:0]\data_p2_reg[60]_0 ;
  input [60:0]\data_p2_reg[60]_1 ;
  input [60:0]\data_p2_reg[60]_2 ;
  input [60:0]\data_p2_reg[60]_3 ;
  input and_ln58_11_reg_2340;
  input and_ln58_10_reg_2324;
  input \tmp_11_reg_2367_reg[0] ;
  input \tmp_11_reg_2367_reg[0]_0 ;
  input ap_start;
  input icmp_ln59_10_reg_2328;
  input [0:0]\icmp_ln59_11_reg_2344_reg[0]_0 ;
  input [0:0]\icmp_ln59_11_reg_2344_reg[0]_1 ;
  input [0:0]\icmp_ln59_10_reg_2328_reg[0]_0 ;
  input [0:0]\icmp_ln59_10_reg_2328_reg[0]_1 ;
  input icmp_ln59_10_fu_1794_p2;
  input icmp_ln59_11_fu_1889_p2;
  input gmem_WDATA50_out;
  input and_ln58_3_reg_2170;
  input icmp_ln59_3_reg_2174;
  input mem_reg_i_202;
  input raw_data_real_1_o_stream_TVALID_int_regslice;
  input [0:0]\and_ln58_5_reg_2214_reg[0]_0 ;
  input [0:0]\and_ln58_5_reg_2214_reg[0]_1 ;
  input icmp_ln59_5_fu_1269_p2;
  input and_ln58_4_reg_2192;
  input icmp_ln59_4_reg_2196;
  input filtered_im_0_o_stream_TVALID_int_regslice;
  input [60:0]\data_p2_reg[60]_4 ;
  input [60:0]\data_p2_reg[60]_5 ;
  input [60:0]\data_p2_reg[60]_6 ;
  input and_ln58_7_reg_2258;
  input icmp_ln59_7_reg_2262;
  input gmem_WDATA51_out;
  input [0:0]\and_ln58_3_reg_2170_reg[0]_0 ;
  input [0:0]\and_ln58_3_reg_2170_reg[0]_1 ;
  input icmp_ln59_3_fu_1059_p2;
  input icmp_ln59_1_reg_2130;
  input and_ln58_1_reg_2126;
  input p_169_in;
  input [0:0]\and_ln58_9_reg_2302_reg[0]_0 ;
  input [0:0]\and_ln58_9_reg_2302_reg[0]_1 ;
  input icmp_ln59_9_fu_1689_p2;
  input std_R_o_stream_TVALID_int_regslice;
  input [0:0]\icmp_ln59_6_reg_2240_reg[0]_0 ;
  input [0:0]\icmp_ln59_6_reg_2240_reg[0]_1 ;
  input icmp_ln59_6_fu_1374_p2;
  input icmp_ln59_11_reg_2344;
  input icmp_ln59_5_reg_2218;
  input and_ln58_5_reg_2214;
  input [0:0]\and_ln58_7_reg_2258_reg[0]_0 ;
  input [0:0]\and_ln58_7_reg_2258_reg[0]_1 ;
  input icmp_ln59_7_fu_1479_p2;
  input gmem_WDATA53_out;
  input and_ln58_6_reg_2236;
  input icmp_ln59_6_reg_2240;
  input [0:0]\and_ln58_reg_2104_reg[0]_0 ;
  input [0:0]\and_ln58_reg_2104_reg[0]_1 ;
  input icmp_ln59_fu_744_p2;
  input [0:0]\icmp_ln59_1_reg_2130_reg[0]_0 ;
  input [0:0]\icmp_ln59_1_reg_2130_reg[0]_1 ;
  input icmp_ln59_1_fu_849_p2;
  input raw_data_real_o_stream_TVALID_int_regslice;
  input std_I_o_stream_TVALID_int_regslice;
  input gmem_WDATA52_out;
  input [0:0]\and_ln58_8_reg_2280_reg[0]_0 ;
  input [0:0]\and_ln58_8_reg_2280_reg[0]_1 ;
  input icmp_ln59_8_fu_1584_p2;
  input [0:0]\and_ln58_2_reg_2148_reg[0]_0 ;
  input [0:0]\and_ln58_2_reg_2148_reg[0]_1 ;
  input icmp_ln59_2_fu_954_p2;
  input raw_data_im_o_stream_TVALID_int_regslice;
  input mad_I_o_stream_TVALID_int_regslice;
  input ap_rst_n;
  input ap_phi_reg_pp0_iter0_retval_0_i137_reg_679;
  input ap_phi_reg_pp0_iter0_retval_0_i53_reg_601;
  input ap_phi_reg_pp0_iter0_retval_0_i109_reg_653;
  input ap_phi_reg_pp0_iter0_retval_0_i39_reg_588;
  input ap_phi_reg_pp0_iter0_retval_0_i95_reg_640;
  input ap_phi_reg_pp0_iter0_retval_0_i67_reg_614;
  input ap_phi_reg_pp0_iter0_retval_0_i81_reg_627;
  input ap_phi_reg_pp0_iter0_retval_0_i123_reg_666;
  input ap_phi_reg_pp0_iter0_retval_0_i25_reg_575;
  input ap_phi_reg_pp0_iter0_shouldContinue_1_reg_562;
  input ap_phi_reg_pp0_iter0_retval_0_i151_reg_692;
  input ap_phi_reg_pp0_iter0_retval_0_i165_reg_705;
  input \bus_equal_gen.WLAST_Dummy_reg_0 ;
  input [0:0]\current_factor_4_reg[0] ;
  input [0:0]\current_factor_7_reg[0] ;
  input [0:0]\current_factor_5_reg[0] ;
  input [0:0]\current_factor_3_reg[0] ;
  input [0:0]\current_factor_2_reg[0] ;
  input [0:0]\current_factor_reg[0] ;
  input [0:0]\current_factor_1_reg[0] ;
  input [0:0]\current_factor_11_reg[0] ;
  input [0:0]\current_factor_10_reg[0] ;
  input [0:0]\current_factor_9_reg[0] ;
  input [0:0]\current_factor_8_reg[0] ;
  input [0:0]\current_factor_6_reg[0] ;
  input \could_multi_bursts.awaddr_buf_reg[3]_0 ;
  input m_axi_gmem_AWVALID_0;
  input \bus_equal_gen.len_cnt_reg[0]_0 ;
  input \bus_equal_gen.len_cnt_reg[0]_1 ;
  input m_axi_gmem_WREADY;
  input m_axi_gmem_BVALID;

  wire AWVALID_Dummy;
  wire [0:0]CO;
  wire [12:0]D;
  wire [0:0]E;
  wire [63:0]Q;
  wire [0:0]SR;
  wire WVALID_Dummy;
  wire align_len0;
  wire [31:3]align_len0__0;
  wire \align_len0_inferred__1/i__carry_n_2 ;
  wire \align_len0_inferred__1/i__carry_n_3 ;
  wire \align_len_reg_n_0_[31] ;
  wire \align_len_reg_n_0_[3] ;
  wire and_ln58_10_reg_2324;
  wire [0:0]\and_ln58_10_reg_2324_reg[0] ;
  wire \and_ln58_10_reg_2324_reg[0]_0 ;
  wire and_ln58_11_reg_2340;
  wire [0:0]\and_ln58_11_reg_2340_reg[0] ;
  wire \and_ln58_11_reg_2340_reg[0]_0 ;
  wire and_ln58_1_reg_2126;
  wire \and_ln58_1_reg_2126_reg[0] ;
  wire and_ln58_2_reg_2148;
  wire \and_ln58_2_reg_2148_reg[0] ;
  wire [0:0]\and_ln58_2_reg_2148_reg[0]_0 ;
  wire [0:0]\and_ln58_2_reg_2148_reg[0]_1 ;
  wire and_ln58_3_reg_2170;
  wire \and_ln58_3_reg_2170_reg[0] ;
  wire [0:0]\and_ln58_3_reg_2170_reg[0]_0 ;
  wire [0:0]\and_ln58_3_reg_2170_reg[0]_1 ;
  wire and_ln58_4_reg_2192;
  wire \and_ln58_4_reg_2192_reg[0] ;
  wire [0:0]\and_ln58_4_reg_2192_reg[0]_0 ;
  wire and_ln58_5_reg_2214;
  wire \and_ln58_5_reg_2214_reg[0] ;
  wire [0:0]\and_ln58_5_reg_2214_reg[0]_0 ;
  wire [0:0]\and_ln58_5_reg_2214_reg[0]_1 ;
  wire and_ln58_6_reg_2236;
  wire \and_ln58_6_reg_2236_reg[0] ;
  wire and_ln58_7_reg_2258;
  wire \and_ln58_7_reg_2258_reg[0] ;
  wire [0:0]\and_ln58_7_reg_2258_reg[0]_0 ;
  wire [0:0]\and_ln58_7_reg_2258_reg[0]_1 ;
  wire and_ln58_8_reg_2280;
  wire \and_ln58_8_reg_2280_reg[0] ;
  wire [0:0]\and_ln58_8_reg_2280_reg[0]_0 ;
  wire [0:0]\and_ln58_8_reg_2280_reg[0]_1 ;
  wire and_ln58_9_reg_2302;
  wire \and_ln58_9_reg_2302_reg[0] ;
  wire [0:0]\and_ln58_9_reg_2302_reg[0]_0 ;
  wire [0:0]\and_ln58_9_reg_2302_reg[0]_1 ;
  wire and_ln58_reg_2104;
  wire \and_ln58_reg_2104_reg[0] ;
  wire [0:0]\and_ln58_reg_2104_reg[0]_0 ;
  wire [0:0]\and_ln58_reg_2104_reg[0]_1 ;
  wire \ap_CS_fsm_reg[10] ;
  wire \ap_CS_fsm_reg[10]_0 ;
  wire \ap_CS_fsm_reg[11] ;
  wire \ap_CS_fsm_reg[12] ;
  wire [12:0]\ap_CS_fsm_reg[12]_0 ;
  wire \ap_CS_fsm_reg[13] ;
  wire ap_NS_fsm2;
  wire ap_block_pp0_stage0_11001;
  wire ap_block_pp0_stage10_11001;
  wire ap_block_pp0_stage3_110011;
  wire ap_block_pp0_stage4_110011;
  wire ap_block_pp0_stage5_110011;
  wire ap_block_pp0_stage6_110011;
  wire ap_block_pp0_stage7_11001;
  wire ap_block_pp0_stage7_110011;
  wire ap_block_pp0_stage8_11001;
  wire ap_block_pp0_stage9_11001;
  wire ap_clk;
  wire ap_condition_1085;
  wire ap_condition_1092;
  wire ap_condition_1098;
  wire ap_condition_1104;
  wire ap_condition_1110;
  wire ap_condition_1116;
  wire ap_condition_1122;
  wire ap_condition_1128;
  wire ap_condition_1134;
  wire ap_condition_1140;
  wire ap_condition_1146;
  wire ap_condition_1151;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter0_reg_0;
  wire ap_enable_reg_pp0_iter0_reg_1;
  wire ap_enable_reg_pp0_iter0_reg_10;
  wire ap_enable_reg_pp0_iter0_reg_11;
  wire ap_enable_reg_pp0_iter0_reg_12;
  wire ap_enable_reg_pp0_iter0_reg_2;
  wire ap_enable_reg_pp0_iter0_reg_3;
  wire ap_enable_reg_pp0_iter0_reg_4;
  wire ap_enable_reg_pp0_iter0_reg_5;
  wire ap_enable_reg_pp0_iter0_reg_6;
  wire ap_enable_reg_pp0_iter0_reg_7;
  wire ap_enable_reg_pp0_iter0_reg_8;
  wire ap_enable_reg_pp0_iter0_reg_9;
  wire ap_enable_reg_pp0_iter10;
  wire ap_phi_reg_pp0_iter0_retval_0_i109_reg_653;
  wire ap_phi_reg_pp0_iter0_retval_0_i123_reg_666;
  wire ap_phi_reg_pp0_iter0_retval_0_i137_reg_679;
  wire ap_phi_reg_pp0_iter0_retval_0_i151_reg_692;
  wire ap_phi_reg_pp0_iter0_retval_0_i165_reg_705;
  wire ap_phi_reg_pp0_iter0_retval_0_i25_reg_575;
  wire ap_phi_reg_pp0_iter0_retval_0_i39_reg_588;
  wire ap_phi_reg_pp0_iter0_retval_0_i53_reg_601;
  wire ap_phi_reg_pp0_iter0_retval_0_i67_reg_614;
  wire ap_phi_reg_pp0_iter0_retval_0_i81_reg_627;
  wire ap_phi_reg_pp0_iter0_retval_0_i95_reg_640;
  wire ap_phi_reg_pp0_iter0_shouldContinue_1_reg_562;
  wire ap_rst_n;
  wire ap_start;
  wire [63:3]awaddr_tmp;
  wire [3:0]awlen_tmp;
  wire [3:0]beat_len_buf;
  wire buff_wdata_n_0;
  wire buff_wdata_n_1;
  wire buff_wdata_n_10;
  wire buff_wdata_n_100;
  wire buff_wdata_n_101;
  wire buff_wdata_n_102;
  wire buff_wdata_n_103;
  wire buff_wdata_n_104;
  wire buff_wdata_n_105;
  wire buff_wdata_n_106;
  wire buff_wdata_n_107;
  wire buff_wdata_n_108;
  wire buff_wdata_n_109;
  wire buff_wdata_n_11;
  wire buff_wdata_n_110;
  wire buff_wdata_n_111;
  wire buff_wdata_n_112;
  wire buff_wdata_n_113;
  wire buff_wdata_n_114;
  wire buff_wdata_n_115;
  wire buff_wdata_n_116;
  wire buff_wdata_n_117;
  wire buff_wdata_n_118;
  wire buff_wdata_n_119;
  wire buff_wdata_n_12;
  wire buff_wdata_n_120;
  wire buff_wdata_n_121;
  wire buff_wdata_n_122;
  wire buff_wdata_n_123;
  wire buff_wdata_n_124;
  wire buff_wdata_n_125;
  wire buff_wdata_n_126;
  wire buff_wdata_n_127;
  wire buff_wdata_n_128;
  wire buff_wdata_n_129;
  wire buff_wdata_n_13;
  wire buff_wdata_n_130;
  wire buff_wdata_n_131;
  wire buff_wdata_n_132;
  wire buff_wdata_n_133;
  wire buff_wdata_n_134;
  wire buff_wdata_n_135;
  wire buff_wdata_n_136;
  wire buff_wdata_n_137;
  wire buff_wdata_n_138;
  wire buff_wdata_n_139;
  wire buff_wdata_n_14;
  wire buff_wdata_n_140;
  wire buff_wdata_n_141;
  wire buff_wdata_n_142;
  wire buff_wdata_n_143;
  wire buff_wdata_n_144;
  wire buff_wdata_n_145;
  wire buff_wdata_n_146;
  wire buff_wdata_n_147;
  wire buff_wdata_n_148;
  wire buff_wdata_n_149;
  wire buff_wdata_n_15;
  wire buff_wdata_n_150;
  wire buff_wdata_n_151;
  wire buff_wdata_n_152;
  wire buff_wdata_n_155;
  wire buff_wdata_n_157;
  wire buff_wdata_n_158;
  wire buff_wdata_n_16;
  wire buff_wdata_n_164;
  wire buff_wdata_n_165;
  wire buff_wdata_n_168;
  wire buff_wdata_n_169;
  wire buff_wdata_n_17;
  wire buff_wdata_n_170;
  wire buff_wdata_n_178;
  wire buff_wdata_n_179;
  wire buff_wdata_n_18;
  wire buff_wdata_n_180;
  wire buff_wdata_n_181;
  wire buff_wdata_n_182;
  wire buff_wdata_n_19;
  wire buff_wdata_n_2;
  wire buff_wdata_n_20;
  wire buff_wdata_n_201;
  wire buff_wdata_n_203;
  wire buff_wdata_n_21;
  wire buff_wdata_n_216;
  wire buff_wdata_n_22;
  wire buff_wdata_n_225;
  wire buff_wdata_n_226;
  wire buff_wdata_n_227;
  wire buff_wdata_n_228;
  wire buff_wdata_n_229;
  wire buff_wdata_n_23;
  wire buff_wdata_n_230;
  wire buff_wdata_n_231;
  wire buff_wdata_n_232;
  wire buff_wdata_n_233;
  wire buff_wdata_n_234;
  wire buff_wdata_n_235;
  wire buff_wdata_n_236;
  wire buff_wdata_n_237;
  wire buff_wdata_n_238;
  wire buff_wdata_n_239;
  wire buff_wdata_n_24;
  wire buff_wdata_n_240;
  wire buff_wdata_n_241;
  wire buff_wdata_n_242;
  wire buff_wdata_n_243;
  wire buff_wdata_n_244;
  wire buff_wdata_n_245;
  wire buff_wdata_n_246;
  wire buff_wdata_n_247;
  wire buff_wdata_n_248;
  wire buff_wdata_n_249;
  wire buff_wdata_n_25;
  wire buff_wdata_n_250;
  wire buff_wdata_n_251;
  wire buff_wdata_n_252;
  wire buff_wdata_n_253;
  wire buff_wdata_n_254;
  wire buff_wdata_n_255;
  wire buff_wdata_n_256;
  wire buff_wdata_n_257;
  wire buff_wdata_n_258;
  wire buff_wdata_n_259;
  wire buff_wdata_n_26;
  wire buff_wdata_n_260;
  wire buff_wdata_n_261;
  wire buff_wdata_n_262;
  wire buff_wdata_n_263;
  wire buff_wdata_n_264;
  wire buff_wdata_n_265;
  wire buff_wdata_n_266;
  wire buff_wdata_n_267;
  wire buff_wdata_n_268;
  wire buff_wdata_n_269;
  wire buff_wdata_n_27;
  wire buff_wdata_n_270;
  wire buff_wdata_n_271;
  wire buff_wdata_n_272;
  wire buff_wdata_n_273;
  wire buff_wdata_n_274;
  wire buff_wdata_n_275;
  wire buff_wdata_n_276;
  wire buff_wdata_n_277;
  wire buff_wdata_n_278;
  wire buff_wdata_n_279;
  wire buff_wdata_n_28;
  wire buff_wdata_n_280;
  wire buff_wdata_n_281;
  wire buff_wdata_n_282;
  wire buff_wdata_n_283;
  wire buff_wdata_n_284;
  wire buff_wdata_n_285;
  wire buff_wdata_n_286;
  wire buff_wdata_n_287;
  wire buff_wdata_n_288;
  wire buff_wdata_n_29;
  wire buff_wdata_n_3;
  wire buff_wdata_n_30;
  wire buff_wdata_n_31;
  wire buff_wdata_n_32;
  wire buff_wdata_n_33;
  wire buff_wdata_n_34;
  wire buff_wdata_n_35;
  wire buff_wdata_n_36;
  wire buff_wdata_n_37;
  wire buff_wdata_n_38;
  wire buff_wdata_n_39;
  wire buff_wdata_n_4;
  wire buff_wdata_n_40;
  wire buff_wdata_n_41;
  wire buff_wdata_n_42;
  wire buff_wdata_n_43;
  wire buff_wdata_n_44;
  wire buff_wdata_n_45;
  wire buff_wdata_n_46;
  wire buff_wdata_n_47;
  wire buff_wdata_n_48;
  wire buff_wdata_n_49;
  wire buff_wdata_n_5;
  wire buff_wdata_n_50;
  wire buff_wdata_n_51;
  wire buff_wdata_n_52;
  wire buff_wdata_n_53;
  wire buff_wdata_n_54;
  wire buff_wdata_n_55;
  wire buff_wdata_n_56;
  wire buff_wdata_n_57;
  wire buff_wdata_n_58;
  wire buff_wdata_n_59;
  wire buff_wdata_n_6;
  wire buff_wdata_n_60;
  wire buff_wdata_n_61;
  wire buff_wdata_n_64;
  wire buff_wdata_n_65;
  wire buff_wdata_n_66;
  wire buff_wdata_n_7;
  wire buff_wdata_n_74;
  wire buff_wdata_n_79;
  wire buff_wdata_n_8;
  wire buff_wdata_n_86;
  wire buff_wdata_n_88;
  wire buff_wdata_n_9;
  wire buff_wdata_n_92;
  wire buff_wdata_n_93;
  wire buff_wdata_n_94;
  wire buff_wdata_n_95;
  wire buff_wdata_n_96;
  wire buff_wdata_n_97;
  wire buff_wdata_n_98;
  wire buff_wdata_n_99;
  wire burst_valid;
  wire \bus_equal_gen.WLAST_Dummy_reg_0 ;
  wire \bus_equal_gen.fifo_burst_n_10 ;
  wire \bus_equal_gen.fifo_burst_n_11 ;
  wire \bus_equal_gen.fifo_burst_n_12 ;
  wire \bus_equal_gen.fifo_burst_n_13 ;
  wire \bus_equal_gen.fifo_burst_n_14 ;
  wire \bus_equal_gen.fifo_burst_n_15 ;
  wire \bus_equal_gen.fifo_burst_n_16 ;
  wire \bus_equal_gen.fifo_burst_n_17 ;
  wire \bus_equal_gen.fifo_burst_n_18 ;
  wire \bus_equal_gen.fifo_burst_n_19 ;
  wire \bus_equal_gen.fifo_burst_n_2 ;
  wire \bus_equal_gen.fifo_burst_n_20 ;
  wire \bus_equal_gen.fifo_burst_n_21 ;
  wire \bus_equal_gen.fifo_burst_n_22 ;
  wire \bus_equal_gen.fifo_burst_n_23 ;
  wire \bus_equal_gen.fifo_burst_n_24 ;
  wire \bus_equal_gen.fifo_burst_n_25 ;
  wire \bus_equal_gen.fifo_burst_n_26 ;
  wire \bus_equal_gen.fifo_burst_n_27 ;
  wire \bus_equal_gen.fifo_burst_n_28 ;
  wire \bus_equal_gen.fifo_burst_n_29 ;
  wire \bus_equal_gen.fifo_burst_n_30 ;
  wire \bus_equal_gen.fifo_burst_n_31 ;
  wire \bus_equal_gen.fifo_burst_n_32 ;
  wire \bus_equal_gen.fifo_burst_n_33 ;
  wire \bus_equal_gen.fifo_burst_n_34 ;
  wire \bus_equal_gen.fifo_burst_n_35 ;
  wire \bus_equal_gen.fifo_burst_n_36 ;
  wire \bus_equal_gen.fifo_burst_n_37 ;
  wire \bus_equal_gen.fifo_burst_n_38 ;
  wire \bus_equal_gen.fifo_burst_n_39 ;
  wire \bus_equal_gen.fifo_burst_n_4 ;
  wire \bus_equal_gen.fifo_burst_n_40 ;
  wire \bus_equal_gen.fifo_burst_n_41 ;
  wire \bus_equal_gen.fifo_burst_n_42 ;
  wire \bus_equal_gen.fifo_burst_n_43 ;
  wire \bus_equal_gen.fifo_burst_n_44 ;
  wire \bus_equal_gen.fifo_burst_n_45 ;
  wire \bus_equal_gen.fifo_burst_n_46 ;
  wire \bus_equal_gen.fifo_burst_n_47 ;
  wire \bus_equal_gen.fifo_burst_n_48 ;
  wire \bus_equal_gen.fifo_burst_n_49 ;
  wire \bus_equal_gen.fifo_burst_n_5 ;
  wire \bus_equal_gen.fifo_burst_n_50 ;
  wire \bus_equal_gen.fifo_burst_n_51 ;
  wire \bus_equal_gen.fifo_burst_n_52 ;
  wire \bus_equal_gen.fifo_burst_n_53 ;
  wire \bus_equal_gen.fifo_burst_n_54 ;
  wire \bus_equal_gen.fifo_burst_n_55 ;
  wire \bus_equal_gen.fifo_burst_n_56 ;
  wire \bus_equal_gen.fifo_burst_n_57 ;
  wire \bus_equal_gen.fifo_burst_n_58 ;
  wire \bus_equal_gen.fifo_burst_n_59 ;
  wire \bus_equal_gen.fifo_burst_n_60 ;
  wire \bus_equal_gen.fifo_burst_n_61 ;
  wire \bus_equal_gen.fifo_burst_n_66 ;
  wire \bus_equal_gen.fifo_burst_n_67 ;
  wire \bus_equal_gen.fifo_burst_n_7 ;
  wire \bus_equal_gen.fifo_burst_n_9 ;
  wire \bus_equal_gen.len_cnt[7]_i_3_n_0 ;
  wire [7:0]\bus_equal_gen.len_cnt_reg ;
  wire \bus_equal_gen.len_cnt_reg[0]_0 ;
  wire \bus_equal_gen.len_cnt_reg[0]_1 ;
  wire \could_multi_bursts.awaddr_buf[5]_i_3_n_0 ;
  wire \could_multi_bursts.awaddr_buf[5]_i_4_n_0 ;
  wire \could_multi_bursts.awaddr_buf[5]_i_5_n_0 ;
  wire \could_multi_bursts.awaddr_buf[63]_i_5_n_0 ;
  wire \could_multi_bursts.awaddr_buf[9]_i_3_n_0 ;
  wire \could_multi_bursts.awaddr_buf[9]_i_4_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[13]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[13]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[13]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[13]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[17]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[17]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[17]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[17]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[21]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[21]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[21]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[21]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[25]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[25]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[25]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[25]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[29]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[29]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[29]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[29]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[33]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[33]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[33]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[33]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[37]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[37]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[37]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[37]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[3]_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[41]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[41]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[41]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[41]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[45]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[45]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[45]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[45]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[49]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[49]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[49]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[49]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[53]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[53]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[53]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[53]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[57]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[57]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[57]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[57]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[5]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[5]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[5]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[5]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[61]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[61]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[61]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[61]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[63]_i_6_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[9]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[9]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[9]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[9]_i_2_n_3 ;
  wire [3:0]\could_multi_bursts.awlen_buf_reg[3]_0 ;
  wire \could_multi_bursts.last_sect_buf_reg_n_0 ;
  wire [4:0]\could_multi_bursts.loop_cnt_reg ;
  wire \could_multi_bursts.sect_handling_reg_n_0 ;
  wire current_factor0;
  wire current_factor_10;
  wire current_factor_100;
  wire [0:0]\current_factor_10_reg[0] ;
  wire [0:0]\current_factor_10_reg[31] ;
  wire current_factor_110;
  wire [0:0]\current_factor_11_reg[0] ;
  wire [0:0]\current_factor_1_reg[0] ;
  wire current_factor_20;
  wire [0:0]\current_factor_2_reg[0] ;
  wire current_factor_30;
  wire [0:0]\current_factor_3_reg[0] ;
  wire current_factor_40;
  wire [0:0]\current_factor_4_reg[0] ;
  wire current_factor_50;
  wire [0:0]\current_factor_5_reg[0] ;
  wire current_factor_60;
  wire [0:0]\current_factor_6_reg[0] ;
  wire current_factor_70;
  wire [0:0]\current_factor_7_reg[0] ;
  wire current_factor_80;
  wire [0:0]\current_factor_8_reg[0] ;
  wire current_factor_90;
  wire [0:0]\current_factor_9_reg[0] ;
  wire [0:0]\current_factor_reg[0] ;
  wire current_rate;
  wire current_rate_1;
  wire current_rate_10;
  wire current_rate_11;
  wire [0:0]\current_rate_11_reg[31] ;
  wire [0:0]\current_rate_1_reg[31] ;
  wire current_rate_2;
  wire [0:0]\current_rate_2_reg[31] ;
  wire current_rate_3;
  wire [0:0]\current_rate_3_reg[31] ;
  wire current_rate_4;
  wire current_rate_5;
  wire [0:0]\current_rate_5_reg[31] ;
  wire current_rate_6;
  wire [0:0]\current_rate_6_reg[31] ;
  wire current_rate_7;
  wire [0:0]\current_rate_7_reg[31] ;
  wire current_rate_8;
  wire [0:0]\current_rate_8_reg[31] ;
  wire current_rate_9;
  wire [0:0]\current_rate_9_reg[31] ;
  wire [0:0]\current_rate_reg[31] ;
  wire [63:3]data1;
  wire [60:0]\data_p1_reg[60] ;
  wire [60:0]\data_p1_reg[60]_0 ;
  wire [60:0]\data_p1_reg[60]_1 ;
  wire [60:0]\data_p1_reg[60]_2 ;
  wire [60:0]\data_p2_reg[60] ;
  wire [60:0]\data_p2_reg[60]_0 ;
  wire [60:0]\data_p2_reg[60]_1 ;
  wire [60:0]\data_p2_reg[60]_2 ;
  wire [60:0]\data_p2_reg[60]_3 ;
  wire [60:0]\data_p2_reg[60]_4 ;
  wire [60:0]\data_p2_reg[60]_5 ;
  wire [60:0]\data_p2_reg[60]_6 ;
  wire empty_n_reg;
  wire [63:3]end_addr;
  wire \end_addr_buf[10]_i_2_n_0 ;
  wire \end_addr_buf[10]_i_3_n_0 ;
  wire \end_addr_buf[10]_i_4_n_0 ;
  wire \end_addr_buf[10]_i_5_n_0 ;
  wire \end_addr_buf[14]_i_2_n_0 ;
  wire \end_addr_buf[14]_i_3_n_0 ;
  wire \end_addr_buf[14]_i_4_n_0 ;
  wire \end_addr_buf[14]_i_5_n_0 ;
  wire \end_addr_buf[18]_i_2_n_0 ;
  wire \end_addr_buf[18]_i_3_n_0 ;
  wire \end_addr_buf[18]_i_4_n_0 ;
  wire \end_addr_buf[18]_i_5_n_0 ;
  wire \end_addr_buf[22]_i_2_n_0 ;
  wire \end_addr_buf[22]_i_3_n_0 ;
  wire \end_addr_buf[22]_i_4_n_0 ;
  wire \end_addr_buf[22]_i_5_n_0 ;
  wire \end_addr_buf[26]_i_2_n_0 ;
  wire \end_addr_buf[26]_i_3_n_0 ;
  wire \end_addr_buf[26]_i_4_n_0 ;
  wire \end_addr_buf[26]_i_5_n_0 ;
  wire \end_addr_buf[30]_i_2_n_0 ;
  wire \end_addr_buf[30]_i_3_n_0 ;
  wire \end_addr_buf[30]_i_4_n_0 ;
  wire \end_addr_buf[30]_i_5_n_0 ;
  wire \end_addr_buf[34]_i_2_n_0 ;
  wire \end_addr_buf[6]_i_2_n_0 ;
  wire \end_addr_buf[6]_i_3_n_0 ;
  wire \end_addr_buf[6]_i_4_n_0 ;
  wire \end_addr_buf[6]_i_5_n_0 ;
  wire \end_addr_buf_reg[10]_i_1_n_0 ;
  wire \end_addr_buf_reg[10]_i_1_n_1 ;
  wire \end_addr_buf_reg[10]_i_1_n_2 ;
  wire \end_addr_buf_reg[10]_i_1_n_3 ;
  wire \end_addr_buf_reg[14]_i_1_n_0 ;
  wire \end_addr_buf_reg[14]_i_1_n_1 ;
  wire \end_addr_buf_reg[14]_i_1_n_2 ;
  wire \end_addr_buf_reg[14]_i_1_n_3 ;
  wire \end_addr_buf_reg[18]_i_1_n_0 ;
  wire \end_addr_buf_reg[18]_i_1_n_1 ;
  wire \end_addr_buf_reg[18]_i_1_n_2 ;
  wire \end_addr_buf_reg[18]_i_1_n_3 ;
  wire \end_addr_buf_reg[22]_i_1_n_0 ;
  wire \end_addr_buf_reg[22]_i_1_n_1 ;
  wire \end_addr_buf_reg[22]_i_1_n_2 ;
  wire \end_addr_buf_reg[22]_i_1_n_3 ;
  wire \end_addr_buf_reg[26]_i_1_n_0 ;
  wire \end_addr_buf_reg[26]_i_1_n_1 ;
  wire \end_addr_buf_reg[26]_i_1_n_2 ;
  wire \end_addr_buf_reg[26]_i_1_n_3 ;
  wire \end_addr_buf_reg[30]_i_1_n_0 ;
  wire \end_addr_buf_reg[30]_i_1_n_1 ;
  wire \end_addr_buf_reg[30]_i_1_n_2 ;
  wire \end_addr_buf_reg[30]_i_1_n_3 ;
  wire \end_addr_buf_reg[34]_i_1_n_0 ;
  wire \end_addr_buf_reg[34]_i_1_n_1 ;
  wire \end_addr_buf_reg[34]_i_1_n_2 ;
  wire \end_addr_buf_reg[34]_i_1_n_3 ;
  wire \end_addr_buf_reg[38]_i_1_n_0 ;
  wire \end_addr_buf_reg[38]_i_1_n_1 ;
  wire \end_addr_buf_reg[38]_i_1_n_2 ;
  wire \end_addr_buf_reg[38]_i_1_n_3 ;
  wire \end_addr_buf_reg[42]_i_1_n_0 ;
  wire \end_addr_buf_reg[42]_i_1_n_1 ;
  wire \end_addr_buf_reg[42]_i_1_n_2 ;
  wire \end_addr_buf_reg[42]_i_1_n_3 ;
  wire \end_addr_buf_reg[46]_i_1_n_0 ;
  wire \end_addr_buf_reg[46]_i_1_n_1 ;
  wire \end_addr_buf_reg[46]_i_1_n_2 ;
  wire \end_addr_buf_reg[46]_i_1_n_3 ;
  wire \end_addr_buf_reg[50]_i_1_n_0 ;
  wire \end_addr_buf_reg[50]_i_1_n_1 ;
  wire \end_addr_buf_reg[50]_i_1_n_2 ;
  wire \end_addr_buf_reg[50]_i_1_n_3 ;
  wire \end_addr_buf_reg[54]_i_1_n_0 ;
  wire \end_addr_buf_reg[54]_i_1_n_1 ;
  wire \end_addr_buf_reg[54]_i_1_n_2 ;
  wire \end_addr_buf_reg[54]_i_1_n_3 ;
  wire \end_addr_buf_reg[58]_i_1_n_0 ;
  wire \end_addr_buf_reg[58]_i_1_n_1 ;
  wire \end_addr_buf_reg[58]_i_1_n_2 ;
  wire \end_addr_buf_reg[58]_i_1_n_3 ;
  wire \end_addr_buf_reg[62]_i_1_n_0 ;
  wire \end_addr_buf_reg[62]_i_1_n_1 ;
  wire \end_addr_buf_reg[62]_i_1_n_2 ;
  wire \end_addr_buf_reg[62]_i_1_n_3 ;
  wire \end_addr_buf_reg[6]_i_1_n_0 ;
  wire \end_addr_buf_reg[6]_i_1_n_1 ;
  wire \end_addr_buf_reg[6]_i_1_n_2 ;
  wire \end_addr_buf_reg[6]_i_1_n_3 ;
  wire \end_addr_buf_reg_n_0_[10] ;
  wire \end_addr_buf_reg_n_0_[11] ;
  wire \end_addr_buf_reg_n_0_[3] ;
  wire \end_addr_buf_reg_n_0_[4] ;
  wire \end_addr_buf_reg_n_0_[5] ;
  wire \end_addr_buf_reg_n_0_[6] ;
  wire \end_addr_buf_reg_n_0_[7] ;
  wire \end_addr_buf_reg_n_0_[8] ;
  wire \end_addr_buf_reg_n_0_[9] ;
  wire fifo_burst_ready;
  wire fifo_resp_n_1;
  wire fifo_resp_n_6;
  wire fifo_resp_ready;
  wire fifo_resp_to_user_n_10;
  wire fifo_resp_to_user_n_100;
  wire fifo_resp_to_user_n_101;
  wire fifo_resp_to_user_n_11;
  wire fifo_resp_to_user_n_12;
  wire fifo_resp_to_user_n_13;
  wire fifo_resp_to_user_n_14;
  wire fifo_resp_to_user_n_15;
  wire fifo_resp_to_user_n_16;
  wire fifo_resp_to_user_n_17;
  wire fifo_resp_to_user_n_18;
  wire fifo_resp_to_user_n_19;
  wire fifo_resp_to_user_n_2;
  wire fifo_resp_to_user_n_20;
  wire fifo_resp_to_user_n_21;
  wire fifo_resp_to_user_n_22;
  wire fifo_resp_to_user_n_23;
  wire fifo_resp_to_user_n_24;
  wire fifo_resp_to_user_n_25;
  wire fifo_resp_to_user_n_26;
  wire fifo_resp_to_user_n_27;
  wire fifo_resp_to_user_n_28;
  wire fifo_resp_to_user_n_29;
  wire fifo_resp_to_user_n_3;
  wire fifo_resp_to_user_n_30;
  wire fifo_resp_to_user_n_31;
  wire fifo_resp_to_user_n_32;
  wire fifo_resp_to_user_n_33;
  wire fifo_resp_to_user_n_34;
  wire fifo_resp_to_user_n_35;
  wire fifo_resp_to_user_n_36;
  wire fifo_resp_to_user_n_37;
  wire fifo_resp_to_user_n_38;
  wire fifo_resp_to_user_n_39;
  wire fifo_resp_to_user_n_4;
  wire fifo_resp_to_user_n_40;
  wire fifo_resp_to_user_n_41;
  wire fifo_resp_to_user_n_42;
  wire fifo_resp_to_user_n_43;
  wire fifo_resp_to_user_n_44;
  wire fifo_resp_to_user_n_45;
  wire fifo_resp_to_user_n_46;
  wire fifo_resp_to_user_n_47;
  wire fifo_resp_to_user_n_48;
  wire fifo_resp_to_user_n_49;
  wire fifo_resp_to_user_n_5;
  wire fifo_resp_to_user_n_50;
  wire fifo_resp_to_user_n_51;
  wire fifo_resp_to_user_n_52;
  wire fifo_resp_to_user_n_53;
  wire fifo_resp_to_user_n_54;
  wire fifo_resp_to_user_n_55;
  wire fifo_resp_to_user_n_56;
  wire fifo_resp_to_user_n_57;
  wire fifo_resp_to_user_n_58;
  wire fifo_resp_to_user_n_59;
  wire fifo_resp_to_user_n_6;
  wire fifo_resp_to_user_n_60;
  wire fifo_resp_to_user_n_61;
  wire fifo_resp_to_user_n_62;
  wire fifo_resp_to_user_n_63;
  wire fifo_resp_to_user_n_64;
  wire fifo_resp_to_user_n_65;
  wire fifo_resp_to_user_n_7;
  wire fifo_resp_to_user_n_75;
  wire fifo_resp_to_user_n_8;
  wire fifo_resp_to_user_n_84;
  wire fifo_resp_to_user_n_9;
  wire fifo_resp_to_user_n_90;
  wire fifo_resp_to_user_n_97;
  wire fifo_resp_to_user_n_99;
  wire [64:64]fifo_wreq_data;
  wire fifo_wreq_n_10;
  wire fifo_wreq_n_11;
  wire fifo_wreq_n_12;
  wire fifo_wreq_n_13;
  wire fifo_wreq_n_14;
  wire fifo_wreq_n_15;
  wire fifo_wreq_n_16;
  wire fifo_wreq_n_17;
  wire fifo_wreq_n_18;
  wire fifo_wreq_n_19;
  wire fifo_wreq_n_2;
  wire fifo_wreq_n_20;
  wire fifo_wreq_n_21;
  wire fifo_wreq_n_22;
  wire fifo_wreq_n_23;
  wire fifo_wreq_n_24;
  wire fifo_wreq_n_25;
  wire fifo_wreq_n_26;
  wire fifo_wreq_n_27;
  wire fifo_wreq_n_28;
  wire fifo_wreq_n_29;
  wire fifo_wreq_n_3;
  wire fifo_wreq_n_30;
  wire fifo_wreq_n_31;
  wire fifo_wreq_n_32;
  wire fifo_wreq_n_33;
  wire fifo_wreq_n_34;
  wire fifo_wreq_n_35;
  wire fifo_wreq_n_36;
  wire fifo_wreq_n_37;
  wire fifo_wreq_n_38;
  wire fifo_wreq_n_39;
  wire fifo_wreq_n_4;
  wire fifo_wreq_n_40;
  wire fifo_wreq_n_41;
  wire fifo_wreq_n_42;
  wire fifo_wreq_n_43;
  wire fifo_wreq_n_44;
  wire fifo_wreq_n_45;
  wire fifo_wreq_n_46;
  wire fifo_wreq_n_47;
  wire fifo_wreq_n_48;
  wire fifo_wreq_n_49;
  wire fifo_wreq_n_50;
  wire fifo_wreq_n_51;
  wire fifo_wreq_n_52;
  wire fifo_wreq_n_53;
  wire fifo_wreq_n_54;
  wire fifo_wreq_n_55;
  wire fifo_wreq_n_56;
  wire fifo_wreq_n_57;
  wire fifo_wreq_n_58;
  wire fifo_wreq_n_59;
  wire fifo_wreq_n_6;
  wire fifo_wreq_n_60;
  wire fifo_wreq_n_61;
  wire fifo_wreq_n_62;
  wire fifo_wreq_n_63;
  wire fifo_wreq_n_64;
  wire fifo_wreq_n_65;
  wire fifo_wreq_n_66;
  wire fifo_wreq_n_68;
  wire fifo_wreq_n_7;
  wire fifo_wreq_n_8;
  wire fifo_wreq_n_9;
  wire fifo_wreq_valid;
  wire fifo_wreq_valid_buf_reg_n_0;
  wire filtered_im_0_o_stream_TREADY_int_regslice;
  wire filtered_im_0_o_stream_TVALID_int_regslice;
  wire filtered_im_1_o_stream_TREADY_int_regslice;
  wire [63:0]filtered_real_0_o_stream_TDATA_int_regslice;
  wire filtered_real_0_o_stream_TREADY_int_regslice;
  wire filtered_real_1_o_stream_TREADY_int_regslice;
  wire first_sect;
  wire first_sect_carry__0_i_1_n_0;
  wire first_sect_carry__0_i_2_n_0;
  wire first_sect_carry__0_i_3_n_0;
  wire first_sect_carry__0_i_4_n_0;
  wire first_sect_carry__0_n_0;
  wire first_sect_carry__0_n_1;
  wire first_sect_carry__0_n_2;
  wire first_sect_carry__0_n_3;
  wire first_sect_carry__1_i_1_n_0;
  wire first_sect_carry__1_i_2_n_0;
  wire first_sect_carry__1_i_3_n_0;
  wire first_sect_carry__1_i_4_n_0;
  wire first_sect_carry__1_n_0;
  wire first_sect_carry__1_n_1;
  wire first_sect_carry__1_n_2;
  wire first_sect_carry__1_n_3;
  wire first_sect_carry__2_i_1_n_0;
  wire first_sect_carry__2_i_2_n_0;
  wire first_sect_carry__2_i_3_n_0;
  wire first_sect_carry__2_i_4_n_0;
  wire first_sect_carry__2_n_0;
  wire first_sect_carry__2_n_1;
  wire first_sect_carry__2_n_2;
  wire first_sect_carry__2_n_3;
  wire first_sect_carry__3_i_1_n_0;
  wire first_sect_carry__3_i_2_n_0;
  wire first_sect_carry__3_n_3;
  wire first_sect_carry_i_1_n_0;
  wire first_sect_carry_i_2_n_0;
  wire first_sect_carry_i_3_n_0;
  wire first_sect_carry_i_4_n_0;
  wire first_sect_carry_n_0;
  wire first_sect_carry_n_1;
  wire first_sect_carry_n_2;
  wire first_sect_carry_n_3;
  wire full_n_reg;
  wire gmem_AWADDR1;
  wire gmem_AWADDR1136_out;
  wire gmem_AWADDR1160_out;
  wire gmem_AWADDR1184_out;
  wire gmem_WDATA50_out;
  wire gmem_WDATA51_out;
  wire gmem_WDATA52_out;
  wire gmem_WDATA53_out;
  wire gmem_WVALID;
  wire icmp_ln59_10_fu_1794_p2;
  wire icmp_ln59_10_reg_2328;
  wire \icmp_ln59_10_reg_2328_reg[0] ;
  wire [0:0]\icmp_ln59_10_reg_2328_reg[0]_0 ;
  wire [0:0]\icmp_ln59_10_reg_2328_reg[0]_1 ;
  wire icmp_ln59_11_fu_1889_p2;
  wire icmp_ln59_11_reg_2344;
  wire \icmp_ln59_11_reg_2344_reg[0] ;
  wire [0:0]\icmp_ln59_11_reg_2344_reg[0]_0 ;
  wire [0:0]\icmp_ln59_11_reg_2344_reg[0]_1 ;
  wire icmp_ln59_1_fu_849_p2;
  wire icmp_ln59_1_reg_2130;
  wire \icmp_ln59_1_reg_2130_reg[0] ;
  wire [0:0]\icmp_ln59_1_reg_2130_reg[0]_0 ;
  wire [0:0]\icmp_ln59_1_reg_2130_reg[0]_1 ;
  wire icmp_ln59_2_fu_954_p2;
  wire icmp_ln59_2_reg_2152;
  wire \icmp_ln59_2_reg_2152_reg[0] ;
  wire \icmp_ln59_2_reg_2152_reg[0]_0 ;
  wire icmp_ln59_3_fu_1059_p2;
  wire icmp_ln59_3_reg_2174;
  wire \icmp_ln59_3_reg_2174_reg[0] ;
  wire icmp_ln59_4_fu_1164_p2;
  wire icmp_ln59_4_reg_2196;
  wire \icmp_ln59_4_reg_2196_reg[0] ;
  wire icmp_ln59_5_fu_1269_p2;
  wire icmp_ln59_5_reg_2218;
  wire \icmp_ln59_5_reg_2218_reg[0] ;
  wire \icmp_ln59_5_reg_2218_reg[0]_0 ;
  wire icmp_ln59_6_fu_1374_p2;
  wire icmp_ln59_6_reg_2240;
  wire \icmp_ln59_6_reg_2240_reg[0] ;
  wire [0:0]\icmp_ln59_6_reg_2240_reg[0]_0 ;
  wire [0:0]\icmp_ln59_6_reg_2240_reg[0]_1 ;
  wire icmp_ln59_7_fu_1479_p2;
  wire icmp_ln59_7_reg_2262;
  wire \icmp_ln59_7_reg_2262_reg[0] ;
  wire \icmp_ln59_7_reg_2262_reg[0]_0 ;
  wire icmp_ln59_8_fu_1584_p2;
  wire icmp_ln59_8_reg_2284;
  wire \icmp_ln59_8_reg_2284_reg[0] ;
  wire icmp_ln59_9_fu_1689_p2;
  wire icmp_ln59_9_reg_2306;
  wire \icmp_ln59_9_reg_2306_reg[0] ;
  wire icmp_ln59_fu_744_p2;
  wire icmp_ln59_reg_2108;
  wire \icmp_ln59_reg_2108_reg[0] ;
  wire invalid_len_event;
  wire invalid_len_event_reg1;
  wire invalid_len_event_reg2;
  wire last_sect;
  wire last_sect_carry__0_i_1_n_0;
  wire last_sect_carry__0_i_2_n_0;
  wire last_sect_carry__0_i_3_n_0;
  wire last_sect_carry__0_i_4_n_0;
  wire last_sect_carry__0_n_0;
  wire last_sect_carry__0_n_1;
  wire last_sect_carry__0_n_2;
  wire last_sect_carry__0_n_3;
  wire last_sect_carry__1_i_1_n_0;
  wire last_sect_carry__1_i_2_n_0;
  wire last_sect_carry__1_i_3_n_0;
  wire last_sect_carry__1_i_4_n_0;
  wire last_sect_carry__1_n_0;
  wire last_sect_carry__1_n_1;
  wire last_sect_carry__1_n_2;
  wire last_sect_carry__1_n_3;
  wire last_sect_carry__2_i_1_n_0;
  wire last_sect_carry__2_i_2_n_0;
  wire last_sect_carry__2_i_3_n_0;
  wire last_sect_carry__2_i_4_n_0;
  wire last_sect_carry__2_n_0;
  wire last_sect_carry__2_n_1;
  wire last_sect_carry__2_n_2;
  wire last_sect_carry__2_n_3;
  wire last_sect_carry__3_n_3;
  wire last_sect_carry_i_1_n_0;
  wire last_sect_carry_i_2_n_0;
  wire last_sect_carry_i_3_n_0;
  wire last_sect_carry_i_4_n_0;
  wire last_sect_carry_n_0;
  wire last_sect_carry_n_1;
  wire last_sect_carry_n_2;
  wire last_sect_carry_n_3;
  wire [60:0]m_axi_gmem_AWADDR;
  wire m_axi_gmem_AWVALID;
  wire m_axi_gmem_AWVALID_0;
  wire m_axi_gmem_BVALID;
  wire [63:0]m_axi_gmem_WDATA;
  wire m_axi_gmem_WLAST;
  wire m_axi_gmem_WREADY;
  wire [7:0]m_axi_gmem_WSTRB;
  wire mad_I_o_stream_TREADY_int_regslice;
  wire mad_I_o_stream_TVALID_int_regslice;
  wire mad_R_o_stream_TREADY_int_regslice;
  wire mad_R_o_stream_TVALID_int_regslice;
  wire mem_reg_i_202;
  wire mem_reg_i_541;
  wire mem_reg_i_541_0;
  wire next_resp;
  wire next_resp0;
  wire next_wreq;
  wire [4:0]p_0_in;
  wire [51:0]p_0_in0_in;
  wire [51:0]p_0_in_0;
  wire [7:0]p_0_in__0;
  wire p_161_in;
  wire p_169_in;
  wire p_171_in;
  wire p_177_in;
  wire p_185_in;
  wire p_187_in;
  wire p_198_in;
  wire p_200_in;
  wire p_206_in;
  wire p_207_in;
  wire p_212_in;
  wire p_26_in;
  wire p_30_in;
  wire p_52_in;
  wire p_53_in;
  wire p_54_in;
  wire p_55_in;
  wire p_56_in;
  wire p_59_in;
  wire pop0;
  wire push;
  wire push_0;
  wire push_1;
  wire push_2;
  wire push_3;
  wire \q_tmp_reg[0] ;
  wire \q_tmp_reg[0]_0 ;
  wire \q_tmp_reg[0]_1 ;
  wire \q_tmp_reg[0]_2 ;
  wire \q_tmp_reg[10] ;
  wire \q_tmp_reg[10]_0 ;
  wire \q_tmp_reg[10]_1 ;
  wire \q_tmp_reg[11] ;
  wire \q_tmp_reg[11]_0 ;
  wire \q_tmp_reg[11]_1 ;
  wire \q_tmp_reg[12] ;
  wire \q_tmp_reg[12]_0 ;
  wire \q_tmp_reg[12]_1 ;
  wire \q_tmp_reg[13] ;
  wire \q_tmp_reg[13]_0 ;
  wire \q_tmp_reg[13]_1 ;
  wire \q_tmp_reg[14] ;
  wire \q_tmp_reg[14]_0 ;
  wire \q_tmp_reg[14]_1 ;
  wire \q_tmp_reg[15] ;
  wire \q_tmp_reg[15]_0 ;
  wire \q_tmp_reg[15]_1 ;
  wire \q_tmp_reg[16] ;
  wire \q_tmp_reg[16]_0 ;
  wire \q_tmp_reg[16]_1 ;
  wire \q_tmp_reg[17] ;
  wire \q_tmp_reg[17]_0 ;
  wire \q_tmp_reg[17]_1 ;
  wire \q_tmp_reg[18] ;
  wire \q_tmp_reg[18]_0 ;
  wire \q_tmp_reg[18]_1 ;
  wire \q_tmp_reg[19] ;
  wire \q_tmp_reg[19]_0 ;
  wire \q_tmp_reg[19]_1 ;
  wire \q_tmp_reg[1] ;
  wire \q_tmp_reg[1]_0 ;
  wire \q_tmp_reg[1]_1 ;
  wire \q_tmp_reg[20] ;
  wire \q_tmp_reg[20]_0 ;
  wire \q_tmp_reg[20]_1 ;
  wire \q_tmp_reg[21] ;
  wire \q_tmp_reg[21]_0 ;
  wire \q_tmp_reg[21]_1 ;
  wire \q_tmp_reg[22] ;
  wire \q_tmp_reg[22]_0 ;
  wire \q_tmp_reg[22]_1 ;
  wire \q_tmp_reg[23] ;
  wire \q_tmp_reg[23]_0 ;
  wire \q_tmp_reg[23]_1 ;
  wire \q_tmp_reg[24] ;
  wire \q_tmp_reg[24]_0 ;
  wire \q_tmp_reg[24]_1 ;
  wire \q_tmp_reg[25] ;
  wire \q_tmp_reg[25]_0 ;
  wire \q_tmp_reg[25]_1 ;
  wire \q_tmp_reg[26] ;
  wire \q_tmp_reg[26]_0 ;
  wire \q_tmp_reg[26]_1 ;
  wire \q_tmp_reg[27] ;
  wire \q_tmp_reg[27]_0 ;
  wire \q_tmp_reg[27]_1 ;
  wire \q_tmp_reg[28] ;
  wire \q_tmp_reg[28]_0 ;
  wire \q_tmp_reg[28]_1 ;
  wire \q_tmp_reg[29] ;
  wire \q_tmp_reg[29]_0 ;
  wire \q_tmp_reg[29]_1 ;
  wire \q_tmp_reg[2] ;
  wire \q_tmp_reg[2]_0 ;
  wire \q_tmp_reg[2]_1 ;
  wire \q_tmp_reg[30] ;
  wire \q_tmp_reg[30]_0 ;
  wire \q_tmp_reg[30]_1 ;
  wire \q_tmp_reg[31] ;
  wire \q_tmp_reg[31]_0 ;
  wire \q_tmp_reg[31]_1 ;
  wire \q_tmp_reg[32] ;
  wire \q_tmp_reg[32]_0 ;
  wire \q_tmp_reg[32]_1 ;
  wire \q_tmp_reg[33] ;
  wire \q_tmp_reg[33]_0 ;
  wire \q_tmp_reg[33]_1 ;
  wire \q_tmp_reg[34] ;
  wire \q_tmp_reg[34]_0 ;
  wire \q_tmp_reg[34]_1 ;
  wire \q_tmp_reg[35] ;
  wire \q_tmp_reg[35]_0 ;
  wire \q_tmp_reg[35]_1 ;
  wire \q_tmp_reg[36] ;
  wire \q_tmp_reg[36]_0 ;
  wire \q_tmp_reg[36]_1 ;
  wire \q_tmp_reg[37] ;
  wire \q_tmp_reg[37]_0 ;
  wire \q_tmp_reg[37]_1 ;
  wire \q_tmp_reg[38] ;
  wire \q_tmp_reg[38]_0 ;
  wire \q_tmp_reg[38]_1 ;
  wire \q_tmp_reg[39] ;
  wire \q_tmp_reg[39]_0 ;
  wire \q_tmp_reg[39]_1 ;
  wire \q_tmp_reg[3] ;
  wire \q_tmp_reg[3]_0 ;
  wire \q_tmp_reg[3]_1 ;
  wire \q_tmp_reg[40] ;
  wire \q_tmp_reg[40]_0 ;
  wire \q_tmp_reg[40]_1 ;
  wire \q_tmp_reg[41] ;
  wire \q_tmp_reg[41]_0 ;
  wire \q_tmp_reg[41]_1 ;
  wire \q_tmp_reg[42] ;
  wire \q_tmp_reg[42]_0 ;
  wire \q_tmp_reg[42]_1 ;
  wire \q_tmp_reg[43] ;
  wire \q_tmp_reg[43]_0 ;
  wire \q_tmp_reg[43]_1 ;
  wire \q_tmp_reg[44] ;
  wire \q_tmp_reg[44]_0 ;
  wire \q_tmp_reg[44]_1 ;
  wire \q_tmp_reg[45] ;
  wire \q_tmp_reg[45]_0 ;
  wire \q_tmp_reg[45]_1 ;
  wire \q_tmp_reg[46] ;
  wire \q_tmp_reg[46]_0 ;
  wire \q_tmp_reg[46]_1 ;
  wire \q_tmp_reg[47] ;
  wire \q_tmp_reg[47]_0 ;
  wire \q_tmp_reg[47]_1 ;
  wire \q_tmp_reg[48] ;
  wire \q_tmp_reg[48]_0 ;
  wire \q_tmp_reg[48]_1 ;
  wire \q_tmp_reg[49] ;
  wire \q_tmp_reg[49]_0 ;
  wire \q_tmp_reg[49]_1 ;
  wire \q_tmp_reg[4] ;
  wire \q_tmp_reg[4]_0 ;
  wire \q_tmp_reg[4]_1 ;
  wire \q_tmp_reg[50] ;
  wire \q_tmp_reg[50]_0 ;
  wire \q_tmp_reg[50]_1 ;
  wire \q_tmp_reg[51] ;
  wire \q_tmp_reg[51]_0 ;
  wire \q_tmp_reg[51]_1 ;
  wire \q_tmp_reg[52] ;
  wire \q_tmp_reg[52]_0 ;
  wire \q_tmp_reg[52]_1 ;
  wire \q_tmp_reg[53] ;
  wire \q_tmp_reg[53]_0 ;
  wire \q_tmp_reg[53]_1 ;
  wire \q_tmp_reg[54] ;
  wire \q_tmp_reg[54]_0 ;
  wire \q_tmp_reg[54]_1 ;
  wire \q_tmp_reg[55] ;
  wire \q_tmp_reg[55]_0 ;
  wire \q_tmp_reg[55]_1 ;
  wire \q_tmp_reg[56] ;
  wire \q_tmp_reg[56]_0 ;
  wire \q_tmp_reg[56]_1 ;
  wire \q_tmp_reg[57] ;
  wire \q_tmp_reg[57]_0 ;
  wire \q_tmp_reg[57]_1 ;
  wire \q_tmp_reg[58] ;
  wire \q_tmp_reg[58]_0 ;
  wire \q_tmp_reg[58]_1 ;
  wire \q_tmp_reg[59] ;
  wire \q_tmp_reg[59]_0 ;
  wire \q_tmp_reg[59]_1 ;
  wire \q_tmp_reg[5] ;
  wire \q_tmp_reg[5]_0 ;
  wire \q_tmp_reg[5]_1 ;
  wire \q_tmp_reg[60] ;
  wire \q_tmp_reg[60]_0 ;
  wire \q_tmp_reg[60]_1 ;
  wire \q_tmp_reg[61] ;
  wire \q_tmp_reg[61]_0 ;
  wire \q_tmp_reg[61]_1 ;
  wire \q_tmp_reg[62] ;
  wire \q_tmp_reg[62]_0 ;
  wire \q_tmp_reg[62]_1 ;
  wire \q_tmp_reg[63] ;
  wire \q_tmp_reg[63]_0 ;
  wire \q_tmp_reg[63]_1 ;
  wire [63:0]\q_tmp_reg[63]_2 ;
  wire \q_tmp_reg[6] ;
  wire \q_tmp_reg[6]_0 ;
  wire \q_tmp_reg[6]_1 ;
  wire \q_tmp_reg[7] ;
  wire \q_tmp_reg[7]_0 ;
  wire \q_tmp_reg[7]_1 ;
  wire \q_tmp_reg[8] ;
  wire \q_tmp_reg[8]_0 ;
  wire \q_tmp_reg[8]_1 ;
  wire \q_tmp_reg[9] ;
  wire \q_tmp_reg[9]_0 ;
  wire \q_tmp_reg[9]_1 ;
  wire raw_data_im_1_o_stream_TREADY_int_regslice;
  wire raw_data_im_o_stream_TREADY_int_regslice;
  wire raw_data_im_o_stream_TVALID_int_regslice;
  wire [63:0]raw_data_real_1_o_stream_TDATA_int_regslice;
  wire raw_data_real_1_o_stream_TREADY_int_regslice;
  wire raw_data_real_1_o_stream_TVALID_int_regslice;
  wire raw_data_real_o_stream_TREADY_int_regslice;
  wire raw_data_real_o_stream_TVALID_int_regslice;
  wire rs2f_wreq_ack;
  wire [60:0]rs2f_wreq_data;
  wire rs_wreq_n_0;
  wire rs_wreq_n_13;
  wire rs_wreq_n_16;
  wire rs_wreq_n_17;
  wire rs_wreq_n_19;
  wire rs_wreq_n_21;
  wire rs_wreq_n_24;
  wire rs_wreq_n_25;
  wire rs_wreq_n_26;
  wire rs_wreq_n_29;
  wire rs_wreq_n_32;
  wire rs_wreq_n_33;
  wire rs_wreq_n_36;
  wire rs_wreq_n_37;
  wire rs_wreq_n_38;
  wire [63:3]sect_addr;
  wire \sect_addr_buf_reg_n_0_[10] ;
  wire \sect_addr_buf_reg_n_0_[11] ;
  wire \sect_addr_buf_reg_n_0_[12] ;
  wire \sect_addr_buf_reg_n_0_[13] ;
  wire \sect_addr_buf_reg_n_0_[14] ;
  wire \sect_addr_buf_reg_n_0_[15] ;
  wire \sect_addr_buf_reg_n_0_[16] ;
  wire \sect_addr_buf_reg_n_0_[17] ;
  wire \sect_addr_buf_reg_n_0_[18] ;
  wire \sect_addr_buf_reg_n_0_[19] ;
  wire \sect_addr_buf_reg_n_0_[20] ;
  wire \sect_addr_buf_reg_n_0_[21] ;
  wire \sect_addr_buf_reg_n_0_[22] ;
  wire \sect_addr_buf_reg_n_0_[23] ;
  wire \sect_addr_buf_reg_n_0_[24] ;
  wire \sect_addr_buf_reg_n_0_[25] ;
  wire \sect_addr_buf_reg_n_0_[26] ;
  wire \sect_addr_buf_reg_n_0_[27] ;
  wire \sect_addr_buf_reg_n_0_[28] ;
  wire \sect_addr_buf_reg_n_0_[29] ;
  wire \sect_addr_buf_reg_n_0_[30] ;
  wire \sect_addr_buf_reg_n_0_[31] ;
  wire \sect_addr_buf_reg_n_0_[32] ;
  wire \sect_addr_buf_reg_n_0_[33] ;
  wire \sect_addr_buf_reg_n_0_[34] ;
  wire \sect_addr_buf_reg_n_0_[35] ;
  wire \sect_addr_buf_reg_n_0_[36] ;
  wire \sect_addr_buf_reg_n_0_[37] ;
  wire \sect_addr_buf_reg_n_0_[38] ;
  wire \sect_addr_buf_reg_n_0_[39] ;
  wire \sect_addr_buf_reg_n_0_[3] ;
  wire \sect_addr_buf_reg_n_0_[40] ;
  wire \sect_addr_buf_reg_n_0_[41] ;
  wire \sect_addr_buf_reg_n_0_[42] ;
  wire \sect_addr_buf_reg_n_0_[43] ;
  wire \sect_addr_buf_reg_n_0_[44] ;
  wire \sect_addr_buf_reg_n_0_[45] ;
  wire \sect_addr_buf_reg_n_0_[46] ;
  wire \sect_addr_buf_reg_n_0_[47] ;
  wire \sect_addr_buf_reg_n_0_[48] ;
  wire \sect_addr_buf_reg_n_0_[49] ;
  wire \sect_addr_buf_reg_n_0_[4] ;
  wire \sect_addr_buf_reg_n_0_[50] ;
  wire \sect_addr_buf_reg_n_0_[51] ;
  wire \sect_addr_buf_reg_n_0_[52] ;
  wire \sect_addr_buf_reg_n_0_[53] ;
  wire \sect_addr_buf_reg_n_0_[54] ;
  wire \sect_addr_buf_reg_n_0_[55] ;
  wire \sect_addr_buf_reg_n_0_[56] ;
  wire \sect_addr_buf_reg_n_0_[57] ;
  wire \sect_addr_buf_reg_n_0_[58] ;
  wire \sect_addr_buf_reg_n_0_[59] ;
  wire \sect_addr_buf_reg_n_0_[5] ;
  wire \sect_addr_buf_reg_n_0_[60] ;
  wire \sect_addr_buf_reg_n_0_[61] ;
  wire \sect_addr_buf_reg_n_0_[62] ;
  wire \sect_addr_buf_reg_n_0_[63] ;
  wire \sect_addr_buf_reg_n_0_[6] ;
  wire \sect_addr_buf_reg_n_0_[7] ;
  wire \sect_addr_buf_reg_n_0_[8] ;
  wire \sect_addr_buf_reg_n_0_[9] ;
  wire [51:1]sect_cnt0;
  wire sect_cnt0_carry__0_n_0;
  wire sect_cnt0_carry__0_n_1;
  wire sect_cnt0_carry__0_n_2;
  wire sect_cnt0_carry__0_n_3;
  wire sect_cnt0_carry__10_n_0;
  wire sect_cnt0_carry__10_n_1;
  wire sect_cnt0_carry__10_n_2;
  wire sect_cnt0_carry__10_n_3;
  wire sect_cnt0_carry__11_n_2;
  wire sect_cnt0_carry__11_n_3;
  wire sect_cnt0_carry__1_n_0;
  wire sect_cnt0_carry__1_n_1;
  wire sect_cnt0_carry__1_n_2;
  wire sect_cnt0_carry__1_n_3;
  wire sect_cnt0_carry__2_n_0;
  wire sect_cnt0_carry__2_n_1;
  wire sect_cnt0_carry__2_n_2;
  wire sect_cnt0_carry__2_n_3;
  wire sect_cnt0_carry__3_n_0;
  wire sect_cnt0_carry__3_n_1;
  wire sect_cnt0_carry__3_n_2;
  wire sect_cnt0_carry__3_n_3;
  wire sect_cnt0_carry__4_n_0;
  wire sect_cnt0_carry__4_n_1;
  wire sect_cnt0_carry__4_n_2;
  wire sect_cnt0_carry__4_n_3;
  wire sect_cnt0_carry__5_n_0;
  wire sect_cnt0_carry__5_n_1;
  wire sect_cnt0_carry__5_n_2;
  wire sect_cnt0_carry__5_n_3;
  wire sect_cnt0_carry__6_n_0;
  wire sect_cnt0_carry__6_n_1;
  wire sect_cnt0_carry__6_n_2;
  wire sect_cnt0_carry__6_n_3;
  wire sect_cnt0_carry__7_n_0;
  wire sect_cnt0_carry__7_n_1;
  wire sect_cnt0_carry__7_n_2;
  wire sect_cnt0_carry__7_n_3;
  wire sect_cnt0_carry__8_n_0;
  wire sect_cnt0_carry__8_n_1;
  wire sect_cnt0_carry__8_n_2;
  wire sect_cnt0_carry__8_n_3;
  wire sect_cnt0_carry__9_n_0;
  wire sect_cnt0_carry__9_n_1;
  wire sect_cnt0_carry__9_n_2;
  wire sect_cnt0_carry__9_n_3;
  wire sect_cnt0_carry_n_0;
  wire sect_cnt0_carry_n_1;
  wire sect_cnt0_carry_n_2;
  wire sect_cnt0_carry_n_3;
  wire \sect_cnt_reg_n_0_[0] ;
  wire \sect_cnt_reg_n_0_[10] ;
  wire \sect_cnt_reg_n_0_[11] ;
  wire \sect_cnt_reg_n_0_[12] ;
  wire \sect_cnt_reg_n_0_[13] ;
  wire \sect_cnt_reg_n_0_[14] ;
  wire \sect_cnt_reg_n_0_[15] ;
  wire \sect_cnt_reg_n_0_[16] ;
  wire \sect_cnt_reg_n_0_[17] ;
  wire \sect_cnt_reg_n_0_[18] ;
  wire \sect_cnt_reg_n_0_[19] ;
  wire \sect_cnt_reg_n_0_[1] ;
  wire \sect_cnt_reg_n_0_[20] ;
  wire \sect_cnt_reg_n_0_[21] ;
  wire \sect_cnt_reg_n_0_[22] ;
  wire \sect_cnt_reg_n_0_[23] ;
  wire \sect_cnt_reg_n_0_[24] ;
  wire \sect_cnt_reg_n_0_[25] ;
  wire \sect_cnt_reg_n_0_[26] ;
  wire \sect_cnt_reg_n_0_[27] ;
  wire \sect_cnt_reg_n_0_[28] ;
  wire \sect_cnt_reg_n_0_[29] ;
  wire \sect_cnt_reg_n_0_[2] ;
  wire \sect_cnt_reg_n_0_[30] ;
  wire \sect_cnt_reg_n_0_[31] ;
  wire \sect_cnt_reg_n_0_[32] ;
  wire \sect_cnt_reg_n_0_[33] ;
  wire \sect_cnt_reg_n_0_[34] ;
  wire \sect_cnt_reg_n_0_[35] ;
  wire \sect_cnt_reg_n_0_[36] ;
  wire \sect_cnt_reg_n_0_[37] ;
  wire \sect_cnt_reg_n_0_[38] ;
  wire \sect_cnt_reg_n_0_[39] ;
  wire \sect_cnt_reg_n_0_[3] ;
  wire \sect_cnt_reg_n_0_[40] ;
  wire \sect_cnt_reg_n_0_[41] ;
  wire \sect_cnt_reg_n_0_[42] ;
  wire \sect_cnt_reg_n_0_[43] ;
  wire \sect_cnt_reg_n_0_[44] ;
  wire \sect_cnt_reg_n_0_[45] ;
  wire \sect_cnt_reg_n_0_[46] ;
  wire \sect_cnt_reg_n_0_[47] ;
  wire \sect_cnt_reg_n_0_[48] ;
  wire \sect_cnt_reg_n_0_[49] ;
  wire \sect_cnt_reg_n_0_[4] ;
  wire \sect_cnt_reg_n_0_[50] ;
  wire \sect_cnt_reg_n_0_[51] ;
  wire \sect_cnt_reg_n_0_[5] ;
  wire \sect_cnt_reg_n_0_[6] ;
  wire \sect_cnt_reg_n_0_[7] ;
  wire \sect_cnt_reg_n_0_[8] ;
  wire \sect_cnt_reg_n_0_[9] ;
  wire \sect_len_buf[0]_i_1_n_0 ;
  wire \sect_len_buf[1]_i_1_n_0 ;
  wire \sect_len_buf[2]_i_1_n_0 ;
  wire \sect_len_buf[3]_i_1_n_0 ;
  wire \sect_len_buf[4]_i_1_n_0 ;
  wire \sect_len_buf[5]_i_1_n_0 ;
  wire \sect_len_buf[6]_i_1_n_0 ;
  wire \sect_len_buf[7]_i_1_n_0 ;
  wire \sect_len_buf[8]_i_2_n_0 ;
  wire \sect_len_buf_reg_n_0_[0] ;
  wire \sect_len_buf_reg_n_0_[1] ;
  wire \sect_len_buf_reg_n_0_[2] ;
  wire \sect_len_buf_reg_n_0_[3] ;
  wire \sect_len_buf_reg_n_0_[4] ;
  wire \sect_len_buf_reg_n_0_[5] ;
  wire \sect_len_buf_reg_n_0_[6] ;
  wire \sect_len_buf_reg_n_0_[7] ;
  wire \sect_len_buf_reg_n_0_[8] ;
  wire \start_addr_buf_reg_n_0_[10] ;
  wire \start_addr_buf_reg_n_0_[11] ;
  wire \start_addr_buf_reg_n_0_[3] ;
  wire \start_addr_buf_reg_n_0_[4] ;
  wire \start_addr_buf_reg_n_0_[5] ;
  wire \start_addr_buf_reg_n_0_[6] ;
  wire \start_addr_buf_reg_n_0_[7] ;
  wire \start_addr_buf_reg_n_0_[8] ;
  wire \start_addr_buf_reg_n_0_[9] ;
  wire \start_addr_reg_n_0_[10] ;
  wire \start_addr_reg_n_0_[11] ;
  wire \start_addr_reg_n_0_[12] ;
  wire \start_addr_reg_n_0_[13] ;
  wire \start_addr_reg_n_0_[14] ;
  wire \start_addr_reg_n_0_[15] ;
  wire \start_addr_reg_n_0_[16] ;
  wire \start_addr_reg_n_0_[17] ;
  wire \start_addr_reg_n_0_[18] ;
  wire \start_addr_reg_n_0_[19] ;
  wire \start_addr_reg_n_0_[20] ;
  wire \start_addr_reg_n_0_[21] ;
  wire \start_addr_reg_n_0_[22] ;
  wire \start_addr_reg_n_0_[23] ;
  wire \start_addr_reg_n_0_[24] ;
  wire \start_addr_reg_n_0_[25] ;
  wire \start_addr_reg_n_0_[26] ;
  wire \start_addr_reg_n_0_[27] ;
  wire \start_addr_reg_n_0_[28] ;
  wire \start_addr_reg_n_0_[29] ;
  wire \start_addr_reg_n_0_[30] ;
  wire \start_addr_reg_n_0_[31] ;
  wire \start_addr_reg_n_0_[32] ;
  wire \start_addr_reg_n_0_[33] ;
  wire \start_addr_reg_n_0_[34] ;
  wire \start_addr_reg_n_0_[35] ;
  wire \start_addr_reg_n_0_[36] ;
  wire \start_addr_reg_n_0_[37] ;
  wire \start_addr_reg_n_0_[38] ;
  wire \start_addr_reg_n_0_[39] ;
  wire \start_addr_reg_n_0_[3] ;
  wire \start_addr_reg_n_0_[40] ;
  wire \start_addr_reg_n_0_[41] ;
  wire \start_addr_reg_n_0_[42] ;
  wire \start_addr_reg_n_0_[43] ;
  wire \start_addr_reg_n_0_[44] ;
  wire \start_addr_reg_n_0_[45] ;
  wire \start_addr_reg_n_0_[46] ;
  wire \start_addr_reg_n_0_[47] ;
  wire \start_addr_reg_n_0_[48] ;
  wire \start_addr_reg_n_0_[49] ;
  wire \start_addr_reg_n_0_[4] ;
  wire \start_addr_reg_n_0_[50] ;
  wire \start_addr_reg_n_0_[51] ;
  wire \start_addr_reg_n_0_[52] ;
  wire \start_addr_reg_n_0_[53] ;
  wire \start_addr_reg_n_0_[54] ;
  wire \start_addr_reg_n_0_[55] ;
  wire \start_addr_reg_n_0_[56] ;
  wire \start_addr_reg_n_0_[57] ;
  wire \start_addr_reg_n_0_[58] ;
  wire \start_addr_reg_n_0_[59] ;
  wire \start_addr_reg_n_0_[5] ;
  wire \start_addr_reg_n_0_[60] ;
  wire \start_addr_reg_n_0_[61] ;
  wire \start_addr_reg_n_0_[62] ;
  wire \start_addr_reg_n_0_[63] ;
  wire \start_addr_reg_n_0_[6] ;
  wire \start_addr_reg_n_0_[7] ;
  wire \start_addr_reg_n_0_[8] ;
  wire \start_addr_reg_n_0_[9] ;
  wire std_I_o_stream_TREADY_int_regslice;
  wire std_I_o_stream_TVALID_int_regslice;
  wire [63:0]std_R_o_stream_TDATA_int_regslice;
  wire std_R_o_stream_TREADY_int_regslice;
  wire std_R_o_stream_TVALID_int_regslice;
  wire \tmp_11_reg_2367_reg[0] ;
  wire \tmp_11_reg_2367_reg[0]_0 ;
  wire [7:0]tmp_strb;
  wire wreq_handling_reg_n_0;
  wire zero_len_event0;
  wire [3:2]\NLW_align_len0_inferred__1/i__carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_align_len0_inferred__1/i__carry_O_UNCONNECTED ;
  wire [0:0]\NLW_could_multi_bursts.awaddr_buf_reg[5]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_could_multi_bursts.awaddr_buf_reg[63]_i_6_CO_UNCONNECTED ;
  wire [3:2]\NLW_could_multi_bursts.awaddr_buf_reg[63]_i_6_O_UNCONNECTED ;
  wire [3:0]\NLW_end_addr_buf_reg[63]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_end_addr_buf_reg[63]_i_1_O_UNCONNECTED ;
  wire [3:0]NLW_first_sect_carry_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__2_O_UNCONNECTED;
  wire [3:2]NLW_first_sect_carry__3_CO_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__3_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__2_O_UNCONNECTED;
  wire [3:2]NLW_last_sect_carry__3_CO_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__3_O_UNCONNECTED;
  wire [3:2]NLW_sect_cnt0_carry__11_CO_UNCONNECTED;
  wire [3:3]NLW_sect_cnt0_carry__11_O_UNCONNECTED;

  CARRY4 \align_len0_inferred__1/i__carry 
       (.CI(1'b0),
        .CO({\NLW_align_len0_inferred__1/i__carry_CO_UNCONNECTED [3:2],\align_len0_inferred__1/i__carry_n_2 ,\align_len0_inferred__1/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,fifo_wreq_data,1'b0}),
        .O({\NLW_align_len0_inferred__1/i__carry_O_UNCONNECTED [3],align_len0__0[31],align_len0__0[3],\NLW_align_len0_inferred__1/i__carry_O_UNCONNECTED [0]}),
        .S({1'b0,1'b1,zero_len_event0,1'b1}));
  FDRE \align_len_reg[31] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[31]),
        .Q(\align_len_reg_n_0_[31] ),
        .R(fifo_wreq_n_4));
  FDRE \align_len_reg[3] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[3]),
        .Q(\align_len_reg_n_0_[3] ),
        .R(fifo_wreq_n_4));
  FDRE \beat_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\align_len_reg_n_0_[3] ),
        .Q(beat_len_buf[0]),
        .R(SR));
  FDRE \beat_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\align_len_reg_n_0_[31] ),
        .Q(beat_len_buf[3]),
        .R(SR));
  design_1_mem_write_top_rfi_C_0_0_mem_write_top_rfi_C_gmem_m_axi_buffer buff_wdata
       (.D({fifo_resp_to_user_n_2,fifo_resp_to_user_n_3,fifo_resp_to_user_n_4,fifo_resp_to_user_n_5,fifo_resp_to_user_n_6,fifo_resp_to_user_n_7,fifo_resp_to_user_n_8,fifo_resp_to_user_n_9,fifo_resp_to_user_n_10,fifo_resp_to_user_n_11,fifo_resp_to_user_n_12,fifo_resp_to_user_n_13,fifo_resp_to_user_n_14,fifo_resp_to_user_n_15,fifo_resp_to_user_n_16,fifo_resp_to_user_n_17,fifo_resp_to_user_n_18,fifo_resp_to_user_n_19,fifo_resp_to_user_n_20,fifo_resp_to_user_n_21,fifo_resp_to_user_n_22,fifo_resp_to_user_n_23,fifo_resp_to_user_n_24,fifo_resp_to_user_n_25,fifo_resp_to_user_n_26,fifo_resp_to_user_n_27,fifo_resp_to_user_n_28,fifo_resp_to_user_n_29,fifo_resp_to_user_n_30,fifo_resp_to_user_n_31,fifo_resp_to_user_n_32,fifo_resp_to_user_n_33,fifo_resp_to_user_n_34,fifo_resp_to_user_n_35,fifo_resp_to_user_n_36,fifo_resp_to_user_n_37,fifo_resp_to_user_n_38,fifo_resp_to_user_n_39,fifo_resp_to_user_n_40,fifo_resp_to_user_n_41,fifo_resp_to_user_n_42,fifo_resp_to_user_n_43,fifo_resp_to_user_n_44,fifo_resp_to_user_n_45,fifo_resp_to_user_n_46,fifo_resp_to_user_n_47,fifo_resp_to_user_n_48,fifo_resp_to_user_n_49,fifo_resp_to_user_n_50,fifo_resp_to_user_n_51,fifo_resp_to_user_n_52,fifo_resp_to_user_n_53,fifo_resp_to_user_n_54,fifo_resp_to_user_n_55,fifo_resp_to_user_n_56,fifo_resp_to_user_n_57,fifo_resp_to_user_n_58,fifo_resp_to_user_n_59,fifo_resp_to_user_n_60,fifo_resp_to_user_n_61,fifo_resp_to_user_n_62,fifo_resp_to_user_n_63,fifo_resp_to_user_n_64,fifo_resp_to_user_n_65}),
        .Q(\bus_equal_gen.len_cnt_reg [7:6]),
        .SR(SR),
        .WEBWE(gmem_WVALID),
        .WVALID_Dummy(WVALID_Dummy),
        .and_ln58_10_reg_2324(and_ln58_10_reg_2324),
        .\and_ln58_10_reg_2324_reg[0] (\and_ln58_10_reg_2324_reg[0] ),
        .\and_ln58_10_reg_2324_reg[0]_0 (\and_ln58_10_reg_2324_reg[0]_0 ),
        .and_ln58_11_reg_2340(and_ln58_11_reg_2340),
        .\and_ln58_11_reg_2340_reg[0] (\and_ln58_11_reg_2340_reg[0] ),
        .\and_ln58_11_reg_2340_reg[0]_0 (\and_ln58_11_reg_2340_reg[0]_0 ),
        .and_ln58_1_reg_2126(and_ln58_1_reg_2126),
        .and_ln58_2_reg_2148(and_ln58_2_reg_2148),
        .\and_ln58_2_reg_2148_reg[0] (buff_wdata_n_169),
        .\and_ln58_2_reg_2148_reg[0]_0 (\and_ln58_2_reg_2148_reg[0] ),
        .\and_ln58_2_reg_2148_reg[0]_1 (\and_ln58_2_reg_2148_reg[0]_0 ),
        .\and_ln58_2_reg_2148_reg[0]_2 (\and_ln58_2_reg_2148_reg[0]_1 ),
        .\and_ln58_2_reg_2148_reg[0]_3 (rs_wreq_n_37),
        .\and_ln58_2_reg_2148_reg[0]_4 (fifo_resp_to_user_n_99),
        .and_ln58_3_reg_2170(and_ln58_3_reg_2170),
        .\and_ln58_3_reg_2170_reg[0] (buff_wdata_n_86),
        .and_ln58_4_reg_2192(and_ln58_4_reg_2192),
        .\and_ln58_4_reg_2192_reg[0] (buff_wdata_n_158),
        .and_ln58_5_reg_2214(and_ln58_5_reg_2214),
        .\and_ln58_5_reg_2214_reg[0] (buff_wdata_n_164),
        .and_ln58_6_reg_2236(and_ln58_6_reg_2236),
        .and_ln58_7_reg_2258(and_ln58_7_reg_2258),
        .\and_ln58_7_reg_2258_reg[0] (buff_wdata_n_178),
        .\and_ln58_7_reg_2258_reg[0]_0 (\and_ln58_7_reg_2258_reg[0] ),
        .\and_ln58_7_reg_2258_reg[0]_1 (\and_ln58_7_reg_2258_reg[0]_0 ),
        .\and_ln58_7_reg_2258_reg[0]_2 (\and_ln58_7_reg_2258_reg[0]_1 ),
        .and_ln58_8_reg_2280(and_ln58_8_reg_2280),
        .\and_ln58_8_reg_2280_reg[0] (buff_wdata_n_157),
        .\and_ln58_8_reg_2280_reg[0]_0 (\and_ln58_8_reg_2280_reg[0] ),
        .\and_ln58_8_reg_2280_reg[0]_1 (\and_ln58_8_reg_2280_reg[0]_0 ),
        .\and_ln58_8_reg_2280_reg[0]_2 (\and_ln58_8_reg_2280_reg[0]_1 ),
        .\and_ln58_8_reg_2280_reg[0]_3 (rs_wreq_n_32),
        .and_ln58_9_reg_2302(and_ln58_9_reg_2302),
        .\and_ln58_9_reg_2302_reg[0] (\and_ln58_9_reg_2302_reg[0] ),
        .\and_ln58_9_reg_2302_reg[0]_0 (\and_ln58_9_reg_2302_reg[0]_0 ),
        .\and_ln58_9_reg_2302_reg[0]_1 (\and_ln58_9_reg_2302_reg[0]_1 ),
        .and_ln58_reg_2104(and_ln58_reg_2104),
        .\ap_CS_fsm_reg[10] (buff_wdata_n_170),
        .\ap_CS_fsm_reg[11] (\ap_CS_fsm_reg[11] ),
        .\ap_CS_fsm_reg[12] (\ap_CS_fsm_reg[12] ),
        .\ap_CS_fsm_reg[12]_0 ({\ap_CS_fsm_reg[12]_0 [12:8],\ap_CS_fsm_reg[12]_0 [5:0]}),
        .\ap_CS_fsm_reg[12]_1 (rs_wreq_n_0),
        .\ap_CS_fsm_reg[1] (buff_wdata_n_74),
        .\ap_CS_fsm_reg[1]_0 (buff_wdata_n_165),
        .\ap_CS_fsm_reg[1]_1 (\ap_CS_fsm_reg[13] ),
        .\ap_CS_fsm_reg[2] (rs_wreq_n_26),
        .\ap_CS_fsm_reg[4] (buff_wdata_n_181),
        .\ap_CS_fsm_reg[5] (buff_wdata_n_168),
        .\ap_CS_fsm_reg[9] (buff_wdata_n_179),
        .ap_NS_fsm2(ap_NS_fsm2),
        .ap_block_pp0_stage0_11001(ap_block_pp0_stage0_11001),
        .ap_block_pp0_stage10_11001(ap_block_pp0_stage10_11001),
        .ap_block_pp0_stage7_11001(ap_block_pp0_stage7_11001),
        .ap_block_pp0_stage7_110011(ap_block_pp0_stage7_110011),
        .ap_block_pp0_stage8_11001(ap_block_pp0_stage8_11001),
        .ap_block_pp0_stage9_11001(ap_block_pp0_stage9_11001),
        .ap_clk(ap_clk),
        .ap_condition_1098(ap_condition_1098),
        .ap_condition_1128(ap_condition_1128),
        .ap_condition_1134(ap_condition_1134),
        .ap_condition_1140(ap_condition_1140),
        .ap_condition_1146(ap_condition_1146),
        .ap_condition_1151(ap_condition_1151),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(buff_wdata_n_64),
        .ap_enable_reg_pp0_iter0_reg_0(buff_wdata_n_65),
        .ap_enable_reg_pp0_iter0_reg_1(buff_wdata_n_66),
        .ap_enable_reg_pp0_iter0_reg_2({D[11:8],D[0]}),
        .ap_enable_reg_pp0_iter0_reg_3(buff_wdata_n_88),
        .ap_enable_reg_pp0_iter0_reg_4(ap_enable_reg_pp0_iter0_reg_1),
        .ap_enable_reg_pp0_iter0_reg_5(ap_enable_reg_pp0_iter0_reg_3),
        .ap_enable_reg_pp0_iter0_reg_6(ap_enable_reg_pp0_iter0_reg_4),
        .ap_enable_reg_pp0_iter0_reg_7(ap_enable_reg_pp0_iter0_reg_8),
        .ap_enable_reg_pp0_iter0_reg_8(ap_enable_reg_pp0_iter0_reg_11),
        .ap_enable_reg_pp0_iter0_reg_9(ap_enable_reg_pp0_iter0_reg_12),
        .ap_phi_reg_pp0_iter0_retval_0_i109_reg_653(ap_phi_reg_pp0_iter0_retval_0_i109_reg_653),
        .ap_phi_reg_pp0_iter0_retval_0_i123_reg_666(ap_phi_reg_pp0_iter0_retval_0_i123_reg_666),
        .ap_phi_reg_pp0_iter0_retval_0_i137_reg_679(ap_phi_reg_pp0_iter0_retval_0_i137_reg_679),
        .ap_phi_reg_pp0_iter0_retval_0_i151_reg_692(ap_phi_reg_pp0_iter0_retval_0_i151_reg_692),
        .ap_phi_reg_pp0_iter0_retval_0_i165_reg_705(ap_phi_reg_pp0_iter0_retval_0_i165_reg_705),
        .ap_phi_reg_pp0_iter0_retval_0_i39_reg_588(ap_phi_reg_pp0_iter0_retval_0_i39_reg_588),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start),
        .burst_valid(burst_valid),
        .\bus_equal_gen.WLAST_Dummy_reg (\bus_equal_gen.WLAST_Dummy_reg_0 ),
        .\bus_equal_gen.WVALID_Dummy_reg (buff_wdata_n_216),
        .\bus_equal_gen.len_cnt_reg[0] (\bus_equal_gen.fifo_burst_n_5 ),
        .\bus_equal_gen.len_cnt_reg[0]_0 (\bus_equal_gen.len_cnt_reg[0]_0 ),
        .\bus_equal_gen.len_cnt_reg[0]_1 (\bus_equal_gen.len_cnt_reg[0]_1 ),
        .\bus_equal_gen.len_cnt_reg[7] (buff_wdata_n_201),
        .\bus_equal_gen.len_cnt_reg[7]_0 (buff_wdata_n_203),
        .current_factor0(current_factor0),
        .current_factor_110(current_factor_110),
        .\current_factor_11_reg[0] (\current_factor_11_reg[0] ),
        .current_factor_50(current_factor_50),
        .\current_factor_5_reg[0] (\current_factor_5_reg[0] ),
        .current_factor_60(current_factor_60),
        .\current_factor_6_reg[0] (\current_factor_6_reg[0] ),
        .current_factor_70(current_factor_70),
        .\current_factor_7_reg[0] (\current_factor_7_reg[0] ),
        .current_factor_80(current_factor_80),
        .\current_factor_8_reg[0] (\current_factor_8_reg[0] ),
        .\current_factor_reg[0] (\current_factor_reg[0] ),
        .current_rate(current_rate),
        .current_rate_11(current_rate_11),
        .\current_rate_11_reg[0] (rs_wreq_n_36),
        .\current_rate_11_reg[31] (\current_rate_11_reg[31] ),
        .current_rate_5(current_rate_5),
        .\current_rate_5_reg[0] (rs_wreq_n_17),
        .\current_rate_5_reg[31] (\current_rate_5_reg[31] ),
        .current_rate_6(current_rate_6),
        .\current_rate_6_reg[31] (\current_rate_6_reg[31] ),
        .current_rate_7(current_rate_7),
        .\current_rate_7_reg[31] (\current_rate_7_reg[31] ),
        .current_rate_8(current_rate_8),
        .\current_rate_8_reg[31] (\current_rate_8_reg[31] ),
        .\current_rate_reg[0] (rs_wreq_n_24),
        .\current_rate_reg[31] (\current_rate_reg[31] ),
        .\data_p1[60]_i_4 (rs_wreq_n_38),
        .\data_p1[60]_i_4_0 (\data_p2_reg[60]_3 ),
        .\data_p1[60]_i_4_1 (\data_p2_reg[60]_2 ),
        .\data_p1[60]_i_4_2 (\data_p2_reg[60]_1 ),
        .\data_p1_reg[60] (\data_p1_reg[60] ),
        .\data_p1_reg[60]_0 (\data_p1_reg[60]_0 ),
        .\data_p1_reg[60]_1 (\data_p1_reg[60]_1 ),
        .\dout_buf_reg[71]_0 ({tmp_strb,buff_wdata_n_225,buff_wdata_n_226,buff_wdata_n_227,buff_wdata_n_228,buff_wdata_n_229,buff_wdata_n_230,buff_wdata_n_231,buff_wdata_n_232,buff_wdata_n_233,buff_wdata_n_234,buff_wdata_n_235,buff_wdata_n_236,buff_wdata_n_237,buff_wdata_n_238,buff_wdata_n_239,buff_wdata_n_240,buff_wdata_n_241,buff_wdata_n_242,buff_wdata_n_243,buff_wdata_n_244,buff_wdata_n_245,buff_wdata_n_246,buff_wdata_n_247,buff_wdata_n_248,buff_wdata_n_249,buff_wdata_n_250,buff_wdata_n_251,buff_wdata_n_252,buff_wdata_n_253,buff_wdata_n_254,buff_wdata_n_255,buff_wdata_n_256,buff_wdata_n_257,buff_wdata_n_258,buff_wdata_n_259,buff_wdata_n_260,buff_wdata_n_261,buff_wdata_n_262,buff_wdata_n_263,buff_wdata_n_264,buff_wdata_n_265,buff_wdata_n_266,buff_wdata_n_267,buff_wdata_n_268,buff_wdata_n_269,buff_wdata_n_270,buff_wdata_n_271,buff_wdata_n_272,buff_wdata_n_273,buff_wdata_n_274,buff_wdata_n_275,buff_wdata_n_276,buff_wdata_n_277,buff_wdata_n_278,buff_wdata_n_279,buff_wdata_n_280,buff_wdata_n_281,buff_wdata_n_282,buff_wdata_n_283,buff_wdata_n_284,buff_wdata_n_285,buff_wdata_n_286,buff_wdata_n_287,buff_wdata_n_288}),
        .filtered_im_0_o_stream_TREADY_int_regslice(filtered_im_0_o_stream_TREADY_int_regslice),
        .filtered_im_1_o_stream_TREADY_int_regslice(filtered_im_1_o_stream_TREADY_int_regslice),
        .filtered_real_0_o_stream_TREADY_int_regslice(filtered_real_0_o_stream_TREADY_int_regslice),
        .filtered_real_1_o_stream_TREADY_int_regslice(filtered_real_1_o_stream_TREADY_int_regslice),
        .full_n_i_3__1(fifo_resp_to_user_n_90),
        .full_n_i_3__1_0(fifo_resp_to_user_n_100),
        .full_n_i_3__1_1(rs_wreq_n_16),
        .full_n_reg_0(buff_wdata_n_0),
        .gmem_AWADDR1(gmem_AWADDR1),
        .gmem_AWADDR1136_out(gmem_AWADDR1136_out),
        .gmem_AWADDR1160_out(gmem_AWADDR1160_out),
        .gmem_AWADDR1184_out(gmem_AWADDR1184_out),
        .gmem_WDATA50_out(gmem_WDATA50_out),
        .gmem_WDATA51_out(gmem_WDATA51_out),
        .gmem_WDATA52_out(gmem_WDATA52_out),
        .gmem_WDATA53_out(gmem_WDATA53_out),
        .icmp_ln59_10_fu_1794_p2(icmp_ln59_10_fu_1794_p2),
        .icmp_ln59_10_reg_2328(icmp_ln59_10_reg_2328),
        .\icmp_ln59_10_reg_2328_reg[0] (buff_wdata_n_79),
        .\icmp_ln59_10_reg_2328_reg[0]_0 (\icmp_ln59_10_reg_2328_reg[0] ),
        .\icmp_ln59_10_reg_2328_reg[0]_1 (\icmp_ln59_10_reg_2328_reg[0]_0 ),
        .\icmp_ln59_10_reg_2328_reg[0]_2 (\icmp_ln59_10_reg_2328_reg[0]_1 ),
        .icmp_ln59_11_fu_1889_p2(icmp_ln59_11_fu_1889_p2),
        .icmp_ln59_11_reg_2344(icmp_ln59_11_reg_2344),
        .\icmp_ln59_11_reg_2344_reg[0] (\icmp_ln59_11_reg_2344_reg[0] ),
        .\icmp_ln59_11_reg_2344_reg[0]_0 (\icmp_ln59_11_reg_2344_reg[0]_0 ),
        .\icmp_ln59_11_reg_2344_reg[0]_1 (\icmp_ln59_11_reg_2344_reg[0]_1 ),
        .icmp_ln59_1_reg_2130(icmp_ln59_1_reg_2130),
        .\icmp_ln59_1_reg_2130_reg[0] (buff_wdata_n_155),
        .\icmp_ln59_1_reg_2130_reg[0]_0 (buff_wdata_n_182),
        .icmp_ln59_2_fu_954_p2(icmp_ln59_2_fu_954_p2),
        .icmp_ln59_2_reg_2152(icmp_ln59_2_reg_2152),
        .\icmp_ln59_2_reg_2152_reg[0] (\icmp_ln59_2_reg_2152_reg[0]_0 ),
        .icmp_ln59_3_reg_2174(icmp_ln59_3_reg_2174),
        .icmp_ln59_4_reg_2196(icmp_ln59_4_reg_2196),
        .icmp_ln59_5_reg_2218(icmp_ln59_5_reg_2218),
        .icmp_ln59_6_reg_2240(icmp_ln59_6_reg_2240),
        .\icmp_ln59_6_reg_2240_reg[0] (buff_wdata_n_180),
        .icmp_ln59_7_fu_1479_p2(icmp_ln59_7_fu_1479_p2),
        .icmp_ln59_7_reg_2262(icmp_ln59_7_reg_2262),
        .\icmp_ln59_7_reg_2262_reg[0] (\icmp_ln59_7_reg_2262_reg[0] ),
        .\icmp_ln59_7_reg_2262_reg[0]_0 (\icmp_ln59_7_reg_2262_reg[0]_0 ),
        .icmp_ln59_8_fu_1584_p2(icmp_ln59_8_fu_1584_p2),
        .icmp_ln59_8_reg_2284(icmp_ln59_8_reg_2284),
        .\icmp_ln59_8_reg_2284_reg[0] (\icmp_ln59_8_reg_2284_reg[0] ),
        .icmp_ln59_9_fu_1689_p2(icmp_ln59_9_fu_1689_p2),
        .icmp_ln59_9_reg_2306(icmp_ln59_9_reg_2306),
        .\icmp_ln59_9_reg_2306_reg[0] (\icmp_ln59_9_reg_2306_reg[0] ),
        .icmp_ln59_reg_2108(icmp_ln59_reg_2108),
        .m_axi_gmem_WLAST(m_axi_gmem_WLAST),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .mad_I_o_stream_TREADY_int_regslice(mad_I_o_stream_TREADY_int_regslice),
        .mem_reg_0(fifo_resp_to_user_n_97),
        .p_161_in(p_161_in),
        .p_171_in(p_171_in),
        .p_177_in(p_177_in),
        .p_187_in(p_187_in),
        .p_198_in(p_198_in),
        .p_200_in(p_200_in),
        .p_206_in(p_206_in),
        .p_207_in(p_207_in),
        .p_212_in(p_212_in),
        .p_30_in(p_30_in),
        .p_52_in(p_52_in),
        .p_55_in(p_55_in),
        .p_59_in(p_59_in),
        .push(push_2),
        .raw_data_im_1_o_stream_TREADY_int_regslice(raw_data_im_1_o_stream_TREADY_int_regslice),
        .raw_data_im_o_stream_TREADY_int_regslice(raw_data_im_o_stream_TREADY_int_regslice),
        .std_I_o_stream_TREADY_int_regslice(std_I_o_stream_TREADY_int_regslice),
        .\tmp_11_reg_2367_reg[0] (\tmp_11_reg_2367_reg[0] ),
        .\tmp_11_reg_2367_reg[0]_0 (\tmp_11_reg_2367_reg[0]_0 ),
        .\tmp_11_reg_2367_reg[0]_1 (rs_wreq_n_33),
        .\trunc_ln61_9_reg_2310_reg[0] (buff_wdata_n_1),
        .\trunc_ln61_9_reg_2310_reg[10] (buff_wdata_n_11),
        .\trunc_ln61_9_reg_2310_reg[11] (buff_wdata_n_12),
        .\trunc_ln61_9_reg_2310_reg[12] (buff_wdata_n_13),
        .\trunc_ln61_9_reg_2310_reg[13] (buff_wdata_n_14),
        .\trunc_ln61_9_reg_2310_reg[14] (buff_wdata_n_15),
        .\trunc_ln61_9_reg_2310_reg[15] (buff_wdata_n_16),
        .\trunc_ln61_9_reg_2310_reg[16] (buff_wdata_n_17),
        .\trunc_ln61_9_reg_2310_reg[17] (buff_wdata_n_18),
        .\trunc_ln61_9_reg_2310_reg[18] (buff_wdata_n_19),
        .\trunc_ln61_9_reg_2310_reg[19] (buff_wdata_n_20),
        .\trunc_ln61_9_reg_2310_reg[1] (buff_wdata_n_2),
        .\trunc_ln61_9_reg_2310_reg[20] (buff_wdata_n_21),
        .\trunc_ln61_9_reg_2310_reg[21] (buff_wdata_n_22),
        .\trunc_ln61_9_reg_2310_reg[22] (buff_wdata_n_23),
        .\trunc_ln61_9_reg_2310_reg[23] (buff_wdata_n_24),
        .\trunc_ln61_9_reg_2310_reg[24] (buff_wdata_n_25),
        .\trunc_ln61_9_reg_2310_reg[25] (buff_wdata_n_26),
        .\trunc_ln61_9_reg_2310_reg[26] (buff_wdata_n_27),
        .\trunc_ln61_9_reg_2310_reg[27] (buff_wdata_n_28),
        .\trunc_ln61_9_reg_2310_reg[28] (buff_wdata_n_29),
        .\trunc_ln61_9_reg_2310_reg[29] (buff_wdata_n_30),
        .\trunc_ln61_9_reg_2310_reg[2] (buff_wdata_n_3),
        .\trunc_ln61_9_reg_2310_reg[30] (buff_wdata_n_31),
        .\trunc_ln61_9_reg_2310_reg[31] (buff_wdata_n_32),
        .\trunc_ln61_9_reg_2310_reg[32] (buff_wdata_n_33),
        .\trunc_ln61_9_reg_2310_reg[33] (buff_wdata_n_34),
        .\trunc_ln61_9_reg_2310_reg[34] (buff_wdata_n_35),
        .\trunc_ln61_9_reg_2310_reg[35] (buff_wdata_n_36),
        .\trunc_ln61_9_reg_2310_reg[36] (buff_wdata_n_37),
        .\trunc_ln61_9_reg_2310_reg[37] (buff_wdata_n_38),
        .\trunc_ln61_9_reg_2310_reg[38] (buff_wdata_n_39),
        .\trunc_ln61_9_reg_2310_reg[39] (buff_wdata_n_40),
        .\trunc_ln61_9_reg_2310_reg[3] (buff_wdata_n_4),
        .\trunc_ln61_9_reg_2310_reg[40] (buff_wdata_n_41),
        .\trunc_ln61_9_reg_2310_reg[41] (buff_wdata_n_42),
        .\trunc_ln61_9_reg_2310_reg[42] (buff_wdata_n_43),
        .\trunc_ln61_9_reg_2310_reg[43] (buff_wdata_n_44),
        .\trunc_ln61_9_reg_2310_reg[44] (buff_wdata_n_45),
        .\trunc_ln61_9_reg_2310_reg[45] (buff_wdata_n_46),
        .\trunc_ln61_9_reg_2310_reg[46] (buff_wdata_n_47),
        .\trunc_ln61_9_reg_2310_reg[47] (buff_wdata_n_48),
        .\trunc_ln61_9_reg_2310_reg[48] (buff_wdata_n_49),
        .\trunc_ln61_9_reg_2310_reg[49] (buff_wdata_n_50),
        .\trunc_ln61_9_reg_2310_reg[4] (buff_wdata_n_5),
        .\trunc_ln61_9_reg_2310_reg[50] (buff_wdata_n_51),
        .\trunc_ln61_9_reg_2310_reg[51] (buff_wdata_n_52),
        .\trunc_ln61_9_reg_2310_reg[52] (buff_wdata_n_53),
        .\trunc_ln61_9_reg_2310_reg[53] (buff_wdata_n_54),
        .\trunc_ln61_9_reg_2310_reg[54] (buff_wdata_n_55),
        .\trunc_ln61_9_reg_2310_reg[55] (buff_wdata_n_56),
        .\trunc_ln61_9_reg_2310_reg[56] (buff_wdata_n_57),
        .\trunc_ln61_9_reg_2310_reg[57] (buff_wdata_n_58),
        .\trunc_ln61_9_reg_2310_reg[58] (buff_wdata_n_59),
        .\trunc_ln61_9_reg_2310_reg[59] (buff_wdata_n_60),
        .\trunc_ln61_9_reg_2310_reg[5] (buff_wdata_n_6),
        .\trunc_ln61_9_reg_2310_reg[60] (buff_wdata_n_61),
        .\trunc_ln61_9_reg_2310_reg[6] (buff_wdata_n_7),
        .\trunc_ln61_9_reg_2310_reg[7] (buff_wdata_n_8),
        .\trunc_ln61_9_reg_2310_reg[8] (buff_wdata_n_9),
        .\trunc_ln61_9_reg_2310_reg[9] (buff_wdata_n_10),
        .\trunc_ln_reg_2112_reg[0] (buff_wdata_n_92),
        .\trunc_ln_reg_2112_reg[10] (buff_wdata_n_102),
        .\trunc_ln_reg_2112_reg[11] (buff_wdata_n_103),
        .\trunc_ln_reg_2112_reg[12] (buff_wdata_n_104),
        .\trunc_ln_reg_2112_reg[13] (buff_wdata_n_105),
        .\trunc_ln_reg_2112_reg[14] (buff_wdata_n_106),
        .\trunc_ln_reg_2112_reg[15] (buff_wdata_n_107),
        .\trunc_ln_reg_2112_reg[16] (buff_wdata_n_108),
        .\trunc_ln_reg_2112_reg[17] (buff_wdata_n_109),
        .\trunc_ln_reg_2112_reg[18] (buff_wdata_n_110),
        .\trunc_ln_reg_2112_reg[19] (buff_wdata_n_111),
        .\trunc_ln_reg_2112_reg[1] (buff_wdata_n_93),
        .\trunc_ln_reg_2112_reg[20] (buff_wdata_n_112),
        .\trunc_ln_reg_2112_reg[21] (buff_wdata_n_113),
        .\trunc_ln_reg_2112_reg[22] (buff_wdata_n_114),
        .\trunc_ln_reg_2112_reg[23] (buff_wdata_n_115),
        .\trunc_ln_reg_2112_reg[24] (buff_wdata_n_116),
        .\trunc_ln_reg_2112_reg[25] (buff_wdata_n_117),
        .\trunc_ln_reg_2112_reg[26] (buff_wdata_n_118),
        .\trunc_ln_reg_2112_reg[27] (buff_wdata_n_119),
        .\trunc_ln_reg_2112_reg[28] (buff_wdata_n_120),
        .\trunc_ln_reg_2112_reg[29] (buff_wdata_n_121),
        .\trunc_ln_reg_2112_reg[2] (buff_wdata_n_94),
        .\trunc_ln_reg_2112_reg[30] (buff_wdata_n_122),
        .\trunc_ln_reg_2112_reg[31] (buff_wdata_n_123),
        .\trunc_ln_reg_2112_reg[32] (buff_wdata_n_124),
        .\trunc_ln_reg_2112_reg[33] (buff_wdata_n_125),
        .\trunc_ln_reg_2112_reg[34] (buff_wdata_n_126),
        .\trunc_ln_reg_2112_reg[35] (buff_wdata_n_127),
        .\trunc_ln_reg_2112_reg[36] (buff_wdata_n_128),
        .\trunc_ln_reg_2112_reg[37] (buff_wdata_n_129),
        .\trunc_ln_reg_2112_reg[38] (buff_wdata_n_130),
        .\trunc_ln_reg_2112_reg[39] (buff_wdata_n_131),
        .\trunc_ln_reg_2112_reg[3] (buff_wdata_n_95),
        .\trunc_ln_reg_2112_reg[40] (buff_wdata_n_132),
        .\trunc_ln_reg_2112_reg[41] (buff_wdata_n_133),
        .\trunc_ln_reg_2112_reg[42] (buff_wdata_n_134),
        .\trunc_ln_reg_2112_reg[43] (buff_wdata_n_135),
        .\trunc_ln_reg_2112_reg[44] (buff_wdata_n_136),
        .\trunc_ln_reg_2112_reg[45] (buff_wdata_n_137),
        .\trunc_ln_reg_2112_reg[46] (buff_wdata_n_138),
        .\trunc_ln_reg_2112_reg[47] (buff_wdata_n_139),
        .\trunc_ln_reg_2112_reg[48] (buff_wdata_n_140),
        .\trunc_ln_reg_2112_reg[49] (buff_wdata_n_141),
        .\trunc_ln_reg_2112_reg[4] (buff_wdata_n_96),
        .\trunc_ln_reg_2112_reg[50] (buff_wdata_n_142),
        .\trunc_ln_reg_2112_reg[51] (buff_wdata_n_143),
        .\trunc_ln_reg_2112_reg[52] (buff_wdata_n_144),
        .\trunc_ln_reg_2112_reg[53] (buff_wdata_n_145),
        .\trunc_ln_reg_2112_reg[54] (buff_wdata_n_146),
        .\trunc_ln_reg_2112_reg[55] (buff_wdata_n_147),
        .\trunc_ln_reg_2112_reg[56] (buff_wdata_n_148),
        .\trunc_ln_reg_2112_reg[57] (buff_wdata_n_149),
        .\trunc_ln_reg_2112_reg[58] (buff_wdata_n_150),
        .\trunc_ln_reg_2112_reg[59] (buff_wdata_n_151),
        .\trunc_ln_reg_2112_reg[5] (buff_wdata_n_97),
        .\trunc_ln_reg_2112_reg[60] (buff_wdata_n_152),
        .\trunc_ln_reg_2112_reg[6] (buff_wdata_n_98),
        .\trunc_ln_reg_2112_reg[7] (buff_wdata_n_99),
        .\trunc_ln_reg_2112_reg[8] (buff_wdata_n_100),
        .\trunc_ln_reg_2112_reg[9] (buff_wdata_n_101));
  FDRE \bus_equal_gen.WLAST_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff_wdata_n_203),
        .Q(m_axi_gmem_WLAST),
        .R(SR));
  FDRE \bus_equal_gen.WVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff_wdata_n_216),
        .Q(WVALID_Dummy),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_288),
        .Q(m_axi_gmem_WDATA[0]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_278),
        .Q(m_axi_gmem_WDATA[10]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_277),
        .Q(m_axi_gmem_WDATA[11]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_276),
        .Q(m_axi_gmem_WDATA[12]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_275),
        .Q(m_axi_gmem_WDATA[13]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_274),
        .Q(m_axi_gmem_WDATA[14]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_273),
        .Q(m_axi_gmem_WDATA[15]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_272),
        .Q(m_axi_gmem_WDATA[16]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_271),
        .Q(m_axi_gmem_WDATA[17]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_270),
        .Q(m_axi_gmem_WDATA[18]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_269),
        .Q(m_axi_gmem_WDATA[19]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_287),
        .Q(m_axi_gmem_WDATA[1]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_268),
        .Q(m_axi_gmem_WDATA[20]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_267),
        .Q(m_axi_gmem_WDATA[21]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_266),
        .Q(m_axi_gmem_WDATA[22]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_265),
        .Q(m_axi_gmem_WDATA[23]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_264),
        .Q(m_axi_gmem_WDATA[24]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_263),
        .Q(m_axi_gmem_WDATA[25]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_262),
        .Q(m_axi_gmem_WDATA[26]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_261),
        .Q(m_axi_gmem_WDATA[27]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_260),
        .Q(m_axi_gmem_WDATA[28]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_259),
        .Q(m_axi_gmem_WDATA[29]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_286),
        .Q(m_axi_gmem_WDATA[2]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_258),
        .Q(m_axi_gmem_WDATA[30]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_257),
        .Q(m_axi_gmem_WDATA[31]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[32] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_256),
        .Q(m_axi_gmem_WDATA[32]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[33] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_255),
        .Q(m_axi_gmem_WDATA[33]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[34] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_254),
        .Q(m_axi_gmem_WDATA[34]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[35] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_253),
        .Q(m_axi_gmem_WDATA[35]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[36] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_252),
        .Q(m_axi_gmem_WDATA[36]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[37] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_251),
        .Q(m_axi_gmem_WDATA[37]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[38] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_250),
        .Q(m_axi_gmem_WDATA[38]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[39] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_249),
        .Q(m_axi_gmem_WDATA[39]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_285),
        .Q(m_axi_gmem_WDATA[3]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[40] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_248),
        .Q(m_axi_gmem_WDATA[40]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[41] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_247),
        .Q(m_axi_gmem_WDATA[41]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[42] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_246),
        .Q(m_axi_gmem_WDATA[42]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[43] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_245),
        .Q(m_axi_gmem_WDATA[43]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[44] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_244),
        .Q(m_axi_gmem_WDATA[44]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[45] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_243),
        .Q(m_axi_gmem_WDATA[45]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[46] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_242),
        .Q(m_axi_gmem_WDATA[46]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[47] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_241),
        .Q(m_axi_gmem_WDATA[47]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[48] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_240),
        .Q(m_axi_gmem_WDATA[48]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[49] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_239),
        .Q(m_axi_gmem_WDATA[49]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_284),
        .Q(m_axi_gmem_WDATA[4]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[50] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_238),
        .Q(m_axi_gmem_WDATA[50]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[51] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_237),
        .Q(m_axi_gmem_WDATA[51]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[52] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_236),
        .Q(m_axi_gmem_WDATA[52]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[53] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_235),
        .Q(m_axi_gmem_WDATA[53]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[54] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_234),
        .Q(m_axi_gmem_WDATA[54]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[55] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_233),
        .Q(m_axi_gmem_WDATA[55]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[56] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_232),
        .Q(m_axi_gmem_WDATA[56]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[57] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_231),
        .Q(m_axi_gmem_WDATA[57]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[58] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_230),
        .Q(m_axi_gmem_WDATA[58]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[59] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_229),
        .Q(m_axi_gmem_WDATA[59]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_283),
        .Q(m_axi_gmem_WDATA[5]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[60] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_228),
        .Q(m_axi_gmem_WDATA[60]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[61] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_227),
        .Q(m_axi_gmem_WDATA[61]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[62] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_226),
        .Q(m_axi_gmem_WDATA[62]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[63] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_225),
        .Q(m_axi_gmem_WDATA[63]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_282),
        .Q(m_axi_gmem_WDATA[6]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_281),
        .Q(m_axi_gmem_WDATA[7]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_280),
        .Q(m_axi_gmem_WDATA[8]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_279),
        .Q(m_axi_gmem_WDATA[9]),
        .R(1'b0));
  design_1_mem_write_top_rfi_C_0_0_mem_write_top_rfi_C_gmem_m_axi_fifo \bus_equal_gen.fifo_burst 
       (.CO(first_sect),
        .D({\bus_equal_gen.fifo_burst_n_9 ,\bus_equal_gen.fifo_burst_n_10 ,\bus_equal_gen.fifo_burst_n_11 ,\bus_equal_gen.fifo_burst_n_12 ,\bus_equal_gen.fifo_burst_n_13 ,\bus_equal_gen.fifo_burst_n_14 ,\bus_equal_gen.fifo_burst_n_15 ,\bus_equal_gen.fifo_burst_n_16 ,\bus_equal_gen.fifo_burst_n_17 ,\bus_equal_gen.fifo_burst_n_18 ,\bus_equal_gen.fifo_burst_n_19 ,\bus_equal_gen.fifo_burst_n_20 ,\bus_equal_gen.fifo_burst_n_21 ,\bus_equal_gen.fifo_burst_n_22 ,\bus_equal_gen.fifo_burst_n_23 ,\bus_equal_gen.fifo_burst_n_24 ,\bus_equal_gen.fifo_burst_n_25 ,\bus_equal_gen.fifo_burst_n_26 ,\bus_equal_gen.fifo_burst_n_27 ,\bus_equal_gen.fifo_burst_n_28 ,\bus_equal_gen.fifo_burst_n_29 ,\bus_equal_gen.fifo_burst_n_30 ,\bus_equal_gen.fifo_burst_n_31 ,\bus_equal_gen.fifo_burst_n_32 ,\bus_equal_gen.fifo_burst_n_33 ,\bus_equal_gen.fifo_burst_n_34 ,\bus_equal_gen.fifo_burst_n_35 ,\bus_equal_gen.fifo_burst_n_36 ,\bus_equal_gen.fifo_burst_n_37 ,\bus_equal_gen.fifo_burst_n_38 ,\bus_equal_gen.fifo_burst_n_39 ,\bus_equal_gen.fifo_burst_n_40 ,\bus_equal_gen.fifo_burst_n_41 ,\bus_equal_gen.fifo_burst_n_42 ,\bus_equal_gen.fifo_burst_n_43 ,\bus_equal_gen.fifo_burst_n_44 ,\bus_equal_gen.fifo_burst_n_45 ,\bus_equal_gen.fifo_burst_n_46 ,\bus_equal_gen.fifo_burst_n_47 ,\bus_equal_gen.fifo_burst_n_48 ,\bus_equal_gen.fifo_burst_n_49 ,\bus_equal_gen.fifo_burst_n_50 ,\bus_equal_gen.fifo_burst_n_51 ,\bus_equal_gen.fifo_burst_n_52 ,\bus_equal_gen.fifo_burst_n_53 ,\bus_equal_gen.fifo_burst_n_54 ,\bus_equal_gen.fifo_burst_n_55 ,\bus_equal_gen.fifo_burst_n_56 ,\bus_equal_gen.fifo_burst_n_57 ,\bus_equal_gen.fifo_burst_n_58 ,\bus_equal_gen.fifo_burst_n_59 ,\bus_equal_gen.fifo_burst_n_60 }),
        .E(p_30_in),
        .Q(\bus_equal_gen.len_cnt_reg ),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(\bus_equal_gen.fifo_burst_n_2 ),
        .ap_rst_n_1(\bus_equal_gen.fifo_burst_n_4 ),
        .burst_valid(burst_valid),
        .\could_multi_bursts.last_sect_buf_reg (\bus_equal_gen.fifo_burst_n_67 ),
        .\could_multi_bursts.last_sect_buf_reg_0 (\could_multi_bursts.last_sect_buf_reg_n_0 ),
        .\could_multi_bursts.loop_cnt_reg[3] (\bus_equal_gen.fifo_burst_n_61 ),
        .fifo_burst_ready(fifo_burst_ready),
        .fifo_resp_ready(fifo_resp_ready),
        .fifo_wreq_valid(fifo_wreq_valid),
        .in(awlen_tmp),
        .invalid_len_event_reg2(invalid_len_event_reg2),
        .next_wreq(next_wreq),
        .p_26_in(p_26_in),
        .push(push_1),
        .push_0(push_0),
        .\q_reg[3]_0 (\bus_equal_gen.fifo_burst_n_5 ),
        .sect_cnt0(sect_cnt0),
        .\sect_cnt_reg[0] (\sect_cnt_reg_n_0_[0] ),
        .\sect_cnt_reg[51] ({\start_addr_reg_n_0_[63] ,\start_addr_reg_n_0_[62] ,\start_addr_reg_n_0_[61] ,\start_addr_reg_n_0_[60] ,\start_addr_reg_n_0_[59] ,\start_addr_reg_n_0_[58] ,\start_addr_reg_n_0_[57] ,\start_addr_reg_n_0_[56] ,\start_addr_reg_n_0_[55] ,\start_addr_reg_n_0_[54] ,\start_addr_reg_n_0_[53] ,\start_addr_reg_n_0_[52] ,\start_addr_reg_n_0_[51] ,\start_addr_reg_n_0_[50] ,\start_addr_reg_n_0_[49] ,\start_addr_reg_n_0_[48] ,\start_addr_reg_n_0_[47] ,\start_addr_reg_n_0_[46] ,\start_addr_reg_n_0_[45] ,\start_addr_reg_n_0_[44] ,\start_addr_reg_n_0_[43] ,\start_addr_reg_n_0_[42] ,\start_addr_reg_n_0_[41] ,\start_addr_reg_n_0_[40] ,\start_addr_reg_n_0_[39] ,\start_addr_reg_n_0_[38] ,\start_addr_reg_n_0_[37] ,\start_addr_reg_n_0_[36] ,\start_addr_reg_n_0_[35] ,\start_addr_reg_n_0_[34] ,\start_addr_reg_n_0_[33] ,\start_addr_reg_n_0_[32] ,\start_addr_reg_n_0_[31] ,\start_addr_reg_n_0_[30] ,\start_addr_reg_n_0_[29] ,\start_addr_reg_n_0_[28] ,\start_addr_reg_n_0_[27] ,\start_addr_reg_n_0_[26] ,\start_addr_reg_n_0_[25] ,\start_addr_reg_n_0_[24] ,\start_addr_reg_n_0_[23] ,\start_addr_reg_n_0_[22] ,\start_addr_reg_n_0_[21] ,\start_addr_reg_n_0_[20] ,\start_addr_reg_n_0_[19] ,\start_addr_reg_n_0_[18] ,\start_addr_reg_n_0_[17] ,\start_addr_reg_n_0_[16] ,\start_addr_reg_n_0_[15] ,\start_addr_reg_n_0_[14] ,\start_addr_reg_n_0_[13] ,\start_addr_reg_n_0_[12] }),
        .\sect_len_buf_reg[3] (\could_multi_bursts.sect_handling_reg_n_0 ),
        .\sect_len_buf_reg[3]_0 (\could_multi_bursts.awaddr_buf_reg[3]_0 ),
        .\sect_len_buf_reg[3]_1 (AWVALID_Dummy),
        .\sect_len_buf_reg[3]_2 ({\sect_len_buf_reg_n_0_[8] ,\sect_len_buf_reg_n_0_[7] ,\sect_len_buf_reg_n_0_[6] ,\sect_len_buf_reg_n_0_[5] ,\sect_len_buf_reg_n_0_[4] ,\sect_len_buf_reg_n_0_[3] ,\sect_len_buf_reg_n_0_[2] ,\sect_len_buf_reg_n_0_[1] ,\sect_len_buf_reg_n_0_[0] }),
        .\sect_len_buf_reg[3]_3 (\could_multi_bursts.loop_cnt_reg ),
        .wreq_handling_reg(pop0),
        .wreq_handling_reg_0(\bus_equal_gen.fifo_burst_n_7 ),
        .wreq_handling_reg_1(\bus_equal_gen.fifo_burst_n_66 ),
        .wreq_handling_reg_2(last_sect),
        .wreq_handling_reg_3(wreq_handling_reg_n_0),
        .wreq_handling_reg_4(fifo_wreq_valid_buf_reg_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \bus_equal_gen.len_cnt[0]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg [0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair635" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bus_equal_gen.len_cnt[1]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg [1]),
        .I1(\bus_equal_gen.len_cnt_reg [0]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair635" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \bus_equal_gen.len_cnt[2]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg [2]),
        .I1(\bus_equal_gen.len_cnt_reg [0]),
        .I2(\bus_equal_gen.len_cnt_reg [1]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair576" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \bus_equal_gen.len_cnt[3]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg [3]),
        .I1(\bus_equal_gen.len_cnt_reg [1]),
        .I2(\bus_equal_gen.len_cnt_reg [0]),
        .I3(\bus_equal_gen.len_cnt_reg [2]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair576" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \bus_equal_gen.len_cnt[4]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg [4]),
        .I1(\bus_equal_gen.len_cnt_reg [2]),
        .I2(\bus_equal_gen.len_cnt_reg [0]),
        .I3(\bus_equal_gen.len_cnt_reg [1]),
        .I4(\bus_equal_gen.len_cnt_reg [3]),
        .O(p_0_in__0[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \bus_equal_gen.len_cnt[5]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg [5]),
        .I1(\bus_equal_gen.len_cnt_reg [3]),
        .I2(\bus_equal_gen.len_cnt_reg [1]),
        .I3(\bus_equal_gen.len_cnt_reg [0]),
        .I4(\bus_equal_gen.len_cnt_reg [2]),
        .I5(\bus_equal_gen.len_cnt_reg [4]),
        .O(p_0_in__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair633" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bus_equal_gen.len_cnt[6]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg [6]),
        .I1(\bus_equal_gen.len_cnt[7]_i_3_n_0 ),
        .O(p_0_in__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair633" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \bus_equal_gen.len_cnt[7]_i_2 
       (.I0(\bus_equal_gen.len_cnt_reg [7]),
        .I1(\bus_equal_gen.len_cnt[7]_i_3_n_0 ),
        .I2(\bus_equal_gen.len_cnt_reg [6]),
        .O(p_0_in__0[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \bus_equal_gen.len_cnt[7]_i_3 
       (.I0(\bus_equal_gen.len_cnt_reg [5]),
        .I1(\bus_equal_gen.len_cnt_reg [3]),
        .I2(\bus_equal_gen.len_cnt_reg [1]),
        .I3(\bus_equal_gen.len_cnt_reg [0]),
        .I4(\bus_equal_gen.len_cnt_reg [2]),
        .I5(\bus_equal_gen.len_cnt_reg [4]),
        .O(\bus_equal_gen.len_cnt[7]_i_3_n_0 ));
  FDRE \bus_equal_gen.len_cnt_reg[0] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(p_0_in__0[0]),
        .Q(\bus_equal_gen.len_cnt_reg [0]),
        .R(buff_wdata_n_201));
  FDRE \bus_equal_gen.len_cnt_reg[1] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(p_0_in__0[1]),
        .Q(\bus_equal_gen.len_cnt_reg [1]),
        .R(buff_wdata_n_201));
  FDRE \bus_equal_gen.len_cnt_reg[2] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(p_0_in__0[2]),
        .Q(\bus_equal_gen.len_cnt_reg [2]),
        .R(buff_wdata_n_201));
  FDRE \bus_equal_gen.len_cnt_reg[3] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(p_0_in__0[3]),
        .Q(\bus_equal_gen.len_cnt_reg [3]),
        .R(buff_wdata_n_201));
  FDRE \bus_equal_gen.len_cnt_reg[4] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(p_0_in__0[4]),
        .Q(\bus_equal_gen.len_cnt_reg [4]),
        .R(buff_wdata_n_201));
  FDRE \bus_equal_gen.len_cnt_reg[5] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(p_0_in__0[5]),
        .Q(\bus_equal_gen.len_cnt_reg [5]),
        .R(buff_wdata_n_201));
  FDRE \bus_equal_gen.len_cnt_reg[6] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(p_0_in__0[6]),
        .Q(\bus_equal_gen.len_cnt_reg [6]),
        .R(buff_wdata_n_201));
  FDRE \bus_equal_gen.len_cnt_reg[7] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(p_0_in__0[7]),
        .Q(\bus_equal_gen.len_cnt_reg [7]),
        .R(buff_wdata_n_201));
  FDRE \bus_equal_gen.strb_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(tmp_strb[0]),
        .Q(m_axi_gmem_WSTRB[0]),
        .R(SR));
  FDRE \bus_equal_gen.strb_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(tmp_strb[1]),
        .Q(m_axi_gmem_WSTRB[1]),
        .R(SR));
  FDRE \bus_equal_gen.strb_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(tmp_strb[2]),
        .Q(m_axi_gmem_WSTRB[2]),
        .R(SR));
  FDRE \bus_equal_gen.strb_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(tmp_strb[3]),
        .Q(m_axi_gmem_WSTRB[3]),
        .R(SR));
  FDRE \bus_equal_gen.strb_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(tmp_strb[4]),
        .Q(m_axi_gmem_WSTRB[4]),
        .R(SR));
  FDRE \bus_equal_gen.strb_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(tmp_strb[5]),
        .Q(m_axi_gmem_WSTRB[5]),
        .R(SR));
  FDRE \bus_equal_gen.strb_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(tmp_strb[6]),
        .Q(m_axi_gmem_WSTRB[6]),
        .R(SR));
  FDRE \bus_equal_gen.strb_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(tmp_strb[7]),
        .Q(m_axi_gmem_WSTRB[7]),
        .R(SR));
  FDRE \could_multi_bursts.AWVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_resp_n_1),
        .Q(AWVALID_Dummy),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair629" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[10]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[10] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[10]),
        .O(awaddr_tmp[10]));
  (* SOFT_HLUTNM = "soft_lutpair628" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[11]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[11] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[11]),
        .O(awaddr_tmp[11]));
  (* SOFT_HLUTNM = "soft_lutpair629" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[12]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[12] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[12]),
        .O(awaddr_tmp[12]));
  (* SOFT_HLUTNM = "soft_lutpair628" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[13]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[13] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[13]),
        .O(awaddr_tmp[13]));
  (* SOFT_HLUTNM = "soft_lutpair627" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[14]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[14] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[14]),
        .O(awaddr_tmp[14]));
  (* SOFT_HLUTNM = "soft_lutpair600" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[15]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[15] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[15]),
        .O(awaddr_tmp[15]));
  (* SOFT_HLUTNM = "soft_lutpair627" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[16]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[16] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[16]),
        .O(awaddr_tmp[16]));
  (* SOFT_HLUTNM = "soft_lutpair600" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[17]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[17] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[17]),
        .O(awaddr_tmp[17]));
  (* SOFT_HLUTNM = "soft_lutpair599" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[18]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[18] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[18]),
        .O(awaddr_tmp[18]));
  (* SOFT_HLUTNM = "soft_lutpair598" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[19]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[19] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[19]),
        .O(awaddr_tmp[19]));
  (* SOFT_HLUTNM = "soft_lutpair599" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[20]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[20] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[20]),
        .O(awaddr_tmp[20]));
  (* SOFT_HLUTNM = "soft_lutpair598" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[21]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[21] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[21]),
        .O(awaddr_tmp[21]));
  (* SOFT_HLUTNM = "soft_lutpair597" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[22]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[22] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[22]),
        .O(awaddr_tmp[22]));
  (* SOFT_HLUTNM = "soft_lutpair596" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[23]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[23] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[23]),
        .O(awaddr_tmp[23]));
  (* SOFT_HLUTNM = "soft_lutpair597" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[24]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[24] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[24]),
        .O(awaddr_tmp[24]));
  (* SOFT_HLUTNM = "soft_lutpair596" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[25]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[25] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[25]),
        .O(awaddr_tmp[25]));
  (* SOFT_HLUTNM = "soft_lutpair595" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[26]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[26] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[26]),
        .O(awaddr_tmp[26]));
  (* SOFT_HLUTNM = "soft_lutpair594" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[27]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[27] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[27]),
        .O(awaddr_tmp[27]));
  (* SOFT_HLUTNM = "soft_lutpair595" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[28]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[28] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[28]),
        .O(awaddr_tmp[28]));
  (* SOFT_HLUTNM = "soft_lutpair594" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[29]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[29] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[29]),
        .O(awaddr_tmp[29]));
  (* SOFT_HLUTNM = "soft_lutpair593" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[30]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[30] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[30]),
        .O(awaddr_tmp[30]));
  (* SOFT_HLUTNM = "soft_lutpair592" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[31]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[31] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[31]),
        .O(awaddr_tmp[31]));
  (* SOFT_HLUTNM = "soft_lutpair593" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[32]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[32] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[32]),
        .O(awaddr_tmp[32]));
  (* SOFT_HLUTNM = "soft_lutpair592" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[33]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[33] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[33]),
        .O(awaddr_tmp[33]));
  (* SOFT_HLUTNM = "soft_lutpair591" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[34]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[34] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[34]),
        .O(awaddr_tmp[34]));
  (* SOFT_HLUTNM = "soft_lutpair590" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[35]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[35] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[35]),
        .O(awaddr_tmp[35]));
  (* SOFT_HLUTNM = "soft_lutpair591" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[36]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[36] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[36]),
        .O(awaddr_tmp[36]));
  (* SOFT_HLUTNM = "soft_lutpair590" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[37]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[37] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[37]),
        .O(awaddr_tmp[37]));
  (* SOFT_HLUTNM = "soft_lutpair589" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[38]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[38] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[38]),
        .O(awaddr_tmp[38]));
  (* SOFT_HLUTNM = "soft_lutpair588" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[39]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[39] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[39]),
        .O(awaddr_tmp[39]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[3]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[3] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[3]),
        .O(awaddr_tmp[3]));
  (* SOFT_HLUTNM = "soft_lutpair589" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[40]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[40] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[40]),
        .O(awaddr_tmp[40]));
  (* SOFT_HLUTNM = "soft_lutpair588" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[41]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[41] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[41]),
        .O(awaddr_tmp[41]));
  (* SOFT_HLUTNM = "soft_lutpair587" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[42]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[42] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[42]),
        .O(awaddr_tmp[42]));
  (* SOFT_HLUTNM = "soft_lutpair586" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[43]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[43] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[43]),
        .O(awaddr_tmp[43]));
  (* SOFT_HLUTNM = "soft_lutpair587" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[44]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[44] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[44]),
        .O(awaddr_tmp[44]));
  (* SOFT_HLUTNM = "soft_lutpair586" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[45]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[45] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[45]),
        .O(awaddr_tmp[45]));
  (* SOFT_HLUTNM = "soft_lutpair585" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[46]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[46] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[46]),
        .O(awaddr_tmp[46]));
  (* SOFT_HLUTNM = "soft_lutpair584" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[47]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[47] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[47]),
        .O(awaddr_tmp[47]));
  (* SOFT_HLUTNM = "soft_lutpair585" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[48]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[48] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[48]),
        .O(awaddr_tmp[48]));
  (* SOFT_HLUTNM = "soft_lutpair584" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[49]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[49] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[49]),
        .O(awaddr_tmp[49]));
  (* SOFT_HLUTNM = "soft_lutpair632" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[4]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[4] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[4]),
        .O(awaddr_tmp[4]));
  (* SOFT_HLUTNM = "soft_lutpair583" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[50]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[50] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[50]),
        .O(awaddr_tmp[50]));
  (* SOFT_HLUTNM = "soft_lutpair582" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[51]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[51] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[51]),
        .O(awaddr_tmp[51]));
  (* SOFT_HLUTNM = "soft_lutpair583" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[52]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[52] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[52]),
        .O(awaddr_tmp[52]));
  (* SOFT_HLUTNM = "soft_lutpair582" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[53]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[53] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[53]),
        .O(awaddr_tmp[53]));
  (* SOFT_HLUTNM = "soft_lutpair581" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[54]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[54] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[54]),
        .O(awaddr_tmp[54]));
  (* SOFT_HLUTNM = "soft_lutpair580" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[55]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[55] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[55]),
        .O(awaddr_tmp[55]));
  (* SOFT_HLUTNM = "soft_lutpair581" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[56]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[56] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[56]),
        .O(awaddr_tmp[56]));
  (* SOFT_HLUTNM = "soft_lutpair580" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[57]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[57] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[57]),
        .O(awaddr_tmp[57]));
  (* SOFT_HLUTNM = "soft_lutpair579" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[58]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[58] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[58]),
        .O(awaddr_tmp[58]));
  (* SOFT_HLUTNM = "soft_lutpair578" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[59]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[59] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[59]),
        .O(awaddr_tmp[59]));
  (* SOFT_HLUTNM = "soft_lutpair632" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[5]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[5] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[5]),
        .O(awaddr_tmp[5]));
  LUT4 #(
    .INIT(16'h956A)) 
    \could_multi_bursts.awaddr_buf[5]_i_3 
       (.I0(m_axi_gmem_AWADDR[2]),
        .I1(\could_multi_bursts.awlen_buf_reg[3]_0 [1]),
        .I2(\could_multi_bursts.awlen_buf_reg[3]_0 [0]),
        .I3(\could_multi_bursts.awlen_buf_reg[3]_0 [2]),
        .O(\could_multi_bursts.awaddr_buf[5]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \could_multi_bursts.awaddr_buf[5]_i_4 
       (.I0(m_axi_gmem_AWADDR[1]),
        .I1(\could_multi_bursts.awlen_buf_reg[3]_0 [0]),
        .I2(\could_multi_bursts.awlen_buf_reg[3]_0 [1]),
        .O(\could_multi_bursts.awaddr_buf[5]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \could_multi_bursts.awaddr_buf[5]_i_5 
       (.I0(m_axi_gmem_AWADDR[0]),
        .I1(\could_multi_bursts.awlen_buf_reg[3]_0 [0]),
        .O(\could_multi_bursts.awaddr_buf[5]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair579" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[60]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[60] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[60]),
        .O(awaddr_tmp[60]));
  (* SOFT_HLUTNM = "soft_lutpair578" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[61]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[61] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[61]),
        .O(awaddr_tmp[61]));
  (* SOFT_HLUTNM = "soft_lutpair577" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[62]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[62] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[62]),
        .O(awaddr_tmp[62]));
  (* SOFT_HLUTNM = "soft_lutpair577" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[63]_i_3 
       (.I0(\sect_addr_buf_reg_n_0_[63] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[63]),
        .O(awaddr_tmp[63]));
  LUT5 #(
    .INIT(32'h00000001)) 
    \could_multi_bursts.awaddr_buf[63]_i_5 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(\could_multi_bursts.loop_cnt_reg [3]),
        .I3(\could_multi_bursts.loop_cnt_reg [1]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .O(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair631" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[6]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[6] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[6]),
        .O(awaddr_tmp[6]));
  (* SOFT_HLUTNM = "soft_lutpair630" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[7]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[7] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[7]),
        .O(awaddr_tmp[7]));
  (* SOFT_HLUTNM = "soft_lutpair631" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[8]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[8] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[8]),
        .O(awaddr_tmp[8]));
  (* SOFT_HLUTNM = "soft_lutpair630" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[9]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[9] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[9]),
        .O(awaddr_tmp[9]));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.awaddr_buf[9]_i_3 
       (.I0(m_axi_gmem_AWADDR[4]),
        .I1(\could_multi_bursts.awlen_buf_reg[3]_0 [0]),
        .I2(\could_multi_bursts.awlen_buf_reg[3]_0 [1]),
        .I3(\could_multi_bursts.awlen_buf_reg[3]_0 [2]),
        .I4(\could_multi_bursts.awlen_buf_reg[3]_0 [3]),
        .O(\could_multi_bursts.awaddr_buf[9]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h95556AAA)) 
    \could_multi_bursts.awaddr_buf[9]_i_4 
       (.I0(m_axi_gmem_AWADDR[3]),
        .I1(\could_multi_bursts.awlen_buf_reg[3]_0 [0]),
        .I2(\could_multi_bursts.awlen_buf_reg[3]_0 [1]),
        .I3(\could_multi_bursts.awlen_buf_reg[3]_0 [2]),
        .I4(\could_multi_bursts.awlen_buf_reg[3]_0 [3]),
        .O(\could_multi_bursts.awaddr_buf[9]_i_4_n_0 ));
  FDRE \could_multi_bursts.awaddr_buf_reg[10] 
       (.C(ap_clk),
        .CE(push_1),
        .D(awaddr_tmp[10]),
        .Q(m_axi_gmem_AWADDR[7]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[11] 
       (.C(ap_clk),
        .CE(push_1),
        .D(awaddr_tmp[11]),
        .Q(m_axi_gmem_AWADDR[8]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[12] 
       (.C(ap_clk),
        .CE(push_1),
        .D(awaddr_tmp[12]),
        .Q(m_axi_gmem_AWADDR[9]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[13] 
       (.C(ap_clk),
        .CE(push_1),
        .D(awaddr_tmp[13]),
        .Q(m_axi_gmem_AWADDR[10]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[13]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[9]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[13]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[13]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[13]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[13]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,m_axi_gmem_AWADDR[8:7]}),
        .O(data1[13:10]),
        .S(m_axi_gmem_AWADDR[10:7]));
  FDRE \could_multi_bursts.awaddr_buf_reg[14] 
       (.C(ap_clk),
        .CE(push_1),
        .D(awaddr_tmp[14]),
        .Q(m_axi_gmem_AWADDR[11]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[15] 
       (.C(ap_clk),
        .CE(push_1),
        .D(awaddr_tmp[15]),
        .Q(m_axi_gmem_AWADDR[12]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[16] 
       (.C(ap_clk),
        .CE(push_1),
        .D(awaddr_tmp[16]),
        .Q(m_axi_gmem_AWADDR[13]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[17] 
       (.C(ap_clk),
        .CE(push_1),
        .D(awaddr_tmp[17]),
        .Q(m_axi_gmem_AWADDR[14]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[17]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[13]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[17]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[17]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[17]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[17]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[17:14]),
        .S(m_axi_gmem_AWADDR[14:11]));
  FDRE \could_multi_bursts.awaddr_buf_reg[18] 
       (.C(ap_clk),
        .CE(push_1),
        .D(awaddr_tmp[18]),
        .Q(m_axi_gmem_AWADDR[15]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[19] 
       (.C(ap_clk),
        .CE(push_1),
        .D(awaddr_tmp[19]),
        .Q(m_axi_gmem_AWADDR[16]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[20] 
       (.C(ap_clk),
        .CE(push_1),
        .D(awaddr_tmp[20]),
        .Q(m_axi_gmem_AWADDR[17]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[21] 
       (.C(ap_clk),
        .CE(push_1),
        .D(awaddr_tmp[21]),
        .Q(m_axi_gmem_AWADDR[18]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[21]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[17]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[21]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[21]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[21]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[21]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[21:18]),
        .S(m_axi_gmem_AWADDR[18:15]));
  FDRE \could_multi_bursts.awaddr_buf_reg[22] 
       (.C(ap_clk),
        .CE(push_1),
        .D(awaddr_tmp[22]),
        .Q(m_axi_gmem_AWADDR[19]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[23] 
       (.C(ap_clk),
        .CE(push_1),
        .D(awaddr_tmp[23]),
        .Q(m_axi_gmem_AWADDR[20]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[24] 
       (.C(ap_clk),
        .CE(push_1),
        .D(awaddr_tmp[24]),
        .Q(m_axi_gmem_AWADDR[21]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[25] 
       (.C(ap_clk),
        .CE(push_1),
        .D(awaddr_tmp[25]),
        .Q(m_axi_gmem_AWADDR[22]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[25]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[21]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[25]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[25]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[25]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[25]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[25:22]),
        .S(m_axi_gmem_AWADDR[22:19]));
  FDRE \could_multi_bursts.awaddr_buf_reg[26] 
       (.C(ap_clk),
        .CE(push_1),
        .D(awaddr_tmp[26]),
        .Q(m_axi_gmem_AWADDR[23]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[27] 
       (.C(ap_clk),
        .CE(push_1),
        .D(awaddr_tmp[27]),
        .Q(m_axi_gmem_AWADDR[24]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[28] 
       (.C(ap_clk),
        .CE(push_1),
        .D(awaddr_tmp[28]),
        .Q(m_axi_gmem_AWADDR[25]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[29] 
       (.C(ap_clk),
        .CE(push_1),
        .D(awaddr_tmp[29]),
        .Q(m_axi_gmem_AWADDR[26]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[29]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[25]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[29]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[29]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[29]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[29]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[29:26]),
        .S(m_axi_gmem_AWADDR[26:23]));
  FDRE \could_multi_bursts.awaddr_buf_reg[30] 
       (.C(ap_clk),
        .CE(push_1),
        .D(awaddr_tmp[30]),
        .Q(m_axi_gmem_AWADDR[27]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[31] 
       (.C(ap_clk),
        .CE(push_1),
        .D(awaddr_tmp[31]),
        .Q(m_axi_gmem_AWADDR[28]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[32] 
       (.C(ap_clk),
        .CE(push_1),
        .D(awaddr_tmp[32]),
        .Q(m_axi_gmem_AWADDR[29]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[33] 
       (.C(ap_clk),
        .CE(push_1),
        .D(awaddr_tmp[33]),
        .Q(m_axi_gmem_AWADDR[30]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[33]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[29]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[33]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[33]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[33]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[33]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[33:30]),
        .S(m_axi_gmem_AWADDR[30:27]));
  FDRE \could_multi_bursts.awaddr_buf_reg[34] 
       (.C(ap_clk),
        .CE(push_1),
        .D(awaddr_tmp[34]),
        .Q(m_axi_gmem_AWADDR[31]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[35] 
       (.C(ap_clk),
        .CE(push_1),
        .D(awaddr_tmp[35]),
        .Q(m_axi_gmem_AWADDR[32]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[36] 
       (.C(ap_clk),
        .CE(push_1),
        .D(awaddr_tmp[36]),
        .Q(m_axi_gmem_AWADDR[33]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[37] 
       (.C(ap_clk),
        .CE(push_1),
        .D(awaddr_tmp[37]),
        .Q(m_axi_gmem_AWADDR[34]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[37]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[33]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[37]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[37]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[37]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[37]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[37:34]),
        .S(m_axi_gmem_AWADDR[34:31]));
  FDRE \could_multi_bursts.awaddr_buf_reg[38] 
       (.C(ap_clk),
        .CE(push_1),
        .D(awaddr_tmp[38]),
        .Q(m_axi_gmem_AWADDR[35]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[39] 
       (.C(ap_clk),
        .CE(push_1),
        .D(awaddr_tmp[39]),
        .Q(m_axi_gmem_AWADDR[36]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[3] 
       (.C(ap_clk),
        .CE(push_1),
        .D(awaddr_tmp[3]),
        .Q(m_axi_gmem_AWADDR[0]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[40] 
       (.C(ap_clk),
        .CE(push_1),
        .D(awaddr_tmp[40]),
        .Q(m_axi_gmem_AWADDR[37]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[41] 
       (.C(ap_clk),
        .CE(push_1),
        .D(awaddr_tmp[41]),
        .Q(m_axi_gmem_AWADDR[38]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[41]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[37]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[41]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[41]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[41]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[41]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[41:38]),
        .S(m_axi_gmem_AWADDR[38:35]));
  FDRE \could_multi_bursts.awaddr_buf_reg[42] 
       (.C(ap_clk),
        .CE(push_1),
        .D(awaddr_tmp[42]),
        .Q(m_axi_gmem_AWADDR[39]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[43] 
       (.C(ap_clk),
        .CE(push_1),
        .D(awaddr_tmp[43]),
        .Q(m_axi_gmem_AWADDR[40]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[44] 
       (.C(ap_clk),
        .CE(push_1),
        .D(awaddr_tmp[44]),
        .Q(m_axi_gmem_AWADDR[41]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[45] 
       (.C(ap_clk),
        .CE(push_1),
        .D(awaddr_tmp[45]),
        .Q(m_axi_gmem_AWADDR[42]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[45]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[41]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[45]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[45]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[45]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[45]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[45:42]),
        .S(m_axi_gmem_AWADDR[42:39]));
  FDRE \could_multi_bursts.awaddr_buf_reg[46] 
       (.C(ap_clk),
        .CE(push_1),
        .D(awaddr_tmp[46]),
        .Q(m_axi_gmem_AWADDR[43]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[47] 
       (.C(ap_clk),
        .CE(push_1),
        .D(awaddr_tmp[47]),
        .Q(m_axi_gmem_AWADDR[44]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[48] 
       (.C(ap_clk),
        .CE(push_1),
        .D(awaddr_tmp[48]),
        .Q(m_axi_gmem_AWADDR[45]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[49] 
       (.C(ap_clk),
        .CE(push_1),
        .D(awaddr_tmp[49]),
        .Q(m_axi_gmem_AWADDR[46]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[49]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[45]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[49]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[49]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[49]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[49]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[49:46]),
        .S(m_axi_gmem_AWADDR[46:43]));
  FDRE \could_multi_bursts.awaddr_buf_reg[4] 
       (.C(ap_clk),
        .CE(push_1),
        .D(awaddr_tmp[4]),
        .Q(m_axi_gmem_AWADDR[1]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[50] 
       (.C(ap_clk),
        .CE(push_1),
        .D(awaddr_tmp[50]),
        .Q(m_axi_gmem_AWADDR[47]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[51] 
       (.C(ap_clk),
        .CE(push_1),
        .D(awaddr_tmp[51]),
        .Q(m_axi_gmem_AWADDR[48]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[52] 
       (.C(ap_clk),
        .CE(push_1),
        .D(awaddr_tmp[52]),
        .Q(m_axi_gmem_AWADDR[49]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[53] 
       (.C(ap_clk),
        .CE(push_1),
        .D(awaddr_tmp[53]),
        .Q(m_axi_gmem_AWADDR[50]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[53]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[49]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[53]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[53]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[53]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[53]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[53:50]),
        .S(m_axi_gmem_AWADDR[50:47]));
  FDRE \could_multi_bursts.awaddr_buf_reg[54] 
       (.C(ap_clk),
        .CE(push_1),
        .D(awaddr_tmp[54]),
        .Q(m_axi_gmem_AWADDR[51]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[55] 
       (.C(ap_clk),
        .CE(push_1),
        .D(awaddr_tmp[55]),
        .Q(m_axi_gmem_AWADDR[52]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[56] 
       (.C(ap_clk),
        .CE(push_1),
        .D(awaddr_tmp[56]),
        .Q(m_axi_gmem_AWADDR[53]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[57] 
       (.C(ap_clk),
        .CE(push_1),
        .D(awaddr_tmp[57]),
        .Q(m_axi_gmem_AWADDR[54]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[57]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[53]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[57]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[57]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[57]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[57]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[57:54]),
        .S(m_axi_gmem_AWADDR[54:51]));
  FDRE \could_multi_bursts.awaddr_buf_reg[58] 
       (.C(ap_clk),
        .CE(push_1),
        .D(awaddr_tmp[58]),
        .Q(m_axi_gmem_AWADDR[55]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[59] 
       (.C(ap_clk),
        .CE(push_1),
        .D(awaddr_tmp[59]),
        .Q(m_axi_gmem_AWADDR[56]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[5] 
       (.C(ap_clk),
        .CE(push_1),
        .D(awaddr_tmp[5]),
        .Q(m_axi_gmem_AWADDR[2]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[5]_i_2 
       (.CI(1'b0),
        .CO({\could_multi_bursts.awaddr_buf_reg[5]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[5]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[5]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[5]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({m_axi_gmem_AWADDR[2:0],1'b0}),
        .O({data1[5:3],\NLW_could_multi_bursts.awaddr_buf_reg[5]_i_2_O_UNCONNECTED [0]}),
        .S({\could_multi_bursts.awaddr_buf[5]_i_3_n_0 ,\could_multi_bursts.awaddr_buf[5]_i_4_n_0 ,\could_multi_bursts.awaddr_buf[5]_i_5_n_0 ,1'b0}));
  FDRE \could_multi_bursts.awaddr_buf_reg[60] 
       (.C(ap_clk),
        .CE(push_1),
        .D(awaddr_tmp[60]),
        .Q(m_axi_gmem_AWADDR[57]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[61] 
       (.C(ap_clk),
        .CE(push_1),
        .D(awaddr_tmp[61]),
        .Q(m_axi_gmem_AWADDR[58]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[61]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[57]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[61]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[61]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[61]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[61]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[61:58]),
        .S(m_axi_gmem_AWADDR[58:55]));
  FDRE \could_multi_bursts.awaddr_buf_reg[62] 
       (.C(ap_clk),
        .CE(push_1),
        .D(awaddr_tmp[62]),
        .Q(m_axi_gmem_AWADDR[59]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[63] 
       (.C(ap_clk),
        .CE(push_1),
        .D(awaddr_tmp[63]),
        .Q(m_axi_gmem_AWADDR[60]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[63]_i_6 
       (.CI(\could_multi_bursts.awaddr_buf_reg[61]_i_2_n_0 ),
        .CO({\NLW_could_multi_bursts.awaddr_buf_reg[63]_i_6_CO_UNCONNECTED [3:1],\could_multi_bursts.awaddr_buf_reg[63]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_could_multi_bursts.awaddr_buf_reg[63]_i_6_O_UNCONNECTED [3:2],data1[63:62]}),
        .S({1'b0,1'b0,m_axi_gmem_AWADDR[60:59]}));
  FDRE \could_multi_bursts.awaddr_buf_reg[6] 
       (.C(ap_clk),
        .CE(push_1),
        .D(awaddr_tmp[6]),
        .Q(m_axi_gmem_AWADDR[3]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[7] 
       (.C(ap_clk),
        .CE(push_1),
        .D(awaddr_tmp[7]),
        .Q(m_axi_gmem_AWADDR[4]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[8] 
       (.C(ap_clk),
        .CE(push_1),
        .D(awaddr_tmp[8]),
        .Q(m_axi_gmem_AWADDR[5]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[9] 
       (.C(ap_clk),
        .CE(push_1),
        .D(awaddr_tmp[9]),
        .Q(m_axi_gmem_AWADDR[6]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[9]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[5]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[9]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[9]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[9]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[9]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(m_axi_gmem_AWADDR[6:3]),
        .O(data1[9:6]),
        .S({m_axi_gmem_AWADDR[6:5],\could_multi_bursts.awaddr_buf[9]_i_3_n_0 ,\could_multi_bursts.awaddr_buf[9]_i_4_n_0 }));
  FDRE \could_multi_bursts.awlen_buf_reg[0] 
       (.C(ap_clk),
        .CE(push_1),
        .D(awlen_tmp[0]),
        .Q(\could_multi_bursts.awlen_buf_reg[3]_0 [0]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[1] 
       (.C(ap_clk),
        .CE(push_1),
        .D(awlen_tmp[1]),
        .Q(\could_multi_bursts.awlen_buf_reg[3]_0 [1]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[2] 
       (.C(ap_clk),
        .CE(push_1),
        .D(awlen_tmp[2]),
        .Q(\could_multi_bursts.awlen_buf_reg[3]_0 [2]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[3] 
       (.C(ap_clk),
        .CE(push_1),
        .D(awlen_tmp[3]),
        .Q(\could_multi_bursts.awlen_buf_reg[3]_0 [3]),
        .R(SR));
  FDRE \could_multi_bursts.last_sect_buf_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_equal_gen.fifo_burst_n_67 ),
        .Q(\could_multi_bursts.last_sect_buf_reg_n_0 ),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.loop_cnt[0]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair634" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \could_multi_bursts.loop_cnt[1]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair634" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \could_multi_bursts.loop_cnt[2]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [2]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair575" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \could_multi_bursts.loop_cnt[3]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [0]),
        .I2(\could_multi_bursts.loop_cnt_reg [1]),
        .I3(\could_multi_bursts.loop_cnt_reg [2]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair575" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.loop_cnt[4]_i_2 
       (.I0(\could_multi_bursts.loop_cnt_reg [4]),
        .I1(\could_multi_bursts.loop_cnt_reg [2]),
        .I2(\could_multi_bursts.loop_cnt_reg [1]),
        .I3(\could_multi_bursts.loop_cnt_reg [0]),
        .I4(\could_multi_bursts.loop_cnt_reg [3]),
        .O(p_0_in[4]));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(push_1),
        .D(p_0_in[0]),
        .Q(\could_multi_bursts.loop_cnt_reg [0]),
        .R(\bus_equal_gen.fifo_burst_n_2 ));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(push_1),
        .D(p_0_in[1]),
        .Q(\could_multi_bursts.loop_cnt_reg [1]),
        .R(\bus_equal_gen.fifo_burst_n_2 ));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(push_1),
        .D(p_0_in[2]),
        .Q(\could_multi_bursts.loop_cnt_reg [2]),
        .R(\bus_equal_gen.fifo_burst_n_2 ));
  FDRE \could_multi_bursts.loop_cnt_reg[3] 
       (.C(ap_clk),
        .CE(push_1),
        .D(p_0_in[3]),
        .Q(\could_multi_bursts.loop_cnt_reg [3]),
        .R(\bus_equal_gen.fifo_burst_n_2 ));
  FDRE \could_multi_bursts.loop_cnt_reg[4] 
       (.C(ap_clk),
        .CE(push_1),
        .D(p_0_in[4]),
        .Q(\could_multi_bursts.loop_cnt_reg [4]),
        .R(\bus_equal_gen.fifo_burst_n_2 ));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_resp_n_6),
        .Q(\could_multi_bursts.sect_handling_reg_n_0 ),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[10]_i_2 
       (.I0(\start_addr_reg_n_0_[10] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[10]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[10]_i_3 
       (.I0(\start_addr_reg_n_0_[9] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[10]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[10]_i_4 
       (.I0(\start_addr_reg_n_0_[8] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[10]_i_5 
       (.I0(\start_addr_reg_n_0_[7] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[10]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[14]_i_2 
       (.I0(\start_addr_reg_n_0_[14] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[14]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[14]_i_3 
       (.I0(\start_addr_reg_n_0_[13] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[14]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[14]_i_4 
       (.I0(\start_addr_reg_n_0_[12] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[14]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[14]_i_5 
       (.I0(\start_addr_reg_n_0_[11] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[14]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[18]_i_2 
       (.I0(\start_addr_reg_n_0_[18] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[18]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[18]_i_3 
       (.I0(\start_addr_reg_n_0_[17] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[18]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[18]_i_4 
       (.I0(\start_addr_reg_n_0_[16] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[18]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[18]_i_5 
       (.I0(\start_addr_reg_n_0_[15] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[18]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[22]_i_2 
       (.I0(\start_addr_reg_n_0_[22] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[22]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[22]_i_3 
       (.I0(\start_addr_reg_n_0_[21] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[22]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[22]_i_4 
       (.I0(\start_addr_reg_n_0_[20] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[22]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[22]_i_5 
       (.I0(\start_addr_reg_n_0_[19] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[22]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[26]_i_2 
       (.I0(\start_addr_reg_n_0_[26] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[26]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[26]_i_3 
       (.I0(\start_addr_reg_n_0_[25] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[26]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[26]_i_4 
       (.I0(\start_addr_reg_n_0_[24] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[26]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[26]_i_5 
       (.I0(\start_addr_reg_n_0_[23] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[26]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[30]_i_2 
       (.I0(\start_addr_reg_n_0_[30] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[30]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[30]_i_3 
       (.I0(\start_addr_reg_n_0_[29] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[30]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[30]_i_4 
       (.I0(\start_addr_reg_n_0_[28] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[30]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[30]_i_5 
       (.I0(\start_addr_reg_n_0_[27] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[30]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[34]_i_2 
       (.I0(\start_addr_reg_n_0_[31] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[34]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[6]_i_2 
       (.I0(\start_addr_reg_n_0_[6] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[6]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[6]_i_3 
       (.I0(\start_addr_reg_n_0_[5] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[6]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[6]_i_4 
       (.I0(\start_addr_reg_n_0_[4] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[6]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[6]_i_5 
       (.I0(\start_addr_reg_n_0_[3] ),
        .I1(\align_len_reg_n_0_[3] ),
        .O(\end_addr_buf[6]_i_5_n_0 ));
  FDRE \end_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[10]),
        .Q(\end_addr_buf_reg_n_0_[10] ),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_buf_reg[10]_i_1 
       (.CI(\end_addr_buf_reg[6]_i_1_n_0 ),
        .CO({\end_addr_buf_reg[10]_i_1_n_0 ,\end_addr_buf_reg[10]_i_1_n_1 ,\end_addr_buf_reg[10]_i_1_n_2 ,\end_addr_buf_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[10] ,\start_addr_reg_n_0_[9] ,\start_addr_reg_n_0_[8] ,\start_addr_reg_n_0_[7] }),
        .O(end_addr[10:7]),
        .S({\end_addr_buf[10]_i_2_n_0 ,\end_addr_buf[10]_i_3_n_0 ,\end_addr_buf[10]_i_4_n_0 ,\end_addr_buf[10]_i_5_n_0 }));
  FDRE \end_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[11]),
        .Q(\end_addr_buf_reg_n_0_[11] ),
        .R(SR));
  FDRE \end_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[12]),
        .Q(p_0_in0_in[0]),
        .R(SR));
  FDRE \end_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[13]),
        .Q(p_0_in0_in[1]),
        .R(SR));
  FDRE \end_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[14]),
        .Q(p_0_in0_in[2]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_buf_reg[14]_i_1 
       (.CI(\end_addr_buf_reg[10]_i_1_n_0 ),
        .CO({\end_addr_buf_reg[14]_i_1_n_0 ,\end_addr_buf_reg[14]_i_1_n_1 ,\end_addr_buf_reg[14]_i_1_n_2 ,\end_addr_buf_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[14] ,\start_addr_reg_n_0_[13] ,\start_addr_reg_n_0_[12] ,\start_addr_reg_n_0_[11] }),
        .O(end_addr[14:11]),
        .S({\end_addr_buf[14]_i_2_n_0 ,\end_addr_buf[14]_i_3_n_0 ,\end_addr_buf[14]_i_4_n_0 ,\end_addr_buf[14]_i_5_n_0 }));
  FDRE \end_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[15]),
        .Q(p_0_in0_in[3]),
        .R(SR));
  FDRE \end_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[16]),
        .Q(p_0_in0_in[4]),
        .R(SR));
  FDRE \end_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[17]),
        .Q(p_0_in0_in[5]),
        .R(SR));
  FDRE \end_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[18]),
        .Q(p_0_in0_in[6]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_buf_reg[18]_i_1 
       (.CI(\end_addr_buf_reg[14]_i_1_n_0 ),
        .CO({\end_addr_buf_reg[18]_i_1_n_0 ,\end_addr_buf_reg[18]_i_1_n_1 ,\end_addr_buf_reg[18]_i_1_n_2 ,\end_addr_buf_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[18] ,\start_addr_reg_n_0_[17] ,\start_addr_reg_n_0_[16] ,\start_addr_reg_n_0_[15] }),
        .O(end_addr[18:15]),
        .S({\end_addr_buf[18]_i_2_n_0 ,\end_addr_buf[18]_i_3_n_0 ,\end_addr_buf[18]_i_4_n_0 ,\end_addr_buf[18]_i_5_n_0 }));
  FDRE \end_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[19]),
        .Q(p_0_in0_in[7]),
        .R(SR));
  FDRE \end_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[20]),
        .Q(p_0_in0_in[8]),
        .R(SR));
  FDRE \end_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[21]),
        .Q(p_0_in0_in[9]),
        .R(SR));
  FDRE \end_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[22]),
        .Q(p_0_in0_in[10]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_buf_reg[22]_i_1 
       (.CI(\end_addr_buf_reg[18]_i_1_n_0 ),
        .CO({\end_addr_buf_reg[22]_i_1_n_0 ,\end_addr_buf_reg[22]_i_1_n_1 ,\end_addr_buf_reg[22]_i_1_n_2 ,\end_addr_buf_reg[22]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[22] ,\start_addr_reg_n_0_[21] ,\start_addr_reg_n_0_[20] ,\start_addr_reg_n_0_[19] }),
        .O(end_addr[22:19]),
        .S({\end_addr_buf[22]_i_2_n_0 ,\end_addr_buf[22]_i_3_n_0 ,\end_addr_buf[22]_i_4_n_0 ,\end_addr_buf[22]_i_5_n_0 }));
  FDRE \end_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[23]),
        .Q(p_0_in0_in[11]),
        .R(SR));
  FDRE \end_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[24]),
        .Q(p_0_in0_in[12]),
        .R(SR));
  FDRE \end_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[25]),
        .Q(p_0_in0_in[13]),
        .R(SR));
  FDRE \end_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[26]),
        .Q(p_0_in0_in[14]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_buf_reg[26]_i_1 
       (.CI(\end_addr_buf_reg[22]_i_1_n_0 ),
        .CO({\end_addr_buf_reg[26]_i_1_n_0 ,\end_addr_buf_reg[26]_i_1_n_1 ,\end_addr_buf_reg[26]_i_1_n_2 ,\end_addr_buf_reg[26]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[26] ,\start_addr_reg_n_0_[25] ,\start_addr_reg_n_0_[24] ,\start_addr_reg_n_0_[23] }),
        .O(end_addr[26:23]),
        .S({\end_addr_buf[26]_i_2_n_0 ,\end_addr_buf[26]_i_3_n_0 ,\end_addr_buf[26]_i_4_n_0 ,\end_addr_buf[26]_i_5_n_0 }));
  FDRE \end_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[27]),
        .Q(p_0_in0_in[15]),
        .R(SR));
  FDRE \end_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[28]),
        .Q(p_0_in0_in[16]),
        .R(SR));
  FDRE \end_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[29]),
        .Q(p_0_in0_in[17]),
        .R(SR));
  FDRE \end_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[30]),
        .Q(p_0_in0_in[18]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_buf_reg[30]_i_1 
       (.CI(\end_addr_buf_reg[26]_i_1_n_0 ),
        .CO({\end_addr_buf_reg[30]_i_1_n_0 ,\end_addr_buf_reg[30]_i_1_n_1 ,\end_addr_buf_reg[30]_i_1_n_2 ,\end_addr_buf_reg[30]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[30] ,\start_addr_reg_n_0_[29] ,\start_addr_reg_n_0_[28] ,\start_addr_reg_n_0_[27] }),
        .O(end_addr[30:27]),
        .S({\end_addr_buf[30]_i_2_n_0 ,\end_addr_buf[30]_i_3_n_0 ,\end_addr_buf[30]_i_4_n_0 ,\end_addr_buf[30]_i_5_n_0 }));
  FDRE \end_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[31]),
        .Q(p_0_in0_in[19]),
        .R(SR));
  FDRE \end_addr_buf_reg[32] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[32]),
        .Q(p_0_in0_in[20]),
        .R(SR));
  FDRE \end_addr_buf_reg[33] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[33]),
        .Q(p_0_in0_in[21]),
        .R(SR));
  FDRE \end_addr_buf_reg[34] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[34]),
        .Q(p_0_in0_in[22]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_buf_reg[34]_i_1 
       (.CI(\end_addr_buf_reg[30]_i_1_n_0 ),
        .CO({\end_addr_buf_reg[34]_i_1_n_0 ,\end_addr_buf_reg[34]_i_1_n_1 ,\end_addr_buf_reg[34]_i_1_n_2 ,\end_addr_buf_reg[34]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\start_addr_reg_n_0_[31] }),
        .O(end_addr[34:31]),
        .S({\start_addr_reg_n_0_[34] ,\start_addr_reg_n_0_[33] ,\start_addr_reg_n_0_[32] ,\end_addr_buf[34]_i_2_n_0 }));
  FDRE \end_addr_buf_reg[35] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[35]),
        .Q(p_0_in0_in[23]),
        .R(SR));
  FDRE \end_addr_buf_reg[36] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[36]),
        .Q(p_0_in0_in[24]),
        .R(SR));
  FDRE \end_addr_buf_reg[37] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[37]),
        .Q(p_0_in0_in[25]),
        .R(SR));
  FDRE \end_addr_buf_reg[38] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[38]),
        .Q(p_0_in0_in[26]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_buf_reg[38]_i_1 
       (.CI(\end_addr_buf_reg[34]_i_1_n_0 ),
        .CO({\end_addr_buf_reg[38]_i_1_n_0 ,\end_addr_buf_reg[38]_i_1_n_1 ,\end_addr_buf_reg[38]_i_1_n_2 ,\end_addr_buf_reg[38]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(end_addr[38:35]),
        .S({\start_addr_reg_n_0_[38] ,\start_addr_reg_n_0_[37] ,\start_addr_reg_n_0_[36] ,\start_addr_reg_n_0_[35] }));
  FDRE \end_addr_buf_reg[39] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[39]),
        .Q(p_0_in0_in[27]),
        .R(SR));
  FDRE \end_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[3]),
        .Q(\end_addr_buf_reg_n_0_[3] ),
        .R(SR));
  FDRE \end_addr_buf_reg[40] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[40]),
        .Q(p_0_in0_in[28]),
        .R(SR));
  FDRE \end_addr_buf_reg[41] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[41]),
        .Q(p_0_in0_in[29]),
        .R(SR));
  FDRE \end_addr_buf_reg[42] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[42]),
        .Q(p_0_in0_in[30]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_buf_reg[42]_i_1 
       (.CI(\end_addr_buf_reg[38]_i_1_n_0 ),
        .CO({\end_addr_buf_reg[42]_i_1_n_0 ,\end_addr_buf_reg[42]_i_1_n_1 ,\end_addr_buf_reg[42]_i_1_n_2 ,\end_addr_buf_reg[42]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(end_addr[42:39]),
        .S({\start_addr_reg_n_0_[42] ,\start_addr_reg_n_0_[41] ,\start_addr_reg_n_0_[40] ,\start_addr_reg_n_0_[39] }));
  FDRE \end_addr_buf_reg[43] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[43]),
        .Q(p_0_in0_in[31]),
        .R(SR));
  FDRE \end_addr_buf_reg[44] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[44]),
        .Q(p_0_in0_in[32]),
        .R(SR));
  FDRE \end_addr_buf_reg[45] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[45]),
        .Q(p_0_in0_in[33]),
        .R(SR));
  FDRE \end_addr_buf_reg[46] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[46]),
        .Q(p_0_in0_in[34]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_buf_reg[46]_i_1 
       (.CI(\end_addr_buf_reg[42]_i_1_n_0 ),
        .CO({\end_addr_buf_reg[46]_i_1_n_0 ,\end_addr_buf_reg[46]_i_1_n_1 ,\end_addr_buf_reg[46]_i_1_n_2 ,\end_addr_buf_reg[46]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(end_addr[46:43]),
        .S({\start_addr_reg_n_0_[46] ,\start_addr_reg_n_0_[45] ,\start_addr_reg_n_0_[44] ,\start_addr_reg_n_0_[43] }));
  FDRE \end_addr_buf_reg[47] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[47]),
        .Q(p_0_in0_in[35]),
        .R(SR));
  FDRE \end_addr_buf_reg[48] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[48]),
        .Q(p_0_in0_in[36]),
        .R(SR));
  FDRE \end_addr_buf_reg[49] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[49]),
        .Q(p_0_in0_in[37]),
        .R(SR));
  FDRE \end_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[4]),
        .Q(\end_addr_buf_reg_n_0_[4] ),
        .R(SR));
  FDRE \end_addr_buf_reg[50] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[50]),
        .Q(p_0_in0_in[38]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_buf_reg[50]_i_1 
       (.CI(\end_addr_buf_reg[46]_i_1_n_0 ),
        .CO({\end_addr_buf_reg[50]_i_1_n_0 ,\end_addr_buf_reg[50]_i_1_n_1 ,\end_addr_buf_reg[50]_i_1_n_2 ,\end_addr_buf_reg[50]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(end_addr[50:47]),
        .S({\start_addr_reg_n_0_[50] ,\start_addr_reg_n_0_[49] ,\start_addr_reg_n_0_[48] ,\start_addr_reg_n_0_[47] }));
  FDRE \end_addr_buf_reg[51] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[51]),
        .Q(p_0_in0_in[39]),
        .R(SR));
  FDRE \end_addr_buf_reg[52] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[52]),
        .Q(p_0_in0_in[40]),
        .R(SR));
  FDRE \end_addr_buf_reg[53] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[53]),
        .Q(p_0_in0_in[41]),
        .R(SR));
  FDRE \end_addr_buf_reg[54] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[54]),
        .Q(p_0_in0_in[42]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_buf_reg[54]_i_1 
       (.CI(\end_addr_buf_reg[50]_i_1_n_0 ),
        .CO({\end_addr_buf_reg[54]_i_1_n_0 ,\end_addr_buf_reg[54]_i_1_n_1 ,\end_addr_buf_reg[54]_i_1_n_2 ,\end_addr_buf_reg[54]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(end_addr[54:51]),
        .S({\start_addr_reg_n_0_[54] ,\start_addr_reg_n_0_[53] ,\start_addr_reg_n_0_[52] ,\start_addr_reg_n_0_[51] }));
  FDRE \end_addr_buf_reg[55] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[55]),
        .Q(p_0_in0_in[43]),
        .R(SR));
  FDRE \end_addr_buf_reg[56] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[56]),
        .Q(p_0_in0_in[44]),
        .R(SR));
  FDRE \end_addr_buf_reg[57] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[57]),
        .Q(p_0_in0_in[45]),
        .R(SR));
  FDRE \end_addr_buf_reg[58] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[58]),
        .Q(p_0_in0_in[46]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_buf_reg[58]_i_1 
       (.CI(\end_addr_buf_reg[54]_i_1_n_0 ),
        .CO({\end_addr_buf_reg[58]_i_1_n_0 ,\end_addr_buf_reg[58]_i_1_n_1 ,\end_addr_buf_reg[58]_i_1_n_2 ,\end_addr_buf_reg[58]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(end_addr[58:55]),
        .S({\start_addr_reg_n_0_[58] ,\start_addr_reg_n_0_[57] ,\start_addr_reg_n_0_[56] ,\start_addr_reg_n_0_[55] }));
  FDRE \end_addr_buf_reg[59] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[59]),
        .Q(p_0_in0_in[47]),
        .R(SR));
  FDRE \end_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[5]),
        .Q(\end_addr_buf_reg_n_0_[5] ),
        .R(SR));
  FDRE \end_addr_buf_reg[60] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[60]),
        .Q(p_0_in0_in[48]),
        .R(SR));
  FDRE \end_addr_buf_reg[61] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[61]),
        .Q(p_0_in0_in[49]),
        .R(SR));
  FDRE \end_addr_buf_reg[62] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[62]),
        .Q(p_0_in0_in[50]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_buf_reg[62]_i_1 
       (.CI(\end_addr_buf_reg[58]_i_1_n_0 ),
        .CO({\end_addr_buf_reg[62]_i_1_n_0 ,\end_addr_buf_reg[62]_i_1_n_1 ,\end_addr_buf_reg[62]_i_1_n_2 ,\end_addr_buf_reg[62]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(end_addr[62:59]),
        .S({\start_addr_reg_n_0_[62] ,\start_addr_reg_n_0_[61] ,\start_addr_reg_n_0_[60] ,\start_addr_reg_n_0_[59] }));
  FDRE \end_addr_buf_reg[63] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[63]),
        .Q(p_0_in0_in[51]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_buf_reg[63]_i_1 
       (.CI(\end_addr_buf_reg[62]_i_1_n_0 ),
        .CO(\NLW_end_addr_buf_reg[63]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_end_addr_buf_reg[63]_i_1_O_UNCONNECTED [3:1],end_addr[63]}),
        .S({1'b0,1'b0,1'b0,\start_addr_reg_n_0_[63] }));
  FDRE \end_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[6]),
        .Q(\end_addr_buf_reg_n_0_[6] ),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_buf_reg[6]_i_1 
       (.CI(1'b0),
        .CO({\end_addr_buf_reg[6]_i_1_n_0 ,\end_addr_buf_reg[6]_i_1_n_1 ,\end_addr_buf_reg[6]_i_1_n_2 ,\end_addr_buf_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[6] ,\start_addr_reg_n_0_[5] ,\start_addr_reg_n_0_[4] ,\start_addr_reg_n_0_[3] }),
        .O(end_addr[6:3]),
        .S({\end_addr_buf[6]_i_2_n_0 ,\end_addr_buf[6]_i_3_n_0 ,\end_addr_buf[6]_i_4_n_0 ,\end_addr_buf[6]_i_5_n_0 }));
  FDRE \end_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[7]),
        .Q(\end_addr_buf_reg_n_0_[7] ),
        .R(SR));
  FDRE \end_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[8]),
        .Q(\end_addr_buf_reg_n_0_[8] ),
        .R(SR));
  FDRE \end_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[9]),
        .Q(\end_addr_buf_reg_n_0_[9] ),
        .R(SR));
  design_1_mem_write_top_rfi_C_0_0_mem_write_top_rfi_C_gmem_m_axi_fifo__parameterized1 fifo_resp
       (.SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\could_multi_bursts.awaddr_buf_reg[3] (\could_multi_bursts.awaddr_buf_reg[3]_0 ),
        .\could_multi_bursts.awaddr_buf_reg[3]_0 (AWVALID_Dummy),
        .\could_multi_bursts.sect_handling_reg (fifo_resp_n_6),
        .\could_multi_bursts.sect_handling_reg_0 (\could_multi_bursts.sect_handling_reg_n_0 ),
        .\could_multi_bursts.sect_handling_reg_1 (\bus_equal_gen.fifo_burst_n_61 ),
        .\could_multi_bursts.sect_handling_reg_2 (wreq_handling_reg_n_0),
        .fifo_burst_ready(fifo_burst_ready),
        .fifo_resp_ready(fifo_resp_ready),
        .invalid_len_event_reg2(invalid_len_event_reg2),
        .invalid_len_event_reg2_reg(fifo_resp_n_1),
        .m_axi_gmem_BVALID(m_axi_gmem_BVALID),
        .next_resp(next_resp),
        .next_resp0(next_resp0),
        .next_resp_reg(full_n_reg),
        .push(push_1),
        .push_0(push_0),
        .push_1(push),
        .\q_reg[1]_0 (\could_multi_bursts.last_sect_buf_reg_n_0 ));
  design_1_mem_write_top_rfi_C_0_0_mem_write_top_rfi_C_gmem_m_axi_fifo__parameterized2 fifo_resp_to_user
       (.CO(CO),
        .D({fifo_resp_to_user_n_2,fifo_resp_to_user_n_3,fifo_resp_to_user_n_4,fifo_resp_to_user_n_5,fifo_resp_to_user_n_6,fifo_resp_to_user_n_7,fifo_resp_to_user_n_8,fifo_resp_to_user_n_9,fifo_resp_to_user_n_10,fifo_resp_to_user_n_11,fifo_resp_to_user_n_12,fifo_resp_to_user_n_13,fifo_resp_to_user_n_14,fifo_resp_to_user_n_15,fifo_resp_to_user_n_16,fifo_resp_to_user_n_17,fifo_resp_to_user_n_18,fifo_resp_to_user_n_19,fifo_resp_to_user_n_20,fifo_resp_to_user_n_21,fifo_resp_to_user_n_22,fifo_resp_to_user_n_23,fifo_resp_to_user_n_24,fifo_resp_to_user_n_25,fifo_resp_to_user_n_26,fifo_resp_to_user_n_27,fifo_resp_to_user_n_28,fifo_resp_to_user_n_29,fifo_resp_to_user_n_30,fifo_resp_to_user_n_31,fifo_resp_to_user_n_32,fifo_resp_to_user_n_33,fifo_resp_to_user_n_34,fifo_resp_to_user_n_35,fifo_resp_to_user_n_36,fifo_resp_to_user_n_37,fifo_resp_to_user_n_38,fifo_resp_to_user_n_39,fifo_resp_to_user_n_40,fifo_resp_to_user_n_41,fifo_resp_to_user_n_42,fifo_resp_to_user_n_43,fifo_resp_to_user_n_44,fifo_resp_to_user_n_45,fifo_resp_to_user_n_46,fifo_resp_to_user_n_47,fifo_resp_to_user_n_48,fifo_resp_to_user_n_49,fifo_resp_to_user_n_50,fifo_resp_to_user_n_51,fifo_resp_to_user_n_52,fifo_resp_to_user_n_53,fifo_resp_to_user_n_54,fifo_resp_to_user_n_55,fifo_resp_to_user_n_56,fifo_resp_to_user_n_57,fifo_resp_to_user_n_58,fifo_resp_to_user_n_59,fifo_resp_to_user_n_60,fifo_resp_to_user_n_61,fifo_resp_to_user_n_62,fifo_resp_to_user_n_63,fifo_resp_to_user_n_64,fifo_resp_to_user_n_65}),
        .E(E),
        .Q(Q),
        .SR(SR),
        .and_ln58_10_reg_2324(and_ln58_10_reg_2324),
        .and_ln58_11_reg_2340(and_ln58_11_reg_2340),
        .and_ln58_1_reg_2126(and_ln58_1_reg_2126),
        .and_ln58_2_reg_2148(and_ln58_2_reg_2148),
        .and_ln58_3_reg_2170(and_ln58_3_reg_2170),
        .\and_ln58_3_reg_2170_reg[0] (\and_ln58_3_reg_2170_reg[0] ),
        .\and_ln58_3_reg_2170_reg[0]_0 (\and_ln58_3_reg_2170_reg[0]_0 ),
        .\and_ln58_3_reg_2170_reg[0]_1 (\and_ln58_3_reg_2170_reg[0]_1 ),
        .\and_ln58_3_reg_2170_reg[0]_2 (rs_wreq_n_21),
        .and_ln58_4_reg_2192(and_ln58_4_reg_2192),
        .\and_ln58_4_reg_2192_reg[0] (fifo_resp_to_user_n_84),
        .\and_ln58_4_reg_2192_reg[0]_0 (fifo_resp_to_user_n_90),
        .\and_ln58_4_reg_2192_reg[0]_1 (\and_ln58_4_reg_2192_reg[0] ),
        .\and_ln58_4_reg_2192_reg[0]_2 (\and_ln58_4_reg_2192_reg[0]_0 ),
        .\and_ln58_4_reg_2192_reg[0]_3 (buff_wdata_n_0),
        .\and_ln58_4_reg_2192_reg[0]_4 (rs_wreq_n_13),
        .and_ln58_5_reg_2214(and_ln58_5_reg_2214),
        .\and_ln58_5_reg_2214_reg[0] (\and_ln58_5_reg_2214_reg[0] ),
        .\and_ln58_5_reg_2214_reg[0]_0 (\and_ln58_5_reg_2214_reg[0]_0 ),
        .\and_ln58_5_reg_2214_reg[0]_1 (\and_ln58_5_reg_2214_reg[0]_1 ),
        .\and_ln58_5_reg_2214_reg[0]_2 (rs_wreq_n_19),
        .and_ln58_6_reg_2236(and_ln58_6_reg_2236),
        .\and_ln58_6_reg_2236_reg[0] (\and_ln58_6_reg_2236_reg[0] ),
        .and_ln58_7_reg_2258(and_ln58_7_reg_2258),
        .and_ln58_8_reg_2280(and_ln58_8_reg_2280),
        .and_ln58_9_reg_2302(and_ln58_9_reg_2302),
        .and_ln58_reg_2104(and_ln58_reg_2104),
        .\ap_CS_fsm_reg[10] (\ap_CS_fsm_reg[10] ),
        .\ap_CS_fsm_reg[10]_0 (\ap_CS_fsm_reg[10]_0 ),
        .\ap_CS_fsm_reg[1] (rs_wreq_n_0),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[13] ),
        .\ap_CS_fsm_reg[2]_0 (rs_wreq_n_29),
        .\ap_CS_fsm_reg[3] (D[2:1]),
        .\ap_CS_fsm_reg[3]_0 (\icmp_ln59_7_reg_2262_reg[0] ),
        .\ap_CS_fsm_reg[3]_1 (rs_wreq_n_37),
        .ap_NS_fsm2(ap_NS_fsm2),
        .ap_block_pp0_stage0_11001(ap_block_pp0_stage0_11001),
        .ap_block_pp0_stage3_110011(ap_block_pp0_stage3_110011),
        .ap_block_pp0_stage4_110011(ap_block_pp0_stage4_110011),
        .ap_block_pp0_stage5_110011(ap_block_pp0_stage5_110011),
        .ap_block_pp0_stage6_110011(ap_block_pp0_stage6_110011),
        .ap_clk(ap_clk),
        .ap_condition_1104(ap_condition_1104),
        .ap_condition_1110(ap_condition_1110),
        .ap_condition_1116(ap_condition_1116),
        .ap_condition_1122(ap_condition_1122),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .ap_enable_reg_pp0_iter0_reg_0(ap_enable_reg_pp0_iter0_reg_0),
        .ap_enable_reg_pp0_iter0_reg_1(fifo_resp_to_user_n_75),
        .ap_enable_reg_pp0_iter0_reg_2(fifo_resp_to_user_n_100),
        .ap_enable_reg_pp0_iter0_reg_3(ap_enable_reg_pp0_iter0_reg_2),
        .ap_enable_reg_pp0_iter0_reg_4(ap_enable_reg_pp0_iter0_reg_5),
        .ap_enable_reg_pp0_iter0_reg_5(ap_enable_reg_pp0_iter0_reg_6),
        .ap_enable_reg_pp0_iter0_reg_6(ap_enable_reg_pp0_iter0_reg_7),
        .ap_enable_reg_pp0_iter10(ap_enable_reg_pp0_iter10),
        .ap_enable_reg_pp0_iter1_reg(\ap_CS_fsm_reg[12] ),
        .ap_phi_reg_pp0_iter0_retval_0_i53_reg_601(ap_phi_reg_pp0_iter0_retval_0_i53_reg_601),
        .ap_phi_reg_pp0_iter0_retval_0_i67_reg_614(ap_phi_reg_pp0_iter0_retval_0_i67_reg_614),
        .ap_phi_reg_pp0_iter0_retval_0_i81_reg_627(ap_phi_reg_pp0_iter0_retval_0_i81_reg_627),
        .ap_phi_reg_pp0_iter0_retval_0_i95_reg_640(ap_phi_reg_pp0_iter0_retval_0_i95_reg_640),
        .ap_rst_n(ap_rst_n),
        .current_factor_10(current_factor_10),
        .\current_factor_1_reg[0] (\current_factor_1_reg[0] ),
        .current_factor_20(current_factor_20),
        .\current_factor_2_reg[0] (\current_factor_2_reg[0] ),
        .current_factor_30(current_factor_30),
        .\current_factor_3_reg[0] (\current_factor_3_reg[0] ),
        .current_factor_40(current_factor_40),
        .\current_factor_4_reg[0] (\current_factor_4_reg[0] ),
        .current_rate_1(current_rate_1),
        .\current_rate_1_reg[0] (\ap_CS_fsm_reg[12]_0 [7:1]),
        .\current_rate_1_reg[0]_0 (rs_wreq_n_25),
        .\current_rate_1_reg[31] (\current_rate_1_reg[31] ),
        .current_rate_2(current_rate_2),
        .\current_rate_2_reg[31] (\current_rate_2_reg[31] ),
        .current_rate_3(current_rate_3),
        .\current_rate_3_reg[31] (\current_rate_3_reg[31] ),
        .current_rate_4(current_rate_4),
        .empty_n_reg_0(empty_n_reg),
        .empty_n_reg_1(fifo_resp_to_user_n_97),
        .empty_n_reg_2(fifo_resp_to_user_n_99),
        .empty_n_reg_3(fifo_resp_to_user_n_101),
        .filtered_im_0_o_stream_TVALID_int_regslice(filtered_im_0_o_stream_TVALID_int_regslice),
        .filtered_real_0_o_stream_TDATA_int_regslice(filtered_real_0_o_stream_TDATA_int_regslice),
        .full_n_reg_0(full_n_reg),
        .full_n_reg_1(buff_wdata_n_155),
        .full_n_reg_2(buff_wdata_n_74),
        .gmem_AWADDR1160_out(gmem_AWADDR1160_out),
        .icmp_ln59_10_reg_2328(icmp_ln59_10_reg_2328),
        .icmp_ln59_11_reg_2344(icmp_ln59_11_reg_2344),
        .icmp_ln59_1_reg_2130(icmp_ln59_1_reg_2130),
        .icmp_ln59_2_reg_2152(icmp_ln59_2_reg_2152),
        .\icmp_ln59_2_reg_2152_reg[0] (\icmp_ln59_2_reg_2152_reg[0] ),
        .icmp_ln59_3_fu_1059_p2(icmp_ln59_3_fu_1059_p2),
        .icmp_ln59_3_reg_2174(icmp_ln59_3_reg_2174),
        .\icmp_ln59_3_reg_2174_reg[0] (\icmp_ln59_3_reg_2174_reg[0] ),
        .icmp_ln59_4_fu_1164_p2(icmp_ln59_4_fu_1164_p2),
        .icmp_ln59_4_reg_2196(icmp_ln59_4_reg_2196),
        .\icmp_ln59_4_reg_2196_reg[0] (\icmp_ln59_4_reg_2196_reg[0] ),
        .icmp_ln59_5_fu_1269_p2(icmp_ln59_5_fu_1269_p2),
        .icmp_ln59_5_reg_2218(icmp_ln59_5_reg_2218),
        .\icmp_ln59_5_reg_2218_reg[0] (\icmp_ln59_5_reg_2218_reg[0] ),
        .\icmp_ln59_5_reg_2218_reg[0]_0 (\icmp_ln59_5_reg_2218_reg[0]_0 ),
        .icmp_ln59_6_fu_1374_p2(icmp_ln59_6_fu_1374_p2),
        .icmp_ln59_6_reg_2240(icmp_ln59_6_reg_2240),
        .\icmp_ln59_6_reg_2240_reg[0] (\icmp_ln59_6_reg_2240_reg[0] ),
        .\icmp_ln59_6_reg_2240_reg[0]_0 (\icmp_ln59_6_reg_2240_reg[0]_0 ),
        .\icmp_ln59_6_reg_2240_reg[0]_1 (\icmp_ln59_6_reg_2240_reg[0]_1 ),
        .icmp_ln59_7_reg_2262(icmp_ln59_7_reg_2262),
        .icmp_ln59_8_reg_2284(icmp_ln59_8_reg_2284),
        .icmp_ln59_9_reg_2306(icmp_ln59_9_reg_2306),
        .icmp_ln59_reg_2108(icmp_ln59_reg_2108),
        .mad_I_o_stream_TVALID_int_regslice(mad_I_o_stream_TVALID_int_regslice),
        .mad_R_o_stream_TREADY_int_regslice(mad_R_o_stream_TREADY_int_regslice),
        .mad_R_o_stream_TVALID_int_regslice(mad_R_o_stream_TVALID_int_regslice),
        .mem_reg_i_202_0(mem_reg_i_202),
        .mem_reg_i_207(buff_wdata_n_170),
        .mem_reg_i_207_0(\ap_CS_fsm_reg[11] ),
        .mem_reg_i_207_1(buff_wdata_n_179),
        .mem_reg_i_541(mem_reg_i_541),
        .mem_reg_i_541_0(buff_wdata_n_181),
        .mem_reg_i_541_1(mem_reg_i_541_0),
        .mem_reg_i_541_2(buff_wdata_n_168),
        .p_161_in(p_161_in),
        .p_169_in(p_169_in),
        .p_171_in(p_171_in),
        .p_177_in(p_177_in),
        .p_185_in(p_185_in),
        .p_198_in(p_198_in),
        .p_200_in(p_200_in),
        .p_206_in(p_206_in),
        .p_207_in(p_207_in),
        .p_212_in(p_212_in),
        .p_52_in(p_52_in),
        .p_53_in(p_53_in),
        .p_54_in(p_54_in),
        .p_55_in(p_55_in),
        .p_56_in(p_56_in),
        .push(push),
        .\q_tmp_reg[0] (\q_tmp_reg[0] ),
        .\q_tmp_reg[0]_0 (\q_tmp_reg[0]_0 ),
        .\q_tmp_reg[0]_1 (\q_tmp_reg[0]_1 ),
        .\q_tmp_reg[0]_2 (\q_tmp_reg[0]_2 ),
        .\q_tmp_reg[10] (\q_tmp_reg[10] ),
        .\q_tmp_reg[10]_0 (\q_tmp_reg[10]_0 ),
        .\q_tmp_reg[10]_1 (\q_tmp_reg[10]_1 ),
        .\q_tmp_reg[11] (\q_tmp_reg[11] ),
        .\q_tmp_reg[11]_0 (\q_tmp_reg[11]_0 ),
        .\q_tmp_reg[11]_1 (\q_tmp_reg[11]_1 ),
        .\q_tmp_reg[12] (\q_tmp_reg[12] ),
        .\q_tmp_reg[12]_0 (\q_tmp_reg[12]_0 ),
        .\q_tmp_reg[12]_1 (\q_tmp_reg[12]_1 ),
        .\q_tmp_reg[13] (\q_tmp_reg[13] ),
        .\q_tmp_reg[13]_0 (\q_tmp_reg[13]_0 ),
        .\q_tmp_reg[13]_1 (\q_tmp_reg[13]_1 ),
        .\q_tmp_reg[14] (\q_tmp_reg[14] ),
        .\q_tmp_reg[14]_0 (\q_tmp_reg[14]_0 ),
        .\q_tmp_reg[14]_1 (\q_tmp_reg[14]_1 ),
        .\q_tmp_reg[15] (\q_tmp_reg[15] ),
        .\q_tmp_reg[15]_0 (\q_tmp_reg[15]_0 ),
        .\q_tmp_reg[15]_1 (\q_tmp_reg[15]_1 ),
        .\q_tmp_reg[16] (\q_tmp_reg[16] ),
        .\q_tmp_reg[16]_0 (\q_tmp_reg[16]_0 ),
        .\q_tmp_reg[16]_1 (\q_tmp_reg[16]_1 ),
        .\q_tmp_reg[17] (\q_tmp_reg[17] ),
        .\q_tmp_reg[17]_0 (\q_tmp_reg[17]_0 ),
        .\q_tmp_reg[17]_1 (\q_tmp_reg[17]_1 ),
        .\q_tmp_reg[18] (\q_tmp_reg[18] ),
        .\q_tmp_reg[18]_0 (\q_tmp_reg[18]_0 ),
        .\q_tmp_reg[18]_1 (\q_tmp_reg[18]_1 ),
        .\q_tmp_reg[19] (\q_tmp_reg[19] ),
        .\q_tmp_reg[19]_0 (\q_tmp_reg[19]_0 ),
        .\q_tmp_reg[19]_1 (\q_tmp_reg[19]_1 ),
        .\q_tmp_reg[1] (\q_tmp_reg[1] ),
        .\q_tmp_reg[1]_0 (\q_tmp_reg[1]_0 ),
        .\q_tmp_reg[1]_1 (\q_tmp_reg[1]_1 ),
        .\q_tmp_reg[20] (\q_tmp_reg[20] ),
        .\q_tmp_reg[20]_0 (\q_tmp_reg[20]_0 ),
        .\q_tmp_reg[20]_1 (\q_tmp_reg[20]_1 ),
        .\q_tmp_reg[21] (\q_tmp_reg[21] ),
        .\q_tmp_reg[21]_0 (\q_tmp_reg[21]_0 ),
        .\q_tmp_reg[21]_1 (\q_tmp_reg[21]_1 ),
        .\q_tmp_reg[22] (\q_tmp_reg[22] ),
        .\q_tmp_reg[22]_0 (\q_tmp_reg[22]_0 ),
        .\q_tmp_reg[22]_1 (\q_tmp_reg[22]_1 ),
        .\q_tmp_reg[23] (\q_tmp_reg[23] ),
        .\q_tmp_reg[23]_0 (\q_tmp_reg[23]_0 ),
        .\q_tmp_reg[23]_1 (\q_tmp_reg[23]_1 ),
        .\q_tmp_reg[24] (\q_tmp_reg[24] ),
        .\q_tmp_reg[24]_0 (\q_tmp_reg[24]_0 ),
        .\q_tmp_reg[24]_1 (\q_tmp_reg[24]_1 ),
        .\q_tmp_reg[25] (\q_tmp_reg[25] ),
        .\q_tmp_reg[25]_0 (\q_tmp_reg[25]_0 ),
        .\q_tmp_reg[25]_1 (\q_tmp_reg[25]_1 ),
        .\q_tmp_reg[26] (\q_tmp_reg[26] ),
        .\q_tmp_reg[26]_0 (\q_tmp_reg[26]_0 ),
        .\q_tmp_reg[26]_1 (\q_tmp_reg[26]_1 ),
        .\q_tmp_reg[27] (\q_tmp_reg[27] ),
        .\q_tmp_reg[27]_0 (\q_tmp_reg[27]_0 ),
        .\q_tmp_reg[27]_1 (\q_tmp_reg[27]_1 ),
        .\q_tmp_reg[28] (\q_tmp_reg[28] ),
        .\q_tmp_reg[28]_0 (\q_tmp_reg[28]_0 ),
        .\q_tmp_reg[28]_1 (\q_tmp_reg[28]_1 ),
        .\q_tmp_reg[29] (\q_tmp_reg[29] ),
        .\q_tmp_reg[29]_0 (\q_tmp_reg[29]_0 ),
        .\q_tmp_reg[29]_1 (\q_tmp_reg[29]_1 ),
        .\q_tmp_reg[2] (\q_tmp_reg[2] ),
        .\q_tmp_reg[2]_0 (\q_tmp_reg[2]_0 ),
        .\q_tmp_reg[2]_1 (\q_tmp_reg[2]_1 ),
        .\q_tmp_reg[30] (\q_tmp_reg[30] ),
        .\q_tmp_reg[30]_0 (\q_tmp_reg[30]_0 ),
        .\q_tmp_reg[30]_1 (\q_tmp_reg[30]_1 ),
        .\q_tmp_reg[31] (\q_tmp_reg[31] ),
        .\q_tmp_reg[31]_0 (\q_tmp_reg[31]_0 ),
        .\q_tmp_reg[31]_1 (\q_tmp_reg[31]_1 ),
        .\q_tmp_reg[32] (\q_tmp_reg[32] ),
        .\q_tmp_reg[32]_0 (\q_tmp_reg[32]_0 ),
        .\q_tmp_reg[32]_1 (\q_tmp_reg[32]_1 ),
        .\q_tmp_reg[33] (\q_tmp_reg[33] ),
        .\q_tmp_reg[33]_0 (\q_tmp_reg[33]_0 ),
        .\q_tmp_reg[33]_1 (\q_tmp_reg[33]_1 ),
        .\q_tmp_reg[34] (\q_tmp_reg[34] ),
        .\q_tmp_reg[34]_0 (\q_tmp_reg[34]_0 ),
        .\q_tmp_reg[34]_1 (\q_tmp_reg[34]_1 ),
        .\q_tmp_reg[35] (\q_tmp_reg[35] ),
        .\q_tmp_reg[35]_0 (\q_tmp_reg[35]_0 ),
        .\q_tmp_reg[35]_1 (\q_tmp_reg[35]_1 ),
        .\q_tmp_reg[36] (\q_tmp_reg[36] ),
        .\q_tmp_reg[36]_0 (\q_tmp_reg[36]_0 ),
        .\q_tmp_reg[36]_1 (\q_tmp_reg[36]_1 ),
        .\q_tmp_reg[37] (\q_tmp_reg[37] ),
        .\q_tmp_reg[37]_0 (\q_tmp_reg[37]_0 ),
        .\q_tmp_reg[37]_1 (\q_tmp_reg[37]_1 ),
        .\q_tmp_reg[38] (\q_tmp_reg[38] ),
        .\q_tmp_reg[38]_0 (\q_tmp_reg[38]_0 ),
        .\q_tmp_reg[38]_1 (\q_tmp_reg[38]_1 ),
        .\q_tmp_reg[39] (\q_tmp_reg[39] ),
        .\q_tmp_reg[39]_0 (\q_tmp_reg[39]_0 ),
        .\q_tmp_reg[39]_1 (\q_tmp_reg[39]_1 ),
        .\q_tmp_reg[3] (\q_tmp_reg[3] ),
        .\q_tmp_reg[3]_0 (\q_tmp_reg[3]_0 ),
        .\q_tmp_reg[3]_1 (\q_tmp_reg[3]_1 ),
        .\q_tmp_reg[40] (\q_tmp_reg[40] ),
        .\q_tmp_reg[40]_0 (\q_tmp_reg[40]_0 ),
        .\q_tmp_reg[40]_1 (\q_tmp_reg[40]_1 ),
        .\q_tmp_reg[41] (\q_tmp_reg[41] ),
        .\q_tmp_reg[41]_0 (\q_tmp_reg[41]_0 ),
        .\q_tmp_reg[41]_1 (\q_tmp_reg[41]_1 ),
        .\q_tmp_reg[42] (\q_tmp_reg[42] ),
        .\q_tmp_reg[42]_0 (\q_tmp_reg[42]_0 ),
        .\q_tmp_reg[42]_1 (\q_tmp_reg[42]_1 ),
        .\q_tmp_reg[43] (\q_tmp_reg[43] ),
        .\q_tmp_reg[43]_0 (\q_tmp_reg[43]_0 ),
        .\q_tmp_reg[43]_1 (\q_tmp_reg[43]_1 ),
        .\q_tmp_reg[44] (\q_tmp_reg[44] ),
        .\q_tmp_reg[44]_0 (\q_tmp_reg[44]_0 ),
        .\q_tmp_reg[44]_1 (\q_tmp_reg[44]_1 ),
        .\q_tmp_reg[45] (\q_tmp_reg[45] ),
        .\q_tmp_reg[45]_0 (\q_tmp_reg[45]_0 ),
        .\q_tmp_reg[45]_1 (\q_tmp_reg[45]_1 ),
        .\q_tmp_reg[46] (\q_tmp_reg[46] ),
        .\q_tmp_reg[46]_0 (\q_tmp_reg[46]_0 ),
        .\q_tmp_reg[46]_1 (\q_tmp_reg[46]_1 ),
        .\q_tmp_reg[47] (\q_tmp_reg[47] ),
        .\q_tmp_reg[47]_0 (\q_tmp_reg[47]_0 ),
        .\q_tmp_reg[47]_1 (\q_tmp_reg[47]_1 ),
        .\q_tmp_reg[48] (\q_tmp_reg[48] ),
        .\q_tmp_reg[48]_0 (\q_tmp_reg[48]_0 ),
        .\q_tmp_reg[48]_1 (\q_tmp_reg[48]_1 ),
        .\q_tmp_reg[49] (\q_tmp_reg[49] ),
        .\q_tmp_reg[49]_0 (\q_tmp_reg[49]_0 ),
        .\q_tmp_reg[49]_1 (\q_tmp_reg[49]_1 ),
        .\q_tmp_reg[4] (\q_tmp_reg[4] ),
        .\q_tmp_reg[4]_0 (\q_tmp_reg[4]_0 ),
        .\q_tmp_reg[4]_1 (\q_tmp_reg[4]_1 ),
        .\q_tmp_reg[50] (\q_tmp_reg[50] ),
        .\q_tmp_reg[50]_0 (\q_tmp_reg[50]_0 ),
        .\q_tmp_reg[50]_1 (\q_tmp_reg[50]_1 ),
        .\q_tmp_reg[51] (\q_tmp_reg[51] ),
        .\q_tmp_reg[51]_0 (\q_tmp_reg[51]_0 ),
        .\q_tmp_reg[51]_1 (\q_tmp_reg[51]_1 ),
        .\q_tmp_reg[52] (\q_tmp_reg[52] ),
        .\q_tmp_reg[52]_0 (\q_tmp_reg[52]_0 ),
        .\q_tmp_reg[52]_1 (\q_tmp_reg[52]_1 ),
        .\q_tmp_reg[53] (\q_tmp_reg[53] ),
        .\q_tmp_reg[53]_0 (\q_tmp_reg[53]_0 ),
        .\q_tmp_reg[53]_1 (\q_tmp_reg[53]_1 ),
        .\q_tmp_reg[54] (\q_tmp_reg[54] ),
        .\q_tmp_reg[54]_0 (\q_tmp_reg[54]_0 ),
        .\q_tmp_reg[54]_1 (\q_tmp_reg[54]_1 ),
        .\q_tmp_reg[55] (\q_tmp_reg[55] ),
        .\q_tmp_reg[55]_0 (\q_tmp_reg[55]_0 ),
        .\q_tmp_reg[55]_1 (\q_tmp_reg[55]_1 ),
        .\q_tmp_reg[56] (\q_tmp_reg[56] ),
        .\q_tmp_reg[56]_0 (\q_tmp_reg[56]_0 ),
        .\q_tmp_reg[56]_1 (\q_tmp_reg[56]_1 ),
        .\q_tmp_reg[57] (\q_tmp_reg[57] ),
        .\q_tmp_reg[57]_0 (\q_tmp_reg[57]_0 ),
        .\q_tmp_reg[57]_1 (\q_tmp_reg[57]_1 ),
        .\q_tmp_reg[58] (\q_tmp_reg[58] ),
        .\q_tmp_reg[58]_0 (\q_tmp_reg[58]_0 ),
        .\q_tmp_reg[58]_1 (\q_tmp_reg[58]_1 ),
        .\q_tmp_reg[59] (\q_tmp_reg[59] ),
        .\q_tmp_reg[59]_0 (\q_tmp_reg[59]_0 ),
        .\q_tmp_reg[59]_1 (\q_tmp_reg[59]_1 ),
        .\q_tmp_reg[5] (\q_tmp_reg[5] ),
        .\q_tmp_reg[5]_0 (\q_tmp_reg[5]_0 ),
        .\q_tmp_reg[5]_1 (\q_tmp_reg[5]_1 ),
        .\q_tmp_reg[60] (\q_tmp_reg[60] ),
        .\q_tmp_reg[60]_0 (\q_tmp_reg[60]_0 ),
        .\q_tmp_reg[60]_1 (\q_tmp_reg[60]_1 ),
        .\q_tmp_reg[61] (\q_tmp_reg[61] ),
        .\q_tmp_reg[61]_0 (\q_tmp_reg[61]_0 ),
        .\q_tmp_reg[61]_1 (\q_tmp_reg[61]_1 ),
        .\q_tmp_reg[62] (\q_tmp_reg[62] ),
        .\q_tmp_reg[62]_0 (\q_tmp_reg[62]_0 ),
        .\q_tmp_reg[62]_1 (\q_tmp_reg[62]_1 ),
        .\q_tmp_reg[63] (\q_tmp_reg[63] ),
        .\q_tmp_reg[63]_0 (\q_tmp_reg[63]_0 ),
        .\q_tmp_reg[63]_1 (\q_tmp_reg[63]_1 ),
        .\q_tmp_reg[63]_2 (\q_tmp_reg[63]_2 ),
        .\q_tmp_reg[6] (\q_tmp_reg[6] ),
        .\q_tmp_reg[6]_0 (\q_tmp_reg[6]_0 ),
        .\q_tmp_reg[6]_1 (\q_tmp_reg[6]_1 ),
        .\q_tmp_reg[7] (\q_tmp_reg[7] ),
        .\q_tmp_reg[7]_0 (\q_tmp_reg[7]_0 ),
        .\q_tmp_reg[7]_1 (\q_tmp_reg[7]_1 ),
        .\q_tmp_reg[8] (\q_tmp_reg[8] ),
        .\q_tmp_reg[8]_0 (\q_tmp_reg[8]_0 ),
        .\q_tmp_reg[8]_1 (\q_tmp_reg[8]_1 ),
        .\q_tmp_reg[9] (\q_tmp_reg[9] ),
        .\q_tmp_reg[9]_0 (\q_tmp_reg[9]_0 ),
        .\q_tmp_reg[9]_1 (\q_tmp_reg[9]_1 ),
        .raw_data_real_1_o_stream_TDATA_int_regslice(raw_data_real_1_o_stream_TDATA_int_regslice),
        .raw_data_real_1_o_stream_TREADY_int_regslice(raw_data_real_1_o_stream_TREADY_int_regslice),
        .raw_data_real_1_o_stream_TVALID_int_regslice(raw_data_real_1_o_stream_TVALID_int_regslice),
        .raw_data_real_o_stream_TREADY_int_regslice(raw_data_real_o_stream_TREADY_int_regslice),
        .std_I_o_stream_TVALID_int_regslice(std_I_o_stream_TVALID_int_regslice),
        .std_R_o_stream_TDATA_int_regslice(std_R_o_stream_TDATA_int_regslice),
        .std_R_o_stream_TREADY_int_regslice(std_R_o_stream_TREADY_int_regslice),
        .std_R_o_stream_TVALID_int_regslice(std_R_o_stream_TVALID_int_regslice));
  design_1_mem_write_top_rfi_C_0_0_mem_write_top_rfi_C_gmem_m_axi_fifo__parameterized0 fifo_wreq
       (.E(pop0),
        .Q(p_0_in0_in[51:48]),
        .S({fifo_wreq_n_2,fifo_wreq_n_3}),
        .SR(SR),
        .\align_len_reg[31] (last_sect),
        .\align_len_reg[31]_0 (wreq_handling_reg_n_0),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .empty_n_reg_0(fifo_wreq_n_4),
        .empty_n_reg_1(align_len0),
        .empty_n_reg_2(fifo_wreq_n_68),
        .fifo_wreq_valid(fifo_wreq_valid),
        .last_sect_carry__3({\sect_cnt_reg_n_0_[51] ,\sect_cnt_reg_n_0_[50] ,\sect_cnt_reg_n_0_[49] ,\sect_cnt_reg_n_0_[48] }),
        .p_26_in(p_26_in),
        .push(push_3),
        .\q_reg[60]_0 (rs2f_wreq_data),
        .\q_reg[64]_0 ({fifo_wreq_data,fifo_wreq_n_6,fifo_wreq_n_7,fifo_wreq_n_8,fifo_wreq_n_9,fifo_wreq_n_10,fifo_wreq_n_11,fifo_wreq_n_12,fifo_wreq_n_13,fifo_wreq_n_14,fifo_wreq_n_15,fifo_wreq_n_16,fifo_wreq_n_17,fifo_wreq_n_18,fifo_wreq_n_19,fifo_wreq_n_20,fifo_wreq_n_21,fifo_wreq_n_22,fifo_wreq_n_23,fifo_wreq_n_24,fifo_wreq_n_25,fifo_wreq_n_26,fifo_wreq_n_27,fifo_wreq_n_28,fifo_wreq_n_29,fifo_wreq_n_30,fifo_wreq_n_31,fifo_wreq_n_32,fifo_wreq_n_33,fifo_wreq_n_34,fifo_wreq_n_35,fifo_wreq_n_36,fifo_wreq_n_37,fifo_wreq_n_38,fifo_wreq_n_39,fifo_wreq_n_40,fifo_wreq_n_41,fifo_wreq_n_42,fifo_wreq_n_43,fifo_wreq_n_44,fifo_wreq_n_45,fifo_wreq_n_46,fifo_wreq_n_47,fifo_wreq_n_48,fifo_wreq_n_49,fifo_wreq_n_50,fifo_wreq_n_51,fifo_wreq_n_52,fifo_wreq_n_53,fifo_wreq_n_54,fifo_wreq_n_55,fifo_wreq_n_56,fifo_wreq_n_57,fifo_wreq_n_58,fifo_wreq_n_59,fifo_wreq_n_60,fifo_wreq_n_61,fifo_wreq_n_62,fifo_wreq_n_63,fifo_wreq_n_64,fifo_wreq_n_65,fifo_wreq_n_66}),
        .\q_reg[64]_1 (zero_len_event0),
        .rs2f_wreq_ack(rs2f_wreq_ack));
  FDRE fifo_wreq_valid_buf_reg
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_valid),
        .Q(fifo_wreq_valid_buf_reg_n_0),
        .R(SR));
  CARRY4 first_sect_carry
       (.CI(1'b0),
        .CO({first_sect_carry_n_0,first_sect_carry_n_1,first_sect_carry_n_2,first_sect_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry_O_UNCONNECTED[3:0]),
        .S({first_sect_carry_i_1_n_0,first_sect_carry_i_2_n_0,first_sect_carry_i_3_n_0,first_sect_carry_i_4_n_0}));
  CARRY4 first_sect_carry__0
       (.CI(first_sect_carry_n_0),
        .CO({first_sect_carry__0_n_0,first_sect_carry__0_n_1,first_sect_carry__0_n_2,first_sect_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({first_sect_carry__0_i_1_n_0,first_sect_carry__0_i_2_n_0,first_sect_carry__0_i_3_n_0,first_sect_carry__0_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_1
       (.I0(p_0_in_0[23]),
        .I1(\sect_cnt_reg_n_0_[23] ),
        .I2(\sect_cnt_reg_n_0_[21] ),
        .I3(p_0_in_0[21]),
        .I4(\sect_cnt_reg_n_0_[22] ),
        .I5(p_0_in_0[22]),
        .O(first_sect_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_2
       (.I0(p_0_in_0[20]),
        .I1(\sect_cnt_reg_n_0_[20] ),
        .I2(\sect_cnt_reg_n_0_[18] ),
        .I3(p_0_in_0[18]),
        .I4(\sect_cnt_reg_n_0_[19] ),
        .I5(p_0_in_0[19]),
        .O(first_sect_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_3
       (.I0(p_0_in_0[17]),
        .I1(\sect_cnt_reg_n_0_[17] ),
        .I2(\sect_cnt_reg_n_0_[15] ),
        .I3(p_0_in_0[15]),
        .I4(\sect_cnt_reg_n_0_[16] ),
        .I5(p_0_in_0[16]),
        .O(first_sect_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_4
       (.I0(p_0_in_0[14]),
        .I1(\sect_cnt_reg_n_0_[14] ),
        .I2(\sect_cnt_reg_n_0_[12] ),
        .I3(p_0_in_0[12]),
        .I4(\sect_cnt_reg_n_0_[13] ),
        .I5(p_0_in_0[13]),
        .O(first_sect_carry__0_i_4_n_0));
  CARRY4 first_sect_carry__1
       (.CI(first_sect_carry__0_n_0),
        .CO({first_sect_carry__1_n_0,first_sect_carry__1_n_1,first_sect_carry__1_n_2,first_sect_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__1_O_UNCONNECTED[3:0]),
        .S({first_sect_carry__1_i_1_n_0,first_sect_carry__1_i_2_n_0,first_sect_carry__1_i_3_n_0,first_sect_carry__1_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_1
       (.I0(p_0_in_0[35]),
        .I1(\sect_cnt_reg_n_0_[35] ),
        .I2(\sect_cnt_reg_n_0_[33] ),
        .I3(p_0_in_0[33]),
        .I4(\sect_cnt_reg_n_0_[34] ),
        .I5(p_0_in_0[34]),
        .O(first_sect_carry__1_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_2
       (.I0(\sect_cnt_reg_n_0_[30] ),
        .I1(p_0_in_0[30]),
        .I2(\sect_cnt_reg_n_0_[31] ),
        .I3(p_0_in_0[31]),
        .I4(p_0_in_0[32]),
        .I5(\sect_cnt_reg_n_0_[32] ),
        .O(first_sect_carry__1_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_3
       (.I0(p_0_in_0[29]),
        .I1(\sect_cnt_reg_n_0_[29] ),
        .I2(\sect_cnt_reg_n_0_[28] ),
        .I3(p_0_in_0[28]),
        .I4(\sect_cnt_reg_n_0_[27] ),
        .I5(p_0_in_0[27]),
        .O(first_sect_carry__1_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_4
       (.I0(p_0_in_0[26]),
        .I1(\sect_cnt_reg_n_0_[26] ),
        .I2(\sect_cnt_reg_n_0_[25] ),
        .I3(p_0_in_0[25]),
        .I4(\sect_cnt_reg_n_0_[24] ),
        .I5(p_0_in_0[24]),
        .O(first_sect_carry__1_i_4_n_0));
  CARRY4 first_sect_carry__2
       (.CI(first_sect_carry__1_n_0),
        .CO({first_sect_carry__2_n_0,first_sect_carry__2_n_1,first_sect_carry__2_n_2,first_sect_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__2_O_UNCONNECTED[3:0]),
        .S({first_sect_carry__2_i_1_n_0,first_sect_carry__2_i_2_n_0,first_sect_carry__2_i_3_n_0,first_sect_carry__2_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__2_i_1
       (.I0(p_0_in_0[47]),
        .I1(\sect_cnt_reg_n_0_[47] ),
        .I2(\sect_cnt_reg_n_0_[45] ),
        .I3(p_0_in_0[45]),
        .I4(\sect_cnt_reg_n_0_[46] ),
        .I5(p_0_in_0[46]),
        .O(first_sect_carry__2_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__2_i_2
       (.I0(p_0_in_0[44]),
        .I1(\sect_cnt_reg_n_0_[44] ),
        .I2(\sect_cnt_reg_n_0_[43] ),
        .I3(p_0_in_0[43]),
        .I4(\sect_cnt_reg_n_0_[42] ),
        .I5(p_0_in_0[42]),
        .O(first_sect_carry__2_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__2_i_3
       (.I0(\sect_cnt_reg_n_0_[39] ),
        .I1(p_0_in_0[39]),
        .I2(\sect_cnt_reg_n_0_[40] ),
        .I3(p_0_in_0[40]),
        .I4(p_0_in_0[41]),
        .I5(\sect_cnt_reg_n_0_[41] ),
        .O(first_sect_carry__2_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__2_i_4
       (.I0(\sect_cnt_reg_n_0_[36] ),
        .I1(p_0_in_0[36]),
        .I2(\sect_cnt_reg_n_0_[37] ),
        .I3(p_0_in_0[37]),
        .I4(p_0_in_0[38]),
        .I5(\sect_cnt_reg_n_0_[38] ),
        .O(first_sect_carry__2_i_4_n_0));
  CARRY4 first_sect_carry__3
       (.CI(first_sect_carry__2_n_0),
        .CO({NLW_first_sect_carry__3_CO_UNCONNECTED[3:2],first_sect,first_sect_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__3_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,first_sect_carry__3_i_1_n_0,first_sect_carry__3_i_2_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    first_sect_carry__3_i_1
       (.I0(p_0_in_0[51]),
        .I1(\sect_cnt_reg_n_0_[51] ),
        .O(first_sect_carry__3_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__3_i_2
       (.I0(p_0_in_0[50]),
        .I1(\sect_cnt_reg_n_0_[50] ),
        .I2(\sect_cnt_reg_n_0_[48] ),
        .I3(p_0_in_0[48]),
        .I4(\sect_cnt_reg_n_0_[49] ),
        .I5(p_0_in_0[49]),
        .O(first_sect_carry__3_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_1
       (.I0(\sect_cnt_reg_n_0_[9] ),
        .I1(p_0_in_0[9]),
        .I2(\sect_cnt_reg_n_0_[10] ),
        .I3(p_0_in_0[10]),
        .I4(p_0_in_0[11]),
        .I5(\sect_cnt_reg_n_0_[11] ),
        .O(first_sect_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_2
       (.I0(\sect_cnt_reg_n_0_[6] ),
        .I1(p_0_in_0[6]),
        .I2(\sect_cnt_reg_n_0_[7] ),
        .I3(p_0_in_0[7]),
        .I4(p_0_in_0[8]),
        .I5(\sect_cnt_reg_n_0_[8] ),
        .O(first_sect_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_3
       (.I0(\sect_cnt_reg_n_0_[3] ),
        .I1(p_0_in_0[3]),
        .I2(\sect_cnt_reg_n_0_[4] ),
        .I3(p_0_in_0[4]),
        .I4(p_0_in_0[5]),
        .I5(\sect_cnt_reg_n_0_[5] ),
        .O(first_sect_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_4
       (.I0(p_0_in_0[2]),
        .I1(\sect_cnt_reg_n_0_[2] ),
        .I2(\sect_cnt_reg_n_0_[0] ),
        .I3(p_0_in_0[0]),
        .I4(\sect_cnt_reg_n_0_[1] ),
        .I5(p_0_in_0[1]),
        .O(first_sect_carry_i_4_n_0));
  FDRE invalid_len_event_reg
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_68),
        .Q(invalid_len_event),
        .R(SR));
  FDRE invalid_len_event_reg1_reg
       (.C(ap_clk),
        .CE(next_wreq),
        .D(invalid_len_event),
        .Q(invalid_len_event_reg1),
        .R(SR));
  FDRE invalid_len_event_reg2_reg
       (.C(ap_clk),
        .CE(p_26_in),
        .D(invalid_len_event_reg1),
        .Q(invalid_len_event_reg2),
        .R(SR));
  CARRY4 last_sect_carry
       (.CI(1'b0),
        .CO({last_sect_carry_n_0,last_sect_carry_n_1,last_sect_carry_n_2,last_sect_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry_O_UNCONNECTED[3:0]),
        .S({last_sect_carry_i_1_n_0,last_sect_carry_i_2_n_0,last_sect_carry_i_3_n_0,last_sect_carry_i_4_n_0}));
  CARRY4 last_sect_carry__0
       (.CI(last_sect_carry_n_0),
        .CO({last_sect_carry__0_n_0,last_sect_carry__0_n_1,last_sect_carry__0_n_2,last_sect_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({last_sect_carry__0_i_1_n_0,last_sect_carry__0_i_2_n_0,last_sect_carry__0_i_3_n_0,last_sect_carry__0_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_1
       (.I0(p_0_in0_in[23]),
        .I1(\sect_cnt_reg_n_0_[23] ),
        .I2(p_0_in0_in[21]),
        .I3(\sect_cnt_reg_n_0_[21] ),
        .I4(p_0_in0_in[22]),
        .I5(\sect_cnt_reg_n_0_[22] ),
        .O(last_sect_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_2
       (.I0(p_0_in0_in[20]),
        .I1(\sect_cnt_reg_n_0_[20] ),
        .I2(p_0_in0_in[19]),
        .I3(\sect_cnt_reg_n_0_[19] ),
        .I4(p_0_in0_in[18]),
        .I5(\sect_cnt_reg_n_0_[18] ),
        .O(last_sect_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_3
       (.I0(p_0_in0_in[17]),
        .I1(\sect_cnt_reg_n_0_[17] ),
        .I2(p_0_in0_in[16]),
        .I3(\sect_cnt_reg_n_0_[16] ),
        .I4(p_0_in0_in[15]),
        .I5(\sect_cnt_reg_n_0_[15] ),
        .O(last_sect_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_4
       (.I0(p_0_in0_in[14]),
        .I1(\sect_cnt_reg_n_0_[14] ),
        .I2(p_0_in0_in[12]),
        .I3(\sect_cnt_reg_n_0_[12] ),
        .I4(p_0_in0_in[13]),
        .I5(\sect_cnt_reg_n_0_[13] ),
        .O(last_sect_carry__0_i_4_n_0));
  CARRY4 last_sect_carry__1
       (.CI(last_sect_carry__0_n_0),
        .CO({last_sect_carry__1_n_0,last_sect_carry__1_n_1,last_sect_carry__1_n_2,last_sect_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__1_O_UNCONNECTED[3:0]),
        .S({last_sect_carry__1_i_1_n_0,last_sect_carry__1_i_2_n_0,last_sect_carry__1_i_3_n_0,last_sect_carry__1_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_1
       (.I0(p_0_in0_in[35]),
        .I1(\sect_cnt_reg_n_0_[35] ),
        .I2(p_0_in0_in[34]),
        .I3(\sect_cnt_reg_n_0_[34] ),
        .I4(p_0_in0_in[33]),
        .I5(\sect_cnt_reg_n_0_[33] ),
        .O(last_sect_carry__1_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_2
       (.I0(p_0_in0_in[31]),
        .I1(\sect_cnt_reg_n_0_[31] ),
        .I2(p_0_in0_in[32]),
        .I3(\sect_cnt_reg_n_0_[32] ),
        .I4(\sect_cnt_reg_n_0_[30] ),
        .I5(p_0_in0_in[30]),
        .O(last_sect_carry__1_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_3
       (.I0(p_0_in0_in[29]),
        .I1(\sect_cnt_reg_n_0_[29] ),
        .I2(p_0_in0_in[27]),
        .I3(\sect_cnt_reg_n_0_[27] ),
        .I4(p_0_in0_in[28]),
        .I5(\sect_cnt_reg_n_0_[28] ),
        .O(last_sect_carry__1_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_4
       (.I0(p_0_in0_in[26]),
        .I1(\sect_cnt_reg_n_0_[26] ),
        .I2(p_0_in0_in[24]),
        .I3(\sect_cnt_reg_n_0_[24] ),
        .I4(p_0_in0_in[25]),
        .I5(\sect_cnt_reg_n_0_[25] ),
        .O(last_sect_carry__1_i_4_n_0));
  CARRY4 last_sect_carry__2
       (.CI(last_sect_carry__1_n_0),
        .CO({last_sect_carry__2_n_0,last_sect_carry__2_n_1,last_sect_carry__2_n_2,last_sect_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__2_O_UNCONNECTED[3:0]),
        .S({last_sect_carry__2_i_1_n_0,last_sect_carry__2_i_2_n_0,last_sect_carry__2_i_3_n_0,last_sect_carry__2_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__2_i_1
       (.I0(p_0_in0_in[47]),
        .I1(\sect_cnt_reg_n_0_[47] ),
        .I2(p_0_in0_in[45]),
        .I3(\sect_cnt_reg_n_0_[45] ),
        .I4(p_0_in0_in[46]),
        .I5(\sect_cnt_reg_n_0_[46] ),
        .O(last_sect_carry__2_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__2_i_2
       (.I0(p_0_in0_in[44]),
        .I1(\sect_cnt_reg_n_0_[44] ),
        .I2(p_0_in0_in[42]),
        .I3(\sect_cnt_reg_n_0_[42] ),
        .I4(p_0_in0_in[43]),
        .I5(\sect_cnt_reg_n_0_[43] ),
        .O(last_sect_carry__2_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__2_i_3
       (.I0(p_0_in0_in[40]),
        .I1(\sect_cnt_reg_n_0_[40] ),
        .I2(p_0_in0_in[41]),
        .I3(\sect_cnt_reg_n_0_[41] ),
        .I4(\sect_cnt_reg_n_0_[39] ),
        .I5(p_0_in0_in[39]),
        .O(last_sect_carry__2_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__2_i_4
       (.I0(p_0_in0_in[37]),
        .I1(\sect_cnt_reg_n_0_[37] ),
        .I2(p_0_in0_in[38]),
        .I3(\sect_cnt_reg_n_0_[38] ),
        .I4(\sect_cnt_reg_n_0_[36] ),
        .I5(p_0_in0_in[36]),
        .O(last_sect_carry__2_i_4_n_0));
  CARRY4 last_sect_carry__3
       (.CI(last_sect_carry__2_n_0),
        .CO({NLW_last_sect_carry__3_CO_UNCONNECTED[3:2],last_sect,last_sect_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__3_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,fifo_wreq_n_2,fifo_wreq_n_3}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_1
       (.I0(p_0_in0_in[9]),
        .I1(\sect_cnt_reg_n_0_[9] ),
        .I2(p_0_in0_in[11]),
        .I3(\sect_cnt_reg_n_0_[11] ),
        .I4(\sect_cnt_reg_n_0_[10] ),
        .I5(p_0_in0_in[10]),
        .O(last_sect_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_2
       (.I0(p_0_in0_in[7]),
        .I1(\sect_cnt_reg_n_0_[7] ),
        .I2(p_0_in0_in[8]),
        .I3(\sect_cnt_reg_n_0_[8] ),
        .I4(\sect_cnt_reg_n_0_[6] ),
        .I5(p_0_in0_in[6]),
        .O(last_sect_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_3
       (.I0(p_0_in0_in[4]),
        .I1(\sect_cnt_reg_n_0_[4] ),
        .I2(p_0_in0_in[5]),
        .I3(\sect_cnt_reg_n_0_[5] ),
        .I4(\sect_cnt_reg_n_0_[3] ),
        .I5(p_0_in0_in[3]),
        .O(last_sect_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_4
       (.I0(p_0_in0_in[2]),
        .I1(\sect_cnt_reg_n_0_[2] ),
        .I2(p_0_in0_in[0]),
        .I3(\sect_cnt_reg_n_0_[0] ),
        .I4(p_0_in0_in[1]),
        .I5(\sect_cnt_reg_n_0_[1] ),
        .O(last_sect_carry_i_4_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    m_axi_gmem_AWVALID_INST_0
       (.I0(AWVALID_Dummy),
        .I1(m_axi_gmem_AWVALID_0),
        .O(m_axi_gmem_AWVALID));
  FDRE next_resp_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(next_resp0),
        .Q(next_resp),
        .R(SR));
  design_1_mem_write_top_rfi_C_0_0_mem_write_top_rfi_C_gmem_m_axi_reg_slice rs_wreq
       (.D({D[12],D[7:3]}),
        .\FSM_sequential_state[1]_i_2_0 (buff_wdata_n_164),
        .Q(rs2f_wreq_data),
        .SR(SR),
        .WEBWE(gmem_WVALID),
        .and_ln58_10_reg_2324(and_ln58_10_reg_2324),
        .and_ln58_11_reg_2340(and_ln58_11_reg_2340),
        .and_ln58_1_reg_2126(and_ln58_1_reg_2126),
        .\and_ln58_1_reg_2126_reg[0] (\and_ln58_1_reg_2126_reg[0] ),
        .and_ln58_2_reg_2148(and_ln58_2_reg_2148),
        .and_ln58_3_reg_2170(and_ln58_3_reg_2170),
        .and_ln58_4_reg_2192(and_ln58_4_reg_2192),
        .and_ln58_5_reg_2214(and_ln58_5_reg_2214),
        .and_ln58_6_reg_2236(and_ln58_6_reg_2236),
        .and_ln58_7_reg_2258(and_ln58_7_reg_2258),
        .\and_ln58_7_reg_2258_reg[0] (rs_wreq_n_32),
        .and_ln58_8_reg_2280(and_ln58_8_reg_2280),
        .\and_ln58_8_reg_2280_reg[0] (rs_wreq_n_24),
        .and_ln58_9_reg_2302(and_ln58_9_reg_2302),
        .\and_ln58_9_reg_2302_reg[0] (rs_wreq_n_17),
        .and_ln58_reg_2104(and_ln58_reg_2104),
        .\and_ln58_reg_2104_reg[0] (\and_ln58_reg_2104_reg[0] ),
        .\and_ln58_reg_2104_reg[0]_0 (\and_ln58_reg_2104_reg[0]_0 ),
        .\and_ln58_reg_2104_reg[0]_1 (\and_ln58_reg_2104_reg[0]_1 ),
        .\ap_CS_fsm[2]_i_3 (empty_n_reg),
        .\ap_CS_fsm_reg[11] (rs_wreq_n_16),
        .\ap_CS_fsm_reg[11]_0 (\icmp_ln59_7_reg_2262_reg[0] ),
        .\ap_CS_fsm_reg[13] (\ap_CS_fsm_reg[13] ),
        .ap_block_pp0_stage10_11001(ap_block_pp0_stage10_11001),
        .ap_block_pp0_stage3_110011(ap_block_pp0_stage3_110011),
        .ap_block_pp0_stage4_110011(ap_block_pp0_stage4_110011),
        .ap_block_pp0_stage5_110011(ap_block_pp0_stage5_110011),
        .ap_block_pp0_stage6_110011(ap_block_pp0_stage6_110011),
        .ap_block_pp0_stage7_11001(ap_block_pp0_stage7_11001),
        .ap_block_pp0_stage7_110011(ap_block_pp0_stage7_110011),
        .ap_block_pp0_stage8_11001(ap_block_pp0_stage8_11001),
        .ap_block_pp0_stage9_11001(ap_block_pp0_stage9_11001),
        .ap_clk(ap_clk),
        .ap_condition_1085(ap_condition_1085),
        .ap_condition_1092(ap_condition_1092),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg_9),
        .ap_enable_reg_pp0_iter0_reg_0(ap_enable_reg_pp0_iter0_reg_10),
        .ap_phi_reg_pp0_iter0_retval_0_i25_reg_575(ap_phi_reg_pp0_iter0_retval_0_i25_reg_575),
        .ap_phi_reg_pp0_iter0_shouldContinue_1_reg_562(ap_phi_reg_pp0_iter0_shouldContinue_1_reg_562),
        .current_factor_100(current_factor_100),
        .\current_factor_10_reg[0] (\current_factor_10_reg[0] ),
        .\current_factor_10_reg[31] (\current_factor_10_reg[31] ),
        .current_factor_90(current_factor_90),
        .\current_factor_9_reg[0] (\current_factor_9_reg[0] ),
        .current_rate_10(current_rate_10),
        .current_rate_9(current_rate_9),
        .\current_rate_9_reg[31] (\current_rate_9_reg[31] ),
        .\data_p1[0]_i_3_0 (buff_wdata_n_86),
        .\data_p1[60]_i_6 (buff_wdata_n_182),
        .\data_p1_reg[0]_0 (buff_wdata_n_1),
        .\data_p1_reg[0]_1 (buff_wdata_n_64),
        .\data_p1_reg[0]_2 (buff_wdata_n_92),
        .\data_p1_reg[10]_0 (buff_wdata_n_11),
        .\data_p1_reg[10]_1 (buff_wdata_n_102),
        .\data_p1_reg[11]_0 (buff_wdata_n_12),
        .\data_p1_reg[11]_1 (buff_wdata_n_103),
        .\data_p1_reg[12]_0 (buff_wdata_n_13),
        .\data_p1_reg[12]_1 (buff_wdata_n_104),
        .\data_p1_reg[13]_0 (buff_wdata_n_14),
        .\data_p1_reg[13]_1 (buff_wdata_n_105),
        .\data_p1_reg[14]_0 (buff_wdata_n_15),
        .\data_p1_reg[14]_1 (buff_wdata_n_106),
        .\data_p1_reg[15]_0 (buff_wdata_n_16),
        .\data_p1_reg[15]_1 (buff_wdata_n_107),
        .\data_p1_reg[16]_0 (buff_wdata_n_17),
        .\data_p1_reg[16]_1 (buff_wdata_n_108),
        .\data_p1_reg[17]_0 (buff_wdata_n_18),
        .\data_p1_reg[17]_1 (buff_wdata_n_109),
        .\data_p1_reg[18]_0 (buff_wdata_n_19),
        .\data_p1_reg[18]_1 (buff_wdata_n_110),
        .\data_p1_reg[19]_0 (buff_wdata_n_20),
        .\data_p1_reg[19]_1 (buff_wdata_n_111),
        .\data_p1_reg[1]_0 (buff_wdata_n_2),
        .\data_p1_reg[1]_1 (buff_wdata_n_93),
        .\data_p1_reg[20]_0 (buff_wdata_n_21),
        .\data_p1_reg[20]_1 (buff_wdata_n_112),
        .\data_p1_reg[21]_0 (buff_wdata_n_22),
        .\data_p1_reg[21]_1 (buff_wdata_n_113),
        .\data_p1_reg[22]_0 (buff_wdata_n_23),
        .\data_p1_reg[22]_1 (buff_wdata_n_114),
        .\data_p1_reg[23]_0 (buff_wdata_n_24),
        .\data_p1_reg[23]_1 (buff_wdata_n_115),
        .\data_p1_reg[24]_0 (buff_wdata_n_25),
        .\data_p1_reg[24]_1 (buff_wdata_n_116),
        .\data_p1_reg[25]_0 (buff_wdata_n_26),
        .\data_p1_reg[25]_1 (buff_wdata_n_117),
        .\data_p1_reg[26]_0 (buff_wdata_n_27),
        .\data_p1_reg[26]_1 (buff_wdata_n_118),
        .\data_p1_reg[27]_0 (buff_wdata_n_28),
        .\data_p1_reg[27]_1 (buff_wdata_n_119),
        .\data_p1_reg[28]_0 (buff_wdata_n_29),
        .\data_p1_reg[28]_1 (buff_wdata_n_120),
        .\data_p1_reg[29]_0 (buff_wdata_n_30),
        .\data_p1_reg[29]_1 (buff_wdata_n_121),
        .\data_p1_reg[2]_0 (buff_wdata_n_3),
        .\data_p1_reg[2]_1 (buff_wdata_n_94),
        .\data_p1_reg[30]_0 (buff_wdata_n_31),
        .\data_p1_reg[30]_1 (buff_wdata_n_122),
        .\data_p1_reg[31]_0 (buff_wdata_n_32),
        .\data_p1_reg[31]_1 (buff_wdata_n_123),
        .\data_p1_reg[32]_0 (buff_wdata_n_33),
        .\data_p1_reg[32]_1 (buff_wdata_n_124),
        .\data_p1_reg[33]_0 (buff_wdata_n_34),
        .\data_p1_reg[33]_1 (buff_wdata_n_125),
        .\data_p1_reg[34]_0 (buff_wdata_n_35),
        .\data_p1_reg[34]_1 (buff_wdata_n_126),
        .\data_p1_reg[35]_0 (buff_wdata_n_36),
        .\data_p1_reg[35]_1 (buff_wdata_n_127),
        .\data_p1_reg[36]_0 (buff_wdata_n_37),
        .\data_p1_reg[36]_1 (buff_wdata_n_128),
        .\data_p1_reg[37]_0 (buff_wdata_n_38),
        .\data_p1_reg[37]_1 (buff_wdata_n_129),
        .\data_p1_reg[38]_0 (buff_wdata_n_39),
        .\data_p1_reg[38]_1 (buff_wdata_n_130),
        .\data_p1_reg[39]_0 (buff_wdata_n_40),
        .\data_p1_reg[39]_1 (buff_wdata_n_131),
        .\data_p1_reg[3]_0 (buff_wdata_n_4),
        .\data_p1_reg[3]_1 (buff_wdata_n_95),
        .\data_p1_reg[40]_0 (buff_wdata_n_41),
        .\data_p1_reg[40]_1 (buff_wdata_n_132),
        .\data_p1_reg[41]_0 (buff_wdata_n_42),
        .\data_p1_reg[41]_1 (buff_wdata_n_133),
        .\data_p1_reg[42]_0 (buff_wdata_n_43),
        .\data_p1_reg[42]_1 (buff_wdata_n_134),
        .\data_p1_reg[43]_0 (buff_wdata_n_44),
        .\data_p1_reg[43]_1 (buff_wdata_n_135),
        .\data_p1_reg[44]_0 (buff_wdata_n_45),
        .\data_p1_reg[44]_1 (buff_wdata_n_136),
        .\data_p1_reg[45]_0 (buff_wdata_n_46),
        .\data_p1_reg[45]_1 (buff_wdata_n_137),
        .\data_p1_reg[46]_0 (buff_wdata_n_47),
        .\data_p1_reg[46]_1 (buff_wdata_n_138),
        .\data_p1_reg[47]_0 (buff_wdata_n_48),
        .\data_p1_reg[47]_1 (buff_wdata_n_139),
        .\data_p1_reg[48]_0 (buff_wdata_n_49),
        .\data_p1_reg[48]_1 (buff_wdata_n_140),
        .\data_p1_reg[49]_0 (buff_wdata_n_50),
        .\data_p1_reg[49]_1 (buff_wdata_n_141),
        .\data_p1_reg[4]_0 (buff_wdata_n_5),
        .\data_p1_reg[4]_1 (buff_wdata_n_96),
        .\data_p1_reg[50]_0 (buff_wdata_n_51),
        .\data_p1_reg[50]_1 (buff_wdata_n_142),
        .\data_p1_reg[51]_0 (buff_wdata_n_52),
        .\data_p1_reg[51]_1 (buff_wdata_n_143),
        .\data_p1_reg[52]_0 (buff_wdata_n_53),
        .\data_p1_reg[52]_1 (buff_wdata_n_144),
        .\data_p1_reg[53]_0 (buff_wdata_n_54),
        .\data_p1_reg[53]_1 (buff_wdata_n_145),
        .\data_p1_reg[54]_0 (buff_wdata_n_55),
        .\data_p1_reg[54]_1 (buff_wdata_n_146),
        .\data_p1_reg[55]_0 (buff_wdata_n_56),
        .\data_p1_reg[55]_1 (buff_wdata_n_147),
        .\data_p1_reg[56]_0 (buff_wdata_n_57),
        .\data_p1_reg[56]_1 (buff_wdata_n_148),
        .\data_p1_reg[57]_0 (buff_wdata_n_58),
        .\data_p1_reg[57]_1 (buff_wdata_n_149),
        .\data_p1_reg[58]_0 (buff_wdata_n_59),
        .\data_p1_reg[58]_1 (buff_wdata_n_150),
        .\data_p1_reg[59]_0 (buff_wdata_n_60),
        .\data_p1_reg[59]_1 (buff_wdata_n_151),
        .\data_p1_reg[5]_0 (buff_wdata_n_6),
        .\data_p1_reg[5]_1 (buff_wdata_n_97),
        .\data_p1_reg[60]_0 (buff_wdata_n_61),
        .\data_p1_reg[60]_1 (\data_p1_reg[60]_2 ),
        .\data_p1_reg[60]_2 (buff_wdata_n_152),
        .\data_p1_reg[6]_0 (buff_wdata_n_7),
        .\data_p1_reg[6]_1 (buff_wdata_n_98),
        .\data_p1_reg[7]_0 (buff_wdata_n_8),
        .\data_p1_reg[7]_1 (buff_wdata_n_99),
        .\data_p1_reg[8]_0 (buff_wdata_n_9),
        .\data_p1_reg[8]_1 (buff_wdata_n_100),
        .\data_p1_reg[9]_0 (buff_wdata_n_10),
        .\data_p1_reg[9]_1 (buff_wdata_n_101),
        .\data_p2[60]_i_23_0 (buff_wdata_n_169),
        .\data_p2[60]_i_23_1 (buff_wdata_n_180),
        .\data_p2[60]_i_6 (buff_wdata_n_178),
        .\data_p2[60]_i_7 (buff_wdata_n_158),
        .\data_p2_reg[0]_0 (buff_wdata_n_65),
        .\data_p2_reg[0]_1 (buff_wdata_n_79),
        .\data_p2_reg[0]_2 (fifo_resp_to_user_n_84),
        .\data_p2_reg[0]_3 (fifo_resp_to_user_n_75),
        .\data_p2_reg[0]_4 (buff_wdata_n_88),
        .\data_p2_reg[60]_0 (\data_p2_reg[60] ),
        .\data_p2_reg[60]_1 (\data_p2_reg[60]_0 ),
        .\data_p2_reg[60]_2 (\data_p2_reg[60]_1 ),
        .\data_p2_reg[60]_3 (\data_p2_reg[60]_2 ),
        .\data_p2_reg[60]_4 (\data_p2_reg[60]_3 ),
        .\data_p2_reg[60]_5 (\data_p2_reg[60]_4 ),
        .\data_p2_reg[60]_6 (\data_p2_reg[60]_5 ),
        .\data_p2_reg[60]_7 (\data_p2_reg[60]_6 ),
        .full_n_i_7({\ap_CS_fsm_reg[12]_0 [11:4],\ap_CS_fsm_reg[12]_0 [2:1]}),
        .full_n_i_7_0(buff_wdata_n_157),
        .gmem_AWADDR1(gmem_AWADDR1),
        .gmem_AWADDR1136_out(gmem_AWADDR1136_out),
        .gmem_AWADDR1160_out(gmem_AWADDR1160_out),
        .gmem_AWADDR1184_out(gmem_AWADDR1184_out),
        .gmem_WDATA50_out(gmem_WDATA50_out),
        .gmem_WDATA51_out(gmem_WDATA51_out),
        .gmem_WDATA52_out(gmem_WDATA52_out),
        .gmem_WDATA53_out(gmem_WDATA53_out),
        .icmp_ln59_10_reg_2328(icmp_ln59_10_reg_2328),
        .\icmp_ln59_10_reg_2328_reg[0] (rs_wreq_n_33),
        .icmp_ln59_11_reg_2344(icmp_ln59_11_reg_2344),
        .icmp_ln59_1_fu_849_p2(icmp_ln59_1_fu_849_p2),
        .icmp_ln59_1_reg_2130(icmp_ln59_1_reg_2130),
        .\icmp_ln59_1_reg_2130_reg[0] (rs_wreq_n_38),
        .\icmp_ln59_1_reg_2130_reg[0]_0 (\icmp_ln59_1_reg_2130_reg[0] ),
        .\icmp_ln59_1_reg_2130_reg[0]_1 (fifo_resp_to_user_n_101),
        .\icmp_ln59_1_reg_2130_reg[0]_2 (\icmp_ln59_1_reg_2130_reg[0]_0 ),
        .\icmp_ln59_1_reg_2130_reg[0]_3 (\icmp_ln59_1_reg_2130_reg[0]_1 ),
        .icmp_ln59_2_reg_2152(icmp_ln59_2_reg_2152),
        .icmp_ln59_3_reg_2174(icmp_ln59_3_reg_2174),
        .icmp_ln59_4_reg_2196(icmp_ln59_4_reg_2196),
        .icmp_ln59_5_reg_2218(icmp_ln59_5_reg_2218),
        .icmp_ln59_6_reg_2240(icmp_ln59_6_reg_2240),
        .\icmp_ln59_6_reg_2240_reg[0] (rs_wreq_n_36),
        .icmp_ln59_7_reg_2262(icmp_ln59_7_reg_2262),
        .icmp_ln59_8_reg_2284(icmp_ln59_8_reg_2284),
        .icmp_ln59_9_reg_2306(icmp_ln59_9_reg_2306),
        .icmp_ln59_fu_744_p2(icmp_ln59_fu_744_p2),
        .icmp_ln59_reg_2108(icmp_ln59_reg_2108),
        .\icmp_ln59_reg_2108_reg[0] (\icmp_ln59_reg_2108_reg[0] ),
        .mad_R_o_stream_TVALID_int_regslice(mad_R_o_stream_TVALID_int_regslice),
        .mem_reg(buff_wdata_n_165),
        .mem_reg_0(buff_wdata_n_168),
        .mem_reg_1(buff_wdata_n_181),
        .mem_reg_2(buff_wdata_n_170),
        .p_161_in(p_161_in),
        .p_171_in(p_171_in),
        .p_177_in(p_177_in),
        .p_185_in(p_185_in),
        .p_187_in(p_187_in),
        .p_198_in(p_198_in),
        .p_200_in(p_200_in),
        .p_206_in(p_206_in),
        .p_207_in(p_207_in),
        .p_212_in(p_212_in),
        .p_52_in(p_52_in),
        .p_53_in(p_53_in),
        .p_54_in(p_54_in),
        .p_55_in(p_55_in),
        .p_56_in(p_56_in),
        .p_59_in(p_59_in),
        .push(push_3),
        .push_0(push_2),
        .\q_tmp_reg[0] (buff_wdata_n_66),
        .\q_tmp_reg[0]_0 (buff_wdata_n_0),
        .\q_tmp_reg[0]_1 (\ap_CS_fsm_reg[11] ),
        .\q_tmp_reg[0]_2 (buff_wdata_n_179),
        .raw_data_im_o_stream_TVALID_int_regslice(raw_data_im_o_stream_TVALID_int_regslice),
        .raw_data_real_1_o_stream_TVALID_int_regslice(raw_data_real_1_o_stream_TVALID_int_regslice),
        .raw_data_real_o_stream_TVALID_int_regslice(raw_data_real_o_stream_TVALID_int_regslice),
        .rs2f_wreq_ack(rs2f_wreq_ack),
        .s_ready_t_reg_0(rs_wreq_n_0),
        .s_ready_t_reg_1(rs_wreq_n_13),
        .s_ready_t_reg_2(rs_wreq_n_19),
        .s_ready_t_reg_3(rs_wreq_n_21),
        .s_ready_t_reg_4(rs_wreq_n_25),
        .s_ready_t_reg_5(rs_wreq_n_26),
        .s_ready_t_reg_6(rs_wreq_n_29),
        .s_ready_t_reg_7(rs_wreq_n_37),
        .std_R_o_stream_TVALID_int_regslice(std_R_o_stream_TVALID_int_regslice));
  (* SOFT_HLUTNM = "soft_lutpair636" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[10]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[10] ),
        .O(sect_addr[10]));
  (* SOFT_HLUTNM = "soft_lutpair636" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[11]_i_2 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[11] ),
        .O(sect_addr[11]));
  (* SOFT_HLUTNM = "soft_lutpair626" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[12]_i_1 
       (.I0(p_0_in_0[0]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[0] ),
        .O(sect_addr[12]));
  (* SOFT_HLUTNM = "soft_lutpair626" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[13]_i_1 
       (.I0(p_0_in_0[1]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[1] ),
        .O(sect_addr[13]));
  (* SOFT_HLUTNM = "soft_lutpair625" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[14]_i_1 
       (.I0(p_0_in_0[2]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[2] ),
        .O(sect_addr[14]));
  (* SOFT_HLUTNM = "soft_lutpair625" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[15]_i_1 
       (.I0(p_0_in_0[3]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[3] ),
        .O(sect_addr[15]));
  (* SOFT_HLUTNM = "soft_lutpair624" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[16]_i_1 
       (.I0(p_0_in_0[4]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[4] ),
        .O(sect_addr[16]));
  (* SOFT_HLUTNM = "soft_lutpair624" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[17]_i_1 
       (.I0(p_0_in_0[5]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[5] ),
        .O(sect_addr[17]));
  (* SOFT_HLUTNM = "soft_lutpair623" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[18]_i_1 
       (.I0(p_0_in_0[6]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[6] ),
        .O(sect_addr[18]));
  (* SOFT_HLUTNM = "soft_lutpair623" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[19]_i_1 
       (.I0(p_0_in_0[7]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[7] ),
        .O(sect_addr[19]));
  (* SOFT_HLUTNM = "soft_lutpair622" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[20]_i_1 
       (.I0(p_0_in_0[8]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[8] ),
        .O(sect_addr[20]));
  (* SOFT_HLUTNM = "soft_lutpair622" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[21]_i_1 
       (.I0(p_0_in_0[9]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[9] ),
        .O(sect_addr[21]));
  (* SOFT_HLUTNM = "soft_lutpair621" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[22]_i_1 
       (.I0(p_0_in_0[10]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[10] ),
        .O(sect_addr[22]));
  (* SOFT_HLUTNM = "soft_lutpair621" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[23]_i_1 
       (.I0(p_0_in_0[11]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[11] ),
        .O(sect_addr[23]));
  (* SOFT_HLUTNM = "soft_lutpair620" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[24]_i_1 
       (.I0(p_0_in_0[12]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[12] ),
        .O(sect_addr[24]));
  (* SOFT_HLUTNM = "soft_lutpair620" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[25]_i_1 
       (.I0(p_0_in_0[13]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[13] ),
        .O(sect_addr[25]));
  (* SOFT_HLUTNM = "soft_lutpair619" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[26]_i_1 
       (.I0(p_0_in_0[14]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[14] ),
        .O(sect_addr[26]));
  (* SOFT_HLUTNM = "soft_lutpair619" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[27]_i_1 
       (.I0(p_0_in_0[15]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[15] ),
        .O(sect_addr[27]));
  (* SOFT_HLUTNM = "soft_lutpair618" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[28]_i_1 
       (.I0(p_0_in_0[16]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[16] ),
        .O(sect_addr[28]));
  (* SOFT_HLUTNM = "soft_lutpair618" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[29]_i_1 
       (.I0(p_0_in_0[17]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[17] ),
        .O(sect_addr[29]));
  (* SOFT_HLUTNM = "soft_lutpair617" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[30]_i_1 
       (.I0(p_0_in_0[18]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[18] ),
        .O(sect_addr[30]));
  (* SOFT_HLUTNM = "soft_lutpair617" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[31]_i_1 
       (.I0(p_0_in_0[19]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[19] ),
        .O(sect_addr[31]));
  (* SOFT_HLUTNM = "soft_lutpair616" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[32]_i_1 
       (.I0(p_0_in_0[20]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[20] ),
        .O(sect_addr[32]));
  (* SOFT_HLUTNM = "soft_lutpair616" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[33]_i_1 
       (.I0(p_0_in_0[21]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[21] ),
        .O(sect_addr[33]));
  (* SOFT_HLUTNM = "soft_lutpair615" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[34]_i_1 
       (.I0(p_0_in_0[22]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[22] ),
        .O(sect_addr[34]));
  (* SOFT_HLUTNM = "soft_lutpair615" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[35]_i_1 
       (.I0(p_0_in_0[23]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[23] ),
        .O(sect_addr[35]));
  (* SOFT_HLUTNM = "soft_lutpair614" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[36]_i_1 
       (.I0(p_0_in_0[24]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[24] ),
        .O(sect_addr[36]));
  (* SOFT_HLUTNM = "soft_lutpair614" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[37]_i_1 
       (.I0(p_0_in_0[25]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[25] ),
        .O(sect_addr[37]));
  (* SOFT_HLUTNM = "soft_lutpair613" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[38]_i_1 
       (.I0(p_0_in_0[26]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[26] ),
        .O(sect_addr[38]));
  (* SOFT_HLUTNM = "soft_lutpair613" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[39]_i_1 
       (.I0(p_0_in_0[27]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[27] ),
        .O(sect_addr[39]));
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[3]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[3] ),
        .O(sect_addr[3]));
  (* SOFT_HLUTNM = "soft_lutpair612" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[40]_i_1 
       (.I0(p_0_in_0[28]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[28] ),
        .O(sect_addr[40]));
  (* SOFT_HLUTNM = "soft_lutpair612" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[41]_i_1 
       (.I0(p_0_in_0[29]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[29] ),
        .O(sect_addr[41]));
  (* SOFT_HLUTNM = "soft_lutpair611" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[42]_i_1 
       (.I0(p_0_in_0[30]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[30] ),
        .O(sect_addr[42]));
  (* SOFT_HLUTNM = "soft_lutpair611" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[43]_i_1 
       (.I0(p_0_in_0[31]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[31] ),
        .O(sect_addr[43]));
  (* SOFT_HLUTNM = "soft_lutpair610" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[44]_i_1 
       (.I0(p_0_in_0[32]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[32] ),
        .O(sect_addr[44]));
  (* SOFT_HLUTNM = "soft_lutpair610" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[45]_i_1 
       (.I0(p_0_in_0[33]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[33] ),
        .O(sect_addr[45]));
  (* SOFT_HLUTNM = "soft_lutpair609" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[46]_i_1 
       (.I0(p_0_in_0[34]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[34] ),
        .O(sect_addr[46]));
  (* SOFT_HLUTNM = "soft_lutpair609" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[47]_i_1 
       (.I0(p_0_in_0[35]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[35] ),
        .O(sect_addr[47]));
  (* SOFT_HLUTNM = "soft_lutpair608" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[48]_i_1 
       (.I0(p_0_in_0[36]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[36] ),
        .O(sect_addr[48]));
  (* SOFT_HLUTNM = "soft_lutpair608" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[49]_i_1 
       (.I0(p_0_in_0[37]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[37] ),
        .O(sect_addr[49]));
  (* SOFT_HLUTNM = "soft_lutpair639" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[4]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[4] ),
        .O(sect_addr[4]));
  (* SOFT_HLUTNM = "soft_lutpair607" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[50]_i_1 
       (.I0(p_0_in_0[38]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[38] ),
        .O(sect_addr[50]));
  (* SOFT_HLUTNM = "soft_lutpair607" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[51]_i_1 
       (.I0(p_0_in_0[39]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[39] ),
        .O(sect_addr[51]));
  (* SOFT_HLUTNM = "soft_lutpair606" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[52]_i_1 
       (.I0(p_0_in_0[40]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[40] ),
        .O(sect_addr[52]));
  (* SOFT_HLUTNM = "soft_lutpair606" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[53]_i_1 
       (.I0(p_0_in_0[41]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[41] ),
        .O(sect_addr[53]));
  (* SOFT_HLUTNM = "soft_lutpair605" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[54]_i_1 
       (.I0(p_0_in_0[42]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[42] ),
        .O(sect_addr[54]));
  (* SOFT_HLUTNM = "soft_lutpair605" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[55]_i_1 
       (.I0(p_0_in_0[43]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[43] ),
        .O(sect_addr[55]));
  (* SOFT_HLUTNM = "soft_lutpair604" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[56]_i_1 
       (.I0(p_0_in_0[44]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[44] ),
        .O(sect_addr[56]));
  (* SOFT_HLUTNM = "soft_lutpair604" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[57]_i_1 
       (.I0(p_0_in_0[45]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[45] ),
        .O(sect_addr[57]));
  (* SOFT_HLUTNM = "soft_lutpair603" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[58]_i_1 
       (.I0(p_0_in_0[46]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[46] ),
        .O(sect_addr[58]));
  (* SOFT_HLUTNM = "soft_lutpair603" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[59]_i_1 
       (.I0(p_0_in_0[47]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[47] ),
        .O(sect_addr[59]));
  (* SOFT_HLUTNM = "soft_lutpair639" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[5]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[5] ),
        .O(sect_addr[5]));
  (* SOFT_HLUTNM = "soft_lutpair602" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[60]_i_1 
       (.I0(p_0_in_0[48]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[48] ),
        .O(sect_addr[60]));
  (* SOFT_HLUTNM = "soft_lutpair602" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[61]_i_1 
       (.I0(p_0_in_0[49]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[49] ),
        .O(sect_addr[61]));
  (* SOFT_HLUTNM = "soft_lutpair601" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[62]_i_1 
       (.I0(p_0_in_0[50]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[50] ),
        .O(sect_addr[62]));
  (* SOFT_HLUTNM = "soft_lutpair601" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[63]_i_1 
       (.I0(p_0_in_0[51]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[51] ),
        .O(sect_addr[63]));
  (* SOFT_HLUTNM = "soft_lutpair638" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[6]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[6] ),
        .O(sect_addr[6]));
  (* SOFT_HLUTNM = "soft_lutpair638" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[7]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[7] ),
        .O(sect_addr[7]));
  (* SOFT_HLUTNM = "soft_lutpair637" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[8]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[8] ),
        .O(sect_addr[8]));
  (* SOFT_HLUTNM = "soft_lutpair637" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[9]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[9] ),
        .O(sect_addr[9]));
  FDRE \sect_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[10]),
        .Q(\sect_addr_buf_reg_n_0_[10] ),
        .R(\bus_equal_gen.fifo_burst_n_4 ));
  FDRE \sect_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[11]),
        .Q(\sect_addr_buf_reg_n_0_[11] ),
        .R(\bus_equal_gen.fifo_burst_n_4 ));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[12]),
        .Q(\sect_addr_buf_reg_n_0_[12] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[13]),
        .Q(\sect_addr_buf_reg_n_0_[13] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[14]),
        .Q(\sect_addr_buf_reg_n_0_[14] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[15]),
        .Q(\sect_addr_buf_reg_n_0_[15] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[16]),
        .Q(\sect_addr_buf_reg_n_0_[16] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[17]),
        .Q(\sect_addr_buf_reg_n_0_[17] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[18]),
        .Q(\sect_addr_buf_reg_n_0_[18] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[19]),
        .Q(\sect_addr_buf_reg_n_0_[19] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[20]),
        .Q(\sect_addr_buf_reg_n_0_[20] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[21]),
        .Q(\sect_addr_buf_reg_n_0_[21] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[22]),
        .Q(\sect_addr_buf_reg_n_0_[22] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[23]),
        .Q(\sect_addr_buf_reg_n_0_[23] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[24]),
        .Q(\sect_addr_buf_reg_n_0_[24] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[25]),
        .Q(\sect_addr_buf_reg_n_0_[25] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[26]),
        .Q(\sect_addr_buf_reg_n_0_[26] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[27]),
        .Q(\sect_addr_buf_reg_n_0_[27] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[28]),
        .Q(\sect_addr_buf_reg_n_0_[28] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[29]),
        .Q(\sect_addr_buf_reg_n_0_[29] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[30]),
        .Q(\sect_addr_buf_reg_n_0_[30] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[31]),
        .Q(\sect_addr_buf_reg_n_0_[31] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[32] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[32]),
        .Q(\sect_addr_buf_reg_n_0_[32] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[33] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[33]),
        .Q(\sect_addr_buf_reg_n_0_[33] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[34] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[34]),
        .Q(\sect_addr_buf_reg_n_0_[34] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[35] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[35]),
        .Q(\sect_addr_buf_reg_n_0_[35] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[36] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[36]),
        .Q(\sect_addr_buf_reg_n_0_[36] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[37] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[37]),
        .Q(\sect_addr_buf_reg_n_0_[37] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[38] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[38]),
        .Q(\sect_addr_buf_reg_n_0_[38] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[39] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[39]),
        .Q(\sect_addr_buf_reg_n_0_[39] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[3]),
        .Q(\sect_addr_buf_reg_n_0_[3] ),
        .R(\bus_equal_gen.fifo_burst_n_4 ));
  FDRE \sect_addr_buf_reg[40] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[40]),
        .Q(\sect_addr_buf_reg_n_0_[40] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[41] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[41]),
        .Q(\sect_addr_buf_reg_n_0_[41] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[42] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[42]),
        .Q(\sect_addr_buf_reg_n_0_[42] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[43] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[43]),
        .Q(\sect_addr_buf_reg_n_0_[43] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[44] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[44]),
        .Q(\sect_addr_buf_reg_n_0_[44] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[45] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[45]),
        .Q(\sect_addr_buf_reg_n_0_[45] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[46] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[46]),
        .Q(\sect_addr_buf_reg_n_0_[46] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[47] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[47]),
        .Q(\sect_addr_buf_reg_n_0_[47] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[48] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[48]),
        .Q(\sect_addr_buf_reg_n_0_[48] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[49] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[49]),
        .Q(\sect_addr_buf_reg_n_0_[49] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[4]),
        .Q(\sect_addr_buf_reg_n_0_[4] ),
        .R(\bus_equal_gen.fifo_burst_n_4 ));
  FDRE \sect_addr_buf_reg[50] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[50]),
        .Q(\sect_addr_buf_reg_n_0_[50] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[51] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[51]),
        .Q(\sect_addr_buf_reg_n_0_[51] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[52] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[52]),
        .Q(\sect_addr_buf_reg_n_0_[52] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[53] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[53]),
        .Q(\sect_addr_buf_reg_n_0_[53] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[54] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[54]),
        .Q(\sect_addr_buf_reg_n_0_[54] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[55] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[55]),
        .Q(\sect_addr_buf_reg_n_0_[55] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[56] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[56]),
        .Q(\sect_addr_buf_reg_n_0_[56] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[57] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[57]),
        .Q(\sect_addr_buf_reg_n_0_[57] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[58] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[58]),
        .Q(\sect_addr_buf_reg_n_0_[58] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[59] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[59]),
        .Q(\sect_addr_buf_reg_n_0_[59] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[5]),
        .Q(\sect_addr_buf_reg_n_0_[5] ),
        .R(\bus_equal_gen.fifo_burst_n_4 ));
  FDRE \sect_addr_buf_reg[60] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[60]),
        .Q(\sect_addr_buf_reg_n_0_[60] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[61] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[61]),
        .Q(\sect_addr_buf_reg_n_0_[61] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[62] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[62]),
        .Q(\sect_addr_buf_reg_n_0_[62] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[63] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[63]),
        .Q(\sect_addr_buf_reg_n_0_[63] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[6]),
        .Q(\sect_addr_buf_reg_n_0_[6] ),
        .R(\bus_equal_gen.fifo_burst_n_4 ));
  FDRE \sect_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[7]),
        .Q(\sect_addr_buf_reg_n_0_[7] ),
        .R(\bus_equal_gen.fifo_burst_n_4 ));
  FDRE \sect_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[8]),
        .Q(\sect_addr_buf_reg_n_0_[8] ),
        .R(\bus_equal_gen.fifo_burst_n_4 ));
  FDRE \sect_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[9]),
        .Q(\sect_addr_buf_reg_n_0_[9] ),
        .R(\bus_equal_gen.fifo_burst_n_4 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry
       (.CI(1'b0),
        .CO({sect_cnt0_carry_n_0,sect_cnt0_carry_n_1,sect_cnt0_carry_n_2,sect_cnt0_carry_n_3}),
        .CYINIT(\sect_cnt_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[4:1]),
        .S({\sect_cnt_reg_n_0_[4] ,\sect_cnt_reg_n_0_[3] ,\sect_cnt_reg_n_0_[2] ,\sect_cnt_reg_n_0_[1] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__0
       (.CI(sect_cnt0_carry_n_0),
        .CO({sect_cnt0_carry__0_n_0,sect_cnt0_carry__0_n_1,sect_cnt0_carry__0_n_2,sect_cnt0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[8:5]),
        .S({\sect_cnt_reg_n_0_[8] ,\sect_cnt_reg_n_0_[7] ,\sect_cnt_reg_n_0_[6] ,\sect_cnt_reg_n_0_[5] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__1
       (.CI(sect_cnt0_carry__0_n_0),
        .CO({sect_cnt0_carry__1_n_0,sect_cnt0_carry__1_n_1,sect_cnt0_carry__1_n_2,sect_cnt0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[12:9]),
        .S({\sect_cnt_reg_n_0_[12] ,\sect_cnt_reg_n_0_[11] ,\sect_cnt_reg_n_0_[10] ,\sect_cnt_reg_n_0_[9] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__10
       (.CI(sect_cnt0_carry__9_n_0),
        .CO({sect_cnt0_carry__10_n_0,sect_cnt0_carry__10_n_1,sect_cnt0_carry__10_n_2,sect_cnt0_carry__10_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[48:45]),
        .S({\sect_cnt_reg_n_0_[48] ,\sect_cnt_reg_n_0_[47] ,\sect_cnt_reg_n_0_[46] ,\sect_cnt_reg_n_0_[45] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__11
       (.CI(sect_cnt0_carry__10_n_0),
        .CO({NLW_sect_cnt0_carry__11_CO_UNCONNECTED[3:2],sect_cnt0_carry__11_n_2,sect_cnt0_carry__11_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sect_cnt0_carry__11_O_UNCONNECTED[3],sect_cnt0[51:49]}),
        .S({1'b0,\sect_cnt_reg_n_0_[51] ,\sect_cnt_reg_n_0_[50] ,\sect_cnt_reg_n_0_[49] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__2
       (.CI(sect_cnt0_carry__1_n_0),
        .CO({sect_cnt0_carry__2_n_0,sect_cnt0_carry__2_n_1,sect_cnt0_carry__2_n_2,sect_cnt0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[16:13]),
        .S({\sect_cnt_reg_n_0_[16] ,\sect_cnt_reg_n_0_[15] ,\sect_cnt_reg_n_0_[14] ,\sect_cnt_reg_n_0_[13] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__3
       (.CI(sect_cnt0_carry__2_n_0),
        .CO({sect_cnt0_carry__3_n_0,sect_cnt0_carry__3_n_1,sect_cnt0_carry__3_n_2,sect_cnt0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[20:17]),
        .S({\sect_cnt_reg_n_0_[20] ,\sect_cnt_reg_n_0_[19] ,\sect_cnt_reg_n_0_[18] ,\sect_cnt_reg_n_0_[17] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__4
       (.CI(sect_cnt0_carry__3_n_0),
        .CO({sect_cnt0_carry__4_n_0,sect_cnt0_carry__4_n_1,sect_cnt0_carry__4_n_2,sect_cnt0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[24:21]),
        .S({\sect_cnt_reg_n_0_[24] ,\sect_cnt_reg_n_0_[23] ,\sect_cnt_reg_n_0_[22] ,\sect_cnt_reg_n_0_[21] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__5
       (.CI(sect_cnt0_carry__4_n_0),
        .CO({sect_cnt0_carry__5_n_0,sect_cnt0_carry__5_n_1,sect_cnt0_carry__5_n_2,sect_cnt0_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[28:25]),
        .S({\sect_cnt_reg_n_0_[28] ,\sect_cnt_reg_n_0_[27] ,\sect_cnt_reg_n_0_[26] ,\sect_cnt_reg_n_0_[25] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__6
       (.CI(sect_cnt0_carry__5_n_0),
        .CO({sect_cnt0_carry__6_n_0,sect_cnt0_carry__6_n_1,sect_cnt0_carry__6_n_2,sect_cnt0_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[32:29]),
        .S({\sect_cnt_reg_n_0_[32] ,\sect_cnt_reg_n_0_[31] ,\sect_cnt_reg_n_0_[30] ,\sect_cnt_reg_n_0_[29] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__7
       (.CI(sect_cnt0_carry__6_n_0),
        .CO({sect_cnt0_carry__7_n_0,sect_cnt0_carry__7_n_1,sect_cnt0_carry__7_n_2,sect_cnt0_carry__7_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[36:33]),
        .S({\sect_cnt_reg_n_0_[36] ,\sect_cnt_reg_n_0_[35] ,\sect_cnt_reg_n_0_[34] ,\sect_cnt_reg_n_0_[33] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__8
       (.CI(sect_cnt0_carry__7_n_0),
        .CO({sect_cnt0_carry__8_n_0,sect_cnt0_carry__8_n_1,sect_cnt0_carry__8_n_2,sect_cnt0_carry__8_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[40:37]),
        .S({\sect_cnt_reg_n_0_[40] ,\sect_cnt_reg_n_0_[39] ,\sect_cnt_reg_n_0_[38] ,\sect_cnt_reg_n_0_[37] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__9
       (.CI(sect_cnt0_carry__8_n_0),
        .CO({sect_cnt0_carry__9_n_0,sect_cnt0_carry__9_n_1,sect_cnt0_carry__9_n_2,sect_cnt0_carry__9_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[44:41]),
        .S({\sect_cnt_reg_n_0_[44] ,\sect_cnt_reg_n_0_[43] ,\sect_cnt_reg_n_0_[42] ,\sect_cnt_reg_n_0_[41] }));
  FDRE \sect_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_7 ),
        .D(\bus_equal_gen.fifo_burst_n_60 ),
        .Q(\sect_cnt_reg_n_0_[0] ),
        .R(SR));
  FDRE \sect_cnt_reg[10] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_7 ),
        .D(\bus_equal_gen.fifo_burst_n_50 ),
        .Q(\sect_cnt_reg_n_0_[10] ),
        .R(SR));
  FDRE \sect_cnt_reg[11] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_7 ),
        .D(\bus_equal_gen.fifo_burst_n_49 ),
        .Q(\sect_cnt_reg_n_0_[11] ),
        .R(SR));
  FDRE \sect_cnt_reg[12] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_7 ),
        .D(\bus_equal_gen.fifo_burst_n_48 ),
        .Q(\sect_cnt_reg_n_0_[12] ),
        .R(SR));
  FDRE \sect_cnt_reg[13] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_7 ),
        .D(\bus_equal_gen.fifo_burst_n_47 ),
        .Q(\sect_cnt_reg_n_0_[13] ),
        .R(SR));
  FDRE \sect_cnt_reg[14] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_7 ),
        .D(\bus_equal_gen.fifo_burst_n_46 ),
        .Q(\sect_cnt_reg_n_0_[14] ),
        .R(SR));
  FDRE \sect_cnt_reg[15] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_7 ),
        .D(\bus_equal_gen.fifo_burst_n_45 ),
        .Q(\sect_cnt_reg_n_0_[15] ),
        .R(SR));
  FDRE \sect_cnt_reg[16] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_7 ),
        .D(\bus_equal_gen.fifo_burst_n_44 ),
        .Q(\sect_cnt_reg_n_0_[16] ),
        .R(SR));
  FDRE \sect_cnt_reg[17] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_7 ),
        .D(\bus_equal_gen.fifo_burst_n_43 ),
        .Q(\sect_cnt_reg_n_0_[17] ),
        .R(SR));
  FDRE \sect_cnt_reg[18] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_7 ),
        .D(\bus_equal_gen.fifo_burst_n_42 ),
        .Q(\sect_cnt_reg_n_0_[18] ),
        .R(SR));
  FDRE \sect_cnt_reg[19] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_7 ),
        .D(\bus_equal_gen.fifo_burst_n_41 ),
        .Q(\sect_cnt_reg_n_0_[19] ),
        .R(SR));
  FDRE \sect_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_7 ),
        .D(\bus_equal_gen.fifo_burst_n_59 ),
        .Q(\sect_cnt_reg_n_0_[1] ),
        .R(SR));
  FDRE \sect_cnt_reg[20] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_7 ),
        .D(\bus_equal_gen.fifo_burst_n_40 ),
        .Q(\sect_cnt_reg_n_0_[20] ),
        .R(SR));
  FDRE \sect_cnt_reg[21] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_7 ),
        .D(\bus_equal_gen.fifo_burst_n_39 ),
        .Q(\sect_cnt_reg_n_0_[21] ),
        .R(SR));
  FDRE \sect_cnt_reg[22] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_7 ),
        .D(\bus_equal_gen.fifo_burst_n_38 ),
        .Q(\sect_cnt_reg_n_0_[22] ),
        .R(SR));
  FDRE \sect_cnt_reg[23] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_7 ),
        .D(\bus_equal_gen.fifo_burst_n_37 ),
        .Q(\sect_cnt_reg_n_0_[23] ),
        .R(SR));
  FDRE \sect_cnt_reg[24] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_7 ),
        .D(\bus_equal_gen.fifo_burst_n_36 ),
        .Q(\sect_cnt_reg_n_0_[24] ),
        .R(SR));
  FDRE \sect_cnt_reg[25] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_7 ),
        .D(\bus_equal_gen.fifo_burst_n_35 ),
        .Q(\sect_cnt_reg_n_0_[25] ),
        .R(SR));
  FDRE \sect_cnt_reg[26] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_7 ),
        .D(\bus_equal_gen.fifo_burst_n_34 ),
        .Q(\sect_cnt_reg_n_0_[26] ),
        .R(SR));
  FDRE \sect_cnt_reg[27] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_7 ),
        .D(\bus_equal_gen.fifo_burst_n_33 ),
        .Q(\sect_cnt_reg_n_0_[27] ),
        .R(SR));
  FDRE \sect_cnt_reg[28] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_7 ),
        .D(\bus_equal_gen.fifo_burst_n_32 ),
        .Q(\sect_cnt_reg_n_0_[28] ),
        .R(SR));
  FDRE \sect_cnt_reg[29] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_7 ),
        .D(\bus_equal_gen.fifo_burst_n_31 ),
        .Q(\sect_cnt_reg_n_0_[29] ),
        .R(SR));
  FDRE \sect_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_7 ),
        .D(\bus_equal_gen.fifo_burst_n_58 ),
        .Q(\sect_cnt_reg_n_0_[2] ),
        .R(SR));
  FDRE \sect_cnt_reg[30] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_7 ),
        .D(\bus_equal_gen.fifo_burst_n_30 ),
        .Q(\sect_cnt_reg_n_0_[30] ),
        .R(SR));
  FDRE \sect_cnt_reg[31] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_7 ),
        .D(\bus_equal_gen.fifo_burst_n_29 ),
        .Q(\sect_cnt_reg_n_0_[31] ),
        .R(SR));
  FDRE \sect_cnt_reg[32] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_7 ),
        .D(\bus_equal_gen.fifo_burst_n_28 ),
        .Q(\sect_cnt_reg_n_0_[32] ),
        .R(SR));
  FDRE \sect_cnt_reg[33] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_7 ),
        .D(\bus_equal_gen.fifo_burst_n_27 ),
        .Q(\sect_cnt_reg_n_0_[33] ),
        .R(SR));
  FDRE \sect_cnt_reg[34] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_7 ),
        .D(\bus_equal_gen.fifo_burst_n_26 ),
        .Q(\sect_cnt_reg_n_0_[34] ),
        .R(SR));
  FDRE \sect_cnt_reg[35] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_7 ),
        .D(\bus_equal_gen.fifo_burst_n_25 ),
        .Q(\sect_cnt_reg_n_0_[35] ),
        .R(SR));
  FDRE \sect_cnt_reg[36] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_7 ),
        .D(\bus_equal_gen.fifo_burst_n_24 ),
        .Q(\sect_cnt_reg_n_0_[36] ),
        .R(SR));
  FDRE \sect_cnt_reg[37] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_7 ),
        .D(\bus_equal_gen.fifo_burst_n_23 ),
        .Q(\sect_cnt_reg_n_0_[37] ),
        .R(SR));
  FDRE \sect_cnt_reg[38] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_7 ),
        .D(\bus_equal_gen.fifo_burst_n_22 ),
        .Q(\sect_cnt_reg_n_0_[38] ),
        .R(SR));
  FDRE \sect_cnt_reg[39] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_7 ),
        .D(\bus_equal_gen.fifo_burst_n_21 ),
        .Q(\sect_cnt_reg_n_0_[39] ),
        .R(SR));
  FDRE \sect_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_7 ),
        .D(\bus_equal_gen.fifo_burst_n_57 ),
        .Q(\sect_cnt_reg_n_0_[3] ),
        .R(SR));
  FDRE \sect_cnt_reg[40] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_7 ),
        .D(\bus_equal_gen.fifo_burst_n_20 ),
        .Q(\sect_cnt_reg_n_0_[40] ),
        .R(SR));
  FDRE \sect_cnt_reg[41] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_7 ),
        .D(\bus_equal_gen.fifo_burst_n_19 ),
        .Q(\sect_cnt_reg_n_0_[41] ),
        .R(SR));
  FDRE \sect_cnt_reg[42] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_7 ),
        .D(\bus_equal_gen.fifo_burst_n_18 ),
        .Q(\sect_cnt_reg_n_0_[42] ),
        .R(SR));
  FDRE \sect_cnt_reg[43] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_7 ),
        .D(\bus_equal_gen.fifo_burst_n_17 ),
        .Q(\sect_cnt_reg_n_0_[43] ),
        .R(SR));
  FDRE \sect_cnt_reg[44] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_7 ),
        .D(\bus_equal_gen.fifo_burst_n_16 ),
        .Q(\sect_cnt_reg_n_0_[44] ),
        .R(SR));
  FDRE \sect_cnt_reg[45] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_7 ),
        .D(\bus_equal_gen.fifo_burst_n_15 ),
        .Q(\sect_cnt_reg_n_0_[45] ),
        .R(SR));
  FDRE \sect_cnt_reg[46] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_7 ),
        .D(\bus_equal_gen.fifo_burst_n_14 ),
        .Q(\sect_cnt_reg_n_0_[46] ),
        .R(SR));
  FDRE \sect_cnt_reg[47] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_7 ),
        .D(\bus_equal_gen.fifo_burst_n_13 ),
        .Q(\sect_cnt_reg_n_0_[47] ),
        .R(SR));
  FDRE \sect_cnt_reg[48] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_7 ),
        .D(\bus_equal_gen.fifo_burst_n_12 ),
        .Q(\sect_cnt_reg_n_0_[48] ),
        .R(SR));
  FDRE \sect_cnt_reg[49] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_7 ),
        .D(\bus_equal_gen.fifo_burst_n_11 ),
        .Q(\sect_cnt_reg_n_0_[49] ),
        .R(SR));
  FDRE \sect_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_7 ),
        .D(\bus_equal_gen.fifo_burst_n_56 ),
        .Q(\sect_cnt_reg_n_0_[4] ),
        .R(SR));
  FDRE \sect_cnt_reg[50] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_7 ),
        .D(\bus_equal_gen.fifo_burst_n_10 ),
        .Q(\sect_cnt_reg_n_0_[50] ),
        .R(SR));
  FDRE \sect_cnt_reg[51] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_7 ),
        .D(\bus_equal_gen.fifo_burst_n_9 ),
        .Q(\sect_cnt_reg_n_0_[51] ),
        .R(SR));
  FDRE \sect_cnt_reg[5] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_7 ),
        .D(\bus_equal_gen.fifo_burst_n_55 ),
        .Q(\sect_cnt_reg_n_0_[5] ),
        .R(SR));
  FDRE \sect_cnt_reg[6] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_7 ),
        .D(\bus_equal_gen.fifo_burst_n_54 ),
        .Q(\sect_cnt_reg_n_0_[6] ),
        .R(SR));
  FDRE \sect_cnt_reg[7] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_7 ),
        .D(\bus_equal_gen.fifo_burst_n_53 ),
        .Q(\sect_cnt_reg_n_0_[7] ),
        .R(SR));
  FDRE \sect_cnt_reg[8] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_7 ),
        .D(\bus_equal_gen.fifo_burst_n_52 ),
        .Q(\sect_cnt_reg_n_0_[8] ),
        .R(SR));
  FDRE \sect_cnt_reg[9] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_7 ),
        .D(\bus_equal_gen.fifo_burst_n_51 ),
        .Q(\sect_cnt_reg_n_0_[9] ),
        .R(SR));
  LUT5 #(
    .INIT(32'hAA0FCCFF)) 
    \sect_len_buf[0]_i_1 
       (.I0(beat_len_buf[0]),
        .I1(\end_addr_buf_reg_n_0_[3] ),
        .I2(\start_addr_buf_reg_n_0_[3] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF033AAFF)) 
    \sect_len_buf[1]_i_1 
       (.I0(\end_addr_buf_reg_n_0_[4] ),
        .I1(\start_addr_buf_reg_n_0_[4] ),
        .I2(beat_len_buf[3]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF033AAFF)) 
    \sect_len_buf[2]_i_1 
       (.I0(\end_addr_buf_reg_n_0_[5] ),
        .I1(\start_addr_buf_reg_n_0_[5] ),
        .I2(beat_len_buf[3]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF033AAFF)) 
    \sect_len_buf[3]_i_1 
       (.I0(\end_addr_buf_reg_n_0_[6] ),
        .I1(\start_addr_buf_reg_n_0_[6] ),
        .I2(beat_len_buf[3]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF033AAFF)) 
    \sect_len_buf[4]_i_1 
       (.I0(\end_addr_buf_reg_n_0_[7] ),
        .I1(\start_addr_buf_reg_n_0_[7] ),
        .I2(beat_len_buf[3]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF033AAFF)) 
    \sect_len_buf[5]_i_1 
       (.I0(\end_addr_buf_reg_n_0_[8] ),
        .I1(\start_addr_buf_reg_n_0_[8] ),
        .I2(beat_len_buf[3]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF033AAFF)) 
    \sect_len_buf[6]_i_1 
       (.I0(\end_addr_buf_reg_n_0_[9] ),
        .I1(\start_addr_buf_reg_n_0_[9] ),
        .I2(beat_len_buf[3]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF033AAFF)) 
    \sect_len_buf[7]_i_1 
       (.I0(\end_addr_buf_reg_n_0_[10] ),
        .I1(\start_addr_buf_reg_n_0_[10] ),
        .I2(beat_len_buf[3]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAA0FCCFF)) 
    \sect_len_buf[8]_i_2 
       (.I0(beat_len_buf[3]),
        .I1(\end_addr_buf_reg_n_0_[11] ),
        .I2(\start_addr_buf_reg_n_0_[11] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[8]_i_2_n_0 ));
  FDRE \sect_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(\sect_len_buf[0]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[0] ),
        .R(SR));
  FDRE \sect_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(\sect_len_buf[1]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[1] ),
        .R(SR));
  FDRE \sect_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(\sect_len_buf[2]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[2] ),
        .R(SR));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(\sect_len_buf[3]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[3] ),
        .R(SR));
  FDRE \sect_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(\sect_len_buf[4]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[4] ),
        .R(SR));
  FDRE \sect_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(\sect_len_buf[5]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[5] ),
        .R(SR));
  FDRE \sect_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(\sect_len_buf[6]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[6] ),
        .R(SR));
  FDRE \sect_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(\sect_len_buf[7]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[7] ),
        .R(SR));
  FDRE \sect_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(\sect_len_buf[8]_i_2_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[8] ),
        .R(SR));
  FDRE \start_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[10] ),
        .Q(\start_addr_buf_reg_n_0_[10] ),
        .R(SR));
  FDRE \start_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[11] ),
        .Q(\start_addr_buf_reg_n_0_[11] ),
        .R(SR));
  FDRE \start_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[12] ),
        .Q(p_0_in_0[0]),
        .R(SR));
  FDRE \start_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[13] ),
        .Q(p_0_in_0[1]),
        .R(SR));
  FDRE \start_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[14] ),
        .Q(p_0_in_0[2]),
        .R(SR));
  FDRE \start_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[15] ),
        .Q(p_0_in_0[3]),
        .R(SR));
  FDRE \start_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[16] ),
        .Q(p_0_in_0[4]),
        .R(SR));
  FDRE \start_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[17] ),
        .Q(p_0_in_0[5]),
        .R(SR));
  FDRE \start_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[18] ),
        .Q(p_0_in_0[6]),
        .R(SR));
  FDRE \start_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[19] ),
        .Q(p_0_in_0[7]),
        .R(SR));
  FDRE \start_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[20] ),
        .Q(p_0_in_0[8]),
        .R(SR));
  FDRE \start_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[21] ),
        .Q(p_0_in_0[9]),
        .R(SR));
  FDRE \start_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[22] ),
        .Q(p_0_in_0[10]),
        .R(SR));
  FDRE \start_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[23] ),
        .Q(p_0_in_0[11]),
        .R(SR));
  FDRE \start_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[24] ),
        .Q(p_0_in_0[12]),
        .R(SR));
  FDRE \start_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[25] ),
        .Q(p_0_in_0[13]),
        .R(SR));
  FDRE \start_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[26] ),
        .Q(p_0_in_0[14]),
        .R(SR));
  FDRE \start_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[27] ),
        .Q(p_0_in_0[15]),
        .R(SR));
  FDRE \start_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[28] ),
        .Q(p_0_in_0[16]),
        .R(SR));
  FDRE \start_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[29] ),
        .Q(p_0_in_0[17]),
        .R(SR));
  FDRE \start_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[30] ),
        .Q(p_0_in_0[18]),
        .R(SR));
  FDRE \start_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[31] ),
        .Q(p_0_in_0[19]),
        .R(SR));
  FDRE \start_addr_buf_reg[32] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[32] ),
        .Q(p_0_in_0[20]),
        .R(SR));
  FDRE \start_addr_buf_reg[33] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[33] ),
        .Q(p_0_in_0[21]),
        .R(SR));
  FDRE \start_addr_buf_reg[34] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[34] ),
        .Q(p_0_in_0[22]),
        .R(SR));
  FDRE \start_addr_buf_reg[35] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[35] ),
        .Q(p_0_in_0[23]),
        .R(SR));
  FDRE \start_addr_buf_reg[36] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[36] ),
        .Q(p_0_in_0[24]),
        .R(SR));
  FDRE \start_addr_buf_reg[37] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[37] ),
        .Q(p_0_in_0[25]),
        .R(SR));
  FDRE \start_addr_buf_reg[38] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[38] ),
        .Q(p_0_in_0[26]),
        .R(SR));
  FDRE \start_addr_buf_reg[39] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[39] ),
        .Q(p_0_in_0[27]),
        .R(SR));
  FDRE \start_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[3] ),
        .Q(\start_addr_buf_reg_n_0_[3] ),
        .R(SR));
  FDRE \start_addr_buf_reg[40] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[40] ),
        .Q(p_0_in_0[28]),
        .R(SR));
  FDRE \start_addr_buf_reg[41] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[41] ),
        .Q(p_0_in_0[29]),
        .R(SR));
  FDRE \start_addr_buf_reg[42] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[42] ),
        .Q(p_0_in_0[30]),
        .R(SR));
  FDRE \start_addr_buf_reg[43] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[43] ),
        .Q(p_0_in_0[31]),
        .R(SR));
  FDRE \start_addr_buf_reg[44] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[44] ),
        .Q(p_0_in_0[32]),
        .R(SR));
  FDRE \start_addr_buf_reg[45] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[45] ),
        .Q(p_0_in_0[33]),
        .R(SR));
  FDRE \start_addr_buf_reg[46] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[46] ),
        .Q(p_0_in_0[34]),
        .R(SR));
  FDRE \start_addr_buf_reg[47] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[47] ),
        .Q(p_0_in_0[35]),
        .R(SR));
  FDRE \start_addr_buf_reg[48] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[48] ),
        .Q(p_0_in_0[36]),
        .R(SR));
  FDRE \start_addr_buf_reg[49] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[49] ),
        .Q(p_0_in_0[37]),
        .R(SR));
  FDRE \start_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[4] ),
        .Q(\start_addr_buf_reg_n_0_[4] ),
        .R(SR));
  FDRE \start_addr_buf_reg[50] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[50] ),
        .Q(p_0_in_0[38]),
        .R(SR));
  FDRE \start_addr_buf_reg[51] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[51] ),
        .Q(p_0_in_0[39]),
        .R(SR));
  FDRE \start_addr_buf_reg[52] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[52] ),
        .Q(p_0_in_0[40]),
        .R(SR));
  FDRE \start_addr_buf_reg[53] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[53] ),
        .Q(p_0_in_0[41]),
        .R(SR));
  FDRE \start_addr_buf_reg[54] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[54] ),
        .Q(p_0_in_0[42]),
        .R(SR));
  FDRE \start_addr_buf_reg[55] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[55] ),
        .Q(p_0_in_0[43]),
        .R(SR));
  FDRE \start_addr_buf_reg[56] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[56] ),
        .Q(p_0_in_0[44]),
        .R(SR));
  FDRE \start_addr_buf_reg[57] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[57] ),
        .Q(p_0_in_0[45]),
        .R(SR));
  FDRE \start_addr_buf_reg[58] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[58] ),
        .Q(p_0_in_0[46]),
        .R(SR));
  FDRE \start_addr_buf_reg[59] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[59] ),
        .Q(p_0_in_0[47]),
        .R(SR));
  FDRE \start_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[5] ),
        .Q(\start_addr_buf_reg_n_0_[5] ),
        .R(SR));
  FDRE \start_addr_buf_reg[60] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[60] ),
        .Q(p_0_in_0[48]),
        .R(SR));
  FDRE \start_addr_buf_reg[61] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[61] ),
        .Q(p_0_in_0[49]),
        .R(SR));
  FDRE \start_addr_buf_reg[62] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[62] ),
        .Q(p_0_in_0[50]),
        .R(SR));
  FDRE \start_addr_buf_reg[63] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[63] ),
        .Q(p_0_in_0[51]),
        .R(SR));
  FDRE \start_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[6] ),
        .Q(\start_addr_buf_reg_n_0_[6] ),
        .R(SR));
  FDRE \start_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[7] ),
        .Q(\start_addr_buf_reg_n_0_[7] ),
        .R(SR));
  FDRE \start_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[8] ),
        .Q(\start_addr_buf_reg_n_0_[8] ),
        .R(SR));
  FDRE \start_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[9] ),
        .Q(\start_addr_buf_reg_n_0_[9] ),
        .R(SR));
  FDRE \start_addr_reg[10] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_59),
        .Q(\start_addr_reg_n_0_[10] ),
        .R(SR));
  FDRE \start_addr_reg[11] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_58),
        .Q(\start_addr_reg_n_0_[11] ),
        .R(SR));
  FDRE \start_addr_reg[12] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_57),
        .Q(\start_addr_reg_n_0_[12] ),
        .R(SR));
  FDRE \start_addr_reg[13] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_56),
        .Q(\start_addr_reg_n_0_[13] ),
        .R(SR));
  FDRE \start_addr_reg[14] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_55),
        .Q(\start_addr_reg_n_0_[14] ),
        .R(SR));
  FDRE \start_addr_reg[15] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_54),
        .Q(\start_addr_reg_n_0_[15] ),
        .R(SR));
  FDRE \start_addr_reg[16] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_53),
        .Q(\start_addr_reg_n_0_[16] ),
        .R(SR));
  FDRE \start_addr_reg[17] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_52),
        .Q(\start_addr_reg_n_0_[17] ),
        .R(SR));
  FDRE \start_addr_reg[18] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_51),
        .Q(\start_addr_reg_n_0_[18] ),
        .R(SR));
  FDRE \start_addr_reg[19] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_50),
        .Q(\start_addr_reg_n_0_[19] ),
        .R(SR));
  FDRE \start_addr_reg[20] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_49),
        .Q(\start_addr_reg_n_0_[20] ),
        .R(SR));
  FDRE \start_addr_reg[21] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_48),
        .Q(\start_addr_reg_n_0_[21] ),
        .R(SR));
  FDRE \start_addr_reg[22] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_47),
        .Q(\start_addr_reg_n_0_[22] ),
        .R(SR));
  FDRE \start_addr_reg[23] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_46),
        .Q(\start_addr_reg_n_0_[23] ),
        .R(SR));
  FDRE \start_addr_reg[24] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_45),
        .Q(\start_addr_reg_n_0_[24] ),
        .R(SR));
  FDRE \start_addr_reg[25] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_44),
        .Q(\start_addr_reg_n_0_[25] ),
        .R(SR));
  FDRE \start_addr_reg[26] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_43),
        .Q(\start_addr_reg_n_0_[26] ),
        .R(SR));
  FDRE \start_addr_reg[27] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_42),
        .Q(\start_addr_reg_n_0_[27] ),
        .R(SR));
  FDRE \start_addr_reg[28] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_41),
        .Q(\start_addr_reg_n_0_[28] ),
        .R(SR));
  FDRE \start_addr_reg[29] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_40),
        .Q(\start_addr_reg_n_0_[29] ),
        .R(SR));
  FDRE \start_addr_reg[30] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_39),
        .Q(\start_addr_reg_n_0_[30] ),
        .R(SR));
  FDRE \start_addr_reg[31] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_38),
        .Q(\start_addr_reg_n_0_[31] ),
        .R(SR));
  FDRE \start_addr_reg[32] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_37),
        .Q(\start_addr_reg_n_0_[32] ),
        .R(SR));
  FDRE \start_addr_reg[33] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_36),
        .Q(\start_addr_reg_n_0_[33] ),
        .R(SR));
  FDRE \start_addr_reg[34] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_35),
        .Q(\start_addr_reg_n_0_[34] ),
        .R(SR));
  FDRE \start_addr_reg[35] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_34),
        .Q(\start_addr_reg_n_0_[35] ),
        .R(SR));
  FDRE \start_addr_reg[36] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_33),
        .Q(\start_addr_reg_n_0_[36] ),
        .R(SR));
  FDRE \start_addr_reg[37] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_32),
        .Q(\start_addr_reg_n_0_[37] ),
        .R(SR));
  FDRE \start_addr_reg[38] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_31),
        .Q(\start_addr_reg_n_0_[38] ),
        .R(SR));
  FDRE \start_addr_reg[39] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_30),
        .Q(\start_addr_reg_n_0_[39] ),
        .R(SR));
  FDRE \start_addr_reg[3] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_66),
        .Q(\start_addr_reg_n_0_[3] ),
        .R(SR));
  FDRE \start_addr_reg[40] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_29),
        .Q(\start_addr_reg_n_0_[40] ),
        .R(SR));
  FDRE \start_addr_reg[41] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_28),
        .Q(\start_addr_reg_n_0_[41] ),
        .R(SR));
  FDRE \start_addr_reg[42] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_27),
        .Q(\start_addr_reg_n_0_[42] ),
        .R(SR));
  FDRE \start_addr_reg[43] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_26),
        .Q(\start_addr_reg_n_0_[43] ),
        .R(SR));
  FDRE \start_addr_reg[44] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_25),
        .Q(\start_addr_reg_n_0_[44] ),
        .R(SR));
  FDRE \start_addr_reg[45] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_24),
        .Q(\start_addr_reg_n_0_[45] ),
        .R(SR));
  FDRE \start_addr_reg[46] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_23),
        .Q(\start_addr_reg_n_0_[46] ),
        .R(SR));
  FDRE \start_addr_reg[47] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_22),
        .Q(\start_addr_reg_n_0_[47] ),
        .R(SR));
  FDRE \start_addr_reg[48] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_21),
        .Q(\start_addr_reg_n_0_[48] ),
        .R(SR));
  FDRE \start_addr_reg[49] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_20),
        .Q(\start_addr_reg_n_0_[49] ),
        .R(SR));
  FDRE \start_addr_reg[4] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_65),
        .Q(\start_addr_reg_n_0_[4] ),
        .R(SR));
  FDRE \start_addr_reg[50] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_19),
        .Q(\start_addr_reg_n_0_[50] ),
        .R(SR));
  FDRE \start_addr_reg[51] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_18),
        .Q(\start_addr_reg_n_0_[51] ),
        .R(SR));
  FDRE \start_addr_reg[52] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_17),
        .Q(\start_addr_reg_n_0_[52] ),
        .R(SR));
  FDRE \start_addr_reg[53] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_16),
        .Q(\start_addr_reg_n_0_[53] ),
        .R(SR));
  FDRE \start_addr_reg[54] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_15),
        .Q(\start_addr_reg_n_0_[54] ),
        .R(SR));
  FDRE \start_addr_reg[55] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_14),
        .Q(\start_addr_reg_n_0_[55] ),
        .R(SR));
  FDRE \start_addr_reg[56] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_13),
        .Q(\start_addr_reg_n_0_[56] ),
        .R(SR));
  FDRE \start_addr_reg[57] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_12),
        .Q(\start_addr_reg_n_0_[57] ),
        .R(SR));
  FDRE \start_addr_reg[58] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_11),
        .Q(\start_addr_reg_n_0_[58] ),
        .R(SR));
  FDRE \start_addr_reg[59] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_10),
        .Q(\start_addr_reg_n_0_[59] ),
        .R(SR));
  FDRE \start_addr_reg[5] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_64),
        .Q(\start_addr_reg_n_0_[5] ),
        .R(SR));
  FDRE \start_addr_reg[60] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_9),
        .Q(\start_addr_reg_n_0_[60] ),
        .R(SR));
  FDRE \start_addr_reg[61] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_8),
        .Q(\start_addr_reg_n_0_[61] ),
        .R(SR));
  FDRE \start_addr_reg[62] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_7),
        .Q(\start_addr_reg_n_0_[62] ),
        .R(SR));
  FDRE \start_addr_reg[63] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_6),
        .Q(\start_addr_reg_n_0_[63] ),
        .R(SR));
  FDRE \start_addr_reg[6] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_63),
        .Q(\start_addr_reg_n_0_[6] ),
        .R(SR));
  FDRE \start_addr_reg[7] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_62),
        .Q(\start_addr_reg_n_0_[7] ),
        .R(SR));
  FDRE \start_addr_reg[8] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_61),
        .Q(\start_addr_reg_n_0_[8] ),
        .R(SR));
  FDRE \start_addr_reg[9] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_60),
        .Q(\start_addr_reg_n_0_[9] ),
        .R(SR));
  FDRE wreq_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_equal_gen.fifo_burst_n_66 ),
        .Q(wreq_handling_reg_n_0),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "mem_write_top_rfi_C_regslice_both" *) 
module design_1_mem_write_top_rfi_C_0_0_mem_write_top_rfi_C_regslice_both
   (B_V_data_1_sel_rd_reg_0,
    B_V_data_1_sel_rd_reg_1,
    B_V_data_1_sel_rd_reg_2,
    B_V_data_1_sel_rd_reg_3,
    B_V_data_1_sel_rd_reg_4,
    B_V_data_1_sel_rd_reg_5,
    B_V_data_1_sel_rd_reg_6,
    B_V_data_1_sel_rd_reg_7,
    B_V_data_1_sel_rd_reg_8,
    B_V_data_1_sel_rd_reg_9,
    B_V_data_1_sel_rd_reg_10,
    B_V_data_1_sel_rd_reg_11,
    B_V_data_1_sel_rd_reg_12,
    B_V_data_1_sel_rd_reg_13,
    B_V_data_1_sel_rd_reg_14,
    B_V_data_1_sel_rd_reg_15,
    B_V_data_1_sel_rd_reg_16,
    B_V_data_1_sel_rd_reg_17,
    B_V_data_1_sel_rd_reg_18,
    B_V_data_1_sel_rd_reg_19,
    B_V_data_1_sel_rd_reg_20,
    B_V_data_1_sel_rd_reg_21,
    B_V_data_1_sel_rd_reg_22,
    B_V_data_1_sel_rd_reg_23,
    B_V_data_1_sel_rd_reg_24,
    B_V_data_1_sel_rd_reg_25,
    B_V_data_1_sel_rd_reg_26,
    B_V_data_1_sel_rd_reg_27,
    B_V_data_1_sel_rd_reg_28,
    B_V_data_1_sel_rd_reg_29,
    B_V_data_1_sel_rd_reg_30,
    B_V_data_1_sel_rd_reg_31,
    B_V_data_1_sel_rd_reg_32,
    B_V_data_1_sel_rd_reg_33,
    B_V_data_1_sel_rd_reg_34,
    B_V_data_1_sel_rd_reg_35,
    B_V_data_1_sel_rd_reg_36,
    B_V_data_1_sel_rd_reg_37,
    B_V_data_1_sel_rd_reg_38,
    B_V_data_1_sel_rd_reg_39,
    B_V_data_1_sel_rd_reg_40,
    B_V_data_1_sel_rd_reg_41,
    B_V_data_1_sel_rd_reg_42,
    B_V_data_1_sel_rd_reg_43,
    B_V_data_1_sel_rd_reg_44,
    B_V_data_1_sel_rd_reg_45,
    B_V_data_1_sel_rd_reg_46,
    B_V_data_1_sel_rd_reg_47,
    B_V_data_1_sel_rd_reg_48,
    B_V_data_1_sel_rd_reg_49,
    B_V_data_1_sel_rd_reg_50,
    B_V_data_1_sel_rd_reg_51,
    B_V_data_1_sel_rd_reg_52,
    B_V_data_1_sel_rd_reg_53,
    B_V_data_1_sel_rd_reg_54,
    B_V_data_1_sel_rd_reg_55,
    B_V_data_1_sel_rd_reg_56,
    B_V_data_1_sel_rd_reg_57,
    B_V_data_1_sel_rd_reg_58,
    B_V_data_1_sel_rd_reg_59,
    B_V_data_1_sel_rd_reg_60,
    B_V_data_1_sel_rd_reg_61,
    B_V_data_1_sel_rd_reg_62,
    B_V_data_1_sel_rd_reg_63,
    gmem_WDATA50_out,
    filtered_im_0_o_stream_TVALID_int_regslice,
    ack_in,
    \q_tmp_reg[0] ,
    \q_tmp_reg[0]_0 ,
    \q_tmp_reg[1] ,
    \q_tmp_reg[2] ,
    \q_tmp_reg[3] ,
    \q_tmp_reg[4] ,
    \q_tmp_reg[5] ,
    \q_tmp_reg[6] ,
    \q_tmp_reg[7] ,
    \q_tmp_reg[8] ,
    \q_tmp_reg[9] ,
    \q_tmp_reg[10] ,
    \q_tmp_reg[11] ,
    \q_tmp_reg[12] ,
    \q_tmp_reg[13] ,
    \q_tmp_reg[14] ,
    \q_tmp_reg[15] ,
    \q_tmp_reg[16] ,
    \q_tmp_reg[17] ,
    \q_tmp_reg[18] ,
    \q_tmp_reg[19] ,
    \q_tmp_reg[20] ,
    \q_tmp_reg[21] ,
    \q_tmp_reg[22] ,
    \q_tmp_reg[23] ,
    \q_tmp_reg[24] ,
    \q_tmp_reg[25] ,
    \q_tmp_reg[26] ,
    \q_tmp_reg[27] ,
    \q_tmp_reg[28] ,
    \q_tmp_reg[29] ,
    \q_tmp_reg[30] ,
    \q_tmp_reg[31] ,
    \q_tmp_reg[32] ,
    \q_tmp_reg[33] ,
    \q_tmp_reg[34] ,
    \q_tmp_reg[35] ,
    \q_tmp_reg[36] ,
    \q_tmp_reg[37] ,
    \q_tmp_reg[38] ,
    \q_tmp_reg[39] ,
    \q_tmp_reg[40] ,
    \q_tmp_reg[41] ,
    \q_tmp_reg[42] ,
    \q_tmp_reg[43] ,
    \q_tmp_reg[44] ,
    \q_tmp_reg[45] ,
    \q_tmp_reg[46] ,
    \q_tmp_reg[47] ,
    \q_tmp_reg[48] ,
    \q_tmp_reg[49] ,
    \q_tmp_reg[50] ,
    \q_tmp_reg[51] ,
    \q_tmp_reg[52] ,
    \q_tmp_reg[53] ,
    \q_tmp_reg[54] ,
    \q_tmp_reg[55] ,
    \q_tmp_reg[56] ,
    \q_tmp_reg[57] ,
    \q_tmp_reg[58] ,
    \q_tmp_reg[59] ,
    \q_tmp_reg[60] ,
    \q_tmp_reg[61] ,
    \q_tmp_reg[62] ,
    \q_tmp_reg[63] ,
    icmp_ln59_8_reg_2284,
    and_ln58_8_reg_2280,
    Q,
    ap_enable_reg_pp0_iter0,
    \ap_CS_fsm[11]_i_2 ,
    icmp_ln59_3_reg_2174,
    and_ln58_3_reg_2170,
    filtered_im_0_o_stream_TREADY_int_regslice,
    filtered_im_0_o_stream_TVALID,
    SR,
    ap_clk,
    filtered_im_0_o_stream_TDATA,
    ap_rst_n);
  output B_V_data_1_sel_rd_reg_0;
  output B_V_data_1_sel_rd_reg_1;
  output B_V_data_1_sel_rd_reg_2;
  output B_V_data_1_sel_rd_reg_3;
  output B_V_data_1_sel_rd_reg_4;
  output B_V_data_1_sel_rd_reg_5;
  output B_V_data_1_sel_rd_reg_6;
  output B_V_data_1_sel_rd_reg_7;
  output B_V_data_1_sel_rd_reg_8;
  output B_V_data_1_sel_rd_reg_9;
  output B_V_data_1_sel_rd_reg_10;
  output B_V_data_1_sel_rd_reg_11;
  output B_V_data_1_sel_rd_reg_12;
  output B_V_data_1_sel_rd_reg_13;
  output B_V_data_1_sel_rd_reg_14;
  output B_V_data_1_sel_rd_reg_15;
  output B_V_data_1_sel_rd_reg_16;
  output B_V_data_1_sel_rd_reg_17;
  output B_V_data_1_sel_rd_reg_18;
  output B_V_data_1_sel_rd_reg_19;
  output B_V_data_1_sel_rd_reg_20;
  output B_V_data_1_sel_rd_reg_21;
  output B_V_data_1_sel_rd_reg_22;
  output B_V_data_1_sel_rd_reg_23;
  output B_V_data_1_sel_rd_reg_24;
  output B_V_data_1_sel_rd_reg_25;
  output B_V_data_1_sel_rd_reg_26;
  output B_V_data_1_sel_rd_reg_27;
  output B_V_data_1_sel_rd_reg_28;
  output B_V_data_1_sel_rd_reg_29;
  output B_V_data_1_sel_rd_reg_30;
  output B_V_data_1_sel_rd_reg_31;
  output B_V_data_1_sel_rd_reg_32;
  output B_V_data_1_sel_rd_reg_33;
  output B_V_data_1_sel_rd_reg_34;
  output B_V_data_1_sel_rd_reg_35;
  output B_V_data_1_sel_rd_reg_36;
  output B_V_data_1_sel_rd_reg_37;
  output B_V_data_1_sel_rd_reg_38;
  output B_V_data_1_sel_rd_reg_39;
  output B_V_data_1_sel_rd_reg_40;
  output B_V_data_1_sel_rd_reg_41;
  output B_V_data_1_sel_rd_reg_42;
  output B_V_data_1_sel_rd_reg_43;
  output B_V_data_1_sel_rd_reg_44;
  output B_V_data_1_sel_rd_reg_45;
  output B_V_data_1_sel_rd_reg_46;
  output B_V_data_1_sel_rd_reg_47;
  output B_V_data_1_sel_rd_reg_48;
  output B_V_data_1_sel_rd_reg_49;
  output B_V_data_1_sel_rd_reg_50;
  output B_V_data_1_sel_rd_reg_51;
  output B_V_data_1_sel_rd_reg_52;
  output B_V_data_1_sel_rd_reg_53;
  output B_V_data_1_sel_rd_reg_54;
  output B_V_data_1_sel_rd_reg_55;
  output B_V_data_1_sel_rd_reg_56;
  output B_V_data_1_sel_rd_reg_57;
  output B_V_data_1_sel_rd_reg_58;
  output B_V_data_1_sel_rd_reg_59;
  output B_V_data_1_sel_rd_reg_60;
  output B_V_data_1_sel_rd_reg_61;
  output B_V_data_1_sel_rd_reg_62;
  output B_V_data_1_sel_rd_reg_63;
  output gmem_WDATA50_out;
  output filtered_im_0_o_stream_TVALID_int_regslice;
  output ack_in;
  input \q_tmp_reg[0] ;
  input \q_tmp_reg[0]_0 ;
  input \q_tmp_reg[1] ;
  input \q_tmp_reg[2] ;
  input \q_tmp_reg[3] ;
  input \q_tmp_reg[4] ;
  input \q_tmp_reg[5] ;
  input \q_tmp_reg[6] ;
  input \q_tmp_reg[7] ;
  input \q_tmp_reg[8] ;
  input \q_tmp_reg[9] ;
  input \q_tmp_reg[10] ;
  input \q_tmp_reg[11] ;
  input \q_tmp_reg[12] ;
  input \q_tmp_reg[13] ;
  input \q_tmp_reg[14] ;
  input \q_tmp_reg[15] ;
  input \q_tmp_reg[16] ;
  input \q_tmp_reg[17] ;
  input \q_tmp_reg[18] ;
  input \q_tmp_reg[19] ;
  input \q_tmp_reg[20] ;
  input \q_tmp_reg[21] ;
  input \q_tmp_reg[22] ;
  input \q_tmp_reg[23] ;
  input \q_tmp_reg[24] ;
  input \q_tmp_reg[25] ;
  input \q_tmp_reg[26] ;
  input \q_tmp_reg[27] ;
  input \q_tmp_reg[28] ;
  input \q_tmp_reg[29] ;
  input \q_tmp_reg[30] ;
  input \q_tmp_reg[31] ;
  input \q_tmp_reg[32] ;
  input \q_tmp_reg[33] ;
  input \q_tmp_reg[34] ;
  input \q_tmp_reg[35] ;
  input \q_tmp_reg[36] ;
  input \q_tmp_reg[37] ;
  input \q_tmp_reg[38] ;
  input \q_tmp_reg[39] ;
  input \q_tmp_reg[40] ;
  input \q_tmp_reg[41] ;
  input \q_tmp_reg[42] ;
  input \q_tmp_reg[43] ;
  input \q_tmp_reg[44] ;
  input \q_tmp_reg[45] ;
  input \q_tmp_reg[46] ;
  input \q_tmp_reg[47] ;
  input \q_tmp_reg[48] ;
  input \q_tmp_reg[49] ;
  input \q_tmp_reg[50] ;
  input \q_tmp_reg[51] ;
  input \q_tmp_reg[52] ;
  input \q_tmp_reg[53] ;
  input \q_tmp_reg[54] ;
  input \q_tmp_reg[55] ;
  input \q_tmp_reg[56] ;
  input \q_tmp_reg[57] ;
  input \q_tmp_reg[58] ;
  input \q_tmp_reg[59] ;
  input \q_tmp_reg[60] ;
  input \q_tmp_reg[61] ;
  input \q_tmp_reg[62] ;
  input \q_tmp_reg[63] ;
  input icmp_ln59_8_reg_2284;
  input and_ln58_8_reg_2280;
  input [0:0]Q;
  input ap_enable_reg_pp0_iter0;
  input \ap_CS_fsm[11]_i_2 ;
  input icmp_ln59_3_reg_2174;
  input and_ln58_3_reg_2170;
  input filtered_im_0_o_stream_TREADY_int_regslice;
  input filtered_im_0_o_stream_TVALID;
  input [0:0]SR;
  input ap_clk;
  input [63:0]filtered_im_0_o_stream_TDATA;
  input ap_rst_n;

  wire B_V_data_1_load_B;
  wire [63:0]B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[63]_i_1__7_n_0 ;
  wire [63:0]B_V_data_1_payload_B;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__7_n_0;
  wire B_V_data_1_sel_rd_reg_0;
  wire B_V_data_1_sel_rd_reg_1;
  wire B_V_data_1_sel_rd_reg_10;
  wire B_V_data_1_sel_rd_reg_11;
  wire B_V_data_1_sel_rd_reg_12;
  wire B_V_data_1_sel_rd_reg_13;
  wire B_V_data_1_sel_rd_reg_14;
  wire B_V_data_1_sel_rd_reg_15;
  wire B_V_data_1_sel_rd_reg_16;
  wire B_V_data_1_sel_rd_reg_17;
  wire B_V_data_1_sel_rd_reg_18;
  wire B_V_data_1_sel_rd_reg_19;
  wire B_V_data_1_sel_rd_reg_2;
  wire B_V_data_1_sel_rd_reg_20;
  wire B_V_data_1_sel_rd_reg_21;
  wire B_V_data_1_sel_rd_reg_22;
  wire B_V_data_1_sel_rd_reg_23;
  wire B_V_data_1_sel_rd_reg_24;
  wire B_V_data_1_sel_rd_reg_25;
  wire B_V_data_1_sel_rd_reg_26;
  wire B_V_data_1_sel_rd_reg_27;
  wire B_V_data_1_sel_rd_reg_28;
  wire B_V_data_1_sel_rd_reg_29;
  wire B_V_data_1_sel_rd_reg_3;
  wire B_V_data_1_sel_rd_reg_30;
  wire B_V_data_1_sel_rd_reg_31;
  wire B_V_data_1_sel_rd_reg_32;
  wire B_V_data_1_sel_rd_reg_33;
  wire B_V_data_1_sel_rd_reg_34;
  wire B_V_data_1_sel_rd_reg_35;
  wire B_V_data_1_sel_rd_reg_36;
  wire B_V_data_1_sel_rd_reg_37;
  wire B_V_data_1_sel_rd_reg_38;
  wire B_V_data_1_sel_rd_reg_39;
  wire B_V_data_1_sel_rd_reg_4;
  wire B_V_data_1_sel_rd_reg_40;
  wire B_V_data_1_sel_rd_reg_41;
  wire B_V_data_1_sel_rd_reg_42;
  wire B_V_data_1_sel_rd_reg_43;
  wire B_V_data_1_sel_rd_reg_44;
  wire B_V_data_1_sel_rd_reg_45;
  wire B_V_data_1_sel_rd_reg_46;
  wire B_V_data_1_sel_rd_reg_47;
  wire B_V_data_1_sel_rd_reg_48;
  wire B_V_data_1_sel_rd_reg_49;
  wire B_V_data_1_sel_rd_reg_5;
  wire B_V_data_1_sel_rd_reg_50;
  wire B_V_data_1_sel_rd_reg_51;
  wire B_V_data_1_sel_rd_reg_52;
  wire B_V_data_1_sel_rd_reg_53;
  wire B_V_data_1_sel_rd_reg_54;
  wire B_V_data_1_sel_rd_reg_55;
  wire B_V_data_1_sel_rd_reg_56;
  wire B_V_data_1_sel_rd_reg_57;
  wire B_V_data_1_sel_rd_reg_58;
  wire B_V_data_1_sel_rd_reg_59;
  wire B_V_data_1_sel_rd_reg_6;
  wire B_V_data_1_sel_rd_reg_60;
  wire B_V_data_1_sel_rd_reg_61;
  wire B_V_data_1_sel_rd_reg_62;
  wire B_V_data_1_sel_rd_reg_63;
  wire B_V_data_1_sel_rd_reg_7;
  wire B_V_data_1_sel_rd_reg_8;
  wire B_V_data_1_sel_rd_reg_9;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__7_n_0;
  wire \B_V_data_1_state[0]_i_1__7_n_0 ;
  wire \B_V_data_1_state[1]_i_1__7_n_0 ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ack_in;
  wire and_ln58_3_reg_2170;
  wire and_ln58_8_reg_2280;
  wire \ap_CS_fsm[11]_i_2 ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_rst_n;
  wire [63:0]filtered_im_0_o_stream_TDATA;
  wire filtered_im_0_o_stream_TREADY_int_regslice;
  wire filtered_im_0_o_stream_TVALID;
  wire filtered_im_0_o_stream_TVALID_int_regslice;
  wire gmem_WDATA50_out;
  wire icmp_ln59_3_reg_2174;
  wire icmp_ln59_8_reg_2284;
  wire mem_reg_i_352_n_0;
  wire \q_tmp_reg[0] ;
  wire \q_tmp_reg[0]_0 ;
  wire \q_tmp_reg[10] ;
  wire \q_tmp_reg[11] ;
  wire \q_tmp_reg[12] ;
  wire \q_tmp_reg[13] ;
  wire \q_tmp_reg[14] ;
  wire \q_tmp_reg[15] ;
  wire \q_tmp_reg[16] ;
  wire \q_tmp_reg[17] ;
  wire \q_tmp_reg[18] ;
  wire \q_tmp_reg[19] ;
  wire \q_tmp_reg[1] ;
  wire \q_tmp_reg[20] ;
  wire \q_tmp_reg[21] ;
  wire \q_tmp_reg[22] ;
  wire \q_tmp_reg[23] ;
  wire \q_tmp_reg[24] ;
  wire \q_tmp_reg[25] ;
  wire \q_tmp_reg[26] ;
  wire \q_tmp_reg[27] ;
  wire \q_tmp_reg[28] ;
  wire \q_tmp_reg[29] ;
  wire \q_tmp_reg[2] ;
  wire \q_tmp_reg[30] ;
  wire \q_tmp_reg[31] ;
  wire \q_tmp_reg[32] ;
  wire \q_tmp_reg[33] ;
  wire \q_tmp_reg[34] ;
  wire \q_tmp_reg[35] ;
  wire \q_tmp_reg[36] ;
  wire \q_tmp_reg[37] ;
  wire \q_tmp_reg[38] ;
  wire \q_tmp_reg[39] ;
  wire \q_tmp_reg[3] ;
  wire \q_tmp_reg[40] ;
  wire \q_tmp_reg[41] ;
  wire \q_tmp_reg[42] ;
  wire \q_tmp_reg[43] ;
  wire \q_tmp_reg[44] ;
  wire \q_tmp_reg[45] ;
  wire \q_tmp_reg[46] ;
  wire \q_tmp_reg[47] ;
  wire \q_tmp_reg[48] ;
  wire \q_tmp_reg[49] ;
  wire \q_tmp_reg[4] ;
  wire \q_tmp_reg[50] ;
  wire \q_tmp_reg[51] ;
  wire \q_tmp_reg[52] ;
  wire \q_tmp_reg[53] ;
  wire \q_tmp_reg[54] ;
  wire \q_tmp_reg[55] ;
  wire \q_tmp_reg[56] ;
  wire \q_tmp_reg[57] ;
  wire \q_tmp_reg[58] ;
  wire \q_tmp_reg[59] ;
  wire \q_tmp_reg[5] ;
  wire \q_tmp_reg[60] ;
  wire \q_tmp_reg[61] ;
  wire \q_tmp_reg[62] ;
  wire \q_tmp_reg[63] ;
  wire \q_tmp_reg[6] ;
  wire \q_tmp_reg[7] ;
  wire \q_tmp_reg[8] ;
  wire \q_tmp_reg[9] ;

  LUT3 #(
    .INIT(8'h0D)) 
    \B_V_data_1_payload_A[63]_i_1__7 
       (.I0(filtered_im_0_o_stream_TVALID_int_regslice),
        .I1(ack_in),
        .I2(B_V_data_1_sel_wr),
        .O(\B_V_data_1_payload_A[63]_i_1__7_n_0 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__7_n_0 ),
        .D(filtered_im_0_o_stream_TDATA[0]),
        .Q(B_V_data_1_payload_A[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__7_n_0 ),
        .D(filtered_im_0_o_stream_TDATA[10]),
        .Q(B_V_data_1_payload_A[10]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__7_n_0 ),
        .D(filtered_im_0_o_stream_TDATA[11]),
        .Q(B_V_data_1_payload_A[11]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__7_n_0 ),
        .D(filtered_im_0_o_stream_TDATA[12]),
        .Q(B_V_data_1_payload_A[12]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__7_n_0 ),
        .D(filtered_im_0_o_stream_TDATA[13]),
        .Q(B_V_data_1_payload_A[13]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__7_n_0 ),
        .D(filtered_im_0_o_stream_TDATA[14]),
        .Q(B_V_data_1_payload_A[14]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__7_n_0 ),
        .D(filtered_im_0_o_stream_TDATA[15]),
        .Q(B_V_data_1_payload_A[15]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[16] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__7_n_0 ),
        .D(filtered_im_0_o_stream_TDATA[16]),
        .Q(B_V_data_1_payload_A[16]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[17] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__7_n_0 ),
        .D(filtered_im_0_o_stream_TDATA[17]),
        .Q(B_V_data_1_payload_A[17]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[18] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__7_n_0 ),
        .D(filtered_im_0_o_stream_TDATA[18]),
        .Q(B_V_data_1_payload_A[18]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[19] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__7_n_0 ),
        .D(filtered_im_0_o_stream_TDATA[19]),
        .Q(B_V_data_1_payload_A[19]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__7_n_0 ),
        .D(filtered_im_0_o_stream_TDATA[1]),
        .Q(B_V_data_1_payload_A[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[20] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__7_n_0 ),
        .D(filtered_im_0_o_stream_TDATA[20]),
        .Q(B_V_data_1_payload_A[20]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[21] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__7_n_0 ),
        .D(filtered_im_0_o_stream_TDATA[21]),
        .Q(B_V_data_1_payload_A[21]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[22] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__7_n_0 ),
        .D(filtered_im_0_o_stream_TDATA[22]),
        .Q(B_V_data_1_payload_A[22]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[23] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__7_n_0 ),
        .D(filtered_im_0_o_stream_TDATA[23]),
        .Q(B_V_data_1_payload_A[23]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[24] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__7_n_0 ),
        .D(filtered_im_0_o_stream_TDATA[24]),
        .Q(B_V_data_1_payload_A[24]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[25] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__7_n_0 ),
        .D(filtered_im_0_o_stream_TDATA[25]),
        .Q(B_V_data_1_payload_A[25]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[26] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__7_n_0 ),
        .D(filtered_im_0_o_stream_TDATA[26]),
        .Q(B_V_data_1_payload_A[26]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[27] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__7_n_0 ),
        .D(filtered_im_0_o_stream_TDATA[27]),
        .Q(B_V_data_1_payload_A[27]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[28] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__7_n_0 ),
        .D(filtered_im_0_o_stream_TDATA[28]),
        .Q(B_V_data_1_payload_A[28]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[29] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__7_n_0 ),
        .D(filtered_im_0_o_stream_TDATA[29]),
        .Q(B_V_data_1_payload_A[29]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__7_n_0 ),
        .D(filtered_im_0_o_stream_TDATA[2]),
        .Q(B_V_data_1_payload_A[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[30] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__7_n_0 ),
        .D(filtered_im_0_o_stream_TDATA[30]),
        .Q(B_V_data_1_payload_A[30]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[31] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__7_n_0 ),
        .D(filtered_im_0_o_stream_TDATA[31]),
        .Q(B_V_data_1_payload_A[31]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[32] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__7_n_0 ),
        .D(filtered_im_0_o_stream_TDATA[32]),
        .Q(B_V_data_1_payload_A[32]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[33] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__7_n_0 ),
        .D(filtered_im_0_o_stream_TDATA[33]),
        .Q(B_V_data_1_payload_A[33]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[34] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__7_n_0 ),
        .D(filtered_im_0_o_stream_TDATA[34]),
        .Q(B_V_data_1_payload_A[34]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[35] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__7_n_0 ),
        .D(filtered_im_0_o_stream_TDATA[35]),
        .Q(B_V_data_1_payload_A[35]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[36] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__7_n_0 ),
        .D(filtered_im_0_o_stream_TDATA[36]),
        .Q(B_V_data_1_payload_A[36]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[37] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__7_n_0 ),
        .D(filtered_im_0_o_stream_TDATA[37]),
        .Q(B_V_data_1_payload_A[37]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[38] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__7_n_0 ),
        .D(filtered_im_0_o_stream_TDATA[38]),
        .Q(B_V_data_1_payload_A[38]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[39] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__7_n_0 ),
        .D(filtered_im_0_o_stream_TDATA[39]),
        .Q(B_V_data_1_payload_A[39]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__7_n_0 ),
        .D(filtered_im_0_o_stream_TDATA[3]),
        .Q(B_V_data_1_payload_A[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[40] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__7_n_0 ),
        .D(filtered_im_0_o_stream_TDATA[40]),
        .Q(B_V_data_1_payload_A[40]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[41] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__7_n_0 ),
        .D(filtered_im_0_o_stream_TDATA[41]),
        .Q(B_V_data_1_payload_A[41]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[42] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__7_n_0 ),
        .D(filtered_im_0_o_stream_TDATA[42]),
        .Q(B_V_data_1_payload_A[42]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[43] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__7_n_0 ),
        .D(filtered_im_0_o_stream_TDATA[43]),
        .Q(B_V_data_1_payload_A[43]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[44] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__7_n_0 ),
        .D(filtered_im_0_o_stream_TDATA[44]),
        .Q(B_V_data_1_payload_A[44]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[45] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__7_n_0 ),
        .D(filtered_im_0_o_stream_TDATA[45]),
        .Q(B_V_data_1_payload_A[45]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[46] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__7_n_0 ),
        .D(filtered_im_0_o_stream_TDATA[46]),
        .Q(B_V_data_1_payload_A[46]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[47] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__7_n_0 ),
        .D(filtered_im_0_o_stream_TDATA[47]),
        .Q(B_V_data_1_payload_A[47]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[48] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__7_n_0 ),
        .D(filtered_im_0_o_stream_TDATA[48]),
        .Q(B_V_data_1_payload_A[48]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[49] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__7_n_0 ),
        .D(filtered_im_0_o_stream_TDATA[49]),
        .Q(B_V_data_1_payload_A[49]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__7_n_0 ),
        .D(filtered_im_0_o_stream_TDATA[4]),
        .Q(B_V_data_1_payload_A[4]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[50] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__7_n_0 ),
        .D(filtered_im_0_o_stream_TDATA[50]),
        .Q(B_V_data_1_payload_A[50]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[51] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__7_n_0 ),
        .D(filtered_im_0_o_stream_TDATA[51]),
        .Q(B_V_data_1_payload_A[51]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[52] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__7_n_0 ),
        .D(filtered_im_0_o_stream_TDATA[52]),
        .Q(B_V_data_1_payload_A[52]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[53] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__7_n_0 ),
        .D(filtered_im_0_o_stream_TDATA[53]),
        .Q(B_V_data_1_payload_A[53]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[54] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__7_n_0 ),
        .D(filtered_im_0_o_stream_TDATA[54]),
        .Q(B_V_data_1_payload_A[54]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[55] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__7_n_0 ),
        .D(filtered_im_0_o_stream_TDATA[55]),
        .Q(B_V_data_1_payload_A[55]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[56] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__7_n_0 ),
        .D(filtered_im_0_o_stream_TDATA[56]),
        .Q(B_V_data_1_payload_A[56]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[57] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__7_n_0 ),
        .D(filtered_im_0_o_stream_TDATA[57]),
        .Q(B_V_data_1_payload_A[57]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[58] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__7_n_0 ),
        .D(filtered_im_0_o_stream_TDATA[58]),
        .Q(B_V_data_1_payload_A[58]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[59] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__7_n_0 ),
        .D(filtered_im_0_o_stream_TDATA[59]),
        .Q(B_V_data_1_payload_A[59]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__7_n_0 ),
        .D(filtered_im_0_o_stream_TDATA[5]),
        .Q(B_V_data_1_payload_A[5]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[60] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__7_n_0 ),
        .D(filtered_im_0_o_stream_TDATA[60]),
        .Q(B_V_data_1_payload_A[60]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[61] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__7_n_0 ),
        .D(filtered_im_0_o_stream_TDATA[61]),
        .Q(B_V_data_1_payload_A[61]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[62] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__7_n_0 ),
        .D(filtered_im_0_o_stream_TDATA[62]),
        .Q(B_V_data_1_payload_A[62]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[63] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__7_n_0 ),
        .D(filtered_im_0_o_stream_TDATA[63]),
        .Q(B_V_data_1_payload_A[63]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__7_n_0 ),
        .D(filtered_im_0_o_stream_TDATA[6]),
        .Q(B_V_data_1_payload_A[6]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__7_n_0 ),
        .D(filtered_im_0_o_stream_TDATA[7]),
        .Q(B_V_data_1_payload_A[7]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__7_n_0 ),
        .D(filtered_im_0_o_stream_TDATA[8]),
        .Q(B_V_data_1_payload_A[8]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__7_n_0 ),
        .D(filtered_im_0_o_stream_TDATA[9]),
        .Q(B_V_data_1_payload_A[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hA2)) 
    \B_V_data_1_payload_B[63]_i_1__7 
       (.I0(B_V_data_1_sel_wr),
        .I1(filtered_im_0_o_stream_TVALID_int_regslice),
        .I2(ack_in),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_im_0_o_stream_TDATA[0]),
        .Q(B_V_data_1_payload_B[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_im_0_o_stream_TDATA[10]),
        .Q(B_V_data_1_payload_B[10]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_im_0_o_stream_TDATA[11]),
        .Q(B_V_data_1_payload_B[11]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_im_0_o_stream_TDATA[12]),
        .Q(B_V_data_1_payload_B[12]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_im_0_o_stream_TDATA[13]),
        .Q(B_V_data_1_payload_B[13]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_im_0_o_stream_TDATA[14]),
        .Q(B_V_data_1_payload_B[14]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_im_0_o_stream_TDATA[15]),
        .Q(B_V_data_1_payload_B[15]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_im_0_o_stream_TDATA[16]),
        .Q(B_V_data_1_payload_B[16]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_im_0_o_stream_TDATA[17]),
        .Q(B_V_data_1_payload_B[17]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_im_0_o_stream_TDATA[18]),
        .Q(B_V_data_1_payload_B[18]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_im_0_o_stream_TDATA[19]),
        .Q(B_V_data_1_payload_B[19]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_im_0_o_stream_TDATA[1]),
        .Q(B_V_data_1_payload_B[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_im_0_o_stream_TDATA[20]),
        .Q(B_V_data_1_payload_B[20]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_im_0_o_stream_TDATA[21]),
        .Q(B_V_data_1_payload_B[21]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_im_0_o_stream_TDATA[22]),
        .Q(B_V_data_1_payload_B[22]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_im_0_o_stream_TDATA[23]),
        .Q(B_V_data_1_payload_B[23]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[24] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_im_0_o_stream_TDATA[24]),
        .Q(B_V_data_1_payload_B[24]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[25] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_im_0_o_stream_TDATA[25]),
        .Q(B_V_data_1_payload_B[25]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[26] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_im_0_o_stream_TDATA[26]),
        .Q(B_V_data_1_payload_B[26]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[27] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_im_0_o_stream_TDATA[27]),
        .Q(B_V_data_1_payload_B[27]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[28] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_im_0_o_stream_TDATA[28]),
        .Q(B_V_data_1_payload_B[28]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[29] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_im_0_o_stream_TDATA[29]),
        .Q(B_V_data_1_payload_B[29]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_im_0_o_stream_TDATA[2]),
        .Q(B_V_data_1_payload_B[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[30] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_im_0_o_stream_TDATA[30]),
        .Q(B_V_data_1_payload_B[30]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[31] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_im_0_o_stream_TDATA[31]),
        .Q(B_V_data_1_payload_B[31]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[32] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_im_0_o_stream_TDATA[32]),
        .Q(B_V_data_1_payload_B[32]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[33] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_im_0_o_stream_TDATA[33]),
        .Q(B_V_data_1_payload_B[33]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[34] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_im_0_o_stream_TDATA[34]),
        .Q(B_V_data_1_payload_B[34]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[35] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_im_0_o_stream_TDATA[35]),
        .Q(B_V_data_1_payload_B[35]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[36] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_im_0_o_stream_TDATA[36]),
        .Q(B_V_data_1_payload_B[36]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[37] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_im_0_o_stream_TDATA[37]),
        .Q(B_V_data_1_payload_B[37]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[38] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_im_0_o_stream_TDATA[38]),
        .Q(B_V_data_1_payload_B[38]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[39] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_im_0_o_stream_TDATA[39]),
        .Q(B_V_data_1_payload_B[39]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_im_0_o_stream_TDATA[3]),
        .Q(B_V_data_1_payload_B[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[40] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_im_0_o_stream_TDATA[40]),
        .Q(B_V_data_1_payload_B[40]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[41] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_im_0_o_stream_TDATA[41]),
        .Q(B_V_data_1_payload_B[41]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[42] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_im_0_o_stream_TDATA[42]),
        .Q(B_V_data_1_payload_B[42]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[43] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_im_0_o_stream_TDATA[43]),
        .Q(B_V_data_1_payload_B[43]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[44] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_im_0_o_stream_TDATA[44]),
        .Q(B_V_data_1_payload_B[44]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[45] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_im_0_o_stream_TDATA[45]),
        .Q(B_V_data_1_payload_B[45]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[46] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_im_0_o_stream_TDATA[46]),
        .Q(B_V_data_1_payload_B[46]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[47] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_im_0_o_stream_TDATA[47]),
        .Q(B_V_data_1_payload_B[47]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[48] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_im_0_o_stream_TDATA[48]),
        .Q(B_V_data_1_payload_B[48]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[49] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_im_0_o_stream_TDATA[49]),
        .Q(B_V_data_1_payload_B[49]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_im_0_o_stream_TDATA[4]),
        .Q(B_V_data_1_payload_B[4]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[50] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_im_0_o_stream_TDATA[50]),
        .Q(B_V_data_1_payload_B[50]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[51] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_im_0_o_stream_TDATA[51]),
        .Q(B_V_data_1_payload_B[51]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[52] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_im_0_o_stream_TDATA[52]),
        .Q(B_V_data_1_payload_B[52]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[53] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_im_0_o_stream_TDATA[53]),
        .Q(B_V_data_1_payload_B[53]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[54] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_im_0_o_stream_TDATA[54]),
        .Q(B_V_data_1_payload_B[54]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[55] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_im_0_o_stream_TDATA[55]),
        .Q(B_V_data_1_payload_B[55]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[56] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_im_0_o_stream_TDATA[56]),
        .Q(B_V_data_1_payload_B[56]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[57] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_im_0_o_stream_TDATA[57]),
        .Q(B_V_data_1_payload_B[57]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[58] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_im_0_o_stream_TDATA[58]),
        .Q(B_V_data_1_payload_B[58]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[59] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_im_0_o_stream_TDATA[59]),
        .Q(B_V_data_1_payload_B[59]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_im_0_o_stream_TDATA[5]),
        .Q(B_V_data_1_payload_B[5]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[60] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_im_0_o_stream_TDATA[60]),
        .Q(B_V_data_1_payload_B[60]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[61] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_im_0_o_stream_TDATA[61]),
        .Q(B_V_data_1_payload_B[61]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[62] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_im_0_o_stream_TDATA[62]),
        .Q(B_V_data_1_payload_B[62]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[63] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_im_0_o_stream_TDATA[63]),
        .Q(B_V_data_1_payload_B[63]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_im_0_o_stream_TDATA[6]),
        .Q(B_V_data_1_payload_B[6]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_im_0_o_stream_TDATA[7]),
        .Q(B_V_data_1_payload_B[7]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_im_0_o_stream_TDATA[8]),
        .Q(B_V_data_1_payload_B[8]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_im_0_o_stream_TDATA[9]),
        .Q(B_V_data_1_payload_B[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair641" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__7
       (.I0(filtered_im_0_o_stream_TREADY_int_regslice),
        .I1(filtered_im_0_o_stream_TVALID_int_regslice),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__7_n_0));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__7_n_0),
        .Q(B_V_data_1_sel),
        .R(SR));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__7
       (.I0(filtered_im_0_o_stream_TVALID),
        .I1(ack_in),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__7_n_0));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__7_n_0),
        .Q(B_V_data_1_sel_wr),
        .R(SR));
  LUT5 #(
    .INIT(32'hA2AAA000)) 
    \B_V_data_1_state[0]_i_1__7 
       (.I0(ap_rst_n),
        .I1(filtered_im_0_o_stream_TREADY_int_regslice),
        .I2(filtered_im_0_o_stream_TVALID),
        .I3(ack_in),
        .I4(filtered_im_0_o_stream_TVALID_int_regslice),
        .O(\B_V_data_1_state[0]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair641" *) 
  LUT4 #(
    .INIT(16'hBBFB)) 
    \B_V_data_1_state[1]_i_1__7 
       (.I0(filtered_im_0_o_stream_TREADY_int_regslice),
        .I1(filtered_im_0_o_stream_TVALID_int_regslice),
        .I2(ack_in),
        .I3(filtered_im_0_o_stream_TVALID),
        .O(\B_V_data_1_state[1]_i_1__7_n_0 ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__7_n_0 ),
        .Q(filtered_im_0_o_stream_TVALID_int_regslice),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[1]_i_1__7_n_0 ),
        .Q(ack_in),
        .R(SR));
  LUT5 #(
    .INIT(32'h4F444444)) 
    \ap_CS_fsm[12]_i_7 
       (.I0(filtered_im_0_o_stream_TVALID_int_regslice),
        .I1(and_ln58_8_reg_2280),
        .I2(\ap_CS_fsm[11]_i_2 ),
        .I3(icmp_ln59_3_reg_2174),
        .I4(and_ln58_3_reg_2170),
        .O(gmem_WDATA50_out));
  LUT6 #(
    .INIT(64'h00000000028AAAAA)) 
    mem_reg_i_103
       (.I0(\q_tmp_reg[0] ),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[25]),
        .I3(B_V_data_1_payload_B[25]),
        .I4(mem_reg_i_352_n_0),
        .I5(\q_tmp_reg[25] ),
        .O(B_V_data_1_sel_rd_reg_25));
  LUT6 #(
    .INIT(64'h00000000028AAAAA)) 
    mem_reg_i_107
       (.I0(\q_tmp_reg[0] ),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[24]),
        .I3(B_V_data_1_payload_B[24]),
        .I4(mem_reg_i_352_n_0),
        .I5(\q_tmp_reg[24] ),
        .O(B_V_data_1_sel_rd_reg_24));
  LUT6 #(
    .INIT(64'h00000000028AAAAA)) 
    mem_reg_i_111
       (.I0(\q_tmp_reg[0] ),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[23]),
        .I3(B_V_data_1_payload_B[23]),
        .I4(mem_reg_i_352_n_0),
        .I5(\q_tmp_reg[23] ),
        .O(B_V_data_1_sel_rd_reg_23));
  LUT6 #(
    .INIT(64'h00000000028AAAAA)) 
    mem_reg_i_115
       (.I0(\q_tmp_reg[0] ),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[22]),
        .I3(B_V_data_1_payload_B[22]),
        .I4(mem_reg_i_352_n_0),
        .I5(\q_tmp_reg[22] ),
        .O(B_V_data_1_sel_rd_reg_22));
  LUT6 #(
    .INIT(64'h00000000028AAAAA)) 
    mem_reg_i_119
       (.I0(\q_tmp_reg[0] ),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[21]),
        .I3(B_V_data_1_payload_B[21]),
        .I4(mem_reg_i_352_n_0),
        .I5(\q_tmp_reg[21] ),
        .O(B_V_data_1_sel_rd_reg_21));
  LUT6 #(
    .INIT(64'h00000000028AAAAA)) 
    mem_reg_i_123
       (.I0(\q_tmp_reg[0] ),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[20]),
        .I3(B_V_data_1_payload_B[20]),
        .I4(mem_reg_i_352_n_0),
        .I5(\q_tmp_reg[20] ),
        .O(B_V_data_1_sel_rd_reg_20));
  LUT6 #(
    .INIT(64'h00000000028AAAAA)) 
    mem_reg_i_127
       (.I0(\q_tmp_reg[0] ),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[19]),
        .I3(B_V_data_1_payload_B[19]),
        .I4(mem_reg_i_352_n_0),
        .I5(\q_tmp_reg[19] ),
        .O(B_V_data_1_sel_rd_reg_19));
  LUT6 #(
    .INIT(64'h00000000028AAAAA)) 
    mem_reg_i_131
       (.I0(\q_tmp_reg[0] ),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[18]),
        .I3(B_V_data_1_payload_B[18]),
        .I4(mem_reg_i_352_n_0),
        .I5(\q_tmp_reg[18] ),
        .O(B_V_data_1_sel_rd_reg_18));
  LUT6 #(
    .INIT(64'h00000000028AAAAA)) 
    mem_reg_i_135
       (.I0(\q_tmp_reg[0] ),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[17]),
        .I3(B_V_data_1_payload_B[17]),
        .I4(mem_reg_i_352_n_0),
        .I5(\q_tmp_reg[17] ),
        .O(B_V_data_1_sel_rd_reg_17));
  LUT6 #(
    .INIT(64'h00000000028AAAAA)) 
    mem_reg_i_139
       (.I0(\q_tmp_reg[0] ),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[16]),
        .I3(B_V_data_1_payload_B[16]),
        .I4(mem_reg_i_352_n_0),
        .I5(\q_tmp_reg[16] ),
        .O(B_V_data_1_sel_rd_reg_16));
  LUT6 #(
    .INIT(64'h00000000028AAAAA)) 
    mem_reg_i_143
       (.I0(\q_tmp_reg[0] ),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[15]),
        .I3(B_V_data_1_payload_B[15]),
        .I4(mem_reg_i_352_n_0),
        .I5(\q_tmp_reg[15] ),
        .O(B_V_data_1_sel_rd_reg_15));
  LUT6 #(
    .INIT(64'h00000000028AAAAA)) 
    mem_reg_i_147
       (.I0(\q_tmp_reg[0] ),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[14]),
        .I3(B_V_data_1_payload_B[14]),
        .I4(mem_reg_i_352_n_0),
        .I5(\q_tmp_reg[14] ),
        .O(B_V_data_1_sel_rd_reg_14));
  LUT6 #(
    .INIT(64'h00000000028AAAAA)) 
    mem_reg_i_151
       (.I0(\q_tmp_reg[0] ),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[13]),
        .I3(B_V_data_1_payload_B[13]),
        .I4(mem_reg_i_352_n_0),
        .I5(\q_tmp_reg[13] ),
        .O(B_V_data_1_sel_rd_reg_13));
  LUT6 #(
    .INIT(64'h00000000028AAAAA)) 
    mem_reg_i_155
       (.I0(\q_tmp_reg[0] ),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[12]),
        .I3(B_V_data_1_payload_B[12]),
        .I4(mem_reg_i_352_n_0),
        .I5(\q_tmp_reg[12] ),
        .O(B_V_data_1_sel_rd_reg_12));
  LUT6 #(
    .INIT(64'h00000000028AAAAA)) 
    mem_reg_i_159
       (.I0(\q_tmp_reg[0] ),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[11]),
        .I3(B_V_data_1_payload_B[11]),
        .I4(mem_reg_i_352_n_0),
        .I5(\q_tmp_reg[11] ),
        .O(B_V_data_1_sel_rd_reg_11));
  LUT6 #(
    .INIT(64'h00000000028AAAAA)) 
    mem_reg_i_163
       (.I0(\q_tmp_reg[0] ),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[10]),
        .I3(B_V_data_1_payload_B[10]),
        .I4(mem_reg_i_352_n_0),
        .I5(\q_tmp_reg[10] ),
        .O(B_V_data_1_sel_rd_reg_10));
  LUT6 #(
    .INIT(64'h00000000028AAAAA)) 
    mem_reg_i_167
       (.I0(\q_tmp_reg[0] ),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[9]),
        .I3(B_V_data_1_payload_B[9]),
        .I4(mem_reg_i_352_n_0),
        .I5(\q_tmp_reg[9] ),
        .O(B_V_data_1_sel_rd_reg_9));
  LUT6 #(
    .INIT(64'h00000000028AAAAA)) 
    mem_reg_i_171
       (.I0(\q_tmp_reg[0] ),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[8]),
        .I3(B_V_data_1_payload_B[8]),
        .I4(mem_reg_i_352_n_0),
        .I5(\q_tmp_reg[8] ),
        .O(B_V_data_1_sel_rd_reg_8));
  LUT6 #(
    .INIT(64'h00000000028AAAAA)) 
    mem_reg_i_175
       (.I0(\q_tmp_reg[0] ),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[7]),
        .I3(B_V_data_1_payload_B[7]),
        .I4(mem_reg_i_352_n_0),
        .I5(\q_tmp_reg[7] ),
        .O(B_V_data_1_sel_rd_reg_7));
  LUT6 #(
    .INIT(64'h00000000028AAAAA)) 
    mem_reg_i_179
       (.I0(\q_tmp_reg[0] ),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[6]),
        .I3(B_V_data_1_payload_B[6]),
        .I4(mem_reg_i_352_n_0),
        .I5(\q_tmp_reg[6] ),
        .O(B_V_data_1_sel_rd_reg_6));
  LUT6 #(
    .INIT(64'h00000000028AAAAA)) 
    mem_reg_i_183
       (.I0(\q_tmp_reg[0] ),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[5]),
        .I3(B_V_data_1_payload_B[5]),
        .I4(mem_reg_i_352_n_0),
        .I5(\q_tmp_reg[5] ),
        .O(B_V_data_1_sel_rd_reg_5));
  LUT6 #(
    .INIT(64'h00000000028AAAAA)) 
    mem_reg_i_187
       (.I0(\q_tmp_reg[0] ),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[4]),
        .I3(B_V_data_1_payload_B[4]),
        .I4(mem_reg_i_352_n_0),
        .I5(\q_tmp_reg[4] ),
        .O(B_V_data_1_sel_rd_reg_4));
  LUT6 #(
    .INIT(64'h00000000028AAAAA)) 
    mem_reg_i_191
       (.I0(\q_tmp_reg[0] ),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[3]),
        .I3(B_V_data_1_payload_B[3]),
        .I4(mem_reg_i_352_n_0),
        .I5(\q_tmp_reg[3] ),
        .O(B_V_data_1_sel_rd_reg_3));
  LUT6 #(
    .INIT(64'h00000000028AAAAA)) 
    mem_reg_i_195
       (.I0(\q_tmp_reg[0] ),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[2]),
        .I3(B_V_data_1_payload_B[2]),
        .I4(mem_reg_i_352_n_0),
        .I5(\q_tmp_reg[2] ),
        .O(B_V_data_1_sel_rd_reg_2));
  LUT6 #(
    .INIT(64'h00000000028AAAAA)) 
    mem_reg_i_199
       (.I0(\q_tmp_reg[0] ),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[1]),
        .I3(B_V_data_1_payload_B[1]),
        .I4(mem_reg_i_352_n_0),
        .I5(\q_tmp_reg[1] ),
        .O(B_V_data_1_sel_rd_reg_1));
  LUT6 #(
    .INIT(64'h00000000028AAAAA)) 
    mem_reg_i_203
       (.I0(\q_tmp_reg[0] ),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[0]),
        .I3(B_V_data_1_payload_B[0]),
        .I4(mem_reg_i_352_n_0),
        .I5(\q_tmp_reg[0]_0 ),
        .O(B_V_data_1_sel_rd_reg_0));
  LUT6 #(
    .INIT(64'h00000000028AAAAA)) 
    mem_reg_i_207
       (.I0(\q_tmp_reg[0] ),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[63]),
        .I3(B_V_data_1_payload_B[63]),
        .I4(mem_reg_i_352_n_0),
        .I5(\q_tmp_reg[63] ),
        .O(B_V_data_1_sel_rd_reg_63));
  LUT6 #(
    .INIT(64'h00000000028AAAAA)) 
    mem_reg_i_211
       (.I0(\q_tmp_reg[0] ),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[62]),
        .I3(B_V_data_1_payload_B[62]),
        .I4(mem_reg_i_352_n_0),
        .I5(\q_tmp_reg[62] ),
        .O(B_V_data_1_sel_rd_reg_62));
  LUT6 #(
    .INIT(64'h00000000028AAAAA)) 
    mem_reg_i_215
       (.I0(\q_tmp_reg[0] ),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[61]),
        .I3(B_V_data_1_payload_B[61]),
        .I4(mem_reg_i_352_n_0),
        .I5(\q_tmp_reg[61] ),
        .O(B_V_data_1_sel_rd_reg_61));
  LUT6 #(
    .INIT(64'h00000000028AAAAA)) 
    mem_reg_i_219
       (.I0(\q_tmp_reg[0] ),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[60]),
        .I3(B_V_data_1_payload_B[60]),
        .I4(mem_reg_i_352_n_0),
        .I5(\q_tmp_reg[60] ),
        .O(B_V_data_1_sel_rd_reg_60));
  LUT6 #(
    .INIT(64'h00000000028AAAAA)) 
    mem_reg_i_223
       (.I0(\q_tmp_reg[0] ),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[59]),
        .I3(B_V_data_1_payload_B[59]),
        .I4(mem_reg_i_352_n_0),
        .I5(\q_tmp_reg[59] ),
        .O(B_V_data_1_sel_rd_reg_59));
  LUT6 #(
    .INIT(64'h00000000028AAAAA)) 
    mem_reg_i_227
       (.I0(\q_tmp_reg[0] ),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[58]),
        .I3(B_V_data_1_payload_B[58]),
        .I4(mem_reg_i_352_n_0),
        .I5(\q_tmp_reg[58] ),
        .O(B_V_data_1_sel_rd_reg_58));
  LUT6 #(
    .INIT(64'h00000000028AAAAA)) 
    mem_reg_i_231
       (.I0(\q_tmp_reg[0] ),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[57]),
        .I3(B_V_data_1_payload_B[57]),
        .I4(mem_reg_i_352_n_0),
        .I5(\q_tmp_reg[57] ),
        .O(B_V_data_1_sel_rd_reg_57));
  LUT6 #(
    .INIT(64'h00000000028AAAAA)) 
    mem_reg_i_235
       (.I0(\q_tmp_reg[0] ),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[56]),
        .I3(B_V_data_1_payload_B[56]),
        .I4(mem_reg_i_352_n_0),
        .I5(\q_tmp_reg[56] ),
        .O(B_V_data_1_sel_rd_reg_56));
  LUT6 #(
    .INIT(64'h00000000028AAAAA)) 
    mem_reg_i_239
       (.I0(\q_tmp_reg[0] ),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[55]),
        .I3(B_V_data_1_payload_B[55]),
        .I4(mem_reg_i_352_n_0),
        .I5(\q_tmp_reg[55] ),
        .O(B_V_data_1_sel_rd_reg_55));
  LUT6 #(
    .INIT(64'h00000000028AAAAA)) 
    mem_reg_i_243
       (.I0(\q_tmp_reg[0] ),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[54]),
        .I3(B_V_data_1_payload_B[54]),
        .I4(mem_reg_i_352_n_0),
        .I5(\q_tmp_reg[54] ),
        .O(B_V_data_1_sel_rd_reg_54));
  LUT6 #(
    .INIT(64'h00000000028AAAAA)) 
    mem_reg_i_247
       (.I0(\q_tmp_reg[0] ),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[53]),
        .I3(B_V_data_1_payload_B[53]),
        .I4(mem_reg_i_352_n_0),
        .I5(\q_tmp_reg[53] ),
        .O(B_V_data_1_sel_rd_reg_53));
  LUT6 #(
    .INIT(64'h00000000028AAAAA)) 
    mem_reg_i_251
       (.I0(\q_tmp_reg[0] ),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[52]),
        .I3(B_V_data_1_payload_B[52]),
        .I4(mem_reg_i_352_n_0),
        .I5(\q_tmp_reg[52] ),
        .O(B_V_data_1_sel_rd_reg_52));
  LUT6 #(
    .INIT(64'h00000000028AAAAA)) 
    mem_reg_i_255
       (.I0(\q_tmp_reg[0] ),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[51]),
        .I3(B_V_data_1_payload_B[51]),
        .I4(mem_reg_i_352_n_0),
        .I5(\q_tmp_reg[51] ),
        .O(B_V_data_1_sel_rd_reg_51));
  LUT6 #(
    .INIT(64'h00000000028AAAAA)) 
    mem_reg_i_259
       (.I0(\q_tmp_reg[0] ),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[50]),
        .I3(B_V_data_1_payload_B[50]),
        .I4(mem_reg_i_352_n_0),
        .I5(\q_tmp_reg[50] ),
        .O(B_V_data_1_sel_rd_reg_50));
  LUT6 #(
    .INIT(64'h00000000028AAAAA)) 
    mem_reg_i_263
       (.I0(\q_tmp_reg[0] ),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[49]),
        .I3(B_V_data_1_payload_B[49]),
        .I4(mem_reg_i_352_n_0),
        .I5(\q_tmp_reg[49] ),
        .O(B_V_data_1_sel_rd_reg_49));
  LUT6 #(
    .INIT(64'h00000000028AAAAA)) 
    mem_reg_i_267
       (.I0(\q_tmp_reg[0] ),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[48]),
        .I3(B_V_data_1_payload_B[48]),
        .I4(mem_reg_i_352_n_0),
        .I5(\q_tmp_reg[48] ),
        .O(B_V_data_1_sel_rd_reg_48));
  LUT6 #(
    .INIT(64'h00000000028AAAAA)) 
    mem_reg_i_271
       (.I0(\q_tmp_reg[0] ),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[47]),
        .I3(B_V_data_1_payload_B[47]),
        .I4(mem_reg_i_352_n_0),
        .I5(\q_tmp_reg[47] ),
        .O(B_V_data_1_sel_rd_reg_47));
  LUT6 #(
    .INIT(64'h00000000028AAAAA)) 
    mem_reg_i_275
       (.I0(\q_tmp_reg[0] ),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[46]),
        .I3(B_V_data_1_payload_B[46]),
        .I4(mem_reg_i_352_n_0),
        .I5(\q_tmp_reg[46] ),
        .O(B_V_data_1_sel_rd_reg_46));
  LUT6 #(
    .INIT(64'h00000000028AAAAA)) 
    mem_reg_i_279
       (.I0(\q_tmp_reg[0] ),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[45]),
        .I3(B_V_data_1_payload_B[45]),
        .I4(mem_reg_i_352_n_0),
        .I5(\q_tmp_reg[45] ),
        .O(B_V_data_1_sel_rd_reg_45));
  LUT6 #(
    .INIT(64'h00000000028AAAAA)) 
    mem_reg_i_283
       (.I0(\q_tmp_reg[0] ),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[44]),
        .I3(B_V_data_1_payload_B[44]),
        .I4(mem_reg_i_352_n_0),
        .I5(\q_tmp_reg[44] ),
        .O(B_V_data_1_sel_rd_reg_44));
  LUT6 #(
    .INIT(64'h00000000028AAAAA)) 
    mem_reg_i_287
       (.I0(\q_tmp_reg[0] ),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[43]),
        .I3(B_V_data_1_payload_B[43]),
        .I4(mem_reg_i_352_n_0),
        .I5(\q_tmp_reg[43] ),
        .O(B_V_data_1_sel_rd_reg_43));
  LUT6 #(
    .INIT(64'h00000000028AAAAA)) 
    mem_reg_i_291
       (.I0(\q_tmp_reg[0] ),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[42]),
        .I3(B_V_data_1_payload_B[42]),
        .I4(mem_reg_i_352_n_0),
        .I5(\q_tmp_reg[42] ),
        .O(B_V_data_1_sel_rd_reg_42));
  LUT6 #(
    .INIT(64'h00000000028AAAAA)) 
    mem_reg_i_295
       (.I0(\q_tmp_reg[0] ),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[41]),
        .I3(B_V_data_1_payload_B[41]),
        .I4(mem_reg_i_352_n_0),
        .I5(\q_tmp_reg[41] ),
        .O(B_V_data_1_sel_rd_reg_41));
  LUT6 #(
    .INIT(64'h00000000028AAAAA)) 
    mem_reg_i_299
       (.I0(\q_tmp_reg[0] ),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[40]),
        .I3(B_V_data_1_payload_B[40]),
        .I4(mem_reg_i_352_n_0),
        .I5(\q_tmp_reg[40] ),
        .O(B_V_data_1_sel_rd_reg_40));
  LUT6 #(
    .INIT(64'h00000000028AAAAA)) 
    mem_reg_i_303
       (.I0(\q_tmp_reg[0] ),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[39]),
        .I3(B_V_data_1_payload_B[39]),
        .I4(mem_reg_i_352_n_0),
        .I5(\q_tmp_reg[39] ),
        .O(B_V_data_1_sel_rd_reg_39));
  LUT6 #(
    .INIT(64'h00000000028AAAAA)) 
    mem_reg_i_307
       (.I0(\q_tmp_reg[0] ),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[38]),
        .I3(B_V_data_1_payload_B[38]),
        .I4(mem_reg_i_352_n_0),
        .I5(\q_tmp_reg[38] ),
        .O(B_V_data_1_sel_rd_reg_38));
  LUT6 #(
    .INIT(64'h00000000028AAAAA)) 
    mem_reg_i_311
       (.I0(\q_tmp_reg[0] ),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[37]),
        .I3(B_V_data_1_payload_B[37]),
        .I4(mem_reg_i_352_n_0),
        .I5(\q_tmp_reg[37] ),
        .O(B_V_data_1_sel_rd_reg_37));
  LUT6 #(
    .INIT(64'h00000000028AAAAA)) 
    mem_reg_i_315
       (.I0(\q_tmp_reg[0] ),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[36]),
        .I3(B_V_data_1_payload_B[36]),
        .I4(mem_reg_i_352_n_0),
        .I5(\q_tmp_reg[36] ),
        .O(B_V_data_1_sel_rd_reg_36));
  LUT6 #(
    .INIT(64'h00000000028AAAAA)) 
    mem_reg_i_319
       (.I0(\q_tmp_reg[0] ),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[35]),
        .I3(B_V_data_1_payload_B[35]),
        .I4(mem_reg_i_352_n_0),
        .I5(\q_tmp_reg[35] ),
        .O(B_V_data_1_sel_rd_reg_35));
  LUT6 #(
    .INIT(64'h00000000028AAAAA)) 
    mem_reg_i_323
       (.I0(\q_tmp_reg[0] ),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[34]),
        .I3(B_V_data_1_payload_B[34]),
        .I4(mem_reg_i_352_n_0),
        .I5(\q_tmp_reg[34] ),
        .O(B_V_data_1_sel_rd_reg_34));
  LUT6 #(
    .INIT(64'h00000000028AAAAA)) 
    mem_reg_i_327
       (.I0(\q_tmp_reg[0] ),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[33]),
        .I3(B_V_data_1_payload_B[33]),
        .I4(mem_reg_i_352_n_0),
        .I5(\q_tmp_reg[33] ),
        .O(B_V_data_1_sel_rd_reg_33));
  LUT6 #(
    .INIT(64'h00000000028AAAAA)) 
    mem_reg_i_331
       (.I0(\q_tmp_reg[0] ),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[32]),
        .I3(B_V_data_1_payload_B[32]),
        .I4(mem_reg_i_352_n_0),
        .I5(\q_tmp_reg[32] ),
        .O(B_V_data_1_sel_rd_reg_32));
  LUT5 #(
    .INIT(32'h00800000)) 
    mem_reg_i_352
       (.I0(icmp_ln59_8_reg_2284),
        .I1(and_ln58_8_reg_2280),
        .I2(Q),
        .I3(gmem_WDATA50_out),
        .I4(ap_enable_reg_pp0_iter0),
        .O(mem_reg_i_352_n_0));
  LUT6 #(
    .INIT(64'h00000000028AAAAA)) 
    mem_reg_i_79
       (.I0(\q_tmp_reg[0] ),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[31]),
        .I3(B_V_data_1_payload_B[31]),
        .I4(mem_reg_i_352_n_0),
        .I5(\q_tmp_reg[31] ),
        .O(B_V_data_1_sel_rd_reg_31));
  LUT6 #(
    .INIT(64'h00000000028AAAAA)) 
    mem_reg_i_83
       (.I0(\q_tmp_reg[0] ),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[30]),
        .I3(B_V_data_1_payload_B[30]),
        .I4(mem_reg_i_352_n_0),
        .I5(\q_tmp_reg[30] ),
        .O(B_V_data_1_sel_rd_reg_30));
  LUT6 #(
    .INIT(64'h00000000028AAAAA)) 
    mem_reg_i_87
       (.I0(\q_tmp_reg[0] ),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[29]),
        .I3(B_V_data_1_payload_B[29]),
        .I4(mem_reg_i_352_n_0),
        .I5(\q_tmp_reg[29] ),
        .O(B_V_data_1_sel_rd_reg_29));
  LUT6 #(
    .INIT(64'h00000000028AAAAA)) 
    mem_reg_i_91
       (.I0(\q_tmp_reg[0] ),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[28]),
        .I3(B_V_data_1_payload_B[28]),
        .I4(mem_reg_i_352_n_0),
        .I5(\q_tmp_reg[28] ),
        .O(B_V_data_1_sel_rd_reg_28));
  LUT6 #(
    .INIT(64'h00000000028AAAAA)) 
    mem_reg_i_95
       (.I0(\q_tmp_reg[0] ),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[27]),
        .I3(B_V_data_1_payload_B[27]),
        .I4(mem_reg_i_352_n_0),
        .I5(\q_tmp_reg[27] ),
        .O(B_V_data_1_sel_rd_reg_27));
  LUT6 #(
    .INIT(64'h00000000028AAAAA)) 
    mem_reg_i_99
       (.I0(\q_tmp_reg[0] ),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[26]),
        .I3(B_V_data_1_payload_B[26]),
        .I4(mem_reg_i_352_n_0),
        .I5(\q_tmp_reg[26] ),
        .O(B_V_data_1_sel_rd_reg_26));
endmodule

(* ORIG_REF_NAME = "mem_write_top_rfi_C_regslice_both" *) 
module design_1_mem_write_top_rfi_C_0_0_mem_write_top_rfi_C_regslice_both_0
   (\B_V_data_1_state_reg[0]_0 ,
    filtered_im_1_o_stream_TVALID_int_regslice,
    ack_in,
    D,
    and_ln58_10_reg_2324,
    filtered_real_0_o_stream_TVALID_int_regslice,
    and_ln58_9_reg_2302,
    filtered_im_1_o_stream_TREADY_int_regslice,
    filtered_im_1_o_stream_TVALID,
    SR,
    ap_clk,
    filtered_im_1_o_stream_TDATA,
    ap_rst_n);
  output \B_V_data_1_state_reg[0]_0 ;
  output filtered_im_1_o_stream_TVALID_int_regslice;
  output ack_in;
  output [63:0]D;
  input and_ln58_10_reg_2324;
  input filtered_real_0_o_stream_TVALID_int_regslice;
  input and_ln58_9_reg_2302;
  input filtered_im_1_o_stream_TREADY_int_regslice;
  input filtered_im_1_o_stream_TVALID;
  input [0:0]SR;
  input ap_clk;
  input [63:0]filtered_im_1_o_stream_TDATA;
  input ap_rst_n;

  wire B_V_data_1_load_B;
  wire [63:0]B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[63]_i_1__9_n_0 ;
  wire [63:0]B_V_data_1_payload_B;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__9_n_0;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__9_n_0;
  wire \B_V_data_1_state[0]_i_1__9_n_0 ;
  wire \B_V_data_1_state[1]_i_1__9_n_0 ;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire [63:0]D;
  wire [0:0]SR;
  wire ack_in;
  wire and_ln58_10_reg_2324;
  wire and_ln58_9_reg_2302;
  wire ap_clk;
  wire ap_rst_n;
  wire [63:0]filtered_im_1_o_stream_TDATA;
  wire filtered_im_1_o_stream_TREADY_int_regslice;
  wire filtered_im_1_o_stream_TVALID;
  wire filtered_im_1_o_stream_TVALID_int_regslice;
  wire filtered_real_0_o_stream_TVALID_int_regslice;

  LUT3 #(
    .INIT(8'h0D)) 
    \B_V_data_1_payload_A[63]_i_1__9 
       (.I0(filtered_im_1_o_stream_TVALID_int_regslice),
        .I1(ack_in),
        .I2(B_V_data_1_sel_wr),
        .O(\B_V_data_1_payload_A[63]_i_1__9_n_0 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__9_n_0 ),
        .D(filtered_im_1_o_stream_TDATA[0]),
        .Q(B_V_data_1_payload_A[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__9_n_0 ),
        .D(filtered_im_1_o_stream_TDATA[10]),
        .Q(B_V_data_1_payload_A[10]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__9_n_0 ),
        .D(filtered_im_1_o_stream_TDATA[11]),
        .Q(B_V_data_1_payload_A[11]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__9_n_0 ),
        .D(filtered_im_1_o_stream_TDATA[12]),
        .Q(B_V_data_1_payload_A[12]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__9_n_0 ),
        .D(filtered_im_1_o_stream_TDATA[13]),
        .Q(B_V_data_1_payload_A[13]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__9_n_0 ),
        .D(filtered_im_1_o_stream_TDATA[14]),
        .Q(B_V_data_1_payload_A[14]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__9_n_0 ),
        .D(filtered_im_1_o_stream_TDATA[15]),
        .Q(B_V_data_1_payload_A[15]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[16] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__9_n_0 ),
        .D(filtered_im_1_o_stream_TDATA[16]),
        .Q(B_V_data_1_payload_A[16]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[17] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__9_n_0 ),
        .D(filtered_im_1_o_stream_TDATA[17]),
        .Q(B_V_data_1_payload_A[17]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[18] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__9_n_0 ),
        .D(filtered_im_1_o_stream_TDATA[18]),
        .Q(B_V_data_1_payload_A[18]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[19] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__9_n_0 ),
        .D(filtered_im_1_o_stream_TDATA[19]),
        .Q(B_V_data_1_payload_A[19]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__9_n_0 ),
        .D(filtered_im_1_o_stream_TDATA[1]),
        .Q(B_V_data_1_payload_A[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[20] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__9_n_0 ),
        .D(filtered_im_1_o_stream_TDATA[20]),
        .Q(B_V_data_1_payload_A[20]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[21] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__9_n_0 ),
        .D(filtered_im_1_o_stream_TDATA[21]),
        .Q(B_V_data_1_payload_A[21]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[22] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__9_n_0 ),
        .D(filtered_im_1_o_stream_TDATA[22]),
        .Q(B_V_data_1_payload_A[22]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[23] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__9_n_0 ),
        .D(filtered_im_1_o_stream_TDATA[23]),
        .Q(B_V_data_1_payload_A[23]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[24] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__9_n_0 ),
        .D(filtered_im_1_o_stream_TDATA[24]),
        .Q(B_V_data_1_payload_A[24]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[25] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__9_n_0 ),
        .D(filtered_im_1_o_stream_TDATA[25]),
        .Q(B_V_data_1_payload_A[25]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[26] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__9_n_0 ),
        .D(filtered_im_1_o_stream_TDATA[26]),
        .Q(B_V_data_1_payload_A[26]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[27] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__9_n_0 ),
        .D(filtered_im_1_o_stream_TDATA[27]),
        .Q(B_V_data_1_payload_A[27]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[28] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__9_n_0 ),
        .D(filtered_im_1_o_stream_TDATA[28]),
        .Q(B_V_data_1_payload_A[28]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[29] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__9_n_0 ),
        .D(filtered_im_1_o_stream_TDATA[29]),
        .Q(B_V_data_1_payload_A[29]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__9_n_0 ),
        .D(filtered_im_1_o_stream_TDATA[2]),
        .Q(B_V_data_1_payload_A[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[30] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__9_n_0 ),
        .D(filtered_im_1_o_stream_TDATA[30]),
        .Q(B_V_data_1_payload_A[30]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[31] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__9_n_0 ),
        .D(filtered_im_1_o_stream_TDATA[31]),
        .Q(B_V_data_1_payload_A[31]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[32] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__9_n_0 ),
        .D(filtered_im_1_o_stream_TDATA[32]),
        .Q(B_V_data_1_payload_A[32]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[33] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__9_n_0 ),
        .D(filtered_im_1_o_stream_TDATA[33]),
        .Q(B_V_data_1_payload_A[33]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[34] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__9_n_0 ),
        .D(filtered_im_1_o_stream_TDATA[34]),
        .Q(B_V_data_1_payload_A[34]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[35] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__9_n_0 ),
        .D(filtered_im_1_o_stream_TDATA[35]),
        .Q(B_V_data_1_payload_A[35]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[36] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__9_n_0 ),
        .D(filtered_im_1_o_stream_TDATA[36]),
        .Q(B_V_data_1_payload_A[36]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[37] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__9_n_0 ),
        .D(filtered_im_1_o_stream_TDATA[37]),
        .Q(B_V_data_1_payload_A[37]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[38] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__9_n_0 ),
        .D(filtered_im_1_o_stream_TDATA[38]),
        .Q(B_V_data_1_payload_A[38]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[39] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__9_n_0 ),
        .D(filtered_im_1_o_stream_TDATA[39]),
        .Q(B_V_data_1_payload_A[39]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__9_n_0 ),
        .D(filtered_im_1_o_stream_TDATA[3]),
        .Q(B_V_data_1_payload_A[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[40] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__9_n_0 ),
        .D(filtered_im_1_o_stream_TDATA[40]),
        .Q(B_V_data_1_payload_A[40]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[41] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__9_n_0 ),
        .D(filtered_im_1_o_stream_TDATA[41]),
        .Q(B_V_data_1_payload_A[41]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[42] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__9_n_0 ),
        .D(filtered_im_1_o_stream_TDATA[42]),
        .Q(B_V_data_1_payload_A[42]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[43] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__9_n_0 ),
        .D(filtered_im_1_o_stream_TDATA[43]),
        .Q(B_V_data_1_payload_A[43]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[44] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__9_n_0 ),
        .D(filtered_im_1_o_stream_TDATA[44]),
        .Q(B_V_data_1_payload_A[44]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[45] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__9_n_0 ),
        .D(filtered_im_1_o_stream_TDATA[45]),
        .Q(B_V_data_1_payload_A[45]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[46] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__9_n_0 ),
        .D(filtered_im_1_o_stream_TDATA[46]),
        .Q(B_V_data_1_payload_A[46]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[47] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__9_n_0 ),
        .D(filtered_im_1_o_stream_TDATA[47]),
        .Q(B_V_data_1_payload_A[47]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[48] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__9_n_0 ),
        .D(filtered_im_1_o_stream_TDATA[48]),
        .Q(B_V_data_1_payload_A[48]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[49] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__9_n_0 ),
        .D(filtered_im_1_o_stream_TDATA[49]),
        .Q(B_V_data_1_payload_A[49]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__9_n_0 ),
        .D(filtered_im_1_o_stream_TDATA[4]),
        .Q(B_V_data_1_payload_A[4]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[50] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__9_n_0 ),
        .D(filtered_im_1_o_stream_TDATA[50]),
        .Q(B_V_data_1_payload_A[50]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[51] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__9_n_0 ),
        .D(filtered_im_1_o_stream_TDATA[51]),
        .Q(B_V_data_1_payload_A[51]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[52] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__9_n_0 ),
        .D(filtered_im_1_o_stream_TDATA[52]),
        .Q(B_V_data_1_payload_A[52]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[53] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__9_n_0 ),
        .D(filtered_im_1_o_stream_TDATA[53]),
        .Q(B_V_data_1_payload_A[53]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[54] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__9_n_0 ),
        .D(filtered_im_1_o_stream_TDATA[54]),
        .Q(B_V_data_1_payload_A[54]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[55] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__9_n_0 ),
        .D(filtered_im_1_o_stream_TDATA[55]),
        .Q(B_V_data_1_payload_A[55]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[56] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__9_n_0 ),
        .D(filtered_im_1_o_stream_TDATA[56]),
        .Q(B_V_data_1_payload_A[56]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[57] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__9_n_0 ),
        .D(filtered_im_1_o_stream_TDATA[57]),
        .Q(B_V_data_1_payload_A[57]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[58] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__9_n_0 ),
        .D(filtered_im_1_o_stream_TDATA[58]),
        .Q(B_V_data_1_payload_A[58]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[59] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__9_n_0 ),
        .D(filtered_im_1_o_stream_TDATA[59]),
        .Q(B_V_data_1_payload_A[59]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__9_n_0 ),
        .D(filtered_im_1_o_stream_TDATA[5]),
        .Q(B_V_data_1_payload_A[5]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[60] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__9_n_0 ),
        .D(filtered_im_1_o_stream_TDATA[60]),
        .Q(B_V_data_1_payload_A[60]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[61] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__9_n_0 ),
        .D(filtered_im_1_o_stream_TDATA[61]),
        .Q(B_V_data_1_payload_A[61]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[62] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__9_n_0 ),
        .D(filtered_im_1_o_stream_TDATA[62]),
        .Q(B_V_data_1_payload_A[62]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[63] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__9_n_0 ),
        .D(filtered_im_1_o_stream_TDATA[63]),
        .Q(B_V_data_1_payload_A[63]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__9_n_0 ),
        .D(filtered_im_1_o_stream_TDATA[6]),
        .Q(B_V_data_1_payload_A[6]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__9_n_0 ),
        .D(filtered_im_1_o_stream_TDATA[7]),
        .Q(B_V_data_1_payload_A[7]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__9_n_0 ),
        .D(filtered_im_1_o_stream_TDATA[8]),
        .Q(B_V_data_1_payload_A[8]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__9_n_0 ),
        .D(filtered_im_1_o_stream_TDATA[9]),
        .Q(B_V_data_1_payload_A[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hA2)) 
    \B_V_data_1_payload_B[63]_i_1__9 
       (.I0(B_V_data_1_sel_wr),
        .I1(filtered_im_1_o_stream_TVALID_int_regslice),
        .I2(ack_in),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_im_1_o_stream_TDATA[0]),
        .Q(B_V_data_1_payload_B[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_im_1_o_stream_TDATA[10]),
        .Q(B_V_data_1_payload_B[10]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_im_1_o_stream_TDATA[11]),
        .Q(B_V_data_1_payload_B[11]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_im_1_o_stream_TDATA[12]),
        .Q(B_V_data_1_payload_B[12]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_im_1_o_stream_TDATA[13]),
        .Q(B_V_data_1_payload_B[13]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_im_1_o_stream_TDATA[14]),
        .Q(B_V_data_1_payload_B[14]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_im_1_o_stream_TDATA[15]),
        .Q(B_V_data_1_payload_B[15]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_im_1_o_stream_TDATA[16]),
        .Q(B_V_data_1_payload_B[16]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_im_1_o_stream_TDATA[17]),
        .Q(B_V_data_1_payload_B[17]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_im_1_o_stream_TDATA[18]),
        .Q(B_V_data_1_payload_B[18]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_im_1_o_stream_TDATA[19]),
        .Q(B_V_data_1_payload_B[19]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_im_1_o_stream_TDATA[1]),
        .Q(B_V_data_1_payload_B[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_im_1_o_stream_TDATA[20]),
        .Q(B_V_data_1_payload_B[20]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_im_1_o_stream_TDATA[21]),
        .Q(B_V_data_1_payload_B[21]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_im_1_o_stream_TDATA[22]),
        .Q(B_V_data_1_payload_B[22]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_im_1_o_stream_TDATA[23]),
        .Q(B_V_data_1_payload_B[23]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[24] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_im_1_o_stream_TDATA[24]),
        .Q(B_V_data_1_payload_B[24]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[25] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_im_1_o_stream_TDATA[25]),
        .Q(B_V_data_1_payload_B[25]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[26] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_im_1_o_stream_TDATA[26]),
        .Q(B_V_data_1_payload_B[26]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[27] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_im_1_o_stream_TDATA[27]),
        .Q(B_V_data_1_payload_B[27]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[28] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_im_1_o_stream_TDATA[28]),
        .Q(B_V_data_1_payload_B[28]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[29] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_im_1_o_stream_TDATA[29]),
        .Q(B_V_data_1_payload_B[29]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_im_1_o_stream_TDATA[2]),
        .Q(B_V_data_1_payload_B[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[30] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_im_1_o_stream_TDATA[30]),
        .Q(B_V_data_1_payload_B[30]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[31] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_im_1_o_stream_TDATA[31]),
        .Q(B_V_data_1_payload_B[31]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[32] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_im_1_o_stream_TDATA[32]),
        .Q(B_V_data_1_payload_B[32]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[33] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_im_1_o_stream_TDATA[33]),
        .Q(B_V_data_1_payload_B[33]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[34] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_im_1_o_stream_TDATA[34]),
        .Q(B_V_data_1_payload_B[34]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[35] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_im_1_o_stream_TDATA[35]),
        .Q(B_V_data_1_payload_B[35]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[36] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_im_1_o_stream_TDATA[36]),
        .Q(B_V_data_1_payload_B[36]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[37] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_im_1_o_stream_TDATA[37]),
        .Q(B_V_data_1_payload_B[37]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[38] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_im_1_o_stream_TDATA[38]),
        .Q(B_V_data_1_payload_B[38]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[39] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_im_1_o_stream_TDATA[39]),
        .Q(B_V_data_1_payload_B[39]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_im_1_o_stream_TDATA[3]),
        .Q(B_V_data_1_payload_B[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[40] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_im_1_o_stream_TDATA[40]),
        .Q(B_V_data_1_payload_B[40]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[41] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_im_1_o_stream_TDATA[41]),
        .Q(B_V_data_1_payload_B[41]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[42] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_im_1_o_stream_TDATA[42]),
        .Q(B_V_data_1_payload_B[42]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[43] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_im_1_o_stream_TDATA[43]),
        .Q(B_V_data_1_payload_B[43]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[44] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_im_1_o_stream_TDATA[44]),
        .Q(B_V_data_1_payload_B[44]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[45] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_im_1_o_stream_TDATA[45]),
        .Q(B_V_data_1_payload_B[45]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[46] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_im_1_o_stream_TDATA[46]),
        .Q(B_V_data_1_payload_B[46]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[47] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_im_1_o_stream_TDATA[47]),
        .Q(B_V_data_1_payload_B[47]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[48] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_im_1_o_stream_TDATA[48]),
        .Q(B_V_data_1_payload_B[48]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[49] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_im_1_o_stream_TDATA[49]),
        .Q(B_V_data_1_payload_B[49]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_im_1_o_stream_TDATA[4]),
        .Q(B_V_data_1_payload_B[4]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[50] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_im_1_o_stream_TDATA[50]),
        .Q(B_V_data_1_payload_B[50]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[51] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_im_1_o_stream_TDATA[51]),
        .Q(B_V_data_1_payload_B[51]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[52] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_im_1_o_stream_TDATA[52]),
        .Q(B_V_data_1_payload_B[52]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[53] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_im_1_o_stream_TDATA[53]),
        .Q(B_V_data_1_payload_B[53]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[54] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_im_1_o_stream_TDATA[54]),
        .Q(B_V_data_1_payload_B[54]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[55] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_im_1_o_stream_TDATA[55]),
        .Q(B_V_data_1_payload_B[55]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[56] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_im_1_o_stream_TDATA[56]),
        .Q(B_V_data_1_payload_B[56]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[57] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_im_1_o_stream_TDATA[57]),
        .Q(B_V_data_1_payload_B[57]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[58] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_im_1_o_stream_TDATA[58]),
        .Q(B_V_data_1_payload_B[58]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[59] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_im_1_o_stream_TDATA[59]),
        .Q(B_V_data_1_payload_B[59]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_im_1_o_stream_TDATA[5]),
        .Q(B_V_data_1_payload_B[5]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[60] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_im_1_o_stream_TDATA[60]),
        .Q(B_V_data_1_payload_B[60]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[61] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_im_1_o_stream_TDATA[61]),
        .Q(B_V_data_1_payload_B[61]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[62] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_im_1_o_stream_TDATA[62]),
        .Q(B_V_data_1_payload_B[62]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[63] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_im_1_o_stream_TDATA[63]),
        .Q(B_V_data_1_payload_B[63]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_im_1_o_stream_TDATA[6]),
        .Q(B_V_data_1_payload_B[6]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_im_1_o_stream_TDATA[7]),
        .Q(B_V_data_1_payload_B[7]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_im_1_o_stream_TDATA[8]),
        .Q(B_V_data_1_payload_B[8]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_im_1_o_stream_TDATA[9]),
        .Q(B_V_data_1_payload_B[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair642" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__9
       (.I0(filtered_im_1_o_stream_TREADY_int_regslice),
        .I1(filtered_im_1_o_stream_TVALID_int_regslice),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__9_n_0));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__9_n_0),
        .Q(B_V_data_1_sel),
        .R(SR));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__9
       (.I0(filtered_im_1_o_stream_TVALID),
        .I1(ack_in),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__9_n_0));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__9_n_0),
        .Q(B_V_data_1_sel_wr),
        .R(SR));
  LUT5 #(
    .INIT(32'hA2AAA000)) 
    \B_V_data_1_state[0]_i_1__9 
       (.I0(ap_rst_n),
        .I1(filtered_im_1_o_stream_TREADY_int_regslice),
        .I2(filtered_im_1_o_stream_TVALID),
        .I3(ack_in),
        .I4(filtered_im_1_o_stream_TVALID_int_regslice),
        .O(\B_V_data_1_state[0]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair642" *) 
  LUT4 #(
    .INIT(16'hBBFB)) 
    \B_V_data_1_state[1]_i_1__9 
       (.I0(filtered_im_1_o_stream_TREADY_int_regslice),
        .I1(filtered_im_1_o_stream_TVALID_int_regslice),
        .I2(ack_in),
        .I3(filtered_im_1_o_stream_TVALID),
        .O(\B_V_data_1_state[1]_i_1__9_n_0 ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__9_n_0 ),
        .Q(filtered_im_1_o_stream_TVALID_int_regslice),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[1]_i_1__9_n_0 ),
        .Q(ack_in),
        .R(SR));
  LUT4 #(
    .INIT(16'h4F44)) 
    \ap_CS_fsm[12]_i_4 
       (.I0(filtered_im_1_o_stream_TVALID_int_regslice),
        .I1(and_ln58_10_reg_2324),
        .I2(filtered_real_0_o_stream_TVALID_int_regslice),
        .I3(and_ln58_9_reg_2302),
        .O(\B_V_data_1_state_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair643" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_10_reg_2356[0]_i_1 
       (.I0(B_V_data_1_payload_B[0]),
        .I1(B_V_data_1_payload_A[0]),
        .I2(B_V_data_1_sel),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair648" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_10_reg_2356[10]_i_1 
       (.I0(B_V_data_1_payload_B[10]),
        .I1(B_V_data_1_payload_A[10]),
        .I2(B_V_data_1_sel),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair648" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_10_reg_2356[11]_i_1 
       (.I0(B_V_data_1_payload_B[11]),
        .I1(B_V_data_1_payload_A[11]),
        .I2(B_V_data_1_sel),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair649" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_10_reg_2356[12]_i_1 
       (.I0(B_V_data_1_payload_B[12]),
        .I1(B_V_data_1_payload_A[12]),
        .I2(B_V_data_1_sel),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair649" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_10_reg_2356[13]_i_1 
       (.I0(B_V_data_1_payload_B[13]),
        .I1(B_V_data_1_payload_A[13]),
        .I2(B_V_data_1_sel),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair650" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_10_reg_2356[14]_i_1 
       (.I0(B_V_data_1_payload_B[14]),
        .I1(B_V_data_1_payload_A[14]),
        .I2(B_V_data_1_sel),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair650" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_10_reg_2356[15]_i_1 
       (.I0(B_V_data_1_payload_B[15]),
        .I1(B_V_data_1_payload_A[15]),
        .I2(B_V_data_1_sel),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair651" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_10_reg_2356[16]_i_1 
       (.I0(B_V_data_1_payload_B[16]),
        .I1(B_V_data_1_payload_A[16]),
        .I2(B_V_data_1_sel),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair651" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_10_reg_2356[17]_i_1 
       (.I0(B_V_data_1_payload_B[17]),
        .I1(B_V_data_1_payload_A[17]),
        .I2(B_V_data_1_sel),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair652" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_10_reg_2356[18]_i_1 
       (.I0(B_V_data_1_payload_B[18]),
        .I1(B_V_data_1_payload_A[18]),
        .I2(B_V_data_1_sel),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair652" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_10_reg_2356[19]_i_1 
       (.I0(B_V_data_1_payload_B[19]),
        .I1(B_V_data_1_payload_A[19]),
        .I2(B_V_data_1_sel),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair643" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_10_reg_2356[1]_i_1 
       (.I0(B_V_data_1_payload_B[1]),
        .I1(B_V_data_1_payload_A[1]),
        .I2(B_V_data_1_sel),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair653" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_10_reg_2356[20]_i_1 
       (.I0(B_V_data_1_payload_B[20]),
        .I1(B_V_data_1_payload_A[20]),
        .I2(B_V_data_1_sel),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair653" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_10_reg_2356[21]_i_1 
       (.I0(B_V_data_1_payload_B[21]),
        .I1(B_V_data_1_payload_A[21]),
        .I2(B_V_data_1_sel),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair654" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_10_reg_2356[22]_i_1 
       (.I0(B_V_data_1_payload_B[22]),
        .I1(B_V_data_1_payload_A[22]),
        .I2(B_V_data_1_sel),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair654" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_10_reg_2356[23]_i_1 
       (.I0(B_V_data_1_payload_B[23]),
        .I1(B_V_data_1_payload_A[23]),
        .I2(B_V_data_1_sel),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair655" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_10_reg_2356[24]_i_1 
       (.I0(B_V_data_1_payload_B[24]),
        .I1(B_V_data_1_payload_A[24]),
        .I2(B_V_data_1_sel),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair655" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_10_reg_2356[25]_i_1 
       (.I0(B_V_data_1_payload_B[25]),
        .I1(B_V_data_1_payload_A[25]),
        .I2(B_V_data_1_sel),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair656" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_10_reg_2356[26]_i_1 
       (.I0(B_V_data_1_payload_B[26]),
        .I1(B_V_data_1_payload_A[26]),
        .I2(B_V_data_1_sel),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair656" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_10_reg_2356[27]_i_1 
       (.I0(B_V_data_1_payload_B[27]),
        .I1(B_V_data_1_payload_A[27]),
        .I2(B_V_data_1_sel),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair657" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_10_reg_2356[28]_i_1 
       (.I0(B_V_data_1_payload_B[28]),
        .I1(B_V_data_1_payload_A[28]),
        .I2(B_V_data_1_sel),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair657" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_10_reg_2356[29]_i_1 
       (.I0(B_V_data_1_payload_B[29]),
        .I1(B_V_data_1_payload_A[29]),
        .I2(B_V_data_1_sel),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair644" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_10_reg_2356[2]_i_1 
       (.I0(B_V_data_1_payload_B[2]),
        .I1(B_V_data_1_payload_A[2]),
        .I2(B_V_data_1_sel),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair658" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_10_reg_2356[30]_i_1 
       (.I0(B_V_data_1_payload_B[30]),
        .I1(B_V_data_1_payload_A[30]),
        .I2(B_V_data_1_sel),
        .O(D[30]));
  (* SOFT_HLUTNM = "soft_lutpair658" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_10_reg_2356[31]_i_1 
       (.I0(B_V_data_1_payload_B[31]),
        .I1(B_V_data_1_payload_A[31]),
        .I2(B_V_data_1_sel),
        .O(D[31]));
  (* SOFT_HLUTNM = "soft_lutpair659" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_10_reg_2356[32]_i_1 
       (.I0(B_V_data_1_payload_B[32]),
        .I1(B_V_data_1_payload_A[32]),
        .I2(B_V_data_1_sel),
        .O(D[32]));
  (* SOFT_HLUTNM = "soft_lutpair659" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_10_reg_2356[33]_i_1 
       (.I0(B_V_data_1_payload_B[33]),
        .I1(B_V_data_1_payload_A[33]),
        .I2(B_V_data_1_sel),
        .O(D[33]));
  (* SOFT_HLUTNM = "soft_lutpair660" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_10_reg_2356[34]_i_1 
       (.I0(B_V_data_1_payload_B[34]),
        .I1(B_V_data_1_payload_A[34]),
        .I2(B_V_data_1_sel),
        .O(D[34]));
  (* SOFT_HLUTNM = "soft_lutpair660" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_10_reg_2356[35]_i_1 
       (.I0(B_V_data_1_payload_B[35]),
        .I1(B_V_data_1_payload_A[35]),
        .I2(B_V_data_1_sel),
        .O(D[35]));
  (* SOFT_HLUTNM = "soft_lutpair661" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_10_reg_2356[36]_i_1 
       (.I0(B_V_data_1_payload_B[36]),
        .I1(B_V_data_1_payload_A[36]),
        .I2(B_V_data_1_sel),
        .O(D[36]));
  (* SOFT_HLUTNM = "soft_lutpair661" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_10_reg_2356[37]_i_1 
       (.I0(B_V_data_1_payload_B[37]),
        .I1(B_V_data_1_payload_A[37]),
        .I2(B_V_data_1_sel),
        .O(D[37]));
  (* SOFT_HLUTNM = "soft_lutpair662" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_10_reg_2356[38]_i_1 
       (.I0(B_V_data_1_payload_B[38]),
        .I1(B_V_data_1_payload_A[38]),
        .I2(B_V_data_1_sel),
        .O(D[38]));
  (* SOFT_HLUTNM = "soft_lutpair662" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_10_reg_2356[39]_i_1 
       (.I0(B_V_data_1_payload_B[39]),
        .I1(B_V_data_1_payload_A[39]),
        .I2(B_V_data_1_sel),
        .O(D[39]));
  (* SOFT_HLUTNM = "soft_lutpair644" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_10_reg_2356[3]_i_1 
       (.I0(B_V_data_1_payload_B[3]),
        .I1(B_V_data_1_payload_A[3]),
        .I2(B_V_data_1_sel),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair663" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_10_reg_2356[40]_i_1 
       (.I0(B_V_data_1_payload_B[40]),
        .I1(B_V_data_1_payload_A[40]),
        .I2(B_V_data_1_sel),
        .O(D[40]));
  (* SOFT_HLUTNM = "soft_lutpair663" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_10_reg_2356[41]_i_1 
       (.I0(B_V_data_1_payload_B[41]),
        .I1(B_V_data_1_payload_A[41]),
        .I2(B_V_data_1_sel),
        .O(D[41]));
  (* SOFT_HLUTNM = "soft_lutpair664" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_10_reg_2356[42]_i_1 
       (.I0(B_V_data_1_payload_B[42]),
        .I1(B_V_data_1_payload_A[42]),
        .I2(B_V_data_1_sel),
        .O(D[42]));
  (* SOFT_HLUTNM = "soft_lutpair664" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_10_reg_2356[43]_i_1 
       (.I0(B_V_data_1_payload_B[43]),
        .I1(B_V_data_1_payload_A[43]),
        .I2(B_V_data_1_sel),
        .O(D[43]));
  (* SOFT_HLUTNM = "soft_lutpair665" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_10_reg_2356[44]_i_1 
       (.I0(B_V_data_1_payload_B[44]),
        .I1(B_V_data_1_payload_A[44]),
        .I2(B_V_data_1_sel),
        .O(D[44]));
  (* SOFT_HLUTNM = "soft_lutpair665" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_10_reg_2356[45]_i_1 
       (.I0(B_V_data_1_payload_B[45]),
        .I1(B_V_data_1_payload_A[45]),
        .I2(B_V_data_1_sel),
        .O(D[45]));
  (* SOFT_HLUTNM = "soft_lutpair666" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_10_reg_2356[46]_i_1 
       (.I0(B_V_data_1_payload_B[46]),
        .I1(B_V_data_1_payload_A[46]),
        .I2(B_V_data_1_sel),
        .O(D[46]));
  (* SOFT_HLUTNM = "soft_lutpair666" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_10_reg_2356[47]_i_1 
       (.I0(B_V_data_1_payload_B[47]),
        .I1(B_V_data_1_payload_A[47]),
        .I2(B_V_data_1_sel),
        .O(D[47]));
  (* SOFT_HLUTNM = "soft_lutpair667" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_10_reg_2356[48]_i_1 
       (.I0(B_V_data_1_payload_B[48]),
        .I1(B_V_data_1_payload_A[48]),
        .I2(B_V_data_1_sel),
        .O(D[48]));
  (* SOFT_HLUTNM = "soft_lutpair667" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_10_reg_2356[49]_i_1 
       (.I0(B_V_data_1_payload_B[49]),
        .I1(B_V_data_1_payload_A[49]),
        .I2(B_V_data_1_sel),
        .O(D[49]));
  (* SOFT_HLUTNM = "soft_lutpair645" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_10_reg_2356[4]_i_1 
       (.I0(B_V_data_1_payload_B[4]),
        .I1(B_V_data_1_payload_A[4]),
        .I2(B_V_data_1_sel),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair668" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_10_reg_2356[50]_i_1 
       (.I0(B_V_data_1_payload_B[50]),
        .I1(B_V_data_1_payload_A[50]),
        .I2(B_V_data_1_sel),
        .O(D[50]));
  (* SOFT_HLUTNM = "soft_lutpair668" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_10_reg_2356[51]_i_1 
       (.I0(B_V_data_1_payload_B[51]),
        .I1(B_V_data_1_payload_A[51]),
        .I2(B_V_data_1_sel),
        .O(D[51]));
  (* SOFT_HLUTNM = "soft_lutpair669" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_10_reg_2356[52]_i_1 
       (.I0(B_V_data_1_payload_B[52]),
        .I1(B_V_data_1_payload_A[52]),
        .I2(B_V_data_1_sel),
        .O(D[52]));
  (* SOFT_HLUTNM = "soft_lutpair669" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_10_reg_2356[53]_i_1 
       (.I0(B_V_data_1_payload_B[53]),
        .I1(B_V_data_1_payload_A[53]),
        .I2(B_V_data_1_sel),
        .O(D[53]));
  (* SOFT_HLUTNM = "soft_lutpair670" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_10_reg_2356[54]_i_1 
       (.I0(B_V_data_1_payload_B[54]),
        .I1(B_V_data_1_payload_A[54]),
        .I2(B_V_data_1_sel),
        .O(D[54]));
  (* SOFT_HLUTNM = "soft_lutpair670" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_10_reg_2356[55]_i_1 
       (.I0(B_V_data_1_payload_B[55]),
        .I1(B_V_data_1_payload_A[55]),
        .I2(B_V_data_1_sel),
        .O(D[55]));
  (* SOFT_HLUTNM = "soft_lutpair671" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_10_reg_2356[56]_i_1 
       (.I0(B_V_data_1_payload_B[56]),
        .I1(B_V_data_1_payload_A[56]),
        .I2(B_V_data_1_sel),
        .O(D[56]));
  (* SOFT_HLUTNM = "soft_lutpair671" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_10_reg_2356[57]_i_1 
       (.I0(B_V_data_1_payload_B[57]),
        .I1(B_V_data_1_payload_A[57]),
        .I2(B_V_data_1_sel),
        .O(D[57]));
  (* SOFT_HLUTNM = "soft_lutpair672" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_10_reg_2356[58]_i_1 
       (.I0(B_V_data_1_payload_B[58]),
        .I1(B_V_data_1_payload_A[58]),
        .I2(B_V_data_1_sel),
        .O(D[58]));
  (* SOFT_HLUTNM = "soft_lutpair672" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_10_reg_2356[59]_i_1 
       (.I0(B_V_data_1_payload_B[59]),
        .I1(B_V_data_1_payload_A[59]),
        .I2(B_V_data_1_sel),
        .O(D[59]));
  (* SOFT_HLUTNM = "soft_lutpair645" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_10_reg_2356[5]_i_1 
       (.I0(B_V_data_1_payload_B[5]),
        .I1(B_V_data_1_payload_A[5]),
        .I2(B_V_data_1_sel),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair673" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_10_reg_2356[60]_i_1 
       (.I0(B_V_data_1_payload_B[60]),
        .I1(B_V_data_1_payload_A[60]),
        .I2(B_V_data_1_sel),
        .O(D[60]));
  (* SOFT_HLUTNM = "soft_lutpair673" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_10_reg_2356[61]_i_1 
       (.I0(B_V_data_1_payload_B[61]),
        .I1(B_V_data_1_payload_A[61]),
        .I2(B_V_data_1_sel),
        .O(D[61]));
  (* SOFT_HLUTNM = "soft_lutpair674" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_10_reg_2356[62]_i_1 
       (.I0(B_V_data_1_payload_B[62]),
        .I1(B_V_data_1_payload_A[62]),
        .I2(B_V_data_1_sel),
        .O(D[62]));
  (* SOFT_HLUTNM = "soft_lutpair674" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_10_reg_2356[63]_i_2 
       (.I0(B_V_data_1_payload_B[63]),
        .I1(B_V_data_1_payload_A[63]),
        .I2(B_V_data_1_sel),
        .O(D[63]));
  (* SOFT_HLUTNM = "soft_lutpair646" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_10_reg_2356[6]_i_1 
       (.I0(B_V_data_1_payload_B[6]),
        .I1(B_V_data_1_payload_A[6]),
        .I2(B_V_data_1_sel),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair646" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_10_reg_2356[7]_i_1 
       (.I0(B_V_data_1_payload_B[7]),
        .I1(B_V_data_1_payload_A[7]),
        .I2(B_V_data_1_sel),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair647" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_10_reg_2356[8]_i_1 
       (.I0(B_V_data_1_payload_B[8]),
        .I1(B_V_data_1_payload_A[8]),
        .I2(B_V_data_1_sel),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair647" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_10_reg_2356[9]_i_1 
       (.I0(B_V_data_1_payload_B[9]),
        .I1(B_V_data_1_payload_A[9]),
        .I2(B_V_data_1_sel),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "mem_write_top_rfi_C_regslice_both" *) 
module design_1_mem_write_top_rfi_C_0_0_mem_write_top_rfi_C_regslice_both_1
   (\icmp_ln59_9_reg_2306_reg[0] ,
    filtered_real_0_o_stream_TVALID_int_regslice,
    ack_in,
    filtered_real_0_o_stream_TDATA_int_regslice,
    icmp_ln59_9_reg_2306,
    and_ln58_9_reg_2302,
    Q,
    ap_enable_reg_pp0_iter0,
    and_ln58_10_reg_2324,
    filtered_im_1_o_stream_TVALID_int_regslice,
    mem_reg_i_339_0,
    filtered_real_0_o_stream_TREADY_int_regslice,
    filtered_real_0_o_stream_TVALID,
    SR,
    ap_clk,
    filtered_real_0_o_stream_TDATA,
    ap_rst_n);
  output \icmp_ln59_9_reg_2306_reg[0] ;
  output filtered_real_0_o_stream_TVALID_int_regslice;
  output ack_in;
  output [63:0]filtered_real_0_o_stream_TDATA_int_regslice;
  input icmp_ln59_9_reg_2306;
  input and_ln58_9_reg_2302;
  input [0:0]Q;
  input ap_enable_reg_pp0_iter0;
  input and_ln58_10_reg_2324;
  input filtered_im_1_o_stream_TVALID_int_regslice;
  input mem_reg_i_339_0;
  input filtered_real_0_o_stream_TREADY_int_regslice;
  input filtered_real_0_o_stream_TVALID;
  input [0:0]SR;
  input ap_clk;
  input [63:0]filtered_real_0_o_stream_TDATA;
  input ap_rst_n;

  wire B_V_data_1_load_B;
  wire [63:0]B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[63]_i_1__8_n_0 ;
  wire [63:0]B_V_data_1_payload_B;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__8_n_0;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__8_n_0;
  wire \B_V_data_1_state[0]_i_1__8_n_0 ;
  wire \B_V_data_1_state[1]_i_1__8_n_0 ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ack_in;
  wire and_ln58_10_reg_2324;
  wire and_ln58_9_reg_2302;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_rst_n;
  wire filtered_im_1_o_stream_TVALID_int_regslice;
  wire [63:0]filtered_real_0_o_stream_TDATA;
  wire [63:0]filtered_real_0_o_stream_TDATA_int_regslice;
  wire filtered_real_0_o_stream_TREADY_int_regslice;
  wire filtered_real_0_o_stream_TVALID;
  wire filtered_real_0_o_stream_TVALID_int_regslice;
  wire gmem_WDATA5;
  wire icmp_ln59_9_reg_2306;
  wire \icmp_ln59_9_reg_2306_reg[0] ;
  wire mem_reg_i_339_0;

  LUT3 #(
    .INIT(8'h0D)) 
    \B_V_data_1_payload_A[63]_i_1__8 
       (.I0(filtered_real_0_o_stream_TVALID_int_regslice),
        .I1(ack_in),
        .I2(B_V_data_1_sel_wr),
        .O(\B_V_data_1_payload_A[63]_i_1__8_n_0 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__8_n_0 ),
        .D(filtered_real_0_o_stream_TDATA[0]),
        .Q(B_V_data_1_payload_A[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__8_n_0 ),
        .D(filtered_real_0_o_stream_TDATA[10]),
        .Q(B_V_data_1_payload_A[10]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__8_n_0 ),
        .D(filtered_real_0_o_stream_TDATA[11]),
        .Q(B_V_data_1_payload_A[11]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__8_n_0 ),
        .D(filtered_real_0_o_stream_TDATA[12]),
        .Q(B_V_data_1_payload_A[12]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__8_n_0 ),
        .D(filtered_real_0_o_stream_TDATA[13]),
        .Q(B_V_data_1_payload_A[13]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__8_n_0 ),
        .D(filtered_real_0_o_stream_TDATA[14]),
        .Q(B_V_data_1_payload_A[14]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__8_n_0 ),
        .D(filtered_real_0_o_stream_TDATA[15]),
        .Q(B_V_data_1_payload_A[15]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[16] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__8_n_0 ),
        .D(filtered_real_0_o_stream_TDATA[16]),
        .Q(B_V_data_1_payload_A[16]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[17] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__8_n_0 ),
        .D(filtered_real_0_o_stream_TDATA[17]),
        .Q(B_V_data_1_payload_A[17]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[18] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__8_n_0 ),
        .D(filtered_real_0_o_stream_TDATA[18]),
        .Q(B_V_data_1_payload_A[18]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[19] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__8_n_0 ),
        .D(filtered_real_0_o_stream_TDATA[19]),
        .Q(B_V_data_1_payload_A[19]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__8_n_0 ),
        .D(filtered_real_0_o_stream_TDATA[1]),
        .Q(B_V_data_1_payload_A[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[20] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__8_n_0 ),
        .D(filtered_real_0_o_stream_TDATA[20]),
        .Q(B_V_data_1_payload_A[20]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[21] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__8_n_0 ),
        .D(filtered_real_0_o_stream_TDATA[21]),
        .Q(B_V_data_1_payload_A[21]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[22] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__8_n_0 ),
        .D(filtered_real_0_o_stream_TDATA[22]),
        .Q(B_V_data_1_payload_A[22]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[23] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__8_n_0 ),
        .D(filtered_real_0_o_stream_TDATA[23]),
        .Q(B_V_data_1_payload_A[23]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[24] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__8_n_0 ),
        .D(filtered_real_0_o_stream_TDATA[24]),
        .Q(B_V_data_1_payload_A[24]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[25] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__8_n_0 ),
        .D(filtered_real_0_o_stream_TDATA[25]),
        .Q(B_V_data_1_payload_A[25]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[26] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__8_n_0 ),
        .D(filtered_real_0_o_stream_TDATA[26]),
        .Q(B_V_data_1_payload_A[26]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[27] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__8_n_0 ),
        .D(filtered_real_0_o_stream_TDATA[27]),
        .Q(B_V_data_1_payload_A[27]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[28] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__8_n_0 ),
        .D(filtered_real_0_o_stream_TDATA[28]),
        .Q(B_V_data_1_payload_A[28]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[29] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__8_n_0 ),
        .D(filtered_real_0_o_stream_TDATA[29]),
        .Q(B_V_data_1_payload_A[29]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__8_n_0 ),
        .D(filtered_real_0_o_stream_TDATA[2]),
        .Q(B_V_data_1_payload_A[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[30] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__8_n_0 ),
        .D(filtered_real_0_o_stream_TDATA[30]),
        .Q(B_V_data_1_payload_A[30]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[31] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__8_n_0 ),
        .D(filtered_real_0_o_stream_TDATA[31]),
        .Q(B_V_data_1_payload_A[31]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[32] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__8_n_0 ),
        .D(filtered_real_0_o_stream_TDATA[32]),
        .Q(B_V_data_1_payload_A[32]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[33] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__8_n_0 ),
        .D(filtered_real_0_o_stream_TDATA[33]),
        .Q(B_V_data_1_payload_A[33]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[34] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__8_n_0 ),
        .D(filtered_real_0_o_stream_TDATA[34]),
        .Q(B_V_data_1_payload_A[34]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[35] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__8_n_0 ),
        .D(filtered_real_0_o_stream_TDATA[35]),
        .Q(B_V_data_1_payload_A[35]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[36] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__8_n_0 ),
        .D(filtered_real_0_o_stream_TDATA[36]),
        .Q(B_V_data_1_payload_A[36]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[37] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__8_n_0 ),
        .D(filtered_real_0_o_stream_TDATA[37]),
        .Q(B_V_data_1_payload_A[37]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[38] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__8_n_0 ),
        .D(filtered_real_0_o_stream_TDATA[38]),
        .Q(B_V_data_1_payload_A[38]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[39] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__8_n_0 ),
        .D(filtered_real_0_o_stream_TDATA[39]),
        .Q(B_V_data_1_payload_A[39]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__8_n_0 ),
        .D(filtered_real_0_o_stream_TDATA[3]),
        .Q(B_V_data_1_payload_A[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[40] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__8_n_0 ),
        .D(filtered_real_0_o_stream_TDATA[40]),
        .Q(B_V_data_1_payload_A[40]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[41] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__8_n_0 ),
        .D(filtered_real_0_o_stream_TDATA[41]),
        .Q(B_V_data_1_payload_A[41]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[42] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__8_n_0 ),
        .D(filtered_real_0_o_stream_TDATA[42]),
        .Q(B_V_data_1_payload_A[42]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[43] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__8_n_0 ),
        .D(filtered_real_0_o_stream_TDATA[43]),
        .Q(B_V_data_1_payload_A[43]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[44] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__8_n_0 ),
        .D(filtered_real_0_o_stream_TDATA[44]),
        .Q(B_V_data_1_payload_A[44]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[45] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__8_n_0 ),
        .D(filtered_real_0_o_stream_TDATA[45]),
        .Q(B_V_data_1_payload_A[45]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[46] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__8_n_0 ),
        .D(filtered_real_0_o_stream_TDATA[46]),
        .Q(B_V_data_1_payload_A[46]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[47] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__8_n_0 ),
        .D(filtered_real_0_o_stream_TDATA[47]),
        .Q(B_V_data_1_payload_A[47]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[48] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__8_n_0 ),
        .D(filtered_real_0_o_stream_TDATA[48]),
        .Q(B_V_data_1_payload_A[48]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[49] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__8_n_0 ),
        .D(filtered_real_0_o_stream_TDATA[49]),
        .Q(B_V_data_1_payload_A[49]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__8_n_0 ),
        .D(filtered_real_0_o_stream_TDATA[4]),
        .Q(B_V_data_1_payload_A[4]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[50] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__8_n_0 ),
        .D(filtered_real_0_o_stream_TDATA[50]),
        .Q(B_V_data_1_payload_A[50]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[51] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__8_n_0 ),
        .D(filtered_real_0_o_stream_TDATA[51]),
        .Q(B_V_data_1_payload_A[51]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[52] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__8_n_0 ),
        .D(filtered_real_0_o_stream_TDATA[52]),
        .Q(B_V_data_1_payload_A[52]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[53] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__8_n_0 ),
        .D(filtered_real_0_o_stream_TDATA[53]),
        .Q(B_V_data_1_payload_A[53]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[54] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__8_n_0 ),
        .D(filtered_real_0_o_stream_TDATA[54]),
        .Q(B_V_data_1_payload_A[54]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[55] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__8_n_0 ),
        .D(filtered_real_0_o_stream_TDATA[55]),
        .Q(B_V_data_1_payload_A[55]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[56] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__8_n_0 ),
        .D(filtered_real_0_o_stream_TDATA[56]),
        .Q(B_V_data_1_payload_A[56]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[57] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__8_n_0 ),
        .D(filtered_real_0_o_stream_TDATA[57]),
        .Q(B_V_data_1_payload_A[57]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[58] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__8_n_0 ),
        .D(filtered_real_0_o_stream_TDATA[58]),
        .Q(B_V_data_1_payload_A[58]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[59] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__8_n_0 ),
        .D(filtered_real_0_o_stream_TDATA[59]),
        .Q(B_V_data_1_payload_A[59]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__8_n_0 ),
        .D(filtered_real_0_o_stream_TDATA[5]),
        .Q(B_V_data_1_payload_A[5]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[60] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__8_n_0 ),
        .D(filtered_real_0_o_stream_TDATA[60]),
        .Q(B_V_data_1_payload_A[60]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[61] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__8_n_0 ),
        .D(filtered_real_0_o_stream_TDATA[61]),
        .Q(B_V_data_1_payload_A[61]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[62] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__8_n_0 ),
        .D(filtered_real_0_o_stream_TDATA[62]),
        .Q(B_V_data_1_payload_A[62]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[63] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__8_n_0 ),
        .D(filtered_real_0_o_stream_TDATA[63]),
        .Q(B_V_data_1_payload_A[63]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__8_n_0 ),
        .D(filtered_real_0_o_stream_TDATA[6]),
        .Q(B_V_data_1_payload_A[6]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__8_n_0 ),
        .D(filtered_real_0_o_stream_TDATA[7]),
        .Q(B_V_data_1_payload_A[7]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__8_n_0 ),
        .D(filtered_real_0_o_stream_TDATA[8]),
        .Q(B_V_data_1_payload_A[8]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__8_n_0 ),
        .D(filtered_real_0_o_stream_TDATA[9]),
        .Q(B_V_data_1_payload_A[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hA2)) 
    \B_V_data_1_payload_B[63]_i_1__8 
       (.I0(B_V_data_1_sel_wr),
        .I1(filtered_real_0_o_stream_TVALID_int_regslice),
        .I2(ack_in),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_real_0_o_stream_TDATA[0]),
        .Q(B_V_data_1_payload_B[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_real_0_o_stream_TDATA[10]),
        .Q(B_V_data_1_payload_B[10]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_real_0_o_stream_TDATA[11]),
        .Q(B_V_data_1_payload_B[11]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_real_0_o_stream_TDATA[12]),
        .Q(B_V_data_1_payload_B[12]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_real_0_o_stream_TDATA[13]),
        .Q(B_V_data_1_payload_B[13]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_real_0_o_stream_TDATA[14]),
        .Q(B_V_data_1_payload_B[14]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_real_0_o_stream_TDATA[15]),
        .Q(B_V_data_1_payload_B[15]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_real_0_o_stream_TDATA[16]),
        .Q(B_V_data_1_payload_B[16]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_real_0_o_stream_TDATA[17]),
        .Q(B_V_data_1_payload_B[17]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_real_0_o_stream_TDATA[18]),
        .Q(B_V_data_1_payload_B[18]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_real_0_o_stream_TDATA[19]),
        .Q(B_V_data_1_payload_B[19]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_real_0_o_stream_TDATA[1]),
        .Q(B_V_data_1_payload_B[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_real_0_o_stream_TDATA[20]),
        .Q(B_V_data_1_payload_B[20]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_real_0_o_stream_TDATA[21]),
        .Q(B_V_data_1_payload_B[21]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_real_0_o_stream_TDATA[22]),
        .Q(B_V_data_1_payload_B[22]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_real_0_o_stream_TDATA[23]),
        .Q(B_V_data_1_payload_B[23]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[24] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_real_0_o_stream_TDATA[24]),
        .Q(B_V_data_1_payload_B[24]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[25] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_real_0_o_stream_TDATA[25]),
        .Q(B_V_data_1_payload_B[25]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[26] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_real_0_o_stream_TDATA[26]),
        .Q(B_V_data_1_payload_B[26]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[27] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_real_0_o_stream_TDATA[27]),
        .Q(B_V_data_1_payload_B[27]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[28] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_real_0_o_stream_TDATA[28]),
        .Q(B_V_data_1_payload_B[28]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[29] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_real_0_o_stream_TDATA[29]),
        .Q(B_V_data_1_payload_B[29]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_real_0_o_stream_TDATA[2]),
        .Q(B_V_data_1_payload_B[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[30] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_real_0_o_stream_TDATA[30]),
        .Q(B_V_data_1_payload_B[30]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[31] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_real_0_o_stream_TDATA[31]),
        .Q(B_V_data_1_payload_B[31]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[32] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_real_0_o_stream_TDATA[32]),
        .Q(B_V_data_1_payload_B[32]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[33] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_real_0_o_stream_TDATA[33]),
        .Q(B_V_data_1_payload_B[33]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[34] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_real_0_o_stream_TDATA[34]),
        .Q(B_V_data_1_payload_B[34]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[35] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_real_0_o_stream_TDATA[35]),
        .Q(B_V_data_1_payload_B[35]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[36] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_real_0_o_stream_TDATA[36]),
        .Q(B_V_data_1_payload_B[36]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[37] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_real_0_o_stream_TDATA[37]),
        .Q(B_V_data_1_payload_B[37]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[38] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_real_0_o_stream_TDATA[38]),
        .Q(B_V_data_1_payload_B[38]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[39] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_real_0_o_stream_TDATA[39]),
        .Q(B_V_data_1_payload_B[39]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_real_0_o_stream_TDATA[3]),
        .Q(B_V_data_1_payload_B[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[40] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_real_0_o_stream_TDATA[40]),
        .Q(B_V_data_1_payload_B[40]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[41] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_real_0_o_stream_TDATA[41]),
        .Q(B_V_data_1_payload_B[41]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[42] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_real_0_o_stream_TDATA[42]),
        .Q(B_V_data_1_payload_B[42]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[43] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_real_0_o_stream_TDATA[43]),
        .Q(B_V_data_1_payload_B[43]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[44] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_real_0_o_stream_TDATA[44]),
        .Q(B_V_data_1_payload_B[44]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[45] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_real_0_o_stream_TDATA[45]),
        .Q(B_V_data_1_payload_B[45]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[46] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_real_0_o_stream_TDATA[46]),
        .Q(B_V_data_1_payload_B[46]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[47] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_real_0_o_stream_TDATA[47]),
        .Q(B_V_data_1_payload_B[47]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[48] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_real_0_o_stream_TDATA[48]),
        .Q(B_V_data_1_payload_B[48]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[49] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_real_0_o_stream_TDATA[49]),
        .Q(B_V_data_1_payload_B[49]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_real_0_o_stream_TDATA[4]),
        .Q(B_V_data_1_payload_B[4]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[50] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_real_0_o_stream_TDATA[50]),
        .Q(B_V_data_1_payload_B[50]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[51] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_real_0_o_stream_TDATA[51]),
        .Q(B_V_data_1_payload_B[51]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[52] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_real_0_o_stream_TDATA[52]),
        .Q(B_V_data_1_payload_B[52]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[53] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_real_0_o_stream_TDATA[53]),
        .Q(B_V_data_1_payload_B[53]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[54] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_real_0_o_stream_TDATA[54]),
        .Q(B_V_data_1_payload_B[54]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[55] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_real_0_o_stream_TDATA[55]),
        .Q(B_V_data_1_payload_B[55]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[56] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_real_0_o_stream_TDATA[56]),
        .Q(B_V_data_1_payload_B[56]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[57] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_real_0_o_stream_TDATA[57]),
        .Q(B_V_data_1_payload_B[57]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[58] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_real_0_o_stream_TDATA[58]),
        .Q(B_V_data_1_payload_B[58]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[59] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_real_0_o_stream_TDATA[59]),
        .Q(B_V_data_1_payload_B[59]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_real_0_o_stream_TDATA[5]),
        .Q(B_V_data_1_payload_B[5]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[60] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_real_0_o_stream_TDATA[60]),
        .Q(B_V_data_1_payload_B[60]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[61] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_real_0_o_stream_TDATA[61]),
        .Q(B_V_data_1_payload_B[61]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[62] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_real_0_o_stream_TDATA[62]),
        .Q(B_V_data_1_payload_B[62]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[63] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_real_0_o_stream_TDATA[63]),
        .Q(B_V_data_1_payload_B[63]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_real_0_o_stream_TDATA[6]),
        .Q(B_V_data_1_payload_B[6]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_real_0_o_stream_TDATA[7]),
        .Q(B_V_data_1_payload_B[7]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_real_0_o_stream_TDATA[8]),
        .Q(B_V_data_1_payload_B[8]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_real_0_o_stream_TDATA[9]),
        .Q(B_V_data_1_payload_B[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair675" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__8
       (.I0(filtered_real_0_o_stream_TREADY_int_regslice),
        .I1(filtered_real_0_o_stream_TVALID_int_regslice),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__8_n_0));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__8_n_0),
        .Q(B_V_data_1_sel),
        .R(SR));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__8
       (.I0(filtered_real_0_o_stream_TVALID),
        .I1(ack_in),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__8_n_0));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__8_n_0),
        .Q(B_V_data_1_sel_wr),
        .R(SR));
  LUT5 #(
    .INIT(32'hA2AAA000)) 
    \B_V_data_1_state[0]_i_1__8 
       (.I0(ap_rst_n),
        .I1(filtered_real_0_o_stream_TREADY_int_regslice),
        .I2(filtered_real_0_o_stream_TVALID),
        .I3(ack_in),
        .I4(filtered_real_0_o_stream_TVALID_int_regslice),
        .O(\B_V_data_1_state[0]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair675" *) 
  LUT4 #(
    .INIT(16'hBBFB)) 
    \B_V_data_1_state[1]_i_1__8 
       (.I0(filtered_real_0_o_stream_TREADY_int_regslice),
        .I1(filtered_real_0_o_stream_TVALID_int_regslice),
        .I2(ack_in),
        .I3(filtered_real_0_o_stream_TVALID),
        .O(\B_V_data_1_state[1]_i_1__8_n_0 ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__8_n_0 ),
        .Q(filtered_real_0_o_stream_TVALID_int_regslice),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[1]_i_1__8_n_0 ),
        .Q(ack_in),
        .R(SR));
  LUT5 #(
    .INIT(32'h00800000)) 
    mem_reg_i_339
       (.I0(icmp_ln59_9_reg_2306),
        .I1(and_ln58_9_reg_2302),
        .I2(Q),
        .I3(gmem_WDATA5),
        .I4(ap_enable_reg_pp0_iter0),
        .O(\icmp_ln59_9_reg_2306_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair691" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_340
       (.I0(B_V_data_1_payload_B[31]),
        .I1(B_V_data_1_payload_A[31]),
        .I2(B_V_data_1_sel),
        .O(filtered_real_0_o_stream_TDATA_int_regslice[31]));
  (* SOFT_HLUTNM = "soft_lutpair691" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_354
       (.I0(B_V_data_1_payload_B[30]),
        .I1(B_V_data_1_payload_A[30]),
        .I2(B_V_data_1_sel),
        .O(filtered_real_0_o_stream_TDATA_int_regslice[30]));
  (* SOFT_HLUTNM = "soft_lutpair690" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_360
       (.I0(B_V_data_1_payload_B[29]),
        .I1(B_V_data_1_payload_A[29]),
        .I2(B_V_data_1_sel),
        .O(filtered_real_0_o_stream_TDATA_int_regslice[29]));
  (* SOFT_HLUTNM = "soft_lutpair690" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_366
       (.I0(B_V_data_1_payload_B[28]),
        .I1(B_V_data_1_payload_A[28]),
        .I2(B_V_data_1_sel),
        .O(filtered_real_0_o_stream_TDATA_int_regslice[28]));
  (* SOFT_HLUTNM = "soft_lutpair689" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_372
       (.I0(B_V_data_1_payload_B[27]),
        .I1(B_V_data_1_payload_A[27]),
        .I2(B_V_data_1_sel),
        .O(filtered_real_0_o_stream_TDATA_int_regslice[27]));
  (* SOFT_HLUTNM = "soft_lutpair689" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_378
       (.I0(B_V_data_1_payload_B[26]),
        .I1(B_V_data_1_payload_A[26]),
        .I2(B_V_data_1_sel),
        .O(filtered_real_0_o_stream_TDATA_int_regslice[26]));
  (* SOFT_HLUTNM = "soft_lutpair688" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_384
       (.I0(B_V_data_1_payload_B[25]),
        .I1(B_V_data_1_payload_A[25]),
        .I2(B_V_data_1_sel),
        .O(filtered_real_0_o_stream_TDATA_int_regslice[25]));
  (* SOFT_HLUTNM = "soft_lutpair688" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_390
       (.I0(B_V_data_1_payload_B[24]),
        .I1(B_V_data_1_payload_A[24]),
        .I2(B_V_data_1_sel),
        .O(filtered_real_0_o_stream_TDATA_int_regslice[24]));
  (* SOFT_HLUTNM = "soft_lutpair687" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_396
       (.I0(B_V_data_1_payload_B[23]),
        .I1(B_V_data_1_payload_A[23]),
        .I2(B_V_data_1_sel),
        .O(filtered_real_0_o_stream_TDATA_int_regslice[23]));
  (* SOFT_HLUTNM = "soft_lutpair687" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_402
       (.I0(B_V_data_1_payload_B[22]),
        .I1(B_V_data_1_payload_A[22]),
        .I2(B_V_data_1_sel),
        .O(filtered_real_0_o_stream_TDATA_int_regslice[22]));
  (* SOFT_HLUTNM = "soft_lutpair686" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_408
       (.I0(B_V_data_1_payload_B[21]),
        .I1(B_V_data_1_payload_A[21]),
        .I2(B_V_data_1_sel),
        .O(filtered_real_0_o_stream_TDATA_int_regslice[21]));
  (* SOFT_HLUTNM = "soft_lutpair686" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_414
       (.I0(B_V_data_1_payload_B[20]),
        .I1(B_V_data_1_payload_A[20]),
        .I2(B_V_data_1_sel),
        .O(filtered_real_0_o_stream_TDATA_int_regslice[20]));
  (* SOFT_HLUTNM = "soft_lutpair685" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_420
       (.I0(B_V_data_1_payload_B[19]),
        .I1(B_V_data_1_payload_A[19]),
        .I2(B_V_data_1_sel),
        .O(filtered_real_0_o_stream_TDATA_int_regslice[19]));
  (* SOFT_HLUTNM = "soft_lutpair685" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_426
       (.I0(B_V_data_1_payload_B[18]),
        .I1(B_V_data_1_payload_A[18]),
        .I2(B_V_data_1_sel),
        .O(filtered_real_0_o_stream_TDATA_int_regslice[18]));
  (* SOFT_HLUTNM = "soft_lutpair684" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_432
       (.I0(B_V_data_1_payload_B[17]),
        .I1(B_V_data_1_payload_A[17]),
        .I2(B_V_data_1_sel),
        .O(filtered_real_0_o_stream_TDATA_int_regslice[17]));
  (* SOFT_HLUTNM = "soft_lutpair684" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_438
       (.I0(B_V_data_1_payload_B[16]),
        .I1(B_V_data_1_payload_A[16]),
        .I2(B_V_data_1_sel),
        .O(filtered_real_0_o_stream_TDATA_int_regslice[16]));
  (* SOFT_HLUTNM = "soft_lutpair683" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_444
       (.I0(B_V_data_1_payload_B[15]),
        .I1(B_V_data_1_payload_A[15]),
        .I2(B_V_data_1_sel),
        .O(filtered_real_0_o_stream_TDATA_int_regslice[15]));
  (* SOFT_HLUTNM = "soft_lutpair683" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_450
       (.I0(B_V_data_1_payload_B[14]),
        .I1(B_V_data_1_payload_A[14]),
        .I2(B_V_data_1_sel),
        .O(filtered_real_0_o_stream_TDATA_int_regslice[14]));
  (* SOFT_HLUTNM = "soft_lutpair682" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_456
       (.I0(B_V_data_1_payload_B[13]),
        .I1(B_V_data_1_payload_A[13]),
        .I2(B_V_data_1_sel),
        .O(filtered_real_0_o_stream_TDATA_int_regslice[13]));
  (* SOFT_HLUTNM = "soft_lutpair682" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_462
       (.I0(B_V_data_1_payload_B[12]),
        .I1(B_V_data_1_payload_A[12]),
        .I2(B_V_data_1_sel),
        .O(filtered_real_0_o_stream_TDATA_int_regslice[12]));
  (* SOFT_HLUTNM = "soft_lutpair681" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_468
       (.I0(B_V_data_1_payload_B[11]),
        .I1(B_V_data_1_payload_A[11]),
        .I2(B_V_data_1_sel),
        .O(filtered_real_0_o_stream_TDATA_int_regslice[11]));
  (* SOFT_HLUTNM = "soft_lutpair681" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_474
       (.I0(B_V_data_1_payload_B[10]),
        .I1(B_V_data_1_payload_A[10]),
        .I2(B_V_data_1_sel),
        .O(filtered_real_0_o_stream_TDATA_int_regslice[10]));
  (* SOFT_HLUTNM = "soft_lutpair680" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_480
       (.I0(B_V_data_1_payload_B[9]),
        .I1(B_V_data_1_payload_A[9]),
        .I2(B_V_data_1_sel),
        .O(filtered_real_0_o_stream_TDATA_int_regslice[9]));
  (* SOFT_HLUTNM = "soft_lutpair680" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_486
       (.I0(B_V_data_1_payload_B[8]),
        .I1(B_V_data_1_payload_A[8]),
        .I2(B_V_data_1_sel),
        .O(filtered_real_0_o_stream_TDATA_int_regslice[8]));
  (* SOFT_HLUTNM = "soft_lutpair679" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_492
       (.I0(B_V_data_1_payload_B[7]),
        .I1(B_V_data_1_payload_A[7]),
        .I2(B_V_data_1_sel),
        .O(filtered_real_0_o_stream_TDATA_int_regslice[7]));
  (* SOFT_HLUTNM = "soft_lutpair679" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_498
       (.I0(B_V_data_1_payload_B[6]),
        .I1(B_V_data_1_payload_A[6]),
        .I2(B_V_data_1_sel),
        .O(filtered_real_0_o_stream_TDATA_int_regslice[6]));
  (* SOFT_HLUTNM = "soft_lutpair678" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_504
       (.I0(B_V_data_1_payload_B[5]),
        .I1(B_V_data_1_payload_A[5]),
        .I2(B_V_data_1_sel),
        .O(filtered_real_0_o_stream_TDATA_int_regslice[5]));
  (* SOFT_HLUTNM = "soft_lutpair678" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_510
       (.I0(B_V_data_1_payload_B[4]),
        .I1(B_V_data_1_payload_A[4]),
        .I2(B_V_data_1_sel),
        .O(filtered_real_0_o_stream_TDATA_int_regslice[4]));
  (* SOFT_HLUTNM = "soft_lutpair677" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_516
       (.I0(B_V_data_1_payload_B[3]),
        .I1(B_V_data_1_payload_A[3]),
        .I2(B_V_data_1_sel),
        .O(filtered_real_0_o_stream_TDATA_int_regslice[3]));
  (* SOFT_HLUTNM = "soft_lutpair677" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_522
       (.I0(B_V_data_1_payload_B[2]),
        .I1(B_V_data_1_payload_A[2]),
        .I2(B_V_data_1_sel),
        .O(filtered_real_0_o_stream_TDATA_int_regslice[2]));
  (* SOFT_HLUTNM = "soft_lutpair676" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_528
       (.I0(B_V_data_1_payload_B[1]),
        .I1(B_V_data_1_payload_A[1]),
        .I2(B_V_data_1_sel),
        .O(filtered_real_0_o_stream_TDATA_int_regslice[1]));
  (* SOFT_HLUTNM = "soft_lutpair676" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_534
       (.I0(B_V_data_1_payload_B[0]),
        .I1(B_V_data_1_payload_A[0]),
        .I2(B_V_data_1_sel),
        .O(filtered_real_0_o_stream_TDATA_int_regslice[0]));
  (* SOFT_HLUTNM = "soft_lutpair707" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_540
       (.I0(B_V_data_1_payload_B[63]),
        .I1(B_V_data_1_payload_A[63]),
        .I2(B_V_data_1_sel),
        .O(filtered_real_0_o_stream_TDATA_int_regslice[63]));
  (* SOFT_HLUTNM = "soft_lutpair707" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_546
       (.I0(B_V_data_1_payload_B[62]),
        .I1(B_V_data_1_payload_A[62]),
        .I2(B_V_data_1_sel),
        .O(filtered_real_0_o_stream_TDATA_int_regslice[62]));
  (* SOFT_HLUTNM = "soft_lutpair706" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_552
       (.I0(B_V_data_1_payload_B[61]),
        .I1(B_V_data_1_payload_A[61]),
        .I2(B_V_data_1_sel),
        .O(filtered_real_0_o_stream_TDATA_int_regslice[61]));
  (* SOFT_HLUTNM = "soft_lutpair706" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_558
       (.I0(B_V_data_1_payload_B[60]),
        .I1(B_V_data_1_payload_A[60]),
        .I2(B_V_data_1_sel),
        .O(filtered_real_0_o_stream_TDATA_int_regslice[60]));
  (* SOFT_HLUTNM = "soft_lutpair705" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_564
       (.I0(B_V_data_1_payload_B[59]),
        .I1(B_V_data_1_payload_A[59]),
        .I2(B_V_data_1_sel),
        .O(filtered_real_0_o_stream_TDATA_int_regslice[59]));
  (* SOFT_HLUTNM = "soft_lutpair705" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_570
       (.I0(B_V_data_1_payload_B[58]),
        .I1(B_V_data_1_payload_A[58]),
        .I2(B_V_data_1_sel),
        .O(filtered_real_0_o_stream_TDATA_int_regslice[58]));
  (* SOFT_HLUTNM = "soft_lutpair704" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_576
       (.I0(B_V_data_1_payload_B[57]),
        .I1(B_V_data_1_payload_A[57]),
        .I2(B_V_data_1_sel),
        .O(filtered_real_0_o_stream_TDATA_int_regslice[57]));
  (* SOFT_HLUTNM = "soft_lutpair704" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_582
       (.I0(B_V_data_1_payload_B[56]),
        .I1(B_V_data_1_payload_A[56]),
        .I2(B_V_data_1_sel),
        .O(filtered_real_0_o_stream_TDATA_int_regslice[56]));
  (* SOFT_HLUTNM = "soft_lutpair703" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_588
       (.I0(B_V_data_1_payload_B[55]),
        .I1(B_V_data_1_payload_A[55]),
        .I2(B_V_data_1_sel),
        .O(filtered_real_0_o_stream_TDATA_int_regslice[55]));
  (* SOFT_HLUTNM = "soft_lutpair703" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_594
       (.I0(B_V_data_1_payload_B[54]),
        .I1(B_V_data_1_payload_A[54]),
        .I2(B_V_data_1_sel),
        .O(filtered_real_0_o_stream_TDATA_int_regslice[54]));
  (* SOFT_HLUTNM = "soft_lutpair702" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_600
       (.I0(B_V_data_1_payload_B[53]),
        .I1(B_V_data_1_payload_A[53]),
        .I2(B_V_data_1_sel),
        .O(filtered_real_0_o_stream_TDATA_int_regslice[53]));
  (* SOFT_HLUTNM = "soft_lutpair702" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_606
       (.I0(B_V_data_1_payload_B[52]),
        .I1(B_V_data_1_payload_A[52]),
        .I2(B_V_data_1_sel),
        .O(filtered_real_0_o_stream_TDATA_int_regslice[52]));
  (* SOFT_HLUTNM = "soft_lutpair701" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_612
       (.I0(B_V_data_1_payload_B[51]),
        .I1(B_V_data_1_payload_A[51]),
        .I2(B_V_data_1_sel),
        .O(filtered_real_0_o_stream_TDATA_int_regslice[51]));
  (* SOFT_HLUTNM = "soft_lutpair701" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_618
       (.I0(B_V_data_1_payload_B[50]),
        .I1(B_V_data_1_payload_A[50]),
        .I2(B_V_data_1_sel),
        .O(filtered_real_0_o_stream_TDATA_int_regslice[50]));
  (* SOFT_HLUTNM = "soft_lutpair700" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_624
       (.I0(B_V_data_1_payload_B[49]),
        .I1(B_V_data_1_payload_A[49]),
        .I2(B_V_data_1_sel),
        .O(filtered_real_0_o_stream_TDATA_int_regslice[49]));
  (* SOFT_HLUTNM = "soft_lutpair700" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_630
       (.I0(B_V_data_1_payload_B[48]),
        .I1(B_V_data_1_payload_A[48]),
        .I2(B_V_data_1_sel),
        .O(filtered_real_0_o_stream_TDATA_int_regslice[48]));
  (* SOFT_HLUTNM = "soft_lutpair699" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_636
       (.I0(B_V_data_1_payload_B[47]),
        .I1(B_V_data_1_payload_A[47]),
        .I2(B_V_data_1_sel),
        .O(filtered_real_0_o_stream_TDATA_int_regslice[47]));
  (* SOFT_HLUTNM = "soft_lutpair699" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_642
       (.I0(B_V_data_1_payload_B[46]),
        .I1(B_V_data_1_payload_A[46]),
        .I2(B_V_data_1_sel),
        .O(filtered_real_0_o_stream_TDATA_int_regslice[46]));
  (* SOFT_HLUTNM = "soft_lutpair698" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_648
       (.I0(B_V_data_1_payload_B[45]),
        .I1(B_V_data_1_payload_A[45]),
        .I2(B_V_data_1_sel),
        .O(filtered_real_0_o_stream_TDATA_int_regslice[45]));
  (* SOFT_HLUTNM = "soft_lutpair698" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_654
       (.I0(B_V_data_1_payload_B[44]),
        .I1(B_V_data_1_payload_A[44]),
        .I2(B_V_data_1_sel),
        .O(filtered_real_0_o_stream_TDATA_int_regslice[44]));
  (* SOFT_HLUTNM = "soft_lutpair697" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_660
       (.I0(B_V_data_1_payload_B[43]),
        .I1(B_V_data_1_payload_A[43]),
        .I2(B_V_data_1_sel),
        .O(filtered_real_0_o_stream_TDATA_int_regslice[43]));
  (* SOFT_HLUTNM = "soft_lutpair697" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_666
       (.I0(B_V_data_1_payload_B[42]),
        .I1(B_V_data_1_payload_A[42]),
        .I2(B_V_data_1_sel),
        .O(filtered_real_0_o_stream_TDATA_int_regslice[42]));
  (* SOFT_HLUTNM = "soft_lutpair696" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_672
       (.I0(B_V_data_1_payload_B[41]),
        .I1(B_V_data_1_payload_A[41]),
        .I2(B_V_data_1_sel),
        .O(filtered_real_0_o_stream_TDATA_int_regslice[41]));
  (* SOFT_HLUTNM = "soft_lutpair696" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_678
       (.I0(B_V_data_1_payload_B[40]),
        .I1(B_V_data_1_payload_A[40]),
        .I2(B_V_data_1_sel),
        .O(filtered_real_0_o_stream_TDATA_int_regslice[40]));
  (* SOFT_HLUTNM = "soft_lutpair695" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_684
       (.I0(B_V_data_1_payload_B[39]),
        .I1(B_V_data_1_payload_A[39]),
        .I2(B_V_data_1_sel),
        .O(filtered_real_0_o_stream_TDATA_int_regslice[39]));
  (* SOFT_HLUTNM = "soft_lutpair695" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_690
       (.I0(B_V_data_1_payload_B[38]),
        .I1(B_V_data_1_payload_A[38]),
        .I2(B_V_data_1_sel),
        .O(filtered_real_0_o_stream_TDATA_int_regslice[38]));
  (* SOFT_HLUTNM = "soft_lutpair694" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_696
       (.I0(B_V_data_1_payload_B[37]),
        .I1(B_V_data_1_payload_A[37]),
        .I2(B_V_data_1_sel),
        .O(filtered_real_0_o_stream_TDATA_int_regslice[37]));
  (* SOFT_HLUTNM = "soft_lutpair694" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_702
       (.I0(B_V_data_1_payload_B[36]),
        .I1(B_V_data_1_payload_A[36]),
        .I2(B_V_data_1_sel),
        .O(filtered_real_0_o_stream_TDATA_int_regslice[36]));
  (* SOFT_HLUTNM = "soft_lutpair693" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_708
       (.I0(B_V_data_1_payload_B[35]),
        .I1(B_V_data_1_payload_A[35]),
        .I2(B_V_data_1_sel),
        .O(filtered_real_0_o_stream_TDATA_int_regslice[35]));
  (* SOFT_HLUTNM = "soft_lutpair693" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_714
       (.I0(B_V_data_1_payload_B[34]),
        .I1(B_V_data_1_payload_A[34]),
        .I2(B_V_data_1_sel),
        .O(filtered_real_0_o_stream_TDATA_int_regslice[34]));
  (* SOFT_HLUTNM = "soft_lutpair692" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_720
       (.I0(B_V_data_1_payload_B[33]),
        .I1(B_V_data_1_payload_A[33]),
        .I2(B_V_data_1_sel),
        .O(filtered_real_0_o_stream_TDATA_int_regslice[33]));
  (* SOFT_HLUTNM = "soft_lutpair692" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_726
       (.I0(B_V_data_1_payload_B[32]),
        .I1(B_V_data_1_payload_A[32]),
        .I2(B_V_data_1_sel),
        .O(filtered_real_0_o_stream_TDATA_int_regslice[32]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    mem_reg_i_743
       (.I0(and_ln58_9_reg_2302),
        .I1(filtered_real_0_o_stream_TVALID_int_regslice),
        .I2(and_ln58_10_reg_2324),
        .I3(filtered_im_1_o_stream_TVALID_int_regslice),
        .I4(mem_reg_i_339_0),
        .O(gmem_WDATA5));
endmodule

(* ORIG_REF_NAME = "mem_write_top_rfi_C_regslice_both" *) 
module design_1_mem_write_top_rfi_C_0_0_mem_write_top_rfi_C_regslice_both_10
   (std_R_o_stream_TVALID_int_regslice,
    ack_in,
    std_R_o_stream_TDATA_int_regslice,
    std_R_o_stream_TREADY_int_regslice,
    std_R_o_stream_TVALID,
    SR,
    ap_clk,
    std_R_o_stream_TDATA,
    ap_rst_n);
  output std_R_o_stream_TVALID_int_regslice;
  output ack_in;
  output [63:0]std_R_o_stream_TDATA_int_regslice;
  input std_R_o_stream_TREADY_int_regslice;
  input std_R_o_stream_TVALID;
  input [0:0]SR;
  input ap_clk;
  input [63:0]std_R_o_stream_TDATA;
  input ap_rst_n;

  wire B_V_data_1_load_B;
  wire [63:0]B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[63]_i_1__3_n_0 ;
  wire [63:0]B_V_data_1_payload_B;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__3_n_0;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__3_n_0;
  wire \B_V_data_1_state[0]_i_1__3_n_0 ;
  wire \B_V_data_1_state[1]_i_1__3_n_0 ;
  wire [0:0]SR;
  wire ack_in;
  wire ap_clk;
  wire ap_rst_n;
  wire [63:0]std_R_o_stream_TDATA;
  wire [63:0]std_R_o_stream_TDATA_int_regslice;
  wire std_R_o_stream_TREADY_int_regslice;
  wire std_R_o_stream_TVALID;
  wire std_R_o_stream_TVALID_int_regslice;

  LUT3 #(
    .INIT(8'h0D)) 
    \B_V_data_1_payload_A[63]_i_1__3 
       (.I0(std_R_o_stream_TVALID_int_regslice),
        .I1(ack_in),
        .I2(B_V_data_1_sel_wr),
        .O(\B_V_data_1_payload_A[63]_i_1__3_n_0 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__3_n_0 ),
        .D(std_R_o_stream_TDATA[0]),
        .Q(B_V_data_1_payload_A[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__3_n_0 ),
        .D(std_R_o_stream_TDATA[10]),
        .Q(B_V_data_1_payload_A[10]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__3_n_0 ),
        .D(std_R_o_stream_TDATA[11]),
        .Q(B_V_data_1_payload_A[11]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__3_n_0 ),
        .D(std_R_o_stream_TDATA[12]),
        .Q(B_V_data_1_payload_A[12]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__3_n_0 ),
        .D(std_R_o_stream_TDATA[13]),
        .Q(B_V_data_1_payload_A[13]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__3_n_0 ),
        .D(std_R_o_stream_TDATA[14]),
        .Q(B_V_data_1_payload_A[14]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__3_n_0 ),
        .D(std_R_o_stream_TDATA[15]),
        .Q(B_V_data_1_payload_A[15]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[16] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__3_n_0 ),
        .D(std_R_o_stream_TDATA[16]),
        .Q(B_V_data_1_payload_A[16]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[17] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__3_n_0 ),
        .D(std_R_o_stream_TDATA[17]),
        .Q(B_V_data_1_payload_A[17]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[18] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__3_n_0 ),
        .D(std_R_o_stream_TDATA[18]),
        .Q(B_V_data_1_payload_A[18]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[19] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__3_n_0 ),
        .D(std_R_o_stream_TDATA[19]),
        .Q(B_V_data_1_payload_A[19]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__3_n_0 ),
        .D(std_R_o_stream_TDATA[1]),
        .Q(B_V_data_1_payload_A[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[20] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__3_n_0 ),
        .D(std_R_o_stream_TDATA[20]),
        .Q(B_V_data_1_payload_A[20]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[21] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__3_n_0 ),
        .D(std_R_o_stream_TDATA[21]),
        .Q(B_V_data_1_payload_A[21]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[22] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__3_n_0 ),
        .D(std_R_o_stream_TDATA[22]),
        .Q(B_V_data_1_payload_A[22]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[23] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__3_n_0 ),
        .D(std_R_o_stream_TDATA[23]),
        .Q(B_V_data_1_payload_A[23]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[24] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__3_n_0 ),
        .D(std_R_o_stream_TDATA[24]),
        .Q(B_V_data_1_payload_A[24]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[25] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__3_n_0 ),
        .D(std_R_o_stream_TDATA[25]),
        .Q(B_V_data_1_payload_A[25]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[26] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__3_n_0 ),
        .D(std_R_o_stream_TDATA[26]),
        .Q(B_V_data_1_payload_A[26]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[27] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__3_n_0 ),
        .D(std_R_o_stream_TDATA[27]),
        .Q(B_V_data_1_payload_A[27]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[28] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__3_n_0 ),
        .D(std_R_o_stream_TDATA[28]),
        .Q(B_V_data_1_payload_A[28]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[29] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__3_n_0 ),
        .D(std_R_o_stream_TDATA[29]),
        .Q(B_V_data_1_payload_A[29]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__3_n_0 ),
        .D(std_R_o_stream_TDATA[2]),
        .Q(B_V_data_1_payload_A[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[30] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__3_n_0 ),
        .D(std_R_o_stream_TDATA[30]),
        .Q(B_V_data_1_payload_A[30]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[31] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__3_n_0 ),
        .D(std_R_o_stream_TDATA[31]),
        .Q(B_V_data_1_payload_A[31]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[32] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__3_n_0 ),
        .D(std_R_o_stream_TDATA[32]),
        .Q(B_V_data_1_payload_A[32]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[33] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__3_n_0 ),
        .D(std_R_o_stream_TDATA[33]),
        .Q(B_V_data_1_payload_A[33]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[34] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__3_n_0 ),
        .D(std_R_o_stream_TDATA[34]),
        .Q(B_V_data_1_payload_A[34]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[35] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__3_n_0 ),
        .D(std_R_o_stream_TDATA[35]),
        .Q(B_V_data_1_payload_A[35]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[36] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__3_n_0 ),
        .D(std_R_o_stream_TDATA[36]),
        .Q(B_V_data_1_payload_A[36]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[37] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__3_n_0 ),
        .D(std_R_o_stream_TDATA[37]),
        .Q(B_V_data_1_payload_A[37]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[38] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__3_n_0 ),
        .D(std_R_o_stream_TDATA[38]),
        .Q(B_V_data_1_payload_A[38]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[39] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__3_n_0 ),
        .D(std_R_o_stream_TDATA[39]),
        .Q(B_V_data_1_payload_A[39]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__3_n_0 ),
        .D(std_R_o_stream_TDATA[3]),
        .Q(B_V_data_1_payload_A[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[40] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__3_n_0 ),
        .D(std_R_o_stream_TDATA[40]),
        .Q(B_V_data_1_payload_A[40]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[41] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__3_n_0 ),
        .D(std_R_o_stream_TDATA[41]),
        .Q(B_V_data_1_payload_A[41]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[42] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__3_n_0 ),
        .D(std_R_o_stream_TDATA[42]),
        .Q(B_V_data_1_payload_A[42]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[43] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__3_n_0 ),
        .D(std_R_o_stream_TDATA[43]),
        .Q(B_V_data_1_payload_A[43]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[44] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__3_n_0 ),
        .D(std_R_o_stream_TDATA[44]),
        .Q(B_V_data_1_payload_A[44]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[45] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__3_n_0 ),
        .D(std_R_o_stream_TDATA[45]),
        .Q(B_V_data_1_payload_A[45]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[46] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__3_n_0 ),
        .D(std_R_o_stream_TDATA[46]),
        .Q(B_V_data_1_payload_A[46]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[47] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__3_n_0 ),
        .D(std_R_o_stream_TDATA[47]),
        .Q(B_V_data_1_payload_A[47]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[48] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__3_n_0 ),
        .D(std_R_o_stream_TDATA[48]),
        .Q(B_V_data_1_payload_A[48]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[49] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__3_n_0 ),
        .D(std_R_o_stream_TDATA[49]),
        .Q(B_V_data_1_payload_A[49]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__3_n_0 ),
        .D(std_R_o_stream_TDATA[4]),
        .Q(B_V_data_1_payload_A[4]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[50] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__3_n_0 ),
        .D(std_R_o_stream_TDATA[50]),
        .Q(B_V_data_1_payload_A[50]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[51] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__3_n_0 ),
        .D(std_R_o_stream_TDATA[51]),
        .Q(B_V_data_1_payload_A[51]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[52] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__3_n_0 ),
        .D(std_R_o_stream_TDATA[52]),
        .Q(B_V_data_1_payload_A[52]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[53] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__3_n_0 ),
        .D(std_R_o_stream_TDATA[53]),
        .Q(B_V_data_1_payload_A[53]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[54] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__3_n_0 ),
        .D(std_R_o_stream_TDATA[54]),
        .Q(B_V_data_1_payload_A[54]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[55] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__3_n_0 ),
        .D(std_R_o_stream_TDATA[55]),
        .Q(B_V_data_1_payload_A[55]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[56] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__3_n_0 ),
        .D(std_R_o_stream_TDATA[56]),
        .Q(B_V_data_1_payload_A[56]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[57] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__3_n_0 ),
        .D(std_R_o_stream_TDATA[57]),
        .Q(B_V_data_1_payload_A[57]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[58] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__3_n_0 ),
        .D(std_R_o_stream_TDATA[58]),
        .Q(B_V_data_1_payload_A[58]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[59] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__3_n_0 ),
        .D(std_R_o_stream_TDATA[59]),
        .Q(B_V_data_1_payload_A[59]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__3_n_0 ),
        .D(std_R_o_stream_TDATA[5]),
        .Q(B_V_data_1_payload_A[5]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[60] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__3_n_0 ),
        .D(std_R_o_stream_TDATA[60]),
        .Q(B_V_data_1_payload_A[60]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[61] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__3_n_0 ),
        .D(std_R_o_stream_TDATA[61]),
        .Q(B_V_data_1_payload_A[61]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[62] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__3_n_0 ),
        .D(std_R_o_stream_TDATA[62]),
        .Q(B_V_data_1_payload_A[62]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[63] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__3_n_0 ),
        .D(std_R_o_stream_TDATA[63]),
        .Q(B_V_data_1_payload_A[63]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__3_n_0 ),
        .D(std_R_o_stream_TDATA[6]),
        .Q(B_V_data_1_payload_A[6]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__3_n_0 ),
        .D(std_R_o_stream_TDATA[7]),
        .Q(B_V_data_1_payload_A[7]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__3_n_0 ),
        .D(std_R_o_stream_TDATA[8]),
        .Q(B_V_data_1_payload_A[8]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__3_n_0 ),
        .D(std_R_o_stream_TDATA[9]),
        .Q(B_V_data_1_payload_A[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hA2)) 
    \B_V_data_1_payload_B[63]_i_1__3 
       (.I0(B_V_data_1_sel_wr),
        .I1(std_R_o_stream_TVALID_int_regslice),
        .I2(ack_in),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(std_R_o_stream_TDATA[0]),
        .Q(B_V_data_1_payload_B[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(std_R_o_stream_TDATA[10]),
        .Q(B_V_data_1_payload_B[10]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(std_R_o_stream_TDATA[11]),
        .Q(B_V_data_1_payload_B[11]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(std_R_o_stream_TDATA[12]),
        .Q(B_V_data_1_payload_B[12]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(std_R_o_stream_TDATA[13]),
        .Q(B_V_data_1_payload_B[13]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(std_R_o_stream_TDATA[14]),
        .Q(B_V_data_1_payload_B[14]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(std_R_o_stream_TDATA[15]),
        .Q(B_V_data_1_payload_B[15]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(std_R_o_stream_TDATA[16]),
        .Q(B_V_data_1_payload_B[16]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(std_R_o_stream_TDATA[17]),
        .Q(B_V_data_1_payload_B[17]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(std_R_o_stream_TDATA[18]),
        .Q(B_V_data_1_payload_B[18]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(std_R_o_stream_TDATA[19]),
        .Q(B_V_data_1_payload_B[19]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(std_R_o_stream_TDATA[1]),
        .Q(B_V_data_1_payload_B[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(std_R_o_stream_TDATA[20]),
        .Q(B_V_data_1_payload_B[20]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(std_R_o_stream_TDATA[21]),
        .Q(B_V_data_1_payload_B[21]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(std_R_o_stream_TDATA[22]),
        .Q(B_V_data_1_payload_B[22]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(std_R_o_stream_TDATA[23]),
        .Q(B_V_data_1_payload_B[23]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[24] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(std_R_o_stream_TDATA[24]),
        .Q(B_V_data_1_payload_B[24]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[25] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(std_R_o_stream_TDATA[25]),
        .Q(B_V_data_1_payload_B[25]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[26] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(std_R_o_stream_TDATA[26]),
        .Q(B_V_data_1_payload_B[26]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[27] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(std_R_o_stream_TDATA[27]),
        .Q(B_V_data_1_payload_B[27]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[28] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(std_R_o_stream_TDATA[28]),
        .Q(B_V_data_1_payload_B[28]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[29] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(std_R_o_stream_TDATA[29]),
        .Q(B_V_data_1_payload_B[29]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(std_R_o_stream_TDATA[2]),
        .Q(B_V_data_1_payload_B[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[30] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(std_R_o_stream_TDATA[30]),
        .Q(B_V_data_1_payload_B[30]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[31] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(std_R_o_stream_TDATA[31]),
        .Q(B_V_data_1_payload_B[31]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[32] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(std_R_o_stream_TDATA[32]),
        .Q(B_V_data_1_payload_B[32]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[33] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(std_R_o_stream_TDATA[33]),
        .Q(B_V_data_1_payload_B[33]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[34] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(std_R_o_stream_TDATA[34]),
        .Q(B_V_data_1_payload_B[34]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[35] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(std_R_o_stream_TDATA[35]),
        .Q(B_V_data_1_payload_B[35]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[36] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(std_R_o_stream_TDATA[36]),
        .Q(B_V_data_1_payload_B[36]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[37] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(std_R_o_stream_TDATA[37]),
        .Q(B_V_data_1_payload_B[37]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[38] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(std_R_o_stream_TDATA[38]),
        .Q(B_V_data_1_payload_B[38]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[39] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(std_R_o_stream_TDATA[39]),
        .Q(B_V_data_1_payload_B[39]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(std_R_o_stream_TDATA[3]),
        .Q(B_V_data_1_payload_B[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[40] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(std_R_o_stream_TDATA[40]),
        .Q(B_V_data_1_payload_B[40]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[41] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(std_R_o_stream_TDATA[41]),
        .Q(B_V_data_1_payload_B[41]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[42] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(std_R_o_stream_TDATA[42]),
        .Q(B_V_data_1_payload_B[42]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[43] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(std_R_o_stream_TDATA[43]),
        .Q(B_V_data_1_payload_B[43]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[44] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(std_R_o_stream_TDATA[44]),
        .Q(B_V_data_1_payload_B[44]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[45] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(std_R_o_stream_TDATA[45]),
        .Q(B_V_data_1_payload_B[45]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[46] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(std_R_o_stream_TDATA[46]),
        .Q(B_V_data_1_payload_B[46]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[47] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(std_R_o_stream_TDATA[47]),
        .Q(B_V_data_1_payload_B[47]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[48] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(std_R_o_stream_TDATA[48]),
        .Q(B_V_data_1_payload_B[48]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[49] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(std_R_o_stream_TDATA[49]),
        .Q(B_V_data_1_payload_B[49]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(std_R_o_stream_TDATA[4]),
        .Q(B_V_data_1_payload_B[4]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[50] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(std_R_o_stream_TDATA[50]),
        .Q(B_V_data_1_payload_B[50]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[51] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(std_R_o_stream_TDATA[51]),
        .Q(B_V_data_1_payload_B[51]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[52] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(std_R_o_stream_TDATA[52]),
        .Q(B_V_data_1_payload_B[52]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[53] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(std_R_o_stream_TDATA[53]),
        .Q(B_V_data_1_payload_B[53]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[54] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(std_R_o_stream_TDATA[54]),
        .Q(B_V_data_1_payload_B[54]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[55] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(std_R_o_stream_TDATA[55]),
        .Q(B_V_data_1_payload_B[55]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[56] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(std_R_o_stream_TDATA[56]),
        .Q(B_V_data_1_payload_B[56]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[57] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(std_R_o_stream_TDATA[57]),
        .Q(B_V_data_1_payload_B[57]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[58] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(std_R_o_stream_TDATA[58]),
        .Q(B_V_data_1_payload_B[58]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[59] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(std_R_o_stream_TDATA[59]),
        .Q(B_V_data_1_payload_B[59]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(std_R_o_stream_TDATA[5]),
        .Q(B_V_data_1_payload_B[5]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[60] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(std_R_o_stream_TDATA[60]),
        .Q(B_V_data_1_payload_B[60]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[61] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(std_R_o_stream_TDATA[61]),
        .Q(B_V_data_1_payload_B[61]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[62] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(std_R_o_stream_TDATA[62]),
        .Q(B_V_data_1_payload_B[62]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[63] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(std_R_o_stream_TDATA[63]),
        .Q(B_V_data_1_payload_B[63]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(std_R_o_stream_TDATA[6]),
        .Q(B_V_data_1_payload_B[6]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(std_R_o_stream_TDATA[7]),
        .Q(B_V_data_1_payload_B[7]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(std_R_o_stream_TDATA[8]),
        .Q(B_V_data_1_payload_B[8]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(std_R_o_stream_TDATA[9]),
        .Q(B_V_data_1_payload_B[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair845" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__3
       (.I0(std_R_o_stream_TREADY_int_regslice),
        .I1(std_R_o_stream_TVALID_int_regslice),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__3_n_0));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__3_n_0),
        .Q(B_V_data_1_sel),
        .R(SR));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__3
       (.I0(std_R_o_stream_TVALID),
        .I1(ack_in),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__3_n_0));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__3_n_0),
        .Q(B_V_data_1_sel_wr),
        .R(SR));
  LUT5 #(
    .INIT(32'hA2AAA000)) 
    \B_V_data_1_state[0]_i_1__3 
       (.I0(ap_rst_n),
        .I1(std_R_o_stream_TREADY_int_regslice),
        .I2(std_R_o_stream_TVALID),
        .I3(ack_in),
        .I4(std_R_o_stream_TVALID_int_regslice),
        .O(\B_V_data_1_state[0]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair845" *) 
  LUT4 #(
    .INIT(16'hBBFB)) 
    \B_V_data_1_state[1]_i_1__3 
       (.I0(std_R_o_stream_TREADY_int_regslice),
        .I1(std_R_o_stream_TVALID_int_regslice),
        .I2(ack_in),
        .I3(std_R_o_stream_TVALID),
        .O(\B_V_data_1_state[1]_i_1__3_n_0 ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__3_n_0 ),
        .Q(std_R_o_stream_TVALID_int_regslice),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[1]_i_1__3_n_0 ),
        .Q(ack_in),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair861" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_347
       (.I0(B_V_data_1_payload_B[31]),
        .I1(B_V_data_1_payload_A[31]),
        .I2(B_V_data_1_sel),
        .O(std_R_o_stream_TDATA_int_regslice[31]));
  (* SOFT_HLUTNM = "soft_lutpair861" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_357
       (.I0(B_V_data_1_payload_B[30]),
        .I1(B_V_data_1_payload_A[30]),
        .I2(B_V_data_1_sel),
        .O(std_R_o_stream_TDATA_int_regslice[30]));
  (* SOFT_HLUTNM = "soft_lutpair860" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_363
       (.I0(B_V_data_1_payload_B[29]),
        .I1(B_V_data_1_payload_A[29]),
        .I2(B_V_data_1_sel),
        .O(std_R_o_stream_TDATA_int_regslice[29]));
  (* SOFT_HLUTNM = "soft_lutpair860" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_369
       (.I0(B_V_data_1_payload_B[28]),
        .I1(B_V_data_1_payload_A[28]),
        .I2(B_V_data_1_sel),
        .O(std_R_o_stream_TDATA_int_regslice[28]));
  (* SOFT_HLUTNM = "soft_lutpair859" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_375
       (.I0(B_V_data_1_payload_B[27]),
        .I1(B_V_data_1_payload_A[27]),
        .I2(B_V_data_1_sel),
        .O(std_R_o_stream_TDATA_int_regslice[27]));
  (* SOFT_HLUTNM = "soft_lutpair859" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_381
       (.I0(B_V_data_1_payload_B[26]),
        .I1(B_V_data_1_payload_A[26]),
        .I2(B_V_data_1_sel),
        .O(std_R_o_stream_TDATA_int_regslice[26]));
  (* SOFT_HLUTNM = "soft_lutpair858" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_387
       (.I0(B_V_data_1_payload_B[25]),
        .I1(B_V_data_1_payload_A[25]),
        .I2(B_V_data_1_sel),
        .O(std_R_o_stream_TDATA_int_regslice[25]));
  (* SOFT_HLUTNM = "soft_lutpair858" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_393
       (.I0(B_V_data_1_payload_B[24]),
        .I1(B_V_data_1_payload_A[24]),
        .I2(B_V_data_1_sel),
        .O(std_R_o_stream_TDATA_int_regslice[24]));
  (* SOFT_HLUTNM = "soft_lutpair857" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_399
       (.I0(B_V_data_1_payload_B[23]),
        .I1(B_V_data_1_payload_A[23]),
        .I2(B_V_data_1_sel),
        .O(std_R_o_stream_TDATA_int_regslice[23]));
  (* SOFT_HLUTNM = "soft_lutpair857" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_405
       (.I0(B_V_data_1_payload_B[22]),
        .I1(B_V_data_1_payload_A[22]),
        .I2(B_V_data_1_sel),
        .O(std_R_o_stream_TDATA_int_regslice[22]));
  (* SOFT_HLUTNM = "soft_lutpair856" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_411
       (.I0(B_V_data_1_payload_B[21]),
        .I1(B_V_data_1_payload_A[21]),
        .I2(B_V_data_1_sel),
        .O(std_R_o_stream_TDATA_int_regslice[21]));
  (* SOFT_HLUTNM = "soft_lutpair856" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_417
       (.I0(B_V_data_1_payload_B[20]),
        .I1(B_V_data_1_payload_A[20]),
        .I2(B_V_data_1_sel),
        .O(std_R_o_stream_TDATA_int_regslice[20]));
  (* SOFT_HLUTNM = "soft_lutpair855" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_423
       (.I0(B_V_data_1_payload_B[19]),
        .I1(B_V_data_1_payload_A[19]),
        .I2(B_V_data_1_sel),
        .O(std_R_o_stream_TDATA_int_regslice[19]));
  (* SOFT_HLUTNM = "soft_lutpair855" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_429
       (.I0(B_V_data_1_payload_B[18]),
        .I1(B_V_data_1_payload_A[18]),
        .I2(B_V_data_1_sel),
        .O(std_R_o_stream_TDATA_int_regslice[18]));
  (* SOFT_HLUTNM = "soft_lutpair854" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_435
       (.I0(B_V_data_1_payload_B[17]),
        .I1(B_V_data_1_payload_A[17]),
        .I2(B_V_data_1_sel),
        .O(std_R_o_stream_TDATA_int_regslice[17]));
  (* SOFT_HLUTNM = "soft_lutpair854" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_441
       (.I0(B_V_data_1_payload_B[16]),
        .I1(B_V_data_1_payload_A[16]),
        .I2(B_V_data_1_sel),
        .O(std_R_o_stream_TDATA_int_regslice[16]));
  (* SOFT_HLUTNM = "soft_lutpair853" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_447
       (.I0(B_V_data_1_payload_B[15]),
        .I1(B_V_data_1_payload_A[15]),
        .I2(B_V_data_1_sel),
        .O(std_R_o_stream_TDATA_int_regslice[15]));
  (* SOFT_HLUTNM = "soft_lutpair853" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_453
       (.I0(B_V_data_1_payload_B[14]),
        .I1(B_V_data_1_payload_A[14]),
        .I2(B_V_data_1_sel),
        .O(std_R_o_stream_TDATA_int_regslice[14]));
  (* SOFT_HLUTNM = "soft_lutpair852" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_459
       (.I0(B_V_data_1_payload_B[13]),
        .I1(B_V_data_1_payload_A[13]),
        .I2(B_V_data_1_sel),
        .O(std_R_o_stream_TDATA_int_regslice[13]));
  (* SOFT_HLUTNM = "soft_lutpair852" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_465
       (.I0(B_V_data_1_payload_B[12]),
        .I1(B_V_data_1_payload_A[12]),
        .I2(B_V_data_1_sel),
        .O(std_R_o_stream_TDATA_int_regslice[12]));
  (* SOFT_HLUTNM = "soft_lutpair851" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_471
       (.I0(B_V_data_1_payload_B[11]),
        .I1(B_V_data_1_payload_A[11]),
        .I2(B_V_data_1_sel),
        .O(std_R_o_stream_TDATA_int_regslice[11]));
  (* SOFT_HLUTNM = "soft_lutpair851" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_477
       (.I0(B_V_data_1_payload_B[10]),
        .I1(B_V_data_1_payload_A[10]),
        .I2(B_V_data_1_sel),
        .O(std_R_o_stream_TDATA_int_regslice[10]));
  (* SOFT_HLUTNM = "soft_lutpair850" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_483
       (.I0(B_V_data_1_payload_B[9]),
        .I1(B_V_data_1_payload_A[9]),
        .I2(B_V_data_1_sel),
        .O(std_R_o_stream_TDATA_int_regslice[9]));
  (* SOFT_HLUTNM = "soft_lutpair850" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_489
       (.I0(B_V_data_1_payload_B[8]),
        .I1(B_V_data_1_payload_A[8]),
        .I2(B_V_data_1_sel),
        .O(std_R_o_stream_TDATA_int_regslice[8]));
  (* SOFT_HLUTNM = "soft_lutpair849" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_495
       (.I0(B_V_data_1_payload_B[7]),
        .I1(B_V_data_1_payload_A[7]),
        .I2(B_V_data_1_sel),
        .O(std_R_o_stream_TDATA_int_regslice[7]));
  (* SOFT_HLUTNM = "soft_lutpair849" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_501
       (.I0(B_V_data_1_payload_B[6]),
        .I1(B_V_data_1_payload_A[6]),
        .I2(B_V_data_1_sel),
        .O(std_R_o_stream_TDATA_int_regslice[6]));
  (* SOFT_HLUTNM = "soft_lutpair848" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_507
       (.I0(B_V_data_1_payload_B[5]),
        .I1(B_V_data_1_payload_A[5]),
        .I2(B_V_data_1_sel),
        .O(std_R_o_stream_TDATA_int_regslice[5]));
  (* SOFT_HLUTNM = "soft_lutpair848" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_513
       (.I0(B_V_data_1_payload_B[4]),
        .I1(B_V_data_1_payload_A[4]),
        .I2(B_V_data_1_sel),
        .O(std_R_o_stream_TDATA_int_regslice[4]));
  (* SOFT_HLUTNM = "soft_lutpair847" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_519
       (.I0(B_V_data_1_payload_B[3]),
        .I1(B_V_data_1_payload_A[3]),
        .I2(B_V_data_1_sel),
        .O(std_R_o_stream_TDATA_int_regslice[3]));
  (* SOFT_HLUTNM = "soft_lutpair847" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_525
       (.I0(B_V_data_1_payload_B[2]),
        .I1(B_V_data_1_payload_A[2]),
        .I2(B_V_data_1_sel),
        .O(std_R_o_stream_TDATA_int_regslice[2]));
  (* SOFT_HLUTNM = "soft_lutpair846" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_531
       (.I0(B_V_data_1_payload_B[1]),
        .I1(B_V_data_1_payload_A[1]),
        .I2(B_V_data_1_sel),
        .O(std_R_o_stream_TDATA_int_regslice[1]));
  (* SOFT_HLUTNM = "soft_lutpair846" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_537
       (.I0(B_V_data_1_payload_B[0]),
        .I1(B_V_data_1_payload_A[0]),
        .I2(B_V_data_1_sel),
        .O(std_R_o_stream_TDATA_int_regslice[0]));
  (* SOFT_HLUTNM = "soft_lutpair877" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_543
       (.I0(B_V_data_1_payload_B[63]),
        .I1(B_V_data_1_payload_A[63]),
        .I2(B_V_data_1_sel),
        .O(std_R_o_stream_TDATA_int_regslice[63]));
  (* SOFT_HLUTNM = "soft_lutpair877" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_549
       (.I0(B_V_data_1_payload_B[62]),
        .I1(B_V_data_1_payload_A[62]),
        .I2(B_V_data_1_sel),
        .O(std_R_o_stream_TDATA_int_regslice[62]));
  (* SOFT_HLUTNM = "soft_lutpair876" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_555
       (.I0(B_V_data_1_payload_B[61]),
        .I1(B_V_data_1_payload_A[61]),
        .I2(B_V_data_1_sel),
        .O(std_R_o_stream_TDATA_int_regslice[61]));
  (* SOFT_HLUTNM = "soft_lutpair876" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_561
       (.I0(B_V_data_1_payload_B[60]),
        .I1(B_V_data_1_payload_A[60]),
        .I2(B_V_data_1_sel),
        .O(std_R_o_stream_TDATA_int_regslice[60]));
  (* SOFT_HLUTNM = "soft_lutpair875" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_567
       (.I0(B_V_data_1_payload_B[59]),
        .I1(B_V_data_1_payload_A[59]),
        .I2(B_V_data_1_sel),
        .O(std_R_o_stream_TDATA_int_regslice[59]));
  (* SOFT_HLUTNM = "soft_lutpair875" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_573
       (.I0(B_V_data_1_payload_B[58]),
        .I1(B_V_data_1_payload_A[58]),
        .I2(B_V_data_1_sel),
        .O(std_R_o_stream_TDATA_int_regslice[58]));
  (* SOFT_HLUTNM = "soft_lutpair874" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_579
       (.I0(B_V_data_1_payload_B[57]),
        .I1(B_V_data_1_payload_A[57]),
        .I2(B_V_data_1_sel),
        .O(std_R_o_stream_TDATA_int_regslice[57]));
  (* SOFT_HLUTNM = "soft_lutpair874" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_585
       (.I0(B_V_data_1_payload_B[56]),
        .I1(B_V_data_1_payload_A[56]),
        .I2(B_V_data_1_sel),
        .O(std_R_o_stream_TDATA_int_regslice[56]));
  (* SOFT_HLUTNM = "soft_lutpair873" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_591
       (.I0(B_V_data_1_payload_B[55]),
        .I1(B_V_data_1_payload_A[55]),
        .I2(B_V_data_1_sel),
        .O(std_R_o_stream_TDATA_int_regslice[55]));
  (* SOFT_HLUTNM = "soft_lutpair873" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_597
       (.I0(B_V_data_1_payload_B[54]),
        .I1(B_V_data_1_payload_A[54]),
        .I2(B_V_data_1_sel),
        .O(std_R_o_stream_TDATA_int_regslice[54]));
  (* SOFT_HLUTNM = "soft_lutpair872" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_603
       (.I0(B_V_data_1_payload_B[53]),
        .I1(B_V_data_1_payload_A[53]),
        .I2(B_V_data_1_sel),
        .O(std_R_o_stream_TDATA_int_regslice[53]));
  (* SOFT_HLUTNM = "soft_lutpair872" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_609
       (.I0(B_V_data_1_payload_B[52]),
        .I1(B_V_data_1_payload_A[52]),
        .I2(B_V_data_1_sel),
        .O(std_R_o_stream_TDATA_int_regslice[52]));
  (* SOFT_HLUTNM = "soft_lutpair871" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_615
       (.I0(B_V_data_1_payload_B[51]),
        .I1(B_V_data_1_payload_A[51]),
        .I2(B_V_data_1_sel),
        .O(std_R_o_stream_TDATA_int_regslice[51]));
  (* SOFT_HLUTNM = "soft_lutpair871" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_621
       (.I0(B_V_data_1_payload_B[50]),
        .I1(B_V_data_1_payload_A[50]),
        .I2(B_V_data_1_sel),
        .O(std_R_o_stream_TDATA_int_regslice[50]));
  (* SOFT_HLUTNM = "soft_lutpair870" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_627
       (.I0(B_V_data_1_payload_B[49]),
        .I1(B_V_data_1_payload_A[49]),
        .I2(B_V_data_1_sel),
        .O(std_R_o_stream_TDATA_int_regslice[49]));
  (* SOFT_HLUTNM = "soft_lutpair870" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_633
       (.I0(B_V_data_1_payload_B[48]),
        .I1(B_V_data_1_payload_A[48]),
        .I2(B_V_data_1_sel),
        .O(std_R_o_stream_TDATA_int_regslice[48]));
  (* SOFT_HLUTNM = "soft_lutpair869" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_639
       (.I0(B_V_data_1_payload_B[47]),
        .I1(B_V_data_1_payload_A[47]),
        .I2(B_V_data_1_sel),
        .O(std_R_o_stream_TDATA_int_regslice[47]));
  (* SOFT_HLUTNM = "soft_lutpair869" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_645
       (.I0(B_V_data_1_payload_B[46]),
        .I1(B_V_data_1_payload_A[46]),
        .I2(B_V_data_1_sel),
        .O(std_R_o_stream_TDATA_int_regslice[46]));
  (* SOFT_HLUTNM = "soft_lutpair868" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_651
       (.I0(B_V_data_1_payload_B[45]),
        .I1(B_V_data_1_payload_A[45]),
        .I2(B_V_data_1_sel),
        .O(std_R_o_stream_TDATA_int_regslice[45]));
  (* SOFT_HLUTNM = "soft_lutpair868" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_657
       (.I0(B_V_data_1_payload_B[44]),
        .I1(B_V_data_1_payload_A[44]),
        .I2(B_V_data_1_sel),
        .O(std_R_o_stream_TDATA_int_regslice[44]));
  (* SOFT_HLUTNM = "soft_lutpair867" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_663
       (.I0(B_V_data_1_payload_B[43]),
        .I1(B_V_data_1_payload_A[43]),
        .I2(B_V_data_1_sel),
        .O(std_R_o_stream_TDATA_int_regslice[43]));
  (* SOFT_HLUTNM = "soft_lutpair867" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_669
       (.I0(B_V_data_1_payload_B[42]),
        .I1(B_V_data_1_payload_A[42]),
        .I2(B_V_data_1_sel),
        .O(std_R_o_stream_TDATA_int_regslice[42]));
  (* SOFT_HLUTNM = "soft_lutpair866" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_675
       (.I0(B_V_data_1_payload_B[41]),
        .I1(B_V_data_1_payload_A[41]),
        .I2(B_V_data_1_sel),
        .O(std_R_o_stream_TDATA_int_regslice[41]));
  (* SOFT_HLUTNM = "soft_lutpair866" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_681
       (.I0(B_V_data_1_payload_B[40]),
        .I1(B_V_data_1_payload_A[40]),
        .I2(B_V_data_1_sel),
        .O(std_R_o_stream_TDATA_int_regslice[40]));
  (* SOFT_HLUTNM = "soft_lutpair865" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_687
       (.I0(B_V_data_1_payload_B[39]),
        .I1(B_V_data_1_payload_A[39]),
        .I2(B_V_data_1_sel),
        .O(std_R_o_stream_TDATA_int_regslice[39]));
  (* SOFT_HLUTNM = "soft_lutpair865" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_693
       (.I0(B_V_data_1_payload_B[38]),
        .I1(B_V_data_1_payload_A[38]),
        .I2(B_V_data_1_sel),
        .O(std_R_o_stream_TDATA_int_regslice[38]));
  (* SOFT_HLUTNM = "soft_lutpair864" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_699
       (.I0(B_V_data_1_payload_B[37]),
        .I1(B_V_data_1_payload_A[37]),
        .I2(B_V_data_1_sel),
        .O(std_R_o_stream_TDATA_int_regslice[37]));
  (* SOFT_HLUTNM = "soft_lutpair864" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_705
       (.I0(B_V_data_1_payload_B[36]),
        .I1(B_V_data_1_payload_A[36]),
        .I2(B_V_data_1_sel),
        .O(std_R_o_stream_TDATA_int_regslice[36]));
  (* SOFT_HLUTNM = "soft_lutpair863" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_711
       (.I0(B_V_data_1_payload_B[35]),
        .I1(B_V_data_1_payload_A[35]),
        .I2(B_V_data_1_sel),
        .O(std_R_o_stream_TDATA_int_regslice[35]));
  (* SOFT_HLUTNM = "soft_lutpair863" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_717
       (.I0(B_V_data_1_payload_B[34]),
        .I1(B_V_data_1_payload_A[34]),
        .I2(B_V_data_1_sel),
        .O(std_R_o_stream_TDATA_int_regslice[34]));
  (* SOFT_HLUTNM = "soft_lutpair862" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_723
       (.I0(B_V_data_1_payload_B[33]),
        .I1(B_V_data_1_payload_A[33]),
        .I2(B_V_data_1_sel),
        .O(std_R_o_stream_TDATA_int_regslice[33]));
  (* SOFT_HLUTNM = "soft_lutpair862" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_729
       (.I0(B_V_data_1_payload_B[32]),
        .I1(B_V_data_1_payload_A[32]),
        .I2(B_V_data_1_sel),
        .O(std_R_o_stream_TDATA_int_regslice[32]));
endmodule

(* ORIG_REF_NAME = "mem_write_top_rfi_C_regslice_both" *) 
module design_1_mem_write_top_rfi_C_0_0_mem_write_top_rfi_C_regslice_both_2
   (\B_V_data_1_state_reg[0]_0 ,
    ack_in,
    D,
    and_ln58_11_reg_2340,
    \ap_CS_fsm[12]_i_2 ,
    icmp_ln59_4_reg_2196,
    and_ln58_4_reg_2192,
    filtered_real_1_o_stream_TREADY_int_regslice,
    filtered_real_1_o_stream_TVALID,
    SR,
    ap_clk,
    filtered_real_1_o_stream_TDATA,
    ap_rst_n);
  output \B_V_data_1_state_reg[0]_0 ;
  output ack_in;
  output [63:0]D;
  input and_ln58_11_reg_2340;
  input \ap_CS_fsm[12]_i_2 ;
  input icmp_ln59_4_reg_2196;
  input and_ln58_4_reg_2192;
  input filtered_real_1_o_stream_TREADY_int_regslice;
  input filtered_real_1_o_stream_TVALID;
  input [0:0]SR;
  input ap_clk;
  input [63:0]filtered_real_1_o_stream_TDATA;
  input ap_rst_n;

  wire B_V_data_1_load_B;
  wire [63:0]B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[63]_i_1__10_n_0 ;
  wire [63:0]B_V_data_1_payload_B;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__10_n_0;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__10_n_0;
  wire \B_V_data_1_state[0]_i_1__10_n_0 ;
  wire \B_V_data_1_state[1]_i_1__10_n_0 ;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire [63:0]D;
  wire [0:0]SR;
  wire ack_in;
  wire and_ln58_11_reg_2340;
  wire and_ln58_4_reg_2192;
  wire \ap_CS_fsm[12]_i_2 ;
  wire ap_clk;
  wire ap_rst_n;
  wire [63:0]filtered_real_1_o_stream_TDATA;
  wire filtered_real_1_o_stream_TREADY_int_regslice;
  wire filtered_real_1_o_stream_TVALID;
  wire filtered_real_1_o_stream_TVALID_int_regslice;
  wire icmp_ln59_4_reg_2196;

  LUT3 #(
    .INIT(8'h0D)) 
    \B_V_data_1_payload_A[63]_i_1__10 
       (.I0(filtered_real_1_o_stream_TVALID_int_regslice),
        .I1(ack_in),
        .I2(B_V_data_1_sel_wr),
        .O(\B_V_data_1_payload_A[63]_i_1__10_n_0 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__10_n_0 ),
        .D(filtered_real_1_o_stream_TDATA[0]),
        .Q(B_V_data_1_payload_A[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__10_n_0 ),
        .D(filtered_real_1_o_stream_TDATA[10]),
        .Q(B_V_data_1_payload_A[10]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__10_n_0 ),
        .D(filtered_real_1_o_stream_TDATA[11]),
        .Q(B_V_data_1_payload_A[11]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__10_n_0 ),
        .D(filtered_real_1_o_stream_TDATA[12]),
        .Q(B_V_data_1_payload_A[12]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__10_n_0 ),
        .D(filtered_real_1_o_stream_TDATA[13]),
        .Q(B_V_data_1_payload_A[13]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__10_n_0 ),
        .D(filtered_real_1_o_stream_TDATA[14]),
        .Q(B_V_data_1_payload_A[14]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__10_n_0 ),
        .D(filtered_real_1_o_stream_TDATA[15]),
        .Q(B_V_data_1_payload_A[15]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[16] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__10_n_0 ),
        .D(filtered_real_1_o_stream_TDATA[16]),
        .Q(B_V_data_1_payload_A[16]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[17] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__10_n_0 ),
        .D(filtered_real_1_o_stream_TDATA[17]),
        .Q(B_V_data_1_payload_A[17]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[18] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__10_n_0 ),
        .D(filtered_real_1_o_stream_TDATA[18]),
        .Q(B_V_data_1_payload_A[18]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[19] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__10_n_0 ),
        .D(filtered_real_1_o_stream_TDATA[19]),
        .Q(B_V_data_1_payload_A[19]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__10_n_0 ),
        .D(filtered_real_1_o_stream_TDATA[1]),
        .Q(B_V_data_1_payload_A[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[20] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__10_n_0 ),
        .D(filtered_real_1_o_stream_TDATA[20]),
        .Q(B_V_data_1_payload_A[20]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[21] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__10_n_0 ),
        .D(filtered_real_1_o_stream_TDATA[21]),
        .Q(B_V_data_1_payload_A[21]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[22] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__10_n_0 ),
        .D(filtered_real_1_o_stream_TDATA[22]),
        .Q(B_V_data_1_payload_A[22]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[23] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__10_n_0 ),
        .D(filtered_real_1_o_stream_TDATA[23]),
        .Q(B_V_data_1_payload_A[23]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[24] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__10_n_0 ),
        .D(filtered_real_1_o_stream_TDATA[24]),
        .Q(B_V_data_1_payload_A[24]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[25] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__10_n_0 ),
        .D(filtered_real_1_o_stream_TDATA[25]),
        .Q(B_V_data_1_payload_A[25]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[26] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__10_n_0 ),
        .D(filtered_real_1_o_stream_TDATA[26]),
        .Q(B_V_data_1_payload_A[26]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[27] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__10_n_0 ),
        .D(filtered_real_1_o_stream_TDATA[27]),
        .Q(B_V_data_1_payload_A[27]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[28] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__10_n_0 ),
        .D(filtered_real_1_o_stream_TDATA[28]),
        .Q(B_V_data_1_payload_A[28]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[29] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__10_n_0 ),
        .D(filtered_real_1_o_stream_TDATA[29]),
        .Q(B_V_data_1_payload_A[29]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__10_n_0 ),
        .D(filtered_real_1_o_stream_TDATA[2]),
        .Q(B_V_data_1_payload_A[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[30] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__10_n_0 ),
        .D(filtered_real_1_o_stream_TDATA[30]),
        .Q(B_V_data_1_payload_A[30]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[31] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__10_n_0 ),
        .D(filtered_real_1_o_stream_TDATA[31]),
        .Q(B_V_data_1_payload_A[31]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[32] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__10_n_0 ),
        .D(filtered_real_1_o_stream_TDATA[32]),
        .Q(B_V_data_1_payload_A[32]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[33] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__10_n_0 ),
        .D(filtered_real_1_o_stream_TDATA[33]),
        .Q(B_V_data_1_payload_A[33]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[34] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__10_n_0 ),
        .D(filtered_real_1_o_stream_TDATA[34]),
        .Q(B_V_data_1_payload_A[34]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[35] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__10_n_0 ),
        .D(filtered_real_1_o_stream_TDATA[35]),
        .Q(B_V_data_1_payload_A[35]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[36] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__10_n_0 ),
        .D(filtered_real_1_o_stream_TDATA[36]),
        .Q(B_V_data_1_payload_A[36]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[37] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__10_n_0 ),
        .D(filtered_real_1_o_stream_TDATA[37]),
        .Q(B_V_data_1_payload_A[37]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[38] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__10_n_0 ),
        .D(filtered_real_1_o_stream_TDATA[38]),
        .Q(B_V_data_1_payload_A[38]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[39] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__10_n_0 ),
        .D(filtered_real_1_o_stream_TDATA[39]),
        .Q(B_V_data_1_payload_A[39]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__10_n_0 ),
        .D(filtered_real_1_o_stream_TDATA[3]),
        .Q(B_V_data_1_payload_A[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[40] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__10_n_0 ),
        .D(filtered_real_1_o_stream_TDATA[40]),
        .Q(B_V_data_1_payload_A[40]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[41] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__10_n_0 ),
        .D(filtered_real_1_o_stream_TDATA[41]),
        .Q(B_V_data_1_payload_A[41]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[42] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__10_n_0 ),
        .D(filtered_real_1_o_stream_TDATA[42]),
        .Q(B_V_data_1_payload_A[42]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[43] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__10_n_0 ),
        .D(filtered_real_1_o_stream_TDATA[43]),
        .Q(B_V_data_1_payload_A[43]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[44] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__10_n_0 ),
        .D(filtered_real_1_o_stream_TDATA[44]),
        .Q(B_V_data_1_payload_A[44]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[45] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__10_n_0 ),
        .D(filtered_real_1_o_stream_TDATA[45]),
        .Q(B_V_data_1_payload_A[45]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[46] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__10_n_0 ),
        .D(filtered_real_1_o_stream_TDATA[46]),
        .Q(B_V_data_1_payload_A[46]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[47] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__10_n_0 ),
        .D(filtered_real_1_o_stream_TDATA[47]),
        .Q(B_V_data_1_payload_A[47]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[48] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__10_n_0 ),
        .D(filtered_real_1_o_stream_TDATA[48]),
        .Q(B_V_data_1_payload_A[48]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[49] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__10_n_0 ),
        .D(filtered_real_1_o_stream_TDATA[49]),
        .Q(B_V_data_1_payload_A[49]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__10_n_0 ),
        .D(filtered_real_1_o_stream_TDATA[4]),
        .Q(B_V_data_1_payload_A[4]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[50] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__10_n_0 ),
        .D(filtered_real_1_o_stream_TDATA[50]),
        .Q(B_V_data_1_payload_A[50]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[51] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__10_n_0 ),
        .D(filtered_real_1_o_stream_TDATA[51]),
        .Q(B_V_data_1_payload_A[51]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[52] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__10_n_0 ),
        .D(filtered_real_1_o_stream_TDATA[52]),
        .Q(B_V_data_1_payload_A[52]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[53] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__10_n_0 ),
        .D(filtered_real_1_o_stream_TDATA[53]),
        .Q(B_V_data_1_payload_A[53]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[54] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__10_n_0 ),
        .D(filtered_real_1_o_stream_TDATA[54]),
        .Q(B_V_data_1_payload_A[54]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[55] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__10_n_0 ),
        .D(filtered_real_1_o_stream_TDATA[55]),
        .Q(B_V_data_1_payload_A[55]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[56] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__10_n_0 ),
        .D(filtered_real_1_o_stream_TDATA[56]),
        .Q(B_V_data_1_payload_A[56]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[57] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__10_n_0 ),
        .D(filtered_real_1_o_stream_TDATA[57]),
        .Q(B_V_data_1_payload_A[57]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[58] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__10_n_0 ),
        .D(filtered_real_1_o_stream_TDATA[58]),
        .Q(B_V_data_1_payload_A[58]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[59] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__10_n_0 ),
        .D(filtered_real_1_o_stream_TDATA[59]),
        .Q(B_V_data_1_payload_A[59]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__10_n_0 ),
        .D(filtered_real_1_o_stream_TDATA[5]),
        .Q(B_V_data_1_payload_A[5]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[60] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__10_n_0 ),
        .D(filtered_real_1_o_stream_TDATA[60]),
        .Q(B_V_data_1_payload_A[60]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[61] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__10_n_0 ),
        .D(filtered_real_1_o_stream_TDATA[61]),
        .Q(B_V_data_1_payload_A[61]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[62] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__10_n_0 ),
        .D(filtered_real_1_o_stream_TDATA[62]),
        .Q(B_V_data_1_payload_A[62]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[63] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__10_n_0 ),
        .D(filtered_real_1_o_stream_TDATA[63]),
        .Q(B_V_data_1_payload_A[63]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__10_n_0 ),
        .D(filtered_real_1_o_stream_TDATA[6]),
        .Q(B_V_data_1_payload_A[6]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__10_n_0 ),
        .D(filtered_real_1_o_stream_TDATA[7]),
        .Q(B_V_data_1_payload_A[7]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__10_n_0 ),
        .D(filtered_real_1_o_stream_TDATA[8]),
        .Q(B_V_data_1_payload_A[8]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__10_n_0 ),
        .D(filtered_real_1_o_stream_TDATA[9]),
        .Q(B_V_data_1_payload_A[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hA2)) 
    \B_V_data_1_payload_B[63]_i_1__10 
       (.I0(B_V_data_1_sel_wr),
        .I1(filtered_real_1_o_stream_TVALID_int_regslice),
        .I2(ack_in),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_real_1_o_stream_TDATA[0]),
        .Q(B_V_data_1_payload_B[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_real_1_o_stream_TDATA[10]),
        .Q(B_V_data_1_payload_B[10]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_real_1_o_stream_TDATA[11]),
        .Q(B_V_data_1_payload_B[11]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_real_1_o_stream_TDATA[12]),
        .Q(B_V_data_1_payload_B[12]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_real_1_o_stream_TDATA[13]),
        .Q(B_V_data_1_payload_B[13]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_real_1_o_stream_TDATA[14]),
        .Q(B_V_data_1_payload_B[14]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_real_1_o_stream_TDATA[15]),
        .Q(B_V_data_1_payload_B[15]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_real_1_o_stream_TDATA[16]),
        .Q(B_V_data_1_payload_B[16]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_real_1_o_stream_TDATA[17]),
        .Q(B_V_data_1_payload_B[17]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_real_1_o_stream_TDATA[18]),
        .Q(B_V_data_1_payload_B[18]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_real_1_o_stream_TDATA[19]),
        .Q(B_V_data_1_payload_B[19]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_real_1_o_stream_TDATA[1]),
        .Q(B_V_data_1_payload_B[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_real_1_o_stream_TDATA[20]),
        .Q(B_V_data_1_payload_B[20]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_real_1_o_stream_TDATA[21]),
        .Q(B_V_data_1_payload_B[21]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_real_1_o_stream_TDATA[22]),
        .Q(B_V_data_1_payload_B[22]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_real_1_o_stream_TDATA[23]),
        .Q(B_V_data_1_payload_B[23]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[24] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_real_1_o_stream_TDATA[24]),
        .Q(B_V_data_1_payload_B[24]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[25] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_real_1_o_stream_TDATA[25]),
        .Q(B_V_data_1_payload_B[25]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[26] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_real_1_o_stream_TDATA[26]),
        .Q(B_V_data_1_payload_B[26]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[27] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_real_1_o_stream_TDATA[27]),
        .Q(B_V_data_1_payload_B[27]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[28] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_real_1_o_stream_TDATA[28]),
        .Q(B_V_data_1_payload_B[28]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[29] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_real_1_o_stream_TDATA[29]),
        .Q(B_V_data_1_payload_B[29]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_real_1_o_stream_TDATA[2]),
        .Q(B_V_data_1_payload_B[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[30] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_real_1_o_stream_TDATA[30]),
        .Q(B_V_data_1_payload_B[30]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[31] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_real_1_o_stream_TDATA[31]),
        .Q(B_V_data_1_payload_B[31]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[32] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_real_1_o_stream_TDATA[32]),
        .Q(B_V_data_1_payload_B[32]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[33] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_real_1_o_stream_TDATA[33]),
        .Q(B_V_data_1_payload_B[33]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[34] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_real_1_o_stream_TDATA[34]),
        .Q(B_V_data_1_payload_B[34]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[35] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_real_1_o_stream_TDATA[35]),
        .Q(B_V_data_1_payload_B[35]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[36] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_real_1_o_stream_TDATA[36]),
        .Q(B_V_data_1_payload_B[36]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[37] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_real_1_o_stream_TDATA[37]),
        .Q(B_V_data_1_payload_B[37]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[38] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_real_1_o_stream_TDATA[38]),
        .Q(B_V_data_1_payload_B[38]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[39] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_real_1_o_stream_TDATA[39]),
        .Q(B_V_data_1_payload_B[39]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_real_1_o_stream_TDATA[3]),
        .Q(B_V_data_1_payload_B[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[40] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_real_1_o_stream_TDATA[40]),
        .Q(B_V_data_1_payload_B[40]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[41] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_real_1_o_stream_TDATA[41]),
        .Q(B_V_data_1_payload_B[41]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[42] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_real_1_o_stream_TDATA[42]),
        .Q(B_V_data_1_payload_B[42]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[43] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_real_1_o_stream_TDATA[43]),
        .Q(B_V_data_1_payload_B[43]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[44] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_real_1_o_stream_TDATA[44]),
        .Q(B_V_data_1_payload_B[44]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[45] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_real_1_o_stream_TDATA[45]),
        .Q(B_V_data_1_payload_B[45]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[46] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_real_1_o_stream_TDATA[46]),
        .Q(B_V_data_1_payload_B[46]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[47] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_real_1_o_stream_TDATA[47]),
        .Q(B_V_data_1_payload_B[47]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[48] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_real_1_o_stream_TDATA[48]),
        .Q(B_V_data_1_payload_B[48]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[49] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_real_1_o_stream_TDATA[49]),
        .Q(B_V_data_1_payload_B[49]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_real_1_o_stream_TDATA[4]),
        .Q(B_V_data_1_payload_B[4]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[50] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_real_1_o_stream_TDATA[50]),
        .Q(B_V_data_1_payload_B[50]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[51] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_real_1_o_stream_TDATA[51]),
        .Q(B_V_data_1_payload_B[51]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[52] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_real_1_o_stream_TDATA[52]),
        .Q(B_V_data_1_payload_B[52]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[53] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_real_1_o_stream_TDATA[53]),
        .Q(B_V_data_1_payload_B[53]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[54] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_real_1_o_stream_TDATA[54]),
        .Q(B_V_data_1_payload_B[54]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[55] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_real_1_o_stream_TDATA[55]),
        .Q(B_V_data_1_payload_B[55]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[56] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_real_1_o_stream_TDATA[56]),
        .Q(B_V_data_1_payload_B[56]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[57] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_real_1_o_stream_TDATA[57]),
        .Q(B_V_data_1_payload_B[57]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[58] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_real_1_o_stream_TDATA[58]),
        .Q(B_V_data_1_payload_B[58]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[59] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_real_1_o_stream_TDATA[59]),
        .Q(B_V_data_1_payload_B[59]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_real_1_o_stream_TDATA[5]),
        .Q(B_V_data_1_payload_B[5]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[60] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_real_1_o_stream_TDATA[60]),
        .Q(B_V_data_1_payload_B[60]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[61] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_real_1_o_stream_TDATA[61]),
        .Q(B_V_data_1_payload_B[61]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[62] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_real_1_o_stream_TDATA[62]),
        .Q(B_V_data_1_payload_B[62]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[63] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_real_1_o_stream_TDATA[63]),
        .Q(B_V_data_1_payload_B[63]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_real_1_o_stream_TDATA[6]),
        .Q(B_V_data_1_payload_B[6]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_real_1_o_stream_TDATA[7]),
        .Q(B_V_data_1_payload_B[7]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_real_1_o_stream_TDATA[8]),
        .Q(B_V_data_1_payload_B[8]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filtered_real_1_o_stream_TDATA[9]),
        .Q(B_V_data_1_payload_B[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair708" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__10
       (.I0(filtered_real_1_o_stream_TREADY_int_regslice),
        .I1(filtered_real_1_o_stream_TVALID_int_regslice),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__10_n_0));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__10_n_0),
        .Q(B_V_data_1_sel),
        .R(SR));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__10
       (.I0(filtered_real_1_o_stream_TVALID),
        .I1(ack_in),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__10_n_0));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__10_n_0),
        .Q(B_V_data_1_sel_wr),
        .R(SR));
  LUT5 #(
    .INIT(32'hA2AAA000)) 
    \B_V_data_1_state[0]_i_1__10 
       (.I0(ap_rst_n),
        .I1(filtered_real_1_o_stream_TREADY_int_regslice),
        .I2(filtered_real_1_o_stream_TVALID),
        .I3(ack_in),
        .I4(filtered_real_1_o_stream_TVALID_int_regslice),
        .O(\B_V_data_1_state[0]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair708" *) 
  LUT4 #(
    .INIT(16'hBBFB)) 
    \B_V_data_1_state[1]_i_1__10 
       (.I0(filtered_real_1_o_stream_TREADY_int_regslice),
        .I1(filtered_real_1_o_stream_TVALID_int_regslice),
        .I2(ack_in),
        .I3(filtered_real_1_o_stream_TVALID),
        .O(\B_V_data_1_state[1]_i_1__10_n_0 ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__10_n_0 ),
        .Q(filtered_real_1_o_stream_TVALID_int_regslice),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[1]_i_1__10_n_0 ),
        .Q(ack_in),
        .R(SR));
  LUT5 #(
    .INIT(32'h4F444444)) 
    \ap_CS_fsm[12]_i_5 
       (.I0(filtered_real_1_o_stream_TVALID_int_regslice),
        .I1(and_ln58_11_reg_2340),
        .I2(\ap_CS_fsm[12]_i_2 ),
        .I3(icmp_ln59_4_reg_2196),
        .I4(and_ln58_4_reg_2192),
        .O(\B_V_data_1_state_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair709" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_11_reg_2367[0]_i_1 
       (.I0(B_V_data_1_payload_B[0]),
        .I1(B_V_data_1_payload_A[0]),
        .I2(B_V_data_1_sel),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair714" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_11_reg_2367[10]_i_1 
       (.I0(B_V_data_1_payload_B[10]),
        .I1(B_V_data_1_payload_A[10]),
        .I2(B_V_data_1_sel),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair714" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_11_reg_2367[11]_i_1 
       (.I0(B_V_data_1_payload_B[11]),
        .I1(B_V_data_1_payload_A[11]),
        .I2(B_V_data_1_sel),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair715" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_11_reg_2367[12]_i_1 
       (.I0(B_V_data_1_payload_B[12]),
        .I1(B_V_data_1_payload_A[12]),
        .I2(B_V_data_1_sel),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair715" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_11_reg_2367[13]_i_1 
       (.I0(B_V_data_1_payload_B[13]),
        .I1(B_V_data_1_payload_A[13]),
        .I2(B_V_data_1_sel),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair716" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_11_reg_2367[14]_i_1 
       (.I0(B_V_data_1_payload_B[14]),
        .I1(B_V_data_1_payload_A[14]),
        .I2(B_V_data_1_sel),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair716" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_11_reg_2367[15]_i_1 
       (.I0(B_V_data_1_payload_B[15]),
        .I1(B_V_data_1_payload_A[15]),
        .I2(B_V_data_1_sel),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair717" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_11_reg_2367[16]_i_1 
       (.I0(B_V_data_1_payload_B[16]),
        .I1(B_V_data_1_payload_A[16]),
        .I2(B_V_data_1_sel),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair717" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_11_reg_2367[17]_i_1 
       (.I0(B_V_data_1_payload_B[17]),
        .I1(B_V_data_1_payload_A[17]),
        .I2(B_V_data_1_sel),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair718" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_11_reg_2367[18]_i_1 
       (.I0(B_V_data_1_payload_B[18]),
        .I1(B_V_data_1_payload_A[18]),
        .I2(B_V_data_1_sel),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair718" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_11_reg_2367[19]_i_1 
       (.I0(B_V_data_1_payload_B[19]),
        .I1(B_V_data_1_payload_A[19]),
        .I2(B_V_data_1_sel),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair709" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_11_reg_2367[1]_i_1 
       (.I0(B_V_data_1_payload_B[1]),
        .I1(B_V_data_1_payload_A[1]),
        .I2(B_V_data_1_sel),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair719" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_11_reg_2367[20]_i_1 
       (.I0(B_V_data_1_payload_B[20]),
        .I1(B_V_data_1_payload_A[20]),
        .I2(B_V_data_1_sel),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair719" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_11_reg_2367[21]_i_1 
       (.I0(B_V_data_1_payload_B[21]),
        .I1(B_V_data_1_payload_A[21]),
        .I2(B_V_data_1_sel),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair720" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_11_reg_2367[22]_i_1 
       (.I0(B_V_data_1_payload_B[22]),
        .I1(B_V_data_1_payload_A[22]),
        .I2(B_V_data_1_sel),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair720" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_11_reg_2367[23]_i_1 
       (.I0(B_V_data_1_payload_B[23]),
        .I1(B_V_data_1_payload_A[23]),
        .I2(B_V_data_1_sel),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair721" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_11_reg_2367[24]_i_1 
       (.I0(B_V_data_1_payload_B[24]),
        .I1(B_V_data_1_payload_A[24]),
        .I2(B_V_data_1_sel),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair721" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_11_reg_2367[25]_i_1 
       (.I0(B_V_data_1_payload_B[25]),
        .I1(B_V_data_1_payload_A[25]),
        .I2(B_V_data_1_sel),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair722" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_11_reg_2367[26]_i_1 
       (.I0(B_V_data_1_payload_B[26]),
        .I1(B_V_data_1_payload_A[26]),
        .I2(B_V_data_1_sel),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair722" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_11_reg_2367[27]_i_1 
       (.I0(B_V_data_1_payload_B[27]),
        .I1(B_V_data_1_payload_A[27]),
        .I2(B_V_data_1_sel),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair723" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_11_reg_2367[28]_i_1 
       (.I0(B_V_data_1_payload_B[28]),
        .I1(B_V_data_1_payload_A[28]),
        .I2(B_V_data_1_sel),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair723" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_11_reg_2367[29]_i_1 
       (.I0(B_V_data_1_payload_B[29]),
        .I1(B_V_data_1_payload_A[29]),
        .I2(B_V_data_1_sel),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair710" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_11_reg_2367[2]_i_1 
       (.I0(B_V_data_1_payload_B[2]),
        .I1(B_V_data_1_payload_A[2]),
        .I2(B_V_data_1_sel),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair724" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_11_reg_2367[30]_i_1 
       (.I0(B_V_data_1_payload_B[30]),
        .I1(B_V_data_1_payload_A[30]),
        .I2(B_V_data_1_sel),
        .O(D[30]));
  (* SOFT_HLUTNM = "soft_lutpair724" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_11_reg_2367[31]_i_1 
       (.I0(B_V_data_1_payload_B[31]),
        .I1(B_V_data_1_payload_A[31]),
        .I2(B_V_data_1_sel),
        .O(D[31]));
  (* SOFT_HLUTNM = "soft_lutpair725" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_11_reg_2367[32]_i_1 
       (.I0(B_V_data_1_payload_B[32]),
        .I1(B_V_data_1_payload_A[32]),
        .I2(B_V_data_1_sel),
        .O(D[32]));
  (* SOFT_HLUTNM = "soft_lutpair725" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_11_reg_2367[33]_i_1 
       (.I0(B_V_data_1_payload_B[33]),
        .I1(B_V_data_1_payload_A[33]),
        .I2(B_V_data_1_sel),
        .O(D[33]));
  (* SOFT_HLUTNM = "soft_lutpair726" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_11_reg_2367[34]_i_1 
       (.I0(B_V_data_1_payload_B[34]),
        .I1(B_V_data_1_payload_A[34]),
        .I2(B_V_data_1_sel),
        .O(D[34]));
  (* SOFT_HLUTNM = "soft_lutpair726" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_11_reg_2367[35]_i_1 
       (.I0(B_V_data_1_payload_B[35]),
        .I1(B_V_data_1_payload_A[35]),
        .I2(B_V_data_1_sel),
        .O(D[35]));
  (* SOFT_HLUTNM = "soft_lutpair727" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_11_reg_2367[36]_i_1 
       (.I0(B_V_data_1_payload_B[36]),
        .I1(B_V_data_1_payload_A[36]),
        .I2(B_V_data_1_sel),
        .O(D[36]));
  (* SOFT_HLUTNM = "soft_lutpair727" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_11_reg_2367[37]_i_1 
       (.I0(B_V_data_1_payload_B[37]),
        .I1(B_V_data_1_payload_A[37]),
        .I2(B_V_data_1_sel),
        .O(D[37]));
  (* SOFT_HLUTNM = "soft_lutpair728" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_11_reg_2367[38]_i_1 
       (.I0(B_V_data_1_payload_B[38]),
        .I1(B_V_data_1_payload_A[38]),
        .I2(B_V_data_1_sel),
        .O(D[38]));
  (* SOFT_HLUTNM = "soft_lutpair728" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_11_reg_2367[39]_i_1 
       (.I0(B_V_data_1_payload_B[39]),
        .I1(B_V_data_1_payload_A[39]),
        .I2(B_V_data_1_sel),
        .O(D[39]));
  (* SOFT_HLUTNM = "soft_lutpair710" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_11_reg_2367[3]_i_1 
       (.I0(B_V_data_1_payload_B[3]),
        .I1(B_V_data_1_payload_A[3]),
        .I2(B_V_data_1_sel),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair729" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_11_reg_2367[40]_i_1 
       (.I0(B_V_data_1_payload_B[40]),
        .I1(B_V_data_1_payload_A[40]),
        .I2(B_V_data_1_sel),
        .O(D[40]));
  (* SOFT_HLUTNM = "soft_lutpair729" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_11_reg_2367[41]_i_1 
       (.I0(B_V_data_1_payload_B[41]),
        .I1(B_V_data_1_payload_A[41]),
        .I2(B_V_data_1_sel),
        .O(D[41]));
  (* SOFT_HLUTNM = "soft_lutpair730" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_11_reg_2367[42]_i_1 
       (.I0(B_V_data_1_payload_B[42]),
        .I1(B_V_data_1_payload_A[42]),
        .I2(B_V_data_1_sel),
        .O(D[42]));
  (* SOFT_HLUTNM = "soft_lutpair730" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_11_reg_2367[43]_i_1 
       (.I0(B_V_data_1_payload_B[43]),
        .I1(B_V_data_1_payload_A[43]),
        .I2(B_V_data_1_sel),
        .O(D[43]));
  (* SOFT_HLUTNM = "soft_lutpair731" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_11_reg_2367[44]_i_1 
       (.I0(B_V_data_1_payload_B[44]),
        .I1(B_V_data_1_payload_A[44]),
        .I2(B_V_data_1_sel),
        .O(D[44]));
  (* SOFT_HLUTNM = "soft_lutpair731" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_11_reg_2367[45]_i_1 
       (.I0(B_V_data_1_payload_B[45]),
        .I1(B_V_data_1_payload_A[45]),
        .I2(B_V_data_1_sel),
        .O(D[45]));
  (* SOFT_HLUTNM = "soft_lutpair732" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_11_reg_2367[46]_i_1 
       (.I0(B_V_data_1_payload_B[46]),
        .I1(B_V_data_1_payload_A[46]),
        .I2(B_V_data_1_sel),
        .O(D[46]));
  (* SOFT_HLUTNM = "soft_lutpair732" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_11_reg_2367[47]_i_1 
       (.I0(B_V_data_1_payload_B[47]),
        .I1(B_V_data_1_payload_A[47]),
        .I2(B_V_data_1_sel),
        .O(D[47]));
  (* SOFT_HLUTNM = "soft_lutpair733" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_11_reg_2367[48]_i_1 
       (.I0(B_V_data_1_payload_B[48]),
        .I1(B_V_data_1_payload_A[48]),
        .I2(B_V_data_1_sel),
        .O(D[48]));
  (* SOFT_HLUTNM = "soft_lutpair733" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_11_reg_2367[49]_i_1 
       (.I0(B_V_data_1_payload_B[49]),
        .I1(B_V_data_1_payload_A[49]),
        .I2(B_V_data_1_sel),
        .O(D[49]));
  (* SOFT_HLUTNM = "soft_lutpair711" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_11_reg_2367[4]_i_1 
       (.I0(B_V_data_1_payload_B[4]),
        .I1(B_V_data_1_payload_A[4]),
        .I2(B_V_data_1_sel),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair734" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_11_reg_2367[50]_i_1 
       (.I0(B_V_data_1_payload_B[50]),
        .I1(B_V_data_1_payload_A[50]),
        .I2(B_V_data_1_sel),
        .O(D[50]));
  (* SOFT_HLUTNM = "soft_lutpair734" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_11_reg_2367[51]_i_1 
       (.I0(B_V_data_1_payload_B[51]),
        .I1(B_V_data_1_payload_A[51]),
        .I2(B_V_data_1_sel),
        .O(D[51]));
  (* SOFT_HLUTNM = "soft_lutpair735" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_11_reg_2367[52]_i_1 
       (.I0(B_V_data_1_payload_B[52]),
        .I1(B_V_data_1_payload_A[52]),
        .I2(B_V_data_1_sel),
        .O(D[52]));
  (* SOFT_HLUTNM = "soft_lutpair735" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_11_reg_2367[53]_i_1 
       (.I0(B_V_data_1_payload_B[53]),
        .I1(B_V_data_1_payload_A[53]),
        .I2(B_V_data_1_sel),
        .O(D[53]));
  (* SOFT_HLUTNM = "soft_lutpair736" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_11_reg_2367[54]_i_1 
       (.I0(B_V_data_1_payload_B[54]),
        .I1(B_V_data_1_payload_A[54]),
        .I2(B_V_data_1_sel),
        .O(D[54]));
  (* SOFT_HLUTNM = "soft_lutpair736" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_11_reg_2367[55]_i_1 
       (.I0(B_V_data_1_payload_B[55]),
        .I1(B_V_data_1_payload_A[55]),
        .I2(B_V_data_1_sel),
        .O(D[55]));
  (* SOFT_HLUTNM = "soft_lutpair737" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_11_reg_2367[56]_i_1 
       (.I0(B_V_data_1_payload_B[56]),
        .I1(B_V_data_1_payload_A[56]),
        .I2(B_V_data_1_sel),
        .O(D[56]));
  (* SOFT_HLUTNM = "soft_lutpair737" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_11_reg_2367[57]_i_1 
       (.I0(B_V_data_1_payload_B[57]),
        .I1(B_V_data_1_payload_A[57]),
        .I2(B_V_data_1_sel),
        .O(D[57]));
  (* SOFT_HLUTNM = "soft_lutpair738" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_11_reg_2367[58]_i_1 
       (.I0(B_V_data_1_payload_B[58]),
        .I1(B_V_data_1_payload_A[58]),
        .I2(B_V_data_1_sel),
        .O(D[58]));
  (* SOFT_HLUTNM = "soft_lutpair738" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_11_reg_2367[59]_i_1 
       (.I0(B_V_data_1_payload_B[59]),
        .I1(B_V_data_1_payload_A[59]),
        .I2(B_V_data_1_sel),
        .O(D[59]));
  (* SOFT_HLUTNM = "soft_lutpair711" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_11_reg_2367[5]_i_1 
       (.I0(B_V_data_1_payload_B[5]),
        .I1(B_V_data_1_payload_A[5]),
        .I2(B_V_data_1_sel),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair739" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_11_reg_2367[60]_i_1 
       (.I0(B_V_data_1_payload_B[60]),
        .I1(B_V_data_1_payload_A[60]),
        .I2(B_V_data_1_sel),
        .O(D[60]));
  (* SOFT_HLUTNM = "soft_lutpair739" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_11_reg_2367[61]_i_1 
       (.I0(B_V_data_1_payload_B[61]),
        .I1(B_V_data_1_payload_A[61]),
        .I2(B_V_data_1_sel),
        .O(D[61]));
  (* SOFT_HLUTNM = "soft_lutpair740" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_11_reg_2367[62]_i_1 
       (.I0(B_V_data_1_payload_B[62]),
        .I1(B_V_data_1_payload_A[62]),
        .I2(B_V_data_1_sel),
        .O(D[62]));
  (* SOFT_HLUTNM = "soft_lutpair740" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_11_reg_2367[63]_i_2 
       (.I0(B_V_data_1_payload_B[63]),
        .I1(B_V_data_1_payload_A[63]),
        .I2(B_V_data_1_sel),
        .O(D[63]));
  (* SOFT_HLUTNM = "soft_lutpair712" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_11_reg_2367[6]_i_1 
       (.I0(B_V_data_1_payload_B[6]),
        .I1(B_V_data_1_payload_A[6]),
        .I2(B_V_data_1_sel),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair712" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_11_reg_2367[7]_i_1 
       (.I0(B_V_data_1_payload_B[7]),
        .I1(B_V_data_1_payload_A[7]),
        .I2(B_V_data_1_sel),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair713" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_11_reg_2367[8]_i_1 
       (.I0(B_V_data_1_payload_B[8]),
        .I1(B_V_data_1_payload_A[8]),
        .I2(B_V_data_1_sel),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair713" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_11_reg_2367[9]_i_1 
       (.I0(B_V_data_1_payload_B[9]),
        .I1(B_V_data_1_payload_A[9]),
        .I2(B_V_data_1_sel),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "mem_write_top_rfi_C_regslice_both" *) 
module design_1_mem_write_top_rfi_C_0_0_mem_write_top_rfi_C_regslice_both_3
   (gmem_WDATA52_out,
    mad_I_o_stream_TVALID_int_regslice,
    ack_in,
    mad_I_o_stream_TDATA_int_regslice,
    and_ln58_6_reg_2236,
    \ap_CS_fsm[9]_i_2 ,
    and_ln58_1_reg_2126,
    icmp_ln59_1_reg_2130,
    mad_I_o_stream_TREADY_int_regslice,
    mad_I_o_stream_TVALID,
    SR,
    ap_clk,
    mad_I_o_stream_TDATA,
    ap_rst_n);
  output gmem_WDATA52_out;
  output mad_I_o_stream_TVALID_int_regslice;
  output ack_in;
  output [63:0]mad_I_o_stream_TDATA_int_regslice;
  input and_ln58_6_reg_2236;
  input \ap_CS_fsm[9]_i_2 ;
  input and_ln58_1_reg_2126;
  input icmp_ln59_1_reg_2130;
  input mad_I_o_stream_TREADY_int_regslice;
  input mad_I_o_stream_TVALID;
  input [0:0]SR;
  input ap_clk;
  input [63:0]mad_I_o_stream_TDATA;
  input ap_rst_n;

  wire B_V_data_1_load_B;
  wire [63:0]B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[63]_i_1__5_n_0 ;
  wire [63:0]B_V_data_1_payload_B;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__5_n_0;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__5_n_0;
  wire \B_V_data_1_state[0]_i_1__5_n_0 ;
  wire \B_V_data_1_state[1]_i_1__5_n_0 ;
  wire [0:0]SR;
  wire ack_in;
  wire and_ln58_1_reg_2126;
  wire and_ln58_6_reg_2236;
  wire \ap_CS_fsm[9]_i_2 ;
  wire ap_clk;
  wire ap_rst_n;
  wire gmem_WDATA52_out;
  wire icmp_ln59_1_reg_2130;
  wire [63:0]mad_I_o_stream_TDATA;
  wire [63:0]mad_I_o_stream_TDATA_int_regslice;
  wire mad_I_o_stream_TREADY_int_regslice;
  wire mad_I_o_stream_TVALID;
  wire mad_I_o_stream_TVALID_int_regslice;

  LUT3 #(
    .INIT(8'h0D)) 
    \B_V_data_1_payload_A[63]_i_1__5 
       (.I0(mad_I_o_stream_TVALID_int_regslice),
        .I1(ack_in),
        .I2(B_V_data_1_sel_wr),
        .O(\B_V_data_1_payload_A[63]_i_1__5_n_0 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__5_n_0 ),
        .D(mad_I_o_stream_TDATA[0]),
        .Q(B_V_data_1_payload_A[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__5_n_0 ),
        .D(mad_I_o_stream_TDATA[10]),
        .Q(B_V_data_1_payload_A[10]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__5_n_0 ),
        .D(mad_I_o_stream_TDATA[11]),
        .Q(B_V_data_1_payload_A[11]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__5_n_0 ),
        .D(mad_I_o_stream_TDATA[12]),
        .Q(B_V_data_1_payload_A[12]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__5_n_0 ),
        .D(mad_I_o_stream_TDATA[13]),
        .Q(B_V_data_1_payload_A[13]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__5_n_0 ),
        .D(mad_I_o_stream_TDATA[14]),
        .Q(B_V_data_1_payload_A[14]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__5_n_0 ),
        .D(mad_I_o_stream_TDATA[15]),
        .Q(B_V_data_1_payload_A[15]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[16] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__5_n_0 ),
        .D(mad_I_o_stream_TDATA[16]),
        .Q(B_V_data_1_payload_A[16]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[17] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__5_n_0 ),
        .D(mad_I_o_stream_TDATA[17]),
        .Q(B_V_data_1_payload_A[17]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[18] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__5_n_0 ),
        .D(mad_I_o_stream_TDATA[18]),
        .Q(B_V_data_1_payload_A[18]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[19] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__5_n_0 ),
        .D(mad_I_o_stream_TDATA[19]),
        .Q(B_V_data_1_payload_A[19]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__5_n_0 ),
        .D(mad_I_o_stream_TDATA[1]),
        .Q(B_V_data_1_payload_A[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[20] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__5_n_0 ),
        .D(mad_I_o_stream_TDATA[20]),
        .Q(B_V_data_1_payload_A[20]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[21] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__5_n_0 ),
        .D(mad_I_o_stream_TDATA[21]),
        .Q(B_V_data_1_payload_A[21]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[22] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__5_n_0 ),
        .D(mad_I_o_stream_TDATA[22]),
        .Q(B_V_data_1_payload_A[22]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[23] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__5_n_0 ),
        .D(mad_I_o_stream_TDATA[23]),
        .Q(B_V_data_1_payload_A[23]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[24] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__5_n_0 ),
        .D(mad_I_o_stream_TDATA[24]),
        .Q(B_V_data_1_payload_A[24]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[25] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__5_n_0 ),
        .D(mad_I_o_stream_TDATA[25]),
        .Q(B_V_data_1_payload_A[25]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[26] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__5_n_0 ),
        .D(mad_I_o_stream_TDATA[26]),
        .Q(B_V_data_1_payload_A[26]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[27] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__5_n_0 ),
        .D(mad_I_o_stream_TDATA[27]),
        .Q(B_V_data_1_payload_A[27]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[28] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__5_n_0 ),
        .D(mad_I_o_stream_TDATA[28]),
        .Q(B_V_data_1_payload_A[28]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[29] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__5_n_0 ),
        .D(mad_I_o_stream_TDATA[29]),
        .Q(B_V_data_1_payload_A[29]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__5_n_0 ),
        .D(mad_I_o_stream_TDATA[2]),
        .Q(B_V_data_1_payload_A[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[30] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__5_n_0 ),
        .D(mad_I_o_stream_TDATA[30]),
        .Q(B_V_data_1_payload_A[30]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[31] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__5_n_0 ),
        .D(mad_I_o_stream_TDATA[31]),
        .Q(B_V_data_1_payload_A[31]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[32] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__5_n_0 ),
        .D(mad_I_o_stream_TDATA[32]),
        .Q(B_V_data_1_payload_A[32]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[33] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__5_n_0 ),
        .D(mad_I_o_stream_TDATA[33]),
        .Q(B_V_data_1_payload_A[33]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[34] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__5_n_0 ),
        .D(mad_I_o_stream_TDATA[34]),
        .Q(B_V_data_1_payload_A[34]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[35] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__5_n_0 ),
        .D(mad_I_o_stream_TDATA[35]),
        .Q(B_V_data_1_payload_A[35]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[36] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__5_n_0 ),
        .D(mad_I_o_stream_TDATA[36]),
        .Q(B_V_data_1_payload_A[36]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[37] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__5_n_0 ),
        .D(mad_I_o_stream_TDATA[37]),
        .Q(B_V_data_1_payload_A[37]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[38] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__5_n_0 ),
        .D(mad_I_o_stream_TDATA[38]),
        .Q(B_V_data_1_payload_A[38]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[39] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__5_n_0 ),
        .D(mad_I_o_stream_TDATA[39]),
        .Q(B_V_data_1_payload_A[39]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__5_n_0 ),
        .D(mad_I_o_stream_TDATA[3]),
        .Q(B_V_data_1_payload_A[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[40] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__5_n_0 ),
        .D(mad_I_o_stream_TDATA[40]),
        .Q(B_V_data_1_payload_A[40]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[41] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__5_n_0 ),
        .D(mad_I_o_stream_TDATA[41]),
        .Q(B_V_data_1_payload_A[41]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[42] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__5_n_0 ),
        .D(mad_I_o_stream_TDATA[42]),
        .Q(B_V_data_1_payload_A[42]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[43] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__5_n_0 ),
        .D(mad_I_o_stream_TDATA[43]),
        .Q(B_V_data_1_payload_A[43]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[44] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__5_n_0 ),
        .D(mad_I_o_stream_TDATA[44]),
        .Q(B_V_data_1_payload_A[44]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[45] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__5_n_0 ),
        .D(mad_I_o_stream_TDATA[45]),
        .Q(B_V_data_1_payload_A[45]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[46] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__5_n_0 ),
        .D(mad_I_o_stream_TDATA[46]),
        .Q(B_V_data_1_payload_A[46]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[47] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__5_n_0 ),
        .D(mad_I_o_stream_TDATA[47]),
        .Q(B_V_data_1_payload_A[47]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[48] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__5_n_0 ),
        .D(mad_I_o_stream_TDATA[48]),
        .Q(B_V_data_1_payload_A[48]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[49] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__5_n_0 ),
        .D(mad_I_o_stream_TDATA[49]),
        .Q(B_V_data_1_payload_A[49]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__5_n_0 ),
        .D(mad_I_o_stream_TDATA[4]),
        .Q(B_V_data_1_payload_A[4]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[50] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__5_n_0 ),
        .D(mad_I_o_stream_TDATA[50]),
        .Q(B_V_data_1_payload_A[50]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[51] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__5_n_0 ),
        .D(mad_I_o_stream_TDATA[51]),
        .Q(B_V_data_1_payload_A[51]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[52] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__5_n_0 ),
        .D(mad_I_o_stream_TDATA[52]),
        .Q(B_V_data_1_payload_A[52]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[53] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__5_n_0 ),
        .D(mad_I_o_stream_TDATA[53]),
        .Q(B_V_data_1_payload_A[53]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[54] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__5_n_0 ),
        .D(mad_I_o_stream_TDATA[54]),
        .Q(B_V_data_1_payload_A[54]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[55] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__5_n_0 ),
        .D(mad_I_o_stream_TDATA[55]),
        .Q(B_V_data_1_payload_A[55]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[56] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__5_n_0 ),
        .D(mad_I_o_stream_TDATA[56]),
        .Q(B_V_data_1_payload_A[56]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[57] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__5_n_0 ),
        .D(mad_I_o_stream_TDATA[57]),
        .Q(B_V_data_1_payload_A[57]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[58] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__5_n_0 ),
        .D(mad_I_o_stream_TDATA[58]),
        .Q(B_V_data_1_payload_A[58]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[59] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__5_n_0 ),
        .D(mad_I_o_stream_TDATA[59]),
        .Q(B_V_data_1_payload_A[59]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__5_n_0 ),
        .D(mad_I_o_stream_TDATA[5]),
        .Q(B_V_data_1_payload_A[5]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[60] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__5_n_0 ),
        .D(mad_I_o_stream_TDATA[60]),
        .Q(B_V_data_1_payload_A[60]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[61] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__5_n_0 ),
        .D(mad_I_o_stream_TDATA[61]),
        .Q(B_V_data_1_payload_A[61]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[62] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__5_n_0 ),
        .D(mad_I_o_stream_TDATA[62]),
        .Q(B_V_data_1_payload_A[62]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[63] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__5_n_0 ),
        .D(mad_I_o_stream_TDATA[63]),
        .Q(B_V_data_1_payload_A[63]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__5_n_0 ),
        .D(mad_I_o_stream_TDATA[6]),
        .Q(B_V_data_1_payload_A[6]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__5_n_0 ),
        .D(mad_I_o_stream_TDATA[7]),
        .Q(B_V_data_1_payload_A[7]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__5_n_0 ),
        .D(mad_I_o_stream_TDATA[8]),
        .Q(B_V_data_1_payload_A[8]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__5_n_0 ),
        .D(mad_I_o_stream_TDATA[9]),
        .Q(B_V_data_1_payload_A[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hA2)) 
    \B_V_data_1_payload_B[63]_i_1__5 
       (.I0(B_V_data_1_sel_wr),
        .I1(mad_I_o_stream_TVALID_int_regslice),
        .I2(ack_in),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(mad_I_o_stream_TDATA[0]),
        .Q(B_V_data_1_payload_B[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(mad_I_o_stream_TDATA[10]),
        .Q(B_V_data_1_payload_B[10]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(mad_I_o_stream_TDATA[11]),
        .Q(B_V_data_1_payload_B[11]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(mad_I_o_stream_TDATA[12]),
        .Q(B_V_data_1_payload_B[12]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(mad_I_o_stream_TDATA[13]),
        .Q(B_V_data_1_payload_B[13]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(mad_I_o_stream_TDATA[14]),
        .Q(B_V_data_1_payload_B[14]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(mad_I_o_stream_TDATA[15]),
        .Q(B_V_data_1_payload_B[15]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(mad_I_o_stream_TDATA[16]),
        .Q(B_V_data_1_payload_B[16]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(mad_I_o_stream_TDATA[17]),
        .Q(B_V_data_1_payload_B[17]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(mad_I_o_stream_TDATA[18]),
        .Q(B_V_data_1_payload_B[18]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(mad_I_o_stream_TDATA[19]),
        .Q(B_V_data_1_payload_B[19]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(mad_I_o_stream_TDATA[1]),
        .Q(B_V_data_1_payload_B[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(mad_I_o_stream_TDATA[20]),
        .Q(B_V_data_1_payload_B[20]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(mad_I_o_stream_TDATA[21]),
        .Q(B_V_data_1_payload_B[21]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(mad_I_o_stream_TDATA[22]),
        .Q(B_V_data_1_payload_B[22]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(mad_I_o_stream_TDATA[23]),
        .Q(B_V_data_1_payload_B[23]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[24] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(mad_I_o_stream_TDATA[24]),
        .Q(B_V_data_1_payload_B[24]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[25] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(mad_I_o_stream_TDATA[25]),
        .Q(B_V_data_1_payload_B[25]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[26] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(mad_I_o_stream_TDATA[26]),
        .Q(B_V_data_1_payload_B[26]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[27] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(mad_I_o_stream_TDATA[27]),
        .Q(B_V_data_1_payload_B[27]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[28] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(mad_I_o_stream_TDATA[28]),
        .Q(B_V_data_1_payload_B[28]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[29] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(mad_I_o_stream_TDATA[29]),
        .Q(B_V_data_1_payload_B[29]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(mad_I_o_stream_TDATA[2]),
        .Q(B_V_data_1_payload_B[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[30] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(mad_I_o_stream_TDATA[30]),
        .Q(B_V_data_1_payload_B[30]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[31] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(mad_I_o_stream_TDATA[31]),
        .Q(B_V_data_1_payload_B[31]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[32] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(mad_I_o_stream_TDATA[32]),
        .Q(B_V_data_1_payload_B[32]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[33] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(mad_I_o_stream_TDATA[33]),
        .Q(B_V_data_1_payload_B[33]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[34] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(mad_I_o_stream_TDATA[34]),
        .Q(B_V_data_1_payload_B[34]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[35] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(mad_I_o_stream_TDATA[35]),
        .Q(B_V_data_1_payload_B[35]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[36] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(mad_I_o_stream_TDATA[36]),
        .Q(B_V_data_1_payload_B[36]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[37] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(mad_I_o_stream_TDATA[37]),
        .Q(B_V_data_1_payload_B[37]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[38] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(mad_I_o_stream_TDATA[38]),
        .Q(B_V_data_1_payload_B[38]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[39] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(mad_I_o_stream_TDATA[39]),
        .Q(B_V_data_1_payload_B[39]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(mad_I_o_stream_TDATA[3]),
        .Q(B_V_data_1_payload_B[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[40] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(mad_I_o_stream_TDATA[40]),
        .Q(B_V_data_1_payload_B[40]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[41] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(mad_I_o_stream_TDATA[41]),
        .Q(B_V_data_1_payload_B[41]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[42] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(mad_I_o_stream_TDATA[42]),
        .Q(B_V_data_1_payload_B[42]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[43] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(mad_I_o_stream_TDATA[43]),
        .Q(B_V_data_1_payload_B[43]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[44] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(mad_I_o_stream_TDATA[44]),
        .Q(B_V_data_1_payload_B[44]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[45] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(mad_I_o_stream_TDATA[45]),
        .Q(B_V_data_1_payload_B[45]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[46] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(mad_I_o_stream_TDATA[46]),
        .Q(B_V_data_1_payload_B[46]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[47] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(mad_I_o_stream_TDATA[47]),
        .Q(B_V_data_1_payload_B[47]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[48] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(mad_I_o_stream_TDATA[48]),
        .Q(B_V_data_1_payload_B[48]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[49] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(mad_I_o_stream_TDATA[49]),
        .Q(B_V_data_1_payload_B[49]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(mad_I_o_stream_TDATA[4]),
        .Q(B_V_data_1_payload_B[4]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[50] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(mad_I_o_stream_TDATA[50]),
        .Q(B_V_data_1_payload_B[50]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[51] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(mad_I_o_stream_TDATA[51]),
        .Q(B_V_data_1_payload_B[51]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[52] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(mad_I_o_stream_TDATA[52]),
        .Q(B_V_data_1_payload_B[52]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[53] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(mad_I_o_stream_TDATA[53]),
        .Q(B_V_data_1_payload_B[53]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[54] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(mad_I_o_stream_TDATA[54]),
        .Q(B_V_data_1_payload_B[54]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[55] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(mad_I_o_stream_TDATA[55]),
        .Q(B_V_data_1_payload_B[55]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[56] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(mad_I_o_stream_TDATA[56]),
        .Q(B_V_data_1_payload_B[56]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[57] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(mad_I_o_stream_TDATA[57]),
        .Q(B_V_data_1_payload_B[57]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[58] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(mad_I_o_stream_TDATA[58]),
        .Q(B_V_data_1_payload_B[58]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[59] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(mad_I_o_stream_TDATA[59]),
        .Q(B_V_data_1_payload_B[59]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(mad_I_o_stream_TDATA[5]),
        .Q(B_V_data_1_payload_B[5]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[60] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(mad_I_o_stream_TDATA[60]),
        .Q(B_V_data_1_payload_B[60]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[61] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(mad_I_o_stream_TDATA[61]),
        .Q(B_V_data_1_payload_B[61]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[62] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(mad_I_o_stream_TDATA[62]),
        .Q(B_V_data_1_payload_B[62]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[63] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(mad_I_o_stream_TDATA[63]),
        .Q(B_V_data_1_payload_B[63]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(mad_I_o_stream_TDATA[6]),
        .Q(B_V_data_1_payload_B[6]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(mad_I_o_stream_TDATA[7]),
        .Q(B_V_data_1_payload_B[7]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(mad_I_o_stream_TDATA[8]),
        .Q(B_V_data_1_payload_B[8]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(mad_I_o_stream_TDATA[9]),
        .Q(B_V_data_1_payload_B[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair741" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__5
       (.I0(mad_I_o_stream_TREADY_int_regslice),
        .I1(mad_I_o_stream_TVALID_int_regslice),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__5_n_0));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__5_n_0),
        .Q(B_V_data_1_sel),
        .R(SR));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__5
       (.I0(mad_I_o_stream_TVALID),
        .I1(ack_in),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__5_n_0));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__5_n_0),
        .Q(B_V_data_1_sel_wr),
        .R(SR));
  LUT5 #(
    .INIT(32'hA2AAA000)) 
    \B_V_data_1_state[0]_i_1__5 
       (.I0(ap_rst_n),
        .I1(mad_I_o_stream_TREADY_int_regslice),
        .I2(mad_I_o_stream_TVALID),
        .I3(ack_in),
        .I4(mad_I_o_stream_TVALID_int_regslice),
        .O(\B_V_data_1_state[0]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair741" *) 
  LUT4 #(
    .INIT(16'hBBFB)) 
    \B_V_data_1_state[1]_i_1__5 
       (.I0(mad_I_o_stream_TREADY_int_regslice),
        .I1(mad_I_o_stream_TVALID_int_regslice),
        .I2(ack_in),
        .I3(mad_I_o_stream_TVALID),
        .O(\B_V_data_1_state[1]_i_1__5_n_0 ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__5_n_0 ),
        .Q(mad_I_o_stream_TVALID_int_regslice),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[1]_i_1__5_n_0 ),
        .Q(ack_in),
        .R(SR));
  LUT5 #(
    .INIT(32'h4F444444)) 
    \ap_CS_fsm[10]_i_4 
       (.I0(mad_I_o_stream_TVALID_int_regslice),
        .I1(and_ln58_6_reg_2236),
        .I2(\ap_CS_fsm[9]_i_2 ),
        .I3(and_ln58_1_reg_2126),
        .I4(icmp_ln59_1_reg_2130),
        .O(gmem_WDATA52_out));
  (* SOFT_HLUTNM = "soft_lutpair757" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_754
       (.I0(B_V_data_1_payload_B[31]),
        .I1(B_V_data_1_payload_A[31]),
        .I2(B_V_data_1_sel),
        .O(mad_I_o_stream_TDATA_int_regslice[31]));
  (* SOFT_HLUTNM = "soft_lutpair757" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_757
       (.I0(B_V_data_1_payload_B[30]),
        .I1(B_V_data_1_payload_A[30]),
        .I2(B_V_data_1_sel),
        .O(mad_I_o_stream_TDATA_int_regslice[30]));
  (* SOFT_HLUTNM = "soft_lutpair756" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_759
       (.I0(B_V_data_1_payload_B[29]),
        .I1(B_V_data_1_payload_A[29]),
        .I2(B_V_data_1_sel),
        .O(mad_I_o_stream_TDATA_int_regslice[29]));
  (* SOFT_HLUTNM = "soft_lutpair756" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_761
       (.I0(B_V_data_1_payload_B[28]),
        .I1(B_V_data_1_payload_A[28]),
        .I2(B_V_data_1_sel),
        .O(mad_I_o_stream_TDATA_int_regslice[28]));
  (* SOFT_HLUTNM = "soft_lutpair755" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_763
       (.I0(B_V_data_1_payload_B[27]),
        .I1(B_V_data_1_payload_A[27]),
        .I2(B_V_data_1_sel),
        .O(mad_I_o_stream_TDATA_int_regslice[27]));
  (* SOFT_HLUTNM = "soft_lutpair755" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_765
       (.I0(B_V_data_1_payload_B[26]),
        .I1(B_V_data_1_payload_A[26]),
        .I2(B_V_data_1_sel),
        .O(mad_I_o_stream_TDATA_int_regslice[26]));
  (* SOFT_HLUTNM = "soft_lutpair754" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_767
       (.I0(B_V_data_1_payload_B[25]),
        .I1(B_V_data_1_payload_A[25]),
        .I2(B_V_data_1_sel),
        .O(mad_I_o_stream_TDATA_int_regslice[25]));
  (* SOFT_HLUTNM = "soft_lutpair754" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_769
       (.I0(B_V_data_1_payload_B[24]),
        .I1(B_V_data_1_payload_A[24]),
        .I2(B_V_data_1_sel),
        .O(mad_I_o_stream_TDATA_int_regslice[24]));
  (* SOFT_HLUTNM = "soft_lutpair753" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_771
       (.I0(B_V_data_1_payload_B[23]),
        .I1(B_V_data_1_payload_A[23]),
        .I2(B_V_data_1_sel),
        .O(mad_I_o_stream_TDATA_int_regslice[23]));
  (* SOFT_HLUTNM = "soft_lutpair753" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_773
       (.I0(B_V_data_1_payload_B[22]),
        .I1(B_V_data_1_payload_A[22]),
        .I2(B_V_data_1_sel),
        .O(mad_I_o_stream_TDATA_int_regslice[22]));
  (* SOFT_HLUTNM = "soft_lutpair752" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_775
       (.I0(B_V_data_1_payload_B[21]),
        .I1(B_V_data_1_payload_A[21]),
        .I2(B_V_data_1_sel),
        .O(mad_I_o_stream_TDATA_int_regslice[21]));
  (* SOFT_HLUTNM = "soft_lutpair752" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_777
       (.I0(B_V_data_1_payload_B[20]),
        .I1(B_V_data_1_payload_A[20]),
        .I2(B_V_data_1_sel),
        .O(mad_I_o_stream_TDATA_int_regslice[20]));
  (* SOFT_HLUTNM = "soft_lutpair751" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_779
       (.I0(B_V_data_1_payload_B[19]),
        .I1(B_V_data_1_payload_A[19]),
        .I2(B_V_data_1_sel),
        .O(mad_I_o_stream_TDATA_int_regslice[19]));
  (* SOFT_HLUTNM = "soft_lutpair751" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_781
       (.I0(B_V_data_1_payload_B[18]),
        .I1(B_V_data_1_payload_A[18]),
        .I2(B_V_data_1_sel),
        .O(mad_I_o_stream_TDATA_int_regslice[18]));
  (* SOFT_HLUTNM = "soft_lutpair750" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_783
       (.I0(B_V_data_1_payload_B[17]),
        .I1(B_V_data_1_payload_A[17]),
        .I2(B_V_data_1_sel),
        .O(mad_I_o_stream_TDATA_int_regslice[17]));
  (* SOFT_HLUTNM = "soft_lutpair750" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_785
       (.I0(B_V_data_1_payload_B[16]),
        .I1(B_V_data_1_payload_A[16]),
        .I2(B_V_data_1_sel),
        .O(mad_I_o_stream_TDATA_int_regslice[16]));
  (* SOFT_HLUTNM = "soft_lutpair749" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_787
       (.I0(B_V_data_1_payload_B[15]),
        .I1(B_V_data_1_payload_A[15]),
        .I2(B_V_data_1_sel),
        .O(mad_I_o_stream_TDATA_int_regslice[15]));
  (* SOFT_HLUTNM = "soft_lutpair749" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_789
       (.I0(B_V_data_1_payload_B[14]),
        .I1(B_V_data_1_payload_A[14]),
        .I2(B_V_data_1_sel),
        .O(mad_I_o_stream_TDATA_int_regslice[14]));
  (* SOFT_HLUTNM = "soft_lutpair748" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_791
       (.I0(B_V_data_1_payload_B[13]),
        .I1(B_V_data_1_payload_A[13]),
        .I2(B_V_data_1_sel),
        .O(mad_I_o_stream_TDATA_int_regslice[13]));
  (* SOFT_HLUTNM = "soft_lutpair748" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_793
       (.I0(B_V_data_1_payload_B[12]),
        .I1(B_V_data_1_payload_A[12]),
        .I2(B_V_data_1_sel),
        .O(mad_I_o_stream_TDATA_int_regslice[12]));
  (* SOFT_HLUTNM = "soft_lutpair747" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_795
       (.I0(B_V_data_1_payload_B[11]),
        .I1(B_V_data_1_payload_A[11]),
        .I2(B_V_data_1_sel),
        .O(mad_I_o_stream_TDATA_int_regslice[11]));
  (* SOFT_HLUTNM = "soft_lutpair747" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_797
       (.I0(B_V_data_1_payload_B[10]),
        .I1(B_V_data_1_payload_A[10]),
        .I2(B_V_data_1_sel),
        .O(mad_I_o_stream_TDATA_int_regslice[10]));
  (* SOFT_HLUTNM = "soft_lutpair746" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_799
       (.I0(B_V_data_1_payload_B[9]),
        .I1(B_V_data_1_payload_A[9]),
        .I2(B_V_data_1_sel),
        .O(mad_I_o_stream_TDATA_int_regslice[9]));
  (* SOFT_HLUTNM = "soft_lutpair746" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_801
       (.I0(B_V_data_1_payload_B[8]),
        .I1(B_V_data_1_payload_A[8]),
        .I2(B_V_data_1_sel),
        .O(mad_I_o_stream_TDATA_int_regslice[8]));
  (* SOFT_HLUTNM = "soft_lutpair745" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_803
       (.I0(B_V_data_1_payload_B[7]),
        .I1(B_V_data_1_payload_A[7]),
        .I2(B_V_data_1_sel),
        .O(mad_I_o_stream_TDATA_int_regslice[7]));
  (* SOFT_HLUTNM = "soft_lutpair745" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_805
       (.I0(B_V_data_1_payload_B[6]),
        .I1(B_V_data_1_payload_A[6]),
        .I2(B_V_data_1_sel),
        .O(mad_I_o_stream_TDATA_int_regslice[6]));
  (* SOFT_HLUTNM = "soft_lutpair744" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_807
       (.I0(B_V_data_1_payload_B[5]),
        .I1(B_V_data_1_payload_A[5]),
        .I2(B_V_data_1_sel),
        .O(mad_I_o_stream_TDATA_int_regslice[5]));
  (* SOFT_HLUTNM = "soft_lutpair744" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_809
       (.I0(B_V_data_1_payload_B[4]),
        .I1(B_V_data_1_payload_A[4]),
        .I2(B_V_data_1_sel),
        .O(mad_I_o_stream_TDATA_int_regslice[4]));
  (* SOFT_HLUTNM = "soft_lutpair743" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_811
       (.I0(B_V_data_1_payload_B[3]),
        .I1(B_V_data_1_payload_A[3]),
        .I2(B_V_data_1_sel),
        .O(mad_I_o_stream_TDATA_int_regslice[3]));
  (* SOFT_HLUTNM = "soft_lutpair743" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_813
       (.I0(B_V_data_1_payload_B[2]),
        .I1(B_V_data_1_payload_A[2]),
        .I2(B_V_data_1_sel),
        .O(mad_I_o_stream_TDATA_int_regslice[2]));
  (* SOFT_HLUTNM = "soft_lutpair742" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_815
       (.I0(B_V_data_1_payload_B[1]),
        .I1(B_V_data_1_payload_A[1]),
        .I2(B_V_data_1_sel),
        .O(mad_I_o_stream_TDATA_int_regslice[1]));
  (* SOFT_HLUTNM = "soft_lutpair742" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_817
       (.I0(B_V_data_1_payload_B[0]),
        .I1(B_V_data_1_payload_A[0]),
        .I2(B_V_data_1_sel),
        .O(mad_I_o_stream_TDATA_int_regslice[0]));
  (* SOFT_HLUTNM = "soft_lutpair773" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_819
       (.I0(B_V_data_1_payload_B[63]),
        .I1(B_V_data_1_payload_A[63]),
        .I2(B_V_data_1_sel),
        .O(mad_I_o_stream_TDATA_int_regslice[63]));
  (* SOFT_HLUTNM = "soft_lutpair773" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_821
       (.I0(B_V_data_1_payload_B[62]),
        .I1(B_V_data_1_payload_A[62]),
        .I2(B_V_data_1_sel),
        .O(mad_I_o_stream_TDATA_int_regslice[62]));
  (* SOFT_HLUTNM = "soft_lutpair772" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_823
       (.I0(B_V_data_1_payload_B[61]),
        .I1(B_V_data_1_payload_A[61]),
        .I2(B_V_data_1_sel),
        .O(mad_I_o_stream_TDATA_int_regslice[61]));
  (* SOFT_HLUTNM = "soft_lutpair772" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_825
       (.I0(B_V_data_1_payload_B[60]),
        .I1(B_V_data_1_payload_A[60]),
        .I2(B_V_data_1_sel),
        .O(mad_I_o_stream_TDATA_int_regslice[60]));
  (* SOFT_HLUTNM = "soft_lutpair771" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_827
       (.I0(B_V_data_1_payload_B[59]),
        .I1(B_V_data_1_payload_A[59]),
        .I2(B_V_data_1_sel),
        .O(mad_I_o_stream_TDATA_int_regslice[59]));
  (* SOFT_HLUTNM = "soft_lutpair771" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_829
       (.I0(B_V_data_1_payload_B[58]),
        .I1(B_V_data_1_payload_A[58]),
        .I2(B_V_data_1_sel),
        .O(mad_I_o_stream_TDATA_int_regslice[58]));
  (* SOFT_HLUTNM = "soft_lutpair770" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_831
       (.I0(B_V_data_1_payload_B[57]),
        .I1(B_V_data_1_payload_A[57]),
        .I2(B_V_data_1_sel),
        .O(mad_I_o_stream_TDATA_int_regslice[57]));
  (* SOFT_HLUTNM = "soft_lutpair770" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_833
       (.I0(B_V_data_1_payload_B[56]),
        .I1(B_V_data_1_payload_A[56]),
        .I2(B_V_data_1_sel),
        .O(mad_I_o_stream_TDATA_int_regslice[56]));
  (* SOFT_HLUTNM = "soft_lutpair769" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_835
       (.I0(B_V_data_1_payload_B[55]),
        .I1(B_V_data_1_payload_A[55]),
        .I2(B_V_data_1_sel),
        .O(mad_I_o_stream_TDATA_int_regslice[55]));
  (* SOFT_HLUTNM = "soft_lutpair769" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_837
       (.I0(B_V_data_1_payload_B[54]),
        .I1(B_V_data_1_payload_A[54]),
        .I2(B_V_data_1_sel),
        .O(mad_I_o_stream_TDATA_int_regslice[54]));
  (* SOFT_HLUTNM = "soft_lutpair768" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_839
       (.I0(B_V_data_1_payload_B[53]),
        .I1(B_V_data_1_payload_A[53]),
        .I2(B_V_data_1_sel),
        .O(mad_I_o_stream_TDATA_int_regslice[53]));
  (* SOFT_HLUTNM = "soft_lutpair768" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_841
       (.I0(B_V_data_1_payload_B[52]),
        .I1(B_V_data_1_payload_A[52]),
        .I2(B_V_data_1_sel),
        .O(mad_I_o_stream_TDATA_int_regslice[52]));
  (* SOFT_HLUTNM = "soft_lutpair767" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_843
       (.I0(B_V_data_1_payload_B[51]),
        .I1(B_V_data_1_payload_A[51]),
        .I2(B_V_data_1_sel),
        .O(mad_I_o_stream_TDATA_int_regslice[51]));
  (* SOFT_HLUTNM = "soft_lutpair767" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_845
       (.I0(B_V_data_1_payload_B[50]),
        .I1(B_V_data_1_payload_A[50]),
        .I2(B_V_data_1_sel),
        .O(mad_I_o_stream_TDATA_int_regslice[50]));
  (* SOFT_HLUTNM = "soft_lutpair766" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_847
       (.I0(B_V_data_1_payload_B[49]),
        .I1(B_V_data_1_payload_A[49]),
        .I2(B_V_data_1_sel),
        .O(mad_I_o_stream_TDATA_int_regslice[49]));
  (* SOFT_HLUTNM = "soft_lutpair766" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_849
       (.I0(B_V_data_1_payload_B[48]),
        .I1(B_V_data_1_payload_A[48]),
        .I2(B_V_data_1_sel),
        .O(mad_I_o_stream_TDATA_int_regslice[48]));
  (* SOFT_HLUTNM = "soft_lutpair765" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_851
       (.I0(B_V_data_1_payload_B[47]),
        .I1(B_V_data_1_payload_A[47]),
        .I2(B_V_data_1_sel),
        .O(mad_I_o_stream_TDATA_int_regslice[47]));
  (* SOFT_HLUTNM = "soft_lutpair765" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_853
       (.I0(B_V_data_1_payload_B[46]),
        .I1(B_V_data_1_payload_A[46]),
        .I2(B_V_data_1_sel),
        .O(mad_I_o_stream_TDATA_int_regslice[46]));
  (* SOFT_HLUTNM = "soft_lutpair764" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_855
       (.I0(B_V_data_1_payload_B[45]),
        .I1(B_V_data_1_payload_A[45]),
        .I2(B_V_data_1_sel),
        .O(mad_I_o_stream_TDATA_int_regslice[45]));
  (* SOFT_HLUTNM = "soft_lutpair764" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_857
       (.I0(B_V_data_1_payload_B[44]),
        .I1(B_V_data_1_payload_A[44]),
        .I2(B_V_data_1_sel),
        .O(mad_I_o_stream_TDATA_int_regslice[44]));
  (* SOFT_HLUTNM = "soft_lutpair763" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_859
       (.I0(B_V_data_1_payload_B[43]),
        .I1(B_V_data_1_payload_A[43]),
        .I2(B_V_data_1_sel),
        .O(mad_I_o_stream_TDATA_int_regslice[43]));
  (* SOFT_HLUTNM = "soft_lutpair763" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_861
       (.I0(B_V_data_1_payload_B[42]),
        .I1(B_V_data_1_payload_A[42]),
        .I2(B_V_data_1_sel),
        .O(mad_I_o_stream_TDATA_int_regslice[42]));
  (* SOFT_HLUTNM = "soft_lutpair762" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_863
       (.I0(B_V_data_1_payload_B[41]),
        .I1(B_V_data_1_payload_A[41]),
        .I2(B_V_data_1_sel),
        .O(mad_I_o_stream_TDATA_int_regslice[41]));
  (* SOFT_HLUTNM = "soft_lutpair762" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_865
       (.I0(B_V_data_1_payload_B[40]),
        .I1(B_V_data_1_payload_A[40]),
        .I2(B_V_data_1_sel),
        .O(mad_I_o_stream_TDATA_int_regslice[40]));
  (* SOFT_HLUTNM = "soft_lutpair761" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_867
       (.I0(B_V_data_1_payload_B[39]),
        .I1(B_V_data_1_payload_A[39]),
        .I2(B_V_data_1_sel),
        .O(mad_I_o_stream_TDATA_int_regslice[39]));
  (* SOFT_HLUTNM = "soft_lutpair761" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_869
       (.I0(B_V_data_1_payload_B[38]),
        .I1(B_V_data_1_payload_A[38]),
        .I2(B_V_data_1_sel),
        .O(mad_I_o_stream_TDATA_int_regslice[38]));
  (* SOFT_HLUTNM = "soft_lutpair760" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_871
       (.I0(B_V_data_1_payload_B[37]),
        .I1(B_V_data_1_payload_A[37]),
        .I2(B_V_data_1_sel),
        .O(mad_I_o_stream_TDATA_int_regslice[37]));
  (* SOFT_HLUTNM = "soft_lutpair760" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_873
       (.I0(B_V_data_1_payload_B[36]),
        .I1(B_V_data_1_payload_A[36]),
        .I2(B_V_data_1_sel),
        .O(mad_I_o_stream_TDATA_int_regslice[36]));
  (* SOFT_HLUTNM = "soft_lutpair759" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_875
       (.I0(B_V_data_1_payload_B[35]),
        .I1(B_V_data_1_payload_A[35]),
        .I2(B_V_data_1_sel),
        .O(mad_I_o_stream_TDATA_int_regslice[35]));
  (* SOFT_HLUTNM = "soft_lutpair759" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_877
       (.I0(B_V_data_1_payload_B[34]),
        .I1(B_V_data_1_payload_A[34]),
        .I2(B_V_data_1_sel),
        .O(mad_I_o_stream_TDATA_int_regslice[34]));
  (* SOFT_HLUTNM = "soft_lutpair758" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_879
       (.I0(B_V_data_1_payload_B[33]),
        .I1(B_V_data_1_payload_A[33]),
        .I2(B_V_data_1_sel),
        .O(mad_I_o_stream_TDATA_int_regslice[33]));
  (* SOFT_HLUTNM = "soft_lutpair758" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_881
       (.I0(B_V_data_1_payload_B[32]),
        .I1(B_V_data_1_payload_A[32]),
        .I2(B_V_data_1_sel),
        .O(mad_I_o_stream_TDATA_int_regslice[32]));
endmodule

(* ORIG_REF_NAME = "mem_write_top_rfi_C_regslice_both" *) 
module design_1_mem_write_top_rfi_C_0_0_mem_write_top_rfi_C_regslice_both_4
   (B_V_data_1_sel_rd_reg_0,
    B_V_data_1_sel_rd_reg_1,
    B_V_data_1_sel_rd_reg_2,
    B_V_data_1_sel_rd_reg_3,
    B_V_data_1_sel_rd_reg_4,
    B_V_data_1_sel_rd_reg_5,
    B_V_data_1_sel_rd_reg_6,
    B_V_data_1_sel_rd_reg_7,
    B_V_data_1_sel_rd_reg_8,
    B_V_data_1_sel_rd_reg_9,
    B_V_data_1_sel_rd_reg_10,
    B_V_data_1_sel_rd_reg_11,
    B_V_data_1_sel_rd_reg_12,
    B_V_data_1_sel_rd_reg_13,
    B_V_data_1_sel_rd_reg_14,
    B_V_data_1_sel_rd_reg_15,
    B_V_data_1_sel_rd_reg_16,
    B_V_data_1_sel_rd_reg_17,
    B_V_data_1_sel_rd_reg_18,
    B_V_data_1_sel_rd_reg_19,
    B_V_data_1_sel_rd_reg_20,
    B_V_data_1_sel_rd_reg_21,
    B_V_data_1_sel_rd_reg_22,
    B_V_data_1_sel_rd_reg_23,
    B_V_data_1_sel_rd_reg_24,
    B_V_data_1_sel_rd_reg_25,
    B_V_data_1_sel_rd_reg_26,
    B_V_data_1_sel_rd_reg_27,
    B_V_data_1_sel_rd_reg_28,
    B_V_data_1_sel_rd_reg_29,
    B_V_data_1_sel_rd_reg_30,
    B_V_data_1_sel_rd_reg_31,
    B_V_data_1_sel_rd_reg_32,
    B_V_data_1_sel_rd_reg_33,
    B_V_data_1_sel_rd_reg_34,
    B_V_data_1_sel_rd_reg_35,
    B_V_data_1_sel_rd_reg_36,
    B_V_data_1_sel_rd_reg_37,
    B_V_data_1_sel_rd_reg_38,
    B_V_data_1_sel_rd_reg_39,
    B_V_data_1_sel_rd_reg_40,
    B_V_data_1_sel_rd_reg_41,
    B_V_data_1_sel_rd_reg_42,
    B_V_data_1_sel_rd_reg_43,
    B_V_data_1_sel_rd_reg_44,
    B_V_data_1_sel_rd_reg_45,
    B_V_data_1_sel_rd_reg_46,
    B_V_data_1_sel_rd_reg_47,
    B_V_data_1_sel_rd_reg_48,
    B_V_data_1_sel_rd_reg_49,
    B_V_data_1_sel_rd_reg_50,
    B_V_data_1_sel_rd_reg_51,
    B_V_data_1_sel_rd_reg_52,
    B_V_data_1_sel_rd_reg_53,
    B_V_data_1_sel_rd_reg_54,
    B_V_data_1_sel_rd_reg_55,
    B_V_data_1_sel_rd_reg_56,
    B_V_data_1_sel_rd_reg_57,
    B_V_data_1_sel_rd_reg_58,
    B_V_data_1_sel_rd_reg_59,
    B_V_data_1_sel_rd_reg_60,
    B_V_data_1_sel_rd_reg_61,
    B_V_data_1_sel_rd_reg_62,
    B_V_data_1_sel_rd_reg_63,
    ap_enable_reg_pp0_iter0_reg,
    mad_R_o_stream_TVALID_int_regslice,
    ack_in,
    \q_tmp_reg[0] ,
    \q_tmp_reg[0]_0 ,
    \q_tmp_reg[0]_1 ,
    \q_tmp_reg[1] ,
    \q_tmp_reg[2] ,
    \q_tmp_reg[3] ,
    \q_tmp_reg[4] ,
    \q_tmp_reg[5] ,
    \q_tmp_reg[6] ,
    \q_tmp_reg[7] ,
    \q_tmp_reg[8] ,
    \q_tmp_reg[9] ,
    \q_tmp_reg[10] ,
    \q_tmp_reg[11] ,
    \q_tmp_reg[12] ,
    \q_tmp_reg[13] ,
    \q_tmp_reg[14] ,
    \q_tmp_reg[15] ,
    \q_tmp_reg[16] ,
    \q_tmp_reg[17] ,
    \q_tmp_reg[18] ,
    \q_tmp_reg[19] ,
    \q_tmp_reg[20] ,
    \q_tmp_reg[21] ,
    \q_tmp_reg[22] ,
    \q_tmp_reg[23] ,
    \q_tmp_reg[24] ,
    \q_tmp_reg[25] ,
    \q_tmp_reg[26] ,
    \q_tmp_reg[27] ,
    \q_tmp_reg[28] ,
    \q_tmp_reg[29] ,
    \q_tmp_reg[30] ,
    \q_tmp_reg[31] ,
    \q_tmp_reg[32] ,
    \q_tmp_reg[33] ,
    \q_tmp_reg[34] ,
    \q_tmp_reg[35] ,
    \q_tmp_reg[36] ,
    \q_tmp_reg[37] ,
    \q_tmp_reg[38] ,
    \q_tmp_reg[39] ,
    \q_tmp_reg[40] ,
    \q_tmp_reg[41] ,
    \q_tmp_reg[42] ,
    \q_tmp_reg[43] ,
    \q_tmp_reg[44] ,
    \q_tmp_reg[45] ,
    \q_tmp_reg[46] ,
    \q_tmp_reg[47] ,
    \q_tmp_reg[48] ,
    \q_tmp_reg[49] ,
    \q_tmp_reg[50] ,
    \q_tmp_reg[51] ,
    \q_tmp_reg[52] ,
    \q_tmp_reg[53] ,
    \q_tmp_reg[54] ,
    \q_tmp_reg[55] ,
    \q_tmp_reg[56] ,
    \q_tmp_reg[57] ,
    \q_tmp_reg[58] ,
    \q_tmp_reg[59] ,
    \q_tmp_reg[60] ,
    \q_tmp_reg[61] ,
    \q_tmp_reg[62] ,
    \q_tmp_reg[63] ,
    ap_enable_reg_pp0_iter0,
    and_ln58_2_reg_2148,
    mad_R_o_stream_TREADY_int_regslice,
    mad_R_o_stream_TVALID,
    SR,
    ap_clk,
    mad_R_o_stream_TDATA,
    ap_rst_n);
  output B_V_data_1_sel_rd_reg_0;
  output B_V_data_1_sel_rd_reg_1;
  output B_V_data_1_sel_rd_reg_2;
  output B_V_data_1_sel_rd_reg_3;
  output B_V_data_1_sel_rd_reg_4;
  output B_V_data_1_sel_rd_reg_5;
  output B_V_data_1_sel_rd_reg_6;
  output B_V_data_1_sel_rd_reg_7;
  output B_V_data_1_sel_rd_reg_8;
  output B_V_data_1_sel_rd_reg_9;
  output B_V_data_1_sel_rd_reg_10;
  output B_V_data_1_sel_rd_reg_11;
  output B_V_data_1_sel_rd_reg_12;
  output B_V_data_1_sel_rd_reg_13;
  output B_V_data_1_sel_rd_reg_14;
  output B_V_data_1_sel_rd_reg_15;
  output B_V_data_1_sel_rd_reg_16;
  output B_V_data_1_sel_rd_reg_17;
  output B_V_data_1_sel_rd_reg_18;
  output B_V_data_1_sel_rd_reg_19;
  output B_V_data_1_sel_rd_reg_20;
  output B_V_data_1_sel_rd_reg_21;
  output B_V_data_1_sel_rd_reg_22;
  output B_V_data_1_sel_rd_reg_23;
  output B_V_data_1_sel_rd_reg_24;
  output B_V_data_1_sel_rd_reg_25;
  output B_V_data_1_sel_rd_reg_26;
  output B_V_data_1_sel_rd_reg_27;
  output B_V_data_1_sel_rd_reg_28;
  output B_V_data_1_sel_rd_reg_29;
  output B_V_data_1_sel_rd_reg_30;
  output B_V_data_1_sel_rd_reg_31;
  output B_V_data_1_sel_rd_reg_32;
  output B_V_data_1_sel_rd_reg_33;
  output B_V_data_1_sel_rd_reg_34;
  output B_V_data_1_sel_rd_reg_35;
  output B_V_data_1_sel_rd_reg_36;
  output B_V_data_1_sel_rd_reg_37;
  output B_V_data_1_sel_rd_reg_38;
  output B_V_data_1_sel_rd_reg_39;
  output B_V_data_1_sel_rd_reg_40;
  output B_V_data_1_sel_rd_reg_41;
  output B_V_data_1_sel_rd_reg_42;
  output B_V_data_1_sel_rd_reg_43;
  output B_V_data_1_sel_rd_reg_44;
  output B_V_data_1_sel_rd_reg_45;
  output B_V_data_1_sel_rd_reg_46;
  output B_V_data_1_sel_rd_reg_47;
  output B_V_data_1_sel_rd_reg_48;
  output B_V_data_1_sel_rd_reg_49;
  output B_V_data_1_sel_rd_reg_50;
  output B_V_data_1_sel_rd_reg_51;
  output B_V_data_1_sel_rd_reg_52;
  output B_V_data_1_sel_rd_reg_53;
  output B_V_data_1_sel_rd_reg_54;
  output B_V_data_1_sel_rd_reg_55;
  output B_V_data_1_sel_rd_reg_56;
  output B_V_data_1_sel_rd_reg_57;
  output B_V_data_1_sel_rd_reg_58;
  output B_V_data_1_sel_rd_reg_59;
  output B_V_data_1_sel_rd_reg_60;
  output B_V_data_1_sel_rd_reg_61;
  output B_V_data_1_sel_rd_reg_62;
  output B_V_data_1_sel_rd_reg_63;
  output ap_enable_reg_pp0_iter0_reg;
  output mad_R_o_stream_TVALID_int_regslice;
  output ack_in;
  input \q_tmp_reg[0] ;
  input \q_tmp_reg[0]_0 ;
  input \q_tmp_reg[0]_1 ;
  input \q_tmp_reg[1] ;
  input \q_tmp_reg[2] ;
  input \q_tmp_reg[3] ;
  input \q_tmp_reg[4] ;
  input \q_tmp_reg[5] ;
  input \q_tmp_reg[6] ;
  input \q_tmp_reg[7] ;
  input \q_tmp_reg[8] ;
  input \q_tmp_reg[9] ;
  input \q_tmp_reg[10] ;
  input \q_tmp_reg[11] ;
  input \q_tmp_reg[12] ;
  input \q_tmp_reg[13] ;
  input \q_tmp_reg[14] ;
  input \q_tmp_reg[15] ;
  input \q_tmp_reg[16] ;
  input \q_tmp_reg[17] ;
  input \q_tmp_reg[18] ;
  input \q_tmp_reg[19] ;
  input \q_tmp_reg[20] ;
  input \q_tmp_reg[21] ;
  input \q_tmp_reg[22] ;
  input \q_tmp_reg[23] ;
  input \q_tmp_reg[24] ;
  input \q_tmp_reg[25] ;
  input \q_tmp_reg[26] ;
  input \q_tmp_reg[27] ;
  input \q_tmp_reg[28] ;
  input \q_tmp_reg[29] ;
  input \q_tmp_reg[30] ;
  input \q_tmp_reg[31] ;
  input \q_tmp_reg[32] ;
  input \q_tmp_reg[33] ;
  input \q_tmp_reg[34] ;
  input \q_tmp_reg[35] ;
  input \q_tmp_reg[36] ;
  input \q_tmp_reg[37] ;
  input \q_tmp_reg[38] ;
  input \q_tmp_reg[39] ;
  input \q_tmp_reg[40] ;
  input \q_tmp_reg[41] ;
  input \q_tmp_reg[42] ;
  input \q_tmp_reg[43] ;
  input \q_tmp_reg[44] ;
  input \q_tmp_reg[45] ;
  input \q_tmp_reg[46] ;
  input \q_tmp_reg[47] ;
  input \q_tmp_reg[48] ;
  input \q_tmp_reg[49] ;
  input \q_tmp_reg[50] ;
  input \q_tmp_reg[51] ;
  input \q_tmp_reg[52] ;
  input \q_tmp_reg[53] ;
  input \q_tmp_reg[54] ;
  input \q_tmp_reg[55] ;
  input \q_tmp_reg[56] ;
  input \q_tmp_reg[57] ;
  input \q_tmp_reg[58] ;
  input \q_tmp_reg[59] ;
  input \q_tmp_reg[60] ;
  input \q_tmp_reg[61] ;
  input \q_tmp_reg[62] ;
  input \q_tmp_reg[63] ;
  input ap_enable_reg_pp0_iter0;
  input and_ln58_2_reg_2148;
  input mad_R_o_stream_TREADY_int_regslice;
  input mad_R_o_stream_TVALID;
  input [0:0]SR;
  input ap_clk;
  input [63:0]mad_R_o_stream_TDATA;
  input ap_rst_n;

  wire B_V_data_1_load_B;
  wire [63:0]B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[63]_i_1__1_n_0 ;
  wire [63:0]B_V_data_1_payload_B;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__1_n_0;
  wire B_V_data_1_sel_rd_reg_0;
  wire B_V_data_1_sel_rd_reg_1;
  wire B_V_data_1_sel_rd_reg_10;
  wire B_V_data_1_sel_rd_reg_11;
  wire B_V_data_1_sel_rd_reg_12;
  wire B_V_data_1_sel_rd_reg_13;
  wire B_V_data_1_sel_rd_reg_14;
  wire B_V_data_1_sel_rd_reg_15;
  wire B_V_data_1_sel_rd_reg_16;
  wire B_V_data_1_sel_rd_reg_17;
  wire B_V_data_1_sel_rd_reg_18;
  wire B_V_data_1_sel_rd_reg_19;
  wire B_V_data_1_sel_rd_reg_2;
  wire B_V_data_1_sel_rd_reg_20;
  wire B_V_data_1_sel_rd_reg_21;
  wire B_V_data_1_sel_rd_reg_22;
  wire B_V_data_1_sel_rd_reg_23;
  wire B_V_data_1_sel_rd_reg_24;
  wire B_V_data_1_sel_rd_reg_25;
  wire B_V_data_1_sel_rd_reg_26;
  wire B_V_data_1_sel_rd_reg_27;
  wire B_V_data_1_sel_rd_reg_28;
  wire B_V_data_1_sel_rd_reg_29;
  wire B_V_data_1_sel_rd_reg_3;
  wire B_V_data_1_sel_rd_reg_30;
  wire B_V_data_1_sel_rd_reg_31;
  wire B_V_data_1_sel_rd_reg_32;
  wire B_V_data_1_sel_rd_reg_33;
  wire B_V_data_1_sel_rd_reg_34;
  wire B_V_data_1_sel_rd_reg_35;
  wire B_V_data_1_sel_rd_reg_36;
  wire B_V_data_1_sel_rd_reg_37;
  wire B_V_data_1_sel_rd_reg_38;
  wire B_V_data_1_sel_rd_reg_39;
  wire B_V_data_1_sel_rd_reg_4;
  wire B_V_data_1_sel_rd_reg_40;
  wire B_V_data_1_sel_rd_reg_41;
  wire B_V_data_1_sel_rd_reg_42;
  wire B_V_data_1_sel_rd_reg_43;
  wire B_V_data_1_sel_rd_reg_44;
  wire B_V_data_1_sel_rd_reg_45;
  wire B_V_data_1_sel_rd_reg_46;
  wire B_V_data_1_sel_rd_reg_47;
  wire B_V_data_1_sel_rd_reg_48;
  wire B_V_data_1_sel_rd_reg_49;
  wire B_V_data_1_sel_rd_reg_5;
  wire B_V_data_1_sel_rd_reg_50;
  wire B_V_data_1_sel_rd_reg_51;
  wire B_V_data_1_sel_rd_reg_52;
  wire B_V_data_1_sel_rd_reg_53;
  wire B_V_data_1_sel_rd_reg_54;
  wire B_V_data_1_sel_rd_reg_55;
  wire B_V_data_1_sel_rd_reg_56;
  wire B_V_data_1_sel_rd_reg_57;
  wire B_V_data_1_sel_rd_reg_58;
  wire B_V_data_1_sel_rd_reg_59;
  wire B_V_data_1_sel_rd_reg_6;
  wire B_V_data_1_sel_rd_reg_60;
  wire B_V_data_1_sel_rd_reg_61;
  wire B_V_data_1_sel_rd_reg_62;
  wire B_V_data_1_sel_rd_reg_63;
  wire B_V_data_1_sel_rd_reg_7;
  wire B_V_data_1_sel_rd_reg_8;
  wire B_V_data_1_sel_rd_reg_9;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__1_n_0;
  wire \B_V_data_1_state[0]_i_1__1_n_0 ;
  wire \B_V_data_1_state[1]_i_1__1_n_0 ;
  wire [0:0]SR;
  wire ack_in;
  wire and_ln58_2_reg_2148;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_rst_n;
  wire [63:0]mad_R_o_stream_TDATA;
  wire mad_R_o_stream_TREADY_int_regslice;
  wire mad_R_o_stream_TVALID;
  wire mad_R_o_stream_TVALID_int_regslice;
  wire \q_tmp_reg[0] ;
  wire \q_tmp_reg[0]_0 ;
  wire \q_tmp_reg[0]_1 ;
  wire \q_tmp_reg[10] ;
  wire \q_tmp_reg[11] ;
  wire \q_tmp_reg[12] ;
  wire \q_tmp_reg[13] ;
  wire \q_tmp_reg[14] ;
  wire \q_tmp_reg[15] ;
  wire \q_tmp_reg[16] ;
  wire \q_tmp_reg[17] ;
  wire \q_tmp_reg[18] ;
  wire \q_tmp_reg[19] ;
  wire \q_tmp_reg[1] ;
  wire \q_tmp_reg[20] ;
  wire \q_tmp_reg[21] ;
  wire \q_tmp_reg[22] ;
  wire \q_tmp_reg[23] ;
  wire \q_tmp_reg[24] ;
  wire \q_tmp_reg[25] ;
  wire \q_tmp_reg[26] ;
  wire \q_tmp_reg[27] ;
  wire \q_tmp_reg[28] ;
  wire \q_tmp_reg[29] ;
  wire \q_tmp_reg[2] ;
  wire \q_tmp_reg[30] ;
  wire \q_tmp_reg[31] ;
  wire \q_tmp_reg[32] ;
  wire \q_tmp_reg[33] ;
  wire \q_tmp_reg[34] ;
  wire \q_tmp_reg[35] ;
  wire \q_tmp_reg[36] ;
  wire \q_tmp_reg[37] ;
  wire \q_tmp_reg[38] ;
  wire \q_tmp_reg[39] ;
  wire \q_tmp_reg[3] ;
  wire \q_tmp_reg[40] ;
  wire \q_tmp_reg[41] ;
  wire \q_tmp_reg[42] ;
  wire \q_tmp_reg[43] ;
  wire \q_tmp_reg[44] ;
  wire \q_tmp_reg[45] ;
  wire \q_tmp_reg[46] ;
  wire \q_tmp_reg[47] ;
  wire \q_tmp_reg[48] ;
  wire \q_tmp_reg[49] ;
  wire \q_tmp_reg[4] ;
  wire \q_tmp_reg[50] ;
  wire \q_tmp_reg[51] ;
  wire \q_tmp_reg[52] ;
  wire \q_tmp_reg[53] ;
  wire \q_tmp_reg[54] ;
  wire \q_tmp_reg[55] ;
  wire \q_tmp_reg[56] ;
  wire \q_tmp_reg[57] ;
  wire \q_tmp_reg[58] ;
  wire \q_tmp_reg[59] ;
  wire \q_tmp_reg[5] ;
  wire \q_tmp_reg[60] ;
  wire \q_tmp_reg[61] ;
  wire \q_tmp_reg[62] ;
  wire \q_tmp_reg[63] ;
  wire \q_tmp_reg[6] ;
  wire \q_tmp_reg[7] ;
  wire \q_tmp_reg[8] ;
  wire \q_tmp_reg[9] ;

  LUT3 #(
    .INIT(8'h0D)) 
    \B_V_data_1_payload_A[63]_i_1__1 
       (.I0(mad_R_o_stream_TVALID_int_regslice),
        .I1(ack_in),
        .I2(B_V_data_1_sel_wr),
        .O(\B_V_data_1_payload_A[63]_i_1__1_n_0 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__1_n_0 ),
        .D(mad_R_o_stream_TDATA[0]),
        .Q(B_V_data_1_payload_A[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__1_n_0 ),
        .D(mad_R_o_stream_TDATA[10]),
        .Q(B_V_data_1_payload_A[10]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__1_n_0 ),
        .D(mad_R_o_stream_TDATA[11]),
        .Q(B_V_data_1_payload_A[11]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__1_n_0 ),
        .D(mad_R_o_stream_TDATA[12]),
        .Q(B_V_data_1_payload_A[12]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__1_n_0 ),
        .D(mad_R_o_stream_TDATA[13]),
        .Q(B_V_data_1_payload_A[13]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__1_n_0 ),
        .D(mad_R_o_stream_TDATA[14]),
        .Q(B_V_data_1_payload_A[14]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__1_n_0 ),
        .D(mad_R_o_stream_TDATA[15]),
        .Q(B_V_data_1_payload_A[15]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[16] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__1_n_0 ),
        .D(mad_R_o_stream_TDATA[16]),
        .Q(B_V_data_1_payload_A[16]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[17] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__1_n_0 ),
        .D(mad_R_o_stream_TDATA[17]),
        .Q(B_V_data_1_payload_A[17]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[18] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__1_n_0 ),
        .D(mad_R_o_stream_TDATA[18]),
        .Q(B_V_data_1_payload_A[18]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[19] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__1_n_0 ),
        .D(mad_R_o_stream_TDATA[19]),
        .Q(B_V_data_1_payload_A[19]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__1_n_0 ),
        .D(mad_R_o_stream_TDATA[1]),
        .Q(B_V_data_1_payload_A[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[20] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__1_n_0 ),
        .D(mad_R_o_stream_TDATA[20]),
        .Q(B_V_data_1_payload_A[20]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[21] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__1_n_0 ),
        .D(mad_R_o_stream_TDATA[21]),
        .Q(B_V_data_1_payload_A[21]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[22] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__1_n_0 ),
        .D(mad_R_o_stream_TDATA[22]),
        .Q(B_V_data_1_payload_A[22]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[23] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__1_n_0 ),
        .D(mad_R_o_stream_TDATA[23]),
        .Q(B_V_data_1_payload_A[23]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[24] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__1_n_0 ),
        .D(mad_R_o_stream_TDATA[24]),
        .Q(B_V_data_1_payload_A[24]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[25] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__1_n_0 ),
        .D(mad_R_o_stream_TDATA[25]),
        .Q(B_V_data_1_payload_A[25]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[26] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__1_n_0 ),
        .D(mad_R_o_stream_TDATA[26]),
        .Q(B_V_data_1_payload_A[26]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[27] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__1_n_0 ),
        .D(mad_R_o_stream_TDATA[27]),
        .Q(B_V_data_1_payload_A[27]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[28] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__1_n_0 ),
        .D(mad_R_o_stream_TDATA[28]),
        .Q(B_V_data_1_payload_A[28]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[29] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__1_n_0 ),
        .D(mad_R_o_stream_TDATA[29]),
        .Q(B_V_data_1_payload_A[29]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__1_n_0 ),
        .D(mad_R_o_stream_TDATA[2]),
        .Q(B_V_data_1_payload_A[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[30] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__1_n_0 ),
        .D(mad_R_o_stream_TDATA[30]),
        .Q(B_V_data_1_payload_A[30]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[31] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__1_n_0 ),
        .D(mad_R_o_stream_TDATA[31]),
        .Q(B_V_data_1_payload_A[31]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[32] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__1_n_0 ),
        .D(mad_R_o_stream_TDATA[32]),
        .Q(B_V_data_1_payload_A[32]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[33] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__1_n_0 ),
        .D(mad_R_o_stream_TDATA[33]),
        .Q(B_V_data_1_payload_A[33]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[34] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__1_n_0 ),
        .D(mad_R_o_stream_TDATA[34]),
        .Q(B_V_data_1_payload_A[34]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[35] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__1_n_0 ),
        .D(mad_R_o_stream_TDATA[35]),
        .Q(B_V_data_1_payload_A[35]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[36] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__1_n_0 ),
        .D(mad_R_o_stream_TDATA[36]),
        .Q(B_V_data_1_payload_A[36]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[37] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__1_n_0 ),
        .D(mad_R_o_stream_TDATA[37]),
        .Q(B_V_data_1_payload_A[37]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[38] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__1_n_0 ),
        .D(mad_R_o_stream_TDATA[38]),
        .Q(B_V_data_1_payload_A[38]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[39] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__1_n_0 ),
        .D(mad_R_o_stream_TDATA[39]),
        .Q(B_V_data_1_payload_A[39]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__1_n_0 ),
        .D(mad_R_o_stream_TDATA[3]),
        .Q(B_V_data_1_payload_A[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[40] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__1_n_0 ),
        .D(mad_R_o_stream_TDATA[40]),
        .Q(B_V_data_1_payload_A[40]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[41] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__1_n_0 ),
        .D(mad_R_o_stream_TDATA[41]),
        .Q(B_V_data_1_payload_A[41]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[42] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__1_n_0 ),
        .D(mad_R_o_stream_TDATA[42]),
        .Q(B_V_data_1_payload_A[42]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[43] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__1_n_0 ),
        .D(mad_R_o_stream_TDATA[43]),
        .Q(B_V_data_1_payload_A[43]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[44] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__1_n_0 ),
        .D(mad_R_o_stream_TDATA[44]),
        .Q(B_V_data_1_payload_A[44]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[45] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__1_n_0 ),
        .D(mad_R_o_stream_TDATA[45]),
        .Q(B_V_data_1_payload_A[45]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[46] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__1_n_0 ),
        .D(mad_R_o_stream_TDATA[46]),
        .Q(B_V_data_1_payload_A[46]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[47] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__1_n_0 ),
        .D(mad_R_o_stream_TDATA[47]),
        .Q(B_V_data_1_payload_A[47]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[48] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__1_n_0 ),
        .D(mad_R_o_stream_TDATA[48]),
        .Q(B_V_data_1_payload_A[48]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[49] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__1_n_0 ),
        .D(mad_R_o_stream_TDATA[49]),
        .Q(B_V_data_1_payload_A[49]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__1_n_0 ),
        .D(mad_R_o_stream_TDATA[4]),
        .Q(B_V_data_1_payload_A[4]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[50] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__1_n_0 ),
        .D(mad_R_o_stream_TDATA[50]),
        .Q(B_V_data_1_payload_A[50]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[51] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__1_n_0 ),
        .D(mad_R_o_stream_TDATA[51]),
        .Q(B_V_data_1_payload_A[51]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[52] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__1_n_0 ),
        .D(mad_R_o_stream_TDATA[52]),
        .Q(B_V_data_1_payload_A[52]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[53] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__1_n_0 ),
        .D(mad_R_o_stream_TDATA[53]),
        .Q(B_V_data_1_payload_A[53]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[54] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__1_n_0 ),
        .D(mad_R_o_stream_TDATA[54]),
        .Q(B_V_data_1_payload_A[54]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[55] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__1_n_0 ),
        .D(mad_R_o_stream_TDATA[55]),
        .Q(B_V_data_1_payload_A[55]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[56] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__1_n_0 ),
        .D(mad_R_o_stream_TDATA[56]),
        .Q(B_V_data_1_payload_A[56]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[57] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__1_n_0 ),
        .D(mad_R_o_stream_TDATA[57]),
        .Q(B_V_data_1_payload_A[57]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[58] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__1_n_0 ),
        .D(mad_R_o_stream_TDATA[58]),
        .Q(B_V_data_1_payload_A[58]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[59] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__1_n_0 ),
        .D(mad_R_o_stream_TDATA[59]),
        .Q(B_V_data_1_payload_A[59]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__1_n_0 ),
        .D(mad_R_o_stream_TDATA[5]),
        .Q(B_V_data_1_payload_A[5]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[60] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__1_n_0 ),
        .D(mad_R_o_stream_TDATA[60]),
        .Q(B_V_data_1_payload_A[60]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[61] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__1_n_0 ),
        .D(mad_R_o_stream_TDATA[61]),
        .Q(B_V_data_1_payload_A[61]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[62] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__1_n_0 ),
        .D(mad_R_o_stream_TDATA[62]),
        .Q(B_V_data_1_payload_A[62]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[63] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__1_n_0 ),
        .D(mad_R_o_stream_TDATA[63]),
        .Q(B_V_data_1_payload_A[63]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__1_n_0 ),
        .D(mad_R_o_stream_TDATA[6]),
        .Q(B_V_data_1_payload_A[6]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__1_n_0 ),
        .D(mad_R_o_stream_TDATA[7]),
        .Q(B_V_data_1_payload_A[7]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__1_n_0 ),
        .D(mad_R_o_stream_TDATA[8]),
        .Q(B_V_data_1_payload_A[8]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__1_n_0 ),
        .D(mad_R_o_stream_TDATA[9]),
        .Q(B_V_data_1_payload_A[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hA2)) 
    \B_V_data_1_payload_B[63]_i_1__1 
       (.I0(B_V_data_1_sel_wr),
        .I1(mad_R_o_stream_TVALID_int_regslice),
        .I2(ack_in),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(mad_R_o_stream_TDATA[0]),
        .Q(B_V_data_1_payload_B[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(mad_R_o_stream_TDATA[10]),
        .Q(B_V_data_1_payload_B[10]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(mad_R_o_stream_TDATA[11]),
        .Q(B_V_data_1_payload_B[11]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(mad_R_o_stream_TDATA[12]),
        .Q(B_V_data_1_payload_B[12]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(mad_R_o_stream_TDATA[13]),
        .Q(B_V_data_1_payload_B[13]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(mad_R_o_stream_TDATA[14]),
        .Q(B_V_data_1_payload_B[14]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(mad_R_o_stream_TDATA[15]),
        .Q(B_V_data_1_payload_B[15]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(mad_R_o_stream_TDATA[16]),
        .Q(B_V_data_1_payload_B[16]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(mad_R_o_stream_TDATA[17]),
        .Q(B_V_data_1_payload_B[17]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(mad_R_o_stream_TDATA[18]),
        .Q(B_V_data_1_payload_B[18]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(mad_R_o_stream_TDATA[19]),
        .Q(B_V_data_1_payload_B[19]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(mad_R_o_stream_TDATA[1]),
        .Q(B_V_data_1_payload_B[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(mad_R_o_stream_TDATA[20]),
        .Q(B_V_data_1_payload_B[20]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(mad_R_o_stream_TDATA[21]),
        .Q(B_V_data_1_payload_B[21]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(mad_R_o_stream_TDATA[22]),
        .Q(B_V_data_1_payload_B[22]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(mad_R_o_stream_TDATA[23]),
        .Q(B_V_data_1_payload_B[23]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[24] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(mad_R_o_stream_TDATA[24]),
        .Q(B_V_data_1_payload_B[24]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[25] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(mad_R_o_stream_TDATA[25]),
        .Q(B_V_data_1_payload_B[25]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[26] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(mad_R_o_stream_TDATA[26]),
        .Q(B_V_data_1_payload_B[26]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[27] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(mad_R_o_stream_TDATA[27]),
        .Q(B_V_data_1_payload_B[27]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[28] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(mad_R_o_stream_TDATA[28]),
        .Q(B_V_data_1_payload_B[28]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[29] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(mad_R_o_stream_TDATA[29]),
        .Q(B_V_data_1_payload_B[29]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(mad_R_o_stream_TDATA[2]),
        .Q(B_V_data_1_payload_B[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[30] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(mad_R_o_stream_TDATA[30]),
        .Q(B_V_data_1_payload_B[30]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[31] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(mad_R_o_stream_TDATA[31]),
        .Q(B_V_data_1_payload_B[31]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[32] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(mad_R_o_stream_TDATA[32]),
        .Q(B_V_data_1_payload_B[32]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[33] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(mad_R_o_stream_TDATA[33]),
        .Q(B_V_data_1_payload_B[33]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[34] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(mad_R_o_stream_TDATA[34]),
        .Q(B_V_data_1_payload_B[34]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[35] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(mad_R_o_stream_TDATA[35]),
        .Q(B_V_data_1_payload_B[35]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[36] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(mad_R_o_stream_TDATA[36]),
        .Q(B_V_data_1_payload_B[36]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[37] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(mad_R_o_stream_TDATA[37]),
        .Q(B_V_data_1_payload_B[37]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[38] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(mad_R_o_stream_TDATA[38]),
        .Q(B_V_data_1_payload_B[38]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[39] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(mad_R_o_stream_TDATA[39]),
        .Q(B_V_data_1_payload_B[39]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(mad_R_o_stream_TDATA[3]),
        .Q(B_V_data_1_payload_B[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[40] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(mad_R_o_stream_TDATA[40]),
        .Q(B_V_data_1_payload_B[40]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[41] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(mad_R_o_stream_TDATA[41]),
        .Q(B_V_data_1_payload_B[41]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[42] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(mad_R_o_stream_TDATA[42]),
        .Q(B_V_data_1_payload_B[42]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[43] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(mad_R_o_stream_TDATA[43]),
        .Q(B_V_data_1_payload_B[43]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[44] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(mad_R_o_stream_TDATA[44]),
        .Q(B_V_data_1_payload_B[44]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[45] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(mad_R_o_stream_TDATA[45]),
        .Q(B_V_data_1_payload_B[45]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[46] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(mad_R_o_stream_TDATA[46]),
        .Q(B_V_data_1_payload_B[46]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[47] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(mad_R_o_stream_TDATA[47]),
        .Q(B_V_data_1_payload_B[47]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[48] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(mad_R_o_stream_TDATA[48]),
        .Q(B_V_data_1_payload_B[48]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[49] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(mad_R_o_stream_TDATA[49]),
        .Q(B_V_data_1_payload_B[49]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(mad_R_o_stream_TDATA[4]),
        .Q(B_V_data_1_payload_B[4]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[50] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(mad_R_o_stream_TDATA[50]),
        .Q(B_V_data_1_payload_B[50]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[51] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(mad_R_o_stream_TDATA[51]),
        .Q(B_V_data_1_payload_B[51]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[52] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(mad_R_o_stream_TDATA[52]),
        .Q(B_V_data_1_payload_B[52]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[53] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(mad_R_o_stream_TDATA[53]),
        .Q(B_V_data_1_payload_B[53]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[54] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(mad_R_o_stream_TDATA[54]),
        .Q(B_V_data_1_payload_B[54]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[55] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(mad_R_o_stream_TDATA[55]),
        .Q(B_V_data_1_payload_B[55]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[56] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(mad_R_o_stream_TDATA[56]),
        .Q(B_V_data_1_payload_B[56]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[57] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(mad_R_o_stream_TDATA[57]),
        .Q(B_V_data_1_payload_B[57]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[58] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(mad_R_o_stream_TDATA[58]),
        .Q(B_V_data_1_payload_B[58]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[59] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(mad_R_o_stream_TDATA[59]),
        .Q(B_V_data_1_payload_B[59]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(mad_R_o_stream_TDATA[5]),
        .Q(B_V_data_1_payload_B[5]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[60] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(mad_R_o_stream_TDATA[60]),
        .Q(B_V_data_1_payload_B[60]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[61] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(mad_R_o_stream_TDATA[61]),
        .Q(B_V_data_1_payload_B[61]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[62] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(mad_R_o_stream_TDATA[62]),
        .Q(B_V_data_1_payload_B[62]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[63] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(mad_R_o_stream_TDATA[63]),
        .Q(B_V_data_1_payload_B[63]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(mad_R_o_stream_TDATA[6]),
        .Q(B_V_data_1_payload_B[6]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(mad_R_o_stream_TDATA[7]),
        .Q(B_V_data_1_payload_B[7]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(mad_R_o_stream_TDATA[8]),
        .Q(B_V_data_1_payload_B[8]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(mad_R_o_stream_TDATA[9]),
        .Q(B_V_data_1_payload_B[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair774" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__1
       (.I0(mad_R_o_stream_TREADY_int_regslice),
        .I1(mad_R_o_stream_TVALID_int_regslice),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__1_n_0));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__1_n_0),
        .Q(B_V_data_1_sel),
        .R(SR));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__1
       (.I0(mad_R_o_stream_TVALID),
        .I1(ack_in),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__1_n_0));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__1_n_0),
        .Q(B_V_data_1_sel_wr),
        .R(SR));
  LUT5 #(
    .INIT(32'hA2AAA000)) 
    \B_V_data_1_state[0]_i_1__1 
       (.I0(ap_rst_n),
        .I1(mad_R_o_stream_TREADY_int_regslice),
        .I2(mad_R_o_stream_TVALID),
        .I3(ack_in),
        .I4(mad_R_o_stream_TVALID_int_regslice),
        .O(\B_V_data_1_state[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair774" *) 
  LUT4 #(
    .INIT(16'hBBFB)) 
    \B_V_data_1_state[1]_i_1__1 
       (.I0(mad_R_o_stream_TREADY_int_regslice),
        .I1(mad_R_o_stream_TVALID_int_regslice),
        .I2(ack_in),
        .I3(mad_R_o_stream_TVALID),
        .O(\B_V_data_1_state[1]_i_1__1_n_0 ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__1_n_0 ),
        .Q(mad_R_o_stream_TVALID_int_regslice),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[1]_i_1__1_n_0 ),
        .Q(ack_in),
        .R(SR));
  LUT6 #(
    .INIT(64'hAAAAAAAA00088088)) 
    mem_reg_i_101
       (.I0(\q_tmp_reg[0] ),
        .I1(\q_tmp_reg[0]_0 ),
        .I2(B_V_data_1_sel),
        .I3(B_V_data_1_payload_A[25]),
        .I4(B_V_data_1_payload_B[25]),
        .I5(\q_tmp_reg[25] ),
        .O(B_V_data_1_sel_rd_reg_25));
  LUT6 #(
    .INIT(64'hAAAAAAAA00088088)) 
    mem_reg_i_105
       (.I0(\q_tmp_reg[0] ),
        .I1(\q_tmp_reg[0]_0 ),
        .I2(B_V_data_1_sel),
        .I3(B_V_data_1_payload_A[24]),
        .I4(B_V_data_1_payload_B[24]),
        .I5(\q_tmp_reg[24] ),
        .O(B_V_data_1_sel_rd_reg_24));
  LUT6 #(
    .INIT(64'hAAAAAAAA00088088)) 
    mem_reg_i_109
       (.I0(\q_tmp_reg[0] ),
        .I1(\q_tmp_reg[0]_0 ),
        .I2(B_V_data_1_sel),
        .I3(B_V_data_1_payload_A[23]),
        .I4(B_V_data_1_payload_B[23]),
        .I5(\q_tmp_reg[23] ),
        .O(B_V_data_1_sel_rd_reg_23));
  LUT6 #(
    .INIT(64'hAAAAAAAA00088088)) 
    mem_reg_i_113
       (.I0(\q_tmp_reg[0] ),
        .I1(\q_tmp_reg[0]_0 ),
        .I2(B_V_data_1_sel),
        .I3(B_V_data_1_payload_A[22]),
        .I4(B_V_data_1_payload_B[22]),
        .I5(\q_tmp_reg[22] ),
        .O(B_V_data_1_sel_rd_reg_22));
  LUT6 #(
    .INIT(64'hAAAAAAAA00088088)) 
    mem_reg_i_117
       (.I0(\q_tmp_reg[0] ),
        .I1(\q_tmp_reg[0]_0 ),
        .I2(B_V_data_1_sel),
        .I3(B_V_data_1_payload_A[21]),
        .I4(B_V_data_1_payload_B[21]),
        .I5(\q_tmp_reg[21] ),
        .O(B_V_data_1_sel_rd_reg_21));
  LUT6 #(
    .INIT(64'hAAAAAAAA00088088)) 
    mem_reg_i_121
       (.I0(\q_tmp_reg[0] ),
        .I1(\q_tmp_reg[0]_0 ),
        .I2(B_V_data_1_sel),
        .I3(B_V_data_1_payload_A[20]),
        .I4(B_V_data_1_payload_B[20]),
        .I5(\q_tmp_reg[20] ),
        .O(B_V_data_1_sel_rd_reg_20));
  LUT6 #(
    .INIT(64'hAAAAAAAA00088088)) 
    mem_reg_i_125
       (.I0(\q_tmp_reg[0] ),
        .I1(\q_tmp_reg[0]_0 ),
        .I2(B_V_data_1_sel),
        .I3(B_V_data_1_payload_A[19]),
        .I4(B_V_data_1_payload_B[19]),
        .I5(\q_tmp_reg[19] ),
        .O(B_V_data_1_sel_rd_reg_19));
  LUT6 #(
    .INIT(64'hAAAAAAAA00088088)) 
    mem_reg_i_129
       (.I0(\q_tmp_reg[0] ),
        .I1(\q_tmp_reg[0]_0 ),
        .I2(B_V_data_1_sel),
        .I3(B_V_data_1_payload_A[18]),
        .I4(B_V_data_1_payload_B[18]),
        .I5(\q_tmp_reg[18] ),
        .O(B_V_data_1_sel_rd_reg_18));
  LUT6 #(
    .INIT(64'hAAAAAAAA00088088)) 
    mem_reg_i_133
       (.I0(\q_tmp_reg[0] ),
        .I1(\q_tmp_reg[0]_0 ),
        .I2(B_V_data_1_sel),
        .I3(B_V_data_1_payload_A[17]),
        .I4(B_V_data_1_payload_B[17]),
        .I5(\q_tmp_reg[17] ),
        .O(B_V_data_1_sel_rd_reg_17));
  LUT6 #(
    .INIT(64'hAAAAAAAA00088088)) 
    mem_reg_i_137
       (.I0(\q_tmp_reg[0] ),
        .I1(\q_tmp_reg[0]_0 ),
        .I2(B_V_data_1_sel),
        .I3(B_V_data_1_payload_A[16]),
        .I4(B_V_data_1_payload_B[16]),
        .I5(\q_tmp_reg[16] ),
        .O(B_V_data_1_sel_rd_reg_16));
  LUT6 #(
    .INIT(64'hAAAAAAAA00088088)) 
    mem_reg_i_141
       (.I0(\q_tmp_reg[0] ),
        .I1(\q_tmp_reg[0]_0 ),
        .I2(B_V_data_1_sel),
        .I3(B_V_data_1_payload_A[15]),
        .I4(B_V_data_1_payload_B[15]),
        .I5(\q_tmp_reg[15] ),
        .O(B_V_data_1_sel_rd_reg_15));
  LUT6 #(
    .INIT(64'hAAAAAAAA00088088)) 
    mem_reg_i_145
       (.I0(\q_tmp_reg[0] ),
        .I1(\q_tmp_reg[0]_0 ),
        .I2(B_V_data_1_sel),
        .I3(B_V_data_1_payload_A[14]),
        .I4(B_V_data_1_payload_B[14]),
        .I5(\q_tmp_reg[14] ),
        .O(B_V_data_1_sel_rd_reg_14));
  LUT6 #(
    .INIT(64'hAAAAAAAA00088088)) 
    mem_reg_i_149
       (.I0(\q_tmp_reg[0] ),
        .I1(\q_tmp_reg[0]_0 ),
        .I2(B_V_data_1_sel),
        .I3(B_V_data_1_payload_A[13]),
        .I4(B_V_data_1_payload_B[13]),
        .I5(\q_tmp_reg[13] ),
        .O(B_V_data_1_sel_rd_reg_13));
  LUT6 #(
    .INIT(64'hAAAAAAAA00088088)) 
    mem_reg_i_153
       (.I0(\q_tmp_reg[0] ),
        .I1(\q_tmp_reg[0]_0 ),
        .I2(B_V_data_1_sel),
        .I3(B_V_data_1_payload_A[12]),
        .I4(B_V_data_1_payload_B[12]),
        .I5(\q_tmp_reg[12] ),
        .O(B_V_data_1_sel_rd_reg_12));
  LUT6 #(
    .INIT(64'hAAAAAAAA00088088)) 
    mem_reg_i_157
       (.I0(\q_tmp_reg[0] ),
        .I1(\q_tmp_reg[0]_0 ),
        .I2(B_V_data_1_sel),
        .I3(B_V_data_1_payload_A[11]),
        .I4(B_V_data_1_payload_B[11]),
        .I5(\q_tmp_reg[11] ),
        .O(B_V_data_1_sel_rd_reg_11));
  LUT6 #(
    .INIT(64'hAAAAAAAA00088088)) 
    mem_reg_i_161
       (.I0(\q_tmp_reg[0] ),
        .I1(\q_tmp_reg[0]_0 ),
        .I2(B_V_data_1_sel),
        .I3(B_V_data_1_payload_A[10]),
        .I4(B_V_data_1_payload_B[10]),
        .I5(\q_tmp_reg[10] ),
        .O(B_V_data_1_sel_rd_reg_10));
  LUT6 #(
    .INIT(64'hAAAAAAAA00088088)) 
    mem_reg_i_165
       (.I0(\q_tmp_reg[0] ),
        .I1(\q_tmp_reg[0]_0 ),
        .I2(B_V_data_1_sel),
        .I3(B_V_data_1_payload_A[9]),
        .I4(B_V_data_1_payload_B[9]),
        .I5(\q_tmp_reg[9] ),
        .O(B_V_data_1_sel_rd_reg_9));
  LUT6 #(
    .INIT(64'hAAAAAAAA00088088)) 
    mem_reg_i_169
       (.I0(\q_tmp_reg[0] ),
        .I1(\q_tmp_reg[0]_0 ),
        .I2(B_V_data_1_sel),
        .I3(B_V_data_1_payload_A[8]),
        .I4(B_V_data_1_payload_B[8]),
        .I5(\q_tmp_reg[8] ),
        .O(B_V_data_1_sel_rd_reg_8));
  LUT6 #(
    .INIT(64'hAAAAAAAA00088088)) 
    mem_reg_i_173
       (.I0(\q_tmp_reg[0] ),
        .I1(\q_tmp_reg[0]_0 ),
        .I2(B_V_data_1_sel),
        .I3(B_V_data_1_payload_A[7]),
        .I4(B_V_data_1_payload_B[7]),
        .I5(\q_tmp_reg[7] ),
        .O(B_V_data_1_sel_rd_reg_7));
  LUT6 #(
    .INIT(64'hAAAAAAAA00088088)) 
    mem_reg_i_177
       (.I0(\q_tmp_reg[0] ),
        .I1(\q_tmp_reg[0]_0 ),
        .I2(B_V_data_1_sel),
        .I3(B_V_data_1_payload_A[6]),
        .I4(B_V_data_1_payload_B[6]),
        .I5(\q_tmp_reg[6] ),
        .O(B_V_data_1_sel_rd_reg_6));
  LUT6 #(
    .INIT(64'hAAAAAAAA00088088)) 
    mem_reg_i_181
       (.I0(\q_tmp_reg[0] ),
        .I1(\q_tmp_reg[0]_0 ),
        .I2(B_V_data_1_sel),
        .I3(B_V_data_1_payload_A[5]),
        .I4(B_V_data_1_payload_B[5]),
        .I5(\q_tmp_reg[5] ),
        .O(B_V_data_1_sel_rd_reg_5));
  LUT6 #(
    .INIT(64'hAAAAAAAA00088088)) 
    mem_reg_i_185
       (.I0(\q_tmp_reg[0] ),
        .I1(\q_tmp_reg[0]_0 ),
        .I2(B_V_data_1_sel),
        .I3(B_V_data_1_payload_A[4]),
        .I4(B_V_data_1_payload_B[4]),
        .I5(\q_tmp_reg[4] ),
        .O(B_V_data_1_sel_rd_reg_4));
  LUT6 #(
    .INIT(64'hAAAAAAAA00088088)) 
    mem_reg_i_189
       (.I0(\q_tmp_reg[0] ),
        .I1(\q_tmp_reg[0]_0 ),
        .I2(B_V_data_1_sel),
        .I3(B_V_data_1_payload_A[3]),
        .I4(B_V_data_1_payload_B[3]),
        .I5(\q_tmp_reg[3] ),
        .O(B_V_data_1_sel_rd_reg_3));
  LUT6 #(
    .INIT(64'hAAAAAAAA00088088)) 
    mem_reg_i_193
       (.I0(\q_tmp_reg[0] ),
        .I1(\q_tmp_reg[0]_0 ),
        .I2(B_V_data_1_sel),
        .I3(B_V_data_1_payload_A[2]),
        .I4(B_V_data_1_payload_B[2]),
        .I5(\q_tmp_reg[2] ),
        .O(B_V_data_1_sel_rd_reg_2));
  LUT6 #(
    .INIT(64'hAAAAAAAA00088088)) 
    mem_reg_i_197
       (.I0(\q_tmp_reg[0] ),
        .I1(\q_tmp_reg[0]_0 ),
        .I2(B_V_data_1_sel),
        .I3(B_V_data_1_payload_A[1]),
        .I4(B_V_data_1_payload_B[1]),
        .I5(\q_tmp_reg[1] ),
        .O(B_V_data_1_sel_rd_reg_1));
  LUT6 #(
    .INIT(64'hAAAAAAAA00088088)) 
    mem_reg_i_201
       (.I0(\q_tmp_reg[0] ),
        .I1(\q_tmp_reg[0]_0 ),
        .I2(B_V_data_1_sel),
        .I3(B_V_data_1_payload_A[0]),
        .I4(B_V_data_1_payload_B[0]),
        .I5(\q_tmp_reg[0]_1 ),
        .O(B_V_data_1_sel_rd_reg_0));
  LUT6 #(
    .INIT(64'hAAAAAAAA00088088)) 
    mem_reg_i_205
       (.I0(\q_tmp_reg[0] ),
        .I1(\q_tmp_reg[0]_0 ),
        .I2(B_V_data_1_sel),
        .I3(B_V_data_1_payload_A[63]),
        .I4(B_V_data_1_payload_B[63]),
        .I5(\q_tmp_reg[63] ),
        .O(B_V_data_1_sel_rd_reg_63));
  LUT6 #(
    .INIT(64'hAAAAAAAA00088088)) 
    mem_reg_i_209
       (.I0(\q_tmp_reg[0] ),
        .I1(\q_tmp_reg[0]_0 ),
        .I2(B_V_data_1_sel),
        .I3(B_V_data_1_payload_A[62]),
        .I4(B_V_data_1_payload_B[62]),
        .I5(\q_tmp_reg[62] ),
        .O(B_V_data_1_sel_rd_reg_62));
  LUT6 #(
    .INIT(64'hAAAAAAAA00088088)) 
    mem_reg_i_213
       (.I0(\q_tmp_reg[0] ),
        .I1(\q_tmp_reg[0]_0 ),
        .I2(B_V_data_1_sel),
        .I3(B_V_data_1_payload_A[61]),
        .I4(B_V_data_1_payload_B[61]),
        .I5(\q_tmp_reg[61] ),
        .O(B_V_data_1_sel_rd_reg_61));
  LUT6 #(
    .INIT(64'hAAAAAAAA00088088)) 
    mem_reg_i_217
       (.I0(\q_tmp_reg[0] ),
        .I1(\q_tmp_reg[0]_0 ),
        .I2(B_V_data_1_sel),
        .I3(B_V_data_1_payload_A[60]),
        .I4(B_V_data_1_payload_B[60]),
        .I5(\q_tmp_reg[60] ),
        .O(B_V_data_1_sel_rd_reg_60));
  LUT6 #(
    .INIT(64'hAAAAAAAA00088088)) 
    mem_reg_i_221
       (.I0(\q_tmp_reg[0] ),
        .I1(\q_tmp_reg[0]_0 ),
        .I2(B_V_data_1_sel),
        .I3(B_V_data_1_payload_A[59]),
        .I4(B_V_data_1_payload_B[59]),
        .I5(\q_tmp_reg[59] ),
        .O(B_V_data_1_sel_rd_reg_59));
  LUT6 #(
    .INIT(64'hAAAAAAAA00088088)) 
    mem_reg_i_225
       (.I0(\q_tmp_reg[0] ),
        .I1(\q_tmp_reg[0]_0 ),
        .I2(B_V_data_1_sel),
        .I3(B_V_data_1_payload_A[58]),
        .I4(B_V_data_1_payload_B[58]),
        .I5(\q_tmp_reg[58] ),
        .O(B_V_data_1_sel_rd_reg_58));
  LUT6 #(
    .INIT(64'hAAAAAAAA00088088)) 
    mem_reg_i_229
       (.I0(\q_tmp_reg[0] ),
        .I1(\q_tmp_reg[0]_0 ),
        .I2(B_V_data_1_sel),
        .I3(B_V_data_1_payload_A[57]),
        .I4(B_V_data_1_payload_B[57]),
        .I5(\q_tmp_reg[57] ),
        .O(B_V_data_1_sel_rd_reg_57));
  LUT6 #(
    .INIT(64'hAAAAAAAA00088088)) 
    mem_reg_i_233
       (.I0(\q_tmp_reg[0] ),
        .I1(\q_tmp_reg[0]_0 ),
        .I2(B_V_data_1_sel),
        .I3(B_V_data_1_payload_A[56]),
        .I4(B_V_data_1_payload_B[56]),
        .I5(\q_tmp_reg[56] ),
        .O(B_V_data_1_sel_rd_reg_56));
  LUT6 #(
    .INIT(64'hAAAAAAAA00088088)) 
    mem_reg_i_237
       (.I0(\q_tmp_reg[0] ),
        .I1(\q_tmp_reg[0]_0 ),
        .I2(B_V_data_1_sel),
        .I3(B_V_data_1_payload_A[55]),
        .I4(B_V_data_1_payload_B[55]),
        .I5(\q_tmp_reg[55] ),
        .O(B_V_data_1_sel_rd_reg_55));
  LUT6 #(
    .INIT(64'hAAAAAAAA00088088)) 
    mem_reg_i_241
       (.I0(\q_tmp_reg[0] ),
        .I1(\q_tmp_reg[0]_0 ),
        .I2(B_V_data_1_sel),
        .I3(B_V_data_1_payload_A[54]),
        .I4(B_V_data_1_payload_B[54]),
        .I5(\q_tmp_reg[54] ),
        .O(B_V_data_1_sel_rd_reg_54));
  LUT6 #(
    .INIT(64'hAAAAAAAA00088088)) 
    mem_reg_i_245
       (.I0(\q_tmp_reg[0] ),
        .I1(\q_tmp_reg[0]_0 ),
        .I2(B_V_data_1_sel),
        .I3(B_V_data_1_payload_A[53]),
        .I4(B_V_data_1_payload_B[53]),
        .I5(\q_tmp_reg[53] ),
        .O(B_V_data_1_sel_rd_reg_53));
  LUT6 #(
    .INIT(64'hAAAAAAAA00088088)) 
    mem_reg_i_249
       (.I0(\q_tmp_reg[0] ),
        .I1(\q_tmp_reg[0]_0 ),
        .I2(B_V_data_1_sel),
        .I3(B_V_data_1_payload_A[52]),
        .I4(B_V_data_1_payload_B[52]),
        .I5(\q_tmp_reg[52] ),
        .O(B_V_data_1_sel_rd_reg_52));
  LUT6 #(
    .INIT(64'hAAAAAAAA00088088)) 
    mem_reg_i_253
       (.I0(\q_tmp_reg[0] ),
        .I1(\q_tmp_reg[0]_0 ),
        .I2(B_V_data_1_sel),
        .I3(B_V_data_1_payload_A[51]),
        .I4(B_V_data_1_payload_B[51]),
        .I5(\q_tmp_reg[51] ),
        .O(B_V_data_1_sel_rd_reg_51));
  LUT6 #(
    .INIT(64'hAAAAAAAA00088088)) 
    mem_reg_i_257
       (.I0(\q_tmp_reg[0] ),
        .I1(\q_tmp_reg[0]_0 ),
        .I2(B_V_data_1_sel),
        .I3(B_V_data_1_payload_A[50]),
        .I4(B_V_data_1_payload_B[50]),
        .I5(\q_tmp_reg[50] ),
        .O(B_V_data_1_sel_rd_reg_50));
  LUT6 #(
    .INIT(64'hAAAAAAAA00088088)) 
    mem_reg_i_261
       (.I0(\q_tmp_reg[0] ),
        .I1(\q_tmp_reg[0]_0 ),
        .I2(B_V_data_1_sel),
        .I3(B_V_data_1_payload_A[49]),
        .I4(B_V_data_1_payload_B[49]),
        .I5(\q_tmp_reg[49] ),
        .O(B_V_data_1_sel_rd_reg_49));
  LUT6 #(
    .INIT(64'hAAAAAAAA00088088)) 
    mem_reg_i_265
       (.I0(\q_tmp_reg[0] ),
        .I1(\q_tmp_reg[0]_0 ),
        .I2(B_V_data_1_sel),
        .I3(B_V_data_1_payload_A[48]),
        .I4(B_V_data_1_payload_B[48]),
        .I5(\q_tmp_reg[48] ),
        .O(B_V_data_1_sel_rd_reg_48));
  LUT6 #(
    .INIT(64'hAAAAAAAA00088088)) 
    mem_reg_i_269
       (.I0(\q_tmp_reg[0] ),
        .I1(\q_tmp_reg[0]_0 ),
        .I2(B_V_data_1_sel),
        .I3(B_V_data_1_payload_A[47]),
        .I4(B_V_data_1_payload_B[47]),
        .I5(\q_tmp_reg[47] ),
        .O(B_V_data_1_sel_rd_reg_47));
  LUT6 #(
    .INIT(64'hAAAAAAAA00088088)) 
    mem_reg_i_273
       (.I0(\q_tmp_reg[0] ),
        .I1(\q_tmp_reg[0]_0 ),
        .I2(B_V_data_1_sel),
        .I3(B_V_data_1_payload_A[46]),
        .I4(B_V_data_1_payload_B[46]),
        .I5(\q_tmp_reg[46] ),
        .O(B_V_data_1_sel_rd_reg_46));
  LUT6 #(
    .INIT(64'hAAAAAAAA00088088)) 
    mem_reg_i_277
       (.I0(\q_tmp_reg[0] ),
        .I1(\q_tmp_reg[0]_0 ),
        .I2(B_V_data_1_sel),
        .I3(B_V_data_1_payload_A[45]),
        .I4(B_V_data_1_payload_B[45]),
        .I5(\q_tmp_reg[45] ),
        .O(B_V_data_1_sel_rd_reg_45));
  LUT6 #(
    .INIT(64'hAAAAAAAA00088088)) 
    mem_reg_i_281
       (.I0(\q_tmp_reg[0] ),
        .I1(\q_tmp_reg[0]_0 ),
        .I2(B_V_data_1_sel),
        .I3(B_V_data_1_payload_A[44]),
        .I4(B_V_data_1_payload_B[44]),
        .I5(\q_tmp_reg[44] ),
        .O(B_V_data_1_sel_rd_reg_44));
  LUT6 #(
    .INIT(64'hAAAAAAAA00088088)) 
    mem_reg_i_285
       (.I0(\q_tmp_reg[0] ),
        .I1(\q_tmp_reg[0]_0 ),
        .I2(B_V_data_1_sel),
        .I3(B_V_data_1_payload_A[43]),
        .I4(B_V_data_1_payload_B[43]),
        .I5(\q_tmp_reg[43] ),
        .O(B_V_data_1_sel_rd_reg_43));
  LUT6 #(
    .INIT(64'hAAAAAAAA00088088)) 
    mem_reg_i_289
       (.I0(\q_tmp_reg[0] ),
        .I1(\q_tmp_reg[0]_0 ),
        .I2(B_V_data_1_sel),
        .I3(B_V_data_1_payload_A[42]),
        .I4(B_V_data_1_payload_B[42]),
        .I5(\q_tmp_reg[42] ),
        .O(B_V_data_1_sel_rd_reg_42));
  LUT6 #(
    .INIT(64'hAAAAAAAA00088088)) 
    mem_reg_i_293
       (.I0(\q_tmp_reg[0] ),
        .I1(\q_tmp_reg[0]_0 ),
        .I2(B_V_data_1_sel),
        .I3(B_V_data_1_payload_A[41]),
        .I4(B_V_data_1_payload_B[41]),
        .I5(\q_tmp_reg[41] ),
        .O(B_V_data_1_sel_rd_reg_41));
  LUT6 #(
    .INIT(64'hAAAAAAAA00088088)) 
    mem_reg_i_297
       (.I0(\q_tmp_reg[0] ),
        .I1(\q_tmp_reg[0]_0 ),
        .I2(B_V_data_1_sel),
        .I3(B_V_data_1_payload_A[40]),
        .I4(B_V_data_1_payload_B[40]),
        .I5(\q_tmp_reg[40] ),
        .O(B_V_data_1_sel_rd_reg_40));
  LUT6 #(
    .INIT(64'hAAAAAAAA00088088)) 
    mem_reg_i_301
       (.I0(\q_tmp_reg[0] ),
        .I1(\q_tmp_reg[0]_0 ),
        .I2(B_V_data_1_sel),
        .I3(B_V_data_1_payload_A[39]),
        .I4(B_V_data_1_payload_B[39]),
        .I5(\q_tmp_reg[39] ),
        .O(B_V_data_1_sel_rd_reg_39));
  LUT6 #(
    .INIT(64'hAAAAAAAA00088088)) 
    mem_reg_i_305
       (.I0(\q_tmp_reg[0] ),
        .I1(\q_tmp_reg[0]_0 ),
        .I2(B_V_data_1_sel),
        .I3(B_V_data_1_payload_A[38]),
        .I4(B_V_data_1_payload_B[38]),
        .I5(\q_tmp_reg[38] ),
        .O(B_V_data_1_sel_rd_reg_38));
  LUT6 #(
    .INIT(64'hAAAAAAAA00088088)) 
    mem_reg_i_309
       (.I0(\q_tmp_reg[0] ),
        .I1(\q_tmp_reg[0]_0 ),
        .I2(B_V_data_1_sel),
        .I3(B_V_data_1_payload_A[37]),
        .I4(B_V_data_1_payload_B[37]),
        .I5(\q_tmp_reg[37] ),
        .O(B_V_data_1_sel_rd_reg_37));
  LUT6 #(
    .INIT(64'hAAAAAAAA00088088)) 
    mem_reg_i_313
       (.I0(\q_tmp_reg[0] ),
        .I1(\q_tmp_reg[0]_0 ),
        .I2(B_V_data_1_sel),
        .I3(B_V_data_1_payload_A[36]),
        .I4(B_V_data_1_payload_B[36]),
        .I5(\q_tmp_reg[36] ),
        .O(B_V_data_1_sel_rd_reg_36));
  LUT6 #(
    .INIT(64'hAAAAAAAA00088088)) 
    mem_reg_i_317
       (.I0(\q_tmp_reg[0] ),
        .I1(\q_tmp_reg[0]_0 ),
        .I2(B_V_data_1_sel),
        .I3(B_V_data_1_payload_A[35]),
        .I4(B_V_data_1_payload_B[35]),
        .I5(\q_tmp_reg[35] ),
        .O(B_V_data_1_sel_rd_reg_35));
  LUT6 #(
    .INIT(64'hAAAAAAAA00088088)) 
    mem_reg_i_321
       (.I0(\q_tmp_reg[0] ),
        .I1(\q_tmp_reg[0]_0 ),
        .I2(B_V_data_1_sel),
        .I3(B_V_data_1_payload_A[34]),
        .I4(B_V_data_1_payload_B[34]),
        .I5(\q_tmp_reg[34] ),
        .O(B_V_data_1_sel_rd_reg_34));
  LUT6 #(
    .INIT(64'hAAAAAAAA00088088)) 
    mem_reg_i_325
       (.I0(\q_tmp_reg[0] ),
        .I1(\q_tmp_reg[0]_0 ),
        .I2(B_V_data_1_sel),
        .I3(B_V_data_1_payload_A[33]),
        .I4(B_V_data_1_payload_B[33]),
        .I5(\q_tmp_reg[33] ),
        .O(B_V_data_1_sel_rd_reg_33));
  LUT6 #(
    .INIT(64'hAAAAAAAA00088088)) 
    mem_reg_i_329
       (.I0(\q_tmp_reg[0] ),
        .I1(\q_tmp_reg[0]_0 ),
        .I2(B_V_data_1_sel),
        .I3(B_V_data_1_payload_A[32]),
        .I4(B_V_data_1_payload_B[32]),
        .I5(\q_tmp_reg[32] ),
        .O(B_V_data_1_sel_rd_reg_32));
  LUT6 #(
    .INIT(64'hAAAAAAAA00088088)) 
    mem_reg_i_77
       (.I0(\q_tmp_reg[0] ),
        .I1(\q_tmp_reg[0]_0 ),
        .I2(B_V_data_1_sel),
        .I3(B_V_data_1_payload_A[31]),
        .I4(B_V_data_1_payload_B[31]),
        .I5(\q_tmp_reg[31] ),
        .O(B_V_data_1_sel_rd_reg_31));
  LUT6 #(
    .INIT(64'hAAAAAAAA00088088)) 
    mem_reg_i_81
       (.I0(\q_tmp_reg[0] ),
        .I1(\q_tmp_reg[0]_0 ),
        .I2(B_V_data_1_sel),
        .I3(B_V_data_1_payload_A[30]),
        .I4(B_V_data_1_payload_B[30]),
        .I5(\q_tmp_reg[30] ),
        .O(B_V_data_1_sel_rd_reg_30));
  LUT6 #(
    .INIT(64'hAAAAAAAA00088088)) 
    mem_reg_i_85
       (.I0(\q_tmp_reg[0] ),
        .I1(\q_tmp_reg[0]_0 ),
        .I2(B_V_data_1_sel),
        .I3(B_V_data_1_payload_A[29]),
        .I4(B_V_data_1_payload_B[29]),
        .I5(\q_tmp_reg[29] ),
        .O(B_V_data_1_sel_rd_reg_29));
  LUT3 #(
    .INIT(8'h08)) 
    mem_reg_i_883
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(and_ln58_2_reg_2148),
        .I2(mad_R_o_stream_TVALID_int_regslice),
        .O(ap_enable_reg_pp0_iter0_reg));
  LUT6 #(
    .INIT(64'hAAAAAAAA00088088)) 
    mem_reg_i_89
       (.I0(\q_tmp_reg[0] ),
        .I1(\q_tmp_reg[0]_0 ),
        .I2(B_V_data_1_sel),
        .I3(B_V_data_1_payload_A[28]),
        .I4(B_V_data_1_payload_B[28]),
        .I5(\q_tmp_reg[28] ),
        .O(B_V_data_1_sel_rd_reg_28));
  LUT6 #(
    .INIT(64'hAAAAAAAA00088088)) 
    mem_reg_i_93
       (.I0(\q_tmp_reg[0] ),
        .I1(\q_tmp_reg[0]_0 ),
        .I2(B_V_data_1_sel),
        .I3(B_V_data_1_payload_A[27]),
        .I4(B_V_data_1_payload_B[27]),
        .I5(\q_tmp_reg[27] ),
        .O(B_V_data_1_sel_rd_reg_27));
  LUT6 #(
    .INIT(64'hAAAAAAAA00088088)) 
    mem_reg_i_97
       (.I0(\q_tmp_reg[0] ),
        .I1(\q_tmp_reg[0]_0 ),
        .I2(B_V_data_1_sel),
        .I3(B_V_data_1_payload_A[26]),
        .I4(B_V_data_1_payload_B[26]),
        .I5(\q_tmp_reg[26] ),
        .O(B_V_data_1_sel_rd_reg_26));
endmodule

(* ORIG_REF_NAME = "mem_write_top_rfi_C_regslice_both" *) 
module design_1_mem_write_top_rfi_C_0_0_mem_write_top_rfi_C_regslice_both_5
   (B_V_data_1_sel_rd_reg_0,
    \icmp_ln59_5_reg_2218_reg[0] ,
    B_V_data_1_sel_rd_reg_1,
    B_V_data_1_sel_rd_reg_2,
    B_V_data_1_sel_rd_reg_3,
    B_V_data_1_sel_rd_reg_4,
    B_V_data_1_sel_rd_reg_5,
    B_V_data_1_sel_rd_reg_6,
    B_V_data_1_sel_rd_reg_7,
    B_V_data_1_sel_rd_reg_8,
    B_V_data_1_sel_rd_reg_9,
    B_V_data_1_sel_rd_reg_10,
    B_V_data_1_sel_rd_reg_11,
    B_V_data_1_sel_rd_reg_12,
    B_V_data_1_sel_rd_reg_13,
    B_V_data_1_sel_rd_reg_14,
    B_V_data_1_sel_rd_reg_15,
    B_V_data_1_sel_rd_reg_16,
    B_V_data_1_sel_rd_reg_17,
    B_V_data_1_sel_rd_reg_18,
    B_V_data_1_sel_rd_reg_19,
    B_V_data_1_sel_rd_reg_20,
    B_V_data_1_sel_rd_reg_21,
    B_V_data_1_sel_rd_reg_22,
    B_V_data_1_sel_rd_reg_23,
    B_V_data_1_sel_rd_reg_24,
    B_V_data_1_sel_rd_reg_25,
    B_V_data_1_sel_rd_reg_26,
    B_V_data_1_sel_rd_reg_27,
    B_V_data_1_sel_rd_reg_28,
    B_V_data_1_sel_rd_reg_29,
    B_V_data_1_sel_rd_reg_30,
    B_V_data_1_sel_rd_reg_31,
    B_V_data_1_sel_rd_reg_32,
    B_V_data_1_sel_rd_reg_33,
    B_V_data_1_sel_rd_reg_34,
    B_V_data_1_sel_rd_reg_35,
    B_V_data_1_sel_rd_reg_36,
    B_V_data_1_sel_rd_reg_37,
    B_V_data_1_sel_rd_reg_38,
    B_V_data_1_sel_rd_reg_39,
    B_V_data_1_sel_rd_reg_40,
    B_V_data_1_sel_rd_reg_41,
    B_V_data_1_sel_rd_reg_42,
    B_V_data_1_sel_rd_reg_43,
    B_V_data_1_sel_rd_reg_44,
    B_V_data_1_sel_rd_reg_45,
    B_V_data_1_sel_rd_reg_46,
    B_V_data_1_sel_rd_reg_47,
    B_V_data_1_sel_rd_reg_48,
    B_V_data_1_sel_rd_reg_49,
    B_V_data_1_sel_rd_reg_50,
    B_V_data_1_sel_rd_reg_51,
    B_V_data_1_sel_rd_reg_52,
    B_V_data_1_sel_rd_reg_53,
    B_V_data_1_sel_rd_reg_54,
    B_V_data_1_sel_rd_reg_55,
    B_V_data_1_sel_rd_reg_56,
    B_V_data_1_sel_rd_reg_57,
    B_V_data_1_sel_rd_reg_58,
    B_V_data_1_sel_rd_reg_59,
    B_V_data_1_sel_rd_reg_60,
    B_V_data_1_sel_rd_reg_61,
    B_V_data_1_sel_rd_reg_62,
    B_V_data_1_sel_rd_reg_63,
    gmem_WDATA53_out,
    ack_in,
    icmp_ln59_5_reg_2218,
    and_ln58_5_reg_2214,
    Q,
    ap_enable_reg_pp0_iter0,
    \ap_CS_fsm[8]_i_2 ,
    icmp_ln59_reg_2108,
    and_ln58_reg_2104,
    raw_data_im_1_o_stream_TREADY_int_regslice,
    raw_data_im_1_o_stream_TVALID,
    SR,
    ap_clk,
    raw_data_im_1_o_stream_TDATA,
    ap_rst_n);
  output B_V_data_1_sel_rd_reg_0;
  output \icmp_ln59_5_reg_2218_reg[0] ;
  output B_V_data_1_sel_rd_reg_1;
  output B_V_data_1_sel_rd_reg_2;
  output B_V_data_1_sel_rd_reg_3;
  output B_V_data_1_sel_rd_reg_4;
  output B_V_data_1_sel_rd_reg_5;
  output B_V_data_1_sel_rd_reg_6;
  output B_V_data_1_sel_rd_reg_7;
  output B_V_data_1_sel_rd_reg_8;
  output B_V_data_1_sel_rd_reg_9;
  output B_V_data_1_sel_rd_reg_10;
  output B_V_data_1_sel_rd_reg_11;
  output B_V_data_1_sel_rd_reg_12;
  output B_V_data_1_sel_rd_reg_13;
  output B_V_data_1_sel_rd_reg_14;
  output B_V_data_1_sel_rd_reg_15;
  output B_V_data_1_sel_rd_reg_16;
  output B_V_data_1_sel_rd_reg_17;
  output B_V_data_1_sel_rd_reg_18;
  output B_V_data_1_sel_rd_reg_19;
  output B_V_data_1_sel_rd_reg_20;
  output B_V_data_1_sel_rd_reg_21;
  output B_V_data_1_sel_rd_reg_22;
  output B_V_data_1_sel_rd_reg_23;
  output B_V_data_1_sel_rd_reg_24;
  output B_V_data_1_sel_rd_reg_25;
  output B_V_data_1_sel_rd_reg_26;
  output B_V_data_1_sel_rd_reg_27;
  output B_V_data_1_sel_rd_reg_28;
  output B_V_data_1_sel_rd_reg_29;
  output B_V_data_1_sel_rd_reg_30;
  output B_V_data_1_sel_rd_reg_31;
  output B_V_data_1_sel_rd_reg_32;
  output B_V_data_1_sel_rd_reg_33;
  output B_V_data_1_sel_rd_reg_34;
  output B_V_data_1_sel_rd_reg_35;
  output B_V_data_1_sel_rd_reg_36;
  output B_V_data_1_sel_rd_reg_37;
  output B_V_data_1_sel_rd_reg_38;
  output B_V_data_1_sel_rd_reg_39;
  output B_V_data_1_sel_rd_reg_40;
  output B_V_data_1_sel_rd_reg_41;
  output B_V_data_1_sel_rd_reg_42;
  output B_V_data_1_sel_rd_reg_43;
  output B_V_data_1_sel_rd_reg_44;
  output B_V_data_1_sel_rd_reg_45;
  output B_V_data_1_sel_rd_reg_46;
  output B_V_data_1_sel_rd_reg_47;
  output B_V_data_1_sel_rd_reg_48;
  output B_V_data_1_sel_rd_reg_49;
  output B_V_data_1_sel_rd_reg_50;
  output B_V_data_1_sel_rd_reg_51;
  output B_V_data_1_sel_rd_reg_52;
  output B_V_data_1_sel_rd_reg_53;
  output B_V_data_1_sel_rd_reg_54;
  output B_V_data_1_sel_rd_reg_55;
  output B_V_data_1_sel_rd_reg_56;
  output B_V_data_1_sel_rd_reg_57;
  output B_V_data_1_sel_rd_reg_58;
  output B_V_data_1_sel_rd_reg_59;
  output B_V_data_1_sel_rd_reg_60;
  output B_V_data_1_sel_rd_reg_61;
  output B_V_data_1_sel_rd_reg_62;
  output B_V_data_1_sel_rd_reg_63;
  output gmem_WDATA53_out;
  output ack_in;
  input icmp_ln59_5_reg_2218;
  input and_ln58_5_reg_2214;
  input [0:0]Q;
  input ap_enable_reg_pp0_iter0;
  input \ap_CS_fsm[8]_i_2 ;
  input icmp_ln59_reg_2108;
  input and_ln58_reg_2104;
  input raw_data_im_1_o_stream_TREADY_int_regslice;
  input raw_data_im_1_o_stream_TVALID;
  input [0:0]SR;
  input ap_clk;
  input [63:0]raw_data_im_1_o_stream_TDATA;
  input ap_rst_n;

  wire B_V_data_1_load_B;
  wire [63:0]B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[63]_i_1__4_n_0 ;
  wire [63:0]B_V_data_1_payload_B;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__4_n_0;
  wire B_V_data_1_sel_rd_reg_0;
  wire B_V_data_1_sel_rd_reg_1;
  wire B_V_data_1_sel_rd_reg_10;
  wire B_V_data_1_sel_rd_reg_11;
  wire B_V_data_1_sel_rd_reg_12;
  wire B_V_data_1_sel_rd_reg_13;
  wire B_V_data_1_sel_rd_reg_14;
  wire B_V_data_1_sel_rd_reg_15;
  wire B_V_data_1_sel_rd_reg_16;
  wire B_V_data_1_sel_rd_reg_17;
  wire B_V_data_1_sel_rd_reg_18;
  wire B_V_data_1_sel_rd_reg_19;
  wire B_V_data_1_sel_rd_reg_2;
  wire B_V_data_1_sel_rd_reg_20;
  wire B_V_data_1_sel_rd_reg_21;
  wire B_V_data_1_sel_rd_reg_22;
  wire B_V_data_1_sel_rd_reg_23;
  wire B_V_data_1_sel_rd_reg_24;
  wire B_V_data_1_sel_rd_reg_25;
  wire B_V_data_1_sel_rd_reg_26;
  wire B_V_data_1_sel_rd_reg_27;
  wire B_V_data_1_sel_rd_reg_28;
  wire B_V_data_1_sel_rd_reg_29;
  wire B_V_data_1_sel_rd_reg_3;
  wire B_V_data_1_sel_rd_reg_30;
  wire B_V_data_1_sel_rd_reg_31;
  wire B_V_data_1_sel_rd_reg_32;
  wire B_V_data_1_sel_rd_reg_33;
  wire B_V_data_1_sel_rd_reg_34;
  wire B_V_data_1_sel_rd_reg_35;
  wire B_V_data_1_sel_rd_reg_36;
  wire B_V_data_1_sel_rd_reg_37;
  wire B_V_data_1_sel_rd_reg_38;
  wire B_V_data_1_sel_rd_reg_39;
  wire B_V_data_1_sel_rd_reg_4;
  wire B_V_data_1_sel_rd_reg_40;
  wire B_V_data_1_sel_rd_reg_41;
  wire B_V_data_1_sel_rd_reg_42;
  wire B_V_data_1_sel_rd_reg_43;
  wire B_V_data_1_sel_rd_reg_44;
  wire B_V_data_1_sel_rd_reg_45;
  wire B_V_data_1_sel_rd_reg_46;
  wire B_V_data_1_sel_rd_reg_47;
  wire B_V_data_1_sel_rd_reg_48;
  wire B_V_data_1_sel_rd_reg_49;
  wire B_V_data_1_sel_rd_reg_5;
  wire B_V_data_1_sel_rd_reg_50;
  wire B_V_data_1_sel_rd_reg_51;
  wire B_V_data_1_sel_rd_reg_52;
  wire B_V_data_1_sel_rd_reg_53;
  wire B_V_data_1_sel_rd_reg_54;
  wire B_V_data_1_sel_rd_reg_55;
  wire B_V_data_1_sel_rd_reg_56;
  wire B_V_data_1_sel_rd_reg_57;
  wire B_V_data_1_sel_rd_reg_58;
  wire B_V_data_1_sel_rd_reg_59;
  wire B_V_data_1_sel_rd_reg_6;
  wire B_V_data_1_sel_rd_reg_60;
  wire B_V_data_1_sel_rd_reg_61;
  wire B_V_data_1_sel_rd_reg_62;
  wire B_V_data_1_sel_rd_reg_63;
  wire B_V_data_1_sel_rd_reg_7;
  wire B_V_data_1_sel_rd_reg_8;
  wire B_V_data_1_sel_rd_reg_9;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__4_n_0;
  wire \B_V_data_1_state[0]_i_1__4_n_0 ;
  wire \B_V_data_1_state[1]_i_1__4_n_0 ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ack_in;
  wire and_ln58_5_reg_2214;
  wire and_ln58_reg_2104;
  wire \ap_CS_fsm[8]_i_2 ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_rst_n;
  wire gmem_WDATA53_out;
  wire icmp_ln59_5_reg_2218;
  wire \icmp_ln59_5_reg_2218_reg[0] ;
  wire icmp_ln59_reg_2108;
  wire [63:0]raw_data_im_1_o_stream_TDATA;
  wire raw_data_im_1_o_stream_TREADY_int_regslice;
  wire raw_data_im_1_o_stream_TVALID;
  wire raw_data_im_1_o_stream_TVALID_int_regslice;

  LUT3 #(
    .INIT(8'h0D)) 
    \B_V_data_1_payload_A[63]_i_1__4 
       (.I0(raw_data_im_1_o_stream_TVALID_int_regslice),
        .I1(ack_in),
        .I2(B_V_data_1_sel_wr),
        .O(\B_V_data_1_payload_A[63]_i_1__4_n_0 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__4_n_0 ),
        .D(raw_data_im_1_o_stream_TDATA[0]),
        .Q(B_V_data_1_payload_A[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__4_n_0 ),
        .D(raw_data_im_1_o_stream_TDATA[10]),
        .Q(B_V_data_1_payload_A[10]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__4_n_0 ),
        .D(raw_data_im_1_o_stream_TDATA[11]),
        .Q(B_V_data_1_payload_A[11]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__4_n_0 ),
        .D(raw_data_im_1_o_stream_TDATA[12]),
        .Q(B_V_data_1_payload_A[12]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__4_n_0 ),
        .D(raw_data_im_1_o_stream_TDATA[13]),
        .Q(B_V_data_1_payload_A[13]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__4_n_0 ),
        .D(raw_data_im_1_o_stream_TDATA[14]),
        .Q(B_V_data_1_payload_A[14]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__4_n_0 ),
        .D(raw_data_im_1_o_stream_TDATA[15]),
        .Q(B_V_data_1_payload_A[15]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[16] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__4_n_0 ),
        .D(raw_data_im_1_o_stream_TDATA[16]),
        .Q(B_V_data_1_payload_A[16]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[17] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__4_n_0 ),
        .D(raw_data_im_1_o_stream_TDATA[17]),
        .Q(B_V_data_1_payload_A[17]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[18] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__4_n_0 ),
        .D(raw_data_im_1_o_stream_TDATA[18]),
        .Q(B_V_data_1_payload_A[18]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[19] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__4_n_0 ),
        .D(raw_data_im_1_o_stream_TDATA[19]),
        .Q(B_V_data_1_payload_A[19]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__4_n_0 ),
        .D(raw_data_im_1_o_stream_TDATA[1]),
        .Q(B_V_data_1_payload_A[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[20] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__4_n_0 ),
        .D(raw_data_im_1_o_stream_TDATA[20]),
        .Q(B_V_data_1_payload_A[20]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[21] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__4_n_0 ),
        .D(raw_data_im_1_o_stream_TDATA[21]),
        .Q(B_V_data_1_payload_A[21]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[22] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__4_n_0 ),
        .D(raw_data_im_1_o_stream_TDATA[22]),
        .Q(B_V_data_1_payload_A[22]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[23] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__4_n_0 ),
        .D(raw_data_im_1_o_stream_TDATA[23]),
        .Q(B_V_data_1_payload_A[23]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[24] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__4_n_0 ),
        .D(raw_data_im_1_o_stream_TDATA[24]),
        .Q(B_V_data_1_payload_A[24]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[25] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__4_n_0 ),
        .D(raw_data_im_1_o_stream_TDATA[25]),
        .Q(B_V_data_1_payload_A[25]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[26] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__4_n_0 ),
        .D(raw_data_im_1_o_stream_TDATA[26]),
        .Q(B_V_data_1_payload_A[26]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[27] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__4_n_0 ),
        .D(raw_data_im_1_o_stream_TDATA[27]),
        .Q(B_V_data_1_payload_A[27]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[28] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__4_n_0 ),
        .D(raw_data_im_1_o_stream_TDATA[28]),
        .Q(B_V_data_1_payload_A[28]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[29] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__4_n_0 ),
        .D(raw_data_im_1_o_stream_TDATA[29]),
        .Q(B_V_data_1_payload_A[29]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__4_n_0 ),
        .D(raw_data_im_1_o_stream_TDATA[2]),
        .Q(B_V_data_1_payload_A[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[30] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__4_n_0 ),
        .D(raw_data_im_1_o_stream_TDATA[30]),
        .Q(B_V_data_1_payload_A[30]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[31] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__4_n_0 ),
        .D(raw_data_im_1_o_stream_TDATA[31]),
        .Q(B_V_data_1_payload_A[31]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[32] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__4_n_0 ),
        .D(raw_data_im_1_o_stream_TDATA[32]),
        .Q(B_V_data_1_payload_A[32]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[33] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__4_n_0 ),
        .D(raw_data_im_1_o_stream_TDATA[33]),
        .Q(B_V_data_1_payload_A[33]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[34] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__4_n_0 ),
        .D(raw_data_im_1_o_stream_TDATA[34]),
        .Q(B_V_data_1_payload_A[34]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[35] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__4_n_0 ),
        .D(raw_data_im_1_o_stream_TDATA[35]),
        .Q(B_V_data_1_payload_A[35]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[36] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__4_n_0 ),
        .D(raw_data_im_1_o_stream_TDATA[36]),
        .Q(B_V_data_1_payload_A[36]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[37] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__4_n_0 ),
        .D(raw_data_im_1_o_stream_TDATA[37]),
        .Q(B_V_data_1_payload_A[37]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[38] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__4_n_0 ),
        .D(raw_data_im_1_o_stream_TDATA[38]),
        .Q(B_V_data_1_payload_A[38]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[39] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__4_n_0 ),
        .D(raw_data_im_1_o_stream_TDATA[39]),
        .Q(B_V_data_1_payload_A[39]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__4_n_0 ),
        .D(raw_data_im_1_o_stream_TDATA[3]),
        .Q(B_V_data_1_payload_A[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[40] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__4_n_0 ),
        .D(raw_data_im_1_o_stream_TDATA[40]),
        .Q(B_V_data_1_payload_A[40]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[41] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__4_n_0 ),
        .D(raw_data_im_1_o_stream_TDATA[41]),
        .Q(B_V_data_1_payload_A[41]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[42] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__4_n_0 ),
        .D(raw_data_im_1_o_stream_TDATA[42]),
        .Q(B_V_data_1_payload_A[42]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[43] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__4_n_0 ),
        .D(raw_data_im_1_o_stream_TDATA[43]),
        .Q(B_V_data_1_payload_A[43]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[44] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__4_n_0 ),
        .D(raw_data_im_1_o_stream_TDATA[44]),
        .Q(B_V_data_1_payload_A[44]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[45] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__4_n_0 ),
        .D(raw_data_im_1_o_stream_TDATA[45]),
        .Q(B_V_data_1_payload_A[45]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[46] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__4_n_0 ),
        .D(raw_data_im_1_o_stream_TDATA[46]),
        .Q(B_V_data_1_payload_A[46]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[47] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__4_n_0 ),
        .D(raw_data_im_1_o_stream_TDATA[47]),
        .Q(B_V_data_1_payload_A[47]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[48] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__4_n_0 ),
        .D(raw_data_im_1_o_stream_TDATA[48]),
        .Q(B_V_data_1_payload_A[48]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[49] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__4_n_0 ),
        .D(raw_data_im_1_o_stream_TDATA[49]),
        .Q(B_V_data_1_payload_A[49]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__4_n_0 ),
        .D(raw_data_im_1_o_stream_TDATA[4]),
        .Q(B_V_data_1_payload_A[4]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[50] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__4_n_0 ),
        .D(raw_data_im_1_o_stream_TDATA[50]),
        .Q(B_V_data_1_payload_A[50]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[51] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__4_n_0 ),
        .D(raw_data_im_1_o_stream_TDATA[51]),
        .Q(B_V_data_1_payload_A[51]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[52] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__4_n_0 ),
        .D(raw_data_im_1_o_stream_TDATA[52]),
        .Q(B_V_data_1_payload_A[52]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[53] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__4_n_0 ),
        .D(raw_data_im_1_o_stream_TDATA[53]),
        .Q(B_V_data_1_payload_A[53]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[54] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__4_n_0 ),
        .D(raw_data_im_1_o_stream_TDATA[54]),
        .Q(B_V_data_1_payload_A[54]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[55] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__4_n_0 ),
        .D(raw_data_im_1_o_stream_TDATA[55]),
        .Q(B_V_data_1_payload_A[55]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[56] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__4_n_0 ),
        .D(raw_data_im_1_o_stream_TDATA[56]),
        .Q(B_V_data_1_payload_A[56]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[57] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__4_n_0 ),
        .D(raw_data_im_1_o_stream_TDATA[57]),
        .Q(B_V_data_1_payload_A[57]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[58] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__4_n_0 ),
        .D(raw_data_im_1_o_stream_TDATA[58]),
        .Q(B_V_data_1_payload_A[58]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[59] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__4_n_0 ),
        .D(raw_data_im_1_o_stream_TDATA[59]),
        .Q(B_V_data_1_payload_A[59]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__4_n_0 ),
        .D(raw_data_im_1_o_stream_TDATA[5]),
        .Q(B_V_data_1_payload_A[5]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[60] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__4_n_0 ),
        .D(raw_data_im_1_o_stream_TDATA[60]),
        .Q(B_V_data_1_payload_A[60]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[61] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__4_n_0 ),
        .D(raw_data_im_1_o_stream_TDATA[61]),
        .Q(B_V_data_1_payload_A[61]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[62] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__4_n_0 ),
        .D(raw_data_im_1_o_stream_TDATA[62]),
        .Q(B_V_data_1_payload_A[62]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[63] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__4_n_0 ),
        .D(raw_data_im_1_o_stream_TDATA[63]),
        .Q(B_V_data_1_payload_A[63]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__4_n_0 ),
        .D(raw_data_im_1_o_stream_TDATA[6]),
        .Q(B_V_data_1_payload_A[6]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__4_n_0 ),
        .D(raw_data_im_1_o_stream_TDATA[7]),
        .Q(B_V_data_1_payload_A[7]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__4_n_0 ),
        .D(raw_data_im_1_o_stream_TDATA[8]),
        .Q(B_V_data_1_payload_A[8]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__4_n_0 ),
        .D(raw_data_im_1_o_stream_TDATA[9]),
        .Q(B_V_data_1_payload_A[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hA2)) 
    \B_V_data_1_payload_B[63]_i_1__4 
       (.I0(B_V_data_1_sel_wr),
        .I1(raw_data_im_1_o_stream_TVALID_int_regslice),
        .I2(ack_in),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_im_1_o_stream_TDATA[0]),
        .Q(B_V_data_1_payload_B[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_im_1_o_stream_TDATA[10]),
        .Q(B_V_data_1_payload_B[10]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_im_1_o_stream_TDATA[11]),
        .Q(B_V_data_1_payload_B[11]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_im_1_o_stream_TDATA[12]),
        .Q(B_V_data_1_payload_B[12]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_im_1_o_stream_TDATA[13]),
        .Q(B_V_data_1_payload_B[13]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_im_1_o_stream_TDATA[14]),
        .Q(B_V_data_1_payload_B[14]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_im_1_o_stream_TDATA[15]),
        .Q(B_V_data_1_payload_B[15]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_im_1_o_stream_TDATA[16]),
        .Q(B_V_data_1_payload_B[16]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_im_1_o_stream_TDATA[17]),
        .Q(B_V_data_1_payload_B[17]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_im_1_o_stream_TDATA[18]),
        .Q(B_V_data_1_payload_B[18]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_im_1_o_stream_TDATA[19]),
        .Q(B_V_data_1_payload_B[19]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_im_1_o_stream_TDATA[1]),
        .Q(B_V_data_1_payload_B[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_im_1_o_stream_TDATA[20]),
        .Q(B_V_data_1_payload_B[20]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_im_1_o_stream_TDATA[21]),
        .Q(B_V_data_1_payload_B[21]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_im_1_o_stream_TDATA[22]),
        .Q(B_V_data_1_payload_B[22]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_im_1_o_stream_TDATA[23]),
        .Q(B_V_data_1_payload_B[23]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[24] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_im_1_o_stream_TDATA[24]),
        .Q(B_V_data_1_payload_B[24]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[25] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_im_1_o_stream_TDATA[25]),
        .Q(B_V_data_1_payload_B[25]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[26] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_im_1_o_stream_TDATA[26]),
        .Q(B_V_data_1_payload_B[26]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[27] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_im_1_o_stream_TDATA[27]),
        .Q(B_V_data_1_payload_B[27]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[28] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_im_1_o_stream_TDATA[28]),
        .Q(B_V_data_1_payload_B[28]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[29] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_im_1_o_stream_TDATA[29]),
        .Q(B_V_data_1_payload_B[29]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_im_1_o_stream_TDATA[2]),
        .Q(B_V_data_1_payload_B[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[30] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_im_1_o_stream_TDATA[30]),
        .Q(B_V_data_1_payload_B[30]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[31] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_im_1_o_stream_TDATA[31]),
        .Q(B_V_data_1_payload_B[31]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[32] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_im_1_o_stream_TDATA[32]),
        .Q(B_V_data_1_payload_B[32]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[33] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_im_1_o_stream_TDATA[33]),
        .Q(B_V_data_1_payload_B[33]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[34] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_im_1_o_stream_TDATA[34]),
        .Q(B_V_data_1_payload_B[34]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[35] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_im_1_o_stream_TDATA[35]),
        .Q(B_V_data_1_payload_B[35]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[36] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_im_1_o_stream_TDATA[36]),
        .Q(B_V_data_1_payload_B[36]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[37] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_im_1_o_stream_TDATA[37]),
        .Q(B_V_data_1_payload_B[37]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[38] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_im_1_o_stream_TDATA[38]),
        .Q(B_V_data_1_payload_B[38]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[39] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_im_1_o_stream_TDATA[39]),
        .Q(B_V_data_1_payload_B[39]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_im_1_o_stream_TDATA[3]),
        .Q(B_V_data_1_payload_B[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[40] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_im_1_o_stream_TDATA[40]),
        .Q(B_V_data_1_payload_B[40]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[41] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_im_1_o_stream_TDATA[41]),
        .Q(B_V_data_1_payload_B[41]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[42] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_im_1_o_stream_TDATA[42]),
        .Q(B_V_data_1_payload_B[42]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[43] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_im_1_o_stream_TDATA[43]),
        .Q(B_V_data_1_payload_B[43]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[44] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_im_1_o_stream_TDATA[44]),
        .Q(B_V_data_1_payload_B[44]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[45] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_im_1_o_stream_TDATA[45]),
        .Q(B_V_data_1_payload_B[45]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[46] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_im_1_o_stream_TDATA[46]),
        .Q(B_V_data_1_payload_B[46]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[47] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_im_1_o_stream_TDATA[47]),
        .Q(B_V_data_1_payload_B[47]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[48] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_im_1_o_stream_TDATA[48]),
        .Q(B_V_data_1_payload_B[48]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[49] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_im_1_o_stream_TDATA[49]),
        .Q(B_V_data_1_payload_B[49]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_im_1_o_stream_TDATA[4]),
        .Q(B_V_data_1_payload_B[4]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[50] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_im_1_o_stream_TDATA[50]),
        .Q(B_V_data_1_payload_B[50]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[51] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_im_1_o_stream_TDATA[51]),
        .Q(B_V_data_1_payload_B[51]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[52] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_im_1_o_stream_TDATA[52]),
        .Q(B_V_data_1_payload_B[52]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[53] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_im_1_o_stream_TDATA[53]),
        .Q(B_V_data_1_payload_B[53]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[54] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_im_1_o_stream_TDATA[54]),
        .Q(B_V_data_1_payload_B[54]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[55] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_im_1_o_stream_TDATA[55]),
        .Q(B_V_data_1_payload_B[55]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[56] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_im_1_o_stream_TDATA[56]),
        .Q(B_V_data_1_payload_B[56]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[57] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_im_1_o_stream_TDATA[57]),
        .Q(B_V_data_1_payload_B[57]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[58] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_im_1_o_stream_TDATA[58]),
        .Q(B_V_data_1_payload_B[58]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[59] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_im_1_o_stream_TDATA[59]),
        .Q(B_V_data_1_payload_B[59]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_im_1_o_stream_TDATA[5]),
        .Q(B_V_data_1_payload_B[5]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[60] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_im_1_o_stream_TDATA[60]),
        .Q(B_V_data_1_payload_B[60]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[61] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_im_1_o_stream_TDATA[61]),
        .Q(B_V_data_1_payload_B[61]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[62] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_im_1_o_stream_TDATA[62]),
        .Q(B_V_data_1_payload_B[62]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[63] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_im_1_o_stream_TDATA[63]),
        .Q(B_V_data_1_payload_B[63]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_im_1_o_stream_TDATA[6]),
        .Q(B_V_data_1_payload_B[6]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_im_1_o_stream_TDATA[7]),
        .Q(B_V_data_1_payload_B[7]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_im_1_o_stream_TDATA[8]),
        .Q(B_V_data_1_payload_B[8]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_im_1_o_stream_TDATA[9]),
        .Q(B_V_data_1_payload_B[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair775" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__4
       (.I0(raw_data_im_1_o_stream_TREADY_int_regslice),
        .I1(raw_data_im_1_o_stream_TVALID_int_regslice),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__4_n_0));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__4_n_0),
        .Q(B_V_data_1_sel),
        .R(SR));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__4
       (.I0(raw_data_im_1_o_stream_TVALID),
        .I1(ack_in),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__4_n_0));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__4_n_0),
        .Q(B_V_data_1_sel_wr),
        .R(SR));
  LUT5 #(
    .INIT(32'hA2AAA000)) 
    \B_V_data_1_state[0]_i_1__4 
       (.I0(ap_rst_n),
        .I1(raw_data_im_1_o_stream_TREADY_int_regslice),
        .I2(raw_data_im_1_o_stream_TVALID),
        .I3(ack_in),
        .I4(raw_data_im_1_o_stream_TVALID_int_regslice),
        .O(\B_V_data_1_state[0]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair775" *) 
  LUT4 #(
    .INIT(16'hBBFB)) 
    \B_V_data_1_state[1]_i_1__4 
       (.I0(raw_data_im_1_o_stream_TREADY_int_regslice),
        .I1(raw_data_im_1_o_stream_TVALID_int_regslice),
        .I2(ack_in),
        .I3(raw_data_im_1_o_stream_TVALID),
        .O(\B_V_data_1_state[1]_i_1__4_n_0 ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__4_n_0 ),
        .Q(raw_data_im_1_o_stream_TVALID_int_regslice),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[1]_i_1__4_n_0 ),
        .Q(ack_in),
        .R(SR));
  LUT5 #(
    .INIT(32'h4F444444)) 
    \ap_CS_fsm[9]_i_4 
       (.I0(raw_data_im_1_o_stream_TVALID_int_regslice),
        .I1(and_ln58_5_reg_2214),
        .I2(\ap_CS_fsm[8]_i_2 ),
        .I3(icmp_ln59_reg_2108),
        .I4(and_ln58_reg_2104),
        .O(gmem_WDATA53_out));
  LUT4 #(
    .INIT(16'hE400)) 
    mem_reg_i_346
       (.I0(B_V_data_1_sel),
        .I1(B_V_data_1_payload_A[31]),
        .I2(B_V_data_1_payload_B[31]),
        .I3(\icmp_ln59_5_reg_2218_reg[0] ),
        .O(B_V_data_1_sel_rd_reg_31));
  LUT4 #(
    .INIT(16'hE400)) 
    mem_reg_i_356
       (.I0(B_V_data_1_sel),
        .I1(B_V_data_1_payload_A[30]),
        .I2(B_V_data_1_payload_B[30]),
        .I3(\icmp_ln59_5_reg_2218_reg[0] ),
        .O(B_V_data_1_sel_rd_reg_30));
  LUT4 #(
    .INIT(16'hE400)) 
    mem_reg_i_362
       (.I0(B_V_data_1_sel),
        .I1(B_V_data_1_payload_A[29]),
        .I2(B_V_data_1_payload_B[29]),
        .I3(\icmp_ln59_5_reg_2218_reg[0] ),
        .O(B_V_data_1_sel_rd_reg_29));
  LUT4 #(
    .INIT(16'hE400)) 
    mem_reg_i_368
       (.I0(B_V_data_1_sel),
        .I1(B_V_data_1_payload_A[28]),
        .I2(B_V_data_1_payload_B[28]),
        .I3(\icmp_ln59_5_reg_2218_reg[0] ),
        .O(B_V_data_1_sel_rd_reg_28));
  LUT4 #(
    .INIT(16'hE400)) 
    mem_reg_i_374
       (.I0(B_V_data_1_sel),
        .I1(B_V_data_1_payload_A[27]),
        .I2(B_V_data_1_payload_B[27]),
        .I3(\icmp_ln59_5_reg_2218_reg[0] ),
        .O(B_V_data_1_sel_rd_reg_27));
  LUT4 #(
    .INIT(16'hE400)) 
    mem_reg_i_380
       (.I0(B_V_data_1_sel),
        .I1(B_V_data_1_payload_A[26]),
        .I2(B_V_data_1_payload_B[26]),
        .I3(\icmp_ln59_5_reg_2218_reg[0] ),
        .O(B_V_data_1_sel_rd_reg_26));
  LUT4 #(
    .INIT(16'hE400)) 
    mem_reg_i_386
       (.I0(B_V_data_1_sel),
        .I1(B_V_data_1_payload_A[25]),
        .I2(B_V_data_1_payload_B[25]),
        .I3(\icmp_ln59_5_reg_2218_reg[0] ),
        .O(B_V_data_1_sel_rd_reg_25));
  LUT4 #(
    .INIT(16'hE400)) 
    mem_reg_i_392
       (.I0(B_V_data_1_sel),
        .I1(B_V_data_1_payload_A[24]),
        .I2(B_V_data_1_payload_B[24]),
        .I3(\icmp_ln59_5_reg_2218_reg[0] ),
        .O(B_V_data_1_sel_rd_reg_24));
  LUT4 #(
    .INIT(16'hE400)) 
    mem_reg_i_398
       (.I0(B_V_data_1_sel),
        .I1(B_V_data_1_payload_A[23]),
        .I2(B_V_data_1_payload_B[23]),
        .I3(\icmp_ln59_5_reg_2218_reg[0] ),
        .O(B_V_data_1_sel_rd_reg_23));
  LUT4 #(
    .INIT(16'hE400)) 
    mem_reg_i_404
       (.I0(B_V_data_1_sel),
        .I1(B_V_data_1_payload_A[22]),
        .I2(B_V_data_1_payload_B[22]),
        .I3(\icmp_ln59_5_reg_2218_reg[0] ),
        .O(B_V_data_1_sel_rd_reg_22));
  LUT4 #(
    .INIT(16'hE400)) 
    mem_reg_i_410
       (.I0(B_V_data_1_sel),
        .I1(B_V_data_1_payload_A[21]),
        .I2(B_V_data_1_payload_B[21]),
        .I3(\icmp_ln59_5_reg_2218_reg[0] ),
        .O(B_V_data_1_sel_rd_reg_21));
  LUT4 #(
    .INIT(16'hE400)) 
    mem_reg_i_416
       (.I0(B_V_data_1_sel),
        .I1(B_V_data_1_payload_A[20]),
        .I2(B_V_data_1_payload_B[20]),
        .I3(\icmp_ln59_5_reg_2218_reg[0] ),
        .O(B_V_data_1_sel_rd_reg_20));
  LUT4 #(
    .INIT(16'hE400)) 
    mem_reg_i_422
       (.I0(B_V_data_1_sel),
        .I1(B_V_data_1_payload_A[19]),
        .I2(B_V_data_1_payload_B[19]),
        .I3(\icmp_ln59_5_reg_2218_reg[0] ),
        .O(B_V_data_1_sel_rd_reg_19));
  LUT4 #(
    .INIT(16'hE400)) 
    mem_reg_i_428
       (.I0(B_V_data_1_sel),
        .I1(B_V_data_1_payload_A[18]),
        .I2(B_V_data_1_payload_B[18]),
        .I3(\icmp_ln59_5_reg_2218_reg[0] ),
        .O(B_V_data_1_sel_rd_reg_18));
  LUT4 #(
    .INIT(16'hE400)) 
    mem_reg_i_434
       (.I0(B_V_data_1_sel),
        .I1(B_V_data_1_payload_A[17]),
        .I2(B_V_data_1_payload_B[17]),
        .I3(\icmp_ln59_5_reg_2218_reg[0] ),
        .O(B_V_data_1_sel_rd_reg_17));
  LUT4 #(
    .INIT(16'hE400)) 
    mem_reg_i_440
       (.I0(B_V_data_1_sel),
        .I1(B_V_data_1_payload_A[16]),
        .I2(B_V_data_1_payload_B[16]),
        .I3(\icmp_ln59_5_reg_2218_reg[0] ),
        .O(B_V_data_1_sel_rd_reg_16));
  LUT4 #(
    .INIT(16'hE400)) 
    mem_reg_i_446
       (.I0(B_V_data_1_sel),
        .I1(B_V_data_1_payload_A[15]),
        .I2(B_V_data_1_payload_B[15]),
        .I3(\icmp_ln59_5_reg_2218_reg[0] ),
        .O(B_V_data_1_sel_rd_reg_15));
  LUT4 #(
    .INIT(16'hE400)) 
    mem_reg_i_452
       (.I0(B_V_data_1_sel),
        .I1(B_V_data_1_payload_A[14]),
        .I2(B_V_data_1_payload_B[14]),
        .I3(\icmp_ln59_5_reg_2218_reg[0] ),
        .O(B_V_data_1_sel_rd_reg_14));
  LUT4 #(
    .INIT(16'hE400)) 
    mem_reg_i_458
       (.I0(B_V_data_1_sel),
        .I1(B_V_data_1_payload_A[13]),
        .I2(B_V_data_1_payload_B[13]),
        .I3(\icmp_ln59_5_reg_2218_reg[0] ),
        .O(B_V_data_1_sel_rd_reg_13));
  LUT4 #(
    .INIT(16'hE400)) 
    mem_reg_i_464
       (.I0(B_V_data_1_sel),
        .I1(B_V_data_1_payload_A[12]),
        .I2(B_V_data_1_payload_B[12]),
        .I3(\icmp_ln59_5_reg_2218_reg[0] ),
        .O(B_V_data_1_sel_rd_reg_12));
  LUT4 #(
    .INIT(16'hE400)) 
    mem_reg_i_470
       (.I0(B_V_data_1_sel),
        .I1(B_V_data_1_payload_A[11]),
        .I2(B_V_data_1_payload_B[11]),
        .I3(\icmp_ln59_5_reg_2218_reg[0] ),
        .O(B_V_data_1_sel_rd_reg_11));
  LUT4 #(
    .INIT(16'hE400)) 
    mem_reg_i_476
       (.I0(B_V_data_1_sel),
        .I1(B_V_data_1_payload_A[10]),
        .I2(B_V_data_1_payload_B[10]),
        .I3(\icmp_ln59_5_reg_2218_reg[0] ),
        .O(B_V_data_1_sel_rd_reg_10));
  LUT4 #(
    .INIT(16'hE400)) 
    mem_reg_i_482
       (.I0(B_V_data_1_sel),
        .I1(B_V_data_1_payload_A[9]),
        .I2(B_V_data_1_payload_B[9]),
        .I3(\icmp_ln59_5_reg_2218_reg[0] ),
        .O(B_V_data_1_sel_rd_reg_9));
  LUT4 #(
    .INIT(16'hE400)) 
    mem_reg_i_488
       (.I0(B_V_data_1_sel),
        .I1(B_V_data_1_payload_A[8]),
        .I2(B_V_data_1_payload_B[8]),
        .I3(\icmp_ln59_5_reg_2218_reg[0] ),
        .O(B_V_data_1_sel_rd_reg_8));
  LUT4 #(
    .INIT(16'hE400)) 
    mem_reg_i_494
       (.I0(B_V_data_1_sel),
        .I1(B_V_data_1_payload_A[7]),
        .I2(B_V_data_1_payload_B[7]),
        .I3(\icmp_ln59_5_reg_2218_reg[0] ),
        .O(B_V_data_1_sel_rd_reg_7));
  LUT4 #(
    .INIT(16'hE400)) 
    mem_reg_i_500
       (.I0(B_V_data_1_sel),
        .I1(B_V_data_1_payload_A[6]),
        .I2(B_V_data_1_payload_B[6]),
        .I3(\icmp_ln59_5_reg_2218_reg[0] ),
        .O(B_V_data_1_sel_rd_reg_6));
  LUT4 #(
    .INIT(16'hE400)) 
    mem_reg_i_506
       (.I0(B_V_data_1_sel),
        .I1(B_V_data_1_payload_A[5]),
        .I2(B_V_data_1_payload_B[5]),
        .I3(\icmp_ln59_5_reg_2218_reg[0] ),
        .O(B_V_data_1_sel_rd_reg_5));
  LUT4 #(
    .INIT(16'hE400)) 
    mem_reg_i_512
       (.I0(B_V_data_1_sel),
        .I1(B_V_data_1_payload_A[4]),
        .I2(B_V_data_1_payload_B[4]),
        .I3(\icmp_ln59_5_reg_2218_reg[0] ),
        .O(B_V_data_1_sel_rd_reg_4));
  LUT4 #(
    .INIT(16'hE400)) 
    mem_reg_i_518
       (.I0(B_V_data_1_sel),
        .I1(B_V_data_1_payload_A[3]),
        .I2(B_V_data_1_payload_B[3]),
        .I3(\icmp_ln59_5_reg_2218_reg[0] ),
        .O(B_V_data_1_sel_rd_reg_3));
  LUT4 #(
    .INIT(16'hE400)) 
    mem_reg_i_524
       (.I0(B_V_data_1_sel),
        .I1(B_V_data_1_payload_A[2]),
        .I2(B_V_data_1_payload_B[2]),
        .I3(\icmp_ln59_5_reg_2218_reg[0] ),
        .O(B_V_data_1_sel_rd_reg_2));
  LUT4 #(
    .INIT(16'hE400)) 
    mem_reg_i_530
       (.I0(B_V_data_1_sel),
        .I1(B_V_data_1_payload_A[1]),
        .I2(B_V_data_1_payload_B[1]),
        .I3(\icmp_ln59_5_reg_2218_reg[0] ),
        .O(B_V_data_1_sel_rd_reg_1));
  LUT4 #(
    .INIT(16'hE400)) 
    mem_reg_i_536
       (.I0(B_V_data_1_sel),
        .I1(B_V_data_1_payload_A[0]),
        .I2(B_V_data_1_payload_B[0]),
        .I3(\icmp_ln59_5_reg_2218_reg[0] ),
        .O(B_V_data_1_sel_rd_reg_0));
  LUT4 #(
    .INIT(16'hE400)) 
    mem_reg_i_542
       (.I0(B_V_data_1_sel),
        .I1(B_V_data_1_payload_A[63]),
        .I2(B_V_data_1_payload_B[63]),
        .I3(\icmp_ln59_5_reg_2218_reg[0] ),
        .O(B_V_data_1_sel_rd_reg_63));
  LUT4 #(
    .INIT(16'hE400)) 
    mem_reg_i_548
       (.I0(B_V_data_1_sel),
        .I1(B_V_data_1_payload_A[62]),
        .I2(B_V_data_1_payload_B[62]),
        .I3(\icmp_ln59_5_reg_2218_reg[0] ),
        .O(B_V_data_1_sel_rd_reg_62));
  LUT4 #(
    .INIT(16'hE400)) 
    mem_reg_i_554
       (.I0(B_V_data_1_sel),
        .I1(B_V_data_1_payload_A[61]),
        .I2(B_V_data_1_payload_B[61]),
        .I3(\icmp_ln59_5_reg_2218_reg[0] ),
        .O(B_V_data_1_sel_rd_reg_61));
  LUT4 #(
    .INIT(16'hE400)) 
    mem_reg_i_560
       (.I0(B_V_data_1_sel),
        .I1(B_V_data_1_payload_A[60]),
        .I2(B_V_data_1_payload_B[60]),
        .I3(\icmp_ln59_5_reg_2218_reg[0] ),
        .O(B_V_data_1_sel_rd_reg_60));
  LUT4 #(
    .INIT(16'hE400)) 
    mem_reg_i_566
       (.I0(B_V_data_1_sel),
        .I1(B_V_data_1_payload_A[59]),
        .I2(B_V_data_1_payload_B[59]),
        .I3(\icmp_ln59_5_reg_2218_reg[0] ),
        .O(B_V_data_1_sel_rd_reg_59));
  LUT4 #(
    .INIT(16'hE400)) 
    mem_reg_i_572
       (.I0(B_V_data_1_sel),
        .I1(B_V_data_1_payload_A[58]),
        .I2(B_V_data_1_payload_B[58]),
        .I3(\icmp_ln59_5_reg_2218_reg[0] ),
        .O(B_V_data_1_sel_rd_reg_58));
  LUT4 #(
    .INIT(16'hE400)) 
    mem_reg_i_578
       (.I0(B_V_data_1_sel),
        .I1(B_V_data_1_payload_A[57]),
        .I2(B_V_data_1_payload_B[57]),
        .I3(\icmp_ln59_5_reg_2218_reg[0] ),
        .O(B_V_data_1_sel_rd_reg_57));
  LUT4 #(
    .INIT(16'hE400)) 
    mem_reg_i_584
       (.I0(B_V_data_1_sel),
        .I1(B_V_data_1_payload_A[56]),
        .I2(B_V_data_1_payload_B[56]),
        .I3(\icmp_ln59_5_reg_2218_reg[0] ),
        .O(B_V_data_1_sel_rd_reg_56));
  LUT4 #(
    .INIT(16'hE400)) 
    mem_reg_i_590
       (.I0(B_V_data_1_sel),
        .I1(B_V_data_1_payload_A[55]),
        .I2(B_V_data_1_payload_B[55]),
        .I3(\icmp_ln59_5_reg_2218_reg[0] ),
        .O(B_V_data_1_sel_rd_reg_55));
  LUT4 #(
    .INIT(16'hE400)) 
    mem_reg_i_596
       (.I0(B_V_data_1_sel),
        .I1(B_V_data_1_payload_A[54]),
        .I2(B_V_data_1_payload_B[54]),
        .I3(\icmp_ln59_5_reg_2218_reg[0] ),
        .O(B_V_data_1_sel_rd_reg_54));
  LUT4 #(
    .INIT(16'hE400)) 
    mem_reg_i_602
       (.I0(B_V_data_1_sel),
        .I1(B_V_data_1_payload_A[53]),
        .I2(B_V_data_1_payload_B[53]),
        .I3(\icmp_ln59_5_reg_2218_reg[0] ),
        .O(B_V_data_1_sel_rd_reg_53));
  LUT4 #(
    .INIT(16'hE400)) 
    mem_reg_i_608
       (.I0(B_V_data_1_sel),
        .I1(B_V_data_1_payload_A[52]),
        .I2(B_V_data_1_payload_B[52]),
        .I3(\icmp_ln59_5_reg_2218_reg[0] ),
        .O(B_V_data_1_sel_rd_reg_52));
  LUT4 #(
    .INIT(16'hE400)) 
    mem_reg_i_614
       (.I0(B_V_data_1_sel),
        .I1(B_V_data_1_payload_A[51]),
        .I2(B_V_data_1_payload_B[51]),
        .I3(\icmp_ln59_5_reg_2218_reg[0] ),
        .O(B_V_data_1_sel_rd_reg_51));
  LUT4 #(
    .INIT(16'hE400)) 
    mem_reg_i_620
       (.I0(B_V_data_1_sel),
        .I1(B_V_data_1_payload_A[50]),
        .I2(B_V_data_1_payload_B[50]),
        .I3(\icmp_ln59_5_reg_2218_reg[0] ),
        .O(B_V_data_1_sel_rd_reg_50));
  LUT4 #(
    .INIT(16'hE400)) 
    mem_reg_i_626
       (.I0(B_V_data_1_sel),
        .I1(B_V_data_1_payload_A[49]),
        .I2(B_V_data_1_payload_B[49]),
        .I3(\icmp_ln59_5_reg_2218_reg[0] ),
        .O(B_V_data_1_sel_rd_reg_49));
  LUT4 #(
    .INIT(16'hE400)) 
    mem_reg_i_632
       (.I0(B_V_data_1_sel),
        .I1(B_V_data_1_payload_A[48]),
        .I2(B_V_data_1_payload_B[48]),
        .I3(\icmp_ln59_5_reg_2218_reg[0] ),
        .O(B_V_data_1_sel_rd_reg_48));
  LUT4 #(
    .INIT(16'hE400)) 
    mem_reg_i_638
       (.I0(B_V_data_1_sel),
        .I1(B_V_data_1_payload_A[47]),
        .I2(B_V_data_1_payload_B[47]),
        .I3(\icmp_ln59_5_reg_2218_reg[0] ),
        .O(B_V_data_1_sel_rd_reg_47));
  LUT4 #(
    .INIT(16'hE400)) 
    mem_reg_i_644
       (.I0(B_V_data_1_sel),
        .I1(B_V_data_1_payload_A[46]),
        .I2(B_V_data_1_payload_B[46]),
        .I3(\icmp_ln59_5_reg_2218_reg[0] ),
        .O(B_V_data_1_sel_rd_reg_46));
  LUT4 #(
    .INIT(16'hE400)) 
    mem_reg_i_650
       (.I0(B_V_data_1_sel),
        .I1(B_V_data_1_payload_A[45]),
        .I2(B_V_data_1_payload_B[45]),
        .I3(\icmp_ln59_5_reg_2218_reg[0] ),
        .O(B_V_data_1_sel_rd_reg_45));
  LUT4 #(
    .INIT(16'hE400)) 
    mem_reg_i_656
       (.I0(B_V_data_1_sel),
        .I1(B_V_data_1_payload_A[44]),
        .I2(B_V_data_1_payload_B[44]),
        .I3(\icmp_ln59_5_reg_2218_reg[0] ),
        .O(B_V_data_1_sel_rd_reg_44));
  LUT4 #(
    .INIT(16'hE400)) 
    mem_reg_i_662
       (.I0(B_V_data_1_sel),
        .I1(B_V_data_1_payload_A[43]),
        .I2(B_V_data_1_payload_B[43]),
        .I3(\icmp_ln59_5_reg_2218_reg[0] ),
        .O(B_V_data_1_sel_rd_reg_43));
  LUT4 #(
    .INIT(16'hE400)) 
    mem_reg_i_668
       (.I0(B_V_data_1_sel),
        .I1(B_V_data_1_payload_A[42]),
        .I2(B_V_data_1_payload_B[42]),
        .I3(\icmp_ln59_5_reg_2218_reg[0] ),
        .O(B_V_data_1_sel_rd_reg_42));
  LUT4 #(
    .INIT(16'hE400)) 
    mem_reg_i_674
       (.I0(B_V_data_1_sel),
        .I1(B_V_data_1_payload_A[41]),
        .I2(B_V_data_1_payload_B[41]),
        .I3(\icmp_ln59_5_reg_2218_reg[0] ),
        .O(B_V_data_1_sel_rd_reg_41));
  LUT4 #(
    .INIT(16'hE400)) 
    mem_reg_i_680
       (.I0(B_V_data_1_sel),
        .I1(B_V_data_1_payload_A[40]),
        .I2(B_V_data_1_payload_B[40]),
        .I3(\icmp_ln59_5_reg_2218_reg[0] ),
        .O(B_V_data_1_sel_rd_reg_40));
  LUT4 #(
    .INIT(16'hE400)) 
    mem_reg_i_686
       (.I0(B_V_data_1_sel),
        .I1(B_V_data_1_payload_A[39]),
        .I2(B_V_data_1_payload_B[39]),
        .I3(\icmp_ln59_5_reg_2218_reg[0] ),
        .O(B_V_data_1_sel_rd_reg_39));
  LUT4 #(
    .INIT(16'hE400)) 
    mem_reg_i_692
       (.I0(B_V_data_1_sel),
        .I1(B_V_data_1_payload_A[38]),
        .I2(B_V_data_1_payload_B[38]),
        .I3(\icmp_ln59_5_reg_2218_reg[0] ),
        .O(B_V_data_1_sel_rd_reg_38));
  LUT4 #(
    .INIT(16'hE400)) 
    mem_reg_i_698
       (.I0(B_V_data_1_sel),
        .I1(B_V_data_1_payload_A[37]),
        .I2(B_V_data_1_payload_B[37]),
        .I3(\icmp_ln59_5_reg_2218_reg[0] ),
        .O(B_V_data_1_sel_rd_reg_37));
  LUT4 #(
    .INIT(16'hE400)) 
    mem_reg_i_704
       (.I0(B_V_data_1_sel),
        .I1(B_V_data_1_payload_A[36]),
        .I2(B_V_data_1_payload_B[36]),
        .I3(\icmp_ln59_5_reg_2218_reg[0] ),
        .O(B_V_data_1_sel_rd_reg_36));
  LUT4 #(
    .INIT(16'hE400)) 
    mem_reg_i_710
       (.I0(B_V_data_1_sel),
        .I1(B_V_data_1_payload_A[35]),
        .I2(B_V_data_1_payload_B[35]),
        .I3(\icmp_ln59_5_reg_2218_reg[0] ),
        .O(B_V_data_1_sel_rd_reg_35));
  LUT4 #(
    .INIT(16'hE400)) 
    mem_reg_i_716
       (.I0(B_V_data_1_sel),
        .I1(B_V_data_1_payload_A[34]),
        .I2(B_V_data_1_payload_B[34]),
        .I3(\icmp_ln59_5_reg_2218_reg[0] ),
        .O(B_V_data_1_sel_rd_reg_34));
  LUT4 #(
    .INIT(16'hE400)) 
    mem_reg_i_722
       (.I0(B_V_data_1_sel),
        .I1(B_V_data_1_payload_A[33]),
        .I2(B_V_data_1_payload_B[33]),
        .I3(\icmp_ln59_5_reg_2218_reg[0] ),
        .O(B_V_data_1_sel_rd_reg_33));
  LUT4 #(
    .INIT(16'hE400)) 
    mem_reg_i_728
       (.I0(B_V_data_1_sel),
        .I1(B_V_data_1_payload_A[32]),
        .I2(B_V_data_1_payload_B[32]),
        .I3(\icmp_ln59_5_reg_2218_reg[0] ),
        .O(B_V_data_1_sel_rd_reg_32));
  LUT5 #(
    .INIT(32'h00800000)) 
    mem_reg_i_744
       (.I0(icmp_ln59_5_reg_2218),
        .I1(and_ln58_5_reg_2214),
        .I2(Q),
        .I3(gmem_WDATA53_out),
        .I4(ap_enable_reg_pp0_iter0),
        .O(\icmp_ln59_5_reg_2218_reg[0] ));
endmodule

(* ORIG_REF_NAME = "mem_write_top_rfi_C_regslice_both" *) 
module design_1_mem_write_top_rfi_C_0_0_mem_write_top_rfi_C_regslice_both_6
   (raw_data_im_o_stream_TVALID_int_regslice,
    ack_in,
    raw_data_im_o_stream_TDATA_int_regslice,
    raw_data_im_o_stream_TREADY_int_regslice,
    raw_data_im_o_stream_TVALID,
    SR,
    ap_clk,
    raw_data_im_o_stream_TDATA,
    ap_rst_n);
  output raw_data_im_o_stream_TVALID_int_regslice;
  output ack_in;
  output [63:0]raw_data_im_o_stream_TDATA_int_regslice;
  input raw_data_im_o_stream_TREADY_int_regslice;
  input raw_data_im_o_stream_TVALID;
  input [0:0]SR;
  input ap_clk;
  input [63:0]raw_data_im_o_stream_TDATA;
  input ap_rst_n;

  wire B_V_data_1_load_B;
  wire [63:0]B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[63]_i_1_n_0 ;
  wire [63:0]B_V_data_1_payload_B;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1_n_0;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1_n_0;
  wire \B_V_data_1_state[0]_i_1_n_0 ;
  wire \B_V_data_1_state[1]_i_1_n_0 ;
  wire [0:0]SR;
  wire ack_in;
  wire ap_clk;
  wire ap_rst_n;
  wire [63:0]raw_data_im_o_stream_TDATA;
  wire [63:0]raw_data_im_o_stream_TDATA_int_regslice;
  wire raw_data_im_o_stream_TREADY_int_regslice;
  wire raw_data_im_o_stream_TVALID;
  wire raw_data_im_o_stream_TVALID_int_regslice;

  LUT3 #(
    .INIT(8'h0D)) 
    \B_V_data_1_payload_A[63]_i_1 
       (.I0(raw_data_im_o_stream_TVALID_int_regslice),
        .I1(ack_in),
        .I2(B_V_data_1_sel_wr),
        .O(\B_V_data_1_payload_A[63]_i_1_n_0 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_0 ),
        .D(raw_data_im_o_stream_TDATA[0]),
        .Q(B_V_data_1_payload_A[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_0 ),
        .D(raw_data_im_o_stream_TDATA[10]),
        .Q(B_V_data_1_payload_A[10]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_0 ),
        .D(raw_data_im_o_stream_TDATA[11]),
        .Q(B_V_data_1_payload_A[11]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_0 ),
        .D(raw_data_im_o_stream_TDATA[12]),
        .Q(B_V_data_1_payload_A[12]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_0 ),
        .D(raw_data_im_o_stream_TDATA[13]),
        .Q(B_V_data_1_payload_A[13]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_0 ),
        .D(raw_data_im_o_stream_TDATA[14]),
        .Q(B_V_data_1_payload_A[14]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_0 ),
        .D(raw_data_im_o_stream_TDATA[15]),
        .Q(B_V_data_1_payload_A[15]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[16] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_0 ),
        .D(raw_data_im_o_stream_TDATA[16]),
        .Q(B_V_data_1_payload_A[16]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[17] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_0 ),
        .D(raw_data_im_o_stream_TDATA[17]),
        .Q(B_V_data_1_payload_A[17]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[18] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_0 ),
        .D(raw_data_im_o_stream_TDATA[18]),
        .Q(B_V_data_1_payload_A[18]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[19] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_0 ),
        .D(raw_data_im_o_stream_TDATA[19]),
        .Q(B_V_data_1_payload_A[19]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_0 ),
        .D(raw_data_im_o_stream_TDATA[1]),
        .Q(B_V_data_1_payload_A[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[20] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_0 ),
        .D(raw_data_im_o_stream_TDATA[20]),
        .Q(B_V_data_1_payload_A[20]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[21] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_0 ),
        .D(raw_data_im_o_stream_TDATA[21]),
        .Q(B_V_data_1_payload_A[21]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[22] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_0 ),
        .D(raw_data_im_o_stream_TDATA[22]),
        .Q(B_V_data_1_payload_A[22]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[23] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_0 ),
        .D(raw_data_im_o_stream_TDATA[23]),
        .Q(B_V_data_1_payload_A[23]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[24] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_0 ),
        .D(raw_data_im_o_stream_TDATA[24]),
        .Q(B_V_data_1_payload_A[24]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[25] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_0 ),
        .D(raw_data_im_o_stream_TDATA[25]),
        .Q(B_V_data_1_payload_A[25]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[26] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_0 ),
        .D(raw_data_im_o_stream_TDATA[26]),
        .Q(B_V_data_1_payload_A[26]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[27] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_0 ),
        .D(raw_data_im_o_stream_TDATA[27]),
        .Q(B_V_data_1_payload_A[27]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[28] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_0 ),
        .D(raw_data_im_o_stream_TDATA[28]),
        .Q(B_V_data_1_payload_A[28]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[29] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_0 ),
        .D(raw_data_im_o_stream_TDATA[29]),
        .Q(B_V_data_1_payload_A[29]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_0 ),
        .D(raw_data_im_o_stream_TDATA[2]),
        .Q(B_V_data_1_payload_A[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[30] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_0 ),
        .D(raw_data_im_o_stream_TDATA[30]),
        .Q(B_V_data_1_payload_A[30]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[31] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_0 ),
        .D(raw_data_im_o_stream_TDATA[31]),
        .Q(B_V_data_1_payload_A[31]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[32] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_0 ),
        .D(raw_data_im_o_stream_TDATA[32]),
        .Q(B_V_data_1_payload_A[32]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[33] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_0 ),
        .D(raw_data_im_o_stream_TDATA[33]),
        .Q(B_V_data_1_payload_A[33]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[34] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_0 ),
        .D(raw_data_im_o_stream_TDATA[34]),
        .Q(B_V_data_1_payload_A[34]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[35] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_0 ),
        .D(raw_data_im_o_stream_TDATA[35]),
        .Q(B_V_data_1_payload_A[35]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[36] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_0 ),
        .D(raw_data_im_o_stream_TDATA[36]),
        .Q(B_V_data_1_payload_A[36]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[37] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_0 ),
        .D(raw_data_im_o_stream_TDATA[37]),
        .Q(B_V_data_1_payload_A[37]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[38] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_0 ),
        .D(raw_data_im_o_stream_TDATA[38]),
        .Q(B_V_data_1_payload_A[38]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[39] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_0 ),
        .D(raw_data_im_o_stream_TDATA[39]),
        .Q(B_V_data_1_payload_A[39]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_0 ),
        .D(raw_data_im_o_stream_TDATA[3]),
        .Q(B_V_data_1_payload_A[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[40] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_0 ),
        .D(raw_data_im_o_stream_TDATA[40]),
        .Q(B_V_data_1_payload_A[40]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[41] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_0 ),
        .D(raw_data_im_o_stream_TDATA[41]),
        .Q(B_V_data_1_payload_A[41]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[42] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_0 ),
        .D(raw_data_im_o_stream_TDATA[42]),
        .Q(B_V_data_1_payload_A[42]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[43] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_0 ),
        .D(raw_data_im_o_stream_TDATA[43]),
        .Q(B_V_data_1_payload_A[43]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[44] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_0 ),
        .D(raw_data_im_o_stream_TDATA[44]),
        .Q(B_V_data_1_payload_A[44]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[45] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_0 ),
        .D(raw_data_im_o_stream_TDATA[45]),
        .Q(B_V_data_1_payload_A[45]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[46] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_0 ),
        .D(raw_data_im_o_stream_TDATA[46]),
        .Q(B_V_data_1_payload_A[46]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[47] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_0 ),
        .D(raw_data_im_o_stream_TDATA[47]),
        .Q(B_V_data_1_payload_A[47]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[48] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_0 ),
        .D(raw_data_im_o_stream_TDATA[48]),
        .Q(B_V_data_1_payload_A[48]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[49] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_0 ),
        .D(raw_data_im_o_stream_TDATA[49]),
        .Q(B_V_data_1_payload_A[49]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_0 ),
        .D(raw_data_im_o_stream_TDATA[4]),
        .Q(B_V_data_1_payload_A[4]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[50] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_0 ),
        .D(raw_data_im_o_stream_TDATA[50]),
        .Q(B_V_data_1_payload_A[50]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[51] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_0 ),
        .D(raw_data_im_o_stream_TDATA[51]),
        .Q(B_V_data_1_payload_A[51]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[52] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_0 ),
        .D(raw_data_im_o_stream_TDATA[52]),
        .Q(B_V_data_1_payload_A[52]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[53] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_0 ),
        .D(raw_data_im_o_stream_TDATA[53]),
        .Q(B_V_data_1_payload_A[53]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[54] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_0 ),
        .D(raw_data_im_o_stream_TDATA[54]),
        .Q(B_V_data_1_payload_A[54]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[55] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_0 ),
        .D(raw_data_im_o_stream_TDATA[55]),
        .Q(B_V_data_1_payload_A[55]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[56] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_0 ),
        .D(raw_data_im_o_stream_TDATA[56]),
        .Q(B_V_data_1_payload_A[56]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[57] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_0 ),
        .D(raw_data_im_o_stream_TDATA[57]),
        .Q(B_V_data_1_payload_A[57]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[58] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_0 ),
        .D(raw_data_im_o_stream_TDATA[58]),
        .Q(B_V_data_1_payload_A[58]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[59] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_0 ),
        .D(raw_data_im_o_stream_TDATA[59]),
        .Q(B_V_data_1_payload_A[59]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_0 ),
        .D(raw_data_im_o_stream_TDATA[5]),
        .Q(B_V_data_1_payload_A[5]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[60] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_0 ),
        .D(raw_data_im_o_stream_TDATA[60]),
        .Q(B_V_data_1_payload_A[60]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[61] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_0 ),
        .D(raw_data_im_o_stream_TDATA[61]),
        .Q(B_V_data_1_payload_A[61]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[62] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_0 ),
        .D(raw_data_im_o_stream_TDATA[62]),
        .Q(B_V_data_1_payload_A[62]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[63] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_0 ),
        .D(raw_data_im_o_stream_TDATA[63]),
        .Q(B_V_data_1_payload_A[63]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_0 ),
        .D(raw_data_im_o_stream_TDATA[6]),
        .Q(B_V_data_1_payload_A[6]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_0 ),
        .D(raw_data_im_o_stream_TDATA[7]),
        .Q(B_V_data_1_payload_A[7]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_0 ),
        .D(raw_data_im_o_stream_TDATA[8]),
        .Q(B_V_data_1_payload_A[8]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_0 ),
        .D(raw_data_im_o_stream_TDATA[9]),
        .Q(B_V_data_1_payload_A[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hA2)) 
    \B_V_data_1_payload_B[63]_i_1 
       (.I0(B_V_data_1_sel_wr),
        .I1(raw_data_im_o_stream_TVALID_int_regslice),
        .I2(ack_in),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_im_o_stream_TDATA[0]),
        .Q(B_V_data_1_payload_B[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_im_o_stream_TDATA[10]),
        .Q(B_V_data_1_payload_B[10]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_im_o_stream_TDATA[11]),
        .Q(B_V_data_1_payload_B[11]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_im_o_stream_TDATA[12]),
        .Q(B_V_data_1_payload_B[12]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_im_o_stream_TDATA[13]),
        .Q(B_V_data_1_payload_B[13]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_im_o_stream_TDATA[14]),
        .Q(B_V_data_1_payload_B[14]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_im_o_stream_TDATA[15]),
        .Q(B_V_data_1_payload_B[15]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_im_o_stream_TDATA[16]),
        .Q(B_V_data_1_payload_B[16]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_im_o_stream_TDATA[17]),
        .Q(B_V_data_1_payload_B[17]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_im_o_stream_TDATA[18]),
        .Q(B_V_data_1_payload_B[18]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_im_o_stream_TDATA[19]),
        .Q(B_V_data_1_payload_B[19]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_im_o_stream_TDATA[1]),
        .Q(B_V_data_1_payload_B[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_im_o_stream_TDATA[20]),
        .Q(B_V_data_1_payload_B[20]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_im_o_stream_TDATA[21]),
        .Q(B_V_data_1_payload_B[21]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_im_o_stream_TDATA[22]),
        .Q(B_V_data_1_payload_B[22]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_im_o_stream_TDATA[23]),
        .Q(B_V_data_1_payload_B[23]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[24] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_im_o_stream_TDATA[24]),
        .Q(B_V_data_1_payload_B[24]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[25] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_im_o_stream_TDATA[25]),
        .Q(B_V_data_1_payload_B[25]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[26] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_im_o_stream_TDATA[26]),
        .Q(B_V_data_1_payload_B[26]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[27] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_im_o_stream_TDATA[27]),
        .Q(B_V_data_1_payload_B[27]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[28] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_im_o_stream_TDATA[28]),
        .Q(B_V_data_1_payload_B[28]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[29] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_im_o_stream_TDATA[29]),
        .Q(B_V_data_1_payload_B[29]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_im_o_stream_TDATA[2]),
        .Q(B_V_data_1_payload_B[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[30] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_im_o_stream_TDATA[30]),
        .Q(B_V_data_1_payload_B[30]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[31] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_im_o_stream_TDATA[31]),
        .Q(B_V_data_1_payload_B[31]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[32] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_im_o_stream_TDATA[32]),
        .Q(B_V_data_1_payload_B[32]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[33] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_im_o_stream_TDATA[33]),
        .Q(B_V_data_1_payload_B[33]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[34] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_im_o_stream_TDATA[34]),
        .Q(B_V_data_1_payload_B[34]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[35] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_im_o_stream_TDATA[35]),
        .Q(B_V_data_1_payload_B[35]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[36] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_im_o_stream_TDATA[36]),
        .Q(B_V_data_1_payload_B[36]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[37] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_im_o_stream_TDATA[37]),
        .Q(B_V_data_1_payload_B[37]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[38] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_im_o_stream_TDATA[38]),
        .Q(B_V_data_1_payload_B[38]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[39] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_im_o_stream_TDATA[39]),
        .Q(B_V_data_1_payload_B[39]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_im_o_stream_TDATA[3]),
        .Q(B_V_data_1_payload_B[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[40] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_im_o_stream_TDATA[40]),
        .Q(B_V_data_1_payload_B[40]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[41] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_im_o_stream_TDATA[41]),
        .Q(B_V_data_1_payload_B[41]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[42] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_im_o_stream_TDATA[42]),
        .Q(B_V_data_1_payload_B[42]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[43] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_im_o_stream_TDATA[43]),
        .Q(B_V_data_1_payload_B[43]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[44] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_im_o_stream_TDATA[44]),
        .Q(B_V_data_1_payload_B[44]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[45] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_im_o_stream_TDATA[45]),
        .Q(B_V_data_1_payload_B[45]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[46] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_im_o_stream_TDATA[46]),
        .Q(B_V_data_1_payload_B[46]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[47] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_im_o_stream_TDATA[47]),
        .Q(B_V_data_1_payload_B[47]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[48] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_im_o_stream_TDATA[48]),
        .Q(B_V_data_1_payload_B[48]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[49] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_im_o_stream_TDATA[49]),
        .Q(B_V_data_1_payload_B[49]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_im_o_stream_TDATA[4]),
        .Q(B_V_data_1_payload_B[4]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[50] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_im_o_stream_TDATA[50]),
        .Q(B_V_data_1_payload_B[50]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[51] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_im_o_stream_TDATA[51]),
        .Q(B_V_data_1_payload_B[51]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[52] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_im_o_stream_TDATA[52]),
        .Q(B_V_data_1_payload_B[52]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[53] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_im_o_stream_TDATA[53]),
        .Q(B_V_data_1_payload_B[53]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[54] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_im_o_stream_TDATA[54]),
        .Q(B_V_data_1_payload_B[54]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[55] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_im_o_stream_TDATA[55]),
        .Q(B_V_data_1_payload_B[55]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[56] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_im_o_stream_TDATA[56]),
        .Q(B_V_data_1_payload_B[56]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[57] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_im_o_stream_TDATA[57]),
        .Q(B_V_data_1_payload_B[57]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[58] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_im_o_stream_TDATA[58]),
        .Q(B_V_data_1_payload_B[58]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[59] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_im_o_stream_TDATA[59]),
        .Q(B_V_data_1_payload_B[59]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_im_o_stream_TDATA[5]),
        .Q(B_V_data_1_payload_B[5]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[60] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_im_o_stream_TDATA[60]),
        .Q(B_V_data_1_payload_B[60]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[61] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_im_o_stream_TDATA[61]),
        .Q(B_V_data_1_payload_B[61]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[62] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_im_o_stream_TDATA[62]),
        .Q(B_V_data_1_payload_B[62]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[63] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_im_o_stream_TDATA[63]),
        .Q(B_V_data_1_payload_B[63]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_im_o_stream_TDATA[6]),
        .Q(B_V_data_1_payload_B[6]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_im_o_stream_TDATA[7]),
        .Q(B_V_data_1_payload_B[7]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_im_o_stream_TDATA[8]),
        .Q(B_V_data_1_payload_B[8]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_im_o_stream_TDATA[9]),
        .Q(B_V_data_1_payload_B[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair776" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1
       (.I0(raw_data_im_o_stream_TREADY_int_regslice),
        .I1(raw_data_im_o_stream_TVALID_int_regslice),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1_n_0));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1_n_0),
        .Q(B_V_data_1_sel),
        .R(SR));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1
       (.I0(raw_data_im_o_stream_TVALID),
        .I1(ack_in),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1_n_0));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1_n_0),
        .Q(B_V_data_1_sel_wr),
        .R(SR));
  LUT5 #(
    .INIT(32'hA2AAA000)) 
    \B_V_data_1_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(raw_data_im_o_stream_TREADY_int_regslice),
        .I2(raw_data_im_o_stream_TVALID),
        .I3(ack_in),
        .I4(raw_data_im_o_stream_TVALID_int_regslice),
        .O(\B_V_data_1_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair776" *) 
  LUT4 #(
    .INIT(16'hBBFB)) 
    \B_V_data_1_state[1]_i_1 
       (.I0(raw_data_im_o_stream_TREADY_int_regslice),
        .I1(raw_data_im_o_stream_TVALID_int_regslice),
        .I2(ack_in),
        .I3(raw_data_im_o_stream_TVALID),
        .O(\B_V_data_1_state[1]_i_1_n_0 ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1_n_0 ),
        .Q(raw_data_im_o_stream_TVALID_int_regslice),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[1]_i_1_n_0 ),
        .Q(ack_in),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair792" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_748
       (.I0(B_V_data_1_payload_B[31]),
        .I1(B_V_data_1_payload_A[31]),
        .I2(B_V_data_1_sel),
        .O(raw_data_im_o_stream_TDATA_int_regslice[31]));
  (* SOFT_HLUTNM = "soft_lutpair792" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_756
       (.I0(B_V_data_1_payload_B[30]),
        .I1(B_V_data_1_payload_A[30]),
        .I2(B_V_data_1_sel),
        .O(raw_data_im_o_stream_TDATA_int_regslice[30]));
  (* SOFT_HLUTNM = "soft_lutpair791" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_758
       (.I0(B_V_data_1_payload_B[29]),
        .I1(B_V_data_1_payload_A[29]),
        .I2(B_V_data_1_sel),
        .O(raw_data_im_o_stream_TDATA_int_regslice[29]));
  (* SOFT_HLUTNM = "soft_lutpair791" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_760
       (.I0(B_V_data_1_payload_B[28]),
        .I1(B_V_data_1_payload_A[28]),
        .I2(B_V_data_1_sel),
        .O(raw_data_im_o_stream_TDATA_int_regslice[28]));
  (* SOFT_HLUTNM = "soft_lutpair790" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_762
       (.I0(B_V_data_1_payload_B[27]),
        .I1(B_V_data_1_payload_A[27]),
        .I2(B_V_data_1_sel),
        .O(raw_data_im_o_stream_TDATA_int_regslice[27]));
  (* SOFT_HLUTNM = "soft_lutpair790" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_764
       (.I0(B_V_data_1_payload_B[26]),
        .I1(B_V_data_1_payload_A[26]),
        .I2(B_V_data_1_sel),
        .O(raw_data_im_o_stream_TDATA_int_regslice[26]));
  (* SOFT_HLUTNM = "soft_lutpair789" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_766
       (.I0(B_V_data_1_payload_B[25]),
        .I1(B_V_data_1_payload_A[25]),
        .I2(B_V_data_1_sel),
        .O(raw_data_im_o_stream_TDATA_int_regslice[25]));
  (* SOFT_HLUTNM = "soft_lutpair789" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_768
       (.I0(B_V_data_1_payload_B[24]),
        .I1(B_V_data_1_payload_A[24]),
        .I2(B_V_data_1_sel),
        .O(raw_data_im_o_stream_TDATA_int_regslice[24]));
  (* SOFT_HLUTNM = "soft_lutpair788" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_770
       (.I0(B_V_data_1_payload_B[23]),
        .I1(B_V_data_1_payload_A[23]),
        .I2(B_V_data_1_sel),
        .O(raw_data_im_o_stream_TDATA_int_regslice[23]));
  (* SOFT_HLUTNM = "soft_lutpair788" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_772
       (.I0(B_V_data_1_payload_B[22]),
        .I1(B_V_data_1_payload_A[22]),
        .I2(B_V_data_1_sel),
        .O(raw_data_im_o_stream_TDATA_int_regslice[22]));
  (* SOFT_HLUTNM = "soft_lutpair787" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_774
       (.I0(B_V_data_1_payload_B[21]),
        .I1(B_V_data_1_payload_A[21]),
        .I2(B_V_data_1_sel),
        .O(raw_data_im_o_stream_TDATA_int_regslice[21]));
  (* SOFT_HLUTNM = "soft_lutpair787" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_776
       (.I0(B_V_data_1_payload_B[20]),
        .I1(B_V_data_1_payload_A[20]),
        .I2(B_V_data_1_sel),
        .O(raw_data_im_o_stream_TDATA_int_regslice[20]));
  (* SOFT_HLUTNM = "soft_lutpair786" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_778
       (.I0(B_V_data_1_payload_B[19]),
        .I1(B_V_data_1_payload_A[19]),
        .I2(B_V_data_1_sel),
        .O(raw_data_im_o_stream_TDATA_int_regslice[19]));
  (* SOFT_HLUTNM = "soft_lutpair786" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_780
       (.I0(B_V_data_1_payload_B[18]),
        .I1(B_V_data_1_payload_A[18]),
        .I2(B_V_data_1_sel),
        .O(raw_data_im_o_stream_TDATA_int_regslice[18]));
  (* SOFT_HLUTNM = "soft_lutpair785" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_782
       (.I0(B_V_data_1_payload_B[17]),
        .I1(B_V_data_1_payload_A[17]),
        .I2(B_V_data_1_sel),
        .O(raw_data_im_o_stream_TDATA_int_regslice[17]));
  (* SOFT_HLUTNM = "soft_lutpair785" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_784
       (.I0(B_V_data_1_payload_B[16]),
        .I1(B_V_data_1_payload_A[16]),
        .I2(B_V_data_1_sel),
        .O(raw_data_im_o_stream_TDATA_int_regslice[16]));
  (* SOFT_HLUTNM = "soft_lutpair784" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_786
       (.I0(B_V_data_1_payload_B[15]),
        .I1(B_V_data_1_payload_A[15]),
        .I2(B_V_data_1_sel),
        .O(raw_data_im_o_stream_TDATA_int_regslice[15]));
  (* SOFT_HLUTNM = "soft_lutpair784" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_788
       (.I0(B_V_data_1_payload_B[14]),
        .I1(B_V_data_1_payload_A[14]),
        .I2(B_V_data_1_sel),
        .O(raw_data_im_o_stream_TDATA_int_regslice[14]));
  (* SOFT_HLUTNM = "soft_lutpair783" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_790
       (.I0(B_V_data_1_payload_B[13]),
        .I1(B_V_data_1_payload_A[13]),
        .I2(B_V_data_1_sel),
        .O(raw_data_im_o_stream_TDATA_int_regslice[13]));
  (* SOFT_HLUTNM = "soft_lutpair783" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_792
       (.I0(B_V_data_1_payload_B[12]),
        .I1(B_V_data_1_payload_A[12]),
        .I2(B_V_data_1_sel),
        .O(raw_data_im_o_stream_TDATA_int_regslice[12]));
  (* SOFT_HLUTNM = "soft_lutpair782" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_794
       (.I0(B_V_data_1_payload_B[11]),
        .I1(B_V_data_1_payload_A[11]),
        .I2(B_V_data_1_sel),
        .O(raw_data_im_o_stream_TDATA_int_regslice[11]));
  (* SOFT_HLUTNM = "soft_lutpair782" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_796
       (.I0(B_V_data_1_payload_B[10]),
        .I1(B_V_data_1_payload_A[10]),
        .I2(B_V_data_1_sel),
        .O(raw_data_im_o_stream_TDATA_int_regslice[10]));
  (* SOFT_HLUTNM = "soft_lutpair781" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_798
       (.I0(B_V_data_1_payload_B[9]),
        .I1(B_V_data_1_payload_A[9]),
        .I2(B_V_data_1_sel),
        .O(raw_data_im_o_stream_TDATA_int_regslice[9]));
  (* SOFT_HLUTNM = "soft_lutpair781" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_800
       (.I0(B_V_data_1_payload_B[8]),
        .I1(B_V_data_1_payload_A[8]),
        .I2(B_V_data_1_sel),
        .O(raw_data_im_o_stream_TDATA_int_regslice[8]));
  (* SOFT_HLUTNM = "soft_lutpair780" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_802
       (.I0(B_V_data_1_payload_B[7]),
        .I1(B_V_data_1_payload_A[7]),
        .I2(B_V_data_1_sel),
        .O(raw_data_im_o_stream_TDATA_int_regslice[7]));
  (* SOFT_HLUTNM = "soft_lutpair780" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_804
       (.I0(B_V_data_1_payload_B[6]),
        .I1(B_V_data_1_payload_A[6]),
        .I2(B_V_data_1_sel),
        .O(raw_data_im_o_stream_TDATA_int_regslice[6]));
  (* SOFT_HLUTNM = "soft_lutpair779" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_806
       (.I0(B_V_data_1_payload_B[5]),
        .I1(B_V_data_1_payload_A[5]),
        .I2(B_V_data_1_sel),
        .O(raw_data_im_o_stream_TDATA_int_regslice[5]));
  (* SOFT_HLUTNM = "soft_lutpair779" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_808
       (.I0(B_V_data_1_payload_B[4]),
        .I1(B_V_data_1_payload_A[4]),
        .I2(B_V_data_1_sel),
        .O(raw_data_im_o_stream_TDATA_int_regslice[4]));
  (* SOFT_HLUTNM = "soft_lutpair778" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_810
       (.I0(B_V_data_1_payload_B[3]),
        .I1(B_V_data_1_payload_A[3]),
        .I2(B_V_data_1_sel),
        .O(raw_data_im_o_stream_TDATA_int_regslice[3]));
  (* SOFT_HLUTNM = "soft_lutpair778" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_812
       (.I0(B_V_data_1_payload_B[2]),
        .I1(B_V_data_1_payload_A[2]),
        .I2(B_V_data_1_sel),
        .O(raw_data_im_o_stream_TDATA_int_regslice[2]));
  (* SOFT_HLUTNM = "soft_lutpair777" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_814
       (.I0(B_V_data_1_payload_B[1]),
        .I1(B_V_data_1_payload_A[1]),
        .I2(B_V_data_1_sel),
        .O(raw_data_im_o_stream_TDATA_int_regslice[1]));
  (* SOFT_HLUTNM = "soft_lutpair777" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_816
       (.I0(B_V_data_1_payload_B[0]),
        .I1(B_V_data_1_payload_A[0]),
        .I2(B_V_data_1_sel),
        .O(raw_data_im_o_stream_TDATA_int_regslice[0]));
  (* SOFT_HLUTNM = "soft_lutpair808" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_818
       (.I0(B_V_data_1_payload_B[63]),
        .I1(B_V_data_1_payload_A[63]),
        .I2(B_V_data_1_sel),
        .O(raw_data_im_o_stream_TDATA_int_regslice[63]));
  (* SOFT_HLUTNM = "soft_lutpair808" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_820
       (.I0(B_V_data_1_payload_B[62]),
        .I1(B_V_data_1_payload_A[62]),
        .I2(B_V_data_1_sel),
        .O(raw_data_im_o_stream_TDATA_int_regslice[62]));
  (* SOFT_HLUTNM = "soft_lutpair807" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_822
       (.I0(B_V_data_1_payload_B[61]),
        .I1(B_V_data_1_payload_A[61]),
        .I2(B_V_data_1_sel),
        .O(raw_data_im_o_stream_TDATA_int_regslice[61]));
  (* SOFT_HLUTNM = "soft_lutpair807" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_824
       (.I0(B_V_data_1_payload_B[60]),
        .I1(B_V_data_1_payload_A[60]),
        .I2(B_V_data_1_sel),
        .O(raw_data_im_o_stream_TDATA_int_regslice[60]));
  (* SOFT_HLUTNM = "soft_lutpair806" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_826
       (.I0(B_V_data_1_payload_B[59]),
        .I1(B_V_data_1_payload_A[59]),
        .I2(B_V_data_1_sel),
        .O(raw_data_im_o_stream_TDATA_int_regslice[59]));
  (* SOFT_HLUTNM = "soft_lutpair806" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_828
       (.I0(B_V_data_1_payload_B[58]),
        .I1(B_V_data_1_payload_A[58]),
        .I2(B_V_data_1_sel),
        .O(raw_data_im_o_stream_TDATA_int_regslice[58]));
  (* SOFT_HLUTNM = "soft_lutpair805" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_830
       (.I0(B_V_data_1_payload_B[57]),
        .I1(B_V_data_1_payload_A[57]),
        .I2(B_V_data_1_sel),
        .O(raw_data_im_o_stream_TDATA_int_regslice[57]));
  (* SOFT_HLUTNM = "soft_lutpair805" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_832
       (.I0(B_V_data_1_payload_B[56]),
        .I1(B_V_data_1_payload_A[56]),
        .I2(B_V_data_1_sel),
        .O(raw_data_im_o_stream_TDATA_int_regslice[56]));
  (* SOFT_HLUTNM = "soft_lutpair804" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_834
       (.I0(B_V_data_1_payload_B[55]),
        .I1(B_V_data_1_payload_A[55]),
        .I2(B_V_data_1_sel),
        .O(raw_data_im_o_stream_TDATA_int_regslice[55]));
  (* SOFT_HLUTNM = "soft_lutpair804" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_836
       (.I0(B_V_data_1_payload_B[54]),
        .I1(B_V_data_1_payload_A[54]),
        .I2(B_V_data_1_sel),
        .O(raw_data_im_o_stream_TDATA_int_regslice[54]));
  (* SOFT_HLUTNM = "soft_lutpair803" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_838
       (.I0(B_V_data_1_payload_B[53]),
        .I1(B_V_data_1_payload_A[53]),
        .I2(B_V_data_1_sel),
        .O(raw_data_im_o_stream_TDATA_int_regslice[53]));
  (* SOFT_HLUTNM = "soft_lutpair803" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_840
       (.I0(B_V_data_1_payload_B[52]),
        .I1(B_V_data_1_payload_A[52]),
        .I2(B_V_data_1_sel),
        .O(raw_data_im_o_stream_TDATA_int_regslice[52]));
  (* SOFT_HLUTNM = "soft_lutpair802" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_842
       (.I0(B_V_data_1_payload_B[51]),
        .I1(B_V_data_1_payload_A[51]),
        .I2(B_V_data_1_sel),
        .O(raw_data_im_o_stream_TDATA_int_regslice[51]));
  (* SOFT_HLUTNM = "soft_lutpair802" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_844
       (.I0(B_V_data_1_payload_B[50]),
        .I1(B_V_data_1_payload_A[50]),
        .I2(B_V_data_1_sel),
        .O(raw_data_im_o_stream_TDATA_int_regslice[50]));
  (* SOFT_HLUTNM = "soft_lutpair801" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_846
       (.I0(B_V_data_1_payload_B[49]),
        .I1(B_V_data_1_payload_A[49]),
        .I2(B_V_data_1_sel),
        .O(raw_data_im_o_stream_TDATA_int_regslice[49]));
  (* SOFT_HLUTNM = "soft_lutpair801" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_848
       (.I0(B_V_data_1_payload_B[48]),
        .I1(B_V_data_1_payload_A[48]),
        .I2(B_V_data_1_sel),
        .O(raw_data_im_o_stream_TDATA_int_regslice[48]));
  (* SOFT_HLUTNM = "soft_lutpair800" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_850
       (.I0(B_V_data_1_payload_B[47]),
        .I1(B_V_data_1_payload_A[47]),
        .I2(B_V_data_1_sel),
        .O(raw_data_im_o_stream_TDATA_int_regslice[47]));
  (* SOFT_HLUTNM = "soft_lutpair800" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_852
       (.I0(B_V_data_1_payload_B[46]),
        .I1(B_V_data_1_payload_A[46]),
        .I2(B_V_data_1_sel),
        .O(raw_data_im_o_stream_TDATA_int_regslice[46]));
  (* SOFT_HLUTNM = "soft_lutpair799" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_854
       (.I0(B_V_data_1_payload_B[45]),
        .I1(B_V_data_1_payload_A[45]),
        .I2(B_V_data_1_sel),
        .O(raw_data_im_o_stream_TDATA_int_regslice[45]));
  (* SOFT_HLUTNM = "soft_lutpair799" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_856
       (.I0(B_V_data_1_payload_B[44]),
        .I1(B_V_data_1_payload_A[44]),
        .I2(B_V_data_1_sel),
        .O(raw_data_im_o_stream_TDATA_int_regslice[44]));
  (* SOFT_HLUTNM = "soft_lutpair798" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_858
       (.I0(B_V_data_1_payload_B[43]),
        .I1(B_V_data_1_payload_A[43]),
        .I2(B_V_data_1_sel),
        .O(raw_data_im_o_stream_TDATA_int_regslice[43]));
  (* SOFT_HLUTNM = "soft_lutpair798" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_860
       (.I0(B_V_data_1_payload_B[42]),
        .I1(B_V_data_1_payload_A[42]),
        .I2(B_V_data_1_sel),
        .O(raw_data_im_o_stream_TDATA_int_regslice[42]));
  (* SOFT_HLUTNM = "soft_lutpair797" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_862
       (.I0(B_V_data_1_payload_B[41]),
        .I1(B_V_data_1_payload_A[41]),
        .I2(B_V_data_1_sel),
        .O(raw_data_im_o_stream_TDATA_int_regslice[41]));
  (* SOFT_HLUTNM = "soft_lutpair797" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_864
       (.I0(B_V_data_1_payload_B[40]),
        .I1(B_V_data_1_payload_A[40]),
        .I2(B_V_data_1_sel),
        .O(raw_data_im_o_stream_TDATA_int_regslice[40]));
  (* SOFT_HLUTNM = "soft_lutpair796" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_866
       (.I0(B_V_data_1_payload_B[39]),
        .I1(B_V_data_1_payload_A[39]),
        .I2(B_V_data_1_sel),
        .O(raw_data_im_o_stream_TDATA_int_regslice[39]));
  (* SOFT_HLUTNM = "soft_lutpair796" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_868
       (.I0(B_V_data_1_payload_B[38]),
        .I1(B_V_data_1_payload_A[38]),
        .I2(B_V_data_1_sel),
        .O(raw_data_im_o_stream_TDATA_int_regslice[38]));
  (* SOFT_HLUTNM = "soft_lutpair795" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_870
       (.I0(B_V_data_1_payload_B[37]),
        .I1(B_V_data_1_payload_A[37]),
        .I2(B_V_data_1_sel),
        .O(raw_data_im_o_stream_TDATA_int_regslice[37]));
  (* SOFT_HLUTNM = "soft_lutpair795" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_872
       (.I0(B_V_data_1_payload_B[36]),
        .I1(B_V_data_1_payload_A[36]),
        .I2(B_V_data_1_sel),
        .O(raw_data_im_o_stream_TDATA_int_regslice[36]));
  (* SOFT_HLUTNM = "soft_lutpair794" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_874
       (.I0(B_V_data_1_payload_B[35]),
        .I1(B_V_data_1_payload_A[35]),
        .I2(B_V_data_1_sel),
        .O(raw_data_im_o_stream_TDATA_int_regslice[35]));
  (* SOFT_HLUTNM = "soft_lutpair794" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_876
       (.I0(B_V_data_1_payload_B[34]),
        .I1(B_V_data_1_payload_A[34]),
        .I2(B_V_data_1_sel),
        .O(raw_data_im_o_stream_TDATA_int_regslice[34]));
  (* SOFT_HLUTNM = "soft_lutpair793" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_878
       (.I0(B_V_data_1_payload_B[33]),
        .I1(B_V_data_1_payload_A[33]),
        .I2(B_V_data_1_sel),
        .O(raw_data_im_o_stream_TDATA_int_regslice[33]));
  (* SOFT_HLUTNM = "soft_lutpair793" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_880
       (.I0(B_V_data_1_payload_B[32]),
        .I1(B_V_data_1_payload_A[32]),
        .I2(B_V_data_1_sel),
        .O(raw_data_im_o_stream_TDATA_int_regslice[32]));
endmodule

(* ORIG_REF_NAME = "mem_write_top_rfi_C_regslice_both" *) 
module design_1_mem_write_top_rfi_C_0_0_mem_write_top_rfi_C_regslice_both_7
   (raw_data_real_1_o_stream_TVALID_int_regslice,
    ack_in,
    raw_data_real_1_o_stream_TDATA_int_regslice,
    raw_data_real_1_o_stream_TREADY_int_regslice,
    raw_data_real_1_o_stream_TVALID,
    SR,
    ap_clk,
    raw_data_real_1_o_stream_TDATA,
    ap_rst_n);
  output raw_data_real_1_o_stream_TVALID_int_regslice;
  output ack_in;
  output [63:0]raw_data_real_1_o_stream_TDATA_int_regslice;
  input raw_data_real_1_o_stream_TREADY_int_regslice;
  input raw_data_real_1_o_stream_TVALID;
  input [0:0]SR;
  input ap_clk;
  input [63:0]raw_data_real_1_o_stream_TDATA;
  input ap_rst_n;

  wire B_V_data_1_load_B;
  wire [63:0]B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[63]_i_1__2_n_0 ;
  wire [63:0]B_V_data_1_payload_B;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__2_n_0;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__2_n_0;
  wire \B_V_data_1_state[0]_i_1__2_n_0 ;
  wire \B_V_data_1_state[1]_i_1__2_n_0 ;
  wire [0:0]SR;
  wire ack_in;
  wire ap_clk;
  wire ap_rst_n;
  wire [63:0]raw_data_real_1_o_stream_TDATA;
  wire [63:0]raw_data_real_1_o_stream_TDATA_int_regslice;
  wire raw_data_real_1_o_stream_TREADY_int_regslice;
  wire raw_data_real_1_o_stream_TVALID;
  wire raw_data_real_1_o_stream_TVALID_int_regslice;

  LUT3 #(
    .INIT(8'h0D)) 
    \B_V_data_1_payload_A[63]_i_1__2 
       (.I0(raw_data_real_1_o_stream_TVALID_int_regslice),
        .I1(ack_in),
        .I2(B_V_data_1_sel_wr),
        .O(\B_V_data_1_payload_A[63]_i_1__2_n_0 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__2_n_0 ),
        .D(raw_data_real_1_o_stream_TDATA[0]),
        .Q(B_V_data_1_payload_A[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__2_n_0 ),
        .D(raw_data_real_1_o_stream_TDATA[10]),
        .Q(B_V_data_1_payload_A[10]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__2_n_0 ),
        .D(raw_data_real_1_o_stream_TDATA[11]),
        .Q(B_V_data_1_payload_A[11]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__2_n_0 ),
        .D(raw_data_real_1_o_stream_TDATA[12]),
        .Q(B_V_data_1_payload_A[12]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__2_n_0 ),
        .D(raw_data_real_1_o_stream_TDATA[13]),
        .Q(B_V_data_1_payload_A[13]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__2_n_0 ),
        .D(raw_data_real_1_o_stream_TDATA[14]),
        .Q(B_V_data_1_payload_A[14]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__2_n_0 ),
        .D(raw_data_real_1_o_stream_TDATA[15]),
        .Q(B_V_data_1_payload_A[15]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[16] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__2_n_0 ),
        .D(raw_data_real_1_o_stream_TDATA[16]),
        .Q(B_V_data_1_payload_A[16]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[17] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__2_n_0 ),
        .D(raw_data_real_1_o_stream_TDATA[17]),
        .Q(B_V_data_1_payload_A[17]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[18] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__2_n_0 ),
        .D(raw_data_real_1_o_stream_TDATA[18]),
        .Q(B_V_data_1_payload_A[18]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[19] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__2_n_0 ),
        .D(raw_data_real_1_o_stream_TDATA[19]),
        .Q(B_V_data_1_payload_A[19]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__2_n_0 ),
        .D(raw_data_real_1_o_stream_TDATA[1]),
        .Q(B_V_data_1_payload_A[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[20] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__2_n_0 ),
        .D(raw_data_real_1_o_stream_TDATA[20]),
        .Q(B_V_data_1_payload_A[20]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[21] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__2_n_0 ),
        .D(raw_data_real_1_o_stream_TDATA[21]),
        .Q(B_V_data_1_payload_A[21]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[22] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__2_n_0 ),
        .D(raw_data_real_1_o_stream_TDATA[22]),
        .Q(B_V_data_1_payload_A[22]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[23] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__2_n_0 ),
        .D(raw_data_real_1_o_stream_TDATA[23]),
        .Q(B_V_data_1_payload_A[23]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[24] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__2_n_0 ),
        .D(raw_data_real_1_o_stream_TDATA[24]),
        .Q(B_V_data_1_payload_A[24]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[25] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__2_n_0 ),
        .D(raw_data_real_1_o_stream_TDATA[25]),
        .Q(B_V_data_1_payload_A[25]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[26] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__2_n_0 ),
        .D(raw_data_real_1_o_stream_TDATA[26]),
        .Q(B_V_data_1_payload_A[26]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[27] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__2_n_0 ),
        .D(raw_data_real_1_o_stream_TDATA[27]),
        .Q(B_V_data_1_payload_A[27]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[28] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__2_n_0 ),
        .D(raw_data_real_1_o_stream_TDATA[28]),
        .Q(B_V_data_1_payload_A[28]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[29] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__2_n_0 ),
        .D(raw_data_real_1_o_stream_TDATA[29]),
        .Q(B_V_data_1_payload_A[29]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__2_n_0 ),
        .D(raw_data_real_1_o_stream_TDATA[2]),
        .Q(B_V_data_1_payload_A[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[30] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__2_n_0 ),
        .D(raw_data_real_1_o_stream_TDATA[30]),
        .Q(B_V_data_1_payload_A[30]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[31] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__2_n_0 ),
        .D(raw_data_real_1_o_stream_TDATA[31]),
        .Q(B_V_data_1_payload_A[31]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[32] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__2_n_0 ),
        .D(raw_data_real_1_o_stream_TDATA[32]),
        .Q(B_V_data_1_payload_A[32]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[33] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__2_n_0 ),
        .D(raw_data_real_1_o_stream_TDATA[33]),
        .Q(B_V_data_1_payload_A[33]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[34] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__2_n_0 ),
        .D(raw_data_real_1_o_stream_TDATA[34]),
        .Q(B_V_data_1_payload_A[34]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[35] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__2_n_0 ),
        .D(raw_data_real_1_o_stream_TDATA[35]),
        .Q(B_V_data_1_payload_A[35]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[36] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__2_n_0 ),
        .D(raw_data_real_1_o_stream_TDATA[36]),
        .Q(B_V_data_1_payload_A[36]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[37] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__2_n_0 ),
        .D(raw_data_real_1_o_stream_TDATA[37]),
        .Q(B_V_data_1_payload_A[37]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[38] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__2_n_0 ),
        .D(raw_data_real_1_o_stream_TDATA[38]),
        .Q(B_V_data_1_payload_A[38]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[39] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__2_n_0 ),
        .D(raw_data_real_1_o_stream_TDATA[39]),
        .Q(B_V_data_1_payload_A[39]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__2_n_0 ),
        .D(raw_data_real_1_o_stream_TDATA[3]),
        .Q(B_V_data_1_payload_A[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[40] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__2_n_0 ),
        .D(raw_data_real_1_o_stream_TDATA[40]),
        .Q(B_V_data_1_payload_A[40]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[41] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__2_n_0 ),
        .D(raw_data_real_1_o_stream_TDATA[41]),
        .Q(B_V_data_1_payload_A[41]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[42] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__2_n_0 ),
        .D(raw_data_real_1_o_stream_TDATA[42]),
        .Q(B_V_data_1_payload_A[42]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[43] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__2_n_0 ),
        .D(raw_data_real_1_o_stream_TDATA[43]),
        .Q(B_V_data_1_payload_A[43]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[44] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__2_n_0 ),
        .D(raw_data_real_1_o_stream_TDATA[44]),
        .Q(B_V_data_1_payload_A[44]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[45] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__2_n_0 ),
        .D(raw_data_real_1_o_stream_TDATA[45]),
        .Q(B_V_data_1_payload_A[45]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[46] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__2_n_0 ),
        .D(raw_data_real_1_o_stream_TDATA[46]),
        .Q(B_V_data_1_payload_A[46]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[47] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__2_n_0 ),
        .D(raw_data_real_1_o_stream_TDATA[47]),
        .Q(B_V_data_1_payload_A[47]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[48] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__2_n_0 ),
        .D(raw_data_real_1_o_stream_TDATA[48]),
        .Q(B_V_data_1_payload_A[48]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[49] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__2_n_0 ),
        .D(raw_data_real_1_o_stream_TDATA[49]),
        .Q(B_V_data_1_payload_A[49]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__2_n_0 ),
        .D(raw_data_real_1_o_stream_TDATA[4]),
        .Q(B_V_data_1_payload_A[4]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[50] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__2_n_0 ),
        .D(raw_data_real_1_o_stream_TDATA[50]),
        .Q(B_V_data_1_payload_A[50]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[51] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__2_n_0 ),
        .D(raw_data_real_1_o_stream_TDATA[51]),
        .Q(B_V_data_1_payload_A[51]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[52] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__2_n_0 ),
        .D(raw_data_real_1_o_stream_TDATA[52]),
        .Q(B_V_data_1_payload_A[52]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[53] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__2_n_0 ),
        .D(raw_data_real_1_o_stream_TDATA[53]),
        .Q(B_V_data_1_payload_A[53]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[54] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__2_n_0 ),
        .D(raw_data_real_1_o_stream_TDATA[54]),
        .Q(B_V_data_1_payload_A[54]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[55] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__2_n_0 ),
        .D(raw_data_real_1_o_stream_TDATA[55]),
        .Q(B_V_data_1_payload_A[55]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[56] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__2_n_0 ),
        .D(raw_data_real_1_o_stream_TDATA[56]),
        .Q(B_V_data_1_payload_A[56]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[57] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__2_n_0 ),
        .D(raw_data_real_1_o_stream_TDATA[57]),
        .Q(B_V_data_1_payload_A[57]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[58] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__2_n_0 ),
        .D(raw_data_real_1_o_stream_TDATA[58]),
        .Q(B_V_data_1_payload_A[58]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[59] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__2_n_0 ),
        .D(raw_data_real_1_o_stream_TDATA[59]),
        .Q(B_V_data_1_payload_A[59]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__2_n_0 ),
        .D(raw_data_real_1_o_stream_TDATA[5]),
        .Q(B_V_data_1_payload_A[5]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[60] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__2_n_0 ),
        .D(raw_data_real_1_o_stream_TDATA[60]),
        .Q(B_V_data_1_payload_A[60]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[61] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__2_n_0 ),
        .D(raw_data_real_1_o_stream_TDATA[61]),
        .Q(B_V_data_1_payload_A[61]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[62] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__2_n_0 ),
        .D(raw_data_real_1_o_stream_TDATA[62]),
        .Q(B_V_data_1_payload_A[62]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[63] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__2_n_0 ),
        .D(raw_data_real_1_o_stream_TDATA[63]),
        .Q(B_V_data_1_payload_A[63]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__2_n_0 ),
        .D(raw_data_real_1_o_stream_TDATA[6]),
        .Q(B_V_data_1_payload_A[6]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__2_n_0 ),
        .D(raw_data_real_1_o_stream_TDATA[7]),
        .Q(B_V_data_1_payload_A[7]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__2_n_0 ),
        .D(raw_data_real_1_o_stream_TDATA[8]),
        .Q(B_V_data_1_payload_A[8]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__2_n_0 ),
        .D(raw_data_real_1_o_stream_TDATA[9]),
        .Q(B_V_data_1_payload_A[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hA2)) 
    \B_V_data_1_payload_B[63]_i_1__2 
       (.I0(B_V_data_1_sel_wr),
        .I1(raw_data_real_1_o_stream_TVALID_int_regslice),
        .I2(ack_in),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_real_1_o_stream_TDATA[0]),
        .Q(B_V_data_1_payload_B[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_real_1_o_stream_TDATA[10]),
        .Q(B_V_data_1_payload_B[10]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_real_1_o_stream_TDATA[11]),
        .Q(B_V_data_1_payload_B[11]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_real_1_o_stream_TDATA[12]),
        .Q(B_V_data_1_payload_B[12]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_real_1_o_stream_TDATA[13]),
        .Q(B_V_data_1_payload_B[13]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_real_1_o_stream_TDATA[14]),
        .Q(B_V_data_1_payload_B[14]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_real_1_o_stream_TDATA[15]),
        .Q(B_V_data_1_payload_B[15]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_real_1_o_stream_TDATA[16]),
        .Q(B_V_data_1_payload_B[16]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_real_1_o_stream_TDATA[17]),
        .Q(B_V_data_1_payload_B[17]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_real_1_o_stream_TDATA[18]),
        .Q(B_V_data_1_payload_B[18]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_real_1_o_stream_TDATA[19]),
        .Q(B_V_data_1_payload_B[19]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_real_1_o_stream_TDATA[1]),
        .Q(B_V_data_1_payload_B[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_real_1_o_stream_TDATA[20]),
        .Q(B_V_data_1_payload_B[20]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_real_1_o_stream_TDATA[21]),
        .Q(B_V_data_1_payload_B[21]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_real_1_o_stream_TDATA[22]),
        .Q(B_V_data_1_payload_B[22]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_real_1_o_stream_TDATA[23]),
        .Q(B_V_data_1_payload_B[23]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[24] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_real_1_o_stream_TDATA[24]),
        .Q(B_V_data_1_payload_B[24]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[25] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_real_1_o_stream_TDATA[25]),
        .Q(B_V_data_1_payload_B[25]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[26] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_real_1_o_stream_TDATA[26]),
        .Q(B_V_data_1_payload_B[26]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[27] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_real_1_o_stream_TDATA[27]),
        .Q(B_V_data_1_payload_B[27]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[28] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_real_1_o_stream_TDATA[28]),
        .Q(B_V_data_1_payload_B[28]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[29] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_real_1_o_stream_TDATA[29]),
        .Q(B_V_data_1_payload_B[29]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_real_1_o_stream_TDATA[2]),
        .Q(B_V_data_1_payload_B[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[30] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_real_1_o_stream_TDATA[30]),
        .Q(B_V_data_1_payload_B[30]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[31] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_real_1_o_stream_TDATA[31]),
        .Q(B_V_data_1_payload_B[31]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[32] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_real_1_o_stream_TDATA[32]),
        .Q(B_V_data_1_payload_B[32]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[33] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_real_1_o_stream_TDATA[33]),
        .Q(B_V_data_1_payload_B[33]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[34] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_real_1_o_stream_TDATA[34]),
        .Q(B_V_data_1_payload_B[34]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[35] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_real_1_o_stream_TDATA[35]),
        .Q(B_V_data_1_payload_B[35]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[36] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_real_1_o_stream_TDATA[36]),
        .Q(B_V_data_1_payload_B[36]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[37] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_real_1_o_stream_TDATA[37]),
        .Q(B_V_data_1_payload_B[37]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[38] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_real_1_o_stream_TDATA[38]),
        .Q(B_V_data_1_payload_B[38]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[39] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_real_1_o_stream_TDATA[39]),
        .Q(B_V_data_1_payload_B[39]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_real_1_o_stream_TDATA[3]),
        .Q(B_V_data_1_payload_B[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[40] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_real_1_o_stream_TDATA[40]),
        .Q(B_V_data_1_payload_B[40]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[41] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_real_1_o_stream_TDATA[41]),
        .Q(B_V_data_1_payload_B[41]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[42] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_real_1_o_stream_TDATA[42]),
        .Q(B_V_data_1_payload_B[42]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[43] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_real_1_o_stream_TDATA[43]),
        .Q(B_V_data_1_payload_B[43]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[44] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_real_1_o_stream_TDATA[44]),
        .Q(B_V_data_1_payload_B[44]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[45] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_real_1_o_stream_TDATA[45]),
        .Q(B_V_data_1_payload_B[45]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[46] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_real_1_o_stream_TDATA[46]),
        .Q(B_V_data_1_payload_B[46]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[47] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_real_1_o_stream_TDATA[47]),
        .Q(B_V_data_1_payload_B[47]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[48] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_real_1_o_stream_TDATA[48]),
        .Q(B_V_data_1_payload_B[48]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[49] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_real_1_o_stream_TDATA[49]),
        .Q(B_V_data_1_payload_B[49]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_real_1_o_stream_TDATA[4]),
        .Q(B_V_data_1_payload_B[4]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[50] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_real_1_o_stream_TDATA[50]),
        .Q(B_V_data_1_payload_B[50]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[51] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_real_1_o_stream_TDATA[51]),
        .Q(B_V_data_1_payload_B[51]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[52] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_real_1_o_stream_TDATA[52]),
        .Q(B_V_data_1_payload_B[52]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[53] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_real_1_o_stream_TDATA[53]),
        .Q(B_V_data_1_payload_B[53]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[54] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_real_1_o_stream_TDATA[54]),
        .Q(B_V_data_1_payload_B[54]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[55] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_real_1_o_stream_TDATA[55]),
        .Q(B_V_data_1_payload_B[55]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[56] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_real_1_o_stream_TDATA[56]),
        .Q(B_V_data_1_payload_B[56]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[57] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_real_1_o_stream_TDATA[57]),
        .Q(B_V_data_1_payload_B[57]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[58] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_real_1_o_stream_TDATA[58]),
        .Q(B_V_data_1_payload_B[58]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[59] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_real_1_o_stream_TDATA[59]),
        .Q(B_V_data_1_payload_B[59]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_real_1_o_stream_TDATA[5]),
        .Q(B_V_data_1_payload_B[5]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[60] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_real_1_o_stream_TDATA[60]),
        .Q(B_V_data_1_payload_B[60]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[61] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_real_1_o_stream_TDATA[61]),
        .Q(B_V_data_1_payload_B[61]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[62] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_real_1_o_stream_TDATA[62]),
        .Q(B_V_data_1_payload_B[62]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[63] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_real_1_o_stream_TDATA[63]),
        .Q(B_V_data_1_payload_B[63]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_real_1_o_stream_TDATA[6]),
        .Q(B_V_data_1_payload_B[6]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_real_1_o_stream_TDATA[7]),
        .Q(B_V_data_1_payload_B[7]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_real_1_o_stream_TDATA[8]),
        .Q(B_V_data_1_payload_B[8]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_real_1_o_stream_TDATA[9]),
        .Q(B_V_data_1_payload_B[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair809" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__2
       (.I0(raw_data_real_1_o_stream_TREADY_int_regslice),
        .I1(raw_data_real_1_o_stream_TVALID_int_regslice),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__2_n_0));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__2_n_0),
        .Q(B_V_data_1_sel),
        .R(SR));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__2
       (.I0(raw_data_real_1_o_stream_TVALID),
        .I1(ack_in),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__2_n_0));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__2_n_0),
        .Q(B_V_data_1_sel_wr),
        .R(SR));
  LUT5 #(
    .INIT(32'hA2AAA000)) 
    \B_V_data_1_state[0]_i_1__2 
       (.I0(ap_rst_n),
        .I1(raw_data_real_1_o_stream_TREADY_int_regslice),
        .I2(raw_data_real_1_o_stream_TVALID),
        .I3(ack_in),
        .I4(raw_data_real_1_o_stream_TVALID_int_regslice),
        .O(\B_V_data_1_state[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair809" *) 
  LUT4 #(
    .INIT(16'hBBFB)) 
    \B_V_data_1_state[1]_i_1__2 
       (.I0(raw_data_real_1_o_stream_TREADY_int_regslice),
        .I1(raw_data_real_1_o_stream_TVALID_int_regslice),
        .I2(ack_in),
        .I3(raw_data_real_1_o_stream_TVALID),
        .O(\B_V_data_1_state[1]_i_1__2_n_0 ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__2_n_0 ),
        .Q(raw_data_real_1_o_stream_TVALID_int_regslice),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[1]_i_1__2_n_0 ),
        .Q(ack_in),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair825" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_349
       (.I0(B_V_data_1_payload_B[31]),
        .I1(B_V_data_1_payload_A[31]),
        .I2(B_V_data_1_sel),
        .O(raw_data_real_1_o_stream_TDATA_int_regslice[31]));
  (* SOFT_HLUTNM = "soft_lutpair825" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_358
       (.I0(B_V_data_1_payload_B[30]),
        .I1(B_V_data_1_payload_A[30]),
        .I2(B_V_data_1_sel),
        .O(raw_data_real_1_o_stream_TDATA_int_regslice[30]));
  (* SOFT_HLUTNM = "soft_lutpair824" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_364
       (.I0(B_V_data_1_payload_B[29]),
        .I1(B_V_data_1_payload_A[29]),
        .I2(B_V_data_1_sel),
        .O(raw_data_real_1_o_stream_TDATA_int_regslice[29]));
  (* SOFT_HLUTNM = "soft_lutpair824" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_370
       (.I0(B_V_data_1_payload_B[28]),
        .I1(B_V_data_1_payload_A[28]),
        .I2(B_V_data_1_sel),
        .O(raw_data_real_1_o_stream_TDATA_int_regslice[28]));
  (* SOFT_HLUTNM = "soft_lutpair823" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_376
       (.I0(B_V_data_1_payload_B[27]),
        .I1(B_V_data_1_payload_A[27]),
        .I2(B_V_data_1_sel),
        .O(raw_data_real_1_o_stream_TDATA_int_regslice[27]));
  (* SOFT_HLUTNM = "soft_lutpair823" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_382
       (.I0(B_V_data_1_payload_B[26]),
        .I1(B_V_data_1_payload_A[26]),
        .I2(B_V_data_1_sel),
        .O(raw_data_real_1_o_stream_TDATA_int_regslice[26]));
  (* SOFT_HLUTNM = "soft_lutpair822" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_388
       (.I0(B_V_data_1_payload_B[25]),
        .I1(B_V_data_1_payload_A[25]),
        .I2(B_V_data_1_sel),
        .O(raw_data_real_1_o_stream_TDATA_int_regslice[25]));
  (* SOFT_HLUTNM = "soft_lutpair822" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_394
       (.I0(B_V_data_1_payload_B[24]),
        .I1(B_V_data_1_payload_A[24]),
        .I2(B_V_data_1_sel),
        .O(raw_data_real_1_o_stream_TDATA_int_regslice[24]));
  (* SOFT_HLUTNM = "soft_lutpair821" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_400
       (.I0(B_V_data_1_payload_B[23]),
        .I1(B_V_data_1_payload_A[23]),
        .I2(B_V_data_1_sel),
        .O(raw_data_real_1_o_stream_TDATA_int_regslice[23]));
  (* SOFT_HLUTNM = "soft_lutpair821" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_406
       (.I0(B_V_data_1_payload_B[22]),
        .I1(B_V_data_1_payload_A[22]),
        .I2(B_V_data_1_sel),
        .O(raw_data_real_1_o_stream_TDATA_int_regslice[22]));
  (* SOFT_HLUTNM = "soft_lutpair820" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_412
       (.I0(B_V_data_1_payload_B[21]),
        .I1(B_V_data_1_payload_A[21]),
        .I2(B_V_data_1_sel),
        .O(raw_data_real_1_o_stream_TDATA_int_regslice[21]));
  (* SOFT_HLUTNM = "soft_lutpair820" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_418
       (.I0(B_V_data_1_payload_B[20]),
        .I1(B_V_data_1_payload_A[20]),
        .I2(B_V_data_1_sel),
        .O(raw_data_real_1_o_stream_TDATA_int_regslice[20]));
  (* SOFT_HLUTNM = "soft_lutpair819" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_424
       (.I0(B_V_data_1_payload_B[19]),
        .I1(B_V_data_1_payload_A[19]),
        .I2(B_V_data_1_sel),
        .O(raw_data_real_1_o_stream_TDATA_int_regslice[19]));
  (* SOFT_HLUTNM = "soft_lutpair819" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_430
       (.I0(B_V_data_1_payload_B[18]),
        .I1(B_V_data_1_payload_A[18]),
        .I2(B_V_data_1_sel),
        .O(raw_data_real_1_o_stream_TDATA_int_regslice[18]));
  (* SOFT_HLUTNM = "soft_lutpair818" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_436
       (.I0(B_V_data_1_payload_B[17]),
        .I1(B_V_data_1_payload_A[17]),
        .I2(B_V_data_1_sel),
        .O(raw_data_real_1_o_stream_TDATA_int_regslice[17]));
  (* SOFT_HLUTNM = "soft_lutpair818" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_442
       (.I0(B_V_data_1_payload_B[16]),
        .I1(B_V_data_1_payload_A[16]),
        .I2(B_V_data_1_sel),
        .O(raw_data_real_1_o_stream_TDATA_int_regslice[16]));
  (* SOFT_HLUTNM = "soft_lutpair817" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_448
       (.I0(B_V_data_1_payload_B[15]),
        .I1(B_V_data_1_payload_A[15]),
        .I2(B_V_data_1_sel),
        .O(raw_data_real_1_o_stream_TDATA_int_regslice[15]));
  (* SOFT_HLUTNM = "soft_lutpair817" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_454
       (.I0(B_V_data_1_payload_B[14]),
        .I1(B_V_data_1_payload_A[14]),
        .I2(B_V_data_1_sel),
        .O(raw_data_real_1_o_stream_TDATA_int_regslice[14]));
  (* SOFT_HLUTNM = "soft_lutpair816" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_460
       (.I0(B_V_data_1_payload_B[13]),
        .I1(B_V_data_1_payload_A[13]),
        .I2(B_V_data_1_sel),
        .O(raw_data_real_1_o_stream_TDATA_int_regslice[13]));
  (* SOFT_HLUTNM = "soft_lutpair816" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_466
       (.I0(B_V_data_1_payload_B[12]),
        .I1(B_V_data_1_payload_A[12]),
        .I2(B_V_data_1_sel),
        .O(raw_data_real_1_o_stream_TDATA_int_regslice[12]));
  (* SOFT_HLUTNM = "soft_lutpair815" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_472
       (.I0(B_V_data_1_payload_B[11]),
        .I1(B_V_data_1_payload_A[11]),
        .I2(B_V_data_1_sel),
        .O(raw_data_real_1_o_stream_TDATA_int_regslice[11]));
  (* SOFT_HLUTNM = "soft_lutpair815" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_478
       (.I0(B_V_data_1_payload_B[10]),
        .I1(B_V_data_1_payload_A[10]),
        .I2(B_V_data_1_sel),
        .O(raw_data_real_1_o_stream_TDATA_int_regslice[10]));
  (* SOFT_HLUTNM = "soft_lutpair814" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_484
       (.I0(B_V_data_1_payload_B[9]),
        .I1(B_V_data_1_payload_A[9]),
        .I2(B_V_data_1_sel),
        .O(raw_data_real_1_o_stream_TDATA_int_regslice[9]));
  (* SOFT_HLUTNM = "soft_lutpair814" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_490
       (.I0(B_V_data_1_payload_B[8]),
        .I1(B_V_data_1_payload_A[8]),
        .I2(B_V_data_1_sel),
        .O(raw_data_real_1_o_stream_TDATA_int_regslice[8]));
  (* SOFT_HLUTNM = "soft_lutpair813" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_496
       (.I0(B_V_data_1_payload_B[7]),
        .I1(B_V_data_1_payload_A[7]),
        .I2(B_V_data_1_sel),
        .O(raw_data_real_1_o_stream_TDATA_int_regslice[7]));
  (* SOFT_HLUTNM = "soft_lutpair813" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_502
       (.I0(B_V_data_1_payload_B[6]),
        .I1(B_V_data_1_payload_A[6]),
        .I2(B_V_data_1_sel),
        .O(raw_data_real_1_o_stream_TDATA_int_regslice[6]));
  (* SOFT_HLUTNM = "soft_lutpair812" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_508
       (.I0(B_V_data_1_payload_B[5]),
        .I1(B_V_data_1_payload_A[5]),
        .I2(B_V_data_1_sel),
        .O(raw_data_real_1_o_stream_TDATA_int_regslice[5]));
  (* SOFT_HLUTNM = "soft_lutpair812" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_514
       (.I0(B_V_data_1_payload_B[4]),
        .I1(B_V_data_1_payload_A[4]),
        .I2(B_V_data_1_sel),
        .O(raw_data_real_1_o_stream_TDATA_int_regslice[4]));
  (* SOFT_HLUTNM = "soft_lutpair811" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_520
       (.I0(B_V_data_1_payload_B[3]),
        .I1(B_V_data_1_payload_A[3]),
        .I2(B_V_data_1_sel),
        .O(raw_data_real_1_o_stream_TDATA_int_regslice[3]));
  (* SOFT_HLUTNM = "soft_lutpair811" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_526
       (.I0(B_V_data_1_payload_B[2]),
        .I1(B_V_data_1_payload_A[2]),
        .I2(B_V_data_1_sel),
        .O(raw_data_real_1_o_stream_TDATA_int_regslice[2]));
  (* SOFT_HLUTNM = "soft_lutpair810" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_532
       (.I0(B_V_data_1_payload_B[1]),
        .I1(B_V_data_1_payload_A[1]),
        .I2(B_V_data_1_sel),
        .O(raw_data_real_1_o_stream_TDATA_int_regslice[1]));
  (* SOFT_HLUTNM = "soft_lutpair810" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_538
       (.I0(B_V_data_1_payload_B[0]),
        .I1(B_V_data_1_payload_A[0]),
        .I2(B_V_data_1_sel),
        .O(raw_data_real_1_o_stream_TDATA_int_regslice[0]));
  (* SOFT_HLUTNM = "soft_lutpair841" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_544
       (.I0(B_V_data_1_payload_B[63]),
        .I1(B_V_data_1_payload_A[63]),
        .I2(B_V_data_1_sel),
        .O(raw_data_real_1_o_stream_TDATA_int_regslice[63]));
  (* SOFT_HLUTNM = "soft_lutpair841" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_550
       (.I0(B_V_data_1_payload_B[62]),
        .I1(B_V_data_1_payload_A[62]),
        .I2(B_V_data_1_sel),
        .O(raw_data_real_1_o_stream_TDATA_int_regslice[62]));
  (* SOFT_HLUTNM = "soft_lutpair840" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_556
       (.I0(B_V_data_1_payload_B[61]),
        .I1(B_V_data_1_payload_A[61]),
        .I2(B_V_data_1_sel),
        .O(raw_data_real_1_o_stream_TDATA_int_regslice[61]));
  (* SOFT_HLUTNM = "soft_lutpair840" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_562
       (.I0(B_V_data_1_payload_B[60]),
        .I1(B_V_data_1_payload_A[60]),
        .I2(B_V_data_1_sel),
        .O(raw_data_real_1_o_stream_TDATA_int_regslice[60]));
  (* SOFT_HLUTNM = "soft_lutpair839" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_568
       (.I0(B_V_data_1_payload_B[59]),
        .I1(B_V_data_1_payload_A[59]),
        .I2(B_V_data_1_sel),
        .O(raw_data_real_1_o_stream_TDATA_int_regslice[59]));
  (* SOFT_HLUTNM = "soft_lutpair839" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_574
       (.I0(B_V_data_1_payload_B[58]),
        .I1(B_V_data_1_payload_A[58]),
        .I2(B_V_data_1_sel),
        .O(raw_data_real_1_o_stream_TDATA_int_regslice[58]));
  (* SOFT_HLUTNM = "soft_lutpair838" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_580
       (.I0(B_V_data_1_payload_B[57]),
        .I1(B_V_data_1_payload_A[57]),
        .I2(B_V_data_1_sel),
        .O(raw_data_real_1_o_stream_TDATA_int_regslice[57]));
  (* SOFT_HLUTNM = "soft_lutpair838" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_586
       (.I0(B_V_data_1_payload_B[56]),
        .I1(B_V_data_1_payload_A[56]),
        .I2(B_V_data_1_sel),
        .O(raw_data_real_1_o_stream_TDATA_int_regslice[56]));
  (* SOFT_HLUTNM = "soft_lutpair837" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_592
       (.I0(B_V_data_1_payload_B[55]),
        .I1(B_V_data_1_payload_A[55]),
        .I2(B_V_data_1_sel),
        .O(raw_data_real_1_o_stream_TDATA_int_regslice[55]));
  (* SOFT_HLUTNM = "soft_lutpair837" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_598
       (.I0(B_V_data_1_payload_B[54]),
        .I1(B_V_data_1_payload_A[54]),
        .I2(B_V_data_1_sel),
        .O(raw_data_real_1_o_stream_TDATA_int_regslice[54]));
  (* SOFT_HLUTNM = "soft_lutpair836" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_604
       (.I0(B_V_data_1_payload_B[53]),
        .I1(B_V_data_1_payload_A[53]),
        .I2(B_V_data_1_sel),
        .O(raw_data_real_1_o_stream_TDATA_int_regslice[53]));
  (* SOFT_HLUTNM = "soft_lutpair836" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_610
       (.I0(B_V_data_1_payload_B[52]),
        .I1(B_V_data_1_payload_A[52]),
        .I2(B_V_data_1_sel),
        .O(raw_data_real_1_o_stream_TDATA_int_regslice[52]));
  (* SOFT_HLUTNM = "soft_lutpair835" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_616
       (.I0(B_V_data_1_payload_B[51]),
        .I1(B_V_data_1_payload_A[51]),
        .I2(B_V_data_1_sel),
        .O(raw_data_real_1_o_stream_TDATA_int_regslice[51]));
  (* SOFT_HLUTNM = "soft_lutpair835" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_622
       (.I0(B_V_data_1_payload_B[50]),
        .I1(B_V_data_1_payload_A[50]),
        .I2(B_V_data_1_sel),
        .O(raw_data_real_1_o_stream_TDATA_int_regslice[50]));
  (* SOFT_HLUTNM = "soft_lutpair834" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_628
       (.I0(B_V_data_1_payload_B[49]),
        .I1(B_V_data_1_payload_A[49]),
        .I2(B_V_data_1_sel),
        .O(raw_data_real_1_o_stream_TDATA_int_regslice[49]));
  (* SOFT_HLUTNM = "soft_lutpair834" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_634
       (.I0(B_V_data_1_payload_B[48]),
        .I1(B_V_data_1_payload_A[48]),
        .I2(B_V_data_1_sel),
        .O(raw_data_real_1_o_stream_TDATA_int_regslice[48]));
  (* SOFT_HLUTNM = "soft_lutpair833" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_640
       (.I0(B_V_data_1_payload_B[47]),
        .I1(B_V_data_1_payload_A[47]),
        .I2(B_V_data_1_sel),
        .O(raw_data_real_1_o_stream_TDATA_int_regslice[47]));
  (* SOFT_HLUTNM = "soft_lutpair833" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_646
       (.I0(B_V_data_1_payload_B[46]),
        .I1(B_V_data_1_payload_A[46]),
        .I2(B_V_data_1_sel),
        .O(raw_data_real_1_o_stream_TDATA_int_regslice[46]));
  (* SOFT_HLUTNM = "soft_lutpair832" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_652
       (.I0(B_V_data_1_payload_B[45]),
        .I1(B_V_data_1_payload_A[45]),
        .I2(B_V_data_1_sel),
        .O(raw_data_real_1_o_stream_TDATA_int_regslice[45]));
  (* SOFT_HLUTNM = "soft_lutpair832" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_658
       (.I0(B_V_data_1_payload_B[44]),
        .I1(B_V_data_1_payload_A[44]),
        .I2(B_V_data_1_sel),
        .O(raw_data_real_1_o_stream_TDATA_int_regslice[44]));
  (* SOFT_HLUTNM = "soft_lutpair831" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_664
       (.I0(B_V_data_1_payload_B[43]),
        .I1(B_V_data_1_payload_A[43]),
        .I2(B_V_data_1_sel),
        .O(raw_data_real_1_o_stream_TDATA_int_regslice[43]));
  (* SOFT_HLUTNM = "soft_lutpair831" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_670
       (.I0(B_V_data_1_payload_B[42]),
        .I1(B_V_data_1_payload_A[42]),
        .I2(B_V_data_1_sel),
        .O(raw_data_real_1_o_stream_TDATA_int_regslice[42]));
  (* SOFT_HLUTNM = "soft_lutpair830" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_676
       (.I0(B_V_data_1_payload_B[41]),
        .I1(B_V_data_1_payload_A[41]),
        .I2(B_V_data_1_sel),
        .O(raw_data_real_1_o_stream_TDATA_int_regslice[41]));
  (* SOFT_HLUTNM = "soft_lutpair830" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_682
       (.I0(B_V_data_1_payload_B[40]),
        .I1(B_V_data_1_payload_A[40]),
        .I2(B_V_data_1_sel),
        .O(raw_data_real_1_o_stream_TDATA_int_regslice[40]));
  (* SOFT_HLUTNM = "soft_lutpair829" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_688
       (.I0(B_V_data_1_payload_B[39]),
        .I1(B_V_data_1_payload_A[39]),
        .I2(B_V_data_1_sel),
        .O(raw_data_real_1_o_stream_TDATA_int_regslice[39]));
  (* SOFT_HLUTNM = "soft_lutpair829" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_694
       (.I0(B_V_data_1_payload_B[38]),
        .I1(B_V_data_1_payload_A[38]),
        .I2(B_V_data_1_sel),
        .O(raw_data_real_1_o_stream_TDATA_int_regslice[38]));
  (* SOFT_HLUTNM = "soft_lutpair828" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_700
       (.I0(B_V_data_1_payload_B[37]),
        .I1(B_V_data_1_payload_A[37]),
        .I2(B_V_data_1_sel),
        .O(raw_data_real_1_o_stream_TDATA_int_regslice[37]));
  (* SOFT_HLUTNM = "soft_lutpair828" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_706
       (.I0(B_V_data_1_payload_B[36]),
        .I1(B_V_data_1_payload_A[36]),
        .I2(B_V_data_1_sel),
        .O(raw_data_real_1_o_stream_TDATA_int_regslice[36]));
  (* SOFT_HLUTNM = "soft_lutpair827" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_712
       (.I0(B_V_data_1_payload_B[35]),
        .I1(B_V_data_1_payload_A[35]),
        .I2(B_V_data_1_sel),
        .O(raw_data_real_1_o_stream_TDATA_int_regslice[35]));
  (* SOFT_HLUTNM = "soft_lutpair827" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_718
       (.I0(B_V_data_1_payload_B[34]),
        .I1(B_V_data_1_payload_A[34]),
        .I2(B_V_data_1_sel),
        .O(raw_data_real_1_o_stream_TDATA_int_regslice[34]));
  (* SOFT_HLUTNM = "soft_lutpair826" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_724
       (.I0(B_V_data_1_payload_B[33]),
        .I1(B_V_data_1_payload_A[33]),
        .I2(B_V_data_1_sel),
        .O(raw_data_real_1_o_stream_TDATA_int_regslice[33]));
  (* SOFT_HLUTNM = "soft_lutpair826" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_i_730
       (.I0(B_V_data_1_payload_B[32]),
        .I1(B_V_data_1_payload_A[32]),
        .I2(B_V_data_1_sel),
        .O(raw_data_real_1_o_stream_TDATA_int_regslice[32]));
endmodule

(* ORIG_REF_NAME = "mem_write_top_rfi_C_regslice_both" *) 
module design_1_mem_write_top_rfi_C_0_0_mem_write_top_rfi_C_regslice_both_8
   (\B_V_data_1_payload_B_reg[0]_0 ,
    \B_V_data_1_payload_B_reg[1]_0 ,
    \B_V_data_1_payload_B_reg[2]_0 ,
    \B_V_data_1_payload_B_reg[3]_0 ,
    \B_V_data_1_payload_B_reg[4]_0 ,
    \B_V_data_1_payload_B_reg[5]_0 ,
    \B_V_data_1_payload_B_reg[6]_0 ,
    \B_V_data_1_payload_B_reg[7]_0 ,
    \B_V_data_1_payload_B_reg[8]_0 ,
    \B_V_data_1_payload_B_reg[9]_0 ,
    \B_V_data_1_payload_B_reg[10]_0 ,
    \B_V_data_1_payload_B_reg[11]_0 ,
    \B_V_data_1_payload_B_reg[12]_0 ,
    \B_V_data_1_payload_B_reg[13]_0 ,
    \B_V_data_1_payload_B_reg[14]_0 ,
    \B_V_data_1_payload_B_reg[15]_0 ,
    \B_V_data_1_payload_B_reg[16]_0 ,
    \B_V_data_1_payload_B_reg[17]_0 ,
    \B_V_data_1_payload_B_reg[18]_0 ,
    \B_V_data_1_payload_B_reg[19]_0 ,
    \B_V_data_1_payload_B_reg[20]_0 ,
    \B_V_data_1_payload_B_reg[21]_0 ,
    \B_V_data_1_payload_B_reg[22]_0 ,
    \B_V_data_1_payload_B_reg[23]_0 ,
    \B_V_data_1_payload_B_reg[24]_0 ,
    \B_V_data_1_payload_B_reg[25]_0 ,
    \B_V_data_1_payload_B_reg[26]_0 ,
    \B_V_data_1_payload_B_reg[27]_0 ,
    \B_V_data_1_payload_B_reg[28]_0 ,
    \B_V_data_1_payload_B_reg[29]_0 ,
    \B_V_data_1_payload_B_reg[30]_0 ,
    \B_V_data_1_payload_B_reg[31]_0 ,
    \B_V_data_1_payload_B_reg[32]_0 ,
    \B_V_data_1_payload_B_reg[33]_0 ,
    \B_V_data_1_payload_B_reg[34]_0 ,
    \B_V_data_1_payload_B_reg[35]_0 ,
    \B_V_data_1_payload_B_reg[36]_0 ,
    \B_V_data_1_payload_B_reg[37]_0 ,
    \B_V_data_1_payload_B_reg[38]_0 ,
    \B_V_data_1_payload_B_reg[39]_0 ,
    \B_V_data_1_payload_B_reg[40]_0 ,
    \B_V_data_1_payload_B_reg[41]_0 ,
    \B_V_data_1_payload_B_reg[42]_0 ,
    \B_V_data_1_payload_B_reg[43]_0 ,
    \B_V_data_1_payload_B_reg[44]_0 ,
    \B_V_data_1_payload_B_reg[45]_0 ,
    \B_V_data_1_payload_B_reg[46]_0 ,
    \B_V_data_1_payload_B_reg[47]_0 ,
    \B_V_data_1_payload_B_reg[48]_0 ,
    \B_V_data_1_payload_B_reg[49]_0 ,
    \B_V_data_1_payload_B_reg[50]_0 ,
    \B_V_data_1_payload_B_reg[51]_0 ,
    \B_V_data_1_payload_B_reg[52]_0 ,
    \B_V_data_1_payload_B_reg[53]_0 ,
    \B_V_data_1_payload_B_reg[54]_0 ,
    \B_V_data_1_payload_B_reg[55]_0 ,
    \B_V_data_1_payload_B_reg[56]_0 ,
    \B_V_data_1_payload_B_reg[57]_0 ,
    \B_V_data_1_payload_B_reg[58]_0 ,
    \B_V_data_1_payload_B_reg[59]_0 ,
    \B_V_data_1_payload_B_reg[60]_0 ,
    \B_V_data_1_payload_B_reg[61]_0 ,
    \B_V_data_1_payload_B_reg[62]_0 ,
    \B_V_data_1_payload_B_reg[63]_0 ,
    p_169_in,
    ap_enable_reg_pp0_iter0_reg,
    raw_data_real_o_stream_TVALID_int_regslice,
    ack_in,
    mem_reg_i_205,
    raw_data_im_o_stream_TDATA_int_regslice,
    mem_reg_i_205_0,
    and_ln58_1_reg_2126,
    icmp_ln59_1_reg_2130,
    ap_enable_reg_pp0_iter0,
    raw_data_real_o_stream_TREADY_int_regslice,
    raw_data_real_o_stream_TVALID,
    SR,
    ap_clk,
    raw_data_real_o_stream_TDATA,
    ap_rst_n);
  output \B_V_data_1_payload_B_reg[0]_0 ;
  output \B_V_data_1_payload_B_reg[1]_0 ;
  output \B_V_data_1_payload_B_reg[2]_0 ;
  output \B_V_data_1_payload_B_reg[3]_0 ;
  output \B_V_data_1_payload_B_reg[4]_0 ;
  output \B_V_data_1_payload_B_reg[5]_0 ;
  output \B_V_data_1_payload_B_reg[6]_0 ;
  output \B_V_data_1_payload_B_reg[7]_0 ;
  output \B_V_data_1_payload_B_reg[8]_0 ;
  output \B_V_data_1_payload_B_reg[9]_0 ;
  output \B_V_data_1_payload_B_reg[10]_0 ;
  output \B_V_data_1_payload_B_reg[11]_0 ;
  output \B_V_data_1_payload_B_reg[12]_0 ;
  output \B_V_data_1_payload_B_reg[13]_0 ;
  output \B_V_data_1_payload_B_reg[14]_0 ;
  output \B_V_data_1_payload_B_reg[15]_0 ;
  output \B_V_data_1_payload_B_reg[16]_0 ;
  output \B_V_data_1_payload_B_reg[17]_0 ;
  output \B_V_data_1_payload_B_reg[18]_0 ;
  output \B_V_data_1_payload_B_reg[19]_0 ;
  output \B_V_data_1_payload_B_reg[20]_0 ;
  output \B_V_data_1_payload_B_reg[21]_0 ;
  output \B_V_data_1_payload_B_reg[22]_0 ;
  output \B_V_data_1_payload_B_reg[23]_0 ;
  output \B_V_data_1_payload_B_reg[24]_0 ;
  output \B_V_data_1_payload_B_reg[25]_0 ;
  output \B_V_data_1_payload_B_reg[26]_0 ;
  output \B_V_data_1_payload_B_reg[27]_0 ;
  output \B_V_data_1_payload_B_reg[28]_0 ;
  output \B_V_data_1_payload_B_reg[29]_0 ;
  output \B_V_data_1_payload_B_reg[30]_0 ;
  output \B_V_data_1_payload_B_reg[31]_0 ;
  output \B_V_data_1_payload_B_reg[32]_0 ;
  output \B_V_data_1_payload_B_reg[33]_0 ;
  output \B_V_data_1_payload_B_reg[34]_0 ;
  output \B_V_data_1_payload_B_reg[35]_0 ;
  output \B_V_data_1_payload_B_reg[36]_0 ;
  output \B_V_data_1_payload_B_reg[37]_0 ;
  output \B_V_data_1_payload_B_reg[38]_0 ;
  output \B_V_data_1_payload_B_reg[39]_0 ;
  output \B_V_data_1_payload_B_reg[40]_0 ;
  output \B_V_data_1_payload_B_reg[41]_0 ;
  output \B_V_data_1_payload_B_reg[42]_0 ;
  output \B_V_data_1_payload_B_reg[43]_0 ;
  output \B_V_data_1_payload_B_reg[44]_0 ;
  output \B_V_data_1_payload_B_reg[45]_0 ;
  output \B_V_data_1_payload_B_reg[46]_0 ;
  output \B_V_data_1_payload_B_reg[47]_0 ;
  output \B_V_data_1_payload_B_reg[48]_0 ;
  output \B_V_data_1_payload_B_reg[49]_0 ;
  output \B_V_data_1_payload_B_reg[50]_0 ;
  output \B_V_data_1_payload_B_reg[51]_0 ;
  output \B_V_data_1_payload_B_reg[52]_0 ;
  output \B_V_data_1_payload_B_reg[53]_0 ;
  output \B_V_data_1_payload_B_reg[54]_0 ;
  output \B_V_data_1_payload_B_reg[55]_0 ;
  output \B_V_data_1_payload_B_reg[56]_0 ;
  output \B_V_data_1_payload_B_reg[57]_0 ;
  output \B_V_data_1_payload_B_reg[58]_0 ;
  output \B_V_data_1_payload_B_reg[59]_0 ;
  output \B_V_data_1_payload_B_reg[60]_0 ;
  output \B_V_data_1_payload_B_reg[61]_0 ;
  output \B_V_data_1_payload_B_reg[62]_0 ;
  output \B_V_data_1_payload_B_reg[63]_0 ;
  output p_169_in;
  output ap_enable_reg_pp0_iter0_reg;
  output raw_data_real_o_stream_TVALID_int_regslice;
  output ack_in;
  input mem_reg_i_205;
  input [63:0]raw_data_im_o_stream_TDATA_int_regslice;
  input mem_reg_i_205_0;
  input and_ln58_1_reg_2126;
  input icmp_ln59_1_reg_2130;
  input ap_enable_reg_pp0_iter0;
  input raw_data_real_o_stream_TREADY_int_regslice;
  input raw_data_real_o_stream_TVALID;
  input [0:0]SR;
  input ap_clk;
  input [63:0]raw_data_real_o_stream_TDATA;
  input ap_rst_n;

  wire B_V_data_1_load_B;
  wire [63:0]B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[63]_i_1__0_n_0 ;
  wire [63:0]B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B_reg[0]_0 ;
  wire \B_V_data_1_payload_B_reg[10]_0 ;
  wire \B_V_data_1_payload_B_reg[11]_0 ;
  wire \B_V_data_1_payload_B_reg[12]_0 ;
  wire \B_V_data_1_payload_B_reg[13]_0 ;
  wire \B_V_data_1_payload_B_reg[14]_0 ;
  wire \B_V_data_1_payload_B_reg[15]_0 ;
  wire \B_V_data_1_payload_B_reg[16]_0 ;
  wire \B_V_data_1_payload_B_reg[17]_0 ;
  wire \B_V_data_1_payload_B_reg[18]_0 ;
  wire \B_V_data_1_payload_B_reg[19]_0 ;
  wire \B_V_data_1_payload_B_reg[1]_0 ;
  wire \B_V_data_1_payload_B_reg[20]_0 ;
  wire \B_V_data_1_payload_B_reg[21]_0 ;
  wire \B_V_data_1_payload_B_reg[22]_0 ;
  wire \B_V_data_1_payload_B_reg[23]_0 ;
  wire \B_V_data_1_payload_B_reg[24]_0 ;
  wire \B_V_data_1_payload_B_reg[25]_0 ;
  wire \B_V_data_1_payload_B_reg[26]_0 ;
  wire \B_V_data_1_payload_B_reg[27]_0 ;
  wire \B_V_data_1_payload_B_reg[28]_0 ;
  wire \B_V_data_1_payload_B_reg[29]_0 ;
  wire \B_V_data_1_payload_B_reg[2]_0 ;
  wire \B_V_data_1_payload_B_reg[30]_0 ;
  wire \B_V_data_1_payload_B_reg[31]_0 ;
  wire \B_V_data_1_payload_B_reg[32]_0 ;
  wire \B_V_data_1_payload_B_reg[33]_0 ;
  wire \B_V_data_1_payload_B_reg[34]_0 ;
  wire \B_V_data_1_payload_B_reg[35]_0 ;
  wire \B_V_data_1_payload_B_reg[36]_0 ;
  wire \B_V_data_1_payload_B_reg[37]_0 ;
  wire \B_V_data_1_payload_B_reg[38]_0 ;
  wire \B_V_data_1_payload_B_reg[39]_0 ;
  wire \B_V_data_1_payload_B_reg[3]_0 ;
  wire \B_V_data_1_payload_B_reg[40]_0 ;
  wire \B_V_data_1_payload_B_reg[41]_0 ;
  wire \B_V_data_1_payload_B_reg[42]_0 ;
  wire \B_V_data_1_payload_B_reg[43]_0 ;
  wire \B_V_data_1_payload_B_reg[44]_0 ;
  wire \B_V_data_1_payload_B_reg[45]_0 ;
  wire \B_V_data_1_payload_B_reg[46]_0 ;
  wire \B_V_data_1_payload_B_reg[47]_0 ;
  wire \B_V_data_1_payload_B_reg[48]_0 ;
  wire \B_V_data_1_payload_B_reg[49]_0 ;
  wire \B_V_data_1_payload_B_reg[4]_0 ;
  wire \B_V_data_1_payload_B_reg[50]_0 ;
  wire \B_V_data_1_payload_B_reg[51]_0 ;
  wire \B_V_data_1_payload_B_reg[52]_0 ;
  wire \B_V_data_1_payload_B_reg[53]_0 ;
  wire \B_V_data_1_payload_B_reg[54]_0 ;
  wire \B_V_data_1_payload_B_reg[55]_0 ;
  wire \B_V_data_1_payload_B_reg[56]_0 ;
  wire \B_V_data_1_payload_B_reg[57]_0 ;
  wire \B_V_data_1_payload_B_reg[58]_0 ;
  wire \B_V_data_1_payload_B_reg[59]_0 ;
  wire \B_V_data_1_payload_B_reg[5]_0 ;
  wire \B_V_data_1_payload_B_reg[60]_0 ;
  wire \B_V_data_1_payload_B_reg[61]_0 ;
  wire \B_V_data_1_payload_B_reg[62]_0 ;
  wire \B_V_data_1_payload_B_reg[63]_0 ;
  wire \B_V_data_1_payload_B_reg[6]_0 ;
  wire \B_V_data_1_payload_B_reg[7]_0 ;
  wire \B_V_data_1_payload_B_reg[8]_0 ;
  wire \B_V_data_1_payload_B_reg[9]_0 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__0_n_0;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__0_n_0;
  wire \B_V_data_1_state[0]_i_1__0_n_0 ;
  wire \B_V_data_1_state[1]_i_1__0_n_0 ;
  wire [0:0]SR;
  wire ack_in;
  wire and_ln58_1_reg_2126;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_rst_n;
  wire icmp_ln59_1_reg_2130;
  wire mem_reg_i_205;
  wire mem_reg_i_205_0;
  wire p_169_in;
  wire [63:0]raw_data_im_o_stream_TDATA_int_regslice;
  wire [63:0]raw_data_real_o_stream_TDATA;
  wire raw_data_real_o_stream_TREADY_int_regslice;
  wire raw_data_real_o_stream_TVALID;
  wire raw_data_real_o_stream_TVALID_int_regslice;

  LUT3 #(
    .INIT(8'h0D)) 
    \B_V_data_1_payload_A[63]_i_1__0 
       (.I0(raw_data_real_o_stream_TVALID_int_regslice),
        .I1(ack_in),
        .I2(B_V_data_1_sel_wr),
        .O(\B_V_data_1_payload_A[63]_i_1__0_n_0 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_0 ),
        .D(raw_data_real_o_stream_TDATA[0]),
        .Q(B_V_data_1_payload_A[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_0 ),
        .D(raw_data_real_o_stream_TDATA[10]),
        .Q(B_V_data_1_payload_A[10]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_0 ),
        .D(raw_data_real_o_stream_TDATA[11]),
        .Q(B_V_data_1_payload_A[11]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_0 ),
        .D(raw_data_real_o_stream_TDATA[12]),
        .Q(B_V_data_1_payload_A[12]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_0 ),
        .D(raw_data_real_o_stream_TDATA[13]),
        .Q(B_V_data_1_payload_A[13]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_0 ),
        .D(raw_data_real_o_stream_TDATA[14]),
        .Q(B_V_data_1_payload_A[14]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_0 ),
        .D(raw_data_real_o_stream_TDATA[15]),
        .Q(B_V_data_1_payload_A[15]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[16] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_0 ),
        .D(raw_data_real_o_stream_TDATA[16]),
        .Q(B_V_data_1_payload_A[16]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[17] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_0 ),
        .D(raw_data_real_o_stream_TDATA[17]),
        .Q(B_V_data_1_payload_A[17]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[18] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_0 ),
        .D(raw_data_real_o_stream_TDATA[18]),
        .Q(B_V_data_1_payload_A[18]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[19] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_0 ),
        .D(raw_data_real_o_stream_TDATA[19]),
        .Q(B_V_data_1_payload_A[19]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_0 ),
        .D(raw_data_real_o_stream_TDATA[1]),
        .Q(B_V_data_1_payload_A[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[20] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_0 ),
        .D(raw_data_real_o_stream_TDATA[20]),
        .Q(B_V_data_1_payload_A[20]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[21] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_0 ),
        .D(raw_data_real_o_stream_TDATA[21]),
        .Q(B_V_data_1_payload_A[21]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[22] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_0 ),
        .D(raw_data_real_o_stream_TDATA[22]),
        .Q(B_V_data_1_payload_A[22]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[23] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_0 ),
        .D(raw_data_real_o_stream_TDATA[23]),
        .Q(B_V_data_1_payload_A[23]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[24] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_0 ),
        .D(raw_data_real_o_stream_TDATA[24]),
        .Q(B_V_data_1_payload_A[24]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[25] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_0 ),
        .D(raw_data_real_o_stream_TDATA[25]),
        .Q(B_V_data_1_payload_A[25]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[26] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_0 ),
        .D(raw_data_real_o_stream_TDATA[26]),
        .Q(B_V_data_1_payload_A[26]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[27] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_0 ),
        .D(raw_data_real_o_stream_TDATA[27]),
        .Q(B_V_data_1_payload_A[27]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[28] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_0 ),
        .D(raw_data_real_o_stream_TDATA[28]),
        .Q(B_V_data_1_payload_A[28]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[29] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_0 ),
        .D(raw_data_real_o_stream_TDATA[29]),
        .Q(B_V_data_1_payload_A[29]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_0 ),
        .D(raw_data_real_o_stream_TDATA[2]),
        .Q(B_V_data_1_payload_A[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[30] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_0 ),
        .D(raw_data_real_o_stream_TDATA[30]),
        .Q(B_V_data_1_payload_A[30]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[31] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_0 ),
        .D(raw_data_real_o_stream_TDATA[31]),
        .Q(B_V_data_1_payload_A[31]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[32] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_0 ),
        .D(raw_data_real_o_stream_TDATA[32]),
        .Q(B_V_data_1_payload_A[32]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[33] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_0 ),
        .D(raw_data_real_o_stream_TDATA[33]),
        .Q(B_V_data_1_payload_A[33]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[34] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_0 ),
        .D(raw_data_real_o_stream_TDATA[34]),
        .Q(B_V_data_1_payload_A[34]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[35] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_0 ),
        .D(raw_data_real_o_stream_TDATA[35]),
        .Q(B_V_data_1_payload_A[35]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[36] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_0 ),
        .D(raw_data_real_o_stream_TDATA[36]),
        .Q(B_V_data_1_payload_A[36]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[37] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_0 ),
        .D(raw_data_real_o_stream_TDATA[37]),
        .Q(B_V_data_1_payload_A[37]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[38] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_0 ),
        .D(raw_data_real_o_stream_TDATA[38]),
        .Q(B_V_data_1_payload_A[38]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[39] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_0 ),
        .D(raw_data_real_o_stream_TDATA[39]),
        .Q(B_V_data_1_payload_A[39]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_0 ),
        .D(raw_data_real_o_stream_TDATA[3]),
        .Q(B_V_data_1_payload_A[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[40] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_0 ),
        .D(raw_data_real_o_stream_TDATA[40]),
        .Q(B_V_data_1_payload_A[40]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[41] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_0 ),
        .D(raw_data_real_o_stream_TDATA[41]),
        .Q(B_V_data_1_payload_A[41]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[42] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_0 ),
        .D(raw_data_real_o_stream_TDATA[42]),
        .Q(B_V_data_1_payload_A[42]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[43] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_0 ),
        .D(raw_data_real_o_stream_TDATA[43]),
        .Q(B_V_data_1_payload_A[43]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[44] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_0 ),
        .D(raw_data_real_o_stream_TDATA[44]),
        .Q(B_V_data_1_payload_A[44]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[45] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_0 ),
        .D(raw_data_real_o_stream_TDATA[45]),
        .Q(B_V_data_1_payload_A[45]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[46] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_0 ),
        .D(raw_data_real_o_stream_TDATA[46]),
        .Q(B_V_data_1_payload_A[46]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[47] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_0 ),
        .D(raw_data_real_o_stream_TDATA[47]),
        .Q(B_V_data_1_payload_A[47]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[48] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_0 ),
        .D(raw_data_real_o_stream_TDATA[48]),
        .Q(B_V_data_1_payload_A[48]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[49] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_0 ),
        .D(raw_data_real_o_stream_TDATA[49]),
        .Q(B_V_data_1_payload_A[49]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_0 ),
        .D(raw_data_real_o_stream_TDATA[4]),
        .Q(B_V_data_1_payload_A[4]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[50] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_0 ),
        .D(raw_data_real_o_stream_TDATA[50]),
        .Q(B_V_data_1_payload_A[50]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[51] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_0 ),
        .D(raw_data_real_o_stream_TDATA[51]),
        .Q(B_V_data_1_payload_A[51]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[52] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_0 ),
        .D(raw_data_real_o_stream_TDATA[52]),
        .Q(B_V_data_1_payload_A[52]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[53] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_0 ),
        .D(raw_data_real_o_stream_TDATA[53]),
        .Q(B_V_data_1_payload_A[53]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[54] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_0 ),
        .D(raw_data_real_o_stream_TDATA[54]),
        .Q(B_V_data_1_payload_A[54]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[55] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_0 ),
        .D(raw_data_real_o_stream_TDATA[55]),
        .Q(B_V_data_1_payload_A[55]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[56] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_0 ),
        .D(raw_data_real_o_stream_TDATA[56]),
        .Q(B_V_data_1_payload_A[56]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[57] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_0 ),
        .D(raw_data_real_o_stream_TDATA[57]),
        .Q(B_V_data_1_payload_A[57]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[58] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_0 ),
        .D(raw_data_real_o_stream_TDATA[58]),
        .Q(B_V_data_1_payload_A[58]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[59] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_0 ),
        .D(raw_data_real_o_stream_TDATA[59]),
        .Q(B_V_data_1_payload_A[59]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_0 ),
        .D(raw_data_real_o_stream_TDATA[5]),
        .Q(B_V_data_1_payload_A[5]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[60] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_0 ),
        .D(raw_data_real_o_stream_TDATA[60]),
        .Q(B_V_data_1_payload_A[60]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[61] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_0 ),
        .D(raw_data_real_o_stream_TDATA[61]),
        .Q(B_V_data_1_payload_A[61]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[62] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_0 ),
        .D(raw_data_real_o_stream_TDATA[62]),
        .Q(B_V_data_1_payload_A[62]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[63] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_0 ),
        .D(raw_data_real_o_stream_TDATA[63]),
        .Q(B_V_data_1_payload_A[63]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_0 ),
        .D(raw_data_real_o_stream_TDATA[6]),
        .Q(B_V_data_1_payload_A[6]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_0 ),
        .D(raw_data_real_o_stream_TDATA[7]),
        .Q(B_V_data_1_payload_A[7]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_0 ),
        .D(raw_data_real_o_stream_TDATA[8]),
        .Q(B_V_data_1_payload_A[8]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_0 ),
        .D(raw_data_real_o_stream_TDATA[9]),
        .Q(B_V_data_1_payload_A[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hA2)) 
    \B_V_data_1_payload_B[63]_i_1__0 
       (.I0(B_V_data_1_sel_wr),
        .I1(raw_data_real_o_stream_TVALID_int_regslice),
        .I2(ack_in),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_real_o_stream_TDATA[0]),
        .Q(B_V_data_1_payload_B[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_real_o_stream_TDATA[10]),
        .Q(B_V_data_1_payload_B[10]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_real_o_stream_TDATA[11]),
        .Q(B_V_data_1_payload_B[11]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_real_o_stream_TDATA[12]),
        .Q(B_V_data_1_payload_B[12]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_real_o_stream_TDATA[13]),
        .Q(B_V_data_1_payload_B[13]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_real_o_stream_TDATA[14]),
        .Q(B_V_data_1_payload_B[14]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_real_o_stream_TDATA[15]),
        .Q(B_V_data_1_payload_B[15]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_real_o_stream_TDATA[16]),
        .Q(B_V_data_1_payload_B[16]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_real_o_stream_TDATA[17]),
        .Q(B_V_data_1_payload_B[17]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_real_o_stream_TDATA[18]),
        .Q(B_V_data_1_payload_B[18]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_real_o_stream_TDATA[19]),
        .Q(B_V_data_1_payload_B[19]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_real_o_stream_TDATA[1]),
        .Q(B_V_data_1_payload_B[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_real_o_stream_TDATA[20]),
        .Q(B_V_data_1_payload_B[20]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_real_o_stream_TDATA[21]),
        .Q(B_V_data_1_payload_B[21]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_real_o_stream_TDATA[22]),
        .Q(B_V_data_1_payload_B[22]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_real_o_stream_TDATA[23]),
        .Q(B_V_data_1_payload_B[23]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[24] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_real_o_stream_TDATA[24]),
        .Q(B_V_data_1_payload_B[24]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[25] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_real_o_stream_TDATA[25]),
        .Q(B_V_data_1_payload_B[25]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[26] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_real_o_stream_TDATA[26]),
        .Q(B_V_data_1_payload_B[26]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[27] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_real_o_stream_TDATA[27]),
        .Q(B_V_data_1_payload_B[27]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[28] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_real_o_stream_TDATA[28]),
        .Q(B_V_data_1_payload_B[28]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[29] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_real_o_stream_TDATA[29]),
        .Q(B_V_data_1_payload_B[29]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_real_o_stream_TDATA[2]),
        .Q(B_V_data_1_payload_B[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[30] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_real_o_stream_TDATA[30]),
        .Q(B_V_data_1_payload_B[30]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[31] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_real_o_stream_TDATA[31]),
        .Q(B_V_data_1_payload_B[31]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[32] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_real_o_stream_TDATA[32]),
        .Q(B_V_data_1_payload_B[32]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[33] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_real_o_stream_TDATA[33]),
        .Q(B_V_data_1_payload_B[33]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[34] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_real_o_stream_TDATA[34]),
        .Q(B_V_data_1_payload_B[34]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[35] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_real_o_stream_TDATA[35]),
        .Q(B_V_data_1_payload_B[35]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[36] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_real_o_stream_TDATA[36]),
        .Q(B_V_data_1_payload_B[36]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[37] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_real_o_stream_TDATA[37]),
        .Q(B_V_data_1_payload_B[37]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[38] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_real_o_stream_TDATA[38]),
        .Q(B_V_data_1_payload_B[38]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[39] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_real_o_stream_TDATA[39]),
        .Q(B_V_data_1_payload_B[39]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_real_o_stream_TDATA[3]),
        .Q(B_V_data_1_payload_B[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[40] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_real_o_stream_TDATA[40]),
        .Q(B_V_data_1_payload_B[40]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[41] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_real_o_stream_TDATA[41]),
        .Q(B_V_data_1_payload_B[41]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[42] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_real_o_stream_TDATA[42]),
        .Q(B_V_data_1_payload_B[42]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[43] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_real_o_stream_TDATA[43]),
        .Q(B_V_data_1_payload_B[43]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[44] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_real_o_stream_TDATA[44]),
        .Q(B_V_data_1_payload_B[44]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[45] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_real_o_stream_TDATA[45]),
        .Q(B_V_data_1_payload_B[45]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[46] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_real_o_stream_TDATA[46]),
        .Q(B_V_data_1_payload_B[46]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[47] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_real_o_stream_TDATA[47]),
        .Q(B_V_data_1_payload_B[47]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[48] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_real_o_stream_TDATA[48]),
        .Q(B_V_data_1_payload_B[48]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[49] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_real_o_stream_TDATA[49]),
        .Q(B_V_data_1_payload_B[49]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_real_o_stream_TDATA[4]),
        .Q(B_V_data_1_payload_B[4]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[50] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_real_o_stream_TDATA[50]),
        .Q(B_V_data_1_payload_B[50]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[51] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_real_o_stream_TDATA[51]),
        .Q(B_V_data_1_payload_B[51]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[52] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_real_o_stream_TDATA[52]),
        .Q(B_V_data_1_payload_B[52]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[53] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_real_o_stream_TDATA[53]),
        .Q(B_V_data_1_payload_B[53]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[54] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_real_o_stream_TDATA[54]),
        .Q(B_V_data_1_payload_B[54]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[55] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_real_o_stream_TDATA[55]),
        .Q(B_V_data_1_payload_B[55]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[56] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_real_o_stream_TDATA[56]),
        .Q(B_V_data_1_payload_B[56]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[57] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_real_o_stream_TDATA[57]),
        .Q(B_V_data_1_payload_B[57]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[58] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_real_o_stream_TDATA[58]),
        .Q(B_V_data_1_payload_B[58]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[59] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_real_o_stream_TDATA[59]),
        .Q(B_V_data_1_payload_B[59]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_real_o_stream_TDATA[5]),
        .Q(B_V_data_1_payload_B[5]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[60] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_real_o_stream_TDATA[60]),
        .Q(B_V_data_1_payload_B[60]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[61] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_real_o_stream_TDATA[61]),
        .Q(B_V_data_1_payload_B[61]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[62] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_real_o_stream_TDATA[62]),
        .Q(B_V_data_1_payload_B[62]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[63] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_real_o_stream_TDATA[63]),
        .Q(B_V_data_1_payload_B[63]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_real_o_stream_TDATA[6]),
        .Q(B_V_data_1_payload_B[6]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_real_o_stream_TDATA[7]),
        .Q(B_V_data_1_payload_B[7]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_real_o_stream_TDATA[8]),
        .Q(B_V_data_1_payload_B[8]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(raw_data_real_o_stream_TDATA[9]),
        .Q(B_V_data_1_payload_B[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair842" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__0
       (.I0(raw_data_real_o_stream_TREADY_int_regslice),
        .I1(raw_data_real_o_stream_TVALID_int_regslice),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__0_n_0));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__0_n_0),
        .Q(B_V_data_1_sel),
        .R(SR));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__0
       (.I0(raw_data_real_o_stream_TVALID),
        .I1(ack_in),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__0_n_0));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__0_n_0),
        .Q(B_V_data_1_sel_wr),
        .R(SR));
  LUT5 #(
    .INIT(32'hA2AAA000)) 
    \B_V_data_1_state[0]_i_1__0 
       (.I0(ap_rst_n),
        .I1(raw_data_real_o_stream_TREADY_int_regslice),
        .I2(raw_data_real_o_stream_TVALID),
        .I3(ack_in),
        .I4(raw_data_real_o_stream_TVALID_int_regslice),
        .O(\B_V_data_1_state[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair842" *) 
  LUT4 #(
    .INIT(16'hBBFB)) 
    \B_V_data_1_state[1]_i_1__0 
       (.I0(raw_data_real_o_stream_TREADY_int_regslice),
        .I1(raw_data_real_o_stream_TVALID_int_regslice),
        .I2(ack_in),
        .I3(raw_data_real_o_stream_TVALID),
        .O(\B_V_data_1_state[1]_i_1__0_n_0 ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__0_n_0 ),
        .Q(raw_data_real_o_stream_TVALID_int_regslice),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[1]_i_1__0_n_0 ),
        .Q(ack_in),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair843" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[5]_i_5 
       (.I0(and_ln58_1_reg_2126),
        .I1(icmp_ln59_1_reg_2130),
        .O(p_169_in));
  LUT6 #(
    .INIT(64'h5300FFFF53005300)) 
    mem_reg_i_344
       (.I0(B_V_data_1_payload_B[31]),
        .I1(B_V_data_1_payload_A[31]),
        .I2(B_V_data_1_sel),
        .I3(mem_reg_i_205),
        .I4(raw_data_im_o_stream_TDATA_int_regslice[31]),
        .I5(mem_reg_i_205_0),
        .O(\B_V_data_1_payload_B_reg[31]_0 ));
  LUT6 #(
    .INIT(64'h5300FFFF53005300)) 
    mem_reg_i_355
       (.I0(B_V_data_1_payload_B[30]),
        .I1(B_V_data_1_payload_A[30]),
        .I2(B_V_data_1_sel),
        .I3(mem_reg_i_205),
        .I4(raw_data_im_o_stream_TDATA_int_regslice[30]),
        .I5(mem_reg_i_205_0),
        .O(\B_V_data_1_payload_B_reg[30]_0 ));
  LUT6 #(
    .INIT(64'h5300FFFF53005300)) 
    mem_reg_i_361
       (.I0(B_V_data_1_payload_B[29]),
        .I1(B_V_data_1_payload_A[29]),
        .I2(B_V_data_1_sel),
        .I3(mem_reg_i_205),
        .I4(raw_data_im_o_stream_TDATA_int_regslice[29]),
        .I5(mem_reg_i_205_0),
        .O(\B_V_data_1_payload_B_reg[29]_0 ));
  LUT6 #(
    .INIT(64'h5300FFFF53005300)) 
    mem_reg_i_367
       (.I0(B_V_data_1_payload_B[28]),
        .I1(B_V_data_1_payload_A[28]),
        .I2(B_V_data_1_sel),
        .I3(mem_reg_i_205),
        .I4(raw_data_im_o_stream_TDATA_int_regslice[28]),
        .I5(mem_reg_i_205_0),
        .O(\B_V_data_1_payload_B_reg[28]_0 ));
  LUT6 #(
    .INIT(64'h5300FFFF53005300)) 
    mem_reg_i_373
       (.I0(B_V_data_1_payload_B[27]),
        .I1(B_V_data_1_payload_A[27]),
        .I2(B_V_data_1_sel),
        .I3(mem_reg_i_205),
        .I4(raw_data_im_o_stream_TDATA_int_regslice[27]),
        .I5(mem_reg_i_205_0),
        .O(\B_V_data_1_payload_B_reg[27]_0 ));
  LUT6 #(
    .INIT(64'h5300FFFF53005300)) 
    mem_reg_i_379
       (.I0(B_V_data_1_payload_B[26]),
        .I1(B_V_data_1_payload_A[26]),
        .I2(B_V_data_1_sel),
        .I3(mem_reg_i_205),
        .I4(raw_data_im_o_stream_TDATA_int_regslice[26]),
        .I5(mem_reg_i_205_0),
        .O(\B_V_data_1_payload_B_reg[26]_0 ));
  LUT6 #(
    .INIT(64'h5300FFFF53005300)) 
    mem_reg_i_385
       (.I0(B_V_data_1_payload_B[25]),
        .I1(B_V_data_1_payload_A[25]),
        .I2(B_V_data_1_sel),
        .I3(mem_reg_i_205),
        .I4(raw_data_im_o_stream_TDATA_int_regslice[25]),
        .I5(mem_reg_i_205_0),
        .O(\B_V_data_1_payload_B_reg[25]_0 ));
  LUT6 #(
    .INIT(64'h5300FFFF53005300)) 
    mem_reg_i_391
       (.I0(B_V_data_1_payload_B[24]),
        .I1(B_V_data_1_payload_A[24]),
        .I2(B_V_data_1_sel),
        .I3(mem_reg_i_205),
        .I4(raw_data_im_o_stream_TDATA_int_regslice[24]),
        .I5(mem_reg_i_205_0),
        .O(\B_V_data_1_payload_B_reg[24]_0 ));
  LUT6 #(
    .INIT(64'h5300FFFF53005300)) 
    mem_reg_i_397
       (.I0(B_V_data_1_payload_B[23]),
        .I1(B_V_data_1_payload_A[23]),
        .I2(B_V_data_1_sel),
        .I3(mem_reg_i_205),
        .I4(raw_data_im_o_stream_TDATA_int_regslice[23]),
        .I5(mem_reg_i_205_0),
        .O(\B_V_data_1_payload_B_reg[23]_0 ));
  LUT6 #(
    .INIT(64'h5300FFFF53005300)) 
    mem_reg_i_403
       (.I0(B_V_data_1_payload_B[22]),
        .I1(B_V_data_1_payload_A[22]),
        .I2(B_V_data_1_sel),
        .I3(mem_reg_i_205),
        .I4(raw_data_im_o_stream_TDATA_int_regslice[22]),
        .I5(mem_reg_i_205_0),
        .O(\B_V_data_1_payload_B_reg[22]_0 ));
  LUT6 #(
    .INIT(64'h5300FFFF53005300)) 
    mem_reg_i_409
       (.I0(B_V_data_1_payload_B[21]),
        .I1(B_V_data_1_payload_A[21]),
        .I2(B_V_data_1_sel),
        .I3(mem_reg_i_205),
        .I4(raw_data_im_o_stream_TDATA_int_regslice[21]),
        .I5(mem_reg_i_205_0),
        .O(\B_V_data_1_payload_B_reg[21]_0 ));
  LUT6 #(
    .INIT(64'h5300FFFF53005300)) 
    mem_reg_i_415
       (.I0(B_V_data_1_payload_B[20]),
        .I1(B_V_data_1_payload_A[20]),
        .I2(B_V_data_1_sel),
        .I3(mem_reg_i_205),
        .I4(raw_data_im_o_stream_TDATA_int_regslice[20]),
        .I5(mem_reg_i_205_0),
        .O(\B_V_data_1_payload_B_reg[20]_0 ));
  LUT6 #(
    .INIT(64'h5300FFFF53005300)) 
    mem_reg_i_421
       (.I0(B_V_data_1_payload_B[19]),
        .I1(B_V_data_1_payload_A[19]),
        .I2(B_V_data_1_sel),
        .I3(mem_reg_i_205),
        .I4(raw_data_im_o_stream_TDATA_int_regslice[19]),
        .I5(mem_reg_i_205_0),
        .O(\B_V_data_1_payload_B_reg[19]_0 ));
  LUT6 #(
    .INIT(64'h5300FFFF53005300)) 
    mem_reg_i_427
       (.I0(B_V_data_1_payload_B[18]),
        .I1(B_V_data_1_payload_A[18]),
        .I2(B_V_data_1_sel),
        .I3(mem_reg_i_205),
        .I4(raw_data_im_o_stream_TDATA_int_regslice[18]),
        .I5(mem_reg_i_205_0),
        .O(\B_V_data_1_payload_B_reg[18]_0 ));
  LUT6 #(
    .INIT(64'h5300FFFF53005300)) 
    mem_reg_i_433
       (.I0(B_V_data_1_payload_B[17]),
        .I1(B_V_data_1_payload_A[17]),
        .I2(B_V_data_1_sel),
        .I3(mem_reg_i_205),
        .I4(raw_data_im_o_stream_TDATA_int_regslice[17]),
        .I5(mem_reg_i_205_0),
        .O(\B_V_data_1_payload_B_reg[17]_0 ));
  LUT6 #(
    .INIT(64'h5300FFFF53005300)) 
    mem_reg_i_439
       (.I0(B_V_data_1_payload_B[16]),
        .I1(B_V_data_1_payload_A[16]),
        .I2(B_V_data_1_sel),
        .I3(mem_reg_i_205),
        .I4(raw_data_im_o_stream_TDATA_int_regslice[16]),
        .I5(mem_reg_i_205_0),
        .O(\B_V_data_1_payload_B_reg[16]_0 ));
  LUT6 #(
    .INIT(64'h5300FFFF53005300)) 
    mem_reg_i_445
       (.I0(B_V_data_1_payload_B[15]),
        .I1(B_V_data_1_payload_A[15]),
        .I2(B_V_data_1_sel),
        .I3(mem_reg_i_205),
        .I4(raw_data_im_o_stream_TDATA_int_regslice[15]),
        .I5(mem_reg_i_205_0),
        .O(\B_V_data_1_payload_B_reg[15]_0 ));
  LUT6 #(
    .INIT(64'h5300FFFF53005300)) 
    mem_reg_i_451
       (.I0(B_V_data_1_payload_B[14]),
        .I1(B_V_data_1_payload_A[14]),
        .I2(B_V_data_1_sel),
        .I3(mem_reg_i_205),
        .I4(raw_data_im_o_stream_TDATA_int_regslice[14]),
        .I5(mem_reg_i_205_0),
        .O(\B_V_data_1_payload_B_reg[14]_0 ));
  LUT6 #(
    .INIT(64'h5300FFFF53005300)) 
    mem_reg_i_457
       (.I0(B_V_data_1_payload_B[13]),
        .I1(B_V_data_1_payload_A[13]),
        .I2(B_V_data_1_sel),
        .I3(mem_reg_i_205),
        .I4(raw_data_im_o_stream_TDATA_int_regslice[13]),
        .I5(mem_reg_i_205_0),
        .O(\B_V_data_1_payload_B_reg[13]_0 ));
  LUT6 #(
    .INIT(64'h5300FFFF53005300)) 
    mem_reg_i_463
       (.I0(B_V_data_1_payload_B[12]),
        .I1(B_V_data_1_payload_A[12]),
        .I2(B_V_data_1_sel),
        .I3(mem_reg_i_205),
        .I4(raw_data_im_o_stream_TDATA_int_regslice[12]),
        .I5(mem_reg_i_205_0),
        .O(\B_V_data_1_payload_B_reg[12]_0 ));
  LUT6 #(
    .INIT(64'h5300FFFF53005300)) 
    mem_reg_i_469
       (.I0(B_V_data_1_payload_B[11]),
        .I1(B_V_data_1_payload_A[11]),
        .I2(B_V_data_1_sel),
        .I3(mem_reg_i_205),
        .I4(raw_data_im_o_stream_TDATA_int_regslice[11]),
        .I5(mem_reg_i_205_0),
        .O(\B_V_data_1_payload_B_reg[11]_0 ));
  LUT6 #(
    .INIT(64'h5300FFFF53005300)) 
    mem_reg_i_475
       (.I0(B_V_data_1_payload_B[10]),
        .I1(B_V_data_1_payload_A[10]),
        .I2(B_V_data_1_sel),
        .I3(mem_reg_i_205),
        .I4(raw_data_im_o_stream_TDATA_int_regslice[10]),
        .I5(mem_reg_i_205_0),
        .O(\B_V_data_1_payload_B_reg[10]_0 ));
  LUT6 #(
    .INIT(64'h5300FFFF53005300)) 
    mem_reg_i_481
       (.I0(B_V_data_1_payload_B[9]),
        .I1(B_V_data_1_payload_A[9]),
        .I2(B_V_data_1_sel),
        .I3(mem_reg_i_205),
        .I4(raw_data_im_o_stream_TDATA_int_regslice[9]),
        .I5(mem_reg_i_205_0),
        .O(\B_V_data_1_payload_B_reg[9]_0 ));
  LUT6 #(
    .INIT(64'h5300FFFF53005300)) 
    mem_reg_i_487
       (.I0(B_V_data_1_payload_B[8]),
        .I1(B_V_data_1_payload_A[8]),
        .I2(B_V_data_1_sel),
        .I3(mem_reg_i_205),
        .I4(raw_data_im_o_stream_TDATA_int_regslice[8]),
        .I5(mem_reg_i_205_0),
        .O(\B_V_data_1_payload_B_reg[8]_0 ));
  LUT6 #(
    .INIT(64'h5300FFFF53005300)) 
    mem_reg_i_493
       (.I0(B_V_data_1_payload_B[7]),
        .I1(B_V_data_1_payload_A[7]),
        .I2(B_V_data_1_sel),
        .I3(mem_reg_i_205),
        .I4(raw_data_im_o_stream_TDATA_int_regslice[7]),
        .I5(mem_reg_i_205_0),
        .O(\B_V_data_1_payload_B_reg[7]_0 ));
  LUT6 #(
    .INIT(64'h5300FFFF53005300)) 
    mem_reg_i_499
       (.I0(B_V_data_1_payload_B[6]),
        .I1(B_V_data_1_payload_A[6]),
        .I2(B_V_data_1_sel),
        .I3(mem_reg_i_205),
        .I4(raw_data_im_o_stream_TDATA_int_regslice[6]),
        .I5(mem_reg_i_205_0),
        .O(\B_V_data_1_payload_B_reg[6]_0 ));
  LUT6 #(
    .INIT(64'h5300FFFF53005300)) 
    mem_reg_i_505
       (.I0(B_V_data_1_payload_B[5]),
        .I1(B_V_data_1_payload_A[5]),
        .I2(B_V_data_1_sel),
        .I3(mem_reg_i_205),
        .I4(raw_data_im_o_stream_TDATA_int_regslice[5]),
        .I5(mem_reg_i_205_0),
        .O(\B_V_data_1_payload_B_reg[5]_0 ));
  LUT6 #(
    .INIT(64'h5300FFFF53005300)) 
    mem_reg_i_511
       (.I0(B_V_data_1_payload_B[4]),
        .I1(B_V_data_1_payload_A[4]),
        .I2(B_V_data_1_sel),
        .I3(mem_reg_i_205),
        .I4(raw_data_im_o_stream_TDATA_int_regslice[4]),
        .I5(mem_reg_i_205_0),
        .O(\B_V_data_1_payload_B_reg[4]_0 ));
  LUT6 #(
    .INIT(64'h5300FFFF53005300)) 
    mem_reg_i_517
       (.I0(B_V_data_1_payload_B[3]),
        .I1(B_V_data_1_payload_A[3]),
        .I2(B_V_data_1_sel),
        .I3(mem_reg_i_205),
        .I4(raw_data_im_o_stream_TDATA_int_regslice[3]),
        .I5(mem_reg_i_205_0),
        .O(\B_V_data_1_payload_B_reg[3]_0 ));
  LUT6 #(
    .INIT(64'h5300FFFF53005300)) 
    mem_reg_i_523
       (.I0(B_V_data_1_payload_B[2]),
        .I1(B_V_data_1_payload_A[2]),
        .I2(B_V_data_1_sel),
        .I3(mem_reg_i_205),
        .I4(raw_data_im_o_stream_TDATA_int_regslice[2]),
        .I5(mem_reg_i_205_0),
        .O(\B_V_data_1_payload_B_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h5300FFFF53005300)) 
    mem_reg_i_529
       (.I0(B_V_data_1_payload_B[1]),
        .I1(B_V_data_1_payload_A[1]),
        .I2(B_V_data_1_sel),
        .I3(mem_reg_i_205),
        .I4(raw_data_im_o_stream_TDATA_int_regslice[1]),
        .I5(mem_reg_i_205_0),
        .O(\B_V_data_1_payload_B_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h5300FFFF53005300)) 
    mem_reg_i_535
       (.I0(B_V_data_1_payload_B[0]),
        .I1(B_V_data_1_payload_A[0]),
        .I2(B_V_data_1_sel),
        .I3(mem_reg_i_205),
        .I4(raw_data_im_o_stream_TDATA_int_regslice[0]),
        .I5(mem_reg_i_205_0),
        .O(\B_V_data_1_payload_B_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h5300FFFF53005300)) 
    mem_reg_i_541
       (.I0(B_V_data_1_payload_B[63]),
        .I1(B_V_data_1_payload_A[63]),
        .I2(B_V_data_1_sel),
        .I3(mem_reg_i_205),
        .I4(raw_data_im_o_stream_TDATA_int_regslice[63]),
        .I5(mem_reg_i_205_0),
        .O(\B_V_data_1_payload_B_reg[63]_0 ));
  LUT6 #(
    .INIT(64'h5300FFFF53005300)) 
    mem_reg_i_547
       (.I0(B_V_data_1_payload_B[62]),
        .I1(B_V_data_1_payload_A[62]),
        .I2(B_V_data_1_sel),
        .I3(mem_reg_i_205),
        .I4(raw_data_im_o_stream_TDATA_int_regslice[62]),
        .I5(mem_reg_i_205_0),
        .O(\B_V_data_1_payload_B_reg[62]_0 ));
  LUT6 #(
    .INIT(64'h5300FFFF53005300)) 
    mem_reg_i_553
       (.I0(B_V_data_1_payload_B[61]),
        .I1(B_V_data_1_payload_A[61]),
        .I2(B_V_data_1_sel),
        .I3(mem_reg_i_205),
        .I4(raw_data_im_o_stream_TDATA_int_regslice[61]),
        .I5(mem_reg_i_205_0),
        .O(\B_V_data_1_payload_B_reg[61]_0 ));
  LUT6 #(
    .INIT(64'h5300FFFF53005300)) 
    mem_reg_i_559
       (.I0(B_V_data_1_payload_B[60]),
        .I1(B_V_data_1_payload_A[60]),
        .I2(B_V_data_1_sel),
        .I3(mem_reg_i_205),
        .I4(raw_data_im_o_stream_TDATA_int_regslice[60]),
        .I5(mem_reg_i_205_0),
        .O(\B_V_data_1_payload_B_reg[60]_0 ));
  LUT6 #(
    .INIT(64'h5300FFFF53005300)) 
    mem_reg_i_565
       (.I0(B_V_data_1_payload_B[59]),
        .I1(B_V_data_1_payload_A[59]),
        .I2(B_V_data_1_sel),
        .I3(mem_reg_i_205),
        .I4(raw_data_im_o_stream_TDATA_int_regslice[59]),
        .I5(mem_reg_i_205_0),
        .O(\B_V_data_1_payload_B_reg[59]_0 ));
  LUT6 #(
    .INIT(64'h5300FFFF53005300)) 
    mem_reg_i_571
       (.I0(B_V_data_1_payload_B[58]),
        .I1(B_V_data_1_payload_A[58]),
        .I2(B_V_data_1_sel),
        .I3(mem_reg_i_205),
        .I4(raw_data_im_o_stream_TDATA_int_regslice[58]),
        .I5(mem_reg_i_205_0),
        .O(\B_V_data_1_payload_B_reg[58]_0 ));
  LUT6 #(
    .INIT(64'h5300FFFF53005300)) 
    mem_reg_i_577
       (.I0(B_V_data_1_payload_B[57]),
        .I1(B_V_data_1_payload_A[57]),
        .I2(B_V_data_1_sel),
        .I3(mem_reg_i_205),
        .I4(raw_data_im_o_stream_TDATA_int_regslice[57]),
        .I5(mem_reg_i_205_0),
        .O(\B_V_data_1_payload_B_reg[57]_0 ));
  LUT6 #(
    .INIT(64'h5300FFFF53005300)) 
    mem_reg_i_583
       (.I0(B_V_data_1_payload_B[56]),
        .I1(B_V_data_1_payload_A[56]),
        .I2(B_V_data_1_sel),
        .I3(mem_reg_i_205),
        .I4(raw_data_im_o_stream_TDATA_int_regslice[56]),
        .I5(mem_reg_i_205_0),
        .O(\B_V_data_1_payload_B_reg[56]_0 ));
  LUT6 #(
    .INIT(64'h5300FFFF53005300)) 
    mem_reg_i_589
       (.I0(B_V_data_1_payload_B[55]),
        .I1(B_V_data_1_payload_A[55]),
        .I2(B_V_data_1_sel),
        .I3(mem_reg_i_205),
        .I4(raw_data_im_o_stream_TDATA_int_regslice[55]),
        .I5(mem_reg_i_205_0),
        .O(\B_V_data_1_payload_B_reg[55]_0 ));
  LUT6 #(
    .INIT(64'h5300FFFF53005300)) 
    mem_reg_i_595
       (.I0(B_V_data_1_payload_B[54]),
        .I1(B_V_data_1_payload_A[54]),
        .I2(B_V_data_1_sel),
        .I3(mem_reg_i_205),
        .I4(raw_data_im_o_stream_TDATA_int_regslice[54]),
        .I5(mem_reg_i_205_0),
        .O(\B_V_data_1_payload_B_reg[54]_0 ));
  LUT6 #(
    .INIT(64'h5300FFFF53005300)) 
    mem_reg_i_601
       (.I0(B_V_data_1_payload_B[53]),
        .I1(B_V_data_1_payload_A[53]),
        .I2(B_V_data_1_sel),
        .I3(mem_reg_i_205),
        .I4(raw_data_im_o_stream_TDATA_int_regslice[53]),
        .I5(mem_reg_i_205_0),
        .O(\B_V_data_1_payload_B_reg[53]_0 ));
  LUT6 #(
    .INIT(64'h5300FFFF53005300)) 
    mem_reg_i_607
       (.I0(B_V_data_1_payload_B[52]),
        .I1(B_V_data_1_payload_A[52]),
        .I2(B_V_data_1_sel),
        .I3(mem_reg_i_205),
        .I4(raw_data_im_o_stream_TDATA_int_regslice[52]),
        .I5(mem_reg_i_205_0),
        .O(\B_V_data_1_payload_B_reg[52]_0 ));
  LUT6 #(
    .INIT(64'h5300FFFF53005300)) 
    mem_reg_i_613
       (.I0(B_V_data_1_payload_B[51]),
        .I1(B_V_data_1_payload_A[51]),
        .I2(B_V_data_1_sel),
        .I3(mem_reg_i_205),
        .I4(raw_data_im_o_stream_TDATA_int_regslice[51]),
        .I5(mem_reg_i_205_0),
        .O(\B_V_data_1_payload_B_reg[51]_0 ));
  LUT6 #(
    .INIT(64'h5300FFFF53005300)) 
    mem_reg_i_619
       (.I0(B_V_data_1_payload_B[50]),
        .I1(B_V_data_1_payload_A[50]),
        .I2(B_V_data_1_sel),
        .I3(mem_reg_i_205),
        .I4(raw_data_im_o_stream_TDATA_int_regslice[50]),
        .I5(mem_reg_i_205_0),
        .O(\B_V_data_1_payload_B_reg[50]_0 ));
  LUT6 #(
    .INIT(64'h5300FFFF53005300)) 
    mem_reg_i_625
       (.I0(B_V_data_1_payload_B[49]),
        .I1(B_V_data_1_payload_A[49]),
        .I2(B_V_data_1_sel),
        .I3(mem_reg_i_205),
        .I4(raw_data_im_o_stream_TDATA_int_regslice[49]),
        .I5(mem_reg_i_205_0),
        .O(\B_V_data_1_payload_B_reg[49]_0 ));
  LUT6 #(
    .INIT(64'h5300FFFF53005300)) 
    mem_reg_i_631
       (.I0(B_V_data_1_payload_B[48]),
        .I1(B_V_data_1_payload_A[48]),
        .I2(B_V_data_1_sel),
        .I3(mem_reg_i_205),
        .I4(raw_data_im_o_stream_TDATA_int_regslice[48]),
        .I5(mem_reg_i_205_0),
        .O(\B_V_data_1_payload_B_reg[48]_0 ));
  LUT6 #(
    .INIT(64'h5300FFFF53005300)) 
    mem_reg_i_637
       (.I0(B_V_data_1_payload_B[47]),
        .I1(B_V_data_1_payload_A[47]),
        .I2(B_V_data_1_sel),
        .I3(mem_reg_i_205),
        .I4(raw_data_im_o_stream_TDATA_int_regslice[47]),
        .I5(mem_reg_i_205_0),
        .O(\B_V_data_1_payload_B_reg[47]_0 ));
  LUT6 #(
    .INIT(64'h5300FFFF53005300)) 
    mem_reg_i_643
       (.I0(B_V_data_1_payload_B[46]),
        .I1(B_V_data_1_payload_A[46]),
        .I2(B_V_data_1_sel),
        .I3(mem_reg_i_205),
        .I4(raw_data_im_o_stream_TDATA_int_regslice[46]),
        .I5(mem_reg_i_205_0),
        .O(\B_V_data_1_payload_B_reg[46]_0 ));
  LUT6 #(
    .INIT(64'h5300FFFF53005300)) 
    mem_reg_i_649
       (.I0(B_V_data_1_payload_B[45]),
        .I1(B_V_data_1_payload_A[45]),
        .I2(B_V_data_1_sel),
        .I3(mem_reg_i_205),
        .I4(raw_data_im_o_stream_TDATA_int_regslice[45]),
        .I5(mem_reg_i_205_0),
        .O(\B_V_data_1_payload_B_reg[45]_0 ));
  LUT6 #(
    .INIT(64'h5300FFFF53005300)) 
    mem_reg_i_655
       (.I0(B_V_data_1_payload_B[44]),
        .I1(B_V_data_1_payload_A[44]),
        .I2(B_V_data_1_sel),
        .I3(mem_reg_i_205),
        .I4(raw_data_im_o_stream_TDATA_int_regslice[44]),
        .I5(mem_reg_i_205_0),
        .O(\B_V_data_1_payload_B_reg[44]_0 ));
  LUT6 #(
    .INIT(64'h5300FFFF53005300)) 
    mem_reg_i_661
       (.I0(B_V_data_1_payload_B[43]),
        .I1(B_V_data_1_payload_A[43]),
        .I2(B_V_data_1_sel),
        .I3(mem_reg_i_205),
        .I4(raw_data_im_o_stream_TDATA_int_regslice[43]),
        .I5(mem_reg_i_205_0),
        .O(\B_V_data_1_payload_B_reg[43]_0 ));
  LUT6 #(
    .INIT(64'h5300FFFF53005300)) 
    mem_reg_i_667
       (.I0(B_V_data_1_payload_B[42]),
        .I1(B_V_data_1_payload_A[42]),
        .I2(B_V_data_1_sel),
        .I3(mem_reg_i_205),
        .I4(raw_data_im_o_stream_TDATA_int_regslice[42]),
        .I5(mem_reg_i_205_0),
        .O(\B_V_data_1_payload_B_reg[42]_0 ));
  LUT6 #(
    .INIT(64'h5300FFFF53005300)) 
    mem_reg_i_673
       (.I0(B_V_data_1_payload_B[41]),
        .I1(B_V_data_1_payload_A[41]),
        .I2(B_V_data_1_sel),
        .I3(mem_reg_i_205),
        .I4(raw_data_im_o_stream_TDATA_int_regslice[41]),
        .I5(mem_reg_i_205_0),
        .O(\B_V_data_1_payload_B_reg[41]_0 ));
  LUT6 #(
    .INIT(64'h5300FFFF53005300)) 
    mem_reg_i_679
       (.I0(B_V_data_1_payload_B[40]),
        .I1(B_V_data_1_payload_A[40]),
        .I2(B_V_data_1_sel),
        .I3(mem_reg_i_205),
        .I4(raw_data_im_o_stream_TDATA_int_regslice[40]),
        .I5(mem_reg_i_205_0),
        .O(\B_V_data_1_payload_B_reg[40]_0 ));
  LUT6 #(
    .INIT(64'h5300FFFF53005300)) 
    mem_reg_i_685
       (.I0(B_V_data_1_payload_B[39]),
        .I1(B_V_data_1_payload_A[39]),
        .I2(B_V_data_1_sel),
        .I3(mem_reg_i_205),
        .I4(raw_data_im_o_stream_TDATA_int_regslice[39]),
        .I5(mem_reg_i_205_0),
        .O(\B_V_data_1_payload_B_reg[39]_0 ));
  LUT6 #(
    .INIT(64'h5300FFFF53005300)) 
    mem_reg_i_691
       (.I0(B_V_data_1_payload_B[38]),
        .I1(B_V_data_1_payload_A[38]),
        .I2(B_V_data_1_sel),
        .I3(mem_reg_i_205),
        .I4(raw_data_im_o_stream_TDATA_int_regslice[38]),
        .I5(mem_reg_i_205_0),
        .O(\B_V_data_1_payload_B_reg[38]_0 ));
  LUT6 #(
    .INIT(64'h5300FFFF53005300)) 
    mem_reg_i_697
       (.I0(B_V_data_1_payload_B[37]),
        .I1(B_V_data_1_payload_A[37]),
        .I2(B_V_data_1_sel),
        .I3(mem_reg_i_205),
        .I4(raw_data_im_o_stream_TDATA_int_regslice[37]),
        .I5(mem_reg_i_205_0),
        .O(\B_V_data_1_payload_B_reg[37]_0 ));
  LUT6 #(
    .INIT(64'h5300FFFF53005300)) 
    mem_reg_i_703
       (.I0(B_V_data_1_payload_B[36]),
        .I1(B_V_data_1_payload_A[36]),
        .I2(B_V_data_1_sel),
        .I3(mem_reg_i_205),
        .I4(raw_data_im_o_stream_TDATA_int_regslice[36]),
        .I5(mem_reg_i_205_0),
        .O(\B_V_data_1_payload_B_reg[36]_0 ));
  LUT6 #(
    .INIT(64'h5300FFFF53005300)) 
    mem_reg_i_709
       (.I0(B_V_data_1_payload_B[35]),
        .I1(B_V_data_1_payload_A[35]),
        .I2(B_V_data_1_sel),
        .I3(mem_reg_i_205),
        .I4(raw_data_im_o_stream_TDATA_int_regslice[35]),
        .I5(mem_reg_i_205_0),
        .O(\B_V_data_1_payload_B_reg[35]_0 ));
  LUT6 #(
    .INIT(64'h5300FFFF53005300)) 
    mem_reg_i_715
       (.I0(B_V_data_1_payload_B[34]),
        .I1(B_V_data_1_payload_A[34]),
        .I2(B_V_data_1_sel),
        .I3(mem_reg_i_205),
        .I4(raw_data_im_o_stream_TDATA_int_regslice[34]),
        .I5(mem_reg_i_205_0),
        .O(\B_V_data_1_payload_B_reg[34]_0 ));
  LUT6 #(
    .INIT(64'h5300FFFF53005300)) 
    mem_reg_i_721
       (.I0(B_V_data_1_payload_B[33]),
        .I1(B_V_data_1_payload_A[33]),
        .I2(B_V_data_1_sel),
        .I3(mem_reg_i_205),
        .I4(raw_data_im_o_stream_TDATA_int_regslice[33]),
        .I5(mem_reg_i_205_0),
        .O(\B_V_data_1_payload_B_reg[33]_0 ));
  LUT6 #(
    .INIT(64'h5300FFFF53005300)) 
    mem_reg_i_727
       (.I0(B_V_data_1_payload_B[32]),
        .I1(B_V_data_1_payload_A[32]),
        .I2(B_V_data_1_sel),
        .I3(mem_reg_i_205),
        .I4(raw_data_im_o_stream_TDATA_int_regslice[32]),
        .I5(mem_reg_i_205_0),
        .O(\B_V_data_1_payload_B_reg[32]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair843" *) 
  LUT3 #(
    .INIT(8'h08)) 
    mem_reg_i_882
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(and_ln58_1_reg_2126),
        .I2(raw_data_real_o_stream_TVALID_int_regslice),
        .O(ap_enable_reg_pp0_iter0_reg));
endmodule

(* ORIG_REF_NAME = "mem_write_top_rfi_C_regslice_both" *) 
module design_1_mem_write_top_rfi_C_0_0_mem_write_top_rfi_C_regslice_both_9
   (\B_V_data_1_payload_B_reg[0]_0 ,
    \B_V_data_1_payload_B_reg[1]_0 ,
    \B_V_data_1_payload_B_reg[2]_0 ,
    \B_V_data_1_payload_B_reg[3]_0 ,
    \B_V_data_1_payload_B_reg[4]_0 ,
    \B_V_data_1_payload_B_reg[5]_0 ,
    \B_V_data_1_payload_B_reg[6]_0 ,
    \B_V_data_1_payload_B_reg[7]_0 ,
    \B_V_data_1_payload_B_reg[8]_0 ,
    \B_V_data_1_payload_B_reg[9]_0 ,
    \B_V_data_1_payload_B_reg[10]_0 ,
    \B_V_data_1_payload_B_reg[11]_0 ,
    \B_V_data_1_payload_B_reg[12]_0 ,
    \B_V_data_1_payload_B_reg[13]_0 ,
    \B_V_data_1_payload_B_reg[14]_0 ,
    \B_V_data_1_payload_B_reg[15]_0 ,
    \B_V_data_1_payload_B_reg[16]_0 ,
    \B_V_data_1_payload_B_reg[17]_0 ,
    \B_V_data_1_payload_B_reg[18]_0 ,
    \B_V_data_1_payload_B_reg[19]_0 ,
    \B_V_data_1_payload_B_reg[20]_0 ,
    \B_V_data_1_payload_B_reg[21]_0 ,
    \B_V_data_1_payload_B_reg[22]_0 ,
    \B_V_data_1_payload_B_reg[23]_0 ,
    \B_V_data_1_payload_B_reg[24]_0 ,
    \B_V_data_1_payload_B_reg[25]_0 ,
    \B_V_data_1_payload_B_reg[26]_0 ,
    \B_V_data_1_payload_B_reg[27]_0 ,
    \B_V_data_1_payload_B_reg[28]_0 ,
    \B_V_data_1_payload_B_reg[29]_0 ,
    \B_V_data_1_payload_B_reg[30]_0 ,
    \B_V_data_1_payload_B_reg[31]_0 ,
    \B_V_data_1_payload_B_reg[32]_0 ,
    \B_V_data_1_payload_B_reg[33]_0 ,
    \B_V_data_1_payload_B_reg[34]_0 ,
    \B_V_data_1_payload_B_reg[35]_0 ,
    \B_V_data_1_payload_B_reg[36]_0 ,
    \B_V_data_1_payload_B_reg[37]_0 ,
    \B_V_data_1_payload_B_reg[38]_0 ,
    \B_V_data_1_payload_B_reg[39]_0 ,
    \B_V_data_1_payload_B_reg[40]_0 ,
    \B_V_data_1_payload_B_reg[41]_0 ,
    \B_V_data_1_payload_B_reg[42]_0 ,
    \B_V_data_1_payload_B_reg[43]_0 ,
    \B_V_data_1_payload_B_reg[44]_0 ,
    \B_V_data_1_payload_B_reg[45]_0 ,
    \B_V_data_1_payload_B_reg[46]_0 ,
    \B_V_data_1_payload_B_reg[47]_0 ,
    \B_V_data_1_payload_B_reg[48]_0 ,
    \B_V_data_1_payload_B_reg[49]_0 ,
    \B_V_data_1_payload_B_reg[50]_0 ,
    \B_V_data_1_payload_B_reg[51]_0 ,
    \B_V_data_1_payload_B_reg[52]_0 ,
    \B_V_data_1_payload_B_reg[53]_0 ,
    \B_V_data_1_payload_B_reg[54]_0 ,
    \B_V_data_1_payload_B_reg[55]_0 ,
    \B_V_data_1_payload_B_reg[56]_0 ,
    \B_V_data_1_payload_B_reg[57]_0 ,
    \B_V_data_1_payload_B_reg[58]_0 ,
    \B_V_data_1_payload_B_reg[59]_0 ,
    \B_V_data_1_payload_B_reg[60]_0 ,
    \B_V_data_1_payload_B_reg[61]_0 ,
    \B_V_data_1_payload_B_reg[62]_0 ,
    \B_V_data_1_payload_B_reg[63]_0 ,
    gmem_WDATA51_out,
    std_I_o_stream_TVALID_int_regslice,
    ack_in,
    mad_I_o_stream_TDATA_int_regslice,
    mem_reg_i_207,
    Q,
    p_179_in,
    ap_enable_reg_pp0_iter0,
    gmem_WDATA50_out,
    mem_reg_i_539_0,
    and_ln58_7_reg_2258,
    \ap_CS_fsm[10]_i_2 ,
    icmp_ln59_2_reg_2152,
    and_ln58_2_reg_2148,
    std_I_o_stream_TREADY_int_regslice,
    std_I_o_stream_TVALID,
    SR,
    ap_clk,
    std_I_o_stream_TDATA,
    ap_rst_n);
  output \B_V_data_1_payload_B_reg[0]_0 ;
  output \B_V_data_1_payload_B_reg[1]_0 ;
  output \B_V_data_1_payload_B_reg[2]_0 ;
  output \B_V_data_1_payload_B_reg[3]_0 ;
  output \B_V_data_1_payload_B_reg[4]_0 ;
  output \B_V_data_1_payload_B_reg[5]_0 ;
  output \B_V_data_1_payload_B_reg[6]_0 ;
  output \B_V_data_1_payload_B_reg[7]_0 ;
  output \B_V_data_1_payload_B_reg[8]_0 ;
  output \B_V_data_1_payload_B_reg[9]_0 ;
  output \B_V_data_1_payload_B_reg[10]_0 ;
  output \B_V_data_1_payload_B_reg[11]_0 ;
  output \B_V_data_1_payload_B_reg[12]_0 ;
  output \B_V_data_1_payload_B_reg[13]_0 ;
  output \B_V_data_1_payload_B_reg[14]_0 ;
  output \B_V_data_1_payload_B_reg[15]_0 ;
  output \B_V_data_1_payload_B_reg[16]_0 ;
  output \B_V_data_1_payload_B_reg[17]_0 ;
  output \B_V_data_1_payload_B_reg[18]_0 ;
  output \B_V_data_1_payload_B_reg[19]_0 ;
  output \B_V_data_1_payload_B_reg[20]_0 ;
  output \B_V_data_1_payload_B_reg[21]_0 ;
  output \B_V_data_1_payload_B_reg[22]_0 ;
  output \B_V_data_1_payload_B_reg[23]_0 ;
  output \B_V_data_1_payload_B_reg[24]_0 ;
  output \B_V_data_1_payload_B_reg[25]_0 ;
  output \B_V_data_1_payload_B_reg[26]_0 ;
  output \B_V_data_1_payload_B_reg[27]_0 ;
  output \B_V_data_1_payload_B_reg[28]_0 ;
  output \B_V_data_1_payload_B_reg[29]_0 ;
  output \B_V_data_1_payload_B_reg[30]_0 ;
  output \B_V_data_1_payload_B_reg[31]_0 ;
  output \B_V_data_1_payload_B_reg[32]_0 ;
  output \B_V_data_1_payload_B_reg[33]_0 ;
  output \B_V_data_1_payload_B_reg[34]_0 ;
  output \B_V_data_1_payload_B_reg[35]_0 ;
  output \B_V_data_1_payload_B_reg[36]_0 ;
  output \B_V_data_1_payload_B_reg[37]_0 ;
  output \B_V_data_1_payload_B_reg[38]_0 ;
  output \B_V_data_1_payload_B_reg[39]_0 ;
  output \B_V_data_1_payload_B_reg[40]_0 ;
  output \B_V_data_1_payload_B_reg[41]_0 ;
  output \B_V_data_1_payload_B_reg[42]_0 ;
  output \B_V_data_1_payload_B_reg[43]_0 ;
  output \B_V_data_1_payload_B_reg[44]_0 ;
  output \B_V_data_1_payload_B_reg[45]_0 ;
  output \B_V_data_1_payload_B_reg[46]_0 ;
  output \B_V_data_1_payload_B_reg[47]_0 ;
  output \B_V_data_1_payload_B_reg[48]_0 ;
  output \B_V_data_1_payload_B_reg[49]_0 ;
  output \B_V_data_1_payload_B_reg[50]_0 ;
  output \B_V_data_1_payload_B_reg[51]_0 ;
  output \B_V_data_1_payload_B_reg[52]_0 ;
  output \B_V_data_1_payload_B_reg[53]_0 ;
  output \B_V_data_1_payload_B_reg[54]_0 ;
  output \B_V_data_1_payload_B_reg[55]_0 ;
  output \B_V_data_1_payload_B_reg[56]_0 ;
  output \B_V_data_1_payload_B_reg[57]_0 ;
  output \B_V_data_1_payload_B_reg[58]_0 ;
  output \B_V_data_1_payload_B_reg[59]_0 ;
  output \B_V_data_1_payload_B_reg[60]_0 ;
  output \B_V_data_1_payload_B_reg[61]_0 ;
  output \B_V_data_1_payload_B_reg[62]_0 ;
  output \B_V_data_1_payload_B_reg[63]_0 ;
  output gmem_WDATA51_out;
  output std_I_o_stream_TVALID_int_regslice;
  output ack_in;
  input [63:0]mad_I_o_stream_TDATA_int_regslice;
  input mem_reg_i_207;
  input [0:0]Q;
  input p_179_in;
  input ap_enable_reg_pp0_iter0;
  input gmem_WDATA50_out;
  input mem_reg_i_539_0;
  input and_ln58_7_reg_2258;
  input \ap_CS_fsm[10]_i_2 ;
  input icmp_ln59_2_reg_2152;
  input and_ln58_2_reg_2148;
  input std_I_o_stream_TREADY_int_regslice;
  input std_I_o_stream_TVALID;
  input [0:0]SR;
  input ap_clk;
  input [63:0]std_I_o_stream_TDATA;
  input ap_rst_n;

  wire B_V_data_1_load_B;
  wire [63:0]B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[63]_i_1__6_n_0 ;
  wire [63:0]B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B_reg[0]_0 ;
  wire \B_V_data_1_payload_B_reg[10]_0 ;
  wire \B_V_data_1_payload_B_reg[11]_0 ;
  wire \B_V_data_1_payload_B_reg[12]_0 ;
  wire \B_V_data_1_payload_B_reg[13]_0 ;
  wire \B_V_data_1_payload_B_reg[14]_0 ;
  wire \B_V_data_1_payload_B_reg[15]_0 ;
  wire \B_V_data_1_payload_B_reg[16]_0 ;
  wire \B_V_data_1_payload_B_reg[17]_0 ;
  wire \B_V_data_1_payload_B_reg[18]_0 ;
  wire \B_V_data_1_payload_B_reg[19]_0 ;
  wire \B_V_data_1_payload_B_reg[1]_0 ;
  wire \B_V_data_1_payload_B_reg[20]_0 ;
  wire \B_V_data_1_payload_B_reg[21]_0 ;
  wire \B_V_data_1_payload_B_reg[22]_0 ;
  wire \B_V_data_1_payload_B_reg[23]_0 ;
  wire \B_V_data_1_payload_B_reg[24]_0 ;
  wire \B_V_data_1_payload_B_reg[25]_0 ;
  wire \B_V_data_1_payload_B_reg[26]_0 ;
  wire \B_V_data_1_payload_B_reg[27]_0 ;
  wire \B_V_data_1_payload_B_reg[28]_0 ;
  wire \B_V_data_1_payload_B_reg[29]_0 ;
  wire \B_V_data_1_payload_B_reg[2]_0 ;
  wire \B_V_data_1_payload_B_reg[30]_0 ;
  wire \B_V_data_1_payload_B_reg[31]_0 ;
  wire \B_V_data_1_payload_B_reg[32]_0 ;
  wire \B_V_data_1_payload_B_reg[33]_0 ;
  wire \B_V_data_1_payload_B_reg[34]_0 ;
  wire \B_V_data_1_payload_B_reg[35]_0 ;
  wire \B_V_data_1_payload_B_reg[36]_0 ;
  wire \B_V_data_1_payload_B_reg[37]_0 ;
  wire \B_V_data_1_payload_B_reg[38]_0 ;
  wire \B_V_data_1_payload_B_reg[39]_0 ;
  wire \B_V_data_1_payload_B_reg[3]_0 ;
  wire \B_V_data_1_payload_B_reg[40]_0 ;
  wire \B_V_data_1_payload_B_reg[41]_0 ;
  wire \B_V_data_1_payload_B_reg[42]_0 ;
  wire \B_V_data_1_payload_B_reg[43]_0 ;
  wire \B_V_data_1_payload_B_reg[44]_0 ;
  wire \B_V_data_1_payload_B_reg[45]_0 ;
  wire \B_V_data_1_payload_B_reg[46]_0 ;
  wire \B_V_data_1_payload_B_reg[47]_0 ;
  wire \B_V_data_1_payload_B_reg[48]_0 ;
  wire \B_V_data_1_payload_B_reg[49]_0 ;
  wire \B_V_data_1_payload_B_reg[4]_0 ;
  wire \B_V_data_1_payload_B_reg[50]_0 ;
  wire \B_V_data_1_payload_B_reg[51]_0 ;
  wire \B_V_data_1_payload_B_reg[52]_0 ;
  wire \B_V_data_1_payload_B_reg[53]_0 ;
  wire \B_V_data_1_payload_B_reg[54]_0 ;
  wire \B_V_data_1_payload_B_reg[55]_0 ;
  wire \B_V_data_1_payload_B_reg[56]_0 ;
  wire \B_V_data_1_payload_B_reg[57]_0 ;
  wire \B_V_data_1_payload_B_reg[58]_0 ;
  wire \B_V_data_1_payload_B_reg[59]_0 ;
  wire \B_V_data_1_payload_B_reg[5]_0 ;
  wire \B_V_data_1_payload_B_reg[60]_0 ;
  wire \B_V_data_1_payload_B_reg[61]_0 ;
  wire \B_V_data_1_payload_B_reg[62]_0 ;
  wire \B_V_data_1_payload_B_reg[63]_0 ;
  wire \B_V_data_1_payload_B_reg[6]_0 ;
  wire \B_V_data_1_payload_B_reg[7]_0 ;
  wire \B_V_data_1_payload_B_reg[8]_0 ;
  wire \B_V_data_1_payload_B_reg[9]_0 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__6_n_0;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__6_n_0;
  wire \B_V_data_1_state[0]_i_1__6_n_0 ;
  wire \B_V_data_1_state[1]_i_1__6_n_0 ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ack_in;
  wire and_ln58_2_reg_2148;
  wire and_ln58_7_reg_2258;
  wire \ap_CS_fsm[10]_i_2 ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_rst_n;
  wire gmem_WDATA50_out;
  wire gmem_WDATA51_out;
  wire icmp_ln59_2_reg_2152;
  wire [63:0]mad_I_o_stream_TDATA_int_regslice;
  wire mem_reg_i_207;
  wire mem_reg_i_539_0;
  wire mem_reg_i_753_n_0;
  wire p_179_in;
  wire [63:0]std_I_o_stream_TDATA;
  wire std_I_o_stream_TREADY_int_regslice;
  wire std_I_o_stream_TVALID;
  wire std_I_o_stream_TVALID_int_regslice;

  LUT3 #(
    .INIT(8'h0D)) 
    \B_V_data_1_payload_A[63]_i_1__6 
       (.I0(std_I_o_stream_TVALID_int_regslice),
        .I1(ack_in),
        .I2(B_V_data_1_sel_wr),
        .O(\B_V_data_1_payload_A[63]_i_1__6_n_0 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__6_n_0 ),
        .D(std_I_o_stream_TDATA[0]),
        .Q(B_V_data_1_payload_A[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__6_n_0 ),
        .D(std_I_o_stream_TDATA[10]),
        .Q(B_V_data_1_payload_A[10]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__6_n_0 ),
        .D(std_I_o_stream_TDATA[11]),
        .Q(B_V_data_1_payload_A[11]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__6_n_0 ),
        .D(std_I_o_stream_TDATA[12]),
        .Q(B_V_data_1_payload_A[12]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__6_n_0 ),
        .D(std_I_o_stream_TDATA[13]),
        .Q(B_V_data_1_payload_A[13]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__6_n_0 ),
        .D(std_I_o_stream_TDATA[14]),
        .Q(B_V_data_1_payload_A[14]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__6_n_0 ),
        .D(std_I_o_stream_TDATA[15]),
        .Q(B_V_data_1_payload_A[15]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[16] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__6_n_0 ),
        .D(std_I_o_stream_TDATA[16]),
        .Q(B_V_data_1_payload_A[16]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[17] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__6_n_0 ),
        .D(std_I_o_stream_TDATA[17]),
        .Q(B_V_data_1_payload_A[17]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[18] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__6_n_0 ),
        .D(std_I_o_stream_TDATA[18]),
        .Q(B_V_data_1_payload_A[18]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[19] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__6_n_0 ),
        .D(std_I_o_stream_TDATA[19]),
        .Q(B_V_data_1_payload_A[19]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__6_n_0 ),
        .D(std_I_o_stream_TDATA[1]),
        .Q(B_V_data_1_payload_A[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[20] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__6_n_0 ),
        .D(std_I_o_stream_TDATA[20]),
        .Q(B_V_data_1_payload_A[20]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[21] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__6_n_0 ),
        .D(std_I_o_stream_TDATA[21]),
        .Q(B_V_data_1_payload_A[21]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[22] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__6_n_0 ),
        .D(std_I_o_stream_TDATA[22]),
        .Q(B_V_data_1_payload_A[22]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[23] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__6_n_0 ),
        .D(std_I_o_stream_TDATA[23]),
        .Q(B_V_data_1_payload_A[23]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[24] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__6_n_0 ),
        .D(std_I_o_stream_TDATA[24]),
        .Q(B_V_data_1_payload_A[24]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[25] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__6_n_0 ),
        .D(std_I_o_stream_TDATA[25]),
        .Q(B_V_data_1_payload_A[25]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[26] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__6_n_0 ),
        .D(std_I_o_stream_TDATA[26]),
        .Q(B_V_data_1_payload_A[26]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[27] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__6_n_0 ),
        .D(std_I_o_stream_TDATA[27]),
        .Q(B_V_data_1_payload_A[27]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[28] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__6_n_0 ),
        .D(std_I_o_stream_TDATA[28]),
        .Q(B_V_data_1_payload_A[28]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[29] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__6_n_0 ),
        .D(std_I_o_stream_TDATA[29]),
        .Q(B_V_data_1_payload_A[29]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__6_n_0 ),
        .D(std_I_o_stream_TDATA[2]),
        .Q(B_V_data_1_payload_A[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[30] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__6_n_0 ),
        .D(std_I_o_stream_TDATA[30]),
        .Q(B_V_data_1_payload_A[30]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[31] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__6_n_0 ),
        .D(std_I_o_stream_TDATA[31]),
        .Q(B_V_data_1_payload_A[31]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[32] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__6_n_0 ),
        .D(std_I_o_stream_TDATA[32]),
        .Q(B_V_data_1_payload_A[32]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[33] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__6_n_0 ),
        .D(std_I_o_stream_TDATA[33]),
        .Q(B_V_data_1_payload_A[33]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[34] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__6_n_0 ),
        .D(std_I_o_stream_TDATA[34]),
        .Q(B_V_data_1_payload_A[34]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[35] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__6_n_0 ),
        .D(std_I_o_stream_TDATA[35]),
        .Q(B_V_data_1_payload_A[35]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[36] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__6_n_0 ),
        .D(std_I_o_stream_TDATA[36]),
        .Q(B_V_data_1_payload_A[36]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[37] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__6_n_0 ),
        .D(std_I_o_stream_TDATA[37]),
        .Q(B_V_data_1_payload_A[37]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[38] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__6_n_0 ),
        .D(std_I_o_stream_TDATA[38]),
        .Q(B_V_data_1_payload_A[38]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[39] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__6_n_0 ),
        .D(std_I_o_stream_TDATA[39]),
        .Q(B_V_data_1_payload_A[39]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__6_n_0 ),
        .D(std_I_o_stream_TDATA[3]),
        .Q(B_V_data_1_payload_A[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[40] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__6_n_0 ),
        .D(std_I_o_stream_TDATA[40]),
        .Q(B_V_data_1_payload_A[40]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[41] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__6_n_0 ),
        .D(std_I_o_stream_TDATA[41]),
        .Q(B_V_data_1_payload_A[41]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[42] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__6_n_0 ),
        .D(std_I_o_stream_TDATA[42]),
        .Q(B_V_data_1_payload_A[42]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[43] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__6_n_0 ),
        .D(std_I_o_stream_TDATA[43]),
        .Q(B_V_data_1_payload_A[43]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[44] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__6_n_0 ),
        .D(std_I_o_stream_TDATA[44]),
        .Q(B_V_data_1_payload_A[44]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[45] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__6_n_0 ),
        .D(std_I_o_stream_TDATA[45]),
        .Q(B_V_data_1_payload_A[45]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[46] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__6_n_0 ),
        .D(std_I_o_stream_TDATA[46]),
        .Q(B_V_data_1_payload_A[46]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[47] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__6_n_0 ),
        .D(std_I_o_stream_TDATA[47]),
        .Q(B_V_data_1_payload_A[47]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[48] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__6_n_0 ),
        .D(std_I_o_stream_TDATA[48]),
        .Q(B_V_data_1_payload_A[48]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[49] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__6_n_0 ),
        .D(std_I_o_stream_TDATA[49]),
        .Q(B_V_data_1_payload_A[49]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__6_n_0 ),
        .D(std_I_o_stream_TDATA[4]),
        .Q(B_V_data_1_payload_A[4]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[50] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__6_n_0 ),
        .D(std_I_o_stream_TDATA[50]),
        .Q(B_V_data_1_payload_A[50]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[51] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__6_n_0 ),
        .D(std_I_o_stream_TDATA[51]),
        .Q(B_V_data_1_payload_A[51]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[52] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__6_n_0 ),
        .D(std_I_o_stream_TDATA[52]),
        .Q(B_V_data_1_payload_A[52]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[53] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__6_n_0 ),
        .D(std_I_o_stream_TDATA[53]),
        .Q(B_V_data_1_payload_A[53]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[54] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__6_n_0 ),
        .D(std_I_o_stream_TDATA[54]),
        .Q(B_V_data_1_payload_A[54]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[55] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__6_n_0 ),
        .D(std_I_o_stream_TDATA[55]),
        .Q(B_V_data_1_payload_A[55]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[56] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__6_n_0 ),
        .D(std_I_o_stream_TDATA[56]),
        .Q(B_V_data_1_payload_A[56]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[57] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__6_n_0 ),
        .D(std_I_o_stream_TDATA[57]),
        .Q(B_V_data_1_payload_A[57]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[58] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__6_n_0 ),
        .D(std_I_o_stream_TDATA[58]),
        .Q(B_V_data_1_payload_A[58]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[59] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__6_n_0 ),
        .D(std_I_o_stream_TDATA[59]),
        .Q(B_V_data_1_payload_A[59]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__6_n_0 ),
        .D(std_I_o_stream_TDATA[5]),
        .Q(B_V_data_1_payload_A[5]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[60] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__6_n_0 ),
        .D(std_I_o_stream_TDATA[60]),
        .Q(B_V_data_1_payload_A[60]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[61] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__6_n_0 ),
        .D(std_I_o_stream_TDATA[61]),
        .Q(B_V_data_1_payload_A[61]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[62] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__6_n_0 ),
        .D(std_I_o_stream_TDATA[62]),
        .Q(B_V_data_1_payload_A[62]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[63] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__6_n_0 ),
        .D(std_I_o_stream_TDATA[63]),
        .Q(B_V_data_1_payload_A[63]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__6_n_0 ),
        .D(std_I_o_stream_TDATA[6]),
        .Q(B_V_data_1_payload_A[6]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__6_n_0 ),
        .D(std_I_o_stream_TDATA[7]),
        .Q(B_V_data_1_payload_A[7]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__6_n_0 ),
        .D(std_I_o_stream_TDATA[8]),
        .Q(B_V_data_1_payload_A[8]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__6_n_0 ),
        .D(std_I_o_stream_TDATA[9]),
        .Q(B_V_data_1_payload_A[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hA2)) 
    \B_V_data_1_payload_B[63]_i_1__6 
       (.I0(B_V_data_1_sel_wr),
        .I1(std_I_o_stream_TVALID_int_regslice),
        .I2(ack_in),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(std_I_o_stream_TDATA[0]),
        .Q(B_V_data_1_payload_B[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(std_I_o_stream_TDATA[10]),
        .Q(B_V_data_1_payload_B[10]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(std_I_o_stream_TDATA[11]),
        .Q(B_V_data_1_payload_B[11]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(std_I_o_stream_TDATA[12]),
        .Q(B_V_data_1_payload_B[12]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(std_I_o_stream_TDATA[13]),
        .Q(B_V_data_1_payload_B[13]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(std_I_o_stream_TDATA[14]),
        .Q(B_V_data_1_payload_B[14]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(std_I_o_stream_TDATA[15]),
        .Q(B_V_data_1_payload_B[15]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(std_I_o_stream_TDATA[16]),
        .Q(B_V_data_1_payload_B[16]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(std_I_o_stream_TDATA[17]),
        .Q(B_V_data_1_payload_B[17]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(std_I_o_stream_TDATA[18]),
        .Q(B_V_data_1_payload_B[18]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(std_I_o_stream_TDATA[19]),
        .Q(B_V_data_1_payload_B[19]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(std_I_o_stream_TDATA[1]),
        .Q(B_V_data_1_payload_B[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(std_I_o_stream_TDATA[20]),
        .Q(B_V_data_1_payload_B[20]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(std_I_o_stream_TDATA[21]),
        .Q(B_V_data_1_payload_B[21]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(std_I_o_stream_TDATA[22]),
        .Q(B_V_data_1_payload_B[22]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(std_I_o_stream_TDATA[23]),
        .Q(B_V_data_1_payload_B[23]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[24] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(std_I_o_stream_TDATA[24]),
        .Q(B_V_data_1_payload_B[24]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[25] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(std_I_o_stream_TDATA[25]),
        .Q(B_V_data_1_payload_B[25]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[26] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(std_I_o_stream_TDATA[26]),
        .Q(B_V_data_1_payload_B[26]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[27] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(std_I_o_stream_TDATA[27]),
        .Q(B_V_data_1_payload_B[27]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[28] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(std_I_o_stream_TDATA[28]),
        .Q(B_V_data_1_payload_B[28]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[29] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(std_I_o_stream_TDATA[29]),
        .Q(B_V_data_1_payload_B[29]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(std_I_o_stream_TDATA[2]),
        .Q(B_V_data_1_payload_B[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[30] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(std_I_o_stream_TDATA[30]),
        .Q(B_V_data_1_payload_B[30]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[31] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(std_I_o_stream_TDATA[31]),
        .Q(B_V_data_1_payload_B[31]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[32] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(std_I_o_stream_TDATA[32]),
        .Q(B_V_data_1_payload_B[32]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[33] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(std_I_o_stream_TDATA[33]),
        .Q(B_V_data_1_payload_B[33]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[34] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(std_I_o_stream_TDATA[34]),
        .Q(B_V_data_1_payload_B[34]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[35] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(std_I_o_stream_TDATA[35]),
        .Q(B_V_data_1_payload_B[35]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[36] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(std_I_o_stream_TDATA[36]),
        .Q(B_V_data_1_payload_B[36]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[37] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(std_I_o_stream_TDATA[37]),
        .Q(B_V_data_1_payload_B[37]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[38] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(std_I_o_stream_TDATA[38]),
        .Q(B_V_data_1_payload_B[38]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[39] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(std_I_o_stream_TDATA[39]),
        .Q(B_V_data_1_payload_B[39]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(std_I_o_stream_TDATA[3]),
        .Q(B_V_data_1_payload_B[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[40] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(std_I_o_stream_TDATA[40]),
        .Q(B_V_data_1_payload_B[40]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[41] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(std_I_o_stream_TDATA[41]),
        .Q(B_V_data_1_payload_B[41]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[42] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(std_I_o_stream_TDATA[42]),
        .Q(B_V_data_1_payload_B[42]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[43] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(std_I_o_stream_TDATA[43]),
        .Q(B_V_data_1_payload_B[43]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[44] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(std_I_o_stream_TDATA[44]),
        .Q(B_V_data_1_payload_B[44]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[45] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(std_I_o_stream_TDATA[45]),
        .Q(B_V_data_1_payload_B[45]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[46] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(std_I_o_stream_TDATA[46]),
        .Q(B_V_data_1_payload_B[46]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[47] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(std_I_o_stream_TDATA[47]),
        .Q(B_V_data_1_payload_B[47]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[48] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(std_I_o_stream_TDATA[48]),
        .Q(B_V_data_1_payload_B[48]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[49] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(std_I_o_stream_TDATA[49]),
        .Q(B_V_data_1_payload_B[49]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(std_I_o_stream_TDATA[4]),
        .Q(B_V_data_1_payload_B[4]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[50] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(std_I_o_stream_TDATA[50]),
        .Q(B_V_data_1_payload_B[50]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[51] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(std_I_o_stream_TDATA[51]),
        .Q(B_V_data_1_payload_B[51]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[52] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(std_I_o_stream_TDATA[52]),
        .Q(B_V_data_1_payload_B[52]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[53] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(std_I_o_stream_TDATA[53]),
        .Q(B_V_data_1_payload_B[53]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[54] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(std_I_o_stream_TDATA[54]),
        .Q(B_V_data_1_payload_B[54]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[55] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(std_I_o_stream_TDATA[55]),
        .Q(B_V_data_1_payload_B[55]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[56] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(std_I_o_stream_TDATA[56]),
        .Q(B_V_data_1_payload_B[56]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[57] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(std_I_o_stream_TDATA[57]),
        .Q(B_V_data_1_payload_B[57]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[58] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(std_I_o_stream_TDATA[58]),
        .Q(B_V_data_1_payload_B[58]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[59] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(std_I_o_stream_TDATA[59]),
        .Q(B_V_data_1_payload_B[59]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(std_I_o_stream_TDATA[5]),
        .Q(B_V_data_1_payload_B[5]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[60] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(std_I_o_stream_TDATA[60]),
        .Q(B_V_data_1_payload_B[60]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[61] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(std_I_o_stream_TDATA[61]),
        .Q(B_V_data_1_payload_B[61]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[62] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(std_I_o_stream_TDATA[62]),
        .Q(B_V_data_1_payload_B[62]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[63] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(std_I_o_stream_TDATA[63]),
        .Q(B_V_data_1_payload_B[63]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(std_I_o_stream_TDATA[6]),
        .Q(B_V_data_1_payload_B[6]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(std_I_o_stream_TDATA[7]),
        .Q(B_V_data_1_payload_B[7]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(std_I_o_stream_TDATA[8]),
        .Q(B_V_data_1_payload_B[8]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(std_I_o_stream_TDATA[9]),
        .Q(B_V_data_1_payload_B[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair844" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__6
       (.I0(std_I_o_stream_TREADY_int_regslice),
        .I1(std_I_o_stream_TVALID_int_regslice),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__6_n_0));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__6_n_0),
        .Q(B_V_data_1_sel),
        .R(SR));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__6
       (.I0(std_I_o_stream_TVALID),
        .I1(ack_in),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__6_n_0));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__6_n_0),
        .Q(B_V_data_1_sel_wr),
        .R(SR));
  LUT5 #(
    .INIT(32'hA2AAA000)) 
    \B_V_data_1_state[0]_i_1__6 
       (.I0(ap_rst_n),
        .I1(std_I_o_stream_TREADY_int_regslice),
        .I2(std_I_o_stream_TVALID),
        .I3(ack_in),
        .I4(std_I_o_stream_TVALID_int_regslice),
        .O(\B_V_data_1_state[0]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair844" *) 
  LUT4 #(
    .INIT(16'hBBFB)) 
    \B_V_data_1_state[1]_i_1__6 
       (.I0(std_I_o_stream_TREADY_int_regslice),
        .I1(std_I_o_stream_TVALID_int_regslice),
        .I2(ack_in),
        .I3(std_I_o_stream_TVALID),
        .O(\B_V_data_1_state[1]_i_1__6_n_0 ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__6_n_0 ),
        .Q(std_I_o_stream_TVALID_int_regslice),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[1]_i_1__6_n_0 ),
        .Q(ack_in),
        .R(SR));
  LUT5 #(
    .INIT(32'h4F444444)) 
    \ap_CS_fsm[11]_i_4 
       (.I0(std_I_o_stream_TVALID_int_regslice),
        .I1(and_ln58_7_reg_2258),
        .I2(\ap_CS_fsm[10]_i_2 ),
        .I3(icmp_ln59_2_reg_2152),
        .I4(and_ln58_2_reg_2148),
        .O(gmem_WDATA51_out));
  LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
    mem_reg_i_353
       (.I0(B_V_data_1_payload_B[31]),
        .I1(B_V_data_1_payload_A[31]),
        .I2(B_V_data_1_sel),
        .I3(mem_reg_i_753_n_0),
        .I4(mad_I_o_stream_TDATA_int_regslice[31]),
        .I5(mem_reg_i_207),
        .O(\B_V_data_1_payload_B_reg[31]_0 ));
  LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
    mem_reg_i_359
       (.I0(B_V_data_1_payload_B[30]),
        .I1(B_V_data_1_payload_A[30]),
        .I2(B_V_data_1_sel),
        .I3(mem_reg_i_753_n_0),
        .I4(mad_I_o_stream_TDATA_int_regslice[30]),
        .I5(mem_reg_i_207),
        .O(\B_V_data_1_payload_B_reg[30]_0 ));
  LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
    mem_reg_i_365
       (.I0(B_V_data_1_payload_B[29]),
        .I1(B_V_data_1_payload_A[29]),
        .I2(B_V_data_1_sel),
        .I3(mem_reg_i_753_n_0),
        .I4(mad_I_o_stream_TDATA_int_regslice[29]),
        .I5(mem_reg_i_207),
        .O(\B_V_data_1_payload_B_reg[29]_0 ));
  LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
    mem_reg_i_371
       (.I0(B_V_data_1_payload_B[28]),
        .I1(B_V_data_1_payload_A[28]),
        .I2(B_V_data_1_sel),
        .I3(mem_reg_i_753_n_0),
        .I4(mad_I_o_stream_TDATA_int_regslice[28]),
        .I5(mem_reg_i_207),
        .O(\B_V_data_1_payload_B_reg[28]_0 ));
  LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
    mem_reg_i_377
       (.I0(B_V_data_1_payload_B[27]),
        .I1(B_V_data_1_payload_A[27]),
        .I2(B_V_data_1_sel),
        .I3(mem_reg_i_753_n_0),
        .I4(mad_I_o_stream_TDATA_int_regslice[27]),
        .I5(mem_reg_i_207),
        .O(\B_V_data_1_payload_B_reg[27]_0 ));
  LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
    mem_reg_i_383
       (.I0(B_V_data_1_payload_B[26]),
        .I1(B_V_data_1_payload_A[26]),
        .I2(B_V_data_1_sel),
        .I3(mem_reg_i_753_n_0),
        .I4(mad_I_o_stream_TDATA_int_regslice[26]),
        .I5(mem_reg_i_207),
        .O(\B_V_data_1_payload_B_reg[26]_0 ));
  LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
    mem_reg_i_389
       (.I0(B_V_data_1_payload_B[25]),
        .I1(B_V_data_1_payload_A[25]),
        .I2(B_V_data_1_sel),
        .I3(mem_reg_i_753_n_0),
        .I4(mad_I_o_stream_TDATA_int_regslice[25]),
        .I5(mem_reg_i_207),
        .O(\B_V_data_1_payload_B_reg[25]_0 ));
  LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
    mem_reg_i_395
       (.I0(B_V_data_1_payload_B[24]),
        .I1(B_V_data_1_payload_A[24]),
        .I2(B_V_data_1_sel),
        .I3(mem_reg_i_753_n_0),
        .I4(mad_I_o_stream_TDATA_int_regslice[24]),
        .I5(mem_reg_i_207),
        .O(\B_V_data_1_payload_B_reg[24]_0 ));
  LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
    mem_reg_i_401
       (.I0(B_V_data_1_payload_B[23]),
        .I1(B_V_data_1_payload_A[23]),
        .I2(B_V_data_1_sel),
        .I3(mem_reg_i_753_n_0),
        .I4(mad_I_o_stream_TDATA_int_regslice[23]),
        .I5(mem_reg_i_207),
        .O(\B_V_data_1_payload_B_reg[23]_0 ));
  LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
    mem_reg_i_407
       (.I0(B_V_data_1_payload_B[22]),
        .I1(B_V_data_1_payload_A[22]),
        .I2(B_V_data_1_sel),
        .I3(mem_reg_i_753_n_0),
        .I4(mad_I_o_stream_TDATA_int_regslice[22]),
        .I5(mem_reg_i_207),
        .O(\B_V_data_1_payload_B_reg[22]_0 ));
  LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
    mem_reg_i_413
       (.I0(B_V_data_1_payload_B[21]),
        .I1(B_V_data_1_payload_A[21]),
        .I2(B_V_data_1_sel),
        .I3(mem_reg_i_753_n_0),
        .I4(mad_I_o_stream_TDATA_int_regslice[21]),
        .I5(mem_reg_i_207),
        .O(\B_V_data_1_payload_B_reg[21]_0 ));
  LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
    mem_reg_i_419
       (.I0(B_V_data_1_payload_B[20]),
        .I1(B_V_data_1_payload_A[20]),
        .I2(B_V_data_1_sel),
        .I3(mem_reg_i_753_n_0),
        .I4(mad_I_o_stream_TDATA_int_regslice[20]),
        .I5(mem_reg_i_207),
        .O(\B_V_data_1_payload_B_reg[20]_0 ));
  LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
    mem_reg_i_425
       (.I0(B_V_data_1_payload_B[19]),
        .I1(B_V_data_1_payload_A[19]),
        .I2(B_V_data_1_sel),
        .I3(mem_reg_i_753_n_0),
        .I4(mad_I_o_stream_TDATA_int_regslice[19]),
        .I5(mem_reg_i_207),
        .O(\B_V_data_1_payload_B_reg[19]_0 ));
  LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
    mem_reg_i_431
       (.I0(B_V_data_1_payload_B[18]),
        .I1(B_V_data_1_payload_A[18]),
        .I2(B_V_data_1_sel),
        .I3(mem_reg_i_753_n_0),
        .I4(mad_I_o_stream_TDATA_int_regslice[18]),
        .I5(mem_reg_i_207),
        .O(\B_V_data_1_payload_B_reg[18]_0 ));
  LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
    mem_reg_i_437
       (.I0(B_V_data_1_payload_B[17]),
        .I1(B_V_data_1_payload_A[17]),
        .I2(B_V_data_1_sel),
        .I3(mem_reg_i_753_n_0),
        .I4(mad_I_o_stream_TDATA_int_regslice[17]),
        .I5(mem_reg_i_207),
        .O(\B_V_data_1_payload_B_reg[17]_0 ));
  LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
    mem_reg_i_443
       (.I0(B_V_data_1_payload_B[16]),
        .I1(B_V_data_1_payload_A[16]),
        .I2(B_V_data_1_sel),
        .I3(mem_reg_i_753_n_0),
        .I4(mad_I_o_stream_TDATA_int_regslice[16]),
        .I5(mem_reg_i_207),
        .O(\B_V_data_1_payload_B_reg[16]_0 ));
  LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
    mem_reg_i_449
       (.I0(B_V_data_1_payload_B[15]),
        .I1(B_V_data_1_payload_A[15]),
        .I2(B_V_data_1_sel),
        .I3(mem_reg_i_753_n_0),
        .I4(mad_I_o_stream_TDATA_int_regslice[15]),
        .I5(mem_reg_i_207),
        .O(\B_V_data_1_payload_B_reg[15]_0 ));
  LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
    mem_reg_i_455
       (.I0(B_V_data_1_payload_B[14]),
        .I1(B_V_data_1_payload_A[14]),
        .I2(B_V_data_1_sel),
        .I3(mem_reg_i_753_n_0),
        .I4(mad_I_o_stream_TDATA_int_regslice[14]),
        .I5(mem_reg_i_207),
        .O(\B_V_data_1_payload_B_reg[14]_0 ));
  LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
    mem_reg_i_461
       (.I0(B_V_data_1_payload_B[13]),
        .I1(B_V_data_1_payload_A[13]),
        .I2(B_V_data_1_sel),
        .I3(mem_reg_i_753_n_0),
        .I4(mad_I_o_stream_TDATA_int_regslice[13]),
        .I5(mem_reg_i_207),
        .O(\B_V_data_1_payload_B_reg[13]_0 ));
  LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
    mem_reg_i_467
       (.I0(B_V_data_1_payload_B[12]),
        .I1(B_V_data_1_payload_A[12]),
        .I2(B_V_data_1_sel),
        .I3(mem_reg_i_753_n_0),
        .I4(mad_I_o_stream_TDATA_int_regslice[12]),
        .I5(mem_reg_i_207),
        .O(\B_V_data_1_payload_B_reg[12]_0 ));
  LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
    mem_reg_i_473
       (.I0(B_V_data_1_payload_B[11]),
        .I1(B_V_data_1_payload_A[11]),
        .I2(B_V_data_1_sel),
        .I3(mem_reg_i_753_n_0),
        .I4(mad_I_o_stream_TDATA_int_regslice[11]),
        .I5(mem_reg_i_207),
        .O(\B_V_data_1_payload_B_reg[11]_0 ));
  LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
    mem_reg_i_479
       (.I0(B_V_data_1_payload_B[10]),
        .I1(B_V_data_1_payload_A[10]),
        .I2(B_V_data_1_sel),
        .I3(mem_reg_i_753_n_0),
        .I4(mad_I_o_stream_TDATA_int_regslice[10]),
        .I5(mem_reg_i_207),
        .O(\B_V_data_1_payload_B_reg[10]_0 ));
  LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
    mem_reg_i_485
       (.I0(B_V_data_1_payload_B[9]),
        .I1(B_V_data_1_payload_A[9]),
        .I2(B_V_data_1_sel),
        .I3(mem_reg_i_753_n_0),
        .I4(mad_I_o_stream_TDATA_int_regslice[9]),
        .I5(mem_reg_i_207),
        .O(\B_V_data_1_payload_B_reg[9]_0 ));
  LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
    mem_reg_i_491
       (.I0(B_V_data_1_payload_B[8]),
        .I1(B_V_data_1_payload_A[8]),
        .I2(B_V_data_1_sel),
        .I3(mem_reg_i_753_n_0),
        .I4(mad_I_o_stream_TDATA_int_regslice[8]),
        .I5(mem_reg_i_207),
        .O(\B_V_data_1_payload_B_reg[8]_0 ));
  LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
    mem_reg_i_497
       (.I0(B_V_data_1_payload_B[7]),
        .I1(B_V_data_1_payload_A[7]),
        .I2(B_V_data_1_sel),
        .I3(mem_reg_i_753_n_0),
        .I4(mad_I_o_stream_TDATA_int_regslice[7]),
        .I5(mem_reg_i_207),
        .O(\B_V_data_1_payload_B_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
    mem_reg_i_503
       (.I0(B_V_data_1_payload_B[6]),
        .I1(B_V_data_1_payload_A[6]),
        .I2(B_V_data_1_sel),
        .I3(mem_reg_i_753_n_0),
        .I4(mad_I_o_stream_TDATA_int_regslice[6]),
        .I5(mem_reg_i_207),
        .O(\B_V_data_1_payload_B_reg[6]_0 ));
  LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
    mem_reg_i_509
       (.I0(B_V_data_1_payload_B[5]),
        .I1(B_V_data_1_payload_A[5]),
        .I2(B_V_data_1_sel),
        .I3(mem_reg_i_753_n_0),
        .I4(mad_I_o_stream_TDATA_int_regslice[5]),
        .I5(mem_reg_i_207),
        .O(\B_V_data_1_payload_B_reg[5]_0 ));
  LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
    mem_reg_i_515
       (.I0(B_V_data_1_payload_B[4]),
        .I1(B_V_data_1_payload_A[4]),
        .I2(B_V_data_1_sel),
        .I3(mem_reg_i_753_n_0),
        .I4(mad_I_o_stream_TDATA_int_regslice[4]),
        .I5(mem_reg_i_207),
        .O(\B_V_data_1_payload_B_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
    mem_reg_i_521
       (.I0(B_V_data_1_payload_B[3]),
        .I1(B_V_data_1_payload_A[3]),
        .I2(B_V_data_1_sel),
        .I3(mem_reg_i_753_n_0),
        .I4(mad_I_o_stream_TDATA_int_regslice[3]),
        .I5(mem_reg_i_207),
        .O(\B_V_data_1_payload_B_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
    mem_reg_i_527
       (.I0(B_V_data_1_payload_B[2]),
        .I1(B_V_data_1_payload_A[2]),
        .I2(B_V_data_1_sel),
        .I3(mem_reg_i_753_n_0),
        .I4(mad_I_o_stream_TDATA_int_regslice[2]),
        .I5(mem_reg_i_207),
        .O(\B_V_data_1_payload_B_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
    mem_reg_i_533
       (.I0(B_V_data_1_payload_B[1]),
        .I1(B_V_data_1_payload_A[1]),
        .I2(B_V_data_1_sel),
        .I3(mem_reg_i_753_n_0),
        .I4(mad_I_o_stream_TDATA_int_regslice[1]),
        .I5(mem_reg_i_207),
        .O(\B_V_data_1_payload_B_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
    mem_reg_i_539
       (.I0(B_V_data_1_payload_B[0]),
        .I1(B_V_data_1_payload_A[0]),
        .I2(B_V_data_1_sel),
        .I3(mem_reg_i_753_n_0),
        .I4(mad_I_o_stream_TDATA_int_regslice[0]),
        .I5(mem_reg_i_207),
        .O(\B_V_data_1_payload_B_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
    mem_reg_i_545
       (.I0(B_V_data_1_payload_B[63]),
        .I1(B_V_data_1_payload_A[63]),
        .I2(B_V_data_1_sel),
        .I3(mem_reg_i_753_n_0),
        .I4(mad_I_o_stream_TDATA_int_regslice[63]),
        .I5(mem_reg_i_207),
        .O(\B_V_data_1_payload_B_reg[63]_0 ));
  LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
    mem_reg_i_551
       (.I0(B_V_data_1_payload_B[62]),
        .I1(B_V_data_1_payload_A[62]),
        .I2(B_V_data_1_sel),
        .I3(mem_reg_i_753_n_0),
        .I4(mad_I_o_stream_TDATA_int_regslice[62]),
        .I5(mem_reg_i_207),
        .O(\B_V_data_1_payload_B_reg[62]_0 ));
  LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
    mem_reg_i_557
       (.I0(B_V_data_1_payload_B[61]),
        .I1(B_V_data_1_payload_A[61]),
        .I2(B_V_data_1_sel),
        .I3(mem_reg_i_753_n_0),
        .I4(mad_I_o_stream_TDATA_int_regslice[61]),
        .I5(mem_reg_i_207),
        .O(\B_V_data_1_payload_B_reg[61]_0 ));
  LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
    mem_reg_i_563
       (.I0(B_V_data_1_payload_B[60]),
        .I1(B_V_data_1_payload_A[60]),
        .I2(B_V_data_1_sel),
        .I3(mem_reg_i_753_n_0),
        .I4(mad_I_o_stream_TDATA_int_regslice[60]),
        .I5(mem_reg_i_207),
        .O(\B_V_data_1_payload_B_reg[60]_0 ));
  LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
    mem_reg_i_569
       (.I0(B_V_data_1_payload_B[59]),
        .I1(B_V_data_1_payload_A[59]),
        .I2(B_V_data_1_sel),
        .I3(mem_reg_i_753_n_0),
        .I4(mad_I_o_stream_TDATA_int_regslice[59]),
        .I5(mem_reg_i_207),
        .O(\B_V_data_1_payload_B_reg[59]_0 ));
  LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
    mem_reg_i_575
       (.I0(B_V_data_1_payload_B[58]),
        .I1(B_V_data_1_payload_A[58]),
        .I2(B_V_data_1_sel),
        .I3(mem_reg_i_753_n_0),
        .I4(mad_I_o_stream_TDATA_int_regslice[58]),
        .I5(mem_reg_i_207),
        .O(\B_V_data_1_payload_B_reg[58]_0 ));
  LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
    mem_reg_i_581
       (.I0(B_V_data_1_payload_B[57]),
        .I1(B_V_data_1_payload_A[57]),
        .I2(B_V_data_1_sel),
        .I3(mem_reg_i_753_n_0),
        .I4(mad_I_o_stream_TDATA_int_regslice[57]),
        .I5(mem_reg_i_207),
        .O(\B_V_data_1_payload_B_reg[57]_0 ));
  LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
    mem_reg_i_587
       (.I0(B_V_data_1_payload_B[56]),
        .I1(B_V_data_1_payload_A[56]),
        .I2(B_V_data_1_sel),
        .I3(mem_reg_i_753_n_0),
        .I4(mad_I_o_stream_TDATA_int_regslice[56]),
        .I5(mem_reg_i_207),
        .O(\B_V_data_1_payload_B_reg[56]_0 ));
  LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
    mem_reg_i_593
       (.I0(B_V_data_1_payload_B[55]),
        .I1(B_V_data_1_payload_A[55]),
        .I2(B_V_data_1_sel),
        .I3(mem_reg_i_753_n_0),
        .I4(mad_I_o_stream_TDATA_int_regslice[55]),
        .I5(mem_reg_i_207),
        .O(\B_V_data_1_payload_B_reg[55]_0 ));
  LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
    mem_reg_i_599
       (.I0(B_V_data_1_payload_B[54]),
        .I1(B_V_data_1_payload_A[54]),
        .I2(B_V_data_1_sel),
        .I3(mem_reg_i_753_n_0),
        .I4(mad_I_o_stream_TDATA_int_regslice[54]),
        .I5(mem_reg_i_207),
        .O(\B_V_data_1_payload_B_reg[54]_0 ));
  LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
    mem_reg_i_605
       (.I0(B_V_data_1_payload_B[53]),
        .I1(B_V_data_1_payload_A[53]),
        .I2(B_V_data_1_sel),
        .I3(mem_reg_i_753_n_0),
        .I4(mad_I_o_stream_TDATA_int_regslice[53]),
        .I5(mem_reg_i_207),
        .O(\B_V_data_1_payload_B_reg[53]_0 ));
  LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
    mem_reg_i_611
       (.I0(B_V_data_1_payload_B[52]),
        .I1(B_V_data_1_payload_A[52]),
        .I2(B_V_data_1_sel),
        .I3(mem_reg_i_753_n_0),
        .I4(mad_I_o_stream_TDATA_int_regslice[52]),
        .I5(mem_reg_i_207),
        .O(\B_V_data_1_payload_B_reg[52]_0 ));
  LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
    mem_reg_i_617
       (.I0(B_V_data_1_payload_B[51]),
        .I1(B_V_data_1_payload_A[51]),
        .I2(B_V_data_1_sel),
        .I3(mem_reg_i_753_n_0),
        .I4(mad_I_o_stream_TDATA_int_regslice[51]),
        .I5(mem_reg_i_207),
        .O(\B_V_data_1_payload_B_reg[51]_0 ));
  LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
    mem_reg_i_623
       (.I0(B_V_data_1_payload_B[50]),
        .I1(B_V_data_1_payload_A[50]),
        .I2(B_V_data_1_sel),
        .I3(mem_reg_i_753_n_0),
        .I4(mad_I_o_stream_TDATA_int_regslice[50]),
        .I5(mem_reg_i_207),
        .O(\B_V_data_1_payload_B_reg[50]_0 ));
  LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
    mem_reg_i_629
       (.I0(B_V_data_1_payload_B[49]),
        .I1(B_V_data_1_payload_A[49]),
        .I2(B_V_data_1_sel),
        .I3(mem_reg_i_753_n_0),
        .I4(mad_I_o_stream_TDATA_int_regslice[49]),
        .I5(mem_reg_i_207),
        .O(\B_V_data_1_payload_B_reg[49]_0 ));
  LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
    mem_reg_i_635
       (.I0(B_V_data_1_payload_B[48]),
        .I1(B_V_data_1_payload_A[48]),
        .I2(B_V_data_1_sel),
        .I3(mem_reg_i_753_n_0),
        .I4(mad_I_o_stream_TDATA_int_regslice[48]),
        .I5(mem_reg_i_207),
        .O(\B_V_data_1_payload_B_reg[48]_0 ));
  LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
    mem_reg_i_641
       (.I0(B_V_data_1_payload_B[47]),
        .I1(B_V_data_1_payload_A[47]),
        .I2(B_V_data_1_sel),
        .I3(mem_reg_i_753_n_0),
        .I4(mad_I_o_stream_TDATA_int_regslice[47]),
        .I5(mem_reg_i_207),
        .O(\B_V_data_1_payload_B_reg[47]_0 ));
  LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
    mem_reg_i_647
       (.I0(B_V_data_1_payload_B[46]),
        .I1(B_V_data_1_payload_A[46]),
        .I2(B_V_data_1_sel),
        .I3(mem_reg_i_753_n_0),
        .I4(mad_I_o_stream_TDATA_int_regslice[46]),
        .I5(mem_reg_i_207),
        .O(\B_V_data_1_payload_B_reg[46]_0 ));
  LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
    mem_reg_i_653
       (.I0(B_V_data_1_payload_B[45]),
        .I1(B_V_data_1_payload_A[45]),
        .I2(B_V_data_1_sel),
        .I3(mem_reg_i_753_n_0),
        .I4(mad_I_o_stream_TDATA_int_regslice[45]),
        .I5(mem_reg_i_207),
        .O(\B_V_data_1_payload_B_reg[45]_0 ));
  LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
    mem_reg_i_659
       (.I0(B_V_data_1_payload_B[44]),
        .I1(B_V_data_1_payload_A[44]),
        .I2(B_V_data_1_sel),
        .I3(mem_reg_i_753_n_0),
        .I4(mad_I_o_stream_TDATA_int_regslice[44]),
        .I5(mem_reg_i_207),
        .O(\B_V_data_1_payload_B_reg[44]_0 ));
  LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
    mem_reg_i_665
       (.I0(B_V_data_1_payload_B[43]),
        .I1(B_V_data_1_payload_A[43]),
        .I2(B_V_data_1_sel),
        .I3(mem_reg_i_753_n_0),
        .I4(mad_I_o_stream_TDATA_int_regslice[43]),
        .I5(mem_reg_i_207),
        .O(\B_V_data_1_payload_B_reg[43]_0 ));
  LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
    mem_reg_i_671
       (.I0(B_V_data_1_payload_B[42]),
        .I1(B_V_data_1_payload_A[42]),
        .I2(B_V_data_1_sel),
        .I3(mem_reg_i_753_n_0),
        .I4(mad_I_o_stream_TDATA_int_regslice[42]),
        .I5(mem_reg_i_207),
        .O(\B_V_data_1_payload_B_reg[42]_0 ));
  LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
    mem_reg_i_677
       (.I0(B_V_data_1_payload_B[41]),
        .I1(B_V_data_1_payload_A[41]),
        .I2(B_V_data_1_sel),
        .I3(mem_reg_i_753_n_0),
        .I4(mad_I_o_stream_TDATA_int_regslice[41]),
        .I5(mem_reg_i_207),
        .O(\B_V_data_1_payload_B_reg[41]_0 ));
  LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
    mem_reg_i_683
       (.I0(B_V_data_1_payload_B[40]),
        .I1(B_V_data_1_payload_A[40]),
        .I2(B_V_data_1_sel),
        .I3(mem_reg_i_753_n_0),
        .I4(mad_I_o_stream_TDATA_int_regslice[40]),
        .I5(mem_reg_i_207),
        .O(\B_V_data_1_payload_B_reg[40]_0 ));
  LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
    mem_reg_i_689
       (.I0(B_V_data_1_payload_B[39]),
        .I1(B_V_data_1_payload_A[39]),
        .I2(B_V_data_1_sel),
        .I3(mem_reg_i_753_n_0),
        .I4(mad_I_o_stream_TDATA_int_regslice[39]),
        .I5(mem_reg_i_207),
        .O(\B_V_data_1_payload_B_reg[39]_0 ));
  LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
    mem_reg_i_695
       (.I0(B_V_data_1_payload_B[38]),
        .I1(B_V_data_1_payload_A[38]),
        .I2(B_V_data_1_sel),
        .I3(mem_reg_i_753_n_0),
        .I4(mad_I_o_stream_TDATA_int_regslice[38]),
        .I5(mem_reg_i_207),
        .O(\B_V_data_1_payload_B_reg[38]_0 ));
  LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
    mem_reg_i_701
       (.I0(B_V_data_1_payload_B[37]),
        .I1(B_V_data_1_payload_A[37]),
        .I2(B_V_data_1_sel),
        .I3(mem_reg_i_753_n_0),
        .I4(mad_I_o_stream_TDATA_int_regslice[37]),
        .I5(mem_reg_i_207),
        .O(\B_V_data_1_payload_B_reg[37]_0 ));
  LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
    mem_reg_i_707
       (.I0(B_V_data_1_payload_B[36]),
        .I1(B_V_data_1_payload_A[36]),
        .I2(B_V_data_1_sel),
        .I3(mem_reg_i_753_n_0),
        .I4(mad_I_o_stream_TDATA_int_regslice[36]),
        .I5(mem_reg_i_207),
        .O(\B_V_data_1_payload_B_reg[36]_0 ));
  LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
    mem_reg_i_713
       (.I0(B_V_data_1_payload_B[35]),
        .I1(B_V_data_1_payload_A[35]),
        .I2(B_V_data_1_sel),
        .I3(mem_reg_i_753_n_0),
        .I4(mad_I_o_stream_TDATA_int_regslice[35]),
        .I5(mem_reg_i_207),
        .O(\B_V_data_1_payload_B_reg[35]_0 ));
  LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
    mem_reg_i_719
       (.I0(B_V_data_1_payload_B[34]),
        .I1(B_V_data_1_payload_A[34]),
        .I2(B_V_data_1_sel),
        .I3(mem_reg_i_753_n_0),
        .I4(mad_I_o_stream_TDATA_int_regslice[34]),
        .I5(mem_reg_i_207),
        .O(\B_V_data_1_payload_B_reg[34]_0 ));
  LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
    mem_reg_i_725
       (.I0(B_V_data_1_payload_B[33]),
        .I1(B_V_data_1_payload_A[33]),
        .I2(B_V_data_1_sel),
        .I3(mem_reg_i_753_n_0),
        .I4(mad_I_o_stream_TDATA_int_regslice[33]),
        .I5(mem_reg_i_207),
        .O(\B_V_data_1_payload_B_reg[33]_0 ));
  LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
    mem_reg_i_731
       (.I0(B_V_data_1_payload_B[32]),
        .I1(B_V_data_1_payload_A[32]),
        .I2(B_V_data_1_sel),
        .I3(mem_reg_i_753_n_0),
        .I4(mad_I_o_stream_TDATA_int_regslice[32]),
        .I5(mem_reg_i_207),
        .O(\B_V_data_1_payload_B_reg[32]_0 ));
  LUT6 #(
    .INIT(64'h4000000040004000)) 
    mem_reg_i_753
       (.I0(gmem_WDATA51_out),
        .I1(Q),
        .I2(p_179_in),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(gmem_WDATA50_out),
        .I5(mem_reg_i_539_0),
        .O(mem_reg_i_753_n_0));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
