

================================================================
== Synthesis Summary Report of 'nnlayer'
================================================================
+ General Information: 
    * Date:           Tue Apr 12 22:38:34 2022
    * Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
    * Project:        Neuron_1
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg484-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------------------------+------+------+---------+-----------+----------+---------+-------+----------+---------+---------+-----------+-----------+-----+
    |                Modules               | Issue|      | Latency |  Latency  | Iteration|         |  Trip |          |         |         |           |           |     |
    |                & Loops               | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count | Pipelined|  BRAM   |   DSP   |     FF    |    LUT    | URAM|
    +--------------------------------------+------+------+---------+-----------+----------+---------+-------+----------+---------+---------+-----------+-----------+-----+
    |+ nnlayer                             |     -|  0.24|        -|          -|         -|        -|      -|        no|  21 (7%)|   6 (2%)|  3860 (3%)|  4401 (8%)|    -|
    | + nnlayer_Pipeline_VITIS_LOOP_87_1   |     -|  2.24|    65537|  6.554e+05|         -|    65537|      -|        no|        -|        -|   19 (~0%)|   66 (~0%)|    -|
    |  o VITIS_LOOP_87_1                   |     -|  8.75|    65535|  6.554e+05|         2|        1|  65535|       yes|        -|        -|          -|          -|    -|
    | + nnlayer_Pipeline_VITIS_LOOP_45_1   |     -|  1.41|      258|  2.580e+03|         -|      258|      -|        no|        -|        -|   38 (~0%)|  141 (~0%)|    -|
    |  o VITIS_LOOP_45_1                   |     -|  8.75|      256|  2.560e+03|         3|        1|    255|       yes|        -|        -|          -|          -|    -|
    | + nnlayer_Pipeline_VITIS_LOOP_30_1   |     -|  1.34|      286|  2.860e+03|         -|      286|      -|        no|        -|        -|  1649 (1%)|  1302 (2%)|    -|
    |  o VITIS_LOOP_30_1                   |     -|  8.75|      284|  2.840e+03|        31|        1|    255|       yes|        -|        -|          -|          -|    -|
    | + nnlayer_Pipeline_VITIS_LOOP_16_1   |     -|  1.49|      257|  2.570e+03|         -|      257|      -|        no|        -|        -|   19 (~0%)|   79 (~0%)|    -|
    |  o VITIS_LOOP_16_1                   |     -|  8.75|      255|  2.550e+03|         2|        1|    255|       yes|        -|        -|          -|          -|    -|
    | + nnlayer_Pipeline_VITIS_LOOP_116_1  |     -|  2.24|      257|  2.570e+03|         -|      257|      -|        no|        -|        -|   19 (~0%)|   64 (~0%)|    -|
    |  o VITIS_LOOP_116_1                  |     -|  8.75|      255|  2.550e+03|         2|        1|    255|       yes|        -|        -|          -|          -|    -|
    | o VITIS_LOOP_94_1                    |     -|  8.75|        -|          -|         -|        -|      -|        no|        -|        -|          -|          -|    -|
    |  + nnlayer_Pipeline_VITIS_LOOP_96_2  |     -|  3.68|        -|          -|         -|        -|      -|        no|        -|  1 (~0%)|  106 (~0%)|  141 (~0%)|    -|
    |   o VITIS_LOOP_96_2                  |     -|  8.75|        -|          -|         5|        1|      -|       yes|        -|        -|          -|          -|    -|
    | o VITIS_LOOP_52_2                    |     -|  8.75|    10200|  1.020e+05|        40|        -|    255|        no|        -|        -|          -|          -|    -|
    | o VITIS_LOOP_77_3                    |     -|  8.75|     7808|  7.808e+04|        61|        -|    128|        no|        -|        -|          -|          -|    -|
    +--------------------------------------+------+------+---------+-----------+----------+---------+-------+----------+---------+---------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+-------------------+
| Interface     | Data Width | Address Width | Offset | Register | Resource Estimate |
+---------------+------------+---------------+--------+----------+-------------------+
| s_axi_control | 32         | 16            | 256    | 0        | BRAM=19           |
+---------------+------------+---------------+--------+----------+-------------------+

* S_AXILITE Registers
+---------------+--------------------+--------+-------+--------+-----------------------------------+----------------------------------------------------------+
| Interface     | Register           | Offset | Width | Access | Description                       | Bit Fields                                               |
+---------------+--------------------+--------+-------+--------+-----------------------------------+----------------------------------------------------------+
| s_axi_control | CTRL               | 0x00   | 32    | RW     | Control signals                   | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART |
| s_axi_control | GIER               | 0x04   | 32    | RW     | Global Interrupt Enable Register  | 0=Enable                                                 |
| s_axi_control | IP_IER             | 0x08   | 32    | RW     | IP Interrupt Enable Register      | 0=CHAN0_INT_EN 1=CHAN1_INT_EN 5=CHAN2_INT_EN             |
| s_axi_control | IP_ISR             | 0x0c   | 32    | RW     | IP Interrupt Status Register      | 0=CHAN0_INT_ST 1=CHAN1_INT_ST 5=CHAN2_INT_ST             |
| s_axi_control | numOfInNeurons     | 0x10   | 32    | W      | Data signal of numOfInNeurons     |                                                          |
| s_axi_control | numOfOutputNeurons | 0x18   | 32    | W      | Data signal of numOfOutputNeurons |                                                          |
| s_axi_control | activation         | 0x20   | 32    | W      | Data signal of activation         |                                                          |
+---------------+--------------------+--------+-------+--------+-----------------------------------+----------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+--------------------+-----------+--------------------------------------+
| Argument           | Direction | Datatype                             |
+--------------------+-----------+--------------------------------------+
| input              | in        | ap_fixed<16, 8, AP_TRN, AP_WRAP, 0>* |
| output             | out       | ap_fixed<16, 8, AP_TRN, AP_WRAP, 0>* |
| bias               | in        | ap_fixed<16, 8, AP_TRN, AP_WRAP, 0>* |
| weights            | in        | ap_fixed<16, 8, AP_TRN, AP_WRAP, 0>* |
| numOfInNeurons     | in        | unsigned short                       |
| numOfOutputNeurons | in        | unsigned short                       |
| activation         | in        | unsigned char                        |
+--------------------+-----------+--------------------------------------+

* SW-to-HW Mapping
+--------------------+---------------+-----------+----------------------------------------------+
| Argument           | HW Interface  | HW Type   | HW Info                                      |
+--------------------+---------------+-----------+----------------------------------------------+
| input              | s_axi_control | interface |                                              |
| output             | s_axi_control | interface |                                              |
| bias               | s_axi_control | memory    | name=bias offset=768 range=256               |
| weights            | s_axi_control | memory    | name=weights offset=32768 range=32768        |
| numOfInNeurons     | s_axi_control | register  | name=numOfInNeurons offset=0x10 range=32     |
| numOfOutputNeurons | s_axi_control | register  | name=numOfOutputNeurons offset=0x18 range=32 |
| activation         | s_axi_control | register  | name=activation offset=0x20 range=32         |
+--------------------+---------------+-----------+----------------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

  No burst in design

================================================================
== Bind Op Report
================================================================
+--------------------------------------+-----+--------+--------------+-----+--------+---------+
| Name                                 | DSP | Pragma | Variable     | Op  | Impl   | Latency |
+--------------------------------------+-----+--------+--------------+-----+--------+---------+
| + nnlayer                            | 6   |        |              |     |        |         |
|   outNeurons_2_fu_380_p2             | -   |        | outNeurons_2 | add | fabric | 0       |
|   i_12_fu_448_p2                     | -   |        | i_12         | add | fabric | 0       |
|   ret_V_fu_474_p2                    | -   |        | ret_V        | sub | fabric | 0       |
|   x_V_fu_485_p2                      | -   |        | x_V          | sub | fabric | 0       |
|   sub_ln712_fu_498_p2                | -   |        | sub_ln712    | sub | fabric | 0       |
|   mul_24s_26ns_50_1_1_U26            | 2   |        | mul_ln1201   | mul | auto   | 0       |
|   sub_ln1201_fu_551_p2               | -   |        | sub_ln1201   | sub | fabric | 0       |
|   sub_ln1201_1_fu_572_p2             | -   |        | sub_ln1201_1 | sub | fabric | 0       |
|   ret_V_4_fu_601_p2                  | -   |        | ret_V_4      | sub | fabric | 0       |
|   ret_V_3_fu_614_p2                  | -   |        | ret_V_3      | add | fabric | 0       |
|   mul_32ns_26ns_42_1_1_U28           | 3   |        | r_V_2        | mul | auto   | 0       |
|   sum_V_1_fu_722_p2                  | -   |        | sum_V_1      | add | fabric | 0       |
|   i_11_fu_742_p2                     | -   |        | i_11         | add | fabric | 0       |
|  + nnlayer_Pipeline_VITIS_LOOP_87_1  | 0   |        |              |     |        |         |
|    add_ln87_fu_101_p2                | -   |        | add_ln87     | add | fabric | 0       |
|  + nnlayer_Pipeline_VITIS_LOOP_45_1  | 0   |        |              |     |        |         |
|    i_3_fu_99_p2                      | -   |        | i_3          | add | fabric | 0       |
|    ret_V_fu_126_p2                   | -   |        | ret_V        | add | fabric | 0       |
|  + nnlayer_Pipeline_VITIS_LOOP_30_1  | 0   |        |              |     |        |         |
|    i_5_fu_116_p2                     | -   |        | i_5          | add | fabric | 0       |
|    sub_ln712_fu_140_p2               | -   |        | sub_ln712    | sub | fabric | 0       |
|    ret_V_fu_158_p2                   | -   |        | ret_V        | add | fabric | 0       |
|    ret_V_1_fu_186_p2                 | -   |        | ret_V_1      | add | fabric | 0       |
|  + nnlayer_Pipeline_VITIS_LOOP_16_1  | 0   |        |              |     |        |         |
|    i_6_fu_102_p2                     | -   |        | i_6          | add | fabric | 0       |
|  + nnlayer_Pipeline_VITIS_LOOP_116_1 | 0   |        |              |     |        |         |
|    i_7_fu_97_p2                      | -   |        | i_7          | add | fabric | 0       |
|  + nnlayer_Pipeline_VITIS_LOOP_96_2  | 1   |        |              |     |        |         |
|    inNeurons_2_fu_140_p2             | -   |        | inNeurons_2  | add | fabric | 0       |
|    add_ln98_fu_150_p2                | -   |        | add_ln98     | add | fabric | 0       |
|    mac_muladd_16s_16s_24ns_24_4_1_U4 | 1   |        | mul_ln1245   | mul | dsp    | 3       |
|    mac_muladd_16s_16s_24ns_24_4_1_U4 | 1   |        | ret_V        | add | dsp    | 3       |
+--------------------------------------+-----+--------+--------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+----------------+------+------+--------+------------+---------+------+---------+
| Name           | BRAM | URAM | Pragma | Variable   | Storage | Impl | Latency |
+----------------+------+------+--------+------------+---------+------+---------+
| + nnlayer      | 21   | 0    |        |            |         |      |         |
|   resArray_V_U | 1    | -    |        | resArray_V | ram_1p  | auto | 1       |
|   output_V_U   | 1    | -    |        | output_V   | ram_1p  | auto | 1       |
+----------------+------+------+--------+------------+---------+------+---------+


================================================================
== User Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+----------------------------------------+--------------------------------------------------------------+
| Type      | Options                                | Location                                                     |
+-----------+----------------------------------------+--------------------------------------------------------------+
| inline    |                                        | Neuron_1/neural_layer.cpp:6 in abs                           |
| inline    |                                        | Neuron_1/neural_layer.cpp:15 in relu                         |
| inline    |                                        | Neuron_1/neural_layer.cpp:29 in sigmod_approx                |
| inline    |                                        | Neuron_1/neural_layer.cpp:38 in softmax_approx               |
| pipeline  | off                                    | Neuron_1/neural_layer.cpp:54 in softmax_approx               |
| pipeline  | off                                    | Neuron_1/neural_layer.cpp:79 in softmax_approx               |
| inline    |                                        | Neuron_1/neural_layer.cpp:86 in applybias                    |
| inline    |                                        | Neuron_1/neural_layer.cpp:93 in runlayer                     |
| inline    |                                        | Neuron_1/neural_layer.cpp:105 in runactivation               |
| interface | mode=s_axilite port=input              | Neuron_1/neural_layer.cpp:124 in nnlayer, input              |
| interface | mode=s_axilite port=output             | Neuron_1/neural_layer.cpp:125 in nnlayer, output             |
| interface | mode=s_axilite port=bias               | Neuron_1/neural_layer.cpp:126 in nnlayer, bias               |
| interface | mode=s_axilite port=weights            | Neuron_1/neural_layer.cpp:127 in nnlayer, weights            |
| interface | mode=s_axilite port=numOfInNeurons     | Neuron_1/neural_layer.cpp:128 in nnlayer, numOfInNeurons     |
| interface | mode=s_axilite port=numOfOutputNeurons | Neuron_1/neural_layer.cpp:129 in nnlayer, numOfOutputNeurons |
| interface | mode=s_axilite port=activation         | Neuron_1/neural_layer.cpp:130 in nnlayer, activation         |
| interface | mode=s_axilite port=return             | Neuron_1/neural_layer.cpp:131 in nnlayer, return             |
+-----------+----------------------------------------+--------------------------------------------------------------+


