#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sat Apr 15 22:11:21 2023
# Process ID: 16176
# Current directory: F:/ice2603lab/lab_2/lab_2.runs/synth_1
# Command line: vivado.exe -log irom_test_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source irom_test_top.tcl
# Log file: F:/ice2603lab/lab_2/lab_2.runs/synth_1/irom_test_top.vds
# Journal file: F:/ice2603lab/lab_2/lab_2.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source irom_test_top.tcl -notrace
Command: synth_design -top irom_test_top -part xc7a50tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a50t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a50t'
INFO: [Device 21-403] Loading part xc7a50tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2152
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1111.129 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'irom_test_top' [F:/ice2603lab/lab2/irom_test_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [F:/ice2603lab/lab2/clk_div.v:2]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (1#1) [F:/ice2603lab/lab2/clk_div.v:2]
INFO: [Synth 8-6157] synthesizing module 'dff32' [F:/ice2603lab/lab2/dff32.v:1]
INFO: [Synth 8-6155] done synthesizing module 'dff32' (2#1) [F:/ice2603lab/lab2/dff32.v:1]
INFO: [Synth 8-6157] synthesizing module 'irom' [F:/ice2603lab/lab_2/lab_2.runs/synth_1/.Xil/Vivado-16176-CH-202208121303/realtime/irom_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'irom' (3#1) [F:/ice2603lab/lab_2/lab_2.runs/synth_1/.Xil/Vivado-16176-CH-202208121303/realtime/irom_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'display' [F:/ice2603lab/lab2/display.v:22]
INFO: [Synth 8-6157] synthesizing module 'seg7' [F:/ice2603lab/lab2/seg7.v:22]
INFO: [Synth 8-226] default block is never used [F:/ice2603lab/lab2/seg7.v:28]
INFO: [Synth 8-6155] done synthesizing module 'seg7' (4#1) [F:/ice2603lab/lab2/seg7.v:22]
INFO: [Synth 8-6155] done synthesizing module 'display' (5#1) [F:/ice2603lab/lab2/display.v:22]
INFO: [Synth 8-6157] synthesizing module 'sc_cu' [F:/ice2603lab/lab2/sc_cu.v:1]
INFO: [Synth 8-6155] done synthesizing module 'sc_cu' (6#1) [F:/ice2603lab/lab2/sc_cu.v:1]
INFO: [Synth 8-6155] done synthesizing module 'irom_test_top' (7#1) [F:/ice2603lab/lab2/irom_test_top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1165.047 ; gain = 53.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1165.047 ; gain = 53.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1165.047 ; gain = 53.918
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1165.047 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [f:/ice2603lab/lab_2/lab_2.gen/sources_1/ip/irom_1/irom/irom_in_context.xdc] for cell 'irom'
Finished Parsing XDC File [f:/ice2603lab/lab_2/lab_2.gen/sources_1/ip/irom_1/irom/irom_in_context.xdc] for cell 'irom'
Parsing XDC File [F:/ice2603lab/lab1/sc_computer_iotest.xdc]
Finished Parsing XDC File [F:/ice2603lab/lab1/sc_computer_iotest.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/ice2603lab/lab1/sc_computer_iotest.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/irom_test_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/irom_test_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1266.332 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1266.332 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1266.332 ; gain = 155.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a50tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1266.332 ; gain = 155.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for irom. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1266.332 ; gain = 155.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1266.332 ; gain = 155.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   8 Input    8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1266.332 ; gain = 155.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1266.332 ; gain = 155.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1266.332 ; gain = 155.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1272.754 ; gain = 161.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1280.000 ; gain = 168.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1280.000 ; gain = 168.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1280.000 ; gain = 168.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1280.000 ; gain = 168.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1280.000 ; gain = 168.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1280.000 ; gain = 168.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |irom          |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |irom   |     1|
|2     |BUFG   |     1|
|3     |CARRY4 |    14|
|4     |LUT1   |     4|
|5     |LUT2   |     3|
|6     |LUT3   |    11|
|7     |LUT4   |     9|
|8     |LUT5   |     6|
|9     |LUT6   |    22|
|10    |FDCE   |    19|
|11    |FDPE   |     6|
|12    |FDRE   |    39|
|13    |IBUF   |     2|
|14    |OBUF   |    40|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1280.000 ; gain = 168.871
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1280.000 ; gain = 67.586
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1280.000 ; gain = 168.871
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1292.090 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1292.090 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1292.090 ; gain = 180.961
INFO: [Common 17-1381] The checkpoint 'F:/ice2603lab/lab_2/lab_2.runs/synth_1/irom_test_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file irom_test_top_utilization_synth.rpt -pb irom_test_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Apr 15 22:11:46 2023...
