Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Apr 28 16:45:49 2024
| Host         : LAPTOP-Q6AFSJP8 running 64-bit major release  (build 9200)
| Command      : report_methodology -file matrix_methodology_drc_routed.rpt -pb matrix_methodology_drc_routed.pb -rpx matrix_methodology_drc_routed.rpx
| Design       : matrix
| Device       : xc7z010clg400-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 35
+-----------+------------------+-----------------------------+------------+
| Rule      | Severity         | Description                 | Violations |
+-----------+------------------+-----------------------------+------------+
| TIMING-17 | Critical Warning | Non-clocked sequential cell | 4          |
| TIMING-20 | Warning          | Non-clocked latch           | 31         |
+-----------+------------------+-----------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin Y1_reg/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin Y2_reg/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Critical Warning
Non-clocked sequential cell  
The clock pin Y3_reg/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Critical Warning
Non-clocked sequential cell  
The clock pin Y4_reg/CLK is not reached by a timing clock
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch X1_reg[0] cannot be properly analyzed as its control pin X1_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch X1_reg[10] cannot be properly analyzed as its control pin X1_reg[10]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch X1_reg[11] cannot be properly analyzed as its control pin X1_reg[11]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch X1_reg[12] cannot be properly analyzed as its control pin X1_reg[12]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch X1_reg[13] cannot be properly analyzed as its control pin X1_reg[13]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch X1_reg[14] cannot be properly analyzed as its control pin X1_reg[14]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch X1_reg[1] cannot be properly analyzed as its control pin X1_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch X1_reg[2] cannot be properly analyzed as its control pin X1_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch X1_reg[3] cannot be properly analyzed as its control pin X1_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch X1_reg[4] cannot be properly analyzed as its control pin X1_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch X1_reg[5] cannot be properly analyzed as its control pin X1_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch X1_reg[6] cannot be properly analyzed as its control pin X1_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch X1_reg[7] cannot be properly analyzed as its control pin X1_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch X1_reg[8] cannot be properly analyzed as its control pin X1_reg[8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch X1_reg[9] cannot be properly analyzed as its control pin X1_reg[9]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch X2_reg[0] cannot be properly analyzed as its control pin X2_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#17 Warning
Non-clocked latch  
The latch X2_reg[10] cannot be properly analyzed as its control pin X2_reg[10]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#18 Warning
Non-clocked latch  
The latch X2_reg[11] cannot be properly analyzed as its control pin X2_reg[11]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#19 Warning
Non-clocked latch  
The latch X2_reg[12] cannot be properly analyzed as its control pin X2_reg[12]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#20 Warning
Non-clocked latch  
The latch X2_reg[13] cannot be properly analyzed as its control pin X2_reg[13]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#21 Warning
Non-clocked latch  
The latch X2_reg[14] cannot be properly analyzed as its control pin X2_reg[14]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#22 Warning
Non-clocked latch  
The latch X2_reg[15] cannot be properly analyzed as its control pin X2_reg[15]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#23 Warning
Non-clocked latch  
The latch X2_reg[1] cannot be properly analyzed as its control pin X2_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#24 Warning
Non-clocked latch  
The latch X2_reg[2] cannot be properly analyzed as its control pin X2_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#25 Warning
Non-clocked latch  
The latch X2_reg[3] cannot be properly analyzed as its control pin X2_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#26 Warning
Non-clocked latch  
The latch X2_reg[4] cannot be properly analyzed as its control pin X2_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#27 Warning
Non-clocked latch  
The latch X2_reg[5] cannot be properly analyzed as its control pin X2_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#28 Warning
Non-clocked latch  
The latch X2_reg[6] cannot be properly analyzed as its control pin X2_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#29 Warning
Non-clocked latch  
The latch X2_reg[7] cannot be properly analyzed as its control pin X2_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#30 Warning
Non-clocked latch  
The latch X2_reg[8] cannot be properly analyzed as its control pin X2_reg[8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#31 Warning
Non-clocked latch  
The latch X2_reg[9] cannot be properly analyzed as its control pin X2_reg[9]/G is not reached by a timing clock
Related violations: <none>


