
*** Running vivado
    with args -log and3_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source and3_wrapper.tcl -notrace


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source and3_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1592.875 ; gain = 39.867 ; free physical = 22266 ; free virtual = 25855
Command: link_design -top and3_wrapper -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg484-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1961.359 ; gain = 0.000 ; free physical = 21887 ; free virtual = 25476
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/vt5655/gitlab/advancedvlsi-25-26/task1/constraints/constraints_zedboard.xdc]
WARNING: [Vivado 12-584] No ports matched 'rst'. [/home/vt5655/gitlab/advancedvlsi-25-26/task1/constraints/constraints_zedboard.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/vt5655/gitlab/advancedvlsi-25-26/task1/constraints/constraints_zedboard.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/vt5655/gitlab/advancedvlsi-25-26/task1/constraints/constraints_zedboard.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2129.840 ; gain = 0.000 ; free physical = 21801 ; free virtual = 25390
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

5 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2135.812 ; gain = 542.938 ; free physical = 21796 ; free virtual = 25385
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2217.652 ; gain = 81.840 ; free physical = 21698 ; free virtual = 25364

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 24ffd128e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2674.512 ; gain = 456.859 ; free physical = 21350 ; free virtual = 24943

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 24ffd128e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2978.348 ; gain = 0.000 ; free physical = 21031 ; free virtual = 24642

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 24ffd128e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2978.348 ; gain = 0.000 ; free physical = 21031 ; free virtual = 24642
Phase 1 Initialization | Checksum: 24ffd128e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2978.348 ; gain = 0.000 ; free physical = 21031 ; free virtual = 24642

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 24ffd128e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2978.348 ; gain = 0.000 ; free physical = 21031 ; free virtual = 24642

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 24ffd128e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2978.348 ; gain = 0.000 ; free physical = 21029 ; free virtual = 24640
Phase 2 Timer Update And Timing Data Collection | Checksum: 24ffd128e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2978.348 ; gain = 0.000 ; free physical = 21029 ; free virtual = 24640

Phase 3 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 24ffd128e

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2978.348 ; gain = 0.000 ; free physical = 21029 ; free virtual = 24640
Retarget | Checksum: 24ffd128e
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 24ffd128e

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2978.348 ; gain = 0.000 ; free physical = 21029 ; free virtual = 24640
Constant propagation | Checksum: 24ffd128e
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 24ffd128e

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2978.348 ; gain = 0.000 ; free physical = 21029 ; free virtual = 24640
Sweep | Checksum: 24ffd128e
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 24ffd128e

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3010.363 ; gain = 32.016 ; free physical = 21029 ; free virtual = 24640
BUFG optimization | Checksum: 24ffd128e
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 24ffd128e

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3010.363 ; gain = 32.016 ; free physical = 21029 ; free virtual = 24640
Shift Register Optimization | Checksum: 24ffd128e
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 24ffd128e

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3010.363 ; gain = 32.016 ; free physical = 21029 ; free virtual = 24640
Post Processing Netlist | Checksum: 24ffd128e
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 24ffd128e

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3010.363 ; gain = 32.016 ; free physical = 21029 ; free virtual = 24640

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3010.363 ; gain = 0.000 ; free physical = 21029 ; free virtual = 24640
Phase 9.2 Verifying Netlist Connectivity | Checksum: 24ffd128e

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3010.363 ; gain = 32.016 ; free physical = 21029 ; free virtual = 24640
Phase 9 Finalization | Checksum: 24ffd128e

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3010.363 ; gain = 32.016 ; free physical = 21029 ; free virtual = 24640
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 24ffd128e

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3010.363 ; gain = 32.016 ; free physical = 21029 ; free virtual = 24640
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3010.363 ; gain = 0.000 ; free physical = 21029 ; free virtual = 24640

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 24ffd128e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3010.363 ; gain = 0.000 ; free physical = 21029 ; free virtual = 24640

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 24ffd128e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3010.363 ; gain = 0.000 ; free physical = 21029 ; free virtual = 24640

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3010.363 ; gain = 0.000 ; free physical = 21029 ; free virtual = 24640
Ending Netlist Obfuscation Task | Checksum: 24ffd128e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3010.363 ; gain = 0.000 ; free physical = 21029 ; free virtual = 24640
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3010.363 ; gain = 874.551 ; free physical = 21029 ; free virtual = 24640
INFO: [runtcl-4] Executing : report_drc -file and3_wrapper_drc_opted.rpt -pb and3_wrapper_drc_opted.pb -rpx and3_wrapper_drc_opted.rpx
Command: report_drc -file and3_wrapper_drc_opted.rpt -pb and3_wrapper_drc_opted.pb -rpx and3_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2023.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/vt5655/gitlab/advancedvlsi-25-26/task1/vivado-project/Task1/Task1.runs/impl_1/and3_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3098.406 ; gain = 0.000 ; free physical = 21018 ; free virtual = 24612
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3098.406 ; gain = 0.000 ; free physical = 21018 ; free virtual = 24612
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3098.406 ; gain = 0.000 ; free physical = 21018 ; free virtual = 24612
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3098.406 ; gain = 0.000 ; free physical = 21015 ; free virtual = 24609
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3098.406 ; gain = 0.000 ; free physical = 21015 ; free virtual = 24609
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3098.406 ; gain = 0.000 ; free physical = 21014 ; free virtual = 24609
Write Physdb Complete: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3098.406 ; gain = 0.000 ; free physical = 21014 ; free virtual = 24609
INFO: [Common 17-1381] The checkpoint '/home/vt5655/gitlab/advancedvlsi-25-26/task1/vivado-project/Task1/Task1.runs/impl_1/and3_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3098.406 ; gain = 0.000 ; free physical = 21011 ; free virtual = 24606
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1b13b218e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3098.406 ; gain = 0.000 ; free physical = 21011 ; free virtual = 24606
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3098.406 ; gain = 0.000 ; free physical = 21011 ; free virtual = 24606

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 18638a5af

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.44 . Memory (MB): peak = 3098.406 ; gain = 0.000 ; free physical = 21002 ; free virtual = 24600

Phase 1.3 Build Placer Netlist Model
WARNING: [Place 30-2953] Timing driven mode will be turned off because no critical terminals were found.
Phase 1.3 Build Placer Netlist Model | Checksum: 1f2745e00

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3098.406 ; gain = 0.000 ; free physical = 21001 ; free virtual = 24600

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1f2745e00

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3098.406 ; gain = 0.000 ; free physical = 21001 ; free virtual = 24600
Phase 1 Placer Initialization | Checksum: 1f2745e00

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.53 . Memory (MB): peak = 3098.406 ; gain = 0.000 ; free physical = 21000 ; free virtual = 24600

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1f2745e00

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.57 . Memory (MB): peak = 3098.406 ; gain = 0.000 ; free physical = 21000 ; free virtual = 24600

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1f2745e00

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.57 . Memory (MB): peak = 3098.406 ; gain = 0.000 ; free physical = 21000 ; free virtual = 24600

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1f2745e00

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.57 . Memory (MB): peak = 3098.406 ; gain = 0.000 ; free physical = 21000 ; free virtual = 24600

Phase 2.4 Global Placement Core
WARNING: [Place 46-29] Timing had been disabled during Placer and, therefore, physical synthesis in Placer will be skipped.
Phase 2.4 Global Placement Core | Checksum: 1aedfc7dc

Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.75 . Memory (MB): peak = 3098.406 ; gain = 0.000 ; free physical = 20992 ; free virtual = 24593
Phase 2 Global Placement | Checksum: 1aedfc7dc

Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.75 . Memory (MB): peak = 3098.406 ; gain = 0.000 ; free physical = 20992 ; free virtual = 24593

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1aedfc7dc

Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.75 . Memory (MB): peak = 3098.406 ; gain = 0.000 ; free physical = 20992 ; free virtual = 24593

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 25e21bcad

Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.76 . Memory (MB): peak = 3098.406 ; gain = 0.000 ; free physical = 20992 ; free virtual = 24593

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1d7e0fc38

Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:00.76 . Memory (MB): peak = 3098.406 ; gain = 0.000 ; free physical = 20992 ; free virtual = 24593

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1d7e0fc38

Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.77 . Memory (MB): peak = 3098.406 ; gain = 0.000 ; free physical = 20992 ; free virtual = 24593

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1ec81654c

Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:00.87 . Memory (MB): peak = 3098.406 ; gain = 0.000 ; free physical = 20991 ; free virtual = 24593

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1ec81654c

Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:00.87 . Memory (MB): peak = 3098.406 ; gain = 0.000 ; free physical = 20991 ; free virtual = 24593

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1ec81654c

Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:00.87 . Memory (MB): peak = 3098.406 ; gain = 0.000 ; free physical = 20991 ; free virtual = 24593
Phase 3 Detail Placement | Checksum: 1ec81654c

Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:00.87 . Memory (MB): peak = 3098.406 ; gain = 0.000 ; free physical = 20991 ; free virtual = 24592

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 1ec81654c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.9 . Memory (MB): peak = 3098.406 ; gain = 0.000 ; free physical = 20991 ; free virtual = 24592

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1ec81654c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.91 . Memory (MB): peak = 3098.406 ; gain = 0.000 ; free physical = 20991 ; free virtual = 24592

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1ec81654c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.91 . Memory (MB): peak = 3098.406 ; gain = 0.000 ; free physical = 20991 ; free virtual = 24592
Phase 4.3 Placer Reporting | Checksum: 1ec81654c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.91 . Memory (MB): peak = 3098.406 ; gain = 0.000 ; free physical = 20991 ; free virtual = 24592

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3098.406 ; gain = 0.000 ; free physical = 20991 ; free virtual = 24592

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.91 . Memory (MB): peak = 3098.406 ; gain = 0.000 ; free physical = 20991 ; free virtual = 24592
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1aeed8519

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.91 . Memory (MB): peak = 3098.406 ; gain = 0.000 ; free physical = 20991 ; free virtual = 24592
Ending Placer Task | Checksum: 16fa27772

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.91 . Memory (MB): peak = 3098.406 ; gain = 0.000 ; free physical = 20991 ; free virtual = 24592
42 Infos, 3 Warnings, 1 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [runtcl-4] Executing : report_io -file and3_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3098.406 ; gain = 0.000 ; free physical = 20990 ; free virtual = 24592
INFO: [runtcl-4] Executing : report_utilization -file and3_wrapper_utilization_placed.rpt -pb and3_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file and3_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3098.406 ; gain = 0.000 ; free physical = 20990 ; free virtual = 24591
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3098.406 ; gain = 0.000 ; free physical = 20990 ; free virtual = 24592
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3098.406 ; gain = 0.000 ; free physical = 20990 ; free virtual = 24592
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3098.406 ; gain = 0.000 ; free physical = 20990 ; free virtual = 24592
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3098.406 ; gain = 0.000 ; free physical = 20990 ; free virtual = 24592
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3098.406 ; gain = 0.000 ; free physical = 20990 ; free virtual = 24592
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3098.406 ; gain = 0.000 ; free physical = 20989 ; free virtual = 24592
Write Physdb Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3098.406 ; gain = 0.000 ; free physical = 20989 ; free virtual = 24592
INFO: [Common 17-1381] The checkpoint '/home/vt5655/gitlab/advancedvlsi-25-26/task1/vivado-project/Task1/Task1.runs/impl_1/and3_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task
INFO: [Timing 38-35] Done setting XDC timing constraints.

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3098.406 ; gain = 0.000 ; free physical = 20985 ; free virtual = 24592
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
52 Infos, 3 Warnings, 1 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3098.406 ; gain = 0.000 ; free physical = 20979 ; free virtual = 24586
Wrote PlaceDB: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3098.406 ; gain = 0.000 ; free physical = 20979 ; free virtual = 24586
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3098.406 ; gain = 0.000 ; free physical = 20973 ; free virtual = 24580
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3098.406 ; gain = 0.000 ; free physical = 20969 ; free virtual = 24576
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3098.406 ; gain = 0.000 ; free physical = 20967 ; free virtual = 24574
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3098.406 ; gain = 0.000 ; free physical = 20969 ; free virtual = 24576
Write Physdb Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3098.406 ; gain = 0.000 ; free physical = 20969 ; free virtual = 24576
INFO: [Common 17-1381] The checkpoint '/home/vt5655/gitlab/advancedvlsi-25-26/task1/vivado-project/Task1/Task1.runs/impl_1/and3_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: b854036e ConstDB: 0 ShapeSum: b74e7404 RouteDB: 0
Post Restoration Checksum: NetGraph: 74bf8ce2 | NumContArr: 696b61d2 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2637ce3ee

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 3227.824 ; gain = 71.945 ; free physical = 20798 ; free virtual = 24416

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2637ce3ee

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 3227.824 ; gain = 71.945 ; free physical = 20798 ; free virtual = 24416

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2637ce3ee

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 3227.824 ; gain = 71.945 ; free physical = 20797 ; free virtual = 24416
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 298555efc

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 3256.840 ; gain = 100.961 ; free physical = 20768 ; free virtual = 24387

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 7
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 7
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 298555efc

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 3258.410 ; gain = 102.531 ; free physical = 20766 ; free virtual = 24386

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 298555efc

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 3258.410 ; gain = 102.531 ; free physical = 20766 ; free virtual = 24386

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 2860c1d7d

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 3258.410 ; gain = 102.531 ; free physical = 20766 ; free virtual = 24385
Phase 3 Initial Routing | Checksum: 2860c1d7d

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 3258.410 ; gain = 102.531 ; free physical = 20766 ; free virtual = 24385

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 29bc32f49

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 3258.410 ; gain = 102.531 ; free physical = 20766 ; free virtual = 24385
Phase 4 Rip-up And Reroute | Checksum: 29bc32f49

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 3258.410 ; gain = 102.531 ; free physical = 20766 ; free virtual = 24385

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 29bc32f49

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 3258.410 ; gain = 102.531 ; free physical = 20766 ; free virtual = 24385

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 29bc32f49

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 3258.410 ; gain = 102.531 ; free physical = 20766 ; free virtual = 24385
Phase 5 Delay and Skew Optimization | Checksum: 29bc32f49

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 3258.410 ; gain = 102.531 ; free physical = 20766 ; free virtual = 24385

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 29bc32f49

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 3258.410 ; gain = 102.531 ; free physical = 20765 ; free virtual = 24385
Phase 6.1 Hold Fix Iter | Checksum: 29bc32f49

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 3258.410 ; gain = 102.531 ; free physical = 20765 ; free virtual = 24385
Phase 6 Post Hold Fix | Checksum: 29bc32f49

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 3258.410 ; gain = 102.531 ; free physical = 20765 ; free virtual = 24385

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0112871 %
  Global Horizontal Routing Utilization  = 0.00135227 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 29bc32f49

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 3258.410 ; gain = 102.531 ; free physical = 20765 ; free virtual = 24385

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 29bc32f49

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 3258.410 ; gain = 102.531 ; free physical = 20765 ; free virtual = 24385

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 24dd66065

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 3258.410 ; gain = 102.531 ; free physical = 20765 ; free virtual = 24385

Phase 10 Post Router Timing
Phase 10 Post Router Timing | Checksum: 24dd66065

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 3258.410 ; gain = 102.531 ; free physical = 20765 ; free virtual = 24385
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 19ed3b898

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 3258.410 ; gain = 102.531 ; free physical = 20765 ; free virtual = 24385
Ending Routing Task | Checksum: 19ed3b898

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 3258.410 ; gain = 102.531 ; free physical = 20765 ; free virtual = 24385

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
61 Infos, 3 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 3258.410 ; gain = 160.004 ; free physical = 20765 ; free virtual = 24385
INFO: [runtcl-4] Executing : report_drc -file and3_wrapper_drc_routed.rpt -pb and3_wrapper_drc_routed.pb -rpx and3_wrapper_drc_routed.rpx
Command: report_drc -file and3_wrapper_drc_routed.rpt -pb and3_wrapper_drc_routed.pb -rpx and3_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/vt5655/gitlab/advancedvlsi-25-26/task1/vivado-project/Task1/Task1.runs/impl_1/and3_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file and3_wrapper_methodology_drc_routed.rpt -pb and3_wrapper_methodology_drc_routed.pb -rpx and3_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file and3_wrapper_methodology_drc_routed.rpt -pb and3_wrapper_methodology_drc_routed.pb -rpx and3_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/vt5655/gitlab/advancedvlsi-25-26/task1/vivado-project/Task1/Task1.runs/impl_1/and3_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file and3_wrapper_power_routed.rpt -pb and3_wrapper_power_summary_routed.pb -rpx and3_wrapper_power_routed.rpx
Command: report_power -file and3_wrapper_power_routed.rpt -pb and3_wrapper_power_summary_routed.pb -rpx and3_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
71 Infos, 3 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file and3_wrapper_route_status.rpt -pb and3_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file and3_wrapper_timing_summary_routed.rpt -pb and3_wrapper_timing_summary_routed.pb -rpx and3_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file and3_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file and3_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file and3_wrapper_bus_skew_routed.rpt -pb and3_wrapper_bus_skew_routed.pb -rpx and3_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3348.355 ; gain = 0.000 ; free physical = 20762 ; free virtual = 24376
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3348.355 ; gain = 0.000 ; free physical = 20762 ; free virtual = 24376
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3348.355 ; gain = 0.000 ; free physical = 20762 ; free virtual = 24376
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3348.355 ; gain = 0.000 ; free physical = 20762 ; free virtual = 24376
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3348.355 ; gain = 0.000 ; free physical = 20762 ; free virtual = 24376
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3348.355 ; gain = 0.000 ; free physical = 20761 ; free virtual = 24376
Write Physdb Complete: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3348.355 ; gain = 0.000 ; free physical = 20761 ; free virtual = 24376
INFO: [Common 17-1381] The checkpoint '/home/vt5655/gitlab/advancedvlsi-25-26/task1/vivado-project/Task1/Task1.runs/impl_1/and3_wrapper_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Mon Nov  3 14:09:14 2025...

*** Running vivado
    with args -log and3_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source and3_wrapper.tcl -notrace


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source and3_wrapper.tcl -notrace
Command: open_checkpoint and3_wrapper_routed.dcp
INFO: [Device 21-403] Loading part xc7z020clg484-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1959.586 ; gain = 0.000 ; free physical = 21643 ; free virtual = 25340
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2027.316 ; gain = 0.000 ; free physical = 21570 ; free virtual = 25262
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2604.566 ; gain = 0.000 ; free physical = 21066 ; free virtual = 24759
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2604.566 ; gain = 0.000 ; free physical = 21066 ; free virtual = 24759
Read PlaceDB: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2604.566 ; gain = 0.000 ; free physical = 21066 ; free virtual = 24759
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2604.566 ; gain = 0.000 ; free physical = 21066 ; free virtual = 24759
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2604.566 ; gain = 0.000 ; free physical = 21066 ; free virtual = 24759
Read Physdb Files: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2604.566 ; gain = 0.000 ; free physical = 21066 ; free virtual = 24759
Restored from archive | CPU: 0.060000 secs | Memory: 1.081421 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2604.566 ; gain = 6.938 ; free physical = 21066 ; free virtual = 24759
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2604.566 ; gain = 0.000 ; free physical = 21066 ; free virtual = 24759
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2023.2 (64-bit) build 4029153
open_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2604.602 ; gain = 1057.531 ; free physical = 21065 ; free virtual = 24758
Command: write_bitstream -force and3_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2023.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./and3_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 3138.125 ; gain = 533.523 ; free physical = 20576 ; free virtual = 24337
INFO: [Common 17-206] Exiting Vivado at Mon Nov  3 14:10:05 2025...

*** Running vivado
    with args -log and3_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source and3_wrapper.tcl -notrace


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source and3_wrapper.tcl -notrace
Command: open_checkpoint and3_wrapper_routed.dcp
INFO: [Device 21-403] Loading part xc7z020clg484-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1960.141 ; gain = 0.000 ; free physical = 20627 ; free virtual = 24665
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2026.902 ; gain = 0.000 ; free physical = 20555 ; free virtual = 24593
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2605.449 ; gain = 0.000 ; free physical = 20047 ; free virtual = 24089
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2605.449 ; gain = 0.000 ; free physical = 20047 ; free virtual = 24089
Read PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2605.449 ; gain = 0.000 ; free physical = 20047 ; free virtual = 24089
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2605.449 ; gain = 0.000 ; free physical = 20047 ; free virtual = 24089
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2605.449 ; gain = 0.000 ; free physical = 20047 ; free virtual = 24089
Read Physdb Files: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2605.449 ; gain = 0.000 ; free physical = 20047 ; free virtual = 24089
Restored from archive | CPU: 0.060000 secs | Memory: 1.081421 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2605.449 ; gain = 5.938 ; free physical = 20047 ; free virtual = 24089
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2605.449 ; gain = 0.000 ; free physical = 20047 ; free virtual = 24089
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2023.2 (64-bit) build 4029153
open_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2605.484 ; gain = 1060.828 ; free physical = 20046 ; free virtual = 24088
Command: write_bitstream -force and3_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2023.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./and3_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 3138.977 ; gain = 533.492 ; free physical = 19615 ; free virtual = 23663
INFO: [Common 17-206] Exiting Vivado at Mon Nov  3 14:24:49 2025...
