// Seed: 1322904733
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  reg id_4 = -1'h0, id_5;
  tri0 id_6;
  logic [7:0] id_7;
  id_8(
      1
  );
  assign id_6 = 1;
  initial id_4 <= -1'b0;
  assign id_6 = id_7[-1-1] && 1;
  id_9 :
  assert property (@(*) 1);
  parameter id_10 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  inout wire id_16;
  inout wire id_15;
  output wire id_14;
  inout wire id_13;
  input wire id_12;
  inout wire id_11;
  input wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_13 = id_11[-1];
  module_0 modCall_1 (
      id_6,
      id_13,
      id_15
  );
  wire id_17;
endmodule
