// Seed: 3377557997
module module_0 (
    input supply0 id_0,
    output tri1 id_1,
    output wire id_2,
    output tri0 id_3,
    input supply0 id_4
);
  wire id_6;
  wire id_7;
  wire id_8 = id_7;
endmodule
module module_1 (
    input tri1 id_0,
    input supply1 id_1,
    output tri1 id_2,
    input supply0 id_3,
    input supply1 id_4,
    input supply0 id_5,
    output supply0 id_6,
    output uwire id_7,
    input uwire id_8,
    input supply1 id_9,
    output tri0 id_10,
    input supply0 id_11
);
  wire id_13 = id_9;
  wire id_14;
  module_0(
      id_8, id_10, id_6, id_7, id_5
  );
  assign id_6 = 1 + id_0 < {id_0{1'h0}} ? id_3 & id_8 == 1 : id_8;
  wire id_15;
endmodule
