#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri May  2 14:26:30 2025
# Process ID: 52636
# Current directory: D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.runs/synth_1
# Command line: vivado.exe -log MCU.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source MCU.tcl
# Log file: D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.runs/synth_1/MCU.vds
# Journal file: D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source MCU.tcl -notrace
Command: synth_design -top MCU -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 32132
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module APB_SlaveIntf_GPIO [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/GP_HCSR04/GP_HCSR04.sv:45]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1018.430 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'MCU' [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/MCU.sv:3]
INFO: [Synth 8-6157] synthesizing module 'rom' [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/rom.sv:3]
INFO: [Synth 8-3876] $readmem data file 'testcode.mem' is read successfully [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/rom.sv:10]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'rom' (1#1) [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/rom.sv:3]
INFO: [Synth 8-6157] synthesizing module 'RV32I_Core' [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/RV32I_Core.sv:3]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/ControlUnit.sv:5]
INFO: [Synth 8-155] case statement is not full and has no default [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/ControlUnit.sv:58]
INFO: [Synth 8-155] case statement is not full and has no default [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/ControlUnit.sv:55]
INFO: [Synth 8-155] case statement is not full and has no default [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/ControlUnit.sv:88]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (2#1) [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/ControlUnit.sv:5]
INFO: [Synth 8-6157] synthesizing module 'DataPath' [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/DataPath.sv:5]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/DataPath.sv:239]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (3#1) [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/DataPath.sv:239]
INFO: [Synth 8-6157] synthesizing module 'register' [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/DataPath.sv:204]
INFO: [Synth 8-6155] done synthesizing module 'register' (4#1) [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/DataPath.sv:204]
INFO: [Synth 8-6157] synthesizing module 'mux_2x1' [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/DataPath.sv:265]
INFO: [Synth 8-226] default block is never used [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/DataPath.sv:272]
INFO: [Synth 8-6155] done synthesizing module 'mux_2x1' (5#1) [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/DataPath.sv:265]
INFO: [Synth 8-6157] synthesizing module 'mux_5x1' [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/DataPath.sv:280]
INFO: [Synth 8-155] case statement is not full and has no default [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/DataPath.sv:291]
INFO: [Synth 8-6155] done synthesizing module 'mux_5x1' (6#1) [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/DataPath.sv:280]
INFO: [Synth 8-6157] synthesizing module 'alu' [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/DataPath.sv:167]
INFO: [Synth 8-6155] done synthesizing module 'alu' (7#1) [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/DataPath.sv:167]
INFO: [Synth 8-6157] synthesizing module 'extend' [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/DataPath.sv:301]
INFO: [Synth 8-6155] done synthesizing module 'extend' (8#1) [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/DataPath.sv:301]
INFO: [Synth 8-6157] synthesizing module 'adder' [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/DataPath.sv:231]
INFO: [Synth 8-6155] done synthesizing module 'adder' (9#1) [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/DataPath.sv:231]
INFO: [Synth 8-6157] synthesizing module 'registerEn' [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/DataPath.sv:216]
INFO: [Synth 8-6155] done synthesizing module 'registerEn' (10#1) [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/DataPath.sv:216]
INFO: [Synth 8-6155] done synthesizing module 'DataPath' (11#1) [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/DataPath.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'RV32I_Core' (12#1) [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/RV32I_Core.sv:3]
INFO: [Synth 8-6157] synthesizing module 'APB_Master' [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/APB_Master.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/APB_Master.sv:63]
INFO: [Synth 8-6157] synthesizing module 'APB_Decoder' [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/APB_Master.sv:117]
INFO: [Synth 8-155] case statement is not full and has no default [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/APB_Master.sv:125]
INFO: [Synth 8-6155] done synthesizing module 'APB_Decoder' (13#1) [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/APB_Master.sv:117]
INFO: [Synth 8-6157] synthesizing module 'APB_Mux' [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/APB_Master.sv:147]
INFO: [Synth 8-155] case statement is not full and has no default [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/APB_Master.sv:157]
INFO: [Synth 8-155] case statement is not full and has no default [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/APB_Master.sv:179]
INFO: [Synth 8-6155] done synthesizing module 'APB_Mux' (14#1) [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/APB_Master.sv:147]
INFO: [Synth 8-6155] done synthesizing module 'APB_Master' (15#1) [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/APB_Master.sv:3]
INFO: [Synth 8-6157] synthesizing module 'ram' [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/ram.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'ram' (16#1) [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/ram.sv:3]
WARNING: [Synth 8-689] width (32) of port connection 'PADDR' does not match port width (12) of module 'ram' [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/MCU.sv:58]
INFO: [Synth 8-6157] synthesizing module 'GPIO_Periph' [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/gpio.sv:3]
INFO: [Synth 8-6157] synthesizing module 'APB_SlaveIntf_GPIO' [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/GP_HCSR04/GP_HCSR04.sv:45]
ERROR: [Synth 8-27] procedural assign not supported [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/GP_HCSR04/GP_HCSR04.sv:64]
ERROR: [Synth 8-6156] failed synthesizing module 'APB_SlaveIntf_GPIO' [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/GP_HCSR04/GP_HCSR04.sv:45]
ERROR: [Synth 8-6156] failed synthesizing module 'GPIO_Periph' [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/gpio.sv:3]
ERROR: [Synth 8-6156] failed synthesizing module 'MCU' [D:/harman/HarmanSemiconAcademy_2025April_TeamProject/my_RISC-V.srcs/sources_1/MCU.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:59 ; elapsed = 00:01:00 . Memory (MB): peak = 1466.809 ; gain = 448.379
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
51 Infos, 1 Warnings, 1 Critical Warnings and 5 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Fri May  2 14:27:39 2025...
