SCHM0106

HEADER
{
 FREEID 17894
 VARIABLES
 {
  #BLOCKTABLE_FILE="#table.bde"
  #BLOCKTABLE_INCLUDED="1"
  #CELL="design"
  #DEFAULT_RANGE0="<range<index=\"0\"><name=\"bus1324\"><left=\"7\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE1="<range<index=\"0\"><name=\"bus1402\"><left=\"7\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE2="<range<index=\"0\"><name=\"bus15623\"><left=\"7\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE3="<range<index=\"0\"><name=\"bus1973\"><left=\"7\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE4="<range<index=\"0\"><name=\"bus2011\"><left=\"7\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE5="<range<index=\"0\"><name=\"bus3226\"><left=\"7\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE6="<range<index=\"0\"><name=\"bus4074\"><left=\"7\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE7="<range<index=\"0\"><name=\"bus4378\"><left=\"7\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE8="<range<index=\"0\"><name=\"bus548\"><left=\"7\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE9="<range<index=\"0\"><name=\"bus6245\"><left=\"7\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #LANGUAGE="EDIF"
  AUTHOR="a"
  COMPANY="a"
  CREATIONDATE="6/11/2024"
  PAGECOUNT="2"
  TITLE="No Title"
 }
 SYMBOL "#default" "add2" "add2"
 {
  HEADER
  {
   VARIABLES
   {
    #CUSTOM_NAME=""
    #LANGUAGE="VERILOG"
    #MODIFIED="1718206986"
    #MODIFIED_USEC="359562"
    #NAME="add2"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="bd2fc331-1fd1-486b-b05d-f1af8e6db04f"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,260,80)
    FREEID 6
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,240,80)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (146,28,235,52)
     ALIGN 6
     MARGINS (1,1)
     PARENT 2
     ORIENTATION 4
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,28,124,52)
     ALIGN 6
     MARGINS (1,1)
     PARENT 4
     ORIENTATION 4
    }
    PIN  2, 0, 0
    {
     COORD (260,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="pcIn(15:0)"
      #SIDE="right"
      #VERILOG_TYPE="wire"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="pcout(15:0)"
      #SIDE="left"
      #VERILOG_TYPE="reg"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "addImmToPC" "addImmToPC"
 {
  HEADER
  {
   VARIABLES
   {
    #CUSTOM_NAME=""
    #LANGUAGE="VERILOG"
    #MODIFIED="1718739474"
    #MODIFIED_USEC="282999"
    #NAME="addImmToPC"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="fca64eae-0151-4fb9-a238-b754eb49331d"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,280,160)
    FREEID 10
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,260,160)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (144,108,255,132)
     ALIGN 6
     MARGINS (1,1)
     PARENT 2
     ORIENTATION 4
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (182,68,255,92)
     ALIGN 6
     MARGINS (1,1)
     PARENT 4
     ORIENTATION 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (154,28,255,52)
     ALIGN 6
     MARGINS (1,1)
     PARENT 6
     ORIENTATION 4
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,108,124,132)
     ALIGN 6
     MARGINS (1,1)
     PARENT 8
     ORIENTATION 4
    }
    PIN  2, 0, 0
    {
     COORD (280,120)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="branchSignal"
      #SIDE="right"
      #VERILOG_TYPE="wire"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (280,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="pc(15:0)"
      #SIDE="right"
      #VERILOG_TYPE="wire"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (280,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="offset(15:0)"
      #SIDE="right"
      #VERILOG_TYPE="wire"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (0,120)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="pcout(15:0)"
      #SIDE="left"
      #VERILOG_TYPE="reg"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
   }
  }
 }
 SYMBOL "model" "alu" "alu"
 {
  HEADER
  {
   VARIABLES
   {
    #CUSTOM_NAME=""
    #DESCRIPTION=""
    #LANGUAGE="VERILOG"
    #MODIFIED="1719068873"
    #MODIFIED_USEC="765318"
    #NAME="alu"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="17c4d014-adfa-4f20-8816-2d32936afab9"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,260,160)
    FREEID 10
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,240,160)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,28,90,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,68,90,92)
     ALIGN 4
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,108,129,132)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (129,28,235,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 8
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="A(15:0)"
      #SIDE="left"
      #VERILOG_TYPE="wire"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="B(15:0)"
      #SIDE="left"
      #VERILOG_TYPE="wire"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,120)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="ALUOp(2:0)"
      #SIDE="left"
      #VERILOG_TYPE="wire"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (260,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="Result(15:0)"
      #SIDE="right"
      #VERILOG_TYPE="reg"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "ByteAddressableMemory" "ByteAddressableMemory"
 {
  HEADER
  {
   VARIABLES
   {
    #CUSTOM_NAME=""
    #DESCRIPTION=""
    #LANGUAGE="VERILOG"
    #MODIFIED="1718727701"
    #MODIFIED_USEC="727342"
    #NAME="ByteAddressableMemory"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="ff4b723a-706d-44cc-8c44-c358598fc93f"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,200,280)
    FREEID 16
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,180,280)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,28,50,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,68,70,92)
     ALIGN 4
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,108,146,132)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,148,138,172)
     ALIGN 4
     MARGINS (1,1)
     PARENT 8
    }
    TEXT  11, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,188,120,212)
     ALIGN 4
     MARGINS (1,1)
     PARENT 10
    }
    TEXT  13, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,228,119,252)
     ALIGN 4
     MARGINS (1,1)
     PARENT 12
    }
    TEXT  15, 0, 0
    {
     TEXT "$#NAME"
     RECT (61,28,175,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 14
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="clk"
      #SIDE="left"
      #VERILOG_TYPE="wire"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="reset"
      #SIDE="left"
      #VERILOG_TYPE="wire"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,120)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="address(15:0)"
      #SIDE="left"
      #VERILOG_TYPE="wire"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (0,160)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="data_in(15:0)"
      #SIDE="left"
      #VERILOG_TYPE="wire"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  10, 0, 0
    {
     COORD (0,200)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="mem_write"
      #SIDE="left"
      #VERILOG_TYPE="wire"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  12, 0, 0
    {
     COORD (0,240)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="mem_read"
      #SIDE="left"
      #VERILOG_TYPE="wire"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  14, 0, 0
    {
     COORD (200,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="data_out(7:0)"
      #SIDE="right"
      #VERILOG_TYPE="reg"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "branchLogic" "branchLogic"
 {
  HEADER
  {
   VARIABLES
   {
    #CUSTOM_NAME=""
    #LANGUAGE="VERILOG"
    #MODIFIED="1719068029"
    #MODIFIED_USEC="692884"
    #NAME="branchLogic"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="0b267916-e993-419e-8528-b88638ee4330"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,280,200)
    FREEID 14
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,260,200)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (149,148,255,172)
     ALIGN 6
     MARGINS (1,1)
     PARENT 2
     ORIENTATION 4
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (186,108,255,132)
     ALIGN 6
     MARGINS (1,1)
     PARENT 4
     ORIENTATION 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (187,68,255,92)
     ALIGN 6
     MARGINS (1,1)
     PARENT 6
     ORIENTATION 4
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (115,28,255,52)
     ALIGN 6
     MARGINS (1,1)
     PARENT 8
     ORIENTATION 4
    }
    TEXT  11, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,148,136,172)
     ALIGN 6
     MARGINS (1,1)
     PARENT 10
     ORIENTATION 4
    }
    TEXT  13, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,108,126,132)
     ALIGN 6
     MARGINS (1,1)
     PARENT 12
     ORIENTATION 4
    }
    PIN  2, 0, 0
    {
     COORD (280,160)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="opcode(3:0)"
      #SIDE="right"
      #VERILOG_TYPE="wire"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (280,120)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="rd(15:0)"
      #SIDE="right"
      #VERILOG_TYPE="wire"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (280,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="rs(15:0)"
      #SIDE="right"
      #VERILOG_TYPE="wire"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (280,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="immediate(15:0)"
      #SIDE="right"
      #VERILOG_TYPE="wire"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  10, 0, 0
    {
     COORD (0,160)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="branchSignal"
      #SIDE="left"
      #VERILOG_TYPE="reg"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  12, 0, 0
    {
     COORD (0,120)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="offset(15:0)"
      #SIDE="left"
      #VERILOG_TYPE="reg"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "EX_MEM" "EX_MEM"
 {
  HEADER
  {
   VARIABLES
   {
    #CUSTOM_NAME=""
    #DESCRIPTION=""
    #LANGUAGE="VERILOG"
    #MODIFIED="1719065393"
    #MODIFIED_USEC="754849"
    #NAME="EX_MEM"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="3c403043-bb25-4dff-b1bb-f93993c6f341"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,300,520)
    FREEID 44
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,280,520)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,28,50,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,68,48,92)
     ALIGN 4
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,108,163,132)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,148,143,172)
     ALIGN 4
     MARGINS (1,1)
     PARENT 8
    }
    TEXT  11, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,188,108,212)
     ALIGN 4
     MARGINS (1,1)
     PARENT 10
    }
    TEXT  13, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,228,133,252)
     ALIGN 4
     MARGINS (1,1)
     PARENT 12
    }
    TEXT  15, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,268,140,292)
     ALIGN 4
     MARGINS (1,1)
     PARENT 14
    }
    TEXT  17, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,308,119,332)
     ALIGN 4
     MARGINS (1,1)
     PARENT 16
    }
    TEXT  19, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,348,124,372)
     ALIGN 4
     MARGINS (1,1)
     PARENT 18
    }
    TEXT  21, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,388,213,412)
     ALIGN 4
     MARGINS (1,1)
     PARENT 20
    }
    TEXT  23, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,428,219,452)
     ALIGN 4
     MARGINS (1,1)
     PARENT 22
    }
    TEXT  25, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,468,67,492)
     ALIGN 4
     MARGINS (1,1)
     PARENT 24
    }
    TEXT  27, 0, 0
    {
     TEXT "$#NAME"
     RECT (155,148,275,172)
     ALIGN 4
     MARGINS (1,1)
     PARENT 26
    }
    TEXT  29, 0, 0
    {
     TEXT "$#NAME"
     RECT (148,188,275,212)
     ALIGN 4
     MARGINS (1,1)
     PARENT 28
    }
    TEXT  31, 0, 0
    {
     TEXT "$#NAME"
     RECT (149,228,275,252)
     ALIGN 4
     MARGINS (1,1)
     PARENT 30
    }
    TEXT  33, 0, 0
    {
     TEXT "$#NAME"
     RECT (150,268,275,292)
     ALIGN 4
     MARGINS (1,1)
     PARENT 32
    }
    TEXT  35, 0, 0
    {
     TEXT "$#NAME"
     RECT (129,308,275,332)
     ALIGN 4
     MARGINS (1,1)
     PARENT 34
    }
    TEXT  37, 0, 0
    {
     TEXT "$#NAME"
     RECT (134,348,275,372)
     ALIGN 4
     MARGINS (1,1)
     PARENT 36
    }
    TEXT  39, 0, 0
    {
     TEXT "$#NAME"
     RECT (125,28,275,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 38
    }
    TEXT  41, 0, 0
    {
     TEXT "$#NAME"
     RECT (145,68,275,92)
     ALIGN 4
     MARGINS (1,1)
     PARENT 40
    }
    TEXT  43, 0, 0
    {
     TEXT "$#NAME"
     RECT (180,108,275,132)
     ALIGN 4
     MARGINS (1,1)
     PARENT 42
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="clk"
      #SIDE="left"
      #VERILOG_TYPE="wire"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="rst"
      #SIDE="left"
      #VERILOG_TYPE="wire"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,120)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="alu_out_in(15:0)"
      #SIDE="left"
      #VERILOG_TYPE="wire"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (0,160)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="regB_in(15:0)"
      #SIDE="left"
      #VERILOG_TYPE="wire"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  10, 0, 0
    {
     COORD (0,200)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="rd_in(2:0)"
      #SIDE="left"
      #VERILOG_TYPE="wire"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  12, 0, 0
    {
     COORD (0,240)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="RegWrite_in"
      #SIDE="left"
      #VERILOG_TYPE="wire"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  14, 0, 0
    {
     COORD (0,280)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="MemRead_in"
      #SIDE="left"
      #VERILOG_TYPE="wire"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  16, 0, 0
    {
     COORD (0,320)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="MemWrite_in"
      #SIDE="left"
      #VERILOG_TYPE="wire"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  18, 0, 0
    {
     COORD (0,360)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="MemToReg_in"
      #SIDE="left"
      #VERILOG_TYPE="wire"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  20, 0, 0
    {
     COORD (0,400)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="EXMEM_RegWrite_in"
      #SIDE="left"
      #VERILOG_TYPE="wire"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  22, 0, 0
    {
     COORD (0,440)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="MEMWB_RegWrite_in"
      #SIDE="left"
      #VERILOG_TYPE="wire"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  24, 0, 0
    {
     COORD (0,480)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="flush"
      #SIDE="left"
      #VERILOG_TYPE="wire"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  26, 0, 0
    {
     COORD (300,160)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="RegWrite_out"
      #SIDE="right"
      #VERILOG_TYPE="reg"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  28, 0, 0
    {
     COORD (300,200)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="MemRead_out"
      #SIDE="right"
      #VERILOG_TYPE="reg"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  30, 0, 0
    {
     COORD (300,240)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="MemWrite_out"
      #SIDE="right"
      #VERILOG_TYPE="reg"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  32, 0, 0
    {
     COORD (300,280)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="MemToReg_out"
      #SIDE="right"
      #VERILOG_TYPE="reg"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  34, 0, 0
    {
     COORD (300,320)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="EXMEM_RegWrite_out"
      #SIDE="right"
      #VERILOG_TYPE="reg"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  36, 0, 0
    {
     COORD (300,360)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="MEMWB_RegWrite_out"
      #SIDE="right"
      #VERILOG_TYPE="reg"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  38, 0, 0
    {
     COORD (300,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="alu_out_out(15:0)"
      #SIDE="right"
      #VERILOG_TYPE="reg"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  40, 0, 0
    {
     COORD (300,80)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="regB_out(15:0)"
      #SIDE="right"
      #VERILOG_TYPE="reg"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  42, 0, 0
    {
     COORD (300,120)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="rd_out(2:0)"
      #SIDE="right"
      #VERILOG_TYPE="reg"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "Extender" "Extender"
 {
  HEADER
  {
   VARIABLES
   {
    #CUSTOM_NAME=""
    #DESCRIPTION=""
    #LANGUAGE="VERILOG"
    #MODIFIED="1719073733"
    #MODIFIED_USEC="881148"
    #NAME="Extender"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="717f791e-d3f3-4d82-a80e-3dadb8e425e8"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,360,200)
    FREEID 12
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,340,200)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,28,175,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,68,171,92)
     ALIGN 4
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,108,178,132)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,148,78,172)
     ALIGN 4
     MARGINS (1,1)
     PARENT 8
    }
    TEXT  11, 0, 0
    {
     TEXT "$#NAME"
     RECT (204,28,335,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 10
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="immediate_signal"
      #SIDE="left"
      #VERILOG_TYPE="wire"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="I_immediate(4:0)"
      #SIDE="left"
      #VERILOG_TYPE="wire"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,120)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="S_immediate(8:0)"
      #SIDE="left"
      #VERILOG_TYPE="wire"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (0,160)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="extOp"
      #SIDE="left"
      #VERILOG_TYPE="wire"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  10, 0, 0
    {
     COORD (360,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="extended(15:0)"
      #SIDE="right"
      #VERILOG_TYPE="reg"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "HazardForwardStallUnit" "HazardForwardStallUnit"
 {
  HEADER
  {
   VARIABLES
   {
    #CUSTOM_NAME=""
    #DESCRIPTION=""
    #LANGUAGE="VERILOG"
    #MODIFIED="1719065789"
    #MODIFIED_USEC="632582"
    #NAME="HazardForwardStallUnit"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="2f8a608a-e3a2-4321-9df7-e7c95b016008"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,320,520)
    FREEID 38
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,300,520)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,108,150,132)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,148,145,172)
     ALIGN 4
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,28,131,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,68,126,92)
     ALIGN 4
     MARGINS (1,1)
     PARENT 8
    }
    TEXT  11, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,188,140,212)
     ALIGN 4
     MARGINS (1,1)
     PARENT 10
    }
    TEXT  13, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,228,163,252)
     ALIGN 4
     MARGINS (1,1)
     PARENT 12
    }
    TEXT  15, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,268,169,292)
     ALIGN 4
     MARGINS (1,1)
     PARENT 14
    }
    TEXT  17, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,308,126,332)
     ALIGN 4
     MARGINS (1,1)
     PARENT 16
    }
    TEXT  19, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,348,160,372)
     ALIGN 4
     MARGINS (1,1)
     PARENT 18
    }
    TEXT  21, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,388,160,412)
     ALIGN 4
     MARGINS (1,1)
     PARENT 20
    }
    TEXT  23, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,428,160,452)
     ALIGN 4
     MARGINS (1,1)
     PARENT 22
    }
    TEXT  25, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,468,151,492)
     ALIGN 4
     MARGINS (1,1)
     PARENT 24
    }
    TEXT  27, 0, 0
    {
     TEXT "$#NAME"
     RECT (260,28,295,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 26
    }
    TEXT  29, 0, 0
    {
     TEXT "$#NAME"
     RECT (253,268,295,292)
     ALIGN 4
     MARGINS (1,1)
     PARENT 28
    }
    TEXT  31, 0, 0
    {
     TEXT "$#NAME"
     RECT (199,108,295,132)
     ALIGN 4
     MARGINS (1,1)
     PARENT 30
    }
    TEXT  33, 0, 0
    {
     TEXT "$#NAME"
     RECT (210,148,295,172)
     ALIGN 4
     MARGINS (1,1)
     PARENT 32
    }
    TEXT  35, 0, 0
    {
     TEXT "$#NAME"
     RECT (178,188,295,212)
     ALIGN 4
     MARGINS (1,1)
     PARENT 34
    }
    TEXT  37, 0, 0
    {
     TEXT "$#NAME"
     RECT (178,228,295,252)
     ALIGN 4
     MARGINS (1,1)
     PARENT 36
    }
    PIN  2, 0, 0
    {
     COORD (0,120)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="IDEX_rs(15:0)"
      #SIDE="left"
      #VERILOG_TYPE="wire"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (0,160)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="IDEX_rt(15:0)"
      #SIDE="left"
      #VERILOG_TYPE="wire"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="IFID_rs(2:0)"
      #SIDE="left"
      #VERILOG_TYPE="wire"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="IFID_rt(2:0)"
      #SIDE="left"
      #VERILOG_TYPE="wire"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  10, 0, 0
    {
     COORD (0,200)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="IDEX_rd(2:0)"
      #SIDE="left"
      #VERILOG_TYPE="wire"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  12, 0, 0
    {
     COORD (0,240)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="EXMEM_rd(2:0)"
      #SIDE="left"
      #VERILOG_TYPE="wire"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  14, 0, 0
    {
     COORD (0,280)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="MEMWB_rd(2:0)"
      #SIDE="left"
      #VERILOG_TYPE="wire"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  16, 0, 0
    {
     COORD (0,320)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="WB_rd(2:0)"
      #SIDE="left"
      #VERILOG_TYPE="wire"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  18, 0, 0
    {
     COORD (0,360)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="IDEX_MemRead"
      #SIDE="left"
      #VERILOG_TYPE="wire"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  20, 0, 0
    {
     COORD (0,400)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="EXMEM_RegWrite"
      #SIDE="left"
      #VERILOG_TYPE="wire"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  22, 0, 0
    {
     COORD (0,440)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="MEMWB_RegWrite"
      #SIDE="left"
      #VERILOG_TYPE="wire"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  24, 0, 0
    {
     COORD (0,480)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="WB_RegWrite"
      #SIDE="left"
      #VERILOG_TYPE="wire"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  26, 0, 0
    {
     COORD (320,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="stall"
      #SIDE="right"
      #VERILOG_TYPE="reg"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  28, 0, 0
    {
     COORD (320,280)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="flush"
      #SIDE="right"
      #VERILOG_TYPE="reg"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  30, 0, 0
    {
     COORD (320,120)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="IFID_Write"
      #SIDE="right"
      #VERILOG_TYPE="reg"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  32, 0, 0
    {
     COORD (320,160)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="PC_Write"
      #SIDE="right"
      #VERILOG_TYPE="reg"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  34, 0, 0
    {
     COORD (320,200)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="forwardA(1:0)"
      #SIDE="right"
      #VERILOG_TYPE="reg"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  36, 0, 0
    {
     COORD (320,240)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="forwardB(1:0)"
      #SIDE="right"
      #VERILOG_TYPE="reg"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "ID_EX" "ID_EX"
 {
  HEADER
  {
   VARIABLES
   {
    #CUSTOM_NAME=""
    #DESCRIPTION=""
    #LANGUAGE="VERILOG"
    #MODIFIED="1719065380"
    #MODIFIED_USEC="614250"
    #NAME="ID_EX"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="9bf7049c-ae20-442a-b29d-287184919574"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,300,680)
    FREEID 60
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,280,680)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,28,50,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,68,48,92)
     ALIGN 4
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,148,143,172)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,188,143,212)
     ALIGN 4
     MARGINS (1,1)
     PARENT 8
    }
    TEXT  11, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,228,108,252)
     ALIGN 4
     MARGINS (1,1)
     PARENT 10
    }
    TEXT  13, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,108,138,132)
     ALIGN 4
     MARGINS (1,1)
     PARENT 12
    }
    TEXT  15, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,268,133,292)
     ALIGN 4
     MARGINS (1,1)
     PARENT 14
    }
    TEXT  17, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,308,131,332)
     ALIGN 4
     MARGINS (1,1)
     PARENT 16
    }
    TEXT  19, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,348,140,372)
     ALIGN 4
     MARGINS (1,1)
     PARENT 18
    }
    TEXT  21, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,388,139,412)
     ALIGN 4
     MARGINS (1,1)
     PARENT 20
    }
    TEXT  23, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,428,149,452)
     ALIGN 4
     MARGINS (1,1)
     PARENT 22
    }
    TEXT  25, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,468,150,492)
     ALIGN 4
     MARGINS (1,1)
     PARENT 24
    }
    TEXT  27, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,508,150,532)
     ALIGN 4
     MARGINS (1,1)
     PARENT 26
    }
    TEXT  29, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,548,151,572)
     ALIGN 4
     MARGINS (1,1)
     PARENT 28
    }
    TEXT  31, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,588,149,612)
     ALIGN 4
     MARGINS (1,1)
     PARENT 30
    }
    TEXT  33, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,628,67,652)
     ALIGN 4
     MARGINS (1,1)
     PARENT 32
    }
    TEXT  35, 0, 0
    {
     TEXT "$#NAME"
     RECT (155,268,275,292)
     ALIGN 4
     MARGINS (1,1)
     PARENT 34
    }
    TEXT  37, 0, 0
    {
     TEXT "$#NAME"
     RECT (157,308,275,332)
     ALIGN 4
     MARGINS (1,1)
     PARENT 36
    }
    TEXT  39, 0, 0
    {
     TEXT "$#NAME"
     RECT (150,348,275,372)
     ALIGN 4
     MARGINS (1,1)
     PARENT 38
    }
    TEXT  41, 0, 0
    {
     TEXT "$#NAME"
     RECT (149,388,275,412)
     ALIGN 4
     MARGINS (1,1)
     PARENT 40
    }
    TEXT  43, 0, 0
    {
     TEXT "$#NAME"
     RECT (159,428,275,452)
     ALIGN 4
     MARGINS (1,1)
     PARENT 42
    }
    TEXT  45, 0, 0
    {
     TEXT "$#NAME"
     RECT (160,468,275,492)
     ALIGN 4
     MARGINS (1,1)
     PARENT 44
    }
    TEXT  47, 0, 0
    {
     TEXT "$#NAME"
     RECT (160,508,275,532)
     ALIGN 4
     MARGINS (1,1)
     PARENT 46
    }
    TEXT  49, 0, 0
    {
     TEXT "$#NAME"
     RECT (161,548,275,572)
     ALIGN 4
     MARGINS (1,1)
     PARENT 48
    }
    TEXT  51, 0, 0
    {
     TEXT "$#NAME"
     RECT (159,588,275,612)
     ALIGN 4
     MARGINS (1,1)
     PARENT 50
    }
    TEXT  53, 0, 0
    {
     TEXT "$#NAME"
     RECT (145,148,275,172)
     ALIGN 4
     MARGINS (1,1)
     PARENT 52
    }
    TEXT  55, 0, 0
    {
     TEXT "$#NAME"
     RECT (145,188,275,212)
     ALIGN 4
     MARGINS (1,1)
     PARENT 54
    }
    TEXT  57, 0, 0
    {
     TEXT "$#NAME"
     RECT (180,228,275,252)
     ALIGN 4
     MARGINS (1,1)
     PARENT 56
    }
    TEXT  59, 0, 0
    {
     TEXT "$#NAME"
     RECT (150,108,275,132)
     ALIGN 4
     MARGINS (1,1)
     PARENT 58
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="clk"
      #SIDE="left"
      #VERILOG_TYPE="wire"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="rst"
      #SIDE="left"
      #VERILOG_TYPE="wire"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,160)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="regA_in(15:0)"
      #SIDE="left"
      #VERILOG_TYPE="wire"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (0,200)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="regB_in(15:0)"
      #SIDE="left"
      #VERILOG_TYPE="wire"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  10, 0, 0
    {
     COORD (0,240)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="rd_in(2:0)"
      #SIDE="left"
      #VERILOG_TYPE="wire"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  12, 0, 0
    {
     COORD (0,120)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="imm_in(15:0)"
      #SIDE="left"
      #VERILOG_TYPE="wire"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  14, 0, 0
    {
     COORD (0,280)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="RegWrite_in"
      #SIDE="left"
      #VERILOG_TYPE="wire"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  16, 0, 0
    {
     COORD (0,320)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="ALUSrcB_in"
      #SIDE="left"
      #VERILOG_TYPE="wire"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  18, 0, 0
    {
     COORD (0,360)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="MemRead_in"
      #SIDE="left"
      #VERILOG_TYPE="wire"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  20, 0, 0
    {
     COORD (0,400)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="MemWrite_in"
      #SIDE="left"
      #VERILOG_TYPE="wire"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  22, 0, 0
    {
     COORD (0,440)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="MemToReg_in"
      #SIDE="left"
      #VERILOG_TYPE="wire"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  24, 0, 0
    {
     COORD (0,480)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="IDEX_MemRead_in"
      #SIDE="left"
      #VERILOG_TYPE="wire"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  26, 0, 0
    {
     COORD (0,520)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="EXMEM_RegWrite_in"
      #SIDE="left"
      #VERILOG_TYPE="wire"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  28, 0, 0
    {
     COORD (0,560)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="MEMWB_RegWrite_in"
      #SIDE="left"
      #VERILOG_TYPE="wire"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  30, 0, 0
    {
     COORD (0,600)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="ALUOp_in(2:0)"
      #SIDE="left"
      #VERILOG_TYPE="wire"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  32, 0, 0
    {
     COORD (0,640)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="flush"
      #SIDE="left"
      #VERILOG_TYPE="wire"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  34, 0, 0
    {
     COORD (300,280)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="RegWrite_out"
      #SIDE="right"
      #VERILOG_TYPE="reg"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  36, 0, 0
    {
     COORD (300,320)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="ALUSrcB_out"
      #SIDE="right"
      #VERILOG_TYPE="reg"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  38, 0, 0
    {
     COORD (300,360)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="MemRead_out"
      #SIDE="right"
      #VERILOG_TYPE="reg"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  40, 0, 0
    {
     COORD (300,400)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="MemWrite_out"
      #SIDE="right"
      #VERILOG_TYPE="reg"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  42, 0, 0
    {
     COORD (300,440)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="MemToReg_out"
      #SIDE="right"
      #VERILOG_TYPE="reg"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  44, 0, 0
    {
     COORD (300,480)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="IDEX_MemRead_out"
      #SIDE="right"
      #VERILOG_TYPE="reg"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  46, 0, 0
    {
     COORD (300,520)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="EXMEM_RegWrite_out"
      #SIDE="right"
      #VERILOG_TYPE="reg"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  48, 0, 0
    {
     COORD (300,560)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="MEMWB_RegWrite_out"
      #SIDE="right"
      #VERILOG_TYPE="reg"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  50, 0, 0
    {
     COORD (300,600)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="ALUOp_out(2:0)"
      #SIDE="right"
      #VERILOG_TYPE="reg"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  52, 0, 0
    {
     COORD (300,160)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="regA_out(15:0)"
      #SIDE="right"
      #VERILOG_TYPE="reg"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  54, 0, 0
    {
     COORD (300,200)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="regB_out(15:0)"
      #SIDE="right"
      #VERILOG_TYPE="reg"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  56, 0, 0
    {
     COORD (300,240)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="rd_out(2:0)"
      #SIDE="right"
      #VERILOG_TYPE="reg"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  58, 0, 0
    {
     COORD (300,120)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="imm_out(15:0)"
      #SIDE="right"
      #VERILOG_TYPE="reg"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "IF_ID" "IF_ID"
 {
  HEADER
  {
   VARIABLES
   {
    #CUSTOM_NAME=""
    #DESCRIPTION=""
    #GENERIC0="OPCODE_WIDTH = 4"
    #GENERIC1="REG_WIDTH = 3"
    #GENERIC2="I_IMM_WIDTH = 5"
    #GENERIC3="S_IMM_WIDTH = 9"
    #GENERIC4="JMP_OFFSET_WIDTH = 12"
    #LANGUAGE="VERILOG"
    #MODIFIED="1719065565"
    #MODIFIED_USEC="761785"
    #NAME="IF_ID"
    #PRAGMED_GENERICS="OPCODE_WIDTH;REG_WIDTH;I_IMM_WIDTH;S_IMM_WIDTH;JMP_OFFSET_WIDTH"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="5f7b91f1-e113-4fca-aec2-bb91241f5a01"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,440,520)
    FREEID 44
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,420,520)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,468,84,492)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,28,50,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,68,48,92)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,108,231,132)
     ALIGN 4
     MARGINS (1,1)
     PARENT 8
    }
    TEXT  11, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,148,214,172)
     ALIGN 4
     MARGINS (1,1)
     PARENT 10
    }
    TEXT  13, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,188,187,212)
     ALIGN 4
     MARGINS (1,1)
     PARENT 12
    }
    TEXT  15, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,228,182,252)
     ALIGN 4
     MARGINS (1,1)
     PARENT 14
    }
    TEXT  17, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,268,204,292)
     ALIGN 4
     MARGINS (1,1)
     PARENT 16
    }
    TEXT  19, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,308,319,332)
     ALIGN 4
     MARGINS (1,1)
     PARENT 18
    }
    TEXT  21, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,348,315,372)
     ALIGN 4
     MARGINS (1,1)
     PARENT 20
    }
    TEXT  23, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,388,101,412)
     ALIGN 4
     MARGINS (1,1)
     PARENT 22
    }
    TEXT  25, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,428,162,452)
     ALIGN 4
     MARGINS (1,1)
     PARENT 24
    }
    TEXT  27, 0, 0
    {
     TEXT "$#NAME"
     RECT (292,348,415,372)
     ALIGN 4
     MARGINS (1,1)
     PARENT 26
    }
    TEXT  29, 0, 0
    {
     TEXT "$#NAME"
     RECT (107,28,415,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 28
    }
    TEXT  31, 0, 0
    {
     TEXT "$#NAME"
     RECT (197,68,415,92)
     ALIGN 4
     MARGINS (1,1)
     PARENT 30
    }
    TEXT  33, 0, 0
    {
     TEXT "$#NAME"
     RECT (241,108,415,132)
     ALIGN 4
     MARGINS (1,1)
     PARENT 32
    }
    TEXT  35, 0, 0
    {
     TEXT "$#NAME"
     RECT (224,148,415,172)
     ALIGN 4
     MARGINS (1,1)
     PARENT 34
    }
    TEXT  37, 0, 0
    {
     TEXT "$#NAME"
     RECT (197,188,415,212)
     ALIGN 4
     MARGINS (1,1)
     PARENT 36
    }
    TEXT  39, 0, 0
    {
     TEXT "$#NAME"
     RECT (192,228,415,252)
     ALIGN 4
     MARGINS (1,1)
     PARENT 38
    }
    TEXT  41, 0, 0
    {
     TEXT "$#NAME"
     RECT (214,268,415,292)
     ALIGN 4
     MARGINS (1,1)
     PARENT 40
    }
    TEXT  43, 0, 0
    {
     TEXT "$#NAME"
     RECT (329,308,415,332)
     ALIGN 4
     MARGINS (1,1)
     PARENT 42
    }
    PIN  2, 0, 0
    {
     COORD (0,480)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="IFIDwr"
      #SIDE="left"
      #VERILOG_TYPE="wire"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="clk"
      #SIDE="left"
      #VERILOG_TYPE="wire"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="rst"
      #SIDE="left"
      #VERILOG_TYPE="wire"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (0,120)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="opcode_in(OPCODE_WIDTH-1:0)"
      #SIDE="left"
      #VERILOG_TYPE="wire"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  10, 0, 0
    {
     COORD (0,160)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="rd_in(REG_WIDTH-1:0)"
      #SIDE="left"
      #VERILOG_TYPE="wire"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  12, 0, 0
    {
     COORD (0,200)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="rs1_in(REG_WIDTH-1:0)"
      #SIDE="left"
      #VERILOG_TYPE="wire"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  14, 0, 0
    {
     COORD (0,240)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="rs2_in(REG_WIDTH-1:0)"
      #SIDE="left"
      #VERILOG_TYPE="wire"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  16, 0, 0
    {
     COORD (0,280)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="I_immediate_in(I_IMM_WIDTH-1:0)"
      #SIDE="left"
      #VERILOG_TYPE="wire"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  18, 0, 0
    {
     COORD (0,320)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="S_immediate_in(S_IMM_WIDTH-1:0)"
      #SIDE="left"
      #VERILOG_TYPE="wire"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  20, 0, 0
    {
     COORD (0,360)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="jmp_offset_in(JMP_OFFSET_WIDTH-1:0)"
      #SIDE="left"
      #VERILOG_TYPE="wire"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  22, 0, 0
    {
     COORD (0,400)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="mode_in"
      #SIDE="left"
      #VERILOG_TYPE="wire"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  24, 0, 0
    {
     COORD (0,440)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="currentPC(15:0)"
      #SIDE="left"
      #VERILOG_TYPE="wire"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  26, 0, 0
    {
     COORD (440,360)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="currentPCout(15:0)"
      #SIDE="right"
      #VERILOG_TYPE="reg"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  28, 0, 0
    {
     COORD (440,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="opcode_out(OPCODE_WIDTH-1:0)"
      #SIDE="right"
      #VERILOG_TYPE="reg"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  30, 0, 0
    {
     COORD (440,80)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="rd_out(REG_WIDTH-1:0)"
      #SIDE="right"
      #VERILOG_TYPE="reg"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  32, 0, 0
    {
     COORD (440,120)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="rs1_out(REG_WIDTH-1:0)"
      #SIDE="right"
      #VERILOG_TYPE="reg"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  34, 0, 0
    {
     COORD (440,160)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="rs2_out(REG_WIDTH-1:0)"
      #SIDE="right"
      #VERILOG_TYPE="reg"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  36, 0, 0
    {
     COORD (440,200)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="I_immediate_out(I_IMM_WIDTH-1:0)"
      #SIDE="right"
      #VERILOG_TYPE="reg"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  38, 0, 0
    {
     COORD (440,240)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="S_immediate_out(S_IMM_WIDTH-1:0)"
      #SIDE="right"
      #VERILOG_TYPE="reg"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  40, 0, 0
    {
     COORD (440,280)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="jmp_offset_out(JMP_OFFSET_WIDTH-1:0)"
      #SIDE="right"
      #VERILOG_TYPE="reg"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  42, 0, 0
    {
     COORD (440,320)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="mode_out"
      #SIDE="right"
      #VERILOG_TYPE="reg"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "InstructionMemory" "InstructionMemory"
 {
  HEADER
  {
   VARIABLES
   {
    #CUSTOM_NAME=""
    #LANGUAGE="VERILOG"
    #MODIFIED="1718124252"
    #MODIFIED_USEC="827461"
    #NAME="InstructionMemory"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="d55bbef7-ca7e-4ae4-bdde-42e390da0ff6"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,240,120)
    FREEID 10
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,220,120)
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,48,98,72)
     ALIGN 4
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (78,28,215,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    PIN  4, 0, 0
    {
     COORD (0,60)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="pc(15:0)"
      #SIDE="left"
      #VERILOG_TYPE="wire"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (240,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="instruction(15:0)"
      #SIDE="right"
      #VERILOG_TYPE="reg"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "instruction_decoder" "instruction_decoder"
 {
  HEADER
  {
   VARIABLES
   {
    #CUSTOM_NAME=""
    #DESCRIPTION=""
    #GENERIC0="OPCODE_WIDTH = 4"
    #GENERIC1="REG_WIDTH = 3"
    #GENERIC2="I_IMM_WIDTH = 5"
    #GENERIC3="S_IMM_WIDTH = 9"
    #GENERIC4="JMP_OFFSET_WIDTH = 12"
    #LANGUAGE="VERILOG"
    #MODIFIED="1719066908"
    #MODIFIED_USEC="742660"
    #NAME="instruction_decoder"
    #PRAGMED_GENERICS="OPCODE_WIDTH;REG_WIDTH;I_IMM_WIDTH;S_IMM_WIDTH;JMP_OFFSET_WIDTH"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="9e86271d-31d2-4dad-b224-8a353f8f7746"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,420,400)
    FREEID 24
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,400,400)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,28,162,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,88,162,112)
     ALIGN 4
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (232,348,395,372)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (149,28,420,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 8
    }
    TEXT  11, 0, 0
    {
     TEXT "$#NAME"
     RECT (214,68,395,92)
     ALIGN 4
     MARGINS (1,1)
     PARENT 10
    }
    TEXT  13, 0, 0
    {
     TEXT "$#NAME"
     RECT (204,108,395,132)
     ALIGN 4
     MARGINS (1,1)
     PARENT 12
    }
    TEXT  15, 0, 0
    {
     TEXT "$#NAME"
     RECT (204,148,395,172)
     ALIGN 4
     MARGINS (1,1)
     PARENT 14
    }
    TEXT  17, 0, 0
    {
     TEXT "$#NAME"
     RECT (115,188,395,212)
     ALIGN 4
     MARGINS (1,1)
     PARENT 16
    }
    TEXT  19, 0, 0
    {
     TEXT "$#NAME"
     RECT (101,228,395,252)
     ALIGN 4
     MARGINS (1,1)
     PARENT 18
    }
    TEXT  21, 0, 0
    {
     TEXT "$#NAME"
     RECT (56,268,395,292)
     ALIGN 4
     MARGINS (1,1)
     PARENT 20
    }
    TEXT  23, 0, 0
    {
     TEXT "$#NAME"
     RECT (344,308,395,332)
     ALIGN 4
     MARGINS (1,1)
     PARENT 22
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="instruction(15:0)"
      #SIDE="left"
      #VERILOG_TYPE="wire"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (0,100)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="currentPC(15:0)"
      #SIDE="left"
      #VERILOG_TYPE="wire"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (420,360)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="currentPCout(15:0)"
      #SIDE="right"
      #VERILOG_TYPE="reg"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (420,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="opcode(OPCODE_WIDTH-1:0)"
      #SIDE="right"
      #VERILOG_TYPE="reg"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  10, 0, 0
    {
     COORD (420,80)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="rd(REG_WIDTH-1:0)"
      #SIDE="right"
      #VERILOG_TYPE="reg"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  12, 0, 0
    {
     COORD (420,120)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="rs1(REG_WIDTH-1:0)"
      #SIDE="right"
      #VERILOG_TYPE="reg"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  14, 0, 0
    {
     COORD (420,160)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="rs2(REG_WIDTH-1:0)"
      #SIDE="right"
      #VERILOG_TYPE="reg"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  16, 0, 0
    {
     COORD (420,200)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="I_immediate(I_IMM_WIDTH-1:0)"
      #SIDE="right"
      #VERILOG_TYPE="reg"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  18, 0, 0
    {
     COORD (420,240)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="S_immediate(S_IMM_WIDTH-1:0)"
      #SIDE="right"
      #VERILOG_TYPE="reg"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  20, 0, 0
    {
     COORD (420,280)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="jmp_offset(JMP_OFFSET_WIDTH-1:0)"
      #SIDE="right"
      #VERILOG_TYPE="reg"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  22, 0, 0
    {
     COORD (420,320)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="mode"
      #SIDE="right"
      #VERILOG_TYPE="reg"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "jumpLogic" "jumpLogic"
 {
  HEADER
  {
   VARIABLES
   {
    #CUSTOM_NAME=""
    #DESCRIPTION=""
    #LANGUAGE="VERILOG"
    #MODIFIED="1718736118"
    #MODIFIED_USEC="521"
    #NAME="jumpLogic"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="e01351ff-e833-46a5-a54f-4dd96f47e0b0"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,300,180)
    FREEID 12
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,20,280,180)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (202,88,275,112)
     ALIGN 6
     MARGINS (1,1)
     PARENT 2
     ORIENTATION 4
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (129,48,275,72)
     ALIGN 6
     MARGINS (1,1)
     PARENT 4
     ORIENTATION 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (88,25,112,90)
     ALIGN 1
     MARGINS (1,1)
     PARENT 6
     ORIENTATION 5
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,128,173,152)
     ALIGN 6
     MARGINS (1,1)
     PARENT 8
     ORIENTATION 4
    }
    PIN  2, 0, 0
    {
     COORD (300,100)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="pc(15:0)"
      #SIDE="right"
      #VERILOG_TYPE="wire"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (300,60)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="jumpOffset(11:0)"
      #SIDE="right"
      #VERILOG_TYPE="wire"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (100,0)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="jumpSignal"
      #SIDE="top"
      #VERILOG_TYPE="wire"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (0,20) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (0,140)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="jumpTarget(15:0)"
      #SIDE="left"
      #VERILOG_TYPE="reg"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "MEM_WB" "MEM_WB"
 {
  HEADER
  {
   VARIABLES
   {
    #CUSTOM_NAME=""
    #DESCRIPTION=""
    #LANGUAGE="VERILOG"
    #MODIFIED="1719065405"
    #MODIFIED_USEC="482085"
    #NAME="MEM_WB"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="f1a2e6fd-fe49-4516-8313-7baad52ec768"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,280,320)
    FREEID 24
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,260,320)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,28,50,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,68,48,92)
     ALIGN 4
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,108,113,132)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,148,108,172)
     ALIGN 4
     MARGINS (1,1)
     PARENT 8
    }
    TEXT  11, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,188,133,212)
     ALIGN 4
     MARGINS (1,1)
     PARENT 10
    }
    TEXT  13, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,228,141,252)
     ALIGN 4
     MARGINS (1,1)
     PARENT 12
    }
    TEXT  15, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,268,67,292)
     ALIGN 4
     MARGINS (1,1)
     PARENT 14
    }
    TEXT  17, 0, 0
    {
     TEXT "$#NAME"
     RECT (143,188,255,212)
     ALIGN 4
     MARGINS (1,1)
     PARENT 16
    }
    TEXT  19, 0, 0
    {
     TEXT "$#NAME"
     RECT (151,228,255,252)
     ALIGN 4
     MARGINS (1,1)
     PARENT 18
    }
    TEXT  21, 0, 0
    {
     TEXT "$#NAME"
     RECT (130,148,255,172)
     ALIGN 4
     MARGINS (1,1)
     PARENT 20
    }
    TEXT  23, 0, 0
    {
     TEXT "$#NAME"
     RECT (160,68,255,92)
     ALIGN 4
     MARGINS (1,1)
     PARENT 22
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="clk"
      #SIDE="left"
      #VERILOG_TYPE="wire"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="rst"
      #SIDE="left"
      #VERILOG_TYPE="wire"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,120)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="data(15:0)"
      #SIDE="left"
      #VERILOG_TYPE="wire"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (0,160)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="rd_in(2:0)"
      #SIDE="left"
      #VERILOG_TYPE="wire"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  10, 0, 0
    {
     COORD (0,200)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="RegWrite_in"
      #SIDE="left"
      #VERILOG_TYPE="wire"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  12, 0, 0
    {
     COORD (0,240)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="MEMWB_RegWrite_in"
      #SIDE="left"
      #VERILOG_TYPE="wire"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  14, 0, 0
    {
     COORD (0,280)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="flush"
      #SIDE="left"
      #VERILOG_TYPE="wire"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  16, 0, 0
    {
     COORD (280,200)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="RegWrite_out"
      #SIDE="right"
      #VERILOG_TYPE="reg"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  18, 0, 0
    {
     COORD (280,240)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="MEMWB_RegWrite_out"
      #SIDE="right"
      #VERILOG_TYPE="reg"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  20, 0, 0
    {
     COORD (280,160)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="data_out(15:0)"
      #SIDE="right"
      #VERILOG_TYPE="reg"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  22, 0, 0
    {
     COORD (280,80)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="rd_out(2:0)"
      #SIDE="right"
      #VERILOG_TYPE="reg"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
   }
  }
 }
 SYMBOL "model" "MUX2to1" "MUX2to1"
 {
  HEADER
  {
   VARIABLES
   {
    #CUSTOM_NAME=""
    #DESCRIPTION=""
    #LANGUAGE="VERILOG"
    #MODIFIED="1718727412"
    #MODIFIED_USEC="472838"
    #NAME="MUX2to1"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="59a533ea-e648-450d-9e7f-a0e5b1de6979"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,220,160)
    FREEID 10
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,200,160)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,28,102,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,68,102,92)
     ALIGN 4
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,108,52,132)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (117,28,195,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 8
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="in0(15:0)"
      #SIDE="left"
      #VERILOG_TYPE="wire"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="in1(15:0)"
      #SIDE="left"
      #VERILOG_TYPE="wire"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,120)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="sel"
      #SIDE="left"
      #VERILOG_TYPE="wire"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (220,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="out(15:0)"
      #SIDE="right"
      #VERILOG_TYPE="reg"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "MUX4to1" "MUX4to1"
 {
  HEADER
  {
   VARIABLES
   {
    #CUSTOM_NAME=""
    #LANGUAGE="VERILOG"
    #MODIFIED="1718142009"
    #MODIFIED_USEC="438575"
    #NAME="MUX4to1"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="792e6e09-635e-4ab4-a02f-ab5577f05393"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,220,240)
    FREEID 14
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,200,240)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,28,102,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,68,102,92)
     ALIGN 4
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,108,102,132)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,148,102,172)
     ALIGN 4
     MARGINS (1,1)
     PARENT 8
    }
    TEXT  11, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,188,91,212)
     ALIGN 4
     MARGINS (1,1)
     PARENT 10
    }
    TEXT  13, 0, 0
    {
     TEXT "$#NAME"
     RECT (117,28,195,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 12
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="in0(15:0)"
      #SIDE="left"
      #VERILOG_TYPE="wire"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="in1(15:0)"
      #SIDE="left"
      #VERILOG_TYPE="wire"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,120)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="in2(15:0)"
      #SIDE="left"
      #VERILOG_TYPE="wire"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (0,160)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="in3(15:0)"
      #SIDE="left"
      #VERILOG_TYPE="wire"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  10, 0, 0
    {
     COORD (0,200)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="sel(1:0)"
      #SIDE="left"
      #VERILOG_TYPE="wire"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  12, 0, 0
    {
     COORD (220,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="out(15:0)"
      #SIDE="right"
      #VERILOG_TYPE="reg"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "mux2x1Rd" "mux2x1Rd"
 {
  HEADER
  {
   VARIABLES
   {
    #CUSTOM_NAME=""
    #LANGUAGE="VERILOG"
    #MODIFIED="1718726774"
    #MODIFIED_USEC="481156"
    #NAME="mux2x1Rd"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="ba13b1b3-c781-466d-bb71-57b1535c0057"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,260,160)
    FREEID 10
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,240,160)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,28,83,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,68,83,92)
     ALIGN 4
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,108,52,132)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (107,28,235,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 8
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="r1(2:0)"
      #SIDE="left"
      #VERILOG_TYPE="wire"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="r2(2:0)"
      #SIDE="left"
      #VERILOG_TYPE="wire"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,120)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="sel"
      #SIDE="left"
      #VERILOG_TYPE="wire"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (260,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="selectedR(2:0)"
      #SIDE="right"
      #VERILOG_TYPE="reg"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "PCReg" "PCReg"
 {
  HEADER
  {
   VARIABLES
   {
    #CUSTOM_NAME=""
    #DESCRIPTION=""
    #LANGUAGE="VERILOG"
    #MODIFIED="1718800646"
    #MODIFIED_USEC="277373"
    #NAME="PCReg"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="bd0a5da5-f673-4deb-9fe9-b72082cc49e0"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,180,200)
    FREEID 12
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,160,200)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,28,50,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,68,133,92)
     ALIGN 4
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,108,48,132)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,148,93,172)
     ALIGN 4
     MARGINS (1,1)
     PARENT 8
    }
    TEXT  11, 0, 0
    {
     TEXT "$#NAME"
     RECT (82,28,155,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 10
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="clk"
      #SIDE="left"
      #VERILOG_TYPE="wire"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="pc_nxt(15:0)"
      #SIDE="left"
      #VERILOG_TYPE="wire"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,120)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="rst"
      #SIDE="left"
      #VERILOG_TYPE="wire"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (0,160)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="PCwrite"
      #SIDE="left"
      #VERILOG_TYPE="wire"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  10, 0, 0
    {
     COORD (180,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="pc(15:0)"
      #SIDE="right"
      #VERILOG_TYPE="reg"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
   }
  }
 }
 SYMBOL "model" "register_file" "register_file"
 {
  HEADER
  {
   VARIABLES
   {
    #CUSTOM_NAME=""
    #DESCRIPTION=""
    #GENERIC0="REG_WIDTH = 3"
    #GENERIC1="DATA_WIDTH = 16"
    #GENERIC2="NUM_REGS = 8"
    #LANGUAGE="VERILOG"
    #MODIFIED="1718997308"
    #MODIFIED_USEC="286466"
    #NAME="register_file"
    #PRAGMED_GENERICS="REG_WIDTH;DATA_WIDTH;NUM_REGS"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="1c9b2ae2-0f6c-403e-b060-663451e88a27"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,400,400)
    FREEID 24
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,380,380)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,28,50,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,68,48,92)
     ALIGN 4
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,268,162,292)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (270,108,375,132)
     ALIGN 4
     MARGINS (1,1)
     PARENT 8
    }
    TEXT  11, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,108,206,132)
     ALIGN 4
     MARGINS (1,1)
     PARENT 10
    }
    TEXT  13, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,148,216,172)
     ALIGN 4
     MARGINS (1,1)
     PARENT 12
    }
    TEXT  15, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,188,216,212)
     ALIGN 4
     MARGINS (1,1)
     PARENT 14
    }
    TEXT  17, 0, 0
    {
     TEXT "$#NAME"
     RECT (270,200,291,375)
     ALIGN 9
     MARGINS (1,1)
     PARENT 16
     FONT (7,0,0,400,0,1,0,"Arial")
     ORIENTATION 8
    }
    TEXT  19, 0, 0
    {
     TEXT "$#NAME"
     RECT (68,280,92,360)
     ALIGN 9
     MARGINS (1,1)
     PARENT 18
     ORIENTATION 8
    }
    TEXT  21, 0, 0
    {
     TEXT "$#NAME"
     RECT (105,28,375,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 20
    }
    TEXT  23, 0, 0
    {
     TEXT "$#NAME"
     RECT (105,68,375,92)
     ALIGN 4
     MARGINS (1,1)
     PARENT 22
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="clk"
      #SIDE="left"
      #VERILOG_TYPE="wire"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="rst"
      #SIDE="left"
      #VERILOG_TYPE="wire"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,280)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="currentPC(15:0)"
      #SIDE="left"
      #VERILOG_TYPE="wire"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (400,120)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="PCout(15:0)"
      #SIDE="right"
      #VERILOG_TYPE="reg"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  10, 0, 0
    {
     COORD (0,120)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="rd(REG_WIDTH-1:0)"
      #SIDE="left"
      #VERILOG_TYPE="wire"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  12, 0, 0
    {
     COORD (0,160)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="rs1(REG_WIDTH-1:0)"
      #SIDE="left"
      #VERILOG_TYPE="wire"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  14, 0, 0
    {
     COORD (0,200)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="rs2(REG_WIDTH-1:0)"
      #SIDE="left"
      #VERILOG_TYPE="wire"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  16, 0, 0
    {
     COORD (280,400)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="write_data(DATA_WIDTH-1:0)"
      #SIDE="bottom"
      #VERILOG_TYPE="wire"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (0,-20) )
     }
    }
    PIN  18, 0, 0
    {
     COORD (80,400)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="reg_write"
      #SIDE="bottom"
      #VERILOG_TYPE="wire"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (0,-20) )
     }
    }
    PIN  20, 0, 0
    {
     COORD (400,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="read_data1(DATA_WIDTH-1:0)"
      #SIDE="right"
      #VERILOG_TYPE="reg"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  22, 0, 0
    {
     COORD (400,80)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="read_data2(DATA_WIDTH-1:0)"
      #SIDE="right"
      #VERILOG_TYPE="reg"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "returnLogic" "returnLogic"
 {
  HEADER
  {
   VARIABLES
   {
    #CUSTOM_NAME=""
    #DESCRIPTION=""
    #LANGUAGE="VERILOG"
    #MODIFIED="1718804846"
    #MODIFIED_USEC="967756"
    #NAME="returnLogic"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="42b0b0a9-56b6-4b85-bfb5-c3a611e742a4"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,300,160)
    FREEID 10
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,280,160)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (148,108,275,132)
     ALIGN 6
     MARGINS (1,1)
     PARENT 2
     ORIENTATION 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (180,28,275,52)
     ALIGN 6
     MARGINS (1,1)
     PARENT 4
     ORIENTATION 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,68,173,92)
     ALIGN 6
     MARGINS (1,1)
     PARENT 6
     ORIENTATION 4
    }
    PIN  2, 0, 0
    {
     COORD (300,120)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="returnPC(15:0)"
      #SIDE="right"
      #VERILOG_TYPE="wire"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (300,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="jumpSignal"
      #SIDE="right"
      #VERILOG_TYPE="wire"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="jumpTarget(15:0)"
      #SIDE="left"
      #VERILOG_TYPE="reg"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "signalsControlUnit" "signalsControlUnit"
 {
  HEADER
  {
   VARIABLES
   {
    #CUSTOM_NAME=""
    #DESCRIPTION=""
    #LANGUAGE="VERILOG"
    #MODIFIED="1719068919"
    #MODIFIED_USEC="610727"
    #NAME="signalsControlUnit"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="2f7303ea-a792-44db-871f-6c2c26535fa7"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (20,0,800,280)
    FREEID 36
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,20,780,260)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (88,149,112,255)
     ALIGN 9
     MARGINS (1,1)
     PARENT 2
     ORIENTATION 8
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (128,204,152,255)
     ALIGN 9
     MARGINS (1,1)
     PARENT 4
     ORIENTATION 8
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (740,168,775,192)
     ALIGN 6
     MARGINS (1,1)
     PARENT 6
     ORIENTATION 2
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (88,25,112,78)
     ALIGN 9
     MARGINS (1,1)
     PARENT 8
     ORIENTATION 8
    }
    TEXT  11, 0, 0
    {
     TEXT "$#NAME"
     RECT (128,25,152,122)
     ALIGN 1
     MARGINS (1,1)
     PARENT 10
     ORIENTATION 5
    }
    TEXT  13, 0, 0
    {
     TEXT "$#NAME"
     RECT (208,25,232,92)
     ALIGN 9
     MARGINS (1,1)
     PARENT 12
     ORIENTATION 8
    }
    TEXT  15, 0, 0
    {
     TEXT "$#NAME"
     RECT (248,25,272,108)
     ALIGN 9
     MARGINS (1,1)
     PARENT 14
     ORIENTATION 8
    }
    TEXT  17, 0, 0
    {
     TEXT "$#NAME"
     RECT (328,25,352,106)
     ALIGN 1
     MARGINS (1,1)
     PARENT 16
     ORIENTATION 5
    }
    TEXT  19, 0, 0
    {
     TEXT "$#NAME"
     RECT (368,25,392,129)
     ALIGN 9
     MARGINS (1,1)
     PARENT 18
     ORIENTATION 8
    }
    TEXT  21, 0, 0
    {
     TEXT "$#NAME"
     RECT (448,25,472,115)
     ALIGN 9
     MARGINS (1,1)
     PARENT 20
     ORIENTATION 8
    }
    TEXT  23, 0, 0
    {
     TEXT "$#NAME"
     RECT (488,25,512,114)
     ALIGN 9
     MARGINS (1,1)
     PARENT 22
     ORIENTATION 8
    }
    TEXT  25, 0, 0
    {
     TEXT "$#NAME"
     RECT (528,25,552,128)
     ALIGN 9
     MARGINS (1,1)
     PARENT 24
     ORIENTATION 8
    }
    TEXT  27, 0, 0
    {
     TEXT "$#NAME"
     RECT (568,25,592,74)
     ALIGN 9
     MARGINS (1,1)
     PARENT 26
     ORIENTATION 8
    }
    TEXT  29, 0, 0
    {
     TEXT "$#NAME"
     RECT (48,43,72,158)
     ALIGN 9
     MARGINS (1,1)
     PARENT 28
     ORIENTATION 6
    }
    TEXT  31, 0, 0
    {
     TEXT "$#NAME"
     RECT (628,28,775,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 30
    }
    TEXT  33, 0, 0
    {
     TEXT "$#NAME"
     RECT (612,68,775,92)
     ALIGN 4
     MARGINS (1,1)
     PARENT 32
    }
    TEXT  35, 0, 0
    {
     TEXT "$#NAME"
     RECT (606,108,775,132)
     ALIGN 4
     MARGINS (1,1)
     PARENT 34
    }
    PIN  2, 0, 0
    {
     COORD (100,280)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="opcode(3:0)"
      #SIDE="bottom"
      #VERILOG_TYPE="wire"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (0,-20) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (140,280)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="mode"
      #SIDE="bottom"
      #VERILOG_TYPE="wire"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (0,-20) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (800,180)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="stall"
      #SIDE="right"
      #VERILOG_TYPE="wire"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (100,0)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="extOp"
      #SIDE="top"
      #VERILOG_TYPE="reg"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (0,20) )
     }
    }
    PIN  10, 0, 0
    {
     COORD (140,0)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="PCSrc(1:0)"
      #SIDE="top"
      #VERILOG_TYPE="reg"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (1,20) )
     }
    }
    PIN  12, 0, 0
    {
     COORD (220,0)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="RegDst"
      #SIDE="top"
      #VERILOG_TYPE="reg"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (0,20) )
     }
    }
    PIN  14, 0, 0
    {
     COORD (260,0)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="RegWrite"
      #SIDE="top"
      #VERILOG_TYPE="reg"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (0,20) )
     }
    }
    PIN  16, 0, 0
    {
     COORD (340,0)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="ALUSrcB"
      #SIDE="top"
      #VERILOG_TYPE="reg"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (1,20) )
     }
    }
    PIN  18, 0, 0
    {
     COORD (380,0)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="ALUOp(2:0)"
      #SIDE="top"
      #VERILOG_TYPE="reg"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (0,20) )
     }
    }
    PIN  20, 0, 0
    {
     COORD (460,0)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="MemRead"
      #SIDE="top"
      #VERILOG_TYPE="reg"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (0,20) )
     }
    }
    PIN  22, 0, 0
    {
     COORD (500,0)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="MemWrite"
      #SIDE="top"
      #VERILOG_TYPE="reg"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (0,20) )
     }
    }
    PIN  24, 0, 0
    {
     COORD (540,0)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="MemToReg"
      #SIDE="top"
      #VERILOG_TYPE="reg"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (0,20) )
     }
    }
    PIN  26, 0, 0
    {
     COORD (580,0)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="Jump"
      #SIDE="top"
      #VERILOG_TYPE="reg"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (0,20) )
     }
    }
    PIN  28, 0, 0
    {
     COORD (60,0)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="immediateType"
      #SIDE="top"
      #VERILOG_TYPE="reg"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (0,20) )
     }
    }
    PIN  30, 0, 0
    {
     COORD (800,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="IDEX_MemRead"
      #SIDE="right"
      #VERILOG_TYPE="reg"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  32, 0, 0
    {
     COORD (800,80)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="EXMEM_RegWrite"
      #SIDE="right"
      #VERILOG_TYPE="reg"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  34, 0, 0
    {
     COORD (800,120)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="MEMWB_RegWrite"
      #SIDE="right"
      #VERILOG_TYPE="reg"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
   }
  }
 }
}

PAGE ""
{
 PAGEHEADER
 {
  PAGESIZE (8000,3000)
  MARGINS (200,200,200,200)
  RECT (0,0,100,200)
  VARIABLES
  {
   TITLE="pipelined MIPS Architecture"
  }
 }
 
 BODY
 {
  INSTANCE  18, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="PCReg"
    #CUSTOM_NAME=""
    #LIBRARY="#default"
    #REFERENCE="U1"
    #SYMBOL="PCReg"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="bd0a5da5-f673-4deb-9fe9-b72082cc49e0"
   }
   COORD (720,2000)
   VERTEXES ( (2,3771), (4,3764), (6,3809), (8,15174), (10,3762) )
  }
  TEXT  19, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (720,1964,758,1999)
   ALIGN 8
   MARGINS (1,1)
   PARENT 18
   FONT (12,0,0,700,0,1,0,"Arial")
  }
  TEXT  20, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (720,2200,813,2235)
   MARGINS (1,1)
   PARENT 18
   FONT (12,0,0,700,0,1,0,"Arial")
  }
  NET BUS  96, 0, 0
  NET BUS  106, 0, 0
  NET BUS  110, 0, 0
  NET BUS  114, 0, 0
  NET BUS  118, 0, 0
  NET BUS  122, 0, 0
  NET BUS  126, 0, 0
  NET BUS  130, 0, 0
  NET WIRE  134, 0, 0
  INSTANCE  224, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="InstructionMemory"
    #CUSTOM_NAME=""
    #LIBRARY="#default"
    #REFERENCE="U6"
    #SYMBOL="InstructionMemory"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="d55bbef7-ca7e-4ae4-bdde-42e390da0ff6"
   }
   COORD (900,1980)
   VERTEXES ( (6,3766) )
  }
  TEXT  225, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (900,1944,938,1979)
   ALIGN 8
   MARGINS (1,1)
   PARENT 224
   FONT (12,0,0,700,0,1,0,"Arial")
  }
  TEXT  226, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (900,2100,1157,2135)
   MARGINS (1,1)
   PARENT 224
   FONT (12,0,0,700,0,1,0,"Arial")
  }
  INSTANCE  279, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="register_file"
    #CUSTOM_NAME=""
    #LIBRARY="model"
    #REFERENCE="U7"
    #SYMBOL="register_file"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="1c9b2ae2-0f6c-403e-b060-663451e88a27"
   }
   COORD (2820,1840)
   VERTEXES ( (2,14964), (4,14965), (6,14967), (8,16033), (10,15735), (12,14971), (14,14972), (16,14973), (18,15747), (20,14977), (22,14979) )
  }
  TEXT  280, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2820,1804,2858,1839)
   ALIGN 8
   MARGINS (1,1)
   PARENT 279
   FONT (12,0,0,700,0,1,0,"Arial")
  }
  TEXT  281, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (2931,2220,3093,2255)
   MARGINS (1,1)
   PARENT 279
   FONT (12,0,0,700,0,1,0,"Arial")
  }
  NET BUS  329, 0, 0
  INSTANCE  478, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="MUX4to1"
    #CUSTOM_NAME=""
    #LIBRARY="#default"
    #REFERENCE="U10"
    #SYMBOL="MUX4to1"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="792e6e09-635e-4ab4-a02f-ab5577f05393"
   }
   COORD (460,1960)
   VERTEXES ( (2,3769), (4,16062), (6,16015), (8,16036), (10,6321), (12,3765) )
  }
  TEXT  479, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (460,1924,514,1959)
   ALIGN 8
   MARGINS (1,1)
   PARENT 478
   FONT (12,0,0,700,0,1,0,"Arial")
  }
  TEXT  480, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (460,2200,584,2235)
   MARGINS (1,1)
   PARENT 478
   FONT (12,0,0,700,0,1,0,"Arial")
  }
  NET BUS  481, 0, 0
  NET WIRE  633, 0, 0
  {
   VARIABLES
   {
    #NAME="NET609"
   }
  }
  NET WIRE  653, 0, 0
  {
   VARIABLES
   {
    #NAME="NET304"
   }
  }
  INSTANCE  1378, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="add2"
    #CUSTOM_NAME=""
    #LIBRARY="#default"
    #REFERENCE="U9"
    #SYMBOL="add2"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="bd2fc331-1fd1-486b-b05d-f1af8e6db04f"
   }
   COORD (600,2260)
   VERTEXES ( (2,3768), (4,3770) )
  }
  TEXT  1379, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (822,2341,860,2376)
   ALIGN 2
   MARGINS (1,1)
   PARENT 1378
   FONT (12,0,0,700,0,1,0,"Arial")
   ORIENTATION 4
  }
  TEXT  1380, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (792,2225,860,2260)
   ALIGN 10
   MARGINS (1,1)
   PARENT 1378
   FONT (12,0,0,700,0,1,0,"Arial")
   ORIENTATION 4
  }
  INSTANCE  1596, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Extender"
    #CUSTOM_NAME=""
    #LIBRARY="#default"
    #REFERENCE="U2"
    #SYMBOL="Extender"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="717f791e-d3f3-4d82-a80e-3dadb8e425e8"
   }
   COORD (2440,1680)
   VERTEXES ( (2,15045), (4,15047), (6,15049), (8,15051), (10,15052) )
  }
  TEXT  1598, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (2440,1880,2563,1915)
   MARGINS (1,1)
   PARENT 1596
   FONT (12,0,0,700,0,1,0,"Arial")
  }
  NET BUS  1640, 0, 0
  NET BUS  3099, 0, 0
  {
   VARIABLES
   {
    #NAME="BUS1402(7:0)"
   }
  }
  NET BUS  3108, 0, 0
  {
   VARIABLES
   {
    #NAME="BUS1973(7:0)"
   }
  }
  NET BUS  3109, 0, 0
  {
   VARIABLES
   {
    #NAME="BUS1973(7:0)"
   }
  }
  NET WIRE  3127, 0, 0
  {
   VARIABLES
   {
    #NAME="NET2017"
   }
  }
  NET BUS  3227, 0, 0
  {
   VARIABLES
   {
    #NAME="BUS3226(7:0)"
   }
  }
  INSTANCE  3572, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="signalsControlUnit"
    #CUSTOM_NAME=""
    #LIBRARY="#default"
    #REFERENCE="U8"
    #SYMBOL="signalsControlUnit"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="2f7303ea-a792-44db-871f-6c2c26535fa7"
   }
   COORD (1740,1240)
   VERTEXES ( (2,7600), (4,7611), (6,15125), (8,15050), (10,6322), (12,6320), (14,15226), (16,15202), (18,15331), (20,15236), (22,15246), (24,15256), (26,6305), (28,15044), (30,7929), (32,15296), (34,15308) )
  }
  TEXT  3573, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1760,1204,1798,1239)
   ALIGN 8
   MARGINS (1,1)
   PARENT 3572
   FONT (12,0,0,700,0,1,0,"Arial")
  }
  TEXT  3574, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (2000,1520,2251,1555)
   MARGINS (1,1)
   PARENT 3572
   FONT (12,0,0,700,0,1,0,"Arial")
  }
  NET WIRE  3583, 0, 0
  NET BUS  3593, 0, 0
  NET WIRE  3603, 0, 0
  NET WIRE  3622, 0, 0
  NET BUS  3671, 0, 0
  {
   VARIABLES
   {
    #NAME="BUS548(7:0)"
   }
  }
  NET BUS  3672, 0, 0
  {
   VARIABLES
   {
    #NAME="BUS548(7:0)"
   }
  }
  INSTANCE  3736, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="MUX4to1"
    #CUSTOM_NAME=""
    #LIBRARY="#default"
    #REFERENCE="U12"
    #SYMBOL="MUX4to1"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="792e6e09-635e-4ab4-a02f-ab5577f05393"
   }
   COORD (3440,1720)
   VERTEXES ( (2,14976), (4,6039), (6,6055), (8,6070), (10,7941), (12,4056) )
  }
  TEXT  3737, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (3440,1684,3494,1719)
   ALIGN 8
   MARGINS (1,1)
   PARENT 3736
   FONT (12,0,0,700,0,1,0,"Arial")
  }
  TEXT  3738, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (3440,1960,3564,1995)
   MARGINS (1,1)
   PARENT 3736
   FONT (12,0,0,700,0,1,0,"Arial")
  }
  INSTANCE  3739, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="MUX4to1"
    #CUSTOM_NAME=""
    #LIBRARY="#default"
    #REFERENCE="U13"
    #SYMBOL="MUX4to1"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="792e6e09-635e-4ab4-a02f-ab5577f05393"
   }
   COORD (3440,2100)
   VERTEXES ( (2,14978), (4,6051), (6,6065), (8,6079), (10,7943), (12,4064) )
  }
  TEXT  3740, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (3440,2064,3494,2099)
   ALIGN 8
   MARGINS (1,1)
   PARENT 3739
   FONT (12,0,0,700,0,1,0,"Arial")
  }
  TEXT  3741, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (3440,2340,3564,2375)
   MARGINS (1,1)
   PARENT 3739
   FONT (12,0,0,700,0,1,0,"Arial")
  }
  INSTANCE  3742, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="ID_EX"
    #CUSTOM_NAME=""
    #LIBRARY="#default"
    #REFERENCE="U14"
    #SYMBOL="ID_EX"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="9bf7049c-ae20-442a-b29d-287184919574"
   }
   COORD (3920,1800)
   VERTEXES ( (2,4133), (4,4139), (6,4057), (8,4065), (10,15320), (12,4985), (14,15227), (16,15201), (18,15235), (20,15245), (22,15255), (24,15265), (26,15295), (28,15307), (30,15330), (32,15340), (34,15390), (36,15368), (38,15402), (40,15419), (42,15430), (44,15468), (46,15447), (48,15455), (50,15462), (52,4225), (54,4202), (56,4256), (58,4204) )
  }
  TEXT  3743, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (3920,1764,3974,1799)
   ALIGN 8
   MARGINS (1,1)
   PARENT 3742
   FONT (12,0,0,700,0,1,0,"Arial")
  }
  TEXT  3744, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (3920,2480,4004,2515)
   MARGINS (1,1)
   PARENT 3742
   FONT (12,0,0,700,0,1,0,"Arial")
  }
  VTX  3762, 0, 0
  {
   COORD (900,2040)
  }
  VTX  3764, 0, 0
  {
   COORD (720,2080)
  }
  VTX  3765, 0, 0
  {
   COORD (680,2000)
  }
  VTX  3766, 0, 0
  {
   COORD (1140,2020)
  }
  VTX  3767, 0, 0
  {
   COORD (1200,2000)
  }
  VTX  3768, 0, 0
  {
   COORD (860,2300)
  }
  VTX  3769, 0, 0
  {
   COORD (460,2000)
  }
  VTX  3770, 0, 0
  {
   COORD (600,2300)
  }
  VTX  3771, 0, 0
  {
   COORD (720,2040)
  }
  VTX  3809, 0, 0
  {
   COORD (720,2120)
  }
  VTX  3810, 0, 0
  {
   COORD (1740,2560)
  }
  VTX  3812, 0, 0
  {
   COORD (1700,2540)
  }
  VTX  3833, 0, 0
  {
   COORD (700,2080)
  }
  BUS  3834, 0, 0
  {
   NET 481
   VTX 3764, 3833
  }
  VTX  3835, 0, 0
  {
   COORD (700,2000)
  }
  BUS  3836, 0, 0
  {
   NET 481
   VTX 3833, 3835
  }
  BUS  3837, 0, 0
  {
   NET 481
   VTX 3835, 3765
  }
  VTX  3838, 0, 0
  {
   COORD (1160,2020)
  }
  BUS  3839, 0, 0
  {
   NET 96
   VTX 3766, 3838
  }
  VTX  3840, 0, 0
  {
   COORD (1160,2000)
  }
  BUS  3841, 0, 0
  {
   NET 96
   VTX 3838, 3840
  }
  BUS  3842, 0, 0
  {
   NET 96
   VTX 3840, 3767
  }
  VTX  3843, 0, 0
  {
   COORD (900,2300)
  }
  BUS  3845, 0, 0
  {
   NET 5104
   VTX 3843, 3768
  }
  VTX  3846, 0, 0
  {
   COORD (400,2000)
  }
  BUS  3847, 0, 0
  {
   NET 5103
   VTX 3769, 3846
  }
  VTX  3848, 0, 0
  {
   COORD (400,2300)
  }
  BUS  3849, 0, 0
  {
   NET 5103
   VTX 3846, 3848
  }
  BUS  3850, 0, 0
  {
   NET 5103
   VTX 3848, 3770
  }
  VTX  3851, 0, 0
  {
   COORD (690,2040)
  }
  WIRE  3852, 0, 0
  {
   NET 653
   VTX 3771, 3851
  }
  VTX  3853, 0, 0
  {
   COORD (690,2240)
  }
  WIRE  3854, 0, 0
  {
   NET 653
   VTX 3851, 3853
  }
  VTX  3855, 0, 0
  {
   COORD (580,2240)
  }
  WIRE  3856, 0, 0
  {
   NET 653
   VTX 3853, 3855
  }
  VTX  3857, 0, 0
  {
   COORD (580,2540)
  }
  WIRE  3858, 0, 0
  {
   NET 653
   VTX 3855, 3857
  }
  VTX  3908, 0, 0
  {
   COORD (700,2120)
  }
  WIRE  3909, 0, 0
  {
   NET 633
   VTX 3809, 3908
  }
  VTX  3910, 0, 0
  {
   COORD (700,2240)
  }
  WIRE  3911, 0, 0
  {
   NET 633
   VTX 3908, 3910
  }
  VTX  3912, 0, 0
  {
   COORD (1160,2240)
  }
  WIRE  3913, 0, 0
  {
   NET 633
   VTX 3910, 3912
  }
  VTX  3914, 0, 0
  {
   COORD (1160,2560)
  }
  WIRE  3915, 0, 0
  {
   NET 633
   VTX 3912, 3914
  }
  WIRE  3916, 0, 0
  {
   NET 633
   VTX 3914, 3810
  }
  VTX  3919, 0, 0
  {
   COORD (2780,2560)
  }
  WIRE  3921, 0, 0
  {
   NET 633
   VTX 3919, 3810
   OUTLINE 0,1, (41,98,255)
  }
  VTX  3929, 0, 0
  {
   COORD (2760,2540)
  }
  WIRE  3930, 0, 0
  {
   NET 653
   VTX 3812, 3929
  }
  INSTANCE  4011, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="MUX2to1"
    #CUSTOM_NAME=""
    #LIBRARY="model"
    #REFERENCE="U15"
    #SYMBOL="MUX2to1"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="59a533ea-e648-450d-9e7f-a0e5b1de6979"
   }
   COORD (4420,1960)
   VERTEXES ( (2,4203), (4,4205), (6,15369), (8,4233) )
  }
  TEXT  4012, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (4420,1924,4474,1959)
   ALIGN 8
   MARGINS (1,1)
   PARENT 4011
   FONT (12,0,0,700,0,1,0,"Arial")
  }
  TEXT  4013, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (4420,2120,4544,2155)
   MARGINS (1,1)
   PARENT 4011
   FONT (12,0,0,700,0,1,0,"Arial")
  }
  INSTANCE  4014, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="alu"
    #CUSTOM_NAME=""
    #LIBRARY="model"
    #REFERENCE="U16"
    #SYMBOL="alu"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="17c4d014-adfa-4f20-8816-2d32936afab9"
   }
   COORD (4780,1840)
   VERTEXES ( (2,4226), (4,4232), (6,15463), (8,4332) )
  }
  TEXT  4015, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (4780,1804,4834,1839)
   ALIGN 8
   MARGINS (1,1)
   PARENT 4014
   FONT (12,0,0,700,0,1,0,"Arial")
  }
  TEXT  4016, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (4780,2000,4823,2035)
   MARGINS (1,1)
   PARENT 4014
   FONT (12,0,0,700,0,1,0,"Arial")
  }
  INSTANCE  4017, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="EX_MEM"
    #CUSTOM_NAME=""
    #LIBRARY="#default"
    #REFERENCE="U17"
    #SYMBOL="EX_MEM"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="3c403043-bb25-4dff-b1bb-f93993c6f341"
   }
   COORD (5220,1820)
   VERTEXES ( (2,4307), (4,4318), (6,4333), (8,4289), (10,4257), (12,15391), (14,15403), (16,15418), (18,15431), (20,15446), (22,15454), (24,15356), (26,15637), (28,15487), (30,15495), (32,15658), (34,15710), (36,15649), (38,4553), (40,4488), (42,4688) )
  }
  TEXT  4018, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (5220,1784,5274,1819)
   ALIGN 8
   MARGINS (1,1)
   PARENT 4017
   FONT (12,0,0,700,0,1,0,"Arial")
  }
  TEXT  4019, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (5220,2340,5345,2375)
   MARGINS (1,1)
   PARENT 4017
   FONT (12,0,0,700,0,1,0,"Arial")
  }
  NET BUS  4042, 0, 0
  VTX  4056, 0, 0
  {
   COORD (3660,1760)
  }
  VTX  4057, 0, 0
  {
   COORD (3920,1960)
  }
  NET BUS  4058, 0, 0
  VTX  4059, 0, 0
  {
   COORD (3720,1760)
  }
  BUS  4060, 0, 0
  {
   NET 4058
   VTX 4056, 4059
  }
  VTX  4061, 0, 0
  {
   COORD (3720,1960)
  }
  BUS  4062, 0, 0
  {
   NET 4058
   VTX 4059, 4061
  }
  BUS  4063, 0, 0
  {
   NET 4058
   VTX 4061, 4057
  }
  VTX  4064, 0, 0
  {
   COORD (3660,2140)
  }
  VTX  4065, 0, 0
  {
   COORD (3920,2000)
  }
  NET BUS  4066, 0, 0
  VTX  4067, 0, 0
  {
   COORD (3720,2140)
  }
  BUS  4068, 0, 0
  {
   NET 4066
   VTX 4064, 4067
  }
  VTX  4069, 0, 0
  {
   COORD (3720,2000)
  }
  BUS  4070, 0, 0
  {
   NET 4066
   VTX 4067, 4069
  }
  BUS  4071, 0, 0
  {
   NET 4066
   VTX 4069, 4065
  }
  INSTANCE  4080, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="mux2x1Rd"
    #CUSTOM_NAME=""
    #LIBRARY="#default"
    #REFERENCE="U19"
    #SYMBOL="mux2x1Rd"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="ba13b1b3-c781-466d-bb71-57b1535c0057"
   }
   COORD (2380,2360)
   VERTEXES ( (2,9745), (4,4084), (6,6319), (8,15319) )
  }
  TEXT  4081, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2380,2324,2434,2359)
   ALIGN 8
   MARGINS (1,1)
   PARENT 4080
   FONT (12,0,0,700,0,1,0,"Arial")
  }
  TEXT  4082, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (2440,2320,2586,2355)
   MARGINS (1,1)
   PARENT 4080
   FONT (12,0,0,700,0,1,0,"Arial")
  }
  VTX  4084, 0, 0
  {
   COORD (2380,2440)
  }
  VTX  4090, 0, 0
  {
   COORD (2300,2440)
  }
  BUS  4092, 0, 0
  {
   NET 3109
   VTX 4090, 4084
  }
  VTX  4133, 0, 0
  {
   COORD (3920,1840)
  }
  WIRE  4135, 0, 0
  {
   NET 653
   VTX 3929, 4316
  }
  VTX  4136, 0, 0
  {
   COORD (3860,1840)
  }
  WIRE  4138, 0, 0
  {
   NET 653
   VTX 4136, 4133
  }
  VTX  4139, 0, 0
  {
   COORD (3920,1880)
  }
  VTX  4140, 0, 0
  {
   COORD (3900,2560)
  }
  WIRE  4141, 0, 0
  {
   NET 633
   VTX 3919, 4140
  }
  VTX  4142, 0, 0
  {
   COORD (3900,1880)
  }
  WIRE  4143, 0, 0
  {
   NET 633
   VTX 4140, 4142
  }
  WIRE  4144, 0, 0
  {
   NET 633
   VTX 4142, 4139
  }
  VTX  4202, 0, 0
  {
   COORD (4220,2000)
  }
  VTX  4203, 0, 0
  {
   COORD (4420,2000)
  }
  VTX  4204, 0, 0
  {
   COORD (4220,1920)
  }
  VTX  4205, 0, 0
  {
   COORD (4420,2040)
  }
  VTX  4209, 0, 0
  {
   COORD (4360,1920)
  }
  VTX  4211, 0, 0
  {
   COORD (4360,2040)
  }
  BUS  4212, 0, 0
  {
   NET 15480
   VTX 4209, 4211
  }
  BUS  4213, 0, 0
  {
   NET 15480
   VTX 4211, 4205
  }
  VTX  4225, 0, 0
  {
   COORD (4220,1960)
  }
  VTX  4226, 0, 0
  {
   COORD (4780,1880)
  }
  VTX  4227, 0, 0
  {
   COORD (4400,1960)
  }
  VTX  4229, 0, 0
  {
   COORD (4400,1880)
  }
  BUS  4230, 0, 0
  {
   NET 9971
   VTX 4227, 4229
  }
  BUS  4231, 0, 0
  {
   NET 9971
   VTX 4229, 4226
  }
  VTX  4232, 0, 0
  {
   COORD (4780,1920)
  }
  VTX  4233, 0, 0
  {
   COORD (4640,2000)
  }
  NET BUS  4234, 0, 0
  VTX  4235, 0, 0
  {
   COORD (4640,1920)
  }
  BUS  4236, 0, 0
  {
   NET 4234
   VTX 4232, 4235
  }
  BUS  4237, 0, 0
  {
   NET 4234
   VTX 4235, 4233
  }
  VTX  4256, 0, 0
  {
   COORD (4220,2040)
  }
  VTX  4257, 0, 0
  {
   COORD (5220,2020)
  }
  NET BUS  4258, 0, 0
  VTX  4259, 0, 0
  {
   COORD (4260,2040)
  }
  BUS  4260, 0, 0
  {
   NET 4258
   VTX 4256, 4259
  }
  VTX  4261, 0, 0
  {
   COORD (4260,2180)
  }
  BUS  4262, 0, 0
  {
   NET 4258
   VTX 4259, 4261
  }
  VTX  4263, 0, 0
  {
   COORD (5180,2180)
  }
  BUS  4264, 0, 0
  {
   NET 4258
   VTX 4261, 4263
  }
  VTX  4265, 0, 0
  {
   COORD (5180,2020)
  }
  BUS  4266, 0, 0
  {
   NET 4258
   VTX 4263, 4265
  }
  BUS  4267, 0, 0
  {
   NET 4258
   VTX 4265, 4257
  }
  VTX  4277, 0, 0
  {
   COORD (4280,2000)
  }
  BUS  4287, 0, 0
  {
   NET 6220
   VTX 4277, 4203
  }
  VTX  4289, 0, 0
  {
   COORD (5220,1980)
  }
  VTX  4290, 0, 0
  {
   COORD (5160,1980)
  }
  BUS  4291, 0, 0
  {
   NET 6220
   VTX 4289, 4290
  }
  VTX  4292, 0, 0
  {
   COORD (5160,2160)
  }
  BUS  4293, 0, 0
  {
   NET 6220
   VTX 4290, 4292
  }
  VTX  4294, 0, 0
  {
   COORD (4280,2160)
  }
  BUS  4295, 0, 0
  {
   NET 6220
   VTX 4292, 4294
  }
  BUS  4296, 0, 0
  {
   NET 6220
   VTX 4294, 4277
  }
  VTX  4307, 0, 0
  {
   COORD (5220,1860)
  }
  WIRE  4311, 0, 0
  {
   NET 653
   VTX 4316, 4422
  }
  VTX  4312, 0, 0
  {
   COORD (5140,1860)
  }
  WIRE  4314, 0, 0
  {
   NET 653
   VTX 4312, 4307
  }
  VTX  4316, 0, 0
  {
   COORD (3860,2540)
  }
  WIRE  4317, 0, 0
  {
   NET 653
   VTX 4136, 4316
  }
  VTX  4318, 0, 0
  {
   COORD (5220,1900)
  }
  VTX  4319, 0, 0
  {
   COORD (5120,1900)
  }
  WIRE  4320, 0, 0
  {
   NET 633
   VTX 4318, 4319
  }
  VTX  4321, 0, 0
  {
   COORD (5120,2560)
  }
  WIRE  4322, 0, 0
  {
   NET 633
   VTX 4319, 4321
  }
  WIRE  4323, 0, 0
  {
   NET 633
   VTX 4321, 4140
  }
  VTX  4332, 0, 0
  {
   COORD (5040,1880)
  }
  VTX  4333, 0, 0
  {
   COORD (5220,1940)
  }
  VTX  4334, 0, 0
  {
   COORD (5160,1880)
  }
  VTX  4336, 0, 0
  {
   COORD (5160,1940)
  }
  BUS  4337, 0, 0
  {
   NET 6050
   VTX 4334, 4336
  }
  BUS  4338, 0, 0
  {
   NET 6050
   VTX 4336, 4333
  }
  INSTANCE  4373, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="ByteAddressableMemory"
    #CUSTOM_NAME=""
    #LIBRARY="#default"
    #REFERENCE="U20"
    #SYMBOL="ByteAddressableMemory"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="ff4b723a-706d-44cc-8c44-c358598fc93f"
   }
   COORD (5760,1840)
   VERTEXES ( (2,4485), (4,4486), (6,4487), (8,4489), (10,15496), (12,15488), (14,4495) )
  }
  TEXT  4374, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (5760,1804,5814,1839)
   ALIGN 8
   MARGINS (1,1)
   PARENT 4373
   FONT (12,0,0,700,0,1,0,"Arial")
  }
  TEXT  4375, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (5760,2120,6100,2155)
   MARGINS (1,1)
   PARENT 4373
   FONT (12,0,0,700,0,1,0,"Arial")
  }
  NET BUS  4403, 0, 0
  VTX  4422, 0, 0
  {
   COORD (5140,2540)
  }
  WIRE  4423, 0, 0
  {
   NET 653
   VTX 4312, 4422
  }
  INSTANCE  4464, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="MUX2to1"
    #CUSTOM_NAME=""
    #LIBRARY="model"
    #REFERENCE="U21"
    #SYMBOL="MUX2to1"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="59a533ea-e648-450d-9e7f-a0e5b1de6979"
   }
   COORD (6060,1800)
   VERTEXES ( (2,4559), (4,4494), (6,15659), (8,4684) )
  }
  TEXT  4465, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (6060,1764,6114,1799)
   ALIGN 8
   MARGINS (1,1)
   PARENT 4464
   FONT (12,0,0,700,0,1,0,"Arial")
  }
  TEXT  4466, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (6060,1960,6184,1995)
   MARGINS (1,1)
   PARENT 4464
   FONT (12,0,0,700,0,1,0,"Arial")
  }
  NET BUS  4469, 0, 0
  VTX  4485, 0, 0
  {
   COORD (5760,1880)
  }
  VTX  4486, 0, 0
  {
   COORD (5760,1920)
  }
  VTX  4487, 0, 0
  {
   COORD (5760,1960)
  }
  VTX  4488, 0, 0
  {
   COORD (5520,1900)
  }
  VTX  4489, 0, 0
  {
   COORD (5760,2000)
  }
  VTX  4494, 0, 0
  {
   COORD (6060,1880)
  }
  VTX  4495, 0, 0
  {
   COORD (5960,1880)
  }
  VTX  4496, 0, 0
  {
   COORD (5580,2540)
  }
  WIRE  4497, 0, 0
  {
   NET 653
   VTX 4422, 4496
  }
  VTX  4498, 0, 0
  {
   COORD (5580,1880)
  }
  WIRE  4499, 0, 0
  {
   NET 653
   VTX 4496, 4498
  }
  WIRE  4500, 0, 0
  {
   NET 653
   VTX 4498, 4485
  }
  VTX  4501, 0, 0
  {
   COORD (5620,2560)
  }
  WIRE  4502, 0, 0
  {
   NET 633
   VTX 4321, 4501
  }
  VTX  4503, 0, 0
  {
   COORD (5620,1920)
  }
  WIRE  4504, 0, 0
  {
   NET 633
   VTX 4501, 4503
  }
  WIRE  4505, 0, 0
  {
   NET 633
   VTX 4503, 4486
  }
  VTX  4508, 0, 0
  {
   COORD (5600,1960)
  }
  BUS  4510, 0, 0
  {
   NET 4552
   VTX 4508, 4487
  }
  VTX  4511, 0, 0
  {
   COORD (5560,1900)
  }
  BUS  4512, 0, 0
  {
   NET 4403
   VTX 4488, 4511
  }
  VTX  4513, 0, 0
  {
   COORD (5560,2000)
  }
  BUS  4514, 0, 0
  {
   NET 4403
   VTX 4511, 4513
  }
  BUS  4515, 0, 0
  {
   NET 4403
   VTX 4513, 4489
  }
  BUS  4538, 0, 0
  {
   NET 4469
   VTX 4494, 4495
  }
  NET BUS  4552, 0, 0
  {
   VARIABLES
   {
    #NAME="BUS4378(7:0)"
   }
  }
  VTX  4553, 0, 0
  {
   COORD (5520,1860)
  }
  VTX  4555, 0, 0
  {
   COORD (5600,1860)
  }
  BUS  4556, 0, 0
  {
   NET 4552
   VTX 4508, 4555
  }
  BUS  4558, 0, 0
  {
   NET 4552
   VTX 4555, 4553
  }
  VTX  4559, 0, 0
  {
   COORD (6060,1840)
  }
  VTX  4560, 0, 0
  {
   COORD (5980,1840)
  }
  BUS  4561, 0, 0
  {
   NET 4552
   VTX 4559, 4560
  }
  VTX  4562, 0, 0
  {
   COORD (5980,1780)
  }
  BUS  4563, 0, 0
  {
   NET 4552
   VTX 4560, 4562
  }
  VTX  4564, 0, 0
  {
   COORD (5720,1780)
  }
  BUS  4565, 0, 0
  {
   NET 4552
   VTX 4562, 4564
  }
  VTX  4566, 0, 0
  {
   COORD (5720,1860)
  }
  BUS  4567, 0, 0
  {
   NET 4552
   VTX 4564, 4566
  }
  BUS  4568, 0, 0
  {
   NET 4552
   VTX 4566, 4555
  }
  INSTANCE  4634, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="MEM_WB"
    #CUSTOM_NAME=""
    #LIBRARY="#default"
    #REFERENCE="U22"
    #SYMBOL="MEM_WB"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="f1a2e6fd-fe49-4516-8313-7baad52ec768"
   }
   COORD (6420,1740)
   VERTEXES ( (2,15563), (4,15564), (6,15565), (8,15674), (10,15636), (12,15648), (14,15567), (16,15746), (18,15757), (20,15568), (22,15569) )
  }
  TEXT  4635, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (6420,1704,6474,1739)
   ALIGN 8
   MARGINS (1,1)
   PARENT 4634
   FONT (12,0,0,700,0,1,0,"Arial")
  }
  TEXT  4636, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (6420,2060,6553,2095)
   MARGINS (1,1)
   PARENT 4634
   FONT (12,0,0,700,0,1,0,"Arial")
  }
  VTX  4684, 0, 0
  {
   COORD (6280,1840)
  }
  VTX  4688, 0, 0
  {
   COORD (5520,1940)
  }
  NET BUS  4720, 0, 0
  {
   VARIABLES
   {
    #NAME="BUS2011(7:0)"
   }
  }
  INSTANCE  4856, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="jumpLogic"
    #CUSTOM_NAME=""
    #LIBRARY="#default"
    #REFERENCE="U23"
    #SYMBOL="jumpLogic"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="e01351ff-e833-46a5-a54f-4dd96f47e0b0"
   }
   COORD (380,1680)
   VERTEXES ( (2,16011), (4,16013), (6,16014), (8,16016) )
  }
  TEXT  4857, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (380,1644,434,1679)
   ALIGN 8
   MARGINS (1,1)
   PARENT 4856
   FONT (12,0,0,700,0,1,0,"Arial")
  }
  TEXT  4858, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (380,1860,525,1895)
   MARGINS (1,1)
   PARENT 4856
   FONT (12,0,0,700,0,1,0,"Arial")
  }
  INSTANCE  4909, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="addImmToPC"
    #CUSTOM_NAME=""
    #LIBRARY="#default"
    #REFERENCE="U24"
    #SYMBOL="addImmToPC"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="fca64eae-0151-4fb9-a238-b754eb49331d"
   }
   COORD (820,1460)
   VERTEXES ( (2,16060), (4,16061), (6,16082), (8,16063) )
  }
  TEXT  4910, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1046,1621,1100,1656)
   ALIGN 2
   MARGINS (1,1)
   PARENT 4909
   FONT (12,0,0,700,0,1,0,"Arial")
   ORIENTATION 4
  }
  TEXT  4911, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (915,1425,1100,1460)
   ALIGN 10
   MARGINS (1,1)
   PARENT 4909
   FONT (12,0,0,700,0,1,0,"Arial")
   ORIENTATION 4
  }
  NET BUS  4934, 0, 0
  VTX  4985, 0, 0
  {
   COORD (3920,1920)
  }
  VTX  5011, 0, 0
  {
   COORD (3760,1920)
  }
  BUS  5012, 0, 0
  {
   NET 15923
   VTX 4985, 5011
  }
  VTX  5013, 0, 0
  {
   COORD (3760,1700)
  }
  BUS  5014, 0, 0
  {
   NET 15923
   VTX 5011, 5013
  }
  VTX  5015, 0, 0
  {
   COORD (2820,1700)
  }
  BUS  5016, 0, 0
  {
   NET 15923
   VTX 5013, 5015
  }
  NET BUS  5103, 0, 0
  {
   VARIABLES
   {
    #NAME="BUS1324(7:0)"
   }
  }
  NET BUS  5104, 0, 0
  {
   VARIABLES
   {
    #NAME="BUS1324(7:0)"
   }
  }
  VTX  5111, 0, 0
  {
   COORD (900,1880)
  }
  BUS  5117, 0, 0
  {
   NET 5104
   VTX 3762, 5111
  }
  VTX  6038, 0, 0
  {
   COORD (5100,1880)
  }
  VTX  6039, 0, 0
  {
   COORD (3440,1800)
  }
  VTX  6041, 0, 0
  {
   COORD (5100,1580)
  }
  BUS  6042, 0, 0
  {
   NET 6050
   VTX 6038, 6041
  }
  VTX  6043, 0, 0
  {
   COORD (3400,1580)
  }
  BUS  6044, 0, 0
  {
   NET 6050
   VTX 6041, 6043
  }
  VTX  6045, 0, 0
  {
   COORD (3400,1800)
  }
  BUS  6046, 0, 0
  {
   NET 6050
   VTX 6043, 6045
  }
  BUS  6047, 0, 0
  {
   NET 6050
   VTX 6045, 6039
  }
  BUS  6048, 0, 0
  {
   NET 6050
   VTX 4332, 6038
  }
  BUS  6049, 0, 0
  {
   NET 6050
   VTX 6038, 4334
  }
  NET BUS  6050, 0, 0
  VTX  6051, 0, 0
  {
   COORD (3440,2180)
  }
  VTX  6052, 0, 0
  {
   COORD (3400,2180)
  }
  BUS  6053, 0, 0
  {
   NET 6050
   VTX 6045, 6052
  }
  BUS  6054, 0, 0
  {
   NET 6050
   VTX 6052, 6051
  }
  VTX  6055, 0, 0
  {
   COORD (3440,1840)
  }
  VTX  6057, 0, 0
  {
   COORD (6280,1600)
  }
  BUS  6058, 0, 0
  {
   NET 6069
   VTX 4684, 6057
  }
  VTX  6059, 0, 0
  {
   COORD (3360,1600)
  }
  BUS  6060, 0, 0
  {
   NET 6069
   VTX 6057, 6059
  }
  VTX  6061, 0, 0
  {
   COORD (3360,1840)
  }
  BUS  6062, 0, 0
  {
   NET 6069
   VTX 6059, 6061
  }
  BUS  6063, 0, 0
  {
   NET 15624
   VTX 6061, 6055
  }
  VTX  6065, 0, 0
  {
   COORD (3440,2220)
  }
  VTX  6066, 0, 0
  {
   COORD (3360,2220)
  }
  BUS  6067, 0, 0
  {
   NET 15624
   VTX 6061, 6066
  }
  BUS  6068, 0, 0
  {
   NET 15624
   VTX 6066, 6065
  }
  NET BUS  6069, 0, 0
  VTX  6070, 0, 0
  {
   COORD (3440,1880)
  }
  VTX  6071, 0, 0
  {
   COORD (3320,2520)
  }
  VTX  6073, 0, 0
  {
   COORD (3320,1880)
  }
  BUS  6074, 0, 0
  {
   NET 6085
   VTX 6070, 6073
  }
  VTX  6079, 0, 0
  {
   COORD (3440,2260)
  }
  VTX  6080, 0, 0
  {
   COORD (3320,2260)
  }
  BUS  6082, 0, 0
  {
   NET 6085
   VTX 6079, 6080
  }
  BUS  6083, 0, 0
  {
   NET 6085
   VTX 6073, 6080
  }
  BUS  6084, 0, 0
  {
   NET 6085
   VTX 6080, 6071
  }
  NET BUS  6085, 0, 0
  NET BUS  6117, 0, 0
  NET BUS  6125, 0, 0
  VTX  6167, 0, 0
  {
   COORD (2320,2000)
  }
  NET BUS  6178, 0, 0
  BUS  6205, 0, 0
  {
   NET 9971
   VTX 4227, 4225
  }
  VTX  6206, 0, 0
  {
   COORD (4240,2000)
  }
  BUS  6218, 0, 0
  {
   NET 6220
   VTX 4202, 6206
  }
  BUS  6219, 0, 0
  {
   NET 6220
   VTX 6206, 4277
  }
  NET BUS  6220, 0, 0
  VTX  6229, 0, 0
  {
   COORD (4280,1920)
  }
  BUS  6243, 0, 0
  {
   NET 15480
   VTX 4204, 6229
  }
  BUS  6244, 0, 0
  {
   NET 15480
   VTX 6229, 4209
  }
  VTX  6305, 0, 0
  {
   COORD (2320,1240)
  }
  VTX  6319, 0, 0
  {
   COORD (2380,2480)
  }
  VTX  6320, 0, 0
  {
   COORD (1960,1240)
  }
  VTX  6321, 0, 0
  {
   COORD (460,2160)
  }
  VTX  6322, 0, 0
  {
   COORD (1880,1240)
  }
  VTX  6345, 0, 0
  {
   COORD (2320,1140)
  }
  WIRE  6347, 0, 0
  {
   NET 6848
   VTX 6345, 6305
  }
  VTX  6403, 0, 0
  {
   COORD (2340,2480)
  }
  WIRE  6404, 0, 0
  {
   NET 3127
   VTX 6319, 6403
  }
  VTX  6405, 0, 0
  {
   COORD (2340,1540)
  }
  WIRE  6406, 0, 0
  {
   NET 3127
   VTX 6403, 6405
  }
  VTX  6407, 0, 0
  {
   COORD (2640,1540)
  }
  WIRE  6408, 0, 0
  {
   NET 3127
   VTX 6405, 6407
  }
  VTX  6409, 0, 0
  {
   COORD (2640,1200)
  }
  WIRE  6410, 0, 0
  {
   NET 3127
   VTX 6407, 6409
  }
  VTX  6411, 0, 0
  {
   COORD (1960,1200)
  }
  WIRE  6412, 0, 0
  {
   NET 3127
   VTX 6409, 6411
  }
  WIRE  6413, 0, 0
  {
   NET 3127
   VTX 6411, 6320
  }
  VTX  6414, 0, 0
  {
   COORD (380,2160)
  }
  BUS  6415, 0, 0
  {
   NET 3593
   VTX 6321, 6414
  }
  VTX  6416, 0, 0
  {
   COORD (380,1160)
  }
  BUS  6417, 0, 0
  {
   NET 3593
   VTX 6414, 6416
  }
  VTX  6418, 0, 0
  {
   COORD (1880,1160)
  }
  BUS  6419, 0, 0
  {
   NET 3593
   VTX 6416, 6418
  }
  BUS  6420, 0, 0
  {
   NET 3593
   VTX 6418, 6322
  }
  NET WIRE  6466, 0, 0
  NET BUS  6834, 0, 0
  VTX  6841, 0, 0
  {
   COORD (1120,1140)
  }
  WIRE  6847, 0, 0
  {
   NET 6848
   VTX 6841, 6345
  }
  NET WIRE  6848, 0, 0
  INSTANCE  6866, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="instruction_decoder"
    #CUSTOM_NAME=""
    #LIBRARY="#default"
    #REFERENCE="U18"
    #SYMBOL="instruction_decoder"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="9e86271d-31d2-4dad-b224-8a353f8f7746"
   }
   COORD (1200,1960)
   VERTEXES ( (2,3767), (4,6881), (6,7596), (8,7580), (10,7582), (12,7584), (14,7586), (16,7588), (18,7590), (20,7592), (22,7594) )
  }
  TEXT  6867, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1200,1924,1255,1959)
   ALIGN 8
   MARGINS (1,1)
   PARENT 6866
  }
  TEXT  6868, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1200,2360,1457,2395)
   MARGINS (1,1)
   PARENT 6866
  }
  VTX  6881, 0, 0
  {
   COORD (1200,2060)
  }
  VTX  6882, 0, 0
  {
   COORD (900,2160)
  }
  VTX  6884, 0, 0
  {
   COORD (1160,2060)
  }
  BUS  6885, 0, 0
  {
   NET 5104
   VTX 6881, 6884
  }
  VTX  6886, 0, 0
  {
   COORD (1160,2160)
  }
  BUS  6887, 0, 0
  {
   NET 5104
   VTX 6884, 6886
  }
  BUS  6888, 0, 0
  {
   NET 5104
   VTX 6886, 6882
  }
  BUS  6889, 0, 0
  {
   NET 5104
   VTX 3762, 6882
  }
  BUS  6890, 0, 0
  {
   NET 5104
   VTX 6882, 3843
  }
  NET BUS  6913, 0, 0
  NET BUS  6917, 0, 0
  INSTANCE  6964, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="returnLogic"
    #CUSTOM_NAME=""
    #LIBRARY="#default"
    #REFERENCE="U27"
    #SYMBOL="returnLogic"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="42b0b0a9-56b6-4b85-bfb5-c3a611e742a4"
   }
   COORD (500,1380)
   VERTEXES ( (2,16034), (4,16035), (6,16037) )
  }
  TEXT  6965, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (500,1344,555,1379)
   ALIGN 8
   MARGINS (1,1)
   PARENT 6964
  }
  TEXT  6966, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (500,1540,648,1575)
   MARGINS (1,1)
   PARENT 6964
  }
  NET BUS  6984, 0, 0
  NET WIRE  7030, 0, 0
  {
   VARIABLES
   {
    #NAME="NET6519"
   }
  }
  NET WIRE  7031, 0, 0
  {
   VARIABLES
   {
    #NAME="NET6519"
   }
  }
  INSTANCE  7158, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="IF_ID"
    #CUSTOM_NAME=""
    #LIBRARY="#default"
    #REFERENCE="U3"
    #SYMBOL="IF_ID"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="5f7b91f1-e113-4fca-aec2-bb91241f5a01"
   }
   COORD (1800,1940)
   VERTEXES ( (2,15151), (4,7578), (6,7579), (8,7581), (10,7583), (12,7585), (14,7587), (16,7589), (18,7591), (20,7593), (22,7595), (24,7597), (26,14966), (28,7601), (30,9741), (32,7603), (34,9747), (36,15046), (38,15048), (40,16012), (42,7612) )
  }
  TEXT  7159, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1800,1904,1839,1939)
   ALIGN 8
   MARGINS (1,1)
   PARENT 7158
  }
  TEXT  7160, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1800,2460,1871,2495)
   MARGINS (1,1)
   PARENT 7158
  }
  NET WIRE  7163, 0, 0
  VTX  7578, 0, 0
  {
   COORD (1800,1980)
  }
  VTX  7579, 0, 0
  {
   COORD (1800,2020)
  }
  VTX  7580, 0, 0
  {
   COORD (1620,2000)
  }
  VTX  7581, 0, 0
  {
   COORD (1800,2060)
  }
  VTX  7582, 0, 0
  {
   COORD (1620,2040)
  }
  VTX  7583, 0, 0
  {
   COORD (1800,2100)
  }
  VTX  7584, 0, 0
  {
   COORD (1620,2080)
  }
  VTX  7585, 0, 0
  {
   COORD (1800,2140)
  }
  VTX  7586, 0, 0
  {
   COORD (1620,2120)
  }
  VTX  7587, 0, 0
  {
   COORD (1800,2180)
  }
  VTX  7588, 0, 0
  {
   COORD (1620,2160)
  }
  VTX  7589, 0, 0
  {
   COORD (1800,2220)
  }
  VTX  7590, 0, 0
  {
   COORD (1620,2200)
  }
  VTX  7591, 0, 0
  {
   COORD (1800,2260)
  }
  VTX  7592, 0, 0
  {
   COORD (1620,2240)
  }
  VTX  7593, 0, 0
  {
   COORD (1800,2300)
  }
  VTX  7594, 0, 0
  {
   COORD (1620,2280)
  }
  VTX  7595, 0, 0
  {
   COORD (1800,2340)
  }
  VTX  7596, 0, 0
  {
   COORD (1620,2320)
  }
  VTX  7597, 0, 0
  {
   COORD (1800,2380)
  }
  VTX  7600, 0, 0
  {
   COORD (1840,1520)
  }
  VTX  7601, 0, 0
  {
   COORD (2240,1980)
  }
  VTX  7603, 0, 0
  {
   COORD (2240,2060)
  }
  VTX  7611, 0, 0
  {
   COORD (1880,1520)
  }
  VTX  7612, 0, 0
  {
   COORD (2240,2260)
  }
  VTX  7622, 0, 0
  {
   COORD (1700,1980)
  }
  WIRE  7623, 0, 0
  {
   NET 653
   VTX 3812, 7622
  }
  WIRE  7624, 0, 0
  {
   NET 653
   VTX 7622, 7578
  }
  VTX  7625, 0, 0
  {
   COORD (1740,2020)
  }
  WIRE  7626, 0, 0
  {
   NET 633
   VTX 3810, 7625
  }
  WIRE  7627, 0, 0
  {
   NET 633
   VTX 7625, 7579
  }
  VTX  7628, 0, 0
  {
   COORD (1640,2000)
  }
  BUS  7629, 0, 0
  {
   NET 106
   VTX 7580, 7628
  }
  VTX  7630, 0, 0
  {
   COORD (1640,2060)
  }
  BUS  7631, 0, 0
  {
   NET 106
   VTX 7628, 7630
  }
  BUS  7632, 0, 0
  {
   NET 106
   VTX 7630, 7581
  }
  VTX  7633, 0, 0
  {
   COORD (1720,2040)
  }
  BUS  7634, 0, 0
  {
   NET 110
   VTX 7582, 7633
  }
  VTX  7635, 0, 0
  {
   COORD (1720,2100)
  }
  BUS  7636, 0, 0
  {
   NET 110
   VTX 7633, 7635
  }
  BUS  7637, 0, 0
  {
   NET 110
   VTX 7635, 7583
  }
  VTX  7638, 0, 0
  {
   COORD (1640,2080)
  }
  BUS  7639, 0, 0
  {
   NET 114
   VTX 7584, 7638
  }
  VTX  7640, 0, 0
  {
   COORD (1640,2140)
  }
  BUS  7641, 0, 0
  {
   NET 114
   VTX 7638, 7640
  }
  BUS  7642, 0, 0
  {
   NET 114
   VTX 7640, 7585
  }
  VTX  7643, 0, 0
  {
   COORD (1680,2120)
  }
  BUS  7644, 0, 0
  {
   NET 118
   VTX 7586, 7643
  }
  VTX  7645, 0, 0
  {
   COORD (1680,2180)
  }
  BUS  7646, 0, 0
  {
   NET 118
   VTX 7643, 7645
  }
  BUS  7647, 0, 0
  {
   NET 118
   VTX 7645, 7587
  }
  VTX  7648, 0, 0
  {
   COORD (1640,2160)
  }
  BUS  7649, 0, 0
  {
   NET 122
   VTX 7588, 7648
  }
  VTX  7650, 0, 0
  {
   COORD (1640,2220)
  }
  BUS  7651, 0, 0
  {
   NET 122
   VTX 7648, 7650
  }
  BUS  7652, 0, 0
  {
   NET 122
   VTX 7650, 7589
  }
  VTX  7653, 0, 0
  {
   COORD (1680,2200)
  }
  BUS  7654, 0, 0
  {
   NET 126
   VTX 7590, 7653
  }
  VTX  7655, 0, 0
  {
   COORD (1680,2260)
  }
  BUS  7656, 0, 0
  {
   NET 126
   VTX 7653, 7655
  }
  BUS  7657, 0, 0
  {
   NET 126
   VTX 7655, 7591
  }
  VTX  7658, 0, 0
  {
   COORD (1640,2240)
  }
  BUS  7659, 0, 0
  {
   NET 130
   VTX 7592, 7658
  }
  VTX  7660, 0, 0
  {
   COORD (1640,2300)
  }
  BUS  7661, 0, 0
  {
   NET 130
   VTX 7658, 7660
  }
  BUS  7662, 0, 0
  {
   NET 130
   VTX 7660, 7593
  }
  VTX  7663, 0, 0
  {
   COORD (1680,2280)
  }
  WIRE  7664, 0, 0
  {
   NET 134
   VTX 7594, 7663
  }
  VTX  7665, 0, 0
  {
   COORD (1680,2340)
  }
  WIRE  7666, 0, 0
  {
   NET 134
   VTX 7663, 7665
  }
  WIRE  7667, 0, 0
  {
   NET 134
   VTX 7665, 7595
  }
  VTX  7668, 0, 0
  {
   COORD (1640,2320)
  }
  BUS  7669, 0, 0
  {
   NET 6913
   VTX 7596, 7668
  }
  VTX  7670, 0, 0
  {
   COORD (1640,2380)
  }
  BUS  7671, 0, 0
  {
   NET 6913
   VTX 7668, 7670
  }
  BUS  7672, 0, 0
  {
   NET 6913
   VTX 7670, 7597
  }
  VTX  7676, 0, 0
  {
   COORD (1840,1820)
  }
  VTX  7678, 0, 0
  {
   COORD (2300,1820)
  }
  BUS  7679, 0, 0
  {
   NET 3099
   VTX 7676, 7678
  }
  VTX  7680, 0, 0
  {
   COORD (2300,1980)
  }
  BUS  7681, 0, 0
  {
   NET 3099
   VTX 7678, 7680
  }
  BUS  7682, 0, 0
  {
   NET 3099
   VTX 7680, 7601
  }
  VTX  7686, 0, 0
  {
   COORD (2320,2060)
  }
  BUS  7687, 0, 0
  {
   NET 6178
   VTX 6167, 7686
  }
  BUS  7688, 0, 0
  {
   NET 6178
   VTX 7686, 7603
  }
  VTX  7707, 0, 0
  {
   COORD (1880,1780)
  }
  WIRE  7708, 0, 0
  {
   NET 3583
   VTX 7611, 7707
  }
  VTX  7709, 0, 0
  {
   COORD (2280,1780)
  }
  WIRE  7710, 0, 0
  {
   NET 3583
   VTX 7707, 7709
  }
  VTX  7711, 0, 0
  {
   COORD (2280,2260)
  }
  WIRE  7712, 0, 0
  {
   NET 3583
   VTX 7709, 7711
  }
  WIRE  7713, 0, 0
  {
   NET 3583
   VTX 7711, 7612
  }
  INSTANCE  7753, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="HazardForwardStallUnit"
    #CUSTOM_NAME=""
    #LIBRARY="#default"
    #REFERENCE="U4"
    #SYMBOL="HazardForwardStallUnit"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="2f8a608a-e3a2-4321-9df7-e7c95b016008"
   }
   COORD (2800,920)
   VERTEXES ( (2,9961), (4,15275), (6,7921), (8,9802), (10,15482), (12,7926), (14,9931), (16,15728), (18,15469), (20,15711), (22,15756), (24,15775), (26,15126), (28,15341), (30,15152), (32,15185), (34,7942), (36,7944) )
  }
  TEXT  7754, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2800,884,2839,919)
   ALIGN 8
   MARGINS (1,1)
   PARENT 7753
  }
  TEXT  7755, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (2800,1440,3111,1475)
   MARGINS (1,1)
   PARENT 7753
  }
  VTX  7921, 0, 0
  {
   COORD (2800,960)
  }
  VTX  7926, 0, 0
  {
   COORD (2800,1160)
  }
  VTX  7929, 0, 0
  {
   COORD (2540,1280)
  }
  VTX  7941, 0, 0
  {
   COORD (3440,1920)
  }
  VTX  7942, 0, 0
  {
   COORD (3120,1120)
  }
  VTX  7943, 0, 0
  {
   COORD (3440,2300)
  }
  VTX  7944, 0, 0
  {
   COORD (3120,1160)
  }
  VTX  7945, 0, 0
  {
   COORD (2320,1580)
  }
  BUS  7946, 0, 0
  {
   NET 6178
   VTX 6167, 7945
  }
  VTX  7947, 0, 0
  {
   COORD (2680,1580)
  }
  BUS  7948, 0, 0
  {
   NET 6178
   VTX 7945, 7947
  }
  VTX  7949, 0, 0
  {
   COORD (2680,960)
  }
  BUS  7950, 0, 0
  {
   NET 6178
   VTX 7947, 7949
  }
  BUS  7951, 0, 0
  {
   NET 6178
   VTX 7949, 7921
  }
  VTX  7990, 0, 0
  {
   COORD (5530,1940)
  }
  BUS  7991, 0, 0
  {
   NET 8074
   VTX 4688, 7990
  }
  VTX  7992, 0, 0
  {
   COORD (5530,1430)
  }
  BUS  7993, 0, 0
  {
   NET 8074
   VTX 7990, 7992
  }
  VTX  7994, 0, 0
  {
   COORD (5520,1430)
  }
  BUS  7995, 0, 0
  {
   NET 8074
   VTX 7992, 7994
  }
  VTX  7996, 0, 0
  {
   COORD (5520,1360)
  }
  BUS  7997, 0, 0
  {
   NET 8074
   VTX 7994, 7996
  }
  VTX  7998, 0, 0
  {
   COORD (3140,1360)
  }
  BUS  7999, 0, 0
  {
   NET 8074
   VTX 7996, 7998
  }
  VTX  8000, 0, 0
  {
   COORD (3140,1580)
  }
  BUS  8001, 0, 0
  {
   NET 8074
   VTX 7998, 8000
  }
  VTX  8002, 0, 0
  {
   COORD (2780,1580)
  }
  BUS  8003, 0, 0
  {
   NET 8074
   VTX 8000, 8002
  }
  VTX  8004, 0, 0
  {
   COORD (2780,1160)
  }
  BUS  8005, 0, 0
  {
   NET 8074
   VTX 8002, 8004
  }
  BUS  8006, 0, 0
  {
   NET 8074
   VTX 8004, 7926
  }
  VTX  8062, 0, 0
  {
   COORD (3260,1920)
  }
  BUS  8063, 0, 0
  {
   NET 6117
   VTX 7941, 8062
  }
  VTX  8064, 0, 0
  {
   COORD (3260,1120)
  }
  BUS  8065, 0, 0
  {
   NET 6117
   VTX 8062, 8064
  }
  BUS  8066, 0, 0
  {
   NET 6117
   VTX 8064, 7942
  }
  VTX  8067, 0, 0
  {
   COORD (3240,2300)
  }
  BUS  8068, 0, 0
  {
   NET 6125
   VTX 7943, 8067
  }
  VTX  8069, 0, 0
  {
   COORD (3240,1160)
  }
  BUS  8070, 0, 0
  {
   NET 6125
   VTX 8067, 8069
  }
  BUS  8071, 0, 0
  {
   NET 6125
   VTX 8069, 7944
  }
  NET BUS  8074, 0, 0
  VTX  9741, 0, 0
  {
   COORD (2240,2020)
  }
  VTX  9742, 0, 0
  {
   COORD (2300,2020)
  }
  BUS  9743, 0, 0
  {
   NET 3108
   VTX 4090, 9742
  }
  BUS  9744, 0, 0
  {
   NET 3108
   VTX 9742, 9741
  }
  VTX  9745, 0, 0
  {
   COORD (2380,2400)
  }
  VTX  9747, 0, 0
  {
   COORD (2240,2100)
  }
  VTX  9748, 0, 0
  {
   COORD (2360,2400)
  }
  BUS  9749, 0, 0
  {
   NET 3227
   VTX 9745, 9748
  }
  VTX  9750, 0, 0
  {
   COORD (2360,2100)
  }
  BUS  9751, 0, 0
  {
   NET 3227
   VTX 9748, 9750
  }
  BUS  9754, 0, 0
  {
   NET 3227
   VTX 9750, 9747
  }
  VTX  9802, 0, 0
  {
   COORD (2800,1000)
  }
  VTX  9803, 0, 0
  {
   COORD (2560,1000)
  }
  BUS  9804, 0, 0
  {
   NET 3227
   VTX 9802, 9803
  }
  VTX  9805, 0, 0
  {
   COORD (2560,1660)
  }
  BUS  9806, 0, 0
  {
   NET 3227
   VTX 9803, 9805
  }
  VTX  9807, 0, 0
  {
   COORD (2360,1660)
  }
  BUS  9808, 0, 0
  {
   NET 3227
   VTX 9805, 9807
  }
  BUS  9809, 0, 0
  {
   NET 3227
   VTX 9807, 9750
  }
  VTX  9931, 0, 0
  {
   COORD (2800,1200)
  }
  VTX  9932, 0, 0
  {
   COORD (2700,1200)
  }
  VTX  9961, 0, 0
  {
   COORD (2800,1040)
  }
  VTX  9963, 0, 0
  {
   COORD (2660,1040)
  }
  BUS  9964, 0, 0
  {
   NET 9971
   VTX 9961, 9963
  }
  VTX  9965, 0, 0
  {
   COORD (2660,1520)
  }
  BUS  9966, 0, 0
  {
   NET 9971
   VTX 9963, 9965
  }
  VTX  9967, 0, 0
  {
   COORD (4220,1520)
  }
  BUS  9968, 0, 0
  {
   NET 9971
   VTX 9965, 9967
  }
  NET BUS  9971, 0, 0
  BUS  9972, 0, 0
  {
   NET 9971
   VTX 9967, 4225
  }
  VTX  14964, 0, 0
  {
   COORD (2820,1880)
  }
  VTX  14965, 0, 0
  {
   COORD (2820,1920)
  }
  VTX  14966, 0, 0
  {
   COORD (2240,2300)
  }
  VTX  14967, 0, 0
  {
   COORD (2820,2120)
  }
  VTX  14971, 0, 0
  {
   COORD (2820,2000)
  }
  VTX  14972, 0, 0
  {
   COORD (2820,2040)
  }
  VTX  14973, 0, 0
  {
   COORD (3100,2240)
  }
  VTX  14976, 0, 0
  {
   COORD (3440,1760)
  }
  VTX  14977, 0, 0
  {
   COORD (3220,1880)
  }
  VTX  14978, 0, 0
  {
   COORD (3440,2140)
  }
  VTX  14979, 0, 0
  {
   COORD (3220,1920)
  }
  VTX  14980, 0, 0
  {
   COORD (2760,1900)
  }
  WIRE  14981, 0, 0
  {
   NET 653
   VTX 3929, 14980
  }
  VTX  14982, 0, 0
  {
   COORD (2780,1900)
  }
  WIRE  14983, 0, 0
  {
   NET 653
   VTX 14980, 14982
  }
  VTX  14984, 0, 0
  {
   COORD (2780,1880)
  }
  WIRE  14985, 0, 0
  {
   NET 653
   VTX 14982, 14984
  }
  WIRE  14986, 0, 0
  {
   NET 653
   VTX 14984, 14964
  }
  VTX  14987, 0, 0
  {
   COORD (2780,1920)
  }
  WIRE  14988, 0, 0
  {
   NET 633
   VTX 3919, 14987
  }
  WIRE  14989, 0, 0
  {
   NET 633
   VTX 14987, 14965
  }
  VTX  14990, 0, 0
  {
   COORD (2800,2300)
  }
  BUS  14991, 0, 0
  {
   NET 6917
   VTX 14966, 14990
  }
  VTX  14992, 0, 0
  {
   COORD (2800,2120)
  }
  BUS  14993, 0, 0
  {
   NET 6917
   VTX 14990, 14992
  }
  BUS  14994, 0, 0
  {
   NET 6917
   VTX 14992, 14967
  }
  BUS  15015, 0, 0
  {
   NET 6178
   VTX 6167, 14971
  }
  VTX  15016, 0, 0
  {
   COORD (2440,2100)
  }
  BUS  15017, 0, 0
  {
   NET 3227
   VTX 9750, 15016
  }
  VTX  15018, 0, 0
  {
   COORD (2440,2040)
  }
  BUS  15019, 0, 0
  {
   NET 3227
   VTX 15016, 15018
  }
  BUS  15020, 0, 0
  {
   NET 3227
   VTX 15018, 14972
  }
  VTX  15021, 0, 0
  {
   COORD (3100,2520)
  }
  BUS  15022, 0, 0
  {
   NET 6085
   VTX 6071, 15021
  }
  BUS  15023, 0, 0
  {
   NET 6085
   VTX 15021, 14973
  }
  VTX  15033, 0, 0
  {
   COORD (3300,1760)
  }
  BUS  15034, 0, 0
  {
   NET 4042
   VTX 14976, 15033
  }
  VTX  15035, 0, 0
  {
   COORD (3300,1880)
  }
  BUS  15036, 0, 0
  {
   NET 4042
   VTX 15033, 15035
  }
  BUS  15037, 0, 0
  {
   NET 4042
   VTX 15035, 14977
  }
  VTX  15038, 0, 0
  {
   COORD (3260,2140)
  }
  BUS  15039, 0, 0
  {
   NET 15964
   VTX 14978, 15038
  }
  VTX  15040, 0, 0
  {
   COORD (3260,1920)
  }
  BUS  15041, 0, 0
  {
   NET 15964
   VTX 15038, 15040
  }
  BUS  15042, 0, 0
  {
   NET 15964
   VTX 15040, 14979
  }
  VTX  15044, 0, 0
  {
   COORD (1800,1240)
  }
  VTX  15045, 0, 0
  {
   COORD (2440,1720)
  }
  VTX  15046, 0, 0
  {
   COORD (2240,2140)
  }
  VTX  15047, 0, 0
  {
   COORD (2440,1760)
  }
  VTX  15048, 0, 0
  {
   COORD (2240,2180)
  }
  VTX  15049, 0, 0
  {
   COORD (2440,1800)
  }
  VTX  15050, 0, 0
  {
   COORD (1840,1240)
  }
  VTX  15051, 0, 0
  {
   COORD (2440,1840)
  }
  VTX  15052, 0, 0
  {
   COORD (2800,1720)
  }
  VTX  15053, 0, 0
  {
   COORD (1800,1180)
  }
  WIRE  15054, 0, 0
  {
   NET 3603
   VTX 15044, 15053
  }
  VTX  15055, 0, 0
  {
   COORD (1720,1180)
  }
  WIRE  15056, 0, 0
  {
   NET 3603
   VTX 15053, 15055
  }
  VTX  15057, 0, 0
  {
   COORD (1720,1720)
  }
  WIRE  15058, 0, 0
  {
   NET 3603
   VTX 15055, 15057
  }
  WIRE  15059, 0, 0
  {
   NET 3603
   VTX 15057, 15045
  }
  VTX  15060, 0, 0
  {
   COORD (2380,2140)
  }
  BUS  15061, 0, 0
  {
   NET 329
   VTX 15046, 15060
  }
  VTX  15062, 0, 0
  {
   COORD (2380,1760)
  }
  BUS  15063, 0, 0
  {
   NET 329
   VTX 15060, 15062
  }
  BUS  15064, 0, 0
  {
   NET 329
   VTX 15062, 15047
  }
  VTX  15065, 0, 0
  {
   COORD (2420,2180)
  }
  BUS  15066, 0, 0
  {
   NET 1640
   VTX 15048, 15065
  }
  VTX  15067, 0, 0
  {
   COORD (2420,1800)
  }
  BUS  15068, 0, 0
  {
   NET 1640
   VTX 15065, 15067
  }
  BUS  15069, 0, 0
  {
   NET 1640
   VTX 15067, 15049
  }
  VTX  15070, 0, 0
  {
   COORD (1840,1200)
  }
  WIRE  15071, 0, 0
  {
   NET 3622
   VTX 15050, 15070
  }
  VTX  15072, 0, 0
  {
   COORD (1620,1200)
  }
  WIRE  15073, 0, 0
  {
   NET 3622
   VTX 15070, 15072
  }
  VTX  15074, 0, 0
  {
   COORD (1620,1840)
  }
  WIRE  15075, 0, 0
  {
   NET 3622
   VTX 15072, 15074
  }
  WIRE  15076, 0, 0
  {
   NET 3622
   VTX 15074, 15051
  }
  VTX  15077, 0, 0
  {
   COORD (2820,1720)
  }
  BUS  15078, 0, 0
  {
   NET 15923
   VTX 5015, 15077
  }
  BUS  15079, 0, 0
  {
   NET 15923
   VTX 15077, 15052
  }
  VTX  15125, 0, 0
  {
   COORD (2540,1420)
  }
  VTX  15126, 0, 0
  {
   COORD (3120,960)
  }
  VTX  15127, 0, 0
  {
   COORD (2720,1420)
  }
  WIRE  15128, 0, 0
  {
   NET 6466
   VTX 15125, 15127
  }
  VTX  15129, 0, 0
  {
   COORD (2720,720)
  }
  WIRE  15130, 0, 0
  {
   NET 6466
   VTX 15127, 15129
  }
  VTX  15131, 0, 0
  {
   COORD (3180,720)
  }
  WIRE  15132, 0, 0
  {
   NET 6466
   VTX 15129, 15131
  }
  VTX  15133, 0, 0
  {
   COORD (3180,960)
  }
  WIRE  15134, 0, 0
  {
   NET 6466
   VTX 15131, 15133
  }
  WIRE  15135, 0, 0
  {
   NET 6466
   VTX 15133, 15126
  }
  VTX  15151, 0, 0
  {
   COORD (1800,2420)
  }
  VTX  15152, 0, 0
  {
   COORD (3120,1040)
  }
  VTX  15153, 0, 0
  {
   COORD (1780,2420)
  }
  WIRE  15154, 0, 0
  {
   NET 7163
   VTX 15151, 15153
  }
  VTX  15155, 0, 0
  {
   COORD (1780,1600)
  }
  WIRE  15156, 0, 0
  {
   NET 7163
   VTX 15153, 15155
  }
  VTX  15157, 0, 0
  {
   COORD (2740,1600)
  }
  WIRE  15158, 0, 0
  {
   NET 7163
   VTX 15155, 15157
  }
  VTX  15159, 0, 0
  {
   COORD (2740,780)
  }
  WIRE  15160, 0, 0
  {
   NET 7163
   VTX 15157, 15159
  }
  VTX  15161, 0, 0
  {
   COORD (3160,780)
  }
  WIRE  15162, 0, 0
  {
   NET 7163
   VTX 15159, 15161
  }
  VTX  15163, 0, 0
  {
   COORD (3160,1040)
  }
  WIRE  15164, 0, 0
  {
   NET 7163
   VTX 15161, 15163
  }
  WIRE  15165, 0, 0
  {
   NET 7163
   VTX 15163, 15152
  }
  VTX  15174, 0, 0
  {
   COORD (720,2160)
  }
  VTX  15175, 0, 0
  {
   COORD (3200,900)
  }
  VTX  15176, 0, 0
  {
   COORD (685,2160)
  }
  WIRE  15177, 0, 0
  {
   NET 7030
   VTX 15174, 15176
  }
  VTX  15178, 0, 0
  {
   COORD (685,1880)
  }
  WIRE  15179, 0, 0
  {
   NET 7030
   VTX 15176, 15178
  }
  VTX  15180, 0, 0
  {
   COORD (340,1880)
  }
  WIRE  15181, 0, 0
  {
   NET 7030
   VTX 15178, 15180
  }
  VTX  15182, 0, 0
  {
   COORD (340,900)
  }
  WIRE  15183, 0, 0
  {
   NET 7030
   VTX 15180, 15182
  }
  WIRE  15184, 0, 0
  {
   NET 7030
   VTX 15182, 15175
  }
  VTX  15185, 0, 0
  {
   COORD (3120,1080)
  }
  VTX  15186, 0, 0
  {
   COORD (3200,1080)
  }
  WIRE  15187, 0, 0
  {
   NET 7031
   VTX 15185, 15186
  }
  WIRE  15188, 0, 0
  {
   NET 7031
   VTX 15186, 15175
  }
  NET WIRE  15191, 0, 0
  VTX  15201, 0, 0
  {
   COORD (3920,2120)
  }
  VTX  15202, 0, 0
  {
   COORD (2080,1240)
  }
  NET WIRE  15203, 0, 0
  VTX  15204, 0, 0
  {
   COORD (3820,2120)
  }
  WIRE  15205, 0, 0
  {
   NET 15203
   VTX 15201, 15204
  }
  VTX  15206, 0, 0
  {
   COORD (3820,700)
  }
  WIRE  15207, 0, 0
  {
   NET 15203
   VTX 15204, 15206
  }
  VTX  15208, 0, 0
  {
   COORD (2080,700)
  }
  WIRE  15209, 0, 0
  {
   NET 15203
   VTX 15206, 15208
  }
  WIRE  15210, 0, 0
  {
   NET 15203
   VTX 15208, 15202
  }
  VTX  15226, 0, 0
  {
   COORD (2000,1240)
  }
  VTX  15227, 0, 0
  {
   COORD (3920,2080)
  }
  VTX  15228, 0, 0
  {
   COORD (2000,680)
  }
  WIRE  15229, 0, 0
  {
   NET 15191
   VTX 15226, 15228
  }
  VTX  15230, 0, 0
  {
   COORD (3840,680)
  }
  WIRE  15231, 0, 0
  {
   NET 15191
   VTX 15228, 15230
  }
  VTX  15232, 0, 0
  {
   COORD (3840,2080)
  }
  WIRE  15233, 0, 0
  {
   NET 15191
   VTX 15230, 15232
  }
  WIRE  15234, 0, 0
  {
   NET 15191
   VTX 15232, 15227
  }
  VTX  15235, 0, 0
  {
   COORD (3920,2160)
  }
  VTX  15236, 0, 0
  {
   COORD (2200,1240)
  }
  NET WIRE  15237, 0, 0
  VTX  15238, 0, 0
  {
   COORD (3800,2160)
  }
  WIRE  15239, 0, 0
  {
   NET 15237
   VTX 15235, 15238
  }
  VTX  15240, 0, 0
  {
   COORD (3800,660)
  }
  WIRE  15241, 0, 0
  {
   NET 15237
   VTX 15238, 15240
  }
  VTX  15242, 0, 0
  {
   COORD (2200,660)
  }
  WIRE  15243, 0, 0
  {
   NET 15237
   VTX 15240, 15242
  }
  WIRE  15244, 0, 0
  {
   NET 15237
   VTX 15242, 15236
  }
  VTX  15245, 0, 0
  {
   COORD (3920,2200)
  }
  VTX  15246, 0, 0
  {
   COORD (2240,1240)
  }
  NET WIRE  15247, 0, 0
  VTX  15248, 0, 0
  {
   COORD (3780,2200)
  }
  WIRE  15249, 0, 0
  {
   NET 15247
   VTX 15245, 15248
  }
  VTX  15250, 0, 0
  {
   COORD (3780,640)
  }
  WIRE  15251, 0, 0
  {
   NET 15247
   VTX 15248, 15250
  }
  VTX  15252, 0, 0
  {
   COORD (2240,640)
  }
  WIRE  15253, 0, 0
  {
   NET 15247
   VTX 15250, 15252
  }
  WIRE  15254, 0, 0
  {
   NET 15247
   VTX 15252, 15246
  }
  VTX  15255, 0, 0
  {
   COORD (3920,2240)
  }
  VTX  15256, 0, 0
  {
   COORD (2280,1240)
  }
  NET WIRE  15257, 0, 0
  VTX  15258, 0, 0
  {
   COORD (3740,2240)
  }
  WIRE  15259, 0, 0
  {
   NET 15257
   VTX 15255, 15258
  }
  VTX  15260, 0, 0
  {
   COORD (3740,620)
  }
  WIRE  15261, 0, 0
  {
   NET 15257
   VTX 15258, 15260
  }
  VTX  15262, 0, 0
  {
   COORD (2280,620)
  }
  WIRE  15263, 0, 0
  {
   NET 15257
   VTX 15260, 15262
  }
  WIRE  15264, 0, 0
  {
   NET 15257
   VTX 15262, 15256
  }
  VTX  15265, 0, 0
  {
   COORD (3920,2280)
  }
  NET WIRE  15266, 0, 0
  VTX  15267, 0, 0
  {
   COORD (3700,2280)
  }
  WIRE  15268, 0, 0
  {
   NET 15266
   VTX 15265, 15267
  }
  VTX  15269, 0, 0
  {
   COORD (3700,600)
  }
  WIRE  15270, 0, 0
  {
   NET 15266
   VTX 15267, 15269
  }
  VTX  15271, 0, 0
  {
   COORD (2540,600)
  }
  WIRE  15272, 0, 0
  {
   NET 15266
   VTX 15269, 15271
  }
  WIRE  15273, 0, 0
  {
   NET 15266
   VTX 15271, 7929
  }
  VTX  15275, 0, 0
  {
   COORD (2800,1080)
  }
  VTX  15276, 0, 0
  {
   COORD (4240,820)
  }
  BUS  15277, 0, 0
  {
   NET 6220
   VTX 6206, 15276
  }
  VTX  15278, 0, 0
  {
   COORD (2640,820)
  }
  BUS  15279, 0, 0
  {
   NET 6220
   VTX 15276, 15278
  }
  VTX  15280, 0, 0
  {
   COORD (2640,1080)
  }
  BUS  15281, 0, 0
  {
   NET 6220
   VTX 15278, 15280
  }
  BUS  15282, 0, 0
  {
   NET 6220
   VTX 15280, 15275
  }
  VTX  15284, 0, 0
  {
   COORD (4280,800)
  }
  BUS  15285, 0, 0
  {
   NET 15480
   VTX 6229, 15284
  }
  VTX  15286, 0, 0
  {
   COORD (2620,800)
  }
  BUS  15287, 0, 0
  {
   NET 15480
   VTX 15284, 15286
  }
  VTX  15295, 0, 0
  {
   COORD (3920,2320)
  }
  VTX  15296, 0, 0
  {
   COORD (2540,1320)
  }
  NET WIRE  15297, 0, 0
  VTX  15298, 0, 0
  {
   COORD (3680,2320)
  }
  WIRE  15299, 0, 0
  {
   NET 15297
   VTX 15295, 15298
  }
  VTX  15300, 0, 0
  {
   COORD (3680,740)
  }
  WIRE  15301, 0, 0
  {
   NET 15297
   VTX 15298, 15300
  }
  VTX  15302, 0, 0
  {
   COORD (2580,740)
  }
  WIRE  15303, 0, 0
  {
   NET 15297
   VTX 15300, 15302
  }
  VTX  15304, 0, 0
  {
   COORD (2580,1320)
  }
  WIRE  15305, 0, 0
  {
   NET 15297
   VTX 15302, 15304
  }
  WIRE  15306, 0, 0
  {
   NET 15297
   VTX 15304, 15296
  }
  VTX  15307, 0, 0
  {
   COORD (3920,2360)
  }
  VTX  15308, 0, 0
  {
   COORD (2540,1360)
  }
  NET WIRE  15309, 0, 0
  VTX  15310, 0, 0
  {
   COORD (3660,2360)
  }
  WIRE  15311, 0, 0
  {
   NET 15309
   VTX 15307, 15310
  }
  VTX  15312, 0, 0
  {
   COORD (3660,580)
  }
  WIRE  15313, 0, 0
  {
   NET 15309
   VTX 15310, 15312
  }
  VTX  15314, 0, 0
  {
   COORD (2600,580)
  }
  WIRE  15315, 0, 0
  {
   NET 15309
   VTX 15312, 15314
  }
  VTX  15316, 0, 0
  {
   COORD (2600,1360)
  }
  WIRE  15317, 0, 0
  {
   NET 15309
   VTX 15314, 15316
  }
  WIRE  15318, 0, 0
  {
   NET 15309
   VTX 15316, 15308
  }
  VTX  15319, 0, 0
  {
   COORD (2640,2400)
  }
  VTX  15320, 0, 0
  {
   COORD (3920,2040)
  }
  VTX  15321, 0, 0
  {
   COORD (2660,2400)
  }
  BUS  15322, 0, 0
  {
   NET 4720
   VTX 15319, 15321
  }
  VTX  15323, 0, 0
  {
   COORD (2660,2380)
  }
  BUS  15324, 0, 0
  {
   NET 4720
   VTX 15321, 15323
  }
  VTX  15325, 0, 0
  {
   COORD (3880,2380)
  }
  BUS  15326, 0, 0
  {
   NET 4720
   VTX 15323, 15325
  }
  VTX  15327, 0, 0
  {
   COORD (3880,2040)
  }
  BUS  15328, 0, 0
  {
   NET 4720
   VTX 15325, 15327
  }
  BUS  15329, 0, 0
  {
   NET 4720
   VTX 15327, 15320
  }
  VTX  15330, 0, 0
  {
   COORD (3920,2400)
  }
  VTX  15331, 0, 0
  {
   COORD (2120,1240)
  }
  NET BUS  15332, 0, 0
  VTX  15333, 0, 0
  {
   COORD (3280,2400)
  }
  BUS  15334, 0, 0
  {
   NET 15332
   VTX 15330, 15333
  }
  VTX  15335, 0, 0
  {
   COORD (3280,560)
  }
  BUS  15336, 0, 0
  {
   NET 15332
   VTX 15333, 15335
  }
  VTX  15337, 0, 0
  {
   COORD (2120,560)
  }
  BUS  15338, 0, 0
  {
   NET 15332
   VTX 15335, 15337
  }
  BUS  15339, 0, 0
  {
   NET 15332
   VTX 15337, 15331
  }
  VTX  15340, 0, 0
  {
   COORD (3920,2440)
  }
  VTX  15341, 0, 0
  {
   COORD (3120,1200)
  }
  NET WIRE  15342, 0, 0
  VTX  15343, 0, 0
  {
   COORD (3880,2440)
  }
  WIRE  15344, 0, 0
  {
   NET 15342
   VTX 15340, 15343
  }
  VTX  15345, 0, 0
  {
   COORD (3880,2600)
  }
  WIRE  15346, 0, 0
  {
   NET 15342
   VTX 15343, 15345
  }
  VTX  15347, 0, 0
  {
   COORD (280,2600)
  }
  WIRE  15348, 0, 0
  {
   NET 15342
   VTX 15345, 15347
  }
  VTX  15349, 0, 0
  {
   COORD (280,480)
  }
  WIRE  15350, 0, 0
  {
   NET 15342
   VTX 15347, 15349
  }
  VTX  15351, 0, 0
  {
   COORD (3320,480)
  }
  WIRE  15352, 0, 0
  {
   NET 15342
   VTX 15349, 15351
  }
  VTX  15353, 0, 0
  {
   COORD (3320,1200)
  }
  WIRE  15354, 0, 0
  {
   NET 15342
   VTX 15351, 15353
  }
  WIRE  15355, 0, 0
  {
   NET 15342
   VTX 15353, 15341
  }
  VTX  15356, 0, 0
  {
   COORD (5220,2300)
  }
  VTX  15357, 0, 0
  {
   COORD (5200,2300)
  }
  WIRE  15358, 0, 0
  {
   NET 15342
   VTX 15356, 15357
  }
  VTX  15359, 0, 0
  {
   COORD (5200,2600)
  }
  WIRE  15360, 0, 0
  {
   NET 15342
   VTX 15357, 15359
  }
  WIRE  15361, 0, 0
  {
   NET 15342
   VTX 15359, 15345
  }
  VTX  15368, 0, 0
  {
   COORD (4220,2120)
  }
  VTX  15369, 0, 0
  {
   COORD (4420,2080)
  }
  NET WIRE  15370, 0, 0
  VTX  15371, 0, 0
  {
   COORD (4420,2120)
  }
  WIRE  15372, 0, 0
  {
   NET 15370
   VTX 15368, 15371
  }
  WIRE  15373, 0, 0
  {
   NET 15370
   VTX 15371, 15369
  }
  VTX  15390, 0, 0
  {
   COORD (4220,2080)
  }
  VTX  15391, 0, 0
  {
   COORD (5220,2060)
  }
  NET WIRE  15392, 0, 0
  VTX  15393, 0, 0
  {
   COORD (4400,2080)
  }
  WIRE  15394, 0, 0
  {
   NET 15392
   VTX 15390, 15393
  }
  VTX  15395, 0, 0
  {
   COORD (4400,2200)
  }
  WIRE  15396, 0, 0
  {
   NET 15392
   VTX 15393, 15395
  }
  VTX  15397, 0, 0
  {
   COORD (4680,2200)
  }
  WIRE  15398, 0, 0
  {
   NET 15392
   VTX 15395, 15397
  }
  VTX  15399, 0, 0
  {
   COORD (4680,2060)
  }
  WIRE  15400, 0, 0
  {
   NET 15392
   VTX 15397, 15399
  }
  WIRE  15401, 0, 0
  {
   NET 15392
   VTX 15399, 15391
  }
  VTX  15402, 0, 0
  {
   COORD (4220,2160)
  }
  VTX  15403, 0, 0
  {
   COORD (5220,2100)
  }
  NET WIRE  15404, 0, 0
  VTX  15405, 0, 0
  {
   COORD (4240,2160)
  }
  WIRE  15406, 0, 0
  {
   NET 15404
   VTX 15402, 15405
  }
  VTX  15407, 0, 0
  {
   COORD (4240,2140)
  }
  WIRE  15408, 0, 0
  {
   NET 15404
   VTX 15405, 15407
  }
  VTX  15409, 0, 0
  {
   COORD (4380,2140)
  }
  WIRE  15410, 0, 0
  {
   NET 15404
   VTX 15407, 15409
  }
  VTX  15411, 0, 0
  {
   COORD (4380,2220)
  }
  WIRE  15412, 0, 0
  {
   NET 15404
   VTX 15409, 15411
  }
  VTX  15413, 0, 0
  {
   COORD (4700,2220)
  }
  WIRE  15414, 0, 0
  {
   NET 15404
   VTX 15411, 15413
  }
  VTX  15415, 0, 0
  {
   COORD (4700,2100)
  }
  WIRE  15416, 0, 0
  {
   NET 15404
   VTX 15413, 15415
  }
  WIRE  15417, 0, 0
  {
   NET 15404
   VTX 15415, 15403
  }
  VTX  15418, 0, 0
  {
   COORD (5220,2140)
  }
  VTX  15419, 0, 0
  {
   COORD (4220,2200)
  }
  NET WIRE  15420, 0, 0
  VTX  15421, 0, 0
  {
   COORD (4720,2140)
  }
  WIRE  15422, 0, 0
  {
   NET 15420
   VTX 15418, 15421
  }
  VTX  15423, 0, 0
  {
   COORD (4720,2240)
  }
  WIRE  15424, 0, 0
  {
   NET 15420
   VTX 15421, 15423
  }
  VTX  15425, 0, 0
  {
   COORD (4360,2240)
  }
  WIRE  15426, 0, 0
  {
   NET 15420
   VTX 15423, 15425
  }
  VTX  15427, 0, 0
  {
   COORD (4360,2200)
  }
  WIRE  15428, 0, 0
  {
   NET 15420
   VTX 15425, 15427
  }
  WIRE  15429, 0, 0
  {
   NET 15420
   VTX 15427, 15419
  }
  VTX  15430, 0, 0
  {
   COORD (4220,2240)
  }
  VTX  15431, 0, 0
  {
   COORD (5220,2180)
  }
  NET WIRE  15432, 0, 0
  VTX  15433, 0, 0
  {
   COORD (4340,2240)
  }
  WIRE  15434, 0, 0
  {
   NET 15432
   VTX 15430, 15433
  }
  VTX  15435, 0, 0
  {
   COORD (4340,2260)
  }
  WIRE  15436, 0, 0
  {
   NET 15432
   VTX 15433, 15435
  }
  VTX  15437, 0, 0
  {
   COORD (4740,2260)
  }
  WIRE  15438, 0, 0
  {
   NET 15432
   VTX 15435, 15437
  }
  VTX  15439, 0, 0
  {
   COORD (4740,2200)
  }
  WIRE  15440, 0, 0
  {
   NET 15432
   VTX 15437, 15439
  }
  VTX  15441, 0, 0
  {
   COORD (5200,2200)
  }
  WIRE  15442, 0, 0
  {
   NET 15432
   VTX 15439, 15441
  }
  VTX  15443, 0, 0
  {
   COORD (5200,2180)
  }
  WIRE  15444, 0, 0
  {
   NET 15432
   VTX 15441, 15443
  }
  WIRE  15445, 0, 0
  {
   NET 15432
   VTX 15443, 15431
  }
  VTX  15446, 0, 0
  {
   COORD (5220,2220)
  }
  VTX  15447, 0, 0
  {
   COORD (4220,2320)
  }
  NET WIRE  15448, 0, 0
  VTX  15449, 0, 0
  {
   COORD (4760,2220)
  }
  WIRE  15450, 0, 0
  {
   NET 15448
   VTX 15446, 15449
  }
  VTX  15451, 0, 0
  {
   COORD (4760,2320)
  }
  WIRE  15452, 0, 0
  {
   NET 15448
   VTX 15449, 15451
  }
  WIRE  15453, 0, 0
  {
   NET 15448
   VTX 15451, 15447
  }
  VTX  15454, 0, 0
  {
   COORD (5220,2260)
  }
  VTX  15455, 0, 0
  {
   COORD (4220,2360)
  }
  NET WIRE  15456, 0, 0
  VTX  15457, 0, 0
  {
   COORD (4800,2260)
  }
  WIRE  15458, 0, 0
  {
   NET 15456
   VTX 15454, 15457
  }
  VTX  15459, 0, 0
  {
   COORD (4800,2360)
  }
  WIRE  15460, 0, 0
  {
   NET 15456
   VTX 15457, 15459
  }
  WIRE  15461, 0, 0
  {
   NET 15456
   VTX 15459, 15455
  }
  VTX  15462, 0, 0
  {
   COORD (4220,2400)
  }
  VTX  15463, 0, 0
  {
   COORD (4780,1960)
  }
  NET BUS  15464, 0, 0
  VTX  15465, 0, 0
  {
   COORD (4780,2400)
  }
  BUS  15466, 0, 0
  {
   NET 15464
   VTX 15462, 15465
  }
  BUS  15467, 0, 0
  {
   NET 15464
   VTX 15465, 15463
  }
  VTX  15468, 0, 0
  {
   COORD (4220,2280)
  }
  VTX  15469, 0, 0
  {
   COORD (2800,1280)
  }
  NET WIRE  15470, 0, 0
  VTX  15471, 0, 0
  {
   COORD (4300,2280)
  }
  WIRE  15472, 0, 0
  {
   NET 15470
   VTX 15468, 15471
  }
  VTX  15473, 0, 0
  {
   COORD (4300,1500)
  }
  WIRE  15474, 0, 0
  {
   NET 15470
   VTX 15471, 15473
  }
  VTX  15475, 0, 0
  {
   COORD (2620,1500)
  }
  WIRE  15476, 0, 0
  {
   NET 15470
   VTX 15473, 15475
  }
  VTX  15477, 0, 0
  {
   COORD (2620,1280)
  }
  WIRE  15478, 0, 0
  {
   NET 15470
   VTX 15475, 15477
  }
  WIRE  15479, 0, 0
  {
   NET 15470
   VTX 15477, 15469
  }
  NET BUS  15480, 0, 0
  {
   VARIABLES
   {
    #NAME="BUS6245(7:0)"
   }
  }
  NET BUS  15481, 0, 0
  {
   VARIABLES
   {
    #NAME="BUS6245(7:0)"
   }
  }
  VTX  15482, 0, 0
  {
   COORD (2800,1120)
  }
  VTX  15483, 0, 0
  {
   COORD (2620,1120)
  }
  BUS  15484, 0, 0
  {
   NET 15481
   VTX 15482, 15483
  }
  BUS  15486, 0, 0
  {
   NET 15480
   VTX 15286, 15483
  }
  VTX  15487, 0, 0
  {
   COORD (5520,2020)
  }
  VTX  15488, 0, 0
  {
   COORD (5760,2080)
  }
  NET WIRE  15489, 0, 0
  VTX  15490, 0, 0
  {
   COORD (5740,2020)
  }
  WIRE  15491, 0, 0
  {
   NET 15489
   VTX 15487, 15490
  }
  VTX  15492, 0, 0
  {
   COORD (5740,2080)
  }
  WIRE  15493, 0, 0
  {
   NET 15489
   VTX 15490, 15492
  }
  WIRE  15494, 0, 0
  {
   NET 15489
   VTX 15492, 15488
  }
  VTX  15495, 0, 0
  {
   COORD (5520,2060)
  }
  VTX  15496, 0, 0
  {
   COORD (5760,2040)
  }
  NET WIRE  15497, 0, 0
  VTX  15498, 0, 0
  {
   COORD (5700,2060)
  }
  WIRE  15499, 0, 0
  {
   NET 15497
   VTX 15495, 15498
  }
  VTX  15500, 0, 0
  {
   COORD (5700,2040)
  }
  WIRE  15501, 0, 0
  {
   NET 15497
   VTX 15498, 15500
  }
  WIRE  15502, 0, 0
  {
   NET 15497
   VTX 15500, 15496
  }
  VTX  15563, 0, 0
  {
   COORD (6420,1780)
  }
  VTX  15564, 0, 0
  {
   COORD (6420,1820)
  }
  VTX  15565, 0, 0
  {
   COORD (6420,1860)
  }
  VTX  15567, 0, 0
  {
   COORD (6420,2020)
  }
  VTX  15568, 0, 0
  {
   COORD (6700,1900)
  }
  VTX  15569, 0, 0
  {
   COORD (6700,1820)
  }
  VTX  15570, 0, 0
  {
   COORD (6300,2540)
  }
  WIRE  15571, 0, 0
  {
   NET 653
   VTX 4496, 15570
  }
  VTX  15572, 0, 0
  {
   COORD (6300,1780)
  }
  WIRE  15573, 0, 0
  {
   NET 653
   VTX 15570, 15572
  }
  WIRE  15574, 0, 0
  {
   NET 653
   VTX 15572, 15563
  }
  VTX  15575, 0, 0
  {
   COORD (6340,2560)
  }
  WIRE  15576, 0, 0
  {
   NET 633
   VTX 4501, 15575
  }
  VTX  15577, 0, 0
  {
   COORD (6340,1820)
  }
  WIRE  15578, 0, 0
  {
   NET 633
   VTX 15575, 15577
  }
  WIRE  15579, 0, 0
  {
   NET 633
   VTX 15577, 15564
  }
  VTX  15580, 0, 0
  {
   COORD (6320,1840)
  }
  BUS  15581, 0, 0
  {
   NET 15624
   VTX 4684, 15580
  }
  VTX  15582, 0, 0
  {
   COORD (6320,1860)
  }
  BUS  15583, 0, 0
  {
   NET 15624
   VTX 15580, 15582
  }
  BUS  15584, 0, 0
  {
   NET 15624
   VTX 15582, 15565
  }
  VTX  15600, 0, 0
  {
   COORD (6360,2600)
  }
  WIRE  15601, 0, 0
  {
   NET 15342
   VTX 15359, 15600
  }
  VTX  15602, 0, 0
  {
   COORD (6360,2020)
  }
  WIRE  15603, 0, 0
  {
   NET 15342
   VTX 15600, 15602
  }
  WIRE  15604, 0, 0
  {
   NET 15342
   VTX 15602, 15567
  }
  VTX  15605, 0, 0
  {
   COORD (6720,2520)
  }
  BUS  15606, 0, 0
  {
   NET 6085
   VTX 6071, 15605
  }
  VTX  15607, 0, 0
  {
   COORD (6720,1900)
  }
  BUS  15608, 0, 0
  {
   NET 6085
   VTX 15605, 15607
  }
  BUS  15609, 0, 0
  {
   NET 6085
   VTX 15607, 15568
  }
  VTX  15615, 0, 0
  {
   COORD (2700,760)
  }
  VTX  15617, 0, 0
  {
   COORD (6720,760)
  }
  BUS  15618, 0, 0
  {
   NET 15727
   VTX 15615, 15617
  }
  VTX  15619, 0, 0
  {
   COORD (6720,1820)
  }
  BUS  15620, 0, 0
  {
   NET 15727
   VTX 15617, 15619
  }
  NET BUS  15624, 0, 0
  BUS  15625, 0, 0
  {
   NET 15727
   VTX 9932, 15615
  }
  VTX  15636, 0, 0
  {
   COORD (6420,1940)
  }
  VTX  15637, 0, 0
  {
   COORD (5520,1980)
  }
  NET WIRE  15638, 0, 0
  VTX  15639, 0, 0
  {
   COORD (6260,1940)
  }
  WIRE  15640, 0, 0
  {
   NET 15638
   VTX 15636, 15639
  }
  VTX  15641, 0, 0
  {
   COORD (6260,2240)
  }
  WIRE  15642, 0, 0
  {
   NET 15638
   VTX 15639, 15641
  }
  VTX  15643, 0, 0
  {
   COORD (5680,2240)
  }
  WIRE  15644, 0, 0
  {
   NET 15638
   VTX 15641, 15643
  }
  VTX  15645, 0, 0
  {
   COORD (5680,1980)
  }
  WIRE  15646, 0, 0
  {
   NET 15638
   VTX 15643, 15645
  }
  WIRE  15647, 0, 0
  {
   NET 15638
   VTX 15645, 15637
  }
  VTX  15648, 0, 0
  {
   COORD (6420,1980)
  }
  VTX  15649, 0, 0
  {
   COORD (5520,2180)
  }
  NET WIRE  15650, 0, 0
  VTX  15651, 0, 0
  {
   COORD (6240,1980)
  }
  WIRE  15652, 0, 0
  {
   NET 15650
   VTX 15648, 15651
  }
  VTX  15653, 0, 0
  {
   COORD (6240,2260)
  }
  WIRE  15654, 0, 0
  {
   NET 15650
   VTX 15651, 15653
  }
  VTX  15655, 0, 0
  {
   COORD (5520,2260)
  }
  WIRE  15656, 0, 0
  {
   NET 15650
   VTX 15653, 15655
  }
  WIRE  15657, 0, 0
  {
   NET 15650
   VTX 15655, 15649
  }
  VTX  15658, 0, 0
  {
   COORD (5520,2100)
  }
  VTX  15659, 0, 0
  {
   COORD (6060,1920)
  }
  NET WIRE  15660, 0, 0
  VTX  15661, 0, 0
  {
   COORD (5700,2100)
  }
  WIRE  15662, 0, 0
  {
   NET 15660
   VTX 15658, 15661
  }
  VTX  15663, 0, 0
  {
   COORD (5700,2160)
  }
  WIRE  15664, 0, 0
  {
   NET 15660
   VTX 15661, 15663
  }
  VTX  15665, 0, 0
  {
   COORD (6100,2160)
  }
  WIRE  15666, 0, 0
  {
   NET 15660
   VTX 15663, 15665
  }
  VTX  15667, 0, 0
  {
   COORD (6100,2080)
  }
  WIRE  15668, 0, 0
  {
   NET 15660
   VTX 15665, 15667
  }
  VTX  15669, 0, 0
  {
   COORD (6020,2080)
  }
  WIRE  15670, 0, 0
  {
   NET 15660
   VTX 15667, 15669
  }
  VTX  15671, 0, 0
  {
   COORD (6020,1920)
  }
  WIRE  15672, 0, 0
  {
   NET 15660
   VTX 15669, 15671
  }
  WIRE  15673, 0, 0
  {
   NET 15660
   VTX 15671, 15659
  }
  VTX  15674, 0, 0
  {
   COORD (6420,1900)
  }
  VTX  15675, 0, 0
  {
   COORD (5740,1940)
  }
  BUS  15676, 0, 0
  {
   NET 15684
   VTX 4688, 15675
  }
  VTX  15677, 0, 0
  {
   COORD (5740,1720)
  }
  BUS  15678, 0, 0
  {
   NET 15684
   VTX 15675, 15677
  }
  VTX  15679, 0, 0
  {
   COORD (6360,1720)
  }
  BUS  15680, 0, 0
  {
   NET 15684
   VTX 15677, 15679
  }
  VTX  15681, 0, 0
  {
   COORD (6360,1900)
  }
  BUS  15682, 0, 0
  {
   NET 15684
   VTX 15679, 15681
  }
  BUS  15683, 0, 0
  {
   NET 15684
   VTX 15681, 15674
  }
  NET BUS  15684, 0, 0
  VTX  15710, 0, 0
  {
   COORD (5520,2140)
  }
  VTX  15711, 0, 0
  {
   COORD (2800,1320)
  }
  NET WIRE  15712, 0, 0
  VTX  15713, 0, 0
  {
   COORD (5540,2140)
  }
  WIRE  15714, 0, 0
  {
   NET 15712
   VTX 15710, 15713
  }
  VTX  15715, 0, 0
  {
   COORD (5540,1340)
  }
  WIRE  15716, 0, 0
  {
   NET 15712
   VTX 15713, 15715
  }
  VTX  15717, 0, 0
  {
   COORD (3160,1340)
  }
  WIRE  15718, 0, 0
  {
   NET 15712
   VTX 15715, 15717
  }
  VTX  15719, 0, 0
  {
   COORD (3160,1540)
  }
  WIRE  15720, 0, 0
  {
   NET 15712
   VTX 15717, 15719
  }
  VTX  15721, 0, 0
  {
   COORD (2700,1540)
  }
  WIRE  15722, 0, 0
  {
   NET 15712
   VTX 15719, 15721
  }
  VTX  15723, 0, 0
  {
   COORD (2700,1320)
  }
  WIRE  15724, 0, 0
  {
   NET 15712
   VTX 15721, 15723
  }
  WIRE  15725, 0, 0
  {
   NET 15712
   VTX 15723, 15711
  }
  NET BUS  15727, 0, 0
  {
   VARIABLES
   {
    #NAME="BUS15623(7:0)"
   }
  }
  VTX  15728, 0, 0
  {
   COORD (2800,1240)
  }
  VTX  15729, 0, 0
  {
   COORD (2760,1200)
  }
  VTX  15730, 0, 0
  {
   COORD (2760,1240)
  }
  BUS  15731, 0, 0
  {
   NET 15727
   VTX 15728, 15730
  }
  BUS  15732, 0, 0
  {
   NET 15727
   VTX 15730, 15729
  }
  BUS  15733, 0, 0
  {
   NET 15727
   VTX 9931, 15729
  }
  BUS  15734, 0, 0
  {
   NET 15727
   VTX 15729, 9932
  }
  VTX  15735, 0, 0
  {
   COORD (2820,1960)
  }
  VTX  15736, 0, 0
  {
   COORD (6740,1820)
  }
  BUS  15737, 0, 0
  {
   NET 15727
   VTX 15619, 15736
  }
  VTX  15738, 0, 0
  {
   COORD (6740,2580)
  }
  BUS  15739, 0, 0
  {
   NET 15727
   VTX 15736, 15738
  }
  VTX  15740, 0, 0
  {
   COORD (2740,2580)
  }
  BUS  15741, 0, 0
  {
   NET 15727
   VTX 15738, 15740
  }
  VTX  15742, 0, 0
  {
   COORD (2740,1960)
  }
  BUS  15743, 0, 0
  {
   NET 15727
   VTX 15740, 15742
  }
  BUS  15744, 0, 0
  {
   NET 15727
   VTX 15742, 15735
  }
  BUS  15745, 0, 0
  {
   NET 15727
   VTX 15569, 15619
  }
  VTX  15746, 0, 0
  {
   COORD (6700,1940)
  }
  VTX  15747, 0, 0
  {
   COORD (2900,2240)
  }
  NET WIRE  15748, 0, 0
  VTX  15749, 0, 0
  {
   COORD (6760,1940)
  }
  WIRE  15750, 0, 0
  {
   NET 15748
   VTX 15746, 15749
  }
  VTX  15751, 0, 0
  {
   COORD (6760,2500)
  }
  WIRE  15752, 0, 0
  {
   NET 15748
   VTX 15749, 15751
  }
  VTX  15753, 0, 0
  {
   COORD (2900,2500)
  }
  WIRE  15754, 0, 0
  {
   NET 15748
   VTX 15751, 15753
  }
  WIRE  15755, 0, 0
  {
   NET 15748
   VTX 15753, 15747
  }
  VTX  15756, 0, 0
  {
   COORD (2800,1360)
  }
  VTX  15757, 0, 0
  {
   COORD (6700,1980)
  }
  VTX  15759, 0, 0
  {
   COORD (2760,1360)
  }
  WIRE  15760, 0, 0
  {
   NET 15781
   VTX 15756, 15759
  }
  VTX  15761, 0, 0
  {
   COORD (2760,1480)
  }
  VTX  15763, 0, 0
  {
   COORD (6800,1480)
  }
  WIRE  15764, 0, 0
  {
   NET 15781
   VTX 15761, 15763
  }
  VTX  15765, 0, 0
  {
   COORD (6800,1980)
  }
  WIRE  15766, 0, 0
  {
   NET 15781
   VTX 15763, 15765
  }
  WIRE  15767, 0, 0
  {
   NET 15781
   VTX 15765, 15757
  }
  VTX  15775, 0, 0
  {
   COORD (2800,1400)
  }
  VTX  15776, 0, 0
  {
   COORD (2760,1400)
  }
  WIRE  15778, 0, 0
  {
   NET 15781
   VTX 15775, 15776
  }
  WIRE  15779, 0, 0
  {
   NET 15781
   VTX 15759, 15776
  }
  WIRE  15780, 0, 0
  {
   NET 15781
   VTX 15776, 15761
  }
  NET WIRE  15781, 0, 0
  WIRE  15829, 0, 0
  {
   NET 653
   VTX 3857, 3812
  }
  INSTANCE  15890, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="branchLogic"
    #CUSTOM_NAME=""
    #LIBRARY="#default"
    #REFERENCE="U5"
    #SYMBOL="branchLogic"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="0b267916-e993-419e-8528-b88638ee4330"
   }
   COORD (1280,1200)
   VERTEXES ( (2,16002), (4,15951), (6,15939), (8,15931), (10,16089), (12,16081) )
  }
  TEXT  15891, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1521,1401,1560,1436)
   ALIGN 2
   MARGINS (1,1)
   PARENT 15890
   ORIENTATION 4
  }
  TEXT  15892, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1399,1165,1560,1200)
   ALIGN 10
   MARGINS (1,1)
   PARENT 15890
   ORIENTATION 4
  }
  NET BUS  15923, 0, 0
  {
   VARIABLES
   {
    #NAME="BUS4074(7:0)"
   }
  }
  VTX  15931, 0, 0
  {
   COORD (1560,1240)
  }
  VTX  15932, 0, 0
  {
   COORD (2820,1620)
  }
  BUS  15933, 0, 0
  {
   NET 15923
   VTX 5015, 15932
  }
  VTX  15934, 0, 0
  {
   COORD (1680,1620)
  }
  BUS  15935, 0, 0
  {
   NET 15923
   VTX 15932, 15934
  }
  VTX  15936, 0, 0
  {
   COORD (1680,1240)
  }
  BUS  15937, 0, 0
  {
   NET 15923
   VTX 15934, 15936
  }
  BUS  15938, 0, 0
  {
   NET 15923
   VTX 15936, 15931
  }
  VTX  15939, 0, 0
  {
   COORD (1560,1280)
  }
  VTX  15940, 0, 0
  {
   COORD (3300,1240)
  }
  BUS  15941, 0, 0
  {
   NET 4042
   VTX 15033, 15940
  }
  VTX  15942, 0, 0
  {
   COORD (3340,1240)
  }
  BUS  15943, 0, 0
  {
   NET 4042
   VTX 15940, 15942
  }
  VTX  15944, 0, 0
  {
   COORD (3340,540)
  }
  BUS  15945, 0, 0
  {
   NET 4042
   VTX 15942, 15944
  }
  VTX  15946, 0, 0
  {
   COORD (1660,540)
  }
  BUS  15947, 0, 0
  {
   NET 4042
   VTX 15944, 15946
  }
  VTX  15948, 0, 0
  {
   COORD (1660,1280)
  }
  BUS  15949, 0, 0
  {
   NET 4042
   VTX 15946, 15948
  }
  BUS  15950, 0, 0
  {
   NET 4042
   VTX 15948, 15939
  }
  VTX  15951, 0, 0
  {
   COORD (1560,1320)
  }
  NET BUS  15952, 0, 0
  VTX  15953, 0, 0
  {
   COORD (1600,1320)
  }
  BUS  15954, 0, 0
  {
   NET 15952
   VTX 15951, 15953
  }
  VTX  15955, 0, 0
  {
   COORD (1600,520)
  }
  BUS  15956, 0, 0
  {
   NET 15952
   VTX 15953, 15955
  }
  VTX  15957, 0, 0
  {
   COORD (3360,520)
  }
  BUS  15958, 0, 0
  {
   NET 15952
   VTX 15955, 15957
  }
  VTX  15959, 0, 0
  {
   COORD (3360,1280)
  }
  BUS  15960, 0, 0
  {
   NET 15952
   VTX 15957, 15959
  }
  VTX  15961, 0, 0
  {
   COORD (3220,1280)
  }
  BUS  15962, 0, 0
  {
   NET 15952
   VTX 15959, 15961
  }
  BUS  15963, 0, 0
  {
   NET 15952
   VTX 15961, 14979
  }
  NET BUS  15964, 0, 0
  VTX  16001, 0, 0
  {
   COORD (1840,1560)
  }
  VTX  16002, 0, 0
  {
   COORD (1560,1360)
  }
  VTX  16004, 0, 0
  {
   COORD (1700,1560)
  }
  BUS  16005, 0, 0
  {
   NET 3099
   VTX 16001, 16004
  }
  VTX  16006, 0, 0
  {
   COORD (1700,1360)
  }
  BUS  16007, 0, 0
  {
   NET 3099
   VTX 16004, 16006
  }
  BUS  16008, 0, 0
  {
   NET 3099
   VTX 16006, 16002
  }
  BUS  16009, 0, 0
  {
   NET 3099
   VTX 7600, 16001
  }
  BUS  16010, 0, 0
  {
   NET 3099
   VTX 16001, 7676
  }
  VTX  16011, 0, 0
  {
   COORD (680,1780)
  }
  VTX  16012, 0, 0
  {
   COORD (2240,2220)
  }
  VTX  16013, 0, 0
  {
   COORD (680,1740)
  }
  VTX  16014, 0, 0
  {
   COORD (480,1680)
  }
  VTX  16015, 0, 0
  {
   COORD (460,2080)
  }
  VTX  16016, 0, 0
  {
   COORD (380,1820)
  }
  VTX  16017, 0, 0
  {
   COORD (900,1780)
  }
  BUS  16018, 0, 0
  {
   NET 5104
   VTX 5111, 16017
  }
  BUS  16019, 0, 0
  {
   NET 5104
   VTX 16017, 16011
  }
  VTX  16020, 0, 0
  {
   COORD (2400,2220)
  }
  BUS  16021, 0, 0
  {
   NET 3672
   VTX 16012, 16020
  }
  VTX  16022, 0, 0
  {
   COORD (2400,1740)
  }
  BUS  16023, 0, 0
  {
   NET 3672
   VTX 16020, 16022
  }
  BUS  16024, 0, 0
  {
   NET 3672
   VTX 16022, 16013
  }
  VTX  16025, 0, 0
  {
   COORD (480,1140)
  }
  WIRE  16026, 0, 0
  {
   NET 6848
   VTX 6841, 16025
  }
  WIRE  16027, 0, 0
  {
   NET 6848
   VTX 16025, 16014
  }
  VTX  16028, 0, 0
  {
   COORD (300,2080)
  }
  BUS  16029, 0, 0
  {
   NET 3671
   VTX 16015, 16028
  }
  VTX  16030, 0, 0
  {
   COORD (300,1820)
  }
  BUS  16031, 0, 0
  {
   NET 3671
   VTX 16028, 16030
  }
  BUS  16032, 0, 0
  {
   NET 3671
   VTX 16030, 16016
  }
  VTX  16033, 0, 0
  {
   COORD (3220,1960)
  }
  VTX  16034, 0, 0
  {
   COORD (800,1500)
  }
  VTX  16035, 0, 0
  {
   COORD (800,1420)
  }
  VTX  16036, 0, 0
  {
   COORD (460,2120)
  }
  VTX  16037, 0, 0
  {
   COORD (500,1460)
  }
  VTX  16038, 0, 0
  {
   COORD (3340,1960)
  }
  BUS  16039, 0, 0
  {
   NET 6984
   VTX 16033, 16038
  }
  VTX  16040, 0, 0
  {
   COORD (3340,1740)
  }
  BUS  16041, 0, 0
  {
   NET 6984
   VTX 16038, 16040
  }
  VTX  16042, 0, 0
  {
   COORD (3200,1740)
  }
  BUS  16043, 0, 0
  {
   NET 6984
   VTX 16040, 16042
  }
  VTX  16044, 0, 0
  {
   COORD (3200,1640)
  }
  BUS  16045, 0, 0
  {
   NET 6984
   VTX 16042, 16044
  }
  VTX  16046, 0, 0
  {
   COORD (820,1640)
  }
  BUS  16047, 0, 0
  {
   NET 6984
   VTX 16044, 16046
  }
  VTX  16048, 0, 0
  {
   COORD (820,1500)
  }
  BUS  16049, 0, 0
  {
   NET 6984
   VTX 16046, 16048
  }
  BUS  16050, 0, 0
  {
   NET 6984
   VTX 16048, 16034
  }
  VTX  16051, 0, 0
  {
   COORD (1120,1420)
  }
  WIRE  16052, 0, 0
  {
   NET 6848
   VTX 6841, 16051
  }
  WIRE  16053, 0, 0
  {
   NET 6848
   VTX 16051, 16035
  }
  VTX  16054, 0, 0
  {
   COORD (320,2120)
  }
  BUS  16055, 0, 0
  {
   NET 6834
   VTX 16036, 16054
  }
  VTX  16056, 0, 0
  {
   COORD (320,1460)
  }
  BUS  16057, 0, 0
  {
   NET 6834
   VTX 16054, 16056
  }
  BUS  16058, 0, 0
  {
   NET 6834
   VTX 16056, 16037
  }
  VTX  16060, 0, 0
  {
   COORD (1100,1580)
  }
  VTX  16061, 0, 0
  {
   COORD (1100,1540)
  }
  VTX  16062, 0, 0
  {
   COORD (460,2040)
  }
  VTX  16063, 0, 0
  {
   COORD (820,1580)
  }
  VTX  16071, 0, 0
  {
   COORD (1420,1880)
  }
  BUS  16072, 0, 0
  {
   NET 5104
   VTX 5111, 16071
  }
  VTX  16073, 0, 0
  {
   COORD (1420,1540)
  }
  BUS  16074, 0, 0
  {
   NET 5104
   VTX 16071, 16073
  }
  BUS  16075, 0, 0
  {
   NET 5104
   VTX 16073, 16061
  }
  VTX  16076, 0, 0
  {
   COORD (360,2040)
  }
  BUS  16077, 0, 0
  {
   NET 4934
   VTX 16062, 16076
  }
  VTX  16078, 0, 0
  {
   COORD (360,1580)
  }
  BUS  16079, 0, 0
  {
   NET 4934
   VTX 16076, 16078
  }
  BUS  16080, 0, 0
  {
   NET 4934
   VTX 16078, 16063
  }
  VTX  16081, 0, 0
  {
   COORD (1280,1320)
  }
  VTX  16082, 0, 0
  {
   COORD (1100,1500)
  }
  NET BUS  16083, 0, 0
  VTX  16084, 0, 0
  {
   COORD (1140,1320)
  }
  BUS  16085, 0, 0
  {
   NET 16083
   VTX 16081, 16084
  }
  VTX  16086, 0, 0
  {
   COORD (1140,1500)
  }
  BUS  16087, 0, 0
  {
   NET 16083
   VTX 16084, 16086
  }
  BUS  16088, 0, 0
  {
   NET 16083
   VTX 16086, 16082
  }
  VTX  16089, 0, 0
  {
   COORD (1280,1360)
  }
  VTX  16090, 0, 0
  {
   COORD (1180,1580)
  }
  VTX  16092, 0, 0
  {
   COORD (1180,1360)
  }
  WIRE  16093, 0, 0
  {
   NET 16099
   VTX 16089, 16092
  }
  WIRE  16094, 0, 0
  {
   NET 16099
   VTX 16092, 16090
  }
  WIRE  16096, 0, 0
  {
   NET 16099
   VTX 16090, 16060
  }
  NET WIRE  16099, 0, 0
  {
   VARIABLES
   {
    #NAME="NET16097"
   }
  }
 }
 
}

PAGE ""
{
 PAGEHEADER
 {
  PAGESIZE (8000,3000)
  MARGINS (200,200,200,200)
  RECT (0,0,0,0)
  VARIABLES
  {
   #ARCHITECTURE="\\#TABLE\\"
   #BLOCKTABLE_PAGE="1"
   #BLOCKTABLE_TEMPL="1"
   #BLOCKTABLE_VISIBLE="0"
   #ENTITY="\\#TABLE\\"
   #MODIFIED="1711705780"
   #MODIFIED_USEC="0"
   PAGENAME=""
   PAGENUMBER="1"
   REVISION="1.0"
  }
 }
 
 BODY
 {
  TEXT  17877, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 5,1, (0,0,0)
   TEXT "Created:"
   RECT (6940,2566,7057,2619)
   ALIGN 4
   MARGINS (1,10)
   FONT (12,0,0,700,0,1,0,"Arial")
  }
  TEXT  17878, 0, 0
  {
   PAGEALIGN 10
   TEXT "$CREATIONDATE"
   RECT (7114,2562,7784,2622)
   ALIGN 4
   MARGINS (1,1)
   FONT (12,0,0,700,0,1,0,"Arial")
   UPDATE 0
  }
  TEXT  17879, 0, 0
  {
   PAGEALIGN 10
   TEXT "Title:"
   RECT (6938,2626,7009,2679)
   ALIGN 4
   MARGINS (1,10)
   FONT (12,0,0,700,0,1,0,"Arial")
  }
  TEXT  17880, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 5,1, (0,0,0)
   TEXT "$TITLE"
   RECT (7111,2622,7781,2682)
   ALIGN 4
   MARGINS (1,1)
   FONT (12,0,0,700,0,1,0,"Arial")
   UPDATE 0
  }
  TEXT  17881, 0, 0
  {
   PAGEALIGN 10
   TEXT 
"(C)ALDEC. Inc\n"+
"2260 Corporate Circle\n"+
"Henderson, NV 89074"
   RECT (7140,2440,7435,2541)
   MARGINS (1,1)
   FONT (12,0,0,700,0,1,0,"Arial")
   MULTILINE
  }
  TEXT  17882, 0, 0
  {
   PAGEALIGN 10
   TEXT "Page:"
   RECT (6938,2744,7017,2797)
   ALIGN 4
   MARGINS (1,10)
   FONT (12,0,0,700,0,1,0,"Arial")
  }
  TEXT  17883, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 5,1, (0,0,0)
   TEXT "$PAGENUMBER / $PAGECOUNT     $PAGENAME"
   RECT (7110,2740,7780,2800)
   ALIGN 4
   MARGINS (1,1)
   FONT (12,0,0,700,0,1,0,"Arial")
   UPDATE 0
  }
  TEXT  17884, 0, 0
  {
   PAGEALIGN 10
   TEXT "Revision:"
   RECT (6936,2684,7064,2737)
   ALIGN 4
   MARGINS (1,10)
   FONT (12,0,0,700,0,1,0,"Arial")
  }
  TEXT  17885, 0, 0
  {
   PAGEALIGN 10
   TEXT "$Revision"
   RECT (7110,2694,7770,2729)
   ALIGN 4
   MARGINS (1,1)
   FONT (12,0,0,700,0,1,0,"Arial")
   UPDATE 0
  }
  GROUP  17886, 0, 0
  {
   PAGEALIGN 10
   RECT (6920,2420,7801,2801)
   FREEID 595
   LINE  594, 0, 0
   {
    OUTLINE 0,1, (128,128,128)
    POINTS ( (880,380), (880,0), (0,0), (0,380), (880,380) )
    FILL (1,(0,0,0),0)
   }
  }
  GROUP  17887, 0, 0
  {
   PAGEALIGN 10
   RECT (6920,2620,7801,2621)
   FREEID 579
   LINE  578, 0, 0
   {
    OUTLINE 0,1, (128,128,128)
    POINTS ( (0,0), (880,0) )
    FILL (1,(0,0,0),0)
   }
  }
  GROUP  17888, 0, 0
  {
   PAGEALIGN 10
   RECT (6920,2560,7801,2561)
   FREEID 578
   LINE  577, 0, 0
   {
    OUTLINE 0,1, (128,128,128)
    POINTS ( (0,0), (880,0) )
    FILL (1,(0,0,0),0)
   }
  }
  GROUP  17889, 0, 0
  {
   PAGEALIGN 10
   RECT (6920,2680,7801,2681)
   FREEID 584
   LINE  583, 0, 0
   {
    OUTLINE 0,1, (128,128,128)
    POINTS ( (0,0), (880,0) )
    FILL (1,(0,0,0),0)
   }
  }
  GROUP  17890, 0, 0
  {
   PAGEALIGN 10
   RECT (6920,2740,7801,2741)
   FREEID 583
   LINE  582, 0, 0
   {
    OUTLINE 0,1, (128,128,128)
    POINTS ( (0,0), (880,0) )
    FILL (1,(0,0,0),0)
   }
  }
  GROUP  17891, 0, 0
  {
   PAGEALIGN 10
   RECT (7100,2420,7101,2561)
   FREEID 582
   LINE  581, 0, 0
   {
    OUTLINE 0,1, (128,128,128)
    POINTS ( (0,0), (0,140) )
   }
  }
  GROUP  17892, 0, 0
  {
   PAGEALIGN 10
   RECT (7100,2560,7101,2801)
   FREEID 580
   LINE  579, 0, 0
   {
    OUTLINE 0,1, (128,128,128)
    POINTS ( (0,0), (0,240) )
   }
  }
  BMPPICT  17893, 0, 0
  {
   PAGEALIGN 10
   RECT (6940,2480,7079,2525)
   TEXT
   "ezE1QTMzOEZELTk0QjYtNGZmNC1BMUUwLTZCREEwNTg1QzkwRH0A/EkAACgAAACLAAAALQAAAAEAGAAAAAAA1kkAABILAAASCwAAAAAAAAAAAAD////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////8+vX28OHu5Mji0KDYv37QsmTLqlTKqFHNrFjStWrbxInn16/y6tT69u3///////////////////////////////////////////////////////////////////8AAAD///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////749Onw5sziz5/Wu3bPsGHNrFjLqlTKp07GoULBmTO+kye5ixazgQKygAC3iBDHo0bbxIju5Mj8+vX///////////////////////////////////////////////////////8AAAD////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////+/vz28eLt4sXr377v5cr38uX+/fv////////////////////69+7x6NDm1avVunXDnDmygACygACzgQLGoUPfy5b69u3///////////////////////////////////////////////8AAAD///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////78+/b+/vz////////////////////////////////////////////////////7+PHu48bStWu4ihSygACygAC+lCjhzZr9+/f///////////////////////////////////////8AAAD////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////179/Wu3a3iBGygACygADGoULw5sz///////////////////////////////////8AAAD////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////v5MnIpEmygACygAC5ixbhzpz///////////////////////////////8AAAD////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////9/frZwIC0gweygACygADWu3b+/fv///////////////////////8AAAD////q3Ljv5cr////n2LHx6NH////m1q328ODq3LjXvHnWvHjy6dP////////k0qXYv3/fy5b59er////m1avXvnzYv37r377cxYrbxIn48+f07dvm1av////w5s3awYPcxYv07Nnu5Mju48f////p2rXq3bv////////////x6NDfy5b////9/PjfypXXvHnbxInz69bm1av9+/fo2bPw5szn2LD07drl1ar+/fv////t4sTr377////q3LjXvXviz57p27fu48b////z69fn167y6tXo2bL////w5szq3Lj////v5cvYvn3iz57+/vz1797o2bL////x6NDk0qT+/vz////////49Ojdx47XvXvx6ND9/frfypTZwYLz69b8+vXm1av69+7q3Lj69u3s37/w5szn2LH179/////p2rXw5sz////x6NHo2bLs4MDw5s3////m1avt4sX////n167z7Nj////////////////////////////////////k06a3iBGygACygADUuHD9/fr///////////////////8AAAD////Orl3awoX////Jpkziz5/////Ho0bp27bMq1bStGnm1qz28OD////+/fvAly7awoTWu3fHo0f69+/GoULUuHDo2bPr3r3gzJjWvHjNrVvm1qzKp0/t4cLAly/fy5bQsmTVuXPZwIHbxIj59eq3iBHUuHH////////////Ttm2ygAD07dv59uy9kSPfypXq3brp2rXFoED179/EnTvp27fIpEjm1avEnj3////////Wu3bVunTm1avAmDDdx47n2LHdx47Jpk338uTQsWPWu3bk06bJpkz////cxYrRs2fw5s3CmjTeyZLNrVvWu3fn2LDLqlT+/vzEnjzEnTr9/Pj////69+7GoEHPsGDhzZrv5cvQsmTPr1/eyJHFnz/r3r3Jpk3t4sW4iRPp27fTt27eyZPJpkzo2bL////dxo3LqlT38uTNrVvawYPVunXdyJD49OiygAHawoX////IpEjl1Kn////////////////////////////////////////n2LG2hw6ygACygADYv3////////////////////8AAAD////Rs2bcxoz////NrVrPr1/l1KjCmjTs4MHOr17UuXLq3Lj7+fP////9/frEnTvy6tX////IpUrhzp3NrFnXvHnp27f///759uzUuXLNrFjo2bLOrlzQsmXawoX9/PnLqlTUuXLbxIneyJHawoW8kCHawYP////////38uXKp07MqlXbw4f8+/bAly7hzpzu48fu5MjAly/Orl3NrFj8+/bHo0fo2rTDnDjgy5fx6NDbxIjVunXIpUrm1qz////////28OHAly7MqlW5jBjx58/m1q3Mq1b////dyJDVunTWvHjVunT////28OHDnDjcxYrUt2/m1au9kiXOr178+vT////j0aLFnz/////////v5cu/lSv6+PD////StWvStWrStGndxo3BmTLawoTTtmzk06bLqVPKp07j0aLx58++lCnKqFC7jx7w5szXvXrgy5fVuXO+kyfeyZP////GoUPk06f////////////////////////////////////////////l1Km0hAiygACygADk06f///////////////8AAAD////TtmzeyZP////Pr1/EnjzVunW9kiXt4sXPsGDMqlXgy5f59uz////9/frEnTvy6dP////Pr1/cxYvOrl3Orlzhzp3x6NHGoULUuHD38uXn16/NrVrRs2bcxoz9/Pnn2LH07dvcxYvLqVLNrFjbw4fWu3b////////o2rTKp07v5MnIpUr7+PHAly/Wu3bo2bLt4sXCmjXcxYrMq1fy6tTJpk3p2rXCmzbYvn3t4sTcxYrVunTIpEnr3rz////////////QsWLeyZLJpk39/Pnn167NrVr////eyZPVunXUuXLZwID////69u3DnDjcxYrNrFjJpUvfypXNrFn7+fL////hzp3Ho0f////////u48fAmDD9+/f////Wu3fRs2bUt2/GoEHk0qXStGnHokTo2bLLqlTeyZPNrFncxYrTtm3dyJDKp0/8+vTZwYLKp0/QsWPawYPcxoz07du+kyfQsmT////////////////////////////////////////////////aw4aygACygAC6jhz07Nn///////////8AAADy6dPGoUPPsGH17t3JpUvhzpz////GoUPq3LjLqVPawoXy6tX7+fL////+/fu/lizk06fm1qzAli3x58/HokXcxYvz7Njn16++lCns37/48+fk06fJpUvr377BmDHl1Knw5s39+/faw4aygADs4MHdx4/QsmX////////NrVvWvHj////DnDnl1arBmTPp27f17t3r377BmTPs37/BmTPp2rXHo0fm1q3BmTLt4sX38ePWu3fVunTiz5/FoEDq3Lnt4cP+/v3iz5+2hw7XvHn38ePVunTCmzby6tXZwYLStWrs37/Cmzbr3rzWu3bMq1fq3buygADcxYrs4MHGoUL7+fL////38+bEnTrawoXt4sXz69fKqFDYv3/q3brAmDDs4MHLqVO4ihT7+fPYv3+zgQPs4MHHokTj0aPQsWLawoThzp23iBHYv37////UuXKygADx6NDcxYvWu3fNrFnhzpzNrVrhzZr////////////////////////////////////////////+/vzJpUuygACygADNrFj+/v3///////8AAADVunXNrVvMq1beyZPfypTt4sX////dx47y6tThzpzMqlXPr1/z69b////////bxIjQsmTTtm3s37/////cxozNrVrQsWL07dvj0KHMq1fn16/x6dLcxoz////q3brQsmTOrl3z7Njp27fVunX////p27fk0qT///////7ZwIHw5sz////hzp3l1KnXvXrNrVvWvHj179/UuXLQsWLi0KD8+vXcxYry6tTUuHHMq1bfypXn2LDl1Kj////hzp3OrlzVunX9+/f48+fPsGHx6NDiz5/NrFjNrFnXvXrk0qTj0aP////o2bLPsGDVunT49On07NnPsGD8+vT07Nndx479+/f////////07NnUuHDNrFnr37759uzVunXPr1/n167////cxozawoX////y6dPRtGj28OHgzJjPsGDZwID6+PD07tzRs2bx6ND////j0aLbw4f////q3LndyJDYvn39/Pjt4cPbw4f///7////////////////////////////////////////////x6dK4ihWygAC0gwbp27b///////8AAAD///////////////////////////////////////////////////////////////////7///////////////////////////////////////////////////////////////////////////////////////////////7///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////7////////////////////////////////////////////////XvnyygACygADHo0f///7///8AAAD////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////38uW6jRqygACzgQLt4sX///8AAADs37/n2LHo2rTo2rTo2rTn16/z7Nj////////////////////////////////////////////////////////49Ojo2bLo2rTo2rTo2rTo2rTp27b49Onq3bro2bPo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2bL07Nn////t4sXn2LDo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTr3rzy6tX+/vz////////////////8+vXr377n2LHo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2bPq3Ln8+vX////////////////9/Pnt4cPi0KDdx47bw4fZwIDYvn3Yvn3Yvn3Yvn3Yvn3XvnzZwIDbw4fdx47hzpzq3Lj48+f////////////w587l1arp2rX9+/f////////////////////////////////////UuHCygACygADStWv///8AAADYv36zggS0gwe0gwe0gwe0ggXBmTL48+f////////////////////////////////////////////////////Wu3a0gwa0gwe0gwe0gwe0gwfCmjTw5866jRu0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwbStWr////Ho0e0gwa0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe1hQq4ihTBmDHdx479+/f////////48+fAli20gwa0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe1hAnx58/////////////o2bPCmjW2hg2ygACygACygACygACygACygACygACygACygACygACygACygACygACygAC1hAm6jhzStWr49Oj59uzeyJHbxIjcxYrp27f////////////////////////////////////v5cuzgQOygADAli369+4AAAD48+e/lSqygACygACygACygACygADVunX////////////////////////////////////////////////69u26jBmygACygACygACygACygADZwYL7+fK9kiWygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygADKp07////NrVuygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygADIpUr49On////9/frBmTKygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACy"+
"gACygACygADq3br////////l1aq1hAmygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygADBmDHo2bLm1qzTtmziz5/l1ar////////////////////////////////////8+vTDnDmygAC2hgzs4MEAAAD////k0qSzgQKygACygACygACygAC2hg3q3bv38uX28OH28OH28OH28OH179/07Nnz7Njz7Njz7Nj17t3dx4+ygACygACygACygACygAC3hw/v5cv////Enj2ygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygADEnTr////VunSygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygADStGn////////JpUuygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygADk06b////59eu8kCCygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygADIpEjk0qXdx47cxYr07dr////////////////////////////////////////UuXKygACygADgzJgAAAD////////IpEiygACygACygACygACygAC0gwa3iRK3iBC3iBC3iBC3iBC3hw+1hQu1hQq1hQq1hQq1hQuzgQKygACygACygACygACygADHokT+/v3///7LqVKygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygAC7jx7+/v3cxYuygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygAC0ggXx6dL////PsGGygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygADbxIj////j0KGygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygADr3rz49Oj69+/////////////////////////////////////////////j0aOygACygADUuHAAAAD////////v5cu2hgyygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygADfypX////////Rs2aygACygACygACygACygAC6jBm9kya9kSO9kSO9kSO9kSO9kSO9kSO9kSO9kSO8kCHCmjX7+fLk0qWygACygACygACygACygAC2hgy7jh26jRu6jRu6jRu6jRu5ixe5ixa6jRu6jRq0gweygACygACygACygACygACygACygADawYP////Wu3eygACygACygACygACygAC5ixa9kya9kSO9kSO9kSO9kSO9kSO9kSO9kSO9kSO9kSO9kSO9kSO9kSO7jx/awoX////Wu3aygACygACygACygACygACygACygACzggS9kSPAli2/liy/liy/lizAli2+lCm3iRKygACygACygACygACygACygACygADVunT////////////////////////////////////////////////////s4MG2hgyygADNrFgAAAD////////////UuHCygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygAC4iRP38+b////////XvHmygACygACygACygACygADgzJj38uX38uT38uT38uT38uT38uT38uT38uT38uT38eP38uX+/v3q3bqzggSygACygACygACygADMq1b28OD28OD28OD28OD28OD179717t328OD179/y6dPYv361hQuygACygACygACygACygADJpkz////dx46ygACygACygACygACygADZwIH38uX38uT38uT38uT38uT38uT38uT38uT38uT38uT38uT38uT38uT28eL69+/////Rs2aygACygACygACygACygACygAHRtGjx58/38eP49Oj49Oj49Oj49Oj49Oj38+b07dvj0aK7jx+ygACygACygACygACygADHokT////////////////////////////////////////////////////z69a7jh2ygADIpUoAAAD////////////28OG9kiSygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygADPsGD////////////eyJGygACygACygACygACygADfypT////////////////////////////////////////////////x58+0gweygACygACygACygADKqFD////////////////////////////////////////////dxo2zgQKygACygACygACygADAly/////l1KmygACygACygACygACygADXvXr////////////////////////////////////////////////////////////////StWuygACygACygACygACygADEnjz///7////////////////////////////////////////k0qSzgQKygACygACygACygAC9kiX9/Pj////////////////////////////////////////////////38eO+kyeygADGoEEAAAD////////////////fypWygACygACygACygACygACygAC2hg23hw+2hgy1hQu0gwa0ggW0gwa0gweygACygACygACygACygACygADp27f////////////k06eygACygACygACygACygADXvXr////////////////////////////////////////////////38eO3hw+ygACygACygACygADCmzb+/v3////////////////////////////////////////69+66jRqygACygACygACygAC7jx/7+fPt4cKzgQKygACygACygACygADPr1/////////////////////////////////////////////////////////////////Yvn2ygACygACygACygACygADTtmz////////////////////////////////////////////38uW7jx61hAm2hgy2hgy0hAi9kyb59uz////////////////////////////////////////////////38+a+lCiygADIpEgAAAD////////////////+/fvEnjyygACygACygACygACygADPr1/38uX17t307dvy6tTy6tT07drRs2aygACygACygACygACygADAly/69u3////////////p27e0gweygACygACygACygADQsWP////////////////////////////////////////////////7+fO8kCGygACygACygACygAC9kiT6+PD////////////////////////////////////////////Enj2ygACygACygACygAC5ixb07tz07du0gwaygACygACygACygAC4iRPFnz/Fnz7Fnz7Fnz7Fnz7Fnz7Fnz7Fnz7Fnz7Fnz7Fnz7Fnz7DnDjQsmX7+fP////eyZOygACygACygACygACygADTtm3////////////////////////////////////////////////28OD07dv07tz07tz07dv28OD+/fv////////////////////////////////////////////////38uW+kyeygADMqlUAAAD////////////////////r3r21hAmygACygACygACygAC5jBjy6tT////////////////////BmTKygACygACygACygACygADXvXv////////////////u5Mi4ihSygACygACygACygADIpUr+/fv///////////////////////////////////////////////7CmjSygACygACygACygAC6jRv179/////////////////////////////////////////////LqlSygACygACygACygAC2hw7u48f7+PG4ihSygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygAC7jh338uX////l1aqzgQOygACygACygACygADMq1f////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////07du8kCCygADStWoAAAD///////////////////////7QsWKygACygACygACygACygADNrFj////////////////s4MCzgQOygACygACygACygAC2hw7u5Mj////////////////07dq8kCGygACygACygACygADCmjT9+/f////////////////////////////////////////////////IpUqygACygACygACygAC3iRLv5cv////////////////////////////////////////////TtmyygACygACygACygAC0gwbn2LH///69kiWygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygAC3iBH1797////s4MG0hAiygACygACygACygADFnz/////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////u5Mi3iBCygADdxo0AAAD////////////////////////07Nm6jRuygACygACygACygACzgQLq3Ln////////////TtmyygACygACygACygACygADGoUL////////////////////59eu/liyygACygACygACygAC8kCD7+PH////////////////////////////////////////////////QsWOygACygACygACygAC0hAjp27b////////////////////////////////////////////awoWygACygACygACygACygADhzpz////EnTqygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygADu5Mj////z7Ni2hgyygACygACygACygAC/lSr9/Pj////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////n166ygACzggTp27cAAAD////////////////////////////bxIiygACygACygACygACygADGoEH8+vT////59evAli2ygACygACygACygACygADgzJj////////////////////9/frDnDmygACygACygACygAC3hw/28OH////////////////////////////////////////////////XvXuygACygACygACygACygAHk0qT////////////////////////////////////////////hzp2ygACygACygACygACygADbxIn////KqFGygACygACygACygACzggTCmjXIpUrHo0bHo0bHo0bHo0bHo0bHo0bHo0bHo0bHo0bHo0bHo0bGoUPv5cv////49Om5ixaygACygACygACygAC6jRv38+b////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////awoSygAC8kSL38eMAAAD////////////////////////////8+vTBmDGygACygACygACygACygADi0KD////m1q2zgQKygACygACygACygAC4ihT38+b////////////////////////Jpk2ygACygACygACygACygAHw587////////////////////////////////////////////////eyZOygACygACygACygACygADdyJD////////////////////////////////////////////fy5aygACygACygACygACygADUuHH////StWuygACygACygACygAC0hAjn2LD9/Pj9+/f9+/f9+/f9+/f9+/f9+/f9+/f9+/f9+/f9+/f9+/f8+/b+/vz////9/Pm+lCiygACygACygACygAC1hQvs4MD////////////////////////////////////////////q3brVuXPWu3fWu3fWu3bWu3bu48f////////////////////////////////////////////9/frKp06ygADLqlT///8AAAD////////////////////////////////n1660hAiygACygACygACygAC/lSr6+PDRtGiygACygACygACygACygADQsWL///7////////////////////////QsmWygACygACygACygACygADp27f////////////////////////////////////////////////l1KmygACygACygACygACygADXvnz////////////////////////////////////////8+vXFnz6ygACygACygACygACygADOrlz////awoSygACygACygACygACygADk06b////////////////////////////////////////////////////////////////Ho0aygACygACygACygACygADUt2/////////////////////////////////////////////StGmygACygACygACygACygADZwIH////////////////////////////////////////////179+4iROygADl1Kj///8AAAD////////////////////////////////9/frLqlSygACygACygACygACygADPsGC8kSKygACygACygACygACzgQLo2bL////////////////////////////XvHmygACygACygACygACygADi0KD////////////////////////////////////////////////s37+ygACygACygACygACygADLqlTz69by6tXy6tTy6tTx6NDx58/y6tTy6tXx6NHk06bHokWygACygACygACygACygACygADMq1b////hzZqygACygACygACygACygADYv3/69+738+b38uX38uX38uX38uX38uX38uX38uX38uX38uX38uX38uX38uT7+fP////Wu3aygACygACygACygACygAC1hQvWvHjx6ND69u38+vT8+vT8+vT8+vT8+vT8+vX69+/n16+5jBiygACygACygACygACygADVunX////////////////////////////////////////////hzpyygAC9kiX7+fP///8AAAD////////////////////////////////////x6NG3iBCygACygACygACygACygACygACygACygACygACygADBmTL59uz////////////////////////////eyJGygACygACygACygACygADbxIj////////////////////////////////////////////////x6dK1hQuygACygACygACygACzgQK0hAi0hAi0gwe0gwe0gwe0gwe0gwe0hAi0gweygACygACygACygACygACygACygACygADRs2b////n2LCygACygACygACygACygAC1hAm4ihW4iRO4iRO4iRO4iRO4iRO4iRO4iRO4iRO4iRO4iRO4iRO3iRK2hgzZwID////q3LiygACygACygACygACygACygACygAC0hAi6jBm9kSO8kSK8kSK8kSK8kSK9kiS6jRqzgQKygACygACygACygACygACygADUuHD////////////////////////////////////////+/vzDnDiygADdx4////////8AAAD////////////////////////////////////////XvXqygACygACygACygACygACygACygACygACygACygADXvHn////////////////////////////////l1KmygACygACygACygACygADTt27////////////////////////////////////////////////07ty6jhyygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygADfy5b////t4cKzgQKygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygADOrlz////7+fLBmTOygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygADZwYL////////////////////////////////////////o2bOygAG9kiX59er///////8AAAD////////////////////////////////////////49Oi+lCmygACygACygACygACygACygACygACygAC1hQrx58/////////////////////////////////s4MCzgQKygACygACygACygADNrFn////////////////////////////////////////////////48+fAly+ygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygAC8kSL48+f////x6NG3iBGygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygADIpUr///7////k06eygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygAHp27b////////////////////////////////////9/PjFoECygADj0aP///////////8AAAD////////////////////////////////////////////i0KCzggSygACygACygACygACygACygACygADGoUL////////////////////////////////////z69a0gwaygACygACygACygADGoUL////////////////////////////////////////////////7+fLGoEGygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygAC8kCHr"+
"3r3////////17t28kSKygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygADEnTv7+fL////////bxIi0hAiygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygADJpk39/fr////////////////////////////////////hzpyygADMq1b///////////////8AAAD////////////////////////////////////////////8+/bIpEiygACygACygACygACygACygACygADhzpz////////////////////////////////////49Om3iBGygACygACygACygAC/lSr8+/b////////////////////////////////////////////+/v3LqVKygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygAC2hg3BmTLXvnz07Nn////////////49OjBmDGygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygAC+lCn38eP////////////q3LjNrFm4ihSygACygACygACygACygACygACygACygACygACygACygACygACygACygACygAC3iBHQsmX48+f////////////////////////////////////17963iRK+lCn38uT///////////////8AAAD////////////////////////////////////////////////38uTr3rzq3bvo2rTo2bPo2bPo2bLo2rT8+vT////////////////////////////////////+/v3t4sXq3bvr3r3r3r3q3bvu48b+/fv////////////////////////////////////////////////z69bq3brr3r3r3r3r3r3r3r3r3r3r3r3r3r3r377p27fp27br377r3r3r3r3r3rzr377w5sz28OH8+vX////////////////////+/vzw5szq3bvr3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3q3bvt4sT8+vX///////////////////738+br377i0KDcxYraw4bbw4fbw4fbw4fbw4fbw4fbw4fbw4faw4bcxYvhzZvp27f28eL////////////////////////////////////////9/PjFoEC1hQrt4sX///////////////////8AAAD///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////7RtGi0gwbp27b///////////////////////8AAAD////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////VunS3iRLo2bL///////////////////////////8AAAD////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////9/PnStGm+lCjt4sX///////////////////////////////8AAAD////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////28OHMq1fKqFH179////////////////////////////////////8AAAD////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////9/Pjp2rXNrFjgy5f+/fv///////////////////////////////////////8AAAD////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////07driz5/dx47179////////////////////////////////////////////////8AAAD////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////+/vz17t3t4sX17t3///////////////////////////////////////////////////////8AAAA="
  }
 }
 
}

