#-----------------------------------------------------------
# Vivado v2025.1 (64-bit)
# SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Wed Jun 25 20:50:48 2025
# Process ID         : 13884
# Current directory  : D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent7492 D:\FPGA_Learning_Journey\Pro\HDMI_char_1080p___\project\project.xpr
# Log file           : D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/vivado.log
# Journal file       : D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project\vivado.jou
# Running On         : DESKTOP-I8GGJRG
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : 12th Gen Intel(R) Core(TM) i5-12400F
# CPU Frequency      : 2496 MHz
# CPU Physical cores : 6
# CPU Logical cores  : 12
# Host memory        : 34179 MB
# Swap memory        : 19327 MB
# Total Virtual      : 53506 MB
# Available Virtual  : 36755 MB
#-----------------------------------------------------------
start_gui
open_project D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.xpr
upgrade_project -migrate_output_products
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:ip:clk_wiz:6.0 [get_ips  clk_wiz_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips clk_wiz_0] -no_script -sync -force -quiet
generate_target all [get_files  d:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files d:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
launch_runs clk_wiz_0_synth_1 -jobs 12
wait_on_run clk_wiz_0_synth_1
export_simulation -lib_map_path [list {modelsim=D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.cache/compile_simlib/modelsim} {questa=D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.cache/compile_simlib/questa} {riviera=D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.cache/compile_simlib/riviera} {activehdl=D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.cache/compile_simlib/activehdl}] -of_objects [get_files d:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.ip_user_files -ipstatic_source_dir D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.ip_user_files/ipstatic -use_ip_compiled_libs -force -quiet
set_property -dict [list \
  CONFIG.CLKIN1_JITTER_PS {181.81} \
  CONFIG.CLKOUT1_JITTER {104.795} \
  CONFIG.CLKOUT1_PHASE_ERROR {128.797} \
  CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {148.5} \
  CONFIG.CLKOUT2_DRIVES {BUFG} \
  CONFIG.CLKOUT2_JITTER {82.385} \
  CONFIG.CLKOUT2_PHASE_ERROR {128.797} \
  CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {742.5} \
  CONFIG.MMCM_CLKFBOUT_MULT_F {27} \
  CONFIG.MMCM_CLKIN1_PERIOD {18.182} \
  CONFIG.MMCM_CLKIN2_PERIOD {10.0} \
  CONFIG.MMCM_CLKOUT0_DIVIDE_F {10} \
  CONFIG.MMCM_CLKOUT1_DIVIDE {2} \
  CONFIG.MMCM_DIVCLK_DIVIDE {1} \
  CONFIG.PLL_CLKIN_PERIOD {18.181} \
  CONFIG.PRIM_IN_FREQ {55} \
] [get_ips clk_wiz_0]
generate_target all [get_files  d:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files d:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
reset_run clk_wiz_0_synth_1
launch_runs clk_wiz_0_synth_1 -jobs 12
wait_on_run clk_wiz_0_synth_1
export_simulation -lib_map_path [list {modelsim=D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.cache/compile_simlib/modelsim} {questa=D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.cache/compile_simlib/questa} {riviera=D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.cache/compile_simlib/riviera} {activehdl=D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.cache/compile_simlib/activehdl}] -of_objects [get_files d:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.ip_user_files -ipstatic_source_dir D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.ip_user_files/ipstatic -use_ip_compiled_libs -force -quiet
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name clk_wiz_1
set_property -dict [list \
  CONFIG.CLKIN1_JITTER_PS {200.0} \
  CONFIG.CLKOUT1_DRIVES {BUFG} \
  CONFIG.CLKOUT1_JITTER {306.672} \
  CONFIG.CLKOUT1_PHASE_ERROR {261.747} \
  CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {55} \
  CONFIG.CLKOUT2_DRIVES {BUFG} \
  CONFIG.CLKOUT3_DRIVES {BUFG} \
  CONFIG.CLKOUT4_DRIVES {BUFG} \
  CONFIG.CLKOUT5_DRIVES {BUFG} \
  CONFIG.CLKOUT6_DRIVES {BUFG} \
  CONFIG.CLKOUT7_DRIVES {BUFG} \
  CONFIG.CLK_OUT1_PORT {clk_55m} \
  CONFIG.FEEDBACK_SOURCE {FDBK_AUTO} \
  CONFIG.MMCM_BANDWIDTH {OPTIMIZED} \
  CONFIG.MMCM_CLKFBOUT_MULT_F {33} \
  CONFIG.MMCM_CLKIN1_PERIOD {20.000} \
  CONFIG.MMCM_CLKIN2_PERIOD {10.000} \
  CONFIG.MMCM_CLKOUT0_DIVIDE_F {15} \
  CONFIG.MMCM_COMPENSATION {ZHOLD} \
  CONFIG.MMCM_DIVCLK_DIVIDE {2} \
  CONFIG.PRIMARY_PORT {sys_clk} \
  CONFIG.PRIMITIVE {PLL} \
  CONFIG.PRIM_IN_FREQ {50} \
  CONFIG.RESET_PORT {resetn} \
  CONFIG.RESET_TYPE {ACTIVE_LOW} \
] [get_ips clk_wiz_1]
generate_target {instantiation_template} [get_files d:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xci]
generate_target all [get_files  d:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xci]
catch { config_ip_cache -export [get_ips -all clk_wiz_1] }
export_ip_user_files -of_objects [get_files d:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xci]
launch_runs clk_wiz_1_synth_1 -jobs 12
wait_on_run clk_wiz_1_synth_1
export_simulation -lib_map_path [list {modelsim=D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.cache/compile_simlib/modelsim} {questa=D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.cache/compile_simlib/questa} {riviera=D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.cache/compile_simlib/riviera} {activehdl=D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.cache/compile_simlib/activehdl}] -of_objects [get_files d:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xci] -directory D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.ip_user_files -ipstatic_source_dir D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.ip_user_files/ipstatic -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
launch_runs impl_1 -jobs 12
wait_on_run impl_1
open_run synth_1 -name synth_1
set_property IOSTANDARD LVCMOS15 [get_ports [list sys_rst_n]]
place_ports sys_rst_n U7
set_property IOSTANDARD LVCMOS15 [get_ports [list sys_clk]]
place_ports ddc_scl L21
place_ports ddc_sda N18
place_ports hdmi_r_p J22
place_ports hdmi_g_p K21
place_ports hdmi_b_p H20
place_ports hdmi_clk_p J20
save_constraints
reset_run impl_1
launch_runs impl_1 -jobs 12
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.runs/impl_1/hdmi_char.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.runs/impl_1/hdmi_char.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
launch_runs impl_1 -jobs 12
wait_on_run impl_1
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
refresh_design
set_property CONFIG.PRIM_SOURCE {No_buffer} [get_ips clk_wiz_0]
generate_target all [get_files  d:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files d:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
reset_run clk_wiz_0_synth_1
launch_runs clk_wiz_0_synth_1 -jobs 12
wait_on_run clk_wiz_0_synth_1
export_simulation -lib_map_path [list {modelsim=D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.cache/compile_simlib/modelsim} {questa=D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.cache/compile_simlib/questa} {riviera=D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.cache/compile_simlib/riviera} {activehdl=D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.cache/compile_simlib/activehdl}] -of_objects [get_files d:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.ip_user_files -ipstatic_source_dir D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.ip_user_files/ipstatic -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
set_property CONFIG.PRIM_SOURCE {No_buffer} [get_ips clk_wiz_1]
generate_target all [get_files  d:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xci]
catch { config_ip_cache -export [get_ips -all clk_wiz_1] }
export_ip_user_files -of_objects [get_files d:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xci] -no_script -sync -force -quiet
reset_run clk_wiz_1_synth_1
launch_runs clk_wiz_1_synth_1 -jobs 12
wait_on_run clk_wiz_1_synth_1
export_simulation -lib_map_path [list {modelsim=D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.cache/compile_simlib/modelsim} {questa=D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.cache/compile_simlib/questa} {riviera=D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.cache/compile_simlib/riviera} {activehdl=D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.cache/compile_simlib/activehdl}] -of_objects [get_files d:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xci] -directory D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.ip_user_files -ipstatic_source_dir D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.ip_user_files/ipstatic -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.runs/impl_1/hdmi_char.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.runs/impl_1/hdmi_char.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property CONFIG.PRIM_SOURCE {Single_ended_clock_capable_pin} [get_ips clk_wiz_0]
generate_target all [get_files  d:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
catch { [ delete_ip_run [get_ips -all clk_wiz_0] ] }
export_ip_user_files -of_objects [get_files d:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
export_simulation -lib_map_path [list {modelsim=D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.cache/compile_simlib/modelsim} {questa=D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.cache/compile_simlib/questa} {riviera=D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.cache/compile_simlib/riviera} {activehdl=D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.cache/compile_simlib/activehdl}] -of_objects [get_files d:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.ip_user_files -ipstatic_source_dir D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.ip_user_files/ipstatic -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
set_property CONFIG.PRIM_SOURCE {No_buffer} [get_ips clk_wiz_0]
generate_target all [get_files  d:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files d:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
export_simulation -lib_map_path [list {modelsim=D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.cache/compile_simlib/modelsim} {questa=D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.cache/compile_simlib/questa} {riviera=D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.cache/compile_simlib/riviera} {activehdl=D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.cache/compile_simlib/activehdl}] -of_objects [get_files d:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.ip_user_files -ipstatic_source_dir D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.ip_user_files/ipstatic -use_ip_compiled_libs -force -quiet
set_property CONFIG.PRIM_SOURCE {Single_ended_clock_capable_pin} [get_ips clk_wiz_0]
generate_target all [get_files  d:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files d:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
export_simulation -lib_map_path [list {modelsim=D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.cache/compile_simlib/modelsim} {questa=D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.cache/compile_simlib/questa} {riviera=D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.cache/compile_simlib/riviera} {activehdl=D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.cache/compile_simlib/activehdl}] -of_objects [get_files d:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.ip_user_files -ipstatic_source_dir D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.ip_user_files/ipstatic -use_ip_compiled_libs -force -quiet
set_property CONFIG.PRIM_SOURCE {Single_ended_clock_capable_pin} [get_ips clk_wiz_1]
generate_target all [get_files  d:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xci]
catch { config_ip_cache -export [get_ips -all clk_wiz_1] }
catch { [ delete_ip_run [get_ips -all clk_wiz_1] ] }
export_ip_user_files -of_objects [get_files d:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xci]
export_simulation -lib_map_path [list {modelsim=D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.cache/compile_simlib/modelsim} {questa=D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.cache/compile_simlib/questa} {riviera=D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.cache/compile_simlib/riviera} {activehdl=D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.cache/compile_simlib/activehdl}] -of_objects [get_files d:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xci] -directory D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.ip_user_files -ipstatic_source_dir D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.ip_user_files/ipstatic -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
set_property CONFIG.PRIM_SOURCE {No_buffer} [get_ips clk_wiz_0]
generate_target all [get_files  d:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files d:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
export_simulation -lib_map_path [list {modelsim=D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.cache/compile_simlib/modelsim} {questa=D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.cache/compile_simlib/questa} {riviera=D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.cache/compile_simlib/riviera} {activehdl=D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.cache/compile_simlib/activehdl}] -of_objects [get_files d:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.ip_user_files -ipstatic_source_dir D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.ip_user_files/ipstatic -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.runs/impl_1/hdmi_char.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property CONFIG.PRIM_SOURCE {Single_ended_clock_capable_pin} [get_ips clk_wiz_0]
generate_target all [get_files  d:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files d:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
export_simulation -lib_map_path [list {modelsim=D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.cache/compile_simlib/modelsim} {questa=D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.cache/compile_simlib/questa} {riviera=D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.cache/compile_simlib/riviera} {activehdl=D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.cache/compile_simlib/activehdl}] -of_objects [get_files d:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.ip_user_files -ipstatic_source_dir D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.ip_user_files/ipstatic -use_ip_compiled_libs -force -quiet
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
set_property CONFIG.PRIM_SOURCE {No_buffer} [get_ips clk_wiz_0]
generate_target all [get_files  d:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files d:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
export_simulation -lib_map_path [list {modelsim=D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.cache/compile_simlib/modelsim} {questa=D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.cache/compile_simlib/questa} {riviera=D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.cache/compile_simlib/riviera} {activehdl=D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.cache/compile_simlib/activehdl}] -of_objects [get_files d:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.ip_user_files -ipstatic_source_dir D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.ip_user_files/ipstatic -use_ip_compiled_libs -force -quiet
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
startgroup
set_property package_pin "" [get_ports [list  hdmi_r_p]]
place_ports hdmi_b_p J22
endgroup
place_ports hdmi_r_p H20
save_constraints -force
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/FPGA_Learning_Journey/Pro/HDMI_char_1080p___/project/project.runs/impl_1/hdmi_char.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
