INFO:sim:172 - Generating IP...
Resolving generics for 'instr_bram'...
Applying external generics to 'instr_bram'...
Delivering associated files for 'instr_bram'...
Delivering EJava files for 'instr_bram'...
Generating implementation netlist for 'instr_bram'...
INFO:sim - Pre-processing HDL files for 'instr_bram'...
Running synthesis for 'instr_bram'
Running ngcbuild...
Writing VEO instantiation template for 'instr_bram'...
Writing Verilog behavioral simulation model for 'instr_bram'...
WARNING:sim - Overwriting existing file /home/vapippal/IIT KGP Docs/SEM 5/COA
   Lab/COA-Laboratory-CS39001/RISC/ipcore_dir/tmp/_cg/instr_bram/doc/blk_mem_gen
   _v7_3_vinfo.html with file from view xilinx_documentation
Delivered 1 file into directory /home/vapippal/IIT KGP Docs/SEM 5/COA
Lab/COA-Laboratory-CS39001/RISC/ipcore_dir/tmp/_cg/instr_bram
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'instr_bram'...
Generating metadata file...
Generating ISE project file for 'instr_bram'...
Generating ISE project...
XCO file found: instr_bram.xco
XMDF file found: instr_bram_xmdf.tcl
Adding /home/vapippal/IIT KGP Docs/SEM 5/COA
Lab/COA-Laboratory-CS39001/RISC/ipcore_dir/tmp/_cg/instr_bram.asy -view all
-origin_type imported
Adding /home/vapippal/IIT KGP Docs/SEM 5/COA
Lab/COA-Laboratory-CS39001/RISC/ipcore_dir/tmp/_cg/instr_bram.ngc -view all
-origin_type created
Checking file "/home/vapippal/IIT KGP Docs/SEM 5/COA
Lab/COA-Laboratory-CS39001/RISC/ipcore_dir/tmp/_cg/instr_bram.ngc" for project
device match ...
File "/home/vapippal/IIT KGP Docs/SEM 5/COA
Lab/COA-Laboratory-CS39001/RISC/ipcore_dir/tmp/_cg/instr_bram.ngc" device
information matches project device.
Adding /home/vapippal/IIT KGP Docs/SEM 5/COA
Lab/COA-Laboratory-CS39001/RISC/ipcore_dir/tmp/_cg/instr_bram.sym -view all
-origin_type imported
Adding /home/vapippal/IIT KGP Docs/SEM 5/COA
Lab/COA-Laboratory-CS39001/RISC/ipcore_dir/tmp/_cg/instr_bram.v -view all
-origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file "/home/vapippal/IIT KGP Docs/SEM
   5/COA Lab/COA-Laboratory-CS39001/RISC/ipcore_dir/tmp/_cg/instr_bram.v" into
   library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding /home/vapippal/IIT KGP Docs/SEM 5/COA
Lab/COA-Laboratory-CS39001/RISC/ipcore_dir/tmp/_cg/instr_bram.veo -view all
-origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/instr_bram"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'instr_bram'.
