# do mp2_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying /software/altera/13.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied /software/altera/13.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -sv -work work +incdir+/home/rrthakk2/ece411/mp2 {/home/rrthakk2/ece411/mp2/cache_control.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module cache_control
# 
# Top level modules:
# 	cache_control
# vlog -sv -work work +incdir+/home/rrthakk2/ece411/mp2 {/home/rrthakk2/ece411/mp2/decoder3.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module decoder3
# 
# Top level modules:
# 	decoder3
# vlog -sv -work work +incdir+/home/rrthakk2/ece411/mp2 {/home/rrthakk2/ece411/mp2/mux8.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module mux8
# 
# Top level modules:
# 	mux8
# vlog -sv -work work +incdir+/home/rrthakk2/ece411/mp2 {/home/rrthakk2/ece411/mp2/lc3b_types.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package lc3b_types
# 
# Top level modules:
# 	--none--
# vlog -sv -work work +incdir+/home/rrthakk2/ece411/mp2 {/home/rrthakk2/ece411/mp2/plus2.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module plus2
# 
# Top level modules:
# 	plus2
# vlog -sv -work work +incdir+/home/rrthakk2/ece411/mp2 {/home/rrthakk2/ece411/mp2/register.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module register
# 
# Top level modules:
# 	register
# vlog -sv -work work +incdir+/home/rrthakk2/ece411/mp2 {/home/rrthakk2/ece411/mp2/mux2.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module mux2
# 
# Top level modules:
# 	mux2
# vlog -sv -work work +incdir+/home/rrthakk2/ece411/mp2 {/home/rrthakk2/ece411/mp2/adder.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# vlog -sv -work work +incdir+/home/rrthakk2/ece411/mp2 {/home/rrthakk2/ece411/mp2/mux4.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module mux4
# 
# Top level modules:
# 	mux4
# vlog -sv -work work +incdir+/home/rrthakk2/ece411/mp2 {/home/rrthakk2/ece411/mp2/cpu_control.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package cpu_control_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cpu_control
# 
# Top level modules:
# 	cpu_control
# vlog -sv -work work +incdir+/home/rrthakk2/ece411/mp2 {/home/rrthakk2/ece411/mp2/cache_writelogic.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# ** Warning: /home/rrthakk2/ece411/mp2/cache_writelogic.sv(28): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: /home/rrthakk2/ece411/mp2/cache_writelogic.sv(37): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling package cache_writelogic_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cache_writelogic
# ** Warning: /home/rrthakk2/ece411/mp2/cache_writelogic.sv(28): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: /home/rrthakk2/ece411/mp2/cache_writelogic.sv(37): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	cache_writelogic
# vlog -sv -work work +incdir+/home/rrthakk2/ece411/mp2 {/home/rrthakk2/ece411/mp2/array.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package array_sv_unit
# -- Importing package lc3b_types
# -- Compiling module array
# 
# Top level modules:
# 	array
# vlog -sv -work work +incdir+/home/rrthakk2/ece411/mp2 {/home/rrthakk2/ece411/mp2/adj.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package adj_sv_unit
# -- Importing package lc3b_types
# -- Compiling module adj
# 
# Top level modules:
# 	adj
# vlog -sv -work work +incdir+/home/rrthakk2/ece411/mp2 {/home/rrthakk2/ece411/mp2/alu.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package alu_sv_unit
# -- Importing package lc3b_types
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# vlog -sv -work work +incdir+/home/rrthakk2/ece411/mp2 {/home/rrthakk2/ece411/mp2/gencc.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package gencc_sv_unit
# -- Importing package lc3b_types
# -- Compiling module gencc
# 
# Top level modules:
# 	gencc
# vlog -sv -work work +incdir+/home/rrthakk2/ece411/mp2 {/home/rrthakk2/ece411/mp2/ir.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package ir_sv_unit
# -- Importing package lc3b_types
# -- Compiling module ir
# 
# Top level modules:
# 	ir
# vlog -sv -work work +incdir+/home/rrthakk2/ece411/mp2 {/home/rrthakk2/ece411/mp2/regfile.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package regfile_sv_unit
# -- Importing package lc3b_types
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# vlog -sv -work work +incdir+/home/rrthakk2/ece411/mp2 {/home/rrthakk2/ece411/mp2/cccomp.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package cccomp_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cccomp
# 
# Top level modules:
# 	cccomp
# vlog -sv -work work +incdir+/home/rrthakk2/ece411/mp2 {/home/rrthakk2/ece411/mp2/cpu_datapath.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package cpu_datapath_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cpu_datapath
# 
# Top level modules:
# 	cpu_datapath
# vlog -sv -work work +incdir+/home/rrthakk2/ece411/mp2 {/home/rrthakk2/ece411/mp2/way.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package way_sv_unit
# -- Importing package lc3b_types
# -- Compiling module way
# 
# Top level modules:
# 	way
# vlog -sv -work work +incdir+/home/rrthakk2/ece411/mp2 {/home/rrthakk2/ece411/mp2/cache_datapath.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package cache_datapath_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cache_datapath
# 
# Top level modules:
# 	cache_datapath
# vlog -sv -work work +incdir+/home/rrthakk2/ece411/mp2 {/home/rrthakk2/ece411/mp2/cpu.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package cpu_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cpu
# 
# Top level modules:
# 	cpu
# vlog -sv -work work +incdir+/home/rrthakk2/ece411/mp2 {/home/rrthakk2/ece411/mp2/cache.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package cache_sv_unit
# -- Importing package lc3b_types
# -- Compiling module cache
# 
# Top level modules:
# 	cache
# vlog -sv -work work +incdir+/home/rrthakk2/ece411/mp2 {/home/rrthakk2/ece411/mp2/mp2.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package mp2_sv_unit
# -- Importing package lc3b_types
# -- Compiling module mp2
# 
# Top level modules:
# 	mp2
# 
# vlog -sv -work work +incdir+/home/rrthakk2/ece411/mp2 {/home/rrthakk2/ece411/mp2/mp2_tb.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module mp2_tb
# 
# Top level modules:
# 	mp2_tb
# vlog -sv -work work +incdir+/home/rrthakk2/ece411/mp2 {/home/rrthakk2/ece411/mp2/physical_memory.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module physical_memory
# 
# Top level modules:
# 	physical_memory
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L stratixiii_ver -L rtl_work -L work -voptargs="+acc"  mp2_tb
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L stratixiii_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps mp2_tb 
# Loading sv_std.std
# Loading work.mp2_tb
# Loading work.lc3b_types
# Loading work.mp2_sv_unit
# Loading work.mp2
# Loading work.cpu_sv_unit
# Loading work.cpu
# Loading work.cpu_control_sv_unit
# Loading work.cpu_control
# Loading work.cpu_datapath_sv_unit
# Loading work.cpu_datapath
# Loading work.register
# Loading work.mux4
# Loading work.plus2
# Loading work.adder
# Loading work.mux2
# Loading work.adj_sv_unit
# Loading work.adj
# Loading work.ir_sv_unit
# Loading work.ir
# Loading work.regfile_sv_unit
# Loading work.regfile
# Loading work.alu_sv_unit
# Loading work.alu
# Loading work.gencc_sv_unit
# Loading work.gencc
# Loading work.cccomp_sv_unit
# Loading work.cccomp
# Loading work.cache_sv_unit
# Loading work.cache
# Loading work.cache_control
# Loading work.cache_datapath_sv_unit
# Loading work.cache_datapath
# Loading work.cache_writelogic_sv_unit
# Loading work.cache_writelogic
# Loading work.decoder3
# Loading work.array_sv_unit
# Loading work.array
# Loading work.way_sv_unit
# Loading work.way
# Loading work.mux8
# Loading work.physical_memory
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 200 ns
restart -f; 40000ns
# Loading sv_std.std
# Loading work.mp2_tb
# Loading work.lc3b_types
# Loading work.mp2_sv_unit
# Loading work.mp2
# Loading work.cpu_sv_unit
# Loading work.cpu
# Loading work.cpu_control_sv_unit
# Loading work.cpu_control
# Loading work.cpu_datapath_sv_unit
# Loading work.cpu_datapath
# Loading work.register
# Loading work.mux4
# Loading work.plus2
# Loading work.adder
# Loading work.mux2
# Loading work.adj_sv_unit
# Loading work.adj
# Loading work.ir_sv_unit
# Loading work.ir
# Loading work.regfile_sv_unit
# Loading work.regfile
# Loading work.alu_sv_unit
# Loading work.alu
# Loading work.gencc_sv_unit
# Loading work.gencc
# Loading work.cccomp_sv_unit
# Loading work.cccomp
# Loading work.cache_sv_unit
# Loading work.cache
# Loading work.cache_control
# Loading work.cache_datapath_sv_unit
# Loading work.cache_datapath
# Loading work.cache_writelogic_sv_unit
# Loading work.cache_writelogic
# Loading work.decoder3
# Loading work.array_sv_unit
# Loading work.array
# Loading work.way_sv_unit
# Loading work.way
# Loading work.mux8
# Loading work.physical_memory
# invalid command name "40000ns"
restart -f; run 40000ns
# Loading sv_std.std
# Loading work.mp2_tb
# Loading work.lc3b_types
# Loading work.mp2_sv_unit
# Loading work.mp2
# Loading work.cpu_sv_unit
# Loading work.cpu
# Loading work.cpu_control_sv_unit
# Loading work.cpu_control
# Loading work.cpu_datapath_sv_unit
# Loading work.cpu_datapath
# Loading work.register
# Loading work.mux4
# Loading work.plus2
# Loading work.adder
# Loading work.mux2
# Loading work.adj_sv_unit
# Loading work.adj
# Loading work.ir_sv_unit
# Loading work.ir
# Loading work.regfile_sv_unit
# Loading work.regfile
# Loading work.alu_sv_unit
# Loading work.alu
# Loading work.gencc_sv_unit
# Loading work.gencc
# Loading work.cccomp_sv_unit
# Loading work.cccomp
# Loading work.cache_sv_unit
# Loading work.cache
# Loading work.cache_control
# Loading work.cache_datapath_sv_unit
# Loading work.cache_datapath
# Loading work.cache_writelogic_sv_unit
# Loading work.cache_writelogic
# Loading work.decoder3
# Loading work.array_sv_unit
# Loading work.array
# Loading work.way_sv_unit
# Loading work.way
# Loading work.mux8
# Loading work.physical_memory
write list -window .main_pane.list /home/rrthakk2/ece411/mp2/simulation/modelsim/list.lst
