# This viminfo file was generated by Vim 7.4.
# You may edit it if you're careful!

# Value of 'encoding' when this file was written
*encoding=utf-8


# hlsearch on (H) or off (h):
~h
# Last Search Pattern:
~MSle0~/Verdi

# Last Substitute Search Pattern:
~MSle0&mst_vif

# Last Substitute String:
$apb_mst_vif

# Command Line History (newest to oldest):
:q
:x
:w
:s
:wq
:1,$s;mst_vif;apb_mst_vif;gc
:1,$s;mst_cfg;apb_mst_cfg;gc
:Lw
:'<,'>I
:.,.+1!!)r
:.,.+1!!%Â

# Search String History (newest to oldest):
??Verdi
?/asdf
? \<m_apb_sys_cfg\>
? \<m_apb_cfg\>
? \<apb_fifo\>
? \<reg_adapter\>
? \<reg_predictor\>
? \<rm\>
? \<m_apb_agent\>
?/m_apb_sys\.master\.monitor\.item_observed_port
? \<m_apb_sys\>
?/apb_max
?/svt_amba
?/2018
?/slave
? \<slave_cfg\>
? \<cust_callback\>
? \<pe\>
? \<dte_tx_dce_rx_comparator\>
? \<run_phase\>
? \<sb\>
? \<compare_transaction\>
? \<cfg_pattern\>
? \<dte_tx_xact_observed\>
?/scoreboard
? \<subcr\>
?/subsc
? \<uvm_top\>
? \<pop_fifo_char\>
? \<write_recv\>
?/env
?/hardwr
?/parity_con
?/error
? \<uart_subscriber_sequence\>
? \<seq\>
?/direct
? \<dte_cfg\>
?/override
? \<uart_cfg\>
? \<cfg\>
? \<get_cfg\>
? \<dte_agent\>
? \<apb_dut_slave_if\>
? \<apb_dut_master_if\>
? \<sequence_length\>
? \<apb_reset_if\>
? \<SystemClock\>
? \<simulation_cycle\>
? \<PRESETn\>

# Expression History (newest to oldest):

# Input Line History (newest to oldest):

# Input Line History (newest to oldest):

# 寄存器:
""0	CHAR	0
	tb4_ref
"1	LINE	0
	|     |  |- tb.sv
"2	LINE	0
	|     |- lab3/
"3	LINE	0
	|     |  |- Makefile
"4	LINE	0
	|     |- lab2/
"5	LINE	0
	|     |  |- Makefile
"6	LINE	0
	|     |- lab1/
"7	LINE	0
	|  |  |  |- tb.sv
"8	LINE	0
	|  |  |- lab5/
"9	LINE	0
	|  |  |  |- tb.sv
"-	CHAR	0
	tb4_ref

# 文件标记:
'A  1  0  ~/rkv_labs/v3_labs/v3.1_uart/lab4/tests/uart_test_base.svh
'B  1  0  ~/rkv_labs/v3_labs/v3.1_uart/lab4/tests/uart_test_base.svh
'C  1  0  ~/rkv_labs/v3_labs/v3.1_uart/lab4/tests/uart_test_base.svh
'D  1  0  ~/rkv_labs/v3_labs/v3.1_uart/lab4/tests/uart_test_base.svh
'E  1  0  ~/rkv_labs/v3_labs/v3.1_uart/lab4/tests/uart_test_base.svh
'F  1  0  ~/rkv_labs/v3_labs/v3.1_uart/lab4/tests/uart_test_base.svh
'G  1  0  ~/rkv_labs/v3_labs/v3.1_uart/lab4/tests/uart_test_base.svh
'H  1  0  ~/rkv_labs/v3_labs/v3.1_uart/lab4/tests/uart_test_base.svh
'I  1  0  ~/rkv_labs/v3_labs/v3.1_uart/lab4/tests/uart_test_base.svh
'J  1  0  ~/rkv_labs/v3_labs/v3.1_uart/lab4/tests/uart_test_base.svh
'K  1  0  ~/rkv_labs/v3_labs/v3.1_uart/lab4/tests/uart_test_base.svh
'L  1  0  ~/rkv_labs/v3_labs/v3.1_uart/lab4/tests/uart_test_base.svh
'M  1  0  ~/rkv_labs/v3_labs/v3.1_uart/lab4/tests/uart_test_base.svh
'N  1  0  ~/rkv_labs/v3_labs/v3.1_uart/lab4/tests/uart_test_base.svh
'O  1  0  ~/rkv_labs/v3_labs/v3.1_uart/lab4/tests/uart_test_base.svh
'P  1  0  ~/rkv_labs/v3_labs/v3.1_uart/lab4/tests/uart_test_base.svh
'Q  1  0  ~/rkv_labs/v3_labs/v3.1_uart/lab4/tests/uart_test_base.svh
'R  1  0  ~/rkv_labs/v3_labs/v3.1_uart/lab4/tests/uart_test_base.svh
'S  1  0  ~/rkv_labs/v3_labs/v3.1_uart/lab4/tests/uart_test_base.svh
'T  1  0  ~/rkv_labs/v3_labs/v3.1_uart/lab4/tests/uart_test_base.svh
'U  1  0  ~/rkv_labs/v3_labs/v3.1_uart/lab4/tests/uart_test_base.svh
'V  1  0  ~/rkv_labs/v3_labs/v3.1_uart/lab4/tests/uart_test_base.svh
'W  1  0  ~/rkv_labs/v3_labs/v3.1_uart/lab4/tests/uart_test_base.svh
'X  1  0  ~/rkv_labs/v3_labs/v3.1_uart/lab4/tests/uart_test_base.svh
'Y  1  0  ~/rkv_labs/v3_labs/v3.1_uart/lab4/tests/uart_test_base.svh
'Z  1  0  ~/rkv_labs/v3_labs/v3.1_uart/lab4/tests/uart_test_base.svh
'0  587  1  /opt/license/Synopsys.dat
'1  442  17  /opt/license/Synopsys.dat
'2  1  0  /opt/license/Synopsys.dat
'3  1  0  ~/.bashrc
'4  12  28  ~/rkv_labs/v2_labs/v2.3_uvm_advance/lab1/Makefile
'5  11  15  ~/rkv_labs/v3_labs/v3.1_uart/lab4/sim/Makefile
'6  34  41  /opt/synopsys/svt_vip/SVT-VIP-O-2018.12/vip/svt/TreeExplorer
'7  8  32  ~/.cshrc
'8  9  61  ~/.cshrc
'9  35  0  ~/rkv_labs/v3_labs/v3.1_uart/lab3/docs/nd_config/Languages.txt

# 跳转列表 (从新到旧):
-'  587  1  /opt/license/Synopsys.dat
-'  442  0  /opt/license/Synopsys.dat
-'  398  50  /opt/license/Synopsys.dat
-'  437  35  /opt/license/Synopsys.dat
-'  440  44  /opt/license/Synopsys.dat
-'  1  0  /opt/license/Synopsys.dat
-'  1  0  ~/.bashrc
-'  12  28  ~/rkv_labs/v2_labs/v2.3_uvm_advance/lab1/Makefile
-'  71  0  ~/rkv_labs/v2_labs/v2.2_uvm_basic/lab3/tb_ref.sv
-'  9  24  ~/rkv_labs/v2_labs/v2.2_uvm_basic/lab3/tb_ref.sv
-'  14  17  ~/rkv_labs/v2_labs/v2.2_uvm_basic/lab3/Makefile
-'  22  7  ~/rkv_labs/v2_labs/v2.2_uvm_basic/lab2/Makefile
-'  108  9  ~/rkv_labs/v2_labs/v2.2_uvm_basic/lab1/uvm_config_ref.sv
-'  111  0  ~/rkv_labs/v2_labs/v2.2_uvm_basic/lab1/uvm_config_ref.sv
-'  110  10  ~/rkv_labs/v2_labs/v2.2_uvm_basic/lab1/uvm_config_ref.sv
-'  24  16  ~/rkv_labs/v2_labs/v2.2_uvm_basic/lab1/uvm_config_ref.sv
-'  153  0  ~/rkv_labs/v2_labs/v2.2_uvm_basic/lab1/phase_order_ref.sv
-'  112  21  ~/rkv_labs/v2_labs/v2.2_uvm_basic/lab1/factory_mechanism_ref.sv
-'  36  40  ~/rkv_labs/v2_labs/v2.2_uvm_basic/lab1/phase_order_ref.sv
-'  7  25  ~/rkv_labs/v2_labs/v2.2_uvm_basic/lab1/Makefile
-'  106  22  ~/rkv_labs/v2_labs/v2.2_uvm_basic/lab1/factory_mechanism_ref.sv
-'  105  28  ~/rkv_labs/v2_labs/v2.2_uvm_basic/lab1/factory_mechanism_ref.sv
-'  132  0  ~/rkv_labs/v2_labs/v2.2_uvm_basic/lab1/factory_mechanism.sv
-'  1  0  ~/rkv_labs/v2_labs/v2.2_uvm_basic/lab1/phase_order_ref.sv
-'  126  28  ~/rkv_labs/v2_labs/v2.2_uvm_basic/lab1/factory_mechanism.sv
-'  112  28  ~/rkv_labs/v2_labs/v2.2_uvm_basic/lab1/factory_mechanism.sv
-'  5  11  ~/rkv_labs/v2_labs/v2.2_uvm_basic/lab1/Makefile
-'  16  17  ~/rkv_labs/v2_labs/v2.2_uvm_basic/lab0/Makefile
-'  2  14  ~/rkv_labs/v2_labs/v2.2_uvm_basic/lab0/sv_class_inst.sv
-'  4  12  ~/rkv_labs/v2_labs/v2.2_uvm_basic/lab0/Makefile
-'  30  2  ~/rkv_labs/v2_labs/v2.1_sv/lab5/Makefile
-'  18  0  ~/rkv_labs/v2_labs/v2.1_sv/lab2/Makefile
-'  4  10  ~/rkv_labs/v2_labs/v2.1_sv/lab2/Makefile
-'  20  23  ~/rkv_labs/v2_labs/v2.1_sv/lab2/Makefile
-'  3  14  ~/rkv_labs/v2_labs/v2.1_sv/lab0/Makefile
-'  10  13  ~/rkv_labs/v2_labs/v2.1_sv/lab0/Makefile
-'  1  0  ~/rkv_labs/v2_labs/v2.1_sv/lab0/Makefile
-'  11  15  ~/rkv_labs/v3_labs/v3.1_uart/lab4/sim/Makefile
-'  23  5  ~/rkv_labs/v3_labs/v3.1_uart/lab4/sim/Makefile
-'  15  64  ~/rkv_labs/v3_labs/v3.1_uart/lab4/sim/Makefile
-'  2  0  ~/rkv_labs/v3_labs/v3.1_uart/lab4/sim/Makefile
-'  1  19  ~/rkv_labs/v3_labs/v3.1_uart/lab4/sim/Makefile
-'  92  9  ~/rkv_labs/v3_labs/v3.1_uart/lab4/sim/Makefile
-'  35  4  ~/rkv_labs/v3_labs/v3.1_uart/lab4/tests/uart_test_base.svh
-'  40  32  ~/rkv_labs/v3_labs/v3.1_uart/lab4/tests/uart_test_base.svh
-'  31  0  ~/rkv_labs/v3_labs/v3.1_uart/lab4/tests/uart_test_base.svh
-'  34  22  ~/rkv_labs/v3_labs/v3.1_uart/lab4/tests/uart_test_base.svh
-'  28  15  ~/rkv_labs/v3_labs/v3.1_uart/lab4/sequences/uart_host_tx_seq.svh
-'  16  16  ~/rkv_labs/v3_labs/v3.1_uart/lab4/sequences/uart_host_rx_seq.svh
-'  79  43  ~/rkv_labs/v3_labs/v3.1_uart/lab4/sequences/host_if_seq_pkg.sv
-'  11  17  ~/rkv_labs/v3_labs/v3.1_uart/lab4/env/lcr_item.svh
-'  22  26  ~/rkv_labs/v3_labs/v3.1_uart/lab4/virtual_sequences/modem_int_test_vseq.svh
-'  60  21  ~/rkv_labs/v3_labs/v3.1_uart/lab3/tests/uart_test_base.svh
-'  40  26  ~/rkv_labs/v3_labs/v3.1_uart/lab3/tests/uart_test_base.svh
-'  11  20  ~/rkv_labs/v3_labs/v3.1_uart/lab3/tests/uart_test_base.svh
-'  59  19  ~/rkv_labs/v3_labs/v3.1_uart/lab3/env/uart_tx_scoreboard.svh
-'  32  18  ~/rkv_labs/v3_labs/v3.1_uart/lab3/env/uart_tx_scoreboard.svh
-'  5  42  ~/rkv_labs/v3_labs/v3.1_uart/lab3/env/uart_tx_scoreboard.svh
-'  125  0  ~/rkv_labs/v3_labs/v3.1_uart/lab3/env/uart_env.svh
-'  96  50  ~/rkv_labs/v3_labs/v3.1_uart/lab3/env/uart_env.svh
-'  50  20  ~/rkv_labs/v3_labs/v3.1_uart/lab3/env/uart_env.svh
-'  79  23  ~/rkv_labs/v3_labs/v3.1_uart/lab3/env/uart_env.svh
-'  88  48  ~/rkv_labs/v3_labs/v3.1_uart/lab3/env/uart_env.svh
-'  87  44  ~/rkv_labs/v3_labs/v3.1_uart/lab3/env/uart_env.svh
-'  20  18  ~/rkv_labs/v3_labs/v3.1_uart/lab3/env/uart_env.svh
-'  118  19  ~/rkv_labs/v3_labs/v3.1_uart/lab3/env/uart_env.svh
-'  112  29  ~/rkv_labs/v3_labs/v3.1_uart/lab3/env/uart_env.svh
-'  98  24  ~/rkv_labs/v3_labs/v3.1_uart/lab4/env/uart_env.svh
-'  22  19  ~/rkv_labs/v3_labs/v3.1_uart/lab4/agents/apb_agent/apb_if.sv
-'  10  0  ~/rkv_labs/v3_labs/v3.1_uart/lab4/env/uart_env_pkg.sv
-'  34  41  /opt/synopsys/svt_vip/SVT-VIP-O-2018.12/vip/svt/TreeExplorer
-'  97  6  /opt/synopsys/svt_vip/SVT-VIP-O-2018.12/vip/svt/TreeExplorer
-'  138  6  /opt/synopsys/svt_vip/SVT-VIP-O-2018.12/vip/svt/TreeExplorer
-'  144  6  /opt/synopsys/svt_vip/SVT-VIP-O-2018.12/vip/svt/TreeExplorer
-'  145  6  /opt/synopsys/svt_vip/SVT-VIP-O-2018.12/vip/svt/TreeExplorer
-'  161  6  /opt/synopsys/svt_vip/SVT-VIP-O-2018.12/vip/svt/TreeExplorer
-'  162  6  /opt/synopsys/svt_vip/SVT-VIP-O-2018.12/vip/svt/TreeExplorer
-'  8  0  /opt/synopsys/svt_vip/SVT-VIP-O-2018.12/vip/svt/TreeExplorer
-'  1  0  /opt/synopsys/svt_vip/SVT-VIP-O-2018.12/vip/svt/TreeExplorer
-'  2  0  /opt/synopsys/svt_vip/SVT-VIP-O-2018.12/vip/svt/TreeExplorer
-'  8  32  ~/.cshrc
-'  9  0  ~/.cshrc
-'  19  0  ~/.cshrc
-'  35  0  ~/rkv_labs/v3_labs/v3.1_uart/lab3/docs/nd_config/Languages.txt
-'  34  0  ~/rkv_labs/v3_labs/v3.1_uart/lab3/docs/nd_config/Comments.txt
-'  79  0  ~/rkv_labs/v3_labs/v3.1_uart/lab3/docs/nd_config/Languages.txt
-'  12  0  ~/rkv_labs/v3_labs/v3.1_uart/lab3/docs/nd_config/Comments.txt
-'  91  3  ~/rkv_labs/v3_labs/v3.1_uart/lab3/docs/nd_config/Project.txt
-'  13  0  ~/rkv_labs/v3_labs/v3.1_uart/lab3/docs/nd_config/Languages.txt
-'  8  0  ~/rkv_labs/v3_labs/v3.1_uart/lab3/docs/testcase.data
-'  1  0  ~/rkv_labs/v3_labs/v3.1_uart/lab3/docs/nd_docs/index.html
-'  3  3  ~/rkv_labs/v3_labs/v3.1_uart/lab3/docs/nd_config/Working Data/Output/BuildState.nd
-'  1  0  ~/rkv_labs/v3_labs/v3.1_uart/lab3/docs/nd_config/Working Data/Output/Config.nd

# 文件内的标记历史记录 (从新到旧):

> /opt/license/Synopsys.dat
	"	587	1

> ~/.bashrc
	"	1	0

> ~/rkv_labs/v2_labs/v2.1_sv/lab0/Makefile
	"	3	14

> ~/rkv_labs/v2_labs/v2.1_sv/TreeExplorer
	"	34	0
	.	150	0
	+	2	0
	+	2	0
	+	2	0
	+	2	0
	+	2	0
	+	2	0
	+	2	0
	+	154	0
	+	153	0
	+	153	0
	+	10	0
	+	16	0
	+	26	0
	+	36	0
	+	58	0
	+	45	0
	+	54	0
	+	124	0
	+	65	0
	+	77	0
	+	85	0
	+	98	0
	+	152	0
	+	111	0
	+	123	0
	+	130	0
	+	135	0
	+	150	0

> ~/rkv_labs/v2_labs/v2.1_sv/lab2/Makefile
	"	18	0
	^	4	18
	.	4	0
	+	4	0

> ~/rkv_labs/v2_labs/v2.1_sv/lab2/tb1.sv
	"	67	13

> ~/rkv_labs/v2_labs/v2.1_sv/lab2/tb4_ref.sv
	"	231	15

> ~/rkv_labs/v2_labs/v2.1_sv/lab5/Makefile
	"	30	2
	^	32	12
	.	32	11
	+	32	11

> ~/rkv_labs/v2_labs/v2.2_uvm_basic/lab0/Makefile
	"	16	17

> ~/rkv_labs/v2_labs/v2.2_uvm_basic/lab0/sv_class_inst.sv
	"	2	14

> ~/rkv_labs/v2_labs/v2.2_uvm_basic/lab1/Makefile
	"	7	25

> ~/rkv_labs/v2_labs/v2.2_uvm_basic/lab1/factory_mechanism_ref.sv
	"	112	21

> ~/rkv_labs/v2_labs/v2.2_uvm_basic/lab1/factory_mechanism.sv
	"	132	0

> ~/rkv_labs/v2_labs/v2.2_uvm_basic/lab1/phase_order_ref.sv
	"	153	0

> ~/rkv_labs/v2_labs/v2.2_uvm_basic/lab1/uvm_config_ref.sv
	"	108	9

> ~/rkv_labs/v2_labs/v2.2_uvm_basic/lab2/Makefile
	"	22	7

> ~/rkv_labs/v2_labs/v2.2_uvm_basic/lab3/Makefile
	"	13	28
	^	4	17
	.	1	0
	+	8	33
	+	1	0

> ~/rkv_labs/v2_labs/v2.2_uvm_basic/lab3/tb_ref.sv
	"	71	0

> ~/rkv_labs/v2_labs/v2.3_uvm_advance/lab1/Makefile
	"	12	28

> ~/rkv_labs/v3_labs/v3.1_uart/lab4/sim/Makefile
	"	11	15
	.	15	0
	+	92	86
	+	92	0
	+	92	87
	+	92	2
	+	92	0
	+	92	3
	+	92	3
	+	92	73
	+	92	72
	+	92	0
	+	92	30
	+	92	30
	+	92	39
	+	92	40
	+	92	50
	+	92	0
	+	92	0
	+	15	0

> ~/rkv_labs/v3_labs/v3.1_uart/lab4/sim/TreeExplorer
	"	90	12
	.	95	0
	+	2	0
	+	2	0
	+	2	0
	+	2	0
	+	2	0
	+	116	0
	+	45	0
	+	28	0
	+	44	0
	+	116	0
	+	106	0
	+	65	0
	+	115	0
	+	82	0
	+	95	0

> ~/rkv_labs/v3_labs/v3.1_uart/lab4/env/uart_env_pkg.sv
	"	10	0
	^	10	0
	.	10	0
	+	11	0
	+	10	0
	j	11	17

> ~/rkv_labs/v3_labs/v3.1_uart/lab4/agents/apb_agent/apb_if.sv
	"	22	19

> ~/rkv_labs/v3_labs/v3.1_uart/lab4/env/uart_env.svh
	"	124	26
	^	94	92
	.	94	95
	+	20	0
	+	21	0
	+	21	0
	+	21	0
	+	20	0
	+	26	0
	+	25	0
	+	26	0
	+	96	0
	+	92	2
	+	91	0
	+	27	0
	+	27	0
	+	92	0
	+	92	0
	+	92	40
	+	93	0
	+	93	0
	+	92	0
	+	27	0
	+	92	66
	+	93	0
	+	94	95
	a	115	2

> ~/rkv_labs/v3_labs/v3.1_uart/lab3/env/uart_env.svh
	"	125	0
	a	114	2

> ~/rkv_labs/v3_labs/v3.1_uart/lab3/tests/uart_test_base.svh
	"	60	21
	a	37	2
	b	38	2

> ~/rkv_labs/v3_labs/v3.1_uart/lab4/tests/uart_test_base.svh
	"	35	4
	^	52	43
	.	40	32
	+	12	0
	+	62	0
	+	62	0
	+	46	0
	+	40	2
	+	41	77
	+	46	14
	+	46	0
	+	50	33
	+	52	46
	+	62	0
	+	61	0
	+	61	0
	+	42	0
	+	14	0
	+	62	0
	+	45	0
	+	46	0
	+	60	41
	+	62	0
	+	45	3
	+	50	29
	+	52	42
	+	40	32
	a	39	2
	b	1	0
	c	1	0
	d	1	0
	e	1	0
	f	1	0
	g	1	0
	h	1	0
	i	1	0
	j	1	0
	k	1	0
	l	1	0
	m	1	0
	n	1	0
	o	1	0
	p	1	0
	q	1	0
	r	1	0
	s	1	0
	t	1	0
	u	1	0
	v	1	0
	w	1	0
	x	1	0
	y	1	0
	z	1	0

> ~/rkv_labs/v3_labs/v3.1_uart/lab3/env/uart_tx_scoreboard.svh
	"	59	19
	a	54	4

> ~/rkv_labs/v3_labs/v3.1_uart/lab4/env/uart_tx_scoreboard.svh
	"	50	17
	a	54	4

> ~/rkv_labs/v3_labs/v3.1_uart/lab4/virtual_sequences/modem_int_test_vseq.svh
	"	22	26

> ~/rkv_labs/v3_labs/v3.1_uart/lab4/env/lcr_item.svh
	"	11	17

> ~/rkv_labs/v3_labs/v3.1_uart/lab4/sequences/host_if_seq_pkg.sv
	"	79	43

> ~/rkv_labs/v3_labs/v3.1_uart/lab4/sequences/uart_host_rx_seq.svh
	"	16	16

> ~/rkv_labs/v3_labs/v3.1_uart/lab4/sequences/uart_host_tx_seq.svh
	"	28	15

> ~/rkv_labs/v3_labs/v3.1_uart/lab2/sim/cm.log
	"	1	0

> ~/rkv_labs/v3_labs/v3.1_uart/lab2/sim/TreeExplorer
	"	40	17
	.	40	0
	+	2	0
	+	2	0
	+	2	0
	+	2	0
	+	2	0
	+	2	0
	+	2	0
	+	2	0
	+	2	0
	+	2	0
	+	2	0
	+	2	0
	+	2	0
	+	2	0
	+	2	0
	+	2	0
	+	2	0
	+	2	0
	+	2	0
	+	2	0
	+	2	0
	+	2	0
	+	2	0
	+	2	0
	+	52	0
	+	52	0
	+	52	0
	+	52	0
	+	52	0
	+	52	0
	+	52	0
	+	52	0
	+	52	0
	+	52	0
	+	52	0
	+	52	0
	+	52	0
	+	52	0
	+	52	0
	+	52	0
	+	52	0
	+	52	0
	+	52	0
	+	52	0
	+	52	0
	+	52	0
	+	52	0
	+	52	0
	+	52	0
	+	52	0
	+	52	0
	+	52	0
	+	52	0
	+	52	0
	+	52	0
	+	52	0
	+	52	0
	+	52	0
	+	52	0
	+	52	0
	+	52	0
	+	52	0
	+	52	0
	+	52	0
	+	52	0
	+	52	0
	+	52	0
	+	52	0
	+	52	0
	+	52	0
	+	52	0
	+	52	0
	+	52	0
	+	52	0
	+	52	0
	+	52	0
	+	52	0
	+	52	0
	+	52	0
	+	52	0
	+	51	0
	+	50	0
	+	32	0
	+	40	0

> ~/rkv_labs/v3_labs/v3.1_uart/lab2/sim/Makefile
	"	73	20
	^	65	78
	.	65	77
	+	63	12
	+	64	16
	+	65	77

> ~/rkv_labs/v3_labs/v3.1_uart/lab2_ref/sim/checklog.py
	"	20	30

> ~/rkv_labs/v3_labs/v3.1_uart/lab2_ref/sim/Makefile
	"	18	16
	^	11	130
	.	11	0
	+	11	11
	+	11	0

> ~/rkv_labs/v3_labs/v3.1_uart/lab2_ref/virtual_sequences/word_format_poll_vseq.svh
	"	32	4

> ~/rkv_labs/v3_labs/v3.1_uart/lab2/virtual_sequences/word_format_poll_vseq.svh
	"	13	21

> ~/rkv_labs/v3_labs/v3.1_uart/lab2_ref/sequences/uart_config_seq.svh
	"	11	10

> ~/rkv_labs/v3_labs/v3.1_uart/lab2_ref/sequences/uart_host_rx_seq.svh
	"	18	18

> ~/rkv_labs/v3_labs/v3.1_uart/lab2_ref/sequences/uart_host_tx_seq.svh
	"	31	9

> ~/rkv_labs/v3_labs/v3.1_uart/lab2_ref/env/uart_env_config.svh
	"	1	0

> ~/rkv_labs/v3_labs/v3.1_uart/lab2_ref/env/uart_env.svh
	"	20	21

> ~/rkv_labs/v3_labs/v3.1_uart/lab2_ref/env/uart_tx_scoreboard.svh
	"	3	0

> ~/rkv_labs/v3_labs/v3.1_uart/lab2_ref/env/uart_rx_coverage_monitor.svh
	"	1	0

> ~/rkv_labs/v3_labs/v3.1_uart/lab2_ref/env/uart_modem_scoreboard.svh
	"	20	0

> ~/rkv_labs/v3_labs/v3.1_uart/lab2_ref/env/uart_modem_coverage_monitor.svh
	"	1	0

> ~/rkv_labs/v3_labs/v3.1_uart/lab2_ref/env/uart_interrupt_coverage_monitor.svh
	"	15	17

> ~/rkv_labs/v3_labs/v3.1_uart/lab2_ref/env/baud_rate_checker.svh
	"	70	14

> ~/rkv_labs/v3_labs/v3.1_uart/lab2_ref/tests/uart_test_base.svh
	"	41	36

> ~/rkv_labs/v3_labs/v3.1_uart/lab2_ref/tb/uart_tb.sv
	"	61	0

> ~/rkv_labs/v3_labs/v3.1_uart/lab2_ref/env/uart_reg_access_coverage_monitor.svh
	"	22	20

> ~/rkv_labs/v3_labs/v3.1_uart/lab2_ref/env/uart_rx_scoreboard.svh
	"	1	0

> ~/rkv_labs/v3_labs/v3.1_uart/lab2_ref/env/uart_tx_coverage_monitor.svh
	"	1	0

> ~/rkv_labs/v3_labs/v3.1_uart/lab2_ref/virtual_sequences/uart_vseq_base.svh
	"	19	23

> ~/rkv_labs/v3_labs/v3.1_uart/lab2_ref/virtual_sequences/word_format_int_vseq.svh
	"	31	14
	^	50	4
	.	55	0
	+	55	0
	+	55	0
	a	25	2

> ~/rkv_labs/v3_labs/v3.1_uart/lab2_ref/sequences/uart_int_tx_rx_seq.svh
	"	41	8
	^	51	19

> ~/rkv_labs/v3_labs/v3.1_uart/lab2_ref/sequences/uart_wait_empty_seq.svh
	"	13	33

> ~/rkv_labs/v3_labs/v3.1_uart/lab2_ref/virtual_sequences/modem_poll_test_vseq.svh
	"	15	24

> ~/rkv_labs/v3_labs/v3.1_uart/lab2_ref/agents/modem_agent/modem_seq_item.svh
	"	15	23

> ~/rkv_labs/v3_labs/v3.1_uart/lab2_ref/agents/modem_agent/modem_basic_sequence.svh
	"	24	20

> ~/rkv_labs/v3_labs/v3.1_uart/lab2_ref/agents/modem_agent/modem_driver.svh
	"	31	6

> ~/rkv_labs/v3_labs/v3.1_uart/lab2_ref/virtual_sequences/modem_int_test_vseq.svh
	"	40	24

> ~/rkv_labs/v3_labs/v3.1_uart/lab2_ref/tests/modem_int_test.svh
	"	1	0

> ~/rkv_labs/v3_labs/v3.1_uart/lab2_ref/sequences/modem_isr_seq.svh
	"	11	15

> ~/rkv_labs/v3_labs/v3.1_uart/lab2_ref/virtual_sequences/rx_errors_int_vseq.svh
	"	48	10

> ~/rkv_labs/v3_labs/v3.1_uart/lab2_ref/tests/baud_rate_test.svh
	"	13	7

> ~/rkv_labs/v3_labs/v3.1_uart/lab2_ref/sequences/baud_rate_test_seq.svh
	"	22	0

> ~/rkv_labs/v3_labs/v3.1_uart/lab3/sim/Makefile
	"	1	0

> ~/rkv_labs/v3_labs/v3.1_uart/lab3/tb/uart_tb.sv
	"	62	0

> ~/rkv_labs/v3_labs/v3.1_uart/lab3/env/uart_modem_coverage_monitor.svh
	"	10	10

> ~/rkv_labs/v3_labs/v3.1_uart/lab4/agents/svt_apb/tb_apb_svt_uvm_basic_sys/env/apb_basic_env.sv
	"	59	23

> ~/rkv_labs/v3_labs/v3.1_uart/lab4/agents/svt_apb/tb_apb_svt_uvm_basic_sys/env/apb_virtual_sequencer.sv
	"	36	4

> ~/rkv_labs/v3_labs/v3.1_uart/lab4/agents/svt_apb/tb_apb_svt_uvm_basic_sys/env/apb_shared_cfg.sv
	"	90	4

> ~/rkv_labs/v3_labs/v3.1_uart/lab4/agents/svt_apb/tb_apb_svt_uvm_basic_sys/tests/ts.base_test.sv
	"	34	4

> ~/rkv_labs/v3_labs/v3.1_uart/lab4/agents/svt_apb/tb_apb_svt_uvm_basic_sys/tests/ts.directed_test.sv
	"	49	0

> ~/rkv_labs/v3_labs/v3.1_uart/lab4/agents/svt_apb/tb_apb_svt_uvm_basic_sys/env/cust_svt_apb_master_transaction.sv
	"	33	27

> ~/rkv_labs/v3_labs/v3.1_uart/lab4/agents/svt_apb/tb_apb_svt_uvm_basic_sys/env/apb_base_test.sv
	"	120	19

> ~/rkv_labs/v3_labs/v3.1_uart/lab4/agents/svt_apb/tb_apb_svt_uvm_basic_sys/env/apb_slave_random_response_sequence.sv
	"	31	4

> ~/rkv_labs/v3_labs/v3.1_uart/lab4/agents/svt_apb/tb_apb_svt_uvm_basic_sys/env/apb_simple_reset_sequence.sv
	"	62	19

> ~/rkv_labs/v3_labs/v3.1_uart/lab4/tb/uart_tb.sv
	"	26	33
	^	71	90
	.	71	89
	+	62	2
	+	63	19
	+	64	30
	+	71	0
	+	71	89

> ~/rkv_labs/v3_labs/v3.1_uart/lab4/agents/svt_uart/tb_uart_svt_uvm_basic_sys/top.sv
	"	94	3

> ~/rkv_labs/v3_labs/v3.1_uart/lab4/agents/svt_apb/tb_apb_svt_uvm_basic_sys/env/apb_reset_if.svi
	"	13	8

> ~/rkv_labs/v3_labs/v3.1_uart/lab4/agents/svt_apb/tb_apb_svt_uvm_basic_sys/top.sv
	"	68	11

> ~/rkv_labs/v3_labs/v3.1_uart/lab4/agents/svt_apb/tb_apb_svt_uvm_basic_sys/env/apb_master_random_discrete_virtual_sequence.sv
	"	80	43
	^	84	87
	.	84	0
	+	84	86
	+	84	0

> ~/rkv_labs/v3_labs/v3.1_uart/lab4/agents/svt_apb/tb_apb_svt_uvm_basic_sys/env/apb_master_random_discrete_sequence.sv
	"	51	17

> ~/rkv_labs/v3_labs/v3.1_uart/lab4/agents/svt_apb/tb_apb_svt_uvm_basic_sys/env/apb_null_virtual_sequence.sv
	"	26	0

> ~/rkv_labs/v3_labs/v3.1_uart/lab4/agents/svt_apb/tb_apb_svt_uvm_basic_sys/env/apb_master_directed_sequence.sv
	"	54	0

> ~/rkv_labs/v3_labs/v3.1_uart/lab4/agents/svt_apb/tb_apb_svt_uvm_basic_sys/env/apb_master_wr_rd_sequence.sv
	"	44	25

> ~/rkv_labs/v3_labs/v3.1_uart/lab4/agents/svt_apb/tb_apb_svt_uvm_basic_sys/hdl_interconnect/apb_svt_dut_sv_wrapper.sv
	"	23	0

> ~/rkv_labs/v3_labs/v3.1_uart/lab4/agents/svt_apb/tb_apb_svt_uvm_basic_sys/sim_run_options
	"	1	13

> ~/rkv_labs/v3_labs/v3.1_uart/lab4/agents/svt_apb/tb_apb_svt_uvm_basic_sys/vcs_build_options
	"	1	27

> ~/rkv_labs/v3_labs/v3.1_uart/lab4/agents/svt_uart/tb_uart_svt_uvm_basic_sys/env/cust_svt_uart_agent_configuration.sv
	"	13	17

> ~/rkv_labs/v3_labs/v3.1_uart/lab4/agents/svt_uart/tb_uart_svt_uvm_basic_sys/env/uart_basic_env.sv
	"	78	10

> ~/rkv_labs/v3_labs/v3.1_uart/lab4/agents/svt_uart/tb_uart_svt_uvm_basic_sys/env/uart_base_test.sv
	"	84	4

> ~/rkv_labs/v3_labs/v3.1_uart/lab4/agents/svt_uart/tb_uart_svt_uvm_basic_sys/env/cust_svt_uart_transaction.sv
	"	16	38

> ~/rkv_labs/v3_labs/v3.1_uart/lab4/agents/svt_uart/tb_uart_svt_uvm_basic_sys/hdl_interconnect/hdl_interconnect.v
	"	109	3
