Rectnet: instantiated net with 24 neurons and 48 edges
,,,,,,,,,,,,,,,,................................Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, the Altera Quartus Prime License Agreement,
    Info: the Altera MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Altera and sold by Altera or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Tue Apr 25 21:04:32 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top
Warning (20028): Parallel compilation is not licensed and has been disabled
Warning (10229): Verilog HDL Expression warning at top.v(36): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 36
Warning (10229): Verilog HDL Expression warning at top.v(37): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 37
Warning (10229): Verilog HDL Expression warning at top.v(38): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 38
Warning (10229): Verilog HDL Expression warning at top.v(39): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 39
Warning (10229): Verilog HDL Expression warning at top.v(40): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 40
Warning (10229): Verilog HDL Expression warning at top.v(41): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 41
Warning (10229): Verilog HDL Expression warning at top.v(42): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 42
Warning (10229): Verilog HDL Expression warning at top.v(43): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 43
Warning (10229): Verilog HDL Expression warning at top.v(61): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 61
Warning (10229): Verilog HDL Expression warning at top.v(77): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 77
Warning (10229): Verilog HDL Expression warning at top.v(100): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 100
Warning (10229): Verilog HDL Expression warning at top.v(130): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 130
Warning (10229): Verilog HDL Expression warning at top.v(146): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 146
Warning (10229): Verilog HDL Expression warning at top.v(169): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 169
Warning (10229): Verilog HDL Expression warning at top.v(206): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 206
Warning (10229): Verilog HDL Expression warning at top.v(222): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 222
Warning (10229): Verilog HDL Expression warning at top.v(245): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 245
Warning (10229): Verilog HDL Expression warning at top.v(275): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 275
Warning (10229): Verilog HDL Expression warning at top.v(291): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 291
Warning (10229): Verilog HDL Expression warning at top.v(321): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 321
Warning (10229): Verilog HDL Expression warning at top.v(344): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 344
Warning (10229): Verilog HDL Expression warning at top.v(367): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 367
Warning (10229): Verilog HDL Expression warning at top.v(383): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 383
Warning (10229): Verilog HDL Expression warning at top.v(406): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 406
Warning (10229): Verilog HDL Expression warning at top.v(429): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 429
Warning (10229): Verilog HDL Expression warning at top.v(445): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 445
Warning (10229): Verilog HDL Expression warning at top.v(468): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 468
Warning (10229): Verilog HDL Expression warning at top.v(498): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 498
Warning (10229): Verilog HDL Expression warning at top.v(535): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 535
Warning (10229): Verilog HDL Expression warning at top.v(551): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 551
Warning (10229): Verilog HDL Expression warning at top.v(574): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 574
Warning (10229): Verilog HDL Expression warning at top.v(590): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 590
Warning (10259): Verilog HDL error at top.v(696): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 696
Warning (10259): Verilog HDL error at top.v(698): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 698
Warning (10229): Verilog HDL Expression warning at top.v(719): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 719
Warning (10259): Verilog HDL error at top.v(723): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 723
Warning (10259): Verilog HDL error at top.v(724): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 724
Warning (10259): Verilog HDL error at top.v(736): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 736
Warning (10229): Verilog HDL Expression warning at top.v(752): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 752
Warning (10259): Verilog HDL error at top.v(756): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 756
Warning (10259): Verilog HDL error at top.v(757): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 757
Warning (10259): Verilog HDL error at top.v(769): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 769
Warning (10259): Verilog HDL error at top.v(770): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 770
Warning (10229): Verilog HDL Expression warning at top.v(791): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 791
Warning (10259): Verilog HDL error at top.v(795): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 795
Warning (10259): Verilog HDL error at top.v(796): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 796
Warning (10229): Verilog HDL Expression warning at top.v(836): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 836
Warning (10259): Verilog HDL error at top.v(840): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 840
Warning (10259): Verilog HDL error at top.v(841): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 841
Warning (10259): Verilog HDL error at top.v(852): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 852
Warning (10229): Verilog HDL Expression warning at top.v(869): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 869
Warning (10259): Verilog HDL error at top.v(873): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 873
Warning (10259): Verilog HDL error at top.v(874): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 874
Warning (10259): Verilog HDL error at top.v(887): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 887
Warning (10229): Verilog HDL Expression warning at top.v(908): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 908
Warning (10259): Verilog HDL error at top.v(912): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 912
Warning (10259): Verilog HDL error at top.v(913): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 913
Warning (10259): Verilog HDL error at top.v(924): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 924
Warning (10259): Verilog HDL error at top.v(925): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 925
Warning (10259): Verilog HDL error at top.v(928): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 928
Warning (10229): Verilog HDL Expression warning at top.v(959): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 959
Warning (10259): Verilog HDL error at top.v(963): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 963
Warning (10259): Verilog HDL error at top.v(964): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 964
Warning (10229): Verilog HDL Expression warning at top.v(992): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 992
Warning (10259): Verilog HDL error at top.v(996): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 996
Warning (10259): Verilog HDL error at top.v(997): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 997
Warning (10259): Verilog HDL error at top.v(1008): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1008
Warning (10229): Verilog HDL Expression warning at top.v(1031): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1031
Warning (10259): Verilog HDL error at top.v(1035): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1035
Warning (10259): Verilog HDL error at top.v(1036): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1036
Warning (10259): Verilog HDL error at top.v(1047): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1047
Warning (10259): Verilog HDL error at top.v(1048): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1048
Warning (10259): Verilog HDL error at top.v(1050): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1050
Warning (10229): Verilog HDL Expression warning at top.v(1076): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1076
Warning (10259): Verilog HDL error at top.v(1080): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1080
Warning (10259): Verilog HDL error at top.v(1081): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1081
Warning (10259): Verilog HDL error at top.v(1092): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1092
Warning (10259): Verilog HDL error at top.v(1093): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1093
Warning (10229): Verilog HDL Expression warning at top.v(1109): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1109
Warning (10259): Verilog HDL error at top.v(1113): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1113
Warning (10259): Verilog HDL error at top.v(1114): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1114
Warning (10259): Verilog HDL error at top.v(1125): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1125
Warning (10259): Verilog HDL error at top.v(1128): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1128
Warning (10229): Verilog HDL Expression warning at top.v(1154): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1154
Warning (10259): Verilog HDL error at top.v(1158): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1158
Warning (10259): Verilog HDL error at top.v(1159): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1159
Warning (10259): Verilog HDL error at top.v(1172): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1172
Warning (10229): Verilog HDL Expression warning at top.v(1193): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1193
Warning (10259): Verilog HDL error at top.v(1197): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1197
Warning (10259): Verilog HDL error at top.v(1198): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1198
Warning (10259): Verilog HDL error at top.v(1210): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1210
Warning (10259): Verilog HDL error at top.v(1211): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1211
Warning (10229): Verilog HDL Expression warning at top.v(1232): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1232
Warning (10259): Verilog HDL error at top.v(1236): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1236
Warning (10259): Verilog HDL error at top.v(1237): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1237
Warning (10259): Verilog HDL error at top.v(1249): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1249
Warning (10229): Verilog HDL Expression warning at top.v(1265): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1265
Warning (10259): Verilog HDL error at top.v(1269): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1269
Warning (10259): Verilog HDL error at top.v(1270): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1270
Warning (10259): Verilog HDL error at top.v(1283): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1283
Warning (10229): Verilog HDL Expression warning at top.v(1304): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1304
Warning (10259): Verilog HDL error at top.v(1308): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1308
Warning (10259): Verilog HDL error at top.v(1309): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1309
Warning (10259): Verilog HDL error at top.v(1320): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1320
Warning (10259): Verilog HDL error at top.v(1322): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1322
Warning (10229): Verilog HDL Expression warning at top.v(1343): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1343
Warning (10259): Verilog HDL error at top.v(1347): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1347
Warning (10259): Verilog HDL error at top.v(1348): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1348
Warning (10259): Verilog HDL error at top.v(1359): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1359
Warning (10229): Verilog HDL Expression warning at top.v(1376): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1376
Warning (10259): Verilog HDL error at top.v(1380): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1380
Warning (10259): Verilog HDL error at top.v(1381): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1381
Warning (10259): Verilog HDL error at top.v(1392): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1392
Warning (10229): Verilog HDL Expression warning at top.v(1415): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1415
Warning (10259): Verilog HDL error at top.v(1419): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1419
Warning (10259): Verilog HDL error at top.v(1420): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1420
Warning (10259): Verilog HDL error at top.v(1431): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1431
Warning (10259): Verilog HDL error at top.v(1432): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1432
Warning (10259): Verilog HDL error at top.v(1433): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1433
Warning (10229): Verilog HDL Expression warning at top.v(1460): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1460
Warning (10259): Verilog HDL error at top.v(1464): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1464
Warning (10259): Verilog HDL error at top.v(1465): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1465
Warning (10259): Verilog HDL error at top.v(1478): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1478
Warning (10259): Verilog HDL error at top.v(1480): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1480
Warning (10229): Verilog HDL Expression warning at top.v(1511): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1511
Warning (10259): Verilog HDL error at top.v(1515): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1515
Warning (10259): Verilog HDL error at top.v(1516): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1516
Warning (10259): Verilog HDL error at top.v(1527): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1527
Warning (10229): Verilog HDL Expression warning at top.v(1544): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1544
Warning (10259): Verilog HDL error at top.v(1548): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1548
Warning (10259): Verilog HDL error at top.v(1549): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1549
Warning (10229): Verilog HDL Expression warning at top.v(1583): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1583
Warning (10259): Verilog HDL error at top.v(1587): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1587
Warning (10259): Verilog HDL error at top.v(1588): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1588
Warning (10229): Verilog HDL Expression warning at top.v(1616): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1616
Warning (10259): Verilog HDL error at top.v(1620): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1620
Warning (10259): Verilog HDL error at top.v(1621): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1621
Warning (10229): Verilog HDL Expression warning at top.v(1673): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1673
Warning (10229): Verilog HDL Expression warning at top.v(1674): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1674
Warning (10229): Verilog HDL Expression warning at top.v(1675): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1675
Warning (10229): Verilog HDL Expression warning at top.v(1676): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1676
Warning (10229): Verilog HDL Expression warning at top.v(1677): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1677
Warning (10229): Verilog HDL Expression warning at top.v(1678): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1678
Warning (10229): Verilog HDL Expression warning at top.v(1679): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1679
Warning (10229): Verilog HDL Expression warning at top.v(1680): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1680
Info (12021): Found 1 design units, including 1 entities, in source file top.v
    Info (12023): Found entity 1: top File: /home/cactus/proj/migen-playground/build/top.v Line: 2
Info (12127): Elaborating entity "top" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at top.v(639): truncated value with size 16 to match size of target (10) File: /home/cactus/proj/migen-playground/build/top.v Line: 639
Warning (10230): Verilog HDL assignment warning at top.v(698): truncated value with size 17 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 698
Warning (10230): Verilog HDL assignment warning at top.v(699): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 699
Warning (10230): Verilog HDL assignment warning at top.v(713): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 713
Warning (10230): Verilog HDL assignment warning at top.v(737): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 737
Warning (10230): Verilog HDL assignment warning at top.v(746): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 746
Warning (10230): Verilog HDL assignment warning at top.v(770): truncated value with size 17 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 770
Warning (10230): Verilog HDL assignment warning at top.v(771): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 771
Warning (10230): Verilog HDL assignment warning at top.v(785): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 785
Warning (10230): Verilog HDL assignment warning at top.v(811): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 811
Warning (10230): Verilog HDL assignment warning at top.v(830): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 830
Warning (10230): Verilog HDL assignment warning at top.v(854): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 854
Warning (10230): Verilog HDL assignment warning at top.v(863): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 863
Warning (10230): Verilog HDL assignment warning at top.v(888): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 888
Warning (10230): Verilog HDL assignment warning at top.v(902): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 902
Warning (10230): Verilog HDL assignment warning at top.v(929): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 929
Warning (10230): Verilog HDL assignment warning at top.v(953): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 953
Warning (10230): Verilog HDL assignment warning at top.v(977): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 977
Warning (10230): Verilog HDL assignment warning at top.v(986): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 986
Warning (10230): Verilog HDL assignment warning at top.v(1011): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1011
Warning (10230): Verilog HDL assignment warning at top.v(1025): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1025
Warning (10230): Verilog HDL assignment warning at top.v(1050): truncated value with size 17 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1050
Warning (10230): Verilog HDL assignment warning at top.v(1051): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1051
Warning (10230): Verilog HDL assignment warning at top.v(1070): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1070
Warning (10230): Verilog HDL assignment warning at top.v(1093): truncated value with size 17 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1093
Warning (10230): Verilog HDL assignment warning at top.v(1094): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1094
Warning (10230): Verilog HDL assignment warning at top.v(1103): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1103
Warning (10230): Verilog HDL assignment warning at top.v(1129): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1129
Warning (10230): Verilog HDL assignment warning at top.v(1148): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1148
Warning (10230): Verilog HDL assignment warning at top.v(1173): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1173
Warning (10230): Verilog HDL assignment warning at top.v(1187): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1187
Warning (10230): Verilog HDL assignment warning at top.v(1212): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1212
Warning (10230): Verilog HDL assignment warning at top.v(1226): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1226
Warning (10230): Verilog HDL assignment warning at top.v(1250): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1250
Warning (10230): Verilog HDL assignment warning at top.v(1259): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1259
Warning (10230): Verilog HDL assignment warning at top.v(1284): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1284
Warning (10230): Verilog HDL assignment warning at top.v(1298): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1298
Warning (10230): Verilog HDL assignment warning at top.v(1323): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1323
Warning (10230): Verilog HDL assignment warning at top.v(1337): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1337
Warning (10230): Verilog HDL assignment warning at top.v(1361): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1361
Warning (10230): Verilog HDL assignment warning at top.v(1370): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1370
Warning (10230): Verilog HDL assignment warning at top.v(1395): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1395
Warning (10230): Verilog HDL assignment warning at top.v(1409): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1409
Warning (10230): Verilog HDL assignment warning at top.v(1435): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1435
Warning (10230): Verilog HDL assignment warning at top.v(1454): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1454
Warning (10230): Verilog HDL assignment warning at top.v(1481): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1481
Warning (10230): Verilog HDL assignment warning at top.v(1505): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1505
Warning (10230): Verilog HDL assignment warning at top.v(1529): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1529
Warning (10230): Verilog HDL assignment warning at top.v(1538): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1538
Warning (10230): Verilog HDL assignment warning at top.v(1563): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1563
Warning (10230): Verilog HDL assignment warning at top.v(1577): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1577
Warning (10230): Verilog HDL assignment warning at top.v(1601): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1601
Warning (10230): Verilog HDL assignment warning at top.v(1610): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1610
Warning (10230): Verilog HDL assignment warning at top.v(1697): truncated value with size 5 to match size of target (4) File: /home/cactus/proj/migen-playground/build/top.v Line: 1697
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 56 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "seven_seg[0]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg[1]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg[2]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg[3]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg[4]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg[5]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg[6]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg_1[0]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_1[1]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_1[2]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_1[3]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_1[4]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_1[5]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_1[6]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_2[0]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_2[1]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_2[2]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_2[3]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_2[4]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_2[5]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_2[6]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_3[0]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_3[1]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_3[2]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_3[3]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_3[4]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_3[5]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_3[6]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_4[0]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_4[1]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_4[2]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_4[3]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_4[4]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_4[5]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_4[6]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_5[0]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "seven_seg_5[1]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "seven_seg_5[2]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "seven_seg_5[3]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "seven_seg_5[4]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "seven_seg_5[5]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "seven_seg_5[6]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "key" File: /home/cactus/proj/migen-playground/build/top.v Line: 19
    Warning (15610): No output dependent on input pin "key_1" File: /home/cactus/proj/migen-playground/build/top.v Line: 20
    Warning (15610): No output dependent on input pin "key_2" File: /home/cactus/proj/migen-playground/build/top.v Line: 21
    Warning (15610): No output dependent on input pin "key_3" File: /home/cactus/proj/migen-playground/build/top.v Line: 22
    Warning (15610): No output dependent on input pin "sw" File: /home/cactus/proj/migen-playground/build/top.v Line: 23
    Warning (15610): No output dependent on input pin "sw_1" File: /home/cactus/proj/migen-playground/build/top.v Line: 24
    Warning (15610): No output dependent on input pin "sw_2" File: /home/cactus/proj/migen-playground/build/top.v Line: 25
    Warning (15610): No output dependent on input pin "sw_3" File: /home/cactus/proj/migen-playground/build/top.v Line: 26
    Warning (15610): No output dependent on input pin "sw_4" File: /home/cactus/proj/migen-playground/build/top.v Line: 27
    Warning (15610): No output dependent on input pin "sw_5" File: /home/cactus/proj/migen-playground/build/top.v Line: 28
    Warning (15610): No output dependent on input pin "sw_6" File: /home/cactus/proj/migen-playground/build/top.v Line: 29
    Warning (15610): No output dependent on input pin "sw_7" File: /home/cactus/proj/migen-playground/build/top.v Line: 30
    Warning (15610): No output dependent on input pin "sw_8" File: /home/cactus/proj/migen-playground/build/top.v Line: 31
    Warning (15610): No output dependent on input pin "sw_9" File: /home/cactus/proj/migen-playground/build/top.v Line: 32
Info (21057): Implemented 1055 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 57 input pins
    Info (21059): Implemented 10 output pins
    Info (21061): Implemented 916 logic cells
    Info (21062): Implemented 72 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 257 warnings
    Info: Peak virtual memory: 1243 megabytes
    Info: Processing ended: Tue Apr 25 21:05:31 2017
    Info: Elapsed time: 00:00:59
    Info: Total CPU time (on all processors): 00:02:11
Info: *******************************************************************
Info: Running Quartus Prime Fitter
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, the Altera Quartus Prime License Agreement,
    Info: the Altera MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Altera and sold by Altera or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Tue Apr 25 21:05:48 2017
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off top -c top
Info: qfit2_default_script.tcl version: #1
Info: Project  = top
Info: Revision = top
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (119006): Selected device 5CEBA4F23C7 for design "top"
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (184020): Starting Fitter periphery placement operations
Info (11191): Automatically promoted 1 clock (1 global)
    Info (11162): clk50~inputCLKENA0 with 280 fanout uses global clock CLKCTRL_G6
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:00
Info (176233): Starting register packing
Critical Warning (332012): Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained base clocks found in the design
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176235): Finished register packing
    Extra Info (176218): Packed 256 registers into blocks of type DSP block
    Extra Info (176220): Created 128 register duplicates
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:24
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:15
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:27
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 2% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X22_Y11 to location X32_Y22
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:18
Info (11888): Total time spent on timing analysis during the Fitter is 3.21 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:00:55
Info: Quartus Prime Fitter was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 1949 megabytes
    Info: Processing ended: Tue Apr 25 21:09:04 2017
    Info: Elapsed time: 00:03:16
    Info: Total CPU time (on all processors): 00:04:20
Info: *******************************************************************
Info: Running Quartus Prime Assembler
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, the Altera Quartus Prime License Agreement,
    Info: the Altera MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Altera and sold by Altera or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Tue Apr 25 21:09:22 2017
Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off top -c top
Info (115030): Assembler is generating device programming files
Info: Quartus Prime Assembler was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 1146 megabytes
    Info: Processing ended: Tue Apr 25 21:09:43 2017
    Info: Elapsed time: 00:00:21
    Info: Total CPU time (on all processors): 00:00:21
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, the Altera Quartus Prime License Agreement,
    Info: the Altera MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Altera and sold by Altera or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Tue Apr 25 21:10:01 2017
Info: Command: quartus_sta top -c top
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk50 clk50
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1100mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.282
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.282            -732.555 clk50 
Info (332146): Worst-case hold slack is 0.379
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.379               0.000 clk50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.225
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.225            -822.930 clk50 
Info: Analyzing Slow 1100mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.122
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.122            -665.415 clk50 
Info (332146): Worst-case hold slack is 0.350
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.350               0.000 clk50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.225
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.225            -807.166 clk50 
Info: Analyzing Fast 1100mV 85C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.836
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.836            -165.951 clk50 
Info (332146): Worst-case hold slack is 0.199
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.199               0.000 clk50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.702
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.702            -614.729 clk50 
Info: Analyzing Fast 1100mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.590
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.590             -91.300 clk50 
Info (332146): Worst-case hold slack is 0.172
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.172               0.000 clk50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.702
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.702            -644.197 clk50 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 1341 megabytes
    Info: Processing ended: Tue Apr 25 21:11:01 2017
    Info: Elapsed time: 00:01:00
    Info: Total CPU time (on all processors): 00:01:01
Info: *******************************************************************
Info: Running Quartus Prime Convert_programming_file
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, the Altera Quartus Prime License Agreement,
    Info: the Altera MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Altera and sold by Altera or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Tue Apr 25 21:11:18 2017
Info: Command: quartus_cpf -c top.sof top.rbf
Info: Quartus Prime Convert_programming_file was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 395 megabytes
    Info: Processing ended: Tue Apr 25 21:11:21 2017
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
!!OK!!
