{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1485225125065 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1485225125071 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 23 20:32:04 2017 " "Processing started: Mon Jan 23 20:32:04 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1485225125071 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1485225125071 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab_exam_1 -c lab_exam_1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab_exam_1 -c lab_exam_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1485225125071 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1485225125520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/linux/mod465/design/srrc_tx_lut_flt.v 1 1 " "Found 1 design units, including 1 entities, in source file /linux/mod465/design/srrc_tx_lut_flt.v" { { "Info" "ISGN_ENTITY_NAME" "1 srrc_tx_lut_flt " "Found entity 1: srrc_tx_lut_flt" {  } { { "../../design/srrc_tx_lut_flt.v" "" { Text "C:/linux/MOD465/design/srrc_tx_lut_flt.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1485225138667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1485225138667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/linux/mod465/design/srrc_tx_flt.v 1 1 " "Found 1 design units, including 1 entities, in source file /linux/mod465/design/srrc_tx_flt.v" { { "Info" "ISGN_ENTITY_NAME" "1 srrc_tx_flt " "Found entity 1: srrc_tx_flt" {  } { { "../../design/srrc_tx_flt.v" "" { Text "C:/linux/MOD465/design/srrc_tx_flt.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1485225138669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1485225138669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/linux/mod465/design/srrc_rx_flt.v 1 1 " "Found 1 design units, including 1 entities, in source file /linux/mod465/design/srrc_rx_flt.v" { { "Info" "ISGN_ENTITY_NAME" "1 srrc_rx_flt " "Found entity 1: srrc_rx_flt" {  } { { "../../design/srrc_rx_flt.v" "" { Text "C:/linux/MOD465/design/srrc_rx_flt.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1485225138672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1485225138672 ""}
{ "Error" "EVRFX_VERI_2080_UNCONVERTED" "i_sym lab_exam_1.v(101) " "Verilog HDL error at lab_exam_1.v(101): object i_sym declared in a list of port declarations cannot be redeclared within the module body" {  } { { "lab_exam_1.v" "" { Text "C:/linux/MOD465/exams/lab-exam-1/lab_exam_1.v" 101 0 0 } }  } 0 10759 "Verilog HDL error at %2!s!: object %1!s! declared in a list of port declarations cannot be redeclared within the module body" 0 0 "Analysis & Synthesis" 0 -1 1485225138674 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "lab_exam_1 lab_exam_1.v(1) " "Ignored design unit \"lab_exam_1\" at lab_exam_1.v(1) due to previous errors" {  } { { "lab_exam_1.v" "" { Text "C:/linux/MOD465/exams/lab-exam-1/lab_exam_1.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1485225138674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_exam_1.v 0 0 " "Found 0 design units, including 0 entities, in source file lab_exam_1.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1485225138674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ee465_filter_test_baseband.qxp 1 1 " "Found 1 design units, including 1 entities, in source file ee465_filter_test_baseband.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 EE465_filter_test_baseband " "Found entity 1: EE465_filter_test_baseband" {  } { { "EE465_filter_test_baseband.qxp" "" { Text "C:/linux/MOD465/exams/lab-exam-1/EE465_filter_test_baseband.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1485225138801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1485225138801 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "600 " "Peak virtual memory: 600 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1485225138897 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jan 23 20:32:18 2017 " "Processing ended: Mon Jan 23 20:32:18 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1485225138897 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1485225138897 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1485225138897 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1485225138897 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 0 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 0 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1485225139545 ""}
