

================================================================
== Vitis HLS Report for 'fir_Pipeline_VITIS_LOOP_30_1'
================================================================
* Date:           Tue Nov 12 08:59:40 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        fir128_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvf1517-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.876 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      130|      130|  1.300 us|  1.300 us|  130|  130|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_30_1  |      128|      128|         2|          1|          1|   128|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      85|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     1|       0|      20|    -|
|Memory           |        3|     -|       0|       0|    0|
|Multiplexer      |        -|     -|       -|      77|    -|
|Register         |        -|     -|      85|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        3|     1|      85|     182|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       ~0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------+-------------------+---------+----+---+----+-----+
    |       Instance       |       Module      | BRAM_18K| DSP| FF| LUT| URAM|
    +----------------------+-------------------+---------+----+---+----+-----+
    |mul_6s_32s_32_1_1_U1  |mul_6s_32s_32_1_1  |        0|   1|  0|  20|    0|
    +----------------------+-------------------+---------+----+---+----+-----+
    |Total                 |                   |        0|   1|  0|  20|    0|
    +----------------------+-------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------------+--------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory     |                         Module                         | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+--------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |fir_int_int_c_U  |fir_Pipeline_VITIS_LOOP_30_1_fir_int_int_c_ROM_AUTO_1R  |        1|  0|   0|    0|   128|   32|     1|         4096|
    |shift_reg_U      |fir_Pipeline_VITIS_LOOP_30_1_shift_reg_RAM_AUTO_1R1W    |        2|  0|   0|    0|   128|   32|     1|         4096|
    +-----------------+--------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total            |                                                        |        3|  0|   0|    0|   256|   64|     2|         8192|
    +-----------------+--------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |acc_1_fu_193_p2      |         +|   0|  0|  39|          32|          32|
    |add_ln30_fu_172_p2   |         +|   0|  0|  15|           8|           2|
    |add_ln36_fu_161_p2   |         +|   0|  0|  14|           7|           2|
    |ap_condition_221     |       and|   0|  0|   2|           1|           1|
    |ap_condition_98      |       and|   0|  0|   2|           1|           1|
    |icmp_ln32_fu_155_p2  |      icmp|   0|  0|  11|           8|           1|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  85|          58|          41|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |acc_fu_48                            |   9|          2|   32|         64|
    |ap_done_int                          |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1              |   9|          2|    1|          2|
    |ap_phi_mux_mul_pn_phi_fu_119_p4      |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter1_mul_pn_reg_116  |   9|          2|   32|         64|
    |ap_sig_allocacmp_i_1                 |   9|          2|    8|         16|
    |i_fu_52                              |   9|          2|    8|         16|
    |shift_reg_address1                   |  14|          3|    7|         21|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                |  77|         17|  121|        249|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |acc_fu_48                            |  32|   0|   32|          0|
    |ap_CS_fsm                            |   1|   0|    1|          0|
    |ap_done_reg                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_mul_pn_reg_116  |  32|   0|   32|          0|
    |i_cast1_reg_232                      |   8|   0|   64|         56|
    |i_fu_52                              |   8|   0|    8|          0|
    |icmp_ln32_reg_237                    |   1|   0|    1|          0|
    |tmp_reg_228                          |   1|   0|    1|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                |  85|   0|  141|         56|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |         Source Object        |    C Type    |
+----------------+-----+-----+------------+------------------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  fir_Pipeline_VITIS_LOOP_30_1|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  fir_Pipeline_VITIS_LOOP_30_1|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  fir_Pipeline_VITIS_LOOP_30_1|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  fir_Pipeline_VITIS_LOOP_30_1|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  fir_Pipeline_VITIS_LOOP_30_1|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  fir_Pipeline_VITIS_LOOP_30_1|  return value|
|mul             |   in|   32|     ap_none|                           mul|        scalar|
|x               |   in|   32|     ap_none|                             x|        scalar|
|acc_out         |  out|   32|      ap_vld|                       acc_out|       pointer|
|acc_out_ap_vld  |  out|    1|      ap_vld|                       acc_out|       pointer|
+----------------+-----+-----+------------+------------------------------+--------------+

