INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/ip/DataRAM/sim/DataRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/ip/InstROM/sim/InstROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstROM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/new/ALU_shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/new/CPU3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/new/General_Purpose_RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module General_Purpose_RF
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/new/LD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LD
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU3/CPU3.srcs/sources_1/new/barrel_shifter_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module barrel_shifter_main
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU3/CPU3.srcs/sim_1/new/test_CPU3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_CPU3
