
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.015602                       # Number of seconds simulated
sim_ticks                                 15602392500                       # Number of ticks simulated
final_tick                                15602392500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 197293                       # Simulator instruction rate (inst/s)
host_op_rate                                   361799                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              106148960                       # Simulator tick rate (ticks/s)
host_mem_usage                                 695472                       # Number of bytes of host memory used
host_seconds                                   146.99                       # Real time elapsed on the host
sim_insts                                    28999300                       # Number of instructions simulated
sim_ops                                      53179388                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  15602392500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          47488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          19968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              67456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        47488                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         47488                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             742                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             312                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1054                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           3043636                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1279804                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               4323439                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      3043636                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3043636                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          3043636                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1279804                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              4323439                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       742.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       312.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                2087                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        1054                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1054                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  67456                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   67456                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               177                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                33                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                36                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                15                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                29                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 8                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                79                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               102                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                26                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                44                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              110                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              110                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               74                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               32                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              149                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               30                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   15602304000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1054                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     608                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     307                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     107                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          226                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    286.300885                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   173.628600                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   304.113104                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           86     38.05%     38.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           52     23.01%     61.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           26     11.50%     72.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           14      6.19%     78.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           13      5.75%     84.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            6      2.65%     87.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            5      2.21%     89.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            4      1.77%     91.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           20      8.85%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          226                       # Bytes accessed per row activation
system.mem_ctrls.masterReadBytes::.cpu.inst        47488                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        19968                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 3043635.775731190108                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1279803.722409880487                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          742                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          312                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     26981000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     11278250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     36362.53                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     36148.24                       # Per-master read average memory access latency
system.mem_ctrls.totQLat                     18496750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                38259250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    5270000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     17549.10                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36299.10                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         4.32                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      4.32                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.03                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.03                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                      815                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 77.32                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                   14802944.97                       # Average gap between requests
system.mem_ctrls.pageHitRate                    77.32                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                   642600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   314985                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 3420060                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         4917120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy              6230670                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy               204480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy        20620890                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy         3117120                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       3728918040                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             3768385965                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            241.526161                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          15588135500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE       311500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       2080000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  15534857000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN      8117000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      11813250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN     45213750                       # Time in different power states
system.mem_ctrls_1.actEnergy                  1063860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   542685                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 4105500                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         9219600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy              8364180                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy               648000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy        31182990                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        13258560                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       3717277260                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             3785662635                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            242.633470                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime          15582113750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      1273000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       3900000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  15479451250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     34526750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      14871000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN     68370500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  15602392500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 8628243                       # Number of BP lookups
system.cpu.branchPred.condPredicted           8628243                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           1150187                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              6920327                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  257015                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               1572                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         6920327                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            6626926                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           293401                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        80549                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15602392500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     8720154                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     3214028                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           322                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            85                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  15602392500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  15602392500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    11967302                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           241                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    12                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     15602392500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         31204786                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           12352063                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       51402085                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     8628243                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            6883941                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      17642506                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 2300818                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                         76                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                  146                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1114                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           13                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           43                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                  11967121                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                577772                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.ItlbSquashes                       1                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.rateDist::samples           31146370                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.019909                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.221681                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 13526022     43.43%     43.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   252035      0.81%     44.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  3889474     12.49%     56.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   280618      0.90%     57.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  2904918      9.33%     66.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  2416855      7.76%     74.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   467336      1.50%     76.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   594486      1.91%     78.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  6814626     21.88%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             31146370                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.276504                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.647250                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 11494875                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               2255321                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  15603060                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                642705                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                1150409                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               89605709                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                1150409                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 12183999                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 2211214                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          43086                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  15351603                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                206059                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               84906737                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                    57                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                    136                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                  11486                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands           112527775                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             180550670                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        107568376                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups              4364                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              71597611                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 40930164                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts               7425                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts           7468                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   1528215                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              9614984                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             4171711                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           1017441                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            19065                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   76649820                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 612                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  71626360                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             19923                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        23471043                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     22864455                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            600                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      31146370                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.299670                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.229813                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            11209841     35.99%     35.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             2765736      8.88%     44.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             3943978     12.66%     57.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             2864347      9.20%     66.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             4174247     13.40%     80.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             2170583      6.97%     87.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             3373699     10.83%     97.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              563982      1.81%     99.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               79957      0.26%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        31146370                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  704604     99.77%     99.77% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     99.77% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     99.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     99.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     99.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     99.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     99.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     99.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     99.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     99.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     99.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     99.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     99.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      9      0.00%     99.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     99.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      1      0.00%     99.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     1      0.00%     99.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     99.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     99.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     99.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     99.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     99.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     99.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     99.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     99.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     99.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     99.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     99.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     99.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     99.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     99.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     99.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     99.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     99.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     99.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     99.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     99.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     99.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     99.77% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1606      0.23%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                    11      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 7      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               22      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              8494      0.01%      0.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              59106830     82.52%     82.53% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   19      0.00%     82.53% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    39      0.00%     82.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  20      0.00%     82.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     82.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     82.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     82.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     82.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     82.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     82.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     82.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  378      0.00%     82.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     82.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  106      0.00%     82.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     82.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  140      0.00%     82.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 289      0.00%     82.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     82.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     82.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                186      0.00%     82.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     82.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     82.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     82.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     82.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     82.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     82.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     82.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     82.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     82.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     82.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     82.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     82.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     82.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     82.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     82.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     82.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     82.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     82.53% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              9082818     12.68%     95.22% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             3426397      4.78%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             170      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            474      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               71626360                       # Type of FU issued
system.cpu.iq.rate                           2.295365                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      706261                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.009860                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          175120623                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         100118987                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     68980940                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                4651                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes               2636                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         2207                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               72321786                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    2341                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads          1046395                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      2796541                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         2438                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          166                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      1829610                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             4                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                1150409                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 2222030                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  1844                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            76650432                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                85                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               9614984                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              4171711                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                222                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      4                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  1834                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            166                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         808734                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       547558                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              1356292                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              69821802                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               8720150                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1804558                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     11934177                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  6089390                       # Number of branches executed
system.cpu.iew.exec_stores                    3214027                       # Number of stores executed
system.cpu.iew.exec_rate                     2.237535                       # Inst execution rate
system.cpu.iew.wb_sent                       69236165                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      68983147                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  47329974                       # num instructions producing a value
system.cpu.iew.wb_consumers                  57841616                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.210659                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.818269                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts        23471051                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              12                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           1150316                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     27774236                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.914702                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.414325                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     11145700     40.13%     40.13% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      5851803     21.07%     61.20% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      1805313      6.50%     67.70% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      4040791     14.55%     82.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       824636      2.97%     85.22% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       930072      3.35%     88.57% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       498967      1.80%     90.36% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       763752      2.75%     93.11% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      1913202      6.89%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     27774236                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             28999300                       # Number of instructions committed
system.cpu.commit.committedOps               53179388                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        9160544                       # Number of memory references committed
system.cpu.commit.loads                       6818443                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    5313631                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       2158                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  53177689                       # Number of committed integer instructions.
system.cpu.commit.function_calls               167120                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass          127      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         44017555     82.77%     82.77% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              16      0.00%     82.77% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               35      0.00%     82.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             19      0.00%     82.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     82.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     82.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     82.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     82.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     82.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     82.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     82.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             374      0.00%     82.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     82.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             104      0.00%     82.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     82.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             140      0.00%     82.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            288      0.00%     82.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     82.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     82.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           186      0.00%     82.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     82.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     82.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     82.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     82.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     82.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     82.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     82.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     82.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     82.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     82.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     82.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     82.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     82.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     82.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     82.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     82.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     82.77% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         6818357     12.82%     95.60% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        2341674      4.40%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead           86      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          427      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          53179388                       # Class of committed instruction
system.cpu.commit.bw_lim_events               1913202                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    102511473                       # The number of ROB reads
system.cpu.rob.rob_writes                   156687609                       # The number of ROB writes
system.cpu.timesIdled                             450                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           58416                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    28999300                       # Number of Instructions Simulated
system.cpu.committedOps                      53179388                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.076053                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.076053                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.929322                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.929322                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 83916920                       # number of integer regfile reads
system.cpu.int_regfile_writes                59926510                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      4166                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     1696                       # number of floating regfile writes
system.cpu.cc_regfile_reads                  27322258                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 34442209                       # number of cc regfile writes
system.cpu.misc_regfile_reads                27907550                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  15602392500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           292.584899                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            10015404                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               314                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          31896.191083                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   292.584899                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.285727                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.285727                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          312                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          292                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.304688                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          20031414                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         20031414                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  15602392500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      7673155                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         7673155                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      2341935                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2341935                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data     10015090                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         10015090                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     10015090                       # number of overall hits
system.cpu.dcache.overall_hits::total        10015090                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data          293                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           293                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          167                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          167                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data          460                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            460                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          460                       # number of overall misses
system.cpu.dcache.overall_misses::total           460                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     23836500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     23836500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     14378500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     14378500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data     38215000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     38215000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     38215000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     38215000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      7673448                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      7673448                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      2342102                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2342102                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data     10015550                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     10015550                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     10015550                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     10015550                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000038                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000038                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000071                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000071                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000046                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000046                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000046                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000046                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 81353.242321                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 81353.242321                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 86098.802395                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 86098.802395                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 83076.086957                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 83076.086957                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 83076.086957                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 83076.086957                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          297                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    74.250000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks            1                       # number of writebacks
system.cpu.dcache.writebacks::total                 1                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          142                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          142                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            4                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            4                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data          146                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          146                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          146                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          146                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          151                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          151                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          163                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          163                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data          314                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          314                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          314                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          314                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     13789500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     13789500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     13934000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     13934000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     27723500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     27723500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     27723500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     27723500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000020                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000020                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000070                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000070                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000031                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000031                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000031                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000031                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 91321.192053                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 91321.192053                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 85484.662577                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 85484.662577                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 88291.401274                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 88291.401274                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 88291.401274                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 88291.401274                       # average overall mshr miss latency
system.cpu.dcache.replacements                      2                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  15602392500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  15602392500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  15602392500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           429.452166                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            11966917                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               820                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          14593.801220                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   429.452166                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.838774                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.838774                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          450                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           76                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          374                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.878906                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          23935062                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         23935062                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  15602392500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst     11966097                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        11966097                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst     11966097                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         11966097                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     11966097                       # number of overall hits
system.cpu.icache.overall_hits::total        11966097                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1024                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1024                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1024                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1024                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1024                       # number of overall misses
system.cpu.icache.overall_misses::total          1024                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     80392499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     80392499                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     80392499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     80392499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     80392499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     80392499                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     11967121                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     11967121                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst     11967121                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     11967121                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     11967121                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     11967121                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000086                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000086                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000086                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000086                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000086                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000086                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 78508.299805                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 78508.299805                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 78508.299805                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 78508.299805                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 78508.299805                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 78508.299805                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1644                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                12                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          137                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          370                       # number of writebacks
system.cpu.icache.writebacks::total               370                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          203                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          203                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          203                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          203                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          203                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          203                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          821                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          821                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          821                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          821                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          821                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          821                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     66991500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     66991500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     66991500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     66991500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     66991500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     66991500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000069                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000069                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000069                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000069                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000069                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000069                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 81597.442144                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 81597.442144                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 81597.442144                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 81597.442144                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 81597.442144                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 81597.442144                       # average overall mshr miss latency
system.cpu.icache.replacements                    370                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  15602392500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  15602392500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  15602392500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   965.377457                       # Cycle average of tags in use
system.l2.tags.total_refs                        1499                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      1054                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.422201                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       673.790434                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       291.587023                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.020562                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.008899                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.029461                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1054                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           87                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          967                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.032166                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     13054                       # Number of tag accesses
system.l2.tags.data_accesses                    13054                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  15602392500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks            1                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total                1                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks          363                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              363                       # number of WritebackClean hits
system.l2.ReadCleanReq_hits::.cpu.inst             78                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 78                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data             2                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                 2                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.inst                   78                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                    2                       # number of demand (read+write) hits
system.l2.demand_hits::total                       80                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  78                       # number of overall hits
system.l2.overall_hits::.cpu.data                   2                       # number of overall hits
system.l2.overall_hits::total                      80                       # number of overall hits
system.l2.ReadExReq_misses::.cpu.data             163                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 163                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst          743                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              743                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data          149                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             149                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst                743                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                312                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1055                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               743                       # number of overall misses
system.l2.overall_misses::.cpu.data               312                       # number of overall misses
system.l2.overall_misses::total                  1055                       # number of overall misses
system.l2.ReadExReq_miss_latency::.cpu.data     13689500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      13689500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst     64927000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     64927000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data     13534000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     13534000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst     64927000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     27223500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         92150500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     64927000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     27223500                       # number of overall miss cycles
system.l2.overall_miss_latency::total        92150500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks            1                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total            1                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks          363                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          363                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data           163                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               163                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst          821                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            821                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data          151                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           151                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst              821                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data              314                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 1135                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             821                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data             314                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                1135                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.904994                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.904994                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.986755                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.986755                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.904994                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.993631                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.929515                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.904994                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.993631                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.929515                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 83984.662577                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83984.662577                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 87384.925976                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87384.925976                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 90832.214765                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 90832.214765                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 87384.925976                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 87254.807692                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87346.445498                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 87384.925976                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 87254.807692                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87346.445498                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadExReq_mshr_misses::.cpu.data          163                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            163                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          743                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          743                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data          149                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          149                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst           743                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data           312                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1055                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          743                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data          312                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1055                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     12059500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     12059500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     57507000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     57507000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     12044000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     12044000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst     57507000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     24103500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     81610500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     57507000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     24103500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     81610500                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.904994                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.904994                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.986755                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.986755                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.904994                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.993631                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.929515                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.904994                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.993631                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.929515                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 73984.662577                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73984.662577                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 77398.384926                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77398.384926                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 80832.214765                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 80832.214765                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 77398.384926                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 77254.807692                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77355.924171                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 77398.384926                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 77254.807692                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77355.924171                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.membus.snoop_filter.tot_requests          1054                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  15602392500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                891                       # Transaction distribution
system.membus.trans_dist::ReadExReq               163                       # Transaction distribution
system.membus.trans_dist::ReadExResp              163                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           891                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         2108                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         2108                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2108                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        67456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total        67456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   67456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1054                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1054    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1054                       # Request fanout histogram
system.membus.reqLayer2.occupancy             1284000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            5598500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests         1507                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests          374                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            7                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  15602392500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               971                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty            1                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          370                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict               1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              163                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             163                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           821                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          151                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2011                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side          630                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  2641                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        76160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        20160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                  96320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             1135                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.007930                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.088733                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   1126     99.21%     99.21% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      9      0.79%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               1135                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            1124500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1230000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            471000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
