; This source code in this file is licensed to You by Castle Technology
; Limited ("Castle") and its licensors on contractual terms and conditions
; ("Licence") which entitle you freely to modify and/or to distribute this
; source code subject to Your compliance with the terms of the Licence.
; 
; This source code has been made available to You without any warranties
; whatsoever. Consequently, Your use, modification and distribution of this
; source code is entirely at Your own risk and neither Castle, its licensors
; nor any other person who has contributed to this source code shall be
; liable to You for any loss or damage which You may suffer as a result of
; Your use, modification or distribution of this source code.
; 
; Full details of Your rights and obligations are set out in the Licence.
; You should have received a copy of the Licence with this source code file.
; If You have not received a copy, the text of the Licence is available
; online at www.castle-technology.co.uk/riscosbaselicence.htm
; 
        SUBT    Exported PCI constants => Hdr.PCI

OldOpt  SETA    {OPT}
        OPT     OptNoList+OptNoP1List

; ***********************************
; ***    C h a n g e   L i s t    ***
; ***********************************

; Date       Name  Description
; ----       ----  -----------
; 02-Jun-02  KJB   Created
;

SWIClass                SETS    PCISWI_Name
                        ^       PCISWI_Base

                        AddSWI  ReadID
                        AddSWI  ReadHeader
                        AddSWI  ReturnNumber
                        AddSWI  EnumerateFunctions
                        AddSWI  IORead
                        AddSWI  IOWrite
                        AddSWI  MemoryRead
                        AddSWI  MemoryWrite
                        AddSWI  ConfigurationRead
                        AddSWI  ConfigurationWrite
                        AddSWI  HardwareAddress
                        AddSWI  ReadInfo
                        AddSWI  SpecialCycle
                        AddSWI  FindByLocation
                        AddSWI  FindByID
                        AddSWI  FindByClass
                        AddSWI  RAMAlloc
                        AddSWI  RAMFree
                        AddSWI  LogicalAddress

PCISWICheckValue     *       @

 ; Bits for the reason code (R0) of SWI PCI_ReadInfo

PCI_ReadInfo_DevFn              *       1 :SHL: 0
PCI_ReadInfo_Bus                *       1 :SHL: 1
PCI_ReadInfo_ParentBridge       *       1 :SHL: 2
PCI_ReadInfo_Slot               *       1 :SHL: 3
PCI_ReadInfo_DeviceID           *       1 :SHL: 4
PCI_ReadInfo_RevisionID         *       1 :SHL: 5
PCI_ReadInfo_SubsystemID        *       1 :SHL: 6
PCI_ReadInfo_ClassCode          *       1 :SHL: 7
PCI_ReadInfo_CMOSAddress        *       1 :SHL: 8
PCI_ReadInfo_CMOSSize           *       1 :SHL: 9
PCI_ReadInfo_Description        *       1 :SHL: 10
PCI_ReadInfo_IntDeviceVector    *       1 :SHL: 11
PCI_ReadInfo_EthernetAddressLow *       1 :SHL: 12
PCI_ReadInfo_EthernetAddressHigh *      1 :SHL: 13
PCI_ReadInfo_EthernetAddress    *       3 :SHL: 12     ; Two bits => 48 bits
PCI_ReadInfo_DMA                *       1 :SHL: 14
PCI_ReadInfo_Addresses          *       1 :SHL: 15
PCI_ReadInfo_Vendor             *       1 :SHL: 16
PCI_ReadInfo_17                 *       1 :SHL: 17
PCI_ReadInfo_18                 *       1 :SHL: 18
PCI_ReadInfo_19                 *       1 :SHL: 19
PCI_ReadInfo_20                 *       1 :SHL: 20
PCI_ReadInfo_21                 *       1 :SHL: 21
PCI_ReadInfo_22                 *       1 :SHL: 22
PCI_ReadInfo_23                 *       1 :SHL: 23
PCI_ReadInfo_24                 *       1 :SHL: 24
PCI_ReadInfo_25                 *       1 :SHL: 25
PCI_ReadInfo_26                 *       1 :SHL: 26
PCI_ReadInfo_27                 *       1 :SHL: 27
PCI_ReadInfo_28                 *       1 :SHL: 28
PCI_ReadInfo_29                 *       1 :SHL: 29
PCI_ReadInfo_30                 *       1 :SHL: 30
PCI_ReadInfo_31                 *       1 :SHL: 31

                                ^       0
PCIConf_VendorID                #       2
PCIConf_DeviceID                #       2
PCIConf_Command                 #       2
PCIConf_Status                  #       2
PCIConf_RevisionID              #       1
PCIConf_ClassCode               #       3
PCIConf_CacheLineSize           #       1
PCIConf_LatencyTimer            #       1
PCIConf_HeaderType              #       1
PCIConf_BIST                    #       1

                                ^       &10
PCIConf0_BaseAddresses          #       4*6
PCIConf0_CardbusCIS             #       4
PCIConf0_SubsystemVendorID      #       2
PCIConf0_SubsystemID            #       2
PCIConf0_ROMAddress             #       4
PCIConf0_Capabilities           #       1
PCIConf0_reserved               #       7
PCIConf0_InterruptLine          #       1
PCIConf0_InterruptPin           #       1
PCIConf0_Min_Gnt                #       1
PCIConf0_Max_Lat                #       1

                                ^       &10
PCIConf1_BaseAddresses          #       4*2
PCIConf1_PrimaryBus             #       1
PCIConf1_SecondaryBus           #       1
PCIConf1_SubordinateBus         #       1
PCIConf1_SecondaryLatencyTimer  #       1
PCIConf1_IOBase                 #       1
PCIConf1_IOLimit                #       1
PCIConf1_SecondaryStatus        #       2
PCIConf1_MemoryBase             #       2
PCIConf1_MemoryLimit            #       2
PCIConf1_PrefetchableBase       #       2
PCIConf1_PrefetchableLimit      #       2
PCIConf1_PrefetchableBaseUpper  #       4
PCIConf1_PrefetchableLimitUpper #       4
PCIConf1_IOBaseUpper            #       2
PCIConf1_IOBaseLimit            #       2
PCIConf1_Capabilities           #       1
PCIConf1_reserved               #       3
PCIConf1_ROMAddress             #       4
PCIConf1_InterruptLine          #       1
PCIConf1_InterruptPin           #       1
PCIConf1_BridgeControl          #       2

PCICmd_IO                       *       1:SHL:0
PCICmd_Memory                   *       1:SHL:1

PCISta_Capabilities             *       1:SHL:4

                                ^       0
PCICap_ID                       #       1
PCICap_NextPtr                  #       1
PCICap_Registers                #       0

Cap_MSI                         *       5

                                ^       PCICap_Registers
PCIMSI_MessageControl           #       2
PCIMSI_MessageAddress           #       4
PCIMSI_MessageData              #       2

                                ^       PCIMSI_MessageAddress+4
PCIMSI_MessageAddressUpper      #       4
PCIMSI_MessageData64            #       2

PCIMSICtrl_Enable               *       1:SHL:0
PCIMSICtrl_MultipleCapable      *       7:SHL:1
PCIMSICtrl_MultipleEnable       *       7:SHL:4
PCIMSICtrl_64bit                *       1:SHL:7

        OPT     OldOpt
        END
