Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat May  2 12:16:20 2020
| Host         : DESKTOP-35CQKCL running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file S_TEST_control_sets_placed.rpt
| Design       : S_TEST
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    66 |
|    Minimum number of control sets                        |    66 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   448 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    66 |
| >= 0 to < 4        |    64 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              17 |           10 |
| No           | No                    | Yes                    |              15 |           15 |
| No           | Yes                   | No                     |              16 |           16 |
| Yes          | No                    | No                     |              16 |           16 |
| Yes          | No                    | Yes                    |              48 |           25 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------+-------------------------+-------------------------------------------+------------------+----------------+
|                Clock Signal                |      Enable Signal      |              Set/Reset Signal             | Slice Load Count | Bel Load Count |
+--------------------------------------------+-------------------------+-------------------------------------------+------------------+----------------+
|  SLAVE_SPI/U2/data_out_reg[12]_LDC_i_1_n_0 |                         | SLAVE_SPI/U2/data_out_reg[12]_LDC_i_2_n_0 |                1 |              1 |
|  SLAVE_SPI/U2/data_out_reg[13]_LDC_i_1_n_0 |                         | SLAVE_SPI/U2/data_out_reg[13]_LDC_i_2_n_0 |                1 |              1 |
|  SLAVE_SPI/U2/data_out_reg[0]_LDC_i_1_n_0  |                         | SLAVE_SPI/U2/data_out_reg[0]_LDC_i_2_n_0  |                1 |              1 |
|  SLAVE_SPI/U2/data_out_reg[10]_LDC_i_1_n_0 |                         | SLAVE_SPI/U2/data_out_reg[10]_LDC_i_2_n_0 |                1 |              1 |
|  SLAVE_SPI/U2/data_out_reg[14]_LDC_i_1_n_0 |                         | SLAVE_SPI/U2/data_out_reg[14]_LDC_i_2_n_0 |                1 |              1 |
|  SLAVE_SPI/U2/data_out_reg[11]_LDC_i_1_n_0 |                         | SLAVE_SPI/U2/data_out_reg[11]_LDC_i_2_n_0 |                1 |              1 |
|  SLAVE_SPI/U2/data_out_reg[1]_LDC_i_1_n_0  |                         | SLAVE_SPI/U2/data_out_reg[1]_LDC_i_2_n_0  |                1 |              1 |
|  SLAVE_SPI/U2/data_out_reg[6]_LDC_i_1_n_0  |                         | SLAVE_SPI/U2/data_out_reg[6]_LDC_i_2_n_0  |                1 |              1 |
|  SLAVE_SPI/U2/data_out_reg[9]_LDC_i_1_n_0  |                         | SLAVE_SPI/U2/data_out_reg[9]_LDC_i_2_n_0  |                1 |              1 |
|  SLAVE_SPI/U2/data_out_reg[3]_LDC_i_1_n_0  |                         | SLAVE_SPI/U2/data_out_reg[3]_LDC_i_2_n_0  |                1 |              1 |
|  SLAVE_SPI/U2/data_out_reg[2]_LDC_i_1_n_0  |                         | SLAVE_SPI/U2/data_out_reg[2]_LDC_i_2_n_0  |                1 |              1 |
|  SLAVE_SPI/U2/data_out_reg[4]_LDC_i_1_n_0  |                         | SLAVE_SPI/U2/data_out_reg[4]_LDC_i_2_n_0  |                1 |              1 |
|  SLAVE_SPI/U2/data_out_reg[7]_LDC_i_1_n_0  |                         | SLAVE_SPI/U2/data_out_reg[7]_LDC_i_2_n_0  |                1 |              1 |
|  SLAVE_SPI/U2/data_out_reg[15]_LDC_i_1_n_0 |                         | SLAVE_SPI/U2/data_out_reg[15]_LDC_i_2_n_0 |                1 |              1 |
|  SLAVE_SPI/U2/data_out_reg[8]_LDC_i_1_n_0  |                         | SLAVE_SPI/U2/data_out_reg[8]_LDC_i_2_n_0  |                1 |              1 |
|  SLAVE_SPI/U2/data_out_reg[5]_LDC_i_1_n_0  |                         | SLAVE_SPI/U2/data_out_reg[5]_LDC_i_2_n_0  |                1 |              1 |
| ~sck_IBUF_BUFG                             | SLAVE_SPI/U1/E[0]       | SLAVE_SPI/U2/data_out_reg[5]_LDC_i_1_n_0  |                1 |              1 |
| ~ss_IBUF_BUFG                              |                         |                                           |                1 |              1 |
|  sck_IBUF_BUFG                             | SLAVE_SPI/U1/p_0_in[14] |                                           |                1 |              1 |
|  sck_IBUF_BUFG                             | SLAVE_SPI/U1/p_0_in[11] |                                           |                1 |              1 |
|  sck_IBUF_BUFG                             | SLAVE_SPI/U1/p_0_in[9]  |                                           |                1 |              1 |
|  sck_IBUF_BUFG                             | SLAVE_SPI/U1/p_0_in[4]  |                                           |                1 |              1 |
|  sck_IBUF_BUFG                             | SLAVE_SPI/U1/p_0_in[5]  |                                           |                1 |              1 |
|  sck_IBUF_BUFG                             | SLAVE_SPI/U1/p_0_in[8]  |                                           |                1 |              1 |
|  sck_IBUF_BUFG                             | SLAVE_SPI/U1/p_0_in[12] |                                           |                1 |              1 |
|  sck_IBUF_BUFG                             | SLAVE_SPI/U1/p_0_in[0]  |                                           |                1 |              1 |
|  sck_IBUF_BUFG                             | SLAVE_SPI/U1/p_0_in[3]  |                                           |                1 |              1 |
|  sck_IBUF_BUFG                             | SLAVE_SPI/U1/p_0_in[13] |                                           |                1 |              1 |
|  sck_IBUF_BUFG                             | SLAVE_SPI/U1/p_0_in[15] |                                           |                1 |              1 |
|  sck_IBUF_BUFG                             | SLAVE_SPI/U1/p_0_in[1]  |                                           |                1 |              1 |
|  sck_IBUF_BUFG                             | SLAVE_SPI/U1/p_0_in[2]  |                                           |                1 |              1 |
|  sck_IBUF_BUFG                             | SLAVE_SPI/U1/p_0_in[6]  |                                           |                1 |              1 |
|  sck_IBUF_BUFG                             | SLAVE_SPI/U1/p_0_in[7]  |                                           |                1 |              1 |
|  sck_IBUF_BUFG                             | SLAVE_SPI/U1/p_0_in[10] |                                           |                1 |              1 |
| ~sck_IBUF_BUFG                             |                         | SLAVE_SPI/U2/data_out_reg[12]_LDC_i_2_n_0 |                1 |              1 |
| ~sck_IBUF_BUFG                             |                         | SLAVE_SPI/U2/data_out_reg[10]_LDC_i_2_n_0 |                1 |              1 |
| ~sck_IBUF_BUFG                             |                         | SLAVE_SPI/U2/data_out_reg[11]_LDC_i_2_n_0 |                1 |              1 |
| ~sck_IBUF_BUFG                             |                         | SLAVE_SPI/U2/data_out_reg[13]_LDC_i_2_n_0 |                1 |              1 |
| ~sck_IBUF_BUFG                             |                         | SLAVE_SPI/U2/data_out_reg[14]_LDC_i_2_n_0 |                1 |              1 |
| ~sck_IBUF_BUFG                             |                         | SLAVE_SPI/U2/data_out_reg[1]_LDC_i_2_n_0  |                1 |              1 |
| ~sck_IBUF_BUFG                             |                         | SLAVE_SPI/U2/data_out_reg[15]_LDC_i_2_n_0 |                1 |              1 |
| ~sck_IBUF_BUFG                             |                         | SLAVE_SPI/U2/data_out_reg[6]_LDC_i_2_n_0  |                1 |              1 |
| ~sck_IBUF_BUFG                             |                         | SLAVE_SPI/U2/data_out_reg[4]_LDC_i_2_n_0  |                1 |              1 |
| ~sck_IBUF_BUFG                             |                         | SLAVE_SPI/U2/data_out_reg[3]_LDC_i_2_n_0  |                1 |              1 |
| ~sck_IBUF_BUFG                             |                         | SLAVE_SPI/U2/data_out_reg[8]_LDC_i_2_n_0  |                1 |              1 |
| ~sck_IBUF_BUFG                             |                         | SLAVE_SPI/U2/data_out_reg[2]_LDC_i_2_n_0  |                1 |              1 |
| ~sck_IBUF_BUFG                             |                         | SLAVE_SPI/U2/data_out_reg[7]_LDC_i_2_n_0  |                1 |              1 |
| ~sck_IBUF_BUFG                             |                         | SLAVE_SPI/U2/data_out_reg[9]_LDC_i_2_n_0  |                1 |              1 |
| ~sck_IBUF_BUFG                             |                         | SLAVE_SPI/U2/data_out_reg[5]_LDC_i_2_n_0  |                1 |              1 |
| ~sck_IBUF_BUFG                             | SLAVE_SPI/U1/E[0]       | SLAVE_SPI/U2/data_out_reg[12]_LDC_i_1_n_0 |                1 |              1 |
| ~sck_IBUF_BUFG                             | SLAVE_SPI/U1/E[0]       | SLAVE_SPI/U2/data_out_reg[13]_LDC_i_1_n_0 |                1 |              1 |
| ~sck_IBUF_BUFG                             | SLAVE_SPI/U1/E[0]       | SLAVE_SPI/U2/data_out_reg[0]_LDC_i_1_n_0  |                1 |              1 |
| ~sck_IBUF_BUFG                             | SLAVE_SPI/U1/E[0]       | SLAVE_SPI/U2/data_out_reg[10]_LDC_i_1_n_0 |                1 |              1 |
| ~sck_IBUF_BUFG                             | SLAVE_SPI/U1/E[0]       | SLAVE_SPI/U2/data_out_reg[14]_LDC_i_1_n_0 |                1 |              1 |
| ~sck_IBUF_BUFG                             | SLAVE_SPI/U1/E[0]       | SLAVE_SPI/U2/data_out_reg[11]_LDC_i_1_n_0 |                1 |              1 |
| ~sck_IBUF_BUFG                             | SLAVE_SPI/U1/E[0]       | SLAVE_SPI/U2/data_out_reg[1]_LDC_i_1_n_0  |                1 |              1 |
| ~sck_IBUF_BUFG                             | SLAVE_SPI/U1/E[0]       | SLAVE_SPI/U2/data_out_reg[6]_LDC_i_1_n_0  |                1 |              1 |
| ~sck_IBUF_BUFG                             | SLAVE_SPI/U1/E[0]       | SLAVE_SPI/U2/data_out_reg[9]_LDC_i_1_n_0  |                1 |              1 |
| ~sck_IBUF_BUFG                             | SLAVE_SPI/U1/E[0]       | SLAVE_SPI/U2/data_out_reg[3]_LDC_i_1_n_0  |                1 |              1 |
| ~sck_IBUF_BUFG                             | SLAVE_SPI/U1/E[0]       | SLAVE_SPI/U2/data_out_reg[2]_LDC_i_1_n_0  |                1 |              1 |
| ~sck_IBUF_BUFG                             | SLAVE_SPI/U1/E[0]       | SLAVE_SPI/U2/data_out_reg[4]_LDC_i_1_n_0  |                1 |              1 |
| ~sck_IBUF_BUFG                             | SLAVE_SPI/U1/E[0]       | SLAVE_SPI/U2/data_out_reg[7]_LDC_i_1_n_0  |                1 |              1 |
| ~sck_IBUF_BUFG                             | SLAVE_SPI/U1/E[0]       | SLAVE_SPI/U2/data_out_reg[15]_LDC_i_1_n_0 |                1 |              1 |
| ~sck_IBUF_BUFG                             | SLAVE_SPI/U1/E[0]       | SLAVE_SPI/U2/data_out_reg[8]_LDC_i_1_n_0  |                1 |              1 |
|  SLAVE_SPI/U1/index[31]                    |                         |                                           |                9 |             16 |
|  sck_IBUF_BUFG                             | SLAVE_SPI/U1/E[0]       | SLAVE_SPI/U1/index[31]_i_1_n_0            |                9 |             32 |
+--------------------------------------------+-------------------------+-------------------------------------------+------------------+----------------+


