# Specify Global Variables
simClockPeriod : &SIM_CLK_PERIOD "CLOCK_PERIOD=2.00"
simOptions: &SIM_OPTIONS
  - "-notice"
  - "-line"
  - "+lint=all,noVCDE,noONGS,noUI"
  - "+warn=noTMR"
  - "-error=PCWM-L"
  - "+v2k"
  - "-debug"
  - "+vcs+lic+wait"
  - "+vcs+initreg+random"
  - "+define+no_cache_mem"
  - "+rad"
  - "-quiet"
  - "+define+DEBUG"
  - "+incdir+../../src"

simVerilogSrc: &SIM_VERILOG_SRC
  - "src/ALU.v"
  - "src/ALUdec.v"
  - "src/Riscv151.v"
  - "src/Memory151.v"
  - "src/ExtMemModel.v"
  - "src/no_cache_mem.v"
  - "src/riscv_top.v"
  - "src/riscv_arbiter.v"
  - "src/ALUTestbench.v"
  - "src/ALUTestVectorTestbench.v"
  - "src/riscv_test_harness.v"
  - "src/Riscv151_testbench.v"
  - "/home/ff/eecs151/verilog_lib/EECS151.v"
  # Add more files here if you need
  - "src/ImmediateGenerator.v"
  - "src/ImmGenTestbench.v"
  - "src/BranchComparator.v"
  - "src/BranchCompTestbench.v"
  - "src/Adder.v"
  - "src/ASel.v"
  - "src/ASelMux.v"
  - "src/BrUn.v"
  - "src/BSel.v"
  - "src/BSelMux.v"
  - "src/CSR.v"
  - "src/CSRSel.v"
  - "src/Data1Sel.v"
  - "src/Data2Sel.v"
  - "src/DataSelMux.v"
  - "src/FlipFlop.v"
  - "src/ImmSel.v"
  - "src/LdSel.v"
  - "src/LdSelMux.v"
  - "src/MemRW.v"
  - "src/NOPSel.v"
  - "src/NOPSelMux.v"
  - "src/PCAddSignal.v"
  - "src/PCFour.v"
  - "src/PCSel.v"
  - "src/PCSelMux.v"
  - "src/RegFile.v"
  - "src/RegWEn.v"
  - "src/Stage1Module.v"
  - "src/Stage2Module.v"
  - "src/Stage3Module.v"
  - "src/StoreSel.v"
  - "src/StoreSelMux.v"
  - "src/WBSel.v"
  - "src/WBSelMux.v"

#tb_name: &TB_NAME "BranchCompTestbench"
#tb_name: &TB_NAME "ImmGenTestbench"
#tb_name: &TB_NAME "ALUTestbench"
#tb_name: &TB_NAME "ALUTestVectorTestbench"
#tb_name: &TB_NAME "Riscv151_testbench.v"
tb_name: &TB_NAME "rocketTestHarness"

# RTL Simulation Variables
sim.inputs:
  input_files: *SIM_VERILOG_SRC
  timescale:   "1ns/1ps"
  options:     *SIM_OPTIONS
  top_module:  *TB_NAME
  tb_name:     *TB_NAME
  defines: 
    - *SIM_CLK_PERIOD
  execute_sim: false

