{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 11 20:07:19 2024 " "Info: Processing started: Sun Feb 11 20:07:19 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off AA2380_MAXV -c AA2380-MAXV_TSTQ9 " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off AA2380_MAXV -c AA2380-MAXV_TSTQ9" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CNV " "Info: Assuming node \"CNV\" is an undefined clock" {  } { { "f20_emulateadc.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 27 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CNV" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "MCLK " "Info: Assuming node \"MCLK\" is an undefined clock" {  } { { "f20_emulateadc.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 24 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "MCLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "SCK " "Info: Assuming node \"SCK\" is an undefined clock" {  } { { "f20_emulateadc.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 28 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CNV register register QA QB 304.04 MHz Internal " "Info: Clock \"CNV\" Internal fmax is restricted to 304.04 MHz between source register \"QA\" and destination register \"QB\"" { { "Info" "ITDB_CLOCK_RATE" "clock 3.289 ns " "Info: fmax restricted to clock pin edge rate 3.289 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.997 ns + Longest register register " "Info: + Longest register to register delay is 0.997 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns QA 1 REG LC_X4_Y8_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X4_Y8_N0; Fanout = 1; REG Node = 'QA'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { QA } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.769 ns) + CELL(0.228 ns) 0.997 ns QB 2 REG LC_X4_Y8_N8 3 " "Info: 2: + IC(0.769 ns) + CELL(0.228 ns) = 0.997 ns; Loc. = LC_X4_Y8_N8; Fanout = 3; REG Node = 'QB'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.997 ns" { QA QB } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.228 ns ( 22.87 % ) " "Info: Total cell delay = 0.228 ns ( 22.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.769 ns ( 77.13 % ) " "Info: Total interconnect delay = 0.769 ns ( 77.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.997 ns" { QA QB } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.997 ns" { QA {} QB {} } { 0.000ns 0.769ns } { 0.000ns 0.228ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CNV destination 3.118 ns + Shortest register " "Info: + Shortest clock path from clock \"CNV\" to destination register is 3.118 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns CNV 1 CLK PIN_J13 7 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_J13; Fanout = 7; CLK Node = 'CNV'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CNV } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.427 ns) + CELL(0.746 ns) 3.118 ns QB 2 REG LC_X4_Y8_N8 3 " "Info: 2: + IC(1.427 ns) + CELL(0.746 ns) = 3.118 ns; Loc. = LC_X4_Y8_N8; Fanout = 3; REG Node = 'QB'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.173 ns" { CNV QB } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.691 ns ( 54.23 % ) " "Info: Total cell delay = 1.691 ns ( 54.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.427 ns ( 45.77 % ) " "Info: Total interconnect delay = 1.427 ns ( 45.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.118 ns" { CNV QB } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.118 ns" { CNV {} CNV~combout {} QB {} } { 0.000ns 0.000ns 1.427ns } { 0.000ns 0.945ns 0.746ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CNV source 3.118 ns - Longest register " "Info: - Longest clock path from clock \"CNV\" to source register is 3.118 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns CNV 1 CLK PIN_J13 7 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_J13; Fanout = 7; CLK Node = 'CNV'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CNV } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.427 ns) + CELL(0.746 ns) 3.118 ns QA 2 REG LC_X4_Y8_N0 1 " "Info: 2: + IC(1.427 ns) + CELL(0.746 ns) = 3.118 ns; Loc. = LC_X4_Y8_N0; Fanout = 1; REG Node = 'QA'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.173 ns" { CNV QA } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.691 ns ( 54.23 % ) " "Info: Total cell delay = 1.691 ns ( 54.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.427 ns ( 45.77 % ) " "Info: Total interconnect delay = 1.427 ns ( 45.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.118 ns" { CNV QA } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.118 ns" { CNV {} CNV~combout {} QA {} } { 0.000ns 0.000ns 1.427ns } { 0.000ns 0.945ns 0.746ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.118 ns" { CNV QB } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.118 ns" { CNV {} CNV~combout {} QB {} } { 0.000ns 0.000ns 1.427ns } { 0.000ns 0.945ns 0.746ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.118 ns" { CNV QA } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.118 ns" { CNV {} CNV~combout {} QA {} } { 0.000ns 0.000ns 1.427ns } { 0.000ns 0.945ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.305 ns + " "Info: + Micro clock to output delay of source is 0.305 ns" {  } { { "f20_emulateadc.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 50 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.271 ns + " "Info: + Micro setup delay of destination is 0.271 ns" {  } { { "f20_emulateadc.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 51 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.997 ns" { QA QB } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.997 ns" { QA {} QB {} } { 0.000ns 0.769ns } { 0.000ns 0.228ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.118 ns" { CNV QB } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.118 ns" { CNV {} CNV~combout {} QB {} } { 0.000ns 0.000ns 1.427ns } { 0.000ns 0.945ns 0.746ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.118 ns" { CNV QA } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.118 ns" { CNV {} CNV~combout {} QA {} } { 0.000ns 0.000ns 1.427ns } { 0.000ns 0.945ns 0.746ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { QB } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { QB {} } {  } {  } "" } } { "f20_emulateadc.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 51 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "MCLK register Busy_count\[1\] register Busy_end 292.57 MHz 3.418 ns Internal " "Info: Clock \"MCLK\" has Internal fmax of 292.57 MHz between source register \"Busy_count\[1\]\" and destination register \"Busy_end\" (period= 3.418 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.842 ns + Longest register register " "Info: + Longest register to register delay is 2.842 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Busy_count\[1\] 1 REG LC_X6_Y8_N3 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X6_Y8_N3; Fanout = 4; REG Node = 'Busy_count\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Busy_count[1] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.742 ns) 1.773 ns Busy_end~0 2 COMB LC_X6_Y8_N8 1 " "Info: 2: + IC(1.031 ns) + CELL(0.742 ns) = 1.773 ns; Loc. = LC_X6_Y8_N8; Fanout = 1; COMB Node = 'Busy_end~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.773 ns" { Busy_count[1] Busy_end~0 } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.589 ns) + CELL(0.480 ns) 2.842 ns Busy_end 3 REG LC_X6_Y8_N0 1 " "Info: 3: + IC(0.589 ns) + CELL(0.480 ns) = 2.842 ns; Loc. = LC_X6_Y8_N0; Fanout = 1; REG Node = 'Busy_end'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.069 ns" { Busy_end~0 Busy_end } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.222 ns ( 43.00 % ) " "Info: Total cell delay = 1.222 ns ( 43.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.620 ns ( 57.00 % ) " "Info: Total interconnect delay = 1.620 ns ( 57.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.842 ns" { Busy_count[1] Busy_end~0 Busy_end } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.842 ns" { Busy_count[1] {} Busy_end~0 {} Busy_end {} } { 0.000ns 1.031ns 0.589ns } { 0.000ns 0.742ns 0.480ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "MCLK destination 3.212 ns + Shortest register " "Info: + Shortest clock path from clock \"MCLK\" to destination register is 3.212 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns MCLK 1 CLK PIN_K6 7 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_K6; Fanout = 7; CLK Node = 'MCLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MCLK } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.521 ns) + CELL(0.746 ns) 3.212 ns Busy_end 2 REG LC_X6_Y8_N0 1 " "Info: 2: + IC(1.521 ns) + CELL(0.746 ns) = 3.212 ns; Loc. = LC_X6_Y8_N0; Fanout = 1; REG Node = 'Busy_end'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.267 ns" { MCLK Busy_end } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.691 ns ( 52.65 % ) " "Info: Total cell delay = 1.691 ns ( 52.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.521 ns ( 47.35 % ) " "Info: Total interconnect delay = 1.521 ns ( 47.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.212 ns" { MCLK Busy_end } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.212 ns" { MCLK {} MCLK~combout {} Busy_end {} } { 0.000ns 0.000ns 1.521ns } { 0.000ns 0.945ns 0.746ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "MCLK source 3.212 ns - Longest register " "Info: - Longest clock path from clock \"MCLK\" to source register is 3.212 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns MCLK 1 CLK PIN_K6 7 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_K6; Fanout = 7; CLK Node = 'MCLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MCLK } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.521 ns) + CELL(0.746 ns) 3.212 ns Busy_count\[1\] 2 REG LC_X6_Y8_N3 4 " "Info: 2: + IC(1.521 ns) + CELL(0.746 ns) = 3.212 ns; Loc. = LC_X6_Y8_N3; Fanout = 4; REG Node = 'Busy_count\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.267 ns" { MCLK Busy_count[1] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.691 ns ( 52.65 % ) " "Info: Total cell delay = 1.691 ns ( 52.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.521 ns ( 47.35 % ) " "Info: Total interconnect delay = 1.521 ns ( 47.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.212 ns" { MCLK Busy_count[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.212 ns" { MCLK {} MCLK~combout {} Busy_count[1] {} } { 0.000ns 0.000ns 1.521ns } { 0.000ns 0.945ns 0.746ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.212 ns" { MCLK Busy_end } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.212 ns" { MCLK {} MCLK~combout {} Busy_end {} } { 0.000ns 0.000ns 1.521ns } { 0.000ns 0.945ns 0.746ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.212 ns" { MCLK Busy_count[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.212 ns" { MCLK {} MCLK~combout {} Busy_count[1] {} } { 0.000ns 0.000ns 1.521ns } { 0.000ns 0.945ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.305 ns + " "Info: + Micro clock to output delay of source is 0.305 ns" {  } { { "f20_emulateadc.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 85 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.271 ns + " "Info: + Micro setup delay of destination is 0.271 ns" {  } { { "f20_emulateadc.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 46 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.842 ns" { Busy_count[1] Busy_end~0 Busy_end } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.842 ns" { Busy_count[1] {} Busy_end~0 {} Busy_end {} } { 0.000ns 1.031ns 0.589ns } { 0.000ns 0.742ns 0.480ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.212 ns" { MCLK Busy_end } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.212 ns" { MCLK {} MCLK~combout {} Busy_end {} } { 0.000ns 0.000ns 1.521ns } { 0.000ns 0.945ns 0.746ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.212 ns" { MCLK Busy_count[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.212 ns" { MCLK {} MCLK~combout {} Busy_count[1] {} } { 0.000ns 0.000ns 1.521ns } { 0.000ns 0.945ns 0.746ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "SCK register SCK_count\[0\] register SCK_count\[5\] 214.32 MHz 4.666 ns Internal " "Info: Clock \"SCK\" has Internal fmax of 214.32 MHz between source register \"SCK_count\[0\]\" and destination register \"SCK_count\[5\]\" (period= 4.666 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.090 ns + Longest register register " "Info: + Longest register to register delay is 4.090 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SCK_count\[0\] 1 REG LC_X3_Y8_N5 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X3_Y8_N5; Fanout = 6; REG Node = 'SCK_count\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCK_count[0] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.055 ns) + CELL(0.742 ns) 1.797 ns Equal1~0 2 COMB LC_X4_Y8_N5 3 " "Info: 2: + IC(1.055 ns) + CELL(0.742 ns) = 1.797 ns; Loc. = LC_X4_Y8_N5; Fanout = 3; COMB Node = 'Equal1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.797 ns" { SCK_count[0] Equal1~0 } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.163 ns) 2.208 ns Equal1~1 3 COMB LC_X4_Y8_N6 6 " "Info: 3: + IC(0.248 ns) + CELL(0.163 ns) = 2.208 ns; Loc. = LC_X4_Y8_N6; Fanout = 6; COMB Node = 'Equal1~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.411 ns" { Equal1~0 Equal1~1 } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.872 ns) + CELL(1.010 ns) 4.090 ns SCK_count\[5\] 4 REG LC_X3_Y8_N4 6 " "Info: 4: + IC(0.872 ns) + CELL(1.010 ns) = 4.090 ns; Loc. = LC_X3_Y8_N4; Fanout = 6; REG Node = 'SCK_count\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.882 ns" { Equal1~1 SCK_count[5] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.915 ns ( 46.82 % ) " "Info: Total cell delay = 1.915 ns ( 46.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.175 ns ( 53.18 % ) " "Info: Total interconnect delay = 2.175 ns ( 53.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.090 ns" { SCK_count[0] Equal1~0 Equal1~1 SCK_count[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.090 ns" { SCK_count[0] {} Equal1~0 {} Equal1~1 {} SCK_count[5] {} } { 0.000ns 1.055ns 0.248ns 0.872ns } { 0.000ns 0.742ns 0.163ns 1.010ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SCK destination 3.212 ns + Shortest register " "Info: + Shortest clock path from clock \"SCK\" to destination register is 3.212 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns SCK 1 CLK PIN_J6 34 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_J6; Fanout = 34; CLK Node = 'SCK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCK } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.521 ns) + CELL(0.746 ns) 3.212 ns SCK_count\[5\] 2 REG LC_X3_Y8_N4 6 " "Info: 2: + IC(1.521 ns) + CELL(0.746 ns) = 3.212 ns; Loc. = LC_X3_Y8_N4; Fanout = 6; REG Node = 'SCK_count\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.267 ns" { SCK SCK_count[5] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.691 ns ( 52.65 % ) " "Info: Total cell delay = 1.691 ns ( 52.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.521 ns ( 47.35 % ) " "Info: Total interconnect delay = 1.521 ns ( 47.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.212 ns" { SCK SCK_count[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.212 ns" { SCK {} SCK~combout {} SCK_count[5] {} } { 0.000ns 0.000ns 1.521ns } { 0.000ns 0.945ns 0.746ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SCK source 3.212 ns - Longest register " "Info: - Longest clock path from clock \"SCK\" to source register is 3.212 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns SCK 1 CLK PIN_J6 34 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_J6; Fanout = 34; CLK Node = 'SCK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCK } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.521 ns) + CELL(0.746 ns) 3.212 ns SCK_count\[0\] 2 REG LC_X3_Y8_N5 6 " "Info: 2: + IC(1.521 ns) + CELL(0.746 ns) = 3.212 ns; Loc. = LC_X3_Y8_N5; Fanout = 6; REG Node = 'SCK_count\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.267 ns" { SCK SCK_count[0] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.691 ns ( 52.65 % ) " "Info: Total cell delay = 1.691 ns ( 52.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.521 ns ( 47.35 % ) " "Info: Total interconnect delay = 1.521 ns ( 47.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.212 ns" { SCK SCK_count[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.212 ns" { SCK {} SCK~combout {} SCK_count[0] {} } { 0.000ns 0.000ns 1.521ns } { 0.000ns 0.945ns 0.746ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.212 ns" { SCK SCK_count[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.212 ns" { SCK {} SCK~combout {} SCK_count[5] {} } { 0.000ns 0.000ns 1.521ns } { 0.000ns 0.945ns 0.746ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.212 ns" { SCK SCK_count[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.212 ns" { SCK {} SCK~combout {} SCK_count[0] {} } { 0.000ns 0.000ns 1.521ns } { 0.000ns 0.945ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.305 ns + " "Info: + Micro clock to output delay of source is 0.305 ns" {  } { { "f20_emulateadc.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 125 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.271 ns + " "Info: + Micro setup delay of destination is 0.271 ns" {  } { { "f20_emulateadc.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 125 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.090 ns" { SCK_count[0] Equal1~0 Equal1~1 SCK_count[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.090 ns" { SCK_count[0] {} Equal1~0 {} Equal1~1 {} SCK_count[5] {} } { 0.000ns 1.055ns 0.248ns 0.872ns } { 0.000ns 0.742ns 0.163ns 1.010ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.212 ns" { SCK SCK_count[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.212 ns" { SCK {} SCK~combout {} SCK_count[5] {} } { 0.000ns 0.000ns 1.521ns } { 0.000ns 0.945ns 0.746ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.212 ns" { SCK SCK_count[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.212 ns" { SCK {} SCK~combout {} SCK_count[0] {} } { 0.000ns 0.000ns 1.521ns } { 0.000ns 0.945ns 0.746ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "READ_end CNV SCK 2.443 ns register " "Info: tsu for register \"READ_end\" (data pin = \"CNV\", clock pin = \"SCK\") is 2.443 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.384 ns + Longest pin register " "Info: + Longest pin to register delay is 5.384 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns CNV 1 CLK PIN_J13 7 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_J13; Fanout = 7; CLK Node = 'CNV'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CNV } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.548 ns) + CELL(0.163 ns) 4.656 ns Emulate_SDO~1 2 COMB LC_X4_Y8_N1 8 " "Info: 2: + IC(3.548 ns) + CELL(0.163 ns) = 4.656 ns; Loc. = LC_X4_Y8_N1; Fanout = 8; COMB Node = 'Emulate_SDO~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.711 ns" { CNV Emulate_SDO~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.480 ns) 5.384 ns READ_end 3 REG LC_X4_Y8_N2 4 " "Info: 3: + IC(0.248 ns) + CELL(0.480 ns) = 5.384 ns; Loc. = LC_X4_Y8_N2; Fanout = 4; REG Node = 'READ_end'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.728 ns" { Emulate_SDO~1 READ_end } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.588 ns ( 29.49 % ) " "Info: Total cell delay = 1.588 ns ( 29.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.796 ns ( 70.51 % ) " "Info: Total interconnect delay = 3.796 ns ( 70.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.384 ns" { CNV Emulate_SDO~1 READ_end } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.384 ns" { CNV {} CNV~combout {} Emulate_SDO~1 {} READ_end {} } { 0.000ns 0.000ns 3.548ns 0.248ns } { 0.000ns 0.945ns 0.163ns 0.480ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.271 ns + " "Info: + Micro setup delay of destination is 0.271 ns" {  } { { "f20_emulateadc.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 125 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SCK destination 3.212 ns - Shortest register " "Info: - Shortest clock path from clock \"SCK\" to destination register is 3.212 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns SCK 1 CLK PIN_J6 34 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_J6; Fanout = 34; CLK Node = 'SCK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCK } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.521 ns) + CELL(0.746 ns) 3.212 ns READ_end 2 REG LC_X4_Y8_N2 4 " "Info: 2: + IC(1.521 ns) + CELL(0.746 ns) = 3.212 ns; Loc. = LC_X4_Y8_N2; Fanout = 4; REG Node = 'READ_end'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.267 ns" { SCK READ_end } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.691 ns ( 52.65 % ) " "Info: Total cell delay = 1.691 ns ( 52.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.521 ns ( 47.35 % ) " "Info: Total interconnect delay = 1.521 ns ( 47.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.212 ns" { SCK READ_end } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.212 ns" { SCK {} SCK~combout {} READ_end {} } { 0.000ns 0.000ns 1.521ns } { 0.000ns 0.945ns 0.746ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.384 ns" { CNV Emulate_SDO~1 READ_end } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.384 ns" { CNV {} CNV~combout {} Emulate_SDO~1 {} READ_end {} } { 0.000ns 0.000ns 3.548ns 0.248ns } { 0.000ns 0.945ns 0.163ns 0.480ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.212 ns" { SCK READ_end } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.212 ns" { SCK {} SCK~combout {} READ_end {} } { 0.000ns 0.000ns 1.521ns } { 0.000ns 0.945ns 0.746ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "SCK SDO SRDATA\[23\] 8.942 ns register " "Info: tco from clock \"SCK\" to destination pin \"SDO\" through register \"SRDATA\[23\]\" is 8.942 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SCK source 3.212 ns + Longest register " "Info: + Longest clock path from clock \"SCK\" to source register is 3.212 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns SCK 1 CLK PIN_J6 34 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_J6; Fanout = 34; CLK Node = 'SCK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCK } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.521 ns) + CELL(0.746 ns) 3.212 ns SRDATA\[23\] 2 REG LC_X6_Y13_N6 1 " "Info: 2: + IC(1.521 ns) + CELL(0.746 ns) = 3.212 ns; Loc. = LC_X6_Y13_N6; Fanout = 1; REG Node = 'SRDATA\[23\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.267 ns" { SCK SRDATA[23] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 147 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.691 ns ( 52.65 % ) " "Info: Total cell delay = 1.691 ns ( 52.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.521 ns ( 47.35 % ) " "Info: Total interconnect delay = 1.521 ns ( 47.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.212 ns" { SCK SRDATA[23] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.212 ns" { SCK {} SCK~combout {} SRDATA[23] {} } { 0.000ns 0.000ns 1.521ns } { 0.000ns 0.945ns 0.746ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.305 ns + " "Info: + Micro clock to output delay of source is 0.305 ns" {  } { { "f20_emulateadc.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 147 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.425 ns + Longest register pin " "Info: + Longest register to pin delay is 5.425 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SRDATA\[23\] 1 REG LC_X6_Y13_N6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X6_Y13_N6; Fanout = 1; REG Node = 'SRDATA\[23\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRDATA[23] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 147 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.542 ns) + CELL(1.883 ns) 5.425 ns SDO 2 PIN PIN_E17 0 " "Info: 2: + IC(3.542 ns) + CELL(1.883 ns) = 5.425 ns; Loc. = PIN_E17; Fanout = 0; PIN Node = 'SDO'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.425 ns" { SRDATA[23] SDO } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.883 ns ( 34.71 % ) " "Info: Total cell delay = 1.883 ns ( 34.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.542 ns ( 65.29 % ) " "Info: Total interconnect delay = 3.542 ns ( 65.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.425 ns" { SRDATA[23] SDO } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.425 ns" { SRDATA[23] {} SDO {} } { 0.000ns 3.542ns } { 0.000ns 1.883ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.212 ns" { SCK SRDATA[23] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.212 ns" { SCK {} SCK~combout {} SRDATA[23] {} } { 0.000ns 0.000ns 1.521ns } { 0.000ns 0.945ns 0.746ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.425 ns" { SRDATA[23] SDO } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.425 ns" { SRDATA[23] {} SDO {} } { 0.000ns 3.542ns } { 0.000ns 1.883ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "CNV tst_CLEAR_MOY 7.677 ns Longest " "Info: Longest tpd from source pin \"CNV\" to destination pin \"tst_CLEAR_MOY\" is 7.677 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns CNV 1 CLK PIN_J13 7 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_J13; Fanout = 7; CLK Node = 'CNV'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CNV } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.113 ns) + CELL(0.742 ns) 3.800 ns CLEAR_MOY~0 2 COMB LC_X4_Y8_N8 1 " "Info: 2: + IC(2.113 ns) + CELL(0.742 ns) = 3.800 ns; Loc. = LC_X4_Y8_N8; Fanout = 1; COMB Node = 'CLEAR_MOY~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.855 ns" { CNV CLEAR_MOY~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.994 ns) + CELL(1.883 ns) 7.677 ns tst_CLEAR_MOY 3 PIN PIN_J3 0 " "Info: 3: + IC(1.994 ns) + CELL(1.883 ns) = 7.677 ns; Loc. = PIN_J3; Fanout = 0; PIN Node = 'tst_CLEAR_MOY'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.877 ns" { CLEAR_MOY~0 tst_CLEAR_MOY } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.570 ns ( 46.50 % ) " "Info: Total cell delay = 3.570 ns ( 46.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.107 ns ( 53.50 % ) " "Info: Total interconnect delay = 4.107 ns ( 53.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.677 ns" { CNV CLEAR_MOY~0 tst_CLEAR_MOY } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.677 ns" { CNV {} CNV~combout {} CLEAR_MOY~0 {} tst_CLEAR_MOY {} } { 0.000ns 0.000ns 2.113ns 1.994ns } { 0.000ns 0.945ns 0.742ns 1.883ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "READ_end CNV SCK -1.993 ns register " "Info: th for register \"READ_end\" (data pin = \"CNV\", clock pin = \"SCK\") is -1.993 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SCK destination 3.212 ns + Longest register " "Info: + Longest clock path from clock \"SCK\" to destination register is 3.212 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns SCK 1 CLK PIN_J6 34 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_J6; Fanout = 34; CLK Node = 'SCK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCK } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.521 ns) + CELL(0.746 ns) 3.212 ns READ_end 2 REG LC_X4_Y8_N2 4 " "Info: 2: + IC(1.521 ns) + CELL(0.746 ns) = 3.212 ns; Loc. = LC_X4_Y8_N2; Fanout = 4; REG Node = 'READ_end'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.267 ns" { SCK READ_end } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.691 ns ( 52.65 % ) " "Info: Total cell delay = 1.691 ns ( 52.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.521 ns ( 47.35 % ) " "Info: Total interconnect delay = 1.521 ns ( 47.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.212 ns" { SCK READ_end } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.212 ns" { SCK {} SCK~combout {} READ_end {} } { 0.000ns 0.000ns 1.521ns } { 0.000ns 0.945ns 0.746ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.179 ns + " "Info: + Micro hold delay of destination is 0.179 ns" {  } { { "f20_emulateadc.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 125 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.384 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.384 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns CNV 1 CLK PIN_J13 7 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_J13; Fanout = 7; CLK Node = 'CNV'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CNV } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.548 ns) + CELL(0.163 ns) 4.656 ns Emulate_SDO~1 2 COMB LC_X4_Y8_N1 8 " "Info: 2: + IC(3.548 ns) + CELL(0.163 ns) = 4.656 ns; Loc. = LC_X4_Y8_N1; Fanout = 8; COMB Node = 'Emulate_SDO~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.711 ns" { CNV Emulate_SDO~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.480 ns) 5.384 ns READ_end 3 REG LC_X4_Y8_N2 4 " "Info: 3: + IC(0.248 ns) + CELL(0.480 ns) = 5.384 ns; Loc. = LC_X4_Y8_N2; Fanout = 4; REG Node = 'READ_end'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.728 ns" { Emulate_SDO~1 READ_end } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.588 ns ( 29.49 % ) " "Info: Total cell delay = 1.588 ns ( 29.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.796 ns ( 70.51 % ) " "Info: Total interconnect delay = 3.796 ns ( 70.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.384 ns" { CNV Emulate_SDO~1 READ_end } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.384 ns" { CNV {} CNV~combout {} Emulate_SDO~1 {} READ_end {} } { 0.000ns 0.000ns 3.548ns 0.248ns } { 0.000ns 0.945ns 0.163ns 0.480ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.212 ns" { SCK READ_end } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.212 ns" { SCK {} SCK~combout {} READ_end {} } { 0.000ns 0.000ns 1.521ns } { 0.000ns 0.945ns 0.746ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.384 ns" { CNV Emulate_SDO~1 READ_end } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.384 ns" { CNV {} CNV~combout {} Emulate_SDO~1 {} READ_end {} } { 0.000ns 0.000ns 3.548ns 0.248ns } { 0.000ns 0.945ns 0.163ns 0.480ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "173 " "Info: Peak virtual memory: 173 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 11 20:07:19 2024 " "Info: Processing ended: Sun Feb 11 20:07:19 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
