WARNING: [v++ 60-2507] Dispatch failed to load the system diagram library librdi_system_diagram. Diagrams will not be produced.
  **** HLS Build v2025.1 6135595
INFO: [HLS 200-2005] Using work_dir /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh 
INFO: [HLS 200-2176] Writing Vitis IDE component file /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/vitis-comp.json
INFO: [HLS 200-10] Creating and opening component '/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh'.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-2174] Applying component config ini file /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/hls_config.cfg
INFO: [HLS 200-1465] Applying config ini 'syn.file=types.h' from /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/hls_config.cfg(9)
INFO: [HLS 200-10] Adding design file '/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/types.h' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=weights.h' from /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/hls_config.cfg(10)
INFO: [HLS 200-10] Adding design file '/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/weights.h' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=mlp.cpp' from /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/hls_config.cfg(11)
INFO: [HLS 200-10] Adding design file '/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/mlp.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=biases.h' from /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/hls_config.cfg(12)
INFO: [HLS 200-10] Adding design file '/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/biases.h' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=images.h' from /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/hls_config.cfg(13)
INFO: [HLS 200-10] Adding design file '/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/images.h' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=mlp.h' from /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/hls_config.cfg(14)
INFO: [HLS 200-10] Adding design file '/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/mlp.h' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=mlp_tb.cpp' from /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/hls_config.cfg(7)
INFO: [HLS 200-10] Adding test bench file '/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/mlp_tb.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.top=nn_fpga_top' from /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/hls_config.cfg(8)
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying config ini 'part=xc7a35tcpg236-1' from /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/hls_config.cfg(5)
INFO: [HLS 200-2176] Writing Vitis IDE component file /home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/vitis-comp.json
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 3.32 seconds. CPU system time: 0.27 seconds. Elapsed time: 3.61 seconds; current allocated memory: 236.320 MB.
INFO: [HLS 200-10] Analyzing design file 'mlp.cpp' ... 
WARNING: [HLS 207-1016] unknown warning group '-Wmisleading-indentation', ignored (/home/unnath/software/Xilinx/2025.1/Vitis/common/technology/autopilot/etc/hls_sqrt_apfixed.h:16:34)
WARNING: [HLS 207-5571] unexpected pragma argument 'mul', expects function/operation (mlp.cpp:95:34)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 25.19 seconds. CPU system time: 1.38 seconds. Elapsed time: 26.81 seconds; current allocated memory: 242.340 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 26,065 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 3,092 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details (/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 2,120 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,891 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,583 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,583 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details (/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,583 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,583 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,583 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,594 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,382 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details (/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,359 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,467 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,355 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,352 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details (/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,374 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details (/home/unnath/Projects/vivado_and_vitis/final_nn_fpga_tanh/final_nn_fpga_tanh/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.63.73.82.93)' into 'fp_struct<float>::to_float() const (.60.70.79.90)' (/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:322:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const (.60.70.79.90)' into 'fp_struct<float>::to_ieee() const' (/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:346:0)
INFO: [HLS 214-178] Inlining function 'void big_mult_v3small<46, 39, 17>(ap_uint<46>, ap_uint<39>, ap_uint<(46) + (39)>&)' into 'void big_mult<46, 39>(ap_uint<46>, ap_uint<39>, ap_uint<(46) + (39)>&)' (/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:304:0)
INFO: [HLS 214-178] Inlining function 'void big_mult<46, 39>(ap_uint<46>, ap_uint<39>, ap_uint<(46) + (39)>&)' into 'void big_mult<46, 7, 39, 1>(ap_ufixed<46, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<39, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<(46) + (39), (7) + (1), (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:329:0)
INFO: [HLS 214-178] Inlining function 'void big_mult_v3small<39, 39, 17>(ap_uint<39>, ap_uint<39>, ap_uint<(39) + (39)>&)' into 'void big_mult<39, 39>(ap_uint<39>, ap_uint<39>, ap_uint<(39) + (39)>&)' (/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:304:0)
INFO: [HLS 214-178] Inlining function 'void big_mult<39, 39>(ap_uint<39>, ap_uint<39>, ap_uint<(39) + (39)>&)' into 'void big_mult<39, 0, 39, 0>(ap_ufixed<39, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<39, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<(39) + (39), (0) + (0), (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:329:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'void cordic_::hyperb_range_redux<float>(float, ap_uint<(hyperbolic_traits<float>::H_INT_MAX) + (1)>&, ap_ufixed<hyperbolic_traits<float>::N, 0, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:858:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'void cordic_::hyperb_range_redux<float>(float, ap_uint<(hyperbolic_traits<float>::H_INT_MAX) + (1)>&, ap_ufixed<hyperbolic_traits<float>::N, 0, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:858:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'void cordic_::hyperb_range_redux<float>(float, ap_uint<(hyperbolic_traits<float>::H_INT_MAX) + (1)>&, ap_ufixed<hyperbolic_traits<float>::N, 0, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:858:0)
INFO: [HLS 214-178] Inlining function 'void big_mult<46, 7, 39, 1>(ap_ufixed<46, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<39, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<(46) + (39), (7) + (1), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'void cordic_::hyperb_range_redux<float>(float, ap_uint<(hyperbolic_traits<float>::H_INT_MAX) + (1)>&, ap_ufixed<hyperbolic_traits<float>::N, 0, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:858:0)
INFO: [HLS 214-178] Inlining function 'void big_mult<39, 0, 39, 0>(ap_ufixed<39, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<39, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<(39) + (39), (0) + (0), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'void cordic_::hyperb_range_redux<float>(float, ap_uint<(hyperbolic_traits<float>::H_INT_MAX) + (1)>&, ap_ufixed<hyperbolic_traits<float>::N, 0, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:858:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'void cordic_::sinh_cosh_range_redux_cordic<float>(float, float&, float&)' (/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:906:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(unsigned int)' into 'void cordic_::sinh_cosh_range_redux_cordic<float>(float, float&, float&)' (/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:906:0)
INFO: [HLS 214-178] Inlining function 'cordic_::generic_sinh(float)' into 'hls::sinh(float)' (/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/src/c++/sinhcoshfloat.cpp:21:0)
INFO: [HLS 214-178] Inlining function 'cordic_::generic_cosh(float)' into 'hls::cosh(float)' (/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/src/c++/sinhcoshfloat.cpp:29:0)
INFO: [HLS 214-178] Inlining function 'hls::sinh(float)' into 'my_tanh(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (mlp.cpp:12:0)
INFO: [HLS 214-178] Inlining function 'hls::cosh(float)' into 'my_tanh(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' (mlp.cpp:12:0)
INFO: [HLS 214-178] Inlining function 'layer1(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'mlp_demo_predict(int)' (mlp.cpp:60:0)
INFO: [HLS 214-178] Inlining function 'layer2(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'mlp_demo_predict(int)' (mlp.cpp:60:0)
INFO: [HLS 214-178] Inlining function 'mlp_demo_predict(int)' into 'nn_fpga_top(ap_uint<4>, ap_uint<4>&)' (mlp.cpp:88:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< unknown> at /wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:236:5 
INFO: [HLS 214-376] automatically set the pipeline for Loop< unknown> at /wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:245:5 
INFO: [HLS 214-376] automatically set the pipeline for Loop< unknown> at /wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:251:5 
INFO: [HLS 214-376] automatically set the pipeline for Loop< unknown> at /wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:202:2 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_79_2> at mlp.cpp:79:22 
INFO: [HLS 214-437] Automatically disabling loop flattening for loop 'VITIS_LOOP_31_1'. (mlp.cpp:31:22)
INFO: [HLS 214-421] Automatically partitioning small array 'pp' completely based on array size. (/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:234:19)
INFO: [HLS 214-421] Automatically partitioning small array 'pps' completely based on array size. (/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:242:19)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'pp.i.i.i' due to pipeline pragma (/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:234:19)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'pp.i.i.i1' due to pipeline pragma (/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:234:19)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'pps.i.i.i' due to pipeline pragma (/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:242:19)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'pps.i.i.i2' due to pipeline pragma (/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:242:19)
INFO: [HLS 214-248] Applying array_partition to 'pp.i.i.i1': Complete partitioning on dimension 1. (/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:234:19)
INFO: [HLS 214-248] Applying array_partition to 'pps.i.i.i2': Complete partitioning on dimension 1. (/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:242:19)
INFO: [HLS 214-248] Applying array_partition to 'pp.i.i.i': Complete partitioning on dimension 1. (/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:234:19)
INFO: [HLS 214-248] Applying array_partition to 'pps.i.i.i': Complete partitioning on dimension 1. (/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_big_mult.h:242:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 15.06 seconds. CPU system time: 0.67 seconds. Elapsed time: 19.28 seconds; current allocated memory: 243.867 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 243.867 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 246.328 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'cordic_::sinh_cosh_range_redux_cordic<float>' () automatically.
WARNING: [SYNCHK 200-23] /wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_cordic.h:945: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 248.727 MB.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'cordic_::sinh_cosh_range_redux_cordic<float>' () automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/src/c++/sinhcoshfloat.cpp:21:20) in function 'my_tanh'... converting 15 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'cordic_::sinh_cosh_range_redux_cordic<float>'... converting 19 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.2 seconds; current allocated memory: 271.977 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_47_1'(mlp.cpp:47:22) and 'VITIS_LOOP_49_2'(mlp.cpp:49:26) in function 'nn_fpga_top' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_47_1' (mlp.cpp:47:22) in function 'nn_fpga_top'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.19 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.23 seconds; current allocated memory: 381.090 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'nn_fpga_top' ...
WARNING: [SYN 201-103] Legalizing function name 'hyperb_range_redux<float>_Pipeline_1' to 'hyperb_range_redux_float_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'hyperb_range_redux<float>_Pipeline_2' to 'hyperb_range_redux_float_Pipeline_2'.
WARNING: [SYN 201-103] Legalizing function name 'hyperb_range_redux<float>_Pipeline_4' to 'hyperb_range_redux_float_Pipeline_4'.
WARNING: [SYN 201-103] Legalizing function name 'hyperb_range_redux<float>_Pipeline_5' to 'hyperb_range_redux_float_Pipeline_5'.
WARNING: [SYN 201-103] Legalizing function name 'hyperb_range_redux<float>' to 'hyperb_range_redux_float_s'.
WARNING: [SYN 201-103] Legalizing function name 'sinh_cosh_range_redux_cordic<float>_Pipeline_1' to 'sinh_cosh_range_redux_cordic_float_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'sinh_cosh_range_redux_cordic<float>' to 'sinh_cosh_range_redux_cordic_float_s'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nn_fpga_top_Pipeline_VITIS_LOOP_65_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_65_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_65_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.06 seconds; current allocated memory: 381.793 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 381.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nn_fpga_top_Pipeline_VITIS_LOOP_34_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln36) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_34_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_34_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 381.801 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 381.801 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hyperb_range_redux_float_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 381.996 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 381.996 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hyperb_range_redux_float_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 382.250 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 382.250 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hyperb_range_redux_float_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 382.777 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 382.777 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hyperb_range_redux_float_Pipeline_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 383.082 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 383.082 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hyperb_range_redux_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 383.371 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 383.371 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sinh_cosh_range_redux_cordic_float_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'shl' operation 39 bit ('shl_ln225') to 'add' operation 39 bit ('add_ln101') (combination delay: 8.16875 ns) to honor II or Latency constraint in region 'Loop 1'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'shl' operation 39 bit ('shl_ln225') to 'select' operation 39 bit ('select_ln101') (combination delay: 9.208 ns) to honor II or Latency constraint in region 'Loop 1'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'shl' operation 39 bit ('shl_ln225') to 'store' operation 0 bit ('a_write_ln944') of variable 'select_ln101' on local variable 'a' (combination delay: 10.818 ns) to honor II or Latency constraint in region 'Loop 1'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
WARNING: [HLS 200-871] Estimated clock period (10.818 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'sinh_cosh_range_redux_cordic_float_Pipeline_1' consists of the following:
	'load' operation 39 bit ('a_1_load_1') on local variable 'a' [22]  (0.000 ns)
	'shl' operation 39 bit ('shl_ln225') [38]  (4.270 ns)
	'select' operation 39 bit ('y_s') [40]  (1.039 ns)
	'sub' operation 39 bit ('sub_ln101') [43]  (2.860 ns)
	'select' operation 39 bit ('select_ln101') [45]  (1.039 ns)
	'store' operation 0 bit ('a_write_ln944') of variable 'select_ln101' on local variable 'a' [67]  (1.610 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 384.547 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 384.547 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sinh_cosh_range_redux_cordic_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 385.809 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 385.809 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'my_tanh' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 387.152 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 387.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nn_fpga_top_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_49_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln51) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_47_1_VITIS_LOOP_49_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_47_1_VITIS_LOOP_49_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 387.531 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 387.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nn_fpga_top_Pipeline_VITIS_LOOP_79_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_79_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_79_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 387.762 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 387.762 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nn_fpga_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 388.180 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 388.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'nn_fpga_top_Pipeline_VITIS_LOOP_65_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'nn_fpga_top_Pipeline_VITIS_LOOP_65_1' pipeline 'VITIS_LOOP_65_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'nn_fpga_top_Pipeline_VITIS_LOOP_65_1'.
INFO: [RTMG 210-279] Implementing memory 'nn_fpga_top_nn_fpga_top_Pipeline_VITIS_LOOP_65_1_test_images_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 388.766 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'nn_fpga_top_Pipeline_VITIS_LOOP_34_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'nn_fpga_top_Pipeline_VITIS_LOOP_34_2' pipeline 'VITIS_LOOP_34_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10s_8s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'nn_fpga_top_Pipeline_VITIS_LOOP_34_2'.
INFO: [RTMG 210-279] Implementing memory 'nn_fpga_top_nn_fpga_top_Pipeline_VITIS_LOOP_34_2_W1_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 397.922 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hyperb_range_redux_float_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hyperb_range_redux_float_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_46ns_40ns_56_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hyperb_range_redux_float_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 397.922 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hyperb_range_redux_float_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hyperb_range_redux_float_Pipeline_2' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'hyperb_range_redux_float_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 397.922 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hyperb_range_redux_float_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hyperb_range_redux_float_Pipeline_4' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_39ns_40ns_56_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hyperb_range_redux_float_Pipeline_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 397.922 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hyperb_range_redux_float_Pipeline_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hyperb_range_redux_float_Pipeline_5' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'hyperb_range_redux_float_Pipeline_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 397.922 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hyperb_range_redux_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'hyperb_range_redux_float_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 397.922 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sinh_cosh_range_redux_cordic_float_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'sinh_cosh_range_redux_cordic_float_Pipeline_1_cordic_hyperb_table_128_ROM_AUTO_1R' to 'sinh_cosh_range_redux_cordic_float_Pipeline_1_cordic_hyperb_table_128_ROM_AUTbkb' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sinh_cosh_range_redux_cordic_float_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sinh_cosh_range_redux_cordic_float_Pipeline_1'.
INFO: [RTMG 210-279] Implementing memory 'nn_fpga_top_sinh_cosh_range_redux_cordic_float_Pipeline_1_cordic_hyperb_table_128_ROM_AUTbkb' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 397.922 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sinh_cosh_range_redux_cordic_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'bitselect_1ns_39ns_6ns_1_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ctlz_39_39_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sinh_cosh_range_redux_cordic_float_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 398.406 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'my_tanh' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'ctlz_16_16_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sdiv_24ns_16s_16_28_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_3_16_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'my_tanh'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 403.113 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'nn_fpga_top_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_49_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'nn_fpga_top_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_49_2' pipeline 'VITIS_LOOP_47_1_VITIS_LOOP_49_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_9s_24ns_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'nn_fpga_top_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_49_2'.
INFO: [RTMG 210-279] Implementing memory 'nn_fpga_top_nn_fpga_top_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_49_2_W2_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nn_fpga_top_nn_fpga_top_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_49_2_B2_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 407.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'nn_fpga_top_Pipeline_VITIS_LOOP_79_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'nn_fpga_top_Pipeline_VITIS_LOOP_79_2' pipeline 'VITIS_LOOP_79_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'nn_fpga_top_Pipeline_VITIS_LOOP_79_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 409.176 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'nn_fpga_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_fpga_top/image_idx' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_fpga_top/led_out' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'led_out' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'nn_fpga_top' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_11ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'nn_fpga_top'.
INFO: [RTMG 210-279] Implementing memory 'nn_fpga_top_B1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'nn_fpga_top_output_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'nn_fpga_top_image_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'nn_fpga_top_h1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 410.152 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.17 seconds; current allocated memory: 412.895 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.38 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.42 seconds; current allocated memory: 420.770 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for nn_fpga_top.
INFO: [VLOG 209-307] Generating Verilog RTL for nn_fpga_top.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 92.44 MHz
INFO: [HLS 200-112] Total CPU user time: 45.73 seconds. Total CPU system time: 2.5 seconds. Total elapsed time: 52.13 seconds; peak allocated memory: 420.770 MB.
INFO: [v++ 60-791] Total elapsed time: 0h 0m 55s
