#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_00000121f37ef350 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v00000121f3862a70_0 .net "PC", 31 0, v00000121f3827c50_0;  1 drivers
v00000121f3864190_0 .var "clk", 0 0;
v00000121f38629d0_0 .net "clkout", 0 0, L_00000121f38658e0;  1 drivers
v00000121f38635b0_0 .net "cycles_consumed", 31 0, v00000121f3863830_0;  1 drivers
v00000121f38633d0_0 .var "rst", 0 0;
S_00000121f3795d40 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_00000121f37ef350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_00000121f3802030 .param/l "RType" 0 4 2, C4<000000>;
P_00000121f3802068 .param/l "add" 0 4 5, C4<100000>;
P_00000121f38020a0 .param/l "addi" 0 4 8, C4<001000>;
P_00000121f38020d8 .param/l "addu" 0 4 5, C4<100001>;
P_00000121f3802110 .param/l "and_" 0 4 5, C4<100100>;
P_00000121f3802148 .param/l "andi" 0 4 8, C4<001100>;
P_00000121f3802180 .param/l "beq" 0 4 10, C4<000100>;
P_00000121f38021b8 .param/l "bne" 0 4 10, C4<000101>;
P_00000121f38021f0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000121f3802228 .param/l "j" 0 4 12, C4<000010>;
P_00000121f3802260 .param/l "jal" 0 4 12, C4<000011>;
P_00000121f3802298 .param/l "jr" 0 4 6, C4<001000>;
P_00000121f38022d0 .param/l "lw" 0 4 8, C4<100011>;
P_00000121f3802308 .param/l "nor_" 0 4 5, C4<100111>;
P_00000121f3802340 .param/l "or_" 0 4 5, C4<100101>;
P_00000121f3802378 .param/l "ori" 0 4 8, C4<001101>;
P_00000121f38023b0 .param/l "sgt" 0 4 6, C4<101011>;
P_00000121f38023e8 .param/l "sll" 0 4 6, C4<000000>;
P_00000121f3802420 .param/l "slt" 0 4 5, C4<101010>;
P_00000121f3802458 .param/l "slti" 0 4 8, C4<101010>;
P_00000121f3802490 .param/l "srl" 0 4 6, C4<000010>;
P_00000121f38024c8 .param/l "sub" 0 4 5, C4<100010>;
P_00000121f3802500 .param/l "subu" 0 4 5, C4<100011>;
P_00000121f3802538 .param/l "sw" 0 4 8, C4<101011>;
P_00000121f3802570 .param/l "xor_" 0 4 5, C4<100110>;
P_00000121f38025a8 .param/l "xori" 0 4 8, C4<001110>;
L_00000121f3865870 .functor NOT 1, v00000121f38633d0_0, C4<0>, C4<0>, C4<0>;
L_00000121f3865640 .functor NOT 1, v00000121f38633d0_0, C4<0>, C4<0>, C4<0>;
L_00000121f3865b10 .functor NOT 1, v00000121f38633d0_0, C4<0>, C4<0>, C4<0>;
L_00000121f38656b0 .functor NOT 1, v00000121f38633d0_0, C4<0>, C4<0>, C4<0>;
L_00000121f3865720 .functor NOT 1, v00000121f38633d0_0, C4<0>, C4<0>, C4<0>;
L_00000121f3865c60 .functor NOT 1, v00000121f38633d0_0, C4<0>, C4<0>, C4<0>;
L_00000121f38659c0 .functor NOT 1, v00000121f38633d0_0, C4<0>, C4<0>, C4<0>;
L_00000121f3865090 .functor NOT 1, v00000121f38633d0_0, C4<0>, C4<0>, C4<0>;
L_00000121f38658e0 .functor OR 1, v00000121f3864190_0, v00000121f37f92b0_0, C4<0>, C4<0>;
L_00000121f3864ed0 .functor OR 1, L_00000121f38aea30, L_00000121f38af1b0, C4<0>, C4<0>;
L_00000121f3865b80 .functor AND 1, L_00000121f38af2f0, L_00000121f38ae990, C4<1>, C4<1>;
L_00000121f3865800 .functor NOT 1, v00000121f38633d0_0, C4<0>, C4<0>, C4<0>;
L_00000121f3864f40 .functor OR 1, L_00000121f38ae7b0, L_00000121f38ae850, C4<0>, C4<0>;
L_00000121f3865950 .functor OR 1, L_00000121f3864f40, L_00000121f38af110, C4<0>, C4<0>;
L_00000121f3864fb0 .functor OR 1, L_00000121f38aee90, L_00000121f38c42e0, C4<0>, C4<0>;
L_00000121f3865330 .functor AND 1, L_00000121f38aedf0, L_00000121f3864fb0, C4<1>, C4<1>;
L_00000121f3865020 .functor OR 1, L_00000121f38c5960, L_00000121f38c58c0, C4<0>, C4<0>;
L_00000121f3865aa0 .functor AND 1, L_00000121f38c3fc0, L_00000121f3865020, C4<1>, C4<1>;
L_00000121f3865cd0 .functor NOT 1, L_00000121f38658e0, C4<0>, C4<0>, C4<0>;
v00000121f3827e30_0 .net "ALUOp", 3 0, v00000121f37fa1b0_0;  1 drivers
v00000121f3827ed0_0 .net "ALUResult", 31 0, v00000121f3826e90_0;  1 drivers
v00000121f3828010_0 .net "ALUSrc", 0 0, v00000121f37fa390_0;  1 drivers
v00000121f382e040_0 .net "ALUin2", 31 0, L_00000121f38c4e20;  1 drivers
v00000121f382da00_0 .net "MemReadEn", 0 0, v00000121f37f9170_0;  1 drivers
v00000121f382d280_0 .net "MemWriteEn", 0 0, v00000121f37fae30_0;  1 drivers
v00000121f382d000_0 .net "MemtoReg", 0 0, v00000121f37fa430_0;  1 drivers
v00000121f382dfa0_0 .net "PC", 31 0, v00000121f3827c50_0;  alias, 1 drivers
v00000121f382cc40_0 .net "PCPlus1", 31 0, L_00000121f38af9d0;  1 drivers
v00000121f382d1e0_0 .net "PCsrc", 0 0, v00000121f3826a30_0;  1 drivers
v00000121f382daa0_0 .net "RegDst", 0 0, v00000121f37fa110_0;  1 drivers
v00000121f382d6e0_0 .net "RegWriteEn", 0 0, v00000121f37f9670_0;  1 drivers
v00000121f382db40_0 .net "WriteRegister", 4 0, L_00000121f38ae490;  1 drivers
v00000121f382cce0_0 .net *"_ivl_0", 0 0, L_00000121f3865870;  1 drivers
L_00000121f3865ee0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000121f382dc80_0 .net/2u *"_ivl_10", 4 0, L_00000121f3865ee0;  1 drivers
L_00000121f38662d0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000121f382cba0_0 .net *"_ivl_101", 15 0, L_00000121f38662d0;  1 drivers
v00000121f382e220_0 .net *"_ivl_102", 31 0, L_00000121f38af430;  1 drivers
L_00000121f3866318 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000121f382dbe0_0 .net *"_ivl_105", 25 0, L_00000121f3866318;  1 drivers
L_00000121f3866360 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000121f382de60_0 .net/2u *"_ivl_106", 31 0, L_00000121f3866360;  1 drivers
v00000121f382e0e0_0 .net *"_ivl_108", 0 0, L_00000121f38af2f0;  1 drivers
L_00000121f38663a8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v00000121f382d500_0 .net/2u *"_ivl_110", 5 0, L_00000121f38663a8;  1 drivers
v00000121f382d960_0 .net *"_ivl_112", 0 0, L_00000121f38ae990;  1 drivers
v00000121f382e540_0 .net *"_ivl_115", 0 0, L_00000121f3865b80;  1 drivers
v00000121f382dd20_0 .net *"_ivl_116", 47 0, L_00000121f38afc50;  1 drivers
L_00000121f38663f0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000121f382e720_0 .net *"_ivl_119", 15 0, L_00000121f38663f0;  1 drivers
L_00000121f3865f28 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000121f382e360_0 .net/2u *"_ivl_12", 5 0, L_00000121f3865f28;  1 drivers
v00000121f382e180_0 .net *"_ivl_120", 47 0, L_00000121f38ae350;  1 drivers
L_00000121f3866438 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000121f382c920_0 .net *"_ivl_123", 15 0, L_00000121f3866438;  1 drivers
v00000121f382ddc0_0 .net *"_ivl_125", 0 0, L_00000121f38ae170;  1 drivers
v00000121f382c9c0_0 .net *"_ivl_126", 31 0, L_00000121f38af570;  1 drivers
v00000121f382d320_0 .net *"_ivl_128", 47 0, L_00000121f38ae030;  1 drivers
v00000121f382ce20_0 .net *"_ivl_130", 47 0, L_00000121f38aead0;  1 drivers
v00000121f382d3c0_0 .net *"_ivl_132", 47 0, L_00000121f38afb10;  1 drivers
v00000121f382d0a0_0 .net *"_ivl_134", 47 0, L_00000121f38ae3f0;  1 drivers
v00000121f382d460_0 .net *"_ivl_14", 0 0, L_00000121f3864550;  1 drivers
v00000121f382d5a0_0 .net *"_ivl_140", 0 0, L_00000121f3865800;  1 drivers
L_00000121f38664c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000121f382e2c0_0 .net/2u *"_ivl_142", 31 0, L_00000121f38664c8;  1 drivers
L_00000121f38665a0 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v00000121f382cd80_0 .net/2u *"_ivl_146", 5 0, L_00000121f38665a0;  1 drivers
v00000121f382d820_0 .net *"_ivl_148", 0 0, L_00000121f38ae7b0;  1 drivers
L_00000121f38665e8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v00000121f382cec0_0 .net/2u *"_ivl_150", 5 0, L_00000121f38665e8;  1 drivers
v00000121f382d640_0 .net *"_ivl_152", 0 0, L_00000121f38ae850;  1 drivers
v00000121f382df00_0 .net *"_ivl_155", 0 0, L_00000121f3864f40;  1 drivers
L_00000121f3866630 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v00000121f382cf60_0 .net/2u *"_ivl_156", 5 0, L_00000121f3866630;  1 drivers
v00000121f382e400_0 .net *"_ivl_158", 0 0, L_00000121f38af110;  1 drivers
L_00000121f3865f70 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v00000121f382d8c0_0 .net/2u *"_ivl_16", 4 0, L_00000121f3865f70;  1 drivers
v00000121f382d140_0 .net *"_ivl_161", 0 0, L_00000121f3865950;  1 drivers
L_00000121f3866678 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000121f382d780_0 .net/2u *"_ivl_162", 15 0, L_00000121f3866678;  1 drivers
v00000121f382e4a0_0 .net *"_ivl_164", 31 0, L_00000121f38ae8f0;  1 drivers
v00000121f382e5e0_0 .net *"_ivl_167", 0 0, L_00000121f38aec10;  1 drivers
v00000121f382e680_0 .net *"_ivl_168", 15 0, L_00000121f38af250;  1 drivers
v00000121f382ca60_0 .net *"_ivl_170", 31 0, L_00000121f38aecb0;  1 drivers
v00000121f382e7c0_0 .net *"_ivl_174", 31 0, L_00000121f38aed50;  1 drivers
L_00000121f38666c0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000121f382cb00_0 .net *"_ivl_177", 25 0, L_00000121f38666c0;  1 drivers
L_00000121f3866708 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000121f3861820_0 .net/2u *"_ivl_178", 31 0, L_00000121f3866708;  1 drivers
v00000121f3860b00_0 .net *"_ivl_180", 0 0, L_00000121f38aedf0;  1 drivers
L_00000121f3866750 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000121f3861d20_0 .net/2u *"_ivl_182", 5 0, L_00000121f3866750;  1 drivers
v00000121f3862540_0 .net *"_ivl_184", 0 0, L_00000121f38aee90;  1 drivers
L_00000121f3866798 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000121f3861140_0 .net/2u *"_ivl_186", 5 0, L_00000121f3866798;  1 drivers
v00000121f3860d80_0 .net *"_ivl_188", 0 0, L_00000121f38c42e0;  1 drivers
v00000121f3862360_0 .net *"_ivl_19", 4 0, L_00000121f3862d90;  1 drivers
v00000121f3862400_0 .net *"_ivl_191", 0 0, L_00000121f3864fb0;  1 drivers
v00000121f38624a0_0 .net *"_ivl_193", 0 0, L_00000121f3865330;  1 drivers
L_00000121f38667e0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000121f3861000_0 .net/2u *"_ivl_194", 5 0, L_00000121f38667e0;  1 drivers
v00000121f3861280_0 .net *"_ivl_196", 0 0, L_00000121f38c4b00;  1 drivers
L_00000121f3866828 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000121f38613c0_0 .net/2u *"_ivl_198", 31 0, L_00000121f3866828;  1 drivers
L_00000121f3865e98 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000121f3861fa0_0 .net/2u *"_ivl_2", 5 0, L_00000121f3865e98;  1 drivers
v00000121f3861320_0 .net *"_ivl_20", 4 0, L_00000121f3862b10;  1 drivers
v00000121f38606a0_0 .net *"_ivl_200", 31 0, L_00000121f38c5320;  1 drivers
v00000121f38611e0_0 .net *"_ivl_204", 31 0, L_00000121f38c53c0;  1 drivers
L_00000121f3866870 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000121f3860740_0 .net *"_ivl_207", 25 0, L_00000121f3866870;  1 drivers
L_00000121f38668b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000121f38607e0_0 .net/2u *"_ivl_208", 31 0, L_00000121f38668b8;  1 drivers
v00000121f3861a00_0 .net *"_ivl_210", 0 0, L_00000121f38c3fc0;  1 drivers
L_00000121f3866900 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000121f3860880_0 .net/2u *"_ivl_212", 5 0, L_00000121f3866900;  1 drivers
v00000121f3860ce0_0 .net *"_ivl_214", 0 0, L_00000121f38c5960;  1 drivers
L_00000121f3866948 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000121f38609c0_0 .net/2u *"_ivl_216", 5 0, L_00000121f3866948;  1 drivers
v00000121f3860920_0 .net *"_ivl_218", 0 0, L_00000121f38c58c0;  1 drivers
v00000121f3860a60_0 .net *"_ivl_221", 0 0, L_00000121f3865020;  1 drivers
v00000121f3861500_0 .net *"_ivl_223", 0 0, L_00000121f3865aa0;  1 drivers
L_00000121f3866990 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000121f3860ba0_0 .net/2u *"_ivl_224", 5 0, L_00000121f3866990;  1 drivers
v00000121f3861c80_0 .net *"_ivl_226", 0 0, L_00000121f38c4f60;  1 drivers
v00000121f3861780_0 .net *"_ivl_228", 31 0, L_00000121f38c5a00;  1 drivers
v00000121f38615a0_0 .net *"_ivl_24", 0 0, L_00000121f3865b10;  1 drivers
L_00000121f3865fb8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000121f3861460_0 .net/2u *"_ivl_26", 4 0, L_00000121f3865fb8;  1 drivers
v00000121f3860c40_0 .net *"_ivl_29", 4 0, L_00000121f3862bb0;  1 drivers
v00000121f3861e60_0 .net *"_ivl_32", 0 0, L_00000121f38656b0;  1 drivers
L_00000121f3866000 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000121f3860e20_0 .net/2u *"_ivl_34", 4 0, L_00000121f3866000;  1 drivers
v00000121f3861640_0 .net *"_ivl_37", 4 0, L_00000121f38636f0;  1 drivers
v00000121f38616e0_0 .net *"_ivl_40", 0 0, L_00000121f3865720;  1 drivers
L_00000121f3866048 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000121f3860ec0_0 .net/2u *"_ivl_42", 15 0, L_00000121f3866048;  1 drivers
v00000121f3860f60_0 .net *"_ivl_45", 15 0, L_00000121f38aef30;  1 drivers
v00000121f3862180_0 .net *"_ivl_48", 0 0, L_00000121f3865c60;  1 drivers
v00000121f3862040_0 .net *"_ivl_5", 5 0, L_00000121f3863510;  1 drivers
L_00000121f3866090 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000121f38610a0_0 .net/2u *"_ivl_50", 36 0, L_00000121f3866090;  1 drivers
L_00000121f38660d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000121f38618c0_0 .net/2u *"_ivl_52", 31 0, L_00000121f38660d8;  1 drivers
v00000121f3861dc0_0 .net *"_ivl_55", 4 0, L_00000121f38af890;  1 drivers
v00000121f3861960_0 .net *"_ivl_56", 36 0, L_00000121f38af7f0;  1 drivers
v00000121f3861aa0_0 .net *"_ivl_58", 36 0, L_00000121f38afa70;  1 drivers
v00000121f3861b40_0 .net *"_ivl_62", 0 0, L_00000121f38659c0;  1 drivers
L_00000121f3866120 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000121f3861be0_0 .net/2u *"_ivl_64", 5 0, L_00000121f3866120;  1 drivers
v00000121f3861f00_0 .net *"_ivl_67", 5 0, L_00000121f38aefd0;  1 drivers
v00000121f38620e0_0 .net *"_ivl_70", 0 0, L_00000121f3865090;  1 drivers
L_00000121f3866168 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000121f3862220_0 .net/2u *"_ivl_72", 57 0, L_00000121f3866168;  1 drivers
L_00000121f38661b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000121f38622c0_0 .net/2u *"_ivl_74", 31 0, L_00000121f38661b0;  1 drivers
v00000121f3863d30_0 .net *"_ivl_77", 25 0, L_00000121f38af930;  1 drivers
v00000121f3862ed0_0 .net *"_ivl_78", 57 0, L_00000121f38afd90;  1 drivers
v00000121f3862e30_0 .net *"_ivl_8", 0 0, L_00000121f3865640;  1 drivers
v00000121f3862cf0_0 .net *"_ivl_80", 57 0, L_00000121f38af070;  1 drivers
L_00000121f38661f8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000121f38631f0_0 .net/2u *"_ivl_84", 31 0, L_00000121f38661f8;  1 drivers
L_00000121f3866240 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000121f3862890_0 .net/2u *"_ivl_88", 5 0, L_00000121f3866240;  1 drivers
v00000121f38638d0_0 .net *"_ivl_90", 0 0, L_00000121f38aea30;  1 drivers
L_00000121f3866288 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000121f38642d0_0 .net/2u *"_ivl_92", 5 0, L_00000121f3866288;  1 drivers
v00000121f3862930_0 .net *"_ivl_94", 0 0, L_00000121f38af1b0;  1 drivers
v00000121f3863790_0 .net *"_ivl_97", 0 0, L_00000121f3864ed0;  1 drivers
v00000121f3863e70_0 .net *"_ivl_98", 47 0, L_00000121f38adef0;  1 drivers
v00000121f38626b0_0 .net "adderResult", 31 0, L_00000121f38afbb0;  1 drivers
v00000121f3863ab0_0 .net "address", 31 0, L_00000121f38ae2b0;  1 drivers
v00000121f3862750_0 .net "clk", 0 0, L_00000121f38658e0;  alias, 1 drivers
v00000121f3863830_0 .var "cycles_consumed", 31 0;
v00000121f3863dd0_0 .net "extImm", 31 0, L_00000121f38af390;  1 drivers
v00000121f3864230_0 .net "funct", 5 0, L_00000121f38af750;  1 drivers
v00000121f3864370_0 .net "hlt", 0 0, v00000121f37f92b0_0;  1 drivers
v00000121f3863c90_0 .net "imm", 15 0, L_00000121f38af4d0;  1 drivers
v00000121f3863bf0_0 .net "immediate", 31 0, L_00000121f38c5d20;  1 drivers
v00000121f38640f0_0 .net "input_clk", 0 0, v00000121f3864190_0;  1 drivers
v00000121f38630b0_0 .net "instruction", 31 0, L_00000121f38ae210;  1 drivers
v00000121f38627f0_0 .net "memoryReadData", 31 0, v00000121f3827250_0;  1 drivers
v00000121f3863150_0 .net "nextPC", 31 0, L_00000121f38afcf0;  1 drivers
v00000121f38644b0_0 .net "opcode", 5 0, L_00000121f3863650;  1 drivers
v00000121f3863970_0 .net "rd", 4 0, L_00000121f3862f70;  1 drivers
v00000121f3863290_0 .net "readData1", 31 0, L_00000121f3865bf0;  1 drivers
v00000121f3863470_0 .net "readData1_w", 31 0, L_00000121f38c5640;  1 drivers
v00000121f3863f10_0 .net "readData2", 31 0, L_00000121f3865db0;  1 drivers
v00000121f3862c50_0 .net "rs", 4 0, L_00000121f3863010;  1 drivers
v00000121f3863330_0 .net "rst", 0 0, v00000121f38633d0_0;  1 drivers
v00000121f3863b50_0 .net "rt", 4 0, L_00000121f38ae0d0;  1 drivers
v00000121f3863fb0_0 .net "shamt", 31 0, L_00000121f38af6b0;  1 drivers
v00000121f3863a10_0 .net "wire_instruction", 31 0, L_00000121f3865790;  1 drivers
v00000121f3864410_0 .net "writeData", 31 0, L_00000121f38c5aa0;  1 drivers
v00000121f3864050_0 .net "zero", 0 0, L_00000121f38c5460;  1 drivers
L_00000121f3863510 .part L_00000121f38ae210, 26, 6;
L_00000121f3863650 .functor MUXZ 6, L_00000121f3863510, L_00000121f3865e98, L_00000121f3865870, C4<>;
L_00000121f3864550 .cmp/eq 6, L_00000121f3863650, L_00000121f3865f28;
L_00000121f3862d90 .part L_00000121f38ae210, 11, 5;
L_00000121f3862b10 .functor MUXZ 5, L_00000121f3862d90, L_00000121f3865f70, L_00000121f3864550, C4<>;
L_00000121f3862f70 .functor MUXZ 5, L_00000121f3862b10, L_00000121f3865ee0, L_00000121f3865640, C4<>;
L_00000121f3862bb0 .part L_00000121f38ae210, 21, 5;
L_00000121f3863010 .functor MUXZ 5, L_00000121f3862bb0, L_00000121f3865fb8, L_00000121f3865b10, C4<>;
L_00000121f38636f0 .part L_00000121f38ae210, 16, 5;
L_00000121f38ae0d0 .functor MUXZ 5, L_00000121f38636f0, L_00000121f3866000, L_00000121f38656b0, C4<>;
L_00000121f38aef30 .part L_00000121f38ae210, 0, 16;
L_00000121f38af4d0 .functor MUXZ 16, L_00000121f38aef30, L_00000121f3866048, L_00000121f3865720, C4<>;
L_00000121f38af890 .part L_00000121f38ae210, 6, 5;
L_00000121f38af7f0 .concat [ 5 32 0 0], L_00000121f38af890, L_00000121f38660d8;
L_00000121f38afa70 .functor MUXZ 37, L_00000121f38af7f0, L_00000121f3866090, L_00000121f3865c60, C4<>;
L_00000121f38af6b0 .part L_00000121f38afa70, 0, 32;
L_00000121f38aefd0 .part L_00000121f38ae210, 0, 6;
L_00000121f38af750 .functor MUXZ 6, L_00000121f38aefd0, L_00000121f3866120, L_00000121f38659c0, C4<>;
L_00000121f38af930 .part L_00000121f38ae210, 0, 26;
L_00000121f38afd90 .concat [ 26 32 0 0], L_00000121f38af930, L_00000121f38661b0;
L_00000121f38af070 .functor MUXZ 58, L_00000121f38afd90, L_00000121f3866168, L_00000121f3865090, C4<>;
L_00000121f38ae2b0 .part L_00000121f38af070, 0, 32;
L_00000121f38af9d0 .arith/sum 32, v00000121f3827c50_0, L_00000121f38661f8;
L_00000121f38aea30 .cmp/eq 6, L_00000121f3863650, L_00000121f3866240;
L_00000121f38af1b0 .cmp/eq 6, L_00000121f3863650, L_00000121f3866288;
L_00000121f38adef0 .concat [ 32 16 0 0], L_00000121f38ae2b0, L_00000121f38662d0;
L_00000121f38af430 .concat [ 6 26 0 0], L_00000121f3863650, L_00000121f3866318;
L_00000121f38af2f0 .cmp/eq 32, L_00000121f38af430, L_00000121f3866360;
L_00000121f38ae990 .cmp/eq 6, L_00000121f38af750, L_00000121f38663a8;
L_00000121f38afc50 .concat [ 32 16 0 0], L_00000121f3865bf0, L_00000121f38663f0;
L_00000121f38ae350 .concat [ 32 16 0 0], v00000121f3827c50_0, L_00000121f3866438;
L_00000121f38ae170 .part L_00000121f38af4d0, 15, 1;
LS_00000121f38af570_0_0 .concat [ 1 1 1 1], L_00000121f38ae170, L_00000121f38ae170, L_00000121f38ae170, L_00000121f38ae170;
LS_00000121f38af570_0_4 .concat [ 1 1 1 1], L_00000121f38ae170, L_00000121f38ae170, L_00000121f38ae170, L_00000121f38ae170;
LS_00000121f38af570_0_8 .concat [ 1 1 1 1], L_00000121f38ae170, L_00000121f38ae170, L_00000121f38ae170, L_00000121f38ae170;
LS_00000121f38af570_0_12 .concat [ 1 1 1 1], L_00000121f38ae170, L_00000121f38ae170, L_00000121f38ae170, L_00000121f38ae170;
LS_00000121f38af570_0_16 .concat [ 1 1 1 1], L_00000121f38ae170, L_00000121f38ae170, L_00000121f38ae170, L_00000121f38ae170;
LS_00000121f38af570_0_20 .concat [ 1 1 1 1], L_00000121f38ae170, L_00000121f38ae170, L_00000121f38ae170, L_00000121f38ae170;
LS_00000121f38af570_0_24 .concat [ 1 1 1 1], L_00000121f38ae170, L_00000121f38ae170, L_00000121f38ae170, L_00000121f38ae170;
LS_00000121f38af570_0_28 .concat [ 1 1 1 1], L_00000121f38ae170, L_00000121f38ae170, L_00000121f38ae170, L_00000121f38ae170;
LS_00000121f38af570_1_0 .concat [ 4 4 4 4], LS_00000121f38af570_0_0, LS_00000121f38af570_0_4, LS_00000121f38af570_0_8, LS_00000121f38af570_0_12;
LS_00000121f38af570_1_4 .concat [ 4 4 4 4], LS_00000121f38af570_0_16, LS_00000121f38af570_0_20, LS_00000121f38af570_0_24, LS_00000121f38af570_0_28;
L_00000121f38af570 .concat [ 16 16 0 0], LS_00000121f38af570_1_0, LS_00000121f38af570_1_4;
L_00000121f38ae030 .concat [ 16 32 0 0], L_00000121f38af4d0, L_00000121f38af570;
L_00000121f38aead0 .arith/sum 48, L_00000121f38ae350, L_00000121f38ae030;
L_00000121f38afb10 .functor MUXZ 48, L_00000121f38aead0, L_00000121f38afc50, L_00000121f3865b80, C4<>;
L_00000121f38ae3f0 .functor MUXZ 48, L_00000121f38afb10, L_00000121f38adef0, L_00000121f3864ed0, C4<>;
L_00000121f38afbb0 .part L_00000121f38ae3f0, 0, 32;
L_00000121f38afcf0 .functor MUXZ 32, L_00000121f38af9d0, L_00000121f38afbb0, v00000121f3826a30_0, C4<>;
L_00000121f38ae210 .functor MUXZ 32, L_00000121f3865790, L_00000121f38664c8, L_00000121f3865800, C4<>;
L_00000121f38ae7b0 .cmp/eq 6, L_00000121f3863650, L_00000121f38665a0;
L_00000121f38ae850 .cmp/eq 6, L_00000121f3863650, L_00000121f38665e8;
L_00000121f38af110 .cmp/eq 6, L_00000121f3863650, L_00000121f3866630;
L_00000121f38ae8f0 .concat [ 16 16 0 0], L_00000121f38af4d0, L_00000121f3866678;
L_00000121f38aec10 .part L_00000121f38af4d0, 15, 1;
LS_00000121f38af250_0_0 .concat [ 1 1 1 1], L_00000121f38aec10, L_00000121f38aec10, L_00000121f38aec10, L_00000121f38aec10;
LS_00000121f38af250_0_4 .concat [ 1 1 1 1], L_00000121f38aec10, L_00000121f38aec10, L_00000121f38aec10, L_00000121f38aec10;
LS_00000121f38af250_0_8 .concat [ 1 1 1 1], L_00000121f38aec10, L_00000121f38aec10, L_00000121f38aec10, L_00000121f38aec10;
LS_00000121f38af250_0_12 .concat [ 1 1 1 1], L_00000121f38aec10, L_00000121f38aec10, L_00000121f38aec10, L_00000121f38aec10;
L_00000121f38af250 .concat [ 4 4 4 4], LS_00000121f38af250_0_0, LS_00000121f38af250_0_4, LS_00000121f38af250_0_8, LS_00000121f38af250_0_12;
L_00000121f38aecb0 .concat [ 16 16 0 0], L_00000121f38af4d0, L_00000121f38af250;
L_00000121f38af390 .functor MUXZ 32, L_00000121f38aecb0, L_00000121f38ae8f0, L_00000121f3865950, C4<>;
L_00000121f38aed50 .concat [ 6 26 0 0], L_00000121f3863650, L_00000121f38666c0;
L_00000121f38aedf0 .cmp/eq 32, L_00000121f38aed50, L_00000121f3866708;
L_00000121f38aee90 .cmp/eq 6, L_00000121f38af750, L_00000121f3866750;
L_00000121f38c42e0 .cmp/eq 6, L_00000121f38af750, L_00000121f3866798;
L_00000121f38c4b00 .cmp/eq 6, L_00000121f3863650, L_00000121f38667e0;
L_00000121f38c5320 .functor MUXZ 32, L_00000121f38af390, L_00000121f3866828, L_00000121f38c4b00, C4<>;
L_00000121f38c5d20 .functor MUXZ 32, L_00000121f38c5320, L_00000121f38af6b0, L_00000121f3865330, C4<>;
L_00000121f38c53c0 .concat [ 6 26 0 0], L_00000121f3863650, L_00000121f3866870;
L_00000121f38c3fc0 .cmp/eq 32, L_00000121f38c53c0, L_00000121f38668b8;
L_00000121f38c5960 .cmp/eq 6, L_00000121f38af750, L_00000121f3866900;
L_00000121f38c58c0 .cmp/eq 6, L_00000121f38af750, L_00000121f3866948;
L_00000121f38c4f60 .cmp/eq 6, L_00000121f3863650, L_00000121f3866990;
L_00000121f38c5a00 .functor MUXZ 32, L_00000121f3865bf0, v00000121f3827c50_0, L_00000121f38c4f60, C4<>;
L_00000121f38c5640 .functor MUXZ 32, L_00000121f38c5a00, L_00000121f3865db0, L_00000121f3865aa0, C4<>;
S_00000121f3795ed0 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_00000121f3795d40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000121f37e6860 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_00000121f3865a30 .functor NOT 1, v00000121f37fa390_0, C4<0>, C4<0>, C4<0>;
v00000121f37fa930_0 .net *"_ivl_0", 0 0, L_00000121f3865a30;  1 drivers
v00000121f37f9850_0 .net "in1", 31 0, L_00000121f3865db0;  alias, 1 drivers
v00000121f37f9df0_0 .net "in2", 31 0, L_00000121f38c5d20;  alias, 1 drivers
v00000121f37f9ad0_0 .net "out", 31 0, L_00000121f38c4e20;  alias, 1 drivers
v00000121f37f9fd0_0 .net "s", 0 0, v00000121f37fa390_0;  alias, 1 drivers
L_00000121f38c4e20 .functor MUXZ 32, L_00000121f38c5d20, L_00000121f3865db0, L_00000121f3865a30, C4<>;
S_00000121f37269c0 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_00000121f3795d40;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_00000121f38252d0 .param/l "RType" 0 4 2, C4<000000>;
P_00000121f3825308 .param/l "add" 0 4 5, C4<100000>;
P_00000121f3825340 .param/l "addi" 0 4 8, C4<001000>;
P_00000121f3825378 .param/l "addu" 0 4 5, C4<100001>;
P_00000121f38253b0 .param/l "and_" 0 4 5, C4<100100>;
P_00000121f38253e8 .param/l "andi" 0 4 8, C4<001100>;
P_00000121f3825420 .param/l "beq" 0 4 10, C4<000100>;
P_00000121f3825458 .param/l "bne" 0 4 10, C4<000101>;
P_00000121f3825490 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000121f38254c8 .param/l "j" 0 4 12, C4<000010>;
P_00000121f3825500 .param/l "jal" 0 4 12, C4<000011>;
P_00000121f3825538 .param/l "jr" 0 4 6, C4<001000>;
P_00000121f3825570 .param/l "lw" 0 4 8, C4<100011>;
P_00000121f38255a8 .param/l "nor_" 0 4 5, C4<100111>;
P_00000121f38255e0 .param/l "or_" 0 4 5, C4<100101>;
P_00000121f3825618 .param/l "ori" 0 4 8, C4<001101>;
P_00000121f3825650 .param/l "sgt" 0 4 6, C4<101011>;
P_00000121f3825688 .param/l "sll" 0 4 6, C4<000000>;
P_00000121f38256c0 .param/l "slt" 0 4 5, C4<101010>;
P_00000121f38256f8 .param/l "slti" 0 4 8, C4<101010>;
P_00000121f3825730 .param/l "srl" 0 4 6, C4<000010>;
P_00000121f3825768 .param/l "sub" 0 4 5, C4<100010>;
P_00000121f38257a0 .param/l "subu" 0 4 5, C4<100011>;
P_00000121f38257d8 .param/l "sw" 0 4 8, C4<101011>;
P_00000121f3825810 .param/l "xor_" 0 4 5, C4<100110>;
P_00000121f3825848 .param/l "xori" 0 4 8, C4<001110>;
v00000121f37fa1b0_0 .var "ALUOp", 3 0;
v00000121f37fa390_0 .var "ALUSrc", 0 0;
v00000121f37f9170_0 .var "MemReadEn", 0 0;
v00000121f37fae30_0 .var "MemWriteEn", 0 0;
v00000121f37fa430_0 .var "MemtoReg", 0 0;
v00000121f37fa110_0 .var "RegDst", 0 0;
v00000121f37f9670_0 .var "RegWriteEn", 0 0;
v00000121f37fa7f0_0 .net "funct", 5 0, L_00000121f38af750;  alias, 1 drivers
v00000121f37f92b0_0 .var "hlt", 0 0;
v00000121f37fa250_0 .net "opcode", 5 0, L_00000121f3863650;  alias, 1 drivers
v00000121f37fa890_0 .net "rst", 0 0, v00000121f38633d0_0;  alias, 1 drivers
E_00000121f37e6660 .event anyedge, v00000121f37fa890_0, v00000121f37fa250_0, v00000121f37fa7f0_0;
S_00000121f3726b50 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_00000121f3795d40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_00000121f37e63a0 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_00000121f3865790 .functor BUFZ 32, L_00000121f38af610, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000121f37f9710_0 .net "Data_Out", 31 0, L_00000121f3865790;  alias, 1 drivers
v00000121f37f97b0 .array "InstMem", 0 1023, 31 0;
v00000121f37f98f0_0 .net *"_ivl_0", 31 0, L_00000121f38af610;  1 drivers
v00000121f37fa2f0_0 .net *"_ivl_3", 9 0, L_00000121f38adf90;  1 drivers
v00000121f37fab10_0 .net *"_ivl_4", 11 0, L_00000121f38aeb70;  1 drivers
L_00000121f3866480 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000121f37f9c10_0 .net *"_ivl_7", 1 0, L_00000121f3866480;  1 drivers
v00000121f37fa4d0_0 .net "addr", 31 0, v00000121f3827c50_0;  alias, 1 drivers
v00000121f37fabb0_0 .var/i "i", 31 0;
L_00000121f38af610 .array/port v00000121f37f97b0, L_00000121f38aeb70;
L_00000121f38adf90 .part v00000121f3827c50_0, 0, 10;
L_00000121f38aeb70 .concat [ 10 2 0 0], L_00000121f38adf90, L_00000121f3866480;
S_00000121f3795400 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_00000121f3795d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_00000121f3865bf0 .functor BUFZ 32, L_00000121f38ae530, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000121f3865db0 .functor BUFZ 32, L_00000121f38ae670, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000121f37f9b70_0 .net *"_ivl_0", 31 0, L_00000121f38ae530;  1 drivers
v00000121f37f9cb0_0 .net *"_ivl_10", 6 0, L_00000121f38ae710;  1 drivers
L_00000121f3866558 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000121f37d5160_0 .net *"_ivl_13", 1 0, L_00000121f3866558;  1 drivers
v00000121f37d57a0_0 .net *"_ivl_2", 6 0, L_00000121f38ae5d0;  1 drivers
L_00000121f3866510 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000121f3828330_0 .net *"_ivl_5", 1 0, L_00000121f3866510;  1 drivers
v00000121f3827070_0 .net *"_ivl_8", 31 0, L_00000121f38ae670;  1 drivers
v00000121f38272f0_0 .net "clk", 0 0, L_00000121f38658e0;  alias, 1 drivers
v00000121f3827cf0_0 .var/i "i", 31 0;
v00000121f3826990_0 .net "readData1", 31 0, L_00000121f3865bf0;  alias, 1 drivers
v00000121f3827390_0 .net "readData2", 31 0, L_00000121f3865db0;  alias, 1 drivers
v00000121f3828470_0 .net "readRegister1", 4 0, L_00000121f3863010;  alias, 1 drivers
v00000121f3826c10_0 .net "readRegister2", 4 0, L_00000121f38ae0d0;  alias, 1 drivers
v00000121f38277f0 .array "registers", 31 0, 31 0;
v00000121f3826ad0_0 .net "rst", 0 0, v00000121f38633d0_0;  alias, 1 drivers
v00000121f3827a70_0 .net "we", 0 0, v00000121f37f9670_0;  alias, 1 drivers
v00000121f38285b0_0 .net "writeData", 31 0, L_00000121f38c5aa0;  alias, 1 drivers
v00000121f3826cb0_0 .net "writeRegister", 4 0, L_00000121f38ae490;  alias, 1 drivers
E_00000121f37e6a20/0 .event negedge, v00000121f37fa890_0;
E_00000121f37e6a20/1 .event posedge, v00000121f38272f0_0;
E_00000121f37e6a20 .event/or E_00000121f37e6a20/0, E_00000121f37e6a20/1;
L_00000121f38ae530 .array/port v00000121f38277f0, L_00000121f38ae5d0;
L_00000121f38ae5d0 .concat [ 5 2 0 0], L_00000121f3863010, L_00000121f3866510;
L_00000121f38ae670 .array/port v00000121f38277f0, L_00000121f38ae710;
L_00000121f38ae710 .concat [ 5 2 0 0], L_00000121f38ae0d0, L_00000121f3866558;
S_00000121f3795590 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_00000121f3795400;
 .timescale 0 0;
v00000121f37f9a30_0 .var/i "i", 31 0;
S_00000121f377f7a0 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_00000121f3795d40;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_00000121f37e6760 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_00000121f3865d40 .functor NOT 1, v00000121f37fa110_0, C4<0>, C4<0>, C4<0>;
v00000121f3826fd0_0 .net *"_ivl_0", 0 0, L_00000121f3865d40;  1 drivers
v00000121f38280b0_0 .net "in1", 4 0, L_00000121f38ae0d0;  alias, 1 drivers
v00000121f3827f70_0 .net "in2", 4 0, L_00000121f3862f70;  alias, 1 drivers
v00000121f3826d50_0 .net "out", 4 0, L_00000121f38ae490;  alias, 1 drivers
v00000121f3826df0_0 .net "s", 0 0, v00000121f37fa110_0;  alias, 1 drivers
L_00000121f38ae490 .functor MUXZ 5, L_00000121f3862f70, L_00000121f38ae0d0, L_00000121f3865d40, C4<>;
S_00000121f377f930 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_00000121f3795d40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000121f37e6920 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_00000121f3865100 .functor NOT 1, v00000121f37fa430_0, C4<0>, C4<0>, C4<0>;
v00000121f3827d90_0 .net *"_ivl_0", 0 0, L_00000121f3865100;  1 drivers
v00000121f3828650_0 .net "in1", 31 0, v00000121f3826e90_0;  alias, 1 drivers
v00000121f3828510_0 .net "in2", 31 0, v00000121f3827250_0;  alias, 1 drivers
v00000121f38268f0_0 .net "out", 31 0, L_00000121f38c5aa0;  alias, 1 drivers
v00000121f3827890_0 .net "s", 0 0, v00000121f37fa430_0;  alias, 1 drivers
L_00000121f38c5aa0 .functor MUXZ 32, v00000121f3827250_0, v00000121f3826e90_0, L_00000121f3865100, C4<>;
S_00000121f37c6240 .scope module, "alu" "ALU" 3 81, 9 1 0, S_00000121f3795d40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_00000121f37c63d0 .param/l "ADD" 0 9 12, C4<0000>;
P_00000121f37c6408 .param/l "AND" 0 9 12, C4<0010>;
P_00000121f37c6440 .param/l "NOR" 0 9 12, C4<0101>;
P_00000121f37c6478 .param/l "OR" 0 9 12, C4<0011>;
P_00000121f37c64b0 .param/l "SGT" 0 9 12, C4<0111>;
P_00000121f37c64e8 .param/l "SLL" 0 9 12, C4<1000>;
P_00000121f37c6520 .param/l "SLT" 0 9 12, C4<0110>;
P_00000121f37c6558 .param/l "SRL" 0 9 12, C4<1001>;
P_00000121f37c6590 .param/l "SUB" 0 9 12, C4<0001>;
P_00000121f37c65c8 .param/l "XOR" 0 9 12, C4<0100>;
P_00000121f37c6600 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_00000121f37c6638 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_00000121f38669d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000121f3827bb0_0 .net/2u *"_ivl_0", 31 0, L_00000121f38669d8;  1 drivers
v00000121f38286f0_0 .net "opSel", 3 0, v00000121f37fa1b0_0;  alias, 1 drivers
v00000121f3827570_0 .net "operand1", 31 0, L_00000121f38c5640;  alias, 1 drivers
v00000121f3827b10_0 .net "operand2", 31 0, L_00000121f38c4e20;  alias, 1 drivers
v00000121f3826e90_0 .var "result", 31 0;
v00000121f38283d0_0 .net "zero", 0 0, L_00000121f38c5460;  alias, 1 drivers
E_00000121f37e6a60 .event anyedge, v00000121f37fa1b0_0, v00000121f3827570_0, v00000121f37f9ad0_0;
L_00000121f38c5460 .cmp/eq 32, v00000121f3826e90_0, L_00000121f38669d8;
S_00000121f37ad8d0 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_00000121f3795d40;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_00000121f3860090 .param/l "RType" 0 4 2, C4<000000>;
P_00000121f38600c8 .param/l "add" 0 4 5, C4<100000>;
P_00000121f3860100 .param/l "addi" 0 4 8, C4<001000>;
P_00000121f3860138 .param/l "addu" 0 4 5, C4<100001>;
P_00000121f3860170 .param/l "and_" 0 4 5, C4<100100>;
P_00000121f38601a8 .param/l "andi" 0 4 8, C4<001100>;
P_00000121f38601e0 .param/l "beq" 0 4 10, C4<000100>;
P_00000121f3860218 .param/l "bne" 0 4 10, C4<000101>;
P_00000121f3860250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000121f3860288 .param/l "j" 0 4 12, C4<000010>;
P_00000121f38602c0 .param/l "jal" 0 4 12, C4<000011>;
P_00000121f38602f8 .param/l "jr" 0 4 6, C4<001000>;
P_00000121f3860330 .param/l "lw" 0 4 8, C4<100011>;
P_00000121f3860368 .param/l "nor_" 0 4 5, C4<100111>;
P_00000121f38603a0 .param/l "or_" 0 4 5, C4<100101>;
P_00000121f38603d8 .param/l "ori" 0 4 8, C4<001101>;
P_00000121f3860410 .param/l "sgt" 0 4 6, C4<101011>;
P_00000121f3860448 .param/l "sll" 0 4 6, C4<000000>;
P_00000121f3860480 .param/l "slt" 0 4 5, C4<101010>;
P_00000121f38604b8 .param/l "slti" 0 4 8, C4<101010>;
P_00000121f38604f0 .param/l "srl" 0 4 6, C4<000010>;
P_00000121f3860528 .param/l "sub" 0 4 5, C4<100010>;
P_00000121f3860560 .param/l "subu" 0 4 5, C4<100011>;
P_00000121f3860598 .param/l "sw" 0 4 8, C4<101011>;
P_00000121f38605d0 .param/l "xor_" 0 4 5, C4<100110>;
P_00000121f3860608 .param/l "xori" 0 4 8, C4<001110>;
v00000121f3826a30_0 .var "PCsrc", 0 0;
v00000121f3826f30_0 .net "funct", 5 0, L_00000121f38af750;  alias, 1 drivers
v00000121f3827110_0 .net "opcode", 5 0, L_00000121f3863650;  alias, 1 drivers
v00000121f3826b70_0 .net "operand1", 31 0, L_00000121f3865bf0;  alias, 1 drivers
v00000121f3828790_0 .net "operand2", 31 0, L_00000121f38c4e20;  alias, 1 drivers
v00000121f3828150_0 .net "rst", 0 0, v00000121f38633d0_0;  alias, 1 drivers
E_00000121f37e6ae0/0 .event anyedge, v00000121f37fa890_0, v00000121f37fa250_0, v00000121f3826990_0, v00000121f37f9ad0_0;
E_00000121f37e6ae0/1 .event anyedge, v00000121f37fa7f0_0;
E_00000121f37e6ae0 .event/or E_00000121f37e6ae0/0, E_00000121f37e6ae0/1;
S_00000121f37ada60 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_00000121f3795d40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v00000121f38279d0 .array "DataMem", 0 1023, 31 0;
v00000121f3827930_0 .net "address", 31 0, v00000121f3826e90_0;  alias, 1 drivers
v00000121f38271b0_0 .net "clock", 0 0, L_00000121f3865cd0;  1 drivers
v00000121f38281f0_0 .net "data", 31 0, L_00000121f3865db0;  alias, 1 drivers
v00000121f3827610_0 .var/i "i", 31 0;
v00000121f3827250_0 .var "q", 31 0;
v00000121f3827430_0 .net "rden", 0 0, v00000121f37f9170_0;  alias, 1 drivers
v00000121f3828290_0 .net "wren", 0 0, v00000121f37fae30_0;  alias, 1 drivers
E_00000121f37e6320 .event posedge, v00000121f38271b0_0;
S_00000121f3776a50 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_00000121f3795d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_00000121f37e6fa0 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v00000121f38274d0_0 .net "PCin", 31 0, L_00000121f38afcf0;  alias, 1 drivers
v00000121f3827c50_0 .var "PCout", 31 0;
v00000121f38276b0_0 .net "clk", 0 0, L_00000121f38658e0;  alias, 1 drivers
v00000121f3827750_0 .net "rst", 0 0, v00000121f38633d0_0;  alias, 1 drivers
    .scope S_00000121f37ad8d0;
T_0 ;
    %wait E_00000121f37e6ae0;
    %load/vec4 v00000121f3828150_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000121f3826a30_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000121f3827110_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v00000121f3826b70_0;
    %load/vec4 v00000121f3828790_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v00000121f3827110_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v00000121f3826b70_0;
    %load/vec4 v00000121f3828790_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v00000121f3827110_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v00000121f3827110_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v00000121f3827110_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v00000121f3826f30_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v00000121f3826a30_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000121f3776a50;
T_1 ;
    %wait E_00000121f37e6a20;
    %load/vec4 v00000121f3827750_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000121f3827c50_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000121f38274d0_0;
    %assign/vec4 v00000121f3827c50_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000121f3726b50;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000121f37fabb0_0, 0, 32;
T_2.0 ;
    %load/vec4 v00000121f37fabb0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000121f37fabb0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000121f37f97b0, 0, 4;
    %load/vec4 v00000121f37fabb0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000121f37fabb0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 536936458, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000121f37f97b0, 0, 4;
    %pushi/vec4 88192, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000121f37f97b0, 0, 4;
    %pushi/vec4 560660481, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000121f37f97b0, 0, 4;
    %pushi/vec4 537001984, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000121f37f97b0, 0, 4;
    %pushi/vec4 71712, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000121f37f97b0, 0, 4;
    %pushi/vec4 4931618, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000121f37f97b0, 0, 4;
    %pushi/vec4 16840746, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000121f37f97b0, 0, 4;
    %pushi/vec4 333447174, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000121f37f97b0, 0, 4;
    %pushi/vec4 2890072064, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000121f37f97b0, 0, 4;
    %pushi/vec4 2890072065, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000121f37f97b0, 0, 4;
    %pushi/vec4 541196290, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000121f37f97b0, 0, 4;
    %pushi/vec4 543424511, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000121f37f97b0, 0, 4;
    %pushi/vec4 268500985, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000121f37f97b0, 0, 4;
    %pushi/vec4 537067520, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000121f37f97b0, 0, 4;
    %pushi/vec4 275447824, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000121f37f97b0, 0, 4;
    %pushi/vec4 537133056, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000121f37f97b0, 0, 4;
    %pushi/vec4 735264, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000121f37f97b0, 0, 4;
    %pushi/vec4 14891042, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000121f37f97b0, 0, 4;
    %pushi/vec4 277282826, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000121f37f97b0, 0, 4;
    %pushi/vec4 2357526528, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000121f37f97b0, 0, 4;
    %pushi/vec4 2357592065, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000121f37f97b0, 0, 4;
    %pushi/vec4 10895394, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000121f37f97b0, 0, 4;
    %pushi/vec4 16840746, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000121f37f97b0, 0, 4;
    %pushi/vec4 400556035, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000121f37f97b0, 0, 4;
    %pushi/vec4 2894397441, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000121f37f97b0, 0, 4;
    %pushi/vec4 2894462976, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000121f37f97b0, 0, 4;
    %pushi/vec4 545521665, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000121f37f97b0, 0, 4;
    %pushi/vec4 268500983, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000121f37f97b0, 0, 4;
    %pushi/vec4 543358977, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000121f37f97b0, 0, 4;
    %pushi/vec4 268500977, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000121f37f97b0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000121f37f97b0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000121f37f97b0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000121f37f97b0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000121f37f97b0, 0, 4;
    %end;
    .thread T_2;
    .scope S_00000121f37269c0;
T_3 ;
    %wait E_00000121f37e6660;
    %load/vec4 v00000121f37fa890_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v00000121f37f92b0_0, 0;
    %split/vec4 4;
    %assign/vec4 v00000121f37fa1b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000121f37fa390_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000121f37f9670_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000121f37fae30_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000121f37fa430_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000121f37f9170_0, 0;
    %assign/vec4 v00000121f37fa110_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v00000121f37f92b0_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v00000121f37fa1b0_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v00000121f37fa390_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000121f37f9670_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000121f37fae30_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000121f37fa430_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000121f37f9170_0, 0, 1;
    %store/vec4 v00000121f37fa110_0, 0, 1;
    %load/vec4 v00000121f37fa250_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000121f37f92b0_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000121f37fa110_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000121f37f9670_0, 0;
    %load/vec4 v00000121f37fa7f0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000121f37fa1b0_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000121f37fa1b0_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000121f37fa1b0_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000121f37fa1b0_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000121f37fa1b0_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000121f37fa1b0_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000121f37fa1b0_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v00000121f37fa1b0_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000121f37fa1b0_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v00000121f37fa1b0_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000121f37fa390_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000121f37fa1b0_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000121f37fa390_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v00000121f37fa1b0_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000121f37fa1b0_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000121f37f9670_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000121f37fa110_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000121f37fa390_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000121f37f9670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000121f37fa110_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000121f37fa390_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000121f37fa1b0_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000121f37f9670_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000121f37fa390_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000121f37fa1b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000121f37f9670_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000121f37fa390_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000121f37fa1b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000121f37f9670_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000121f37fa390_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000121f37fa1b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000121f37f9670_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000121f37fa390_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000121f37f9170_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000121f37f9670_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000121f37fa390_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000121f37fa430_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000121f37fae30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000121f37fa390_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000121f37fa1b0_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000121f37fa1b0_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000121f3795400;
T_4 ;
    %wait E_00000121f37e6a20;
    %fork t_1, S_00000121f3795590;
    %jmp t_0;
    .scope S_00000121f3795590;
t_1 ;
    %load/vec4 v00000121f3826ad0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000121f37f9a30_0, 0, 32;
T_4.2 ;
    %load/vec4 v00000121f37f9a30_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000121f37f9a30_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000121f38277f0, 0, 4;
    %load/vec4 v00000121f37f9a30_0;
    %addi 1, 0, 32;
    %store/vec4 v00000121f37f9a30_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000121f3827a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v00000121f38285b0_0;
    %load/vec4 v00000121f3826cb0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000121f38277f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000121f38277f0, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_00000121f3795400;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_00000121f3795400;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000121f3827cf0_0, 0, 32;
T_5.0 ;
    %load/vec4 v00000121f3827cf0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v00000121f3827cf0_0;
    %ix/getv/s 4, v00000121f3827cf0_0;
    %load/vec4a v00000121f38277f0, 4;
    %ix/getv/s 4, v00000121f3827cf0_0;
    %load/vec4a v00000121f38277f0, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v00000121f3827cf0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000121f3827cf0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_00000121f37c6240;
T_6 ;
    %wait E_00000121f37e6a60;
    %load/vec4 v00000121f38286f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000121f3826e90_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v00000121f3827570_0;
    %load/vec4 v00000121f3827b10_0;
    %add;
    %assign/vec4 v00000121f3826e90_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v00000121f3827570_0;
    %load/vec4 v00000121f3827b10_0;
    %sub;
    %assign/vec4 v00000121f3826e90_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v00000121f3827570_0;
    %load/vec4 v00000121f3827b10_0;
    %and;
    %assign/vec4 v00000121f3826e90_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v00000121f3827570_0;
    %load/vec4 v00000121f3827b10_0;
    %or;
    %assign/vec4 v00000121f3826e90_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v00000121f3827570_0;
    %load/vec4 v00000121f3827b10_0;
    %xor;
    %assign/vec4 v00000121f3826e90_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v00000121f3827570_0;
    %load/vec4 v00000121f3827b10_0;
    %or;
    %inv;
    %assign/vec4 v00000121f3826e90_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v00000121f3827570_0;
    %load/vec4 v00000121f3827b10_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v00000121f3826e90_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v00000121f3827b10_0;
    %load/vec4 v00000121f3827570_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v00000121f3826e90_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v00000121f3827570_0;
    %ix/getv 4, v00000121f3827b10_0;
    %shiftl 4;
    %assign/vec4 v00000121f3826e90_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v00000121f3827570_0;
    %ix/getv 4, v00000121f3827b10_0;
    %shiftr 4;
    %assign/vec4 v00000121f3826e90_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000121f37ada60;
T_7 ;
    %wait E_00000121f37e6320;
    %load/vec4 v00000121f3827430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v00000121f3827930_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v00000121f38279d0, 4;
    %assign/vec4 v00000121f3827250_0, 0;
T_7.0 ;
    %load/vec4 v00000121f3828290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v00000121f38281f0_0;
    %ix/getv 3, v00000121f3827930_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000121f38279d0, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00000121f37ada60;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000121f3827610_0, 0, 32;
T_8.0 ;
    %load/vec4 v00000121f3827610_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000121f3827610_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000121f38279d0, 0, 4;
    %load/vec4 v00000121f3827610_0;
    %addi 1, 0, 32;
    %store/vec4 v00000121f3827610_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_00000121f37ada60;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000121f3827610_0, 0, 32;
T_9.0 ;
    %load/vec4 v00000121f3827610_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v00000121f3827610_0;
    %load/vec4a v00000121f38279d0, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v00000121f3827610_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v00000121f3827610_0;
    %addi 1, 0, 32;
    %store/vec4 v00000121f3827610_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_00000121f3795d40;
T_10 ;
    %wait E_00000121f37e6a20;
    %load/vec4 v00000121f3863330_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000121f3863830_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000121f3863830_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000121f3863830_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_00000121f37ef350;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000121f3864190_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000121f38633d0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_00000121f37ef350;
T_12 ;
    %delay 1, 0;
    %load/vec4 v00000121f3864190_0;
    %inv;
    %assign/vec4 v00000121f3864190_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_00000121f37ef350;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./BubbleSort(Silicore_BenchMark)/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000121f38633d0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000121f38633d0_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v00000121f38635b0_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
