verilog xil_defaultlib --include "../../../../HDMI_RX.gen/sources_1/bd/design_1/ipshared/d0f7" --include "../../../../HDMI_RX.gen/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_0/src/ila_refclk/hdl/verilog" --include "../../../../HDMI_RX.gen/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_0/src/ila_pixclk/hdl/verilog" --include "../../../../HDMI_RX.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog" --include "../../../../HDMI_RX.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog" --include "../../../../HDMI_RX.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog" --include "../../../../HDMI_RX.gen/sources_1/bd/design_1/ipshared/c968/hdl/verilog" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v" \
"../../../bd/design_1/ip/design_1_dvi2rgb_0_0/src/ila_pixclk/sim/ila_pixclk.v" \
"../../../bd/design_1/ip/design_1_dvi2rgb_0_0/src/ila_refclk/sim/ila_refclk.v" \
"../../../bd/design_1/ipshared/9747/sources_1/new/rgb2gray.v" \
"../../../bd/design_1/ip/design_1_rgb2gray_0_2/sim/design_1_rgb2gray_0_2.v" \
"../../../bd/design_1/ipshared/10f0/sources_1/new/gray2binarization.v" \
"../../../bd/design_1/ip/design_1_gray2binarization_0_1/sim/design_1_gray2binarization_0_1.v" \
"../../../bd/design_1/sim/design_1.v" \
"../../../bd/design_1/ip/design_1_ila_0_0/sim/design_1_ila_0_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
