# 16:1  MULTIPLEXER  USING VERILOG

# THEORY

# LOGIC DIAGRAM

# NETLIST DIAGRAM

# TIMING DIAGRAM

# PROGRAM

# REFERENCE
