$date
	Thu Feb 09 17:46:10 2023
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module dff_tb $end
$var wire 1 ! q_not $end
$var wire 1 " q $end
$var reg 1 # clk $end
$var reg 1 $ data $end
$scope module flip_flop $end
$var wire 1 # clk $end
$var wire 1 $ data $end
$var wire 1 % nClk $end
$var wire 1 ! q_not $end
$var wire 1 " q $end
$var wire 1 & l1 $end
$scope module latch1 $end
$var wire 1 % clk $end
$var wire 1 $ data $end
$var wire 1 ' data_not $end
$var wire 1 & q $end
$var wire 1 ( q_not $end
$var wire 1 ) q_wire $end
$var wire 1 * qn_wire $end
$var wire 1 + reset_out $end
$var wire 1 , set_out $end
$upscope $end
$scope module latch2 $end
$var wire 1 # clk $end
$var wire 1 & data $end
$var wire 1 - data_not $end
$var wire 1 " q $end
$var wire 1 ! q_not $end
$var wire 1 . q_wire $end
$var wire 1 / qn_wire $end
$var wire 1 0 reset_out $end
$var wire 1 1 set_out $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
11
10
x/
x.
1-
1,
0+
1*
0)
1(
1'
0&
1%
0$
0#
x"
x!
$end
#50
0(
0*
0-
1+
1&
1)
0'
0,
1$
#100
0!
0/
1,
1"
1.
0%
01
1#
#150
1'
0$
#200
1-
0&
0)
1(
1*
0+
1%
11
0#
#250
0"
0.
1+
1!
1/
0%
00
1#
#300
0'
1$
#350
1'
0$
#370
0+
1%
10
0#
#400
0(
0*
0-
1+
1&
1)
0'
0,
1$
#450
