Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\microarchitecture\processor.qsys --block-symbol-file --output-directory=C:\microarchitecture\processador --family="Cyclone IV E" --part=EP4CE6E22C8
Progress: Loading microarchitecture/processor.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 16.1]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding pin_entrada [altera_avalon_pio 18.1]
Progress: Parameterizing module pin_entrada
Progress: Adding pin_saida [altera_avalon_pio 18.1]
Progress: Parameterizing module pin_saida
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: processor.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Warning: processor.nios2_qsys_0: Nios II Classic cores are no longer recommended for new projects
Info: processor.pin_entrada: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: processor.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: processor.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Warning: processor.sysid_qsys_0: sysid_qsys_0.control_slave must be connected to an Avalon-MM master
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\microarchitecture\processor.qsys --synthesis=VERILOG --output-directory=C:\microarchitecture\processador\synthesis --family="Cyclone IV E" --part=EP4CE6E22C8
Progress: Loading microarchitecture/processor.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 16.1]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding pin_entrada [altera_avalon_pio 18.1]
Progress: Parameterizing module pin_entrada
Progress: Adding pin_saida [altera_avalon_pio 18.1]
Progress: Parameterizing module pin_saida
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: processor.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Warning: processor.nios2_qsys_0: Nios II Classic cores are no longer recommended for new projects
Info: processor.pin_entrada: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: processor.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: processor.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Warning: processor.sysid_qsys_0: sysid_qsys_0.control_slave must be connected to an Avalon-MM master
Info: processor: Generating processor "processor" for QUARTUS_SYNTH
Info: jtag_uart_0: Starting RTL generation for module 'processor_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=processor_jtag_uart_0 --dir=C:/Users/Emerson/AppData/Local/Temp/alt7811_683088311167227630.dir/0002_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Emerson/AppData/Local/Temp/alt7811_683088311167227630.dir/0002_jtag_uart_0_gen//processor_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'processor_jtag_uart_0'
Info: jtag_uart_0: "processor" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: nios2_qsys_0: Starting RTL generation for module 'processor_nios2_qsys_0'
Info: nios2_qsys_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/eperlcmd.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=processor_nios2_qsys_0 --dir=C:/Users/Emerson/AppData/Local/Temp/alt7811_683088311167227630.dir/0003_nios2_qsys_0_gen/ --quartus_bindir=C:/intelfpga_lite/18.1/quartus/bin64 --verilog --config=C:/Users/Emerson/AppData/Local/Temp/alt7811_683088311167227630.dir/0003_nios2_qsys_0_gen//processor_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0  ]
Info: nios2_qsys_0: # 2018.10.07 12:56:14 (*) Starting Nios II generation
Info: nios2_qsys_0: # 2018.10.07 12:56:14 (*)   Checking for plaintext license.
Info: nios2_qsys_0: # 2018.10.07 12:56:15 (*)   Couldn't query license setup in Quartus directory C:/intelfpga_lite/18.1/quartus/bin64
Info: nios2_qsys_0: # 2018.10.07 12:56:15 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2_qsys_0: # 2018.10.07 12:56:15 (*)   LM_LICENSE_FILE environment variable is empty
Info: nios2_qsys_0: # 2018.10.07 12:56:15 (*)   Plaintext license not found.
Info: nios2_qsys_0: # 2018.10.07 12:56:15 (*)   No license required to generate encrypted Nios II/e.
Info: nios2_qsys_0: # 2018.10.07 12:56:15 (*)   Elaborating CPU configuration settings
Info: nios2_qsys_0: # 2018.10.07 12:56:15 (*)   Creating all objects for CPU
Info: nios2_qsys_0: # 2018.10.07 12:56:18 (*)   Generating RTL from CPU objects
Info: nios2_qsys_0: # 2018.10.07 12:56:18 (*)   Creating plain-text RTL
Info: nios2_qsys_0: # 2018.10.07 12:56:20 (*) Done Nios II generation
Info: nios2_qsys_0: Done RTL generation for module 'processor_nios2_qsys_0'
Info: nios2_qsys_0: "processor" instantiated altera_nios2_qsys "nios2_qsys_0"
Info: onchip_memory2_0: Starting RTL generation for module 'processor_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=processor_onchip_memory2_0 --dir=C:/Users/Emerson/AppData/Local/Temp/alt7811_683088311167227630.dir/0004_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Emerson/AppData/Local/Temp/alt7811_683088311167227630.dir/0004_onchip_memory2_0_gen//processor_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'processor_onchip_memory2_0'
Info: onchip_memory2_0: "processor" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: pin_entrada: Starting RTL generation for module 'processor_pin_entrada'
Info: pin_entrada:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=processor_pin_entrada --dir=C:/Users/Emerson/AppData/Local/Temp/alt7811_683088311167227630.dir/0005_pin_entrada_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Emerson/AppData/Local/Temp/alt7811_683088311167227630.dir/0005_pin_entrada_gen//processor_pin_entrada_component_configuration.pl  --do_build_sim=0  ]
Info: pin_entrada: Done RTL generation for module 'processor_pin_entrada'
Info: pin_entrada: "processor" instantiated altera_avalon_pio "pin_entrada"
Info: pin_saida: Starting RTL generation for module 'processor_pin_saida'
Info: pin_saida:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=processor_pin_saida --dir=C:/Users/Emerson/AppData/Local/Temp/alt7811_683088311167227630.dir/0006_pin_saida_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Emerson/AppData/Local/Temp/alt7811_683088311167227630.dir/0006_pin_saida_gen//processor_pin_saida_component_configuration.pl  --do_build_sim=0  ]
Info: pin_saida: Done RTL generation for module 'processor_pin_saida'
Info: pin_saida: "processor" instantiated altera_avalon_pio "pin_saida"
Info: sysid_qsys_0: "processor" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "processor" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "processor" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "processor" instantiated altera_reset_controller "rst_controller"
Info: nios2_qsys_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_qsys_0_data_master_translator"
Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: nios2_qsys_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_qsys_0_data_master_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file C:/microarchitecture/processador/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/microarchitecture/processador/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/microarchitecture/processador/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: processor: Done "processor" with 28 modules, 42 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
