Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 0d43aba5013248ebbfa9dc62d9b3cf34 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_counter_lookup_behav xil_defaultlib.sim_counter_lookup -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.counter [counter_default]
Compiling architecture behavioral of entity xil_defaultlib.lookup_table [lookup_table_default]
Compiling architecture behavioral of entity xil_defaultlib.counter_lookup [counter_lookup_default]
Compiling architecture behavioral of entity xil_defaultlib.sim_counter_lookup
Built simulation snapshot sim_counter_lookup_behav
