v++ -c -k  xilGzipZlibDecompressStream -I/home/jiong/bsc-project/components/security/include -I/home/jiong/bsc-project/kernels/security/include -I/home/jiong/bsc-project/components/data_compression/include -I/home/jiong/bsc-project/kernels/data_compression/include /home/jiong/bsc-project/kernels/data_compression/src/xilGzipZlibDecompressStream.cpp -o xilGzipZlibDecompressStream.xo -t hw -g --platform /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --log_dir log --report_dir report -DMULTIPLE_BYTES=8 -DLL_MODEL=true -DFREE_RUNNING_KERNEL
v++ -c -k  xilMM2S -I/home/jiong/bsc-project/components/security/include -I/home/jiong/bsc-project/kernels/security/include -I/home/jiong/bsc-project/components/data_compression/include -I/home/jiong/bsc-project/kernels/data_compression/include /home/jiong/bsc-project/kernels/data_compression/src/xilMM2S.cpp -o xilMM2S.xo -t hw -g --platform /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --log_dir log --report_dir report -DMULTIPLE_BYTES=8
v++ -c -k  xilS2MM -I/home/jiong/bsc-project/components/security/include -I/home/jiong/bsc-project/kernels/security/include -I/home/jiong/bsc-project/components/data_compression/include -I/home/jiong/bsc-project/kernels/data_compression/include /home/jiong/bsc-project/kernels/data_compression/src/xilS2MM.cpp -o xilS2MM.xo -t hw -g --platform /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --log_dir log --report_dir report -DMULTIPLE_BYTES=8
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib_decompress/report/xilMM2S
	Log files: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib_decompress/log/xilMM2S

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib_decompress/report/xilGzipZlibDecompressStream
	Log files: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib_decompress/log/xilGzipZlibDecompressStream

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib_decompress/report/xilS2MM
	Log files: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib_decompress/log/xilS2MM
Running Dispatch Server on port:38767
Running Dispatch Server on port:33103
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib_decompress/xilMM2S.xo.compile_summary, at Sun Jan  8 00:24:42 2023
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib_decompress/xilGzipZlibDecompressStream.xo.compile_summary, at Sun Jan  8 00:24:42 2023
Running Dispatch Server on port:34995
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Sun Jan  8 00:24:42 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Sun Jan  8 00:24:42 2023
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib_decompress/xilS2MM.xo.compile_summary, at Sun Jan  8 00:24:42 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Sun Jan  8 00:24:42 2023
Running Rule Check Server on port:38077
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib_decompress/report/xilS2MM/v++_compile_xilS2MM_guidance.html', at Sun Jan  8 00:24:43 2023
INFO: [v++ 60-895]   Target platform: /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/hw/xilinx_zcu106_base_202010_1.xsa'
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [v++ 60-242] Creating kernel: 'xilS2MM'
Running Rule Check Server on port:33687
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib_decompress/report/xilGzipZlibDecompressStream/v++_compile_xilGzipZlibDecompressStream_guidance.html', at Sun Jan  8 00:24:45 2023
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
INFO: [v++ 60-895]   Target platform: /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/hw/xilinx_zcu106_base_202010_1.xsa'
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [v++ 60-242] Creating kernel: 'xilGzipZlibDecompressStream'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
Running Rule Check Server on port:44493
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib_decompress/report/xilMM2S/v++_compile_xilMM2S_guidance.html', at Sun Jan  8 00:24:46 2023
INFO: [v++ 60-895]   Target platform: /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/hw/xilinx_zcu106_base_202010_1.xsa'
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [v++ 60-242] Creating kernel: 'xilMM2S'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.

===>The following messages were generated while  performing high-level synthesis for kernel: xilMM2S Log file: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib_decompress/_x/xilMM2S/xilMM2S/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'mm2s_simple'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'mm2s_simple'
INFO: [v++ 204-61] Pipelining loop 'convInWidthtoV'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'convInWidthtoV'
INFO: [v++ 204-61] Pipelining loop 'streamDataDm2kSync'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'streamDataDm2kSync'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 205.47 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib_decompress/report/xilMM2S/system_estimate_xilMM2S.xtxt
INFO: [v++ 60-586] Created xilMM2S.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib_decompress/xilMM2S.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 1m 28s
INFO: [v++ 60-1653] Closing dispatch client.

===>The following messages were generated while  performing high-level synthesis for kernel: xilS2MM Log file: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib_decompress/_x/xilS2MM/xilS2MM/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'streamDataK2dm'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'streamDataK2dm'
INFO: [v++ 204-61] Pipelining loop 's2mm_eos_inner'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 's2mm_eos_inner'
INFO: [v++ 200-789] **** Estimated Fmax: 205.47 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib_decompress/report/xilS2MM/system_estimate_xilS2MM.xtxt
INFO: [v++ 60-586] Created xilS2MM.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib_decompress/xilS2MM.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 1m 43s
INFO: [v++ 60-1653] Closing dispatch client.

===>The following messages were generated while  performing high-level synthesis for kernel: xilGzipZlibDecompressStream Log file: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib_decompress/_x/xilGzipZlibDecompressStream/xilGzipZlibDecompressStream/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_415_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_415_1'
INFO: [v++ 204-61] Pipelining function 'discardBitStreamLL'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'discardBitStreamLL'
INFO: [v++ 204-61] Pipelining loop 'ByteGen'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'ByteGen'
INFO: [v++ 204-61] Pipelining loop 'cnt_lens'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'cnt_lens'
INFO: [v++ 204-61] Pipelining loop 'firstCode'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'firstCode'
INFO: [v++ 204-61] Pipelining loop 'CodeGen'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'CodeGen'
INFO: [v++ 204-61] Pipelining loop 'bytegen'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'bytegen'
INFO: [v++ 204-61] Pipelining loop 'read_fname'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'read_fname'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_1117_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_1117_3'
INFO: [v++ 204-61] Pipelining loop 'dyn_len_bits'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'dyn_len_bits'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_1068_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_1068_2'
INFO: [v++ 204-61] Pipelining loop 'strd_blk_cpy'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'strd_blk_cpy'
INFO: [v++ 204-61] Pipelining loop 'consumeLeftOverData'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'consumeLeftOverData'
INFO: [v++ 204-61] Pipelining loop 'lzProcessing'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'lzProcessing'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_218_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_218_1'
INFO: [v++ 204-61] Pipelining loop 'lzliteralUpsizer'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lzliteralUpsizer'
INFO: [v++ 204-61] Pipelining loop 'lz4_decoder'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'lz4_decoder'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_528_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_528_1'
INFO: [v++ 200-789] **** Estimated Fmax: 184.26 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib_decompress/report/xilGzipZlibDecompressStream/system_estimate_xilGzipZlibDecompressStream.xtxt
INFO: [v++ 60-586] Created xilGzipZlibDecompressStream.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib_decompress/xilGzipZlibDecompressStream.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 4m 37s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -l xilGzipZlibDecompressStream.xo xilMM2S.xo xilS2MM.xo -o gzip_zlib_decompress.xclbin -t hw -g --platform /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --config config_link.cfg --optimize 2
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib_decompress/_x/reports/link
	Log files: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib_decompress/_x/logs/link
Running Dispatch Server on port:34343
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib_decompress/gzip_zlib_decompress.xclbin.link_summary, at Sun Jan  8 00:29:26 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Sun Jan  8 00:29:26 2023
Running Rule Check Server on port:32853
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib_decompress/_x/reports/link/v++_link_gzip_zlib_decompress_guidance.html', at Sun Jan  8 00:29:28 2023
INFO: [v++ 60-895]   Target platform: /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/hw/xilinx_zcu106_base_202010_1.xsa'
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [00:29:30] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib_decompress/xilGzipZlibDecompressStream.xo --xo /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib_decompress/xilMM2S.xo --xo /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib_decompress/xilS2MM.xo --config /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib_decompress/_x/link/int/syslinkConfig.ini --xpfm /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --target hw --output_dir /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib_decompress/_x/link/int --temp_dir /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib_decompress/_x/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib_decompress/_x/link/run_link
INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Sun Jan  8 00:29:35 2023
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib_decompress/xilGzipZlibDecompressStream.xo
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib_decompress/xilMM2S.xo
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib_decompress/xilS2MM.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib_decompress/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [00:29:35] build_xd_ip_db started: /share/xilinx/Vitis/2020.2/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib_decompress/_x/link/sys_link/xilinx_zcu106_base_202010_1.hpfm -clkid 0 -ip /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib_decompress/_x/link/sys_link/iprepo/xilinx_com_hls_xilGzipZlibDecompressStream_1_0,xilGzipZlibDecompressStream -ip /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib_decompress/_x/link/sys_link/iprepo/xilinx_com_hls_xilMM2S_1_0,xilMM2S -ip /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib_decompress/_x/link/sys_link/iprepo/xilinx_com_hls_xilS2MM_1_0,xilS2MM -o /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib_decompress/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [00:29:52] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 1620.562 ; gain = 316.379 ; free physical = 110826 ; free virtual = 216402
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib_decompress/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [00:29:52] cfgen started: /share/xilinx/Vitis/2020.2/bin/cfgen  -nk xilMM2S:1:xilMM2S_1 -nk xilS2MM:1:xilS2MM_1 -nk xilGzipZlibDecompressStream:1:xilGzipZlibDecompressStream_1 -sc xilMM2S_1.outStream:xilGzipZlibDecompressStream_1.inaxistreamd -sc xilGzipZlibDecompressStream_1.outaxistreamd:xilS2MM_1.inStream -dmclkid 0 -r /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib_decompress/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib_decompress/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: xilMM2S, num: 1  {xilMM2S_1}
INFO: [CFGEN 83-0]   kernel: xilS2MM, num: 1  {xilS2MM_1}
INFO: [CFGEN 83-0]   kernel: xilGzipZlibDecompressStream, num: 1  {xilGzipZlibDecompressStream_1}
INFO: [CFGEN 83-0] Stream Specs: 
INFO: [CFGEN 83-0]   xilMM2S_1.outStream => xilGzipZlibDecompressStream_1.inaxistreamd
INFO: [CFGEN 83-0]   xilGzipZlibDecompressStream_1.outaxistreamd => xilS2MM_1.inStream
INFO: [CFGEN 83-2226] Inferring mapping for argument xilMM2S_1.in to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument xilS2MM_1.out to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument xilS2MM_1.encoded_size to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument xilS2MM_1.status_flag to HP0
INFO: [SYSTEM_LINK 82-37] [00:30:02] cfgen finished successfully
Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1620.562 ; gain = 0.000 ; free physical = 110844 ; free virtual = 216421
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [00:30:02] cf2bd started: /share/xilinx/Vitis/2020.2/bin/cf2bd  --linux --trace_buffer 1024 --input_file /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib_decompress/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib_decompress/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib_decompress/_x/link/sys_link/_sysl/.xsd --temp_dir /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib_decompress/_x/link/sys_link --output_dir /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib_decompress/_x/link/int
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib_decompress/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib_decompress/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -dn dr -dp /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib_decompress/_x/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [00:30:09] cf2bd finished successfully
Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1620.562 ; gain = 0.000 ; free physical = 110057 ; free virtual = 215645
INFO: [v++ 60-1441] [00:30:09] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:43 ; elapsed = 00:00:38 . Memory (MB): peak = 1577.559 ; gain = 0.000 ; free physical = 110097 ; free virtual = 215680
INFO: [v++ 60-1443] [00:30:09] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib_decompress/_x/link/int/sdsl.dat -rtd /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib_decompress/_x/link/int/cf2sw.rtd -nofilter /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib_decompress/_x/link/int/cf2sw_full.rtd -xclbin /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib_decompress/_x/link/int/xclbin_orig.xml -o /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib_decompress/_x/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib_decompress/_x/link/run_link
INFO: [v++ 60-1441] [00:30:19] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1577.559 ; gain = 0.000 ; free physical = 111349 ; free virtual = 216650
INFO: [v++ 60-1443] [00:30:19] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib_decompress/_x/link/run_link
INFO: [v++ 60-1441] [00:30:22] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 1577.559 ; gain = 0.000 ; free physical = 110504 ; free virtual = 216070
INFO: [v++ 60-1443] [00:30:22] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm -g --remote_ip_cache /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib_decompress/.ipcache --output_dir /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib_decompress/_x/link/int --log_dir /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib_decompress/_x/logs/link --report_dir /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib_decompress/_x/reports/link --config /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib_decompress/_x/link/int/vplConfig.ini -k /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib_decompress/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib_decompress/_x/link --no-info --iprepo /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib_decompress/_x/link/int/xo/ip_repo/xilinx_com_hls_xilS2MM_1_0 --iprepo /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib_decompress/_x/link/int/xo/ip_repo/xilinx_com_hls_xilGzipZlibDecompressStream_1_0 --iprepo /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib_decompress/_x/link/int/xo/ip_repo/xilinx_com_hls_xilMM2S_1_0 --messageDb /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib_decompress/_x/link/run_link/vpl.pb /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib_decompress/_x/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib_decompress/_x/link/run_link

****** vpl v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib_decompress/_x/link/int/kernel_info.dat'.
INFO: [VPL 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [VPL 60-1032] Extracting hardware platform to /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib_decompress/_x/link/vivado/vpl/.local/hw_platform
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
[00:30:54] Run vpl: Step create_project: Started
Creating Vivado project.
[00:31:10] Run vpl: Step create_project: Completed
[00:31:10] Run vpl: Step create_bd: Started
[00:31:36] Run vpl: Step create_bd: Completed
[00:31:36] Run vpl: Step update_bd: Started
[00:31:36] Run vpl: Step update_bd: Completed
[00:31:36] Run vpl: Step generate_target: Started
[00:32:52] Run vpl: Step generate_target: RUNNING...
[00:32:56] Run vpl: Step generate_target: Completed
[00:32:56] Run vpl: Step config_hw_runs: Started
[00:33:03] Run vpl: Step config_hw_runs: Completed
[00:33:03] Run vpl: Step synth: Started
[00:33:33] Block-level synthesis in progress, 0 of 17 jobs complete, 8 jobs running.
[00:34:04] Block-level synthesis in progress, 0 of 17 jobs complete, 8 jobs running.
[00:34:34] Block-level synthesis in progress, 0 of 17 jobs complete, 8 jobs running.
[00:35:04] Block-level synthesis in progress, 0 of 17 jobs complete, 8 jobs running.
[00:35:34] Block-level synthesis in progress, 0 of 17 jobs complete, 8 jobs running.
[00:36:05] Block-level synthesis in progress, 1 of 17 jobs complete, 7 jobs running.
[00:36:35] Block-level synthesis in progress, 3 of 17 jobs complete, 6 jobs running.
[00:37:05] Block-level synthesis in progress, 6 of 17 jobs complete, 5 jobs running.
[00:37:35] Block-level synthesis in progress, 8 of 17 jobs complete, 6 jobs running.
[00:38:05] Block-level synthesis in progress, 8 of 17 jobs complete, 6 jobs running.
[00:38:36] Block-level synthesis in progress, 8 of 17 jobs complete, 6 jobs running.
[00:39:06] Block-level synthesis in progress, 9 of 17 jobs complete, 5 jobs running.
[00:39:36] Block-level synthesis in progress, 11 of 17 jobs complete, 4 jobs running.
[00:40:06] Block-level synthesis in progress, 13 of 17 jobs complete, 3 jobs running.
[00:40:36] Block-level synthesis in progress, 14 of 17 jobs complete, 3 jobs running.
[00:41:07] Block-level synthesis in progress, 16 of 17 jobs complete, 1 job running.
[00:41:37] Block-level synthesis in progress, 17 of 17 jobs complete, 0 jobs running.
[00:42:07] Top-level synthesis in progress.
[00:42:37] Top-level synthesis in progress.
[00:43:07] Top-level synthesis in progress.
[00:43:38] Top-level synthesis in progress.
[00:43:45] Run vpl: Step synth: Completed
[00:43:45] Run vpl: Step impl: Started
[00:47:47] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 00h 17m 20s 

[00:47:47] Starting logic optimization..
[00:47:47] Phase 1 Retarget
[00:47:47] Phase 2 Constant propagation
[00:47:47] Phase 3 Sweep
[00:48:17] Phase 4 BUFG optimization
[00:48:17] Phase 5 Shift Register Optimization
[00:48:17] Phase 6 Post Processing Netlist
[00:49:18] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 01m 30s 

[00:49:18] Starting logic placement..
[00:49:18] Phase 1 Placer Initialization
[00:49:18] Phase 1.1 Placer Initialization Netlist Sorting
[00:49:18] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
[00:49:48] Phase 1.3 Build Placer Netlist Model
[00:49:48] Phase 1.4 Constrain Clocks/Macros
[00:49:48] Phase 2 Global Placement
[00:49:48] Phase 2.1 Floorplanning
[00:49:48] Phase 2.1.1 Partition Driven Placement
[00:49:48] Phase 2.1.1.1 PBP: Partition Driven Placement
[00:49:48] Phase 2.1.1.2 PBP: Clock Region Placement
[00:50:18] Phase 2.1.1.3 PBP: Compute Congestion
[00:50:18] Phase 2.1.1.4 PBP: UpdateTiming
[00:50:18] Phase 2.1.1.5 PBP: Add part constraints
[00:50:18] Phase 2.2 Update Timing before SLR Path Opt
[00:50:18] Phase 2.3 Global Placement Core
[00:50:49] Phase 2.3.1 Physical Synthesis In Placer
[00:51:19] Phase 3 Detail Placement
[00:51:19] Phase 3.1 Commit Multi Column Macros
[00:51:19] Phase 3.2 Commit Most Macros & LUTRAMs
[00:51:19] Phase 3.3 Small Shape DP
[00:51:19] Phase 3.3.1 Small Shape Clustering
[00:51:19] Phase 3.3.2 Flow Legalize Slice Clusters
[00:51:19] Phase 3.3.3 Slice Area Swap
[00:51:19] Phase 3.4 Re-assign LUT pins
[00:51:49] Phase 3.5 Pipeline Register Optimization
[00:51:49] Phase 4 Post Placement Optimization and Clean-Up
[00:51:49] Phase 4.1 Post Commit Optimization
[00:51:49] Phase 4.1.1 Post Placement Optimization
[00:51:49] Phase 4.1.1.1 BUFG Insertion
[00:51:49] Phase 1 Physical Synthesis Initialization
[00:51:49] Phase 4.2 Post Placement Cleanup
[00:51:49] Phase 4.3 Placer Reporting
[00:51:49] Phase 4.3.1 Print Estimated Congestion
[00:51:49] Phase 4.4 Final Placement Cleanup
[00:52:19] Finished 4th of 6 tasks (FPGA logic placement). Elapsed time: 00h 03m 01s 

[00:52:19] Starting logic routing..
[00:52:19] Phase 1 Build RT Design
[00:52:50] Phase 2 Router Initialization
[00:52:50] Phase 2.1 Fix Topology Constraints
[00:52:50] Phase 2.2 Pre Route Cleanup
[00:52:50] Phase 2.3 Global Clock Net Routing
[00:52:50] Phase 2.4 Update Timing
[00:52:50] Phase 3 Initial Routing
[00:52:50] Phase 3.1 Global Routing
[00:53:20] Phase 4 Rip-up And Reroute
[00:53:20] Phase 4.1 Global Iteration 0
[00:54:21] Phase 4.2 Global Iteration 1
[00:54:21] Phase 4.3 Global Iteration 2
[00:54:51] Phase 5 Delay and Skew Optimization
[00:54:51] Phase 5.1 Delay CleanUp
[00:54:51] Phase 5.1.1 Update Timing
[00:54:51] Phase 5.2 Clock Skew Optimization
[00:54:51] Phase 6 Post Hold Fix
[00:54:51] Phase 6.1 Hold Fix Iter
[00:54:51] Phase 6.1.1 Update Timing
[00:54:51] Phase 7 Route finalize
[00:54:51] Phase 8 Verifying routed nets
[00:54:51] Phase 9 Depositing Routes
[00:54:51] Phase 10 Post Router Timing
[00:54:51] Finished 5th of 6 tasks (FPGA routing). Elapsed time: 00h 02m 31s 

[00:54:51] Starting bitstream generation..
[00:55:52] Creating bitmap...
[00:56:35] Writing bitstream ./zcu106_base_wrapper.bit...
[00:56:35] Finished 6th of 6 tasks (FPGA bitstream generation). Elapsed time: 00h 01m 44s 
[00:56:35] Run vpl: Step impl: Completed
[00:56:35] Run vpl: FINISHED. Run Status: impl Complete!
INFO: [v++ 60-1441] [00:56:35] Run run_link: Step vpl: Completed
Time (s): cpu = 00:00:23 ; elapsed = 00:26:13 . Memory (MB): peak = 1577.559 ; gain = 0.000 ; free physical = 108109 ; free virtual = 214187
INFO: [v++ 60-1443] [00:56:35] Run run_link: Step rtdgen: Started
INFO: [v++ 60-1453] Command Line: rtdgen
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib_decompress/_x/link/run_link
INFO: [v++ 60-1453] Command Line: cf2sw -a /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib_decompress/_x/link/int/address_map.xml -sdsl /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib_decompress/_x/link/int/sdsl.dat -xclbin /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib_decompress/_x/link/int/xclbin_orig.xml -rtd /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib_decompress/_x/link/int/gzip_zlib_decompress.rtd -o /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib_decompress/_x/link/int/gzip_zlib_decompress.xml
INFO: [v++ 60-1652] Cf2sw returned exit code: 0
INFO: [v++ 60-2311] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, rtdInputFilePath: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib_decompress/_x/link/int/gzip_zlib_decompress.rtd
INFO: [v++ 60-2312] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, systemDiagramOutputFilePath: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib_decompress/_x/link/int/systemDiagramModelSlrBaseAddress.json
INFO: [v++ 60-1618] Launching 
INFO: [v++ 60-1441] [00:56:44] Run run_link: Step rtdgen: Completed
Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1577.559 ; gain = 0.000 ; free physical = 107945 ; free virtual = 214033
INFO: [v++ 60-1443] [00:56:44] Run run_link: Step xclbinutil: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --add-section BITSTREAM:RAW:/home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib_decompress/_x/link/int/system.bit --force --target hw --key-value SYS:dfx_enable:false --add-section :JSON:/home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib_decompress/_x/link/int/gzip_zlib_decompress.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib_decompress/_x/link/int/gzip_zlib_decompress_xml.rtd --add-section BUILD_METADATA:JSON:/home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib_decompress/_x/link/int/gzip_zlib_decompress_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib_decompress/_x/link/int/gzip_zlib_decompress.xml --add-section SYSTEM_METADATA:RAW:/home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib_decompress/_x/link/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:xilinx_zcu106_zcu106_base_1_0 --output /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib_decompress/gzip_zlib_decompress.xclbin
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib_decompress/_x/link/run_link
XRT Build Version: 2.12.427 (2021.2)
       Build Date: 2021-10-08 22:06:50
          Hash ID: 2719b6027e185000fc49783171631db03fc0ef79
Creating a default 'in-memory' xclbin image.

Section: 'BITSTREAM'(0) was successfully added.
Size   : 19311216 bytes
Format : RAW
File   : '/home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib_decompress/_x/link/int/system.bit'

Section: 'MEM_TOPOLOGY'(6) was successfully added.
Format : JSON
File   : 'mem_topology'

Section: 'IP_LAYOUT'(8) was successfully added.
Format : JSON
File   : 'ip_layout'

Section: 'CONNECTIVITY'(7) was successfully added.
Format : JSON
File   : 'connectivity'
WARNING: Skipping CLOCK_FREQ_TOPOLOGY section for count size is zero.
WARNING: Section 'CLOCK_FREQ_TOPOLOGY' content is empty.  No data in the given JSON file.

Section: 'CLOCK_FREQ_TOPOLOGY'(11) was empty.  No action taken.
Format : JSON
File   : '/home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib_decompress/_x/link/int/gzip_zlib_decompress_xml.rtd'

Section: 'BUILD_METADATA'(14) was successfully added.
Size   : 4636 bytes
Format : JSON
File   : '/home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib_decompress/_x/link/int/gzip_zlib_decompress_build.rtd'

Section: 'EMBEDDED_METADATA'(2) was successfully added.
Size   : 27650 bytes
Format : RAW
File   : '/home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib_decompress/_x/link/int/gzip_zlib_decompress.xml'

Section: 'SYSTEM_METADATA'(22) was successfully added.
Size   : 13877 bytes
Format : RAW
File   : '/home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib_decompress/_x/link/int/systemDiagramModelSlrBaseAddress.json'
Successfully wrote (19369540 bytes) to the output file: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib_decompress/gzip_zlib_decompress.xclbin
Leaving xclbinutil.
INFO: [v++ 60-1441] [00:56:45] Run run_link: Step xclbinutil: Completed
Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.31 . Memory (MB): peak = 1577.559 ; gain = 0.000 ; free physical = 107900 ; free virtual = 214005
INFO: [v++ 60-1443] [00:56:45] Run run_link: Step xclbinutilinfo: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --force --info /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib_decompress/gzip_zlib_decompress.xclbin.info --input /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib_decompress/gzip_zlib_decompress.xclbin
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib_decompress/_x/link/run_link
INFO: [v++ 60-1441] [00:56:45] Run run_link: Step xclbinutilinfo: Completed
Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.53 . Memory (MB): peak = 1577.559 ; gain = 0.000 ; free physical = 107884 ; free virtual = 213990
INFO: [v++ 60-1443] [00:56:45] Run run_link: Step generate_sc_driver: Started
INFO: [v++ 60-1453] Command Line: 
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib_decompress/_x/link/run_link
INFO: [v++ 60-1441] [00:56:45] Run run_link: Step generate_sc_driver: Completed
Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1577.559 ; gain = 0.000 ; free physical = 107884 ; free virtual = 213990
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib_decompress/_x/reports/link/system_estimate_gzip_zlib_decompress.xtxt
INFO: [v++ 60-2397] Platform default or user specified output type sd_card detected but is not a supported output for v++ --link. Use the v++ --package option instead to create SD card output.
INFO: [v++ 60-586] Created gzip_zlib_decompress.xclbin
INFO: [v++ 60-1307] Run completed. Additional information can be found in:
	Guidance: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib_decompress/_x/reports/link/v++_link_gzip_zlib_decompress_guidance.html
	Timing Report: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib_decompress/_x/reports/link/imp/impl_1_zcu106_base_wrapper_timing_summary_routed.rpt
	Vivado Log: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib_decompress/_x/logs/link/vivado.log
	Steps Log File: /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib_decompress/_x/logs/link/link.steps.log

INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/xclbin/build/data_compression_ZCU106/gzip_zlib_decompress/gzip_zlib_decompress.xclbin.link_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 27m 30s
INFO: [v++ 60-1653] Closing dispatch client.
