# FIFO-Verification-using-SV


##Overview 

This project focuses on the functional verification of a FIFO (First-In-First-Out) design using SystemVerilog. The verification environment follows industry-standard methodologies and ensures the correctness of the FIFO design under various test conditions.
