<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Digital-SuperTwin: SuperTwin/probing/pmu_event_query/lib/events/montecito_events.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Digital-SuperTwin
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_92d4a5352ab0afac7e05a68cac9cc019.html">SuperTwin</a></li><li class="navelem"><a class="el" href="dir_fb4e40e4ad679a3305b4b9e66fac07c2.html">probing</a></li><li class="navelem"><a class="el" href="dir_5e58d48f7ba847c50e188b3e974cd37d.html">pmu_event_query</a></li><li class="navelem"><a class="el" href="dir_28c7dbcc35bdf6d95c5deb2fa6c21aa0.html">lib</a></li><li class="navelem"><a class="el" href="dir_b2c2d74b96e83546d8b00166fc45f406.html">events</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">montecito_events.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="montecito__events_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2006 Hewlett-Packard Development Company, L.P.</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * Contributed by Stephane Eranian &lt;eranian@hpl.hp.com&gt;</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * Permission is hereby granted, free of charge, to any person obtaining a copy</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * of this software and associated documentation files (the &quot;Software&quot;), to deal</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * in the Software without restriction, including without limitation the rights</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * of the Software, and to permit persons to whom the Software is furnished to do so,</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * subject to the following conditions:</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * The above copyright notice and this permission notice shall be included in all</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * copies or substantial portions of the Software.</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED,</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * This file is part of libpfm, a performance monitoring support library for</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * applications on Linux.</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160; </div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * This file is generated automatically</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * !! DO NOT CHANGE !!</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160; </div>
<div class="line"><a name="l00031"></a><span class="lineno"><a class="line" href="montecito__events_8h.html#a11e8613d66a6881467a399de30c196d1">   31</a></span>&#160;<span class="keyword">static</span> <a class="code" href="structpme__mont__entry__t.html">pme_mont_entry_t</a> <a class="code" href="montecito__events_8h.html#a11e8613d66a6881467a399de30c196d1">montecito_pe</a> []={</div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#define PME_MONT_ALAT_CAPACITY_MISS_ALL 0</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;{ <span class="stringliteral">&quot;ALAT_CAPACITY_MISS_ALL&quot;</span>, {0x30058}, 0xfff0, 2, {0xffff0007}, <span class="stringliteral">&quot;ALAT Entry Replaced -- both integer and floating point instructions&quot;</span>},</div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#define PME_MONT_ALAT_CAPACITY_MISS_FP 1</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;{ <span class="stringliteral">&quot;ALAT_CAPACITY_MISS_FP&quot;</span>, {0x20058}, 0xfff0, 2, {0xffff0007}, <span class="stringliteral">&quot;ALAT Entry Replaced -- only floating point instructions&quot;</span>},</div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#define PME_MONT_ALAT_CAPACITY_MISS_INT 2</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;{ <span class="stringliteral">&quot;ALAT_CAPACITY_MISS_INT&quot;</span>, {0x10058}, 0xfff0, 2, {0xffff0007}, <span class="stringliteral">&quot;ALAT Entry Replaced -- only integer instructions&quot;</span>},</div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#define PME_MONT_BACK_END_BUBBLE_ALL 3</span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;{ <span class="stringliteral">&quot;BACK_END_BUBBLE_ALL&quot;</span>, {0x0}, 0xfff0, 1, {0xffff0000}, <span class="stringliteral">&quot;Full Pipe Bubbles in Main Pipe -- Front-end, RSE, EXE, FPU/L1D stall or a pipeline flush due to an exception/branch misprediction&quot;</span>},</div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#define PME_MONT_BACK_END_BUBBLE_FE 4</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;{ <span class="stringliteral">&quot;BACK_END_BUBBLE_FE&quot;</span>, {0x10000}, 0xfff0, 1, {0xffff0000}, <span class="stringliteral">&quot;Full Pipe Bubbles in Main Pipe -- front-end&quot;</span>},</div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#define PME_MONT_BACK_END_BUBBLE_L1D_FPU_RSE 5</span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;{ <span class="stringliteral">&quot;BACK_END_BUBBLE_L1D_FPU_RSE&quot;</span>, {0x20000}, 0xfff0, 1, {0xffff0000}, <span class="stringliteral">&quot;Full Pipe Bubbles in Main Pipe -- L1D_FPU or RSE.&quot;</span>},</div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#define PME_MONT_BE_BR_MISPRED_DETAIL_ANY 6</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;{ <span class="stringliteral">&quot;BE_BR_MISPRED_DETAIL_ANY&quot;</span>, {0x61}, 0xfff0, 1, {0xffff0003}, <span class="stringliteral">&quot;BE Branch Misprediction Detail -- any back-end (be) mispredictions&quot;</span>},</div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#define PME_MONT_BE_BR_MISPRED_DETAIL_PFS 7</span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;{ <span class="stringliteral">&quot;BE_BR_MISPRED_DETAIL_PFS&quot;</span>, {0x30061}, 0xfff0, 1, {0xffff0003}, <span class="stringliteral">&quot;BE Branch Misprediction Detail -- only back-end pfs mispredictions for taken branches&quot;</span>},</div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#define PME_MONT_BE_BR_MISPRED_DETAIL_ROT 8</span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;{ <span class="stringliteral">&quot;BE_BR_MISPRED_DETAIL_ROT&quot;</span>, {0x20061}, 0xfff0, 1, {0xffff0003}, <span class="stringliteral">&quot;BE Branch Misprediction Detail -- only back-end rotate mispredictions&quot;</span>},</div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#define PME_MONT_BE_BR_MISPRED_DETAIL_STG 9</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;{ <span class="stringliteral">&quot;BE_BR_MISPRED_DETAIL_STG&quot;</span>, {0x10061}, 0xfff0, 1, {0xffff0003}, <span class="stringliteral">&quot;BE Branch Misprediction Detail -- only back-end stage mispredictions&quot;</span>},</div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#define PME_MONT_BE_EXE_BUBBLE_ALL 10</span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;{ <span class="stringliteral">&quot;BE_EXE_BUBBLE_ALL&quot;</span>, {0x2}, 0xfff0, 1, {0xffff0000}, <span class="stringliteral">&quot;Full Pipe Bubbles in Main Pipe due to Execution Unit Stalls -- Back-end was stalled by exe&quot;</span>},</div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#define PME_MONT_BE_EXE_BUBBLE_ARCR 11</span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;{ <span class="stringliteral">&quot;BE_EXE_BUBBLE_ARCR&quot;</span>, {0x40002}, 0xfff0, 1, {0xffff0000}, <span class="stringliteral">&quot;Full Pipe Bubbles in Main Pipe due to Execution Unit Stalls -- Back-end was stalled by exe due to AR or CR dependency&quot;</span>},</div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#define PME_MONT_BE_EXE_BUBBLE_ARCR_PR_CANCEL_BANK 12</span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;{ <span class="stringliteral">&quot;BE_EXE_BUBBLE_ARCR_PR_CANCEL_BANK&quot;</span>, {0x80002}, 0xfff0, 1, {0xffff0000}, <span class="stringliteral">&quot;Full Pipe Bubbles in Main Pipe due to Execution Unit Stalls -- ARCR, PR, CANCEL or BANK_SWITCH&quot;</span>},</div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#define PME_MONT_BE_EXE_BUBBLE_BANK_SWITCH 13</span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;{ <span class="stringliteral">&quot;BE_EXE_BUBBLE_BANK_SWITCH&quot;</span>, {0x70002}, 0xfff0, 1, {0xffff0000}, <span class="stringliteral">&quot;Full Pipe Bubbles in Main Pipe due to Execution Unit Stalls -- Back-end was stalled by exe due to bank switching.&quot;</span>},</div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#define PME_MONT_BE_EXE_BUBBLE_CANCEL 14</span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;{ <span class="stringliteral">&quot;BE_EXE_BUBBLE_CANCEL&quot;</span>, {0x60002}, 0xfff0, 1, {0xffff0000}, <span class="stringliteral">&quot;Full Pipe Bubbles in Main Pipe due to Execution Unit Stalls -- Back-end was stalled by exe due to a canceled load&quot;</span>},</div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">#define PME_MONT_BE_EXE_BUBBLE_FRALL 15</span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;{ <span class="stringliteral">&quot;BE_EXE_BUBBLE_FRALL&quot;</span>, {0x20002}, 0xfff0, 1, {0xffff0000}, <span class="stringliteral">&quot;Full Pipe Bubbles in Main Pipe due to Execution Unit Stalls -- Back-end was stalled by exe due to FR/FR or FR/load dependency&quot;</span>},</div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor">#define PME_MONT_BE_EXE_BUBBLE_GRALL 16</span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;{ <span class="stringliteral">&quot;BE_EXE_BUBBLE_GRALL&quot;</span>, {0x10002}, 0xfff0, 1, {0xffff0000}, <span class="stringliteral">&quot;Full Pipe Bubbles in Main Pipe due to Execution Unit Stalls -- Back-end was stalled by exe due to GR/GR or GR/load dependency&quot;</span>},</div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">#define PME_MONT_BE_EXE_BUBBLE_GRGR 17</span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;{ <span class="stringliteral">&quot;BE_EXE_BUBBLE_GRGR&quot;</span>, {0x50002}, 0xfff0, 1, {0xffff0000}, <span class="stringliteral">&quot;Full Pipe Bubbles in Main Pipe due to Execution Unit Stalls -- Back-end was stalled by exe due to GR/GR dependency&quot;</span>},</div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">#define PME_MONT_BE_EXE_BUBBLE_PR 18</span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;{ <span class="stringliteral">&quot;BE_EXE_BUBBLE_PR&quot;</span>, {0x30002}, 0xfff0, 1, {0xffff0000}, <span class="stringliteral">&quot;Full Pipe Bubbles in Main Pipe due to Execution Unit Stalls -- Back-end was stalled by exe due to PR dependency&quot;</span>},</div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor">#define PME_MONT_BE_FLUSH_BUBBLE_ALL 19</span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;{ <span class="stringliteral">&quot;BE_FLUSH_BUBBLE_ALL&quot;</span>, {0x4}, 0xfff0, 1, {0xffff0000}, <span class="stringliteral">&quot;Full Pipe Bubbles in Main Pipe due to Flushes. -- Back-end was stalled due to either an exception/interruption or branch misprediction flush&quot;</span>},</div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor">#define PME_MONT_BE_FLUSH_BUBBLE_BRU 20</span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;{ <span class="stringliteral">&quot;BE_FLUSH_BUBBLE_BRU&quot;</span>, {0x10004}, 0xfff0, 1, {0xffff0000}, <span class="stringliteral">&quot;Full Pipe Bubbles in Main Pipe due to Flushes. -- Back-end was stalled due to a branch misprediction flush&quot;</span>},</div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor">#define PME_MONT_BE_FLUSH_BUBBLE_XPN 21</span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;{ <span class="stringliteral">&quot;BE_FLUSH_BUBBLE_XPN&quot;</span>, {0x20004}, 0xfff0, 1, {0xffff0000}, <span class="stringliteral">&quot;Full Pipe Bubbles in Main Pipe due to Flushes. -- Back-end was stalled due to an exception/interruption flush&quot;</span>},</div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor">#define PME_MONT_BE_L1D_FPU_BUBBLE_ALL 22</span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;{ <span class="stringliteral">&quot;BE_L1D_FPU_BUBBLE_ALL&quot;</span>, {0xca}, 0xfff0, 1, {0x5210000}, <span class="stringliteral">&quot;Full Pipe Bubbles in Main Pipe due to FPU or L1D Cache -- Back-end was stalled by L1D or FPU&quot;</span>},</div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor">#define PME_MONT_BE_L1D_FPU_BUBBLE_FPU 23</span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;{ <span class="stringliteral">&quot;BE_L1D_FPU_BUBBLE_FPU&quot;</span>, {0x100ca}, 0xfff0, 1, {0x5210000}, <span class="stringliteral">&quot;Full Pipe Bubbles in Main Pipe due to FPU or L1D Cache -- Back-end was stalled by FPU.&quot;</span>},</div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">#define PME_MONT_BE_L1D_FPU_BUBBLE_L1D 24</span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;{ <span class="stringliteral">&quot;BE_L1D_FPU_BUBBLE_L1D&quot;</span>, {0x200ca}, 0xfff0, 1, {0x5210000}, <span class="stringliteral">&quot;Full Pipe Bubbles in Main Pipe due to FPU or L1D Cache -- Back-end was stalled by L1D. This includes all stalls caused by the L1 pipeline (created in the L1D stage of the L1 pipeline which corresponds to the DET stage of the main pipe).&quot;</span>},</div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor">#define PME_MONT_BE_L1D_FPU_BUBBLE_L1D_AR_CR 25</span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;{ <span class="stringliteral">&quot;BE_L1D_FPU_BUBBLE_L1D_AR_CR&quot;</span>, {0x800ca}, 0xfff0, 1, {0x5210000}, <span class="stringliteral">&quot;Full Pipe Bubbles in Main Pipe due to FPU or L1D Cache -- Back-end was stalled by L1D due to ar/cr requiring a stall&quot;</span>},</div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">#define PME_MONT_BE_L1D_FPU_BUBBLE_L1D_FILLCONF 26</span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;{ <span class="stringliteral">&quot;BE_L1D_FPU_BUBBLE_L1D_FILLCONF&quot;</span>, {0x700ca}, 0xfff0, 1, {0x5210000}, <span class="stringliteral">&quot;Full Pipe Bubbles in Main Pipe due to FPU or L1D Cache -- Back-end was stalled by L1D due a store in conflict with a returning fill.&quot;</span>},</div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor">#define PME_MONT_BE_L1D_FPU_BUBBLE_L1D_FULLSTBUF 27</span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;{ <span class="stringliteral">&quot;BE_L1D_FPU_BUBBLE_L1D_FULLSTBUF&quot;</span>, {0x300ca}, 0xfff0, 1, {0x5210000}, <span class="stringliteral">&quot;Full Pipe Bubbles in Main Pipe due to FPU or L1D Cache -- Back-end was stalled by L1D due to store buffer being full&quot;</span>},</div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor">#define PME_MONT_BE_L1D_FPU_BUBBLE_L1D_HPW 28</span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;{ <span class="stringliteral">&quot;BE_L1D_FPU_BUBBLE_L1D_HPW&quot;</span>, {0x500ca}, 0xfff0, 1, {0x5210000}, <span class="stringliteral">&quot;Full Pipe Bubbles in Main Pipe due to FPU or L1D Cache -- Back-end was stalled by L1D due to Hardware Page Walker&quot;</span>},</div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor">#define PME_MONT_BE_L1D_FPU_BUBBLE_L1D_L2BPRESS 29</span></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;{ <span class="stringliteral">&quot;BE_L1D_FPU_BUBBLE_L1D_L2BPRESS&quot;</span>, {0x900ca}, 0xfff0, 1, {0x5210000}, <span class="stringliteral">&quot;Full Pipe Bubbles in Main Pipe due to FPU or L1D Cache -- Back-end was stalled by L1D due to L2 Back Pressure&quot;</span>},</div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor">#define PME_MONT_BE_L1D_FPU_BUBBLE_L1D_LDCHK 30</span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;{ <span class="stringliteral">&quot;BE_L1D_FPU_BUBBLE_L1D_LDCHK&quot;</span>, {0xc00ca}, 0xfff0, 1, {0x5210000}, <span class="stringliteral">&quot;Full Pipe Bubbles in Main Pipe due to FPU or L1D Cache -- Back-end was stalled by L1D due to architectural ordering conflict&quot;</span>},</div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor">#define PME_MONT_BE_L1D_FPU_BUBBLE_L1D_LDCONF 31</span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;{ <span class="stringliteral">&quot;BE_L1D_FPU_BUBBLE_L1D_LDCONF&quot;</span>, {0xb00ca}, 0xfff0, 1, {0x5210000}, <span class="stringliteral">&quot;Full Pipe Bubbles in Main Pipe due to FPU or L1D Cache -- Back-end was stalled by L1D due to architectural ordering conflict&quot;</span>},</div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor">#define PME_MONT_BE_L1D_FPU_BUBBLE_L1D_NAT 32</span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;{ <span class="stringliteral">&quot;BE_L1D_FPU_BUBBLE_L1D_NAT&quot;</span>, {0xd00ca}, 0xfff0, 1, {0x5210000}, <span class="stringliteral">&quot;Full Pipe Bubbles in Main Pipe due to FPU or L1D Cache -- Back-end was stalled by L1D due to L1D data return needing recirculated NaT generation.&quot;</span>},</div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor">#define PME_MONT_BE_L1D_FPU_BUBBLE_L1D_NATCONF 33</span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;{ <span class="stringliteral">&quot;BE_L1D_FPU_BUBBLE_L1D_NATCONF&quot;</span>, {0xf00ca}, 0xfff0, 1, {0x5210000}, <span class="stringliteral">&quot;Full Pipe Bubbles in Main Pipe due to FPU or L1D Cache -- Back-end was stalled by L1D due to ld8.fill conflict with st8.spill not written to unat.&quot;</span>},</div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor">#define PME_MONT_BE_L1D_FPU_BUBBLE_L1D_PIPE_RECIRC 34</span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;{ <span class="stringliteral">&quot;BE_L1D_FPU_BUBBLE_L1D_PIPE_RECIRC&quot;</span>, {0x400ca}, 0xfff0, 1, {0x5210000}, <span class="stringliteral">&quot;Full Pipe Bubbles in Main Pipe due to FPU or L1D Cache -- Back-end was stalled by L1D due to recirculate&quot;</span>},</div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor">#define PME_MONT_BE_L1D_FPU_BUBBLE_L1D_STBUFRECIR 35</span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;{ <span class="stringliteral">&quot;BE_L1D_FPU_BUBBLE_L1D_STBUFRECIR&quot;</span>, {0xe00ca}, 0xfff0, 1, {0x5210000}, <span class="stringliteral">&quot;Full Pipe Bubbles in Main Pipe due to FPU or L1D Cache -- Back-end was stalled by L1D due to store buffer cancel needing recirculate.&quot;</span>},</div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor">#define PME_MONT_BE_L1D_FPU_BUBBLE_L1D_TLB 36</span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;{ <span class="stringliteral">&quot;BE_L1D_FPU_BUBBLE_L1D_TLB&quot;</span>, {0xa00ca}, 0xfff0, 1, {0x5210000}, <span class="stringliteral">&quot;Full Pipe Bubbles in Main Pipe due to FPU or L1D Cache -- Back-end was stalled by L1D due to L2DTLB to L1DTLB transfer&quot;</span>},</div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor">#define PME_MONT_BE_LOST_BW_DUE_TO_FE_ALL 37</span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;{ <span class="stringliteral">&quot;BE_LOST_BW_DUE_TO_FE_ALL&quot;</span>, {0x72}, 0xfff0, 2, {0xffff0000}, <span class="stringliteral">&quot;Invalid Bundles if BE Not Stalled for Other Reasons. -- count regardless of cause&quot;</span>},</div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor">#define PME_MONT_BE_LOST_BW_DUE_TO_FE_BI 38</span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;{ <span class="stringliteral">&quot;BE_LOST_BW_DUE_TO_FE_BI&quot;</span>, {0x90072}, 0xfff0, 2, {0xffff0000}, <span class="stringliteral">&quot;Invalid Bundles if BE Not Stalled for Other Reasons. -- only if caused by branch initialization stall&quot;</span>},</div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor">#define PME_MONT_BE_LOST_BW_DUE_TO_FE_BRQ 39</span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;{ <span class="stringliteral">&quot;BE_LOST_BW_DUE_TO_FE_BRQ&quot;</span>, {0xa0072}, 0xfff0, 2, {0xffff0000}, <span class="stringliteral">&quot;Invalid Bundles if BE Not Stalled for Other Reasons. -- only if caused by branch retirement queue stall&quot;</span>},</div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor">#define PME_MONT_BE_LOST_BW_DUE_TO_FE_BR_ILOCK 40</span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;{ <span class="stringliteral">&quot;BE_LOST_BW_DUE_TO_FE_BR_ILOCK&quot;</span>, {0xc0072}, 0xfff0, 2, {0xffff0000}, <span class="stringliteral">&quot;Invalid Bundles if BE Not Stalled for Other Reasons. -- only if caused by branch interlock stall&quot;</span>},</div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor">#define PME_MONT_BE_LOST_BW_DUE_TO_FE_BUBBLE 41</span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;{ <span class="stringliteral">&quot;BE_LOST_BW_DUE_TO_FE_BUBBLE&quot;</span>, {0xd0072}, 0xfff0, 2, {0xffff0000}, <span class="stringliteral">&quot;Invalid Bundles if BE Not Stalled for Other Reasons. -- only if caused by branch resteer bubble stall&quot;</span>},</div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor">#define PME_MONT_BE_LOST_BW_DUE_TO_FE_FEFLUSH 42</span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;{ <span class="stringliteral">&quot;BE_LOST_BW_DUE_TO_FE_FEFLUSH&quot;</span>, {0x10072}, 0xfff0, 2, {0xffff0000}, <span class="stringliteral">&quot;Invalid Bundles if BE Not Stalled for Other Reasons. -- only if caused by a front-end flush&quot;</span>},</div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor">#define PME_MONT_BE_LOST_BW_DUE_TO_FE_FILL_RECIRC 43</span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;{ <span class="stringliteral">&quot;BE_LOST_BW_DUE_TO_FE_FILL_RECIRC&quot;</span>, {0x80072}, 0xfff0, 2, {0xffff0000}, <span class="stringliteral">&quot;Invalid Bundles if BE Not Stalled for Other Reasons. -- only if caused by a recirculate for a cache line fill operation&quot;</span>},</div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor">#define PME_MONT_BE_LOST_BW_DUE_TO_FE_IBFULL 44</span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;{ <span class="stringliteral">&quot;BE_LOST_BW_DUE_TO_FE_IBFULL&quot;</span>, {0x50072}, 0xfff0, 2, {0xffff0000}, <span class="stringliteral">&quot;Invalid Bundles if BE Not Stalled for Other Reasons. -- (* meaningless for this event *)&quot;</span>},</div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor">#define PME_MONT_BE_LOST_BW_DUE_TO_FE_IMISS 45</span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;{ <span class="stringliteral">&quot;BE_LOST_BW_DUE_TO_FE_IMISS&quot;</span>, {0x60072}, 0xfff0, 2, {0xffff0000}, <span class="stringliteral">&quot;Invalid Bundles if BE Not Stalled for Other Reasons. -- only if caused by instruction cache miss stall&quot;</span>},</div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor">#define PME_MONT_BE_LOST_BW_DUE_TO_FE_PLP 46</span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;{ <span class="stringliteral">&quot;BE_LOST_BW_DUE_TO_FE_PLP&quot;</span>, {0xb0072}, 0xfff0, 2, {0xffff0000}, <span class="stringliteral">&quot;Invalid Bundles if BE Not Stalled for Other Reasons. -- only if caused by perfect loop prediction stall&quot;</span>},</div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="preprocessor">#define PME_MONT_BE_LOST_BW_DUE_TO_FE_TLBMISS 47</span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;{ <span class="stringliteral">&quot;BE_LOST_BW_DUE_TO_FE_TLBMISS&quot;</span>, {0x70072}, 0xfff0, 2, {0xffff0000}, <span class="stringliteral">&quot;Invalid Bundles if BE Not Stalled for Other Reasons. -- only if caused by TLB stall&quot;</span>},</div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor">#define PME_MONT_BE_LOST_BW_DUE_TO_FE_UNREACHED 48</span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;{ <span class="stringliteral">&quot;BE_LOST_BW_DUE_TO_FE_UNREACHED&quot;</span>, {0x40072}, 0xfff0, 2, {0xffff0000}, <span class="stringliteral">&quot;Invalid Bundles if BE Not Stalled for Other Reasons. -- only if caused by unreachable bundle&quot;</span>},</div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor">#define PME_MONT_BE_RSE_BUBBLE_ALL 49</span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;{ <span class="stringliteral">&quot;BE_RSE_BUBBLE_ALL&quot;</span>, {0x1}, 0xfff0, 1, {0xffff0000}, <span class="stringliteral">&quot;Full Pipe Bubbles in Main Pipe due to RSE Stalls -- Back-end was stalled by RSE&quot;</span>},</div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor">#define PME_MONT_BE_RSE_BUBBLE_AR_DEP 50</span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;{ <span class="stringliteral">&quot;BE_RSE_BUBBLE_AR_DEP&quot;</span>, {0x20001}, 0xfff0, 1, {0xffff0000}, <span class="stringliteral">&quot;Full Pipe Bubbles in Main Pipe due to RSE Stalls -- Back-end was stalled by RSE due to AR dependencies&quot;</span>},</div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor">#define PME_MONT_BE_RSE_BUBBLE_BANK_SWITCH 51</span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;{ <span class="stringliteral">&quot;BE_RSE_BUBBLE_BANK_SWITCH&quot;</span>, {0x10001}, 0xfff0, 1, {0xffff0000}, <span class="stringliteral">&quot;Full Pipe Bubbles in Main Pipe due to RSE Stalls -- Back-end was stalled by RSE due to bank switching&quot;</span>},</div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor">#define PME_MONT_BE_RSE_BUBBLE_LOADRS 52</span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;{ <span class="stringliteral">&quot;BE_RSE_BUBBLE_LOADRS&quot;</span>, {0x50001}, 0xfff0, 1, {0xffff0000}, <span class="stringliteral">&quot;Full Pipe Bubbles in Main Pipe due to RSE Stalls -- Back-end was stalled by RSE due to loadrs calculations&quot;</span>},</div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor">#define PME_MONT_BE_RSE_BUBBLE_OVERFLOW 53</span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;{ <span class="stringliteral">&quot;BE_RSE_BUBBLE_OVERFLOW&quot;</span>, {0x30001}, 0xfff0, 1, {0xffff0000}, <span class="stringliteral">&quot;Full Pipe Bubbles in Main Pipe due to RSE Stalls -- Back-end was stalled by RSE due to need to spill&quot;</span>},</div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor">#define PME_MONT_BE_RSE_BUBBLE_UNDERFLOW 54</span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;{ <span class="stringliteral">&quot;BE_RSE_BUBBLE_UNDERFLOW&quot;</span>, {0x40001}, 0xfff0, 1, {0xffff0000}, <span class="stringliteral">&quot;Full Pipe Bubbles in Main Pipe due to RSE Stalls -- Back-end was stalled by RSE due to need to fill&quot;</span>},</div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor">#define PME_MONT_BR_MISPRED_DETAIL_ALL_ALL_PRED 55</span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;{ <span class="stringliteral">&quot;BR_MISPRED_DETAIL_ALL_ALL_PRED&quot;</span>, {0x5b}, 0xfff0, 3, {0xffff0003}, <span class="stringliteral">&quot;FE Branch Mispredict Detail -- All branch types regardless of prediction result&quot;</span>},</div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor">#define PME_MONT_BR_MISPRED_DETAIL_ALL_CORRECT_PRED 56</span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;{ <span class="stringliteral">&quot;BR_MISPRED_DETAIL_ALL_CORRECT_PRED&quot;</span>, {0x1005b}, 0xfff0, 3, {0xffff0003}, <span class="stringliteral">&quot;FE Branch Mispredict Detail -- All branch types, correctly predicted branches (outcome and target)&quot;</span>},</div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor">#define PME_MONT_BR_MISPRED_DETAIL_ALL_WRONG_PATH 57</span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;{ <span class="stringliteral">&quot;BR_MISPRED_DETAIL_ALL_WRONG_PATH&quot;</span>, {0x2005b}, 0xfff0, 3, {0xffff0003}, <span class="stringliteral">&quot;FE Branch Mispredict Detail -- All branch types, mispredicted branches due to wrong branch direction&quot;</span>},</div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor">#define PME_MONT_BR_MISPRED_DETAIL_ALL_WRONG_TARGET 58</span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;{ <span class="stringliteral">&quot;BR_MISPRED_DETAIL_ALL_WRONG_TARGET&quot;</span>, {0x3005b}, 0xfff0, 3, {0xffff0003}, <span class="stringliteral">&quot;FE Branch Mispredict Detail -- All branch types, mispredicted branches due to wrong target for taken branches&quot;</span>},</div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor">#define PME_MONT_BR_MISPRED_DETAIL_IPREL_ALL_PRED 59</span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;{ <span class="stringliteral">&quot;BR_MISPRED_DETAIL_IPREL_ALL_PRED&quot;</span>, {0x4005b}, 0xfff0, 3, {0xffff0003}, <span class="stringliteral">&quot;FE Branch Mispredict Detail -- Only IP relative branches, regardless of prediction result&quot;</span>},</div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor">#define PME_MONT_BR_MISPRED_DETAIL_IPREL_CORRECT_PRED 60</span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;{ <span class="stringliteral">&quot;BR_MISPRED_DETAIL_IPREL_CORRECT_PRED&quot;</span>, {0x5005b}, 0xfff0, 3, {0xffff0003}, <span class="stringliteral">&quot;FE Branch Mispredict Detail -- Only IP relative branches, correctly predicted branches (outcome and target)&quot;</span>},</div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor">#define PME_MONT_BR_MISPRED_DETAIL_IPREL_WRONG_PATH 61</span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;{ <span class="stringliteral">&quot;BR_MISPRED_DETAIL_IPREL_WRONG_PATH&quot;</span>, {0x6005b}, 0xfff0, 3, {0xffff0003}, <span class="stringliteral">&quot;FE Branch Mispredict Detail -- Only IP relative branches, mispredicted branches due to wrong branch direction&quot;</span>},</div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor">#define PME_MONT_BR_MISPRED_DETAIL_IPREL_WRONG_TARGET 62</span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;{ <span class="stringliteral">&quot;BR_MISPRED_DETAIL_IPREL_WRONG_TARGET&quot;</span>, {0x7005b}, 0xfff0, 3, {0xffff0003}, <span class="stringliteral">&quot;FE Branch Mispredict Detail -- Only IP relative branches, mispredicted branches due to wrong target for taken branches&quot;</span>},</div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor">#define PME_MONT_BR_MISPRED_DETAIL_NRETIND_ALL_PRED 63</span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;{ <span class="stringliteral">&quot;BR_MISPRED_DETAIL_NRETIND_ALL_PRED&quot;</span>, {0xc005b}, 0xfff0, 3, {0xffff0003}, <span class="stringliteral">&quot;FE Branch Mispredict Detail -- Only non-return indirect branches, regardless of prediction result&quot;</span>},</div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="preprocessor">#define PME_MONT_BR_MISPRED_DETAIL_NRETIND_CORRECT_PRED 64</span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;{ <span class="stringliteral">&quot;BR_MISPRED_DETAIL_NRETIND_CORRECT_PRED&quot;</span>, {0xd005b}, 0xfff0, 3, {0xffff0003}, <span class="stringliteral">&quot;FE Branch Mispredict Detail -- Only non-return indirect branches, correctly predicted branches (outcome and target)&quot;</span>},</div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="preprocessor">#define PME_MONT_BR_MISPRED_DETAIL_NRETIND_WRONG_PATH 65</span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;{ <span class="stringliteral">&quot;BR_MISPRED_DETAIL_NRETIND_WRONG_PATH&quot;</span>, {0xe005b}, 0xfff0, 3, {0xffff0003}, <span class="stringliteral">&quot;FE Branch Mispredict Detail -- Only non-return indirect branches, mispredicted branches due to wrong branch direction&quot;</span>},</div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor">#define PME_MONT_BR_MISPRED_DETAIL_NRETIND_WRONG_TARGET 66</span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;{ <span class="stringliteral">&quot;BR_MISPRED_DETAIL_NRETIND_WRONG_TARGET&quot;</span>, {0xf005b}, 0xfff0, 3, {0xffff0003}, <span class="stringliteral">&quot;FE Branch Mispredict Detail -- Only non-return indirect branches, mispredicted branches due to wrong target for taken branches&quot;</span>},</div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor">#define PME_MONT_BR_MISPRED_DETAIL_RETURN_ALL_PRED 67</span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;{ <span class="stringliteral">&quot;BR_MISPRED_DETAIL_RETURN_ALL_PRED&quot;</span>, {0x8005b}, 0xfff0, 3, {0xffff0003}, <span class="stringliteral">&quot;FE Branch Mispredict Detail -- Only return type branches, regardless of prediction result&quot;</span>},</div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor">#define PME_MONT_BR_MISPRED_DETAIL_RETURN_CORRECT_PRED 68</span></div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;{ <span class="stringliteral">&quot;BR_MISPRED_DETAIL_RETURN_CORRECT_PRED&quot;</span>, {0x9005b}, 0xfff0, 3, {0xffff0003}, <span class="stringliteral">&quot;FE Branch Mispredict Detail -- Only return type branches, correctly predicted branches (outcome and target)&quot;</span>},</div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="preprocessor">#define PME_MONT_BR_MISPRED_DETAIL_RETURN_WRONG_PATH 69</span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;{ <span class="stringliteral">&quot;BR_MISPRED_DETAIL_RETURN_WRONG_PATH&quot;</span>, {0xa005b}, 0xfff0, 3, {0xffff0003}, <span class="stringliteral">&quot;FE Branch Mispredict Detail -- Only return type branches, mispredicted branches due to wrong branch direction&quot;</span>},</div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="preprocessor">#define PME_MONT_BR_MISPRED_DETAIL_RETURN_WRONG_TARGET 70</span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;{ <span class="stringliteral">&quot;BR_MISPRED_DETAIL_RETURN_WRONG_TARGET&quot;</span>, {0xb005b}, 0xfff0, 3, {0xffff0003}, <span class="stringliteral">&quot;FE Branch Mispredict Detail -- Only return type branches, mispredicted branches due to wrong target for taken branches&quot;</span>},</div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="preprocessor">#define PME_MONT_BR_MISPRED_DETAIL2_ALL_ALL_UNKNOWN_PRED 71</span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;{ <span class="stringliteral">&quot;BR_MISPRED_DETAIL2_ALL_ALL_UNKNOWN_PRED&quot;</span>, {0x68}, 0xfff0, 2, {0xffff0003}, <span class="stringliteral">&quot;FE Branch Mispredict Detail (Unknown Path Component) -- All branch types, branches with unknown path prediction&quot;</span>},</div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor">#define PME_MONT_BR_MISPRED_DETAIL2_ALL_UNKNOWN_PATH_CORRECT_PRED 72</span></div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;{ <span class="stringliteral">&quot;BR_MISPRED_DETAIL2_ALL_UNKNOWN_PATH_CORRECT_PRED&quot;</span>, {0x10068}, 0xfff0, 2, {0xffff0003}, <span class="stringliteral">&quot;FE Branch Mispredict Detail (Unknown Path Component) -- All branch types, branches with unknown path prediction and correctly predicted branch (outcome &amp; target)&quot;</span>},</div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="preprocessor">#define PME_MONT_BR_MISPRED_DETAIL2_ALL_UNKNOWN_PATH_WRONG_PATH 73</span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;{ <span class="stringliteral">&quot;BR_MISPRED_DETAIL2_ALL_UNKNOWN_PATH_WRONG_PATH&quot;</span>, {0x20068}, 0xfff0, 2, {0xffff0003}, <span class="stringliteral">&quot;FE Branch Mispredict Detail (Unknown Path Component) -- All branch types, branches with unknown path prediction and wrong branch direction&quot;</span>},</div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor">#define PME_MONT_BR_MISPRED_DETAIL2_IPREL_ALL_UNKNOWN_PRED 74</span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;{ <span class="stringliteral">&quot;BR_MISPRED_DETAIL2_IPREL_ALL_UNKNOWN_PRED&quot;</span>, {0x40068}, 0xfff0, 2, {0xffff0003}, <span class="stringliteral">&quot;FE Branch Mispredict Detail (Unknown Path Component) -- Only IP relative branches, branches with unknown path prediction&quot;</span>},</div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="preprocessor">#define PME_MONT_BR_MISPRED_DETAIL2_IPREL_UNKNOWN_PATH_CORRECT_PRED 75</span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;{ <span class="stringliteral">&quot;BR_MISPRED_DETAIL2_IPREL_UNKNOWN_PATH_CORRECT_PRED&quot;</span>, {0x50068}, 0xfff0, 2, {0xffff0003}, <span class="stringliteral">&quot;FE Branch Mispredict Detail (Unknown Path Component) -- Only IP relative branches, branches with unknown path prediction and correct predicted branch (outcome &amp; target)&quot;</span>},</div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor">#define PME_MONT_BR_MISPRED_DETAIL2_IPREL_UNKNOWN_PATH_WRONG_PATH 76</span></div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;{ <span class="stringliteral">&quot;BR_MISPRED_DETAIL2_IPREL_UNKNOWN_PATH_WRONG_PATH&quot;</span>, {0x60068}, 0xfff0, 2, {0xffff0003}, <span class="stringliteral">&quot;FE Branch Mispredict Detail (Unknown Path Component) -- Only IP relative branches, branches with unknown path prediction and wrong branch direction&quot;</span>},</div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="preprocessor">#define PME_MONT_BR_MISPRED_DETAIL2_NRETIND_ALL_UNKNOWN_PRED 77</span></div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;{ <span class="stringliteral">&quot;BR_MISPRED_DETAIL2_NRETIND_ALL_UNKNOWN_PRED&quot;</span>, {0xc0068}, 0xfff0, 2, {0xffff0003}, <span class="stringliteral">&quot;FE Branch Mispredict Detail (Unknown Path Component) -- Only non-return indirect branches, branches with unknown path prediction&quot;</span>},</div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="preprocessor">#define PME_MONT_BR_MISPRED_DETAIL2_NRETIND_UNKNOWN_PATH_CORRECT_PRED 78</span></div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;{ <span class="stringliteral">&quot;BR_MISPRED_DETAIL2_NRETIND_UNKNOWN_PATH_CORRECT_PRED&quot;</span>, {0xd0068}, 0xfff0, 2, {0xffff0003}, <span class="stringliteral">&quot;FE Branch Mispredict Detail (Unknown Path Component) -- Only non-return indirect branches, branches with unknown path prediction and correct predicted branch (outcome &amp; target)&quot;</span>},</div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="preprocessor">#define PME_MONT_BR_MISPRED_DETAIL2_NRETIND_UNKNOWN_PATH_WRONG_PATH 79</span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;{ <span class="stringliteral">&quot;BR_MISPRED_DETAIL2_NRETIND_UNKNOWN_PATH_WRONG_PATH&quot;</span>, {0xe0068}, 0xfff0, 2, {0xffff0003}, <span class="stringliteral">&quot;FE Branch Mispredict Detail (Unknown Path Component) -- Only non-return indirect branches, branches with unknown path prediction and wrong branch direction&quot;</span>},</div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="preprocessor">#define PME_MONT_BR_MISPRED_DETAIL2_RETURN_ALL_UNKNOWN_PRED 80</span></div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;{ <span class="stringliteral">&quot;BR_MISPRED_DETAIL2_RETURN_ALL_UNKNOWN_PRED&quot;</span>, {0x80068}, 0xfff0, 2, {0xffff0003}, <span class="stringliteral">&quot;FE Branch Mispredict Detail (Unknown Path Component) -- Only return type branches, branches with unknown path prediction&quot;</span>},</div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="preprocessor">#define PME_MONT_BR_MISPRED_DETAIL2_RETURN_UNKNOWN_PATH_CORRECT_PRED 81</span></div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;{ <span class="stringliteral">&quot;BR_MISPRED_DETAIL2_RETURN_UNKNOWN_PATH_CORRECT_PRED&quot;</span>, {0x90068}, 0xfff0, 2, {0xffff0003}, <span class="stringliteral">&quot;FE Branch Mispredict Detail (Unknown Path Component) -- Only return type branches, branches with unknown path prediction and correct predicted branch (outcome &amp; target)&quot;</span>},</div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="preprocessor">#define PME_MONT_BR_MISPRED_DETAIL2_RETURN_UNKNOWN_PATH_WRONG_PATH 82</span></div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;{ <span class="stringliteral">&quot;BR_MISPRED_DETAIL2_RETURN_UNKNOWN_PATH_WRONG_PATH&quot;</span>, {0xa0068}, 0xfff0, 2, {0xffff0003}, <span class="stringliteral">&quot;FE Branch Mispredict Detail (Unknown Path Component) -- Only return type branches, branches with unknown path prediction and wrong branch direction&quot;</span>},</div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="preprocessor">#define PME_MONT_BR_PATH_PRED_ALL_MISPRED_NOTTAKEN 83</span></div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;{ <span class="stringliteral">&quot;BR_PATH_PRED_ALL_MISPRED_NOTTAKEN&quot;</span>, {0x54}, 0xfff0, 3, {0xffff0003}, <span class="stringliteral">&quot;FE Branch Path Prediction Detail -- All branch types, incorrectly predicted path and not taken branch&quot;</span>},</div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="preprocessor">#define PME_MONT_BR_PATH_PRED_ALL_MISPRED_TAKEN 84</span></div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;{ <span class="stringliteral">&quot;BR_PATH_PRED_ALL_MISPRED_TAKEN&quot;</span>, {0x10054}, 0xfff0, 3, {0xffff0003}, <span class="stringliteral">&quot;FE Branch Path Prediction Detail -- All branch types, incorrectly predicted path and taken branch&quot;</span>},</div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="preprocessor">#define PME_MONT_BR_PATH_PRED_ALL_OKPRED_NOTTAKEN 85</span></div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;{ <span class="stringliteral">&quot;BR_PATH_PRED_ALL_OKPRED_NOTTAKEN&quot;</span>, {0x20054}, 0xfff0, 3, {0xffff0003}, <span class="stringliteral">&quot;FE Branch Path Prediction Detail -- All branch types, correctly predicted path and not taken branch&quot;</span>},</div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="preprocessor">#define PME_MONT_BR_PATH_PRED_ALL_OKPRED_TAKEN 86</span></div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;{ <span class="stringliteral">&quot;BR_PATH_PRED_ALL_OKPRED_TAKEN&quot;</span>, {0x30054}, 0xfff0, 3, {0xffff0003}, <span class="stringliteral">&quot;FE Branch Path Prediction Detail -- All branch types, correctly predicted path and taken branch&quot;</span>},</div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="preprocessor">#define PME_MONT_BR_PATH_PRED_IPREL_MISPRED_NOTTAKEN 87</span></div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;{ <span class="stringliteral">&quot;BR_PATH_PRED_IPREL_MISPRED_NOTTAKEN&quot;</span>, {0x40054}, 0xfff0, 3, {0xffff0003}, <span class="stringliteral">&quot;FE Branch Path Prediction Detail -- Only IP relative branches, incorrectly predicted path and not taken branch&quot;</span>},</div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="preprocessor">#define PME_MONT_BR_PATH_PRED_IPREL_MISPRED_TAKEN 88</span></div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;{ <span class="stringliteral">&quot;BR_PATH_PRED_IPREL_MISPRED_TAKEN&quot;</span>, {0x50054}, 0xfff0, 3, {0xffff0003}, <span class="stringliteral">&quot;FE Branch Path Prediction Detail -- Only IP relative branches, incorrectly predicted path and taken branch&quot;</span>},</div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="preprocessor">#define PME_MONT_BR_PATH_PRED_IPREL_OKPRED_NOTTAKEN 89</span></div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;{ <span class="stringliteral">&quot;BR_PATH_PRED_IPREL_OKPRED_NOTTAKEN&quot;</span>, {0x60054}, 0xfff0, 3, {0xffff0003}, <span class="stringliteral">&quot;FE Branch Path Prediction Detail -- Only IP relative branches, correctly predicted path and not taken branch&quot;</span>},</div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="preprocessor">#define PME_MONT_BR_PATH_PRED_IPREL_OKPRED_TAKEN 90</span></div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;{ <span class="stringliteral">&quot;BR_PATH_PRED_IPREL_OKPRED_TAKEN&quot;</span>, {0x70054}, 0xfff0, 3, {0xffff0003}, <span class="stringliteral">&quot;FE Branch Path Prediction Detail -- Only IP relative branches, correctly predicted path and taken branch&quot;</span>},</div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="preprocessor">#define PME_MONT_BR_PATH_PRED_NRETIND_MISPRED_NOTTAKEN 91</span></div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;{ <span class="stringliteral">&quot;BR_PATH_PRED_NRETIND_MISPRED_NOTTAKEN&quot;</span>, {0xc0054}, 0xfff0, 3, {0xffff0003}, <span class="stringliteral">&quot;FE Branch Path Prediction Detail -- Only non-return indirect branches, incorrectly predicted path and not taken branch&quot;</span>},</div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="preprocessor">#define PME_MONT_BR_PATH_PRED_NRETIND_MISPRED_TAKEN 92</span></div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;{ <span class="stringliteral">&quot;BR_PATH_PRED_NRETIND_MISPRED_TAKEN&quot;</span>, {0xd0054}, 0xfff0, 3, {0xffff0003}, <span class="stringliteral">&quot;FE Branch Path Prediction Detail -- Only non-return indirect branches, incorrectly predicted path and taken branch&quot;</span>},</div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="preprocessor">#define PME_MONT_BR_PATH_PRED_NRETIND_OKPRED_NOTTAKEN 93</span></div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;{ <span class="stringliteral">&quot;BR_PATH_PRED_NRETIND_OKPRED_NOTTAKEN&quot;</span>, {0xe0054}, 0xfff0, 3, {0xffff0003}, <span class="stringliteral">&quot;FE Branch Path Prediction Detail -- Only non-return indirect branches, correctly predicted path and not taken branch&quot;</span>},</div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="preprocessor">#define PME_MONT_BR_PATH_PRED_NRETIND_OKPRED_TAKEN 94</span></div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;{ <span class="stringliteral">&quot;BR_PATH_PRED_NRETIND_OKPRED_TAKEN&quot;</span>, {0xf0054}, 0xfff0, 3, {0xffff0003}, <span class="stringliteral">&quot;FE Branch Path Prediction Detail -- Only non-return indirect branches, correctly predicted path and taken branch&quot;</span>},</div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="preprocessor">#define PME_MONT_BR_PATH_PRED_RETURN_MISPRED_NOTTAKEN 95</span></div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;{ <span class="stringliteral">&quot;BR_PATH_PRED_RETURN_MISPRED_NOTTAKEN&quot;</span>, {0x80054}, 0xfff0, 3, {0xffff0003}, <span class="stringliteral">&quot;FE Branch Path Prediction Detail -- Only return type branches, incorrectly predicted path and not taken branch&quot;</span>},</div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="preprocessor">#define PME_MONT_BR_PATH_PRED_RETURN_MISPRED_TAKEN 96</span></div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;{ <span class="stringliteral">&quot;BR_PATH_PRED_RETURN_MISPRED_TAKEN&quot;</span>, {0x90054}, 0xfff0, 3, {0xffff0003}, <span class="stringliteral">&quot;FE Branch Path Prediction Detail -- Only return type branches, incorrectly predicted path and taken branch&quot;</span>},</div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="preprocessor">#define PME_MONT_BR_PATH_PRED_RETURN_OKPRED_NOTTAKEN 97</span></div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;{ <span class="stringliteral">&quot;BR_PATH_PRED_RETURN_OKPRED_NOTTAKEN&quot;</span>, {0xa0054}, 0xfff0, 3, {0xffff0003}, <span class="stringliteral">&quot;FE Branch Path Prediction Detail -- Only return type branches, correctly predicted path and not taken branch&quot;</span>},</div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="preprocessor">#define PME_MONT_BR_PATH_PRED_RETURN_OKPRED_TAKEN 98</span></div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;{ <span class="stringliteral">&quot;BR_PATH_PRED_RETURN_OKPRED_TAKEN&quot;</span>, {0xb0054}, 0xfff0, 3, {0xffff0003}, <span class="stringliteral">&quot;FE Branch Path Prediction Detail -- Only return type branches, correctly predicted path and taken branch&quot;</span>},</div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="preprocessor">#define PME_MONT_BR_PATH_PRED2_ALL_UNKNOWNPRED_NOTTAKEN 99</span></div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;{ <span class="stringliteral">&quot;BR_PATH_PRED2_ALL_UNKNOWNPRED_NOTTAKEN&quot;</span>, {0x6a}, 0xfff0, 2, {0xffff0003}, <span class="stringliteral">&quot;FE Branch Path Prediction Detail (Unknown pred component) -- All branch types, unknown predicted path and not taken branch (which impacts OKPRED_NOTTAKEN)&quot;</span>},</div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="preprocessor">#define PME_MONT_BR_PATH_PRED2_ALL_UNKNOWNPRED_TAKEN 100</span></div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;{ <span class="stringliteral">&quot;BR_PATH_PRED2_ALL_UNKNOWNPRED_TAKEN&quot;</span>, {0x1006a}, 0xfff0, 2, {0xffff0003}, <span class="stringliteral">&quot;FE Branch Path Prediction Detail (Unknown pred component) -- All branch types, unknown predicted path and taken branch (which impacts MISPRED_TAKEN)&quot;</span>},</div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="preprocessor">#define PME_MONT_BR_PATH_PRED2_IPREL_UNKNOWNPRED_NOTTAKEN 101</span></div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;{ <span class="stringliteral">&quot;BR_PATH_PRED2_IPREL_UNKNOWNPRED_NOTTAKEN&quot;</span>, {0x4006a}, 0xfff0, 2, {0xffff0003}, <span class="stringliteral">&quot;FE Branch Path Prediction Detail (Unknown pred component) -- Only IP relative branches, unknown predicted path and not taken branch (which impacts OKPRED_NOTTAKEN)&quot;</span>},</div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="preprocessor">#define PME_MONT_BR_PATH_PRED2_IPREL_UNKNOWNPRED_TAKEN 102</span></div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;{ <span class="stringliteral">&quot;BR_PATH_PRED2_IPREL_UNKNOWNPRED_TAKEN&quot;</span>, {0x5006a}, 0xfff0, 2, {0xffff0003}, <span class="stringliteral">&quot;FE Branch Path Prediction Detail (Unknown pred component) -- Only IP relative branches, unknown predicted path and taken branch (which impacts MISPRED_TAKEN)&quot;</span>},</div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="preprocessor">#define PME_MONT_BR_PATH_PRED2_NRETIND_UNKNOWNPRED_NOTTAKEN 103</span></div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;{ <span class="stringliteral">&quot;BR_PATH_PRED2_NRETIND_UNKNOWNPRED_NOTTAKEN&quot;</span>, {0xc006a}, 0xfff0, 2, {0xffff0003}, <span class="stringliteral">&quot;FE Branch Path Prediction Detail (Unknown pred component) -- Only non-return indirect branches, unknown predicted path and not taken branch (which impacts OKPRED_NOTTAKEN)&quot;</span>},</div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="preprocessor">#define PME_MONT_BR_PATH_PRED2_NRETIND_UNKNOWNPRED_TAKEN 104</span></div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;{ <span class="stringliteral">&quot;BR_PATH_PRED2_NRETIND_UNKNOWNPRED_TAKEN&quot;</span>, {0xd006a}, 0xfff0, 2, {0xffff0003}, <span class="stringliteral">&quot;FE Branch Path Prediction Detail (Unknown pred component) -- Only non-return indirect branches, unknown predicted path and taken branch (which impacts MISPRED_TAKEN)&quot;</span>},</div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="preprocessor">#define PME_MONT_BR_PATH_PRED2_RETURN_UNKNOWNPRED_NOTTAKEN 105</span></div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;{ <span class="stringliteral">&quot;BR_PATH_PRED2_RETURN_UNKNOWNPRED_NOTTAKEN&quot;</span>, {0x8006a}, 0xfff0, 2, {0xffff0003}, <span class="stringliteral">&quot;FE Branch Path Prediction Detail (Unknown pred component) -- Only return type branches, unknown predicted path and not taken branch (which impacts OKPRED_NOTTAKEN)&quot;</span>},</div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="preprocessor">#define PME_MONT_BR_PATH_PRED2_RETURN_UNKNOWNPRED_TAKEN 106</span></div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;{ <span class="stringliteral">&quot;BR_PATH_PRED2_RETURN_UNKNOWNPRED_TAKEN&quot;</span>, {0x9006a}, 0xfff0, 2, {0xffff0003}, <span class="stringliteral">&quot;FE Branch Path Prediction Detail (Unknown pred component) -- Only return type branches, unknown predicted path and taken branch (which impacts MISPRED_TAKEN)&quot;</span>},</div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="preprocessor">#define PME_MONT_BUS_ALL_ANY 107</span></div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;{ <span class="stringliteral">&quot;BUS_ALL_ANY&quot;</span>, {0x31887}, 0x03f0, 1, {0xffff0000}, <span class="stringliteral">&quot;Bus Transactions -- CPU or non-CPU (all transactions).&quot;</span>},</div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="preprocessor">#define PME_MONT_BUS_ALL_EITHER 108</span></div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;{ <span class="stringliteral">&quot;BUS_ALL_EITHER&quot;</span>, {0x1887}, 0x03f0, 1, {0xffff0000}, <span class="stringliteral">&quot;Bus Transactions -- transactions initiated by either cpu core&quot;</span>},</div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="preprocessor">#define PME_MONT_BUS_ALL_IO 109</span></div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;{ <span class="stringliteral">&quot;BUS_ALL_IO&quot;</span>, {0x11887}, 0x03f0, 1, {0xffff0000}, <span class="stringliteral">&quot;Bus Transactions -- transactions initiated by non-CPU priority agents&quot;</span>},</div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="preprocessor">#define PME_MONT_BUS_ALL_SELF 110</span></div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;{ <span class="stringliteral">&quot;BUS_ALL_SELF&quot;</span>, {0x21887}, 0x03f0, 1, {0xffff0000}, <span class="stringliteral">&quot;Bus Transactions -- transactions initiated by &#39;this&#39; cpu core&quot;</span>},</div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="preprocessor">#define PME_MONT_BUS_B2B_DATA_CYCLES_ANY 111</span></div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;{ <span class="stringliteral">&quot;BUS_B2B_DATA_CYCLES_ANY&quot;</span>, {0x31093}, 0x03f0, 1, {0xffff0000}, <span class="stringliteral">&quot;Back to Back Data Cycles on the Bus -- CPU or non-CPU (all transactions).&quot;</span>},</div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="preprocessor">#define PME_MONT_BUS_B2B_DATA_CYCLES_EITHER 112</span></div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;{ <span class="stringliteral">&quot;BUS_B2B_DATA_CYCLES_EITHER&quot;</span>, {0x1093}, 0x03f0, 1, {0xffff0000}, <span class="stringliteral">&quot;Back to Back Data Cycles on the Bus -- transactions initiated by either cpu core&quot;</span>},</div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="preprocessor">#define PME_MONT_BUS_B2B_DATA_CYCLES_IO 113</span></div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;{ <span class="stringliteral">&quot;BUS_B2B_DATA_CYCLES_IO&quot;</span>, {0x11093}, 0x03f0, 1, {0xffff0000}, <span class="stringliteral">&quot;Back to Back Data Cycles on the Bus -- transactions initiated by non-CPU priority agents&quot;</span>},</div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="preprocessor">#define PME_MONT_BUS_B2B_DATA_CYCLES_SELF 114</span></div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;{ <span class="stringliteral">&quot;BUS_B2B_DATA_CYCLES_SELF&quot;</span>, {0x21093}, 0x03f0, 1, {0xffff0000}, <span class="stringliteral">&quot;Back to Back Data Cycles on the Bus -- transactions initiated by &#39;this&#39; cpu core&quot;</span>},</div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="preprocessor">#define PME_MONT_BUS_DATA_CYCLE_ANY 115</span></div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;{ <span class="stringliteral">&quot;BUS_DATA_CYCLE_ANY&quot;</span>, {0x31088}, 0x03f0, 1, {0xffff0000}, <span class="stringliteral">&quot;Valid Data Cycle on the Bus -- CPU or non-CPU (all transactions).&quot;</span>},</div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="preprocessor">#define PME_MONT_BUS_DATA_CYCLE_EITHER 116</span></div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;{ <span class="stringliteral">&quot;BUS_DATA_CYCLE_EITHER&quot;</span>, {0x1088}, 0x03f0, 1, {0xffff0000}, <span class="stringliteral">&quot;Valid Data Cycle on the Bus -- transactions initiated by either cpu core&quot;</span>},</div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="preprocessor">#define PME_MONT_BUS_DATA_CYCLE_IO 117</span></div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;{ <span class="stringliteral">&quot;BUS_DATA_CYCLE_IO&quot;</span>, {0x11088}, 0x03f0, 1, {0xffff0000}, <span class="stringliteral">&quot;Valid Data Cycle on the Bus -- transactions initiated by non-CPU priority agents&quot;</span>},</div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="preprocessor">#define PME_MONT_BUS_DATA_CYCLE_SELF 118</span></div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;{ <span class="stringliteral">&quot;BUS_DATA_CYCLE_SELF&quot;</span>, {0x21088}, 0x03f0, 1, {0xffff0000}, <span class="stringliteral">&quot;Valid Data Cycle on the Bus -- transactions initiated by &#39;this&#39; cpu core&quot;</span>},</div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="preprocessor">#define PME_MONT_BUS_HITM_ANY 119</span></div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;{ <span class="stringliteral">&quot;BUS_HITM_ANY&quot;</span>, {0x31884}, 0x03f0, 1, {0xffff0000}, <span class="stringliteral">&quot;Bus Hit Modified Line Transactions -- CPU or non-CPU (all transactions).&quot;</span>},</div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="preprocessor">#define PME_MONT_BUS_HITM_EITHER 120</span></div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;{ <span class="stringliteral">&quot;BUS_HITM_EITHER&quot;</span>, {0x1884}, 0x03f0, 1, {0xffff0000}, <span class="stringliteral">&quot;Bus Hit Modified Line Transactions -- transactions initiated by either cpu core&quot;</span>},</div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="preprocessor">#define PME_MONT_BUS_HITM_IO 121</span></div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;{ <span class="stringliteral">&quot;BUS_HITM_IO&quot;</span>, {0x11884}, 0x03f0, 1, {0xffff0000}, <span class="stringliteral">&quot;Bus Hit Modified Line Transactions -- transactions initiated by non-CPU priority agents&quot;</span>},</div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="preprocessor">#define PME_MONT_BUS_HITM_SELF 122</span></div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;{ <span class="stringliteral">&quot;BUS_HITM_SELF&quot;</span>, {0x21884}, 0x03f0, 1, {0xffff0000}, <span class="stringliteral">&quot;Bus Hit Modified Line Transactions -- transactions initiated by &#39;this&#39; cpu core&quot;</span>},</div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="preprocessor">#define PME_MONT_BUS_IO_ANY 123</span></div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;{ <span class="stringliteral">&quot;BUS_IO_ANY&quot;</span>, {0x31890}, 0x03f0, 1, {0xffff0000}, <span class="stringliteral">&quot;IA-32 Compatible IO Bus Transactions -- CPU or non-CPU (all transactions).&quot;</span>},</div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="preprocessor">#define PME_MONT_BUS_IO_EITHER 124</span></div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;{ <span class="stringliteral">&quot;BUS_IO_EITHER&quot;</span>, {0x1890}, 0x03f0, 1, {0xffff0000}, <span class="stringliteral">&quot;IA-32 Compatible IO Bus Transactions -- transactions initiated by either cpu core&quot;</span>},</div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="preprocessor">#define PME_MONT_BUS_IO_IO 125</span></div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;{ <span class="stringliteral">&quot;BUS_IO_IO&quot;</span>, {0x11890}, 0x03f0, 1, {0xffff0000}, <span class="stringliteral">&quot;IA-32 Compatible IO Bus Transactions -- transactions initiated by non-CPU priority agents&quot;</span>},</div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="preprocessor">#define PME_MONT_BUS_IO_SELF 126</span></div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;{ <span class="stringliteral">&quot;BUS_IO_SELF&quot;</span>, {0x21890}, 0x03f0, 1, {0xffff0000}, <span class="stringliteral">&quot;IA-32 Compatible IO Bus Transactions -- transactions initiated by &#39;this&#39; cpu core&quot;</span>},</div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="preprocessor">#define PME_MONT_BUS_MEMORY_ALL_ANY 127</span></div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;{ <span class="stringliteral">&quot;BUS_MEMORY_ALL_ANY&quot;</span>, {0xf188a}, 0x03f0, 1, {0xffff0000}, <span class="stringliteral">&quot;Bus Memory Transactions -- All bus transactions from CPU or non-CPU (all transactions).&quot;</span>},</div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="preprocessor">#define PME_MONT_BUS_MEMORY_ALL_EITHER 128</span></div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;{ <span class="stringliteral">&quot;BUS_MEMORY_ALL_EITHER&quot;</span>, {0xc188a}, 0x03f0, 1, {0xffff0000}, <span class="stringliteral">&quot;Bus Memory Transactions -- All bus transactions from non-CPU priority agents&quot;</span>},</div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="preprocessor">#define PME_MONT_BUS_MEMORY_ALL_IO 129</span></div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;{ <span class="stringliteral">&quot;BUS_MEMORY_ALL_IO&quot;</span>, {0xd188a}, 0x03f0, 1, {0xffff0000}, <span class="stringliteral">&quot;Bus Memory Transactions -- All bus transactions from &#39;this&#39; local processor&quot;</span>},</div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="preprocessor">#define PME_MONT_BUS_MEMORY_ALL_SELF 130</span></div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;{ <span class="stringliteral">&quot;BUS_MEMORY_ALL_SELF&quot;</span>, {0xe188a}, 0x03f0, 1, {0xffff0000}, <span class="stringliteral">&quot;Bus Memory Transactions -- All bus transactions from CPU or non-CPU (all transactions).&quot;</span>},</div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="preprocessor">#define PME_MONT_BUS_MEMORY_EQ_128BYTE_ANY 131</span></div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;{ <span class="stringliteral">&quot;BUS_MEMORY_EQ_128BYTE_ANY&quot;</span>, {0x7188a}, 0x03f0, 1, {0xffff0000}, <span class="stringliteral">&quot;Bus Memory Transactions -- number of less than full cache line transactions (BRP, BWP, BIL) from either local processor&quot;</span>},</div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="preprocessor">#define PME_MONT_BUS_MEMORY_EQ_128BYTE_EITHER 132</span></div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;{ <span class="stringliteral">&quot;BUS_MEMORY_EQ_128BYTE_EITHER&quot;</span>, {0x4188a}, 0x03f0, 1, {0xffff0000}, <span class="stringliteral">&quot;Bus Memory Transactions -- number of full cache line transactions (BRL, BRIL, BWL, BRC, BCR, BCCL) from non-CPU priority agents&quot;</span>},</div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="preprocessor">#define PME_MONT_BUS_MEMORY_EQ_128BYTE_IO 133</span></div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;{ <span class="stringliteral">&quot;BUS_MEMORY_EQ_128BYTE_IO&quot;</span>, {0x5188a}, 0x03f0, 1, {0xffff0000}, <span class="stringliteral">&quot;Bus Memory Transactions -- number of full cache line transactions (BRL, BRIL, BWL, BRC, BCR, BCCL) from &#39;this&#39; processor&quot;</span>},</div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="preprocessor">#define PME_MONT_BUS_MEMORY_EQ_128BYTE_SELF 134</span></div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;{ <span class="stringliteral">&quot;BUS_MEMORY_EQ_128BYTE_SELF&quot;</span>, {0x6188a}, 0x03f0, 1, {0xffff0000}, <span class="stringliteral">&quot;Bus Memory Transactions -- number of full cache line transactions (BRL, BRIL, BWL, BRC, BCR, BCCL) from CPU or non-CPU (all transactions).&quot;</span>},</div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="preprocessor">#define PME_MONT_BUS_MEMORY_LT_128BYTE_ANY 135</span></div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;{ <span class="stringliteral">&quot;BUS_MEMORY_LT_128BYTE_ANY&quot;</span>, {0xb188a}, 0x03f0, 1, {0xffff0000}, <span class="stringliteral">&quot;Bus Memory Transactions -- All bus transactions from either local processor&quot;</span>},</div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="preprocessor">#define PME_MONT_BUS_MEMORY_LT_128BYTE_EITHER 136</span></div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;{ <span class="stringliteral">&quot;BUS_MEMORY_LT_128BYTE_EITHER&quot;</span>, {0x8188a}, 0x03f0, 1, {0xffff0000}, <span class="stringliteral">&quot;Bus Memory Transactions -- number of less than full cache line transactions (BRP, BWP, BIL) from non-CPU priority agents&quot;</span>},</div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="preprocessor">#define PME_MONT_BUS_MEMORY_LT_128BYTE_IO 137</span></div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;{ <span class="stringliteral">&quot;BUS_MEMORY_LT_128BYTE_IO&quot;</span>, {0x9188a}, 0x03f0, 1, {0xffff0000}, <span class="stringliteral">&quot;Bus Memory Transactions -- number of less than full cache line transactions (BRP, BWP, BIL) from &#39;this&#39; processor&quot;</span>},</div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="preprocessor">#define PME_MONT_BUS_MEMORY_LT_128BYTE_SELF 138</span></div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;{ <span class="stringliteral">&quot;BUS_MEMORY_LT_128BYTE_SELF&quot;</span>, {0xa188a}, 0x03f0, 1, {0xffff0000}, <span class="stringliteral">&quot;Bus Memory Transactions -- number of less than full cache line transactions (BRP, BWP, BIL) CPU or non-CPU (all transactions).&quot;</span>},</div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="preprocessor">#define PME_MONT_BUS_MEM_READ_ALL_ANY 139</span></div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;{ <span class="stringliteral">&quot;BUS_MEM_READ_ALL_ANY&quot;</span>, {0xf188b}, 0x03f0, 1, {0xffff0000}, <span class="stringliteral">&quot;Full Cache Line D/I Memory RD, RD Invalidate, and BRIL -- All memory read transactions from CPU or non-CPU (all transactions).&quot;</span>},</div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="preprocessor">#define PME_MONT_BUS_MEM_READ_ALL_EITHER 140</span></div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;{ <span class="stringliteral">&quot;BUS_MEM_READ_ALL_EITHER&quot;</span>, {0xc188b}, 0x03f0, 1, {0xffff0000}, <span class="stringliteral">&quot;Full Cache Line D/I Memory RD, RD Invalidate, and BRIL -- All memory read transactions from either local processor&quot;</span>},</div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="preprocessor">#define PME_MONT_BUS_MEM_READ_ALL_IO 141</span></div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;{ <span class="stringliteral">&quot;BUS_MEM_READ_ALL_IO&quot;</span>, {0xd188b}, 0x03f0, 1, {0xffff0000}, <span class="stringliteral">&quot;Full Cache Line D/I Memory RD, RD Invalidate, and BRIL -- All memory read transactions from non-CPU priority agents&quot;</span>},</div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="preprocessor">#define PME_MONT_BUS_MEM_READ_ALL_SELF 142</span></div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;{ <span class="stringliteral">&quot;BUS_MEM_READ_ALL_SELF&quot;</span>, {0xe188b}, 0x03f0, 1, {0xffff0000}, <span class="stringliteral">&quot;Full Cache Line D/I Memory RD, RD Invalidate, and BRIL -- All memory read transactions from local processor&quot;</span>},</div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="preprocessor">#define PME_MONT_BUS_MEM_READ_BIL_ANY 143</span></div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;{ <span class="stringliteral">&quot;BUS_MEM_READ_BIL_ANY&quot;</span>, {0x3188b}, 0x03f0, 1, {0xffff0000}, <span class="stringliteral">&quot;Full Cache Line D/I Memory RD, RD Invalidate, and BRIL -- Number of BIL 0-byte memory read invalidate transactions from CPU or non-CPU (all transactions).&quot;</span>},</div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="preprocessor">#define PME_MONT_BUS_MEM_READ_BIL_EITHER 144</span></div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;{ <span class="stringliteral">&quot;BUS_MEM_READ_BIL_EITHER&quot;</span>, {0x188b}, 0x03f0, 1, {0xffff0000}, <span class="stringliteral">&quot;Full Cache Line D/I Memory RD, RD Invalidate, and BRIL -- Number of BIL 0-byte memory read invalidate transactions from either local processor&quot;</span>},</div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="preprocessor">#define PME_MONT_BUS_MEM_READ_BIL_IO 145</span></div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;{ <span class="stringliteral">&quot;BUS_MEM_READ_BIL_IO&quot;</span>, {0x1188b}, 0x03f0, 1, {0xffff0000}, <span class="stringliteral">&quot;Full Cache Line D/I Memory RD, RD Invalidate, and BRIL -- Number of BIL 0-byte memory read invalidate transactions from non-CPU priority agents&quot;</span>},</div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="preprocessor">#define PME_MONT_BUS_MEM_READ_BIL_SELF 146</span></div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;{ <span class="stringliteral">&quot;BUS_MEM_READ_BIL_SELF&quot;</span>, {0x2188b}, 0x03f0, 1, {0xffff0000}, <span class="stringliteral">&quot;Full Cache Line D/I Memory RD, RD Invalidate, and BRIL -- Number of BIL 0-byte memory read invalidate transactions from local processor&quot;</span>},</div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="preprocessor">#define PME_MONT_BUS_MEM_READ_BRIL_ANY 147</span></div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;{ <span class="stringliteral">&quot;BUS_MEM_READ_BRIL_ANY&quot;</span>, {0xb188b}, 0x03f0, 1, {0xffff0000}, <span class="stringliteral">&quot;Full Cache Line D/I Memory RD, RD Invalidate, and BRIL -- Number of full cache line memory read invalidate transactions from CPU or non-CPU (all transactions).&quot;</span>},</div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="preprocessor">#define PME_MONT_BUS_MEM_READ_BRIL_EITHER 148</span></div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;{ <span class="stringliteral">&quot;BUS_MEM_READ_BRIL_EITHER&quot;</span>, {0x8188b}, 0x03f0, 1, {0xffff0000}, <span class="stringliteral">&quot;Full Cache Line D/I Memory RD, RD Invalidate, and BRIL -- Number of full cache line memory read invalidate transactions from either local processor&quot;</span>},</div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="preprocessor">#define PME_MONT_BUS_MEM_READ_BRIL_IO 149</span></div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;{ <span class="stringliteral">&quot;BUS_MEM_READ_BRIL_IO&quot;</span>, {0x9188b}, 0x03f0, 1, {0xffff0000}, <span class="stringliteral">&quot;Full Cache Line D/I Memory RD, RD Invalidate, and BRIL -- Number of full cache line memory read invalidate transactions from non-CPU priority agents&quot;</span>},</div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="preprocessor">#define PME_MONT_BUS_MEM_READ_BRIL_SELF 150</span></div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;{ <span class="stringliteral">&quot;BUS_MEM_READ_BRIL_SELF&quot;</span>, {0xa188b}, 0x03f0, 1, {0xffff0000}, <span class="stringliteral">&quot;Full Cache Line D/I Memory RD, RD Invalidate, and BRIL -- Number of full cache line memory read invalidate transactions from local processor&quot;</span>},</div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="preprocessor">#define PME_MONT_BUS_MEM_READ_BRL_ANY 151</span></div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;{ <span class="stringliteral">&quot;BUS_MEM_READ_BRL_ANY&quot;</span>, {0x7188b}, 0x03f0, 1, {0xffff0000}, <span class="stringliteral">&quot;Full Cache Line D/I Memory RD, RD Invalidate, and BRIL -- Number of full cache line memory read transactions from CPU or non-CPU (all transactions).&quot;</span>},</div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="preprocessor">#define PME_MONT_BUS_MEM_READ_BRL_EITHER 152</span></div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;{ <span class="stringliteral">&quot;BUS_MEM_READ_BRL_EITHER&quot;</span>, {0x4188b}, 0x03f0, 1, {0xffff0000}, <span class="stringliteral">&quot;Full Cache Line D/I Memory RD, RD Invalidate, and BRIL -- Number of full cache line memory read transactions from either local processor&quot;</span>},</div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="preprocessor">#define PME_MONT_BUS_MEM_READ_BRL_IO 153</span></div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;{ <span class="stringliteral">&quot;BUS_MEM_READ_BRL_IO&quot;</span>, {0x5188b}, 0x03f0, 1, {0xffff0000}, <span class="stringliteral">&quot;Full Cache Line D/I Memory RD, RD Invalidate, and BRIL -- Number of full cache line memory read transactions from non-CPU priority agents&quot;</span>},</div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="preprocessor">#define PME_MONT_BUS_MEM_READ_BRL_SELF 154</span></div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;{ <span class="stringliteral">&quot;BUS_MEM_READ_BRL_SELF&quot;</span>, {0x6188b}, 0x03f0, 1, {0xffff0000}, <span class="stringliteral">&quot;Full Cache Line D/I Memory RD, RD Invalidate, and BRIL -- Number of full cache line memory read transactions from local processor&quot;</span>},</div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="preprocessor">#define PME_MONT_BUS_RD_DATA_ANY 155</span></div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;{ <span class="stringliteral">&quot;BUS_RD_DATA_ANY&quot;</span>, {0x3188c}, 0x03f0, 1, {0xffff0000}, <span class="stringliteral">&quot;Bus Read Data Transactions -- CPU or non-CPU (all transactions).&quot;</span>},</div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="preprocessor">#define PME_MONT_BUS_RD_DATA_EITHER 156</span></div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;{ <span class="stringliteral">&quot;BUS_RD_DATA_EITHER&quot;</span>, {0x188c}, 0x03f0, 1, {0xffff0000}, <span class="stringliteral">&quot;Bus Read Data Transactions -- transactions initiated by either cpu core&quot;</span>},</div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="preprocessor">#define PME_MONT_BUS_RD_DATA_IO 157</span></div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;{ <span class="stringliteral">&quot;BUS_RD_DATA_IO&quot;</span>, {0x1188c}, 0x03f0, 1, {0xffff0000}, <span class="stringliteral">&quot;Bus Read Data Transactions -- transactions initiated by non-CPU priority agents&quot;</span>},</div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="preprocessor">#define PME_MONT_BUS_RD_DATA_SELF 158</span></div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;{ <span class="stringliteral">&quot;BUS_RD_DATA_SELF&quot;</span>, {0x2188c}, 0x03f0, 1, {0xffff0000}, <span class="stringliteral">&quot;Bus Read Data Transactions -- transactions initiated by &#39;this&#39; cpu core&quot;</span>},</div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="preprocessor">#define PME_MONT_BUS_RD_HIT_ANY 159</span></div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;{ <span class="stringliteral">&quot;BUS_RD_HIT_ANY&quot;</span>, {0x31880}, 0x03f0, 1, {0xffff0000}, <span class="stringliteral">&quot;Bus Read Hit Clean Non-local Cache Transactions -- CPU or non-CPU (all transactions).&quot;</span>},</div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="preprocessor">#define PME_MONT_BUS_RD_HIT_EITHER 160</span></div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;{ <span class="stringliteral">&quot;BUS_RD_HIT_EITHER&quot;</span>, {0x1880}, 0x03f0, 1, {0xffff0000}, <span class="stringliteral">&quot;Bus Read Hit Clean Non-local Cache Transactions -- transactions initiated by either cpu core&quot;</span>},</div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="preprocessor">#define PME_MONT_BUS_RD_HIT_IO 161</span></div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;{ <span class="stringliteral">&quot;BUS_RD_HIT_IO&quot;</span>, {0x11880}, 0x03f0, 1, {0xffff0000}, <span class="stringliteral">&quot;Bus Read Hit Clean Non-local Cache Transactions -- transactions initiated by non-CPU priority agents&quot;</span>},</div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="preprocessor">#define PME_MONT_BUS_RD_HIT_SELF 162</span></div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;{ <span class="stringliteral">&quot;BUS_RD_HIT_SELF&quot;</span>, {0x21880}, 0x03f0, 1, {0xffff0000}, <span class="stringliteral">&quot;Bus Read Hit Clean Non-local Cache Transactions -- transactions initiated by &#39;this&#39; cpu core&quot;</span>},</div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="preprocessor">#define PME_MONT_BUS_RD_HITM_ANY 163</span></div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;{ <span class="stringliteral">&quot;BUS_RD_HITM_ANY&quot;</span>, {0x31881}, 0x03f0, 1, {0xffff0000}, <span class="stringliteral">&quot;Bus Read Hit Modified Non-local Cache Transactions -- CPU or non-CPU (all transactions).&quot;</span>},</div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="preprocessor">#define PME_MONT_BUS_RD_HITM_EITHER 164</span></div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;{ <span class="stringliteral">&quot;BUS_RD_HITM_EITHER&quot;</span>, {0x1881}, 0x03f0, 1, {0xffff0000}, <span class="stringliteral">&quot;Bus Read Hit Modified Non-local Cache Transactions -- transactions initiated by either cpu core&quot;</span>},</div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="preprocessor">#define PME_MONT_BUS_RD_HITM_IO 165</span></div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;{ <span class="stringliteral">&quot;BUS_RD_HITM_IO&quot;</span>, {0x11881}, 0x03f0, 1, {0xffff0000}, <span class="stringliteral">&quot;Bus Read Hit Modified Non-local Cache Transactions -- transactions initiated by non-CPU priority agents&quot;</span>},</div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="preprocessor">#define PME_MONT_BUS_RD_HITM_SELF 166</span></div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;{ <span class="stringliteral">&quot;BUS_RD_HITM_SELF&quot;</span>, {0x21881}, 0x03f0, 1, {0xffff0000}, <span class="stringliteral">&quot;Bus Read Hit Modified Non-local Cache Transactions -- transactions initiated by &#39;this&#39; cpu core&quot;</span>},</div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="preprocessor">#define PME_MONT_BUS_RD_INVAL_BST_HITM_ANY 167</span></div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;{ <span class="stringliteral">&quot;BUS_RD_INVAL_BST_HITM_ANY&quot;</span>, {0x31883}, 0x03f0, 1, {0xffff0000}, <span class="stringliteral">&quot;Bus BRIL Transaction Results in HITM -- CPU or non-CPU (all transactions).&quot;</span>},</div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="preprocessor">#define PME_MONT_BUS_RD_INVAL_BST_HITM_EITHER 168</span></div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;{ <span class="stringliteral">&quot;BUS_RD_INVAL_BST_HITM_EITHER&quot;</span>, {0x1883}, 0x03f0, 1, {0xffff0000}, <span class="stringliteral">&quot;Bus BRIL Transaction Results in HITM -- transactions initiated by either cpu core&quot;</span>},</div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="preprocessor">#define PME_MONT_BUS_RD_INVAL_BST_HITM_IO 169</span></div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;{ <span class="stringliteral">&quot;BUS_RD_INVAL_BST_HITM_IO&quot;</span>, {0x11883}, 0x03f0, 1, {0xffff0000}, <span class="stringliteral">&quot;Bus BRIL Transaction Results in HITM -- transactions initiated by non-CPU priority agents&quot;</span>},</div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="preprocessor">#define PME_MONT_BUS_RD_INVAL_BST_HITM_SELF 170</span></div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;{ <span class="stringliteral">&quot;BUS_RD_INVAL_BST_HITM_SELF&quot;</span>, {0x21883}, 0x03f0, 1, {0xffff0000}, <span class="stringliteral">&quot;Bus BRIL Transaction Results in HITM -- transactions initiated by &#39;this&#39; cpu core&quot;</span>},</div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="preprocessor">#define PME_MONT_BUS_RD_INVAL_HITM_ANY 171</span></div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;{ <span class="stringliteral">&quot;BUS_RD_INVAL_HITM_ANY&quot;</span>, {0x31882}, 0x03f0, 1, {0xffff0000}, <span class="stringliteral">&quot;Bus BIL Transaction Results in HITM -- CPU or non-CPU (all transactions).&quot;</span>},</div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="preprocessor">#define PME_MONT_BUS_RD_INVAL_HITM_EITHER 172</span></div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;{ <span class="stringliteral">&quot;BUS_RD_INVAL_HITM_EITHER&quot;</span>, {0x1882}, 0x03f0, 1, {0xffff0000}, <span class="stringliteral">&quot;Bus BIL Transaction Results in HITM -- transactions initiated by either cpu core&quot;</span>},</div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="preprocessor">#define PME_MONT_BUS_RD_INVAL_HITM_IO 173</span></div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;{ <span class="stringliteral">&quot;BUS_RD_INVAL_HITM_IO&quot;</span>, {0x11882}, 0x03f0, 1, {0xffff0000}, <span class="stringliteral">&quot;Bus BIL Transaction Results in HITM -- transactions initiated by non-CPU priority agents&quot;</span>},</div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="preprocessor">#define PME_MONT_BUS_RD_INVAL_HITM_SELF 174</span></div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;{ <span class="stringliteral">&quot;BUS_RD_INVAL_HITM_SELF&quot;</span>, {0x21882}, 0x03f0, 1, {0xffff0000}, <span class="stringliteral">&quot;Bus BIL Transaction Results in HITM -- transactions initiated by &#39;this&#39; cpu core&quot;</span>},</div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="preprocessor">#define PME_MONT_BUS_RD_IO_ANY 175</span></div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;{ <span class="stringliteral">&quot;BUS_RD_IO_ANY&quot;</span>, {0x31891}, 0x03f0, 1, {0xffff0000}, <span class="stringliteral">&quot;IA-32 Compatible IO Read Transactions -- CPU or non-CPU (all transactions).&quot;</span>},</div>
<div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="preprocessor">#define PME_MONT_BUS_RD_IO_EITHER 176</span></div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;{ <span class="stringliteral">&quot;BUS_RD_IO_EITHER&quot;</span>, {0x1891}, 0x03f0, 1, {0xffff0000}, <span class="stringliteral">&quot;IA-32 Compatible IO Read Transactions -- transactions initiated by either cpu core&quot;</span>},</div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="preprocessor">#define PME_MONT_BUS_RD_IO_IO 177</span></div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;{ <span class="stringliteral">&quot;BUS_RD_IO_IO&quot;</span>, {0x11891}, 0x03f0, 1, {0xffff0000}, <span class="stringliteral">&quot;IA-32 Compatible IO Read Transactions -- transactions initiated by non-CPU priority agents&quot;</span>},</div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="preprocessor">#define PME_MONT_BUS_RD_IO_SELF 178</span></div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;{ <span class="stringliteral">&quot;BUS_RD_IO_SELF&quot;</span>, {0x21891}, 0x03f0, 1, {0xffff0000}, <span class="stringliteral">&quot;IA-32 Compatible IO Read Transactions -- transactions initiated by &#39;this&#39; cpu core&quot;</span>},</div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="preprocessor">#define PME_MONT_BUS_RD_PRTL_ANY 179</span></div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;{ <span class="stringliteral">&quot;BUS_RD_PRTL_ANY&quot;</span>, {0x3188d}, 0x03f0, 1, {0xffff0000}, <span class="stringliteral">&quot;Bus Read Partial Transactions -- CPU or non-CPU (all transactions).&quot;</span>},</div>
<div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="preprocessor">#define PME_MONT_BUS_RD_PRTL_EITHER 180</span></div>
<div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;{ <span class="stringliteral">&quot;BUS_RD_PRTL_EITHER&quot;</span>, {0x188d}, 0x03f0, 1, {0xffff0000}, <span class="stringliteral">&quot;Bus Read Partial Transactions -- transactions initiated by either cpu core&quot;</span>},</div>
<div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="preprocessor">#define PME_MONT_BUS_RD_PRTL_IO 181</span></div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;{ <span class="stringliteral">&quot;BUS_RD_PRTL_IO&quot;</span>, {0x1188d}, 0x03f0, 1, {0xffff0000}, <span class="stringliteral">&quot;Bus Read Partial Transactions -- transactions initiated by non-CPU priority agents&quot;</span>},</div>
<div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="preprocessor">#define PME_MONT_BUS_RD_PRTL_SELF 182</span></div>
<div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;{ <span class="stringliteral">&quot;BUS_RD_PRTL_SELF&quot;</span>, {0x2188d}, 0x03f0, 1, {0xffff0000}, <span class="stringliteral">&quot;Bus Read Partial Transactions -- transactions initiated by &#39;this&#39; cpu core&quot;</span>},</div>
<div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="preprocessor">#define PME_MONT_BUS_SNOOP_STALL_CYCLES_ANY 183</span></div>
<div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;{ <span class="stringliteral">&quot;BUS_SNOOP_STALL_CYCLES_ANY&quot;</span>, {0x3188f}, 0x03f0, 1, {0xffff0000}, <span class="stringliteral">&quot;Bus Snoop Stall Cycles (from any agent) -- CPU or non-CPU (all transactions).&quot;</span>},</div>
<div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="preprocessor">#define PME_MONT_BUS_SNOOP_STALL_CYCLES_EITHER 184</span></div>
<div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;{ <span class="stringliteral">&quot;BUS_SNOOP_STALL_CYCLES_EITHER&quot;</span>, {0x188f}, 0x03f0, 1, {0xffff0000}, <span class="stringliteral">&quot;Bus Snoop Stall Cycles (from any agent) -- transactions initiated by either cpu core&quot;</span>},</div>
<div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="preprocessor">#define PME_MONT_BUS_SNOOP_STALL_CYCLES_SELF 185</span></div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;{ <span class="stringliteral">&quot;BUS_SNOOP_STALL_CYCLES_SELF&quot;</span>, {0x2188f}, 0x03f0, 1, {0xffff0000}, <span class="stringliteral">&quot;Bus Snoop Stall Cycles (from any agent) -- local processor&quot;</span>},</div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="preprocessor">#define PME_MONT_BUS_WR_WB_ALL_ANY 186</span></div>
<div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;{ <span class="stringliteral">&quot;BUS_WR_WB_ALL_ANY&quot;</span>, {0xf1892}, 0x03f0, 1, {0xffff0000}, <span class="stringliteral">&quot;Bus Write Back Transactions -- CPU or non-CPU (all transactions).&quot;</span>},</div>
<div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="preprocessor">#define PME_MONT_BUS_WR_WB_ALL_IO 187</span></div>
<div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;{ <span class="stringliteral">&quot;BUS_WR_WB_ALL_IO&quot;</span>, {0xd1892}, 0x03f0, 1, {0xffff0000}, <span class="stringliteral">&quot;Bus Write Back Transactions -- non-CPU priority agents&quot;</span>},</div>
<div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="preprocessor">#define PME_MONT_BUS_WR_WB_ALL_SELF 188</span></div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;{ <span class="stringliteral">&quot;BUS_WR_WB_ALL_SELF&quot;</span>, {0xe1892}, 0x03f0, 1, {0xffff0000}, <span class="stringliteral">&quot;Bus Write Back Transactions -- this&#39;  processor&quot;</span>},</div>
<div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="preprocessor">#define PME_MONT_BUS_WR_WB_CCASTOUT_ANY 189</span></div>
<div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;{ <span class="stringliteral">&quot;BUS_WR_WB_CCASTOUT_ANY&quot;</span>, {0xb1892}, 0x03f0, 1, {0xffff0000}, <span class="stringliteral">&quot;Bus Write Back Transactions -- CPU or non-CPU (all transactions)/Only 0-byte transactions with write back attribute (clean cast outs) will be counted&quot;</span>},</div>
<div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="preprocessor">#define PME_MONT_BUS_WR_WB_CCASTOUT_SELF 190</span></div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;{ <span class="stringliteral">&quot;BUS_WR_WB_CCASTOUT_SELF&quot;</span>, {0xa1892}, 0x03f0, 1, {0xffff0000}, <span class="stringliteral">&quot;Bus Write Back Transactions -- this&#39;  processor/Only 0-byte transactions with write back attribute (clean cast outs) will be counted&quot;</span>},</div>
<div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="preprocessor">#define PME_MONT_BUS_WR_WB_EQ_128BYTE_ANY 191</span></div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;{ <span class="stringliteral">&quot;BUS_WR_WB_EQ_128BYTE_ANY&quot;</span>, {0x71892}, 0x03f0, 1, {0xffff0000}, <span class="stringliteral">&quot;Bus Write Back Transactions -- CPU or non-CPU (all transactions)./Only cache line transactions with write back or write coalesce attributes will be counted.&quot;</span>},</div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="preprocessor">#define PME_MONT_BUS_WR_WB_EQ_128BYTE_IO 192</span></div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;{ <span class="stringliteral">&quot;BUS_WR_WB_EQ_128BYTE_IO&quot;</span>, {0x51892}, 0x03f0, 1, {0xffff0000}, <span class="stringliteral">&quot;Bus Write Back Transactions -- non-CPU priority agents/Only cache line transactions with write back or write coalesce attributes will be counted.&quot;</span>},</div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="preprocessor">#define PME_MONT_BUS_WR_WB_EQ_128BYTE_SELF 193</span></div>
<div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;{ <span class="stringliteral">&quot;BUS_WR_WB_EQ_128BYTE_SELF&quot;</span>, {0x61892}, 0x03f0, 1, {0xffff0000}, <span class="stringliteral">&quot;Bus Write Back Transactions -- this&#39;  processor/Only cache line transactions with write back or write coalesce attributes will be counted.&quot;</span>},</div>
<div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="preprocessor">#define PME_MONT_CPU_CPL_CHANGES_ALL 194</span></div>
<div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;{ <span class="stringliteral">&quot;CPU_CPL_CHANGES_ALL&quot;</span>, {0xf0013}, 0xfff0, 1, {0xffff0000}, <span class="stringliteral">&quot;Privilege Level Changes -- All changes in cpl counted&quot;</span>},</div>
<div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="preprocessor">#define PME_MONT_CPU_CPL_CHANGES_LVL0 195</span></div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;{ <span class="stringliteral">&quot;CPU_CPL_CHANGES_LVL0&quot;</span>, {0x10013}, 0xfff0, 1, {0xffff0000}, <span class="stringliteral">&quot;Privilege Level Changes -- All changes to/from privilege level0 are counted&quot;</span>},</div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="preprocessor">#define PME_MONT_CPU_CPL_CHANGES_LVL1 196</span></div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;{ <span class="stringliteral">&quot;CPU_CPL_CHANGES_LVL1&quot;</span>, {0x20013}, 0xfff0, 1, {0xffff0000}, <span class="stringliteral">&quot;Privilege Level Changes -- All changes to/from privilege level1 are counted&quot;</span>},</div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="preprocessor">#define PME_MONT_CPU_CPL_CHANGES_LVL2 197</span></div>
<div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;{ <span class="stringliteral">&quot;CPU_CPL_CHANGES_LVL2&quot;</span>, {0x40013}, 0xfff0, 1, {0xffff0000}, <span class="stringliteral">&quot;Privilege Level Changes -- All changes to/from privilege level2 are counted&quot;</span>},</div>
<div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="preprocessor">#define PME_MONT_CPU_CPL_CHANGES_LVL3 198</span></div>
<div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;{ <span class="stringliteral">&quot;CPU_CPL_CHANGES_LVL3&quot;</span>, {0x80013}, 0xfff0, 1, {0xffff0000}, <span class="stringliteral">&quot;Privilege Level Changes -- All changes to/from privilege level3 are counted&quot;</span>},</div>
<div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="preprocessor">#define PME_MONT_CPU_OP_CYCLES_ALL 199</span></div>
<div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;{ <span class="stringliteral">&quot;CPU_OP_CYCLES_ALL&quot;</span>, {0x1012}, 0xfff0, 1, {0xffff0000}, <span class="stringliteral">&quot;CPU Operating Cycles -- All CPU cycles counted&quot;</span>},</div>
<div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="preprocessor">#define PME_MONT_CPU_OP_CYCLES_QUAL 200</span></div>
<div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;{ <span class="stringliteral">&quot;CPU_OP_CYCLES_QUAL&quot;</span>, {0x11012}, 0xfff0, 1, {0xffff0003}, <span class="stringliteral">&quot;CPU Operating Cycles -- Qualified cycles only&quot;</span>},</div>
<div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="preprocessor">#define PME_MONT_CPU_OP_CYCLES_HALTED 201</span></div>
<div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;{ <span class="stringliteral">&quot;CPU_OP_CYCLES_HALTED&quot;</span>, {0x1018}, 0x0400, 7, {0xffff0000}, <span class="stringliteral">&quot;CPU Operating Cycles Halted&quot;</span>},</div>
<div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="preprocessor">#define PME_MONT_DATA_DEBUG_REGISTER_FAULT 202</span></div>
<div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;{ <span class="stringliteral">&quot;DATA_DEBUG_REGISTER_FAULT&quot;</span>, {0x52}, 0xfff0, 1, {0xffff0000}, <span class="stringliteral">&quot;Fault Due to Data Debug Reg. Match to Load/Store Instruction&quot;</span>},</div>
<div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="preprocessor">#define PME_MONT_DATA_DEBUG_REGISTER_MATCHES 203</span></div>
<div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;{ <span class="stringliteral">&quot;DATA_DEBUG_REGISTER_MATCHES&quot;</span>, {0xc6}, 0xfff0, 1, {0xffff0007}, <span class="stringliteral">&quot;Data Debug Register Matches Data Address of Memory Reference.&quot;</span>},</div>
<div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="preprocessor">#define PME_MONT_DATA_EAR_ALAT 204</span></div>
<div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;{ <span class="stringliteral">&quot;DATA_EAR_ALAT&quot;</span>, {0xec8}, 0xfff0, 1, {0xffff0007}, <span class="stringliteral">&quot;Data EAR ALAT&quot;</span>},</div>
<div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="preprocessor">#define PME_MONT_DATA_EAR_CACHE_LAT1024 205</span></div>
<div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;{ <span class="stringliteral">&quot;DATA_EAR_CACHE_LAT1024&quot;</span>, {0x80dc8}, 0xfff0, 1, {0xffff0007}, <span class="stringliteral">&quot;Data EAR Cache -- &gt;= 1024 Cycles&quot;</span>},</div>
<div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="preprocessor">#define PME_MONT_DATA_EAR_CACHE_LAT128 206</span></div>
<div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;{ <span class="stringliteral">&quot;DATA_EAR_CACHE_LAT128&quot;</span>, {0x50dc8}, 0xfff0, 1, {0xffff0007}, <span class="stringliteral">&quot;Data EAR Cache -- &gt;= 128 Cycles&quot;</span>},</div>
<div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="preprocessor">#define PME_MONT_DATA_EAR_CACHE_LAT16 207</span></div>
<div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;{ <span class="stringliteral">&quot;DATA_EAR_CACHE_LAT16&quot;</span>, {0x20dc8}, 0xfff0, 1, {0xffff0007}, <span class="stringliteral">&quot;Data EAR Cache -- &gt;= 16 Cycles&quot;</span>},</div>
<div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="preprocessor">#define PME_MONT_DATA_EAR_CACHE_LAT2048 208</span></div>
<div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;{ <span class="stringliteral">&quot;DATA_EAR_CACHE_LAT2048&quot;</span>, {0x90dc8}, 0xfff0, 1, {0xffff0007}, <span class="stringliteral">&quot;Data EAR Cache -- &gt;= 2048 Cycles&quot;</span>},</div>
<div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="preprocessor">#define PME_MONT_DATA_EAR_CACHE_LAT256 209</span></div>
<div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;{ <span class="stringliteral">&quot;DATA_EAR_CACHE_LAT256&quot;</span>, {0x60dc8}, 0xfff0, 1, {0xffff0007}, <span class="stringliteral">&quot;Data EAR Cache -- &gt;= 256 Cycles&quot;</span>},</div>
<div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="preprocessor">#define PME_MONT_DATA_EAR_CACHE_LAT32 210</span></div>
<div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;{ <span class="stringliteral">&quot;DATA_EAR_CACHE_LAT32&quot;</span>, {0x30dc8}, 0xfff0, 1, {0xffff0007}, <span class="stringliteral">&quot;Data EAR Cache -- &gt;= 32 Cycles&quot;</span>},</div>
<div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;<span class="preprocessor">#define PME_MONT_DATA_EAR_CACHE_LAT4 211</span></div>
<div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;{ <span class="stringliteral">&quot;DATA_EAR_CACHE_LAT4&quot;</span>, {0xdc8}, 0xfff0, 1, {0xffff0007}, <span class="stringliteral">&quot;Data EAR Cache -- &gt;= 4 Cycles&quot;</span>},</div>
<div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="preprocessor">#define PME_MONT_DATA_EAR_CACHE_LAT4096 212</span></div>
<div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;{ <span class="stringliteral">&quot;DATA_EAR_CACHE_LAT4096&quot;</span>, {0xa0dc8}, 0xfff0, 1, {0xffff0007}, <span class="stringliteral">&quot;Data EAR Cache -- &gt;= 4096 Cycles&quot;</span>},</div>
<div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="preprocessor">#define PME_MONT_DATA_EAR_CACHE_LAT512 213</span></div>
<div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;{ <span class="stringliteral">&quot;DATA_EAR_CACHE_LAT512&quot;</span>, {0x70dc8}, 0xfff0, 1, {0xffff0007}, <span class="stringliteral">&quot;Data EAR Cache -- &gt;= 512 Cycles&quot;</span>},</div>
<div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="preprocessor">#define PME_MONT_DATA_EAR_CACHE_LAT64 214</span></div>
<div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;{ <span class="stringliteral">&quot;DATA_EAR_CACHE_LAT64&quot;</span>, {0x40dc8}, 0xfff0, 1, {0xffff0007}, <span class="stringliteral">&quot;Data EAR Cache -- &gt;= 64 Cycles&quot;</span>},</div>
<div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="preprocessor">#define PME_MONT_DATA_EAR_CACHE_LAT8 215</span></div>
<div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;{ <span class="stringliteral">&quot;DATA_EAR_CACHE_LAT8&quot;</span>, {0x10dc8}, 0xfff0, 1, {0xffff0007}, <span class="stringliteral">&quot;Data EAR Cache -- &gt;= 8 Cycles&quot;</span>},</div>
<div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="preprocessor">#define PME_MONT_DATA_EAR_EVENTS 216</span></div>
<div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;{ <span class="stringliteral">&quot;DATA_EAR_EVENTS&quot;</span>, {0x8c8}, 0xfff0, 1, {0xffff0007}, <span class="stringliteral">&quot;L1 Data Cache EAR Events&quot;</span>},</div>
<div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="preprocessor">#define PME_MONT_DATA_EAR_TLB_ALL 217</span></div>
<div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;{ <span class="stringliteral">&quot;DATA_EAR_TLB_ALL&quot;</span>, {0xe0cc8}, 0xfff0, 1, {0xffff0007}, <span class="stringliteral">&quot;Data EAR TLB -- All L1 DTLB Misses&quot;</span>},</div>
<div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="preprocessor">#define PME_MONT_DATA_EAR_TLB_FAULT 218</span></div>
<div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;{ <span class="stringliteral">&quot;DATA_EAR_TLB_FAULT&quot;</span>, {0x80cc8}, 0xfff0, 1, {0xffff0007}, <span class="stringliteral">&quot;Data EAR TLB -- DTLB Misses which produce a software fault&quot;</span>},</div>
<div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="preprocessor">#define PME_MONT_DATA_EAR_TLB_L2DTLB 219</span></div>
<div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;{ <span class="stringliteral">&quot;DATA_EAR_TLB_L2DTLB&quot;</span>, {0x20cc8}, 0xfff0, 1, {0xffff0007}, <span class="stringliteral">&quot;Data EAR TLB -- L1 DTLB Misses which hit L2 DTLB&quot;</span>},</div>
<div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="preprocessor">#define PME_MONT_DATA_EAR_TLB_L2DTLB_OR_FAULT 220</span></div>
<div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;{ <span class="stringliteral">&quot;DATA_EAR_TLB_L2DTLB_OR_FAULT&quot;</span>, {0xa0cc8}, 0xfff0, 1, {0xffff0007}, <span class="stringliteral">&quot;Data EAR TLB -- L1 DTLB Misses which hit L2 DTLB or produce a software fault&quot;</span>},</div>
<div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="preprocessor">#define PME_MONT_DATA_EAR_TLB_L2DTLB_OR_VHPT 221</span></div>
<div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;{ <span class="stringliteral">&quot;DATA_EAR_TLB_L2DTLB_OR_VHPT&quot;</span>, {0x60cc8}, 0xfff0, 1, {0xffff0007}, <span class="stringliteral">&quot;Data EAR TLB -- L1 DTLB Misses which hit L2 DTLB or VHPT&quot;</span>},</div>
<div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<span class="preprocessor">#define PME_MONT_DATA_EAR_TLB_VHPT 222</span></div>
<div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;{ <span class="stringliteral">&quot;DATA_EAR_TLB_VHPT&quot;</span>, {0x40cc8}, 0xfff0, 1, {0xffff0007}, <span class="stringliteral">&quot;Data EAR TLB -- L1 DTLB Misses which hit VHPT&quot;</span>},</div>
<div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="preprocessor">#define PME_MONT_DATA_EAR_TLB_VHPT_OR_FAULT 223</span></div>
<div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;{ <span class="stringliteral">&quot;DATA_EAR_TLB_VHPT_OR_FAULT&quot;</span>, {0xc0cc8}, 0xfff0, 1, {0xffff0007}, <span class="stringliteral">&quot;Data EAR TLB -- L1 DTLB Misses which hit VHPT or produce a software fault&quot;</span>},</div>
<div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="preprocessor">#define PME_MONT_DATA_REFERENCES_SET0 224</span></div>
<div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;{ <span class="stringliteral">&quot;DATA_REFERENCES_SET0&quot;</span>, {0xc3}, 0xfff0, 4, {0x5010007}, <span class="stringliteral">&quot;Data Memory References Issued to Memory Pipeline&quot;</span>},</div>
<div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="preprocessor">#define PME_MONT_DATA_REFERENCES_SET1 225</span></div>
<div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;{ <span class="stringliteral">&quot;DATA_REFERENCES_SET1&quot;</span>, {0xc5}, 0xfff0, 4, {0x5110007}, <span class="stringliteral">&quot;Data Memory References Issued to Memory Pipeline&quot;</span>},</div>
<div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;<span class="preprocessor">#define PME_MONT_DISP_STALLED 226</span></div>
<div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;{ <span class="stringliteral">&quot;DISP_STALLED&quot;</span>, {0x49}, 0xfff0, 1, {0xffff0000}, <span class="stringliteral">&quot;Number of Cycles Dispersal Stalled&quot;</span>},</div>
<div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;<span class="preprocessor">#define PME_MONT_DTLB_INSERTS_HPW 227</span></div>
<div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;{ <span class="stringliteral">&quot;DTLB_INSERTS_HPW&quot;</span>, {0x8c9}, 0xfff0, 4, {0xffff0000}, <span class="stringliteral">&quot;Hardware Page Walker Installs to DTLB&quot;</span>},</div>
<div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="preprocessor">#define PME_MONT_ENCBR_MISPRED_DETAIL_ALL_ALL_PRED 228</span></div>
<div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;{ <span class="stringliteral">&quot;ENCBR_MISPRED_DETAIL_ALL_ALL_PRED&quot;</span>, {0x63}, 0xfff0, 3, {0xffff0003}, <span class="stringliteral">&quot;Number of Encoded Branches Retired -- All encoded branches regardless of prediction result&quot;</span>},</div>
<div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="preprocessor">#define PME_MONT_ENCBR_MISPRED_DETAIL_ALL_CORRECT_PRED 229</span></div>
<div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;{ <span class="stringliteral">&quot;ENCBR_MISPRED_DETAIL_ALL_CORRECT_PRED&quot;</span>, {0x10063}, 0xfff0, 3, {0xffff0003}, <span class="stringliteral">&quot;Number of Encoded Branches Retired -- All encoded branches, correctly predicted branches (outcome and target)&quot;</span>},</div>
<div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="preprocessor">#define PME_MONT_ENCBR_MISPRED_DETAIL_ALL_WRONG_PATH 230</span></div>
<div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;{ <span class="stringliteral">&quot;ENCBR_MISPRED_DETAIL_ALL_WRONG_PATH&quot;</span>, {0x20063}, 0xfff0, 3, {0xffff0003}, <span class="stringliteral">&quot;Number of Encoded Branches Retired -- All encoded branches, mispredicted branches due to wrong branch direction&quot;</span>},</div>
<div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="preprocessor">#define PME_MONT_ENCBR_MISPRED_DETAIL_ALL_WRONG_TARGET 231</span></div>
<div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;{ <span class="stringliteral">&quot;ENCBR_MISPRED_DETAIL_ALL_WRONG_TARGET&quot;</span>, {0x30063}, 0xfff0, 3, {0xffff0003}, <span class="stringliteral">&quot;Number of Encoded Branches Retired -- All encoded branches, mispredicted branches due to wrong target for taken branches&quot;</span>},</div>
<div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="preprocessor">#define PME_MONT_ENCBR_MISPRED_DETAIL_ALL2_ALL_PRED 232</span></div>
<div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;{ <span class="stringliteral">&quot;ENCBR_MISPRED_DETAIL_ALL2_ALL_PRED&quot;</span>, {0xc0063}, 0xfff0, 3, {0xffff0003}, <span class="stringliteral">&quot;Number of Encoded Branches Retired -- Only non-return indirect branches, regardless of prediction result&quot;</span>},</div>
<div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="preprocessor">#define PME_MONT_ENCBR_MISPRED_DETAIL_ALL2_CORRECT_PRED 233</span></div>
<div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;{ <span class="stringliteral">&quot;ENCBR_MISPRED_DETAIL_ALL2_CORRECT_PRED&quot;</span>, {0xd0063}, 0xfff0, 3, {0xffff0003}, <span class="stringliteral">&quot;Number of Encoded Branches Retired -- Only non-return indirect branches, correctly predicted branches (outcome and target)&quot;</span>},</div>
<div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;<span class="preprocessor">#define PME_MONT_ENCBR_MISPRED_DETAIL_ALL2_WRONG_PATH 234</span></div>
<div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;{ <span class="stringliteral">&quot;ENCBR_MISPRED_DETAIL_ALL2_WRONG_PATH&quot;</span>, {0xe0063}, 0xfff0, 3, {0xffff0003}, <span class="stringliteral">&quot;Number of Encoded Branches Retired -- Only non-return indirect branches, mispredicted branches due to wrong branch direction&quot;</span>},</div>
<div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;<span class="preprocessor">#define PME_MONT_ENCBR_MISPRED_DETAIL_ALL2_WRONG_TARGET 235</span></div>
<div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;{ <span class="stringliteral">&quot;ENCBR_MISPRED_DETAIL_ALL2_WRONG_TARGET&quot;</span>, {0xf0063}, 0xfff0, 3, {0xffff0003}, <span class="stringliteral">&quot;Number of Encoded Branches Retired -- Only non-return indirect branches, mispredicted branches due to wrong target for taken branches&quot;</span>},</div>
<div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;<span class="preprocessor">#define PME_MONT_ENCBR_MISPRED_DETAIL_OVERSUB_ALL_PRED 236</span></div>
<div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;{ <span class="stringliteral">&quot;ENCBR_MISPRED_DETAIL_OVERSUB_ALL_PRED&quot;</span>, {0x80063}, 0xfff0, 3, {0xffff0003}, <span class="stringliteral">&quot;Number of Encoded Branches Retired -- Only return type branches, regardless of prediction result&quot;</span>},</div>
<div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;<span class="preprocessor">#define PME_MONT_ENCBR_MISPRED_DETAIL_OVERSUB_CORRECT_PRED 237</span></div>
<div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;{ <span class="stringliteral">&quot;ENCBR_MISPRED_DETAIL_OVERSUB_CORRECT_PRED&quot;</span>, {0x90063}, 0xfff0, 3, {0xffff0003}, <span class="stringliteral">&quot;Number of Encoded Branches Retired -- Only return type branches, correctly predicted branches (outcome and target)&quot;</span>},</div>
<div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="preprocessor">#define PME_MONT_ENCBR_MISPRED_DETAIL_OVERSUB_WRONG_PATH 238</span></div>
<div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;{ <span class="stringliteral">&quot;ENCBR_MISPRED_DETAIL_OVERSUB_WRONG_PATH&quot;</span>, {0xa0063}, 0xfff0, 3, {0xffff0003}, <span class="stringliteral">&quot;Number of Encoded Branches Retired -- Only return type branches, mispredicted branches due to wrong branch direction&quot;</span>},</div>
<div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="preprocessor">#define PME_MONT_ENCBR_MISPRED_DETAIL_OVERSUB_WRONG_TARGET 239</span></div>
<div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;{ <span class="stringliteral">&quot;ENCBR_MISPRED_DETAIL_OVERSUB_WRONG_TARGET&quot;</span>, {0xb0063}, 0xfff0, 3, {0xffff0003}, <span class="stringliteral">&quot;Number of Encoded Branches Retired -- Only return type branches, mispredicted branches due to wrong target for taken branches&quot;</span>},</div>
<div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="preprocessor">#define PME_MONT_ER_BKSNP_ME_ACCEPTED 240</span></div>
<div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;{ <span class="stringliteral">&quot;ER_BKSNP_ME_ACCEPTED&quot;</span>, {0x10bb}, 0x03f0, 2, {0xffff0000}, <span class="stringliteral">&quot;Backsnoop Me Accepted&quot;</span>},</div>
<div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;<span class="preprocessor">#define PME_MONT_ER_BRQ_LIVE_REQ_HI 241</span></div>
<div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;{ <span class="stringliteral">&quot;ER_BRQ_LIVE_REQ_HI&quot;</span>, {0x10b8}, 0x03f0, 2, {0xffff0000}, <span class="stringliteral">&quot;BRQ Live Requests (upper 2 bits)&quot;</span>},</div>
<div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="preprocessor">#define PME_MONT_ER_BRQ_LIVE_REQ_LO 242</span></div>
<div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;{ <span class="stringliteral">&quot;ER_BRQ_LIVE_REQ_LO&quot;</span>, {0x10b9}, 0x03f0, 7, {0xffff0000}, <span class="stringliteral">&quot;BRQ Live Requests (lower 3 bits)&quot;</span>},</div>
<div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="preprocessor">#define PME_MONT_ER_BRQ_REQ_INSERTED 243</span></div>
<div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;{ <span class="stringliteral">&quot;ER_BRQ_REQ_INSERTED&quot;</span>, {0x8ba}, 0x03f0, 1, {0xffff0000}, <span class="stringliteral">&quot;BRQ Requests Inserted&quot;</span>},</div>
<div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="preprocessor">#define PME_MONT_ER_MEM_READ_OUT_HI 244</span></div>
<div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;{ <span class="stringliteral">&quot;ER_MEM_READ_OUT_HI&quot;</span>, {0x8b4}, 0x03f0, 2, {0xffff0000}, <span class="stringliteral">&quot;Outstanding Memory Read Transactions (upper 2 bits)&quot;</span>},</div>
<div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;<span class="preprocessor">#define PME_MONT_ER_MEM_READ_OUT_LO 245</span></div>
<div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;{ <span class="stringliteral">&quot;ER_MEM_READ_OUT_LO&quot;</span>, {0x8b5}, 0x03f0, 7, {0xffff0000}, <span class="stringliteral">&quot;Outstanding Memory Read Transactions (lower 3 bits)&quot;</span>},</div>
<div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<span class="preprocessor">#define PME_MONT_ER_REJECT_ALL_L1D_REQ 246</span></div>
<div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;{ <span class="stringliteral">&quot;ER_REJECT_ALL_L1D_REQ&quot;</span>, {0x10bd}, 0x03f0, 1, {0xffff0000}, <span class="stringliteral">&quot;Reject All L1D Requests&quot;</span>},</div>
<div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;<span class="preprocessor">#define PME_MONT_ER_REJECT_ALL_L1I_REQ 247</span></div>
<div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;{ <span class="stringliteral">&quot;ER_REJECT_ALL_L1I_REQ&quot;</span>, {0x10be}, 0x03f0, 1, {0xffff0000}, <span class="stringliteral">&quot;Reject All L1I Requests&quot;</span>},</div>
<div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;<span class="preprocessor">#define PME_MONT_ER_REJECT_ALL_L1_REQ 248</span></div>
<div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;{ <span class="stringliteral">&quot;ER_REJECT_ALL_L1_REQ&quot;</span>, {0x10bc}, 0x03f0, 1, {0xffff0000}, <span class="stringliteral">&quot;Reject All L1 Requests&quot;</span>},</div>
<div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;<span class="preprocessor">#define PME_MONT_ER_SNOOPQ_REQ_HI 249</span></div>
<div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;{ <span class="stringliteral">&quot;ER_SNOOPQ_REQ_HI&quot;</span>, {0x10b6}, 0x03f0, 2, {0xffff0000}, <span class="stringliteral">&quot;Outstanding Snoops (upper bit)&quot;</span>},</div>
<div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;<span class="preprocessor">#define PME_MONT_ER_SNOOPQ_REQ_LO 250</span></div>
<div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;{ <span class="stringliteral">&quot;ER_SNOOPQ_REQ_LO&quot;</span>, {0x10b7}, 0x03f0, 7, {0xffff0000}, <span class="stringliteral">&quot;Outstanding Snoops (lower 3 bits)&quot;</span>},</div>
<div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;<span class="preprocessor">#define PME_MONT_ETB_EVENT 251</span></div>
<div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;{ <span class="stringliteral">&quot;ETB_EVENT&quot;</span>, {0x111}, 0xfff0, 1, {0xffff0003}, <span class="stringliteral">&quot;Execution Trace Buffer Event Captured&quot;</span>},</div>
<div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;<span class="preprocessor">#define PME_MONT_FE_BUBBLE_ALL 252</span></div>
<div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;{ <span class="stringliteral">&quot;FE_BUBBLE_ALL&quot;</span>, {0x71}, 0xfff0, 1, {0xffff0000}, <span class="stringliteral">&quot;Bubbles Seen by FE -- count regardless of cause&quot;</span>},</div>
<div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;<span class="preprocessor">#define PME_MONT_FE_BUBBLE_ALLBUT_FEFLUSH_BUBBLE 253</span></div>
<div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;{ <span class="stringliteral">&quot;FE_BUBBLE_ALLBUT_FEFLUSH_BUBBLE&quot;</span>, {0xb0071}, 0xfff0, 1, {0xffff0000}, <span class="stringliteral">&quot;Bubbles Seen by FE -- ALL except FEFLUSH and BUBBLE&quot;</span>},</div>
<div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;<span class="preprocessor">#define PME_MONT_FE_BUBBLE_ALLBUT_IBFULL 254</span></div>
<div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;{ <span class="stringliteral">&quot;FE_BUBBLE_ALLBUT_IBFULL&quot;</span>, {0xc0071}, 0xfff0, 1, {0xffff0000}, <span class="stringliteral">&quot;Bubbles Seen by FE -- ALL except IBFULl&quot;</span>},</div>
<div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;<span class="preprocessor">#define PME_MONT_FE_BUBBLE_BRANCH 255</span></div>
<div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;{ <span class="stringliteral">&quot;FE_BUBBLE_BRANCH&quot;</span>, {0x90071}, 0xfff0, 1, {0xffff0000}, <span class="stringliteral">&quot;Bubbles Seen by FE -- only if caused by any of 4 branch recirculates&quot;</span>},</div>
<div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="preprocessor">#define PME_MONT_FE_BUBBLE_BUBBLE 256</span></div>
<div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;{ <span class="stringliteral">&quot;FE_BUBBLE_BUBBLE&quot;</span>, {0xd0071}, 0xfff0, 1, {0xffff0000}, <span class="stringliteral">&quot;Bubbles Seen by FE -- only if caused by branch bubble stall&quot;</span>},</div>
<div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;<span class="preprocessor">#define PME_MONT_FE_BUBBLE_FEFLUSH 257</span></div>
<div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;{ <span class="stringliteral">&quot;FE_BUBBLE_FEFLUSH&quot;</span>, {0x10071}, 0xfff0, 1, {0xffff0000}, <span class="stringliteral">&quot;Bubbles Seen by FE -- only if caused by a front-end flush&quot;</span>},</div>
<div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;<span class="preprocessor">#define PME_MONT_FE_BUBBLE_FILL_RECIRC 258</span></div>
<div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;{ <span class="stringliteral">&quot;FE_BUBBLE_FILL_RECIRC&quot;</span>, {0x80071}, 0xfff0, 1, {0xffff0000}, <span class="stringliteral">&quot;Bubbles Seen by FE -- only if caused by a recirculate for a cache line fill operation&quot;</span>},</div>
<div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;<span class="preprocessor">#define PME_MONT_FE_BUBBLE_GROUP1 259</span></div>
<div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;{ <span class="stringliteral">&quot;FE_BUBBLE_GROUP1&quot;</span>, {0x30071}, 0xfff0, 1, {0xffff0000}, <span class="stringliteral">&quot;Bubbles Seen by FE -- BUBBLE or BRANCH&quot;</span>},</div>
<div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;<span class="preprocessor">#define PME_MONT_FE_BUBBLE_GROUP2 260</span></div>
<div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;{ <span class="stringliteral">&quot;FE_BUBBLE_GROUP2&quot;</span>, {0x40071}, 0xfff0, 1, {0xffff0000}, <span class="stringliteral">&quot;Bubbles Seen by FE -- IMISS or TLBMISS&quot;</span>},</div>
<div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;<span class="preprocessor">#define PME_MONT_FE_BUBBLE_GROUP3 261</span></div>
<div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;{ <span class="stringliteral">&quot;FE_BUBBLE_GROUP3&quot;</span>, {0xa0071}, 0xfff0, 1, {0xffff0000}, <span class="stringliteral">&quot;Bubbles Seen by FE -- FILL_RECIRC or BRANCH&quot;</span>},</div>
<div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;<span class="preprocessor">#define PME_MONT_FE_BUBBLE_IBFULL 262</span></div>
<div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;{ <span class="stringliteral">&quot;FE_BUBBLE_IBFULL&quot;</span>, {0x50071}, 0xfff0, 1, {0xffff0000}, <span class="stringliteral">&quot;Bubbles Seen by FE -- only if caused by instruction buffer full stall&quot;</span>},</div>
<div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;<span class="preprocessor">#define PME_MONT_FE_BUBBLE_IMISS 263</span></div>
<div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;{ <span class="stringliteral">&quot;FE_BUBBLE_IMISS&quot;</span>, {0x60071}, 0xfff0, 1, {0xffff0000}, <span class="stringliteral">&quot;Bubbles Seen by FE -- only if caused by instruction cache miss stall&quot;</span>},</div>
<div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;<span class="preprocessor">#define PME_MONT_FE_BUBBLE_TLBMISS 264</span></div>
<div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;{ <span class="stringliteral">&quot;FE_BUBBLE_TLBMISS&quot;</span>, {0x70071}, 0xfff0, 1, {0xffff0000}, <span class="stringliteral">&quot;Bubbles Seen by FE -- only if caused by TLB stall&quot;</span>},</div>
<div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;<span class="preprocessor">#define PME_MONT_FE_LOST_BW_ALL 265</span></div>
<div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;{ <span class="stringliteral">&quot;FE_LOST_BW_ALL&quot;</span>, {0x70}, 0xfff0, 2, {0xffff0000}, <span class="stringliteral">&quot;Invalid Bundles at the Entrance to IB -- count regardless of cause&quot;</span>},</div>
<div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;<span class="preprocessor">#define PME_MONT_FE_LOST_BW_BI 266</span></div>
<div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;{ <span class="stringliteral">&quot;FE_LOST_BW_BI&quot;</span>, {0x90070}, 0xfff0, 2, {0xffff0000}, <span class="stringliteral">&quot;Invalid Bundles at the Entrance to IB -- only if caused by branch initialization stall&quot;</span>},</div>
<div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;<span class="preprocessor">#define PME_MONT_FE_LOST_BW_BRQ 267</span></div>
<div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;{ <span class="stringliteral">&quot;FE_LOST_BW_BRQ&quot;</span>, {0xa0070}, 0xfff0, 2, {0xffff0000}, <span class="stringliteral">&quot;Invalid Bundles at the Entrance to IB -- only if caused by branch retirement queue stall&quot;</span>},</div>
<div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;<span class="preprocessor">#define PME_MONT_FE_LOST_BW_BR_ILOCK 268</span></div>
<div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;{ <span class="stringliteral">&quot;FE_LOST_BW_BR_ILOCK&quot;</span>, {0xc0070}, 0xfff0, 2, {0xffff0000}, <span class="stringliteral">&quot;Invalid Bundles at the Entrance to IB -- only if caused by branch interlock stall&quot;</span>},</div>
<div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;<span class="preprocessor">#define PME_MONT_FE_LOST_BW_BUBBLE 269</span></div>
<div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;{ <span class="stringliteral">&quot;FE_LOST_BW_BUBBLE&quot;</span>, {0xd0070}, 0xfff0, 2, {0xffff0000}, <span class="stringliteral">&quot;Invalid Bundles at the Entrance to IB -- only if caused by branch resteer bubble stall&quot;</span>},</div>
<div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;<span class="preprocessor">#define PME_MONT_FE_LOST_BW_FEFLUSH 270</span></div>
<div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;{ <span class="stringliteral">&quot;FE_LOST_BW_FEFLUSH&quot;</span>, {0x10070}, 0xfff0, 2, {0xffff0000}, <span class="stringliteral">&quot;Invalid Bundles at the Entrance to IB -- only if caused by a front-end flush&quot;</span>},</div>
<div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;<span class="preprocessor">#define PME_MONT_FE_LOST_BW_FILL_RECIRC 271</span></div>
<div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;{ <span class="stringliteral">&quot;FE_LOST_BW_FILL_RECIRC&quot;</span>, {0x80070}, 0xfff0, 2, {0xffff0000}, <span class="stringliteral">&quot;Invalid Bundles at the Entrance to IB -- only if caused by a recirculate for a cache line fill operation&quot;</span>},</div>
<div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;<span class="preprocessor">#define PME_MONT_FE_LOST_BW_IBFULL 272</span></div>
<div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;{ <span class="stringliteral">&quot;FE_LOST_BW_IBFULL&quot;</span>, {0x50070}, 0xfff0, 2, {0xffff0000}, <span class="stringliteral">&quot;Invalid Bundles at the Entrance to IB -- only if caused by instruction buffer full stall&quot;</span>},</div>
<div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;<span class="preprocessor">#define PME_MONT_FE_LOST_BW_IMISS 273</span></div>
<div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;{ <span class="stringliteral">&quot;FE_LOST_BW_IMISS&quot;</span>, {0x60070}, 0xfff0, 2, {0xffff0000}, <span class="stringliteral">&quot;Invalid Bundles at the Entrance to IB -- only if caused by instruction cache miss stall&quot;</span>},</div>
<div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;<span class="preprocessor">#define PME_MONT_FE_LOST_BW_PLP 274</span></div>
<div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;{ <span class="stringliteral">&quot;FE_LOST_BW_PLP&quot;</span>, {0xb0070}, 0xfff0, 2, {0xffff0000}, <span class="stringliteral">&quot;Invalid Bundles at the Entrance to IB -- only if caused by perfect loop prediction stall&quot;</span>},</div>
<div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;<span class="preprocessor">#define PME_MONT_FE_LOST_BW_TLBMISS 275</span></div>
<div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;{ <span class="stringliteral">&quot;FE_LOST_BW_TLBMISS&quot;</span>, {0x70070}, 0xfff0, 2, {0xffff0000}, <span class="stringliteral">&quot;Invalid Bundles at the Entrance to IB -- only if caused by TLB stall&quot;</span>},</div>
<div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;<span class="preprocessor">#define PME_MONT_FE_LOST_BW_UNREACHED 276</span></div>
<div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;{ <span class="stringliteral">&quot;FE_LOST_BW_UNREACHED&quot;</span>, {0x40070}, 0xfff0, 2, {0xffff0000}, <span class="stringliteral">&quot;Invalid Bundles at the Entrance to IB -- only if caused by unreachable bundle&quot;</span>},</div>
<div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;<span class="preprocessor">#define PME_MONT_FP_FAILED_FCHKF 277</span></div>
<div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;{ <span class="stringliteral">&quot;FP_FAILED_FCHKF&quot;</span>, {0x6}, 0xfff0, 1, {0xffff0001}, <span class="stringliteral">&quot;Failed fchkf&quot;</span>},</div>
<div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;<span class="preprocessor">#define PME_MONT_FP_FALSE_SIRSTALL 278</span></div>
<div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;{ <span class="stringliteral">&quot;FP_FALSE_SIRSTALL&quot;</span>, {0x5}, 0xfff0, 1, {0xffff0001}, <span class="stringliteral">&quot;SIR Stall Without a Trap&quot;</span>},</div>
<div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;<span class="preprocessor">#define PME_MONT_FP_FLUSH_TO_ZERO_FTZ_POSS 279</span></div>
<div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;{ <span class="stringliteral">&quot;FP_FLUSH_TO_ZERO_FTZ_POSS&quot;</span>, {0x1000b}, 0xfff0, 2, {0xffff0001}, <span class="stringliteral">&quot;FP Result Flushed to Zero -- &quot;</span>},</div>
<div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;<span class="preprocessor">#define PME_MONT_FP_FLUSH_TO_ZERO_FTZ_REAL 280</span></div>
<div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;{ <span class="stringliteral">&quot;FP_FLUSH_TO_ZERO_FTZ_REAL&quot;</span>, {0xb}, 0xfff0, 2, {0xffff0001}, <span class="stringliteral">&quot;FP Result Flushed to Zero -- Times FTZ&quot;</span>},</div>
<div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;<span class="preprocessor">#define PME_MONT_FP_OPS_RETIRED 281</span></div>
<div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;{ <span class="stringliteral">&quot;FP_OPS_RETIRED&quot;</span>, {0x9}, 0xfff0, 6, {0xffff0001}, <span class="stringliteral">&quot;Retired FP Operations&quot;</span>},</div>
<div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;<span class="preprocessor">#define PME_MONT_FP_TRUE_SIRSTALL 282</span></div>
<div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;{ <span class="stringliteral">&quot;FP_TRUE_SIRSTALL&quot;</span>, {0x3}, 0xfff0, 1, {0xffff0001}, <span class="stringliteral">&quot;SIR stall asserted and leads to a trap&quot;</span>},</div>
<div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;<span class="preprocessor">#define PME_MONT_HPW_DATA_REFERENCES 283</span></div>
<div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;{ <span class="stringliteral">&quot;HPW_DATA_REFERENCES&quot;</span>, {0x2d}, 0xfff0, 4, {0xffff0000}, <span class="stringliteral">&quot;Data Memory References to VHPT&quot;</span>},</div>
<div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;<span class="preprocessor">#define PME_MONT_IA64_INST_RETIRED_THIS 284</span></div>
<div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;{ <span class="stringliteral">&quot;IA64_INST_RETIRED_THIS&quot;</span>, {0x8}, 0xfff0, 6, {0xffff0003}, <span class="stringliteral">&quot;Retired IA-64 Instructions -- Retired IA-64 Instructions&quot;</span>},</div>
<div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;<span class="preprocessor">#define PME_MONT_IA64_TAGGED_INST_RETIRED_IBRP0_PMC32_33 285</span></div>
<div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;{ <span class="stringliteral">&quot;IA64_TAGGED_INST_RETIRED_IBRP0_PMC32_33&quot;</span>, {0x8}, 0xfff0, 6, {0xffff0003}, <span class="stringliteral">&quot;Retired Tagged Instructions -- Instruction tagged by Instruction Breakpoint Pair 0 and the opcode matcher pair PMC32 and PMC33.&quot;</span>},</div>
<div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;<span class="preprocessor">#define PME_MONT_IA64_TAGGED_INST_RETIRED_IBRP1_PMC34_35 286</span></div>
<div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;{ <span class="stringliteral">&quot;IA64_TAGGED_INST_RETIRED_IBRP1_PMC34_35&quot;</span>, {0x10008}, 0xfff0, 6, {0xffff0003}, <span class="stringliteral">&quot;Retired Tagged Instructions -- Instruction tagged by Instruction Breakpoint Pair 1 and the opcode matcher pair PMC34 and PMC35.&quot;</span>},</div>
<div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;<span class="preprocessor">#define PME_MONT_IA64_TAGGED_INST_RETIRED_IBRP2_PMC32_33 287</span></div>
<div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;{ <span class="stringliteral">&quot;IA64_TAGGED_INST_RETIRED_IBRP2_PMC32_33&quot;</span>, {0x20008}, 0xfff0, 6, {0xffff0003}, <span class="stringliteral">&quot;Retired Tagged Instructions -- Instruction tagged by Instruction Breakpoint Pair 2 and the opcode matcher pair PMC32 and PMC33.&quot;</span>},</div>
<div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;<span class="preprocessor">#define PME_MONT_IA64_TAGGED_INST_RETIRED_IBRP3_PMC34_35 288</span></div>
<div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;{ <span class="stringliteral">&quot;IA64_TAGGED_INST_RETIRED_IBRP3_PMC34_35&quot;</span>, {0x30008}, 0xfff0, 6, {0xffff0003}, <span class="stringliteral">&quot;Retired Tagged Instructions -- Instruction tagged by Instruction Breakpoint Pair 3 and the opcode matcher pair PMC34 and PMC35.&quot;</span>},</div>
<div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;<span class="preprocessor">#define PME_MONT_IDEAL_BE_LOST_BW_DUE_TO_FE_ALL 289</span></div>
<div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;{ <span class="stringliteral">&quot;IDEAL_BE_LOST_BW_DUE_TO_FE_ALL&quot;</span>, {0x73}, 0xfff0, 2, {0xffff0000}, <span class="stringliteral">&quot;Invalid Bundles at the Exit from IB -- count regardless of cause&quot;</span>},</div>
<div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;<span class="preprocessor">#define PME_MONT_IDEAL_BE_LOST_BW_DUE_TO_FE_BI 290</span></div>
<div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;{ <span class="stringliteral">&quot;IDEAL_BE_LOST_BW_DUE_TO_FE_BI&quot;</span>, {0x90073}, 0xfff0, 2, {0xffff0000}, <span class="stringliteral">&quot;Invalid Bundles at the Exit from IB -- only if caused by branch initialization stall&quot;</span>},</div>
<div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;<span class="preprocessor">#define PME_MONT_IDEAL_BE_LOST_BW_DUE_TO_FE_BRQ 291</span></div>
<div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;{ <span class="stringliteral">&quot;IDEAL_BE_LOST_BW_DUE_TO_FE_BRQ&quot;</span>, {0xa0073}, 0xfff0, 2, {0xffff0000}, <span class="stringliteral">&quot;Invalid Bundles at the Exit from IB -- only if caused by branch retirement queue stall&quot;</span>},</div>
<div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;<span class="preprocessor">#define PME_MONT_IDEAL_BE_LOST_BW_DUE_TO_FE_BR_ILOCK 292</span></div>
<div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;{ <span class="stringliteral">&quot;IDEAL_BE_LOST_BW_DUE_TO_FE_BR_ILOCK&quot;</span>, {0xc0073}, 0xfff0, 2, {0xffff0000}, <span class="stringliteral">&quot;Invalid Bundles at the Exit from IB -- only if caused by branch interlock stall&quot;</span>},</div>
<div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;<span class="preprocessor">#define PME_MONT_IDEAL_BE_LOST_BW_DUE_TO_FE_BUBBLE 293</span></div>
<div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;{ <span class="stringliteral">&quot;IDEAL_BE_LOST_BW_DUE_TO_FE_BUBBLE&quot;</span>, {0xd0073}, 0xfff0, 2, {0xffff0000}, <span class="stringliteral">&quot;Invalid Bundles at the Exit from IB -- only if caused by branch resteer bubble stall&quot;</span>},</div>
<div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;<span class="preprocessor">#define PME_MONT_IDEAL_BE_LOST_BW_DUE_TO_FE_FEFLUSH 294</span></div>
<div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;{ <span class="stringliteral">&quot;IDEAL_BE_LOST_BW_DUE_TO_FE_FEFLUSH&quot;</span>, {0x10073}, 0xfff0, 2, {0xffff0000}, <span class="stringliteral">&quot;Invalid Bundles at the Exit from IB -- only if caused by a front-end flush&quot;</span>},</div>
<div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;<span class="preprocessor">#define PME_MONT_IDEAL_BE_LOST_BW_DUE_TO_FE_FILL_RECIRC 295</span></div>
<div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;{ <span class="stringliteral">&quot;IDEAL_BE_LOST_BW_DUE_TO_FE_FILL_RECIRC&quot;</span>, {0x80073}, 0xfff0, 2, {0xffff0000}, <span class="stringliteral">&quot;Invalid Bundles at the Exit from IB -- only if caused by a recirculate for a cache line fill operation&quot;</span>},</div>
<div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;<span class="preprocessor">#define PME_MONT_IDEAL_BE_LOST_BW_DUE_TO_FE_IBFULL 296</span></div>
<div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;{ <span class="stringliteral">&quot;IDEAL_BE_LOST_BW_DUE_TO_FE_IBFULL&quot;</span>, {0x50073}, 0xfff0, 2, {0xffff0000}, <span class="stringliteral">&quot;Invalid Bundles at the Exit from IB -- (* meaningless for this event *)&quot;</span>},</div>
<div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;<span class="preprocessor">#define PME_MONT_IDEAL_BE_LOST_BW_DUE_TO_FE_IMISS 297</span></div>
<div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;{ <span class="stringliteral">&quot;IDEAL_BE_LOST_BW_DUE_TO_FE_IMISS&quot;</span>, {0x60073}, 0xfff0, 2, {0xffff0000}, <span class="stringliteral">&quot;Invalid Bundles at the Exit from IB -- only if caused by instruction cache miss stall&quot;</span>},</div>
<div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;<span class="preprocessor">#define PME_MONT_IDEAL_BE_LOST_BW_DUE_TO_FE_PLP 298</span></div>
<div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;{ <span class="stringliteral">&quot;IDEAL_BE_LOST_BW_DUE_TO_FE_PLP&quot;</span>, {0xb0073}, 0xfff0, 2, {0xffff0000}, <span class="stringliteral">&quot;Invalid Bundles at the Exit from IB -- only if caused by perfect loop prediction stall&quot;</span>},</div>
<div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;<span class="preprocessor">#define PME_MONT_IDEAL_BE_LOST_BW_DUE_TO_FE_TLBMISS 299</span></div>
<div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;{ <span class="stringliteral">&quot;IDEAL_BE_LOST_BW_DUE_TO_FE_TLBMISS&quot;</span>, {0x70073}, 0xfff0, 2, {0xffff0000}, <span class="stringliteral">&quot;Invalid Bundles at the Exit from IB -- only if caused by TLB stall&quot;</span>},</div>
<div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;<span class="preprocessor">#define PME_MONT_IDEAL_BE_LOST_BW_DUE_TO_FE_UNREACHED 300</span></div>
<div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;{ <span class="stringliteral">&quot;IDEAL_BE_LOST_BW_DUE_TO_FE_UNREACHED&quot;</span>, {0x40073}, 0xfff0, 2, {0xffff0000}, <span class="stringliteral">&quot;Invalid Bundles at the Exit from IB -- only if caused by unreachable bundle&quot;</span>},</div>
<div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;<span class="preprocessor">#define PME_MONT_INST_CHKA_LDC_ALAT_ALL 301</span></div>
<div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;{ <span class="stringliteral">&quot;INST_CHKA_LDC_ALAT_ALL&quot;</span>, {0x30056}, 0xfff0, 2, {0xffff0007}, <span class="stringliteral">&quot;Retired chk.a and ld.c Instructions -- both integer and floating point instructions&quot;</span>},</div>
<div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;<span class="preprocessor">#define PME_MONT_INST_CHKA_LDC_ALAT_FP 302</span></div>
<div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;{ <span class="stringliteral">&quot;INST_CHKA_LDC_ALAT_FP&quot;</span>, {0x20056}, 0xfff0, 2, {0xffff0007}, <span class="stringliteral">&quot;Retired chk.a and ld.c Instructions -- only floating point instructions&quot;</span>},</div>
<div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;<span class="preprocessor">#define PME_MONT_INST_CHKA_LDC_ALAT_INT 303</span></div>
<div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;{ <span class="stringliteral">&quot;INST_CHKA_LDC_ALAT_INT&quot;</span>, {0x10056}, 0xfff0, 2, {0xffff0007}, <span class="stringliteral">&quot;Retired chk.a and ld.c Instructions -- only integer instructions&quot;</span>},</div>
<div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;<span class="preprocessor">#define PME_MONT_INST_DISPERSED 304</span></div>
<div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;{ <span class="stringliteral">&quot;INST_DISPERSED&quot;</span>, {0x4d}, 0xfff0, 6, {0xffff0001}, <span class="stringliteral">&quot;Syllables Dispersed from REN to REG stage&quot;</span>},</div>
<div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;<span class="preprocessor">#define PME_MONT_INST_FAILED_CHKA_LDC_ALAT_ALL 305</span></div>
<div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;{ <span class="stringliteral">&quot;INST_FAILED_CHKA_LDC_ALAT_ALL&quot;</span>, {0x30057}, 0xfff0, 1, {0xffff0007}, <span class="stringliteral">&quot;Failed chk.a and ld.c Instructions -- both integer and floating point instructions&quot;</span>},</div>
<div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;<span class="preprocessor">#define PME_MONT_INST_FAILED_CHKA_LDC_ALAT_FP 306</span></div>
<div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;{ <span class="stringliteral">&quot;INST_FAILED_CHKA_LDC_ALAT_FP&quot;</span>, {0x20057}, 0xfff0, 1, {0xffff0007}, <span class="stringliteral">&quot;Failed chk.a and ld.c Instructions -- only floating point instructions&quot;</span>},</div>
<div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;<span class="preprocessor">#define PME_MONT_INST_FAILED_CHKA_LDC_ALAT_INT 307</span></div>
<div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;{ <span class="stringliteral">&quot;INST_FAILED_CHKA_LDC_ALAT_INT&quot;</span>, {0x10057}, 0xfff0, 1, {0xffff0007}, <span class="stringliteral">&quot;Failed chk.a and ld.c Instructions -- only integer instructions&quot;</span>},</div>
<div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;<span class="preprocessor">#define PME_MONT_INST_FAILED_CHKS_RETIRED_ALL 308</span></div>
<div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;{ <span class="stringliteral">&quot;INST_FAILED_CHKS_RETIRED_ALL&quot;</span>, {0x30055}, 0xfff0, 1, {0xffff0000}, <span class="stringliteral">&quot;Failed chk.s Instructions -- both integer and floating point instructions&quot;</span>},</div>
<div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;<span class="preprocessor">#define PME_MONT_INST_FAILED_CHKS_RETIRED_FP 309</span></div>
<div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;{ <span class="stringliteral">&quot;INST_FAILED_CHKS_RETIRED_FP&quot;</span>, {0x20055}, 0xfff0, 1, {0xffff0000}, <span class="stringliteral">&quot;Failed chk.s Instructions -- only floating point instructions&quot;</span>},</div>
<div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;<span class="preprocessor">#define PME_MONT_INST_FAILED_CHKS_RETIRED_INT 310</span></div>
<div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;{ <span class="stringliteral">&quot;INST_FAILED_CHKS_RETIRED_INT&quot;</span>, {0x10055}, 0xfff0, 1, {0xffff0000}, <span class="stringliteral">&quot;Failed chk.s Instructions -- only integer instructions&quot;</span>},</div>
<div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;<span class="preprocessor">#define PME_MONT_ISB_BUNPAIRS_IN 311</span></div>
<div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;{ <span class="stringliteral">&quot;ISB_BUNPAIRS_IN&quot;</span>, {0x46}, 0xfff0, 1, {0xffff0001}, <span class="stringliteral">&quot;Bundle Pairs Written from L2I into FE&quot;</span>},</div>
<div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;<span class="preprocessor">#define PME_MONT_ITLB_MISSES_FETCH_ALL 312</span></div>
<div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;{ <span class="stringliteral">&quot;ITLB_MISSES_FETCH_ALL&quot;</span>, {0x30047}, 0xfff0, 1, {0xffff0001}, <span class="stringliteral">&quot;ITLB Misses Demand Fetch -- All tlb misses will be counted. Note that this is not equal to sum of the L1ITLB and L2ITLB umasks because any access could be a miss in L1ITLB and L2ITLB.&quot;</span>},</div>
<div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;<span class="preprocessor">#define PME_MONT_ITLB_MISSES_FETCH_L1ITLB 313</span></div>
<div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;{ <span class="stringliteral">&quot;ITLB_MISSES_FETCH_L1ITLB&quot;</span>, {0x10047}, 0xfff0, 1, {0xffff0001}, <span class="stringliteral">&quot;ITLB Misses Demand Fetch -- All misses in L1ITLB will be counted. even if L1ITLB is not updated for an access (Uncacheable/nat page/not present page/faulting/some flushed), it will be counted here.&quot;</span>},</div>
<div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;<span class="preprocessor">#define PME_MONT_ITLB_MISSES_FETCH_L2ITLB 314</span></div>
<div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;{ <span class="stringliteral">&quot;ITLB_MISSES_FETCH_L2ITLB&quot;</span>, {0x20047}, 0xfff0, 1, {0xffff0001}, <span class="stringliteral">&quot;ITLB Misses Demand Fetch -- All misses in L1ITLB which also missed in L2ITLB will be counted.&quot;</span>},</div>
<div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;<span class="preprocessor">#define PME_MONT_L1DTLB_TRANSFER 315</span></div>
<div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;{ <span class="stringliteral">&quot;L1DTLB_TRANSFER&quot;</span>, {0xc0}, 0xfff0, 1, {0x5010007}, <span class="stringliteral">&quot;L1DTLB Misses That Hit in the L2DTLB for Accesses Counted in L1D_READS&quot;</span>},</div>
<div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;<span class="preprocessor">#define PME_MONT_L1D_READS_SET0 316</span></div>
<div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;{ <span class="stringliteral">&quot;L1D_READS_SET0&quot;</span>, {0xc2}, 0xfff0, 2, {0x5010007}, <span class="stringliteral">&quot;L1 Data Cache Reads&quot;</span>},</div>
<div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;<span class="preprocessor">#define PME_MONT_L1D_READS_SET1 317</span></div>
<div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;{ <span class="stringliteral">&quot;L1D_READS_SET1&quot;</span>, {0xc4}, 0xfff0, 2, {0x5110007}, <span class="stringliteral">&quot;L1 Data Cache Reads&quot;</span>},</div>
<div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;<span class="preprocessor">#define PME_MONT_L1D_READ_MISSES_ALL 318</span></div>
<div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;{ <span class="stringliteral">&quot;L1D_READ_MISSES_ALL&quot;</span>, {0xc7}, 0xfff0, 2, {0x5110007}, <span class="stringliteral">&quot;L1 Data Cache Read Misses -- all L1D read misses will be counted.&quot;</span>},</div>
<div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;<span class="preprocessor">#define PME_MONT_L1D_READ_MISSES_RSE_FILL 319</span></div>
<div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;{ <span class="stringliteral">&quot;L1D_READ_MISSES_RSE_FILL&quot;</span>, {0x100c7}, 0xfff0, 2, {0x5110007}, <span class="stringliteral">&quot;L1 Data Cache Read Misses -- only L1D read misses caused by RSE fills will be counted&quot;</span>},</div>
<div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;<span class="preprocessor">#define PME_MONT_L1ITLB_INSERTS_HPW 320</span></div>
<div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;{ <span class="stringliteral">&quot;L1ITLB_INSERTS_HPW&quot;</span>, {0x48}, 0xfff0, 1, {0xffff0001}, <span class="stringliteral">&quot;L1ITLB Hardware Page Walker Inserts&quot;</span>},</div>
<div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;<span class="preprocessor">#define PME_MONT_L1I_EAR_CACHE_LAT0 321</span></div>
<div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;{ <span class="stringliteral">&quot;L1I_EAR_CACHE_LAT0&quot;</span>, {0x400b43}, 0xfff0, 1, {0xffff0001}, <span class="stringliteral">&quot;L1I EAR Cache -- &gt; 0 Cycles (All L1 Misses)&quot;</span>},</div>
<div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;<span class="preprocessor">#define PME_MONT_L1I_EAR_CACHE_LAT1024 322</span></div>
<div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;{ <span class="stringliteral">&quot;L1I_EAR_CACHE_LAT1024&quot;</span>, {0xc00b43}, 0xfff0, 1, {0xffff0001}, <span class="stringliteral">&quot;L1I EAR Cache -- &gt;= 1024 Cycles&quot;</span>},</div>
<div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;<span class="preprocessor">#define PME_MONT_L1I_EAR_CACHE_LAT128 323</span></div>
<div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;{ <span class="stringliteral">&quot;L1I_EAR_CACHE_LAT128&quot;</span>, {0xf00b43}, 0xfff0, 1, {0xffff0001}, <span class="stringliteral">&quot;L1I EAR Cache -- &gt;= 128 Cycles&quot;</span>},</div>
<div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;<span class="preprocessor">#define PME_MONT_L1I_EAR_CACHE_LAT16 324</span></div>
<div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;{ <span class="stringliteral">&quot;L1I_EAR_CACHE_LAT16&quot;</span>, {0xfc0b43}, 0xfff0, 1, {0xffff0001}, <span class="stringliteral">&quot;L1I EAR Cache -- &gt;= 16 Cycles&quot;</span>},</div>
<div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;<span class="preprocessor">#define PME_MONT_L1I_EAR_CACHE_LAT256 325</span></div>
<div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;{ <span class="stringliteral">&quot;L1I_EAR_CACHE_LAT256&quot;</span>, {0xe00b43}, 0xfff0, 1, {0xffff0001}, <span class="stringliteral">&quot;L1I EAR Cache -- &gt;= 256 Cycles&quot;</span>},</div>
<div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;<span class="preprocessor">#define PME_MONT_L1I_EAR_CACHE_LAT32 326</span></div>
<div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;{ <span class="stringliteral">&quot;L1I_EAR_CACHE_LAT32&quot;</span>, {0xf80b43}, 0xfff0, 1, {0xffff0001}, <span class="stringliteral">&quot;L1I EAR Cache -- &gt;= 32 Cycles&quot;</span>},</div>
<div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;<span class="preprocessor">#define PME_MONT_L1I_EAR_CACHE_LAT4 327</span></div>
<div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;{ <span class="stringliteral">&quot;L1I_EAR_CACHE_LAT4&quot;</span>, {0xff0b43}, 0xfff0, 1, {0xffff0001}, <span class="stringliteral">&quot;L1I EAR Cache -- &gt;= 4 Cycles&quot;</span>},</div>
<div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;<span class="preprocessor">#define PME_MONT_L1I_EAR_CACHE_LAT4096 328</span></div>
<div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;{ <span class="stringliteral">&quot;L1I_EAR_CACHE_LAT4096&quot;</span>, {0x800b43}, 0xfff0, 1, {0xffff0001}, <span class="stringliteral">&quot;L1I EAR Cache -- &gt;= 4096 Cycles&quot;</span>},</div>
<div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;<span class="preprocessor">#define PME_MONT_L1I_EAR_CACHE_LAT8 329</span></div>
<div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;{ <span class="stringliteral">&quot;L1I_EAR_CACHE_LAT8&quot;</span>, {0xfe0b43}, 0xfff0, 1, {0xffff0001}, <span class="stringliteral">&quot;L1I EAR Cache -- &gt;= 8 Cycles&quot;</span>},</div>
<div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;<span class="preprocessor">#define PME_MONT_L1I_EAR_CACHE_RAB 330</span></div>
<div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;{ <span class="stringliteral">&quot;L1I_EAR_CACHE_RAB&quot;</span>, {0xb43}, 0xfff0, 1, {0xffff0001}, <span class="stringliteral">&quot;L1I EAR Cache -- RAB HIT&quot;</span>},</div>
<div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;<span class="preprocessor">#define PME_MONT_L1I_EAR_EVENTS 331</span></div>
<div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;{ <span class="stringliteral">&quot;L1I_EAR_EVENTS&quot;</span>, {0x843}, 0xfff0, 1, {0xffff0001}, <span class="stringliteral">&quot;Instruction EAR Events&quot;</span>},</div>
<div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;<span class="preprocessor">#define PME_MONT_L1I_EAR_TLB_ALL 332</span></div>
<div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;{ <span class="stringliteral">&quot;L1I_EAR_TLB_ALL&quot;</span>, {0x70a43}, 0xfff0, 1, {0xffff0001}, <span class="stringliteral">&quot;L1I EAR TLB -- All L1 ITLB Misses&quot;</span>},</div>
<div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;<span class="preprocessor">#define PME_MONT_L1I_EAR_TLB_FAULT 333</span></div>
<div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;{ <span class="stringliteral">&quot;L1I_EAR_TLB_FAULT&quot;</span>, {0x40a43}, 0xfff0, 1, {0xffff0001}, <span class="stringliteral">&quot;L1I EAR TLB -- ITLB Misses which produced a fault&quot;</span>},</div>
<div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;<span class="preprocessor">#define PME_MONT_L1I_EAR_TLB_L2TLB 334</span></div>
<div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;{ <span class="stringliteral">&quot;L1I_EAR_TLB_L2TLB&quot;</span>, {0x10a43}, 0xfff0, 1, {0xffff0001}, <span class="stringliteral">&quot;L1I EAR TLB -- L1 ITLB Misses which hit L2 ITLB&quot;</span>},</div>
<div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;<span class="preprocessor">#define PME_MONT_L1I_EAR_TLB_L2TLB_OR_FAULT 335</span></div>
<div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;{ <span class="stringliteral">&quot;L1I_EAR_TLB_L2TLB_OR_FAULT&quot;</span>, {0x50a43}, 0xfff0, 1, {0xffff0001}, <span class="stringliteral">&quot;L1I EAR TLB -- L1 ITLB Misses which hit L2 ITLB or produce a software fault&quot;</span>},</div>
<div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;<span class="preprocessor">#define PME_MONT_L1I_EAR_TLB_L2TLB_OR_VHPT 336</span></div>
<div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;{ <span class="stringliteral">&quot;L1I_EAR_TLB_L2TLB_OR_VHPT&quot;</span>, {0x30a43}, 0xfff0, 1, {0xffff0001}, <span class="stringliteral">&quot;L1I EAR TLB -- L1 ITLB Misses which hit L2 ITLB or VHPT&quot;</span>},</div>
<div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;<span class="preprocessor">#define PME_MONT_L1I_EAR_TLB_VHPT 337</span></div>
<div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;{ <span class="stringliteral">&quot;L1I_EAR_TLB_VHPT&quot;</span>, {0x20a43}, 0xfff0, 1, {0xffff0001}, <span class="stringliteral">&quot;L1I EAR TLB -- L1 ITLB Misses which hit VHPT&quot;</span>},</div>
<div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;<span class="preprocessor">#define PME_MONT_L1I_EAR_TLB_VHPT_OR_FAULT 338</span></div>
<div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;{ <span class="stringliteral">&quot;L1I_EAR_TLB_VHPT_OR_FAULT&quot;</span>, {0x60a43}, 0xfff0, 1, {0xffff0001}, <span class="stringliteral">&quot;L1I EAR TLB -- L1 ITLB Misses which hit VHPT or produce a software fault&quot;</span>},</div>
<div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;<span class="preprocessor">#define PME_MONT_L1I_FETCH_ISB_HIT 339</span></div>
<div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;{ <span class="stringliteral">&quot;L1I_FETCH_ISB_HIT&quot;</span>, {0x66}, 0xfff0, 1, {0xffff0001}, <span class="stringliteral">&quot;\&quot;Just-In-Time\&quot; Instruction Fetch Hitting in and Being Bypassed from ISB&quot;</span>},</div>
<div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;<span class="preprocessor">#define PME_MONT_L1I_FETCH_RAB_HIT 340</span></div>
<div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;{ <span class="stringliteral">&quot;L1I_FETCH_RAB_HIT&quot;</span>, {0x65}, 0xfff0, 1, {0xffff0001}, <span class="stringliteral">&quot;Instruction Fetch Hitting in RAB&quot;</span>},</div>
<div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;<span class="preprocessor">#define PME_MONT_L1I_FILLS 341</span></div>
<div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;{ <span class="stringliteral">&quot;L1I_FILLS&quot;</span>, {0x841}, 0xfff0, 1, {0xffff0001}, <span class="stringliteral">&quot;L1 Instruction Cache Fills&quot;</span>},</div>
<div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;<span class="preprocessor">#define PME_MONT_L1I_PREFETCHES 342</span></div>
<div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;{ <span class="stringliteral">&quot;L1I_PREFETCHES&quot;</span>, {0x44}, 0xfff0, 1, {0xffff0001}, <span class="stringliteral">&quot;L1 Instruction Prefetch Requests&quot;</span>},</div>
<div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;<span class="preprocessor">#define PME_MONT_L1I_PREFETCH_STALL_ALL 343</span></div>
<div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;{ <span class="stringliteral">&quot;L1I_PREFETCH_STALL_ALL&quot;</span>, {0x30067}, 0xfff0, 1, {0xffff0000}, <span class="stringliteral">&quot;Prefetch Pipeline Stalls -- Number of clocks prefetch pipeline is stalled&quot;</span>},</div>
<div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;<span class="preprocessor">#define PME_MONT_L1I_PREFETCH_STALL_FLOW 344</span></div>
<div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;{ <span class="stringliteral">&quot;L1I_PREFETCH_STALL_FLOW&quot;</span>, {0x20067}, 0xfff0, 1, {0xffff0000}, <span class="stringliteral">&quot;Prefetch Pipeline Stalls -- Asserted when the streaming prefetcher is working close to the instructions being fetched for demand reads, and is not asserted when the streaming prefetcher is ranging way ahead of the demand reads.&quot;</span>},</div>
<div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;<span class="preprocessor">#define PME_MONT_L1I_PURGE 345</span></div>
<div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;{ <span class="stringliteral">&quot;L1I_PURGE&quot;</span>, {0x104b}, 0xfff0, 1, {0xffff0001}, <span class="stringliteral">&quot;L1ITLB Purges Handled by L1I&quot;</span>},</div>
<div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;<span class="preprocessor">#define PME_MONT_L1I_PVAB_OVERFLOW 346</span></div>
<div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;{ <span class="stringliteral">&quot;L1I_PVAB_OVERFLOW&quot;</span>, {0x69}, 0xfff0, 1, {0xffff0000}, <span class="stringliteral">&quot;PVAB Overflow&quot;</span>},</div>
<div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;<span class="preprocessor">#define PME_MONT_L1I_RAB_ALMOST_FULL 347</span></div>
<div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;{ <span class="stringliteral">&quot;L1I_RAB_ALMOST_FULL&quot;</span>, {0x1064}, 0xfff0, 1, {0xffff0000}, <span class="stringliteral">&quot;Is RAB Almost Full?&quot;</span>},</div>
<div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;<span class="preprocessor">#define PME_MONT_L1I_RAB_FULL 348</span></div>
<div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;{ <span class="stringliteral">&quot;L1I_RAB_FULL&quot;</span>, {0x1060}, 0xfff0, 1, {0xffff0000}, <span class="stringliteral">&quot;Is RAB Full?&quot;</span>},</div>
<div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;<span class="preprocessor">#define PME_MONT_L1I_READS 349</span></div>
<div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;{ <span class="stringliteral">&quot;L1I_READS&quot;</span>, {0x40}, 0xfff0, 1, {0xffff0001}, <span class="stringliteral">&quot;L1 Instruction Cache Reads&quot;</span>},</div>
<div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;<span class="preprocessor">#define PME_MONT_L1I_SNOOP 350</span></div>
<div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;{ <span class="stringliteral">&quot;L1I_SNOOP&quot;</span>, {0x104a}, 0xfff0, 1, {0xffff0007}, <span class="stringliteral">&quot;Snoop Requests Handled by L1I&quot;</span>},</div>
<div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;<span class="preprocessor">#define PME_MONT_L1I_STRM_PREFETCHES 351</span></div>
<div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;{ <span class="stringliteral">&quot;L1I_STRM_PREFETCHES&quot;</span>, {0x5f}, 0xfff0, 1, {0xffff0001}, <span class="stringliteral">&quot;L1 Instruction Cache Line Prefetch Requests&quot;</span>},</div>
<div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;<span class="preprocessor">#define PME_MONT_L2DTLB_MISSES 352</span></div>
<div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;{ <span class="stringliteral">&quot;L2DTLB_MISSES&quot;</span>, {0xc1}, 0xfff0, 4, {0x5010007}, <span class="stringliteral">&quot;L2DTLB Misses&quot;</span>},</div>
<div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;<span class="preprocessor">#define PME_MONT_L2D_BAD_LINES_SELECTED_ANY 353</span></div>
<div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;{ <span class="stringliteral">&quot;L2D_BAD_LINES_SELECTED_ANY&quot;</span>, {0x8ec}, 0xfff0, 4, {0x4520007}, <span class="stringliteral">&quot;Valid Line Replaced When Invalid Line Is Available -- Valid line replaced when invalid line is available&quot;</span>},</div>
<div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;<span class="preprocessor">#define PME_MONT_L2D_BYPASS_L2_DATA1 354</span></div>
<div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;{ <span class="stringliteral">&quot;L2D_BYPASS_L2_DATA1&quot;</span>, {0x8e4}, 0xfff0, 1, {0x4120007}, <span class="stringliteral">&quot;Count L2D Bypasses -- Count only L2D data bypasses (L1D to L2A)&quot;</span>},</div>
<div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;<span class="preprocessor">#define PME_MONT_L2D_BYPASS_L2_DATA2 355</span></div>
<div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;{ <span class="stringliteral">&quot;L2D_BYPASS_L2_DATA2&quot;</span>, {0x108e4}, 0xfff0, 1, {0x4120007}, <span class="stringliteral">&quot;Count L2D Bypasses -- Count only L2D data bypasses (L1W to L2I)&quot;</span>},</div>
<div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;<span class="preprocessor">#define PME_MONT_L2D_BYPASS_L3_DATA1 356</span></div>
<div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;{ <span class="stringliteral">&quot;L2D_BYPASS_L3_DATA1&quot;</span>, {0x208e4}, 0xfff0, 1, {0x4120007}, <span class="stringliteral">&quot;Count L2D Bypasses -- Count only L3 data bypasses (L1D to L2A)&quot;</span>},</div>
<div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;<span class="preprocessor">#define PME_MONT_L2D_FILLB_FULL_THIS 357</span></div>
<div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;{ <span class="stringliteral">&quot;L2D_FILLB_FULL_THIS&quot;</span>, {0x8f1}, 0xfff0, 1, {0x4720000}, <span class="stringliteral">&quot;L2D Fill Buffer Is Full -- L2D Fill buffer is full&quot;</span>},</div>
<div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;<span class="preprocessor">#define PME_MONT_L2D_FILL_MESI_STATE_E 358</span></div>
<div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;{ <span class="stringliteral">&quot;L2D_FILL_MESI_STATE_E&quot;</span>, {0x108f2}, 0xfff0, 1, {0x4820000}, <span class="stringliteral">&quot;L2D Cache Fills with MESI state -- &quot;</span>},</div>
<div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;<span class="preprocessor">#define PME_MONT_L2D_FILL_MESI_STATE_I 359</span></div>
<div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;{ <span class="stringliteral">&quot;L2D_FILL_MESI_STATE_I&quot;</span>, {0x308f2}, 0xfff0, 1, {0x4820000}, <span class="stringliteral">&quot;L2D Cache Fills with MESI state -- &quot;</span>},</div>
<div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;<span class="preprocessor">#define PME_MONT_L2D_FILL_MESI_STATE_M 360</span></div>
<div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;{ <span class="stringliteral">&quot;L2D_FILL_MESI_STATE_M&quot;</span>, {0x8f2}, 0xfff0, 1, {0x4820000}, <span class="stringliteral">&quot;L2D Cache Fills with MESI state -- &quot;</span>},</div>
<div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;<span class="preprocessor">#define PME_MONT_L2D_FILL_MESI_STATE_P 361</span></div>
<div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;{ <span class="stringliteral">&quot;L2D_FILL_MESI_STATE_P&quot;</span>, {0x408f2}, 0xfff0, 1, {0x4820000}, <span class="stringliteral">&quot;L2D Cache Fills with MESI state -- &quot;</span>},</div>
<div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;<span class="preprocessor">#define PME_MONT_L2D_FILL_MESI_STATE_S 362</span></div>
<div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;{ <span class="stringliteral">&quot;L2D_FILL_MESI_STATE_S&quot;</span>, {0x208f2}, 0xfff0, 1, {0x4820000}, <span class="stringliteral">&quot;L2D Cache Fills with MESI state -- &quot;</span>},</div>
<div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;<span class="preprocessor">#define PME_MONT_L2D_FORCE_RECIRC_FILL_HIT 363</span></div>
<div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;{ <span class="stringliteral">&quot;L2D_FORCE_RECIRC_FILL_HIT&quot;</span>, {0x808ea}, 0xfff0, 4, {0x4420007}, <span class="stringliteral">&quot;Forced Recirculates -- Count only those caused by an L2D miss which hit in the fill buffer.&quot;</span>},</div>
<div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;<span class="preprocessor">#define PME_MONT_L2D_FORCE_RECIRC_FRC_RECIRC 364</span></div>
<div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;{ <span class="stringliteral">&quot;L2D_FORCE_RECIRC_FRC_RECIRC&quot;</span>, {0x908ea}, 0xfff0, 4, {0x4420007}, <span class="stringliteral">&quot;Forced Recirculates -- Caused by an L2D miss when a force recirculate already existed in the Ozq.&quot;</span>},</div>
<div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;<span class="preprocessor">#define PME_MONT_L2D_FORCE_RECIRC_L1W 365</span></div>
<div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;{ <span class="stringliteral">&quot;L2D_FORCE_RECIRC_L1W&quot;</span>, {0xc08ea}, 0xfff0, 4, {0x4420007}, <span class="stringliteral">&quot;Forced Recirculates -- Count only those caused by a L2D miss one cycle ahead of the current op.&quot;</span>},</div>
<div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;<span class="preprocessor">#define PME_MONT_L2D_FORCE_RECIRC_LIMBO 366</span></div>
<div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;{ <span class="stringliteral">&quot;L2D_FORCE_RECIRC_LIMBO&quot;</span>, {0x108ea}, 0xfff0, 4, {0x4420007}, <span class="stringliteral">&quot;Forced Recirculates -- Count operations that went into the LIMBO Ozq state. This state is entered when the the op sees a FILL_HIT or OZQ_MISS event.&quot;</span>},</div>
<div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;<span class="preprocessor">#define PME_MONT_L2D_FORCE_RECIRC_OZQ_MISS 367</span></div>
<div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;{ <span class="stringliteral">&quot;L2D_FORCE_RECIRC_OZQ_MISS&quot;</span>, {0xb08ea}, 0xfff0, 4, {0x4420007}, <span class="stringliteral">&quot;Forced Recirculates -- Caused by an L2D miss when an L2D miss was already in the OZQ.&quot;</span>},</div>
<div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;<span class="preprocessor">#define PME_MONT_L2D_FORCE_RECIRC_RECIRC 368</span></div>
<div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;{ <span class="stringliteral">&quot;L2D_FORCE_RECIRC_RECIRC&quot;</span>, {0x8ea}, 0xfff0, 4, {0x4420007}, <span class="stringliteral">&quot;Forced Recirculates -- Counts inserts into OzQ due to a recirculate. The recirculate due to secondary misses or various other conflicts&quot;</span>},</div>
<div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;<span class="preprocessor">#define PME_MONT_L2D_FORCE_RECIRC_SAME_INDEX 369</span></div>
<div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;{ <span class="stringliteral">&quot;L2D_FORCE_RECIRC_SAME_INDEX&quot;</span>, {0xa08ea}, 0xfff0, 4, {0x4420007}, <span class="stringliteral">&quot;Forced Recirculates -- Caused by an L2D miss when a miss to the same index was in the same issue group.&quot;</span>},</div>
<div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;<span class="preprocessor">#define PME_MONT_L2D_FORCE_RECIRC_SECONDARY_ALL 370</span></div>
<div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;{ <span class="stringliteral">&quot;L2D_FORCE_RECIRC_SECONDARY_ALL&quot;</span>, {0xf08ea}, 0xfff0, 4, {0x4420007}, <span class="stringliteral">&quot;Forced Recirculates -- CSaused by any L2D op that saw a miss to the same address in OZQ, L2 fill buffer, or one cycle ahead in the main pipeline.&quot;</span>},</div>
<div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;<span class="preprocessor">#define PME_MONT_L2D_FORCE_RECIRC_SECONDARY_READ 371</span></div>
<div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;{ <span class="stringliteral">&quot;L2D_FORCE_RECIRC_SECONDARY_READ&quot;</span>, {0xd08ea}, 0xfff0, 4, {0x4420007}, <span class="stringliteral">&quot;Forced Recirculates -- Caused by L2D read op that saw a miss to the same address in OZQ, L2 fill buffer, or one cycle ahead in the main pipeline.&quot;</span>},</div>
<div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;<span class="preprocessor">#define PME_MONT_L2D_FORCE_RECIRC_SECONDARY_WRITE 372</span></div>
<div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;{ <span class="stringliteral">&quot;L2D_FORCE_RECIRC_SECONDARY_WRITE&quot;</span>, {0xe08ea}, 0xfff0, 4, {0x4420007}, <span class="stringliteral">&quot;Forced Recirculates -- Caused by L2D write op that saw a miss to the same address in OZQ, L2 fill buffer, or one cycle ahead in the main pipeline.&quot;</span>},</div>
<div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;<span class="preprocessor">#define PME_MONT_L2D_FORCE_RECIRC_SNP_OR_L3 373</span></div>
<div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;{ <span class="stringliteral">&quot;L2D_FORCE_RECIRC_SNP_OR_L3&quot;</span>, {0x608ea}, 0xfff0, 4, {0x4420007}, <span class="stringliteral">&quot;Forced Recirculates -- Count only those caused by a snoop or L3 issue.&quot;</span>},</div>
<div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;<span class="preprocessor">#define PME_MONT_L2D_FORCE_RECIRC_TAG_NOTOK 374</span></div>
<div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;{ <span class="stringliteral">&quot;L2D_FORCE_RECIRC_TAG_NOTOK&quot;</span>, {0x408ea}, 0xfff0, 4, {0x4420007}, <span class="stringliteral">&quot;Forced Recirculates -- Count only those caused by L2D hits caused by in flight snoops, stores with a sibling miss to the same index, sibling probe to the same line or a pending mf.a instruction. This count can usually be ignored since its events are rare, unpredictable, and/or show up in one of the other events.&quot;</span>},</div>
<div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;<span class="preprocessor">#define PME_MONT_L2D_FORCE_RECIRC_TAG_OK 375</span></div>
<div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;{ <span class="stringliteral">&quot;L2D_FORCE_RECIRC_TAG_OK&quot;</span>, {0x708ea}, 0xfff0, 4, {0x4420007}, <span class="stringliteral">&quot;Forced Recirculates -- Count operations that inserted to Ozq as a hit. Thus it was NOT forced to recirculate. Likely identical to L2D_INSERT_HITS.&quot;</span>},</div>
<div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;<span class="preprocessor">#define PME_MONT_L2D_FORCE_RECIRC_TRAN_PREF 376</span></div>
<div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;{ <span class="stringliteral">&quot;L2D_FORCE_RECIRC_TRAN_PREF&quot;</span>, {0x508ea}, 0xfff0, 4, {0x4420007}, <span class="stringliteral">&quot;Forced Recirculates -- Count only those caused by L2D miss requests that transformed to prefetches&quot;</span>},</div>
<div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;<span class="preprocessor">#define PME_MONT_L2D_INSERT_HITS 377</span></div>
<div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;{ <span class="stringliteral">&quot;L2D_INSERT_HITS&quot;</span>, {0x8b1}, 0xfff0, 4, {0xffff0007}, <span class="stringliteral">&quot;Count Number of Times an Inserting Data Request Hit in the L2D.&quot;</span>},</div>
<div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;<span class="preprocessor">#define PME_MONT_L2D_INSERT_MISSES 378</span></div>
<div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;{ <span class="stringliteral">&quot;L2D_INSERT_MISSES&quot;</span>, {0x8b0}, 0xfff0, 4, {0xffff0007}, <span class="stringliteral">&quot;Count Number of Times an Inserting Data Request Missed the L2D.&quot;</span>},</div>
<div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;<span class="preprocessor">#define PME_MONT_L2D_ISSUED_RECIRC_OZQ_ACC 379</span></div>
<div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;{ <span class="stringliteral">&quot;L2D_ISSUED_RECIRC_OZQ_ACC&quot;</span>, {0x8eb}, 0xfff0, 1, {0x4420007}, <span class="stringliteral">&quot;Count Number of Times a Recirculate Issue Was Attempted and Not Preempted&quot;</span>},</div>
<div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;<span class="preprocessor">#define PME_MONT_L2D_L3ACCESS_CANCEL_ANY 380</span></div>
<div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;{ <span class="stringliteral">&quot;L2D_L3ACCESS_CANCEL_ANY&quot;</span>, {0x208e8}, 0xfff0, 1, {0x4320007}, <span class="stringliteral">&quot;L2D Access Cancelled by L2D -- count cancels due to any reason. This umask will count more than the sum of all the other umasks. It will count things that weren&#39;t committed accesses when they reached L1w, but the L2D attempted to bypass them to the L3 anyway (speculatively). This will include accesses made repeatedly while the main pipeline is stalled and the L1D is attempting to recirculate an access down the L1D pipeline. Thus, an access could get counted many times before it really does get bypassed to the L3. It is a measure of how many times we asserted a request to the L3 but didn&#39;t confirm it.&quot;</span>},</div>
<div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;<span class="preprocessor">#define PME_MONT_L2D_L3ACCESS_CANCEL_ER_REJECT 381</span></div>
<div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;{ <span class="stringliteral">&quot;L2D_L3ACCESS_CANCEL_ER_REJECT&quot;</span>, {0x308e8}, 0xfff0, 1, {0x4320007}, <span class="stringliteral">&quot;L2D Access Cancelled by L2D -- Count only requests that were rejected by ER&quot;</span>},</div>
<div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;<span class="preprocessor">#define PME_MONT_L2D_L3ACCESS_CANCEL_INV_L3_BYP 382</span></div>
<div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;{ <span class="stringliteral">&quot;L2D_L3ACCESS_CANCEL_INV_L3_BYP&quot;</span>, {0x8e8}, 0xfff0, 1, {0x4320007}, <span class="stringliteral">&quot;L2D Access Cancelled by L2D -- L2D cancelled a bypass because it did not commit, or was not a valid opcode to bypass, or was not a true miss of L2D (either hit,recirc,or limbo).&quot;</span>},</div>
<div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;<span class="preprocessor">#define PME_MONT_L2D_L3ACCESS_CANCEL_P2_COV_SNP_FILL_NOSNP 383</span></div>
<div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;{ <span class="stringliteral">&quot;L2D_L3ACCESS_CANCEL_P2_COV_SNP_FILL_NOSNP&quot;</span>, {0x608e8}, 0xfff0, 1, {0x4320007}, <span class="stringliteral">&quot;L2D Access Cancelled by L2D -- A snoop and a fill to the same address reached the L2D within a 3 cycle window of each other or a snoop hit a nosnoops entry in Ozq.&quot;</span>},</div>
<div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;<span class="preprocessor">#define PME_MONT_L2D_L3ACCESS_CANCEL_P2_COV_SNP_TEM 384</span></div>
<div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;{ <span class="stringliteral">&quot;L2D_L3ACCESS_CANCEL_P2_COV_SNP_TEM&quot;</span>, {0x408e8}, 0xfff0, 1, {0x4320007}, <span class="stringliteral">&quot;L2D Access Cancelled by L2D -- A snoop saw an L2D tag error and missed/&quot;</span>},</div>
<div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;<span class="preprocessor">#define PME_MONT_L2D_L3ACCESS_CANCEL_P2_COV_SNP_VIC 385</span></div>
<div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;{ <span class="stringliteral">&quot;L2D_L3ACCESS_CANCEL_P2_COV_SNP_VIC&quot;</span>, {0x508e8}, 0xfff0, 1, {0x4320007}, <span class="stringliteral">&quot;L2D Access Cancelled by L2D -- A snoop hit in the L1D victim buffer&quot;</span>},</div>
<div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;<span class="preprocessor">#define PME_MONT_L2D_L3ACCESS_CANCEL_SPEC_L3_BYP 386</span></div>
<div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;{ <span class="stringliteral">&quot;L2D_L3ACCESS_CANCEL_SPEC_L3_BYP&quot;</span>, {0x108e8}, 0xfff0, 1, {0x4320007}, <span class="stringliteral">&quot;L2D Access Cancelled by L2D -- L2D cancelled speculative L3 bypasses because it was not a WB memory attribute or it was an effective release.&quot;</span>},</div>
<div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;<span class="preprocessor">#define PME_MONT_L2D_L3ACCESS_CANCEL_TAIL_TRANS_DIS 387</span></div>
<div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;{ <span class="stringliteral">&quot;L2D_L3ACCESS_CANCEL_TAIL_TRANS_DIS&quot;</span>, {0x708e8}, 0xfff0, 1, {0x4320007}, <span class="stringliteral">&quot;L2D Access Cancelled by L2D -- Count the number of cycles that either transform to prefetches or Ozq tail collapse have been dynamically disabled. This would indicate that memory contention has lead the L2D to throttle request to prevent livelock scenarios.&quot;</span>},</div>
<div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;<span class="preprocessor">#define PME_MONT_L2D_MISSES 388</span></div>
<div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;{ <span class="stringliteral">&quot;L2D_MISSES&quot;</span>, {0x8cb}, 0xfff0, 1, {0xffff0007}, <span class="stringliteral">&quot;L2 Misses&quot;</span>},</div>
<div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;<span class="preprocessor">#define PME_MONT_L2D_OPS_ISSUED_FP_LOAD 389</span></div>
<div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;{ <span class="stringliteral">&quot;L2D_OPS_ISSUED_FP_LOAD&quot;</span>, {0x108f0}, 0xfff0, 4, {0xffff0007}, <span class="stringliteral">&quot;Operations Issued By L2D -- Count only valid floating-point loads&quot;</span>},</div>
<div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;<span class="preprocessor">#define PME_MONT_L2D_OPS_ISSUED_INT_LOAD 390</span></div>
<div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;{ <span class="stringliteral">&quot;L2D_OPS_ISSUED_INT_LOAD&quot;</span>, {0x8f0}, 0xfff0, 4, {0xffff0007}, <span class="stringliteral">&quot;Operations Issued By L2D -- Count only valid integer loads, including ld16.&quot;</span>},</div>
<div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;<span class="preprocessor">#define PME_MONT_L2D_OPS_ISSUED_LFETCH 391</span></div>
<div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;{ <span class="stringliteral">&quot;L2D_OPS_ISSUED_LFETCH&quot;</span>, {0x408f0}, 0xfff0, 4, {0xffff0007}, <span class="stringliteral">&quot;Operations Issued By L2D -- Count only lfetch operations.&quot;</span>},</div>
<div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;<span class="preprocessor">#define PME_MONT_L2D_OPS_ISSUED_OTHER 392</span></div>
<div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;{ <span class="stringliteral">&quot;L2D_OPS_ISSUED_OTHER&quot;</span>, {0x508f0}, 0xfff0, 4, {0xffff0007}, <span class="stringliteral">&quot;Operations Issued By L2D -- Count only valid non-load, no-store accesses that are not in any of the above sections.&quot;</span>},</div>
<div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;<span class="preprocessor">#define PME_MONT_L2D_OPS_ISSUED_RMW 393</span></div>
<div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;{ <span class="stringliteral">&quot;L2D_OPS_ISSUED_RMW&quot;</span>, {0x208f0}, 0xfff0, 4, {0xffff0007}, <span class="stringliteral">&quot;Operations Issued By L2D -- Count only valid read_modify_write stores and semaphores including cmp8xchg16.&quot;</span>},</div>
<div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;<span class="preprocessor">#define PME_MONT_L2D_OPS_ISSUED_STORE 394</span></div>
<div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;{ <span class="stringliteral">&quot;L2D_OPS_ISSUED_STORE&quot;</span>, {0x308f0}, 0xfff0, 4, {0xffff0007}, <span class="stringliteral">&quot;Operations Issued By L2D -- Count only valid non-read_modify_write stores, including st16.&quot;</span>},</div>
<div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;<span class="preprocessor">#define PME_MONT_L2D_OZDB_FULL_THIS 395</span></div>
<div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;{ <span class="stringliteral">&quot;L2D_OZDB_FULL_THIS&quot;</span>, {0x8e9}, 0xfff0, 1, {0x4320000}, <span class="stringliteral">&quot;L2D OZ Data Buffer Is Full -- L2 OZ Data Buffer is full&quot;</span>},</div>
<div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;<span class="preprocessor">#define PME_MONT_L2D_OZQ_ACQUIRE 396</span></div>
<div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;{ <span class="stringliteral">&quot;L2D_OZQ_ACQUIRE&quot;</span>, {0x8ef}, 0xfff0, 1, {0x4620000}, <span class="stringliteral">&quot;Acquire Ordering Attribute Exists in L2D OZQ&quot;</span>},</div>
<div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;<span class="preprocessor">#define PME_MONT_L2D_OZQ_CANCELS0_ACQ 397</span></div>
<div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;{ <span class="stringliteral">&quot;L2D_OZQ_CANCELS0_ACQ&quot;</span>, {0x608e0}, 0xfff0, 4, {0x4020007}, <span class="stringliteral">&quot;L2D OZQ Cancels (Specific Reason Set 0) -- caused by an acquire somewhere in Ozq or ER.&quot;</span>},</div>
<div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;<span class="preprocessor">#define PME_MONT_L2D_OZQ_CANCELS0_BANK_CONF 398</span></div>
<div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;{ <span class="stringliteral">&quot;L2D_OZQ_CANCELS0_BANK_CONF&quot;</span>, {0x808e0}, 0xfff0, 4, {0x4020007}, <span class="stringliteral">&quot;L2D OZQ Cancels (Specific Reason Set 0) -- a bypassed L2D hit operation had a bank conflict with an older sibling bypass or an older operation in the L2D pipeline.&quot;</span>},</div>
<div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;<span class="preprocessor">#define PME_MONT_L2D_OZQ_CANCELS0_CANC_L2M_TO_L2C_ST 399</span></div>
<div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;{ <span class="stringliteral">&quot;L2D_OZQ_CANCELS0_CANC_L2M_TO_L2C_ST&quot;</span>, {0x108e0}, 0xfff0, 4, {0x4020007}, <span class="stringliteral">&quot;L2D OZQ Cancels (Specific Reason Set 0) -- caused by a canceled store in L2M,L2D or L2C. This is the combination of following subevents that were available separately in Itanium2: CANC_L2M_ST=caused by canceled store in L2M, CANC_L2D_ST=caused by canceled store in L2D, CANC_L2C_ST=caused by canceled store in L2C&quot;</span>},</div>
<div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;<span class="preprocessor">#define PME_MONT_L2D_OZQ_CANCELS0_FILL_ST_CONF 400</span></div>
<div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;{ <span class="stringliteral">&quot;L2D_OZQ_CANCELS0_FILL_ST_CONF&quot;</span>, {0xe08e0}, 0xfff0, 4, {0x4020007}, <span class="stringliteral">&quot;L2D OZQ Cancels (Specific Reason Set 0) -- an OZQ store conflicted with a returning L2D fill&quot;</span>},</div>
<div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;<span class="preprocessor">#define PME_MONT_L2D_OZQ_CANCELS0_L2A_ST_MAT 401</span></div>
<div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;{ <span class="stringliteral">&quot;L2D_OZQ_CANCELS0_L2A_ST_MAT&quot;</span>, {0x208e0}, 0xfff0, 4, {0x4020007}, <span class="stringliteral">&quot;L2D OZQ Cancels (Specific Reason Set 0) -- canceled due to an uncanceled store match in L2A&quot;</span>},</div>
<div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;<span class="preprocessor">#define PME_MONT_L2D_OZQ_CANCELS0_L2C_ST_MAT 402</span></div>
<div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;{ <span class="stringliteral">&quot;L2D_OZQ_CANCELS0_L2C_ST_MAT&quot;</span>, {0x508e0}, 0xfff0, 4, {0x4020007}, <span class="stringliteral">&quot;L2D OZQ Cancels (Specific Reason Set 0) -- canceled due to an uncanceled store match in L2C&quot;</span>},</div>
<div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;<span class="preprocessor">#define PME_MONT_L2D_OZQ_CANCELS0_L2D_ST_MAT 403</span></div>
<div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;{ <span class="stringliteral">&quot;L2D_OZQ_CANCELS0_L2D_ST_MAT&quot;</span>, {0x408e0}, 0xfff0, 4, {0x4020007}, <span class="stringliteral">&quot;L2D OZQ Cancels (Specific Reason Set 0) -- canceled due to an uncanceled store match in L2D&quot;</span>},</div>
<div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;<span class="preprocessor">#define PME_MONT_L2D_OZQ_CANCELS0_L2M_ST_MAT 404</span></div>
<div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;{ <span class="stringliteral">&quot;L2D_OZQ_CANCELS0_L2M_ST_MAT&quot;</span>, {0x308e0}, 0xfff0, 4, {0x4020007}, <span class="stringliteral">&quot;L2D OZQ Cancels (Specific Reason Set 0) -- canceled due to an uncanceled store match in L2M&quot;</span>},</div>
<div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;<span class="preprocessor">#define PME_MONT_L2D_OZQ_CANCELS0_MISC_ORDER 405</span></div>
<div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;{ <span class="stringliteral">&quot;L2D_OZQ_CANCELS0_MISC_ORDER&quot;</span>, {0xd08e0}, 0xfff0, 4, {0x4020007}, <span class="stringliteral">&quot;L2D OZQ Cancels (Specific Reason Set 0) -- a sync.i or mf.a . This is the combination of following subevents that were available separately in Itanium2: SYNC=caused by sync.i, MFA=a memory fence instruction&quot;</span>},</div>
<div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;<span class="preprocessor">#define PME_MONT_L2D_OZQ_CANCELS0_OVER_SUB 406</span></div>
<div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;{ <span class="stringliteral">&quot;L2D_OZQ_CANCELS0_OVER_SUB&quot;</span>, {0xa08e0}, 0xfff0, 4, {0x4020007}, <span class="stringliteral">&quot;L2D OZQ Cancels (Specific Reason Set 0) -- a high Ozq issue rate resulted in the L2D having to cancel due to hardware restrictions. This is the combination of following subevents that were available separately in Itanium2: OVER_SUB=oversubscription, L1DF_L2M=L1D fill in L2M&quot;</span>},</div>
<div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;<span class="preprocessor">#define PME_MONT_L2D_OZQ_CANCELS0_OZDATA_CONF 407</span></div>
<div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;{ <span class="stringliteral">&quot;L2D_OZQ_CANCELS0_OZDATA_CONF&quot;</span>, {0xf08e0}, 0xfff0, 4, {0x4020007}, <span class="stringliteral">&quot;L2D OZQ Cancels (Specific Reason Set 0) -- an OZQ operation that needed to read the OZQ data buffer conflicted with a fill return that needed to do the same.&quot;</span>},</div>
<div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;<span class="preprocessor">#define PME_MONT_L2D_OZQ_CANCELS0_OZQ_PREEMPT 408</span></div>
<div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;{ <span class="stringliteral">&quot;L2D_OZQ_CANCELS0_OZQ_PREEMPT&quot;</span>, {0xb08e0}, 0xfff0, 4, {0x4020007}, <span class="stringliteral">&quot;L2D OZQ Cancels (Specific Reason Set 0) -- an L2D fill return conflicted with, and cancelled, an ozq request for various reasons. Formerly known as L1_FILL_CONF.&quot;</span>},</div>
<div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;<span class="preprocessor">#define PME_MONT_L2D_OZQ_CANCELS0_RECIRC 409</span></div>
<div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;{ <span class="stringliteral">&quot;L2D_OZQ_CANCELS0_RECIRC&quot;</span>, {0x8e0}, 0xfff0, 4, {0x4020007}, <span class="stringliteral">&quot;L2D OZQ Cancels (Specific Reason Set 0) -- a recirculate was cancelled due h/w limitations on recirculate issue rate. This is the combination of following subevents that were available separately in Itanium2: RECIRC_OVER_SUB=caused by a recirculate oversubscription, DIDNT_RECIRC=caused because it did not recirculate, WEIRD=counts the cancels caused by attempted 5-cycle bypasses for non-aligned accesses and bypasses blocking recirculates for too long&quot;</span>},</div>
<div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;<span class="preprocessor">#define PME_MONT_L2D_OZQ_CANCELS0_REL 410</span></div>
<div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;{ <span class="stringliteral">&quot;L2D_OZQ_CANCELS0_REL&quot;</span>, {0x708e0}, 0xfff0, 4, {0x4020007}, <span class="stringliteral">&quot;L2D OZQ Cancels (Specific Reason Set 0) -- a release was cancelled due to some other operation&quot;</span>},</div>
<div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;<span class="preprocessor">#define PME_MONT_L2D_OZQ_CANCELS0_SEMA 411</span></div>
<div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;{ <span class="stringliteral">&quot;L2D_OZQ_CANCELS0_SEMA&quot;</span>, {0x908e0}, 0xfff0, 4, {0x4020007}, <span class="stringliteral">&quot;L2D OZQ Cancels (Specific Reason Set 0) -- a semaphore op was cancelled for various ordering or h/w restriction reasons. This is the combination of following subevents that were available separately in Itanium 2: SEM=a semaphore, CCV=a CCV&quot;</span>},</div>
<div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;<span class="preprocessor">#define PME_MONT_L2D_OZQ_CANCELS0_WB_CONF 412</span></div>
<div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;{ <span class="stringliteral">&quot;L2D_OZQ_CANCELS0_WB_CONF&quot;</span>, {0xc08e0}, 0xfff0, 4, {0x4020007}, <span class="stringliteral">&quot;L2D OZQ Cancels (Specific Reason Set 0) -- an OZQ request conflicted with an L2D data array read for a writeback. This is the combination of following subevents that were available separately in Itanium2: READ_WB_CONF=a write back conflict, ST_FILL_CONF=a store fill conflict&quot;</span>},</div>
<div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;<span class="preprocessor">#define PME_MONT_L2D_OZQ_CANCELS1_ANY 413</span></div>
<div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;{ <span class="stringliteral">&quot;L2D_OZQ_CANCELS1_ANY&quot;</span>, {0x8e2}, 0xfff0, 4, {0x4020007}, <span class="stringliteral">&quot;L2D OZQ Cancels (Late or Any) -- counts the total OZ Queue cancels&quot;</span>},</div>
<div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;<span class="preprocessor">#define PME_MONT_L2D_OZQ_CANCELS1_LATE_BYP_EFFRELEASE 414</span></div>
<div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;{ <span class="stringliteral">&quot;L2D_OZQ_CANCELS1_LATE_BYP_EFFRELEASE&quot;</span>, {0x308e2}, 0xfff0, 4, {0x4020007}, <span class="stringliteral">&quot;L2D OZQ Cancels (Late or Any) -- counts the late cancels caused by L1D to L2A bypass effective releases&quot;</span>},</div>
<div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;<span class="preprocessor">#define PME_MONT_L2D_OZQ_CANCELS1_LATE_SPEC_BYP 415</span></div>
<div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;{ <span class="stringliteral">&quot;L2D_OZQ_CANCELS1_LATE_SPEC_BYP&quot;</span>, {0x108e2}, 0xfff0, 4, {0x4020007}, <span class="stringliteral">&quot;L2D OZQ Cancels (Late or Any) -- counts the late cancels caused by speculative bypasses&quot;</span>},</div>
<div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;<span class="preprocessor">#define PME_MONT_L2D_OZQ_CANCELS1_SIBLING_ACQ_REL 416</span></div>
<div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;{ <span class="stringliteral">&quot;L2D_OZQ_CANCELS1_SIBLING_ACQ_REL&quot;</span>, {0x208e2}, 0xfff0, 4, {0x4020007}, <span class="stringliteral">&quot;L2D OZQ Cancels (Late or Any) -- counts the late cancels caused by releases and acquires in the same issue group. This is the combination of following subevents that were available separately in Itanium2: LATE_ACQUIRE=late cancels caused by acquires, LATE_RELEASE=late cancles caused by releases&quot;</span>},</div>
<div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;<span class="preprocessor">#define PME_MONT_L2D_OZQ_FULL_THIS 417</span></div>
<div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;{ <span class="stringliteral">&quot;L2D_OZQ_FULL_THIS&quot;</span>, {0x8bc}, 0xfff0, 1, {0x4520000}, <span class="stringliteral">&quot;L2D OZQ Is Full -- L2D OZQ is full&quot;</span>},</div>
<div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;<span class="preprocessor">#define PME_MONT_L2D_OZQ_RELEASE 418</span></div>
<div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;{ <span class="stringliteral">&quot;L2D_OZQ_RELEASE&quot;</span>, {0x8e5}, 0xfff0, 1, {0x4120000}, <span class="stringliteral">&quot;Release Ordering Attribute Exists in L2D OZQ&quot;</span>},</div>
<div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;<span class="preprocessor">#define PME_MONT_L2D_REFERENCES_ALL 419</span></div>
<div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;{ <span class="stringliteral">&quot;L2D_REFERENCES_ALL&quot;</span>, {0x308e6}, 0xfff0, 4, {0x4220007}, <span class="stringliteral">&quot;Data Read/Write Access to L2D -- count both read and write operations (semaphores will count as 2)&quot;</span>},</div>
<div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;<span class="preprocessor">#define PME_MONT_L2D_REFERENCES_READS 420</span></div>
<div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;{ <span class="stringliteral">&quot;L2D_REFERENCES_READS&quot;</span>, {0x108e6}, 0xfff0, 4, {0x4220007}, <span class="stringliteral">&quot;Data Read/Write Access to L2D -- count only data read and semaphore operations.&quot;</span>},</div>
<div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;<span class="preprocessor">#define PME_MONT_L2D_REFERENCES_WRITES 421</span></div>
<div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;{ <span class="stringliteral">&quot;L2D_REFERENCES_WRITES&quot;</span>, {0x208e6}, 0xfff0, 4, {0x4220007}, <span class="stringliteral">&quot;Data Read/Write Access to L2D -- count only data write and semaphore operations&quot;</span>},</div>
<div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;<span class="preprocessor">#define PME_MONT_L2D_STORE_HIT_SHARED_ANY 422</span></div>
<div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;{ <span class="stringliteral">&quot;L2D_STORE_HIT_SHARED_ANY&quot;</span>, {0x8ed}, 0xfff0, 2, {0x4520007}, <span class="stringliteral">&quot;Store Hit a Shared Line -- Store hit a shared line&quot;</span>},</div>
<div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;<span class="preprocessor">#define PME_MONT_L2D_VICTIMB_FULL_THIS 423</span></div>
<div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;{ <span class="stringliteral">&quot;L2D_VICTIMB_FULL_THIS&quot;</span>, {0x8f3}, 0xfff0, 1, {0x4820000}, <span class="stringliteral">&quot;L2D Victim Buffer Is Full -- L2D victim buffer is full&quot;</span>},</div>
<div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;<span class="preprocessor">#define PME_MONT_L2I_DEMAND_READS 424</span></div>
<div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;{ <span class="stringliteral">&quot;L2I_DEMAND_READS&quot;</span>, {0x42}, 0xfff0, 1, {0xffff0001}, <span class="stringliteral">&quot;L2 Instruction Demand Fetch Requests&quot;</span>},</div>
<div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;<span class="preprocessor">#define PME_MONT_L2I_HIT_CONFLICTS_ALL_ALL 425</span></div>
<div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;{ <span class="stringliteral">&quot;L2I_HIT_CONFLICTS_ALL_ALL&quot;</span>, {0xf087d}, 0xfff0, 1, {0xffff0001}, <span class="stringliteral">&quot;L2I hit conflicts -- All fetches that reference L2I are counted&quot;</span>},</div>
<div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;<span class="preprocessor">#define PME_MONT_L2I_HIT_CONFLICTS_ALL_DMND 426</span></div>
<div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;{ <span class="stringliteral">&quot;L2I_HIT_CONFLICTS_ALL_DMND&quot;</span>, {0xd087d}, 0xfff0, 1, {0xffff0001}, <span class="stringliteral">&quot;L2I hit conflicts -- Only demand fetches that reference L2I are counted&quot;</span>},</div>
<div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;<span class="preprocessor">#define PME_MONT_L2I_HIT_CONFLICTS_ALL_PFTCH 427</span></div>
<div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;{ <span class="stringliteral">&quot;L2I_HIT_CONFLICTS_ALL_PFTCH&quot;</span>, {0xe087d}, 0xfff0, 1, {0xffff0001}, <span class="stringliteral">&quot;L2I hit conflicts -- Only prefetches that reference L2I are counted&quot;</span>},</div>
<div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;<span class="preprocessor">#define PME_MONT_L2I_HIT_CONFLICTS_HIT_ALL 428</span></div>
<div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;{ <span class="stringliteral">&quot;L2I_HIT_CONFLICTS_HIT_ALL&quot;</span>, {0x7087d}, 0xfff0, 1, {0xffff0001}, <span class="stringliteral">&quot;L2I hit conflicts -- All fetches that hit in L2I counted&quot;</span>},</div>
<div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;<span class="preprocessor">#define PME_MONT_L2I_HIT_CONFLICTS_HIT_DMND 429</span></div>
<div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;{ <span class="stringliteral">&quot;L2I_HIT_CONFLICTS_HIT_DMND&quot;</span>, {0x5087d}, 0xfff0, 1, {0xffff0001}, <span class="stringliteral">&quot;L2I hit conflicts -- Only demand fetches that hit in L2I are counted&quot;</span>},</div>
<div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;<span class="preprocessor">#define PME_MONT_L2I_HIT_CONFLICTS_HIT_PFTCH 430</span></div>
<div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;{ <span class="stringliteral">&quot;L2I_HIT_CONFLICTS_HIT_PFTCH&quot;</span>, {0x6087d}, 0xfff0, 1, {0xffff0001}, <span class="stringliteral">&quot;L2I hit conflicts -- Only prefetches that hit in L2I are counted&quot;</span>},</div>
<div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;<span class="preprocessor">#define PME_MONT_L2I_HIT_CONFLICTS_MISS_ALL 431</span></div>
<div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;{ <span class="stringliteral">&quot;L2I_HIT_CONFLICTS_MISS_ALL&quot;</span>, {0xb087d}, 0xfff0, 1, {0xffff0001}, <span class="stringliteral">&quot;L2I hit conflicts -- All fetches that miss in L2I are counted&quot;</span>},</div>
<div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;<span class="preprocessor">#define PME_MONT_L2I_HIT_CONFLICTS_MISS_DMND 432</span></div>
<div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;{ <span class="stringliteral">&quot;L2I_HIT_CONFLICTS_MISS_DMND&quot;</span>, {0x9087d}, 0xfff0, 1, {0xffff0001}, <span class="stringliteral">&quot;L2I hit conflicts -- Only demand fetches that miss in L2I are counted&quot;</span>},</div>
<div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;<span class="preprocessor">#define PME_MONT_L2I_HIT_CONFLICTS_MISS_PFTCH 433</span></div>
<div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;{ <span class="stringliteral">&quot;L2I_HIT_CONFLICTS_MISS_PFTCH&quot;</span>, {0xa087d}, 0xfff0, 1, {0xffff0001}, <span class="stringliteral">&quot;L2I hit conflicts -- Only prefetches that miss in L2I are counted&quot;</span>},</div>
<div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;<span class="preprocessor">#define PME_MONT_L2I_L3_REJECTS_ALL_ALL 434</span></div>
<div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;{ <span class="stringliteral">&quot;L2I_L3_REJECTS_ALL_ALL&quot;</span>, {0xf087c}, 0xfff0, 1, {0xffff0001}, <span class="stringliteral">&quot;L3 rejects -- All fetches that reference L2I are counted&quot;</span>},</div>
<div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;<span class="preprocessor">#define PME_MONT_L2I_L3_REJECTS_ALL_DMND 435</span></div>
<div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;{ <span class="stringliteral">&quot;L2I_L3_REJECTS_ALL_DMND&quot;</span>, {0xd087c}, 0xfff0, 1, {0xffff0001}, <span class="stringliteral">&quot;L3 rejects -- Only demand fetches that reference L2I are counted&quot;</span>},</div>
<div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;<span class="preprocessor">#define PME_MONT_L2I_L3_REJECTS_ALL_PFTCH 436</span></div>
<div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;{ <span class="stringliteral">&quot;L2I_L3_REJECTS_ALL_PFTCH&quot;</span>, {0xe087c}, 0xfff0, 1, {0xffff0001}, <span class="stringliteral">&quot;L3 rejects -- Only prefetches that reference L2I are counted&quot;</span>},</div>
<div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;<span class="preprocessor">#define PME_MONT_L2I_L3_REJECTS_HIT_ALL 437</span></div>
<div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;{ <span class="stringliteral">&quot;L2I_L3_REJECTS_HIT_ALL&quot;</span>, {0x7087c}, 0xfff0, 1, {0xffff0001}, <span class="stringliteral">&quot;L3 rejects -- All fetches that hit in L2I counted&quot;</span>},</div>
<div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;<span class="preprocessor">#define PME_MONT_L2I_L3_REJECTS_HIT_DMND 438</span></div>
<div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;{ <span class="stringliteral">&quot;L2I_L3_REJECTS_HIT_DMND&quot;</span>, {0x5087c}, 0xfff0, 1, {0xffff0001}, <span class="stringliteral">&quot;L3 rejects -- Only demand fetches that hit in L2I are counted&quot;</span>},</div>
<div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;<span class="preprocessor">#define PME_MONT_L2I_L3_REJECTS_HIT_PFTCH 439</span></div>
<div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;{ <span class="stringliteral">&quot;L2I_L3_REJECTS_HIT_PFTCH&quot;</span>, {0x6087c}, 0xfff0, 1, {0xffff0001}, <span class="stringliteral">&quot;L3 rejects -- Only prefetches that hit in L2I are counted&quot;</span>},</div>
<div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;<span class="preprocessor">#define PME_MONT_L2I_L3_REJECTS_MISS_ALL 440</span></div>
<div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;{ <span class="stringliteral">&quot;L2I_L3_REJECTS_MISS_ALL&quot;</span>, {0xb087c}, 0xfff0, 1, {0xffff0001}, <span class="stringliteral">&quot;L3 rejects -- All fetches that miss in L2I are counted&quot;</span>},</div>
<div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;<span class="preprocessor">#define PME_MONT_L2I_L3_REJECTS_MISS_DMND 441</span></div>
<div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;{ <span class="stringliteral">&quot;L2I_L3_REJECTS_MISS_DMND&quot;</span>, {0x9087c}, 0xfff0, 1, {0xffff0001}, <span class="stringliteral">&quot;L3 rejects -- Only demand fetches that miss in L2I are counted&quot;</span>},</div>
<div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;<span class="preprocessor">#define PME_MONT_L2I_L3_REJECTS_MISS_PFTCH 442</span></div>
<div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;{ <span class="stringliteral">&quot;L2I_L3_REJECTS_MISS_PFTCH&quot;</span>, {0xa087c}, 0xfff0, 1, {0xffff0001}, <span class="stringliteral">&quot;L3 rejects -- Only prefetches that miss in L2I are counted&quot;</span>},</div>
<div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;<span class="preprocessor">#define PME_MONT_L2I_PREFETCHES 443</span></div>
<div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;{ <span class="stringliteral">&quot;L2I_PREFETCHES&quot;</span>, {0x45}, 0xfff0, 1, {0xffff0001}, <span class="stringliteral">&quot;L2 Instruction Prefetch Requests&quot;</span>},</div>
<div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;<span class="preprocessor">#define PME_MONT_L2I_READS_ALL_ALL 444</span></div>
<div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;{ <span class="stringliteral">&quot;L2I_READS_ALL_ALL&quot;</span>, {0xf0878}, 0xfff0, 1, {0xffff0001}, <span class="stringliteral">&quot;L2I Cacheable Reads -- All fetches that reference L2I are counted&quot;</span>},</div>
<div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;<span class="preprocessor">#define PME_MONT_L2I_READS_ALL_DMND 445</span></div>
<div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;{ <span class="stringliteral">&quot;L2I_READS_ALL_DMND&quot;</span>, {0xd0878}, 0xfff0, 1, {0xffff0001}, <span class="stringliteral">&quot;L2I Cacheable Reads -- Only demand fetches that reference L2I are counted&quot;</span>},</div>
<div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;<span class="preprocessor">#define PME_MONT_L2I_READS_ALL_PFTCH 446</span></div>
<div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;{ <span class="stringliteral">&quot;L2I_READS_ALL_PFTCH&quot;</span>, {0xe0878}, 0xfff0, 1, {0xffff0001}, <span class="stringliteral">&quot;L2I Cacheable Reads -- Only prefetches that reference L2I are counted&quot;</span>},</div>
<div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;<span class="preprocessor">#define PME_MONT_L2I_READS_HIT_ALL 447</span></div>
<div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;{ <span class="stringliteral">&quot;L2I_READS_HIT_ALL&quot;</span>, {0x70878}, 0xfff0, 1, {0xffff0001}, <span class="stringliteral">&quot;L2I Cacheable Reads -- All fetches that hit in L2I counted&quot;</span>},</div>
<div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;<span class="preprocessor">#define PME_MONT_L2I_READS_HIT_DMND 448</span></div>
<div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;{ <span class="stringliteral">&quot;L2I_READS_HIT_DMND&quot;</span>, {0x50878}, 0xfff0, 1, {0xffff0001}, <span class="stringliteral">&quot;L2I Cacheable Reads -- Only demand fetches that hit in L2I are counted&quot;</span>},</div>
<div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;<span class="preprocessor">#define PME_MONT_L2I_READS_HIT_PFTCH 449</span></div>
<div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;{ <span class="stringliteral">&quot;L2I_READS_HIT_PFTCH&quot;</span>, {0x60878}, 0xfff0, 1, {0xffff0001}, <span class="stringliteral">&quot;L2I Cacheable Reads -- Only prefetches that hit in L2I are counted&quot;</span>},</div>
<div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;<span class="preprocessor">#define PME_MONT_L2I_READS_MISS_ALL 450</span></div>
<div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;{ <span class="stringliteral">&quot;L2I_READS_MISS_ALL&quot;</span>, {0xb0878}, 0xfff0, 1, {0xffff0001}, <span class="stringliteral">&quot;L2I Cacheable Reads -- All fetches that miss in L2I are counted&quot;</span>},</div>
<div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;<span class="preprocessor">#define PME_MONT_L2I_READS_MISS_DMND 451</span></div>
<div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;{ <span class="stringliteral">&quot;L2I_READS_MISS_DMND&quot;</span>, {0x90878}, 0xfff0, 1, {0xffff0001}, <span class="stringliteral">&quot;L2I Cacheable Reads -- Only demand fetches that miss in L2I are counted&quot;</span>},</div>
<div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;<span class="preprocessor">#define PME_MONT_L2I_READS_MISS_PFTCH 452</span></div>
<div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;{ <span class="stringliteral">&quot;L2I_READS_MISS_PFTCH&quot;</span>, {0xa0878}, 0xfff0, 1, {0xffff0001}, <span class="stringliteral">&quot;L2I Cacheable Reads -- Only prefetches that miss in L2I are counted&quot;</span>},</div>
<div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;<span class="preprocessor">#define PME_MONT_L2I_RECIRCULATES_ALL_ALL 453</span></div>
<div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;{ <span class="stringliteral">&quot;L2I_RECIRCULATES_ALL_ALL&quot;</span>, {0xf087b}, 0xfff0, 1, {0xffff0001}, <span class="stringliteral">&quot;L2I recirculates -- All fetches that reference L2I are counted&quot;</span>},</div>
<div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;<span class="preprocessor">#define PME_MONT_L2I_RECIRCULATES_ALL_DMND 454</span></div>
<div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;{ <span class="stringliteral">&quot;L2I_RECIRCULATES_ALL_DMND&quot;</span>, {0xd087b}, 0xfff0, 1, {0xffff0001}, <span class="stringliteral">&quot;L2I recirculates -- Only demand fetches that reference L2I are counted&quot;</span>},</div>
<div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;<span class="preprocessor">#define PME_MONT_L2I_RECIRCULATES_ALL_PFTCH 455</span></div>
<div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;{ <span class="stringliteral">&quot;L2I_RECIRCULATES_ALL_PFTCH&quot;</span>, {0xe087b}, 0xfff0, 1, {0xffff0001}, <span class="stringliteral">&quot;L2I recirculates -- Only prefetches that reference L2I are counted&quot;</span>},</div>
<div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;<span class="preprocessor">#define PME_MONT_L2I_RECIRCULATES_HIT_ALL 456</span></div>
<div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;{ <span class="stringliteral">&quot;L2I_RECIRCULATES_HIT_ALL&quot;</span>, {0x7087b}, 0xfff0, 1, {0xffff0001}, <span class="stringliteral">&quot;L2I recirculates -- All fetches that hit in L2I counted&quot;</span>},</div>
<div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;<span class="preprocessor">#define PME_MONT_L2I_RECIRCULATES_HIT_DMND 457</span></div>
<div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;{ <span class="stringliteral">&quot;L2I_RECIRCULATES_HIT_DMND&quot;</span>, {0x5087b}, 0xfff0, 1, {0xffff0001}, <span class="stringliteral">&quot;L2I recirculates -- Only demand fetches that hit in L2I are counted&quot;</span>},</div>
<div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;<span class="preprocessor">#define PME_MONT_L2I_RECIRCULATES_HIT_PFTCH 458</span></div>
<div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;{ <span class="stringliteral">&quot;L2I_RECIRCULATES_HIT_PFTCH&quot;</span>, {0x6087b}, 0xfff0, 1, {0xffff0001}, <span class="stringliteral">&quot;L2I recirculates -- Only prefetches that hit in L2I are counted&quot;</span>},</div>
<div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;<span class="preprocessor">#define PME_MONT_L2I_RECIRCULATES_MISS_ALL 459</span></div>
<div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;{ <span class="stringliteral">&quot;L2I_RECIRCULATES_MISS_ALL&quot;</span>, {0xb087b}, 0xfff0, 1, {0xffff0001}, <span class="stringliteral">&quot;L2I recirculates -- All fetches that miss in L2I are counted&quot;</span>},</div>
<div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;<span class="preprocessor">#define PME_MONT_L2I_RECIRCULATES_MISS_DMND 460</span></div>
<div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;{ <span class="stringliteral">&quot;L2I_RECIRCULATES_MISS_DMND&quot;</span>, {0x9087b}, 0xfff0, 1, {0xffff0001}, <span class="stringliteral">&quot;L2I recirculates -- Only demand fetches that miss in L2I are counted&quot;</span>},</div>
<div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;<span class="preprocessor">#define PME_MONT_L2I_RECIRCULATES_MISS_PFTCH 461</span></div>
<div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;{ <span class="stringliteral">&quot;L2I_RECIRCULATES_MISS_PFTCH&quot;</span>, {0xa087b}, 0xfff0, 1, {0xffff0001}, <span class="stringliteral">&quot;L2I recirculates -- Only prefetches that miss in L2I are counted&quot;</span>},</div>
<div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;<span class="preprocessor">#define PME_MONT_L2I_SNOOP_HITS 462</span></div>
<div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;{ <span class="stringliteral">&quot;L2I_SNOOP_HITS&quot;</span>, {0x107f}, 0xfff0, 1, {0xffff0000}, <span class="stringliteral">&quot;L2I snoop hits&quot;</span>},</div>
<div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;<span class="preprocessor">#define PME_MONT_L2I_SPEC_ABORTS 463</span></div>
<div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;{ <span class="stringliteral">&quot;L2I_SPEC_ABORTS&quot;</span>, {0x87e}, 0xfff0, 1, {0xffff0001}, <span class="stringliteral">&quot;L2I speculative aborts&quot;</span>},</div>
<div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;<span class="preprocessor">#define PME_MONT_L2I_UC_READS_ALL_ALL 464</span></div>
<div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;{ <span class="stringliteral">&quot;L2I_UC_READS_ALL_ALL&quot;</span>, {0xf0879}, 0xfff0, 1, {0xffff0001}, <span class="stringliteral">&quot;L2I Uncacheable reads -- All fetches that reference L2I are counted&quot;</span>},</div>
<div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;<span class="preprocessor">#define PME_MONT_L2I_UC_READS_ALL_DMND 465</span></div>
<div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;{ <span class="stringliteral">&quot;L2I_UC_READS_ALL_DMND&quot;</span>, {0xd0879}, 0xfff0, 1, {0xffff0001}, <span class="stringliteral">&quot;L2I Uncacheable reads -- Only demand fetches that reference L2I are counted&quot;</span>},</div>
<div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;<span class="preprocessor">#define PME_MONT_L2I_UC_READS_ALL_PFTCH 466</span></div>
<div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;{ <span class="stringliteral">&quot;L2I_UC_READS_ALL_PFTCH&quot;</span>, {0xe0879}, 0xfff0, 1, {0xffff0001}, <span class="stringliteral">&quot;L2I Uncacheable reads -- Only prefetches that reference L2I are counted&quot;</span>},</div>
<div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;<span class="preprocessor">#define PME_MONT_L2I_UC_READS_HIT_ALL 467</span></div>
<div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;{ <span class="stringliteral">&quot;L2I_UC_READS_HIT_ALL&quot;</span>, {0x70879}, 0xfff0, 1, {0xffff0001}, <span class="stringliteral">&quot;L2I Uncacheable reads -- All fetches that hit in L2I counted&quot;</span>},</div>
<div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;<span class="preprocessor">#define PME_MONT_L2I_UC_READS_HIT_DMND 468</span></div>
<div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;{ <span class="stringliteral">&quot;L2I_UC_READS_HIT_DMND&quot;</span>, {0x50879}, 0xfff0, 1, {0xffff0001}, <span class="stringliteral">&quot;L2I Uncacheable reads -- Only demand fetches that hit in L2I are counted&quot;</span>},</div>
<div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;<span class="preprocessor">#define PME_MONT_L2I_UC_READS_HIT_PFTCH 469</span></div>
<div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;{ <span class="stringliteral">&quot;L2I_UC_READS_HIT_PFTCH&quot;</span>, {0x60879}, 0xfff0, 1, {0xffff0001}, <span class="stringliteral">&quot;L2I Uncacheable reads -- Only prefetches that hit in L2I are counted&quot;</span>},</div>
<div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;<span class="preprocessor">#define PME_MONT_L2I_UC_READS_MISS_ALL 470</span></div>
<div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;{ <span class="stringliteral">&quot;L2I_UC_READS_MISS_ALL&quot;</span>, {0xb0879}, 0xfff0, 1, {0xffff0001}, <span class="stringliteral">&quot;L2I Uncacheable reads -- All fetches that miss in L2I are counted&quot;</span>},</div>
<div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;<span class="preprocessor">#define PME_MONT_L2I_UC_READS_MISS_DMND 471</span></div>
<div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;{ <span class="stringliteral">&quot;L2I_UC_READS_MISS_DMND&quot;</span>, {0x90879}, 0xfff0, 1, {0xffff0001}, <span class="stringliteral">&quot;L2I Uncacheable reads -- Only demand fetches that miss in L2I are counted&quot;</span>},</div>
<div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;<span class="preprocessor">#define PME_MONT_L2I_UC_READS_MISS_PFTCH 472</span></div>
<div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;{ <span class="stringliteral">&quot;L2I_UC_READS_MISS_PFTCH&quot;</span>, {0xa0879}, 0xfff0, 1, {0xffff0001}, <span class="stringliteral">&quot;L2I Uncacheable reads -- Only prefetches that miss in L2I are counted&quot;</span>},</div>
<div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;<span class="preprocessor">#define PME_MONT_L2I_VICTIMIZATION 473</span></div>
<div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;{ <span class="stringliteral">&quot;L2I_VICTIMIZATION&quot;</span>, {0x87a}, 0xfff0, 1, {0xffff0001}, <span class="stringliteral">&quot;L2I victimizations&quot;</span>},</div>
<div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;<span class="preprocessor">#define PME_MONT_L3_INSERTS 474</span></div>
<div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;{ <span class="stringliteral">&quot;L3_INSERTS&quot;</span>, {0x8da}, 0xfff0, 1, {0xffff0017}, <span class="stringliteral">&quot;L3 Cache Lines inserts&quot;</span>},</div>
<div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;<span class="preprocessor">#define PME_MONT_L3_LINES_REPLACED 475</span></div>
<div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;{ <span class="stringliteral">&quot;L3_LINES_REPLACED&quot;</span>, {0x8df}, 0xfff0, 1, {0xffff0010}, <span class="stringliteral">&quot;L3 Cache Lines Replaced&quot;</span>},</div>
<div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;<span class="preprocessor">#define PME_MONT_L3_MISSES 476</span></div>
<div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;{ <span class="stringliteral">&quot;L3_MISSES&quot;</span>, {0x8dc}, 0xfff0, 1, {0xffff0007}, <span class="stringliteral">&quot;L3 Misses&quot;</span>},</div>
<div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;<span class="preprocessor">#define PME_MONT_L3_READS_ALL_ALL 477</span></div>
<div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;{ <span class="stringliteral">&quot;L3_READS_ALL_ALL&quot;</span>, {0xf08dd}, 0xfff0, 1, {0xffff0017}, <span class="stringliteral">&quot;L3 Reads -- L3 Read References&quot;</span>},</div>
<div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;<span class="preprocessor">#define PME_MONT_L3_READS_ALL_HIT 478</span></div>
<div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;{ <span class="stringliteral">&quot;L3_READS_ALL_HIT&quot;</span>, {0xd08dd}, 0xfff0, 1, {0xffff0017}, <span class="stringliteral">&quot;L3 Reads -- L3 Read Hits&quot;</span>},</div>
<div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;<span class="preprocessor">#define PME_MONT_L3_READS_ALL_MISS 479</span></div>
<div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;{ <span class="stringliteral">&quot;L3_READS_ALL_MISS&quot;</span>, {0xe08dd}, 0xfff0, 1, {0xffff0017}, <span class="stringliteral">&quot;L3 Reads -- L3 Read Misses&quot;</span>},</div>
<div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;<span class="preprocessor">#define PME_MONT_L3_READS_DATA_READ_ALL 480</span></div>
<div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;{ <span class="stringliteral">&quot;L3_READS_DATA_READ_ALL&quot;</span>, {0xb08dd}, 0xfff0, 1, {0xffff0017}, <span class="stringliteral">&quot;L3 Reads -- L3 Load References (excludes reads for ownership used to satisfy stores)&quot;</span>},</div>
<div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;<span class="preprocessor">#define PME_MONT_L3_READS_DATA_READ_HIT 481</span></div>
<div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;{ <span class="stringliteral">&quot;L3_READS_DATA_READ_HIT&quot;</span>, {0x908dd}, 0xfff0, 1, {0xffff0017}, <span class="stringliteral">&quot;L3 Reads -- L3 Load Hits (excludes reads for ownership used to satisfy stores)&quot;</span>},</div>
<div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;<span class="preprocessor">#define PME_MONT_L3_READS_DATA_READ_MISS 482</span></div>
<div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;{ <span class="stringliteral">&quot;L3_READS_DATA_READ_MISS&quot;</span>, {0xa08dd}, 0xfff0, 1, {0xffff0017}, <span class="stringliteral">&quot;L3 Reads -- L3 Load Misses (excludes reads for ownership used to satisfy stores)&quot;</span>},</div>
<div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;<span class="preprocessor">#define PME_MONT_L3_READS_DINST_FETCH_ALL 483</span></div>
<div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;{ <span class="stringliteral">&quot;L3_READS_DINST_FETCH_ALL&quot;</span>, {0x308dd}, 0xfff0, 1, {0xffff0017}, <span class="stringliteral">&quot;L3 Reads -- L3 Demand Instruction References&quot;</span>},</div>
<div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;<span class="preprocessor">#define PME_MONT_L3_READS_DINST_FETCH_HIT 484</span></div>
<div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;{ <span class="stringliteral">&quot;L3_READS_DINST_FETCH_HIT&quot;</span>, {0x108dd}, 0xfff0, 1, {0xffff0017}, <span class="stringliteral">&quot;L3 Reads -- L3 Demand Instruction Fetch Hits&quot;</span>},</div>
<div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;<span class="preprocessor">#define PME_MONT_L3_READS_DINST_FETCH_MISS 485</span></div>
<div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;{ <span class="stringliteral">&quot;L3_READS_DINST_FETCH_MISS&quot;</span>, {0x208dd}, 0xfff0, 1, {0xffff0017}, <span class="stringliteral">&quot;L3 Reads -- L3 Demand Instruction Fetch Misses&quot;</span>},</div>
<div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;<span class="preprocessor">#define PME_MONT_L3_READS_INST_FETCH_ALL 486</span></div>
<div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;{ <span class="stringliteral">&quot;L3_READS_INST_FETCH_ALL&quot;</span>, {0x708dd}, 0xfff0, 1, {0xffff0017}, <span class="stringliteral">&quot;L3 Reads -- L3 Instruction Fetch and Prefetch References&quot;</span>},</div>
<div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;<span class="preprocessor">#define PME_MONT_L3_READS_INST_FETCH_HIT 487</span></div>
<div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;{ <span class="stringliteral">&quot;L3_READS_INST_FETCH_HIT&quot;</span>, {0x508dd}, 0xfff0, 1, {0xffff0017}, <span class="stringliteral">&quot;L3 Reads -- L3 Instruction Fetch and Prefetch Hits&quot;</span>},</div>
<div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;<span class="preprocessor">#define PME_MONT_L3_READS_INST_FETCH_MISS 488</span></div>
<div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;{ <span class="stringliteral">&quot;L3_READS_INST_FETCH_MISS&quot;</span>, {0x608dd}, 0xfff0, 1, {0xffff0017}, <span class="stringliteral">&quot;L3 Reads -- L3 Instruction Fetch and Prefetch Misses&quot;</span>},</div>
<div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;<span class="preprocessor">#define PME_MONT_L3_REFERENCES 489</span></div>
<div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;{ <span class="stringliteral">&quot;L3_REFERENCES&quot;</span>, {0x8db}, 0xfff0, 1, {0xffff0007}, <span class="stringliteral">&quot;L3 References&quot;</span>},</div>
<div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;<span class="preprocessor">#define PME_MONT_L3_WRITES_ALL_ALL 490</span></div>
<div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;{ <span class="stringliteral">&quot;L3_WRITES_ALL_ALL&quot;</span>, {0xf08de}, 0xfff0, 1, {0xffff0017}, <span class="stringliteral">&quot;L3 Writes -- L3 Write References&quot;</span>},</div>
<div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;<span class="preprocessor">#define PME_MONT_L3_WRITES_ALL_HIT 491</span></div>
<div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;{ <span class="stringliteral">&quot;L3_WRITES_ALL_HIT&quot;</span>, {0xd08de}, 0xfff0, 1, {0xffff0017}, <span class="stringliteral">&quot;L3 Writes -- L3 Write Hits&quot;</span>},</div>
<div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;<span class="preprocessor">#define PME_MONT_L3_WRITES_ALL_MISS 492</span></div>
<div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;{ <span class="stringliteral">&quot;L3_WRITES_ALL_MISS&quot;</span>, {0xe08de}, 0xfff0, 1, {0xffff0017}, <span class="stringliteral">&quot;L3 Writes -- L3 Write Misses&quot;</span>},</div>
<div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;<span class="preprocessor">#define PME_MONT_L3_WRITES_DATA_WRITE_ALL 493</span></div>
<div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;{ <span class="stringliteral">&quot;L3_WRITES_DATA_WRITE_ALL&quot;</span>, {0x708de}, 0xfff0, 1, {0xffff0017}, <span class="stringliteral">&quot;L3 Writes -- L3 Store References (excludes L2 write backs, includes L3 read for ownership requests that satisfy stores)&quot;</span>},</div>
<div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;<span class="preprocessor">#define PME_MONT_L3_WRITES_DATA_WRITE_HIT 494</span></div>
<div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;{ <span class="stringliteral">&quot;L3_WRITES_DATA_WRITE_HIT&quot;</span>, {0x508de}, 0xfff0, 1, {0xffff0017}, <span class="stringliteral">&quot;L3 Writes -- L3 Store Hits (excludes L2 write backs, includes L3 read for ownership requests that satisfy stores)&quot;</span>},</div>
<div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;<span class="preprocessor">#define PME_MONT_L3_WRITES_DATA_WRITE_MISS 495</span></div>
<div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;{ <span class="stringliteral">&quot;L3_WRITES_DATA_WRITE_MISS&quot;</span>, {0x608de}, 0xfff0, 1, {0xffff0017}, <span class="stringliteral">&quot;L3 Writes -- L3 Store Misses (excludes L2 write backs, includes L3 read for ownership requests that satisfy stores)&quot;</span>},</div>
<div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;<span class="preprocessor">#define PME_MONT_L3_WRITES_L2_WB_ALL 496</span></div>
<div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;{ <span class="stringliteral">&quot;L3_WRITES_L2_WB_ALL&quot;</span>, {0xb08de}, 0xfff0, 1, {0xffff0017}, <span class="stringliteral">&quot;L3 Writes -- L2 Write Back References&quot;</span>},</div>
<div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;<span class="preprocessor">#define PME_MONT_L3_WRITES_L2_WB_HIT 497</span></div>
<div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;{ <span class="stringliteral">&quot;L3_WRITES_L2_WB_HIT&quot;</span>, {0x908de}, 0xfff0, 1, {0xffff0017}, <span class="stringliteral">&quot;L3 Writes -- L2 Write Back Hits&quot;</span>},</div>
<div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;<span class="preprocessor">#define PME_MONT_L3_WRITES_L2_WB_MISS 498</span></div>
<div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;{ <span class="stringliteral">&quot;L3_WRITES_L2_WB_MISS&quot;</span>, {0xa08de}, 0xfff0, 1, {0xffff0017}, <span class="stringliteral">&quot;L3 Writes -- L2 Write Back Misses&quot;</span>},</div>
<div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;<span class="preprocessor">#define PME_MONT_LOADS_RETIRED 499</span></div>
<div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;{ <span class="stringliteral">&quot;LOADS_RETIRED&quot;</span>, {0xcd}, 0xfff0, 4, {0x5310007}, <span class="stringliteral">&quot;Retired Loads&quot;</span>},</div>
<div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;<span class="preprocessor">#define PME_MONT_LOADS_RETIRED_INTG 500</span></div>
<div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;{ <span class="stringliteral">&quot;LOADS_RETIRED_INTG&quot;</span>, {0xd8}, 0xfff0, 2, {0x5610007}, <span class="stringliteral">&quot;Integer loads retired&quot;</span>},</div>
<div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;<span class="preprocessor">#define PME_MONT_MEM_READ_CURRENT_ANY 501</span></div>
<div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;{ <span class="stringliteral">&quot;MEM_READ_CURRENT_ANY&quot;</span>, {0x31089}, 0xfff0, 1, {0xffff0000}, <span class="stringliteral">&quot;Current Mem Read Transactions On Bus -- CPU or non-CPU (all transactions).&quot;</span>},</div>
<div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;<span class="preprocessor">#define PME_MONT_MEM_READ_CURRENT_IO 502</span></div>
<div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;{ <span class="stringliteral">&quot;MEM_READ_CURRENT_IO&quot;</span>, {0x11089}, 0xfff0, 1, {0xffff0000}, <span class="stringliteral">&quot;Current Mem Read Transactions On Bus -- non-CPU priority agents&quot;</span>},</div>
<div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;<span class="preprocessor">#define PME_MONT_MISALIGNED_LOADS_RETIRED 503</span></div>
<div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;{ <span class="stringliteral">&quot;MISALIGNED_LOADS_RETIRED&quot;</span>, {0xce}, 0xfff0, 4, {0x5310007}, <span class="stringliteral">&quot;Retired Misaligned Load Instructions&quot;</span>},</div>
<div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;<span class="preprocessor">#define PME_MONT_MISALIGNED_STORES_RETIRED 504</span></div>
<div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;{ <span class="stringliteral">&quot;MISALIGNED_STORES_RETIRED&quot;</span>, {0xd2}, 0xfff0, 2, {0x5410007}, <span class="stringliteral">&quot;Retired Misaligned Store Instructions&quot;</span>},</div>
<div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;<span class="preprocessor">#define PME_MONT_NOPS_RETIRED 505</span></div>
<div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;{ <span class="stringliteral">&quot;NOPS_RETIRED&quot;</span>, {0x50}, 0xfff0, 6, {0xffff0003}, <span class="stringliteral">&quot;Retired NOP Instructions&quot;</span>},</div>
<div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;<span class="preprocessor">#define PME_MONT_PREDICATE_SQUASHED_RETIRED 506</span></div>
<div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;{ <span class="stringliteral">&quot;PREDICATE_SQUASHED_RETIRED&quot;</span>, {0x51}, 0xfff0, 6, {0xffff0003}, <span class="stringliteral">&quot;Instructions Squashed Due to Predicate Off&quot;</span>},</div>
<div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;<span class="preprocessor">#define PME_MONT_RSE_CURRENT_REGS_2_TO_0 507</span></div>
<div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;{ <span class="stringliteral">&quot;RSE_CURRENT_REGS_2_TO_0&quot;</span>, {0x2b}, 0xfff0, 7, {0xffff0000}, <span class="stringliteral">&quot;Current RSE Registers (Bits 2:0)&quot;</span>},</div>
<div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;<span class="preprocessor">#define PME_MONT_RSE_CURRENT_REGS_5_TO_3 508</span></div>
<div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;{ <span class="stringliteral">&quot;RSE_CURRENT_REGS_5_TO_3&quot;</span>, {0x2a}, 0xfff0, 7, {0xffff0000}, <span class="stringliteral">&quot;Current RSE Registers (Bits 5:3)&quot;</span>},</div>
<div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;<span class="preprocessor">#define PME_MONT_RSE_CURRENT_REGS_6 509</span></div>
<div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;{ <span class="stringliteral">&quot;RSE_CURRENT_REGS_6&quot;</span>, {0x26}, 0xfff0, 1, {0xffff0000}, <span class="stringliteral">&quot;Current RSE Registers (Bit 6)&quot;</span>},</div>
<div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;<span class="preprocessor">#define PME_MONT_RSE_DIRTY_REGS_2_TO_0 510</span></div>
<div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;{ <span class="stringliteral">&quot;RSE_DIRTY_REGS_2_TO_0&quot;</span>, {0x29}, 0xfff0, 7, {0xffff0000}, <span class="stringliteral">&quot;Dirty RSE Registers (Bits 2:0)&quot;</span>},</div>
<div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;<span class="preprocessor">#define PME_MONT_RSE_DIRTY_REGS_5_TO_3 511</span></div>
<div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;{ <span class="stringliteral">&quot;RSE_DIRTY_REGS_5_TO_3&quot;</span>, {0x28}, 0xfff0, 7, {0xffff0000}, <span class="stringliteral">&quot;Dirty RSE Registers (Bits 5:3)&quot;</span>},</div>
<div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;<span class="preprocessor">#define PME_MONT_RSE_DIRTY_REGS_6 512</span></div>
<div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;{ <span class="stringliteral">&quot;RSE_DIRTY_REGS_6&quot;</span>, {0x24}, 0xfff0, 1, {0xffff0000}, <span class="stringliteral">&quot;Dirty RSE Registers (Bit 6)&quot;</span>},</div>
<div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;<span class="preprocessor">#define PME_MONT_RSE_EVENT_RETIRED 513</span></div>
<div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;{ <span class="stringliteral">&quot;RSE_EVENT_RETIRED&quot;</span>, {0x32}, 0xfff0, 1, {0xffff0000}, <span class="stringliteral">&quot;Retired RSE operations&quot;</span>},</div>
<div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;<span class="preprocessor">#define PME_MONT_RSE_REFERENCES_RETIRED_ALL 514</span></div>
<div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;{ <span class="stringliteral">&quot;RSE_REFERENCES_RETIRED_ALL&quot;</span>, {0x30020}, 0xfff0, 2, {0xffff0007}, <span class="stringliteral">&quot;RSE Accesses -- Both RSE loads and stores will be counted.&quot;</span>},</div>
<div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;<span class="preprocessor">#define PME_MONT_RSE_REFERENCES_RETIRED_LOAD 515</span></div>
<div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;{ <span class="stringliteral">&quot;RSE_REFERENCES_RETIRED_LOAD&quot;</span>, {0x10020}, 0xfff0, 2, {0xffff0007}, <span class="stringliteral">&quot;RSE Accesses -- Only RSE loads will be counted.&quot;</span>},</div>
<div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;<span class="preprocessor">#define PME_MONT_RSE_REFERENCES_RETIRED_STORE 516</span></div>
<div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;{ <span class="stringliteral">&quot;RSE_REFERENCES_RETIRED_STORE&quot;</span>, {0x20020}, 0xfff0, 2, {0xffff0007}, <span class="stringliteral">&quot;RSE Accesses -- Only RSE stores will be counted.&quot;</span>},</div>
<div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;<span class="preprocessor">#define PME_MONT_SERIALIZATION_EVENTS 517</span></div>
<div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;{ <span class="stringliteral">&quot;SERIALIZATION_EVENTS&quot;</span>, {0x53}, 0xfff0, 1, {0xffff0000}, <span class="stringliteral">&quot;Number of srlz.i Instructions&quot;</span>},</div>
<div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;<span class="preprocessor">#define PME_MONT_SI_CCQ_COLLISIONS_EITHER 518</span></div>
<div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;{ <span class="stringliteral">&quot;SI_CCQ_COLLISIONS_EITHER&quot;</span>, {0x10a8}, 0xfff0, 2, {0xffff0000}, <span class="stringliteral">&quot;Clean Castout Queue Collisions -- transactions initiated by either cpu core&quot;</span>},</div>
<div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;<span class="preprocessor">#define PME_MONT_SI_CCQ_COLLISIONS_SELF 519</span></div>
<div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;{ <span class="stringliteral">&quot;SI_CCQ_COLLISIONS_SELF&quot;</span>, {0x110a8}, 0xfff0, 2, {0xffff0000}, <span class="stringliteral">&quot;Clean Castout Queue Collisions -- transactions initiated by &#39;this&#39; cpu core&quot;</span>},</div>
<div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;<span class="preprocessor">#define PME_MONT_SI_CCQ_INSERTS_EITHER 520</span></div>
<div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;{ <span class="stringliteral">&quot;SI_CCQ_INSERTS_EITHER&quot;</span>, {0x18a5}, 0xfff0, 2, {0xffff0000}, <span class="stringliteral">&quot;Clean Castout Queue Insertions -- transactions initiated by either cpu core&quot;</span>},</div>
<div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;<span class="preprocessor">#define PME_MONT_SI_CCQ_INSERTS_SELF 521</span></div>
<div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;{ <span class="stringliteral">&quot;SI_CCQ_INSERTS_SELF&quot;</span>, {0x118a5}, 0xfff0, 2, {0xffff0000}, <span class="stringliteral">&quot;Clean Castout Queue Insertions -- transactions initiated by &#39;this&#39; cpu core&quot;</span>},</div>
<div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;<span class="preprocessor">#define PME_MONT_SI_CCQ_LIVE_REQ_HI_EITHER 522</span></div>
<div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;{ <span class="stringliteral">&quot;SI_CCQ_LIVE_REQ_HI_EITHER&quot;</span>, {0x10a7}, 0xfff0, 1, {0xffff0000}, <span class="stringliteral">&quot;Clean Castout Queue Requests (upper bit) -- transactions initiated by either cpu core&quot;</span>},</div>
<div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;<span class="preprocessor">#define PME_MONT_SI_CCQ_LIVE_REQ_HI_SELF 523</span></div>
<div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;{ <span class="stringliteral">&quot;SI_CCQ_LIVE_REQ_HI_SELF&quot;</span>, {0x110a7}, 0xfff0, 1, {0xffff0000}, <span class="stringliteral">&quot;Clean Castout Queue Requests (upper bit) -- transactions initiated by &#39;this&#39; cpu core&quot;</span>},</div>
<div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;<span class="preprocessor">#define PME_MONT_SI_CCQ_LIVE_REQ_LO_EITHER 524</span></div>
<div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;{ <span class="stringliteral">&quot;SI_CCQ_LIVE_REQ_LO_EITHER&quot;</span>, {0x10a6}, 0xfff0, 7, {0xffff0000}, <span class="stringliteral">&quot;Clean Castout Queue Requests (lower three bits) -- transactions initiated by either cpu core&quot;</span>},</div>
<div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;<span class="preprocessor">#define PME_MONT_SI_CCQ_LIVE_REQ_LO_SELF 525</span></div>
<div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;{ <span class="stringliteral">&quot;SI_CCQ_LIVE_REQ_LO_SELF&quot;</span>, {0x110a6}, 0xfff0, 7, {0xffff0000}, <span class="stringliteral">&quot;Clean Castout Queue Requests (lower three bits) -- transactions initiated by &#39;this&#39; cpu core&quot;</span>},</div>
<div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;<span class="preprocessor">#define PME_MONT_SI_CYCLES 526</span></div>
<div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;{ <span class="stringliteral">&quot;SI_CYCLES&quot;</span>, {0x108e}, 0xfff0, 1, {0xffff0000}, <span class="stringliteral">&quot;SI Cycles&quot;</span>},</div>
<div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;<span class="preprocessor">#define PME_MONT_SI_IOQ_COLLISIONS 527</span></div>
<div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;{ <span class="stringliteral">&quot;SI_IOQ_COLLISIONS&quot;</span>, {0x10aa}, 0xfff0, 2, {0xffff0000}, <span class="stringliteral">&quot;In Order Queue Collisions&quot;</span>},</div>
<div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;<span class="preprocessor">#define PME_MONT_SI_IOQ_LIVE_REQ_HI 528</span></div>
<div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;{ <span class="stringliteral">&quot;SI_IOQ_LIVE_REQ_HI&quot;</span>, {0x1098}, 0xfff0, 2, {0xffff0000}, <span class="stringliteral">&quot;Inorder Bus Queue Requests (upper bit)&quot;</span>},</div>
<div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;<span class="preprocessor">#define PME_MONT_SI_IOQ_LIVE_REQ_LO 529</span></div>
<div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;{ <span class="stringliteral">&quot;SI_IOQ_LIVE_REQ_LO&quot;</span>, {0x1097}, 0xfff0, 3, {0xffff0000}, <span class="stringliteral">&quot;Inorder Bus Queue Requests (lower three bits)&quot;</span>},</div>
<div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;<span class="preprocessor">#define PME_MONT_SI_RQ_INSERTS_EITHER 530</span></div>
<div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;{ <span class="stringliteral">&quot;SI_RQ_INSERTS_EITHER&quot;</span>, {0x189e}, 0xfff0, 2, {0xffff0000}, <span class="stringliteral">&quot;Request Queue Insertions -- transactions initiated by either cpu core&quot;</span>},</div>
<div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;<span class="preprocessor">#define PME_MONT_SI_RQ_INSERTS_SELF 531</span></div>
<div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;{ <span class="stringliteral">&quot;SI_RQ_INSERTS_SELF&quot;</span>, {0x1189e}, 0xfff0, 2, {0xffff0000}, <span class="stringliteral">&quot;Request Queue Insertions -- transactions initiated by &#39;this&#39; cpu core&quot;</span>},</div>
<div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;<span class="preprocessor">#define PME_MONT_SI_RQ_LIVE_REQ_HI_EITHER 532</span></div>
<div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;{ <span class="stringliteral">&quot;SI_RQ_LIVE_REQ_HI_EITHER&quot;</span>, {0x10a0}, 0xfff0, 1, {0xffff0000}, <span class="stringliteral">&quot;Request Queue Requests (upper bit) -- transactions initiated by either cpu core&quot;</span>},</div>
<div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;<span class="preprocessor">#define PME_MONT_SI_RQ_LIVE_REQ_HI_SELF 533</span></div>
<div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;{ <span class="stringliteral">&quot;SI_RQ_LIVE_REQ_HI_SELF&quot;</span>, {0x110a0}, 0xfff0, 1, {0xffff0000}, <span class="stringliteral">&quot;Request Queue Requests (upper bit) -- transactions initiated by &#39;this&#39; cpu core&quot;</span>},</div>
<div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;<span class="preprocessor">#define PME_MONT_SI_RQ_LIVE_REQ_LO_EITHER 534</span></div>
<div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;{ <span class="stringliteral">&quot;SI_RQ_LIVE_REQ_LO_EITHER&quot;</span>, {0x109f}, 0xfff0, 7, {0xffff0000}, <span class="stringliteral">&quot;Request Queue Requests (lower three bits) -- transactions initiated by either cpu core&quot;</span>},</div>
<div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;<span class="preprocessor">#define PME_MONT_SI_RQ_LIVE_REQ_LO_SELF 535</span></div>
<div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;{ <span class="stringliteral">&quot;SI_RQ_LIVE_REQ_LO_SELF&quot;</span>, {0x1109f}, 0xfff0, 7, {0xffff0000}, <span class="stringliteral">&quot;Request Queue Requests (lower three bits) -- transactions initiated by &#39;this&#39; cpu core&quot;</span>},</div>
<div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;<span class="preprocessor">#define PME_MONT_SI_SCB_INSERTS_ALL_EITHER 536</span></div>
<div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;{ <span class="stringliteral">&quot;SI_SCB_INSERTS_ALL_EITHER&quot;</span>, {0xc10ab}, 0xfff0, 4, {0xffff0000}, <span class="stringliteral">&quot;Snoop Coalescing Buffer Insertions -- count all snoop signoffs (plus backsnoop inserts) from either cpu core&quot;</span>},</div>
<div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;<span class="preprocessor">#define PME_MONT_SI_SCB_INSERTS_ALL_SELF 537</span></div>
<div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;{ <span class="stringliteral">&quot;SI_SCB_INSERTS_ALL_SELF&quot;</span>, {0xd10ab}, 0xfff0, 4, {0xffff0000}, <span class="stringliteral">&quot;Snoop Coalescing Buffer Insertions -- count all snoop signoffs (plus backsnoop inserts) from &#39;this&#39; cpu core&quot;</span>},</div>
<div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;<span class="preprocessor">#define PME_MONT_SI_SCB_INSERTS_HIT_EITHER 538</span></div>
<div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;{ <span class="stringliteral">&quot;SI_SCB_INSERTS_HIT_EITHER&quot;</span>, {0x410ab}, 0xfff0, 4, {0xffff0000}, <span class="stringliteral">&quot;Snoop Coalescing Buffer Insertions -- count HIT snoop signoffs from either cpu core&quot;</span>},</div>
<div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;<span class="preprocessor">#define PME_MONT_SI_SCB_INSERTS_HIT_SELF 539</span></div>
<div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;{ <span class="stringliteral">&quot;SI_SCB_INSERTS_HIT_SELF&quot;</span>, {0x510ab}, 0xfff0, 4, {0xffff0000}, <span class="stringliteral">&quot;Snoop Coalescing Buffer Insertions -- count HIT snoop signoffs from &#39;this&#39; cpu core&quot;</span>},</div>
<div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;<span class="preprocessor">#define PME_MONT_SI_SCB_INSERTS_HITM_EITHER 540</span></div>
<div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;{ <span class="stringliteral">&quot;SI_SCB_INSERTS_HITM_EITHER&quot;</span>, {0x810ab}, 0xfff0, 4, {0xffff0000}, <span class="stringliteral">&quot;Snoop Coalescing Buffer Insertions -- count HITM snoop signoffs from either cpu core&quot;</span>},</div>
<div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;<span class="preprocessor">#define PME_MONT_SI_SCB_INSERTS_HITM_SELF 541</span></div>
<div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;{ <span class="stringliteral">&quot;SI_SCB_INSERTS_HITM_SELF&quot;</span>, {0x910ab}, 0xfff0, 4, {0xffff0000}, <span class="stringliteral">&quot;Snoop Coalescing Buffer Insertions -- count HITM snoop signoffs from &#39;this&#39; cpu core&quot;</span>},</div>
<div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;<span class="preprocessor">#define PME_MONT_SI_SCB_INSERTS_MISS_EITHER 542</span></div>
<div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;{ <span class="stringliteral">&quot;SI_SCB_INSERTS_MISS_EITHER&quot;</span>, {0x10ab}, 0xfff0, 4, {0xffff0000}, <span class="stringliteral">&quot;Snoop Coalescing Buffer Insertions -- count MISS snoop signoffs (plus backsnoop inserts) from either cpu core&quot;</span>},</div>
<div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;<span class="preprocessor">#define PME_MONT_SI_SCB_INSERTS_MISS_SELF 543</span></div>
<div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;{ <span class="stringliteral">&quot;SI_SCB_INSERTS_MISS_SELF&quot;</span>, {0x110ab}, 0xfff0, 4, {0xffff0000}, <span class="stringliteral">&quot;Snoop Coalescing Buffer Insertions -- count MISS snoop signoffs (plus backsnoop inserts) from &#39;this&#39; cpu core&quot;</span>},</div>
<div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;<span class="preprocessor">#define PME_MONT_SI_SCB_LIVE_REQ_HI_EITHER 544</span></div>
<div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;{ <span class="stringliteral">&quot;SI_SCB_LIVE_REQ_HI_EITHER&quot;</span>, {0x10ad}, 0xfff0, 1, {0xffff0000}, <span class="stringliteral">&quot;Snoop Coalescing Buffer Requests (upper bit) -- transactions initiated by either cpu core&quot;</span>},</div>
<div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;<span class="preprocessor">#define PME_MONT_SI_SCB_LIVE_REQ_HI_SELF 545</span></div>
<div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;{ <span class="stringliteral">&quot;SI_SCB_LIVE_REQ_HI_SELF&quot;</span>, {0x110ad}, 0xfff0, 1, {0xffff0000}, <span class="stringliteral">&quot;Snoop Coalescing Buffer Requests (upper bit) -- transactions initiated by &#39;this&#39; cpu core&quot;</span>},</div>
<div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;<span class="preprocessor">#define PME_MONT_SI_SCB_LIVE_REQ_LO_EITHER 546</span></div>
<div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;{ <span class="stringliteral">&quot;SI_SCB_LIVE_REQ_LO_EITHER&quot;</span>, {0x10ac}, 0xfff0, 7, {0xffff0000}, <span class="stringliteral">&quot;Snoop Coalescing Buffer Requests (lower three bits) -- transactions initiated by either cpu core&quot;</span>},</div>
<div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;<span class="preprocessor">#define PME_MONT_SI_SCB_LIVE_REQ_LO_SELF 547</span></div>
<div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;{ <span class="stringliteral">&quot;SI_SCB_LIVE_REQ_LO_SELF&quot;</span>, {0x110ac}, 0xfff0, 7, {0xffff0000}, <span class="stringliteral">&quot;Snoop Coalescing Buffer Requests (lower three bits) -- transactions initiated by &#39;this&#39; cpu core&quot;</span>},</div>
<div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;<span class="preprocessor">#define PME_MONT_SI_SCB_SIGNOFFS_ALL 548</span></div>
<div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;{ <span class="stringliteral">&quot;SI_SCB_SIGNOFFS_ALL&quot;</span>, {0xc10ae}, 0xfff0, 1, {0xffff0000}, <span class="stringliteral">&quot;Snoop Coalescing Buffer Coherency Signoffs -- count all snoop signoffs&quot;</span>},</div>
<div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;<span class="preprocessor">#define PME_MONT_SI_SCB_SIGNOFFS_HIT 549</span></div>
<div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;{ <span class="stringliteral">&quot;SI_SCB_SIGNOFFS_HIT&quot;</span>, {0x410ae}, 0xfff0, 1, {0xffff0000}, <span class="stringliteral">&quot;Snoop Coalescing Buffer Coherency Signoffs -- count HIT snoop signoffs&quot;</span>},</div>
<div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;<span class="preprocessor">#define PME_MONT_SI_SCB_SIGNOFFS_HITM 550</span></div>
<div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;{ <span class="stringliteral">&quot;SI_SCB_SIGNOFFS_HITM&quot;</span>, {0x810ae}, 0xfff0, 1, {0xffff0000}, <span class="stringliteral">&quot;Snoop Coalescing Buffer Coherency Signoffs -- count HITM snoop signoffs&quot;</span>},</div>
<div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;<span class="preprocessor">#define PME_MONT_SI_SCB_SIGNOFFS_MISS 551</span></div>
<div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;{ <span class="stringliteral">&quot;SI_SCB_SIGNOFFS_MISS&quot;</span>, {0x10ae}, 0xfff0, 1, {0xffff0000}, <span class="stringliteral">&quot;Snoop Coalescing Buffer Coherency Signoffs -- count MISS snoop signoffs&quot;</span>},</div>
<div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;<span class="preprocessor">#define PME_MONT_SI_WAQ_COLLISIONS_EITHER 552</span></div>
<div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;{ <span class="stringliteral">&quot;SI_WAQ_COLLISIONS_EITHER&quot;</span>, {0x10a4}, 0xfff0, 1, {0xffff0000}, <span class="stringliteral">&quot;Write Address Queue Collisions -- transactions initiated by either cpu core&quot;</span>},</div>
<div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;<span class="preprocessor">#define PME_MONT_SI_WAQ_COLLISIONS_SELF 553</span></div>
<div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;{ <span class="stringliteral">&quot;SI_WAQ_COLLISIONS_SELF&quot;</span>, {0x110a4}, 0xfff0, 1, {0xffff0000}, <span class="stringliteral">&quot;Write Address Queue Collisions -- transactions initiated by &#39;this&#39; cpu core&quot;</span>},</div>
<div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;<span class="preprocessor">#define PME_MONT_SI_WDQ_ECC_ERRORS_ALL_EITHER 554</span></div>
<div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;{ <span class="stringliteral">&quot;SI_WDQ_ECC_ERRORS_ALL_EITHER&quot;</span>, {0x810af}, 0xfff0, 2, {0xffff0000}, <span class="stringliteral">&quot;Write Data Queue ECC Errors -- count all ECC errors from either cpu core&quot;</span>},</div>
<div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;<span class="preprocessor">#define PME_MONT_SI_WDQ_ECC_ERRORS_ALL_SELF 555</span></div>
<div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;{ <span class="stringliteral">&quot;SI_WDQ_ECC_ERRORS_ALL_SELF&quot;</span>, {0x910af}, 0xfff0, 2, {0xffff0000}, <span class="stringliteral">&quot;Write Data Queue ECC Errors -- count all ECC errors from &#39;this&#39; cpu core&quot;</span>},</div>
<div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;<span class="preprocessor">#define PME_MONT_SI_WDQ_ECC_ERRORS_DBL_EITHER 556</span></div>
<div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;{ <span class="stringliteral">&quot;SI_WDQ_ECC_ERRORS_DBL_EITHER&quot;</span>, {0x410af}, 0xfff0, 2, {0xffff0000}, <span class="stringliteral">&quot;Write Data Queue ECC Errors -- count double-bit ECC errors from either cpu core&quot;</span>},</div>
<div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;<span class="preprocessor">#define PME_MONT_SI_WDQ_ECC_ERRORS_DBL_SELF 557</span></div>
<div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;{ <span class="stringliteral">&quot;SI_WDQ_ECC_ERRORS_DBL_SELF&quot;</span>, {0x510af}, 0xfff0, 2, {0xffff0000}, <span class="stringliteral">&quot;Write Data Queue ECC Errors -- count double-bit ECC errors from &#39;this&#39; cpu core&quot;</span>},</div>
<div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;<span class="preprocessor">#define PME_MONT_SI_WDQ_ECC_ERRORS_SGL_EITHER 558</span></div>
<div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;{ <span class="stringliteral">&quot;SI_WDQ_ECC_ERRORS_SGL_EITHER&quot;</span>, {0x10af}, 0xfff0, 2, {0xffff0000}, <span class="stringliteral">&quot;Write Data Queue ECC Errors -- count single-bit ECC errors from either cpu core&quot;</span>},</div>
<div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;<span class="preprocessor">#define PME_MONT_SI_WDQ_ECC_ERRORS_SGL_SELF 559</span></div>
<div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;{ <span class="stringliteral">&quot;SI_WDQ_ECC_ERRORS_SGL_SELF&quot;</span>, {0x110af}, 0xfff0, 2, {0xffff0000}, <span class="stringliteral">&quot;Write Data Queue ECC Errors -- count single-bit ECC errors from &#39;this&#39; cpu core&quot;</span>},</div>
<div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;<span class="preprocessor">#define PME_MONT_SI_WRITEQ_INSERTS_ALL_EITHER 560</span></div>
<div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;{ <span class="stringliteral">&quot;SI_WRITEQ_INSERTS_ALL_EITHER&quot;</span>, {0x18a1}, 0xfff0, 2, {0xffff0000}, <span class="stringliteral">&quot;Write Queue Insertions -- &quot;</span>},</div>
<div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;<span class="preprocessor">#define PME_MONT_SI_WRITEQ_INSERTS_ALL_SELF 561</span></div>
<div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;{ <span class="stringliteral">&quot;SI_WRITEQ_INSERTS_ALL_SELF&quot;</span>, {0x118a1}, 0xfff0, 2, {0xffff0000}, <span class="stringliteral">&quot;Write Queue Insertions -- &quot;</span>},</div>
<div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;<span class="preprocessor">#define PME_MONT_SI_WRITEQ_INSERTS_EWB_EITHER 562</span></div>
<div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;{ <span class="stringliteral">&quot;SI_WRITEQ_INSERTS_EWB_EITHER&quot;</span>, {0x418a1}, 0xfff0, 2, {0xffff0000}, <span class="stringliteral">&quot;Write Queue Insertions -- &quot;</span>},</div>
<div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;<span class="preprocessor">#define PME_MONT_SI_WRITEQ_INSERTS_EWB_SELF 563</span></div>
<div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;{ <span class="stringliteral">&quot;SI_WRITEQ_INSERTS_EWB_SELF&quot;</span>, {0x518a1}, 0xfff0, 2, {0xffff0000}, <span class="stringliteral">&quot;Write Queue Insertions -- &quot;</span>},</div>
<div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;<span class="preprocessor">#define PME_MONT_SI_WRITEQ_INSERTS_IWB_EITHER 564</span></div>
<div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;{ <span class="stringliteral">&quot;SI_WRITEQ_INSERTS_IWB_EITHER&quot;</span>, {0x218a1}, 0xfff0, 2, {0xffff0000}, <span class="stringliteral">&quot;Write Queue Insertions -- &quot;</span>},</div>
<div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;<span class="preprocessor">#define PME_MONT_SI_WRITEQ_INSERTS_IWB_SELF 565</span></div>
<div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;{ <span class="stringliteral">&quot;SI_WRITEQ_INSERTS_IWB_SELF&quot;</span>, {0x318a1}, 0xfff0, 2, {0xffff0000}, <span class="stringliteral">&quot;Write Queue Insertions -- &quot;</span>},</div>
<div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;<span class="preprocessor">#define PME_MONT_SI_WRITEQ_INSERTS_NEWB_EITHER 566</span></div>
<div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;{ <span class="stringliteral">&quot;SI_WRITEQ_INSERTS_NEWB_EITHER&quot;</span>, {0xc18a1}, 0xfff0, 2, {0xffff0000}, <span class="stringliteral">&quot;Write Queue Insertions -- &quot;</span>},</div>
<div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;<span class="preprocessor">#define PME_MONT_SI_WRITEQ_INSERTS_NEWB_SELF 567</span></div>
<div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;{ <span class="stringliteral">&quot;SI_WRITEQ_INSERTS_NEWB_SELF&quot;</span>, {0xd18a1}, 0xfff0, 2, {0xffff0000}, <span class="stringliteral">&quot;Write Queue Insertions -- &quot;</span>},</div>
<div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;<span class="preprocessor">#define PME_MONT_SI_WRITEQ_INSERTS_WC16_EITHER 568</span></div>
<div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;{ <span class="stringliteral">&quot;SI_WRITEQ_INSERTS_WC16_EITHER&quot;</span>, {0x818a1}, 0xfff0, 2, {0xffff0000}, <span class="stringliteral">&quot;Write Queue Insertions -- &quot;</span>},</div>
<div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;<span class="preprocessor">#define PME_MONT_SI_WRITEQ_INSERTS_WC16_SELF 569</span></div>
<div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;{ <span class="stringliteral">&quot;SI_WRITEQ_INSERTS_WC16_SELF&quot;</span>, {0x918a1}, 0xfff0, 2, {0xffff0000}, <span class="stringliteral">&quot;Write Queue Insertions -- &quot;</span>},</div>
<div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;<span class="preprocessor">#define PME_MONT_SI_WRITEQ_INSERTS_WC1_8A_EITHER 570</span></div>
<div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;{ <span class="stringliteral">&quot;SI_WRITEQ_INSERTS_WC1_8A_EITHER&quot;</span>, {0x618a1}, 0xfff0, 2, {0xffff0000}, <span class="stringliteral">&quot;Write Queue Insertions -- &quot;</span>},</div>
<div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;<span class="preprocessor">#define PME_MONT_SI_WRITEQ_INSERTS_WC1_8A_SELF 571</span></div>
<div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;{ <span class="stringliteral">&quot;SI_WRITEQ_INSERTS_WC1_8A_SELF&quot;</span>, {0x718a1}, 0xfff0, 2, {0xffff0000}, <span class="stringliteral">&quot;Write Queue Insertions -- &quot;</span>},</div>
<div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;<span class="preprocessor">#define PME_MONT_SI_WRITEQ_INSERTS_WC1_8B_EITHER 572</span></div>
<div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;{ <span class="stringliteral">&quot;SI_WRITEQ_INSERTS_WC1_8B_EITHER&quot;</span>, {0xe18a1}, 0xfff0, 2, {0xffff0000}, <span class="stringliteral">&quot;Write Queue Insertions -- &quot;</span>},</div>
<div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;<span class="preprocessor">#define PME_MONT_SI_WRITEQ_INSERTS_WC1_8B_SELF 573</span></div>
<div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;{ <span class="stringliteral">&quot;SI_WRITEQ_INSERTS_WC1_8B_SELF&quot;</span>, {0xf18a1}, 0xfff0, 2, {0xffff0000}, <span class="stringliteral">&quot;Write Queue Insertions -- &quot;</span>},</div>
<div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;<span class="preprocessor">#define PME_MONT_SI_WRITEQ_INSERTS_WC32_EITHER 574</span></div>
<div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;{ <span class="stringliteral">&quot;SI_WRITEQ_INSERTS_WC32_EITHER&quot;</span>, {0xa18a1}, 0xfff0, 2, {0xffff0000}, <span class="stringliteral">&quot;Write Queue Insertions -- &quot;</span>},</div>
<div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;<span class="preprocessor">#define PME_MONT_SI_WRITEQ_INSERTS_WC32_SELF 575</span></div>
<div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;{ <span class="stringliteral">&quot;SI_WRITEQ_INSERTS_WC32_SELF&quot;</span>, {0xb18a1}, 0xfff0, 2, {0xffff0000}, <span class="stringliteral">&quot;Write Queue Insertions -- &quot;</span>},</div>
<div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;<span class="preprocessor">#define PME_MONT_SI_WRITEQ_LIVE_REQ_HI_EITHER 576</span></div>
<div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;{ <span class="stringliteral">&quot;SI_WRITEQ_LIVE_REQ_HI_EITHER&quot;</span>, {0x10a3}, 0xfff0, 1, {0xffff0000}, <span class="stringliteral">&quot;Write Queue Requests (upper bit) -- transactions initiated by either cpu core&quot;</span>},</div>
<div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;<span class="preprocessor">#define PME_MONT_SI_WRITEQ_LIVE_REQ_HI_SELF 577</span></div>
<div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;{ <span class="stringliteral">&quot;SI_WRITEQ_LIVE_REQ_HI_SELF&quot;</span>, {0x110a3}, 0xfff0, 1, {0xffff0000}, <span class="stringliteral">&quot;Write Queue Requests (upper bit) -- transactions initiated by &#39;this&#39; cpu core&quot;</span>},</div>
<div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;<span class="preprocessor">#define PME_MONT_SI_WRITEQ_LIVE_REQ_LO_EITHER 578</span></div>
<div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;{ <span class="stringliteral">&quot;SI_WRITEQ_LIVE_REQ_LO_EITHER&quot;</span>, {0x10a2}, 0xfff0, 7, {0xffff0000}, <span class="stringliteral">&quot;Write Queue Requests (lower three bits) -- transactions initiated by either cpu core&quot;</span>},</div>
<div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;<span class="preprocessor">#define PME_MONT_SI_WRITEQ_LIVE_REQ_LO_SELF 579</span></div>
<div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;{ <span class="stringliteral">&quot;SI_WRITEQ_LIVE_REQ_LO_SELF&quot;</span>, {0x110a2}, 0xfff0, 7, {0xffff0000}, <span class="stringliteral">&quot;Write Queue Requests (lower three bits) -- transactions initiated by &#39;this&#39; cpu core&quot;</span>},</div>
<div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;<span class="preprocessor">#define PME_MONT_SPEC_LOADS_NATTED_ALL 580</span></div>
<div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;{ <span class="stringliteral">&quot;SPEC_LOADS_NATTED_ALL&quot;</span>, {0xd9}, 0xfff0, 2, {0xffff0005}, <span class="stringliteral">&quot;Number of speculative inter loads that are NaTd -- Count all NaT&#39;d loads&quot;</span>},</div>
<div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;<span class="preprocessor">#define PME_MONT_SPEC_LOADS_NATTED_DEF_PSR_ED 581</span></div>
<div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;{ <span class="stringliteral">&quot;SPEC_LOADS_NATTED_DEF_PSR_ED&quot;</span>, {0x500d9}, 0xfff0, 2, {0xffff0005}, <span class="stringliteral">&quot;Number of speculative inter loads that are NaTd -- Only loads NaT&#39;d due to effect of PSR.ed&quot;</span>},</div>
<div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;<span class="preprocessor">#define PME_MONT_SPEC_LOADS_NATTED_DEF_TLB_FAULT 582</span></div>
<div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;{ <span class="stringliteral">&quot;SPEC_LOADS_NATTED_DEF_TLB_FAULT&quot;</span>, {0x300d9}, 0xfff0, 2, {0xffff0005}, <span class="stringliteral">&quot;Number of speculative inter loads that are NaTd -- Only loads NaT&#39;d due to deferred TLB faults&quot;</span>},</div>
<div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;<span class="preprocessor">#define PME_MONT_SPEC_LOADS_NATTED_DEF_TLB_MISS 583</span></div>
<div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;{ <span class="stringliteral">&quot;SPEC_LOADS_NATTED_DEF_TLB_MISS&quot;</span>, {0x200d9}, 0xfff0, 2, {0xffff0005}, <span class="stringliteral">&quot;Number of speculative inter loads that are NaTd -- Only loads NaT&#39;d due to deferred TLB misses&quot;</span>},</div>
<div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;<span class="preprocessor">#define PME_MONT_SPEC_LOADS_NATTED_NAT_CNSM 584</span></div>
<div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;{ <span class="stringliteral">&quot;SPEC_LOADS_NATTED_NAT_CNSM&quot;</span>, {0x400d9}, 0xfff0, 2, {0xffff0005}, <span class="stringliteral">&quot;Number of speculative inter loads that are NaTd -- Only loads NaT&#39;d due to NaT consumption&quot;</span>},</div>
<div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;<span class="preprocessor">#define PME_MONT_SPEC_LOADS_NATTED_VHPT_MISS 585</span></div>
<div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;{ <span class="stringliteral">&quot;SPEC_LOADS_NATTED_VHPT_MISS&quot;</span>, {0x100d9}, 0xfff0, 2, {0xffff0005}, <span class="stringliteral">&quot;Number of speculative inter loads that are NaTd -- Only loads NaT&#39;d due to VHPT miss&quot;</span>},</div>
<div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;<span class="preprocessor">#define PME_MONT_STORES_RETIRED 586</span></div>
<div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;{ <span class="stringliteral">&quot;STORES_RETIRED&quot;</span>, {0xd1}, 0xfff0, 2, {0x5410007}, <span class="stringliteral">&quot;Retired Stores&quot;</span>},</div>
<div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;<span class="preprocessor">#define PME_MONT_SYLL_NOT_DISPERSED_ALL 587</span></div>
<div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;{ <span class="stringliteral">&quot;SYLL_NOT_DISPERSED_ALL&quot;</span>, {0xf004e}, 0xfff0, 5, {0xffff0001}, <span class="stringliteral">&quot;Syllables Not Dispersed -- Counts all syllables not dispersed. NOTE: Any combination of b0000-b1111 is valid.&quot;</span>},</div>
<div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;<span class="preprocessor">#define PME_MONT_SYLL_NOT_DISPERSED_EXPL 588</span></div>
<div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;{ <span class="stringliteral">&quot;SYLL_NOT_DISPERSED_EXPL&quot;</span>, {0x1004e}, 0xfff0, 5, {0xffff0001}, <span class="stringliteral">&quot;Syllables Not Dispersed -- Count syllables not dispersed due to explicit stop bits. These consist of  programmer specified architected S-bit and templates 1 and 5. Dispersal takes a 6-syllable (3-syllable) hit for every template 1/5 in bundle 0(1). Dispersal takes a 3-syllable (0 syllable) hit for every S-bit in bundle 0(1)&quot;</span>},</div>
<div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;<span class="preprocessor">#define PME_MONT_SYLL_NOT_DISPERSED_EXPL_OR_FE 589</span></div>
<div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;{ <span class="stringliteral">&quot;SYLL_NOT_DISPERSED_EXPL_OR_FE&quot;</span>, {0x5004e}, 0xfff0, 5, {0xffff0001}, <span class="stringliteral">&quot;Syllables Not Dispersed -- Count syllables not dispersed due to explicit stop bits or front-end not providing valid bundles or providing valid illegal templates.&quot;</span>},</div>
<div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;<span class="preprocessor">#define PME_MONT_SYLL_NOT_DISPERSED_EXPL_OR_FE_OR_MLX 590</span></div>
<div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;{ <span class="stringliteral">&quot;SYLL_NOT_DISPERSED_EXPL_OR_FE_OR_MLX&quot;</span>, {0xd004e}, 0xfff0, 5, {0xffff0001}, <span class="stringliteral">&quot;Syllables Not Dispersed -- Count syllables not dispersed due to explicit stop bits or due to front-end not providing valid bundles or providing valid illegal templates or due to MLX bundle and resteers to non-0 syllable.&quot;</span>},</div>
<div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;<span class="preprocessor">#define PME_MONT_SYLL_NOT_DISPERSED_EXPL_OR_IMPL 591</span></div>
<div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;{ <span class="stringliteral">&quot;SYLL_NOT_DISPERSED_EXPL_OR_IMPL&quot;</span>, {0x3004e}, 0xfff0, 5, {0xffff0001}, <span class="stringliteral">&quot;Syllables Not Dispersed -- Count syllables not dispersed due to explicit/implicit stop bits.&quot;</span>},</div>
<div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;<span class="preprocessor">#define PME_MONT_SYLL_NOT_DISPERSED_EXPL_OR_IMPL_OR_FE 592</span></div>
<div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;{ <span class="stringliteral">&quot;SYLL_NOT_DISPERSED_EXPL_OR_IMPL_OR_FE&quot;</span>, {0x7004e}, 0xfff0, 5, {0xffff0001}, <span class="stringliteral">&quot;Syllables Not Dispersed -- Count syllables not dispersed due to explicit or implicit stop bits or due to front-end not providing valid bundles or providing valid illegal template.&quot;</span>},</div>
<div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;<span class="preprocessor">#define PME_MONT_SYLL_NOT_DISPERSED_EXPL_OR_IMPL_OR_MLX 593</span></div>
<div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;{ <span class="stringliteral">&quot;SYLL_NOT_DISPERSED_EXPL_OR_IMPL_OR_MLX&quot;</span>, {0xb004e}, 0xfff0, 5, {0xffff0001}, <span class="stringliteral">&quot;Syllables Not Dispersed -- Count syllables not dispersed due to explicit or implicit stop bits or due to MLX bundle and resteers to non-0 syllable.&quot;</span>},</div>
<div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;<span class="preprocessor">#define PME_MONT_SYLL_NOT_DISPERSED_EXPL_OR_MLX 594</span></div>
<div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;{ <span class="stringliteral">&quot;SYLL_NOT_DISPERSED_EXPL_OR_MLX&quot;</span>, {0x9004e}, 0xfff0, 5, {0xffff0001}, <span class="stringliteral">&quot;Syllables Not Dispersed -- Count syllables not dispersed due to explicit stop bits or to MLX bundle and resteers to non-0 syllable.&quot;</span>},</div>
<div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;<span class="preprocessor">#define PME_MONT_SYLL_NOT_DISPERSED_FE 595</span></div>
<div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;{ <span class="stringliteral">&quot;SYLL_NOT_DISPERSED_FE&quot;</span>, {0x4004e}, 0xfff0, 5, {0xffff0001}, <span class="stringliteral">&quot;Syllables Not Dispersed -- Count syllables not dispersed due to front-end not providing valid bundles or providing valid illegal templates. Dispersal takes a 3-syllable hit for every invalid bundle or valid illegal template from front-end. Bundle 1 with front-end fault, is counted here (3-syllable hit)..&quot;</span>},</div>
<div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;<span class="preprocessor">#define PME_MONT_SYLL_NOT_DISPERSED_FE_OR_MLX 596</span></div>
<div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;{ <span class="stringliteral">&quot;SYLL_NOT_DISPERSED_FE_OR_MLX&quot;</span>, {0xc004e}, 0xfff0, 5, {0xffff0001}, <span class="stringliteral">&quot;Syllables Not Dispersed -- Count syllables not dispersed due to MLI bundle and resteers to non-0 syllable or due to front-end not providing valid bundles or providing valid illegal templates.&quot;</span>},</div>
<div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;<span class="preprocessor">#define PME_MONT_SYLL_NOT_DISPERSED_IMPL 597</span></div>
<div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;{ <span class="stringliteral">&quot;SYLL_NOT_DISPERSED_IMPL&quot;</span>, {0x2004e}, 0xfff0, 5, {0xffff0001}, <span class="stringliteral">&quot;Syllables Not Dispersed -- Count syllables not dispersed due to implicit stop bits. These consist of all of the non-architected stop bits (asymmetry, oversubscription, implicit). Dispersal takes a 6-syllable(3-syllable) hit for every implicit stop bits in bundle 0(1).&quot;</span>},</div>
<div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;<span class="preprocessor">#define PME_MONT_SYLL_NOT_DISPERSED_IMPL_OR_FE 598</span></div>
<div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;{ <span class="stringliteral">&quot;SYLL_NOT_DISPERSED_IMPL_OR_FE&quot;</span>, {0x6004e}, 0xfff0, 5, {0xffff0001}, <span class="stringliteral">&quot;Syllables Not Dispersed -- Count syllables not dispersed due to implicit stop bits or to front-end not providing valid bundles or providing valid illegal templates.&quot;</span>},</div>
<div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;<span class="preprocessor">#define PME_MONT_SYLL_NOT_DISPERSED_IMPL_OR_FE_OR_MLX 599</span></div>
<div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;{ <span class="stringliteral">&quot;SYLL_NOT_DISPERSED_IMPL_OR_FE_OR_MLX&quot;</span>, {0xe004e}, 0xfff0, 5, {0xffff0001}, <span class="stringliteral">&quot;Syllables Not Dispersed -- Count syllables not dispersed due to implicit stop bits or due to front-end not providing valid bundles or providing valid illegal templates or due to MLX bundle and resteers to non-0 syllable.&quot;</span>},</div>
<div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;<span class="preprocessor">#define PME_MONT_SYLL_NOT_DISPERSED_IMPL_OR_MLX 600</span></div>
<div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;{ <span class="stringliteral">&quot;SYLL_NOT_DISPERSED_IMPL_OR_MLX&quot;</span>, {0xa004e}, 0xfff0, 5, {0xffff0001}, <span class="stringliteral">&quot;Syllables Not Dispersed -- Count syllables not dispersed due to implicit stop bits or to MLX bundle and resteers to non-0 syllable.&quot;</span>},</div>
<div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;<span class="preprocessor">#define PME_MONT_SYLL_NOT_DISPERSED_MLX 601</span></div>
<div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;{ <span class="stringliteral">&quot;SYLL_NOT_DISPERSED_MLX&quot;</span>, {0x8004e}, 0xfff0, 5, {0xffff0001}, <span class="stringliteral">&quot;Syllables Not Dispersed -- Count syllables not dispersed due to MLX bundle and resteers to non-0 syllable. Dispersal takes a 1 syllable hit for each MLX bundle . Dispersal could take 0-2 syllable hit depending on which syllable we resteer to. Bundle 1 with front-end fault which is split, is counted here (0-2 syllable hit).&quot;</span>},</div>
<div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;<span class="preprocessor">#define PME_MONT_SYLL_OVERCOUNT_ALL 602</span></div>
<div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;{ <span class="stringliteral">&quot;SYLL_OVERCOUNT_ALL&quot;</span>, {0x3004f}, 0xfff0, 2, {0xffff0001}, <span class="stringliteral">&quot;Syllables Overcounted -- syllables overcounted in implicit &amp; explicit bucket&quot;</span>},</div>
<div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;<span class="preprocessor">#define PME_MONT_SYLL_OVERCOUNT_EXPL 603</span></div>
<div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;{ <span class="stringliteral">&quot;SYLL_OVERCOUNT_EXPL&quot;</span>, {0x1004f}, 0xfff0, 2, {0xffff0001}, <span class="stringliteral">&quot;Syllables Overcounted -- Only syllables overcounted in the explicit bucket&quot;</span>},</div>
<div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;<span class="preprocessor">#define PME_MONT_SYLL_OVERCOUNT_IMPL 604</span></div>
<div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;{ <span class="stringliteral">&quot;SYLL_OVERCOUNT_IMPL&quot;</span>, {0x2004f}, 0xfff0, 2, {0xffff0001}, <span class="stringliteral">&quot;Syllables Overcounted -- Only syllables overcounted in the implicit bucket&quot;</span>},</div>
<div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;<span class="preprocessor">#define PME_MONT_THREAD_SWITCH_CYCLE_ALL_GATED 605</span></div>
<div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;{ <span class="stringliteral">&quot;THREAD_SWITCH_CYCLE_ALL_GATED&quot;</span>, {0x6000e}, 0xfff0, 1, {0xffff0000}, <span class="stringliteral">&quot;Thread switch overhead cycles. -- Cycles TSs are gated due to any reason&quot;</span>},</div>
<div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;<span class="preprocessor">#define PME_MONT_THREAD_SWITCH_CYCLE_ANYSTALL 606</span></div>
<div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;{ <span class="stringliteral">&quot;THREAD_SWITCH_CYCLE_ANYSTALL&quot;</span>, {0x3000e}, 0xfff0, 1, {0xffff0000}, <span class="stringliteral">&quot;Thread switch overhead cycles. -- Cycles TSs are stalled due to any reason&quot;</span>},</div>
<div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;<span class="preprocessor">#define PME_MONT_THREAD_SWITCH_CYCLE_CRAB 607</span></div>
<div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;{ <span class="stringliteral">&quot;THREAD_SWITCH_CYCLE_CRAB&quot;</span>, {0x1000e}, 0xfff0, 1, {0xffff0000}, <span class="stringliteral">&quot;Thread switch overhead cycles. -- Cycles TSs are stalled due to CRAB operation&quot;</span>},</div>
<div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;<span class="preprocessor">#define PME_MONT_THREAD_SWITCH_CYCLE_L2D 608</span></div>
<div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;{ <span class="stringliteral">&quot;THREAD_SWITCH_CYCLE_L2D&quot;</span>, {0x2000e}, 0xfff0, 1, {0xffff0000}, <span class="stringliteral">&quot;Thread switch overhead cycles. -- Cycles TSs are stalled due to L2D return operation&quot;</span>},</div>
<div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;<span class="preprocessor">#define PME_MONT_THREAD_SWITCH_CYCLE_PCR 609</span></div>
<div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;{ <span class="stringliteral">&quot;THREAD_SWITCH_CYCLE_PCR&quot;</span>, {0x4000e}, 0xfff0, 1, {0xffff0000}, <span class="stringliteral">&quot;Thread switch overhead cycles. -- Cycles we run with PCR.sd set&quot;</span>},</div>
<div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;<span class="preprocessor">#define PME_MONT_THREAD_SWITCH_CYCLE_TOTAL 610</span></div>
<div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;{ <span class="stringliteral">&quot;THREAD_SWITCH_CYCLE_TOTAL&quot;</span>, {0x7000e}, 0xfff0, 1, {0xffff0000}, <span class="stringliteral">&quot;Thread switch overhead cycles. -- Total time from TS opportunity is seized to TS happens.&quot;</span>},</div>
<div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;<span class="preprocessor">#define PME_MONT_THREAD_SWITCH_EVENTS_ALL 611</span></div>
<div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;{ <span class="stringliteral">&quot;THREAD_SWITCH_EVENTS_ALL&quot;</span>, {0x7000c}, 0xfff0, 1, {0xffff0000}, <span class="stringliteral">&quot;Thread switch events. -- All taken TSs&quot;</span>},</div>
<div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;<span class="preprocessor">#define PME_MONT_THREAD_SWITCH_EVENTS_DBG 612</span></div>
<div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;{ <span class="stringliteral">&quot;THREAD_SWITCH_EVENTS_DBG&quot;</span>, {0x5000c}, 0xfff0, 1, {0xffff0000}, <span class="stringliteral">&quot;Thread switch events. -- TSs due to debug operations&quot;</span>},</div>
<div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;<span class="preprocessor">#define PME_MONT_THREAD_SWITCH_EVENTS_HINT 613</span></div>
<div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;{ <span class="stringliteral">&quot;THREAD_SWITCH_EVENTS_HINT&quot;</span>, {0x3000c}, 0xfff0, 1, {0xffff0000}, <span class="stringliteral">&quot;Thread switch events. -- TSs due to hint instruction&quot;</span>},</div>
<div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;<span class="preprocessor">#define PME_MONT_THREAD_SWITCH_EVENTS_L3MISS 614</span></div>
<div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;{ <span class="stringliteral">&quot;THREAD_SWITCH_EVENTS_L3MISS&quot;</span>, {0x1000c}, 0xfff0, 1, {0xffff0000}, <span class="stringliteral">&quot;Thread switch events. -- TSs due to L3 miss&quot;</span>},</div>
<div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;<span class="preprocessor">#define PME_MONT_THREAD_SWITCH_EVENTS_LP 615</span></div>
<div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;{ <span class="stringliteral">&quot;THREAD_SWITCH_EVENTS_LP&quot;</span>, {0x4000c}, 0xfff0, 1, {0xffff0000}, <span class="stringliteral">&quot;Thread switch events. -- TSs due to low power operation&quot;</span>},</div>
<div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;<span class="preprocessor">#define PME_MONT_THREAD_SWITCH_EVENTS_MISSED 616</span></div>
<div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;{ <span class="stringliteral">&quot;THREAD_SWITCH_EVENTS_MISSED&quot;</span>, {0xc}, 0xfff0, 1, {0xffff0000}, <span class="stringliteral">&quot;Thread switch events. -- TS opportunities missed&quot;</span>},</div>
<div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;<span class="preprocessor">#define PME_MONT_THREAD_SWITCH_EVENTS_TIMER 617</span></div>
<div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;{ <span class="stringliteral">&quot;THREAD_SWITCH_EVENTS_TIMER&quot;</span>, {0x2000c}, 0xfff0, 1, {0xffff0000}, <span class="stringliteral">&quot;Thread switch events. -- TSs due to time out&quot;</span>},</div>
<div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;<span class="preprocessor">#define PME_MONT_THREAD_SWITCH_GATED_ALL 618</span></div>
<div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;{ <span class="stringliteral">&quot;THREAD_SWITCH_GATED_ALL&quot;</span>, {0x7000d}, 0xfff0, 1, {0xffff0000}, <span class="stringliteral">&quot;Thread switches gated -- TSs gated for any reason&quot;</span>},</div>
<div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;<span class="preprocessor">#define PME_MONT_THREAD_SWITCH_GATED_FWDPRO 619</span></div>
<div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;{ <span class="stringliteral">&quot;THREAD_SWITCH_GATED_FWDPRO&quot;</span>, {0x5000d}, 0xfff0, 1, {0xffff0000}, <span class="stringliteral">&quot;Thread switches gated -- Gated due to forward progress reasons&quot;</span>},</div>
<div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;<span class="preprocessor">#define PME_MONT_THREAD_SWITCH_GATED_LP 620</span></div>
<div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;{ <span class="stringliteral">&quot;THREAD_SWITCH_GATED_LP&quot;</span>, {0x1000d}, 0xfff0, 1, {0xffff0000}, <span class="stringliteral">&quot;Thread switches gated -- TSs gated due to LP&quot;</span>},</div>
<div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;<span class="preprocessor">#define PME_MONT_THREAD_SWITCH_GATED_PIPE 621</span></div>
<div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;{ <span class="stringliteral">&quot;THREAD_SWITCH_GATED_PIPE&quot;</span>, {0x4000d}, 0xfff0, 1, {0xffff0000}, <span class="stringliteral">&quot;Thread switches gated -- Gated due to pipeline operations&quot;</span>},</div>
<div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;<span class="preprocessor">#define PME_MONT_THREAD_SWITCH_STALL_GTE_1024 622</span></div>
<div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;{ <span class="stringliteral">&quot;THREAD_SWITCH_STALL_GTE_1024&quot;</span>, {0x8000f}, 0xfff0, 1, {0xffff0000}, <span class="stringliteral">&quot;Thread switch stall -- Thread switch stall &gt;= 1024 cycles&quot;</span>},</div>
<div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;<span class="preprocessor">#define PME_MONT_THREAD_SWITCH_STALL_GTE_128 623</span></div>
<div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;{ <span class="stringliteral">&quot;THREAD_SWITCH_STALL_GTE_128&quot;</span>, {0x5000f}, 0xfff0, 1, {0xffff0000}, <span class="stringliteral">&quot;Thread switch stall -- Thread switch stall &gt;= 128 cycles&quot;</span>},</div>
<div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;<span class="preprocessor">#define PME_MONT_THREAD_SWITCH_STALL_GTE_16 624</span></div>
<div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;{ <span class="stringliteral">&quot;THREAD_SWITCH_STALL_GTE_16&quot;</span>, {0x2000f}, 0xfff0, 1, {0xffff0000}, <span class="stringliteral">&quot;Thread switch stall -- Thread switch stall &gt;= 16 cycles&quot;</span>},</div>
<div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;<span class="preprocessor">#define PME_MONT_THREAD_SWITCH_STALL_GTE_2048 625</span></div>
<div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;{ <span class="stringliteral">&quot;THREAD_SWITCH_STALL_GTE_2048&quot;</span>, {0x9000f}, 0xfff0, 1, {0xffff0000}, <span class="stringliteral">&quot;Thread switch stall -- Thread switch stall &gt;= 2048 cycles&quot;</span>},</div>
<div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;<span class="preprocessor">#define PME_MONT_THREAD_SWITCH_STALL_GTE_256 626</span></div>
<div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;{ <span class="stringliteral">&quot;THREAD_SWITCH_STALL_GTE_256&quot;</span>, {0x6000f}, 0xfff0, 1, {0xffff0000}, <span class="stringliteral">&quot;Thread switch stall -- Thread switch stall &gt;= 256 cycles&quot;</span>},</div>
<div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;<span class="preprocessor">#define PME_MONT_THREAD_SWITCH_STALL_GTE_32 627</span></div>
<div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160;{ <span class="stringliteral">&quot;THREAD_SWITCH_STALL_GTE_32&quot;</span>, {0x3000f}, 0xfff0, 1, {0xffff0000}, <span class="stringliteral">&quot;Thread switch stall -- Thread switch stall &gt;= 32 cycles&quot;</span>},</div>
<div class="line"><a name="l01288"></a><span class="lineno"> 1288</span>&#160;<span class="preprocessor">#define PME_MONT_THREAD_SWITCH_STALL_GTE_4 628</span></div>
<div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160;{ <span class="stringliteral">&quot;THREAD_SWITCH_STALL_GTE_4&quot;</span>, {0xf}, 0xfff0, 1, {0xffff0000}, <span class="stringliteral">&quot;Thread switch stall -- Thread switch stall &gt;= 4 cycles&quot;</span>},</div>
<div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160;<span class="preprocessor">#define PME_MONT_THREAD_SWITCH_STALL_GTE_4096 629</span></div>
<div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160;{ <span class="stringliteral">&quot;THREAD_SWITCH_STALL_GTE_4096&quot;</span>, {0xa000f}, 0xfff0, 1, {0xffff0000}, <span class="stringliteral">&quot;Thread switch stall -- Thread switch stall &gt;= 4096 cycles&quot;</span>},</div>
<div class="line"><a name="l01292"></a><span class="lineno"> 1292</span>&#160;<span class="preprocessor">#define PME_MONT_THREAD_SWITCH_STALL_GTE_512 630</span></div>
<div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160;{ <span class="stringliteral">&quot;THREAD_SWITCH_STALL_GTE_512&quot;</span>, {0x7000f}, 0xfff0, 1, {0xffff0000}, <span class="stringliteral">&quot;Thread switch stall -- Thread switch stall &gt;= 512 cycles&quot;</span>},</div>
<div class="line"><a name="l01294"></a><span class="lineno"> 1294</span>&#160;<span class="preprocessor">#define PME_MONT_THREAD_SWITCH_STALL_GTE_64 631</span></div>
<div class="line"><a name="l01295"></a><span class="lineno"> 1295</span>&#160;{ <span class="stringliteral">&quot;THREAD_SWITCH_STALL_GTE_64&quot;</span>, {0x4000f}, 0xfff0, 1, {0xffff0000}, <span class="stringliteral">&quot;Thread switch stall -- Thread switch stall &gt;= 64 cycles&quot;</span>},</div>
<div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160;<span class="preprocessor">#define PME_MONT_THREAD_SWITCH_STALL_GTE_8 632</span></div>
<div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160;{ <span class="stringliteral">&quot;THREAD_SWITCH_STALL_GTE_8&quot;</span>, {0x1000f}, 0xfff0, 1, {0xffff0000}, <span class="stringliteral">&quot;Thread switch stall -- Thread switch stall &gt;= 8 cycles&quot;</span>},</div>
<div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;<span class="preprocessor">#define PME_MONT_UC_LOADS_RETIRED 633</span></div>
<div class="line"><a name="l01299"></a><span class="lineno"> 1299</span>&#160;{ <span class="stringliteral">&quot;UC_LOADS_RETIRED&quot;</span>, {0xcf}, 0xfff0, 4, {0x5310007}, <span class="stringliteral">&quot;Retired Uncacheable Loads&quot;</span>},</div>
<div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;<span class="preprocessor">#define PME_MONT_UC_STORES_RETIRED 634</span></div>
<div class="line"><a name="l01301"></a><span class="lineno"> 1301</span>&#160;{ <span class="stringliteral">&quot;UC_STORES_RETIRED&quot;</span>, {0xd0}, 0xfff0, 2, {0x5410007}, <span class="stringliteral">&quot;Retired Uncacheable Stores&quot;</span>},</div>
<div class="line"><a name="l01302"></a><span class="lineno"> 1302</span>&#160;<span class="preprocessor">#define PME_MONT_IA64_INST_RETIRED 635</span></div>
<div class="line"><a name="l01303"></a><span class="lineno"> 1303</span>&#160;{ <span class="stringliteral">&quot;IA64_INST_RETIRED&quot;</span>, {0x8}, 0xfff0, 6, {0xffff0003}, <span class="stringliteral">&quot;Retired IA-64 Instructions -- Retired IA-64 Instructions -- Alias to IA64_INST_RETIRED_THIS&quot;</span>},</div>
<div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;<span class="preprocessor">#define PME_MONT_BRANCH_EVENT 636</span></div>
<div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;{ <span class="stringliteral">&quot;BRANCH_EVENT&quot;</span>, {0x111}, 0xfff0, 1, {0xffff0003}, <span class="stringliteral">&quot;Execution Trace Buffer Event Captured. Alias to ETB_EVENT&quot;</span>},</div>
<div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160;};</div>
<div class="line"><a name="l01307"></a><span class="lineno"><a class="line" href="montecito__events_8h.html#a27addc6431e895bd1082204dda723a78"> 1307</a></span>&#160;<span class="preprocessor">#define PME_MONT_EVENT_COUNT (sizeof(montecito_pe)/sizeof(pme_mont_entry_t))</span></div>
<div class="ttc" id="amontecito__events_8h_html_a11e8613d66a6881467a399de30c196d1"><div class="ttname"><a href="montecito__events_8h.html#a11e8613d66a6881467a399de30c196d1">montecito_pe</a></div><div class="ttdeci">static pme_mont_entry_t montecito_pe[]</div><div class="ttdef"><b>Definition:</b> <a href="montecito__events_8h_source.html#l00031">montecito_events.h:31</a></div></div>
<div class="ttc" id="astructpme__mont__entry__t_html"><div class="ttname"><a href="structpme__mont__entry__t.html">pme_mont_entry_t</a></div><div class="ttdef"><b>Definition:</b> <a href="pfmlib__montecito__priv_8h_source.html#l00089">pfmlib_montecito_priv.h:89</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Mar 5 2024 23:54:10 for Digital-SuperTwin by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1
</small></address>
</body>
</html>
