`include "B_ILKNF_defines.vh"

reg [`ILKNF_DATA_SZ-1:0] ATTR [0:`ILKNF_ADDR_N-1];
reg [`ILKNF__AXIS_WIDTH_SZ-1:0] AXIS_WIDTH_REG = AXIS_WIDTH;
reg [`ILKNF__C0_CTL_RX_AXIS_WIDTH_SZ-1:0] C0_CTL_RX_AXIS_WIDTH_REG = C0_CTL_RX_AXIS_WIDTH;
reg [`ILKNF__C0_CTL_RX_BURSTMAX_SZ-1:0] C0_CTL_RX_BURSTMAX_REG = C0_CTL_RX_BURSTMAX;
reg [`ILKNF__C0_CTL_RX_CHAN_EXT_SZ-1:0] C0_CTL_RX_CHAN_EXT_REG = C0_CTL_RX_CHAN_EXT;
reg [`ILKNF__C0_CTL_RX_FECFRAMELEN_MINUS1_SZ-1:0] C0_CTL_RX_FECFRAMELEN_MINUS1_REG = C0_CTL_RX_FECFRAMELEN_MINUS1;
reg [`ILKNF__C0_CTL_RX_FEC_VL_MARKER_ID0_SZ-1:0] C0_CTL_RX_FEC_VL_MARKER_ID0_REG = C0_CTL_RX_FEC_VL_MARKER_ID0;
reg [`ILKNF__C0_CTL_RX_FEC_VL_MARKER_ID4_SZ-1:0] C0_CTL_RX_FEC_VL_MARKER_ID4_REG = C0_CTL_RX_FEC_VL_MARKER_ID4;
reg [`ILKNF__C0_CTL_RX_FEC_VL_MARKER_ID5_SZ-1:0] C0_CTL_RX_FEC_VL_MARKER_ID5_REG = C0_CTL_RX_FEC_VL_MARKER_ID5;
reg [`ILKNF__C0_CTL_RX_FEC_VL_MARKER_ID6_SZ-1:0] C0_CTL_RX_FEC_VL_MARKER_ID6_REG = C0_CTL_RX_FEC_VL_MARKER_ID6;
reg [`ILKNF__C0_CTL_RX_FEC_VL_MARKER_ID7_SZ-1:0] C0_CTL_RX_FEC_VL_MARKER_ID7_REG = C0_CTL_RX_FEC_VL_MARKER_ID7;
reg [`ILKNF__C0_CTL_RX_GEARBOX_MODE_SZ-1:0] C0_CTL_RX_GEARBOX_MODE_REG = C0_CTL_RX_GEARBOX_MODE;
reg [`ILKNF__C0_CTL_RX_LAST_LANE_SZ-1:0] C0_CTL_RX_LAST_LANE_REG = C0_CTL_RX_LAST_LANE;
reg [`ILKNF__C0_CTL_RX_MFRAMELEN_MINUS1_SZ-1:0] C0_CTL_RX_MFRAMELEN_MINUS1_REG = C0_CTL_RX_MFRAMELEN_MINUS1;
reg [`ILKNF__C0_CTL_RX_PACKET_MODE_SZ:1] C0_CTL_RX_PACKET_MODE_REG = C0_CTL_RX_PACKET_MODE;
reg [`ILKNF__C0_CTL_RX_RATE_ADAPT_DEC_SZ-1:0] C0_CTL_RX_RATE_ADAPT_DEC_REG = C0_CTL_RX_RATE_ADAPT_DEC;
reg [`ILKNF__C0_CTL_RX_RATE_ADAPT_INC_SZ-1:0] C0_CTL_RX_RATE_ADAPT_INC_REG = C0_CTL_RX_RATE_ADAPT_INC;
reg [`ILKNF__C0_CTL_RX_SERDES_INTF_MODE_SZ-1:0] C0_CTL_RX_SERDES_INTF_MODE_REG = C0_CTL_RX_SERDES_INTF_MODE;
reg [`ILKNF__C0_CTL_TX_AXIS_WIDTH_SZ-1:0] C0_CTL_TX_AXIS_WIDTH_REG = C0_CTL_TX_AXIS_WIDTH;
reg [`ILKNF__C0_CTL_TX_BURSTMAX_SZ-1:0] C0_CTL_TX_BURSTMAX_REG = C0_CTL_TX_BURSTMAX;
reg [`ILKNF__C0_CTL_TX_BURSTSHORT_SZ-1:0] C0_CTL_TX_BURSTSHORT_REG = C0_CTL_TX_BURSTSHORT;
reg [`ILKNF__C0_CTL_TX_CHAN_EXT_SZ-1:0] C0_CTL_TX_CHAN_EXT_REG = C0_CTL_TX_CHAN_EXT;
reg [`ILKNF__C0_CTL_TX_DISABLE_SKIPWORD_SZ:1] C0_CTL_TX_DISABLE_SKIPWORD_REG = C0_CTL_TX_DISABLE_SKIPWORD;
reg [`ILKNF__C0_CTL_TX_FC_CALLEN_SZ-1:0] C0_CTL_TX_FC_CALLEN_REG = C0_CTL_TX_FC_CALLEN;
reg [`ILKNF__C0_CTL_TX_FECFRAMELEN_MINUS1_SZ-1:0] C0_CTL_TX_FECFRAMELEN_MINUS1_REG = C0_CTL_TX_FECFRAMELEN_MINUS1;
reg [`ILKNF__C0_CTL_TX_FEC_VL_MARKER_ID0_SZ-1:0] C0_CTL_TX_FEC_VL_MARKER_ID0_REG = C0_CTL_TX_FEC_VL_MARKER_ID0;
reg [`ILKNF__C0_CTL_TX_FEC_VL_MARKER_ID1_SZ-1:0] C0_CTL_TX_FEC_VL_MARKER_ID1_REG = C0_CTL_TX_FEC_VL_MARKER_ID1;
reg [`ILKNF__C0_CTL_TX_FEC_VL_MARKER_ID10_SZ-1:0] C0_CTL_TX_FEC_VL_MARKER_ID10_REG = C0_CTL_TX_FEC_VL_MARKER_ID10;
reg [`ILKNF__C0_CTL_TX_FEC_VL_MARKER_ID11_SZ-1:0] C0_CTL_TX_FEC_VL_MARKER_ID11_REG = C0_CTL_TX_FEC_VL_MARKER_ID11;
reg [`ILKNF__C0_CTL_TX_FEC_VL_MARKER_ID12_SZ-1:0] C0_CTL_TX_FEC_VL_MARKER_ID12_REG = C0_CTL_TX_FEC_VL_MARKER_ID12;
reg [`ILKNF__C0_CTL_TX_FEC_VL_MARKER_ID13_SZ-1:0] C0_CTL_TX_FEC_VL_MARKER_ID13_REG = C0_CTL_TX_FEC_VL_MARKER_ID13;
reg [`ILKNF__C0_CTL_TX_FEC_VL_MARKER_ID14_SZ-1:0] C0_CTL_TX_FEC_VL_MARKER_ID14_REG = C0_CTL_TX_FEC_VL_MARKER_ID14;
reg [`ILKNF__C0_CTL_TX_FEC_VL_MARKER_ID15_SZ-1:0] C0_CTL_TX_FEC_VL_MARKER_ID15_REG = C0_CTL_TX_FEC_VL_MARKER_ID15;
reg [`ILKNF__C0_CTL_TX_FEC_VL_MARKER_ID16_SZ-1:0] C0_CTL_TX_FEC_VL_MARKER_ID16_REG = C0_CTL_TX_FEC_VL_MARKER_ID16;
reg [`ILKNF__C0_CTL_TX_FEC_VL_MARKER_ID17_SZ-1:0] C0_CTL_TX_FEC_VL_MARKER_ID17_REG = C0_CTL_TX_FEC_VL_MARKER_ID17;
reg [`ILKNF__C0_CTL_TX_FEC_VL_MARKER_ID18_SZ-1:0] C0_CTL_TX_FEC_VL_MARKER_ID18_REG = C0_CTL_TX_FEC_VL_MARKER_ID18;
reg [`ILKNF__C0_CTL_TX_FEC_VL_MARKER_ID19_SZ-1:0] C0_CTL_TX_FEC_VL_MARKER_ID19_REG = C0_CTL_TX_FEC_VL_MARKER_ID19;
reg [`ILKNF__C0_CTL_TX_FEC_VL_MARKER_ID2_SZ-1:0] C0_CTL_TX_FEC_VL_MARKER_ID2_REG = C0_CTL_TX_FEC_VL_MARKER_ID2;
reg [`ILKNF__C0_CTL_TX_FEC_VL_MARKER_ID3_SZ-1:0] C0_CTL_TX_FEC_VL_MARKER_ID3_REG = C0_CTL_TX_FEC_VL_MARKER_ID3;
reg [`ILKNF__C0_CTL_TX_FEC_VL_MARKER_ID4_SZ-1:0] C0_CTL_TX_FEC_VL_MARKER_ID4_REG = C0_CTL_TX_FEC_VL_MARKER_ID4;
reg [`ILKNF__C0_CTL_TX_FEC_VL_MARKER_ID5_SZ-1:0] C0_CTL_TX_FEC_VL_MARKER_ID5_REG = C0_CTL_TX_FEC_VL_MARKER_ID5;
reg [`ILKNF__C0_CTL_TX_FEC_VL_MARKER_ID6_SZ-1:0] C0_CTL_TX_FEC_VL_MARKER_ID6_REG = C0_CTL_TX_FEC_VL_MARKER_ID6;
reg [`ILKNF__C0_CTL_TX_FEC_VL_MARKER_ID7_SZ-1:0] C0_CTL_TX_FEC_VL_MARKER_ID7_REG = C0_CTL_TX_FEC_VL_MARKER_ID7;
reg [`ILKNF__C0_CTL_TX_FEC_VL_MARKER_ID8_SZ-1:0] C0_CTL_TX_FEC_VL_MARKER_ID8_REG = C0_CTL_TX_FEC_VL_MARKER_ID8;
reg [`ILKNF__C0_CTL_TX_FEC_VL_MARKER_ID9_SZ-1:0] C0_CTL_TX_FEC_VL_MARKER_ID9_REG = C0_CTL_TX_FEC_VL_MARKER_ID9;
reg [`ILKNF__C0_CTL_TX_GEARBOX_MODE_SZ-1:0] C0_CTL_TX_GEARBOX_MODE_REG = C0_CTL_TX_GEARBOX_MODE;
reg [`ILKNF__C0_CTL_TX_LAST_LANE_SZ-1:0] C0_CTL_TX_LAST_LANE_REG = C0_CTL_TX_LAST_LANE;
reg [`ILKNF__C0_CTL_TX_MFRAMELEN_MINUS1_SZ-1:0] C0_CTL_TX_MFRAMELEN_MINUS1_REG = C0_CTL_TX_MFRAMELEN_MINUS1;
reg [`ILKNF__C0_CTL_TX_RDYOUT_THRESH_SZ-1:0] C0_CTL_TX_RDYOUT_THRESH_REG = C0_CTL_TX_RDYOUT_THRESH;
reg [`ILKNF__C0_CTL_TX_RLIM_DELTA_SZ-1:0] C0_CTL_TX_RLIM_DELTA_REG = C0_CTL_TX_RLIM_DELTA;
reg [`ILKNF__C0_CTL_TX_RLIM_ENABLE_SZ:1] C0_CTL_TX_RLIM_ENABLE_REG = C0_CTL_TX_RLIM_ENABLE;
reg [`ILKNF__C0_CTL_TX_RLIM_MAX_SZ-1:0] C0_CTL_TX_RLIM_MAX_REG = C0_CTL_TX_RLIM_MAX;
reg [`ILKNF__C0_CTL_TX_SERDES_INTF_MODE_SZ-1:0] C0_CTL_TX_SERDES_INTF_MODE_REG = C0_CTL_TX_SERDES_INTF_MODE;
reg [`ILKNF__CORE_MODE_SZ:1] CORE_MODE_REG = CORE_MODE;
reg [`ILKNF__CTL_CORE_MODE_SZ-1:0] CTL_CORE_MODE_REG = CTL_CORE_MODE;
reg [`ILKNF__CTL_REVISION_SZ-1:0] CTL_REVISION_REG = CTL_REVISION;
reg [`ILKNF__CTL_RSVD2_IN_SZ-1:0] CTL_RSVD2_IN_REG = CTL_RSVD2_IN;
reg CTL_RX_AXI_SHUTDOWN_GATE_REG = CTL_RX_AXI_SHUTDOWN_GATE;
reg CTL_RX_CORE_SHUTDOWN_GATE_REG = CTL_RX_CORE_SHUTDOWN_GATE;
reg [`ILKNF__CTL_RX_DEBUG_SELECT_SZ-1:0] CTL_RX_DEBUG_SELECT_REG = CTL_RX_DEBUG_SELECT;
reg [`ILKNF__CTL_RX_FEC0_SLICE0_MODE_SZ-1:0] CTL_RX_FEC0_SLICE0_MODE_REG = CTL_RX_FEC0_SLICE0_MODE;
reg [`ILKNF__CTL_RX_FEC0_SLICE1_MODE_SZ-1:0] CTL_RX_FEC0_SLICE1_MODE_REG = CTL_RX_FEC0_SLICE1_MODE;
reg [`ILKNF__CTL_RX_FEC1_SLICE0_MODE_SZ-1:0] CTL_RX_FEC1_SLICE0_MODE_REG = CTL_RX_FEC1_SLICE0_MODE;
reg [`ILKNF__CTL_RX_FEC1_SLICE1_MODE_SZ-1:0] CTL_RX_FEC1_SLICE1_MODE_REG = CTL_RX_FEC1_SLICE1_MODE;
reg [`ILKNF__CTL_RX_FEC2_SLICE0_MODE_SZ-1:0] CTL_RX_FEC2_SLICE0_MODE_REG = CTL_RX_FEC2_SLICE0_MODE;
reg [`ILKNF__CTL_RX_FEC2_SLICE1_MODE_SZ-1:0] CTL_RX_FEC2_SLICE1_MODE_REG = CTL_RX_FEC2_SLICE1_MODE;
reg [`ILKNF__CTL_RX_FEC3_SLICE0_MODE_SZ-1:0] CTL_RX_FEC3_SLICE0_MODE_REG = CTL_RX_FEC3_SLICE0_MODE;
reg [`ILKNF__CTL_RX_FEC3_SLICE1_MODE_SZ-1:0] CTL_RX_FEC3_SLICE1_MODE_REG = CTL_RX_FEC3_SLICE1_MODE;
reg [`ILKNF__CTL_RX_FEC4_SLICE0_MODE_SZ-1:0] CTL_RX_FEC4_SLICE0_MODE_REG = CTL_RX_FEC4_SLICE0_MODE;
reg [`ILKNF__CTL_RX_FEC4_SLICE1_MODE_SZ-1:0] CTL_RX_FEC4_SLICE1_MODE_REG = CTL_RX_FEC4_SLICE1_MODE;
reg [`ILKNF__CTL_RX_FEC5_SLICE0_MODE_SZ-1:0] CTL_RX_FEC5_SLICE0_MODE_REG = CTL_RX_FEC5_SLICE0_MODE;
reg [`ILKNF__CTL_RX_FEC5_SLICE1_MODE_SZ-1:0] CTL_RX_FEC5_SLICE1_MODE_REG = CTL_RX_FEC5_SLICE1_MODE;
reg [`ILKNF__CTL_RX_FEC_ONLY_ENABLE_SZ-1:0] CTL_RX_FEC_ONLY_ENABLE_REG = CTL_RX_FEC_ONLY_ENABLE;
reg [`ILKNF__CTL_RX_LANE_SHUTDOWN_GATE_SZ-1:0] CTL_RX_LANE_SHUTDOWN_GATE_REG = CTL_RX_LANE_SHUTDOWN_GATE;
reg CTL_TX_AXI_SHUTDOWN_GATE_REG = CTL_TX_AXI_SHUTDOWN_GATE;
reg CTL_TX_CORE_SHUTDOWN_GATE_REG = CTL_TX_CORE_SHUTDOWN_GATE;
reg [`ILKNF__CTL_TX_DEBUG_SELECT_SZ-1:0] CTL_TX_DEBUG_SELECT_REG = CTL_TX_DEBUG_SELECT;
reg [`ILKNF__CTL_TX_FEC0_SLICE0_MODE_SZ-1:0] CTL_TX_FEC0_SLICE0_MODE_REG = CTL_TX_FEC0_SLICE0_MODE;
reg [`ILKNF__CTL_TX_FEC0_SLICE1_MODE_SZ-1:0] CTL_TX_FEC0_SLICE1_MODE_REG = CTL_TX_FEC0_SLICE1_MODE;
reg [`ILKNF__CTL_TX_FEC1_SLICE0_MODE_SZ-1:0] CTL_TX_FEC1_SLICE0_MODE_REG = CTL_TX_FEC1_SLICE0_MODE;
reg [`ILKNF__CTL_TX_FEC1_SLICE1_MODE_SZ-1:0] CTL_TX_FEC1_SLICE1_MODE_REG = CTL_TX_FEC1_SLICE1_MODE;
reg [`ILKNF__CTL_TX_FEC2_SLICE0_MODE_SZ-1:0] CTL_TX_FEC2_SLICE0_MODE_REG = CTL_TX_FEC2_SLICE0_MODE;
reg [`ILKNF__CTL_TX_FEC2_SLICE1_MODE_SZ-1:0] CTL_TX_FEC2_SLICE1_MODE_REG = CTL_TX_FEC2_SLICE1_MODE;
reg [`ILKNF__CTL_TX_FEC3_SLICE0_MODE_SZ-1:0] CTL_TX_FEC3_SLICE0_MODE_REG = CTL_TX_FEC3_SLICE0_MODE;
reg [`ILKNF__CTL_TX_FEC3_SLICE1_MODE_SZ-1:0] CTL_TX_FEC3_SLICE1_MODE_REG = CTL_TX_FEC3_SLICE1_MODE;
reg [`ILKNF__CTL_TX_FEC4_SLICE0_MODE_SZ-1:0] CTL_TX_FEC4_SLICE0_MODE_REG = CTL_TX_FEC4_SLICE0_MODE;
reg [`ILKNF__CTL_TX_FEC4_SLICE1_MODE_SZ-1:0] CTL_TX_FEC4_SLICE1_MODE_REG = CTL_TX_FEC4_SLICE1_MODE;
reg [`ILKNF__CTL_TX_FEC5_SLICE0_MODE_SZ-1:0] CTL_TX_FEC5_SLICE0_MODE_REG = CTL_TX_FEC5_SLICE0_MODE;
reg [`ILKNF__CTL_TX_FEC5_SLICE1_MODE_SZ-1:0] CTL_TX_FEC5_SLICE1_MODE_REG = CTL_TX_FEC5_SLICE1_MODE;
reg [`ILKNF__CTL_TX_FEC_ONLY_ENABLE_SZ-1:0] CTL_TX_FEC_ONLY_ENABLE_REG = CTL_TX_FEC_ONLY_ENABLE;
reg [`ILKNF__CTL_TX_LANE_SHUTDOWN_GATE_SZ-1:0] CTL_TX_LANE_SHUTDOWN_GATE_REG = CTL_TX_LANE_SHUTDOWN_GATE;
reg [`ILKNF__FEC_SZ:1] FEC_REG = FEC;
reg [`ILKNF__FEC_FOR_ILKN_LANES_SZ:1] FEC_FOR_ILKN_LANES_REG = FEC_FOR_ILKN_LANES;
reg [`ILKNF__FEC_ONLY_ENABLE_SZ:1] FEC_ONLY_ENABLE_REG = FEC_ONLY_ENABLE;
real FEC_ONLY_MULT_FACTOR_REG = FEC_ONLY_MULT_FACTOR;
reg [`ILKNF__GEARBOX_MODE_SZ:1] GEARBOX_MODE_REG = GEARBOX_MODE;
real ILKN_LANE_SERIAL_RATE_REG = ILKN_LANE_SERIAL_RATE;
reg [`ILKNF__ILKN_MODE_SZ:1] ILKN_MODE_REG = ILKN_MODE;
reg [`ILKNF__LANE_CONNECTIVITY_SZ:1] LANE_CONNECTIVITY_REG = LANE_CONNECTIVITY;
reg [`ILKNF__MEM_CTRL_SZ-1:0] MEM_CTRL_REG = MEM_CTRL;
reg [`ILKNF__NUM_100G_FEC_NOILKN_PORTS_SZ-1:0] NUM_100G_FEC_NOILKN_PORTS_REG = NUM_100G_FEC_NOILKN_PORTS;
reg [`ILKNF__NUM_50G_FEC_NOILKN_PORTS_SZ-1:0] NUM_50G_FEC_NOILKN_PORTS_REG = NUM_50G_FEC_NOILKN_PORTS;
reg [`ILKNF__NUM_ILKN_SERDES_LANES_SZ-1:0] NUM_ILKN_SERDES_LANES_REG = NUM_ILKN_SERDES_LANES;
reg [`ILKNF__SIM_VERSION_SZ-1:0] SIM_VERSION_REG = SIM_VERSION;

initial begin
  ATTR[`ILKNF__AXIS_WIDTH] = AXIS_WIDTH;
  ATTR[`ILKNF__C0_CTL_RX_AXIS_WIDTH] = C0_CTL_RX_AXIS_WIDTH;
  ATTR[`ILKNF__C0_CTL_RX_BURSTMAX] = C0_CTL_RX_BURSTMAX;
  ATTR[`ILKNF__C0_CTL_RX_CHAN_EXT] = C0_CTL_RX_CHAN_EXT;
  ATTR[`ILKNF__C0_CTL_RX_FECFRAMELEN_MINUS1] = C0_CTL_RX_FECFRAMELEN_MINUS1;
  ATTR[`ILKNF__C0_CTL_RX_FEC_VL_MARKER_ID0] = C0_CTL_RX_FEC_VL_MARKER_ID0;
  ATTR[`ILKNF__C0_CTL_RX_FEC_VL_MARKER_ID4] = C0_CTL_RX_FEC_VL_MARKER_ID4;
  ATTR[`ILKNF__C0_CTL_RX_FEC_VL_MARKER_ID5] = C0_CTL_RX_FEC_VL_MARKER_ID5;
  ATTR[`ILKNF__C0_CTL_RX_FEC_VL_MARKER_ID6] = C0_CTL_RX_FEC_VL_MARKER_ID6;
  ATTR[`ILKNF__C0_CTL_RX_FEC_VL_MARKER_ID7] = C0_CTL_RX_FEC_VL_MARKER_ID7;
  ATTR[`ILKNF__C0_CTL_RX_GEARBOX_MODE] = C0_CTL_RX_GEARBOX_MODE;
  ATTR[`ILKNF__C0_CTL_RX_LAST_LANE] = C0_CTL_RX_LAST_LANE;
  ATTR[`ILKNF__C0_CTL_RX_MFRAMELEN_MINUS1] = C0_CTL_RX_MFRAMELEN_MINUS1;
  ATTR[`ILKNF__C0_CTL_RX_PACKET_MODE] = C0_CTL_RX_PACKET_MODE;
  ATTR[`ILKNF__C0_CTL_RX_RATE_ADAPT_DEC] = C0_CTL_RX_RATE_ADAPT_DEC;
  ATTR[`ILKNF__C0_CTL_RX_RATE_ADAPT_INC] = C0_CTL_RX_RATE_ADAPT_INC;
  ATTR[`ILKNF__C0_CTL_RX_SERDES_INTF_MODE] = C0_CTL_RX_SERDES_INTF_MODE;
  ATTR[`ILKNF__C0_CTL_TX_AXIS_WIDTH] = C0_CTL_TX_AXIS_WIDTH;
  ATTR[`ILKNF__C0_CTL_TX_BURSTMAX] = C0_CTL_TX_BURSTMAX;
  ATTR[`ILKNF__C0_CTL_TX_BURSTSHORT] = C0_CTL_TX_BURSTSHORT;
  ATTR[`ILKNF__C0_CTL_TX_CHAN_EXT] = C0_CTL_TX_CHAN_EXT;
  ATTR[`ILKNF__C0_CTL_TX_DISABLE_SKIPWORD] = C0_CTL_TX_DISABLE_SKIPWORD;
  ATTR[`ILKNF__C0_CTL_TX_FC_CALLEN] = C0_CTL_TX_FC_CALLEN;
  ATTR[`ILKNF__C0_CTL_TX_FECFRAMELEN_MINUS1] = C0_CTL_TX_FECFRAMELEN_MINUS1;
  ATTR[`ILKNF__C0_CTL_TX_FEC_VL_MARKER_ID0] = C0_CTL_TX_FEC_VL_MARKER_ID0;
  ATTR[`ILKNF__C0_CTL_TX_FEC_VL_MARKER_ID10] = C0_CTL_TX_FEC_VL_MARKER_ID10;
  ATTR[`ILKNF__C0_CTL_TX_FEC_VL_MARKER_ID11] = C0_CTL_TX_FEC_VL_MARKER_ID11;
  ATTR[`ILKNF__C0_CTL_TX_FEC_VL_MARKER_ID12] = C0_CTL_TX_FEC_VL_MARKER_ID12;
  ATTR[`ILKNF__C0_CTL_TX_FEC_VL_MARKER_ID13] = C0_CTL_TX_FEC_VL_MARKER_ID13;
  ATTR[`ILKNF__C0_CTL_TX_FEC_VL_MARKER_ID14] = C0_CTL_TX_FEC_VL_MARKER_ID14;
  ATTR[`ILKNF__C0_CTL_TX_FEC_VL_MARKER_ID15] = C0_CTL_TX_FEC_VL_MARKER_ID15;
  ATTR[`ILKNF__C0_CTL_TX_FEC_VL_MARKER_ID16] = C0_CTL_TX_FEC_VL_MARKER_ID16;
  ATTR[`ILKNF__C0_CTL_TX_FEC_VL_MARKER_ID17] = C0_CTL_TX_FEC_VL_MARKER_ID17;
  ATTR[`ILKNF__C0_CTL_TX_FEC_VL_MARKER_ID18] = C0_CTL_TX_FEC_VL_MARKER_ID18;
  ATTR[`ILKNF__C0_CTL_TX_FEC_VL_MARKER_ID19] = C0_CTL_TX_FEC_VL_MARKER_ID19;
  ATTR[`ILKNF__C0_CTL_TX_FEC_VL_MARKER_ID1] = C0_CTL_TX_FEC_VL_MARKER_ID1;
  ATTR[`ILKNF__C0_CTL_TX_FEC_VL_MARKER_ID2] = C0_CTL_TX_FEC_VL_MARKER_ID2;
  ATTR[`ILKNF__C0_CTL_TX_FEC_VL_MARKER_ID3] = C0_CTL_TX_FEC_VL_MARKER_ID3;
  ATTR[`ILKNF__C0_CTL_TX_FEC_VL_MARKER_ID4] = C0_CTL_TX_FEC_VL_MARKER_ID4;
  ATTR[`ILKNF__C0_CTL_TX_FEC_VL_MARKER_ID5] = C0_CTL_TX_FEC_VL_MARKER_ID5;
  ATTR[`ILKNF__C0_CTL_TX_FEC_VL_MARKER_ID6] = C0_CTL_TX_FEC_VL_MARKER_ID6;
  ATTR[`ILKNF__C0_CTL_TX_FEC_VL_MARKER_ID7] = C0_CTL_TX_FEC_VL_MARKER_ID7;
  ATTR[`ILKNF__C0_CTL_TX_FEC_VL_MARKER_ID8] = C0_CTL_TX_FEC_VL_MARKER_ID8;
  ATTR[`ILKNF__C0_CTL_TX_FEC_VL_MARKER_ID9] = C0_CTL_TX_FEC_VL_MARKER_ID9;
  ATTR[`ILKNF__C0_CTL_TX_GEARBOX_MODE] = C0_CTL_TX_GEARBOX_MODE;
  ATTR[`ILKNF__C0_CTL_TX_LAST_LANE] = C0_CTL_TX_LAST_LANE;
  ATTR[`ILKNF__C0_CTL_TX_MFRAMELEN_MINUS1] = C0_CTL_TX_MFRAMELEN_MINUS1;
  ATTR[`ILKNF__C0_CTL_TX_RDYOUT_THRESH] = C0_CTL_TX_RDYOUT_THRESH;
  ATTR[`ILKNF__C0_CTL_TX_RLIM_DELTA] = C0_CTL_TX_RLIM_DELTA;
  ATTR[`ILKNF__C0_CTL_TX_RLIM_ENABLE] = C0_CTL_TX_RLIM_ENABLE;
  ATTR[`ILKNF__C0_CTL_TX_RLIM_MAX] = C0_CTL_TX_RLIM_MAX;
  ATTR[`ILKNF__C0_CTL_TX_SERDES_INTF_MODE] = C0_CTL_TX_SERDES_INTF_MODE;
  ATTR[`ILKNF__CORE_MODE] = CORE_MODE;
  ATTR[`ILKNF__CTL_CORE_MODE] = CTL_CORE_MODE;
  ATTR[`ILKNF__CTL_REVISION] = CTL_REVISION;
  ATTR[`ILKNF__CTL_RSVD2_IN] = CTL_RSVD2_IN;
  ATTR[`ILKNF__CTL_RX_AXI_SHUTDOWN_GATE] = CTL_RX_AXI_SHUTDOWN_GATE;
  ATTR[`ILKNF__CTL_RX_CORE_SHUTDOWN_GATE] = CTL_RX_CORE_SHUTDOWN_GATE;
  ATTR[`ILKNF__CTL_RX_DEBUG_SELECT] = CTL_RX_DEBUG_SELECT;
  ATTR[`ILKNF__CTL_RX_FEC0_SLICE0_MODE] = CTL_RX_FEC0_SLICE0_MODE;
  ATTR[`ILKNF__CTL_RX_FEC0_SLICE1_MODE] = CTL_RX_FEC0_SLICE1_MODE;
  ATTR[`ILKNF__CTL_RX_FEC1_SLICE0_MODE] = CTL_RX_FEC1_SLICE0_MODE;
  ATTR[`ILKNF__CTL_RX_FEC1_SLICE1_MODE] = CTL_RX_FEC1_SLICE1_MODE;
  ATTR[`ILKNF__CTL_RX_FEC2_SLICE0_MODE] = CTL_RX_FEC2_SLICE0_MODE;
  ATTR[`ILKNF__CTL_RX_FEC2_SLICE1_MODE] = CTL_RX_FEC2_SLICE1_MODE;
  ATTR[`ILKNF__CTL_RX_FEC3_SLICE0_MODE] = CTL_RX_FEC3_SLICE0_MODE;
  ATTR[`ILKNF__CTL_RX_FEC3_SLICE1_MODE] = CTL_RX_FEC3_SLICE1_MODE;
  ATTR[`ILKNF__CTL_RX_FEC4_SLICE0_MODE] = CTL_RX_FEC4_SLICE0_MODE;
  ATTR[`ILKNF__CTL_RX_FEC4_SLICE1_MODE] = CTL_RX_FEC4_SLICE1_MODE;
  ATTR[`ILKNF__CTL_RX_FEC5_SLICE0_MODE] = CTL_RX_FEC5_SLICE0_MODE;
  ATTR[`ILKNF__CTL_RX_FEC5_SLICE1_MODE] = CTL_RX_FEC5_SLICE1_MODE;
  ATTR[`ILKNF__CTL_RX_FEC_ONLY_ENABLE] = CTL_RX_FEC_ONLY_ENABLE;
  ATTR[`ILKNF__CTL_RX_LANE_SHUTDOWN_GATE] = CTL_RX_LANE_SHUTDOWN_GATE;
  ATTR[`ILKNF__CTL_TX_AXI_SHUTDOWN_GATE] = CTL_TX_AXI_SHUTDOWN_GATE;
  ATTR[`ILKNF__CTL_TX_CORE_SHUTDOWN_GATE] = CTL_TX_CORE_SHUTDOWN_GATE;
  ATTR[`ILKNF__CTL_TX_DEBUG_SELECT] = CTL_TX_DEBUG_SELECT;
  ATTR[`ILKNF__CTL_TX_FEC0_SLICE0_MODE] = CTL_TX_FEC0_SLICE0_MODE;
  ATTR[`ILKNF__CTL_TX_FEC0_SLICE1_MODE] = CTL_TX_FEC0_SLICE1_MODE;
  ATTR[`ILKNF__CTL_TX_FEC1_SLICE0_MODE] = CTL_TX_FEC1_SLICE0_MODE;
  ATTR[`ILKNF__CTL_TX_FEC1_SLICE1_MODE] = CTL_TX_FEC1_SLICE1_MODE;
  ATTR[`ILKNF__CTL_TX_FEC2_SLICE0_MODE] = CTL_TX_FEC2_SLICE0_MODE;
  ATTR[`ILKNF__CTL_TX_FEC2_SLICE1_MODE] = CTL_TX_FEC2_SLICE1_MODE;
  ATTR[`ILKNF__CTL_TX_FEC3_SLICE0_MODE] = CTL_TX_FEC3_SLICE0_MODE;
  ATTR[`ILKNF__CTL_TX_FEC3_SLICE1_MODE] = CTL_TX_FEC3_SLICE1_MODE;
  ATTR[`ILKNF__CTL_TX_FEC4_SLICE0_MODE] = CTL_TX_FEC4_SLICE0_MODE;
  ATTR[`ILKNF__CTL_TX_FEC4_SLICE1_MODE] = CTL_TX_FEC4_SLICE1_MODE;
  ATTR[`ILKNF__CTL_TX_FEC5_SLICE0_MODE] = CTL_TX_FEC5_SLICE0_MODE;
  ATTR[`ILKNF__CTL_TX_FEC5_SLICE1_MODE] = CTL_TX_FEC5_SLICE1_MODE;
  ATTR[`ILKNF__CTL_TX_FEC_ONLY_ENABLE] = CTL_TX_FEC_ONLY_ENABLE;
  ATTR[`ILKNF__CTL_TX_LANE_SHUTDOWN_GATE] = CTL_TX_LANE_SHUTDOWN_GATE;
  ATTR[`ILKNF__FEC] = FEC;
  ATTR[`ILKNF__FEC_FOR_ILKN_LANES] = FEC_FOR_ILKN_LANES;
  ATTR[`ILKNF__FEC_ONLY_ENABLE] = FEC_ONLY_ENABLE;
  ATTR[`ILKNF__FEC_ONLY_MULT_FACTOR] = $realtobits(FEC_ONLY_MULT_FACTOR);
  ATTR[`ILKNF__GEARBOX_MODE] = GEARBOX_MODE;
  ATTR[`ILKNF__ILKN_LANE_SERIAL_RATE] = $realtobits(ILKN_LANE_SERIAL_RATE);
  ATTR[`ILKNF__ILKN_MODE] = ILKN_MODE;
  ATTR[`ILKNF__LANE_CONNECTIVITY] = LANE_CONNECTIVITY;
  ATTR[`ILKNF__MEM_CTRL] = MEM_CTRL;
  ATTR[`ILKNF__NUM_100G_FEC_NOILKN_PORTS] = NUM_100G_FEC_NOILKN_PORTS;
  ATTR[`ILKNF__NUM_50G_FEC_NOILKN_PORTS] = NUM_50G_FEC_NOILKN_PORTS;
  ATTR[`ILKNF__NUM_ILKN_SERDES_LANES] = NUM_ILKN_SERDES_LANES;
  ATTR[`ILKNF__SIM_VERSION] = SIM_VERSION;
end

always @(trig_attr) begin
  AXIS_WIDTH_REG = ATTR[`ILKNF__AXIS_WIDTH];
  C0_CTL_RX_AXIS_WIDTH_REG = ATTR[`ILKNF__C0_CTL_RX_AXIS_WIDTH];
  C0_CTL_RX_BURSTMAX_REG = ATTR[`ILKNF__C0_CTL_RX_BURSTMAX];
  C0_CTL_RX_CHAN_EXT_REG = ATTR[`ILKNF__C0_CTL_RX_CHAN_EXT];
  C0_CTL_RX_FECFRAMELEN_MINUS1_REG = ATTR[`ILKNF__C0_CTL_RX_FECFRAMELEN_MINUS1];
  C0_CTL_RX_FEC_VL_MARKER_ID0_REG = ATTR[`ILKNF__C0_CTL_RX_FEC_VL_MARKER_ID0];
  C0_CTL_RX_FEC_VL_MARKER_ID4_REG = ATTR[`ILKNF__C0_CTL_RX_FEC_VL_MARKER_ID4];
  C0_CTL_RX_FEC_VL_MARKER_ID5_REG = ATTR[`ILKNF__C0_CTL_RX_FEC_VL_MARKER_ID5];
  C0_CTL_RX_FEC_VL_MARKER_ID6_REG = ATTR[`ILKNF__C0_CTL_RX_FEC_VL_MARKER_ID6];
  C0_CTL_RX_FEC_VL_MARKER_ID7_REG = ATTR[`ILKNF__C0_CTL_RX_FEC_VL_MARKER_ID7];
  C0_CTL_RX_GEARBOX_MODE_REG = ATTR[`ILKNF__C0_CTL_RX_GEARBOX_MODE];
  C0_CTL_RX_LAST_LANE_REG = ATTR[`ILKNF__C0_CTL_RX_LAST_LANE];
  C0_CTL_RX_MFRAMELEN_MINUS1_REG = ATTR[`ILKNF__C0_CTL_RX_MFRAMELEN_MINUS1];
  C0_CTL_RX_PACKET_MODE_REG = ATTR[`ILKNF__C0_CTL_RX_PACKET_MODE];
  C0_CTL_RX_RATE_ADAPT_DEC_REG = ATTR[`ILKNF__C0_CTL_RX_RATE_ADAPT_DEC];
  C0_CTL_RX_RATE_ADAPT_INC_REG = ATTR[`ILKNF__C0_CTL_RX_RATE_ADAPT_INC];
  C0_CTL_RX_SERDES_INTF_MODE_REG = ATTR[`ILKNF__C0_CTL_RX_SERDES_INTF_MODE];
  C0_CTL_TX_AXIS_WIDTH_REG = ATTR[`ILKNF__C0_CTL_TX_AXIS_WIDTH];
  C0_CTL_TX_BURSTMAX_REG = ATTR[`ILKNF__C0_CTL_TX_BURSTMAX];
  C0_CTL_TX_BURSTSHORT_REG = ATTR[`ILKNF__C0_CTL_TX_BURSTSHORT];
  C0_CTL_TX_CHAN_EXT_REG = ATTR[`ILKNF__C0_CTL_TX_CHAN_EXT];
  C0_CTL_TX_DISABLE_SKIPWORD_REG = ATTR[`ILKNF__C0_CTL_TX_DISABLE_SKIPWORD];
  C0_CTL_TX_FC_CALLEN_REG = ATTR[`ILKNF__C0_CTL_TX_FC_CALLEN];
  C0_CTL_TX_FECFRAMELEN_MINUS1_REG = ATTR[`ILKNF__C0_CTL_TX_FECFRAMELEN_MINUS1];
  C0_CTL_TX_FEC_VL_MARKER_ID0_REG = ATTR[`ILKNF__C0_CTL_TX_FEC_VL_MARKER_ID0];
  C0_CTL_TX_FEC_VL_MARKER_ID10_REG = ATTR[`ILKNF__C0_CTL_TX_FEC_VL_MARKER_ID10];
  C0_CTL_TX_FEC_VL_MARKER_ID11_REG = ATTR[`ILKNF__C0_CTL_TX_FEC_VL_MARKER_ID11];
  C0_CTL_TX_FEC_VL_MARKER_ID12_REG = ATTR[`ILKNF__C0_CTL_TX_FEC_VL_MARKER_ID12];
  C0_CTL_TX_FEC_VL_MARKER_ID13_REG = ATTR[`ILKNF__C0_CTL_TX_FEC_VL_MARKER_ID13];
  C0_CTL_TX_FEC_VL_MARKER_ID14_REG = ATTR[`ILKNF__C0_CTL_TX_FEC_VL_MARKER_ID14];
  C0_CTL_TX_FEC_VL_MARKER_ID15_REG = ATTR[`ILKNF__C0_CTL_TX_FEC_VL_MARKER_ID15];
  C0_CTL_TX_FEC_VL_MARKER_ID16_REG = ATTR[`ILKNF__C0_CTL_TX_FEC_VL_MARKER_ID16];
  C0_CTL_TX_FEC_VL_MARKER_ID17_REG = ATTR[`ILKNF__C0_CTL_TX_FEC_VL_MARKER_ID17];
  C0_CTL_TX_FEC_VL_MARKER_ID18_REG = ATTR[`ILKNF__C0_CTL_TX_FEC_VL_MARKER_ID18];
  C0_CTL_TX_FEC_VL_MARKER_ID19_REG = ATTR[`ILKNF__C0_CTL_TX_FEC_VL_MARKER_ID19];
  C0_CTL_TX_FEC_VL_MARKER_ID1_REG = ATTR[`ILKNF__C0_CTL_TX_FEC_VL_MARKER_ID1];
  C0_CTL_TX_FEC_VL_MARKER_ID2_REG = ATTR[`ILKNF__C0_CTL_TX_FEC_VL_MARKER_ID2];
  C0_CTL_TX_FEC_VL_MARKER_ID3_REG = ATTR[`ILKNF__C0_CTL_TX_FEC_VL_MARKER_ID3];
  C0_CTL_TX_FEC_VL_MARKER_ID4_REG = ATTR[`ILKNF__C0_CTL_TX_FEC_VL_MARKER_ID4];
  C0_CTL_TX_FEC_VL_MARKER_ID5_REG = ATTR[`ILKNF__C0_CTL_TX_FEC_VL_MARKER_ID5];
  C0_CTL_TX_FEC_VL_MARKER_ID6_REG = ATTR[`ILKNF__C0_CTL_TX_FEC_VL_MARKER_ID6];
  C0_CTL_TX_FEC_VL_MARKER_ID7_REG = ATTR[`ILKNF__C0_CTL_TX_FEC_VL_MARKER_ID7];
  C0_CTL_TX_FEC_VL_MARKER_ID8_REG = ATTR[`ILKNF__C0_CTL_TX_FEC_VL_MARKER_ID8];
  C0_CTL_TX_FEC_VL_MARKER_ID9_REG = ATTR[`ILKNF__C0_CTL_TX_FEC_VL_MARKER_ID9];
  C0_CTL_TX_GEARBOX_MODE_REG = ATTR[`ILKNF__C0_CTL_TX_GEARBOX_MODE];
  C0_CTL_TX_LAST_LANE_REG = ATTR[`ILKNF__C0_CTL_TX_LAST_LANE];
  C0_CTL_TX_MFRAMELEN_MINUS1_REG = ATTR[`ILKNF__C0_CTL_TX_MFRAMELEN_MINUS1];
  C0_CTL_TX_RDYOUT_THRESH_REG = ATTR[`ILKNF__C0_CTL_TX_RDYOUT_THRESH];
  C0_CTL_TX_RLIM_DELTA_REG = ATTR[`ILKNF__C0_CTL_TX_RLIM_DELTA];
  C0_CTL_TX_RLIM_ENABLE_REG = ATTR[`ILKNF__C0_CTL_TX_RLIM_ENABLE];
  C0_CTL_TX_RLIM_MAX_REG = ATTR[`ILKNF__C0_CTL_TX_RLIM_MAX];
  C0_CTL_TX_SERDES_INTF_MODE_REG = ATTR[`ILKNF__C0_CTL_TX_SERDES_INTF_MODE];
  CORE_MODE_REG = ATTR[`ILKNF__CORE_MODE];
  CTL_CORE_MODE_REG = ATTR[`ILKNF__CTL_CORE_MODE];
  CTL_REVISION_REG = ATTR[`ILKNF__CTL_REVISION];
  CTL_RSVD2_IN_REG = ATTR[`ILKNF__CTL_RSVD2_IN];
  CTL_RX_AXI_SHUTDOWN_GATE_REG = ATTR[`ILKNF__CTL_RX_AXI_SHUTDOWN_GATE];
  CTL_RX_CORE_SHUTDOWN_GATE_REG = ATTR[`ILKNF__CTL_RX_CORE_SHUTDOWN_GATE];
  CTL_RX_DEBUG_SELECT_REG = ATTR[`ILKNF__CTL_RX_DEBUG_SELECT];
  CTL_RX_FEC0_SLICE0_MODE_REG = ATTR[`ILKNF__CTL_RX_FEC0_SLICE0_MODE];
  CTL_RX_FEC0_SLICE1_MODE_REG = ATTR[`ILKNF__CTL_RX_FEC0_SLICE1_MODE];
  CTL_RX_FEC1_SLICE0_MODE_REG = ATTR[`ILKNF__CTL_RX_FEC1_SLICE0_MODE];
  CTL_RX_FEC1_SLICE1_MODE_REG = ATTR[`ILKNF__CTL_RX_FEC1_SLICE1_MODE];
  CTL_RX_FEC2_SLICE0_MODE_REG = ATTR[`ILKNF__CTL_RX_FEC2_SLICE0_MODE];
  CTL_RX_FEC2_SLICE1_MODE_REG = ATTR[`ILKNF__CTL_RX_FEC2_SLICE1_MODE];
  CTL_RX_FEC3_SLICE0_MODE_REG = ATTR[`ILKNF__CTL_RX_FEC3_SLICE0_MODE];
  CTL_RX_FEC3_SLICE1_MODE_REG = ATTR[`ILKNF__CTL_RX_FEC3_SLICE1_MODE];
  CTL_RX_FEC4_SLICE0_MODE_REG = ATTR[`ILKNF__CTL_RX_FEC4_SLICE0_MODE];
  CTL_RX_FEC4_SLICE1_MODE_REG = ATTR[`ILKNF__CTL_RX_FEC4_SLICE1_MODE];
  CTL_RX_FEC5_SLICE0_MODE_REG = ATTR[`ILKNF__CTL_RX_FEC5_SLICE0_MODE];
  CTL_RX_FEC5_SLICE1_MODE_REG = ATTR[`ILKNF__CTL_RX_FEC5_SLICE1_MODE];
  CTL_RX_FEC_ONLY_ENABLE_REG = ATTR[`ILKNF__CTL_RX_FEC_ONLY_ENABLE];
  CTL_RX_LANE_SHUTDOWN_GATE_REG = ATTR[`ILKNF__CTL_RX_LANE_SHUTDOWN_GATE];
  CTL_TX_AXI_SHUTDOWN_GATE_REG = ATTR[`ILKNF__CTL_TX_AXI_SHUTDOWN_GATE];
  CTL_TX_CORE_SHUTDOWN_GATE_REG = ATTR[`ILKNF__CTL_TX_CORE_SHUTDOWN_GATE];
  CTL_TX_DEBUG_SELECT_REG = ATTR[`ILKNF__CTL_TX_DEBUG_SELECT];
  CTL_TX_FEC0_SLICE0_MODE_REG = ATTR[`ILKNF__CTL_TX_FEC0_SLICE0_MODE];
  CTL_TX_FEC0_SLICE1_MODE_REG = ATTR[`ILKNF__CTL_TX_FEC0_SLICE1_MODE];
  CTL_TX_FEC1_SLICE0_MODE_REG = ATTR[`ILKNF__CTL_TX_FEC1_SLICE0_MODE];
  CTL_TX_FEC1_SLICE1_MODE_REG = ATTR[`ILKNF__CTL_TX_FEC1_SLICE1_MODE];
  CTL_TX_FEC2_SLICE0_MODE_REG = ATTR[`ILKNF__CTL_TX_FEC2_SLICE0_MODE];
  CTL_TX_FEC2_SLICE1_MODE_REG = ATTR[`ILKNF__CTL_TX_FEC2_SLICE1_MODE];
  CTL_TX_FEC3_SLICE0_MODE_REG = ATTR[`ILKNF__CTL_TX_FEC3_SLICE0_MODE];
  CTL_TX_FEC3_SLICE1_MODE_REG = ATTR[`ILKNF__CTL_TX_FEC3_SLICE1_MODE];
  CTL_TX_FEC4_SLICE0_MODE_REG = ATTR[`ILKNF__CTL_TX_FEC4_SLICE0_MODE];
  CTL_TX_FEC4_SLICE1_MODE_REG = ATTR[`ILKNF__CTL_TX_FEC4_SLICE1_MODE];
  CTL_TX_FEC5_SLICE0_MODE_REG = ATTR[`ILKNF__CTL_TX_FEC5_SLICE0_MODE];
  CTL_TX_FEC5_SLICE1_MODE_REG = ATTR[`ILKNF__CTL_TX_FEC5_SLICE1_MODE];
  CTL_TX_FEC_ONLY_ENABLE_REG = ATTR[`ILKNF__CTL_TX_FEC_ONLY_ENABLE];
  CTL_TX_LANE_SHUTDOWN_GATE_REG = ATTR[`ILKNF__CTL_TX_LANE_SHUTDOWN_GATE];
  FEC_FOR_ILKN_LANES_REG = ATTR[`ILKNF__FEC_FOR_ILKN_LANES];
  FEC_ONLY_ENABLE_REG = ATTR[`ILKNF__FEC_ONLY_ENABLE];
  FEC_ONLY_MULT_FACTOR_REG = $bitstoreal(ATTR[`ILKNF__FEC_ONLY_MULT_FACTOR]);
  FEC_REG = ATTR[`ILKNF__FEC];
  GEARBOX_MODE_REG = ATTR[`ILKNF__GEARBOX_MODE];
  ILKN_LANE_SERIAL_RATE_REG = $bitstoreal(ATTR[`ILKNF__ILKN_LANE_SERIAL_RATE]);
  ILKN_MODE_REG = ATTR[`ILKNF__ILKN_MODE];
  LANE_CONNECTIVITY_REG = ATTR[`ILKNF__LANE_CONNECTIVITY];
  MEM_CTRL_REG = ATTR[`ILKNF__MEM_CTRL];
  NUM_100G_FEC_NOILKN_PORTS_REG = ATTR[`ILKNF__NUM_100G_FEC_NOILKN_PORTS];
  NUM_50G_FEC_NOILKN_PORTS_REG = ATTR[`ILKNF__NUM_50G_FEC_NOILKN_PORTS];
  NUM_ILKN_SERDES_LANES_REG = ATTR[`ILKNF__NUM_ILKN_SERDES_LANES];
  SIM_VERSION_REG = ATTR[`ILKNF__SIM_VERSION];
end

// procedures to override, read attribute values

task write_attr;
  input  [`ILKNF_ADDR_SZ-1:0] addr;
  input  [`ILKNF_DATA_SZ-1:0] data;
  begin
    ATTR[addr] = data;
    trig_attr = ~trig_attr; // to be removed
  end
endtask

function [`ILKNF_DATA_SZ-1:0] read_attr;
  input  [`ILKNF_ADDR_SZ-1:0] addr;
  begin
    read_attr = ATTR[addr];
  end
endfunction

task commit_attr;
  begin
trig_attr = ~trig_attr;
  end
endtask
