#-----------------------------------------------------------
# PlanAhead v14.6 (64-bit)
# Build 269223 by xbuild on Wed Jun  5 11:14:03 MDT 2013
# Start of session at: Fri Oct 14 11:31:36 2022
# Process ID: 5028
# Log file: C:/Users/st75026/Downloads/FPGA/FPGA/Lab_1/planAhead_run_3/planAhead.log
# Journal file: C:/Users/st75026/Downloads/FPGA/FPGA/Lab_1/planAhead_run_3/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in -2935 day(s)
INFO: [Device 21-36] Loading parts and site information from D:/Xilinx/14.6/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [D:/Xilinx/14.6/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [D:/Xilinx/14.6/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source C:/Users/st75026/Downloads/FPGA/FPGA/Lab_1/pa.fromNetlist.tcl
# create_project -name Lab_1 -dir "C:/Users/st75026/Downloads/FPGA/FPGA/Lab_1/planAhead_run_4" -part xc3s500eft256-5
create_project: Time (s): elapsed = 00:00:07 . Memory (MB): peak = 404.957 ; gain = 86.863
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "C:/Users/st75026/Downloads/FPGA/FPGA/Lab_1/main.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {C:/Users/st75026/Downloads/FPGA/FPGA/Lab_1} }
# set_property target_constrs_file "pinOut.ucf" [current_fileset -constrset]
Adding file 'C:/Users/st75026/Downloads/FPGA/FPGA/Lab_1/pinOut.ucf' to fileset 'constrs_1'
# add_files [list {pinOut.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc3s500eft256-5
ERROR: [Designutils 20-396] Could not read top design file [C:/Users/st75026/Downloads/FPGA/FPGA/Lab_1/main.ngc] because temporary work directory could not be created

    while executing
"link_design"
    (file "C:/Users/st75026/Downloads/FPGA/FPGA/Lab_1/pa.fromNetlist.tcl" line 10)
exit
ERROR: [PlanAhead 12-106] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
 (See C:/Users/st75026/Downloads/FPGA/FPGA/Lab_1\planAhead_pid5028.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Fri Oct 14 11:32:46 2022...
INFO: [Common 17-83] Releasing license: PlanAhead
