
Starting:    C:\lscc\diamond\3.10_x64\synpbase\bin64\mbin\synplify.exe
Install:     C:\lscc\diamond\3.10_x64\synpbase
Hostname:    HADES
Date:        Mon Dec 24 20:06:10 2018
Version:     M-2017.03L-SP1-1

Arguments:   -product synplify_pro -tcl D:/Workspace/Lattice/MatchXO2/Examples/VHDL/LED_Blinky/LED_Blinky/launch_synplify.tcl
ProductType: synplify_pro

License for feature synplifypro is not available.

Host ID:  "3065ec6ad526 5e93a29bc5e7 6e93a29bc5e7 5c93a29bc5e7 5c93a29bc5e8"
Please contact support at https://solvnet.synopsys.com/ManageCase?ccf=1




Warning: Invalid Lattice launch switch ignored: qwOOfQLf
y_LED_Blinky.srr"
Running: hdl_info_gen in foreground

Generating HDL info...

hdl_info_gen completed
# Mon Dec 24 19:59:13 2018

Return Code: 0
Run Time:00h:00m:00s
Copied D:\Workspace\Lattice\MatchXO2\Examples\VHDL\LED_Blinky\LED_Blinky\LED_Blinky_LED_Blinky.srr to D:\Workspace\Lattice\MatchXO2\Examples\VHDL\LED_Blinky\LED_Blinky\LED_Blinky_LED_Blinky.srf
log file: "D:\Workspace\Lattice\MatchXO2\Examples\VHDL\LED_Blinky\LED_Blinky\LED_Blinky_LED_Blinky.srr"
Running: LED_Blinky in foreground

Running proj_1|LED_Blinky

Running: compile (Compile) on proj_1|LED_Blinky
# Mon Dec 24 19:59:13 2018

Running: compile_flow (Compile Process) on proj_1|LED_Blinky
# Mon Dec 24 19:59:13 2018

Running: compiler (Compile Input) on proj_1|LED_Blinky
# Mon Dec 24 19:59:13 2018
Copied D:\Workspace\Lattice\MatchXO2\Examples\VHDL\LED_Blinky\LED_Blinky\synwork\LED_Blinky_LED_Blinky_comp.srs to D:\Workspace\Lattice\MatchXO2\Examples\VHDL\LED_Blinky\LED_Blinky\LED_Blinky_LED_Blinky.srs

compiler completed
# Mon Dec 24 19:59:16 2018

Return Code: 0
Run Time:00h:00m:03s

Running: multi_srs_gen (Multi-srs Generator) on proj_1|LED_Blinky
# Mon Dec 24 19:59:16 2018

multi_srs_gen completed
# Mon Dec 24 19:59:16 2018

Return Code: 0
Run Time:00h:00m:00s
Copied D:\Workspace\Lattice\MatchXO2\Examples\VHDL\LED_Blinky\LED_Blinky\synwork\LED_Blinky_LED_Blinky_mult.srs to D:\Workspace\Lattice\MatchXO2\Examples\VHDL\LED_Blinky\LED_Blinky\LED_Blinky_LED_Blinky.srs
Copied D:\Workspace\Lattice\MatchXO2\Examples\VHDL\LED_Blinky\LED_Blinky\LED_Blinky_LED_Blinky.srr to D:\Workspace\Lattice\MatchXO2\Examples\VHDL\LED_Blinky\LED_Blinky\LED_Blinky_LED_Blinky.srf
Complete: Compile Process on proj_1|LED_Blinky

Running: premap (Pre-mapping) on proj_1|LED_Blinky
# Mon Dec 24 19:59:16 2018

premap completed
# Mon Dec 24 19:59:17 2018

Return Code: 0
Run Time:00h:00m:01s
Complete: Compile on proj_1|LED_Blinky

Running: map (Map) on proj_1|LED_Blinky
# Mon Dec 24 19:59:17 2018
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on proj_1|LED_Blinky
# Mon Dec 24 19:59:17 2018
Copied D:\Workspace\Lattice\MatchXO2\Examples\VHDL\LED_Blinky\LED_Blinky\synwork\LED_Blinky_LED_Blinky_m.srm to D:\Workspace\Lattice\MatchXO2\Examples\VHDL\LED_Blinky\LED_Blinky\LED_Blinky_LED_Blinky.srm

fpga_mapper completed
# Mon Dec 24 19:59:19 2018

Return Code: 0
Run Time:00h:00m:02s
Complete: Map on proj_1|LED_Blinky
Copied D:\Workspace\Lattice\MatchXO2\Examples\VHDL\LED_Blinky\LED_Blinky\LED_Blinky_LED_Blinky.srr to D:\Workspace\Lattice\MatchXO2\Examples\VHDL\LED_Blinky\LED_Blinky\LED_Blinky_LED_Blinky.srf
Complete: Logic Synthesis on proj_1|LED_Blinky
TCL script complete: "LED_Blinky_LED_Blinky_synplify.tcl"
exit status=0
exit status=0
Save changes for project:
D:\Workspace\Lattice\MatchXO2\Examples\VHDL\LED_Blinky\LED_Blinky\proj_1.prj
batch mode default:no
