\hypertarget{group___p_w_r___regulator__state__in___s_t_o_p__mode}{}\section{P\+WR Regulator state in S\+L\+E\+E\+P/\+S\+T\+OP mode}
\label{group___p_w_r___regulator__state__in___s_t_o_p__mode}\index{PWR Regulator state in SLEEP/STOP mode@{PWR Regulator state in SLEEP/STOP mode}}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___p_w_r___regulator__state__in___s_t_o_p__mode_ga1d5b4e1482184286e28c16162f530039}\label{group___p_w_r___regulator__state__in___s_t_o_p__mode_ga1d5b4e1482184286e28c16162f530039}} 
\#define {\bfseries P\+W\+R\+\_\+\+M\+A\+I\+N\+R\+E\+G\+U\+L\+A\+T\+O\+R\+\_\+\+ON}~((uint32\+\_\+t)0x00000000\+U)
\item 
\mbox{\Hypertarget{group___p_w_r___regulator__state__in___s_t_o_p__mode_gab9922a15f8414818d736d5e7fcace963}\label{group___p_w_r___regulator__state__in___s_t_o_p__mode_gab9922a15f8414818d736d5e7fcace963}} 
\#define {\bfseries P\+W\+R\+\_\+\+L\+O\+W\+P\+O\+W\+E\+R\+R\+E\+G\+U\+L\+A\+T\+O\+R\+\_\+\+ON}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc60f674740c4000a25b0e3e50ede47d}{P\+W\+R\+\_\+\+C\+R1\+\_\+\+L\+P\+DS}}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
