<!--Copyright FastPath Logic (2009)-->
<!--Interface Library File v1.0, this is autogenerated by FastPath Generator-->
<CSL>
    <Interface>
        <Name>ififo_ag_ifc</Name>
        <Port>
            <Name>fp_infifo_pkt_tag</Name>
            <Direction>OUTPUT</Direction>
            <BitRange>15:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>fp_infifo_data</Name>
            <Direction>OUTPUT</Direction>
            <BitRange>31:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>fp_infifo_empty</Name>
            <Direction>OUTPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>fp_infifo_empty_count</Name>
            <Direction>OUTPUT</Direction>
            <BitRange>4:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
         <Port>
            <Name>fp_infifo_rd</Name>
            <Direction>INPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
    </Interface>
    <Interface>
        <Name>ag_ofifo_ifc</Name>
        <Port>
            <Name>fp_outfifo_full</Name>
            <Direction>OUTPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>fp_outfifo_full_count</Name>
            <Direction>OUTPUT</Direction>
            <BitRange>4:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>fp_outfifo_data</Name>
            <Direction>INPUT</Direction>
            <BitRange>31:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>fp_outfifo_pkt_tag</Name>
            <Direction>INPUT</Direction>
            <BitRange>15:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
         <Port>
            <Name>fp_outfifo_write</Name>
            <Direction>INPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
    </Interface>
    <Interface>
        <Name>ag_accreg_ifc</Name>
        <Port>
            <Name>agent_rd_reg</Name>
            <Direction>OUTPUT</Direction>
            <BitRange>3:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>agent_address</Name>
            <Direction>OUTPUT</Direction>
            <BitRange>31:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>agent_wr_req</Name>
            <Direction>OUTPUT</Direction>
            <BitRange>3:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>agent_wr_data</Name>
            <Direction>OUTPUT</Direction>
            <BitRange>31:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
         <Port>
            <Name>agent_ack</Name>
            <Direction>INPUT</Direction>
            <BitRange>3:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>agent_rd_data</Name>
            <Direction>INPUT</Direction>
            <BitRange>127:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
    </Interface>
    <Interface>
        <Name>ofifo_acc_ifc</Name>
        <Port>
            <Name>fpo_data_from_agents</Name>
            <Direction>OUTPUT</Direction>
            <BitRange>31:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>fpo_ptag_from_agents</Name>
            <Direction>OUTPUT</Direction>
            <BitRange>15:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>fpo_empty_from_agents</Name>
            <Direction>OUTPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>acc_rd_from_agents</Name>
            <Direction>INPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
    </Interface>
    <Interface>
        <Name>acc_ififo_ifc</Name>
        <Port>
            <Name>acc_data_to_agents</Name>
            <Direction>INPUT</Direction>
            <BitRange>31:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>acc_ptag_to_agents</Name>
            <Direction>INPUT</Direction>
            <BitRange>15:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>acc_wr_to_agents</Name>
            <Direction>INPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>fp_full_to_agents</Name>
            <Direction>OUTPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>fpi_credit_req</Name>
            <Direction>INPUT</Direction>
            <BitRange>3:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>fpi_credit_data</Name>
            <Direction>INPUT</Direction>
            <BitRange>127:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>acc_credit_ack</Name>
            <Direction>OUTPUT</Direction>
            <BitRange>3:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>acc_credit_enable</Name>
            <Direction>INPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
    </Interface>
    <Interface>
        <Name>from_csw_ifc</Name>
        <Port>
            <Name>cluster_data_to_agents</Name>
            <Direction>INPUT</Direction>
            <BitRange>31:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>cluster_ptag_to_agents</Name>
            <Direction>INPUT</Direction>
            <BitRange>15:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>cluster_dev_id_to_agents</Name>
            <Direction>INPUT</Direction>
            <BitRange>4:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>cluster_wr_to_agents</Name>
            <Direction>INPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
    </Interface>
    <Interface>
        <Name>to_csw_ifc</Name>
        <Port>
            <Name>cluster_data_from_agents</Name>
            <Direction>OUTPUT</Direction>
            <BitRange>31:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>cluster_ptag_from_agents</Name>
            <Direction>OUTPUT</Direction>
            <BitRange>15:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>cluster_dest_from_agents</Name>
            <Direction>OUTPUT</Direction>
            <BitRange>8:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>cluster_wr_from_agents</Name>
            <Direction>OUTPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>cluster_ready_to_agents</Name>
            <Direction>INPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
    </Interface>
    <Interface>
        <Name>acc_ifc</Name>
        <Port>
            <Name>cluster_clk</Name>
            <Direction>INPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>cluster_rst_n</Name>
            <Direction>INPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>mem_agt_present_reg</Name>
            <Direction>INPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>cpc_num_of_ac_reg</Name>
            <Direction>INPUT</Direction>
            <BitRange>3:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>agt_qty_of_fifo_in_ports</Name>
            <Direction>INPUT</Direction>
            <BitRange>23:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>agt_qty_of_fifo_out_ports</Name>
            <Direction>INPUT</Direction>
            <BitRange>23:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>agt_fifo_in_ports_base</Name>
            <Direction>INPUT</Direction>
            <BitRange>47:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>agt_fifo_out_ports_base</Name>
            <Direction>INPUT</Direction>
            <BitRange>47:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>agt_fifo_in_type</Name>
            <Direction>INPUT</Direction>
            <BitRange>3:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>agt_fifo_out_type</Name>
            <Direction>INPUT</Direction>
            <BitRange>3:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>agt_fifo_in_width</Name>
            <Direction>INPUT</Direction>
            <BitRange>7:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>agt_fifo_out_width</Name>
            <Direction>INPUT</Direction>
            <BitRange>7:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>agt_fifo_in_depth</Name>
            <Direction>INPUT</Direction>
            <BitRange>15:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>agt_fifo_out_depth</Name>
            <Direction>INPUT</Direction>
            <BitRange>15:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>fpo_persistent_error</Name>
            <Direction>INPUT</Direction>
            <BitRange>3:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>reg_write_data</Name>
            <Direction>INPUT</Direction>
            <BitRange>31:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>reg_write_dw_addr</Name>
            <Direction>INPUT</Direction>
            <BitRange>9:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>core_clk</Name>
            <Direction>INPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>core_rst_n</Name>
            <Direction>INPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>ireg_rd</Name>
            <Direction>INPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>ireg_wr</Name>
            <Direction>INPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
         <Port>
            <Name>ireg_ack</Name>
            <Direction>OUTPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>ireg_read_data</Name>
            <Direction>OUTPUT</Direction>
            <BitRange>31:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
    </Interface>
    <Interface>
        <Name>fifo_in_ifc</Name>
        <Port>
            <Name>cluster_clk</Name>
            <Direction>INPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>cluster_rst_n</Name>
            <Direction>INPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>agent_clk</Name>
            <Direction>INPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>agent_rst_n</Name>
            <Direction>INPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>bypass_buf_full</Name>
            <Direction>INPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>bypass_buf_wr</Name>
            <Direction>OUTPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>bypass_buf_data</Name>
            <Direction>OUTPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>bypass_buf_ptag</Name>
            <Direction>OUTPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>fpi_credit_frame_data</Name>
            <Direction>OUTPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>fpi_credit_frame_req</Name>
            <Direction>OUTPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>fpi_credit_frame_ack</Name>
            <Direction>INPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
         <Port>
            <Name>acc_credit_enable</Name>
            <Direction>INPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
    </Interface>
    <Interface>
        <Name>fifo_out_ifc</Name>
        <Port>
            <Name>cluster_clk</Name>
            <Direction>INPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>cluster_rst_n</Name>
            <Direction>INPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>agent_clk</Name>
            <Direction>INPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>agent_rst_n</Name>
            <Direction>INPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>bypass_buf_full</Name>
            <Direction>OUTPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>bypass_buf_wr</Name>
            <Direction>INPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>bypass_buf_data</Name>
            <Direction>INPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>bypass_buf_ptag</Name>
            <Direction>INPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>persistent_error</Name>
            <Direction>OUTPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
    </Interface>
    <Interface>
        <Name>gasket_ifc</Name>
        <Port>
            <Name>clk</Name>
            <Direction>INPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>rst_n</Name>
            <Direction>INPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>mem_request</Name>
            <Direction>INPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>mem_request_64</Name>
            <Direction>INPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>mem_read_notwrite</Name>
            <Direction>INPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>mem_fid</Name>
            <Direction>INPUT</Direction>
            <BitRange>31:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>mem_dword_offset</Name>
            <Direction>INPUT</Direction>
            <BitRange>31:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>mem_read_dword_length</Name>
            <Direction>INPUT</Direction>
            <BitRange>11:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>mem_write_data</Name>
            <Direction>INPUT</Direction>
            <BitRange>63:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>mem_write_byte_en</Name>
            <Direction>INPUT</Direction>
            <BitRange>7:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>mem_read_request_sent</Name>
            <Direction>OUTPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>mem_write_accept</Name>
            <Direction>OUTPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>mem_disconnect_req</Name>
            <Direction>OUTPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>mem_return_avail</Name>
            <Direction>OUTPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>mem_return_avail_64</Name>
            <Direction>OUTPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>mem_return_data</Name>
            <Direction>OUTPUT</Direction>
            <BitRange>63:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>mem_return_byte_en</Name>
            <Direction>OUTPUT</Direction>
            <BitRange>7:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>mem_return_data_complete</Name>
            <Direction>OUTPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>oob_to_agent_write</Name>
            <Direction>OUTPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>oob_to_agent_data</Name>
            <Direction>OUTPUT</Direction>
            <BitRange>31:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>oob_to_agent_source</Name>
            <Direction>OUTPUT</Direction>
            <BitRange>7:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>oob_to_agent_transaction_type</Name>
            <Direction>OUTPUT</Direction>
            <BitRange>3:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>oob_from_agent_write</Name>
            <Direction>INPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>oob_from_agent_data</Name>
            <Direction>INPUT</Direction>
            <BitRange>31:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>oob_from_agent_destination</Name>
            <Direction>INPUT</Direction>
            <BitRange>7:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>oob_from_agent_transaction_type</Name>
            <Direction>INPUT</Direction>
            <BitRange>3:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>oob_from_agent_sent</Name>
            <Direction>OUTPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>oob_disconnect_req</Name>
            <Direction>OUTPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>agent_almost_full</Name>
            <Direction>INPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>fpo_full</Name>
            <Direction>INPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>fpo_data</Name>
            <Direction>OUTPUT</Direction>
            <BitRange>31:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>fpo_pkt_tag</Name>
            <Direction>OUTPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>fpo_write</Name>
            <Direction>OUTPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>fpi_pkt_tag</Name>
            <Direction>INPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>fpi_data</Name>
            <Direction>INPUT</Direction>
            <BitRange>31:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>fpi_empty</Name>
            <Direction>INPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>fpi_rd</Name>
            <Direction>OUTPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
    </Interface>
    <Interface>
        <Name>ag_lr_ifc</Name>
        <Port>
            <Name>cluster_clk</Name>
            <Direction>INPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>cluster_rst_n</Name>
            <Direction>INPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>agent_clk</Name>
            <Direction>INPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>agent_rst_n</Name>
            <Direction>INPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>fp0_infifo_pkt_tag</Name>
            <Direction>INPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>fp0_infifo_data</Name>
            <Direction>INPUT</Direction>
            <BitRange>31:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>fp0_infifo_empty</Name>
            <Direction>INPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>fp0_infifo_empty_count</Name>
            <Direction>INPUT</Direction>
            <BitRange>4:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>fp0_infifo_rd</Name>
            <Direction>OUTPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>fp0_outfifo_full</Name>
            <Direction>INPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>fp0_outfifo_full_count</Name>
            <Direction>INPUT</Direction>
            <BitRange>4:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>fp0_outfifo_pkt_tag</Name>
            <Direction>OUTPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>fp0_outfifo_data</Name>
            <Direction>OUTPUT</Direction>
            <BitRange>31:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>fp0_outfifo_write</Name>
            <Direction>OUTPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>fp1_infifo_pkt_tag</Name>
            <Direction>INPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>fp1_infifo_data</Name>
            <Direction>INPUT</Direction>
            <BitRange>31:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>fp1_infifo_empty</Name>
            <Direction>INPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>fp1_infifo_empty_count</Name>
            <Direction>INPUT</Direction>
            <BitRange>4:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>fp1_infifo_rd</Name>
            <Direction>OUTPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>fp1_outfifo_full</Name>
            <Direction>INPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>fp1_outfifo_full_count</Name>
            <Direction>INPUT</Direction>
            <BitRange>4:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>fp1_outfifo_pkt_tag</Name>
            <Direction>OUTPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>fp1_outfifo_data</Name>
            <Direction>OUTPUT</Direction>
            <BitRange>31:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>fp1_outfifo_write</Name>
            <Direction>OUTPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>fp2_infifo_pkt_tag</Name>
            <Direction>INPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>fp2_infifo_data</Name>
            <Direction>INPUT</Direction>
            <BitRange>31:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>fp2_infifo_empty</Name>
            <Direction>INPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>fp2_infifo_empty_count</Name>
            <Direction>INPUT</Direction>
            <BitRange>4:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>fp2_infifo_rd</Name>
            <Direction>OUtPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>fp2_outfifo_full</Name>
            <Direction>INPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>fp2_outfifo_full_count</Name>
            <Direction>INPUT</Direction>
            <BitRange>4:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>fp2_outfifo_pkt_tag</Name>
            <Direction>OUTPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>fp2_outfifo_data</Name>
            <Direction>OUTPUT</Direction>
            <BitRange>31:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>fp2_outfifo_write</Name>
            <Direction>OUTPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>mem_request</Name>
            <Direction>OUTPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>mem_request_64</Name>
            <Direction>OUTPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>mem_read_notwrite</Name>
            <Direction>OUTPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>mem_fid</Name>
            <Direction>OUTPUT</Direction>
            <BitRange>31:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>mem_dword_offset</Name>
            <Direction>OUTPUT</Direction>
            <BitRange>31:2</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>mem_read_dword_lenght</Name>
            <Direction>OUTPUT</Direction>
            <BitRange>11:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>mem_write_data</Name>
            <Direction>OUTPUT</Direction>
            <BitRange>63:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>mem_write_byte_en</Name>
            <Direction>OUTPUT</Direction>
            <BitRange>7:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>mem_read_request_sent</Name>
            <Direction>INPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>mem_write_accept</Name>
            <Direction>INPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>mem_disconnect_req</Name>
            <Direction>INPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>mem_return_avail</Name>
            <Direction>INPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>mem_return_avail_64</Name>
            <Direction>INPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>mem_return_data</Name>
            <Direction>INPUT</Direction>
            <BitRange>63:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>mem_return_byte_en</Name>
            <Direction>INPUT</Direction>
            <BitRange>7:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>mem_return_data_complete</Name>
            <Direction>INPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>agent_rd_req</Name>
            <Direction>INPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>agent_address</Name>
            <Direction>INPUT</Direction>
            <BitRange>31:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>agent_rd_data</Name>
            <Direction>OUTPUT</Direction>
            <BitRange>31:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>agent_wr_req</Name>
            <Direction>INPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>agent_wr_data</Name>
            <Direction>INPUT</Direction>
            <BitRange>31:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>agent_ack</Name>
            <Direction>OUTPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>debug_led</Name>
            <Direction>OUTPUT</Direction>
            <BitRange>7:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
    </Interface>
    <Interface>
        <Name>agent_ifc</Name>
        <Port>
            <Name>agent_clk</Name>
            <Direction>INPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>agent_rst_n</Name>
            <Direction>INPUT</Direction>
            <BitRange>0:0</BitRange>
            <WireType>WIRE</WireType>
        </Port>
        <Port>
            <Name>debug_led</Name>
            <Direction>OUTPUT</Direction>
            <BitRange>7:0</BitRange>
            <WireType>WIRE</WireType>
        </Port> 
    </Interface>
</CSL>