#Build: Synplify Pro L-2016.09M-SP1-5, Build 264R, Oct 26 2017
#install: C:\Microsemi\Libero_SoC_v11.9\SynplifyPro
#OS: Windows 8 6.2
#Hostname: DESKTOP-PLJUDQE

# Sun Dec 29 18:59:10 2019

#Implementation: synthesis

Synopsys HDL Compiler, version comp2016q4p1, Build 512R, built Oct 26 2017
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q4p1, Build 512R, built Oct 26 2017
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"Z:\windows\comet_fw\hdl\TOP_COMET.vhd":45:7:45:15|Top entity is set to TOP_COMET.
VHDL syntax check successful!
@N: CD231 :"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N: CD630 :"Z:\windows\comet_fw\hdl\TOP_COMET.vhd":45:7:45:15|Synthesizing work.top_comet.rtl.
@W: CD638 :"Z:\windows\comet_fw\hdl\TOP_COMET.vhd":629:9:629:20|Signal PATT_ELK_DAT_23 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"Z:\windows\comet_fw\hdl\TOP_COMET.vhd":629:9:629:20|Signal PATT_ELK_DAT_22 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"Z:\windows\comet_fw\hdl\TOP_COMET.vhd":629:9:629:20|Signal PATT_ELK_DAT_21 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"Z:\windows\comet_fw\hdl\TOP_COMET.vhd":629:9:629:20|Signal PATT_ELK_DAT_20 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"Z:\windows\comet_fw\hdl\TOP_COMET.vhd":636:9:636:19|Signal ddr_q0_rise is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"Z:\windows\comet_fw\hdl\TOP_COMET.vhd":637:9:637:19|Signal ddr_q1_fall is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"Z:\windows\comet_fw\hdl\GP_PATT_GEN.vhd":38:7:38:17|Synthesizing work.gp_patt_gen.rtl_logic.
@N: CD231 :"Z:\windows\comet_fw\hdl\GP_PATT_GEN.vhd":79:28:79:29|Using onehot encoding for type gp_pg_sm_states. For example, enumeration init is mapped to "10000000000000".
Post processing for work.gp_patt_gen.rtl_logic
@N: CD630 :"Z:\windows\comet_fw\smartgen\tristate_buf\tristate_buf.vhd":8:7:8:18|Synthesizing work.tristate_buf.def_arch.
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3e.vhd":2679:10:2679:22|Synthesizing proasic3e.tribuff_f_24u.syn_black_box.
Post processing for proasic3e.tribuff_f_24u.syn_black_box
Post processing for work.tristate_buf.def_arch
@N: CD630 :"Z:\windows\comet_fw\hdl\USB_INTERFACE.vhd":38:7:38:19|Synthesizing work.usb_interface.rtl.
@N: CD232 :"Z:\windows\comet_fw\hdl\USB_INTERFACE.vhd":201:23:201:24|Using gray code encoding for type reg_sm_states.
@N: CD231 :"Z:\windows\comet_fw\hdl\USB_INTERFACE.vhd":240:20:240:21|Using onehot encoding for type mux_states. For example, enumeration inactive is mapped to "1000000000000000000000".
@N: CD630 :"Z:\windows\comet_fw\hdl\CLK60M_TO_40M.vhd":29:7:29:19|Synthesizing work.clk60m_to_40m.rtl.
@N: CD233 :"Z:\windows\comet_fw\hdl\CLK60M_TO_40M.vhd":49:20:49:21|Using sequential encoding for type state_vals.
Post processing for work.clk60m_to_40m.rtl
@N: CD630 :"Z:\windows\comet_fw\smartgen\BIDIR_LVTTL\BIDIR_LVTTL.vhd":8:7:8:17|Synthesizing work.bidir_lvttl.def_arch.
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3e.vhd":500:10:500:20|Synthesizing proasic3e.bibuf_f_24u.syn_black_box.
Post processing for proasic3e.bibuf_f_24u.syn_black_box
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3e.vhd":2098:10:2098:12|Synthesizing proasic3e.inv.syn_black_box.
Post processing for proasic3e.inv.syn_black_box
Post processing for work.bidir_lvttl.def_arch
@N: CD630 :"Z:\windows\comet_fw\smartgen\DPRT_512X9_SRAM\DPRT_512X9_SRAM.vhd":8:7:8:21|Synthesizing work.dprt_512x9_sram.def_arch.
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3e.vhd":3161:10:3161:15|Synthesizing proasic3e.ram4k9.syn_black_box.
Post processing for proasic3e.ram4k9.syn_black_box
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3e.vhd":2999:10:2999:12|Synthesizing proasic3e.vcc.syn_black_box.
Post processing for proasic3e.vcc.syn_black_box
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3e.vhd":1894:10:1894:12|Synthesizing proasic3e.gnd.syn_black_box.
Post processing for proasic3e.gnd.syn_black_box
Post processing for work.dprt_512x9_sram.def_arch
Post processing for work.usb_interface.rtl
@W: CL169 :"Z:\windows\comet_fw\hdl\USB_INTERFACE.vhd":867:12:867:13|Pruning unused register USB_RD_DAT_2(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\windows\comet_fw\hdl\USB_INTERFACE.vhd":867:12:867:13|Pruning unused register USB_WR_ACTIVE_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\windows\comet_fw\hdl\USB_INTERFACE.vhd":867:12:867:13|Pruning unused register USB_RD_ACTIVE_2. Make sure that there are no unused intermediate registers.
@W: CL111 :"Z:\windows\comet_fw\hdl\USB_INTERFACE.vhd":867:12:867:13|All reachable assignments to TFC_ADDR8B are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"Z:\windows\comet_fw\hdl\USB_INTERFACE.vhd":277:57:277:59|All reachable assignments to ELINK_ADDR8B are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL190 :"Z:\windows\comet_fw\hdl\USB_INTERFACE.vhd":867:12:867:13|Optimizing register bit WR_XFER_TYPE(6) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"Z:\windows\comet_fw\hdl\USB_INTERFACE.vhd":867:12:867:13|Optimizing register bit REG60M.ELINK_ADDRA_0(8) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"Z:\windows\comet_fw\hdl\USB_INTERFACE.vhd":867:12:867:13|Optimizing register bit REG60M.ELINK_ADDRA_1(8) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"Z:\windows\comet_fw\hdl\USB_INTERFACE.vhd":867:12:867:13|Optimizing register bit REG60M.ELINK_ADDRA_2(8) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"Z:\windows\comet_fw\hdl\USB_INTERFACE.vhd":867:12:867:13|Optimizing register bit REG60M.ELINK_ADDRA_3(8) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"Z:\windows\comet_fw\hdl\USB_INTERFACE.vhd":867:12:867:13|Optimizing register bit REG60M.ELINK_ADDRA_4(8) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"Z:\windows\comet_fw\hdl\USB_INTERFACE.vhd":867:12:867:13|Optimizing register bit REG60M.ELINK_ADDRA_5(8) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"Z:\windows\comet_fw\hdl\USB_INTERFACE.vhd":867:12:867:13|Optimizing register bit REG60M.ELINK_ADDRA_6(8) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"Z:\windows\comet_fw\hdl\USB_INTERFACE.vhd":867:12:867:13|Optimizing register bit REG60M.ELINK_ADDRA_7(8) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"Z:\windows\comet_fw\hdl\USB_INTERFACE.vhd":867:12:867:13|Optimizing register bit REG60M.ELINK_ADDRA_8(8) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"Z:\windows\comet_fw\hdl\USB_INTERFACE.vhd":867:12:867:13|Optimizing register bit REG60M.ELINK_ADDRA_9(8) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"Z:\windows\comet_fw\hdl\USB_INTERFACE.vhd":867:12:867:13|Optimizing register bit REG60M.ELINK_ADDRA_10(8) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"Z:\windows\comet_fw\hdl\USB_INTERFACE.vhd":867:12:867:13|Optimizing register bit REG60M.ELINK_ADDRA_11(8) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"Z:\windows\comet_fw\hdl\USB_INTERFACE.vhd":867:12:867:13|Optimizing register bit REG60M.ELINK_ADDRA_12(8) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"Z:\windows\comet_fw\hdl\USB_INTERFACE.vhd":867:12:867:13|Optimizing register bit REG60M.ELINK_ADDRA_13(8) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"Z:\windows\comet_fw\hdl\USB_INTERFACE.vhd":867:12:867:13|Optimizing register bit REG60M.ELINK_ADDRA_14(8) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"Z:\windows\comet_fw\hdl\USB_INTERFACE.vhd":867:12:867:13|Optimizing register bit REG60M.ELINK_ADDRA_15(8) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"Z:\windows\comet_fw\hdl\USB_INTERFACE.vhd":867:12:867:13|Optimizing register bit REG60M.ELINK_ADDRA_16(8) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"Z:\windows\comet_fw\hdl\USB_INTERFACE.vhd":867:12:867:13|Optimizing register bit REG60M.ELINK_ADDRA_17(8) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"Z:\windows\comet_fw\hdl\USB_INTERFACE.vhd":867:12:867:13|Optimizing register bit REG60M.ELINK_ADDRA_18(8) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"Z:\windows\comet_fw\hdl\USB_INTERFACE.vhd":867:12:867:13|Optimizing register bit REG60M.ELINK_ADDRA_19(8) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"Z:\windows\comet_fw\hdl\USB_INTERFACE.vhd":867:12:867:13|Optimizing register bit REG60M.ELINK_DINA_0(8) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"Z:\windows\comet_fw\hdl\USB_INTERFACE.vhd":867:12:867:13|Optimizing register bit REG60M.ELINK_DINA_1(8) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"Z:\windows\comet_fw\hdl\USB_INTERFACE.vhd":867:12:867:13|Optimizing register bit REG60M.ELINK_DINA_2(8) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"Z:\windows\comet_fw\hdl\USB_INTERFACE.vhd":867:12:867:13|Optimizing register bit REG60M.ELINK_DINA_3(8) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"Z:\windows\comet_fw\hdl\USB_INTERFACE.vhd":867:12:867:13|Optimizing register bit REG60M.ELINK_DINA_4(8) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"Z:\windows\comet_fw\hdl\USB_INTERFACE.vhd":867:12:867:13|Optimizing register bit REG60M.ELINK_DINA_5(8) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"Z:\windows\comet_fw\hdl\USB_INTERFACE.vhd":867:12:867:13|Optimizing register bit REG60M.ELINK_DINA_6(8) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"Z:\windows\comet_fw\hdl\USB_INTERFACE.vhd":867:12:867:13|Optimizing register bit REG60M.ELINK_DINA_7(8) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"Z:\windows\comet_fw\hdl\USB_INTERFACE.vhd":867:12:867:13|Optimizing register bit REG60M.ELINK_DINA_8(8) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"Z:\windows\comet_fw\hdl\USB_INTERFACE.vhd":867:12:867:13|Optimizing register bit REG60M.ELINK_DINA_9(8) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"Z:\windows\comet_fw\hdl\USB_INTERFACE.vhd":867:12:867:13|Optimizing register bit REG60M.ELINK_DINA_10(8) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"Z:\windows\comet_fw\hdl\USB_INTERFACE.vhd":867:12:867:13|Optimizing register bit REG60M.ELINK_DINA_11(8) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"Z:\windows\comet_fw\hdl\USB_INTERFACE.vhd":867:12:867:13|Optimizing register bit REG60M.ELINK_DINA_12(8) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"Z:\windows\comet_fw\hdl\USB_INTERFACE.vhd":867:12:867:13|Optimizing register bit REG60M.ELINK_DINA_13(8) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"Z:\windows\comet_fw\hdl\USB_INTERFACE.vhd":867:12:867:13|Optimizing register bit REG60M.ELINK_DINA_14(8) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"Z:\windows\comet_fw\hdl\USB_INTERFACE.vhd":867:12:867:13|Optimizing register bit REG60M.ELINK_DINA_15(8) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"Z:\windows\comet_fw\hdl\USB_INTERFACE.vhd":867:12:867:13|Optimizing register bit REG60M.ELINK_DINA_16(8) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"Z:\windows\comet_fw\hdl\USB_INTERFACE.vhd":867:12:867:13|Optimizing register bit REG60M.ELINK_DINA_17(8) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"Z:\windows\comet_fw\hdl\USB_INTERFACE.vhd":867:12:867:13|Optimizing register bit REG60M.ELINK_DINA_18(8) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"Z:\windows\comet_fw\hdl\USB_INTERFACE.vhd":867:12:867:13|Optimizing register bit REG60M.ELINK_DINA_19(8) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"Z:\windows\comet_fw\hdl\USB_INTERFACE.vhd":867:12:867:13|Optimizing register bit TFC_ADDRA(8) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"Z:\windows\comet_fw\hdl\USB_INTERFACE.vhd":867:12:867:13|Optimizing register bit TFC_DINA(8) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"Z:\windows\comet_fw\hdl\USB_INTERFACE.vhd":867:12:867:13|Pruning register bit 8 of ELINK_ADDRA_0(8 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"Z:\windows\comet_fw\hdl\USB_INTERFACE.vhd":867:12:867:13|Pruning register bit 8 of ELINK_ADDRA_1(8 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"Z:\windows\comet_fw\hdl\USB_INTERFACE.vhd":867:12:867:13|Pruning register bit 8 of ELINK_ADDRA_2(8 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"Z:\windows\comet_fw\hdl\USB_INTERFACE.vhd":867:12:867:13|Pruning register bit 8 of ELINK_ADDRA_3(8 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"Z:\windows\comet_fw\hdl\USB_INTERFACE.vhd":867:12:867:13|Pruning register bit 8 of ELINK_ADDRA_4(8 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"Z:\windows\comet_fw\hdl\USB_INTERFACE.vhd":867:12:867:13|Pruning register bit 8 of ELINK_ADDRA_5(8 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"Z:\windows\comet_fw\hdl\USB_INTERFACE.vhd":867:12:867:13|Pruning register bit 8 of ELINK_ADDRA_6(8 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"Z:\windows\comet_fw\hdl\USB_INTERFACE.vhd":867:12:867:13|Pruning register bit 8 of ELINK_ADDRA_7(8 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"Z:\windows\comet_fw\hdl\USB_INTERFACE.vhd":867:12:867:13|Pruning register bit 8 of ELINK_ADDRA_8(8 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"Z:\windows\comet_fw\hdl\USB_INTERFACE.vhd":867:12:867:13|Pruning register bit 8 of ELINK_ADDRA_9(8 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"Z:\windows\comet_fw\hdl\USB_INTERFACE.vhd":867:12:867:13|Pruning register bit 8 of ELINK_ADDRA_10(8 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"Z:\windows\comet_fw\hdl\USB_INTERFACE.vhd":867:12:867:13|Pruning register bit 8 of ELINK_ADDRA_11(8 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"Z:\windows\comet_fw\hdl\USB_INTERFACE.vhd":867:12:867:13|Pruning register bit 8 of ELINK_ADDRA_12(8 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"Z:\windows\comet_fw\hdl\USB_INTERFACE.vhd":867:12:867:13|Pruning register bit 8 of ELINK_ADDRA_13(8 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"Z:\windows\comet_fw\hdl\USB_INTERFACE.vhd":867:12:867:13|Pruning register bit 8 of ELINK_ADDRA_14(8 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"Z:\windows\comet_fw\hdl\USB_INTERFACE.vhd":867:12:867:13|Pruning register bit 8 of ELINK_ADDRA_15(8 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"Z:\windows\comet_fw\hdl\USB_INTERFACE.vhd":867:12:867:13|Pruning register bit 8 of ELINK_ADDRA_16(8 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"Z:\windows\comet_fw\hdl\USB_INTERFACE.vhd":867:12:867:13|Pruning register bit 8 of ELINK_ADDRA_17(8 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"Z:\windows\comet_fw\hdl\USB_INTERFACE.vhd":867:12:867:13|Pruning register bit 8 of ELINK_ADDRA_18(8 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"Z:\windows\comet_fw\hdl\USB_INTERFACE.vhd":867:12:867:13|Pruning register bit 8 of ELINK_ADDRA_19(8 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"Z:\windows\comet_fw\hdl\USB_INTERFACE.vhd":867:12:867:13|Pruning register bit 8 of TFC_ADDRA(8 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"Z:\windows\comet_fw\hdl\USB_INTERFACE.vhd":867:12:867:13|Pruning register bit 6 of WR_XFER_TYPE(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"Z:\windows\comet_fw\hdl\USB_INTERFACE.vhd":867:12:867:13|Pruning register bit 8 of ELINK_DINA_0(8 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"Z:\windows\comet_fw\hdl\USB_INTERFACE.vhd":867:12:867:13|Pruning register bit 8 of ELINK_DINA_1(8 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"Z:\windows\comet_fw\hdl\USB_INTERFACE.vhd":867:12:867:13|Pruning register bit 8 of ELINK_DINA_2(8 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"Z:\windows\comet_fw\hdl\USB_INTERFACE.vhd":867:12:867:13|Pruning register bit 8 of ELINK_DINA_3(8 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"Z:\windows\comet_fw\hdl\USB_INTERFACE.vhd":867:12:867:13|Pruning register bit 8 of ELINK_DINA_4(8 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"Z:\windows\comet_fw\hdl\USB_INTERFACE.vhd":867:12:867:13|Pruning register bit 8 of ELINK_DINA_5(8 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"Z:\windows\comet_fw\hdl\USB_INTERFACE.vhd":867:12:867:13|Pruning register bit 8 of ELINK_DINA_6(8 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"Z:\windows\comet_fw\hdl\USB_INTERFACE.vhd":867:12:867:13|Pruning register bit 8 of ELINK_DINA_7(8 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"Z:\windows\comet_fw\hdl\USB_INTERFACE.vhd":867:12:867:13|Pruning register bit 8 of ELINK_DINA_8(8 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"Z:\windows\comet_fw\hdl\USB_INTERFACE.vhd":867:12:867:13|Pruning register bit 8 of ELINK_DINA_9(8 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"Z:\windows\comet_fw\hdl\USB_INTERFACE.vhd":867:12:867:13|Pruning register bit 8 of ELINK_DINA_10(8 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"Z:\windows\comet_fw\hdl\USB_INTERFACE.vhd":867:12:867:13|Pruning register bit 8 of ELINK_DINA_11(8 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"Z:\windows\comet_fw\hdl\USB_INTERFACE.vhd":867:12:867:13|Pruning register bit 8 of ELINK_DINA_12(8 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"Z:\windows\comet_fw\hdl\USB_INTERFACE.vhd":867:12:867:13|Pruning register bit 8 of ELINK_DINA_13(8 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"Z:\windows\comet_fw\hdl\USB_INTERFACE.vhd":867:12:867:13|Pruning register bit 8 of ELINK_DINA_14(8 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"Z:\windows\comet_fw\hdl\USB_INTERFACE.vhd":867:12:867:13|Pruning register bit 8 of ELINK_DINA_15(8 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"Z:\windows\comet_fw\hdl\USB_INTERFACE.vhd":867:12:867:13|Pruning register bit 8 of ELINK_DINA_16(8 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"Z:\windows\comet_fw\hdl\USB_INTERFACE.vhd":867:12:867:13|Pruning register bit 8 of ELINK_DINA_17(8 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"Z:\windows\comet_fw\hdl\USB_INTERFACE.vhd":867:12:867:13|Pruning register bit 8 of ELINK_DINA_18(8 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"Z:\windows\comet_fw\hdl\USB_INTERFACE.vhd":867:12:867:13|Pruning register bit 8 of ELINK_DINA_19(8 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"Z:\windows\comet_fw\hdl\USB_INTERFACE.vhd":867:12:867:13|Pruning register bit 8 of TFC_DINA(8 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CD630 :"Z:\windows\comet_fw\hdl\ELINK_SLAVE.vhd":33:7:33:17|Synthesizing work.elink_slave.rtl.
@N: CD630 :"Z:\windows\comet_fw\hdl\SLAVE_DES320S.vhd":39:7:39:19|Synthesizing work.slave_des320s.rtl.
@N: CD604 :"Z:\windows\comet_fw\hdl\SLAVE_DES320S.vhd":194:13:194:26|OTHERS clause is not synthesized.
@W: CD638 :"Z:\windows\comet_fw\hdl\SLAVE_DES320S.vhd":76:12:76:24|Signal ser_in_r_0del is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"Z:\windows\comet_fw\hdl\SLAVE_DES320S.vhd":77:12:77:24|Signal ser_in_f_0del is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"Z:\windows\comet_fw\hdl\SLAVE_DES320S.vhd":79:12:79:24|Signal ser_in_r_1del is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"Z:\windows\comet_fw\hdl\SLAVE_DES320S.vhd":80:12:80:24|Signal ser_in_f_1del is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.slave_des320s.rtl
@W: CL265 :"Z:\windows\comet_fw\hdl\SLAVE_DES320S.vhd":144:12:144:13|Removing unused bit 15 of Q_2(15 downto 0). Either assign all bits or reduce the width of the signal.
@W: CL265 :"Z:\windows\comet_fw\hdl\SLAVE_DES320S.vhd":98:12:98:13|Removing unused bit 15 of ADJ_Q_18(15 downto 0). Either assign all bits or reduce the width of the signal.
@N: CD630 :"Z:\windows\comet_fw\hdl\DDR_BIDIR_LVDS_DUAL_CLK.vhd":22:7:22:29|Synthesizing work.ddr_bidir_lvds_dual_clk.rtl.
@W: CD280 :"Z:\windows\comet_fw\hdl\DDR_BIDIR_LVDS_DUAL_CLK.vhd":52:10:52:19|Unbound component BIBUF_LVDS mapped to black box
@W: CD280 :"Z:\windows\comet_fw\hdl\DDR_BIDIR_LVDS_DUAL_CLK.vhd":69:10:69:16|Unbound component DDR_OUT mapped to black box
@W: CD280 :"Z:\windows\comet_fw\hdl\DDR_BIDIR_LVDS_DUAL_CLK.vhd":84:10:84:16|Unbound component DDR_REG mapped to black box
@N: CD630 :"Z:\windows\comet_fw\hdl\DDR_BIDIR_LVDS_DUAL_CLK.vhd":84:10:84:16|Synthesizing work.ddr_reg.syn_black_box.
Post processing for work.ddr_reg.syn_black_box
@N: CD630 :"Z:\windows\comet_fw\hdl\DDR_BIDIR_LVDS_DUAL_CLK.vhd":69:10:69:16|Synthesizing work.ddr_out.syn_black_box.
Post processing for work.ddr_out.syn_black_box
@N: CD630 :"Z:\windows\comet_fw\hdl\DDR_BIDIR_LVDS_DUAL_CLK.vhd":52:10:52:19|Synthesizing work.bibuf_lvds.syn_black_box.
Post processing for work.bibuf_lvds.syn_black_box
Post processing for work.ddr_bidir_lvds_dual_clk.rtl
@N: CD630 :"Z:\windows\comet_fw\hdl\SER320M.vhd":28:7:28:13|Synthesizing work.ser320m.rtl_logic.
Post processing for work.ser320m.rtl_logic
@N: CD630 :"Z:\windows\comet_fw\hdl\SYNC_DAT_SEL.vhd":26:7:26:18|Synthesizing work.sync_dat_sel.rtl.
Post processing for work.sync_dat_sel.rtl
Post processing for work.elink_slave.rtl
@N: CD630 :"Z:\windows\comet_fw\hdl\ELINK_SLAVE_INV.vhd":35:7:35:21|Synthesizing work.elink_slave_inv.rtl.
Post processing for work.elink_slave_inv.rtl
@N: CD630 :"Z:\windows\comet_fw\hdl\TOP_MASTER_DES320M.vhd":34:7:34:24|Synthesizing work.top_master_des320m.rtl.
@N: CD630 :"Z:\windows\comet_fw\hdl\MASTER_DES320M.vhd":45:7:45:20|Synthesizing work.master_des320m.rtl.
@N: CD231 :"Z:\windows\comet_fw\hdl\MASTER_DES320M.vhd":82:20:82:21|Using onehot encoding for type des_states. For example, enumeration init is mapped to "100000000".
@N: CD604 :"Z:\windows\comet_fw\hdl\MASTER_DES320M.vhd":595:16:595:37|OTHERS clause is not synthesized.
Post processing for work.master_des320m.rtl
@W: CL169 :"Z:\windows\comet_fw\hdl\MASTER_DES320M.vhd":236:12:236:13|Pruning unused register LOOP_CNT_3(2 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\windows\comet_fw\hdl\MASTER_DES320M.vhd":236:12:236:13|Pruning unused register REG40M.DAT_ALIGN_0_2(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\windows\comet_fw\hdl\MASTER_DES320M.vhd":236:12:236:13|Pruning unused register REG40M.DAT_ALIGN_1_2(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\windows\comet_fw\hdl\MASTER_DES320M.vhd":236:12:236:13|Pruning unused register REG40M.DAT_ALIGN_2_2(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\windows\comet_fw\hdl\MASTER_DES320M.vhd":236:12:236:13|Pruning unused register REG40M.DAT_ALIGN_3_2(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\windows\comet_fw\hdl\MASTER_DES320M.vhd":236:12:236:13|Pruning unused register REG40M.DAT_ALIGN_4_2(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\windows\comet_fw\hdl\MASTER_DES320M.vhd":236:12:236:13|Pruning unused register REG40M.DAT_ALIGN_5_2(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\windows\comet_fw\hdl\MASTER_DES320M.vhd":236:12:236:13|Pruning unused register REG40M.DAT_ALIGN_6_2(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\windows\comet_fw\hdl\MASTER_DES320M.vhd":236:12:236:13|Pruning unused register REG40M.DAT_ALIGN_7_2(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\windows\comet_fw\hdl\MASTER_DES320M.vhd":236:12:236:13|Pruning unused register PHACNT_OK_2(4 downto 0). Make sure that there are no unused intermediate registers.
@W: CL265 :"Z:\windows\comet_fw\hdl\MASTER_DES320M.vhd":202:12:202:13|Removing unused bit 15 of Q_2(15 downto 0). Either assign all bits or reduce the width of the signal.
@W: CL265 :"Z:\windows\comet_fw\hdl\MASTER_DES320M.vhd":156:12:156:13|Removing unused bit 15 of ADJ_Q_18(15 downto 0). Either assign all bits or reduce the width of the signal.
@W: CL190 :"Z:\windows\comet_fw\hdl\MASTER_DES320M.vhd":236:12:236:13|Optimizing register bit REG40M.SEQCNTS_0(0) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"Z:\windows\comet_fw\hdl\MASTER_DES320M.vhd":236:12:236:13|Optimizing register bit REG40M.SEQCNTS_0(1) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"Z:\windows\comet_fw\hdl\MASTER_DES320M.vhd":236:12:236:13|Optimizing register bit REG40M.SEQCNTS_0(2) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"Z:\windows\comet_fw\hdl\MASTER_DES320M.vhd":236:12:236:13|Optimizing register bit REG40M.SEQCNTS_0(3) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"Z:\windows\comet_fw\hdl\MASTER_DES320M.vhd":236:12:236:13|Optimizing register bit REG40M.SEQCNTS_0(4) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"Z:\windows\comet_fw\hdl\MASTER_DES320M.vhd":236:12:236:13|Pruning unused register SEQCNTS_0(4 downto 0). Make sure that there are no unused intermediate registers.
@N: CD630 :"Z:\windows\comet_fw\smartgen\CCC_DYN_TRIPLE_160M\CCC_DYN_TRIPLE_160M.vhd":8:7:8:25|Synthesizing work.ccc_dyn_triple_160m.def_arch.
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3e.vhd":4192:10:4192:15|Synthesizing proasic3e.dynccc.syn_black_box.
Post processing for proasic3e.dynccc.syn_black_box
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3e.vhd":407:10:407:15|Synthesizing proasic3e.pllint.syn_black_box.
Post processing for proasic3e.pllint.syn_black_box
Post processing for work.ccc_dyn_triple_160m.def_arch
@N: CD630 :"Z:\windows\comet_fw\hdl\GP_CCC_SCONFIG.vhd":96:7:96:20|Synthesizing work.gp_ccc_sconfig.rtl.
@N: CD231 :"Z:\windows\comet_fw\hdl\GP_CCC_SCONFIG.vhd":140:25:140:26|Using onehot encoding for type shift_sm_states. For example, enumeration init is mapped to "1000000".
@W: CD610 :"Z:\windows\comet_fw\hdl\GP_CCC_SCONFIG.vhd":260:32:260:48|Index value 0 to 255 could be out of prefix range 80 downto 0. 
@N: CD604 :"Z:\windows\comet_fw\hdl\GP_CCC_SCONFIG.vhd":286:12:286:29|OTHERS clause is not synthesized.
Post processing for work.gp_ccc_sconfig.rtl
@W: CL169 :"Z:\windows\comet_fw\hdl\GP_CCC_SCONFIG.vhd":162:8:162:9|Pruning unused register LAST_PHA_ADJ_L_3(4 downto 0). Make sure that there are no unused intermediate registers.
Post processing for work.top_master_des320m.rtl
@N: CD630 :"Z:\windows\comet_fw\smartgen\BIDIR_LVDS_IO\BIDIR_LVDS_IO.vhd":8:7:8:19|Synthesizing work.bidir_lvds_io.def_arch.
@W: CD275 :"Z:\windows\comet_fw\smartgen\BIDIR_LVDS_IO\BIDIR_LVDS_IO.vhd":27:12:27:21|Component declarations with different initial values are not supported.  Port e of component bibuf_lvds may have been given a different initial value in two different component declarations
Post processing for work.bidir_lvds_io.def_arch
@N: CD630 :"Z:\windows\comet_fw\smartgen\CLK_FXD_40_160_A60M\CLK_FXD_40_160_A60M.vhd":8:7:8:25|Synthesizing work.clk_fxd_40_160_a60m.def_arch.
Post processing for work.clk_fxd_40_160_a60m.def_arch
@N: CD630 :"Z:\windows\comet_fw\hdl\REF_CLK_DIV_GEN.vhd":29:7:29:21|Synthesizing work.ref_clk_div_gen.rtl.
Post processing for work.ref_clk_div_gen.rtl
@N: CD630 :"Z:\windows\comet_fw\hdl\EXEC_MODE_CNTL.vhd":26:7:26:20|Synthesizing work.exec_mode_cntl.rtl.
@N: CD630 :"Z:\windows\comet_fw\hdl\USB_EXEC.vhd":30:7:30:14|Synthesizing work.usb_exec.rtl_logic.
@N: CD231 :"Z:\windows\comet_fw\hdl\USB_EXEC.vhd":72:24:72:25|Using onehot encoding for type test_sm_states. For example, enumeration init is mapped to "10000".
@N: CD604 :"Z:\windows\comet_fw\hdl\USB_EXEC.vhd":217:16:217:33|OTHERS clause is not synthesized.
Post processing for work.usb_exec.rtl_logic
Post processing for work.exec_mode_cntl.rtl
@N: CD630 :"Z:\windows\comet_fw\smartgen\LVDS_BUFOUT\LVDS_BUFOUT.vhd":8:7:8:17|Synthesizing work.lvds_bufout.def_arch.
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3e.vhd":2519:10:2519:20|Synthesizing proasic3e.outbuf_lvds.syn_black_box.
Post processing for proasic3e.outbuf_lvds.syn_black_box
Post processing for work.lvds_bufout.def_arch
@W: CL168 :"Z:\windows\comet_fw\smartgen\LVDS_BUFOUT\LVDS_BUFOUT.vhd":40:4:40:18|Removing instance VCC_power_inst1 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@N: CD630 :"Z:\windows\comet_fw\smartgen\LVDS_CLK_IN\LVDS_CLK_IN.vhd":8:7:8:17|Synthesizing work.lvds_clk_in.def_arch.
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3e.vhd":2038:10:2038:19|Synthesizing proasic3e.inbuf_lvds.syn_black_box.
Post processing for proasic3e.inbuf_lvds.syn_black_box
Post processing for work.lvds_clk_in.def_arch
Post processing for work.top_comet.rtl
@W: CL252 :"Z:\windows\comet_fw\hdl\TOP_COMET.vhd":629:9:629:20|Bit 0 of signal PATT_ELK_DAT_23 is floating -- simulation mismatch possible.
@W: CL252 :"Z:\windows\comet_fw\hdl\TOP_COMET.vhd":629:9:629:20|Bit 1 of signal PATT_ELK_DAT_23 is floating -- simulation mismatch possible.
@W: CL252 :"Z:\windows\comet_fw\hdl\TOP_COMET.vhd":629:9:629:20|Bit 2 of signal PATT_ELK_DAT_23 is floating -- simulation mismatch possible.
@W: CL252 :"Z:\windows\comet_fw\hdl\TOP_COMET.vhd":629:9:629:20|Bit 3 of signal PATT_ELK_DAT_23 is floating -- simulation mismatch possible.
@W: CL252 :"Z:\windows\comet_fw\hdl\TOP_COMET.vhd":629:9:629:20|Bit 4 of signal PATT_ELK_DAT_23 is floating -- simulation mismatch possible.
@W: CL252 :"Z:\windows\comet_fw\hdl\TOP_COMET.vhd":629:9:629:20|Bit 5 of signal PATT_ELK_DAT_23 is floating -- simulation mismatch possible.
@W: CL252 :"Z:\windows\comet_fw\hdl\TOP_COMET.vhd":629:9:629:20|Bit 6 of signal PATT_ELK_DAT_23 is floating -- simulation mismatch possible.
@W: CL252 :"Z:\windows\comet_fw\hdl\TOP_COMET.vhd":629:9:629:20|Bit 7 of signal PATT_ELK_DAT_23 is floating -- simulation mismatch possible.
@W: CL252 :"Z:\windows\comet_fw\hdl\TOP_COMET.vhd":629:9:629:20|Bit 0 of signal PATT_ELK_DAT_22 is floating -- simulation mismatch possible.
@W: CL252 :"Z:\windows\comet_fw\hdl\TOP_COMET.vhd":629:9:629:20|Bit 1 of signal PATT_ELK_DAT_22 is floating -- simulation mismatch possible.
@W: CL252 :"Z:\windows\comet_fw\hdl\TOP_COMET.vhd":629:9:629:20|Bit 2 of signal PATT_ELK_DAT_22 is floating -- simulation mismatch possible.
@W: CL252 :"Z:\windows\comet_fw\hdl\TOP_COMET.vhd":629:9:629:20|Bit 3 of signal PATT_ELK_DAT_22 is floating -- simulation mismatch possible.
@W: CL252 :"Z:\windows\comet_fw\hdl\TOP_COMET.vhd":629:9:629:20|Bit 4 of signal PATT_ELK_DAT_22 is floating -- simulation mismatch possible.
@W: CL252 :"Z:\windows\comet_fw\hdl\TOP_COMET.vhd":629:9:629:20|Bit 5 of signal PATT_ELK_DAT_22 is floating -- simulation mismatch possible.
@W: CL252 :"Z:\windows\comet_fw\hdl\TOP_COMET.vhd":629:9:629:20|Bit 6 of signal PATT_ELK_DAT_22 is floating -- simulation mismatch possible.
@W: CL252 :"Z:\windows\comet_fw\hdl\TOP_COMET.vhd":629:9:629:20|Bit 7 of signal PATT_ELK_DAT_22 is floating -- simulation mismatch possible.
@W: CL252 :"Z:\windows\comet_fw\hdl\TOP_COMET.vhd":629:9:629:20|Bit 0 of signal PATT_ELK_DAT_21 is floating -- simulation mismatch possible.
@W: CL252 :"Z:\windows\comet_fw\hdl\TOP_COMET.vhd":629:9:629:20|Bit 1 of signal PATT_ELK_DAT_21 is floating -- simulation mismatch possible.
@W: CL252 :"Z:\windows\comet_fw\hdl\TOP_COMET.vhd":629:9:629:20|Bit 2 of signal PATT_ELK_DAT_21 is floating -- simulation mismatch possible.
@W: CL252 :"Z:\windows\comet_fw\hdl\TOP_COMET.vhd":629:9:629:20|Bit 3 of signal PATT_ELK_DAT_21 is floating -- simulation mismatch possible.
@W: CL252 :"Z:\windows\comet_fw\hdl\TOP_COMET.vhd":629:9:629:20|Bit 4 of signal PATT_ELK_DAT_21 is floating -- simulation mismatch possible.
@W: CL252 :"Z:\windows\comet_fw\hdl\TOP_COMET.vhd":629:9:629:20|Bit 5 of signal PATT_ELK_DAT_21 is floating -- simulation mismatch possible.
@W: CL252 :"Z:\windows\comet_fw\hdl\TOP_COMET.vhd":629:9:629:20|Bit 6 of signal PATT_ELK_DAT_21 is floating -- simulation mismatch possible.
@W: CL252 :"Z:\windows\comet_fw\hdl\TOP_COMET.vhd":629:9:629:20|Bit 7 of signal PATT_ELK_DAT_21 is floating -- simulation mismatch possible.
@W: CL252 :"Z:\windows\comet_fw\hdl\TOP_COMET.vhd":629:9:629:20|Bit 0 of signal PATT_ELK_DAT_20 is floating -- simulation mismatch possible.
@W: CL252 :"Z:\windows\comet_fw\hdl\TOP_COMET.vhd":629:9:629:20|Bit 1 of signal PATT_ELK_DAT_20 is floating -- simulation mismatch possible.
@W: CL252 :"Z:\windows\comet_fw\hdl\TOP_COMET.vhd":629:9:629:20|Bit 2 of signal PATT_ELK_DAT_20 is floating -- simulation mismatch possible.
@W: CL252 :"Z:\windows\comet_fw\hdl\TOP_COMET.vhd":629:9:629:20|Bit 3 of signal PATT_ELK_DAT_20 is floating -- simulation mismatch possible.
@W: CL252 :"Z:\windows\comet_fw\hdl\TOP_COMET.vhd":629:9:629:20|Bit 4 of signal PATT_ELK_DAT_20 is floating -- simulation mismatch possible.
@W: CL252 :"Z:\windows\comet_fw\hdl\TOP_COMET.vhd":629:9:629:20|Bit 5 of signal PATT_ELK_DAT_20 is floating -- simulation mismatch possible.
@W: CL252 :"Z:\windows\comet_fw\hdl\TOP_COMET.vhd":629:9:629:20|Bit 6 of signal PATT_ELK_DAT_20 is floating -- simulation mismatch possible.
@W: CL252 :"Z:\windows\comet_fw\hdl\TOP_COMET.vhd":629:9:629:20|Bit 7 of signal PATT_ELK_DAT_20 is floating -- simulation mismatch possible.
@N: CL201 :"Z:\windows\comet_fw\hdl\USB_EXEC.vhd":116:12:116:13|Trying to extract state machine for register TEST_SM.
Extracted state machine for register TEST_SM
State machine has 5 reachable states with original encodings of:
   00001
   00010
   00100
   01000
   10000
@N: CL201 :"Z:\windows\comet_fw\hdl\GP_CCC_SCONFIG.vhd":162:8:162:9|Trying to extract state machine for register SHIFT_SM.
Extracted state machine for register SHIFT_SM
State machine has 7 reachable states with original encodings of:
   0000001
   0000010
   0000100
   0001000
   0010000
   0100000
   1000000
@N: CL201 :"Z:\windows\comet_fw\hdl\MASTER_DES320M.vhd":236:12:236:13|Trying to extract state machine for register DES_SM.
Extracted state machine for register DES_SM
State machine has 9 reachable states with original encodings of:
   000000001
   000000010
   000000100
   000001000
   000010000
   000100000
   001000000
   010000000
   100000000
@N: CL159 :"Z:\windows\comet_fw\hdl\DDR_BIDIR_LVDS_DUAL_CLK.vhd":24:8:24:14|Input DDR_CLR is unused.
@N: CL201 :"Z:\windows\comet_fw\hdl\USB_INTERFACE.vhd":867:12:867:13|Trying to extract state machine for register REG_STATE.
Extracted state machine for register REG_STATE
State machine has 42 reachable states with original encodings of:
   000000
   000001
   000010
   000011
   000100
   000101
   000110
   000111
   001000
   001001
   001010
   001011
   001100
   001101
   001110
   001111
   010000
   010001
   010010
   010011
   010100
   010101
   010110
   010111
   011000
   011001
   011010
   011100
   011101
   011110
   110000
   110001
   110010
   110100
   110101
   110110
   110111
   111010
   111100
   111101
   111110
   111111
@N: CL201 :"Z:\windows\comet_fw\hdl\GP_PATT_GEN.vhd":94:12:94:13|Trying to extract state machine for register GP_PG_SM.
Extracted state machine for register GP_PG_SM
State machine has 11 reachable states with original encodings of:
   00000000000001
   00000000000010
   00000000000100
   00000000001000
   00000000010000
   00000100000000
   00001000000000
   00010000000000
   00100000000000
   01000000000000
   10000000000000

At c_vhdl Exit (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:09s; Memory used current: 113MB peak: 126MB)

Process took 0h:00m:11s realtime, 0h:00m:09s cputime

Process completed successfully.
# Sun Dec 29 18:59:21 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q4p1, Build 512R, built Oct 26 2017
@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 29 18:59:23 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:10s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:12s realtime, 0h:00m:10s cputime

Process completed successfully.
# Sun Dec 29 18:59:23 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q4p1, Build 512R, built Oct 26 2017
@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 74MB peak: 74MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 29 18:59:26 2019

###########################################################]
Pre-mapping Report

# Sun Dec 29 18:59:27 2019

Synopsys Microsemi Technology Pre-mapping, Version mapact, Build 2172R, Built Oct 30 2017 10:54:39
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09M-SP1-5

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: Z:\windows\comet_fw\constraint\Top_Basic_a.sdc
@L: Z:\windows\comet_fw\synthesis\TOP_COMET_scck.rpt 
Printing clock  summary report in "Z:\windows\comet_fw\synthesis\TOP_COMET_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 112MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 112MB)

@N: BN362 :"z:\windows\comet_fw\hdl\master_des320m.vhd":236:12:236:13|Removing sequential instance CCC_RESET_EN[0] (in view: work.MASTER_DES320M(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN115 :"z:\windows\comet_fw\hdl\elink_slave.vhd":187:2:187:13|Removing instance U_SLAVE_1ELK (in view: work.ELINK_SLAVE_3(rtl)) of type view:work.SLAVE_DES320S_1_18(rtl) because it does not drive other instances.
@N: BN115 :"z:\windows\comet_fw\hdl\elink_slave.vhd":187:2:187:13|Removing instance U_SLAVE_1ELK (in view: work.ELINK_SLAVE_2(rtl)) of type view:work.SLAVE_DES320S_1_19(rtl) because it does not drive other instances.
@N: BN115 :"z:\windows\comet_fw\hdl\elink_slave.vhd":187:2:187:13|Removing instance U_SLAVE_1ELK (in view: work.ELINK_SLAVE_1(rtl)) of type view:work.SLAVE_DES320S_1_20(rtl) because it does not drive other instances.
@N: BN115 :"z:\windows\comet_fw\hdl\elink_slave.vhd":187:2:187:13|Removing instance U_SLAVE_1ELK (in view: work.ELINK_SLAVE_0(rtl)) of type view:work.SLAVE_DES320S_1_21(rtl) because it does not drive other instances.
@N: BN362 :"z:\windows\comet_fw\hdl\slave_des320s.vhd":161:12:161:13|Removing sequential instance RECD_SER_WORD[7:0] (in view: work.SLAVE_DES320S_1_18(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"z:\windows\comet_fw\hdl\elink_slave.vhd":210:4:210:5|Removing sequential instance ELK_IN_F (in view: work.ELINK_SLAVE_3(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"z:\windows\comet_fw\hdl\elink_slave.vhd":210:4:210:5|Removing sequential instance ELK_IN_R (in view: work.ELINK_SLAVE_3(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"z:\windows\comet_fw\hdl\slave_des320s.vhd":161:12:161:13|Removing sequential instance RECD_SER_WORD[7:0] (in view: work.SLAVE_DES320S_1_19(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"z:\windows\comet_fw\hdl\elink_slave.vhd":210:4:210:5|Removing sequential instance ELK_IN_F (in view: work.ELINK_SLAVE_2(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"z:\windows\comet_fw\hdl\elink_slave.vhd":210:4:210:5|Removing sequential instance ELK_IN_R (in view: work.ELINK_SLAVE_2(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"z:\windows\comet_fw\hdl\slave_des320s.vhd":161:12:161:13|Removing sequential instance RECD_SER_WORD[7:0] (in view: work.SLAVE_DES320S_1_20(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"z:\windows\comet_fw\hdl\elink_slave.vhd":210:4:210:5|Removing sequential instance ELK_IN_F (in view: work.ELINK_SLAVE_1(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"z:\windows\comet_fw\hdl\elink_slave.vhd":210:4:210:5|Removing sequential instance ELK_IN_R (in view: work.ELINK_SLAVE_1(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"z:\windows\comet_fw\hdl\slave_des320s.vhd":161:12:161:13|Removing sequential instance RECD_SER_WORD[7:0] (in view: work.SLAVE_DES320S_1_21(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"z:\windows\comet_fw\hdl\elink_slave.vhd":210:4:210:5|Removing sequential instance ELK_IN_F (in view: work.ELINK_SLAVE_0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"z:\windows\comet_fw\hdl\elink_slave.vhd":210:4:210:5|Removing sequential instance ELK_IN_R (in view: work.ELINK_SLAVE_0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"z:\windows\comet_fw\hdl\slave_des320s.vhd":161:12:161:13|Removing sequential instance ARB_BYTE[14:0] (in view: work.SLAVE_DES320S_1_18(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"z:\windows\comet_fw\hdl\slave_des320s.vhd":161:12:161:13|Removing sequential instance ARB_BYTE[14:0] (in view: work.SLAVE_DES320S_1_19(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"z:\windows\comet_fw\hdl\slave_des320s.vhd":161:12:161:13|Removing sequential instance ARB_BYTE[14:0] (in view: work.SLAVE_DES320S_1_20(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"z:\windows\comet_fw\hdl\slave_des320s.vhd":161:12:161:13|Removing sequential instance ARB_BYTE[14:0] (in view: work.SLAVE_DES320S_1_21(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"z:\windows\comet_fw\hdl\slave_des320s.vhd":161:12:161:13|Removing sequential instance ARB_WRD_40M_FIXED[14:0] (in view: work.SLAVE_DES320S_1_18(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"z:\windows\comet_fw\hdl\slave_des320s.vhd":161:12:161:13|Removing sequential instance ARB_WRD_40M_FIXED[14:0] (in view: work.SLAVE_DES320S_1_19(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"z:\windows\comet_fw\hdl\slave_des320s.vhd":161:12:161:13|Removing sequential instance ARB_WRD_40M_FIXED[14:0] (in view: work.SLAVE_DES320S_1_20(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"z:\windows\comet_fw\hdl\slave_des320s.vhd":161:12:161:13|Removing sequential instance ARB_WRD_40M_FIXED[14:0] (in view: work.SLAVE_DES320S_1_21(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"z:\windows\comet_fw\hdl\slave_des320s.vhd":144:12:144:13|Removing sequential instance Q[14:0] (in view: work.SLAVE_DES320S_1_18(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"z:\windows\comet_fw\hdl\slave_des320s.vhd":144:12:144:13|Removing sequential instance Q[14:0] (in view: work.SLAVE_DES320S_1_19(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"z:\windows\comet_fw\hdl\slave_des320s.vhd":144:12:144:13|Removing sequential instance Q[14:0] (in view: work.SLAVE_DES320S_1_20(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"z:\windows\comet_fw\hdl\slave_des320s.vhd":144:12:144:13|Removing sequential instance Q[14:0] (in view: work.SLAVE_DES320S_1_21(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.

Finished netlist restructuring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 122MB peak: 124MB)



Clock Summary
*****************

Start                  Requested     Requested     Clock        Clock                Clock
Clock                  Frequency     Period        Type         Group                Load 
------------------------------------------------------------------------------------------
CCC_160M_ADJ           160.0 MHz     6.250         declared     default_clkgroup     0    
CCC_160M_ADJ_ALIAS     160.0 MHz     6.250         declared     default_clkgroup     422  
CCC_160M_FXD           160.0 MHz     6.250         declared     default_clkgroup     653  
CLK60MHZ               60.0 MHz      16.665        declared     group_39_31          618  
CLK_40M_GL             40.0 MHz      25.000        declared     default_clkgroup     1847 
Y_INFERRED             200.0 MHz     5.000         declared     default_clkgroup     4    
==========================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file Z:\windows\comet_fw\synthesis\TOP_COMET.sap.

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 121MB peak: 124MB)

Encoding state machine TEST_SM[0:4] (in view: work.USB_EXEC(rtl_logic))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000
Encoding state machine SHIFT_SM[0:6] (in view: work.GP_CCC_SCONFIG(rtl))
original code -> new code
   0000001 -> 0000001
   0000010 -> 0000010
   0000100 -> 0000100
   0001000 -> 0001000
   0010000 -> 0010000
   0100000 -> 0100000
   1000000 -> 1000000
Encoding state machine DES_SM[0:8] (in view: work.MASTER_DES320M(rtl))
original code -> new code
   000000001 -> 000000001
   000000010 -> 000000010
   000000100 -> 000000100
   000001000 -> 000001000
   000010000 -> 000010000
   000100000 -> 000100000
   001000000 -> 001000000
   010000000 -> 010000000
   100000000 -> 100000000
Encoding state machine REG_STATE[0:41] (in view: work.USB_INTERFACE(rtl))
original code -> new code
   000000 -> 000000
   000001 -> 000001
   000010 -> 000011
   000011 -> 000010
   000100 -> 000110
   000101 -> 000111
   000110 -> 000101
   000111 -> 000100
   001000 -> 001100
   001001 -> 001101
   001010 -> 001111
   001011 -> 001110
   001100 -> 001010
   001101 -> 001011
   001110 -> 001001
   001111 -> 001000
   010000 -> 011000
   010001 -> 011001
   010010 -> 011011
   010011 -> 011010
   010100 -> 011110
   010101 -> 011111
   010110 -> 011101
   010111 -> 011100
   011000 -> 010100
   011001 -> 010101
   011010 -> 010111
   011100 -> 010110
   011101 -> 010010
   011110 -> 010011
   110000 -> 010001
   110001 -> 010000
   110010 -> 110000
   110100 -> 110001
   110101 -> 110011
   110110 -> 110010
   110111 -> 110110
   111010 -> 110111
   111100 -> 110101
   111101 -> 110100
   111110 -> 111100
   111111 -> 111101
Encoding state machine GP_PG_SM[0:10] (in view: work.GP_PATT_GEN_1(rtl_logic))
original code -> new code
   00000000000001 -> 00000000001
   00000000000010 -> 00000000010
   00000000000100 -> 00000000100
   00000000001000 -> 00000001000
   00000000010000 -> 00000010000
   00000100000000 -> 00000100000
   00001000000000 -> 00001000000
   00010000000000 -> 00010000000
   00100000000000 -> 00100000000
   01000000000000 -> 01000000000
   10000000000000 -> 10000000000
Encoding state machine GP_PG_SM[0:10] (in view: work.GP_PATT_GEN_0(rtl_logic))
original code -> new code
   00000000000001 -> 00000000001
   00000000000010 -> 00000000010
   00000000000100 -> 00000000100
   00000000001000 -> 00000001000
   00000000010000 -> 00000010000
   00000100000000 -> 00000100000
   00001000000000 -> 00001000000
   00010000000000 -> 00010000000
   00100000000000 -> 00100000000
   01000000000000 -> 01000000000
   10000000000000 -> 10000000000
None
None
@W: MF511 |Found issues with constraints. Please check constraint checker report "Z:\windows\comet_fw\synthesis\TOP_COMET_cck.rpt" .

Finished constraint checker (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 128MB peak: 131MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 40MB peak: 131MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Sun Dec 29 18:59:30 2019

###########################################################]
Map & Optimize Report

# Sun Dec 29 18:59:32 2019

Synopsys Microsemi Technology Mapper, Version mapact, Build 2172R, Built Oct 30 2017 10:54:39
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09M-SP1-5

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 113MB peak: 114MB)


Available hyper_sources - for debug and ip models
	None Found


Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 117MB peak: 120MB)

@N: MO231 :"z:\windows\comet_fw\hdl\exec_mode_cntl.vhd":118:8:118:9|Found counter in view:work.EXEC_MODE_CNTL(rtl) instance DEL_CNT[7:0] 
@N: MO231 :"z:\windows\comet_fw\hdl\exec_mode_cntl.vhd":118:8:118:9|Found counter in view:work.EXEC_MODE_CNTL(rtl) instance PRESCALE[3:0] 
@N: MO231 :"z:\windows\comet_fw\hdl\usb_exec.vhd":83:12:83:13|Found counter in view:work.USB_EXEC(rtl_logic) instance T_CNT60M[7:0] 
Encoding state machine TEST_SM[0:4] (in view: work.USB_EXEC(rtl_logic))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000
@N: MO231 :"z:\windows\comet_fw\hdl\gp_ccc_sconfig.vhd":162:8:162:9|Found counter in view:work.GP_CCC_SCONFIG(rtl) instance BITCNT[7:0] 
Encoding state machine SHIFT_SM[0:6] (in view: work.GP_CCC_SCONFIG(rtl))
original code -> new code
   0000001 -> 0000001
   0000010 -> 0000010
   0000100 -> 0000100
   0001000 -> 0001000
   0010000 -> 0010000
   0100000 -> 0100000
   1000000 -> 1000000
@W: MO160 :"z:\windows\comet_fw\hdl\gp_ccc_sconfig.vhd":162:8:162:9|Register bit ALL81BITS[80] (in view view:work.GP_CCC_SCONFIG(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"z:\windows\comet_fw\hdl\gp_ccc_sconfig.vhd":162:8:162:9|Register bit ALL81BITS[75] (in view view:work.GP_CCC_SCONFIG(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"z:\windows\comet_fw\hdl\gp_ccc_sconfig.vhd":162:8:162:9|Register bit ALL81BITS[74] (in view view:work.GP_CCC_SCONFIG(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"z:\windows\comet_fw\hdl\gp_ccc_sconfig.vhd":162:8:162:9|Register bit ALL81BITS[70] (in view view:work.GP_CCC_SCONFIG(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"z:\windows\comet_fw\hdl\gp_ccc_sconfig.vhd":162:8:162:9|Register bit ALL81BITS[69] (in view view:work.GP_CCC_SCONFIG(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"z:\windows\comet_fw\hdl\gp_ccc_sconfig.vhd":162:8:162:9|Register bit ALL81BITS[68] (in view view:work.GP_CCC_SCONFIG(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"z:\windows\comet_fw\hdl\gp_ccc_sconfig.vhd":162:8:162:9|Register bit ALL81BITS[67] (in view view:work.GP_CCC_SCONFIG(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"z:\windows\comet_fw\hdl\gp_ccc_sconfig.vhd":162:8:162:9|Register bit ALL81BITS[66] (in view view:work.GP_CCC_SCONFIG(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"z:\windows\comet_fw\hdl\gp_ccc_sconfig.vhd":162:8:162:9|Register bit ALL81BITS[65] (in view view:work.GP_CCC_SCONFIG(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"z:\windows\comet_fw\hdl\gp_ccc_sconfig.vhd":162:8:162:9|Register bit ALL81BITS[64] (in view view:work.GP_CCC_SCONFIG(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"z:\windows\comet_fw\hdl\gp_ccc_sconfig.vhd":162:8:162:9|Register bit ALL81BITS[63] (in view view:work.GP_CCC_SCONFIG(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"z:\windows\comet_fw\hdl\gp_ccc_sconfig.vhd":162:8:162:9|Register bit ALL81BITS[62] (in view view:work.GP_CCC_SCONFIG(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"z:\windows\comet_fw\hdl\gp_ccc_sconfig.vhd":162:8:162:9|Register bit ALL81BITS[61] (in view view:work.GP_CCC_SCONFIG(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"z:\windows\comet_fw\hdl\gp_ccc_sconfig.vhd":162:8:162:9|Register bit ALL81BITS[60] (in view view:work.GP_CCC_SCONFIG(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"z:\windows\comet_fw\hdl\gp_ccc_sconfig.vhd":162:8:162:9|Register bit ALL81BITS[59] (in view view:work.GP_CCC_SCONFIG(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"z:\windows\comet_fw\hdl\gp_ccc_sconfig.vhd":162:8:162:9|Register bit ALL81BITS[58] (in view view:work.GP_CCC_SCONFIG(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"z:\windows\comet_fw\hdl\gp_ccc_sconfig.vhd":162:8:162:9|Register bit ALL81BITS[57] (in view view:work.GP_CCC_SCONFIG(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"z:\windows\comet_fw\hdl\gp_ccc_sconfig.vhd":162:8:162:9|Register bit ALL81BITS[56] (in view view:work.GP_CCC_SCONFIG(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"z:\windows\comet_fw\hdl\gp_ccc_sconfig.vhd":162:8:162:9|Register bit ALL81BITS[55] (in view view:work.GP_CCC_SCONFIG(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"z:\windows\comet_fw\hdl\gp_ccc_sconfig.vhd":162:8:162:9|Register bit ALL81BITS[54] (in view view:work.GP_CCC_SCONFIG(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"z:\windows\comet_fw\hdl\gp_ccc_sconfig.vhd":162:8:162:9|Register bit ALL81BITS[53] (in view view:work.GP_CCC_SCONFIG(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"z:\windows\comet_fw\hdl\gp_ccc_sconfig.vhd":162:8:162:9|Register bit ALL81BITS[52] (in view view:work.GP_CCC_SCONFIG(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"z:\windows\comet_fw\hdl\gp_ccc_sconfig.vhd":162:8:162:9|Register bit ALL81BITS[51] (in view view:work.GP_CCC_SCONFIG(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"z:\windows\comet_fw\hdl\gp_ccc_sconfig.vhd":162:8:162:9|Register bit ALL81BITS[45] (in view view:work.GP_CCC_SCONFIG(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"z:\windows\comet_fw\hdl\gp_ccc_sconfig.vhd":162:8:162:9|Register bit ALL81BITS[43] (in view view:work.GP_CCC_SCONFIG(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"z:\windows\comet_fw\hdl\gp_ccc_sconfig.vhd":162:8:162:9|Register bit ALL81BITS[38] (in view view:work.GP_CCC_SCONFIG(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"z:\windows\comet_fw\hdl\gp_ccc_sconfig.vhd":162:8:162:9|Register bit ALL81BITS[36] (in view view:work.GP_CCC_SCONFIG(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"z:\windows\comet_fw\hdl\gp_ccc_sconfig.vhd":162:8:162:9|Register bit ALL81BITS[35] (in view view:work.GP_CCC_SCONFIG(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"z:\windows\comet_fw\hdl\gp_ccc_sconfig.vhd":162:8:162:9|Register bit ALL81BITS[33] (in view view:work.GP_CCC_SCONFIG(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"z:\windows\comet_fw\hdl\gp_ccc_sconfig.vhd":162:8:162:9|Register bit ALL81BITS[32] (in view view:work.GP_CCC_SCONFIG(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"z:\windows\comet_fw\hdl\gp_ccc_sconfig.vhd":162:8:162:9|Register bit ALL81BITS[30] (in view view:work.GP_CCC_SCONFIG(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"z:\windows\comet_fw\hdl\gp_ccc_sconfig.vhd":162:8:162:9|Register bit ALL81BITS[29] (in view view:work.GP_CCC_SCONFIG(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"z:\windows\comet_fw\hdl\gp_ccc_sconfig.vhd":162:8:162:9|Register bit ALL81BITS[28] (in view view:work.GP_CCC_SCONFIG(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"z:\windows\comet_fw\hdl\gp_ccc_sconfig.vhd":162:8:162:9|Register bit ALL81BITS[27] (in view view:work.GP_CCC_SCONFIG(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"z:\windows\comet_fw\hdl\gp_ccc_sconfig.vhd":162:8:162:9|Register bit ALL81BITS[26] (in view view:work.GP_CCC_SCONFIG(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"z:\windows\comet_fw\hdl\gp_ccc_sconfig.vhd":162:8:162:9|Register bit ALL81BITS[25] (in view view:work.GP_CCC_SCONFIG(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"z:\windows\comet_fw\hdl\gp_ccc_sconfig.vhd":162:8:162:9|Register bit ALL81BITS[24] (in view view:work.GP_CCC_SCONFIG(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"z:\windows\comet_fw\hdl\gp_ccc_sconfig.vhd":162:8:162:9|Register bit ALL81BITS[23] (in view view:work.GP_CCC_SCONFIG(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"z:\windows\comet_fw\hdl\gp_ccc_sconfig.vhd":162:8:162:9|Register bit ALL81BITS[22] (in view view:work.GP_CCC_SCONFIG(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"z:\windows\comet_fw\hdl\gp_ccc_sconfig.vhd":162:8:162:9|Register bit ALL81BITS[21] (in view view:work.GP_CCC_SCONFIG(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"z:\windows\comet_fw\hdl\gp_ccc_sconfig.vhd":162:8:162:9|Register bit ALL81BITS[20] (in view view:work.GP_CCC_SCONFIG(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"z:\windows\comet_fw\hdl\gp_ccc_sconfig.vhd":162:8:162:9|Register bit ALL81BITS[19] (in view view:work.GP_CCC_SCONFIG(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"z:\windows\comet_fw\hdl\gp_ccc_sconfig.vhd":162:8:162:9|Register bit ALL81BITS[18] (in view view:work.GP_CCC_SCONFIG(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"z:\windows\comet_fw\hdl\gp_ccc_sconfig.vhd":162:8:162:9|Register bit ALL81BITS[17] (in view view:work.GP_CCC_SCONFIG(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"z:\windows\comet_fw\hdl\gp_ccc_sconfig.vhd":162:8:162:9|Register bit ALL81BITS[16] (in view view:work.GP_CCC_SCONFIG(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"z:\windows\comet_fw\hdl\gp_ccc_sconfig.vhd":162:8:162:9|Register bit ALL81BITS[15] (in view view:work.GP_CCC_SCONFIG(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"z:\windows\comet_fw\hdl\gp_ccc_sconfig.vhd":162:8:162:9|Register bit ALL81BITS[14] (in view view:work.GP_CCC_SCONFIG(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"z:\windows\comet_fw\hdl\gp_ccc_sconfig.vhd":162:8:162:9|Register bit ALL81BITS[13] (in view view:work.GP_CCC_SCONFIG(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"z:\windows\comet_fw\hdl\gp_ccc_sconfig.vhd":162:8:162:9|Register bit ALL81BITS[12] (in view view:work.GP_CCC_SCONFIG(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"z:\windows\comet_fw\hdl\gp_ccc_sconfig.vhd":162:8:162:9|Register bit ALL81BITS[6] (in view view:work.GP_CCC_SCONFIG(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"z:\windows\comet_fw\hdl\gp_ccc_sconfig.vhd":162:8:162:9|Register bit ALL81BITS[5] (in view view:work.GP_CCC_SCONFIG(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"z:\windows\comet_fw\hdl\gp_ccc_sconfig.vhd":162:8:162:9|Register bit ALL81BITS[4] (in view view:work.GP_CCC_SCONFIG(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"z:\windows\comet_fw\hdl\gp_ccc_sconfig.vhd":162:8:162:9|Register bit ALL81BITS[3] (in view view:work.GP_CCC_SCONFIG(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@N: MO231 :"z:\windows\comet_fw\hdl\master_des320m.vhd":236:12:236:13|Found counter in view:work.MASTER_DES320M(rtl) instance REG40M\.BIT_OS_CNT_7[8:0] 
@N: MO231 :"z:\windows\comet_fw\hdl\master_des320m.vhd":236:12:236:13|Found counter in view:work.MASTER_DES320M(rtl) instance REG40M\.BIT_OS_CNT_6[8:0] 
@N: MO231 :"z:\windows\comet_fw\hdl\master_des320m.vhd":236:12:236:13|Found counter in view:work.MASTER_DES320M(rtl) instance REG40M\.BIT_OS_CNT_5[8:0] 
@N: MO231 :"z:\windows\comet_fw\hdl\master_des320m.vhd":236:12:236:13|Found counter in view:work.MASTER_DES320M(rtl) instance REG40M\.BIT_OS_CNT_4[8:0] 
@N: MO231 :"z:\windows\comet_fw\hdl\master_des320m.vhd":236:12:236:13|Found counter in view:work.MASTER_DES320M(rtl) instance REG40M\.BIT_OS_CNT_3[8:0] 
@N: MO231 :"z:\windows\comet_fw\hdl\master_des320m.vhd":236:12:236:13|Found counter in view:work.MASTER_DES320M(rtl) instance REG40M\.BIT_OS_CNT_2[8:0] 
@N: MO231 :"z:\windows\comet_fw\hdl\master_des320m.vhd":236:12:236:13|Found counter in view:work.MASTER_DES320M(rtl) instance REG40M\.BIT_OS_CNT_1[8:0] 
@N: MO231 :"z:\windows\comet_fw\hdl\master_des320m.vhd":236:12:236:13|Found counter in view:work.MASTER_DES320M(rtl) instance REG40M\.BIT_OS_CNT_0[8:0] 
@N: MO231 :"z:\windows\comet_fw\hdl\master_des320m.vhd":236:12:236:13|Found counter in view:work.MASTER_DES320M(rtl) instance WAITCNT[13:0] 
@N: MO231 :"z:\windows\comet_fw\hdl\master_des320m.vhd":236:12:236:13|Found counter in view:work.MASTER_DES320M(rtl) instance MAX_CNT[8:0] 
Encoding state machine DES_SM[0:8] (in view: work.MASTER_DES320M(rtl))
original code -> new code
   000000001 -> 000000001
   000000010 -> 000000010
   000000100 -> 000000100
   000001000 -> 000001000
   000010000 -> 000010000
   000100000 -> 000100000
   001000000 -> 001000000
   010000000 -> 010000000
   100000000 -> 100000000
@N: MF176 |Default generator successful 
@N: MF238 :"z:\windows\comet_fw\hdl\master_des320m.vhd":509:74:509:112|Found 5-bit incrementor, 'un41_n_seqcnts[1:5]'
@N: MF179 :"z:\windows\comet_fw\hdl\master_des320m.vhd":568:28:568:61|Found 5 by 5 bit less-than operator ('<') SYNC_SM\.n_best_clkphase14 (in view: work.MASTER_DES320M(rtl))
@N: MF238 :"z:\windows\comet_fw\hdl\master_des320m.vhd":566:44:566:56|Found 5-bit incrementor, 'un3_n_index_cnt[28:32]'
@N: MO231 :"z:\windows\comet_fw\hdl\usb_interface.vhd":867:12:867:13|Found counter in view:work.USB_INTERFACE(rtl) instance REG_ADDR[8:0] 
@N: MO231 :"z:\windows\comet_fw\hdl\usb_interface.vhd":867:12:867:13|Found counter in view:work.USB_INTERFACE(rtl) instance SI_CNT[3:0] 
Encoding state machine REG_STATE[0:41] (in view: work.USB_INTERFACE(rtl))
original code -> new code
   000000 -> 000000
   000001 -> 000001
   000010 -> 000011
   000011 -> 000010
   000100 -> 000110
   000101 -> 000111
   000110 -> 000101
   000111 -> 000100
   001000 -> 001100
   001001 -> 001101
   001010 -> 001111
   001011 -> 001110
   001100 -> 001010
   001101 -> 001011
   001110 -> 001001
   001111 -> 001000
   010000 -> 011000
   010001 -> 011001
   010010 -> 011011
   010011 -> 011010
   010100 -> 011110
   010101 -> 011111
   010110 -> 011101
   010111 -> 011100
   011000 -> 010100
   011001 -> 010101
   011010 -> 010111
   011100 -> 010110
   011101 -> 010010
   011110 -> 010011
   110000 -> 010001
   110001 -> 010000
   110010 -> 110000
   110100 -> 110001
   110101 -> 110011
   110110 -> 110010
   110111 -> 110110
   111010 -> 110111
   111100 -> 110101
   111101 -> 110100
   111110 -> 111100
   111111 -> 111101
Encoding state machine GP_PG_SM[0:10] (in view: work.GP_PATT_GEN_1(rtl_logic))
original code -> new code
   00000000000001 -> 00000000001
   00000000000010 -> 00000000010
   00000000000100 -> 00000000100
   00000000001000 -> 00000001000
   00000000010000 -> 00000010000
   00000100000000 -> 00000100000
   00001000000000 -> 00001000000
   00010000000000 -> 00010000000
   00100000000000 -> 00100000000
   01000000000000 -> 01000000000
   10000000000000 -> 10000000000
@N: MF179 :"z:\windows\comet_fw\hdl\gp_patt_gen.vhd":264:19:264:47|Found 8 by 8 bit less-than operator ('<') GP_PG\.un1_ADDR_POINTER (in view: work.GP_PATT_GEN_1(rtl_logic))
Encoding state machine GP_PG_SM[0:10] (in view: work.GP_PATT_GEN_0(rtl_logic))
original code -> new code
   00000000000001 -> 00000000001
   00000000000010 -> 00000000010
   00000000000100 -> 00000000100
   00000000001000 -> 00000001000
   00000000010000 -> 00000010000
   00000100000000 -> 00000100000
   00001000000000 -> 00001000000
   00010000000000 -> 00010000000
   00100000000000 -> 00100000000
   01000000000000 -> 01000000000
   10000000000000 -> 10000000000
@N: MF179 :"z:\windows\comet_fw\hdl\gp_patt_gen.vhd":264:19:264:47|Found 8 by 8 bit less-than operator ('<') GP_PG\.un1_ADDR_POINTER (in view: work.GP_PATT_GEN_0(rtl_logic))

Starting factoring (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 129MB peak: 130MB)


Finished factoring (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 145MB peak: 149MB)

@W: BN132 :"z:\windows\comet_fw\hdl\sync_dat_sel.vhd":48:12:48:13|Removing sequential instance U_ELK23_CH.U_ELK1_SERDAT_SOURCE.SERDAT[0] because it is equivalent to instance U_ELK21_CH.U_ELK1_SERDAT_SOURCE.SERDAT[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"z:\windows\comet_fw\hdl\sync_dat_sel.vhd":48:12:48:13|Removing sequential instance U_ELK22_CH.U_ELK1_SERDAT_SOURCE.SERDAT[0] because it is equivalent to instance U_ELK21_CH.U_ELK1_SERDAT_SOURCE.SERDAT[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"z:\windows\comet_fw\hdl\sync_dat_sel.vhd":48:12:48:13|Removing sequential instance U_ELK21_CH.U_ELK1_SERDAT_SOURCE.SERDAT[0] because it is equivalent to instance U_ELK20_CH.U_ELK1_SERDAT_SOURCE.SERDAT[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"z:\windows\comet_fw\hdl\sync_dat_sel.vhd":48:12:48:13|Removing sequential instance U_ELK20_CH.U_ELK1_SERDAT_SOURCE.SERDAT[0] because it is equivalent to instance U_ELK19_CH.U_ELK1_SERDAT_SOURCE.SERDAT[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"z:\windows\comet_fw\hdl\sync_dat_sel.vhd":48:12:48:13|Removing sequential instance U_ELK23_CH.U_ELK1_SERDAT_SOURCE.SERDAT[1] because it is equivalent to instance U_ELK21_CH.U_ELK1_SERDAT_SOURCE.SERDAT[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"z:\windows\comet_fw\hdl\sync_dat_sel.vhd":48:12:48:13|Removing sequential instance U_ELK22_CH.U_ELK1_SERDAT_SOURCE.SERDAT[1] because it is equivalent to instance U_ELK21_CH.U_ELK1_SERDAT_SOURCE.SERDAT[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"z:\windows\comet_fw\hdl\sync_dat_sel.vhd":48:12:48:13|Removing sequential instance U_ELK21_CH.U_ELK1_SERDAT_SOURCE.SERDAT[1] because it is equivalent to instance U_ELK20_CH.U_ELK1_SERDAT_SOURCE.SERDAT[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"z:\windows\comet_fw\hdl\sync_dat_sel.vhd":48:12:48:13|Removing sequential instance U_ELK20_CH.U_ELK1_SERDAT_SOURCE.SERDAT[1] because it is equivalent to instance U_ELK19_CH.U_ELK1_SERDAT_SOURCE.SERDAT[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"z:\windows\comet_fw\hdl\sync_dat_sel.vhd":48:12:48:13|Removing sequential instance U_ELK23_CH.U_ELK1_SERDAT_SOURCE.SERDAT[2] because it is equivalent to instance U_ELK21_CH.U_ELK1_SERDAT_SOURCE.SERDAT[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"z:\windows\comet_fw\hdl\sync_dat_sel.vhd":48:12:48:13|Removing sequential instance U_ELK22_CH.U_ELK1_SERDAT_SOURCE.SERDAT[2] because it is equivalent to instance U_ELK21_CH.U_ELK1_SERDAT_SOURCE.SERDAT[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Starting gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 140MB peak: 149MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 140MB peak: 149MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:08s; Memory used current: 143MB peak: 167MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:09s; Memory used current: 144MB peak: 167MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:09s; Memory used current: 144MB peak: 167MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:10s; Memory used current: 143MB peak: 167MB)


Finished preparing to map (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:10s; Memory used current: 144MB peak: 167MB)


Finished technology mapping (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:11s; Memory used current: 197MB peak: 200MB)


High Fanout Net Report
**********************

Driver Instance / Pin Name                                                Fanout, notes                     
------------------------------------------------------------------------------------------------------------
U_MASTER_DES.U13C_MASTER_DESER.BIT_OS_SEL[0] / Q                          160                               
U_MASTER_DES.U13C_MASTER_DESER.BIT_OS_SEL[1] / Q                          178                               
U_MASTER_DES.U13C_MASTER_DESER.BIT_OS_SEL[2] / Q                          215                               
U200B_ELINKS.ADDR_POINTER[2] / Q                                          25                                
U200B_ELINKS.ADDR_POINTER[4] / Q                                          25                                
U200B_ELINKS.ADDR_POINTER[6] / Q                                          25                                
U200A_TFC.GP_PG_SM[10] / Q                                                29                                
U50_PATTERNS.USB_RXF_B / Q                                                25                                
U50_PATTERNS.SM_BANK_SEL[20] / Q                                          43                                
U50_PATTERNS.SM_BANK_SEL[21] / Q                                          31                                
U50_PATTERNS.REG_STATE[0] / Q                                             28                                
U50_PATTERNS.REG_STATE[1] / Q                                             33                                
U50_PATTERNS.REG_STATE[2] / Q                                             44                                
U50_PATTERNS.REG_STATE[3] / Q                                             37                                
U50_PATTERNS.REG_STATE[4] / Q                                             36                                
U50_PATTERNS.REG_STATE[5] / Q                                             32                                
U_MASTER_DES.U13C_MASTER_DESER.INDEX_CNT[0] / Q                           142                               
U_MASTER_DES.U13C_MASTER_DESER.INDEX_CNT[2] / Q                           40                                
U_MASTER_DES.U13C_MASTER_DESER.INDEX_CNT[3] / Q                           75                                
U_MASTER_DES.U13C_MASTER_DESER.CLKPHASE[1] / Q                            39                                
U_MASTER_DES.U13C_MASTER_DESER.CLKPHASE[2] / Q                            55                                
U_MASTER_DES.U13C_MASTER_DESER.CLKPHASE[3] / Q                            91                                
U_MASTER_DES.U13C_MASTER_DESER.CLKPHASE[4] / Q                            162                               
U_MASTER_DES.U13C_MASTER_DESER.DES_SM[8] / Q                              45                                
U_MASTER_DES.U13C_MASTER_DESER.DES_SM[6] / Q                              134                               
U_MASTER_DES.U13A_ADJ_160M.SHIFT_SM[4] / Q                                31                                
DEV_RST_B_pad / Y                                                         49 : 49 asynchronous set/reset    
U_EXEC_MASTER.MPOR_B / Q                                                  833 : 832 asynchronous set/reset  
U_EXEC_MASTER.USB_MASTER_EN.USB_EN_60M_2S / Q                             574 : 567 asynchronous set/reset  
U50_PATTERNS.U4E_REGCROSS.LOCAL_REG_VAL[1] / Q                            170                               
U50_PATTERNS.REG_STATE_s0_0_a2_0_a5 / Y                                   27                                
U50_PATTERNS.N_1566_i_i_o5 / Y                                            26                                
U50_PATTERNS.REG_STATE_s11_0_a2 / Y                                       40                                
U_MASTER_DES.U13C_MASTER_DESER.N_5150_i_0_o3 / Y                          80                                
U_MASTER_DES.U13C_MASTER_DESER.SYNC_SM.N_BIT_OS_VAL_14_18_i_a2[1] / Y     32                                
U_MASTER_DES.U13C_MASTER_DESER.SYNC_SM.N_BIT_OS_VAL_31_18_i_o2[2] / Y     33                                
U_MASTER_DES.U13C_MASTER_DESER.SYNC_SM.N_BIT_OS_VAL_14_18_3_0_a2 / Y      32                                
U_MASTER_DES.U13C_MASTER_DESER.un1_DES_SM_1034_i_a3 / Y                   32                                
U_MASTER_DES.U13C_MASTER_DESER.un1_DES_SM_1034_i_o2 / Y                   31                                
U_MASTER_DES.U13C_MASTER_DESER.SYNC_SM.N_BIT_OS_VAL_14_18_0_o3[0] / Y     32                                
U_MASTER_DES.U13C_MASTER_DESER.N_SEQCNTS_10[4] / Y                        31                                
U_MASTER_DES.U13C_MASTER_DESER.N_SEQCNTS_10[3] / Y                        31                                
U_MASTER_DES.U13C_MASTER_DESER.N_SEQCNTS_10[2] / Y                        31                                
U_MASTER_DES.U13C_MASTER_DESER.N_SEQCNTS_10[1] / Y                        31                                
U_MASTER_DES.U13C_MASTER_DESER.N_SEQCNTS_10[0] / Y                        31                                
U_EXEC_MASTER.MPOR_DCB_B / QN                                             1390 : 1390 asynchronous set/reset
U_EXEC_MASTER.MPOR_SALT_B / QN                                            496 : 496 asynchronous set/reset  
DCB_SALT_SEL_c_i / Y                                                      25                                
============================================================================================================

@N: FP130 |Promoting Net MASTER_DCB_POR_B_i_0_i on CLKINT  I_267 

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:12s; Memory used current: 197MB peak: 200MB)

Replicating Combinational Instance DCB_SALT_SEL_c_i, fanout 25 segments 2
Replicating Sequential Instance U_EXEC_MASTER.MPOR_SALT_B, fanout 496 segments 21
Replicating Combinational Instance U_MASTER_DES.U13C_MASTER_DESER.N_SEQCNTS_10[0], fanout 31 segments 2
Replicating Combinational Instance U_MASTER_DES.U13C_MASTER_DESER.N_SEQCNTS_10[1], fanout 31 segments 2
Replicating Combinational Instance U_MASTER_DES.U13C_MASTER_DESER.N_SEQCNTS_10[2], fanout 31 segments 2
Replicating Combinational Instance U_MASTER_DES.U13C_MASTER_DESER.N_SEQCNTS_10[3], fanout 31 segments 2
Replicating Combinational Instance U_MASTER_DES.U13C_MASTER_DESER.N_SEQCNTS_10[4], fanout 31 segments 2
Replicating Combinational Instance U_MASTER_DES.U13C_MASTER_DESER.SYNC_SM.N_BIT_OS_VAL_14_18_0_o3[0], fanout 32 segments 2
Replicating Combinational Instance U_MASTER_DES.U13C_MASTER_DESER.un1_DES_SM_1034_i_o2, fanout 31 segments 2
Replicating Combinational Instance U_MASTER_DES.U13C_MASTER_DESER.un1_DES_SM_1034_i_a3, fanout 32 segments 2
Replicating Combinational Instance U_MASTER_DES.U13C_MASTER_DESER.SYNC_SM.N_BIT_OS_VAL_14_18_3_0_a2, fanout 32 segments 2
Replicating Combinational Instance U_MASTER_DES.U13C_MASTER_DESER.SYNC_SM.N_BIT_OS_VAL_31_18_i_o2[2], fanout 34 segments 2
Replicating Combinational Instance U_MASTER_DES.U13C_MASTER_DESER.SYNC_SM.N_BIT_OS_VAL_14_18_i_a2[1], fanout 32 segments 2
Replicating Combinational Instance U_MASTER_DES.U13C_MASTER_DESER.N_5150_i_0_o3, fanout 80 segments 4
Replicating Combinational Instance U50_PATTERNS.REG_STATE_s11_0_a2, fanout 40 segments 2
Replicating Combinational Instance U50_PATTERNS.N_1566_i_i_o5, fanout 26 segments 2
Replicating Combinational Instance U50_PATTERNS.REG_STATE_s0_0_a2_0_a5, fanout 27 segments 2
Replicating Sequential Instance U50_PATTERNS.U4E_REGCROSS.LOCAL_REG_VAL[1], fanout 170 segments 8
Replicating Sequential Instance U_EXEC_MASTER.USB_MASTER_EN.USB_EN_60M_2S, fanout 574 segments 24
Replicating Sequential Instance U_EXEC_MASTER.MPOR_B, fanout 863 segments 36
Buffering DEV_RST_B_c, fanout 49 segments 3
Replicating Sequential Instance U_MASTER_DES.U13A_ADJ_160M.SHIFT_SM[4], fanout 31 segments 2
Replicating Sequential Instance U_MASTER_DES.U13C_MASTER_DESER.DES_SM[6], fanout 138 segments 6
Replicating Sequential Instance U_MASTER_DES.U13C_MASTER_DESER.DES_SM[8], fanout 54 segments 3
Replicating Sequential Instance U_MASTER_DES.U13C_MASTER_DESER.CLKPHASE[4], fanout 162 segments 7
Replicating Sequential Instance U_MASTER_DES.U13C_MASTER_DESER.CLKPHASE[3], fanout 91 segments 4
Replicating Sequential Instance U_MASTER_DES.U13C_MASTER_DESER.CLKPHASE[2], fanout 55 segments 3
Replicating Sequential Instance U_MASTER_DES.U13C_MASTER_DESER.CLKPHASE[1], fanout 39 segments 2
Replicating Sequential Instance U_MASTER_DES.U13C_MASTER_DESER.INDEX_CNT[3], fanout 75 segments 4
Replicating Sequential Instance U_MASTER_DES.U13C_MASTER_DESER.INDEX_CNT[2], fanout 40 segments 2
Replicating Sequential Instance U_MASTER_DES.U13C_MASTER_DESER.INDEX_CNT[0], fanout 142 segments 6
Replicating Sequential Instance U50_PATTERNS.REG_STATE[5], fanout 32 segments 2
Replicating Sequential Instance U50_PATTERNS.REG_STATE[4], fanout 37 segments 2
Replicating Sequential Instance U50_PATTERNS.REG_STATE[3], fanout 38 segments 2
Replicating Sequential Instance U50_PATTERNS.REG_STATE[2], fanout 44 segments 2
Replicating Sequential Instance U50_PATTERNS.REG_STATE[1], fanout 33 segments 2
Replicating Sequential Instance U50_PATTERNS.REG_STATE[0], fanout 29 segments 2
Replicating Sequential Instance U50_PATTERNS.SM_BANK_SEL[21], fanout 31 segments 2
Replicating Sequential Instance U50_PATTERNS.SM_BANK_SEL[20], fanout 43 segments 2
Replicating Sequential Instance U50_PATTERNS.USB_RXF_B, fanout 25 segments 2
Replicating Sequential Instance U200A_TFC.GP_PG_SM[10], fanout 29 segments 2
Replicating Sequential Instance U200B_ELINKS.ADDR_POINTER[6], fanout 25 segments 2
Replicating Sequential Instance U200B_ELINKS.ADDR_POINTER[4], fanout 25 segments 2
Replicating Sequential Instance U200B_ELINKS.ADDR_POINTER[2], fanout 25 segments 2
Replicating Sequential Instance U_MASTER_DES.U13C_MASTER_DESER.BIT_OS_SEL[2], fanout 215 segments 9
Replicating Sequential Instance U_MASTER_DES.U13C_MASTER_DESER.BIT_OS_SEL[1], fanout 178 segments 8
Replicating Sequential Instance U_MASTER_DES.U13C_MASTER_DESER.BIT_OS_SEL[0], fanout 160 segments 7
Replicating Sequential Instance U_EXEC_MASTER.MPOR_B_32, fanout 26 segments 2
Replicating Sequential Instance U_EXEC_MASTER.MPOR_B_31, fanout 25 segments 2
Replicating Sequential Instance U_EXEC_MASTER.MPOR_B_27, fanout 53 segments 3
Replicating Sequential Instance U_EXEC_MASTER.MPOR_B_24, fanout 36 segments 2
Replicating Sequential Instance U_EXEC_MASTER.MPOR_B_22, fanout 25 segments 2
Replicating Sequential Instance U_EXEC_MASTER.MPOR_B_17, fanout 28 segments 2
Replicating Sequential Instance U_EXEC_MASTER.MPOR_B_16, fanout 29 segments 2
Replicating Sequential Instance U_EXEC_MASTER.USB_MASTER_EN.USB_EN_60M_2S_22, fanout 30 segments 2
Replicating Sequential Instance U_EXEC_MASTER.USB_MASTER_EN.USB_EN_60M_2S_2, fanout 25 segments 2
Replicating Sequential Instance U_EXEC_MASTER.USB_MASTER_EN.USB_EN_60M_2S_1, fanout 25 segments 2
Replicating Sequential Instance U_EXEC_MASTER.SYNC_BRD_RST_BI, fanout 80 segments 4
Buffering DCB_SALT_SEL_c, fanout 25 segments 2
Replicating Combinational Instance U_EXEC_MASTER.un1_CCC_1_LOCK_STAT_1D_i_i_a2_0, fanout 51 segments 3
Replicating Sequential Instance U_EXEC_MASTER.MPOR_B_0, fanout 27 segments 2
Replicating Sequential Instance U_EXEC_MASTER.USB_MASTER_EN.USB_EN_60M_1S, fanout 27 segments 2

Added 3 Buffers
Added 184 Cells via replication
	Added 164 Sequential Cells via replication
	Added 20 Combinational Cells via replication

Finished restoring hierarchy (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:12s; Memory used current: 198MB peak: 200MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
6 non-gated/non-generated clock tree(s) driving 3537 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================================== Non-Gated/Non-Generated Clocks ===================================================
Clock Tree ID     Driving Element               Drive Element Type                Fanout     Sample Instance                         
-------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       CLK_40M_GL                    clock definition on keepbuf       1837       TFC_SYNC_DET                            
@K:CKID0002       CCC_160M_FXD                  clock definition on keepbuf       656        U_ELK0_CMD_TX.SER_CMD_WORD_R[3]         
@K:CKID0003       CLK60MHZ                      clock definition on keepbuf       618        U50_PATTERNS.RD_USB_ADBUS[7]            
@K:CKID0004       U_MASTER_DES                  clock definition on hierarchy     403        TFC_IN_F                                
@K:CKID0005       U_MASTER_DES.CCC_160M_ADJ     clock definition on keepbuf       19         U_MASTER_DES.U13C_MASTER_DESER.ADJ_Q[14]
@K:CKID0006       U0_200M_BUF                   clock definition on hierarchy     4          U_GEN_REF_CLK.GEN_40M_REFCNT[2]         
=====================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:13s; Memory used current: 186MB peak: 200MB)

Writing Analyst data base Z:\windows\comet_fw\synthesis\synwork\TOP_COMET_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:16s; CPU Time elapsed 0h:00m:15s; Memory used current: 195MB peak: 200MB)

Writing EDIF Netlist and constraint files
L-2016.09M-SP1-5

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:17s; CPU Time elapsed 0h:00m:16s; Memory used current: 197MB peak: 200MB)


Start final timing analysis (Real Time elapsed 0h:00m:18s; CPU Time elapsed 0h:00m:16s; Memory used current: 195MB peak: 200MB)

@N: MT615 |Found clock CLK60MHZ with period 16.66ns 
@N: MT615 |Found clock CLK_40M_GL with period 25.00ns 
@N: MT615 |Found clock CCC_160M_FXD with period 6.25ns 
@N: MT615 |Found clock CCC_160M_ADJ_ALIAS with period 6.25ns 
@N: MT615 |Found clock Y_INFERRED with period 5.00ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Dec 29 18:59:50 2019
#


Top view:               TOP_COMET
Library name:           PA3
Operating conditions:   COMWCSTD ( T = 70.0, V = 1.42, P = 1.74, tree_type = balanced_tree )
Requested Frequency:    40.0 MHz
Wire load mode:         top
Wire load model:        proasic3e
Paths requested:        5
Constraint File(s):    Z:\windows\comet_fw\constraint\Top_Basic_a.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 1.283

                       Requested     Estimated     Requested     Estimated               Clock        Clock           
Starting Clock         Frequency     Frequency     Period        Period        Slack     Type         Group           
----------------------------------------------------------------------------------------------------------------------
CCC_160M_ADJ_ALIAS     160.0 MHz     394.9 MHz     6.250         2.532         3.718     declared     default_clkgroup
CCC_160M_FXD           160.0 MHz     264.2 MHz     6.250         3.785         2.465     declared     default_clkgroup
CLK60MHZ               60.0 MHz      66.3 MHz      16.665        15.085        1.580     declared     group_39_31     
CLK_40M_GL             40.0 MHz      57.4 MHz      25.000        17.411        2.712     declared     default_clkgroup
Y_INFERRED             200.0 MHz     269.0 MHz     5.000         3.717         1.283     declared     default_clkgroup
======================================================================================================================
@W: MT548 :"z:/windows/comet_fw/constraint/top_basic_a.sdc":24:0:24:0|Source for clock CCC_160M_ADJ not found in netlist. Run the constraint checker to verify if constraints are applied correctly.





Clock Relationships
*******************

Clocks                                  |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
------------------------------------------------------------------------------------------------------------------------------
Starting            Ending              |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
------------------------------------------------------------------------------------------------------------------------------
CLK_40M_GL          CLK_40M_GL          |  25.000      7.589  |  No paths    -      |  12.500      7.966  |  No paths    -    
CLK_40M_GL          CCC_160M_FXD        |  6.250       2.712  |  No paths    -      |  No paths    -      |  No paths    -    
CLK_40M_GL          CLK60MHZ            |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
CCC_160M_FXD        CLK_40M_GL          |  6.250       4.618  |  No paths    -      |  No paths    -      |  No paths    -    
CCC_160M_FXD        CCC_160M_FXD        |  6.250       2.465  |  No paths    -      |  No paths    -      |  No paths    -    
CLK60MHZ            CLK_40M_GL          |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
CLK60MHZ            CLK60MHZ            |  16.665      1.580  |  No paths    -      |  No paths    -      |  No paths    -    
CCC_160M_ADJ_ALIAS  CCC_160M_FXD        |  6.250       4.554  |  No paths    -      |  No paths    -      |  No paths    -    
CCC_160M_ADJ_ALIAS  CCC_160M_ADJ_ALIAS  |  6.250       3.718  |  No paths    -      |  No paths    -      |  No paths    -    
Y_INFERRED          Y_INFERRED          |  5.000       1.283  |  No paths    -      |  No paths    -      |  No paths    -    
==============================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CCC_160M_ADJ_ALIAS
====================================



Starting Points with Worst Slack
********************************

                                     Starting                                                Arrival          
Instance                             Reference              Type       Pin     Net           Time        Slack
                                     Clock                                                                    
--------------------------------------------------------------------------------------------------------------
TFC_IN_F                             CCC_160M_ADJ_ALIAS     DFN1C0     Q       TFC_IN_F      0.737       3.718
TFC_IN_R                             CCC_160M_ADJ_ALIAS     DFN1C0     Q       TFC_IN_R      0.737       3.718
ELK0_IN_F                            CCC_160M_ADJ_ALIAS     DFN1C0     Q       ELK0_IN_F     0.737       3.725
ELK0_IN_R                            CCC_160M_ADJ_ALIAS     DFN1C0     Q       ELK0_IN_R     0.737       3.725
U_ELK2_CH.U_SLAVE_1ELK.ADJ_Q[0]      CCC_160M_ADJ_ALIAS     DFN1C0     Q       ADJ_Q[0]      0.737       4.554
U_ELK18_CH.U_SLAVE_1ELK.ADJ_Q[0]     CCC_160M_ADJ_ALIAS     DFN1C0     Q       ADJ_Q[0]      0.737       4.554
U_ELK9_CH.U_SLAVE_1ELK.ADJ_Q[0]      CCC_160M_ADJ_ALIAS     DFN1C0     Q       ADJ_Q[0]      0.737       4.554
U_ELK7_CH.U_SLAVE_1ELK.ADJ_Q[0]      CCC_160M_ADJ_ALIAS     DFN1C0     Q       ADJ_Q[0]      0.737       4.554
U_ELK17_CH.U_SLAVE_1ELK.ADJ_Q[0]     CCC_160M_ADJ_ALIAS     DFN1C0     Q       ADJ_Q[0]      0.737       4.554
U_ELK5_CH.U_SLAVE_1ELK.ADJ_Q[0]      CCC_160M_ADJ_ALIAS     DFN1C0     Q       ADJ_Q[0]      0.737       4.554
==============================================================================================================


Ending Points with Worst Slack
******************************

                                                     Starting                                                  Required          
Instance                                             Reference              Type       Pin     Net             Time         Slack
                                                     Clock                                                                       
---------------------------------------------------------------------------------------------------------------------------------
U_MASTER_DES.U13C_MASTER_DESER.ADJ_SER_IN_F_0DEL     CCC_160M_ADJ_ALIAS     DFN1C0     D       SER_RX_IN_F     5.676        3.718
U_MASTER_DES.U13C_MASTER_DESER.ADJ_SER_IN_R_0DEL     CCC_160M_ADJ_ALIAS     DFN1C0     D       SER_RX_IN_R     5.676        3.718
U_ELK5_CH.U_SLAVE_1ELK.ADJ_Q[2]                      CCC_160M_ADJ_ALIAS     DFN1C0     D       ADJ_Q[0]        5.676        4.554
U_ELK16_CH.U_SLAVE_1ELK.ADJ_Q[2]                     CCC_160M_ADJ_ALIAS     DFN1C0     D       ADJ_Q[0]        5.676        4.554
U_ELK12_CH.U_SLAVE_1ELK.ADJ_Q[2]                     CCC_160M_ADJ_ALIAS     DFN1C0     D       ADJ_Q[0]        5.676        4.554
U_ELK10_CH.U_SLAVE_1ELK.ADJ_Q[2]                     CCC_160M_ADJ_ALIAS     DFN1C0     D       ADJ_Q[0]        5.676        4.554
U_ELK8_CH.U_SLAVE_1ELK.ADJ_Q[2]                      CCC_160M_ADJ_ALIAS     DFN1C0     D       ADJ_Q[0]        5.676        4.554
U_ELK4_CH.U_SLAVE_1ELK.ADJ_Q[2]                      CCC_160M_ADJ_ALIAS     DFN1C0     D       ADJ_Q[0]        5.676        4.554
U_MASTER_DES.U13C_MASTER_DESER.ADJ_Q[2]              CCC_160M_ADJ_ALIAS     DFN1C0     D       ADJ_Q[0]        5.676        4.554
U_ELK17_CH.U_SLAVE_1ELK.ADJ_Q[2]                     CCC_160M_ADJ_ALIAS     DFN1C0     D       ADJ_Q[0]        5.676        4.554
=================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.250
    - Setup time:                            0.574
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.676

    - Propagation time:                      1.959
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 3.718

    Number of logic level(s):                1
    Starting point:                          TFC_IN_F / Q
    Ending point:                            U_MASTER_DES.U13C_MASTER_DESER.ADJ_SER_IN_F_0DEL / D
    The start point is clocked by            CCC_160M_ADJ_ALIAS [rising] on pin CLK
    The end   point is clocked by            CCC_160M_ADJ_ALIAS [rising] on pin CLK

Instance / Net                                                      Pin      Pin               Arrival     No. of    
Name                                                     Type       Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------
TFC_IN_F                                                 DFN1C0     Q        Out     0.737     0.737       -         
TFC_IN_F                                                 Net        -        -       0.322     -           1         
U_MASTER_DES.U13C_MASTER_DESER.ADJ_SER_IN_F_0DEL_RNO     MX2        A        In      -         1.058       -         
U_MASTER_DES.U13C_MASTER_DESER.ADJ_SER_IN_F_0DEL_RNO     MX2        Y        Out     0.579     1.637       -         
SER_RX_IN_F                                              Net        -        -       0.322     -           1         
U_MASTER_DES.U13C_MASTER_DESER.ADJ_SER_IN_F_0DEL         DFN1C0     D        In      -         1.959       -         
=====================================================================================================================
Total path delay (propagation time + setup) of 2.532 is 1.889(74.6%) logic and 0.643(25.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: CCC_160M_FXD
====================================



Starting Points with Worst Slack
********************************

                                        Starting                                           Arrival          
Instance                                Reference        Type       Pin     Net            Time        Slack
                                        Clock                                                               
------------------------------------------------------------------------------------------------------------
U_ELK22_CH.U_ELK1_CMD_TX.START_RISE     CCC_160M_FXD     DFN1C0     Q       START_RISE     0.737       2.465
U_ELK23_CH.U_ELK1_CMD_TX.START_RISE     CCC_160M_FXD     DFN1C0     Q       START_RISE     0.737       2.465
U_ELK0_CMD_TX.START_RISE                CCC_160M_FXD     DFN1C0     Q       START_RISE     0.737       2.465
U_ELK4_CH.U_ELK1_CMD_TX.START_RISE      CCC_160M_FXD     DFN1C0     Q       START_RISE     0.737       2.465
U_ELK6_CH.U_ELK1_CMD_TX.START_RISE      CCC_160M_FXD     DFN1C0     Q       START_RISE     0.737       2.465
U_ELK7_CH.U_ELK1_CMD_TX.START_RISE      CCC_160M_FXD     DFN1C0     Q       START_RISE     0.737       2.465
U_ELK3_CH.U_ELK1_CMD_TX.START_RISE      CCC_160M_FXD     DFN1C0     Q       START_RISE     0.737       2.465
U_ELK12_CH.U_ELK1_CMD_TX.START_RISE     CCC_160M_FXD     DFN1C0     Q       START_RISE     0.737       2.465
U_ELK16_CH.U_ELK1_CMD_TX.START_RISE     CCC_160M_FXD     DFN1C0     Q       START_RISE     0.737       2.465
U_ELK21_CH.U_ELK1_CMD_TX.START_RISE     CCC_160M_FXD     DFN1C0     Q       START_RISE     0.737       2.465
============================================================================================================


Ending Points with Worst Slack
******************************

                                               Starting                                                    Required          
Instance                                       Reference        Type       Pin     Net                     Time         Slack
                                               Clock                                                                         
-----------------------------------------------------------------------------------------------------------------------------
U_ELK17_CH.U_ELK1_CMD_TX.SER_CMD_WORD_F[0]     CCC_160M_FXD     DFN1C0     D       N_SER_CMD_WORD_F[0]     5.676        2.465
U_ELK8_CH.U_ELK1_CMD_TX.SER_CMD_WORD_F[0]      CCC_160M_FXD     DFN1C0     D       N_SER_CMD_WORD_F[0]     5.676        2.465
U_ELK2_CH.U_ELK1_CMD_TX.SER_CMD_WORD_F[0]      CCC_160M_FXD     DFN1C0     D       N_SER_CMD_WORD_F[0]     5.676        2.465
U_ELK22_CH.U_ELK1_CMD_TX.SER_CMD_WORD_F[0]     CCC_160M_FXD     DFN1C0     D       N_SER_CMD_WORD_F[0]     5.676        2.465
U_ELK23_CH.U_ELK1_CMD_TX.SER_CMD_WORD_F[0]     CCC_160M_FXD     DFN1C0     D       N_SER_CMD_WORD_F[0]     5.676        2.465
U_ELK7_CH.U_ELK1_CMD_TX.SER_CMD_WORD_F[0]      CCC_160M_FXD     DFN1C0     D       N_SER_CMD_WORD_F[0]     5.676        2.465
U_TFC_CMD_TX.SER_CMD_WORD_F[0]                 CCC_160M_FXD     DFN1C0     D       N_SER_CMD_WORD_F[0]     5.676        2.465
U_ELK3_CH.U_ELK1_CMD_TX.SER_CMD_WORD_F[0]      CCC_160M_FXD     DFN1C0     D       N_SER_CMD_WORD_F[0]     5.676        2.465
U_ELK1_CH.U_ELK1_CMD_TX.SER_CMD_WORD_F[0]      CCC_160M_FXD     DFN1C0     D       N_SER_CMD_WORD_F[0]     5.676        2.465
U_ELK0_CMD_TX.SER_CMD_WORD_F[0]                CCC_160M_FXD     DFN1C0     D       N_SER_CMD_WORD_F[0]     5.676        2.465
=============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.250
    - Setup time:                            0.574
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.676

    - Propagation time:                      3.212
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.465

    Number of logic level(s):                1
    Starting point:                          U_ELK22_CH.U_ELK1_CMD_TX.START_RISE / Q
    Ending point:                            U_ELK22_CH.U_ELK1_CMD_TX.SER_CMD_WORD_F[0] / D
    The start point is clocked by            CCC_160M_FXD [rising] on pin CLK
    The end   point is clocked by            CCC_160M_FXD [rising] on pin CLK

Instance / Net                                                Pin      Pin               Arrival     No. of    
Name                                               Type       Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------
U_ELK22_CH.U_ELK1_CMD_TX.START_RISE                DFN1C0     Q        Out     0.737     0.737       -         
START_RISE                                         Net        -        -       1.639     -           8         
U_ELK22_CH.U_ELK1_CMD_TX.SER_CMD_WORD_F_RNO[0]     NOR2B      A        In      -         2.376       -         
U_ELK22_CH.U_ELK1_CMD_TX.SER_CMD_WORD_F_RNO[0]     NOR2B      Y        Out     0.514     2.890       -         
N_SER_CMD_WORD_F[0]                                Net        -        -       0.322     -           1         
U_ELK22_CH.U_ELK1_CMD_TX.SER_CMD_WORD_F[0]         DFN1C0     D        In      -         3.212       -         
===============================================================================================================
Total path delay (propagation time + setup) of 3.785 is 1.825(48.2%) logic and 1.960(51.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: CLK60MHZ
====================================



Starting Points with Worst Slack
********************************

                                 Starting                                               Arrival          
Instance                         Reference     Type         Pin     Net                 Time        Slack
                                 Clock                                                                   
---------------------------------------------------------------------------------------------------------
U50_PATTERNS.REG_STATE[2]        CLK60MHZ      DFN1C0       Q       REG_STATE[2]        0.580       1.580
U50_PATTERNS.REG_STATE[3]        CLK60MHZ      DFN1C0       Q       REG_STATE[3]        0.737       1.702
U50_PATTERNS.REG_STATE[5]        CLK60MHZ      DFN1C0       Q       REG_STATE[5]        0.737       1.745
U50_PATTERNS.SM_BANK_SEL[18]     CLK60MHZ      DFN1E1C0     Q       SM_BANK_SEL[18]     0.737       1.746
U50_PATTERNS.REG_STATE_0[4]      CLK60MHZ      DFN1C0       Q       REG_STATE_0[4]      0.737       1.802
U50_PATTERNS.REG_STATE[1]        CLK60MHZ      DFN1C0       Q       REG_STATE[1]        0.737       1.884
U50_PATTERNS.SM_BANK_SEL[19]     CLK60MHZ      DFN1E1C0     Q       SM_BANK_SEL[19]     0.737       1.886
U50_PATTERNS.REG_STATE_0[1]      CLK60MHZ      DFN1C0       Q       REG_STATE_0[1]      0.737       1.929
U50_PATTERNS.REG_STATE[0]        CLK60MHZ      DFN1C0       Q       REG_STATE[0]        0.580       2.058
U50_PATTERNS.REG_STATE_0[3]      CLK60MHZ      DFN1C0       Q       REG_STATE_0[3]      0.737       2.064
=========================================================================================================


Ending Points with Worst Slack
******************************

                                   Starting                                              Required          
Instance                           Reference     Type         Pin     Net                Time         Slack
                                   Clock                                                                   
-----------------------------------------------------------------------------------------------------------
U50_PATTERNS.ELINK_ADDRA_15[0]     CLK60MHZ      DFN1E0C0     D       N_TFC_ADDRA[0]     16.092       1.580
U50_PATTERNS.ELINK_ADDRA_15[1]     CLK60MHZ      DFN1E0C0     D       N_TFC_ADDRA[1]     16.092       1.580
U50_PATTERNS.ELINK_ADDRA_15[2]     CLK60MHZ      DFN1E0C0     D       N_TFC_ADDRA[2]     16.092       1.580
U50_PATTERNS.ELINK_ADDRA_15[3]     CLK60MHZ      DFN1E0C0     D       N_TFC_ADDRA[3]     16.092       1.580
U50_PATTERNS.ELINK_ADDRA_15[4]     CLK60MHZ      DFN1E0C0     D       N_TFC_ADDRA[4]     16.092       1.580
U50_PATTERNS.ELINK_ADDRA_15[5]     CLK60MHZ      DFN1E0C0     D       N_TFC_ADDRA[5]     16.092       1.580
U50_PATTERNS.ELINK_ADDRA_15[6]     CLK60MHZ      DFN1E0C0     D       N_TFC_ADDRA[6]     16.092       1.580
U50_PATTERNS.ELINK_ADDRA_15[7]     CLK60MHZ      DFN1E0C0     D       N_TFC_ADDRA[7]     16.092       1.580
U50_PATTERNS.ELINK_ADDRA_16[0]     CLK60MHZ      DFN1E0C0     D       N_TFC_ADDRA[0]     16.092       1.580
U50_PATTERNS.ELINK_ADDRA_16[1]     CLK60MHZ      DFN1E0C0     D       N_TFC_ADDRA[1]     16.092       1.580
===========================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      16.665
    - Setup time:                            0.573
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         16.092

    - Propagation time:                      14.512
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.580

    Number of logic level(s):                7
    Starting point:                          U50_PATTERNS.REG_STATE[2] / Q
    Ending point:                            U50_PATTERNS.ELINK_ADDRA_15[0] / D
    The start point is clocked by            CLK60MHZ [rising] on pin CLK
    The end   point is clocked by            CLK60MHZ [rising] on pin CLK

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                    Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
U50_PATTERNS.REG_STATE[2]               DFN1C0       Q        Out     0.580     0.580       -         
REG_STATE[2]                            Net          -        -       2.409     -           22        
U50_PATTERNS.REG_STATE_RNIUFQN_1[0]     NOR2         B        In      -         2.989       -         
U50_PATTERNS.REG_STATE_RNIUFQN_1[0]     NOR2         Y        Out     0.514     3.504       -         
N_1710_i_0                              Net          -        -       1.423     -           6         
U50_PATTERNS.REG_STATE_RNI1SN31[5]      NOR2B        A        In      -         4.927       -         
U50_PATTERNS.REG_STATE_RNI1SN31[5]      NOR2B        Y        Out     0.514     5.441       -         
N_427                                   Net          -        -       0.322     -           1         
U50_PATTERNS.REG_STATE_RNIPNS13[5]      AO1A         C        In      -         5.763       -         
U50_PATTERNS.REG_STATE_RNIPNS13[5]      AO1A         Y        Out     0.633     6.396       -         
N_254                                   Net          -        -       0.322     -           1         
U50_PATTERNS.REG_STATE_RNIOVPD3[1]      NOR2A        A        In      -         6.717       -         
U50_PATTERNS.REG_STATE_RNIOVPD3[1]      NOR2A        Y        Out     0.627     7.345       -         
N_1704                                  Net          -        -       0.806     -           3         
U50_PATTERNS.ELK_N_ACTIVE_RNI412H3      NOR2B        B        In      -         8.151       -         
U50_PATTERNS.ELK_N_ACTIVE_RNI412H3      NOR2B        Y        Out     0.627     8.778       -         
N_429                                   Net          -        -       0.322     -           1         
U50_PATTERNS.USB_TXE_B_RNIDI8PA         OR3          C        In      -         9.100       -         
U50_PATTERNS.USB_TXE_B_RNIDI8PA         OR3          Y        Out     0.751     9.851       -         
N_261                                   Net          -        -       1.639     -           8         
U50_PATTERNS.REG_ADDR_RNI52SAB[0]       NOR3B        A        In      -         11.490      -         
U50_PATTERNS.REG_ADDR_RNI52SAB[0]       NOR3B        Y        Out     0.641     12.131      -         
N_TFC_ADDRA[0]                          Net          -        -       2.381     -           21        
U50_PATTERNS.ELINK_ADDRA_15[0]          DFN1E0C0     D        In      -         14.512      -         
======================================================================================================
Total path delay (propagation time + setup) of 15.085 is 5.462(36.2%) logic and 9.623(63.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: CLK_40M_GL
====================================



Starting Points with Worst Slack
********************************

                                              Starting                                            Arrival          
Instance                                      Reference      Type       Pin     Net               Time        Slack
                                              Clock                                                                
-------------------------------------------------------------------------------------------------------------------
U_ELK19_CH.U_ELK1_SERDAT_SOURCE.SERDAT[0]     CLK_40M_GL     DFN1C0     Q       ELK_TX_DAT[0]     0.737       2.712
U_ELK19_CH.U_ELK1_SERDAT_SOURCE.SERDAT[1]     CLK_40M_GL     DFN1C0     Q       ELK_TX_DAT[1]     0.737       2.712
U_ELK19_CH.U_ELK1_SERDAT_SOURCE.SERDAT[2]     CLK_40M_GL     DFN1C0     Q       ELK_TX_DAT[2]     0.737       2.767
U_ELK19_CH.U_ELK1_SERDAT_SOURCE.SERDAT[3]     CLK_40M_GL     DFN1C0     Q       ELK_TX_DAT[3]     0.737       2.767
U_ELK19_CH.U_ELK1_SERDAT_SOURCE.SERDAT[4]     CLK_40M_GL     DFN1C0     Q       ELK_TX_DAT[4]     0.737       2.767
U_ELK19_CH.U_ELK1_SERDAT_SOURCE.SERDAT[5]     CLK_40M_GL     DFN1C0     Q       ELK_TX_DAT[5]     0.737       2.767
U_ELK19_CH.U_ELK1_SERDAT_SOURCE.SERDAT[6]     CLK_40M_GL     DFN1C0     Q       ELK_TX_DAT[6]     0.737       2.767
U_ELK19_CH.U_ELK1_SERDAT_SOURCE.SERDAT[7]     CLK_40M_GL     DFN1C0     Q       ELK_TX_DAT[7]     0.737       2.767
U_ELK10_CH.U_ELK1_SERDAT_SOURCE.SERDAT[0]     CLK_40M_GL     DFN1C0     Q       ELK_TX_DAT[0]     0.737       3.669
U_ELK2_CH.U_ELK1_SERDAT_SOURCE.SERDAT[0]      CLK_40M_GL     DFN1C0     Q       ELK_TX_DAT[0]     0.737       3.669
===================================================================================================================


Ending Points with Worst Slack
******************************

                                               Starting                                                  Required          
Instance                                       Reference      Type       Pin     Net                     Time         Slack
                                               Clock                                                                       
---------------------------------------------------------------------------------------------------------------------------
U_ELK19_CH.U_ELK1_CMD_TX.SER_CMD_WORD_F[0]     CLK_40M_GL     DFN1C0     D       N_SER_CMD_WORD_F[0]     5.676        2.712
U_ELK20_CH.U_ELK1_CMD_TX.SER_CMD_WORD_F[0]     CLK_40M_GL     DFN1C0     D       N_SER_CMD_WORD_F[0]     5.676        2.712
U_ELK22_CH.U_ELK1_CMD_TX.SER_CMD_WORD_F[0]     CLK_40M_GL     DFN1C0     D       N_SER_CMD_WORD_F[0]     5.676        2.712
U_ELK23_CH.U_ELK1_CMD_TX.SER_CMD_WORD_F[0]     CLK_40M_GL     DFN1C0     D       N_SER_CMD_WORD_F[0]     5.676        2.712
U_ELK21_CH.U_ELK1_CMD_TX.SER_CMD_WORD_F[0]     CLK_40M_GL     DFN1C0     D       N_SER_CMD_WORD_F[0]     5.676        2.712
U_ELK19_CH.U_ELK1_CMD_TX.SER_CMD_WORD_R[0]     CLK_40M_GL     DFN1C0     D       N_SER_CMD_WORD_R[0]     5.676        2.712
U_ELK21_CH.U_ELK1_CMD_TX.SER_CMD_WORD_R[0]     CLK_40M_GL     DFN1C0     D       N_SER_CMD_WORD_R[0]     5.676        2.712
U_ELK23_CH.U_ELK1_CMD_TX.SER_CMD_WORD_R[0]     CLK_40M_GL     DFN1C0     D       N_SER_CMD_WORD_R[0]     5.676        2.712
U_ELK20_CH.U_ELK1_CMD_TX.SER_CMD_WORD_R[0]     CLK_40M_GL     DFN1C0     D       N_SER_CMD_WORD_R[0]     5.676        2.712
U_ELK22_CH.U_ELK1_CMD_TX.SER_CMD_WORD_R[0]     CLK_40M_GL     DFN1C0     D       N_SER_CMD_WORD_R[0]     5.676        2.712
===========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.250
    - Setup time:                            0.574
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.676

    - Propagation time:                      2.965
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.712

    Number of logic level(s):                1
    Starting point:                          U_ELK19_CH.U_ELK1_SERDAT_SOURCE.SERDAT[0] / Q
    Ending point:                            U_ELK23_CH.U_ELK1_CMD_TX.SER_CMD_WORD_F[0] / D
    The start point is clocked by            CLK_40M_GL [rising] on pin CLK
    The end   point is clocked by            CCC_160M_FXD [rising] on pin CLK

Instance / Net                                                Pin      Pin               Arrival     No. of    
Name                                               Type       Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------
U_ELK19_CH.U_ELK1_SERDAT_SOURCE.SERDAT[0]          DFN1C0     Q        Out     0.737     0.737       -         
ELK_TX_DAT[0]                                      Net        -        -       1.279     -           5         
U_ELK23_CH.U_ELK1_CMD_TX.SER_CMD_WORD_F_RNO[0]     NOR2B      B        In      -         2.016       -         
U_ELK23_CH.U_ELK1_CMD_TX.SER_CMD_WORD_F_RNO[0]     NOR2B      Y        Out     0.627     2.644       -         
N_SER_CMD_WORD_F[0]                                Net        -        -       0.322     -           1         
U_ELK23_CH.U_ELK1_CMD_TX.SER_CMD_WORD_F[0]         DFN1C0     D        In      -         2.965       -         
===============================================================================================================
Total path delay (propagation time + setup) of 3.539 is 1.938(54.8%) logic and 1.601(45.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: Y_INFERRED
====================================



Starting Points with Worst Slack
********************************

                                    Starting                                                Arrival          
Instance                            Reference      Type       Pin     Net                   Time        Slack
                                    Clock                                                                    
-------------------------------------------------------------------------------------------------------------
U_GEN_REF_CLK.GEN_40M_REFCNT[1]     Y_INFERRED     DFN1C0     Q       GEN_40M_REFCNT[1]     0.737       1.283
U_GEN_REF_CLK.GEN_40M_REFCNT[2]     Y_INFERRED     DFN1C0     Q       GEN_40M_REFCNT[2]     0.737       1.575
U_GEN_REF_CLK.GEN_40M_REFCNT[0]     Y_INFERRED     DFN1C0     Q       GEN_40M_REFCNT[0]     0.737       2.072
=============================================================================================================


Ending Points with Worst Slack
******************************

                                    Starting                                                  Required          
Instance                            Reference      Type       Pin     Net                     Time         Slack
                                    Clock                                                                       
----------------------------------------------------------------------------------------------------------------
U_GEN_REF_CLK.GEN_40M_REFCNT[1]     Y_INFERRED     DFN1C0     D       SUM1                    4.461        1.283
U_GEN_REF_CLK.GEN_40M_REFCNT[2]     Y_INFERRED     DFN1C0     D       N_GEN_40M_REFCNT[2]     4.426        1.472
U_GEN_REF_CLK.GEN_40M_REFCNT[0]     Y_INFERRED     DFN1C0     D       N_GEN_40M_REFCNT[0]     4.461        1.476
U_GEN_REF_CLK.GEN_40M_REF           Y_INFERRED     DFN1C0     D       un14_gen_40m_refcnt     4.461        1.712
================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.461

    - Propagation time:                      3.179
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     1.283

    Number of logic level(s):                1
    Starting point:                          U_GEN_REF_CLK.GEN_40M_REFCNT[1] / Q
    Ending point:                            U_GEN_REF_CLK.GEN_40M_REFCNT[1] / D
    The start point is clocked by            Y_INFERRED [rising] on pin CLK
    The end   point is clocked by            Y_INFERRED [rising] on pin CLK

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                          Type       Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
U_GEN_REF_CLK.GEN_40M_REFCNT[1]               DFN1C0     Q        Out     0.737     0.737       -         
GEN_40M_REFCNT[1]                             Net        -        -       1.184     -           4         
U_GEN_REF_CLK.un2_n_gen_40m_refcnt_1.SUM1     XOR2       B        In      -         1.921       -         
U_GEN_REF_CLK.un2_n_gen_40m_refcnt_1.SUM1     XOR2       Y        Out     0.937     2.857       -         
SUM1                                          Net        -        -       0.322     -           1         
U_GEN_REF_CLK.GEN_40M_REFCNT[1]               DFN1C0     D        In      -         3.179       -         
==========================================================================================================
Total path delay (propagation time + setup) of 3.717 is 2.212(59.5%) logic and 1.505(40.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:18s; CPU Time elapsed 0h:00m:16s; Memory used current: 195MB peak: 200MB)


Finished timing report (Real Time elapsed 0h:00m:18s; CPU Time elapsed 0h:00m:16s; Memory used current: 195MB peak: 200MB)

--------------------------------------------------------------------------------
Target Part: A3PE1500_PQFP208_STD
Report for cell TOP_COMET.rtl
  Core Cell usage:
              cell count     area count*area
              AND2    10      1.0       10.0
             AND2A     4      1.0        4.0
              AND3     6      1.0        6.0
               AO1   169      1.0      169.0
              AO13     3      1.0        3.0
              AO16     1      1.0        1.0
              AO1A    53      1.0       53.0
              AO1B     6      1.0        6.0
              AO1C    21      1.0       21.0
              AO1D     5      1.0        5.0
              AOI1    36      1.0       36.0
             AOI1A     4      1.0        4.0
             AOI1B     9      1.0        9.0
              AX1A     1      1.0        1.0
              AX1C     8      1.0        8.0
              AX1E     5      1.0        5.0
              BUFF     3      1.0        3.0
            CLKINT     1      0.0        0.0
           DDR_OUT    25      0.0        0.0
           DDR_REG    21      0.0        0.0
               GND   160      0.0        0.0
               INV    20      1.0       20.0
               MX2  1344      1.0     1344.0
              MX2A    17      1.0       17.0
              MX2B    34      1.0       34.0
              MX2C    11      1.0       11.0
              NOR2    90      1.0       90.0
             NOR2A   291      1.0      291.0
             NOR2B   348      1.0      348.0
              NOR3    41      1.0       41.0
             NOR3A   119      1.0      119.0
             NOR3B   114      1.0      114.0
             NOR3C   105      1.0      105.0
               OA1    28      1.0       28.0
              OA1A    14      1.0       14.0
              OA1B    40      1.0       40.0
              OA1C    27      1.0       27.0
              OAI1     2      1.0        2.0
               OR2   216      1.0      216.0
              OR2A   101      1.0      101.0
              OR2B    24      1.0       24.0
               OR3   145      1.0      145.0
              OR3A    26      1.0       26.0
              OR3B    15      1.0       15.0
              OR3C     4      1.0        4.0
            PLLINT     3      0.0        0.0
               VCC   160      0.0        0.0
               XA1     2      1.0        2.0
              XA1A     5      1.0        5.0
              XA1B    44      1.0       44.0
              XA1C    44      1.0       44.0
             XNOR2     9      1.0        9.0
             XNOR3     3      1.0        3.0
               XO1    16      1.0       16.0
              XOR2    66      1.0       66.0


            DFI1C0     9      1.0        9.0
          DFI1E1P0     1      1.0        1.0
            DFI1P0    26      1.0       26.0
            DFN1C0  2387      1.0     2387.0
          DFN1E0C0   146      1.0      146.0
          DFN1E0P0    46      1.0       46.0
          DFN1E1C0   841      1.0      841.0
          DFN1E1P0     7      1.0        7.0
            DFN1P0    31      1.0       31.0
            DYNCCC     2      0.0        0.0
            RAM4K9    21      0.0        0.0
                   -----          ----------
             TOTAL  7596              7203.0


  IO Cell usage:
              cell count
       BIBUF_F_24U     8
        BIBUF_LVDS    27
             INBUF     6
        INBUF_LVDS     1
            OUTBUF    13
       OUTBUF_LVDS     1
     TRIBUFF_F_24U     4
                   -----
             TOTAL    60


Core Cells         : 7203 of 38400 (19%)
IO Cells           : 60

  RAM/ROM Usage Summary
Block Rams : 21 of 60 (35%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:18s; CPU Time elapsed 0h:00m:17s; Memory used current: 39MB peak: 200MB)

Process took 0h:00m:18s realtime, 0h:00m:17s cputime
# Sun Dec 29 18:59:50 2019

###########################################################]
