
---------- Begin Simulation Statistics ----------
final_tick                                 6380965000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  76935                       # Simulator instruction rate (inst/s)
host_mem_usage                                 724100                       # Number of bytes of host memory used
host_op_rate                                   123224                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   129.98                       # Real time elapsed on the host
host_tick_rate                               49091717                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000004                       # Number of instructions simulated
sim_ops                                      16016672                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.006381                       # Number of seconds simulated
sim_ticks                                  6380965000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                   9373550                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  8640629                       # number of cc regfile writes
system.cpu.committedInsts                    10000004                       # Number of Instructions Simulated
system.cpu.committedOps                      16016672                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.276193                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.276193                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   1006078                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   530761                       # number of floating regfile writes
system.cpu.idleCycles                          134169                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                79697                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1401350                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.458901                       # Inst execution rate
system.cpu.iew.exec_refs                      4659104                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1587011                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 1187602                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               3369444                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                925                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              2008                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1645790                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            20339274                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               3072093                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            176682                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              18618391                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   9945                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               2393627                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  70613                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               2407031                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            338                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        43261                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          36436                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  24509408                       # num instructions consuming a value
system.cpu.iew.wb_count                      18466811                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.563297                       # average fanout of values written-back
system.cpu.iew.wb_producers                  13806069                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.447023                       # insts written-back per cycle
system.cpu.iew.wb_sent                       18535141                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 30251019                       # number of integer regfile reads
system.cpu.int_regfile_writes                14899669                       # number of integer regfile writes
system.cpu.ipc                               0.783581                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.783581                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            217310      1.16%      1.16% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              13360355     71.08%     72.24% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   53      0.00%     72.24% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 44140      0.23%     72.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              131363      0.70%     73.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     73.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1429      0.01%     73.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     73.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     73.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     73.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     73.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     73.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 8825      0.05%     73.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     73.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                40175      0.21%     73.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     73.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                19352      0.10%     73.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              256391      1.36%     74.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     74.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     74.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               4692      0.02%     74.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     74.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     74.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     74.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     74.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     74.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     74.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            8226      0.04%     74.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     74.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     74.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult           4182      0.02%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              3057180     16.27%     91.27% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1237566      6.58%     97.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           42772      0.23%     98.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         361059      1.92%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               18795076                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  945043                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             1858082                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       887038                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            1069548                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      289037                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.015378                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  144174     49.88%     49.88% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     49.88% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     49.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     49.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     49.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     49.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     49.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     49.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     49.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     49.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     49.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      3      0.00%     49.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     49.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    160      0.06%     49.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     49.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                   1041      0.36%     50.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                 29561     10.23%     60.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     60.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     60.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   66      0.02%     60.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     60.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     60.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     60.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     60.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     60.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     60.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     60.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     60.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     60.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     60.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     60.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     60.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     60.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     60.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     60.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     60.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     60.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     60.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     60.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     60.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     60.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     60.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     60.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     60.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     60.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     60.55% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 103511     35.81%     96.36% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  9122      3.16%     99.52% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               596      0.21%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite              803      0.28%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               17921760                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           48663633                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     17579773                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          23592591                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   20337920                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  18795076                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1354                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         4322536                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             14767                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            151                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      7108675                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      12627762                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.488393                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.117697                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             7006394     55.48%     55.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1210170      9.58%     65.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1090705      8.64%     73.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1049539      8.31%     82.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              679475      5.38%     87.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              600698      4.76%     92.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              589480      4.67%     96.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              213799      1.69%     98.52% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              187502      1.48%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        12627762                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.472745                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            256175                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            90678                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              3369444                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1645790                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 7685456                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    702                       # number of misc regfile writes
system.cpu.numCycles                         12761931                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1516                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        38390                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         85407                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           29                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        59742                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          903                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       120506                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            903                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                 2064346                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1568209                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             70111                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              1070086                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 1061030                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.153713                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  191441                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 11                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           21898                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              11493                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            10405                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1930                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         4316218                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            1203                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             69390                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     12047780                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.329429                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.210863                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         7004738     58.14%     58.14% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         1610533     13.37%     71.51% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         1121418      9.31%     80.82% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3          814813      6.76%     87.58% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          170233      1.41%     88.99% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          410889      3.41%     92.40% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          126269      1.05%     93.45% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7           85223      0.71%     94.16% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8          703664      5.84%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     12047780                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             10000004                       # Number of instructions committed
system.cpu.commit.opsCommitted               16016672                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     4150461                       # Number of memory references committed
system.cpu.commit.loads                       2695202                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                         334                       # Number of memory barriers committed
system.cpu.commit.branches                    1221874                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                     829848                       # Number of committed floating point instructions.
system.cpu.commit.integer                    15504649                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                156974                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       177488      1.11%      1.11% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     11214635     70.02%     71.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult           38      0.00%     71.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        40525      0.25%     71.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd       128428      0.80%     72.18% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     72.18% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt         1248      0.01%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         7936      0.05%     72.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     72.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        18147      0.11%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            6      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        16320      0.10%     72.45% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       253856      1.58%     74.04% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     74.04% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     74.04% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         2037      0.01%     74.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     74.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     74.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     74.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     74.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     74.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     74.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt         3698      0.02%     74.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     74.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     74.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult         1849      0.01%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      2669945     16.67%     90.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      1117553      6.98%     97.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        25257      0.16%     97.89% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       337706      2.11%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     16016672                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples        703664                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data      3567220                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3567220                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3567220                       # number of overall hits
system.cpu.dcache.overall_hits::total         3567220                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       103096                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         103096                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       103096                       # number of overall misses
system.cpu.dcache.overall_misses::total        103096                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   5682581993                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   5682581993                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   5682581993                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   5682581993                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      3670316                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3670316                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      3670316                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3670316                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.028089                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.028089                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.028089                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.028089                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 55119.325609                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 55119.325609                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 55119.325609                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 55119.325609                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        28841                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          309                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               775                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              34                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    37.214194                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets     9.088235                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        41795                       # number of writebacks
system.cpu.dcache.writebacks::total             41795                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        44915                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        44915                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        44915                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        44915                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        58181                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        58181                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        58181                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        58181                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3455566993                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3455566993                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3455566993                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3455566993                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.015852                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.015852                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.015852                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.015852                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 59393.392912                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 59393.392912                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 59393.392912                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 59393.392912                       # average overall mshr miss latency
system.cpu.dcache.replacements                  57669                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2148814                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2148814                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        66240                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         66240                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3029726500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3029726500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2215054                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2215054                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.029904                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.029904                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 45738.624698                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 45738.624698                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        44904                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        44904                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        21336                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        21336                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    839952000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    839952000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.009632                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009632                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 39367.829021                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 39367.829021                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1418406                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1418406                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        36856                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        36856                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2652855493                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2652855493                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1455262                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1455262                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.025326                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.025326                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 71978.931327                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71978.931327                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           11                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           11                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        36845                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        36845                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2615614993                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2615614993                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.025318                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.025318                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 70989.686335                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70989.686335                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   6380965000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           509.333921                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3625401                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             58181                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             62.312456                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   509.333921                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.994793                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.994793                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           43                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          144                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          312                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7398813                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7398813                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6380965000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  1239241                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               8357344                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   2174899                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                785665                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                  70613                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              1013087                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  1608                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               21319156                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                  7859                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                     3070548                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     1587022                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          2979                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         16689                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6380965000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   6380965000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6380965000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            1397597                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       13274339                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     2064346                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1263964                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      11150982                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  144358                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  903                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          6074                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           26                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles            1                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   1275149                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 18793                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           12627762                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              1.745786                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.027831                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  9010381     71.35%     71.35% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   157478      1.25%     72.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   319920      2.53%     75.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   202540      1.60%     76.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   299703      2.37%     79.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   261225      2.07%     81.18% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   360678      2.86%     84.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   155275      1.23%     85.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  1860562     14.73%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             12627762                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.161758                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.040151                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      1271873                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1271873                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1271873                       # number of overall hits
system.cpu.icache.overall_hits::total         1271873                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3275                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3275                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3275                       # number of overall misses
system.cpu.icache.overall_misses::total          3275                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    200520500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    200520500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    200520500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    200520500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1275148                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1275148                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1275148                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1275148                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002568                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002568                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002568                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002568                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61227.633588                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61227.633588                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61227.633588                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61227.633588                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          163                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    32.600000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2073                       # number of writebacks
system.cpu.icache.writebacks::total              2073                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          692                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          692                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          692                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          692                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2583                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2583                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2583                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2583                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    161732000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    161732000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    161732000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    161732000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002026                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002026                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002026                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002026                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 62614.014712                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 62614.014712                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 62614.014712                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 62614.014712                       # average overall mshr miss latency
system.cpu.icache.replacements                   2073                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1271873                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1271873                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3275                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3275                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    200520500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    200520500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1275148                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1275148                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002568                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002568                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61227.633588                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61227.633588                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          692                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          692                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2583                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2583                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    161732000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    161732000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002026                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002026                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 62614.014712                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 62614.014712                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   6380965000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           502.064949                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1274456                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2583                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            493.401471                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   502.064949                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.980596                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.980596                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          509                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2552879                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2552879                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6380965000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     1276109                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          1278                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6380965000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   6380965000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6380965000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                      853866                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  674225                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 1522                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 338                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 190521                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                   10                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    636                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON   6380965000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                  70613                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  1554997                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 3810105                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          13849                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   2627097                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               4551101                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               20969674                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 10526                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 793417                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 740744                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                2999960                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents              53                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands            27149049                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    56693282                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 34537608                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   1102158                       # Number of floating rename lookups
system.cpu.rename.committedMaps              21428780                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  5720171                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     739                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                 720                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   3839708                       # count of insts added to the skid buffer
system.cpu.rob.reads                         31664474                       # The number of ROB reads
system.cpu.rob.writes                        41246913                       # The number of ROB writes
system.cpu.thread_0.numInsts                 10000004                       # Number of Instructions committed
system.cpu.thread_0.numOps                   16016672                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  471                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                13272                       # number of demand (read+write) hits
system.l2.demand_hits::total                    13743                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 471                       # number of overall hits
system.l2.overall_hits::.cpu.data               13272                       # number of overall hits
system.l2.overall_hits::total                   13743                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2110                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              44909                       # number of demand (read+write) misses
system.l2.demand_misses::total                  47019                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2110                       # number of overall misses
system.l2.overall_misses::.cpu.data             44909                       # number of overall misses
system.l2.overall_misses::total                 47019                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    152701500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3227075000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3379776500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    152701500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3227075000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3379776500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             2581                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            58181                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                60762                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2581                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           58181                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               60762                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.817513                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.771884                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.773822                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.817513                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.771884                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.773822                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 72370.379147                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 71858.090806                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 71881.079989                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 72370.379147                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 71858.090806                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 71881.079989                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               28262                       # number of writebacks
system.l2.writebacks::total                     28262                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          2110                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         44909                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             47019                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2110                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        44909                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            47019                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    131146000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   2767711000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2898857000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    131146000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   2767711000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2898857000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.817513                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.771884                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.773822                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.817513                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.771884                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.773822                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 62154.502370                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 61629.317063                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 61652.885004                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 62154.502370                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 61629.317063                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 61652.885004                       # average overall mshr miss latency
system.l2.replacements                          39288                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        41795                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            41795                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        41795                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        41795                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2069                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2069                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2069                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2069                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data              1049                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1049                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           35797                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               35797                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   2549143500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2549143500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         36846                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             36846                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.971530                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.971530                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 71211.093108                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 71211.093108                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        35797                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          35797                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2182723000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2182723000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.971530                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.971530                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 60975.025840                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 60975.025840                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            471                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                471                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2110                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2110                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    152701500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    152701500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         2581                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2581                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.817513                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.817513                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 72370.379147                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 72370.379147                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2110                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2110                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    131146000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    131146000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.817513                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.817513                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 62154.502370                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 62154.502370                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         12223                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             12223                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         9112                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            9112                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    677931500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    677931500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        21335                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         21335                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.427092                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.427092                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 74399.857331                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 74399.857331                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         9112                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         9112                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    584988000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    584988000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.427092                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.427092                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 64199.736611                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 64199.736611                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   6380965000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7733.333488                       # Cycle average of tags in use
system.l2.tags.total_refs                      120479                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     47480                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.537468                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      57.336353                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       268.779564                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7407.217570                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.006999                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.032810                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.904201                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.944010                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          100                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         8082                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1011320                       # Number of tag accesses
system.l2.tags.data_accesses                  1011320                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6380965000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     28262.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2110.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     44905.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001395990500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1753                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1753                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              121834                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              26519                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       47019                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      28262                       # Number of write requests accepted
system.mem_ctrls.readBursts                     47019                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    28262                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      4                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.30                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 47019                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                28262                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   43947                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2327                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     607                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     120                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1758                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1769                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1758                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         1753                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      26.814033                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.165639                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    169.780158                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          1744     99.49%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            8      0.46%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6912-7167            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1753                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1753                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.107815                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.100992                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.492305                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1665     94.98%     94.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                4      0.23%     95.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               71      4.05%     99.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               12      0.68%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1753                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     256                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 3009216                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1808768                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    471.59                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    283.46                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    6368788500                       # Total gap between requests
system.mem_ctrls.avgGap                      84600.21                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       135040                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      2873920                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      1807168                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 21162943.222537659109                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 450389557.065428197384                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 283212335.438291847706                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2110                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        44909                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        28262                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     61514500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1285748250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 136998245500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     29153.79                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     28630.08                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   4847436.33                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       135040                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      2874176                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       3009216                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       135040                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       135040                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      1808768                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      1808768                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2110                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        44909                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          47019                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        28262                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         28262                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     21162943                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    450429676                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        471592620                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     21162943                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     21162943                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    283463081                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       283463081                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    283463081                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     21162943                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    450429676                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       755055701                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                47015                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               28237                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         3265                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         3155                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2988                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         3004                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2969                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         3064                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         3072                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2847                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2910                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2791                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2903                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2876                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2909                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2711                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2871                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2680                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         1854                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         2033                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         1876                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         1857                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         1823                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         1638                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         1733                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         1721                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         1788                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         1762                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         1806                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1695                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         1807                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         1662                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         1680                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         1502                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               465731500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             235075000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1347262750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 9906.02                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           28656.02                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               40012                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              25634                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            85.10                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           90.78                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         9606                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   501.366646                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   290.344561                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   417.825596                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         2717     28.28%     28.28% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         1507     15.69%     43.97% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          638      6.64%     50.61% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          442      4.60%     55.22% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          314      3.27%     58.48% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          296      3.08%     61.57% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          293      3.05%     64.62% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          322      3.35%     67.97% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         3077     32.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         9606                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               3008960                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            1807168                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              471.552500                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              283.212335                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    5.90                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                3.68                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               2.21                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               87.23                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   6380965000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        35885640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        19073670                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      173958960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      75872700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 503390160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   1596722190                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   1105682400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    3510585720                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   550.165331                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   2845116500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    212940000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   3322908500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        32701200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        17381100                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      161728140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      71524440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 503390160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   1575220650                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   1123788960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    3485734650                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   546.270768                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   2893779500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    212940000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   3274245500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   6380965000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              11222                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        28262                       # Transaction distribution
system.membus.trans_dist::CleanEvict            10126                       # Transaction distribution
system.membus.trans_dist::ReadExReq             35797                       # Transaction distribution
system.membus.trans_dist::ReadExResp            35797                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         11222                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       132426                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       132426                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 132426                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      4817984                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      4817984                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 4817984                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             47019                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   47019    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               47019                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   6380965000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            49613750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy           58773750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             23918                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        70057                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2073                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           26900                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            36846                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           36846                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2583                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        21335                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         7237                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       174031                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                181268                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       297856                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      6398464                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                6696320                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           39290                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1808896                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           100052                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.009315                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.096065                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  99120     99.07%     99.07% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    932      0.93%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             100052                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   6380965000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          104121000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3875997                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          87271500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
