Coverage Report by instance with details

=================================================================================
=== Instance: .audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE
=== Design Unit: work.control_unit_svamod
=================================================================================

Assertion Coverage:
    Assertions                     143       103        40    72.02%
--------------------------------------------------------------------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass     Vacuous    Disable    Attempt     Active Peak Active ATV
                                                  Count        Count    Count      Count      Count       Count  Count          
--------------------------------------------------------------------------------------------------------------------------------
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.X_PSEL
                     input/control_unit_svamod.sv(78)
                                                        0       2358          0         21       2379          0           1 off
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.X_PENABLE
                     input/control_unit_svamod.sv(79)
                                                        0       2358          0         21       2379          0           1 off
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.X_PWRITE
                     input/control_unit_svamod.sv(80)
                                                        0       2358          0         21       2379          0           1 off
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.X_PADDR
                     input/control_unit_svamod.sv(81)
                                                        0       2358          0         21       2379          0           1 off
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.X_PWDATA
                     input/control_unit_svamod.sv(82)
                                                        0       2358          0         21       2379          0           1 off
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.X_req_in
                     input/control_unit_svamod.sv(83)
                                                        0       2358          0         21       2379          0           1 off
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.X_PRDATA
                     input/control_unit_svamod.sv(84)
                                                        0       2358          0         21       2379          0           1 off
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.X_PSLVERR
                     input/control_unit_svamod.sv(85)
                                                        0       2358          0         21       2379          0           1 off
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.X_PREADY
                     input/control_unit_svamod.sv(86)
                                                        0       2358          0         21       2379          0           1 off
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.X_irq_out
                     input/control_unit_svamod.sv(87)
                                                        0       2358          0         21       2379          0           1 off
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.X_cfg_reg_out
                     input/control_unit_svamod.sv(88)
                                                        0       2358          0         21       2379          0           1 off
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.X_level_reg_out
                     input/control_unit_svamod.sv(89)
                                                        0       2358          0         21       2379          0           1 off
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.X_dsp_regs_out
                     input/control_unit_svamod.sv(90)
                                                        0       2358          0         21       2379          0           1 off
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.X_cfg_out
                     input/control_unit_svamod.sv(91)
                                                        0       2358          0         21       2379          0           1 off
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.X_clr_out
                     input/control_unit_svamod.sv(92)
                                                        0       2358          0         21       2379          0           1 off
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.X_level_out
                     input/control_unit_svamod.sv(93)
                                                        0       2358          0         21       2379          0           1 off
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.X_tick_out
                     input/control_unit_svamod.sv(94)
                                                        0       2358          0         21       2379          0           1 off
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.X_audio0_out
                     input/control_unit_svamod.sv(95)
                                                        0       2358          0         21       2379          0           1 off
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.X_audio1_out
                     input/control_unit_svamod.sv(96)
                                                        0       2358          0         21       2379          0           1 off
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.X_play_out
                     input/control_unit_svamod.sv(97)
                                                        0       2358          0         21       2379          0           1 off
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.X_rindex
                     input/control_unit_svamod.sv(99)
                                                        0       2358          0         21       2379          0           1 off
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.X_apbwrite
                     input/control_unit_svamod.sv(100)
                                                        0       2358          0         21       2379          0           1 off
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.X_apbread
                     input/control_unit_svamod.sv(101)
                                                        0       2358          0         21       2379          0           1 off
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.X_rbank_r
                     input/control_unit_svamod.sv(102)
                                                        0       2358          0         21       2379          0           1 off
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.X_start
                     input/control_unit_svamod.sv(103)
                                                        0       2358          0         21       2379          0           1 off
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.X_stop
                     input/control_unit_svamod.sv(104)
                                                        0       2358          0         21       2379          0           1 off
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.X_clr
                     input/control_unit_svamod.sv(105)
                                                        0       2358          0         21       2379          0           1 off
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.X_irqack
                     input/control_unit_svamod.sv(106)
                                                        0       2358          0         21       2379          0           1 off
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.X_req_r
                     input/control_unit_svamod.sv(107)
                                                        0       2358          0         21       2379          0           1 off
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.X_play_r
                     input/control_unit_svamod.sv(108)
                                                        0       2358          0         21       2379          0           1 off
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.X_irq_r
                     input/control_unit_svamod.sv(109)
                                                        0       2358          0         21       2379          0           1 off
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.X_ldata_r
                     input/control_unit_svamod.sv(110)
                                                        0       2358          0         21       2379          0           1 off
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.X_lhead_r
                     input/control_unit_svamod.sv(111)
                                                        0       2358          0         21       2379          0           1 off
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.X_ltail_r
                     input/control_unit_svamod.sv(112)
                                                        0       2358          0         21       2379          0           1 off
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.X_llooped_r
                     input/control_unit_svamod.sv(113)
                                                        0       2358          0         21       2379          0           1 off
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.X_lempty
                     input/control_unit_svamod.sv(114)
                                                        0       2358          0         21       2379          0           1 off
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.X_lfull
                     input/control_unit_svamod.sv(115)
                                                        0       2358          0         21       2379          0           1 off
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.X_lfifo
                     input/control_unit_svamod.sv(116)
                                                        0       2358          0         21       2379          0           1 off
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.X_rdata_r
                     input/control_unit_svamod.sv(117)
                                                        0       2358          0         21       2379          0           1 off
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.X_rhead_r
                     input/control_unit_svamod.sv(118)
                                                        0       2358          0         21       2379          0           1 off
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.X_rtail_r
                     input/control_unit_svamod.sv(119)
                                                        0       2358          0         21       2379          0           1 off
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.X_rlooped_r
                     input/control_unit_svamod.sv(120)
                                                        0       2358          0         21       2379          0           1 off
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.X_rempty
                     input/control_unit_svamod.sv(121)
                                                        0       2358          0         21       2379          0           1 off
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.X_rfull
                     input/control_unit_svamod.sv(122)
                                                        0       2358          0         21       2379          0           1 off
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.X_rfifo
                     input/control_unit_svamod.sv(123)
                                                        0       2358          0         21       2379          0           1 off
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.mf_reset
                     input/apb_assumes.svh(10)          0         42       4716          0       4758          0           1 off
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.mf_psel_1
                     input/apb_assumes.svh(22)          0        498       1860         21       2379          0           1 off
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.mf_psel_0
                     input/apb_assumes.svh(35)          0       1860        498         21       2379          0           1 off
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.mf_psel_before_penable
                     input/apb_assumes.svh(47)          0        249       2109         21       2379          0           1 off
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.mf_penable_fall
                     input/apb_assumes.svh(58)          0        785       1572         21       2378          0           1 off
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.mf_penable_hold
                     input/apb_assumes.svh(69)          0          0       2358         21       2379          0           0 off
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.mf_bus_hold
                     input/apb_assumes.svh(80)          0        249       2109         21       2379          0           1 off
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.mf_apb_access
                     input/apb_assumes.svh(101)
                                                        0        249       2109         21       2379          0           1 off
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.mf_paddr_align
                     input/apb_assumes.svh(112)
                                                        0        498       1860         21       2379          0           1 off
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.mf_req_in_pulse
                     input/control_unit_svamod.sv(144)
                                                        0          0       2358         21       2379          0           0 off
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.mf_req_in_first
                     input/control_unit_svamod.sv(158)
                                                        0          0       2358         21       2379          0           0 off
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.af_pready_on
                     input/control_unit_svamod.sv(168)
                                                        0       2358          0         21       2379          0           1 off
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.af_pslverr_off
                     input/control_unit_svamod.sv(178)
                                                        0       2358          0         21       2379          0           1 off
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.af_prdata_off
                     input/control_unit_svamod.sv(188)
                                                        0       1860        498         21       2379          0           1 off
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.af_clr_out_pulse
                     input/control_unit_svamod.sv(199)
                                                        0       2358          0         21       2379          0           1 off
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.af_clr_out_valid_high
                     input/control_unit_svamod.sv(209)
                                                        0       2358          0         21       2379          0           1 off
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.af_cfg_out_pulse
                     input/control_unit_svamod.sv(220)
                                                        0          0       2358         21       2379          0           0 off
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.af_cfg_out_valid_high
                     input/control_unit_svamod.sv(232)
                                                        0          0       2358         21       2379          0           0 off
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.af_start_play
                     input/control_unit_svamod.sv(242)
                                                        0       2358          0         21       2379          0           1 off
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.af_valid_start_play
                     input/control_unit_svamod.sv(252)
                                                        0       2358          0         21       2379          0           1 off
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.af_stop_play
                     input/control_unit_svamod.sv(262)
                                                        0       2358          0         21       2379          0           1 off
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.af_valid_stop_play
                     input/control_unit_svamod.sv(272)
                                                        0       2358          0         21       2379          0           1 off
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.af_level_out_pulse
                     input/control_unit_svamod.sv(282)
                                                        0       2358          0         21       2379          0           1 off
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.af_level_out_valid_high
                     input/control_unit_svamod.sv(292)
                                                        0       2358          0         21       2379          0           1 off
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.af_tick_standby
                     input/control_unit_svamod.sv(302)
                                                        0       2358          0         21       2379          0           1 off
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.af_tick_out_high
                     input/control_unit_svamod.sv(312)
                                                        0          0       2358         21       2379          0           0 off
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.af_tick_out_low
                     input/control_unit_svamod.sv(322)
                                                        0       2358          0         21       2379          0           1 off
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.af_fifo_drain
                     input/control_unit_svamod.sv(334)
                                                        0       2358          0         21       2379          0           1 off
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.af_irq_out_rise_first
                     input/control_unit_svamod.sv(350)
                                                        0          0       2358         21       2379          0           0 off
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.af_irq_out_high
                     input/control_unit_svamod.sv(362)
                                                        0          0       2358         21       2379          0           0 off
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.af_irq_out_standby
                     input/control_unit_svamod.sv(372)
                                                        0       2358          0         21       2379          0           1 off
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.af_irq_out_down
                     input/control_unit_svamod.sv(382)
                                                        0       2358          0         21       2379          0           1 off
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.af_cfg_reg_drv
                     input/control_unit_svamod.sv(392)
                                                        0          1       2357         21       2379          0           1 off
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.af_level_reg_drv
                     input/control_unit_svamod.sv(402)
                                                        0          0       2358         21       2379          0           0 off
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.af_dsp_regs_drv
                     input/control_unit_svamod.sv(419)
                                                        0        105       2253         21       2379          0           1 off
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.ar_pslverr
                     input/control_unit_wba.svh(8)
                                                        0       2358          0         21       2379          0           1 off
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.ar_pready
                     input/control_unit_wba.svh(18)
                                                        0       2358          0         21       2379          0           1 off
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.ar_rindex_on
                     input/control_unit_wba.svh(28)
                                                        0        498       1860         21       2379          0           1 off
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.ar_rindex_off
                     input/control_unit_wba.svh(38)
                                                        0       1860        498         21       2379          0           1 off
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.ar_index_range
                     input/control_unit_wba.svh(48)
                                                        0       2358          0         21       2379          0           1 off
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.ar_rbank_r_write
                     input/control_unit_wba.svh(58)
                                                        0        109       2249         21       2379          0           1 off
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.ar_status_reg_play
                     input/control_unit_wba.svh(68)
                                                        0          0       2358         21       2379          0           0 off
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.ar_status_reg_standby
                     input/control_unit_wba.svh(78)
                                                        0          0       2358         21       2379          0           0 off
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.ar_rbank_r_stable
                     input/control_unit_wba.svh(88)
                                                        0       2248        109         21       2378          0           2 off
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.ar_cfg_reg_out
                     input/control_unit_wba.svh(98)
                                                        0       2358          0         21       2379          0           1 off
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.ar_level_reg_out
                     input/control_unit_wba.svh(108)
                                                        0       2358          0         21       2379          0           1 off
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.ar_dsp_regs_out
                     input/control_unit_wba.svh(118)
                                                        0       2358          0         21       2379          0           1 off
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.ar_ldata_r_write
                     input/control_unit_wba.svh(128)
                                                        0          0       2358         21       2379          0           0 off
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.ar_ldata_r_failed_write
                     input/control_unit_wba.svh(138)
                                                        0          0       2358         21       2379          0           0 off
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.ar_ldata_r_stable
                     input/control_unit_wba.svh(148)
                                                        0       2357          0         21       2378          0           2 off
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.ar_lhead_r_inc
                     input/control_unit_wba.svh(158)
                                                        0          0       2358         21       2379          0           0 off
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.ar_lhead_r_loop
                     input/control_unit_wba.svh(168)
                                                        0          0       2358         21       2379          0           0 off
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.ar_lhead_r_stable
                     input/control_unit_wba.svh(178)
                                                        0       2357          0         21       2378          0           2 off
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.ar_llooped_r_on
                     input/control_unit_wba.svh(188)
                                                        0          0       2358         21       2379          0           0 off
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.ar_llooped_r_off_1
                     input/control_unit_wba.svh(198)
                                                        0          0       2358         21       2379          0           0 off
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.ar_llooped_r_off_2
                     input/control_unit_wba.svh(208)
                                                        0          0       2358         21       2379          0           0 off
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.ar_llooped_r_stable
                     input/control_unit_wba.svh(218)
                                                        0       2357          0         21       2378          0           2 off
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.ar_ltail_r_inc_1
                     input/control_unit_wba.svh(228)
                                                        0          0       2358         21       2379          0           0 off
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.ar_ltail_r_inc_2
                     input/control_unit_wba.svh(238)
                                                        0          0       2358         21       2379          0           0 off
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.ar_ltail_r_loop_1
                     input/control_unit_wba.svh(248)
                                                        0          0       2358         21       2379          0           0 off
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.ar_ltail_r_loop_2
                     input/control_unit_wba.svh(258)
                                                        0          0       2358         21       2379          0           0 off
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.ar_ltail_r_stable
                     input/control_unit_wba.svh(269)
                                                        0       2357          0         21       2378          0           2 off
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.ar_lempty_on
                     input/control_unit_wba.svh(279)
                                                        0       2358          0         21       2379          0           1 off
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.ar_lempty_of
                     input/control_unit_wba.svh(289)
                                                        0          0       2358         21       2379          0           0 off
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.ar_lfull_on
                     input/control_unit_wba.svh(299)
                                                        0          0       2358         21       2379          0           0 off
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.ar_lfull_off
                     input/control_unit_wba.svh(309)
                                                        0       2358          0         21       2379          0           1 off
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.ar_lfifo_output_on
                     input/control_unit_wba.svh(319)
                                                        0          0       2358         21       2379          0           0 off
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.ar_lfifo_output_off
                     input/control_unit_wba.svh(329)
                                                        0       2358          0         21       2379          0           1 off
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.ar_prdata_rbank
                     input/control_unit_wba.svh(339)
                                                        0        498       1860         21       2379          0           1 off
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.ar_prdata_lfifo
                     input/control_unit_wba.svh(349)
                                                        0          0       2358         21       2379          0           0 off
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.ar_prdata_rfifo
                     input/control_unit_wba.svh(359)
                                                        0          0       2358         21       2379          0           0 off
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.ar_prdata_off
                     input/control_unit_wba.svh(369)
                                                        0       1860        498         21       2379          0           1 off
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.ar_play_r_rise
                     input/control_unit_wba.svh(379)
                                                        0          0       2358         21       2379          0           0 off
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.ar_play_r_fall
                     input/control_unit_wba.svh(389)
                                                        0          0       2358         21       2379          0           0 off
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.ar_play_r_stable
                     input/control_unit_wba.svh(399)
                                                        0       2357          0         21       2378          0           2 off
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.ar_play_out_state
                     input/control_unit_wba.svh(409)
                                                        0       2358          0         21       2379          0           1 off
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.ar_clr_on
                     input/control_unit_wba.svh(419)
                                                        0          0       2358         21       2379          0           0 off
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.ar_clr_off
                     input/control_unit_wba.svh(429)
                                                        0       2358          0         21       2379          0           1 off
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.ar_clr_out
                     input/control_unit_wba.svh(439)
                                                        0       2358          0         21       2379          0           1 off
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.ar_cfg_out_on
                     input/control_unit_wba.svh(449)
                                                        0          0       2358         21       2379          0           0 off
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.ar_cfg_out_off
                     input/control_unit_wba.svh(459)
                                                        0       2358          0         21       2379          0           1 off
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.ar_start_on
                     input/control_unit_wba.svh(469)
                                                        0          0       2358         21       2379          0           0 off
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.ar_start_off
                     input/control_unit_wba.svh(479)
                                                        0       2358          0         21       2379          0           1 off
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.ar_stop_on
                     input/control_unit_wba.svh(489)
                                                        0          0       2358         21       2379          0           0 off
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.ar_stop_off
                     input/control_unit_wba.svh(499)
                                                        0       2358          0         21       2379          0           1 off
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.ar_level_out_on
                     input/control_unit_wba.svh(509)
                                                        0          0       2358         21       2379          0           0 off
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.ar_level_out_off
                     input/control_unit_wba.svh(519)
                                                        0       2358          0         21       2379          0           1 off
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.ar_irqack_on
                     input/control_unit_wba.svh(529)
                                                        0          0       2358         21       2379          0           0 off
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.ar_irqack_off
                     input/control_unit_wba.svh(539)
                                                        0       2358          0         21       2379          0           1 off
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.ar_tick_out_on
                     input/control_unit_wba.svh(549)
                                                        0       2358          0         21       2379          0           1 off
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.ar_tick_out_of
                     input/control_unit_wba.svh(559)
                                                        0          0       2358         21       2379          0           0 off
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.ar_req_r_on
                     input/control_unit_wba.svh(569)
                                                        0          0       2358         21       2379          0           0 off
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.ar_req_r_off
                     input/control_unit_wba.svh(579)
                                                        0       2357          0         21       2378          0           2 off
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.ar_irq_r_rise
                     input/control_unit_wba.svh(589)
                                                        0          0       2358         21       2379          0           0 off
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.ar_irq_r_fall_stop
                     input/control_unit_wba.svh(599)
                                                        0          0       2358         21       2379          0           0 off
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.ar_irq_r_fall_irqack
                     input/control_unit_wba.svh(609)
                                                        0          0       2358         21       2379          0           0 off
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.ar_irq_r_stable
                     input/control_unit_wba.svh(619)
                                                        0       2357          0         21       2378          0           2 off
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.ar_irq_out
                     input/control_unit_wba.svh(629)
                                                        0       2358          0         21       2379          0           1 off

Covergroup Coverage:
    Covergroups                      2        na        na    35.50%
        Coverpoints/Crosses          4        na        na        na
            Covergroup Bins        158        76        82    48.10%
----------------------------------------------------------------------------------------------------------
Covergroup                                             Metric       Goal       Bins    Status               
                                                                                                         
----------------------------------------------------------------------------------------------------------
 TYPE .audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cg_rbreads 
                                                       54.34%        100          -    Uncovered            
    covered/total bins:                                    75        138          -                      
    missing/total bins:                                    63        138          -                      
    % Hit:                                             54.34%        100          -                      
    Coverpoint #coverpoint__0#                         54.34%        100          -    Uncovered            
        covered/total bins:                                75        138          -                      
        missing/total bins:                                63        138          -                      
        % Hit:                                         54.34%        100          -                      
 Covergroup instance \/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cg_rbreads_inst  
                                                       54.34%        100          -    Uncovered            
    covered/total bins:                                    75        138          -                      
    missing/total bins:                                    63        138          -                      
    % Hit:                                             54.34%        100          -                      
    Coverpoint #coverpoint__0#                         54.34%        100          -    Uncovered            
        covered/total bins:                                75        138          -                      
        missing/total bins:                                63        138          -                      
        % Hit:                                         54.34%        100          -                      
        bin reg_addresses[587202560]                        0          1          -    ZERO                 
        bin reg_addresses[587202561]                       14          1          -    Covered              
        bin reg_addresses[587202562]                        0          1          -    ZERO                 
        bin reg_addresses[587202563]                        2          1          -    Covered              
        bin reg_addresses[587202564]                       10          1          -    Covered              
        bin reg_addresses[587202565]                       10          1          -    Covered              
        bin reg_addresses[587202566]                        0          1          -    ZERO                 
        bin reg_addresses[587202567]                       10          1          -    Covered              
        bin reg_addresses[587202568]                        0          1          -    ZERO                 
        bin reg_addresses[587202569]                        0          1          -    ZERO                 
        bin reg_addresses[587202570]                        2          1          -    Covered              
        bin reg_addresses[587202571]                        4          1          -    Covered              
        bin reg_addresses[587202572]                       18          1          -    Covered              
        bin reg_addresses[587202573]                        2          1          -    Covered              
        bin reg_addresses[587202574]                        8          1          -    Covered              
        bin reg_addresses[587202575]                        4          1          -    Covered              
        bin reg_addresses[587202576]                        0          1          -    ZERO                 
        bin reg_addresses[587202577]                        2          1          -    Covered              
        bin reg_addresses[587202578]                        8          1          -    Covered              
        bin reg_addresses[587202579]                        4          1          -    Covered              
        bin reg_addresses[587202580]                        6          1          -    Covered              
        bin reg_addresses[587202581]                        4          1          -    Covered              
        bin reg_addresses[587202582]                        4          1          -    Covered              
        bin reg_addresses[587202583]                       10          1          -    Covered              
        bin reg_addresses[587202584]                       18          1          -    Covered              
        bin reg_addresses[587202585]                        0          1          -    ZERO                 
        bin reg_addresses[587202586]                        6          1          -    Covered              
        bin reg_addresses[587202587]                        2          1          -    Covered              
        bin reg_addresses[587202588]                       10          1          -    Covered              
        bin reg_addresses[587202589]                       24          1          -    Covered              
        bin reg_addresses[587202590]                        0          1          -    ZERO                 
        bin reg_addresses[587202591]                        8          1          -    Covered              
        bin reg_addresses[587202592]                       12          1          -    Covered              
        bin reg_addresses[587202593]                       10          1          -    Covered              
        bin reg_addresses[587202594]                        0          1          -    ZERO                 
        bin reg_addresses[587202595]                        0          1          -    ZERO                 
        bin reg_addresses[587202596]                        0          1          -    ZERO                 
        bin reg_addresses[587202597]                       16          1          -    Covered              
        bin reg_addresses[587202598]                        0          1          -    ZERO                 
        bin reg_addresses[587202599]                        4          1          -    Covered              
        bin reg_addresses[587202600]                        4          1          -    Covered              
        bin reg_addresses[587202601]                        8          1          -    Covered              
        bin reg_addresses[587202602]                        4          1          -    Covered              
        bin reg_addresses[587202603]                        2          1          -    Covered              
        bin reg_addresses[587202604]                        8          1          -    Covered              
        bin reg_addresses[587202605]                        0          1          -    ZERO                 
        bin reg_addresses[587202606]                        6          1          -    Covered              
        bin reg_addresses[587202607]                        0          1          -    ZERO                 
        bin reg_addresses[587202608]                        6          1          -    Covered              
        bin reg_addresses[587202609]                        0          1          -    ZERO                 
        bin reg_addresses[587202610]                        6          1          -    Covered              
        bin reg_addresses[587202611]                        0          1          -    ZERO                 
        bin reg_addresses[587202612]                        0          1          -    ZERO                 
        bin reg_addresses[587202613]                        0          1          -    ZERO                 
        bin reg_addresses[587202614]                        4          1          -    Covered              
        bin reg_addresses[587202615]                        4          1          -    Covered              
        bin reg_addresses[587202616]                        0          1          -    ZERO                 
        bin reg_addresses[587202617]                        0          1          -    ZERO                 
        bin reg_addresses[587202618]                        0          1          -    ZERO                 
        bin reg_addresses[587202619]                        0          1          -    ZERO                 
        bin reg_addresses[587202620]                        6          1          -    Covered              
        bin reg_addresses[587202621]                       10          1          -    Covered              
        bin reg_addresses[587202622]                        0          1          -    ZERO                 
        bin reg_addresses[587202623]                       20          1          -    Covered              
        bin reg_addresses[587202624]                        0          1          -    ZERO                 
        bin reg_addresses[587202625]                        0          1          -    ZERO                 
        bin reg_addresses[587202626]                        0          1          -    ZERO                 
        bin reg_addresses[587202627]                        0          1          -    ZERO                 
        bin reg_addresses[587202628]                       10          1          -    Covered              
        bin reg_addresses[587202629]                        2          1          -    Covered              
        bin reg_addresses[587202630]                        0          1          -    ZERO                 
        bin reg_addresses[587202631]                        2          1          -    Covered              
        bin reg_addresses[587202632]                        0          1          -    ZERO                 
        bin reg_addresses[587202633]                        0          1          -    ZERO                 
        bin reg_addresses[587202634]                        0          1          -    ZERO                 
        bin reg_addresses[587202635]                        0          1          -    ZERO                 
        bin reg_addresses[587202636]                        6          1          -    Covered              
        bin reg_addresses[587202637]                        0          1          -    ZERO                 
        bin reg_addresses[587202638]                        2          1          -    Covered              
        bin reg_addresses[587202639]                        0          1          -    ZERO                 
        bin reg_addresses[587202640]                       10          1          -    Covered              
        bin reg_addresses[587202641]                        0          1          -    ZERO                 
        bin reg_addresses[587202642]                        0          1          -    ZERO                 
        bin reg_addresses[587202643]                        0          1          -    ZERO                 
        bin reg_addresses[587202644]                        0          1          -    ZERO                 
        bin reg_addresses[587202645]                        2          1          -    Covered              
        bin reg_addresses[587202646]                        6          1          -    Covered              
        bin reg_addresses[587202647]                        0          1          -    ZERO                 
        bin reg_addresses[587202648]                        2          1          -    Covered              
        bin reg_addresses[587202649]                        0          1          -    ZERO                 
        bin reg_addresses[587202650]                        6          1          -    Covered              
        bin reg_addresses[587202651]                        0          1          -    ZERO                 
        bin reg_addresses[587202652]                        0          1          -    ZERO                 
        bin reg_addresses[587202653]                        0          1          -    ZERO                 
        bin reg_addresses[587202654]                        8          1          -    Covered              
        bin reg_addresses[587202655]                        0          1          -    ZERO                 
        bin reg_addresses[587202656]                        4          1          -    Covered              
        bin reg_addresses[587202657]                        2          1          -    Covered              
        bin reg_addresses[587202658]                        0          1          -    ZERO                 
        bin reg_addresses[587202659]                        6          1          -    Covered              
        bin reg_addresses[587202660]                        8          1          -    Covered              
        bin reg_addresses[587202661]                        2          1          -    Covered              
        bin reg_addresses[587202662]                        0          1          -    ZERO                 
        bin reg_addresses[587202663]                        8          1          -    Covered              
        bin reg_addresses[587202664]                        6          1          -    Covered              
        bin reg_addresses[587202665]                        0          1          -    ZERO                 
        bin reg_addresses[587202666]                        0          1          -    ZERO                 
        bin reg_addresses[587202667]                        4          1          -    Covered              
        bin reg_addresses[587202668]                        0          1          -    ZERO                 
        bin reg_addresses[587202669]                        0          1          -    ZERO                 
        bin reg_addresses[587202670]                       12          1          -    Covered              
        bin reg_addresses[587202671]                        4          1          -    Covered              
        bin reg_addresses[587202672]                        2          1          -    Covered              
        bin reg_addresses[587202673]                        0          1          -    ZERO                 
        bin reg_addresses[587202674]                        0          1          -    ZERO                 
        bin reg_addresses[587202675]                        0          1          -    ZERO                 
        bin reg_addresses[587202676]                        4          1          -    Covered              
        bin reg_addresses[587202677]                        8          1          -    Covered              
        bin reg_addresses[587202678]                        2          1          -    Covered              
        bin reg_addresses[587202679]                        0          1          -    ZERO                 
        bin reg_addresses[587202680]                        8          1          -    Covered              
        bin reg_addresses[587202681]                        0          1          -    ZERO                 
        bin reg_addresses[587202682]                        2          1          -    Covered              
        bin reg_addresses[587202683]                        0          1          -    ZERO                 
        bin reg_addresses[587202684]                        2          1          -    Covered              
        bin reg_addresses[587202685]                        6          1          -    Covered              
        bin reg_addresses[587202686]                        0          1          -    ZERO                 
        bin reg_addresses[587202687]                        2          1          -    Covered              
        bin reg_addresses[587202688]                        2          1          -    Covered              
        bin reg_addresses[587202689]                        0          1          -    ZERO                 
        bin reg_addresses[587202690]                        0          1          -    ZERO                 
        bin reg_addresses[587202691]                        0          1          -    ZERO                 
        bin reg_addresses[587202692]                        0          1          -    ZERO                 
        bin reg_addresses[587202693]                        8          1          -    Covered              
        bin reg_addresses[587202694]                       14          1          -    Covered              
        bin reg_addresses[587202695]                        0          1          -    ZERO                 
        bin reg_addresses[587202696]                        0          1          -    ZERO                 
        bin reg_addresses[587202697]                        6          1          -    Covered              
 TYPE .audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cg_commands 
                                                       16.66%        100          -    Uncovered            
    covered/total bins:                                     1         20          -                      
    missing/total bins:                                    19         20          -                      
    % Hit:                                              5.00%        100          -                      
    Coverpoint PWDATA                                   0.00%        100          -    ZERO                 
        covered/total bins:                                 0          6          -                      
        missing/total bins:                                 6          6          -                      
        % Hit:                                          0.00%        100          -                      
    Coverpoint play_out                                50.00%        100          -    Uncovered            
        covered/total bins:                                 1          2          -                      
        missing/total bins:                                 1          2          -                      
        % Hit:                                         50.00%        100          -                      
    Cross #cross__0#                                    0.00%        100          -    ZERO                 
        covered/total bins:                                 0         12          -                      
        missing/total bins:                                12         12          -                      
        % Hit:                                          0.00%        100          -                      
 Covergroup instance \/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cg_commands_inst  
                                                       16.66%        100          -    Uncovered            
    covered/total bins:                                     1         20          -                      
    missing/total bins:                                    19         20          -                      
    % Hit:                                              5.00%        100          -                      
    Coverpoint PWDATA                                   0.00%        100          -    ZERO                 
        covered/total bins:                                 0          6          -                      
        missing/total bins:                                 6          6          -                      
        % Hit:                                          0.00%        100          -                      
        bin cmd_clr                                         0          1          -    ZERO                 
        bin cmd_cfg                                         0          1          -    ZERO                 
        bin cmd_level                                       0          1          -    ZERO                 
        bin cmd_start                                       0          1          -    ZERO                 
        bin cmd_stop                                        0          1          -    ZERO                 
        bin cmd_irqack                                      0          1          -    ZERO                 
        default bin illegal                              2379                     -    Occurred             
    Coverpoint play_out                                50.00%        100          -    Uncovered            
        covered/total bins:                                 1          2          -                      
        missing/total bins:                                 1          2          -                      
        % Hit:                                         50.00%        100          -                      
        bin standby                                      2379          1          -    Covered              
        bin play                                            0          1          -    ZERO                 
    Cross #cross__0#                                    0.00%        100          -    ZERO                 
        covered/total bins:                                 0         12          -                      
        missing/total bins:                                12         12          -                      
        % Hit:                                          0.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <*,*>                                       0          1         12    ZERO                 

Directive Coverage:
    Directives                      87        50        37    57.47%

DIRECTIVE COVERAGE:
--------------------------------------------------------------------------------------------
Name                                     Design Design   Lang File(Line)      Hits Status    
                                         Unit   UnitType                                     
--------------------------------------------------------------------------------------------
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cf_pready_on 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(169)
                                                                              2358 Covered   
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cf_pslverr_off 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(179)
                                                                              2358 Covered   
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cf_prdata_off 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(189)
                                                                              1860 Covered   
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cf_clr_out_pulse 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(200)
                                                                              2358 Covered   
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cf_clr_out_valid_high 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(210)
                                                                              2358 Covered   
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cf_cfg_out_pulse 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(221)
                                                                                 0 ZERO      
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cf_cfg_out_valid_high 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(233)
                                                                                 0 ZERO      
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cf_start_play 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(243)
                                                                              2358 Covered   
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cf_valid_start_play 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(253)
                                                                              2358 Covered   
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cf_stop_play 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(263)
                                                                              2358 Covered   
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cf_valid_stop_play 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(273)
                                                                              2358 Covered   
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cf_level_out_pulse 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(283)
                                                                              2358 Covered   
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cf_level_out_valid_high 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(293)
                                                                              2358 Covered   
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cf_tick_standby 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(303)
                                                                              2358 Covered   
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cf_tick_out_high 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(313)
                                                                                 0 ZERO      
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cf_tick_out_low 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(323)
                                                                              2358 Covered   
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cf_fifo_drain 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(335)
                                                                              2358 Covered   
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cf_irq_out_rise_first 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(351)
                                                                                 0 ZERO      
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cf_irq_out_high 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(363)
                                                                                 0 ZERO      
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cf_irq_out_standby 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(373)
                                                                              2358 Covered   
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cf_irq_out_down 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(383)
                                                                              2358 Covered   
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cf_cfg_reg_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(393)
                                                                                 1 Covered   
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cf_level_reg_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(420)
                                                                               105 Covered   
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cr_pslverr 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(9)
                                                                              2358 Covered   
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cr_pready 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(19)
                                                                              2358 Covered   
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cr_rindex_on 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(29)
                                                                               498 Covered   
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cr_rindex_off 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(39)
                                                                              1860 Covered   
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cr_index_range 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(49)
                                                                              2358 Covered   
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cr_rbank_r_write 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(59)
                                                                               109 Covered   
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cr_status_reg_play 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(69)
                                                                                 0 ZERO      
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cr_status_reg_standby 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(79)
                                                                                 0 ZERO      
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cr_rbank_r_stable 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(89)
                                                                              2248 Covered   
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cr_cfg_reg_out 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(99)
                                                                              2358 Covered   
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cr_level_reg_out 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(109)
                                                                              2358 Covered   
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cr_dsp_regs_out 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(119)
                                                                              2358 Covered   
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cr_ldata_r_write 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(129)
                                                                                 0 ZERO      
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cr_ldata_r_failed_write 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(139)
                                                                                 0 ZERO      
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cr_ldata_r_stable 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(149)
                                                                              2357 Covered   
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cr_lhead_r_inc 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(159)
                                                                                 0 ZERO      
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cr_lhead_r_loop 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(169)
                                                                                 0 ZERO      
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cr_lhead_r_stable 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(179)
                                                                              2357 Covered   
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cr_llooped_r_on 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(189)
                                                                                 0 ZERO      
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cr_llooped_r_off_1 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(199)
                                                                                 0 ZERO      
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cr_llooped_r_off_2 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(209)
                                                                                 0 ZERO      
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cr_llooped_r_stable 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(219)
                                                                              2357 Covered   
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cr_ltail_r_inc_1 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(229)
                                                                                 0 ZERO      
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cr_ltail_r_inc_2 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(239)
                                                                                 0 ZERO      
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cr_ltail_r_loop_1 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(249)
                                                                                 0 ZERO      
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cr_ltail_r_loop_2 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(259)
                                                                                 0 ZERO      
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cr_ltail_r_stable 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(270)
                                                                              2357 Covered   
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cr_lempty_on 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(280)
                                                                              2358 Covered   
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cr_lempty_of 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(290)
                                                                                 0 ZERO      
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cr_lfull_on 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(300)
                                                                                 0 ZERO      
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cr_lfull_off 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(310)
                                                                              2358 Covered   
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cr_lfifo_output_on 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(320)
                                                                                 0 ZERO      
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cr_lfifo_output_off 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(330)
                                                                              2358 Covered   
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cr_prdata_rbank 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(340)
                                                                               498 Covered   
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cr_prdata_lfifo 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(350)
                                                                                 0 ZERO      
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cr_prdata_rfifo 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(360)
                                                                                 0 ZERO      
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cr_prdata_off 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(370)
                                                                              1860 Covered   
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cr_play_r_rise 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(380)
                                                                                 0 ZERO      
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cr_play_r_fall 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(390)
                                                                                 0 ZERO      
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cr_play_r_stable 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(400)
                                                                              2357 Covered   
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cr_play_out_state 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(410)
                                                                              2358 Covered   
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cr_clr_on 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(420)
                                                                                 0 ZERO      
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cr_clr_off 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(430)
                                                                              2358 Covered   
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cr_clr_out 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(440)
                                                                              2358 Covered   
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cr_cfg_out_on 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(450)
                                                                                 0 ZERO      
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cr_cfg_out_off 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(460)
                                                                              2358 Covered   
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cr_start_on 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(470)
                                                                                 0 ZERO      
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cr_start_off 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(480)
                                                                              2358 Covered   
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cr_stop_on 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(490)
                                                                                 0 ZERO      
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cr_stop_off 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(500)
                                                                              2358 Covered   
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cr_level_out_on 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(510)
                                                                                 0 ZERO      
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cr_level_out_off 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(520)
                                                                              2358 Covered   
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cr_irqack_on 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(530)
                                                                                 0 ZERO      
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cr_irqack_off 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(540)
                                                                              2358 Covered   
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cr_tick_out_on 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(550)
                                                                              2358 Covered   
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cr_tick_out_of 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(560)
                                                                                 0 ZERO      
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cr_req_r_on 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(570)
                                                                                 0 ZERO      
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cr_req_r_off 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(580)
                                                                              2357 Covered   
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cr_irq_r_rise 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(590)
                                                                                 0 ZERO      
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cr_irq_r_fall_stop 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(600)
                                                                                 0 ZERO      
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cr_irq_r_fall_irqack 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(610)
                                                                                 0 ZERO      
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cr_irq_r_stable 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(620)
                                                                              2357 Covered   
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cr_irq_out 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(630)
                                                                              2358 Covered   
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       2         2         0   100.00%

================================Statement Details================================

Statement Coverage for instance .audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File input/control_unit_svamod.sv
    449             1                          1     
    476             1                          1     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                       1542       202      1340    13.09%

================================Toggle Details================================

Toggle Coverage for instance .audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE --

                                              Node      1H->0L      0L->1H       0L->Z       Z->0L       1H->Z       Z->H1     ExtMode  "Coverage"
                                              ---------------------------------------------------------------------------------------------------
                                        PADDR[0-1]           0           0           0           0           0           0           3        0.00 
                                      PADDR[11-25]           0           0           0           0           0           0           3        0.00 
                                      PADDR[28-30]           0           0           0           0           0           0           3        0.00 
                                            PREADY           0           0           0           0           0           0           3        0.00 
                                           PSLVERR           0           0           0           0           0           0           3        0.00 
                                  audio0_out[0-23]           0           0           0           0           0           0           3        0.00 
                                  audio1_out[0-23]           0           0           0           0           0           0           3        0.00 
                                           cfg_out           0           0           0           0           0           0           3        0.00 
                                    cfg_reg_out[0]           0           1           0           0           0           0           3       16.66 
                                  cfg_reg_out[1-2]           0           0           0           0           0           0           3        0.00 
                                  cfg_reg_out[3-8]           0           1           0           0           0           0           3       16.66 
                                 cfg_reg_out[9-10]           0           0           0           0           0           0           3        0.00 
                                cfg_reg_out[11-13]           0           1           0           0           0           0           3       16.66 
                                cfg_reg_out[14-16]           0           0           0           0           0           0           3        0.00 
                                cfg_reg_out[17-18]           0           1           0           0           0           0           3       16.66 
                                   cfg_reg_out[19]           0           0           0           0           0           0           3        0.00 
                                   cfg_reg_out[20]           0           1           0           0           0           0           3       16.66 
                                   cfg_reg_out[21]           0           0           0           0           0           0           3        0.00 
                                cfg_reg_out[22-24]           0           1           0           0           0           0           3       16.66 
                                cfg_reg_out[25-26]           0           0           0           0           0           0           3        0.00 
                                cfg_reg_out[27-31]           0           1           0           0           0           0           3       16.66 
                                               clr           0           0           0           0           0           0           3        0.00 
                                           clr_out           0           0           0           0           0           0           3        0.00 
                                           irq_out           0           0           0           0           0           0           3        0.00 
                                             irq_r           0           0           0           0           0           0           3        0.00 
                                            irqack           0           0           0           0           0           0           3        0.00 
                                            lempty           0           0           0           0           0           0           3        0.00 
                                         level_out           0           0           0           0           0           0           3        0.00 
                               level_reg_out[0-31]           0           0           0           0           0           0           3        0.00 
                                       lfifo[0-23]           0           0           0           0           0           0           3        0.00 
                                             lfull           0           0           0           0           0           0           3        0.00 
                                      lhead_r[0-5]           0           0           0           0           0           0           3        0.00 
                                         llooped_r           0           0           0           0           0           0           3        0.00 
                                      ltail_r[0-5]           0           0           0           0           0           0           3        0.00 
                                          play_out           0           0           0           0           0           0           3        0.00 
                                            play_r           0           0           0           0           0           0           3        0.00 
                                            rempty           0           0           0           0           0           0           3        0.00 
                                            req_in           0           0           0           0           0           0           3        0.00 
                                             req_r           0           0           0           0           0           0           3        0.00 
                                       rfifo[0-23]           0           0           0           0           0           0           3        0.00 
                                             rfull           0           0           0           0           0           0           3        0.00 
                                      rhead_r[0-5]           0           0           0           0           0           0           3        0.00 
                                         rlooped_r           0           0           0           0           0           0           3        0.00 
                                             rst_n           0           1           0           0           0           0           3       16.66 
                                      rtail_r[0-5]           0           0           0           0           0           0           3        0.00 
                                             start           0           0           0           0           0           0           3        0.00 
                                              stop           0           0           0           0           0           0           3        0.00 
                                          tick_out           0           0           0           0           0           0           3        0.00 

========
(n*) - Number was not used in coverage calculations performed by extended toggle algorithms.

Extended Toggle Coverage Calculation Criteria:
-----------------------------------------------
	ExtMode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z').
	ExtMode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'.
	ExtMode 3: 0L->1H & 1H->0L & all 'Z' transitions.
========

Total Node Count     =        317 
Toggled Node Count   =         90 
Untoggled Node Count =        227 

Toggle Coverage      =      13.09% (202 of 1542 bins)

=================================================================================
=== Instance: .audioport_tb.DUT_INSTANCE.control_unit_1
=== Design Unit: work.control_unit
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        74        40        34    54.05%

================================Branch Details================================

Branch Coverage for instance .audioport_tb.DUT_INSTANCE.control_unit_1

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File input/control_unit.sv
------------------------------------IF Branch------------------------------------
    49                                      1573     Count coming in to IF
    49              1                        249     
    51              1                       1324     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    62                                         3     Count coming in to IF
    62              1                          2     
    64              1                    ***0***     
    66              1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 4 branches = 50.00%

------------------------------------IF Branch------------------------------------
    72                                         3     Count coming in to IF
    72              1                          2     
    74              1                    ***0***     
    76              1                          1     
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    114                                      859     Count coming in to IF
    114             1                        358     
                                             501     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    116                                      358     Count coming in to IF
    116             1                        358     
    119             1                    ***0***     
    122             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 1 hit of 4 branches = 25.00%

------------------------------------IF Branch------------------------------------
    134                                        2     Count coming in to IF
    134             1                    ***0***     
    136             1                          2     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    143                                      895     Count coming in to IF
    143             1                          2     
    145             1                        893     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    146                                      893     Count coming in to IF
    146             1                        109     
                                             784     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    149                                      893     Count coming in to IF
    149             1                    ***0***     
                                             893     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    152                                      893     Count coming in to IF
    152             1                    ***0***     
                                             893     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    174                                        3     Count coming in to IF
    174             1                          2     
    180             1                          1     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    198                                     1144     Count coming in to IF
    198             1                    ***0***     
                                            1144     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    200                                  ***0***     Count coming in to IF
    200             1                    ***0***     
    202             1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    209                                     1144     Count coming in to IF
    209             1                    ***0***     
                                            1144     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    210                                  ***0***     Count coming in to IF
    210             1                    ***0***     
    212             1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    219                                     1144     Count coming in to IF
    219             1                    ***0***     
                                            1144     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    220                                  ***0***     Count coming in to IF
    220             1                    ***0***     
    222             1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    229                                     1144     Count coming in to IF
    229             1                    ***0***     
                                            1144     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    241                                        2     Count coming in to IF
    241             1                          1     
    243             1                          1     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    252                                        2     Count coming in to IF
    252             1                          1     
    254             1                          1     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    257                                        2     Count coming in to IF
    257             1                    ***0***     
    259             1                          2     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    281                                        3     Count coming in to IF
    281             1                          2     
    287             1                          1     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    305                                     1144     Count coming in to IF
    305             1                    ***0***     
                                            1144     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    307                                  ***0***     Count coming in to IF
    307             1                    ***0***     
    309             1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    316                                     1144     Count coming in to IF
    316             1                    ***0***     
                                            1144     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    317                                  ***0***     Count coming in to IF
    317             1                    ***0***     
    319             1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    326                                     1144     Count coming in to IF
    326             1                    ***0***     
                                            1144     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    327                                  ***0***     Count coming in to IF
    327             1                    ***0***     
    329             1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    336                                     1144     Count coming in to IF
    336             1                    ***0***     
                                            1144     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    348                                        2     Count coming in to IF
    348             1                          1     
    350             1                          1     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    359                                        2     Count coming in to IF
    359             1                          1     
    361             1                          1     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    364                                        2     Count coming in to IF
    364             1                    ***0***     
    366             1                          2     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    374                                        3     Count coming in to IF
    374             1                          2     
    376             1                    ***0***     
    378             1                    ***0***     
    380             1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 5 branches = 40.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                      42         1        41     2.38%

================================Condition Details================================

Condition Coverage for instance .audioport_tb.DUT_INSTANCE.control_unit_1 --

  File input/control_unit.sv
----------------Focused Condition View-------------------
Line       116 Item    1  (rindex < 138)
Condition totals: 0 of 1 input term covered = 0.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  (rindex < 138)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (rindex < 138)_0      -                             
  Row   2:          1  (rindex < 138)_1      -                             

----------------Focused Condition View-------------------
Line       119 Item    1  (rindex == 138)
Condition totals: 0 of 1 input term covered = 0.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
  (rindex == 138)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (rindex == 138)_0     -                             
  Row   2:    ***0***  (rindex == 138)_1     -                             

----------------Focused Condition View-------------------
Line       122 Item    1  (rindex == 139)
Condition totals: 0 of 1 input term covered = 0.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
  (rindex == 139)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (rindex == 139)_0     -                             
  Row   2:    ***0***  (rindex == 139)_1     -                             

----------------Focused Condition View-------------------
Line       146 Item    1  (apbwrite && (rindex < 138))
Condition totals: 1 of 2 input terms covered = 50.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
        apbwrite         Y
  (rindex < 138)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  apbwrite_0            -                             
  Row   2:          1  apbwrite_1            (rindex < 138)                
  Row   3:    ***0***  (rindex < 138)_0      apbwrite                      
  Row   4:          1  (rindex < 138)_1      apbwrite                      

----------------Focused Condition View-------------------
Line       198 Item    1  ((apbwrite && (rindex == 138)) && ~lfull)
Condition totals: 0 of 3 input terms covered = 0.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
         apbwrite         N  '_1' not hit             Hit '_1'
  (rindex == 138)         N  '_1' not hit             Hit '_1'
            lfull         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  apbwrite_0            -                             
  Row   2:    ***0***  apbwrite_1            (~lfull && (rindex == 138))   
  Row   3:          1  (rindex == 138)_0     apbwrite                      
  Row   4:    ***0***  (rindex == 138)_1     (~lfull && apbwrite)          
  Row   5:    ***0***  lfull_0               (apbwrite && (rindex == 138)) 
  Row   6:    ***0***  lfull_1               (apbwrite && (rindex == 138)) 

----------------Focused Condition View-------------------
Line       200 Item    1  (lhead_r != (56 - 1))
Condition totals: 0 of 1 input term covered = 0.00%

             Input Term   Covered  Reason for no coverage   Hint
            -----------  --------  -----------------------  --------------
  (lhead_r != (56 - 1))         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target               Non-masking condition(s)      
 ---------  ---------  --------------------     -------------------------     
  Row   1:    ***0***  (lhead_r != (56 - 1))_0  -                             
  Row   2:    ***0***  (lhead_r != (56 - 1))_1  -                             

----------------Focused Condition View-------------------
Line       209 Item    1  ((apbread && (rindex == 138)) && ~lempty)
Condition totals: 0 of 3 input terms covered = 0.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
          apbread         N  '_1' not hit             Hit '_1'
  (rindex == 138)         N  '_1' not hit             Hit '_1'
           lempty         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  apbread_0             -                             
  Row   2:    ***0***  apbread_1             (~lempty && (rindex == 138))  
  Row   3:          1  (rindex == 138)_0     apbread                       
  Row   4:    ***0***  (rindex == 138)_1     (~lempty && apbread)          
  Row   5:    ***0***  lempty_0              (apbread && (rindex == 138))  
  Row   6:    ***0***  lempty_1              (apbread && (rindex == 138))  

----------------Focused Condition View-------------------
Line       210 Item    1  (ltail_r != (56 - 1))
Condition totals: 0 of 1 input term covered = 0.00%

             Input Term   Covered  Reason for no coverage   Hint
            -----------  --------  -----------------------  --------------
  (ltail_r != (56 - 1))         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target               Non-masking condition(s)      
 ---------  ---------  --------------------     -------------------------     
  Row   1:    ***0***  (ltail_r != (56 - 1))_0  -                             
  Row   2:    ***0***  (ltail_r != (56 - 1))_1  -                             

----------------Focused Condition View-------------------
Line       219 Item    1  ((play_r && req_r) && ~lempty)
Condition totals: 0 of 3 input terms covered = 0.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
      play_r         N  '_1' not hit             Hit '_1'
       req_r         N  No hits                  Hit '_0' and '_1'
      lempty         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  play_r_0              -                             
  Row   2:    ***0***  play_r_1              (~lempty && req_r)            
  Row   3:    ***0***  req_r_0               play_r                        
  Row   4:    ***0***  req_r_1               (~lempty && play_r)           
  Row   5:    ***0***  lempty_0              (play_r && req_r)             
  Row   6:    ***0***  lempty_1              (play_r && req_r)             

----------------Focused Condition View-------------------
Line       220 Item    1  (ltail_r != (56 - 1))
Condition totals: 0 of 1 input term covered = 0.00%

             Input Term   Covered  Reason for no coverage   Hint
            -----------  --------  -----------------------  --------------
  (ltail_r != (56 - 1))         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target               Non-masking condition(s)      
 ---------  ---------  --------------------     -------------------------     
  Row   1:    ***0***  (ltail_r != (56 - 1))_0  -                             
  Row   2:    ***0***  (ltail_r != (56 - 1))_1  -                             

----------------Focused Condition View-------------------
Line       252 Item    1  ((lhead_r == ltail_r) && ~llooped_r)
Condition totals: 0 of 2 input terms covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (lhead_r == ltail_r)         N  '_0' not hit             Hit '_0'
             llooped_r         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (lhead_r == ltail_r)_0  -                             
  Row   2:          1  (lhead_r == ltail_r)_1  ~llooped_r                    
  Row   3:          1  llooped_r_0             (lhead_r == ltail_r)          
  Row   4:    ***0***  llooped_r_1             (lhead_r == ltail_r)          

----------------Focused Condition View-------------------
Line       257 Item    1  ((lhead_r == ltail_r) && llooped_r)
Condition totals: 0 of 2 input terms covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (lhead_r == ltail_r)         N  No hits                  Hit '_0' and '_1'
             llooped_r         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (lhead_r == ltail_r)_0  -                             
  Row   2:    ***0***  (lhead_r == ltail_r)_1  llooped_r                     
  Row   3:          1  llooped_r_0             (lhead_r == ltail_r)          
  Row   4:    ***0***  llooped_r_1             (lhead_r == ltail_r)          

----------------Focused Condition View-------------------
Line       305 Item    1  ((apbwrite && (rindex == 139)) && ~rfull)
Condition totals: 0 of 3 input terms covered = 0.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
         apbwrite         N  '_1' not hit             Hit '_1'
  (rindex == 139)         N  '_1' not hit             Hit '_1'
            rfull         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  apbwrite_0            -                             
  Row   2:    ***0***  apbwrite_1            (~rfull && (rindex == 139))   
  Row   3:          1  (rindex == 139)_0     apbwrite                      
  Row   4:    ***0***  (rindex == 139)_1     (~rfull && apbwrite)          
  Row   5:    ***0***  rfull_0               (apbwrite && (rindex == 139)) 
  Row   6:    ***0***  rfull_1               (apbwrite && (rindex == 139)) 

----------------Focused Condition View-------------------
Line       307 Item    1  (rhead_r != (56 - 1))
Condition totals: 0 of 1 input term covered = 0.00%

             Input Term   Covered  Reason for no coverage   Hint
            -----------  --------  -----------------------  --------------
  (rhead_r != (56 - 1))         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target               Non-masking condition(s)      
 ---------  ---------  --------------------     -------------------------     
  Row   1:    ***0***  (rhead_r != (56 - 1))_0  -                             
  Row   2:    ***0***  (rhead_r != (56 - 1))_1  -                             

----------------Focused Condition View-------------------
Line       316 Item    1  ((apbread && (rindex == 139)) && ~rempty)
Condition totals: 0 of 3 input terms covered = 0.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
          apbread         N  '_1' not hit             Hit '_1'
  (rindex == 139)         N  '_1' not hit             Hit '_1'
           rempty         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  apbread_0             -                             
  Row   2:    ***0***  apbread_1             (~rempty && (rindex == 139))  
  Row   3:          1  (rindex == 139)_0     apbread                       
  Row   4:    ***0***  (rindex == 139)_1     (~rempty && apbread)          
  Row   5:    ***0***  rempty_0              (apbread && (rindex == 139))  
  Row   6:    ***0***  rempty_1              (apbread && (rindex == 139))  

----------------Focused Condition View-------------------
Line       317 Item    1  (rtail_r != (56 - 1))
Condition totals: 0 of 1 input term covered = 0.00%

             Input Term   Covered  Reason for no coverage   Hint
            -----------  --------  -----------------------  --------------
  (rtail_r != (56 - 1))         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target               Non-masking condition(s)      
 ---------  ---------  --------------------     -------------------------     
  Row   1:    ***0***  (rtail_r != (56 - 1))_0  -                             
  Row   2:    ***0***  (rtail_r != (56 - 1))_1  -                             

----------------Focused Condition View-------------------
Line       326 Item    1  ((play_r && req_r) && ~rempty)
Condition totals: 0 of 3 input terms covered = 0.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
      play_r         N  '_1' not hit             Hit '_1'
       req_r         N  No hits                  Hit '_0' and '_1'
      rempty         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  play_r_0              -                             
  Row   2:    ***0***  play_r_1              (~rempty && req_r)            
  Row   3:    ***0***  req_r_0               play_r                        
  Row   4:    ***0***  req_r_1               (~rempty && play_r)           
  Row   5:    ***0***  rempty_0              (play_r && req_r)             
  Row   6:    ***0***  rempty_1              (play_r && req_r)             

----------------Focused Condition View-------------------
Line       327 Item    1  (rtail_r != (56 - 1))
Condition totals: 0 of 1 input term covered = 0.00%

             Input Term   Covered  Reason for no coverage   Hint
            -----------  --------  -----------------------  --------------
  (rtail_r != (56 - 1))         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target               Non-masking condition(s)      
 ---------  ---------  --------------------     -------------------------     
  Row   1:    ***0***  (rtail_r != (56 - 1))_0  -                             
  Row   2:    ***0***  (rtail_r != (56 - 1))_1  -                             

----------------Focused Condition View-------------------
Line       359 Item    1  ((rhead_r == rtail_r) && ~rlooped_r)
Condition totals: 0 of 2 input terms covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (rhead_r == rtail_r)         N  '_0' not hit             Hit '_0'
             rlooped_r         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (rhead_r == rtail_r)_0  -                             
  Row   2:          1  (rhead_r == rtail_r)_1  ~rlooped_r                    
  Row   3:          1  rlooped_r_0             (rhead_r == rtail_r)          
  Row   4:    ***0***  rlooped_r_1             (rhead_r == rtail_r)          

----------------Focused Condition View-------------------
Line       364 Item    1  ((rhead_r == rtail_r) && rlooped_r)
Condition totals: 0 of 2 input terms covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (rhead_r == rtail_r)         N  No hits                  Hit '_0' and '_1'
             rlooped_r         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (rhead_r == rtail_r)_0  -                             
  Row   2:    ***0***  (rhead_r == rtail_r)_1  rlooped_r                     
  Row   3:          1  rlooped_r_0             (rhead_r == rtail_r)          
  Row   4:    ***0***  rlooped_r_1             (rhead_r == rtail_r)          

----------------Focused Condition View-------------------
Line       380 Item    1  ((((stop ~| irqack) && play_r) && lempty) && rempty)
Condition totals: 0 of 5 input terms covered = 0.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
        stop         N  No hits                  Hit '_0' and '_1'
      irqack         N  No hits                  Hit '_0' and '_1'
      play_r         N  '_1' not hit             Hit '_1'
      lempty         N  No hits                  Hit '_0' and '_1'
      rempty         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  stop_0                (rempty && lempty && play_r && ~irqack)
  Row   2:    ***0***  stop_1                ~irqack                       
  Row   3:    ***0***  irqack_0              (rempty && lempty && play_r && ~stop)
  Row   4:    ***0***  irqack_1              ~stop                         
  Row   5:          1  play_r_0              (stop ~| irqack)              
  Row   6:    ***0***  play_r_1              (rempty && lempty && (stop ~| irqack))
  Row   7:    ***0***  lempty_0              ((stop ~| irqack) && play_r)  
  Row   8:    ***0***  lempty_1              (rempty && ((stop ~| irqack) && play_r))
  Row   9:    ***0***  rempty_0              (((stop ~| irqack) && play_r) && lempty)
 Row   10:    ***0***  rempty_1              (((stop ~| irqack) && play_r) && lempty)


Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                     27         6        21    22.22%

================================Expression Details================================

Expression Coverage for instance .audioport_tb.DUT_INSTANCE.control_unit_1 --

  File input/control_unit.sv
----------------Focused Expression View-----------------
Line       42 Item    1  (((PREADY && PWRITE) && PSEL) && PENABLE)
Expression totals: 3 of 4 input terms covered = 75.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
      PREADY         N  '_0' not hit             Hit '_0'
      PWRITE         Y
        PSEL         Y
     PENABLE         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  PREADY_0              -                             
  Row   2:          1  PREADY_1              (PENABLE && PSEL && PWRITE)   
  Row   3:          1  PWRITE_0              PREADY                        
  Row   4:          1  PWRITE_1              (PENABLE && PSEL && PREADY)   
  Row   5:          1  PSEL_0                (PREADY && PWRITE)            
  Row   6:          1  PSEL_1                (PENABLE && (PREADY && PWRITE))
  Row   7:          1  PENABLE_0             ((PREADY && PWRITE) && PSEL)  
  Row   8:          1  PENABLE_1             ((PREADY && PWRITE) && PSEL)  

----------------Focused Expression View-----------------
Line       44 Item    1  (((~PWRITE && PSEL) && PENABLE) && PREADY)
Expression totals: 3 of 4 input terms covered = 75.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
      PWRITE         Y
        PSEL         Y
     PENABLE         Y
      PREADY         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  PWRITE_0              (PREADY && PENABLE && PSEL)   
  Row   2:          1  PWRITE_1              -                             
  Row   3:          1  PSEL_0                ~PWRITE                       
  Row   4:          1  PSEL_1                (PREADY && PENABLE && ~PWRITE)
  Row   5:          1  PENABLE_0             (~PWRITE && PSEL)             
  Row   6:          1  PENABLE_1             (PREADY && (~PWRITE && PSEL)) 
  Row   7:    ***0***  PREADY_0              ((~PWRITE && PSEL) && PENABLE)
  Row   8:          1  PREADY_1              ((~PWRITE && PSEL) && PENABLE)

----------------Focused Expression View-----------------
Line       86 Item    1  ((apbwrite && (rindex == 0)) && (PWDATA == 2))
Expression totals: 0 of 3 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
       apbwrite         N  '_1' not hit             Hit '_1'
  (rindex == 0)         N  '_1' not hit             Hit '_1'
  (PWDATA == 2)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  apbwrite_0            -                             
  Row   2:    ***0***  apbwrite_1            ((PWDATA == 2) && (rindex == 0))
  Row   3:          1  (rindex == 0)_0       apbwrite                      
  Row   4:    ***0***  (rindex == 0)_1       ((PWDATA == 2) && apbwrite)   
  Row   5:    ***0***  (PWDATA == 2)_0       (apbwrite && (rindex == 0))   
  Row   6:    ***0***  (PWDATA == 2)_1       (apbwrite && (rindex == 0))   

----------------Focused Expression View-----------------
Line       88 Item    1  ((apbwrite && (rindex == 0)) && (PWDATA == 4))
Expression totals: 0 of 3 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
       apbwrite         N  '_1' not hit             Hit '_1'
  (rindex == 0)         N  '_1' not hit             Hit '_1'
  (PWDATA == 4)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  apbwrite_0            -                             
  Row   2:    ***0***  apbwrite_1            ((PWDATA == 4) && (rindex == 0))
  Row   3:          1  (rindex == 0)_0       apbwrite                      
  Row   4:    ***0***  (rindex == 0)_1       ((PWDATA == 4) && apbwrite)   
  Row   5:    ***0***  (PWDATA == 4)_0       (apbwrite && (rindex == 0))   
  Row   6:    ***0***  (PWDATA == 4)_1       (apbwrite && (rindex == 0))   

----------------Focused Expression View-----------------
Line       90 Item    1  ((apbwrite && (rindex == 0)) && (PWDATA == 8))
Expression totals: 0 of 3 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
       apbwrite         N  '_1' not hit             Hit '_1'
  (rindex == 0)         N  '_1' not hit             Hit '_1'
  (PWDATA == 8)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  apbwrite_0            -                             
  Row   2:    ***0***  apbwrite_1            ((PWDATA == 8) && (rindex == 0))
  Row   3:          1  (rindex == 0)_0       apbwrite                      
  Row   4:    ***0***  (rindex == 0)_1       ((PWDATA == 8) && apbwrite)   
  Row   5:    ***0***  (PWDATA == 8)_0       (apbwrite && (rindex == 0))   
  Row   6:    ***0***  (PWDATA == 8)_1       (apbwrite && (rindex == 0))   

----------------Focused Expression View-----------------
Line       92 Item    1  ((apbwrite && (rindex == 0)) && (PWDATA == 16))
Expression totals: 0 of 3 input terms covered = 0.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
        apbwrite         N  '_1' not hit             Hit '_1'
   (rindex == 0)         N  '_1' not hit             Hit '_1'
  (PWDATA == 16)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  apbwrite_0            -                             
  Row   2:    ***0***  apbwrite_1            ((PWDATA == 16) && (rindex == 0))
  Row   3:          1  (rindex == 0)_0       apbwrite                      
  Row   4:    ***0***  (rindex == 0)_1       ((PWDATA == 16) && apbwrite)  
  Row   5:    ***0***  (PWDATA == 16)_0      (apbwrite && (rindex == 0))   
  Row   6:    ***0***  (PWDATA == 16)_1      (apbwrite && (rindex == 0))   

----------------Focused Expression View-----------------
Line       94 Item    1  ((apbwrite && (rindex == 0)) && (PWDATA == 32))
Expression totals: 0 of 3 input terms covered = 0.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
        apbwrite         N  '_1' not hit             Hit '_1'
   (rindex == 0)         N  '_1' not hit             Hit '_1'
  (PWDATA == 32)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  apbwrite_0            -                             
  Row   2:    ***0***  apbwrite_1            ((PWDATA == 32) && (rindex == 0))
  Row   3:          1  (rindex == 0)_0       apbwrite                      
  Row   4:    ***0***  (rindex == 0)_1       ((PWDATA == 32) && apbwrite)  
  Row   5:    ***0***  (PWDATA == 32)_0      (apbwrite && (rindex == 0))   
  Row   6:    ***0***  (PWDATA == 32)_1      (apbwrite && (rindex == 0))   

----------------Focused Expression View-----------------
Line       101 Item    1  (((~play_r && apbwrite) && (rindex == 0)) && (PWDATA == 1))
Expression totals: 0 of 4 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
         play_r         N  No hits                  Hit '_0' and '_1'
       apbwrite         N  '_1' not hit             Hit '_1'
  (rindex == 0)         N  '_1' not hit             Hit '_1'
  (PWDATA == 1)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  play_r_0              ((PWDATA == 1) && (rindex == 0) && apbwrite)
  Row   2:    ***0***  play_r_1              -                             
  Row   3:          1  apbwrite_0            ~play_r                       
  Row   4:    ***0***  apbwrite_1            ((PWDATA == 1) && (rindex == 0) && ~play_r)
  Row   5:          1  (rindex == 0)_0       (~play_r && apbwrite)         
  Row   6:    ***0***  (rindex == 0)_1       ((PWDATA == 1) && (~play_r && apbwrite))
  Row   7:    ***0***  (PWDATA == 1)_0       ((~play_r && apbwrite) && (rindex == 0))
  Row   8:    ***0***  (PWDATA == 1)_1       ((~play_r && apbwrite) && (rindex == 0))


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                     117        76        41    64.95%

================================Statement Details================================

Statement Coverage for instance .audioport_tb.DUT_INSTANCE.control_unit_1 --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File input/control_unit.sv
    40              1                       2095     
    42              1                       2095     
    44              1                       2095     
    48              1                       1573     
    50              1                        249     
    52              1                       1324     
    61              1                          3     
    63              1                          2     
    65              1                    ***0***     
    67              1                    ***0***     
    71              1                          3     
    73              1                          2     
    75              1                    ***0***     
    77              1                          1     
    83              1                       1005     
    86              1                       1005     
    88              1                       1005     
    90              1                       1005     
    92              1                       1005     
    94              1                       1005     
    100             1                       1004     
    101             1                       1004     
    109             1                        859     
    110             1                        859     
    111             1                        859     
    112             1                        859     
    117             1                        358     
    120             1                    ***0***     
    123             1                    ***0***     
    133             1                          2     
    135             1                    ***0***     
    137             1                          2     
    142             1                        895     
    144             1                          2     
    147             1                        109     
    150             1                    ***0***     
    153             1                    ***0***     
    173             1                          3     
    175             1                          2     
    176             1                          2     
    177             1                          2     
    178             1                          2     
    181             1                          1     
    182             1                          1     
    183             1                          1     
    184             1                          1     
    189             1                       1144     
    191             1                       1144     
    192             1                       1144     
    193             1                       1144     
    194             1                       1144     
    199             1                    ***0***     
    201             1                    ***0***     
    203             1                    ***0***     
    204             1                    ***0***     
    211             1                    ***0***     
    213             1                    ***0***     
    214             1                    ***0***     
    221             1                    ***0***     
    223             1                    ***0***     
    224             1                    ***0***     
    230             1                    ***0***     
    231             1                    ***0***     
    232             1                    ***0***     
    233             1                    ***0***     
    240             1                          2     
    242             1                          1     
    244             1                          1     
    250             1                          2     
    253             1                          1     
    255             1                          1     
    258             1                    ***0***     
    260             1                          2     
    280             1                          3     
    282             1                          2     
    283             1                          2     
    284             1                          2     
    285             1                          2     
    288             1                          1     
    289             1                          1     
    290             1                          1     
    291             1                          1     
    296             1                       1144     
    298             1                       1144     
    299             1                       1144     
    300             1                       1144     
    301             1                       1144     
    306             1                    ***0***     
    308             1                    ***0***     
    310             1                    ***0***     
    311             1                    ***0***     
    318             1                    ***0***     
    320             1                    ***0***     
    321             1                    ***0***     
    328             1                    ***0***     
    330             1                    ***0***     
    331             1                    ***0***     
    337             1                    ***0***     
    338             1                    ***0***     
    339             1                    ***0***     
    340             1                    ***0***     
    347             1                          2     
    349             1                          1     
    351             1                          1     
    357             1                          2     
    360             1                          1     
    362             1                          1     
    365             1                    ***0***     
    367             1                          2     
    373             1                          3     
    375             1                          2     
    377             1                    ***0***     
    379             1                    ***0***     
    381             1                    ***0***     
    389             1                          3     
    390             1                          2     
    391             1                        111     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                       1698       202      1496    11.89%

================================Toggle Details================================

Toggle Coverage for instance .audioport_tb.DUT_INSTANCE.control_unit_1 --

                                              Node      1H->0L      0L->1H       0L->Z       Z->0L       1H->Z       Z->H1     ExtMode  "Coverage"
                                              ---------------------------------------------------------------------------------------------------
                                        PADDR[0-1]           0           0           0           0           0           0           3        0.00 
                                      PADDR[11-25]           0           0           0           0           0           0           3        0.00 
                                      PADDR[28-30]           0           0           0           0           0           0           3        0.00 
                                            PREADY           0           0           0           0           0           0           3        0.00 
                                           PSLVERR           0           0           0           0           0           0           3        0.00 
                                  audio0_out[0-23]           0           0           0           0           0           0           3        0.00 
                                  audio1_out[0-23]           0           0           0           0           0           0           3        0.00 
                                           cfg_out           0           0           0           0           0           0           3        0.00 
                                    cfg_reg_out[0]           0           1           0           0           0           0           3       16.66 
                                  cfg_reg_out[1-2]           0           0           0           0           0           0           3        0.00 
                                  cfg_reg_out[3-8]           0           1           0           0           0           0           3       16.66 
                                 cfg_reg_out[9-10]           0           0           0           0           0           0           3        0.00 
                                cfg_reg_out[11-13]           0           1           0           0           0           0           3       16.66 
                                cfg_reg_out[14-16]           0           0           0           0           0           0           3        0.00 
                                cfg_reg_out[17-18]           0           1           0           0           0           0           3       16.66 
                                   cfg_reg_out[19]           0           0           0           0           0           0           3        0.00 
                                   cfg_reg_out[20]           0           1           0           0           0           0           3       16.66 
                                   cfg_reg_out[21]           0           0           0           0           0           0           3        0.00 
                                cfg_reg_out[22-24]           0           1           0           0           0           0           3       16.66 
                                cfg_reg_out[25-26]           0           0           0           0           0           0           3        0.00 
                                cfg_reg_out[27-31]           0           1           0           0           0           0           3       16.66 
                                               clr           0           0           0           0           0           0           3        0.00 
                                           clr_out           0           0           0           0           0           0           3        0.00 
                                           irq_out           0           0           0           0           0           0           3        0.00 
                                             irq_r           0           0           0           0           0           0           3        0.00 
                                            irqack           0           0           0           0           0           0           3        0.00 
                                            lempty           0           0           0           0           0           0           3        0.00 
                                         level_out           0           0           0           0           0           0           3        0.00 
                               level_reg_out[0-31]           0           0           0           0           0           0           3        0.00 
                                       lfifo[0-23]           0           0           0           0           0           0           3        0.00 
                                             lfull           0           0           0           0           0           0           3        0.00 
                                     lhead_ns[0-5]           0           0           0           0           0           0           3        0.00 
                                      lhead_r[0-5]           0           0           0           0           0           0           3        0.00 
                                        llooped_ns           0           0           0           0           0           0           3        0.00 
                                         llooped_r           0           0           0           0           0           0           3        0.00 
                                     ltail_ns[0-5]           0           0           0           0           0           0           3        0.00 
                                      ltail_r[0-5]           0           0           0           0           0           0           3        0.00 
                                          play_out           0           0           0           0           0           0           3        0.00 
                                            play_r           0           0           0           0           0           0           3        0.00 
                                            rempty           0           0           0           0           0           0           3        0.00 
                                            req_in           0           0           0           0           0           0           3        0.00 
                                             req_r           0           0           0           0           0           0           3        0.00 
                                       rfifo[0-23]           0           0           0           0           0           0           3        0.00 
                                             rfull           0           0           0           0           0           0           3        0.00 
                                     rhead_ns[0-5]           0           0           0           0           0           0           3        0.00 
                                      rhead_r[0-5]           0           0           0           0           0           0           3        0.00 
                                        rlooped_ns           0           0           0           0           0           0           3        0.00 
                                         rlooped_r           0           0           0           0           0           0           3        0.00 
                                             rst_n           0           1           0           0           0           0           3       16.66 
                                     rtail_ns[0-5]           0           0           0           0           0           0           3        0.00 
                                      rtail_r[0-5]           0           0           0           0           0           0           3        0.00 
                                             start           0           0           0           0           0           0           3        0.00 
                                              stop           0           0           0           0           0           0           3        0.00 
                                          tick_out           0           0           0           0           0           0           3        0.00 

========
(n*) - Number was not used in coverage calculations performed by extended toggle algorithms.

Extended Toggle Coverage Calculation Criteria:
-----------------------------------------------
	ExtMode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z').
	ExtMode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'.
	ExtMode 3: 0L->1H & 1H->0L & all 'Z' transitions.
========

Total Node Count     =        343 
Toggled Node Count   =         90 
Untoggled Node Count =        253 

Toggle Coverage      =      11.89% (202 of 1698 bins)

=================================================================================
=== Instance: .audioport_tb.DUT_INSTANCE.dsp_unit_1.dsp_unit_rtl_1.dsp_unit_dsp_proc_inst.dsp_unit_dsp_proc_read_inputs_mioi_inst.read_inputs_mioi.dsp_unit_read_inputs_core_inst.tick_rsci
=== Design Unit: work.mgc_out_dreg_v2
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         12         0        12     0.00%

================================Toggle Details================================

Toggle Coverage for instance .audioport_tb.DUT_INSTANCE.dsp_unit_1.dsp_unit_rtl_1.dsp_unit_dsp_proc_inst.dsp_unit_dsp_proc_read_inputs_mioi_inst.read_inputs_mioi.dsp_unit_read_inputs_core_inst.tick_rsci --

                                              Node      1H->0L      0L->1H       0L->Z       Z->0L       1H->Z       Z->H1     ExtMode  "Coverage"
                                              ---------------------------------------------------------------------------------------------------
                                              d[0]           0           0           0           0           0           0           3        0.00 
                                              z[0]           0           0           0           0           0           0           3        0.00 

========
(n*) - Number was not used in coverage calculations performed by extended toggle algorithms.

Extended Toggle Coverage Calculation Criteria:
-----------------------------------------------
	ExtMode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z').
	ExtMode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'.
	ExtMode 3: 0L->1H & 1H->0L & all 'Z' transitions.
========

Total Node Count     =          2 
Toggled Node Count   =          0 
Untoggled Node Count =          2 

Toggle Coverage      =       0.00% (0 of 12 bins)

=================================================================================
=== Instance: .audioport_tb.DUT_INSTANCE.dsp_unit_1.dsp_unit_rtl_1.dsp_unit_dsp_proc_inst.dsp_unit_dsp_proc_read_inputs_mioi_inst.read_inputs_mioi.dsp_unit_read_inputs_core_inst.clr_rsci
=== Design Unit: work.mgc_out_dreg_v2
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         12         0        12     0.00%

================================Toggle Details================================

Toggle Coverage for instance .audioport_tb.DUT_INSTANCE.dsp_unit_1.dsp_unit_rtl_1.dsp_unit_dsp_proc_inst.dsp_unit_dsp_proc_read_inputs_mioi_inst.read_inputs_mioi.dsp_unit_read_inputs_core_inst.clr_rsci --

                                              Node      1H->0L      0L->1H       0L->Z       Z->0L       1H->Z       Z->H1     ExtMode  "Coverage"
                                              ---------------------------------------------------------------------------------------------------
                                              d[0]           0           0           0           0           0           0           3        0.00 
                                              z[0]           0           0           0           0           0           0           3        0.00 

========
(n*) - Number was not used in coverage calculations performed by extended toggle algorithms.

Extended Toggle Coverage Calculation Criteria:
-----------------------------------------------
	ExtMode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z').
	ExtMode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'.
	ExtMode 3: 0L->1H & 1H->0L & all 'Z' transitions.
========

Total Node Count     =          2 
Toggled Node Count   =          0 
Untoggled Node Count =          2 

Toggle Coverage      =       0.00% (0 of 12 bins)

=================================================================================
=== Instance: .audioport_tb.DUT_INSTANCE.dsp_unit_1.dsp_unit_rtl_1.dsp_unit_dsp_proc_inst.dsp_unit_dsp_proc_read_inputs_mioi_inst.read_inputs_mioi.dsp_unit_read_inputs_core_inst.filter_rsci
=== Design Unit: work.mgc_out_dreg_v2
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         12         0        12     0.00%

================================Toggle Details================================

Toggle Coverage for instance .audioport_tb.DUT_INSTANCE.dsp_unit_1.dsp_unit_rtl_1.dsp_unit_dsp_proc_inst.dsp_unit_dsp_proc_read_inputs_mioi_inst.read_inputs_mioi.dsp_unit_read_inputs_core_inst.filter_rsci --

                                              Node      1H->0L      0L->1H       0L->Z       Z->0L       1H->Z       Z->H1     ExtMode  "Coverage"
                                              ---------------------------------------------------------------------------------------------------
                                              d[0]           0           0           0           0           0           0           3        0.00 
                                              z[0]           0           0           0           0           0           0           3        0.00 

========
(n*) - Number was not used in coverage calculations performed by extended toggle algorithms.

Extended Toggle Coverage Calculation Criteria:
-----------------------------------------------
	ExtMode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z').
	ExtMode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'.
	ExtMode 3: 0L->1H & 1H->0L & all 'Z' transitions.
========

Total Node Count     =          2 
Toggled Node Count   =          0 
Untoggled Node Count =          2 

Toggle Coverage      =       0.00% (0 of 12 bins)

=================================================================================
=== Instance: .audioport_tb.DUT_INSTANCE.dsp_unit_1.dsp_unit_rtl_1.dsp_unit_dsp_proc_inst.dsp_unit_dsp_proc_read_inputs_mioi_inst.read_inputs_mioi.dsp_unit_read_inputs_core_inst.level0_rsci
=== Design Unit: work.mgc_out_dreg_v2
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        192         0       192     0.00%

================================Toggle Details================================

Toggle Coverage for instance .audioport_tb.DUT_INSTANCE.dsp_unit_1.dsp_unit_rtl_1.dsp_unit_dsp_proc_inst.dsp_unit_dsp_proc_read_inputs_mioi_inst.read_inputs_mioi.dsp_unit_read_inputs_core_inst.level0_rsci --

                                              Node      1H->0L      0L->1H       0L->Z       Z->0L       1H->Z       Z->H1     ExtMode  "Coverage"
                                              ---------------------------------------------------------------------------------------------------
                                           d[0-15]           0           0           0           0           0           0           3        0.00 
                                           z[0-15]           0           0           0           0           0           0           3        0.00 

========
(n*) - Number was not used in coverage calculations performed by extended toggle algorithms.

Extended Toggle Coverage Calculation Criteria:
-----------------------------------------------
	ExtMode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z').
	ExtMode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'.
	ExtMode 3: 0L->1H & 1H->0L & all 'Z' transitions.
========

Total Node Count     =         32 
Toggled Node Count   =          0 
Untoggled Node Count =         32 

Toggle Coverage      =       0.00% (0 of 192 bins)

=================================================================================
=== Instance: .audioport_tb.DUT_INSTANCE.dsp_unit_1.dsp_unit_rtl_1.dsp_unit_dsp_proc_inst.dsp_unit_dsp_proc_read_inputs_mioi_inst.read_inputs_mioi.dsp_unit_read_inputs_core_inst.level1_rsci
=== Design Unit: work.mgc_out_dreg_v2
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        192         0       192     0.00%

================================Toggle Details================================

Toggle Coverage for instance .audioport_tb.DUT_INSTANCE.dsp_unit_1.dsp_unit_rtl_1.dsp_unit_dsp_proc_inst.dsp_unit_dsp_proc_read_inputs_mioi_inst.read_inputs_mioi.dsp_unit_read_inputs_core_inst.level1_rsci --

                                              Node      1H->0L      0L->1H       0L->Z       Z->0L       1H->Z       Z->H1     ExtMode  "Coverage"
                                              ---------------------------------------------------------------------------------------------------
                                           d[0-15]           0           0           0           0           0           0           3        0.00 
                                           z[0-15]           0           0           0           0           0           0           3        0.00 

========
(n*) - Number was not used in coverage calculations performed by extended toggle algorithms.

Extended Toggle Coverage Calculation Criteria:
-----------------------------------------------
	ExtMode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z').
	ExtMode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'.
	ExtMode 3: 0L->1H & 1H->0L & all 'Z' transitions.
========

Total Node Count     =         32 
Toggled Node Count   =          0 
Untoggled Node Count =         32 

Toggle Coverage      =       0.00% (0 of 192 bins)

=================================================================================
=== Instance: .audioport_tb.DUT_INSTANCE.dsp_unit_1.dsp_unit_rtl_1.dsp_unit_dsp_proc_inst.dsp_unit_dsp_proc_read_inputs_mioi_inst.read_inputs_mioi.dsp_unit_read_inputs_core_inst.audio0_rsci
=== Design Unit: work.mgc_out_dreg_v2
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        288         0       288     0.00%

================================Toggle Details================================

Toggle Coverage for instance .audioport_tb.DUT_INSTANCE.dsp_unit_1.dsp_unit_rtl_1.dsp_unit_dsp_proc_inst.dsp_unit_dsp_proc_read_inputs_mioi_inst.read_inputs_mioi.dsp_unit_read_inputs_core_inst.audio0_rsci --

                                              Node      1H->0L      0L->1H       0L->Z       Z->0L       1H->Z       Z->H1     ExtMode  "Coverage"
                                              ---------------------------------------------------------------------------------------------------
                                           d[0-23]           0           0           0           0           0           0           3        0.00 
                                           z[0-23]           0           0           0           0           0           0           3        0.00 

========
(n*) - Number was not used in coverage calculations performed by extended toggle algorithms.

Extended Toggle Coverage Calculation Criteria:
-----------------------------------------------
	ExtMode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z').
	ExtMode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'.
	ExtMode 3: 0L->1H & 1H->0L & all 'Z' transitions.
========

Total Node Count     =         48 
Toggled Node Count   =          0 
Untoggled Node Count =         48 

Toggle Coverage      =       0.00% (0 of 288 bins)

=================================================================================
=== Instance: .audioport_tb.DUT_INSTANCE.dsp_unit_1.dsp_unit_rtl_1.dsp_unit_dsp_proc_inst.dsp_unit_dsp_proc_read_inputs_mioi_inst.read_inputs_mioi.dsp_unit_read_inputs_core_inst.audio1_rsci
=== Design Unit: work.mgc_out_dreg_v2
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        288         0       288     0.00%

================================Toggle Details================================

Toggle Coverage for instance .audioport_tb.DUT_INSTANCE.dsp_unit_1.dsp_unit_rtl_1.dsp_unit_dsp_proc_inst.dsp_unit_dsp_proc_read_inputs_mioi_inst.read_inputs_mioi.dsp_unit_read_inputs_core_inst.audio1_rsci --

                                              Node      1H->0L      0L->1H       0L->Z       Z->0L       1H->Z       Z->H1     ExtMode  "Coverage"
                                              ---------------------------------------------------------------------------------------------------
                                           d[0-23]           0           0           0           0           0           0           3        0.00 
                                           z[0-23]           0           0           0           0           0           0           3        0.00 

========
(n*) - Number was not used in coverage calculations performed by extended toggle algorithms.

Extended Toggle Coverage Calculation Criteria:
-----------------------------------------------
	ExtMode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z').
	ExtMode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'.
	ExtMode 3: 0L->1H & 1H->0L & all 'Z' transitions.
========

Total Node Count     =         48 
Toggled Node Count   =          0 
Untoggled Node Count =         48 

Toggle Coverage      =       0.00% (0 of 288 bins)

=================================================================================
=== Instance: .audioport_tb.DUT_INSTANCE.dsp_unit_1.dsp_unit_rtl_1.dsp_unit_dsp_proc_inst.dsp_unit_dsp_proc_read_inputs_mioi_inst.read_inputs_mioi.dsp_unit_read_inputs_core_inst.ccs_ccore_start_rsci
=== Design Unit: work.ccs_in_v1
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                          4         4         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance .audioport_tb.DUT_INSTANCE.dsp_unit_1.dsp_unit_rtl_1.dsp_unit_dsp_proc_inst.dsp_unit_dsp_proc_read_inputs_mioi_inst.read_inputs_mioi.dsp_unit_read_inputs_core_inst.ccs_ccore_start_rsci --

                                              Node      1H->0L      0L->1H       0L->Z       Z->0L       1H->Z       Z->H1     ExtMode  "Coverage"
                                              ---------------------------------------------------------------------------------------------------

========
(n*) - Number was not used in coverage calculations performed by extended toggle algorithms.

Extended Toggle Coverage Calculation Criteria:
-----------------------------------------------
	ExtMode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z').
	ExtMode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'.
	ExtMode 3: 0L->1H & 1H->0L & all 'Z' transitions.
========

Total Node Count     =          2 
Toggled Node Count   =          2 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (4 of 4 bins)

=================================================================================
=== Instance: .audioport_tb.DUT_INSTANCE.dsp_unit_1.dsp_unit_rtl_1.dsp_unit_dsp_proc_inst.dsp_unit_dsp_proc_read_inputs_mioi_inst.read_inputs_mioi.dsp_unit_read_inputs_core_inst.ccs_ccore_done_synci
=== Design Unit: work.ccs_sync_out_vld_v1
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         12         0        12     0.00%

================================Toggle Details================================

Toggle Coverage for instance .audioport_tb.DUT_INSTANCE.dsp_unit_1.dsp_unit_rtl_1.dsp_unit_dsp_proc_inst.dsp_unit_dsp_proc_read_inputs_mioi_inst.read_inputs_mioi.dsp_unit_read_inputs_core_inst.ccs_ccore_done_synci --

                                              Node      1H->0L      0L->1H       0L->Z       Z->0L       1H->Z       Z->H1     ExtMode  "Coverage"
                                              ---------------------------------------------------------------------------------------------------
                                              ivld           0           0           0           0           0           0           3        0.00 
                                               vld           0           0           0           0           0           0           3        0.00 

========
(n*) - Number was not used in coverage calculations performed by extended toggle algorithms.

Extended Toggle Coverage Calculation Criteria:
-----------------------------------------------
	ExtMode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z').
	ExtMode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'.
	ExtMode 3: 0L->1H & 1H->0L & all 'Z' transitions.
========

Total Node Count     =          2 
Toggled Node Count   =          0 
Untoggled Node Count =          2 

Toggle Coverage      =       0.00% (0 of 12 bins)

=================================================================================
=== Instance: .audioport_tb.DUT_INSTANCE.dsp_unit_1.dsp_unit_rtl_1.dsp_unit_dsp_proc_inst.dsp_unit_dsp_proc_read_inputs_mioi_inst.read_inputs_mioi.dsp_unit_read_inputs_core_inst
=== Design Unit: work.dsp_unit_read_inputs_core
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%

================================Branch Details================================

Branch Coverage for instance .audioport_tb.DUT_INSTANCE.dsp_unit_1.dsp_unit_rtl_1.dsp_unit_dsp_proc_inst.dsp_unit_dsp_proc_read_inputs_mioi_inst.read_inputs_mioi.dsp_unit_read_inputs_core_inst

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File results/dsp_unit_hls_rtl.v
------------------------------------IF Branch------------------------------------
    195                                        5     Count coming in to IF
    195             1                          2     
    198             1                          3     
Branch totals: 2 hits of 2 branches = 100.00%


Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      7         2         5    28.57%

================================Expression Details================================

Expression Coverage for instance .audioport_tb.DUT_INSTANCE.dsp_unit_1.dsp_unit_rtl_1.dsp_unit_dsp_proc_inst.dsp_unit_dsp_proc_read_inputs_mioi_inst.read_inputs_mioi.dsp_unit_read_inputs_core_inst --

  File results/dsp_unit_hls_rtl.v
----------------Focused Expression View-----------------
Line       148 Item    1  (INPUT_LOOP_INPUT_LOOP_nor_tmp ~| ~io_read_ccs_ccore_start_rsc_sft_lpi_1_dfm_1)
Expression totals: 0 of 2 input terms covered = 0.00%

                                   Input Term   Covered  Reason for no coverage   Hint
                                  -----------  --------  -----------------------  --------------
                INPUT_LOOP_INPUT_LOOP_nor_tmp         N  '_0' not hit             Hit '_0'
  io_read_ccs_ccore_start_rsc_sft_lpi_1_dfm_1         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                                     Non-masking condition(s)      
 ---------  ---------  --------------------                           -------------------------     
  Row   1:    ***0***  INPUT_LOOP_INPUT_LOOP_nor_tmp_0                io_read_ccs_ccore_start_rsc_sft_lpi_1_dfm_1
  Row   2:          1  INPUT_LOOP_INPUT_LOOP_nor_tmp_1                io_read_ccs_ccore_start_rsc_sft_lpi_1_dfm_1
  Row   3:    ***0***  io_read_ccs_ccore_start_rsc_sft_lpi_1_dfm_1_0  ~INPUT_LOOP_INPUT_LOOP_nor_tmp
  Row   4:    ***0***  io_read_ccs_ccore_start_rsc_sft_lpi_1_dfm_1_1  ~INPUT_LOOP_INPUT_LOOP_nor_tmp

----------------Focused Expression View-----------------
Line       193 Item    1  (this_clr_in ~| this_tick_in)
Expression totals: 0 of 2 input terms covered = 0.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
   this_clr_in         N  '_1' not hit             Hit '_1'
  this_tick_in         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  this_clr_in_0         ~this_tick_in                 
  Row   2:    ***0***  this_clr_in_1         ~this_tick_in                 
  Row   3:          1  this_tick_in_0        ~this_clr_in                  
  Row   4:    ***0***  this_tick_in_1        ~this_clr_in                  

----------------Focused Expression View-----------------
Line       199 Item    1  (ccs_ccore_start_rsci_idat | (INPUT_LOOP_INPUT_LOOP_nor_tmp & io_read_ccs_ccore_start_rsc_sft_lpi_1_dfm_1))
Expression totals: 2 of 3 input terms covered = 66.66%

                                   Input Term   Covered  Reason for no coverage   Hint
                                  -----------  --------  -----------------------  --------------
                    ccs_ccore_start_rsci_idat         Y
                INPUT_LOOP_INPUT_LOOP_nor_tmp         N  '_0' not hit             Hit '_0'
  io_read_ccs_ccore_start_rsc_sft_lpi_1_dfm_1         Y

     Rows:       Hits  FEC Target                                     Non-masking condition(s)      
 ---------  ---------  --------------------                           -------------------------     
  Row   1:          1  ccs_ccore_start_rsci_idat_0                    ~(INPUT_LOOP_INPUT_LOOP_nor_tmp & io_read_ccs_ccore_start_rsc_sft_lpi_1_dfm_1)
  Row   2:          1  ccs_ccore_start_rsci_idat_1                    ~(INPUT_LOOP_INPUT_LOOP_nor_tmp & io_read_ccs_ccore_start_rsc_sft_lpi_1_dfm_1)
  Row   3:    ***0***  INPUT_LOOP_INPUT_LOOP_nor_tmp_0                (~ccs_ccore_start_rsci_idat && io_read_ccs_ccore_start_rsc_sft_lpi_1_dfm_1)
  Row   4:          1  INPUT_LOOP_INPUT_LOOP_nor_tmp_1                (~ccs_ccore_start_rsci_idat && io_read_ccs_ccore_start_rsc_sft_lpi_1_dfm_1)
  Row   5:          1  io_read_ccs_ccore_start_rsc_sft_lpi_1_dfm_1_0  (~ccs_ccore_start_rsci_idat && INPUT_LOOP_INPUT_LOOP_nor_tmp)
  Row   6:          1  io_read_ccs_ccore_start_rsc_sft_lpi_1_dfm_1_1  (~ccs_ccore_start_rsci_idat && INPUT_LOOP_INPUT_LOOP_nor_tmp)


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       5         5         0   100.00%

================================Statement Details================================

Statement Coverage for instance .audioport_tb.DUT_INSTANCE.dsp_unit_1.dsp_unit_rtl_1.dsp_unit_dsp_proc_inst.dsp_unit_dsp_proc_read_inputs_mioi_inst.read_inputs_mioi.dsp_unit_read_inputs_core_inst --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File results/dsp_unit_hls_rtl.v
    148             1                          4     
    193             1                          3     
    194             1                          5     
    196             1                          2     
    199             1                          3     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                       1032         8      1024     0.77%

================================Toggle Details================================

Toggle Coverage for instance .audioport_tb.DUT_INSTANCE.dsp_unit_1.dsp_unit_rtl_1.dsp_unit_dsp_proc_inst.dsp_unit_dsp_proc_read_inputs_mioi_inst.read_inputs_mioi.dsp_unit_read_inputs_core_inst --

                                              Node      1H->0L      0L->1H       0L->Z       Z->0L       1H->Z       Z->H1     ExtMode  "Coverage"
                                              ---------------------------------------------------------------------------------------------------
                     INPUT_LOOP_INPUT_LOOP_nor_tmp           0           0           0           0           0           0           3        0.00 
                                audio0_rsc_z[0-23]           0           0           0           0           0           0           3        0.00 
                                audio1_rsc_z[0-23]           0           0           0           0           0           0           3        0.00 
                                      ccs_MIO_arst           0           1           0           0           0           0           3       16.66 
                           ccs_ccore_done_sync_vld           0           0           0           0           0           0           3        0.00 
                                         clr_rsc_z           0           0           0           0           0           0           3        0.00 
                                      filter_rsc_z           0           0           0           0           0           0           3        0.00 
       io_read_ccs_ccore_start_rsc_sft_lpi_1_dfm_1           0           1           0           0           0           0           3       16.66 
                                level0_rsc_z[0-15]           0           0           0           0           0           0           3        0.00 
                                level1_rsc_z[0-15]           0           0           0           0           0           0           3        0.00 
                      nl_ccs_ccore_done_synci_ivld           0           0           0           0           0           0           3        0.00 
                              this_audio0_in[0-23]           0           0           0           0           0           0           3        0.00 
                              this_audio1_in[0-23]           0           0           0           0           0           0           3        0.00 
                                       this_clr_in           0           0           0           0           0           0           3        0.00 
                                     this_filter_r           0           0           0           0           0           0           3        0.00 
                               this_level0_r[0-15]           0           0           0           0           0           0           3        0.00 
                               this_level1_r[0-15]           0           0           0           0           0           0           3        0.00 
                                      this_tick_in           0           0           0           0           0           0           3        0.00 
                                        tick_rsc_z           0           0           0           0           0           0           3        0.00 

========
(n*) - Number was not used in coverage calculations performed by extended toggle algorithms.

Extended Toggle Coverage Calculation Criteria:
-----------------------------------------------
	ExtMode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z').
	ExtMode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'.
	ExtMode 3: 0L->1H & 1H->0L & all 'Z' transitions.
========

Total Node Count     =        174 
Toggled Node Count   =          3 
Untoggled Node Count =        171 

Toggle Coverage      =       0.77% (8 of 1032 bins)

=================================================================================
=== Instance: .audioport_tb.DUT_INSTANCE.dsp_unit_1.dsp_unit_rtl_1.dsp_unit_dsp_proc_inst.dsp_unit_dsp_proc_read_inputs_mioi_inst.read_inputs_mioi
=== Design Unit: work.dsp_unit_read_inputs
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                       1012         5      1007     0.49%

================================Toggle Details================================

Toggle Coverage for instance .audioport_tb.DUT_INSTANCE.dsp_unit_1.dsp_unit_rtl_1.dsp_unit_dsp_proc_inst.dsp_unit_dsp_proc_read_inputs_mioi_inst.read_inputs_mioi --

                                              Node      1H->0L      0L->1H       0L->Z       Z->0L       1H->Z       Z->H1     ExtMode  "Coverage"
                                              ---------------------------------------------------------------------------------------------------
                                audio0_rsc_z[0-23]           0           0           0           0           0           0           3        0.00 
                                audio1_rsc_z[0-23]           0           0           0           0           0           0           3        0.00 
                                      ccs_MIO_arst           0           1           0           0           0           0           3       16.66 
                           ccs_ccore_done_sync_vld           0           0           0           0           0           0           3        0.00 
                                         clr_rsc_z           0           0           0           0           0           0           3        0.00 
                                      filter_rsc_z           0           0           0           0           0           0           3        0.00 
                                level0_rsc_z[0-15]           0           0           0           0           0           0           3        0.00 
                                level1_rsc_z[0-15]           0           0           0           0           0           0           3        0.00 
                              this_audio0_in[0-23]           0           0           0           0           0           0           3        0.00 
                              this_audio1_in[0-23]           0           0           0           0           0           0           3        0.00 
                                       this_clr_in           0           0           0           0           0           0           3        0.00 
                                     this_filter_r           0           0           0           0           0           0           3        0.00 
                               this_level0_r[0-15]           0           0           0           0           0           0           3        0.00 
                               this_level1_r[0-15]           0           0           0           0           0           0           3        0.00 
                                      this_tick_in           0           0           0           0           0           0           3        0.00 
                                        tick_rsc_z           0           0           0           0           0           0           3        0.00 

========
(n*) - Number was not used in coverage calculations performed by extended toggle algorithms.

Extended Toggle Coverage Calculation Criteria:
-----------------------------------------------
	ExtMode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z').
	ExtMode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'.
	ExtMode 3: 0L->1H & 1H->0L & all 'Z' transitions.
========

Total Node Count     =        170 
Toggled Node Count   =          2 
Untoggled Node Count =        168 

Toggle Coverage      =       0.49% (5 of 1012 bins)

=================================================================================
=== Instance: .audioport_tb.DUT_INSTANCE.dsp_unit_1.dsp_unit_rtl_1.dsp_unit_dsp_proc_inst.dsp_unit_dsp_proc_read_inputs_mioi_inst.dsp_unit_dsp_proc_read_inputs_mioi_read_inputs_mio_wait_ctrl_inst
=== Design Unit: work.dsp_unit_dsp_proc_read_inputs_mioi_read_inputs_mio_wait_ctrl
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      4         2         2    50.00%

================================Expression Details================================

Expression Coverage for instance .audioport_tb.DUT_INSTANCE.dsp_unit_1.dsp_unit_rtl_1.dsp_unit_dsp_proc_inst.dsp_unit_dsp_proc_read_inputs_mioi_inst.dsp_unit_dsp_proc_read_inputs_mioi_read_inputs_mio_wait_ctrl_inst --

  File results/dsp_unit_hls_rtl.v
----------------Focused Expression View-----------------
Line       1157 Item    1  (read_inputs_mioi_iswt0 & read_inputs_mioi_ccs_ccore_done_sync_vld)
Expression totals: 0 of 2 input terms covered = 0.00%

                                Input Term   Covered  Reason for no coverage   Hint
                               -----------  --------  -----------------------  --------------
                    read_inputs_mioi_iswt0         N  No hits                  Hit '_0' and '_1'
  read_inputs_mioi_ccs_ccore_done_sync_vld         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                                  Non-masking condition(s)      
 ---------  ---------  --------------------                        -------------------------     
  Row   1:    ***0***  read_inputs_mioi_iswt0_0                    read_inputs_mioi_ccs_ccore_done_sync_vld
  Row   2:    ***0***  read_inputs_mioi_iswt0_1                    read_inputs_mioi_ccs_ccore_done_sync_vld
  Row   3:          1  read_inputs_mioi_ccs_ccore_done_sync_vld_0  read_inputs_mioi_iswt0        
  Row   4:    ***0***  read_inputs_mioi_ccs_ccore_done_sync_vld_1  read_inputs_mioi_iswt0        

----------------Focused Expression View-----------------
Line       1158 Item    1  (~dsp_proc_wten & read_inputs_mioi_iswt0_pff)
Expression totals: 2 of 2 input terms covered = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       2         2         0   100.00%

================================Statement Details================================

Statement Coverage for instance .audioport_tb.DUT_INSTANCE.dsp_unit_1.dsp_unit_rtl_1.dsp_unit_dsp_proc_inst.dsp_unit_dsp_proc_read_inputs_mioi_inst.dsp_unit_dsp_proc_read_inputs_mioi_read_inputs_mio_wait_ctrl_inst --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File results/dsp_unit_hls_rtl.v
    1157            1                          3     
    1158            1                          6     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         28         6        22    21.42%

================================Toggle Details================================

Toggle Coverage for instance .audioport_tb.DUT_INSTANCE.dsp_unit_1.dsp_unit_rtl_1.dsp_unit_dsp_proc_inst.dsp_unit_dsp_proc_read_inputs_mioi_inst.dsp_unit_dsp_proc_read_inputs_mioi_read_inputs_mio_wait_ctrl_inst --

                                              Node      1H->0L      0L->1H       0L->Z       Z->0L       1H->Z       Z->H1     ExtMode  "Coverage"
                                              ---------------------------------------------------------------------------------------------------
                                     dsp_proc_wten           0           1           0           0           0           0           3       16.66 
                             read_inputs_mioi_biwt           0           0           0           0           0           0           3        0.00 
          read_inputs_mioi_ccs_ccore_done_sync_vld           0           0           0           0           0           0           3        0.00 
                            read_inputs_mioi_iswt0           0           1           0           0           0           0           3       16.66 

========
(n*) - Number was not used in coverage calculations performed by extended toggle algorithms.

Extended Toggle Coverage Calculation Criteria:
-----------------------------------------------
	ExtMode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z').
	ExtMode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'.
	ExtMode 3: 0L->1H & 1H->0L & all 'Z' transitions.
========

Total Node Count     =          6 
Toggled Node Count   =          2 
Untoggled Node Count =          4 

Toggle Coverage      =      21.42% (6 of 28 bins)

=================================================================================
=== Instance: .audioport_tb.DUT_INSTANCE.dsp_unit_1.dsp_unit_rtl_1.dsp_unit_dsp_proc_inst.dsp_unit_dsp_proc_read_inputs_mioi_inst
=== Design Unit: work.dsp_unit_dsp_proc_read_inputs_mioi
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      2         1         1    50.00%

================================Expression Details================================

Expression Coverage for instance .audioport_tb.DUT_INSTANCE.dsp_unit_1.dsp_unit_rtl_1.dsp_unit_dsp_proc_inst.dsp_unit_dsp_proc_read_inputs_mioi_inst --

  File results/dsp_unit_hls_rtl.v
----------------Focused Expression View-----------------
Line       1275 Item    1  (~read_inputs_mioi_oswt | read_inputs_mioi_biwt)
Expression totals: 1 of 2 input terms covered = 50.00%

             Input Term   Covered  Reason for no coverage   Hint
            -----------  --------  -----------------------  --------------
  read_inputs_mioi_oswt         Y
  read_inputs_mioi_biwt         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target               Non-masking condition(s)      
 ---------  ---------  --------------------     -------------------------     
  Row   1:          1  read_inputs_mioi_oswt_0  ~read_inputs_mioi_biwt        
  Row   2:          1  read_inputs_mioi_oswt_1  ~read_inputs_mioi_biwt        
  Row   3:          1  read_inputs_mioi_biwt_0  read_inputs_mioi_oswt         
  Row   4:    ***0***  read_inputs_mioi_biwt_1  read_inputs_mioi_oswt         


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

================================Statement Details================================

Statement Coverage for instance .audioport_tb.DUT_INSTANCE.dsp_unit_1.dsp_unit_rtl_1.dsp_unit_dsp_proc_inst.dsp_unit_dsp_proc_read_inputs_mioi_inst --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File results/dsp_unit_hls_rtl.v
    1275            1                          4     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                       1038        10      1028     0.96%

================================Toggle Details================================

Toggle Coverage for instance .audioport_tb.DUT_INSTANCE.dsp_unit_1.dsp_unit_rtl_1.dsp_unit_dsp_proc_inst.dsp_unit_dsp_proc_read_inputs_mioi_inst --

                                              Node      1H->0L      0L->1H       0L->Z       Z->0L       1H->Z       Z->H1     ExtMode  "Coverage"
                                              ---------------------------------------------------------------------------------------------------
                                   audio0_in[0-23]           0           0           0           0           0           0           3        0.00 
                                   audio1_in[0-23]           0           0           0           0           0           0           3        0.00 
                                            clr_in           0           0           0           0           0           0           3        0.00 
                                     dsp_proc_wten           0           1           0           0           0           0           3       16.66 
                                          filter_r           0           0           0           0           0           0           3        0.00 
                                    level0_r[0-15]           0           0           0           0           0           0           3        0.00 
                                    level1_r[0-15]           0           0           0           0           0           0           3        0.00 
               read_inputs_mioi_audio0_rsc_z[0-23]           0           0           0           0           0           0           3        0.00 
               read_inputs_mioi_audio1_rsc_z[0-23]           0           0           0           0           0           0           3        0.00 
                             read_inputs_mioi_biwt           0           0           0           0           0           0           3        0.00 
          read_inputs_mioi_ccs_ccore_done_sync_vld           0           0           0           0           0           0           3        0.00 
                        read_inputs_mioi_clr_rsc_z           0           0           0           0           0           0           3        0.00 
                     read_inputs_mioi_filter_rsc_z           0           0           0           0           0           0           3        0.00 
               read_inputs_mioi_level0_rsc_z[0-15]           0           0           0           0           0           0           3        0.00 
               read_inputs_mioi_level1_rsc_z[0-15]           0           0           0           0           0           0           3        0.00 
                             read_inputs_mioi_oswt           0           1           0           0           0           0           3       16.66 
                       read_inputs_mioi_tick_rsc_z           0           0           0           0           0           0           3        0.00 
                         read_inputs_mioi_wen_comp           1           0           0           0           0           0           3       16.66 
                                             rst_n           0           1           0           0           0           0           3       16.66 
                                           tick_in           0           0           0           0           0           0           3        0.00 

========
(n*) - Number was not used in coverage calculations performed by extended toggle algorithms.

Extended Toggle Coverage Calculation Criteria:
-----------------------------------------------
	ExtMode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z').
	ExtMode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'.
	ExtMode 3: 0L->1H & 1H->0L & all 'Z' transitions.
========

Total Node Count     =        175 
Toggled Node Count   =          3 
Untoggled Node Count =        172 

Toggle Coverage      =       0.96% (10 of 1038 bins)

=================================================================================
=== Instance: .audioport_tb.DUT_INSTANCE.dsp_unit_1.dsp_unit_rtl_1.dsp_unit_dsp_proc_inst.dsp_unit_dsp_proc_write_outputs_mioi_inst.write_outputs_mioi.dsp_unit_write_outputs_core_inst.dsp0_rsci
=== Design Unit: work.ccs_in_v1
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        288         0       288     0.00%

================================Toggle Details================================

Toggle Coverage for instance .audioport_tb.DUT_INSTANCE.dsp_unit_1.dsp_unit_rtl_1.dsp_unit_dsp_proc_inst.dsp_unit_dsp_proc_write_outputs_mioi_inst.write_outputs_mioi.dsp_unit_write_outputs_core_inst.dsp0_rsci --

                                              Node      1H->0L      0L->1H       0L->Z       Z->0L       1H->Z       Z->H1     ExtMode  "Coverage"
                                              ---------------------------------------------------------------------------------------------------
                                         dat[0-23]           0           0           0           0           0           0           3        0.00 
                                        idat[0-23]           0           0           0           0           0           0           3        0.00 

========
(n*) - Number was not used in coverage calculations performed by extended toggle algorithms.

Extended Toggle Coverage Calculation Criteria:
-----------------------------------------------
	ExtMode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z').
	ExtMode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'.
	ExtMode 3: 0L->1H & 1H->0L & all 'Z' transitions.
========

Total Node Count     =         48 
Toggled Node Count   =          0 
Untoggled Node Count =         48 

Toggle Coverage      =       0.00% (0 of 288 bins)

=================================================================================
=== Instance: .audioport_tb.DUT_INSTANCE.dsp_unit_1.dsp_unit_rtl_1.dsp_unit_dsp_proc_inst.dsp_unit_dsp_proc_write_outputs_mioi_inst.write_outputs_mioi.dsp_unit_write_outputs_core_inst.dsp1_rsci
=== Design Unit: work.ccs_in_v1
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        288         0       288     0.00%

================================Toggle Details================================

Toggle Coverage for instance .audioport_tb.DUT_INSTANCE.dsp_unit_1.dsp_unit_rtl_1.dsp_unit_dsp_proc_inst.dsp_unit_dsp_proc_write_outputs_mioi_inst.write_outputs_mioi.dsp_unit_write_outputs_core_inst.dsp1_rsci --

                                              Node      1H->0L      0L->1H       0L->Z       Z->0L       1H->Z       Z->H1     ExtMode  "Coverage"
                                              ---------------------------------------------------------------------------------------------------
                                         dat[0-23]           0           0           0           0           0           0           3        0.00 
                                        idat[0-23]           0           0           0           0           0           0           3        0.00 

========
(n*) - Number was not used in coverage calculations performed by extended toggle algorithms.

Extended Toggle Coverage Calculation Criteria:
-----------------------------------------------
	ExtMode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z').
	ExtMode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'.
	ExtMode 3: 0L->1H & 1H->0L & all 'Z' transitions.
========

Total Node Count     =         48 
Toggled Node Count   =          0 
Untoggled Node Count =         48 

Toggle Coverage      =       0.00% (0 of 288 bins)

=================================================================================
=== Instance: .audioport_tb.DUT_INSTANCE.dsp_unit_1.dsp_unit_rtl_1.dsp_unit_dsp_proc_inst.dsp_unit_dsp_proc_write_outputs_mioi_inst.write_outputs_mioi.dsp_unit_write_outputs_core_inst.ccs_ccore_start_rsci
=== Design Unit: work.ccs_in_v1
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         12         0        12     0.00%

================================Toggle Details================================

Toggle Coverage for instance .audioport_tb.DUT_INSTANCE.dsp_unit_1.dsp_unit_rtl_1.dsp_unit_dsp_proc_inst.dsp_unit_dsp_proc_write_outputs_mioi_inst.write_outputs_mioi.dsp_unit_write_outputs_core_inst.ccs_ccore_start_rsci --

                                              Node      1H->0L      0L->1H       0L->Z       Z->0L       1H->Z       Z->H1     ExtMode  "Coverage"
                                              ---------------------------------------------------------------------------------------------------
                                            dat[0]           0           0           0           0           0           0           3        0.00 
                                           idat[0]           0           0           0           0           0           0           3        0.00 

========
(n*) - Number was not used in coverage calculations performed by extended toggle algorithms.

Extended Toggle Coverage Calculation Criteria:
-----------------------------------------------
	ExtMode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z').
	ExtMode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'.
	ExtMode 3: 0L->1H & 1H->0L & all 'Z' transitions.
========

Total Node Count     =          2 
Toggled Node Count   =          0 
Untoggled Node Count =          2 

Toggle Coverage      =       0.00% (0 of 12 bins)

=================================================================================
=== Instance: .audioport_tb.DUT_INSTANCE.dsp_unit_1.dsp_unit_rtl_1.dsp_unit_dsp_proc_inst.dsp_unit_dsp_proc_write_outputs_mioi_inst.write_outputs_mioi.dsp_unit_write_outputs_core_inst
=== Design Unit: work.dsp_unit_write_outputs_core
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         4         1    80.00%

================================Branch Details================================

Branch Coverage for instance .audioport_tb.DUT_INSTANCE.dsp_unit_1.dsp_unit_rtl_1.dsp_unit_dsp_proc_inst.dsp_unit_dsp_proc_write_outputs_mioi_inst.write_outputs_mioi.dsp_unit_write_outputs_core_inst

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File results/dsp_unit_hls_rtl.v
------------------------------------IF Branch------------------------------------
    319                                        3     Count coming in to IF
    319             1                          2     
    322             1                          1     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    327                                        3     Count coming in to IF
    327             1                          2     
    331             1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 3 branches = 66.66%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       8         6         2    75.00%

================================Statement Details================================

Statement Coverage for instance .audioport_tb.DUT_INSTANCE.dsp_unit_1.dsp_unit_rtl_1.dsp_unit_dsp_proc_inst.dsp_unit_dsp_proc_write_outputs_mioi_inst.write_outputs_mioi.dsp_unit_write_outputs_core_inst --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File results/dsp_unit_hls_rtl.v
    318             1                          3     
    320             1                          2     
    323             1                          1     
    326             1                          3     
    328             1                          2     
    329             1                          2     
    332             1                    ***0***     
    333             1                    ***0***     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        890         3       887     0.33%

================================Toggle Details================================

Toggle Coverage for instance .audioport_tb.DUT_INSTANCE.dsp_unit_1.dsp_unit_rtl_1.dsp_unit_dsp_proc_inst.dsp_unit_dsp_proc_write_outputs_mioi_inst.write_outputs_mioi.dsp_unit_write_outputs_core_inst --

                                              Node      1H->0L      0L->1H       0L->Z       Z->0L       1H->Z       Z->H1     ExtMode  "Coverage"
                                              ---------------------------------------------------------------------------------------------------
                                      ccs_MIO_arst           0           1           0           0           0           0           3       16.66 
                           ccs_ccore_start_rsc_dat           0           0           0           0           0           0           3        0.00 
                         ccs_ccore_start_rsci_idat           0           0           0           0           0           0           3        0.00 
                                dsp0_rsc_dat[0-23]           0           0           0           0           0           0           3        0.00 
                              dsp0_rsci_idat[0-23]           0           0           0           0           0           0           3        0.00 
                                dsp1_rsc_dat[0-23]           0           0           0           0           0           0           3        0.00 
                              dsp1_rsci_idat[0-23]           0           0           0           0           0           0           3        0.00 
                             this_audio0_out[0-23]           0           0           0           0           0           0           3        0.00 
                             this_audio1_out[0-23]           0           0           0           0           0           0           3        0.00 
                                     this_tick_out           0           0           0           0           0           0           3        0.00 

========
(n*) - Number was not used in coverage calculations performed by extended toggle algorithms.

Extended Toggle Coverage Calculation Criteria:
-----------------------------------------------
	ExtMode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z').
	ExtMode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'.
	ExtMode 3: 0L->1H & 1H->0L & all 'Z' transitions.
========

Total Node Count     =        149 
Toggled Node Count   =          1 
Untoggled Node Count =        148 

Toggle Coverage      =       0.33% (3 of 890 bins)

=================================================================================
=== Instance: .audioport_tb.DUT_INSTANCE.dsp_unit_1.dsp_unit_rtl_1.dsp_unit_dsp_proc_inst.dsp_unit_dsp_proc_write_outputs_mioi_inst.write_outputs_mioi
=== Design Unit: work.dsp_unit_write_outputs
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        596         3       593     0.50%

================================Toggle Details================================

Toggle Coverage for instance .audioport_tb.DUT_INSTANCE.dsp_unit_1.dsp_unit_rtl_1.dsp_unit_dsp_proc_inst.dsp_unit_dsp_proc_write_outputs_mioi_inst.write_outputs_mioi --

                                              Node      1H->0L      0L->1H       0L->Z       Z->0L       1H->Z       Z->H1     ExtMode  "Coverage"
                                              ---------------------------------------------------------------------------------------------------
                                      ccs_MIO_arst           0           1           0           0           0           0           3       16.66 
                           ccs_ccore_start_rsc_dat           0           0           0           0           0           0           3        0.00 
                                dsp0_rsc_dat[0-23]           0           0           0           0           0           0           3        0.00 
                                dsp1_rsc_dat[0-23]           0           0           0           0           0           0           3        0.00 
                             this_audio0_out[0-23]           0           0           0           0           0           0           3        0.00 
                             this_audio1_out[0-23]           0           0           0           0           0           0           3        0.00 
                                     this_tick_out           0           0           0           0           0           0           3        0.00 

========
(n*) - Number was not used in coverage calculations performed by extended toggle algorithms.

Extended Toggle Coverage Calculation Criteria:
-----------------------------------------------
	ExtMode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z').
	ExtMode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'.
	ExtMode 3: 0L->1H & 1H->0L & all 'Z' transitions.
========

Total Node Count     =        100 
Toggled Node Count   =          1 
Untoggled Node Count =         99 

Toggle Coverage      =       0.50% (3 of 596 bins)

=================================================================================
=== Instance: .audioport_tb.DUT_INSTANCE.dsp_unit_1.dsp_unit_rtl_1.dsp_unit_dsp_proc_inst.dsp_unit_dsp_proc_write_outputs_mioi_inst.dsp_unit_dsp_proc_write_outputs_mioi_write_outputs_mio_wait_ctrl_inst
=== Design Unit: work.dsp_unit_dsp_proc_write_outputs_mioi_write_outputs_mio_wait_ctrl
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      2         0         2     0.00%

================================Expression Details================================

Expression Coverage for instance .audioport_tb.DUT_INSTANCE.dsp_unit_1.dsp_unit_rtl_1.dsp_unit_dsp_proc_inst.dsp_unit_dsp_proc_write_outputs_mioi_inst.dsp_unit_dsp_proc_write_outputs_mioi_write_outputs_mio_wait_ctrl_inst --

  File results/dsp_unit_hls_rtl.v
----------------Focused Expression View-----------------
Line       1135 Item    1  (~dsp_proc_wten & write_outputs_mioi_iswt0)
Expression totals: 0 of 2 input terms covered = 0.00%

                Input Term   Covered  Reason for no coverage   Hint
               -----------  --------  -----------------------  --------------
             dsp_proc_wten         N  No hits                  Hit '_0' and '_1'
  write_outputs_mioi_iswt0         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                  Non-masking condition(s)      
 ---------  ---------  --------------------        -------------------------     
  Row   1:    ***0***  dsp_proc_wten_0             write_outputs_mioi_iswt0      
  Row   2:    ***0***  dsp_proc_wten_1             write_outputs_mioi_iswt0      
  Row   3:          1  write_outputs_mioi_iswt0_0  ~dsp_proc_wten                
  Row   4:    ***0***  write_outputs_mioi_iswt0_1  ~dsp_proc_wten                


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

================================Statement Details================================

Statement Coverage for instance .audioport_tb.DUT_INSTANCE.dsp_unit_1.dsp_unit_rtl_1.dsp_unit_dsp_proc_inst.dsp_unit_dsp_proc_write_outputs_mioi_inst.dsp_unit_dsp_proc_write_outputs_mioi_write_outputs_mio_wait_ctrl_inst --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File results/dsp_unit_hls_rtl.v
    1135            1                          4     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         18         1        17     5.55%

================================Toggle Details================================

Toggle Coverage for instance .audioport_tb.DUT_INSTANCE.dsp_unit_1.dsp_unit_rtl_1.dsp_unit_dsp_proc_inst.dsp_unit_dsp_proc_write_outputs_mioi_inst.dsp_unit_dsp_proc_write_outputs_mioi_write_outputs_mio_wait_ctrl_inst --

                                              Node      1H->0L      0L->1H       0L->Z       Z->0L       1H->Z       Z->H1     ExtMode  "Coverage"
                                              ---------------------------------------------------------------------------------------------------
                                     dsp_proc_wten           0           1           0           0           0           0           3       16.66 
                           write_outputs_mioi_biwt           0           0           0           0           0           0           3        0.00 
                          write_outputs_mioi_iswt0           0           0           0           0           0           0           3        0.00 

========
(n*) - Number was not used in coverage calculations performed by extended toggle algorithms.

Extended Toggle Coverage Calculation Criteria:
-----------------------------------------------
	ExtMode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z').
	ExtMode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'.
	ExtMode 3: 0L->1H & 1H->0L & all 'Z' transitions.
========

Total Node Count     =          3 
Toggled Node Count   =          0 
Untoggled Node Count =          3 

Toggle Coverage      =       5.55% (1 of 18 bins)

=================================================================================
=== Instance: .audioport_tb.DUT_INSTANCE.dsp_unit_1.dsp_unit_rtl_1.dsp_unit_dsp_proc_inst.dsp_unit_dsp_proc_write_outputs_mioi_inst
=== Design Unit: work.dsp_unit_dsp_proc_write_outputs_mioi
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        608         4       604     0.65%

================================Toggle Details================================

Toggle Coverage for instance .audioport_tb.DUT_INSTANCE.dsp_unit_1.dsp_unit_rtl_1.dsp_unit_dsp_proc_inst.dsp_unit_dsp_proc_write_outputs_mioi_inst --

                                              Node      1H->0L      0L->1H       0L->Z       Z->0L       1H->Z       Z->H1     ExtMode  "Coverage"
                                              ---------------------------------------------------------------------------------------------------
                                  audio0_out[0-23]           0           0           0           0           0           0           3        0.00 
                                  audio1_out[0-23]           0           0           0           0           0           0           3        0.00 
                                     dsp_proc_wten           0           1           0           0           0           0           3       16.66 
                                             rst_n           0           1           0           0           0           0           3       16.66 
                                          tick_out           0           0           0           0           0           0           3        0.00 
                           write_outputs_mioi_biwt           0           0           0           0           0           0           3        0.00 
    write_outputs_mioi_dsp0_rsc_dat_dsp_proc[0-23]           0           0           0           0           0           0           3        0.00 
    write_outputs_mioi_dsp1_rsc_dat_dsp_proc[0-23]           0           0           0           0           0           0           3        0.00 
                          write_outputs_mioi_iswt0           0           0           0           0           0           0           3        0.00 

========
(n*) - Number was not used in coverage calculations performed by extended toggle algorithms.

Extended Toggle Coverage Calculation Criteria:
-----------------------------------------------
	ExtMode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z').
	ExtMode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'.
	ExtMode 3: 0L->1H & 1H->0L & all 'Z' transitions.
========

Total Node Count     =        102 
Toggled Node Count   =          1 
Untoggled Node Count =        101 

Toggle Coverage      =       0.65% (4 of 608 bins)

=================================================================================
=== Instance: .audioport_tb.DUT_INSTANCE.dsp_unit_1.dsp_unit_rtl_1.dsp_unit_dsp_proc_inst.dsp_unit_dsp_proc_staller_inst
=== Design Unit: work.dsp_unit_dsp_proc_staller
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         12         2        10    16.66%

================================Toggle Details================================

Toggle Coverage for instance .audioport_tb.DUT_INSTANCE.dsp_unit_1.dsp_unit_rtl_1.dsp_unit_dsp_proc_inst.dsp_unit_dsp_proc_staller_inst --

                                              Node      1H->0L      0L->1H       0L->Z       Z->0L       1H->Z       Z->H1     ExtMode  "Coverage"
                                              ---------------------------------------------------------------------------------------------------
                                 dsp_proc_wten_pff           0           1           0           0           0           0           3       16.66 
                         read_inputs_mioi_wen_comp           1           0           0           0           0           0           3       16.66 

========
(n*) - Number was not used in coverage calculations performed by extended toggle algorithms.

Extended Toggle Coverage Calculation Criteria:
-----------------------------------------------
	ExtMode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z').
	ExtMode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'.
	ExtMode 3: 0L->1H & 1H->0L & all 'Z' transitions.
========

Total Node Count     =          2 
Toggled Node Count   =          0 
Untoggled Node Count =          2 

Toggle Coverage      =      16.66% (2 of 12 bins)

=================================================================================
=== Instance: .audioport_tb.DUT_INSTANCE.dsp_unit_1.dsp_unit_rtl_1.dsp_unit_dsp_proc_inst.dsp_unit_dsp_proc_dsp_proc_fsm_inst
=== Design Unit: work.dsp_unit_dsp_proc_dsp_proc_fsm
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        17         7        10    41.17%

================================Branch Details================================

Branch Coverage for instance .audioport_tb.DUT_INSTANCE.dsp_unit_1.dsp_unit_rtl_1.dsp_unit_dsp_proc_inst.dsp_unit_dsp_proc_dsp_proc_fsm_inst

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File results/dsp_unit_hls_rtl.v
------------------------------------CASE Branch------------------------------------
    1041                                       4     Count coming in to CASE
    1042            1                          1     
    1046            1                          1     
    1055            1                    ***0***     
    1067            1                    ***0***     
    1076            1                    ***0***     
    1080            1                    ***0***     
    1085            1                          2     
Branch totals: 3 hits of 7 branches = 42.85%

------------------------------------IF Branch------------------------------------
    1048                                       1     Count coming in to IF
    1048            1                          1     
    1051            1                    ***0***     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    1057                                 ***0***     Count coming in to IF
    1057            1                    ***0***     
    1060            1                    ***0***     
    1063            1                    ***0***     
Branch totals: 0 hits of 3 branches = 0.00%

------------------------------------IF Branch------------------------------------
    1069                                 ***0***     Count coming in to IF
    1069            1                    ***0***     
    1072            1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    1093                                       5     Count coming in to IF
    1093            1                          2     
    1096            1                          2     
                                               1     All False Count
Branch totals: 3 hits of 3 branches = 100.00%


FSM Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    FSM States                       7         3         4    42.85%
    FSM Transitions                101         3        98     2.97%

================================FSM Details================================

FSM Coverage for instance .audioport_tb.DUT_INSTANCE.dsp_unit_1.dsp_unit_rtl_1.dsp_unit_dsp_proc_inst.dsp_unit_dsp_proc_dsp_proc_fsm_inst --

FSM_ID: state_var
    Current State Object : state_var
    ----------------------
    State Value MapInfo :
    ---------------------
Line          State Name               Value
----          ----------               -----
1042    PROCESS_LOOP_C_0                   1
1046    PROCESS_LOOP_C_1                   2
1055      SHIFT_LOOP_C_0                   3
1076    PROCESS_LOOP_C_2                   5
1067     FILTER_LOOP_C_0                   4
1080    PROCESS_LOOP_C_3                   6
1087    dsp_proc_rlp_C_0                   0
    Covered States :
    ----------------
                   State           Hit_count
                   -----           ---------
        PROCESS_LOOP_C_0                   1          
        PROCESS_LOOP_C_1                   1          
        dsp_proc_rlp_C_0                   2          
    Covered Transitions :
    ---------------------
Line            Trans_ID           Hit_count          Transition          
----            --------           ---------          ----------          
1044                   0                   1          PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1          
1087                  14                   1          dsp_proc_rlp_C_0 -> PROCESS_LOOP_C_0          
1044                  29                   1          dsp_proc_rlp_C_0 -> PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1          
    Uncovered States :
    ------------------
                   State
                   -----
          SHIFT_LOOP_C_0
        PROCESS_LOOP_C_2
         FILTER_LOOP_C_0
        PROCESS_LOOP_C_3
    Uncovered Transitions :
    -----------------------
Line            Trans_ID          Transition          
----            --------          ----------          
1094                   1          PROCESS_LOOP_C_0 -> dsp_proc_rlp_C_0
1052                   2          PROCESS_LOOP_C_1 -> SHIFT_LOOP_C_0
1049                   3          PROCESS_LOOP_C_1 -> PROCESS_LOOP_C_2
1094                   4          PROCESS_LOOP_C_1 -> dsp_proc_rlp_C_0
1061                   5          SHIFT_LOOP_C_0 -> FILTER_LOOP_C_0
1058                   6          SHIFT_LOOP_C_0 -> PROCESS_LOOP_C_2
1094                   7          SHIFT_LOOP_C_0 -> dsp_proc_rlp_C_0
1078                   8          PROCESS_LOOP_C_2 -> PROCESS_LOOP_C_3
1094                   9          PROCESS_LOOP_C_2 -> dsp_proc_rlp_C_0
1070                  10          FILTER_LOOP_C_0 -> PROCESS_LOOP_C_2
1094                  11          FILTER_LOOP_C_0 -> dsp_proc_rlp_C_0
1082                  12          PROCESS_LOOP_C_3 -> PROCESS_LOOP_C_0
1094                  13          PROCESS_LOOP_C_3 -> dsp_proc_rlp_C_0
1052                  15          PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1 -> SHIFT_LOOP_C_0
1087                  16          PROCESS_LOOP_C_0 -> dsp_proc_rlp_C_0 -> PROCESS_LOOP_C_0
1061                  17          PROCESS_LOOP_C_1 -> SHIFT_LOOP_C_0 -> FILTER_LOOP_C_0
1078                  18          PROCESS_LOOP_C_1 -> PROCESS_LOOP_C_2 -> PROCESS_LOOP_C_3
1087                  19          PROCESS_LOOP_C_1 -> dsp_proc_rlp_C_0 -> PROCESS_LOOP_C_0
1070                  20          SHIFT_LOOP_C_0 -> FILTER_LOOP_C_0 -> PROCESS_LOOP_C_2
1078                  21          SHIFT_LOOP_C_0 -> PROCESS_LOOP_C_2 -> PROCESS_LOOP_C_3
1087                  22          SHIFT_LOOP_C_0 -> dsp_proc_rlp_C_0 -> PROCESS_LOOP_C_0
1082                  23          PROCESS_LOOP_C_2 -> PROCESS_LOOP_C_3 -> PROCESS_LOOP_C_0
1087                  24          PROCESS_LOOP_C_2 -> dsp_proc_rlp_C_0 -> PROCESS_LOOP_C_0
1078                  25          FILTER_LOOP_C_0 -> PROCESS_LOOP_C_2 -> PROCESS_LOOP_C_3
1087                  26          FILTER_LOOP_C_0 -> dsp_proc_rlp_C_0 -> PROCESS_LOOP_C_0
1044                  27          PROCESS_LOOP_C_3 -> PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1
1087                  28          PROCESS_LOOP_C_3 -> dsp_proc_rlp_C_0 -> PROCESS_LOOP_C_0
1094                  30          dsp_proc_rlp_C_0 -> PROCESS_LOOP_C_0 -> dsp_proc_rlp_C_0
1061                  31          PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1 -> SHIFT_LOOP_C_0 -> FILTER_LOOP_C_0
1070                  32          PROCESS_LOOP_C_1 -> SHIFT_LOOP_C_0 -> FILTER_LOOP_C_0 -> PROCESS_LOOP_C_2
1082                  33          PROCESS_LOOP_C_1 -> PROCESS_LOOP_C_2 -> PROCESS_LOOP_C_3 -> PROCESS_LOOP_C_0
1044                  34          PROCESS_LOOP_C_1 -> dsp_proc_rlp_C_0 -> PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1
1078                  35          SHIFT_LOOP_C_0 -> FILTER_LOOP_C_0 -> PROCESS_LOOP_C_2 -> PROCESS_LOOP_C_3
1082                  36          SHIFT_LOOP_C_0 -> PROCESS_LOOP_C_2 -> PROCESS_LOOP_C_3 -> PROCESS_LOOP_C_0
1044                  37          SHIFT_LOOP_C_0 -> dsp_proc_rlp_C_0 -> PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1
1044                  38          PROCESS_LOOP_C_2 -> PROCESS_LOOP_C_3 -> PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1
1044                  39          PROCESS_LOOP_C_2 -> dsp_proc_rlp_C_0 -> PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1
1082                  40          FILTER_LOOP_C_0 -> PROCESS_LOOP_C_2 -> PROCESS_LOOP_C_3 -> PROCESS_LOOP_C_0
1044                  41          FILTER_LOOP_C_0 -> dsp_proc_rlp_C_0 -> PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1
1052                  42          PROCESS_LOOP_C_3 -> PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1 -> SHIFT_LOOP_C_0
1044                  43          PROCESS_LOOP_C_3 -> dsp_proc_rlp_C_0 -> PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1
1052                  44          dsp_proc_rlp_C_0 -> PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1 -> SHIFT_LOOP_C_0
1094                  45          dsp_proc_rlp_C_0 -> PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1 -> dsp_proc_rlp_C_0
1070                  46          PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1 -> SHIFT_LOOP_C_0 -> FILTER_LOOP_C_0 -> PROCESS_LOOP_C_2
1078                  47          PROCESS_LOOP_C_1 -> SHIFT_LOOP_C_0 -> FILTER_LOOP_C_0 -> PROCESS_LOOP_C_2 -> PROCESS_LOOP_C_3
1044                  48          PROCESS_LOOP_C_1 -> PROCESS_LOOP_C_2 -> PROCESS_LOOP_C_3 -> PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1
1094                  49          PROCESS_LOOP_C_1 -> PROCESS_LOOP_C_2 -> PROCESS_LOOP_C_3 -> PROCESS_LOOP_C_0 -> dsp_proc_rlp_C_0
1082                  50          SHIFT_LOOP_C_0 -> FILTER_LOOP_C_0 -> PROCESS_LOOP_C_2 -> PROCESS_LOOP_C_3 -> PROCESS_LOOP_C_0
1044                  51          SHIFT_LOOP_C_0 -> PROCESS_LOOP_C_2 -> PROCESS_LOOP_C_3 -> PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1
1052                  52          SHIFT_LOOP_C_0 -> dsp_proc_rlp_C_0 -> PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1 -> SHIFT_LOOP_C_0
1049                  53          SHIFT_LOOP_C_0 -> dsp_proc_rlp_C_0 -> PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1 -> PROCESS_LOOP_C_2
1052                  54          PROCESS_LOOP_C_2 -> PROCESS_LOOP_C_3 -> PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1 -> SHIFT_LOOP_C_0
1049                  55          PROCESS_LOOP_C_2 -> PROCESS_LOOP_C_3 -> PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1 -> PROCESS_LOOP_C_2
1052                  56          PROCESS_LOOP_C_2 -> dsp_proc_rlp_C_0 -> PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1 -> SHIFT_LOOP_C_0
1049                  57          PROCESS_LOOP_C_2 -> dsp_proc_rlp_C_0 -> PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1 -> PROCESS_LOOP_C_2
1044                  58          FILTER_LOOP_C_0 -> PROCESS_LOOP_C_2 -> PROCESS_LOOP_C_3 -> PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1
1052                  59          FILTER_LOOP_C_0 -> dsp_proc_rlp_C_0 -> PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1 -> SHIFT_LOOP_C_0
1061                  60          PROCESS_LOOP_C_3 -> PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1 -> SHIFT_LOOP_C_0 -> FILTER_LOOP_C_0
1052                  61          PROCESS_LOOP_C_3 -> dsp_proc_rlp_C_0 -> PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1 -> SHIFT_LOOP_C_0
1061                  62          dsp_proc_rlp_C_0 -> PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1 -> SHIFT_LOOP_C_0 -> FILTER_LOOP_C_0
1094                  63          dsp_proc_rlp_C_0 -> PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1 -> SHIFT_LOOP_C_0 -> dsp_proc_rlp_C_0
1078                  64          PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1 -> SHIFT_LOOP_C_0 -> FILTER_LOOP_C_0 -> PROCESS_LOOP_C_2 -> PROCESS_LOOP_C_3
1082                  65          PROCESS_LOOP_C_1 -> SHIFT_LOOP_C_0 -> FILTER_LOOP_C_0 -> PROCESS_LOOP_C_2 -> PROCESS_LOOP_C_3 -> PROCESS_LOOP_C_0
1044                  66          SHIFT_LOOP_C_0 -> FILTER_LOOP_C_0 -> PROCESS_LOOP_C_2 -> PROCESS_LOOP_C_3 -> PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1
1052                  67          SHIFT_LOOP_C_0 -> PROCESS_LOOP_C_2 -> PROCESS_LOOP_C_3 -> PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1 -> SHIFT_LOOP_C_0
1094                  68          SHIFT_LOOP_C_0 -> PROCESS_LOOP_C_2 -> PROCESS_LOOP_C_3 -> PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1 -> dsp_proc_rlp_C_0
1078                  69          SHIFT_LOOP_C_0 -> dsp_proc_rlp_C_0 -> PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1 -> PROCESS_LOOP_C_2 -> PROCESS_LOOP_C_3
1061                  70          PROCESS_LOOP_C_2 -> PROCESS_LOOP_C_3 -> PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1 -> SHIFT_LOOP_C_0 -> FILTER_LOOP_C_0
1058                  71          PROCESS_LOOP_C_2 -> PROCESS_LOOP_C_3 -> PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1 -> SHIFT_LOOP_C_0 -> PROCESS_LOOP_C_2
1061                  72          PROCESS_LOOP_C_2 -> dsp_proc_rlp_C_0 -> PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1 -> SHIFT_LOOP_C_0 -> FILTER_LOOP_C_0
1058                  73          PROCESS_LOOP_C_2 -> dsp_proc_rlp_C_0 -> PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1 -> SHIFT_LOOP_C_0 -> PROCESS_LOOP_C_2
1052                  74          FILTER_LOOP_C_0 -> PROCESS_LOOP_C_2 -> PROCESS_LOOP_C_3 -> PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1 -> SHIFT_LOOP_C_0
1061                  75          FILTER_LOOP_C_0 -> dsp_proc_rlp_C_0 -> PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1 -> SHIFT_LOOP_C_0 -> FILTER_LOOP_C_0
1058                  76          FILTER_LOOP_C_0 -> dsp_proc_rlp_C_0 -> PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1 -> SHIFT_LOOP_C_0 -> PROCESS_LOOP_C_2
1070                  77          PROCESS_LOOP_C_3 -> PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1 -> SHIFT_LOOP_C_0 -> FILTER_LOOP_C_0 -> PROCESS_LOOP_C_2
1061                  78          PROCESS_LOOP_C_3 -> dsp_proc_rlp_C_0 -> PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1 -> SHIFT_LOOP_C_0 -> FILTER_LOOP_C_0
1070                  79          dsp_proc_rlp_C_0 -> PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1 -> SHIFT_LOOP_C_0 -> FILTER_LOOP_C_0 -> PROCESS_LOOP_C_2
1094                  80          dsp_proc_rlp_C_0 -> PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1 -> SHIFT_LOOP_C_0 -> FILTER_LOOP_C_0 -> dsp_proc_rlp_C_0
1082                  81          PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1 -> SHIFT_LOOP_C_0 -> FILTER_LOOP_C_0 -> PROCESS_LOOP_C_2 -> PROCESS_LOOP_C_3 -> PROCESS_LOOP_C_0
1094                  82          PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1 -> SHIFT_LOOP_C_0 -> FILTER_LOOP_C_0 -> PROCESS_LOOP_C_2 -> PROCESS_LOOP_C_3 -> dsp_proc_rlp_C_0
1044                  83          PROCESS_LOOP_C_1 -> SHIFT_LOOP_C_0 -> FILTER_LOOP_C_0 -> PROCESS_LOOP_C_2 -> PROCESS_LOOP_C_3 -> PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1
1094                  84          PROCESS_LOOP_C_1 -> SHIFT_LOOP_C_0 -> FILTER_LOOP_C_0 -> PROCESS_LOOP_C_2 -> PROCESS_LOOP_C_3 -> PROCESS_LOOP_C_0 -> dsp_proc_rlp_C_0
1052                  85          SHIFT_LOOP_C_0 -> FILTER_LOOP_C_0 -> PROCESS_LOOP_C_2 -> PROCESS_LOOP_C_3 -> PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1 -> SHIFT_LOOP_C_0
1094                  86          SHIFT_LOOP_C_0 -> FILTER_LOOP_C_0 -> PROCESS_LOOP_C_2 -> PROCESS_LOOP_C_3 -> PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1 -> dsp_proc_rlp_C_0
1070                  87          PROCESS_LOOP_C_2 -> PROCESS_LOOP_C_3 -> PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1 -> SHIFT_LOOP_C_0 -> FILTER_LOOP_C_0 -> PROCESS_LOOP_C_2
1094                  88          PROCESS_LOOP_C_2 -> PROCESS_LOOP_C_3 -> PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1 -> SHIFT_LOOP_C_0 -> FILTER_LOOP_C_0 -> dsp_proc_rlp_C_0
1070                  89          PROCESS_LOOP_C_2 -> dsp_proc_rlp_C_0 -> PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1 -> SHIFT_LOOP_C_0 -> FILTER_LOOP_C_0 -> PROCESS_LOOP_C_2
1061                  90          FILTER_LOOP_C_0 -> PROCESS_LOOP_C_2 -> PROCESS_LOOP_C_3 -> PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1 -> SHIFT_LOOP_C_0 -> FILTER_LOOP_C_0
1094                  91          FILTER_LOOP_C_0 -> PROCESS_LOOP_C_2 -> PROCESS_LOOP_C_3 -> PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1 -> SHIFT_LOOP_C_0 -> dsp_proc_rlp_C_0
1078                  92          FILTER_LOOP_C_0 -> dsp_proc_rlp_C_0 -> PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1 -> SHIFT_LOOP_C_0 -> PROCESS_LOOP_C_2 -> PROCESS_LOOP_C_3
1078                  93          PROCESS_LOOP_C_3 -> PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1 -> SHIFT_LOOP_C_0 -> FILTER_LOOP_C_0 -> PROCESS_LOOP_C_2 -> PROCESS_LOOP_C_3
1094                  94          PROCESS_LOOP_C_3 -> PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1 -> SHIFT_LOOP_C_0 -> FILTER_LOOP_C_0 -> PROCESS_LOOP_C_2 -> dsp_proc_rlp_C_0
1070                  95          PROCESS_LOOP_C_3 -> dsp_proc_rlp_C_0 -> PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1 -> SHIFT_LOOP_C_0 -> FILTER_LOOP_C_0 -> PROCESS_LOOP_C_2
1078                  96          dsp_proc_rlp_C_0 -> PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1 -> SHIFT_LOOP_C_0 -> FILTER_LOOP_C_0 -> PROCESS_LOOP_C_2 -> PROCESS_LOOP_C_3
1094                  97          dsp_proc_rlp_C_0 -> PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1 -> SHIFT_LOOP_C_0 -> FILTER_LOOP_C_0 -> PROCESS_LOOP_C_2 -> dsp_proc_rlp_C_0
1087                  98          PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1 -> SHIFT_LOOP_C_0 -> FILTER_LOOP_C_0 -> PROCESS_LOOP_C_2 -> PROCESS_LOOP_C_3 -> dsp_proc_rlp_C_0 -> PROCESS_LOOP_C_0
1078                  99          PROCESS_LOOP_C_3 -> dsp_proc_rlp_C_0 -> PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1 -> SHIFT_LOOP_C_0 -> FILTER_LOOP_C_0 -> PROCESS_LOOP_C_2 -> PROCESS_LOOP_C_3
1094                 100          dsp_proc_rlp_C_0 -> PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1 -> SHIFT_LOOP_C_0 -> FILTER_LOOP_C_0 -> PROCESS_LOOP_C_2 -> PROCESS_LOOP_C_3 -> dsp_proc_rlp_C_0


    Summary                       Bins      Hits    Misses  Coverage
    -------                       ----      ----    ------  --------
        FSM States                   7         3         4    42.85%
        FSM Transitions            101         3        98     2.97%
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      22        10        12    45.45%

================================Statement Details================================

Statement Coverage for instance .audioport_tb.DUT_INSTANCE.dsp_unit_1.dsp_unit_rtl_1.dsp_unit_dsp_proc_inst.dsp_unit_dsp_proc_dsp_proc_fsm_inst --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File results/dsp_unit_hls_rtl.v
    1039            1                          4     
    1043            1                          1     
    1044            1                          1     
    1047            1                          1     
    1049            1                          1     
    1052            1                    ***0***     
    1056            1                    ***0***     
    1058            1                    ***0***     
    1061            1                    ***0***     
    1064            1                    ***0***     
    1068            1                    ***0***     
    1070            1                    ***0***     
    1073            1                    ***0***     
    1077            1                    ***0***     
    1078            1                    ***0***     
    1081            1                    ***0***     
    1082            1                    ***0***     
    1086            1                          2     
    1087            1                          2     
    1092            1                          5     
    1094            1                          2     
    1097            1                          2     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        100        18        82    18.00%

================================Toggle Details================================

Toggle Coverage for instance .audioport_tb.DUT_INSTANCE.dsp_unit_1.dsp_unit_rtl_1.dsp_unit_dsp_proc_inst.dsp_unit_dsp_proc_dsp_proc_fsm_inst --

                                              Node      1H->0L      0L->1H       0L->Z       Z->0L       1H->Z       Z->H1     ExtMode  "Coverage"
                                              ---------------------------------------------------------------------------------------------------
                               FILTER_LOOP_C_0_tr0           0           1           0           0           0           0           3       16.66 
                              PROCESS_LOOP_C_1_tr0           0           0           0           0           0           0           3        0.00 
                                SHIFT_LOOP_C_0_tr0           1           0           0           0           0           0           3       16.66 
                                SHIFT_LOOP_C_0_tr1           0           0           0           0           0           0           3        0.00 
                                     fsm_output[0]           1           0           0           0           0           0           3       16.66 
                                     fsm_output[2]           0           1           0           0           0           0           3       16.66 
                                   fsm_output[3-6]           0           0           0           0           0           0           3        0.00 
                         read_inputs_mioi_wen_comp           1           0           0           0           0           0           3       16.66 
                                             rst_n           0           1           0           0           0           0           3       16.66 
                                      state_var[1]           0           1           0           0           0           0           3       16.66 
                                      state_var[2]           0           0           0           0           0           0           3        0.00 
                                   state_var_NS[2]           0           1           0           0           0           0           3       16.66 

========
(n*) - Number was not used in coverage calculations performed by extended toggle algorithms.

Extended Toggle Coverage Calculation Criteria:
-----------------------------------------------
	ExtMode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z').
	ExtMode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'.
	ExtMode 3: 0L->1H & 1H->0L & all 'Z' transitions.
========

Total Node Count     =         20 
Toggled Node Count   =          5 
Untoggled Node Count =         15 

Toggle Coverage      =      18.00% (18 of 100 bins)

=================================================================================
=== Instance: .audioport_tb.DUT_INSTANCE.dsp_unit_1.dsp_unit_rtl_1.dsp_unit_dsp_proc_inst
=== Design Unit: work.dsp_unit_dsp_proc
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                       354       153       201    43.22%

================================Branch Details================================

Branch Coverage for instance .audioport_tb.DUT_INSTANCE.dsp_unit_1.dsp_unit_rtl_1.dsp_unit_dsp_proc_inst

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File results/dsp_unit_hls_rtl.v
------------------------------------IF Branch------------------------------------
    3306                                       5     Count coming in to IF
    3306            1                          2     
    3312            1                          2     
                                               1     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    3323                                       3     Count coming in to IF
    3323            1                          2     
    3327            1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    3335                                       3     Count coming in to IF
    3335            1                          2     
    3339            1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    3347                                       3     Count coming in to IF
    3347            1                          2     
    3351            1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    3359                                       3     Count coming in to IF
    3359            1                          2     
    3363            1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    3371                                       3     Count coming in to IF
    3371            1                          2     
    3375            1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    3383                                       3     Count coming in to IF
    3383            1                          2     
    3387            1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    3395                                       3     Count coming in to IF
    3395            1                          2     
    3399            1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    3407                                       3     Count coming in to IF
    3407            1                          2     
    3411            1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    3419                                       3     Count coming in to IF
    3419            1                          2     
    3423            1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    3431                                       3     Count coming in to IF
    3431            1                          2     
    3435            1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    3443                                       3     Count coming in to IF
    3443            1                          2     
    3447            1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    3455                                       3     Count coming in to IF
    3455            1                          2     
    3459            1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    3467                                       3     Count coming in to IF
    3467            1                          2     
    3471            1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    3479                                       3     Count coming in to IF
    3479            1                          2     
    3483            1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    3491                                       3     Count coming in to IF
    3491            1                          2     
    3495            1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    3503                                       3     Count coming in to IF
    3503            1                          2     
    3507            1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    3515                                       3     Count coming in to IF
    3515            1                          2     
    3519            1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    3527                                       3     Count coming in to IF
    3527            1                          2     
    3531            1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    3539                                       3     Count coming in to IF
    3539            1                          2     
    3543            1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    3551                                       3     Count coming in to IF
    3551            1                          2     
    3555            1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    3563                                       3     Count coming in to IF
    3563            1                          2     
    3567            1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    3575                                       3     Count coming in to IF
    3575            1                          2     
    3579            1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    3587                                       3     Count coming in to IF
    3587            1                          2     
    3591            1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    3599                                       3     Count coming in to IF
    3599            1                          2     
    3603            1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    3611                                       3     Count coming in to IF
    3611            1                          2     
    3615            1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    3623                                       3     Count coming in to IF
    3623            1                          2     
    3627            1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    3635                                       3     Count coming in to IF
    3635            1                          2     
    3639            1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    3647                                       3     Count coming in to IF
    3647            1                          2     
    3651            1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    3659                                       3     Count coming in to IF
    3659            1                          2     
    3663            1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    3671                                       3     Count coming in to IF
    3671            1                          2     
    3675            1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    3683                                       3     Count coming in to IF
    3683            1                          2     
    3687            1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    3695                                       3     Count coming in to IF
    3695            1                          2     
    3699            1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    3707                                       3     Count coming in to IF
    3707            1                          2     
    3711            1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    3719                                       3     Count coming in to IF
    3719            1                          2     
    3723            1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    3731                                       3     Count coming in to IF
    3731            1                          2     
    3735            1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    3743                                       3     Count coming in to IF
    3743            1                          2     
    3747            1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    3755                                       3     Count coming in to IF
    3755            1                          2     
    3759            1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    3767                                       3     Count coming in to IF
    3767            1                          2     
    3771            1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    3779                                       3     Count coming in to IF
    3779            1                          2     
    3783            1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    3791                                       3     Count coming in to IF
    3791            1                          2     
    3795            1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    3803                                       3     Count coming in to IF
    3803            1                          2     
    3807            1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    3815                                       3     Count coming in to IF
    3815            1                          2     
    3819            1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    3827                                       3     Count coming in to IF
    3827            1                          2     
    3831            1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    3839                                       3     Count coming in to IF
    3839            1                          2     
    3843            1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    3851                                       3     Count coming in to IF
    3851            1                          2     
    3855            1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    3863                                       3     Count coming in to IF
    3863            1                          2     
    3867            1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    3875                                       3     Count coming in to IF
    3875            1                          2     
    3879            1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    3887                                       3     Count coming in to IF
    3887            1                          2     
    3891            1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    3899                                       3     Count coming in to IF
    3899            1                          2     
    3903            1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    3911                                       3     Count coming in to IF
    3911            1                          2     
    3915            1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    3923                                       3     Count coming in to IF
    3923            1                          2     
    3927            1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    3935                                       3     Count coming in to IF
    3935            1                          2     
    3939            1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    3947                                       3     Count coming in to IF
    3947            1                          2     
    3951            1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    3959                                       3     Count coming in to IF
    3959            1                          2     
    3963            1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    3971                                       3     Count coming in to IF
    3971            1                          2     
    3975            1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    3983                                       3     Count coming in to IF
    3983            1                          2     
    3987            1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    3995                                       3     Count coming in to IF
    3995            1                          2     
    3999            1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    4007                                       3     Count coming in to IF
    4007            1                          2     
    4011            1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    4019                                       3     Count coming in to IF
    4019            1                          2     
    4023            1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    4031                                       3     Count coming in to IF
    4031            1                          2     
    4035            1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    4043                                       3     Count coming in to IF
    4043            1                          2     
    4047            1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    4055                                       3     Count coming in to IF
    4055            1                          2     
    4059            1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    4067                                       3     Count coming in to IF
    4067            1                          2     
    4071            1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    4079                                       3     Count coming in to IF
    4079            1                          2     
    4083            1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    4091                                       3     Count coming in to IF
    4091            1                          2     
    4095            1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    4103                                       3     Count coming in to IF
    4103            1                          2     
    4107            1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    4115                                       3     Count coming in to IF
    4115            1                          2     
    4122            1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    4131                                       3     Count coming in to IF
    4131            1                          2     
    4135            1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    4141                                       3     Count coming in to IF
    4141            1                          2     
    4145            1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------CASE Branch------------------------------------
    5084                                     592     Count coming in to CASE
    5085            1                        270     
    5088            1                        322     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    5103                                      14     Count coming in to CASE
    5104            1                          6     
    5107            1                          8     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    5187                                       8     Count coming in to CASE
    5188            1                          4     
    5191            1                    ***0***     
    5194            1                    ***0***     
    5197            1                    ***0***     
    5200            1                    ***0***     
    5203            1                    ***0***     
    5206            1                    ***0***     
    5209            1                    ***0***     
    5212            1                    ***0***     
    5215            1                    ***0***     
    5218            1                    ***0***     
    5221            1                    ***0***     
    5224            1                    ***0***     
    5227            1                    ***0***     
    5230            1                    ***0***     
    5233            1                    ***0***     
    5236            1                    ***0***     
    5239            1                    ***0***     
    5242            1                    ***0***     
    5245            1                    ***0***     
    5248            1                    ***0***     
    5251            1                    ***0***     
    5254            1                    ***0***     
    5257            1                    ***0***     
    5260            1                    ***0***     
    5263            1                    ***0***     
    5266            1                    ***0***     
    5269            1                    ***0***     
    5272            1                    ***0***     
    5275            1                    ***0***     
    5278            1                    ***0***     
    5281            1                    ***0***     
    5284            1                    ***0***     
    5287            1                    ***0***     
    5290            1                    ***0***     
    5293            1                    ***0***     
    5296            1                    ***0***     
    5299            1                    ***0***     
    5302            1                    ***0***     
    5305            1                    ***0***     
    5308            1                    ***0***     
    5311            1                    ***0***     
    5314            1                    ***0***     
    5317            1                    ***0***     
    5320            1                    ***0***     
    5323            1                    ***0***     
    5326            1                    ***0***     
    5329            1                    ***0***     
    5332            1                    ***0***     
    5335            1                    ***0***     
    5338            1                    ***0***     
    5341            1                    ***0***     
    5344            1                    ***0***     
    5347            1                    ***0***     
    5350            1                    ***0***     
    5353            1                    ***0***     
    5356            1                    ***0***     
    5359            1                    ***0***     
    5362            1                    ***0***     
    5365            1                    ***0***     
    5368            1                    ***0***     
    5371            1                    ***0***     
    5374            1                    ***0***     
    5377            1                    ***0***     
    5380            1                    ***0***     
    5383            1                    ***0***     
    5386            1                          4     
Branch totals: 2 hits of 67 branches = 2.98%

------------------------------------CASE Branch------------------------------------
    5401                                     264     Count coming in to CASE
    5402            1                    ***0***     
    5405            1                        264     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------CASE Branch------------------------------------
    5485                                       6     Count coming in to CASE
    5486            1                          2     
    5489            1                    ***0***     
    5492            1                    ***0***     
    5495            1                    ***0***     
    5498            1                    ***0***     
    5501            1                    ***0***     
    5504            1                    ***0***     
    5507            1                    ***0***     
    5510            1                    ***0***     
    5513            1                    ***0***     
    5516            1                    ***0***     
    5519            1                    ***0***     
    5522            1                    ***0***     
    5525            1                    ***0***     
    5528            1                    ***0***     
    5531            1                    ***0***     
    5534            1                    ***0***     
    5537            1                    ***0***     
    5540            1                    ***0***     
    5543            1                    ***0***     
    5546            1                    ***0***     
    5549            1                    ***0***     
    5552            1                    ***0***     
    5555            1                    ***0***     
    5558            1                    ***0***     
    5561            1                    ***0***     
    5564            1                    ***0***     
    5567            1                    ***0***     
    5570            1                    ***0***     
    5573            1                    ***0***     
    5576            1                    ***0***     
    5579            1                    ***0***     
    5582            1                    ***0***     
    5585            1                    ***0***     
    5588            1                    ***0***     
    5591            1                    ***0***     
    5594            1                    ***0***     
    5597            1                    ***0***     
    5600            1                    ***0***     
    5603            1                    ***0***     
    5606            1                    ***0***     
    5609            1                    ***0***     
    5612            1                    ***0***     
    5615            1                    ***0***     
    5618            1                    ***0***     
    5621            1                    ***0***     
    5624            1                    ***0***     
    5627            1                    ***0***     
    5630            1                    ***0***     
    5633            1                    ***0***     
    5636            1                    ***0***     
    5639            1                    ***0***     
    5642            1                    ***0***     
    5645            1                    ***0***     
    5648            1                    ***0***     
    5651            1                    ***0***     
    5654            1                    ***0***     
    5657            1                    ***0***     
    5660            1                    ***0***     
    5663            1                    ***0***     
    5666            1                    ***0***     
    5669            1                    ***0***     
    5672            1                    ***0***     
    5675            1                    ***0***     
    5678            1                    ***0***     
    5681            1                    ***0***     
    5684            1                          4     
Branch totals: 2 hits of 67 branches = 2.98%

------------------------------------CASE Branch------------------------------------
    5699                                       4     Count coming in to CASE
    5700            1                          4     
    5703            1                    ***0***     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------CASE Branch------------------------------------
    5718                                       6     Count coming in to CASE
    5719            1                          5     
    5722            1                          1     
Branch totals: 2 hits of 2 branches = 100.00%


Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                   1059         9      1050     0.84%

================================Expression Details================================

Expression Coverage for instance .audioport_tb.DUT_INSTANCE.dsp_unit_1.dsp_unit_rtl_1.dsp_unit_dsp_proc_inst --

  File results/dsp_unit_hls_rtl.v
----------------Focused Expression View-----------------
Line       2570 Item    1  (read_inputs_mioi_clr_rsc_z | ~read_inputs_mioi_tick_rsc_z)
Expression totals: 0 of 2 input terms covered = 0.00%

                   Input Term   Covered  Reason for no coverage   Hint
                  -----------  --------  -----------------------  --------------
   read_inputs_mioi_clr_rsc_z         N  No hits                  Hit '_0' and '_1'
  read_inputs_mioi_tick_rsc_z         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                     Non-masking condition(s)      
 ---------  ---------  --------------------           -------------------------     
  Row   1:    ***0***  read_inputs_mioi_clr_rsc_z_0   read_inputs_mioi_tick_rsc_z   
  Row   2:    ***0***  read_inputs_mioi_clr_rsc_z_1   read_inputs_mioi_tick_rsc_z   
  Row   3:          1  read_inputs_mioi_tick_rsc_z_0  ~read_inputs_mioi_clr_rsc_z   
  Row   4:    ***0***  read_inputs_mioi_tick_rsc_z_1  ~read_inputs_mioi_clr_rsc_z   

----------------Focused Expression View-----------------
Line       2573 Item    1  (filter_cfg_v_sva ~| z_out_4[7])
Expression totals: 1 of 2 input terms covered = 50.00%

        Input Term   Covered  Reason for no coverage   Hint
       -----------  --------  -----------------------  --------------
  filter_cfg_v_sva         N  '_1' not hit             Hit '_1'
        z_out_4[7]         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  filter_cfg_v_sva_0    ~z_out_4[7]                   
  Row   2:    ***0***  filter_cfg_v_sva_1    ~z_out_4[7]                   
  Row   3:          1  z_out_4[7]_0          ~filter_cfg_v_sva             
  Row   4:          1  z_out_4[7]_1          ~filter_cfg_v_sva             

----------------Focused Expression View-----------------
Line       2576 Item    1  (filter_cfg_v_sva & ~z_out_4[7])
Expression totals: 0 of 2 input terms covered = 0.00%

        Input Term   Covered  Reason for no coverage   Hint
       -----------  --------  -----------------------  --------------
  filter_cfg_v_sva         N  '_1' not hit             Hit '_1'
        z_out_4[7]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  filter_cfg_v_sva_0    ~z_out_4[7]                   
  Row   2:    ***0***  filter_cfg_v_sva_1    ~z_out_4[7]                   
  Row   3:    ***0***  z_out_4[7]_0          filter_cfg_v_sva              
  Row   4:    ***0***  z_out_4[7]_1          filter_cfg_v_sva              

----------------Focused Expression View-----------------
Line       2632 Item    1  (and_dcpl_22 ~| fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
    and_dcpl_22         N  '_1' not hit             Hit '_1'
  fsm_output[5]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  and_dcpl_22_0         ~fsm_output[5]                
  Row   2:    ***0***  and_dcpl_22_1         ~fsm_output[5]                
  Row   3:          1  fsm_output[5]_0       ~and_dcpl_22                  
  Row   4:    ***0***  fsm_output[5]_1       ~and_dcpl_22                  

----------------Focused Expression View-----------------
Line       2633 Item    1  (and_dcpl_22 & ~fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
    and_dcpl_22         N  '_1' not hit             Hit '_1'
  fsm_output[5]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  and_dcpl_22_0         ~fsm_output[5]                
  Row   2:    ***0***  and_dcpl_22_1         ~fsm_output[5]                
  Row   3:    ***0***  fsm_output[5]_0       and_dcpl_22                   
  Row   4:    ***0***  fsm_output[5]_1       and_dcpl_22                   

----------------Focused Expression View-----------------
Line       2635 Item    1  (fsm_output[5] | not_tmp)
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  fsm_output[5]         N  '_1' not hit             Hit '_1'
        not_tmp         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  fsm_output[5]_0       ~not_tmp                      
  Row   2:    ***0***  fsm_output[5]_1       ~not_tmp                      
  Row   3:          1  not_tmp_0             ~fsm_output[5]                
  Row   4:    ***0***  not_tmp_1             ~fsm_output[5]                

----------------Focused Expression View-----------------
Line       2637 Item    1  (mux_73_nl & read_inputs_mioi_wen_comp)
Expression totals: 0 of 2 input terms covered = 0.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                  mux_73_nl         N  '_1' not hit             Hit '_1'
  read_inputs_mioi_wen_comp         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_73_nl_0                  read_inputs_mioi_wen_comp     
  Row   2:    ***0***  mux_73_nl_1                  read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_73_nl                     
  Row   4:    ***0***  read_inputs_mioi_wen_comp_1  mux_73_nl                     

----------------Focused Expression View-----------------
Line       2638 Item    1  (and_dcpl_27 ~| fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
    and_dcpl_27         N  '_1' not hit             Hit '_1'
  fsm_output[5]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  and_dcpl_27_0         ~fsm_output[5]                
  Row   2:    ***0***  and_dcpl_27_1         ~fsm_output[5]                
  Row   3:          1  fsm_output[5]_0       ~and_dcpl_27                  
  Row   4:    ***0***  fsm_output[5]_1       ~and_dcpl_27                  

----------------Focused Expression View-----------------
Line       2639 Item    1  (and_dcpl_27 & ~fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
    and_dcpl_27         N  '_1' not hit             Hit '_1'
  fsm_output[5]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  and_dcpl_27_0         ~fsm_output[5]                
  Row   2:    ***0***  and_dcpl_27_1         ~fsm_output[5]                
  Row   3:    ***0***  fsm_output[5]_0       and_dcpl_27                   
  Row   4:    ***0***  fsm_output[5]_1       and_dcpl_27                   

----------------Focused Expression View-----------------
Line       2642 Item    1  (fsm_output[3] & mux_76_nl)
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  fsm_output[3]         N  No hits                  Hit '_0' and '_1'
      mux_76_nl         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  fsm_output[3]_0       mux_76_nl                     
  Row   2:    ***0***  fsm_output[3]_1       mux_76_nl                     
  Row   3:    ***0***  mux_76_nl_0           fsm_output[3]                 
  Row   4:    ***0***  mux_76_nl_1           fsm_output[3]                 

----------------Focused Expression View-----------------
Line       2644 Item    1  (mux_77_nl & read_inputs_mioi_wen_comp)
Expression totals: 0 of 2 input terms covered = 0.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                  mux_77_nl         N  '_1' not hit             Hit '_1'
  read_inputs_mioi_wen_comp         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_77_nl_0                  read_inputs_mioi_wen_comp     
  Row   2:    ***0***  mux_77_nl_1                  read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_77_nl                     
  Row   4:    ***0***  read_inputs_mioi_wen_comp_1  mux_77_nl                     

----------------Focused Expression View-----------------
Line       2645 Item    1  (and_dcpl_33 ~| fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
    and_dcpl_33         N  '_1' not hit             Hit '_1'
  fsm_output[5]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  and_dcpl_33_0         ~fsm_output[5]                
  Row   2:    ***0***  and_dcpl_33_1         ~fsm_output[5]                
  Row   3:          1  fsm_output[5]_0       ~and_dcpl_33                  
  Row   4:    ***0***  fsm_output[5]_1       ~and_dcpl_33                  

----------------Focused Expression View-----------------
Line       2646 Item    1  (and_dcpl_33 & ~fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
    and_dcpl_33         N  '_1' not hit             Hit '_1'
  fsm_output[5]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  and_dcpl_33_0         ~fsm_output[5]                
  Row   2:    ***0***  and_dcpl_33_1         ~fsm_output[5]                
  Row   3:    ***0***  fsm_output[5]_0       and_dcpl_33                   
  Row   4:    ***0***  fsm_output[5]_1       and_dcpl_33                   

----------------Focused Expression View-----------------
Line       2649 Item    1  (fsm_output[3] & mux_78_nl)
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  fsm_output[3]         N  No hits                  Hit '_0' and '_1'
      mux_78_nl         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  fsm_output[3]_0       mux_78_nl                     
  Row   2:    ***0***  fsm_output[3]_1       mux_78_nl                     
  Row   3:    ***0***  mux_78_nl_0           fsm_output[3]                 
  Row   4:    ***0***  mux_78_nl_1           fsm_output[3]                 

----------------Focused Expression View-----------------
Line       2651 Item    1  (mux_79_nl & read_inputs_mioi_wen_comp)
Expression totals: 0 of 2 input terms covered = 0.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                  mux_79_nl         N  '_1' not hit             Hit '_1'
  read_inputs_mioi_wen_comp         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_79_nl_0                  read_inputs_mioi_wen_comp     
  Row   2:    ***0***  mux_79_nl_1                  read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_79_nl                     
  Row   4:    ***0***  read_inputs_mioi_wen_comp_1  mux_79_nl                     

----------------Focused Expression View-----------------
Line       2652 Item    1  (and_dcpl_37 ~| fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
    and_dcpl_37         N  '_1' not hit             Hit '_1'
  fsm_output[5]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  and_dcpl_37_0         ~fsm_output[5]                
  Row   2:    ***0***  and_dcpl_37_1         ~fsm_output[5]                
  Row   3:          1  fsm_output[5]_0       ~and_dcpl_37                  
  Row   4:    ***0***  fsm_output[5]_1       ~and_dcpl_37                  

----------------Focused Expression View-----------------
Line       2653 Item    1  (and_dcpl_37 & ~fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
    and_dcpl_37         N  '_1' not hit             Hit '_1'
  fsm_output[5]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  and_dcpl_37_0         ~fsm_output[5]                
  Row   2:    ***0***  and_dcpl_37_1         ~fsm_output[5]                
  Row   3:    ***0***  fsm_output[5]_0       and_dcpl_37                   
  Row   4:    ***0***  fsm_output[5]_1       and_dcpl_37                   

----------------Focused Expression View-----------------
Line       2656 Item    1  (fsm_output[3] & mux_80_nl)
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  fsm_output[3]         N  No hits                  Hit '_0' and '_1'
      mux_80_nl         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  fsm_output[3]_0       mux_80_nl                     
  Row   2:    ***0***  fsm_output[3]_1       mux_80_nl                     
  Row   3:    ***0***  mux_80_nl_0           fsm_output[3]                 
  Row   4:    ***0***  mux_80_nl_1           fsm_output[3]                 

----------------Focused Expression View-----------------
Line       2658 Item    1  (mux_81_nl & read_inputs_mioi_wen_comp)
Expression totals: 0 of 2 input terms covered = 0.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                  mux_81_nl         N  '_1' not hit             Hit '_1'
  read_inputs_mioi_wen_comp         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_81_nl_0                  read_inputs_mioi_wen_comp     
  Row   2:    ***0***  mux_81_nl_1                  read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_81_nl                     
  Row   4:    ***0***  read_inputs_mioi_wen_comp_1  mux_81_nl                     

----------------Focused Expression View-----------------
Line       2659 Item    1  (and_dcpl_41 ~| fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
    and_dcpl_41         N  '_1' not hit             Hit '_1'
  fsm_output[5]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  and_dcpl_41_0         ~fsm_output[5]                
  Row   2:    ***0***  and_dcpl_41_1         ~fsm_output[5]                
  Row   3:          1  fsm_output[5]_0       ~and_dcpl_41                  
  Row   4:    ***0***  fsm_output[5]_1       ~and_dcpl_41                  

----------------Focused Expression View-----------------
Line       2660 Item    1  (and_dcpl_41 & ~fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
    and_dcpl_41         N  '_1' not hit             Hit '_1'
  fsm_output[5]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  and_dcpl_41_0         ~fsm_output[5]                
  Row   2:    ***0***  and_dcpl_41_1         ~fsm_output[5]                
  Row   3:    ***0***  fsm_output[5]_0       and_dcpl_41                   
  Row   4:    ***0***  fsm_output[5]_1       and_dcpl_41                   

----------------Focused Expression View-----------------
Line       2663 Item    1  (fsm_output[3] & mux_82_nl)
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  fsm_output[3]         N  No hits                  Hit '_0' and '_1'
      mux_82_nl         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  fsm_output[3]_0       mux_82_nl                     
  Row   2:    ***0***  fsm_output[3]_1       mux_82_nl                     
  Row   3:    ***0***  mux_82_nl_0           fsm_output[3]                 
  Row   4:    ***0***  mux_82_nl_1           fsm_output[3]                 

----------------Focused Expression View-----------------
Line       2665 Item    1  (mux_83_nl & read_inputs_mioi_wen_comp)
Expression totals: 0 of 2 input terms covered = 0.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                  mux_83_nl         N  '_1' not hit             Hit '_1'
  read_inputs_mioi_wen_comp         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_83_nl_0                  read_inputs_mioi_wen_comp     
  Row   2:    ***0***  mux_83_nl_1                  read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_83_nl                     
  Row   4:    ***0***  read_inputs_mioi_wen_comp_1  mux_83_nl                     

----------------Focused Expression View-----------------
Line       2666 Item    1  (and_dcpl_47 ~| fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
    and_dcpl_47         N  '_1' not hit             Hit '_1'
  fsm_output[5]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  and_dcpl_47_0         ~fsm_output[5]                
  Row   2:    ***0***  and_dcpl_47_1         ~fsm_output[5]                
  Row   3:          1  fsm_output[5]_0       ~and_dcpl_47                  
  Row   4:    ***0***  fsm_output[5]_1       ~and_dcpl_47                  

----------------Focused Expression View-----------------
Line       2667 Item    1  (and_dcpl_47 & ~fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
    and_dcpl_47         N  '_1' not hit             Hit '_1'
  fsm_output[5]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  and_dcpl_47_0         ~fsm_output[5]                
  Row   2:    ***0***  and_dcpl_47_1         ~fsm_output[5]                
  Row   3:    ***0***  fsm_output[5]_0       and_dcpl_47                   
  Row   4:    ***0***  fsm_output[5]_1       and_dcpl_47                   

----------------Focused Expression View-----------------
Line       2670 Item    1  (fsm_output[3] & mux_84_nl)
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  fsm_output[3]         N  No hits                  Hit '_0' and '_1'
      mux_84_nl         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  fsm_output[3]_0       mux_84_nl                     
  Row   2:    ***0***  fsm_output[3]_1       mux_84_nl                     
  Row   3:    ***0***  mux_84_nl_0           fsm_output[3]                 
  Row   4:    ***0***  mux_84_nl_1           fsm_output[3]                 

----------------Focused Expression View-----------------
Line       2672 Item    1  (mux_85_nl & read_inputs_mioi_wen_comp)
Expression totals: 0 of 2 input terms covered = 0.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                  mux_85_nl         N  '_1' not hit             Hit '_1'
  read_inputs_mioi_wen_comp         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_85_nl_0                  read_inputs_mioi_wen_comp     
  Row   2:    ***0***  mux_85_nl_1                  read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_85_nl                     
  Row   4:    ***0***  read_inputs_mioi_wen_comp_1  mux_85_nl                     

----------------Focused Expression View-----------------
Line       2673 Item    1  (and_dcpl_51 ~| fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
    and_dcpl_51         N  '_1' not hit             Hit '_1'
  fsm_output[5]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  and_dcpl_51_0         ~fsm_output[5]                
  Row   2:    ***0***  and_dcpl_51_1         ~fsm_output[5]                
  Row   3:          1  fsm_output[5]_0       ~and_dcpl_51                  
  Row   4:    ***0***  fsm_output[5]_1       ~and_dcpl_51                  

----------------Focused Expression View-----------------
Line       2674 Item    1  (and_dcpl_51 & ~fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
    and_dcpl_51         N  '_1' not hit             Hit '_1'
  fsm_output[5]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  and_dcpl_51_0         ~fsm_output[5]                
  Row   2:    ***0***  and_dcpl_51_1         ~fsm_output[5]                
  Row   3:    ***0***  fsm_output[5]_0       and_dcpl_51                   
  Row   4:    ***0***  fsm_output[5]_1       and_dcpl_51                   

----------------Focused Expression View-----------------
Line       2677 Item    1  (fsm_output[3] & mux_86_nl)
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  fsm_output[3]         N  No hits                  Hit '_0' and '_1'
      mux_86_nl         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  fsm_output[3]_0       mux_86_nl                     
  Row   2:    ***0***  fsm_output[3]_1       mux_86_nl                     
  Row   3:    ***0***  mux_86_nl_0           fsm_output[3]                 
  Row   4:    ***0***  mux_86_nl_1           fsm_output[3]                 

----------------Focused Expression View-----------------
Line       2679 Item    1  (mux_87_nl & read_inputs_mioi_wen_comp)
Expression totals: 0 of 2 input terms covered = 0.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                  mux_87_nl         N  '_1' not hit             Hit '_1'
  read_inputs_mioi_wen_comp         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_87_nl_0                  read_inputs_mioi_wen_comp     
  Row   2:    ***0***  mux_87_nl_1                  read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_87_nl                     
  Row   4:    ***0***  read_inputs_mioi_wen_comp_1  mux_87_nl                     

----------------Focused Expression View-----------------
Line       2680 Item    1  (and_dcpl_53 ~| fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
    and_dcpl_53         N  '_1' not hit             Hit '_1'
  fsm_output[5]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  and_dcpl_53_0         ~fsm_output[5]                
  Row   2:    ***0***  and_dcpl_53_1         ~fsm_output[5]                
  Row   3:          1  fsm_output[5]_0       ~and_dcpl_53                  
  Row   4:    ***0***  fsm_output[5]_1       ~and_dcpl_53                  

----------------Focused Expression View-----------------
Line       2681 Item    1  (and_dcpl_53 & ~fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
    and_dcpl_53         N  '_1' not hit             Hit '_1'
  fsm_output[5]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  and_dcpl_53_0         ~fsm_output[5]                
  Row   2:    ***0***  and_dcpl_53_1         ~fsm_output[5]                
  Row   3:    ***0***  fsm_output[5]_0       and_dcpl_53                   
  Row   4:    ***0***  fsm_output[5]_1       and_dcpl_53                   

----------------Focused Expression View-----------------
Line       2684 Item    1  (fsm_output[3] & mux_88_nl)
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  fsm_output[3]         N  No hits                  Hit '_0' and '_1'
      mux_88_nl         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  fsm_output[3]_0       mux_88_nl                     
  Row   2:    ***0***  fsm_output[3]_1       mux_88_nl                     
  Row   3:    ***0***  mux_88_nl_0           fsm_output[3]                 
  Row   4:    ***0***  mux_88_nl_1           fsm_output[3]                 

----------------Focused Expression View-----------------
Line       2686 Item    1  (mux_89_nl & read_inputs_mioi_wen_comp)
Expression totals: 0 of 2 input terms covered = 0.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                  mux_89_nl         N  '_1' not hit             Hit '_1'
  read_inputs_mioi_wen_comp         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_89_nl_0                  read_inputs_mioi_wen_comp     
  Row   2:    ***0***  mux_89_nl_1                  read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_89_nl                     
  Row   4:    ***0***  read_inputs_mioi_wen_comp_1  mux_89_nl                     

----------------Focused Expression View-----------------
Line       2687 Item    1  (and_dcpl_56 ~| fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
    and_dcpl_56         N  '_1' not hit             Hit '_1'
  fsm_output[5]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  and_dcpl_56_0         ~fsm_output[5]                
  Row   2:    ***0***  and_dcpl_56_1         ~fsm_output[5]                
  Row   3:          1  fsm_output[5]_0       ~and_dcpl_56                  
  Row   4:    ***0***  fsm_output[5]_1       ~and_dcpl_56                  

----------------Focused Expression View-----------------
Line       2688 Item    1  (and_dcpl_56 & ~fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
    and_dcpl_56         N  '_1' not hit             Hit '_1'
  fsm_output[5]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  and_dcpl_56_0         ~fsm_output[5]                
  Row   2:    ***0***  and_dcpl_56_1         ~fsm_output[5]                
  Row   3:    ***0***  fsm_output[5]_0       and_dcpl_56                   
  Row   4:    ***0***  fsm_output[5]_1       and_dcpl_56                   

----------------Focused Expression View-----------------
Line       2691 Item    1  (fsm_output[3] & mux_90_nl)
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  fsm_output[3]         N  No hits                  Hit '_0' and '_1'
      mux_90_nl         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  fsm_output[3]_0       mux_90_nl                     
  Row   2:    ***0***  fsm_output[3]_1       mux_90_nl                     
  Row   3:    ***0***  mux_90_nl_0           fsm_output[3]                 
  Row   4:    ***0***  mux_90_nl_1           fsm_output[3]                 

----------------Focused Expression View-----------------
Line       2693 Item    1  (mux_91_nl & read_inputs_mioi_wen_comp)
Expression totals: 0 of 2 input terms covered = 0.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                  mux_91_nl         N  '_1' not hit             Hit '_1'
  read_inputs_mioi_wen_comp         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_91_nl_0                  read_inputs_mioi_wen_comp     
  Row   2:    ***0***  mux_91_nl_1                  read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_91_nl                     
  Row   4:    ***0***  read_inputs_mioi_wen_comp_1  mux_91_nl                     

----------------Focused Expression View-----------------
Line       2694 Item    1  (and_dcpl_61 ~| fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
    and_dcpl_61         N  '_1' not hit             Hit '_1'
  fsm_output[5]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  and_dcpl_61_0         ~fsm_output[5]                
  Row   2:    ***0***  and_dcpl_61_1         ~fsm_output[5]                
  Row   3:          1  fsm_output[5]_0       ~and_dcpl_61                  
  Row   4:    ***0***  fsm_output[5]_1       ~and_dcpl_61                  

----------------Focused Expression View-----------------
Line       2695 Item    1  (and_dcpl_61 & ~fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
    and_dcpl_61         N  '_1' not hit             Hit '_1'
  fsm_output[5]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  and_dcpl_61_0         ~fsm_output[5]                
  Row   2:    ***0***  and_dcpl_61_1         ~fsm_output[5]                
  Row   3:    ***0***  fsm_output[5]_0       and_dcpl_61                   
  Row   4:    ***0***  fsm_output[5]_1       and_dcpl_61                   

----------------Focused Expression View-----------------
Line       2698 Item    1  (fsm_output[3] & mux_92_nl)
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  fsm_output[3]         N  No hits                  Hit '_0' and '_1'
      mux_92_nl         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  fsm_output[3]_0       mux_92_nl                     
  Row   2:    ***0***  fsm_output[3]_1       mux_92_nl                     
  Row   3:    ***0***  mux_92_nl_0           fsm_output[3]                 
  Row   4:    ***0***  mux_92_nl_1           fsm_output[3]                 

----------------Focused Expression View-----------------
Line       2700 Item    1  (mux_93_nl & read_inputs_mioi_wen_comp)
Expression totals: 0 of 2 input terms covered = 0.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                  mux_93_nl         N  '_1' not hit             Hit '_1'
  read_inputs_mioi_wen_comp         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_93_nl_0                  read_inputs_mioi_wen_comp     
  Row   2:    ***0***  mux_93_nl_1                  read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_93_nl                     
  Row   4:    ***0***  read_inputs_mioi_wen_comp_1  mux_93_nl                     

----------------Focused Expression View-----------------
Line       2701 Item    1  (and_dcpl_64 ~| fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
    and_dcpl_64         N  '_1' not hit             Hit '_1'
  fsm_output[5]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  and_dcpl_64_0         ~fsm_output[5]                
  Row   2:    ***0***  and_dcpl_64_1         ~fsm_output[5]                
  Row   3:          1  fsm_output[5]_0       ~and_dcpl_64                  
  Row   4:    ***0***  fsm_output[5]_1       ~and_dcpl_64                  

----------------Focused Expression View-----------------
Line       2702 Item    1  (and_dcpl_64 & ~fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
    and_dcpl_64         N  '_1' not hit             Hit '_1'
  fsm_output[5]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  and_dcpl_64_0         ~fsm_output[5]                
  Row   2:    ***0***  and_dcpl_64_1         ~fsm_output[5]                
  Row   3:    ***0***  fsm_output[5]_0       and_dcpl_64                   
  Row   4:    ***0***  fsm_output[5]_1       and_dcpl_64                   

----------------Focused Expression View-----------------
Line       2705 Item    1  (fsm_output[3] & mux_94_nl)
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  fsm_output[3]         N  No hits                  Hit '_0' and '_1'
      mux_94_nl         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  fsm_output[3]_0       mux_94_nl                     
  Row   2:    ***0***  fsm_output[3]_1       mux_94_nl                     
  Row   3:    ***0***  mux_94_nl_0           fsm_output[3]                 
  Row   4:    ***0***  mux_94_nl_1           fsm_output[3]                 

----------------Focused Expression View-----------------
Line       2707 Item    1  (mux_95_nl & read_inputs_mioi_wen_comp)
Expression totals: 0 of 2 input terms covered = 0.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                  mux_95_nl         N  '_1' not hit             Hit '_1'
  read_inputs_mioi_wen_comp         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_95_nl_0                  read_inputs_mioi_wen_comp     
  Row   2:    ***0***  mux_95_nl_1                  read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_95_nl                     
  Row   4:    ***0***  read_inputs_mioi_wen_comp_1  mux_95_nl                     

----------------Focused Expression View-----------------
Line       2708 Item    1  (and_dcpl_68 ~| fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
    and_dcpl_68         N  '_1' not hit             Hit '_1'
  fsm_output[5]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  and_dcpl_68_0         ~fsm_output[5]                
  Row   2:    ***0***  and_dcpl_68_1         ~fsm_output[5]                
  Row   3:          1  fsm_output[5]_0       ~and_dcpl_68                  
  Row   4:    ***0***  fsm_output[5]_1       ~and_dcpl_68                  

----------------Focused Expression View-----------------
Line       2709 Item    1  (and_dcpl_68 & ~fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
    and_dcpl_68         N  '_1' not hit             Hit '_1'
  fsm_output[5]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  and_dcpl_68_0         ~fsm_output[5]                
  Row   2:    ***0***  and_dcpl_68_1         ~fsm_output[5]                
  Row   3:    ***0***  fsm_output[5]_0       and_dcpl_68                   
  Row   4:    ***0***  fsm_output[5]_1       and_dcpl_68                   

----------------Focused Expression View-----------------
Line       2712 Item    1  (fsm_output[3] & mux_96_nl)
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  fsm_output[3]         N  No hits                  Hit '_0' and '_1'
      mux_96_nl         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  fsm_output[3]_0       mux_96_nl                     
  Row   2:    ***0***  fsm_output[3]_1       mux_96_nl                     
  Row   3:    ***0***  mux_96_nl_0           fsm_output[3]                 
  Row   4:    ***0***  mux_96_nl_1           fsm_output[3]                 

----------------Focused Expression View-----------------
Line       2714 Item    1  (mux_97_nl & read_inputs_mioi_wen_comp)
Expression totals: 0 of 2 input terms covered = 0.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                  mux_97_nl         N  '_1' not hit             Hit '_1'
  read_inputs_mioi_wen_comp         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_97_nl_0                  read_inputs_mioi_wen_comp     
  Row   2:    ***0***  mux_97_nl_1                  read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_97_nl                     
  Row   4:    ***0***  read_inputs_mioi_wen_comp_1  mux_97_nl                     

----------------Focused Expression View-----------------
Line       2715 Item    1  (and_dcpl_72 ~| fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
    and_dcpl_72         N  '_1' not hit             Hit '_1'
  fsm_output[5]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  and_dcpl_72_0         ~fsm_output[5]                
  Row   2:    ***0***  and_dcpl_72_1         ~fsm_output[5]                
  Row   3:          1  fsm_output[5]_0       ~and_dcpl_72                  
  Row   4:    ***0***  fsm_output[5]_1       ~and_dcpl_72                  

----------------Focused Expression View-----------------
Line       2716 Item    1  (and_dcpl_72 & ~fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
    and_dcpl_72         N  '_1' not hit             Hit '_1'
  fsm_output[5]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  and_dcpl_72_0         ~fsm_output[5]                
  Row   2:    ***0***  and_dcpl_72_1         ~fsm_output[5]                
  Row   3:    ***0***  fsm_output[5]_0       and_dcpl_72                   
  Row   4:    ***0***  fsm_output[5]_1       and_dcpl_72                   

----------------Focused Expression View-----------------
Line       2719 Item    1  (fsm_output[3] & mux_98_nl)
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  fsm_output[3]         N  No hits                  Hit '_0' and '_1'
      mux_98_nl         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  fsm_output[3]_0       mux_98_nl                     
  Row   2:    ***0***  fsm_output[3]_1       mux_98_nl                     
  Row   3:    ***0***  mux_98_nl_0           fsm_output[3]                 
  Row   4:    ***0***  mux_98_nl_1           fsm_output[3]                 

----------------Focused Expression View-----------------
Line       2721 Item    1  (mux_99_nl & read_inputs_mioi_wen_comp)
Expression totals: 0 of 2 input terms covered = 0.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                  mux_99_nl         N  '_1' not hit             Hit '_1'
  read_inputs_mioi_wen_comp         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_99_nl_0                  read_inputs_mioi_wen_comp     
  Row   2:    ***0***  mux_99_nl_1                  read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_99_nl                     
  Row   4:    ***0***  read_inputs_mioi_wen_comp_1  mux_99_nl                     

----------------Focused Expression View-----------------
Line       2722 Item    1  (and_dcpl_75 ~| fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
    and_dcpl_75         N  '_1' not hit             Hit '_1'
  fsm_output[5]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  and_dcpl_75_0         ~fsm_output[5]                
  Row   2:    ***0***  and_dcpl_75_1         ~fsm_output[5]                
  Row   3:          1  fsm_output[5]_0       ~and_dcpl_75                  
  Row   4:    ***0***  fsm_output[5]_1       ~and_dcpl_75                  

----------------Focused Expression View-----------------
Line       2723 Item    1  (and_dcpl_75 & ~fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
    and_dcpl_75         N  '_1' not hit             Hit '_1'
  fsm_output[5]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  and_dcpl_75_0         ~fsm_output[5]                
  Row   2:    ***0***  and_dcpl_75_1         ~fsm_output[5]                
  Row   3:    ***0***  fsm_output[5]_0       and_dcpl_75                   
  Row   4:    ***0***  fsm_output[5]_1       and_dcpl_75                   

----------------Focused Expression View-----------------
Line       2726 Item    1  (fsm_output[3] & mux_100_nl)
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  fsm_output[3]         N  No hits                  Hit '_0' and '_1'
     mux_100_nl         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  fsm_output[3]_0       mux_100_nl                    
  Row   2:    ***0***  fsm_output[3]_1       mux_100_nl                    
  Row   3:    ***0***  mux_100_nl_0          fsm_output[3]                 
  Row   4:    ***0***  mux_100_nl_1          fsm_output[3]                 

----------------Focused Expression View-----------------
Line       2728 Item    1  (mux_101_nl & read_inputs_mioi_wen_comp)
Expression totals: 0 of 2 input terms covered = 0.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                 mux_101_nl         N  '_1' not hit             Hit '_1'
  read_inputs_mioi_wen_comp         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_101_nl_0                 read_inputs_mioi_wen_comp     
  Row   2:    ***0***  mux_101_nl_1                 read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_101_nl                    
  Row   4:    ***0***  read_inputs_mioi_wen_comp_1  mux_101_nl                    

----------------Focused Expression View-----------------
Line       2729 Item    1  (and_dcpl_77 ~| fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
    and_dcpl_77         N  '_1' not hit             Hit '_1'
  fsm_output[5]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  and_dcpl_77_0         ~fsm_output[5]                
  Row   2:    ***0***  and_dcpl_77_1         ~fsm_output[5]                
  Row   3:          1  fsm_output[5]_0       ~and_dcpl_77                  
  Row   4:    ***0***  fsm_output[5]_1       ~and_dcpl_77                  

----------------Focused Expression View-----------------
Line       2730 Item    1  (and_dcpl_77 & ~fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
    and_dcpl_77         N  '_1' not hit             Hit '_1'
  fsm_output[5]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  and_dcpl_77_0         ~fsm_output[5]                
  Row   2:    ***0***  and_dcpl_77_1         ~fsm_output[5]                
  Row   3:    ***0***  fsm_output[5]_0       and_dcpl_77                   
  Row   4:    ***0***  fsm_output[5]_1       and_dcpl_77                   

----------------Focused Expression View-----------------
Line       2733 Item    1  (fsm_output[3] & mux_102_nl)
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  fsm_output[3]         N  No hits                  Hit '_0' and '_1'
     mux_102_nl         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  fsm_output[3]_0       mux_102_nl                    
  Row   2:    ***0***  fsm_output[3]_1       mux_102_nl                    
  Row   3:    ***0***  mux_102_nl_0          fsm_output[3]                 
  Row   4:    ***0***  mux_102_nl_1          fsm_output[3]                 

----------------Focused Expression View-----------------
Line       2735 Item    1  (mux_103_nl & read_inputs_mioi_wen_comp)
Expression totals: 0 of 2 input terms covered = 0.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                 mux_103_nl         N  '_1' not hit             Hit '_1'
  read_inputs_mioi_wen_comp         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_103_nl_0                 read_inputs_mioi_wen_comp     
  Row   2:    ***0***  mux_103_nl_1                 read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_103_nl                    
  Row   4:    ***0***  read_inputs_mioi_wen_comp_1  mux_103_nl                    

----------------Focused Expression View-----------------
Line       2736 Item    1  (and_dcpl_81 ~| fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
    and_dcpl_81         N  '_1' not hit             Hit '_1'
  fsm_output[5]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  and_dcpl_81_0         ~fsm_output[5]                
  Row   2:    ***0***  and_dcpl_81_1         ~fsm_output[5]                
  Row   3:          1  fsm_output[5]_0       ~and_dcpl_81                  
  Row   4:    ***0***  fsm_output[5]_1       ~and_dcpl_81                  

----------------Focused Expression View-----------------
Line       2737 Item    1  (and_dcpl_81 & ~fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
    and_dcpl_81         N  '_1' not hit             Hit '_1'
  fsm_output[5]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  and_dcpl_81_0         ~fsm_output[5]                
  Row   2:    ***0***  and_dcpl_81_1         ~fsm_output[5]                
  Row   3:    ***0***  fsm_output[5]_0       and_dcpl_81                   
  Row   4:    ***0***  fsm_output[5]_1       and_dcpl_81                   

----------------Focused Expression View-----------------
Line       2740 Item    1  (fsm_output[3] & mux_104_nl)
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  fsm_output[3]         N  No hits                  Hit '_0' and '_1'
     mux_104_nl         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  fsm_output[3]_0       mux_104_nl                    
  Row   2:    ***0***  fsm_output[3]_1       mux_104_nl                    
  Row   3:    ***0***  mux_104_nl_0          fsm_output[3]                 
  Row   4:    ***0***  mux_104_nl_1          fsm_output[3]                 

----------------Focused Expression View-----------------
Line       2742 Item    1  (mux_105_nl & read_inputs_mioi_wen_comp)
Expression totals: 0 of 2 input terms covered = 0.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                 mux_105_nl         N  '_1' not hit             Hit '_1'
  read_inputs_mioi_wen_comp         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_105_nl_0                 read_inputs_mioi_wen_comp     
  Row   2:    ***0***  mux_105_nl_1                 read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_105_nl                    
  Row   4:    ***0***  read_inputs_mioi_wen_comp_1  mux_105_nl                    

----------------Focused Expression View-----------------
Line       2743 Item    1  (and_dcpl_83 ~| fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
    and_dcpl_83         N  '_1' not hit             Hit '_1'
  fsm_output[5]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  and_dcpl_83_0         ~fsm_output[5]                
  Row   2:    ***0***  and_dcpl_83_1         ~fsm_output[5]                
  Row   3:          1  fsm_output[5]_0       ~and_dcpl_83                  
  Row   4:    ***0***  fsm_output[5]_1       ~and_dcpl_83                  

----------------Focused Expression View-----------------
Line       2744 Item    1  (and_dcpl_83 & ~fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
    and_dcpl_83         N  '_1' not hit             Hit '_1'
  fsm_output[5]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  and_dcpl_83_0         ~fsm_output[5]                
  Row   2:    ***0***  and_dcpl_83_1         ~fsm_output[5]                
  Row   3:    ***0***  fsm_output[5]_0       and_dcpl_83                   
  Row   4:    ***0***  fsm_output[5]_1       and_dcpl_83                   

----------------Focused Expression View-----------------
Line       2747 Item    1  (fsm_output[3] & mux_106_nl)
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  fsm_output[3]         N  No hits                  Hit '_0' and '_1'
     mux_106_nl         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  fsm_output[3]_0       mux_106_nl                    
  Row   2:    ***0***  fsm_output[3]_1       mux_106_nl                    
  Row   3:    ***0***  mux_106_nl_0          fsm_output[3]                 
  Row   4:    ***0***  mux_106_nl_1          fsm_output[3]                 

----------------Focused Expression View-----------------
Line       2749 Item    1  (mux_107_nl & read_inputs_mioi_wen_comp)
Expression totals: 0 of 2 input terms covered = 0.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                 mux_107_nl         N  '_1' not hit             Hit '_1'
  read_inputs_mioi_wen_comp         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_107_nl_0                 read_inputs_mioi_wen_comp     
  Row   2:    ***0***  mux_107_nl_1                 read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_107_nl                    
  Row   4:    ***0***  read_inputs_mioi_wen_comp_1  mux_107_nl                    

----------------Focused Expression View-----------------
Line       2750 Item    1  (and_dcpl_87 ~| fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
    and_dcpl_87         N  '_1' not hit             Hit '_1'
  fsm_output[5]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  and_dcpl_87_0         ~fsm_output[5]                
  Row   2:    ***0***  and_dcpl_87_1         ~fsm_output[5]                
  Row   3:          1  fsm_output[5]_0       ~and_dcpl_87                  
  Row   4:    ***0***  fsm_output[5]_1       ~and_dcpl_87                  

----------------Focused Expression View-----------------
Line       2751 Item    1  (and_dcpl_87 & ~fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
    and_dcpl_87         N  '_1' not hit             Hit '_1'
  fsm_output[5]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  and_dcpl_87_0         ~fsm_output[5]                
  Row   2:    ***0***  and_dcpl_87_1         ~fsm_output[5]                
  Row   3:    ***0***  fsm_output[5]_0       and_dcpl_87                   
  Row   4:    ***0***  fsm_output[5]_1       and_dcpl_87                   

----------------Focused Expression View-----------------
Line       2753 Item    1  (((((FILTER_LOOP_i_6_0_sva[0] ~& FILTER_LOOP_i_6_0_sva[4]) | FILTER_LOOP_i_6_0_sva[6]) | FILTER_LOOP_i_6_0_sva[5]) | FILTER_LOOP_i_6_0_sva[3]) ~| nand_cse)
Expression totals: 0 of 6 input terms covered = 0.00%

                Input Term   Covered  Reason for no coverage   Hint
               -----------  --------  -----------------------  --------------
  FILTER_LOOP_i_6_0_sva[0]         N  No hits                  Hit '_0' and '_1'
  FILTER_LOOP_i_6_0_sva[4]         N  No hits                  Hit '_0' and '_1'
  FILTER_LOOP_i_6_0_sva[6]         N  No hits                  Hit '_0' and '_1'
  FILTER_LOOP_i_6_0_sva[5]         N  No hits                  Hit '_0' and '_1'
  FILTER_LOOP_i_6_0_sva[3]         N  No hits                  Hit '_0' and '_1'
                  nand_cse         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                  Non-masking condition(s)      
 ---------  ---------  --------------------        -------------------------     
  Row   1:    ***0***  FILTER_LOOP_i_6_0_sva[0]_0  (~nand_cse && ~FILTER_LOOP_i_6_0_sva[3] && ~FILTER_LOOP_i_6_0_sva[5] && ~FILTER_LOOP_i_6_0_sva[6] && FILTER_LOOP_i_6_0_sva[4])
  Row   2:    ***0***  FILTER_LOOP_i_6_0_sva[0]_1  (~nand_cse && ~FILTER_LOOP_i_6_0_sva[3] && ~FILTER_LOOP_i_6_0_sva[5] && ~FILTER_LOOP_i_6_0_sva[6] && FILTER_LOOP_i_6_0_sva[4])
  Row   3:    ***0***  FILTER_LOOP_i_6_0_sva[4]_0  (~nand_cse && ~FILTER_LOOP_i_6_0_sva[3] && ~FILTER_LOOP_i_6_0_sva[5] && ~FILTER_LOOP_i_6_0_sva[6] && FILTER_LOOP_i_6_0_sva[0])
  Row   4:    ***0***  FILTER_LOOP_i_6_0_sva[4]_1  (~nand_cse && ~FILTER_LOOP_i_6_0_sva[3] && ~FILTER_LOOP_i_6_0_sva[5] && ~FILTER_LOOP_i_6_0_sva[6] && FILTER_LOOP_i_6_0_sva[0])
  Row   5:    ***0***  FILTER_LOOP_i_6_0_sva[6]_0  (~nand_cse && ~FILTER_LOOP_i_6_0_sva[3] && ~FILTER_LOOP_i_6_0_sva[5] && ~(FILTER_LOOP_i_6_0_sva[0] ~& FILTER_LOOP_i_6_0_sva[4]))
  Row   6:    ***0***  FILTER_LOOP_i_6_0_sva[6]_1  (~nand_cse && ~FILTER_LOOP_i_6_0_sva[3] && ~FILTER_LOOP_i_6_0_sva[5] && ~(FILTER_LOOP_i_6_0_sva[0] ~& FILTER_LOOP_i_6_0_sva[4]))
  Row   7:    ***0***  FILTER_LOOP_i_6_0_sva[5]_0  (~nand_cse && ~FILTER_LOOP_i_6_0_sva[3] && ~((FILTER_LOOP_i_6_0_sva[0] ~& FILTER_LOOP_i_6_0_sva[4]) | FILTER_LOOP_i_6_0_sva[6]))
  Row   8:    ***0***  FILTER_LOOP_i_6_0_sva[5]_1  (~nand_cse && ~FILTER_LOOP_i_6_0_sva[3] && ~((FILTER_LOOP_i_6_0_sva[0] ~& FILTER_LOOP_i_6_0_sva[4]) | FILTER_LOOP_i_6_0_sva[6]))
  Row   9:    ***0***  FILTER_LOOP_i_6_0_sva[3]_0  (~nand_cse && ~(((FILTER_LOOP_i_6_0_sva[0] ~& FILTER_LOOP_i_6_0_sva[4]) | FILTER_LOOP_i_6_0_sva[6]) | FILTER_LOOP_i_6_0_sva[5]))
 Row   10:    ***0***  FILTER_LOOP_i_6_0_sva[3]_1  (~nand_cse && ~(((FILTER_LOOP_i_6_0_sva[0] ~& FILTER_LOOP_i_6_0_sva[4]) | FILTER_LOOP_i_6_0_sva[6]) | FILTER_LOOP_i_6_0_sva[5]))
 Row   11:    ***0***  nand_cse_0                  ~((((FILTER_LOOP_i_6_0_sva[0] ~& FILTER_LOOP_i_6_0_sva[4]) | FILTER_LOOP_i_6_0_sva[6]) | FILTER_LOOP_i_6_0_sva[5]) | FILTER_LOOP_i_6_0_sva[3])
 Row   12:    ***0***  nand_cse_1                  ~((((FILTER_LOOP_i_6_0_sva[0] ~& FILTER_LOOP_i_6_0_sva[4]) | FILTER_LOOP_i_6_0_sva[6]) | FILTER_LOOP_i_6_0_sva[5]) | FILTER_LOOP_i_6_0_sva[3])

----------------Focused Expression View-----------------
Line       2757 Item    1  (fsm_output[3] & mux_108_nl)
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  fsm_output[3]         N  No hits                  Hit '_0' and '_1'
     mux_108_nl         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  fsm_output[3]_0       mux_108_nl                    
  Row   2:    ***0***  fsm_output[3]_1       mux_108_nl                    
  Row   3:    ***0***  mux_108_nl_0          fsm_output[3]                 
  Row   4:    ***0***  mux_108_nl_1          fsm_output[3]                 

----------------Focused Expression View-----------------
Line       2759 Item    1  (mux_109_nl & read_inputs_mioi_wen_comp)
Expression totals: 0 of 2 input terms covered = 0.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                 mux_109_nl         N  '_1' not hit             Hit '_1'
  read_inputs_mioi_wen_comp         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_109_nl_0                 read_inputs_mioi_wen_comp     
  Row   2:    ***0***  mux_109_nl_1                 read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_109_nl                    
  Row   4:    ***0***  read_inputs_mioi_wen_comp_1  mux_109_nl                    

----------------Focused Expression View-----------------
Line       2760 Item    1  (and_dcpl_90 ~| fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
    and_dcpl_90         N  '_1' not hit             Hit '_1'
  fsm_output[5]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  and_dcpl_90_0         ~fsm_output[5]                
  Row   2:    ***0***  and_dcpl_90_1         ~fsm_output[5]                
  Row   3:          1  fsm_output[5]_0       ~and_dcpl_90                  
  Row   4:    ***0***  fsm_output[5]_1       ~and_dcpl_90                  

----------------Focused Expression View-----------------
Line       2761 Item    1  (and_dcpl_90 & ~fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
    and_dcpl_90         N  '_1' not hit             Hit '_1'
  fsm_output[5]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  and_dcpl_90_0         ~fsm_output[5]                
  Row   2:    ***0***  and_dcpl_90_1         ~fsm_output[5]                
  Row   3:    ***0***  fsm_output[5]_0       and_dcpl_90                   
  Row   4:    ***0***  fsm_output[5]_1       and_dcpl_90                   

----------------Focused Expression View-----------------
Line       2763 Item    1  (((((FILTER_LOOP_i_6_0_sva[1] | FILTER_LOOP_i_6_0_sva[0]) | FILTER_LOOP_i_6_0_sva[6]) | FILTER_LOOP_i_6_0_sva[2]) | FILTER_LOOP_i_6_0_sva[5]) ~| nand_145_cse)
Expression totals: 0 of 6 input terms covered = 0.00%

                Input Term   Covered  Reason for no coverage   Hint
               -----------  --------  -----------------------  --------------
  FILTER_LOOP_i_6_0_sva[1]         N  No hits                  Hit '_0' and '_1'
  FILTER_LOOP_i_6_0_sva[0]         N  No hits                  Hit '_0' and '_1'
  FILTER_LOOP_i_6_0_sva[6]         N  No hits                  Hit '_0' and '_1'
  FILTER_LOOP_i_6_0_sva[2]         N  No hits                  Hit '_0' and '_1'
  FILTER_LOOP_i_6_0_sva[5]         N  No hits                  Hit '_0' and '_1'
              nand_145_cse         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                  Non-masking condition(s)      
 ---------  ---------  --------------------        -------------------------     
  Row   1:    ***0***  FILTER_LOOP_i_6_0_sva[1]_0  (~nand_145_cse && ~FILTER_LOOP_i_6_0_sva[5] && ~FILTER_LOOP_i_6_0_sva[2] && ~FILTER_LOOP_i_6_0_sva[6] && ~FILTER_LOOP_i_6_0_sva[0])
  Row   2:    ***0***  FILTER_LOOP_i_6_0_sva[1]_1  (~nand_145_cse && ~FILTER_LOOP_i_6_0_sva[5] && ~FILTER_LOOP_i_6_0_sva[2] && ~FILTER_LOOP_i_6_0_sva[6] && ~FILTER_LOOP_i_6_0_sva[0])
  Row   3:    ***0***  FILTER_LOOP_i_6_0_sva[0]_0  (~nand_145_cse && ~FILTER_LOOP_i_6_0_sva[5] && ~FILTER_LOOP_i_6_0_sva[2] && ~FILTER_LOOP_i_6_0_sva[6] && ~FILTER_LOOP_i_6_0_sva[1])
  Row   4:    ***0***  FILTER_LOOP_i_6_0_sva[0]_1  (~nand_145_cse && ~FILTER_LOOP_i_6_0_sva[5] && ~FILTER_LOOP_i_6_0_sva[2] && ~FILTER_LOOP_i_6_0_sva[6] && ~FILTER_LOOP_i_6_0_sva[1])
  Row   5:    ***0***  FILTER_LOOP_i_6_0_sva[6]_0  (~nand_145_cse && ~FILTER_LOOP_i_6_0_sva[5] && ~FILTER_LOOP_i_6_0_sva[2] && ~(FILTER_LOOP_i_6_0_sva[1] | FILTER_LOOP_i_6_0_sva[0]))
  Row   6:    ***0***  FILTER_LOOP_i_6_0_sva[6]_1  (~nand_145_cse && ~FILTER_LOOP_i_6_0_sva[5] && ~FILTER_LOOP_i_6_0_sva[2] && ~(FILTER_LOOP_i_6_0_sva[1] | FILTER_LOOP_i_6_0_sva[0]))
  Row   7:    ***0***  FILTER_LOOP_i_6_0_sva[2]_0  (~nand_145_cse && ~FILTER_LOOP_i_6_0_sva[5] && ~((FILTER_LOOP_i_6_0_sva[1] | FILTER_LOOP_i_6_0_sva[0]) | FILTER_LOOP_i_6_0_sva[6]))
  Row   8:    ***0***  FILTER_LOOP_i_6_0_sva[2]_1  (~nand_145_cse && ~FILTER_LOOP_i_6_0_sva[5] && ~((FILTER_LOOP_i_6_0_sva[1] | FILTER_LOOP_i_6_0_sva[0]) | FILTER_LOOP_i_6_0_sva[6]))
  Row   9:    ***0***  FILTER_LOOP_i_6_0_sva[5]_0  (~nand_145_cse && ~(((FILTER_LOOP_i_6_0_sva[1] | FILTER_LOOP_i_6_0_sva[0]) | FILTER_LOOP_i_6_0_sva[6]) | FILTER_LOOP_i_6_0_sva[2]))
 Row   10:    ***0***  FILTER_LOOP_i_6_0_sva[5]_1  (~nand_145_cse && ~(((FILTER_LOOP_i_6_0_sva[1] | FILTER_LOOP_i_6_0_sva[0]) | FILTER_LOOP_i_6_0_sva[6]) | FILTER_LOOP_i_6_0_sva[2]))
 Row   11:    ***0***  nand_145_cse_0              ~((((FILTER_LOOP_i_6_0_sva[1] | FILTER_LOOP_i_6_0_sva[0]) | FILTER_LOOP_i_6_0_sva[6]) | FILTER_LOOP_i_6_0_sva[2]) | FILTER_LOOP_i_6_0_sva[5])
 Row   12:          1  nand_145_cse_1              ~((((FILTER_LOOP_i_6_0_sva[1] | FILTER_LOOP_i_6_0_sva[0]) | FILTER_LOOP_i_6_0_sva[6]) | FILTER_LOOP_i_6_0_sva[2]) | FILTER_LOOP_i_6_0_sva[5])

----------------Focused Expression View-----------------
Line       2767 Item    1  (fsm_output[3] & mux_110_nl)
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  fsm_output[3]         N  No hits                  Hit '_0' and '_1'
     mux_110_nl         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  fsm_output[3]_0       mux_110_nl                    
  Row   2:    ***0***  fsm_output[3]_1       mux_110_nl                    
  Row   3:    ***0***  mux_110_nl_0          fsm_output[3]                 
  Row   4:    ***0***  mux_110_nl_1          fsm_output[3]                 

----------------Focused Expression View-----------------
Line       2769 Item    1  (mux_111_nl & read_inputs_mioi_wen_comp)
Expression totals: 0 of 2 input terms covered = 0.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                 mux_111_nl         N  '_1' not hit             Hit '_1'
  read_inputs_mioi_wen_comp         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_111_nl_0                 read_inputs_mioi_wen_comp     
  Row   2:    ***0***  mux_111_nl_1                 read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_111_nl                    
  Row   4:    ***0***  read_inputs_mioi_wen_comp_1  mux_111_nl                    

----------------Focused Expression View-----------------
Line       2770 Item    1  (and_dcpl_93 ~| fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
    and_dcpl_93         N  '_1' not hit             Hit '_1'
  fsm_output[5]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  and_dcpl_93_0         ~fsm_output[5]                
  Row   2:    ***0***  and_dcpl_93_1         ~fsm_output[5]                
  Row   3:          1  fsm_output[5]_0       ~and_dcpl_93                  
  Row   4:    ***0***  fsm_output[5]_1       ~and_dcpl_93                  

----------------Focused Expression View-----------------
Line       2771 Item    1  (and_dcpl_93 & ~fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
    and_dcpl_93         N  '_1' not hit             Hit '_1'
  fsm_output[5]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  and_dcpl_93_0         ~fsm_output[5]                
  Row   2:    ***0***  and_dcpl_93_1         ~fsm_output[5]                
  Row   3:    ***0***  fsm_output[5]_0       and_dcpl_93                   
  Row   4:    ***0***  fsm_output[5]_1       and_dcpl_93                   

----------------Focused Expression View-----------------
Line       2772 Item    1  (((((~FILTER_LOOP_i_6_0_sva[0] | FILTER_LOOP_i_6_0_sva[2]) | FILTER_LOOP_i_6_0_sva[6]) | FILTER_LOOP_i_6_0_sva[1]) | FILTER_LOOP_i_6_0_sva[5]) ~| nand_145_cse)
Expression totals: 0 of 6 input terms covered = 0.00%

                Input Term   Covered  Reason for no coverage   Hint
               -----------  --------  -----------------------  --------------
  FILTER_LOOP_i_6_0_sva[0]         N  No hits                  Hit '_0' and '_1'
  FILTER_LOOP_i_6_0_sva[2]         N  No hits                  Hit '_0' and '_1'
  FILTER_LOOP_i_6_0_sva[6]         N  No hits                  Hit '_0' and '_1'
  FILTER_LOOP_i_6_0_sva[1]         N  No hits                  Hit '_0' and '_1'
  FILTER_LOOP_i_6_0_sva[5]         N  No hits                  Hit '_0' and '_1'
              nand_145_cse         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                  Non-masking condition(s)      
 ---------  ---------  --------------------        -------------------------     
  Row   1:    ***0***  FILTER_LOOP_i_6_0_sva[0]_0  (~nand_145_cse && ~FILTER_LOOP_i_6_0_sva[5] && ~FILTER_LOOP_i_6_0_sva[1] && ~FILTER_LOOP_i_6_0_sva[6] && ~FILTER_LOOP_i_6_0_sva[2])
  Row   2:    ***0***  FILTER_LOOP_i_6_0_sva[0]_1  (~nand_145_cse && ~FILTER_LOOP_i_6_0_sva[5] && ~FILTER_LOOP_i_6_0_sva[1] && ~FILTER_LOOP_i_6_0_sva[6] && ~FILTER_LOOP_i_6_0_sva[2])
  Row   3:    ***0***  FILTER_LOOP_i_6_0_sva[2]_0  (~nand_145_cse && ~FILTER_LOOP_i_6_0_sva[5] && ~FILTER_LOOP_i_6_0_sva[1] && ~FILTER_LOOP_i_6_0_sva[6] && FILTER_LOOP_i_6_0_sva[0])
  Row   4:    ***0***  FILTER_LOOP_i_6_0_sva[2]_1  (~nand_145_cse && ~FILTER_LOOP_i_6_0_sva[5] && ~FILTER_LOOP_i_6_0_sva[1] && ~FILTER_LOOP_i_6_0_sva[6] && FILTER_LOOP_i_6_0_sva[0])
  Row   5:    ***0***  FILTER_LOOP_i_6_0_sva[6]_0  (~nand_145_cse && ~FILTER_LOOP_i_6_0_sva[5] && ~FILTER_LOOP_i_6_0_sva[1] && ~(~FILTER_LOOP_i_6_0_sva[0] | FILTER_LOOP_i_6_0_sva[2]))
  Row   6:    ***0***  FILTER_LOOP_i_6_0_sva[6]_1  (~nand_145_cse && ~FILTER_LOOP_i_6_0_sva[5] && ~FILTER_LOOP_i_6_0_sva[1] && ~(~FILTER_LOOP_i_6_0_sva[0] | FILTER_LOOP_i_6_0_sva[2]))
  Row   7:    ***0***  FILTER_LOOP_i_6_0_sva[1]_0  (~nand_145_cse && ~FILTER_LOOP_i_6_0_sva[5] && ~((~FILTER_LOOP_i_6_0_sva[0] | FILTER_LOOP_i_6_0_sva[2]) | FILTER_LOOP_i_6_0_sva[6]))
  Row   8:    ***0***  FILTER_LOOP_i_6_0_sva[1]_1  (~nand_145_cse && ~FILTER_LOOP_i_6_0_sva[5] && ~((~FILTER_LOOP_i_6_0_sva[0] | FILTER_LOOP_i_6_0_sva[2]) | FILTER_LOOP_i_6_0_sva[6]))
  Row   9:    ***0***  FILTER_LOOP_i_6_0_sva[5]_0  (~nand_145_cse && ~(((~FILTER_LOOP_i_6_0_sva[0] | FILTER_LOOP_i_6_0_sva[2]) | FILTER_LOOP_i_6_0_sva[6]) | FILTER_LOOP_i_6_0_sva[1]))
 Row   10:    ***0***  FILTER_LOOP_i_6_0_sva[5]_1  (~nand_145_cse && ~(((~FILTER_LOOP_i_6_0_sva[0] | FILTER_LOOP_i_6_0_sva[2]) | FILTER_LOOP_i_6_0_sva[6]) | FILTER_LOOP_i_6_0_sva[1]))
 Row   11:    ***0***  nand_145_cse_0              ~((((~FILTER_LOOP_i_6_0_sva[0] | FILTER_LOOP_i_6_0_sva[2]) | FILTER_LOOP_i_6_0_sva[6]) | FILTER_LOOP_i_6_0_sva[1]) | FILTER_LOOP_i_6_0_sva[5])
 Row   12:    ***0***  nand_145_cse_1              ~((((~FILTER_LOOP_i_6_0_sva[0] | FILTER_LOOP_i_6_0_sva[2]) | FILTER_LOOP_i_6_0_sva[6]) | FILTER_LOOP_i_6_0_sva[1]) | FILTER_LOOP_i_6_0_sva[5])

----------------Focused Expression View-----------------
Line       2776 Item    1  (fsm_output[3] & mux_112_nl)
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  fsm_output[3]         N  No hits                  Hit '_0' and '_1'
     mux_112_nl         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  fsm_output[3]_0       mux_112_nl                    
  Row   2:    ***0***  fsm_output[3]_1       mux_112_nl                    
  Row   3:    ***0***  mux_112_nl_0          fsm_output[3]                 
  Row   4:    ***0***  mux_112_nl_1          fsm_output[3]                 

----------------Focused Expression View-----------------
Line       2778 Item    1  (mux_113_nl & read_inputs_mioi_wen_comp)
Expression totals: 0 of 2 input terms covered = 0.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                 mux_113_nl         N  '_1' not hit             Hit '_1'
  read_inputs_mioi_wen_comp         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_113_nl_0                 read_inputs_mioi_wen_comp     
  Row   2:    ***0***  mux_113_nl_1                 read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_113_nl                    
  Row   4:    ***0***  read_inputs_mioi_wen_comp_1  mux_113_nl                    

----------------Focused Expression View-----------------
Line       2779 Item    1  (and_dcpl_96 ~| fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
    and_dcpl_96         N  '_1' not hit             Hit '_1'
  fsm_output[5]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  and_dcpl_96_0         ~fsm_output[5]                
  Row   2:    ***0***  and_dcpl_96_1         ~fsm_output[5]                
  Row   3:          1  fsm_output[5]_0       ~and_dcpl_96                  
  Row   4:    ***0***  fsm_output[5]_1       ~and_dcpl_96                  

----------------Focused Expression View-----------------
Line       2780 Item    1  (and_dcpl_96 & ~fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
    and_dcpl_96         N  '_1' not hit             Hit '_1'
  fsm_output[5]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  and_dcpl_96_0         ~fsm_output[5]                
  Row   2:    ***0***  and_dcpl_96_1         ~fsm_output[5]                
  Row   3:    ***0***  fsm_output[5]_0       and_dcpl_96                   
  Row   4:    ***0***  fsm_output[5]_1       and_dcpl_96                   

----------------Focused Expression View-----------------
Line       2781 Item    1  (((((~FILTER_LOOP_i_6_0_sva[1] | FILTER_LOOP_i_6_0_sva[0]) | FILTER_LOOP_i_6_0_sva[6]) | FILTER_LOOP_i_6_0_sva[2]) | FILTER_LOOP_i_6_0_sva[5]) ~| nand_145_cse)
Expression totals: 0 of 6 input terms covered = 0.00%

                Input Term   Covered  Reason for no coverage   Hint
               -----------  --------  -----------------------  --------------
  FILTER_LOOP_i_6_0_sva[1]         N  No hits                  Hit '_0' and '_1'
  FILTER_LOOP_i_6_0_sva[0]         N  No hits                  Hit '_0' and '_1'
  FILTER_LOOP_i_6_0_sva[6]         N  No hits                  Hit '_0' and '_1'
  FILTER_LOOP_i_6_0_sva[2]         N  No hits                  Hit '_0' and '_1'
  FILTER_LOOP_i_6_0_sva[5]         N  No hits                  Hit '_0' and '_1'
              nand_145_cse         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                  Non-masking condition(s)      
 ---------  ---------  --------------------        -------------------------     
  Row   1:    ***0***  FILTER_LOOP_i_6_0_sva[1]_0  (~nand_145_cse && ~FILTER_LOOP_i_6_0_sva[5] && ~FILTER_LOOP_i_6_0_sva[2] && ~FILTER_LOOP_i_6_0_sva[6] && ~FILTER_LOOP_i_6_0_sva[0])
  Row   2:    ***0***  FILTER_LOOP_i_6_0_sva[1]_1  (~nand_145_cse && ~FILTER_LOOP_i_6_0_sva[5] && ~FILTER_LOOP_i_6_0_sva[2] && ~FILTER_LOOP_i_6_0_sva[6] && ~FILTER_LOOP_i_6_0_sva[0])
  Row   3:    ***0***  FILTER_LOOP_i_6_0_sva[0]_0  (~nand_145_cse && ~FILTER_LOOP_i_6_0_sva[5] && ~FILTER_LOOP_i_6_0_sva[2] && ~FILTER_LOOP_i_6_0_sva[6] && FILTER_LOOP_i_6_0_sva[1])
  Row   4:    ***0***  FILTER_LOOP_i_6_0_sva[0]_1  (~nand_145_cse && ~FILTER_LOOP_i_6_0_sva[5] && ~FILTER_LOOP_i_6_0_sva[2] && ~FILTER_LOOP_i_6_0_sva[6] && FILTER_LOOP_i_6_0_sva[1])
  Row   5:    ***0***  FILTER_LOOP_i_6_0_sva[6]_0  (~nand_145_cse && ~FILTER_LOOP_i_6_0_sva[5] && ~FILTER_LOOP_i_6_0_sva[2] && ~(~FILTER_LOOP_i_6_0_sva[1] | FILTER_LOOP_i_6_0_sva[0]))
  Row   6:    ***0***  FILTER_LOOP_i_6_0_sva[6]_1  (~nand_145_cse && ~FILTER_LOOP_i_6_0_sva[5] && ~FILTER_LOOP_i_6_0_sva[2] && ~(~FILTER_LOOP_i_6_0_sva[1] | FILTER_LOOP_i_6_0_sva[0]))
  Row   7:    ***0***  FILTER_LOOP_i_6_0_sva[2]_0  (~nand_145_cse && ~FILTER_LOOP_i_6_0_sva[5] && ~((~FILTER_LOOP_i_6_0_sva[1] | FILTER_LOOP_i_6_0_sva[0]) | FILTER_LOOP_i_6_0_sva[6]))
  Row   8:    ***0***  FILTER_LOOP_i_6_0_sva[2]_1  (~nand_145_cse && ~FILTER_LOOP_i_6_0_sva[5] && ~((~FILTER_LOOP_i_6_0_sva[1] | FILTER_LOOP_i_6_0_sva[0]) | FILTER_LOOP_i_6_0_sva[6]))
  Row   9:    ***0***  FILTER_LOOP_i_6_0_sva[5]_0  (~nand_145_cse && ~(((~FILTER_LOOP_i_6_0_sva[1] | FILTER_LOOP_i_6_0_sva[0]) | FILTER_LOOP_i_6_0_sva[6]) | FILTER_LOOP_i_6_0_sva[2]))
 Row   10:    ***0***  FILTER_LOOP_i_6_0_sva[5]_1  (~nand_145_cse && ~(((~FILTER_LOOP_i_6_0_sva[1] | FILTER_LOOP_i_6_0_sva[0]) | FILTER_LOOP_i_6_0_sva[6]) | FILTER_LOOP_i_6_0_sva[2]))
 Row   11:    ***0***  nand_145_cse_0              ~((((~FILTER_LOOP_i_6_0_sva[1] | FILTER_LOOP_i_6_0_sva[0]) | FILTER_LOOP_i_6_0_sva[6]) | FILTER_LOOP_i_6_0_sva[2]) | FILTER_LOOP_i_6_0_sva[5])
 Row   12:    ***0***  nand_145_cse_1              ~((((~FILTER_LOOP_i_6_0_sva[1] | FILTER_LOOP_i_6_0_sva[0]) | FILTER_LOOP_i_6_0_sva[6]) | FILTER_LOOP_i_6_0_sva[2]) | FILTER_LOOP_i_6_0_sva[5])

----------------Focused Expression View-----------------
Line       2785 Item    1  (fsm_output[3] & mux_114_nl)
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  fsm_output[3]         N  No hits                  Hit '_0' and '_1'
     mux_114_nl         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  fsm_output[3]_0       mux_114_nl                    
  Row   2:    ***0***  fsm_output[3]_1       mux_114_nl                    
  Row   3:    ***0***  mux_114_nl_0          fsm_output[3]                 
  Row   4:    ***0***  mux_114_nl_1          fsm_output[3]                 

----------------Focused Expression View-----------------
Line       2787 Item    1  (mux_115_nl & read_inputs_mioi_wen_comp)
Expression totals: 0 of 2 input terms covered = 0.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                 mux_115_nl         N  '_1' not hit             Hit '_1'
  read_inputs_mioi_wen_comp         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_115_nl_0                 read_inputs_mioi_wen_comp     
  Row   2:    ***0***  mux_115_nl_1                 read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_115_nl                    
  Row   4:    ***0***  read_inputs_mioi_wen_comp_1  mux_115_nl                    

----------------Focused Expression View-----------------
Line       2788 Item    1  (and_dcpl_99 ~| fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
    and_dcpl_99         N  '_1' not hit             Hit '_1'
  fsm_output[5]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  and_dcpl_99_0         ~fsm_output[5]                
  Row   2:    ***0***  and_dcpl_99_1         ~fsm_output[5]                
  Row   3:          1  fsm_output[5]_0       ~and_dcpl_99                  
  Row   4:    ***0***  fsm_output[5]_1       ~and_dcpl_99                  

----------------Focused Expression View-----------------
Line       2789 Item    1  (and_dcpl_99 & ~fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
    and_dcpl_99         N  '_1' not hit             Hit '_1'
  fsm_output[5]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  and_dcpl_99_0         ~fsm_output[5]                
  Row   2:    ***0***  and_dcpl_99_1         ~fsm_output[5]                
  Row   3:    ***0***  fsm_output[5]_0       and_dcpl_99                   
  Row   4:    ***0***  fsm_output[5]_1       and_dcpl_99                   

----------------Focused Expression View-----------------
Line       2790 Item    1  (((((FILTER_LOOP_i_6_0_sva[0] ~& FILTER_LOOP_i_6_0_sva[1]) | FILTER_LOOP_i_6_0_sva[6]) | FILTER_LOOP_i_6_0_sva[2]) | FILTER_LOOP_i_6_0_sva[5]) ~| nand_145_cse)
Expression totals: 0 of 6 input terms covered = 0.00%

                Input Term   Covered  Reason for no coverage   Hint
               -----------  --------  -----------------------  --------------
  FILTER_LOOP_i_6_0_sva[0]         N  No hits                  Hit '_0' and '_1'
  FILTER_LOOP_i_6_0_sva[1]         N  No hits                  Hit '_0' and '_1'
  FILTER_LOOP_i_6_0_sva[6]         N  No hits                  Hit '_0' and '_1'
  FILTER_LOOP_i_6_0_sva[2]         N  No hits                  Hit '_0' and '_1'
  FILTER_LOOP_i_6_0_sva[5]         N  No hits                  Hit '_0' and '_1'
              nand_145_cse         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                  Non-masking condition(s)      
 ---------  ---------  --------------------        -------------------------     
  Row   1:    ***0***  FILTER_LOOP_i_6_0_sva[0]_0  (~nand_145_cse && ~FILTER_LOOP_i_6_0_sva[5] && ~FILTER_LOOP_i_6_0_sva[2] && ~FILTER_LOOP_i_6_0_sva[6] && FILTER_LOOP_i_6_0_sva[1])
  Row   2:    ***0***  FILTER_LOOP_i_6_0_sva[0]_1  (~nand_145_cse && ~FILTER_LOOP_i_6_0_sva[5] && ~FILTER_LOOP_i_6_0_sva[2] && ~FILTER_LOOP_i_6_0_sva[6] && FILTER_LOOP_i_6_0_sva[1])
  Row   3:    ***0***  FILTER_LOOP_i_6_0_sva[1]_0  (~nand_145_cse && ~FILTER_LOOP_i_6_0_sva[5] && ~FILTER_LOOP_i_6_0_sva[2] && ~FILTER_LOOP_i_6_0_sva[6] && FILTER_LOOP_i_6_0_sva[0])
  Row   4:    ***0***  FILTER_LOOP_i_6_0_sva[1]_1  (~nand_145_cse && ~FILTER_LOOP_i_6_0_sva[5] && ~FILTER_LOOP_i_6_0_sva[2] && ~FILTER_LOOP_i_6_0_sva[6] && FILTER_LOOP_i_6_0_sva[0])
  Row   5:    ***0***  FILTER_LOOP_i_6_0_sva[6]_0  (~nand_145_cse && ~FILTER_LOOP_i_6_0_sva[5] && ~FILTER_LOOP_i_6_0_sva[2] && ~(FILTER_LOOP_i_6_0_sva[0] ~& FILTER_LOOP_i_6_0_sva[1]))
  Row   6:    ***0***  FILTER_LOOP_i_6_0_sva[6]_1  (~nand_145_cse && ~FILTER_LOOP_i_6_0_sva[5] && ~FILTER_LOOP_i_6_0_sva[2] && ~(FILTER_LOOP_i_6_0_sva[0] ~& FILTER_LOOP_i_6_0_sva[1]))
  Row   7:    ***0***  FILTER_LOOP_i_6_0_sva[2]_0  (~nand_145_cse && ~FILTER_LOOP_i_6_0_sva[5] && ~((FILTER_LOOP_i_6_0_sva[0] ~& FILTER_LOOP_i_6_0_sva[1]) | FILTER_LOOP_i_6_0_sva[6]))
  Row   8:    ***0***  FILTER_LOOP_i_6_0_sva[2]_1  (~nand_145_cse && ~FILTER_LOOP_i_6_0_sva[5] && ~((FILTER_LOOP_i_6_0_sva[0] ~& FILTER_LOOP_i_6_0_sva[1]) | FILTER_LOOP_i_6_0_sva[6]))
  Row   9:    ***0***  FILTER_LOOP_i_6_0_sva[5]_0  (~nand_145_cse && ~(((FILTER_LOOP_i_6_0_sva[0] ~& FILTER_LOOP_i_6_0_sva[1]) | FILTER_LOOP_i_6_0_sva[6]) | FILTER_LOOP_i_6_0_sva[2]))
 Row   10:    ***0***  FILTER_LOOP_i_6_0_sva[5]_1  (~nand_145_cse && ~(((FILTER_LOOP_i_6_0_sva[0] ~& FILTER_LOOP_i_6_0_sva[1]) | FILTER_LOOP_i_6_0_sva[6]) | FILTER_LOOP_i_6_0_sva[2]))
 Row   11:    ***0***  nand_145_cse_0              ~((((FILTER_LOOP_i_6_0_sva[0] ~& FILTER_LOOP_i_6_0_sva[1]) | FILTER_LOOP_i_6_0_sva[6]) | FILTER_LOOP_i_6_0_sva[2]) | FILTER_LOOP_i_6_0_sva[5])
 Row   12:    ***0***  nand_145_cse_1              ~((((FILTER_LOOP_i_6_0_sva[0] ~& FILTER_LOOP_i_6_0_sva[1]) | FILTER_LOOP_i_6_0_sva[6]) | FILTER_LOOP_i_6_0_sva[2]) | FILTER_LOOP_i_6_0_sva[5])

----------------Focused Expression View-----------------
Line       2794 Item    1  (fsm_output[3] & mux_116_nl)
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  fsm_output[3]         N  No hits                  Hit '_0' and '_1'
     mux_116_nl         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  fsm_output[3]_0       mux_116_nl                    
  Row   2:    ***0***  fsm_output[3]_1       mux_116_nl                    
  Row   3:    ***0***  mux_116_nl_0          fsm_output[3]                 
  Row   4:    ***0***  mux_116_nl_1          fsm_output[3]                 

----------------Focused Expression View-----------------
Line       2796 Item    1  (mux_117_nl & read_inputs_mioi_wen_comp)
Expression totals: 0 of 2 input terms covered = 0.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                 mux_117_nl         N  '_1' not hit             Hit '_1'
  read_inputs_mioi_wen_comp         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_117_nl_0                 read_inputs_mioi_wen_comp     
  Row   2:    ***0***  mux_117_nl_1                 read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_117_nl                    
  Row   4:    ***0***  read_inputs_mioi_wen_comp_1  mux_117_nl                    

----------------Focused Expression View-----------------
Line       2797 Item    1  (and_dcpl_101 ~| fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
   and_dcpl_101         N  '_1' not hit             Hit '_1'
  fsm_output[5]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  and_dcpl_101_0        ~fsm_output[5]                
  Row   2:    ***0***  and_dcpl_101_1        ~fsm_output[5]                
  Row   3:          1  fsm_output[5]_0       ~and_dcpl_101                 
  Row   4:    ***0***  fsm_output[5]_1       ~and_dcpl_101                 

----------------Focused Expression View-----------------
Line       2798 Item    1  (and_dcpl_101 & ~fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
   and_dcpl_101         N  '_1' not hit             Hit '_1'
  fsm_output[5]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  and_dcpl_101_0        ~fsm_output[5]                
  Row   2:    ***0***  and_dcpl_101_1        ~fsm_output[5]                
  Row   3:    ***0***  fsm_output[5]_0       and_dcpl_101                  
  Row   4:    ***0***  fsm_output[5]_1       and_dcpl_101                  

----------------Focused Expression View-----------------
Line       2799 Item    1  (((((~FILTER_LOOP_i_6_0_sva[2] | FILTER_LOOP_i_6_0_sva[1]) | FILTER_LOOP_i_6_0_sva[0]) | FILTER_LOOP_i_6_0_sva[6]) | FILTER_LOOP_i_6_0_sva[5]) ~| nand_145_cse)
Expression totals: 0 of 6 input terms covered = 0.00%

                Input Term   Covered  Reason for no coverage   Hint
               -----------  --------  -----------------------  --------------
  FILTER_LOOP_i_6_0_sva[2]         N  No hits                  Hit '_0' and '_1'
  FILTER_LOOP_i_6_0_sva[1]         N  No hits                  Hit '_0' and '_1'
  FILTER_LOOP_i_6_0_sva[0]         N  No hits                  Hit '_0' and '_1'
  FILTER_LOOP_i_6_0_sva[6]         N  No hits                  Hit '_0' and '_1'
  FILTER_LOOP_i_6_0_sva[5]         N  No hits                  Hit '_0' and '_1'
              nand_145_cse         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                  Non-masking condition(s)      
 ---------  ---------  --------------------        -------------------------     
  Row   1:    ***0***  FILTER_LOOP_i_6_0_sva[2]_0  (~nand_145_cse && ~FILTER_LOOP_i_6_0_sva[5] && ~FILTER_LOOP_i_6_0_sva[6] && ~FILTER_LOOP_i_6_0_sva[0] && ~FILTER_LOOP_i_6_0_sva[1])
  Row   2:    ***0***  FILTER_LOOP_i_6_0_sva[2]_1  (~nand_145_cse && ~FILTER_LOOP_i_6_0_sva[5] && ~FILTER_LOOP_i_6_0_sva[6] && ~FILTER_LOOP_i_6_0_sva[0] && ~FILTER_LOOP_i_6_0_sva[1])
  Row   3:    ***0***  FILTER_LOOP_i_6_0_sva[1]_0  (~nand_145_cse && ~FILTER_LOOP_i_6_0_sva[5] && ~FILTER_LOOP_i_6_0_sva[6] && ~FILTER_LOOP_i_6_0_sva[0] && FILTER_LOOP_i_6_0_sva[2])
  Row   4:    ***0***  FILTER_LOOP_i_6_0_sva[1]_1  (~nand_145_cse && ~FILTER_LOOP_i_6_0_sva[5] && ~FILTER_LOOP_i_6_0_sva[6] && ~FILTER_LOOP_i_6_0_sva[0] && FILTER_LOOP_i_6_0_sva[2])
  Row   5:    ***0***  FILTER_LOOP_i_6_0_sva[0]_0  (~nand_145_cse && ~FILTER_LOOP_i_6_0_sva[5] && ~FILTER_LOOP_i_6_0_sva[6] && ~(~FILTER_LOOP_i_6_0_sva[2] | FILTER_LOOP_i_6_0_sva[1]))
  Row   6:    ***0***  FILTER_LOOP_i_6_0_sva[0]_1  (~nand_145_cse && ~FILTER_LOOP_i_6_0_sva[5] && ~FILTER_LOOP_i_6_0_sva[6] && ~(~FILTER_LOOP_i_6_0_sva[2] | FILTER_LOOP_i_6_0_sva[1]))
  Row   7:    ***0***  FILTER_LOOP_i_6_0_sva[6]_0  (~nand_145_cse && ~FILTER_LOOP_i_6_0_sva[5] && ~((~FILTER_LOOP_i_6_0_sva[2] | FILTER_LOOP_i_6_0_sva[1]) | FILTER_LOOP_i_6_0_sva[0]))
  Row   8:    ***0***  FILTER_LOOP_i_6_0_sva[6]_1  (~nand_145_cse && ~FILTER_LOOP_i_6_0_sva[5] && ~((~FILTER_LOOP_i_6_0_sva[2] | FILTER_LOOP_i_6_0_sva[1]) | FILTER_LOOP_i_6_0_sva[0]))
  Row   9:    ***0***  FILTER_LOOP_i_6_0_sva[5]_0  (~nand_145_cse && ~(((~FILTER_LOOP_i_6_0_sva[2] | FILTER_LOOP_i_6_0_sva[1]) | FILTER_LOOP_i_6_0_sva[0]) | FILTER_LOOP_i_6_0_sva[6]))
 Row   10:    ***0***  FILTER_LOOP_i_6_0_sva[5]_1  (~nand_145_cse && ~(((~FILTER_LOOP_i_6_0_sva[2] | FILTER_LOOP_i_6_0_sva[1]) | FILTER_LOOP_i_6_0_sva[0]) | FILTER_LOOP_i_6_0_sva[6]))
 Row   11:    ***0***  nand_145_cse_0              ~((((~FILTER_LOOP_i_6_0_sva[2] | FILTER_LOOP_i_6_0_sva[1]) | FILTER_LOOP_i_6_0_sva[0]) | FILTER_LOOP_i_6_0_sva[6]) | FILTER_LOOP_i_6_0_sva[5])
 Row   12:    ***0***  nand_145_cse_1              ~((((~FILTER_LOOP_i_6_0_sva[2] | FILTER_LOOP_i_6_0_sva[1]) | FILTER_LOOP_i_6_0_sva[0]) | FILTER_LOOP_i_6_0_sva[6]) | FILTER_LOOP_i_6_0_sva[5])

----------------Focused Expression View-----------------
Line       2803 Item    1  (fsm_output[3] & mux_118_nl)
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  fsm_output[3]         N  No hits                  Hit '_0' and '_1'
     mux_118_nl         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  fsm_output[3]_0       mux_118_nl                    
  Row   2:    ***0***  fsm_output[3]_1       mux_118_nl                    
  Row   3:    ***0***  mux_118_nl_0          fsm_output[3]                 
  Row   4:    ***0***  mux_118_nl_1          fsm_output[3]                 

----------------Focused Expression View-----------------
Line       2805 Item    1  (mux_119_nl & read_inputs_mioi_wen_comp)
Expression totals: 0 of 2 input terms covered = 0.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                 mux_119_nl         N  '_1' not hit             Hit '_1'
  read_inputs_mioi_wen_comp         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_119_nl_0                 read_inputs_mioi_wen_comp     
  Row   2:    ***0***  mux_119_nl_1                 read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_119_nl                    
  Row   4:    ***0***  read_inputs_mioi_wen_comp_1  mux_119_nl                    

----------------Focused Expression View-----------------
Line       2806 Item    1  (and_dcpl_104 ~| fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
   and_dcpl_104         N  '_1' not hit             Hit '_1'
  fsm_output[5]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  and_dcpl_104_0        ~fsm_output[5]                
  Row   2:    ***0***  and_dcpl_104_1        ~fsm_output[5]                
  Row   3:          1  fsm_output[5]_0       ~and_dcpl_104                 
  Row   4:    ***0***  fsm_output[5]_1       ~and_dcpl_104                 

----------------Focused Expression View-----------------
Line       2807 Item    1  (and_dcpl_104 & ~fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
   and_dcpl_104         N  '_1' not hit             Hit '_1'
  fsm_output[5]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  and_dcpl_104_0        ~fsm_output[5]                
  Row   2:    ***0***  and_dcpl_104_1        ~fsm_output[5]                
  Row   3:    ***0***  fsm_output[5]_0       and_dcpl_104                  
  Row   4:    ***0***  fsm_output[5]_1       and_dcpl_104                  

----------------Focused Expression View-----------------
Line       2808 Item    1  (((((FILTER_LOOP_i_6_0_sva[2] ~& FILTER_LOOP_i_6_0_sva[0]) | FILTER_LOOP_i_6_0_sva[6]) | FILTER_LOOP_i_6_0_sva[1]) | FILTER_LOOP_i_6_0_sva[5]) ~| nand_145_cse)
Expression totals: 0 of 6 input terms covered = 0.00%

                Input Term   Covered  Reason for no coverage   Hint
               -----------  --------  -----------------------  --------------
  FILTER_LOOP_i_6_0_sva[2]         N  No hits                  Hit '_0' and '_1'
  FILTER_LOOP_i_6_0_sva[0]         N  No hits                  Hit '_0' and '_1'
  FILTER_LOOP_i_6_0_sva[6]         N  No hits                  Hit '_0' and '_1'
  FILTER_LOOP_i_6_0_sva[1]         N  No hits                  Hit '_0' and '_1'
  FILTER_LOOP_i_6_0_sva[5]         N  No hits                  Hit '_0' and '_1'
              nand_145_cse         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                  Non-masking condition(s)      
 ---------  ---------  --------------------        -------------------------     
  Row   1:    ***0***  FILTER_LOOP_i_6_0_sva[2]_0  (~nand_145_cse && ~FILTER_LOOP_i_6_0_sva[5] && ~FILTER_LOOP_i_6_0_sva[1] && ~FILTER_LOOP_i_6_0_sva[6] && FILTER_LOOP_i_6_0_sva[0])
  Row   2:    ***0***  FILTER_LOOP_i_6_0_sva[2]_1  (~nand_145_cse && ~FILTER_LOOP_i_6_0_sva[5] && ~FILTER_LOOP_i_6_0_sva[1] && ~FILTER_LOOP_i_6_0_sva[6] && FILTER_LOOP_i_6_0_sva[0])
  Row   3:    ***0***  FILTER_LOOP_i_6_0_sva[0]_0  (~nand_145_cse && ~FILTER_LOOP_i_6_0_sva[5] && ~FILTER_LOOP_i_6_0_sva[1] && ~FILTER_LOOP_i_6_0_sva[6] && FILTER_LOOP_i_6_0_sva[2])
  Row   4:    ***0***  FILTER_LOOP_i_6_0_sva[0]_1  (~nand_145_cse && ~FILTER_LOOP_i_6_0_sva[5] && ~FILTER_LOOP_i_6_0_sva[1] && ~FILTER_LOOP_i_6_0_sva[6] && FILTER_LOOP_i_6_0_sva[2])
  Row   5:    ***0***  FILTER_LOOP_i_6_0_sva[6]_0  (~nand_145_cse && ~FILTER_LOOP_i_6_0_sva[5] && ~FILTER_LOOP_i_6_0_sva[1] && ~(FILTER_LOOP_i_6_0_sva[2] ~& FILTER_LOOP_i_6_0_sva[0]))
  Row   6:    ***0***  FILTER_LOOP_i_6_0_sva[6]_1  (~nand_145_cse && ~FILTER_LOOP_i_6_0_sva[5] && ~FILTER_LOOP_i_6_0_sva[1] && ~(FILTER_LOOP_i_6_0_sva[2] ~& FILTER_LOOP_i_6_0_sva[0]))
  Row   7:    ***0***  FILTER_LOOP_i_6_0_sva[1]_0  (~nand_145_cse && ~FILTER_LOOP_i_6_0_sva[5] && ~((FILTER_LOOP_i_6_0_sva[2] ~& FILTER_LOOP_i_6_0_sva[0]) | FILTER_LOOP_i_6_0_sva[6]))
  Row   8:    ***0***  FILTER_LOOP_i_6_0_sva[1]_1  (~nand_145_cse && ~FILTER_LOOP_i_6_0_sva[5] && ~((FILTER_LOOP_i_6_0_sva[2] ~& FILTER_LOOP_i_6_0_sva[0]) | FILTER_LOOP_i_6_0_sva[6]))
  Row   9:    ***0***  FILTER_LOOP_i_6_0_sva[5]_0  (~nand_145_cse && ~(((FILTER_LOOP_i_6_0_sva[2] ~& FILTER_LOOP_i_6_0_sva[0]) | FILTER_LOOP_i_6_0_sva[6]) | FILTER_LOOP_i_6_0_sva[1]))
 Row   10:    ***0***  FILTER_LOOP_i_6_0_sva[5]_1  (~nand_145_cse && ~(((FILTER_LOOP_i_6_0_sva[2] ~& FILTER_LOOP_i_6_0_sva[0]) | FILTER_LOOP_i_6_0_sva[6]) | FILTER_LOOP_i_6_0_sva[1]))
 Row   11:    ***0***  nand_145_cse_0              ~((((FILTER_LOOP_i_6_0_sva[2] ~& FILTER_LOOP_i_6_0_sva[0]) | FILTER_LOOP_i_6_0_sva[6]) | FILTER_LOOP_i_6_0_sva[1]) | FILTER_LOOP_i_6_0_sva[5])
 Row   12:    ***0***  nand_145_cse_1              ~((((FILTER_LOOP_i_6_0_sva[2] ~& FILTER_LOOP_i_6_0_sva[0]) | FILTER_LOOP_i_6_0_sva[6]) | FILTER_LOOP_i_6_0_sva[1]) | FILTER_LOOP_i_6_0_sva[5])

----------------Focused Expression View-----------------
Line       2812 Item    1  (fsm_output[3] & mux_120_nl)
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  fsm_output[3]         N  No hits                  Hit '_0' and '_1'
     mux_120_nl         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  fsm_output[3]_0       mux_120_nl                    
  Row   2:    ***0***  fsm_output[3]_1       mux_120_nl                    
  Row   3:    ***0***  mux_120_nl_0          fsm_output[3]                 
  Row   4:    ***0***  mux_120_nl_1          fsm_output[3]                 

----------------Focused Expression View-----------------
Line       2814 Item    1  (mux_121_nl & read_inputs_mioi_wen_comp)
Expression totals: 0 of 2 input terms covered = 0.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                 mux_121_nl         N  '_1' not hit             Hit '_1'
  read_inputs_mioi_wen_comp         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_121_nl_0                 read_inputs_mioi_wen_comp     
  Row   2:    ***0***  mux_121_nl_1                 read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_121_nl                    
  Row   4:    ***0***  read_inputs_mioi_wen_comp_1  mux_121_nl                    

----------------Focused Expression View-----------------
Line       2815 Item    1  (and_dcpl_107 ~| fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
   and_dcpl_107         N  '_1' not hit             Hit '_1'
  fsm_output[5]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  and_dcpl_107_0        ~fsm_output[5]                
  Row   2:    ***0***  and_dcpl_107_1        ~fsm_output[5]                
  Row   3:          1  fsm_output[5]_0       ~and_dcpl_107                 
  Row   4:    ***0***  fsm_output[5]_1       ~and_dcpl_107                 

----------------Focused Expression View-----------------
Line       2816 Item    1  (and_dcpl_107 & ~fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
   and_dcpl_107         N  '_1' not hit             Hit '_1'
  fsm_output[5]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  and_dcpl_107_0        ~fsm_output[5]                
  Row   2:    ***0***  and_dcpl_107_1        ~fsm_output[5]                
  Row   3:    ***0***  fsm_output[5]_0       and_dcpl_107                  
  Row   4:    ***0***  fsm_output[5]_1       and_dcpl_107                  

----------------Focused Expression View-----------------
Line       2819 Item    1  (fsm_output[3] & mux_122_nl)
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  fsm_output[3]         N  No hits                  Hit '_0' and '_1'
     mux_122_nl         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  fsm_output[3]_0       mux_122_nl                    
  Row   2:    ***0***  fsm_output[3]_1       mux_122_nl                    
  Row   3:    ***0***  mux_122_nl_0          fsm_output[3]                 
  Row   4:    ***0***  mux_122_nl_1          fsm_output[3]                 

----------------Focused Expression View-----------------
Line       2821 Item    1  (mux_123_nl & read_inputs_mioi_wen_comp)
Expression totals: 0 of 2 input terms covered = 0.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                 mux_123_nl         N  '_1' not hit             Hit '_1'
  read_inputs_mioi_wen_comp         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_123_nl_0                 read_inputs_mioi_wen_comp     
  Row   2:    ***0***  mux_123_nl_1                 read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_123_nl                    
  Row   4:    ***0***  read_inputs_mioi_wen_comp_1  mux_123_nl                    

----------------Focused Expression View-----------------
Line       2822 Item    1  (and_dcpl_109 ~| fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
   and_dcpl_109         N  '_1' not hit             Hit '_1'
  fsm_output[5]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  and_dcpl_109_0        ~fsm_output[5]                
  Row   2:    ***0***  and_dcpl_109_1        ~fsm_output[5]                
  Row   3:          1  fsm_output[5]_0       ~and_dcpl_109                 
  Row   4:    ***0***  fsm_output[5]_1       ~and_dcpl_109                 

----------------Focused Expression View-----------------
Line       2823 Item    1  (and_dcpl_109 & ~fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
   and_dcpl_109         N  '_1' not hit             Hit '_1'
  fsm_output[5]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  and_dcpl_109_0        ~fsm_output[5]                
  Row   2:    ***0***  and_dcpl_109_1        ~fsm_output[5]                
  Row   3:    ***0***  fsm_output[5]_0       and_dcpl_109                  
  Row   4:    ***0***  fsm_output[5]_1       and_dcpl_109                  

----------------Focused Expression View-----------------
Line       2824 Item    1  (((((FILTER_LOOP_i_6_0_sva[1] ~& FILTER_LOOP_i_6_0_sva[2]) | FILTER_LOOP_i_6_0_sva[0]) | FILTER_LOOP_i_6_0_sva[6]) | FILTER_LOOP_i_6_0_sva[5]) ~| nand_145_cse)
Expression totals: 0 of 6 input terms covered = 0.00%

                Input Term   Covered  Reason for no coverage   Hint
               -----------  --------  -----------------------  --------------
  FILTER_LOOP_i_6_0_sva[1]         N  No hits                  Hit '_0' and '_1'
  FILTER_LOOP_i_6_0_sva[2]         N  No hits                  Hit '_0' and '_1'
  FILTER_LOOP_i_6_0_sva[0]         N  No hits                  Hit '_0' and '_1'
  FILTER_LOOP_i_6_0_sva[6]         N  No hits                  Hit '_0' and '_1'
  FILTER_LOOP_i_6_0_sva[5]         N  No hits                  Hit '_0' and '_1'
              nand_145_cse         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                  Non-masking condition(s)      
 ---------  ---------  --------------------        -------------------------     
  Row   1:    ***0***  FILTER_LOOP_i_6_0_sva[1]_0  (~nand_145_cse && ~FILTER_LOOP_i_6_0_sva[5] && ~FILTER_LOOP_i_6_0_sva[6] && ~FILTER_LOOP_i_6_0_sva[0] && FILTER_LOOP_i_6_0_sva[2])
  Row   2:    ***0***  FILTER_LOOP_i_6_0_sva[1]_1  (~nand_145_cse && ~FILTER_LOOP_i_6_0_sva[5] && ~FILTER_LOOP_i_6_0_sva[6] && ~FILTER_LOOP_i_6_0_sva[0] && FILTER_LOOP_i_6_0_sva[2])
  Row   3:    ***0***  FILTER_LOOP_i_6_0_sva[2]_0  (~nand_145_cse && ~FILTER_LOOP_i_6_0_sva[5] && ~FILTER_LOOP_i_6_0_sva[6] && ~FILTER_LOOP_i_6_0_sva[0] && FILTER_LOOP_i_6_0_sva[1])
  Row   4:    ***0***  FILTER_LOOP_i_6_0_sva[2]_1  (~nand_145_cse && ~FILTER_LOOP_i_6_0_sva[5] && ~FILTER_LOOP_i_6_0_sva[6] && ~FILTER_LOOP_i_6_0_sva[0] && FILTER_LOOP_i_6_0_sva[1])
  Row   5:    ***0***  FILTER_LOOP_i_6_0_sva[0]_0  (~nand_145_cse && ~FILTER_LOOP_i_6_0_sva[5] && ~FILTER_LOOP_i_6_0_sva[6] && ~(FILTER_LOOP_i_6_0_sva[1] ~& FILTER_LOOP_i_6_0_sva[2]))
  Row   6:    ***0***  FILTER_LOOP_i_6_0_sva[0]_1  (~nand_145_cse && ~FILTER_LOOP_i_6_0_sva[5] && ~FILTER_LOOP_i_6_0_sva[6] && ~(FILTER_LOOP_i_6_0_sva[1] ~& FILTER_LOOP_i_6_0_sva[2]))
  Row   7:    ***0***  FILTER_LOOP_i_6_0_sva[6]_0  (~nand_145_cse && ~FILTER_LOOP_i_6_0_sva[5] && ~((FILTER_LOOP_i_6_0_sva[1] ~& FILTER_LOOP_i_6_0_sva[2]) | FILTER_LOOP_i_6_0_sva[0]))
  Row   8:    ***0***  FILTER_LOOP_i_6_0_sva[6]_1  (~nand_145_cse && ~FILTER_LOOP_i_6_0_sva[5] && ~((FILTER_LOOP_i_6_0_sva[1] ~& FILTER_LOOP_i_6_0_sva[2]) | FILTER_LOOP_i_6_0_sva[0]))
  Row   9:    ***0***  FILTER_LOOP_i_6_0_sva[5]_0  (~nand_145_cse && ~(((FILTER_LOOP_i_6_0_sva[1] ~& FILTER_LOOP_i_6_0_sva[2]) | FILTER_LOOP_i_6_0_sva[0]) | FILTER_LOOP_i_6_0_sva[6]))
 Row   10:    ***0***  FILTER_LOOP_i_6_0_sva[5]_1  (~nand_145_cse && ~(((FILTER_LOOP_i_6_0_sva[1] ~& FILTER_LOOP_i_6_0_sva[2]) | FILTER_LOOP_i_6_0_sva[0]) | FILTER_LOOP_i_6_0_sva[6]))
 Row   11:    ***0***  nand_145_cse_0              ~((((FILTER_LOOP_i_6_0_sva[1] ~& FILTER_LOOP_i_6_0_sva[2]) | FILTER_LOOP_i_6_0_sva[0]) | FILTER_LOOP_i_6_0_sva[6]) | FILTER_LOOP_i_6_0_sva[5])
 Row   12:    ***0***  nand_145_cse_1              ~((((FILTER_LOOP_i_6_0_sva[1] ~& FILTER_LOOP_i_6_0_sva[2]) | FILTER_LOOP_i_6_0_sva[0]) | FILTER_LOOP_i_6_0_sva[6]) | FILTER_LOOP_i_6_0_sva[5])

----------------Focused Expression View-----------------
Line       2828 Item    1  (fsm_output[3] & mux_124_nl)
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  fsm_output[3]         N  No hits                  Hit '_0' and '_1'
     mux_124_nl         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  fsm_output[3]_0       mux_124_nl                    
  Row   2:    ***0***  fsm_output[3]_1       mux_124_nl                    
  Row   3:    ***0***  mux_124_nl_0          fsm_output[3]                 
  Row   4:    ***0***  mux_124_nl_1          fsm_output[3]                 

----------------Focused Expression View-----------------
Line       2830 Item    1  (mux_125_nl & read_inputs_mioi_wen_comp)
Expression totals: 0 of 2 input terms covered = 0.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                 mux_125_nl         N  '_1' not hit             Hit '_1'
  read_inputs_mioi_wen_comp         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_125_nl_0                 read_inputs_mioi_wen_comp     
  Row   2:    ***0***  mux_125_nl_1                 read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_125_nl                    
  Row   4:    ***0***  read_inputs_mioi_wen_comp_1  mux_125_nl                    

----------------Focused Expression View-----------------
Line       2831 Item    1  (and_dcpl_111 ~| fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
   and_dcpl_111         N  '_1' not hit             Hit '_1'
  fsm_output[5]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  and_dcpl_111_0        ~fsm_output[5]                
  Row   2:    ***0***  and_dcpl_111_1        ~fsm_output[5]                
  Row   3:          1  fsm_output[5]_0       ~and_dcpl_111                 
  Row   4:    ***0***  fsm_output[5]_1       ~and_dcpl_111                 

----------------Focused Expression View-----------------
Line       2832 Item    1  (and_dcpl_111 & ~fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
   and_dcpl_111         N  '_1' not hit             Hit '_1'
  fsm_output[5]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  and_dcpl_111_0        ~fsm_output[5]                
  Row   2:    ***0***  and_dcpl_111_1        ~fsm_output[5]                
  Row   3:    ***0***  fsm_output[5]_0       and_dcpl_111                  
  Row   4:    ***0***  fsm_output[5]_1       and_dcpl_111                  

----------------Focused Expression View-----------------
Line       2833 Item    1  (z_out_4[7] & (FILTER_LOOP_i_6_0_sva == 31))
Expression totals: 0 of 2 input terms covered = 0.00%

                     Input Term   Covered  Reason for no coverage   Hint
                    -----------  --------  -----------------------  --------------
                     z_out_4[7]         N  No hits                  Hit '_0' and '_1'
  (FILTER_LOOP_i_6_0_sva == 31)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                       Non-masking condition(s)      
 ---------  ---------  --------------------             -------------------------     
  Row   1:    ***0***  z_out_4[7]_0                     (FILTER_LOOP_i_6_0_sva == 31) 
  Row   2:    ***0***  z_out_4[7]_1                     (FILTER_LOOP_i_6_0_sva == 31) 
  Row   3:          1  (FILTER_LOOP_i_6_0_sva == 31)_0  z_out_4[7]                    
  Row   4:    ***0***  (FILTER_LOOP_i_6_0_sva == 31)_1  z_out_4[7]                    

----------------Focused Expression View-----------------
Line       2834 Item    1  (z_out_4[7] ~& ~(FILTER_LOOP_i_6_0_sva == 31))
Expression totals: 1 of 2 input terms covered = 50.00%

                     Input Term   Covered  Reason for no coverage   Hint
                    -----------  --------  -----------------------  --------------
                     z_out_4[7]         Y
  (FILTER_LOOP_i_6_0_sva == 31)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                       Non-masking condition(s)      
 ---------  ---------  --------------------             -------------------------     
  Row   1:          1  z_out_4[7]_0                     ~(FILTER_LOOP_i_6_0_sva == 31)
  Row   2:          1  z_out_4[7]_1                     ~(FILTER_LOOP_i_6_0_sva == 31)
  Row   3:          1  (FILTER_LOOP_i_6_0_sva == 31)_0  z_out_4[7]                    
  Row   4:    ***0***  (FILTER_LOOP_i_6_0_sva == 31)_1  z_out_4[7]                    

----------------Focused Expression View-----------------
Line       2836 Item    1  (fsm_output[3] & mux_126_nl)
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  fsm_output[3]         N  No hits                  Hit '_0' and '_1'
     mux_126_nl         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  fsm_output[3]_0       mux_126_nl                    
  Row   2:    ***0***  fsm_output[3]_1       mux_126_nl                    
  Row   3:    ***0***  mux_126_nl_0          fsm_output[3]                 
  Row   4:    ***0***  mux_126_nl_1          fsm_output[3]                 

----------------Focused Expression View-----------------
Line       2838 Item    1  (mux_127_nl & read_inputs_mioi_wen_comp)
Expression totals: 0 of 2 input terms covered = 0.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                 mux_127_nl         N  '_1' not hit             Hit '_1'
  read_inputs_mioi_wen_comp         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_127_nl_0                 read_inputs_mioi_wen_comp     
  Row   2:    ***0***  mux_127_nl_1                 read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_127_nl                    
  Row   4:    ***0***  read_inputs_mioi_wen_comp_1  mux_127_nl                    

----------------Focused Expression View-----------------
Line       2839 Item    1  (and_dcpl_115 ~| fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
   and_dcpl_115         N  '_1' not hit             Hit '_1'
  fsm_output[5]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  and_dcpl_115_0        ~fsm_output[5]                
  Row   2:    ***0***  and_dcpl_115_1        ~fsm_output[5]                
  Row   3:          1  fsm_output[5]_0       ~and_dcpl_115                 
  Row   4:    ***0***  fsm_output[5]_1       ~and_dcpl_115                 

----------------Focused Expression View-----------------
Line       2840 Item    1  (and_dcpl_115 & ~fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
   and_dcpl_115         N  '_1' not hit             Hit '_1'
  fsm_output[5]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  and_dcpl_115_0        ~fsm_output[5]                
  Row   2:    ***0***  and_dcpl_115_1        ~fsm_output[5]                
  Row   3:    ***0***  fsm_output[5]_0       and_dcpl_115                  
  Row   4:    ***0***  fsm_output[5]_1       and_dcpl_115                  

----------------Focused Expression View-----------------
Line       2843 Item    1  (fsm_output[3] & mux_128_nl)
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  fsm_output[3]         N  No hits                  Hit '_0' and '_1'
     mux_128_nl         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  fsm_output[3]_0       mux_128_nl                    
  Row   2:    ***0***  fsm_output[3]_1       mux_128_nl                    
  Row   3:    ***0***  mux_128_nl_0          fsm_output[3]                 
  Row   4:    ***0***  mux_128_nl_1          fsm_output[3]                 

----------------Focused Expression View-----------------
Line       2845 Item    1  (mux_129_nl & read_inputs_mioi_wen_comp)
Expression totals: 0 of 2 input terms covered = 0.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                 mux_129_nl         N  '_1' not hit             Hit '_1'
  read_inputs_mioi_wen_comp         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_129_nl_0                 read_inputs_mioi_wen_comp     
  Row   2:    ***0***  mux_129_nl_1                 read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_129_nl                    
  Row   4:    ***0***  read_inputs_mioi_wen_comp_1  mux_129_nl                    

----------------Focused Expression View-----------------
Line       2846 Item    1  (and_dcpl_118 ~| fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
   and_dcpl_118         N  '_1' not hit             Hit '_1'
  fsm_output[5]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  and_dcpl_118_0        ~fsm_output[5]                
  Row   2:    ***0***  and_dcpl_118_1        ~fsm_output[5]                
  Row   3:          1  fsm_output[5]_0       ~and_dcpl_118                 
  Row   4:    ***0***  fsm_output[5]_1       ~and_dcpl_118                 

----------------Focused Expression View-----------------
Line       2847 Item    1  (and_dcpl_118 & ~fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
   and_dcpl_118         N  '_1' not hit             Hit '_1'
  fsm_output[5]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  and_dcpl_118_0        ~fsm_output[5]                
  Row   2:    ***0***  and_dcpl_118_1        ~fsm_output[5]                
  Row   3:    ***0***  fsm_output[5]_0       and_dcpl_118                  
  Row   4:    ***0***  fsm_output[5]_1       and_dcpl_118                  

----------------Focused Expression View-----------------
Line       2850 Item    1  (fsm_output[3] & mux_130_nl)
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  fsm_output[3]         N  No hits                  Hit '_0' and '_1'
     mux_130_nl         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  fsm_output[3]_0       mux_130_nl                    
  Row   2:    ***0***  fsm_output[3]_1       mux_130_nl                    
  Row   3:    ***0***  mux_130_nl_0          fsm_output[3]                 
  Row   4:    ***0***  mux_130_nl_1          fsm_output[3]                 

----------------Focused Expression View-----------------
Line       2852 Item    1  (mux_131_nl & read_inputs_mioi_wen_comp)
Expression totals: 0 of 2 input terms covered = 0.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                 mux_131_nl         N  '_1' not hit             Hit '_1'
  read_inputs_mioi_wen_comp         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_131_nl_0                 read_inputs_mioi_wen_comp     
  Row   2:    ***0***  mux_131_nl_1                 read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_131_nl                    
  Row   4:    ***0***  read_inputs_mioi_wen_comp_1  mux_131_nl                    

----------------Focused Expression View-----------------
Line       2853 Item    1  (and_dcpl_121 ~| fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
   and_dcpl_121         N  '_1' not hit             Hit '_1'
  fsm_output[5]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  and_dcpl_121_0        ~fsm_output[5]                
  Row   2:    ***0***  and_dcpl_121_1        ~fsm_output[5]                
  Row   3:          1  fsm_output[5]_0       ~and_dcpl_121                 
  Row   4:    ***0***  fsm_output[5]_1       ~and_dcpl_121                 

----------------Focused Expression View-----------------
Line       2854 Item    1  (and_dcpl_121 & ~fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
   and_dcpl_121         N  '_1' not hit             Hit '_1'
  fsm_output[5]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  and_dcpl_121_0        ~fsm_output[5]                
  Row   2:    ***0***  and_dcpl_121_1        ~fsm_output[5]                
  Row   3:    ***0***  fsm_output[5]_0       and_dcpl_121                  
  Row   4:    ***0***  fsm_output[5]_1       and_dcpl_121                  

----------------Focused Expression View-----------------
Line       2857 Item    1  (fsm_output[3] & mux_132_nl)
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  fsm_output[3]         N  No hits                  Hit '_0' and '_1'
     mux_132_nl         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  fsm_output[3]_0       mux_132_nl                    
  Row   2:    ***0***  fsm_output[3]_1       mux_132_nl                    
  Row   3:    ***0***  mux_132_nl_0          fsm_output[3]                 
  Row   4:    ***0***  mux_132_nl_1          fsm_output[3]                 

----------------Focused Expression View-----------------
Line       2859 Item    1  (mux_133_nl & read_inputs_mioi_wen_comp)
Expression totals: 0 of 2 input terms covered = 0.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                 mux_133_nl         N  '_1' not hit             Hit '_1'
  read_inputs_mioi_wen_comp         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_133_nl_0                 read_inputs_mioi_wen_comp     
  Row   2:    ***0***  mux_133_nl_1                 read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_133_nl                    
  Row   4:    ***0***  read_inputs_mioi_wen_comp_1  mux_133_nl                    

----------------Focused Expression View-----------------
Line       2860 Item    1  (and_dcpl_124 ~| fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
   and_dcpl_124         N  '_1' not hit             Hit '_1'
  fsm_output[5]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  and_dcpl_124_0        ~fsm_output[5]                
  Row   2:    ***0***  and_dcpl_124_1        ~fsm_output[5]                
  Row   3:          1  fsm_output[5]_0       ~and_dcpl_124                 
  Row   4:    ***0***  fsm_output[5]_1       ~and_dcpl_124                 

----------------Focused Expression View-----------------
Line       2861 Item    1  (and_dcpl_124 & ~fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
   and_dcpl_124         N  '_1' not hit             Hit '_1'
  fsm_output[5]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  and_dcpl_124_0        ~fsm_output[5]                
  Row   2:    ***0***  and_dcpl_124_1        ~fsm_output[5]                
  Row   3:    ***0***  fsm_output[5]_0       and_dcpl_124                  
  Row   4:    ***0***  fsm_output[5]_1       and_dcpl_124                  

----------------Focused Expression View-----------------
Line       2864 Item    1  (fsm_output[3] & mux_134_nl)
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  fsm_output[3]         N  No hits                  Hit '_0' and '_1'
     mux_134_nl         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  fsm_output[3]_0       mux_134_nl                    
  Row   2:    ***0***  fsm_output[3]_1       mux_134_nl                    
  Row   3:    ***0***  mux_134_nl_0          fsm_output[3]                 
  Row   4:    ***0***  mux_134_nl_1          fsm_output[3]                 

----------------Focused Expression View-----------------
Line       2866 Item    1  (mux_135_nl & read_inputs_mioi_wen_comp)
Expression totals: 0 of 2 input terms covered = 0.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                 mux_135_nl         N  '_1' not hit             Hit '_1'
  read_inputs_mioi_wen_comp         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_135_nl_0                 read_inputs_mioi_wen_comp     
  Row   2:    ***0***  mux_135_nl_1                 read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_135_nl                    
  Row   4:    ***0***  read_inputs_mioi_wen_comp_1  mux_135_nl                    

----------------Focused Expression View-----------------
Line       2867 Item    1  (and_dcpl_126 ~| fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
   and_dcpl_126         N  '_1' not hit             Hit '_1'
  fsm_output[5]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  and_dcpl_126_0        ~fsm_output[5]                
  Row   2:    ***0***  and_dcpl_126_1        ~fsm_output[5]                
  Row   3:          1  fsm_output[5]_0       ~and_dcpl_126                 
  Row   4:    ***0***  fsm_output[5]_1       ~and_dcpl_126                 

----------------Focused Expression View-----------------
Line       2868 Item    1  (and_dcpl_126 & ~fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
   and_dcpl_126         N  '_1' not hit             Hit '_1'
  fsm_output[5]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  and_dcpl_126_0        ~fsm_output[5]                
  Row   2:    ***0***  and_dcpl_126_1        ~fsm_output[5]                
  Row   3:    ***0***  fsm_output[5]_0       and_dcpl_126                  
  Row   4:    ***0***  fsm_output[5]_1       and_dcpl_126                  

----------------Focused Expression View-----------------
Line       2871 Item    1  (fsm_output[3] & mux_136_nl)
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  fsm_output[3]         N  No hits                  Hit '_0' and '_1'
     mux_136_nl         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  fsm_output[3]_0       mux_136_nl                    
  Row   2:    ***0***  fsm_output[3]_1       mux_136_nl                    
  Row   3:    ***0***  mux_136_nl_0          fsm_output[3]                 
  Row   4:    ***0***  mux_136_nl_1          fsm_output[3]                 

----------------Focused Expression View-----------------
Line       2873 Item    1  (mux_137_nl & read_inputs_mioi_wen_comp)
Expression totals: 0 of 2 input terms covered = 0.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                 mux_137_nl         N  '_1' not hit             Hit '_1'
  read_inputs_mioi_wen_comp         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_137_nl_0                 read_inputs_mioi_wen_comp     
  Row   2:    ***0***  mux_137_nl_1                 read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_137_nl                    
  Row   4:    ***0***  read_inputs_mioi_wen_comp_1  mux_137_nl                    

----------------Focused Expression View-----------------
Line       2874 Item    1  (and_dcpl_129 ~| fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
   and_dcpl_129         N  '_1' not hit             Hit '_1'
  fsm_output[5]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  and_dcpl_129_0        ~fsm_output[5]                
  Row   2:    ***0***  and_dcpl_129_1        ~fsm_output[5]                
  Row   3:          1  fsm_output[5]_0       ~and_dcpl_129                 
  Row   4:    ***0***  fsm_output[5]_1       ~and_dcpl_129                 

----------------Focused Expression View-----------------
Line       2875 Item    1  (and_dcpl_129 & ~fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
   and_dcpl_129         N  '_1' not hit             Hit '_1'
  fsm_output[5]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  and_dcpl_129_0        ~fsm_output[5]                
  Row   2:    ***0***  and_dcpl_129_1        ~fsm_output[5]                
  Row   3:    ***0***  fsm_output[5]_0       and_dcpl_129                  
  Row   4:    ***0***  fsm_output[5]_1       and_dcpl_129                  

----------------Focused Expression View-----------------
Line       2878 Item    1  (fsm_output[3] & mux_138_nl)
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  fsm_output[3]         N  No hits                  Hit '_0' and '_1'
     mux_138_nl         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  fsm_output[3]_0       mux_138_nl                    
  Row   2:    ***0***  fsm_output[3]_1       mux_138_nl                    
  Row   3:    ***0***  mux_138_nl_0          fsm_output[3]                 
  Row   4:    ***0***  mux_138_nl_1          fsm_output[3]                 

----------------Focused Expression View-----------------
Line       2880 Item    1  (mux_139_nl & read_inputs_mioi_wen_comp)
Expression totals: 0 of 2 input terms covered = 0.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                 mux_139_nl         N  '_1' not hit             Hit '_1'
  read_inputs_mioi_wen_comp         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_139_nl_0                 read_inputs_mioi_wen_comp     
  Row   2:    ***0***  mux_139_nl_1                 read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_139_nl                    
  Row   4:    ***0***  read_inputs_mioi_wen_comp_1  mux_139_nl                    

----------------Focused Expression View-----------------
Line       2881 Item    1  (and_dcpl_131 ~| fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
   and_dcpl_131         N  '_1' not hit             Hit '_1'
  fsm_output[5]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  and_dcpl_131_0        ~fsm_output[5]                
  Row   2:    ***0***  and_dcpl_131_1        ~fsm_output[5]                
  Row   3:          1  fsm_output[5]_0       ~and_dcpl_131                 
  Row   4:    ***0***  fsm_output[5]_1       ~and_dcpl_131                 

----------------Focused Expression View-----------------
Line       2882 Item    1  (and_dcpl_131 & ~fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
   and_dcpl_131         N  '_1' not hit             Hit '_1'
  fsm_output[5]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  and_dcpl_131_0        ~fsm_output[5]                
  Row   2:    ***0***  and_dcpl_131_1        ~fsm_output[5]                
  Row   3:    ***0***  fsm_output[5]_0       and_dcpl_131                  
  Row   4:    ***0***  fsm_output[5]_1       and_dcpl_131                  

----------------Focused Expression View-----------------
Line       2885 Item    1  (fsm_output[3] & mux_140_nl)
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  fsm_output[3]         N  No hits                  Hit '_0' and '_1'
     mux_140_nl         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  fsm_output[3]_0       mux_140_nl                    
  Row   2:    ***0***  fsm_output[3]_1       mux_140_nl                    
  Row   3:    ***0***  mux_140_nl_0          fsm_output[3]                 
  Row   4:    ***0***  mux_140_nl_1          fsm_output[3]                 

----------------Focused Expression View-----------------
Line       2887 Item    1  (mux_141_nl & read_inputs_mioi_wen_comp)
Expression totals: 0 of 2 input terms covered = 0.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                 mux_141_nl         N  '_1' not hit             Hit '_1'
  read_inputs_mioi_wen_comp         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_141_nl_0                 read_inputs_mioi_wen_comp     
  Row   2:    ***0***  mux_141_nl_1                 read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_141_nl                    
  Row   4:    ***0***  read_inputs_mioi_wen_comp_1  mux_141_nl                    

----------------Focused Expression View-----------------
Line       2888 Item    1  (and_dcpl_135 ~| fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
   and_dcpl_135         N  '_1' not hit             Hit '_1'
  fsm_output[5]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  and_dcpl_135_0        ~fsm_output[5]                
  Row   2:    ***0***  and_dcpl_135_1        ~fsm_output[5]                
  Row   3:          1  fsm_output[5]_0       ~and_dcpl_135                 
  Row   4:    ***0***  fsm_output[5]_1       ~and_dcpl_135                 

----------------Focused Expression View-----------------
Line       2889 Item    1  (and_dcpl_135 & ~fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
   and_dcpl_135         N  '_1' not hit             Hit '_1'
  fsm_output[5]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  and_dcpl_135_0        ~fsm_output[5]                
  Row   2:    ***0***  and_dcpl_135_1        ~fsm_output[5]                
  Row   3:    ***0***  fsm_output[5]_0       and_dcpl_135                  
  Row   4:    ***0***  fsm_output[5]_1       and_dcpl_135                  

----------------Focused Expression View-----------------
Line       2890 Item    1  (((((FILTER_LOOP_i_6_0_sva[0] ~& FILTER_LOOP_i_6_0_sva[5]) | FILTER_LOOP_i_6_0_sva[6]) | FILTER_LOOP_i_6_0_sva[4]) | FILTER_LOOP_i_6_0_sva[3]) ~| nand_cse)
Expression totals: 0 of 6 input terms covered = 0.00%

                Input Term   Covered  Reason for no coverage   Hint
               -----------  --------  -----------------------  --------------
  FILTER_LOOP_i_6_0_sva[0]         N  No hits                  Hit '_0' and '_1'
  FILTER_LOOP_i_6_0_sva[5]         N  No hits                  Hit '_0' and '_1'
  FILTER_LOOP_i_6_0_sva[6]         N  No hits                  Hit '_0' and '_1'
  FILTER_LOOP_i_6_0_sva[4]         N  No hits                  Hit '_0' and '_1'
  FILTER_LOOP_i_6_0_sva[3]         N  No hits                  Hit '_0' and '_1'
                  nand_cse         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                  Non-masking condition(s)      
 ---------  ---------  --------------------        -------------------------     
  Row   1:    ***0***  FILTER_LOOP_i_6_0_sva[0]_0  (~nand_cse && ~FILTER_LOOP_i_6_0_sva[3] && ~FILTER_LOOP_i_6_0_sva[4] && ~FILTER_LOOP_i_6_0_sva[6] && FILTER_LOOP_i_6_0_sva[5])
  Row   2:    ***0***  FILTER_LOOP_i_6_0_sva[0]_1  (~nand_cse && ~FILTER_LOOP_i_6_0_sva[3] && ~FILTER_LOOP_i_6_0_sva[4] && ~FILTER_LOOP_i_6_0_sva[6] && FILTER_LOOP_i_6_0_sva[5])
  Row   3:    ***0***  FILTER_LOOP_i_6_0_sva[5]_0  (~nand_cse && ~FILTER_LOOP_i_6_0_sva[3] && ~FILTER_LOOP_i_6_0_sva[4] && ~FILTER_LOOP_i_6_0_sva[6] && FILTER_LOOP_i_6_0_sva[0])
  Row   4:    ***0***  FILTER_LOOP_i_6_0_sva[5]_1  (~nand_cse && ~FILTER_LOOP_i_6_0_sva[3] && ~FILTER_LOOP_i_6_0_sva[4] && ~FILTER_LOOP_i_6_0_sva[6] && FILTER_LOOP_i_6_0_sva[0])
  Row   5:    ***0***  FILTER_LOOP_i_6_0_sva[6]_0  (~nand_cse && ~FILTER_LOOP_i_6_0_sva[3] && ~FILTER_LOOP_i_6_0_sva[4] && ~(FILTER_LOOP_i_6_0_sva[0] ~& FILTER_LOOP_i_6_0_sva[5]))
  Row   6:    ***0***  FILTER_LOOP_i_6_0_sva[6]_1  (~nand_cse && ~FILTER_LOOP_i_6_0_sva[3] && ~FILTER_LOOP_i_6_0_sva[4] && ~(FILTER_LOOP_i_6_0_sva[0] ~& FILTER_LOOP_i_6_0_sva[5]))
  Row   7:    ***0***  FILTER_LOOP_i_6_0_sva[4]_0  (~nand_cse && ~FILTER_LOOP_i_6_0_sva[3] && ~((FILTER_LOOP_i_6_0_sva[0] ~& FILTER_LOOP_i_6_0_sva[5]) | FILTER_LOOP_i_6_0_sva[6]))
  Row   8:    ***0***  FILTER_LOOP_i_6_0_sva[4]_1  (~nand_cse && ~FILTER_LOOP_i_6_0_sva[3] && ~((FILTER_LOOP_i_6_0_sva[0] ~& FILTER_LOOP_i_6_0_sva[5]) | FILTER_LOOP_i_6_0_sva[6]))
  Row   9:    ***0***  FILTER_LOOP_i_6_0_sva[3]_0  (~nand_cse && ~(((FILTER_LOOP_i_6_0_sva[0] ~& FILTER_LOOP_i_6_0_sva[5]) | FILTER_LOOP_i_6_0_sva[6]) | FILTER_LOOP_i_6_0_sva[4]))
 Row   10:    ***0***  FILTER_LOOP_i_6_0_sva[3]_1  (~nand_cse && ~(((FILTER_LOOP_i_6_0_sva[0] ~& FILTER_LOOP_i_6_0_sva[5]) | FILTER_LOOP_i_6_0_sva[6]) | FILTER_LOOP_i_6_0_sva[4]))
 Row   11:    ***0***  nand_cse_0                  ~((((FILTER_LOOP_i_6_0_sva[0] ~& FILTER_LOOP_i_6_0_sva[5]) | FILTER_LOOP_i_6_0_sva[6]) | FILTER_LOOP_i_6_0_sva[4]) | FILTER_LOOP_i_6_0_sva[3])
 Row   12:    ***0***  nand_cse_1                  ~((((FILTER_LOOP_i_6_0_sva[0] ~& FILTER_LOOP_i_6_0_sva[5]) | FILTER_LOOP_i_6_0_sva[6]) | FILTER_LOOP_i_6_0_sva[4]) | FILTER_LOOP_i_6_0_sva[3])

----------------Focused Expression View-----------------
Line       2894 Item    1  (fsm_output[3] & mux_142_nl)
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  fsm_output[3]         N  No hits                  Hit '_0' and '_1'
     mux_142_nl         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  fsm_output[3]_0       mux_142_nl                    
  Row   2:    ***0***  fsm_output[3]_1       mux_142_nl                    
  Row   3:    ***0***  mux_142_nl_0          fsm_output[3]                 
  Row   4:    ***0***  mux_142_nl_1          fsm_output[3]                 

----------------Focused Expression View-----------------
Line       2896 Item    1  (mux_143_nl & read_inputs_mioi_wen_comp)
Expression totals: 0 of 2 input terms covered = 0.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                 mux_143_nl         N  '_1' not hit             Hit '_1'
  read_inputs_mioi_wen_comp         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_143_nl_0                 read_inputs_mioi_wen_comp     
  Row   2:    ***0***  mux_143_nl_1                 read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_143_nl                    
  Row   4:    ***0***  read_inputs_mioi_wen_comp_1  mux_143_nl                    

----------------Focused Expression View-----------------
Line       2897 Item    1  (and_dcpl_138 ~| fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
   and_dcpl_138         N  '_1' not hit             Hit '_1'
  fsm_output[5]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  and_dcpl_138_0        ~fsm_output[5]                
  Row   2:    ***0***  and_dcpl_138_1        ~fsm_output[5]                
  Row   3:          1  fsm_output[5]_0       ~and_dcpl_138                 
  Row   4:    ***0***  fsm_output[5]_1       ~and_dcpl_138                 

----------------Focused Expression View-----------------
Line       2898 Item    1  (and_dcpl_138 & ~fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
   and_dcpl_138         N  '_1' not hit             Hit '_1'
  fsm_output[5]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  and_dcpl_138_0        ~fsm_output[5]                
  Row   2:    ***0***  and_dcpl_138_1        ~fsm_output[5]                
  Row   3:    ***0***  fsm_output[5]_0       and_dcpl_138                  
  Row   4:    ***0***  fsm_output[5]_1       and_dcpl_138                  

----------------Focused Expression View-----------------
Line       2901 Item    1  (fsm_output[3] & mux_144_nl)
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  fsm_output[3]         N  No hits                  Hit '_0' and '_1'
     mux_144_nl         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  fsm_output[3]_0       mux_144_nl                    
  Row   2:    ***0***  fsm_output[3]_1       mux_144_nl                    
  Row   3:    ***0***  mux_144_nl_0          fsm_output[3]                 
  Row   4:    ***0***  mux_144_nl_1          fsm_output[3]                 

----------------Focused Expression View-----------------
Line       2903 Item    1  (mux_145_nl & read_inputs_mioi_wen_comp)
Expression totals: 0 of 2 input terms covered = 0.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                 mux_145_nl         N  '_1' not hit             Hit '_1'
  read_inputs_mioi_wen_comp         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_145_nl_0                 read_inputs_mioi_wen_comp     
  Row   2:    ***0***  mux_145_nl_1                 read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_145_nl                    
  Row   4:    ***0***  read_inputs_mioi_wen_comp_1  mux_145_nl                    

----------------Focused Expression View-----------------
Line       2904 Item    1  (and_dcpl_141 ~| fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
   and_dcpl_141         N  '_1' not hit             Hit '_1'
  fsm_output[5]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  and_dcpl_141_0        ~fsm_output[5]                
  Row   2:    ***0***  and_dcpl_141_1        ~fsm_output[5]                
  Row   3:          1  fsm_output[5]_0       ~and_dcpl_141                 
  Row   4:    ***0***  fsm_output[5]_1       ~and_dcpl_141                 

----------------Focused Expression View-----------------
Line       2905 Item    1  (and_dcpl_141 & ~fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
   and_dcpl_141         N  '_1' not hit             Hit '_1'
  fsm_output[5]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  and_dcpl_141_0        ~fsm_output[5]                
  Row   2:    ***0***  and_dcpl_141_1        ~fsm_output[5]                
  Row   3:    ***0***  fsm_output[5]_0       and_dcpl_141                  
  Row   4:    ***0***  fsm_output[5]_1       and_dcpl_141                  

----------------Focused Expression View-----------------
Line       2908 Item    1  (fsm_output[3] & mux_146_nl)
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  fsm_output[3]         N  No hits                  Hit '_0' and '_1'
     mux_146_nl         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  fsm_output[3]_0       mux_146_nl                    
  Row   2:    ***0***  fsm_output[3]_1       mux_146_nl                    
  Row   3:    ***0***  mux_146_nl_0          fsm_output[3]                 
  Row   4:    ***0***  mux_146_nl_1          fsm_output[3]                 

----------------Focused Expression View-----------------
Line       2910 Item    1  (mux_147_nl & read_inputs_mioi_wen_comp)
Expression totals: 0 of 2 input terms covered = 0.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                 mux_147_nl         N  '_1' not hit             Hit '_1'
  read_inputs_mioi_wen_comp         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_147_nl_0                 read_inputs_mioi_wen_comp     
  Row   2:    ***0***  mux_147_nl_1                 read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_147_nl                    
  Row   4:    ***0***  read_inputs_mioi_wen_comp_1  mux_147_nl                    

----------------Focused Expression View-----------------
Line       2911 Item    1  (and_dcpl_144 ~| fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
   and_dcpl_144         N  '_1' not hit             Hit '_1'
  fsm_output[5]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  and_dcpl_144_0        ~fsm_output[5]                
  Row   2:    ***0***  and_dcpl_144_1        ~fsm_output[5]                
  Row   3:          1  fsm_output[5]_0       ~and_dcpl_144                 
  Row   4:    ***0***  fsm_output[5]_1       ~and_dcpl_144                 

----------------Focused Expression View-----------------
Line       2912 Item    1  (and_dcpl_144 & ~fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
   and_dcpl_144         N  '_1' not hit             Hit '_1'
  fsm_output[5]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  and_dcpl_144_0        ~fsm_output[5]                
  Row   2:    ***0***  and_dcpl_144_1        ~fsm_output[5]                
  Row   3:    ***0***  fsm_output[5]_0       and_dcpl_144                  
  Row   4:    ***0***  fsm_output[5]_1       and_dcpl_144                  

----------------Focused Expression View-----------------
Line       2915 Item    1  (fsm_output[3] & mux_148_nl)
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  fsm_output[3]         N  No hits                  Hit '_0' and '_1'
     mux_148_nl         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  fsm_output[3]_0       mux_148_nl                    
  Row   2:    ***0***  fsm_output[3]_1       mux_148_nl                    
  Row   3:    ***0***  mux_148_nl_0          fsm_output[3]                 
  Row   4:    ***0***  mux_148_nl_1          fsm_output[3]                 

----------------Focused Expression View-----------------
Line       2917 Item    1  (mux_149_nl & read_inputs_mioi_wen_comp)
Expression totals: 0 of 2 input terms covered = 0.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                 mux_149_nl         N  '_1' not hit             Hit '_1'
  read_inputs_mioi_wen_comp         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_149_nl_0                 read_inputs_mioi_wen_comp     
  Row   2:    ***0***  mux_149_nl_1                 read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_149_nl                    
  Row   4:    ***0***  read_inputs_mioi_wen_comp_1  mux_149_nl                    

----------------Focused Expression View-----------------
Line       2918 Item    1  (and_dcpl_147 ~| fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
   and_dcpl_147         N  '_1' not hit             Hit '_1'
  fsm_output[5]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  and_dcpl_147_0        ~fsm_output[5]                
  Row   2:    ***0***  and_dcpl_147_1        ~fsm_output[5]                
  Row   3:          1  fsm_output[5]_0       ~and_dcpl_147                 
  Row   4:    ***0***  fsm_output[5]_1       ~and_dcpl_147                 

----------------Focused Expression View-----------------
Line       2919 Item    1  (and_dcpl_147 & ~fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
   and_dcpl_147         N  '_1' not hit             Hit '_1'
  fsm_output[5]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  and_dcpl_147_0        ~fsm_output[5]                
  Row   2:    ***0***  and_dcpl_147_1        ~fsm_output[5]                
  Row   3:    ***0***  fsm_output[5]_0       and_dcpl_147                  
  Row   4:    ***0***  fsm_output[5]_1       and_dcpl_147                  

----------------Focused Expression View-----------------
Line       2922 Item    1  (fsm_output[3] & mux_150_nl)
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  fsm_output[3]         N  No hits                  Hit '_0' and '_1'
     mux_150_nl         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  fsm_output[3]_0       mux_150_nl                    
  Row   2:    ***0***  fsm_output[3]_1       mux_150_nl                    
  Row   3:    ***0***  mux_150_nl_0          fsm_output[3]                 
  Row   4:    ***0***  mux_150_nl_1          fsm_output[3]                 

----------------Focused Expression View-----------------
Line       2924 Item    1  (mux_151_nl & read_inputs_mioi_wen_comp)
Expression totals: 0 of 2 input terms covered = 0.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                 mux_151_nl         N  '_1' not hit             Hit '_1'
  read_inputs_mioi_wen_comp         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_151_nl_0                 read_inputs_mioi_wen_comp     
  Row   2:    ***0***  mux_151_nl_1                 read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_151_nl                    
  Row   4:    ***0***  read_inputs_mioi_wen_comp_1  mux_151_nl                    

----------------Focused Expression View-----------------
Line       2925 Item    1  (and_dcpl_150 ~| fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
   and_dcpl_150         N  '_1' not hit             Hit '_1'
  fsm_output[5]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  and_dcpl_150_0        ~fsm_output[5]                
  Row   2:    ***0***  and_dcpl_150_1        ~fsm_output[5]                
  Row   3:          1  fsm_output[5]_0       ~and_dcpl_150                 
  Row   4:    ***0***  fsm_output[5]_1       ~and_dcpl_150                 

----------------Focused Expression View-----------------
Line       2926 Item    1  (and_dcpl_150 & ~fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
   and_dcpl_150         N  '_1' not hit             Hit '_1'
  fsm_output[5]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  and_dcpl_150_0        ~fsm_output[5]                
  Row   2:    ***0***  and_dcpl_150_1        ~fsm_output[5]                
  Row   3:    ***0***  fsm_output[5]_0       and_dcpl_150                  
  Row   4:    ***0***  fsm_output[5]_1       and_dcpl_150                  

----------------Focused Expression View-----------------
Line       2929 Item    1  (fsm_output[3] & mux_152_nl)
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  fsm_output[3]         N  No hits                  Hit '_0' and '_1'
     mux_152_nl         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  fsm_output[3]_0       mux_152_nl                    
  Row   2:    ***0***  fsm_output[3]_1       mux_152_nl                    
  Row   3:    ***0***  mux_152_nl_0          fsm_output[3]                 
  Row   4:    ***0***  mux_152_nl_1          fsm_output[3]                 

----------------Focused Expression View-----------------
Line       2931 Item    1  (mux_153_nl & read_inputs_mioi_wen_comp)
Expression totals: 0 of 2 input terms covered = 0.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                 mux_153_nl         N  '_1' not hit             Hit '_1'
  read_inputs_mioi_wen_comp         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_153_nl_0                 read_inputs_mioi_wen_comp     
  Row   2:    ***0***  mux_153_nl_1                 read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_153_nl                    
  Row   4:    ***0***  read_inputs_mioi_wen_comp_1  mux_153_nl                    

----------------Focused Expression View-----------------
Line       2932 Item    1  (and_dcpl_152 ~| fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
   and_dcpl_152         N  '_1' not hit             Hit '_1'
  fsm_output[5]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  and_dcpl_152_0        ~fsm_output[5]                
  Row   2:    ***0***  and_dcpl_152_1        ~fsm_output[5]                
  Row   3:          1  fsm_output[5]_0       ~and_dcpl_152                 
  Row   4:    ***0***  fsm_output[5]_1       ~and_dcpl_152                 

----------------Focused Expression View-----------------
Line       2933 Item    1  (and_dcpl_152 & ~fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
   and_dcpl_152         N  '_1' not hit             Hit '_1'
  fsm_output[5]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  and_dcpl_152_0        ~fsm_output[5]                
  Row   2:    ***0***  and_dcpl_152_1        ~fsm_output[5]                
  Row   3:    ***0***  fsm_output[5]_0       and_dcpl_152                  
  Row   4:    ***0***  fsm_output[5]_1       and_dcpl_152                  

----------------Focused Expression View-----------------
Line       2936 Item    1  (fsm_output[3] & mux_154_nl)
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  fsm_output[3]         N  No hits                  Hit '_0' and '_1'
     mux_154_nl         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  fsm_output[3]_0       mux_154_nl                    
  Row   2:    ***0***  fsm_output[3]_1       mux_154_nl                    
  Row   3:    ***0***  mux_154_nl_0          fsm_output[3]                 
  Row   4:    ***0***  mux_154_nl_1          fsm_output[3]                 

----------------Focused Expression View-----------------
Line       2938 Item    1  (mux_155_nl & read_inputs_mioi_wen_comp)
Expression totals: 0 of 2 input terms covered = 0.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                 mux_155_nl         N  '_1' not hit             Hit '_1'
  read_inputs_mioi_wen_comp         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_155_nl_0                 read_inputs_mioi_wen_comp     
  Row   2:    ***0***  mux_155_nl_1                 read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_155_nl                    
  Row   4:    ***0***  read_inputs_mioi_wen_comp_1  mux_155_nl                    

----------------Focused Expression View-----------------
Line       2939 Item    1  (and_dcpl_155 ~| fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
   and_dcpl_155         N  '_1' not hit             Hit '_1'
  fsm_output[5]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  and_dcpl_155_0        ~fsm_output[5]                
  Row   2:    ***0***  and_dcpl_155_1        ~fsm_output[5]                
  Row   3:          1  fsm_output[5]_0       ~and_dcpl_155                 
  Row   4:    ***0***  fsm_output[5]_1       ~and_dcpl_155                 

----------------Focused Expression View-----------------
Line       2940 Item    1  (and_dcpl_155 & ~fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
   and_dcpl_155         N  '_1' not hit             Hit '_1'
  fsm_output[5]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  and_dcpl_155_0        ~fsm_output[5]                
  Row   2:    ***0***  and_dcpl_155_1        ~fsm_output[5]                
  Row   3:    ***0***  fsm_output[5]_0       and_dcpl_155                  
  Row   4:    ***0***  fsm_output[5]_1       and_dcpl_155                  

----------------Focused Expression View-----------------
Line       2943 Item    1  (fsm_output[3] & mux_156_nl)
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  fsm_output[3]         N  No hits                  Hit '_0' and '_1'
     mux_156_nl         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  fsm_output[3]_0       mux_156_nl                    
  Row   2:    ***0***  fsm_output[3]_1       mux_156_nl                    
  Row   3:    ***0***  mux_156_nl_0          fsm_output[3]                 
  Row   4:    ***0***  mux_156_nl_1          fsm_output[3]                 

----------------Focused Expression View-----------------
Line       2945 Item    1  (mux_157_nl & read_inputs_mioi_wen_comp)
Expression totals: 0 of 2 input terms covered = 0.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                 mux_157_nl         N  '_1' not hit             Hit '_1'
  read_inputs_mioi_wen_comp         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_157_nl_0                 read_inputs_mioi_wen_comp     
  Row   2:    ***0***  mux_157_nl_1                 read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_157_nl                    
  Row   4:    ***0***  read_inputs_mioi_wen_comp_1  mux_157_nl                    

----------------Focused Expression View-----------------
Line       2946 Item    1  (and_dcpl_157 ~| fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
   and_dcpl_157         N  '_1' not hit             Hit '_1'
  fsm_output[5]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  and_dcpl_157_0        ~fsm_output[5]                
  Row   2:    ***0***  and_dcpl_157_1        ~fsm_output[5]                
  Row   3:          1  fsm_output[5]_0       ~and_dcpl_157                 
  Row   4:    ***0***  fsm_output[5]_1       ~and_dcpl_157                 

----------------Focused Expression View-----------------
Line       2947 Item    1  (and_dcpl_157 & ~fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
   and_dcpl_157         N  '_1' not hit             Hit '_1'
  fsm_output[5]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  and_dcpl_157_0        ~fsm_output[5]                
  Row   2:    ***0***  and_dcpl_157_1        ~fsm_output[5]                
  Row   3:    ***0***  fsm_output[5]_0       and_dcpl_157                  
  Row   4:    ***0***  fsm_output[5]_1       and_dcpl_157                  

----------------Focused Expression View-----------------
Line       2950 Item    1  (fsm_output[3] & mux_158_nl)
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  fsm_output[3]         N  No hits                  Hit '_0' and '_1'
     mux_158_nl         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  fsm_output[3]_0       mux_158_nl                    
  Row   2:    ***0***  fsm_output[3]_1       mux_158_nl                    
  Row   3:    ***0***  mux_158_nl_0          fsm_output[3]                 
  Row   4:    ***0***  mux_158_nl_1          fsm_output[3]                 

----------------Focused Expression View-----------------
Line       2952 Item    1  (mux_159_nl & read_inputs_mioi_wen_comp)
Expression totals: 0 of 2 input terms covered = 0.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                 mux_159_nl         N  '_1' not hit             Hit '_1'
  read_inputs_mioi_wen_comp         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_159_nl_0                 read_inputs_mioi_wen_comp     
  Row   2:    ***0***  mux_159_nl_1                 read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_159_nl                    
  Row   4:    ***0***  read_inputs_mioi_wen_comp_1  mux_159_nl                    

----------------Focused Expression View-----------------
Line       2953 Item    1  (and_dcpl_160 ~| fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
   and_dcpl_160         N  '_1' not hit             Hit '_1'
  fsm_output[5]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  and_dcpl_160_0        ~fsm_output[5]                
  Row   2:    ***0***  and_dcpl_160_1        ~fsm_output[5]                
  Row   3:          1  fsm_output[5]_0       ~and_dcpl_160                 
  Row   4:    ***0***  fsm_output[5]_1       ~and_dcpl_160                 

----------------Focused Expression View-----------------
Line       2954 Item    1  (and_dcpl_160 & ~fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
   and_dcpl_160         N  '_1' not hit             Hit '_1'
  fsm_output[5]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  and_dcpl_160_0        ~fsm_output[5]                
  Row   2:    ***0***  and_dcpl_160_1        ~fsm_output[5]                
  Row   3:    ***0***  fsm_output[5]_0       and_dcpl_160                  
  Row   4:    ***0***  fsm_output[5]_1       and_dcpl_160                  

----------------Focused Expression View-----------------
Line       2955 Item    1  (FILTER_LOOP_i_6_0_sva == 47)
Expression totals: 0 of 1 input term covered = 0.00%

                     Input Term   Covered  Reason for no coverage   Hint
                    -----------  --------  -----------------------  --------------
  (FILTER_LOOP_i_6_0_sva == 47)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                       Non-masking condition(s)      
 ---------  ---------  --------------------             -------------------------     
  Row   1:          1  (FILTER_LOOP_i_6_0_sva == 47)_0  -                             
  Row   2:    ***0***  (FILTER_LOOP_i_6_0_sva == 47)_1  -                             

----------------Focused Expression View-----------------
Line       2957 Item    1  (fsm_output[3] & mux_160_nl)
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  fsm_output[3]         N  No hits                  Hit '_0' and '_1'
     mux_160_nl         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  fsm_output[3]_0       mux_160_nl                    
  Row   2:    ***0***  fsm_output[3]_1       mux_160_nl                    
  Row   3:    ***0***  mux_160_nl_0          fsm_output[3]                 
  Row   4:    ***0***  mux_160_nl_1          fsm_output[3]                 

----------------Focused Expression View-----------------
Line       2959 Item    1  (mux_161_nl & read_inputs_mioi_wen_comp)
Expression totals: 0 of 2 input terms covered = 0.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                 mux_161_nl         N  '_1' not hit             Hit '_1'
  read_inputs_mioi_wen_comp         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_161_nl_0                 read_inputs_mioi_wen_comp     
  Row   2:    ***0***  mux_161_nl_1                 read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_161_nl                    
  Row   4:    ***0***  read_inputs_mioi_wen_comp_1  mux_161_nl                    

----------------Focused Expression View-----------------
Line       2960 Item    1  (and_dcpl_164 ~| fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
   and_dcpl_164         N  '_1' not hit             Hit '_1'
  fsm_output[5]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  and_dcpl_164_0        ~fsm_output[5]                
  Row   2:    ***0***  and_dcpl_164_1        ~fsm_output[5]                
  Row   3:          1  fsm_output[5]_0       ~and_dcpl_164                 
  Row   4:    ***0***  fsm_output[5]_1       ~and_dcpl_164                 

----------------Focused Expression View-----------------
Line       2961 Item    1  (and_dcpl_164 & ~fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
   and_dcpl_164         N  '_1' not hit             Hit '_1'
  fsm_output[5]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  and_dcpl_164_0        ~fsm_output[5]                
  Row   2:    ***0***  and_dcpl_164_1        ~fsm_output[5]                
  Row   3:    ***0***  fsm_output[5]_0       and_dcpl_164                  
  Row   4:    ***0***  fsm_output[5]_1       and_dcpl_164                  

----------------Focused Expression View-----------------
Line       2964 Item    1  (fsm_output[3] & mux_162_nl)
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  fsm_output[3]         N  No hits                  Hit '_0' and '_1'
     mux_162_nl         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  fsm_output[3]_0       mux_162_nl                    
  Row   2:    ***0***  fsm_output[3]_1       mux_162_nl                    
  Row   3:    ***0***  mux_162_nl_0          fsm_output[3]                 
  Row   4:    ***0***  mux_162_nl_1          fsm_output[3]                 

----------------Focused Expression View-----------------
Line       2966 Item    1  (mux_163_nl & read_inputs_mioi_wen_comp)
Expression totals: 0 of 2 input terms covered = 0.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                 mux_163_nl         N  '_1' not hit             Hit '_1'
  read_inputs_mioi_wen_comp         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_163_nl_0                 read_inputs_mioi_wen_comp     
  Row   2:    ***0***  mux_163_nl_1                 read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_163_nl                    
  Row   4:    ***0***  read_inputs_mioi_wen_comp_1  mux_163_nl                    

----------------Focused Expression View-----------------
Line       2967 Item    1  (and_dcpl_167 ~| fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
   and_dcpl_167         N  '_1' not hit             Hit '_1'
  fsm_output[5]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  and_dcpl_167_0        ~fsm_output[5]                
  Row   2:    ***0***  and_dcpl_167_1        ~fsm_output[5]                
  Row   3:          1  fsm_output[5]_0       ~and_dcpl_167                 
  Row   4:    ***0***  fsm_output[5]_1       ~and_dcpl_167                 

----------------Focused Expression View-----------------
Line       2968 Item    1  (and_dcpl_167 & ~fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
   and_dcpl_167         N  '_1' not hit             Hit '_1'
  fsm_output[5]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  and_dcpl_167_0        ~fsm_output[5]                
  Row   2:    ***0***  and_dcpl_167_1        ~fsm_output[5]                
  Row   3:    ***0***  fsm_output[5]_0       and_dcpl_167                  
  Row   4:    ***0***  fsm_output[5]_1       and_dcpl_167                  

----------------Focused Expression View-----------------
Line       2971 Item    1  (fsm_output[3] & mux_164_nl)
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  fsm_output[3]         N  No hits                  Hit '_0' and '_1'
     mux_164_nl         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  fsm_output[3]_0       mux_164_nl                    
  Row   2:    ***0***  fsm_output[3]_1       mux_164_nl                    
  Row   3:    ***0***  mux_164_nl_0          fsm_output[3]                 
  Row   4:    ***0***  mux_164_nl_1          fsm_output[3]                 

----------------Focused Expression View-----------------
Line       2973 Item    1  (mux_165_nl & read_inputs_mioi_wen_comp)
Expression totals: 0 of 2 input terms covered = 0.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                 mux_165_nl         N  '_1' not hit             Hit '_1'
  read_inputs_mioi_wen_comp         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_165_nl_0                 read_inputs_mioi_wen_comp     
  Row   2:    ***0***  mux_165_nl_1                 read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_165_nl                    
  Row   4:    ***0***  read_inputs_mioi_wen_comp_1  mux_165_nl                    

----------------Focused Expression View-----------------
Line       2974 Item    1  (and_dcpl_170 ~| fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
   and_dcpl_170         N  '_1' not hit             Hit '_1'
  fsm_output[5]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  and_dcpl_170_0        ~fsm_output[5]                
  Row   2:    ***0***  and_dcpl_170_1        ~fsm_output[5]                
  Row   3:          1  fsm_output[5]_0       ~and_dcpl_170                 
  Row   4:    ***0***  fsm_output[5]_1       ~and_dcpl_170                 

----------------Focused Expression View-----------------
Line       2975 Item    1  (and_dcpl_170 & ~fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
   and_dcpl_170         N  '_1' not hit             Hit '_1'
  fsm_output[5]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  and_dcpl_170_0        ~fsm_output[5]                
  Row   2:    ***0***  and_dcpl_170_1        ~fsm_output[5]                
  Row   3:    ***0***  fsm_output[5]_0       and_dcpl_170                  
  Row   4:    ***0***  fsm_output[5]_1       and_dcpl_170                  

----------------Focused Expression View-----------------
Line       2978 Item    1  (fsm_output[3] & mux_166_nl)
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  fsm_output[3]         N  No hits                  Hit '_0' and '_1'
     mux_166_nl         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  fsm_output[3]_0       mux_166_nl                    
  Row   2:    ***0***  fsm_output[3]_1       mux_166_nl                    
  Row   3:    ***0***  mux_166_nl_0          fsm_output[3]                 
  Row   4:    ***0***  mux_166_nl_1          fsm_output[3]                 

----------------Focused Expression View-----------------
Line       2980 Item    1  (mux_167_nl & read_inputs_mioi_wen_comp)
Expression totals: 0 of 2 input terms covered = 0.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                 mux_167_nl         N  '_1' not hit             Hit '_1'
  read_inputs_mioi_wen_comp         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_167_nl_0                 read_inputs_mioi_wen_comp     
  Row   2:    ***0***  mux_167_nl_1                 read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_167_nl                    
  Row   4:    ***0***  read_inputs_mioi_wen_comp_1  mux_167_nl                    

----------------Focused Expression View-----------------
Line       2981 Item    1  (and_dcpl_173 ~| fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
   and_dcpl_173         N  '_1' not hit             Hit '_1'
  fsm_output[5]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  and_dcpl_173_0        ~fsm_output[5]                
  Row   2:    ***0***  and_dcpl_173_1        ~fsm_output[5]                
  Row   3:          1  fsm_output[5]_0       ~and_dcpl_173                 
  Row   4:    ***0***  fsm_output[5]_1       ~and_dcpl_173                 

----------------Focused Expression View-----------------
Line       2982 Item    1  (and_dcpl_173 & ~fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
   and_dcpl_173         N  '_1' not hit             Hit '_1'
  fsm_output[5]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  and_dcpl_173_0        ~fsm_output[5]                
  Row   2:    ***0***  and_dcpl_173_1        ~fsm_output[5]                
  Row   3:    ***0***  fsm_output[5]_0       and_dcpl_173                  
  Row   4:    ***0***  fsm_output[5]_1       and_dcpl_173                  

----------------Focused Expression View-----------------
Line       2985 Item    1  (fsm_output[3] & mux_168_nl)
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  fsm_output[3]         N  No hits                  Hit '_0' and '_1'
     mux_168_nl         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  fsm_output[3]_0       mux_168_nl                    
  Row   2:    ***0***  fsm_output[3]_1       mux_168_nl                    
  Row   3:    ***0***  mux_168_nl_0          fsm_output[3]                 
  Row   4:    ***0***  mux_168_nl_1          fsm_output[3]                 

----------------Focused Expression View-----------------
Line       2987 Item    1  (mux_169_nl & read_inputs_mioi_wen_comp)
Expression totals: 0 of 2 input terms covered = 0.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                 mux_169_nl         N  '_1' not hit             Hit '_1'
  read_inputs_mioi_wen_comp         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_169_nl_0                 read_inputs_mioi_wen_comp     
  Row   2:    ***0***  mux_169_nl_1                 read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_169_nl                    
  Row   4:    ***0***  read_inputs_mioi_wen_comp_1  mux_169_nl                    

----------------Focused Expression View-----------------
Line       2988 Item    1  (and_dcpl_176 ~| fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
   and_dcpl_176         N  '_1' not hit             Hit '_1'
  fsm_output[5]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  and_dcpl_176_0        ~fsm_output[5]                
  Row   2:    ***0***  and_dcpl_176_1        ~fsm_output[5]                
  Row   3:          1  fsm_output[5]_0       ~and_dcpl_176                 
  Row   4:    ***0***  fsm_output[5]_1       ~and_dcpl_176                 

----------------Focused Expression View-----------------
Line       2989 Item    1  (and_dcpl_176 & ~fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
   and_dcpl_176         N  '_1' not hit             Hit '_1'
  fsm_output[5]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  and_dcpl_176_0        ~fsm_output[5]                
  Row   2:    ***0***  and_dcpl_176_1        ~fsm_output[5]                
  Row   3:    ***0***  fsm_output[5]_0       and_dcpl_176                  
  Row   4:    ***0***  fsm_output[5]_1       and_dcpl_176                  

----------------Focused Expression View-----------------
Line       2992 Item    1  (fsm_output[3] & mux_170_nl)
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  fsm_output[3]         N  No hits                  Hit '_0' and '_1'
     mux_170_nl         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  fsm_output[3]_0       mux_170_nl                    
  Row   2:    ***0***  fsm_output[3]_1       mux_170_nl                    
  Row   3:    ***0***  mux_170_nl_0          fsm_output[3]                 
  Row   4:    ***0***  mux_170_nl_1          fsm_output[3]                 

----------------Focused Expression View-----------------
Line       2994 Item    1  (mux_171_nl & read_inputs_mioi_wen_comp)
Expression totals: 0 of 2 input terms covered = 0.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                 mux_171_nl         N  '_1' not hit             Hit '_1'
  read_inputs_mioi_wen_comp         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_171_nl_0                 read_inputs_mioi_wen_comp     
  Row   2:    ***0***  mux_171_nl_1                 read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_171_nl                    
  Row   4:    ***0***  read_inputs_mioi_wen_comp_1  mux_171_nl                    

----------------Focused Expression View-----------------
Line       2995 Item    1  (and_dcpl_178 ~| fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
   and_dcpl_178         N  '_1' not hit             Hit '_1'
  fsm_output[5]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  and_dcpl_178_0        ~fsm_output[5]                
  Row   2:    ***0***  and_dcpl_178_1        ~fsm_output[5]                
  Row   3:          1  fsm_output[5]_0       ~and_dcpl_178                 
  Row   4:    ***0***  fsm_output[5]_1       ~and_dcpl_178                 

----------------Focused Expression View-----------------
Line       2996 Item    1  (and_dcpl_178 & ~fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
   and_dcpl_178         N  '_1' not hit             Hit '_1'
  fsm_output[5]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  and_dcpl_178_0        ~fsm_output[5]                
  Row   2:    ***0***  and_dcpl_178_1        ~fsm_output[5]                
  Row   3:    ***0***  fsm_output[5]_0       and_dcpl_178                  
  Row   4:    ***0***  fsm_output[5]_1       and_dcpl_178                  

----------------Focused Expression View-----------------
Line       2999 Item    1  (fsm_output[3] & mux_172_nl)
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  fsm_output[3]         N  No hits                  Hit '_0' and '_1'
     mux_172_nl         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  fsm_output[3]_0       mux_172_nl                    
  Row   2:    ***0***  fsm_output[3]_1       mux_172_nl                    
  Row   3:    ***0***  mux_172_nl_0          fsm_output[3]                 
  Row   4:    ***0***  mux_172_nl_1          fsm_output[3]                 

----------------Focused Expression View-----------------
Line       3001 Item    1  (mux_173_nl & read_inputs_mioi_wen_comp)
Expression totals: 0 of 2 input terms covered = 0.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                 mux_173_nl         N  '_1' not hit             Hit '_1'
  read_inputs_mioi_wen_comp         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_173_nl_0                 read_inputs_mioi_wen_comp     
  Row   2:    ***0***  mux_173_nl_1                 read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_173_nl                    
  Row   4:    ***0***  read_inputs_mioi_wen_comp_1  mux_173_nl                    

----------------Focused Expression View-----------------
Line       3002 Item    1  (and_dcpl_181 ~| fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
   and_dcpl_181         N  '_1' not hit             Hit '_1'
  fsm_output[5]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  and_dcpl_181_0        ~fsm_output[5]                
  Row   2:    ***0***  and_dcpl_181_1        ~fsm_output[5]                
  Row   3:          1  fsm_output[5]_0       ~and_dcpl_181                 
  Row   4:    ***0***  fsm_output[5]_1       ~and_dcpl_181                 

----------------Focused Expression View-----------------
Line       3003 Item    1  (and_dcpl_181 & ~fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
   and_dcpl_181         N  '_1' not hit             Hit '_1'
  fsm_output[5]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  and_dcpl_181_0        ~fsm_output[5]                
  Row   2:    ***0***  and_dcpl_181_1        ~fsm_output[5]                
  Row   3:    ***0***  fsm_output[5]_0       and_dcpl_181                  
  Row   4:    ***0***  fsm_output[5]_1       and_dcpl_181                  

----------------Focused Expression View-----------------
Line       3006 Item    1  (fsm_output[3] & mux_174_nl)
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  fsm_output[3]         N  No hits                  Hit '_0' and '_1'
     mux_174_nl         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  fsm_output[3]_0       mux_174_nl                    
  Row   2:    ***0***  fsm_output[3]_1       mux_174_nl                    
  Row   3:    ***0***  mux_174_nl_0          fsm_output[3]                 
  Row   4:    ***0***  mux_174_nl_1          fsm_output[3]                 

----------------Focused Expression View-----------------
Line       3008 Item    1  (mux_175_nl & read_inputs_mioi_wen_comp)
Expression totals: 0 of 2 input terms covered = 0.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                 mux_175_nl         N  '_1' not hit             Hit '_1'
  read_inputs_mioi_wen_comp         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_175_nl_0                 read_inputs_mioi_wen_comp     
  Row   2:    ***0***  mux_175_nl_1                 read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_175_nl                    
  Row   4:    ***0***  read_inputs_mioi_wen_comp_1  mux_175_nl                    

----------------Focused Expression View-----------------
Line       3009 Item    1  (and_dcpl_183 ~| fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
   and_dcpl_183         N  '_1' not hit             Hit '_1'
  fsm_output[5]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  and_dcpl_183_0        ~fsm_output[5]                
  Row   2:    ***0***  and_dcpl_183_1        ~fsm_output[5]                
  Row   3:          1  fsm_output[5]_0       ~and_dcpl_183                 
  Row   4:    ***0***  fsm_output[5]_1       ~and_dcpl_183                 

----------------Focused Expression View-----------------
Line       3010 Item    1  (and_dcpl_183 & ~fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
   and_dcpl_183         N  '_1' not hit             Hit '_1'
  fsm_output[5]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  and_dcpl_183_0        ~fsm_output[5]                
  Row   2:    ***0***  and_dcpl_183_1        ~fsm_output[5]                
  Row   3:    ***0***  fsm_output[5]_0       and_dcpl_183                  
  Row   4:    ***0***  fsm_output[5]_1       and_dcpl_183                  

----------------Focused Expression View-----------------
Line       3013 Item    1  (fsm_output[3] & mux_176_nl)
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  fsm_output[3]         N  No hits                  Hit '_0' and '_1'
     mux_176_nl         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  fsm_output[3]_0       mux_176_nl                    
  Row   2:    ***0***  fsm_output[3]_1       mux_176_nl                    
  Row   3:    ***0***  mux_176_nl_0          fsm_output[3]                 
  Row   4:    ***0***  mux_176_nl_1          fsm_output[3]                 

----------------Focused Expression View-----------------
Line       3015 Item    1  (mux_177_nl & read_inputs_mioi_wen_comp)
Expression totals: 0 of 2 input terms covered = 0.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                 mux_177_nl         N  '_1' not hit             Hit '_1'
  read_inputs_mioi_wen_comp         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_177_nl_0                 read_inputs_mioi_wen_comp     
  Row   2:    ***0***  mux_177_nl_1                 read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_177_nl                    
  Row   4:    ***0***  read_inputs_mioi_wen_comp_1  mux_177_nl                    

----------------Focused Expression View-----------------
Line       3016 Item    1  (and_dcpl_186 ~| fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
   and_dcpl_186         N  '_1' not hit             Hit '_1'
  fsm_output[5]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  and_dcpl_186_0        ~fsm_output[5]                
  Row   2:    ***0***  and_dcpl_186_1        ~fsm_output[5]                
  Row   3:          1  fsm_output[5]_0       ~and_dcpl_186                 
  Row   4:    ***0***  fsm_output[5]_1       ~and_dcpl_186                 

----------------Focused Expression View-----------------
Line       3017 Item    1  (and_dcpl_186 & ~fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
   and_dcpl_186         N  '_1' not hit             Hit '_1'
  fsm_output[5]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  and_dcpl_186_0        ~fsm_output[5]                
  Row   2:    ***0***  and_dcpl_186_1        ~fsm_output[5]                
  Row   3:    ***0***  fsm_output[5]_0       and_dcpl_186                  
  Row   4:    ***0***  fsm_output[5]_1       and_dcpl_186                  

----------------Focused Expression View-----------------
Line       3018 Item    1  (((((FILTER_LOOP_i_6_0_sva[0] & FILTER_LOOP_i_6_0_sva[5]) ~& FILTER_LOOP_i_6_0_sva[4]) | FILTER_LOOP_i_6_0_sva[6]) | FILTER_LOOP_i_6_0_sva[3]) ~| nand_cse)
Expression totals: 0 of 6 input terms covered = 0.00%

                Input Term   Covered  Reason for no coverage   Hint
               -----------  --------  -----------------------  --------------
  FILTER_LOOP_i_6_0_sva[0]         N  No hits                  Hit '_0' and '_1'
  FILTER_LOOP_i_6_0_sva[5]         N  No hits                  Hit '_0' and '_1'
  FILTER_LOOP_i_6_0_sva[4]         N  No hits                  Hit '_0' and '_1'
  FILTER_LOOP_i_6_0_sva[6]         N  No hits                  Hit '_0' and '_1'
  FILTER_LOOP_i_6_0_sva[3]         N  No hits                  Hit '_0' and '_1'
                  nand_cse         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                  Non-masking condition(s)      
 ---------  ---------  --------------------        -------------------------     
  Row   1:    ***0***  FILTER_LOOP_i_6_0_sva[0]_0  (~nand_cse && ~FILTER_LOOP_i_6_0_sva[3] && ~FILTER_LOOP_i_6_0_sva[6] && FILTER_LOOP_i_6_0_sva[4] && FILTER_LOOP_i_6_0_sva[5])
  Row   2:    ***0***  FILTER_LOOP_i_6_0_sva[0]_1  (~nand_cse && ~FILTER_LOOP_i_6_0_sva[3] && ~FILTER_LOOP_i_6_0_sva[6] && FILTER_LOOP_i_6_0_sva[4] && FILTER_LOOP_i_6_0_sva[5])
  Row   3:    ***0***  FILTER_LOOP_i_6_0_sva[5]_0  (~nand_cse && ~FILTER_LOOP_i_6_0_sva[3] && ~FILTER_LOOP_i_6_0_sva[6] && FILTER_LOOP_i_6_0_sva[4] && FILTER_LOOP_i_6_0_sva[0])
  Row   4:    ***0***  FILTER_LOOP_i_6_0_sva[5]_1  (~nand_cse && ~FILTER_LOOP_i_6_0_sva[3] && ~FILTER_LOOP_i_6_0_sva[6] && FILTER_LOOP_i_6_0_sva[4] && FILTER_LOOP_i_6_0_sva[0])
  Row   5:    ***0***  FILTER_LOOP_i_6_0_sva[4]_0  (~nand_cse && ~FILTER_LOOP_i_6_0_sva[3] && ~FILTER_LOOP_i_6_0_sva[6] && (FILTER_LOOP_i_6_0_sva[0] & FILTER_LOOP_i_6_0_sva[5]))
  Row   6:    ***0***  FILTER_LOOP_i_6_0_sva[4]_1  (~nand_cse && ~FILTER_LOOP_i_6_0_sva[3] && ~FILTER_LOOP_i_6_0_sva[6] && (FILTER_LOOP_i_6_0_sva[0] & FILTER_LOOP_i_6_0_sva[5]))
  Row   7:    ***0***  FILTER_LOOP_i_6_0_sva[6]_0  (~nand_cse && ~FILTER_LOOP_i_6_0_sva[3] && ~((FILTER_LOOP_i_6_0_sva[0] & FILTER_LOOP_i_6_0_sva[5]) ~& FILTER_LOOP_i_6_0_sva[4]))
  Row   8:    ***0***  FILTER_LOOP_i_6_0_sva[6]_1  (~nand_cse && ~FILTER_LOOP_i_6_0_sva[3] && ~((FILTER_LOOP_i_6_0_sva[0] & FILTER_LOOP_i_6_0_sva[5]) ~& FILTER_LOOP_i_6_0_sva[4]))
  Row   9:    ***0***  FILTER_LOOP_i_6_0_sva[3]_0  (~nand_cse && ~(((FILTER_LOOP_i_6_0_sva[0] & FILTER_LOOP_i_6_0_sva[5]) ~& FILTER_LOOP_i_6_0_sva[4]) | FILTER_LOOP_i_6_0_sva[6]))
 Row   10:    ***0***  FILTER_LOOP_i_6_0_sva[3]_1  (~nand_cse && ~(((FILTER_LOOP_i_6_0_sva[0] & FILTER_LOOP_i_6_0_sva[5]) ~& FILTER_LOOP_i_6_0_sva[4]) | FILTER_LOOP_i_6_0_sva[6]))
 Row   11:    ***0***  nand_cse_0                  ~((((FILTER_LOOP_i_6_0_sva[0] & FILTER_LOOP_i_6_0_sva[5]) ~& FILTER_LOOP_i_6_0_sva[4]) | FILTER_LOOP_i_6_0_sva[6]) | FILTER_LOOP_i_6_0_sva[3])
 Row   12:    ***0***  nand_cse_1                  ~((((FILTER_LOOP_i_6_0_sva[0] & FILTER_LOOP_i_6_0_sva[5]) ~& FILTER_LOOP_i_6_0_sva[4]) | FILTER_LOOP_i_6_0_sva[6]) | FILTER_LOOP_i_6_0_sva[3])

----------------Focused Expression View-----------------
Line       3022 Item    1  (fsm_output[3] & mux_178_nl)
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  fsm_output[3]         N  No hits                  Hit '_0' and '_1'
     mux_178_nl         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  fsm_output[3]_0       mux_178_nl                    
  Row   2:    ***0***  fsm_output[3]_1       mux_178_nl                    
  Row   3:    ***0***  mux_178_nl_0          fsm_output[3]                 
  Row   4:    ***0***  mux_178_nl_1          fsm_output[3]                 

----------------Focused Expression View-----------------
Line       3024 Item    1  (mux_179_nl & read_inputs_mioi_wen_comp)
Expression totals: 0 of 2 input terms covered = 0.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                 mux_179_nl         N  '_1' not hit             Hit '_1'
  read_inputs_mioi_wen_comp         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_179_nl_0                 read_inputs_mioi_wen_comp     
  Row   2:    ***0***  mux_179_nl_1                 read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_179_nl                    
  Row   4:    ***0***  read_inputs_mioi_wen_comp_1  mux_179_nl                    

----------------Focused Expression View-----------------
Line       3025 Item    1  (and_dcpl_189 ~| fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
   and_dcpl_189         N  '_1' not hit             Hit '_1'
  fsm_output[5]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  and_dcpl_189_0        ~fsm_output[5]                
  Row   2:    ***0***  and_dcpl_189_1        ~fsm_output[5]                
  Row   3:          1  fsm_output[5]_0       ~and_dcpl_189                 
  Row   4:    ***0***  fsm_output[5]_1       ~and_dcpl_189                 

----------------Focused Expression View-----------------
Line       3026 Item    1  (and_dcpl_189 & ~fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
   and_dcpl_189         N  '_1' not hit             Hit '_1'
  fsm_output[5]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  and_dcpl_189_0        ~fsm_output[5]                
  Row   2:    ***0***  and_dcpl_189_1        ~fsm_output[5]                
  Row   3:    ***0***  fsm_output[5]_0       and_dcpl_189                  
  Row   4:    ***0***  fsm_output[5]_1       and_dcpl_189                  

----------------Focused Expression View-----------------
Line       3028 Item    1  ((((FILTER_LOOP_i_6_0_sva[1] | FILTER_LOOP_i_6_0_sva[0]) | FILTER_LOOP_i_6_0_sva[6]) | FILTER_LOOP_i_6_0_sva[2]) ~| nand_159_cse)
Expression totals: 0 of 5 input terms covered = 0.00%

                Input Term   Covered  Reason for no coverage   Hint
               -----------  --------  -----------------------  --------------
  FILTER_LOOP_i_6_0_sva[1]         N  No hits                  Hit '_0' and '_1'
  FILTER_LOOP_i_6_0_sva[0]         N  No hits                  Hit '_0' and '_1'
  FILTER_LOOP_i_6_0_sva[6]         N  No hits                  Hit '_0' and '_1'
  FILTER_LOOP_i_6_0_sva[2]         N  No hits                  Hit '_0' and '_1'
              nand_159_cse         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                  Non-masking condition(s)      
 ---------  ---------  --------------------        -------------------------     
  Row   1:    ***0***  FILTER_LOOP_i_6_0_sva[1]_0  (~nand_159_cse && ~FILTER_LOOP_i_6_0_sva[2] && ~FILTER_LOOP_i_6_0_sva[6] && ~FILTER_LOOP_i_6_0_sva[0])
  Row   2:    ***0***  FILTER_LOOP_i_6_0_sva[1]_1  (~nand_159_cse && ~FILTER_LOOP_i_6_0_sva[2] && ~FILTER_LOOP_i_6_0_sva[6] && ~FILTER_LOOP_i_6_0_sva[0])
  Row   3:    ***0***  FILTER_LOOP_i_6_0_sva[0]_0  (~nand_159_cse && ~FILTER_LOOP_i_6_0_sva[2] && ~FILTER_LOOP_i_6_0_sva[6] && ~FILTER_LOOP_i_6_0_sva[1])
  Row   4:    ***0***  FILTER_LOOP_i_6_0_sva[0]_1  (~nand_159_cse && ~FILTER_LOOP_i_6_0_sva[2] && ~FILTER_LOOP_i_6_0_sva[6] && ~FILTER_LOOP_i_6_0_sva[1])
  Row   5:    ***0***  FILTER_LOOP_i_6_0_sva[6]_0  (~nand_159_cse && ~FILTER_LOOP_i_6_0_sva[2] && ~(FILTER_LOOP_i_6_0_sva[1] | FILTER_LOOP_i_6_0_sva[0]))
  Row   6:    ***0***  FILTER_LOOP_i_6_0_sva[6]_1  (~nand_159_cse && ~FILTER_LOOP_i_6_0_sva[2] && ~(FILTER_LOOP_i_6_0_sva[1] | FILTER_LOOP_i_6_0_sva[0]))
  Row   7:    ***0***  FILTER_LOOP_i_6_0_sva[2]_0  (~nand_159_cse && ~((FILTER_LOOP_i_6_0_sva[1] | FILTER_LOOP_i_6_0_sva[0]) | FILTER_LOOP_i_6_0_sva[6]))
  Row   8:    ***0***  FILTER_LOOP_i_6_0_sva[2]_1  (~nand_159_cse && ~((FILTER_LOOP_i_6_0_sva[1] | FILTER_LOOP_i_6_0_sva[0]) | FILTER_LOOP_i_6_0_sva[6]))
  Row   9:    ***0***  nand_159_cse_0              ~(((FILTER_LOOP_i_6_0_sva[1] | FILTER_LOOP_i_6_0_sva[0]) | FILTER_LOOP_i_6_0_sva[6]) | FILTER_LOOP_i_6_0_sva[2])
 Row   10:          1  nand_159_cse_1              ~(((FILTER_LOOP_i_6_0_sva[1] | FILTER_LOOP_i_6_0_sva[0]) | FILTER_LOOP_i_6_0_sva[6]) | FILTER_LOOP_i_6_0_sva[2])

----------------Focused Expression View-----------------
Line       3031 Item    1  (fsm_output[3] & mux_180_nl)
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  fsm_output[3]         N  No hits                  Hit '_0' and '_1'
     mux_180_nl         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  fsm_output[3]_0       mux_180_nl                    
  Row   2:    ***0***  fsm_output[3]_1       mux_180_nl                    
  Row   3:    ***0***  mux_180_nl_0          fsm_output[3]                 
  Row   4:    ***0***  mux_180_nl_1          fsm_output[3]                 

----------------Focused Expression View-----------------
Line       3033 Item    1  (mux_181_nl & read_inputs_mioi_wen_comp)
Expression totals: 0 of 2 input terms covered = 0.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                 mux_181_nl         N  '_1' not hit             Hit '_1'
  read_inputs_mioi_wen_comp         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_181_nl_0                 read_inputs_mioi_wen_comp     
  Row   2:    ***0***  mux_181_nl_1                 read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_181_nl                    
  Row   4:    ***0***  read_inputs_mioi_wen_comp_1  mux_181_nl                    

----------------Focused Expression View-----------------
Line       3034 Item    1  (and_dcpl_192 ~| fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
   and_dcpl_192         N  '_1' not hit             Hit '_1'
  fsm_output[5]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  and_dcpl_192_0        ~fsm_output[5]                
  Row   2:    ***0***  and_dcpl_192_1        ~fsm_output[5]                
  Row   3:          1  fsm_output[5]_0       ~and_dcpl_192                 
  Row   4:    ***0***  fsm_output[5]_1       ~and_dcpl_192                 

----------------Focused Expression View-----------------
Line       3035 Item    1  (and_dcpl_192 & ~fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
   and_dcpl_192         N  '_1' not hit             Hit '_1'
  fsm_output[5]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  and_dcpl_192_0        ~fsm_output[5]                
  Row   2:    ***0***  and_dcpl_192_1        ~fsm_output[5]                
  Row   3:    ***0***  fsm_output[5]_0       and_dcpl_192                  
  Row   4:    ***0***  fsm_output[5]_1       and_dcpl_192                  

----------------Focused Expression View-----------------
Line       3036 Item    1  (((FILTER_LOOP_i_6_0_sva[0] & FILTER_LOOP_i_6_0_sva[5]) & FILTER_LOOP_i_6_0_sva[3]) ~& FILTER_LOOP_i_6_0_sva[4])
Expression totals: 0 of 4 input terms covered = 0.00%

                Input Term   Covered  Reason for no coverage   Hint
               -----------  --------  -----------------------  --------------
  FILTER_LOOP_i_6_0_sva[0]         N  No hits                  Hit '_0' and '_1'
  FILTER_LOOP_i_6_0_sva[5]         N  No hits                  Hit '_0' and '_1'
  FILTER_LOOP_i_6_0_sva[3]         N  No hits                  Hit '_0' and '_1'
  FILTER_LOOP_i_6_0_sva[4]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                  Non-masking condition(s)      
 ---------  ---------  --------------------        -------------------------     
  Row   1:    ***0***  FILTER_LOOP_i_6_0_sva[0]_0  (FILTER_LOOP_i_6_0_sva[4] && FILTER_LOOP_i_6_0_sva[3] && FILTER_LOOP_i_6_0_sva[5])
  Row   2:    ***0***  FILTER_LOOP_i_6_0_sva[0]_1  (FILTER_LOOP_i_6_0_sva[4] && FILTER_LOOP_i_6_0_sva[3] && FILTER_LOOP_i_6_0_sva[5])
  Row   3:    ***0***  FILTER_LOOP_i_6_0_sva[5]_0  (FILTER_LOOP_i_6_0_sva[4] && FILTER_LOOP_i_6_0_sva[3] && FILTER_LOOP_i_6_0_sva[0])
  Row   4:    ***0***  FILTER_LOOP_i_6_0_sva[5]_1  (FILTER_LOOP_i_6_0_sva[4] && FILTER_LOOP_i_6_0_sva[3] && FILTER_LOOP_i_6_0_sva[0])
  Row   5:    ***0***  FILTER_LOOP_i_6_0_sva[3]_0  (FILTER_LOOP_i_6_0_sva[4] && (FILTER_LOOP_i_6_0_sva[0] & FILTER_LOOP_i_6_0_sva[5]))
  Row   6:    ***0***  FILTER_LOOP_i_6_0_sva[3]_1  (FILTER_LOOP_i_6_0_sva[4] && (FILTER_LOOP_i_6_0_sva[0] & FILTER_LOOP_i_6_0_sva[5]))
  Row   7:    ***0***  FILTER_LOOP_i_6_0_sva[4]_0  ((FILTER_LOOP_i_6_0_sva[0] & FILTER_LOOP_i_6_0_sva[5]) & FILTER_LOOP_i_6_0_sva[3])
  Row   8:    ***0***  FILTER_LOOP_i_6_0_sva[4]_1  ((FILTER_LOOP_i_6_0_sva[0] & FILTER_LOOP_i_6_0_sva[5]) & FILTER_LOOP_i_6_0_sva[3])

----------------Focused Expression View-----------------
Line       3038 Item    1  (((FILTER_LOOP_i_6_0_sva[2] | FILTER_LOOP_i_6_0_sva[6]) | FILTER_LOOP_i_6_0_sva[1]) ~| nand_160_cse)
Expression totals: 0 of 4 input terms covered = 0.00%

                Input Term   Covered  Reason for no coverage   Hint
               -----------  --------  -----------------------  --------------
  FILTER_LOOP_i_6_0_sva[2]         N  No hits                  Hit '_0' and '_1'
  FILTER_LOOP_i_6_0_sva[6]         N  No hits                  Hit '_0' and '_1'
  FILTER_LOOP_i_6_0_sva[1]         N  No hits                  Hit '_0' and '_1'
              nand_160_cse         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                  Non-masking condition(s)      
 ---------  ---------  --------------------        -------------------------     
  Row   1:    ***0***  FILTER_LOOP_i_6_0_sva[2]_0  (~nand_160_cse && ~FILTER_LOOP_i_6_0_sva[1] && ~FILTER_LOOP_i_6_0_sva[6])
  Row   2:    ***0***  FILTER_LOOP_i_6_0_sva[2]_1  (~nand_160_cse && ~FILTER_LOOP_i_6_0_sva[1] && ~FILTER_LOOP_i_6_0_sva[6])
  Row   3:    ***0***  FILTER_LOOP_i_6_0_sva[6]_0  (~nand_160_cse && ~FILTER_LOOP_i_6_0_sva[1] && ~FILTER_LOOP_i_6_0_sva[2])
  Row   4:    ***0***  FILTER_LOOP_i_6_0_sva[6]_1  (~nand_160_cse && ~FILTER_LOOP_i_6_0_sva[1] && ~FILTER_LOOP_i_6_0_sva[2])
  Row   5:    ***0***  FILTER_LOOP_i_6_0_sva[1]_0  (~nand_160_cse && ~(FILTER_LOOP_i_6_0_sva[2] | FILTER_LOOP_i_6_0_sva[6]))
  Row   6:    ***0***  FILTER_LOOP_i_6_0_sva[1]_1  (~nand_160_cse && ~(FILTER_LOOP_i_6_0_sva[2] | FILTER_LOOP_i_6_0_sva[6]))
  Row   7:    ***0***  nand_160_cse_0              ~((FILTER_LOOP_i_6_0_sva[2] | FILTER_LOOP_i_6_0_sva[6]) | FILTER_LOOP_i_6_0_sva[1])
  Row   8:          1  nand_160_cse_1              ~((FILTER_LOOP_i_6_0_sva[2] | FILTER_LOOP_i_6_0_sva[6]) | FILTER_LOOP_i_6_0_sva[1])

----------------Focused Expression View-----------------
Line       3041 Item    1  (fsm_output[3] & mux_182_nl)
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  fsm_output[3]         N  No hits                  Hit '_0' and '_1'
     mux_182_nl         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  fsm_output[3]_0       mux_182_nl                    
  Row   2:    ***0***  fsm_output[3]_1       mux_182_nl                    
  Row   3:    ***0***  mux_182_nl_0          fsm_output[3]                 
  Row   4:    ***0***  mux_182_nl_1          fsm_output[3]                 

----------------Focused Expression View-----------------
Line       3043 Item    1  (mux_183_nl & read_inputs_mioi_wen_comp)
Expression totals: 0 of 2 input terms covered = 0.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                 mux_183_nl         N  '_1' not hit             Hit '_1'
  read_inputs_mioi_wen_comp         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_183_nl_0                 read_inputs_mioi_wen_comp     
  Row   2:    ***0***  mux_183_nl_1                 read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_183_nl                    
  Row   4:    ***0***  read_inputs_mioi_wen_comp_1  mux_183_nl                    

----------------Focused Expression View-----------------
Line       3044 Item    1  (and_dcpl_195 ~| fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
   and_dcpl_195         N  '_1' not hit             Hit '_1'
  fsm_output[5]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  and_dcpl_195_0        ~fsm_output[5]                
  Row   2:    ***0***  and_dcpl_195_1        ~fsm_output[5]                
  Row   3:          1  fsm_output[5]_0       ~and_dcpl_195                 
  Row   4:    ***0***  fsm_output[5]_1       ~and_dcpl_195                 

----------------Focused Expression View-----------------
Line       3045 Item    1  (and_dcpl_195 & ~fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
   and_dcpl_195         N  '_1' not hit             Hit '_1'
  fsm_output[5]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  and_dcpl_195_0        ~fsm_output[5]                
  Row   2:    ***0***  and_dcpl_195_1        ~fsm_output[5]                
  Row   3:    ***0***  fsm_output[5]_0       and_dcpl_195                  
  Row   4:    ***0***  fsm_output[5]_1       and_dcpl_195                  

----------------Focused Expression View-----------------
Line       3046 Item    1  ((((~FILTER_LOOP_i_6_0_sva[1] | FILTER_LOOP_i_6_0_sva[0]) | FILTER_LOOP_i_6_0_sva[6]) | FILTER_LOOP_i_6_0_sva[2]) ~| nand_159_cse)
Expression totals: 0 of 5 input terms covered = 0.00%

                Input Term   Covered  Reason for no coverage   Hint
               -----------  --------  -----------------------  --------------
  FILTER_LOOP_i_6_0_sva[1]         N  No hits                  Hit '_0' and '_1'
  FILTER_LOOP_i_6_0_sva[0]         N  No hits                  Hit '_0' and '_1'
  FILTER_LOOP_i_6_0_sva[6]         N  No hits                  Hit '_0' and '_1'
  FILTER_LOOP_i_6_0_sva[2]         N  No hits                  Hit '_0' and '_1'
              nand_159_cse         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                  Non-masking condition(s)      
 ---------  ---------  --------------------        -------------------------     
  Row   1:    ***0***  FILTER_LOOP_i_6_0_sva[1]_0  (~nand_159_cse && ~FILTER_LOOP_i_6_0_sva[2] && ~FILTER_LOOP_i_6_0_sva[6] && ~FILTER_LOOP_i_6_0_sva[0])
  Row   2:    ***0***  FILTER_LOOP_i_6_0_sva[1]_1  (~nand_159_cse && ~FILTER_LOOP_i_6_0_sva[2] && ~FILTER_LOOP_i_6_0_sva[6] && ~FILTER_LOOP_i_6_0_sva[0])
  Row   3:    ***0***  FILTER_LOOP_i_6_0_sva[0]_0  (~nand_159_cse && ~FILTER_LOOP_i_6_0_sva[2] && ~FILTER_LOOP_i_6_0_sva[6] && FILTER_LOOP_i_6_0_sva[1])
  Row   4:    ***0***  FILTER_LOOP_i_6_0_sva[0]_1  (~nand_159_cse && ~FILTER_LOOP_i_6_0_sva[2] && ~FILTER_LOOP_i_6_0_sva[6] && FILTER_LOOP_i_6_0_sva[1])
  Row   5:    ***0***  FILTER_LOOP_i_6_0_sva[6]_0  (~nand_159_cse && ~FILTER_LOOP_i_6_0_sva[2] && ~(~FILTER_LOOP_i_6_0_sva[1] | FILTER_LOOP_i_6_0_sva[0]))
  Row   6:    ***0***  FILTER_LOOP_i_6_0_sva[6]_1  (~nand_159_cse && ~FILTER_LOOP_i_6_0_sva[2] && ~(~FILTER_LOOP_i_6_0_sva[1] | FILTER_LOOP_i_6_0_sva[0]))
  Row   7:    ***0***  FILTER_LOOP_i_6_0_sva[2]_0  (~nand_159_cse && ~((~FILTER_LOOP_i_6_0_sva[1] | FILTER_LOOP_i_6_0_sva[0]) | FILTER_LOOP_i_6_0_sva[6]))
  Row   8:    ***0***  FILTER_LOOP_i_6_0_sva[2]_1  (~nand_159_cse && ~((~FILTER_LOOP_i_6_0_sva[1] | FILTER_LOOP_i_6_0_sva[0]) | FILTER_LOOP_i_6_0_sva[6]))
  Row   9:    ***0***  nand_159_cse_0              ~(((~FILTER_LOOP_i_6_0_sva[1] | FILTER_LOOP_i_6_0_sva[0]) | FILTER_LOOP_i_6_0_sva[6]) | FILTER_LOOP_i_6_0_sva[2])
 Row   10:    ***0***  nand_159_cse_1              ~(((~FILTER_LOOP_i_6_0_sva[1] | FILTER_LOOP_i_6_0_sva[0]) | FILTER_LOOP_i_6_0_sva[6]) | FILTER_LOOP_i_6_0_sva[2])

----------------Focused Expression View-----------------
Line       3049 Item    1  (fsm_output[3] & mux_184_nl)
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  fsm_output[3]         N  No hits                  Hit '_0' and '_1'
     mux_184_nl         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  fsm_output[3]_0       mux_184_nl                    
  Row   2:    ***0***  fsm_output[3]_1       mux_184_nl                    
  Row   3:    ***0***  mux_184_nl_0          fsm_output[3]                 
  Row   4:    ***0***  mux_184_nl_1          fsm_output[3]                 

----------------Focused Expression View-----------------
Line       3051 Item    1  (mux_185_nl & read_inputs_mioi_wen_comp)
Expression totals: 0 of 2 input terms covered = 0.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                 mux_185_nl         N  '_1' not hit             Hit '_1'
  read_inputs_mioi_wen_comp         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_185_nl_0                 read_inputs_mioi_wen_comp     
  Row   2:    ***0***  mux_185_nl_1                 read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_185_nl                    
  Row   4:    ***0***  read_inputs_mioi_wen_comp_1  mux_185_nl                    

----------------Focused Expression View-----------------
Line       3052 Item    1  (and_dcpl_198 ~| fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
   and_dcpl_198         N  '_1' not hit             Hit '_1'
  fsm_output[5]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  and_dcpl_198_0        ~fsm_output[5]                
  Row   2:    ***0***  and_dcpl_198_1        ~fsm_output[5]                
  Row   3:          1  fsm_output[5]_0       ~and_dcpl_198                 
  Row   4:    ***0***  fsm_output[5]_1       ~and_dcpl_198                 

----------------Focused Expression View-----------------
Line       3053 Item    1  (and_dcpl_198 & ~fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
   and_dcpl_198         N  '_1' not hit             Hit '_1'
  fsm_output[5]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  and_dcpl_198_0        ~fsm_output[5]                
  Row   2:    ***0***  and_dcpl_198_1        ~fsm_output[5]                
  Row   3:    ***0***  fsm_output[5]_0       and_dcpl_198                  
  Row   4:    ***0***  fsm_output[5]_1       and_dcpl_198                  

----------------Focused Expression View-----------------
Line       3054 Item    1  ((((FILTER_LOOP_i_6_0_sva[0] ~& FILTER_LOOP_i_6_0_sva[1]) | FILTER_LOOP_i_6_0_sva[6]) | FILTER_LOOP_i_6_0_sva[2]) ~| nand_159_cse)
Expression totals: 0 of 5 input terms covered = 0.00%

                Input Term   Covered  Reason for no coverage   Hint
               -----------  --------  -----------------------  --------------
  FILTER_LOOP_i_6_0_sva[0]         N  No hits                  Hit '_0' and '_1'
  FILTER_LOOP_i_6_0_sva[1]         N  No hits                  Hit '_0' and '_1'
  FILTER_LOOP_i_6_0_sva[6]         N  No hits                  Hit '_0' and '_1'
  FILTER_LOOP_i_6_0_sva[2]         N  No hits                  Hit '_0' and '_1'
              nand_159_cse         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                  Non-masking condition(s)      
 ---------  ---------  --------------------        -------------------------     
  Row   1:    ***0***  FILTER_LOOP_i_6_0_sva[0]_0  (~nand_159_cse && ~FILTER_LOOP_i_6_0_sva[2] && ~FILTER_LOOP_i_6_0_sva[6] && FILTER_LOOP_i_6_0_sva[1])
  Row   2:    ***0***  FILTER_LOOP_i_6_0_sva[0]_1  (~nand_159_cse && ~FILTER_LOOP_i_6_0_sva[2] && ~FILTER_LOOP_i_6_0_sva[6] && FILTER_LOOP_i_6_0_sva[1])
  Row   3:    ***0***  FILTER_LOOP_i_6_0_sva[1]_0  (~nand_159_cse && ~FILTER_LOOP_i_6_0_sva[2] && ~FILTER_LOOP_i_6_0_sva[6] && FILTER_LOOP_i_6_0_sva[0])
  Row   4:    ***0***  FILTER_LOOP_i_6_0_sva[1]_1  (~nand_159_cse && ~FILTER_LOOP_i_6_0_sva[2] && ~FILTER_LOOP_i_6_0_sva[6] && FILTER_LOOP_i_6_0_sva[0])
  Row   5:    ***0***  FILTER_LOOP_i_6_0_sva[6]_0  (~nand_159_cse && ~FILTER_LOOP_i_6_0_sva[2] && ~(FILTER_LOOP_i_6_0_sva[0] ~& FILTER_LOOP_i_6_0_sva[1]))
  Row   6:    ***0***  FILTER_LOOP_i_6_0_sva[6]_1  (~nand_159_cse && ~FILTER_LOOP_i_6_0_sva[2] && ~(FILTER_LOOP_i_6_0_sva[0] ~& FILTER_LOOP_i_6_0_sva[1]))
  Row   7:    ***0***  FILTER_LOOP_i_6_0_sva[2]_0  (~nand_159_cse && ~((FILTER_LOOP_i_6_0_sva[0] ~& FILTER_LOOP_i_6_0_sva[1]) | FILTER_LOOP_i_6_0_sva[6]))
  Row   8:    ***0***  FILTER_LOOP_i_6_0_sva[2]_1  (~nand_159_cse && ~((FILTER_LOOP_i_6_0_sva[0] ~& FILTER_LOOP_i_6_0_sva[1]) | FILTER_LOOP_i_6_0_sva[6]))
  Row   9:    ***0***  nand_159_cse_0              ~(((FILTER_LOOP_i_6_0_sva[0] ~& FILTER_LOOP_i_6_0_sva[1]) | FILTER_LOOP_i_6_0_sva[6]) | FILTER_LOOP_i_6_0_sva[2])
 Row   10:    ***0***  nand_159_cse_1              ~(((FILTER_LOOP_i_6_0_sva[0] ~& FILTER_LOOP_i_6_0_sva[1]) | FILTER_LOOP_i_6_0_sva[6]) | FILTER_LOOP_i_6_0_sva[2])

----------------Focused Expression View-----------------
Line       3057 Item    1  (fsm_output[3] & mux_186_nl)
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  fsm_output[3]         N  No hits                  Hit '_0' and '_1'
     mux_186_nl         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  fsm_output[3]_0       mux_186_nl                    
  Row   2:    ***0***  fsm_output[3]_1       mux_186_nl                    
  Row   3:    ***0***  mux_186_nl_0          fsm_output[3]                 
  Row   4:    ***0***  mux_186_nl_1          fsm_output[3]                 

----------------Focused Expression View-----------------
Line       3059 Item    1  (mux_187_nl & read_inputs_mioi_wen_comp)
Expression totals: 0 of 2 input terms covered = 0.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                 mux_187_nl         N  '_1' not hit             Hit '_1'
  read_inputs_mioi_wen_comp         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_187_nl_0                 read_inputs_mioi_wen_comp     
  Row   2:    ***0***  mux_187_nl_1                 read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_187_nl                    
  Row   4:    ***0***  read_inputs_mioi_wen_comp_1  mux_187_nl                    

----------------Focused Expression View-----------------
Line       3060 Item    1  (and_dcpl_200 ~| fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
   and_dcpl_200         N  '_1' not hit             Hit '_1'
  fsm_output[5]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  and_dcpl_200_0        ~fsm_output[5]                
  Row   2:    ***0***  and_dcpl_200_1        ~fsm_output[5]                
  Row   3:          1  fsm_output[5]_0       ~and_dcpl_200                 
  Row   4:    ***0***  fsm_output[5]_1       ~and_dcpl_200                 

----------------Focused Expression View-----------------
Line       3061 Item    1  (and_dcpl_200 & ~fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
   and_dcpl_200         N  '_1' not hit             Hit '_1'
  fsm_output[5]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  and_dcpl_200_0        ~fsm_output[5]                
  Row   2:    ***0***  and_dcpl_200_1        ~fsm_output[5]                
  Row   3:    ***0***  fsm_output[5]_0       and_dcpl_200                  
  Row   4:    ***0***  fsm_output[5]_1       and_dcpl_200                  

----------------Focused Expression View-----------------
Line       3064 Item    1  (fsm_output[3] & mux_188_nl)
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  fsm_output[3]         N  No hits                  Hit '_0' and '_1'
     mux_188_nl         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  fsm_output[3]_0       mux_188_nl                    
  Row   2:    ***0***  fsm_output[3]_1       mux_188_nl                    
  Row   3:    ***0***  mux_188_nl_0          fsm_output[3]                 
  Row   4:    ***0***  mux_188_nl_1          fsm_output[3]                 

----------------Focused Expression View-----------------
Line       3066 Item    1  (mux_189_nl & read_inputs_mioi_wen_comp)
Expression totals: 0 of 2 input terms covered = 0.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                 mux_189_nl         N  '_1' not hit             Hit '_1'
  read_inputs_mioi_wen_comp         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_189_nl_0                 read_inputs_mioi_wen_comp     
  Row   2:    ***0***  mux_189_nl_1                 read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_189_nl                    
  Row   4:    ***0***  read_inputs_mioi_wen_comp_1  mux_189_nl                    

----------------Focused Expression View-----------------
Line       3067 Item    1  (and_dcpl_202 ~| fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
   and_dcpl_202         N  '_1' not hit             Hit '_1'
  fsm_output[5]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  and_dcpl_202_0        ~fsm_output[5]                
  Row   2:    ***0***  and_dcpl_202_1        ~fsm_output[5]                
  Row   3:          1  fsm_output[5]_0       ~and_dcpl_202                 
  Row   4:    ***0***  fsm_output[5]_1       ~and_dcpl_202                 

----------------Focused Expression View-----------------
Line       3068 Item    1  (and_dcpl_202 & ~fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
   and_dcpl_202         N  '_1' not hit             Hit '_1'
  fsm_output[5]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  and_dcpl_202_0        ~fsm_output[5]                
  Row   2:    ***0***  and_dcpl_202_1        ~fsm_output[5]                
  Row   3:    ***0***  fsm_output[5]_0       and_dcpl_202                  
  Row   4:    ***0***  fsm_output[5]_1       and_dcpl_202                  

----------------Focused Expression View-----------------
Line       3070 Item    1  (((FILTER_LOOP_i_6_0_sva[1] | FILTER_LOOP_i_6_0_sva[0]) | FILTER_LOOP_i_6_0_sva[6]) ~| nand_163_cse)
Expression totals: 0 of 4 input terms covered = 0.00%

                Input Term   Covered  Reason for no coverage   Hint
               -----------  --------  -----------------------  --------------
  FILTER_LOOP_i_6_0_sva[1]         N  No hits                  Hit '_0' and '_1'
  FILTER_LOOP_i_6_0_sva[0]         N  No hits                  Hit '_0' and '_1'
  FILTER_LOOP_i_6_0_sva[6]         N  No hits                  Hit '_0' and '_1'
              nand_163_cse         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                  Non-masking condition(s)      
 ---------  ---------  --------------------        -------------------------     
  Row   1:    ***0***  FILTER_LOOP_i_6_0_sva[1]_0  (~nand_163_cse && ~FILTER_LOOP_i_6_0_sva[6] && ~FILTER_LOOP_i_6_0_sva[0])
  Row   2:    ***0***  FILTER_LOOP_i_6_0_sva[1]_1  (~nand_163_cse && ~FILTER_LOOP_i_6_0_sva[6] && ~FILTER_LOOP_i_6_0_sva[0])
  Row   3:    ***0***  FILTER_LOOP_i_6_0_sva[0]_0  (~nand_163_cse && ~FILTER_LOOP_i_6_0_sva[6] && ~FILTER_LOOP_i_6_0_sva[1])
  Row   4:    ***0***  FILTER_LOOP_i_6_0_sva[0]_1  (~nand_163_cse && ~FILTER_LOOP_i_6_0_sva[6] && ~FILTER_LOOP_i_6_0_sva[1])
  Row   5:    ***0***  FILTER_LOOP_i_6_0_sva[6]_0  (~nand_163_cse && ~(FILTER_LOOP_i_6_0_sva[1] | FILTER_LOOP_i_6_0_sva[0]))
  Row   6:    ***0***  FILTER_LOOP_i_6_0_sva[6]_1  (~nand_163_cse && ~(FILTER_LOOP_i_6_0_sva[1] | FILTER_LOOP_i_6_0_sva[0]))
  Row   7:    ***0***  nand_163_cse_0              ~((FILTER_LOOP_i_6_0_sva[1] | FILTER_LOOP_i_6_0_sva[0]) | FILTER_LOOP_i_6_0_sva[6])
  Row   8:          1  nand_163_cse_1              ~((FILTER_LOOP_i_6_0_sva[1] | FILTER_LOOP_i_6_0_sva[0]) | FILTER_LOOP_i_6_0_sva[6])

----------------Focused Expression View-----------------
Line       3073 Item    1  (fsm_output[3] & mux_190_nl)
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  fsm_output[3]         N  No hits                  Hit '_0' and '_1'
     mux_190_nl         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  fsm_output[3]_0       mux_190_nl                    
  Row   2:    ***0***  fsm_output[3]_1       mux_190_nl                    
  Row   3:    ***0***  mux_190_nl_0          fsm_output[3]                 
  Row   4:    ***0***  mux_190_nl_1          fsm_output[3]                 

----------------Focused Expression View-----------------
Line       3075 Item    1  (mux_191_nl & read_inputs_mioi_wen_comp)
Expression totals: 0 of 2 input terms covered = 0.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                 mux_191_nl         N  '_1' not hit             Hit '_1'
  read_inputs_mioi_wen_comp         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_191_nl_0                 read_inputs_mioi_wen_comp     
  Row   2:    ***0***  mux_191_nl_1                 read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_191_nl                    
  Row   4:    ***0***  read_inputs_mioi_wen_comp_1  mux_191_nl                    

----------------Focused Expression View-----------------
Line       3076 Item    1  (and_dcpl_205 ~| fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
   and_dcpl_205         N  '_1' not hit             Hit '_1'
  fsm_output[5]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  and_dcpl_205_0        ~fsm_output[5]                
  Row   2:    ***0***  and_dcpl_205_1        ~fsm_output[5]                
  Row   3:          1  fsm_output[5]_0       ~and_dcpl_205                 
  Row   4:    ***0***  fsm_output[5]_1       ~and_dcpl_205                 

----------------Focused Expression View-----------------
Line       3077 Item    1  (and_dcpl_205 & ~fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
   and_dcpl_205         N  '_1' not hit             Hit '_1'
  fsm_output[5]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  and_dcpl_205_0        ~fsm_output[5]                
  Row   2:    ***0***  and_dcpl_205_1        ~fsm_output[5]                
  Row   3:    ***0***  fsm_output[5]_0       and_dcpl_205                  
  Row   4:    ***0***  fsm_output[5]_1       and_dcpl_205                  

----------------Focused Expression View-----------------
Line       3078 Item    1  (((~FILTER_LOOP_i_6_0_sva[2] | FILTER_LOOP_i_6_0_sva[6]) | FILTER_LOOP_i_6_0_sva[1]) ~| nand_160_cse)
Expression totals: 0 of 4 input terms covered = 0.00%

                Input Term   Covered  Reason for no coverage   Hint
               -----------  --------  -----------------------  --------------
  FILTER_LOOP_i_6_0_sva[2]         N  No hits                  Hit '_0' and '_1'
  FILTER_LOOP_i_6_0_sva[6]         N  No hits                  Hit '_0' and '_1'
  FILTER_LOOP_i_6_0_sva[1]         N  No hits                  Hit '_0' and '_1'
              nand_160_cse         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                  Non-masking condition(s)      
 ---------  ---------  --------------------        -------------------------     
  Row   1:    ***0***  FILTER_LOOP_i_6_0_sva[2]_0  (~nand_160_cse && ~FILTER_LOOP_i_6_0_sva[1] && ~FILTER_LOOP_i_6_0_sva[6])
  Row   2:    ***0***  FILTER_LOOP_i_6_0_sva[2]_1  (~nand_160_cse && ~FILTER_LOOP_i_6_0_sva[1] && ~FILTER_LOOP_i_6_0_sva[6])
  Row   3:    ***0***  FILTER_LOOP_i_6_0_sva[6]_0  (~nand_160_cse && ~FILTER_LOOP_i_6_0_sva[1] && FILTER_LOOP_i_6_0_sva[2])
  Row   4:    ***0***  FILTER_LOOP_i_6_0_sva[6]_1  (~nand_160_cse && ~FILTER_LOOP_i_6_0_sva[1] && FILTER_LOOP_i_6_0_sva[2])
  Row   5:    ***0***  FILTER_LOOP_i_6_0_sva[1]_0  (~nand_160_cse && ~(~FILTER_LOOP_i_6_0_sva[2] | FILTER_LOOP_i_6_0_sva[6]))
  Row   6:    ***0***  FILTER_LOOP_i_6_0_sva[1]_1  (~nand_160_cse && ~(~FILTER_LOOP_i_6_0_sva[2] | FILTER_LOOP_i_6_0_sva[6]))
  Row   7:    ***0***  nand_160_cse_0              ~((~FILTER_LOOP_i_6_0_sva[2] | FILTER_LOOP_i_6_0_sva[6]) | FILTER_LOOP_i_6_0_sva[1])
  Row   8:    ***0***  nand_160_cse_1              ~((~FILTER_LOOP_i_6_0_sva[2] | FILTER_LOOP_i_6_0_sva[6]) | FILTER_LOOP_i_6_0_sva[1])

----------------Focused Expression View-----------------
Line       3081 Item    1  (fsm_output[3] & mux_192_nl)
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  fsm_output[3]         N  No hits                  Hit '_0' and '_1'
     mux_192_nl         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  fsm_output[3]_0       mux_192_nl                    
  Row   2:    ***0***  fsm_output[3]_1       mux_192_nl                    
  Row   3:    ***0***  mux_192_nl_0          fsm_output[3]                 
  Row   4:    ***0***  mux_192_nl_1          fsm_output[3]                 

----------------Focused Expression View-----------------
Line       3083 Item    1  (mux_193_nl & read_inputs_mioi_wen_comp)
Expression totals: 0 of 2 input terms covered = 0.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                 mux_193_nl         N  '_1' not hit             Hit '_1'
  read_inputs_mioi_wen_comp         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_193_nl_0                 read_inputs_mioi_wen_comp     
  Row   2:    ***0***  mux_193_nl_1                 read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_193_nl                    
  Row   4:    ***0***  read_inputs_mioi_wen_comp_1  mux_193_nl                    

----------------Focused Expression View-----------------
Line       3084 Item    1  (and_dcpl_207 ~| fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
   and_dcpl_207         N  '_1' not hit             Hit '_1'
  fsm_output[5]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  and_dcpl_207_0        ~fsm_output[5]                
  Row   2:    ***0***  and_dcpl_207_1        ~fsm_output[5]                
  Row   3:          1  fsm_output[5]_0       ~and_dcpl_207                 
  Row   4:    ***0***  fsm_output[5]_1       ~and_dcpl_207                 

----------------Focused Expression View-----------------
Line       3085 Item    1  (and_dcpl_207 & ~fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
   and_dcpl_207         N  '_1' not hit             Hit '_1'
  fsm_output[5]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  and_dcpl_207_0        ~fsm_output[5]                
  Row   2:    ***0***  and_dcpl_207_1        ~fsm_output[5]                
  Row   3:    ***0***  fsm_output[5]_0       and_dcpl_207                  
  Row   4:    ***0***  fsm_output[5]_1       and_dcpl_207                  

----------------Focused Expression View-----------------
Line       3086 Item    1  (((~FILTER_LOOP_i_6_0_sva[1] | FILTER_LOOP_i_6_0_sva[0]) | FILTER_LOOP_i_6_0_sva[6]) ~| nand_163_cse)
Expression totals: 0 of 4 input terms covered = 0.00%

                Input Term   Covered  Reason for no coverage   Hint
               -----------  --------  -----------------------  --------------
  FILTER_LOOP_i_6_0_sva[1]         N  No hits                  Hit '_0' and '_1'
  FILTER_LOOP_i_6_0_sva[0]         N  No hits                  Hit '_0' and '_1'
  FILTER_LOOP_i_6_0_sva[6]         N  No hits                  Hit '_0' and '_1'
              nand_163_cse         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                  Non-masking condition(s)      
 ---------  ---------  --------------------        -------------------------     
  Row   1:    ***0***  FILTER_LOOP_i_6_0_sva[1]_0  (~nand_163_cse && ~FILTER_LOOP_i_6_0_sva[6] && ~FILTER_LOOP_i_6_0_sva[0])
  Row   2:    ***0***  FILTER_LOOP_i_6_0_sva[1]_1  (~nand_163_cse && ~FILTER_LOOP_i_6_0_sva[6] && ~FILTER_LOOP_i_6_0_sva[0])
  Row   3:    ***0***  FILTER_LOOP_i_6_0_sva[0]_0  (~nand_163_cse && ~FILTER_LOOP_i_6_0_sva[6] && FILTER_LOOP_i_6_0_sva[1])
  Row   4:    ***0***  FILTER_LOOP_i_6_0_sva[0]_1  (~nand_163_cse && ~FILTER_LOOP_i_6_0_sva[6] && FILTER_LOOP_i_6_0_sva[1])
  Row   5:    ***0***  FILTER_LOOP_i_6_0_sva[6]_0  (~nand_163_cse && ~(~FILTER_LOOP_i_6_0_sva[1] | FILTER_LOOP_i_6_0_sva[0]))
  Row   6:    ***0***  FILTER_LOOP_i_6_0_sva[6]_1  (~nand_163_cse && ~(~FILTER_LOOP_i_6_0_sva[1] | FILTER_LOOP_i_6_0_sva[0]))
  Row   7:    ***0***  nand_163_cse_0              ~((~FILTER_LOOP_i_6_0_sva[1] | FILTER_LOOP_i_6_0_sva[0]) | FILTER_LOOP_i_6_0_sva[6])
  Row   8:    ***0***  nand_163_cse_1              ~((~FILTER_LOOP_i_6_0_sva[1] | FILTER_LOOP_i_6_0_sva[0]) | FILTER_LOOP_i_6_0_sva[6])

----------------Focused Expression View-----------------
Line       3089 Item    1  (fsm_output[3] & mux_194_nl)
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  fsm_output[3]         N  No hits                  Hit '_0' and '_1'
     mux_194_nl         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  fsm_output[3]_0       mux_194_nl                    
  Row   2:    ***0***  fsm_output[3]_1       mux_194_nl                    
  Row   3:    ***0***  mux_194_nl_0          fsm_output[3]                 
  Row   4:    ***0***  mux_194_nl_1          fsm_output[3]                 

----------------Focused Expression View-----------------
Line       3091 Item    1  (mux_195_nl & read_inputs_mioi_wen_comp)
Expression totals: 0 of 2 input terms covered = 0.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                 mux_195_nl         N  '_1' not hit             Hit '_1'
  read_inputs_mioi_wen_comp         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_195_nl_0                 read_inputs_mioi_wen_comp     
  Row   2:    ***0***  mux_195_nl_1                 read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_195_nl                    
  Row   4:    ***0***  read_inputs_mioi_wen_comp_1  mux_195_nl                    

----------------Focused Expression View-----------------
Line       3092 Item    1  (and_dcpl_208 ~| fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
   and_dcpl_208         N  '_1' not hit             Hit '_1'
  fsm_output[5]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  and_dcpl_208_0        ~fsm_output[5]                
  Row   2:    ***0***  and_dcpl_208_1        ~fsm_output[5]                
  Row   3:          1  fsm_output[5]_0       ~and_dcpl_208                 
  Row   4:    ***0***  fsm_output[5]_1       ~and_dcpl_208                 

----------------Focused Expression View-----------------
Line       3093 Item    1  (and_dcpl_208 & ~fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
   and_dcpl_208         N  '_1' not hit             Hit '_1'
  fsm_output[5]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  and_dcpl_208_0        ~fsm_output[5]                
  Row   2:    ***0***  and_dcpl_208_1        ~fsm_output[5]                
  Row   3:    ***0***  fsm_output[5]_0       and_dcpl_208                  
  Row   4:    ***0***  fsm_output[5]_1       and_dcpl_208                  

----------------Focused Expression View-----------------
Line       3094 Item    1  (z_out_4[7] & (FILTER_LOOP_i_6_0_sva == 63))
Expression totals: 0 of 2 input terms covered = 0.00%

                     Input Term   Covered  Reason for no coverage   Hint
                    -----------  --------  -----------------------  --------------
                     z_out_4[7]         N  No hits                  Hit '_0' and '_1'
  (FILTER_LOOP_i_6_0_sva == 63)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                       Non-masking condition(s)      
 ---------  ---------  --------------------             -------------------------     
  Row   1:    ***0***  z_out_4[7]_0                     (FILTER_LOOP_i_6_0_sva == 63) 
  Row   2:    ***0***  z_out_4[7]_1                     (FILTER_LOOP_i_6_0_sva == 63) 
  Row   3:          1  (FILTER_LOOP_i_6_0_sva == 63)_0  z_out_4[7]                    
  Row   4:    ***0***  (FILTER_LOOP_i_6_0_sva == 63)_1  z_out_4[7]                    

----------------Focused Expression View-----------------
Line       3095 Item    1  (z_out_4[7] ~& ~(FILTER_LOOP_i_6_0_sva == 63))
Expression totals: 1 of 2 input terms covered = 50.00%

                     Input Term   Covered  Reason for no coverage   Hint
                    -----------  --------  -----------------------  --------------
                     z_out_4[7]         Y
  (FILTER_LOOP_i_6_0_sva == 63)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                       Non-masking condition(s)      
 ---------  ---------  --------------------             -------------------------     
  Row   1:          1  z_out_4[7]_0                     ~(FILTER_LOOP_i_6_0_sva == 63)
  Row   2:          1  z_out_4[7]_1                     ~(FILTER_LOOP_i_6_0_sva == 63)
  Row   3:          1  (FILTER_LOOP_i_6_0_sva == 63)_0  z_out_4[7]                    
  Row   4:    ***0***  (FILTER_LOOP_i_6_0_sva == 63)_1  z_out_4[7]                    

----------------Focused Expression View-----------------
Line       3097 Item    1  (fsm_output[3] & mux_196_nl)
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  fsm_output[3]         N  No hits                  Hit '_0' and '_1'
     mux_196_nl         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  fsm_output[3]_0       mux_196_nl                    
  Row   2:    ***0***  fsm_output[3]_1       mux_196_nl                    
  Row   3:    ***0***  mux_196_nl_0          fsm_output[3]                 
  Row   4:    ***0***  mux_196_nl_1          fsm_output[3]                 

----------------Focused Expression View-----------------
Line       3099 Item    1  (mux_197_nl & read_inputs_mioi_wen_comp)
Expression totals: 0 of 2 input terms covered = 0.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                 mux_197_nl         N  '_1' not hit             Hit '_1'
  read_inputs_mioi_wen_comp         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_197_nl_0                 read_inputs_mioi_wen_comp     
  Row   2:    ***0***  mux_197_nl_1                 read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_197_nl                    
  Row   4:    ***0***  read_inputs_mioi_wen_comp_1  mux_197_nl                    

----------------Focused Expression View-----------------
Line       3100 Item    1  (and_dcpl_212 ~| fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
   and_dcpl_212         N  '_1' not hit             Hit '_1'
  fsm_output[5]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  and_dcpl_212_0        ~fsm_output[5]                
  Row   2:    ***0***  and_dcpl_212_1        ~fsm_output[5]                
  Row   3:          1  fsm_output[5]_0       ~and_dcpl_212                 
  Row   4:    ***0***  fsm_output[5]_1       ~and_dcpl_212                 

----------------Focused Expression View-----------------
Line       3101 Item    1  (and_dcpl_212 & ~fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
   and_dcpl_212         N  '_1' not hit             Hit '_1'
  fsm_output[5]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  and_dcpl_212_0        ~fsm_output[5]                
  Row   2:    ***0***  and_dcpl_212_1        ~fsm_output[5]                
  Row   3:    ***0***  fsm_output[5]_0       and_dcpl_212                  
  Row   4:    ***0***  fsm_output[5]_1       and_dcpl_212                  

----------------Focused Expression View-----------------
Line       3104 Item    1  (fsm_output[3] & mux_198_nl)
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  fsm_output[3]         N  No hits                  Hit '_0' and '_1'
     mux_198_nl         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  fsm_output[3]_0       mux_198_nl                    
  Row   2:    ***0***  fsm_output[3]_1       mux_198_nl                    
  Row   3:    ***0***  mux_198_nl_0          fsm_output[3]                 
  Row   4:    ***0***  mux_198_nl_1          fsm_output[3]                 

----------------Focused Expression View-----------------
Line       3106 Item    1  (mux_199_nl & read_inputs_mioi_wen_comp)
Expression totals: 0 of 2 input terms covered = 0.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                 mux_199_nl         N  '_1' not hit             Hit '_1'
  read_inputs_mioi_wen_comp         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_199_nl_0                 read_inputs_mioi_wen_comp     
  Row   2:    ***0***  mux_199_nl_1                 read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_199_nl                    
  Row   4:    ***0***  read_inputs_mioi_wen_comp_1  mux_199_nl                    

----------------Focused Expression View-----------------
Line       3107 Item    1  (and_dcpl_215 ~| fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
   and_dcpl_215         N  '_1' not hit             Hit '_1'
  fsm_output[5]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  and_dcpl_215_0        ~fsm_output[5]                
  Row   2:    ***0***  and_dcpl_215_1        ~fsm_output[5]                
  Row   3:          1  fsm_output[5]_0       ~and_dcpl_215                 
  Row   4:    ***0***  fsm_output[5]_1       ~and_dcpl_215                 

----------------Focused Expression View-----------------
Line       3108 Item    1  (and_dcpl_215 & ~fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
   and_dcpl_215         N  '_1' not hit             Hit '_1'
  fsm_output[5]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  and_dcpl_215_0        ~fsm_output[5]                
  Row   2:    ***0***  and_dcpl_215_1        ~fsm_output[5]                
  Row   3:    ***0***  fsm_output[5]_0       and_dcpl_215                  
  Row   4:    ***0***  fsm_output[5]_1       and_dcpl_215                  

----------------Focused Expression View-----------------
Line       3111 Item    1  (fsm_output[3] & mux_200_nl)
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  fsm_output[3]         N  No hits                  Hit '_0' and '_1'
     mux_200_nl         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  fsm_output[3]_0       mux_200_nl                    
  Row   2:    ***0***  fsm_output[3]_1       mux_200_nl                    
  Row   3:    ***0***  mux_200_nl_0          fsm_output[3]                 
  Row   4:    ***0***  mux_200_nl_1          fsm_output[3]                 

----------------Focused Expression View-----------------
Line       3113 Item    1  (mux_201_nl & read_inputs_mioi_wen_comp)
Expression totals: 0 of 2 input terms covered = 0.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                 mux_201_nl         N  '_1' not hit             Hit '_1'
  read_inputs_mioi_wen_comp         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_201_nl_0                 read_inputs_mioi_wen_comp     
  Row   2:    ***0***  mux_201_nl_1                 read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_201_nl                    
  Row   4:    ***0***  read_inputs_mioi_wen_comp_1  mux_201_nl                    

----------------Focused Expression View-----------------
Line       3114 Item    1  (and_dcpl_218 ~| fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
   and_dcpl_218         N  '_1' not hit             Hit '_1'
  fsm_output[5]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  and_dcpl_218_0        ~fsm_output[5]                
  Row   2:    ***0***  and_dcpl_218_1        ~fsm_output[5]                
  Row   3:          1  fsm_output[5]_0       ~and_dcpl_218                 
  Row   4:    ***0***  fsm_output[5]_1       ~and_dcpl_218                 

----------------Focused Expression View-----------------
Line       3115 Item    1  (and_dcpl_218 & ~fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
   and_dcpl_218         N  '_1' not hit             Hit '_1'
  fsm_output[5]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  and_dcpl_218_0        ~fsm_output[5]                
  Row   2:    ***0***  and_dcpl_218_1        ~fsm_output[5]                
  Row   3:    ***0***  fsm_output[5]_0       and_dcpl_218                  
  Row   4:    ***0***  fsm_output[5]_1       and_dcpl_218                  

----------------Focused Expression View-----------------
Line       3116 Item    1  (((((~FILTER_LOOP_i_6_0_sva[0] | FILTER_LOOP_i_6_0_sva[6]) | FILTER_LOOP_i_6_0_sva[5]) | FILTER_LOOP_i_6_0_sva[4]) | FILTER_LOOP_i_6_0_sva[3]) ~| nand_cse)
Expression totals: 0 of 6 input terms covered = 0.00%

                Input Term   Covered  Reason for no coverage   Hint
               -----------  --------  -----------------------  --------------
  FILTER_LOOP_i_6_0_sva[0]         N  No hits                  Hit '_0' and '_1'
  FILTER_LOOP_i_6_0_sva[6]         N  No hits                  Hit '_0' and '_1'
  FILTER_LOOP_i_6_0_sva[5]         N  No hits                  Hit '_0' and '_1'
  FILTER_LOOP_i_6_0_sva[4]         N  No hits                  Hit '_0' and '_1'
  FILTER_LOOP_i_6_0_sva[3]         N  No hits                  Hit '_0' and '_1'
                  nand_cse         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                  Non-masking condition(s)      
 ---------  ---------  --------------------        -------------------------     
  Row   1:    ***0***  FILTER_LOOP_i_6_0_sva[0]_0  (~nand_cse && ~FILTER_LOOP_i_6_0_sva[3] && ~FILTER_LOOP_i_6_0_sva[4] && ~FILTER_LOOP_i_6_0_sva[5] && ~FILTER_LOOP_i_6_0_sva[6])
  Row   2:    ***0***  FILTER_LOOP_i_6_0_sva[0]_1  (~nand_cse && ~FILTER_LOOP_i_6_0_sva[3] && ~FILTER_LOOP_i_6_0_sva[4] && ~FILTER_LOOP_i_6_0_sva[5] && ~FILTER_LOOP_i_6_0_sva[6])
  Row   3:    ***0***  FILTER_LOOP_i_6_0_sva[6]_0  (~nand_cse && ~FILTER_LOOP_i_6_0_sva[3] && ~FILTER_LOOP_i_6_0_sva[4] && ~FILTER_LOOP_i_6_0_sva[5] && FILTER_LOOP_i_6_0_sva[0])
  Row   4:    ***0***  FILTER_LOOP_i_6_0_sva[6]_1  (~nand_cse && ~FILTER_LOOP_i_6_0_sva[3] && ~FILTER_LOOP_i_6_0_sva[4] && ~FILTER_LOOP_i_6_0_sva[5] && FILTER_LOOP_i_6_0_sva[0])
  Row   5:    ***0***  FILTER_LOOP_i_6_0_sva[5]_0  (~nand_cse && ~FILTER_LOOP_i_6_0_sva[3] && ~FILTER_LOOP_i_6_0_sva[4] && ~(~FILTER_LOOP_i_6_0_sva[0] | FILTER_LOOP_i_6_0_sva[6]))
  Row   6:    ***0***  FILTER_LOOP_i_6_0_sva[5]_1  (~nand_cse && ~FILTER_LOOP_i_6_0_sva[3] && ~FILTER_LOOP_i_6_0_sva[4] && ~(~FILTER_LOOP_i_6_0_sva[0] | FILTER_LOOP_i_6_0_sva[6]))
  Row   7:    ***0***  FILTER_LOOP_i_6_0_sva[4]_0  (~nand_cse && ~FILTER_LOOP_i_6_0_sva[3] && ~((~FILTER_LOOP_i_6_0_sva[0] | FILTER_LOOP_i_6_0_sva[6]) | FILTER_LOOP_i_6_0_sva[5]))
  Row   8:    ***0***  FILTER_LOOP_i_6_0_sva[4]_1  (~nand_cse && ~FILTER_LOOP_i_6_0_sva[3] && ~((~FILTER_LOOP_i_6_0_sva[0] | FILTER_LOOP_i_6_0_sva[6]) | FILTER_LOOP_i_6_0_sva[5]))
  Row   9:    ***0***  FILTER_LOOP_i_6_0_sva[3]_0  (~nand_cse && ~(((~FILTER_LOOP_i_6_0_sva[0] | FILTER_LOOP_i_6_0_sva[6]) | FILTER_LOOP_i_6_0_sva[5]) | FILTER_LOOP_i_6_0_sva[4]))
 Row   10:    ***0***  FILTER_LOOP_i_6_0_sva[3]_1  (~nand_cse && ~(((~FILTER_LOOP_i_6_0_sva[0] | FILTER_LOOP_i_6_0_sva[6]) | FILTER_LOOP_i_6_0_sva[5]) | FILTER_LOOP_i_6_0_sva[4]))
 Row   11:    ***0***  nand_cse_0                  ~((((~FILTER_LOOP_i_6_0_sva[0] | FILTER_LOOP_i_6_0_sva[6]) | FILTER_LOOP_i_6_0_sva[5]) | FILTER_LOOP_i_6_0_sva[4]) | FILTER_LOOP_i_6_0_sva[3])
 Row   12:    ***0***  nand_cse_1                  ~((((~FILTER_LOOP_i_6_0_sva[0] | FILTER_LOOP_i_6_0_sva[6]) | FILTER_LOOP_i_6_0_sva[5]) | FILTER_LOOP_i_6_0_sva[4]) | FILTER_LOOP_i_6_0_sva[3])

----------------Focused Expression View-----------------
Line       3120 Item    1  (fsm_output[3] & mux_202_nl)
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  fsm_output[3]         N  No hits                  Hit '_0' and '_1'
     mux_202_nl         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  fsm_output[3]_0       mux_202_nl                    
  Row   2:    ***0***  fsm_output[3]_1       mux_202_nl                    
  Row   3:    ***0***  mux_202_nl_0          fsm_output[3]                 
  Row   4:    ***0***  mux_202_nl_1          fsm_output[3]                 

----------------Focused Expression View-----------------
Line       3122 Item    1  (mux_203_nl & read_inputs_mioi_wen_comp)
Expression totals: 0 of 2 input terms covered = 0.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                 mux_203_nl         N  '_1' not hit             Hit '_1'
  read_inputs_mioi_wen_comp         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_203_nl_0                 read_inputs_mioi_wen_comp     
  Row   2:    ***0***  mux_203_nl_1                 read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_203_nl                    
  Row   4:    ***0***  read_inputs_mioi_wen_comp_1  mux_203_nl                    

----------------Focused Expression View-----------------
Line       3123 Item    1  (and_dcpl_220 ~| fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
   and_dcpl_220         N  '_1' not hit             Hit '_1'
  fsm_output[5]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  and_dcpl_220_0        ~fsm_output[5]                
  Row   2:    ***0***  and_dcpl_220_1        ~fsm_output[5]                
  Row   3:          1  fsm_output[5]_0       ~and_dcpl_220                 
  Row   4:    ***0***  fsm_output[5]_1       ~and_dcpl_220                 

----------------Focused Expression View-----------------
Line       3124 Item    1  (and_dcpl_220 & ~fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
   and_dcpl_220         N  '_1' not hit             Hit '_1'
  fsm_output[5]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  and_dcpl_220_0        ~fsm_output[5]                
  Row   2:    ***0***  and_dcpl_220_1        ~fsm_output[5]                
  Row   3:    ***0***  fsm_output[5]_0       and_dcpl_220                  
  Row   4:    ***0***  fsm_output[5]_1       and_dcpl_220                  

----------------Focused Expression View-----------------
Line       3127 Item    1  (fsm_output[3] & mux_204_nl)
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  fsm_output[3]         N  No hits                  Hit '_0' and '_1'
     mux_204_nl         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  fsm_output[3]_0       mux_204_nl                    
  Row   2:    ***0***  fsm_output[3]_1       mux_204_nl                    
  Row   3:    ***0***  mux_204_nl_0          fsm_output[3]                 
  Row   4:    ***0***  mux_204_nl_1          fsm_output[3]                 

----------------Focused Expression View-----------------
Line       3129 Item    1  (mux_205_nl & read_inputs_mioi_wen_comp)
Expression totals: 0 of 2 input terms covered = 0.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                 mux_205_nl         N  '_1' not hit             Hit '_1'
  read_inputs_mioi_wen_comp         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_205_nl_0                 read_inputs_mioi_wen_comp     
  Row   2:    ***0***  mux_205_nl_1                 read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_205_nl                    
  Row   4:    ***0***  read_inputs_mioi_wen_comp_1  mux_205_nl                    

----------------Focused Expression View-----------------
Line       3130 Item    1  (((~read_inputs_mioi_clr_rsc_z & read_inputs_mioi_wen_comp) & (fsm_output[4:3] == 0)) & read_inputs_mioi_tick_rsc_z)
Expression totals: 0 of 4 input terms covered = 0.00%

                   Input Term   Covered  Reason for no coverage   Hint
                  -----------  --------  -----------------------  --------------
   read_inputs_mioi_clr_rsc_z         N  No hits                  Hit '_0' and '_1'
    read_inputs_mioi_wen_comp         N  No hits                  Hit '_0' and '_1'
       (fsm_output[4:3] == 0)         N  No hits                  Hit '_0' and '_1'
  read_inputs_mioi_tick_rsc_z         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                     Non-masking condition(s)      
 ---------  ---------  --------------------           -------------------------     
  Row   1:    ***0***  read_inputs_mioi_clr_rsc_z_0   (read_inputs_mioi_tick_rsc_z && (fsm_output[4:3] == 0) && read_inputs_mioi_wen_comp)
  Row   2:    ***0***  read_inputs_mioi_clr_rsc_z_1   (read_inputs_mioi_tick_rsc_z && (fsm_output[4:3] == 0) && read_inputs_mioi_wen_comp)
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0    (read_inputs_mioi_tick_rsc_z && (fsm_output[4:3] == 0) && ~read_inputs_mioi_clr_rsc_z)
  Row   4:    ***0***  read_inputs_mioi_wen_comp_1    (read_inputs_mioi_tick_rsc_z && (fsm_output[4:3] == 0) && ~read_inputs_mioi_clr_rsc_z)
  Row   5:    ***0***  (fsm_output[4:3] == 0)_0       (read_inputs_mioi_tick_rsc_z && (~read_inputs_mioi_clr_rsc_z & read_inputs_mioi_wen_comp))
  Row   6:    ***0***  (fsm_output[4:3] == 0)_1       (read_inputs_mioi_tick_rsc_z && (~read_inputs_mioi_clr_rsc_z & read_inputs_mioi_wen_comp))
  Row   7:          1  read_inputs_mioi_tick_rsc_z_0  ((~read_inputs_mioi_clr_rsc_z & read_inputs_mioi_wen_comp) & (fsm_output[4:3] == 0))
  Row   8:    ***0***  read_inputs_mioi_tick_rsc_z_1  ((~read_inputs_mioi_clr_rsc_z & read_inputs_mioi_wen_comp) & (fsm_output[4:3] == 0))

----------------Focused Expression View-----------------
Line       3132 Item    1  (read_inputs_mioi_wen_comp & fsm_output[2])
Expression totals: 0 of 2 input terms covered = 0.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
  read_inputs_mioi_wen_comp         N  '_1' not hit             Hit '_1'
              fsm_output[2]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  read_inputs_mioi_wen_comp_0  fsm_output[2]                 
  Row   2:    ***0***  read_inputs_mioi_wen_comp_1  fsm_output[2]                 
  Row   3:          1  fsm_output[2]_0              read_inputs_mioi_wen_comp     
  Row   4:    ***0***  fsm_output[2]_1              read_inputs_mioi_wen_comp     

----------------Focused Expression View-----------------
Line       3133 Item    1  ((((((or_dcpl_110 ~| clr_in_v_sva) & read_inputs_mioi_wen_comp) & (z_out_5 != 66)) & tick_in_v_sva) & filter_cfg_v_sva) & z_out_4[7])
Expression totals: 0 of 7 input terms covered = 0.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                or_dcpl_110         N  No hits                  Hit '_0' and '_1'
               clr_in_v_sva         N  No hits                  Hit '_0' and '_1'
  read_inputs_mioi_wen_comp         N  No hits                  Hit '_0' and '_1'
            (z_out_5 != 66)         N  No hits                  Hit '_0' and '_1'
              tick_in_v_sva         N  No hits                  Hit '_0' and '_1'
           filter_cfg_v_sva         N  No hits                  Hit '_0' and '_1'
                 z_out_4[7]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:    ***0***  or_dcpl_110_0                (z_out_4[7] && filter_cfg_v_sva && tick_in_v_sva && (z_out_5 != 66) && read_inputs_mioi_wen_comp && ~clr_in_v_sva)
  Row   2:    ***0***  or_dcpl_110_1                (z_out_4[7] && filter_cfg_v_sva && tick_in_v_sva && (z_out_5 != 66) && read_inputs_mioi_wen_comp && ~clr_in_v_sva)
  Row   3:    ***0***  clr_in_v_sva_0               (z_out_4[7] && filter_cfg_v_sva && tick_in_v_sva && (z_out_5 != 66) && read_inputs_mioi_wen_comp && ~or_dcpl_110)
  Row   4:    ***0***  clr_in_v_sva_1               (z_out_4[7] && filter_cfg_v_sva && tick_in_v_sva && (z_out_5 != 66) && read_inputs_mioi_wen_comp && ~or_dcpl_110)
  Row   5:    ***0***  read_inputs_mioi_wen_comp_0  (z_out_4[7] && filter_cfg_v_sva && tick_in_v_sva && (z_out_5 != 66) && (or_dcpl_110 ~| clr_in_v_sva))
  Row   6:    ***0***  read_inputs_mioi_wen_comp_1  (z_out_4[7] && filter_cfg_v_sva && tick_in_v_sva && (z_out_5 != 66) && (or_dcpl_110 ~| clr_in_v_sva))
  Row   7:    ***0***  (z_out_5 != 66)_0            (z_out_4[7] && filter_cfg_v_sva && tick_in_v_sva && ((or_dcpl_110 ~| clr_in_v_sva) & read_inputs_mioi_wen_comp))
  Row   8:    ***0***  (z_out_5 != 66)_1            (z_out_4[7] && filter_cfg_v_sva && tick_in_v_sva && ((or_dcpl_110 ~| clr_in_v_sva) & read_inputs_mioi_wen_comp))
  Row   9:    ***0***  tick_in_v_sva_0              (z_out_4[7] && filter_cfg_v_sva && (((or_dcpl_110 ~| clr_in_v_sva) & read_inputs_mioi_wen_comp) & (z_out_5 != 66)))
 Row   10:    ***0***  tick_in_v_sva_1              (z_out_4[7] && filter_cfg_v_sva && (((or_dcpl_110 ~| clr_in_v_sva) & read_inputs_mioi_wen_comp) & (z_out_5 != 66)))
 Row   11:    ***0***  filter_cfg_v_sva_0           (z_out_4[7] && ((((or_dcpl_110 ~| clr_in_v_sva) & read_inputs_mioi_wen_comp) & (z_out_5 != 66)) & tick_in_v_sva))
 Row   12:    ***0***  filter_cfg_v_sva_1           (z_out_4[7] && ((((or_dcpl_110 ~| clr_in_v_sva) & read_inputs_mioi_wen_comp) & (z_out_5 != 66)) & tick_in_v_sva))
 Row   13:    ***0***  z_out_4[7]_0                 (((((or_dcpl_110 ~| clr_in_v_sva) & read_inputs_mioi_wen_comp) & (z_out_5 != 66)) & tick_in_v_sva) & filter_cfg_v_sva)
 Row   14:    ***0***  z_out_4[7]_1                 (((((or_dcpl_110 ~| clr_in_v_sva) & read_inputs_mioi_wen_comp) & (z_out_5 != 66)) & tick_in_v_sva) & filter_cfg_v_sva)

----------------Focused Expression View-----------------
Line       3135 Item    1  ((z_out_4[7] & fsm_output[3]) | fsm_output[4])
Expression totals: 0 of 3 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
     z_out_4[7]         N  No hits                  Hit '_0' and '_1'
  fsm_output[3]         N  '_1' not hit             Hit '_1'
  fsm_output[4]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  z_out_4[7]_0          (~fsm_output[4] && fsm_output[3])
  Row   2:    ***0***  z_out_4[7]_1          (~fsm_output[4] && fsm_output[3])
  Row   3:          1  fsm_output[3]_0       (~fsm_output[4] && z_out_4[7])
  Row   4:    ***0***  fsm_output[3]_1       (~fsm_output[4] && z_out_4[7])
  Row   5:          1  fsm_output[4]_0       ~(z_out_4[7] & fsm_output[3]) 
  Row   6:    ***0***  fsm_output[4]_1       ~(z_out_4[7] & fsm_output[3]) 

----------------Focused Expression View-----------------
Line       3136 Item    1  (tick_in_v_sva & ~z_out_4[7])
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  tick_in_v_sva         N  '_1' not hit             Hit '_1'
     z_out_4[7]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  tick_in_v_sva_0       ~z_out_4[7]                   
  Row   2:    ***0***  tick_in_v_sva_1       ~z_out_4[7]                   
  Row   3:    ***0***  z_out_4[7]_0          tick_in_v_sva                 
  Row   4:    ***0***  z_out_4[7]_1          tick_in_v_sva                 

----------------Focused Expression View-----------------
Line       3137 Item    1  (FILTER_LOOP_i_6_0_sva[4:3] != 0)
Expression totals: 0 of 1 input term covered = 0.00%

                         Input Term   Covered  Reason for no coverage   Hint
                        -----------  --------  -----------------------  --------------
  (FILTER_LOOP_i_6_0_sva[4:3] != 0)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                           Non-masking condition(s)      
 ---------  ---------  --------------------                 -------------------------     
  Row   1:          1  (FILTER_LOOP_i_6_0_sva[4:3] != 0)_0  -                             
  Row   2:    ***0***  (FILTER_LOOP_i_6_0_sva[4:3] != 0)_1  -                             

----------------Focused Expression View-----------------
Line       3138 Item    1  (or_dcpl_16 | FILTER_LOOP_i_6_0_sva[5])
Expression totals: 0 of 2 input terms covered = 0.00%

                Input Term   Covered  Reason for no coverage   Hint
               -----------  --------  -----------------------  --------------
                or_dcpl_16         N  '_1' not hit             Hit '_1'
  FILTER_LOOP_i_6_0_sva[5]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                  Non-masking condition(s)      
 ---------  ---------  --------------------        -------------------------     
  Row   1:          1  or_dcpl_16_0                ~FILTER_LOOP_i_6_0_sva[5]     
  Row   2:    ***0***  or_dcpl_16_1                ~FILTER_LOOP_i_6_0_sva[5]     
  Row   3:          1  FILTER_LOOP_i_6_0_sva[5]_0  ~or_dcpl_16                   
  Row   4:    ***0***  FILTER_LOOP_i_6_0_sva[5]_1  ~or_dcpl_16                   

----------------Focused Expression View-----------------
Line       3139 Item    1  (FILTER_LOOP_i_6_0_sva[1:0] != 1)
Expression totals: 0 of 1 input term covered = 0.00%

                         Input Term   Covered  Reason for no coverage   Hint
                        -----------  --------  -----------------------  --------------
  (FILTER_LOOP_i_6_0_sva[1:0] != 1)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                           Non-masking condition(s)      
 ---------  ---------  --------------------                 -------------------------     
  Row   1:    ***0***  (FILTER_LOOP_i_6_0_sva[1:0] != 1)_0  -                             
  Row   2:          1  (FILTER_LOOP_i_6_0_sva[1:0] != 1)_1  -                             

----------------Focused Expression View-----------------
Line       3140 Item    1  (FILTER_LOOP_i_6_0_sva[6] | FILTER_LOOP_i_6_0_sva[2])
Expression totals: 1 of 2 input terms covered = 50.00%

                Input Term   Covered  Reason for no coverage   Hint
               -----------  --------  -----------------------  --------------
  FILTER_LOOP_i_6_0_sva[6]         Y
  FILTER_LOOP_i_6_0_sva[2]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                  Non-masking condition(s)      
 ---------  ---------  --------------------        -------------------------     
  Row   1:          1  FILTER_LOOP_i_6_0_sva[6]_0  ~FILTER_LOOP_i_6_0_sva[2]     
  Row   2:          1  FILTER_LOOP_i_6_0_sva[6]_1  ~FILTER_LOOP_i_6_0_sva[2]     
  Row   3:          1  FILTER_LOOP_i_6_0_sva[2]_0  ~FILTER_LOOP_i_6_0_sva[6]     
  Row   4:    ***0***  FILTER_LOOP_i_6_0_sva[2]_1  ~FILTER_LOOP_i_6_0_sva[6]     

----------------Focused Expression View-----------------
Line       3141 Item    1  (or_dcpl_19 | or_dcpl_18)
Expression totals: 0 of 2 input terms covered = 0.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
  or_dcpl_19         N  No hits                  Hit '_0' and '_1'
  or_dcpl_18         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  or_dcpl_19_0          ~or_dcpl_18                   
  Row   2:    ***0***  or_dcpl_19_1          ~or_dcpl_18                   
  Row   3:    ***0***  or_dcpl_18_0          ~or_dcpl_19                   
  Row   4:          1  or_dcpl_18_1          ~or_dcpl_19                   

----------------Focused Expression View-----------------
Line       3142 Item    1  ((or_dcpl_20 | or_dcpl_17) & and_dcpl_18)
Expression totals: 0 of 3 input terms covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
   or_dcpl_20         N  No hits                  Hit '_0' and '_1'
   or_dcpl_17         N  No hits                  Hit '_0' and '_1'
  and_dcpl_18         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  or_dcpl_20_0          (and_dcpl_18 && ~or_dcpl_17)  
  Row   2:    ***0***  or_dcpl_20_1          (and_dcpl_18 && ~or_dcpl_17)  
  Row   3:    ***0***  or_dcpl_17_0          (and_dcpl_18 && ~or_dcpl_20)  
  Row   4:    ***0***  or_dcpl_17_1          (and_dcpl_18 && ~or_dcpl_20)  
  Row   5:          1  and_dcpl_18_0         (or_dcpl_20 | or_dcpl_17)     
  Row   6:    ***0***  and_dcpl_18_1         (or_dcpl_20 | or_dcpl_17)     

----------------Focused Expression View-----------------
Line       3143 Item    1  (FILTER_LOOP_i_6_0_sva[1:0] != 2)
Expression totals: 1 of 1 input term covered = 100.00%

----------------Focused Expression View-----------------
Line       3144 Item    1  (or_dcpl_19 | or_dcpl_23)
Expression totals: 0 of 2 input terms covered = 0.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
  or_dcpl_19         N  '_0' not hit             Hit '_0'
  or_dcpl_23         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  or_dcpl_19_0          ~or_dcpl_23                   
  Row   2:          1  or_dcpl_19_1          ~or_dcpl_23                   
  Row   3:    ***0***  or_dcpl_23_0          ~or_dcpl_19                   
  Row   4:          1  or_dcpl_23_1          ~or_dcpl_19                   

----------------Focused Expression View-----------------
Line       3145 Item    1  ((or_dcpl_24 | or_dcpl_17) & and_dcpl_18)
Expression totals: 0 of 3 input terms covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
   or_dcpl_24         N  No hits                  Hit '_0' and '_1'
   or_dcpl_17         N  No hits                  Hit '_0' and '_1'
  and_dcpl_18         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  or_dcpl_24_0          (and_dcpl_18 && ~or_dcpl_17)  
  Row   2:    ***0***  or_dcpl_24_1          (and_dcpl_18 && ~or_dcpl_17)  
  Row   3:    ***0***  or_dcpl_17_0          (and_dcpl_18 && ~or_dcpl_24)  
  Row   4:    ***0***  or_dcpl_17_1          (and_dcpl_18 && ~or_dcpl_24)  
  Row   5:          1  and_dcpl_18_0         (or_dcpl_24 | or_dcpl_17)     
  Row   6:    ***0***  and_dcpl_18_1         (or_dcpl_24 | or_dcpl_17)     

----------------Focused Expression View-----------------
Line       3146 Item    1  (FILTER_LOOP_i_6_0_sva[4:3] != 1)
Expression totals: 0 of 1 input term covered = 0.00%

                         Input Term   Covered  Reason for no coverage   Hint
                        -----------  --------  -----------------------  --------------
  (FILTER_LOOP_i_6_0_sva[4:3] != 1)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                           Non-masking condition(s)      
 ---------  ---------  --------------------                 -------------------------     
  Row   1:    ***0***  (FILTER_LOOP_i_6_0_sva[4:3] != 1)_0  -                             
  Row   2:          1  (FILTER_LOOP_i_6_0_sva[4:3] != 1)_1  -                             

----------------Focused Expression View-----------------
Line       3147 Item    1  (or_dcpl_26 | FILTER_LOOP_i_6_0_sva[5])
Expression totals: 0 of 2 input terms covered = 0.00%

                Input Term   Covered  Reason for no coverage   Hint
               -----------  --------  -----------------------  --------------
                or_dcpl_26         N  '_0' not hit             Hit '_0'
  FILTER_LOOP_i_6_0_sva[5]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                  Non-masking condition(s)      
 ---------  ---------  --------------------        -------------------------     
  Row   1:    ***0***  or_dcpl_26_0                ~FILTER_LOOP_i_6_0_sva[5]     
  Row   2:          1  or_dcpl_26_1                ~FILTER_LOOP_i_6_0_sva[5]     
  Row   3:    ***0***  FILTER_LOOP_i_6_0_sva[5]_0  ~or_dcpl_26                   
  Row   4:    ***0***  FILTER_LOOP_i_6_0_sva[5]_1  ~or_dcpl_26                   

----------------Focused Expression View-----------------
Line       3149 Item    1  (or_dcpl_19 | or_dcpl_28)
Expression totals: 0 of 2 input terms covered = 0.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
  or_dcpl_19         N  No hits                  Hit '_0' and '_1'
  or_dcpl_28         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  or_dcpl_19_0          ~or_dcpl_28                   
  Row   2:    ***0***  or_dcpl_19_1          ~or_dcpl_28                   
  Row   3:    ***0***  or_dcpl_28_0          ~or_dcpl_19                   
  Row   4:          1  or_dcpl_28_1          ~or_dcpl_19                   

----------------Focused Expression View-----------------
Line       3150 Item    1  ((or_dcpl_29 | or_dcpl_27) & and_dcpl_18)
Expression totals: 0 of 3 input terms covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
   or_dcpl_29         N  No hits                  Hit '_0' and '_1'
   or_dcpl_27         N  No hits                  Hit '_0' and '_1'
  and_dcpl_18         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  or_dcpl_29_0          (and_dcpl_18 && ~or_dcpl_27)  
  Row   2:    ***0***  or_dcpl_29_1          (and_dcpl_18 && ~or_dcpl_27)  
  Row   3:    ***0***  or_dcpl_27_0          (and_dcpl_18 && ~or_dcpl_29)  
  Row   4:    ***0***  or_dcpl_27_1          (and_dcpl_18 && ~or_dcpl_29)  
  Row   5:          1  and_dcpl_18_0         (or_dcpl_29 | or_dcpl_27)     
  Row   6:    ***0***  and_dcpl_18_1         (or_dcpl_29 | or_dcpl_27)     

----------------Focused Expression View-----------------
Line       3151 Item    1  ((or_dcpl_24 | or_dcpl_27) & and_dcpl_18)
Expression totals: 0 of 3 input terms covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
   or_dcpl_24         N  No hits                  Hit '_0' and '_1'
   or_dcpl_27         N  No hits                  Hit '_0' and '_1'
  and_dcpl_18         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  or_dcpl_24_0          (and_dcpl_18 && ~or_dcpl_27)  
  Row   2:    ***0***  or_dcpl_24_1          (and_dcpl_18 && ~or_dcpl_27)  
  Row   3:    ***0***  or_dcpl_27_0          (and_dcpl_18 && ~or_dcpl_24)  
  Row   4:    ***0***  or_dcpl_27_1          (and_dcpl_18 && ~or_dcpl_24)  
  Row   5:          1  and_dcpl_18_0         (or_dcpl_24 | or_dcpl_27)     
  Row   6:    ***0***  and_dcpl_18_1         (or_dcpl_24 | or_dcpl_27)     

----------------Focused Expression View-----------------
Line       3152 Item    1  (FILTER_LOOP_i_6_0_sva[1:0] != 0)
Expression totals: 1 of 1 input term covered = 100.00%

----------------Focused Expression View-----------------
Line       3153 Item    1  (FILTER_LOOP_i_6_0_sva[6] | ~FILTER_LOOP_i_6_0_sva[2])
Expression totals: 0 of 2 input terms covered = 0.00%

                Input Term   Covered  Reason for no coverage   Hint
               -----------  --------  -----------------------  --------------
  FILTER_LOOP_i_6_0_sva[6]         N  No hits                  Hit '_0' and '_1'
  FILTER_LOOP_i_6_0_sva[2]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                  Non-masking condition(s)      
 ---------  ---------  --------------------        -------------------------     
  Row   1:    ***0***  FILTER_LOOP_i_6_0_sva[6]_0  FILTER_LOOP_i_6_0_sva[2]      
  Row   2:    ***0***  FILTER_LOOP_i_6_0_sva[6]_1  FILTER_LOOP_i_6_0_sva[2]      
  Row   3:          1  FILTER_LOOP_i_6_0_sva[2]_0  ~FILTER_LOOP_i_6_0_sva[6]     
  Row   4:    ***0***  FILTER_LOOP_i_6_0_sva[2]_1  ~FILTER_LOOP_i_6_0_sva[6]     

----------------Focused Expression View-----------------
Line       3154 Item    1  (or_dcpl_33 | or_dcpl_32)
Expression totals: 0 of 2 input terms covered = 0.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
  or_dcpl_33         N  '_0' not hit             Hit '_0'
  or_dcpl_32         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  or_dcpl_33_0          ~or_dcpl_32                   
  Row   2:          1  or_dcpl_33_1          ~or_dcpl_32                   
  Row   3:    ***0***  or_dcpl_32_0          ~or_dcpl_33                   
  Row   4:    ***0***  or_dcpl_32_1          ~or_dcpl_33                   

----------------Focused Expression View-----------------
Line       3155 Item    1  ((or_dcpl_34 | or_dcpl_27) & and_dcpl_18)
Expression totals: 0 of 3 input terms covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
   or_dcpl_34         N  No hits                  Hit '_0' and '_1'
   or_dcpl_27         N  No hits                  Hit '_0' and '_1'
  and_dcpl_18         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  or_dcpl_34_0          (and_dcpl_18 && ~or_dcpl_27)  
  Row   2:    ***0***  or_dcpl_34_1          (and_dcpl_18 && ~or_dcpl_27)  
  Row   3:    ***0***  or_dcpl_27_0          (and_dcpl_18 && ~or_dcpl_34)  
  Row   4:    ***0***  or_dcpl_27_1          (and_dcpl_18 && ~or_dcpl_34)  
  Row   5:          1  and_dcpl_18_0         (or_dcpl_34 | or_dcpl_27)     
  Row   6:    ***0***  and_dcpl_18_1         (or_dcpl_34 | or_dcpl_27)     

----------------Focused Expression View-----------------
Line       3156 Item    1  (or_dcpl_33 | or_dcpl_18)
Expression totals: 0 of 2 input terms covered = 0.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
  or_dcpl_33         N  No hits                  Hit '_0' and '_1'
  or_dcpl_18         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  or_dcpl_33_0          ~or_dcpl_18                   
  Row   2:    ***0***  or_dcpl_33_1          ~or_dcpl_18                   
  Row   3:    ***0***  or_dcpl_18_0          ~or_dcpl_33                   
  Row   4:    ***0***  or_dcpl_18_1          ~or_dcpl_33                   

----------------Focused Expression View-----------------
Line       3157 Item    1  ((or_dcpl_36 | or_dcpl_27) & and_dcpl_18)
Expression totals: 0 of 3 input terms covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
   or_dcpl_36         N  No hits                  Hit '_0' and '_1'
   or_dcpl_27         N  No hits                  Hit '_0' and '_1'
  and_dcpl_18         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  or_dcpl_36_0          (and_dcpl_18 && ~or_dcpl_27)  
  Row   2:    ***0***  or_dcpl_36_1          (and_dcpl_18 && ~or_dcpl_27)  
  Row   3:    ***0***  or_dcpl_27_0          (and_dcpl_18 && ~or_dcpl_36)  
  Row   4:    ***0***  or_dcpl_27_1          (and_dcpl_18 && ~or_dcpl_36)  
  Row   5:          1  and_dcpl_18_0         (or_dcpl_36 | or_dcpl_27)     
  Row   6:    ***0***  and_dcpl_18_1         (or_dcpl_36 | or_dcpl_27)     

----------------Focused Expression View-----------------
Line       3158 Item    1  (or_dcpl_33 | or_dcpl_23)
Expression totals: 0 of 2 input terms covered = 0.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
  or_dcpl_33         N  '_0' not hit             Hit '_0'
  or_dcpl_23         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  or_dcpl_33_0          ~or_dcpl_23                   
  Row   2:          1  or_dcpl_33_1          ~or_dcpl_23                   
  Row   3:    ***0***  or_dcpl_23_0          ~or_dcpl_33                   
  Row   4:    ***0***  or_dcpl_23_1          ~or_dcpl_33                   

----------------Focused Expression View-----------------
Line       3159 Item    1  ((or_dcpl_38 | or_dcpl_27) & and_dcpl_18)
Expression totals: 0 of 3 input terms covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
   or_dcpl_38         N  No hits                  Hit '_0' and '_1'
   or_dcpl_27         N  No hits                  Hit '_0' and '_1'
  and_dcpl_18         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  or_dcpl_38_0          (and_dcpl_18 && ~or_dcpl_27)  
  Row   2:    ***0***  or_dcpl_38_1          (and_dcpl_18 && ~or_dcpl_27)  
  Row   3:    ***0***  or_dcpl_27_0          (and_dcpl_18 && ~or_dcpl_38)  
  Row   4:    ***0***  or_dcpl_27_1          (and_dcpl_18 && ~or_dcpl_38)  
  Row   5:          1  and_dcpl_18_0         (or_dcpl_38 | or_dcpl_27)     
  Row   6:    ***0***  and_dcpl_18_1         (or_dcpl_38 | or_dcpl_27)     

----------------Focused Expression View-----------------
Line       3160 Item    1  (or_dcpl_33 | or_dcpl_28)
Expression totals: 0 of 2 input terms covered = 0.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
  or_dcpl_33         N  No hits                  Hit '_0' and '_1'
  or_dcpl_28         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  or_dcpl_33_0          ~or_dcpl_28                   
  Row   2:    ***0***  or_dcpl_33_1          ~or_dcpl_28                   
  Row   3:    ***0***  or_dcpl_28_0          ~or_dcpl_33                   
  Row   4:    ***0***  or_dcpl_28_1          ~or_dcpl_33                   

----------------Focused Expression View-----------------
Line       3161 Item    1  ((or_dcpl_40 | or_dcpl_27) & and_dcpl_18)
Expression totals: 0 of 3 input terms covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
   or_dcpl_40         N  No hits                  Hit '_0' and '_1'
   or_dcpl_27         N  No hits                  Hit '_0' and '_1'
  and_dcpl_18         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  or_dcpl_40_0          (and_dcpl_18 && ~or_dcpl_27)  
  Row   2:    ***0***  or_dcpl_40_1          (and_dcpl_18 && ~or_dcpl_27)  
  Row   3:    ***0***  or_dcpl_27_0          (and_dcpl_18 && ~or_dcpl_40)  
  Row   4:    ***0***  or_dcpl_27_1          (and_dcpl_18 && ~or_dcpl_40)  
  Row   5:          1  and_dcpl_18_0         (or_dcpl_40 | or_dcpl_27)     
  Row   6:    ***0***  and_dcpl_18_1         (or_dcpl_40 | or_dcpl_27)     

----------------Focused Expression View-----------------
Line       3162 Item    1  (FILTER_LOOP_i_6_0_sva[4:3] != 2)
Expression totals: 0 of 1 input term covered = 0.00%

                         Input Term   Covered  Reason for no coverage   Hint
                        -----------  --------  -----------------------  --------------
  (FILTER_LOOP_i_6_0_sva[4:3] != 2)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                           Non-masking condition(s)      
 ---------  ---------  --------------------                 -------------------------     
  Row   1:    ***0***  (FILTER_LOOP_i_6_0_sva[4:3] != 2)_0  -                             
  Row   2:          1  (FILTER_LOOP_i_6_0_sva[4:3] != 2)_1  -                             

----------------Focused Expression View-----------------
Line       3163 Item    1  (or_dcpl_42 | FILTER_LOOP_i_6_0_sva[5])
Expression totals: 0 of 2 input terms covered = 0.00%

                Input Term   Covered  Reason for no coverage   Hint
               -----------  --------  -----------------------  --------------
                or_dcpl_42         N  '_0' not hit             Hit '_0'
  FILTER_LOOP_i_6_0_sva[5]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                  Non-masking condition(s)      
 ---------  ---------  --------------------        -------------------------     
  Row   1:    ***0***  or_dcpl_42_0                ~FILTER_LOOP_i_6_0_sva[5]     
  Row   2:          1  or_dcpl_42_1                ~FILTER_LOOP_i_6_0_sva[5]     
  Row   3:    ***0***  FILTER_LOOP_i_6_0_sva[5]_0  ~or_dcpl_42                   
  Row   4:    ***0***  FILTER_LOOP_i_6_0_sva[5]_1  ~or_dcpl_42                   

----------------Focused Expression View-----------------
Line       3164 Item    1  (or_dcpl_19 | or_dcpl_32)
Expression totals: 0 of 2 input terms covered = 0.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
  or_dcpl_19         N  '_1' not hit             Hit '_1'
  or_dcpl_32         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  or_dcpl_19_0          ~or_dcpl_32                   
  Row   2:    ***0***  or_dcpl_19_1          ~or_dcpl_32                   
  Row   3:          1  or_dcpl_32_0          ~or_dcpl_19                   
  Row   4:    ***0***  or_dcpl_32_1          ~or_dcpl_19                   

----------------Focused Expression View-----------------
Line       3165 Item    1  ((or_dcpl_44 | or_dcpl_43) & and_dcpl_18)
Expression totals: 0 of 3 input terms covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
   or_dcpl_44         N  No hits                  Hit '_0' and '_1'
   or_dcpl_43         N  No hits                  Hit '_0' and '_1'
  and_dcpl_18         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  or_dcpl_44_0          (and_dcpl_18 && ~or_dcpl_43)  
  Row   2:    ***0***  or_dcpl_44_1          (and_dcpl_18 && ~or_dcpl_43)  
  Row   3:    ***0***  or_dcpl_43_0          (and_dcpl_18 && ~or_dcpl_44)  
  Row   4:    ***0***  or_dcpl_43_1          (and_dcpl_18 && ~or_dcpl_44)  
  Row   5:          1  and_dcpl_18_0         (or_dcpl_44 | or_dcpl_43)     
  Row   6:    ***0***  and_dcpl_18_1         (or_dcpl_44 | or_dcpl_43)     

----------------Focused Expression View-----------------
Line       3166 Item    1  ((or_dcpl_20 | or_dcpl_43) & and_dcpl_18)
Expression totals: 0 of 3 input terms covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
   or_dcpl_20         N  No hits                  Hit '_0' and '_1'
   or_dcpl_43         N  No hits                  Hit '_0' and '_1'
  and_dcpl_18         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  or_dcpl_20_0          (and_dcpl_18 && ~or_dcpl_43)  
  Row   2:    ***0***  or_dcpl_20_1          (and_dcpl_18 && ~or_dcpl_43)  
  Row   3:    ***0***  or_dcpl_43_0          (and_dcpl_18 && ~or_dcpl_20)  
  Row   4:    ***0***  or_dcpl_43_1          (and_dcpl_18 && ~or_dcpl_20)  
  Row   5:          1  and_dcpl_18_0         (or_dcpl_20 | or_dcpl_43)     
  Row   6:    ***0***  and_dcpl_18_1         (or_dcpl_20 | or_dcpl_43)     

----------------Focused Expression View-----------------
Line       3167 Item    1  ((or_dcpl_24 | or_dcpl_43) & and_dcpl_18)
Expression totals: 0 of 3 input terms covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
   or_dcpl_24         N  No hits                  Hit '_0' and '_1'
   or_dcpl_43         N  No hits                  Hit '_0' and '_1'
  and_dcpl_18         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  or_dcpl_24_0          (and_dcpl_18 && ~or_dcpl_43)  
  Row   2:    ***0***  or_dcpl_24_1          (and_dcpl_18 && ~or_dcpl_43)  
  Row   3:    ***0***  or_dcpl_43_0          (and_dcpl_18 && ~or_dcpl_24)  
  Row   4:    ***0***  or_dcpl_43_1          (and_dcpl_18 && ~or_dcpl_24)  
  Row   5:          1  and_dcpl_18_0         (or_dcpl_24 | or_dcpl_43)     
  Row   6:    ***0***  and_dcpl_18_1         (or_dcpl_24 | or_dcpl_43)     

----------------Focused Expression View-----------------
Line       3168 Item    1  ((or_dcpl_29 | or_dcpl_43) & and_dcpl_18)
Expression totals: 0 of 3 input terms covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
   or_dcpl_29         N  No hits                  Hit '_0' and '_1'
   or_dcpl_43         N  No hits                  Hit '_0' and '_1'
  and_dcpl_18         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  or_dcpl_29_0          (and_dcpl_18 && ~or_dcpl_43)  
  Row   2:    ***0***  or_dcpl_29_1          (and_dcpl_18 && ~or_dcpl_43)  
  Row   3:    ***0***  or_dcpl_43_0          (and_dcpl_18 && ~or_dcpl_29)  
  Row   4:    ***0***  or_dcpl_43_1          (and_dcpl_18 && ~or_dcpl_29)  
  Row   5:          1  and_dcpl_18_0         (or_dcpl_29 | or_dcpl_43)     
  Row   6:    ***0***  and_dcpl_18_1         (or_dcpl_29 | or_dcpl_43)     

----------------Focused Expression View-----------------
Line       3169 Item    1  ((or_dcpl_34 | or_dcpl_43) & and_dcpl_18)
Expression totals: 0 of 3 input terms covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
   or_dcpl_34         N  No hits                  Hit '_0' and '_1'
   or_dcpl_43         N  No hits                  Hit '_0' and '_1'
  and_dcpl_18         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  or_dcpl_34_0          (and_dcpl_18 && ~or_dcpl_43)  
  Row   2:    ***0***  or_dcpl_34_1          (and_dcpl_18 && ~or_dcpl_43)  
  Row   3:    ***0***  or_dcpl_43_0          (and_dcpl_18 && ~or_dcpl_34)  
  Row   4:    ***0***  or_dcpl_43_1          (and_dcpl_18 && ~or_dcpl_34)  
  Row   5:          1  and_dcpl_18_0         (or_dcpl_34 | or_dcpl_43)     
  Row   6:    ***0***  and_dcpl_18_1         (or_dcpl_34 | or_dcpl_43)     

----------------Focused Expression View-----------------
Line       3170 Item    1  ((or_dcpl_29 | or_dcpl_17) & and_dcpl_18)
Expression totals: 0 of 3 input terms covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
   or_dcpl_29         N  No hits                  Hit '_0' and '_1'
   or_dcpl_17         N  No hits                  Hit '_0' and '_1'
  and_dcpl_18         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  or_dcpl_29_0          (and_dcpl_18 && ~or_dcpl_17)  
  Row   2:    ***0***  or_dcpl_29_1          (and_dcpl_18 && ~or_dcpl_17)  
  Row   3:    ***0***  or_dcpl_17_0          (and_dcpl_18 && ~or_dcpl_29)  
  Row   4:    ***0***  or_dcpl_17_1          (and_dcpl_18 && ~or_dcpl_29)  
  Row   5:          1  and_dcpl_18_0         (or_dcpl_29 | or_dcpl_17)     
  Row   6:    ***0***  and_dcpl_18_1         (or_dcpl_29 | or_dcpl_17)     

----------------Focused Expression View-----------------
Line       3171 Item    1  ((or_dcpl_36 | or_dcpl_43) & and_dcpl_18)
Expression totals: 0 of 3 input terms covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
   or_dcpl_36         N  No hits                  Hit '_0' and '_1'
   or_dcpl_43         N  No hits                  Hit '_0' and '_1'
  and_dcpl_18         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  or_dcpl_36_0          (and_dcpl_18 && ~or_dcpl_43)  
  Row   2:    ***0***  or_dcpl_36_1          (and_dcpl_18 && ~or_dcpl_43)  
  Row   3:    ***0***  or_dcpl_43_0          (and_dcpl_18 && ~or_dcpl_36)  
  Row   4:    ***0***  or_dcpl_43_1          (and_dcpl_18 && ~or_dcpl_36)  
  Row   5:          1  and_dcpl_18_0         (or_dcpl_36 | or_dcpl_43)     
  Row   6:    ***0***  and_dcpl_18_1         (or_dcpl_36 | or_dcpl_43)     

----------------Focused Expression View-----------------
Line       3172 Item    1  ((or_dcpl_38 | or_dcpl_43) & and_dcpl_18)
Expression totals: 0 of 3 input terms covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
   or_dcpl_38         N  No hits                  Hit '_0' and '_1'
   or_dcpl_43         N  No hits                  Hit '_0' and '_1'
  and_dcpl_18         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  or_dcpl_38_0          (and_dcpl_18 && ~or_dcpl_43)  
  Row   2:    ***0***  or_dcpl_38_1          (and_dcpl_18 && ~or_dcpl_43)  
  Row   3:    ***0***  or_dcpl_43_0          (and_dcpl_18 && ~or_dcpl_38)  
  Row   4:    ***0***  or_dcpl_43_1          (and_dcpl_18 && ~or_dcpl_38)  
  Row   5:          1  and_dcpl_18_0         (or_dcpl_38 | or_dcpl_43)     
  Row   6:    ***0***  and_dcpl_18_1         (or_dcpl_38 | or_dcpl_43)     

----------------Focused Expression View-----------------
Line       3173 Item    1  ((or_dcpl_40 | or_dcpl_43) & and_dcpl_18)
Expression totals: 0 of 3 input terms covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
   or_dcpl_40         N  No hits                  Hit '_0' and '_1'
   or_dcpl_43         N  No hits                  Hit '_0' and '_1'
  and_dcpl_18         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  or_dcpl_40_0          (and_dcpl_18 && ~or_dcpl_43)  
  Row   2:    ***0***  or_dcpl_40_1          (and_dcpl_18 && ~or_dcpl_43)  
  Row   3:    ***0***  or_dcpl_43_0          (and_dcpl_18 && ~or_dcpl_40)  
  Row   4:    ***0***  or_dcpl_43_1          (and_dcpl_18 && ~or_dcpl_40)  
  Row   5:          1  and_dcpl_18_0         (or_dcpl_40 | or_dcpl_43)     
  Row   6:    ***0***  and_dcpl_18_1         (or_dcpl_40 | or_dcpl_43)     

----------------Focused Expression View-----------------
Line       3174 Item    1  (nand_145_cse | FILTER_LOOP_i_6_0_sva[5])
Expression totals: 0 of 2 input terms covered = 0.00%

                Input Term   Covered  Reason for no coverage   Hint
               -----------  --------  -----------------------  --------------
              nand_145_cse         N  '_0' not hit             Hit '_0'
  FILTER_LOOP_i_6_0_sva[5]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                  Non-masking condition(s)      
 ---------  ---------  --------------------        -------------------------     
  Row   1:    ***0***  nand_145_cse_0              ~FILTER_LOOP_i_6_0_sva[5]     
  Row   2:          1  nand_145_cse_1              ~FILTER_LOOP_i_6_0_sva[5]     
  Row   3:    ***0***  FILTER_LOOP_i_6_0_sva[5]_0  ~nand_145_cse                 
  Row   4:    ***0***  FILTER_LOOP_i_6_0_sva[5]_1  ~nand_145_cse                 

----------------Focused Expression View-----------------
Line       3175 Item    1  ((or_dcpl_44 | or_dcpl_55) & and_dcpl_18)
Expression totals: 0 of 3 input terms covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
   or_dcpl_44         N  No hits                  Hit '_0' and '_1'
   or_dcpl_55         N  No hits                  Hit '_0' and '_1'
  and_dcpl_18         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  or_dcpl_44_0          (and_dcpl_18 && ~or_dcpl_55)  
  Row   2:    ***0***  or_dcpl_44_1          (and_dcpl_18 && ~or_dcpl_55)  
  Row   3:    ***0***  or_dcpl_55_0          (and_dcpl_18 && ~or_dcpl_44)  
  Row   4:    ***0***  or_dcpl_55_1          (and_dcpl_18 && ~or_dcpl_44)  
  Row   5:          1  and_dcpl_18_0         (or_dcpl_44 | or_dcpl_55)     
  Row   6:    ***0***  and_dcpl_18_1         (or_dcpl_44 | or_dcpl_55)     

----------------Focused Expression View-----------------
Line       3176 Item    1  ((or_dcpl_20 | or_dcpl_55) & and_dcpl_18)
Expression totals: 0 of 3 input terms covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
   or_dcpl_20         N  No hits                  Hit '_0' and '_1'
   or_dcpl_55         N  No hits                  Hit '_0' and '_1'
  and_dcpl_18         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  or_dcpl_20_0          (and_dcpl_18 && ~or_dcpl_55)  
  Row   2:    ***0***  or_dcpl_20_1          (and_dcpl_18 && ~or_dcpl_55)  
  Row   3:    ***0***  or_dcpl_55_0          (and_dcpl_18 && ~or_dcpl_20)  
  Row   4:    ***0***  or_dcpl_55_1          (and_dcpl_18 && ~or_dcpl_20)  
  Row   5:          1  and_dcpl_18_0         (or_dcpl_20 | or_dcpl_55)     
  Row   6:    ***0***  and_dcpl_18_1         (or_dcpl_20 | or_dcpl_55)     

----------------Focused Expression View-----------------
Line       3177 Item    1  ((or_dcpl_24 | or_dcpl_55) & and_dcpl_18)
Expression totals: 0 of 3 input terms covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
   or_dcpl_24         N  No hits                  Hit '_0' and '_1'
   or_dcpl_55         N  No hits                  Hit '_0' and '_1'
  and_dcpl_18         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  or_dcpl_24_0          (and_dcpl_18 && ~or_dcpl_55)  
  Row   2:    ***0***  or_dcpl_24_1          (and_dcpl_18 && ~or_dcpl_55)  
  Row   3:    ***0***  or_dcpl_55_0          (and_dcpl_18 && ~or_dcpl_24)  
  Row   4:    ***0***  or_dcpl_55_1          (and_dcpl_18 && ~or_dcpl_24)  
  Row   5:          1  and_dcpl_18_0         (or_dcpl_24 | or_dcpl_55)     
  Row   6:    ***0***  and_dcpl_18_1         (or_dcpl_24 | or_dcpl_55)     

----------------Focused Expression View-----------------
Line       3178 Item    1  ((or_dcpl_29 | or_dcpl_55) & and_dcpl_18)
Expression totals: 0 of 3 input terms covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
   or_dcpl_29         N  No hits                  Hit '_0' and '_1'
   or_dcpl_55         N  No hits                  Hit '_0' and '_1'
  and_dcpl_18         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  or_dcpl_29_0          (and_dcpl_18 && ~or_dcpl_55)  
  Row   2:    ***0***  or_dcpl_29_1          (and_dcpl_18 && ~or_dcpl_55)  
  Row   3:    ***0***  or_dcpl_55_0          (and_dcpl_18 && ~or_dcpl_29)  
  Row   4:    ***0***  or_dcpl_55_1          (and_dcpl_18 && ~or_dcpl_29)  
  Row   5:          1  and_dcpl_18_0         (or_dcpl_29 | or_dcpl_55)     
  Row   6:    ***0***  and_dcpl_18_1         (or_dcpl_29 | or_dcpl_55)     

----------------Focused Expression View-----------------
Line       3179 Item    1  ((or_dcpl_34 | or_dcpl_55) & and_dcpl_18)
Expression totals: 0 of 3 input terms covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
   or_dcpl_34         N  No hits                  Hit '_0' and '_1'
   or_dcpl_55         N  No hits                  Hit '_0' and '_1'
  and_dcpl_18         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  or_dcpl_34_0          (and_dcpl_18 && ~or_dcpl_55)  
  Row   2:    ***0***  or_dcpl_34_1          (and_dcpl_18 && ~or_dcpl_55)  
  Row   3:    ***0***  or_dcpl_55_0          (and_dcpl_18 && ~or_dcpl_34)  
  Row   4:    ***0***  or_dcpl_55_1          (and_dcpl_18 && ~or_dcpl_34)  
  Row   5:          1  and_dcpl_18_0         (or_dcpl_34 | or_dcpl_55)     
  Row   6:    ***0***  and_dcpl_18_1         (or_dcpl_34 | or_dcpl_55)     

----------------Focused Expression View-----------------
Line       3180 Item    1  ((or_dcpl_36 | or_dcpl_55) & and_dcpl_18)
Expression totals: 0 of 3 input terms covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
   or_dcpl_36         N  No hits                  Hit '_0' and '_1'
   or_dcpl_55         N  No hits                  Hit '_0' and '_1'
  and_dcpl_18         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  or_dcpl_36_0          (and_dcpl_18 && ~or_dcpl_55)  
  Row   2:    ***0***  or_dcpl_36_1          (and_dcpl_18 && ~or_dcpl_55)  
  Row   3:    ***0***  or_dcpl_55_0          (and_dcpl_18 && ~or_dcpl_36)  
  Row   4:    ***0***  or_dcpl_55_1          (and_dcpl_18 && ~or_dcpl_36)  
  Row   5:          1  and_dcpl_18_0         (or_dcpl_36 | or_dcpl_55)     
  Row   6:    ***0***  and_dcpl_18_1         (or_dcpl_36 | or_dcpl_55)     

----------------Focused Expression View-----------------
Line       3181 Item    1  ((or_dcpl_38 | or_dcpl_55) & and_dcpl_18)
Expression totals: 0 of 3 input terms covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
   or_dcpl_38         N  No hits                  Hit '_0' and '_1'
   or_dcpl_55         N  No hits                  Hit '_0' and '_1'
  and_dcpl_18         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  or_dcpl_38_0          (and_dcpl_18 && ~or_dcpl_55)  
  Row   2:    ***0***  or_dcpl_38_1          (and_dcpl_18 && ~or_dcpl_55)  
  Row   3:    ***0***  or_dcpl_55_0          (and_dcpl_18 && ~or_dcpl_38)  
  Row   4:    ***0***  or_dcpl_55_1          (and_dcpl_18 && ~or_dcpl_38)  
  Row   5:          1  and_dcpl_18_0         (or_dcpl_38 | or_dcpl_55)     
  Row   6:    ***0***  and_dcpl_18_1         (or_dcpl_38 | or_dcpl_55)     

----------------Focused Expression View-----------------
Line       3182 Item    1  ((or_dcpl_34 | or_dcpl_17) & and_dcpl_18)
Expression totals: 0 of 3 input terms covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
   or_dcpl_34         N  No hits                  Hit '_0' and '_1'
   or_dcpl_17         N  No hits                  Hit '_0' and '_1'
  and_dcpl_18         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  or_dcpl_34_0          (and_dcpl_18 && ~or_dcpl_17)  
  Row   2:    ***0***  or_dcpl_34_1          (and_dcpl_18 && ~or_dcpl_17)  
  Row   3:    ***0***  or_dcpl_17_0          (and_dcpl_18 && ~or_dcpl_34)  
  Row   4:    ***0***  or_dcpl_17_1          (and_dcpl_18 && ~or_dcpl_34)  
  Row   5:          1  and_dcpl_18_0         (or_dcpl_34 | or_dcpl_17)     
  Row   6:    ***0***  and_dcpl_18_1         (or_dcpl_34 | or_dcpl_17)     

----------------Focused Expression View-----------------
Line       3183 Item    1  ((or_dcpl_40 | or_dcpl_55) & and_dcpl_18)
Expression totals: 0 of 3 input terms covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
   or_dcpl_40         N  No hits                  Hit '_0' and '_1'
   or_dcpl_55         N  No hits                  Hit '_0' and '_1'
  and_dcpl_18         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  or_dcpl_40_0          (and_dcpl_18 && ~or_dcpl_55)  
  Row   2:    ***0***  or_dcpl_40_1          (and_dcpl_18 && ~or_dcpl_55)  
  Row   3:    ***0***  or_dcpl_55_0          (and_dcpl_18 && ~or_dcpl_40)  
  Row   4:    ***0***  or_dcpl_55_1          (and_dcpl_18 && ~or_dcpl_40)  
  Row   5:          1  and_dcpl_18_0         (or_dcpl_40 | or_dcpl_55)     
  Row   6:    ***0***  and_dcpl_18_1         (or_dcpl_40 | or_dcpl_55)     

----------------Focused Expression View-----------------
Line       3184 Item    1  (or_dcpl_16 | ~FILTER_LOOP_i_6_0_sva[5])
Expression totals: 0 of 2 input terms covered = 0.00%

                Input Term   Covered  Reason for no coverage   Hint
               -----------  --------  -----------------------  --------------
                or_dcpl_16         N  No hits                  Hit '_0' and '_1'
  FILTER_LOOP_i_6_0_sva[5]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                  Non-masking condition(s)      
 ---------  ---------  --------------------        -------------------------     
  Row   1:    ***0***  or_dcpl_16_0                FILTER_LOOP_i_6_0_sva[5]      
  Row   2:    ***0***  or_dcpl_16_1                FILTER_LOOP_i_6_0_sva[5]      
  Row   3:          1  FILTER_LOOP_i_6_0_sva[5]_0  ~or_dcpl_16                   
  Row   4:    ***0***  FILTER_LOOP_i_6_0_sva[5]_1  ~or_dcpl_16                   

----------------Focused Expression View-----------------
Line       3185 Item    1  ((or_dcpl_44 | or_dcpl_65) & and_dcpl_18)
Expression totals: 0 of 3 input terms covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
   or_dcpl_44         N  No hits                  Hit '_0' and '_1'
   or_dcpl_65         N  No hits                  Hit '_0' and '_1'
  and_dcpl_18         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  or_dcpl_44_0          (and_dcpl_18 && ~or_dcpl_65)  
  Row   2:    ***0***  or_dcpl_44_1          (and_dcpl_18 && ~or_dcpl_65)  
  Row   3:    ***0***  or_dcpl_65_0          (and_dcpl_18 && ~or_dcpl_44)  
  Row   4:    ***0***  or_dcpl_65_1          (and_dcpl_18 && ~or_dcpl_44)  
  Row   5:          1  and_dcpl_18_0         (or_dcpl_44 | or_dcpl_65)     
  Row   6:    ***0***  and_dcpl_18_1         (or_dcpl_44 | or_dcpl_65)     

----------------Focused Expression View-----------------
Line       3186 Item    1  ((or_dcpl_20 | or_dcpl_65) & and_dcpl_18)
Expression totals: 0 of 3 input terms covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
   or_dcpl_20         N  No hits                  Hit '_0' and '_1'
   or_dcpl_65         N  No hits                  Hit '_0' and '_1'
  and_dcpl_18         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  or_dcpl_20_0          (and_dcpl_18 && ~or_dcpl_65)  
  Row   2:    ***0***  or_dcpl_20_1          (and_dcpl_18 && ~or_dcpl_65)  
  Row   3:    ***0***  or_dcpl_65_0          (and_dcpl_18 && ~or_dcpl_20)  
  Row   4:    ***0***  or_dcpl_65_1          (and_dcpl_18 && ~or_dcpl_20)  
  Row   5:          1  and_dcpl_18_0         (or_dcpl_20 | or_dcpl_65)     
  Row   6:    ***0***  and_dcpl_18_1         (or_dcpl_20 | or_dcpl_65)     

----------------Focused Expression View-----------------
Line       3187 Item    1  ((or_dcpl_24 | or_dcpl_65) & and_dcpl_18)
Expression totals: 0 of 3 input terms covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
   or_dcpl_24         N  No hits                  Hit '_0' and '_1'
   or_dcpl_65         N  No hits                  Hit '_0' and '_1'
  and_dcpl_18         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  or_dcpl_24_0          (and_dcpl_18 && ~or_dcpl_65)  
  Row   2:    ***0***  or_dcpl_24_1          (and_dcpl_18 && ~or_dcpl_65)  
  Row   3:    ***0***  or_dcpl_65_0          (and_dcpl_18 && ~or_dcpl_24)  
  Row   4:    ***0***  or_dcpl_65_1          (and_dcpl_18 && ~or_dcpl_24)  
  Row   5:          1  and_dcpl_18_0         (or_dcpl_24 | or_dcpl_65)     
  Row   6:    ***0***  and_dcpl_18_1         (or_dcpl_24 | or_dcpl_65)     

----------------Focused Expression View-----------------
Line       3188 Item    1  ((or_dcpl_29 | or_dcpl_65) & and_dcpl_18)
Expression totals: 0 of 3 input terms covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
   or_dcpl_29         N  No hits                  Hit '_0' and '_1'
   or_dcpl_65         N  No hits                  Hit '_0' and '_1'
  and_dcpl_18         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  or_dcpl_29_0          (and_dcpl_18 && ~or_dcpl_65)  
  Row   2:    ***0***  or_dcpl_29_1          (and_dcpl_18 && ~or_dcpl_65)  
  Row   3:    ***0***  or_dcpl_65_0          (and_dcpl_18 && ~or_dcpl_29)  
  Row   4:    ***0***  or_dcpl_65_1          (and_dcpl_18 && ~or_dcpl_29)  
  Row   5:          1  and_dcpl_18_0         (or_dcpl_29 | or_dcpl_65)     
  Row   6:    ***0***  and_dcpl_18_1         (or_dcpl_29 | or_dcpl_65)     

----------------Focused Expression View-----------------
Line       3189 Item    1  ((or_dcpl_34 | or_dcpl_65) & and_dcpl_18)
Expression totals: 0 of 3 input terms covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
   or_dcpl_34         N  No hits                  Hit '_0' and '_1'
   or_dcpl_65         N  No hits                  Hit '_0' and '_1'
  and_dcpl_18         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  or_dcpl_34_0          (and_dcpl_18 && ~or_dcpl_65)  
  Row   2:    ***0***  or_dcpl_34_1          (and_dcpl_18 && ~or_dcpl_65)  
  Row   3:    ***0***  or_dcpl_65_0          (and_dcpl_18 && ~or_dcpl_34)  
  Row   4:    ***0***  or_dcpl_65_1          (and_dcpl_18 && ~or_dcpl_34)  
  Row   5:          1  and_dcpl_18_0         (or_dcpl_34 | or_dcpl_65)     
  Row   6:    ***0***  and_dcpl_18_1         (or_dcpl_34 | or_dcpl_65)     

----------------Focused Expression View-----------------
Line       3190 Item    1  ((or_dcpl_36 | or_dcpl_65) & and_dcpl_18)
Expression totals: 0 of 3 input terms covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
   or_dcpl_36         N  No hits                  Hit '_0' and '_1'
   or_dcpl_65         N  No hits                  Hit '_0' and '_1'
  and_dcpl_18         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  or_dcpl_36_0          (and_dcpl_18 && ~or_dcpl_65)  
  Row   2:    ***0***  or_dcpl_36_1          (and_dcpl_18 && ~or_dcpl_65)  
  Row   3:    ***0***  or_dcpl_65_0          (and_dcpl_18 && ~or_dcpl_36)  
  Row   4:    ***0***  or_dcpl_65_1          (and_dcpl_18 && ~or_dcpl_36)  
  Row   5:          1  and_dcpl_18_0         (or_dcpl_36 | or_dcpl_65)     
  Row   6:    ***0***  and_dcpl_18_1         (or_dcpl_36 | or_dcpl_65)     

----------------Focused Expression View-----------------
Line       3191 Item    1  ((or_dcpl_38 | or_dcpl_65) & and_dcpl_18)
Expression totals: 0 of 3 input terms covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
   or_dcpl_38         N  No hits                  Hit '_0' and '_1'
   or_dcpl_65         N  No hits                  Hit '_0' and '_1'
  and_dcpl_18         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  or_dcpl_38_0          (and_dcpl_18 && ~or_dcpl_65)  
  Row   2:    ***0***  or_dcpl_38_1          (and_dcpl_18 && ~or_dcpl_65)  
  Row   3:    ***0***  or_dcpl_65_0          (and_dcpl_18 && ~or_dcpl_38)  
  Row   4:    ***0***  or_dcpl_65_1          (and_dcpl_18 && ~or_dcpl_38)  
  Row   5:          1  and_dcpl_18_0         (or_dcpl_38 | or_dcpl_65)     
  Row   6:    ***0***  and_dcpl_18_1         (or_dcpl_38 | or_dcpl_65)     

----------------Focused Expression View-----------------
Line       3192 Item    1  ((or_dcpl_40 | or_dcpl_65) & and_dcpl_18)
Expression totals: 0 of 3 input terms covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
   or_dcpl_40         N  No hits                  Hit '_0' and '_1'
   or_dcpl_65         N  No hits                  Hit '_0' and '_1'
  and_dcpl_18         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  or_dcpl_40_0          (and_dcpl_18 && ~or_dcpl_65)  
  Row   2:    ***0***  or_dcpl_40_1          (and_dcpl_18 && ~or_dcpl_65)  
  Row   3:    ***0***  or_dcpl_65_0          (and_dcpl_18 && ~or_dcpl_40)  
  Row   4:    ***0***  or_dcpl_65_1          (and_dcpl_18 && ~or_dcpl_40)  
  Row   5:          1  and_dcpl_18_0         (or_dcpl_40 | or_dcpl_65)     
  Row   6:    ***0***  and_dcpl_18_1         (or_dcpl_40 | or_dcpl_65)     

----------------Focused Expression View-----------------
Line       3193 Item    1  (or_dcpl_26 | ~FILTER_LOOP_i_6_0_sva[5])
Expression totals: 0 of 2 input terms covered = 0.00%

                Input Term   Covered  Reason for no coverage   Hint
               -----------  --------  -----------------------  --------------
                or_dcpl_26         N  No hits                  Hit '_0' and '_1'
  FILTER_LOOP_i_6_0_sva[5]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                  Non-masking condition(s)      
 ---------  ---------  --------------------        -------------------------     
  Row   1:    ***0***  or_dcpl_26_0                FILTER_LOOP_i_6_0_sva[5]      
  Row   2:    ***0***  or_dcpl_26_1                FILTER_LOOP_i_6_0_sva[5]      
  Row   3:    ***0***  FILTER_LOOP_i_6_0_sva[5]_0  ~or_dcpl_26                   
  Row   4:    ***0***  FILTER_LOOP_i_6_0_sva[5]_1  ~or_dcpl_26                   

----------------Focused Expression View-----------------
Line       3194 Item    1  ((or_dcpl_44 | or_dcpl_74) & and_dcpl_18)
Expression totals: 0 of 3 input terms covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
   or_dcpl_44         N  No hits                  Hit '_0' and '_1'
   or_dcpl_74         N  No hits                  Hit '_0' and '_1'
  and_dcpl_18         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  or_dcpl_44_0          (and_dcpl_18 && ~or_dcpl_74)  
  Row   2:    ***0***  or_dcpl_44_1          (and_dcpl_18 && ~or_dcpl_74)  
  Row   3:    ***0***  or_dcpl_74_0          (and_dcpl_18 && ~or_dcpl_44)  
  Row   4:    ***0***  or_dcpl_74_1          (and_dcpl_18 && ~or_dcpl_44)  
  Row   5:          1  and_dcpl_18_0         (or_dcpl_44 | or_dcpl_74)     
  Row   6:    ***0***  and_dcpl_18_1         (or_dcpl_44 | or_dcpl_74)     

----------------Focused Expression View-----------------
Line       3195 Item    1  ((or_dcpl_36 | or_dcpl_17) & and_dcpl_18)
Expression totals: 0 of 3 input terms covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
   or_dcpl_36         N  No hits                  Hit '_0' and '_1'
   or_dcpl_17         N  No hits                  Hit '_0' and '_1'
  and_dcpl_18         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  or_dcpl_36_0          (and_dcpl_18 && ~or_dcpl_17)  
  Row   2:    ***0***  or_dcpl_36_1          (and_dcpl_18 && ~or_dcpl_17)  
  Row   3:    ***0***  or_dcpl_17_0          (and_dcpl_18 && ~or_dcpl_36)  
  Row   4:    ***0***  or_dcpl_17_1          (and_dcpl_18 && ~or_dcpl_36)  
  Row   5:          1  and_dcpl_18_0         (or_dcpl_36 | or_dcpl_17)     
  Row   6:    ***0***  and_dcpl_18_1         (or_dcpl_36 | or_dcpl_17)     

----------------Focused Expression View-----------------
Line       3196 Item    1  ((or_dcpl_20 | or_dcpl_74) & and_dcpl_18)
Expression totals: 0 of 3 input terms covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
   or_dcpl_20         N  No hits                  Hit '_0' and '_1'
   or_dcpl_74         N  No hits                  Hit '_0' and '_1'
  and_dcpl_18         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  or_dcpl_20_0          (and_dcpl_18 && ~or_dcpl_74)  
  Row   2:    ***0***  or_dcpl_20_1          (and_dcpl_18 && ~or_dcpl_74)  
  Row   3:    ***0***  or_dcpl_74_0          (and_dcpl_18 && ~or_dcpl_20)  
  Row   4:    ***0***  or_dcpl_74_1          (and_dcpl_18 && ~or_dcpl_20)  
  Row   5:          1  and_dcpl_18_0         (or_dcpl_20 | or_dcpl_74)     
  Row   6:    ***0***  and_dcpl_18_1         (or_dcpl_20 | or_dcpl_74)     

----------------Focused Expression View-----------------
Line       3197 Item    1  ((or_dcpl_24 | or_dcpl_74) & and_dcpl_18)
Expression totals: 0 of 3 input terms covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
   or_dcpl_24         N  No hits                  Hit '_0' and '_1'
   or_dcpl_74         N  No hits                  Hit '_0' and '_1'
  and_dcpl_18         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  or_dcpl_24_0          (and_dcpl_18 && ~or_dcpl_74)  
  Row   2:    ***0***  or_dcpl_24_1          (and_dcpl_18 && ~or_dcpl_74)  
  Row   3:    ***0***  or_dcpl_74_0          (and_dcpl_18 && ~or_dcpl_24)  
  Row   4:    ***0***  or_dcpl_74_1          (and_dcpl_18 && ~or_dcpl_24)  
  Row   5:          1  and_dcpl_18_0         (or_dcpl_24 | or_dcpl_74)     
  Row   6:    ***0***  and_dcpl_18_1         (or_dcpl_24 | or_dcpl_74)     

----------------Focused Expression View-----------------
Line       3198 Item    1  ((or_dcpl_29 | or_dcpl_74) & and_dcpl_18)
Expression totals: 0 of 3 input terms covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
   or_dcpl_29         N  No hits                  Hit '_0' and '_1'
   or_dcpl_74         N  No hits                  Hit '_0' and '_1'
  and_dcpl_18         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  or_dcpl_29_0          (and_dcpl_18 && ~or_dcpl_74)  
  Row   2:    ***0***  or_dcpl_29_1          (and_dcpl_18 && ~or_dcpl_74)  
  Row   3:    ***0***  or_dcpl_74_0          (and_dcpl_18 && ~or_dcpl_29)  
  Row   4:    ***0***  or_dcpl_74_1          (and_dcpl_18 && ~or_dcpl_29)  
  Row   5:          1  and_dcpl_18_0         (or_dcpl_29 | or_dcpl_74)     
  Row   6:    ***0***  and_dcpl_18_1         (or_dcpl_29 | or_dcpl_74)     

----------------Focused Expression View-----------------
Line       3199 Item    1  ((or_dcpl_34 | or_dcpl_74) & and_dcpl_18)
Expression totals: 0 of 3 input terms covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
   or_dcpl_34         N  No hits                  Hit '_0' and '_1'
   or_dcpl_74         N  No hits                  Hit '_0' and '_1'
  and_dcpl_18         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  or_dcpl_34_0          (and_dcpl_18 && ~or_dcpl_74)  
  Row   2:    ***0***  or_dcpl_34_1          (and_dcpl_18 && ~or_dcpl_74)  
  Row   3:    ***0***  or_dcpl_74_0          (and_dcpl_18 && ~or_dcpl_34)  
  Row   4:    ***0***  or_dcpl_74_1          (and_dcpl_18 && ~or_dcpl_34)  
  Row   5:          1  and_dcpl_18_0         (or_dcpl_34 | or_dcpl_74)     
  Row   6:    ***0***  and_dcpl_18_1         (or_dcpl_34 | or_dcpl_74)     

----------------Focused Expression View-----------------
Line       3200 Item    1  ((or_dcpl_36 | or_dcpl_74) & and_dcpl_18)
Expression totals: 0 of 3 input terms covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
   or_dcpl_36         N  No hits                  Hit '_0' and '_1'
   or_dcpl_74         N  No hits                  Hit '_0' and '_1'
  and_dcpl_18         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  or_dcpl_36_0          (and_dcpl_18 && ~or_dcpl_74)  
  Row   2:    ***0***  or_dcpl_36_1          (and_dcpl_18 && ~or_dcpl_74)  
  Row   3:    ***0***  or_dcpl_74_0          (and_dcpl_18 && ~or_dcpl_36)  
  Row   4:    ***0***  or_dcpl_74_1          (and_dcpl_18 && ~or_dcpl_36)  
  Row   5:          1  and_dcpl_18_0         (or_dcpl_36 | or_dcpl_74)     
  Row   6:    ***0***  and_dcpl_18_1         (or_dcpl_36 | or_dcpl_74)     

----------------Focused Expression View-----------------
Line       3201 Item    1  ((or_dcpl_38 | or_dcpl_74) & and_dcpl_18)
Expression totals: 0 of 3 input terms covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
   or_dcpl_38         N  No hits                  Hit '_0' and '_1'
   or_dcpl_74         N  No hits                  Hit '_0' and '_1'
  and_dcpl_18         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  or_dcpl_38_0          (and_dcpl_18 && ~or_dcpl_74)  
  Row   2:    ***0***  or_dcpl_38_1          (and_dcpl_18 && ~or_dcpl_74)  
  Row   3:    ***0***  or_dcpl_74_0          (and_dcpl_18 && ~or_dcpl_38)  
  Row   4:    ***0***  or_dcpl_74_1          (and_dcpl_18 && ~or_dcpl_38)  
  Row   5:          1  and_dcpl_18_0         (or_dcpl_38 | or_dcpl_74)     
  Row   6:    ***0***  and_dcpl_18_1         (or_dcpl_38 | or_dcpl_74)     

----------------Focused Expression View-----------------
Line       3202 Item    1  ((or_dcpl_40 | or_dcpl_74) & and_dcpl_18)
Expression totals: 0 of 3 input terms covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
   or_dcpl_40         N  No hits                  Hit '_0' and '_1'
   or_dcpl_74         N  No hits                  Hit '_0' and '_1'
  and_dcpl_18         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  or_dcpl_40_0          (and_dcpl_18 && ~or_dcpl_74)  
  Row   2:    ***0***  or_dcpl_40_1          (and_dcpl_18 && ~or_dcpl_74)  
  Row   3:    ***0***  or_dcpl_74_0          (and_dcpl_18 && ~or_dcpl_40)  
  Row   4:    ***0***  or_dcpl_74_1          (and_dcpl_18 && ~or_dcpl_40)  
  Row   5:          1  and_dcpl_18_0         (or_dcpl_40 | or_dcpl_74)     
  Row   6:    ***0***  and_dcpl_18_1         (or_dcpl_40 | or_dcpl_74)     

----------------Focused Expression View-----------------
Line       3203 Item    1  (or_dcpl_42 | ~FILTER_LOOP_i_6_0_sva[5])
Expression totals: 0 of 2 input terms covered = 0.00%

                Input Term   Covered  Reason for no coverage   Hint
               -----------  --------  -----------------------  --------------
                or_dcpl_42         N  No hits                  Hit '_0' and '_1'
  FILTER_LOOP_i_6_0_sva[5]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                  Non-masking condition(s)      
 ---------  ---------  --------------------        -------------------------     
  Row   1:    ***0***  or_dcpl_42_0                FILTER_LOOP_i_6_0_sva[5]      
  Row   2:    ***0***  or_dcpl_42_1                FILTER_LOOP_i_6_0_sva[5]      
  Row   3:    ***0***  FILTER_LOOP_i_6_0_sva[5]_0  ~or_dcpl_42                   
  Row   4:    ***0***  FILTER_LOOP_i_6_0_sva[5]_1  ~or_dcpl_42                   

----------------Focused Expression View-----------------
Line       3204 Item    1  ((or_dcpl_44 | or_dcpl_84) & and_dcpl_18)
Expression totals: 0 of 3 input terms covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
   or_dcpl_44         N  No hits                  Hit '_0' and '_1'
   or_dcpl_84         N  No hits                  Hit '_0' and '_1'
  and_dcpl_18         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  or_dcpl_44_0          (and_dcpl_18 && ~or_dcpl_84)  
  Row   2:    ***0***  or_dcpl_44_1          (and_dcpl_18 && ~or_dcpl_84)  
  Row   3:    ***0***  or_dcpl_84_0          (and_dcpl_18 && ~or_dcpl_44)  
  Row   4:    ***0***  or_dcpl_84_1          (and_dcpl_18 && ~or_dcpl_44)  
  Row   5:          1  and_dcpl_18_0         (or_dcpl_44 | or_dcpl_84)     
  Row   6:    ***0***  and_dcpl_18_1         (or_dcpl_44 | or_dcpl_84)     

----------------Focused Expression View-----------------
Line       3205 Item    1  ((or_dcpl_20 | or_dcpl_84) & and_dcpl_18)
Expression totals: 0 of 3 input terms covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
   or_dcpl_20         N  No hits                  Hit '_0' and '_1'
   or_dcpl_84         N  No hits                  Hit '_0' and '_1'
  and_dcpl_18         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  or_dcpl_20_0          (and_dcpl_18 && ~or_dcpl_84)  
  Row   2:    ***0***  or_dcpl_20_1          (and_dcpl_18 && ~or_dcpl_84)  
  Row   3:    ***0***  or_dcpl_84_0          (and_dcpl_18 && ~or_dcpl_20)  
  Row   4:    ***0***  or_dcpl_84_1          (and_dcpl_18 && ~or_dcpl_20)  
  Row   5:          1  and_dcpl_18_0         (or_dcpl_20 | or_dcpl_84)     
  Row   6:    ***0***  and_dcpl_18_1         (or_dcpl_20 | or_dcpl_84)     

----------------Focused Expression View-----------------
Line       3206 Item    1  ((or_dcpl_24 | or_dcpl_84) & and_dcpl_18)
Expression totals: 0 of 3 input terms covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
   or_dcpl_24         N  No hits                  Hit '_0' and '_1'
   or_dcpl_84         N  No hits                  Hit '_0' and '_1'
  and_dcpl_18         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  or_dcpl_24_0          (and_dcpl_18 && ~or_dcpl_84)  
  Row   2:    ***0***  or_dcpl_24_1          (and_dcpl_18 && ~or_dcpl_84)  
  Row   3:    ***0***  or_dcpl_84_0          (and_dcpl_18 && ~or_dcpl_24)  
  Row   4:    ***0***  or_dcpl_84_1          (and_dcpl_18 && ~or_dcpl_24)  
  Row   5:          1  and_dcpl_18_0         (or_dcpl_24 | or_dcpl_84)     
  Row   6:    ***0***  and_dcpl_18_1         (or_dcpl_24 | or_dcpl_84)     

----------------Focused Expression View-----------------
Line       3207 Item    1  ((or_dcpl_38 | or_dcpl_17) & and_dcpl_18)
Expression totals: 0 of 3 input terms covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
   or_dcpl_38         N  No hits                  Hit '_0' and '_1'
   or_dcpl_17         N  No hits                  Hit '_0' and '_1'
  and_dcpl_18         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  or_dcpl_38_0          (and_dcpl_18 && ~or_dcpl_17)  
  Row   2:    ***0***  or_dcpl_38_1          (and_dcpl_18 && ~or_dcpl_17)  
  Row   3:    ***0***  or_dcpl_17_0          (and_dcpl_18 && ~or_dcpl_38)  
  Row   4:    ***0***  or_dcpl_17_1          (and_dcpl_18 && ~or_dcpl_38)  
  Row   5:          1  and_dcpl_18_0         (or_dcpl_38 | or_dcpl_17)     
  Row   6:    ***0***  and_dcpl_18_1         (or_dcpl_38 | or_dcpl_17)     

----------------Focused Expression View-----------------
Line       3208 Item    1  ((or_dcpl_29 | or_dcpl_84) & and_dcpl_18)
Expression totals: 0 of 3 input terms covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
   or_dcpl_29         N  No hits                  Hit '_0' and '_1'
   or_dcpl_84         N  No hits                  Hit '_0' and '_1'
  and_dcpl_18         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  or_dcpl_29_0          (and_dcpl_18 && ~or_dcpl_84)  
  Row   2:    ***0***  or_dcpl_29_1          (and_dcpl_18 && ~or_dcpl_84)  
  Row   3:    ***0***  or_dcpl_84_0          (and_dcpl_18 && ~or_dcpl_29)  
  Row   4:    ***0***  or_dcpl_84_1          (and_dcpl_18 && ~or_dcpl_29)  
  Row   5:          1  and_dcpl_18_0         (or_dcpl_29 | or_dcpl_84)     
  Row   6:    ***0***  and_dcpl_18_1         (or_dcpl_29 | or_dcpl_84)     

----------------Focused Expression View-----------------
Line       3209 Item    1  ((or_dcpl_34 | or_dcpl_84) & and_dcpl_18)
Expression totals: 0 of 3 input terms covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
   or_dcpl_34         N  No hits                  Hit '_0' and '_1'
   or_dcpl_84         N  No hits                  Hit '_0' and '_1'
  and_dcpl_18         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  or_dcpl_34_0          (and_dcpl_18 && ~or_dcpl_84)  
  Row   2:    ***0***  or_dcpl_34_1          (and_dcpl_18 && ~or_dcpl_84)  
  Row   3:    ***0***  or_dcpl_84_0          (and_dcpl_18 && ~or_dcpl_34)  
  Row   4:    ***0***  or_dcpl_84_1          (and_dcpl_18 && ~or_dcpl_34)  
  Row   5:          1  and_dcpl_18_0         (or_dcpl_34 | or_dcpl_84)     
  Row   6:    ***0***  and_dcpl_18_1         (or_dcpl_34 | or_dcpl_84)     

----------------Focused Expression View-----------------
Line       3210 Item    1  ((or_dcpl_36 | or_dcpl_84) & and_dcpl_18)
Expression totals: 0 of 3 input terms covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
   or_dcpl_36         N  No hits                  Hit '_0' and '_1'
   or_dcpl_84         N  No hits                  Hit '_0' and '_1'
  and_dcpl_18         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  or_dcpl_36_0          (and_dcpl_18 && ~or_dcpl_84)  
  Row   2:    ***0***  or_dcpl_36_1          (and_dcpl_18 && ~or_dcpl_84)  
  Row   3:    ***0***  or_dcpl_84_0          (and_dcpl_18 && ~or_dcpl_36)  
  Row   4:    ***0***  or_dcpl_84_1          (and_dcpl_18 && ~or_dcpl_36)  
  Row   5:          1  and_dcpl_18_0         (or_dcpl_36 | or_dcpl_84)     
  Row   6:    ***0***  and_dcpl_18_1         (or_dcpl_36 | or_dcpl_84)     

----------------Focused Expression View-----------------
Line       3211 Item    1  ((or_dcpl_38 | or_dcpl_84) & and_dcpl_18)
Expression totals: 0 of 3 input terms covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
   or_dcpl_38         N  No hits                  Hit '_0' and '_1'
   or_dcpl_84         N  No hits                  Hit '_0' and '_1'
  and_dcpl_18         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  or_dcpl_38_0          (and_dcpl_18 && ~or_dcpl_84)  
  Row   2:    ***0***  or_dcpl_38_1          (and_dcpl_18 && ~or_dcpl_84)  
  Row   3:    ***0***  or_dcpl_84_0          (and_dcpl_18 && ~or_dcpl_38)  
  Row   4:    ***0***  or_dcpl_84_1          (and_dcpl_18 && ~or_dcpl_38)  
  Row   5:          1  and_dcpl_18_0         (or_dcpl_38 | or_dcpl_84)     
  Row   6:    ***0***  and_dcpl_18_1         (or_dcpl_38 | or_dcpl_84)     

----------------Focused Expression View-----------------
Line       3212 Item    1  ((or_dcpl_40 | or_dcpl_84) & and_dcpl_18)
Expression totals: 0 of 3 input terms covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
   or_dcpl_40         N  No hits                  Hit '_0' and '_1'
   or_dcpl_84         N  No hits                  Hit '_0' and '_1'
  and_dcpl_18         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  or_dcpl_40_0          (and_dcpl_18 && ~or_dcpl_84)  
  Row   2:    ***0***  or_dcpl_40_1          (and_dcpl_18 && ~or_dcpl_84)  
  Row   3:    ***0***  or_dcpl_84_0          (and_dcpl_18 && ~or_dcpl_40)  
  Row   4:    ***0***  or_dcpl_84_1          (and_dcpl_18 && ~or_dcpl_40)  
  Row   5:          1  and_dcpl_18_0         (or_dcpl_40 | or_dcpl_84)     
  Row   6:    ***0***  and_dcpl_18_1         (or_dcpl_40 | or_dcpl_84)     

----------------Focused Expression View-----------------
Line       3213 Item    1  (nand_145_cse | ~FILTER_LOOP_i_6_0_sva[5])
Expression totals: 0 of 2 input terms covered = 0.00%

                Input Term   Covered  Reason for no coverage   Hint
               -----------  --------  -----------------------  --------------
              nand_145_cse         N  No hits                  Hit '_0' and '_1'
  FILTER_LOOP_i_6_0_sva[5]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                  Non-masking condition(s)      
 ---------  ---------  --------------------        -------------------------     
  Row   1:    ***0***  nand_145_cse_0              FILTER_LOOP_i_6_0_sva[5]      
  Row   2:    ***0***  nand_145_cse_1              FILTER_LOOP_i_6_0_sva[5]      
  Row   3:    ***0***  FILTER_LOOP_i_6_0_sva[5]_0  ~nand_145_cse                 
  Row   4:    ***0***  FILTER_LOOP_i_6_0_sva[5]_1  ~nand_145_cse                 

----------------Focused Expression View-----------------
Line       3214 Item    1  ((or_dcpl_44 | or_dcpl_94) & and_dcpl_18)
Expression totals: 0 of 3 input terms covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
   or_dcpl_44         N  No hits                  Hit '_0' and '_1'
   or_dcpl_94         N  No hits                  Hit '_0' and '_1'
  and_dcpl_18         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  or_dcpl_44_0          (and_dcpl_18 && ~or_dcpl_94)  
  Row   2:    ***0***  or_dcpl_44_1          (and_dcpl_18 && ~or_dcpl_94)  
  Row   3:    ***0***  or_dcpl_94_0          (and_dcpl_18 && ~or_dcpl_44)  
  Row   4:    ***0***  or_dcpl_94_1          (and_dcpl_18 && ~or_dcpl_44)  
  Row   5:          1  and_dcpl_18_0         (or_dcpl_44 | or_dcpl_94)     
  Row   6:    ***0***  and_dcpl_18_1         (or_dcpl_44 | or_dcpl_94)     

----------------Focused Expression View-----------------
Line       3215 Item    1  ((or_dcpl_20 | or_dcpl_94) & and_dcpl_18)
Expression totals: 0 of 3 input terms covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
   or_dcpl_20         N  No hits                  Hit '_0' and '_1'
   or_dcpl_94         N  No hits                  Hit '_0' and '_1'
  and_dcpl_18         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  or_dcpl_20_0          (and_dcpl_18 && ~or_dcpl_94)  
  Row   2:    ***0***  or_dcpl_20_1          (and_dcpl_18 && ~or_dcpl_94)  
  Row   3:    ***0***  or_dcpl_94_0          (and_dcpl_18 && ~or_dcpl_20)  
  Row   4:    ***0***  or_dcpl_94_1          (and_dcpl_18 && ~or_dcpl_20)  
  Row   5:          1  and_dcpl_18_0         (or_dcpl_20 | or_dcpl_94)     
  Row   6:    ***0***  and_dcpl_18_1         (or_dcpl_20 | or_dcpl_94)     

----------------Focused Expression View-----------------
Line       3216 Item    1  ((or_dcpl_24 | or_dcpl_94) & and_dcpl_18)
Expression totals: 0 of 3 input terms covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
   or_dcpl_24         N  No hits                  Hit '_0' and '_1'
   or_dcpl_94         N  No hits                  Hit '_0' and '_1'
  and_dcpl_18         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  or_dcpl_24_0          (and_dcpl_18 && ~or_dcpl_94)  
  Row   2:    ***0***  or_dcpl_24_1          (and_dcpl_18 && ~or_dcpl_94)  
  Row   3:    ***0***  or_dcpl_94_0          (and_dcpl_18 && ~or_dcpl_24)  
  Row   4:    ***0***  or_dcpl_94_1          (and_dcpl_18 && ~or_dcpl_24)  
  Row   5:          1  and_dcpl_18_0         (or_dcpl_24 | or_dcpl_94)     
  Row   6:    ***0***  and_dcpl_18_1         (or_dcpl_24 | or_dcpl_94)     

----------------Focused Expression View-----------------
Line       3217 Item    1  ((or_dcpl_29 | or_dcpl_94) & and_dcpl_18)
Expression totals: 0 of 3 input terms covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
   or_dcpl_29         N  No hits                  Hit '_0' and '_1'
   or_dcpl_94         N  No hits                  Hit '_0' and '_1'
  and_dcpl_18         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  or_dcpl_29_0          (and_dcpl_18 && ~or_dcpl_94)  
  Row   2:    ***0***  or_dcpl_29_1          (and_dcpl_18 && ~or_dcpl_94)  
  Row   3:    ***0***  or_dcpl_94_0          (and_dcpl_18 && ~or_dcpl_29)  
  Row   4:    ***0***  or_dcpl_94_1          (and_dcpl_18 && ~or_dcpl_29)  
  Row   5:          1  and_dcpl_18_0         (or_dcpl_29 | or_dcpl_94)     
  Row   6:    ***0***  and_dcpl_18_1         (or_dcpl_29 | or_dcpl_94)     

----------------Focused Expression View-----------------
Line       3218 Item    1  ((or_dcpl_34 | or_dcpl_94) & and_dcpl_18)
Expression totals: 0 of 3 input terms covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
   or_dcpl_34         N  No hits                  Hit '_0' and '_1'
   or_dcpl_94         N  No hits                  Hit '_0' and '_1'
  and_dcpl_18         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  or_dcpl_34_0          (and_dcpl_18 && ~or_dcpl_94)  
  Row   2:    ***0***  or_dcpl_34_1          (and_dcpl_18 && ~or_dcpl_94)  
  Row   3:    ***0***  or_dcpl_94_0          (and_dcpl_18 && ~or_dcpl_34)  
  Row   4:    ***0***  or_dcpl_94_1          (and_dcpl_18 && ~or_dcpl_34)  
  Row   5:          1  and_dcpl_18_0         (or_dcpl_34 | or_dcpl_94)     
  Row   6:    ***0***  and_dcpl_18_1         (or_dcpl_34 | or_dcpl_94)     

----------------Focused Expression View-----------------
Line       3219 Item    1  ((or_dcpl_40 | or_dcpl_17) & and_dcpl_18)
Expression totals: 0 of 3 input terms covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
   or_dcpl_40         N  No hits                  Hit '_0' and '_1'
   or_dcpl_17         N  No hits                  Hit '_0' and '_1'
  and_dcpl_18         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  or_dcpl_40_0          (and_dcpl_18 && ~or_dcpl_17)  
  Row   2:    ***0***  or_dcpl_40_1          (and_dcpl_18 && ~or_dcpl_17)  
  Row   3:    ***0***  or_dcpl_17_0          (and_dcpl_18 && ~or_dcpl_40)  
  Row   4:    ***0***  or_dcpl_17_1          (and_dcpl_18 && ~or_dcpl_40)  
  Row   5:          1  and_dcpl_18_0         (or_dcpl_40 | or_dcpl_17)     
  Row   6:    ***0***  and_dcpl_18_1         (or_dcpl_40 | or_dcpl_17)     

----------------Focused Expression View-----------------
Line       3220 Item    1  ((or_dcpl_36 | or_dcpl_94) & and_dcpl_18)
Expression totals: 0 of 3 input terms covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
   or_dcpl_36         N  No hits                  Hit '_0' and '_1'
   or_dcpl_94         N  No hits                  Hit '_0' and '_1'
  and_dcpl_18         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  or_dcpl_36_0          (and_dcpl_18 && ~or_dcpl_94)  
  Row   2:    ***0***  or_dcpl_36_1          (and_dcpl_18 && ~or_dcpl_94)  
  Row   3:    ***0***  or_dcpl_94_0          (and_dcpl_18 && ~or_dcpl_36)  
  Row   4:    ***0***  or_dcpl_94_1          (and_dcpl_18 && ~or_dcpl_36)  
  Row   5:          1  and_dcpl_18_0         (or_dcpl_36 | or_dcpl_94)     
  Row   6:    ***0***  and_dcpl_18_1         (or_dcpl_36 | or_dcpl_94)     

----------------Focused Expression View-----------------
Line       3221 Item    1  ((or_dcpl_38 | or_dcpl_94) & and_dcpl_18)
Expression totals: 0 of 3 input terms covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
   or_dcpl_38         N  No hits                  Hit '_0' and '_1'
   or_dcpl_94         N  No hits                  Hit '_0' and '_1'
  and_dcpl_18         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  or_dcpl_38_0          (and_dcpl_18 && ~or_dcpl_94)  
  Row   2:    ***0***  or_dcpl_38_1          (and_dcpl_18 && ~or_dcpl_94)  
  Row   3:    ***0***  or_dcpl_94_0          (and_dcpl_18 && ~or_dcpl_38)  
  Row   4:    ***0***  or_dcpl_94_1          (and_dcpl_18 && ~or_dcpl_38)  
  Row   5:          1  and_dcpl_18_0         (or_dcpl_38 | or_dcpl_94)     
  Row   6:    ***0***  and_dcpl_18_1         (or_dcpl_38 | or_dcpl_94)     

----------------Focused Expression View-----------------
Line       3222 Item    1  ((or_dcpl_40 | or_dcpl_94) & and_dcpl_18)
Expression totals: 0 of 3 input terms covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
   or_dcpl_40         N  No hits                  Hit '_0' and '_1'
   or_dcpl_94         N  No hits                  Hit '_0' and '_1'
  and_dcpl_18         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  or_dcpl_40_0          (and_dcpl_18 && ~or_dcpl_94)  
  Row   2:    ***0***  or_dcpl_40_1          (and_dcpl_18 && ~or_dcpl_94)  
  Row   3:    ***0***  or_dcpl_94_0          (and_dcpl_18 && ~or_dcpl_40)  
  Row   4:    ***0***  or_dcpl_94_1          (and_dcpl_18 && ~or_dcpl_40)  
  Row   5:          1  and_dcpl_18_0         (or_dcpl_40 | or_dcpl_94)     
  Row   6:    ***0***  and_dcpl_18_1         (or_dcpl_40 | or_dcpl_94)     

----------------Focused Expression View-----------------
Line       3223 Item    1  (~FILTER_LOOP_i_6_0_sva[6] | FILTER_LOOP_i_6_0_sva[2])
Expression totals: 1 of 2 input terms covered = 50.00%

                Input Term   Covered  Reason for no coverage   Hint
               -----------  --------  -----------------------  --------------
  FILTER_LOOP_i_6_0_sva[6]         Y
  FILTER_LOOP_i_6_0_sva[2]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                  Non-masking condition(s)      
 ---------  ---------  --------------------        -------------------------     
  Row   1:          1  FILTER_LOOP_i_6_0_sva[6]_0  ~FILTER_LOOP_i_6_0_sva[2]     
  Row   2:          1  FILTER_LOOP_i_6_0_sva[6]_1  ~FILTER_LOOP_i_6_0_sva[2]     
  Row   3:          1  FILTER_LOOP_i_6_0_sva[2]_0  FILTER_LOOP_i_6_0_sva[6]      
  Row   4:    ***0***  FILTER_LOOP_i_6_0_sva[2]_1  FILTER_LOOP_i_6_0_sva[6]      

----------------Focused Expression View-----------------
Line       3224 Item    1  (((or_dcpl_104 | or_dcpl_32) | or_dcpl_17) & and_dcpl_18)
Expression totals: 0 of 4 input terms covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  or_dcpl_104         N  No hits                  Hit '_0' and '_1'
   or_dcpl_32         N  No hits                  Hit '_0' and '_1'
   or_dcpl_17         N  No hits                  Hit '_0' and '_1'
  and_dcpl_18         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  or_dcpl_104_0         (and_dcpl_18 && ~or_dcpl_17 && ~or_dcpl_32)
  Row   2:    ***0***  or_dcpl_104_1         (and_dcpl_18 && ~or_dcpl_17 && ~or_dcpl_32)
  Row   3:    ***0***  or_dcpl_32_0          (and_dcpl_18 && ~or_dcpl_17 && ~or_dcpl_104)
  Row   4:    ***0***  or_dcpl_32_1          (and_dcpl_18 && ~or_dcpl_17 && ~or_dcpl_104)
  Row   5:    ***0***  or_dcpl_17_0          (and_dcpl_18 && ~(or_dcpl_104 | or_dcpl_32))
  Row   6:    ***0***  or_dcpl_17_1          (and_dcpl_18 && ~(or_dcpl_104 | or_dcpl_32))
  Row   7:          1  and_dcpl_18_0         ((or_dcpl_104 | or_dcpl_32) | or_dcpl_17)
  Row   8:    ***0***  and_dcpl_18_1         ((or_dcpl_104 | or_dcpl_32) | or_dcpl_17)

----------------Focused Expression View-----------------
Line       3225 Item    1  (((or_dcpl_104 | or_dcpl_18) | or_dcpl_17) & and_dcpl_18)
Expression totals: 0 of 4 input terms covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  or_dcpl_104         N  No hits                  Hit '_0' and '_1'
   or_dcpl_18         N  No hits                  Hit '_0' and '_1'
   or_dcpl_17         N  No hits                  Hit '_0' and '_1'
  and_dcpl_18         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  or_dcpl_104_0         (and_dcpl_18 && ~or_dcpl_17 && ~or_dcpl_18)
  Row   2:    ***0***  or_dcpl_104_1         (and_dcpl_18 && ~or_dcpl_17 && ~or_dcpl_18)
  Row   3:    ***0***  or_dcpl_18_0          (and_dcpl_18 && ~or_dcpl_17 && ~or_dcpl_104)
  Row   4:    ***0***  or_dcpl_18_1          (and_dcpl_18 && ~or_dcpl_17 && ~or_dcpl_104)
  Row   5:    ***0***  or_dcpl_17_0          (and_dcpl_18 && ~(or_dcpl_104 | or_dcpl_18))
  Row   6:    ***0***  or_dcpl_17_1          (and_dcpl_18 && ~(or_dcpl_104 | or_dcpl_18))
  Row   7:          1  and_dcpl_18_0         ((or_dcpl_104 | or_dcpl_18) | or_dcpl_17)
  Row   8:    ***0***  and_dcpl_18_1         ((or_dcpl_104 | or_dcpl_18) | or_dcpl_17)

----------------Focused Expression View-----------------
Line       3226 Item    1  ((or_dcpl_104 | or_dcpl_23) | or_dcpl_17)
Expression totals: 0 of 3 input terms covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  or_dcpl_104         N  '_1' not hit             Hit '_1'
   or_dcpl_23         N  '_1' not hit             Hit '_1'
   or_dcpl_17         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  or_dcpl_104_0         (~or_dcpl_17 && ~or_dcpl_23)  
  Row   2:    ***0***  or_dcpl_104_1         (~or_dcpl_17 && ~or_dcpl_23)  
  Row   3:          1  or_dcpl_23_0          (~or_dcpl_17 && ~or_dcpl_104) 
  Row   4:    ***0***  or_dcpl_23_1          (~or_dcpl_17 && ~or_dcpl_104) 
  Row   5:          1  or_dcpl_17_0          ~(or_dcpl_104 | or_dcpl_23)   
  Row   6:    ***0***  or_dcpl_17_1          ~(or_dcpl_104 | or_dcpl_23)   

----------------Focused Expression View-----------------
Line       3227 Item    1  (or_dcpl_110 & and_dcpl_18)
Expression totals: 0 of 2 input terms covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  or_dcpl_110         N  No hits                  Hit '_0' and '_1'
  and_dcpl_18         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  or_dcpl_110_0         and_dcpl_18                   
  Row   2:    ***0***  or_dcpl_110_1         and_dcpl_18                   
  Row   3:          1  and_dcpl_18_0         or_dcpl_110                   
  Row   4:    ***0***  and_dcpl_18_1         or_dcpl_110                   

----------------Focused Expression View-----------------
Line       3228 Item    1  ((or_dcpl_44 | or_dcpl_27) & and_dcpl_18)
Expression totals: 0 of 3 input terms covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
   or_dcpl_44         N  No hits                  Hit '_0' and '_1'
   or_dcpl_27         N  No hits                  Hit '_0' and '_1'
  and_dcpl_18         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  or_dcpl_44_0          (and_dcpl_18 && ~or_dcpl_27)  
  Row   2:    ***0***  or_dcpl_44_1          (and_dcpl_18 && ~or_dcpl_27)  
  Row   3:    ***0***  or_dcpl_27_0          (and_dcpl_18 && ~or_dcpl_44)  
  Row   4:    ***0***  or_dcpl_27_1          (and_dcpl_18 && ~or_dcpl_44)  
  Row   5:          1  and_dcpl_18_0         (or_dcpl_44 | or_dcpl_27)     
  Row   6:    ***0***  and_dcpl_18_1         (or_dcpl_44 | or_dcpl_27)     

----------------Focused Expression View-----------------
Line       3229 Item    1  ((or_dcpl_20 | or_dcpl_27) & and_dcpl_18)
Expression totals: 0 of 3 input terms covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
   or_dcpl_20         N  No hits                  Hit '_0' and '_1'
   or_dcpl_27         N  No hits                  Hit '_0' and '_1'
  and_dcpl_18         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  or_dcpl_20_0          (and_dcpl_18 && ~or_dcpl_27)  
  Row   2:    ***0***  or_dcpl_20_1          (and_dcpl_18 && ~or_dcpl_27)  
  Row   3:    ***0***  or_dcpl_27_0          (and_dcpl_18 && ~or_dcpl_20)  
  Row   4:    ***0***  or_dcpl_27_1          (and_dcpl_18 && ~or_dcpl_20)  
  Row   5:          1  and_dcpl_18_0         (or_dcpl_20 | or_dcpl_27)     
  Row   6:    ***0***  and_dcpl_18_1         (or_dcpl_20 | or_dcpl_27)     

----------------Focused Expression View-----------------
Line       3230 Item    1  (~filter_cfg_v_sva & fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

        Input Term   Covered  Reason for no coverage   Hint
       -----------  --------  -----------------------  --------------
  filter_cfg_v_sva         N  No hits                  Hit '_0' and '_1'
     fsm_output[5]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  filter_cfg_v_sva_0    fsm_output[5]                 
  Row   2:    ***0***  filter_cfg_v_sva_1    fsm_output[5]                 
  Row   3:          1  fsm_output[5]_0       ~filter_cfg_v_sva             
  Row   4:    ***0***  fsm_output[5]_1       ~filter_cfg_v_sva             

----------------Focused Expression View-----------------
Line       3231 Item    1  (filter_cfg_v_sva & fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

        Input Term   Covered  Reason for no coverage   Hint
       -----------  --------  -----------------------  --------------
  filter_cfg_v_sva         N  No hits                  Hit '_0' and '_1'
     fsm_output[5]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  filter_cfg_v_sva_0    fsm_output[5]                 
  Row   2:    ***0***  filter_cfg_v_sva_1    fsm_output[5]                 
  Row   3:    ***0***  fsm_output[5]_0       filter_cfg_v_sva              
  Row   4:    ***0***  fsm_output[5]_1       filter_cfg_v_sva              

----------------Focused Expression View-----------------
Line       3232 Item    1  ((fsm_output[3] ~& tick_in_v_sva) ~| z_out_4[7])
Expression totals: 0 of 3 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  fsm_output[3]         N  No hits                  Hit '_0' and '_1'
  tick_in_v_sva         N  No hits                  Hit '_0' and '_1'
     z_out_4[7]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  fsm_output[3]_0       (~z_out_4[7] && tick_in_v_sva)
  Row   2:    ***0***  fsm_output[3]_1       (~z_out_4[7] && tick_in_v_sva)
  Row   3:    ***0***  tick_in_v_sva_0       (~z_out_4[7] && fsm_output[3])
  Row   4:    ***0***  tick_in_v_sva_1       (~z_out_4[7] && fsm_output[3])
  Row   5:    ***0***  z_out_4[7]_0          ~(fsm_output[3] ~& tick_in_v_sva)
  Row   6:    ***0***  z_out_4[7]_1          ~(fsm_output[3] ~& tick_in_v_sva)

----------------Focused Expression View-----------------
Line       3233 Item    1  (clr_in_v_sva | tick_in_v_sva)
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
   clr_in_v_sva         N  '_1' not hit             Hit '_1'
  tick_in_v_sva         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  clr_in_v_sva_0        ~tick_in_v_sva                
  Row   2:    ***0***  clr_in_v_sva_1        ~tick_in_v_sva                
  Row   3:          1  tick_in_v_sva_0       ~clr_in_v_sva                 
  Row   4:    ***0***  tick_in_v_sva_1       ~clr_in_v_sva                 

----------------Focused Expression View-----------------
Line       3234 Item    1  ((z_out_4 == 67) & ~fsm_output[5])
Expression totals: 1 of 2 input terms covered = 50.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
  (z_out_4 == 67)         Y
    fsm_output[5]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (z_out_4 == 67)_0     ~fsm_output[5]                
  Row   2:          1  (z_out_4 == 67)_1     ~fsm_output[5]                
  Row   3:          1  fsm_output[5]_0       (z_out_4 == 67)               
  Row   4:    ***0***  fsm_output[5]_1       (z_out_4 == 67)               

----------------Focused Expression View-----------------
Line       3235 Item    1  ((z_out_4 == 68) & ~fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
  (z_out_4 == 68)         N  '_1' not hit             Hit '_1'
    fsm_output[5]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (z_out_4 == 68)_0     ~fsm_output[5]                
  Row   2:    ***0***  (z_out_4 == 68)_1     ~fsm_output[5]                
  Row   3:    ***0***  fsm_output[5]_0       (z_out_4 == 68)               
  Row   4:    ***0***  fsm_output[5]_1       (z_out_4 == 68)               

----------------Focused Expression View-----------------
Line       3236 Item    1  ((z_out_4 == 69) & ~fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
  (z_out_4 == 69)         N  '_1' not hit             Hit '_1'
    fsm_output[5]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (z_out_4 == 69)_0     ~fsm_output[5]                
  Row   2:    ***0***  (z_out_4 == 69)_1     ~fsm_output[5]                
  Row   3:    ***0***  fsm_output[5]_0       (z_out_4 == 69)               
  Row   4:    ***0***  fsm_output[5]_1       (z_out_4 == 69)               

----------------Focused Expression View-----------------
Line       3237 Item    1  ((z_out_4 == 70) & ~fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
  (z_out_4 == 70)         N  '_1' not hit             Hit '_1'
    fsm_output[5]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (z_out_4 == 70)_0     ~fsm_output[5]                
  Row   2:    ***0***  (z_out_4 == 70)_1     ~fsm_output[5]                
  Row   3:    ***0***  fsm_output[5]_0       (z_out_4 == 70)               
  Row   4:    ***0***  fsm_output[5]_1       (z_out_4 == 70)               

----------------Focused Expression View-----------------
Line       3238 Item    1  ((z_out_4 == 71) & ~fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
  (z_out_4 == 71)         N  '_1' not hit             Hit '_1'
    fsm_output[5]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (z_out_4 == 71)_0     ~fsm_output[5]                
  Row   2:    ***0***  (z_out_4 == 71)_1     ~fsm_output[5]                
  Row   3:    ***0***  fsm_output[5]_0       (z_out_4 == 71)               
  Row   4:    ***0***  fsm_output[5]_1       (z_out_4 == 71)               

----------------Focused Expression View-----------------
Line       3239 Item    1  ((z_out_4 == 72) & ~fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
  (z_out_4 == 72)         N  '_1' not hit             Hit '_1'
    fsm_output[5]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (z_out_4 == 72)_0     ~fsm_output[5]                
  Row   2:    ***0***  (z_out_4 == 72)_1     ~fsm_output[5]                
  Row   3:    ***0***  fsm_output[5]_0       (z_out_4 == 72)               
  Row   4:    ***0***  fsm_output[5]_1       (z_out_4 == 72)               

----------------Focused Expression View-----------------
Line       3240 Item    1  ((z_out_4 == 73) & ~fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
  (z_out_4 == 73)         N  '_1' not hit             Hit '_1'
    fsm_output[5]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (z_out_4 == 73)_0     ~fsm_output[5]                
  Row   2:    ***0***  (z_out_4 == 73)_1     ~fsm_output[5]                
  Row   3:    ***0***  fsm_output[5]_0       (z_out_4 == 73)               
  Row   4:    ***0***  fsm_output[5]_1       (z_out_4 == 73)               

----------------Focused Expression View-----------------
Line       3241 Item    1  ((z_out_4 == 74) & ~fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
  (z_out_4 == 74)         N  '_1' not hit             Hit '_1'
    fsm_output[5]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (z_out_4 == 74)_0     ~fsm_output[5]                
  Row   2:    ***0***  (z_out_4 == 74)_1     ~fsm_output[5]                
  Row   3:    ***0***  fsm_output[5]_0       (z_out_4 == 74)               
  Row   4:    ***0***  fsm_output[5]_1       (z_out_4 == 74)               

----------------Focused Expression View-----------------
Line       3242 Item    1  ((z_out_4 == 75) & ~fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
  (z_out_4 == 75)         N  '_1' not hit             Hit '_1'
    fsm_output[5]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (z_out_4 == 75)_0     ~fsm_output[5]                
  Row   2:    ***0***  (z_out_4 == 75)_1     ~fsm_output[5]                
  Row   3:    ***0***  fsm_output[5]_0       (z_out_4 == 75)               
  Row   4:    ***0***  fsm_output[5]_1       (z_out_4 == 75)               

----------------Focused Expression View-----------------
Line       3243 Item    1  ((z_out_4 == 76) & ~fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
  (z_out_4 == 76)         N  '_1' not hit             Hit '_1'
    fsm_output[5]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (z_out_4 == 76)_0     ~fsm_output[5]                
  Row   2:    ***0***  (z_out_4 == 76)_1     ~fsm_output[5]                
  Row   3:    ***0***  fsm_output[5]_0       (z_out_4 == 76)               
  Row   4:    ***0***  fsm_output[5]_1       (z_out_4 == 76)               

----------------Focused Expression View-----------------
Line       3244 Item    1  ((z_out_4 == 77) & ~fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
  (z_out_4 == 77)         N  '_1' not hit             Hit '_1'
    fsm_output[5]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (z_out_4 == 77)_0     ~fsm_output[5]                
  Row   2:    ***0***  (z_out_4 == 77)_1     ~fsm_output[5]                
  Row   3:    ***0***  fsm_output[5]_0       (z_out_4 == 77)               
  Row   4:    ***0***  fsm_output[5]_1       (z_out_4 == 77)               

----------------Focused Expression View-----------------
Line       3245 Item    1  ((z_out_4 == 78) & ~fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
  (z_out_4 == 78)         N  '_1' not hit             Hit '_1'
    fsm_output[5]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (z_out_4 == 78)_0     ~fsm_output[5]                
  Row   2:    ***0***  (z_out_4 == 78)_1     ~fsm_output[5]                
  Row   3:    ***0***  fsm_output[5]_0       (z_out_4 == 78)               
  Row   4:    ***0***  fsm_output[5]_1       (z_out_4 == 78)               

----------------Focused Expression View-----------------
Line       3246 Item    1  ((z_out_4 == 79) & ~fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
  (z_out_4 == 79)         N  '_1' not hit             Hit '_1'
    fsm_output[5]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (z_out_4 == 79)_0     ~fsm_output[5]                
  Row   2:    ***0***  (z_out_4 == 79)_1     ~fsm_output[5]                
  Row   3:    ***0***  fsm_output[5]_0       (z_out_4 == 79)               
  Row   4:    ***0***  fsm_output[5]_1       (z_out_4 == 79)               

----------------Focused Expression View-----------------
Line       3247 Item    1  ((z_out_4 == 80) & ~fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
  (z_out_4 == 80)         N  '_1' not hit             Hit '_1'
    fsm_output[5]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (z_out_4 == 80)_0     ~fsm_output[5]                
  Row   2:    ***0***  (z_out_4 == 80)_1     ~fsm_output[5]                
  Row   3:    ***0***  fsm_output[5]_0       (z_out_4 == 80)               
  Row   4:    ***0***  fsm_output[5]_1       (z_out_4 == 80)               

----------------Focused Expression View-----------------
Line       3248 Item    1  ((z_out_4 == 81) & ~fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
  (z_out_4 == 81)         N  '_1' not hit             Hit '_1'
    fsm_output[5]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (z_out_4 == 81)_0     ~fsm_output[5]                
  Row   2:    ***0***  (z_out_4 == 81)_1     ~fsm_output[5]                
  Row   3:    ***0***  fsm_output[5]_0       (z_out_4 == 81)               
  Row   4:    ***0***  fsm_output[5]_1       (z_out_4 == 81)               

----------------Focused Expression View-----------------
Line       3249 Item    1  ((z_out_4 == 82) & ~fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
  (z_out_4 == 82)         N  '_1' not hit             Hit '_1'
    fsm_output[5]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (z_out_4 == 82)_0     ~fsm_output[5]                
  Row   2:    ***0***  (z_out_4 == 82)_1     ~fsm_output[5]                
  Row   3:    ***0***  fsm_output[5]_0       (z_out_4 == 82)               
  Row   4:    ***0***  fsm_output[5]_1       (z_out_4 == 82)               

----------------Focused Expression View-----------------
Line       3250 Item    1  ((z_out_4 == 83) & ~fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
  (z_out_4 == 83)         N  '_1' not hit             Hit '_1'
    fsm_output[5]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (z_out_4 == 83)_0     ~fsm_output[5]                
  Row   2:    ***0***  (z_out_4 == 83)_1     ~fsm_output[5]                
  Row   3:    ***0***  fsm_output[5]_0       (z_out_4 == 83)               
  Row   4:    ***0***  fsm_output[5]_1       (z_out_4 == 83)               

----------------Focused Expression View-----------------
Line       3251 Item    1  ((z_out_4 == 84) & ~fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
  (z_out_4 == 84)         N  '_1' not hit             Hit '_1'
    fsm_output[5]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (z_out_4 == 84)_0     ~fsm_output[5]                
  Row   2:    ***0***  (z_out_4 == 84)_1     ~fsm_output[5]                
  Row   3:    ***0***  fsm_output[5]_0       (z_out_4 == 84)               
  Row   4:    ***0***  fsm_output[5]_1       (z_out_4 == 84)               

----------------Focused Expression View-----------------
Line       3252 Item    1  ((z_out_4 == 85) & ~fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
  (z_out_4 == 85)         N  '_1' not hit             Hit '_1'
    fsm_output[5]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (z_out_4 == 85)_0     ~fsm_output[5]                
  Row   2:    ***0***  (z_out_4 == 85)_1     ~fsm_output[5]                
  Row   3:    ***0***  fsm_output[5]_0       (z_out_4 == 85)               
  Row   4:    ***0***  fsm_output[5]_1       (z_out_4 == 85)               

----------------Focused Expression View-----------------
Line       3253 Item    1  ((z_out_4 == 86) & ~fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
  (z_out_4 == 86)         N  '_1' not hit             Hit '_1'
    fsm_output[5]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (z_out_4 == 86)_0     ~fsm_output[5]                
  Row   2:    ***0***  (z_out_4 == 86)_1     ~fsm_output[5]                
  Row   3:    ***0***  fsm_output[5]_0       (z_out_4 == 86)               
  Row   4:    ***0***  fsm_output[5]_1       (z_out_4 == 86)               

----------------Focused Expression View-----------------
Line       3254 Item    1  ((z_out_4 == 87) & ~fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
  (z_out_4 == 87)         N  '_1' not hit             Hit '_1'
    fsm_output[5]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (z_out_4 == 87)_0     ~fsm_output[5]                
  Row   2:    ***0***  (z_out_4 == 87)_1     ~fsm_output[5]                
  Row   3:    ***0***  fsm_output[5]_0       (z_out_4 == 87)               
  Row   4:    ***0***  fsm_output[5]_1       (z_out_4 == 87)               

----------------Focused Expression View-----------------
Line       3255 Item    1  ((z_out_4 == 88) & ~fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
  (z_out_4 == 88)         N  '_1' not hit             Hit '_1'
    fsm_output[5]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (z_out_4 == 88)_0     ~fsm_output[5]                
  Row   2:    ***0***  (z_out_4 == 88)_1     ~fsm_output[5]                
  Row   3:    ***0***  fsm_output[5]_0       (z_out_4 == 88)               
  Row   4:    ***0***  fsm_output[5]_1       (z_out_4 == 88)               

----------------Focused Expression View-----------------
Line       3256 Item    1  ((z_out_4 == 89) & ~fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
  (z_out_4 == 89)         N  '_1' not hit             Hit '_1'
    fsm_output[5]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (z_out_4 == 89)_0     ~fsm_output[5]                
  Row   2:    ***0***  (z_out_4 == 89)_1     ~fsm_output[5]                
  Row   3:    ***0***  fsm_output[5]_0       (z_out_4 == 89)               
  Row   4:    ***0***  fsm_output[5]_1       (z_out_4 == 89)               

----------------Focused Expression View-----------------
Line       3257 Item    1  ((z_out_4 == 90) & ~fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
  (z_out_4 == 90)         N  '_1' not hit             Hit '_1'
    fsm_output[5]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (z_out_4 == 90)_0     ~fsm_output[5]                
  Row   2:    ***0***  (z_out_4 == 90)_1     ~fsm_output[5]                
  Row   3:    ***0***  fsm_output[5]_0       (z_out_4 == 90)               
  Row   4:    ***0***  fsm_output[5]_1       (z_out_4 == 90)               

----------------Focused Expression View-----------------
Line       3258 Item    1  ((z_out_4 == 91) & ~fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
  (z_out_4 == 91)         N  '_1' not hit             Hit '_1'
    fsm_output[5]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (z_out_4 == 91)_0     ~fsm_output[5]                
  Row   2:    ***0***  (z_out_4 == 91)_1     ~fsm_output[5]                
  Row   3:    ***0***  fsm_output[5]_0       (z_out_4 == 91)               
  Row   4:    ***0***  fsm_output[5]_1       (z_out_4 == 91)               

----------------Focused Expression View-----------------
Line       3259 Item    1  ((z_out_4 == 92) & ~fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
  (z_out_4 == 92)         N  '_1' not hit             Hit '_1'
    fsm_output[5]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (z_out_4 == 92)_0     ~fsm_output[5]                
  Row   2:    ***0***  (z_out_4 == 92)_1     ~fsm_output[5]                
  Row   3:    ***0***  fsm_output[5]_0       (z_out_4 == 92)               
  Row   4:    ***0***  fsm_output[5]_1       (z_out_4 == 92)               

----------------Focused Expression View-----------------
Line       3260 Item    1  ((z_out_4 == 93) & ~fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
  (z_out_4 == 93)         N  '_1' not hit             Hit '_1'
    fsm_output[5]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (z_out_4 == 93)_0     ~fsm_output[5]                
  Row   2:    ***0***  (z_out_4 == 93)_1     ~fsm_output[5]                
  Row   3:    ***0***  fsm_output[5]_0       (z_out_4 == 93)               
  Row   4:    ***0***  fsm_output[5]_1       (z_out_4 == 93)               

----------------Focused Expression View-----------------
Line       3261 Item    1  ((z_out_4 == 94) & ~fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
  (z_out_4 == 94)         N  '_1' not hit             Hit '_1'
    fsm_output[5]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (z_out_4 == 94)_0     ~fsm_output[5]                
  Row   2:    ***0***  (z_out_4 == 94)_1     ~fsm_output[5]                
  Row   3:    ***0***  fsm_output[5]_0       (z_out_4 == 94)               
  Row   4:    ***0***  fsm_output[5]_1       (z_out_4 == 94)               

----------------Focused Expression View-----------------
Line       3262 Item    1  ((z_out_4 == 95) & ~fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
  (z_out_4 == 95)         N  '_1' not hit             Hit '_1'
    fsm_output[5]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (z_out_4 == 95)_0     ~fsm_output[5]                
  Row   2:    ***0***  (z_out_4 == 95)_1     ~fsm_output[5]                
  Row   3:    ***0***  fsm_output[5]_0       (z_out_4 == 95)               
  Row   4:    ***0***  fsm_output[5]_1       (z_out_4 == 95)               

----------------Focused Expression View-----------------
Line       3263 Item    1  ((z_out_4 == 96) & ~fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
  (z_out_4 == 96)         N  '_1' not hit             Hit '_1'
    fsm_output[5]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (z_out_4 == 96)_0     ~fsm_output[5]                
  Row   2:    ***0***  (z_out_4 == 96)_1     ~fsm_output[5]                
  Row   3:    ***0***  fsm_output[5]_0       (z_out_4 == 96)               
  Row   4:    ***0***  fsm_output[5]_1       (z_out_4 == 96)               

----------------Focused Expression View-----------------
Line       3264 Item    1  ((z_out_4 == 97) & ~fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
  (z_out_4 == 97)         N  '_1' not hit             Hit '_1'
    fsm_output[5]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (z_out_4 == 97)_0     ~fsm_output[5]                
  Row   2:    ***0***  (z_out_4 == 97)_1     ~fsm_output[5]                
  Row   3:    ***0***  fsm_output[5]_0       (z_out_4 == 97)               
  Row   4:    ***0***  fsm_output[5]_1       (z_out_4 == 97)               

----------------Focused Expression View-----------------
Line       3265 Item    1  ((z_out_4 == 98) & ~fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
  (z_out_4 == 98)         N  '_1' not hit             Hit '_1'
    fsm_output[5]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (z_out_4 == 98)_0     ~fsm_output[5]                
  Row   2:    ***0***  (z_out_4 == 98)_1     ~fsm_output[5]                
  Row   3:    ***0***  fsm_output[5]_0       (z_out_4 == 98)               
  Row   4:    ***0***  fsm_output[5]_1       (z_out_4 == 98)               

----------------Focused Expression View-----------------
Line       3266 Item    1  ((z_out_4 == 99) & ~fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
  (z_out_4 == 99)         N  '_1' not hit             Hit '_1'
    fsm_output[5]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (z_out_4 == 99)_0     ~fsm_output[5]                
  Row   2:    ***0***  (z_out_4 == 99)_1     ~fsm_output[5]                
  Row   3:    ***0***  fsm_output[5]_0       (z_out_4 == 99)               
  Row   4:    ***0***  fsm_output[5]_1       (z_out_4 == 99)               

----------------Focused Expression View-----------------
Line       3267 Item    1  ((z_out_4 == 100) & ~fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

        Input Term   Covered  Reason for no coverage   Hint
       -----------  --------  -----------------------  --------------
  (z_out_4 == 100)         N  '_1' not hit             Hit '_1'
     fsm_output[5]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (z_out_4 == 100)_0    ~fsm_output[5]                
  Row   2:    ***0***  (z_out_4 == 100)_1    ~fsm_output[5]                
  Row   3:    ***0***  fsm_output[5]_0       (z_out_4 == 100)              
  Row   4:    ***0***  fsm_output[5]_1       (z_out_4 == 100)              

----------------Focused Expression View-----------------
Line       3268 Item    1  ((z_out_4 == 101) & ~fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

        Input Term   Covered  Reason for no coverage   Hint
       -----------  --------  -----------------------  --------------
  (z_out_4 == 101)         N  '_1' not hit             Hit '_1'
     fsm_output[5]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (z_out_4 == 101)_0    ~fsm_output[5]                
  Row   2:    ***0***  (z_out_4 == 101)_1    ~fsm_output[5]                
  Row   3:    ***0***  fsm_output[5]_0       (z_out_4 == 101)              
  Row   4:    ***0***  fsm_output[5]_1       (z_out_4 == 101)              

----------------Focused Expression View-----------------
Line       3269 Item    1  ((z_out_4 == 102) & ~fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

        Input Term   Covered  Reason for no coverage   Hint
       -----------  --------  -----------------------  --------------
  (z_out_4 == 102)         N  '_1' not hit             Hit '_1'
     fsm_output[5]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (z_out_4 == 102)_0    ~fsm_output[5]                
  Row   2:    ***0***  (z_out_4 == 102)_1    ~fsm_output[5]                
  Row   3:    ***0***  fsm_output[5]_0       (z_out_4 == 102)              
  Row   4:    ***0***  fsm_output[5]_1       (z_out_4 == 102)              

----------------Focused Expression View-----------------
Line       3270 Item    1  ((z_out_4 == 103) & ~fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

        Input Term   Covered  Reason for no coverage   Hint
       -----------  --------  -----------------------  --------------
  (z_out_4 == 103)         N  '_1' not hit             Hit '_1'
     fsm_output[5]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (z_out_4 == 103)_0    ~fsm_output[5]                
  Row   2:    ***0***  (z_out_4 == 103)_1    ~fsm_output[5]                
  Row   3:    ***0***  fsm_output[5]_0       (z_out_4 == 103)              
  Row   4:    ***0***  fsm_output[5]_1       (z_out_4 == 103)              

----------------Focused Expression View-----------------
Line       3271 Item    1  ((z_out_4 == 104) & ~fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

        Input Term   Covered  Reason for no coverage   Hint
       -----------  --------  -----------------------  --------------
  (z_out_4 == 104)         N  '_1' not hit             Hit '_1'
     fsm_output[5]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (z_out_4 == 104)_0    ~fsm_output[5]                
  Row   2:    ***0***  (z_out_4 == 104)_1    ~fsm_output[5]                
  Row   3:    ***0***  fsm_output[5]_0       (z_out_4 == 104)              
  Row   4:    ***0***  fsm_output[5]_1       (z_out_4 == 104)              

----------------Focused Expression View-----------------
Line       3272 Item    1  ((z_out_4 == 105) & ~fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

        Input Term   Covered  Reason for no coverage   Hint
       -----------  --------  -----------------------  --------------
  (z_out_4 == 105)         N  '_1' not hit             Hit '_1'
     fsm_output[5]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (z_out_4 == 105)_0    ~fsm_output[5]                
  Row   2:    ***0***  (z_out_4 == 105)_1    ~fsm_output[5]                
  Row   3:    ***0***  fsm_output[5]_0       (z_out_4 == 105)              
  Row   4:    ***0***  fsm_output[5]_1       (z_out_4 == 105)              

----------------Focused Expression View-----------------
Line       3273 Item    1  ((z_out_4 == 106) & ~fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

        Input Term   Covered  Reason for no coverage   Hint
       -----------  --------  -----------------------  --------------
  (z_out_4 == 106)         N  '_1' not hit             Hit '_1'
     fsm_output[5]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (z_out_4 == 106)_0    ~fsm_output[5]                
  Row   2:    ***0***  (z_out_4 == 106)_1    ~fsm_output[5]                
  Row   3:    ***0***  fsm_output[5]_0       (z_out_4 == 106)              
  Row   4:    ***0***  fsm_output[5]_1       (z_out_4 == 106)              

----------------Focused Expression View-----------------
Line       3274 Item    1  ((z_out_4 == 107) & ~fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

        Input Term   Covered  Reason for no coverage   Hint
       -----------  --------  -----------------------  --------------
  (z_out_4 == 107)         N  '_1' not hit             Hit '_1'
     fsm_output[5]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (z_out_4 == 107)_0    ~fsm_output[5]                
  Row   2:    ***0***  (z_out_4 == 107)_1    ~fsm_output[5]                
  Row   3:    ***0***  fsm_output[5]_0       (z_out_4 == 107)              
  Row   4:    ***0***  fsm_output[5]_1       (z_out_4 == 107)              

----------------Focused Expression View-----------------
Line       3275 Item    1  ((z_out_4 == 108) & ~fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

        Input Term   Covered  Reason for no coverage   Hint
       -----------  --------  -----------------------  --------------
  (z_out_4 == 108)         N  '_1' not hit             Hit '_1'
     fsm_output[5]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (z_out_4 == 108)_0    ~fsm_output[5]                
  Row   2:    ***0***  (z_out_4 == 108)_1    ~fsm_output[5]                
  Row   3:    ***0***  fsm_output[5]_0       (z_out_4 == 108)              
  Row   4:    ***0***  fsm_output[5]_1       (z_out_4 == 108)              

----------------Focused Expression View-----------------
Line       3276 Item    1  ((z_out_4 == 109) & ~fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

        Input Term   Covered  Reason for no coverage   Hint
       -----------  --------  -----------------------  --------------
  (z_out_4 == 109)         N  '_1' not hit             Hit '_1'
     fsm_output[5]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (z_out_4 == 109)_0    ~fsm_output[5]                
  Row   2:    ***0***  (z_out_4 == 109)_1    ~fsm_output[5]                
  Row   3:    ***0***  fsm_output[5]_0       (z_out_4 == 109)              
  Row   4:    ***0***  fsm_output[5]_1       (z_out_4 == 109)              

----------------Focused Expression View-----------------
Line       3277 Item    1  ((z_out_4 == 110) & ~fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

        Input Term   Covered  Reason for no coverage   Hint
       -----------  --------  -----------------------  --------------
  (z_out_4 == 110)         N  '_1' not hit             Hit '_1'
     fsm_output[5]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (z_out_4 == 110)_0    ~fsm_output[5]                
  Row   2:    ***0***  (z_out_4 == 110)_1    ~fsm_output[5]                
  Row   3:    ***0***  fsm_output[5]_0       (z_out_4 == 110)              
  Row   4:    ***0***  fsm_output[5]_1       (z_out_4 == 110)              

----------------Focused Expression View-----------------
Line       3278 Item    1  ((z_out_4 == 111) & ~fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

        Input Term   Covered  Reason for no coverage   Hint
       -----------  --------  -----------------------  --------------
  (z_out_4 == 111)         N  '_1' not hit             Hit '_1'
     fsm_output[5]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (z_out_4 == 111)_0    ~fsm_output[5]                
  Row   2:    ***0***  (z_out_4 == 111)_1    ~fsm_output[5]                
  Row   3:    ***0***  fsm_output[5]_0       (z_out_4 == 111)              
  Row   4:    ***0***  fsm_output[5]_1       (z_out_4 == 111)              

----------------Focused Expression View-----------------
Line       3279 Item    1  ((z_out_4 == 112) & ~fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

        Input Term   Covered  Reason for no coverage   Hint
       -----------  --------  -----------------------  --------------
  (z_out_4 == 112)         N  '_1' not hit             Hit '_1'
     fsm_output[5]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (z_out_4 == 112)_0    ~fsm_output[5]                
  Row   2:    ***0***  (z_out_4 == 112)_1    ~fsm_output[5]                
  Row   3:    ***0***  fsm_output[5]_0       (z_out_4 == 112)              
  Row   4:    ***0***  fsm_output[5]_1       (z_out_4 == 112)              

----------------Focused Expression View-----------------
Line       3280 Item    1  ((z_out_4 == 113) & ~fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

        Input Term   Covered  Reason for no coverage   Hint
       -----------  --------  -----------------------  --------------
  (z_out_4 == 113)         N  '_1' not hit             Hit '_1'
     fsm_output[5]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (z_out_4 == 113)_0    ~fsm_output[5]                
  Row   2:    ***0***  (z_out_4 == 113)_1    ~fsm_output[5]                
  Row   3:    ***0***  fsm_output[5]_0       (z_out_4 == 113)              
  Row   4:    ***0***  fsm_output[5]_1       (z_out_4 == 113)              

----------------Focused Expression View-----------------
Line       3281 Item    1  ((z_out_4 == 114) & ~fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

        Input Term   Covered  Reason for no coverage   Hint
       -----------  --------  -----------------------  --------------
  (z_out_4 == 114)         N  '_1' not hit             Hit '_1'
     fsm_output[5]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (z_out_4 == 114)_0    ~fsm_output[5]                
  Row   2:    ***0***  (z_out_4 == 114)_1    ~fsm_output[5]                
  Row   3:    ***0***  fsm_output[5]_0       (z_out_4 == 114)              
  Row   4:    ***0***  fsm_output[5]_1       (z_out_4 == 114)              

----------------Focused Expression View-----------------
Line       3282 Item    1  ((z_out_4 == 115) & ~fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

        Input Term   Covered  Reason for no coverage   Hint
       -----------  --------  -----------------------  --------------
  (z_out_4 == 115)         N  '_1' not hit             Hit '_1'
     fsm_output[5]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (z_out_4 == 115)_0    ~fsm_output[5]                
  Row   2:    ***0***  (z_out_4 == 115)_1    ~fsm_output[5]                
  Row   3:    ***0***  fsm_output[5]_0       (z_out_4 == 115)              
  Row   4:    ***0***  fsm_output[5]_1       (z_out_4 == 115)              

----------------Focused Expression View-----------------
Line       3283 Item    1  ((z_out_4 == 116) & ~fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

        Input Term   Covered  Reason for no coverage   Hint
       -----------  --------  -----------------------  --------------
  (z_out_4 == 116)         N  '_1' not hit             Hit '_1'
     fsm_output[5]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (z_out_4 == 116)_0    ~fsm_output[5]                
  Row   2:    ***0***  (z_out_4 == 116)_1    ~fsm_output[5]                
  Row   3:    ***0***  fsm_output[5]_0       (z_out_4 == 116)              
  Row   4:    ***0***  fsm_output[5]_1       (z_out_4 == 116)              

----------------Focused Expression View-----------------
Line       3284 Item    1  ((z_out_4 == 117) & ~fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

        Input Term   Covered  Reason for no coverage   Hint
       -----------  --------  -----------------------  --------------
  (z_out_4 == 117)         N  '_1' not hit             Hit '_1'
     fsm_output[5]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (z_out_4 == 117)_0    ~fsm_output[5]                
  Row   2:    ***0***  (z_out_4 == 117)_1    ~fsm_output[5]                
  Row   3:    ***0***  fsm_output[5]_0       (z_out_4 == 117)              
  Row   4:    ***0***  fsm_output[5]_1       (z_out_4 == 117)              

----------------Focused Expression View-----------------
Line       3285 Item    1  ((z_out_4 == 118) & ~fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

        Input Term   Covered  Reason for no coverage   Hint
       -----------  --------  -----------------------  --------------
  (z_out_4 == 118)         N  '_1' not hit             Hit '_1'
     fsm_output[5]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (z_out_4 == 118)_0    ~fsm_output[5]                
  Row   2:    ***0***  (z_out_4 == 118)_1    ~fsm_output[5]                
  Row   3:    ***0***  fsm_output[5]_0       (z_out_4 == 118)              
  Row   4:    ***0***  fsm_output[5]_1       (z_out_4 == 118)              

----------------Focused Expression View-----------------
Line       3286 Item    1  ((z_out_4 == 119) & ~fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

        Input Term   Covered  Reason for no coverage   Hint
       -----------  --------  -----------------------  --------------
  (z_out_4 == 119)         N  '_1' not hit             Hit '_1'
     fsm_output[5]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (z_out_4 == 119)_0    ~fsm_output[5]                
  Row   2:    ***0***  (z_out_4 == 119)_1    ~fsm_output[5]                
  Row   3:    ***0***  fsm_output[5]_0       (z_out_4 == 119)              
  Row   4:    ***0***  fsm_output[5]_1       (z_out_4 == 119)              

----------------Focused Expression View-----------------
Line       3287 Item    1  ((z_out_4 == 120) & ~fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

        Input Term   Covered  Reason for no coverage   Hint
       -----------  --------  -----------------------  --------------
  (z_out_4 == 120)         N  '_1' not hit             Hit '_1'
     fsm_output[5]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (z_out_4 == 120)_0    ~fsm_output[5]                
  Row   2:    ***0***  (z_out_4 == 120)_1    ~fsm_output[5]                
  Row   3:    ***0***  fsm_output[5]_0       (z_out_4 == 120)              
  Row   4:    ***0***  fsm_output[5]_1       (z_out_4 == 120)              

----------------Focused Expression View-----------------
Line       3288 Item    1  ((z_out_4 == 121) & ~fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

        Input Term   Covered  Reason for no coverage   Hint
       -----------  --------  -----------------------  --------------
  (z_out_4 == 121)         N  '_1' not hit             Hit '_1'
     fsm_output[5]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (z_out_4 == 121)_0    ~fsm_output[5]                
  Row   2:    ***0***  (z_out_4 == 121)_1    ~fsm_output[5]                
  Row   3:    ***0***  fsm_output[5]_0       (z_out_4 == 121)              
  Row   4:    ***0***  fsm_output[5]_1       (z_out_4 == 121)              

----------------Focused Expression View-----------------
Line       3289 Item    1  ((z_out_4 == 122) & ~fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

        Input Term   Covered  Reason for no coverage   Hint
       -----------  --------  -----------------------  --------------
  (z_out_4 == 122)         N  '_1' not hit             Hit '_1'
     fsm_output[5]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (z_out_4 == 122)_0    ~fsm_output[5]                
  Row   2:    ***0***  (z_out_4 == 122)_1    ~fsm_output[5]                
  Row   3:    ***0***  fsm_output[5]_0       (z_out_4 == 122)              
  Row   4:    ***0***  fsm_output[5]_1       (z_out_4 == 122)              

----------------Focused Expression View-----------------
Line       3290 Item    1  ((z_out_4 == 123) & ~fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

        Input Term   Covered  Reason for no coverage   Hint
       -----------  --------  -----------------------  --------------
  (z_out_4 == 123)         N  '_1' not hit             Hit '_1'
     fsm_output[5]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (z_out_4 == 123)_0    ~fsm_output[5]                
  Row   2:    ***0***  (z_out_4 == 123)_1    ~fsm_output[5]                
  Row   3:    ***0***  fsm_output[5]_0       (z_out_4 == 123)              
  Row   4:    ***0***  fsm_output[5]_1       (z_out_4 == 123)              

----------------Focused Expression View-----------------
Line       3291 Item    1  ((z_out_4 == 124) & ~fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

        Input Term   Covered  Reason for no coverage   Hint
       -----------  --------  -----------------------  --------------
  (z_out_4 == 124)         N  '_1' not hit             Hit '_1'
     fsm_output[5]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (z_out_4 == 124)_0    ~fsm_output[5]                
  Row   2:    ***0***  (z_out_4 == 124)_1    ~fsm_output[5]                
  Row   3:    ***0***  fsm_output[5]_0       (z_out_4 == 124)              
  Row   4:    ***0***  fsm_output[5]_1       (z_out_4 == 124)              

----------------Focused Expression View-----------------
Line       3292 Item    1  ((z_out_4 == 125) & ~fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

        Input Term   Covered  Reason for no coverage   Hint
       -----------  --------  -----------------------  --------------
  (z_out_4 == 125)         N  '_1' not hit             Hit '_1'
     fsm_output[5]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (z_out_4 == 125)_0    ~fsm_output[5]                
  Row   2:    ***0***  (z_out_4 == 125)_1    ~fsm_output[5]                
  Row   3:    ***0***  fsm_output[5]_0       (z_out_4 == 125)              
  Row   4:    ***0***  fsm_output[5]_1       (z_out_4 == 125)              

----------------Focused Expression View-----------------
Line       3293 Item    1  ((z_out_4 == 126) & ~fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

        Input Term   Covered  Reason for no coverage   Hint
       -----------  --------  -----------------------  --------------
  (z_out_4 == 126)         N  '_1' not hit             Hit '_1'
     fsm_output[5]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (z_out_4 == 126)_0    ~fsm_output[5]                
  Row   2:    ***0***  (z_out_4 == 126)_1    ~fsm_output[5]                
  Row   3:    ***0***  fsm_output[5]_0       (z_out_4 == 126)              
  Row   4:    ***0***  fsm_output[5]_1       (z_out_4 == 126)              

----------------Focused Expression View-----------------
Line       3294 Item    1  ((z_out_4 == 127) & ~fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

        Input Term   Covered  Reason for no coverage   Hint
       -----------  --------  -----------------------  --------------
  (z_out_4 == 127)         N  '_1' not hit             Hit '_1'
     fsm_output[5]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (z_out_4 == 127)_0    ~fsm_output[5]                
  Row   2:    ***0***  (z_out_4 == 127)_1    ~fsm_output[5]                
  Row   3:    ***0***  fsm_output[5]_0       (z_out_4 == 127)              
  Row   4:    ***0***  fsm_output[5]_1       (z_out_4 == 127)              

----------------Focused Expression View-----------------
Line       3295 Item    1  ((z_out_4 == 128) & ~fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

        Input Term   Covered  Reason for no coverage   Hint
       -----------  --------  -----------------------  --------------
  (z_out_4 == 128)         N  '_1' not hit             Hit '_1'
     fsm_output[5]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (z_out_4 == 128)_0    ~fsm_output[5]                
  Row   2:    ***0***  (z_out_4 == 128)_1    ~fsm_output[5]                
  Row   3:    ***0***  fsm_output[5]_0       (z_out_4 == 128)              
  Row   4:    ***0***  fsm_output[5]_1       (z_out_4 == 128)              

----------------Focused Expression View-----------------
Line       3296 Item    1  ((z_out_4 == 129) & ~fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

        Input Term   Covered  Reason for no coverage   Hint
       -----------  --------  -----------------------  --------------
  (z_out_4 == 129)         N  '_1' not hit             Hit '_1'
     fsm_output[5]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (z_out_4 == 129)_0    ~fsm_output[5]                
  Row   2:    ***0***  (z_out_4 == 129)_1    ~fsm_output[5]                
  Row   3:    ***0***  fsm_output[5]_0       (z_out_4 == 129)              
  Row   4:    ***0***  fsm_output[5]_1       (z_out_4 == 129)              

----------------Focused Expression View-----------------
Line       3297 Item    1  ((z_out_4 == 130) & ~fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

        Input Term   Covered  Reason for no coverage   Hint
       -----------  --------  -----------------------  --------------
  (z_out_4 == 130)         N  '_1' not hit             Hit '_1'
     fsm_output[5]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (z_out_4 == 130)_0    ~fsm_output[5]                
  Row   2:    ***0***  (z_out_4 == 130)_1    ~fsm_output[5]                
  Row   3:    ***0***  fsm_output[5]_0       (z_out_4 == 130)              
  Row   4:    ***0***  fsm_output[5]_1       (z_out_4 == 130)              

----------------Focused Expression View-----------------
Line       3298 Item    1  ((z_out_4 == 131) & ~fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

        Input Term   Covered  Reason for no coverage   Hint
       -----------  --------  -----------------------  --------------
  (z_out_4 == 131)         N  '_1' not hit             Hit '_1'
     fsm_output[5]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (z_out_4 == 131)_0    ~fsm_output[5]                
  Row   2:    ***0***  (z_out_4 == 131)_1    ~fsm_output[5]                
  Row   3:    ***0***  fsm_output[5]_0       (z_out_4 == 131)              
  Row   4:    ***0***  fsm_output[5]_1       (z_out_4 == 131)              

----------------Focused Expression View-----------------
Line       3299 Item    1  ((z_out_4 == 132) & ~fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

        Input Term   Covered  Reason for no coverage   Hint
       -----------  --------  -----------------------  --------------
  (z_out_4 == 132)         N  '_1' not hit             Hit '_1'
     fsm_output[5]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (z_out_4 == 132)_0    ~fsm_output[5]                
  Row   2:    ***0***  (z_out_4 == 132)_1    ~fsm_output[5]                
  Row   3:    ***0***  fsm_output[5]_0       (z_out_4 == 132)              
  Row   4:    ***0***  fsm_output[5]_1       (z_out_4 == 132)              

----------------Focused Expression View-----------------
Line       3300 Item    1  ((z_out_4 == 133) & ~fsm_output[5])
Expression totals: 1 of 2 input terms covered = 50.00%

        Input Term   Covered  Reason for no coverage   Hint
       -----------  --------  -----------------------  --------------
  (z_out_4 == 133)         Y
     fsm_output[5]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (z_out_4 == 133)_0    ~fsm_output[5]                
  Row   2:          1  (z_out_4 == 133)_1    ~fsm_output[5]                
  Row   3:          1  fsm_output[5]_0       (z_out_4 == 133)              
  Row   4:    ***0***  fsm_output[5]_1       (z_out_4 == 133)              

----------------Focused Expression View-----------------
Line       4150 Item    1  (fsm_output[3] ~| or_tmp)
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  fsm_output[3]         N  '_1' not hit             Hit '_1'
         or_tmp         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  fsm_output[3]_0       ~or_tmp                       
  Row   2:    ***0***  fsm_output[3]_1       ~or_tmp                       
  Row   3:          1  or_tmp_0              ~fsm_output[3]                
  Row   4:    ***0***  or_tmp_1              ~fsm_output[3]                

----------------Focused Expression View-----------------
Line       4151 Item    1  (fsm_output[3] & ~or_tmp)
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  fsm_output[3]         N  '_1' not hit             Hit '_1'
         or_tmp         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  fsm_output[3]_0       ~or_tmp                       
  Row   2:    ***0***  fsm_output[3]_1       ~or_tmp                       
  Row   3:    ***0***  or_tmp_0              fsm_output[3]                 
  Row   4:    ***0***  or_tmp_1              fsm_output[3]                 

----------------Focused Expression View-----------------
Line       4664 Item    1  (~scheduled_region_else_if_if_1_slc_scheduled_region_else_if_acc_16_tmp & fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

                                                             Input Term   Covered  Reason for no coverage   Hint
                                                            -----------  --------  -----------------------  --------------
  scheduled_region_else_if_if_1_slc_scheduled_region_else_if_acc_16_tmp         N  No hits                  Hit '_0' and '_1'
                                                          fsm_output[5]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                                                               Non-masking condition(s)      
 ---------  ---------  --------------------                                                     -------------------------     
  Row   1:    ***0***  scheduled_region_else_if_if_1_slc_scheduled_region_else_if_acc_16_tmp_0  fsm_output[5]                 
  Row   2:    ***0***  scheduled_region_else_if_if_1_slc_scheduled_region_else_if_acc_16_tmp_1  fsm_output[5]                 
  Row   3:          1  fsm_output[5]_0                                                          ~scheduled_region_else_if_if_1_slc_scheduled_region_else_if_acc_16_tmp
  Row   4:    ***0***  fsm_output[5]_1                                                          ~scheduled_region_else_if_if_1_slc_scheduled_region_else_if_acc_16_tmp

----------------Focused Expression View-----------------
Line       4666 Item    1  (scheduled_region_else_if_if_1_slc_scheduled_region_else_if_acc_16_tmp & fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

                                                             Input Term   Covered  Reason for no coverage   Hint
                                                            -----------  --------  -----------------------  --------------
  scheduled_region_else_if_if_1_slc_scheduled_region_else_if_acc_16_tmp         N  No hits                  Hit '_0' and '_1'
                                                          fsm_output[5]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                                                               Non-masking condition(s)      
 ---------  ---------  --------------------                                                     -------------------------     
  Row   1:    ***0***  scheduled_region_else_if_if_1_slc_scheduled_region_else_if_acc_16_tmp_0  fsm_output[5]                 
  Row   2:    ***0***  scheduled_region_else_if_if_1_slc_scheduled_region_else_if_acc_16_tmp_1  fsm_output[5]                 
  Row   3:    ***0***  fsm_output[5]_0                                                          scheduled_region_else_if_if_1_slc_scheduled_region_else_if_acc_16_tmp
  Row   4:    ***0***  fsm_output[5]_1                                                          scheduled_region_else_if_if_1_slc_scheduled_region_else_if_acc_16_tmp


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                    1468      1195       273    81.40%

================================Statement Details================================

Statement Coverage for instance .audioport_tb.DUT_INSTANCE.dsp_unit_1.dsp_unit_rtl_1.dsp_unit_dsp_proc_inst --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File results/dsp_unit_hls_rtl.v
    2562            1                          3     
    2566            1                          3     
    2570            1                          3     
    2573            1                          3     
    2576            1                          3     
    2581            1                          3     
    2583            1                          3     
    2632            1                          3     
    2633            1                          3     
    2634            1                          4     
    2635            1                          3     
    2636            1                          3     
    2637            1                          4     
    2638            1                          3     
    2639            1                          3     
    2640            1                          3     
    2641            1                          5     
    2642            1                          3     
    2643            1                          4     
    2644            1                          4     
    2645            1                          3     
    2646            1                          3     
    2647            1                          3     
    2648            1                          5     
    2649            1                          3     
    2650            1                          4     
    2651            1                          4     
    2652            1                          3     
    2653            1                          3     
    2654            1                          3     
    2655            1                          5     
    2656            1                          3     
    2657            1                          4     
    2658            1                          4     
    2659            1                          3     
    2660            1                          3     
    2661            1                          3     
    2662            1                          5     
    2663            1                          3     
    2664            1                          4     
    2665            1                          4     
    2666            1                          3     
    2667            1                          3     
    2668            1                          3     
    2669            1                          5     
    2670            1                          3     
    2671            1                          4     
    2672            1                          4     
    2673            1                          3     
    2674            1                          3     
    2675            1                          3     
    2676            1                          5     
    2677            1                          3     
    2678            1                          4     
    2679            1                          4     
    2680            1                          3     
    2681            1                          3     
    2682            1                          3     
    2683            1                          5     
    2684            1                          3     
    2685            1                          4     
    2686            1                          4     
    2687            1                          3     
    2688            1                          3     
    2689            1                          3     
    2690            1                          5     
    2691            1                          3     
    2692            1                          4     
    2693            1                          4     
    2694            1                          3     
    2695            1                          3     
    2696            1                          3     
    2697            1                          5     
    2698            1                          3     
    2699            1                          4     
    2700            1                          4     
    2701            1                          3     
    2702            1                          3     
    2703            1                          3     
    2704            1                          5     
    2705            1                          3     
    2706            1                          4     
    2707            1                          4     
    2708            1                          3     
    2709            1                          3     
    2710            1                          3     
    2711            1                          5     
    2712            1                          3     
    2713            1                          4     
    2714            1                          4     
    2715            1                          3     
    2716            1                          3     
    2717            1                          3     
    2718            1                          5     
    2719            1                          3     
    2720            1                          4     
    2721            1                          4     
    2722            1                          3     
    2723            1                          3     
    2724            1                          3     
    2725            1                          5     
    2726            1                          3     
    2727            1                          4     
    2728            1                          4     
    2729            1                          3     
    2730            1                          3     
    2731            1                          3     
    2732            1                          5     
    2733            1                          3     
    2734            1                          4     
    2735            1                          4     
    2736            1                          3     
    2737            1                          3     
    2738            1                          3     
    2739            1                          5     
    2740            1                          3     
    2741            1                          4     
    2742            1                          4     
    2743            1                          3     
    2744            1                          3     
    2745            1                          3     
    2746            1                          5     
    2747            1                          3     
    2748            1                          4     
    2749            1                          4     
    2750            1                          3     
    2751            1                          3     
    2752            1                          3     
    2753            1                          4     
    2756            1                          5     
    2757            1                          3     
    2758            1                          4     
    2759            1                          4     
    2760            1                          3     
    2761            1                          3     
    2762            1                          3     
    2763            1                          4     
    2766            1                          5     
    2767            1                          3     
    2768            1                          4     
    2769            1                          4     
    2770            1                          3     
    2771            1                          3     
    2772            1                          4     
    2775            1                          5     
    2776            1                          3     
    2777            1                          4     
    2778            1                          4     
    2779            1                          3     
    2780            1                          3     
    2781            1                          4     
    2784            1                          5     
    2785            1                          3     
    2786            1                          4     
    2787            1                          4     
    2788            1                          3     
    2789            1                          3     
    2790            1                          4     
    2793            1                          5     
    2794            1                          3     
    2795            1                          4     
    2796            1                          4     
    2797            1                          3     
    2798            1                          3     
    2799            1                          4     
    2802            1                          5     
    2803            1                          3     
    2804            1                          4     
    2805            1                          4     
    2806            1                          3     
    2807            1                          3     
    2808            1                          4     
    2811            1                          5     
    2812            1                          3     
    2813            1                          4     
    2814            1                          4     
    2815            1                          3     
    2816            1                          3     
    2817            1                          3     
    2818            1                          5     
    2819            1                          3     
    2820            1                          4     
    2821            1                          4     
    2822            1                          3     
    2823            1                          3     
    2824            1                          4     
    2827            1                          5     
    2828            1                          3     
    2829            1                          4     
    2830            1                          4     
    2831            1                          3     
    2832            1                          3     
    2833            1                          5     
    2834            1                          5     
    2835            1                          5     
    2836            1                          3     
    2837            1                          4     
    2838            1                          4     
    2839            1                          3     
    2840            1                          3     
    2841            1                          3     
    2842            1                          5     
    2843            1                          3     
    2844            1                          4     
    2845            1                          4     
    2846            1                          3     
    2847            1                          3     
    2848            1                          3     
    2849            1                          5     
    2850            1                          3     
    2851            1                          4     
    2852            1                          4     
    2853            1                          3     
    2854            1                          3     
    2855            1                          3     
    2856            1                          5     
    2857            1                          3     
    2858            1                          4     
    2859            1                          4     
    2860            1                          3     
    2861            1                          3     
    2862            1                          3     
    2863            1                          5     
    2864            1                          3     
    2865            1                          4     
    2866            1                          4     
    2867            1                          3     
    2868            1                          3     
    2869            1                          3     
    2870            1                          5     
    2871            1                          3     
    2872            1                          4     
    2873            1                          4     
    2874            1                          3     
    2875            1                          3     
    2876            1                          3     
    2877            1                          5     
    2878            1                          3     
    2879            1                          4     
    2880            1                          4     
    2881            1                          3     
    2882            1                          3     
    2883            1                          3     
    2884            1                          5     
    2885            1                          3     
    2886            1                          4     
    2887            1                          4     
    2888            1                          3     
    2889            1                          3     
    2890            1                          4     
    2893            1                          5     
    2894            1                          3     
    2895            1                          4     
    2896            1                          4     
    2897            1                          3     
    2898            1                          3     
    2899            1                          3     
    2900            1                          5     
    2901            1                          3     
    2902            1                          4     
    2903            1                          4     
    2904            1                          3     
    2905            1                          3     
    2906            1                          3     
    2907            1                          5     
    2908            1                          3     
    2909            1                          4     
    2910            1                          4     
    2911            1                          3     
    2912            1                          3     
    2913            1                          3     
    2914            1                          5     
    2915            1                          3     
    2916            1                          4     
    2917            1                          4     
    2918            1                          3     
    2919            1                          3     
    2920            1                          3     
    2921            1                          5     
    2922            1                          3     
    2923            1                          4     
    2924            1                          4     
    2925            1                          3     
    2926            1                          3     
    2927            1                          3     
    2928            1                          5     
    2929            1                          3     
    2930            1                          4     
    2931            1                          4     
    2932            1                          3     
    2933            1                          3     
    2934            1                          3     
    2935            1                          5     
    2936            1                          3     
    2937            1                          4     
    2938            1                          4     
    2939            1                          3     
    2940            1                          3     
    2941            1                          3     
    2942            1                          5     
    2943            1                          3     
    2944            1                          4     
    2945            1                          4     
    2946            1                          3     
    2947            1                          3     
    2948            1                          3     
    2949            1                          5     
    2950            1                          3     
    2951            1                          4     
    2952            1                          4     
    2953            1                          3     
    2954            1                          3     
    2955            1                          3     
    2956            1                          5     
    2957            1                          3     
    2958            1                          4     
    2959            1                          4     
    2960            1                          3     
    2961            1                          3     
    2962            1                          3     
    2963            1                          5     
    2964            1                          3     
    2965            1                          4     
    2966            1                          4     
    2967            1                          3     
    2968            1                          3     
    2969            1                          3     
    2970            1                          5     
    2971            1                          3     
    2972            1                          4     
    2973            1                          4     
    2974            1                          3     
    2975            1                          3     
    2976            1                          3     
    2977            1                          5     
    2978            1                          3     
    2979            1                          4     
    2980            1                          4     
    2981            1                          3     
    2982            1                          3     
    2983            1                          3     
    2984            1                          5     
    2985            1                          3     
    2986            1                          4     
    2987            1                          4     
    2988            1                          3     
    2989            1                          3     
    2990            1                          3     
    2991            1                          5     
    2992            1                          3     
    2993            1                          4     
    2994            1                          4     
    2995            1                          3     
    2996            1                          3     
    2997            1                          3     
    2998            1                          5     
    2999            1                          3     
    3000            1                          4     
    3001            1                          4     
    3002            1                          3     
    3003            1                          3     
    3004            1                          3     
    3005            1                          5     
    3006            1                          3     
    3007            1                          4     
    3008            1                          4     
    3009            1                          3     
    3010            1                          3     
    3011            1                          3     
    3012            1                          5     
    3013            1                          3     
    3014            1                          4     
    3015            1                          4     
    3016            1                          3     
    3017            1                          3     
    3018            1                          4     
    3021            1                          5     
    3022            1                          3     
    3023            1                          4     
    3024            1                          4     
    3025            1                          3     
    3026            1                          3     
    3027            1                          3     
    3028            1                          4     
    3030            1                          5     
    3031            1                          3     
    3032            1                          4     
    3033            1                          4     
    3034            1                          3     
    3035            1                          3     
    3036            1                          3     
    3038            1                          4     
    3040            1                          5     
    3041            1                          3     
    3042            1                          4     
    3043            1                          4     
    3044            1                          3     
    3045            1                          3     
    3046            1                          4     
    3048            1                          5     
    3049            1                          3     
    3050            1                          4     
    3051            1                          4     
    3052            1                          3     
    3053            1                          3     
    3054            1                          4     
    3056            1                          5     
    3057            1                          3     
    3058            1                          4     
    3059            1                          4     
    3060            1                          3     
    3061            1                          3     
    3062            1                          3     
    3063            1                          5     
    3064            1                          3     
    3065            1                          4     
    3066            1                          4     
    3067            1                          3     
    3068            1                          3     
    3069            1                          3     
    3070            1                          4     
    3072            1                          5     
    3073            1                          3     
    3074            1                          4     
    3075            1                          4     
    3076            1                          3     
    3077            1                          3     
    3078            1                          4     
    3080            1                          5     
    3081            1                          3     
    3082            1                          4     
    3083            1                          4     
    3084            1                          3     
    3085            1                          3     
    3086            1                          4     
    3088            1                          5     
    3089            1                          3     
    3090            1                          4     
    3091            1                          4     
    3092            1                          3     
    3093            1                          3     
    3094            1                          5     
    3095            1                          5     
    3096            1                          5     
    3097            1                          3     
    3098            1                          4     
    3099            1                          4     
    3100            1                          3     
    3101            1                          3     
    3102            1                          3     
    3103            1                          5     
    3104            1                          3     
    3105            1                          4     
    3106            1                          4     
    3107            1                          3     
    3108            1                          3     
    3109            1                          3     
    3110            1                          5     
    3111            1                          3     
    3112            1                          4     
    3113            1                          4     
    3114            1                          3     
    3115            1                          3     
    3116            1                          4     
    3119            1                          5     
    3120            1                          3     
    3121            1                          4     
    3122            1                          4     
    3123            1                          3     
    3124            1                          3     
    3125            1                          3     
    3126            1                          5     
    3127            1                          3     
    3128            1                          4     
    3129            1                          4     
    3130            1                          6     
    3132            1                          5     
    3133            1                          7     
    3135            1                          4     
    3136            1                          4     
    3137            1                          3     
    3138            1                          4     
    3139            1                          3     
    3140            1                          3     
    3141            1                          3     
    3142            1                          3     
    3143            1                          3     
    3144            1                          3     
    3145            1                          3     
    3146            1                          3     
    3147            1                          4     
    3148            1                          3     
    3149            1                          3     
    3150            1                          3     
    3151            1                          3     
    3152            1                          3     
    3153            1                          3     
    3154            1                          3     
    3155            1                          3     
    3156            1                          2     
    3157            1                          3     
    3158            1                          3     
    3159            1                          3     
    3160            1                          2     
    3161            1                          3     
    3162            1                          3     
    3163            1                          4     
    3164            1                          3     
    3165            1                          4     
    3166            1                          3     
    3167            1                          3     
    3168            1                          3     
    3169            1                          3     
    3170            1                          3     
    3171            1                          3     
    3172            1                          3     
    3173            1                          3     
    3174            1                          4     
    3175            1                          4     
    3176            1                          3     
    3177            1                          3     
    3178            1                          3     
    3179            1                          3     
    3180            1                          3     
    3181            1                          3     
    3182            1                          3     
    3183            1                          3     
    3184            1                          4     
    3185            1                          4     
    3186            1                          3     
    3187            1                          3     
    3188            1                          3     
    3189            1                          3     
    3190            1                          3     
    3191            1                          3     
    3192            1                          3     
    3193            1                          4     
    3194            1                          4     
    3195            1                          3     
    3196            1                          3     
    3197            1                          3     
    3198            1                          3     
    3199            1                          3     
    3200            1                          3     
    3201            1                          3     
    3202            1                          3     
    3203            1                          4     
    3204            1                          4     
    3205            1                          3     
    3206            1                          3     
    3207            1                          3     
    3208            1                          3     
    3209            1                          3     
    3210            1                          3     
    3211            1                          3     
    3212            1                          3     
    3213            1                          4     
    3214            1                          4     
    3215            1                          3     
    3216            1                          3     
    3217            1                          3     
    3218            1                          3     
    3219            1                          3     
    3220            1                          3     
    3221            1                          3     
    3222            1                          3     
    3223            1                          3     
    3224            1                          4     
    3225            1                          4     
    3226            1                          4     
    3227            1                          4     
    3228            1                          4     
    3229            1                          3     
    3230            1                          3     
    3231            1                          3     
    3232            1                          5     
    3233            1                          2     
    3234            1                          4     
    3235            1                          4     
    3236            1                          4     
    3237            1                          4     
    3238            1                          4     
    3239            1                          4     
    3240            1                          4     
    3241            1                          4     
    3242            1                          4     
    3243            1                          4     
    3244            1                          4     
    3245            1                          4     
    3246            1                          4     
    3247            1                          4     
    3248            1                          4     
    3249            1                          4     
    3250            1                          4     
    3251            1                          4     
    3252            1                          4     
    3253            1                          4     
    3254            1                          4     
    3255            1                          4     
    3256            1                          4     
    3257            1                          4     
    3258            1                          4     
    3259            1                          4     
    3260            1                          4     
    3261            1                          4     
    3262            1                          4     
    3263            1                          4     
    3264            1                          4     
    3265            1                          4     
    3266            1                          4     
    3267            1                          4     
    3268            1                          4     
    3269            1                          4     
    3270            1                          4     
    3271            1                          4     
    3272            1                          4     
    3273            1                          4     
    3274            1                          4     
    3275            1                          4     
    3276            1                          4     
    3277            1                          4     
    3278            1                          4     
    3279            1                          4     
    3280            1                          4     
    3281            1                          4     
    3282            1                          4     
    3283            1                          4     
    3284            1                          4     
    3285            1                          4     
    3286            1                          4     
    3287            1                          4     
    3288            1                          4     
    3289            1                          4     
    3290            1                          4     
    3291            1                          4     
    3292            1                          4     
    3293            1                          4     
    3294            1                          4     
    3295            1                          4     
    3296            1                          4     
    3297            1                          4     
    3298            1                          4     
    3299            1                          4     
    3300            1                          4     
    3301            1                          2     
    3303            1                          2     
    3305            1                          5     
    3307            1                          2     
    3308            1                          2     
    3309            1                          2     
    3310            1                          2     
    3313            1                          2     
    3314            1                          2     
    3316            1                          2     
    3318            1                          2     
    3322            1                          3     
    3324            1                          2     
    3325            1                          2     
    3328            1                    ***0***     
    3330            1                    ***0***     
    3334            1                          3     
    3336            1                          2     
    3337            1                          2     
    3340            1                    ***0***     
    3342            1                    ***0***     
    3346            1                          3     
    3348            1                          2     
    3349            1                          2     
    3352            1                    ***0***     
    3354            1                    ***0***     
    3358            1                          3     
    3360            1                          2     
    3361            1                          2     
    3364            1                    ***0***     
    3366            1                    ***0***     
    3370            1                          3     
    3372            1                          2     
    3373            1                          2     
    3376            1                    ***0***     
    3378            1                    ***0***     
    3382            1                          3     
    3384            1                          2     
    3385            1                          2     
    3388            1                    ***0***     
    3390            1                    ***0***     
    3394            1                          3     
    3396            1                          2     
    3397            1                          2     
    3400            1                    ***0***     
    3402            1                    ***0***     
    3406            1                          3     
    3408            1                          2     
    3409            1                          2     
    3412            1                    ***0***     
    3414            1                    ***0***     
    3418            1                          3     
    3420            1                          2     
    3421            1                          2     
    3424            1                    ***0***     
    3426            1                    ***0***     
    3430            1                          3     
    3432            1                          2     
    3433            1                          2     
    3436            1                    ***0***     
    3438            1                    ***0***     
    3442            1                          3     
    3444            1                          2     
    3445            1                          2     
    3448            1                    ***0***     
    3450            1                    ***0***     
    3454            1                          3     
    3456            1                          2     
    3457            1                          2     
    3460            1                    ***0***     
    3462            1                    ***0***     
    3466            1                          3     
    3468            1                          2     
    3469            1                          2     
    3472            1                    ***0***     
    3474            1                    ***0***     
    3478            1                          3     
    3480            1                          2     
    3481            1                          2     
    3484            1                    ***0***     
    3486            1                    ***0***     
    3490            1                          3     
    3492            1                          2     
    3493            1                          2     
    3496            1                    ***0***     
    3498            1                    ***0***     
    3502            1                          3     
    3504            1                          2     
    3505            1                          2     
    3508            1                    ***0***     
    3510            1                    ***0***     
    3514            1                          3     
    3516            1                          2     
    3517            1                          2     
    3520            1                    ***0***     
    3522            1                    ***0***     
    3526            1                          3     
    3528            1                          2     
    3529            1                          2     
    3532            1                    ***0***     
    3534            1                    ***0***     
    3538            1                          3     
    3540            1                          2     
    3541            1                          2     
    3544            1                    ***0***     
    3546            1                    ***0***     
    3550            1                          3     
    3552            1                          2     
    3553            1                          2     
    3556            1                    ***0***     
    3558            1                    ***0***     
    3562            1                          3     
    3564            1                          2     
    3565            1                          2     
    3568            1                    ***0***     
    3570            1                    ***0***     
    3574            1                          3     
    3576            1                          2     
    3577            1                          2     
    3580            1                    ***0***     
    3582            1                    ***0***     
    3586            1                          3     
    3588            1                          2     
    3589            1                          2     
    3592            1                    ***0***     
    3594            1                    ***0***     
    3598            1                          3     
    3600            1                          2     
    3601            1                          2     
    3604            1                    ***0***     
    3606            1                    ***0***     
    3610            1                          3     
    3612            1                          2     
    3613            1                          2     
    3616            1                    ***0***     
    3618            1                    ***0***     
    3622            1                          3     
    3624            1                          2     
    3625            1                          2     
    3628            1                    ***0***     
    3630            1                    ***0***     
    3634            1                          3     
    3636            1                          2     
    3637            1                          2     
    3640            1                    ***0***     
    3642            1                    ***0***     
    3646            1                          3     
    3648            1                          2     
    3649            1                          2     
    3652            1                    ***0***     
    3654            1                    ***0***     
    3658            1                          3     
    3660            1                          2     
    3661            1                          2     
    3664            1                    ***0***     
    3666            1                    ***0***     
    3670            1                          3     
    3672            1                          2     
    3673            1                          2     
    3676            1                    ***0***     
    3678            1                    ***0***     
    3682            1                          3     
    3684            1                          2     
    3685            1                          2     
    3688            1                    ***0***     
    3690            1                    ***0***     
    3694            1                          3     
    3696            1                          2     
    3697            1                          2     
    3700            1                    ***0***     
    3702            1                    ***0***     
    3706            1                          3     
    3708            1                          2     
    3709            1                          2     
    3712            1                    ***0***     
    3714            1                    ***0***     
    3718            1                          3     
    3720            1                          2     
    3721            1                          2     
    3724            1                    ***0***     
    3726            1                    ***0***     
    3730            1                          3     
    3732            1                          2     
    3733            1                          2     
    3736            1                    ***0***     
    3738            1                    ***0***     
    3742            1                          3     
    3744            1                          2     
    3745            1                          2     
    3748            1                    ***0***     
    3750            1                    ***0***     
    3754            1                          3     
    3756            1                          2     
    3757            1                          2     
    3760            1                    ***0***     
    3762            1                    ***0***     
    3766            1                          3     
    3768            1                          2     
    3769            1                          2     
    3772            1                    ***0***     
    3774            1                    ***0***     
    3778            1                          3     
    3780            1                          2     
    3781            1                          2     
    3784            1                    ***0***     
    3786            1                    ***0***     
    3790            1                          3     
    3792            1                          2     
    3793            1                          2     
    3796            1                    ***0***     
    3798            1                    ***0***     
    3802            1                          3     
    3804            1                          2     
    3805            1                          2     
    3808            1                    ***0***     
    3810            1                    ***0***     
    3814            1                          3     
    3816            1                          2     
    3817            1                          2     
    3820            1                    ***0***     
    3822            1                    ***0***     
    3826            1                          3     
    3828            1                          2     
    3829            1                          2     
    3832            1                    ***0***     
    3834            1                    ***0***     
    3838            1                          3     
    3840            1                          2     
    3841            1                          2     
    3844            1                    ***0***     
    3846            1                    ***0***     
    3850            1                          3     
    3852            1                          2     
    3853            1                          2     
    3856            1                    ***0***     
    3858            1                    ***0***     
    3862            1                          3     
    3864            1                          2     
    3865            1                          2     
    3868            1                    ***0***     
    3870            1                    ***0***     
    3874            1                          3     
    3876            1                          2     
    3877            1                          2     
    3880            1                    ***0***     
    3882            1                    ***0***     
    3886            1                          3     
    3888            1                          2     
    3889            1                          2     
    3892            1                    ***0***     
    3894            1                    ***0***     
    3898            1                          3     
    3900            1                          2     
    3901            1                          2     
    3904            1                    ***0***     
    3906            1                    ***0***     
    3910            1                          3     
    3912            1                          2     
    3913            1                          2     
    3916            1                    ***0***     
    3918            1                    ***0***     
    3922            1                          3     
    3924            1                          2     
    3925            1                          2     
    3928            1                    ***0***     
    3930            1                    ***0***     
    3934            1                          3     
    3936            1                          2     
    3937            1                          2     
    3940            1                    ***0***     
    3942            1                    ***0***     
    3946            1                          3     
    3948            1                          2     
    3949            1                          2     
    3952            1                    ***0***     
    3954            1                    ***0***     
    3958            1                          3     
    3960            1                          2     
    3961            1                          2     
    3964            1                    ***0***     
    3966            1                    ***0***     
    3970            1                          3     
    3972            1                          2     
    3973            1                          2     
    3976            1                    ***0***     
    3978            1                    ***0***     
    3982            1                          3     
    3984            1                          2     
    3985            1                          2     
    3988            1                    ***0***     
    3990            1                    ***0***     
    3994            1                          3     
    3996            1                          2     
    3997            1                          2     
    4000            1                    ***0***     
    4002            1                    ***0***     
    4006            1                          3     
    4008            1                          2     
    4009            1                          2     
    4012            1                    ***0***     
    4014            1                    ***0***     
    4018            1                          3     
    4020            1                          2     
    4021            1                          2     
    4024            1                    ***0***     
    4026            1                    ***0***     
    4030            1                          3     
    4032            1                          2     
    4033            1                          2     
    4036            1                    ***0***     
    4038            1                    ***0***     
    4042            1                          3     
    4044            1                          2     
    4045            1                          2     
    4048            1                    ***0***     
    4050            1                    ***0***     
    4054            1                          3     
    4056            1                          2     
    4057            1                          2     
    4060            1                    ***0***     
    4062            1                    ***0***     
    4066            1                          3     
    4068            1                          2     
    4069            1                          2     
    4072            1                    ***0***     
    4074            1                    ***0***     
    4078            1                          3     
    4080            1                          2     
    4081            1                          2     
    4084            1                    ***0***     
    4086            1                    ***0***     
    4090            1                          3     
    4092            1                          2     
    4093            1                          2     
    4096            1                    ***0***     
    4098            1                    ***0***     
    4102            1                          3     
    4104            1                          2     
    4105            1                          2     
    4108            1                    ***0***     
    4110            1                    ***0***     
    4114            1                          3     
    4116            1                          2     
    4117            1                          2     
    4118            1                          2     
    4119            1                          2     
    4120            1                          2     
    4123            1                    ***0***     
    4124            1                    ***0***     
    4125            1                    ***0***     
    4126            1                    ***0***     
    4127            1                    ***0***     
    4130            1                          3     
    4132            1                          2     
    4133            1                          2     
    4136            1                    ***0***     
    4137            1                    ***0***     
    4140            1                          3     
    4142            1                          2     
    4143            1                          2     
    4146            1                    ***0***     
    4147            1                    ***0***     
    4150            1                          3     
    4151            1                          3     
    4152            1                          3     
    4155            1                          3     
    4159            1                          2     
    4162            1                          2     
    4165            1                          2     
    4168            1                          2     
    4171            1                          2     
    4174            1                          2     
    4177            1                          2     
    4180            1                          2     
    4183            1                          2     
    4186            1                          2     
    4189            1                          2     
    4192            1                          2     
    4195            1                          2     
    4198            1                          2     
    4201            1                          2     
    4204            1                          2     
    4207            1                          2     
    4210            1                          2     
    4213            1                          2     
    4216            1                          2     
    4219            1                          2     
    4222            1                          2     
    4225            1                          2     
    4228            1                          2     
    4231            1                          2     
    4234            1                          2     
    4237            1                          2     
    4240            1                          2     
    4243            1                          2     
    4246            1                          2     
    4249            1                          2     
    4252            1                          2     
    4255            1                          2     
    4258            1                          2     
    4261            1                          2     
    4264            1                          2     
    4267            1                          2     
    4270            1                          2     
    4273            1                          2     
    4276            1                          2     
    4279            1                          2     
    4282            1                          2     
    4285            1                          2     
    4288            1                          2     
    4291            1                          2     
    4294            1                          2     
    4297            1                          2     
    4300            1                          2     
    4303            1                          2     
    4306            1                          2     
    4309            1                          2     
    4312            1                          2     
    4315            1                          2     
    4318            1                          2     
    4321            1                          2     
    4324            1                          2     
    4327            1                          2     
    4330            1                          2     
    4333            1                          2     
    4336            1                          2     
    4339            1                          2     
    4342            1                          2     
    4345            1                          2     
    4348            1                          2     
    4351            1                          2     
    4354            1                          2     
    4357            1                          2     
    4360            1                          2     
    4363            1                          2     
    4366            1                          2     
    4369            1                          2     
    4372            1                          2     
    4375            1                          2     
    4378            1                          2     
    4381            1                          2     
    4384            1                          2     
    4387            1                          2     
    4390            1                          2     
    4393            1                          2     
    4396            1                          2     
    4399            1                          2     
    4402            1                          2     
    4405            1                          2     
    4408            1                          2     
    4411            1                          2     
    4414            1                          2     
    4417            1                          2     
    4420            1                          2     
    4423            1                          2     
    4426            1                          2     
    4429            1                          2     
    4432            1                          2     
    4435            1                          2     
    4438            1                          2     
    4441            1                          2     
    4444            1                          2     
    4447            1                          2     
    4450            1                          2     
    4453            1                          2     
    4456            1                          2     
    4459            1                          2     
    4462            1                          2     
    4465            1                          2     
    4468            1                          2     
    4471            1                          2     
    4474            1                          2     
    4477            1                          2     
    4480            1                          2     
    4483            1                          2     
    4486            1                          2     
    4489            1                          2     
    4492            1                          2     
    4495            1                          2     
    4498            1                          2     
    4501            1                          2     
    4504            1                          2     
    4507            1                          2     
    4510            1                          2     
    4513            1                          2     
    4516            1                          2     
    4519            1                          2     
    4522            1                          2     
    4525            1                          2     
    4528            1                          2     
    4531            1                          2     
    4534            1                          2     
    4537            1                          2     
    4540            1                          2     
    4543            1                          2     
    4546            1                          2     
    4549            1                          2     
    4552            1                          2     
    4554            1                          5     
    4557            1                          4     
    4575            1                          3     
    4577            1                          4     
    4595            1                          2     
    4597            1                          3     
    4599            1                          5     
    4601            1                          6     
    4604            1                          5     
    4607            1                          4     
    4662            1                          3     
    4664            1                          3     
    4666            1                          3     
    4668            1                          6     
    4720            1                          3     
    4723            1                          6     
    4724            1                          4     
    4727            1                          4     
    4729            1                          3     
    4743            1                          3     
    4829            1                          4     
    4830            1                          4     
    4831            1                          4     
    4832            1                          4     
    4833            1                          4     
    4834            1                          4     
    4835            1                          4     
    4836            1                          4     
    4837            1                          4     
    4838            1                          4     
    4839            1                          4     
    4840            1                          4     
    4841            1                          4     
    4842            1                          4     
    4843            1                          4     
    4844            1                          4     
    4845            1                          4     
    4846            1                          4     
    4847            1                          4     
    4848            1                          4     
    4849            1                          4     
    4850            1                          4     
    4851            1                          4     
    4852            1                          4     
    4853            1                          4     
    4854            1                          4     
    4855            1                          4     
    4856            1                          4     
    4857            1                          4     
    4858            1                          4     
    4859            1                          4     
    4860            1                          4     
    4861            1                          4     
    4862            1                          4     
    4863            1                          4     
    4864            1                          4     
    4865            1                          4     
    4866            1                          4     
    4867            1                          4     
    4868            1                          4     
    4869            1                          4     
    4870            1                          4     
    4871            1                          4     
    4872            1                          4     
    4873            1                          4     
    4874            1                          4     
    4875            1                          4     
    4876            1                          4     
    4877            1                          4     
    4878            1                          4     
    4879            1                          4     
    4880            1                          4     
    4881            1                          4     
    4882            1                          4     
    4883            1                          4     
    4884            1                          4     
    4885            1                          4     
    4886            1                          4     
    4887            1                          4     
    4888            1                          4     
    4889            1                          4     
    4890            1                          4     
    4891            1                          4     
    4892            1                          4     
    4893            1                          4     
    4894            1                          4     
    4895            1                          4     
    4896            1                          4     
    4974            1                          6     
    4975            1                          6     
    4976            1                          6     
    4977            1                          6     
    4978            1                          6     
    4979            1                          6     
    4980            1                          6     
    4981            1                          6     
    4982            1                          6     
    4983            1                          6     
    4984            1                          6     
    4985            1                          6     
    4986            1                          6     
    4987            1                          6     
    4988            1                          6     
    4989            1                          6     
    4990            1                          6     
    4991            1                          6     
    4992            1                          6     
    4993            1                          6     
    4994            1                          6     
    4995            1                          6     
    4996            1                          6     
    4997            1                          6     
    4998            1                          6     
    4999            1                          6     
    5000            1                          6     
    5001            1                          6     
    5002            1                          6     
    5003            1                          6     
    5004            1                          6     
    5005            1                          6     
    5006            1                          6     
    5007            1                          6     
    5008            1                          6     
    5009            1                          6     
    5010            1                          6     
    5011            1                          6     
    5012            1                          6     
    5013            1                          6     
    5014            1                          6     
    5015            1                          6     
    5016            1                          6     
    5017            1                          6     
    5018            1                          6     
    5019            1                          6     
    5020            1                          6     
    5021            1                          6     
    5022            1                          6     
    5023            1                          6     
    5024            1                          6     
    5025            1                          6     
    5026            1                          6     
    5027            1                          6     
    5028            1                          6     
    5029            1                          6     
    5030            1                          6     
    5031            1                          6     
    5032            1                          6     
    5033            1                          6     
    5034            1                          6     
    5035            1                          6     
    5036            1                          6     
    5037            1                          6     
    5038            1                          6     
    5039            1                          6     
    5040            1                          6     
    5041            1                          6     
    5042            1                          6     
    5043            1                          6     
    5055            1                         10     
    5056            1                         10     
    5057            1                         10     
    5058            1                         10     
    5070            1                          2     
    5071            1                          2     
    5072            1                          2     
    5073            1                          2     
    5086            1                        270     
    5089            1                        322     
    5092            1                        592     
    5105            1                          6     
    5108            1                          8     
    5111            1                         14     
    5189            1                          4     
    5192            1                    ***0***     
    5195            1                    ***0***     
    5198            1                    ***0***     
    5201            1                    ***0***     
    5204            1                    ***0***     
    5207            1                    ***0***     
    5210            1                    ***0***     
    5213            1                    ***0***     
    5216            1                    ***0***     
    5219            1                    ***0***     
    5222            1                    ***0***     
    5225            1                    ***0***     
    5228            1                    ***0***     
    5231            1                    ***0***     
    5234            1                    ***0***     
    5237            1                    ***0***     
    5240            1                    ***0***     
    5243            1                    ***0***     
    5246            1                    ***0***     
    5249            1                    ***0***     
    5252            1                    ***0***     
    5255            1                    ***0***     
    5258            1                    ***0***     
    5261            1                    ***0***     
    5264            1                    ***0***     
    5267            1                    ***0***     
    5270            1                    ***0***     
    5273            1                    ***0***     
    5276            1                    ***0***     
    5279            1                    ***0***     
    5282            1                    ***0***     
    5285            1                    ***0***     
    5288            1                    ***0***     
    5291            1                    ***0***     
    5294            1                    ***0***     
    5297            1                    ***0***     
    5300            1                    ***0***     
    5303            1                    ***0***     
    5306            1                    ***0***     
    5309            1                    ***0***     
    5312            1                    ***0***     
    5315            1                    ***0***     
    5318            1                    ***0***     
    5321            1                    ***0***     
    5324            1                    ***0***     
    5327            1                    ***0***     
    5330            1                    ***0***     
    5333            1                    ***0***     
    5336            1                    ***0***     
    5339            1                    ***0***     
    5342            1                    ***0***     
    5345            1                    ***0***     
    5348            1                    ***0***     
    5351            1                    ***0***     
    5354            1                    ***0***     
    5357            1                    ***0***     
    5360            1                    ***0***     
    5363            1                    ***0***     
    5366            1                    ***0***     
    5369            1                    ***0***     
    5372            1                    ***0***     
    5375            1                    ***0***     
    5378            1                    ***0***     
    5381            1                    ***0***     
    5384            1                    ***0***     
    5387            1                          4     
    5390            1                          8     
    5403            1                    ***0***     
    5406            1                        264     
    5409            1                        264     
    5487            1                          2     
    5490            1                    ***0***     
    5493            1                    ***0***     
    5496            1                    ***0***     
    5499            1                    ***0***     
    5502            1                    ***0***     
    5505            1                    ***0***     
    5508            1                    ***0***     
    5511            1                    ***0***     
    5514            1                    ***0***     
    5517            1                    ***0***     
    5520            1                    ***0***     
    5523            1                    ***0***     
    5526            1                    ***0***     
    5529            1                    ***0***     
    5532            1                    ***0***     
    5535            1                    ***0***     
    5538            1                    ***0***     
    5541            1                    ***0***     
    5544            1                    ***0***     
    5547            1                    ***0***     
    5550            1                    ***0***     
    5553            1                    ***0***     
    5556            1                    ***0***     
    5559            1                    ***0***     
    5562            1                    ***0***     
    5565            1                    ***0***     
    5568            1                    ***0***     
    5571            1                    ***0***     
    5574            1                    ***0***     
    5577            1                    ***0***     
    5580            1                    ***0***     
    5583            1                    ***0***     
    5586            1                    ***0***     
    5589            1                    ***0***     
    5592            1                    ***0***     
    5595            1                    ***0***     
    5598            1                    ***0***     
    5601            1                    ***0***     
    5604            1                    ***0***     
    5607            1                    ***0***     
    5610            1                    ***0***     
    5613            1                    ***0***     
    5616            1                    ***0***     
    5619            1                    ***0***     
    5622            1                    ***0***     
    5625            1                    ***0***     
    5628            1                    ***0***     
    5631            1                    ***0***     
    5634            1                    ***0***     
    5637            1                    ***0***     
    5640            1                    ***0***     
    5643            1                    ***0***     
    5646            1                    ***0***     
    5649            1                    ***0***     
    5652            1                    ***0***     
    5655            1                    ***0***     
    5658            1                    ***0***     
    5661            1                    ***0***     
    5664            1                    ***0***     
    5667            1                    ***0***     
    5670            1                    ***0***     
    5673            1                    ***0***     
    5676            1                    ***0***     
    5679            1                    ***0***     
    5682            1                    ***0***     
    5685            1                          4     
    5688            1                          6     
    5701            1                          4     
    5704            1                    ***0***     
    5707            1                          4     
    5720            1                          5     
    5723            1                          1     
    5726            1                          6     
    5735            1                          5     
    5736            1                          5     
    5745            1                          3     
    5746            1                          3     
    5754            1                          6     
    5762            1                          2     
    5770            1                          4     
    5778            1                          3     
    5786            1                          4     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                      76320        53     76267     0.06%

================================Toggle Details================================

Toggle Coverage for instance .audioport_tb.DUT_INSTANCE.dsp_unit_1.dsp_unit_rtl_1.dsp_unit_dsp_proc_inst --

                                              Node      1H->0L      0L->1H       0L->Z       Z->0L       1H->Z       Z->H1     ExtMode  "Coverage"
                                              ---------------------------------------------------------------------------------------------------
               FILTER_LOOP_FILTER_LOOP_and_132_itm           1           0           0           0           0           0           3       16.66 
               FILTER_LOOP_FILTER_LOOP_and_133_itm           0           0           0           0           0           0           3        0.00 
               FILTER_LOOP_FILTER_LOOP_and_134_itm           0           0           0           0           0           0           3        0.00 
               FILTER_LOOP_FILTER_LOOP_and_135_itm           0           0           0           0           0           0           3        0.00 
               FILTER_LOOP_FILTER_LOOP_and_136_itm           0           0           0           0           0           0           3        0.00 
               FILTER_LOOP_FILTER_LOOP_and_137_itm           0           0           0           0           0           0           3        0.00 
               FILTER_LOOP_FILTER_LOOP_and_138_itm           0           0           0           0           0           0           3        0.00 
               FILTER_LOOP_FILTER_LOOP_and_139_itm           0           0           0           0           0           0           3        0.00 
               FILTER_LOOP_FILTER_LOOP_and_140_itm           0           0           0           0           0           0           3        0.00 
               FILTER_LOOP_FILTER_LOOP_and_141_itm           0           0           0           0           0           0           3        0.00 
               FILTER_LOOP_FILTER_LOOP_and_142_itm           0           0           0           0           0           0           3        0.00 
               FILTER_LOOP_FILTER_LOOP_and_143_itm           0           0           0           0           0           0           3        0.00 
               FILTER_LOOP_FILTER_LOOP_and_144_itm           0           0           0           0           0           0           3        0.00 
               FILTER_LOOP_FILTER_LOOP_and_145_itm           0           0           0           0           0           0           3        0.00 
               FILTER_LOOP_FILTER_LOOP_and_146_itm           0           0           0           0           0           0           3        0.00 
               FILTER_LOOP_FILTER_LOOP_and_147_itm           0           0           0           0           0           0           3        0.00 
               FILTER_LOOP_FILTER_LOOP_and_148_itm           0           0           0           0           0           0           3        0.00 
               FILTER_LOOP_FILTER_LOOP_and_149_itm           0           0           0           0           0           0           3        0.00 
               FILTER_LOOP_FILTER_LOOP_and_150_itm           0           0           0           0           0           0           3        0.00 
               FILTER_LOOP_FILTER_LOOP_and_151_itm           0           0           0           0           0           0           3        0.00 
               FILTER_LOOP_FILTER_LOOP_and_152_itm           0           0           0           0           0           0           3        0.00 
               FILTER_LOOP_FILTER_LOOP_and_153_itm           0           0           0           0           0           0           3        0.00 
               FILTER_LOOP_FILTER_LOOP_and_154_itm           0           0           0           0           0           0           3        0.00 
               FILTER_LOOP_FILTER_LOOP_and_155_itm           0           0           0           0           0           0           3        0.00 
               FILTER_LOOP_FILTER_LOOP_and_156_itm           0           0           0           0           0           0           3        0.00 
               FILTER_LOOP_FILTER_LOOP_and_157_itm           0           0           0           0           0           0           3        0.00 
               FILTER_LOOP_FILTER_LOOP_and_158_itm           0           0           0           0           0           0           3        0.00 
               FILTER_LOOP_FILTER_LOOP_and_159_itm           0           0           0           0           0           0           3        0.00 
               FILTER_LOOP_FILTER_LOOP_and_160_itm           0           0           0           0           0           0           3        0.00 
               FILTER_LOOP_FILTER_LOOP_and_161_itm           0           0           0           0           0           0           3        0.00 
               FILTER_LOOP_FILTER_LOOP_and_162_itm           0           0           0           0           0           0           3        0.00 
               FILTER_LOOP_FILTER_LOOP_and_163_itm           0           0           0           0           0           0           3        0.00 
               FILTER_LOOP_FILTER_LOOP_and_164_itm           0           0           0           0           0           0           3        0.00 
               FILTER_LOOP_FILTER_LOOP_and_165_itm           0           0           0           0           0           0           3        0.00 
               FILTER_LOOP_FILTER_LOOP_and_166_itm           0           0           0           0           0           0           3        0.00 
               FILTER_LOOP_FILTER_LOOP_and_167_itm           0           0           0           0           0           0           3        0.00 
               FILTER_LOOP_FILTER_LOOP_and_168_itm           0           0           0           0           0           0           3        0.00 
               FILTER_LOOP_FILTER_LOOP_and_169_itm           0           0           0           0           0           0           3        0.00 
               FILTER_LOOP_FILTER_LOOP_and_170_itm           0           0           0           0           0           0           3        0.00 
               FILTER_LOOP_FILTER_LOOP_and_171_itm           0           0           0           0           0           0           3        0.00 
               FILTER_LOOP_FILTER_LOOP_and_172_itm           0           0           0           0           0           0           3        0.00 
               FILTER_LOOP_FILTER_LOOP_and_173_itm           0           0           0           0           0           0           3        0.00 
               FILTER_LOOP_FILTER_LOOP_and_174_itm           0           0           0           0           0           0           3        0.00 
               FILTER_LOOP_FILTER_LOOP_and_175_itm           0           0           0           0           0           0           3        0.00 
               FILTER_LOOP_FILTER_LOOP_and_176_itm           0           0           0           0           0           0           3        0.00 
               FILTER_LOOP_FILTER_LOOP_and_177_itm           0           0           0           0           0           0           3        0.00 
               FILTER_LOOP_FILTER_LOOP_and_178_itm           0           0           0           0           0           0           3        0.00 
               FILTER_LOOP_FILTER_LOOP_and_179_itm           0           0           0           0           0           0           3        0.00 
               FILTER_LOOP_FILTER_LOOP_and_180_itm           0           0           0           0           0           0           3        0.00 
               FILTER_LOOP_FILTER_LOOP_and_181_itm           0           0           0           0           0           0           3        0.00 
               FILTER_LOOP_FILTER_LOOP_and_182_itm           0           0           0           0           0           0           3        0.00 
               FILTER_LOOP_FILTER_LOOP_and_183_itm           0           0           0           0           0           0           3        0.00 
               FILTER_LOOP_FILTER_LOOP_and_184_itm           0           0           0           0           0           0           3        0.00 
               FILTER_LOOP_FILTER_LOOP_and_185_itm           0           0           0           0           0           0           3        0.00 
               FILTER_LOOP_FILTER_LOOP_and_186_itm           0           0           0           0           0           0           3        0.00 
               FILTER_LOOP_FILTER_LOOP_and_187_itm           0           0           0           0           0           0           3        0.00 
               FILTER_LOOP_FILTER_LOOP_and_188_itm           0           0           0           0           0           0           3        0.00 
               FILTER_LOOP_FILTER_LOOP_and_189_itm           0           0           0           0           0           0           3        0.00 
               FILTER_LOOP_FILTER_LOOP_and_190_itm           0           0           0           0           0           0           3        0.00 
               FILTER_LOOP_FILTER_LOOP_and_191_itm           0           0           0           0           0           0           3        0.00 
               FILTER_LOOP_FILTER_LOOP_and_192_itm           0           0           0           0           0           0           3        0.00 
               FILTER_LOOP_FILTER_LOOP_and_193_itm           0           0           0           0           0           0           3        0.00 
               FILTER_LOOP_FILTER_LOOP_and_194_itm           0           0           0           0           0           0           3        0.00 
               FILTER_LOOP_FILTER_LOOP_and_195_itm           0           0           0           0           0           0           3        0.00 
               FILTER_LOOP_FILTER_LOOP_and_196_itm           0           0           0           0           0           0           3        0.00 
               FILTER_LOOP_FILTER_LOOP_and_197_itm           0           0           0           0           0           0           3        0.00 
               FILTER_LOOP_FILTER_LOOP_and_198_itm           0           1           0           0           0           0           3       16.66 
          FILTER_LOOP_FILTER_LOOP_mux1h_1_nl[0-23]           0           0           0           0           0           0           3        0.00 
          FILTER_LOOP_FILTER_LOOP_mux1h_2_nl[0-15]           0           0           0           0           0           0           3        0.00 
          FILTER_LOOP_FILTER_LOOP_mux1h_3_nl[0-15]           0           0           0           0           0           0           3        0.00 
            FILTER_LOOP_FILTER_LOOP_mux1h_nl[0-23]           0           0           0           0           0           0           3        0.00 
                        FILTER_LOOP_acc_1_nl[0-54]           0           0           0           0           0           0           3        0.00 
                        FILTER_LOOP_acc_4_nl[0-54]           0           0           0           0           0           0           3        0.00 
                             FILTER_LOOP_acc_nl[0]           0           0           0           0           0           0           3        0.00 
                           FILTER_LOOP_acc_nl[1-5]           1           0           0           0           0           0           3       16.66 
                             FILTER_LOOP_acc_nl[6]           0           0           0           0           0           0           3        0.00 
                             FILTER_LOOP_acc_nl[7]           1           0           0           0           0           0           3       16.66 
                             FILTER_LOOP_and_1_cse           0           0           0           0           0           0           3        0.00 
                        FILTER_LOOP_and_4_nl[0-15]           0           0           0           0           0           0           3        0.00 
                              FILTER_LOOP_and_5_nl           0           0           0           0           0           0           3        0.00 
                              FILTER_LOOP_and_6_nl           0           0           0           0           0           0           3        0.00 
                               FILTER_LOOP_and_cse           0           0           0           0           0           0           3        0.00 
                          FILTER_LOOP_i_6_0_sva[0]           0           0           0           0           0           0           3        0.00 
                          FILTER_LOOP_i_6_0_sva[1]           0           1           0           0           0           0           3       16.66 
                        FILTER_LOOP_i_6_0_sva[2-5]           0           0           0           0           0           0           3        0.00 
                          FILTER_LOOP_i_6_0_sva[6]           0           1           0           0           0           0           3       16.66 
                        FILTER_LOOP_mux_2_nl[0-15]           0           0           0           0           0           0           3        0.00 
                        FILTER_LOOP_mux_3_nl[0-15]           0           0           0           0           0           0           3        0.00 
                           FILTER_LOOP_mux_9_nl[0]           0           0           0           0           0           0           3        0.00 
                           FILTER_LOOP_mux_9_nl[1]           0           1           0           0           0           0           3       16.66 
                         FILTER_LOOP_mux_9_nl[2-5]           0           0           0           0           0           0           3        0.00 
                           FILTER_LOOP_mux_9_nl[6]           0           1           0           0           0           0           3       16.66 
                       FILTER_LOOP_mux_10_nl[0-15]           0           0           0           0           0           0           3        0.00 
                       FILTER_LOOP_mux_11_nl[0-15]           0           0           0           0           0           0           3        0.00 
                                      and_1466_cse           0           0           0           0           0           0           3        0.00 
                                      and_1467_cse           0           0           0           0           0           0           3        0.00 
                                      and_1468_cse           0           0           0           0           0           0           3        0.00 
                                      and_1469_cse           0           0           0           0           0           0           3        0.00 
                                      and_1470_cse           0           0           0           0           0           0           3        0.00 
                                      and_1471_cse           0           0           0           0           0           0           3        0.00 
                                      and_1472_cse           0           0           0           0           0           0           3        0.00 
                                      and_1473_cse           0           0           0           0           0           0           3        0.00 
                                      and_1474_cse           0           0           0           0           0           0           3        0.00 
                                      and_1475_cse           0           0           0           0           0           0           3        0.00 
                                      and_1476_cse           0           0           0           0           0           0           3        0.00 
                                      and_1477_cse           0           0           0           0           0           0           3        0.00 
                                      and_1478_cse           0           0           0           0           0           0           3        0.00 
                                      and_1479_cse           0           0           0           0           0           0           3        0.00 
                                      and_1480_cse           0           0           0           0           0           0           3        0.00 
                                      and_1481_cse           0           0           0           0           0           0           3        0.00 
                                      and_1482_cse           0           0           0           0           0           0           3        0.00 
                                      and_1483_cse           0           0           0           0           0           0           3        0.00 
                                      and_1484_cse           0           0           0           0           0           0           3        0.00 
                                      and_1485_cse           0           0           0           0           0           0           3        0.00 
                                      and_1486_cse           0           0           0           0           0           0           3        0.00 
                                      and_1487_cse           0           0           0           0           0           0           3        0.00 
                                      and_1488_cse           0           0           0           0           0           0           3        0.00 
                                      and_1489_cse           0           0           0           0           0           0           3        0.00 
                                      and_1490_cse           0           0           0           0           0           0           3        0.00 
                                      and_1492_cse           0           0           0           0           0           0           3        0.00 
                                      and_1493_cse           0           0           0           0           0           0           3        0.00 
                                      and_1494_cse           0           0           0           0           0           0           3        0.00 
                                      and_1495_cse           0           0           0           0           0           0           3        0.00 
                                      and_1496_cse           0           0           0           0           0           0           3        0.00 
                                      and_1497_cse           0           0           0           0           0           0           3        0.00 
                                      and_1498_cse           0           0           0           0           0           0           3        0.00 
                                      and_1499_cse           0           0           0           0           0           0           3        0.00 
                                      and_1500_cse           0           0           0           0           0           0           3        0.00 
                                      and_1501_cse           0           0           0           0           0           0           3        0.00 
                                      and_1502_cse           0           0           0           0           0           0           3        0.00 
                                      and_1503_cse           0           0           0           0           0           0           3        0.00 
                                      and_1504_cse           0           0           0           0           0           0           3        0.00 
                                      and_1505_cse           0           0           0           0           0           0           3        0.00 
                                      and_1506_cse           0           0           0           0           0           0           3        0.00 
                                      and_1507_cse           0           0           0           0           0           0           3        0.00 
                                      and_1508_cse           0           0           0           0           0           0           3        0.00 
                                      and_1509_cse           0           0           0           0           0           0           3        0.00 
                                      and_1510_cse           0           0           0           0           0           0           3        0.00 
                                      and_1511_cse           0           0           0           0           0           0           3        0.00 
                                      and_1512_cse           0           0           0           0           0           0           3        0.00 
                                      and_1513_cse           0           0           0           0           0           0           3        0.00 
                                      and_1514_cse           0           0           0           0           0           0           3        0.00 
                                      and_1515_cse           0           0           0           0           0           0           3        0.00 
                                      and_1516_cse           0           0           0           0           0           0           3        0.00 
                                      and_1517_cse           0           0           0           0           0           0           3        0.00 
                                      and_1518_cse           0           0           0           0           0           0           3        0.00 
                                      and_1519_cse           0           0           0           0           0           0           3        0.00 
                                      and_1520_cse           0           0           0           0           0           0           3        0.00 
                                      and_1521_cse           0           0           0           0           0           0           3        0.00 
                                      and_1522_cse           0           0           0           0           0           0           3        0.00 
                                      and_1523_cse           0           0           0           0           0           0           3        0.00 
                                      and_1524_cse           0           0           0           0           0           0           3        0.00 
                                      and_1525_cse           0           0           0           0           0           0           3        0.00 
                                      and_1526_cse           0           0           0           0           0           0           3        0.00 
                                      and_1528_cse           0           0           0           0           0           0           3        0.00 
                                      and_1529_cse           0           0           0           0           0           0           3        0.00 
                                      and_1530_cse           0           0           0           0           0           0           3        0.00 
                                      and_1531_cse           0           0           0           0           0           0           3        0.00 
                                      and_1532_cse           0           0           0           0           0           0           3        0.00 
                                       and_1600_nl           0           0           0           0           0           0           3        0.00 
                                       and_1601_nl           0           0           0           0           0           0           3        0.00 
                                       and_1602_nl           0           0           0           0           0           0           3        0.00 
                                       and_1603_nl           0           0           0           0           0           0           3        0.00 
                                       and_1604_nl           0           0           0           0           0           0           3        0.00 
                                       and_1605_nl           0           0           0           0           0           0           3        0.00 
                                       and_1606_nl           0           0           0           0           0           0           3        0.00 
                                       and_1607_nl           0           0           0           0           0           0           3        0.00 
                                       and_1608_nl           0           0           0           0           0           0           3        0.00 
                                       and_1609_nl           0           0           0           0           0           0           3        0.00 
                                       and_1610_nl           0           0           0           0           0           0           3        0.00 
                                       and_1611_nl           0           0           0           0           0           0           3        0.00 
                                       and_1612_nl           0           0           0           0           0           0           3        0.00 
                                       and_1613_nl           0           0           0           0           0           0           3        0.00 
                                       and_1614_nl           0           0           0           0           0           0           3        0.00 
                                       and_1615_nl           0           0           0           0           0           0           3        0.00 
                                       and_1617_nl           0           0           0           0           0           0           3        0.00 
                                       and_1619_nl           0           0           0           0           0           0           3        0.00 
                                       and_1621_nl           0           0           0           0           0           0           3        0.00 
                                       and_1623_nl           0           0           0           0           0           0           3        0.00 
                                       and_1625_nl           0           0           0           0           0           0           3        0.00 
                                       and_1627_nl           0           0           0           0           0           0           3        0.00 
                                       and_1629_nl           0           0           0           0           0           0           3        0.00 
                                       and_1630_nl           0           0           0           0           0           0           3        0.00 
                                       and_1632_nl           0           0           0           0           0           0           3        0.00 
                                       and_1633_nl           0           0           0           0           0           0           3        0.00 
                                       and_1634_nl           0           0           0           0           0           0           3        0.00 
                                       and_1635_nl           0           0           0           0           0           0           3        0.00 
                                       and_1636_nl           0           0           0           0           0           0           3        0.00 
                                       and_1637_nl           0           0           0           0           0           0           3        0.00 
                                       and_1638_nl           0           0           0           0           0           0           3        0.00 
                                       and_1639_nl           0           0           0           0           0           0           3        0.00 
                                       and_1640_nl           0           0           0           0           0           0           3        0.00 
                                       and_1641_nl           0           0           0           0           0           0           3        0.00 
                                       and_1643_nl           0           0           0           0           0           0           3        0.00 
                                       and_1644_nl           0           0           0           0           0           0           3        0.00 
                                       and_1645_nl           0           0           0           0           0           0           3        0.00 
                                       and_1646_nl           0           0           0           0           0           0           3        0.00 
                                       and_1647_nl           0           0           0           0           0           0           3        0.00 
                                       and_1648_nl           0           0           0           0           0           0           3        0.00 
                                       and_1649_nl           0           0           0           0           0           0           3        0.00 
                                       and_1650_nl           0           0           0           0           0           0           3        0.00 
                                       and_1651_nl           0           0           0           0           0           0           3        0.00 
                                       and_1652_nl           0           0           0           0           0           0           3        0.00 
                                       and_1653_nl           0           0           0           0           0           0           3        0.00 
                                       and_1654_nl           0           0           0           0           0           0           3        0.00 
                                       and_1655_nl           0           0           0           0           0           0           3        0.00 
                                       and_1656_nl           0           0           0           0           0           0           3        0.00 
                                       and_1657_nl           0           0           0           0           0           0           3        0.00 
                                       and_1658_nl           0           0           0           0           0           0           3        0.00 
                                       and_1659_nl           0           0           0           0           0           0           3        0.00 
                                       and_1660_nl           0           0           0           0           0           0           3        0.00 
                                       and_1661_nl           0           0           0           0           0           0           3        0.00 
                                       and_1663_nl           0           0           0           0           0           0           3        0.00 
                                       and_1665_nl           0           0           0           0           0           0           3        0.00 
                                       and_1667_nl           0           0           0           0           0           0           3        0.00 
                                       and_1669_nl           0           0           0           0           0           0           3        0.00 
                                       and_1671_nl           0           0           0           0           0           0           3        0.00 
                                       and_1672_nl           0           0           0           0           0           0           3        0.00 
                                       and_1674_nl           0           0           0           0           0           0           3        0.00 
                                       and_1676_nl           0           0           0           0           0           0           3        0.00 
                                       and_1678_nl           0           0           0           0           0           0           3        0.00 
                                       and_1679_nl           0           0           0           0           0           0           3        0.00 
                                       and_1680_nl           0           0           0           0           0           0           3        0.00 
                                       and_1681_nl           0           0           0           0           0           0           3        0.00 
                                       and_1682_nl           0           0           0           0           0           0           3        0.00 
                                       and_1684_nl           0           0           0           0           0           0           3        0.00 
                                       and_1685_nl           0           0           0           0           0           0           3        0.00 
                                       and_1776_nl           0           0           0           0           0           0           3        0.00 
                                           and_cse           0           0           0           0           0           0           3        0.00 
                                       and_dcpl_18           0           0           0           0           0           0           3        0.00 
                                       and_dcpl_22           0           0           0           0           0           0           3        0.00 
                                       and_dcpl_27           0           0           0           0           0           0           3        0.00 
                                       and_dcpl_33           0           0           0           0           0           0           3        0.00 
                                       and_dcpl_37           0           0           0           0           0           0           3        0.00 
                                       and_dcpl_41           0           0           0           0           0           0           3        0.00 
                                       and_dcpl_47           0           0           0           0           0           0           3        0.00 
                                       and_dcpl_51           0           0           0           0           0           0           3        0.00 
                                       and_dcpl_53           0           0           0           0           0           0           3        0.00 
                                       and_dcpl_56           0           0           0           0           0           0           3        0.00 
                                       and_dcpl_61           0           0           0           0           0           0           3        0.00 
                                       and_dcpl_64           0           0           0           0           0           0           3        0.00 
                                       and_dcpl_68           0           0           0           0           0           0           3        0.00 
                                       and_dcpl_72           0           0           0           0           0           0           3        0.00 
                                       and_dcpl_75           0           0           0           0           0           0           3        0.00 
                                       and_dcpl_77           0           0           0           0           0           0           3        0.00 
                                       and_dcpl_81           0           0           0           0           0           0           3        0.00 
                                       and_dcpl_83           0           0           0           0           0           0           3        0.00 
                                       and_dcpl_87           0           0           0           0           0           0           3        0.00 
                                       and_dcpl_90           0           0           0           0           0           0           3        0.00 
                                       and_dcpl_93           0           0           0           0           0           0           3        0.00 
                                       and_dcpl_96           0           0           0           0           0           0           3        0.00 
                                       and_dcpl_99           0           0           0           0           0           0           3        0.00 
                                      and_dcpl_101           0           0           0           0           0           0           3        0.00 
                                      and_dcpl_104           0           0           0           0           0           0           3        0.00 
                                      and_dcpl_107           0           0           0           0           0           0           3        0.00 
                                      and_dcpl_109           0           0           0           0           0           0           3        0.00 
                                      and_dcpl_111           0           0           0           0           0           0           3        0.00 
                                      and_dcpl_115           0           0           0           0           0           0           3        0.00 
                                      and_dcpl_118           0           0           0           0           0           0           3        0.00 
                                      and_dcpl_121           0           0           0           0           0           0           3        0.00 
                                      and_dcpl_124           0           0           0           0           0           0           3        0.00 
                                      and_dcpl_126           0           0           0           0           0           0           3        0.00 
                                      and_dcpl_129           0           0           0           0           0           0           3        0.00 
                                      and_dcpl_131           0           0           0           0           0           0           3        0.00 
                                      and_dcpl_135           0           0           0           0           0           0           3        0.00 
                                      and_dcpl_138           0           0           0           0           0           0           3        0.00 
                                      and_dcpl_141           0           0           0           0           0           0           3        0.00 
                                      and_dcpl_144           0           0           0           0           0           0           3        0.00 
                                      and_dcpl_147           0           0           0           0           0           0           3        0.00 
                                      and_dcpl_150           0           0           0           0           0           0           3        0.00 
                                      and_dcpl_152           0           0           0           0           0           0           3        0.00 
                                      and_dcpl_155           0           0           0           0           0           0           3        0.00 
                                      and_dcpl_157           0           0           0           0           0           0           3        0.00 
                                      and_dcpl_160           0           0           0           0           0           0           3        0.00 
                                      and_dcpl_164           0           0           0           0           0           0           3        0.00 
                                      and_dcpl_167           0           0           0           0           0           0           3        0.00 
                                      and_dcpl_170           0           0           0           0           0           0           3        0.00 
                                      and_dcpl_173           0           0           0           0           0           0           3        0.00 
                                      and_dcpl_176           0           0           0           0           0           0           3        0.00 
                                      and_dcpl_178           0           0           0           0           0           0           3        0.00 
                                      and_dcpl_181           0           0           0           0           0           0           3        0.00 
                                      and_dcpl_183           0           0           0           0           0           0           3        0.00 
                                      and_dcpl_186           0           0           0           0           0           0           3        0.00 
                                      and_dcpl_189           0           0           0           0           0           0           3        0.00 
                                      and_dcpl_192           0           0           0           0           0           0           3        0.00 
                                      and_dcpl_195           0           0           0           0           0           0           3        0.00 
                                      and_dcpl_198           0           0           0           0           0           0           3        0.00 
                                      and_dcpl_200           0           0           0           0           0           0           3        0.00 
                                      and_dcpl_202           0           0           0           0           0           0           3        0.00 
                                      and_dcpl_205           0           0           0           0           0           0           3        0.00 
                                      and_dcpl_207           0           0           0           0           0           0           3        0.00 
                                      and_dcpl_208           0           0           0           0           0           0           3        0.00 
                                      and_dcpl_212           0           0           0           0           0           0           3        0.00 
                                      and_dcpl_215           0           0           0           0           0           0           3        0.00 
                                      and_dcpl_218           0           0           0           0           0           0           3        0.00 
                                      and_dcpl_220           0           0           0           0           0           0           3        0.00 
                                   audio0_in[0-23]           0           0           0           0           0           0           3        0.00 
                             audio0_in_v_sva[0-23]           0           0           0           0           0           0           3        0.00 
                                  audio0_out[0-23]           0           0           0           0           0           0           3        0.00 
                                   audio1_in[0-23]           0           0           0           0           0           0           3        0.00 
                             audio1_in_v_and_1_cse           0           0           0           0           0           0           3        0.00 
                             audio1_in_v_sva[0-23]           0           0           0           0           0           0           3        0.00 
                                  audio1_out[0-23]           0           0           0           0           0           0           3        0.00 
                                            clr_in           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_268_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_272_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_273_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_274_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_275_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_276_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_277_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_278_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_279_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_280_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_281_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_282_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_283_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_284_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_285_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_286_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_287_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_288_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_289_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_290_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_291_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_292_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_293_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_294_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_295_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_296_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_297_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_298_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_299_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_300_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_301_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_302_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_303_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_304_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_305_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_308_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_309_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_310_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_311_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_312_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_313_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_314_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_315_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_316_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_317_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_318_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_319_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_320_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_321_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_322_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_323_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_324_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_325_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_326_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_327_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_328_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_329_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_330_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_331_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_332_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_333_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_334_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_335_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_336_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_337_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_338_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_339_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_340_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_341_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_342_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_343_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_344_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_345_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_346_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_347_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_348_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_349_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_350_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_351_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_352_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_353_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_354_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_355_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_356_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_357_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_358_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_359_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_360_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_361_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_362_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_363_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_364_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_365_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_366_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_367_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_368_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_369_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_370_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_371_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_372_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_373_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_374_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_375_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_376_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_377_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_378_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_379_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_380_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_381_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_382_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_383_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_384_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_385_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_386_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_387_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_388_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_389_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_390_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_391_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_392_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_393_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_394_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_395_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_396_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_397_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_398_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_399_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_400_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_401_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_402_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_403_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_404_nl           0           0           0           0           0           0           3        0.00 
                                      clr_in_v_sva           0           0           0           0           0           0           3        0.00 
                               data0_r_0_sva[0-23]           0           0           0           0           0           0           3        0.00 
                             data0_r_1_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                             data0_r_2_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                             data0_r_3_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                             data0_r_4_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                             data0_r_5_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                             data0_r_6_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                             data0_r_7_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                             data0_r_8_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data0_r_10_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data0_r_10_sva_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data0_r_11_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data0_r_12_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data0_r_13_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data0_r_14_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data0_r_15_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data0_r_16_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data0_r_17_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data0_r_18_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data0_r_19_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data0_r_20_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data0_r_21_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data0_r_22_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data0_r_23_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data0_r_24_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data0_r_25_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data0_r_26_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data0_r_27_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data0_r_28_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data0_r_29_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data0_r_30_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data0_r_31_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data0_r_32_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data0_r_33_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data0_r_34_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data0_r_35_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data0_r_36_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data0_r_37_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data0_r_38_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data0_r_39_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data0_r_40_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data0_r_41_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data0_r_42_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data0_r_43_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data0_r_44_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data0_r_45_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data0_r_46_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data0_r_47_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data0_r_48_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data0_r_49_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data0_r_50_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data0_r_51_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data0_r_52_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data0_r_53_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data0_r_54_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data0_r_55_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data0_r_56_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data0_r_57_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data0_r_58_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data0_r_59_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data0_r_60_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data0_r_61_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data0_r_62_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data0_r_63_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data0_r_64_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data0_r_65_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data0_r_66_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                               data0_r_and_135_cse           0           0           0           0           0           0           3        0.00 
                               data0_r_and_136_cse           0           0           0           0           0           0           3        0.00 
                               data0_r_and_137_cse           0           0           0           0           0           0           3        0.00 
                               data0_r_and_138_cse           0           0           0           0           0           0           3        0.00 
                               data0_r_and_139_cse           0           0           0           0           0           0           3        0.00 
                               data0_r_and_140_cse           0           0           0           0           0           0           3        0.00 
                               data0_r_and_141_cse           0           0           0           0           0           0           3        0.00 
                               data0_r_and_142_cse           0           0           0           0           0           0           3        0.00 
                               data0_r_and_143_cse           0           0           0           0           0           0           3        0.00 
                               data0_r_and_144_cse           0           0           0           0           0           0           3        0.00 
                               data0_r_and_145_cse           0           0           0           0           0           0           3        0.00 
                               data0_r_and_146_cse           0           0           0           0           0           0           3        0.00 
                               data0_r_and_147_cse           0           0           0           0           0           0           3        0.00 
                               data0_r_and_148_cse           0           0           0           0           0           0           3        0.00 
                               data0_r_and_149_cse           0           0           0           0           0           0           3        0.00 
                               data0_r_and_150_cse           0           0           0           0           0           0           3        0.00 
                               data0_r_and_151_cse           0           0           0           0           0           0           3        0.00 
                               data0_r_and_152_cse           0           0           0           0           0           0           3        0.00 
                               data0_r_and_153_cse           0           0           0           0           0           0           3        0.00 
                               data0_r_and_154_cse           0           0           0           0           0           0           3        0.00 
                               data0_r_and_155_cse           0           0           0           0           0           0           3        0.00 
                               data0_r_and_156_cse           0           0           0           0           0           0           3        0.00 
                               data0_r_and_157_cse           0           0           0           0           0           0           3        0.00 
                               data0_r_and_158_cse           0           0           0           0           0           0           3        0.00 
                               data0_r_and_159_cse           0           0           0           0           0           0           3        0.00 
                               data0_r_and_160_cse           0           0           0           0           0           0           3        0.00 
                               data0_r_and_161_cse           0           0           0           0           0           0           3        0.00 
                               data0_r_and_162_cse           0           0           0           0           0           0           3        0.00 
                               data0_r_and_163_cse           0           0           0           0           0           0           3        0.00 
                               data0_r_and_164_cse           0           0           0           0           0           0           3        0.00 
                               data0_r_and_165_cse           0           0           0           0           0           0           3        0.00 
                               data0_r_and_166_cse           0           0           0           0           0           0           3        0.00 
                               data0_r_and_167_cse           0           0           0           0           0           0           3        0.00 
                               data0_r_and_168_cse           0           0           0           0           0           0           3        0.00 
                               data0_r_and_169_cse           0           0           0           0           0           0           3        0.00 
                               data0_r_and_170_cse           0           0           0           0           0           0           3        0.00 
                               data0_r_and_171_cse           0           0           0           0           0           0           3        0.00 
                               data0_r_and_172_cse           0           0           0           0           0           0           3        0.00 
                               data0_r_and_173_cse           0           0           0           0           0           0           3        0.00 
                               data0_r_and_174_cse           0           0           0           0           0           0           3        0.00 
                               data0_r_and_175_cse           0           0           0           0           0           0           3        0.00 
                               data0_r_and_176_cse           0           0           0           0           0           0           3        0.00 
                               data0_r_and_177_cse           0           0           0           0           0           0           3        0.00 
                               data0_r_and_178_cse           0           0           0           0           0           0           3        0.00 
                               data0_r_and_179_cse           0           0           0           0           0           0           3        0.00 
                               data0_r_and_180_cse           0           0           0           0           0           0           3        0.00 
                               data0_r_and_181_cse           0           0           0           0           0           0           3        0.00 
                               data0_r_and_182_cse           0           0           0           0           0           0           3        0.00 
                               data0_r_and_183_cse           0           0           0           0           0           0           3        0.00 
                               data0_r_and_184_cse           0           0           0           0           0           0           3        0.00 
                               data0_r_and_185_cse           0           0           0           0           0           0           3        0.00 
                               data0_r_and_186_cse           0           0           0           0           0           0           3        0.00 
                               data0_r_and_187_cse           0           0           0           0           0           0           3        0.00 
                               data0_r_and_188_cse           0           0           0           0           0           0           3        0.00 
                               data0_r_and_189_cse           0           0           0           0           0           0           3        0.00 
                               data0_r_and_190_cse           0           0           0           0           0           0           3        0.00 
                               data0_r_and_191_cse           0           0           0           0           0           0           3        0.00 
                               data0_r_and_192_cse           0           0           0           0           0           0           3        0.00 
                               data0_r_and_193_cse           0           0           0           0           0           0           3        0.00 
                               data0_r_and_194_cse           0           0           0           0           0           0           3        0.00 
                               data0_r_and_195_cse           0           0           0           0           0           0           3        0.00 
                               data0_r_and_196_cse           0           0           0           0           0           0           3        0.00 
                               data0_r_and_197_cse           0           0           0           0           0           0           3        0.00 
                               data0_r_and_198_cse           0           0           0           0           0           0           3        0.00 
                               data0_r_and_199_cse           0           0           0           0           0           0           3        0.00 
                               data0_r_and_200_cse           0           0           0           0           0           0           3        0.00 
                               data0_r_and_201_cse           0           0           0           0           0           0           3        0.00 
                               data0_r_and_202_cse           0           0           0           0           0           0           3        0.00 
                               data0_r_and_203_cse           0           0           0           0           0           0           3        0.00 
                               data0_r_and_204_cse           0           0           0           0           0           0           3        0.00 
                               data0_r_and_205_cse           0           0           0           0           0           0           3        0.00 
                               data0_r_and_206_cse           0           0           0           0           0           0           3        0.00 
                               data0_r_and_207_cse           0           0           0           0           0           0           3        0.00 
                               data0_r_and_208_cse           0           0           0           0           0           0           3        0.00 
                               data0_r_and_209_cse           0           0           0           0           0           0           3        0.00 
                               data0_r_and_210_cse           0           0           0           0           0           0           3        0.00 
                               data0_r_and_211_cse           0           0           0           0           0           0           3        0.00 
                               data0_r_and_212_cse           0           0           0           0           0           0           3        0.00 
                               data0_r_and_213_cse           0           0           0           0           0           0           3        0.00 
                               data0_r_and_214_cse           0           0           0           0           0           0           3        0.00 
                               data0_r_and_215_cse           0           0           0           0           0           0           3        0.00 
                               data0_r_and_216_cse           0           0           0           0           0           0           3        0.00 
                               data0_r_and_217_cse           0           0           0           0           0           0           3        0.00 
                               data0_r_and_218_cse           0           0           0           0           0           0           3        0.00 
                               data0_r_and_219_cse           0           0           0           0           0           0           3        0.00 
                               data0_r_and_220_cse           0           0           0           0           0           0           3        0.00 
                               data0_r_and_221_cse           0           0           0           0           0           0           3        0.00 
                               data0_r_and_222_cse           0           0           0           0           0           0           3        0.00 
                               data0_r_and_223_cse           0           0           0           0           0           0           3        0.00 
                               data0_r_and_224_cse           0           0           0           0           0           0           3        0.00 
                               data0_r_and_225_cse           0           0           0           0           0           0           3        0.00 
                               data0_r_and_226_cse           0           0           0           0           0           0           3        0.00 
                               data0_r_and_227_cse           0           0           0           0           0           0           3        0.00 
                               data0_r_and_228_cse           0           0           0           0           0           0           3        0.00 
                               data0_r_and_229_cse           0           0           0           0           0           0           3        0.00 
                               data0_r_and_230_cse           0           0           0           0           0           0           3        0.00 
                               data0_r_and_231_cse           0           0           0           0           0           0           3        0.00 
                               data0_r_and_232_cse           0           0           0           0           0           0           3        0.00 
                               data0_r_and_233_cse           0           0           0           0           0           0           3        0.00 
                               data0_r_and_234_cse           0           0           0           0           0           0           3        0.00 
                               data0_r_and_235_cse           0           0           0           0           0           0           3        0.00 
                               data0_r_and_236_cse           0           0           0           0           0           0           3        0.00 
                               data0_r_and_237_cse           0           0           0           0           0           0           3        0.00 
                               data0_r_and_238_cse           0           0           0           0           0           0           3        0.00 
                               data0_r_and_239_cse           0           0           0           0           0           0           3        0.00 
                               data0_r_and_240_cse           0           0           0           0           0           0           3        0.00 
                               data0_r_and_241_cse           0           0           0           0           0           0           3        0.00 
                               data0_r_and_242_cse           0           0           0           0           0           0           3        0.00 
                               data0_r_and_243_cse           0           0           0           0           0           0           3        0.00 
                               data0_r_and_244_cse           0           0           0           0           0           0           3        0.00 
                               data0_r_and_245_cse           0           0           0           0           0           0           3        0.00 
                               data0_r_and_246_cse           0           0           0           0           0           0           3        0.00 
                               data0_r_and_247_cse           0           0           0           0           0           0           3        0.00 
                               data0_r_and_248_cse           0           0           0           0           0           0           3        0.00 
                               data0_r_and_249_cse           0           0           0           0           0           0           3        0.00 
                               data0_r_and_250_cse           0           0           0           0           0           0           3        0.00 
                               data0_r_and_251_cse           0           0           0           0           0           0           3        0.00 
                               data0_r_and_252_cse           0           0           0           0           0           0           3        0.00 
                               data0_r_and_253_cse           0           0           0           0           0           0           3        0.00 
                               data0_r_and_254_cse           0           0           0           0           0           0           3        0.00 
                               data0_r_and_255_cse           0           0           0           0           0           0           3        0.00 
                               data0_r_and_256_cse           0           0           0           0           0           0           3        0.00 
                               data0_r_and_257_cse           0           0           0           0           0           0           3        0.00 
                               data0_r_and_258_cse           0           0           0           0           0           0           3        0.00 
                               data0_r_and_259_cse           0           0           0           0           0           0           3        0.00 
                               data0_r_and_260_cse           0           0           0           0           0           0           3        0.00 
                               data0_r_and_261_cse           0           0           0           0           0           0           3        0.00 
                               data0_r_and_262_cse           0           0           0           0           0           0           3        0.00 
                               data0_r_and_263_cse           0           0           0           0           0           0           3        0.00 
                               data0_r_and_264_cse           0           0           0           0           0           0           3        0.00 
                               data1_r_0_sva[0-23]           0           0           0           0           0           0           3        0.00 
                             data1_r_1_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                             data1_r_2_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                             data1_r_3_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                             data1_r_4_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                             data1_r_5_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                             data1_r_6_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                             data1_r_7_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                             data1_r_8_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data1_r_10_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data1_r_10_sva_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data1_r_11_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data1_r_12_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data1_r_13_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data1_r_14_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data1_r_15_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data1_r_16_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data1_r_17_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data1_r_18_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data1_r_19_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data1_r_20_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data1_r_21_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data1_r_22_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data1_r_23_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data1_r_24_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data1_r_25_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data1_r_26_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data1_r_27_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data1_r_28_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data1_r_29_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data1_r_30_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data1_r_31_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data1_r_32_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data1_r_33_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data1_r_34_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data1_r_35_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data1_r_36_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data1_r_37_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data1_r_38_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data1_r_39_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data1_r_40_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data1_r_41_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data1_r_42_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data1_r_43_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data1_r_44_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data1_r_45_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data1_r_46_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data1_r_47_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data1_r_48_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data1_r_49_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data1_r_50_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data1_r_51_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data1_r_52_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data1_r_53_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data1_r_54_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data1_r_55_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data1_r_56_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data1_r_57_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data1_r_58_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data1_r_59_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data1_r_60_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data1_r_61_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data1_r_62_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data1_r_63_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data1_r_64_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data1_r_65_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data1_r_66_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                               data1_r_and_133_cse           0           0           0           0           0           0           3        0.00 
                               data1_r_and_134_cse           0           0           0           0           0           0           3        0.00 
                               data1_r_and_135_cse           0           0           0           0           0           0           3        0.00 
                                 dsp_proc_wten_iff           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_0[0-31]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_1[0-31]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_2[0-31]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_3[0-31]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_4[0-31]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_5[0-31]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_6[0-31]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_7[0-31]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_8[0-31]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_9[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_10[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_11[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_12[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_13[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_14[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_15[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_16[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_17[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_18[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_19[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_20[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_21[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_22[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_23[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_24[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_25[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_26[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_27[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_28[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_29[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_30[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_31[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_32[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_33[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_34[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_35[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_36[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_37[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_38[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_39[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_40[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_41[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_42[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_43[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_44[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_45[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_46[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_47[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_48[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_49[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_50[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_51[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_52[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_53[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_54[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_55[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_56[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_57[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_58[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_59[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_60[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_61[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_62[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_63[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_64[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_65[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_66[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_67[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_68[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_69[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_70[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_71[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_72[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_73[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_74[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_75[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_76[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_77[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_78[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_79[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_80[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_81[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_82[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_83[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_84[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_85[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_86[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_87[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_88[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_89[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_90[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_91[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_92[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_93[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_94[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_95[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_96[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_97[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_98[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_99[0-31]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_100[0-31]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_101[0-31]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_102[0-31]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_103[0-31]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_104[0-31]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_105[0-31]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_106[0-31]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_107[0-31]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_108[0-31]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_109[0-31]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_110[0-31]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_111[0-31]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_112[0-31]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_113[0-31]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_114[0-31]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_115[0-31]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_116[0-31]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_117[0-31]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_118[0-31]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_119[0-31]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_120[0-31]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_121[0-31]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_122[0-31]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_123[0-31]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_124[0-31]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_125[0-31]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_126[0-31]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_127[0-31]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_128[0-31]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_129[0-31]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_130[0-31]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_131[0-31]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_132[0-31]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_133[0-31]           0           0           0           0           0           0           3        0.00 
                                  filter_cfg_v_sva           0           0           0           0           0           0           3        0.00 
                                          filter_r           0           0           0           0           0           0           3        0.00 
                                     fsm_output[0]           1           0           0           0           0           0           3       16.66 
                                     fsm_output[2]           0           1           0           0           0           0           3       16.66 
                                   fsm_output[3-6]           0           0           0           0           0           0           3        0.00 
                                    level0_r[0-15]           0           0           0           0           0           0           3        0.00 
                                level0_v_sva[0-15]           0           0           0           0           0           0           3        0.00 
                                    level1_r[0-15]           0           0           0           0           0           0           3        0.00 
                                level1_v_sva[0-15]           0           0           0           0           0           0           3        0.00 
                                         mux_72_nl           0           0           0           0           0           0           3        0.00 
                                         mux_73_nl           0           0           0           0           0           0           3        0.00 
                                         mux_76_nl           0           0           0           0           0           0           3        0.00 
                                         mux_77_nl           0           0           0           0           0           0           3        0.00 
                                         mux_78_nl           0           0           0           0           0           0           3        0.00 
                                         mux_79_nl           0           0           0           0           0           0           3        0.00 
                                         mux_80_nl           0           0           0           0           0           0           3        0.00 
                                         mux_81_nl           0           0           0           0           0           0           3        0.00 
                                         mux_82_nl           0           0           0           0           0           0           3        0.00 
                                         mux_83_nl           0           0           0           0           0           0           3        0.00 
                                         mux_84_nl           0           0           0           0           0           0           3        0.00 
                                         mux_85_nl           0           0           0           0           0           0           3        0.00 
                                         mux_86_nl           0           0           0           0           0           0           3        0.00 
                                         mux_87_nl           0           0           0           0           0           0           3        0.00 
                                         mux_88_nl           0           0           0           0           0           0           3        0.00 
                                         mux_89_nl           0           0           0           0           0           0           3        0.00 
                                         mux_90_nl           0           0           0           0           0           0           3        0.00 
                                         mux_91_nl           0           0           0           0           0           0           3        0.00 
                                         mux_92_nl           0           0           0           0           0           0           3        0.00 
                                         mux_93_nl           0           0           0           0           0           0           3        0.00 
                                         mux_94_nl           0           0           0           0           0           0           3        0.00 
                                         mux_95_nl           0           0           0           0           0           0           3        0.00 
                                         mux_96_nl           0           0           0           0           0           0           3        0.00 
                                         mux_97_nl           0           0           0           0           0           0           3        0.00 
                                         mux_98_nl           0           0           0           0           0           0           3        0.00 
                                         mux_99_nl           0           0           0           0           0           0           3        0.00 
                                        mux_100_nl           0           0           0           0           0           0           3        0.00 
                                        mux_101_nl           0           0           0           0           0           0           3        0.00 
                                        mux_102_nl           0           0           0           0           0           0           3        0.00 
                                        mux_103_nl           0           0           0           0           0           0           3        0.00 
                                        mux_104_nl           0           0           0           0           0           0           3        0.00 
                                        mux_105_nl           0           0           0           0           0           0           3        0.00 
                                        mux_106_nl           0           0           0           0           0           0           3        0.00 
                                        mux_107_nl           0           0           0           0           0           0           3        0.00 
                                        mux_108_nl           0           0           0           0           0           0           3        0.00 
                                        mux_109_nl           0           0           0           0           0           0           3        0.00 
                                        mux_110_nl           0           0           0           0           0           0           3        0.00 
                                        mux_111_nl           0           0           0           0           0           0           3        0.00 
                                        mux_112_nl           0           0           0           0           0           0           3        0.00 
                                        mux_113_nl           0           0           0           0           0           0           3        0.00 
                                        mux_114_nl           0           0           0           0           0           0           3        0.00 
                                        mux_115_nl           0           0           0           0           0           0           3        0.00 
                                        mux_116_nl           0           0           0           0           0           0           3        0.00 
                                        mux_117_nl           0           0           0           0           0           0           3        0.00 
                                        mux_118_nl           0           0           0           0           0           0           3        0.00 
                                        mux_119_nl           0           0           0           0           0           0           3        0.00 
                                        mux_120_nl           0           0           0           0           0           0           3        0.00 
                                        mux_121_nl           0           0           0           0           0           0           3        0.00 
                                        mux_122_nl           0           0           0           0           0           0           3        0.00 
                                        mux_123_nl           0           0           0           0           0           0           3        0.00 
                                        mux_124_nl           0           0           0           0           0           0           3        0.00 
                                        mux_125_nl           0           0           0           0           0           0           3        0.00 
                                        mux_126_nl           0           0           0           0           0           0           3        0.00 
                                        mux_127_nl           0           0           0           0           0           0           3        0.00 
                                        mux_128_nl           0           0           0           0           0           0           3        0.00 
                                        mux_129_nl           0           0           0           0           0           0           3        0.00 
                                        mux_130_nl           0           0           0           0           0           0           3        0.00 
                                        mux_131_nl           0           0           0           0           0           0           3        0.00 
                                        mux_132_nl           0           0           0           0           0           0           3        0.00 
                                        mux_133_nl           0           0           0           0           0           0           3        0.00 
                                        mux_134_nl           0           0           0           0           0           0           3        0.00 
                                        mux_135_nl           0           0           0           0           0           0           3        0.00 
                                        mux_136_nl           0           0           0           0           0           0           3        0.00 
                                        mux_137_nl           0           0           0           0           0           0           3        0.00 
                                        mux_138_nl           0           0           0           0           0           0           3        0.00 
                                        mux_139_nl           0           0           0           0           0           0           3        0.00 
                                        mux_140_nl           0           0           0           0           0           0           3        0.00 
                                        mux_141_nl           0           0           0           0           0           0           3        0.00 
                                        mux_142_nl           0           0           0           0           0           0           3        0.00 
                                        mux_143_nl           0           0           0           0           0           0           3        0.00 
                                        mux_144_nl           0           0           0           0           0           0           3        0.00 
                                        mux_145_nl           0           0           0           0           0           0           3        0.00 
                                        mux_146_nl           0           0           0           0           0           0           3        0.00 
                                        mux_147_nl           0           0           0           0           0           0           3        0.00 
                                        mux_148_nl           0           0           0           0           0           0           3        0.00 
                                        mux_149_nl           0           0           0           0           0           0           3        0.00 
                                        mux_150_nl           0           0           0           0           0           0           3        0.00 
                                        mux_151_nl           0           0           0           0           0           0           3        0.00 
                                        mux_152_nl           0           0           0           0           0           0           3        0.00 
                                        mux_153_nl           0           0           0           0           0           0           3        0.00 
                                        mux_154_nl           0           0           0           0           0           0           3        0.00 
                                        mux_155_nl           0           0           0           0           0           0           3        0.00 
                                        mux_156_nl           0           0           0           0           0           0           3        0.00 
                                        mux_157_nl           0           0           0           0           0           0           3        0.00 
                                        mux_158_nl           0           0           0           0           0           0           3        0.00 
                                        mux_159_nl           0           0           0           0           0           0           3        0.00 
                                        mux_160_nl           0           0           0           0           0           0           3        0.00 
                                        mux_161_nl           0           0           0           0           0           0           3        0.00 
                                        mux_162_nl           0           0           0           0           0           0           3        0.00 
                                        mux_163_nl           0           0           0           0           0           0           3        0.00 
                                        mux_164_nl           0           0           0           0           0           0           3        0.00 
                                        mux_165_nl           0           0           0           0           0           0           3        0.00 
                                        mux_166_nl           0           0           0           0           0           0           3        0.00 
                                        mux_167_nl           0           0           0           0           0           0           3        0.00 
                                        mux_168_nl           0           0           0           0           0           0           3        0.00 
                                        mux_169_nl           0           0           0           0           0           0           3        0.00 
                                        mux_170_nl           0           0           0           0           0           0           3        0.00 
                                        mux_171_nl           0           0           0           0           0           0           3        0.00 
                                        mux_172_nl           0           0           0           0           0           0           3        0.00 
                                        mux_173_nl           0           0           0           0           0           0           3        0.00 
                                        mux_174_nl           0           0           0           0           0           0           3        0.00 
                                        mux_175_nl           0           0           0           0           0           0           3        0.00 
                                        mux_176_nl           0           0           0           0           0           0           3        0.00 
                                        mux_177_nl           0           0           0           0           0           0           3        0.00 
                                        mux_178_nl           0           0           0           0           0           0           3        0.00 
                                        mux_179_nl           0           0           0           0           0           0           3        0.00 
                                        mux_180_nl           0           0           0           0           0           0           3        0.00 
                                        mux_181_nl           0           0           0           0           0           0           3        0.00 
                                        mux_182_nl           0           0           0           0           0           0           3        0.00 
                                        mux_183_nl           0           0           0           0           0           0           3        0.00 
                                        mux_184_nl           0           0           0           0           0           0           3        0.00 
                                        mux_185_nl           0           0           0           0           0           0           3        0.00 
                                        mux_186_nl           0           0           0           0           0           0           3        0.00 
                                        mux_187_nl           0           0           0           0           0           0           3        0.00 
                                        mux_188_nl           0           0           0           0           0           0           3        0.00 
                                        mux_189_nl           0           0           0           0           0           0           3        0.00 
                                        mux_190_nl           0           0           0           0           0           0           3        0.00 
                                        mux_191_nl           0           0           0           0           0           0           3        0.00 
                                        mux_192_nl           0           0           0           0           0           0           3        0.00 
                                        mux_193_nl           0           0           0           0           0           0           3        0.00 
                                        mux_194_nl           0           0           0           0           0           0           3        0.00 
                                        mux_195_nl           0           0           0           0           0           0           3        0.00 
                                        mux_196_nl           0           0           0           0           0           0           3        0.00 
                                        mux_197_nl           0           0           0           0           0           0           3        0.00 
                                        mux_198_nl           0           0           0           0           0           0           3        0.00 
                                        mux_199_nl           0           0           0           0           0           0           3        0.00 
                                        mux_200_nl           0           0           0           0           0           0           3        0.00 
                                        mux_201_nl           0           0           0           0           0           0           3        0.00 
                                        mux_202_nl           0           0           0           0           0           0           3        0.00 
                                        mux_203_nl           0           0           0           0           0           0           3        0.00 
                                        mux_204_nl           0           0           0           0           0           0           3        0.00 
                                        mux_205_nl           0           0           0           0           0           0           3        0.00 
                                      nand_145_cse           0           0           0           0           0           0           3        0.00 
                                       nand_155_nl           1           0           0           0           0           0           3       16.66 
                                      nand_159_cse           0           0           0           0           0           0           3        0.00 
                                      nand_160_cse           0           0           0           0           0           0           3        0.00 
                                      nand_163_cse           0           0           0           0           0           0           3        0.00 
                                       nand_170_nl           1           0           0           0           0           0           3       16.66 
                                          nand_cse           0           0           0           0           0           0           3        0.00 
                     nl_FILTER_LOOP_acc_1_nl[0-55]           0           0           0           0           0           0           3        0.00 
                     nl_FILTER_LOOP_acc_4_nl[0-55]           0           0           0           0           0           0           3        0.00 
                          nl_FILTER_LOOP_acc_nl[0]           0           0           0           0           0           0           3        0.00 
                        nl_FILTER_LOOP_acc_nl[1-5]           1           0           0           0           0           0           3       16.66 
                          nl_FILTER_LOOP_acc_nl[6]           0           0           0           0           0           0           3        0.00 
                          nl_FILTER_LOOP_acc_nl[7]           1           0           0           0           0           0           3       16.66 
                          nl_FILTER_LOOP_acc_nl[8]           0           1           0           0           0           0           3       16.66 
nl_dsp_unit_dsp_proc_dsp_proc_fsm_inst_FILTER_LOOP_C_0_tr0 
                                                             0           1           0           0           0           0           3       16.66 
nl_dsp_unit_dsp_proc_dsp_proc_fsm_inst_PROCESS_LOOP_C_1_tr0 
                                                             0           0           0           0           0           0           3        0.00 
nl_dsp_unit_dsp_proc_dsp_proc_fsm_inst_SHIFT_LOOP_C_0_tr0 
                                                             1           0           0           0           0           0           3       16.66 
nl_dsp_unit_dsp_proc_dsp_proc_fsm_inst_SHIFT_LOOP_C_0_tr1 
                                                             0           0           0           0           0           0           3        0.00 
nl_dsp_unit_dsp_proc_write_outputs_mioi_inst_write_outputs_mioi_dsp0_rsc_dat_dsp_proc[0-23] 
                                                             0           0           0           0           0           0           3        0.00 
nl_dsp_unit_dsp_proc_write_outputs_mioi_inst_write_outputs_mioi_dsp1_rsc_dat_dsp_proc[0-23] 
                                                             0           0           0           0           0           0           3        0.00 
nl_dsp_unit_dsp_proc_write_outputs_mioi_inst_write_outputs_mioi_iswt0 
                                                             0           0           0           0           0           0           3        0.00 
        nl_scheduled_region_else_if_acc_1_nl[0-17]           0           0           0           0           0           0           3        0.00 
          nl_scheduled_region_else_if_acc_nl[0-17]           0           0           0           0           0           0           3        0.00 
                                  nl_z_out_2[0-55]           0           0           0           0           0           0           3        0.00 
                                  nl_z_out_3[0-55]           0           0           0           0           0           0           3        0.00 
                                     nl_z_out_4[0]           0           0           0           0           0           0           3        0.00 
                                     nl_z_out_4[1]           1           0           0           0           0           0           3       16.66 
                                     nl_z_out_4[2]           0           1           0           0           0           0           3       16.66 
                                   nl_z_out_4[3-5]           0           0           0           0           0           0           3        0.00 
                                     nl_z_out_4[6]           1           0           0           0           0           0           3       16.66 
                                     nl_z_out_4[7]           0           1           0           0           0           0           3       16.66 
                                     nl_z_out_4[8]           0           0           0           0           0           0           3        0.00 
                                     nl_z_out_5[0]           0           0           0           0           0           0           3        0.00 
                                     nl_z_out_5[1]           0           1           0           0           0           0           3       16.66 
                                   nl_z_out_5[2-5]           0           0           0           0           0           0           3        0.00 
                                     nl_z_out_5[6]           0           1           0           0           0           0           3       16.66 
                                     nl_z_out_5[7]           0           0           0           0           0           0           3        0.00 
                                         nor_62_nl           0           0           0           0           0           0           3        0.00 
                                         nor_63_nl           0           0           0           0           0           0           3        0.00 
                                         nor_64_nl           0           0           0           0           0           0           3        0.00 
                                         nor_65_nl           0           0           0           0           0           0           3        0.00 
                                         nor_66_nl           0           0           0           0           0           0           3        0.00 
                                         nor_67_nl           0           0           0           0           0           0           3        0.00 
                                         nor_68_nl           0           0           0           0           0           0           3        0.00 
                                         nor_69_nl           0           0           0           0           0           0           3        0.00 
                                         nor_70_nl           0           0           0           0           0           0           3        0.00 
                                         nor_71_nl           0           0           0           0           0           0           3        0.00 
                                         nor_72_nl           0           0           0           0           0           0           3        0.00 
                                         nor_73_nl           0           0           0           0           0           0           3        0.00 
                                         nor_74_nl           0           0           0           0           0           0           3        0.00 
                                         nor_75_nl           0           0           0           0           0           0           3        0.00 
                                         nor_76_nl           0           0           0           0           0           0           3        0.00 
                                         nor_77_nl           0           0           0           0           0           0           3        0.00 
                                         nor_78_nl           0           0           0           0           0           0           3        0.00 
                                         nor_79_nl           0           0           0           0           0           0           3        0.00 
                                         nor_80_nl           0           0           0           0           0           0           3        0.00 
                                         nor_81_nl           0           0           0           0           0           0           3        0.00 
                                         nor_82_nl           0           0           0           0           0           0           3        0.00 
                                         nor_83_nl           0           0           0           0           0           0           3        0.00 
                                         nor_84_nl           0           0           0           0           0           0           3        0.00 
                                         nor_85_nl           0           0           0           0           0           0           3        0.00 
                                         nor_86_nl           0           0           0           0           0           0           3        0.00 
                                         nor_87_nl           0           0           0           0           0           0           3        0.00 
                                         nor_88_nl           0           0           0           0           0           0           3        0.00 
                                         nor_89_nl           0           0           0           0           0           0           3        0.00 
                                         nor_90_nl           0           0           0           0           0           0           3        0.00 
                                         nor_91_nl           0           0           0           0           0           0           3        0.00 
                                         nor_92_nl           0           0           0           0           0           0           3        0.00 
                                         nor_93_nl           0           0           0           0           0           0           3        0.00 
                                         nor_94_nl           0           0           0           0           0           0           3        0.00 
                                         nor_95_nl           0           0           0           0           0           0           3        0.00 
                                         nor_96_nl           0           0           0           0           0           0           3        0.00 
                                         nor_97_nl           0           0           0           0           0           0           3        0.00 
                                         nor_98_nl           0           0           0           0           0           0           3        0.00 
                                         nor_99_nl           0           0           0           0           0           0           3        0.00 
                                        nor_100_nl           0           0           0           0           0           0           3        0.00 
                                        nor_101_nl           0           0           0           0           0           0           3        0.00 
                                        nor_102_nl           0           0           0           0           0           0           3        0.00 
                                        nor_103_nl           0           0           0           0           0           0           3        0.00 
                                        nor_104_nl           0           0           0           0           0           0           3        0.00 
                                        nor_105_nl           0           0           0           0           0           0           3        0.00 
                                        nor_106_nl           0           0           0           0           0           0           3        0.00 
                                        nor_107_nl           0           0           0           0           0           0           3        0.00 
                                        nor_108_nl           0           0           0           0           0           0           3        0.00 
                                        nor_109_nl           0           0           0           0           0           0           3        0.00 
                                        nor_110_nl           0           0           0           0           0           0           3        0.00 
                                        nor_111_nl           0           0           0           0           0           0           3        0.00 
                                        nor_112_nl           0           0           0           0           0           0           3        0.00 
                                        nor_113_nl           0           0           0           0           0           0           3        0.00 
                                        nor_114_nl           0           0           0           0           0           0           3        0.00 
                                        nor_115_nl           0           0           0           0           0           0           3        0.00 
                                        nor_116_nl           0           0           0           0           0           0           3        0.00 
                                        nor_117_nl           0           0           0           0           0           0           3        0.00 
                                        nor_118_nl           0           0           0           0           0           0           3        0.00 
                                        nor_119_nl           0           0           0           0           0           0           3        0.00 
                                        nor_120_nl           0           0           0           0           0           0           3        0.00 
                                        nor_121_nl           0           0           0           0           0           0           3        0.00 
                                        nor_122_nl           0           0           0           0           0           0           3        0.00 
                                        nor_187_nl           0           0           0           0           0           0           3        0.00 
                                            nor_nl           0           0           0           0           0           0           3        0.00 
                                       not_1372_nl           0           0           0           0           0           0           3        0.00 
                                           not_tmp           0           0           0           0           0           0           3        0.00 
                                         or_748_nl           0           0           0           0           0           0           3        0.00 
                                        or_dcpl_16           0           0           0           0           0           0           3        0.00 
                                        or_dcpl_17           0           0           0           0           0           0           3        0.00 
                                        or_dcpl_18           0           0           0           0           0           0           3        0.00 
                                        or_dcpl_19           0           1           0           0           0           0           3       16.66 
                                        or_dcpl_20           0           0           0           0           0           0           3        0.00 
                                        or_dcpl_23           1           0           0           0           0           0           3       16.66 
                                        or_dcpl_24           0           0           0           0           0           0           3        0.00 
                                        or_dcpl_26           0           0           0           0           0           0           3        0.00 
                                        or_dcpl_27           0           0           0           0           0           0           3        0.00 
                                        or_dcpl_28           0           0           0           0           0           0           3        0.00 
                                        or_dcpl_29           0           0           0           0           0           0           3        0.00 
                                        or_dcpl_32           0           1           0           0           0           0           3       16.66 
                                        or_dcpl_33           0           0           0           0           0           0           3        0.00 
                                        or_dcpl_34           0           0           0           0           0           0           3        0.00 
                                        or_dcpl_36           0           0           0           0           0           0           3        0.00 
                                        or_dcpl_38           0           0           0           0           0           0           3        0.00 
                                        or_dcpl_40           0           0           0           0           0           0           3        0.00 
                                        or_dcpl_42           0           0           0           0           0           0           3        0.00 
                                        or_dcpl_43           0           0           0           0           0           0           3        0.00 
                                        or_dcpl_44           0           1           0           0           0           0           3       16.66 
                                        or_dcpl_55           0           0           0           0           0           0           3        0.00 
                                        or_dcpl_65           0           0           0           0           0           0           3        0.00 
                                        or_dcpl_74           0           0           0           0           0           0           3        0.00 
                                        or_dcpl_84           0           0           0           0           0           0           3        0.00 
                                        or_dcpl_94           0           0           0           0           0           0           3        0.00 
                                       or_dcpl_104           1           0           0           0           0           0           3       16.66 
                                       or_dcpl_110           1           0           0           0           0           0           3       16.66 
                                            or_tmp           0           0           0           0           0           0           3        0.00 
                                        or_tmp_635           0           0           0           0           0           0           3        0.00 
               read_inputs_mioi_audio0_rsc_z[0-23]           0           0           0           0           0           0           3        0.00 
               read_inputs_mioi_audio1_rsc_z[0-23]           0           0           0           0           0           0           3        0.00 
                        read_inputs_mioi_clr_rsc_z           0           0           0           0           0           0           3        0.00 
                     read_inputs_mioi_filter_rsc_z           0           0           0           0           0           0           3        0.00 
               read_inputs_mioi_level0_rsc_z[0-15]           0           0           0           0           0           0           3        0.00 
               read_inputs_mioi_level1_rsc_z[0-15]           0           0           0           0           0           0           3        0.00 
                       read_inputs_mioi_tick_rsc_z           0           0           0           0           0           0           3        0.00 
                         read_inputs_mioi_wen_comp           1           0           0           0           0           0           3       16.66 
                    reg_read_inputs_mioi_iswt0_cse           0           1           0           0           0           0           3       16.66 
                                             rst_n           0           1           0           0           0           0           3       16.66 
           scheduled_region_else_if_acc_1_nl[0-16]           0           0           0           0           0           0           3        0.00 
             scheduled_region_else_if_acc_nl[0-16]           0           0           0           0           0           0           3        0.00 
 scheduled_region_else_if_else_acc0_54_0_sva[0-54]           0           0           0           0           0           0           3        0.00 
 scheduled_region_else_if_else_acc1_54_0_sva[0-54]           0           0           0           0           0           0           3        0.00 
scheduled_region_else_if_if_1_slc_scheduled_region_else_if_acc_16_tmp 
                                                             0           0           0           0           0           0           3        0.00 
           scheduled_region_else_if_mux_8_nl[0-15]           0           0           0           0           0           0           3        0.00 
  scheduled_region_scheduled_region_and_1_nl[0-23]           0           0           0           0           0           0           3        0.00 
  scheduled_region_scheduled_region_and_2_nl[0-23]           0           0           0           0           0           0           3        0.00 
  scheduled_region_scheduled_region_and_3_nl[0-23]           0           0           0           0           0           0           3        0.00 
  scheduled_region_scheduled_region_and_4_nl[0-23]           0           0           0           0           0           0           3        0.00 
  scheduled_region_scheduled_region_and_5_nl[0-23]           0           0           0           0           0           0           3        0.00 
  scheduled_region_scheduled_region_and_6_nl[0-23]           0           0           0           0           0           0           3        0.00 
  scheduled_region_scheduled_region_and_7_nl[0-23]           0           0           0           0           0           0           3        0.00 
  scheduled_region_scheduled_region_and_8_nl[0-23]           0           0           0           0           0           0           3        0.00 
  scheduled_region_scheduled_region_and_9_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_10_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_11_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_12_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_13_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_14_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_15_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_16_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_17_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_18_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_19_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_20_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_21_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_22_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_23_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_24_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_25_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_26_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_27_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_28_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_29_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_30_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_31_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_32_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_33_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_34_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_35_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_36_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_37_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_38_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_39_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_40_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_41_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_42_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_43_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_44_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_45_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_46_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_47_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_48_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_49_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_50_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_51_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_52_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_53_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_54_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_55_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_56_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_57_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_58_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_59_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_60_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_61_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_62_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_63_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_64_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_65_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_67_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_68_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_69_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_70_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_71_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_72_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_73_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_74_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_75_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_76_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_77_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_78_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_79_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_80_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_81_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_82_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_83_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_84_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_85_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_86_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_87_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_88_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_89_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_90_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_91_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_92_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_93_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_94_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_95_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_96_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_97_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_98_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_99_nl[0-23]           0           0           0           0           0           0           3        0.00 
scheduled_region_scheduled_region_and_100_nl[0-23]           0           0           0           0           0           0           3        0.00 
scheduled_region_scheduled_region_and_101_nl[0-23]           0           0           0           0           0           0           3        0.00 
scheduled_region_scheduled_region_and_102_nl[0-23]           0           0           0           0           0           0           3        0.00 
scheduled_region_scheduled_region_and_103_nl[0-23]           0           0           0           0           0           0           3        0.00 
scheduled_region_scheduled_region_and_104_nl[0-23]           0           0           0           0           0           0           3        0.00 
scheduled_region_scheduled_region_and_105_nl[0-23]           0           0           0           0           0           0           3        0.00 
scheduled_region_scheduled_region_and_106_nl[0-23]           0           0           0           0           0           0           3        0.00 
scheduled_region_scheduled_region_and_107_nl[0-23]           0           0           0           0           0           0           3        0.00 
scheduled_region_scheduled_region_and_108_nl[0-23]           0           0           0           0           0           0           3        0.00 
scheduled_region_scheduled_region_and_109_nl[0-23]           0           0           0           0           0           0           3        0.00 
scheduled_region_scheduled_region_and_110_nl[0-23]           0           0           0           0           0           0           3        0.00 
scheduled_region_scheduled_region_and_111_nl[0-23]           0           0           0           0           0           0           3        0.00 
scheduled_region_scheduled_region_and_112_nl[0-23]           0           0           0           0           0           0           3        0.00 
scheduled_region_scheduled_region_and_113_nl[0-23]           0           0           0           0           0           0           3        0.00 
scheduled_region_scheduled_region_and_114_nl[0-23]           0           0           0           0           0           0           3        0.00 
scheduled_region_scheduled_region_and_115_nl[0-23]           0           0           0           0           0           0           3        0.00 
scheduled_region_scheduled_region_and_116_nl[0-23]           0           0           0           0           0           0           3        0.00 
scheduled_region_scheduled_region_and_117_nl[0-23]           0           0           0           0           0           0           3        0.00 
scheduled_region_scheduled_region_and_118_nl[0-23]           0           0           0           0           0           0           3        0.00 
scheduled_region_scheduled_region_and_119_nl[0-23]           0           0           0           0           0           0           3        0.00 
scheduled_region_scheduled_region_and_120_nl[0-23]           0           0           0           0           0           0           3        0.00 
scheduled_region_scheduled_region_and_121_nl[0-23]           0           0           0           0           0           0           3        0.00 
scheduled_region_scheduled_region_and_122_nl[0-23]           0           0           0           0           0           0           3        0.00 
scheduled_region_scheduled_region_and_123_nl[0-23]           0           0           0           0           0           0           3        0.00 
scheduled_region_scheduled_region_and_124_nl[0-23]           0           0           0           0           0           0           3        0.00 
scheduled_region_scheduled_region_and_125_nl[0-23]           0           0           0           0           0           0           3        0.00 
scheduled_region_scheduled_region_and_126_nl[0-23]           0           0           0           0           0           0           3        0.00 
scheduled_region_scheduled_region_and_127_nl[0-23]           0           0           0           0           0           0           3        0.00 
scheduled_region_scheduled_region_and_128_nl[0-23]           0           0           0           0           0           0           3        0.00 
scheduled_region_scheduled_region_and_129_nl[0-23]           0           0           0           0           0           0           3        0.00 
scheduled_region_scheduled_region_and_130_nl[0-23]           0           0           0           0           0           0           3        0.00 
scheduled_region_scheduled_region_and_131_nl[0-23]           0           0           0           0           0           0           3        0.00 
scheduled_region_scheduled_region_and_132_nl[0-23]           0           0           0           0           0           0           3        0.00 
    scheduled_region_scheduled_region_and_nl[0-23]           0           0           0           0           0           0           3        0.00 
                                           tick_in           0           0           0           0           0           0           3        0.00 
                                 tick_in_v_and_cse           0           0           0           0           0           0           3        0.00 
                                     tick_in_v_sva           0           0           0           0           0           0           3        0.00 
                                          tick_out           0           0           0           0           0           0           3        0.00 
                                       z_out[0-23]           0           0           0           0           0           0           3        0.00 
                                     z_out_1[0-23]           0           0           0           0           0           0           3        0.00 
                                     z_out_2[0-54]           0           0           0           0           0           0           3        0.00 
                                     z_out_3[0-54]           0           0           0           0           0           0           3        0.00 
                                        z_out_4[0]           0           0           0           0           0           0           3        0.00 
                                        z_out_4[1]           1           0           0           0           0           0           3       16.66 
                                        z_out_4[2]           0           1           0           0           0           0           3       16.66 
                                      z_out_4[3-5]           0           0           0           0           0           0           3        0.00 
                                        z_out_4[6]           1           0           0           0           0           0           3       16.66 
                                        z_out_4[7]           0           1           0           0           0           0           3       16.66 
                                        z_out_5[0]           0           0           0           0           0           0           3        0.00 
                                        z_out_5[1]           0           1           0           0           0           0           3       16.66 
                                      z_out_5[2-5]           0           0           0           0           0           0           3        0.00 
                                        z_out_5[6]           0           1           0           0           0           0           3       16.66 

========
(n*) - Number was not used in coverage calculations performed by extended toggle algorithms.

Extended Toggle Coverage Calculation Criteria:
-----------------------------------------------
	ExtMode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z').
	ExtMode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'.
	ExtMode 3: 0L->1H & 1H->0L & all 'Z' transitions.
========

Total Node Count     =      12722 
Toggled Node Count   =          3 
Untoggled Node Count =      12719 

Toggle Coverage      =       0.06% (53 of 76320 bins)

=================================================================================
=== Instance: .audioport_tb.DUT_INSTANCE.dsp_unit_1.dsp_unit_rtl_1.dsp_unit_regs_proc_inst
=== Design Unit: work.dsp_unit_regs_proc
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         9         6         3    66.66%

================================Branch Details================================

Branch Coverage for instance .audioport_tb.DUT_INSTANCE.dsp_unit_1.dsp_unit_rtl_1.dsp_unit_regs_proc_inst

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File results/dsp_unit_hls_rtl.v
------------------------------------IF Branch------------------------------------
    710                                      110     Count coming in to IF
    710             1                          2     
    847             1                    ***0***     
                                             108     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    986                                        3     Count coming in to IF
    986             1                          2     
    989             1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    994                                        3     Count coming in to IF
    994             1                          2     
    997             1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 3 branches = 66.66%


Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      2         0         2     0.00%

================================Expression Details================================

Expression Coverage for instance .audioport_tb.DUT_INSTANCE.dsp_unit_1.dsp_unit_rtl_1.dsp_unit_regs_proc_inst --

  File results/dsp_unit_hls_rtl.v
----------------Focused Expression View-----------------
Line       708 Item    1  (cfg_in | ~level_in)
Expression totals: 0 of 2 input terms covered = 0.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
      cfg_in         N  No hits                  Hit '_0' and '_1'
    level_in         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  cfg_in_0              level_in                      
  Row   2:    ***0***  cfg_in_1              level_in                      
  Row   3:          1  level_in_0            ~cfg_in                       
  Row   4:    ***0***  level_in_1            ~cfg_in                       


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                     278       141       137    50.71%

================================Statement Details================================

Statement Coverage for instance .audioport_tb.DUT_INSTANCE.dsp_unit_1.dsp_unit_rtl_1.dsp_unit_regs_proc_inst --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File results/dsp_unit_hls_rtl.v
    708             1                          2     
    709             1                        110     
    711             1                          2     
    712             1                          2     
    713             1                          2     
    714             1                          2     
    715             1                          2     
    716             1                          2     
    717             1                          2     
    718             1                          2     
    719             1                          2     
    720             1                          2     
    721             1                          2     
    722             1                          2     
    723             1                          2     
    724             1                          2     
    725             1                          2     
    726             1                          2     
    727             1                          2     
    728             1                          2     
    729             1                          2     
    730             1                          2     
    731             1                          2     
    732             1                          2     
    733             1                          2     
    734             1                          2     
    735             1                          2     
    736             1                          2     
    737             1                          2     
    738             1                          2     
    739             1                          2     
    740             1                          2     
    741             1                          2     
    742             1                          2     
    743             1                          2     
    744             1                          2     
    745             1                          2     
    746             1                          2     
    747             1                          2     
    748             1                          2     
    749             1                          2     
    750             1                          2     
    751             1                          2     
    752             1                          2     
    753             1                          2     
    754             1                          2     
    755             1                          2     
    756             1                          2     
    757             1                          2     
    758             1                          2     
    759             1                          2     
    760             1                          2     
    761             1                          2     
    762             1                          2     
    763             1                          2     
    764             1                          2     
    765             1                          2     
    766             1                          2     
    767             1                          2     
    768             1                          2     
    769             1                          2     
    770             1                          2     
    771             1                          2     
    772             1                          2     
    773             1                          2     
    774             1                          2     
    775             1                          2     
    776             1                          2     
    777             1                          2     
    778             1                          2     
    779             1                          2     
    780             1                          2     
    781             1                          2     
    782             1                          2     
    783             1                          2     
    784             1                          2     
    785             1                          2     
    786             1                          2     
    787             1                          2     
    788             1                          2     
    789             1                          2     
    790             1                          2     
    791             1                          2     
    792             1                          2     
    793             1                          2     
    794             1                          2     
    795             1                          2     
    796             1                          2     
    797             1                          2     
    798             1                          2     
    799             1                          2     
    800             1                          2     
    801             1                          2     
    802             1                          2     
    803             1                          2     
    804             1                          2     
    805             1                          2     
    806             1                          2     
    807             1                          2     
    808             1                          2     
    809             1                          2     
    810             1                          2     
    811             1                          2     
    812             1                          2     
    813             1                          2     
    814             1                          2     
    815             1                          2     
    816             1                          2     
    817             1                          2     
    818             1                          2     
    819             1                          2     
    820             1                          2     
    821             1                          2     
    822             1                          2     
    823             1                          2     
    824             1                          2     
    825             1                          2     
    826             1                          2     
    827             1                          2     
    828             1                          2     
    829             1                          2     
    830             1                          2     
    831             1                          2     
    832             1                          2     
    833             1                          2     
    834             1                          2     
    835             1                          2     
    836             1                          2     
    837             1                          2     
    838             1                          2     
    839             1                          2     
    840             1                          2     
    841             1                          2     
    842             1                          2     
    843             1                          2     
    844             1                          2     
    845             1                          2     
    848             1                    ***0***     
    849             1                    ***0***     
    850             1                    ***0***     
    851             1                    ***0***     
    852             1                    ***0***     
    853             1                    ***0***     
    854             1                    ***0***     
    855             1                    ***0***     
    856             1                    ***0***     
    857             1                    ***0***     
    858             1                    ***0***     
    859             1                    ***0***     
    860             1                    ***0***     
    861             1                    ***0***     
    862             1                    ***0***     
    863             1                    ***0***     
    864             1                    ***0***     
    865             1                    ***0***     
    866             1                    ***0***     
    867             1                    ***0***     
    868             1                    ***0***     
    869             1                    ***0***     
    870             1                    ***0***     
    871             1                    ***0***     
    872             1                    ***0***     
    873             1                    ***0***     
    874             1                    ***0***     
    875             1                    ***0***     
    876             1                    ***0***     
    877             1                    ***0***     
    878             1                    ***0***     
    879             1                    ***0***     
    880             1                    ***0***     
    881             1                    ***0***     
    882             1                    ***0***     
    883             1                    ***0***     
    884             1                    ***0***     
    885             1                    ***0***     
    886             1                    ***0***     
    887             1                    ***0***     
    888             1                    ***0***     
    889             1                    ***0***     
    890             1                    ***0***     
    891             1                    ***0***     
    892             1                    ***0***     
    893             1                    ***0***     
    894             1                    ***0***     
    895             1                    ***0***     
    896             1                    ***0***     
    897             1                    ***0***     
    898             1                    ***0***     
    899             1                    ***0***     
    900             1                    ***0***     
    901             1                    ***0***     
    902             1                    ***0***     
    903             1                    ***0***     
    904             1                    ***0***     
    905             1                    ***0***     
    906             1                    ***0***     
    907             1                    ***0***     
    908             1                    ***0***     
    909             1                    ***0***     
    910             1                    ***0***     
    911             1                    ***0***     
    912             1                    ***0***     
    913             1                    ***0***     
    914             1                    ***0***     
    915             1                    ***0***     
    916             1                    ***0***     
    917             1                    ***0***     
    918             1                    ***0***     
    919             1                    ***0***     
    920             1                    ***0***     
    921             1                    ***0***     
    922             1                    ***0***     
    923             1                    ***0***     
    924             1                    ***0***     
    925             1                    ***0***     
    926             1                    ***0***     
    927             1                    ***0***     
    928             1                    ***0***     
    929             1                    ***0***     
    930             1                    ***0***     
    931             1                    ***0***     
    932             1                    ***0***     
    933             1                    ***0***     
    934             1                    ***0***     
    935             1                    ***0***     
    936             1                    ***0***     
    937             1                    ***0***     
    938             1                    ***0***     
    939             1                    ***0***     
    940             1                    ***0***     
    941             1                    ***0***     
    942             1                    ***0***     
    943             1                    ***0***     
    944             1                    ***0***     
    945             1                    ***0***     
    946             1                    ***0***     
    947             1                    ***0***     
    948             1                    ***0***     
    949             1                    ***0***     
    950             1                    ***0***     
    951             1                    ***0***     
    952             1                    ***0***     
    953             1                    ***0***     
    954             1                    ***0***     
    955             1                    ***0***     
    956             1                    ***0***     
    957             1                    ***0***     
    958             1                    ***0***     
    959             1                    ***0***     
    960             1                    ***0***     
    961             1                    ***0***     
    962             1                    ***0***     
    963             1                    ***0***     
    964             1                    ***0***     
    965             1                    ***0***     
    966             1                    ***0***     
    967             1                    ***0***     
    968             1                    ***0***     
    969             1                    ***0***     
    970             1                    ***0***     
    971             1                    ***0***     
    972             1                    ***0***     
    973             1                    ***0***     
    974             1                    ***0***     
    975             1                    ***0***     
    976             1                    ***0***     
    977             1                    ***0***     
    978             1                    ***0***     
    979             1                    ***0***     
    980             1                    ***0***     
    981             1                    ***0***     
    982             1                    ***0***     
    985             1                          3     
    987             1                          2     
    990             1                    ***0***     
    993             1                          3     
    995             1                          2     
    998             1                    ***0***     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                      26336        24     26312     0.09%

================================Toggle Details================================

Toggle Coverage for instance .audioport_tb.DUT_INSTANCE.dsp_unit_1.dsp_unit_rtl_1.dsp_unit_regs_proc_inst --

                                              Node      1H->0L      0L->1H       0L->Z       Z->0L       1H->Z       Z->H1     ExtMode  "Coverage"
                                              ---------------------------------------------------------------------------------------------------
                                            cfg_in           0           0           0           0           0           0           3        0.00 
                                     cfg_reg_in[0]           0           1           0           0           0           0           3       16.66 
                                   cfg_reg_in[1-2]           0           0           0           0           0           0           3        0.00 
                                   cfg_reg_in[3-8]           0           1           0           0           0           0           3       16.66 
                                  cfg_reg_in[9-10]           0           0           0           0           0           0           3        0.00 
                                 cfg_reg_in[11-13]           0           1           0           0           0           0           3       16.66 
                                 cfg_reg_in[14-16]           0           0           0           0           0           0           3        0.00 
                                 cfg_reg_in[17-18]           0           1           0           0           0           0           3       16.66 
                                    cfg_reg_in[19]           0           0           0           0           0           0           3        0.00 
                                    cfg_reg_in[20]           0           1           0           0           0           0           3       16.66 
                                    cfg_reg_in[21]           0           0           0           0           0           0           3        0.00 
                                 cfg_reg_in[22-24]           0           1           0           0           0           0           3       16.66 
                                 cfg_reg_in[25-26]           0           0           0           0           0           0           3        0.00 
                                 cfg_reg_in[27-31]           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_0[0-31]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_1[0-31]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_2[0-31]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_3[0-31]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_4[0-31]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_5[0-31]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_6[0-31]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_7[0-31]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_8[0-31]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_9[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_10[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_11[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_12[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_13[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_14[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_15[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_16[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_17[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_18[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_19[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_20[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_21[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_22[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_23[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_24[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_25[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_26[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_27[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_28[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_29[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_30[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_31[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_32[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_33[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_34[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_35[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_36[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_37[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_38[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_39[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_40[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_41[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_42[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_43[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_44[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_45[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_46[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_47[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_48[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_49[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_50[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_51[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_52[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_53[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_54[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_55[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_56[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_57[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_58[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_59[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_60[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_61[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_62[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_63[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_64[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_65[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_66[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_67[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_68[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_69[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_70[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_71[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_72[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_73[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_74[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_75[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_76[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_77[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_78[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_79[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_80[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_81[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_82[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_83[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_84[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_85[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_86[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_87[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_88[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_89[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_90[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_91[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_92[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_93[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_94[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_95[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_96[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_97[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_98[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_99[0-31]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_100[0-31]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_101[0-31]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_102[0-31]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_103[0-31]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_104[0-31]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_105[0-31]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_106[0-31]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_107[0-31]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_108[0-31]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_109[0-31]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_110[0-31]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_111[0-31]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_112[0-31]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_113[0-31]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_114[0-31]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_115[0-31]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_116[0-31]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_117[0-31]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_118[0-31]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_119[0-31]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_120[0-31]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_121[0-31]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_122[0-31]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_123[0-31]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_124[0-31]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_125[0-31]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_126[0-31]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_127[0-31]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_128[0-31]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_129[0-31]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_130[0-31]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_131[0-31]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_132[0-31]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_133[0-31]           0           0           0           0           0           0           3        0.00 
                                          filter_r           0           0           0           0           0           0           3        0.00 
                                    level0_r[0-15]           0           0           0           0           0           0           3        0.00 
                                    level1_r[0-15]           0           0           0           0           0           0           3        0.00 
                                          level_in           0           0           0           0           0           0           3        0.00 
                                level_reg_in[0-31]           0           0           0           0           0           0           3        0.00 
                                           or_dcpl           0           0           0           0           0           0           3        0.00 
                                             rst_n           0           1           0           0           0           0           3       16.66 

========
(n*) - Number was not used in coverage calculations performed by extended toggle algorithms.

Extended Toggle Coverage Calculation Criteria:
-----------------------------------------------
	ExtMode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z').
	ExtMode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'.
	ExtMode 3: 0L->1H & 1H->0L & all 'Z' transitions.
========

Total Node Count     =       4390 
Toggled Node Count   =          1 
Untoggled Node Count =       4389 

Toggle Coverage      =       0.09% (24 of 26336 bins)

=================================================================================
=== Instance: .audioport_tb.DUT_INSTANCE.dsp_unit_1.dsp_unit_rtl_1
=== Design Unit: work.dsp_unit_rtl
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                      26924        24     26900     0.08%

================================Toggle Details================================

Toggle Coverage for instance .audioport_tb.DUT_INSTANCE.dsp_unit_1.dsp_unit_rtl_1 --

                                              Node      1H->0L      0L->1H       0L->Z       Z->0L       1H->Z       Z->H1     ExtMode  "Coverage"
                                              ---------------------------------------------------------------------------------------------------
                                   audio0_in[0-23]           0           0           0           0           0           0           3        0.00 
                                  audio0_out[0-23]           0           0           0           0           0           0           3        0.00 
                                   audio1_in[0-23]           0           0           0           0           0           0           3        0.00 
                                  audio1_out[0-23]           0           0           0           0           0           0           3        0.00 
                                            cfg_in           0           0           0           0           0           0           3        0.00 
                                     cfg_reg_in[0]           0           1           0           0           0           0           3       16.66 
                                   cfg_reg_in[1-2]           0           0           0           0           0           0           3        0.00 
                                   cfg_reg_in[3-8]           0           1           0           0           0           0           3       16.66 
                                  cfg_reg_in[9-10]           0           0           0           0           0           0           3        0.00 
                                 cfg_reg_in[11-13]           0           1           0           0           0           0           3       16.66 
                                 cfg_reg_in[14-16]           0           0           0           0           0           0           3        0.00 
                                 cfg_reg_in[17-18]           0           1           0           0           0           0           3       16.66 
                                    cfg_reg_in[19]           0           0           0           0           0           0           3        0.00 
                                    cfg_reg_in[20]           0           1           0           0           0           0           3       16.66 
                                    cfg_reg_in[21]           0           0           0           0           0           0           3        0.00 
                                 cfg_reg_in[22-24]           0           1           0           0           0           0           3       16.66 
                                 cfg_reg_in[25-26]           0           0           0           0           0           0           3        0.00 
                                 cfg_reg_in[27-31]           0           1           0           0           0           0           3       16.66 
                                            clr_in           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_0[0-31]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_1[0-31]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_2[0-31]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_3[0-31]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_4[0-31]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_5[0-31]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_6[0-31]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_7[0-31]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_8[0-31]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_9[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_10[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_11[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_12[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_13[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_14[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_15[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_16[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_17[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_18[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_19[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_20[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_21[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_22[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_23[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_24[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_25[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_26[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_27[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_28[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_29[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_30[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_31[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_32[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_33[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_34[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_35[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_36[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_37[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_38[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_39[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_40[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_41[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_42[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_43[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_44[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_45[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_46[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_47[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_48[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_49[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_50[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_51[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_52[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_53[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_54[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_55[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_56[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_57[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_58[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_59[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_60[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_61[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_62[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_63[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_64[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_65[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_66[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_67[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_68[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_69[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_70[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_71[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_72[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_73[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_74[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_75[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_76[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_77[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_78[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_79[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_80[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_81[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_82[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_83[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_84[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_85[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_86[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_87[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_88[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_89[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_90[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_91[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_92[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_93[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_94[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_95[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_96[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_97[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_98[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_99[0-31]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_100[0-31]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_101[0-31]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_102[0-31]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_103[0-31]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_104[0-31]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_105[0-31]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_106[0-31]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_107[0-31]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_108[0-31]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_109[0-31]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_110[0-31]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_111[0-31]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_112[0-31]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_113[0-31]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_114[0-31]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_115[0-31]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_116[0-31]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_117[0-31]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_118[0-31]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_119[0-31]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_120[0-31]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_121[0-31]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_122[0-31]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_123[0-31]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_124[0-31]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_125[0-31]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_126[0-31]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_127[0-31]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_128[0-31]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_129[0-31]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_130[0-31]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_131[0-31]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_132[0-31]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_133[0-31]           0           0           0           0           0           0           3        0.00 
                                          filter_r           0           0           0           0           0           0           3        0.00 
                                    level0_r[0-15]           0           0           0           0           0           0           3        0.00 
                                    level1_r[0-15]           0           0           0           0           0           0           3        0.00 
                                          level_in           0           0           0           0           0           0           3        0.00 
                                level_reg_in[0-31]           0           0           0           0           0           0           3        0.00 
                                             rst_n           0           1           0           0           0           0           3       16.66 
                                           tick_in           0           0           0           0           0           0           3        0.00 
                                          tick_out           0           0           0           0           0           0           3        0.00 

========
(n*) - Number was not used in coverage calculations performed by extended toggle algorithms.

Extended Toggle Coverage Calculation Criteria:
-----------------------------------------------
	ExtMode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z').
	ExtMode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'.
	ExtMode 3: 0L->1H & 1H->0L & all 'Z' transitions.
========

Total Node Count     =       4488 
Toggled Node Count   =          1 
Untoggled Node Count =       4487 

Toggle Coverage      =       0.08% (24 of 26924 bins)

=================================================================================
=== Instance: .audioport_tb.DUT_INSTANCE.dsp_unit_1.CHECKER_MODULE
=== Design Unit: work.dsp_unit_svamod
=================================================================================

Assertion Coverage:
    Assertions                      14        12         2    85.71%
--------------------------------------------------------------------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass     Vacuous    Disable    Attempt     Active Peak Active ATV
                                                  Count        Count    Count      Count      Count       Count  Count          
--------------------------------------------------------------------------------------------------------------------------------
.audioport_tb.DUT_INSTANCE.dsp_unit_1.CHECKER_MODULE.X_tick_in
                     input/dsp_unit_svamod.sv(40)
                                                        0       2358          0         21       2379          0           1 off
.audioport_tb.DUT_INSTANCE.dsp_unit_1.CHECKER_MODULE.X_cfg_in
                     input/dsp_unit_svamod.sv(41)
                                                        0       2358          0         21       2379          0           1 off
.audioport_tb.DUT_INSTANCE.dsp_unit_1.CHECKER_MODULE.X_level_in
                     input/dsp_unit_svamod.sv(42)
                                                        0       2358          0         21       2379          0           1 off
.audioport_tb.DUT_INSTANCE.dsp_unit_1.CHECKER_MODULE.X_clr_in
                     input/dsp_unit_svamod.sv(43)
                                                        0       2358          0         21       2379          0           1 off
.audioport_tb.DUT_INSTANCE.dsp_unit_1.CHECKER_MODULE.X_audio0_in
                     input/dsp_unit_svamod.sv(44)
                                                        0       2358          0         21       2379          0           1 off
.audioport_tb.DUT_INSTANCE.dsp_unit_1.CHECKER_MODULE.X_audio1_in
                     input/dsp_unit_svamod.sv(45)
                                                        0       2358          0         21       2379          0           1 off
.audioport_tb.DUT_INSTANCE.dsp_unit_1.CHECKER_MODULE.X_dsp_regs_in
                     input/dsp_unit_svamod.sv(46)
                                                        0       2358          0         21       2379          0           1 off
.audioport_tb.DUT_INSTANCE.dsp_unit_1.CHECKER_MODULE.X_level_reg_in
                     input/dsp_unit_svamod.sv(47)
                                                        0       2358          0         21       2379          0           1 off
.audioport_tb.DUT_INSTANCE.dsp_unit_1.CHECKER_MODULE.X_cfg_reg_in
                     input/dsp_unit_svamod.sv(48)
                                                        0       2358          0         21       2379          0           1 off
.audioport_tb.DUT_INSTANCE.dsp_unit_1.CHECKER_MODULE.X_audio0_out
                     input/dsp_unit_svamod.sv(49)
                                                        0       2358          0         21       2379          0           1 off
.audioport_tb.DUT_INSTANCE.dsp_unit_1.CHECKER_MODULE.X_audio1_out
                     input/dsp_unit_svamod.sv(50)
                                                        0       2358          0         21       2379          0           1 off
.audioport_tb.DUT_INSTANCE.dsp_unit_1.CHECKER_MODULE.X_tick_out
                     input/dsp_unit_svamod.sv(51)
                                                        0       2358          0         21       2379          0           1 off
.audioport_tb.DUT_INSTANCE.dsp_unit_1.CHECKER_MODULE.af_tick_out_pulse
                     input/dsp_unit_svamod.sv(125)
                                                        0          0       2358         21       2379          0           0 off
.audioport_tb.DUT_INSTANCE.dsp_unit_1.CHECKER_MODULE.af_max_latency
                     input/dsp_unit_svamod.sv(135)
                                                        0          0       2358         21       2379          0           0 off

Covergroup Coverage:
    Covergroups                      1        na        na     0.00%
        Coverpoints/Crosses          1        na        na        na
            Covergroup Bins          2         0         2     0.00%
----------------------------------------------------------------------------------------------------------
Covergroup                                             Metric       Goal       Bins    Status               
                                                                                                         
----------------------------------------------------------------------------------------------------------
 TYPE .audioport_tb.DUT_INSTANCE.dsp_unit_1.CHECKER_MODULE.cg_dsp_modes 
                                                        0.00%        100          -    ZERO                 
    covered/total bins:                                     0          2          -                      
    missing/total bins:                                     2          2          -                      
    % Hit:                                              0.00%        100          -                      
    Coverpoint cfgbit                                   0.00%        100          -    ZERO                 
        covered/total bins:                                 0          2          -                      
        missing/total bins:                                 2          2          -                      
        % Hit:                                          0.00%        100          -                      
 Covergroup instance \/audioport_tb/DUT_INSTANCE/dsp_unit_1/CHECKER_MODULE/cg_dsp_modes_inst  
                                                        0.00%        100          -    ZERO                 
    covered/total bins:                                     0          2          -                      
    missing/total bins:                                     2          2          -                      
    % Hit:                                              0.00%        100          -                      
    Coverpoint cfgbit                                   0.00%        100          -    ZERO                 
        covered/total bins:                                 0          2          -                      
        missing/total bins:                                 2          2          -                      
        % Hit:                                          0.00%        100          -                      
        bin modes[0]                                        0          1          -    ZERO                 
        bin modes[1]                                        0          1          -    ZERO                 

Directive Coverage:
    Directives                       3         0         3     0.00%

DIRECTIVE COVERAGE:
--------------------------------------------------------------------------------------------
Name                                     Design Design   Lang File(Line)      Hits Status    
                                         Unit   UnitType                                     
--------------------------------------------------------------------------------------------
.audioport_tb.DUT_INSTANCE.dsp_unit_1.CHECKER_MODULE.cf_tick_out_pulse 
                                         dsp_unit_svamod Verilog  SVA  input/dsp_unit_svamod.sv(126)
                                                                                 0 ZERO      
.audioport_tb.DUT_INSTANCE.dsp_unit_1.CHECKER_MODULE.cf_max_latency 
                                         dsp_unit_svamod Verilog  SVA  input/dsp_unit_svamod.sv(136)
                                                                                 0 ZERO      
.audioport_tb.DUT_INSTANCE.dsp_unit_1.CHECKER_MODULE.cf_dsp_config 
                                         dsp_unit_svamod Verilog  SVA  input/dsp_unit_svamod.sv(168)
                                                                                 0 ZERO      
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

================================Statement Details================================

Statement Coverage for instance .audioport_tb.DUT_INSTANCE.dsp_unit_1.CHECKER_MODULE --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File input/dsp_unit_svamod.sv
    159             1                          1     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        998        24       974     2.40%

================================Toggle Details================================

Toggle Coverage for instance .audioport_tb.DUT_INSTANCE.dsp_unit_1.CHECKER_MODULE --

                                              Node      1H->0L      0L->1H       0L->Z       Z->0L       1H->Z       Z->H1     ExtMode  "Coverage"
                                              ---------------------------------------------------------------------------------------------------
                                   audio0_in[0-23]           0           0           0           0           0           0           3        0.00 
                                  audio0_out[0-23]           0           0           0           0           0           0           3        0.00 
                                   audio1_in[0-23]           0           0           0           0           0           0           3        0.00 
                                  audio1_out[0-23]           0           0           0           0           0           0           3        0.00 
                                            cfg_in           0           0           0           0           0           0           3        0.00 
                                     cfg_reg_in[0]           0           1           0           0           0           0           3       16.66 
                                   cfg_reg_in[1-2]           0           0           0           0           0           0           3        0.00 
                                   cfg_reg_in[3-8]           0           1           0           0           0           0           3       16.66 
                                  cfg_reg_in[9-10]           0           0           0           0           0           0           3        0.00 
                                 cfg_reg_in[11-13]           0           1           0           0           0           0           3       16.66 
                                 cfg_reg_in[14-16]           0           0           0           0           0           0           3        0.00 
                                 cfg_reg_in[17-18]           0           1           0           0           0           0           3       16.66 
                                    cfg_reg_in[19]           0           0           0           0           0           0           3        0.00 
                                    cfg_reg_in[20]           0           1           0           0           0           0           3       16.66 
                                    cfg_reg_in[21]           0           0           0           0           0           0           3        0.00 
                                 cfg_reg_in[22-24]           0           1           0           0           0           0           3       16.66 
                                 cfg_reg_in[25-26]           0           0           0           0           0           0           3        0.00 
                                 cfg_reg_in[27-31]           0           1           0           0           0           0           3       16.66 
                                            clr_in           0           0           0           0           0           0           3        0.00 
                                          level_in           0           0           0           0           0           0           3        0.00 
                                level_reg_in[0-31]           0           0           0           0           0           0           3        0.00 
                                             rst_n           0           1           0           0           0           0           3       16.66 
                                           tick_in           0           0           0           0           0           0           3        0.00 
                                          tick_out           0           0           0           0           0           0           3        0.00 

========
(n*) - Number was not used in coverage calculations performed by extended toggle algorithms.

Extended Toggle Coverage Calculation Criteria:
-----------------------------------------------
	ExtMode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z').
	ExtMode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'.
	ExtMode 3: 0L->1H & 1H->0L & all 'Z' transitions.
========

Total Node Count     =        167 
Toggled Node Count   =          1 
Untoggled Node Count =        166 

Toggle Coverage      =       2.40% (24 of 998 bins)

=================================================================================
=== Instance: .audioport_tb.DUT_INSTANCE.dsp_unit_1
=== Design Unit: work.dsp_unit
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        998        24       974     2.40%

================================Toggle Details================================

Toggle Coverage for instance .audioport_tb.DUT_INSTANCE.dsp_unit_1 --

                                              Node      1H->0L      0L->1H       0L->Z       Z->0L       1H->Z       Z->H1     ExtMode  "Coverage"
                                              ---------------------------------------------------------------------------------------------------
                                   audio0_in[0-23]           0           0           0           0           0           0           3        0.00 
                                  audio0_out[0-23]           0           0           0           0           0           0           3        0.00 
                                   audio1_in[0-23]           0           0           0           0           0           0           3        0.00 
                                  audio1_out[0-23]           0           0           0           0           0           0           3        0.00 
                                            cfg_in           0           0           0           0           0           0           3        0.00 
                                     cfg_reg_in[0]           0           1           0           0           0           0           3       16.66 
                                   cfg_reg_in[1-2]           0           0           0           0           0           0           3        0.00 
                                   cfg_reg_in[3-8]           0           1           0           0           0           0           3       16.66 
                                  cfg_reg_in[9-10]           0           0           0           0           0           0           3        0.00 
                                 cfg_reg_in[11-13]           0           1           0           0           0           0           3       16.66 
                                 cfg_reg_in[14-16]           0           0           0           0           0           0           3        0.00 
                                 cfg_reg_in[17-18]           0           1           0           0           0           0           3       16.66 
                                    cfg_reg_in[19]           0           0           0           0           0           0           3        0.00 
                                    cfg_reg_in[20]           0           1           0           0           0           0           3       16.66 
                                    cfg_reg_in[21]           0           0           0           0           0           0           3        0.00 
                                 cfg_reg_in[22-24]           0           1           0           0           0           0           3       16.66 
                                 cfg_reg_in[25-26]           0           0           0           0           0           0           3        0.00 
                                 cfg_reg_in[27-31]           0           1           0           0           0           0           3       16.66 
                                            clr_in           0           0           0           0           0           0           3        0.00 
                                          level_in           0           0           0           0           0           0           3        0.00 
                                level_reg_in[0-31]           0           0           0           0           0           0           3        0.00 
                                             rst_n           0           1           0           0           0           0           3       16.66 
                                           tick_in           0           0           0           0           0           0           3        0.00 
                                          tick_out           0           0           0           0           0           0           3        0.00 

========
(n*) - Number was not used in coverage calculations performed by extended toggle algorithms.

Extended Toggle Coverage Calculation Criteria:
-----------------------------------------------
	ExtMode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z').
	ExtMode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'.
	ExtMode 3: 0L->1H & 1H->0L & all 'Z' transitions.
========

Total Node Count     =        167 
Toggled Node Count   =          1 
Untoggled Node Count =        166 

Toggle Coverage      =       2.40% (24 of 998 bins)

=================================================================================
=== Instance: .audioport_tb.DUT_INSTANCE.cdc_unit_1.CHECKER_MODULE
=== Design Unit: work.cdc_unit_svamod
=================================================================================

Assertion Coverage:
    Assertions                      21        14         7    66.66%
--------------------------------------------------------------------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass     Vacuous    Disable    Attempt     Active Peak Active ATV
                                                  Count        Count    Count      Count      Count       Count  Count          
--------------------------------------------------------------------------------------------------------------------------------
.audioport_tb.DUT_INSTANCE.cdc_unit_1.CHECKER_MODULE.X_test_mode_in
                     input/cdc_unit_svamod.sv(47)
                                                        0       2358          0         21       2379          0           1 off
.audioport_tb.DUT_INSTANCE.cdc_unit_1.CHECKER_MODULE.X_audio0_in
                     input/cdc_unit_svamod.sv(48)
                                                        0       2358          0         21       2379          0           1 off
.audioport_tb.DUT_INSTANCE.cdc_unit_1.CHECKER_MODULE.X_audio1_in
                     input/cdc_unit_svamod.sv(49)
                                                        0       2358          0         21       2379          0           1 off
.audioport_tb.DUT_INSTANCE.cdc_unit_1.CHECKER_MODULE.X_tick_in
                     input/cdc_unit_svamod.sv(50)
                                                        0       2358          0         21       2379          0           1 off
.audioport_tb.DUT_INSTANCE.cdc_unit_1.CHECKER_MODULE.X_play_in
                     input/cdc_unit_svamod.sv(51)
                                                        0       2358          0         21       2379          0           1 off
.audioport_tb.DUT_INSTANCE.cdc_unit_1.CHECKER_MODULE.X_req_in
                     input/cdc_unit_svamod.sv(52)
                                                        0       2358          0         21       2379          0           1 off
.audioport_tb.DUT_INSTANCE.cdc_unit_1.CHECKER_MODULE.X_audio0_out
                     input/cdc_unit_svamod.sv(53)
                                                        0       2358          0         21       2379          0           1 off
.audioport_tb.DUT_INSTANCE.cdc_unit_1.CHECKER_MODULE.X_audio1_out
                     input/cdc_unit_svamod.sv(54)
                                                        0       2358          0         21       2379          0           1 off
.audioport_tb.DUT_INSTANCE.cdc_unit_1.CHECKER_MODULE.X_tick_out
                     input/cdc_unit_svamod.sv(55)
                                                        0       2358          0         21       2379          0           1 off
.audioport_tb.DUT_INSTANCE.cdc_unit_1.CHECKER_MODULE.X_play_out
                     input/cdc_unit_svamod.sv(56)
                                                        0       2358          0         21       2379          0           1 off
.audioport_tb.DUT_INSTANCE.cdc_unit_1.CHECKER_MODULE.X_req_out
                     input/cdc_unit_svamod.sv(57)
                                                        0       2358          0         21       2379          0           1 off
.audioport_tb.DUT_INSTANCE.cdc_unit_1.CHECKER_MODULE.mf_tick_pulse
                     input/cdc_unit_svamod.sv(70)
                                                        0          0       2358         21       2379          0           0 off
.audioport_tb.DUT_INSTANCE.cdc_unit_1.CHECKER_MODULE.mf_tick_interval
                     input/cdc_unit_svamod.sv(80)
                                                        0          0       2358         21       2379          0           0 off
.audioport_tb.DUT_INSTANCE.cdc_unit_1.CHECKER_MODULE.mf_play_length
                     input/cdc_unit_svamod.sv(90)
                                                        0          0       2358         21       2379          0           0 off
.audioport_tb.DUT_INSTANCE.cdc_unit_1.CHECKER_MODULE.mf_req_pulse
                     input/cdc_unit_svamod.sv(99)
                                                        0          0        563          7        570          0           0 off
.audioport_tb.DUT_INSTANCE.cdc_unit_1.CHECKER_MODULE.af_reset_sync_01
                     input/cdc_unit_svamod.sv(111)
                                                        0          1        569          0        570          0           1 off
.audioport_tb.DUT_INSTANCE.cdc_unit_1.CHECKER_MODULE.af_reset_sync_10
                     input/cdc_unit_svamod.sv(121)
                                                        0          1       2378          0       2379          0           1 off
.audioport_tb.DUT_INSTANCE.cdc_unit_1.CHECKER_MODULE.af_play_sync
                     input/cdc_unit_svamod.sv(132)
                                                        0       2348          0         29       2377          0           5 off
.audioport_tb.DUT_INSTANCE.cdc_unit_1.CHECKER_MODULE.af_req_sync
                     input/cdc_unit_svamod.sv(142)
                                                        0          0       2358         21       2379          0           0 off
.audioport_tb.DUT_INSTANCE.cdc_unit_1.CHECKER_MODULE.af_req_out_pulse
                     input/cdc_unit_svamod.sv(153)
                                                        0          0       2358         21       2379          0           0 off
.audioport_tb.DUT_INSTANCE.cdc_unit_1.CHECKER_MODULE.af_audio_sync
                     input/cdc_unit_svamod.sv(165)
                                                        0          0       2350         29       2379          0           0 off

Directive Coverage:
    Directives                       6         3         3    50.00%

DIRECTIVE COVERAGE:
--------------------------------------------------------------------------------------------
Name                                     Design Design   Lang File(Line)      Hits Status    
                                         Unit   UnitType                                     
--------------------------------------------------------------------------------------------
.audioport_tb.DUT_INSTANCE.cdc_unit_1.CHECKER_MODULE.cf_reset_sync_01 
                                         cdc_unit_svamod Verilog  SVA  input/cdc_unit_svamod.sv(112)
                                                                                 1 Covered   
.audioport_tb.DUT_INSTANCE.cdc_unit_1.CHECKER_MODULE.cf_reset_sync_10 
                                         cdc_unit_svamod Verilog  SVA  input/cdc_unit_svamod.sv(122)
                                                                                 1 Covered   
.audioport_tb.DUT_INSTANCE.cdc_unit_1.CHECKER_MODULE.cf_play_sync 
                                         cdc_unit_svamod Verilog  SVA  input/cdc_unit_svamod.sv(133)
                                                                              2348 Covered   
.audioport_tb.DUT_INSTANCE.cdc_unit_1.CHECKER_MODULE.cf_req_sync 
                                         cdc_unit_svamod Verilog  SVA  input/cdc_unit_svamod.sv(143)
                                                                                 0 ZERO      
.audioport_tb.DUT_INSTANCE.cdc_unit_1.CHECKER_MODULE.cf_req_out_pulse 
                                         cdc_unit_svamod Verilog  SVA  input/cdc_unit_svamod.sv(154)
                                                                                 0 ZERO      
.audioport_tb.DUT_INSTANCE.cdc_unit_1.CHECKER_MODULE.cf_audio_sync 
                                         cdc_unit_svamod Verilog  SVA  input/cdc_unit_svamod.sv(166)
                                                                                 0 ZERO      
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        642         9       633     1.40%

================================Toggle Details================================

Toggle Coverage for instance .audioport_tb.DUT_INSTANCE.cdc_unit_1.CHECKER_MODULE --

                                              Node      1H->0L      0L->1H       0L->Z       Z->0L       1H->Z       Z->H1     ExtMode  "Coverage"
                                              ---------------------------------------------------------------------------------------------------
                                   audio0_in[0-23]           0           0           0           0           0           0           3        0.00 
                                  audio0_out[0-23]           0           0           0           0           0           0           3        0.00 
                                   audio1_in[0-23]           0           0           0           0           0           0           3        0.00 
                                  audio1_out[0-23]           0           0           0           0           0           0           3        0.00 
                                            mrst_n           0           1           0           0           0           0           3       16.66 
                                      muxrst_n_out           0           1           0           0           0           0           3       16.66 
                                           play_in           0           0           0           0           0           0           3        0.00 
                                          play_out           0           0           0           0           0           0           3        0.00 
                                            req_in           0           0           0           0           0           0           3        0.00 
                                           req_out           0           0           0           0           0           0           3        0.00 
                                             rst_n           0           1           0           0           0           0           3       16.66 
                                      test_mode_in           0           0           0           0           0           0           3        0.00 
                                           tick_in           0           0           0           0           0           0           3        0.00 
                                          tick_out           0           0           0           0           0           0           3        0.00 

========
(n*) - Number was not used in coverage calculations performed by extended toggle algorithms.

Extended Toggle Coverage Calculation Criteria:
-----------------------------------------------
	ExtMode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z').
	ExtMode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'.
	ExtMode 3: 0L->1H & 1H->0L & all 'Z' transitions.
========

Total Node Count     =        109 
Toggled Node Count   =          3 
Untoggled Node Count =        106 

Toggle Coverage      =       1.40% (9 of 642 bins)

=================================================================================
=== Instance: .audioport_tb.DUT_INSTANCE.cdc_unit_1
=== Design Unit: work.cdc_unit
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        29        22         7    75.86%

================================Branch Details================================

Branch Coverage for instance .audioport_tb.DUT_INSTANCE.cdc_unit_1

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File input/cdc_unit.sv
------------------------------------IF Branch------------------------------------
    57                                      5898     Count coming in to IF
    57              1                    ***0***     
    57              2                       5898     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    58                                      5898     Count coming in to IF
    58              1                    ***0***     
    58              2                       5898     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    59                                         5     Count coming in to IF
    59              1                    ***0***     
    59              2                          5     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    72                                         5     Count coming in to IF
    72              1                          2     
    75              1                          3     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    87                                         3     Count coming in to IF
    87              1                          2     
    90              1                          1     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    105                                        3     Count coming in to IF
    105             1                          2     
    110             1                          1     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    127                                        3     Count coming in to IF
    127             1                          2     
    132             1                          1     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    133                                        1     Count coming in to IF
    133             1                    ***0***     
    138             1                    ***0***     
                                               1     All False Count
Branch totals: 1 hit of 3 branches = 33.33%

------------------------------------IF Branch------------------------------------
    147                                        3     Count coming in to IF
    147             1                          2     
    150             1                          1     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    158                                        3     Count coming in to IF
    158             1                          2     
    160             1                          1     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    161                                        1     Count coming in to IF
    161             1                    ***0***     
    163             1                          1     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    171                                        3     Count coming in to IF
    171             1                          2     
    174             1                          1     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    182                                        3     Count coming in to IF
    182             1                          2     
    187             1                          1     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    190                                        1     Count coming in to IF
    190             1                    ***0***     
    194             1                          1     
Branch totals: 1 hit of 2 branches = 50.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         0         2     0.00%

================================Condition Details================================

Condition Coverage for instance .audioport_tb.DUT_INSTANCE.cdc_unit_1 --

  File input/cdc_unit.sv
----------------Focused Condition View-------------------
Line       190 Item    1  (handshake_req_sync2 && ~tick_prev)
Condition totals: 0 of 2 input terms covered = 0.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
  handshake_req_sync2         N  '_1' not hit             Hit '_1'
            tick_prev         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:          1  handshake_req_sync2_0  -                             
  Row   2:    ***0***  handshake_req_sync2_1  ~tick_prev                    
  Row   3:    ***0***  tick_prev_0            handshake_req_sync2           
  Row   4:    ***0***  tick_prev_1            handshake_req_sync2           


Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                     11         3         8    27.27%

================================Expression Details================================

Expression Coverage for instance .audioport_tb.DUT_INSTANCE.cdc_unit_1 --

  File input/cdc_unit.sv
-----------Focused Expression View (Bimodal)------------
Line       57 Item    1  (test_mode_in? clk: mclk)
Expression totals: 1 of 3 input terms covered = 33.33%

      Input Term   Covered  Reason for no coverage                  Hint
     -----------  --------  --------------------------------------  --------------
    test_mode_in         N  '_0' hit but '_1' not hit              Hit '_1' for output ->0 or ->1
             clk         N  No hits                                Hit '_0' and '_1' for different outputs
            mclk         Y

    Rows:   Hits(->0)   Hits(->1)  FEC Target            Non-masking condition(s)           

---------  ----------  ----------  --------------------  -------------------------          
 Row   1:           1           1  test_mode_in_0        -                                  
 Row   2:           0           0  test_mode_in_1        -                                  
 Row   3:           0           0  clk_0                 test_mode_in                       
 Row   4:           0           0  clk_1                 test_mode_in                       
 Row   5:           1           0  mclk_0                ~test_mode_in                      
 Row   6:           0           1  mclk_1                ~test_mode_in                      

-----------Focused Expression View (Bimodal)------------
Line       58 Item    1  (test_mode_in? clk: ~mclk)
Expression totals: 1 of 3 input terms covered = 33.33%

      Input Term   Covered  Reason for no coverage                  Hint
     -----------  --------  --------------------------------------  --------------
    test_mode_in         N  '_0' hit but '_1' not hit              Hit '_1' for output ->0 or ->1
             clk         N  No hits                                Hit '_0' and '_1' for different outputs
            mclk         Y

    Rows:   Hits(->0)   Hits(->1)  FEC Target            Non-masking condition(s)           

---------  ----------  ----------  --------------------  -------------------------          
 Row   1:           1           1  test_mode_in_0        -                                  
 Row   2:           0           0  test_mode_in_1        -                                  
 Row   3:           0           0  clk_0                 test_mode_in                       
 Row   4:           0           0  clk_1                 test_mode_in                       
 Row   5:           0           1  mclk_0                ~test_mode_in                      
 Row   6:           1           0  mclk_1                ~test_mode_in                      

-----------Focused Expression View (Bimodal)------------
Line       59 Item    1  (test_mode_in? rst_n: mrst_n)
Expression totals: 1 of 3 input terms covered = 33.33%

      Input Term   Covered  Reason for no coverage                  Hint
     -----------  --------  --------------------------------------  --------------
    test_mode_in         N  '_0' hit but '_1' not hit              Hit '_1' for output ->0 or ->1
           rst_n         N  No hits                                Hit '_0' and '_1' for different outputs
          mrst_n         Y

    Rows:   Hits(->0)   Hits(->1)  FEC Target            Non-masking condition(s)           

---------  ----------  ----------  --------------------  -------------------------          
 Row   1:           1           1  test_mode_in_0        -                                  
 Row   2:           0           0  test_mode_in_1        -                                  
 Row   3:           0           0  rst_n_0               test_mode_in                       
 Row   4:           0           0  rst_n_1               test_mode_in                       
 Row   5:           1           0  mrst_n_0              ~test_mode_in                      
 Row   6:           0           1  mrst_n_1              ~test_mode_in                      

----------------Focused Expression View-----------------
Line       118 Item    1  (req_in_sync2 & ~req_in_prev)
Expression totals: 0 of 2 input terms covered = 0.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  req_in_sync2         N  '_1' not hit             Hit '_1'
   req_in_prev         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  req_in_sync2_0        ~req_in_prev                  
  Row   2:    ***0***  req_in_sync2_1        ~req_in_prev                  
  Row   3:    ***0***  req_in_prev_0         req_in_sync2                  
  Row   4:    ***0***  req_in_prev_1         req_in_sync2                  


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      56        46        10    82.14%

================================Statement Details================================

Statement Coverage for instance .audioport_tb.DUT_INSTANCE.cdc_unit_1 --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File input/cdc_unit.sv
    57              1                       5899     
    58              1                       5899     
    59              1                          6     
    71              1                          5     
    73              1                          2     
    74              1                          2     
    76              1                          3     
    77              1                          3     
    86              1                          3     
    88              1                          2     
    89              1                          2     
    91              1                          1     
    92              1                          1     
    104             1                          3     
    106             1                          2     
    107             1                          2     
    108             1                          2     
    111             1                          1     
    112             1                          1     
    113             1                          1     
    118             1                          2     
    126             1                          3     
    128             1                          2     
    129             1                          2     
    130             1                          2     
    131             1                          2     
    134             1                    ***0***     
    135             1                    ***0***     
    136             1                    ***0***     
    137             1                    ***0***     
    139             1                    ***0***     
    140             1                    ***0***     
    146             1                          3     
    148             1                          2     
    149             1                          2     
    151             1                          1     
    152             1                          1     
    157             1                          3     
    159             1                          2     
    162             1                    ***0***     
    164             1                          1     
    170             1                          3     
    172             1                          2     
    173             1                          2     
    175             1                          1     
    176             1                          1     
    181             1                          3     
    183             1                          2     
    184             1                          2     
    185             1                          2     
    186             1                          2     
    188             1                          1     
    191             1                    ***0***     
    192             1                    ***0***     
    193             1                    ***0***     
    195             1                          1     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                       1036        16      1020     1.54%

================================Toggle Details================================

Toggle Coverage for instance .audioport_tb.DUT_INSTANCE.cdc_unit_1 --

                                              Node      1H->0L      0L->1H       0L->Z       Z->0L       1H->Z       Z->H1     ExtMode  "Coverage"
                                              ---------------------------------------------------------------------------------------------------
                                   audio0_in[0-23]           0           0           0           0           0           0           3        0.00 
                                  audio0_out[0-23]           0           0           0           0           0           0           3        0.00 
                                  audio0_reg[0-23]           0           0           0           0           0           0           3        0.00 
                                   audio1_in[0-23]           0           0           0           0           0           0           3        0.00 
                                  audio1_out[0-23]           0           0           0           0           0           0           3        0.00 
                                  audio1_reg[0-23]           0           0           0           0           0           0           3        0.00 
                                     handshake_ack           0           0           0           0           0           0           3        0.00 
                               handshake_ack_sync1           0           0           0           0           0           0           3        0.00 
                               handshake_ack_sync2           0           0           0           0           0           0           3        0.00 
                                     handshake_req           0           0           0           0           0           0           3        0.00 
                               handshake_req_sync1           0           0           0           0           0           0           3        0.00 
                               handshake_req_sync2           0           0           0           0           0           0           3        0.00 
                                            mrst_n           0           1           0           0           0           0           3       16.66 
                                      mrst_n_sync1           0           1           0           0           0           0           3       16.66 
                                      mrst_n_sync2           0           1           0           0           0           0           3       16.66 
                                          muxrst_n           0           1           0           0           0           0           3       16.66 
                                      muxrst_n_out           0           1           0           0           0           0           3       16.66 
                                           play_in           0           0           0           0           0           0           3        0.00 
                                     play_in_sync1           0           0           0           0           0           0           3        0.00 
                                     play_in_sync2           0           0           0           0           0           0           3        0.00 
                                          play_out           0           0           0           0           0           0           3        0.00 
                                            req_in           0           0           0           0           0           0           3        0.00 
                                       req_in_prev           0           0           0           0           0           0           3        0.00 
                                      req_in_sync1           0           0           0           0           0           0           3        0.00 
                                      req_in_sync2           0           0           0           0           0           0           3        0.00 
                                           req_out           0           0           0           0           0           0           3        0.00 
                                             rst_n           0           1           0           0           0           0           3       16.66 
                                      test_mode_in           0           0           0           0           0           0           3        0.00 
                                           tick_in           0           0           0           0           0           0           3        0.00 
                                          tick_out           0           0           0           0           0           0           3        0.00 
                                      tick_out_reg           0           0           0           0           0           0           3        0.00 
                                         tick_prev           0           0           0           0           0           0           3        0.00 
                                          tick_reg           0           0           0           0           0           0           3        0.00 

========
(n*) - Number was not used in coverage calculations performed by extended toggle algorithms.

Extended Toggle Coverage Calculation Criteria:
-----------------------------------------------
	ExtMode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z').
	ExtMode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'.
	ExtMode 3: 0L->1H & 1H->0L & all 'Z' transitions.
========

Total Node Count     =        176 
Toggled Node Count   =          5 
Untoggled Node Count =        171 

Toggle Coverage      =       1.54% (16 of 1036 bins)

=================================================================================
=== Instance: .audioport_tb.DUT_INSTANCE.i2s_unit_1.CHECKER_MODULE
=== Design Unit: work.i2s_unit_svamod
=================================================================================

Assertion Coverage:
    Assertions                      35        14        21    40.00%
--------------------------------------------------------------------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass     Vacuous    Disable    Attempt     Active Peak Active ATV
                                                  Count        Count    Count      Count      Count       Count  Count          
--------------------------------------------------------------------------------------------------------------------------------
.audioport_tb.DUT_INSTANCE.i2s_unit_1.CHECKER_MODULE.X_play_in
                     input/i2s_unit_svamod.sv(46)
                                                        0        563          0          7        570          0           1 off
.audioport_tb.DUT_INSTANCE.i2s_unit_1.CHECKER_MODULE.X_audio0_in
                     input/i2s_unit_svamod.sv(47)
                                                        0        563          0          7        570          0           1 off
.audioport_tb.DUT_INSTANCE.i2s_unit_1.CHECKER_MODULE.X_audio1_in
                     input/i2s_unit_svamod.sv(48)
                                                        0        563          0          7        570          0           1 off
.audioport_tb.DUT_INSTANCE.i2s_unit_1.CHECKER_MODULE.X_tick_in
                     input/i2s_unit_svamod.sv(49)
                                                        0        563          0          7        570          0           1 off
.audioport_tb.DUT_INSTANCE.i2s_unit_1.CHECKER_MODULE.X_req_out
                     input/i2s_unit_svamod.sv(50)
                                                        0        563          0          7        570          0           1 off
.audioport_tb.DUT_INSTANCE.i2s_unit_1.CHECKER_MODULE.X_sck_out
                     input/i2s_unit_svamod.sv(51)
                                                        0        563          0          7        570          0           1 off
.audioport_tb.DUT_INSTANCE.i2s_unit_1.CHECKER_MODULE.X_ws_out
                     input/i2s_unit_svamod.sv(52)
                                                        0        563          0          7        570          0           1 off
.audioport_tb.DUT_INSTANCE.i2s_unit_1.CHECKER_MODULE.X_sdo_out
                     input/i2s_unit_svamod.sv(53)
                                                        0        563          0          7        570          0           1 off
.audioport_tb.DUT_INSTANCE.i2s_unit_1.CHECKER_MODULE.X_counter
                     input/i2s_unit_svamod.sv(56)
                                                        0        563          0          7        570          0           1 off
.audioport_tb.DUT_INSTANCE.i2s_unit_1.CHECKER_MODULE.X_mode_reg
                     input/i2s_unit_svamod.sv(57)
                                                        0        563          0          7        570          0           1 off
.audioport_tb.DUT_INSTANCE.i2s_unit_1.CHECKER_MODULE.X_input_reg
                     input/i2s_unit_svamod.sv(58)
                                                        0        563          0          7        570          0           1 off
.audioport_tb.DUT_INSTANCE.i2s_unit_1.CHECKER_MODULE.X_shift_reg
                     input/i2s_unit_svamod.sv(59)
                                                        0        563          0          7        570          0           1 off
.audioport_tb.DUT_INSTANCE.i2s_unit_1.CHECKER_MODULE.X_load_enable
                     input/i2s_unit_svamod.sv(60)
                                                        0        563          0          7        570          0           1 off
.audioport_tb.DUT_INSTANCE.i2s_unit_1.CHECKER_MODULE.X_shift_enable
                     input/i2s_unit_svamod.sv(61)
                                                        0        563          0          7        570          0           1 off
.audioport_tb.DUT_INSTANCE.i2s_unit_1.CHECKER_MODULE.af_req_out_pulse
                     input/i2s_unit_svamod.sv(110)
                                                        0          0        563          7        570          0           0 off
.audioport_tb.DUT_INSTANCE.i2s_unit_1.CHECKER_MODULE.af_sck_start
                     input/i2s_unit_svamod.sv(122)
                                                        0          0        563          7        570          0           0 off
.audioport_tb.DUT_INSTANCE.i2s_unit_1.CHECKER_MODULE.af_req_sck_align
                     input/i2s_unit_svamod.sv(132)
                                                        0          0        563          7        570          0           0 off
.audioport_tb.DUT_INSTANCE.i2s_unit_1.CHECKER_MODULE.af_req_out_seen
                     input/i2s_unit_svamod.sv(142)
                                                        0          0        563          7        570          0           0 off
.audioport_tb.DUT_INSTANCE.i2s_unit_1.CHECKER_MODULE.af_ws_change
                     input/i2s_unit_svamod.sv(154)
                                                        0          0        563          7        570          0           0 off
.audioport_tb.DUT_INSTANCE.i2s_unit_1.CHECKER_MODULE.af_ws_wave
                     input/i2s_unit_svamod.sv(164)
                                                        0          0          0          7          7          0         563 off
.audioport_tb.DUT_INSTANCE.i2s_unit_1.CHECKER_MODULE.af_sdo_change
                     input/i2s_unit_svamod.sv(174)
                                                        0          0        563          7        570          0           0 off
.audioport_tb.DUT_INSTANCE.i2s_unit_1.CHECKER_MODULE.af_sck_wave
                     input/i2s_unit_svamod.sv(184)
                                                        0          0        563          7        570          0           0 off
.audioport_tb.DUT_INSTANCE.i2s_unit_1.CHECKER_MODULE.af_sck_last
                     input/i2s_unit_svamod.sv(194)
                                                        0          0        563          7        570          0           0 off
.audioport_tb.DUT_INSTANCE.i2s_unit_1.CHECKER_MODULE.af_shift_reg_load
                     input/i2s_unit_svamod.sv(209)
                                                        0          0        563          7        570          0           0 off
.audioport_tb.DUT_INSTANCE.i2s_unit_1.CHECKER_MODULE.af_input_reg_load
                     input/i2s_unit_svamod.sv(216)
                                                        0          0        563          7        570          0           0 off
.audioport_tb.DUT_INSTANCE.i2s_unit_1.CHECKER_MODULE.af_sdo_out_shift
                     input/i2s_unit_svamod.sv(225)
                                                        0          0        563          7        570          0           0 off
.audioport_tb.DUT_INSTANCE.i2s_unit_1.CHECKER_MODULE.af_counter_behavior
                     input/i2s_unit_svamod.sv(232)
                                                        0          0        563          7        570          0           0 off
.audioport_tb.DUT_INSTANCE.i2s_unit_1.CHECKER_MODULE.af_counter_reset
                     input/i2s_unit_svamod.sv(239)
                                                        0          0        563          7        570          0           0 off
.audioport_tb.DUT_INSTANCE.i2s_unit_1.CHECKER_MODULE.af_mode_reg_behavior
                     input/i2s_unit_svamod.sv(246)
                                                        0          0        563          7        570          0           0 off
.audioport_tb.DUT_INSTANCE.i2s_unit_1.CHECKER_MODULE.af_load_enable_check
                     input/i2s_unit_svamod.sv(254)
                                                        0          0        563          7        570          0           0 off
.audioport_tb.DUT_INSTANCE.i2s_unit_1.CHECKER_MODULE.af_shift_enable_check
                     input/i2s_unit_svamod.sv(262)
                                                        0          0        563          7        570          0           0 off
.audioport_tb.DUT_INSTANCE.i2s_unit_1.CHECKER_MODULE.af_sck_wave_valid
                     input/i2s_unit_svamod.sv(271)
                                                        0          0        563          7        570          0           0 off
.audioport_tb.DUT_INSTANCE.i2s_unit_1.CHECKER_MODULE.af_ws_wave_valid
                     input/i2s_unit_svamod.sv(279)
                                                        0          0          0          7          7          0         563 off
.audioport_tb.DUT_INSTANCE.i2s_unit_1.CHECKER_MODULE.af_req_out_timing
                     input/i2s_unit_svamod.sv(287)
                                                        0          0        563          7        570          0           0 off
.audioport_tb.DUT_INSTANCE.i2s_unit_1.CHECKER_MODULE.af_shift_reg_clear
                     input/i2s_unit_svamod.sv(295)
                                                        0          0        563          7        570          0           0 off

Directive Coverage:
    Directives                      13         0        13     0.00%

DIRECTIVE COVERAGE:
--------------------------------------------------------------------------------------------
Name                                     Design Design   Lang File(Line)      Hits Status    
                                         Unit   UnitType                                     
--------------------------------------------------------------------------------------------
.audioport_tb.DUT_INSTANCE.i2s_unit_1.CHECKER_MODULE.cf_req_out_pulse 
                                         i2s_unit_svamod Verilog  SVA  input/i2s_unit_svamod.sv(111)
                                                                                 0 ZERO      
.audioport_tb.DUT_INSTANCE.i2s_unit_1.CHECKER_MODULE.cf_sck_start 
                                         i2s_unit_svamod Verilog  SVA  input/i2s_unit_svamod.sv(123)
                                                                                 0 ZERO      
.audioport_tb.DUT_INSTANCE.i2s_unit_1.CHECKER_MODULE.cf_req_sck_align 
                                         i2s_unit_svamod Verilog  SVA  input/i2s_unit_svamod.sv(133)
                                                                                 0 ZERO      
.audioport_tb.DUT_INSTANCE.i2s_unit_1.CHECKER_MODULE.cf_req_out_seen 
                                         i2s_unit_svamod Verilog  SVA  input/i2s_unit_svamod.sv(143)
                                                                                 0 ZERO      
.audioport_tb.DUT_INSTANCE.i2s_unit_1.CHECKER_MODULE.cf_ws_change 
                                         i2s_unit_svamod Verilog  SVA  input/i2s_unit_svamod.sv(155)
                                                                                 0 ZERO      
.audioport_tb.DUT_INSTANCE.i2s_unit_1.CHECKER_MODULE.cf_ws_wave 
                                         i2s_unit_svamod Verilog  SVA  input/i2s_unit_svamod.sv(165)
                                                                                 0 ZERO      
.audioport_tb.DUT_INSTANCE.i2s_unit_1.CHECKER_MODULE.cf_sdo_change 
                                         i2s_unit_svamod Verilog  SVA  input/i2s_unit_svamod.sv(175)
                                                                                 0 ZERO      
.audioport_tb.DUT_INSTANCE.i2s_unit_1.CHECKER_MODULE.cf_sck_wave 
                                         i2s_unit_svamod Verilog  SVA  input/i2s_unit_svamod.sv(185)
                                                                                 0 ZERO      
.audioport_tb.DUT_INSTANCE.i2s_unit_1.CHECKER_MODULE.cf_sck_last 
                                         i2s_unit_svamod Verilog  SVA  input/i2s_unit_svamod.sv(195)
                                                                                 0 ZERO      
.audioport_tb.DUT_INSTANCE.i2s_unit_1.CHECKER_MODULE.cf_sck_wave_valid 
                                         i2s_unit_svamod Verilog  SVA  input/i2s_unit_svamod.sv(272)
                                                                                 0 ZERO      
.audioport_tb.DUT_INSTANCE.i2s_unit_1.CHECKER_MODULE.cf_ws_wave_valid 
                                         i2s_unit_svamod Verilog  SVA  input/i2s_unit_svamod.sv(280)
                                                                                 0 ZERO      
.audioport_tb.DUT_INSTANCE.i2s_unit_1.CHECKER_MODULE.cf_req_out_timing 
                                         i2s_unit_svamod Verilog  SVA  input/i2s_unit_svamod.sv(288)
                                                                                 0 ZERO      
.audioport_tb.DUT_INSTANCE.i2s_unit_1.CHECKER_MODULE.cf_shift_reg_clear 
                                         i2s_unit_svamod Verilog  SVA  input/i2s_unit_svamod.sv(296)
                                                                                 0 ZERO      
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        980         3       977     0.30%

================================Toggle Details================================

Toggle Coverage for instance .audioport_tb.DUT_INSTANCE.i2s_unit_1.CHECKER_MODULE --

                                              Node      1H->0L      0L->1H       0L->Z       Z->0L       1H->Z       Z->H1     ExtMode  "Coverage"
                                              ---------------------------------------------------------------------------------------------------
                                   audio0_in[0-23]           0           0           0           0           0           0           3        0.00 
                                   audio1_in[0-23]           0           0           0           0           0           0           3        0.00 
                                      counter[0-8]           0           0           0           0           0           0           3        0.00 
                                   input_reg[0-47]           0           0           0           0           0           0           3        0.00 
                                       load_enable           0           0           0           0           0           0           3        0.00 
                                          mode_reg           0           0           0           0           0           0           3        0.00 
                                           play_in           0           0           0           0           0           0           3        0.00 
                                           req_out           0           0           0           0           0           0           3        0.00 
                                             rst_n           0           1           0           0           0           0           3       16.66 
                                           sck_out           0           0           0           0           0           0           3        0.00 
                                           sdo_out           0           0           0           0           0           0           3        0.00 
                                      shift_enable           0           0           0           0           0           0           3        0.00 
                                   shift_reg[0-47]           0           0           0           0           0           0           3        0.00 
                                           tick_in           0           0           0           0           0           0           3        0.00 
                                            ws_out           0           0           0           0           0           0           3        0.00 

========
(n*) - Number was not used in coverage calculations performed by extended toggle algorithms.

Extended Toggle Coverage Calculation Criteria:
-----------------------------------------------
	ExtMode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z').
	ExtMode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'.
	ExtMode 3: 0L->1H & 1H->0L & all 'Z' transitions.
========

Total Node Count     =        164 
Toggled Node Count   =          1 
Untoggled Node Count =        163 

Toggle Coverage      =       0.30% (3 of 980 bins)

=================================================================================
=== Instance: .audioport_tb.DUT_INSTANCE.i2s_unit_1
=== Design Unit: work.i2s_unit(rtl)
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        25        16         9    64.00%

================================Branch Details================================

Branch Coverage for instance .audioport_tb.DUT_INSTANCE.i2s_unit_1

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File input/i2s_unit.vhd
------------------------------------IF Branch------------------------------------
    54                                         3     Count coming in to IF
    54              1                          2     
    56              1                          1     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    57                                         1     Count coming in to IF
    57              1                    ***0***     
    59              1                          1     
                                         ***0***     All False Count
Branch totals: 1 hit of 3 branches = 33.33%

------------------------------------IF Branch------------------------------------
    68                                         3     Count coming in to IF
    68              1                          2     
    70              1                          1     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    71                                         1     Count coming in to IF
    71              1                    ***0***     
    77              1                          1     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    72                                   ***0***     Count coming in to IF
    72              1                    ***0***     
    74              1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    90                                         3     Count coming in to IF
    90              1                          2     
    93              1                          1     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    94                                         1     Count coming in to IF
    94              1                    ***0***     
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    98                                         1     Count coming in to IF
    98              1                    ***0***     
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    105                                        2     Count coming in to IF
    105             1                          1     
    105             2                          1     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    108                                        2     Count coming in to IF
    108             1                    ***0***     
    108             2                          2     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    117                                        3     Count coming in to IF
    117             1                          2     
    119             1                          1     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    120                                        1     Count coming in to IF
    120             1                    ***0***     
    122             1                          1     
Branch totals: 1 hit of 2 branches = 50.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       4         0         4     0.00%

================================Condition Details================================

Condition Coverage for instance .audioport_tb.DUT_INSTANCE.i2s_unit_1 --

  File input/i2s_unit.vhd
----------------Focused Condition View-------------------
Line       108 Item    1  ((counter >= 188) and (counter <= 379))
Condition totals: 0 of 2 input terms covered = 0.00%

        Input Term   Covered  Reason for no coverage   Hint
       -----------  --------  -----------------------  --------------
  (counter >= 188)         N  '_1' not hit             Hit '_1'
  (counter <= 379)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (counter >= 188)_0    -                             
  Row   2:    ***0***  (counter >= 188)_1    (counter <= 379)              
  Row   3:    ***0***  (counter <= 379)_0    (counter >= 188)              
  Row   4:    ***0***  (counter <= 379)_1    (counter >= 188)              

----------------Focused Condition View-------------------
Line       120 Item    1  ((play_in = '1') and (counter = 3))
Condition totals: 0 of 2 input terms covered = 0.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
  (play_in = '1')         N  '_1' not hit             Hit '_1'
    (counter = 3)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (play_in = '1')_0     -                             
  Row   2:    ***0***  (play_in = '1')_1     (counter = 3)                 
  Row   3:    ***0***  (counter = 3)_0       (play_in = '1')               
  Row   4:    ***0***  (counter = 3)_1       (play_in = '1')               


Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      2         0         2     0.00%

================================Expression Details================================

Expression Coverage for instance .audioport_tb.DUT_INSTANCE.i2s_unit_1 --

  File input/i2s_unit.vhd
----------------Focused Expression View-----------------
Line       84 Item    1  (tick_in and mode_reg)
Expression totals: 0 of 2 input terms covered = 0.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
     tick_in         N  No hits                  Hit '_0' and '_1'
    mode_reg         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  tick_in_0             mode_reg                      
  Row   2:    ***0***  tick_in_1             mode_reg                      
  Row   3:    ***0***  mode_reg_0            tick_in                       
  Row   4:    ***0***  mode_reg_1            tick_in                       


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      22        16         6    72.72%

================================Statement Details================================

Statement Coverage for instance .audioport_tb.DUT_INSTANCE.i2s_unit_1 --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File input/i2s_unit.vhd
    55              1                          2     
    58              1                    ***0***     
    60              1                          1     
    69              1                          2     
    73              1                    ***0***     
    75              1                    ***0***     
    78              1                          1     
    84              1                          3     
    85              1                          3     
    91              1                          2     
    92              1                          2     
    95              1                    ***0***     
    99              1                    ***0***     
    105             1                          2     
    106             1                          3     
    108             1                          2     
    109             1                          2     
    112             1                          2     
    118             1                          2     
    121             1                    ***0***     
    123             1                          1     
    127             1                          2     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        998         6       992     0.60%

================================Toggle Details================================

Toggle Coverage for instance .audioport_tb.DUT_INSTANCE.i2s_unit_1 --

                                              Node      1H->0L      0L->1H       0L->Z       Z->0L       1H->Z       Z->H1     ExtMode  "Coverage"
                                              ---------------------------------------------------------------------------------------------------
                                   audio0_in(0-23)           0           0           0           0           0           0           3        0.00 
                                   audio1_in(0-23)           0           0           0           0           0           0           3        0.00 
                                      counter(0-8)           0           0           0           0           0           0           3        0.00 
                                   input_reg(0-47)           0           0           0           0           0           0           3        0.00 
                                       load_enable           0           0           0           0           0           0           3        0.00 
                                          mode_reg           0           0           0           0           0           0           3        0.00 
                                           play_in           0           0           0           0           0           0           3        0.00 
                                           req_out           0           0           0           0           0           0           3        0.00 
                                     req_out_logic           0           0           0           0           0           0           3        0.00 
                                             rst_n           0           1           0           0           0           0           3       16.66 
                                           sck_out           0           1           0           0           0           0           3       16.66 
                                     sck_out_logic           0           1           0           0           0           0           3       16.66 
                                           sdo_out           0           0           0           0           0           0           3        0.00 
                                      shift_enable           1           0           0           0           0           0           3       16.66 
                                   shift_reg(0-47)           0           0           0           0           0           0           3        0.00 
                                           tick_in           0           0           0           0           0           0           3        0.00 
                                            ws_out           0           0           0           0           0           0           3        0.00 
                                      ws_out_logic           0           0           0           0           0           0           3        0.00 

========
(n*) - Number was not used in coverage calculations performed by extended toggle algorithms.

Extended Toggle Coverage Calculation Criteria:
-----------------------------------------------
	ExtMode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z').
	ExtMode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'.
	ExtMode 3: 0L->1H & 1H->0L & all 'Z' transitions.
========

Total Node Count     =        167 
Toggled Node Count   =          1 
Untoggled Node Count =        166 

Toggle Coverage      =       0.60% (6 of 998 bins)

=================================================================================
=== Instance: .audioport_tb.DUT_INSTANCE.CHECKER_MODULE
=== Design Unit: work.audioport_svamod
=================================================================================

Assertion Coverage:
    Assertions                      48        41         7    85.41%
--------------------------------------------------------------------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass     Vacuous    Disable    Attempt     Active Peak Active ATV
                                                  Count        Count    Count      Count      Count       Count  Count          
--------------------------------------------------------------------------------------------------------------------------------
.audioport_tb.DUT_INSTANCE.CHECKER_MODULE.X_PSEL
                     input/audioport_svamod.sv(78)
                                                        0       2358          0         21       2379          0           1 off
.audioport_tb.DUT_INSTANCE.CHECKER_MODULE.X_PENABLE
                     input/audioport_svamod.sv(79)
                                                        0       2358          0         21       2379          0           1 off
.audioport_tb.DUT_INSTANCE.CHECKER_MODULE.X_PWRITE
                     input/audioport_svamod.sv(80)
                                                        0       2358          0         21       2379          0           1 off
.audioport_tb.DUT_INSTANCE.CHECKER_MODULE.X_PADDR
                     input/audioport_svamod.sv(81)
                                                        0       2358          0         21       2379          0           1 off
.audioport_tb.DUT_INSTANCE.CHECKER_MODULE.X_PWDATA
                     input/audioport_svamod.sv(82)
                                                        0       2358          0         21       2379          0           1 off
.audioport_tb.DUT_INSTANCE.CHECKER_MODULE.X_PRDATA
                     input/audioport_svamod.sv(83)
                                                        0       2358          0         21       2379          0           1 off
.audioport_tb.DUT_INSTANCE.CHECKER_MODULE.X_PREADY
                     input/audioport_svamod.sv(84)
                                                        0       2358          0         21       2379          0           1 off
.audioport_tb.DUT_INSTANCE.CHECKER_MODULE.X_PSLVERR
                     input/audioport_svamod.sv(85)
                                                        0       2358          0         21       2379          0           1 off
.audioport_tb.DUT_INSTANCE.CHECKER_MODULE.X_irq_out
                     input/audioport_svamod.sv(86)
                                                        0       2358          0         21       2379          0           1 off
.audioport_tb.DUT_INSTANCE.CHECKER_MODULE.X_test_mode_in
                     input/audioport_svamod.sv(87)
                                                        0       2358          0         21       2379          0           1 off
.audioport_tb.DUT_INSTANCE.CHECKER_MODULE.X_scan_en_in
                     input/audioport_svamod.sv(88)
                                                        0       2358          0         21       2379          0           1 off
.audioport_tb.DUT_INSTANCE.CHECKER_MODULE.X_sck_out
                     input/audioport_svamod.sv(90)
                                                        0        563          0          7        570          0           1 off
.audioport_tb.DUT_INSTANCE.CHECKER_MODULE.X_ws_out
                     input/audioport_svamod.sv(91)
                                                        0        563          0          7        570          0           1 off
.audioport_tb.DUT_INSTANCE.CHECKER_MODULE.X_sdo_out
                     input/audioport_svamod.sv(92)
                                                        0        563          0          7        570          0           1 off
.audioport_tb.DUT_INSTANCE.CHECKER_MODULE.X_tick
                     input/audioport_svamod.sv(93)
                                                        0       2358          0         21       2379          0           1 off
.audioport_tb.DUT_INSTANCE.CHECKER_MODULE.X_play
                     input/audioport_svamod.sv(94)
                                                        0       2358          0         21       2379          0           1 off
.audioport_tb.DUT_INSTANCE.CHECKER_MODULE.X_req
                     input/audioport_svamod.sv(95)
                                                        0       2358          0         21       2379          0           1 off
.audioport_tb.DUT_INSTANCE.CHECKER_MODULE.X_cfg
                     input/audioport_svamod.sv(96)
                                                        0       2358          0         21       2379          0           1 off
.audioport_tb.DUT_INSTANCE.CHECKER_MODULE.X_level
                     input/audioport_svamod.sv(97)
                                                        0       2358          0         21       2379          0           1 off
.audioport_tb.DUT_INSTANCE.CHECKER_MODULE.X_clr
                     input/audioport_svamod.sv(98)
                                                        0       2358          0         21       2379          0           1 off
.audioport_tb.DUT_INSTANCE.CHECKER_MODULE.X_audio0
                     input/audioport_svamod.sv(99)
                                                        0       2358          0         21       2379          0           1 off
.audioport_tb.DUT_INSTANCE.CHECKER_MODULE.X_audio1
                     input/audioport_svamod.sv(100)
                                                        0       2358          0         21       2379          0           1 off
.audioport_tb.DUT_INSTANCE.CHECKER_MODULE.X_daudio0
                     input/audioport_svamod.sv(101)
                                                        0       2358          0         21       2379          0           1 off
.audioport_tb.DUT_INSTANCE.CHECKER_MODULE.X_daudio1
                     input/audioport_svamod.sv(102)
                                                        0       2358          0         21       2379          0           1 off
.audioport_tb.DUT_INSTANCE.CHECKER_MODULE.X_dtick
                     input/audioport_svamod.sv(103)
                                                        0       2358          0         21       2379          0           1 off
.audioport_tb.DUT_INSTANCE.CHECKER_MODULE.X_cfg_reg
                     input/audioport_svamod.sv(104)
                                                        0       2358          0         21       2379          0           1 off
.audioport_tb.DUT_INSTANCE.CHECKER_MODULE.X_level_reg
                     input/audioport_svamod.sv(105)
                                                        0       2358          0         21       2379          0           1 off
.audioport_tb.DUT_INSTANCE.CHECKER_MODULE.X_dsp_regs
                     input/audioport_svamod.sv(106)
                                                        0       2358          0         21       2379          0           1 off
.audioport_tb.DUT_INSTANCE.CHECKER_MODULE.X_mtick
                     input/audioport_svamod.sv(107)
                                                        0        563          0          7        570          0           1 off
.audioport_tb.DUT_INSTANCE.CHECKER_MODULE.X_mplay
                     input/audioport_svamod.sv(108)
                                                        0        563          0          7        570          0           1 off
.audioport_tb.DUT_INSTANCE.CHECKER_MODULE.X_mreq
                     input/audioport_svamod.sv(109)
                                                        0        563          0          7        570          0           1 off
.audioport_tb.DUT_INSTANCE.CHECKER_MODULE.X_maudio0
                     input/audioport_svamod.sv(110)
                                                        0        563          0          7        570          0           1 off
.audioport_tb.DUT_INSTANCE.CHECKER_MODULE.X_maudio1
                     input/audioport_svamod.sv(111)
                                                        0        563          0          7        570          0           1 off
.audioport_tb.DUT_INSTANCE.CHECKER_MODULE.mf_reset
                     input/apb_assumes.svh(10)          0         42       4716          0       4758          0           1 off
.audioport_tb.DUT_INSTANCE.CHECKER_MODULE.mf_psel_1
                     input/apb_assumes.svh(22)          0        498       1860         21       2379          0           1 off
.audioport_tb.DUT_INSTANCE.CHECKER_MODULE.mf_psel_0
                     input/apb_assumes.svh(35)          0       1860        498         21       2379          0           1 off
.audioport_tb.DUT_INSTANCE.CHECKER_MODULE.mf_psel_before_penable
                     input/apb_assumes.svh(47)          0        249       2109         21       2379          0           1 off
.audioport_tb.DUT_INSTANCE.CHECKER_MODULE.mf_penable_fall
                     input/apb_assumes.svh(58)          0        785       1572         21       2378          0           1 off
.audioport_tb.DUT_INSTANCE.CHECKER_MODULE.mf_penable_hold
                     input/apb_assumes.svh(69)          0          0       2358         21       2379          0           0 off
.audioport_tb.DUT_INSTANCE.CHECKER_MODULE.mf_bus_hold
                     input/apb_assumes.svh(80)          0        249       2109         21       2379          0           1 off
.audioport_tb.DUT_INSTANCE.CHECKER_MODULE.mf_apb_access
                     input/apb_assumes.svh(101)
                                                        0        249       2109         21       2379          0           1 off
.audioport_tb.DUT_INSTANCE.CHECKER_MODULE.mf_paddr_align
                     input/apb_assumes.svh(112)
                                                        0        498       1860         21       2379          0           1 off
.audioport_tb.DUT_INSTANCE.CHECKER_MODULE.mf_start_stop_interval
                     input/audioport_svamod.sv(126)
                                                        0          0       2358         21       2379          0           0 off
.audioport_tb.DUT_INSTANCE.CHECKER_MODULE.mf_clear_rule
                     input/audioport_svamod.sv(135)
                                                        0          0       2358         21       2379          0           0 off
.audioport_tb.DUT_INSTANCE.CHECKER_MODULE.af_irq_out_rise
                     input/audioport_svamod.sv(144)
                                                        0          0       2358         21       2379          0           0 off
.audioport_tb.DUT_INSTANCE.CHECKER_MODULE.af_enter_play_mode
                     input/audioport_svamod.sv(153)
                                                        0          0       2358         21       2379          0           0 off
.audioport_tb.DUT_INSTANCE.CHECKER_MODULE.af_enter_standby_mode
                     input/audioport_svamod.sv(162)
                                                        0          0       2358         21       2379          0           0 off
.audioport_tb.DUT_INSTANCE.CHECKER_MODULE.ar_data_roundtrip
                     input/audioport_svamod.sv(179)
                                                        0          0        563          7        570          0           0 off

Covergroup Coverage:
    Covergroups                      1        na        na     0.00%
        Coverpoints/Crosses          1        na        na        na
            Covergroup Bins          2         0         2     0.00%
----------------------------------------------------------------------------------------------------------
Covergroup                                             Metric       Goal       Bins    Status               
                                                                                                         
----------------------------------------------------------------------------------------------------------
 TYPE .audioport_tb.DUT_INSTANCE.CHECKER_MODULE.cg_active_config 
                                                        0.00%        100          -    ZERO                 
    covered/total bins:                                     0          2          -                      
    missing/total bins:                                     2          2          -                      
    % Hit:                                              0.00%        100          -                      
    Coverpoint configs                                  0.00%        100          -    ZERO                 
        covered/total bins:                                 0          2          -                      
        missing/total bins:                                 2          2          -                      
        % Hit:                                          0.00%        100          -                      
 Covergroup instance \/audioport_tb/DUT_INSTANCE/CHECKER_MODULE/cg_active_config_inst  
                                                        0.00%        100          -    ZERO                 
    covered/total bins:                                     0          2          -                      
    missing/total bins:                                     2          2          -                      
    % Hit:                                              0.00%        100          -                      
    Coverpoint configs                                  0.00%        100          -    ZERO                 
        covered/total bins:                                 0          2          -                      
        missing/total bins:                                 2          2          -                      
        % Hit:                                          0.00%        100          -                      
        bin cfgmodes[0]                                     0          1          -    ZERO                 
        bin cfgmodes[1]                                     0          1          -    ZERO                 

Directive Coverage:
    Directives                       5         0         5     0.00%

DIRECTIVE COVERAGE:
--------------------------------------------------------------------------------------------
Name                                     Design Design   Lang File(Line)      Hits Status    
                                         Unit   UnitType                                     
--------------------------------------------------------------------------------------------
.audioport_tb.DUT_INSTANCE.CHECKER_MODULE.cf_irq_out_rise 
                                         audioport_svamod Verilog  SVA  input/audioport_svamod.sv(145)
                                                                                 0 ZERO      
.audioport_tb.DUT_INSTANCE.CHECKER_MODULE.cf_enter_play_mode 
                                         audioport_svamod Verilog  SVA  input/audioport_svamod.sv(154)
                                                                                 0 ZERO      
.audioport_tb.DUT_INSTANCE.CHECKER_MODULE.cf_enter_standby_mode 
                                         audioport_svamod Verilog  SVA  input/audioport_svamod.sv(163)
                                                                                 0 ZERO      
.audioport_tb.DUT_INSTANCE.CHECKER_MODULE.cr_data_roundtrip 
                                         audioport_svamod Verilog  SVA  input/audioport_svamod.sv(181)
                                                                                 0 ZERO      
.audioport_tb.DUT_INSTANCE.CHECKER_MODULE.cf_active_config 
                                         audioport_svamod Verilog  SVA  input/audioport_svamod.sv(204)
                                                                                 0 ZERO      
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

================================Statement Details================================

Statement Coverage for instance .audioport_tb.DUT_INSTANCE.CHECKER_MODULE --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File input/audioport_svamod.sv
    197             1                          1     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                       1652       187      1465    11.31%

================================Toggle Details================================

Toggle Coverage for instance .audioport_tb.DUT_INSTANCE.CHECKER_MODULE --

                                              Node      1H->0L      0L->1H       0L->Z       Z->0L       1H->Z       Z->H1     ExtMode  "Coverage"
                                              ---------------------------------------------------------------------------------------------------
                                        PADDR[0-1]           0           0           0           0           0           0           3        0.00 
                                      PADDR[11-25]           0           0           0           0           0           0           3        0.00 
                                      PADDR[28-30]           0           0           0           0           0           0           3        0.00 
                                            PREADY           0           0           0           0           0           0           3        0.00 
                                           PSLVERR           0           0           0           0           0           0           3        0.00 
                                      audio0[0-23]           0           0           0           0           0           0           3        0.00 
                                      audio1[0-23]           0           0           0           0           0           0           3        0.00 
                                               cfg           0           0           0           0           0           0           3        0.00 
                                        cfg_reg[0]           0           1           0           0           0           0           3       16.66 
                                      cfg_reg[1-2]           0           0           0           0           0           0           3        0.00 
                                      cfg_reg[3-8]           0           1           0           0           0           0           3       16.66 
                                     cfg_reg[9-10]           0           0           0           0           0           0           3        0.00 
                                    cfg_reg[11-13]           0           1           0           0           0           0           3       16.66 
                                    cfg_reg[14-16]           0           0           0           0           0           0           3        0.00 
                                    cfg_reg[17-18]           0           1           0           0           0           0           3       16.66 
                                       cfg_reg[19]           0           0           0           0           0           0           3        0.00 
                                       cfg_reg[20]           0           1           0           0           0           0           3       16.66 
                                       cfg_reg[21]           0           0           0           0           0           0           3        0.00 
                                    cfg_reg[22-24]           0           1           0           0           0           0           3       16.66 
                                    cfg_reg[25-26]           0           0           0           0           0           0           3        0.00 
                                    cfg_reg[27-31]           0           1           0           0           0           0           3       16.66 
                                               clr           0           0           0           0           0           0           3        0.00 
                                     daudio0[0-23]           0           0           0           0           0           0           3        0.00 
                                     daudio1[0-23]           0           0           0           0           0           0           3        0.00 
                                             dtick           0           0           0           0           0           0           3        0.00 
                                           irq_out           0           0           0           0           0           0           3        0.00 
                                             level           0           0           0           0           0           0           3        0.00 
                                   level_reg[0-31]           0           0           0           0           0           0           3        0.00 
                                     maudio0[0-23]           0           0           0           0           0           0           3        0.00 
                                     maudio1[0-23]           0           0           0           0           0           0           3        0.00 
                                             mplay           0           0           0           0           0           0           3        0.00 
                                              mreq           0           0           0           0           0           0           3        0.00 
                                             mtick           0           0           0           0           0           0           3        0.00 
                                          muxrst_n           0           1           0           0           0           0           3       16.66 
                                              play           0           0           0           0           0           0           3        0.00 
                                               req           0           0           0           0           0           0           3        0.00 
                                             rst_n           0           1           0           0           0           0           3       16.66 
                                        scan_en_in           0           0           0           0           0           0           3        0.00 
                                           sck_out           0           0           0           0           0           0           3        0.00 
                                           sdo_out           0           0           0           0           0           0           3        0.00 
                                      test_mode_in           0           0           0           0           0           0           3        0.00 
                                              tick           0           0           0           0           0           0           3        0.00 
                                            ws_out           0           0           0           0           0           0           3        0.00 

========
(n*) - Number was not used in coverage calculations performed by extended toggle algorithms.

Extended Toggle Coverage Calculation Criteria:
-----------------------------------------------
	ExtMode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z').
	ExtMode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'.
	ExtMode 3: 0L->1H & 1H->0L & all 'Z' transitions.
========

Total Node Count     =        330 
Toggled Node Count   =         82 
Untoggled Node Count =        248 

Toggle Coverage      =      11.31% (187 of 1652 bins)

=================================================================================
=== Instance: .audioport_tb.DUT_INSTANCE
=== Design Unit: work.audioport
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                       1652       187      1465    11.31%

================================Toggle Details================================

Toggle Coverage for instance .audioport_tb.DUT_INSTANCE --

                                              Node      1H->0L      0L->1H       0L->Z       Z->0L       1H->Z       Z->H1     ExtMode  "Coverage"
                                              ---------------------------------------------------------------------------------------------------
                                        PADDR[0-1]           0           0           0           0           0           0           3        0.00 
                                      PADDR[11-25]           0           0           0           0           0           0           3        0.00 
                                      PADDR[28-30]           0           0           0           0           0           0           3        0.00 
                                            PREADY           0           0           0           0           0           0           3        0.00 
                                           PSLVERR           0           0           0           0           0           0           3        0.00 
                                      audio0[0-23]           0           0           0           0           0           0           3        0.00 
                                      audio1[0-23]           0           0           0           0           0           0           3        0.00 
                                               cfg           0           0           0           0           0           0           3        0.00 
                                        cfg_reg[0]           0           1           0           0           0           0           3       16.66 
                                      cfg_reg[1-2]           0           0           0           0           0           0           3        0.00 
                                      cfg_reg[3-8]           0           1           0           0           0           0           3       16.66 
                                     cfg_reg[9-10]           0           0           0           0           0           0           3        0.00 
                                    cfg_reg[11-13]           0           1           0           0           0           0           3       16.66 
                                    cfg_reg[14-16]           0           0           0           0           0           0           3        0.00 
                                    cfg_reg[17-18]           0           1           0           0           0           0           3       16.66 
                                       cfg_reg[19]           0           0           0           0           0           0           3        0.00 
                                       cfg_reg[20]           0           1           0           0           0           0           3       16.66 
                                       cfg_reg[21]           0           0           0           0           0           0           3        0.00 
                                    cfg_reg[22-24]           0           1           0           0           0           0           3       16.66 
                                    cfg_reg[25-26]           0           0           0           0           0           0           3        0.00 
                                    cfg_reg[27-31]           0           1           0           0           0           0           3       16.66 
                                               clr           0           0           0           0           0           0           3        0.00 
                                     daudio0[0-23]           0           0           0           0           0           0           3        0.00 
                                     daudio1[0-23]           0           0           0           0           0           0           3        0.00 
                                             dtick           0           0           0           0           0           0           3        0.00 
                                           irq_out           0           0           0           0           0           0           3        0.00 
                                             level           0           0           0           0           0           0           3        0.00 
                                   level_reg[0-31]           0           0           0           0           0           0           3        0.00 
                                     maudio0[0-23]           0           0           0           0           0           0           3        0.00 
                                     maudio1[0-23]           0           0           0           0           0           0           3        0.00 
                                             mplay           0           0           0           0           0           0           3        0.00 
                                              mreq           0           0           0           0           0           0           3        0.00 
                                             mtick           0           0           0           0           0           0           3        0.00 
                                          muxrst_n           0           1           0           0           0           0           3       16.66 
                                              play           0           0           0           0           0           0           3        0.00 
                                               req           0           0           0           0           0           0           3        0.00 
                                             rst_n           0           1           0           0           0           0           3       16.66 
                                        scan_en_in           0           0           0           0           0           0           3        0.00 
                                           sck_out           0           0           0           0           0           0           3        0.00 
                                           sdo_out           0           0           0           0           0           0           3        0.00 
                                      test_mode_in           0           0           0           0           0           0           3        0.00 
                                              tick           0           0           0           0           0           0           3        0.00 
                                            ws_out           0           0           0           0           0           0           3        0.00 

========
(n*) - Number was not used in coverage calculations performed by extended toggle algorithms.

Extended Toggle Coverage Calculation Criteria:
-----------------------------------------------
	ExtMode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z').
	ExtMode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'.
	ExtMode 3: 0L->1H & 1H->0L & all 'Z' transitions.
========

Total Node Count     =        330 
Toggled Node Count   =         82 
Untoggled Node Count =        248 

Toggle Coverage      =      11.31% (187 of 1652 bins)


TOTAL COVERGROUP COVERAGE: 17.75%  COVERGROUP TYPES: 4

DIRECTIVE COVERAGE:
--------------------------------------------------------------------------------------------
Name                                     Design Design   Lang File(Line)      Hits Status    
                                         Unit   UnitType                                     
--------------------------------------------------------------------------------------------
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cf_pready_on 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(169)
                                                                              2358 Covered   
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cf_pslverr_off 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(179)
                                                                              2358 Covered   
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cf_prdata_off 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(189)
                                                                              1860 Covered   
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cf_clr_out_pulse 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(200)
                                                                              2358 Covered   
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cf_clr_out_valid_high 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(210)
                                                                              2358 Covered   
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cf_cfg_out_pulse 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(221)
                                                                                 0 ZERO      
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cf_cfg_out_valid_high 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(233)
                                                                                 0 ZERO      
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cf_start_play 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(243)
                                                                              2358 Covered   
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cf_valid_start_play 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(253)
                                                                              2358 Covered   
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cf_stop_play 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(263)
                                                                              2358 Covered   
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cf_valid_stop_play 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(273)
                                                                              2358 Covered   
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cf_level_out_pulse 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(283)
                                                                              2358 Covered   
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cf_level_out_valid_high 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(293)
                                                                              2358 Covered   
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cf_tick_standby 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(303)
                                                                              2358 Covered   
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cf_tick_out_high 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(313)
                                                                                 0 ZERO      
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cf_tick_out_low 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(323)
                                                                              2358 Covered   
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cf_fifo_drain 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(335)
                                                                              2358 Covered   
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cf_irq_out_rise_first 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(351)
                                                                                 0 ZERO      
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cf_irq_out_high 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(363)
                                                                                 0 ZERO      
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cf_irq_out_standby 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(373)
                                                                              2358 Covered   
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cf_irq_out_down 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(383)
                                                                              2358 Covered   
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cf_cfg_reg_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(393)
                                                                                 1 Covered   
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cf_level_reg_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(420)
                                                                               105 Covered   
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cr_pslverr 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(9)
                                                                              2358 Covered   
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cr_pready 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(19)
                                                                              2358 Covered   
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cr_rindex_on 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(29)
                                                                               498 Covered   
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cr_rindex_off 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(39)
                                                                              1860 Covered   
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cr_index_range 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(49)
                                                                              2358 Covered   
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cr_rbank_r_write 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(59)
                                                                               109 Covered   
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cr_status_reg_play 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(69)
                                                                                 0 ZERO      
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cr_status_reg_standby 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(79)
                                                                                 0 ZERO      
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cr_rbank_r_stable 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(89)
                                                                              2248 Covered   
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cr_cfg_reg_out 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(99)
                                                                              2358 Covered   
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cr_level_reg_out 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(109)
                                                                              2358 Covered   
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cr_dsp_regs_out 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(119)
                                                                              2358 Covered   
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cr_ldata_r_write 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(129)
                                                                                 0 ZERO      
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cr_ldata_r_failed_write 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(139)
                                                                                 0 ZERO      
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cr_ldata_r_stable 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(149)
                                                                              2357 Covered   
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cr_lhead_r_inc 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(159)
                                                                                 0 ZERO      
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cr_lhead_r_loop 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(169)
                                                                                 0 ZERO      
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cr_lhead_r_stable 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(179)
                                                                              2357 Covered   
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cr_llooped_r_on 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(189)
                                                                                 0 ZERO      
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cr_llooped_r_off_1 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(199)
                                                                                 0 ZERO      
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cr_llooped_r_off_2 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(209)
                                                                                 0 ZERO      
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cr_llooped_r_stable 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(219)
                                                                              2357 Covered   
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cr_ltail_r_inc_1 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(229)
                                                                                 0 ZERO      
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cr_ltail_r_inc_2 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(239)
                                                                                 0 ZERO      
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cr_ltail_r_loop_1 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(249)
                                                                                 0 ZERO      
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cr_ltail_r_loop_2 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(259)
                                                                                 0 ZERO      
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cr_ltail_r_stable 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(270)
                                                                              2357 Covered   
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cr_lempty_on 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(280)
                                                                              2358 Covered   
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cr_lempty_of 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(290)
                                                                                 0 ZERO      
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cr_lfull_on 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(300)
                                                                                 0 ZERO      
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cr_lfull_off 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(310)
                                                                              2358 Covered   
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cr_lfifo_output_on 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(320)
                                                                                 0 ZERO      
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cr_lfifo_output_off 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(330)
                                                                              2358 Covered   
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cr_prdata_rbank 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(340)
                                                                               498 Covered   
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cr_prdata_lfifo 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(350)
                                                                                 0 ZERO      
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cr_prdata_rfifo 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(360)
                                                                                 0 ZERO      
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cr_prdata_off 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(370)
                                                                              1860 Covered   
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cr_play_r_rise 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(380)
                                                                                 0 ZERO      
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cr_play_r_fall 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(390)
                                                                                 0 ZERO      
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cr_play_r_stable 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(400)
                                                                              2357 Covered   
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cr_play_out_state 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(410)
                                                                              2358 Covered   
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cr_clr_on 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(420)
                                                                                 0 ZERO      
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cr_clr_off 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(430)
                                                                              2358 Covered   
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cr_clr_out 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(440)
                                                                              2358 Covered   
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cr_cfg_out_on 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(450)
                                                                                 0 ZERO      
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cr_cfg_out_off 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(460)
                                                                              2358 Covered   
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cr_start_on 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(470)
                                                                                 0 ZERO      
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cr_start_off 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(480)
                                                                              2358 Covered   
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cr_stop_on 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(490)
                                                                                 0 ZERO      
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cr_stop_off 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(500)
                                                                              2358 Covered   
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cr_level_out_on 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(510)
                                                                                 0 ZERO      
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cr_level_out_off 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(520)
                                                                              2358 Covered   
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cr_irqack_on 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(530)
                                                                                 0 ZERO      
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cr_irqack_off 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(540)
                                                                              2358 Covered   
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cr_tick_out_on 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(550)
                                                                              2358 Covered   
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cr_tick_out_of 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(560)
                                                                                 0 ZERO      
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cr_req_r_on 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(570)
                                                                                 0 ZERO      
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cr_req_r_off 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(580)
                                                                              2357 Covered   
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cr_irq_r_rise 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(590)
                                                                                 0 ZERO      
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cr_irq_r_fall_stop 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(600)
                                                                                 0 ZERO      
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cr_irq_r_fall_irqack 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(610)
                                                                                 0 ZERO      
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cr_irq_r_stable 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(620)
                                                                              2357 Covered   
.audioport_tb.DUT_INSTANCE.control_unit_1.CHECKER_MODULE.cr_irq_out 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(630)
                                                                              2358 Covered   
.audioport_tb.DUT_INSTANCE.dsp_unit_1.CHECKER_MODULE.cf_tick_out_pulse 
                                         dsp_unit_svamod Verilog  SVA  input/dsp_unit_svamod.sv(126)
                                                                                 0 ZERO      
.audioport_tb.DUT_INSTANCE.dsp_unit_1.CHECKER_MODULE.cf_max_latency 
                                         dsp_unit_svamod Verilog  SVA  input/dsp_unit_svamod.sv(136)
                                                                                 0 ZERO      
.audioport_tb.DUT_INSTANCE.dsp_unit_1.CHECKER_MODULE.cf_dsp_config 
                                         dsp_unit_svamod Verilog  SVA  input/dsp_unit_svamod.sv(168)
                                                                                 0 ZERO      
.audioport_tb.DUT_INSTANCE.cdc_unit_1.CHECKER_MODULE.cf_reset_sync_01 
                                         cdc_unit_svamod Verilog  SVA  input/cdc_unit_svamod.sv(112)
                                                                                 1 Covered   
.audioport_tb.DUT_INSTANCE.cdc_unit_1.CHECKER_MODULE.cf_reset_sync_10 
                                         cdc_unit_svamod Verilog  SVA  input/cdc_unit_svamod.sv(122)
                                                                                 1 Covered   
.audioport_tb.DUT_INSTANCE.cdc_unit_1.CHECKER_MODULE.cf_play_sync 
                                         cdc_unit_svamod Verilog  SVA  input/cdc_unit_svamod.sv(133)
                                                                              2348 Covered   
.audioport_tb.DUT_INSTANCE.cdc_unit_1.CHECKER_MODULE.cf_req_sync 
                                         cdc_unit_svamod Verilog  SVA  input/cdc_unit_svamod.sv(143)
                                                                                 0 ZERO      
.audioport_tb.DUT_INSTANCE.cdc_unit_1.CHECKER_MODULE.cf_req_out_pulse 
                                         cdc_unit_svamod Verilog  SVA  input/cdc_unit_svamod.sv(154)
                                                                                 0 ZERO      
.audioport_tb.DUT_INSTANCE.cdc_unit_1.CHECKER_MODULE.cf_audio_sync 
                                         cdc_unit_svamod Verilog  SVA  input/cdc_unit_svamod.sv(166)
                                                                                 0 ZERO      
.audioport_tb.DUT_INSTANCE.i2s_unit_1.CHECKER_MODULE.cf_req_out_pulse 
                                         i2s_unit_svamod Verilog  SVA  input/i2s_unit_svamod.sv(111)
                                                                                 0 ZERO      
.audioport_tb.DUT_INSTANCE.i2s_unit_1.CHECKER_MODULE.cf_sck_start 
                                         i2s_unit_svamod Verilog  SVA  input/i2s_unit_svamod.sv(123)
                                                                                 0 ZERO      
.audioport_tb.DUT_INSTANCE.i2s_unit_1.CHECKER_MODULE.cf_req_sck_align 
                                         i2s_unit_svamod Verilog  SVA  input/i2s_unit_svamod.sv(133)
                                                                                 0 ZERO      
.audioport_tb.DUT_INSTANCE.i2s_unit_1.CHECKER_MODULE.cf_req_out_seen 
                                         i2s_unit_svamod Verilog  SVA  input/i2s_unit_svamod.sv(143)
                                                                                 0 ZERO      
.audioport_tb.DUT_INSTANCE.i2s_unit_1.CHECKER_MODULE.cf_ws_change 
                                         i2s_unit_svamod Verilog  SVA  input/i2s_unit_svamod.sv(155)
                                                                                 0 ZERO      
.audioport_tb.DUT_INSTANCE.i2s_unit_1.CHECKER_MODULE.cf_ws_wave 
                                         i2s_unit_svamod Verilog  SVA  input/i2s_unit_svamod.sv(165)
                                                                                 0 ZERO      
.audioport_tb.DUT_INSTANCE.i2s_unit_1.CHECKER_MODULE.cf_sdo_change 
                                         i2s_unit_svamod Verilog  SVA  input/i2s_unit_svamod.sv(175)
                                                                                 0 ZERO      
.audioport_tb.DUT_INSTANCE.i2s_unit_1.CHECKER_MODULE.cf_sck_wave 
                                         i2s_unit_svamod Verilog  SVA  input/i2s_unit_svamod.sv(185)
                                                                                 0 ZERO      
.audioport_tb.DUT_INSTANCE.i2s_unit_1.CHECKER_MODULE.cf_sck_last 
                                         i2s_unit_svamod Verilog  SVA  input/i2s_unit_svamod.sv(195)
                                                                                 0 ZERO      
.audioport_tb.DUT_INSTANCE.i2s_unit_1.CHECKER_MODULE.cf_sck_wave_valid 
                                         i2s_unit_svamod Verilog  SVA  input/i2s_unit_svamod.sv(272)
                                                                                 0 ZERO      
.audioport_tb.DUT_INSTANCE.i2s_unit_1.CHECKER_MODULE.cf_ws_wave_valid 
                                         i2s_unit_svamod Verilog  SVA  input/i2s_unit_svamod.sv(280)
                                                                                 0 ZERO      
.audioport_tb.DUT_INSTANCE.i2s_unit_1.CHECKER_MODULE.cf_req_out_timing 
                                         i2s_unit_svamod Verilog  SVA  input/i2s_unit_svamod.sv(288)
                                                                                 0 ZERO      
.audioport_tb.DUT_INSTANCE.i2s_unit_1.CHECKER_MODULE.cf_shift_reg_clear 
                                         i2s_unit_svamod Verilog  SVA  input/i2s_unit_svamod.sv(296)
                                                                                 0 ZERO      
.audioport_tb.DUT_INSTANCE.CHECKER_MODULE.cf_irq_out_rise 
                                         audioport_svamod Verilog  SVA  input/audioport_svamod.sv(145)
                                                                                 0 ZERO      
.audioport_tb.DUT_INSTANCE.CHECKER_MODULE.cf_enter_play_mode 
                                         audioport_svamod Verilog  SVA  input/audioport_svamod.sv(154)
                                                                                 0 ZERO      
.audioport_tb.DUT_INSTANCE.CHECKER_MODULE.cf_enter_standby_mode 
                                         audioport_svamod Verilog  SVA  input/audioport_svamod.sv(163)
                                                                                 0 ZERO      
.audioport_tb.DUT_INSTANCE.CHECKER_MODULE.cr_data_roundtrip 
                                         audioport_svamod Verilog  SVA  input/audioport_svamod.sv(181)
                                                                                 0 ZERO      
.audioport_tb.DUT_INSTANCE.CHECKER_MODULE.cf_active_config 
                                         audioport_svamod Verilog  SVA  input/audioport_svamod.sv(204)
                                                                                 0 ZERO      

TOTAL DIRECTIVE COVERAGE: 46.49%  COVERS: 114

TOTAL ASSERTION COVERAGE: 70.49%  ASSERTIONS: 261

Total Coverage By Instance (filtered view): 30.95%

