

================================================================
== Vivado HLS Report for 'max_pool_2'
================================================================
* Date:           Thu Aug  8 19:48:35 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn_ap_lp
* Solution:       mp2_fp2
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    12.331|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  802|  802|  802|  802|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                        |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Filter_Loop_Row_Loop  |  800|  800|        11|         10|          1|    80|    yes   |
        +------------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      0|       0|   1063|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    285|    -|
|Register         |        -|      -|     234|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     234|   1348|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |mul_ln1494_1_fu_596_p2     |     *    |      0|  0|  41|           8|           4|
    |mul_ln1494_fu_419_p2       |     *    |      0|  0|  41|           8|           4|
    |add_ln10_fu_373_p2         |     +    |      0|  0|  15|           7|           1|
    |add_ln1494_10_fu_633_p2    |     +    |      0|  0|  12|           8|          12|
    |add_ln1494_11_fu_1054_p2   |     +    |      0|  0|   8|           8|          12|
    |add_ln1494_12_fu_1059_p2   |     +    |      0|  0|   8|          12|          12|
    |add_ln1494_13_fu_711_p2    |     +    |      0|  0|  12|          12|          12|
    |add_ln1494_14_fu_720_p2    |     +    |      0|  0|   8|           5|          12|
    |add_ln1494_15_fu_725_p2    |     +    |      0|  0|   8|          12|          12|
    |add_ln1494_16_fu_804_p2    |     +    |      0|  0|   8|           6|          12|
    |add_ln1494_17_fu_809_p2    |     +    |      0|  0|   8|          12|          12|
    |add_ln1494_18_fu_861_p2    |     +    |      0|  0|   8|           6|          12|
    |add_ln1494_19_fu_866_p2    |     +    |      0|  0|   8|          12|          12|
    |add_ln1494_1_fu_462_p2     |     +    |      0|  0|  12|           6|          12|
    |add_ln1494_20_fu_922_p2    |     +    |      0|  0|   8|           7|          12|
    |add_ln1494_21_fu_927_p2    |     +    |      0|  0|   8|          12|          12|
    |add_ln1494_22_fu_937_p2    |     +    |      0|  0|   8|           7|          12|
    |add_ln1494_23_fu_942_p2    |     +    |      0|  0|   8|          12|          12|
    |add_ln1494_24_fu_1012_p2   |     +    |      0|  0|   8|           7|          12|
    |add_ln1494_25_fu_1017_p2   |     +    |      0|  0|   8|          12|          12|
    |add_ln1494_26_fu_1069_p2   |     +    |      0|  0|   8|           7|          12|
    |add_ln1494_27_fu_1074_p2   |     +    |      0|  0|   8|          12|          12|
    |add_ln1494_28_fu_1140_p2   |     +    |      0|  0|   8|           8|          12|
    |add_ln1494_29_fu_1145_p2   |     +    |      0|  0|   8|          12|          12|
    |add_ln1494_2_fu_789_p2     |     +    |      0|  0|   8|           6|          12|
    |add_ln1494_30_fu_1155_p2   |     +    |      0|  0|   8|           8|          12|
    |add_ln1494_31_fu_1160_p2   |     +    |      0|  0|   8|          12|          12|
    |add_ln1494_3_fu_794_p2     |     +    |      0|  0|   8|          12|          12|
    |add_ln1494_4_fu_501_p2     |     +    |      0|  0|  12|           7|          12|
    |add_ln1494_5_fu_846_p2     |     +    |      0|  0|   8|           7|          12|
    |add_ln1494_6_fu_851_p2     |     +    |      0|  0|   8|          12|          12|
    |add_ln1494_7_fu_538_p2     |     +    |      0|  0|  12|           7|          12|
    |add_ln1494_8_fu_997_p2     |     +    |      0|  0|   8|           7|          12|
    |add_ln1494_9_fu_1002_p2    |     +    |      0|  0|   8|          12|          12|
    |add_ln1494_fu_622_p2       |     +    |      0|  0|  12|          12|          12|
    |add_ln203_1_fu_778_p2      |     +    |      0|  0|  14|          10|          10|
    |add_ln203_2_fu_907_p2      |     +    |      0|  0|   8|           5|          10|
    |add_ln203_3_fu_912_p2      |     +    |      0|  0|   8|          10|          10|
    |add_ln203_4_fu_982_p2      |     +    |      0|  0|   8|           6|          10|
    |add_ln203_5_fu_987_p2      |     +    |      0|  0|   8|          10|          10|
    |add_ln203_6_fu_1115_p2     |     +    |      0|  0|   8|           6|          10|
    |add_ln203_7_fu_1120_p2     |     +    |      0|  0|   8|          10|          10|
    |add_ln203_8_fu_1130_p2     |     +    |      0|  0|   8|           7|          10|
    |add_ln203_9_fu_1135_p2     |     +    |      0|  0|   8|          10|          10|
    |add_ln203_fu_772_p2        |     +    |      0|  0|  14|          10|          10|
    |f_fu_379_p2                |     +    |      0|  0|  15|           1|           5|
    |r_fu_1200_p2               |     +    |      0|  0|  12|           1|           3|
    |grp_fu_355_p2              |   icmp   |      0|  0|  13|          14|           1|
    |grp_fu_361_p2              |   icmp   |      0|  0|  13|          14|           1|
    |icmp_ln10_fu_367_p2        |   icmp   |      0|  0|  11|           7|           7|
    |icmp_ln13_fu_385_p2        |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln1494_10_fu_1027_p2  |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln1494_11_fu_1039_p2  |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln1494_13_fu_1087_p2  |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln1494_14_fu_1101_p2  |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln1494_15_fu_1170_p2  |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln1494_17_fu_1186_p2  |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln1494_18_fu_1209_p2  |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln1494_19_fu_1221_p2  |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln1494_1_fu_697_p2    |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln1494_2_fu_819_p2    |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln1494_3_fu_831_p2    |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln1494_5_fu_879_p2    |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln1494_6_fu_893_p2    |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln1494_7_fu_952_p2    |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln1494_9_fu_968_p2    |   icmp   |      0|  0|  13|          14|          14|
    |or_ln1494_1_fu_617_p2      |    or    |      0|  0|  12|          12|           5|
    |or_ln1494_2_fu_472_p2      |    or    |      0|  0|   5|           5|           5|
    |or_ln1494_3_fu_510_p2      |    or    |      0|  0|   5|           5|           5|
    |or_ln1494_4_fu_547_p2      |    or    |      0|  0|   5|           5|           5|
    |or_ln1494_5_fu_642_p2      |    or    |      0|  0|   5|           5|           5|
    |or_ln1494_fu_433_p2        |    or    |      0|  0|   5|           5|           5|
    |or_ln26_fu_587_p2          |    or    |      0|  0|   4|           4|           1|
    |select_ln29_10_fu_1032_p3  |  select  |      0|  0|  14|           1|          14|
    |select_ln29_11_fu_1045_p3  |  select  |      0|  0|  14|           1|          14|
    |select_ln29_12_fu_686_p3   |  select  |      0|  0|  13|           1|          13|
    |select_ln29_13_fu_1093_p3  |  select  |      0|  0|  14|           1|          14|
    |select_ln29_14_fu_1107_p3  |  select  |      0|  0|  14|           1|          14|
    |select_ln29_15_fu_1175_p3  |  select  |      0|  0|  14|           1|          14|
    |select_ln29_16_fu_739_p3   |  select  |      0|  0|  13|           1|          13|
    |select_ln29_17_fu_1192_p3  |  select  |      0|  0|  14|           1|          14|
    |select_ln29_18_fu_1214_p3  |  select  |      0|  0|  14|           1|          14|
    |select_ln29_19_fu_1227_p3  |  select  |      0|  0|  14|           1|          14|
    |select_ln29_1_fu_703_p3    |  select  |      0|  0|  14|           1|          14|
    |select_ln29_20_fu_391_p3   |  select  |      0|  0|   3|           1|           1|
    |select_ln29_21_fu_399_p3   |  select  |      0|  0|   5|           1|           5|
    |select_ln29_2_fu_824_p3    |  select  |      0|  0|  14|           1|          14|
    |select_ln29_3_fu_837_p3    |  select  |      0|  0|  14|           1|          14|
    |select_ln29_4_fu_606_p3    |  select  |      0|  0|  13|           1|          13|
    |select_ln29_5_fu_885_p3    |  select  |      0|  0|  14|           1|          14|
    |select_ln29_6_fu_899_p3    |  select  |      0|  0|  14|           1|          14|
    |select_ln29_7_fu_957_p3    |  select  |      0|  0|  14|           1|          14|
    |select_ln29_8_fu_674_p3    |  select  |      0|  0|  13|           1|          13|
    |select_ln29_9_fu_974_p3    |  select  |      0|  0|  14|           1|          14|
    |select_ln29_fu_579_p3      |  select  |      0|  0|  13|           1|          13|
    |ap_enable_pp0              |    xor   |      0|  0|   2|           1|           2|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0|1063|         718|        1037|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  56|         13|    1|         13|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_phi_mux_f_0_phi_fu_337_p4             |   9|          2|    5|         10|
    |ap_phi_mux_indvar_flatten_phi_fu_326_p4  |   9|          2|    7|         14|
    |ap_phi_mux_r_0_phi_fu_348_p4             |   9|          2|    3|          6|
    |conv_out_V_address0                      |  50|         11|   11|        121|
    |conv_out_V_address1                      |  50|         11|   11|        121|
    |f_0_reg_333                              |   9|          2|    5|         10|
    |indvar_flatten_reg_322                   |   9|          2|    7|         14|
    |max_pool_out_V_address0                  |  33|          6|    9|         54|
    |max_pool_out_V_d0                        |  33|          6|   14|         84|
    |r_0_reg_344                              |   9|          2|    3|          6|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 285|         61|   77|        455|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add_ln10_reg_1240        |   7|   0|    7|          0|
    |add_ln203_9_reg_1466     |  10|   0|   10|          0|
    |add_ln203_reg_1390       |   6|   0|   10|          4|
    |ap_CS_fsm                |  12|   0|   12|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |f_0_reg_333              |   5|   0|    5|          0|
    |icmp_ln10_reg_1236       |   1|   0|    1|          0|
    |indvar_flatten_reg_322   |   7|   0|    7|          0|
    |mul_ln1494_1_reg_1304    |  11|   0|   12|          1|
    |r_0_reg_344              |   3|   0|    3|          0|
    |r_reg_1487               |   3|   0|    3|          0|
    |select_ln29_12_reg_1356  |  13|   0|   13|          0|
    |select_ln29_14_reg_1460  |  14|   0|   14|          0|
    |select_ln29_16_reg_1377  |  13|   0|   13|          0|
    |select_ln29_17_reg_1481  |  14|   0|   14|          0|
    |select_ln29_1_reg_1361   |  14|   0|   14|          0|
    |select_ln29_20_reg_1245  |   3|   0|    3|          0|
    |select_ln29_21_reg_1252  |   5|   0|    5|          0|
    |select_ln29_4_reg_1318   |  13|   0|   13|          0|
    |select_ln29_6_reg_1418   |  14|   0|   14|          0|
    |select_ln29_8_reg_1351   |  13|   0|   13|          0|
    |select_ln29_9_reg_1434   |  14|   0|   14|          0|
    |select_ln29_reg_1299     |  13|   0|   13|          0|
    |shl_ln_reg_1262          |   3|   0|    4|          1|
    |trunc_ln1494_reg_1267    |  11|   0|   12|          1|
    |zext_ln14_1_reg_1382     |   5|   0|   10|          5|
    |zext_ln14_reg_1323       |   5|   0|   12|          7|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 234|   0|  253|         19|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-------------------------+-----+-----+------------+----------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs |   max_pool_2   | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs |   max_pool_2   | return value |
|ap_start                 |  in |    1| ap_ctrl_hs |   max_pool_2   | return value |
|ap_done                  | out |    1| ap_ctrl_hs |   max_pool_2   | return value |
|ap_idle                  | out |    1| ap_ctrl_hs |   max_pool_2   | return value |
|ap_ready                 | out |    1| ap_ctrl_hs |   max_pool_2   | return value |
|conv_out_V_address0      | out |   11|  ap_memory |   conv_out_V   |     array    |
|conv_out_V_ce0           | out |    1|  ap_memory |   conv_out_V   |     array    |
|conv_out_V_q0            |  in |   14|  ap_memory |   conv_out_V   |     array    |
|conv_out_V_address1      | out |   11|  ap_memory |   conv_out_V   |     array    |
|conv_out_V_ce1           | out |    1|  ap_memory |   conv_out_V   |     array    |
|conv_out_V_q1            |  in |   14|  ap_memory |   conv_out_V   |     array    |
|max_pool_out_V_address0  | out |    9|  ap_memory | max_pool_out_V |     array    |
|max_pool_out_V_ce0       | out |    1|  ap_memory | max_pool_out_V |     array    |
|max_pool_out_V_we0       | out |    1|  ap_memory | max_pool_out_V |     array    |
|max_pool_out_V_d0        | out |   14|  ap_memory | max_pool_out_V |     array    |
+-------------------------+-----+-----+------------+----------------+--------------+

