

================================================================
== Vitis HLS Report for 'fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1'
================================================================
* Date:           Thu Mar 27 22:44:42 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        fxp_sqrt_top
* Solution:       hls (Vivado IP Flow Target)
* Product family: aartix7
* Target device:  xa7a100t-csg324-1I


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.924 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       32|       32|  0.320 us|  0.320 us|   30|   30|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_104_1  |       30|       30|         2|          1|          1|    30|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    368|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     81|    -|
|Register         |        -|    -|     216|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     216|    449|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      270|  240|  126800|  63400|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |i_fu_182_p2           |         +|   0|  0|  13|           5|           1|
    |s_2_fu_221_p2         |         +|   0|  0|  38|          31|          31|
    |s_1_fu_216_p2         |         -|   0|  0|  38|          31|          31|
    |sub_ln106_fu_136_p2   |         -|   0|  0|  13|           3|           5|
    |icmp_ln104_fu_188_p2  |      icmp|   0|  0|  13|           5|           3|
    |empty_8_fu_235_p3     |    select|   0|  0|  28|           1|          28|
    |s_5_out               |    select|   0|  0|  31|           1|          31|
    |shl_ln106_fu_154_p2   |       shl|   0|  0|  96|          31|          31|
    |shl_ln110_fu_168_p2   |       shl|   0|  0|  96|          31|          31|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 368|         140|         194|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_q6_load          |   9|          2|   29|         58|
    |ap_sig_allocacmp_q_star4_load     |   9|          2|   28|         56|
    |i1_fu_60                          |   9|          2|    5|         10|
    |q6_fu_72                          |   9|          2|   29|         58|
    |q_star4_fu_68                     |   9|          2|   28|         56|
    |s_22_fu_64                        |   9|          2|   31|         62|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  81|         18|  153|        306|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |empty_7_reg_317                   |  28|   0|   28|          0|
    |empty_reg_312                     |  27|   0|   28|          1|
    |i1_fu_60                          |   5|   0|    5|          0|
    |icmp_ln104_reg_322                |   1|   0|    1|          0|
    |q6_fu_72                          |  29|   0|   29|          0|
    |q_star4_fu_68                     |  28|   0|   29|          1|
    |s_22_fu_64                        |  31|   0|   31|          0|
    |shl_ln106_reg_302                 |  31|   0|   31|          0|
    |shl_ln110_reg_307                 |  31|   0|   31|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 216|   0|  218|          2|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+----------------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |              Source Object             |    C Type    |
+----------------+-----+-----+------------+----------------------------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1|  return value|
|zext_ln90       |   in|   28|     ap_none|                               zext_ln90|        scalar|
|s_5_out         |  out|   31|      ap_vld|                                 s_5_out|       pointer|
|s_5_out_ap_vld  |  out|    1|      ap_vld|                                 s_5_out|       pointer|
|p_v_out         |  out|   28|      ap_vld|                                 p_v_out|       pointer|
|p_v_out_ap_vld  |  out|    1|      ap_vld|                                 p_v_out|       pointer|
|q_1_out         |  out|   29|      ap_vld|                                 q_1_out|       pointer|
|q_1_out_ap_vld  |  out|    1|      ap_vld|                                 q_1_out|       pointer|
+----------------+-----+-----+------------+----------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.61>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i1 = alloca i32 1"   --->   Operation 5 'alloca' 'i1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%s_22 = alloca i32 1"   --->   Operation 6 'alloca' 's_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%q_star4 = alloca i32 1"   --->   Operation 7 'alloca' 'q_star4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%q6 = alloca i32 1"   --->   Operation 8 'alloca' 'q6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%zext_ln90_read = read i28 @_ssdm_op_Read.ap_auto.i28, i28 %zext_ln90"   --->   Operation 9 'read' 'zext_ln90_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln90_cast = zext i28 %zext_ln90_read"   --->   Operation 10 'zext' 'zext_ln90_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.61ns)   --->   "%store_ln0 = store i29 0, i29 %q6"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 12 [1/1] (1.61ns)   --->   "%store_ln0 = store i29 0, i29 %q_star4"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 13 [1/1] (1.61ns)   --->   "%store_ln0 = store i31 %zext_ln90_cast, i31 %s_22"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 14 [1/1] (1.61ns)   --->   "%store_ln0 = store i5 0, i5 %i1"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i.split_ifconv"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.92>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%i1_load = load i5 %i1" [../fxp_sqrt.h:104->../fxp_sqrt_top.cpp:22]   --->   Operation 16 'load' 'i1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%q_star4_load = load i29 %q_star4"   --->   Operation 17 'load' 'q_star4_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%q6_load = load i29 %q6"   --->   Operation 18 'load' 'q6_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.86ns)   --->   "%sub_ln106 = sub i5 29, i5 %i1_load" [../fxp_sqrt.h:106->../fxp_sqrt_top.cpp:22]   --->   Operation 19 'sub' 'sub_ln106' <Predicate = true> <Delay = 1.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln106 = zext i5 %sub_ln106" [../fxp_sqrt.h:106->../fxp_sqrt_top.cpp:22]   --->   Operation 20 'zext' 'zext_ln106' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i29.i2, i29 %q6_load, i2 1" [../fxp_sqrt.h:106->../fxp_sqrt_top.cpp:22]   --->   Operation 21 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (4.06ns)   --->   "%shl_ln106 = shl i31 %or_ln, i31 %zext_ln106" [../fxp_sqrt.h:106->../fxp_sqrt_top.cpp:22]   --->   Operation 22 'shl' 'shl_ln106' <Predicate = true> <Delay = 4.06> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.06> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%or_ln1 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i29.i2, i29 %q_star4_load, i2 3" [../fxp_sqrt.h:111->../fxp_sqrt_top.cpp:22]   --->   Operation 23 'bitconcatenate' 'or_ln1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (4.06ns)   --->   "%shl_ln110 = shl i31 %or_ln1, i31 %zext_ln106" [../fxp_sqrt.h:110->../fxp_sqrt_top.cpp:22]   --->   Operation 24 'shl' 'shl_ln110' <Predicate = true> <Delay = 4.06> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.06> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%empty = trunc i29 %q_star4_load"   --->   Operation 25 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%empty_7 = trunc i29 %q6_load"   --->   Operation 26 'trunc' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.86ns)   --->   "%i = add i5 %i1_load, i5 1" [../fxp_sqrt.h:104->../fxp_sqrt_top.cpp:22]   --->   Operation 27 'add' 'i' <Predicate = true> <Delay = 1.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (1.86ns)   --->   "%icmp_ln104 = icmp_eq  i5 %i1_load, i5 29" [../fxp_sqrt.h:104->../fxp_sqrt_top.cpp:22]   --->   Operation 28 'icmp' 'icmp_ln104' <Predicate = true> <Delay = 1.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (1.61ns)   --->   "%store_ln104 = store i5 %i, i5 %i1" [../fxp_sqrt.h:104->../fxp_sqrt_top.cpp:22]   --->   Operation 29 'store' 'store_ln104' <Predicate = true> <Delay = 1.61>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln104 = br i1 %icmp_ln104, void %for.body.i.split_ifconv, void %_Z8fxp_sqrtILi28ELi4ELi24ELi8EEvR9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EERS0_IXT1_EXT2_ELS1_5ELS2_3ELi0EE.exit.exitStub" [../fxp_sqrt.h:104->../fxp_sqrt_top.cpp:22]   --->   Operation 30 'br' 'br_ln104' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.22>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%s_22_load = load i31 %s_22" [../fxp_sqrt.h:106->../fxp_sqrt_top.cpp:22]   --->   Operation 31 'load' 's_22_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%specpipeline_ln88 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [../fxp_sqrt.h:88->../fxp_sqrt_top.cpp:22]   --->   Operation 32 'specpipeline' 'specpipeline_ln88' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%speclooptripcount_ln88 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 30, i64 30, i64 30" [../fxp_sqrt.h:88->../fxp_sqrt_top.cpp:22]   --->   Operation 33 'speclooptripcount' 'speclooptripcount_ln88' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%specloopname_ln104 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [../fxp_sqrt.h:104->../fxp_sqrt_top.cpp:22]   --->   Operation 34 'specloopname' 'specloopname_ln104' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %s_22_load, i32 30" [../fxp_sqrt.h:105->../fxp_sqrt_top.cpp:22]   --->   Operation 35 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%shl_ln106_1 = shl i31 %s_22_load, i31 1" [../fxp_sqrt.h:106->../fxp_sqrt_top.cpp:22]   --->   Operation 36 'shl' 'shl_ln106_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (2.66ns)   --->   "%s_1 = sub i31 %shl_ln106_1, i31 %shl_ln106" [../fxp_sqrt.h:106->../fxp_sqrt_top.cpp:22]   --->   Operation 37 'sub' 's_1' <Predicate = true> <Delay = 2.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (2.66ns)   --->   "%s_2 = add i31 %shl_ln110, i31 %shl_ln106_1" [../fxp_sqrt.h:110->../fxp_sqrt_top.cpp:22]   --->   Operation 38 'add' 's_2' <Predicate = true> <Delay = 2.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.94ns)   --->   "%s = select i1 %tmp, i31 %s_2, i31 %s_1" [../fxp_sqrt.h:105->../fxp_sqrt_top.cpp:22]   --->   Operation 39 'select' 's' <Predicate = true> <Delay = 0.94> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (1.38ns)   --->   "%empty_8 = select i1 %tmp, i28 %empty, i28 %empty_7" [../fxp_sqrt.h:105->../fxp_sqrt_top.cpp:22]   --->   Operation 40 'select' 'empty_8' <Predicate = true> <Delay = 1.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%q_star = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i28.i1, i28 %empty_8, i1 0" [../fxp_sqrt.h:89->../fxp_sqrt_top.cpp:22]   --->   Operation 41 'bitconcatenate' 'q_star' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%q = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i28.i1, i28 %empty_8, i1 1" [../fxp_sqrt.h:88->../fxp_sqrt_top.cpp:22]   --->   Operation 42 'bitconcatenate' 'q' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (1.61ns)   --->   "%store_ln88 = store i29 %q, i29 %q6" [../fxp_sqrt.h:88->../fxp_sqrt_top.cpp:22]   --->   Operation 43 'store' 'store_ln88' <Predicate = true> <Delay = 1.61>
ST_3 : Operation 44 [1/1] (1.61ns)   --->   "%store_ln89 = store i29 %q_star, i29 %q_star4" [../fxp_sqrt.h:89->../fxp_sqrt_top.cpp:22]   --->   Operation 44 'store' 'store_ln89' <Predicate = true> <Delay = 1.61>
ST_3 : Operation 45 [1/1] (1.61ns)   --->   "%store_ln105 = store i31 %s, i31 %s_22" [../fxp_sqrt.h:105->../fxp_sqrt_top.cpp:22]   --->   Operation 45 'store' 'store_ln105' <Predicate = true> <Delay = 1.61>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%write_ln105 = write void @_ssdm_op_Write.ap_auto.i31P0A, i31 %s_5_out, i31 %s" [../fxp_sqrt.h:105->../fxp_sqrt_top.cpp:22]   --->   Operation 46 'write' 'write_ln105' <Predicate = (icmp_ln104)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%write_ln105 = write void @_ssdm_op_Write.ap_auto.i28P0A, i28 %p_v_out, i28 %empty_8" [../fxp_sqrt.h:105->../fxp_sqrt_top.cpp:22]   --->   Operation 47 'write' 'write_ln105' <Predicate = (icmp_ln104)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%write_ln88 = write void @_ssdm_op_Write.ap_auto.i29P0A, i29 %q_1_out, i29 %q" [../fxp_sqrt.h:88->../fxp_sqrt_top.cpp:22]   --->   Operation 48 'write' 'write_ln88' <Predicate = (icmp_ln104)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (1.61ns)   --->   "%ret_ln0 = ret"   --->   Operation 49 'ret' 'ret_ln0' <Predicate = (icmp_ln104)> <Delay = 1.61>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ zext_ln90]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ s_5_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p_v_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ q_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i1                     (alloca           ) [ 0110]
s_22                   (alloca           ) [ 0111]
q_star4                (alloca           ) [ 0111]
q6                     (alloca           ) [ 0111]
zext_ln90_read         (read             ) [ 0000]
zext_ln90_cast         (zext             ) [ 0000]
store_ln0              (store            ) [ 0000]
store_ln0              (store            ) [ 0000]
store_ln0              (store            ) [ 0000]
store_ln0              (store            ) [ 0000]
br_ln0                 (br               ) [ 0000]
i1_load                (load             ) [ 0000]
q_star4_load           (load             ) [ 0000]
q6_load                (load             ) [ 0000]
sub_ln106              (sub              ) [ 0000]
zext_ln106             (zext             ) [ 0000]
or_ln                  (bitconcatenate   ) [ 0000]
shl_ln106              (shl              ) [ 0101]
or_ln1                 (bitconcatenate   ) [ 0000]
shl_ln110              (shl              ) [ 0101]
empty                  (trunc            ) [ 0101]
empty_7                (trunc            ) [ 0101]
i                      (add              ) [ 0000]
icmp_ln104             (icmp             ) [ 0101]
store_ln104            (store            ) [ 0000]
br_ln104               (br               ) [ 0000]
s_22_load              (load             ) [ 0000]
specpipeline_ln88      (specpipeline     ) [ 0000]
speclooptripcount_ln88 (speclooptripcount) [ 0000]
specloopname_ln104     (specloopname     ) [ 0000]
tmp                    (bitselect        ) [ 0000]
shl_ln106_1            (shl              ) [ 0000]
s_1                    (sub              ) [ 0000]
s_2                    (add              ) [ 0000]
s                      (select           ) [ 0000]
empty_8                (select           ) [ 0000]
q_star                 (bitconcatenate   ) [ 0000]
q                      (bitconcatenate   ) [ 0000]
store_ln88             (store            ) [ 0000]
store_ln89             (store            ) [ 0000]
store_ln105            (store            ) [ 0000]
write_ln105            (write            ) [ 0000]
write_ln105            (write            ) [ 0000]
write_ln88             (write            ) [ 0000]
ret_ln0                (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="zext_ln90">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln90"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="s_5_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_5_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_v_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_v_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="q_1_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q_1_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i28"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i31.i29.i2"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i31.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i29.i28.i1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i31P0A"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i28P0A"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i29P0A"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="i1_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i1/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="s_22_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="s_22/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="q_star4_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="q_star4/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="q6_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="q6/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="zext_ln90_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="28" slack="0"/>
<pin id="78" dir="0" index="1" bw="28" slack="0"/>
<pin id="79" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln90_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="write_ln105_write_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="0" slack="0"/>
<pin id="84" dir="0" index="1" bw="31" slack="0"/>
<pin id="85" dir="0" index="2" bw="31" slack="0"/>
<pin id="86" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln105/3 "/>
</bind>
</comp>

<comp id="89" class="1004" name="write_ln105_write_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="0" slack="0"/>
<pin id="91" dir="0" index="1" bw="28" slack="0"/>
<pin id="92" dir="0" index="2" bw="28" slack="0"/>
<pin id="93" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln105/3 "/>
</bind>
</comp>

<comp id="96" class="1004" name="write_ln88_write_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="0" slack="0"/>
<pin id="98" dir="0" index="1" bw="29" slack="0"/>
<pin id="99" dir="0" index="2" bw="29" slack="0"/>
<pin id="100" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln88/3 "/>
</bind>
</comp>

<comp id="103" class="1004" name="zext_ln90_cast_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="28" slack="0"/>
<pin id="105" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln90_cast/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="store_ln0_store_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="1" slack="0"/>
<pin id="109" dir="0" index="1" bw="29" slack="0"/>
<pin id="110" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="store_ln0_store_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="0" index="1" bw="29" slack="0"/>
<pin id="115" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="store_ln0_store_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="28" slack="0"/>
<pin id="119" dir="0" index="1" bw="31" slack="0"/>
<pin id="120" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="store_ln0_store_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="0" index="1" bw="5" slack="0"/>
<pin id="125" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="i1_load_load_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="5" slack="1"/>
<pin id="129" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i1_load/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="q_star4_load_load_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="29" slack="1"/>
<pin id="132" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="q_star4_load/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="q6_load_load_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="29" slack="1"/>
<pin id="135" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="q6_load/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="sub_ln106_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="3" slack="0"/>
<pin id="138" dir="0" index="1" bw="5" slack="0"/>
<pin id="139" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln106/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="zext_ln106_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="5" slack="0"/>
<pin id="144" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="or_ln_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="31" slack="0"/>
<pin id="148" dir="0" index="1" bw="29" slack="0"/>
<pin id="149" dir="0" index="2" bw="1" slack="0"/>
<pin id="150" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="shl_ln106_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="31" slack="0"/>
<pin id="156" dir="0" index="1" bw="5" slack="0"/>
<pin id="157" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln106/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="or_ln1_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="31" slack="0"/>
<pin id="162" dir="0" index="1" bw="29" slack="0"/>
<pin id="163" dir="0" index="2" bw="1" slack="0"/>
<pin id="164" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln1/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="shl_ln110_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="31" slack="0"/>
<pin id="170" dir="0" index="1" bw="5" slack="0"/>
<pin id="171" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln110/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="empty_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="29" slack="0"/>
<pin id="176" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="empty_7_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="29" slack="0"/>
<pin id="180" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_7/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="i_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="5" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="icmp_ln104_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="5" slack="0"/>
<pin id="190" dir="0" index="1" bw="5" slack="0"/>
<pin id="191" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln104/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="store_ln104_store_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="5" slack="0"/>
<pin id="196" dir="0" index="1" bw="5" slack="1"/>
<pin id="197" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln104/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="s_22_load_load_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="31" slack="2"/>
<pin id="201" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="s_22_load/3 "/>
</bind>
</comp>

<comp id="202" class="1004" name="tmp_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="0" index="1" bw="31" slack="0"/>
<pin id="205" dir="0" index="2" bw="6" slack="0"/>
<pin id="206" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="210" class="1004" name="shl_ln106_1_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="31" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln106_1/3 "/>
</bind>
</comp>

<comp id="216" class="1004" name="s_1_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="31" slack="0"/>
<pin id="218" dir="0" index="1" bw="31" slack="1"/>
<pin id="219" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="s_1/3 "/>
</bind>
</comp>

<comp id="221" class="1004" name="s_2_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="31" slack="1"/>
<pin id="223" dir="0" index="1" bw="31" slack="0"/>
<pin id="224" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="s_2/3 "/>
</bind>
</comp>

<comp id="226" class="1004" name="s_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="0" index="1" bw="31" slack="0"/>
<pin id="229" dir="0" index="2" bw="31" slack="0"/>
<pin id="230" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="s/3 "/>
</bind>
</comp>

<comp id="235" class="1004" name="empty_8_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="1" slack="0"/>
<pin id="237" dir="0" index="1" bw="28" slack="1"/>
<pin id="238" dir="0" index="2" bw="28" slack="1"/>
<pin id="239" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="empty_8/3 "/>
</bind>
</comp>

<comp id="242" class="1004" name="q_star_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="29" slack="0"/>
<pin id="244" dir="0" index="1" bw="28" slack="0"/>
<pin id="245" dir="0" index="2" bw="1" slack="0"/>
<pin id="246" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="q_star/3 "/>
</bind>
</comp>

<comp id="250" class="1004" name="q_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="29" slack="0"/>
<pin id="252" dir="0" index="1" bw="28" slack="0"/>
<pin id="253" dir="0" index="2" bw="1" slack="0"/>
<pin id="254" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="q/3 "/>
</bind>
</comp>

<comp id="259" class="1004" name="store_ln88_store_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="29" slack="0"/>
<pin id="261" dir="0" index="1" bw="29" slack="2"/>
<pin id="262" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln88/3 "/>
</bind>
</comp>

<comp id="264" class="1004" name="store_ln89_store_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="29" slack="0"/>
<pin id="266" dir="0" index="1" bw="29" slack="2"/>
<pin id="267" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln89/3 "/>
</bind>
</comp>

<comp id="269" class="1004" name="store_ln105_store_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="31" slack="0"/>
<pin id="271" dir="0" index="1" bw="31" slack="2"/>
<pin id="272" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln105/3 "/>
</bind>
</comp>

<comp id="274" class="1005" name="i1_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="5" slack="0"/>
<pin id="276" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i1 "/>
</bind>
</comp>

<comp id="281" class="1005" name="s_22_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="31" slack="0"/>
<pin id="283" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="s_22 "/>
</bind>
</comp>

<comp id="288" class="1005" name="q_star4_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="29" slack="0"/>
<pin id="290" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opset="q_star4 "/>
</bind>
</comp>

<comp id="295" class="1005" name="q6_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="29" slack="0"/>
<pin id="297" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opset="q6 "/>
</bind>
</comp>

<comp id="302" class="1005" name="shl_ln106_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="31" slack="1"/>
<pin id="304" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln106 "/>
</bind>
</comp>

<comp id="307" class="1005" name="shl_ln110_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="31" slack="1"/>
<pin id="309" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln110 "/>
</bind>
</comp>

<comp id="312" class="1005" name="empty_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="28" slack="1"/>
<pin id="314" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="317" class="1005" name="empty_7_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="28" slack="1"/>
<pin id="319" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="empty_7 "/>
</bind>
</comp>

<comp id="322" class="1005" name="icmp_ln104_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="1"/>
<pin id="324" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln104 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="8" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="8" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="8" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="8" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="80"><net_src comp="10" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="0" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="87"><net_src comp="54" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="2" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="94"><net_src comp="56" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="95"><net_src comp="4" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="101"><net_src comp="58" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="6" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="76" pin="2"/><net_sink comp="103" pin=0"/></net>

<net id="111"><net_src comp="12" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="116"><net_src comp="12" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="121"><net_src comp="103" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="126"><net_src comp="14" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="140"><net_src comp="16" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="127" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="145"><net_src comp="136" pin="2"/><net_sink comp="142" pin=0"/></net>

<net id="151"><net_src comp="18" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="133" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="153"><net_src comp="20" pin="0"/><net_sink comp="146" pin=2"/></net>

<net id="158"><net_src comp="146" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="142" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="165"><net_src comp="18" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="130" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="167"><net_src comp="22" pin="0"/><net_sink comp="160" pin=2"/></net>

<net id="172"><net_src comp="160" pin="3"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="142" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="177"><net_src comp="130" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="133" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="186"><net_src comp="127" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="24" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="127" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="16" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="182" pin="2"/><net_sink comp="194" pin=0"/></net>

<net id="207"><net_src comp="42" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="199" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="209"><net_src comp="44" pin="0"/><net_sink comp="202" pin=2"/></net>

<net id="214"><net_src comp="199" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="46" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="210" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="225"><net_src comp="210" pin="2"/><net_sink comp="221" pin=1"/></net>

<net id="231"><net_src comp="202" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="232"><net_src comp="221" pin="2"/><net_sink comp="226" pin=1"/></net>

<net id="233"><net_src comp="216" pin="2"/><net_sink comp="226" pin=2"/></net>

<net id="234"><net_src comp="226" pin="3"/><net_sink comp="82" pin=2"/></net>

<net id="240"><net_src comp="202" pin="3"/><net_sink comp="235" pin=0"/></net>

<net id="241"><net_src comp="235" pin="3"/><net_sink comp="89" pin=2"/></net>

<net id="247"><net_src comp="48" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="235" pin="3"/><net_sink comp="242" pin=1"/></net>

<net id="249"><net_src comp="50" pin="0"/><net_sink comp="242" pin=2"/></net>

<net id="255"><net_src comp="48" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="235" pin="3"/><net_sink comp="250" pin=1"/></net>

<net id="257"><net_src comp="52" pin="0"/><net_sink comp="250" pin=2"/></net>

<net id="258"><net_src comp="250" pin="3"/><net_sink comp="96" pin=2"/></net>

<net id="263"><net_src comp="250" pin="3"/><net_sink comp="259" pin=0"/></net>

<net id="268"><net_src comp="242" pin="3"/><net_sink comp="264" pin=0"/></net>

<net id="273"><net_src comp="226" pin="3"/><net_sink comp="269" pin=0"/></net>

<net id="277"><net_src comp="60" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="279"><net_src comp="274" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="280"><net_src comp="274" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="284"><net_src comp="64" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="285"><net_src comp="281" pin="1"/><net_sink comp="117" pin=1"/></net>

<net id="286"><net_src comp="281" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="287"><net_src comp="281" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="291"><net_src comp="68" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="112" pin=1"/></net>

<net id="293"><net_src comp="288" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="294"><net_src comp="288" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="298"><net_src comp="72" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="107" pin=1"/></net>

<net id="300"><net_src comp="295" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="301"><net_src comp="295" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="305"><net_src comp="154" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="310"><net_src comp="168" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="315"><net_src comp="174" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="320"><net_src comp="178" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="325"><net_src comp="188" pin="2"/><net_sink comp="322" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: s_5_out | {3 }
	Port: p_v_out | {3 }
	Port: q_1_out | {3 }
 - Input state : 
	Port: fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1 : zext_ln90 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		sub_ln106 : 1
		zext_ln106 : 2
		or_ln : 1
		shl_ln106 : 3
		or_ln1 : 1
		shl_ln110 : 3
		empty : 1
		empty_7 : 1
		i : 1
		icmp_ln104 : 1
		store_ln104 : 2
		br_ln104 : 2
	State 3
		tmp : 1
		shl_ln106_1 : 1
		s_1 : 1
		s_2 : 1
		s : 2
		empty_8 : 2
		q_star : 3
		q : 3
		store_ln88 : 4
		store_ln89 : 4
		store_ln105 : 3
		write_ln105 : 3
		write_ln105 : 3
		write_ln88 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|          |      shl_ln106_fu_154     |    0    |    96   |
|    shl   |      shl_ln110_fu_168     |    0    |    96   |
|          |     shl_ln106_1_fu_210    |    0    |    0    |
|----------|---------------------------|---------|---------|
|  select  |          s_fu_226         |    0    |    31   |
|          |       empty_8_fu_235      |    0    |    28   |
|----------|---------------------------|---------|---------|
|    sub   |      sub_ln106_fu_136     |    0    |    13   |
|          |         s_1_fu_216        |    0    |    38   |
|----------|---------------------------|---------|---------|
|    add   |          i_fu_182         |    0    |    13   |
|          |         s_2_fu_221        |    0    |    38   |
|----------|---------------------------|---------|---------|
|   icmp   |     icmp_ln104_fu_188     |    0    |    13   |
|----------|---------------------------|---------|---------|
|   read   | zext_ln90_read_read_fu_76 |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |  write_ln105_write_fu_82  |    0    |    0    |
|   write  |  write_ln105_write_fu_89  |    0    |    0    |
|          |   write_ln88_write_fu_96  |    0    |    0    |
|----------|---------------------------|---------|---------|
|   zext   |   zext_ln90_cast_fu_103   |    0    |    0    |
|          |     zext_ln106_fu_142     |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |        or_ln_fu_146       |    0    |    0    |
|bitconcatenate|       or_ln1_fu_160       |    0    |    0    |
|          |       q_star_fu_242       |    0    |    0    |
|          |          q_fu_250         |    0    |    0    |
|----------|---------------------------|---------|---------|
|   trunc  |        empty_fu_174       |    0    |    0    |
|          |       empty_7_fu_178      |    0    |    0    |
|----------|---------------------------|---------|---------|
| bitselect|         tmp_fu_202        |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |   366   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|  empty_7_reg_317 |   28   |
|   empty_reg_312  |   28   |
|    i1_reg_274    |    5   |
|icmp_ln104_reg_322|    1   |
|    q6_reg_295    |   29   |
|  q_star4_reg_288 |   29   |
|   s_22_reg_281   |   31   |
| shl_ln106_reg_302|   31   |
| shl_ln110_reg_307|   31   |
+------------------+--------+
|       Total      |   213  |
+------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   366  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   213  |    -   |
+-----------+--------+--------+
|   Total   |   213  |   366  |
+-----------+--------+--------+
