Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares_OS/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 5e5cbb9687924b85a3ee7af57a9d6e3b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot factorial_tb_behav xil_defaultlib.factorial_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture fsmd of entity xil_defaultlib.factorial [factorial_default]
Compiling architecture behavioral of entity xil_defaultlib.factorial_tb
Built simulation snapshot factorial_tb_behav
