
Blackshield_Bootloader.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006928  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .app_section  00000000  08010000  08010000  00008054  2**0
                  CONTENTS
  3 .rodata       000004bc  08006ab8  08006ab8  00007ab8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .ARM.extab    00000000  08006f74  08006f74  00008054  2**0
                  CONTENTS, READONLY
  5 .ARM          00000008  08006f74  08006f74  00007f74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .preinit_array 00000000  08006f7c  08006f7c  00008054  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  7 .init_array   00000004  08006f7c  08006f7c  00007f7c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .fini_array   00000004  08006f80  08006f80  00007f80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  9 .data         00000054  20000000  08006f84  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .ccmram       00000000  10000000  10000000  00008054  2**0
                  CONTENTS
 11 .bss          00000af4  20000054  20000054  00008054  2**2
                  ALLOC
 12 ._user_heap_stack 00000600  20000b48  20000b48  00008054  2**0
                  ALLOC
 13 .ARM.attributes 00000030  00000000  00000000  00008054  2**0
                  CONTENTS, READONLY
 14 .debug_info   0000bb43  00000000  00000000  00008084  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00001645  00000000  00000000  00013bc7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00000478  00000000  00000000  00015210  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000354  00000000  00000000  00015688  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  000019ab  00000000  00000000  000159dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0000872a  00000000  00000000  00017387  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    00090573  00000000  00000000  0001fab1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000043  00000000  00000000  000b0024  2**0
                  CONTENTS, READONLY
 22 .debug_frame  00001734  00000000  00000000  000b0068  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 00000054  00000000  00000000  000b179c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000054 	.word	0x20000054
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08006aa0 	.word	0x08006aa0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000058 	.word	0x20000058
 80001cc:	08006aa0 	.word	0x08006aa0

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_d2iz>:
 8000b2c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b30:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b34:	d215      	bcs.n	8000b62 <__aeabi_d2iz+0x36>
 8000b36:	d511      	bpl.n	8000b5c <__aeabi_d2iz+0x30>
 8000b38:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b3c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b40:	d912      	bls.n	8000b68 <__aeabi_d2iz+0x3c>
 8000b42:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b46:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b4a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b4e:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b52:	fa23 f002 	lsr.w	r0, r3, r2
 8000b56:	bf18      	it	ne
 8000b58:	4240      	negne	r0, r0
 8000b5a:	4770      	bx	lr
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b66:	d105      	bne.n	8000b74 <__aeabi_d2iz+0x48>
 8000b68:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b6c:	bf08      	it	eq
 8000b6e:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b72:	4770      	bx	lr
 8000b74:	f04f 0000 	mov.w	r0, #0
 8000b78:	4770      	bx	lr
 8000b7a:	bf00      	nop

08000b7c <__aeabi_d2lz>:
 8000b7c:	b538      	push	{r3, r4, r5, lr}
 8000b7e:	2200      	movs	r2, #0
 8000b80:	2300      	movs	r3, #0
 8000b82:	4604      	mov	r4, r0
 8000b84:	460d      	mov	r5, r1
 8000b86:	f7ff ffa9 	bl	8000adc <__aeabi_dcmplt>
 8000b8a:	b928      	cbnz	r0, 8000b98 <__aeabi_d2lz+0x1c>
 8000b8c:	4620      	mov	r0, r4
 8000b8e:	4629      	mov	r1, r5
 8000b90:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000b94:	f000 b80a 	b.w	8000bac <__aeabi_d2ulz>
 8000b98:	4620      	mov	r0, r4
 8000b9a:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000b9e:	f000 f805 	bl	8000bac <__aeabi_d2ulz>
 8000ba2:	4240      	negs	r0, r0
 8000ba4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ba8:	bd38      	pop	{r3, r4, r5, pc}
 8000baa:	bf00      	nop

08000bac <__aeabi_d2ulz>:
 8000bac:	b5d0      	push	{r4, r6, r7, lr}
 8000bae:	4b0c      	ldr	r3, [pc, #48]	@ (8000be0 <__aeabi_d2ulz+0x34>)
 8000bb0:	2200      	movs	r2, #0
 8000bb2:	4606      	mov	r6, r0
 8000bb4:	460f      	mov	r7, r1
 8000bb6:	f7ff fd1f 	bl	80005f8 <__aeabi_dmul>
 8000bba:	f000 f815 	bl	8000be8 <__aeabi_d2uiz>
 8000bbe:	4604      	mov	r4, r0
 8000bc0:	f7ff fca0 	bl	8000504 <__aeabi_ui2d>
 8000bc4:	4b07      	ldr	r3, [pc, #28]	@ (8000be4 <__aeabi_d2ulz+0x38>)
 8000bc6:	2200      	movs	r2, #0
 8000bc8:	f7ff fd16 	bl	80005f8 <__aeabi_dmul>
 8000bcc:	4602      	mov	r2, r0
 8000bce:	460b      	mov	r3, r1
 8000bd0:	4630      	mov	r0, r6
 8000bd2:	4639      	mov	r1, r7
 8000bd4:	f7ff fb58 	bl	8000288 <__aeabi_dsub>
 8000bd8:	f000 f806 	bl	8000be8 <__aeabi_d2uiz>
 8000bdc:	4621      	mov	r1, r4
 8000bde:	bdd0      	pop	{r4, r6, r7, pc}
 8000be0:	3df00000 	.word	0x3df00000
 8000be4:	41f00000 	.word	0x41f00000

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <CRC_Init>:


#include "CRC.h"

void CRC_Init(void)
{
 8000c28:	b480      	push	{r7}
 8000c2a:	af00      	add	r7, sp, #0
	RCC->AHB1ENR |= RCC_AHB1ENR_CRCEN;
 8000c2c:	4b05      	ldr	r3, [pc, #20]	@ (8000c44 <CRC_Init+0x1c>)
 8000c2e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c30:	4a04      	ldr	r2, [pc, #16]	@ (8000c44 <CRC_Init+0x1c>)
 8000c32:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000c36:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000c38:	bf00      	nop
 8000c3a:	46bd      	mov	sp, r7
 8000c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c40:	4770      	bx	lr
 8000c42:	bf00      	nop
 8000c44:	40023800 	.word	0x40023800

08000c48 <CRC_Reset>:

void CRC_Reset(void)
{
 8000c48:	b480      	push	{r7}
 8000c4a:	af00      	add	r7, sp, #0
	CRC->CR |= CRC_CR_RESET;
 8000c4c:	4b05      	ldr	r3, [pc, #20]	@ (8000c64 <CRC_Reset+0x1c>)
 8000c4e:	689b      	ldr	r3, [r3, #8]
 8000c50:	4a04      	ldr	r2, [pc, #16]	@ (8000c64 <CRC_Reset+0x1c>)
 8000c52:	f043 0301 	orr.w	r3, r3, #1
 8000c56:	6093      	str	r3, [r2, #8]
}
 8000c58:	bf00      	nop
 8000c5a:	46bd      	mov	sp, r7
 8000c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c60:	4770      	bx	lr
 8000c62:	bf00      	nop
 8000c64:	40023000 	.word	0x40023000

08000c68 <CRC_Compute_8Bit_Block>:
	CRC->DR = (uint32_t)(word);
	return (CRC->DR);
}

uint32_t CRC_Compute_8Bit_Block(volatile uint8_t *wordBlock, size_t length)
{
 8000c68:	b580      	push	{r7, lr}
 8000c6a:	b084      	sub	sp, #16
 8000c6c:	af00      	add	r7, sp, #0
 8000c6e:	6078      	str	r0, [r7, #4]
 8000c70:	6039      	str	r1, [r7, #0]
	uint8_t temp=0;
 8000c72:	2300      	movs	r3, #0
 8000c74:	72fb      	strb	r3, [r7, #11]
	CRC_Reset();
 8000c76:	f7ff ffe7 	bl	8000c48 <CRC_Reset>
	for(uint32_t i = 0; i < length; i++)
 8000c7a:	2300      	movs	r3, #0
 8000c7c:	60fb      	str	r3, [r7, #12]
 8000c7e:	e00a      	b.n	8000c96 <CRC_Compute_8Bit_Block+0x2e>
	{
		temp = wordBlock[i];
 8000c80:	687a      	ldr	r2, [r7, #4]
 8000c82:	68fb      	ldr	r3, [r7, #12]
 8000c84:	4413      	add	r3, r2
 8000c86:	781b      	ldrb	r3, [r3, #0]
 8000c88:	72fb      	strb	r3, [r7, #11]
		CRC -> DR = 0x00000000 | (temp);
 8000c8a:	4a08      	ldr	r2, [pc, #32]	@ (8000cac <CRC_Compute_8Bit_Block+0x44>)
 8000c8c:	7afb      	ldrb	r3, [r7, #11]
 8000c8e:	6013      	str	r3, [r2, #0]
	for(uint32_t i = 0; i < length; i++)
 8000c90:	68fb      	ldr	r3, [r7, #12]
 8000c92:	3301      	adds	r3, #1
 8000c94:	60fb      	str	r3, [r7, #12]
 8000c96:	68fa      	ldr	r2, [r7, #12]
 8000c98:	683b      	ldr	r3, [r7, #0]
 8000c9a:	429a      	cmp	r2, r3
 8000c9c:	d3f0      	bcc.n	8000c80 <CRC_Compute_8Bit_Block+0x18>

	}
	return (CRC -> DR);
 8000c9e:	4b03      	ldr	r3, [pc, #12]	@ (8000cac <CRC_Compute_8Bit_Block+0x44>)
 8000ca0:	681b      	ldr	r3, [r3, #0]
}
 8000ca2:	4618      	mov	r0, r3
 8000ca4:	3710      	adds	r7, #16
 8000ca6:	46bd      	mov	sp, r7
 8000ca8:	bd80      	pop	{r7, pc}
 8000caa:	bf00      	nop
 8000cac:	40023000 	.word	0x40023000

08000cb0 <CRC_Compute_Flash_Data>:
	return (CRC -> DR)&0xFFFFffff;
}


uint32_t CRC_Compute_Flash_Data(volatile uint32_t Flash_Address, size_t length)
{
 8000cb0:	b580      	push	{r7, lr}
 8000cb2:	b088      	sub	sp, #32
 8000cb4:	af04      	add	r7, sp, #16
 8000cb6:	6078      	str	r0, [r7, #4]
 8000cb8:	6039      	str	r1, [r7, #0]
//
//	    // Wait for transfer complete
//	    while (!(DMA2->LISR & DMA_LISR_TCIF0));
//	    DMA2->LIFCR |= DMA_LIFCR_CTCIF0;

	DMA_Memory_To_Memory_Transfer(Flash_Address, 32, 1, &CRC->DR, 32, 0, length);
 8000cba:	687b      	ldr	r3, [r7, #4]
 8000cbc:	4618      	mov	r0, r3
 8000cbe:	683b      	ldr	r3, [r7, #0]
 8000cc0:	b29b      	uxth	r3, r3
 8000cc2:	9302      	str	r3, [sp, #8]
 8000cc4:	2300      	movs	r3, #0
 8000cc6:	9301      	str	r3, [sp, #4]
 8000cc8:	2320      	movs	r3, #32
 8000cca:	9300      	str	r3, [sp, #0]
 8000ccc:	4b06      	ldr	r3, [pc, #24]	@ (8000ce8 <CRC_Compute_Flash_Data+0x38>)
 8000cce:	2201      	movs	r2, #1
 8000cd0:	2120      	movs	r1, #32
 8000cd2:	f002 f827 	bl	8002d24 <DMA_Memory_To_Memory_Transfer>

	    uint32_t crc_value = CRC->DR;
 8000cd6:	4b04      	ldr	r3, [pc, #16]	@ (8000ce8 <CRC_Compute_Flash_Data+0x38>)
 8000cd8:	681b      	ldr	r3, [r3, #0]
 8000cda:	60fb      	str	r3, [r7, #12]

	    return crc_value;
 8000cdc:	68fb      	ldr	r3, [r7, #12]
}
 8000cde:	4618      	mov	r0, r3
 8000ce0:	3710      	adds	r7, #16
 8000ce2:	46bd      	mov	sp, r7
 8000ce4:	bd80      	pop	{r7, pc}
 8000ce6:	bf00      	nop
 8000ce8:	40023000 	.word	0x40023000

08000cec <Console_IRQ>:
//
//        rx_flag = 1; // Set the flag indicating data reception is complete
//    }
//}

void Console_IRQ(void){
 8000cec:	b480      	push	{r7}
 8000cee:	af00      	add	r7, sp, #0
    if (rx_get_flag == 1) { // Check if reception is active
 8000cf0:	4b1b      	ldr	r3, [pc, #108]	@ (8000d60 <Console_IRQ+0x74>)
 8000cf2:	681b      	ldr	r3, [r3, #0]
 8000cf4:	2b01      	cmp	r3, #1
 8000cf6:	d12d      	bne.n	8000d54 <Console_IRQ+0x68>
        (void)UART4->SR; // Read the status register to clear flags
 8000cf8:	4b1a      	ldr	r3, [pc, #104]	@ (8000d64 <Console_IRQ+0x78>)
 8000cfa:	681b      	ldr	r3, [r3, #0]
        (void)UART4->DR; // Read the data register to clear flags
 8000cfc:	4b19      	ldr	r3, [pc, #100]	@ (8000d64 <Console_IRQ+0x78>)
 8000cfe:	685b      	ldr	r3, [r3, #4]
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d00:	b672      	cpsid	i
}
 8000d02:	bf00      	nop

        __disable_irq(); // Disable interrupts to safely update DMA configurations

        // Disable DMA stream
        serial.USART_DMA_Instance_RX.Request.Stream->CR &= ~DMA_SxCR_EN;
 8000d04:	4b18      	ldr	r3, [pc, #96]	@ (8000d68 <Console_IRQ+0x7c>)
 8000d06:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8000d08:	681a      	ldr	r2, [r3, #0]
 8000d0a:	4b17      	ldr	r3, [pc, #92]	@ (8000d68 <Console_IRQ+0x7c>)
 8000d0c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8000d0e:	f022 0201 	bic.w	r2, r2, #1
 8000d12:	601a      	str	r2, [r3, #0]

        // Calculate the length of received data
        RX_Length = RX_Buffer_Length - serial.USART_DMA_Instance_RX.Request.Stream->NDTR;
 8000d14:	4b14      	ldr	r3, [pc, #80]	@ (8000d68 <Console_IRQ+0x7c>)
 8000d16:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8000d18:	685b      	ldr	r3, [r3, #4]
 8000d1a:	f1c3 03c8 	rsb	r3, r3, #200	@ 0xc8
 8000d1e:	461a      	mov	r2, r3
 8000d20:	4b12      	ldr	r3, [pc, #72]	@ (8000d6c <Console_IRQ+0x80>)
 8000d22:	601a      	str	r2, [r3, #0]

        // Prevent buffer overflow
        if (RX_Length > RX_Buffer_Length) {
 8000d24:	4b11      	ldr	r3, [pc, #68]	@ (8000d6c <Console_IRQ+0x80>)
 8000d26:	681b      	ldr	r3, [r3, #0]
 8000d28:	2bc8      	cmp	r3, #200	@ 0xc8
 8000d2a:	dd02      	ble.n	8000d32 <Console_IRQ+0x46>
            RX_Length = RX_Buffer_Length;
 8000d2c:	4b0f      	ldr	r3, [pc, #60]	@ (8000d6c <Console_IRQ+0x80>)
 8000d2e:	22c8      	movs	r2, #200	@ 0xc8
 8000d30:	601a      	str	r2, [r3, #0]
        }

        // Reset DMA stream for the next reception
        serial.USART_DMA_Instance_RX.Request.Stream->NDTR = RX_Buffer_Length;
 8000d32:	4b0d      	ldr	r3, [pc, #52]	@ (8000d68 <Console_IRQ+0x7c>)
 8000d34:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8000d36:	22c8      	movs	r2, #200	@ 0xc8
 8000d38:	605a      	str	r2, [r3, #4]
        serial.USART_DMA_Instance_RX.Request.Stream->CR |= DMA_SxCR_EN;
 8000d3a:	4b0b      	ldr	r3, [pc, #44]	@ (8000d68 <Console_IRQ+0x7c>)
 8000d3c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8000d3e:	681a      	ldr	r2, [r3, #0]
 8000d40:	4b09      	ldr	r3, [pc, #36]	@ (8000d68 <Console_IRQ+0x7c>)
 8000d42:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8000d44:	f042 0201 	orr.w	r2, r2, #1
 8000d48:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8000d4a:	b662      	cpsie	i
}
 8000d4c:	bf00      	nop

        __enable_irq(); // Re-enable interrupts

        rx_flag = 1; // Set the flag indicating data reception is complete
 8000d4e:	4b08      	ldr	r3, [pc, #32]	@ (8000d70 <Console_IRQ+0x84>)
 8000d50:	2201      	movs	r2, #1
 8000d52:	601a      	str	r2, [r3, #0]
    }
}
 8000d54:	bf00      	nop
 8000d56:	46bd      	mov	sp, r7
 8000d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d5c:	4770      	bx	lr
 8000d5e:	bf00      	nop
 8000d60:	20000070 	.word	0x20000070
 8000d64:	40004c00 	.word	0x40004c00
 8000d68:	20000144 	.word	0x20000144
 8000d6c:	20000078 	.word	0x20000078
 8000d70:	20000074 	.word	0x20000074

08000d74 <Console_Init>:
 * This function configures UART4 for communication, sets up DMA for
 * data handling, and prepares the GPIO pins for UART communication.
 *
 * @param baudrate Desired baud rate for UART communication.
 */
void Console_Init(int32_t baudrate) {
 8000d74:	b580      	push	{r7, lr}
 8000d76:	b082      	sub	sp, #8
 8000d78:	af00      	add	r7, sp, #0
 8000d7a:	6078      	str	r0, [r7, #4]
    // Reset USART configuration to default values
    USART_Config_Reset(&serial);
 8000d7c:	4815      	ldr	r0, [pc, #84]	@ (8000dd4 <Console_Init+0x60>)
 8000d7e:	f002 ff1b 	bl	8003bb8 <USART_Config_Reset>

    // Configure USART parameters
    serial.Port = UART4; // Use UART4 for console communication
 8000d82:	4b14      	ldr	r3, [pc, #80]	@ (8000dd4 <Console_Init+0x60>)
 8000d84:	4a14      	ldr	r2, [pc, #80]	@ (8000dd8 <Console_Init+0x64>)
 8000d86:	601a      	str	r2, [r3, #0]
    serial.baudrate = baudrate; // Set the baud rate
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	4a12      	ldr	r2, [pc, #72]	@ (8000dd4 <Console_Init+0x60>)
 8000d8c:	6053      	str	r3, [r2, #4]
    serial.mode = USART_Configuration.Mode.Asynchronous; // Asynchronous mode
 8000d8e:	2201      	movs	r2, #1
 8000d90:	4b10      	ldr	r3, [pc, #64]	@ (8000dd4 <Console_Init+0x60>)
 8000d92:	721a      	strb	r2, [r3, #8]
    serial.stop_bits = USART_Configuration.Stop_Bits.Bit_1; // 1 stop bit
 8000d94:	2300      	movs	r3, #0
 8000d96:	b2da      	uxtb	r2, r3
 8000d98:	4b0e      	ldr	r3, [pc, #56]	@ (8000dd4 <Console_Init+0x60>)
 8000d9a:	741a      	strb	r2, [r3, #16]
    serial.TX_Pin = UART4_TX_Pin.PC10; // TX pin is PC10
 8000d9c:	220a      	movs	r2, #10
 8000d9e:	4b0d      	ldr	r3, [pc, #52]	@ (8000dd4 <Console_Init+0x60>)
 8000da0:	725a      	strb	r2, [r3, #9]
    serial.RX_Pin = UART4_RX_Pin.PC11; // RX pin is PC11
 8000da2:	220b      	movs	r2, #11
 8000da4:	4b0b      	ldr	r3, [pc, #44]	@ (8000dd4 <Console_Init+0x60>)
 8000da6:	729a      	strb	r2, [r3, #10]
    serial.interrupt = USART_Configuration.Interrupt_Type.IDLE_Enable; // Enable IDLE interrupt
 8000da8:	2310      	movs	r3, #16
 8000daa:	b2da      	uxtb	r2, r3
 8000dac:	4b09      	ldr	r3, [pc, #36]	@ (8000dd4 <Console_Init+0x60>)
 8000dae:	739a      	strb	r2, [r3, #14]
    serial.dma_enable = USART_Configuration.DMA_Enable.TX_Enable | USART_Configuration.DMA_Enable.RX_Enable; // Enable DMA for TX and RX
 8000db0:	2201      	movs	r2, #1
 8000db2:	2302      	movs	r3, #2
 8000db4:	4313      	orrs	r3, r2
 8000db6:	b2da      	uxtb	r2, r3
 8000db8:	4b06      	ldr	r3, [pc, #24]	@ (8000dd4 <Console_Init+0x60>)
 8000dba:	745a      	strb	r2, [r3, #17]
    serial.ISR_Routines.Idle_Line_ISR = Console_IRQ;
 8000dbc:	4b05      	ldr	r3, [pc, #20]	@ (8000dd4 <Console_Init+0x60>)
 8000dbe:	4a07      	ldr	r2, [pc, #28]	@ (8000ddc <Console_Init+0x68>)
 8000dc0:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
    // Initialize USART
    if (USART_Init(&serial) != true) {
 8000dc4:	4803      	ldr	r0, [pc, #12]	@ (8000dd4 <Console_Init+0x60>)
 8000dc6:	f003 fd35 	bl	8004834 <USART_Init>
        // Handle USART initialization failure (e.g., log error or halt execution)
    }
}
 8000dca:	bf00      	nop
 8000dcc:	3708      	adds	r7, #8
 8000dce:	46bd      	mov	sp, r7
 8000dd0:	bd80      	pop	{r7, pc}
 8000dd2:	bf00      	nop
 8000dd4:	20000144 	.word	0x20000144
 8000dd8:	40004c00 	.word	0x40004c00
 8000ddc:	08000ced 	.word	0x08000ced

08000de0 <printConsole>:
  * using DMA. It supports formatted strings with variable arguments.
  *
  * @param msg Format string for the message to send.
  * @param ... Variable arguments for the format string.
  */
 void printConsole(char *msg, ...) {
 8000de0:	b40f      	push	{r0, r1, r2, r3}
 8000de2:	b580      	push	{r7, lr}
 8000de4:	b082      	sub	sp, #8
 8000de6:	af00      	add	r7, sp, #0
     va_list args;
     va_start(args, msg);
 8000de8:	f107 0314 	add.w	r3, r7, #20
 8000dec:	603b      	str	r3, [r7, #0]

     // Format the message and store it in the transmission buffer
//     vsprintf((char *)TRX_Buffer, msg, args);

     vsnprintf((char *)TRX_Buffer, RX_Buffer_Length, msg, args);
 8000dee:	683b      	ldr	r3, [r7, #0]
 8000df0:	693a      	ldr	r2, [r7, #16]
 8000df2:	21c8      	movs	r1, #200	@ 0xc8
 8000df4:	480a      	ldr	r0, [pc, #40]	@ (8000e20 <printConsole+0x40>)
 8000df6:	f005 f951 	bl	800609c <vsniprintf>

     // Get the length of the formatted string
     uint16_t len = strlen((char *)TRX_Buffer);
 8000dfa:	4809      	ldr	r0, [pc, #36]	@ (8000e20 <printConsole+0x40>)
 8000dfc:	f7ff f9e8 	bl	80001d0 <strlen>
 8000e00:	4603      	mov	r3, r0
 8000e02:	80fb      	strh	r3, [r7, #6]

     // Transmit the buffer using DMA
     USART_TX_Buffer(&serial, (uint8_t *)&TRX_Buffer[0], len);
 8000e04:	88fb      	ldrh	r3, [r7, #6]
 8000e06:	461a      	mov	r2, r3
 8000e08:	4905      	ldr	r1, [pc, #20]	@ (8000e20 <printConsole+0x40>)
 8000e0a:	4806      	ldr	r0, [pc, #24]	@ (8000e24 <printConsole+0x44>)
 8000e0c:	f004 f974 	bl	80050f8 <USART_TX_Buffer>

     va_end(args);
 }
 8000e10:	bf00      	nop
 8000e12:	3708      	adds	r7, #8
 8000e14:	46bd      	mov	sp, r7
 8000e16:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000e1a:	b004      	add	sp, #16
 8000e1c:	4770      	bx	lr
 8000e1e:	bf00      	nop
 8000e20:	2000007c 	.word	0x2000007c
 8000e24:	20000144 	.word	0x20000144

08000e28 <Custom_Console_IRQ>:
volatile uint8_t Custom_TRX_Buffer[Custom_RX_Buffer_Length]; // Buffer for received and transmitted data

// USART configuration structure
USART_Config Custom_Comm;

void Custom_Console_IRQ(void){
 8000e28:	b480      	push	{r7}
 8000e2a:	af00      	add	r7, sp, #0
	if (custom_rx_get_flag == 1) { // Check if reception is active
 8000e2c:	4b1c      	ldr	r3, [pc, #112]	@ (8000ea0 <Custom_Console_IRQ+0x78>)
 8000e2e:	681b      	ldr	r3, [r3, #0]
 8000e30:	2b01      	cmp	r3, #1
 8000e32:	d130      	bne.n	8000e96 <Custom_Console_IRQ+0x6e>
		(void)UART4->SR; // Read the status register to clear flags
 8000e34:	4b1b      	ldr	r3, [pc, #108]	@ (8000ea4 <Custom_Console_IRQ+0x7c>)
 8000e36:	681b      	ldr	r3, [r3, #0]
		(void)UART4->DR; // Read the data register to clear flags
 8000e38:	4b1a      	ldr	r3, [pc, #104]	@ (8000ea4 <Custom_Console_IRQ+0x7c>)
 8000e3a:	685b      	ldr	r3, [r3, #4]
  __ASM volatile ("cpsid i" : : : "memory");
 8000e3c:	b672      	cpsid	i
}
 8000e3e:	bf00      	nop

		__disable_irq(); // Disable interrupts to safely update DMA configurations

		// Disable DMA stream
		Custom_Comm.USART_DMA_Instance_RX.Request.Stream->CR &= ~DMA_SxCR_EN;
 8000e40:	4b19      	ldr	r3, [pc, #100]	@ (8000ea8 <Custom_Console_IRQ+0x80>)
 8000e42:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8000e44:	681a      	ldr	r2, [r3, #0]
 8000e46:	4b18      	ldr	r3, [pc, #96]	@ (8000ea8 <Custom_Console_IRQ+0x80>)
 8000e48:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8000e4a:	f022 0201 	bic.w	r2, r2, #1
 8000e4e:	601a      	str	r2, [r3, #0]

		// Calculate the length of received data
		Custom_RX_Length = Custom_RX_Buffer_Length - Custom_Comm.USART_DMA_Instance_RX.Request.Stream->NDTR;
 8000e50:	4b15      	ldr	r3, [pc, #84]	@ (8000ea8 <Custom_Console_IRQ+0x80>)
 8000e52:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8000e54:	685b      	ldr	r3, [r3, #4]
 8000e56:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 8000e5a:	461a      	mov	r2, r3
 8000e5c:	4b13      	ldr	r3, [pc, #76]	@ (8000eac <Custom_Console_IRQ+0x84>)
 8000e5e:	601a      	str	r2, [r3, #0]

		// Prevent buffer overflow
		if (Custom_RX_Length > Custom_RX_Buffer_Length) {
 8000e60:	4b12      	ldr	r3, [pc, #72]	@ (8000eac <Custom_Console_IRQ+0x84>)
 8000e62:	681b      	ldr	r3, [r3, #0]
 8000e64:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8000e68:	dd03      	ble.n	8000e72 <Custom_Console_IRQ+0x4a>
			Custom_RX_Length = Custom_RX_Buffer_Length;
 8000e6a:	4b10      	ldr	r3, [pc, #64]	@ (8000eac <Custom_Console_IRQ+0x84>)
 8000e6c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000e70:	601a      	str	r2, [r3, #0]
		}

		// Reset DMA stream for the next reception
		Custom_Comm.USART_DMA_Instance_RX.Request.Stream->NDTR = Custom_RX_Buffer_Length;
 8000e72:	4b0d      	ldr	r3, [pc, #52]	@ (8000ea8 <Custom_Console_IRQ+0x80>)
 8000e74:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8000e76:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000e7a:	605a      	str	r2, [r3, #4]
		Custom_Comm.USART_DMA_Instance_RX.Request.Stream->CR |= DMA_SxCR_EN;
 8000e7c:	4b0a      	ldr	r3, [pc, #40]	@ (8000ea8 <Custom_Console_IRQ+0x80>)
 8000e7e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8000e80:	681a      	ldr	r2, [r3, #0]
 8000e82:	4b09      	ldr	r3, [pc, #36]	@ (8000ea8 <Custom_Console_IRQ+0x80>)
 8000e84:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8000e86:	f042 0201 	orr.w	r2, r2, #1
 8000e8a:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8000e8c:	b662      	cpsie	i
}
 8000e8e:	bf00      	nop

		__enable_irq(); // Re-enable interrupts

		custom_rx_flag = 1; // Set the flag indicating data reception is complete
 8000e90:	4b07      	ldr	r3, [pc, #28]	@ (8000eb0 <Custom_Console_IRQ+0x88>)
 8000e92:	2201      	movs	r2, #1
 8000e94:	601a      	str	r2, [r3, #0]
	}
}
 8000e96:	bf00      	nop
 8000e98:	46bd      	mov	sp, r7
 8000e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e9e:	4770      	bx	lr
 8000ea0:	20000228 	.word	0x20000228
 8000ea4:	40004c00 	.word	0x40004c00
 8000ea8:	20000334 	.word	0x20000334
 8000eac:	20000230 	.word	0x20000230
 8000eb0:	2000022c 	.word	0x2000022c

08000eb4 <Custom_Comm_Init>:


void Custom_Comm_Init(int32_t baudrate) {
 8000eb4:	b580      	push	{r7, lr}
 8000eb6:	b082      	sub	sp, #8
 8000eb8:	af00      	add	r7, sp, #0
 8000eba:	6078      	str	r0, [r7, #4]
	// Reset USART configuration to default values
	USART_Config_Reset(&Custom_Comm);
 8000ebc:	4815      	ldr	r0, [pc, #84]	@ (8000f14 <Custom_Comm_Init+0x60>)
 8000ebe:	f002 fe7b 	bl	8003bb8 <USART_Config_Reset>

	// Configure USART parameters
	Custom_Comm.Port = UART4; // Use UART4 for console communication
 8000ec2:	4b14      	ldr	r3, [pc, #80]	@ (8000f14 <Custom_Comm_Init+0x60>)
 8000ec4:	4a14      	ldr	r2, [pc, #80]	@ (8000f18 <Custom_Comm_Init+0x64>)
 8000ec6:	601a      	str	r2, [r3, #0]
	Custom_Comm.baudrate = baudrate; // Set the baud rate
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	4a12      	ldr	r2, [pc, #72]	@ (8000f14 <Custom_Comm_Init+0x60>)
 8000ecc:	6053      	str	r3, [r2, #4]
	Custom_Comm.mode = USART_Configuration.Mode.Asynchronous; // Asynchronous mode
 8000ece:	2201      	movs	r2, #1
 8000ed0:	4b10      	ldr	r3, [pc, #64]	@ (8000f14 <Custom_Comm_Init+0x60>)
 8000ed2:	721a      	strb	r2, [r3, #8]
	Custom_Comm.stop_bits = USART_Configuration.Stop_Bits.Bit_1; // 1 stop bit
 8000ed4:	2300      	movs	r3, #0
 8000ed6:	b2da      	uxtb	r2, r3
 8000ed8:	4b0e      	ldr	r3, [pc, #56]	@ (8000f14 <Custom_Comm_Init+0x60>)
 8000eda:	741a      	strb	r2, [r3, #16]
	Custom_Comm.TX_Pin = UART4_TX_Pin.PC10; // TX pin is PC10
 8000edc:	220a      	movs	r2, #10
 8000ede:	4b0d      	ldr	r3, [pc, #52]	@ (8000f14 <Custom_Comm_Init+0x60>)
 8000ee0:	725a      	strb	r2, [r3, #9]
	Custom_Comm.RX_Pin = UART4_RX_Pin.PC11; // RX pin is PC11
 8000ee2:	220b      	movs	r2, #11
 8000ee4:	4b0b      	ldr	r3, [pc, #44]	@ (8000f14 <Custom_Comm_Init+0x60>)
 8000ee6:	729a      	strb	r2, [r3, #10]
	Custom_Comm.interrupt = USART_Configuration.Interrupt_Type.IDLE_Enable; // Enable IDLE interrupt
 8000ee8:	2310      	movs	r3, #16
 8000eea:	b2da      	uxtb	r2, r3
 8000eec:	4b09      	ldr	r3, [pc, #36]	@ (8000f14 <Custom_Comm_Init+0x60>)
 8000eee:	739a      	strb	r2, [r3, #14]
	Custom_Comm.dma_enable = USART_Configuration.DMA_Enable.TX_Enable | USART_Configuration.DMA_Enable.RX_Enable; // Enable DMA for TX and RX
 8000ef0:	2201      	movs	r2, #1
 8000ef2:	2302      	movs	r3, #2
 8000ef4:	4313      	orrs	r3, r2
 8000ef6:	b2da      	uxtb	r2, r3
 8000ef8:	4b06      	ldr	r3, [pc, #24]	@ (8000f14 <Custom_Comm_Init+0x60>)
 8000efa:	745a      	strb	r2, [r3, #17]
	Custom_Comm.ISR_Routines.Idle_Line_ISR = Custom_Console_IRQ;
 8000efc:	4b05      	ldr	r3, [pc, #20]	@ (8000f14 <Custom_Comm_Init+0x60>)
 8000efe:	4a07      	ldr	r2, [pc, #28]	@ (8000f1c <Custom_Comm_Init+0x68>)
 8000f00:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
	// Initialize USART
	if (USART_Init(&Custom_Comm) != true) {}
 8000f04:	4803      	ldr	r0, [pc, #12]	@ (8000f14 <Custom_Comm_Init+0x60>)
 8000f06:	f003 fc95 	bl	8004834 <USART_Init>
}
 8000f0a:	bf00      	nop
 8000f0c:	3708      	adds	r7, #8
 8000f0e:	46bd      	mov	sp, r7
 8000f10:	bd80      	pop	{r7, pc}
 8000f12:	bf00      	nop
 8000f14:	20000334 	.word	0x20000334
 8000f18:	40004c00 	.word	0x40004c00
 8000f1c:	08000e29 	.word	0x08000e29

08000f20 <Custom_Comm_Send>:


void Custom_Comm_Send(volatile uint8_t *buffer, size_t buffer_size) {
 8000f20:	b580      	push	{r7, lr}
 8000f22:	b082      	sub	sp, #8
 8000f24:	af00      	add	r7, sp, #0
 8000f26:	6078      	str	r0, [r7, #4]
 8000f28:	6039      	str	r1, [r7, #0]

	if(buffer_size == 1)
 8000f2a:	683b      	ldr	r3, [r7, #0]
 8000f2c:	2b01      	cmp	r3, #1
 8000f2e:	d106      	bne.n	8000f3e <Custom_Comm_Send+0x1e>
	{
		USART_TX_Single_Byte(&Custom_Comm, buffer[0]);
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	781b      	ldrb	r3, [r3, #0]
 8000f34:	b2db      	uxtb	r3, r3
 8000f36:	4619      	mov	r1, r3
 8000f38:	4806      	ldr	r0, [pc, #24]	@ (8000f54 <Custom_Comm_Send+0x34>)
 8000f3a:	f004 fb0f 	bl	800555c <USART_TX_Single_Byte>
	}

	// Transmit the buffer using DMA
	USART_TX_Buffer(&Custom_Comm, (uint8_t *)&buffer[0], buffer_size);
 8000f3e:	683b      	ldr	r3, [r7, #0]
 8000f40:	b29b      	uxth	r3, r3
 8000f42:	461a      	mov	r2, r3
 8000f44:	6879      	ldr	r1, [r7, #4]
 8000f46:	4803      	ldr	r0, [pc, #12]	@ (8000f54 <Custom_Comm_Send+0x34>)
 8000f48:	f004 f8d6 	bl	80050f8 <USART_TX_Buffer>

}
 8000f4c:	bf00      	nop
 8000f4e:	3708      	adds	r7, #8
 8000f50:	46bd      	mov	sp, r7
 8000f52:	bd80      	pop	{r7, pc}
 8000f54:	20000334 	.word	0x20000334

08000f58 <Custom_Comm_Receive>:


uint16_t Custom_Comm_Receive(volatile uint8_t *buffer)
{
 8000f58:	b580      	push	{r7, lr}
 8000f5a:	b088      	sub	sp, #32
 8000f5c:	af04      	add	r7, sp, #16
 8000f5e:	6078      	str	r0, [r7, #4]
	int result;

	custom_rx_get_flag = 1; // Enable reception
 8000f60:	4b1c      	ldr	r3, [pc, #112]	@ (8000fd4 <Custom_Comm_Receive+0x7c>)
 8000f62:	2201      	movs	r2, #1
 8000f64:	601a      	str	r2, [r3, #0]

	// Start DMA reception
	USART_RX_Buffer(&Custom_Comm, (uint8_t *)Custom_TRX_Buffer, Custom_RX_Buffer_Length, 0);
 8000f66:	2300      	movs	r3, #0
 8000f68:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000f6c:	491a      	ldr	r1, [pc, #104]	@ (8000fd8 <Custom_Comm_Receive+0x80>)
 8000f6e:	481b      	ldr	r0, [pc, #108]	@ (8000fdc <Custom_Comm_Receive+0x84>)
 8000f70:	f004 f9d2 	bl	8005318 <USART_RX_Buffer>

	// Wait until data reception is complete
	while (custom_rx_flag == 0) {
 8000f74:	bf00      	nop
 8000f76:	4b1a      	ldr	r3, [pc, #104]	@ (8000fe0 <Custom_Comm_Receive+0x88>)
 8000f78:	681b      	ldr	r3, [r3, #0]
 8000f7a:	2b00      	cmp	r3, #0
 8000f7c:	d0fb      	beq.n	8000f76 <Custom_Comm_Receive+0x1e>
		// Wait loop
	}

	// Check for valid input length
	if (Custom_RX_Length < 2) {
 8000f7e:	4b19      	ldr	r3, [pc, #100]	@ (8000fe4 <Custom_Comm_Receive+0x8c>)
 8000f80:	681b      	ldr	r3, [r3, #0]
 8000f82:	2b01      	cmp	r3, #1
 8000f84:	dc08      	bgt.n	8000f98 <Custom_Comm_Receive+0x40>
		// Reset flags and return error
		custom_rx_get_flag = 0;
 8000f86:	4b13      	ldr	r3, [pc, #76]	@ (8000fd4 <Custom_Comm_Receive+0x7c>)
 8000f88:	2200      	movs	r2, #0
 8000f8a:	601a      	str	r2, [r3, #0]
		custom_rx_flag = 0;
 8000f8c:	4b14      	ldr	r3, [pc, #80]	@ (8000fe0 <Custom_Comm_Receive+0x88>)
 8000f8e:	2200      	movs	r2, #0
 8000f90:	601a      	str	r2, [r3, #0]
		return -1;
 8000f92:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000f96:	e018      	b.n	8000fca <Custom_Comm_Receive+0x72>
	}

	result = Custom_RX_Length;
 8000f98:	4b12      	ldr	r3, [pc, #72]	@ (8000fe4 <Custom_Comm_Receive+0x8c>)
 8000f9a:	681b      	ldr	r3, [r3, #0]
 8000f9c:	60fb      	str	r3, [r7, #12]

	DMA_Memory_To_Memory_Transfer(Custom_TRX_Buffer, 8,1,  buffer, 8, 1, Custom_RX_Length);
 8000f9e:	4b11      	ldr	r3, [pc, #68]	@ (8000fe4 <Custom_Comm_Receive+0x8c>)
 8000fa0:	681b      	ldr	r3, [r3, #0]
 8000fa2:	b29b      	uxth	r3, r3
 8000fa4:	9302      	str	r3, [sp, #8]
 8000fa6:	2301      	movs	r3, #1
 8000fa8:	9301      	str	r3, [sp, #4]
 8000faa:	2308      	movs	r3, #8
 8000fac:	9300      	str	r3, [sp, #0]
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	2201      	movs	r2, #1
 8000fb2:	2108      	movs	r1, #8
 8000fb4:	4808      	ldr	r0, [pc, #32]	@ (8000fd8 <Custom_Comm_Receive+0x80>)
 8000fb6:	f001 feb5 	bl	8002d24 <DMA_Memory_To_Memory_Transfer>

	custom_rx_get_flag = 0; // Indicates if the reception is active
 8000fba:	4b06      	ldr	r3, [pc, #24]	@ (8000fd4 <Custom_Comm_Receive+0x7c>)
 8000fbc:	2200      	movs	r2, #0
 8000fbe:	601a      	str	r2, [r3, #0]
	custom_rx_flag = 0;
 8000fc0:	4b07      	ldr	r3, [pc, #28]	@ (8000fe0 <Custom_Comm_Receive+0x88>)
 8000fc2:	2200      	movs	r2, #0
 8000fc4:	601a      	str	r2, [r3, #0]


	return result;
 8000fc6:	68fb      	ldr	r3, [r7, #12]
 8000fc8:	b29b      	uxth	r3, r3


}
 8000fca:	4618      	mov	r0, r3
 8000fcc:	3710      	adds	r7, #16
 8000fce:	46bd      	mov	sp, r7
 8000fd0:	bd80      	pop	{r7, pc}
 8000fd2:	bf00      	nop
 8000fd4:	20000228 	.word	0x20000228
 8000fd8:	20000234 	.word	0x20000234
 8000fdc:	20000334 	.word	0x20000334
 8000fe0:	2000022c 	.word	0x2000022c
 8000fe4:	20000230 	.word	0x20000230

08000fe8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000fe8:	b480      	push	{r7}
 8000fea:	b083      	sub	sp, #12
 8000fec:	af00      	add	r7, sp, #0
 8000fee:	4603      	mov	r3, r0
 8000ff0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ff2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ff6:	2b00      	cmp	r3, #0
 8000ff8:	db0b      	blt.n	8001012 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000ffa:	79fb      	ldrb	r3, [r7, #7]
 8000ffc:	f003 021f 	and.w	r2, r3, #31
 8001000:	4907      	ldr	r1, [pc, #28]	@ (8001020 <__NVIC_EnableIRQ+0x38>)
 8001002:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001006:	095b      	lsrs	r3, r3, #5
 8001008:	2001      	movs	r0, #1
 800100a:	fa00 f202 	lsl.w	r2, r0, r2
 800100e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001012:	bf00      	nop
 8001014:	370c      	adds	r7, #12
 8001016:	46bd      	mov	sp, r7
 8001018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800101c:	4770      	bx	lr
 800101e:	bf00      	nop
 8001020:	e000e100 	.word	0xe000e100

08001024 <DMA1_Stream0_IRQHandler>:
volatile uint32_t DMA_LISR = 0;
volatile uint32_t DMA_HISR = 0;


void DMA1_Stream0_IRQHandler(void)
{
 8001024:	b580      	push	{r7, lr}
 8001026:	af00      	add	r7, sp, #0
	DMA_LISR = DMA1 -> LISR;
 8001028:	4b60      	ldr	r3, [pc, #384]	@ (80011ac <DMA1_Stream0_IRQHandler+0x188>)
 800102a:	681b      	ldr	r3, [r3, #0]
 800102c:	4a60      	ldr	r2, [pc, #384]	@ (80011b0 <DMA1_Stream0_IRQHandler+0x18c>)
 800102e:	6013      	str	r3, [r2, #0]

	if(DMA_LISR & DMA_LISR_FEIF0)
 8001030:	4b5f      	ldr	r3, [pc, #380]	@ (80011b0 <DMA1_Stream0_IRQHandler+0x18c>)
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	f003 0301 	and.w	r3, r3, #1
 8001038:	2b00      	cmp	r3, #0
 800103a:	d015      	beq.n	8001068 <DMA1_Stream0_IRQHandler+0x44>
	{

		if(__DMA1_Stream0_Config__->interrupts & DMA_Configuration.DMA_Interrupts.Fifo_Error)
 800103c:	4b5d      	ldr	r3, [pc, #372]	@ (80011b4 <DMA1_Stream0_IRQHandler+0x190>)
 800103e:	681b      	ldr	r3, [r3, #0]
 8001040:	69db      	ldr	r3, [r3, #28]
 8001042:	2280      	movs	r2, #128	@ 0x80
 8001044:	4013      	ands	r3, r2
 8001046:	2b00      	cmp	r3, #0
 8001048:	d00e      	beq.n	8001068 <DMA1_Stream0_IRQHandler+0x44>
		{
			if (__DMA1_Stream0_Config__ -> ISR_Routines.FIFO_Error_ISR)
 800104a:	4b5a      	ldr	r3, [pc, #360]	@ (80011b4 <DMA1_Stream0_IRQHandler+0x190>)
 800104c:	681b      	ldr	r3, [r3, #0]
 800104e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001050:	2b00      	cmp	r3, #0
 8001052:	d009      	beq.n	8001068 <DMA1_Stream0_IRQHandler+0x44>
			{
				__DMA1_Stream0_Config__ ->ISR_Routines.FIFO_Error_ISR();
 8001054:	4b57      	ldr	r3, [pc, #348]	@ (80011b4 <DMA1_Stream0_IRQHandler+0x190>)
 8001056:	681b      	ldr	r3, [r3, #0]
 8001058:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800105a:	4798      	blx	r3
				DMA1 -> LIFCR |= DMA_LIFCR_CFEIF0;
 800105c:	4b53      	ldr	r3, [pc, #332]	@ (80011ac <DMA1_Stream0_IRQHandler+0x188>)
 800105e:	689b      	ldr	r3, [r3, #8]
 8001060:	4a52      	ldr	r2, [pc, #328]	@ (80011ac <DMA1_Stream0_IRQHandler+0x188>)
 8001062:	f043 0301 	orr.w	r3, r3, #1
 8001066:	6093      	str	r3, [r2, #8]
			}
		}
	}

	if(DMA_LISR & DMA_LISR_DMEIF0)
 8001068:	4b51      	ldr	r3, [pc, #324]	@ (80011b0 <DMA1_Stream0_IRQHandler+0x18c>)
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	f003 0304 	and.w	r3, r3, #4
 8001070:	2b00      	cmp	r3, #0
 8001072:	d015      	beq.n	80010a0 <DMA1_Stream0_IRQHandler+0x7c>
	{
		if(__DMA1_Stream0_Config__->interrupts & DMA_Configuration.DMA_Interrupts.Direct_Mode_Error)
 8001074:	4b4f      	ldr	r3, [pc, #316]	@ (80011b4 <DMA1_Stream0_IRQHandler+0x190>)
 8001076:	681b      	ldr	r3, [r3, #0]
 8001078:	69db      	ldr	r3, [r3, #28]
 800107a:	2202      	movs	r2, #2
 800107c:	4013      	ands	r3, r2
 800107e:	2b00      	cmp	r3, #0
 8001080:	d00e      	beq.n	80010a0 <DMA1_Stream0_IRQHandler+0x7c>
		{
			if (__DMA1_Stream0_Config__ -> ISR_Routines.Direct_Mode_Error_ISR)
 8001082:	4b4c      	ldr	r3, [pc, #304]	@ (80011b4 <DMA1_Stream0_IRQHandler+0x190>)
 8001084:	681b      	ldr	r3, [r3, #0]
 8001086:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001088:	2b00      	cmp	r3, #0
 800108a:	d009      	beq.n	80010a0 <DMA1_Stream0_IRQHandler+0x7c>
			{
				__DMA1_Stream0_Config__ ->ISR_Routines.Direct_Mode_Error_ISR();
 800108c:	4b49      	ldr	r3, [pc, #292]	@ (80011b4 <DMA1_Stream0_IRQHandler+0x190>)
 800108e:	681b      	ldr	r3, [r3, #0]
 8001090:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001092:	4798      	blx	r3
				DMA1 -> LIFCR |= DMA_LIFCR_CDMEIF0;
 8001094:	4b45      	ldr	r3, [pc, #276]	@ (80011ac <DMA1_Stream0_IRQHandler+0x188>)
 8001096:	689b      	ldr	r3, [r3, #8]
 8001098:	4a44      	ldr	r2, [pc, #272]	@ (80011ac <DMA1_Stream0_IRQHandler+0x188>)
 800109a:	f043 0304 	orr.w	r3, r3, #4
 800109e:	6093      	str	r3, [r2, #8]
			}
		}
	}

	if(DMA_LISR & DMA_LISR_TEIF0)
 80010a0:	4b43      	ldr	r3, [pc, #268]	@ (80011b0 <DMA1_Stream0_IRQHandler+0x18c>)
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	f003 0308 	and.w	r3, r3, #8
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	d015      	beq.n	80010d8 <DMA1_Stream0_IRQHandler+0xb4>
	{
		if(__DMA1_Stream0_Config__->interrupts & DMA_Configuration.DMA_Interrupts.Transfer_Error)
 80010ac:	4b41      	ldr	r3, [pc, #260]	@ (80011b4 <DMA1_Stream0_IRQHandler+0x190>)
 80010ae:	681b      	ldr	r3, [r3, #0]
 80010b0:	69db      	ldr	r3, [r3, #28]
 80010b2:	2204      	movs	r2, #4
 80010b4:	4013      	ands	r3, r2
 80010b6:	2b00      	cmp	r3, #0
 80010b8:	d00e      	beq.n	80010d8 <DMA1_Stream0_IRQHandler+0xb4>
		{
			if (__DMA1_Stream0_Config__ -> ISR_Routines.Transfer_Error_ISR)
 80010ba:	4b3e      	ldr	r3, [pc, #248]	@ (80011b4 <DMA1_Stream0_IRQHandler+0x190>)
 80010bc:	681b      	ldr	r3, [r3, #0]
 80010be:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80010c0:	2b00      	cmp	r3, #0
 80010c2:	d009      	beq.n	80010d8 <DMA1_Stream0_IRQHandler+0xb4>
			{
				__DMA1_Stream0_Config__ ->ISR_Routines.Transfer_Error_ISR();
 80010c4:	4b3b      	ldr	r3, [pc, #236]	@ (80011b4 <DMA1_Stream0_IRQHandler+0x190>)
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80010ca:	4798      	blx	r3
				DMA1 -> LIFCR |= DMA_LIFCR_CTEIF0;
 80010cc:	4b37      	ldr	r3, [pc, #220]	@ (80011ac <DMA1_Stream0_IRQHandler+0x188>)
 80010ce:	689b      	ldr	r3, [r3, #8]
 80010d0:	4a36      	ldr	r2, [pc, #216]	@ (80011ac <DMA1_Stream0_IRQHandler+0x188>)
 80010d2:	f043 0308 	orr.w	r3, r3, #8
 80010d6:	6093      	str	r3, [r2, #8]
			}
		}
	}

	if(DMA_LISR & DMA_LISR_HTIF0)
 80010d8:	4b35      	ldr	r3, [pc, #212]	@ (80011b0 <DMA1_Stream0_IRQHandler+0x18c>)
 80010da:	681b      	ldr	r3, [r3, #0]
 80010dc:	f003 0310 	and.w	r3, r3, #16
 80010e0:	2b00      	cmp	r3, #0
 80010e2:	d02d      	beq.n	8001140 <DMA1_Stream0_IRQHandler+0x11c>
	{
		if(__DMA1_Stream0_Config__->interrupts & DMA_Configuration.DMA_Interrupts.Half_Transfer_Complete)
 80010e4:	4b33      	ldr	r3, [pc, #204]	@ (80011b4 <DMA1_Stream0_IRQHandler+0x190>)
 80010e6:	681b      	ldr	r3, [r3, #0]
 80010e8:	69db      	ldr	r3, [r3, #28]
 80010ea:	2208      	movs	r2, #8
 80010ec:	4013      	ands	r3, r2
 80010ee:	2b00      	cmp	r3, #0
 80010f0:	d026      	beq.n	8001140 <DMA1_Stream0_IRQHandler+0x11c>
		{
			if (__DMA1_Stream0_Config__ -> ISR_Routines.Half_Transfer_Complete_ISR)
 80010f2:	4b30      	ldr	r3, [pc, #192]	@ (80011b4 <DMA1_Stream0_IRQHandler+0x190>)
 80010f4:	681b      	ldr	r3, [r3, #0]
 80010f6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80010f8:	2b00      	cmp	r3, #0
 80010fa:	d021      	beq.n	8001140 <DMA1_Stream0_IRQHandler+0x11c>
			{
				__DMA1_Stream0_Config__ ->ISR_Routines.Half_Transfer_Complete_ISR();
 80010fc:	4b2d      	ldr	r3, [pc, #180]	@ (80011b4 <DMA1_Stream0_IRQHandler+0x190>)
 80010fe:	681b      	ldr	r3, [r3, #0]
 8001100:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001102:	4798      	blx	r3
				DMA1 -> LIFCR |= DMA_LIFCR_CHTIF0;
 8001104:	4b29      	ldr	r3, [pc, #164]	@ (80011ac <DMA1_Stream0_IRQHandler+0x188>)
 8001106:	689b      	ldr	r3, [r3, #8]
 8001108:	4a28      	ldr	r2, [pc, #160]	@ (80011ac <DMA1_Stream0_IRQHandler+0x188>)
 800110a:	f043 0310 	orr.w	r3, r3, #16
 800110e:	6093      	str	r3, [r2, #8]

				if(__DMA1_Stream0_Config__->double_buffer_mode == DMA_Configuration.Double_Buffer_Mode.Enable )
 8001110:	4b28      	ldr	r3, [pc, #160]	@ (80011b4 <DMA1_Stream0_IRQHandler+0x190>)
 8001112:	681b      	ldr	r3, [r3, #0]
 8001114:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001116:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800111a:	4293      	cmp	r3, r2
 800111c:	d110      	bne.n	8001140 <DMA1_Stream0_IRQHandler+0x11c>
				{
					if((__DMA1_Stream0_Config__->Request.Stream->CR & DMA_SxCR_DBM_Msk) != 0)
 800111e:	4b25      	ldr	r3, [pc, #148]	@ (80011b4 <DMA1_Stream0_IRQHandler+0x190>)
 8001120:	681b      	ldr	r3, [r3, #0]
 8001122:	685b      	ldr	r3, [r3, #4]
 8001124:	681b      	ldr	r3, [r3, #0]
 8001126:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800112a:	2b00      	cmp	r3, #0
 800112c:	d004      	beq.n	8001138 <DMA1_Stream0_IRQHandler+0x114>
					{
						__DMA1_Stream0_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_1_ISR();
 800112e:	4b21      	ldr	r3, [pc, #132]	@ (80011b4 <DMA1_Stream0_IRQHandler+0x190>)
 8001130:	681b      	ldr	r3, [r3, #0]
 8001132:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001134:	4798      	blx	r3
 8001136:	e003      	b.n	8001140 <DMA1_Stream0_IRQHandler+0x11c>
					}
					else
					{
						__DMA1_Stream0_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
 8001138:	4b1e      	ldr	r3, [pc, #120]	@ (80011b4 <DMA1_Stream0_IRQHandler+0x190>)
 800113a:	681b      	ldr	r3, [r3, #0]
 800113c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800113e:	4798      	blx	r3
				}
			}
		}
	}

	if(DMA_LISR & DMA_LISR_TCIF0)
 8001140:	4b1b      	ldr	r3, [pc, #108]	@ (80011b0 <DMA1_Stream0_IRQHandler+0x18c>)
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	f003 0320 	and.w	r3, r3, #32
 8001148:	2b00      	cmp	r3, #0
 800114a:	d02d      	beq.n	80011a8 <DMA1_Stream0_IRQHandler+0x184>
	{
		if(__DMA1_Stream0_Config__->interrupts & DMA_Configuration.DMA_Interrupts.Transfer_Complete)
 800114c:	4b19      	ldr	r3, [pc, #100]	@ (80011b4 <DMA1_Stream0_IRQHandler+0x190>)
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	69db      	ldr	r3, [r3, #28]
 8001152:	2210      	movs	r2, #16
 8001154:	4013      	ands	r3, r2
 8001156:	2b00      	cmp	r3, #0
 8001158:	d026      	beq.n	80011a8 <DMA1_Stream0_IRQHandler+0x184>
		{
			if (__DMA1_Stream0_Config__ -> ISR_Routines.Full_Transfer_Commplete_ISR)
 800115a:	4b16      	ldr	r3, [pc, #88]	@ (80011b4 <DMA1_Stream0_IRQHandler+0x190>)
 800115c:	681b      	ldr	r3, [r3, #0]
 800115e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001160:	2b00      	cmp	r3, #0
 8001162:	d021      	beq.n	80011a8 <DMA1_Stream0_IRQHandler+0x184>
			{
				__DMA1_Stream0_Config__ ->ISR_Routines.Full_Transfer_Commplete_ISR();
 8001164:	4b13      	ldr	r3, [pc, #76]	@ (80011b4 <DMA1_Stream0_IRQHandler+0x190>)
 8001166:	681b      	ldr	r3, [r3, #0]
 8001168:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800116a:	4798      	blx	r3
				DMA1 -> LIFCR |= DMA_LIFCR_CTCIF0;
 800116c:	4b0f      	ldr	r3, [pc, #60]	@ (80011ac <DMA1_Stream0_IRQHandler+0x188>)
 800116e:	689b      	ldr	r3, [r3, #8]
 8001170:	4a0e      	ldr	r2, [pc, #56]	@ (80011ac <DMA1_Stream0_IRQHandler+0x188>)
 8001172:	f043 0320 	orr.w	r3, r3, #32
 8001176:	6093      	str	r3, [r2, #8]

				if(__DMA1_Stream0_Config__->double_buffer_mode == DMA_Configuration.Double_Buffer_Mode.Enable )
 8001178:	4b0e      	ldr	r3, [pc, #56]	@ (80011b4 <DMA1_Stream0_IRQHandler+0x190>)
 800117a:	681b      	ldr	r3, [r3, #0]
 800117c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800117e:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8001182:	4293      	cmp	r3, r2
 8001184:	d110      	bne.n	80011a8 <DMA1_Stream0_IRQHandler+0x184>
				{
					if((__DMA1_Stream0_Config__->Request.Stream->CR & DMA_SxCR_DBM_Msk) != 0)
 8001186:	4b0b      	ldr	r3, [pc, #44]	@ (80011b4 <DMA1_Stream0_IRQHandler+0x190>)
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	685b      	ldr	r3, [r3, #4]
 800118c:	681b      	ldr	r3, [r3, #0]
 800118e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001192:	2b00      	cmp	r3, #0
 8001194:	d004      	beq.n	80011a0 <DMA1_Stream0_IRQHandler+0x17c>
					{
						__DMA1_Stream0_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_1_ISR();
 8001196:	4b07      	ldr	r3, [pc, #28]	@ (80011b4 <DMA1_Stream0_IRQHandler+0x190>)
 8001198:	681b      	ldr	r3, [r3, #0]
 800119a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800119c:	4798      	blx	r3
				}
			}
		}

	}
}
 800119e:	e003      	b.n	80011a8 <DMA1_Stream0_IRQHandler+0x184>
						__DMA1_Stream0_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
 80011a0:	4b04      	ldr	r3, [pc, #16]	@ (80011b4 <DMA1_Stream0_IRQHandler+0x190>)
 80011a2:	681b      	ldr	r3, [r3, #0]
 80011a4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80011a6:	4798      	blx	r3
}
 80011a8:	bf00      	nop
 80011aa:	bd80      	pop	{r7, pc}
 80011ac:	40026000 	.word	0x40026000
 80011b0:	20000458 	.word	0x20000458
 80011b4:	20000418 	.word	0x20000418

080011b8 <DMA1_Stream1_IRQHandler>:

void DMA1_Stream1_IRQHandler(void)
{
 80011b8:	b580      	push	{r7, lr}
 80011ba:	af00      	add	r7, sp, #0
	DMA_LISR = DMA1 -> LISR;
 80011bc:	4b60      	ldr	r3, [pc, #384]	@ (8001340 <DMA1_Stream1_IRQHandler+0x188>)
 80011be:	681b      	ldr	r3, [r3, #0]
 80011c0:	4a60      	ldr	r2, [pc, #384]	@ (8001344 <DMA1_Stream1_IRQHandler+0x18c>)
 80011c2:	6013      	str	r3, [r2, #0]

	if(DMA_LISR & DMA_LISR_FEIF1)
 80011c4:	4b5f      	ldr	r3, [pc, #380]	@ (8001344 <DMA1_Stream1_IRQHandler+0x18c>)
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80011cc:	2b00      	cmp	r3, #0
 80011ce:	d015      	beq.n	80011fc <DMA1_Stream1_IRQHandler+0x44>
	{
		if(__DMA1_Stream1_Config__->interrupts & DMA_Configuration.DMA_Interrupts.Fifo_Error)
 80011d0:	4b5d      	ldr	r3, [pc, #372]	@ (8001348 <DMA1_Stream1_IRQHandler+0x190>)
 80011d2:	681b      	ldr	r3, [r3, #0]
 80011d4:	69db      	ldr	r3, [r3, #28]
 80011d6:	2280      	movs	r2, #128	@ 0x80
 80011d8:	4013      	ands	r3, r2
 80011da:	2b00      	cmp	r3, #0
 80011dc:	d00e      	beq.n	80011fc <DMA1_Stream1_IRQHandler+0x44>
		{
			if (__DMA1_Stream1_Config__ -> ISR_Routines.FIFO_Error_ISR)
 80011de:	4b5a      	ldr	r3, [pc, #360]	@ (8001348 <DMA1_Stream1_IRQHandler+0x190>)
 80011e0:	681b      	ldr	r3, [r3, #0]
 80011e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80011e4:	2b00      	cmp	r3, #0
 80011e6:	d009      	beq.n	80011fc <DMA1_Stream1_IRQHandler+0x44>
			{
				__DMA1_Stream1_Config__ ->ISR_Routines.FIFO_Error_ISR();
 80011e8:	4b57      	ldr	r3, [pc, #348]	@ (8001348 <DMA1_Stream1_IRQHandler+0x190>)
 80011ea:	681b      	ldr	r3, [r3, #0]
 80011ec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80011ee:	4798      	blx	r3
				DMA1 -> LIFCR |= DMA_LIFCR_CFEIF1;
 80011f0:	4b53      	ldr	r3, [pc, #332]	@ (8001340 <DMA1_Stream1_IRQHandler+0x188>)
 80011f2:	689b      	ldr	r3, [r3, #8]
 80011f4:	4a52      	ldr	r2, [pc, #328]	@ (8001340 <DMA1_Stream1_IRQHandler+0x188>)
 80011f6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80011fa:	6093      	str	r3, [r2, #8]
			}
		}
	}

	if(DMA_LISR & DMA_LISR_DMEIF1)
 80011fc:	4b51      	ldr	r3, [pc, #324]	@ (8001344 <DMA1_Stream1_IRQHandler+0x18c>)
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001204:	2b00      	cmp	r3, #0
 8001206:	d015      	beq.n	8001234 <DMA1_Stream1_IRQHandler+0x7c>
	{
		if(__DMA1_Stream1_Config__->interrupts & DMA_Configuration.DMA_Interrupts.Direct_Mode_Error)
 8001208:	4b4f      	ldr	r3, [pc, #316]	@ (8001348 <DMA1_Stream1_IRQHandler+0x190>)
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	69db      	ldr	r3, [r3, #28]
 800120e:	2202      	movs	r2, #2
 8001210:	4013      	ands	r3, r2
 8001212:	2b00      	cmp	r3, #0
 8001214:	d00e      	beq.n	8001234 <DMA1_Stream1_IRQHandler+0x7c>
		{
			if (__DMA1_Stream1_Config__ -> ISR_Routines.Direct_Mode_Error_ISR)
 8001216:	4b4c      	ldr	r3, [pc, #304]	@ (8001348 <DMA1_Stream1_IRQHandler+0x190>)
 8001218:	681b      	ldr	r3, [r3, #0]
 800121a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800121c:	2b00      	cmp	r3, #0
 800121e:	d009      	beq.n	8001234 <DMA1_Stream1_IRQHandler+0x7c>
			{
				__DMA1_Stream1_Config__ ->ISR_Routines.Direct_Mode_Error_ISR();
 8001220:	4b49      	ldr	r3, [pc, #292]	@ (8001348 <DMA1_Stream1_IRQHandler+0x190>)
 8001222:	681b      	ldr	r3, [r3, #0]
 8001224:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001226:	4798      	blx	r3
				DMA1 -> LIFCR |= DMA_LIFCR_CDMEIF1;
 8001228:	4b45      	ldr	r3, [pc, #276]	@ (8001340 <DMA1_Stream1_IRQHandler+0x188>)
 800122a:	689b      	ldr	r3, [r3, #8]
 800122c:	4a44      	ldr	r2, [pc, #272]	@ (8001340 <DMA1_Stream1_IRQHandler+0x188>)
 800122e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001232:	6093      	str	r3, [r2, #8]
			}
		}
	}

	if(DMA_LISR & DMA_LISR_TEIF1)
 8001234:	4b43      	ldr	r3, [pc, #268]	@ (8001344 <DMA1_Stream1_IRQHandler+0x18c>)
 8001236:	681b      	ldr	r3, [r3, #0]
 8001238:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800123c:	2b00      	cmp	r3, #0
 800123e:	d015      	beq.n	800126c <DMA1_Stream1_IRQHandler+0xb4>
	{
		if(__DMA1_Stream1_Config__->interrupts & DMA_Configuration.DMA_Interrupts.Transfer_Error)
 8001240:	4b41      	ldr	r3, [pc, #260]	@ (8001348 <DMA1_Stream1_IRQHandler+0x190>)
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	69db      	ldr	r3, [r3, #28]
 8001246:	2204      	movs	r2, #4
 8001248:	4013      	ands	r3, r2
 800124a:	2b00      	cmp	r3, #0
 800124c:	d00e      	beq.n	800126c <DMA1_Stream1_IRQHandler+0xb4>
		{
			if (__DMA1_Stream1_Config__ -> ISR_Routines.Transfer_Error_ISR)
 800124e:	4b3e      	ldr	r3, [pc, #248]	@ (8001348 <DMA1_Stream1_IRQHandler+0x190>)
 8001250:	681b      	ldr	r3, [r3, #0]
 8001252:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001254:	2b00      	cmp	r3, #0
 8001256:	d009      	beq.n	800126c <DMA1_Stream1_IRQHandler+0xb4>
			{
				__DMA1_Stream1_Config__ ->ISR_Routines.Transfer_Error_ISR();
 8001258:	4b3b      	ldr	r3, [pc, #236]	@ (8001348 <DMA1_Stream1_IRQHandler+0x190>)
 800125a:	681b      	ldr	r3, [r3, #0]
 800125c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800125e:	4798      	blx	r3
				DMA1 -> LIFCR |= DMA_LIFCR_CTEIF1;
 8001260:	4b37      	ldr	r3, [pc, #220]	@ (8001340 <DMA1_Stream1_IRQHandler+0x188>)
 8001262:	689b      	ldr	r3, [r3, #8]
 8001264:	4a36      	ldr	r2, [pc, #216]	@ (8001340 <DMA1_Stream1_IRQHandler+0x188>)
 8001266:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800126a:	6093      	str	r3, [r2, #8]
			}
		}
	}

	if(DMA_LISR & DMA_LISR_HTIF1)
 800126c:	4b35      	ldr	r3, [pc, #212]	@ (8001344 <DMA1_Stream1_IRQHandler+0x18c>)
 800126e:	681b      	ldr	r3, [r3, #0]
 8001270:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001274:	2b00      	cmp	r3, #0
 8001276:	d02d      	beq.n	80012d4 <DMA1_Stream1_IRQHandler+0x11c>
	{
		if(__DMA1_Stream1_Config__->interrupts & DMA_Configuration.DMA_Interrupts.Half_Transfer_Complete)
 8001278:	4b33      	ldr	r3, [pc, #204]	@ (8001348 <DMA1_Stream1_IRQHandler+0x190>)
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	69db      	ldr	r3, [r3, #28]
 800127e:	2208      	movs	r2, #8
 8001280:	4013      	ands	r3, r2
 8001282:	2b00      	cmp	r3, #0
 8001284:	d026      	beq.n	80012d4 <DMA1_Stream1_IRQHandler+0x11c>
		{
			if (__DMA1_Stream1_Config__ -> ISR_Routines.Half_Transfer_Complete_ISR)
 8001286:	4b30      	ldr	r3, [pc, #192]	@ (8001348 <DMA1_Stream1_IRQHandler+0x190>)
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800128c:	2b00      	cmp	r3, #0
 800128e:	d021      	beq.n	80012d4 <DMA1_Stream1_IRQHandler+0x11c>
			{
				__DMA1_Stream1_Config__ ->ISR_Routines.Half_Transfer_Complete_ISR();
 8001290:	4b2d      	ldr	r3, [pc, #180]	@ (8001348 <DMA1_Stream1_IRQHandler+0x190>)
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001296:	4798      	blx	r3
				DMA1 -> LIFCR |= DMA_LIFCR_CHTIF1;
 8001298:	4b29      	ldr	r3, [pc, #164]	@ (8001340 <DMA1_Stream1_IRQHandler+0x188>)
 800129a:	689b      	ldr	r3, [r3, #8]
 800129c:	4a28      	ldr	r2, [pc, #160]	@ (8001340 <DMA1_Stream1_IRQHandler+0x188>)
 800129e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80012a2:	6093      	str	r3, [r2, #8]

				if(__DMA1_Stream1_Config__->double_buffer_mode == DMA_Configuration.Double_Buffer_Mode.Enable )
 80012a4:	4b28      	ldr	r3, [pc, #160]	@ (8001348 <DMA1_Stream1_IRQHandler+0x190>)
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80012aa:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 80012ae:	4293      	cmp	r3, r2
 80012b0:	d110      	bne.n	80012d4 <DMA1_Stream1_IRQHandler+0x11c>
				{
					if((__DMA1_Stream1_Config__->Request.Stream->CR & DMA_SxCR_DBM_Msk) != 0)
 80012b2:	4b25      	ldr	r3, [pc, #148]	@ (8001348 <DMA1_Stream1_IRQHandler+0x190>)
 80012b4:	681b      	ldr	r3, [r3, #0]
 80012b6:	685b      	ldr	r3, [r3, #4]
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80012be:	2b00      	cmp	r3, #0
 80012c0:	d004      	beq.n	80012cc <DMA1_Stream1_IRQHandler+0x114>
					{
						__DMA1_Stream1_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_1_ISR();
 80012c2:	4b21      	ldr	r3, [pc, #132]	@ (8001348 <DMA1_Stream1_IRQHandler+0x190>)
 80012c4:	681b      	ldr	r3, [r3, #0]
 80012c6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80012c8:	4798      	blx	r3
 80012ca:	e003      	b.n	80012d4 <DMA1_Stream1_IRQHandler+0x11c>
					}
					else
					{
						__DMA1_Stream1_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
 80012cc:	4b1e      	ldr	r3, [pc, #120]	@ (8001348 <DMA1_Stream1_IRQHandler+0x190>)
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80012d2:	4798      	blx	r3
				}
			}
		}
	}

	if(DMA_LISR & DMA_LISR_TCIF1)
 80012d4:	4b1b      	ldr	r3, [pc, #108]	@ (8001344 <DMA1_Stream1_IRQHandler+0x18c>)
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80012dc:	2b00      	cmp	r3, #0
 80012de:	d02d      	beq.n	800133c <DMA1_Stream1_IRQHandler+0x184>
	{
		if(__DMA1_Stream1_Config__->interrupts & DMA_Configuration.DMA_Interrupts.Transfer_Complete)
 80012e0:	4b19      	ldr	r3, [pc, #100]	@ (8001348 <DMA1_Stream1_IRQHandler+0x190>)
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	69db      	ldr	r3, [r3, #28]
 80012e6:	2210      	movs	r2, #16
 80012e8:	4013      	ands	r3, r2
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	d026      	beq.n	800133c <DMA1_Stream1_IRQHandler+0x184>
		{
			if (__DMA1_Stream1_Config__ -> ISR_Routines.Full_Transfer_Commplete_ISR)
 80012ee:	4b16      	ldr	r3, [pc, #88]	@ (8001348 <DMA1_Stream1_IRQHandler+0x190>)
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	d021      	beq.n	800133c <DMA1_Stream1_IRQHandler+0x184>
			{
				__DMA1_Stream1_Config__ ->ISR_Routines.Full_Transfer_Commplete_ISR();
 80012f8:	4b13      	ldr	r3, [pc, #76]	@ (8001348 <DMA1_Stream1_IRQHandler+0x190>)
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012fe:	4798      	blx	r3
				DMA1 -> LIFCR |= DMA_LIFCR_CTCIF1;
 8001300:	4b0f      	ldr	r3, [pc, #60]	@ (8001340 <DMA1_Stream1_IRQHandler+0x188>)
 8001302:	689b      	ldr	r3, [r3, #8]
 8001304:	4a0e      	ldr	r2, [pc, #56]	@ (8001340 <DMA1_Stream1_IRQHandler+0x188>)
 8001306:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800130a:	6093      	str	r3, [r2, #8]

				if(__DMA1_Stream1_Config__->double_buffer_mode == DMA_Configuration.Double_Buffer_Mode.Enable )
 800130c:	4b0e      	ldr	r3, [pc, #56]	@ (8001348 <DMA1_Stream1_IRQHandler+0x190>)
 800130e:	681b      	ldr	r3, [r3, #0]
 8001310:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001312:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8001316:	4293      	cmp	r3, r2
 8001318:	d110      	bne.n	800133c <DMA1_Stream1_IRQHandler+0x184>
				{
					if((__DMA1_Stream1_Config__->Request.Stream->CR & DMA_SxCR_DBM_Msk) != 0)
 800131a:	4b0b      	ldr	r3, [pc, #44]	@ (8001348 <DMA1_Stream1_IRQHandler+0x190>)
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	685b      	ldr	r3, [r3, #4]
 8001320:	681b      	ldr	r3, [r3, #0]
 8001322:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001326:	2b00      	cmp	r3, #0
 8001328:	d004      	beq.n	8001334 <DMA1_Stream1_IRQHandler+0x17c>
					{
						__DMA1_Stream1_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_1_ISR();
 800132a:	4b07      	ldr	r3, [pc, #28]	@ (8001348 <DMA1_Stream1_IRQHandler+0x190>)
 800132c:	681b      	ldr	r3, [r3, #0]
 800132e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001330:	4798      	blx	r3
					}
				}
			}
		}
	}
}
 8001332:	e003      	b.n	800133c <DMA1_Stream1_IRQHandler+0x184>
						__DMA1_Stream1_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
 8001334:	4b04      	ldr	r3, [pc, #16]	@ (8001348 <DMA1_Stream1_IRQHandler+0x190>)
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800133a:	4798      	blx	r3
}
 800133c:	bf00      	nop
 800133e:	bd80      	pop	{r7, pc}
 8001340:	40026000 	.word	0x40026000
 8001344:	20000458 	.word	0x20000458
 8001348:	2000041c 	.word	0x2000041c

0800134c <DMA1_Stream2_IRQHandler>:


void DMA1_Stream2_IRQHandler(void)
{
 800134c:	b580      	push	{r7, lr}
 800134e:	af00      	add	r7, sp, #0
	DMA_LISR = DMA1 -> LISR;
 8001350:	4b64      	ldr	r3, [pc, #400]	@ (80014e4 <DMA1_Stream2_IRQHandler+0x198>)
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	4a64      	ldr	r2, [pc, #400]	@ (80014e8 <DMA1_Stream2_IRQHandler+0x19c>)
 8001356:	6013      	str	r3, [r2, #0]

	if(DMA_LISR & DMA_LISR_FEIF2)
 8001358:	4b63      	ldr	r3, [pc, #396]	@ (80014e8 <DMA1_Stream2_IRQHandler+0x19c>)
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001360:	2b00      	cmp	r3, #0
 8001362:	d015      	beq.n	8001390 <DMA1_Stream2_IRQHandler+0x44>
	{
		if(__DMA1_Stream2_Config__->interrupts & DMA_Configuration.DMA_Interrupts.Fifo_Error)
 8001364:	4b61      	ldr	r3, [pc, #388]	@ (80014ec <DMA1_Stream2_IRQHandler+0x1a0>)
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	69db      	ldr	r3, [r3, #28]
 800136a:	2280      	movs	r2, #128	@ 0x80
 800136c:	4013      	ands	r3, r2
 800136e:	2b00      	cmp	r3, #0
 8001370:	d00e      	beq.n	8001390 <DMA1_Stream2_IRQHandler+0x44>
		{
			if (__DMA1_Stream2_Config__ -> ISR_Routines.FIFO_Error_ISR)
 8001372:	4b5e      	ldr	r3, [pc, #376]	@ (80014ec <DMA1_Stream2_IRQHandler+0x1a0>)
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001378:	2b00      	cmp	r3, #0
 800137a:	d009      	beq.n	8001390 <DMA1_Stream2_IRQHandler+0x44>
			{
				__DMA1_Stream2_Config__ ->ISR_Routines.FIFO_Error_ISR();
 800137c:	4b5b      	ldr	r3, [pc, #364]	@ (80014ec <DMA1_Stream2_IRQHandler+0x1a0>)
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001382:	4798      	blx	r3
				DMA1 -> LIFCR |= DMA_LIFCR_CFEIF2;
 8001384:	4b57      	ldr	r3, [pc, #348]	@ (80014e4 <DMA1_Stream2_IRQHandler+0x198>)
 8001386:	689b      	ldr	r3, [r3, #8]
 8001388:	4a56      	ldr	r2, [pc, #344]	@ (80014e4 <DMA1_Stream2_IRQHandler+0x198>)
 800138a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800138e:	6093      	str	r3, [r2, #8]
			}
		}
	}

	if(DMA_LISR & DMA_LISR_DMEIF2)
 8001390:	4b55      	ldr	r3, [pc, #340]	@ (80014e8 <DMA1_Stream2_IRQHandler+0x19c>)
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001398:	2b00      	cmp	r3, #0
 800139a:	d015      	beq.n	80013c8 <DMA1_Stream2_IRQHandler+0x7c>
	{
		if(__DMA1_Stream2_Config__->interrupts & DMA_Configuration.DMA_Interrupts.Direct_Mode_Error)
 800139c:	4b53      	ldr	r3, [pc, #332]	@ (80014ec <DMA1_Stream2_IRQHandler+0x1a0>)
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	69db      	ldr	r3, [r3, #28]
 80013a2:	2202      	movs	r2, #2
 80013a4:	4013      	ands	r3, r2
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	d00e      	beq.n	80013c8 <DMA1_Stream2_IRQHandler+0x7c>
		{
			if (__DMA1_Stream2_Config__ -> ISR_Routines.Direct_Mode_Error_ISR)
 80013aa:	4b50      	ldr	r3, [pc, #320]	@ (80014ec <DMA1_Stream2_IRQHandler+0x1a0>)
 80013ac:	681b      	ldr	r3, [r3, #0]
 80013ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	d009      	beq.n	80013c8 <DMA1_Stream2_IRQHandler+0x7c>
			{
				__DMA1_Stream2_Config__ ->ISR_Routines.Direct_Mode_Error_ISR();
 80013b4:	4b4d      	ldr	r3, [pc, #308]	@ (80014ec <DMA1_Stream2_IRQHandler+0x1a0>)
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013ba:	4798      	blx	r3
				DMA1 -> LIFCR |= DMA_LIFCR_CDMEIF2;
 80013bc:	4b49      	ldr	r3, [pc, #292]	@ (80014e4 <DMA1_Stream2_IRQHandler+0x198>)
 80013be:	689b      	ldr	r3, [r3, #8]
 80013c0:	4a48      	ldr	r2, [pc, #288]	@ (80014e4 <DMA1_Stream2_IRQHandler+0x198>)
 80013c2:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80013c6:	6093      	str	r3, [r2, #8]
			}
		}
	}

	if(DMA_LISR & DMA_LISR_TEIF2)
 80013c8:	4b47      	ldr	r3, [pc, #284]	@ (80014e8 <DMA1_Stream2_IRQHandler+0x19c>)
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80013d0:	2b00      	cmp	r3, #0
 80013d2:	d01c      	beq.n	800140e <DMA1_Stream2_IRQHandler+0xc2>
	{
		if(__DMA1_Stream2_Config__->interrupts & DMA_Configuration.DMA_Interrupts.Transfer_Error)
 80013d4:	4b45      	ldr	r3, [pc, #276]	@ (80014ec <DMA1_Stream2_IRQHandler+0x1a0>)
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	69db      	ldr	r3, [r3, #28]
 80013da:	2204      	movs	r2, #4
 80013dc:	4013      	ands	r3, r2
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d015      	beq.n	800140e <DMA1_Stream2_IRQHandler+0xc2>
		{
			if(__DMA1_Stream2_Config__->interrupts & DMA_Configuration.DMA_Interrupts.Transfer_Error)
 80013e2:	4b42      	ldr	r3, [pc, #264]	@ (80014ec <DMA1_Stream2_IRQHandler+0x1a0>)
 80013e4:	681b      	ldr	r3, [r3, #0]
 80013e6:	69db      	ldr	r3, [r3, #28]
 80013e8:	2204      	movs	r2, #4
 80013ea:	4013      	ands	r3, r2
 80013ec:	2b00      	cmp	r3, #0
 80013ee:	d00e      	beq.n	800140e <DMA1_Stream2_IRQHandler+0xc2>
			{
				if (__DMA1_Stream2_Config__ -> ISR_Routines.Transfer_Error_ISR)
 80013f0:	4b3e      	ldr	r3, [pc, #248]	@ (80014ec <DMA1_Stream2_IRQHandler+0x1a0>)
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	d009      	beq.n	800140e <DMA1_Stream2_IRQHandler+0xc2>
				{
					__DMA1_Stream2_Config__ ->ISR_Routines.Transfer_Error_ISR();
 80013fa:	4b3c      	ldr	r3, [pc, #240]	@ (80014ec <DMA1_Stream2_IRQHandler+0x1a0>)
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001400:	4798      	blx	r3
					DMA1 -> LIFCR |= DMA_LIFCR_CTEIF2;
 8001402:	4b38      	ldr	r3, [pc, #224]	@ (80014e4 <DMA1_Stream2_IRQHandler+0x198>)
 8001404:	689b      	ldr	r3, [r3, #8]
 8001406:	4a37      	ldr	r2, [pc, #220]	@ (80014e4 <DMA1_Stream2_IRQHandler+0x198>)
 8001408:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800140c:	6093      	str	r3, [r2, #8]
				}
			}
		}
	}

	if(DMA_LISR & DMA_LISR_HTIF2)
 800140e:	4b36      	ldr	r3, [pc, #216]	@ (80014e8 <DMA1_Stream2_IRQHandler+0x19c>)
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001416:	2b00      	cmp	r3, #0
 8001418:	d02d      	beq.n	8001476 <DMA1_Stream2_IRQHandler+0x12a>
	{
		if(__DMA1_Stream2_Config__->interrupts & DMA_Configuration.DMA_Interrupts.Half_Transfer_Complete)
 800141a:	4b34      	ldr	r3, [pc, #208]	@ (80014ec <DMA1_Stream2_IRQHandler+0x1a0>)
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	69db      	ldr	r3, [r3, #28]
 8001420:	2208      	movs	r2, #8
 8001422:	4013      	ands	r3, r2
 8001424:	2b00      	cmp	r3, #0
 8001426:	d026      	beq.n	8001476 <DMA1_Stream2_IRQHandler+0x12a>
		{
			if (__DMA1_Stream2_Config__ -> ISR_Routines.Half_Transfer_Complete_ISR)
 8001428:	4b30      	ldr	r3, [pc, #192]	@ (80014ec <DMA1_Stream2_IRQHandler+0x1a0>)
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800142e:	2b00      	cmp	r3, #0
 8001430:	d021      	beq.n	8001476 <DMA1_Stream2_IRQHandler+0x12a>
			{
				__DMA1_Stream2_Config__ ->ISR_Routines.Half_Transfer_Complete_ISR();
 8001432:	4b2e      	ldr	r3, [pc, #184]	@ (80014ec <DMA1_Stream2_IRQHandler+0x1a0>)
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001438:	4798      	blx	r3
				DMA1 -> LIFCR |= DMA_LIFCR_CHTIF2;
 800143a:	4b2a      	ldr	r3, [pc, #168]	@ (80014e4 <DMA1_Stream2_IRQHandler+0x198>)
 800143c:	689b      	ldr	r3, [r3, #8]
 800143e:	4a29      	ldr	r2, [pc, #164]	@ (80014e4 <DMA1_Stream2_IRQHandler+0x198>)
 8001440:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001444:	6093      	str	r3, [r2, #8]

				if(__DMA1_Stream2_Config__->double_buffer_mode == DMA_Configuration.Double_Buffer_Mode.Enable )
 8001446:	4b29      	ldr	r3, [pc, #164]	@ (80014ec <DMA1_Stream2_IRQHandler+0x1a0>)
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800144c:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8001450:	4293      	cmp	r3, r2
 8001452:	d110      	bne.n	8001476 <DMA1_Stream2_IRQHandler+0x12a>
				{
					if((__DMA1_Stream2_Config__->Request.Stream->CR & DMA_SxCR_DBM_Msk) != 0)
 8001454:	4b25      	ldr	r3, [pc, #148]	@ (80014ec <DMA1_Stream2_IRQHandler+0x1a0>)
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	685b      	ldr	r3, [r3, #4]
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001460:	2b00      	cmp	r3, #0
 8001462:	d004      	beq.n	800146e <DMA1_Stream2_IRQHandler+0x122>
					{
						__DMA1_Stream2_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_1_ISR();
 8001464:	4b21      	ldr	r3, [pc, #132]	@ (80014ec <DMA1_Stream2_IRQHandler+0x1a0>)
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800146a:	4798      	blx	r3
 800146c:	e003      	b.n	8001476 <DMA1_Stream2_IRQHandler+0x12a>
					}
					else
					{
						__DMA1_Stream2_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
 800146e:	4b1f      	ldr	r3, [pc, #124]	@ (80014ec <DMA1_Stream2_IRQHandler+0x1a0>)
 8001470:	681b      	ldr	r3, [r3, #0]
 8001472:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001474:	4798      	blx	r3
				}
			}
		}
	}

	if(DMA_LISR & DMA_LISR_TCIF2)
 8001476:	4b1c      	ldr	r3, [pc, #112]	@ (80014e8 <DMA1_Stream2_IRQHandler+0x19c>)
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800147e:	2b00      	cmp	r3, #0
 8001480:	d02d      	beq.n	80014de <DMA1_Stream2_IRQHandler+0x192>
	{
		if(__DMA1_Stream2_Config__->interrupts & DMA_Configuration.DMA_Interrupts.Transfer_Complete)
 8001482:	4b1a      	ldr	r3, [pc, #104]	@ (80014ec <DMA1_Stream2_IRQHandler+0x1a0>)
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	69db      	ldr	r3, [r3, #28]
 8001488:	2210      	movs	r2, #16
 800148a:	4013      	ands	r3, r2
 800148c:	2b00      	cmp	r3, #0
 800148e:	d026      	beq.n	80014de <DMA1_Stream2_IRQHandler+0x192>
		{
			if (__DMA1_Stream2_Config__ -> ISR_Routines.Full_Transfer_Commplete_ISR)
 8001490:	4b16      	ldr	r3, [pc, #88]	@ (80014ec <DMA1_Stream2_IRQHandler+0x1a0>)
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001496:	2b00      	cmp	r3, #0
 8001498:	d021      	beq.n	80014de <DMA1_Stream2_IRQHandler+0x192>
			{
				__DMA1_Stream2_Config__ ->ISR_Routines.Full_Transfer_Commplete_ISR();
 800149a:	4b14      	ldr	r3, [pc, #80]	@ (80014ec <DMA1_Stream2_IRQHandler+0x1a0>)
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014a0:	4798      	blx	r3
				DMA1 -> LIFCR |= DMA_LIFCR_CTCIF2;
 80014a2:	4b10      	ldr	r3, [pc, #64]	@ (80014e4 <DMA1_Stream2_IRQHandler+0x198>)
 80014a4:	689b      	ldr	r3, [r3, #8]
 80014a6:	4a0f      	ldr	r2, [pc, #60]	@ (80014e4 <DMA1_Stream2_IRQHandler+0x198>)
 80014a8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80014ac:	6093      	str	r3, [r2, #8]

				if(__DMA1_Stream2_Config__->double_buffer_mode == DMA_Configuration.Double_Buffer_Mode.Enable )
 80014ae:	4b0f      	ldr	r3, [pc, #60]	@ (80014ec <DMA1_Stream2_IRQHandler+0x1a0>)
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80014b4:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 80014b8:	4293      	cmp	r3, r2
 80014ba:	d110      	bne.n	80014de <DMA1_Stream2_IRQHandler+0x192>
				{
					if((__DMA1_Stream2_Config__->Request.Stream->CR & DMA_SxCR_DBM_Msk) != 0)
 80014bc:	4b0b      	ldr	r3, [pc, #44]	@ (80014ec <DMA1_Stream2_IRQHandler+0x1a0>)
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	685b      	ldr	r3, [r3, #4]
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	d004      	beq.n	80014d6 <DMA1_Stream2_IRQHandler+0x18a>
					{
						__DMA1_Stream2_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_1_ISR();
 80014cc:	4b07      	ldr	r3, [pc, #28]	@ (80014ec <DMA1_Stream2_IRQHandler+0x1a0>)
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80014d2:	4798      	blx	r3
					}
				}
			}
		}
	}
}
 80014d4:	e003      	b.n	80014de <DMA1_Stream2_IRQHandler+0x192>
						__DMA1_Stream2_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
 80014d6:	4b05      	ldr	r3, [pc, #20]	@ (80014ec <DMA1_Stream2_IRQHandler+0x1a0>)
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80014dc:	4798      	blx	r3
}
 80014de:	bf00      	nop
 80014e0:	bd80      	pop	{r7, pc}
 80014e2:	bf00      	nop
 80014e4:	40026000 	.word	0x40026000
 80014e8:	20000458 	.word	0x20000458
 80014ec:	20000420 	.word	0x20000420

080014f0 <DMA1_Stream3_IRQHandler>:

void DMA1_Stream3_IRQHandler(void)
{
 80014f0:	b580      	push	{r7, lr}
 80014f2:	af00      	add	r7, sp, #0
	DMA_LISR = DMA1 -> LISR;
 80014f4:	4b60      	ldr	r3, [pc, #384]	@ (8001678 <DMA1_Stream3_IRQHandler+0x188>)
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	4a60      	ldr	r2, [pc, #384]	@ (800167c <DMA1_Stream3_IRQHandler+0x18c>)
 80014fa:	6013      	str	r3, [r2, #0]

	if(DMA_LISR & DMA_LISR_FEIF3)
 80014fc:	4b5f      	ldr	r3, [pc, #380]	@ (800167c <DMA1_Stream3_IRQHandler+0x18c>)
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001504:	2b00      	cmp	r3, #0
 8001506:	d015      	beq.n	8001534 <DMA1_Stream3_IRQHandler+0x44>
	{
		if(__DMA1_Stream3_Config__->interrupts & DMA_Configuration.DMA_Interrupts.Fifo_Error)
 8001508:	4b5d      	ldr	r3, [pc, #372]	@ (8001680 <DMA1_Stream3_IRQHandler+0x190>)
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	69db      	ldr	r3, [r3, #28]
 800150e:	2280      	movs	r2, #128	@ 0x80
 8001510:	4013      	ands	r3, r2
 8001512:	2b00      	cmp	r3, #0
 8001514:	d00e      	beq.n	8001534 <DMA1_Stream3_IRQHandler+0x44>
		{
			if (__DMA1_Stream3_Config__ -> ISR_Routines.FIFO_Error_ISR)
 8001516:	4b5a      	ldr	r3, [pc, #360]	@ (8001680 <DMA1_Stream3_IRQHandler+0x190>)
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800151c:	2b00      	cmp	r3, #0
 800151e:	d009      	beq.n	8001534 <DMA1_Stream3_IRQHandler+0x44>
			{
				__DMA1_Stream3_Config__ ->ISR_Routines.FIFO_Error_ISR();
 8001520:	4b57      	ldr	r3, [pc, #348]	@ (8001680 <DMA1_Stream3_IRQHandler+0x190>)
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001526:	4798      	blx	r3
				DMA1 -> LIFCR |= DMA_LIFCR_CFEIF3;
 8001528:	4b53      	ldr	r3, [pc, #332]	@ (8001678 <DMA1_Stream3_IRQHandler+0x188>)
 800152a:	689b      	ldr	r3, [r3, #8]
 800152c:	4a52      	ldr	r2, [pc, #328]	@ (8001678 <DMA1_Stream3_IRQHandler+0x188>)
 800152e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001532:	6093      	str	r3, [r2, #8]
			}
		}

	}

	if(DMA_LISR & DMA_LISR_DMEIF3)
 8001534:	4b51      	ldr	r3, [pc, #324]	@ (800167c <DMA1_Stream3_IRQHandler+0x18c>)
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800153c:	2b00      	cmp	r3, #0
 800153e:	d015      	beq.n	800156c <DMA1_Stream3_IRQHandler+0x7c>
	{
		if(__DMA1_Stream3_Config__->interrupts & DMA_Configuration.DMA_Interrupts.Direct_Mode_Error)
 8001540:	4b4f      	ldr	r3, [pc, #316]	@ (8001680 <DMA1_Stream3_IRQHandler+0x190>)
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	69db      	ldr	r3, [r3, #28]
 8001546:	2202      	movs	r2, #2
 8001548:	4013      	ands	r3, r2
 800154a:	2b00      	cmp	r3, #0
 800154c:	d00e      	beq.n	800156c <DMA1_Stream3_IRQHandler+0x7c>
		{
			if (__DMA1_Stream3_Config__ -> ISR_Routines.Direct_Mode_Error_ISR)
 800154e:	4b4c      	ldr	r3, [pc, #304]	@ (8001680 <DMA1_Stream3_IRQHandler+0x190>)
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001554:	2b00      	cmp	r3, #0
 8001556:	d009      	beq.n	800156c <DMA1_Stream3_IRQHandler+0x7c>
			{
				__DMA1_Stream3_Config__ ->ISR_Routines.Direct_Mode_Error_ISR();
 8001558:	4b49      	ldr	r3, [pc, #292]	@ (8001680 <DMA1_Stream3_IRQHandler+0x190>)
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800155e:	4798      	blx	r3
				DMA1 -> LIFCR |= DMA_LIFCR_CDMEIF3;
 8001560:	4b45      	ldr	r3, [pc, #276]	@ (8001678 <DMA1_Stream3_IRQHandler+0x188>)
 8001562:	689b      	ldr	r3, [r3, #8]
 8001564:	4a44      	ldr	r2, [pc, #272]	@ (8001678 <DMA1_Stream3_IRQHandler+0x188>)
 8001566:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800156a:	6093      	str	r3, [r2, #8]
			}
		}

	}

	if(DMA_LISR & DMA_LISR_TEIF3)
 800156c:	4b43      	ldr	r3, [pc, #268]	@ (800167c <DMA1_Stream3_IRQHandler+0x18c>)
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001574:	2b00      	cmp	r3, #0
 8001576:	d015      	beq.n	80015a4 <DMA1_Stream3_IRQHandler+0xb4>
	{
		if(__DMA1_Stream3_Config__->interrupts & DMA_Configuration.DMA_Interrupts.Transfer_Error)
 8001578:	4b41      	ldr	r3, [pc, #260]	@ (8001680 <DMA1_Stream3_IRQHandler+0x190>)
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	69db      	ldr	r3, [r3, #28]
 800157e:	2204      	movs	r2, #4
 8001580:	4013      	ands	r3, r2
 8001582:	2b00      	cmp	r3, #0
 8001584:	d00e      	beq.n	80015a4 <DMA1_Stream3_IRQHandler+0xb4>
		{
			if (__DMA1_Stream3_Config__ -> ISR_Routines.Transfer_Error_ISR)
 8001586:	4b3e      	ldr	r3, [pc, #248]	@ (8001680 <DMA1_Stream3_IRQHandler+0x190>)
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800158c:	2b00      	cmp	r3, #0
 800158e:	d009      	beq.n	80015a4 <DMA1_Stream3_IRQHandler+0xb4>
			{
				__DMA1_Stream3_Config__ ->ISR_Routines.Transfer_Error_ISR();
 8001590:	4b3b      	ldr	r3, [pc, #236]	@ (8001680 <DMA1_Stream3_IRQHandler+0x190>)
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001596:	4798      	blx	r3
				DMA1 -> LIFCR |= DMA_LIFCR_CTEIF3;
 8001598:	4b37      	ldr	r3, [pc, #220]	@ (8001678 <DMA1_Stream3_IRQHandler+0x188>)
 800159a:	689b      	ldr	r3, [r3, #8]
 800159c:	4a36      	ldr	r2, [pc, #216]	@ (8001678 <DMA1_Stream3_IRQHandler+0x188>)
 800159e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80015a2:	6093      	str	r3, [r2, #8]
			}
		}
	}

	if(DMA_LISR & DMA_LISR_HTIF3)
 80015a4:	4b35      	ldr	r3, [pc, #212]	@ (800167c <DMA1_Stream3_IRQHandler+0x18c>)
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	d02d      	beq.n	800160c <DMA1_Stream3_IRQHandler+0x11c>
	{
		if(__DMA1_Stream3_Config__->interrupts & DMA_Configuration.DMA_Interrupts.Half_Transfer_Complete)
 80015b0:	4b33      	ldr	r3, [pc, #204]	@ (8001680 <DMA1_Stream3_IRQHandler+0x190>)
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	69db      	ldr	r3, [r3, #28]
 80015b6:	2208      	movs	r2, #8
 80015b8:	4013      	ands	r3, r2
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d026      	beq.n	800160c <DMA1_Stream3_IRQHandler+0x11c>
		{
			if (__DMA1_Stream3_Config__ -> ISR_Routines.Half_Transfer_Complete_ISR)
 80015be:	4b30      	ldr	r3, [pc, #192]	@ (8001680 <DMA1_Stream3_IRQHandler+0x190>)
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80015c4:	2b00      	cmp	r3, #0
 80015c6:	d021      	beq.n	800160c <DMA1_Stream3_IRQHandler+0x11c>
			{
				__DMA1_Stream3_Config__ ->ISR_Routines.Half_Transfer_Complete_ISR();
 80015c8:	4b2d      	ldr	r3, [pc, #180]	@ (8001680 <DMA1_Stream3_IRQHandler+0x190>)
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80015ce:	4798      	blx	r3
				DMA1 -> LIFCR |= DMA_LIFCR_CHTIF3;
 80015d0:	4b29      	ldr	r3, [pc, #164]	@ (8001678 <DMA1_Stream3_IRQHandler+0x188>)
 80015d2:	689b      	ldr	r3, [r3, #8]
 80015d4:	4a28      	ldr	r2, [pc, #160]	@ (8001678 <DMA1_Stream3_IRQHandler+0x188>)
 80015d6:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80015da:	6093      	str	r3, [r2, #8]

				if(__DMA1_Stream3_Config__->double_buffer_mode == DMA_Configuration.Double_Buffer_Mode.Enable )
 80015dc:	4b28      	ldr	r3, [pc, #160]	@ (8001680 <DMA1_Stream3_IRQHandler+0x190>)
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80015e2:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 80015e6:	4293      	cmp	r3, r2
 80015e8:	d110      	bne.n	800160c <DMA1_Stream3_IRQHandler+0x11c>
				{
					if((__DMA1_Stream3_Config__->Request.Stream->CR & DMA_SxCR_DBM_Msk) != 0)
 80015ea:	4b25      	ldr	r3, [pc, #148]	@ (8001680 <DMA1_Stream3_IRQHandler+0x190>)
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	685b      	ldr	r3, [r3, #4]
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d004      	beq.n	8001604 <DMA1_Stream3_IRQHandler+0x114>
					{
						__DMA1_Stream3_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_1_ISR();
 80015fa:	4b21      	ldr	r3, [pc, #132]	@ (8001680 <DMA1_Stream3_IRQHandler+0x190>)
 80015fc:	681b      	ldr	r3, [r3, #0]
 80015fe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001600:	4798      	blx	r3
 8001602:	e003      	b.n	800160c <DMA1_Stream3_IRQHandler+0x11c>
					}
					else
					{
						__DMA1_Stream3_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
 8001604:	4b1e      	ldr	r3, [pc, #120]	@ (8001680 <DMA1_Stream3_IRQHandler+0x190>)
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800160a:	4798      	blx	r3
				}
			}
		}
	}

	if(DMA_LISR & DMA_LISR_TCIF3)
 800160c:	4b1b      	ldr	r3, [pc, #108]	@ (800167c <DMA1_Stream3_IRQHandler+0x18c>)
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001614:	2b00      	cmp	r3, #0
 8001616:	d02d      	beq.n	8001674 <DMA1_Stream3_IRQHandler+0x184>
	{
		if(__DMA1_Stream3_Config__->interrupts & DMA_Configuration.DMA_Interrupts.Transfer_Complete)
 8001618:	4b19      	ldr	r3, [pc, #100]	@ (8001680 <DMA1_Stream3_IRQHandler+0x190>)
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	69db      	ldr	r3, [r3, #28]
 800161e:	2210      	movs	r2, #16
 8001620:	4013      	ands	r3, r2
 8001622:	2b00      	cmp	r3, #0
 8001624:	d026      	beq.n	8001674 <DMA1_Stream3_IRQHandler+0x184>
		{
			if (__DMA1_Stream3_Config__ -> ISR_Routines.Full_Transfer_Commplete_ISR)
 8001626:	4b16      	ldr	r3, [pc, #88]	@ (8001680 <DMA1_Stream3_IRQHandler+0x190>)
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800162c:	2b00      	cmp	r3, #0
 800162e:	d021      	beq.n	8001674 <DMA1_Stream3_IRQHandler+0x184>
			{
				__DMA1_Stream3_Config__ ->ISR_Routines.Full_Transfer_Commplete_ISR();
 8001630:	4b13      	ldr	r3, [pc, #76]	@ (8001680 <DMA1_Stream3_IRQHandler+0x190>)
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001636:	4798      	blx	r3
				DMA1 -> LIFCR |= DMA_LIFCR_CTCIF3;
 8001638:	4b0f      	ldr	r3, [pc, #60]	@ (8001678 <DMA1_Stream3_IRQHandler+0x188>)
 800163a:	689b      	ldr	r3, [r3, #8]
 800163c:	4a0e      	ldr	r2, [pc, #56]	@ (8001678 <DMA1_Stream3_IRQHandler+0x188>)
 800163e:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8001642:	6093      	str	r3, [r2, #8]

				if(__DMA1_Stream3_Config__->double_buffer_mode == DMA_Configuration.Double_Buffer_Mode.Enable )
 8001644:	4b0e      	ldr	r3, [pc, #56]	@ (8001680 <DMA1_Stream3_IRQHandler+0x190>)
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800164a:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800164e:	4293      	cmp	r3, r2
 8001650:	d110      	bne.n	8001674 <DMA1_Stream3_IRQHandler+0x184>
				{
					if((__DMA1_Stream3_Config__->Request.Stream->CR & DMA_SxCR_DBM_Msk) != 0)
 8001652:	4b0b      	ldr	r3, [pc, #44]	@ (8001680 <DMA1_Stream3_IRQHandler+0x190>)
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	685b      	ldr	r3, [r3, #4]
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800165e:	2b00      	cmp	r3, #0
 8001660:	d004      	beq.n	800166c <DMA1_Stream3_IRQHandler+0x17c>
					{
						__DMA1_Stream3_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_1_ISR();
 8001662:	4b07      	ldr	r3, [pc, #28]	@ (8001680 <DMA1_Stream3_IRQHandler+0x190>)
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001668:	4798      	blx	r3
					}
				}
			}
		}
	}
}
 800166a:	e003      	b.n	8001674 <DMA1_Stream3_IRQHandler+0x184>
						__DMA1_Stream3_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
 800166c:	4b04      	ldr	r3, [pc, #16]	@ (8001680 <DMA1_Stream3_IRQHandler+0x190>)
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001672:	4798      	blx	r3
}
 8001674:	bf00      	nop
 8001676:	bd80      	pop	{r7, pc}
 8001678:	40026000 	.word	0x40026000
 800167c:	20000458 	.word	0x20000458
 8001680:	20000424 	.word	0x20000424

08001684 <DMA1_Stream4_IRQHandler>:

void DMA1_Stream4_IRQHandler(void)
{
 8001684:	b580      	push	{r7, lr}
 8001686:	af00      	add	r7, sp, #0
	DMA_HISR = DMA1 -> HISR;
 8001688:	4b4f      	ldr	r3, [pc, #316]	@ (80017c8 <DMA1_Stream4_IRQHandler+0x144>)
 800168a:	685b      	ldr	r3, [r3, #4]
 800168c:	4a4f      	ldr	r2, [pc, #316]	@ (80017cc <DMA1_Stream4_IRQHandler+0x148>)
 800168e:	6013      	str	r3, [r2, #0]

	if(DMA_HISR & DMA_HISR_FEIF4)
 8001690:	4b4e      	ldr	r3, [pc, #312]	@ (80017cc <DMA1_Stream4_IRQHandler+0x148>)
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	f003 0301 	and.w	r3, r3, #1
 8001698:	2b00      	cmp	r3, #0
 800169a:	d00e      	beq.n	80016ba <DMA1_Stream4_IRQHandler+0x36>
	{
		if (__DMA1_Stream4_Config__ -> ISR_Routines.FIFO_Error_ISR)
 800169c:	4b4c      	ldr	r3, [pc, #304]	@ (80017d0 <DMA1_Stream4_IRQHandler+0x14c>)
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	d009      	beq.n	80016ba <DMA1_Stream4_IRQHandler+0x36>
		{
			__DMA1_Stream4_Config__ ->ISR_Routines.FIFO_Error_ISR();
 80016a6:	4b4a      	ldr	r3, [pc, #296]	@ (80017d0 <DMA1_Stream4_IRQHandler+0x14c>)
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80016ac:	4798      	blx	r3
			DMA1 -> LIFCR |= DMA_HIFCR_CFEIF5;
 80016ae:	4b46      	ldr	r3, [pc, #280]	@ (80017c8 <DMA1_Stream4_IRQHandler+0x144>)
 80016b0:	689b      	ldr	r3, [r3, #8]
 80016b2:	4a45      	ldr	r2, [pc, #276]	@ (80017c8 <DMA1_Stream4_IRQHandler+0x144>)
 80016b4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80016b8:	6093      	str	r3, [r2, #8]
		}
	}

	if(DMA_HISR & DMA_HISR_DMEIF4)
 80016ba:	4b44      	ldr	r3, [pc, #272]	@ (80017cc <DMA1_Stream4_IRQHandler+0x148>)
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	f003 0304 	and.w	r3, r3, #4
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	d00e      	beq.n	80016e4 <DMA1_Stream4_IRQHandler+0x60>
	{
		if (__DMA1_Stream4_Config__ -> ISR_Routines.Direct_Mode_Error_ISR)
 80016c6:	4b42      	ldr	r3, [pc, #264]	@ (80017d0 <DMA1_Stream4_IRQHandler+0x14c>)
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	d009      	beq.n	80016e4 <DMA1_Stream4_IRQHandler+0x60>
		{
			__DMA1_Stream4_Config__ ->ISR_Routines.Direct_Mode_Error_ISR();
 80016d0:	4b3f      	ldr	r3, [pc, #252]	@ (80017d0 <DMA1_Stream4_IRQHandler+0x14c>)
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016d6:	4798      	blx	r3
			DMA1 -> HIFCR |= DMA_HIFCR_CDMEIF4;
 80016d8:	4b3b      	ldr	r3, [pc, #236]	@ (80017c8 <DMA1_Stream4_IRQHandler+0x144>)
 80016da:	68db      	ldr	r3, [r3, #12]
 80016dc:	4a3a      	ldr	r2, [pc, #232]	@ (80017c8 <DMA1_Stream4_IRQHandler+0x144>)
 80016de:	f043 0304 	orr.w	r3, r3, #4
 80016e2:	60d3      	str	r3, [r2, #12]
		}
	}

	if(DMA_HISR & DMA_HISR_TEIF4)
 80016e4:	4b39      	ldr	r3, [pc, #228]	@ (80017cc <DMA1_Stream4_IRQHandler+0x148>)
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	f003 0308 	and.w	r3, r3, #8
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	d00e      	beq.n	800170e <DMA1_Stream4_IRQHandler+0x8a>
	{
		if (__DMA1_Stream4_Config__ -> ISR_Routines.Transfer_Error_ISR)
 80016f0:	4b37      	ldr	r3, [pc, #220]	@ (80017d0 <DMA1_Stream4_IRQHandler+0x14c>)
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	d009      	beq.n	800170e <DMA1_Stream4_IRQHandler+0x8a>
		{
			__DMA1_Stream4_Config__ ->ISR_Routines.Transfer_Error_ISR();
 80016fa:	4b35      	ldr	r3, [pc, #212]	@ (80017d0 <DMA1_Stream4_IRQHandler+0x14c>)
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001700:	4798      	blx	r3
			DMA1 -> HIFCR |= DMA_HIFCR_CTEIF4;
 8001702:	4b31      	ldr	r3, [pc, #196]	@ (80017c8 <DMA1_Stream4_IRQHandler+0x144>)
 8001704:	68db      	ldr	r3, [r3, #12]
 8001706:	4a30      	ldr	r2, [pc, #192]	@ (80017c8 <DMA1_Stream4_IRQHandler+0x144>)
 8001708:	f043 0308 	orr.w	r3, r3, #8
 800170c:	60d3      	str	r3, [r2, #12]
		}
	}

	if(DMA_HISR & DMA_HISR_HTIF4)
 800170e:	4b2f      	ldr	r3, [pc, #188]	@ (80017cc <DMA1_Stream4_IRQHandler+0x148>)
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	f003 0310 	and.w	r3, r3, #16
 8001716:	2b00      	cmp	r3, #0
 8001718:	d026      	beq.n	8001768 <DMA1_Stream4_IRQHandler+0xe4>
	{
		if (__DMA1_Stream4_Config__ -> ISR_Routines.Half_Transfer_Complete_ISR)
 800171a:	4b2d      	ldr	r3, [pc, #180]	@ (80017d0 <DMA1_Stream4_IRQHandler+0x14c>)
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001720:	2b00      	cmp	r3, #0
 8001722:	d021      	beq.n	8001768 <DMA1_Stream4_IRQHandler+0xe4>
		{
			__DMA1_Stream4_Config__ ->ISR_Routines.Half_Transfer_Complete_ISR();
 8001724:	4b2a      	ldr	r3, [pc, #168]	@ (80017d0 <DMA1_Stream4_IRQHandler+0x14c>)
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800172a:	4798      	blx	r3
			DMA1 -> HIFCR |= DMA_HIFCR_CHTIF4;
 800172c:	4b26      	ldr	r3, [pc, #152]	@ (80017c8 <DMA1_Stream4_IRQHandler+0x144>)
 800172e:	68db      	ldr	r3, [r3, #12]
 8001730:	4a25      	ldr	r2, [pc, #148]	@ (80017c8 <DMA1_Stream4_IRQHandler+0x144>)
 8001732:	f043 0310 	orr.w	r3, r3, #16
 8001736:	60d3      	str	r3, [r2, #12]

			if(__DMA1_Stream4_Config__->double_buffer_mode == DMA_Configuration.Double_Buffer_Mode.Enable )
 8001738:	4b25      	ldr	r3, [pc, #148]	@ (80017d0 <DMA1_Stream4_IRQHandler+0x14c>)
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800173e:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8001742:	4293      	cmp	r3, r2
 8001744:	d110      	bne.n	8001768 <DMA1_Stream4_IRQHandler+0xe4>
			{
				if((__DMA1_Stream4_Config__->Request.Stream->CR & DMA_SxCR_DBM_Msk) != 0)
 8001746:	4b22      	ldr	r3, [pc, #136]	@ (80017d0 <DMA1_Stream4_IRQHandler+0x14c>)
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	685b      	ldr	r3, [r3, #4]
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001752:	2b00      	cmp	r3, #0
 8001754:	d004      	beq.n	8001760 <DMA1_Stream4_IRQHandler+0xdc>
				{
					__DMA1_Stream4_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_1_ISR();
 8001756:	4b1e      	ldr	r3, [pc, #120]	@ (80017d0 <DMA1_Stream4_IRQHandler+0x14c>)
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800175c:	4798      	blx	r3
 800175e:	e003      	b.n	8001768 <DMA1_Stream4_IRQHandler+0xe4>
				}
				else
				{
					__DMA1_Stream4_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
 8001760:	4b1b      	ldr	r3, [pc, #108]	@ (80017d0 <DMA1_Stream4_IRQHandler+0x14c>)
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001766:	4798      	blx	r3
				}
			}
		}
	}

	if(DMA_HISR & DMA_HISR_TCIF4)
 8001768:	4b18      	ldr	r3, [pc, #96]	@ (80017cc <DMA1_Stream4_IRQHandler+0x148>)
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	f003 0320 	and.w	r3, r3, #32
 8001770:	2b00      	cmp	r3, #0
 8001772:	d026      	beq.n	80017c2 <DMA1_Stream4_IRQHandler+0x13e>
	{
		if (__DMA1_Stream4_Config__ -> ISR_Routines.Full_Transfer_Commplete_ISR)
 8001774:	4b16      	ldr	r3, [pc, #88]	@ (80017d0 <DMA1_Stream4_IRQHandler+0x14c>)
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800177a:	2b00      	cmp	r3, #0
 800177c:	d021      	beq.n	80017c2 <DMA1_Stream4_IRQHandler+0x13e>
		{
			__DMA1_Stream4_Config__ ->ISR_Routines.Full_Transfer_Commplete_ISR();
 800177e:	4b14      	ldr	r3, [pc, #80]	@ (80017d0 <DMA1_Stream4_IRQHandler+0x14c>)
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001784:	4798      	blx	r3
			DMA1 -> HIFCR |= DMA_HIFCR_CTCIF4;
 8001786:	4b10      	ldr	r3, [pc, #64]	@ (80017c8 <DMA1_Stream4_IRQHandler+0x144>)
 8001788:	68db      	ldr	r3, [r3, #12]
 800178a:	4a0f      	ldr	r2, [pc, #60]	@ (80017c8 <DMA1_Stream4_IRQHandler+0x144>)
 800178c:	f043 0320 	orr.w	r3, r3, #32
 8001790:	60d3      	str	r3, [r2, #12]

			if(__DMA1_Stream4_Config__->double_buffer_mode == DMA_Configuration.Double_Buffer_Mode.Enable )
 8001792:	4b0f      	ldr	r3, [pc, #60]	@ (80017d0 <DMA1_Stream4_IRQHandler+0x14c>)
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001798:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800179c:	4293      	cmp	r3, r2
 800179e:	d110      	bne.n	80017c2 <DMA1_Stream4_IRQHandler+0x13e>
			{
				if((__DMA1_Stream4_Config__->Request.Stream->CR & DMA_SxCR_DBM_Msk) != 0)
 80017a0:	4b0b      	ldr	r3, [pc, #44]	@ (80017d0 <DMA1_Stream4_IRQHandler+0x14c>)
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	685b      	ldr	r3, [r3, #4]
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80017ac:	2b00      	cmp	r3, #0
 80017ae:	d004      	beq.n	80017ba <DMA1_Stream4_IRQHandler+0x136>
				{
					__DMA1_Stream4_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_1_ISR();
 80017b0:	4b07      	ldr	r3, [pc, #28]	@ (80017d0 <DMA1_Stream4_IRQHandler+0x14c>)
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80017b6:	4798      	blx	r3
					__DMA1_Stream4_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
				}
			}
		}
	}
}
 80017b8:	e003      	b.n	80017c2 <DMA1_Stream4_IRQHandler+0x13e>
					__DMA1_Stream4_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
 80017ba:	4b05      	ldr	r3, [pc, #20]	@ (80017d0 <DMA1_Stream4_IRQHandler+0x14c>)
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80017c0:	4798      	blx	r3
}
 80017c2:	bf00      	nop
 80017c4:	bd80      	pop	{r7, pc}
 80017c6:	bf00      	nop
 80017c8:	40026000 	.word	0x40026000
 80017cc:	2000045c 	.word	0x2000045c
 80017d0:	20000428 	.word	0x20000428

080017d4 <DMA1_Stream5_IRQHandler>:




void DMA1_Stream5_IRQHandler(void)
{
 80017d4:	b580      	push	{r7, lr}
 80017d6:	af00      	add	r7, sp, #0
	DMA_HISR = DMA1 -> HISR;
 80017d8:	4b4f      	ldr	r3, [pc, #316]	@ (8001918 <DMA1_Stream5_IRQHandler+0x144>)
 80017da:	685b      	ldr	r3, [r3, #4]
 80017dc:	4a4f      	ldr	r2, [pc, #316]	@ (800191c <DMA1_Stream5_IRQHandler+0x148>)
 80017de:	6013      	str	r3, [r2, #0]

	if(DMA_HISR & DMA_HISR_FEIF5)
 80017e0:	4b4e      	ldr	r3, [pc, #312]	@ (800191c <DMA1_Stream5_IRQHandler+0x148>)
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d00e      	beq.n	800180a <DMA1_Stream5_IRQHandler+0x36>
	{
		if (__DMA1_Stream5_Config__ -> ISR_Routines.FIFO_Error_ISR)
 80017ec:	4b4c      	ldr	r3, [pc, #304]	@ (8001920 <DMA1_Stream5_IRQHandler+0x14c>)
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80017f2:	2b00      	cmp	r3, #0
 80017f4:	d009      	beq.n	800180a <DMA1_Stream5_IRQHandler+0x36>
		{
			__DMA1_Stream5_Config__ ->ISR_Routines.FIFO_Error_ISR();
 80017f6:	4b4a      	ldr	r3, [pc, #296]	@ (8001920 <DMA1_Stream5_IRQHandler+0x14c>)
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80017fc:	4798      	blx	r3
			DMA1 -> HIFCR |= DMA_HIFCR_CFEIF5;
 80017fe:	4b46      	ldr	r3, [pc, #280]	@ (8001918 <DMA1_Stream5_IRQHandler+0x144>)
 8001800:	68db      	ldr	r3, [r3, #12]
 8001802:	4a45      	ldr	r2, [pc, #276]	@ (8001918 <DMA1_Stream5_IRQHandler+0x144>)
 8001804:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001808:	60d3      	str	r3, [r2, #12]
		}
	}

	if(DMA_HISR & DMA_HISR_DMEIF5)
 800180a:	4b44      	ldr	r3, [pc, #272]	@ (800191c <DMA1_Stream5_IRQHandler+0x148>)
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001812:	2b00      	cmp	r3, #0
 8001814:	d00e      	beq.n	8001834 <DMA1_Stream5_IRQHandler+0x60>
	{
		if (__DMA1_Stream5_Config__ -> ISR_Routines.Direct_Mode_Error_ISR)
 8001816:	4b42      	ldr	r3, [pc, #264]	@ (8001920 <DMA1_Stream5_IRQHandler+0x14c>)
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800181c:	2b00      	cmp	r3, #0
 800181e:	d009      	beq.n	8001834 <DMA1_Stream5_IRQHandler+0x60>
		{
			__DMA1_Stream5_Config__ ->ISR_Routines.Direct_Mode_Error_ISR();
 8001820:	4b3f      	ldr	r3, [pc, #252]	@ (8001920 <DMA1_Stream5_IRQHandler+0x14c>)
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001826:	4798      	blx	r3
			DMA1 -> HIFCR |= DMA_HIFCR_CDMEIF5;
 8001828:	4b3b      	ldr	r3, [pc, #236]	@ (8001918 <DMA1_Stream5_IRQHandler+0x144>)
 800182a:	68db      	ldr	r3, [r3, #12]
 800182c:	4a3a      	ldr	r2, [pc, #232]	@ (8001918 <DMA1_Stream5_IRQHandler+0x144>)
 800182e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001832:	60d3      	str	r3, [r2, #12]
		}
	}

	if(DMA_HISR & DMA_HISR_TEIF5)
 8001834:	4b39      	ldr	r3, [pc, #228]	@ (800191c <DMA1_Stream5_IRQHandler+0x148>)
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800183c:	2b00      	cmp	r3, #0
 800183e:	d00e      	beq.n	800185e <DMA1_Stream5_IRQHandler+0x8a>
	{
		if (__DMA1_Stream5_Config__ -> ISR_Routines.Transfer_Error_ISR)
 8001840:	4b37      	ldr	r3, [pc, #220]	@ (8001920 <DMA1_Stream5_IRQHandler+0x14c>)
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001846:	2b00      	cmp	r3, #0
 8001848:	d009      	beq.n	800185e <DMA1_Stream5_IRQHandler+0x8a>
		{
			__DMA1_Stream5_Config__ ->ISR_Routines.Transfer_Error_ISR();
 800184a:	4b35      	ldr	r3, [pc, #212]	@ (8001920 <DMA1_Stream5_IRQHandler+0x14c>)
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001850:	4798      	blx	r3
			DMA1 -> HIFCR |= DMA_HIFCR_CTEIF5;
 8001852:	4b31      	ldr	r3, [pc, #196]	@ (8001918 <DMA1_Stream5_IRQHandler+0x144>)
 8001854:	68db      	ldr	r3, [r3, #12]
 8001856:	4a30      	ldr	r2, [pc, #192]	@ (8001918 <DMA1_Stream5_IRQHandler+0x144>)
 8001858:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800185c:	60d3      	str	r3, [r2, #12]
		}
	}

	if(DMA_HISR & DMA_HISR_HTIF5)
 800185e:	4b2f      	ldr	r3, [pc, #188]	@ (800191c <DMA1_Stream5_IRQHandler+0x148>)
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001866:	2b00      	cmp	r3, #0
 8001868:	d026      	beq.n	80018b8 <DMA1_Stream5_IRQHandler+0xe4>
	{
		if (__DMA1_Stream5_Config__ -> ISR_Routines.Half_Transfer_Complete_ISR)
 800186a:	4b2d      	ldr	r3, [pc, #180]	@ (8001920 <DMA1_Stream5_IRQHandler+0x14c>)
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001870:	2b00      	cmp	r3, #0
 8001872:	d021      	beq.n	80018b8 <DMA1_Stream5_IRQHandler+0xe4>
		{
			__DMA1_Stream5_Config__ ->ISR_Routines.Half_Transfer_Complete_ISR();
 8001874:	4b2a      	ldr	r3, [pc, #168]	@ (8001920 <DMA1_Stream5_IRQHandler+0x14c>)
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800187a:	4798      	blx	r3
			DMA1 -> HIFCR |= DMA_HIFCR_CHTIF5;
 800187c:	4b26      	ldr	r3, [pc, #152]	@ (8001918 <DMA1_Stream5_IRQHandler+0x144>)
 800187e:	68db      	ldr	r3, [r3, #12]
 8001880:	4a25      	ldr	r2, [pc, #148]	@ (8001918 <DMA1_Stream5_IRQHandler+0x144>)
 8001882:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001886:	60d3      	str	r3, [r2, #12]

			if(__DMA1_Stream5_Config__->double_buffer_mode == DMA_Configuration.Double_Buffer_Mode.Enable )
 8001888:	4b25      	ldr	r3, [pc, #148]	@ (8001920 <DMA1_Stream5_IRQHandler+0x14c>)
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800188e:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8001892:	4293      	cmp	r3, r2
 8001894:	d110      	bne.n	80018b8 <DMA1_Stream5_IRQHandler+0xe4>
			{
				if((__DMA1_Stream5_Config__->Request.Stream->CR & DMA_SxCR_DBM_Msk) != 0)
 8001896:	4b22      	ldr	r3, [pc, #136]	@ (8001920 <DMA1_Stream5_IRQHandler+0x14c>)
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	685b      	ldr	r3, [r3, #4]
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	d004      	beq.n	80018b0 <DMA1_Stream5_IRQHandler+0xdc>
				{
					__DMA1_Stream5_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_1_ISR();
 80018a6:	4b1e      	ldr	r3, [pc, #120]	@ (8001920 <DMA1_Stream5_IRQHandler+0x14c>)
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80018ac:	4798      	blx	r3
 80018ae:	e003      	b.n	80018b8 <DMA1_Stream5_IRQHandler+0xe4>
				}
				else
				{
					__DMA1_Stream5_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
 80018b0:	4b1b      	ldr	r3, [pc, #108]	@ (8001920 <DMA1_Stream5_IRQHandler+0x14c>)
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80018b6:	4798      	blx	r3
				}
			}
		}
	}

	if(DMA_HISR & DMA_HISR_TCIF5)
 80018b8:	4b18      	ldr	r3, [pc, #96]	@ (800191c <DMA1_Stream5_IRQHandler+0x148>)
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80018c0:	2b00      	cmp	r3, #0
 80018c2:	d026      	beq.n	8001912 <DMA1_Stream5_IRQHandler+0x13e>
	{
		if (__DMA1_Stream5_Config__ -> ISR_Routines.Full_Transfer_Commplete_ISR)
 80018c4:	4b16      	ldr	r3, [pc, #88]	@ (8001920 <DMA1_Stream5_IRQHandler+0x14c>)
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	d021      	beq.n	8001912 <DMA1_Stream5_IRQHandler+0x13e>
		{
			__DMA1_Stream5_Config__ ->ISR_Routines.Full_Transfer_Commplete_ISR();
 80018ce:	4b14      	ldr	r3, [pc, #80]	@ (8001920 <DMA1_Stream5_IRQHandler+0x14c>)
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018d4:	4798      	blx	r3
			DMA1 -> HIFCR |= DMA_HIFCR_CTCIF5;
 80018d6:	4b10      	ldr	r3, [pc, #64]	@ (8001918 <DMA1_Stream5_IRQHandler+0x144>)
 80018d8:	68db      	ldr	r3, [r3, #12]
 80018da:	4a0f      	ldr	r2, [pc, #60]	@ (8001918 <DMA1_Stream5_IRQHandler+0x144>)
 80018dc:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80018e0:	60d3      	str	r3, [r2, #12]

			if(__DMA1_Stream5_Config__->double_buffer_mode == DMA_Configuration.Double_Buffer_Mode.Enable )
 80018e2:	4b0f      	ldr	r3, [pc, #60]	@ (8001920 <DMA1_Stream5_IRQHandler+0x14c>)
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80018e8:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 80018ec:	4293      	cmp	r3, r2
 80018ee:	d110      	bne.n	8001912 <DMA1_Stream5_IRQHandler+0x13e>
			{
				if((__DMA1_Stream5_Config__->Request.Stream->CR & DMA_SxCR_DBM_Msk) != 0)
 80018f0:	4b0b      	ldr	r3, [pc, #44]	@ (8001920 <DMA1_Stream5_IRQHandler+0x14c>)
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	685b      	ldr	r3, [r3, #4]
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	d004      	beq.n	800190a <DMA1_Stream5_IRQHandler+0x136>
				{
					__DMA1_Stream5_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_1_ISR();
 8001900:	4b07      	ldr	r3, [pc, #28]	@ (8001920 <DMA1_Stream5_IRQHandler+0x14c>)
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001906:	4798      	blx	r3
					__DMA1_Stream5_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
				}
			}
		}
	}
}
 8001908:	e003      	b.n	8001912 <DMA1_Stream5_IRQHandler+0x13e>
					__DMA1_Stream5_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
 800190a:	4b05      	ldr	r3, [pc, #20]	@ (8001920 <DMA1_Stream5_IRQHandler+0x14c>)
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001910:	4798      	blx	r3
}
 8001912:	bf00      	nop
 8001914:	bd80      	pop	{r7, pc}
 8001916:	bf00      	nop
 8001918:	40026000 	.word	0x40026000
 800191c:	2000045c 	.word	0x2000045c
 8001920:	2000042c 	.word	0x2000042c

08001924 <DMA1_Stream6_IRQHandler>:



void DMA1_Stream6_IRQHandler(void)
{
 8001924:	b580      	push	{r7, lr}
 8001926:	af00      	add	r7, sp, #0
	DMA_HISR = DMA1 -> HISR;
 8001928:	4b4f      	ldr	r3, [pc, #316]	@ (8001a68 <DMA1_Stream6_IRQHandler+0x144>)
 800192a:	685b      	ldr	r3, [r3, #4]
 800192c:	4a4f      	ldr	r2, [pc, #316]	@ (8001a6c <DMA1_Stream6_IRQHandler+0x148>)
 800192e:	6013      	str	r3, [r2, #0]

	if(DMA_HISR & DMA_HISR_FEIF6)
 8001930:	4b4e      	ldr	r3, [pc, #312]	@ (8001a6c <DMA1_Stream6_IRQHandler+0x148>)
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001938:	2b00      	cmp	r3, #0
 800193a:	d00e      	beq.n	800195a <DMA1_Stream6_IRQHandler+0x36>
	{
		if (__DMA1_Stream6_Config__ -> ISR_Routines.FIFO_Error_ISR)
 800193c:	4b4c      	ldr	r3, [pc, #304]	@ (8001a70 <DMA1_Stream6_IRQHandler+0x14c>)
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001942:	2b00      	cmp	r3, #0
 8001944:	d009      	beq.n	800195a <DMA1_Stream6_IRQHandler+0x36>
		{
			__DMA1_Stream6_Config__ ->ISR_Routines.FIFO_Error_ISR();
 8001946:	4b4a      	ldr	r3, [pc, #296]	@ (8001a70 <DMA1_Stream6_IRQHandler+0x14c>)
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800194c:	4798      	blx	r3
			DMA1 -> HIFCR |= DMA_HIFCR_CFEIF6;
 800194e:	4b46      	ldr	r3, [pc, #280]	@ (8001a68 <DMA1_Stream6_IRQHandler+0x144>)
 8001950:	68db      	ldr	r3, [r3, #12]
 8001952:	4a45      	ldr	r2, [pc, #276]	@ (8001a68 <DMA1_Stream6_IRQHandler+0x144>)
 8001954:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001958:	60d3      	str	r3, [r2, #12]
		}
	}

	if(DMA_HISR & DMA_HISR_DMEIF6)
 800195a:	4b44      	ldr	r3, [pc, #272]	@ (8001a6c <DMA1_Stream6_IRQHandler+0x148>)
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001962:	2b00      	cmp	r3, #0
 8001964:	d00e      	beq.n	8001984 <DMA1_Stream6_IRQHandler+0x60>
	{
		if (__DMA1_Stream6_Config__ -> ISR_Routines.Direct_Mode_Error_ISR)
 8001966:	4b42      	ldr	r3, [pc, #264]	@ (8001a70 <DMA1_Stream6_IRQHandler+0x14c>)
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800196c:	2b00      	cmp	r3, #0
 800196e:	d009      	beq.n	8001984 <DMA1_Stream6_IRQHandler+0x60>
		{
			__DMA1_Stream6_Config__ ->ISR_Routines.Direct_Mode_Error_ISR();
 8001970:	4b3f      	ldr	r3, [pc, #252]	@ (8001a70 <DMA1_Stream6_IRQHandler+0x14c>)
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001976:	4798      	blx	r3
			DMA1 -> HIFCR |= DMA_HIFCR_CDMEIF6;
 8001978:	4b3b      	ldr	r3, [pc, #236]	@ (8001a68 <DMA1_Stream6_IRQHandler+0x144>)
 800197a:	68db      	ldr	r3, [r3, #12]
 800197c:	4a3a      	ldr	r2, [pc, #232]	@ (8001a68 <DMA1_Stream6_IRQHandler+0x144>)
 800197e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001982:	60d3      	str	r3, [r2, #12]
		}
	}

	if(DMA_HISR & DMA_HISR_TEIF6)
 8001984:	4b39      	ldr	r3, [pc, #228]	@ (8001a6c <DMA1_Stream6_IRQHandler+0x148>)
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800198c:	2b00      	cmp	r3, #0
 800198e:	d00e      	beq.n	80019ae <DMA1_Stream6_IRQHandler+0x8a>
	{
		if (__DMA1_Stream6_Config__ -> ISR_Routines.Transfer_Error_ISR)
 8001990:	4b37      	ldr	r3, [pc, #220]	@ (8001a70 <DMA1_Stream6_IRQHandler+0x14c>)
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001996:	2b00      	cmp	r3, #0
 8001998:	d009      	beq.n	80019ae <DMA1_Stream6_IRQHandler+0x8a>
		{
			__DMA1_Stream6_Config__ ->ISR_Routines.Transfer_Error_ISR();
 800199a:	4b35      	ldr	r3, [pc, #212]	@ (8001a70 <DMA1_Stream6_IRQHandler+0x14c>)
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019a0:	4798      	blx	r3
			DMA1 -> HIFCR |= DMA_HIFCR_CTEIF6;
 80019a2:	4b31      	ldr	r3, [pc, #196]	@ (8001a68 <DMA1_Stream6_IRQHandler+0x144>)
 80019a4:	68db      	ldr	r3, [r3, #12]
 80019a6:	4a30      	ldr	r2, [pc, #192]	@ (8001a68 <DMA1_Stream6_IRQHandler+0x144>)
 80019a8:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80019ac:	60d3      	str	r3, [r2, #12]
		}
	}

	if(DMA_HISR & DMA_HISR_HTIF6)
 80019ae:	4b2f      	ldr	r3, [pc, #188]	@ (8001a6c <DMA1_Stream6_IRQHandler+0x148>)
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d026      	beq.n	8001a08 <DMA1_Stream6_IRQHandler+0xe4>
	{
		if (__DMA1_Stream6_Config__ -> ISR_Routines.Half_Transfer_Complete_ISR)
 80019ba:	4b2d      	ldr	r3, [pc, #180]	@ (8001a70 <DMA1_Stream6_IRQHandler+0x14c>)
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	d021      	beq.n	8001a08 <DMA1_Stream6_IRQHandler+0xe4>
		{
			__DMA1_Stream6_Config__ ->ISR_Routines.Half_Transfer_Complete_ISR();
 80019c4:	4b2a      	ldr	r3, [pc, #168]	@ (8001a70 <DMA1_Stream6_IRQHandler+0x14c>)
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80019ca:	4798      	blx	r3
			DMA1 -> HIFCR |= DMA_HIFCR_CHTIF6;
 80019cc:	4b26      	ldr	r3, [pc, #152]	@ (8001a68 <DMA1_Stream6_IRQHandler+0x144>)
 80019ce:	68db      	ldr	r3, [r3, #12]
 80019d0:	4a25      	ldr	r2, [pc, #148]	@ (8001a68 <DMA1_Stream6_IRQHandler+0x144>)
 80019d2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80019d6:	60d3      	str	r3, [r2, #12]

			if(__DMA1_Stream6_Config__->double_buffer_mode == DMA_Configuration.Double_Buffer_Mode.Enable )
 80019d8:	4b25      	ldr	r3, [pc, #148]	@ (8001a70 <DMA1_Stream6_IRQHandler+0x14c>)
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80019de:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 80019e2:	4293      	cmp	r3, r2
 80019e4:	d110      	bne.n	8001a08 <DMA1_Stream6_IRQHandler+0xe4>
			{
				if((__DMA1_Stream6_Config__->Request.Stream->CR & DMA_SxCR_DBM_Msk) != 0)
 80019e6:	4b22      	ldr	r3, [pc, #136]	@ (8001a70 <DMA1_Stream6_IRQHandler+0x14c>)
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	685b      	ldr	r3, [r3, #4]
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	d004      	beq.n	8001a00 <DMA1_Stream6_IRQHandler+0xdc>
				{
					__DMA1_Stream6_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_1_ISR();
 80019f6:	4b1e      	ldr	r3, [pc, #120]	@ (8001a70 <DMA1_Stream6_IRQHandler+0x14c>)
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80019fc:	4798      	blx	r3
 80019fe:	e003      	b.n	8001a08 <DMA1_Stream6_IRQHandler+0xe4>
				}
				else
				{
					__DMA1_Stream6_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
 8001a00:	4b1b      	ldr	r3, [pc, #108]	@ (8001a70 <DMA1_Stream6_IRQHandler+0x14c>)
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001a06:	4798      	blx	r3
				}
			}
		}
	}

	if(DMA_HISR & DMA_HISR_TCIF6)
 8001a08:	4b18      	ldr	r3, [pc, #96]	@ (8001a6c <DMA1_Stream6_IRQHandler+0x148>)
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	d026      	beq.n	8001a62 <DMA1_Stream6_IRQHandler+0x13e>
	{
		if (__DMA1_Stream6_Config__ -> ISR_Routines.Full_Transfer_Commplete_ISR)
 8001a14:	4b16      	ldr	r3, [pc, #88]	@ (8001a70 <DMA1_Stream6_IRQHandler+0x14c>)
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	d021      	beq.n	8001a62 <DMA1_Stream6_IRQHandler+0x13e>
		{
			__DMA1_Stream6_Config__ ->ISR_Routines.Full_Transfer_Commplete_ISR();
 8001a1e:	4b14      	ldr	r3, [pc, #80]	@ (8001a70 <DMA1_Stream6_IRQHandler+0x14c>)
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a24:	4798      	blx	r3
			DMA1 -> HIFCR |= DMA_HIFCR_CTCIF6;
 8001a26:	4b10      	ldr	r3, [pc, #64]	@ (8001a68 <DMA1_Stream6_IRQHandler+0x144>)
 8001a28:	68db      	ldr	r3, [r3, #12]
 8001a2a:	4a0f      	ldr	r2, [pc, #60]	@ (8001a68 <DMA1_Stream6_IRQHandler+0x144>)
 8001a2c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001a30:	60d3      	str	r3, [r2, #12]

			if(__DMA1_Stream6_Config__->double_buffer_mode == DMA_Configuration.Double_Buffer_Mode.Enable )
 8001a32:	4b0f      	ldr	r3, [pc, #60]	@ (8001a70 <DMA1_Stream6_IRQHandler+0x14c>)
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001a38:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8001a3c:	4293      	cmp	r3, r2
 8001a3e:	d110      	bne.n	8001a62 <DMA1_Stream6_IRQHandler+0x13e>
			{
				if((__DMA1_Stream6_Config__->Request.Stream->CR & DMA_SxCR_DBM_Msk) != 0)
 8001a40:	4b0b      	ldr	r3, [pc, #44]	@ (8001a70 <DMA1_Stream6_IRQHandler+0x14c>)
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	685b      	ldr	r3, [r3, #4]
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	d004      	beq.n	8001a5a <DMA1_Stream6_IRQHandler+0x136>
				{
					__DMA1_Stream6_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_1_ISR();
 8001a50:	4b07      	ldr	r3, [pc, #28]	@ (8001a70 <DMA1_Stream6_IRQHandler+0x14c>)
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001a56:	4798      	blx	r3
					__DMA1_Stream6_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
				}
			}
		}
	}
}
 8001a58:	e003      	b.n	8001a62 <DMA1_Stream6_IRQHandler+0x13e>
					__DMA1_Stream6_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
 8001a5a:	4b05      	ldr	r3, [pc, #20]	@ (8001a70 <DMA1_Stream6_IRQHandler+0x14c>)
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001a60:	4798      	blx	r3
}
 8001a62:	bf00      	nop
 8001a64:	bd80      	pop	{r7, pc}
 8001a66:	bf00      	nop
 8001a68:	40026000 	.word	0x40026000
 8001a6c:	2000045c 	.word	0x2000045c
 8001a70:	20000430 	.word	0x20000430

08001a74 <DMA1_Stream7_IRQHandler>:


void DMA1_Stream7_IRQHandler(void)
{
 8001a74:	b580      	push	{r7, lr}
 8001a76:	af00      	add	r7, sp, #0
	DMA_HISR = DMA1 -> HISR;
 8001a78:	4b4f      	ldr	r3, [pc, #316]	@ (8001bb8 <DMA1_Stream7_IRQHandler+0x144>)
 8001a7a:	685b      	ldr	r3, [r3, #4]
 8001a7c:	4a4f      	ldr	r2, [pc, #316]	@ (8001bbc <DMA1_Stream7_IRQHandler+0x148>)
 8001a7e:	6013      	str	r3, [r2, #0]

	if(DMA_HISR & DMA_HISR_FEIF7)
 8001a80:	4b4e      	ldr	r3, [pc, #312]	@ (8001bbc <DMA1_Stream7_IRQHandler+0x148>)
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	d00e      	beq.n	8001aaa <DMA1_Stream7_IRQHandler+0x36>
	{
		if (__DMA1_Stream7_Config__ -> ISR_Routines.FIFO_Error_ISR)
 8001a8c:	4b4c      	ldr	r3, [pc, #304]	@ (8001bc0 <DMA1_Stream7_IRQHandler+0x14c>)
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	d009      	beq.n	8001aaa <DMA1_Stream7_IRQHandler+0x36>
		{
			__DMA1_Stream7_Config__ ->ISR_Routines.FIFO_Error_ISR();
 8001a96:	4b4a      	ldr	r3, [pc, #296]	@ (8001bc0 <DMA1_Stream7_IRQHandler+0x14c>)
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001a9c:	4798      	blx	r3
			DMA1 -> HIFCR |= DMA_HIFCR_CFEIF7;
 8001a9e:	4b46      	ldr	r3, [pc, #280]	@ (8001bb8 <DMA1_Stream7_IRQHandler+0x144>)
 8001aa0:	68db      	ldr	r3, [r3, #12]
 8001aa2:	4a45      	ldr	r2, [pc, #276]	@ (8001bb8 <DMA1_Stream7_IRQHandler+0x144>)
 8001aa4:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001aa8:	60d3      	str	r3, [r2, #12]
		}
	}

	if(DMA_HISR & DMA_HISR_DMEIF7)
 8001aaa:	4b44      	ldr	r3, [pc, #272]	@ (8001bbc <DMA1_Stream7_IRQHandler+0x148>)
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	d00e      	beq.n	8001ad4 <DMA1_Stream7_IRQHandler+0x60>
	{
		if (__DMA1_Stream7_Config__ -> ISR_Routines.Direct_Mode_Error_ISR)
 8001ab6:	4b42      	ldr	r3, [pc, #264]	@ (8001bc0 <DMA1_Stream7_IRQHandler+0x14c>)
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	d009      	beq.n	8001ad4 <DMA1_Stream7_IRQHandler+0x60>
		{
			__DMA1_Stream7_Config__ ->ISR_Routines.Direct_Mode_Error_ISR();
 8001ac0:	4b3f      	ldr	r3, [pc, #252]	@ (8001bc0 <DMA1_Stream7_IRQHandler+0x14c>)
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ac6:	4798      	blx	r3
			DMA1 -> HIFCR |= DMA_HIFCR_CDMEIF7;
 8001ac8:	4b3b      	ldr	r3, [pc, #236]	@ (8001bb8 <DMA1_Stream7_IRQHandler+0x144>)
 8001aca:	68db      	ldr	r3, [r3, #12]
 8001acc:	4a3a      	ldr	r2, [pc, #232]	@ (8001bb8 <DMA1_Stream7_IRQHandler+0x144>)
 8001ace:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001ad2:	60d3      	str	r3, [r2, #12]
		}
	}

	if(DMA_HISR & DMA_HISR_TEIF7)
 8001ad4:	4b39      	ldr	r3, [pc, #228]	@ (8001bbc <DMA1_Stream7_IRQHandler+0x148>)
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	d00e      	beq.n	8001afe <DMA1_Stream7_IRQHandler+0x8a>
	{
		if (__DMA1_Stream7_Config__ -> ISR_Routines.Transfer_Error_ISR)
 8001ae0:	4b37      	ldr	r3, [pc, #220]	@ (8001bc0 <DMA1_Stream7_IRQHandler+0x14c>)
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d009      	beq.n	8001afe <DMA1_Stream7_IRQHandler+0x8a>
		{
			__DMA1_Stream7_Config__ ->ISR_Routines.Transfer_Error_ISR();
 8001aea:	4b35      	ldr	r3, [pc, #212]	@ (8001bc0 <DMA1_Stream7_IRQHandler+0x14c>)
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001af0:	4798      	blx	r3
			DMA1 -> HIFCR |= DMA_HIFCR_CTEIF7;
 8001af2:	4b31      	ldr	r3, [pc, #196]	@ (8001bb8 <DMA1_Stream7_IRQHandler+0x144>)
 8001af4:	68db      	ldr	r3, [r3, #12]
 8001af6:	4a30      	ldr	r2, [pc, #192]	@ (8001bb8 <DMA1_Stream7_IRQHandler+0x144>)
 8001af8:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001afc:	60d3      	str	r3, [r2, #12]
		}
	}

	if(DMA_HISR & DMA_HISR_HTIF7)
 8001afe:	4b2f      	ldr	r3, [pc, #188]	@ (8001bbc <DMA1_Stream7_IRQHandler+0x148>)
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d026      	beq.n	8001b58 <DMA1_Stream7_IRQHandler+0xe4>
	{
		if (__DMA1_Stream7_Config__ -> ISR_Routines.Half_Transfer_Complete_ISR)
 8001b0a:	4b2d      	ldr	r3, [pc, #180]	@ (8001bc0 <DMA1_Stream7_IRQHandler+0x14c>)
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	d021      	beq.n	8001b58 <DMA1_Stream7_IRQHandler+0xe4>
		{
			__DMA1_Stream7_Config__ ->ISR_Routines.Half_Transfer_Complete_ISR();
 8001b14:	4b2a      	ldr	r3, [pc, #168]	@ (8001bc0 <DMA1_Stream7_IRQHandler+0x14c>)
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001b1a:	4798      	blx	r3
			DMA1 -> HIFCR |= DMA_HIFCR_CHTIF7;
 8001b1c:	4b26      	ldr	r3, [pc, #152]	@ (8001bb8 <DMA1_Stream7_IRQHandler+0x144>)
 8001b1e:	68db      	ldr	r3, [r3, #12]
 8001b20:	4a25      	ldr	r2, [pc, #148]	@ (8001bb8 <DMA1_Stream7_IRQHandler+0x144>)
 8001b22:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8001b26:	60d3      	str	r3, [r2, #12]

			if(__DMA1_Stream7_Config__->double_buffer_mode == DMA_Configuration.Double_Buffer_Mode.Enable )
 8001b28:	4b25      	ldr	r3, [pc, #148]	@ (8001bc0 <DMA1_Stream7_IRQHandler+0x14c>)
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001b2e:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8001b32:	4293      	cmp	r3, r2
 8001b34:	d110      	bne.n	8001b58 <DMA1_Stream7_IRQHandler+0xe4>
			{
				if((__DMA1_Stream7_Config__->Request.Stream->CR & DMA_SxCR_DBM_Msk) != 0)
 8001b36:	4b22      	ldr	r3, [pc, #136]	@ (8001bc0 <DMA1_Stream7_IRQHandler+0x14c>)
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	685b      	ldr	r3, [r3, #4]
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d004      	beq.n	8001b50 <DMA1_Stream7_IRQHandler+0xdc>
				{
					__DMA1_Stream7_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_1_ISR();
 8001b46:	4b1e      	ldr	r3, [pc, #120]	@ (8001bc0 <DMA1_Stream7_IRQHandler+0x14c>)
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001b4c:	4798      	blx	r3
 8001b4e:	e003      	b.n	8001b58 <DMA1_Stream7_IRQHandler+0xe4>
				}
				else
				{
					__DMA1_Stream7_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
 8001b50:	4b1b      	ldr	r3, [pc, #108]	@ (8001bc0 <DMA1_Stream7_IRQHandler+0x14c>)
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001b56:	4798      	blx	r3
				}
			}
		}
	}

	if(DMA_HISR & DMA_HISR_TCIF7)
 8001b58:	4b18      	ldr	r3, [pc, #96]	@ (8001bbc <DMA1_Stream7_IRQHandler+0x148>)
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	d026      	beq.n	8001bb2 <DMA1_Stream7_IRQHandler+0x13e>
	{
		if (__DMA1_Stream7_Config__ -> ISR_Routines.Full_Transfer_Commplete_ISR)
 8001b64:	4b16      	ldr	r3, [pc, #88]	@ (8001bc0 <DMA1_Stream7_IRQHandler+0x14c>)
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	d021      	beq.n	8001bb2 <DMA1_Stream7_IRQHandler+0x13e>
		{
			__DMA1_Stream7_Config__ ->ISR_Routines.Full_Transfer_Commplete_ISR();
 8001b6e:	4b14      	ldr	r3, [pc, #80]	@ (8001bc0 <DMA1_Stream7_IRQHandler+0x14c>)
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b74:	4798      	blx	r3
			DMA1 -> HIFCR |= DMA_HIFCR_CTCIF7;
 8001b76:	4b10      	ldr	r3, [pc, #64]	@ (8001bb8 <DMA1_Stream7_IRQHandler+0x144>)
 8001b78:	68db      	ldr	r3, [r3, #12]
 8001b7a:	4a0f      	ldr	r2, [pc, #60]	@ (8001bb8 <DMA1_Stream7_IRQHandler+0x144>)
 8001b7c:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8001b80:	60d3      	str	r3, [r2, #12]

			if(__DMA1_Stream7_Config__->double_buffer_mode == DMA_Configuration.Double_Buffer_Mode.Enable )
 8001b82:	4b0f      	ldr	r3, [pc, #60]	@ (8001bc0 <DMA1_Stream7_IRQHandler+0x14c>)
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001b88:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8001b8c:	4293      	cmp	r3, r2
 8001b8e:	d110      	bne.n	8001bb2 <DMA1_Stream7_IRQHandler+0x13e>
			{
				if((__DMA1_Stream7_Config__->Request.Stream->CR & DMA_SxCR_DBM_Msk) != 0)
 8001b90:	4b0b      	ldr	r3, [pc, #44]	@ (8001bc0 <DMA1_Stream7_IRQHandler+0x14c>)
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	685b      	ldr	r3, [r3, #4]
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d004      	beq.n	8001baa <DMA1_Stream7_IRQHandler+0x136>
				{
					__DMA1_Stream7_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_1_ISR();
 8001ba0:	4b07      	ldr	r3, [pc, #28]	@ (8001bc0 <DMA1_Stream7_IRQHandler+0x14c>)
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001ba6:	4798      	blx	r3
					__DMA1_Stream7_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
				}
			}
		}
	}
}
 8001ba8:	e003      	b.n	8001bb2 <DMA1_Stream7_IRQHandler+0x13e>
					__DMA1_Stream7_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
 8001baa:	4b05      	ldr	r3, [pc, #20]	@ (8001bc0 <DMA1_Stream7_IRQHandler+0x14c>)
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001bb0:	4798      	blx	r3
}
 8001bb2:	bf00      	nop
 8001bb4:	bd80      	pop	{r7, pc}
 8001bb6:	bf00      	nop
 8001bb8:	40026000 	.word	0x40026000
 8001bbc:	2000045c 	.word	0x2000045c
 8001bc0:	20000434 	.word	0x20000434

08001bc4 <DMA2_Stream0_IRQHandler>:

void DMA2_Stream0_IRQHandler(void)
{
 8001bc4:	b580      	push	{r7, lr}
 8001bc6:	af00      	add	r7, sp, #0
	DMA_LISR = DMA2 -> LISR;
 8001bc8:	4b60      	ldr	r3, [pc, #384]	@ (8001d4c <DMA2_Stream0_IRQHandler+0x188>)
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	4a60      	ldr	r2, [pc, #384]	@ (8001d50 <DMA2_Stream0_IRQHandler+0x18c>)
 8001bce:	6013      	str	r3, [r2, #0]

	if(DMA_LISR & DMA_LISR_FEIF0)
 8001bd0:	4b5f      	ldr	r3, [pc, #380]	@ (8001d50 <DMA2_Stream0_IRQHandler+0x18c>)
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	f003 0301 	and.w	r3, r3, #1
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	d015      	beq.n	8001c08 <DMA2_Stream0_IRQHandler+0x44>
	{
		if(__DMA2_Stream0_Config__->interrupts & DMA_Configuration.DMA_Interrupts.Fifo_Error)
 8001bdc:	4b5d      	ldr	r3, [pc, #372]	@ (8001d54 <DMA2_Stream0_IRQHandler+0x190>)
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	69db      	ldr	r3, [r3, #28]
 8001be2:	2280      	movs	r2, #128	@ 0x80
 8001be4:	4013      	ands	r3, r2
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d00e      	beq.n	8001c08 <DMA2_Stream0_IRQHandler+0x44>
		{
			if (__DMA2_Stream0_Config__ -> ISR_Routines.FIFO_Error_ISR)
 8001bea:	4b5a      	ldr	r3, [pc, #360]	@ (8001d54 <DMA2_Stream0_IRQHandler+0x190>)
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	d009      	beq.n	8001c08 <DMA2_Stream0_IRQHandler+0x44>
			{
				__DMA2_Stream0_Config__ ->ISR_Routines.FIFO_Error_ISR();
 8001bf4:	4b57      	ldr	r3, [pc, #348]	@ (8001d54 <DMA2_Stream0_IRQHandler+0x190>)
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001bfa:	4798      	blx	r3
				DMA2 -> LIFCR |= DMA_LIFCR_CFEIF0;
 8001bfc:	4b53      	ldr	r3, [pc, #332]	@ (8001d4c <DMA2_Stream0_IRQHandler+0x188>)
 8001bfe:	689b      	ldr	r3, [r3, #8]
 8001c00:	4a52      	ldr	r2, [pc, #328]	@ (8001d4c <DMA2_Stream0_IRQHandler+0x188>)
 8001c02:	f043 0301 	orr.w	r3, r3, #1
 8001c06:	6093      	str	r3, [r2, #8]
			}
		}

	}

	if(DMA_LISR & DMA_LISR_DMEIF0)
 8001c08:	4b51      	ldr	r3, [pc, #324]	@ (8001d50 <DMA2_Stream0_IRQHandler+0x18c>)
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	f003 0304 	and.w	r3, r3, #4
 8001c10:	2b00      	cmp	r3, #0
 8001c12:	d015      	beq.n	8001c40 <DMA2_Stream0_IRQHandler+0x7c>
	{
		if(__DMA2_Stream0_Config__->interrupts & DMA_Configuration.DMA_Interrupts.Direct_Mode_Error)
 8001c14:	4b4f      	ldr	r3, [pc, #316]	@ (8001d54 <DMA2_Stream0_IRQHandler+0x190>)
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	69db      	ldr	r3, [r3, #28]
 8001c1a:	2202      	movs	r2, #2
 8001c1c:	4013      	ands	r3, r2
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d00e      	beq.n	8001c40 <DMA2_Stream0_IRQHandler+0x7c>
		{
			if (__DMA2_Stream0_Config__ -> ISR_Routines.Direct_Mode_Error_ISR)
 8001c22:	4b4c      	ldr	r3, [pc, #304]	@ (8001d54 <DMA2_Stream0_IRQHandler+0x190>)
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d009      	beq.n	8001c40 <DMA2_Stream0_IRQHandler+0x7c>
			{
				__DMA2_Stream0_Config__ ->ISR_Routines.Direct_Mode_Error_ISR();
 8001c2c:	4b49      	ldr	r3, [pc, #292]	@ (8001d54 <DMA2_Stream0_IRQHandler+0x190>)
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c32:	4798      	blx	r3
				DMA2 -> LIFCR |= DMA_LIFCR_CDMEIF0;
 8001c34:	4b45      	ldr	r3, [pc, #276]	@ (8001d4c <DMA2_Stream0_IRQHandler+0x188>)
 8001c36:	689b      	ldr	r3, [r3, #8]
 8001c38:	4a44      	ldr	r2, [pc, #272]	@ (8001d4c <DMA2_Stream0_IRQHandler+0x188>)
 8001c3a:	f043 0304 	orr.w	r3, r3, #4
 8001c3e:	6093      	str	r3, [r2, #8]
			}
		}

	}

	if(DMA_LISR & DMA_LISR_TEIF0)
 8001c40:	4b43      	ldr	r3, [pc, #268]	@ (8001d50 <DMA2_Stream0_IRQHandler+0x18c>)
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	f003 0308 	and.w	r3, r3, #8
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d015      	beq.n	8001c78 <DMA2_Stream0_IRQHandler+0xb4>
	{
		if(__DMA2_Stream0_Config__->interrupts & DMA_Configuration.DMA_Interrupts.Transfer_Error)
 8001c4c:	4b41      	ldr	r3, [pc, #260]	@ (8001d54 <DMA2_Stream0_IRQHandler+0x190>)
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	69db      	ldr	r3, [r3, #28]
 8001c52:	2204      	movs	r2, #4
 8001c54:	4013      	ands	r3, r2
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d00e      	beq.n	8001c78 <DMA2_Stream0_IRQHandler+0xb4>
		{
			if (__DMA2_Stream0_Config__ -> ISR_Routines.Transfer_Error_ISR)
 8001c5a:	4b3e      	ldr	r3, [pc, #248]	@ (8001d54 <DMA2_Stream0_IRQHandler+0x190>)
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	d009      	beq.n	8001c78 <DMA2_Stream0_IRQHandler+0xb4>
			{
				__DMA2_Stream0_Config__ ->ISR_Routines.Transfer_Error_ISR();
 8001c64:	4b3b      	ldr	r3, [pc, #236]	@ (8001d54 <DMA2_Stream0_IRQHandler+0x190>)
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c6a:	4798      	blx	r3
				DMA2 -> LIFCR |= DMA_LIFCR_CTEIF0;
 8001c6c:	4b37      	ldr	r3, [pc, #220]	@ (8001d4c <DMA2_Stream0_IRQHandler+0x188>)
 8001c6e:	689b      	ldr	r3, [r3, #8]
 8001c70:	4a36      	ldr	r2, [pc, #216]	@ (8001d4c <DMA2_Stream0_IRQHandler+0x188>)
 8001c72:	f043 0308 	orr.w	r3, r3, #8
 8001c76:	6093      	str	r3, [r2, #8]
			}
		}

	}

	if(DMA_LISR & DMA_LISR_HTIF0)
 8001c78:	4b35      	ldr	r3, [pc, #212]	@ (8001d50 <DMA2_Stream0_IRQHandler+0x18c>)
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	f003 0310 	and.w	r3, r3, #16
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d02d      	beq.n	8001ce0 <DMA2_Stream0_IRQHandler+0x11c>
	{
		if(__DMA2_Stream0_Config__->interrupts & DMA_Configuration.DMA_Interrupts.Half_Transfer_Complete)
 8001c84:	4b33      	ldr	r3, [pc, #204]	@ (8001d54 <DMA2_Stream0_IRQHandler+0x190>)
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	69db      	ldr	r3, [r3, #28]
 8001c8a:	2208      	movs	r2, #8
 8001c8c:	4013      	ands	r3, r2
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d026      	beq.n	8001ce0 <DMA2_Stream0_IRQHandler+0x11c>
		{
			if (__DMA2_Stream0_Config__ -> ISR_Routines.Half_Transfer_Complete_ISR)
 8001c92:	4b30      	ldr	r3, [pc, #192]	@ (8001d54 <DMA2_Stream0_IRQHandler+0x190>)
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001c98:	2b00      	cmp	r3, #0
 8001c9a:	d021      	beq.n	8001ce0 <DMA2_Stream0_IRQHandler+0x11c>
			{
				__DMA2_Stream0_Config__ ->ISR_Routines.Half_Transfer_Complete_ISR();
 8001c9c:	4b2d      	ldr	r3, [pc, #180]	@ (8001d54 <DMA2_Stream0_IRQHandler+0x190>)
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001ca2:	4798      	blx	r3
				DMA2 -> LIFCR |= DMA_LIFCR_CHTIF0;
 8001ca4:	4b29      	ldr	r3, [pc, #164]	@ (8001d4c <DMA2_Stream0_IRQHandler+0x188>)
 8001ca6:	689b      	ldr	r3, [r3, #8]
 8001ca8:	4a28      	ldr	r2, [pc, #160]	@ (8001d4c <DMA2_Stream0_IRQHandler+0x188>)
 8001caa:	f043 0310 	orr.w	r3, r3, #16
 8001cae:	6093      	str	r3, [r2, #8]

				if(__DMA2_Stream0_Config__->double_buffer_mode == DMA_Configuration.Double_Buffer_Mode.Enable )
 8001cb0:	4b28      	ldr	r3, [pc, #160]	@ (8001d54 <DMA2_Stream0_IRQHandler+0x190>)
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001cb6:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8001cba:	4293      	cmp	r3, r2
 8001cbc:	d110      	bne.n	8001ce0 <DMA2_Stream0_IRQHandler+0x11c>
				{
					if((__DMA2_Stream0_Config__->Request.Stream->CR & DMA_SxCR_DBM_Msk) != 0)
 8001cbe:	4b25      	ldr	r3, [pc, #148]	@ (8001d54 <DMA2_Stream0_IRQHandler+0x190>)
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	685b      	ldr	r3, [r3, #4]
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d004      	beq.n	8001cd8 <DMA2_Stream0_IRQHandler+0x114>
					{
						__DMA2_Stream0_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_1_ISR();
 8001cce:	4b21      	ldr	r3, [pc, #132]	@ (8001d54 <DMA2_Stream0_IRQHandler+0x190>)
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001cd4:	4798      	blx	r3
 8001cd6:	e003      	b.n	8001ce0 <DMA2_Stream0_IRQHandler+0x11c>
					}
					else
					{
						__DMA2_Stream0_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
 8001cd8:	4b1e      	ldr	r3, [pc, #120]	@ (8001d54 <DMA2_Stream0_IRQHandler+0x190>)
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001cde:	4798      	blx	r3
			}
		}

	}

	if(DMA_LISR & DMA_LISR_TCIF0)
 8001ce0:	4b1b      	ldr	r3, [pc, #108]	@ (8001d50 <DMA2_Stream0_IRQHandler+0x18c>)
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	f003 0320 	and.w	r3, r3, #32
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	d02d      	beq.n	8001d48 <DMA2_Stream0_IRQHandler+0x184>
	{
		if(__DMA2_Stream0_Config__->interrupts & DMA_Configuration.DMA_Interrupts.Transfer_Complete)
 8001cec:	4b19      	ldr	r3, [pc, #100]	@ (8001d54 <DMA2_Stream0_IRQHandler+0x190>)
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	69db      	ldr	r3, [r3, #28]
 8001cf2:	2210      	movs	r2, #16
 8001cf4:	4013      	ands	r3, r2
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d026      	beq.n	8001d48 <DMA2_Stream0_IRQHandler+0x184>
		{
			if (__DMA2_Stream0_Config__ -> ISR_Routines.Full_Transfer_Commplete_ISR)
 8001cfa:	4b16      	ldr	r3, [pc, #88]	@ (8001d54 <DMA2_Stream0_IRQHandler+0x190>)
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	d021      	beq.n	8001d48 <DMA2_Stream0_IRQHandler+0x184>
			{
				__DMA2_Stream0_Config__ ->ISR_Routines.Full_Transfer_Commplete_ISR();
 8001d04:	4b13      	ldr	r3, [pc, #76]	@ (8001d54 <DMA2_Stream0_IRQHandler+0x190>)
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d0a:	4798      	blx	r3
				DMA2 -> LIFCR |= DMA_LIFCR_CTCIF0;
 8001d0c:	4b0f      	ldr	r3, [pc, #60]	@ (8001d4c <DMA2_Stream0_IRQHandler+0x188>)
 8001d0e:	689b      	ldr	r3, [r3, #8]
 8001d10:	4a0e      	ldr	r2, [pc, #56]	@ (8001d4c <DMA2_Stream0_IRQHandler+0x188>)
 8001d12:	f043 0320 	orr.w	r3, r3, #32
 8001d16:	6093      	str	r3, [r2, #8]

				if(__DMA2_Stream0_Config__->double_buffer_mode == DMA_Configuration.Double_Buffer_Mode.Enable )
 8001d18:	4b0e      	ldr	r3, [pc, #56]	@ (8001d54 <DMA2_Stream0_IRQHandler+0x190>)
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001d1e:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8001d22:	4293      	cmp	r3, r2
 8001d24:	d110      	bne.n	8001d48 <DMA2_Stream0_IRQHandler+0x184>
				{
					if((__DMA2_Stream0_Config__->Request.Stream->CR & DMA_SxCR_DBM_Msk) != 0)
 8001d26:	4b0b      	ldr	r3, [pc, #44]	@ (8001d54 <DMA2_Stream0_IRQHandler+0x190>)
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	685b      	ldr	r3, [r3, #4]
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	d004      	beq.n	8001d40 <DMA2_Stream0_IRQHandler+0x17c>
					{
						__DMA2_Stream0_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_1_ISR();
 8001d36:	4b07      	ldr	r3, [pc, #28]	@ (8001d54 <DMA2_Stream0_IRQHandler+0x190>)
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001d3c:	4798      	blx	r3
				}
			}
		}

	}
}
 8001d3e:	e003      	b.n	8001d48 <DMA2_Stream0_IRQHandler+0x184>
						__DMA2_Stream0_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
 8001d40:	4b04      	ldr	r3, [pc, #16]	@ (8001d54 <DMA2_Stream0_IRQHandler+0x190>)
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001d46:	4798      	blx	r3
}
 8001d48:	bf00      	nop
 8001d4a:	bd80      	pop	{r7, pc}
 8001d4c:	40026400 	.word	0x40026400
 8001d50:	20000458 	.word	0x20000458
 8001d54:	20000438 	.word	0x20000438

08001d58 <DMA2_Stream1_IRQHandler>:

void DMA2_Stream1_IRQHandler(void)
{
 8001d58:	b580      	push	{r7, lr}
 8001d5a:	af00      	add	r7, sp, #0
	DMA_LISR = DMA2 -> LISR;
 8001d5c:	4b4f      	ldr	r3, [pc, #316]	@ (8001e9c <DMA2_Stream1_IRQHandler+0x144>)
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	4a4f      	ldr	r2, [pc, #316]	@ (8001ea0 <DMA2_Stream1_IRQHandler+0x148>)
 8001d62:	6013      	str	r3, [r2, #0]

	if(DMA_LISR & DMA_LISR_FEIF1)
 8001d64:	4b4e      	ldr	r3, [pc, #312]	@ (8001ea0 <DMA2_Stream1_IRQHandler+0x148>)
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	d00e      	beq.n	8001d8e <DMA2_Stream1_IRQHandler+0x36>
	{
		if (__DMA2_Stream1_Config__ -> ISR_Routines.FIFO_Error_ISR)
 8001d70:	4b4c      	ldr	r3, [pc, #304]	@ (8001ea4 <DMA2_Stream1_IRQHandler+0x14c>)
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d009      	beq.n	8001d8e <DMA2_Stream1_IRQHandler+0x36>
		{
			__DMA2_Stream1_Config__ ->ISR_Routines.FIFO_Error_ISR();
 8001d7a:	4b4a      	ldr	r3, [pc, #296]	@ (8001ea4 <DMA2_Stream1_IRQHandler+0x14c>)
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001d80:	4798      	blx	r3
			DMA2 -> LIFCR |= DMA_LIFCR_CFEIF1;
 8001d82:	4b46      	ldr	r3, [pc, #280]	@ (8001e9c <DMA2_Stream1_IRQHandler+0x144>)
 8001d84:	689b      	ldr	r3, [r3, #8]
 8001d86:	4a45      	ldr	r2, [pc, #276]	@ (8001e9c <DMA2_Stream1_IRQHandler+0x144>)
 8001d88:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001d8c:	6093      	str	r3, [r2, #8]
		}
	}

	if(DMA_LISR & DMA_LISR_DMEIF1)
 8001d8e:	4b44      	ldr	r3, [pc, #272]	@ (8001ea0 <DMA2_Stream1_IRQHandler+0x148>)
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d00e      	beq.n	8001db8 <DMA2_Stream1_IRQHandler+0x60>
	{
		if (__DMA2_Stream1_Config__ -> ISR_Routines.Direct_Mode_Error_ISR)
 8001d9a:	4b42      	ldr	r3, [pc, #264]	@ (8001ea4 <DMA2_Stream1_IRQHandler+0x14c>)
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	d009      	beq.n	8001db8 <DMA2_Stream1_IRQHandler+0x60>
		{
			__DMA2_Stream1_Config__ ->ISR_Routines.Direct_Mode_Error_ISR();
 8001da4:	4b3f      	ldr	r3, [pc, #252]	@ (8001ea4 <DMA2_Stream1_IRQHandler+0x14c>)
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001daa:	4798      	blx	r3
			DMA2 -> LIFCR |= DMA_LIFCR_CDMEIF1;
 8001dac:	4b3b      	ldr	r3, [pc, #236]	@ (8001e9c <DMA2_Stream1_IRQHandler+0x144>)
 8001dae:	689b      	ldr	r3, [r3, #8]
 8001db0:	4a3a      	ldr	r2, [pc, #232]	@ (8001e9c <DMA2_Stream1_IRQHandler+0x144>)
 8001db2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001db6:	6093      	str	r3, [r2, #8]
		}
	}

	if(DMA_LISR & DMA_LISR_TEIF1)
 8001db8:	4b39      	ldr	r3, [pc, #228]	@ (8001ea0 <DMA2_Stream1_IRQHandler+0x148>)
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	d00e      	beq.n	8001de2 <DMA2_Stream1_IRQHandler+0x8a>
	{
		if (__DMA2_Stream1_Config__ -> ISR_Routines.Transfer_Error_ISR)
 8001dc4:	4b37      	ldr	r3, [pc, #220]	@ (8001ea4 <DMA2_Stream1_IRQHandler+0x14c>)
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	d009      	beq.n	8001de2 <DMA2_Stream1_IRQHandler+0x8a>
		{
			__DMA2_Stream1_Config__ ->ISR_Routines.Transfer_Error_ISR();
 8001dce:	4b35      	ldr	r3, [pc, #212]	@ (8001ea4 <DMA2_Stream1_IRQHandler+0x14c>)
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001dd4:	4798      	blx	r3
			DMA2 -> LIFCR |= DMA_LIFCR_CTEIF1;
 8001dd6:	4b31      	ldr	r3, [pc, #196]	@ (8001e9c <DMA2_Stream1_IRQHandler+0x144>)
 8001dd8:	689b      	ldr	r3, [r3, #8]
 8001dda:	4a30      	ldr	r2, [pc, #192]	@ (8001e9c <DMA2_Stream1_IRQHandler+0x144>)
 8001ddc:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001de0:	6093      	str	r3, [r2, #8]
		}
	}

	if(DMA_LISR & DMA_LISR_HTIF1)
 8001de2:	4b2f      	ldr	r3, [pc, #188]	@ (8001ea0 <DMA2_Stream1_IRQHandler+0x148>)
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d026      	beq.n	8001e3c <DMA2_Stream1_IRQHandler+0xe4>
	{
		if (__DMA2_Stream1_Config__ -> ISR_Routines.Half_Transfer_Complete_ISR)
 8001dee:	4b2d      	ldr	r3, [pc, #180]	@ (8001ea4 <DMA2_Stream1_IRQHandler+0x14c>)
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	d021      	beq.n	8001e3c <DMA2_Stream1_IRQHandler+0xe4>
		{
			__DMA2_Stream1_Config__ ->ISR_Routines.Half_Transfer_Complete_ISR();
 8001df8:	4b2a      	ldr	r3, [pc, #168]	@ (8001ea4 <DMA2_Stream1_IRQHandler+0x14c>)
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001dfe:	4798      	blx	r3
			DMA2 -> LIFCR |= DMA_LIFCR_CHTIF1;
 8001e00:	4b26      	ldr	r3, [pc, #152]	@ (8001e9c <DMA2_Stream1_IRQHandler+0x144>)
 8001e02:	689b      	ldr	r3, [r3, #8]
 8001e04:	4a25      	ldr	r2, [pc, #148]	@ (8001e9c <DMA2_Stream1_IRQHandler+0x144>)
 8001e06:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001e0a:	6093      	str	r3, [r2, #8]

			if(__DMA2_Stream1_Config__->double_buffer_mode == DMA_Configuration.Double_Buffer_Mode.Enable )
 8001e0c:	4b25      	ldr	r3, [pc, #148]	@ (8001ea4 <DMA2_Stream1_IRQHandler+0x14c>)
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001e12:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8001e16:	4293      	cmp	r3, r2
 8001e18:	d110      	bne.n	8001e3c <DMA2_Stream1_IRQHandler+0xe4>
			{
				if((__DMA2_Stream1_Config__->Request.Stream->CR & DMA_SxCR_DBM_Msk) != 0)
 8001e1a:	4b22      	ldr	r3, [pc, #136]	@ (8001ea4 <DMA2_Stream1_IRQHandler+0x14c>)
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	685b      	ldr	r3, [r3, #4]
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d004      	beq.n	8001e34 <DMA2_Stream1_IRQHandler+0xdc>
				{
					__DMA2_Stream1_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_1_ISR();
 8001e2a:	4b1e      	ldr	r3, [pc, #120]	@ (8001ea4 <DMA2_Stream1_IRQHandler+0x14c>)
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001e30:	4798      	blx	r3
 8001e32:	e003      	b.n	8001e3c <DMA2_Stream1_IRQHandler+0xe4>
				}
				else
				{
					__DMA2_Stream1_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
 8001e34:	4b1b      	ldr	r3, [pc, #108]	@ (8001ea4 <DMA2_Stream1_IRQHandler+0x14c>)
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001e3a:	4798      	blx	r3
				}
			}
		}
	}

	if(DMA_LISR & DMA_LISR_TCIF1)
 8001e3c:	4b18      	ldr	r3, [pc, #96]	@ (8001ea0 <DMA2_Stream1_IRQHandler+0x148>)
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	d026      	beq.n	8001e96 <DMA2_Stream1_IRQHandler+0x13e>
	{
		if (__DMA2_Stream1_Config__ -> ISR_Routines.Full_Transfer_Commplete_ISR)
 8001e48:	4b16      	ldr	r3, [pc, #88]	@ (8001ea4 <DMA2_Stream1_IRQHandler+0x14c>)
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d021      	beq.n	8001e96 <DMA2_Stream1_IRQHandler+0x13e>
		{
			__DMA2_Stream1_Config__ ->ISR_Routines.Full_Transfer_Commplete_ISR();
 8001e52:	4b14      	ldr	r3, [pc, #80]	@ (8001ea4 <DMA2_Stream1_IRQHandler+0x14c>)
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e58:	4798      	blx	r3
			DMA2 -> LIFCR |= DMA_LIFCR_CTCIF1;
 8001e5a:	4b10      	ldr	r3, [pc, #64]	@ (8001e9c <DMA2_Stream1_IRQHandler+0x144>)
 8001e5c:	689b      	ldr	r3, [r3, #8]
 8001e5e:	4a0f      	ldr	r2, [pc, #60]	@ (8001e9c <DMA2_Stream1_IRQHandler+0x144>)
 8001e60:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001e64:	6093      	str	r3, [r2, #8]

			if(__DMA2_Stream1_Config__->double_buffer_mode == DMA_Configuration.Double_Buffer_Mode.Enable )
 8001e66:	4b0f      	ldr	r3, [pc, #60]	@ (8001ea4 <DMA2_Stream1_IRQHandler+0x14c>)
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001e6c:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8001e70:	4293      	cmp	r3, r2
 8001e72:	d110      	bne.n	8001e96 <DMA2_Stream1_IRQHandler+0x13e>
			{
				if((__DMA2_Stream1_Config__->Request.Stream->CR & DMA_SxCR_DBM_Msk) != 0)
 8001e74:	4b0b      	ldr	r3, [pc, #44]	@ (8001ea4 <DMA2_Stream1_IRQHandler+0x14c>)
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	685b      	ldr	r3, [r3, #4]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	d004      	beq.n	8001e8e <DMA2_Stream1_IRQHandler+0x136>
				{
					__DMA2_Stream1_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_1_ISR();
 8001e84:	4b07      	ldr	r3, [pc, #28]	@ (8001ea4 <DMA2_Stream1_IRQHandler+0x14c>)
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001e8a:	4798      	blx	r3
					__DMA2_Stream1_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
				}
			}
		}
	}
}
 8001e8c:	e003      	b.n	8001e96 <DMA2_Stream1_IRQHandler+0x13e>
					__DMA2_Stream1_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
 8001e8e:	4b05      	ldr	r3, [pc, #20]	@ (8001ea4 <DMA2_Stream1_IRQHandler+0x14c>)
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001e94:	4798      	blx	r3
}
 8001e96:	bf00      	nop
 8001e98:	bd80      	pop	{r7, pc}
 8001e9a:	bf00      	nop
 8001e9c:	40026400 	.word	0x40026400
 8001ea0:	20000458 	.word	0x20000458
 8001ea4:	2000043c 	.word	0x2000043c

08001ea8 <DMA2_Stream2_IRQHandler>:


void DMA2_Stream2_IRQHandler(void)
{
 8001ea8:	b580      	push	{r7, lr}
 8001eaa:	af00      	add	r7, sp, #0
	DMA_LISR = DMA2 -> LISR;
 8001eac:	4b4f      	ldr	r3, [pc, #316]	@ (8001fec <DMA2_Stream2_IRQHandler+0x144>)
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	4a4f      	ldr	r2, [pc, #316]	@ (8001ff0 <DMA2_Stream2_IRQHandler+0x148>)
 8001eb2:	6013      	str	r3, [r2, #0]

	if(DMA_LISR & DMA_LISR_FEIF2)
 8001eb4:	4b4e      	ldr	r3, [pc, #312]	@ (8001ff0 <DMA2_Stream2_IRQHandler+0x148>)
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d00e      	beq.n	8001ede <DMA2_Stream2_IRQHandler+0x36>
	{
		if (__DMA2_Stream2_Config__ -> ISR_Routines.FIFO_Error_ISR)
 8001ec0:	4b4c      	ldr	r3, [pc, #304]	@ (8001ff4 <DMA2_Stream2_IRQHandler+0x14c>)
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d009      	beq.n	8001ede <DMA2_Stream2_IRQHandler+0x36>
		{
			__DMA2_Stream2_Config__ ->ISR_Routines.FIFO_Error_ISR();
 8001eca:	4b4a      	ldr	r3, [pc, #296]	@ (8001ff4 <DMA2_Stream2_IRQHandler+0x14c>)
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001ed0:	4798      	blx	r3
			DMA2 -> LIFCR |= DMA_LIFCR_CFEIF2;
 8001ed2:	4b46      	ldr	r3, [pc, #280]	@ (8001fec <DMA2_Stream2_IRQHandler+0x144>)
 8001ed4:	689b      	ldr	r3, [r3, #8]
 8001ed6:	4a45      	ldr	r2, [pc, #276]	@ (8001fec <DMA2_Stream2_IRQHandler+0x144>)
 8001ed8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001edc:	6093      	str	r3, [r2, #8]
		}
	}

	if(DMA_LISR & DMA_LISR_DMEIF2)
 8001ede:	4b44      	ldr	r3, [pc, #272]	@ (8001ff0 <DMA2_Stream2_IRQHandler+0x148>)
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d00e      	beq.n	8001f08 <DMA2_Stream2_IRQHandler+0x60>
	{
		if (__DMA2_Stream2_Config__ -> ISR_Routines.Direct_Mode_Error_ISR)
 8001eea:	4b42      	ldr	r3, [pc, #264]	@ (8001ff4 <DMA2_Stream2_IRQHandler+0x14c>)
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	d009      	beq.n	8001f08 <DMA2_Stream2_IRQHandler+0x60>
		{
			__DMA2_Stream2_Config__ ->ISR_Routines.Direct_Mode_Error_ISR();
 8001ef4:	4b3f      	ldr	r3, [pc, #252]	@ (8001ff4 <DMA2_Stream2_IRQHandler+0x14c>)
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001efa:	4798      	blx	r3
			DMA2 -> LIFCR |= DMA_LIFCR_CDMEIF2;
 8001efc:	4b3b      	ldr	r3, [pc, #236]	@ (8001fec <DMA2_Stream2_IRQHandler+0x144>)
 8001efe:	689b      	ldr	r3, [r3, #8]
 8001f00:	4a3a      	ldr	r2, [pc, #232]	@ (8001fec <DMA2_Stream2_IRQHandler+0x144>)
 8001f02:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001f06:	6093      	str	r3, [r2, #8]
		}
	}

	if(DMA_LISR & DMA_LISR_TEIF2)
 8001f08:	4b39      	ldr	r3, [pc, #228]	@ (8001ff0 <DMA2_Stream2_IRQHandler+0x148>)
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	d00e      	beq.n	8001f32 <DMA2_Stream2_IRQHandler+0x8a>
	{
		if (__DMA2_Stream2_Config__ -> ISR_Routines.Transfer_Error_ISR)
 8001f14:	4b37      	ldr	r3, [pc, #220]	@ (8001ff4 <DMA2_Stream2_IRQHandler+0x14c>)
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d009      	beq.n	8001f32 <DMA2_Stream2_IRQHandler+0x8a>
		{
			__DMA2_Stream2_Config__ ->ISR_Routines.Transfer_Error_ISR();
 8001f1e:	4b35      	ldr	r3, [pc, #212]	@ (8001ff4 <DMA2_Stream2_IRQHandler+0x14c>)
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f24:	4798      	blx	r3
			DMA2 -> LIFCR |= DMA_LIFCR_CTEIF2;
 8001f26:	4b31      	ldr	r3, [pc, #196]	@ (8001fec <DMA2_Stream2_IRQHandler+0x144>)
 8001f28:	689b      	ldr	r3, [r3, #8]
 8001f2a:	4a30      	ldr	r2, [pc, #192]	@ (8001fec <DMA2_Stream2_IRQHandler+0x144>)
 8001f2c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8001f30:	6093      	str	r3, [r2, #8]
		}
	}

	if(DMA_LISR & DMA_LISR_HTIF2)
 8001f32:	4b2f      	ldr	r3, [pc, #188]	@ (8001ff0 <DMA2_Stream2_IRQHandler+0x148>)
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	d026      	beq.n	8001f8c <DMA2_Stream2_IRQHandler+0xe4>
	{
		if (__DMA2_Stream2_Config__ -> ISR_Routines.Half_Transfer_Complete_ISR)
 8001f3e:	4b2d      	ldr	r3, [pc, #180]	@ (8001ff4 <DMA2_Stream2_IRQHandler+0x14c>)
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	d021      	beq.n	8001f8c <DMA2_Stream2_IRQHandler+0xe4>
		{
			__DMA2_Stream2_Config__ ->ISR_Routines.Half_Transfer_Complete_ISR();
 8001f48:	4b2a      	ldr	r3, [pc, #168]	@ (8001ff4 <DMA2_Stream2_IRQHandler+0x14c>)
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001f4e:	4798      	blx	r3
			DMA2 -> LIFCR |= DMA_LIFCR_CHTIF2;
 8001f50:	4b26      	ldr	r3, [pc, #152]	@ (8001fec <DMA2_Stream2_IRQHandler+0x144>)
 8001f52:	689b      	ldr	r3, [r3, #8]
 8001f54:	4a25      	ldr	r2, [pc, #148]	@ (8001fec <DMA2_Stream2_IRQHandler+0x144>)
 8001f56:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001f5a:	6093      	str	r3, [r2, #8]

			if(__DMA2_Stream2_Config__->double_buffer_mode == DMA_Configuration.Double_Buffer_Mode.Enable )
 8001f5c:	4b25      	ldr	r3, [pc, #148]	@ (8001ff4 <DMA2_Stream2_IRQHandler+0x14c>)
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001f62:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8001f66:	4293      	cmp	r3, r2
 8001f68:	d110      	bne.n	8001f8c <DMA2_Stream2_IRQHandler+0xe4>
			{
				if((__DMA2_Stream2_Config__->Request.Stream->CR & DMA_SxCR_DBM_Msk) != 0)
 8001f6a:	4b22      	ldr	r3, [pc, #136]	@ (8001ff4 <DMA2_Stream2_IRQHandler+0x14c>)
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	685b      	ldr	r3, [r3, #4]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d004      	beq.n	8001f84 <DMA2_Stream2_IRQHandler+0xdc>
				{
					__DMA2_Stream2_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_1_ISR();
 8001f7a:	4b1e      	ldr	r3, [pc, #120]	@ (8001ff4 <DMA2_Stream2_IRQHandler+0x14c>)
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001f80:	4798      	blx	r3
 8001f82:	e003      	b.n	8001f8c <DMA2_Stream2_IRQHandler+0xe4>
				}
				else
				{
					__DMA2_Stream2_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
 8001f84:	4b1b      	ldr	r3, [pc, #108]	@ (8001ff4 <DMA2_Stream2_IRQHandler+0x14c>)
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f8a:	4798      	blx	r3
				}
			}
		}
	}

	if(DMA_LISR & DMA_LISR_TCIF2)
 8001f8c:	4b18      	ldr	r3, [pc, #96]	@ (8001ff0 <DMA2_Stream2_IRQHandler+0x148>)
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	d026      	beq.n	8001fe6 <DMA2_Stream2_IRQHandler+0x13e>
	{
		if (__DMA2_Stream2_Config__ -> ISR_Routines.Full_Transfer_Commplete_ISR)
 8001f98:	4b16      	ldr	r3, [pc, #88]	@ (8001ff4 <DMA2_Stream2_IRQHandler+0x14c>)
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d021      	beq.n	8001fe6 <DMA2_Stream2_IRQHandler+0x13e>
		{
			__DMA2_Stream2_Config__ ->ISR_Routines.Full_Transfer_Commplete_ISR();
 8001fa2:	4b14      	ldr	r3, [pc, #80]	@ (8001ff4 <DMA2_Stream2_IRQHandler+0x14c>)
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001fa8:	4798      	blx	r3
			DMA2 -> LIFCR |= DMA_LIFCR_CTCIF2;
 8001faa:	4b10      	ldr	r3, [pc, #64]	@ (8001fec <DMA2_Stream2_IRQHandler+0x144>)
 8001fac:	689b      	ldr	r3, [r3, #8]
 8001fae:	4a0f      	ldr	r2, [pc, #60]	@ (8001fec <DMA2_Stream2_IRQHandler+0x144>)
 8001fb0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001fb4:	6093      	str	r3, [r2, #8]

			if(__DMA2_Stream2_Config__->double_buffer_mode == DMA_Configuration.Double_Buffer_Mode.Enable )
 8001fb6:	4b0f      	ldr	r3, [pc, #60]	@ (8001ff4 <DMA2_Stream2_IRQHandler+0x14c>)
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001fbc:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8001fc0:	4293      	cmp	r3, r2
 8001fc2:	d110      	bne.n	8001fe6 <DMA2_Stream2_IRQHandler+0x13e>
			{
				if((__DMA2_Stream2_Config__->Request.Stream->CR & DMA_SxCR_DBM_Msk) != 0)
 8001fc4:	4b0b      	ldr	r3, [pc, #44]	@ (8001ff4 <DMA2_Stream2_IRQHandler+0x14c>)
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	685b      	ldr	r3, [r3, #4]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001fd0:	2b00      	cmp	r3, #0
 8001fd2:	d004      	beq.n	8001fde <DMA2_Stream2_IRQHandler+0x136>
				{
					__DMA2_Stream2_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_1_ISR();
 8001fd4:	4b07      	ldr	r3, [pc, #28]	@ (8001ff4 <DMA2_Stream2_IRQHandler+0x14c>)
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001fda:	4798      	blx	r3
					__DMA2_Stream2_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
				}
			}
		}
	}
}
 8001fdc:	e003      	b.n	8001fe6 <DMA2_Stream2_IRQHandler+0x13e>
					__DMA2_Stream2_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
 8001fde:	4b05      	ldr	r3, [pc, #20]	@ (8001ff4 <DMA2_Stream2_IRQHandler+0x14c>)
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001fe4:	4798      	blx	r3
}
 8001fe6:	bf00      	nop
 8001fe8:	bd80      	pop	{r7, pc}
 8001fea:	bf00      	nop
 8001fec:	40026400 	.word	0x40026400
 8001ff0:	20000458 	.word	0x20000458
 8001ff4:	20000440 	.word	0x20000440

08001ff8 <DMA2_Stream3_IRQHandler>:

void DMA2_Stream3_IRQHandler(void)
{
 8001ff8:	b580      	push	{r7, lr}
 8001ffa:	af00      	add	r7, sp, #0
	DMA_LISR = DMA2 -> LISR;
 8001ffc:	4b60      	ldr	r3, [pc, #384]	@ (8002180 <DMA2_Stream3_IRQHandler+0x188>)
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	4a60      	ldr	r2, [pc, #384]	@ (8002184 <DMA2_Stream3_IRQHandler+0x18c>)
 8002002:	6013      	str	r3, [r2, #0]

	if(DMA_LISR & DMA_LISR_FEIF3)
 8002004:	4b5f      	ldr	r3, [pc, #380]	@ (8002184 <DMA2_Stream3_IRQHandler+0x18c>)
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800200c:	2b00      	cmp	r3, #0
 800200e:	d015      	beq.n	800203c <DMA2_Stream3_IRQHandler+0x44>
	{
		if(__DMA2_Stream3_Config__->interrupts & DMA_Configuration.DMA_Interrupts.Fifo_Error)
 8002010:	4b5d      	ldr	r3, [pc, #372]	@ (8002188 <DMA2_Stream3_IRQHandler+0x190>)
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	69db      	ldr	r3, [r3, #28]
 8002016:	2280      	movs	r2, #128	@ 0x80
 8002018:	4013      	ands	r3, r2
 800201a:	2b00      	cmp	r3, #0
 800201c:	d00e      	beq.n	800203c <DMA2_Stream3_IRQHandler+0x44>
		{
			if (__DMA2_Stream3_Config__ -> ISR_Routines.FIFO_Error_ISR)
 800201e:	4b5a      	ldr	r3, [pc, #360]	@ (8002188 <DMA2_Stream3_IRQHandler+0x190>)
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002024:	2b00      	cmp	r3, #0
 8002026:	d009      	beq.n	800203c <DMA2_Stream3_IRQHandler+0x44>
			{
				__DMA2_Stream3_Config__ ->ISR_Routines.FIFO_Error_ISR();
 8002028:	4b57      	ldr	r3, [pc, #348]	@ (8002188 <DMA2_Stream3_IRQHandler+0x190>)
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800202e:	4798      	blx	r3
				DMA2 -> LIFCR |= DMA_LIFCR_CFEIF3;
 8002030:	4b53      	ldr	r3, [pc, #332]	@ (8002180 <DMA2_Stream3_IRQHandler+0x188>)
 8002032:	689b      	ldr	r3, [r3, #8]
 8002034:	4a52      	ldr	r2, [pc, #328]	@ (8002180 <DMA2_Stream3_IRQHandler+0x188>)
 8002036:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800203a:	6093      	str	r3, [r2, #8]
			}
		}
	}

	if(DMA_LISR & DMA_LISR_DMEIF3)
 800203c:	4b51      	ldr	r3, [pc, #324]	@ (8002184 <DMA2_Stream3_IRQHandler+0x18c>)
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002044:	2b00      	cmp	r3, #0
 8002046:	d015      	beq.n	8002074 <DMA2_Stream3_IRQHandler+0x7c>
	{
		if(__DMA2_Stream3_Config__->interrupts & DMA_Configuration.DMA_Interrupts.Direct_Mode_Error)
 8002048:	4b4f      	ldr	r3, [pc, #316]	@ (8002188 <DMA2_Stream3_IRQHandler+0x190>)
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	69db      	ldr	r3, [r3, #28]
 800204e:	2202      	movs	r2, #2
 8002050:	4013      	ands	r3, r2
 8002052:	2b00      	cmp	r3, #0
 8002054:	d00e      	beq.n	8002074 <DMA2_Stream3_IRQHandler+0x7c>
		{
			if (__DMA2_Stream3_Config__ -> ISR_Routines.Direct_Mode_Error_ISR)
 8002056:	4b4c      	ldr	r3, [pc, #304]	@ (8002188 <DMA2_Stream3_IRQHandler+0x190>)
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800205c:	2b00      	cmp	r3, #0
 800205e:	d009      	beq.n	8002074 <DMA2_Stream3_IRQHandler+0x7c>
			{
				__DMA2_Stream3_Config__ ->ISR_Routines.Direct_Mode_Error_ISR();
 8002060:	4b49      	ldr	r3, [pc, #292]	@ (8002188 <DMA2_Stream3_IRQHandler+0x190>)
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002066:	4798      	blx	r3
				DMA2 -> LIFCR |= DMA_LIFCR_CDMEIF3;
 8002068:	4b45      	ldr	r3, [pc, #276]	@ (8002180 <DMA2_Stream3_IRQHandler+0x188>)
 800206a:	689b      	ldr	r3, [r3, #8]
 800206c:	4a44      	ldr	r2, [pc, #272]	@ (8002180 <DMA2_Stream3_IRQHandler+0x188>)
 800206e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002072:	6093      	str	r3, [r2, #8]
			}
		}
	}

	if(DMA_LISR & DMA_LISR_TEIF3)
 8002074:	4b43      	ldr	r3, [pc, #268]	@ (8002184 <DMA2_Stream3_IRQHandler+0x18c>)
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800207c:	2b00      	cmp	r3, #0
 800207e:	d015      	beq.n	80020ac <DMA2_Stream3_IRQHandler+0xb4>
	{
		if(__DMA2_Stream3_Config__->interrupts & DMA_Configuration.DMA_Interrupts.Transfer_Error)
 8002080:	4b41      	ldr	r3, [pc, #260]	@ (8002188 <DMA2_Stream3_IRQHandler+0x190>)
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	69db      	ldr	r3, [r3, #28]
 8002086:	2204      	movs	r2, #4
 8002088:	4013      	ands	r3, r2
 800208a:	2b00      	cmp	r3, #0
 800208c:	d00e      	beq.n	80020ac <DMA2_Stream3_IRQHandler+0xb4>
		{
			if (__DMA2_Stream3_Config__ -> ISR_Routines.Transfer_Error_ISR)
 800208e:	4b3e      	ldr	r3, [pc, #248]	@ (8002188 <DMA2_Stream3_IRQHandler+0x190>)
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002094:	2b00      	cmp	r3, #0
 8002096:	d009      	beq.n	80020ac <DMA2_Stream3_IRQHandler+0xb4>
			{
				__DMA2_Stream3_Config__ ->ISR_Routines.Transfer_Error_ISR();
 8002098:	4b3b      	ldr	r3, [pc, #236]	@ (8002188 <DMA2_Stream3_IRQHandler+0x190>)
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800209e:	4798      	blx	r3
				DMA2 -> LIFCR |= DMA_LIFCR_CTEIF3;
 80020a0:	4b37      	ldr	r3, [pc, #220]	@ (8002180 <DMA2_Stream3_IRQHandler+0x188>)
 80020a2:	689b      	ldr	r3, [r3, #8]
 80020a4:	4a36      	ldr	r2, [pc, #216]	@ (8002180 <DMA2_Stream3_IRQHandler+0x188>)
 80020a6:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80020aa:	6093      	str	r3, [r2, #8]
			}
		}
	}

	if(DMA_LISR & DMA_LISR_HTIF3)
 80020ac:	4b35      	ldr	r3, [pc, #212]	@ (8002184 <DMA2_Stream3_IRQHandler+0x18c>)
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	d02d      	beq.n	8002114 <DMA2_Stream3_IRQHandler+0x11c>
	{
		if(__DMA2_Stream3_Config__->interrupts & DMA_Configuration.DMA_Interrupts.Half_Transfer_Complete)
 80020b8:	4b33      	ldr	r3, [pc, #204]	@ (8002188 <DMA2_Stream3_IRQHandler+0x190>)
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	69db      	ldr	r3, [r3, #28]
 80020be:	2208      	movs	r2, #8
 80020c0:	4013      	ands	r3, r2
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d026      	beq.n	8002114 <DMA2_Stream3_IRQHandler+0x11c>
		{
			if (__DMA2_Stream3_Config__ -> ISR_Routines.Half_Transfer_Complete_ISR)
 80020c6:	4b30      	ldr	r3, [pc, #192]	@ (8002188 <DMA2_Stream3_IRQHandler+0x190>)
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d021      	beq.n	8002114 <DMA2_Stream3_IRQHandler+0x11c>
			{
				__DMA2_Stream3_Config__ ->ISR_Routines.Half_Transfer_Complete_ISR();
 80020d0:	4b2d      	ldr	r3, [pc, #180]	@ (8002188 <DMA2_Stream3_IRQHandler+0x190>)
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80020d6:	4798      	blx	r3
				DMA2 -> LIFCR |= DMA_LIFCR_CHTIF3;
 80020d8:	4b29      	ldr	r3, [pc, #164]	@ (8002180 <DMA2_Stream3_IRQHandler+0x188>)
 80020da:	689b      	ldr	r3, [r3, #8]
 80020dc:	4a28      	ldr	r2, [pc, #160]	@ (8002180 <DMA2_Stream3_IRQHandler+0x188>)
 80020de:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80020e2:	6093      	str	r3, [r2, #8]

				if(__DMA2_Stream3_Config__->double_buffer_mode == DMA_Configuration.Double_Buffer_Mode.Enable )
 80020e4:	4b28      	ldr	r3, [pc, #160]	@ (8002188 <DMA2_Stream3_IRQHandler+0x190>)
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80020ea:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 80020ee:	4293      	cmp	r3, r2
 80020f0:	d110      	bne.n	8002114 <DMA2_Stream3_IRQHandler+0x11c>
				{
					if((__DMA2_Stream3_Config__->Request.Stream->CR & DMA_SxCR_DBM_Msk) != 0)
 80020f2:	4b25      	ldr	r3, [pc, #148]	@ (8002188 <DMA2_Stream3_IRQHandler+0x190>)
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	685b      	ldr	r3, [r3, #4]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d004      	beq.n	800210c <DMA2_Stream3_IRQHandler+0x114>
					{
						__DMA2_Stream3_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_1_ISR();
 8002102:	4b21      	ldr	r3, [pc, #132]	@ (8002188 <DMA2_Stream3_IRQHandler+0x190>)
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002108:	4798      	blx	r3
 800210a:	e003      	b.n	8002114 <DMA2_Stream3_IRQHandler+0x11c>
					}
					else
					{
						__DMA2_Stream3_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
 800210c:	4b1e      	ldr	r3, [pc, #120]	@ (8002188 <DMA2_Stream3_IRQHandler+0x190>)
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002112:	4798      	blx	r3
			}
		}

	}

	if(DMA_LISR & DMA_LISR_TCIF3)
 8002114:	4b1b      	ldr	r3, [pc, #108]	@ (8002184 <DMA2_Stream3_IRQHandler+0x18c>)
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800211c:	2b00      	cmp	r3, #0
 800211e:	d02d      	beq.n	800217c <DMA2_Stream3_IRQHandler+0x184>
	{
		if(__DMA2_Stream3_Config__->interrupts & DMA_Configuration.DMA_Interrupts.Transfer_Complete)
 8002120:	4b19      	ldr	r3, [pc, #100]	@ (8002188 <DMA2_Stream3_IRQHandler+0x190>)
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	69db      	ldr	r3, [r3, #28]
 8002126:	2210      	movs	r2, #16
 8002128:	4013      	ands	r3, r2
 800212a:	2b00      	cmp	r3, #0
 800212c:	d026      	beq.n	800217c <DMA2_Stream3_IRQHandler+0x184>
		{
			if (__DMA2_Stream3_Config__ -> ISR_Routines.Full_Transfer_Commplete_ISR)
 800212e:	4b16      	ldr	r3, [pc, #88]	@ (8002188 <DMA2_Stream3_IRQHandler+0x190>)
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002134:	2b00      	cmp	r3, #0
 8002136:	d021      	beq.n	800217c <DMA2_Stream3_IRQHandler+0x184>
			{
				__DMA2_Stream3_Config__ ->ISR_Routines.Full_Transfer_Commplete_ISR();
 8002138:	4b13      	ldr	r3, [pc, #76]	@ (8002188 <DMA2_Stream3_IRQHandler+0x190>)
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800213e:	4798      	blx	r3
				DMA2 -> LIFCR |= DMA_LIFCR_CTCIF3;
 8002140:	4b0f      	ldr	r3, [pc, #60]	@ (8002180 <DMA2_Stream3_IRQHandler+0x188>)
 8002142:	689b      	ldr	r3, [r3, #8]
 8002144:	4a0e      	ldr	r2, [pc, #56]	@ (8002180 <DMA2_Stream3_IRQHandler+0x188>)
 8002146:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800214a:	6093      	str	r3, [r2, #8]

				if(__DMA2_Stream3_Config__->double_buffer_mode == DMA_Configuration.Double_Buffer_Mode.Enable )
 800214c:	4b0e      	ldr	r3, [pc, #56]	@ (8002188 <DMA2_Stream3_IRQHandler+0x190>)
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002152:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8002156:	4293      	cmp	r3, r2
 8002158:	d110      	bne.n	800217c <DMA2_Stream3_IRQHandler+0x184>
				{
					if((__DMA2_Stream3_Config__->Request.Stream->CR & DMA_SxCR_DBM_Msk) != 0)
 800215a:	4b0b      	ldr	r3, [pc, #44]	@ (8002188 <DMA2_Stream3_IRQHandler+0x190>)
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	685b      	ldr	r3, [r3, #4]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002166:	2b00      	cmp	r3, #0
 8002168:	d004      	beq.n	8002174 <DMA2_Stream3_IRQHandler+0x17c>
					{
						__DMA2_Stream3_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_1_ISR();
 800216a:	4b07      	ldr	r3, [pc, #28]	@ (8002188 <DMA2_Stream3_IRQHandler+0x190>)
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002170:	4798      	blx	r3
					}
				}
			}
		}
	}
}
 8002172:	e003      	b.n	800217c <DMA2_Stream3_IRQHandler+0x184>
						__DMA2_Stream3_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
 8002174:	4b04      	ldr	r3, [pc, #16]	@ (8002188 <DMA2_Stream3_IRQHandler+0x190>)
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800217a:	4798      	blx	r3
}
 800217c:	bf00      	nop
 800217e:	bd80      	pop	{r7, pc}
 8002180:	40026400 	.word	0x40026400
 8002184:	20000458 	.word	0x20000458
 8002188:	20000444 	.word	0x20000444

0800218c <DMA2_Stream4_IRQHandler>:

void DMA2_Stream4_IRQHandler(void)
{
 800218c:	b580      	push	{r7, lr}
 800218e:	af00      	add	r7, sp, #0
	DMA_HISR = DMA2 -> HISR;
 8002190:	4b4f      	ldr	r3, [pc, #316]	@ (80022d0 <DMA2_Stream4_IRQHandler+0x144>)
 8002192:	685b      	ldr	r3, [r3, #4]
 8002194:	4a4f      	ldr	r2, [pc, #316]	@ (80022d4 <DMA2_Stream4_IRQHandler+0x148>)
 8002196:	6013      	str	r3, [r2, #0]

	if(DMA_HISR & DMA_HISR_FEIF4)
 8002198:	4b4e      	ldr	r3, [pc, #312]	@ (80022d4 <DMA2_Stream4_IRQHandler+0x148>)
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	f003 0301 	and.w	r3, r3, #1
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d00e      	beq.n	80021c2 <DMA2_Stream4_IRQHandler+0x36>
	{
		if (__DMA2_Stream4_Config__ -> ISR_Routines.FIFO_Error_ISR)
 80021a4:	4b4c      	ldr	r3, [pc, #304]	@ (80022d8 <DMA2_Stream4_IRQHandler+0x14c>)
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d009      	beq.n	80021c2 <DMA2_Stream4_IRQHandler+0x36>
		{
			__DMA2_Stream4_Config__ ->ISR_Routines.FIFO_Error_ISR();
 80021ae:	4b4a      	ldr	r3, [pc, #296]	@ (80022d8 <DMA2_Stream4_IRQHandler+0x14c>)
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80021b4:	4798      	blx	r3
			DMA2 -> LIFCR |= DMA_HIFCR_CFEIF5;
 80021b6:	4b46      	ldr	r3, [pc, #280]	@ (80022d0 <DMA2_Stream4_IRQHandler+0x144>)
 80021b8:	689b      	ldr	r3, [r3, #8]
 80021ba:	4a45      	ldr	r2, [pc, #276]	@ (80022d0 <DMA2_Stream4_IRQHandler+0x144>)
 80021bc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80021c0:	6093      	str	r3, [r2, #8]
		}
	}

	if(DMA_HISR & DMA_HISR_DMEIF4)
 80021c2:	4b44      	ldr	r3, [pc, #272]	@ (80022d4 <DMA2_Stream4_IRQHandler+0x148>)
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	f003 0304 	and.w	r3, r3, #4
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d00e      	beq.n	80021ec <DMA2_Stream4_IRQHandler+0x60>
	{
		if (__DMA2_Stream4_Config__ -> ISR_Routines.Direct_Mode_Error_ISR)
 80021ce:	4b42      	ldr	r3, [pc, #264]	@ (80022d8 <DMA2_Stream4_IRQHandler+0x14c>)
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	d009      	beq.n	80021ec <DMA2_Stream4_IRQHandler+0x60>
		{
			__DMA2_Stream4_Config__ ->ISR_Routines.Direct_Mode_Error_ISR();
 80021d8:	4b3f      	ldr	r3, [pc, #252]	@ (80022d8 <DMA2_Stream4_IRQHandler+0x14c>)
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021de:	4798      	blx	r3
			DMA2 -> HIFCR |= DMA_HIFCR_CDMEIF4;
 80021e0:	4b3b      	ldr	r3, [pc, #236]	@ (80022d0 <DMA2_Stream4_IRQHandler+0x144>)
 80021e2:	68db      	ldr	r3, [r3, #12]
 80021e4:	4a3a      	ldr	r2, [pc, #232]	@ (80022d0 <DMA2_Stream4_IRQHandler+0x144>)
 80021e6:	f043 0304 	orr.w	r3, r3, #4
 80021ea:	60d3      	str	r3, [r2, #12]
		}
	}

	if(DMA_HISR & DMA_HISR_TEIF4)
 80021ec:	4b39      	ldr	r3, [pc, #228]	@ (80022d4 <DMA2_Stream4_IRQHandler+0x148>)
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	f003 0308 	and.w	r3, r3, #8
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	d00e      	beq.n	8002216 <DMA2_Stream4_IRQHandler+0x8a>
	{
		if (__DMA2_Stream4_Config__ -> ISR_Routines.Transfer_Error_ISR)
 80021f8:	4b37      	ldr	r3, [pc, #220]	@ (80022d8 <DMA2_Stream4_IRQHandler+0x14c>)
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d009      	beq.n	8002216 <DMA2_Stream4_IRQHandler+0x8a>
		{
			__DMA2_Stream4_Config__ ->ISR_Routines.Transfer_Error_ISR();
 8002202:	4b35      	ldr	r3, [pc, #212]	@ (80022d8 <DMA2_Stream4_IRQHandler+0x14c>)
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002208:	4798      	blx	r3
			DMA2 -> HIFCR |= DMA_HIFCR_CTEIF4;
 800220a:	4b31      	ldr	r3, [pc, #196]	@ (80022d0 <DMA2_Stream4_IRQHandler+0x144>)
 800220c:	68db      	ldr	r3, [r3, #12]
 800220e:	4a30      	ldr	r2, [pc, #192]	@ (80022d0 <DMA2_Stream4_IRQHandler+0x144>)
 8002210:	f043 0308 	orr.w	r3, r3, #8
 8002214:	60d3      	str	r3, [r2, #12]
		}
	}

	if(DMA_HISR & DMA_HISR_HTIF4)
 8002216:	4b2f      	ldr	r3, [pc, #188]	@ (80022d4 <DMA2_Stream4_IRQHandler+0x148>)
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	f003 0310 	and.w	r3, r3, #16
 800221e:	2b00      	cmp	r3, #0
 8002220:	d026      	beq.n	8002270 <DMA2_Stream4_IRQHandler+0xe4>
	{
		if (__DMA2_Stream4_Config__ -> ISR_Routines.Half_Transfer_Complete_ISR)
 8002222:	4b2d      	ldr	r3, [pc, #180]	@ (80022d8 <DMA2_Stream4_IRQHandler+0x14c>)
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002228:	2b00      	cmp	r3, #0
 800222a:	d021      	beq.n	8002270 <DMA2_Stream4_IRQHandler+0xe4>
		{
			__DMA2_Stream4_Config__ ->ISR_Routines.Half_Transfer_Complete_ISR();
 800222c:	4b2a      	ldr	r3, [pc, #168]	@ (80022d8 <DMA2_Stream4_IRQHandler+0x14c>)
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002232:	4798      	blx	r3
			DMA2 -> HIFCR |= DMA_HIFCR_CHTIF4;
 8002234:	4b26      	ldr	r3, [pc, #152]	@ (80022d0 <DMA2_Stream4_IRQHandler+0x144>)
 8002236:	68db      	ldr	r3, [r3, #12]
 8002238:	4a25      	ldr	r2, [pc, #148]	@ (80022d0 <DMA2_Stream4_IRQHandler+0x144>)
 800223a:	f043 0310 	orr.w	r3, r3, #16
 800223e:	60d3      	str	r3, [r2, #12]

			if(__DMA2_Stream4_Config__->double_buffer_mode == DMA_Configuration.Double_Buffer_Mode.Enable )
 8002240:	4b25      	ldr	r3, [pc, #148]	@ (80022d8 <DMA2_Stream4_IRQHandler+0x14c>)
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002246:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800224a:	4293      	cmp	r3, r2
 800224c:	d110      	bne.n	8002270 <DMA2_Stream4_IRQHandler+0xe4>
			{
				if((__DMA2_Stream4_Config__->Request.Stream->CR & DMA_SxCR_DBM_Msk) != 0)
 800224e:	4b22      	ldr	r3, [pc, #136]	@ (80022d8 <DMA2_Stream4_IRQHandler+0x14c>)
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	685b      	ldr	r3, [r3, #4]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800225a:	2b00      	cmp	r3, #0
 800225c:	d004      	beq.n	8002268 <DMA2_Stream4_IRQHandler+0xdc>
				{
					__DMA2_Stream4_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_1_ISR();
 800225e:	4b1e      	ldr	r3, [pc, #120]	@ (80022d8 <DMA2_Stream4_IRQHandler+0x14c>)
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002264:	4798      	blx	r3
 8002266:	e003      	b.n	8002270 <DMA2_Stream4_IRQHandler+0xe4>
				}
				else
				{
					__DMA2_Stream4_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
 8002268:	4b1b      	ldr	r3, [pc, #108]	@ (80022d8 <DMA2_Stream4_IRQHandler+0x14c>)
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800226e:	4798      	blx	r3
				}
			}
		}
	}

	if(DMA_HISR & DMA_HISR_TCIF4)
 8002270:	4b18      	ldr	r3, [pc, #96]	@ (80022d4 <DMA2_Stream4_IRQHandler+0x148>)
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	f003 0320 	and.w	r3, r3, #32
 8002278:	2b00      	cmp	r3, #0
 800227a:	d026      	beq.n	80022ca <DMA2_Stream4_IRQHandler+0x13e>
	{
		if (__DMA2_Stream4_Config__ -> ISR_Routines.Full_Transfer_Commplete_ISR)
 800227c:	4b16      	ldr	r3, [pc, #88]	@ (80022d8 <DMA2_Stream4_IRQHandler+0x14c>)
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002282:	2b00      	cmp	r3, #0
 8002284:	d021      	beq.n	80022ca <DMA2_Stream4_IRQHandler+0x13e>
		{
			__DMA2_Stream4_Config__ ->ISR_Routines.Full_Transfer_Commplete_ISR();
 8002286:	4b14      	ldr	r3, [pc, #80]	@ (80022d8 <DMA2_Stream4_IRQHandler+0x14c>)
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800228c:	4798      	blx	r3
			DMA2 -> HIFCR |= DMA_HIFCR_CTCIF4;
 800228e:	4b10      	ldr	r3, [pc, #64]	@ (80022d0 <DMA2_Stream4_IRQHandler+0x144>)
 8002290:	68db      	ldr	r3, [r3, #12]
 8002292:	4a0f      	ldr	r2, [pc, #60]	@ (80022d0 <DMA2_Stream4_IRQHandler+0x144>)
 8002294:	f043 0320 	orr.w	r3, r3, #32
 8002298:	60d3      	str	r3, [r2, #12]

			if(__DMA2_Stream4_Config__->double_buffer_mode == DMA_Configuration.Double_Buffer_Mode.Enable )
 800229a:	4b0f      	ldr	r3, [pc, #60]	@ (80022d8 <DMA2_Stream4_IRQHandler+0x14c>)
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80022a0:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 80022a4:	4293      	cmp	r3, r2
 80022a6:	d110      	bne.n	80022ca <DMA2_Stream4_IRQHandler+0x13e>
			{
				if((__DMA2_Stream4_Config__->Request.Stream->CR & DMA_SxCR_DBM_Msk) != 0)
 80022a8:	4b0b      	ldr	r3, [pc, #44]	@ (80022d8 <DMA2_Stream4_IRQHandler+0x14c>)
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	685b      	ldr	r3, [r3, #4]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	d004      	beq.n	80022c2 <DMA2_Stream4_IRQHandler+0x136>
				{
					__DMA2_Stream4_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_1_ISR();
 80022b8:	4b07      	ldr	r3, [pc, #28]	@ (80022d8 <DMA2_Stream4_IRQHandler+0x14c>)
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80022be:	4798      	blx	r3
					__DMA2_Stream4_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
				}
			}
		}
	}
}
 80022c0:	e003      	b.n	80022ca <DMA2_Stream4_IRQHandler+0x13e>
					__DMA2_Stream4_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
 80022c2:	4b05      	ldr	r3, [pc, #20]	@ (80022d8 <DMA2_Stream4_IRQHandler+0x14c>)
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80022c8:	4798      	blx	r3
}
 80022ca:	bf00      	nop
 80022cc:	bd80      	pop	{r7, pc}
 80022ce:	bf00      	nop
 80022d0:	40026400 	.word	0x40026400
 80022d4:	2000045c 	.word	0x2000045c
 80022d8:	20000448 	.word	0x20000448

080022dc <DMA2_Stream5_IRQHandler>:




void DMA2_Stream5_IRQHandler(void)
{
 80022dc:	b580      	push	{r7, lr}
 80022de:	af00      	add	r7, sp, #0
	DMA_HISR = DMA2 -> HISR;
 80022e0:	4b4f      	ldr	r3, [pc, #316]	@ (8002420 <DMA2_Stream5_IRQHandler+0x144>)
 80022e2:	685b      	ldr	r3, [r3, #4]
 80022e4:	4a4f      	ldr	r2, [pc, #316]	@ (8002424 <DMA2_Stream5_IRQHandler+0x148>)
 80022e6:	6013      	str	r3, [r2, #0]

	if(DMA_HISR & DMA_HISR_FEIF5)
 80022e8:	4b4e      	ldr	r3, [pc, #312]	@ (8002424 <DMA2_Stream5_IRQHandler+0x148>)
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d00e      	beq.n	8002312 <DMA2_Stream5_IRQHandler+0x36>
	{
		if (__DMA2_Stream5_Config__ -> ISR_Routines.FIFO_Error_ISR)
 80022f4:	4b4c      	ldr	r3, [pc, #304]	@ (8002428 <DMA2_Stream5_IRQHandler+0x14c>)
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d009      	beq.n	8002312 <DMA2_Stream5_IRQHandler+0x36>
		{
			__DMA2_Stream5_Config__ ->ISR_Routines.FIFO_Error_ISR();
 80022fe:	4b4a      	ldr	r3, [pc, #296]	@ (8002428 <DMA2_Stream5_IRQHandler+0x14c>)
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002304:	4798      	blx	r3
			DMA2 -> HIFCR |= DMA_HIFCR_CFEIF5;
 8002306:	4b46      	ldr	r3, [pc, #280]	@ (8002420 <DMA2_Stream5_IRQHandler+0x144>)
 8002308:	68db      	ldr	r3, [r3, #12]
 800230a:	4a45      	ldr	r2, [pc, #276]	@ (8002420 <DMA2_Stream5_IRQHandler+0x144>)
 800230c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002310:	60d3      	str	r3, [r2, #12]
		}
	}

	if(DMA_HISR & DMA_HISR_DMEIF5)
 8002312:	4b44      	ldr	r3, [pc, #272]	@ (8002424 <DMA2_Stream5_IRQHandler+0x148>)
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800231a:	2b00      	cmp	r3, #0
 800231c:	d00e      	beq.n	800233c <DMA2_Stream5_IRQHandler+0x60>
	{
		if (__DMA2_Stream5_Config__ -> ISR_Routines.Direct_Mode_Error_ISR)
 800231e:	4b42      	ldr	r3, [pc, #264]	@ (8002428 <DMA2_Stream5_IRQHandler+0x14c>)
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002324:	2b00      	cmp	r3, #0
 8002326:	d009      	beq.n	800233c <DMA2_Stream5_IRQHandler+0x60>
		{
			__DMA2_Stream5_Config__ ->ISR_Routines.Direct_Mode_Error_ISR();
 8002328:	4b3f      	ldr	r3, [pc, #252]	@ (8002428 <DMA2_Stream5_IRQHandler+0x14c>)
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800232e:	4798      	blx	r3
			DMA2 -> HIFCR |= DMA_HIFCR_CDMEIF5;
 8002330:	4b3b      	ldr	r3, [pc, #236]	@ (8002420 <DMA2_Stream5_IRQHandler+0x144>)
 8002332:	68db      	ldr	r3, [r3, #12]
 8002334:	4a3a      	ldr	r2, [pc, #232]	@ (8002420 <DMA2_Stream5_IRQHandler+0x144>)
 8002336:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800233a:	60d3      	str	r3, [r2, #12]
		}
	}

	if(DMA_HISR & DMA_HISR_TEIF5)
 800233c:	4b39      	ldr	r3, [pc, #228]	@ (8002424 <DMA2_Stream5_IRQHandler+0x148>)
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002344:	2b00      	cmp	r3, #0
 8002346:	d00e      	beq.n	8002366 <DMA2_Stream5_IRQHandler+0x8a>
	{
		if (__DMA2_Stream5_Config__ -> ISR_Routines.Transfer_Error_ISR)
 8002348:	4b37      	ldr	r3, [pc, #220]	@ (8002428 <DMA2_Stream5_IRQHandler+0x14c>)
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800234e:	2b00      	cmp	r3, #0
 8002350:	d009      	beq.n	8002366 <DMA2_Stream5_IRQHandler+0x8a>
		{
			__DMA2_Stream5_Config__ ->ISR_Routines.Transfer_Error_ISR();
 8002352:	4b35      	ldr	r3, [pc, #212]	@ (8002428 <DMA2_Stream5_IRQHandler+0x14c>)
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002358:	4798      	blx	r3
			DMA2 -> HIFCR |= DMA_HIFCR_CTEIF5;
 800235a:	4b31      	ldr	r3, [pc, #196]	@ (8002420 <DMA2_Stream5_IRQHandler+0x144>)
 800235c:	68db      	ldr	r3, [r3, #12]
 800235e:	4a30      	ldr	r2, [pc, #192]	@ (8002420 <DMA2_Stream5_IRQHandler+0x144>)
 8002360:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002364:	60d3      	str	r3, [r2, #12]
		}
	}

	if(DMA_HISR & DMA_HISR_HTIF5)
 8002366:	4b2f      	ldr	r3, [pc, #188]	@ (8002424 <DMA2_Stream5_IRQHandler+0x148>)
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800236e:	2b00      	cmp	r3, #0
 8002370:	d026      	beq.n	80023c0 <DMA2_Stream5_IRQHandler+0xe4>
	{
		if (__DMA2_Stream5_Config__ -> ISR_Routines.Half_Transfer_Complete_ISR)
 8002372:	4b2d      	ldr	r3, [pc, #180]	@ (8002428 <DMA2_Stream5_IRQHandler+0x14c>)
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002378:	2b00      	cmp	r3, #0
 800237a:	d021      	beq.n	80023c0 <DMA2_Stream5_IRQHandler+0xe4>
		{
			__DMA2_Stream5_Config__ ->ISR_Routines.Half_Transfer_Complete_ISR();
 800237c:	4b2a      	ldr	r3, [pc, #168]	@ (8002428 <DMA2_Stream5_IRQHandler+0x14c>)
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002382:	4798      	blx	r3
			DMA2 -> HIFCR |= DMA_HIFCR_CHTIF5;
 8002384:	4b26      	ldr	r3, [pc, #152]	@ (8002420 <DMA2_Stream5_IRQHandler+0x144>)
 8002386:	68db      	ldr	r3, [r3, #12]
 8002388:	4a25      	ldr	r2, [pc, #148]	@ (8002420 <DMA2_Stream5_IRQHandler+0x144>)
 800238a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800238e:	60d3      	str	r3, [r2, #12]

			if(__DMA2_Stream5_Config__->double_buffer_mode == DMA_Configuration.Double_Buffer_Mode.Enable )
 8002390:	4b25      	ldr	r3, [pc, #148]	@ (8002428 <DMA2_Stream5_IRQHandler+0x14c>)
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002396:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800239a:	4293      	cmp	r3, r2
 800239c:	d110      	bne.n	80023c0 <DMA2_Stream5_IRQHandler+0xe4>
			{
				if((__DMA2_Stream5_Config__->Request.Stream->CR & DMA_SxCR_DBM_Msk) != 0)
 800239e:	4b22      	ldr	r3, [pc, #136]	@ (8002428 <DMA2_Stream5_IRQHandler+0x14c>)
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	685b      	ldr	r3, [r3, #4]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d004      	beq.n	80023b8 <DMA2_Stream5_IRQHandler+0xdc>
				{
					__DMA2_Stream5_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_1_ISR();
 80023ae:	4b1e      	ldr	r3, [pc, #120]	@ (8002428 <DMA2_Stream5_IRQHandler+0x14c>)
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80023b4:	4798      	blx	r3
 80023b6:	e003      	b.n	80023c0 <DMA2_Stream5_IRQHandler+0xe4>
				}
				else
				{
					__DMA2_Stream5_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
 80023b8:	4b1b      	ldr	r3, [pc, #108]	@ (8002428 <DMA2_Stream5_IRQHandler+0x14c>)
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80023be:	4798      	blx	r3
				}
			}
		}
	}

	if(DMA_HISR & DMA_HISR_TCIF5)
 80023c0:	4b18      	ldr	r3, [pc, #96]	@ (8002424 <DMA2_Stream5_IRQHandler+0x148>)
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	d026      	beq.n	800241a <DMA2_Stream5_IRQHandler+0x13e>
	{
		if (__DMA2_Stream5_Config__ -> ISR_Routines.Full_Transfer_Commplete_ISR)
 80023cc:	4b16      	ldr	r3, [pc, #88]	@ (8002428 <DMA2_Stream5_IRQHandler+0x14c>)
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d021      	beq.n	800241a <DMA2_Stream5_IRQHandler+0x13e>
		{
			__DMA2_Stream5_Config__ ->ISR_Routines.Full_Transfer_Commplete_ISR();
 80023d6:	4b14      	ldr	r3, [pc, #80]	@ (8002428 <DMA2_Stream5_IRQHandler+0x14c>)
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80023dc:	4798      	blx	r3
			DMA2 -> HIFCR |= DMA_HIFCR_CTCIF5;
 80023de:	4b10      	ldr	r3, [pc, #64]	@ (8002420 <DMA2_Stream5_IRQHandler+0x144>)
 80023e0:	68db      	ldr	r3, [r3, #12]
 80023e2:	4a0f      	ldr	r2, [pc, #60]	@ (8002420 <DMA2_Stream5_IRQHandler+0x144>)
 80023e4:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80023e8:	60d3      	str	r3, [r2, #12]

			if(__DMA2_Stream5_Config__->double_buffer_mode == DMA_Configuration.Double_Buffer_Mode.Enable )
 80023ea:	4b0f      	ldr	r3, [pc, #60]	@ (8002428 <DMA2_Stream5_IRQHandler+0x14c>)
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80023f0:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 80023f4:	4293      	cmp	r3, r2
 80023f6:	d110      	bne.n	800241a <DMA2_Stream5_IRQHandler+0x13e>
			{
				if((__DMA2_Stream5_Config__->Request.Stream->CR & DMA_SxCR_DBM_Msk) != 0)
 80023f8:	4b0b      	ldr	r3, [pc, #44]	@ (8002428 <DMA2_Stream5_IRQHandler+0x14c>)
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	685b      	ldr	r3, [r3, #4]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002404:	2b00      	cmp	r3, #0
 8002406:	d004      	beq.n	8002412 <DMA2_Stream5_IRQHandler+0x136>
				{
					__DMA2_Stream5_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_1_ISR();
 8002408:	4b07      	ldr	r3, [pc, #28]	@ (8002428 <DMA2_Stream5_IRQHandler+0x14c>)
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800240e:	4798      	blx	r3
					__DMA2_Stream5_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
				}
			}
		}
	}
}
 8002410:	e003      	b.n	800241a <DMA2_Stream5_IRQHandler+0x13e>
					__DMA2_Stream5_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
 8002412:	4b05      	ldr	r3, [pc, #20]	@ (8002428 <DMA2_Stream5_IRQHandler+0x14c>)
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002418:	4798      	blx	r3
}
 800241a:	bf00      	nop
 800241c:	bd80      	pop	{r7, pc}
 800241e:	bf00      	nop
 8002420:	40026400 	.word	0x40026400
 8002424:	2000045c 	.word	0x2000045c
 8002428:	2000044c 	.word	0x2000044c

0800242c <DMA2_Stream6_IRQHandler>:



void DMA2_Stream6_IRQHandler(void)
{
 800242c:	b580      	push	{r7, lr}
 800242e:	af00      	add	r7, sp, #0
	DMA_HISR = DMA2 -> HISR;
 8002430:	4b4f      	ldr	r3, [pc, #316]	@ (8002570 <DMA2_Stream6_IRQHandler+0x144>)
 8002432:	685b      	ldr	r3, [r3, #4]
 8002434:	4a4f      	ldr	r2, [pc, #316]	@ (8002574 <DMA2_Stream6_IRQHandler+0x148>)
 8002436:	6013      	str	r3, [r2, #0]

	if(DMA_HISR & DMA_HISR_FEIF6)
 8002438:	4b4e      	ldr	r3, [pc, #312]	@ (8002574 <DMA2_Stream6_IRQHandler+0x148>)
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002440:	2b00      	cmp	r3, #0
 8002442:	d00e      	beq.n	8002462 <DMA2_Stream6_IRQHandler+0x36>
	{
		if (__DMA2_Stream6_Config__ -> ISR_Routines.FIFO_Error_ISR)
 8002444:	4b4c      	ldr	r3, [pc, #304]	@ (8002578 <DMA2_Stream6_IRQHandler+0x14c>)
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800244a:	2b00      	cmp	r3, #0
 800244c:	d009      	beq.n	8002462 <DMA2_Stream6_IRQHandler+0x36>
		{
			__DMA2_Stream6_Config__ ->ISR_Routines.FIFO_Error_ISR();
 800244e:	4b4a      	ldr	r3, [pc, #296]	@ (8002578 <DMA2_Stream6_IRQHandler+0x14c>)
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002454:	4798      	blx	r3
			DMA2 -> HIFCR |= DMA_HIFCR_CFEIF6;
 8002456:	4b46      	ldr	r3, [pc, #280]	@ (8002570 <DMA2_Stream6_IRQHandler+0x144>)
 8002458:	68db      	ldr	r3, [r3, #12]
 800245a:	4a45      	ldr	r2, [pc, #276]	@ (8002570 <DMA2_Stream6_IRQHandler+0x144>)
 800245c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002460:	60d3      	str	r3, [r2, #12]
		}
	}

	if(DMA_HISR & DMA_HISR_DMEIF6)
 8002462:	4b44      	ldr	r3, [pc, #272]	@ (8002574 <DMA2_Stream6_IRQHandler+0x148>)
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800246a:	2b00      	cmp	r3, #0
 800246c:	d00e      	beq.n	800248c <DMA2_Stream6_IRQHandler+0x60>
	{
		if (__DMA2_Stream6_Config__ -> ISR_Routines.Direct_Mode_Error_ISR)
 800246e:	4b42      	ldr	r3, [pc, #264]	@ (8002578 <DMA2_Stream6_IRQHandler+0x14c>)
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002474:	2b00      	cmp	r3, #0
 8002476:	d009      	beq.n	800248c <DMA2_Stream6_IRQHandler+0x60>
		{
			__DMA2_Stream6_Config__ ->ISR_Routines.Direct_Mode_Error_ISR();
 8002478:	4b3f      	ldr	r3, [pc, #252]	@ (8002578 <DMA2_Stream6_IRQHandler+0x14c>)
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800247e:	4798      	blx	r3
			DMA2 -> HIFCR |= DMA_HIFCR_CDMEIF6;
 8002480:	4b3b      	ldr	r3, [pc, #236]	@ (8002570 <DMA2_Stream6_IRQHandler+0x144>)
 8002482:	68db      	ldr	r3, [r3, #12]
 8002484:	4a3a      	ldr	r2, [pc, #232]	@ (8002570 <DMA2_Stream6_IRQHandler+0x144>)
 8002486:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800248a:	60d3      	str	r3, [r2, #12]
		}
	}

	if(DMA_HISR & DMA_HISR_TEIF6)
 800248c:	4b39      	ldr	r3, [pc, #228]	@ (8002574 <DMA2_Stream6_IRQHandler+0x148>)
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002494:	2b00      	cmp	r3, #0
 8002496:	d00e      	beq.n	80024b6 <DMA2_Stream6_IRQHandler+0x8a>
	{
		if (__DMA2_Stream6_Config__ -> ISR_Routines.Transfer_Error_ISR)
 8002498:	4b37      	ldr	r3, [pc, #220]	@ (8002578 <DMA2_Stream6_IRQHandler+0x14c>)
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d009      	beq.n	80024b6 <DMA2_Stream6_IRQHandler+0x8a>
		{
			__DMA2_Stream6_Config__ ->ISR_Routines.Transfer_Error_ISR();
 80024a2:	4b35      	ldr	r3, [pc, #212]	@ (8002578 <DMA2_Stream6_IRQHandler+0x14c>)
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024a8:	4798      	blx	r3
			DMA2 -> HIFCR |= DMA_HIFCR_CTEIF6;
 80024aa:	4b31      	ldr	r3, [pc, #196]	@ (8002570 <DMA2_Stream6_IRQHandler+0x144>)
 80024ac:	68db      	ldr	r3, [r3, #12]
 80024ae:	4a30      	ldr	r2, [pc, #192]	@ (8002570 <DMA2_Stream6_IRQHandler+0x144>)
 80024b0:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80024b4:	60d3      	str	r3, [r2, #12]
		}
	}

	if(DMA_HISR & DMA_HISR_HTIF6)
 80024b6:	4b2f      	ldr	r3, [pc, #188]	@ (8002574 <DMA2_Stream6_IRQHandler+0x148>)
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d026      	beq.n	8002510 <DMA2_Stream6_IRQHandler+0xe4>
	{
		if (__DMA2_Stream6_Config__ -> ISR_Routines.Half_Transfer_Complete_ISR)
 80024c2:	4b2d      	ldr	r3, [pc, #180]	@ (8002578 <DMA2_Stream6_IRQHandler+0x14c>)
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d021      	beq.n	8002510 <DMA2_Stream6_IRQHandler+0xe4>
		{
			__DMA2_Stream6_Config__ ->ISR_Routines.Half_Transfer_Complete_ISR();
 80024cc:	4b2a      	ldr	r3, [pc, #168]	@ (8002578 <DMA2_Stream6_IRQHandler+0x14c>)
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80024d2:	4798      	blx	r3
			DMA2 -> HIFCR |= DMA_HIFCR_CHTIF6;
 80024d4:	4b26      	ldr	r3, [pc, #152]	@ (8002570 <DMA2_Stream6_IRQHandler+0x144>)
 80024d6:	68db      	ldr	r3, [r3, #12]
 80024d8:	4a25      	ldr	r2, [pc, #148]	@ (8002570 <DMA2_Stream6_IRQHandler+0x144>)
 80024da:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80024de:	60d3      	str	r3, [r2, #12]

			if(__DMA2_Stream6_Config__->double_buffer_mode == DMA_Configuration.Double_Buffer_Mode.Enable )
 80024e0:	4b25      	ldr	r3, [pc, #148]	@ (8002578 <DMA2_Stream6_IRQHandler+0x14c>)
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80024e6:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 80024ea:	4293      	cmp	r3, r2
 80024ec:	d110      	bne.n	8002510 <DMA2_Stream6_IRQHandler+0xe4>
			{
				if((__DMA2_Stream6_Config__->Request.Stream->CR & DMA_SxCR_DBM_Msk) != 0)
 80024ee:	4b22      	ldr	r3, [pc, #136]	@ (8002578 <DMA2_Stream6_IRQHandler+0x14c>)
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	685b      	ldr	r3, [r3, #4]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d004      	beq.n	8002508 <DMA2_Stream6_IRQHandler+0xdc>
				{
					__DMA2_Stream6_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_1_ISR();
 80024fe:	4b1e      	ldr	r3, [pc, #120]	@ (8002578 <DMA2_Stream6_IRQHandler+0x14c>)
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002504:	4798      	blx	r3
 8002506:	e003      	b.n	8002510 <DMA2_Stream6_IRQHandler+0xe4>
				}
				else
				{
					__DMA2_Stream6_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
 8002508:	4b1b      	ldr	r3, [pc, #108]	@ (8002578 <DMA2_Stream6_IRQHandler+0x14c>)
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800250e:	4798      	blx	r3
				}
			}
		}
	}

	if(DMA_HISR & DMA_HISR_TCIF6)
 8002510:	4b18      	ldr	r3, [pc, #96]	@ (8002574 <DMA2_Stream6_IRQHandler+0x148>)
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002518:	2b00      	cmp	r3, #0
 800251a:	d026      	beq.n	800256a <DMA2_Stream6_IRQHandler+0x13e>
	{
		if (__DMA2_Stream6_Config__ -> ISR_Routines.Full_Transfer_Commplete_ISR)
 800251c:	4b16      	ldr	r3, [pc, #88]	@ (8002578 <DMA2_Stream6_IRQHandler+0x14c>)
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002522:	2b00      	cmp	r3, #0
 8002524:	d021      	beq.n	800256a <DMA2_Stream6_IRQHandler+0x13e>
		{
			__DMA2_Stream6_Config__ ->ISR_Routines.Full_Transfer_Commplete_ISR();
 8002526:	4b14      	ldr	r3, [pc, #80]	@ (8002578 <DMA2_Stream6_IRQHandler+0x14c>)
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800252c:	4798      	blx	r3
			DMA2 -> HIFCR |= DMA_HIFCR_CTCIF6;
 800252e:	4b10      	ldr	r3, [pc, #64]	@ (8002570 <DMA2_Stream6_IRQHandler+0x144>)
 8002530:	68db      	ldr	r3, [r3, #12]
 8002532:	4a0f      	ldr	r2, [pc, #60]	@ (8002570 <DMA2_Stream6_IRQHandler+0x144>)
 8002534:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002538:	60d3      	str	r3, [r2, #12]

			if(__DMA2_Stream6_Config__->double_buffer_mode == DMA_Configuration.Double_Buffer_Mode.Enable )
 800253a:	4b0f      	ldr	r3, [pc, #60]	@ (8002578 <DMA2_Stream6_IRQHandler+0x14c>)
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002540:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8002544:	4293      	cmp	r3, r2
 8002546:	d110      	bne.n	800256a <DMA2_Stream6_IRQHandler+0x13e>
			{
				if((__DMA2_Stream6_Config__->Request.Stream->CR & DMA_SxCR_DBM_Msk) != 0)
 8002548:	4b0b      	ldr	r3, [pc, #44]	@ (8002578 <DMA2_Stream6_IRQHandler+0x14c>)
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	685b      	ldr	r3, [r3, #4]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002554:	2b00      	cmp	r3, #0
 8002556:	d004      	beq.n	8002562 <DMA2_Stream6_IRQHandler+0x136>
				{
					__DMA2_Stream6_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_1_ISR();
 8002558:	4b07      	ldr	r3, [pc, #28]	@ (8002578 <DMA2_Stream6_IRQHandler+0x14c>)
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800255e:	4798      	blx	r3
					__DMA2_Stream6_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
				}
			}
		}
	}
}
 8002560:	e003      	b.n	800256a <DMA2_Stream6_IRQHandler+0x13e>
					__DMA2_Stream6_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
 8002562:	4b05      	ldr	r3, [pc, #20]	@ (8002578 <DMA2_Stream6_IRQHandler+0x14c>)
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002568:	4798      	blx	r3
}
 800256a:	bf00      	nop
 800256c:	bd80      	pop	{r7, pc}
 800256e:	bf00      	nop
 8002570:	40026400 	.word	0x40026400
 8002574:	2000045c 	.word	0x2000045c
 8002578:	20000450 	.word	0x20000450

0800257c <DMA2_Stream7_IRQHandler>:


void DMA2_Stream7_IRQHandler(void)
{
 800257c:	b580      	push	{r7, lr}
 800257e:	af00      	add	r7, sp, #0
	DMA_HISR = DMA2 -> HISR;
 8002580:	4b4f      	ldr	r3, [pc, #316]	@ (80026c0 <DMA2_Stream7_IRQHandler+0x144>)
 8002582:	685b      	ldr	r3, [r3, #4]
 8002584:	4a4f      	ldr	r2, [pc, #316]	@ (80026c4 <DMA2_Stream7_IRQHandler+0x148>)
 8002586:	6013      	str	r3, [r2, #0]

	if(DMA_HISR & DMA_HISR_FEIF7)
 8002588:	4b4e      	ldr	r3, [pc, #312]	@ (80026c4 <DMA2_Stream7_IRQHandler+0x148>)
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002590:	2b00      	cmp	r3, #0
 8002592:	d00e      	beq.n	80025b2 <DMA2_Stream7_IRQHandler+0x36>
	{
		if (__DMA2_Stream7_Config__ -> ISR_Routines.FIFO_Error_ISR)
 8002594:	4b4c      	ldr	r3, [pc, #304]	@ (80026c8 <DMA2_Stream7_IRQHandler+0x14c>)
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800259a:	2b00      	cmp	r3, #0
 800259c:	d009      	beq.n	80025b2 <DMA2_Stream7_IRQHandler+0x36>
		{
			__DMA2_Stream7_Config__ ->ISR_Routines.FIFO_Error_ISR();
 800259e:	4b4a      	ldr	r3, [pc, #296]	@ (80026c8 <DMA2_Stream7_IRQHandler+0x14c>)
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80025a4:	4798      	blx	r3
			DMA2 -> HIFCR |= DMA_HIFCR_CFEIF7;
 80025a6:	4b46      	ldr	r3, [pc, #280]	@ (80026c0 <DMA2_Stream7_IRQHandler+0x144>)
 80025a8:	68db      	ldr	r3, [r3, #12]
 80025aa:	4a45      	ldr	r2, [pc, #276]	@ (80026c0 <DMA2_Stream7_IRQHandler+0x144>)
 80025ac:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80025b0:	60d3      	str	r3, [r2, #12]
		}
	}

	if(DMA_HISR & DMA_HISR_DMEIF7)
 80025b2:	4b44      	ldr	r3, [pc, #272]	@ (80026c4 <DMA2_Stream7_IRQHandler+0x148>)
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d00e      	beq.n	80025dc <DMA2_Stream7_IRQHandler+0x60>
	{
		if (__DMA2_Stream7_Config__ -> ISR_Routines.Direct_Mode_Error_ISR)
 80025be:	4b42      	ldr	r3, [pc, #264]	@ (80026c8 <DMA2_Stream7_IRQHandler+0x14c>)
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d009      	beq.n	80025dc <DMA2_Stream7_IRQHandler+0x60>
		{
			__DMA2_Stream7_Config__ ->ISR_Routines.Direct_Mode_Error_ISR();
 80025c8:	4b3f      	ldr	r3, [pc, #252]	@ (80026c8 <DMA2_Stream7_IRQHandler+0x14c>)
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025ce:	4798      	blx	r3
			DMA2 -> HIFCR |= DMA_HIFCR_CDMEIF7;
 80025d0:	4b3b      	ldr	r3, [pc, #236]	@ (80026c0 <DMA2_Stream7_IRQHandler+0x144>)
 80025d2:	68db      	ldr	r3, [r3, #12]
 80025d4:	4a3a      	ldr	r2, [pc, #232]	@ (80026c0 <DMA2_Stream7_IRQHandler+0x144>)
 80025d6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80025da:	60d3      	str	r3, [r2, #12]
		}
	}

	if(DMA_HISR & DMA_HISR_TEIF7)
 80025dc:	4b39      	ldr	r3, [pc, #228]	@ (80026c4 <DMA2_Stream7_IRQHandler+0x148>)
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	d00e      	beq.n	8002606 <DMA2_Stream7_IRQHandler+0x8a>
	{
		if (__DMA2_Stream7_Config__ -> ISR_Routines.Transfer_Error_ISR)
 80025e8:	4b37      	ldr	r3, [pc, #220]	@ (80026c8 <DMA2_Stream7_IRQHandler+0x14c>)
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d009      	beq.n	8002606 <DMA2_Stream7_IRQHandler+0x8a>
		{
			__DMA2_Stream7_Config__ ->ISR_Routines.Transfer_Error_ISR();
 80025f2:	4b35      	ldr	r3, [pc, #212]	@ (80026c8 <DMA2_Stream7_IRQHandler+0x14c>)
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025f8:	4798      	blx	r3
			DMA2 -> HIFCR |= DMA_HIFCR_CTEIF7;
 80025fa:	4b31      	ldr	r3, [pc, #196]	@ (80026c0 <DMA2_Stream7_IRQHandler+0x144>)
 80025fc:	68db      	ldr	r3, [r3, #12]
 80025fe:	4a30      	ldr	r2, [pc, #192]	@ (80026c0 <DMA2_Stream7_IRQHandler+0x144>)
 8002600:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002604:	60d3      	str	r3, [r2, #12]
		}
	}

	if(DMA_HISR & DMA_HISR_HTIF7)
 8002606:	4b2f      	ldr	r3, [pc, #188]	@ (80026c4 <DMA2_Stream7_IRQHandler+0x148>)
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800260e:	2b00      	cmp	r3, #0
 8002610:	d026      	beq.n	8002660 <DMA2_Stream7_IRQHandler+0xe4>
	{
		if (__DMA2_Stream7_Config__ -> ISR_Routines.Half_Transfer_Complete_ISR)
 8002612:	4b2d      	ldr	r3, [pc, #180]	@ (80026c8 <DMA2_Stream7_IRQHandler+0x14c>)
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002618:	2b00      	cmp	r3, #0
 800261a:	d021      	beq.n	8002660 <DMA2_Stream7_IRQHandler+0xe4>
		{
			__DMA2_Stream7_Config__ ->ISR_Routines.Half_Transfer_Complete_ISR();
 800261c:	4b2a      	ldr	r3, [pc, #168]	@ (80026c8 <DMA2_Stream7_IRQHandler+0x14c>)
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002622:	4798      	blx	r3
			DMA2 -> HIFCR |= DMA_HIFCR_CHTIF7;
 8002624:	4b26      	ldr	r3, [pc, #152]	@ (80026c0 <DMA2_Stream7_IRQHandler+0x144>)
 8002626:	68db      	ldr	r3, [r3, #12]
 8002628:	4a25      	ldr	r2, [pc, #148]	@ (80026c0 <DMA2_Stream7_IRQHandler+0x144>)
 800262a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800262e:	60d3      	str	r3, [r2, #12]

			if(__DMA2_Stream7_Config__->double_buffer_mode == DMA_Configuration.Double_Buffer_Mode.Enable )
 8002630:	4b25      	ldr	r3, [pc, #148]	@ (80026c8 <DMA2_Stream7_IRQHandler+0x14c>)
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002636:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800263a:	4293      	cmp	r3, r2
 800263c:	d110      	bne.n	8002660 <DMA2_Stream7_IRQHandler+0xe4>
			{
				if((__DMA2_Stream7_Config__->Request.Stream->CR & DMA_SxCR_DBM_Msk) != 0)
 800263e:	4b22      	ldr	r3, [pc, #136]	@ (80026c8 <DMA2_Stream7_IRQHandler+0x14c>)
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	685b      	ldr	r3, [r3, #4]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800264a:	2b00      	cmp	r3, #0
 800264c:	d004      	beq.n	8002658 <DMA2_Stream7_IRQHandler+0xdc>
				{
					__DMA2_Stream7_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_1_ISR();
 800264e:	4b1e      	ldr	r3, [pc, #120]	@ (80026c8 <DMA2_Stream7_IRQHandler+0x14c>)
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002654:	4798      	blx	r3
 8002656:	e003      	b.n	8002660 <DMA2_Stream7_IRQHandler+0xe4>
				}
				else
				{
					__DMA2_Stream7_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
 8002658:	4b1b      	ldr	r3, [pc, #108]	@ (80026c8 <DMA2_Stream7_IRQHandler+0x14c>)
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800265e:	4798      	blx	r3
				}
			}
		}
	}

	if(DMA_HISR & DMA_HISR_TCIF7)
 8002660:	4b18      	ldr	r3, [pc, #96]	@ (80026c4 <DMA2_Stream7_IRQHandler+0x148>)
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002668:	2b00      	cmp	r3, #0
 800266a:	d026      	beq.n	80026ba <DMA2_Stream7_IRQHandler+0x13e>
	{
		if (__DMA2_Stream7_Config__ -> ISR_Routines.Full_Transfer_Commplete_ISR)
 800266c:	4b16      	ldr	r3, [pc, #88]	@ (80026c8 <DMA2_Stream7_IRQHandler+0x14c>)
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002672:	2b00      	cmp	r3, #0
 8002674:	d021      	beq.n	80026ba <DMA2_Stream7_IRQHandler+0x13e>
		{
			__DMA2_Stream7_Config__ ->ISR_Routines.Full_Transfer_Commplete_ISR();
 8002676:	4b14      	ldr	r3, [pc, #80]	@ (80026c8 <DMA2_Stream7_IRQHandler+0x14c>)
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800267c:	4798      	blx	r3
			DMA2 -> HIFCR |= DMA_HIFCR_CTCIF7;
 800267e:	4b10      	ldr	r3, [pc, #64]	@ (80026c0 <DMA2_Stream7_IRQHandler+0x144>)
 8002680:	68db      	ldr	r3, [r3, #12]
 8002682:	4a0f      	ldr	r2, [pc, #60]	@ (80026c0 <DMA2_Stream7_IRQHandler+0x144>)
 8002684:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8002688:	60d3      	str	r3, [r2, #12]

			if(__DMA2_Stream7_Config__->double_buffer_mode == DMA_Configuration.Double_Buffer_Mode.Enable )
 800268a:	4b0f      	ldr	r3, [pc, #60]	@ (80026c8 <DMA2_Stream7_IRQHandler+0x14c>)
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002690:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8002694:	4293      	cmp	r3, r2
 8002696:	d110      	bne.n	80026ba <DMA2_Stream7_IRQHandler+0x13e>
			{
				if((__DMA2_Stream7_Config__->Request.Stream->CR & DMA_SxCR_DBM_Msk) != 0)
 8002698:	4b0b      	ldr	r3, [pc, #44]	@ (80026c8 <DMA2_Stream7_IRQHandler+0x14c>)
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	685b      	ldr	r3, [r3, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d004      	beq.n	80026b2 <DMA2_Stream7_IRQHandler+0x136>
				{
					__DMA2_Stream7_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_1_ISR();
 80026a8:	4b07      	ldr	r3, [pc, #28]	@ (80026c8 <DMA2_Stream7_IRQHandler+0x14c>)
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80026ae:	4798      	blx	r3
					__DMA2_Stream7_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
				}
			}
		}
	}
}
 80026b0:	e003      	b.n	80026ba <DMA2_Stream7_IRQHandler+0x13e>
					__DMA2_Stream7_Config__ -> ISR_Routines.Double_Buffer_Mode_Target_2_ISR();
 80026b2:	4b05      	ldr	r3, [pc, #20]	@ (80026c8 <DMA2_Stream7_IRQHandler+0x14c>)
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80026b8:	4798      	blx	r3
}
 80026ba:	bf00      	nop
 80026bc:	bd80      	pop	{r7, pc}
 80026be:	bf00      	nop
 80026c0:	40026400 	.word	0x40026400
 80026c4:	2000045c 	.word	0x2000045c
 80026c8:	20000454 	.word	0x20000454

080026cc <DMA_Clock_Enable>:
 * the RCC AHB1 peripheral clock enable register.
 *
 * @param[in] config Pointer to the `DMA_Config` structure that contains the DMA controller configuration.
 */
void DMA_Clock_Enable(DMA_Config *config)
{
 80026cc:	b480      	push	{r7}
 80026ce:	b083      	sub	sp, #12
 80026d0:	af00      	add	r7, sp, #0
 80026d2:	6078      	str	r0, [r7, #4]
	if(config -> Request.Controller == DMA1){
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	4a0c      	ldr	r2, [pc, #48]	@ (800270c <DMA_Clock_Enable+0x40>)
 80026da:	4293      	cmp	r3, r2
 80026dc:	d105      	bne.n	80026ea <DMA_Clock_Enable+0x1e>
		RCC -> AHB1ENR |= RCC_AHB1ENR_DMA1EN;
 80026de:	4b0c      	ldr	r3, [pc, #48]	@ (8002710 <DMA_Clock_Enable+0x44>)
 80026e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026e2:	4a0b      	ldr	r2, [pc, #44]	@ (8002710 <DMA_Clock_Enable+0x44>)
 80026e4:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80026e8:	6313      	str	r3, [r2, #48]	@ 0x30
	}
	if(config -> Request.Controller == DMA2)
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	4a09      	ldr	r2, [pc, #36]	@ (8002714 <DMA_Clock_Enable+0x48>)
 80026f0:	4293      	cmp	r3, r2
 80026f2:	d105      	bne.n	8002700 <DMA_Clock_Enable+0x34>
	{
		RCC -> AHB1ENR |= RCC_AHB1ENR_DMA2EN;
 80026f4:	4b06      	ldr	r3, [pc, #24]	@ (8002710 <DMA_Clock_Enable+0x44>)
 80026f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026f8:	4a05      	ldr	r2, [pc, #20]	@ (8002710 <DMA_Clock_Enable+0x44>)
 80026fa:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80026fe:	6313      	str	r3, [r2, #48]	@ 0x30
	}
}
 8002700:	bf00      	nop
 8002702:	370c      	adds	r7, #12
 8002704:	46bd      	mov	sp, r7
 8002706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800270a:	4770      	bx	lr
 800270c:	40026000 	.word	0x40026000
 8002710:	40023800 	.word	0x40023800
 8002714:	40026400 	.word	0x40026400

08002718 <DMA_Init>:
 * @param[in] config Pointer to the `DMA_Config` structure containing the configuration parameters.
 *
 * @return int8_t Returns 1 on successful initialization, or -1 if an error occurs.
 */
int8_t DMA_Init(DMA_Config *config)
{
 8002718:	b580      	push	{r7, lr}
 800271a:	b082      	sub	sp, #8
 800271c:	af00      	add	r7, sp, #0
 800271e:	6078      	str	r0, [r7, #4]
	//	DMA_Clock_Disable(config);
	DMA_Clock_Enable(config);  // Enable the clock for the specified DMA controller
 8002720:	6878      	ldr	r0, [r7, #4]
 8002722:	f7ff ffd3 	bl	80026cc <DMA_Clock_Enable>

	if (config->Request.Stream->CR & DMA_SxCR_EN)
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	685b      	ldr	r3, [r3, #4]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	f003 0301 	and.w	r3, r3, #1
 8002730:	2b00      	cmp	r3, #0
 8002732:	d00f      	beq.n	8002754 <DMA_Init+0x3c>
	{
		config->Request.Stream->CR &= ~DMA_SxCR_EN;
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	685b      	ldr	r3, [r3, #4]
 8002738:	681a      	ldr	r2, [r3, #0]
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	685b      	ldr	r3, [r3, #4]
 800273e:	f022 0201 	bic.w	r2, r2, #1
 8002742:	601a      	str	r2, [r3, #0]
		while (config->Request.Stream->CR & DMA_SxCR_EN);  // Wait until disabled
 8002744:	bf00      	nop
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	685b      	ldr	r3, [r3, #4]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	f003 0301 	and.w	r3, r3, #1
 8002750:	2b00      	cmp	r3, #0
 8002752:	d1f8      	bne.n	8002746 <DMA_Init+0x2e>
	}


	config->Request.Stream->CR |= config->Request.channel << DMA_SxCR_CHSEL_Pos;  // Set the DMA channel
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	685b      	ldr	r3, [r3, #4]
 8002758:	6819      	ldr	r1, [r3, #0]
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	7a1b      	ldrb	r3, [r3, #8]
 800275e:	065a      	lsls	r2, r3, #25
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	685b      	ldr	r3, [r3, #4]
 8002764:	430a      	orrs	r2, r1
 8002766:	601a      	str	r2, [r3, #0]
	config->Request.Stream->CR |= config->circular_mode;  // Configure circular mode
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	685b      	ldr	r3, [r3, #4]
 800276c:	6819      	ldr	r1, [r3, #0]
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	699a      	ldr	r2, [r3, #24]
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	685b      	ldr	r3, [r3, #4]
 8002776:	430a      	orrs	r2, r1
 8002778:	601a      	str	r2, [r3, #0]
	config->Request.Stream->CR |= config->flow_control;  // Set flow control
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	685b      	ldr	r3, [r3, #4]
 800277e:	6819      	ldr	r1, [r3, #0]
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	68da      	ldr	r2, [r3, #12]
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	685b      	ldr	r3, [r3, #4]
 8002788:	430a      	orrs	r2, r1
 800278a:	601a      	str	r2, [r3, #0]
	config->Request.Stream->CR |= config->priority_level;  // Set priority level
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	685b      	ldr	r3, [r3, #4]
 8002790:	6819      	ldr	r1, [r3, #0]
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	695a      	ldr	r2, [r3, #20]
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	685b      	ldr	r3, [r3, #4]
 800279a:	430a      	orrs	r2, r1
 800279c:	601a      	str	r2, [r3, #0]
	config->Request.Stream->CR |= config->memory_data_size;  // Set memory data size
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	685b      	ldr	r3, [r3, #4]
 80027a2:	6819      	ldr	r1, [r3, #0]
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	685b      	ldr	r3, [r3, #4]
 80027ac:	430a      	orrs	r2, r1
 80027ae:	601a      	str	r2, [r3, #0]
	config->Request.Stream->CR |= config->peripheral_data_size;  // Set peripheral data size
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	685b      	ldr	r3, [r3, #4]
 80027b4:	6819      	ldr	r1, [r3, #0]
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	685b      	ldr	r3, [r3, #4]
 80027be:	430a      	orrs	r2, r1
 80027c0:	601a      	str	r2, [r3, #0]
	config->Request.Stream->CR |= config->transfer_direction;  // Set transfer direction
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	685b      	ldr	r3, [r3, #4]
 80027c6:	6819      	ldr	r1, [r3, #0]
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	691a      	ldr	r2, [r3, #16]
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	685b      	ldr	r3, [r3, #4]
 80027d0:	430a      	orrs	r2, r1
 80027d2:	601a      	str	r2, [r3, #0]

	// Configure DMA interrupts if enabled


	if(config->interrupts != DMA_Configuration.DMA_Interrupts.Disable)
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	69db      	ldr	r3, [r3, #28]
 80027d8:	2200      	movs	r2, #0
 80027da:	4293      	cmp	r3, r2
 80027dc:	f000 8110 	beq.w	8002a00 <DMA_Init+0x2e8>
	{

		if(config->interrupts & DMA_Configuration.DMA_Interrupts.Fifo_Error)
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	69db      	ldr	r3, [r3, #28]
 80027e4:	2280      	movs	r2, #128	@ 0x80
 80027e6:	4013      	ands	r3, r2
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	d008      	beq.n	80027fe <DMA_Init+0xe6>
		{
			config->Request.Stream->FCR |= config->interrupts;
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	685b      	ldr	r3, [r3, #4]
 80027f0:	6959      	ldr	r1, [r3, #20]
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	69da      	ldr	r2, [r3, #28]
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	685b      	ldr	r3, [r3, #4]
 80027fa:	430a      	orrs	r2, r1
 80027fc:	615a      	str	r2, [r3, #20]
		}

		if(config->interrupts & DMA_Configuration.DMA_Interrupts.Transfer_Complete)
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	69db      	ldr	r3, [r3, #28]
 8002802:	2210      	movs	r2, #16
 8002804:	4013      	ands	r3, r2
 8002806:	2b00      	cmp	r3, #0
 8002808:	d007      	beq.n	800281a <DMA_Init+0x102>
		{
			config->Request.Stream->CR |= DMA_SxCR_TCIE;
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	685b      	ldr	r3, [r3, #4]
 800280e:	681a      	ldr	r2, [r3, #0]
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	685b      	ldr	r3, [r3, #4]
 8002814:	f042 0210 	orr.w	r2, r2, #16
 8002818:	601a      	str	r2, [r3, #0]
		}

		if(config->interrupts & DMA_Configuration.DMA_Interrupts.Half_Transfer_Complete)
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	69db      	ldr	r3, [r3, #28]
 800281e:	2208      	movs	r2, #8
 8002820:	4013      	ands	r3, r2
 8002822:	2b00      	cmp	r3, #0
 8002824:	d007      	beq.n	8002836 <DMA_Init+0x11e>
		{
			config->Request.Stream->CR |= DMA_SxCR_HTIE;
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	685b      	ldr	r3, [r3, #4]
 800282a:	681a      	ldr	r2, [r3, #0]
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	685b      	ldr	r3, [r3, #4]
 8002830:	f042 0208 	orr.w	r2, r2, #8
 8002834:	601a      	str	r2, [r3, #0]
		}

		if(config->interrupts & DMA_Configuration.DMA_Interrupts.Transfer_Error)
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	69db      	ldr	r3, [r3, #28]
 800283a:	2204      	movs	r2, #4
 800283c:	4013      	ands	r3, r2
 800283e:	2b00      	cmp	r3, #0
 8002840:	d007      	beq.n	8002852 <DMA_Init+0x13a>
		{
			config->Request.Stream->CR |= DMA_SxCR_TEIE;
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	685b      	ldr	r3, [r3, #4]
 8002846:	681a      	ldr	r2, [r3, #0]
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	685b      	ldr	r3, [r3, #4]
 800284c:	f042 0204 	orr.w	r2, r2, #4
 8002850:	601a      	str	r2, [r3, #0]
		}
		if(config->interrupts & DMA_Configuration.DMA_Interrupts.Direct_Mode_Error)
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	69db      	ldr	r3, [r3, #28]
 8002856:	2202      	movs	r2, #2
 8002858:	4013      	ands	r3, r2
 800285a:	2b00      	cmp	r3, #0
 800285c:	d007      	beq.n	800286e <DMA_Init+0x156>
		{
			config->Request.Stream->CR |= DMA_SxCR_DMEIE;
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	685b      	ldr	r3, [r3, #4]
 8002862:	681a      	ldr	r2, [r3, #0]
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	685b      	ldr	r3, [r3, #4]
 8002868:	f042 0202 	orr.w	r2, r2, #2
 800286c:	601a      	str	r2, [r3, #0]
		}

		// Enable the corresponding NVIC interrupt for the DMA stream
		if(config->Request.Controller == DMA1)
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	4a80      	ldr	r2, [pc, #512]	@ (8002a74 <DMA_Init+0x35c>)
 8002874:	4293      	cmp	r3, r2
 8002876:	d15f      	bne.n	8002938 <DMA_Init+0x220>
		{
			if(config->Request.Stream == DMA1_Stream0){
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	685b      	ldr	r3, [r3, #4]
 800287c:	4a7e      	ldr	r2, [pc, #504]	@ (8002a78 <DMA_Init+0x360>)
 800287e:	4293      	cmp	r3, r2
 8002880:	d106      	bne.n	8002890 <DMA_Init+0x178>
				__DMA1_Stream0_Config__ = config;
 8002882:	4a7e      	ldr	r2, [pc, #504]	@ (8002a7c <DMA_Init+0x364>)
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	6013      	str	r3, [r2, #0]
				NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8002888:	200b      	movs	r0, #11
 800288a:	f7fe fbad 	bl	8000fe8 <__NVIC_EnableIRQ>
 800288e:	e0b7      	b.n	8002a00 <DMA_Init+0x2e8>
			}
			else if(config->Request.Stream == DMA1_Stream1){
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	685b      	ldr	r3, [r3, #4]
 8002894:	4a7a      	ldr	r2, [pc, #488]	@ (8002a80 <DMA_Init+0x368>)
 8002896:	4293      	cmp	r3, r2
 8002898:	d106      	bne.n	80028a8 <DMA_Init+0x190>
				__DMA1_Stream1_Config__ = config;
 800289a:	4a7a      	ldr	r2, [pc, #488]	@ (8002a84 <DMA_Init+0x36c>)
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	6013      	str	r3, [r2, #0]
				NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 80028a0:	200c      	movs	r0, #12
 80028a2:	f7fe fba1 	bl	8000fe8 <__NVIC_EnableIRQ>
 80028a6:	e0ab      	b.n	8002a00 <DMA_Init+0x2e8>
			}
			else if(config->Request.Stream == DMA1_Stream2){
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	685b      	ldr	r3, [r3, #4]
 80028ac:	4a76      	ldr	r2, [pc, #472]	@ (8002a88 <DMA_Init+0x370>)
 80028ae:	4293      	cmp	r3, r2
 80028b0:	d106      	bne.n	80028c0 <DMA_Init+0x1a8>
				__DMA1_Stream2_Config__ = config;
 80028b2:	4a76      	ldr	r2, [pc, #472]	@ (8002a8c <DMA_Init+0x374>)
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	6013      	str	r3, [r2, #0]
				NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 80028b8:	200d      	movs	r0, #13
 80028ba:	f7fe fb95 	bl	8000fe8 <__NVIC_EnableIRQ>
 80028be:	e09f      	b.n	8002a00 <DMA_Init+0x2e8>
			}
			else if(config->Request.Stream == DMA1_Stream3){
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	685b      	ldr	r3, [r3, #4]
 80028c4:	4a72      	ldr	r2, [pc, #456]	@ (8002a90 <DMA_Init+0x378>)
 80028c6:	4293      	cmp	r3, r2
 80028c8:	d106      	bne.n	80028d8 <DMA_Init+0x1c0>
				__DMA1_Stream3_Config__ = config;
 80028ca:	4a72      	ldr	r2, [pc, #456]	@ (8002a94 <DMA_Init+0x37c>)
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	6013      	str	r3, [r2, #0]
				NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 80028d0:	200e      	movs	r0, #14
 80028d2:	f7fe fb89 	bl	8000fe8 <__NVIC_EnableIRQ>
 80028d6:	e093      	b.n	8002a00 <DMA_Init+0x2e8>
			}
			else if(config->Request.Stream == DMA1_Stream4){
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	685b      	ldr	r3, [r3, #4]
 80028dc:	4a6e      	ldr	r2, [pc, #440]	@ (8002a98 <DMA_Init+0x380>)
 80028de:	4293      	cmp	r3, r2
 80028e0:	d106      	bne.n	80028f0 <DMA_Init+0x1d8>
				__DMA1_Stream4_Config__ = config;
 80028e2:	4a6e      	ldr	r2, [pc, #440]	@ (8002a9c <DMA_Init+0x384>)
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	6013      	str	r3, [r2, #0]
				NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 80028e8:	200f      	movs	r0, #15
 80028ea:	f7fe fb7d 	bl	8000fe8 <__NVIC_EnableIRQ>
 80028ee:	e087      	b.n	8002a00 <DMA_Init+0x2e8>
			}
			else if(config->Request.Stream == DMA1_Stream5){
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	685b      	ldr	r3, [r3, #4]
 80028f4:	4a6a      	ldr	r2, [pc, #424]	@ (8002aa0 <DMA_Init+0x388>)
 80028f6:	4293      	cmp	r3, r2
 80028f8:	d106      	bne.n	8002908 <DMA_Init+0x1f0>
				__DMA1_Stream5_Config__ = config;
 80028fa:	4a6a      	ldr	r2, [pc, #424]	@ (8002aa4 <DMA_Init+0x38c>)
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	6013      	str	r3, [r2, #0]
				NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8002900:	2010      	movs	r0, #16
 8002902:	f7fe fb71 	bl	8000fe8 <__NVIC_EnableIRQ>
 8002906:	e07b      	b.n	8002a00 <DMA_Init+0x2e8>
			}
			else if(config->Request.Stream == DMA1_Stream6) {
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	685b      	ldr	r3, [r3, #4]
 800290c:	4a66      	ldr	r2, [pc, #408]	@ (8002aa8 <DMA_Init+0x390>)
 800290e:	4293      	cmp	r3, r2
 8002910:	d106      	bne.n	8002920 <DMA_Init+0x208>
				__DMA1_Stream6_Config__ = config;
 8002912:	4a66      	ldr	r2, [pc, #408]	@ (8002aac <DMA_Init+0x394>)
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	6013      	str	r3, [r2, #0]
				NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8002918:	2011      	movs	r0, #17
 800291a:	f7fe fb65 	bl	8000fe8 <__NVIC_EnableIRQ>
 800291e:	e06f      	b.n	8002a00 <DMA_Init+0x2e8>
			}
			else if(config->Request.Stream == DMA1_Stream7){
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	685b      	ldr	r3, [r3, #4]
 8002924:	4a62      	ldr	r2, [pc, #392]	@ (8002ab0 <DMA_Init+0x398>)
 8002926:	4293      	cmp	r3, r2
 8002928:	d16a      	bne.n	8002a00 <DMA_Init+0x2e8>
				__DMA1_Stream7_Config__ = config;
 800292a:	4a62      	ldr	r2, [pc, #392]	@ (8002ab4 <DMA_Init+0x39c>)
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	6013      	str	r3, [r2, #0]
				NVIC_EnableIRQ(DMA1_Stream7_IRQn);
 8002930:	202f      	movs	r0, #47	@ 0x2f
 8002932:	f7fe fb59 	bl	8000fe8 <__NVIC_EnableIRQ>
 8002936:	e063      	b.n	8002a00 <DMA_Init+0x2e8>
			}
		}
		else if(config->Request.Controller == DMA2)
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	4a5e      	ldr	r2, [pc, #376]	@ (8002ab8 <DMA_Init+0x3a0>)
 800293e:	4293      	cmp	r3, r2
 8002940:	d15e      	bne.n	8002a00 <DMA_Init+0x2e8>
		{
			if(config->Request.Stream == DMA2_Stream0){
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	685b      	ldr	r3, [r3, #4]
 8002946:	4a5d      	ldr	r2, [pc, #372]	@ (8002abc <DMA_Init+0x3a4>)
 8002948:	4293      	cmp	r3, r2
 800294a:	d106      	bne.n	800295a <DMA_Init+0x242>
				__DMA2_Stream0_Config__ = config;
 800294c:	4a5c      	ldr	r2, [pc, #368]	@ (8002ac0 <DMA_Init+0x3a8>)
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	6013      	str	r3, [r2, #0]
				NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8002952:	2038      	movs	r0, #56	@ 0x38
 8002954:	f7fe fb48 	bl	8000fe8 <__NVIC_EnableIRQ>
 8002958:	e052      	b.n	8002a00 <DMA_Init+0x2e8>
			}
			else if(config->Request.Stream == DMA2_Stream1){
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	685b      	ldr	r3, [r3, #4]
 800295e:	4a59      	ldr	r2, [pc, #356]	@ (8002ac4 <DMA_Init+0x3ac>)
 8002960:	4293      	cmp	r3, r2
 8002962:	d106      	bne.n	8002972 <DMA_Init+0x25a>
				__DMA2_Stream1_Config__ = config;
 8002964:	4a58      	ldr	r2, [pc, #352]	@ (8002ac8 <DMA_Init+0x3b0>)
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	6013      	str	r3, [r2, #0]
				NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 800296a:	2039      	movs	r0, #57	@ 0x39
 800296c:	f7fe fb3c 	bl	8000fe8 <__NVIC_EnableIRQ>
 8002970:	e046      	b.n	8002a00 <DMA_Init+0x2e8>
			}
			else if(config->Request.Stream == DMA2_Stream2){
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	685b      	ldr	r3, [r3, #4]
 8002976:	4a55      	ldr	r2, [pc, #340]	@ (8002acc <DMA_Init+0x3b4>)
 8002978:	4293      	cmp	r3, r2
 800297a:	d106      	bne.n	800298a <DMA_Init+0x272>
				__DMA2_Stream2_Config__ = config;
 800297c:	4a54      	ldr	r2, [pc, #336]	@ (8002ad0 <DMA_Init+0x3b8>)
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	6013      	str	r3, [r2, #0]
				NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8002982:	203a      	movs	r0, #58	@ 0x3a
 8002984:	f7fe fb30 	bl	8000fe8 <__NVIC_EnableIRQ>
 8002988:	e03a      	b.n	8002a00 <DMA_Init+0x2e8>
			}
			else if(config->Request.Stream == DMA2_Stream3){
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	685b      	ldr	r3, [r3, #4]
 800298e:	4a51      	ldr	r2, [pc, #324]	@ (8002ad4 <DMA_Init+0x3bc>)
 8002990:	4293      	cmp	r3, r2
 8002992:	d106      	bne.n	80029a2 <DMA_Init+0x28a>
				__DMA2_Stream3_Config__ = config;
 8002994:	4a50      	ldr	r2, [pc, #320]	@ (8002ad8 <DMA_Init+0x3c0>)
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	6013      	str	r3, [r2, #0]
				NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 800299a:	203b      	movs	r0, #59	@ 0x3b
 800299c:	f7fe fb24 	bl	8000fe8 <__NVIC_EnableIRQ>
 80029a0:	e02e      	b.n	8002a00 <DMA_Init+0x2e8>
			}
			else if(config->Request.Stream == DMA2_Stream4){
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	685b      	ldr	r3, [r3, #4]
 80029a6:	4a4d      	ldr	r2, [pc, #308]	@ (8002adc <DMA_Init+0x3c4>)
 80029a8:	4293      	cmp	r3, r2
 80029aa:	d106      	bne.n	80029ba <DMA_Init+0x2a2>
				__DMA2_Stream4_Config__ = config;
 80029ac:	4a4c      	ldr	r2, [pc, #304]	@ (8002ae0 <DMA_Init+0x3c8>)
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	6013      	str	r3, [r2, #0]
				NVIC_EnableIRQ(DMA2_Stream4_IRQn);
 80029b2:	203c      	movs	r0, #60	@ 0x3c
 80029b4:	f7fe fb18 	bl	8000fe8 <__NVIC_EnableIRQ>
 80029b8:	e022      	b.n	8002a00 <DMA_Init+0x2e8>
			}
			else if(config->Request.Stream == DMA2_Stream5){
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	685b      	ldr	r3, [r3, #4]
 80029be:	4a49      	ldr	r2, [pc, #292]	@ (8002ae4 <DMA_Init+0x3cc>)
 80029c0:	4293      	cmp	r3, r2
 80029c2:	d106      	bne.n	80029d2 <DMA_Init+0x2ba>
				__DMA2_Stream5_Config__ = config;
 80029c4:	4a48      	ldr	r2, [pc, #288]	@ (8002ae8 <DMA_Init+0x3d0>)
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	6013      	str	r3, [r2, #0]
				NVIC_EnableIRQ(DMA2_Stream5_IRQn);
 80029ca:	2044      	movs	r0, #68	@ 0x44
 80029cc:	f7fe fb0c 	bl	8000fe8 <__NVIC_EnableIRQ>
 80029d0:	e016      	b.n	8002a00 <DMA_Init+0x2e8>
			}
			else if(config->Request.Stream == DMA2_Stream6){
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	685b      	ldr	r3, [r3, #4]
 80029d6:	4a45      	ldr	r2, [pc, #276]	@ (8002aec <DMA_Init+0x3d4>)
 80029d8:	4293      	cmp	r3, r2
 80029da:	d106      	bne.n	80029ea <DMA_Init+0x2d2>
				__DMA2_Stream6_Config__ = config;
 80029dc:	4a44      	ldr	r2, [pc, #272]	@ (8002af0 <DMA_Init+0x3d8>)
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	6013      	str	r3, [r2, #0]
				NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 80029e2:	2045      	movs	r0, #69	@ 0x45
 80029e4:	f7fe fb00 	bl	8000fe8 <__NVIC_EnableIRQ>
 80029e8:	e00a      	b.n	8002a00 <DMA_Init+0x2e8>
			}
			else if(config->Request.Stream == DMA2_Stream7){
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	685b      	ldr	r3, [r3, #4]
 80029ee:	4a41      	ldr	r2, [pc, #260]	@ (8002af4 <DMA_Init+0x3dc>)
 80029f0:	4293      	cmp	r3, r2
 80029f2:	d105      	bne.n	8002a00 <DMA_Init+0x2e8>
				__DMA2_Stream7_Config__ = config;
 80029f4:	4a40      	ldr	r2, [pc, #256]	@ (8002af8 <DMA_Init+0x3e0>)
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	6013      	str	r3, [r2, #0]
				//            	NVIC_SetPriority(DMA2_Stream7_IRQn,0);
				NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 80029fa:	2046      	movs	r0, #70	@ 0x46
 80029fc:	f7fe faf4 	bl	8000fe8 <__NVIC_EnableIRQ>
			}
		}
	}

	// Configure memory and peripheral pointer increments
	config->Request.Stream->CR |= config->memory_pointer_increment;
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	685b      	ldr	r3, [r3, #4]
 8002a04:	681a      	ldr	r2, [r3, #0]
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	8c1b      	ldrh	r3, [r3, #32]
 8002a0a:	4619      	mov	r1, r3
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	685b      	ldr	r3, [r3, #4]
 8002a10:	430a      	orrs	r2, r1
 8002a12:	601a      	str	r2, [r3, #0]
	config->Request.Stream->CR |= config->peripheral_pointer_increment;
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	685b      	ldr	r3, [r3, #4]
 8002a18:	681a      	ldr	r2, [r3, #0]
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 8002a1e:	4619      	mov	r1, r3
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	685b      	ldr	r3, [r3, #4]
 8002a24:	430a      	orrs	r2, r1
 8002a26:	601a      	str	r2, [r3, #0]

	// Configure circular mode
	if(config->circular_mode == DMA_Configuration.Circular_Mode.Enable)
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	699b      	ldr	r3, [r3, #24]
 8002a2c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002a30:	4293      	cmp	r3, r2
 8002a32:	d108      	bne.n	8002a46 <DMA_Init+0x32e>
	{
		config->Request.Stream->CR |= DMA_SxCR_CIRC;
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	685b      	ldr	r3, [r3, #4]
 8002a38:	681a      	ldr	r2, [r3, #0]
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	685b      	ldr	r3, [r3, #4]
 8002a3e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002a42:	601a      	str	r2, [r3, #0]
 8002a44:	e010      	b.n	8002a68 <DMA_Init+0x350>
	}
	else if(config->circular_mode == DMA_Configuration.Circular_Mode.Disable)
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	699b      	ldr	r3, [r3, #24]
 8002a4a:	2200      	movs	r2, #0
 8002a4c:	4293      	cmp	r3, r2
 8002a4e:	d108      	bne.n	8002a62 <DMA_Init+0x34a>
	{
		config->Request.Stream->CR &= ~DMA_SxCR_CIRC;
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	685b      	ldr	r3, [r3, #4]
 8002a54:	681a      	ldr	r2, [r3, #0]
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	685b      	ldr	r3, [r3, #4]
 8002a5a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002a5e:	601a      	str	r2, [r3, #0]
 8002a60:	e002      	b.n	8002a68 <DMA_Init+0x350>
	}
	else
	{
		return -1;  // Return -1 if circular mode configuration is invalid
 8002a62:	f04f 33ff 	mov.w	r3, #4294967295
 8002a66:	e000      	b.n	8002a6a <DMA_Init+0x352>
	}

	return 1;  // Return 1 on successful initialization
 8002a68:	2301      	movs	r3, #1
}
 8002a6a:	4618      	mov	r0, r3
 8002a6c:	3708      	adds	r7, #8
 8002a6e:	46bd      	mov	sp, r7
 8002a70:	bd80      	pop	{r7, pc}
 8002a72:	bf00      	nop
 8002a74:	40026000 	.word	0x40026000
 8002a78:	40026010 	.word	0x40026010
 8002a7c:	20000418 	.word	0x20000418
 8002a80:	40026028 	.word	0x40026028
 8002a84:	2000041c 	.word	0x2000041c
 8002a88:	40026040 	.word	0x40026040
 8002a8c:	20000420 	.word	0x20000420
 8002a90:	40026058 	.word	0x40026058
 8002a94:	20000424 	.word	0x20000424
 8002a98:	40026070 	.word	0x40026070
 8002a9c:	20000428 	.word	0x20000428
 8002aa0:	40026088 	.word	0x40026088
 8002aa4:	2000042c 	.word	0x2000042c
 8002aa8:	400260a0 	.word	0x400260a0
 8002aac:	20000430 	.word	0x20000430
 8002ab0:	400260b8 	.word	0x400260b8
 8002ab4:	20000434 	.word	0x20000434
 8002ab8:	40026400 	.word	0x40026400
 8002abc:	40026410 	.word	0x40026410
 8002ac0:	20000438 	.word	0x20000438
 8002ac4:	40026428 	.word	0x40026428
 8002ac8:	2000043c 	.word	0x2000043c
 8002acc:	40026440 	.word	0x40026440
 8002ad0:	20000440 	.word	0x20000440
 8002ad4:	40026458 	.word	0x40026458
 8002ad8:	20000444 	.word	0x20000444
 8002adc:	40026470 	.word	0x40026470
 8002ae0:	20000448 	.word	0x20000448
 8002ae4:	40026488 	.word	0x40026488
 8002ae8:	2000044c 	.word	0x2000044c
 8002aec:	400264a0 	.word	0x400264a0
 8002af0:	20000450 	.word	0x20000450
 8002af4:	400264b8 	.word	0x400264b8
 8002af8:	20000454 	.word	0x20000454

08002afc <DMA_Set_Target>:
 * memory increment before applying the new settings.
 *
 * @param[in] config Pointer to the `DMA_Config` structure containing the target configuration.
 */
void DMA_Set_Target(DMA_Config *config)
{
 8002afc:	b480      	push	{r7}
 8002afe:	b083      	sub	sp, #12
 8002b00:	af00      	add	r7, sp, #0
 8002b02:	6078      	str	r0, [r7, #4]
	config -> Request.Stream -> CR &= ~DMA_SxCR_EN;
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	685b      	ldr	r3, [r3, #4]
 8002b08:	681a      	ldr	r2, [r3, #0]
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	685b      	ldr	r3, [r3, #4]
 8002b0e:	f022 0201 	bic.w	r2, r2, #1
 8002b12:	601a      	str	r2, [r3, #0]



	if(config -> circular_mode == DMA_Configuration.Circular_Mode.Disable)
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	699b      	ldr	r3, [r3, #24]
 8002b18:	2200      	movs	r2, #0
 8002b1a:	4293      	cmp	r3, r2
 8002b1c:	d108      	bne.n	8002b30 <DMA_Set_Target+0x34>
	{
		config -> Request.Stream -> CR &= ~DMA_SxCR_CIRC;
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	685b      	ldr	r3, [r3, #4]
 8002b22:	681a      	ldr	r2, [r3, #0]
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	685b      	ldr	r3, [r3, #4]
 8002b28:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002b2c:	601a      	str	r2, [r3, #0]
 8002b2e:	e00d      	b.n	8002b4c <DMA_Set_Target+0x50>
	}
	else if(config -> circular_mode == DMA_Configuration.Circular_Mode.Enable)
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	699b      	ldr	r3, [r3, #24]
 8002b34:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002b38:	4293      	cmp	r3, r2
 8002b3a:	d107      	bne.n	8002b4c <DMA_Set_Target+0x50>
	{
		config -> Request.Stream -> CR |= DMA_SxCR_CIRC;
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	685b      	ldr	r3, [r3, #4]
 8002b40:	681a      	ldr	r2, [r3, #0]
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	685b      	ldr	r3, [r3, #4]
 8002b46:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002b4a:	601a      	str	r2, [r3, #0]
	}

	// Clear previous data size and memory increment settings
	config -> Request.Stream -> CR &= ~(DMA_SxCR_MSIZE | DMA_SxCR_PSIZE | DMA_SxCR_MINC);
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	685b      	ldr	r3, [r3, #4]
 8002b50:	681a      	ldr	r2, [r3, #0]
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	685b      	ldr	r3, [r3, #4]
 8002b56:	f422 42f8 	bic.w	r2, r2, #31744	@ 0x7c00
 8002b5a:	601a      	str	r2, [r3, #0]

	// Set the peripheral data size
	config -> Request.Stream -> CR |= config -> peripheral_data_size;
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	685b      	ldr	r3, [r3, #4]
 8002b60:	6819      	ldr	r1, [r3, #0]
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	685b      	ldr	r3, [r3, #4]
 8002b6a:	430a      	orrs	r2, r1
 8002b6c:	601a      	str	r2, [r3, #0]

	// Set the memory data size
	config -> Request.Stream -> CR |= config -> memory_data_size;
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	685b      	ldr	r3, [r3, #4]
 8002b72:	6819      	ldr	r1, [r3, #0]
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	685b      	ldr	r3, [r3, #4]
 8002b7c:	430a      	orrs	r2, r1
 8002b7e:	601a      	str	r2, [r3, #0]

	// Set the number of data items to be transferred
	config -> Request.Stream -> NDTR = config -> buffer_length;
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	8e9a      	ldrh	r2, [r3, #52]	@ 0x34
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	685b      	ldr	r3, [r3, #4]
 8002b88:	605a      	str	r2, [r3, #4]

	// Set memory pointer increment mode
	config -> Request.Stream -> CR |= DMA_SxCR_MINC;
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	685b      	ldr	r3, [r3, #4]
 8002b8e:	681a      	ldr	r2, [r3, #0]
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	685b      	ldr	r3, [r3, #4]
 8002b94:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8002b98:	601a      	str	r2, [r3, #0]

	// Set the memory address
	config -> Request.Stream -> M0AR = (uint32_t)config->memory_address;
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	685b      	ldr	r3, [r3, #4]
 8002b9e:	687a      	ldr	r2, [r7, #4]
 8002ba0:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8002ba2:	60da      	str	r2, [r3, #12]

	// Set the peripheral address
	config -> Request.Stream -> PAR = (uint32_t)config->peripheral_address;
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	685b      	ldr	r3, [r3, #4]
 8002ba8:	687a      	ldr	r2, [r7, #4]
 8002baa:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8002bac:	609a      	str	r2, [r3, #8]
}
 8002bae:	bf00      	nop
 8002bb0:	370c      	adds	r7, #12
 8002bb2:	46bd      	mov	sp, r7
 8002bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb8:	4770      	bx	lr
	...

08002bbc <DMA_Set_Trigger>:
 * number and the DMA controller (DMA1 or DMA2).
 *
 * @param[in] config Pointer to the `DMA_Config` structure that contains the configuration settings.
 */
void DMA_Set_Trigger(DMA_Config *config)
{
 8002bbc:	b480      	push	{r7}
 8002bbe:	b087      	sub	sp, #28
 8002bc0:	af00      	add	r7, sp, #0
 8002bc2:	6078      	str	r0, [r7, #4]
	// Bit shift values for streams 0 to 7
	static const uint8_t LIFCR_Shifts[4] = {0, 6, 16, 22};
	static const uint8_t HIFCR_Shifts[4] = {0, 6, 16, 22};

	DMA_TypeDef *controller = config->Request.Controller;
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	617b      	str	r3, [r7, #20]
	DMA_Stream_TypeDef *stream = config->Request.Stream;
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	685b      	ldr	r3, [r3, #4]
 8002bce:	613b      	str	r3, [r7, #16]
	uint32_t shift;

	if (controller == DMA1 || controller == DMA2)
 8002bd0:	697b      	ldr	r3, [r7, #20]
 8002bd2:	4a43      	ldr	r2, [pc, #268]	@ (8002ce0 <DMA_Set_Trigger+0x124>)
 8002bd4:	4293      	cmp	r3, r2
 8002bd6:	d003      	beq.n	8002be0 <DMA_Set_Trigger+0x24>
 8002bd8:	697b      	ldr	r3, [r7, #20]
 8002bda:	4a42      	ldr	r2, [pc, #264]	@ (8002ce4 <DMA_Set_Trigger+0x128>)
 8002bdc:	4293      	cmp	r3, r2
 8002bde:	d178      	bne.n	8002cd2 <DMA_Set_Trigger+0x116>
	{
		// Determine the correct shift value and clear the corresponding flags in LIFCR or HIFCR
		if (stream >= DMA1_Stream0 && stream <= DMA1_Stream3)
 8002be0:	693b      	ldr	r3, [r7, #16]
 8002be2:	4a41      	ldr	r2, [pc, #260]	@ (8002ce8 <DMA_Set_Trigger+0x12c>)
 8002be4:	4293      	cmp	r3, r2
 8002be6:	d918      	bls.n	8002c1a <DMA_Set_Trigger+0x5e>
 8002be8:	693b      	ldr	r3, [r7, #16]
 8002bea:	4a40      	ldr	r2, [pc, #256]	@ (8002cec <DMA_Set_Trigger+0x130>)
 8002bec:	4293      	cmp	r3, r2
 8002bee:	d814      	bhi.n	8002c1a <DMA_Set_Trigger+0x5e>
		{
			shift = LIFCR_Shifts[stream - DMA1_Stream0];
 8002bf0:	693a      	ldr	r2, [r7, #16]
 8002bf2:	4b3f      	ldr	r3, [pc, #252]	@ (8002cf0 <DMA_Set_Trigger+0x134>)
 8002bf4:	4413      	add	r3, r2
 8002bf6:	10db      	asrs	r3, r3, #3
 8002bf8:	4a3e      	ldr	r2, [pc, #248]	@ (8002cf4 <DMA_Set_Trigger+0x138>)
 8002bfa:	fb02 f303 	mul.w	r3, r2, r3
 8002bfe:	461a      	mov	r2, r3
 8002c00:	4b3d      	ldr	r3, [pc, #244]	@ (8002cf8 <DMA_Set_Trigger+0x13c>)
 8002c02:	5c9b      	ldrb	r3, [r3, r2]
 8002c04:	60fb      	str	r3, [r7, #12]
			controller->LIFCR |= 0x3F << shift;  // Clear interrupt flags for the stream
 8002c06:	697b      	ldr	r3, [r7, #20]
 8002c08:	689b      	ldr	r3, [r3, #8]
 8002c0a:	213f      	movs	r1, #63	@ 0x3f
 8002c0c:	68fa      	ldr	r2, [r7, #12]
 8002c0e:	fa01 f202 	lsl.w	r2, r1, r2
 8002c12:	431a      	orrs	r2, r3
 8002c14:	697b      	ldr	r3, [r7, #20]
 8002c16:	609a      	str	r2, [r3, #8]
 8002c18:	e055      	b.n	8002cc6 <DMA_Set_Trigger+0x10a>
		}
		else if (stream >= DMA1_Stream4 && stream <= DMA1_Stream7)
 8002c1a:	693b      	ldr	r3, [r7, #16]
 8002c1c:	4a37      	ldr	r2, [pc, #220]	@ (8002cfc <DMA_Set_Trigger+0x140>)
 8002c1e:	4293      	cmp	r3, r2
 8002c20:	d918      	bls.n	8002c54 <DMA_Set_Trigger+0x98>
 8002c22:	693b      	ldr	r3, [r7, #16]
 8002c24:	4a36      	ldr	r2, [pc, #216]	@ (8002d00 <DMA_Set_Trigger+0x144>)
 8002c26:	4293      	cmp	r3, r2
 8002c28:	d814      	bhi.n	8002c54 <DMA_Set_Trigger+0x98>
		{
			shift = HIFCR_Shifts[stream - DMA1_Stream4];
 8002c2a:	693a      	ldr	r2, [r7, #16]
 8002c2c:	4b35      	ldr	r3, [pc, #212]	@ (8002d04 <DMA_Set_Trigger+0x148>)
 8002c2e:	4413      	add	r3, r2
 8002c30:	10db      	asrs	r3, r3, #3
 8002c32:	4a30      	ldr	r2, [pc, #192]	@ (8002cf4 <DMA_Set_Trigger+0x138>)
 8002c34:	fb02 f303 	mul.w	r3, r2, r3
 8002c38:	461a      	mov	r2, r3
 8002c3a:	4b33      	ldr	r3, [pc, #204]	@ (8002d08 <DMA_Set_Trigger+0x14c>)
 8002c3c:	5c9b      	ldrb	r3, [r3, r2]
 8002c3e:	60fb      	str	r3, [r7, #12]
			controller->HIFCR |= 0x3F << shift;  // Clear interrupt flags for the stream
 8002c40:	697b      	ldr	r3, [r7, #20]
 8002c42:	68db      	ldr	r3, [r3, #12]
 8002c44:	213f      	movs	r1, #63	@ 0x3f
 8002c46:	68fa      	ldr	r2, [r7, #12]
 8002c48:	fa01 f202 	lsl.w	r2, r1, r2
 8002c4c:	431a      	orrs	r2, r3
 8002c4e:	697b      	ldr	r3, [r7, #20]
 8002c50:	60da      	str	r2, [r3, #12]
 8002c52:	e038      	b.n	8002cc6 <DMA_Set_Trigger+0x10a>
		}
		else if (stream >= DMA2_Stream0 && stream <= DMA2_Stream3)
 8002c54:	693b      	ldr	r3, [r7, #16]
 8002c56:	4a2d      	ldr	r2, [pc, #180]	@ (8002d0c <DMA_Set_Trigger+0x150>)
 8002c58:	4293      	cmp	r3, r2
 8002c5a:	d918      	bls.n	8002c8e <DMA_Set_Trigger+0xd2>
 8002c5c:	693b      	ldr	r3, [r7, #16]
 8002c5e:	4a2c      	ldr	r2, [pc, #176]	@ (8002d10 <DMA_Set_Trigger+0x154>)
 8002c60:	4293      	cmp	r3, r2
 8002c62:	d814      	bhi.n	8002c8e <DMA_Set_Trigger+0xd2>
		{
			shift = LIFCR_Shifts[stream - DMA2_Stream0];
 8002c64:	693a      	ldr	r2, [r7, #16]
 8002c66:	4b2b      	ldr	r3, [pc, #172]	@ (8002d14 <DMA_Set_Trigger+0x158>)
 8002c68:	4413      	add	r3, r2
 8002c6a:	10db      	asrs	r3, r3, #3
 8002c6c:	4a21      	ldr	r2, [pc, #132]	@ (8002cf4 <DMA_Set_Trigger+0x138>)
 8002c6e:	fb02 f303 	mul.w	r3, r2, r3
 8002c72:	461a      	mov	r2, r3
 8002c74:	4b20      	ldr	r3, [pc, #128]	@ (8002cf8 <DMA_Set_Trigger+0x13c>)
 8002c76:	5c9b      	ldrb	r3, [r3, r2]
 8002c78:	60fb      	str	r3, [r7, #12]
			controller->LIFCR |= 0x3F << shift;  // Clear interrupt flags for the stream
 8002c7a:	697b      	ldr	r3, [r7, #20]
 8002c7c:	689b      	ldr	r3, [r3, #8]
 8002c7e:	213f      	movs	r1, #63	@ 0x3f
 8002c80:	68fa      	ldr	r2, [r7, #12]
 8002c82:	fa01 f202 	lsl.w	r2, r1, r2
 8002c86:	431a      	orrs	r2, r3
 8002c88:	697b      	ldr	r3, [r7, #20]
 8002c8a:	609a      	str	r2, [r3, #8]
 8002c8c:	e01b      	b.n	8002cc6 <DMA_Set_Trigger+0x10a>
		}
		else if (stream >= DMA2_Stream4 && stream <= DMA2_Stream7)
 8002c8e:	693b      	ldr	r3, [r7, #16]
 8002c90:	4a21      	ldr	r2, [pc, #132]	@ (8002d18 <DMA_Set_Trigger+0x15c>)
 8002c92:	4293      	cmp	r3, r2
 8002c94:	d917      	bls.n	8002cc6 <DMA_Set_Trigger+0x10a>
 8002c96:	693b      	ldr	r3, [r7, #16]
 8002c98:	4a20      	ldr	r2, [pc, #128]	@ (8002d1c <DMA_Set_Trigger+0x160>)
 8002c9a:	4293      	cmp	r3, r2
 8002c9c:	d813      	bhi.n	8002cc6 <DMA_Set_Trigger+0x10a>
		{
			shift = HIFCR_Shifts[stream - DMA2_Stream4];
 8002c9e:	693a      	ldr	r2, [r7, #16]
 8002ca0:	4b1f      	ldr	r3, [pc, #124]	@ (8002d20 <DMA_Set_Trigger+0x164>)
 8002ca2:	4413      	add	r3, r2
 8002ca4:	10db      	asrs	r3, r3, #3
 8002ca6:	4a13      	ldr	r2, [pc, #76]	@ (8002cf4 <DMA_Set_Trigger+0x138>)
 8002ca8:	fb02 f303 	mul.w	r3, r2, r3
 8002cac:	461a      	mov	r2, r3
 8002cae:	4b16      	ldr	r3, [pc, #88]	@ (8002d08 <DMA_Set_Trigger+0x14c>)
 8002cb0:	5c9b      	ldrb	r3, [r3, r2]
 8002cb2:	60fb      	str	r3, [r7, #12]
			controller->HIFCR |= 0x3F << shift;  // Clear interrupt flags for the stream
 8002cb4:	697b      	ldr	r3, [r7, #20]
 8002cb6:	68db      	ldr	r3, [r3, #12]
 8002cb8:	213f      	movs	r1, #63	@ 0x3f
 8002cba:	68fa      	ldr	r2, [r7, #12]
 8002cbc:	fa01 f202 	lsl.w	r2, r1, r2
 8002cc0:	431a      	orrs	r2, r3
 8002cc2:	697b      	ldr	r3, [r7, #20]
 8002cc4:	60da      	str	r2, [r3, #12]
		}

		stream->CR |= DMA_SxCR_EN;  // Enable the DMA stream
 8002cc6:	693b      	ldr	r3, [r7, #16]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	f043 0201 	orr.w	r2, r3, #1
 8002cce:	693b      	ldr	r3, [r7, #16]
 8002cd0:	601a      	str	r2, [r3, #0]
	}
}
 8002cd2:	bf00      	nop
 8002cd4:	371c      	adds	r7, #28
 8002cd6:	46bd      	mov	sp, r7
 8002cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cdc:	4770      	bx	lr
 8002cde:	bf00      	nop
 8002ce0:	40026000 	.word	0x40026000
 8002ce4:	40026400 	.word	0x40026400
 8002ce8:	4002600f 	.word	0x4002600f
 8002cec:	40026058 	.word	0x40026058
 8002cf0:	bffd9ff0 	.word	0xbffd9ff0
 8002cf4:	aaaaaaab 	.word	0xaaaaaaab
 8002cf8:	08006ae8 	.word	0x08006ae8
 8002cfc:	4002606f 	.word	0x4002606f
 8002d00:	400260b8 	.word	0x400260b8
 8002d04:	bffd9f90 	.word	0xbffd9f90
 8002d08:	08006aec 	.word	0x08006aec
 8002d0c:	4002640f 	.word	0x4002640f
 8002d10:	40026458 	.word	0x40026458
 8002d14:	bffd9bf0 	.word	0xbffd9bf0
 8002d18:	4002646f 	.word	0x4002646f
 8002d1c:	400264b8 	.word	0x400264b8
 8002d20:	bffd9b90 	.word	0xbffd9b90

08002d24 <DMA_Memory_To_Memory_Transfer>:

void DMA_Memory_To_Memory_Transfer(volatile void *source,
		uint8_t source_data_size, bool source_increment,
		volatile void *destination, uint8_t dest_data_size,
		bool destination_increment, uint16_t length)
{
 8002d24:	b480      	push	{r7}
 8002d26:	b085      	sub	sp, #20
 8002d28:	af00      	add	r7, sp, #0
 8002d2a:	60f8      	str	r0, [r7, #12]
 8002d2c:	607b      	str	r3, [r7, #4]
 8002d2e:	460b      	mov	r3, r1
 8002d30:	72fb      	strb	r3, [r7, #11]
 8002d32:	4613      	mov	r3, r2
 8002d34:	72bb      	strb	r3, [r7, #10]
	// Enable DMA2 clock
	RCC -> AHB1ENR |= RCC_AHB1ENR_DMA2EN;
 8002d36:	4b5d      	ldr	r3, [pc, #372]	@ (8002eac <DMA_Memory_To_Memory_Transfer+0x188>)
 8002d38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d3a:	4a5c      	ldr	r2, [pc, #368]	@ (8002eac <DMA_Memory_To_Memory_Transfer+0x188>)
 8002d3c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002d40:	6313      	str	r3, [r2, #48]	@ 0x30

	// Clear the channel selection and set the transfer direction to memory-to-memory
	DMA2_Stream0->CR &= (DMA_SxCR_CHSEL);
 8002d42:	4b5b      	ldr	r3, [pc, #364]	@ (8002eb0 <DMA_Memory_To_Memory_Transfer+0x18c>)
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	4a5a      	ldr	r2, [pc, #360]	@ (8002eb0 <DMA_Memory_To_Memory_Transfer+0x18c>)
 8002d48:	f003 6360 	and.w	r3, r3, #234881024	@ 0xe000000
 8002d4c:	6013      	str	r3, [r2, #0]
	DMA2_Stream0->CR |= DMA_Configuration.Transfer_Direction.Memory_to_memory;
 8002d4e:	4b58      	ldr	r3, [pc, #352]	@ (8002eb0 <DMA_Memory_To_Memory_Transfer+0x18c>)
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	2180      	movs	r1, #128	@ 0x80
 8002d54:	4a56      	ldr	r2, [pc, #344]	@ (8002eb0 <DMA_Memory_To_Memory_Transfer+0x18c>)
 8002d56:	430b      	orrs	r3, r1
 8002d58:	6013      	str	r3, [r2, #0]

	// Set the transfer complete interrupt and priority level
	DMA2_Stream0->CR |= (DMA_SxCR_TCIE | DMA_SxCR_PL);
 8002d5a:	4b55      	ldr	r3, [pc, #340]	@ (8002eb0 <DMA_Memory_To_Memory_Transfer+0x18c>)
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	4a54      	ldr	r2, [pc, #336]	@ (8002eb0 <DMA_Memory_To_Memory_Transfer+0x18c>)
 8002d60:	f443 3340 	orr.w	r3, r3, #196608	@ 0x30000
 8002d64:	f043 0310 	orr.w	r3, r3, #16
 8002d68:	6013      	str	r3, [r2, #0]

	// Set the peripheral data size based on the source data size
	if(source_data_size == 32)
 8002d6a:	7afb      	ldrb	r3, [r7, #11]
 8002d6c:	2b20      	cmp	r3, #32
 8002d6e:	d106      	bne.n	8002d7e <DMA_Memory_To_Memory_Transfer+0x5a>
	{
		DMA2_Stream0->CR |= DMA_SxCR_PSIZE;
 8002d70:	4b4f      	ldr	r3, [pc, #316]	@ (8002eb0 <DMA_Memory_To_Memory_Transfer+0x18c>)
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	4a4e      	ldr	r2, [pc, #312]	@ (8002eb0 <DMA_Memory_To_Memory_Transfer+0x18c>)
 8002d76:	f443 53c0 	orr.w	r3, r3, #6144	@ 0x1800
 8002d7a:	6013      	str	r3, [r2, #0]
 8002d7c:	e015      	b.n	8002daa <DMA_Memory_To_Memory_Transfer+0x86>
	}
	else if(source_data_size == 16)
 8002d7e:	7afb      	ldrb	r3, [r7, #11]
 8002d80:	2b10      	cmp	r3, #16
 8002d82:	d10c      	bne.n	8002d9e <DMA_Memory_To_Memory_Transfer+0x7a>
	{
		DMA2_Stream0->CR |= DMA_SxCR_PSIZE_0;
 8002d84:	4b4a      	ldr	r3, [pc, #296]	@ (8002eb0 <DMA_Memory_To_Memory_Transfer+0x18c>)
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	4a49      	ldr	r2, [pc, #292]	@ (8002eb0 <DMA_Memory_To_Memory_Transfer+0x18c>)
 8002d8a:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002d8e:	6013      	str	r3, [r2, #0]
		DMA2_Stream0->CR &= ~DMA_SxCR_PSIZE_1;
 8002d90:	4b47      	ldr	r3, [pc, #284]	@ (8002eb0 <DMA_Memory_To_Memory_Transfer+0x18c>)
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	4a46      	ldr	r2, [pc, #280]	@ (8002eb0 <DMA_Memory_To_Memory_Transfer+0x18c>)
 8002d96:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002d9a:	6013      	str	r3, [r2, #0]
 8002d9c:	e005      	b.n	8002daa <DMA_Memory_To_Memory_Transfer+0x86>
	}
	else
	{
		DMA2_Stream0->CR &= ~DMA_SxCR_PSIZE;
 8002d9e:	4b44      	ldr	r3, [pc, #272]	@ (8002eb0 <DMA_Memory_To_Memory_Transfer+0x18c>)
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	4a43      	ldr	r2, [pc, #268]	@ (8002eb0 <DMA_Memory_To_Memory_Transfer+0x18c>)
 8002da4:	f423 53c0 	bic.w	r3, r3, #6144	@ 0x1800
 8002da8:	6013      	str	r3, [r2, #0]
	}

	// Set the memory data size based on the destination data size
	if(dest_data_size == 32)
 8002daa:	7e3b      	ldrb	r3, [r7, #24]
 8002dac:	2b20      	cmp	r3, #32
 8002dae:	d106      	bne.n	8002dbe <DMA_Memory_To_Memory_Transfer+0x9a>
	{
		DMA2_Stream0->CR |= DMA_SxCR_MSIZE;
 8002db0:	4b3f      	ldr	r3, [pc, #252]	@ (8002eb0 <DMA_Memory_To_Memory_Transfer+0x18c>)
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	4a3e      	ldr	r2, [pc, #248]	@ (8002eb0 <DMA_Memory_To_Memory_Transfer+0x18c>)
 8002db6:	f443 43c0 	orr.w	r3, r3, #24576	@ 0x6000
 8002dba:	6013      	str	r3, [r2, #0]
 8002dbc:	e015      	b.n	8002dea <DMA_Memory_To_Memory_Transfer+0xc6>
	}
	else if(dest_data_size == 16)
 8002dbe:	7e3b      	ldrb	r3, [r7, #24]
 8002dc0:	2b10      	cmp	r3, #16
 8002dc2:	d10c      	bne.n	8002dde <DMA_Memory_To_Memory_Transfer+0xba>
	{
		DMA2_Stream0->CR |= DMA_SxCR_MSIZE_0;
 8002dc4:	4b3a      	ldr	r3, [pc, #232]	@ (8002eb0 <DMA_Memory_To_Memory_Transfer+0x18c>)
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	4a39      	ldr	r2, [pc, #228]	@ (8002eb0 <DMA_Memory_To_Memory_Transfer+0x18c>)
 8002dca:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002dce:	6013      	str	r3, [r2, #0]
		DMA2_Stream0->CR &= ~DMA_SxCR_MSIZE_1;
 8002dd0:	4b37      	ldr	r3, [pc, #220]	@ (8002eb0 <DMA_Memory_To_Memory_Transfer+0x18c>)
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	4a36      	ldr	r2, [pc, #216]	@ (8002eb0 <DMA_Memory_To_Memory_Transfer+0x18c>)
 8002dd6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002dda:	6013      	str	r3, [r2, #0]
 8002ddc:	e005      	b.n	8002dea <DMA_Memory_To_Memory_Transfer+0xc6>
	}
	else
	{
		DMA2_Stream0->CR &= ~DMA_SxCR_MSIZE;
 8002dde:	4b34      	ldr	r3, [pc, #208]	@ (8002eb0 <DMA_Memory_To_Memory_Transfer+0x18c>)
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	4a33      	ldr	r2, [pc, #204]	@ (8002eb0 <DMA_Memory_To_Memory_Transfer+0x18c>)
 8002de4:	f423 43c0 	bic.w	r3, r3, #24576	@ 0x6000
 8002de8:	6013      	str	r3, [r2, #0]
	}

	// Configure source address increment mode
	if(source_increment)
 8002dea:	7abb      	ldrb	r3, [r7, #10]
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	d006      	beq.n	8002dfe <DMA_Memory_To_Memory_Transfer+0xda>
	{
		DMA2_Stream0->CR |= DMA_SxCR_PINC;
 8002df0:	4b2f      	ldr	r3, [pc, #188]	@ (8002eb0 <DMA_Memory_To_Memory_Transfer+0x18c>)
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	4a2e      	ldr	r2, [pc, #184]	@ (8002eb0 <DMA_Memory_To_Memory_Transfer+0x18c>)
 8002df6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002dfa:	6013      	str	r3, [r2, #0]
 8002dfc:	e005      	b.n	8002e0a <DMA_Memory_To_Memory_Transfer+0xe6>
	}
	else
	{
		DMA2_Stream0->CR &= ~DMA_SxCR_PINC;
 8002dfe:	4b2c      	ldr	r3, [pc, #176]	@ (8002eb0 <DMA_Memory_To_Memory_Transfer+0x18c>)
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	4a2b      	ldr	r2, [pc, #172]	@ (8002eb0 <DMA_Memory_To_Memory_Transfer+0x18c>)
 8002e04:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8002e08:	6013      	str	r3, [r2, #0]
	}

	// Configure destination address increment mode
	if(destination_increment)
 8002e0a:	7f3b      	ldrb	r3, [r7, #28]
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d006      	beq.n	8002e1e <DMA_Memory_To_Memory_Transfer+0xfa>
	{
		DMA2_Stream0->CR |= DMA_SxCR_MINC;
 8002e10:	4b27      	ldr	r3, [pc, #156]	@ (8002eb0 <DMA_Memory_To_Memory_Transfer+0x18c>)
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	4a26      	ldr	r2, [pc, #152]	@ (8002eb0 <DMA_Memory_To_Memory_Transfer+0x18c>)
 8002e16:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002e1a:	6013      	str	r3, [r2, #0]
 8002e1c:	e005      	b.n	8002e2a <DMA_Memory_To_Memory_Transfer+0x106>
	}
	else
	{
		DMA2_Stream0->CR &= ~DMA_SxCR_MINC;
 8002e1e:	4b24      	ldr	r3, [pc, #144]	@ (8002eb0 <DMA_Memory_To_Memory_Transfer+0x18c>)
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	4a23      	ldr	r2, [pc, #140]	@ (8002eb0 <DMA_Memory_To_Memory_Transfer+0x18c>)
 8002e24:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8002e28:	6013      	str	r3, [r2, #0]
	}

	DMA2_Stream0->FCR |= DMA_SxFCR_DMDIS;
 8002e2a:	4b21      	ldr	r3, [pc, #132]	@ (8002eb0 <DMA_Memory_To_Memory_Transfer+0x18c>)
 8002e2c:	695b      	ldr	r3, [r3, #20]
 8002e2e:	4a20      	ldr	r2, [pc, #128]	@ (8002eb0 <DMA_Memory_To_Memory_Transfer+0x18c>)
 8002e30:	f043 0304 	orr.w	r3, r3, #4
 8002e34:	6153      	str	r3, [r2, #20]

	// Set the peripheral address (source)
	DMA2_Stream0->PAR = (uint32_t)(source);
 8002e36:	4a1e      	ldr	r2, [pc, #120]	@ (8002eb0 <DMA_Memory_To_Memory_Transfer+0x18c>)
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	6093      	str	r3, [r2, #8]

	// Set the memory address (destination)
	DMA2_Stream0->M0AR = (uint32_t)(destination);
 8002e3c:	4a1c      	ldr	r2, [pc, #112]	@ (8002eb0 <DMA_Memory_To_Memory_Transfer+0x18c>)
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	60d3      	str	r3, [r2, #12]

	// Set the number of data items to transfer
	DMA2_Stream0->NDTR = (uint16_t)length;
 8002e42:	4a1b      	ldr	r2, [pc, #108]	@ (8002eb0 <DMA_Memory_To_Memory_Transfer+0x18c>)
 8002e44:	8c3b      	ldrh	r3, [r7, #32]
 8002e46:	6053      	str	r3, [r2, #4]

	// Enable the DMA stream
	DMA2_Stream0->CR |= DMA_SxCR_EN;
 8002e48:	4b19      	ldr	r3, [pc, #100]	@ (8002eb0 <DMA_Memory_To_Memory_Transfer+0x18c>)
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	4a18      	ldr	r2, [pc, #96]	@ (8002eb0 <DMA_Memory_To_Memory_Transfer+0x18c>)
 8002e4e:	f043 0301 	orr.w	r3, r3, #1
 8002e52:	6013      	str	r3, [r2, #0]

	// Wait for the transfer to complete
	while((DMA2->LISR & (DMA_LISR_TCIF0_Msk)) == 0) {}
 8002e54:	bf00      	nop
 8002e56:	4b17      	ldr	r3, [pc, #92]	@ (8002eb4 <DMA_Memory_To_Memory_Transfer+0x190>)
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	f003 0320 	and.w	r3, r3, #32
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d0f9      	beq.n	8002e56 <DMA_Memory_To_Memory_Transfer+0x132>

	// Clear the transfer complete flag
	DMA2->LIFCR |= DMA_LIFCR_CTCIF0 | DMA_LIFCR_CHTIF0;
 8002e62:	4b14      	ldr	r3, [pc, #80]	@ (8002eb4 <DMA_Memory_To_Memory_Transfer+0x190>)
 8002e64:	689b      	ldr	r3, [r3, #8]
 8002e66:	4a13      	ldr	r2, [pc, #76]	@ (8002eb4 <DMA_Memory_To_Memory_Transfer+0x190>)
 8002e68:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 8002e6c:	6093      	str	r3, [r2, #8]

	// Disable the DMA stream

	DMA2_Stream0->CR = 0;
 8002e6e:	4b10      	ldr	r3, [pc, #64]	@ (8002eb0 <DMA_Memory_To_Memory_Transfer+0x18c>)
 8002e70:	2200      	movs	r2, #0
 8002e72:	601a      	str	r2, [r3, #0]
	DMA2_Stream0->FCR = 0;
 8002e74:	4b0e      	ldr	r3, [pc, #56]	@ (8002eb0 <DMA_Memory_To_Memory_Transfer+0x18c>)
 8002e76:	2200      	movs	r2, #0
 8002e78:	615a      	str	r2, [r3, #20]
	DMA2_Stream0->M0AR = 0;
 8002e7a:	4b0d      	ldr	r3, [pc, #52]	@ (8002eb0 <DMA_Memory_To_Memory_Transfer+0x18c>)
 8002e7c:	2200      	movs	r2, #0
 8002e7e:	60da      	str	r2, [r3, #12]
	DMA2_Stream0->M1AR = 0;
 8002e80:	4b0b      	ldr	r3, [pc, #44]	@ (8002eb0 <DMA_Memory_To_Memory_Transfer+0x18c>)
 8002e82:	2200      	movs	r2, #0
 8002e84:	611a      	str	r2, [r3, #16]
	DMA2_Stream0->NDTR= 0;
 8002e86:	4b0a      	ldr	r3, [pc, #40]	@ (8002eb0 <DMA_Memory_To_Memory_Transfer+0x18c>)
 8002e88:	2200      	movs	r2, #0
 8002e8a:	605a      	str	r2, [r3, #4]
	DMA2_Stream0->PAR = 0;
 8002e8c:	4b08      	ldr	r3, [pc, #32]	@ (8002eb0 <DMA_Memory_To_Memory_Transfer+0x18c>)
 8002e8e:	2200      	movs	r2, #0
 8002e90:	609a      	str	r2, [r3, #8]

	DMA2_Stream0->CR &= ~DMA_SxCR_EN;
 8002e92:	4b07      	ldr	r3, [pc, #28]	@ (8002eb0 <DMA_Memory_To_Memory_Transfer+0x18c>)
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	4a06      	ldr	r2, [pc, #24]	@ (8002eb0 <DMA_Memory_To_Memory_Transfer+0x18c>)
 8002e98:	f023 0301 	bic.w	r3, r3, #1
 8002e9c:	6013      	str	r3, [r2, #0]
}
 8002e9e:	bf00      	nop
 8002ea0:	3714      	adds	r7, #20
 8002ea2:	46bd      	mov	sp, r7
 8002ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ea8:	4770      	bx	lr
 8002eaa:	bf00      	nop
 8002eac:	40023800 	.word	0x40023800
 8002eb0:	40026410 	.word	0x40026410
 8002eb4:	40026400 	.word	0x40026400

08002eb8 <EXTI0_IRQHandler>:
 * @brief Interrupt handler for EXTI line 0.
 *
 * This ISR handles interrupts for pin 0, invoking the associated callback
 * function if one is registered.
 */
void EXTI0_IRQHandler(void) {
 8002eb8:	b580      	push	{r7, lr}
 8002eba:	af00      	add	r7, sp, #0
    if (EXTI_ISR[0]) EXTI_ISR[0](); // Invoke registered callback
 8002ebc:	4b07      	ldr	r3, [pc, #28]	@ (8002edc <EXTI0_IRQHandler+0x24>)
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d002      	beq.n	8002eca <EXTI0_IRQHandler+0x12>
 8002ec4:	4b05      	ldr	r3, [pc, #20]	@ (8002edc <EXTI0_IRQHandler+0x24>)
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	4798      	blx	r3
    EXTI->PR |= EXTI_PR_PR0;        // Clear interrupt flag
 8002eca:	4b05      	ldr	r3, [pc, #20]	@ (8002ee0 <EXTI0_IRQHandler+0x28>)
 8002ecc:	695b      	ldr	r3, [r3, #20]
 8002ece:	4a04      	ldr	r2, [pc, #16]	@ (8002ee0 <EXTI0_IRQHandler+0x28>)
 8002ed0:	f043 0301 	orr.w	r3, r3, #1
 8002ed4:	6153      	str	r3, [r2, #20]
}
 8002ed6:	bf00      	nop
 8002ed8:	bd80      	pop	{r7, pc}
 8002eda:	bf00      	nop
 8002edc:	20000460 	.word	0x20000460
 8002ee0:	40013c00 	.word	0x40013c00

08002ee4 <EXTI1_IRQHandler>:

/**
 * @brief Interrupt handler for EXTI line 1.
 */
void EXTI1_IRQHandler(void) {
 8002ee4:	b580      	push	{r7, lr}
 8002ee6:	af00      	add	r7, sp, #0
    if (EXTI_ISR[1]) EXTI_ISR[1]();
 8002ee8:	4b07      	ldr	r3, [pc, #28]	@ (8002f08 <EXTI1_IRQHandler+0x24>)
 8002eea:	685b      	ldr	r3, [r3, #4]
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d002      	beq.n	8002ef6 <EXTI1_IRQHandler+0x12>
 8002ef0:	4b05      	ldr	r3, [pc, #20]	@ (8002f08 <EXTI1_IRQHandler+0x24>)
 8002ef2:	685b      	ldr	r3, [r3, #4]
 8002ef4:	4798      	blx	r3
    EXTI->PR |= EXTI_PR_PR1;
 8002ef6:	4b05      	ldr	r3, [pc, #20]	@ (8002f0c <EXTI1_IRQHandler+0x28>)
 8002ef8:	695b      	ldr	r3, [r3, #20]
 8002efa:	4a04      	ldr	r2, [pc, #16]	@ (8002f0c <EXTI1_IRQHandler+0x28>)
 8002efc:	f043 0302 	orr.w	r3, r3, #2
 8002f00:	6153      	str	r3, [r2, #20]
}
 8002f02:	bf00      	nop
 8002f04:	bd80      	pop	{r7, pc}
 8002f06:	bf00      	nop
 8002f08:	20000460 	.word	0x20000460
 8002f0c:	40013c00 	.word	0x40013c00

08002f10 <EXTI2_IRQHandler>:

/**
 * @brief Interrupt handler for EXTI line 2.
 */
void EXTI2_IRQHandler(void) {
 8002f10:	b580      	push	{r7, lr}
 8002f12:	af00      	add	r7, sp, #0
    if (EXTI_ISR[2]) EXTI_ISR[2]();
 8002f14:	4b07      	ldr	r3, [pc, #28]	@ (8002f34 <EXTI2_IRQHandler+0x24>)
 8002f16:	689b      	ldr	r3, [r3, #8]
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	d002      	beq.n	8002f22 <EXTI2_IRQHandler+0x12>
 8002f1c:	4b05      	ldr	r3, [pc, #20]	@ (8002f34 <EXTI2_IRQHandler+0x24>)
 8002f1e:	689b      	ldr	r3, [r3, #8]
 8002f20:	4798      	blx	r3
    EXTI->PR |= EXTI_PR_PR2;
 8002f22:	4b05      	ldr	r3, [pc, #20]	@ (8002f38 <EXTI2_IRQHandler+0x28>)
 8002f24:	695b      	ldr	r3, [r3, #20]
 8002f26:	4a04      	ldr	r2, [pc, #16]	@ (8002f38 <EXTI2_IRQHandler+0x28>)
 8002f28:	f043 0304 	orr.w	r3, r3, #4
 8002f2c:	6153      	str	r3, [r2, #20]
}
 8002f2e:	bf00      	nop
 8002f30:	bd80      	pop	{r7, pc}
 8002f32:	bf00      	nop
 8002f34:	20000460 	.word	0x20000460
 8002f38:	40013c00 	.word	0x40013c00

08002f3c <EXTI3_IRQHandler>:

/**
 * @brief Interrupt handler for EXTI line 3.
 */
void EXTI3_IRQHandler(void) {
 8002f3c:	b580      	push	{r7, lr}
 8002f3e:	af00      	add	r7, sp, #0
    if (EXTI_ISR[3]) EXTI_ISR[3]();
 8002f40:	4b07      	ldr	r3, [pc, #28]	@ (8002f60 <EXTI3_IRQHandler+0x24>)
 8002f42:	68db      	ldr	r3, [r3, #12]
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	d002      	beq.n	8002f4e <EXTI3_IRQHandler+0x12>
 8002f48:	4b05      	ldr	r3, [pc, #20]	@ (8002f60 <EXTI3_IRQHandler+0x24>)
 8002f4a:	68db      	ldr	r3, [r3, #12]
 8002f4c:	4798      	blx	r3
    EXTI->PR |= EXTI_PR_PR3;
 8002f4e:	4b05      	ldr	r3, [pc, #20]	@ (8002f64 <EXTI3_IRQHandler+0x28>)
 8002f50:	695b      	ldr	r3, [r3, #20]
 8002f52:	4a04      	ldr	r2, [pc, #16]	@ (8002f64 <EXTI3_IRQHandler+0x28>)
 8002f54:	f043 0308 	orr.w	r3, r3, #8
 8002f58:	6153      	str	r3, [r2, #20]
}
 8002f5a:	bf00      	nop
 8002f5c:	bd80      	pop	{r7, pc}
 8002f5e:	bf00      	nop
 8002f60:	20000460 	.word	0x20000460
 8002f64:	40013c00 	.word	0x40013c00

08002f68 <EXTI4_IRQHandler>:

/**
 * @brief Interrupt handler for EXTI line 4.
 */
void EXTI4_IRQHandler(void) {
 8002f68:	b580      	push	{r7, lr}
 8002f6a:	af00      	add	r7, sp, #0
    if (EXTI_ISR[4]) EXTI_ISR[4]();
 8002f6c:	4b07      	ldr	r3, [pc, #28]	@ (8002f8c <EXTI4_IRQHandler+0x24>)
 8002f6e:	691b      	ldr	r3, [r3, #16]
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d002      	beq.n	8002f7a <EXTI4_IRQHandler+0x12>
 8002f74:	4b05      	ldr	r3, [pc, #20]	@ (8002f8c <EXTI4_IRQHandler+0x24>)
 8002f76:	691b      	ldr	r3, [r3, #16]
 8002f78:	4798      	blx	r3
    EXTI->PR |= EXTI_PR_PR4;
 8002f7a:	4b05      	ldr	r3, [pc, #20]	@ (8002f90 <EXTI4_IRQHandler+0x28>)
 8002f7c:	695b      	ldr	r3, [r3, #20]
 8002f7e:	4a04      	ldr	r2, [pc, #16]	@ (8002f90 <EXTI4_IRQHandler+0x28>)
 8002f80:	f043 0310 	orr.w	r3, r3, #16
 8002f84:	6153      	str	r3, [r2, #20]
}
 8002f86:	bf00      	nop
 8002f88:	bd80      	pop	{r7, pc}
 8002f8a:	bf00      	nop
 8002f8c:	20000460 	.word	0x20000460
 8002f90:	40013c00 	.word	0x40013c00

08002f94 <EXTI9_5_IRQHandler>:
/**
 * @brief Interrupt handler for EXTI lines 5 to 9.
 *
 * Handles interrupts for pins 5 to 9, checking each pin for active flags.
 */
void EXTI9_5_IRQHandler(void) {
 8002f94:	b580      	push	{r7, lr}
 8002f96:	b082      	sub	sp, #8
 8002f98:	af00      	add	r7, sp, #0
    for (int i = 5; i <= 9; ++i) {
 8002f9a:	2305      	movs	r3, #5
 8002f9c:	607b      	str	r3, [r7, #4]
 8002f9e:	e020      	b.n	8002fe2 <EXTI9_5_IRQHandler+0x4e>
        if ((EXTI->PR & (1 << i)) && EXTI_ISR[i]) {
 8002fa0:	4b14      	ldr	r3, [pc, #80]	@ (8002ff4 <EXTI9_5_IRQHandler+0x60>)
 8002fa2:	695b      	ldr	r3, [r3, #20]
 8002fa4:	2101      	movs	r1, #1
 8002fa6:	687a      	ldr	r2, [r7, #4]
 8002fa8:	fa01 f202 	lsl.w	r2, r1, r2
 8002fac:	4013      	ands	r3, r2
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d014      	beq.n	8002fdc <EXTI9_5_IRQHandler+0x48>
 8002fb2:	4a11      	ldr	r2, [pc, #68]	@ (8002ff8 <EXTI9_5_IRQHandler+0x64>)
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d00e      	beq.n	8002fdc <EXTI9_5_IRQHandler+0x48>
            EXTI_ISR[i]();        // Invoke callback for pin `i`
 8002fbe:	4a0e      	ldr	r2, [pc, #56]	@ (8002ff8 <EXTI9_5_IRQHandler+0x64>)
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002fc6:	4798      	blx	r3
            EXTI->PR |= (1 << i); // Clear interrupt flag
 8002fc8:	4b0a      	ldr	r3, [pc, #40]	@ (8002ff4 <EXTI9_5_IRQHandler+0x60>)
 8002fca:	695b      	ldr	r3, [r3, #20]
 8002fcc:	2101      	movs	r1, #1
 8002fce:	687a      	ldr	r2, [r7, #4]
 8002fd0:	fa01 f202 	lsl.w	r2, r1, r2
 8002fd4:	4611      	mov	r1, r2
 8002fd6:	4a07      	ldr	r2, [pc, #28]	@ (8002ff4 <EXTI9_5_IRQHandler+0x60>)
 8002fd8:	430b      	orrs	r3, r1
 8002fda:	6153      	str	r3, [r2, #20]
    for (int i = 5; i <= 9; ++i) {
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	3301      	adds	r3, #1
 8002fe0:	607b      	str	r3, [r7, #4]
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	2b09      	cmp	r3, #9
 8002fe6:	dddb      	ble.n	8002fa0 <EXTI9_5_IRQHandler+0xc>
        }
    }
}
 8002fe8:	bf00      	nop
 8002fea:	bf00      	nop
 8002fec:	3708      	adds	r7, #8
 8002fee:	46bd      	mov	sp, r7
 8002ff0:	bd80      	pop	{r7, pc}
 8002ff2:	bf00      	nop
 8002ff4:	40013c00 	.word	0x40013c00
 8002ff8:	20000460 	.word	0x20000460

08002ffc <EXTI15_10_IRQHandler>:
/**
 * @brief Interrupt handler for EXTI lines 10 to 15.
 *
 * Handles interrupts for pins 10 to 15, checking each pin for active flags.
 */
void EXTI15_10_IRQHandler(void) {
 8002ffc:	b580      	push	{r7, lr}
 8002ffe:	b082      	sub	sp, #8
 8003000:	af00      	add	r7, sp, #0
    for (int i = 10; i <= 15; ++i) {
 8003002:	230a      	movs	r3, #10
 8003004:	607b      	str	r3, [r7, #4]
 8003006:	e020      	b.n	800304a <EXTI15_10_IRQHandler+0x4e>
        if ((EXTI->PR & (1 << i)) && EXTI_ISR[i]) {
 8003008:	4b14      	ldr	r3, [pc, #80]	@ (800305c <EXTI15_10_IRQHandler+0x60>)
 800300a:	695b      	ldr	r3, [r3, #20]
 800300c:	2101      	movs	r1, #1
 800300e:	687a      	ldr	r2, [r7, #4]
 8003010:	fa01 f202 	lsl.w	r2, r1, r2
 8003014:	4013      	ands	r3, r2
 8003016:	2b00      	cmp	r3, #0
 8003018:	d014      	beq.n	8003044 <EXTI15_10_IRQHandler+0x48>
 800301a:	4a11      	ldr	r2, [pc, #68]	@ (8003060 <EXTI15_10_IRQHandler+0x64>)
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003022:	2b00      	cmp	r3, #0
 8003024:	d00e      	beq.n	8003044 <EXTI15_10_IRQHandler+0x48>
            EXTI_ISR[i]();        // Invoke callback for pin `i`
 8003026:	4a0e      	ldr	r2, [pc, #56]	@ (8003060 <EXTI15_10_IRQHandler+0x64>)
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800302e:	4798      	blx	r3
            EXTI->PR |= (1 << i); // Clear interrupt flag
 8003030:	4b0a      	ldr	r3, [pc, #40]	@ (800305c <EXTI15_10_IRQHandler+0x60>)
 8003032:	695b      	ldr	r3, [r3, #20]
 8003034:	2101      	movs	r1, #1
 8003036:	687a      	ldr	r2, [r7, #4]
 8003038:	fa01 f202 	lsl.w	r2, r1, r2
 800303c:	4611      	mov	r1, r2
 800303e:	4a07      	ldr	r2, [pc, #28]	@ (800305c <EXTI15_10_IRQHandler+0x60>)
 8003040:	430b      	orrs	r3, r1
 8003042:	6153      	str	r3, [r2, #20]
    for (int i = 10; i <= 15; ++i) {
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	3301      	adds	r3, #1
 8003048:	607b      	str	r3, [r7, #4]
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	2b0f      	cmp	r3, #15
 800304e:	dddb      	ble.n	8003008 <EXTI15_10_IRQHandler+0xc>
        }
    }
}
 8003050:	bf00      	nop
 8003052:	bf00      	nop
 8003054:	3708      	adds	r7, #8
 8003056:	46bd      	mov	sp, r7
 8003058:	bd80      	pop	{r7, pc}
 800305a:	bf00      	nop
 800305c:	40013c00 	.word	0x40013c00
 8003060:	20000460 	.word	0x20000460

08003064 <GPIO_Clock_Enable>:
 * @brief Enables the clock for a specific GPIO port.
 *
 * @param PORT Pointer to GPIO port base address.
 * @return GPIO_SUCCESS on success, GPIO_INVALID_PORT on failure.
 */
int GPIO_Clock_Enable(GPIO_TypeDef *PORT) {
 8003064:	b480      	push	{r7}
 8003066:	b083      	sub	sp, #12
 8003068:	af00      	add	r7, sp, #0
 800306a:	6078      	str	r0, [r7, #4]
    switch ((uint32_t)PORT) {
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	4a30      	ldr	r2, [pc, #192]	@ (8003130 <GPIO_Clock_Enable+0xcc>)
 8003070:	4293      	cmp	r3, r2
 8003072:	d04b      	beq.n	800310c <GPIO_Clock_Enable+0xa8>
 8003074:	4a2e      	ldr	r2, [pc, #184]	@ (8003130 <GPIO_Clock_Enable+0xcc>)
 8003076:	4293      	cmp	r3, r2
 8003078:	d84f      	bhi.n	800311a <GPIO_Clock_Enable+0xb6>
 800307a:	4a2e      	ldr	r2, [pc, #184]	@ (8003134 <GPIO_Clock_Enable+0xd0>)
 800307c:	4293      	cmp	r3, r2
 800307e:	d03e      	beq.n	80030fe <GPIO_Clock_Enable+0x9a>
 8003080:	4a2c      	ldr	r2, [pc, #176]	@ (8003134 <GPIO_Clock_Enable+0xd0>)
 8003082:	4293      	cmp	r3, r2
 8003084:	d849      	bhi.n	800311a <GPIO_Clock_Enable+0xb6>
 8003086:	4a2c      	ldr	r2, [pc, #176]	@ (8003138 <GPIO_Clock_Enable+0xd4>)
 8003088:	4293      	cmp	r3, r2
 800308a:	d031      	beq.n	80030f0 <GPIO_Clock_Enable+0x8c>
 800308c:	4a2a      	ldr	r2, [pc, #168]	@ (8003138 <GPIO_Clock_Enable+0xd4>)
 800308e:	4293      	cmp	r3, r2
 8003090:	d843      	bhi.n	800311a <GPIO_Clock_Enable+0xb6>
 8003092:	4a2a      	ldr	r2, [pc, #168]	@ (800313c <GPIO_Clock_Enable+0xd8>)
 8003094:	4293      	cmp	r3, r2
 8003096:	d024      	beq.n	80030e2 <GPIO_Clock_Enable+0x7e>
 8003098:	4a28      	ldr	r2, [pc, #160]	@ (800313c <GPIO_Clock_Enable+0xd8>)
 800309a:	4293      	cmp	r3, r2
 800309c:	d83d      	bhi.n	800311a <GPIO_Clock_Enable+0xb6>
 800309e:	4a28      	ldr	r2, [pc, #160]	@ (8003140 <GPIO_Clock_Enable+0xdc>)
 80030a0:	4293      	cmp	r3, r2
 80030a2:	d017      	beq.n	80030d4 <GPIO_Clock_Enable+0x70>
 80030a4:	4a26      	ldr	r2, [pc, #152]	@ (8003140 <GPIO_Clock_Enable+0xdc>)
 80030a6:	4293      	cmp	r3, r2
 80030a8:	d837      	bhi.n	800311a <GPIO_Clock_Enable+0xb6>
 80030aa:	4a26      	ldr	r2, [pc, #152]	@ (8003144 <GPIO_Clock_Enable+0xe0>)
 80030ac:	4293      	cmp	r3, r2
 80030ae:	d003      	beq.n	80030b8 <GPIO_Clock_Enable+0x54>
 80030b0:	4a25      	ldr	r2, [pc, #148]	@ (8003148 <GPIO_Clock_Enable+0xe4>)
 80030b2:	4293      	cmp	r3, r2
 80030b4:	d007      	beq.n	80030c6 <GPIO_Clock_Enable+0x62>
 80030b6:	e030      	b.n	800311a <GPIO_Clock_Enable+0xb6>
        case (uint32_t)GPIOA: RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN; break;
 80030b8:	4b24      	ldr	r3, [pc, #144]	@ (800314c <GPIO_Clock_Enable+0xe8>)
 80030ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030bc:	4a23      	ldr	r2, [pc, #140]	@ (800314c <GPIO_Clock_Enable+0xe8>)
 80030be:	f043 0301 	orr.w	r3, r3, #1
 80030c2:	6313      	str	r3, [r2, #48]	@ 0x30
 80030c4:	e02c      	b.n	8003120 <GPIO_Clock_Enable+0xbc>
        case (uint32_t)GPIOB: RCC->AHB1ENR |= RCC_AHB1ENR_GPIOBEN; break;
 80030c6:	4b21      	ldr	r3, [pc, #132]	@ (800314c <GPIO_Clock_Enable+0xe8>)
 80030c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030ca:	4a20      	ldr	r2, [pc, #128]	@ (800314c <GPIO_Clock_Enable+0xe8>)
 80030cc:	f043 0302 	orr.w	r3, r3, #2
 80030d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80030d2:	e025      	b.n	8003120 <GPIO_Clock_Enable+0xbc>
        case (uint32_t)GPIOC: RCC->AHB1ENR |= RCC_AHB1ENR_GPIOCEN; break;
 80030d4:	4b1d      	ldr	r3, [pc, #116]	@ (800314c <GPIO_Clock_Enable+0xe8>)
 80030d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030d8:	4a1c      	ldr	r2, [pc, #112]	@ (800314c <GPIO_Clock_Enable+0xe8>)
 80030da:	f043 0304 	orr.w	r3, r3, #4
 80030de:	6313      	str	r3, [r2, #48]	@ 0x30
 80030e0:	e01e      	b.n	8003120 <GPIO_Clock_Enable+0xbc>
        case (uint32_t)GPIOD: RCC->AHB1ENR |= RCC_AHB1ENR_GPIODEN; break;
 80030e2:	4b1a      	ldr	r3, [pc, #104]	@ (800314c <GPIO_Clock_Enable+0xe8>)
 80030e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030e6:	4a19      	ldr	r2, [pc, #100]	@ (800314c <GPIO_Clock_Enable+0xe8>)
 80030e8:	f043 0308 	orr.w	r3, r3, #8
 80030ec:	6313      	str	r3, [r2, #48]	@ 0x30
 80030ee:	e017      	b.n	8003120 <GPIO_Clock_Enable+0xbc>
        case (uint32_t)GPIOE: RCC->AHB1ENR |= RCC_AHB1ENR_GPIOEEN; break;
 80030f0:	4b16      	ldr	r3, [pc, #88]	@ (800314c <GPIO_Clock_Enable+0xe8>)
 80030f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030f4:	4a15      	ldr	r2, [pc, #84]	@ (800314c <GPIO_Clock_Enable+0xe8>)
 80030f6:	f043 0310 	orr.w	r3, r3, #16
 80030fa:	6313      	str	r3, [r2, #48]	@ 0x30
 80030fc:	e010      	b.n	8003120 <GPIO_Clock_Enable+0xbc>
        case (uint32_t)GPIOF: RCC->AHB1ENR |= RCC_AHB1ENR_GPIOFEN; break;
 80030fe:	4b13      	ldr	r3, [pc, #76]	@ (800314c <GPIO_Clock_Enable+0xe8>)
 8003100:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003102:	4a12      	ldr	r2, [pc, #72]	@ (800314c <GPIO_Clock_Enable+0xe8>)
 8003104:	f043 0320 	orr.w	r3, r3, #32
 8003108:	6313      	str	r3, [r2, #48]	@ 0x30
 800310a:	e009      	b.n	8003120 <GPIO_Clock_Enable+0xbc>
        case (uint32_t)GPIOH: RCC->AHB1ENR |= RCC_AHB1ENR_GPIOHEN; break;
 800310c:	4b0f      	ldr	r3, [pc, #60]	@ (800314c <GPIO_Clock_Enable+0xe8>)
 800310e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003110:	4a0e      	ldr	r2, [pc, #56]	@ (800314c <GPIO_Clock_Enable+0xe8>)
 8003112:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003116:	6313      	str	r3, [r2, #48]	@ 0x30
 8003118:	e002      	b.n	8003120 <GPIO_Clock_Enable+0xbc>
        default: return GPIO_INVALID_PORT;
 800311a:	f04f 33ff 	mov.w	r3, #4294967295
 800311e:	e000      	b.n	8003122 <GPIO_Clock_Enable+0xbe>
    }
    return GPIO_SUCCESS;
 8003120:	2300      	movs	r3, #0
}
 8003122:	4618      	mov	r0, r3
 8003124:	370c      	adds	r7, #12
 8003126:	46bd      	mov	sp, r7
 8003128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800312c:	4770      	bx	lr
 800312e:	bf00      	nop
 8003130:	40021c00 	.word	0x40021c00
 8003134:	40021400 	.word	0x40021400
 8003138:	40021000 	.word	0x40021000
 800313c:	40020c00 	.word	0x40020c00
 8003140:	40020800 	.word	0x40020800
 8003144:	40020000 	.word	0x40020000
 8003148:	40020400 	.word	0x40020400
 800314c:	40023800 	.word	0x40023800

08003150 <GPIO_Pin_Init>:


GPIO_Status GPIO_Pin_Init(GPIO_TypeDef *Port, uint8_t pin, uint8_t mode, uint8_t output_type, uint8_t speed, uint8_t pull, uint8_t alternate_function) {
 8003150:	b580      	push	{r7, lr}
 8003152:	b082      	sub	sp, #8
 8003154:	af00      	add	r7, sp, #0
 8003156:	6078      	str	r0, [r7, #4]
 8003158:	4608      	mov	r0, r1
 800315a:	4611      	mov	r1, r2
 800315c:	461a      	mov	r2, r3
 800315e:	4603      	mov	r3, r0
 8003160:	70fb      	strb	r3, [r7, #3]
 8003162:	460b      	mov	r3, r1
 8003164:	70bb      	strb	r3, [r7, #2]
 8003166:	4613      	mov	r3, r2
 8003168:	707b      	strb	r3, [r7, #1]
//    if (pin > 15 || mode > 3 || speed > 3 || pull > 2) return GPIO_INVALID_PIN;

    GPIO_Clock_Enable(Port);
 800316a:	6878      	ldr	r0, [r7, #4]
 800316c:	f7ff ff7a 	bl	8003064 <GPIO_Clock_Enable>

    // Reset and set mode
    Port->MODER &= ~(3 << PIN_POS(pin));
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	78fa      	ldrb	r2, [r7, #3]
 8003176:	0052      	lsls	r2, r2, #1
 8003178:	2103      	movs	r1, #3
 800317a:	fa01 f202 	lsl.w	r2, r1, r2
 800317e:	43d2      	mvns	r2, r2
 8003180:	401a      	ands	r2, r3
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	601a      	str	r2, [r3, #0]
    Port->MODER |= mode << PIN_POS(pin);
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	78b9      	ldrb	r1, [r7, #2]
 800318c:	78fa      	ldrb	r2, [r7, #3]
 800318e:	0052      	lsls	r2, r2, #1
 8003190:	fa01 f202 	lsl.w	r2, r1, r2
 8003194:	431a      	orrs	r2, r3
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	601a      	str	r2, [r3, #0]

    // Reset and set output type
    Port->OTYPER &= ~(1 << pin);
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	685b      	ldr	r3, [r3, #4]
 800319e:	78fa      	ldrb	r2, [r7, #3]
 80031a0:	2101      	movs	r1, #1
 80031a2:	fa01 f202 	lsl.w	r2, r1, r2
 80031a6:	43d2      	mvns	r2, r2
 80031a8:	401a      	ands	r2, r3
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	605a      	str	r2, [r3, #4]
    if (output_type != GPIO_Configuration.Output_Type.None) {
 80031ae:	2202      	movs	r2, #2
 80031b0:	787b      	ldrb	r3, [r7, #1]
 80031b2:	4293      	cmp	r3, r2
 80031b4:	d008      	beq.n	80031c8 <GPIO_Pin_Init+0x78>
        Port->OTYPER |= output_type << pin;
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	685b      	ldr	r3, [r3, #4]
 80031ba:	7879      	ldrb	r1, [r7, #1]
 80031bc:	78fa      	ldrb	r2, [r7, #3]
 80031be:	fa01 f202 	lsl.w	r2, r1, r2
 80031c2:	431a      	orrs	r2, r3
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	605a      	str	r2, [r3, #4]
    }

    // Reset and set speed
    Port->OSPEEDR &= ~(3 << PIN_POS(pin));
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	689b      	ldr	r3, [r3, #8]
 80031cc:	78fa      	ldrb	r2, [r7, #3]
 80031ce:	0052      	lsls	r2, r2, #1
 80031d0:	2103      	movs	r1, #3
 80031d2:	fa01 f202 	lsl.w	r2, r1, r2
 80031d6:	43d2      	mvns	r2, r2
 80031d8:	401a      	ands	r2, r3
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	609a      	str	r2, [r3, #8]
    if (speed != GPIO_Configuration.Speed.None) {
 80031de:	2204      	movs	r2, #4
 80031e0:	7c3b      	ldrb	r3, [r7, #16]
 80031e2:	4293      	cmp	r3, r2
 80031e4:	d009      	beq.n	80031fa <GPIO_Pin_Init+0xaa>
        Port->OSPEEDR |= speed << PIN_POS(pin);
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	689b      	ldr	r3, [r3, #8]
 80031ea:	7c39      	ldrb	r1, [r7, #16]
 80031ec:	78fa      	ldrb	r2, [r7, #3]
 80031ee:	0052      	lsls	r2, r2, #1
 80031f0:	fa01 f202 	lsl.w	r2, r1, r2
 80031f4:	431a      	orrs	r2, r3
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	609a      	str	r2, [r3, #8]
    }

    // Reset and set pull-up/pull-down
    Port->PUPDR &= ~(3 << PIN_POS(pin));
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	68db      	ldr	r3, [r3, #12]
 80031fe:	78fa      	ldrb	r2, [r7, #3]
 8003200:	0052      	lsls	r2, r2, #1
 8003202:	2103      	movs	r1, #3
 8003204:	fa01 f202 	lsl.w	r2, r1, r2
 8003208:	43d2      	mvns	r2, r2
 800320a:	401a      	ands	r2, r3
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	60da      	str	r2, [r3, #12]
    if (pull != GPIO_Configuration.Pull.None) {
 8003210:	2204      	movs	r2, #4
 8003212:	7d3b      	ldrb	r3, [r7, #20]
 8003214:	4293      	cmp	r3, r2
 8003216:	d009      	beq.n	800322c <GPIO_Pin_Init+0xdc>
        Port->PUPDR |= pull << PIN_POS(pin);
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	68db      	ldr	r3, [r3, #12]
 800321c:	7d39      	ldrb	r1, [r7, #20]
 800321e:	78fa      	ldrb	r2, [r7, #3]
 8003220:	0052      	lsls	r2, r2, #1
 8003222:	fa01 f202 	lsl.w	r2, r1, r2
 8003226:	431a      	orrs	r2, r3
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	60da      	str	r2, [r3, #12]
    }

    // Set alternate function
    if (mode == GPIO_Configuration.Mode.Alternate_Function) {
 800322c:	2202      	movs	r2, #2
 800322e:	78bb      	ldrb	r3, [r7, #2]
 8003230:	4293      	cmp	r3, r2
 8003232:	d12f      	bne.n	8003294 <GPIO_Pin_Init+0x144>
        if (pin < GPIO_AF_SPLIT_POINT) {
 8003234:	78fb      	ldrb	r3, [r7, #3]
 8003236:	2b07      	cmp	r3, #7
 8003238:	d815      	bhi.n	8003266 <GPIO_Pin_Init+0x116>
            Port->AFR[0] &= ~(0xF << (pin * 4));
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	6a1b      	ldr	r3, [r3, #32]
 800323e:	78fa      	ldrb	r2, [r7, #3]
 8003240:	0092      	lsls	r2, r2, #2
 8003242:	210f      	movs	r1, #15
 8003244:	fa01 f202 	lsl.w	r2, r1, r2
 8003248:	43d2      	mvns	r2, r2
 800324a:	401a      	ands	r2, r3
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	621a      	str	r2, [r3, #32]
            Port->AFR[0] |= alternate_function << (pin * 4);
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	6a1b      	ldr	r3, [r3, #32]
 8003254:	7e39      	ldrb	r1, [r7, #24]
 8003256:	78fa      	ldrb	r2, [r7, #3]
 8003258:	0092      	lsls	r2, r2, #2
 800325a:	fa01 f202 	lsl.w	r2, r1, r2
 800325e:	431a      	orrs	r2, r3
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	621a      	str	r2, [r3, #32]
 8003264:	e016      	b.n	8003294 <GPIO_Pin_Init+0x144>
        } else {
            Port->AFR[1] &= ~(0xF << ((pin - GPIO_AF_SPLIT_POINT) * 4));
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800326a:	78fa      	ldrb	r2, [r7, #3]
 800326c:	3a08      	subs	r2, #8
 800326e:	0092      	lsls	r2, r2, #2
 8003270:	210f      	movs	r1, #15
 8003272:	fa01 f202 	lsl.w	r2, r1, r2
 8003276:	43d2      	mvns	r2, r2
 8003278:	401a      	ands	r2, r3
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	625a      	str	r2, [r3, #36]	@ 0x24
            Port->AFR[1] |= alternate_function << ((pin - GPIO_AF_SPLIT_POINT) * 4);
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003282:	7e39      	ldrb	r1, [r7, #24]
 8003284:	78fa      	ldrb	r2, [r7, #3]
 8003286:	3a08      	subs	r2, #8
 8003288:	0092      	lsls	r2, r2, #2
 800328a:	fa01 f202 	lsl.w	r2, r1, r2
 800328e:	431a      	orrs	r2, r3
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	625a      	str	r2, [r3, #36]	@ 0x24
        }
    }

    return GPIO_SUCCESS;
 8003294:	2300      	movs	r3, #0
}
 8003296:	4618      	mov	r0, r3
 8003298:	3708      	adds	r7, #8
 800329a:	46bd      	mov	sp, r7
 800329c:	bd80      	pop	{r7, pc}
	...

080032a0 <SysTick_Handler>:
#define SRAM_SIZE  ((uint32_t)0x00020000)  // 128 KB
#define SRAM_END   (SRAM_START + SRAM_SIZE)

volatile uint8_t systick_flag = 0;

void SysTick_Handler(void) {
 80032a0:	b480      	push	{r7}
 80032a2:	af00      	add	r7, sp, #0
	systick_flag = 1;
 80032a4:	4b05      	ldr	r3, [pc, #20]	@ (80032bc <SysTick_Handler+0x1c>)
 80032a6:	2201      	movs	r2, #1
 80032a8:	701a      	strb	r2, [r3, #0]
	SysTick->CTRL = 0;  // disable SysTick
 80032aa:	4b05      	ldr	r3, [pc, #20]	@ (80032c0 <SysTick_Handler+0x20>)
 80032ac:	2200      	movs	r2, #0
 80032ae:	601a      	str	r2, [r3, #0]
}
 80032b0:	bf00      	nop
 80032b2:	46bd      	mov	sp, r7
 80032b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032b8:	4770      	bx	lr
 80032ba:	bf00      	nop
 80032bc:	200004a0 	.word	0x200004a0
 80032c0:	e000e010 	.word	0xe000e010

080032c4 <POST_ClockCheck>:

POST_Result POST_ClockCheck(void)
{
 80032c4:	b480      	push	{r7}
 80032c6:	b083      	sub	sp, #12
 80032c8:	af00      	add	r7, sp, #0
	uint32_t timeout;

	RCC -> CR |= RCC_CR_HSEON;
 80032ca:	4b2c      	ldr	r3, [pc, #176]	@ (800337c <POST_ClockCheck+0xb8>)
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	4a2b      	ldr	r2, [pc, #172]	@ (800337c <POST_ClockCheck+0xb8>)
 80032d0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80032d4:	6013      	str	r3, [r2, #0]
	timeout = TIMEOUT_COUNT;
 80032d6:	f44f 43a0 	mov.w	r3, #20480	@ 0x5000
 80032da:	607b      	str	r3, [r7, #4]
	while (!(RCC->CR & RCC_CR_HSERDY)) {
 80032dc:	e007      	b.n	80032ee <POST_ClockCheck+0x2a>
		if (--timeout == 0) return POST_FAIL;
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	3b01      	subs	r3, #1
 80032e2:	607b      	str	r3, [r7, #4]
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d101      	bne.n	80032ee <POST_ClockCheck+0x2a>
 80032ea:	2301      	movs	r3, #1
 80032ec:	e03f      	b.n	800336e <POST_ClockCheck+0xaa>
	while (!(RCC->CR & RCC_CR_HSERDY)) {
 80032ee:	4b23      	ldr	r3, [pc, #140]	@ (800337c <POST_ClockCheck+0xb8>)
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d0f1      	beq.n	80032de <POST_ClockCheck+0x1a>
	}

	RCC->PLLCFGR = (8U       << RCC_PLLCFGR_PLLM_Pos)   |
 80032fa:	4b20      	ldr	r3, [pc, #128]	@ (800337c <POST_ClockCheck+0xb8>)
 80032fc:	4a20      	ldr	r2, [pc, #128]	@ (8003380 <POST_ClockCheck+0xbc>)
 80032fe:	605a      	str	r2, [r3, #4]
			(336U     << RCC_PLLCFGR_PLLN_Pos)   |
			(0U       << RCC_PLLCFGR_PLLP_Pos)   | // PLLP = 2
			(RCC_PLLCFGR_PLLSRC_HSE)             |
			(7U       << RCC_PLLCFGR_PLLQ_Pos);

	RCC->CR |= RCC_CR_PLLON;
 8003300:	4b1e      	ldr	r3, [pc, #120]	@ (800337c <POST_ClockCheck+0xb8>)
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	4a1d      	ldr	r2, [pc, #116]	@ (800337c <POST_ClockCheck+0xb8>)
 8003306:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800330a:	6013      	str	r3, [r2, #0]
	// 5. Wait for PLL ready
	timeout = TIMEOUT_COUNT;
 800330c:	f44f 43a0 	mov.w	r3, #20480	@ 0x5000
 8003310:	607b      	str	r3, [r7, #4]
	while (!(RCC->CR & RCC_CR_PLLRDY)) {
 8003312:	e007      	b.n	8003324 <POST_ClockCheck+0x60>
		if (--timeout == 0) return POST_FAIL;
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	3b01      	subs	r3, #1
 8003318:	607b      	str	r3, [r7, #4]
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	2b00      	cmp	r3, #0
 800331e:	d101      	bne.n	8003324 <POST_ClockCheck+0x60>
 8003320:	2301      	movs	r3, #1
 8003322:	e024      	b.n	800336e <POST_ClockCheck+0xaa>
	while (!(RCC->CR & RCC_CR_PLLRDY)) {
 8003324:	4b15      	ldr	r3, [pc, #84]	@ (800337c <POST_ClockCheck+0xb8>)
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800332c:	2b00      	cmp	r3, #0
 800332e:	d0f1      	beq.n	8003314 <POST_ClockCheck+0x50>
	}

	RCC->CFGR &= ~RCC_CFGR_SW;          // clear SW
 8003330:	4b12      	ldr	r3, [pc, #72]	@ (800337c <POST_ClockCheck+0xb8>)
 8003332:	689b      	ldr	r3, [r3, #8]
 8003334:	4a11      	ldr	r2, [pc, #68]	@ (800337c <POST_ClockCheck+0xb8>)
 8003336:	f023 0303 	bic.w	r3, r3, #3
 800333a:	6093      	str	r3, [r2, #8]
	RCC->CFGR |= RCC_CFGR_SW_PLL;       // select PLL
 800333c:	4b0f      	ldr	r3, [pc, #60]	@ (800337c <POST_ClockCheck+0xb8>)
 800333e:	689b      	ldr	r3, [r3, #8]
 8003340:	4a0e      	ldr	r2, [pc, #56]	@ (800337c <POST_ClockCheck+0xb8>)
 8003342:	f043 0302 	orr.w	r3, r3, #2
 8003346:	6093      	str	r3, [r2, #8]
	// 7. Wait for switch
	timeout = TIMEOUT_COUNT;
 8003348:	f44f 43a0 	mov.w	r3, #20480	@ 0x5000
 800334c:	607b      	str	r3, [r7, #4]
	while ((RCC->CFGR & RCC_CFGR_SWS) != RCC_CFGR_SWS_PLL) {
 800334e:	e007      	b.n	8003360 <POST_ClockCheck+0x9c>
		if (--timeout == 0) return POST_FAIL;
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	3b01      	subs	r3, #1
 8003354:	607b      	str	r3, [r7, #4]
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	2b00      	cmp	r3, #0
 800335a:	d101      	bne.n	8003360 <POST_ClockCheck+0x9c>
 800335c:	2301      	movs	r3, #1
 800335e:	e006      	b.n	800336e <POST_ClockCheck+0xaa>
	while ((RCC->CFGR & RCC_CFGR_SWS) != RCC_CFGR_SWS_PLL) {
 8003360:	4b06      	ldr	r3, [pc, #24]	@ (800337c <POST_ClockCheck+0xb8>)
 8003362:	689b      	ldr	r3, [r3, #8]
 8003364:	f003 030c 	and.w	r3, r3, #12
 8003368:	2b08      	cmp	r3, #8
 800336a:	d1f1      	bne.n	8003350 <POST_ClockCheck+0x8c>
	}

	return POST_OK;
 800336c:	2300      	movs	r3, #0

}
 800336e:	4618      	mov	r0, r3
 8003370:	370c      	adds	r7, #12
 8003372:	46bd      	mov	sp, r7
 8003374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003378:	4770      	bx	lr
 800337a:	bf00      	nop
 800337c:	40023800 	.word	0x40023800
 8003380:	07405408 	.word	0x07405408

08003384 <POST_CPUCoreTest>:


POST_Result POST_CPUCoreTest(void)
{
 8003384:	b480      	push	{r7}
 8003386:	b087      	sub	sp, #28
 8003388:	af00      	add	r7, sp, #0
	uint32_t a = 0x12345678U;
 800338a:	4b14      	ldr	r3, [pc, #80]	@ (80033dc <POST_CPUCoreTest+0x58>)
 800338c:	617b      	str	r3, [r7, #20]
	uint32_t b = 0x87654321U;
 800338e:	4b14      	ldr	r3, [pc, #80]	@ (80033e0 <POST_CPUCoreTest+0x5c>)
 8003390:	613b      	str	r3, [r7, #16]
	uint32_t sum, xor;

	// Simple ALU test: addition
	sum = a + b;
 8003392:	697a      	ldr	r2, [r7, #20]
 8003394:	693b      	ldr	r3, [r7, #16]
 8003396:	4413      	add	r3, r2
 8003398:	60fb      	str	r3, [r7, #12]
	if (sum != 0x99999999U) return POST_FAIL;
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	f1b3 3f99 	cmp.w	r3, #2576980377	@ 0x99999999
 80033a0:	d001      	beq.n	80033a6 <POST_CPUCoreTest+0x22>
 80033a2:	2301      	movs	r3, #1
 80033a4:	e014      	b.n	80033d0 <POST_CPUCoreTest+0x4c>

	// Simple ALU test: XOR
	xor = a ^ b;
 80033a6:	697a      	ldr	r2, [r7, #20]
 80033a8:	693b      	ldr	r3, [r7, #16]
 80033aa:	4053      	eors	r3, r2
 80033ac:	60bb      	str	r3, [r7, #8]
	if (xor != 0x95511559U) return POST_FAIL;
 80033ae:	68bb      	ldr	r3, [r7, #8]
 80033b0:	4a0c      	ldr	r2, [pc, #48]	@ (80033e4 <POST_CPUCoreTest+0x60>)
 80033b2:	4293      	cmp	r3, r2
 80033b4:	d001      	beq.n	80033ba <POST_CPUCoreTest+0x36>
 80033b6:	2301      	movs	r3, #1
 80033b8:	e00a      	b.n	80033d0 <POST_CPUCoreTest+0x4c>

	// Simple shift/rotate test
	uint32_t ror = (a >> 4) | (a << 28);
 80033ba:	697b      	ldr	r3, [r7, #20]
 80033bc:	ea4f 1333 	mov.w	r3, r3, ror #4
 80033c0:	607b      	str	r3, [r7, #4]
	if (ror != 0x81234567U) return POST_FAIL;
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	4a08      	ldr	r2, [pc, #32]	@ (80033e8 <POST_CPUCoreTest+0x64>)
 80033c6:	4293      	cmp	r3, r2
 80033c8:	d001      	beq.n	80033ce <POST_CPUCoreTest+0x4a>
 80033ca:	2301      	movs	r3, #1
 80033cc:	e000      	b.n	80033d0 <POST_CPUCoreTest+0x4c>

	return POST_OK;
 80033ce:	2300      	movs	r3, #0
}
 80033d0:	4618      	mov	r0, r3
 80033d2:	371c      	adds	r7, #28
 80033d4:	46bd      	mov	sp, r7
 80033d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033da:	4770      	bx	lr
 80033dc:	12345678 	.word	0x12345678
 80033e0:	87654321 	.word	0x87654321
 80033e4:	95511559 	.word	0x95511559
 80033e8:	81234567 	.word	0x81234567

080033ec <POST_SRAM_Test>:


POST_Result POST_SRAM_Test(void)
{
 80033ec:	b480      	push	{r7}
 80033ee:	b083      	sub	sp, #12
 80033f0:	af00      	add	r7, sp, #0
	volatile uint32_t *addr;
	uint32_t pattern;

	// Phase 1: write 0xAAAAAAAA
	pattern = 0xAAAAAAAAU;
 80033f2:	f04f 33aa 	mov.w	r3, #2863311530	@ 0xaaaaaaaa
 80033f6:	603b      	str	r3, [r7, #0]
	for (addr = (uint32_t*)SRAM_START; addr < (uint32_t*)SRAM_END; ++addr) {
 80033f8:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 80033fc:	607b      	str	r3, [r7, #4]
 80033fe:	e005      	b.n	800340c <POST_SRAM_Test+0x20>
		*addr = pattern;
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	683a      	ldr	r2, [r7, #0]
 8003404:	601a      	str	r2, [r3, #0]
	for (addr = (uint32_t*)SRAM_START; addr < (uint32_t*)SRAM_END; ++addr) {
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	3304      	adds	r3, #4
 800340a:	607b      	str	r3, [r7, #4]
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	4a19      	ldr	r2, [pc, #100]	@ (8003474 <POST_SRAM_Test+0x88>)
 8003410:	4293      	cmp	r3, r2
 8003412:	d9f5      	bls.n	8003400 <POST_SRAM_Test+0x14>
	}
	// Phase 2: check and write 0x55555555
	for (addr = (uint32_t*)SRAM_START; addr < (uint32_t*)SRAM_END; ++addr) {
 8003414:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8003418:	607b      	str	r3, [r7, #4]
 800341a:	e00d      	b.n	8003438 <POST_SRAM_Test+0x4c>
		if (*addr != pattern) return POST_FAIL;
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	683a      	ldr	r2, [r7, #0]
 8003422:	429a      	cmp	r2, r3
 8003424:	d001      	beq.n	800342a <POST_SRAM_Test+0x3e>
 8003426:	2301      	movs	r3, #1
 8003428:	e01d      	b.n	8003466 <POST_SRAM_Test+0x7a>
		*addr = 0x55555555U;
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	f04f 3255 	mov.w	r2, #1431655765	@ 0x55555555
 8003430:	601a      	str	r2, [r3, #0]
	for (addr = (uint32_t*)SRAM_START; addr < (uint32_t*)SRAM_END; ++addr) {
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	3304      	adds	r3, #4
 8003436:	607b      	str	r3, [r7, #4]
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	4a0e      	ldr	r2, [pc, #56]	@ (8003474 <POST_SRAM_Test+0x88>)
 800343c:	4293      	cmp	r3, r2
 800343e:	d9ed      	bls.n	800341c <POST_SRAM_Test+0x30>
	}
	// Phase 3: check 0x55555555
	for (addr = (uint32_t*)SRAM_START; addr < (uint32_t*)SRAM_END; ++addr) {
 8003440:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8003444:	607b      	str	r3, [r7, #4]
 8003446:	e009      	b.n	800345c <POST_SRAM_Test+0x70>
		if (*addr != 0x55555555U) return POST_FAIL;
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	f1b3 3f55 	cmp.w	r3, #1431655765	@ 0x55555555
 8003450:	d001      	beq.n	8003456 <POST_SRAM_Test+0x6a>
 8003452:	2301      	movs	r3, #1
 8003454:	e007      	b.n	8003466 <POST_SRAM_Test+0x7a>
	for (addr = (uint32_t*)SRAM_START; addr < (uint32_t*)SRAM_END; ++addr) {
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	3304      	adds	r3, #4
 800345a:	607b      	str	r3, [r7, #4]
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	4a05      	ldr	r2, [pc, #20]	@ (8003474 <POST_SRAM_Test+0x88>)
 8003460:	4293      	cmp	r3, r2
 8003462:	d9f1      	bls.n	8003448 <POST_SRAM_Test+0x5c>
	}
	return POST_OK;
 8003464:	2300      	movs	r3, #0
}
 8003466:	4618      	mov	r0, r3
 8003468:	370c      	adds	r7, #12
 800346a:	46bd      	mov	sp, r7
 800346c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003470:	4770      	bx	lr
 8003472:	bf00      	nop
 8003474:	2001ffff 	.word	0x2001ffff

08003478 <POST_FlashCRC>:


POST_Result POST_FlashCRC(void)
{
 8003478:	b480      	push	{r7}
 800347a:	b085      	sub	sp, #20
 800347c:	af00      	add	r7, sp, #0
	uint32_t i;
	uint32_t golden = *(__IO uint32_t*)CRC_GOLDEN_ADDR;
 800347e:	4b16      	ldr	r3, [pc, #88]	@ (80034d8 <POST_FlashCRC+0x60>)
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	607b      	str	r3, [r7, #4]
	uint32_t crc_val;

	// 1. Enable CRC clock
	RCC->AHB1ENR |= RCC_AHB1ENR_CRCEN;
 8003484:	4b15      	ldr	r3, [pc, #84]	@ (80034dc <POST_FlashCRC+0x64>)
 8003486:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003488:	4a14      	ldr	r2, [pc, #80]	@ (80034dc <POST_FlashCRC+0x64>)
 800348a:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800348e:	6313      	str	r3, [r2, #48]	@ 0x30
	CRC->CR = 0;          // reset CRC peripheral
 8003490:	4b13      	ldr	r3, [pc, #76]	@ (80034e0 <POST_FlashCRC+0x68>)
 8003492:	2200      	movs	r2, #0
 8003494:	609a      	str	r2, [r3, #8]

	// 2. Feed words
	for (i = 0; i < BOOT_SIZE_WORDS; ++i) {
 8003496:	2300      	movs	r3, #0
 8003498:	60fb      	str	r3, [r7, #12]
 800349a:	e00a      	b.n	80034b2 <POST_FlashCRC+0x3a>
		crc_val = CRC->DR = *(__IO uint32_t*)(BOOT_START_ADDR + i*4);
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	f103 7300 	add.w	r3, r3, #33554432	@ 0x2000000
 80034a2:	009b      	lsls	r3, r3, #2
 80034a4:	4a0e      	ldr	r2, [pc, #56]	@ (80034e0 <POST_FlashCRC+0x68>)
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	6013      	str	r3, [r2, #0]
 80034aa:	60bb      	str	r3, [r7, #8]
	for (i = 0; i < BOOT_SIZE_WORDS; ++i) {
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	3301      	adds	r3, #1
 80034b0:	60fb      	str	r3, [r7, #12]
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	f643 72fe 	movw	r2, #16382	@ 0x3ffe
 80034b8:	4293      	cmp	r3, r2
 80034ba:	d9ef      	bls.n	800349c <POST_FlashCRC+0x24>
	}
	// 3. Compare
	if (crc_val != golden) return POST_FAIL;
 80034bc:	68ba      	ldr	r2, [r7, #8]
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	429a      	cmp	r2, r3
 80034c2:	d001      	beq.n	80034c8 <POST_FlashCRC+0x50>
 80034c4:	2301      	movs	r3, #1
 80034c6:	e000      	b.n	80034ca <POST_FlashCRC+0x52>

	return POST_OK;
 80034c8:	2300      	movs	r3, #0
}
 80034ca:	4618      	mov	r0, r3
 80034cc:	3714      	adds	r7, #20
 80034ce:	46bd      	mov	sp, r7
 80034d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034d4:	4770      	bx	lr
 80034d6:	bf00      	nop
 80034d8:	0800fffb 	.word	0x0800fffb
 80034dc:	40023800 	.word	0x40023800
 80034e0:	40023000 	.word	0x40023000

080034e4 <POST_InterruptTest>:


POST_Result POST_InterruptTest(void)
{
 80034e4:	b480      	push	{r7}
 80034e6:	b083      	sub	sp, #12
 80034e8:	af00      	add	r7, sp, #0
	uint32_t timeout = TIMEOUT_COUNT;
 80034ea:	f44f 43a0 	mov.w	r3, #20480	@ 0x5000
 80034ee:	607b      	str	r3, [r7, #4]

	// 1. Configure SysTick for a short interval (~1 ms @168 MHz/8)
	SysTick->LOAD = (168000000U/8/1000U) - 1U;
 80034f0:	4b0f      	ldr	r3, [pc, #60]	@ (8003530 <POST_InterruptTest+0x4c>)
 80034f2:	f245 2207 	movw	r2, #20999	@ 0x5207
 80034f6:	605a      	str	r2, [r3, #4]
	SysTick->VAL = 0;
 80034f8:	4b0d      	ldr	r3, [pc, #52]	@ (8003530 <POST_InterruptTest+0x4c>)
 80034fa:	2200      	movs	r2, #0
 80034fc:	609a      	str	r2, [r3, #8]
	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | // processor clock / 8
 80034fe:	4b0c      	ldr	r3, [pc, #48]	@ (8003530 <POST_InterruptTest+0x4c>)
 8003500:	2207      	movs	r2, #7
 8003502:	601a      	str	r2, [r3, #0]
			SysTick_CTRL_TICKINT_Msk   | // enable interrupt
			SysTick_CTRL_ENABLE_Msk;     // start

	// 2. Wait for flag
	while (!systick_flag) {
 8003504:	e007      	b.n	8003516 <POST_InterruptTest+0x32>
		if (--timeout == 0) return POST_FAIL;
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	3b01      	subs	r3, #1
 800350a:	607b      	str	r3, [r7, #4]
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	2b00      	cmp	r3, #0
 8003510:	d101      	bne.n	8003516 <POST_InterruptTest+0x32>
 8003512:	2301      	movs	r3, #1
 8003514:	e005      	b.n	8003522 <POST_InterruptTest+0x3e>
	while (!systick_flag) {
 8003516:	4b07      	ldr	r3, [pc, #28]	@ (8003534 <POST_InterruptTest+0x50>)
 8003518:	781b      	ldrb	r3, [r3, #0]
 800351a:	b2db      	uxtb	r3, r3
 800351c:	2b00      	cmp	r3, #0
 800351e:	d0f2      	beq.n	8003506 <POST_InterruptTest+0x22>
	}
	return POST_OK;
 8003520:	2300      	movs	r3, #0
}
 8003522:	4618      	mov	r0, r3
 8003524:	370c      	adds	r7, #12
 8003526:	46bd      	mov	sp, r7
 8003528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800352c:	4770      	bx	lr
 800352e:	bf00      	nop
 8003530:	e000e010 	.word	0xe000e010
 8003534:	200004a0 	.word	0x200004a0

08003538 <POST_WatchdogTest>:


POST_Result POST_WatchdogTest(void)
{
 8003538:	b480      	push	{r7}
 800353a:	b083      	sub	sp, #12
 800353c:	af00      	add	r7, sp, #0
	// 1. Enable write access
	IWDG->KR = 0x5555;
 800353e:	4b14      	ldr	r3, [pc, #80]	@ (8003590 <POST_WatchdogTest+0x58>)
 8003540:	f245 5255 	movw	r2, #21845	@ 0x5555
 8003544:	601a      	str	r2, [r3, #0]
	// 2. Set prescaler to /32
	IWDG->PR = IWDG_PR_PR_0;   // divide by 32
 8003546:	4b12      	ldr	r3, [pc, #72]	@ (8003590 <POST_WatchdogTest+0x58>)
 8003548:	2201      	movs	r2, #1
 800354a:	605a      	str	r2, [r3, #4]
	// 3. Reload max (0x0FFF)
	IWDG->RLR = 0x0FFF;
 800354c:	4b10      	ldr	r3, [pc, #64]	@ (8003590 <POST_WatchdogTest+0x58>)
 800354e:	f640 72ff 	movw	r2, #4095	@ 0xfff
 8003552:	609a      	str	r2, [r3, #8]
	// 4. Reload counter
	IWDG->KR = 0xAAAA;
 8003554:	4b0e      	ldr	r3, [pc, #56]	@ (8003590 <POST_WatchdogTest+0x58>)
 8003556:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 800355a:	601a      	str	r2, [r3, #0]
	// 5. Start IWDG
	IWDG->KR = 0xCCCC;
 800355c:	4b0c      	ldr	r3, [pc, #48]	@ (8003590 <POST_WatchdogTest+0x58>)
 800355e:	f64c 42cc 	movw	r2, #52428	@ 0xcccc
 8003562:	601a      	str	r2, [r3, #0]

	// Wait a short while (< timeout) then refresh once
	for (volatile uint32_t i=0; i<100000; ++i);
 8003564:	2300      	movs	r3, #0
 8003566:	607b      	str	r3, [r7, #4]
 8003568:	e002      	b.n	8003570 <POST_WatchdogTest+0x38>
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	3301      	adds	r3, #1
 800356e:	607b      	str	r3, [r7, #4]
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	4a08      	ldr	r2, [pc, #32]	@ (8003594 <POST_WatchdogTest+0x5c>)
 8003574:	4293      	cmp	r3, r2
 8003576:	d9f8      	bls.n	800356a <POST_WatchdogTest+0x32>
	IWDG->KR = 0xAAAA;  // prove we can service it
 8003578:	4b05      	ldr	r3, [pc, #20]	@ (8003590 <POST_WatchdogTest+0x58>)
 800357a:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 800357e:	601a      	str	r2, [r3, #0]

	return POST_OK;
 8003580:	2300      	movs	r3, #0
}
 8003582:	4618      	mov	r0, r3
 8003584:	370c      	adds	r7, #12
 8003586:	46bd      	mov	sp, r7
 8003588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800358c:	4770      	bx	lr
 800358e:	bf00      	nop
 8003590:	40003000 	.word	0x40003000
 8003594:	0001869f 	.word	0x0001869f

08003598 <fail_safe>:


void fail_safe(void) {
 8003598:	b480      	push	{r7}
 800359a:	b083      	sub	sp, #12
 800359c:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 800359e:	b672      	cpsid	i
}
 80035a0:	bf00      	nop
    // 1. Disable all interrupts
    __disable_irq();
    // 2. Turn off peripheral clocks
    RCC->APB1ENR = 0;
 80035a2:	4b12      	ldr	r3, [pc, #72]	@ (80035ec <fail_safe+0x54>)
 80035a4:	2200      	movs	r2, #0
 80035a6:	641a      	str	r2, [r3, #64]	@ 0x40
    RCC->APB2ENR = 0;
 80035a8:	4b10      	ldr	r3, [pc, #64]	@ (80035ec <fail_safe+0x54>)
 80035aa:	2200      	movs	r2, #0
 80035ac:	645a      	str	r2, [r3, #68]	@ 0x44
    // 3. Configure LED_PIN as output
    RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN;
 80035ae:	4b0f      	ldr	r3, [pc, #60]	@ (80035ec <fail_safe+0x54>)
 80035b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035b2:	4a0e      	ldr	r2, [pc, #56]	@ (80035ec <fail_safe+0x54>)
 80035b4:	f043 0301 	orr.w	r3, r3, #1
 80035b8:	6313      	str	r3, [r2, #48]	@ 0x30
    GPIOA->MODER  = (GPIOA->MODER & ~(3U<<(LED_PIN*2))) | (1U<<(LED_PIN*2));
 80035ba:	4b0d      	ldr	r3, [pc, #52]	@ (80035f0 <fail_safe+0x58>)
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	f023 030c 	bic.w	r3, r3, #12
 80035c2:	4a0b      	ldr	r2, [pc, #44]	@ (80035f0 <fail_safe+0x58>)
 80035c4:	f043 0304 	orr.w	r3, r3, #4
 80035c8:	6013      	str	r3, [r2, #0]
    // 4. Blink LED rapidly forever
    while (1) {
        GPIOA->ODR ^= (1U<<LED_PIN);
 80035ca:	4b09      	ldr	r3, [pc, #36]	@ (80035f0 <fail_safe+0x58>)
 80035cc:	695b      	ldr	r3, [r3, #20]
 80035ce:	4a08      	ldr	r2, [pc, #32]	@ (80035f0 <fail_safe+0x58>)
 80035d0:	f083 0302 	eor.w	r3, r3, #2
 80035d4:	6153      	str	r3, [r2, #20]
        for (volatile uint32_t d=0; d<200000; ++d);
 80035d6:	2300      	movs	r3, #0
 80035d8:	607b      	str	r3, [r7, #4]
 80035da:	e002      	b.n	80035e2 <fail_safe+0x4a>
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	3301      	adds	r3, #1
 80035e0:	607b      	str	r3, [r7, #4]
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	4a03      	ldr	r2, [pc, #12]	@ (80035f4 <fail_safe+0x5c>)
 80035e6:	4293      	cmp	r3, r2
 80035e8:	d9f8      	bls.n	80035dc <fail_safe+0x44>
        GPIOA->ODR ^= (1U<<LED_PIN);
 80035ea:	e7ee      	b.n	80035ca <fail_safe+0x32>
 80035ec:	40023800 	.word	0x40023800
 80035f0:	40020000 	.word	0x40020000
 80035f4:	00030d3f 	.word	0x00030d3f

080035f8 <__NVIC_EnableIRQ>:
{
 80035f8:	b480      	push	{r7}
 80035fa:	b083      	sub	sp, #12
 80035fc:	af00      	add	r7, sp, #0
 80035fe:	4603      	mov	r3, r0
 8003600:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003602:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003606:	2b00      	cmp	r3, #0
 8003608:	db0b      	blt.n	8003622 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800360a:	79fb      	ldrb	r3, [r7, #7]
 800360c:	f003 021f 	and.w	r2, r3, #31
 8003610:	4907      	ldr	r1, [pc, #28]	@ (8003630 <__NVIC_EnableIRQ+0x38>)
 8003612:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003616:	095b      	lsrs	r3, r3, #5
 8003618:	2001      	movs	r0, #1
 800361a:	fa00 f202 	lsl.w	r2, r0, r2
 800361e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8003622:	bf00      	nop
 8003624:	370c      	adds	r7, #12
 8003626:	46bd      	mov	sp, r7
 8003628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800362c:	4770      	bx	lr
 800362e:	bf00      	nop
 8003630:	e000e100 	.word	0xe000e100

08003634 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003634:	b480      	push	{r7}
 8003636:	b083      	sub	sp, #12
 8003638:	af00      	add	r7, sp, #0
 800363a:	4603      	mov	r3, r0
 800363c:	6039      	str	r1, [r7, #0]
 800363e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003640:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003644:	2b00      	cmp	r3, #0
 8003646:	db0a      	blt.n	800365e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003648:	683b      	ldr	r3, [r7, #0]
 800364a:	b2da      	uxtb	r2, r3
 800364c:	490c      	ldr	r1, [pc, #48]	@ (8003680 <__NVIC_SetPriority+0x4c>)
 800364e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003652:	0112      	lsls	r2, r2, #4
 8003654:	b2d2      	uxtb	r2, r2
 8003656:	440b      	add	r3, r1
 8003658:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800365c:	e00a      	b.n	8003674 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800365e:	683b      	ldr	r3, [r7, #0]
 8003660:	b2da      	uxtb	r2, r3
 8003662:	4908      	ldr	r1, [pc, #32]	@ (8003684 <__NVIC_SetPriority+0x50>)
 8003664:	79fb      	ldrb	r3, [r7, #7]
 8003666:	f003 030f 	and.w	r3, r3, #15
 800366a:	3b04      	subs	r3, #4
 800366c:	0112      	lsls	r2, r2, #4
 800366e:	b2d2      	uxtb	r2, r2
 8003670:	440b      	add	r3, r1
 8003672:	761a      	strb	r2, [r3, #24]
}
 8003674:	bf00      	nop
 8003676:	370c      	adds	r7, #12
 8003678:	46bd      	mov	sp, r7
 800367a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800367e:	4770      	bx	lr
 8003680:	e000e100 	.word	0xe000e100
 8003684:	e000ed00 	.word	0xe000ed00

08003688 <SystemAPB1_Clock_Speed>:


void BSP_Init(void);

__STATIC_INLINE int32_t SystemAPB1_Clock_Speed(void)
{
 8003688:	b480      	push	{r7}
 800368a:	af00      	add	r7, sp, #0
	return (SystemCoreClock >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800368c:	4b07      	ldr	r3, [pc, #28]	@ (80036ac <SystemAPB1_Clock_Speed+0x24>)
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	4a07      	ldr	r2, [pc, #28]	@ (80036b0 <SystemAPB1_Clock_Speed+0x28>)
 8003692:	6892      	ldr	r2, [r2, #8]
 8003694:	0a92      	lsrs	r2, r2, #10
 8003696:	f002 0207 	and.w	r2, r2, #7
 800369a:	4906      	ldr	r1, [pc, #24]	@ (80036b4 <SystemAPB1_Clock_Speed+0x2c>)
 800369c:	5c8a      	ldrb	r2, [r1, r2]
 800369e:	40d3      	lsrs	r3, r2
}
 80036a0:	4618      	mov	r0, r3
 80036a2:	46bd      	mov	sp, r7
 80036a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036a8:	4770      	bx	lr
 80036aa:	bf00      	nop
 80036ac:	20000000 	.word	0x20000000
 80036b0:	40023800 	.word	0x40023800
 80036b4:	08006f38 	.word	0x08006f38

080036b8 <SystemAPB2_Clock_Speed>:

__STATIC_INLINE int32_t SystemAPB2_Clock_Speed(void)
{
 80036b8:	b480      	push	{r7}
 80036ba:	af00      	add	r7, sp, #0
	return (SystemCoreClock >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80036bc:	4b07      	ldr	r3, [pc, #28]	@ (80036dc <SystemAPB2_Clock_Speed+0x24>)
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	4a07      	ldr	r2, [pc, #28]	@ (80036e0 <SystemAPB2_Clock_Speed+0x28>)
 80036c2:	6892      	ldr	r2, [r2, #8]
 80036c4:	0b52      	lsrs	r2, r2, #13
 80036c6:	f002 0207 	and.w	r2, r2, #7
 80036ca:	4906      	ldr	r1, [pc, #24]	@ (80036e4 <SystemAPB2_Clock_Speed+0x2c>)
 80036cc:	5c8a      	ldrb	r2, [r1, r2]
 80036ce:	40d3      	lsrs	r3, r2
}
 80036d0:	4618      	mov	r0, r3
 80036d2:	46bd      	mov	sp, r7
 80036d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036d8:	4770      	bx	lr
 80036da:	bf00      	nop
 80036dc:	20000000 	.word	0x20000000
 80036e0:	40023800 	.word	0x40023800
 80036e4:	08006f38 	.word	0x08006f38

080036e8 <separateFractionAndIntegral>:
	float temp = 0;
	temp = (float)(SysTick->VAL / (SystemCoreClock));
	return temp;
}

__STATIC_INLINE	void separateFractionAndIntegral(double number, double *fractionalPart, double *integralPart) {
 80036e8:	b580      	push	{r7, lr}
 80036ea:	b084      	sub	sp, #16
 80036ec:	af00      	add	r7, sp, #0
 80036ee:	ed87 0b02 	vstr	d0, [r7, #8]
 80036f2:	6078      	str	r0, [r7, #4]
 80036f4:	6039      	str	r1, [r7, #0]
    *integralPart = (double)((int64_t)number);
 80036f6:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80036fa:	f7fd fa3f 	bl	8000b7c <__aeabi_d2lz>
 80036fe:	4602      	mov	r2, r0
 8003700:	460b      	mov	r3, r1
 8003702:	4610      	mov	r0, r2
 8003704:	4619      	mov	r1, r3
 8003706:	f7fc ff49 	bl	800059c <__aeabi_l2d>
 800370a:	4602      	mov	r2, r0
 800370c:	460b      	mov	r3, r1
 800370e:	6839      	ldr	r1, [r7, #0]
 8003710:	e9c1 2300 	strd	r2, r3, [r1]
    *fractionalPart = number - *integralPart;
 8003714:	683b      	ldr	r3, [r7, #0]
 8003716:	e9d3 2300 	ldrd	r2, r3, [r3]
 800371a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800371e:	f7fc fdb3 	bl	8000288 <__aeabi_dsub>
 8003722:	4602      	mov	r2, r0
 8003724:	460b      	mov	r3, r1
 8003726:	6879      	ldr	r1, [r7, #4]
 8003728:	e9c1 2300 	strd	r2, r3, [r1]
}
 800372c:	bf00      	nop
 800372e:	3710      	adds	r7, #16
 8003730:	46bd      	mov	sp, r7
 8003732:	bd80      	pop	{r7, pc}

08003734 <USART1_TX_ISR>:
volatile bool U5RX_Complete = 0;

volatile bool U6TX_Complete = 0;
volatile bool U6RX_Complete = 0;

void USART1_TX_ISR() {
 8003734:	b480      	push	{r7}
 8003736:	af00      	add	r7, sp, #0
	U1TX_Complete = 1;
 8003738:	4b03      	ldr	r3, [pc, #12]	@ (8003748 <USART1_TX_ISR+0x14>)
 800373a:	2201      	movs	r2, #1
 800373c:	701a      	strb	r2, [r3, #0]
}
 800373e:	bf00      	nop
 8003740:	46bd      	mov	sp, r7
 8003742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003746:	4770      	bx	lr
 8003748:	200008de 	.word	0x200008de

0800374c <USART1_RX_ISR>:

void USART1_RX_ISR() {
 800374c:	b480      	push	{r7}
 800374e:	af00      	add	r7, sp, #0
	U1RX_Complete = 1;
 8003750:	4b03      	ldr	r3, [pc, #12]	@ (8003760 <USART1_RX_ISR+0x14>)
 8003752:	2201      	movs	r2, #1
 8003754:	701a      	strb	r2, [r3, #0]
}
 8003756:	bf00      	nop
 8003758:	46bd      	mov	sp, r7
 800375a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800375e:	4770      	bx	lr
 8003760:	200008df 	.word	0x200008df

08003764 <USART2_TX_ISR>:

void USART2_TX_ISR() {
 8003764:	b480      	push	{r7}
 8003766:	af00      	add	r7, sp, #0
	U2TX_Complete = 1;
 8003768:	4b03      	ldr	r3, [pc, #12]	@ (8003778 <USART2_TX_ISR+0x14>)
 800376a:	2201      	movs	r2, #1
 800376c:	701a      	strb	r2, [r3, #0]
}
 800376e:	bf00      	nop
 8003770:	46bd      	mov	sp, r7
 8003772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003776:	4770      	bx	lr
 8003778:	200008e0 	.word	0x200008e0

0800377c <USART2_RX_ISR>:

void USART2_RX_ISR() {
 800377c:	b480      	push	{r7}
 800377e:	af00      	add	r7, sp, #0
	U2RX_Complete = 1;
 8003780:	4b03      	ldr	r3, [pc, #12]	@ (8003790 <USART2_RX_ISR+0x14>)
 8003782:	2201      	movs	r2, #1
 8003784:	701a      	strb	r2, [r3, #0]
}
 8003786:	bf00      	nop
 8003788:	46bd      	mov	sp, r7
 800378a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800378e:	4770      	bx	lr
 8003790:	200008e1 	.word	0x200008e1

08003794 <USART3_TX_ISR>:

void USART3_TX_ISR() {
 8003794:	b480      	push	{r7}
 8003796:	af00      	add	r7, sp, #0
	U3TX_Complete = 1;
 8003798:	4b03      	ldr	r3, [pc, #12]	@ (80037a8 <USART3_TX_ISR+0x14>)
 800379a:	2201      	movs	r2, #1
 800379c:	701a      	strb	r2, [r3, #0]
}
 800379e:	bf00      	nop
 80037a0:	46bd      	mov	sp, r7
 80037a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037a6:	4770      	bx	lr
 80037a8:	200008e2 	.word	0x200008e2

080037ac <USART3_RX_ISR>:

void USART3_RX_ISR() {
 80037ac:	b480      	push	{r7}
 80037ae:	af00      	add	r7, sp, #0
	U3RX_Complete = 1;
 80037b0:	4b03      	ldr	r3, [pc, #12]	@ (80037c0 <USART3_RX_ISR+0x14>)
 80037b2:	2201      	movs	r2, #1
 80037b4:	701a      	strb	r2, [r3, #0]
}
 80037b6:	bf00      	nop
 80037b8:	46bd      	mov	sp, r7
 80037ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037be:	4770      	bx	lr
 80037c0:	200008e3 	.word	0x200008e3

080037c4 <USART4_TX_ISR>:

void USART4_TX_ISR() {
 80037c4:	b480      	push	{r7}
 80037c6:	af00      	add	r7, sp, #0
	U4TX_Complete = 1;
 80037c8:	4b03      	ldr	r3, [pc, #12]	@ (80037d8 <USART4_TX_ISR+0x14>)
 80037ca:	2201      	movs	r2, #1
 80037cc:	701a      	strb	r2, [r3, #0]
}
 80037ce:	bf00      	nop
 80037d0:	46bd      	mov	sp, r7
 80037d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037d6:	4770      	bx	lr
 80037d8:	200008e4 	.word	0x200008e4

080037dc <USART4_RX_ISR>:

void USART4_RX_ISR() {
 80037dc:	b480      	push	{r7}
 80037de:	af00      	add	r7, sp, #0
	U4RX_Complete = 1;
 80037e0:	4b03      	ldr	r3, [pc, #12]	@ (80037f0 <USART4_RX_ISR+0x14>)
 80037e2:	2201      	movs	r2, #1
 80037e4:	701a      	strb	r2, [r3, #0]
}
 80037e6:	bf00      	nop
 80037e8:	46bd      	mov	sp, r7
 80037ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ee:	4770      	bx	lr
 80037f0:	200008e5 	.word	0x200008e5

080037f4 <USART5_TX_ISR>:

void USART5_TX_ISR() {
 80037f4:	b480      	push	{r7}
 80037f6:	af00      	add	r7, sp, #0
	U5TX_Complete = 1;
 80037f8:	4b03      	ldr	r3, [pc, #12]	@ (8003808 <USART5_TX_ISR+0x14>)
 80037fa:	2201      	movs	r2, #1
 80037fc:	701a      	strb	r2, [r3, #0]
}
 80037fe:	bf00      	nop
 8003800:	46bd      	mov	sp, r7
 8003802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003806:	4770      	bx	lr
 8003808:	200008e6 	.word	0x200008e6

0800380c <USART5_RX_ISR>:

void USART5_RX_ISR() {
 800380c:	b480      	push	{r7}
 800380e:	af00      	add	r7, sp, #0
	U5RX_Complete = 1;
 8003810:	4b03      	ldr	r3, [pc, #12]	@ (8003820 <USART5_RX_ISR+0x14>)
 8003812:	2201      	movs	r2, #1
 8003814:	701a      	strb	r2, [r3, #0]
}
 8003816:	bf00      	nop
 8003818:	46bd      	mov	sp, r7
 800381a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800381e:	4770      	bx	lr
 8003820:	200008e7 	.word	0x200008e7

08003824 <USART6_TX_ISR>:

void USART6_TX_ISR() {
 8003824:	b480      	push	{r7}
 8003826:	af00      	add	r7, sp, #0
	U6TX_Complete = 1;
 8003828:	4b03      	ldr	r3, [pc, #12]	@ (8003838 <USART6_TX_ISR+0x14>)
 800382a:	2201      	movs	r2, #1
 800382c:	701a      	strb	r2, [r3, #0]
}
 800382e:	bf00      	nop
 8003830:	46bd      	mov	sp, r7
 8003832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003836:	4770      	bx	lr
 8003838:	200008e8 	.word	0x200008e8

0800383c <USART6_RX_ISR>:

void USART6_RX_ISR() {
 800383c:	b480      	push	{r7}
 800383e:	af00      	add	r7, sp, #0
	U6RX_Complete = 1;
 8003840:	4b03      	ldr	r3, [pc, #12]	@ (8003850 <USART6_RX_ISR+0x14>)
 8003842:	2201      	movs	r2, #1
 8003844:	701a      	strb	r2, [r3, #0]
}
 8003846:	bf00      	nop
 8003848:	46bd      	mov	sp, r7
 800384a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800384e:	4770      	bx	lr
 8003850:	200008e9 	.word	0x200008e9

08003854 <UART4_IRQHandler>:




void UART4_IRQHandler(void)
{
 8003854:	b580      	push	{r7, lr}
 8003856:	af00      	add	r7, sp, #0
	USART_SR = UART4 -> SR;
 8003858:	4b57      	ldr	r3, [pc, #348]	@ (80039b8 <UART4_IRQHandler+0x164>)
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	b29a      	uxth	r2, r3
 800385e:	4b57      	ldr	r3, [pc, #348]	@ (80039bc <UART4_IRQHandler+0x168>)
 8003860:	801a      	strh	r2, [r3, #0]
	if(USART_SR & USART_SR_CTS)
 8003862:	4b56      	ldr	r3, [pc, #344]	@ (80039bc <UART4_IRQHandler+0x168>)
 8003864:	881b      	ldrh	r3, [r3, #0]
 8003866:	b29b      	uxth	r3, r3
 8003868:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800386c:	2b00      	cmp	r3, #0
 800386e:	d010      	beq.n	8003892 <UART4_IRQHandler+0x3e>
	{
		if (__usart_4_config__ ->ISR_Routines.CTS_ISR) {
 8003870:	4b53      	ldr	r3, [pc, #332]	@ (80039c0 <UART4_IRQHandler+0x16c>)
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8003878:	2b00      	cmp	r3, #0
 800387a:	d00a      	beq.n	8003892 <UART4_IRQHandler+0x3e>
			__usart_4_config__ ->ISR_Routines.CTS_ISR();
 800387c:	4b50      	ldr	r3, [pc, #320]	@ (80039c0 <UART4_IRQHandler+0x16c>)
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8003884:	4798      	blx	r3
			UART4->SR &= ~USART_SR_CTS;  // Clear the Break interrupt flag
 8003886:	4b4c      	ldr	r3, [pc, #304]	@ (80039b8 <UART4_IRQHandler+0x164>)
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	4a4b      	ldr	r2, [pc, #300]	@ (80039b8 <UART4_IRQHandler+0x164>)
 800388c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003890:	6013      	str	r3, [r2, #0]
		}
	}

	if(USART_SR & USART_SR_LBD)
 8003892:	4b4a      	ldr	r3, [pc, #296]	@ (80039bc <UART4_IRQHandler+0x168>)
 8003894:	881b      	ldrh	r3, [r3, #0]
 8003896:	b29b      	uxth	r3, r3
 8003898:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800389c:	2b00      	cmp	r3, #0
 800389e:	d010      	beq.n	80038c2 <UART4_IRQHandler+0x6e>
	{
		if (__usart_4_config__ ->ISR_Routines.LIN_Break_Detection_ISR) {
 80038a0:	4b47      	ldr	r3, [pc, #284]	@ (80039c0 <UART4_IRQHandler+0x16c>)
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d00a      	beq.n	80038c2 <UART4_IRQHandler+0x6e>
			__usart_4_config__ ->ISR_Routines.LIN_Break_Detection_ISR();
 80038ac:	4b44      	ldr	r3, [pc, #272]	@ (80039c0 <UART4_IRQHandler+0x16c>)
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80038b4:	4798      	blx	r3
			UART4->SR &= ~USART_SR_LBD;  // Clear the Break interrupt flag
 80038b6:	4b40      	ldr	r3, [pc, #256]	@ (80039b8 <UART4_IRQHandler+0x164>)
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	4a3f      	ldr	r2, [pc, #252]	@ (80039b8 <UART4_IRQHandler+0x164>)
 80038bc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80038c0:	6013      	str	r3, [r2, #0]
		}
	}

	if(USART_SR & USART_SR_TXE)
 80038c2:	4b3e      	ldr	r3, [pc, #248]	@ (80039bc <UART4_IRQHandler+0x168>)
 80038c4:	881b      	ldrh	r3, [r3, #0]
 80038c6:	b29b      	uxth	r3, r3
 80038c8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	d010      	beq.n	80038f2 <UART4_IRQHandler+0x9e>
	{
		if (__usart_4_config__ ->ISR_Routines.Transmit_Empty_ISR) {
 80038d0:	4b3b      	ldr	r3, [pc, #236]	@ (80039c0 <UART4_IRQHandler+0x16c>)
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 80038d8:	2b00      	cmp	r3, #0
 80038da:	d00a      	beq.n	80038f2 <UART4_IRQHandler+0x9e>
			__usart_4_config__ ->ISR_Routines.Transmit_Empty_ISR();
 80038dc:	4b38      	ldr	r3, [pc, #224]	@ (80039c0 <UART4_IRQHandler+0x16c>)
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 80038e4:	4798      	blx	r3
			UART4->SR &= ~USART_SR_TXE;  // Clear the Break interrupt flag
 80038e6:	4b34      	ldr	r3, [pc, #208]	@ (80039b8 <UART4_IRQHandler+0x164>)
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	4a33      	ldr	r2, [pc, #204]	@ (80039b8 <UART4_IRQHandler+0x164>)
 80038ec:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80038f0:	6013      	str	r3, [r2, #0]
		}
	}


	if(USART_SR & USART_SR_TC)
 80038f2:	4b32      	ldr	r3, [pc, #200]	@ (80039bc <UART4_IRQHandler+0x168>)
 80038f4:	881b      	ldrh	r3, [r3, #0]
 80038f6:	b29b      	uxth	r3, r3
 80038f8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d010      	beq.n	8003922 <UART4_IRQHandler+0xce>
	{
		if (__usart_4_config__ ->ISR_Routines.Transmission_Complete_ISR) {
 8003900:	4b2f      	ldr	r3, [pc, #188]	@ (80039c0 <UART4_IRQHandler+0x16c>)
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
 8003908:	2b00      	cmp	r3, #0
 800390a:	d00a      	beq.n	8003922 <UART4_IRQHandler+0xce>
			__usart_4_config__ ->ISR_Routines.Transmission_Complete_ISR();
 800390c:	4b2c      	ldr	r3, [pc, #176]	@ (80039c0 <UART4_IRQHandler+0x16c>)
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
 8003914:	4798      	blx	r3
			UART4->SR &= ~USART_SR_TC;  // Clear the Break interrupt flag
 8003916:	4b28      	ldr	r3, [pc, #160]	@ (80039b8 <UART4_IRQHandler+0x164>)
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	4a27      	ldr	r2, [pc, #156]	@ (80039b8 <UART4_IRQHandler+0x164>)
 800391c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003920:	6013      	str	r3, [r2, #0]
		}
	}

	if(USART_SR & USART_SR_RXNE)
 8003922:	4b26      	ldr	r3, [pc, #152]	@ (80039bc <UART4_IRQHandler+0x168>)
 8003924:	881b      	ldrh	r3, [r3, #0]
 8003926:	b29b      	uxth	r3, r3
 8003928:	f003 0320 	and.w	r3, r3, #32
 800392c:	2b00      	cmp	r3, #0
 800392e:	d010      	beq.n	8003952 <UART4_IRQHandler+0xfe>
	{
		if (__usart_4_config__ ->ISR_Routines.Receiver_Empty_ISR) {
 8003930:	4b23      	ldr	r3, [pc, #140]	@ (80039c0 <UART4_IRQHandler+0x16c>)
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 8003938:	2b00      	cmp	r3, #0
 800393a:	d00a      	beq.n	8003952 <UART4_IRQHandler+0xfe>
			__usart_4_config__ ->ISR_Routines.Receiver_Empty_ISR();
 800393c:	4b20      	ldr	r3, [pc, #128]	@ (80039c0 <UART4_IRQHandler+0x16c>)
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 8003944:	4798      	blx	r3
			UART4->SR &= ~USART_SR_RXNE;  // Clear the Break interrupt flag
 8003946:	4b1c      	ldr	r3, [pc, #112]	@ (80039b8 <UART4_IRQHandler+0x164>)
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	4a1b      	ldr	r2, [pc, #108]	@ (80039b8 <UART4_IRQHandler+0x164>)
 800394c:	f023 0320 	bic.w	r3, r3, #32
 8003950:	6013      	str	r3, [r2, #0]
		}
	}


	if(USART_SR & USART_SR_IDLE)
 8003952:	4b1a      	ldr	r3, [pc, #104]	@ (80039bc <UART4_IRQHandler+0x168>)
 8003954:	881b      	ldrh	r3, [r3, #0]
 8003956:	b29b      	uxth	r3, r3
 8003958:	f003 0310 	and.w	r3, r3, #16
 800395c:	2b00      	cmp	r3, #0
 800395e:	d010      	beq.n	8003982 <UART4_IRQHandler+0x12e>
	{
		if (__usart_4_config__ ->ISR_Routines.Idle_Line_ISR) {
 8003960:	4b17      	ldr	r3, [pc, #92]	@ (80039c0 <UART4_IRQHandler+0x16c>)
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8003968:	2b00      	cmp	r3, #0
 800396a:	d00a      	beq.n	8003982 <UART4_IRQHandler+0x12e>
			__usart_4_config__ ->ISR_Routines.Idle_Line_ISR();
 800396c:	4b14      	ldr	r3, [pc, #80]	@ (80039c0 <UART4_IRQHandler+0x16c>)
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8003974:	4798      	blx	r3
			UART4->SR &= ~USART_SR_IDLE;  // Clear the Break interrupt flag
 8003976:	4b10      	ldr	r3, [pc, #64]	@ (80039b8 <UART4_IRQHandler+0x164>)
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	4a0f      	ldr	r2, [pc, #60]	@ (80039b8 <UART4_IRQHandler+0x164>)
 800397c:	f023 0310 	bic.w	r3, r3, #16
 8003980:	6013      	str	r3, [r2, #0]
		}
	}

	if(USART_SR & USART_SR_PE)
 8003982:	4b0e      	ldr	r3, [pc, #56]	@ (80039bc <UART4_IRQHandler+0x168>)
 8003984:	881b      	ldrh	r3, [r3, #0]
 8003986:	b29b      	uxth	r3, r3
 8003988:	f003 0301 	and.w	r3, r3, #1
 800398c:	2b00      	cmp	r3, #0
 800398e:	d010      	beq.n	80039b2 <UART4_IRQHandler+0x15e>
	{
		if (__usart_4_config__ ->ISR_Routines.Parity_ISR) {
 8003990:	4b0b      	ldr	r3, [pc, #44]	@ (80039c0 <UART4_IRQHandler+0x16c>)
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8003998:	2b00      	cmp	r3, #0
 800399a:	d00a      	beq.n	80039b2 <UART4_IRQHandler+0x15e>
			__usart_4_config__ ->ISR_Routines.Parity_ISR();
 800399c:	4b08      	ldr	r3, [pc, #32]	@ (80039c0 <UART4_IRQHandler+0x16c>)
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 80039a4:	4798      	blx	r3
			UART4->SR &= ~USART_SR_PE;  // Clear the Break interrupt flag
 80039a6:	4b04      	ldr	r3, [pc, #16]	@ (80039b8 <UART4_IRQHandler+0x164>)
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	4a03      	ldr	r2, [pc, #12]	@ (80039b8 <UART4_IRQHandler+0x164>)
 80039ac:	f023 0301 	bic.w	r3, r3, #1
 80039b0:	6013      	str	r3, [r2, #0]
		}
	}

}
 80039b2:	bf00      	nop
 80039b4:	bd80      	pop	{r7, pc}
 80039b6:	bf00      	nop
 80039b8:	40004c00 	.word	0x40004c00
 80039bc:	200008dc 	.word	0x200008dc
 80039c0:	200008d4 	.word	0x200008d4

080039c4 <USART1_IRQHandler>:


void USART1_IRQHandler(void)
{
 80039c4:	b580      	push	{r7, lr}
 80039c6:	af00      	add	r7, sp, #0
	USART_SR = USART1 -> SR;
 80039c8:	4b57      	ldr	r3, [pc, #348]	@ (8003b28 <USART1_IRQHandler+0x164>)
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	b29a      	uxth	r2, r3
 80039ce:	4b57      	ldr	r3, [pc, #348]	@ (8003b2c <USART1_IRQHandler+0x168>)
 80039d0:	801a      	strh	r2, [r3, #0]
	if(USART_SR & USART_SR_CTS)
 80039d2:	4b56      	ldr	r3, [pc, #344]	@ (8003b2c <USART1_IRQHandler+0x168>)
 80039d4:	881b      	ldrh	r3, [r3, #0]
 80039d6:	b29b      	uxth	r3, r3
 80039d8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d010      	beq.n	8003a02 <USART1_IRQHandler+0x3e>
	{
		if (__usart_1_config__ ->ISR_Routines.CTS_ISR) {
 80039e0:	4b53      	ldr	r3, [pc, #332]	@ (8003b30 <USART1_IRQHandler+0x16c>)
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d00a      	beq.n	8003a02 <USART1_IRQHandler+0x3e>
			__usart_1_config__ ->ISR_Routines.CTS_ISR();
 80039ec:	4b50      	ldr	r3, [pc, #320]	@ (8003b30 <USART1_IRQHandler+0x16c>)
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80039f4:	4798      	blx	r3
			USART1->SR &= ~USART_SR_CTS;  // Clear the Break interrupt flag
 80039f6:	4b4c      	ldr	r3, [pc, #304]	@ (8003b28 <USART1_IRQHandler+0x164>)
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	4a4b      	ldr	r2, [pc, #300]	@ (8003b28 <USART1_IRQHandler+0x164>)
 80039fc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003a00:	6013      	str	r3, [r2, #0]
		}
	}

	if(USART_SR & USART_SR_LBD)
 8003a02:	4b4a      	ldr	r3, [pc, #296]	@ (8003b2c <USART1_IRQHandler+0x168>)
 8003a04:	881b      	ldrh	r3, [r3, #0]
 8003a06:	b29b      	uxth	r3, r3
 8003a08:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d010      	beq.n	8003a32 <USART1_IRQHandler+0x6e>
	{
		if (__usart_1_config__ ->ISR_Routines.LIN_Break_Detection_ISR) {
 8003a10:	4b47      	ldr	r3, [pc, #284]	@ (8003b30 <USART1_IRQHandler+0x16c>)
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	d00a      	beq.n	8003a32 <USART1_IRQHandler+0x6e>
			__usart_1_config__ ->ISR_Routines.LIN_Break_Detection_ISR();
 8003a1c:	4b44      	ldr	r3, [pc, #272]	@ (8003b30 <USART1_IRQHandler+0x16c>)
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003a24:	4798      	blx	r3
			USART1->SR &= ~USART_SR_LBD;  // Clear the Break interrupt flag
 8003a26:	4b40      	ldr	r3, [pc, #256]	@ (8003b28 <USART1_IRQHandler+0x164>)
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	4a3f      	ldr	r2, [pc, #252]	@ (8003b28 <USART1_IRQHandler+0x164>)
 8003a2c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003a30:	6013      	str	r3, [r2, #0]
		}
	}

	if(USART_SR & USART_SR_TXE)
 8003a32:	4b3e      	ldr	r3, [pc, #248]	@ (8003b2c <USART1_IRQHandler+0x168>)
 8003a34:	881b      	ldrh	r3, [r3, #0]
 8003a36:	b29b      	uxth	r3, r3
 8003a38:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d010      	beq.n	8003a62 <USART1_IRQHandler+0x9e>
	{
		if (__usart_1_config__ ->ISR_Routines.Transmit_Empty_ISR) {
 8003a40:	4b3b      	ldr	r3, [pc, #236]	@ (8003b30 <USART1_IRQHandler+0x16c>)
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	d00a      	beq.n	8003a62 <USART1_IRQHandler+0x9e>
			__usart_1_config__ ->ISR_Routines.Transmit_Empty_ISR();
 8003a4c:	4b38      	ldr	r3, [pc, #224]	@ (8003b30 <USART1_IRQHandler+0x16c>)
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8003a54:	4798      	blx	r3
			USART1->SR &= ~USART_SR_TXE;  // Clear the Break interrupt flag
 8003a56:	4b34      	ldr	r3, [pc, #208]	@ (8003b28 <USART1_IRQHandler+0x164>)
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	4a33      	ldr	r2, [pc, #204]	@ (8003b28 <USART1_IRQHandler+0x164>)
 8003a5c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003a60:	6013      	str	r3, [r2, #0]
		}
	}


	if(USART_SR & USART_SR_TC)
 8003a62:	4b32      	ldr	r3, [pc, #200]	@ (8003b2c <USART1_IRQHandler+0x168>)
 8003a64:	881b      	ldrh	r3, [r3, #0]
 8003a66:	b29b      	uxth	r3, r3
 8003a68:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d010      	beq.n	8003a92 <USART1_IRQHandler+0xce>
	{
		if (__usart_1_config__ ->ISR_Routines.Transmission_Complete_ISR) {
 8003a70:	4b2f      	ldr	r3, [pc, #188]	@ (8003b30 <USART1_IRQHandler+0x16c>)
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d00a      	beq.n	8003a92 <USART1_IRQHandler+0xce>
			__usart_1_config__ ->ISR_Routines.Transmission_Complete_ISR();
 8003a7c:	4b2c      	ldr	r3, [pc, #176]	@ (8003b30 <USART1_IRQHandler+0x16c>)
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
 8003a84:	4798      	blx	r3
			USART1->SR &= ~USART_SR_TC;  // Clear the Break interrupt flag
 8003a86:	4b28      	ldr	r3, [pc, #160]	@ (8003b28 <USART1_IRQHandler+0x164>)
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	4a27      	ldr	r2, [pc, #156]	@ (8003b28 <USART1_IRQHandler+0x164>)
 8003a8c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003a90:	6013      	str	r3, [r2, #0]
		}
	}

	if(USART_SR & USART_SR_RXNE)
 8003a92:	4b26      	ldr	r3, [pc, #152]	@ (8003b2c <USART1_IRQHandler+0x168>)
 8003a94:	881b      	ldrh	r3, [r3, #0]
 8003a96:	b29b      	uxth	r3, r3
 8003a98:	f003 0320 	and.w	r3, r3, #32
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d010      	beq.n	8003ac2 <USART1_IRQHandler+0xfe>
	{
		if (__usart_1_config__ ->ISR_Routines.Receiver_Empty_ISR) {
 8003aa0:	4b23      	ldr	r3, [pc, #140]	@ (8003b30 <USART1_IRQHandler+0x16c>)
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d00a      	beq.n	8003ac2 <USART1_IRQHandler+0xfe>
			__usart_1_config__ ->ISR_Routines.Receiver_Empty_ISR();
 8003aac:	4b20      	ldr	r3, [pc, #128]	@ (8003b30 <USART1_IRQHandler+0x16c>)
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 8003ab4:	4798      	blx	r3
			USART1->SR &= ~USART_SR_RXNE;  // Clear the Break interrupt flag
 8003ab6:	4b1c      	ldr	r3, [pc, #112]	@ (8003b28 <USART1_IRQHandler+0x164>)
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	4a1b      	ldr	r2, [pc, #108]	@ (8003b28 <USART1_IRQHandler+0x164>)
 8003abc:	f023 0320 	bic.w	r3, r3, #32
 8003ac0:	6013      	str	r3, [r2, #0]
		}
	}


	if(USART_SR & USART_SR_IDLE)
 8003ac2:	4b1a      	ldr	r3, [pc, #104]	@ (8003b2c <USART1_IRQHandler+0x168>)
 8003ac4:	881b      	ldrh	r3, [r3, #0]
 8003ac6:	b29b      	uxth	r3, r3
 8003ac8:	f003 0310 	and.w	r3, r3, #16
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d010      	beq.n	8003af2 <USART1_IRQHandler+0x12e>
	{
		if (__usart_1_config__ ->ISR_Routines.Idle_Line_ISR) {
 8003ad0:	4b17      	ldr	r3, [pc, #92]	@ (8003b30 <USART1_IRQHandler+0x16c>)
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d00a      	beq.n	8003af2 <USART1_IRQHandler+0x12e>
			__usart_1_config__ ->ISR_Routines.Idle_Line_ISR();
 8003adc:	4b14      	ldr	r3, [pc, #80]	@ (8003b30 <USART1_IRQHandler+0x16c>)
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8003ae4:	4798      	blx	r3
			USART1->SR &= ~USART_SR_IDLE;  // Clear the Break interrupt flag
 8003ae6:	4b10      	ldr	r3, [pc, #64]	@ (8003b28 <USART1_IRQHandler+0x164>)
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	4a0f      	ldr	r2, [pc, #60]	@ (8003b28 <USART1_IRQHandler+0x164>)
 8003aec:	f023 0310 	bic.w	r3, r3, #16
 8003af0:	6013      	str	r3, [r2, #0]
		}
	}

	if(USART_SR & USART_SR_PE)
 8003af2:	4b0e      	ldr	r3, [pc, #56]	@ (8003b2c <USART1_IRQHandler+0x168>)
 8003af4:	881b      	ldrh	r3, [r3, #0]
 8003af6:	b29b      	uxth	r3, r3
 8003af8:	f003 0301 	and.w	r3, r3, #1
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	d010      	beq.n	8003b22 <USART1_IRQHandler+0x15e>
	{
		if (__usart_1_config__ ->ISR_Routines.Parity_ISR) {
 8003b00:	4b0b      	ldr	r3, [pc, #44]	@ (8003b30 <USART1_IRQHandler+0x16c>)
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d00a      	beq.n	8003b22 <USART1_IRQHandler+0x15e>
			__usart_1_config__ ->ISR_Routines.Parity_ISR();
 8003b0c:	4b08      	ldr	r3, [pc, #32]	@ (8003b30 <USART1_IRQHandler+0x16c>)
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8003b14:	4798      	blx	r3
			USART1->SR &= ~USART_SR_PE;  // Clear the Break interrupt flag
 8003b16:	4b04      	ldr	r3, [pc, #16]	@ (8003b28 <USART1_IRQHandler+0x164>)
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	4a03      	ldr	r2, [pc, #12]	@ (8003b28 <USART1_IRQHandler+0x164>)
 8003b1c:	f023 0301 	bic.w	r3, r3, #1
 8003b20:	6013      	str	r3, [r2, #0]
		}
	}

}
 8003b22:	bf00      	nop
 8003b24:	bd80      	pop	{r7, pc}
 8003b26:	bf00      	nop
 8003b28:	40011000 	.word	0x40011000
 8003b2c:	200008dc 	.word	0x200008dc
 8003b30:	200008c8 	.word	0x200008c8

08003b34 <USART_Get_Instance_Number>:



int8_t USART_Get_Instance_Number(USART_Config *config)
{
 8003b34:	b480      	push	{r7}
 8003b36:	b083      	sub	sp, #12
 8003b38:	af00      	add	r7, sp, #0
 8003b3a:	6078      	str	r0, [r7, #4]
	if(config->Port == USART1) {return 0;}
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	4a17      	ldr	r2, [pc, #92]	@ (8003ba0 <USART_Get_Instance_Number+0x6c>)
 8003b42:	4293      	cmp	r3, r2
 8003b44:	d101      	bne.n	8003b4a <USART_Get_Instance_Number+0x16>
 8003b46:	2300      	movs	r3, #0
 8003b48:	e024      	b.n	8003b94 <USART_Get_Instance_Number+0x60>
	else if(config->Port == USART2) {return 1;}
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	4a15      	ldr	r2, [pc, #84]	@ (8003ba4 <USART_Get_Instance_Number+0x70>)
 8003b50:	4293      	cmp	r3, r2
 8003b52:	d101      	bne.n	8003b58 <USART_Get_Instance_Number+0x24>
 8003b54:	2301      	movs	r3, #1
 8003b56:	e01d      	b.n	8003b94 <USART_Get_Instance_Number+0x60>
	else if(config->Port == USART3) {return 2;}
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	4a12      	ldr	r2, [pc, #72]	@ (8003ba8 <USART_Get_Instance_Number+0x74>)
 8003b5e:	4293      	cmp	r3, r2
 8003b60:	d101      	bne.n	8003b66 <USART_Get_Instance_Number+0x32>
 8003b62:	2302      	movs	r3, #2
 8003b64:	e016      	b.n	8003b94 <USART_Get_Instance_Number+0x60>
	else if(config->Port == UART4) {return 3;}
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	4a10      	ldr	r2, [pc, #64]	@ (8003bac <USART_Get_Instance_Number+0x78>)
 8003b6c:	4293      	cmp	r3, r2
 8003b6e:	d101      	bne.n	8003b74 <USART_Get_Instance_Number+0x40>
 8003b70:	2303      	movs	r3, #3
 8003b72:	e00f      	b.n	8003b94 <USART_Get_Instance_Number+0x60>
	else if(config->Port == UART5) {return 4;}
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	4a0d      	ldr	r2, [pc, #52]	@ (8003bb0 <USART_Get_Instance_Number+0x7c>)
 8003b7a:	4293      	cmp	r3, r2
 8003b7c:	d101      	bne.n	8003b82 <USART_Get_Instance_Number+0x4e>
 8003b7e:	2304      	movs	r3, #4
 8003b80:	e008      	b.n	8003b94 <USART_Get_Instance_Number+0x60>
	else if(config->Port == USART6) {return 5;}
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	4a0b      	ldr	r2, [pc, #44]	@ (8003bb4 <USART_Get_Instance_Number+0x80>)
 8003b88:	4293      	cmp	r3, r2
 8003b8a:	d101      	bne.n	8003b90 <USART_Get_Instance_Number+0x5c>
 8003b8c:	2305      	movs	r3, #5
 8003b8e:	e001      	b.n	8003b94 <USART_Get_Instance_Number+0x60>
	else {return -1;}
 8003b90:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003b94:	4618      	mov	r0, r3
 8003b96:	370c      	adds	r7, #12
 8003b98:	46bd      	mov	sp, r7
 8003b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b9e:	4770      	bx	lr
 8003ba0:	40011000 	.word	0x40011000
 8003ba4:	40004400 	.word	0x40004400
 8003ba8:	40004800 	.word	0x40004800
 8003bac:	40004c00 	.word	0x40004c00
 8003bb0:	40005000 	.word	0x40005000
 8003bb4:	40011400 	.word	0x40011400

08003bb8 <USART_Config_Reset>:

void USART_Config_Reset(USART_Config *config)
{
 8003bb8:	b480      	push	{r7}
 8003bba:	b083      	sub	sp, #12
 8003bbc:	af00      	add	r7, sp, #0
 8003bbe:	6078      	str	r0, [r7, #4]
	config->mode = USART_Configuration.Mode.Disable;
 8003bc0:	2200      	movs	r2, #0
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	721a      	strb	r2, [r3, #8]
	config->hardware_flow = USART_Configuration.Hardware_Flow.Disable;
 8003bc6:	2200      	movs	r2, #0
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	73da      	strb	r2, [r3, #15]
	config->baudrate = 9600;
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8003bd2:	605a      	str	r2, [r3, #4]
	config->dma_enable = USART_Configuration.DMA_Enable.RX_Disable | USART_Configuration.DMA_Enable.TX_Disable;
 8003bd4:	2200      	movs	r2, #0
 8003bd6:	2300      	movs	r3, #0
 8003bd8:	4313      	orrs	r3, r2
 8003bda:	b2da      	uxtb	r2, r3
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	745a      	strb	r2, [r3, #17]
	config->interrupt = USART_Configuration.Interrupt_Type.Disable;
 8003be0:	2300      	movs	r3, #0
 8003be2:	b2da      	uxtb	r2, r3
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	739a      	strb	r2, [r3, #14]
}
 8003be8:	bf00      	nop
 8003bea:	370c      	adds	r7, #12
 8003bec:	46bd      	mov	sp, r7
 8003bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bf2:	4770      	bx	lr

08003bf4 <USART_Clock_Enable>:


int8_t USART_Clock_Enable(USART_Config *config)
{
 8003bf4:	b480      	push	{r7}
 8003bf6:	b083      	sub	sp, #12
 8003bf8:	af00      	add	r7, sp, #0
 8003bfa:	6078      	str	r0, [r7, #4]
	if(config->Port == USART1)
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	4a27      	ldr	r2, [pc, #156]	@ (8003ca0 <USART_Clock_Enable+0xac>)
 8003c02:	4293      	cmp	r3, r2
 8003c04:	d106      	bne.n	8003c14 <USART_Clock_Enable+0x20>
	{
		RCC -> APB2ENR |= RCC_APB2ENR_USART1EN;
 8003c06:	4b27      	ldr	r3, [pc, #156]	@ (8003ca4 <USART_Clock_Enable+0xb0>)
 8003c08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c0a:	4a26      	ldr	r2, [pc, #152]	@ (8003ca4 <USART_Clock_Enable+0xb0>)
 8003c0c:	f043 0310 	orr.w	r3, r3, #16
 8003c10:	6453      	str	r3, [r2, #68]	@ 0x44
 8003c12:	e03e      	b.n	8003c92 <USART_Clock_Enable+0x9e>
	}
	else if(config->Port == USART2)
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	4a23      	ldr	r2, [pc, #140]	@ (8003ca8 <USART_Clock_Enable+0xb4>)
 8003c1a:	4293      	cmp	r3, r2
 8003c1c:	d106      	bne.n	8003c2c <USART_Clock_Enable+0x38>
	{
		RCC -> APB1ENR |= RCC_APB1ENR_USART2EN;
 8003c1e:	4b21      	ldr	r3, [pc, #132]	@ (8003ca4 <USART_Clock_Enable+0xb0>)
 8003c20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c22:	4a20      	ldr	r2, [pc, #128]	@ (8003ca4 <USART_Clock_Enable+0xb0>)
 8003c24:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003c28:	6413      	str	r3, [r2, #64]	@ 0x40
 8003c2a:	e032      	b.n	8003c92 <USART_Clock_Enable+0x9e>
	}
	else if(config->Port == USART3)
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	4a1e      	ldr	r2, [pc, #120]	@ (8003cac <USART_Clock_Enable+0xb8>)
 8003c32:	4293      	cmp	r3, r2
 8003c34:	d106      	bne.n	8003c44 <USART_Clock_Enable+0x50>
	{
		RCC -> APB1ENR |= RCC_APB1ENR_USART3EN;
 8003c36:	4b1b      	ldr	r3, [pc, #108]	@ (8003ca4 <USART_Clock_Enable+0xb0>)
 8003c38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c3a:	4a1a      	ldr	r2, [pc, #104]	@ (8003ca4 <USART_Clock_Enable+0xb0>)
 8003c3c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003c40:	6413      	str	r3, [r2, #64]	@ 0x40
 8003c42:	e026      	b.n	8003c92 <USART_Clock_Enable+0x9e>
	}
	else if(config->Port == UART4)
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	4a19      	ldr	r2, [pc, #100]	@ (8003cb0 <USART_Clock_Enable+0xbc>)
 8003c4a:	4293      	cmp	r3, r2
 8003c4c:	d106      	bne.n	8003c5c <USART_Clock_Enable+0x68>
	{
		RCC -> APB1ENR |= RCC_APB1ENR_UART4EN;
 8003c4e:	4b15      	ldr	r3, [pc, #84]	@ (8003ca4 <USART_Clock_Enable+0xb0>)
 8003c50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c52:	4a14      	ldr	r2, [pc, #80]	@ (8003ca4 <USART_Clock_Enable+0xb0>)
 8003c54:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8003c58:	6413      	str	r3, [r2, #64]	@ 0x40
 8003c5a:	e01a      	b.n	8003c92 <USART_Clock_Enable+0x9e>
	}
	else if(config->Port == UART5)
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	4a14      	ldr	r2, [pc, #80]	@ (8003cb4 <USART_Clock_Enable+0xc0>)
 8003c62:	4293      	cmp	r3, r2
 8003c64:	d106      	bne.n	8003c74 <USART_Clock_Enable+0x80>
	{
		RCC -> APB1ENR |= RCC_APB1ENR_UART5EN;
 8003c66:	4b0f      	ldr	r3, [pc, #60]	@ (8003ca4 <USART_Clock_Enable+0xb0>)
 8003c68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c6a:	4a0e      	ldr	r2, [pc, #56]	@ (8003ca4 <USART_Clock_Enable+0xb0>)
 8003c6c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003c70:	6413      	str	r3, [r2, #64]	@ 0x40
 8003c72:	e00e      	b.n	8003c92 <USART_Clock_Enable+0x9e>
	}
	else if(config->Port == USART6)
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	4a0f      	ldr	r2, [pc, #60]	@ (8003cb8 <USART_Clock_Enable+0xc4>)
 8003c7a:	4293      	cmp	r3, r2
 8003c7c:	d106      	bne.n	8003c8c <USART_Clock_Enable+0x98>
	{
		RCC -> APB2ENR |= RCC_APB2ENR_USART6EN;
 8003c7e:	4b09      	ldr	r3, [pc, #36]	@ (8003ca4 <USART_Clock_Enable+0xb0>)
 8003c80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c82:	4a08      	ldr	r2, [pc, #32]	@ (8003ca4 <USART_Clock_Enable+0xb0>)
 8003c84:	f043 0320 	orr.w	r3, r3, #32
 8003c88:	6453      	str	r3, [r2, #68]	@ 0x44
 8003c8a:	e002      	b.n	8003c92 <USART_Clock_Enable+0x9e>
	}
	else
	{
		return -1;
 8003c8c:	f04f 33ff 	mov.w	r3, #4294967295
 8003c90:	e000      	b.n	8003c94 <USART_Clock_Enable+0xa0>
	}
	return 1;
 8003c92:	2301      	movs	r3, #1
}
 8003c94:	4618      	mov	r0, r3
 8003c96:	370c      	adds	r7, #12
 8003c98:	46bd      	mov	sp, r7
 8003c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c9e:	4770      	bx	lr
 8003ca0:	40011000 	.word	0x40011000
 8003ca4:	40023800 	.word	0x40023800
 8003ca8:	40004400 	.word	0x40004400
 8003cac:	40004800 	.word	0x40004800
 8003cb0:	40004c00 	.word	0x40004c00
 8003cb4:	40005000 	.word	0x40005000
 8003cb8:	40011400 	.word	0x40011400

08003cbc <PIN_Setup>:
	}
	return 1;
}

static void PIN_Setup(USART_Config *config)
{
 8003cbc:	b5b0      	push	{r4, r5, r7, lr}
 8003cbe:	b086      	sub	sp, #24
 8003cc0:	af04      	add	r7, sp, #16
 8003cc2:	6078      	str	r0, [r7, #4]
	if(config->Port == USART1)
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	4aa4      	ldr	r2, [pc, #656]	@ (8003f5c <PIN_Setup+0x2a0>)
 8003cca:	4293      	cmp	r3, r2
 8003ccc:	f040 8112 	bne.w	8003ef4 <PIN_Setup+0x238>
	{
		__usart_1_config__ = config;
 8003cd0:	4aa3      	ldr	r2, [pc, #652]	@ (8003f60 <PIN_Setup+0x2a4>)
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	6013      	str	r3, [r2, #0]

		if((config->mode == USART_Configuration.Mode.Asynchronous) ||
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	7a1b      	ldrb	r3, [r3, #8]
 8003cda:	2201      	movs	r2, #1
 8003cdc:	4293      	cmp	r3, r2
 8003cde:	d00f      	beq.n	8003d00 <PIN_Setup+0x44>
				(config->mode == USART_Configuration.Mode.Synchronous) ||
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	7a1b      	ldrb	r3, [r3, #8]
 8003ce4:	2202      	movs	r2, #2
		if((config->mode == USART_Configuration.Mode.Asynchronous) ||
 8003ce6:	4293      	cmp	r3, r2
 8003ce8:	d00a      	beq.n	8003d00 <PIN_Setup+0x44>
				(config->mode == USART_Configuration.Mode.IrDA) ||
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	7a1b      	ldrb	r3, [r3, #8]
 8003cee:	2204      	movs	r2, #4
				(config->mode == USART_Configuration.Mode.Synchronous) ||
 8003cf0:	4293      	cmp	r3, r2
 8003cf2:	d005      	beq.n	8003d00 <PIN_Setup+0x44>
				(config->mode == USART_Configuration.Mode.LIN) )
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	7a1b      	ldrb	r3, [r3, #8]
 8003cf8:	2205      	movs	r2, #5
				(config->mode == USART_Configuration.Mode.IrDA) ||
 8003cfa:	4293      	cmp	r3, r2
 8003cfc:	f040 80bf 	bne.w	8003e7e <PIN_Setup+0x1c2>
		{
			if(config->TX_Pin == USART1_TX_Pin.PA9)GPIO_Pin_Init(GPIOA, USART1_TX_Pin.PA9, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_1);
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	7a5b      	ldrb	r3, [r3, #9]
 8003d04:	2209      	movs	r2, #9
 8003d06:	4293      	cmp	r3, r2
 8003d08:	d10f      	bne.n	8003d2a <PIN_Setup+0x6e>
 8003d0a:	2009      	movs	r0, #9
 8003d0c:	2402      	movs	r4, #2
 8003d0e:	2500      	movs	r5, #0
 8003d10:	2302      	movs	r3, #2
 8003d12:	2200      	movs	r2, #0
 8003d14:	2107      	movs	r1, #7
 8003d16:	9102      	str	r1, [sp, #8]
 8003d18:	9201      	str	r2, [sp, #4]
 8003d1a:	9300      	str	r3, [sp, #0]
 8003d1c:	462b      	mov	r3, r5
 8003d1e:	4622      	mov	r2, r4
 8003d20:	4601      	mov	r1, r0
 8003d22:	4890      	ldr	r0, [pc, #576]	@ (8003f64 <PIN_Setup+0x2a8>)
 8003d24:	f7ff fa14 	bl	8003150 <GPIO_Pin_Init>
 8003d28:	e013      	b.n	8003d52 <PIN_Setup+0x96>
			else if(config->TX_Pin == USART1_TX_Pin.PB6)GPIO_Pin_Init(GPIOB, USART1_TX_Pin.PB6, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_1);
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	7a5b      	ldrb	r3, [r3, #9]
 8003d2e:	2206      	movs	r2, #6
 8003d30:	4293      	cmp	r3, r2
 8003d32:	d10e      	bne.n	8003d52 <PIN_Setup+0x96>
 8003d34:	2006      	movs	r0, #6
 8003d36:	2402      	movs	r4, #2
 8003d38:	2500      	movs	r5, #0
 8003d3a:	2302      	movs	r3, #2
 8003d3c:	2200      	movs	r2, #0
 8003d3e:	2107      	movs	r1, #7
 8003d40:	9102      	str	r1, [sp, #8]
 8003d42:	9201      	str	r2, [sp, #4]
 8003d44:	9300      	str	r3, [sp, #0]
 8003d46:	462b      	mov	r3, r5
 8003d48:	4622      	mov	r2, r4
 8003d4a:	4601      	mov	r1, r0
 8003d4c:	4886      	ldr	r0, [pc, #536]	@ (8003f68 <PIN_Setup+0x2ac>)
 8003d4e:	f7ff f9ff 	bl	8003150 <GPIO_Pin_Init>

			if(config->RX_Pin == USART1_RX_Pin.PA10)GPIO_Pin_Init(GPIOA, USART1_RX_Pin.PA10, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_1);
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	7a9b      	ldrb	r3, [r3, #10]
 8003d56:	220a      	movs	r2, #10
 8003d58:	4293      	cmp	r3, r2
 8003d5a:	d10f      	bne.n	8003d7c <PIN_Setup+0xc0>
 8003d5c:	200a      	movs	r0, #10
 8003d5e:	2402      	movs	r4, #2
 8003d60:	2500      	movs	r5, #0
 8003d62:	2302      	movs	r3, #2
 8003d64:	2200      	movs	r2, #0
 8003d66:	2107      	movs	r1, #7
 8003d68:	9102      	str	r1, [sp, #8]
 8003d6a:	9201      	str	r2, [sp, #4]
 8003d6c:	9300      	str	r3, [sp, #0]
 8003d6e:	462b      	mov	r3, r5
 8003d70:	4622      	mov	r2, r4
 8003d72:	4601      	mov	r1, r0
 8003d74:	487b      	ldr	r0, [pc, #492]	@ (8003f64 <PIN_Setup+0x2a8>)
 8003d76:	f7ff f9eb 	bl	8003150 <GPIO_Pin_Init>
 8003d7a:	e013      	b.n	8003da4 <PIN_Setup+0xe8>
			else if(config->RX_Pin == USART1_RX_Pin.PB7)GPIO_Pin_Init(GPIOB, USART1_RX_Pin.PB7, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_1);
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	7a9b      	ldrb	r3, [r3, #10]
 8003d80:	2207      	movs	r2, #7
 8003d82:	4293      	cmp	r3, r2
 8003d84:	d10e      	bne.n	8003da4 <PIN_Setup+0xe8>
 8003d86:	2007      	movs	r0, #7
 8003d88:	2402      	movs	r4, #2
 8003d8a:	2500      	movs	r5, #0
 8003d8c:	2302      	movs	r3, #2
 8003d8e:	2200      	movs	r2, #0
 8003d90:	2107      	movs	r1, #7
 8003d92:	9102      	str	r1, [sp, #8]
 8003d94:	9201      	str	r2, [sp, #4]
 8003d96:	9300      	str	r3, [sp, #0]
 8003d98:	462b      	mov	r3, r5
 8003d9a:	4622      	mov	r2, r4
 8003d9c:	4601      	mov	r1, r0
 8003d9e:	4872      	ldr	r0, [pc, #456]	@ (8003f68 <PIN_Setup+0x2ac>)
 8003da0:	f7ff f9d6 	bl	8003150 <GPIO_Pin_Init>

			if((config->mode == USART_Configuration.Mode.Synchronous))if(config->CLK_Pin == USART1_CLK_Pin.PA8)GPIO_Pin_Init(GPIOA, USART1_CLK_Pin.PA8, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_1);
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	7a1b      	ldrb	r3, [r3, #8]
 8003da8:	2202      	movs	r2, #2
 8003daa:	4293      	cmp	r3, r2
 8003dac:	d113      	bne.n	8003dd6 <PIN_Setup+0x11a>
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	7adb      	ldrb	r3, [r3, #11]
 8003db2:	2208      	movs	r2, #8
 8003db4:	4293      	cmp	r3, r2
 8003db6:	d10e      	bne.n	8003dd6 <PIN_Setup+0x11a>
 8003db8:	2008      	movs	r0, #8
 8003dba:	2402      	movs	r4, #2
 8003dbc:	2500      	movs	r5, #0
 8003dbe:	2302      	movs	r3, #2
 8003dc0:	2200      	movs	r2, #0
 8003dc2:	2107      	movs	r1, #7
 8003dc4:	9102      	str	r1, [sp, #8]
 8003dc6:	9201      	str	r2, [sp, #4]
 8003dc8:	9300      	str	r3, [sp, #0]
 8003dca:	462b      	mov	r3, r5
 8003dcc:	4622      	mov	r2, r4
 8003dce:	4601      	mov	r1, r0
 8003dd0:	4864      	ldr	r0, [pc, #400]	@ (8003f64 <PIN_Setup+0x2a8>)
 8003dd2:	f7ff f9bd 	bl	8003150 <GPIO_Pin_Init>

			if(config->hardware_flow != USART_Configuration.Hardware_Flow.Disable)
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	7bdb      	ldrb	r3, [r3, #15]
 8003dda:	2200      	movs	r2, #0
 8003ddc:	4293      	cmp	r3, r2
 8003dde:	f000 851a 	beq.w	8004816 <PIN_Setup+0xb5a>
			{
				if(config->hardware_flow == USART_Configuration.Hardware_Flow.CTS_Enable)GPIO_Pin_Init(GPIOA, USART1_CTS_Pin.PA11, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_1);
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	7bdb      	ldrb	r3, [r3, #15]
 8003de6:	2201      	movs	r2, #1
 8003de8:	4293      	cmp	r3, r2
 8003dea:	d10e      	bne.n	8003e0a <PIN_Setup+0x14e>
 8003dec:	200b      	movs	r0, #11
 8003dee:	2402      	movs	r4, #2
 8003df0:	2500      	movs	r5, #0
 8003df2:	2302      	movs	r3, #2
 8003df4:	2200      	movs	r2, #0
 8003df6:	2107      	movs	r1, #7
 8003df8:	9102      	str	r1, [sp, #8]
 8003dfa:	9201      	str	r2, [sp, #4]
 8003dfc:	9300      	str	r3, [sp, #0]
 8003dfe:	462b      	mov	r3, r5
 8003e00:	4622      	mov	r2, r4
 8003e02:	4601      	mov	r1, r0
 8003e04:	4857      	ldr	r0, [pc, #348]	@ (8003f64 <PIN_Setup+0x2a8>)
 8003e06:	f7ff f9a3 	bl	8003150 <GPIO_Pin_Init>
				if(config->hardware_flow == USART_Configuration.Hardware_Flow.RTS_Enable)GPIO_Pin_Init(GPIOA, USART1_RTS_Pin.PA12, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_1);
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	7bdb      	ldrb	r3, [r3, #15]
 8003e0e:	2202      	movs	r2, #2
 8003e10:	4293      	cmp	r3, r2
 8003e12:	d10e      	bne.n	8003e32 <PIN_Setup+0x176>
 8003e14:	200c      	movs	r0, #12
 8003e16:	2402      	movs	r4, #2
 8003e18:	2500      	movs	r5, #0
 8003e1a:	2302      	movs	r3, #2
 8003e1c:	2200      	movs	r2, #0
 8003e1e:	2107      	movs	r1, #7
 8003e20:	9102      	str	r1, [sp, #8]
 8003e22:	9201      	str	r2, [sp, #4]
 8003e24:	9300      	str	r3, [sp, #0]
 8003e26:	462b      	mov	r3, r5
 8003e28:	4622      	mov	r2, r4
 8003e2a:	4601      	mov	r1, r0
 8003e2c:	484d      	ldr	r0, [pc, #308]	@ (8003f64 <PIN_Setup+0x2a8>)
 8003e2e:	f7ff f98f 	bl	8003150 <GPIO_Pin_Init>
				if(config->hardware_flow == USART_Configuration.Hardware_Flow.CTS_RTS_Enable)
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	7bdb      	ldrb	r3, [r3, #15]
 8003e36:	2203      	movs	r2, #3
 8003e38:	4293      	cmp	r3, r2
 8003e3a:	f040 84ec 	bne.w	8004816 <PIN_Setup+0xb5a>
				{
					GPIO_Pin_Init(GPIOA, USART1_CTS_Pin.PA11, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_1);
 8003e3e:	200b      	movs	r0, #11
 8003e40:	2402      	movs	r4, #2
 8003e42:	2500      	movs	r5, #0
 8003e44:	2302      	movs	r3, #2
 8003e46:	2200      	movs	r2, #0
 8003e48:	2107      	movs	r1, #7
 8003e4a:	9102      	str	r1, [sp, #8]
 8003e4c:	9201      	str	r2, [sp, #4]
 8003e4e:	9300      	str	r3, [sp, #0]
 8003e50:	462b      	mov	r3, r5
 8003e52:	4622      	mov	r2, r4
 8003e54:	4601      	mov	r1, r0
 8003e56:	4843      	ldr	r0, [pc, #268]	@ (8003f64 <PIN_Setup+0x2a8>)
 8003e58:	f7ff f97a 	bl	8003150 <GPIO_Pin_Init>
					GPIO_Pin_Init(GPIOA, USART1_RTS_Pin.PA12, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_1);
 8003e5c:	200c      	movs	r0, #12
 8003e5e:	2402      	movs	r4, #2
 8003e60:	2500      	movs	r5, #0
 8003e62:	2302      	movs	r3, #2
 8003e64:	2200      	movs	r2, #0
 8003e66:	2107      	movs	r1, #7
 8003e68:	9102      	str	r1, [sp, #8]
 8003e6a:	9201      	str	r2, [sp, #4]
 8003e6c:	9300      	str	r3, [sp, #0]
 8003e6e:	462b      	mov	r3, r5
 8003e70:	4622      	mov	r2, r4
 8003e72:	4601      	mov	r1, r0
 8003e74:	483b      	ldr	r0, [pc, #236]	@ (8003f64 <PIN_Setup+0x2a8>)
 8003e76:	f7ff f96b 	bl	8003150 <GPIO_Pin_Init>
			if(config->hardware_flow != USART_Configuration.Hardware_Flow.Disable)
 8003e7a:	f000 bccc 	b.w	8004816 <PIN_Setup+0xb5a>
				}
			}
		}
		else if((config->mode == USART_Configuration.Mode.SmartCard) ||
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	7a1b      	ldrb	r3, [r3, #8]
 8003e82:	2206      	movs	r2, #6
 8003e84:	4293      	cmp	r3, r2
 8003e86:	d00a      	beq.n	8003e9e <PIN_Setup+0x1e2>
				(config->mode == USART_Configuration.Mode.SmartCard_Clock) ||
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	7a1b      	ldrb	r3, [r3, #8]
 8003e8c:	2207      	movs	r2, #7
		else if((config->mode == USART_Configuration.Mode.SmartCard) ||
 8003e8e:	4293      	cmp	r3, r2
 8003e90:	d005      	beq.n	8003e9e <PIN_Setup+0x1e2>
				(config->mode == USART_Configuration.Mode.Single_Wire_Half_Duplex) )
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	7a1b      	ldrb	r3, [r3, #8]
 8003e96:	2203      	movs	r2, #3
				(config->mode == USART_Configuration.Mode.SmartCard_Clock) ||
 8003e98:	4293      	cmp	r3, r2
 8003e9a:	f040 84c1 	bne.w	8004820 <PIN_Setup+0xb64>
		{
			if(config->TX_Pin == USART1_TX_Pin.PA9)GPIO_Pin_Init(GPIOA, USART1_TX_Pin.PA9, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_1);
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	7a5b      	ldrb	r3, [r3, #9]
 8003ea2:	2209      	movs	r2, #9
 8003ea4:	4293      	cmp	r3, r2
 8003ea6:	d10e      	bne.n	8003ec6 <PIN_Setup+0x20a>
 8003ea8:	2009      	movs	r0, #9
 8003eaa:	2402      	movs	r4, #2
 8003eac:	2500      	movs	r5, #0
 8003eae:	2302      	movs	r3, #2
 8003eb0:	2200      	movs	r2, #0
 8003eb2:	2107      	movs	r1, #7
 8003eb4:	9102      	str	r1, [sp, #8]
 8003eb6:	9201      	str	r2, [sp, #4]
 8003eb8:	9300      	str	r3, [sp, #0]
 8003eba:	462b      	mov	r3, r5
 8003ebc:	4622      	mov	r2, r4
 8003ebe:	4601      	mov	r1, r0
 8003ec0:	4828      	ldr	r0, [pc, #160]	@ (8003f64 <PIN_Setup+0x2a8>)
 8003ec2:	f7ff f945 	bl	8003150 <GPIO_Pin_Init>
			if((config->mode == USART_Configuration.Mode.SmartCard_Clock))GPIO_Pin_Init(GPIOA, USART1_CLK_Pin.PA8, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_1);
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	7a1b      	ldrb	r3, [r3, #8]
 8003eca:	2207      	movs	r2, #7
 8003ecc:	4293      	cmp	r3, r2
 8003ece:	f040 84a7 	bne.w	8004820 <PIN_Setup+0xb64>
 8003ed2:	2008      	movs	r0, #8
 8003ed4:	2402      	movs	r4, #2
 8003ed6:	2500      	movs	r5, #0
 8003ed8:	2302      	movs	r3, #2
 8003eda:	2200      	movs	r2, #0
 8003edc:	2107      	movs	r1, #7
 8003ede:	9102      	str	r1, [sp, #8]
 8003ee0:	9201      	str	r2, [sp, #4]
 8003ee2:	9300      	str	r3, [sp, #0]
 8003ee4:	462b      	mov	r3, r5
 8003ee6:	4622      	mov	r2, r4
 8003ee8:	4601      	mov	r1, r0
 8003eea:	481e      	ldr	r0, [pc, #120]	@ (8003f64 <PIN_Setup+0x2a8>)
 8003eec:	f7ff f930 	bl	8003150 <GPIO_Pin_Init>

		}
	}


}
 8003ef0:	f000 bc96 	b.w	8004820 <PIN_Setup+0xb64>
	else if(config->Port == USART2)
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	4a1c      	ldr	r2, [pc, #112]	@ (8003f6c <PIN_Setup+0x2b0>)
 8003efa:	4293      	cmp	r3, r2
 8003efc:	f040 8182 	bne.w	8004204 <PIN_Setup+0x548>
		__usart_2_config__ = config;
 8003f00:	4a1b      	ldr	r2, [pc, #108]	@ (8003f70 <PIN_Setup+0x2b4>)
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	6013      	str	r3, [r2, #0]
		if((config->mode == USART_Configuration.Mode.Asynchronous) ||
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	7a1b      	ldrb	r3, [r3, #8]
 8003f0a:	2201      	movs	r2, #1
 8003f0c:	4293      	cmp	r3, r2
 8003f0e:	d00f      	beq.n	8003f30 <PIN_Setup+0x274>
				(config->mode == USART_Configuration.Mode.Synchronous) ||
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	7a1b      	ldrb	r3, [r3, #8]
 8003f14:	2202      	movs	r2, #2
		if((config->mode == USART_Configuration.Mode.Asynchronous) ||
 8003f16:	4293      	cmp	r3, r2
 8003f18:	d00a      	beq.n	8003f30 <PIN_Setup+0x274>
				(config->mode == USART_Configuration.Mode.IrDA) ||
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	7a1b      	ldrb	r3, [r3, #8]
 8003f1e:	2204      	movs	r2, #4
				(config->mode == USART_Configuration.Mode.Synchronous) ||
 8003f20:	4293      	cmp	r3, r2
 8003f22:	d005      	beq.n	8003f30 <PIN_Setup+0x274>
				(config->mode == USART_Configuration.Mode.LIN) )
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	7a1b      	ldrb	r3, [r3, #8]
 8003f28:	2205      	movs	r2, #5
				(config->mode == USART_Configuration.Mode.IrDA) ||
 8003f2a:	4293      	cmp	r3, r2
 8003f2c:	f040 80fc 	bne.w	8004128 <PIN_Setup+0x46c>
			if(config->TX_Pin == USART2_TX_Pin.PA2)GPIO_Pin_Init(GPIOA, USART2_TX_Pin.PA2, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_2);
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	7a5b      	ldrb	r3, [r3, #9]
 8003f34:	2202      	movs	r2, #2
 8003f36:	4293      	cmp	r3, r2
 8003f38:	d11c      	bne.n	8003f74 <PIN_Setup+0x2b8>
 8003f3a:	2002      	movs	r0, #2
 8003f3c:	2402      	movs	r4, #2
 8003f3e:	2500      	movs	r5, #0
 8003f40:	2302      	movs	r3, #2
 8003f42:	2200      	movs	r2, #0
 8003f44:	2107      	movs	r1, #7
 8003f46:	9102      	str	r1, [sp, #8]
 8003f48:	9201      	str	r2, [sp, #4]
 8003f4a:	9300      	str	r3, [sp, #0]
 8003f4c:	462b      	mov	r3, r5
 8003f4e:	4622      	mov	r2, r4
 8003f50:	4601      	mov	r1, r0
 8003f52:	4804      	ldr	r0, [pc, #16]	@ (8003f64 <PIN_Setup+0x2a8>)
 8003f54:	f7ff f8fc 	bl	8003150 <GPIO_Pin_Init>
 8003f58:	e020      	b.n	8003f9c <PIN_Setup+0x2e0>
 8003f5a:	bf00      	nop
 8003f5c:	40011000 	.word	0x40011000
 8003f60:	200008c8 	.word	0x200008c8
 8003f64:	40020000 	.word	0x40020000
 8003f68:	40020400 	.word	0x40020400
 8003f6c:	40004400 	.word	0x40004400
 8003f70:	200008cc 	.word	0x200008cc
			else if(config->TX_Pin == USART2_TX_Pin.PD5)GPIO_Pin_Init(GPIOD, USART2_TX_Pin.PD5, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_2);
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	7a5b      	ldrb	r3, [r3, #9]
 8003f78:	2205      	movs	r2, #5
 8003f7a:	4293      	cmp	r3, r2
 8003f7c:	d10e      	bne.n	8003f9c <PIN_Setup+0x2e0>
 8003f7e:	2005      	movs	r0, #5
 8003f80:	2402      	movs	r4, #2
 8003f82:	2500      	movs	r5, #0
 8003f84:	2302      	movs	r3, #2
 8003f86:	2200      	movs	r2, #0
 8003f88:	2107      	movs	r1, #7
 8003f8a:	9102      	str	r1, [sp, #8]
 8003f8c:	9201      	str	r2, [sp, #4]
 8003f8e:	9300      	str	r3, [sp, #0]
 8003f90:	462b      	mov	r3, r5
 8003f92:	4622      	mov	r2, r4
 8003f94:	4601      	mov	r1, r0
 8003f96:	4899      	ldr	r0, [pc, #612]	@ (80041fc <PIN_Setup+0x540>)
 8003f98:	f7ff f8da 	bl	8003150 <GPIO_Pin_Init>
			if(config->RX_Pin == USART2_RX_Pin.PA3)GPIO_Pin_Init(GPIOA, USART2_RX_Pin.PA3, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_2);
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	7a9b      	ldrb	r3, [r3, #10]
 8003fa0:	2203      	movs	r2, #3
 8003fa2:	4293      	cmp	r3, r2
 8003fa4:	d10f      	bne.n	8003fc6 <PIN_Setup+0x30a>
 8003fa6:	2003      	movs	r0, #3
 8003fa8:	2402      	movs	r4, #2
 8003faa:	2500      	movs	r5, #0
 8003fac:	2302      	movs	r3, #2
 8003fae:	2200      	movs	r2, #0
 8003fb0:	2107      	movs	r1, #7
 8003fb2:	9102      	str	r1, [sp, #8]
 8003fb4:	9201      	str	r2, [sp, #4]
 8003fb6:	9300      	str	r3, [sp, #0]
 8003fb8:	462b      	mov	r3, r5
 8003fba:	4622      	mov	r2, r4
 8003fbc:	4601      	mov	r1, r0
 8003fbe:	4890      	ldr	r0, [pc, #576]	@ (8004200 <PIN_Setup+0x544>)
 8003fc0:	f7ff f8c6 	bl	8003150 <GPIO_Pin_Init>
 8003fc4:	e013      	b.n	8003fee <PIN_Setup+0x332>
			else if(config->RX_Pin == USART2_RX_Pin.PD6)GPIO_Pin_Init(GPIOD, USART2_RX_Pin.PD6, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_2);
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	7a9b      	ldrb	r3, [r3, #10]
 8003fca:	2206      	movs	r2, #6
 8003fcc:	4293      	cmp	r3, r2
 8003fce:	d10e      	bne.n	8003fee <PIN_Setup+0x332>
 8003fd0:	2006      	movs	r0, #6
 8003fd2:	2402      	movs	r4, #2
 8003fd4:	2500      	movs	r5, #0
 8003fd6:	2302      	movs	r3, #2
 8003fd8:	2200      	movs	r2, #0
 8003fda:	2107      	movs	r1, #7
 8003fdc:	9102      	str	r1, [sp, #8]
 8003fde:	9201      	str	r2, [sp, #4]
 8003fe0:	9300      	str	r3, [sp, #0]
 8003fe2:	462b      	mov	r3, r5
 8003fe4:	4622      	mov	r2, r4
 8003fe6:	4601      	mov	r1, r0
 8003fe8:	4884      	ldr	r0, [pc, #528]	@ (80041fc <PIN_Setup+0x540>)
 8003fea:	f7ff f8b1 	bl	8003150 <GPIO_Pin_Init>
			if((config->mode == USART_Configuration.Mode.Synchronous)){
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	7a1b      	ldrb	r3, [r3, #8]
 8003ff2:	2202      	movs	r2, #2
 8003ff4:	4293      	cmp	r3, r2
 8003ff6:	d128      	bne.n	800404a <PIN_Setup+0x38e>
				if(config->CLK_Pin == USART2_CLK_Pin.PA4)GPIO_Pin_Init(GPIOA, USART2_CLK_Pin.PA4, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_2);
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	7adb      	ldrb	r3, [r3, #11]
 8003ffc:	2204      	movs	r2, #4
 8003ffe:	4293      	cmp	r3, r2
 8004000:	d10f      	bne.n	8004022 <PIN_Setup+0x366>
 8004002:	2004      	movs	r0, #4
 8004004:	2402      	movs	r4, #2
 8004006:	2500      	movs	r5, #0
 8004008:	2302      	movs	r3, #2
 800400a:	2200      	movs	r2, #0
 800400c:	2107      	movs	r1, #7
 800400e:	9102      	str	r1, [sp, #8]
 8004010:	9201      	str	r2, [sp, #4]
 8004012:	9300      	str	r3, [sp, #0]
 8004014:	462b      	mov	r3, r5
 8004016:	4622      	mov	r2, r4
 8004018:	4601      	mov	r1, r0
 800401a:	4879      	ldr	r0, [pc, #484]	@ (8004200 <PIN_Setup+0x544>)
 800401c:	f7ff f898 	bl	8003150 <GPIO_Pin_Init>
 8004020:	e013      	b.n	800404a <PIN_Setup+0x38e>
				else if(config->CLK_Pin == USART2_CLK_Pin.PD7)GPIO_Pin_Init(GPIOA, USART2_CLK_Pin.PD7, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_2);
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	7adb      	ldrb	r3, [r3, #11]
 8004026:	2207      	movs	r2, #7
 8004028:	4293      	cmp	r3, r2
 800402a:	d10e      	bne.n	800404a <PIN_Setup+0x38e>
 800402c:	2007      	movs	r0, #7
 800402e:	2402      	movs	r4, #2
 8004030:	2500      	movs	r5, #0
 8004032:	2302      	movs	r3, #2
 8004034:	2200      	movs	r2, #0
 8004036:	2107      	movs	r1, #7
 8004038:	9102      	str	r1, [sp, #8]
 800403a:	9201      	str	r2, [sp, #4]
 800403c:	9300      	str	r3, [sp, #0]
 800403e:	462b      	mov	r3, r5
 8004040:	4622      	mov	r2, r4
 8004042:	4601      	mov	r1, r0
 8004044:	486e      	ldr	r0, [pc, #440]	@ (8004200 <PIN_Setup+0x544>)
 8004046:	f7ff f883 	bl	8003150 <GPIO_Pin_Init>
			if((config->hardware_flow != USART_Configuration.Hardware_Flow.Disable) || (config->hardware_flow == USART_Configuration.Hardware_Flow.CTS_RTS_Enable))
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	7bdb      	ldrb	r3, [r3, #15]
 800404e:	2200      	movs	r2, #0
 8004050:	4293      	cmp	r3, r2
 8004052:	d105      	bne.n	8004060 <PIN_Setup+0x3a4>
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	7bdb      	ldrb	r3, [r3, #15]
 8004058:	2203      	movs	r2, #3
 800405a:	4293      	cmp	r3, r2
 800405c:	f040 83dd 	bne.w	800481a <PIN_Setup+0xb5e>
				if(config->hardware_flow == USART_Configuration.Hardware_Flow.CTS_Enable)
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	7bdb      	ldrb	r3, [r3, #15]
 8004064:	2201      	movs	r2, #1
 8004066:	4293      	cmp	r3, r2
 8004068:	d128      	bne.n	80040bc <PIN_Setup+0x400>
					if(config->CLK_Pin == USART2_CTS_Pin.PA0)
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	7adb      	ldrb	r3, [r3, #11]
 800406e:	2200      	movs	r2, #0
 8004070:	4293      	cmp	r3, r2
 8004072:	d10f      	bne.n	8004094 <PIN_Setup+0x3d8>
						GPIO_Pin_Init(GPIOA, USART2_CTS_Pin.PA0, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_2);
 8004074:	2000      	movs	r0, #0
 8004076:	2402      	movs	r4, #2
 8004078:	2500      	movs	r5, #0
 800407a:	2302      	movs	r3, #2
 800407c:	2200      	movs	r2, #0
 800407e:	2107      	movs	r1, #7
 8004080:	9102      	str	r1, [sp, #8]
 8004082:	9201      	str	r2, [sp, #4]
 8004084:	9300      	str	r3, [sp, #0]
 8004086:	462b      	mov	r3, r5
 8004088:	4622      	mov	r2, r4
 800408a:	4601      	mov	r1, r0
 800408c:	485c      	ldr	r0, [pc, #368]	@ (8004200 <PIN_Setup+0x544>)
 800408e:	f7ff f85f 	bl	8003150 <GPIO_Pin_Init>
 8004092:	e013      	b.n	80040bc <PIN_Setup+0x400>
					else if(config->CLK_Pin == USART2_CTS_Pin.PD3)
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	7adb      	ldrb	r3, [r3, #11]
 8004098:	2203      	movs	r2, #3
 800409a:	4293      	cmp	r3, r2
 800409c:	d10e      	bne.n	80040bc <PIN_Setup+0x400>
						GPIO_Pin_Init(GPIOD, USART2_CTS_Pin.PD3, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_2);
 800409e:	2003      	movs	r0, #3
 80040a0:	2402      	movs	r4, #2
 80040a2:	2500      	movs	r5, #0
 80040a4:	2302      	movs	r3, #2
 80040a6:	2200      	movs	r2, #0
 80040a8:	2107      	movs	r1, #7
 80040aa:	9102      	str	r1, [sp, #8]
 80040ac:	9201      	str	r2, [sp, #4]
 80040ae:	9300      	str	r3, [sp, #0]
 80040b0:	462b      	mov	r3, r5
 80040b2:	4622      	mov	r2, r4
 80040b4:	4601      	mov	r1, r0
 80040b6:	4851      	ldr	r0, [pc, #324]	@ (80041fc <PIN_Setup+0x540>)
 80040b8:	f7ff f84a 	bl	8003150 <GPIO_Pin_Init>
				if((config->hardware_flow == USART_Configuration.Hardware_Flow.RTS_Enable) || (config->hardware_flow == USART_Configuration.Hardware_Flow.CTS_RTS_Enable))
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	7bdb      	ldrb	r3, [r3, #15]
 80040c0:	2202      	movs	r2, #2
 80040c2:	4293      	cmp	r3, r2
 80040c4:	d005      	beq.n	80040d2 <PIN_Setup+0x416>
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	7bdb      	ldrb	r3, [r3, #15]
 80040ca:	2203      	movs	r2, #3
 80040cc:	4293      	cmp	r3, r2
 80040ce:	f040 83a4 	bne.w	800481a <PIN_Setup+0xb5e>
					if(config->CLK_Pin == USART2_RTS_Pin.PA1)
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	7adb      	ldrb	r3, [r3, #11]
 80040d6:	2201      	movs	r2, #1
 80040d8:	4293      	cmp	r3, r2
 80040da:	d10f      	bne.n	80040fc <PIN_Setup+0x440>
						GPIO_Pin_Init(GPIOA, USART2_RTS_Pin.PA1, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_2);
 80040dc:	2001      	movs	r0, #1
 80040de:	2402      	movs	r4, #2
 80040e0:	2500      	movs	r5, #0
 80040e2:	2302      	movs	r3, #2
 80040e4:	2200      	movs	r2, #0
 80040e6:	2107      	movs	r1, #7
 80040e8:	9102      	str	r1, [sp, #8]
 80040ea:	9201      	str	r2, [sp, #4]
 80040ec:	9300      	str	r3, [sp, #0]
 80040ee:	462b      	mov	r3, r5
 80040f0:	4622      	mov	r2, r4
 80040f2:	4601      	mov	r1, r0
 80040f4:	4842      	ldr	r0, [pc, #264]	@ (8004200 <PIN_Setup+0x544>)
 80040f6:	f7ff f82b 	bl	8003150 <GPIO_Pin_Init>
			if((config->hardware_flow != USART_Configuration.Hardware_Flow.Disable) || (config->hardware_flow == USART_Configuration.Hardware_Flow.CTS_RTS_Enable))
 80040fa:	e38e      	b.n	800481a <PIN_Setup+0xb5e>
					else if(config->CLK_Pin == USART2_RTS_Pin.PD4)
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	7adb      	ldrb	r3, [r3, #11]
 8004100:	2204      	movs	r2, #4
 8004102:	4293      	cmp	r3, r2
 8004104:	f040 8389 	bne.w	800481a <PIN_Setup+0xb5e>
						GPIO_Pin_Init(GPIOD, USART2_RTS_Pin.PD4, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_2);
 8004108:	2004      	movs	r0, #4
 800410a:	2402      	movs	r4, #2
 800410c:	2500      	movs	r5, #0
 800410e:	2302      	movs	r3, #2
 8004110:	2200      	movs	r2, #0
 8004112:	2107      	movs	r1, #7
 8004114:	9102      	str	r1, [sp, #8]
 8004116:	9201      	str	r2, [sp, #4]
 8004118:	9300      	str	r3, [sp, #0]
 800411a:	462b      	mov	r3, r5
 800411c:	4622      	mov	r2, r4
 800411e:	4601      	mov	r1, r0
 8004120:	4836      	ldr	r0, [pc, #216]	@ (80041fc <PIN_Setup+0x540>)
 8004122:	f7ff f815 	bl	8003150 <GPIO_Pin_Init>
			if((config->hardware_flow != USART_Configuration.Hardware_Flow.Disable) || (config->hardware_flow == USART_Configuration.Hardware_Flow.CTS_RTS_Enable))
 8004126:	e378      	b.n	800481a <PIN_Setup+0xb5e>
		else if((config->mode == USART_Configuration.Mode.SmartCard) ||
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	7a1b      	ldrb	r3, [r3, #8]
 800412c:	2206      	movs	r2, #6
 800412e:	4293      	cmp	r3, r2
 8004130:	d00a      	beq.n	8004148 <PIN_Setup+0x48c>
				(config->mode == USART_Configuration.Mode.SmartCard_Clock) ||
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	7a1b      	ldrb	r3, [r3, #8]
 8004136:	2207      	movs	r2, #7
		else if((config->mode == USART_Configuration.Mode.SmartCard) ||
 8004138:	4293      	cmp	r3, r2
 800413a:	d005      	beq.n	8004148 <PIN_Setup+0x48c>
				(config->mode == USART_Configuration.Mode.Single_Wire_Half_Duplex))
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	7a1b      	ldrb	r3, [r3, #8]
 8004140:	2203      	movs	r2, #3
				(config->mode == USART_Configuration.Mode.SmartCard_Clock) ||
 8004142:	4293      	cmp	r3, r2
 8004144:	f040 836c 	bne.w	8004820 <PIN_Setup+0xb64>
			if(config->TX_Pin == USART2_TX_Pin.PA2)
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	7a5b      	ldrb	r3, [r3, #9]
 800414c:	2202      	movs	r2, #2
 800414e:	4293      	cmp	r3, r2
 8004150:	d10f      	bne.n	8004172 <PIN_Setup+0x4b6>
				GPIO_Pin_Init(GPIOA, USART2_TX_Pin.PA2, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_2);
 8004152:	2002      	movs	r0, #2
 8004154:	2402      	movs	r4, #2
 8004156:	2500      	movs	r5, #0
 8004158:	2302      	movs	r3, #2
 800415a:	2200      	movs	r2, #0
 800415c:	2107      	movs	r1, #7
 800415e:	9102      	str	r1, [sp, #8]
 8004160:	9201      	str	r2, [sp, #4]
 8004162:	9300      	str	r3, [sp, #0]
 8004164:	462b      	mov	r3, r5
 8004166:	4622      	mov	r2, r4
 8004168:	4601      	mov	r1, r0
 800416a:	4825      	ldr	r0, [pc, #148]	@ (8004200 <PIN_Setup+0x544>)
 800416c:	f7fe fff0 	bl	8003150 <GPIO_Pin_Init>
 8004170:	e013      	b.n	800419a <PIN_Setup+0x4de>
			else if(config->TX_Pin == USART2_TX_Pin.PD5)
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	7a5b      	ldrb	r3, [r3, #9]
 8004176:	2205      	movs	r2, #5
 8004178:	4293      	cmp	r3, r2
 800417a:	d10e      	bne.n	800419a <PIN_Setup+0x4de>
				GPIO_Pin_Init(GPIOD, USART2_TX_Pin.PD5, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_2);
 800417c:	2005      	movs	r0, #5
 800417e:	2402      	movs	r4, #2
 8004180:	2500      	movs	r5, #0
 8004182:	2302      	movs	r3, #2
 8004184:	2200      	movs	r2, #0
 8004186:	2107      	movs	r1, #7
 8004188:	9102      	str	r1, [sp, #8]
 800418a:	9201      	str	r2, [sp, #4]
 800418c:	9300      	str	r3, [sp, #0]
 800418e:	462b      	mov	r3, r5
 8004190:	4622      	mov	r2, r4
 8004192:	4601      	mov	r1, r0
 8004194:	4819      	ldr	r0, [pc, #100]	@ (80041fc <PIN_Setup+0x540>)
 8004196:	f7fe ffdb 	bl	8003150 <GPIO_Pin_Init>
			if((config->mode == USART_Configuration.Mode.SmartCard_Clock))
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	7a1b      	ldrb	r3, [r3, #8]
 800419e:	2207      	movs	r2, #7
 80041a0:	4293      	cmp	r3, r2
 80041a2:	f040 833d 	bne.w	8004820 <PIN_Setup+0xb64>
				if(config->CLK_Pin == USART2_CLK_Pin.PA4)
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	7adb      	ldrb	r3, [r3, #11]
 80041aa:	2204      	movs	r2, #4
 80041ac:	4293      	cmp	r3, r2
 80041ae:	d10f      	bne.n	80041d0 <PIN_Setup+0x514>
					GPIO_Pin_Init(GPIOA, USART2_CLK_Pin.PA4, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_2);
 80041b0:	2004      	movs	r0, #4
 80041b2:	2402      	movs	r4, #2
 80041b4:	2500      	movs	r5, #0
 80041b6:	2302      	movs	r3, #2
 80041b8:	2200      	movs	r2, #0
 80041ba:	2107      	movs	r1, #7
 80041bc:	9102      	str	r1, [sp, #8]
 80041be:	9201      	str	r2, [sp, #4]
 80041c0:	9300      	str	r3, [sp, #0]
 80041c2:	462b      	mov	r3, r5
 80041c4:	4622      	mov	r2, r4
 80041c6:	4601      	mov	r1, r0
 80041c8:	480d      	ldr	r0, [pc, #52]	@ (8004200 <PIN_Setup+0x544>)
 80041ca:	f7fe ffc1 	bl	8003150 <GPIO_Pin_Init>
}
 80041ce:	e327      	b.n	8004820 <PIN_Setup+0xb64>
				else if(config->CLK_Pin == USART2_CLK_Pin.PD7)
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	7adb      	ldrb	r3, [r3, #11]
 80041d4:	2207      	movs	r2, #7
 80041d6:	4293      	cmp	r3, r2
 80041d8:	f040 8322 	bne.w	8004820 <PIN_Setup+0xb64>
					GPIO_Pin_Init(GPIOA, USART2_CLK_Pin.PD7, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_2);
 80041dc:	2007      	movs	r0, #7
 80041de:	2402      	movs	r4, #2
 80041e0:	2500      	movs	r5, #0
 80041e2:	2302      	movs	r3, #2
 80041e4:	2200      	movs	r2, #0
 80041e6:	2107      	movs	r1, #7
 80041e8:	9102      	str	r1, [sp, #8]
 80041ea:	9201      	str	r2, [sp, #4]
 80041ec:	9300      	str	r3, [sp, #0]
 80041ee:	462b      	mov	r3, r5
 80041f0:	4622      	mov	r2, r4
 80041f2:	4601      	mov	r1, r0
 80041f4:	4802      	ldr	r0, [pc, #8]	@ (8004200 <PIN_Setup+0x544>)
 80041f6:	f7fe ffab 	bl	8003150 <GPIO_Pin_Init>
}
 80041fa:	e311      	b.n	8004820 <PIN_Setup+0xb64>
 80041fc:	40020c00 	.word	0x40020c00
 8004200:	40020000 	.word	0x40020000
	else if(config->Port == USART3)
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	4a9a      	ldr	r2, [pc, #616]	@ (8004474 <PIN_Setup+0x7b8>)
 800420a:	4293      	cmp	r3, r2
 800420c:	f040 81b5 	bne.w	800457a <PIN_Setup+0x8be>
		__usart_3_config__ = config;
 8004210:	4a99      	ldr	r2, [pc, #612]	@ (8004478 <PIN_Setup+0x7bc>)
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	6013      	str	r3, [r2, #0]
		if((config->mode == USART_Configuration.Mode.Asynchronous) ||
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	7a1b      	ldrb	r3, [r3, #8]
 800421a:	2201      	movs	r2, #1
 800421c:	4293      	cmp	r3, r2
 800421e:	d00f      	beq.n	8004240 <PIN_Setup+0x584>
				(config->mode == USART_Configuration.Mode.Synchronous) ||
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	7a1b      	ldrb	r3, [r3, #8]
 8004224:	2202      	movs	r2, #2
		if((config->mode == USART_Configuration.Mode.Asynchronous) ||
 8004226:	4293      	cmp	r3, r2
 8004228:	d00a      	beq.n	8004240 <PIN_Setup+0x584>
				(config->mode == USART_Configuration.Mode.IrDA) ||
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	7a1b      	ldrb	r3, [r3, #8]
 800422e:	2204      	movs	r2, #4
				(config->mode == USART_Configuration.Mode.Synchronous) ||
 8004230:	4293      	cmp	r3, r2
 8004232:	d005      	beq.n	8004240 <PIN_Setup+0x584>
				(config->mode == USART_Configuration.Mode.LIN) )
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	7a1b      	ldrb	r3, [r3, #8]
 8004238:	2205      	movs	r2, #5
				(config->mode == USART_Configuration.Mode.IrDA) ||
 800423a:	4293      	cmp	r3, r2
 800423c:	f040 8124 	bne.w	8004488 <PIN_Setup+0x7cc>
			if(config->TX_Pin == USART3_TX_Pin.PB11)GPIO_Pin_Init(GPIOA, USART3_TX_Pin.PB11, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_3);
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	7a5b      	ldrb	r3, [r3, #9]
 8004244:	220b      	movs	r2, #11
 8004246:	4293      	cmp	r3, r2
 8004248:	d10f      	bne.n	800426a <PIN_Setup+0x5ae>
 800424a:	200b      	movs	r0, #11
 800424c:	2402      	movs	r4, #2
 800424e:	2500      	movs	r5, #0
 8004250:	2302      	movs	r3, #2
 8004252:	2200      	movs	r2, #0
 8004254:	2107      	movs	r1, #7
 8004256:	9102      	str	r1, [sp, #8]
 8004258:	9201      	str	r2, [sp, #4]
 800425a:	9300      	str	r3, [sp, #0]
 800425c:	462b      	mov	r3, r5
 800425e:	4622      	mov	r2, r4
 8004260:	4601      	mov	r1, r0
 8004262:	4886      	ldr	r0, [pc, #536]	@ (800447c <PIN_Setup+0x7c0>)
 8004264:	f7fe ff74 	bl	8003150 <GPIO_Pin_Init>
 8004268:	e028      	b.n	80042bc <PIN_Setup+0x600>
			else if(config->TX_Pin == USART3_TX_Pin.PC10)GPIO_Pin_Init(GPIOB, USART3_TX_Pin.PC10, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_3);
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	7a5b      	ldrb	r3, [r3, #9]
 800426e:	220a      	movs	r2, #10
 8004270:	4293      	cmp	r3, r2
 8004272:	d10f      	bne.n	8004294 <PIN_Setup+0x5d8>
 8004274:	200a      	movs	r0, #10
 8004276:	2402      	movs	r4, #2
 8004278:	2500      	movs	r5, #0
 800427a:	2302      	movs	r3, #2
 800427c:	2200      	movs	r2, #0
 800427e:	2107      	movs	r1, #7
 8004280:	9102      	str	r1, [sp, #8]
 8004282:	9201      	str	r2, [sp, #4]
 8004284:	9300      	str	r3, [sp, #0]
 8004286:	462b      	mov	r3, r5
 8004288:	4622      	mov	r2, r4
 800428a:	4601      	mov	r1, r0
 800428c:	487c      	ldr	r0, [pc, #496]	@ (8004480 <PIN_Setup+0x7c4>)
 800428e:	f7fe ff5f 	bl	8003150 <GPIO_Pin_Init>
 8004292:	e013      	b.n	80042bc <PIN_Setup+0x600>
			else if(config->TX_Pin == USART3_TX_Pin.PD8)GPIO_Pin_Init(GPIOB, USART3_TX_Pin.PD8, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_3);
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	7a5b      	ldrb	r3, [r3, #9]
 8004298:	2208      	movs	r2, #8
 800429a:	4293      	cmp	r3, r2
 800429c:	d10e      	bne.n	80042bc <PIN_Setup+0x600>
 800429e:	2008      	movs	r0, #8
 80042a0:	2402      	movs	r4, #2
 80042a2:	2500      	movs	r5, #0
 80042a4:	2302      	movs	r3, #2
 80042a6:	2200      	movs	r2, #0
 80042a8:	2107      	movs	r1, #7
 80042aa:	9102      	str	r1, [sp, #8]
 80042ac:	9201      	str	r2, [sp, #4]
 80042ae:	9300      	str	r3, [sp, #0]
 80042b0:	462b      	mov	r3, r5
 80042b2:	4622      	mov	r2, r4
 80042b4:	4601      	mov	r1, r0
 80042b6:	4872      	ldr	r0, [pc, #456]	@ (8004480 <PIN_Setup+0x7c4>)
 80042b8:	f7fe ff4a 	bl	8003150 <GPIO_Pin_Init>
			if(config->RX_Pin == USART3_RX_Pin.PB10)GPIO_Pin_Init(GPIOA, USART3_RX_Pin.PB10, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_3);
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	7a9b      	ldrb	r3, [r3, #10]
 80042c0:	220a      	movs	r2, #10
 80042c2:	4293      	cmp	r3, r2
 80042c4:	d10f      	bne.n	80042e6 <PIN_Setup+0x62a>
 80042c6:	200a      	movs	r0, #10
 80042c8:	2402      	movs	r4, #2
 80042ca:	2500      	movs	r5, #0
 80042cc:	2302      	movs	r3, #2
 80042ce:	2200      	movs	r2, #0
 80042d0:	2107      	movs	r1, #7
 80042d2:	9102      	str	r1, [sp, #8]
 80042d4:	9201      	str	r2, [sp, #4]
 80042d6:	9300      	str	r3, [sp, #0]
 80042d8:	462b      	mov	r3, r5
 80042da:	4622      	mov	r2, r4
 80042dc:	4601      	mov	r1, r0
 80042de:	4867      	ldr	r0, [pc, #412]	@ (800447c <PIN_Setup+0x7c0>)
 80042e0:	f7fe ff36 	bl	8003150 <GPIO_Pin_Init>
 80042e4:	e028      	b.n	8004338 <PIN_Setup+0x67c>
			else if(config->RX_Pin == USART3_RX_Pin.PC11)GPIO_Pin_Init(GPIOB, USART3_RX_Pin.PC11, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_3);
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	7a9b      	ldrb	r3, [r3, #10]
 80042ea:	220b      	movs	r2, #11
 80042ec:	4293      	cmp	r3, r2
 80042ee:	d10f      	bne.n	8004310 <PIN_Setup+0x654>
 80042f0:	200b      	movs	r0, #11
 80042f2:	2402      	movs	r4, #2
 80042f4:	2500      	movs	r5, #0
 80042f6:	2302      	movs	r3, #2
 80042f8:	2200      	movs	r2, #0
 80042fa:	2107      	movs	r1, #7
 80042fc:	9102      	str	r1, [sp, #8]
 80042fe:	9201      	str	r2, [sp, #4]
 8004300:	9300      	str	r3, [sp, #0]
 8004302:	462b      	mov	r3, r5
 8004304:	4622      	mov	r2, r4
 8004306:	4601      	mov	r1, r0
 8004308:	485d      	ldr	r0, [pc, #372]	@ (8004480 <PIN_Setup+0x7c4>)
 800430a:	f7fe ff21 	bl	8003150 <GPIO_Pin_Init>
 800430e:	e013      	b.n	8004338 <PIN_Setup+0x67c>
			else if(config->TX_Pin == USART3_TX_Pin.PD8)GPIO_Pin_Init(GPIOB, USART3_TX_Pin.PD8, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_3);
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	7a5b      	ldrb	r3, [r3, #9]
 8004314:	2208      	movs	r2, #8
 8004316:	4293      	cmp	r3, r2
 8004318:	d10e      	bne.n	8004338 <PIN_Setup+0x67c>
 800431a:	2008      	movs	r0, #8
 800431c:	2402      	movs	r4, #2
 800431e:	2500      	movs	r5, #0
 8004320:	2302      	movs	r3, #2
 8004322:	2200      	movs	r2, #0
 8004324:	2107      	movs	r1, #7
 8004326:	9102      	str	r1, [sp, #8]
 8004328:	9201      	str	r2, [sp, #4]
 800432a:	9300      	str	r3, [sp, #0]
 800432c:	462b      	mov	r3, r5
 800432e:	4622      	mov	r2, r4
 8004330:	4601      	mov	r1, r0
 8004332:	4853      	ldr	r0, [pc, #332]	@ (8004480 <PIN_Setup+0x7c4>)
 8004334:	f7fe ff0c 	bl	8003150 <GPIO_Pin_Init>
			if((config->mode == USART_Configuration.Mode.Synchronous))
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	7a1b      	ldrb	r3, [r3, #8]
 800433c:	2202      	movs	r2, #2
 800433e:	4293      	cmp	r3, r2
 8004340:	d128      	bne.n	8004394 <PIN_Setup+0x6d8>
				if(config->CLK_Pin == USART3_CLK_Pin.PB12)GPIO_Pin_Init(GPIOB, USART3_CLK_Pin.PB12, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_3);
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	7adb      	ldrb	r3, [r3, #11]
 8004346:	220c      	movs	r2, #12
 8004348:	4293      	cmp	r3, r2
 800434a:	d10f      	bne.n	800436c <PIN_Setup+0x6b0>
 800434c:	200c      	movs	r0, #12
 800434e:	2402      	movs	r4, #2
 8004350:	2500      	movs	r5, #0
 8004352:	2302      	movs	r3, #2
 8004354:	2200      	movs	r2, #0
 8004356:	2107      	movs	r1, #7
 8004358:	9102      	str	r1, [sp, #8]
 800435a:	9201      	str	r2, [sp, #4]
 800435c:	9300      	str	r3, [sp, #0]
 800435e:	462b      	mov	r3, r5
 8004360:	4622      	mov	r2, r4
 8004362:	4601      	mov	r1, r0
 8004364:	4846      	ldr	r0, [pc, #280]	@ (8004480 <PIN_Setup+0x7c4>)
 8004366:	f7fe fef3 	bl	8003150 <GPIO_Pin_Init>
 800436a:	e013      	b.n	8004394 <PIN_Setup+0x6d8>
				else if(config->CLK_Pin == USART3_CLK_Pin.PD10)GPIO_Pin_Init(GPIOD, USART3_CLK_Pin.PD10, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_3);
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	7adb      	ldrb	r3, [r3, #11]
 8004370:	220a      	movs	r2, #10
 8004372:	4293      	cmp	r3, r2
 8004374:	d10e      	bne.n	8004394 <PIN_Setup+0x6d8>
 8004376:	200a      	movs	r0, #10
 8004378:	2402      	movs	r4, #2
 800437a:	2500      	movs	r5, #0
 800437c:	2302      	movs	r3, #2
 800437e:	2200      	movs	r2, #0
 8004380:	2107      	movs	r1, #7
 8004382:	9102      	str	r1, [sp, #8]
 8004384:	9201      	str	r2, [sp, #4]
 8004386:	9300      	str	r3, [sp, #0]
 8004388:	462b      	mov	r3, r5
 800438a:	4622      	mov	r2, r4
 800438c:	4601      	mov	r1, r0
 800438e:	483d      	ldr	r0, [pc, #244]	@ (8004484 <PIN_Setup+0x7c8>)
 8004390:	f7fe fede 	bl	8003150 <GPIO_Pin_Init>
			if(config->hardware_flow != USART_Configuration.Hardware_Flow.Disable)
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	7bdb      	ldrb	r3, [r3, #15]
 8004398:	2200      	movs	r2, #0
 800439a:	4293      	cmp	r3, r2
 800439c:	f000 823f 	beq.w	800481e <PIN_Setup+0xb62>
				if((config->hardware_flow == USART_Configuration.Hardware_Flow.CTS_Enable) || (config->hardware_flow == USART_Configuration.Hardware_Flow.CTS_RTS_Enable))
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	7bdb      	ldrb	r3, [r3, #15]
 80043a4:	2201      	movs	r2, #1
 80043a6:	4293      	cmp	r3, r2
 80043a8:	d004      	beq.n	80043b4 <PIN_Setup+0x6f8>
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	7bdb      	ldrb	r3, [r3, #15]
 80043ae:	2203      	movs	r2, #3
 80043b0:	4293      	cmp	r3, r2
 80043b2:	d128      	bne.n	8004406 <PIN_Setup+0x74a>
					if(config->CLK_Pin == USART3_CTS_Pin.PB13)GPIO_Pin_Init(GPIOB, USART3_CTS_Pin.PB13, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_3);
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	7adb      	ldrb	r3, [r3, #11]
 80043b8:	2200      	movs	r2, #0
 80043ba:	4293      	cmp	r3, r2
 80043bc:	d10f      	bne.n	80043de <PIN_Setup+0x722>
 80043be:	2000      	movs	r0, #0
 80043c0:	2402      	movs	r4, #2
 80043c2:	2500      	movs	r5, #0
 80043c4:	2302      	movs	r3, #2
 80043c6:	2200      	movs	r2, #0
 80043c8:	2107      	movs	r1, #7
 80043ca:	9102      	str	r1, [sp, #8]
 80043cc:	9201      	str	r2, [sp, #4]
 80043ce:	9300      	str	r3, [sp, #0]
 80043d0:	462b      	mov	r3, r5
 80043d2:	4622      	mov	r2, r4
 80043d4:	4601      	mov	r1, r0
 80043d6:	482a      	ldr	r0, [pc, #168]	@ (8004480 <PIN_Setup+0x7c4>)
 80043d8:	f7fe feba 	bl	8003150 <GPIO_Pin_Init>
 80043dc:	e013      	b.n	8004406 <PIN_Setup+0x74a>
					else if(config->CLK_Pin == USART3_CTS_Pin.PD11)GPIO_Pin_Init(GPIOD, USART3_CTS_Pin.PD11, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_3);
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	7adb      	ldrb	r3, [r3, #11]
 80043e2:	2203      	movs	r2, #3
 80043e4:	4293      	cmp	r3, r2
 80043e6:	d10e      	bne.n	8004406 <PIN_Setup+0x74a>
 80043e8:	2003      	movs	r0, #3
 80043ea:	2402      	movs	r4, #2
 80043ec:	2500      	movs	r5, #0
 80043ee:	2302      	movs	r3, #2
 80043f0:	2200      	movs	r2, #0
 80043f2:	2107      	movs	r1, #7
 80043f4:	9102      	str	r1, [sp, #8]
 80043f6:	9201      	str	r2, [sp, #4]
 80043f8:	9300      	str	r3, [sp, #0]
 80043fa:	462b      	mov	r3, r5
 80043fc:	4622      	mov	r2, r4
 80043fe:	4601      	mov	r1, r0
 8004400:	4820      	ldr	r0, [pc, #128]	@ (8004484 <PIN_Setup+0x7c8>)
 8004402:	f7fe fea5 	bl	8003150 <GPIO_Pin_Init>
				if((config->hardware_flow == USART_Configuration.Hardware_Flow.RTS_Enable) || (config->hardware_flow == USART_Configuration.Hardware_Flow.CTS_RTS_Enable))
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	7bdb      	ldrb	r3, [r3, #15]
 800440a:	2202      	movs	r2, #2
 800440c:	4293      	cmp	r3, r2
 800440e:	d005      	beq.n	800441c <PIN_Setup+0x760>
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	7bdb      	ldrb	r3, [r3, #15]
 8004414:	2203      	movs	r2, #3
 8004416:	4293      	cmp	r3, r2
 8004418:	f040 8201 	bne.w	800481e <PIN_Setup+0xb62>
					if(config->CLK_Pin == USART3_RTS_Pin.PB14)GPIO_Pin_Init(GPIOB, USART3_RTS_Pin.PB14, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_3);
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	7adb      	ldrb	r3, [r3, #11]
 8004420:	2201      	movs	r2, #1
 8004422:	4293      	cmp	r3, r2
 8004424:	d10f      	bne.n	8004446 <PIN_Setup+0x78a>
 8004426:	2001      	movs	r0, #1
 8004428:	2402      	movs	r4, #2
 800442a:	2500      	movs	r5, #0
 800442c:	2302      	movs	r3, #2
 800442e:	2200      	movs	r2, #0
 8004430:	2107      	movs	r1, #7
 8004432:	9102      	str	r1, [sp, #8]
 8004434:	9201      	str	r2, [sp, #4]
 8004436:	9300      	str	r3, [sp, #0]
 8004438:	462b      	mov	r3, r5
 800443a:	4622      	mov	r2, r4
 800443c:	4601      	mov	r1, r0
 800443e:	4810      	ldr	r0, [pc, #64]	@ (8004480 <PIN_Setup+0x7c4>)
 8004440:	f7fe fe86 	bl	8003150 <GPIO_Pin_Init>
			if(config->hardware_flow != USART_Configuration.Hardware_Flow.Disable)
 8004444:	e1eb      	b.n	800481e <PIN_Setup+0xb62>
					else if(config->CLK_Pin == USART3_RTS_Pin.PD12)GPIO_Pin_Init(GPIOD, USART3_RTS_Pin.PD12, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_3);
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	7adb      	ldrb	r3, [r3, #11]
 800444a:	2204      	movs	r2, #4
 800444c:	4293      	cmp	r3, r2
 800444e:	f040 81e6 	bne.w	800481e <PIN_Setup+0xb62>
 8004452:	2004      	movs	r0, #4
 8004454:	2402      	movs	r4, #2
 8004456:	2500      	movs	r5, #0
 8004458:	2302      	movs	r3, #2
 800445a:	2200      	movs	r2, #0
 800445c:	2107      	movs	r1, #7
 800445e:	9102      	str	r1, [sp, #8]
 8004460:	9201      	str	r2, [sp, #4]
 8004462:	9300      	str	r3, [sp, #0]
 8004464:	462b      	mov	r3, r5
 8004466:	4622      	mov	r2, r4
 8004468:	4601      	mov	r1, r0
 800446a:	4806      	ldr	r0, [pc, #24]	@ (8004484 <PIN_Setup+0x7c8>)
 800446c:	f7fe fe70 	bl	8003150 <GPIO_Pin_Init>
			if(config->hardware_flow != USART_Configuration.Hardware_Flow.Disable)
 8004470:	e1d5      	b.n	800481e <PIN_Setup+0xb62>
 8004472:	bf00      	nop
 8004474:	40004800 	.word	0x40004800
 8004478:	200008d0 	.word	0x200008d0
 800447c:	40020000 	.word	0x40020000
 8004480:	40020400 	.word	0x40020400
 8004484:	40020c00 	.word	0x40020c00
		else if((config->mode == USART_Configuration.Mode.SmartCard) ||
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	7a1b      	ldrb	r3, [r3, #8]
 800448c:	2206      	movs	r2, #6
 800448e:	4293      	cmp	r3, r2
 8004490:	d00a      	beq.n	80044a8 <PIN_Setup+0x7ec>
				(config->mode == USART_Configuration.Mode.SmartCard_Clock) ||
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	7a1b      	ldrb	r3, [r3, #8]
 8004496:	2207      	movs	r2, #7
		else if((config->mode == USART_Configuration.Mode.SmartCard) ||
 8004498:	4293      	cmp	r3, r2
 800449a:	d005      	beq.n	80044a8 <PIN_Setup+0x7ec>
				(config->mode == USART_Configuration.Mode.Single_Wire_Half_Duplex) )
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	7a1b      	ldrb	r3, [r3, #8]
 80044a0:	2203      	movs	r2, #3
				(config->mode == USART_Configuration.Mode.SmartCard_Clock) ||
 80044a2:	4293      	cmp	r3, r2
 80044a4:	f040 81bc 	bne.w	8004820 <PIN_Setup+0xb64>
			if(config->TX_Pin == USART3_TX_Pin.PB11)GPIO_Pin_Init(GPIOA, USART3_TX_Pin.PB11, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_3);
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	7a5b      	ldrb	r3, [r3, #9]
 80044ac:	220b      	movs	r2, #11
 80044ae:	4293      	cmp	r3, r2
 80044b0:	d10f      	bne.n	80044d2 <PIN_Setup+0x816>
 80044b2:	200b      	movs	r0, #11
 80044b4:	2402      	movs	r4, #2
 80044b6:	2500      	movs	r5, #0
 80044b8:	2302      	movs	r3, #2
 80044ba:	2200      	movs	r2, #0
 80044bc:	2107      	movs	r1, #7
 80044be:	9102      	str	r1, [sp, #8]
 80044c0:	9201      	str	r2, [sp, #4]
 80044c2:	9300      	str	r3, [sp, #0]
 80044c4:	462b      	mov	r3, r5
 80044c6:	4622      	mov	r2, r4
 80044c8:	4601      	mov	r1, r0
 80044ca:	4883      	ldr	r0, [pc, #524]	@ (80046d8 <PIN_Setup+0xa1c>)
 80044cc:	f7fe fe40 	bl	8003150 <GPIO_Pin_Init>
 80044d0:	e028      	b.n	8004524 <PIN_Setup+0x868>
			else if(config->TX_Pin == USART3_TX_Pin.PC10)GPIO_Pin_Init(GPIOB, USART3_TX_Pin.PC10, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_3);
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	7a5b      	ldrb	r3, [r3, #9]
 80044d6:	220a      	movs	r2, #10
 80044d8:	4293      	cmp	r3, r2
 80044da:	d10f      	bne.n	80044fc <PIN_Setup+0x840>
 80044dc:	200a      	movs	r0, #10
 80044de:	2402      	movs	r4, #2
 80044e0:	2500      	movs	r5, #0
 80044e2:	2302      	movs	r3, #2
 80044e4:	2200      	movs	r2, #0
 80044e6:	2107      	movs	r1, #7
 80044e8:	9102      	str	r1, [sp, #8]
 80044ea:	9201      	str	r2, [sp, #4]
 80044ec:	9300      	str	r3, [sp, #0]
 80044ee:	462b      	mov	r3, r5
 80044f0:	4622      	mov	r2, r4
 80044f2:	4601      	mov	r1, r0
 80044f4:	4879      	ldr	r0, [pc, #484]	@ (80046dc <PIN_Setup+0xa20>)
 80044f6:	f7fe fe2b 	bl	8003150 <GPIO_Pin_Init>
 80044fa:	e013      	b.n	8004524 <PIN_Setup+0x868>
			else if(config->TX_Pin == USART3_TX_Pin.PD8)GPIO_Pin_Init(GPIOB, USART3_TX_Pin.PD8, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_3);
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	7a5b      	ldrb	r3, [r3, #9]
 8004500:	2208      	movs	r2, #8
 8004502:	4293      	cmp	r3, r2
 8004504:	d10e      	bne.n	8004524 <PIN_Setup+0x868>
 8004506:	2008      	movs	r0, #8
 8004508:	2402      	movs	r4, #2
 800450a:	2500      	movs	r5, #0
 800450c:	2302      	movs	r3, #2
 800450e:	2200      	movs	r2, #0
 8004510:	2107      	movs	r1, #7
 8004512:	9102      	str	r1, [sp, #8]
 8004514:	9201      	str	r2, [sp, #4]
 8004516:	9300      	str	r3, [sp, #0]
 8004518:	462b      	mov	r3, r5
 800451a:	4622      	mov	r2, r4
 800451c:	4601      	mov	r1, r0
 800451e:	486f      	ldr	r0, [pc, #444]	@ (80046dc <PIN_Setup+0xa20>)
 8004520:	f7fe fe16 	bl	8003150 <GPIO_Pin_Init>
			if(config->CLK_Pin == USART3_CLK_Pin.PB12)GPIO_Pin_Init(GPIOB, USART3_CLK_Pin.PB12, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_3);
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	7adb      	ldrb	r3, [r3, #11]
 8004528:	220c      	movs	r2, #12
 800452a:	4293      	cmp	r3, r2
 800452c:	d10f      	bne.n	800454e <PIN_Setup+0x892>
 800452e:	200c      	movs	r0, #12
 8004530:	2402      	movs	r4, #2
 8004532:	2500      	movs	r5, #0
 8004534:	2302      	movs	r3, #2
 8004536:	2200      	movs	r2, #0
 8004538:	2107      	movs	r1, #7
 800453a:	9102      	str	r1, [sp, #8]
 800453c:	9201      	str	r2, [sp, #4]
 800453e:	9300      	str	r3, [sp, #0]
 8004540:	462b      	mov	r3, r5
 8004542:	4622      	mov	r2, r4
 8004544:	4601      	mov	r1, r0
 8004546:	4865      	ldr	r0, [pc, #404]	@ (80046dc <PIN_Setup+0xa20>)
 8004548:	f7fe fe02 	bl	8003150 <GPIO_Pin_Init>
}
 800454c:	e168      	b.n	8004820 <PIN_Setup+0xb64>
			else if(config->CLK_Pin == USART3_CLK_Pin.PD10)GPIO_Pin_Init(GPIOD, USART3_CLK_Pin.PD10, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_3);
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	7adb      	ldrb	r3, [r3, #11]
 8004552:	220a      	movs	r2, #10
 8004554:	4293      	cmp	r3, r2
 8004556:	f040 8163 	bne.w	8004820 <PIN_Setup+0xb64>
 800455a:	200a      	movs	r0, #10
 800455c:	2402      	movs	r4, #2
 800455e:	2500      	movs	r5, #0
 8004560:	2302      	movs	r3, #2
 8004562:	2200      	movs	r2, #0
 8004564:	2107      	movs	r1, #7
 8004566:	9102      	str	r1, [sp, #8]
 8004568:	9201      	str	r2, [sp, #4]
 800456a:	9300      	str	r3, [sp, #0]
 800456c:	462b      	mov	r3, r5
 800456e:	4622      	mov	r2, r4
 8004570:	4601      	mov	r1, r0
 8004572:	485b      	ldr	r0, [pc, #364]	@ (80046e0 <PIN_Setup+0xa24>)
 8004574:	f7fe fdec 	bl	8003150 <GPIO_Pin_Init>
}
 8004578:	e152      	b.n	8004820 <PIN_Setup+0xb64>
	else if(config -> Port == UART4)
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	4a59      	ldr	r2, [pc, #356]	@ (80046e4 <PIN_Setup+0xa28>)
 8004580:	4293      	cmp	r3, r2
 8004582:	d166      	bne.n	8004652 <PIN_Setup+0x996>
		__usart_4_config__ = config;
 8004584:	4a58      	ldr	r2, [pc, #352]	@ (80046e8 <PIN_Setup+0xa2c>)
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	6013      	str	r3, [r2, #0]
		if((config->mode == USART_Configuration.Mode.Asynchronous) ||
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	7a1b      	ldrb	r3, [r3, #8]
 800458e:	2201      	movs	r2, #1
 8004590:	4293      	cmp	r3, r2
 8004592:	d00a      	beq.n	80045aa <PIN_Setup+0x8ee>
				(config->mode == USART_Configuration.Mode.IrDA) ||
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	7a1b      	ldrb	r3, [r3, #8]
 8004598:	2204      	movs	r2, #4
		if((config->mode == USART_Configuration.Mode.Asynchronous) ||
 800459a:	4293      	cmp	r3, r2
 800459c:	d005      	beq.n	80045aa <PIN_Setup+0x8ee>
				(config->mode == USART_Configuration.Mode.LIN))
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	7a1b      	ldrb	r3, [r3, #8]
 80045a2:	2205      	movs	r2, #5
				(config->mode == USART_Configuration.Mode.IrDA) ||
 80045a4:	4293      	cmp	r3, r2
 80045a6:	f040 813b 	bne.w	8004820 <PIN_Setup+0xb64>
			if(config->TX_Pin == UART4_TX_Pin.PA0)GPIO_Pin_Init(GPIOA, UART4_TX_Pin.PA0, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_4);
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	7a5b      	ldrb	r3, [r3, #9]
 80045ae:	2200      	movs	r2, #0
 80045b0:	4293      	cmp	r3, r2
 80045b2:	d10f      	bne.n	80045d4 <PIN_Setup+0x918>
 80045b4:	2000      	movs	r0, #0
 80045b6:	2402      	movs	r4, #2
 80045b8:	2500      	movs	r5, #0
 80045ba:	2302      	movs	r3, #2
 80045bc:	2200      	movs	r2, #0
 80045be:	2108      	movs	r1, #8
 80045c0:	9102      	str	r1, [sp, #8]
 80045c2:	9201      	str	r2, [sp, #4]
 80045c4:	9300      	str	r3, [sp, #0]
 80045c6:	462b      	mov	r3, r5
 80045c8:	4622      	mov	r2, r4
 80045ca:	4601      	mov	r1, r0
 80045cc:	4842      	ldr	r0, [pc, #264]	@ (80046d8 <PIN_Setup+0xa1c>)
 80045ce:	f7fe fdbf 	bl	8003150 <GPIO_Pin_Init>
 80045d2:	e013      	b.n	80045fc <PIN_Setup+0x940>
			else if(config->TX_Pin == UART4_TX_Pin.PC10)GPIO_Pin_Init(GPIOC, UART4_TX_Pin.PC10, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_4);
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	7a5b      	ldrb	r3, [r3, #9]
 80045d8:	220a      	movs	r2, #10
 80045da:	4293      	cmp	r3, r2
 80045dc:	d10e      	bne.n	80045fc <PIN_Setup+0x940>
 80045de:	200a      	movs	r0, #10
 80045e0:	2402      	movs	r4, #2
 80045e2:	2500      	movs	r5, #0
 80045e4:	2302      	movs	r3, #2
 80045e6:	2200      	movs	r2, #0
 80045e8:	2108      	movs	r1, #8
 80045ea:	9102      	str	r1, [sp, #8]
 80045ec:	9201      	str	r2, [sp, #4]
 80045ee:	9300      	str	r3, [sp, #0]
 80045f0:	462b      	mov	r3, r5
 80045f2:	4622      	mov	r2, r4
 80045f4:	4601      	mov	r1, r0
 80045f6:	483d      	ldr	r0, [pc, #244]	@ (80046ec <PIN_Setup+0xa30>)
 80045f8:	f7fe fdaa 	bl	8003150 <GPIO_Pin_Init>
			if(config->RX_Pin == UART4_RX_Pin.PA1)GPIO_Pin_Init(GPIOA, UART4_RX_Pin.PA1, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_4);
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	7a9b      	ldrb	r3, [r3, #10]
 8004600:	2201      	movs	r2, #1
 8004602:	4293      	cmp	r3, r2
 8004604:	d10f      	bne.n	8004626 <PIN_Setup+0x96a>
 8004606:	2001      	movs	r0, #1
 8004608:	2402      	movs	r4, #2
 800460a:	2500      	movs	r5, #0
 800460c:	2302      	movs	r3, #2
 800460e:	2200      	movs	r2, #0
 8004610:	2108      	movs	r1, #8
 8004612:	9102      	str	r1, [sp, #8]
 8004614:	9201      	str	r2, [sp, #4]
 8004616:	9300      	str	r3, [sp, #0]
 8004618:	462b      	mov	r3, r5
 800461a:	4622      	mov	r2, r4
 800461c:	4601      	mov	r1, r0
 800461e:	482e      	ldr	r0, [pc, #184]	@ (80046d8 <PIN_Setup+0xa1c>)
 8004620:	f7fe fd96 	bl	8003150 <GPIO_Pin_Init>
}
 8004624:	e0fc      	b.n	8004820 <PIN_Setup+0xb64>
			else if(config->RX_Pin == UART4_RX_Pin.PC11)GPIO_Pin_Init(GPIOC, UART4_RX_Pin.PC11, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_4);
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	7a9b      	ldrb	r3, [r3, #10]
 800462a:	220b      	movs	r2, #11
 800462c:	4293      	cmp	r3, r2
 800462e:	f040 80f7 	bne.w	8004820 <PIN_Setup+0xb64>
 8004632:	200b      	movs	r0, #11
 8004634:	2402      	movs	r4, #2
 8004636:	2500      	movs	r5, #0
 8004638:	2302      	movs	r3, #2
 800463a:	2200      	movs	r2, #0
 800463c:	2108      	movs	r1, #8
 800463e:	9102      	str	r1, [sp, #8]
 8004640:	9201      	str	r2, [sp, #4]
 8004642:	9300      	str	r3, [sp, #0]
 8004644:	462b      	mov	r3, r5
 8004646:	4622      	mov	r2, r4
 8004648:	4601      	mov	r1, r0
 800464a:	4828      	ldr	r0, [pc, #160]	@ (80046ec <PIN_Setup+0xa30>)
 800464c:	f7fe fd80 	bl	8003150 <GPIO_Pin_Init>
}
 8004650:	e0e6      	b.n	8004820 <PIN_Setup+0xb64>
	else if(config -> Port == UART5)
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	4a26      	ldr	r2, [pc, #152]	@ (80046f0 <PIN_Setup+0xa34>)
 8004658:	4293      	cmp	r3, r2
 800465a:	d14d      	bne.n	80046f8 <PIN_Setup+0xa3c>
		__usart_5_config__ = config;
 800465c:	4a25      	ldr	r2, [pc, #148]	@ (80046f4 <PIN_Setup+0xa38>)
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	6013      	str	r3, [r2, #0]
		if((config->mode == USART_Configuration.Mode.Asynchronous) ||
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	7a1b      	ldrb	r3, [r3, #8]
 8004666:	2201      	movs	r2, #1
 8004668:	4293      	cmp	r3, r2
 800466a:	d00a      	beq.n	8004682 <PIN_Setup+0x9c6>
				(config->mode == USART_Configuration.Mode.IrDA) ||
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	7a1b      	ldrb	r3, [r3, #8]
 8004670:	2204      	movs	r2, #4
		if((config->mode == USART_Configuration.Mode.Asynchronous) ||
 8004672:	4293      	cmp	r3, r2
 8004674:	d005      	beq.n	8004682 <PIN_Setup+0x9c6>
				(config->mode == USART_Configuration.Mode.LIN))
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	7a1b      	ldrb	r3, [r3, #8]
 800467a:	2205      	movs	r2, #5
				(config->mode == USART_Configuration.Mode.IrDA) ||
 800467c:	4293      	cmp	r3, r2
 800467e:	f040 80cf 	bne.w	8004820 <PIN_Setup+0xb64>
			if(config->TX_Pin == UART5_TX_Pin.PD2)GPIO_Pin_Init(GPIOA, UART5_TX_Pin.PD2, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.UART_5);
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	7a5b      	ldrb	r3, [r3, #9]
 8004686:	2202      	movs	r2, #2
 8004688:	4293      	cmp	r3, r2
 800468a:	d10e      	bne.n	80046aa <PIN_Setup+0x9ee>
 800468c:	2002      	movs	r0, #2
 800468e:	2402      	movs	r4, #2
 8004690:	2500      	movs	r5, #0
 8004692:	2302      	movs	r3, #2
 8004694:	2200      	movs	r2, #0
 8004696:	2108      	movs	r1, #8
 8004698:	9102      	str	r1, [sp, #8]
 800469a:	9201      	str	r2, [sp, #4]
 800469c:	9300      	str	r3, [sp, #0]
 800469e:	462b      	mov	r3, r5
 80046a0:	4622      	mov	r2, r4
 80046a2:	4601      	mov	r1, r0
 80046a4:	480c      	ldr	r0, [pc, #48]	@ (80046d8 <PIN_Setup+0xa1c>)
 80046a6:	f7fe fd53 	bl	8003150 <GPIO_Pin_Init>
			if(config->RX_Pin == UART5_RX_Pin.PC12)GPIO_Pin_Init(GPIOA, UART5_RX_Pin.PC12, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.UART_5);
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	7a9b      	ldrb	r3, [r3, #10]
 80046ae:	220c      	movs	r2, #12
 80046b0:	4293      	cmp	r3, r2
 80046b2:	f040 80b5 	bne.w	8004820 <PIN_Setup+0xb64>
 80046b6:	200c      	movs	r0, #12
 80046b8:	2402      	movs	r4, #2
 80046ba:	2500      	movs	r5, #0
 80046bc:	2302      	movs	r3, #2
 80046be:	2200      	movs	r2, #0
 80046c0:	2108      	movs	r1, #8
 80046c2:	9102      	str	r1, [sp, #8]
 80046c4:	9201      	str	r2, [sp, #4]
 80046c6:	9300      	str	r3, [sp, #0]
 80046c8:	462b      	mov	r3, r5
 80046ca:	4622      	mov	r2, r4
 80046cc:	4601      	mov	r1, r0
 80046ce:	4802      	ldr	r0, [pc, #8]	@ (80046d8 <PIN_Setup+0xa1c>)
 80046d0:	f7fe fd3e 	bl	8003150 <GPIO_Pin_Init>
}
 80046d4:	e0a4      	b.n	8004820 <PIN_Setup+0xb64>
 80046d6:	bf00      	nop
 80046d8:	40020000 	.word	0x40020000
 80046dc:	40020400 	.word	0x40020400
 80046e0:	40020c00 	.word	0x40020c00
 80046e4:	40004c00 	.word	0x40004c00
 80046e8:	200008d4 	.word	0x200008d4
 80046ec:	40020800 	.word	0x40020800
 80046f0:	40005000 	.word	0x40005000
 80046f4:	200008d8 	.word	0x200008d8
	else if(config->Port == USART6)
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	4a4a      	ldr	r2, [pc, #296]	@ (8004828 <PIN_Setup+0xb6c>)
 80046fe:	4293      	cmp	r3, r2
 8004700:	f040 808e 	bne.w	8004820 <PIN_Setup+0xb64>
		if((config->mode == USART_Configuration.Mode.Asynchronous) ||
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	7a1b      	ldrb	r3, [r3, #8]
 8004708:	2201      	movs	r2, #1
 800470a:	4293      	cmp	r3, r2
 800470c:	d00e      	beq.n	800472c <PIN_Setup+0xa70>
				(config->mode == USART_Configuration.Mode.Synchronous) ||
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	7a1b      	ldrb	r3, [r3, #8]
 8004712:	2202      	movs	r2, #2
		if((config->mode == USART_Configuration.Mode.Asynchronous) ||
 8004714:	4293      	cmp	r3, r2
 8004716:	d009      	beq.n	800472c <PIN_Setup+0xa70>
				(config->mode == USART_Configuration.Mode.IrDA) ||
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	7a1b      	ldrb	r3, [r3, #8]
 800471c:	2204      	movs	r2, #4
				(config->mode == USART_Configuration.Mode.Synchronous) ||
 800471e:	4293      	cmp	r3, r2
 8004720:	d004      	beq.n	800472c <PIN_Setup+0xa70>
				(config->mode == USART_Configuration.Mode.LIN) )
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	7a1b      	ldrb	r3, [r3, #8]
 8004726:	2205      	movs	r2, #5
				(config->mode == USART_Configuration.Mode.IrDA) ||
 8004728:	4293      	cmp	r3, r2
 800472a:	d13c      	bne.n	80047a6 <PIN_Setup+0xaea>
			if(config->TX_Pin == USART6_TX_Pin.PC6)GPIO_Pin_Init(GPIOC, USART6_TX_Pin.PC6, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_6);
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	7a5b      	ldrb	r3, [r3, #9]
 8004730:	2206      	movs	r2, #6
 8004732:	4293      	cmp	r3, r2
 8004734:	d10e      	bne.n	8004754 <PIN_Setup+0xa98>
 8004736:	2006      	movs	r0, #6
 8004738:	2402      	movs	r4, #2
 800473a:	2500      	movs	r5, #0
 800473c:	2302      	movs	r3, #2
 800473e:	2200      	movs	r2, #0
 8004740:	2108      	movs	r1, #8
 8004742:	9102      	str	r1, [sp, #8]
 8004744:	9201      	str	r2, [sp, #4]
 8004746:	9300      	str	r3, [sp, #0]
 8004748:	462b      	mov	r3, r5
 800474a:	4622      	mov	r2, r4
 800474c:	4601      	mov	r1, r0
 800474e:	4837      	ldr	r0, [pc, #220]	@ (800482c <PIN_Setup+0xb70>)
 8004750:	f7fe fcfe 	bl	8003150 <GPIO_Pin_Init>
			if(config->RX_Pin == USART6_RX_Pin.PC7)GPIO_Pin_Init(GPIOC, USART6_RX_Pin.PC7, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_6);
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	7a9b      	ldrb	r3, [r3, #10]
 8004758:	2207      	movs	r2, #7
 800475a:	4293      	cmp	r3, r2
 800475c:	d10e      	bne.n	800477c <PIN_Setup+0xac0>
 800475e:	2007      	movs	r0, #7
 8004760:	2402      	movs	r4, #2
 8004762:	2500      	movs	r5, #0
 8004764:	2302      	movs	r3, #2
 8004766:	2200      	movs	r2, #0
 8004768:	2108      	movs	r1, #8
 800476a:	9102      	str	r1, [sp, #8]
 800476c:	9201      	str	r2, [sp, #4]
 800476e:	9300      	str	r3, [sp, #0]
 8004770:	462b      	mov	r3, r5
 8004772:	4622      	mov	r2, r4
 8004774:	4601      	mov	r1, r0
 8004776:	482d      	ldr	r0, [pc, #180]	@ (800482c <PIN_Setup+0xb70>)
 8004778:	f7fe fcea 	bl	8003150 <GPIO_Pin_Init>
			if(config->CLK_Pin == USART6_CLK_Pin.PC8)GPIO_Pin_Init(GPIOC, USART6_CLK_Pin.PC8, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_6);
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	7adb      	ldrb	r3, [r3, #11]
 8004780:	2208      	movs	r2, #8
 8004782:	4293      	cmp	r3, r2
 8004784:	d14c      	bne.n	8004820 <PIN_Setup+0xb64>
 8004786:	2008      	movs	r0, #8
 8004788:	2402      	movs	r4, #2
 800478a:	2500      	movs	r5, #0
 800478c:	2302      	movs	r3, #2
 800478e:	2200      	movs	r2, #0
 8004790:	2108      	movs	r1, #8
 8004792:	9102      	str	r1, [sp, #8]
 8004794:	9201      	str	r2, [sp, #4]
 8004796:	9300      	str	r3, [sp, #0]
 8004798:	462b      	mov	r3, r5
 800479a:	4622      	mov	r2, r4
 800479c:	4601      	mov	r1, r0
 800479e:	4823      	ldr	r0, [pc, #140]	@ (800482c <PIN_Setup+0xb70>)
 80047a0:	f7fe fcd6 	bl	8003150 <GPIO_Pin_Init>
 80047a4:	e03c      	b.n	8004820 <PIN_Setup+0xb64>
		else if((config->mode == USART_Configuration.Mode.SmartCard) ||
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	7a1b      	ldrb	r3, [r3, #8]
 80047aa:	2206      	movs	r2, #6
 80047ac:	4293      	cmp	r3, r2
 80047ae:	d009      	beq.n	80047c4 <PIN_Setup+0xb08>
				(config->mode == USART_Configuration.Mode.SmartCard_Clock) ||
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	7a1b      	ldrb	r3, [r3, #8]
 80047b4:	2207      	movs	r2, #7
		else if((config->mode == USART_Configuration.Mode.SmartCard) ||
 80047b6:	4293      	cmp	r3, r2
 80047b8:	d004      	beq.n	80047c4 <PIN_Setup+0xb08>
				(config->mode == USART_Configuration.Mode.Single_Wire_Half_Duplex) )
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	7a1b      	ldrb	r3, [r3, #8]
 80047be:	2203      	movs	r2, #3
				(config->mode == USART_Configuration.Mode.SmartCard_Clock) ||
 80047c0:	4293      	cmp	r3, r2
 80047c2:	d12d      	bne.n	8004820 <PIN_Setup+0xb64>
			if(config->TX_Pin == USART6_TX_Pin.PC6)GPIO_Pin_Init(GPIOA, USART6_TX_Pin.PC6, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_6);
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	7a5b      	ldrb	r3, [r3, #9]
 80047c8:	2206      	movs	r2, #6
 80047ca:	4293      	cmp	r3, r2
 80047cc:	d10e      	bne.n	80047ec <PIN_Setup+0xb30>
 80047ce:	2006      	movs	r0, #6
 80047d0:	2402      	movs	r4, #2
 80047d2:	2500      	movs	r5, #0
 80047d4:	2302      	movs	r3, #2
 80047d6:	2200      	movs	r2, #0
 80047d8:	2108      	movs	r1, #8
 80047da:	9102      	str	r1, [sp, #8]
 80047dc:	9201      	str	r2, [sp, #4]
 80047de:	9300      	str	r3, [sp, #0]
 80047e0:	462b      	mov	r3, r5
 80047e2:	4622      	mov	r2, r4
 80047e4:	4601      	mov	r1, r0
 80047e6:	4812      	ldr	r0, [pc, #72]	@ (8004830 <PIN_Setup+0xb74>)
 80047e8:	f7fe fcb2 	bl	8003150 <GPIO_Pin_Init>
			if((config->mode == USART_Configuration.Mode.SmartCard_Clock))GPIO_Pin_Init(GPIOA, USART6_CLK_Pin.PC8, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.USART_6);
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	7a1b      	ldrb	r3, [r3, #8]
 80047f0:	2207      	movs	r2, #7
 80047f2:	4293      	cmp	r3, r2
 80047f4:	d114      	bne.n	8004820 <PIN_Setup+0xb64>
 80047f6:	2008      	movs	r0, #8
 80047f8:	2402      	movs	r4, #2
 80047fa:	2500      	movs	r5, #0
 80047fc:	2302      	movs	r3, #2
 80047fe:	2200      	movs	r2, #0
 8004800:	2108      	movs	r1, #8
 8004802:	9102      	str	r1, [sp, #8]
 8004804:	9201      	str	r2, [sp, #4]
 8004806:	9300      	str	r3, [sp, #0]
 8004808:	462b      	mov	r3, r5
 800480a:	4622      	mov	r2, r4
 800480c:	4601      	mov	r1, r0
 800480e:	4808      	ldr	r0, [pc, #32]	@ (8004830 <PIN_Setup+0xb74>)
 8004810:	f7fe fc9e 	bl	8003150 <GPIO_Pin_Init>
}
 8004814:	e004      	b.n	8004820 <PIN_Setup+0xb64>
			if(config->hardware_flow != USART_Configuration.Hardware_Flow.Disable)
 8004816:	bf00      	nop
 8004818:	e002      	b.n	8004820 <PIN_Setup+0xb64>
			if((config->hardware_flow != USART_Configuration.Hardware_Flow.Disable) || (config->hardware_flow == USART_Configuration.Hardware_Flow.CTS_RTS_Enable))
 800481a:	bf00      	nop
 800481c:	e000      	b.n	8004820 <PIN_Setup+0xb64>
			if(config->hardware_flow != USART_Configuration.Hardware_Flow.Disable)
 800481e:	bf00      	nop
}
 8004820:	bf00      	nop
 8004822:	3708      	adds	r7, #8
 8004824:	46bd      	mov	sp, r7
 8004826:	bdb0      	pop	{r4, r5, r7, pc}
 8004828:	40011400 	.word	0x40011400
 800482c:	40020800 	.word	0x40020800
 8004830:	40020000 	.word	0x40020000

08004834 <USART_Init>:


int8_t USART_Init(USART_Config *config)
{
 8004834:	b5b0      	push	{r4, r5, r7, lr}
 8004836:	b08e      	sub	sp, #56	@ 0x38
 8004838:	af00      	add	r7, sp, #0
 800483a:	6078      	str	r0, [r7, #4]
	USART_Clock_Enable(config);
 800483c:	6878      	ldr	r0, [r7, #4]
 800483e:	f7ff f9d9 	bl	8003bf4 <USART_Clock_Enable>
	PIN_Setup(config);
 8004842:	6878      	ldr	r0, [r7, #4]
 8004844:	f7ff fa3a 	bl	8003cbc <PIN_Setup>

	usart_dma_instance_number = USART_Get_Instance_Number(config);
 8004848:	6878      	ldr	r0, [r7, #4]
 800484a:	f7ff f973 	bl	8003b34 <USART_Get_Instance_Number>
 800484e:	4603      	mov	r3, r0
 8004850:	461a      	mov	r2, r3
 8004852:	4b74      	ldr	r3, [pc, #464]	@ (8004a24 <USART_Init+0x1f0>)
 8004854:	701a      	strb	r2, [r3, #0]
	if(usart_dma_instance_number == -1) return -1;
 8004856:	4b73      	ldr	r3, [pc, #460]	@ (8004a24 <USART_Init+0x1f0>)
 8004858:	f993 3000 	ldrsb.w	r3, [r3]
 800485c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004860:	d103      	bne.n	800486a <USART_Init+0x36>
 8004862:	f04f 33ff 	mov.w	r3, #4294967295
 8004866:	f000 bc26 	b.w	80050b6 <USART_Init+0x882>
	double brr;
	double div_frac, mantissa;
	int div_frac_1;
	int mantissa_1;

	if((config -> Port == USART1) || (config -> Port == USART6))
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	4a6e      	ldr	r2, [pc, #440]	@ (8004a28 <USART_Init+0x1f4>)
 8004870:	4293      	cmp	r3, r2
 8004872:	d004      	beq.n	800487e <USART_Init+0x4a>
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	4a6c      	ldr	r2, [pc, #432]	@ (8004a2c <USART_Init+0x1f8>)
 800487a:	4293      	cmp	r3, r2
 800487c:	d150      	bne.n	8004920 <USART_Init+0xec>
	{
		uint32_t freq = SystemAPB2_Clock_Speed();
 800487e:	f7fe ff1b 	bl	80036b8 <SystemAPB2_Clock_Speed>
 8004882:	4603      	mov	r3, r0
 8004884:	61fb      	str	r3, [r7, #28]
		brr = (freq/ (16.0 * 2.0 * (double)(config->baudrate)));
 8004886:	69f8      	ldr	r0, [r7, #28]
 8004888:	f7fb fe3c 	bl	8000504 <__aeabi_ui2d>
 800488c:	4604      	mov	r4, r0
 800488e:	460d      	mov	r5, r1
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	685b      	ldr	r3, [r3, #4]
 8004894:	4618      	mov	r0, r3
 8004896:	f7fb fe35 	bl	8000504 <__aeabi_ui2d>
 800489a:	f04f 0200 	mov.w	r2, #0
 800489e:	4b64      	ldr	r3, [pc, #400]	@ (8004a30 <USART_Init+0x1fc>)
 80048a0:	f7fb feaa 	bl	80005f8 <__aeabi_dmul>
 80048a4:	4602      	mov	r2, r0
 80048a6:	460b      	mov	r3, r1
 80048a8:	4620      	mov	r0, r4
 80048aa:	4629      	mov	r1, r5
 80048ac:	f7fb ffce 	bl	800084c <__aeabi_ddiv>
 80048b0:	4602      	mov	r2, r0
 80048b2:	460b      	mov	r3, r1
 80048b4:	e9c7 2308 	strd	r2, r3, [r7, #32]
		separateFractionAndIntegral(brr, &div_frac, &mantissa);
 80048b8:	f107 0208 	add.w	r2, r7, #8
 80048bc:	f107 0310 	add.w	r3, r7, #16
 80048c0:	4611      	mov	r1, r2
 80048c2:	4618      	mov	r0, r3
 80048c4:	ed97 0b08 	vldr	d0, [r7, #32]
 80048c8:	f7fe ff0e 	bl	80036e8 <separateFractionAndIntegral>
		div_frac_1 = (int)(ceil(div_frac*16.0));
 80048cc:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80048d0:	f04f 0200 	mov.w	r2, #0
 80048d4:	4b57      	ldr	r3, [pc, #348]	@ (8004a34 <USART_Init+0x200>)
 80048d6:	f7fb fe8f 	bl	80005f8 <__aeabi_dmul>
 80048da:	4602      	mov	r2, r0
 80048dc:	460b      	mov	r3, r1
 80048de:	ec43 2b17 	vmov	d7, r2, r3
 80048e2:	eeb0 0a47 	vmov.f32	s0, s14
 80048e6:	eef0 0a67 	vmov.f32	s1, s15
 80048ea:	f002 f85d 	bl	80069a8 <ceil>
 80048ee:	ec53 2b10 	vmov	r2, r3, d0
 80048f2:	4610      	mov	r0, r2
 80048f4:	4619      	mov	r1, r3
 80048f6:	f7fc f919 	bl	8000b2c <__aeabi_d2iz>
 80048fa:	4603      	mov	r3, r0
 80048fc:	637b      	str	r3, [r7, #52]	@ 0x34
		mantissa_1 = (int)(ceil(mantissa));
 80048fe:	ed97 7b02 	vldr	d7, [r7, #8]
 8004902:	eeb0 0a47 	vmov.f32	s0, s14
 8004906:	eef0 0a67 	vmov.f32	s1, s15
 800490a:	f002 f84d 	bl	80069a8 <ceil>
 800490e:	ec53 2b10 	vmov	r2, r3, d0
 8004912:	4610      	mov	r0, r2
 8004914:	4619      	mov	r1, r3
 8004916:	f7fc f909 	bl	8000b2c <__aeabi_d2iz>
 800491a:	4603      	mov	r3, r0
 800491c:	633b      	str	r3, [r7, #48]	@ 0x30
	{
 800491e:	e04f      	b.n	80049c0 <USART_Init+0x18c>
	}
	else
	{
		uint32_t freq = SystemAPB1_Clock_Speed();
 8004920:	f7fe feb2 	bl	8003688 <SystemAPB1_Clock_Speed>
 8004924:	4603      	mov	r3, r0
 8004926:	62fb      	str	r3, [r7, #44]	@ 0x2c
		brr = ((double)freq/ (16.0 * (double)(config->baudrate)));
 8004928:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800492a:	f7fb fdeb 	bl	8000504 <__aeabi_ui2d>
 800492e:	4604      	mov	r4, r0
 8004930:	460d      	mov	r5, r1
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	685b      	ldr	r3, [r3, #4]
 8004936:	4618      	mov	r0, r3
 8004938:	f7fb fde4 	bl	8000504 <__aeabi_ui2d>
 800493c:	f04f 0200 	mov.w	r2, #0
 8004940:	4b3c      	ldr	r3, [pc, #240]	@ (8004a34 <USART_Init+0x200>)
 8004942:	f7fb fe59 	bl	80005f8 <__aeabi_dmul>
 8004946:	4602      	mov	r2, r0
 8004948:	460b      	mov	r3, r1
 800494a:	4620      	mov	r0, r4
 800494c:	4629      	mov	r1, r5
 800494e:	f7fb ff7d 	bl	800084c <__aeabi_ddiv>
 8004952:	4602      	mov	r2, r0
 8004954:	460b      	mov	r3, r1
 8004956:	e9c7 2308 	strd	r2, r3, [r7, #32]
		separateFractionAndIntegral(brr, &div_frac, &mantissa);
 800495a:	f107 0208 	add.w	r2, r7, #8
 800495e:	f107 0310 	add.w	r3, r7, #16
 8004962:	4611      	mov	r1, r2
 8004964:	4618      	mov	r0, r3
 8004966:	ed97 0b08 	vldr	d0, [r7, #32]
 800496a:	f7fe febd 	bl	80036e8 <separateFractionAndIntegral>
		div_frac_1 = (int)(ceil(div_frac*16.0));
 800496e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8004972:	f04f 0200 	mov.w	r2, #0
 8004976:	4b2f      	ldr	r3, [pc, #188]	@ (8004a34 <USART_Init+0x200>)
 8004978:	f7fb fe3e 	bl	80005f8 <__aeabi_dmul>
 800497c:	4602      	mov	r2, r0
 800497e:	460b      	mov	r3, r1
 8004980:	ec43 2b17 	vmov	d7, r2, r3
 8004984:	eeb0 0a47 	vmov.f32	s0, s14
 8004988:	eef0 0a67 	vmov.f32	s1, s15
 800498c:	f002 f80c 	bl	80069a8 <ceil>
 8004990:	ec53 2b10 	vmov	r2, r3, d0
 8004994:	4610      	mov	r0, r2
 8004996:	4619      	mov	r1, r3
 8004998:	f7fc f8c8 	bl	8000b2c <__aeabi_d2iz>
 800499c:	4603      	mov	r3, r0
 800499e:	637b      	str	r3, [r7, #52]	@ 0x34
		mantissa_1 = (int)(ceil(mantissa));
 80049a0:	ed97 7b02 	vldr	d7, [r7, #8]
 80049a4:	eeb0 0a47 	vmov.f32	s0, s14
 80049a8:	eef0 0a67 	vmov.f32	s1, s15
 80049ac:	f001 fffc 	bl	80069a8 <ceil>
 80049b0:	ec53 2b10 	vmov	r2, r3, d0
 80049b4:	4610      	mov	r0, r2
 80049b6:	4619      	mov	r1, r3
 80049b8:	f7fc f8b8 	bl	8000b2c <__aeabi_d2iz>
 80049bc:	4603      	mov	r3, r0
 80049be:	633b      	str	r3, [r7, #48]	@ 0x30

	}

	config->Port->BRR = (mantissa_1<<4)|(div_frac_1);
 80049c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049c2:	011a      	lsls	r2, r3, #4
 80049c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80049c6:	431a      	orrs	r2, r3
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	609a      	str	r2, [r3, #8]
	config->Port->CR1 |= config->parity ;
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	68da      	ldr	r2, [r3, #12]
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	7c9b      	ldrb	r3, [r3, #18]
 80049d8:	4619      	mov	r1, r3
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	430a      	orrs	r2, r1
 80049e0:	60da      	str	r2, [r3, #12]

	if(config -> interrupt == USART_Configuration.Interrupt_Type.Disable)
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	7b9b      	ldrb	r3, [r3, #14]
 80049e6:	461a      	mov	r2, r3
 80049e8:	2300      	movs	r3, #0
 80049ea:	429a      	cmp	r2, r3
 80049ec:	d124      	bne.n	8004a38 <USART_Init+0x204>
	{
		config -> Port -> CR1 &= ~(USART_CR1_PEIE | USART_CR1_TXEIE | USART_CR1_TCIE | USART_CR1_RXNEIE | USART_CR1_IDLEIE);
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	68da      	ldr	r2, [r3, #12]
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	f422 72f8 	bic.w	r2, r2, #496	@ 0x1f0
 80049fc:	60da      	str	r2, [r3, #12]
		config -> Port -> CR2 &= ~(USART_CR2_LBDIE);
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	691a      	ldr	r2, [r3, #16]
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004a0c:	611a      	str	r2, [r3, #16]
		config -> Port -> CR3 &= ~(USART_CR3_CTSIE | USART_CR3_EIE);
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	695b      	ldr	r3, [r3, #20]
 8004a14:	687a      	ldr	r2, [r7, #4]
 8004a16:	6812      	ldr	r2, [r2, #0]
 8004a18:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004a1c:	f023 0301 	bic.w	r3, r3, #1
 8004a20:	6153      	str	r3, [r2, #20]
 8004a22:	e0c8      	b.n	8004bb6 <USART_Init+0x382>
 8004a24:	200008c4 	.word	0x200008c4
 8004a28:	40011000 	.word	0x40011000
 8004a2c:	40011400 	.word	0x40011400
 8004a30:	40400000 	.word	0x40400000
 8004a34:	40300000 	.word	0x40300000
	}
	else
	{
		if((config->interrupt & USART_Configuration.Interrupt_Type.Parity_Enable) == USART_Configuration.Interrupt_Type.Parity_Enable)
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	7b9b      	ldrb	r3, [r3, #14]
 8004a3c:	461a      	mov	r2, r3
 8004a3e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004a42:	4013      	ands	r3, r2
 8004a44:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004a48:	4293      	cmp	r3, r2
 8004a4a:	d107      	bne.n	8004a5c <USART_Init+0x228>
		{
			config -> Port -> CR1 |= USART_CR1_PEIE;
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	68da      	ldr	r2, [r3, #12]
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004a5a:	60da      	str	r2, [r3, #12]
		}
		if((config->interrupt & USART_Configuration.Interrupt_Type.Transmit_Empty_Enable) == USART_Configuration.Interrupt_Type.Transmit_Empty_Enable)
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	7b9b      	ldrb	r3, [r3, #14]
 8004a60:	461a      	mov	r2, r3
 8004a62:	2380      	movs	r3, #128	@ 0x80
 8004a64:	4013      	ands	r3, r2
 8004a66:	2280      	movs	r2, #128	@ 0x80
 8004a68:	4293      	cmp	r3, r2
 8004a6a:	d107      	bne.n	8004a7c <USART_Init+0x248>
		{
			config -> Port -> CR1 |= USART_CR1_TXEIE;
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	68da      	ldr	r2, [r3, #12]
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8004a7a:	60da      	str	r2, [r3, #12]
		}
		if((config->interrupt & USART_Configuration.Interrupt_Type.Transmission_Complete_Enable) == USART_Configuration.Interrupt_Type.Transmission_Complete_Enable)
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	7b9b      	ldrb	r3, [r3, #14]
 8004a80:	461a      	mov	r2, r3
 8004a82:	2340      	movs	r3, #64	@ 0x40
 8004a84:	4013      	ands	r3, r2
 8004a86:	2240      	movs	r2, #64	@ 0x40
 8004a88:	4293      	cmp	r3, r2
 8004a8a:	d107      	bne.n	8004a9c <USART_Init+0x268>
		{
			config -> Port -> CR1 |= USART_CR1_TCIE;
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	68da      	ldr	r2, [r3, #12]
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004a9a:	60da      	str	r2, [r3, #12]
		}
		if((config->interrupt & USART_Configuration.Interrupt_Type.Receiver_Empty_Enable) == USART_Configuration.Interrupt_Type.Receiver_Empty_Enable)
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	7b9b      	ldrb	r3, [r3, #14]
 8004aa0:	461a      	mov	r2, r3
 8004aa2:	2320      	movs	r3, #32
 8004aa4:	4013      	ands	r3, r2
 8004aa6:	2220      	movs	r2, #32
 8004aa8:	4293      	cmp	r3, r2
 8004aaa:	d107      	bne.n	8004abc <USART_Init+0x288>
		{
			config -> Port -> CR1 |= USART_CR1_RXNEIE;
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	68da      	ldr	r2, [r3, #12]
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	f042 0220 	orr.w	r2, r2, #32
 8004aba:	60da      	str	r2, [r3, #12]
		}
		if((config->interrupt & USART_Configuration.Interrupt_Type.IDLE_Enable) == USART_Configuration.Interrupt_Type.IDLE_Enable)
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	7b9b      	ldrb	r3, [r3, #14]
 8004ac0:	461a      	mov	r2, r3
 8004ac2:	2310      	movs	r3, #16
 8004ac4:	4013      	ands	r3, r2
 8004ac6:	2210      	movs	r2, #16
 8004ac8:	4293      	cmp	r3, r2
 8004aca:	d107      	bne.n	8004adc <USART_Init+0x2a8>
		{
			config -> Port -> CR1 |= USART_CR1_IDLEIE;
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	68da      	ldr	r2, [r3, #12]
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	f042 0210 	orr.w	r2, r2, #16
 8004ada:	60da      	str	r2, [r3, #12]
		}

		if((config->interrupt & USART_Configuration.Interrupt_Type.LIN_Break_Detection_Enable) == USART_Configuration.Interrupt_Type.LIN_Break_Detection_Enable)
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	7b9b      	ldrb	r3, [r3, #14]
 8004ae0:	461a      	mov	r2, r3
 8004ae2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004ae6:	4013      	ands	r3, r2
 8004ae8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004aec:	4293      	cmp	r3, r2
 8004aee:	d107      	bne.n	8004b00 <USART_Init+0x2cc>
		{
			config -> Port -> CR2 |= USART_CR2_LBDIE;
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	691a      	ldr	r2, [r3, #16]
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004afe:	611a      	str	r2, [r3, #16]
		}

		if((config->interrupt & USART_Configuration.Interrupt_Type.CTS_Enable) == USART_Configuration.Interrupt_Type.CTS_Enable)
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	7b9b      	ldrb	r3, [r3, #14]
 8004b04:	461a      	mov	r2, r3
 8004b06:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004b0a:	4013      	ands	r3, r2
 8004b0c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004b10:	4293      	cmp	r3, r2
 8004b12:	d107      	bne.n	8004b24 <USART_Init+0x2f0>
		{
			config -> Port -> CR3 |= USART_CR3_CTSIE;
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	695a      	ldr	r2, [r3, #20]
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004b22:	615a      	str	r2, [r3, #20]
		}
		if((config->interrupt & USART_Configuration.Interrupt_Type.Error_Enable) == USART_Configuration.Interrupt_Type.Error_Enable)
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	7b9b      	ldrb	r3, [r3, #14]
 8004b28:	461a      	mov	r2, r3
 8004b2a:	2301      	movs	r3, #1
 8004b2c:	4013      	ands	r3, r2
 8004b2e:	2201      	movs	r2, #1
 8004b30:	4293      	cmp	r3, r2
 8004b32:	d107      	bne.n	8004b44 <USART_Init+0x310>
		{
			config -> Port -> CR3 |= USART_CR3_EIE;
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	695a      	ldr	r2, [r3, #20]
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	f042 0201 	orr.w	r2, r2, #1
 8004b42:	615a      	str	r2, [r3, #20]
		}

		if(config -> Port == USART1)
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	4aa4      	ldr	r2, [pc, #656]	@ (8004ddc <USART_Init+0x5a8>)
 8004b4a:	4293      	cmp	r3, r2
 8004b4c:	d107      	bne.n	8004b5e <USART_Init+0x32a>
		{
			NVIC_SetPriority(USART1_IRQn, 0);
 8004b4e:	2100      	movs	r1, #0
 8004b50:	2025      	movs	r0, #37	@ 0x25
 8004b52:	f7fe fd6f 	bl	8003634 <__NVIC_SetPriority>
			NVIC_EnableIRQ(USART1_IRQn);
 8004b56:	2025      	movs	r0, #37	@ 0x25
 8004b58:	f7fe fd4e 	bl	80035f8 <__NVIC_EnableIRQ>
 8004b5c:	e02b      	b.n	8004bb6 <USART_Init+0x382>
		}
		else if(config -> Port == USART2)
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	4a9f      	ldr	r2, [pc, #636]	@ (8004de0 <USART_Init+0x5ac>)
 8004b64:	4293      	cmp	r3, r2
 8004b66:	d103      	bne.n	8004b70 <USART_Init+0x33c>
		{
			NVIC_EnableIRQ(USART2_IRQn);
 8004b68:	2026      	movs	r0, #38	@ 0x26
 8004b6a:	f7fe fd45 	bl	80035f8 <__NVIC_EnableIRQ>
 8004b6e:	e022      	b.n	8004bb6 <USART_Init+0x382>
		}
		else if(config -> Port == USART3)
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	4a9b      	ldr	r2, [pc, #620]	@ (8004de4 <USART_Init+0x5b0>)
 8004b76:	4293      	cmp	r3, r2
 8004b78:	d103      	bne.n	8004b82 <USART_Init+0x34e>
		{
			NVIC_EnableIRQ(USART3_IRQn);
 8004b7a:	2027      	movs	r0, #39	@ 0x27
 8004b7c:	f7fe fd3c 	bl	80035f8 <__NVIC_EnableIRQ>
 8004b80:	e019      	b.n	8004bb6 <USART_Init+0x382>
		}
		else if(config -> Port == UART4)
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	4a98      	ldr	r2, [pc, #608]	@ (8004de8 <USART_Init+0x5b4>)
 8004b88:	4293      	cmp	r3, r2
 8004b8a:	d103      	bne.n	8004b94 <USART_Init+0x360>
		{
			NVIC_EnableIRQ(UART4_IRQn);
 8004b8c:	2034      	movs	r0, #52	@ 0x34
 8004b8e:	f7fe fd33 	bl	80035f8 <__NVIC_EnableIRQ>
 8004b92:	e010      	b.n	8004bb6 <USART_Init+0x382>
		}
		else if(config -> Port == UART5)
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	4a94      	ldr	r2, [pc, #592]	@ (8004dec <USART_Init+0x5b8>)
 8004b9a:	4293      	cmp	r3, r2
 8004b9c:	d103      	bne.n	8004ba6 <USART_Init+0x372>
		{
			NVIC_EnableIRQ(UART5_IRQn);
 8004b9e:	2035      	movs	r0, #53	@ 0x35
 8004ba0:	f7fe fd2a 	bl	80035f8 <__NVIC_EnableIRQ>
 8004ba4:	e007      	b.n	8004bb6 <USART_Init+0x382>
		}
		else if(config -> Port == USART6)
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	4a91      	ldr	r2, [pc, #580]	@ (8004df0 <USART_Init+0x5bc>)
 8004bac:	4293      	cmp	r3, r2
 8004bae:	d102      	bne.n	8004bb6 <USART_Init+0x382>
		{
			NVIC_EnableIRQ(USART6_IRQn);
 8004bb0:	2047      	movs	r0, #71	@ 0x47
 8004bb2:	f7fe fd21 	bl	80035f8 <__NVIC_EnableIRQ>
		}

	}


	config->Port->CR2 |= config->stop_bits;
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	691a      	ldr	r2, [r3, #16]
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	7c1b      	ldrb	r3, [r3, #16]
 8004bc0:	4619      	mov	r1, r3
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	430a      	orrs	r2, r1
 8004bc8:	611a      	str	r2, [r3, #16]

	if((config->dma_enable & USART_Configuration.DMA_Enable.RX_Enable) == USART_Configuration.DMA_Enable.RX_Enable)
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	7c5b      	ldrb	r3, [r3, #17]
 8004bce:	2202      	movs	r2, #2
 8004bd0:	4013      	ands	r3, r2
 8004bd2:	b2db      	uxtb	r3, r3
 8004bd4:	2202      	movs	r2, #2
 8004bd6:	4293      	cmp	r3, r2
 8004bd8:	f040 811e 	bne.w	8004e18 <USART_Init+0x5e4>
	{


		if(config->Port == USART1)
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	4a7e      	ldr	r2, [pc, #504]	@ (8004ddc <USART_Init+0x5a8>)
 8004be2:	4293      	cmp	r3, r2
 8004be4:	d10e      	bne.n	8004c04 <USART_Init+0x3d0>
		{
			xUSART_RX[0].Request = DMA_Configuration.Request.USART1_RX;
 8004be6:	4a83      	ldr	r2, [pc, #524]	@ (8004df4 <USART_Init+0x5c0>)
 8004be8:	4b83      	ldr	r3, [pc, #524]	@ (8004df8 <USART_Init+0x5c4>)
 8004bea:	4614      	mov	r4, r2
 8004bec:	33c0      	adds	r3, #192	@ 0xc0
 8004bee:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8004bf2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
			xUSART_RX[0].interrupts = DMA_Configuration.DMA_Interrupts.Transfer_Complete;
 8004bf6:	2210      	movs	r2, #16
 8004bf8:	4b7e      	ldr	r3, [pc, #504]	@ (8004df4 <USART_Init+0x5c0>)
 8004bfa:	61da      	str	r2, [r3, #28]
			xUSART_RX[0].ISR_Routines.Full_Transfer_Commplete_ISR = USART1_RX_ISR;
 8004bfc:	4b7d      	ldr	r3, [pc, #500]	@ (8004df4 <USART_Init+0x5c0>)
 8004bfe:	4a7f      	ldr	r2, [pc, #508]	@ (8004dfc <USART_Init+0x5c8>)
 8004c00:	64da      	str	r2, [r3, #76]	@ 0x4c
 8004c02:	e067      	b.n	8004cd4 <USART_Init+0x4a0>
		}
		else if(config->Port == USART2)
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	4a75      	ldr	r2, [pc, #468]	@ (8004de0 <USART_Init+0x5ac>)
 8004c0a:	4293      	cmp	r3, r2
 8004c0c:	d10e      	bne.n	8004c2c <USART_Init+0x3f8>
		{
			xUSART_RX[1].Request = DMA_Configuration.Request.USART2_RX;
 8004c0e:	4b79      	ldr	r3, [pc, #484]	@ (8004df4 <USART_Init+0x5c0>)
 8004c10:	4a79      	ldr	r2, [pc, #484]	@ (8004df8 <USART_Init+0x5c4>)
 8004c12:	3358      	adds	r3, #88	@ 0x58
 8004c14:	32d8      	adds	r2, #216	@ 0xd8
 8004c16:	ca07      	ldmia	r2, {r0, r1, r2}
 8004c18:	e883 0007 	stmia.w	r3, {r0, r1, r2}
			xUSART_RX[1].interrupts = DMA_Configuration.DMA_Interrupts.Transfer_Complete;
 8004c1c:	2210      	movs	r2, #16
 8004c1e:	4b75      	ldr	r3, [pc, #468]	@ (8004df4 <USART_Init+0x5c0>)
 8004c20:	675a      	str	r2, [r3, #116]	@ 0x74
			xUSART_RX[1].ISR_Routines.Full_Transfer_Commplete_ISR = USART2_RX_ISR;
 8004c22:	4b74      	ldr	r3, [pc, #464]	@ (8004df4 <USART_Init+0x5c0>)
 8004c24:	4a76      	ldr	r2, [pc, #472]	@ (8004e00 <USART_Init+0x5cc>)
 8004c26:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
 8004c2a:	e053      	b.n	8004cd4 <USART_Init+0x4a0>
		}
		else if(config->Port == USART3)
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	4a6c      	ldr	r2, [pc, #432]	@ (8004de4 <USART_Init+0x5b0>)
 8004c32:	4293      	cmp	r3, r2
 8004c34:	d10f      	bne.n	8004c56 <USART_Init+0x422>
		{
			xUSART_RX[2].Request = DMA_Configuration.Request.USART3_RX;
 8004c36:	4b6f      	ldr	r3, [pc, #444]	@ (8004df4 <USART_Init+0x5c0>)
 8004c38:	4a6f      	ldr	r2, [pc, #444]	@ (8004df8 <USART_Init+0x5c4>)
 8004c3a:	33b0      	adds	r3, #176	@ 0xb0
 8004c3c:	32f0      	adds	r2, #240	@ 0xf0
 8004c3e:	ca07      	ldmia	r2, {r0, r1, r2}
 8004c40:	e883 0007 	stmia.w	r3, {r0, r1, r2}
			xUSART_RX[2].interrupts = DMA_Configuration.DMA_Interrupts.Transfer_Complete;
 8004c44:	2210      	movs	r2, #16
 8004c46:	4b6b      	ldr	r3, [pc, #428]	@ (8004df4 <USART_Init+0x5c0>)
 8004c48:	f8c3 20cc 	str.w	r2, [r3, #204]	@ 0xcc
			xUSART_RX[2].ISR_Routines.Full_Transfer_Commplete_ISR = USART3_RX_ISR;
 8004c4c:	4b69      	ldr	r3, [pc, #420]	@ (8004df4 <USART_Init+0x5c0>)
 8004c4e:	4a6d      	ldr	r2, [pc, #436]	@ (8004e04 <USART_Init+0x5d0>)
 8004c50:	f8c3 20fc 	str.w	r2, [r3, #252]	@ 0xfc
 8004c54:	e03e      	b.n	8004cd4 <USART_Init+0x4a0>
		}
		else if(config->Port == UART4)
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	4a63      	ldr	r2, [pc, #396]	@ (8004de8 <USART_Init+0x5b4>)
 8004c5c:	4293      	cmp	r3, r2
 8004c5e:	d111      	bne.n	8004c84 <USART_Init+0x450>
		{
			xUSART_RX[3].Request = DMA_Configuration.Request.UART4_RX;
 8004c60:	4b64      	ldr	r3, [pc, #400]	@ (8004df4 <USART_Init+0x5c0>)
 8004c62:	4a65      	ldr	r2, [pc, #404]	@ (8004df8 <USART_Init+0x5c4>)
 8004c64:	f503 7384 	add.w	r3, r3, #264	@ 0x108
 8004c68:	f502 7284 	add.w	r2, r2, #264	@ 0x108
 8004c6c:	ca07      	ldmia	r2, {r0, r1, r2}
 8004c6e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
			xUSART_RX[3].interrupts = DMA_Configuration.DMA_Interrupts.Transfer_Complete;
 8004c72:	2210      	movs	r2, #16
 8004c74:	4b5f      	ldr	r3, [pc, #380]	@ (8004df4 <USART_Init+0x5c0>)
 8004c76:	f8c3 2124 	str.w	r2, [r3, #292]	@ 0x124
			xUSART_RX[3].ISR_Routines.Full_Transfer_Commplete_ISR = USART4_RX_ISR;
 8004c7a:	4b5e      	ldr	r3, [pc, #376]	@ (8004df4 <USART_Init+0x5c0>)
 8004c7c:	4a62      	ldr	r2, [pc, #392]	@ (8004e08 <USART_Init+0x5d4>)
 8004c7e:	f8c3 2154 	str.w	r2, [r3, #340]	@ 0x154
 8004c82:	e027      	b.n	8004cd4 <USART_Init+0x4a0>
		}
		else if(config->Port == UART5)
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	4a58      	ldr	r2, [pc, #352]	@ (8004dec <USART_Init+0x5b8>)
 8004c8a:	4293      	cmp	r3, r2
 8004c8c:	d111      	bne.n	8004cb2 <USART_Init+0x47e>
		{
			xUSART_RX[4].Request = DMA_Configuration.Request.UART5_RX;
 8004c8e:	4b59      	ldr	r3, [pc, #356]	@ (8004df4 <USART_Init+0x5c0>)
 8004c90:	4a59      	ldr	r2, [pc, #356]	@ (8004df8 <USART_Init+0x5c4>)
 8004c92:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 8004c96:	f502 7290 	add.w	r2, r2, #288	@ 0x120
 8004c9a:	ca07      	ldmia	r2, {r0, r1, r2}
 8004c9c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
			xUSART_RX[4].interrupts = DMA_Configuration.DMA_Interrupts.Transfer_Complete;
 8004ca0:	2210      	movs	r2, #16
 8004ca2:	4b54      	ldr	r3, [pc, #336]	@ (8004df4 <USART_Init+0x5c0>)
 8004ca4:	f8c3 217c 	str.w	r2, [r3, #380]	@ 0x17c
			xUSART_RX[4].ISR_Routines.Full_Transfer_Commplete_ISR = USART5_RX_ISR;
 8004ca8:	4b52      	ldr	r3, [pc, #328]	@ (8004df4 <USART_Init+0x5c0>)
 8004caa:	4a58      	ldr	r2, [pc, #352]	@ (8004e0c <USART_Init+0x5d8>)
 8004cac:	f8c3 21ac 	str.w	r2, [r3, #428]	@ 0x1ac
 8004cb0:	e010      	b.n	8004cd4 <USART_Init+0x4a0>
		}
		else
		{
			xUSART_RX[5].Request = DMA_Configuration.Request.UART6_RX;
 8004cb2:	4b50      	ldr	r3, [pc, #320]	@ (8004df4 <USART_Init+0x5c0>)
 8004cb4:	4a50      	ldr	r2, [pc, #320]	@ (8004df8 <USART_Init+0x5c4>)
 8004cb6:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8004cba:	f502 729c 	add.w	r2, r2, #312	@ 0x138
 8004cbe:	ca07      	ldmia	r2, {r0, r1, r2}
 8004cc0:	e883 0007 	stmia.w	r3, {r0, r1, r2}
			xUSART_RX[5].interrupts = DMA_Configuration.DMA_Interrupts.Transfer_Complete;
 8004cc4:	2210      	movs	r2, #16
 8004cc6:	4b4b      	ldr	r3, [pc, #300]	@ (8004df4 <USART_Init+0x5c0>)
 8004cc8:	f8c3 21d4 	str.w	r2, [r3, #468]	@ 0x1d4
			xUSART_RX[5].ISR_Routines.Full_Transfer_Commplete_ISR = USART6_RX_ISR;
 8004ccc:	4b49      	ldr	r3, [pc, #292]	@ (8004df4 <USART_Init+0x5c0>)
 8004cce:	4a50      	ldr	r2, [pc, #320]	@ (8004e10 <USART_Init+0x5dc>)
 8004cd0:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
		}

		xUSART_RX[usart_dma_instance_number].circular_mode = DMA_Configuration.Circular_Mode.Disable;
 8004cd4:	4b4f      	ldr	r3, [pc, #316]	@ (8004e14 <USART_Init+0x5e0>)
 8004cd6:	f993 3000 	ldrsb.w	r3, [r3]
 8004cda:	4618      	mov	r0, r3
 8004cdc:	2200      	movs	r2, #0
 8004cde:	4945      	ldr	r1, [pc, #276]	@ (8004df4 <USART_Init+0x5c0>)
 8004ce0:	2358      	movs	r3, #88	@ 0x58
 8004ce2:	fb00 f303 	mul.w	r3, r0, r3
 8004ce6:	440b      	add	r3, r1
 8004ce8:	3318      	adds	r3, #24
 8004cea:	601a      	str	r2, [r3, #0]
		xUSART_RX[usart_dma_instance_number].flow_control = DMA_Configuration.Flow_Control.DMA_Control;
 8004cec:	4b49      	ldr	r3, [pc, #292]	@ (8004e14 <USART_Init+0x5e0>)
 8004cee:	f993 3000 	ldrsb.w	r3, [r3]
 8004cf2:	4618      	mov	r0, r3
 8004cf4:	2200      	movs	r2, #0
 8004cf6:	493f      	ldr	r1, [pc, #252]	@ (8004df4 <USART_Init+0x5c0>)
 8004cf8:	2358      	movs	r3, #88	@ 0x58
 8004cfa:	fb00 f303 	mul.w	r3, r0, r3
 8004cfe:	440b      	add	r3, r1
 8004d00:	330c      	adds	r3, #12
 8004d02:	601a      	str	r2, [r3, #0]

		xUSART_RX[usart_dma_instance_number].memory_data_size = DMA_Configuration.Memory_Data_Size.byte;
 8004d04:	4b43      	ldr	r3, [pc, #268]	@ (8004e14 <USART_Init+0x5e0>)
 8004d06:	f993 3000 	ldrsb.w	r3, [r3]
 8004d0a:	4618      	mov	r0, r3
 8004d0c:	2200      	movs	r2, #0
 8004d0e:	4939      	ldr	r1, [pc, #228]	@ (8004df4 <USART_Init+0x5c0>)
 8004d10:	2358      	movs	r3, #88	@ 0x58
 8004d12:	fb00 f303 	mul.w	r3, r0, r3
 8004d16:	440b      	add	r3, r1
 8004d18:	3328      	adds	r3, #40	@ 0x28
 8004d1a:	601a      	str	r2, [r3, #0]
		xUSART_RX[usart_dma_instance_number].peripheral_data_size = DMA_Configuration.Peripheral_Data_Size.byte;
 8004d1c:	4b3d      	ldr	r3, [pc, #244]	@ (8004e14 <USART_Init+0x5e0>)
 8004d1e:	f993 3000 	ldrsb.w	r3, [r3]
 8004d22:	4618      	mov	r0, r3
 8004d24:	2200      	movs	r2, #0
 8004d26:	4933      	ldr	r1, [pc, #204]	@ (8004df4 <USART_Init+0x5c0>)
 8004d28:	2358      	movs	r3, #88	@ 0x58
 8004d2a:	fb00 f303 	mul.w	r3, r0, r3
 8004d2e:	440b      	add	r3, r1
 8004d30:	3324      	adds	r3, #36	@ 0x24
 8004d32:	601a      	str	r2, [r3, #0]
		xUSART_RX[usart_dma_instance_number].peripheral_pointer_increment = DMA_Configuration.Peripheral_Pointer_Increment.Disable;
 8004d34:	2200      	movs	r2, #0
 8004d36:	4b37      	ldr	r3, [pc, #220]	@ (8004e14 <USART_Init+0x5e0>)
 8004d38:	f993 3000 	ldrsb.w	r3, [r3]
 8004d3c:	4618      	mov	r0, r3
 8004d3e:	b291      	uxth	r1, r2
 8004d40:	4a2c      	ldr	r2, [pc, #176]	@ (8004df4 <USART_Init+0x5c0>)
 8004d42:	2358      	movs	r3, #88	@ 0x58
 8004d44:	fb00 f303 	mul.w	r3, r0, r3
 8004d48:	4413      	add	r3, r2
 8004d4a:	3322      	adds	r3, #34	@ 0x22
 8004d4c:	460a      	mov	r2, r1
 8004d4e:	801a      	strh	r2, [r3, #0]
		xUSART_RX[usart_dma_instance_number].memory_pointer_increment = DMA_Configuration.Memory_Pointer_Increment.Enable;
 8004d50:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004d54:	4b2f      	ldr	r3, [pc, #188]	@ (8004e14 <USART_Init+0x5e0>)
 8004d56:	f993 3000 	ldrsb.w	r3, [r3]
 8004d5a:	4618      	mov	r0, r3
 8004d5c:	b291      	uxth	r1, r2
 8004d5e:	4a25      	ldr	r2, [pc, #148]	@ (8004df4 <USART_Init+0x5c0>)
 8004d60:	2358      	movs	r3, #88	@ 0x58
 8004d62:	fb00 f303 	mul.w	r3, r0, r3
 8004d66:	4413      	add	r3, r2
 8004d68:	3320      	adds	r3, #32
 8004d6a:	460a      	mov	r2, r1
 8004d6c:	801a      	strh	r2, [r3, #0]
		xUSART_RX[usart_dma_instance_number].priority_level = DMA_Configuration.Priority_Level.High;
 8004d6e:	4b29      	ldr	r3, [pc, #164]	@ (8004e14 <USART_Init+0x5e0>)
 8004d70:	f993 3000 	ldrsb.w	r3, [r3]
 8004d74:	4618      	mov	r0, r3
 8004d76:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8004d7a:	491e      	ldr	r1, [pc, #120]	@ (8004df4 <USART_Init+0x5c0>)
 8004d7c:	2358      	movs	r3, #88	@ 0x58
 8004d7e:	fb00 f303 	mul.w	r3, r0, r3
 8004d82:	440b      	add	r3, r1
 8004d84:	3314      	adds	r3, #20
 8004d86:	601a      	str	r2, [r3, #0]
		xUSART_RX[usart_dma_instance_number].transfer_direction = DMA_Configuration.Transfer_Direction.Peripheral_to_memory;
 8004d88:	4b22      	ldr	r3, [pc, #136]	@ (8004e14 <USART_Init+0x5e0>)
 8004d8a:	f993 3000 	ldrsb.w	r3, [r3]
 8004d8e:	4618      	mov	r0, r3
 8004d90:	2200      	movs	r2, #0
 8004d92:	4918      	ldr	r1, [pc, #96]	@ (8004df4 <USART_Init+0x5c0>)
 8004d94:	2358      	movs	r3, #88	@ 0x58
 8004d96:	fb00 f303 	mul.w	r3, r0, r3
 8004d9a:	440b      	add	r3, r1
 8004d9c:	3310      	adds	r3, #16
 8004d9e:	601a      	str	r2, [r3, #0]
		config ->USART_DMA_Instance_RX = xUSART_RX[usart_dma_instance_number];
 8004da0:	4b1c      	ldr	r3, [pc, #112]	@ (8004e14 <USART_Init+0x5e0>)
 8004da2:	f993 3000 	ldrsb.w	r3, [r3]
 8004da6:	4618      	mov	r0, r3
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	4912      	ldr	r1, [pc, #72]	@ (8004df4 <USART_Init+0x5c0>)
 8004dac:	2258      	movs	r2, #88	@ 0x58
 8004dae:	fb00 f202 	mul.w	r2, r0, r2
 8004db2:	440a      	add	r2, r1
 8004db4:	336c      	adds	r3, #108	@ 0x6c
 8004db6:	4611      	mov	r1, r2
 8004db8:	2258      	movs	r2, #88	@ 0x58
 8004dba:	4618      	mov	r0, r3
 8004dbc:	f001 f9a8 	bl	8006110 <memcpy>
		DMA_Init(&xUSART_RX[usart_dma_instance_number]);
 8004dc0:	4b14      	ldr	r3, [pc, #80]	@ (8004e14 <USART_Init+0x5e0>)
 8004dc2:	f993 3000 	ldrsb.w	r3, [r3]
 8004dc6:	461a      	mov	r2, r3
 8004dc8:	2358      	movs	r3, #88	@ 0x58
 8004dca:	fb02 f303 	mul.w	r3, r2, r3
 8004dce:	4a09      	ldr	r2, [pc, #36]	@ (8004df4 <USART_Init+0x5c0>)
 8004dd0:	4413      	add	r3, r2
 8004dd2:	4618      	mov	r0, r3
 8004dd4:	f7fd fca0 	bl	8002718 <DMA_Init>
 8004dd8:	e026      	b.n	8004e28 <USART_Init+0x5f4>
 8004dda:	bf00      	nop
 8004ddc:	40011000 	.word	0x40011000
 8004de0:	40004400 	.word	0x40004400
 8004de4:	40004800 	.word	0x40004800
 8004de8:	40004c00 	.word	0x40004c00
 8004dec:	40005000 	.word	0x40005000
 8004df0:	40011400 	.word	0x40011400
 8004df4:	200004a4 	.word	0x200004a4
 8004df8:	08006af0 	.word	0x08006af0
 8004dfc:	0800374d 	.word	0x0800374d
 8004e00:	0800377d 	.word	0x0800377d
 8004e04:	080037ad 	.word	0x080037ad
 8004e08:	080037dd 	.word	0x080037dd
 8004e0c:	0800380d 	.word	0x0800380d
 8004e10:	0800383d 	.word	0x0800383d
 8004e14:	200008c4 	.word	0x200008c4
	}
	else
	{
		config -> Port  -> CR3 &= ~USART_CR3_DMAR;
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	695a      	ldr	r2, [r3, #20]
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004e26:	615a      	str	r2, [r3, #20]
	}

	if((config->dma_enable & USART_Configuration.DMA_Enable.TX_Enable) == USART_Configuration.DMA_Enable.TX_Enable)
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	7c5b      	ldrb	r3, [r3, #17]
 8004e2c:	2201      	movs	r2, #1
 8004e2e:	4013      	ands	r3, r2
 8004e30:	b2db      	uxtb	r3, r3
 8004e32:	2201      	movs	r2, #1
 8004e34:	4293      	cmp	r3, r2
 8004e36:	f040 810b 	bne.w	8005050 <USART_Init+0x81c>
	{



		if(config->Port == USART1)
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	4aa0      	ldr	r2, [pc, #640]	@ (80050c0 <USART_Init+0x88c>)
 8004e40:	4293      	cmp	r3, r2
 8004e42:	d10e      	bne.n	8004e62 <USART_Init+0x62e>
		{
			xUSART_TX[0].Request = DMA_Configuration.Request.USART1_TX;
 8004e44:	4a9f      	ldr	r2, [pc, #636]	@ (80050c4 <USART_Init+0x890>)
 8004e46:	4ba0      	ldr	r3, [pc, #640]	@ (80050c8 <USART_Init+0x894>)
 8004e48:	4614      	mov	r4, r2
 8004e4a:	33cc      	adds	r3, #204	@ 0xcc
 8004e4c:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8004e50:	e884 0007 	stmia.w	r4, {r0, r1, r2}
			xUSART_TX[0].interrupts = DMA_Configuration.DMA_Interrupts.Transfer_Complete;
 8004e54:	2210      	movs	r2, #16
 8004e56:	4b9b      	ldr	r3, [pc, #620]	@ (80050c4 <USART_Init+0x890>)
 8004e58:	61da      	str	r2, [r3, #28]
			xUSART_TX[0].ISR_Routines.Full_Transfer_Commplete_ISR = USART1_TX_ISR;
 8004e5a:	4b9a      	ldr	r3, [pc, #616]	@ (80050c4 <USART_Init+0x890>)
 8004e5c:	4a9b      	ldr	r2, [pc, #620]	@ (80050cc <USART_Init+0x898>)
 8004e5e:	64da      	str	r2, [r3, #76]	@ 0x4c
 8004e60:	e067      	b.n	8004f32 <USART_Init+0x6fe>
		}
		else if(config->Port == USART2)
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	4a9a      	ldr	r2, [pc, #616]	@ (80050d0 <USART_Init+0x89c>)
 8004e68:	4293      	cmp	r3, r2
 8004e6a:	d10e      	bne.n	8004e8a <USART_Init+0x656>
		{
			xUSART_TX[1].Request = DMA_Configuration.Request.USART2_TX;
 8004e6c:	4b95      	ldr	r3, [pc, #596]	@ (80050c4 <USART_Init+0x890>)
 8004e6e:	4a96      	ldr	r2, [pc, #600]	@ (80050c8 <USART_Init+0x894>)
 8004e70:	3358      	adds	r3, #88	@ 0x58
 8004e72:	32e4      	adds	r2, #228	@ 0xe4
 8004e74:	ca07      	ldmia	r2, {r0, r1, r2}
 8004e76:	e883 0007 	stmia.w	r3, {r0, r1, r2}
			xUSART_TX[1].interrupts = DMA_Configuration.DMA_Interrupts.Transfer_Complete;
 8004e7a:	2210      	movs	r2, #16
 8004e7c:	4b91      	ldr	r3, [pc, #580]	@ (80050c4 <USART_Init+0x890>)
 8004e7e:	675a      	str	r2, [r3, #116]	@ 0x74
			xUSART_TX[1].ISR_Routines.Full_Transfer_Commplete_ISR = USART2_TX_ISR;
 8004e80:	4b90      	ldr	r3, [pc, #576]	@ (80050c4 <USART_Init+0x890>)
 8004e82:	4a94      	ldr	r2, [pc, #592]	@ (80050d4 <USART_Init+0x8a0>)
 8004e84:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
 8004e88:	e053      	b.n	8004f32 <USART_Init+0x6fe>
		}
		else if(config->Port == USART3)
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	4a92      	ldr	r2, [pc, #584]	@ (80050d8 <USART_Init+0x8a4>)
 8004e90:	4293      	cmp	r3, r2
 8004e92:	d10f      	bne.n	8004eb4 <USART_Init+0x680>
		{
			xUSART_TX[2].Request = DMA_Configuration.Request.USART3_TX;
 8004e94:	4b8b      	ldr	r3, [pc, #556]	@ (80050c4 <USART_Init+0x890>)
 8004e96:	4a8c      	ldr	r2, [pc, #560]	@ (80050c8 <USART_Init+0x894>)
 8004e98:	33b0      	adds	r3, #176	@ 0xb0
 8004e9a:	32fc      	adds	r2, #252	@ 0xfc
 8004e9c:	ca07      	ldmia	r2, {r0, r1, r2}
 8004e9e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
			xUSART_TX[2].interrupts = DMA_Configuration.DMA_Interrupts.Transfer_Complete;
 8004ea2:	2210      	movs	r2, #16
 8004ea4:	4b87      	ldr	r3, [pc, #540]	@ (80050c4 <USART_Init+0x890>)
 8004ea6:	f8c3 20cc 	str.w	r2, [r3, #204]	@ 0xcc
			xUSART_TX[2].ISR_Routines.Full_Transfer_Commplete_ISR = USART3_TX_ISR;
 8004eaa:	4b86      	ldr	r3, [pc, #536]	@ (80050c4 <USART_Init+0x890>)
 8004eac:	4a8b      	ldr	r2, [pc, #556]	@ (80050dc <USART_Init+0x8a8>)
 8004eae:	f8c3 20fc 	str.w	r2, [r3, #252]	@ 0xfc
 8004eb2:	e03e      	b.n	8004f32 <USART_Init+0x6fe>
		}
		else if(config->Port == UART4)
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	4a89      	ldr	r2, [pc, #548]	@ (80050e0 <USART_Init+0x8ac>)
 8004eba:	4293      	cmp	r3, r2
 8004ebc:	d111      	bne.n	8004ee2 <USART_Init+0x6ae>
		{
			xUSART_TX[3].Request = DMA_Configuration.Request.UART4_TX;
 8004ebe:	4b81      	ldr	r3, [pc, #516]	@ (80050c4 <USART_Init+0x890>)
 8004ec0:	4a81      	ldr	r2, [pc, #516]	@ (80050c8 <USART_Init+0x894>)
 8004ec2:	f503 7384 	add.w	r3, r3, #264	@ 0x108
 8004ec6:	f502 728a 	add.w	r2, r2, #276	@ 0x114
 8004eca:	ca07      	ldmia	r2, {r0, r1, r2}
 8004ecc:	e883 0007 	stmia.w	r3, {r0, r1, r2}
			xUSART_TX[3].interrupts = DMA_Configuration.DMA_Interrupts.Transfer_Complete;
 8004ed0:	2210      	movs	r2, #16
 8004ed2:	4b7c      	ldr	r3, [pc, #496]	@ (80050c4 <USART_Init+0x890>)
 8004ed4:	f8c3 2124 	str.w	r2, [r3, #292]	@ 0x124
			xUSART_TX[3].ISR_Routines.Full_Transfer_Commplete_ISR = USART4_TX_ISR;
 8004ed8:	4b7a      	ldr	r3, [pc, #488]	@ (80050c4 <USART_Init+0x890>)
 8004eda:	4a82      	ldr	r2, [pc, #520]	@ (80050e4 <USART_Init+0x8b0>)
 8004edc:	f8c3 2154 	str.w	r2, [r3, #340]	@ 0x154
 8004ee0:	e027      	b.n	8004f32 <USART_Init+0x6fe>
		}
		else if(config->Port == UART5)
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	4a80      	ldr	r2, [pc, #512]	@ (80050e8 <USART_Init+0x8b4>)
 8004ee8:	4293      	cmp	r3, r2
 8004eea:	d111      	bne.n	8004f10 <USART_Init+0x6dc>
		{
			xUSART_TX[4].Request = DMA_Configuration.Request.UART5_TX;
 8004eec:	4b75      	ldr	r3, [pc, #468]	@ (80050c4 <USART_Init+0x890>)
 8004eee:	4a76      	ldr	r2, [pc, #472]	@ (80050c8 <USART_Init+0x894>)
 8004ef0:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 8004ef4:	f502 7296 	add.w	r2, r2, #300	@ 0x12c
 8004ef8:	ca07      	ldmia	r2, {r0, r1, r2}
 8004efa:	e883 0007 	stmia.w	r3, {r0, r1, r2}
			xUSART_TX[4].interrupts = DMA_Configuration.DMA_Interrupts.Transfer_Complete;
 8004efe:	2210      	movs	r2, #16
 8004f00:	4b70      	ldr	r3, [pc, #448]	@ (80050c4 <USART_Init+0x890>)
 8004f02:	f8c3 217c 	str.w	r2, [r3, #380]	@ 0x17c
			xUSART_TX[4].ISR_Routines.Full_Transfer_Commplete_ISR = USART5_TX_ISR;
 8004f06:	4b6f      	ldr	r3, [pc, #444]	@ (80050c4 <USART_Init+0x890>)
 8004f08:	4a78      	ldr	r2, [pc, #480]	@ (80050ec <USART_Init+0x8b8>)
 8004f0a:	f8c3 21ac 	str.w	r2, [r3, #428]	@ 0x1ac
 8004f0e:	e010      	b.n	8004f32 <USART_Init+0x6fe>
		}
		else
		{
			xUSART_TX[5].Request = DMA_Configuration.Request.UART6_TX;
 8004f10:	4b6c      	ldr	r3, [pc, #432]	@ (80050c4 <USART_Init+0x890>)
 8004f12:	4a6d      	ldr	r2, [pc, #436]	@ (80050c8 <USART_Init+0x894>)
 8004f14:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8004f18:	f502 72a2 	add.w	r2, r2, #324	@ 0x144
 8004f1c:	ca07      	ldmia	r2, {r0, r1, r2}
 8004f1e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
			xUSART_TX[5].interrupts = DMA_Configuration.DMA_Interrupts.Transfer_Complete;
 8004f22:	2210      	movs	r2, #16
 8004f24:	4b67      	ldr	r3, [pc, #412]	@ (80050c4 <USART_Init+0x890>)
 8004f26:	f8c3 21d4 	str.w	r2, [r3, #468]	@ 0x1d4
			xUSART_TX[5].ISR_Routines.Full_Transfer_Commplete_ISR = USART6_TX_ISR;
 8004f2a:	4b66      	ldr	r3, [pc, #408]	@ (80050c4 <USART_Init+0x890>)
 8004f2c:	4a70      	ldr	r2, [pc, #448]	@ (80050f0 <USART_Init+0x8bc>)
 8004f2e:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
		}

		xUSART_TX[usart_dma_instance_number].circular_mode = DMA_Configuration.Circular_Mode.Disable;
 8004f32:	4b70      	ldr	r3, [pc, #448]	@ (80050f4 <USART_Init+0x8c0>)
 8004f34:	f993 3000 	ldrsb.w	r3, [r3]
 8004f38:	4618      	mov	r0, r3
 8004f3a:	2200      	movs	r2, #0
 8004f3c:	4961      	ldr	r1, [pc, #388]	@ (80050c4 <USART_Init+0x890>)
 8004f3e:	2358      	movs	r3, #88	@ 0x58
 8004f40:	fb00 f303 	mul.w	r3, r0, r3
 8004f44:	440b      	add	r3, r1
 8004f46:	3318      	adds	r3, #24
 8004f48:	601a      	str	r2, [r3, #0]
		xUSART_TX[usart_dma_instance_number].flow_control = DMA_Configuration.Flow_Control.DMA_Control;
 8004f4a:	4b6a      	ldr	r3, [pc, #424]	@ (80050f4 <USART_Init+0x8c0>)
 8004f4c:	f993 3000 	ldrsb.w	r3, [r3]
 8004f50:	4618      	mov	r0, r3
 8004f52:	2200      	movs	r2, #0
 8004f54:	495b      	ldr	r1, [pc, #364]	@ (80050c4 <USART_Init+0x890>)
 8004f56:	2358      	movs	r3, #88	@ 0x58
 8004f58:	fb00 f303 	mul.w	r3, r0, r3
 8004f5c:	440b      	add	r3, r1
 8004f5e:	330c      	adds	r3, #12
 8004f60:	601a      	str	r2, [r3, #0]
		xUSART_TX[usart_dma_instance_number].interrupts = DMA_Configuration.DMA_Interrupts.Transfer_Complete;
 8004f62:	4b64      	ldr	r3, [pc, #400]	@ (80050f4 <USART_Init+0x8c0>)
 8004f64:	f993 3000 	ldrsb.w	r3, [r3]
 8004f68:	4618      	mov	r0, r3
 8004f6a:	2210      	movs	r2, #16
 8004f6c:	4955      	ldr	r1, [pc, #340]	@ (80050c4 <USART_Init+0x890>)
 8004f6e:	2358      	movs	r3, #88	@ 0x58
 8004f70:	fb00 f303 	mul.w	r3, r0, r3
 8004f74:	440b      	add	r3, r1
 8004f76:	331c      	adds	r3, #28
 8004f78:	601a      	str	r2, [r3, #0]
		xUSART_TX[usart_dma_instance_number].memory_data_size = DMA_Configuration.Memory_Data_Size.byte;
 8004f7a:	4b5e      	ldr	r3, [pc, #376]	@ (80050f4 <USART_Init+0x8c0>)
 8004f7c:	f993 3000 	ldrsb.w	r3, [r3]
 8004f80:	4618      	mov	r0, r3
 8004f82:	2200      	movs	r2, #0
 8004f84:	494f      	ldr	r1, [pc, #316]	@ (80050c4 <USART_Init+0x890>)
 8004f86:	2358      	movs	r3, #88	@ 0x58
 8004f88:	fb00 f303 	mul.w	r3, r0, r3
 8004f8c:	440b      	add	r3, r1
 8004f8e:	3328      	adds	r3, #40	@ 0x28
 8004f90:	601a      	str	r2, [r3, #0]
		xUSART_TX[usart_dma_instance_number].peripheral_data_size = DMA_Configuration.Peripheral_Data_Size.byte;
 8004f92:	4b58      	ldr	r3, [pc, #352]	@ (80050f4 <USART_Init+0x8c0>)
 8004f94:	f993 3000 	ldrsb.w	r3, [r3]
 8004f98:	4618      	mov	r0, r3
 8004f9a:	2200      	movs	r2, #0
 8004f9c:	4949      	ldr	r1, [pc, #292]	@ (80050c4 <USART_Init+0x890>)
 8004f9e:	2358      	movs	r3, #88	@ 0x58
 8004fa0:	fb00 f303 	mul.w	r3, r0, r3
 8004fa4:	440b      	add	r3, r1
 8004fa6:	3324      	adds	r3, #36	@ 0x24
 8004fa8:	601a      	str	r2, [r3, #0]
		xUSART_TX[usart_dma_instance_number].peripheral_pointer_increment = DMA_Configuration.Peripheral_Pointer_Increment.Disable;
 8004faa:	2200      	movs	r2, #0
 8004fac:	4b51      	ldr	r3, [pc, #324]	@ (80050f4 <USART_Init+0x8c0>)
 8004fae:	f993 3000 	ldrsb.w	r3, [r3]
 8004fb2:	4618      	mov	r0, r3
 8004fb4:	b291      	uxth	r1, r2
 8004fb6:	4a43      	ldr	r2, [pc, #268]	@ (80050c4 <USART_Init+0x890>)
 8004fb8:	2358      	movs	r3, #88	@ 0x58
 8004fba:	fb00 f303 	mul.w	r3, r0, r3
 8004fbe:	4413      	add	r3, r2
 8004fc0:	3322      	adds	r3, #34	@ 0x22
 8004fc2:	460a      	mov	r2, r1
 8004fc4:	801a      	strh	r2, [r3, #0]
		xUSART_TX[usart_dma_instance_number].memory_pointer_increment = DMA_Configuration.Memory_Pointer_Increment.Enable;
 8004fc6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004fca:	4b4a      	ldr	r3, [pc, #296]	@ (80050f4 <USART_Init+0x8c0>)
 8004fcc:	f993 3000 	ldrsb.w	r3, [r3]
 8004fd0:	4618      	mov	r0, r3
 8004fd2:	b291      	uxth	r1, r2
 8004fd4:	4a3b      	ldr	r2, [pc, #236]	@ (80050c4 <USART_Init+0x890>)
 8004fd6:	2358      	movs	r3, #88	@ 0x58
 8004fd8:	fb00 f303 	mul.w	r3, r0, r3
 8004fdc:	4413      	add	r3, r2
 8004fde:	3320      	adds	r3, #32
 8004fe0:	460a      	mov	r2, r1
 8004fe2:	801a      	strh	r2, [r3, #0]
		xUSART_TX[usart_dma_instance_number].priority_level = DMA_Configuration.Priority_Level.Very_high;
 8004fe4:	4b43      	ldr	r3, [pc, #268]	@ (80050f4 <USART_Init+0x8c0>)
 8004fe6:	f993 3000 	ldrsb.w	r3, [r3]
 8004fea:	4618      	mov	r0, r3
 8004fec:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8004ff0:	4934      	ldr	r1, [pc, #208]	@ (80050c4 <USART_Init+0x890>)
 8004ff2:	2358      	movs	r3, #88	@ 0x58
 8004ff4:	fb00 f303 	mul.w	r3, r0, r3
 8004ff8:	440b      	add	r3, r1
 8004ffa:	3314      	adds	r3, #20
 8004ffc:	601a      	str	r2, [r3, #0]
		xUSART_TX[usart_dma_instance_number].transfer_direction = DMA_Configuration.Transfer_Direction.Memory_to_peripheral;
 8004ffe:	4b3d      	ldr	r3, [pc, #244]	@ (80050f4 <USART_Init+0x8c0>)
 8005000:	f993 3000 	ldrsb.w	r3, [r3]
 8005004:	4618      	mov	r0, r3
 8005006:	2240      	movs	r2, #64	@ 0x40
 8005008:	492e      	ldr	r1, [pc, #184]	@ (80050c4 <USART_Init+0x890>)
 800500a:	2358      	movs	r3, #88	@ 0x58
 800500c:	fb00 f303 	mul.w	r3, r0, r3
 8005010:	440b      	add	r3, r1
 8005012:	3310      	adds	r3, #16
 8005014:	601a      	str	r2, [r3, #0]
		config ->USART_DMA_Instance_TX = xUSART_TX[usart_dma_instance_number];
 8005016:	4b37      	ldr	r3, [pc, #220]	@ (80050f4 <USART_Init+0x8c0>)
 8005018:	f993 3000 	ldrsb.w	r3, [r3]
 800501c:	4618      	mov	r0, r3
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	4928      	ldr	r1, [pc, #160]	@ (80050c4 <USART_Init+0x890>)
 8005022:	2258      	movs	r2, #88	@ 0x58
 8005024:	fb00 f202 	mul.w	r2, r0, r2
 8005028:	440a      	add	r2, r1
 800502a:	3314      	adds	r3, #20
 800502c:	4611      	mov	r1, r2
 800502e:	2258      	movs	r2, #88	@ 0x58
 8005030:	4618      	mov	r0, r3
 8005032:	f001 f86d 	bl	8006110 <memcpy>
		DMA_Init(&xUSART_TX[usart_dma_instance_number]);
 8005036:	4b2f      	ldr	r3, [pc, #188]	@ (80050f4 <USART_Init+0x8c0>)
 8005038:	f993 3000 	ldrsb.w	r3, [r3]
 800503c:	461a      	mov	r2, r3
 800503e:	2358      	movs	r3, #88	@ 0x58
 8005040:	fb02 f303 	mul.w	r3, r2, r3
 8005044:	4a1f      	ldr	r2, [pc, #124]	@ (80050c4 <USART_Init+0x890>)
 8005046:	4413      	add	r3, r2
 8005048:	4618      	mov	r0, r3
 800504a:	f7fd fb65 	bl	8002718 <DMA_Init>
 800504e:	e007      	b.n	8005060 <USART_Init+0x82c>
	}
	else
	{
		config -> Port -> CR3 &= ~USART_CR3_DMAT;
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	695a      	ldr	r2, [r3, #20]
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800505e:	615a      	str	r2, [r3, #20]
	}

	if(config->mode == USART_Configuration.Mode.Single_Wire_Half_Duplex) config -> Port -> CR3 |= USART_CR3_HDSEL;
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	7a1b      	ldrb	r3, [r3, #8]
 8005064:	2203      	movs	r2, #3
 8005066:	4293      	cmp	r3, r2
 8005068:	d107      	bne.n	800507a <USART_Init+0x846>
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	695a      	ldr	r2, [r3, #20]
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	f042 0208 	orr.w	r2, r2, #8
 8005078:	615a      	str	r2, [r3, #20]
	if(config->mode == USART_Configuration.Mode.LIN) config -> Port -> CR2 |= USART_CR2_LINEN;
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	7a1b      	ldrb	r3, [r3, #8]
 800507e:	2205      	movs	r2, #5
 8005080:	4293      	cmp	r3, r2
 8005082:	d107      	bne.n	8005094 <USART_Init+0x860>
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	691a      	ldr	r2, [r3, #16]
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005092:	611a      	str	r2, [r3, #16]


	config->Port->CR1 |= USART_CR1_RE | USART_CR1_TE  ;
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	68da      	ldr	r2, [r3, #12]
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	f042 020c 	orr.w	r2, r2, #12
 80050a2:	60da      	str	r2, [r3, #12]
	config->Port-> CR1 |= USART_CR1_UE;
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	68da      	ldr	r2, [r3, #12]
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80050b2:	60da      	str	r2, [r3, #12]

	return 1;
 80050b4:	2301      	movs	r3, #1
}
 80050b6:	4618      	mov	r0, r3
 80050b8:	3738      	adds	r7, #56	@ 0x38
 80050ba:	46bd      	mov	sp, r7
 80050bc:	bdb0      	pop	{r4, r5, r7, pc}
 80050be:	bf00      	nop
 80050c0:	40011000 	.word	0x40011000
 80050c4:	200006b4 	.word	0x200006b4
 80050c8:	08006af0 	.word	0x08006af0
 80050cc:	08003735 	.word	0x08003735
 80050d0:	40004400 	.word	0x40004400
 80050d4:	08003765 	.word	0x08003765
 80050d8:	40004800 	.word	0x40004800
 80050dc:	08003795 	.word	0x08003795
 80050e0:	40004c00 	.word	0x40004c00
 80050e4:	080037c5 	.word	0x080037c5
 80050e8:	40005000 	.word	0x40005000
 80050ec:	080037f5 	.word	0x080037f5
 80050f0:	08003825 	.word	0x08003825
 80050f4:	200008c4 	.word	0x200008c4

080050f8 <USART_TX_Buffer>:

int8_t USART_TX_Buffer(USART_Config *config, uint8_t *tx_buffer, uint16_t length)
{
 80050f8:	b580      	push	{r7, lr}
 80050fa:	b086      	sub	sp, #24
 80050fc:	af00      	add	r7, sp, #0
 80050fe:	60f8      	str	r0, [r7, #12]
 8005100:	60b9      	str	r1, [r7, #8]
 8005102:	4613      	mov	r3, r2
 8005104:	80fb      	strh	r3, [r7, #6]
	usart_dma_instance_number = USART_Get_Instance_Number(config);
 8005106:	68f8      	ldr	r0, [r7, #12]
 8005108:	f7fe fd14 	bl	8003b34 <USART_Get_Instance_Number>
 800510c:	4603      	mov	r3, r0
 800510e:	461a      	mov	r2, r3
 8005110:	4b73      	ldr	r3, [pc, #460]	@ (80052e0 <USART_TX_Buffer+0x1e8>)
 8005112:	701a      	strb	r2, [r3, #0]
	if(config->dma_enable |= USART_Configuration.DMA_Enable.TX_Enable){
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	7c5b      	ldrb	r3, [r3, #17]
 8005118:	2201      	movs	r2, #1
 800511a:	4313      	orrs	r3, r2
 800511c:	b2da      	uxtb	r2, r3
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	745a      	strb	r2, [r3, #17]
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	7c5b      	ldrb	r3, [r3, #17]
 8005126:	2b00      	cmp	r3, #0
 8005128:	f000 80bb 	beq.w	80052a2 <USART_TX_Buffer+0x1aa>
		config -> Port -> SR &= ~USART_SR_TC;
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	681a      	ldr	r2, [r3, #0]
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800513a:	601a      	str	r2, [r3, #0]
		xUSART_TX[usart_dma_instance_number].memory_address = (uint32_t)tx_buffer;
 800513c:	4b68      	ldr	r3, [pc, #416]	@ (80052e0 <USART_TX_Buffer+0x1e8>)
 800513e:	f993 3000 	ldrsb.w	r3, [r3]
 8005142:	4618      	mov	r0, r3
 8005144:	68ba      	ldr	r2, [r7, #8]
 8005146:	4967      	ldr	r1, [pc, #412]	@ (80052e4 <USART_TX_Buffer+0x1ec>)
 8005148:	2358      	movs	r3, #88	@ 0x58
 800514a:	fb00 f303 	mul.w	r3, r0, r3
 800514e:	440b      	add	r3, r1
 8005150:	3330      	adds	r3, #48	@ 0x30
 8005152:	601a      	str	r2, [r3, #0]
		xUSART_TX[usart_dma_instance_number].peripheral_address = (uint32_t)&config->Port->DR;
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	1d1a      	adds	r2, r3, #4
 800515a:	4b61      	ldr	r3, [pc, #388]	@ (80052e0 <USART_TX_Buffer+0x1e8>)
 800515c:	f993 3000 	ldrsb.w	r3, [r3]
 8005160:	4618      	mov	r0, r3
 8005162:	4611      	mov	r1, r2
 8005164:	4a5f      	ldr	r2, [pc, #380]	@ (80052e4 <USART_TX_Buffer+0x1ec>)
 8005166:	2358      	movs	r3, #88	@ 0x58
 8005168:	fb00 f303 	mul.w	r3, r0, r3
 800516c:	4413      	add	r3, r2
 800516e:	332c      	adds	r3, #44	@ 0x2c
 8005170:	6019      	str	r1, [r3, #0]
		xUSART_TX[usart_dma_instance_number].buffer_length = length;
 8005172:	4b5b      	ldr	r3, [pc, #364]	@ (80052e0 <USART_TX_Buffer+0x1e8>)
 8005174:	f993 3000 	ldrsb.w	r3, [r3]
 8005178:	4619      	mov	r1, r3
 800517a:	4a5a      	ldr	r2, [pc, #360]	@ (80052e4 <USART_TX_Buffer+0x1ec>)
 800517c:	2358      	movs	r3, #88	@ 0x58
 800517e:	fb01 f303 	mul.w	r3, r1, r3
 8005182:	4413      	add	r3, r2
 8005184:	3334      	adds	r3, #52	@ 0x34
 8005186:	88fa      	ldrh	r2, [r7, #6]
 8005188:	801a      	strh	r2, [r3, #0]
		DMA_Set_Target(&xUSART_TX[usart_dma_instance_number]);
 800518a:	4b55      	ldr	r3, [pc, #340]	@ (80052e0 <USART_TX_Buffer+0x1e8>)
 800518c:	f993 3000 	ldrsb.w	r3, [r3]
 8005190:	461a      	mov	r2, r3
 8005192:	2358      	movs	r3, #88	@ 0x58
 8005194:	fb02 f303 	mul.w	r3, r2, r3
 8005198:	4a52      	ldr	r2, [pc, #328]	@ (80052e4 <USART_TX_Buffer+0x1ec>)
 800519a:	4413      	add	r3, r2
 800519c:	4618      	mov	r0, r3
 800519e:	f7fd fcad 	bl	8002afc <DMA_Set_Target>
		DMA_Set_Trigger(&xUSART_TX[usart_dma_instance_number]);
 80051a2:	4b4f      	ldr	r3, [pc, #316]	@ (80052e0 <USART_TX_Buffer+0x1e8>)
 80051a4:	f993 3000 	ldrsb.w	r3, [r3]
 80051a8:	461a      	mov	r2, r3
 80051aa:	2358      	movs	r3, #88	@ 0x58
 80051ac:	fb02 f303 	mul.w	r3, r2, r3
 80051b0:	4a4c      	ldr	r2, [pc, #304]	@ (80052e4 <USART_TX_Buffer+0x1ec>)
 80051b2:	4413      	add	r3, r2
 80051b4:	4618      	mov	r0, r3
 80051b6:	f7fd fd01 	bl	8002bbc <DMA_Set_Trigger>
		config -> Port  -> CR3 |= USART_CR3_DMAT;
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	695a      	ldr	r2, [r3, #20]
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80051c8:	615a      	str	r2, [r3, #20]

		if(config->Port == USART1)
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	4a46      	ldr	r2, [pc, #280]	@ (80052e8 <USART_TX_Buffer+0x1f0>)
 80051d0:	4293      	cmp	r3, r2
 80051d2:	d10c      	bne.n	80051ee <USART_TX_Buffer+0xf6>
		{
			while(!U1TX_Complete){}
 80051d4:	bf00      	nop
 80051d6:	4b45      	ldr	r3, [pc, #276]	@ (80052ec <USART_TX_Buffer+0x1f4>)
 80051d8:	781b      	ldrb	r3, [r3, #0]
 80051da:	b2db      	uxtb	r3, r3
 80051dc:	f083 0301 	eor.w	r3, r3, #1
 80051e0:	b2db      	uxtb	r3, r3
 80051e2:	2b00      	cmp	r3, #0
 80051e4:	d1f7      	bne.n	80051d6 <USART_TX_Buffer+0xde>
			U1TX_Complete = 0;
 80051e6:	4b41      	ldr	r3, [pc, #260]	@ (80052ec <USART_TX_Buffer+0x1f4>)
 80051e8:	2200      	movs	r2, #0
 80051ea:	701a      	strb	r2, [r3, #0]
 80051ec:	e072      	b.n	80052d4 <USART_TX_Buffer+0x1dc>

		}
		else if(config->Port == USART2)
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	4a3f      	ldr	r2, [pc, #252]	@ (80052f0 <USART_TX_Buffer+0x1f8>)
 80051f4:	4293      	cmp	r3, r2
 80051f6:	d10c      	bne.n	8005212 <USART_TX_Buffer+0x11a>
		{
			while(!U2TX_Complete){}
 80051f8:	bf00      	nop
 80051fa:	4b3e      	ldr	r3, [pc, #248]	@ (80052f4 <USART_TX_Buffer+0x1fc>)
 80051fc:	781b      	ldrb	r3, [r3, #0]
 80051fe:	b2db      	uxtb	r3, r3
 8005200:	f083 0301 	eor.w	r3, r3, #1
 8005204:	b2db      	uxtb	r3, r3
 8005206:	2b00      	cmp	r3, #0
 8005208:	d1f7      	bne.n	80051fa <USART_TX_Buffer+0x102>
			U2TX_Complete = 0;
 800520a:	4b3a      	ldr	r3, [pc, #232]	@ (80052f4 <USART_TX_Buffer+0x1fc>)
 800520c:	2200      	movs	r2, #0
 800520e:	701a      	strb	r2, [r3, #0]
 8005210:	e060      	b.n	80052d4 <USART_TX_Buffer+0x1dc>
		}
		else if(config->Port == USART3)
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	4a38      	ldr	r2, [pc, #224]	@ (80052f8 <USART_TX_Buffer+0x200>)
 8005218:	4293      	cmp	r3, r2
 800521a:	d10c      	bne.n	8005236 <USART_TX_Buffer+0x13e>
		{
			while(!U3TX_Complete){}
 800521c:	bf00      	nop
 800521e:	4b37      	ldr	r3, [pc, #220]	@ (80052fc <USART_TX_Buffer+0x204>)
 8005220:	781b      	ldrb	r3, [r3, #0]
 8005222:	b2db      	uxtb	r3, r3
 8005224:	f083 0301 	eor.w	r3, r3, #1
 8005228:	b2db      	uxtb	r3, r3
 800522a:	2b00      	cmp	r3, #0
 800522c:	d1f7      	bne.n	800521e <USART_TX_Buffer+0x126>
			U3TX_Complete = 0;
 800522e:	4b33      	ldr	r3, [pc, #204]	@ (80052fc <USART_TX_Buffer+0x204>)
 8005230:	2200      	movs	r2, #0
 8005232:	701a      	strb	r2, [r3, #0]
 8005234:	e04e      	b.n	80052d4 <USART_TX_Buffer+0x1dc>
		}
		else if(config->Port == UART4)
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	4a31      	ldr	r2, [pc, #196]	@ (8005300 <USART_TX_Buffer+0x208>)
 800523c:	4293      	cmp	r3, r2
 800523e:	d10c      	bne.n	800525a <USART_TX_Buffer+0x162>
		{
			while(!U4TX_Complete){}
 8005240:	bf00      	nop
 8005242:	4b30      	ldr	r3, [pc, #192]	@ (8005304 <USART_TX_Buffer+0x20c>)
 8005244:	781b      	ldrb	r3, [r3, #0]
 8005246:	b2db      	uxtb	r3, r3
 8005248:	f083 0301 	eor.w	r3, r3, #1
 800524c:	b2db      	uxtb	r3, r3
 800524e:	2b00      	cmp	r3, #0
 8005250:	d1f7      	bne.n	8005242 <USART_TX_Buffer+0x14a>
			U4TX_Complete = 0;
 8005252:	4b2c      	ldr	r3, [pc, #176]	@ (8005304 <USART_TX_Buffer+0x20c>)
 8005254:	2200      	movs	r2, #0
 8005256:	701a      	strb	r2, [r3, #0]
 8005258:	e03c      	b.n	80052d4 <USART_TX_Buffer+0x1dc>
		}
		else if(config->Port == UART5)
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	4a2a      	ldr	r2, [pc, #168]	@ (8005308 <USART_TX_Buffer+0x210>)
 8005260:	4293      	cmp	r3, r2
 8005262:	d10c      	bne.n	800527e <USART_TX_Buffer+0x186>
		{
			while(!U5TX_Complete){}
 8005264:	bf00      	nop
 8005266:	4b29      	ldr	r3, [pc, #164]	@ (800530c <USART_TX_Buffer+0x214>)
 8005268:	781b      	ldrb	r3, [r3, #0]
 800526a:	b2db      	uxtb	r3, r3
 800526c:	f083 0301 	eor.w	r3, r3, #1
 8005270:	b2db      	uxtb	r3, r3
 8005272:	2b00      	cmp	r3, #0
 8005274:	d1f7      	bne.n	8005266 <USART_TX_Buffer+0x16e>
			U5TX_Complete = 0;
 8005276:	4b25      	ldr	r3, [pc, #148]	@ (800530c <USART_TX_Buffer+0x214>)
 8005278:	2200      	movs	r2, #0
 800527a:	701a      	strb	r2, [r3, #0]
 800527c:	e02a      	b.n	80052d4 <USART_TX_Buffer+0x1dc>
		}
		else if(config->Port == USART6)
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	4a23      	ldr	r2, [pc, #140]	@ (8005310 <USART_TX_Buffer+0x218>)
 8005284:	4293      	cmp	r3, r2
 8005286:	d125      	bne.n	80052d4 <USART_TX_Buffer+0x1dc>
		{
			while(!U6TX_Complete){}
 8005288:	bf00      	nop
 800528a:	4b22      	ldr	r3, [pc, #136]	@ (8005314 <USART_TX_Buffer+0x21c>)
 800528c:	781b      	ldrb	r3, [r3, #0]
 800528e:	b2db      	uxtb	r3, r3
 8005290:	f083 0301 	eor.w	r3, r3, #1
 8005294:	b2db      	uxtb	r3, r3
 8005296:	2b00      	cmp	r3, #0
 8005298:	d1f7      	bne.n	800528a <USART_TX_Buffer+0x192>
			U6TX_Complete = 0;
 800529a:	4b1e      	ldr	r3, [pc, #120]	@ (8005314 <USART_TX_Buffer+0x21c>)
 800529c:	2200      	movs	r2, #0
 800529e:	701a      	strb	r2, [r3, #0]
 80052a0:	e018      	b.n	80052d4 <USART_TX_Buffer+0x1dc>


	}
	else
	{ //Will Take more time
		for(int i = 0; i <= length; i++)
 80052a2:	2300      	movs	r3, #0
 80052a4:	617b      	str	r3, [r7, #20]
 80052a6:	e011      	b.n	80052cc <USART_TX_Buffer+0x1d4>
		{
			config->Port->DR = tx_buffer[i];
 80052a8:	697b      	ldr	r3, [r7, #20]
 80052aa:	68ba      	ldr	r2, [r7, #8]
 80052ac:	4413      	add	r3, r2
 80052ae:	781a      	ldrb	r2, [r3, #0]
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	605a      	str	r2, [r3, #4]
			while(!(config->Port->SR & USART_SR_TXE));
 80052b6:	bf00      	nop
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	d0f8      	beq.n	80052b8 <USART_TX_Buffer+0x1c0>
		for(int i = 0; i <= length; i++)
 80052c6:	697b      	ldr	r3, [r7, #20]
 80052c8:	3301      	adds	r3, #1
 80052ca:	617b      	str	r3, [r7, #20]
 80052cc:	88fb      	ldrh	r3, [r7, #6]
 80052ce:	697a      	ldr	r2, [r7, #20]
 80052d0:	429a      	cmp	r2, r3
 80052d2:	dde9      	ble.n	80052a8 <USART_TX_Buffer+0x1b0>
		}
	}

	return 1;
 80052d4:	2301      	movs	r3, #1

}
 80052d6:	4618      	mov	r0, r3
 80052d8:	3718      	adds	r7, #24
 80052da:	46bd      	mov	sp, r7
 80052dc:	bd80      	pop	{r7, pc}
 80052de:	bf00      	nop
 80052e0:	200008c4 	.word	0x200008c4
 80052e4:	200006b4 	.word	0x200006b4
 80052e8:	40011000 	.word	0x40011000
 80052ec:	200008de 	.word	0x200008de
 80052f0:	40004400 	.word	0x40004400
 80052f4:	200008e0 	.word	0x200008e0
 80052f8:	40004800 	.word	0x40004800
 80052fc:	200008e2 	.word	0x200008e2
 8005300:	40004c00 	.word	0x40004c00
 8005304:	200008e4 	.word	0x200008e4
 8005308:	40005000 	.word	0x40005000
 800530c:	200008e6 	.word	0x200008e6
 8005310:	40011400 	.word	0x40011400
 8005314:	200008e8 	.word	0x200008e8

08005318 <USART_RX_Buffer>:

int8_t USART_RX_Buffer(USART_Config *config, uint8_t *rx_buffer, uint16_t length, bool circular_buffer_enable)
{
 8005318:	b580      	push	{r7, lr}
 800531a:	b086      	sub	sp, #24
 800531c:	af00      	add	r7, sp, #0
 800531e:	60f8      	str	r0, [r7, #12]
 8005320:	60b9      	str	r1, [r7, #8]
 8005322:	4611      	mov	r1, r2
 8005324:	461a      	mov	r2, r3
 8005326:	460b      	mov	r3, r1
 8005328:	80fb      	strh	r3, [r7, #6]
 800532a:	4613      	mov	r3, r2
 800532c:	717b      	strb	r3, [r7, #5]
	if(config->dma_enable |= USART_Configuration.DMA_Enable.RX_Enable)
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	7c5b      	ldrb	r3, [r3, #17]
 8005332:	2202      	movs	r2, #2
 8005334:	4313      	orrs	r3, r2
 8005336:	b2da      	uxtb	r2, r3
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	745a      	strb	r2, [r3, #17]
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	7c5b      	ldrb	r3, [r3, #17]
 8005340:	2b00      	cmp	r3, #0
 8005342:	f000 80d0 	beq.w	80054e6 <USART_RX_Buffer+0x1ce>
	{
		if(circular_buffer_enable == 1)
 8005346:	797b      	ldrb	r3, [r7, #5]
 8005348:	2b00      	cmp	r3, #0
 800534a:	d00c      	beq.n	8005366 <USART_RX_Buffer+0x4e>
		{
			xUSART_RX[usart_dma_instance_number].circular_mode = DMA_Configuration.Circular_Mode.Disable;
 800534c:	4b75      	ldr	r3, [pc, #468]	@ (8005524 <USART_RX_Buffer+0x20c>)
 800534e:	f993 3000 	ldrsb.w	r3, [r3]
 8005352:	4618      	mov	r0, r3
 8005354:	2200      	movs	r2, #0
 8005356:	4974      	ldr	r1, [pc, #464]	@ (8005528 <USART_RX_Buffer+0x210>)
 8005358:	2358      	movs	r3, #88	@ 0x58
 800535a:	fb00 f303 	mul.w	r3, r0, r3
 800535e:	440b      	add	r3, r1
 8005360:	3318      	adds	r3, #24
 8005362:	601a      	str	r2, [r3, #0]
 8005364:	e00c      	b.n	8005380 <USART_RX_Buffer+0x68>
		}
		else
		{
			xUSART_RX[usart_dma_instance_number].circular_mode = DMA_Configuration.Circular_Mode.Enable;
 8005366:	4b6f      	ldr	r3, [pc, #444]	@ (8005524 <USART_RX_Buffer+0x20c>)
 8005368:	f993 3000 	ldrsb.w	r3, [r3]
 800536c:	4618      	mov	r0, r3
 800536e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005372:	496d      	ldr	r1, [pc, #436]	@ (8005528 <USART_RX_Buffer+0x210>)
 8005374:	2358      	movs	r3, #88	@ 0x58
 8005376:	fb00 f303 	mul.w	r3, r0, r3
 800537a:	440b      	add	r3, r1
 800537c:	3318      	adds	r3, #24
 800537e:	601a      	str	r2, [r3, #0]
		}

		xUSART_RX[usart_dma_instance_number].memory_address = (uint32_t)rx_buffer;
 8005380:	4b68      	ldr	r3, [pc, #416]	@ (8005524 <USART_RX_Buffer+0x20c>)
 8005382:	f993 3000 	ldrsb.w	r3, [r3]
 8005386:	4618      	mov	r0, r3
 8005388:	68ba      	ldr	r2, [r7, #8]
 800538a:	4967      	ldr	r1, [pc, #412]	@ (8005528 <USART_RX_Buffer+0x210>)
 800538c:	2358      	movs	r3, #88	@ 0x58
 800538e:	fb00 f303 	mul.w	r3, r0, r3
 8005392:	440b      	add	r3, r1
 8005394:	3330      	adds	r3, #48	@ 0x30
 8005396:	601a      	str	r2, [r3, #0]
		xUSART_RX[usart_dma_instance_number].peripheral_address = (uint32_t)&config->Port->DR;
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	1d1a      	adds	r2, r3, #4
 800539e:	4b61      	ldr	r3, [pc, #388]	@ (8005524 <USART_RX_Buffer+0x20c>)
 80053a0:	f993 3000 	ldrsb.w	r3, [r3]
 80053a4:	4618      	mov	r0, r3
 80053a6:	4611      	mov	r1, r2
 80053a8:	4a5f      	ldr	r2, [pc, #380]	@ (8005528 <USART_RX_Buffer+0x210>)
 80053aa:	2358      	movs	r3, #88	@ 0x58
 80053ac:	fb00 f303 	mul.w	r3, r0, r3
 80053b0:	4413      	add	r3, r2
 80053b2:	332c      	adds	r3, #44	@ 0x2c
 80053b4:	6019      	str	r1, [r3, #0]
		xUSART_RX[usart_dma_instance_number].buffer_length = length;
 80053b6:	4b5b      	ldr	r3, [pc, #364]	@ (8005524 <USART_RX_Buffer+0x20c>)
 80053b8:	f993 3000 	ldrsb.w	r3, [r3]
 80053bc:	4619      	mov	r1, r3
 80053be:	4a5a      	ldr	r2, [pc, #360]	@ (8005528 <USART_RX_Buffer+0x210>)
 80053c0:	2358      	movs	r3, #88	@ 0x58
 80053c2:	fb01 f303 	mul.w	r3, r1, r3
 80053c6:	4413      	add	r3, r2
 80053c8:	3334      	adds	r3, #52	@ 0x34
 80053ca:	88fa      	ldrh	r2, [r7, #6]
 80053cc:	801a      	strh	r2, [r3, #0]
		DMA_Set_Target(&xUSART_RX[usart_dma_instance_number]);
 80053ce:	4b55      	ldr	r3, [pc, #340]	@ (8005524 <USART_RX_Buffer+0x20c>)
 80053d0:	f993 3000 	ldrsb.w	r3, [r3]
 80053d4:	461a      	mov	r2, r3
 80053d6:	2358      	movs	r3, #88	@ 0x58
 80053d8:	fb02 f303 	mul.w	r3, r2, r3
 80053dc:	4a52      	ldr	r2, [pc, #328]	@ (8005528 <USART_RX_Buffer+0x210>)
 80053de:	4413      	add	r3, r2
 80053e0:	4618      	mov	r0, r3
 80053e2:	f7fd fb8b 	bl	8002afc <DMA_Set_Target>
		DMA_Set_Trigger(&xUSART_RX[usart_dma_instance_number]);
 80053e6:	4b4f      	ldr	r3, [pc, #316]	@ (8005524 <USART_RX_Buffer+0x20c>)
 80053e8:	f993 3000 	ldrsb.w	r3, [r3]
 80053ec:	461a      	mov	r2, r3
 80053ee:	2358      	movs	r3, #88	@ 0x58
 80053f0:	fb02 f303 	mul.w	r3, r2, r3
 80053f4:	4a4c      	ldr	r2, [pc, #304]	@ (8005528 <USART_RX_Buffer+0x210>)
 80053f6:	4413      	add	r3, r2
 80053f8:	4618      	mov	r0, r3
 80053fa:	f7fd fbdf 	bl	8002bbc <DMA_Set_Trigger>
		config -> Port -> CR3 |= USART_CR3_DMAR;
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	695a      	ldr	r2, [r3, #20]
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800540c:	615a      	str	r2, [r3, #20]


		if(config->Port == USART1)
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	4a46      	ldr	r2, [pc, #280]	@ (800552c <USART_RX_Buffer+0x214>)
 8005414:	4293      	cmp	r3, r2
 8005416:	d10c      	bne.n	8005432 <USART_RX_Buffer+0x11a>
		{
			while(!U1RX_Complete){}
 8005418:	bf00      	nop
 800541a:	4b45      	ldr	r3, [pc, #276]	@ (8005530 <USART_RX_Buffer+0x218>)
 800541c:	781b      	ldrb	r3, [r3, #0]
 800541e:	b2db      	uxtb	r3, r3
 8005420:	f083 0301 	eor.w	r3, r3, #1
 8005424:	b2db      	uxtb	r3, r3
 8005426:	2b00      	cmp	r3, #0
 8005428:	d1f7      	bne.n	800541a <USART_RX_Buffer+0x102>
			U1RX_Complete = 0;
 800542a:	4b41      	ldr	r3, [pc, #260]	@ (8005530 <USART_RX_Buffer+0x218>)
 800542c:	2200      	movs	r2, #0
 800542e:	701a      	strb	r2, [r3, #0]
 8005430:	e073      	b.n	800551a <USART_RX_Buffer+0x202>

		}
		else if(config->Port == USART2)
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	4a3f      	ldr	r2, [pc, #252]	@ (8005534 <USART_RX_Buffer+0x21c>)
 8005438:	4293      	cmp	r3, r2
 800543a:	d10c      	bne.n	8005456 <USART_RX_Buffer+0x13e>
		{
			while(!U2RX_Complete){}
 800543c:	bf00      	nop
 800543e:	4b3e      	ldr	r3, [pc, #248]	@ (8005538 <USART_RX_Buffer+0x220>)
 8005440:	781b      	ldrb	r3, [r3, #0]
 8005442:	b2db      	uxtb	r3, r3
 8005444:	f083 0301 	eor.w	r3, r3, #1
 8005448:	b2db      	uxtb	r3, r3
 800544a:	2b00      	cmp	r3, #0
 800544c:	d1f7      	bne.n	800543e <USART_RX_Buffer+0x126>
			U2RX_Complete = 0;
 800544e:	4b3a      	ldr	r3, [pc, #232]	@ (8005538 <USART_RX_Buffer+0x220>)
 8005450:	2200      	movs	r2, #0
 8005452:	701a      	strb	r2, [r3, #0]
 8005454:	e061      	b.n	800551a <USART_RX_Buffer+0x202>
		}
		else if(config->Port == USART3)
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	4a38      	ldr	r2, [pc, #224]	@ (800553c <USART_RX_Buffer+0x224>)
 800545c:	4293      	cmp	r3, r2
 800545e:	d10c      	bne.n	800547a <USART_RX_Buffer+0x162>
		{
			while(!U3RX_Complete){}
 8005460:	bf00      	nop
 8005462:	4b37      	ldr	r3, [pc, #220]	@ (8005540 <USART_RX_Buffer+0x228>)
 8005464:	781b      	ldrb	r3, [r3, #0]
 8005466:	b2db      	uxtb	r3, r3
 8005468:	f083 0301 	eor.w	r3, r3, #1
 800546c:	b2db      	uxtb	r3, r3
 800546e:	2b00      	cmp	r3, #0
 8005470:	d1f7      	bne.n	8005462 <USART_RX_Buffer+0x14a>
			U3RX_Complete = 0;
 8005472:	4b33      	ldr	r3, [pc, #204]	@ (8005540 <USART_RX_Buffer+0x228>)
 8005474:	2200      	movs	r2, #0
 8005476:	701a      	strb	r2, [r3, #0]
 8005478:	e04f      	b.n	800551a <USART_RX_Buffer+0x202>
		}
		else if(config->Port == UART4)
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	4a31      	ldr	r2, [pc, #196]	@ (8005544 <USART_RX_Buffer+0x22c>)
 8005480:	4293      	cmp	r3, r2
 8005482:	d10c      	bne.n	800549e <USART_RX_Buffer+0x186>
		{
			while(!U4RX_Complete){}
 8005484:	bf00      	nop
 8005486:	4b30      	ldr	r3, [pc, #192]	@ (8005548 <USART_RX_Buffer+0x230>)
 8005488:	781b      	ldrb	r3, [r3, #0]
 800548a:	b2db      	uxtb	r3, r3
 800548c:	f083 0301 	eor.w	r3, r3, #1
 8005490:	b2db      	uxtb	r3, r3
 8005492:	2b00      	cmp	r3, #0
 8005494:	d1f7      	bne.n	8005486 <USART_RX_Buffer+0x16e>
			U4RX_Complete = 0;
 8005496:	4b2c      	ldr	r3, [pc, #176]	@ (8005548 <USART_RX_Buffer+0x230>)
 8005498:	2200      	movs	r2, #0
 800549a:	701a      	strb	r2, [r3, #0]
 800549c:	e03d      	b.n	800551a <USART_RX_Buffer+0x202>
		}
		else if(config->Port == UART5)
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	4a2a      	ldr	r2, [pc, #168]	@ (800554c <USART_RX_Buffer+0x234>)
 80054a4:	4293      	cmp	r3, r2
 80054a6:	d10c      	bne.n	80054c2 <USART_RX_Buffer+0x1aa>
		{
			while(!U5RX_Complete){}
 80054a8:	bf00      	nop
 80054aa:	4b29      	ldr	r3, [pc, #164]	@ (8005550 <USART_RX_Buffer+0x238>)
 80054ac:	781b      	ldrb	r3, [r3, #0]
 80054ae:	b2db      	uxtb	r3, r3
 80054b0:	f083 0301 	eor.w	r3, r3, #1
 80054b4:	b2db      	uxtb	r3, r3
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	d1f7      	bne.n	80054aa <USART_RX_Buffer+0x192>
			U5RX_Complete = 0;
 80054ba:	4b25      	ldr	r3, [pc, #148]	@ (8005550 <USART_RX_Buffer+0x238>)
 80054bc:	2200      	movs	r2, #0
 80054be:	701a      	strb	r2, [r3, #0]
 80054c0:	e02b      	b.n	800551a <USART_RX_Buffer+0x202>
		}
		else if(config->Port == USART6)
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	4a23      	ldr	r2, [pc, #140]	@ (8005554 <USART_RX_Buffer+0x23c>)
 80054c8:	4293      	cmp	r3, r2
 80054ca:	d126      	bne.n	800551a <USART_RX_Buffer+0x202>
		{
			while(!U6RX_Complete){}
 80054cc:	bf00      	nop
 80054ce:	4b22      	ldr	r3, [pc, #136]	@ (8005558 <USART_RX_Buffer+0x240>)
 80054d0:	781b      	ldrb	r3, [r3, #0]
 80054d2:	b2db      	uxtb	r3, r3
 80054d4:	f083 0301 	eor.w	r3, r3, #1
 80054d8:	b2db      	uxtb	r3, r3
 80054da:	2b00      	cmp	r3, #0
 80054dc:	d1f7      	bne.n	80054ce <USART_RX_Buffer+0x1b6>
			U6RX_Complete = 0;
 80054de:	4b1e      	ldr	r3, [pc, #120]	@ (8005558 <USART_RX_Buffer+0x240>)
 80054e0:	2200      	movs	r2, #0
 80054e2:	701a      	strb	r2, [r3, #0]
 80054e4:	e019      	b.n	800551a <USART_RX_Buffer+0x202>
		}

	}
	else
	{ //Will Take more time
		for(int i = 0; i <= length; i++)
 80054e6:	2300      	movs	r3, #0
 80054e8:	617b      	str	r3, [r7, #20]
 80054ea:	e012      	b.n	8005512 <USART_RX_Buffer+0x1fa>
		{
			rx_buffer[i] = config->Port->DR ;
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	6859      	ldr	r1, [r3, #4]
 80054f2:	697b      	ldr	r3, [r7, #20]
 80054f4:	68ba      	ldr	r2, [r7, #8]
 80054f6:	4413      	add	r3, r2
 80054f8:	b2ca      	uxtb	r2, r1
 80054fa:	701a      	strb	r2, [r3, #0]
			while(!(config->Port->SR & USART_SR_RXNE));
 80054fc:	bf00      	nop
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	f003 0320 	and.w	r3, r3, #32
 8005508:	2b00      	cmp	r3, #0
 800550a:	d0f8      	beq.n	80054fe <USART_RX_Buffer+0x1e6>
		for(int i = 0; i <= length; i++)
 800550c:	697b      	ldr	r3, [r7, #20]
 800550e:	3301      	adds	r3, #1
 8005510:	617b      	str	r3, [r7, #20]
 8005512:	88fb      	ldrh	r3, [r7, #6]
 8005514:	697a      	ldr	r2, [r7, #20]
 8005516:	429a      	cmp	r2, r3
 8005518:	dde8      	ble.n	80054ec <USART_RX_Buffer+0x1d4>
		}
	}

	return 1;
 800551a:	2301      	movs	r3, #1

}
 800551c:	4618      	mov	r0, r3
 800551e:	3718      	adds	r7, #24
 8005520:	46bd      	mov	sp, r7
 8005522:	bd80      	pop	{r7, pc}
 8005524:	200008c4 	.word	0x200008c4
 8005528:	200004a4 	.word	0x200004a4
 800552c:	40011000 	.word	0x40011000
 8005530:	200008df 	.word	0x200008df
 8005534:	40004400 	.word	0x40004400
 8005538:	200008e1 	.word	0x200008e1
 800553c:	40004800 	.word	0x40004800
 8005540:	200008e3 	.word	0x200008e3
 8005544:	40004c00 	.word	0x40004c00
 8005548:	200008e5 	.word	0x200008e5
 800554c:	40005000 	.word	0x40005000
 8005550:	200008e7 	.word	0x200008e7
 8005554:	40011400 	.word	0x40011400
 8005558:	200008e9 	.word	0x200008e9

0800555c <USART_TX_Single_Byte>:

void USART_TX_Single_Byte(USART_Config *config, uint8_t data)
{
 800555c:	b480      	push	{r7}
 800555e:	b083      	sub	sp, #12
 8005560:	af00      	add	r7, sp, #0
 8005562:	6078      	str	r0, [r7, #4]
 8005564:	460b      	mov	r3, r1
 8005566:	70fb      	strb	r3, [r7, #3]
	config->Port->DR = data;
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	78fa      	ldrb	r2, [r7, #3]
 800556e:	605a      	str	r2, [r3, #4]
	while(!(config->Port->SR & USART_SR_TXE));
 8005570:	bf00      	nop
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800557c:	2b00      	cmp	r3, #0
 800557e:	d0f8      	beq.n	8005572 <USART_TX_Single_Byte+0x16>
}
 8005580:	bf00      	nop
 8005582:	bf00      	nop
 8005584:	370c      	adds	r7, #12
 8005586:	46bd      	mov	sp, r7
 8005588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800558c:	4770      	bx	lr
	...

08005590 <__NVIC_SetPriority>:
{
 8005590:	b480      	push	{r7}
 8005592:	b083      	sub	sp, #12
 8005594:	af00      	add	r7, sp, #0
 8005596:	4603      	mov	r3, r0
 8005598:	6039      	str	r1, [r7, #0]
 800559a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800559c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80055a0:	2b00      	cmp	r3, #0
 80055a2:	db0a      	blt.n	80055ba <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80055a4:	683b      	ldr	r3, [r7, #0]
 80055a6:	b2da      	uxtb	r2, r3
 80055a8:	490c      	ldr	r1, [pc, #48]	@ (80055dc <__NVIC_SetPriority+0x4c>)
 80055aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80055ae:	0112      	lsls	r2, r2, #4
 80055b0:	b2d2      	uxtb	r2, r2
 80055b2:	440b      	add	r3, r1
 80055b4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80055b8:	e00a      	b.n	80055d0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80055ba:	683b      	ldr	r3, [r7, #0]
 80055bc:	b2da      	uxtb	r2, r3
 80055be:	4908      	ldr	r1, [pc, #32]	@ (80055e0 <__NVIC_SetPriority+0x50>)
 80055c0:	79fb      	ldrb	r3, [r7, #7]
 80055c2:	f003 030f 	and.w	r3, r3, #15
 80055c6:	3b04      	subs	r3, #4
 80055c8:	0112      	lsls	r2, r2, #4
 80055ca:	b2d2      	uxtb	r2, r2
 80055cc:	440b      	add	r3, r1
 80055ce:	761a      	strb	r2, [r3, #24]
}
 80055d0:	bf00      	nop
 80055d2:	370c      	adds	r7, #12
 80055d4:	46bd      	mov	sp, r7
 80055d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055da:	4770      	bx	lr
 80055dc:	e000e100 	.word	0xe000e100
 80055e0:	e000ed00 	.word	0xe000ed00

080055e4 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 80055e4:	b480      	push	{r7}
 80055e6:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 80055e8:	f3bf 8f4f 	dsb	sy
}
 80055ec:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 80055ee:	4b06      	ldr	r3, [pc, #24]	@ (8005608 <__NVIC_SystemReset+0x24>)
 80055f0:	68db      	ldr	r3, [r3, #12]
 80055f2:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80055f6:	4904      	ldr	r1, [pc, #16]	@ (8005608 <__NVIC_SystemReset+0x24>)
 80055f8:	4b04      	ldr	r3, [pc, #16]	@ (800560c <__NVIC_SystemReset+0x28>)
 80055fa:	4313      	orrs	r3, r2
 80055fc:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 80055fe:	f3bf 8f4f 	dsb	sy
}
 8005602:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8005604:	bf00      	nop
 8005606:	e7fd      	b.n	8005604 <__NVIC_SystemReset+0x20>
 8005608:	e000ed00 	.word	0xe000ed00
 800560c:	05fa0004 	.word	0x05fa0004

08005610 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005610:	b580      	push	{r7, lr}
 8005612:	b082      	sub	sp, #8
 8005614:	af00      	add	r7, sp, #0
 8005616:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	3b01      	subs	r3, #1
 800561c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005620:	d301      	bcc.n	8005626 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005622:	2301      	movs	r3, #1
 8005624:	e00f      	b.n	8005646 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005626:	4a0a      	ldr	r2, [pc, #40]	@ (8005650 <SysTick_Config+0x40>)
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	3b01      	subs	r3, #1
 800562c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800562e:	210f      	movs	r1, #15
 8005630:	f04f 30ff 	mov.w	r0, #4294967295
 8005634:	f7ff ffac 	bl	8005590 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005638:	4b05      	ldr	r3, [pc, #20]	@ (8005650 <SysTick_Config+0x40>)
 800563a:	2200      	movs	r2, #0
 800563c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800563e:	4b04      	ldr	r3, [pc, #16]	@ (8005650 <SysTick_Config+0x40>)
 8005640:	2207      	movs	r2, #7
 8005642:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005644:	2300      	movs	r3, #0
}
 8005646:	4618      	mov	r0, r3
 8005648:	3708      	adds	r7, #8
 800564a:	46bd      	mov	sp, r7
 800564c:	bd80      	pop	{r7, pc}
 800564e:	bf00      	nop
 8005650:	e000e010 	.word	0xe000e010

08005654 <MCU_Clock_Setup>:
{
 8005654:	b580      	push	{r7, lr}
 8005656:	b082      	sub	sp, #8
 8005658:	af00      	add	r7, sp, #0
	SystemInit();
 800565a:	f000 fc35 	bl	8005ec8 <SystemInit>
	uint8_t pll_m = 8;
 800565e:	2308      	movs	r3, #8
 8005660:	71fb      	strb	r3, [r7, #7]
	uint16_t pll_n = 336; //192
 8005662:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8005666:	80bb      	strh	r3, [r7, #4]
	uint8_t pll_p = 0;
 8005668:	2300      	movs	r3, #0
 800566a:	70fb      	strb	r3, [r7, #3]
	uint8_t pll_q = 7;
 800566c:	2307      	movs	r3, #7
 800566e:	70bb      	strb	r3, [r7, #2]
	RCC->PLLCFGR = 0x00000000;
 8005670:	4b3c      	ldr	r3, [pc, #240]	@ (8005764 <MCU_Clock_Setup+0x110>)
 8005672:	2200      	movs	r2, #0
 8005674:	605a      	str	r2, [r3, #4]
	RCC -> CR |= RCC_CR_HSEON;
 8005676:	4b3b      	ldr	r3, [pc, #236]	@ (8005764 <MCU_Clock_Setup+0x110>)
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	4a3a      	ldr	r2, [pc, #232]	@ (8005764 <MCU_Clock_Setup+0x110>)
 800567c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005680:	6013      	str	r3, [r2, #0]
	while(!(RCC -> CR & RCC_CR_HSERDY)){}
 8005682:	bf00      	nop
 8005684:	4b37      	ldr	r3, [pc, #220]	@ (8005764 <MCU_Clock_Setup+0x110>)
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800568c:	2b00      	cmp	r3, #0
 800568e:	d0f9      	beq.n	8005684 <MCU_Clock_Setup+0x30>
	RCC -> APB1ENR |= RCC_APB1ENR_PWREN;
 8005690:	4b34      	ldr	r3, [pc, #208]	@ (8005764 <MCU_Clock_Setup+0x110>)
 8005692:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005694:	4a33      	ldr	r2, [pc, #204]	@ (8005764 <MCU_Clock_Setup+0x110>)
 8005696:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800569a:	6413      	str	r3, [r2, #64]	@ 0x40
	PWR ->CR |= PWR_CR_VOS;
 800569c:	4b32      	ldr	r3, [pc, #200]	@ (8005768 <MCU_Clock_Setup+0x114>)
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	4a31      	ldr	r2, [pc, #196]	@ (8005768 <MCU_Clock_Setup+0x114>)
 80056a2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80056a6:	6013      	str	r3, [r2, #0]
	FLASH -> ACR |= FLASH_ACR_ICEN | FLASH_ACR_PRFTEN | FLASH_ACR_DCEN | FLASH_ACR_LATENCY_5WS;
 80056a8:	4b30      	ldr	r3, [pc, #192]	@ (800576c <MCU_Clock_Setup+0x118>)
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	4a2f      	ldr	r2, [pc, #188]	@ (800576c <MCU_Clock_Setup+0x118>)
 80056ae:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80056b2:	f043 0305 	orr.w	r3, r3, #5
 80056b6:	6013      	str	r3, [r2, #0]
	RCC->PLLCFGR |= (pll_q << 24) | (pll_p << 16) | (pll_n << 6) | (pll_m << 0);
 80056b8:	4b2a      	ldr	r3, [pc, #168]	@ (8005764 <MCU_Clock_Setup+0x110>)
 80056ba:	685b      	ldr	r3, [r3, #4]
 80056bc:	78ba      	ldrb	r2, [r7, #2]
 80056be:	0611      	lsls	r1, r2, #24
 80056c0:	78fa      	ldrb	r2, [r7, #3]
 80056c2:	0412      	lsls	r2, r2, #16
 80056c4:	4311      	orrs	r1, r2
 80056c6:	88ba      	ldrh	r2, [r7, #4]
 80056c8:	0192      	lsls	r2, r2, #6
 80056ca:	4311      	orrs	r1, r2
 80056cc:	79fa      	ldrb	r2, [r7, #7]
 80056ce:	430a      	orrs	r2, r1
 80056d0:	4611      	mov	r1, r2
 80056d2:	4a24      	ldr	r2, [pc, #144]	@ (8005764 <MCU_Clock_Setup+0x110>)
 80056d4:	430b      	orrs	r3, r1
 80056d6:	6053      	str	r3, [r2, #4]
	RCC ->PLLCFGR |= 1 << 22;
 80056d8:	4b22      	ldr	r3, [pc, #136]	@ (8005764 <MCU_Clock_Setup+0x110>)
 80056da:	685b      	ldr	r3, [r3, #4]
 80056dc:	4a21      	ldr	r2, [pc, #132]	@ (8005764 <MCU_Clock_Setup+0x110>)
 80056de:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80056e2:	6053      	str	r3, [r2, #4]
	RCC -> CFGR |= RCC_CFGR_HPRE_DIV1;
 80056e4:	4b1f      	ldr	r3, [pc, #124]	@ (8005764 <MCU_Clock_Setup+0x110>)
 80056e6:	4a1f      	ldr	r2, [pc, #124]	@ (8005764 <MCU_Clock_Setup+0x110>)
 80056e8:	689b      	ldr	r3, [r3, #8]
 80056ea:	6093      	str	r3, [r2, #8]
	RCC -> CFGR |= RCC_CFGR_PPRE1_DIV4;
 80056ec:	4b1d      	ldr	r3, [pc, #116]	@ (8005764 <MCU_Clock_Setup+0x110>)
 80056ee:	689b      	ldr	r3, [r3, #8]
 80056f0:	4a1c      	ldr	r2, [pc, #112]	@ (8005764 <MCU_Clock_Setup+0x110>)
 80056f2:	f443 53a0 	orr.w	r3, r3, #5120	@ 0x1400
 80056f6:	6093      	str	r3, [r2, #8]
	RCC -> CFGR |= RCC_CFGR_PPRE2_DIV2;
 80056f8:	4b1a      	ldr	r3, [pc, #104]	@ (8005764 <MCU_Clock_Setup+0x110>)
 80056fa:	689b      	ldr	r3, [r3, #8]
 80056fc:	4a19      	ldr	r2, [pc, #100]	@ (8005764 <MCU_Clock_Setup+0x110>)
 80056fe:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005702:	6093      	str	r3, [r2, #8]
	RCC -> CR |= RCC_CR_PLLON;
 8005704:	4b17      	ldr	r3, [pc, #92]	@ (8005764 <MCU_Clock_Setup+0x110>)
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	4a16      	ldr	r2, [pc, #88]	@ (8005764 <MCU_Clock_Setup+0x110>)
 800570a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800570e:	6013      	str	r3, [r2, #0]
	while(!(RCC->CR & RCC_CR_PLLRDY)){}
 8005710:	bf00      	nop
 8005712:	4b14      	ldr	r3, [pc, #80]	@ (8005764 <MCU_Clock_Setup+0x110>)
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800571a:	2b00      	cmp	r3, #0
 800571c:	d0f9      	beq.n	8005712 <MCU_Clock_Setup+0xbe>
	RCC -> CFGR |= RCC_CFGR_SW_PLL;
 800571e:	4b11      	ldr	r3, [pc, #68]	@ (8005764 <MCU_Clock_Setup+0x110>)
 8005720:	689b      	ldr	r3, [r3, #8]
 8005722:	4a10      	ldr	r2, [pc, #64]	@ (8005764 <MCU_Clock_Setup+0x110>)
 8005724:	f043 0302 	orr.w	r3, r3, #2
 8005728:	6093      	str	r3, [r2, #8]
	while((RCC -> CFGR & RCC_CFGR_SWS_PLL) != RCC_CFGR_SWS_PLL);
 800572a:	bf00      	nop
 800572c:	4b0d      	ldr	r3, [pc, #52]	@ (8005764 <MCU_Clock_Setup+0x110>)
 800572e:	689b      	ldr	r3, [r3, #8]
 8005730:	f003 0308 	and.w	r3, r3, #8
 8005734:	2b08      	cmp	r3, #8
 8005736:	d1f9      	bne.n	800572c <MCU_Clock_Setup+0xd8>
	SystemCoreClockUpdate();
 8005738:	f000 fbd8 	bl	8005eec <SystemCoreClockUpdate>
	SysTick_Config(SystemCoreClock/168);
 800573c:	4b0c      	ldr	r3, [pc, #48]	@ (8005770 <MCU_Clock_Setup+0x11c>)
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	08db      	lsrs	r3, r3, #3
 8005742:	4a0c      	ldr	r2, [pc, #48]	@ (8005774 <MCU_Clock_Setup+0x120>)
 8005744:	fba2 2303 	umull	r2, r3, r2, r3
 8005748:	085b      	lsrs	r3, r3, #1
 800574a:	4618      	mov	r0, r3
 800574c:	f7ff ff60 	bl	8005610 <SysTick_Config>
	RCC -> APB2ENR |= RCC_APB2ENR_SYSCFGEN;
 8005750:	4b04      	ldr	r3, [pc, #16]	@ (8005764 <MCU_Clock_Setup+0x110>)
 8005752:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005754:	4a03      	ldr	r2, [pc, #12]	@ (8005764 <MCU_Clock_Setup+0x110>)
 8005756:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800575a:	6453      	str	r3, [r2, #68]	@ 0x44
}
 800575c:	bf00      	nop
 800575e:	3708      	adds	r7, #8
 8005760:	46bd      	mov	sp, r7
 8005762:	bd80      	pop	{r7, pc}
 8005764:	40023800 	.word	0x40023800
 8005768:	40007000 	.word	0x40007000
 800576c:	40023c00 	.word	0x40023c00
 8005770:	20000000 	.word	0x20000000
 8005774:	18618619 	.word	0x18618619

08005778 <MCU_Clock_DeInit>:
{
 8005778:	b480      	push	{r7}
 800577a:	af00      	add	r7, sp, #0
    RCC->CR |= RCC_CR_HSION;
 800577c:	4b14      	ldr	r3, [pc, #80]	@ (80057d0 <MCU_Clock_DeInit+0x58>)
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	4a13      	ldr	r2, [pc, #76]	@ (80057d0 <MCU_Clock_DeInit+0x58>)
 8005782:	f043 0301 	orr.w	r3, r3, #1
 8005786:	6013      	str	r3, [r2, #0]
    while (!(RCC->CR & RCC_CR_HSIRDY)) { }
 8005788:	bf00      	nop
 800578a:	4b11      	ldr	r3, [pc, #68]	@ (80057d0 <MCU_Clock_DeInit+0x58>)
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	f003 0302 	and.w	r3, r3, #2
 8005792:	2b00      	cmp	r3, #0
 8005794:	d0f9      	beq.n	800578a <MCU_Clock_DeInit+0x12>
    RCC->CFGR = 0x00000000U;
 8005796:	4b0e      	ldr	r3, [pc, #56]	@ (80057d0 <MCU_Clock_DeInit+0x58>)
 8005798:	2200      	movs	r2, #0
 800579a:	609a      	str	r2, [r3, #8]
    RCC->CR &= ~(RCC_CR_PLLON   |   // disable PLL
 800579c:	4b0c      	ldr	r3, [pc, #48]	@ (80057d0 <MCU_Clock_DeInit+0x58>)
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	4a0b      	ldr	r2, [pc, #44]	@ (80057d0 <MCU_Clock_DeInit+0x58>)
 80057a2:	f023 7384 	bic.w	r3, r3, #17301504	@ 0x1080000
 80057a6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80057aa:	6013      	str	r3, [r2, #0]
    RCC->PLLCFGR = 0x24003010U;
 80057ac:	4b08      	ldr	r3, [pc, #32]	@ (80057d0 <MCU_Clock_DeInit+0x58>)
 80057ae:	4a09      	ldr	r2, [pc, #36]	@ (80057d4 <MCU_Clock_DeInit+0x5c>)
 80057b0:	605a      	str	r2, [r3, #4]
    RCC->CR &= ~RCC_CR_HSEBYP;
 80057b2:	4b07      	ldr	r3, [pc, #28]	@ (80057d0 <MCU_Clock_DeInit+0x58>)
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	4a06      	ldr	r2, [pc, #24]	@ (80057d0 <MCU_Clock_DeInit+0x58>)
 80057b8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80057bc:	6013      	str	r3, [r2, #0]
    RCC->CIR = 0x00000000U;
 80057be:	4b04      	ldr	r3, [pc, #16]	@ (80057d0 <MCU_Clock_DeInit+0x58>)
 80057c0:	2200      	movs	r2, #0
 80057c2:	60da      	str	r2, [r3, #12]
}
 80057c4:	bf00      	nop
 80057c6:	46bd      	mov	sp, r7
 80057c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057cc:	4770      	bx	lr
 80057ce:	bf00      	nop
 80057d0:	40023800 	.word	0x40023800
 80057d4:	24003010 	.word	0x24003010

080057d8 <Delay_Config>:
{
 80057d8:	b480      	push	{r7}
 80057da:	af00      	add	r7, sp, #0
	SysTick->CTRL = 0;
 80057dc:	4b09      	ldr	r3, [pc, #36]	@ (8005804 <Delay_Config+0x2c>)
 80057de:	2200      	movs	r2, #0
 80057e0:	601a      	str	r2, [r3, #0]
	SysTick->LOAD = 0x00FFFFFF;
 80057e2:	4b08      	ldr	r3, [pc, #32]	@ (8005804 <Delay_Config+0x2c>)
 80057e4:	f06f 427f 	mvn.w	r2, #4278190080	@ 0xff000000
 80057e8:	605a      	str	r2, [r3, #4]
	SysTick->VAL = 0;
 80057ea:	4b06      	ldr	r3, [pc, #24]	@ (8005804 <Delay_Config+0x2c>)
 80057ec:	2200      	movs	r2, #0
 80057ee:	609a      	str	r2, [r3, #8]
	SysTick->CTRL = 5;
 80057f0:	4b04      	ldr	r3, [pc, #16]	@ (8005804 <Delay_Config+0x2c>)
 80057f2:	2205      	movs	r2, #5
 80057f4:	601a      	str	r2, [r3, #0]
	return (0UL);                                                     /* Function successful */
 80057f6:	2300      	movs	r3, #0
}
 80057f8:	4618      	mov	r0, r3
 80057fa:	46bd      	mov	sp, r7
 80057fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005800:	4770      	bx	lr
 8005802:	bf00      	nop
 8005804:	e000e010 	.word	0xe000e010

08005808 <Systick_DeInit>:
	RCC -> APB1RSTR = 0xFFFFFFFF;
	RCC -> APB2RSTR = 0xFFFFFFFF;
}

__STATIC_INLINE void Systick_DeInit(void)
{
 8005808:	b480      	push	{r7}
 800580a:	af00      	add	r7, sp, #0
    // 1) Disable SysTick counter and its IRQ
    SysTick->CTRL = 0x00000000U;
 800580c:	4b09      	ldr	r3, [pc, #36]	@ (8005834 <Systick_DeInit+0x2c>)
 800580e:	2200      	movs	r2, #0
 8005810:	601a      	str	r2, [r3, #0]

    // 2) Clear reload value and current value
    SysTick->LOAD = 0x00000000U;
 8005812:	4b08      	ldr	r3, [pc, #32]	@ (8005834 <Systick_DeInit+0x2c>)
 8005814:	2200      	movs	r2, #0
 8005816:	605a      	str	r2, [r3, #4]
    SysTick->VAL  = 0x00000000U;
 8005818:	4b06      	ldr	r3, [pc, #24]	@ (8005834 <Systick_DeInit+0x2c>)
 800581a:	2200      	movs	r2, #0
 800581c:	609a      	str	r2, [r3, #8]

    // 3) Clear any SysTick active bit in System
    SCB->SHCSR &= ~SCB_SHCSR_SYSTICKACT_Msk;
 800581e:	4b06      	ldr	r3, [pc, #24]	@ (8005838 <Systick_DeInit+0x30>)
 8005820:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005822:	4a05      	ldr	r2, [pc, #20]	@ (8005838 <Systick_DeInit+0x30>)
 8005824:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005828:	6253      	str	r3, [r2, #36]	@ 0x24
}
 800582a:	bf00      	nop
 800582c:	46bd      	mov	sp, r7
 800582e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005832:	4770      	bx	lr
 8005834:	e000e010 	.word	0xe000e010
 8005838:	e000ed00 	.word	0xe000ed00

0800583c <Validate_And_Execute_Command>:
uint16_t len = 0;
uint32_t CRC_Rec1 = 0, CRC_Rec2 = 0;

/* =========================== Packet Validation =========================== */
bool Validate_And_Execute_Command(uint8_t *buf, uint16_t len)
{
 800583c:	b580      	push	{r7, lr}
 800583e:	b086      	sub	sp, #24
 8005840:	af00      	add	r7, sp, #0
 8005842:	6078      	str	r0, [r7, #4]
 8005844:	460b      	mov	r3, r1
 8005846:	807b      	strh	r3, [r7, #2]
    if (len < PACKET_LENGTH_MIN || len > PACKET_LENGTH_MAX) return false;
 8005848:	887b      	ldrh	r3, [r7, #2]
 800584a:	2b09      	cmp	r3, #9
 800584c:	d903      	bls.n	8005856 <Validate_And_Execute_Command+0x1a>
 800584e:	887b      	ldrh	r3, [r7, #2]
 8005850:	f5b3 7f85 	cmp.w	r3, #266	@ 0x10a
 8005854:	d901      	bls.n	800585a <Validate_And_Execute_Command+0x1e>
 8005856:	2300      	movs	r3, #0
 8005858:	e05e      	b.n	8005918 <Validate_And_Execute_Command+0xdc>

    if (buf[0] != HEADER_1 || buf[1] != HEADER_2 ||
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	781b      	ldrb	r3, [r3, #0]
 800585e:	2baa      	cmp	r3, #170	@ 0xaa
 8005860:	d112      	bne.n	8005888 <Validate_And_Execute_Command+0x4c>
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	3301      	adds	r3, #1
 8005866:	781b      	ldrb	r3, [r3, #0]
 8005868:	2b55      	cmp	r3, #85	@ 0x55
 800586a:	d10d      	bne.n	8005888 <Validate_And_Execute_Command+0x4c>
        buf[len-2] != FOOTER_1 || buf[len-1] != FOOTER_2)
 800586c:	887b      	ldrh	r3, [r7, #2]
 800586e:	3b02      	subs	r3, #2
 8005870:	687a      	ldr	r2, [r7, #4]
 8005872:	4413      	add	r3, r2
 8005874:	781b      	ldrb	r3, [r3, #0]
    if (buf[0] != HEADER_1 || buf[1] != HEADER_2 ||
 8005876:	2bbb      	cmp	r3, #187	@ 0xbb
 8005878:	d106      	bne.n	8005888 <Validate_And_Execute_Command+0x4c>
        buf[len-2] != FOOTER_1 || buf[len-1] != FOOTER_2)
 800587a:	887b      	ldrh	r3, [r7, #2]
 800587c:	3b01      	subs	r3, #1
 800587e:	687a      	ldr	r2, [r7, #4]
 8005880:	4413      	add	r3, r2
 8005882:	781b      	ldrb	r3, [r3, #0]
 8005884:	2b66      	cmp	r3, #102	@ 0x66
 8005886:	d001      	beq.n	800588c <Validate_And_Execute_Command+0x50>
        return false;
 8005888:	2300      	movs	r3, #0
 800588a:	e045      	b.n	8005918 <Validate_And_Execute_Command+0xdc>

    uint32_t received_crc = ((uint32_t)buf[len-6] << 24) | ((uint32_t)buf[len-5] << 16) |
 800588c:	887b      	ldrh	r3, [r7, #2]
 800588e:	3b06      	subs	r3, #6
 8005890:	687a      	ldr	r2, [r7, #4]
 8005892:	4413      	add	r3, r2
 8005894:	781b      	ldrb	r3, [r3, #0]
 8005896:	061a      	lsls	r2, r3, #24
 8005898:	887b      	ldrh	r3, [r7, #2]
 800589a:	3b05      	subs	r3, #5
 800589c:	6879      	ldr	r1, [r7, #4]
 800589e:	440b      	add	r3, r1
 80058a0:	781b      	ldrb	r3, [r3, #0]
 80058a2:	041b      	lsls	r3, r3, #16
 80058a4:	431a      	orrs	r2, r3
                            ((uint32_t)buf[len-4] << 8)  | ((uint32_t)buf[len-3]);
 80058a6:	887b      	ldrh	r3, [r7, #2]
 80058a8:	3b04      	subs	r3, #4
 80058aa:	6879      	ldr	r1, [r7, #4]
 80058ac:	440b      	add	r3, r1
 80058ae:	781b      	ldrb	r3, [r3, #0]
 80058b0:	021b      	lsls	r3, r3, #8
    uint32_t received_crc = ((uint32_t)buf[len-6] << 24) | ((uint32_t)buf[len-5] << 16) |
 80058b2:	4313      	orrs	r3, r2
                            ((uint32_t)buf[len-4] << 8)  | ((uint32_t)buf[len-3]);
 80058b4:	887a      	ldrh	r2, [r7, #2]
 80058b6:	3a03      	subs	r2, #3
 80058b8:	6879      	ldr	r1, [r7, #4]
 80058ba:	440a      	add	r2, r1
 80058bc:	7812      	ldrb	r2, [r2, #0]
    uint32_t received_crc = ((uint32_t)buf[len-6] << 24) | ((uint32_t)buf[len-5] << 16) |
 80058be:	4313      	orrs	r3, r2
 80058c0:	613b      	str	r3, [r7, #16]

    uint32_t computed_crc = CRC_Compute_8Bit_Block(&buf[2], len - 8);
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	1c9a      	adds	r2, r3, #2
 80058c6:	887b      	ldrh	r3, [r7, #2]
 80058c8:	3b08      	subs	r3, #8
 80058ca:	4619      	mov	r1, r3
 80058cc:	4610      	mov	r0, r2
 80058ce:	f7fb f9cb 	bl	8000c68 <CRC_Compute_8Bit_Block>
 80058d2:	60f8      	str	r0, [r7, #12]

    if (received_crc != computed_crc) return false;
 80058d4:	693a      	ldr	r2, [r7, #16]
 80058d6:	68fb      	ldr	r3, [r7, #12]
 80058d8:	429a      	cmp	r2, r3
 80058da:	d001      	beq.n	80058e0 <Validate_And_Execute_Command+0xa4>
 80058dc:	2300      	movs	r3, #0
 80058de:	e01b      	b.n	8005918 <Validate_And_Execute_Command+0xdc>

    uint8_t opcode = buf[2];
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	789b      	ldrb	r3, [r3, #2]
 80058e4:	72fb      	strb	r3, [r7, #11]
    for (int i = 0; i < sizeof(command_table)/sizeof(command_table[0]); i++) {
 80058e6:	2300      	movs	r3, #0
 80058e8:	617b      	str	r3, [r7, #20]
 80058ea:	e011      	b.n	8005910 <Validate_And_Execute_Command+0xd4>
        if (command_table[i].opcode == opcode) {
 80058ec:	4a0c      	ldr	r2, [pc, #48]	@ (8005920 <Validate_And_Execute_Command+0xe4>)
 80058ee:	697b      	ldr	r3, [r7, #20]
 80058f0:	f812 3033 	ldrb.w	r3, [r2, r3, lsl #3]
 80058f4:	7afa      	ldrb	r2, [r7, #11]
 80058f6:	429a      	cmp	r2, r3
 80058f8:	d107      	bne.n	800590a <Validate_And_Execute_Command+0xce>
            command_table[i].handler();
 80058fa:	4a09      	ldr	r2, [pc, #36]	@ (8005920 <Validate_And_Execute_Command+0xe4>)
 80058fc:	697b      	ldr	r3, [r7, #20]
 80058fe:	00db      	lsls	r3, r3, #3
 8005900:	4413      	add	r3, r2
 8005902:	685b      	ldr	r3, [r3, #4]
 8005904:	4798      	blx	r3
            return true;
 8005906:	2301      	movs	r3, #1
 8005908:	e006      	b.n	8005918 <Validate_And_Execute_Command+0xdc>
    for (int i = 0; i < sizeof(command_table)/sizeof(command_table[0]); i++) {
 800590a:	697b      	ldr	r3, [r7, #20]
 800590c:	3301      	adds	r3, #1
 800590e:	617b      	str	r3, [r7, #20]
 8005910:	697b      	ldr	r3, [r7, #20]
 8005912:	2b05      	cmp	r3, #5
 8005914:	d9ea      	bls.n	80058ec <Validate_And_Execute_Command+0xb0>
        }
    }

    return false;
 8005916:	2300      	movs	r3, #0
}
 8005918:	4618      	mov	r0, r3
 800591a:	3718      	adds	r7, #24
 800591c:	46bd      	mov	sp, r7
 800591e:	bd80      	pop	{r7, pc}
 8005920:	08006ef4 	.word	0x08006ef4

08005924 <Bootloader>:
	Req_Request     = 0x01,
	Req_ACK  	= 0x02,
}Request_List;

void Bootloader(void)
{
 8005924:	b580      	push	{r7, lr}
 8005926:	b082      	sub	sp, #8
 8005928:	af00      	add	r7, sp, #0
    Custom_Comm_Init(115200);
 800592a:	f44f 30e1 	mov.w	r0, #115200	@ 0x1c200
 800592e:	f7fb fac1 	bl	8000eb4 <Custom_Comm_Init>
    SystemState state = STATE_WAIT_CONNECT;
 8005932:	2300      	movs	r3, #0
 8005934:	71fb      	strb	r3, [r7, #7]

    while (1) {
        len = Custom_Comm_Receive((uint8_t *)buffer);
 8005936:	4811      	ldr	r0, [pc, #68]	@ (800597c <Bootloader+0x58>)
 8005938:	f7fb fb0e 	bl	8000f58 <Custom_Comm_Receive>
 800593c:	4603      	mov	r3, r0
 800593e:	461a      	mov	r2, r3
 8005940:	4b0f      	ldr	r3, [pc, #60]	@ (8005980 <Bootloader+0x5c>)
 8005942:	801a      	strh	r2, [r3, #0]

        switch (state) {
 8005944:	79fb      	ldrb	r3, [r7, #7]
 8005946:	2b00      	cmp	r3, #0
 8005948:	d002      	beq.n	8005950 <Bootloader+0x2c>
 800594a:	2b01      	cmp	r3, #1
 800594c:	d00c      	beq.n	8005968 <Bootloader+0x44>
 800594e:	e013      	b.n	8005978 <Bootloader+0x54>
            case STATE_WAIT_CONNECT:
                if (Validate_And_Execute_Command((uint8_t *)buffer, len))
 8005950:	4b0b      	ldr	r3, [pc, #44]	@ (8005980 <Bootloader+0x5c>)
 8005952:	881b      	ldrh	r3, [r3, #0]
 8005954:	4619      	mov	r1, r3
 8005956:	4809      	ldr	r0, [pc, #36]	@ (800597c <Bootloader+0x58>)
 8005958:	f7ff ff70 	bl	800583c <Validate_And_Execute_Command>
 800595c:	4603      	mov	r3, r0
 800595e:	2b00      	cmp	r3, #0
 8005960:	d009      	beq.n	8005976 <Bootloader+0x52>
                    state = STATE_CONNECTED;
 8005962:	2301      	movs	r3, #1
 8005964:	71fb      	strb	r3, [r7, #7]
                break;
 8005966:	e006      	b.n	8005976 <Bootloader+0x52>

            case STATE_CONNECTED:
                Validate_And_Execute_Command((uint8_t *)buffer, len);
 8005968:	4b05      	ldr	r3, [pc, #20]	@ (8005980 <Bootloader+0x5c>)
 800596a:	881b      	ldrh	r3, [r3, #0]
 800596c:	4619      	mov	r1, r3
 800596e:	4803      	ldr	r0, [pc, #12]	@ (800597c <Bootloader+0x58>)
 8005970:	f7ff ff64 	bl	800583c <Validate_And_Execute_Command>
                break;
 8005974:	e000      	b.n	8005978 <Bootloader+0x54>
                break;
 8005976:	bf00      	nop
        len = Custom_Comm_Receive((uint8_t *)buffer);
 8005978:	e7dd      	b.n	8005936 <Bootloader+0x12>
 800597a:	bf00      	nop
 800597c:	200008ec 	.word	0x200008ec
 8005980:	200009f6 	.word	0x200009f6

08005984 <main>:
    }
}

/* =========================== Application CRC Boot Decision =========================== */
int main(void)
{
 8005984:	b590      	push	{r4, r7, lr}
 8005986:	b087      	sub	sp, #28
 8005988:	af04      	add	r7, sp, #16

    if (POST_ClockCheck()    != POST_OK) fail_safe();
 800598a:	f7fd fc9b 	bl	80032c4 <POST_ClockCheck>
 800598e:	4603      	mov	r3, r0
 8005990:	2b00      	cmp	r3, #0
 8005992:	d001      	beq.n	8005998 <main+0x14>
 8005994:	f7fd fe00 	bl	8003598 <fail_safe>
    if (POST_CPUCoreTest()   != POST_OK) fail_safe();
 8005998:	f7fd fcf4 	bl	8003384 <POST_CPUCoreTest>
 800599c:	4603      	mov	r3, r0
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d001      	beq.n	80059a6 <main+0x22>
 80059a2:	f7fd fdf9 	bl	8003598 <fail_safe>
    if (POST_SRAM_Test()     != POST_OK) fail_safe();
 80059a6:	f7fd fd21 	bl	80033ec <POST_SRAM_Test>
 80059aa:	4603      	mov	r3, r0
 80059ac:	2b00      	cmp	r3, #0
 80059ae:	d001      	beq.n	80059b4 <main+0x30>
 80059b0:	f7fd fdf2 	bl	8003598 <fail_safe>
    if (POST_FlashCRC()      != POST_OK) fail_safe();
 80059b4:	f7fd fd60 	bl	8003478 <POST_FlashCRC>
 80059b8:	4603      	mov	r3, r0
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d001      	beq.n	80059c2 <main+0x3e>
 80059be:	f7fd fdeb 	bl	8003598 <fail_safe>
    if (POST_InterruptTest() != POST_OK) fail_safe();
 80059c2:	f7fd fd8f 	bl	80034e4 <POST_InterruptTest>
 80059c6:	4603      	mov	r3, r0
 80059c8:	2b00      	cmp	r3, #0
 80059ca:	d001      	beq.n	80059d0 <main+0x4c>
 80059cc:	f7fd fde4 	bl	8003598 <fail_safe>
    if (POST_WatchdogTest()  != POST_OK) fail_safe();
 80059d0:	f7fd fdb2 	bl	8003538 <POST_WatchdogTest>
 80059d4:	4603      	mov	r3, r0
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	d001      	beq.n	80059de <main+0x5a>
 80059da:	f7fd fddd 	bl	8003598 <fail_safe>

    MCU_Clock_Setup();
 80059de:	f7ff fe39 	bl	8005654 <MCU_Clock_Setup>
    Delay_Config();
 80059e2:	f7ff fef9 	bl	80057d8 <Delay_Config>
    CRC_Init();
 80059e6:	f7fb f91f 	bl	8000c28 <CRC_Init>

    GPIO_Pin_Init(GPIOC, 0, GPIO_Configuration.Mode.Input, GPIO_Configuration.Output_Type.None,
 80059ea:	2000      	movs	r0, #0
 80059ec:	2402      	movs	r4, #2
                  GPIO_Configuration.Speed.None, GPIO_Configuration.Pull.None, GPIO_Configuration.Alternate_Functions.None);
 80059ee:	2304      	movs	r3, #4
 80059f0:	2204      	movs	r2, #4
 80059f2:	2100      	movs	r1, #0
    GPIO_Pin_Init(GPIOC, 0, GPIO_Configuration.Mode.Input, GPIO_Configuration.Output_Type.None,
 80059f4:	9102      	str	r1, [sp, #8]
 80059f6:	9201      	str	r2, [sp, #4]
 80059f8:	9300      	str	r3, [sp, #0]
 80059fa:	4623      	mov	r3, r4
 80059fc:	4602      	mov	r2, r0
 80059fe:	2100      	movs	r1, #0
 8005a00:	481a      	ldr	r0, [pc, #104]	@ (8005a6c <main+0xe8>)
 8005a02:	f7fd fba5 	bl	8003150 <GPIO_Pin_Init>

    if ((GPIOC->IDR & GPIO_IDR_ID0) != 0) {
 8005a06:	4b19      	ldr	r3, [pc, #100]	@ (8005a6c <main+0xe8>)
 8005a08:	691b      	ldr	r3, [r3, #16]
 8005a0a:	f003 0301 	and.w	r3, r3, #1
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	d002      	beq.n	8005a18 <main+0x94>
        Bootloader();
 8005a12:	f7ff ff87 	bl	8005924 <Bootloader>
 8005a16:	e027      	b.n	8005a68 <main+0xe4>
    } else {
        //uint32_t calculated_crc = CRC_Compute_Flash_Data(APP_ADDRESS, APP_SIZE);
//        if (calculated_crc == APP_CRC_VALUE) {
            // Jump to App

    	CRC_Rec1 = CRC_Compute_Flash_Data(APP_ADDRESS, (0x210-0x01));
 8005a18:	f240 210f 	movw	r1, #527	@ 0x20f
 8005a1c:	4814      	ldr	r0, [pc, #80]	@ (8005a70 <main+0xec>)
 8005a1e:	f7fb f947 	bl	8000cb0 <CRC_Compute_Flash_Data>
 8005a22:	4603      	mov	r3, r0
 8005a24:	4a13      	ldr	r2, [pc, #76]	@ (8005a74 <main+0xf0>)
 8005a26:	6013      	str	r3, [r2, #0]

    	Console_Init(115200);
 8005a28:	f44f 30e1 	mov.w	r0, #115200	@ 0x1c200
 8005a2c:	f7fb f9a2 	bl	8000d74 <Console_Init>
    	printConsole("Jumping to App1 \r\n");
 8005a30:	4811      	ldr	r0, [pc, #68]	@ (8005a78 <main+0xf4>)
 8005a32:	f7fb f9d5 	bl	8000de0 <printConsole>
    	printConsole("Application CRC = 0x%x \r\n",CRC_Rec1);
 8005a36:	4b0f      	ldr	r3, [pc, #60]	@ (8005a74 <main+0xf0>)
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	4619      	mov	r1, r3
 8005a3c:	480f      	ldr	r0, [pc, #60]	@ (8005a7c <main+0xf8>)
 8005a3e:	f7fb f9cf 	bl	8000de0 <printConsole>
            MCU_Clock_DeInit();
 8005a42:	f7ff fe99 	bl	8005778 <MCU_Clock_DeInit>
            Systick_DeInit();
 8005a46:	f7ff fedf 	bl	8005808 <Systick_DeInit>
  __ASM volatile ("cpsid i" : : : "memory");
 8005a4a:	b672      	cpsid	i
}
 8005a4c:	bf00      	nop
            __disable_irq();
            //working code
            __set_MSP(*((__IO uint32_t*) 0x8010000));
 8005a4e:	4b08      	ldr	r3, [pc, #32]	@ (8005a70 <main+0xec>)
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	603b      	str	r3, [r7, #0]
  \details Assigns the given value to the Main Stack Pointer (MSP).
  \param [in]    topOfMainStack  Main Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 8005a54:	683b      	ldr	r3, [r7, #0]
 8005a56:	f383 8808 	msr	MSP, r3
}
 8005a5a:	bf00      	nop
            void (*app_reset_handler)(void) = (void*)(*(volatile uint32_t *)(0x8010000 + 4));
 8005a5c:	4b08      	ldr	r3, [pc, #32]	@ (8005a80 <main+0xfc>)
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	607b      	str	r3, [r7, #4]
            app_reset_handler();
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	4798      	blx	r3
//        }
    }

    while (1);
 8005a66:	bf00      	nop
 8005a68:	bf00      	nop
 8005a6a:	e7fd      	b.n	8005a68 <main+0xe4>
 8005a6c:	40020800 	.word	0x40020800
 8005a70:	08010000 	.word	0x08010000
 8005a74:	200009f8 	.word	0x200009f8
 8005a78:	08006ab8 	.word	0x08006ab8
 8005a7c:	08006acc 	.word	0x08006acc
 8005a80:	08010004 	.word	0x08010004

08005a84 <Connect_Device_Func>:
}

void Connect_Device_Func(void)
{
 8005a84:	b580      	push	{r7, lr}
 8005a86:	b084      	sub	sp, #16
 8005a88:	af04      	add	r7, sp, #16
	buffer[0] = 0xAA;
 8005a8a:	4b29      	ldr	r3, [pc, #164]	@ (8005b30 <Connect_Device_Func+0xac>)
 8005a8c:	22aa      	movs	r2, #170	@ 0xaa
 8005a8e:	701a      	strb	r2, [r3, #0]
	buffer[1] = 0x55;
 8005a90:	4b27      	ldr	r3, [pc, #156]	@ (8005b30 <Connect_Device_Func+0xac>)
 8005a92:	2255      	movs	r2, #85	@ 0x55
 8005a94:	705a      	strb	r2, [r3, #1]
	buffer[2] = Connect_Device;
 8005a96:	4b26      	ldr	r3, [pc, #152]	@ (8005b30 <Connect_Device_Func+0xac>)
 8005a98:	22a1      	movs	r2, #161	@ 0xa1
 8005a9a:	709a      	strb	r2, [r3, #2]
	buffer[3] = Req_ACK;
 8005a9c:	4b24      	ldr	r3, [pc, #144]	@ (8005b30 <Connect_Device_Func+0xac>)
 8005a9e:	2202      	movs	r2, #2
 8005aa0:	70da      	strb	r2, [r3, #3]
	buffer[4] = 0x01;
 8005aa2:	4b23      	ldr	r3, [pc, #140]	@ (8005b30 <Connect_Device_Func+0xac>)
 8005aa4:	2201      	movs	r2, #1
 8005aa6:	711a      	strb	r2, [r3, #4]
	buffer[5] = 0x19;
 8005aa8:	4b21      	ldr	r3, [pc, #132]	@ (8005b30 <Connect_Device_Func+0xac>)
 8005aaa:	2219      	movs	r2, #25
 8005aac:	715a      	strb	r2, [r3, #5]
	buffer[6] = 0x01;
 8005aae:	4b20      	ldr	r3, [pc, #128]	@ (8005b30 <Connect_Device_Func+0xac>)
 8005ab0:	2201      	movs	r2, #1
 8005ab2:	719a      	strb	r2, [r3, #6]
	buffer[7] = 0x01;
 8005ab4:	4b1e      	ldr	r3, [pc, #120]	@ (8005b30 <Connect_Device_Func+0xac>)
 8005ab6:	2201      	movs	r2, #1
 8005ab8:	71da      	strb	r2, [r3, #7]
	buffer[8] = 0x01;
 8005aba:	4b1d      	ldr	r3, [pc, #116]	@ (8005b30 <Connect_Device_Func+0xac>)
 8005abc:	2201      	movs	r2, #1
 8005abe:	721a      	strb	r2, [r3, #8]
	CRC_Rec1 = CRC_Compute_8Bit_Block(&buffer[2], 7);
 8005ac0:	2107      	movs	r1, #7
 8005ac2:	481c      	ldr	r0, [pc, #112]	@ (8005b34 <Connect_Device_Func+0xb0>)
 8005ac4:	f7fb f8d0 	bl	8000c68 <CRC_Compute_8Bit_Block>
 8005ac8:	4603      	mov	r3, r0
 8005aca:	4a1b      	ldr	r2, [pc, #108]	@ (8005b38 <Connect_Device_Func+0xb4>)
 8005acc:	6013      	str	r3, [r2, #0]
	buffer[9]  = (CRC_Rec1 & 0xFF000000) >> 24;
 8005ace:	4b1a      	ldr	r3, [pc, #104]	@ (8005b38 <Connect_Device_Func+0xb4>)
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	0e1b      	lsrs	r3, r3, #24
 8005ad4:	b2da      	uxtb	r2, r3
 8005ad6:	4b16      	ldr	r3, [pc, #88]	@ (8005b30 <Connect_Device_Func+0xac>)
 8005ad8:	725a      	strb	r2, [r3, #9]
	buffer[10]  = (CRC_Rec1 & 0x00FF0000) >> 16;
 8005ada:	4b17      	ldr	r3, [pc, #92]	@ (8005b38 <Connect_Device_Func+0xb4>)
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	0c1b      	lsrs	r3, r3, #16
 8005ae0:	b2da      	uxtb	r2, r3
 8005ae2:	4b13      	ldr	r3, [pc, #76]	@ (8005b30 <Connect_Device_Func+0xac>)
 8005ae4:	729a      	strb	r2, [r3, #10]
	buffer[11]  = (CRC_Rec1 & 0x0000FF00) >> 8;
 8005ae6:	4b14      	ldr	r3, [pc, #80]	@ (8005b38 <Connect_Device_Func+0xb4>)
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	0a1b      	lsrs	r3, r3, #8
 8005aec:	b2da      	uxtb	r2, r3
 8005aee:	4b10      	ldr	r3, [pc, #64]	@ (8005b30 <Connect_Device_Func+0xac>)
 8005af0:	72da      	strb	r2, [r3, #11]
	buffer[12] = (CRC_Rec1 & 0x000000FF) >> 0;
 8005af2:	4b11      	ldr	r3, [pc, #68]	@ (8005b38 <Connect_Device_Func+0xb4>)
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	b2da      	uxtb	r2, r3
 8005af8:	4b0d      	ldr	r3, [pc, #52]	@ (8005b30 <Connect_Device_Func+0xac>)
 8005afa:	731a      	strb	r2, [r3, #12]
	buffer[13] = 0xBB;
 8005afc:	4b0c      	ldr	r3, [pc, #48]	@ (8005b30 <Connect_Device_Func+0xac>)
 8005afe:	22bb      	movs	r2, #187	@ 0xbb
 8005b00:	735a      	strb	r2, [r3, #13]
	buffer[14] = 0x66;
 8005b02:	4b0b      	ldr	r3, [pc, #44]	@ (8005b30 <Connect_Device_Func+0xac>)
 8005b04:	2266      	movs	r2, #102	@ 0x66
 8005b06:	739a      	strb	r2, [r3, #14]
	Custom_Comm_Send(buffer, 14);
 8005b08:	210e      	movs	r1, #14
 8005b0a:	4809      	ldr	r0, [pc, #36]	@ (8005b30 <Connect_Device_Func+0xac>)
 8005b0c:	f7fb fa08 	bl	8000f20 <Custom_Comm_Send>
	DMA_Memory_To_Memory_Transfer(buffer1, 8,0, (uint8_t *)buffer, 8, 1, 256);
 8005b10:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005b14:	9302      	str	r3, [sp, #8]
 8005b16:	2301      	movs	r3, #1
 8005b18:	9301      	str	r3, [sp, #4]
 8005b1a:	2308      	movs	r3, #8
 8005b1c:	9300      	str	r3, [sp, #0]
 8005b1e:	4b04      	ldr	r3, [pc, #16]	@ (8005b30 <Connect_Device_Func+0xac>)
 8005b20:	2200      	movs	r2, #0
 8005b22:	2108      	movs	r1, #8
 8005b24:	4805      	ldr	r0, [pc, #20]	@ (8005b3c <Connect_Device_Func+0xb8>)
 8005b26:	f7fd f8fd 	bl	8002d24 <DMA_Memory_To_Memory_Transfer>

	//	DMA_Memory_To_Memory_Transfer(buffer1, 8,8, (uint8_t *)buffer, 0, 1, 256);
}
 8005b2a:	bf00      	nop
 8005b2c:	46bd      	mov	sp, r7
 8005b2e:	bd80      	pop	{r7, pc}
 8005b30:	200008ec 	.word	0x200008ec
 8005b34:	200008ee 	.word	0x200008ee
 8005b38:	200009f8 	.word	0x200009f8
 8005b3c:	08006f24 	.word	0x08006f24

08005b40 <Disconnect_Device_Func>:

void Disconnect_Device_Func(void)
{
 8005b40:	b580      	push	{r7, lr}
 8005b42:	b084      	sub	sp, #16
 8005b44:	af04      	add	r7, sp, #16
	buffer[0] = 0xAA;
 8005b46:	4b22      	ldr	r3, [pc, #136]	@ (8005bd0 <Disconnect_Device_Func+0x90>)
 8005b48:	22aa      	movs	r2, #170	@ 0xaa
 8005b4a:	701a      	strb	r2, [r3, #0]
	buffer[1] = 0x55;
 8005b4c:	4b20      	ldr	r3, [pc, #128]	@ (8005bd0 <Disconnect_Device_Func+0x90>)
 8005b4e:	2255      	movs	r2, #85	@ 0x55
 8005b50:	705a      	strb	r2, [r3, #1]
	buffer[2] = Disconnect_Device;
 8005b52:	4b1f      	ldr	r3, [pc, #124]	@ (8005bd0 <Disconnect_Device_Func+0x90>)
 8005b54:	22a2      	movs	r2, #162	@ 0xa2
 8005b56:	709a      	strb	r2, [r3, #2]
	buffer[3] = Req_ACK;
 8005b58:	4b1d      	ldr	r3, [pc, #116]	@ (8005bd0 <Disconnect_Device_Func+0x90>)
 8005b5a:	2202      	movs	r2, #2
 8005b5c:	70da      	strb	r2, [r3, #3]
	CRC_Rec1 = CRC_Compute_8Bit_Block(&buffer[2], 7);
 8005b5e:	2107      	movs	r1, #7
 8005b60:	481c      	ldr	r0, [pc, #112]	@ (8005bd4 <Disconnect_Device_Func+0x94>)
 8005b62:	f7fb f881 	bl	8000c68 <CRC_Compute_8Bit_Block>
 8005b66:	4603      	mov	r3, r0
 8005b68:	4a1b      	ldr	r2, [pc, #108]	@ (8005bd8 <Disconnect_Device_Func+0x98>)
 8005b6a:	6013      	str	r3, [r2, #0]
	buffer[4]  = (CRC_Rec1 & 0xFF000000) >> 24;
 8005b6c:	4b1a      	ldr	r3, [pc, #104]	@ (8005bd8 <Disconnect_Device_Func+0x98>)
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	0e1b      	lsrs	r3, r3, #24
 8005b72:	b2da      	uxtb	r2, r3
 8005b74:	4b16      	ldr	r3, [pc, #88]	@ (8005bd0 <Disconnect_Device_Func+0x90>)
 8005b76:	711a      	strb	r2, [r3, #4]
	buffer[5]  = (CRC_Rec1 & 0x00FF0000) >> 16;
 8005b78:	4b17      	ldr	r3, [pc, #92]	@ (8005bd8 <Disconnect_Device_Func+0x98>)
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	0c1b      	lsrs	r3, r3, #16
 8005b7e:	b2da      	uxtb	r2, r3
 8005b80:	4b13      	ldr	r3, [pc, #76]	@ (8005bd0 <Disconnect_Device_Func+0x90>)
 8005b82:	715a      	strb	r2, [r3, #5]
	buffer[6]  = (CRC_Rec1 & 0x0000FF00) >> 8;
 8005b84:	4b14      	ldr	r3, [pc, #80]	@ (8005bd8 <Disconnect_Device_Func+0x98>)
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	0a1b      	lsrs	r3, r3, #8
 8005b8a:	b2da      	uxtb	r2, r3
 8005b8c:	4b10      	ldr	r3, [pc, #64]	@ (8005bd0 <Disconnect_Device_Func+0x90>)
 8005b8e:	719a      	strb	r2, [r3, #6]
	buffer[7] = (CRC_Rec1 & 0x000000FF) >> 0;
 8005b90:	4b11      	ldr	r3, [pc, #68]	@ (8005bd8 <Disconnect_Device_Func+0x98>)
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	b2da      	uxtb	r2, r3
 8005b96:	4b0e      	ldr	r3, [pc, #56]	@ (8005bd0 <Disconnect_Device_Func+0x90>)
 8005b98:	71da      	strb	r2, [r3, #7]
	buffer[8] = 0xBB;
 8005b9a:	4b0d      	ldr	r3, [pc, #52]	@ (8005bd0 <Disconnect_Device_Func+0x90>)
 8005b9c:	22bb      	movs	r2, #187	@ 0xbb
 8005b9e:	721a      	strb	r2, [r3, #8]
	buffer[9] = 0x66;
 8005ba0:	4b0b      	ldr	r3, [pc, #44]	@ (8005bd0 <Disconnect_Device_Func+0x90>)
 8005ba2:	2266      	movs	r2, #102	@ 0x66
 8005ba4:	725a      	strb	r2, [r3, #9]
	Custom_Comm_Send(buffer, 10);
 8005ba6:	210a      	movs	r1, #10
 8005ba8:	4809      	ldr	r0, [pc, #36]	@ (8005bd0 <Disconnect_Device_Func+0x90>)
 8005baa:	f7fb f9b9 	bl	8000f20 <Custom_Comm_Send>
	DMA_Memory_To_Memory_Transfer(buffer1, 8,0, (uint8_t *)buffer, 8, 1, 256);
 8005bae:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005bb2:	9302      	str	r3, [sp, #8]
 8005bb4:	2301      	movs	r3, #1
 8005bb6:	9301      	str	r3, [sp, #4]
 8005bb8:	2308      	movs	r3, #8
 8005bba:	9300      	str	r3, [sp, #0]
 8005bbc:	4b04      	ldr	r3, [pc, #16]	@ (8005bd0 <Disconnect_Device_Func+0x90>)
 8005bbe:	2200      	movs	r2, #0
 8005bc0:	2108      	movs	r1, #8
 8005bc2:	4806      	ldr	r0, [pc, #24]	@ (8005bdc <Disconnect_Device_Func+0x9c>)
 8005bc4:	f7fd f8ae 	bl	8002d24 <DMA_Memory_To_Memory_Transfer>
}
 8005bc8:	bf00      	nop
 8005bca:	46bd      	mov	sp, r7
 8005bcc:	bd80      	pop	{r7, pc}
 8005bce:	bf00      	nop
 8005bd0:	200008ec 	.word	0x200008ec
 8005bd4:	200008ee 	.word	0x200008ee
 8005bd8:	200009f8 	.word	0x200009f8
 8005bdc:	08006f24 	.word	0x08006f24

08005be0 <Write_Firmware_Func>:


void Write_Firmware_Func(void)
{
 8005be0:	b580      	push	{r7, lr}
 8005be2:	b084      	sub	sp, #16
 8005be4:	af04      	add	r7, sp, #16
	// Write Flash Memory

	buffer[0] = 0xAA;
 8005be6:	4b22      	ldr	r3, [pc, #136]	@ (8005c70 <Write_Firmware_Func+0x90>)
 8005be8:	22aa      	movs	r2, #170	@ 0xaa
 8005bea:	701a      	strb	r2, [r3, #0]
	buffer[1] = 0x55;
 8005bec:	4b20      	ldr	r3, [pc, #128]	@ (8005c70 <Write_Firmware_Func+0x90>)
 8005bee:	2255      	movs	r2, #85	@ 0x55
 8005bf0:	705a      	strb	r2, [r3, #1]
	buffer[2] = Write_Firmware;
 8005bf2:	4b1f      	ldr	r3, [pc, #124]	@ (8005c70 <Write_Firmware_Func+0x90>)
 8005bf4:	22a3      	movs	r2, #163	@ 0xa3
 8005bf6:	709a      	strb	r2, [r3, #2]
	buffer[3] = Req_ACK;
 8005bf8:	4b1d      	ldr	r3, [pc, #116]	@ (8005c70 <Write_Firmware_Func+0x90>)
 8005bfa:	2202      	movs	r2, #2
 8005bfc:	70da      	strb	r2, [r3, #3]

	CRC_Rec1 = CRC_Compute_8Bit_Block(&buffer[2], 7);
 8005bfe:	2107      	movs	r1, #7
 8005c00:	481c      	ldr	r0, [pc, #112]	@ (8005c74 <Write_Firmware_Func+0x94>)
 8005c02:	f7fb f831 	bl	8000c68 <CRC_Compute_8Bit_Block>
 8005c06:	4603      	mov	r3, r0
 8005c08:	4a1b      	ldr	r2, [pc, #108]	@ (8005c78 <Write_Firmware_Func+0x98>)
 8005c0a:	6013      	str	r3, [r2, #0]
	buffer[9]  = (CRC_Rec1 & 0xFF000000) >> 24;
 8005c0c:	4b1a      	ldr	r3, [pc, #104]	@ (8005c78 <Write_Firmware_Func+0x98>)
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	0e1b      	lsrs	r3, r3, #24
 8005c12:	b2da      	uxtb	r2, r3
 8005c14:	4b16      	ldr	r3, [pc, #88]	@ (8005c70 <Write_Firmware_Func+0x90>)
 8005c16:	725a      	strb	r2, [r3, #9]
	buffer[10]  = (CRC_Rec1 & 0x00FF0000) >> 16;
 8005c18:	4b17      	ldr	r3, [pc, #92]	@ (8005c78 <Write_Firmware_Func+0x98>)
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	0c1b      	lsrs	r3, r3, #16
 8005c1e:	b2da      	uxtb	r2, r3
 8005c20:	4b13      	ldr	r3, [pc, #76]	@ (8005c70 <Write_Firmware_Func+0x90>)
 8005c22:	729a      	strb	r2, [r3, #10]
	buffer[11]  = (CRC_Rec1 & 0x0000FF00) >> 8;
 8005c24:	4b14      	ldr	r3, [pc, #80]	@ (8005c78 <Write_Firmware_Func+0x98>)
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	0a1b      	lsrs	r3, r3, #8
 8005c2a:	b2da      	uxtb	r2, r3
 8005c2c:	4b10      	ldr	r3, [pc, #64]	@ (8005c70 <Write_Firmware_Func+0x90>)
 8005c2e:	72da      	strb	r2, [r3, #11]
	buffer[12] = (CRC_Rec1 & 0x000000FF) >> 0;
 8005c30:	4b11      	ldr	r3, [pc, #68]	@ (8005c78 <Write_Firmware_Func+0x98>)
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	b2da      	uxtb	r2, r3
 8005c36:	4b0e      	ldr	r3, [pc, #56]	@ (8005c70 <Write_Firmware_Func+0x90>)
 8005c38:	731a      	strb	r2, [r3, #12]
	buffer[13] = 0xBB;
 8005c3a:	4b0d      	ldr	r3, [pc, #52]	@ (8005c70 <Write_Firmware_Func+0x90>)
 8005c3c:	22bb      	movs	r2, #187	@ 0xbb
 8005c3e:	735a      	strb	r2, [r3, #13]
	buffer[14] = 0x66;
 8005c40:	4b0b      	ldr	r3, [pc, #44]	@ (8005c70 <Write_Firmware_Func+0x90>)
 8005c42:	2266      	movs	r2, #102	@ 0x66
 8005c44:	739a      	strb	r2, [r3, #14]
	Custom_Comm_Send(buffer, 14);
 8005c46:	210e      	movs	r1, #14
 8005c48:	4809      	ldr	r0, [pc, #36]	@ (8005c70 <Write_Firmware_Func+0x90>)
 8005c4a:	f7fb f969 	bl	8000f20 <Custom_Comm_Send>
	DMA_Memory_To_Memory_Transfer(buffer1, 8,0, (uint8_t *)buffer, 8, 1, 256);
 8005c4e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005c52:	9302      	str	r3, [sp, #8]
 8005c54:	2301      	movs	r3, #1
 8005c56:	9301      	str	r3, [sp, #4]
 8005c58:	2308      	movs	r3, #8
 8005c5a:	9300      	str	r3, [sp, #0]
 8005c5c:	4b04      	ldr	r3, [pc, #16]	@ (8005c70 <Write_Firmware_Func+0x90>)
 8005c5e:	2200      	movs	r2, #0
 8005c60:	2108      	movs	r1, #8
 8005c62:	4806      	ldr	r0, [pc, #24]	@ (8005c7c <Write_Firmware_Func+0x9c>)
 8005c64:	f7fd f85e 	bl	8002d24 <DMA_Memory_To_Memory_Transfer>
}
 8005c68:	bf00      	nop
 8005c6a:	46bd      	mov	sp, r7
 8005c6c:	bd80      	pop	{r7, pc}
 8005c6e:	bf00      	nop
 8005c70:	200008ec 	.word	0x200008ec
 8005c74:	200008ee 	.word	0x200008ee
 8005c78:	200009f8 	.word	0x200009f8
 8005c7c:	08006f24 	.word	0x08006f24

08005c80 <Read_Firmware_Func>:

void Read_Firmware_Func(void)
{
 8005c80:	b580      	push	{r7, lr}
 8005c82:	b084      	sub	sp, #16
 8005c84:	af04      	add	r7, sp, #16
	buffer[0] = 0xAA;
 8005c86:	4b22      	ldr	r3, [pc, #136]	@ (8005d10 <Read_Firmware_Func+0x90>)
 8005c88:	22aa      	movs	r2, #170	@ 0xaa
 8005c8a:	701a      	strb	r2, [r3, #0]
	buffer[1] = 0x55;
 8005c8c:	4b20      	ldr	r3, [pc, #128]	@ (8005d10 <Read_Firmware_Func+0x90>)
 8005c8e:	2255      	movs	r2, #85	@ 0x55
 8005c90:	705a      	strb	r2, [r3, #1]
	buffer[2] = Read_Firmware;
 8005c92:	4b1f      	ldr	r3, [pc, #124]	@ (8005d10 <Read_Firmware_Func+0x90>)
 8005c94:	22a4      	movs	r2, #164	@ 0xa4
 8005c96:	709a      	strb	r2, [r3, #2]
	buffer[3] = Req_ACK;
 8005c98:	4b1d      	ldr	r3, [pc, #116]	@ (8005d10 <Read_Firmware_Func+0x90>)
 8005c9a:	2202      	movs	r2, #2
 8005c9c:	70da      	strb	r2, [r3, #3]
	//Read Flash Memory
	CRC_Rec1 = CRC_Compute_8Bit_Block(&buffer[2], 7);
 8005c9e:	2107      	movs	r1, #7
 8005ca0:	481c      	ldr	r0, [pc, #112]	@ (8005d14 <Read_Firmware_Func+0x94>)
 8005ca2:	f7fa ffe1 	bl	8000c68 <CRC_Compute_8Bit_Block>
 8005ca6:	4603      	mov	r3, r0
 8005ca8:	4a1b      	ldr	r2, [pc, #108]	@ (8005d18 <Read_Firmware_Func+0x98>)
 8005caa:	6013      	str	r3, [r2, #0]
	buffer[9]  = (CRC_Rec1 & 0xFF000000) >> 24;
 8005cac:	4b1a      	ldr	r3, [pc, #104]	@ (8005d18 <Read_Firmware_Func+0x98>)
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	0e1b      	lsrs	r3, r3, #24
 8005cb2:	b2da      	uxtb	r2, r3
 8005cb4:	4b16      	ldr	r3, [pc, #88]	@ (8005d10 <Read_Firmware_Func+0x90>)
 8005cb6:	725a      	strb	r2, [r3, #9]
	buffer[10]  = (CRC_Rec1 & 0x00FF0000) >> 16;
 8005cb8:	4b17      	ldr	r3, [pc, #92]	@ (8005d18 <Read_Firmware_Func+0x98>)
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	0c1b      	lsrs	r3, r3, #16
 8005cbe:	b2da      	uxtb	r2, r3
 8005cc0:	4b13      	ldr	r3, [pc, #76]	@ (8005d10 <Read_Firmware_Func+0x90>)
 8005cc2:	729a      	strb	r2, [r3, #10]
	buffer[11]  = (CRC_Rec1 & 0x0000FF00) >> 8;
 8005cc4:	4b14      	ldr	r3, [pc, #80]	@ (8005d18 <Read_Firmware_Func+0x98>)
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	0a1b      	lsrs	r3, r3, #8
 8005cca:	b2da      	uxtb	r2, r3
 8005ccc:	4b10      	ldr	r3, [pc, #64]	@ (8005d10 <Read_Firmware_Func+0x90>)
 8005cce:	72da      	strb	r2, [r3, #11]
	buffer[12] = (CRC_Rec1 & 0x000000FF) >> 0;
 8005cd0:	4b11      	ldr	r3, [pc, #68]	@ (8005d18 <Read_Firmware_Func+0x98>)
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	b2da      	uxtb	r2, r3
 8005cd6:	4b0e      	ldr	r3, [pc, #56]	@ (8005d10 <Read_Firmware_Func+0x90>)
 8005cd8:	731a      	strb	r2, [r3, #12]
	buffer[13] = 0xBB;
 8005cda:	4b0d      	ldr	r3, [pc, #52]	@ (8005d10 <Read_Firmware_Func+0x90>)
 8005cdc:	22bb      	movs	r2, #187	@ 0xbb
 8005cde:	735a      	strb	r2, [r3, #13]
	buffer[14] = 0x66;
 8005ce0:	4b0b      	ldr	r3, [pc, #44]	@ (8005d10 <Read_Firmware_Func+0x90>)
 8005ce2:	2266      	movs	r2, #102	@ 0x66
 8005ce4:	739a      	strb	r2, [r3, #14]
	Custom_Comm_Send(buffer, 14);
 8005ce6:	210e      	movs	r1, #14
 8005ce8:	4809      	ldr	r0, [pc, #36]	@ (8005d10 <Read_Firmware_Func+0x90>)
 8005cea:	f7fb f919 	bl	8000f20 <Custom_Comm_Send>
	DMA_Memory_To_Memory_Transfer(buffer1, 8,0, (uint8_t *)buffer, 8, 1, 256);
 8005cee:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005cf2:	9302      	str	r3, [sp, #8]
 8005cf4:	2301      	movs	r3, #1
 8005cf6:	9301      	str	r3, [sp, #4]
 8005cf8:	2308      	movs	r3, #8
 8005cfa:	9300      	str	r3, [sp, #0]
 8005cfc:	4b04      	ldr	r3, [pc, #16]	@ (8005d10 <Read_Firmware_Func+0x90>)
 8005cfe:	2200      	movs	r2, #0
 8005d00:	2108      	movs	r1, #8
 8005d02:	4806      	ldr	r0, [pc, #24]	@ (8005d1c <Read_Firmware_Func+0x9c>)
 8005d04:	f7fd f80e 	bl	8002d24 <DMA_Memory_To_Memory_Transfer>
}
 8005d08:	bf00      	nop
 8005d0a:	46bd      	mov	sp, r7
 8005d0c:	bd80      	pop	{r7, pc}
 8005d0e:	bf00      	nop
 8005d10:	200008ec 	.word	0x200008ec
 8005d14:	200008ee 	.word	0x200008ee
 8005d18:	200009f8 	.word	0x200009f8
 8005d1c:	08006f24 	.word	0x08006f24

08005d20 <Erase_Firmware_Func>:

void Erase_Firmware_Func(void)
{
 8005d20:	b580      	push	{r7, lr}
 8005d22:	b084      	sub	sp, #16
 8005d24:	af04      	add	r7, sp, #16
	buffer[0] = 0xAA;
 8005d26:	4b22      	ldr	r3, [pc, #136]	@ (8005db0 <Erase_Firmware_Func+0x90>)
 8005d28:	22aa      	movs	r2, #170	@ 0xaa
 8005d2a:	701a      	strb	r2, [r3, #0]
	buffer[1] = 0x55;
 8005d2c:	4b20      	ldr	r3, [pc, #128]	@ (8005db0 <Erase_Firmware_Func+0x90>)
 8005d2e:	2255      	movs	r2, #85	@ 0x55
 8005d30:	705a      	strb	r2, [r3, #1]
	buffer[2] = Erase_Firmware;
 8005d32:	4b1f      	ldr	r3, [pc, #124]	@ (8005db0 <Erase_Firmware_Func+0x90>)
 8005d34:	22a5      	movs	r2, #165	@ 0xa5
 8005d36:	709a      	strb	r2, [r3, #2]
	buffer[3] = Req_ACK;
 8005d38:	4b1d      	ldr	r3, [pc, #116]	@ (8005db0 <Erase_Firmware_Func+0x90>)
 8005d3a:	2202      	movs	r2, #2
 8005d3c:	70da      	strb	r2, [r3, #3]
	//Read Flash Memory
	CRC_Rec1   = CRC_Compute_8Bit_Block(&buffer[2], 7);
 8005d3e:	2107      	movs	r1, #7
 8005d40:	481c      	ldr	r0, [pc, #112]	@ (8005db4 <Erase_Firmware_Func+0x94>)
 8005d42:	f7fa ff91 	bl	8000c68 <CRC_Compute_8Bit_Block>
 8005d46:	4603      	mov	r3, r0
 8005d48:	4a1b      	ldr	r2, [pc, #108]	@ (8005db8 <Erase_Firmware_Func+0x98>)
 8005d4a:	6013      	str	r3, [r2, #0]
	buffer[9]  = (CRC_Rec1 & 0xFF000000) >> 24;
 8005d4c:	4b1a      	ldr	r3, [pc, #104]	@ (8005db8 <Erase_Firmware_Func+0x98>)
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	0e1b      	lsrs	r3, r3, #24
 8005d52:	b2da      	uxtb	r2, r3
 8005d54:	4b16      	ldr	r3, [pc, #88]	@ (8005db0 <Erase_Firmware_Func+0x90>)
 8005d56:	725a      	strb	r2, [r3, #9]
	buffer[10] = (CRC_Rec1 & 0x00FF0000) >> 16;
 8005d58:	4b17      	ldr	r3, [pc, #92]	@ (8005db8 <Erase_Firmware_Func+0x98>)
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	0c1b      	lsrs	r3, r3, #16
 8005d5e:	b2da      	uxtb	r2, r3
 8005d60:	4b13      	ldr	r3, [pc, #76]	@ (8005db0 <Erase_Firmware_Func+0x90>)
 8005d62:	729a      	strb	r2, [r3, #10]
	buffer[11] = (CRC_Rec1 & 0x0000FF00) >> 8;
 8005d64:	4b14      	ldr	r3, [pc, #80]	@ (8005db8 <Erase_Firmware_Func+0x98>)
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	0a1b      	lsrs	r3, r3, #8
 8005d6a:	b2da      	uxtb	r2, r3
 8005d6c:	4b10      	ldr	r3, [pc, #64]	@ (8005db0 <Erase_Firmware_Func+0x90>)
 8005d6e:	72da      	strb	r2, [r3, #11]
	buffer[12] = (CRC_Rec1 & 0x000000FF) >> 0;
 8005d70:	4b11      	ldr	r3, [pc, #68]	@ (8005db8 <Erase_Firmware_Func+0x98>)
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	b2da      	uxtb	r2, r3
 8005d76:	4b0e      	ldr	r3, [pc, #56]	@ (8005db0 <Erase_Firmware_Func+0x90>)
 8005d78:	731a      	strb	r2, [r3, #12]
	buffer[13] = 0xBB;
 8005d7a:	4b0d      	ldr	r3, [pc, #52]	@ (8005db0 <Erase_Firmware_Func+0x90>)
 8005d7c:	22bb      	movs	r2, #187	@ 0xbb
 8005d7e:	735a      	strb	r2, [r3, #13]
	buffer[14] = 0x66;
 8005d80:	4b0b      	ldr	r3, [pc, #44]	@ (8005db0 <Erase_Firmware_Func+0x90>)
 8005d82:	2266      	movs	r2, #102	@ 0x66
 8005d84:	739a      	strb	r2, [r3, #14]
	Custom_Comm_Send(buffer, 14);
 8005d86:	210e      	movs	r1, #14
 8005d88:	4809      	ldr	r0, [pc, #36]	@ (8005db0 <Erase_Firmware_Func+0x90>)
 8005d8a:	f7fb f8c9 	bl	8000f20 <Custom_Comm_Send>
	DMA_Memory_To_Memory_Transfer(buffer1, 8,0, (uint8_t *)buffer, 8, 1, 256);
 8005d8e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005d92:	9302      	str	r3, [sp, #8]
 8005d94:	2301      	movs	r3, #1
 8005d96:	9301      	str	r3, [sp, #4]
 8005d98:	2308      	movs	r3, #8
 8005d9a:	9300      	str	r3, [sp, #0]
 8005d9c:	4b04      	ldr	r3, [pc, #16]	@ (8005db0 <Erase_Firmware_Func+0x90>)
 8005d9e:	2200      	movs	r2, #0
 8005da0:	2108      	movs	r1, #8
 8005da2:	4806      	ldr	r0, [pc, #24]	@ (8005dbc <Erase_Firmware_Func+0x9c>)
 8005da4:	f7fc ffbe 	bl	8002d24 <DMA_Memory_To_Memory_Transfer>
}
 8005da8:	bf00      	nop
 8005daa:	46bd      	mov	sp, r7
 8005dac:	bd80      	pop	{r7, pc}
 8005dae:	bf00      	nop
 8005db0:	200008ec 	.word	0x200008ec
 8005db4:	200008ee 	.word	0x200008ee
 8005db8:	200009f8 	.word	0x200009f8
 8005dbc:	08006f24 	.word	0x08006f24

08005dc0 <Reboot_MCU_Func>:

void Reboot_MCU_Func(void)
{
 8005dc0:	b580      	push	{r7, lr}
 8005dc2:	b084      	sub	sp, #16
 8005dc4:	af04      	add	r7, sp, #16

	buffer[0] = 0xAA;
 8005dc6:	4b21      	ldr	r3, [pc, #132]	@ (8005e4c <Reboot_MCU_Func+0x8c>)
 8005dc8:	22aa      	movs	r2, #170	@ 0xaa
 8005dca:	701a      	strb	r2, [r3, #0]
	buffer[1] = 0x55;
 8005dcc:	4b1f      	ldr	r3, [pc, #124]	@ (8005e4c <Reboot_MCU_Func+0x8c>)
 8005dce:	2255      	movs	r2, #85	@ 0x55
 8005dd0:	705a      	strb	r2, [r3, #1]
	buffer[2] = Reboot_MCU;
 8005dd2:	4b1e      	ldr	r3, [pc, #120]	@ (8005e4c <Reboot_MCU_Func+0x8c>)
 8005dd4:	22a6      	movs	r2, #166	@ 0xa6
 8005dd6:	709a      	strb	r2, [r3, #2]
	buffer[3] = Req_ACK;
 8005dd8:	4b1c      	ldr	r3, [pc, #112]	@ (8005e4c <Reboot_MCU_Func+0x8c>)
 8005dda:	2202      	movs	r2, #2
 8005ddc:	70da      	strb	r2, [r3, #3]
	//Read Flash Memory
	CRC_Rec1 = CRC_Compute_8Bit_Block(&buffer[2], 7);
 8005dde:	2107      	movs	r1, #7
 8005de0:	481b      	ldr	r0, [pc, #108]	@ (8005e50 <Reboot_MCU_Func+0x90>)
 8005de2:	f7fa ff41 	bl	8000c68 <CRC_Compute_8Bit_Block>
 8005de6:	4603      	mov	r3, r0
 8005de8:	4a1a      	ldr	r2, [pc, #104]	@ (8005e54 <Reboot_MCU_Func+0x94>)
 8005dea:	6013      	str	r3, [r2, #0]
	buffer[9]  =  (CRC_Rec1 & 0xFF000000) >> 24;
 8005dec:	4b19      	ldr	r3, [pc, #100]	@ (8005e54 <Reboot_MCU_Func+0x94>)
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	0e1b      	lsrs	r3, r3, #24
 8005df2:	b2da      	uxtb	r2, r3
 8005df4:	4b15      	ldr	r3, [pc, #84]	@ (8005e4c <Reboot_MCU_Func+0x8c>)
 8005df6:	725a      	strb	r2, [r3, #9]
	buffer[10]  = (CRC_Rec1 & 0x00FF0000) >> 16;
 8005df8:	4b16      	ldr	r3, [pc, #88]	@ (8005e54 <Reboot_MCU_Func+0x94>)
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	0c1b      	lsrs	r3, r3, #16
 8005dfe:	b2da      	uxtb	r2, r3
 8005e00:	4b12      	ldr	r3, [pc, #72]	@ (8005e4c <Reboot_MCU_Func+0x8c>)
 8005e02:	729a      	strb	r2, [r3, #10]
	buffer[11]  = (CRC_Rec1 & 0x0000FF00) >> 8;
 8005e04:	4b13      	ldr	r3, [pc, #76]	@ (8005e54 <Reboot_MCU_Func+0x94>)
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	0a1b      	lsrs	r3, r3, #8
 8005e0a:	b2da      	uxtb	r2, r3
 8005e0c:	4b0f      	ldr	r3, [pc, #60]	@ (8005e4c <Reboot_MCU_Func+0x8c>)
 8005e0e:	72da      	strb	r2, [r3, #11]
	buffer[12] =  (CRC_Rec1 & 0x000000FF) >> 0;
 8005e10:	4b10      	ldr	r3, [pc, #64]	@ (8005e54 <Reboot_MCU_Func+0x94>)
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	b2da      	uxtb	r2, r3
 8005e16:	4b0d      	ldr	r3, [pc, #52]	@ (8005e4c <Reboot_MCU_Func+0x8c>)
 8005e18:	731a      	strb	r2, [r3, #12]
	buffer[13] = 0xBB;
 8005e1a:	4b0c      	ldr	r3, [pc, #48]	@ (8005e4c <Reboot_MCU_Func+0x8c>)
 8005e1c:	22bb      	movs	r2, #187	@ 0xbb
 8005e1e:	735a      	strb	r2, [r3, #13]
	buffer[14] = 0x66;
 8005e20:	4b0a      	ldr	r3, [pc, #40]	@ (8005e4c <Reboot_MCU_Func+0x8c>)
 8005e22:	2266      	movs	r2, #102	@ 0x66
 8005e24:	739a      	strb	r2, [r3, #14]
	Custom_Comm_Send(buffer, 14);
 8005e26:	210e      	movs	r1, #14
 8005e28:	4808      	ldr	r0, [pc, #32]	@ (8005e4c <Reboot_MCU_Func+0x8c>)
 8005e2a:	f7fb f879 	bl	8000f20 <Custom_Comm_Send>
	DMA_Memory_To_Memory_Transfer(buffer1, 8,0, (uint8_t *)buffer, 8, 1, 256);
 8005e2e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005e32:	9302      	str	r3, [sp, #8]
 8005e34:	2301      	movs	r3, #1
 8005e36:	9301      	str	r3, [sp, #4]
 8005e38:	2308      	movs	r3, #8
 8005e3a:	9300      	str	r3, [sp, #0]
 8005e3c:	4b03      	ldr	r3, [pc, #12]	@ (8005e4c <Reboot_MCU_Func+0x8c>)
 8005e3e:	2200      	movs	r2, #0
 8005e40:	2108      	movs	r1, #8
 8005e42:	4805      	ldr	r0, [pc, #20]	@ (8005e58 <Reboot_MCU_Func+0x98>)
 8005e44:	f7fc ff6e 	bl	8002d24 <DMA_Memory_To_Memory_Transfer>

	NVIC_SystemReset();
 8005e48:	f7ff fbcc 	bl	80055e4 <__NVIC_SystemReset>
 8005e4c:	200008ec 	.word	0x200008ec
 8005e50:	200008ee 	.word	0x200008ee
 8005e54:	200009f8 	.word	0x200009f8
 8005e58:	08006f24 	.word	0x08006f24

08005e5c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8005e5c:	b580      	push	{r7, lr}
 8005e5e:	b086      	sub	sp, #24
 8005e60:	af00      	add	r7, sp, #0
 8005e62:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8005e64:	4a14      	ldr	r2, [pc, #80]	@ (8005eb8 <_sbrk+0x5c>)
 8005e66:	4b15      	ldr	r3, [pc, #84]	@ (8005ebc <_sbrk+0x60>)
 8005e68:	1ad3      	subs	r3, r2, r3
 8005e6a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8005e6c:	697b      	ldr	r3, [r7, #20]
 8005e6e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8005e70:	4b13      	ldr	r3, [pc, #76]	@ (8005ec0 <_sbrk+0x64>)
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	2b00      	cmp	r3, #0
 8005e76:	d102      	bne.n	8005e7e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8005e78:	4b11      	ldr	r3, [pc, #68]	@ (8005ec0 <_sbrk+0x64>)
 8005e7a:	4a12      	ldr	r2, [pc, #72]	@ (8005ec4 <_sbrk+0x68>)
 8005e7c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8005e7e:	4b10      	ldr	r3, [pc, #64]	@ (8005ec0 <_sbrk+0x64>)
 8005e80:	681a      	ldr	r2, [r3, #0]
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	4413      	add	r3, r2
 8005e86:	693a      	ldr	r2, [r7, #16]
 8005e88:	429a      	cmp	r2, r3
 8005e8a:	d207      	bcs.n	8005e9c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8005e8c:	f000 f914 	bl	80060b8 <__errno>
 8005e90:	4603      	mov	r3, r0
 8005e92:	220c      	movs	r2, #12
 8005e94:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8005e96:	f04f 33ff 	mov.w	r3, #4294967295
 8005e9a:	e009      	b.n	8005eb0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8005e9c:	4b08      	ldr	r3, [pc, #32]	@ (8005ec0 <_sbrk+0x64>)
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8005ea2:	4b07      	ldr	r3, [pc, #28]	@ (8005ec0 <_sbrk+0x64>)
 8005ea4:	681a      	ldr	r2, [r3, #0]
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	4413      	add	r3, r2
 8005eaa:	4a05      	ldr	r2, [pc, #20]	@ (8005ec0 <_sbrk+0x64>)
 8005eac:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8005eae:	68fb      	ldr	r3, [r7, #12]
}
 8005eb0:	4618      	mov	r0, r3
 8005eb2:	3718      	adds	r7, #24
 8005eb4:	46bd      	mov	sp, r7
 8005eb6:	bd80      	pop	{r7, pc}
 8005eb8:	20020000 	.word	0x20020000
 8005ebc:	00000400 	.word	0x00000400
 8005ec0:	200009fc 	.word	0x200009fc
 8005ec4:	20000b48 	.word	0x20000b48

08005ec8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8005ec8:	b480      	push	{r7}
 8005eca:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8005ecc:	4b06      	ldr	r3, [pc, #24]	@ (8005ee8 <SystemInit+0x20>)
 8005ece:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005ed2:	4a05      	ldr	r2, [pc, #20]	@ (8005ee8 <SystemInit+0x20>)
 8005ed4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8005ed8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8005edc:	bf00      	nop
 8005ede:	46bd      	mov	sp, r7
 8005ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ee4:	4770      	bx	lr
 8005ee6:	bf00      	nop
 8005ee8:	e000ed00 	.word	0xe000ed00

08005eec <SystemCoreClockUpdate>:
  *     
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 8005eec:	b480      	push	{r7}
 8005eee:	b087      	sub	sp, #28
 8005ef0:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 8005ef2:	2300      	movs	r3, #0
 8005ef4:	613b      	str	r3, [r7, #16]
 8005ef6:	2300      	movs	r3, #0
 8005ef8:	617b      	str	r3, [r7, #20]
 8005efa:	2302      	movs	r3, #2
 8005efc:	60fb      	str	r3, [r7, #12]
 8005efe:	2300      	movs	r3, #0
 8005f00:	60bb      	str	r3, [r7, #8]
 8005f02:	2302      	movs	r3, #2
 8005f04:	607b      	str	r3, [r7, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8005f06:	4b34      	ldr	r3, [pc, #208]	@ (8005fd8 <SystemCoreClockUpdate+0xec>)
 8005f08:	689b      	ldr	r3, [r3, #8]
 8005f0a:	f003 030c 	and.w	r3, r3, #12
 8005f0e:	613b      	str	r3, [r7, #16]

  switch (tmp)
 8005f10:	693b      	ldr	r3, [r7, #16]
 8005f12:	2b08      	cmp	r3, #8
 8005f14:	d011      	beq.n	8005f3a <SystemCoreClockUpdate+0x4e>
 8005f16:	693b      	ldr	r3, [r7, #16]
 8005f18:	2b08      	cmp	r3, #8
 8005f1a:	d844      	bhi.n	8005fa6 <SystemCoreClockUpdate+0xba>
 8005f1c:	693b      	ldr	r3, [r7, #16]
 8005f1e:	2b00      	cmp	r3, #0
 8005f20:	d003      	beq.n	8005f2a <SystemCoreClockUpdate+0x3e>
 8005f22:	693b      	ldr	r3, [r7, #16]
 8005f24:	2b04      	cmp	r3, #4
 8005f26:	d004      	beq.n	8005f32 <SystemCoreClockUpdate+0x46>
 8005f28:	e03d      	b.n	8005fa6 <SystemCoreClockUpdate+0xba>
  {
    case 0x00:  /* HSI used as system clock source */
      SystemCoreClock = HSI_VALUE;
 8005f2a:	4b2c      	ldr	r3, [pc, #176]	@ (8005fdc <SystemCoreClockUpdate+0xf0>)
 8005f2c:	4a2c      	ldr	r2, [pc, #176]	@ (8005fe0 <SystemCoreClockUpdate+0xf4>)
 8005f2e:	601a      	str	r2, [r3, #0]
      break;
 8005f30:	e03d      	b.n	8005fae <SystemCoreClockUpdate+0xc2>
    case 0x04:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
 8005f32:	4b2a      	ldr	r3, [pc, #168]	@ (8005fdc <SystemCoreClockUpdate+0xf0>)
 8005f34:	4a2b      	ldr	r2, [pc, #172]	@ (8005fe4 <SystemCoreClockUpdate+0xf8>)
 8005f36:	601a      	str	r2, [r3, #0]
      break;
 8005f38:	e039      	b.n	8005fae <SystemCoreClockUpdate+0xc2>
    case 0x08:  /* PLL used as system clock source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
         SYSCLK = PLL_VCO / PLL_P
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 8005f3a:	4b27      	ldr	r3, [pc, #156]	@ (8005fd8 <SystemCoreClockUpdate+0xec>)
 8005f3c:	685b      	ldr	r3, [r3, #4]
 8005f3e:	0d9b      	lsrs	r3, r3, #22
 8005f40:	f003 0301 	and.w	r3, r3, #1
 8005f44:	60bb      	str	r3, [r7, #8]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005f46:	4b24      	ldr	r3, [pc, #144]	@ (8005fd8 <SystemCoreClockUpdate+0xec>)
 8005f48:	685b      	ldr	r3, [r3, #4]
 8005f4a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005f4e:	607b      	str	r3, [r7, #4]
      
      if (pllsource != 0)
 8005f50:	68bb      	ldr	r3, [r7, #8]
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	d00c      	beq.n	8005f70 <SystemCoreClockUpdate+0x84>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8005f56:	4a23      	ldr	r2, [pc, #140]	@ (8005fe4 <SystemCoreClockUpdate+0xf8>)
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f5e:	4a1e      	ldr	r2, [pc, #120]	@ (8005fd8 <SystemCoreClockUpdate+0xec>)
 8005f60:	6852      	ldr	r2, [r2, #4]
 8005f62:	0992      	lsrs	r2, r2, #6
 8005f64:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005f68:	fb02 f303 	mul.w	r3, r2, r3
 8005f6c:	617b      	str	r3, [r7, #20]
 8005f6e:	e00b      	b.n	8005f88 <SystemCoreClockUpdate+0x9c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8005f70:	4a1b      	ldr	r2, [pc, #108]	@ (8005fe0 <SystemCoreClockUpdate+0xf4>)
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f78:	4a17      	ldr	r2, [pc, #92]	@ (8005fd8 <SystemCoreClockUpdate+0xec>)
 8005f7a:	6852      	ldr	r2, [r2, #4]
 8005f7c:	0992      	lsrs	r2, r2, #6
 8005f7e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005f82:	fb02 f303 	mul.w	r3, r2, r3
 8005f86:	617b      	str	r3, [r7, #20]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 8005f88:	4b13      	ldr	r3, [pc, #76]	@ (8005fd8 <SystemCoreClockUpdate+0xec>)
 8005f8a:	685b      	ldr	r3, [r3, #4]
 8005f8c:	0c1b      	lsrs	r3, r3, #16
 8005f8e:	f003 0303 	and.w	r3, r3, #3
 8005f92:	3301      	adds	r3, #1
 8005f94:	005b      	lsls	r3, r3, #1
 8005f96:	60fb      	str	r3, [r7, #12]
      SystemCoreClock = pllvco/pllp;
 8005f98:	697a      	ldr	r2, [r7, #20]
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005fa0:	4a0e      	ldr	r2, [pc, #56]	@ (8005fdc <SystemCoreClockUpdate+0xf0>)
 8005fa2:	6013      	str	r3, [r2, #0]
      break;
 8005fa4:	e003      	b.n	8005fae <SystemCoreClockUpdate+0xc2>
    default:
      SystemCoreClock = HSI_VALUE;
 8005fa6:	4b0d      	ldr	r3, [pc, #52]	@ (8005fdc <SystemCoreClockUpdate+0xf0>)
 8005fa8:	4a0d      	ldr	r2, [pc, #52]	@ (8005fe0 <SystemCoreClockUpdate+0xf4>)
 8005faa:	601a      	str	r2, [r3, #0]
      break;
 8005fac:	bf00      	nop
  }
  /* Compute HCLK frequency --------------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 8005fae:	4b0a      	ldr	r3, [pc, #40]	@ (8005fd8 <SystemCoreClockUpdate+0xec>)
 8005fb0:	689b      	ldr	r3, [r3, #8]
 8005fb2:	091b      	lsrs	r3, r3, #4
 8005fb4:	f003 030f 	and.w	r3, r3, #15
 8005fb8:	4a0b      	ldr	r2, [pc, #44]	@ (8005fe8 <SystemCoreClockUpdate+0xfc>)
 8005fba:	5cd3      	ldrb	r3, [r2, r3]
 8005fbc:	613b      	str	r3, [r7, #16]
  /* HCLK frequency */
  SystemCoreClock >>= tmp;
 8005fbe:	4b07      	ldr	r3, [pc, #28]	@ (8005fdc <SystemCoreClockUpdate+0xf0>)
 8005fc0:	681a      	ldr	r2, [r3, #0]
 8005fc2:	693b      	ldr	r3, [r7, #16]
 8005fc4:	fa22 f303 	lsr.w	r3, r2, r3
 8005fc8:	4a04      	ldr	r2, [pc, #16]	@ (8005fdc <SystemCoreClockUpdate+0xf0>)
 8005fca:	6013      	str	r3, [r2, #0]
}
 8005fcc:	bf00      	nop
 8005fce:	371c      	adds	r7, #28
 8005fd0:	46bd      	mov	sp, r7
 8005fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fd6:	4770      	bx	lr
 8005fd8:	40023800 	.word	0x40023800
 8005fdc:	20000000 	.word	0x20000000
 8005fe0:	00f42400 	.word	0x00f42400
 8005fe4:	007a1200 	.word	0x007a1200
 8005fe8:	08006f28 	.word	0x08006f28

08005fec <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8005fec:	480d      	ldr	r0, [pc, #52]	@ (8006024 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8005fee:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8005ff0:	f7ff ff6a 	bl	8005ec8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8005ff4:	480c      	ldr	r0, [pc, #48]	@ (8006028 <LoopForever+0x6>)
  ldr r1, =_edata
 8005ff6:	490d      	ldr	r1, [pc, #52]	@ (800602c <LoopForever+0xa>)
  ldr r2, =_sidata
 8005ff8:	4a0d      	ldr	r2, [pc, #52]	@ (8006030 <LoopForever+0xe>)
  movs r3, #0
 8005ffa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8005ffc:	e002      	b.n	8006004 <LoopCopyDataInit>

08005ffe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8005ffe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8006000:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8006002:	3304      	adds	r3, #4

08006004 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8006004:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8006006:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8006008:	d3f9      	bcc.n	8005ffe <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800600a:	4a0a      	ldr	r2, [pc, #40]	@ (8006034 <LoopForever+0x12>)
  ldr r4, =_ebss
 800600c:	4c0a      	ldr	r4, [pc, #40]	@ (8006038 <LoopForever+0x16>)
  movs r3, #0
 800600e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8006010:	e001      	b.n	8006016 <LoopFillZerobss>

08006012 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8006012:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8006014:	3204      	adds	r2, #4

08006016 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8006016:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8006018:	d3fb      	bcc.n	8006012 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800601a:	f000 f853 	bl	80060c4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800601e:	f7ff fcb1 	bl	8005984 <main>

08006022 <LoopForever>:

LoopForever:
  b LoopForever
 8006022:	e7fe      	b.n	8006022 <LoopForever>
  ldr   r0, =_estack
 8006024:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8006028:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800602c:	20000054 	.word	0x20000054
  ldr r2, =_sidata
 8006030:	08006f84 	.word	0x08006f84
  ldr r2, =_sbss
 8006034:	20000054 	.word	0x20000054
  ldr r4, =_ebss
 8006038:	20000b48 	.word	0x20000b48

0800603c <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800603c:	e7fe      	b.n	800603c <ADC_IRQHandler>

0800603e <_vsniprintf_r>:
 800603e:	b530      	push	{r4, r5, lr}
 8006040:	4614      	mov	r4, r2
 8006042:	2c00      	cmp	r4, #0
 8006044:	b09b      	sub	sp, #108	@ 0x6c
 8006046:	4605      	mov	r5, r0
 8006048:	461a      	mov	r2, r3
 800604a:	da05      	bge.n	8006058 <_vsniprintf_r+0x1a>
 800604c:	238b      	movs	r3, #139	@ 0x8b
 800604e:	6003      	str	r3, [r0, #0]
 8006050:	f04f 30ff 	mov.w	r0, #4294967295
 8006054:	b01b      	add	sp, #108	@ 0x6c
 8006056:	bd30      	pop	{r4, r5, pc}
 8006058:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800605c:	f8ad 300c 	strh.w	r3, [sp, #12]
 8006060:	f04f 0300 	mov.w	r3, #0
 8006064:	9319      	str	r3, [sp, #100]	@ 0x64
 8006066:	bf14      	ite	ne
 8006068:	f104 33ff 	addne.w	r3, r4, #4294967295
 800606c:	4623      	moveq	r3, r4
 800606e:	9302      	str	r3, [sp, #8]
 8006070:	9305      	str	r3, [sp, #20]
 8006072:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8006076:	9100      	str	r1, [sp, #0]
 8006078:	9104      	str	r1, [sp, #16]
 800607a:	f8ad 300e 	strh.w	r3, [sp, #14]
 800607e:	4669      	mov	r1, sp
 8006080:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8006082:	f000 f9a7 	bl	80063d4 <_svfiprintf_r>
 8006086:	1c43      	adds	r3, r0, #1
 8006088:	bfbc      	itt	lt
 800608a:	238b      	movlt	r3, #139	@ 0x8b
 800608c:	602b      	strlt	r3, [r5, #0]
 800608e:	2c00      	cmp	r4, #0
 8006090:	d0e0      	beq.n	8006054 <_vsniprintf_r+0x16>
 8006092:	9b00      	ldr	r3, [sp, #0]
 8006094:	2200      	movs	r2, #0
 8006096:	701a      	strb	r2, [r3, #0]
 8006098:	e7dc      	b.n	8006054 <_vsniprintf_r+0x16>
	...

0800609c <vsniprintf>:
 800609c:	b507      	push	{r0, r1, r2, lr}
 800609e:	9300      	str	r3, [sp, #0]
 80060a0:	4613      	mov	r3, r2
 80060a2:	460a      	mov	r2, r1
 80060a4:	4601      	mov	r1, r0
 80060a6:	4803      	ldr	r0, [pc, #12]	@ (80060b4 <vsniprintf+0x18>)
 80060a8:	6800      	ldr	r0, [r0, #0]
 80060aa:	f7ff ffc8 	bl	800603e <_vsniprintf_r>
 80060ae:	b003      	add	sp, #12
 80060b0:	f85d fb04 	ldr.w	pc, [sp], #4
 80060b4:	20000004 	.word	0x20000004

080060b8 <__errno>:
 80060b8:	4b01      	ldr	r3, [pc, #4]	@ (80060c0 <__errno+0x8>)
 80060ba:	6818      	ldr	r0, [r3, #0]
 80060bc:	4770      	bx	lr
 80060be:	bf00      	nop
 80060c0:	20000004 	.word	0x20000004

080060c4 <__libc_init_array>:
 80060c4:	b570      	push	{r4, r5, r6, lr}
 80060c6:	4d0d      	ldr	r5, [pc, #52]	@ (80060fc <__libc_init_array+0x38>)
 80060c8:	4c0d      	ldr	r4, [pc, #52]	@ (8006100 <__libc_init_array+0x3c>)
 80060ca:	1b64      	subs	r4, r4, r5
 80060cc:	10a4      	asrs	r4, r4, #2
 80060ce:	2600      	movs	r6, #0
 80060d0:	42a6      	cmp	r6, r4
 80060d2:	d109      	bne.n	80060e8 <__libc_init_array+0x24>
 80060d4:	4d0b      	ldr	r5, [pc, #44]	@ (8006104 <__libc_init_array+0x40>)
 80060d6:	4c0c      	ldr	r4, [pc, #48]	@ (8006108 <__libc_init_array+0x44>)
 80060d8:	f000 fce2 	bl	8006aa0 <_init>
 80060dc:	1b64      	subs	r4, r4, r5
 80060de:	10a4      	asrs	r4, r4, #2
 80060e0:	2600      	movs	r6, #0
 80060e2:	42a6      	cmp	r6, r4
 80060e4:	d105      	bne.n	80060f2 <__libc_init_array+0x2e>
 80060e6:	bd70      	pop	{r4, r5, r6, pc}
 80060e8:	f855 3b04 	ldr.w	r3, [r5], #4
 80060ec:	4798      	blx	r3
 80060ee:	3601      	adds	r6, #1
 80060f0:	e7ee      	b.n	80060d0 <__libc_init_array+0xc>
 80060f2:	f855 3b04 	ldr.w	r3, [r5], #4
 80060f6:	4798      	blx	r3
 80060f8:	3601      	adds	r6, #1
 80060fa:	e7f2      	b.n	80060e2 <__libc_init_array+0x1e>
 80060fc:	08006f7c 	.word	0x08006f7c
 8006100:	08006f7c 	.word	0x08006f7c
 8006104:	08006f7c 	.word	0x08006f7c
 8006108:	08006f80 	.word	0x08006f80

0800610c <__retarget_lock_acquire_recursive>:
 800610c:	4770      	bx	lr

0800610e <__retarget_lock_release_recursive>:
 800610e:	4770      	bx	lr

08006110 <memcpy>:
 8006110:	440a      	add	r2, r1
 8006112:	4291      	cmp	r1, r2
 8006114:	f100 33ff 	add.w	r3, r0, #4294967295
 8006118:	d100      	bne.n	800611c <memcpy+0xc>
 800611a:	4770      	bx	lr
 800611c:	b510      	push	{r4, lr}
 800611e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006122:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006126:	4291      	cmp	r1, r2
 8006128:	d1f9      	bne.n	800611e <memcpy+0xe>
 800612a:	bd10      	pop	{r4, pc}

0800612c <_free_r>:
 800612c:	b538      	push	{r3, r4, r5, lr}
 800612e:	4605      	mov	r5, r0
 8006130:	2900      	cmp	r1, #0
 8006132:	d041      	beq.n	80061b8 <_free_r+0x8c>
 8006134:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006138:	1f0c      	subs	r4, r1, #4
 800613a:	2b00      	cmp	r3, #0
 800613c:	bfb8      	it	lt
 800613e:	18e4      	addlt	r4, r4, r3
 8006140:	f000 f8e0 	bl	8006304 <__malloc_lock>
 8006144:	4a1d      	ldr	r2, [pc, #116]	@ (80061bc <_free_r+0x90>)
 8006146:	6813      	ldr	r3, [r2, #0]
 8006148:	b933      	cbnz	r3, 8006158 <_free_r+0x2c>
 800614a:	6063      	str	r3, [r4, #4]
 800614c:	6014      	str	r4, [r2, #0]
 800614e:	4628      	mov	r0, r5
 8006150:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006154:	f000 b8dc 	b.w	8006310 <__malloc_unlock>
 8006158:	42a3      	cmp	r3, r4
 800615a:	d908      	bls.n	800616e <_free_r+0x42>
 800615c:	6820      	ldr	r0, [r4, #0]
 800615e:	1821      	adds	r1, r4, r0
 8006160:	428b      	cmp	r3, r1
 8006162:	bf01      	itttt	eq
 8006164:	6819      	ldreq	r1, [r3, #0]
 8006166:	685b      	ldreq	r3, [r3, #4]
 8006168:	1809      	addeq	r1, r1, r0
 800616a:	6021      	streq	r1, [r4, #0]
 800616c:	e7ed      	b.n	800614a <_free_r+0x1e>
 800616e:	461a      	mov	r2, r3
 8006170:	685b      	ldr	r3, [r3, #4]
 8006172:	b10b      	cbz	r3, 8006178 <_free_r+0x4c>
 8006174:	42a3      	cmp	r3, r4
 8006176:	d9fa      	bls.n	800616e <_free_r+0x42>
 8006178:	6811      	ldr	r1, [r2, #0]
 800617a:	1850      	adds	r0, r2, r1
 800617c:	42a0      	cmp	r0, r4
 800617e:	d10b      	bne.n	8006198 <_free_r+0x6c>
 8006180:	6820      	ldr	r0, [r4, #0]
 8006182:	4401      	add	r1, r0
 8006184:	1850      	adds	r0, r2, r1
 8006186:	4283      	cmp	r3, r0
 8006188:	6011      	str	r1, [r2, #0]
 800618a:	d1e0      	bne.n	800614e <_free_r+0x22>
 800618c:	6818      	ldr	r0, [r3, #0]
 800618e:	685b      	ldr	r3, [r3, #4]
 8006190:	6053      	str	r3, [r2, #4]
 8006192:	4408      	add	r0, r1
 8006194:	6010      	str	r0, [r2, #0]
 8006196:	e7da      	b.n	800614e <_free_r+0x22>
 8006198:	d902      	bls.n	80061a0 <_free_r+0x74>
 800619a:	230c      	movs	r3, #12
 800619c:	602b      	str	r3, [r5, #0]
 800619e:	e7d6      	b.n	800614e <_free_r+0x22>
 80061a0:	6820      	ldr	r0, [r4, #0]
 80061a2:	1821      	adds	r1, r4, r0
 80061a4:	428b      	cmp	r3, r1
 80061a6:	bf04      	itt	eq
 80061a8:	6819      	ldreq	r1, [r3, #0]
 80061aa:	685b      	ldreq	r3, [r3, #4]
 80061ac:	6063      	str	r3, [r4, #4]
 80061ae:	bf04      	itt	eq
 80061b0:	1809      	addeq	r1, r1, r0
 80061b2:	6021      	streq	r1, [r4, #0]
 80061b4:	6054      	str	r4, [r2, #4]
 80061b6:	e7ca      	b.n	800614e <_free_r+0x22>
 80061b8:	bd38      	pop	{r3, r4, r5, pc}
 80061ba:	bf00      	nop
 80061bc:	20000b44 	.word	0x20000b44

080061c0 <sbrk_aligned>:
 80061c0:	b570      	push	{r4, r5, r6, lr}
 80061c2:	4e0f      	ldr	r6, [pc, #60]	@ (8006200 <sbrk_aligned+0x40>)
 80061c4:	460c      	mov	r4, r1
 80061c6:	6831      	ldr	r1, [r6, #0]
 80061c8:	4605      	mov	r5, r0
 80061ca:	b911      	cbnz	r1, 80061d2 <sbrk_aligned+0x12>
 80061cc:	f000 fba4 	bl	8006918 <_sbrk_r>
 80061d0:	6030      	str	r0, [r6, #0]
 80061d2:	4621      	mov	r1, r4
 80061d4:	4628      	mov	r0, r5
 80061d6:	f000 fb9f 	bl	8006918 <_sbrk_r>
 80061da:	1c43      	adds	r3, r0, #1
 80061dc:	d103      	bne.n	80061e6 <sbrk_aligned+0x26>
 80061de:	f04f 34ff 	mov.w	r4, #4294967295
 80061e2:	4620      	mov	r0, r4
 80061e4:	bd70      	pop	{r4, r5, r6, pc}
 80061e6:	1cc4      	adds	r4, r0, #3
 80061e8:	f024 0403 	bic.w	r4, r4, #3
 80061ec:	42a0      	cmp	r0, r4
 80061ee:	d0f8      	beq.n	80061e2 <sbrk_aligned+0x22>
 80061f0:	1a21      	subs	r1, r4, r0
 80061f2:	4628      	mov	r0, r5
 80061f4:	f000 fb90 	bl	8006918 <_sbrk_r>
 80061f8:	3001      	adds	r0, #1
 80061fa:	d1f2      	bne.n	80061e2 <sbrk_aligned+0x22>
 80061fc:	e7ef      	b.n	80061de <sbrk_aligned+0x1e>
 80061fe:	bf00      	nop
 8006200:	20000b40 	.word	0x20000b40

08006204 <_malloc_r>:
 8006204:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006208:	1ccd      	adds	r5, r1, #3
 800620a:	f025 0503 	bic.w	r5, r5, #3
 800620e:	3508      	adds	r5, #8
 8006210:	2d0c      	cmp	r5, #12
 8006212:	bf38      	it	cc
 8006214:	250c      	movcc	r5, #12
 8006216:	2d00      	cmp	r5, #0
 8006218:	4606      	mov	r6, r0
 800621a:	db01      	blt.n	8006220 <_malloc_r+0x1c>
 800621c:	42a9      	cmp	r1, r5
 800621e:	d904      	bls.n	800622a <_malloc_r+0x26>
 8006220:	230c      	movs	r3, #12
 8006222:	6033      	str	r3, [r6, #0]
 8006224:	2000      	movs	r0, #0
 8006226:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800622a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006300 <_malloc_r+0xfc>
 800622e:	f000 f869 	bl	8006304 <__malloc_lock>
 8006232:	f8d8 3000 	ldr.w	r3, [r8]
 8006236:	461c      	mov	r4, r3
 8006238:	bb44      	cbnz	r4, 800628c <_malloc_r+0x88>
 800623a:	4629      	mov	r1, r5
 800623c:	4630      	mov	r0, r6
 800623e:	f7ff ffbf 	bl	80061c0 <sbrk_aligned>
 8006242:	1c43      	adds	r3, r0, #1
 8006244:	4604      	mov	r4, r0
 8006246:	d158      	bne.n	80062fa <_malloc_r+0xf6>
 8006248:	f8d8 4000 	ldr.w	r4, [r8]
 800624c:	4627      	mov	r7, r4
 800624e:	2f00      	cmp	r7, #0
 8006250:	d143      	bne.n	80062da <_malloc_r+0xd6>
 8006252:	2c00      	cmp	r4, #0
 8006254:	d04b      	beq.n	80062ee <_malloc_r+0xea>
 8006256:	6823      	ldr	r3, [r4, #0]
 8006258:	4639      	mov	r1, r7
 800625a:	4630      	mov	r0, r6
 800625c:	eb04 0903 	add.w	r9, r4, r3
 8006260:	f000 fb5a 	bl	8006918 <_sbrk_r>
 8006264:	4581      	cmp	r9, r0
 8006266:	d142      	bne.n	80062ee <_malloc_r+0xea>
 8006268:	6821      	ldr	r1, [r4, #0]
 800626a:	1a6d      	subs	r5, r5, r1
 800626c:	4629      	mov	r1, r5
 800626e:	4630      	mov	r0, r6
 8006270:	f7ff ffa6 	bl	80061c0 <sbrk_aligned>
 8006274:	3001      	adds	r0, #1
 8006276:	d03a      	beq.n	80062ee <_malloc_r+0xea>
 8006278:	6823      	ldr	r3, [r4, #0]
 800627a:	442b      	add	r3, r5
 800627c:	6023      	str	r3, [r4, #0]
 800627e:	f8d8 3000 	ldr.w	r3, [r8]
 8006282:	685a      	ldr	r2, [r3, #4]
 8006284:	bb62      	cbnz	r2, 80062e0 <_malloc_r+0xdc>
 8006286:	f8c8 7000 	str.w	r7, [r8]
 800628a:	e00f      	b.n	80062ac <_malloc_r+0xa8>
 800628c:	6822      	ldr	r2, [r4, #0]
 800628e:	1b52      	subs	r2, r2, r5
 8006290:	d420      	bmi.n	80062d4 <_malloc_r+0xd0>
 8006292:	2a0b      	cmp	r2, #11
 8006294:	d917      	bls.n	80062c6 <_malloc_r+0xc2>
 8006296:	1961      	adds	r1, r4, r5
 8006298:	42a3      	cmp	r3, r4
 800629a:	6025      	str	r5, [r4, #0]
 800629c:	bf18      	it	ne
 800629e:	6059      	strne	r1, [r3, #4]
 80062a0:	6863      	ldr	r3, [r4, #4]
 80062a2:	bf08      	it	eq
 80062a4:	f8c8 1000 	streq.w	r1, [r8]
 80062a8:	5162      	str	r2, [r4, r5]
 80062aa:	604b      	str	r3, [r1, #4]
 80062ac:	4630      	mov	r0, r6
 80062ae:	f000 f82f 	bl	8006310 <__malloc_unlock>
 80062b2:	f104 000b 	add.w	r0, r4, #11
 80062b6:	1d23      	adds	r3, r4, #4
 80062b8:	f020 0007 	bic.w	r0, r0, #7
 80062bc:	1ac2      	subs	r2, r0, r3
 80062be:	bf1c      	itt	ne
 80062c0:	1a1b      	subne	r3, r3, r0
 80062c2:	50a3      	strne	r3, [r4, r2]
 80062c4:	e7af      	b.n	8006226 <_malloc_r+0x22>
 80062c6:	6862      	ldr	r2, [r4, #4]
 80062c8:	42a3      	cmp	r3, r4
 80062ca:	bf0c      	ite	eq
 80062cc:	f8c8 2000 	streq.w	r2, [r8]
 80062d0:	605a      	strne	r2, [r3, #4]
 80062d2:	e7eb      	b.n	80062ac <_malloc_r+0xa8>
 80062d4:	4623      	mov	r3, r4
 80062d6:	6864      	ldr	r4, [r4, #4]
 80062d8:	e7ae      	b.n	8006238 <_malloc_r+0x34>
 80062da:	463c      	mov	r4, r7
 80062dc:	687f      	ldr	r7, [r7, #4]
 80062de:	e7b6      	b.n	800624e <_malloc_r+0x4a>
 80062e0:	461a      	mov	r2, r3
 80062e2:	685b      	ldr	r3, [r3, #4]
 80062e4:	42a3      	cmp	r3, r4
 80062e6:	d1fb      	bne.n	80062e0 <_malloc_r+0xdc>
 80062e8:	2300      	movs	r3, #0
 80062ea:	6053      	str	r3, [r2, #4]
 80062ec:	e7de      	b.n	80062ac <_malloc_r+0xa8>
 80062ee:	230c      	movs	r3, #12
 80062f0:	6033      	str	r3, [r6, #0]
 80062f2:	4630      	mov	r0, r6
 80062f4:	f000 f80c 	bl	8006310 <__malloc_unlock>
 80062f8:	e794      	b.n	8006224 <_malloc_r+0x20>
 80062fa:	6005      	str	r5, [r0, #0]
 80062fc:	e7d6      	b.n	80062ac <_malloc_r+0xa8>
 80062fe:	bf00      	nop
 8006300:	20000b44 	.word	0x20000b44

08006304 <__malloc_lock>:
 8006304:	4801      	ldr	r0, [pc, #4]	@ (800630c <__malloc_lock+0x8>)
 8006306:	f7ff bf01 	b.w	800610c <__retarget_lock_acquire_recursive>
 800630a:	bf00      	nop
 800630c:	20000b3c 	.word	0x20000b3c

08006310 <__malloc_unlock>:
 8006310:	4801      	ldr	r0, [pc, #4]	@ (8006318 <__malloc_unlock+0x8>)
 8006312:	f7ff befc 	b.w	800610e <__retarget_lock_release_recursive>
 8006316:	bf00      	nop
 8006318:	20000b3c 	.word	0x20000b3c

0800631c <__ssputs_r>:
 800631c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006320:	688e      	ldr	r6, [r1, #8]
 8006322:	461f      	mov	r7, r3
 8006324:	42be      	cmp	r6, r7
 8006326:	680b      	ldr	r3, [r1, #0]
 8006328:	4682      	mov	sl, r0
 800632a:	460c      	mov	r4, r1
 800632c:	4690      	mov	r8, r2
 800632e:	d82d      	bhi.n	800638c <__ssputs_r+0x70>
 8006330:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006334:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8006338:	d026      	beq.n	8006388 <__ssputs_r+0x6c>
 800633a:	6965      	ldr	r5, [r4, #20]
 800633c:	6909      	ldr	r1, [r1, #16]
 800633e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006342:	eba3 0901 	sub.w	r9, r3, r1
 8006346:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800634a:	1c7b      	adds	r3, r7, #1
 800634c:	444b      	add	r3, r9
 800634e:	106d      	asrs	r5, r5, #1
 8006350:	429d      	cmp	r5, r3
 8006352:	bf38      	it	cc
 8006354:	461d      	movcc	r5, r3
 8006356:	0553      	lsls	r3, r2, #21
 8006358:	d527      	bpl.n	80063aa <__ssputs_r+0x8e>
 800635a:	4629      	mov	r1, r5
 800635c:	f7ff ff52 	bl	8006204 <_malloc_r>
 8006360:	4606      	mov	r6, r0
 8006362:	b360      	cbz	r0, 80063be <__ssputs_r+0xa2>
 8006364:	6921      	ldr	r1, [r4, #16]
 8006366:	464a      	mov	r2, r9
 8006368:	f7ff fed2 	bl	8006110 <memcpy>
 800636c:	89a3      	ldrh	r3, [r4, #12]
 800636e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8006372:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006376:	81a3      	strh	r3, [r4, #12]
 8006378:	6126      	str	r6, [r4, #16]
 800637a:	6165      	str	r5, [r4, #20]
 800637c:	444e      	add	r6, r9
 800637e:	eba5 0509 	sub.w	r5, r5, r9
 8006382:	6026      	str	r6, [r4, #0]
 8006384:	60a5      	str	r5, [r4, #8]
 8006386:	463e      	mov	r6, r7
 8006388:	42be      	cmp	r6, r7
 800638a:	d900      	bls.n	800638e <__ssputs_r+0x72>
 800638c:	463e      	mov	r6, r7
 800638e:	6820      	ldr	r0, [r4, #0]
 8006390:	4632      	mov	r2, r6
 8006392:	4641      	mov	r1, r8
 8006394:	f000 faa6 	bl	80068e4 <memmove>
 8006398:	68a3      	ldr	r3, [r4, #8]
 800639a:	1b9b      	subs	r3, r3, r6
 800639c:	60a3      	str	r3, [r4, #8]
 800639e:	6823      	ldr	r3, [r4, #0]
 80063a0:	4433      	add	r3, r6
 80063a2:	6023      	str	r3, [r4, #0]
 80063a4:	2000      	movs	r0, #0
 80063a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80063aa:	462a      	mov	r2, r5
 80063ac:	f000 fac4 	bl	8006938 <_realloc_r>
 80063b0:	4606      	mov	r6, r0
 80063b2:	2800      	cmp	r0, #0
 80063b4:	d1e0      	bne.n	8006378 <__ssputs_r+0x5c>
 80063b6:	6921      	ldr	r1, [r4, #16]
 80063b8:	4650      	mov	r0, sl
 80063ba:	f7ff feb7 	bl	800612c <_free_r>
 80063be:	230c      	movs	r3, #12
 80063c0:	f8ca 3000 	str.w	r3, [sl]
 80063c4:	89a3      	ldrh	r3, [r4, #12]
 80063c6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80063ca:	81a3      	strh	r3, [r4, #12]
 80063cc:	f04f 30ff 	mov.w	r0, #4294967295
 80063d0:	e7e9      	b.n	80063a6 <__ssputs_r+0x8a>
	...

080063d4 <_svfiprintf_r>:
 80063d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80063d8:	4698      	mov	r8, r3
 80063da:	898b      	ldrh	r3, [r1, #12]
 80063dc:	061b      	lsls	r3, r3, #24
 80063de:	b09d      	sub	sp, #116	@ 0x74
 80063e0:	4607      	mov	r7, r0
 80063e2:	460d      	mov	r5, r1
 80063e4:	4614      	mov	r4, r2
 80063e6:	d510      	bpl.n	800640a <_svfiprintf_r+0x36>
 80063e8:	690b      	ldr	r3, [r1, #16]
 80063ea:	b973      	cbnz	r3, 800640a <_svfiprintf_r+0x36>
 80063ec:	2140      	movs	r1, #64	@ 0x40
 80063ee:	f7ff ff09 	bl	8006204 <_malloc_r>
 80063f2:	6028      	str	r0, [r5, #0]
 80063f4:	6128      	str	r0, [r5, #16]
 80063f6:	b930      	cbnz	r0, 8006406 <_svfiprintf_r+0x32>
 80063f8:	230c      	movs	r3, #12
 80063fa:	603b      	str	r3, [r7, #0]
 80063fc:	f04f 30ff 	mov.w	r0, #4294967295
 8006400:	b01d      	add	sp, #116	@ 0x74
 8006402:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006406:	2340      	movs	r3, #64	@ 0x40
 8006408:	616b      	str	r3, [r5, #20]
 800640a:	2300      	movs	r3, #0
 800640c:	9309      	str	r3, [sp, #36]	@ 0x24
 800640e:	2320      	movs	r3, #32
 8006410:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006414:	f8cd 800c 	str.w	r8, [sp, #12]
 8006418:	2330      	movs	r3, #48	@ 0x30
 800641a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80065b8 <_svfiprintf_r+0x1e4>
 800641e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006422:	f04f 0901 	mov.w	r9, #1
 8006426:	4623      	mov	r3, r4
 8006428:	469a      	mov	sl, r3
 800642a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800642e:	b10a      	cbz	r2, 8006434 <_svfiprintf_r+0x60>
 8006430:	2a25      	cmp	r2, #37	@ 0x25
 8006432:	d1f9      	bne.n	8006428 <_svfiprintf_r+0x54>
 8006434:	ebba 0b04 	subs.w	fp, sl, r4
 8006438:	d00b      	beq.n	8006452 <_svfiprintf_r+0x7e>
 800643a:	465b      	mov	r3, fp
 800643c:	4622      	mov	r2, r4
 800643e:	4629      	mov	r1, r5
 8006440:	4638      	mov	r0, r7
 8006442:	f7ff ff6b 	bl	800631c <__ssputs_r>
 8006446:	3001      	adds	r0, #1
 8006448:	f000 80a7 	beq.w	800659a <_svfiprintf_r+0x1c6>
 800644c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800644e:	445a      	add	r2, fp
 8006450:	9209      	str	r2, [sp, #36]	@ 0x24
 8006452:	f89a 3000 	ldrb.w	r3, [sl]
 8006456:	2b00      	cmp	r3, #0
 8006458:	f000 809f 	beq.w	800659a <_svfiprintf_r+0x1c6>
 800645c:	2300      	movs	r3, #0
 800645e:	f04f 32ff 	mov.w	r2, #4294967295
 8006462:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006466:	f10a 0a01 	add.w	sl, sl, #1
 800646a:	9304      	str	r3, [sp, #16]
 800646c:	9307      	str	r3, [sp, #28]
 800646e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006472:	931a      	str	r3, [sp, #104]	@ 0x68
 8006474:	4654      	mov	r4, sl
 8006476:	2205      	movs	r2, #5
 8006478:	f814 1b01 	ldrb.w	r1, [r4], #1
 800647c:	484e      	ldr	r0, [pc, #312]	@ (80065b8 <_svfiprintf_r+0x1e4>)
 800647e:	f7f9 feaf 	bl	80001e0 <memchr>
 8006482:	9a04      	ldr	r2, [sp, #16]
 8006484:	b9d8      	cbnz	r0, 80064be <_svfiprintf_r+0xea>
 8006486:	06d0      	lsls	r0, r2, #27
 8006488:	bf44      	itt	mi
 800648a:	2320      	movmi	r3, #32
 800648c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006490:	0711      	lsls	r1, r2, #28
 8006492:	bf44      	itt	mi
 8006494:	232b      	movmi	r3, #43	@ 0x2b
 8006496:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800649a:	f89a 3000 	ldrb.w	r3, [sl]
 800649e:	2b2a      	cmp	r3, #42	@ 0x2a
 80064a0:	d015      	beq.n	80064ce <_svfiprintf_r+0xfa>
 80064a2:	9a07      	ldr	r2, [sp, #28]
 80064a4:	4654      	mov	r4, sl
 80064a6:	2000      	movs	r0, #0
 80064a8:	f04f 0c0a 	mov.w	ip, #10
 80064ac:	4621      	mov	r1, r4
 80064ae:	f811 3b01 	ldrb.w	r3, [r1], #1
 80064b2:	3b30      	subs	r3, #48	@ 0x30
 80064b4:	2b09      	cmp	r3, #9
 80064b6:	d94b      	bls.n	8006550 <_svfiprintf_r+0x17c>
 80064b8:	b1b0      	cbz	r0, 80064e8 <_svfiprintf_r+0x114>
 80064ba:	9207      	str	r2, [sp, #28]
 80064bc:	e014      	b.n	80064e8 <_svfiprintf_r+0x114>
 80064be:	eba0 0308 	sub.w	r3, r0, r8
 80064c2:	fa09 f303 	lsl.w	r3, r9, r3
 80064c6:	4313      	orrs	r3, r2
 80064c8:	9304      	str	r3, [sp, #16]
 80064ca:	46a2      	mov	sl, r4
 80064cc:	e7d2      	b.n	8006474 <_svfiprintf_r+0xa0>
 80064ce:	9b03      	ldr	r3, [sp, #12]
 80064d0:	1d19      	adds	r1, r3, #4
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	9103      	str	r1, [sp, #12]
 80064d6:	2b00      	cmp	r3, #0
 80064d8:	bfbb      	ittet	lt
 80064da:	425b      	neglt	r3, r3
 80064dc:	f042 0202 	orrlt.w	r2, r2, #2
 80064e0:	9307      	strge	r3, [sp, #28]
 80064e2:	9307      	strlt	r3, [sp, #28]
 80064e4:	bfb8      	it	lt
 80064e6:	9204      	strlt	r2, [sp, #16]
 80064e8:	7823      	ldrb	r3, [r4, #0]
 80064ea:	2b2e      	cmp	r3, #46	@ 0x2e
 80064ec:	d10a      	bne.n	8006504 <_svfiprintf_r+0x130>
 80064ee:	7863      	ldrb	r3, [r4, #1]
 80064f0:	2b2a      	cmp	r3, #42	@ 0x2a
 80064f2:	d132      	bne.n	800655a <_svfiprintf_r+0x186>
 80064f4:	9b03      	ldr	r3, [sp, #12]
 80064f6:	1d1a      	adds	r2, r3, #4
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	9203      	str	r2, [sp, #12]
 80064fc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006500:	3402      	adds	r4, #2
 8006502:	9305      	str	r3, [sp, #20]
 8006504:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80065c8 <_svfiprintf_r+0x1f4>
 8006508:	7821      	ldrb	r1, [r4, #0]
 800650a:	2203      	movs	r2, #3
 800650c:	4650      	mov	r0, sl
 800650e:	f7f9 fe67 	bl	80001e0 <memchr>
 8006512:	b138      	cbz	r0, 8006524 <_svfiprintf_r+0x150>
 8006514:	9b04      	ldr	r3, [sp, #16]
 8006516:	eba0 000a 	sub.w	r0, r0, sl
 800651a:	2240      	movs	r2, #64	@ 0x40
 800651c:	4082      	lsls	r2, r0
 800651e:	4313      	orrs	r3, r2
 8006520:	3401      	adds	r4, #1
 8006522:	9304      	str	r3, [sp, #16]
 8006524:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006528:	4824      	ldr	r0, [pc, #144]	@ (80065bc <_svfiprintf_r+0x1e8>)
 800652a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800652e:	2206      	movs	r2, #6
 8006530:	f7f9 fe56 	bl	80001e0 <memchr>
 8006534:	2800      	cmp	r0, #0
 8006536:	d036      	beq.n	80065a6 <_svfiprintf_r+0x1d2>
 8006538:	4b21      	ldr	r3, [pc, #132]	@ (80065c0 <_svfiprintf_r+0x1ec>)
 800653a:	bb1b      	cbnz	r3, 8006584 <_svfiprintf_r+0x1b0>
 800653c:	9b03      	ldr	r3, [sp, #12]
 800653e:	3307      	adds	r3, #7
 8006540:	f023 0307 	bic.w	r3, r3, #7
 8006544:	3308      	adds	r3, #8
 8006546:	9303      	str	r3, [sp, #12]
 8006548:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800654a:	4433      	add	r3, r6
 800654c:	9309      	str	r3, [sp, #36]	@ 0x24
 800654e:	e76a      	b.n	8006426 <_svfiprintf_r+0x52>
 8006550:	fb0c 3202 	mla	r2, ip, r2, r3
 8006554:	460c      	mov	r4, r1
 8006556:	2001      	movs	r0, #1
 8006558:	e7a8      	b.n	80064ac <_svfiprintf_r+0xd8>
 800655a:	2300      	movs	r3, #0
 800655c:	3401      	adds	r4, #1
 800655e:	9305      	str	r3, [sp, #20]
 8006560:	4619      	mov	r1, r3
 8006562:	f04f 0c0a 	mov.w	ip, #10
 8006566:	4620      	mov	r0, r4
 8006568:	f810 2b01 	ldrb.w	r2, [r0], #1
 800656c:	3a30      	subs	r2, #48	@ 0x30
 800656e:	2a09      	cmp	r2, #9
 8006570:	d903      	bls.n	800657a <_svfiprintf_r+0x1a6>
 8006572:	2b00      	cmp	r3, #0
 8006574:	d0c6      	beq.n	8006504 <_svfiprintf_r+0x130>
 8006576:	9105      	str	r1, [sp, #20]
 8006578:	e7c4      	b.n	8006504 <_svfiprintf_r+0x130>
 800657a:	fb0c 2101 	mla	r1, ip, r1, r2
 800657e:	4604      	mov	r4, r0
 8006580:	2301      	movs	r3, #1
 8006582:	e7f0      	b.n	8006566 <_svfiprintf_r+0x192>
 8006584:	ab03      	add	r3, sp, #12
 8006586:	9300      	str	r3, [sp, #0]
 8006588:	462a      	mov	r2, r5
 800658a:	4b0e      	ldr	r3, [pc, #56]	@ (80065c4 <_svfiprintf_r+0x1f0>)
 800658c:	a904      	add	r1, sp, #16
 800658e:	4638      	mov	r0, r7
 8006590:	f3af 8000 	nop.w
 8006594:	1c42      	adds	r2, r0, #1
 8006596:	4606      	mov	r6, r0
 8006598:	d1d6      	bne.n	8006548 <_svfiprintf_r+0x174>
 800659a:	89ab      	ldrh	r3, [r5, #12]
 800659c:	065b      	lsls	r3, r3, #25
 800659e:	f53f af2d 	bmi.w	80063fc <_svfiprintf_r+0x28>
 80065a2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80065a4:	e72c      	b.n	8006400 <_svfiprintf_r+0x2c>
 80065a6:	ab03      	add	r3, sp, #12
 80065a8:	9300      	str	r3, [sp, #0]
 80065aa:	462a      	mov	r2, r5
 80065ac:	4b05      	ldr	r3, [pc, #20]	@ (80065c4 <_svfiprintf_r+0x1f0>)
 80065ae:	a904      	add	r1, sp, #16
 80065b0:	4638      	mov	r0, r7
 80065b2:	f000 f879 	bl	80066a8 <_printf_i>
 80065b6:	e7ed      	b.n	8006594 <_svfiprintf_r+0x1c0>
 80065b8:	08006f40 	.word	0x08006f40
 80065bc:	08006f4a 	.word	0x08006f4a
 80065c0:	00000000 	.word	0x00000000
 80065c4:	0800631d 	.word	0x0800631d
 80065c8:	08006f46 	.word	0x08006f46

080065cc <_printf_common>:
 80065cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80065d0:	4616      	mov	r6, r2
 80065d2:	4698      	mov	r8, r3
 80065d4:	688a      	ldr	r2, [r1, #8]
 80065d6:	690b      	ldr	r3, [r1, #16]
 80065d8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80065dc:	4293      	cmp	r3, r2
 80065de:	bfb8      	it	lt
 80065e0:	4613      	movlt	r3, r2
 80065e2:	6033      	str	r3, [r6, #0]
 80065e4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80065e8:	4607      	mov	r7, r0
 80065ea:	460c      	mov	r4, r1
 80065ec:	b10a      	cbz	r2, 80065f2 <_printf_common+0x26>
 80065ee:	3301      	adds	r3, #1
 80065f0:	6033      	str	r3, [r6, #0]
 80065f2:	6823      	ldr	r3, [r4, #0]
 80065f4:	0699      	lsls	r1, r3, #26
 80065f6:	bf42      	ittt	mi
 80065f8:	6833      	ldrmi	r3, [r6, #0]
 80065fa:	3302      	addmi	r3, #2
 80065fc:	6033      	strmi	r3, [r6, #0]
 80065fe:	6825      	ldr	r5, [r4, #0]
 8006600:	f015 0506 	ands.w	r5, r5, #6
 8006604:	d106      	bne.n	8006614 <_printf_common+0x48>
 8006606:	f104 0a19 	add.w	sl, r4, #25
 800660a:	68e3      	ldr	r3, [r4, #12]
 800660c:	6832      	ldr	r2, [r6, #0]
 800660e:	1a9b      	subs	r3, r3, r2
 8006610:	42ab      	cmp	r3, r5
 8006612:	dc26      	bgt.n	8006662 <_printf_common+0x96>
 8006614:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006618:	6822      	ldr	r2, [r4, #0]
 800661a:	3b00      	subs	r3, #0
 800661c:	bf18      	it	ne
 800661e:	2301      	movne	r3, #1
 8006620:	0692      	lsls	r2, r2, #26
 8006622:	d42b      	bmi.n	800667c <_printf_common+0xb0>
 8006624:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006628:	4641      	mov	r1, r8
 800662a:	4638      	mov	r0, r7
 800662c:	47c8      	blx	r9
 800662e:	3001      	adds	r0, #1
 8006630:	d01e      	beq.n	8006670 <_printf_common+0xa4>
 8006632:	6823      	ldr	r3, [r4, #0]
 8006634:	6922      	ldr	r2, [r4, #16]
 8006636:	f003 0306 	and.w	r3, r3, #6
 800663a:	2b04      	cmp	r3, #4
 800663c:	bf02      	ittt	eq
 800663e:	68e5      	ldreq	r5, [r4, #12]
 8006640:	6833      	ldreq	r3, [r6, #0]
 8006642:	1aed      	subeq	r5, r5, r3
 8006644:	68a3      	ldr	r3, [r4, #8]
 8006646:	bf0c      	ite	eq
 8006648:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800664c:	2500      	movne	r5, #0
 800664e:	4293      	cmp	r3, r2
 8006650:	bfc4      	itt	gt
 8006652:	1a9b      	subgt	r3, r3, r2
 8006654:	18ed      	addgt	r5, r5, r3
 8006656:	2600      	movs	r6, #0
 8006658:	341a      	adds	r4, #26
 800665a:	42b5      	cmp	r5, r6
 800665c:	d11a      	bne.n	8006694 <_printf_common+0xc8>
 800665e:	2000      	movs	r0, #0
 8006660:	e008      	b.n	8006674 <_printf_common+0xa8>
 8006662:	2301      	movs	r3, #1
 8006664:	4652      	mov	r2, sl
 8006666:	4641      	mov	r1, r8
 8006668:	4638      	mov	r0, r7
 800666a:	47c8      	blx	r9
 800666c:	3001      	adds	r0, #1
 800666e:	d103      	bne.n	8006678 <_printf_common+0xac>
 8006670:	f04f 30ff 	mov.w	r0, #4294967295
 8006674:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006678:	3501      	adds	r5, #1
 800667a:	e7c6      	b.n	800660a <_printf_common+0x3e>
 800667c:	18e1      	adds	r1, r4, r3
 800667e:	1c5a      	adds	r2, r3, #1
 8006680:	2030      	movs	r0, #48	@ 0x30
 8006682:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006686:	4422      	add	r2, r4
 8006688:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800668c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006690:	3302      	adds	r3, #2
 8006692:	e7c7      	b.n	8006624 <_printf_common+0x58>
 8006694:	2301      	movs	r3, #1
 8006696:	4622      	mov	r2, r4
 8006698:	4641      	mov	r1, r8
 800669a:	4638      	mov	r0, r7
 800669c:	47c8      	blx	r9
 800669e:	3001      	adds	r0, #1
 80066a0:	d0e6      	beq.n	8006670 <_printf_common+0xa4>
 80066a2:	3601      	adds	r6, #1
 80066a4:	e7d9      	b.n	800665a <_printf_common+0x8e>
	...

080066a8 <_printf_i>:
 80066a8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80066ac:	7e0f      	ldrb	r7, [r1, #24]
 80066ae:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80066b0:	2f78      	cmp	r7, #120	@ 0x78
 80066b2:	4691      	mov	r9, r2
 80066b4:	4680      	mov	r8, r0
 80066b6:	460c      	mov	r4, r1
 80066b8:	469a      	mov	sl, r3
 80066ba:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80066be:	d807      	bhi.n	80066d0 <_printf_i+0x28>
 80066c0:	2f62      	cmp	r7, #98	@ 0x62
 80066c2:	d80a      	bhi.n	80066da <_printf_i+0x32>
 80066c4:	2f00      	cmp	r7, #0
 80066c6:	f000 80d1 	beq.w	800686c <_printf_i+0x1c4>
 80066ca:	2f58      	cmp	r7, #88	@ 0x58
 80066cc:	f000 80b8 	beq.w	8006840 <_printf_i+0x198>
 80066d0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80066d4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80066d8:	e03a      	b.n	8006750 <_printf_i+0xa8>
 80066da:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80066de:	2b15      	cmp	r3, #21
 80066e0:	d8f6      	bhi.n	80066d0 <_printf_i+0x28>
 80066e2:	a101      	add	r1, pc, #4	@ (adr r1, 80066e8 <_printf_i+0x40>)
 80066e4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80066e8:	08006741 	.word	0x08006741
 80066ec:	08006755 	.word	0x08006755
 80066f0:	080066d1 	.word	0x080066d1
 80066f4:	080066d1 	.word	0x080066d1
 80066f8:	080066d1 	.word	0x080066d1
 80066fc:	080066d1 	.word	0x080066d1
 8006700:	08006755 	.word	0x08006755
 8006704:	080066d1 	.word	0x080066d1
 8006708:	080066d1 	.word	0x080066d1
 800670c:	080066d1 	.word	0x080066d1
 8006710:	080066d1 	.word	0x080066d1
 8006714:	08006853 	.word	0x08006853
 8006718:	0800677f 	.word	0x0800677f
 800671c:	0800680d 	.word	0x0800680d
 8006720:	080066d1 	.word	0x080066d1
 8006724:	080066d1 	.word	0x080066d1
 8006728:	08006875 	.word	0x08006875
 800672c:	080066d1 	.word	0x080066d1
 8006730:	0800677f 	.word	0x0800677f
 8006734:	080066d1 	.word	0x080066d1
 8006738:	080066d1 	.word	0x080066d1
 800673c:	08006815 	.word	0x08006815
 8006740:	6833      	ldr	r3, [r6, #0]
 8006742:	1d1a      	adds	r2, r3, #4
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	6032      	str	r2, [r6, #0]
 8006748:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800674c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006750:	2301      	movs	r3, #1
 8006752:	e09c      	b.n	800688e <_printf_i+0x1e6>
 8006754:	6833      	ldr	r3, [r6, #0]
 8006756:	6820      	ldr	r0, [r4, #0]
 8006758:	1d19      	adds	r1, r3, #4
 800675a:	6031      	str	r1, [r6, #0]
 800675c:	0606      	lsls	r6, r0, #24
 800675e:	d501      	bpl.n	8006764 <_printf_i+0xbc>
 8006760:	681d      	ldr	r5, [r3, #0]
 8006762:	e003      	b.n	800676c <_printf_i+0xc4>
 8006764:	0645      	lsls	r5, r0, #25
 8006766:	d5fb      	bpl.n	8006760 <_printf_i+0xb8>
 8006768:	f9b3 5000 	ldrsh.w	r5, [r3]
 800676c:	2d00      	cmp	r5, #0
 800676e:	da03      	bge.n	8006778 <_printf_i+0xd0>
 8006770:	232d      	movs	r3, #45	@ 0x2d
 8006772:	426d      	negs	r5, r5
 8006774:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006778:	4858      	ldr	r0, [pc, #352]	@ (80068dc <_printf_i+0x234>)
 800677a:	230a      	movs	r3, #10
 800677c:	e011      	b.n	80067a2 <_printf_i+0xfa>
 800677e:	6821      	ldr	r1, [r4, #0]
 8006780:	6833      	ldr	r3, [r6, #0]
 8006782:	0608      	lsls	r0, r1, #24
 8006784:	f853 5b04 	ldr.w	r5, [r3], #4
 8006788:	d402      	bmi.n	8006790 <_printf_i+0xe8>
 800678a:	0649      	lsls	r1, r1, #25
 800678c:	bf48      	it	mi
 800678e:	b2ad      	uxthmi	r5, r5
 8006790:	2f6f      	cmp	r7, #111	@ 0x6f
 8006792:	4852      	ldr	r0, [pc, #328]	@ (80068dc <_printf_i+0x234>)
 8006794:	6033      	str	r3, [r6, #0]
 8006796:	bf14      	ite	ne
 8006798:	230a      	movne	r3, #10
 800679a:	2308      	moveq	r3, #8
 800679c:	2100      	movs	r1, #0
 800679e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80067a2:	6866      	ldr	r6, [r4, #4]
 80067a4:	60a6      	str	r6, [r4, #8]
 80067a6:	2e00      	cmp	r6, #0
 80067a8:	db05      	blt.n	80067b6 <_printf_i+0x10e>
 80067aa:	6821      	ldr	r1, [r4, #0]
 80067ac:	432e      	orrs	r6, r5
 80067ae:	f021 0104 	bic.w	r1, r1, #4
 80067b2:	6021      	str	r1, [r4, #0]
 80067b4:	d04b      	beq.n	800684e <_printf_i+0x1a6>
 80067b6:	4616      	mov	r6, r2
 80067b8:	fbb5 f1f3 	udiv	r1, r5, r3
 80067bc:	fb03 5711 	mls	r7, r3, r1, r5
 80067c0:	5dc7      	ldrb	r7, [r0, r7]
 80067c2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80067c6:	462f      	mov	r7, r5
 80067c8:	42bb      	cmp	r3, r7
 80067ca:	460d      	mov	r5, r1
 80067cc:	d9f4      	bls.n	80067b8 <_printf_i+0x110>
 80067ce:	2b08      	cmp	r3, #8
 80067d0:	d10b      	bne.n	80067ea <_printf_i+0x142>
 80067d2:	6823      	ldr	r3, [r4, #0]
 80067d4:	07df      	lsls	r7, r3, #31
 80067d6:	d508      	bpl.n	80067ea <_printf_i+0x142>
 80067d8:	6923      	ldr	r3, [r4, #16]
 80067da:	6861      	ldr	r1, [r4, #4]
 80067dc:	4299      	cmp	r1, r3
 80067de:	bfde      	ittt	le
 80067e0:	2330      	movle	r3, #48	@ 0x30
 80067e2:	f806 3c01 	strble.w	r3, [r6, #-1]
 80067e6:	f106 36ff 	addle.w	r6, r6, #4294967295
 80067ea:	1b92      	subs	r2, r2, r6
 80067ec:	6122      	str	r2, [r4, #16]
 80067ee:	f8cd a000 	str.w	sl, [sp]
 80067f2:	464b      	mov	r3, r9
 80067f4:	aa03      	add	r2, sp, #12
 80067f6:	4621      	mov	r1, r4
 80067f8:	4640      	mov	r0, r8
 80067fa:	f7ff fee7 	bl	80065cc <_printf_common>
 80067fe:	3001      	adds	r0, #1
 8006800:	d14a      	bne.n	8006898 <_printf_i+0x1f0>
 8006802:	f04f 30ff 	mov.w	r0, #4294967295
 8006806:	b004      	add	sp, #16
 8006808:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800680c:	6823      	ldr	r3, [r4, #0]
 800680e:	f043 0320 	orr.w	r3, r3, #32
 8006812:	6023      	str	r3, [r4, #0]
 8006814:	4832      	ldr	r0, [pc, #200]	@ (80068e0 <_printf_i+0x238>)
 8006816:	2778      	movs	r7, #120	@ 0x78
 8006818:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800681c:	6823      	ldr	r3, [r4, #0]
 800681e:	6831      	ldr	r1, [r6, #0]
 8006820:	061f      	lsls	r7, r3, #24
 8006822:	f851 5b04 	ldr.w	r5, [r1], #4
 8006826:	d402      	bmi.n	800682e <_printf_i+0x186>
 8006828:	065f      	lsls	r7, r3, #25
 800682a:	bf48      	it	mi
 800682c:	b2ad      	uxthmi	r5, r5
 800682e:	6031      	str	r1, [r6, #0]
 8006830:	07d9      	lsls	r1, r3, #31
 8006832:	bf44      	itt	mi
 8006834:	f043 0320 	orrmi.w	r3, r3, #32
 8006838:	6023      	strmi	r3, [r4, #0]
 800683a:	b11d      	cbz	r5, 8006844 <_printf_i+0x19c>
 800683c:	2310      	movs	r3, #16
 800683e:	e7ad      	b.n	800679c <_printf_i+0xf4>
 8006840:	4826      	ldr	r0, [pc, #152]	@ (80068dc <_printf_i+0x234>)
 8006842:	e7e9      	b.n	8006818 <_printf_i+0x170>
 8006844:	6823      	ldr	r3, [r4, #0]
 8006846:	f023 0320 	bic.w	r3, r3, #32
 800684a:	6023      	str	r3, [r4, #0]
 800684c:	e7f6      	b.n	800683c <_printf_i+0x194>
 800684e:	4616      	mov	r6, r2
 8006850:	e7bd      	b.n	80067ce <_printf_i+0x126>
 8006852:	6833      	ldr	r3, [r6, #0]
 8006854:	6825      	ldr	r5, [r4, #0]
 8006856:	6961      	ldr	r1, [r4, #20]
 8006858:	1d18      	adds	r0, r3, #4
 800685a:	6030      	str	r0, [r6, #0]
 800685c:	062e      	lsls	r6, r5, #24
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	d501      	bpl.n	8006866 <_printf_i+0x1be>
 8006862:	6019      	str	r1, [r3, #0]
 8006864:	e002      	b.n	800686c <_printf_i+0x1c4>
 8006866:	0668      	lsls	r0, r5, #25
 8006868:	d5fb      	bpl.n	8006862 <_printf_i+0x1ba>
 800686a:	8019      	strh	r1, [r3, #0]
 800686c:	2300      	movs	r3, #0
 800686e:	6123      	str	r3, [r4, #16]
 8006870:	4616      	mov	r6, r2
 8006872:	e7bc      	b.n	80067ee <_printf_i+0x146>
 8006874:	6833      	ldr	r3, [r6, #0]
 8006876:	1d1a      	adds	r2, r3, #4
 8006878:	6032      	str	r2, [r6, #0]
 800687a:	681e      	ldr	r6, [r3, #0]
 800687c:	6862      	ldr	r2, [r4, #4]
 800687e:	2100      	movs	r1, #0
 8006880:	4630      	mov	r0, r6
 8006882:	f7f9 fcad 	bl	80001e0 <memchr>
 8006886:	b108      	cbz	r0, 800688c <_printf_i+0x1e4>
 8006888:	1b80      	subs	r0, r0, r6
 800688a:	6060      	str	r0, [r4, #4]
 800688c:	6863      	ldr	r3, [r4, #4]
 800688e:	6123      	str	r3, [r4, #16]
 8006890:	2300      	movs	r3, #0
 8006892:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006896:	e7aa      	b.n	80067ee <_printf_i+0x146>
 8006898:	6923      	ldr	r3, [r4, #16]
 800689a:	4632      	mov	r2, r6
 800689c:	4649      	mov	r1, r9
 800689e:	4640      	mov	r0, r8
 80068a0:	47d0      	blx	sl
 80068a2:	3001      	adds	r0, #1
 80068a4:	d0ad      	beq.n	8006802 <_printf_i+0x15a>
 80068a6:	6823      	ldr	r3, [r4, #0]
 80068a8:	079b      	lsls	r3, r3, #30
 80068aa:	d413      	bmi.n	80068d4 <_printf_i+0x22c>
 80068ac:	68e0      	ldr	r0, [r4, #12]
 80068ae:	9b03      	ldr	r3, [sp, #12]
 80068b0:	4298      	cmp	r0, r3
 80068b2:	bfb8      	it	lt
 80068b4:	4618      	movlt	r0, r3
 80068b6:	e7a6      	b.n	8006806 <_printf_i+0x15e>
 80068b8:	2301      	movs	r3, #1
 80068ba:	4632      	mov	r2, r6
 80068bc:	4649      	mov	r1, r9
 80068be:	4640      	mov	r0, r8
 80068c0:	47d0      	blx	sl
 80068c2:	3001      	adds	r0, #1
 80068c4:	d09d      	beq.n	8006802 <_printf_i+0x15a>
 80068c6:	3501      	adds	r5, #1
 80068c8:	68e3      	ldr	r3, [r4, #12]
 80068ca:	9903      	ldr	r1, [sp, #12]
 80068cc:	1a5b      	subs	r3, r3, r1
 80068ce:	42ab      	cmp	r3, r5
 80068d0:	dcf2      	bgt.n	80068b8 <_printf_i+0x210>
 80068d2:	e7eb      	b.n	80068ac <_printf_i+0x204>
 80068d4:	2500      	movs	r5, #0
 80068d6:	f104 0619 	add.w	r6, r4, #25
 80068da:	e7f5      	b.n	80068c8 <_printf_i+0x220>
 80068dc:	08006f51 	.word	0x08006f51
 80068e0:	08006f62 	.word	0x08006f62

080068e4 <memmove>:
 80068e4:	4288      	cmp	r0, r1
 80068e6:	b510      	push	{r4, lr}
 80068e8:	eb01 0402 	add.w	r4, r1, r2
 80068ec:	d902      	bls.n	80068f4 <memmove+0x10>
 80068ee:	4284      	cmp	r4, r0
 80068f0:	4623      	mov	r3, r4
 80068f2:	d807      	bhi.n	8006904 <memmove+0x20>
 80068f4:	1e43      	subs	r3, r0, #1
 80068f6:	42a1      	cmp	r1, r4
 80068f8:	d008      	beq.n	800690c <memmove+0x28>
 80068fa:	f811 2b01 	ldrb.w	r2, [r1], #1
 80068fe:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006902:	e7f8      	b.n	80068f6 <memmove+0x12>
 8006904:	4402      	add	r2, r0
 8006906:	4601      	mov	r1, r0
 8006908:	428a      	cmp	r2, r1
 800690a:	d100      	bne.n	800690e <memmove+0x2a>
 800690c:	bd10      	pop	{r4, pc}
 800690e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006912:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006916:	e7f7      	b.n	8006908 <memmove+0x24>

08006918 <_sbrk_r>:
 8006918:	b538      	push	{r3, r4, r5, lr}
 800691a:	4d06      	ldr	r5, [pc, #24]	@ (8006934 <_sbrk_r+0x1c>)
 800691c:	2300      	movs	r3, #0
 800691e:	4604      	mov	r4, r0
 8006920:	4608      	mov	r0, r1
 8006922:	602b      	str	r3, [r5, #0]
 8006924:	f7ff fa9a 	bl	8005e5c <_sbrk>
 8006928:	1c43      	adds	r3, r0, #1
 800692a:	d102      	bne.n	8006932 <_sbrk_r+0x1a>
 800692c:	682b      	ldr	r3, [r5, #0]
 800692e:	b103      	cbz	r3, 8006932 <_sbrk_r+0x1a>
 8006930:	6023      	str	r3, [r4, #0]
 8006932:	bd38      	pop	{r3, r4, r5, pc}
 8006934:	20000b38 	.word	0x20000b38

08006938 <_realloc_r>:
 8006938:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800693c:	4607      	mov	r7, r0
 800693e:	4614      	mov	r4, r2
 8006940:	460d      	mov	r5, r1
 8006942:	b921      	cbnz	r1, 800694e <_realloc_r+0x16>
 8006944:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006948:	4611      	mov	r1, r2
 800694a:	f7ff bc5b 	b.w	8006204 <_malloc_r>
 800694e:	b92a      	cbnz	r2, 800695c <_realloc_r+0x24>
 8006950:	f7ff fbec 	bl	800612c <_free_r>
 8006954:	4625      	mov	r5, r4
 8006956:	4628      	mov	r0, r5
 8006958:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800695c:	f000 f81a 	bl	8006994 <_malloc_usable_size_r>
 8006960:	4284      	cmp	r4, r0
 8006962:	4606      	mov	r6, r0
 8006964:	d802      	bhi.n	800696c <_realloc_r+0x34>
 8006966:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800696a:	d8f4      	bhi.n	8006956 <_realloc_r+0x1e>
 800696c:	4621      	mov	r1, r4
 800696e:	4638      	mov	r0, r7
 8006970:	f7ff fc48 	bl	8006204 <_malloc_r>
 8006974:	4680      	mov	r8, r0
 8006976:	b908      	cbnz	r0, 800697c <_realloc_r+0x44>
 8006978:	4645      	mov	r5, r8
 800697a:	e7ec      	b.n	8006956 <_realloc_r+0x1e>
 800697c:	42b4      	cmp	r4, r6
 800697e:	4622      	mov	r2, r4
 8006980:	4629      	mov	r1, r5
 8006982:	bf28      	it	cs
 8006984:	4632      	movcs	r2, r6
 8006986:	f7ff fbc3 	bl	8006110 <memcpy>
 800698a:	4629      	mov	r1, r5
 800698c:	4638      	mov	r0, r7
 800698e:	f7ff fbcd 	bl	800612c <_free_r>
 8006992:	e7f1      	b.n	8006978 <_realloc_r+0x40>

08006994 <_malloc_usable_size_r>:
 8006994:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006998:	1f18      	subs	r0, r3, #4
 800699a:	2b00      	cmp	r3, #0
 800699c:	bfbc      	itt	lt
 800699e:	580b      	ldrlt	r3, [r1, r0]
 80069a0:	18c0      	addlt	r0, r0, r3
 80069a2:	4770      	bx	lr
 80069a4:	0000      	movs	r0, r0
	...

080069a8 <ceil>:
 80069a8:	ec51 0b10 	vmov	r0, r1, d0
 80069ac:	f3c1 530a 	ubfx	r3, r1, #20, #11
 80069b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80069b4:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 80069b8:	2e13      	cmp	r6, #19
 80069ba:	460c      	mov	r4, r1
 80069bc:	4605      	mov	r5, r0
 80069be:	4680      	mov	r8, r0
 80069c0:	dc2e      	bgt.n	8006a20 <ceil+0x78>
 80069c2:	2e00      	cmp	r6, #0
 80069c4:	da11      	bge.n	80069ea <ceil+0x42>
 80069c6:	a332      	add	r3, pc, #200	@ (adr r3, 8006a90 <ceil+0xe8>)
 80069c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80069cc:	f7f9 fc5e 	bl	800028c <__adddf3>
 80069d0:	2200      	movs	r2, #0
 80069d2:	2300      	movs	r3, #0
 80069d4:	f7fa f8a0 	bl	8000b18 <__aeabi_dcmpgt>
 80069d8:	b120      	cbz	r0, 80069e4 <ceil+0x3c>
 80069da:	2c00      	cmp	r4, #0
 80069dc:	db4f      	blt.n	8006a7e <ceil+0xd6>
 80069de:	4325      	orrs	r5, r4
 80069e0:	d151      	bne.n	8006a86 <ceil+0xde>
 80069e2:	462c      	mov	r4, r5
 80069e4:	4621      	mov	r1, r4
 80069e6:	4628      	mov	r0, r5
 80069e8:	e023      	b.n	8006a32 <ceil+0x8a>
 80069ea:	4f2b      	ldr	r7, [pc, #172]	@ (8006a98 <ceil+0xf0>)
 80069ec:	4137      	asrs	r7, r6
 80069ee:	ea01 0307 	and.w	r3, r1, r7
 80069f2:	4303      	orrs	r3, r0
 80069f4:	d01d      	beq.n	8006a32 <ceil+0x8a>
 80069f6:	a326      	add	r3, pc, #152	@ (adr r3, 8006a90 <ceil+0xe8>)
 80069f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80069fc:	f7f9 fc46 	bl	800028c <__adddf3>
 8006a00:	2200      	movs	r2, #0
 8006a02:	2300      	movs	r3, #0
 8006a04:	f7fa f888 	bl	8000b18 <__aeabi_dcmpgt>
 8006a08:	2800      	cmp	r0, #0
 8006a0a:	d0eb      	beq.n	80069e4 <ceil+0x3c>
 8006a0c:	2c00      	cmp	r4, #0
 8006a0e:	bfc2      	ittt	gt
 8006a10:	f44f 1380 	movgt.w	r3, #1048576	@ 0x100000
 8006a14:	4133      	asrgt	r3, r6
 8006a16:	18e4      	addgt	r4, r4, r3
 8006a18:	ea24 0407 	bic.w	r4, r4, r7
 8006a1c:	2500      	movs	r5, #0
 8006a1e:	e7e1      	b.n	80069e4 <ceil+0x3c>
 8006a20:	2e33      	cmp	r6, #51	@ 0x33
 8006a22:	dd0a      	ble.n	8006a3a <ceil+0x92>
 8006a24:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 8006a28:	d103      	bne.n	8006a32 <ceil+0x8a>
 8006a2a:	4602      	mov	r2, r0
 8006a2c:	460b      	mov	r3, r1
 8006a2e:	f7f9 fc2d 	bl	800028c <__adddf3>
 8006a32:	ec41 0b10 	vmov	d0, r0, r1
 8006a36:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006a3a:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 8006a3e:	f04f 37ff 	mov.w	r7, #4294967295
 8006a42:	40df      	lsrs	r7, r3
 8006a44:	4238      	tst	r0, r7
 8006a46:	d0f4      	beq.n	8006a32 <ceil+0x8a>
 8006a48:	a311      	add	r3, pc, #68	@ (adr r3, 8006a90 <ceil+0xe8>)
 8006a4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a4e:	f7f9 fc1d 	bl	800028c <__adddf3>
 8006a52:	2200      	movs	r2, #0
 8006a54:	2300      	movs	r3, #0
 8006a56:	f7fa f85f 	bl	8000b18 <__aeabi_dcmpgt>
 8006a5a:	2800      	cmp	r0, #0
 8006a5c:	d0c2      	beq.n	80069e4 <ceil+0x3c>
 8006a5e:	2c00      	cmp	r4, #0
 8006a60:	dd0a      	ble.n	8006a78 <ceil+0xd0>
 8006a62:	2e14      	cmp	r6, #20
 8006a64:	d101      	bne.n	8006a6a <ceil+0xc2>
 8006a66:	3401      	adds	r4, #1
 8006a68:	e006      	b.n	8006a78 <ceil+0xd0>
 8006a6a:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 8006a6e:	2301      	movs	r3, #1
 8006a70:	40b3      	lsls	r3, r6
 8006a72:	441d      	add	r5, r3
 8006a74:	45a8      	cmp	r8, r5
 8006a76:	d8f6      	bhi.n	8006a66 <ceil+0xbe>
 8006a78:	ea25 0507 	bic.w	r5, r5, r7
 8006a7c:	e7b2      	b.n	80069e4 <ceil+0x3c>
 8006a7e:	2500      	movs	r5, #0
 8006a80:	f04f 4400 	mov.w	r4, #2147483648	@ 0x80000000
 8006a84:	e7ae      	b.n	80069e4 <ceil+0x3c>
 8006a86:	4c05      	ldr	r4, [pc, #20]	@ (8006a9c <ceil+0xf4>)
 8006a88:	2500      	movs	r5, #0
 8006a8a:	e7ab      	b.n	80069e4 <ceil+0x3c>
 8006a8c:	f3af 8000 	nop.w
 8006a90:	8800759c 	.word	0x8800759c
 8006a94:	7e37e43c 	.word	0x7e37e43c
 8006a98:	000fffff 	.word	0x000fffff
 8006a9c:	3ff00000 	.word	0x3ff00000

08006aa0 <_init>:
 8006aa0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006aa2:	bf00      	nop
 8006aa4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006aa6:	bc08      	pop	{r3}
 8006aa8:	469e      	mov	lr, r3
 8006aaa:	4770      	bx	lr

08006aac <_fini>:
 8006aac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006aae:	bf00      	nop
 8006ab0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006ab2:	bc08      	pop	{r3}
 8006ab4:	469e      	mov	lr, r3
 8006ab6:	4770      	bx	lr
