<stg><name>insertChecksum</name>


<trans_list>

<trans id="134" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %checksumStreams_V_V_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %checksumStreams_V_V_1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %dataOut_internal, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %dataOut_internal, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %dataOut_internal, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %dataStreams_V_data_V_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %dataStreams_V_data_V_1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %dataStreams_V_keep_V_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %dataStreams_V_keep_V_1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %dataStreams_V_last_V_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %dataStreams_V_last_V_1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %dataOut_internal, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:12 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="16" op_0_bw="16">
<![CDATA[
entry:13 %ic_wordCount_V_load = load i16 %ic_wordCount_V

]]></Node>
<StgValue><ssdm name="ic_wordCount_V_load"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1">
<![CDATA[
entry:14 %streamSource_V_1_load = load i1 %streamSource_V_1

]]></Node>
<StgValue><ssdm name="streamSource_V_1_load"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
entry:15 %switch_ln372 = switch i16 %ic_wordCount_V_load, void, i16 0, void %.split3.0.i, i16 2, void

]]></Node>
<StgValue><ssdm name="switch_ln372"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ic_wordCount_V_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0 %br_ln136 = br i1 %streamSource_V_1_load, void %branch4.i, void %branch5.i

]]></Node>
<StgValue><ssdm name="br_ln136"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ic_wordCount_V_load" val="2"/>
<literal name="streamSource_V_1_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="8" op_3_bw="1" op_4_bw="32">
<![CDATA[
branch4.i:0 %tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i64P0A.i8P0A.i1P0A, i64 %dataStreams_V_data_V_0, i8 %dataStreams_V_keep_V_0, i1 %dataStreams_V_last_V_0, i32 1

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ic_wordCount_V_load" val="2"/>
<literal name="streamSource_V_1_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0">
<![CDATA[
branch4.i:1 %br_ln136 = br void

]]></Node>
<StgValue><ssdm name="br_ln136"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ic_wordCount_V_load" val="2"/>
<literal name="streamSource_V_1_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="8" op_3_bw="1" op_4_bw="32">
<![CDATA[
branch5.i:0 %tmp_1_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i64P0A.i8P0A.i1P0A, i64 %dataStreams_V_data_V_1, i8 %dataStreams_V_keep_V_1, i1 %dataStreams_V_last_V_1, i32 1

]]></Node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ic_wordCount_V_load" val="2"/>
<literal name="streamSource_V_1_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0">
<![CDATA[
branch5.i:1 %br_ln136 = br void

]]></Node>
<StgValue><ssdm name="br_ln136"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ic_wordCount_V_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:0 %phi_ln136_1 = phi i1 %tmp_i, void %branch4.i, i1 %tmp_1_i, void %branch5.i

]]></Node>
<StgValue><ssdm name="phi_ln136_1"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ic_wordCount_V_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln389 = br i1 %phi_ln136_1, void %insertChecksum.exit, void

]]></Node>
<StgValue><ssdm name="br_ln389"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ic_wordCount_V_load" val="2"/>
<literal name="phi_ln136_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0 %br_ln136 = br i1 %streamSource_V_1_load, void %branch12.i, void %branch13.i

]]></Node>
<StgValue><ssdm name="br_ln136"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ic_wordCount_V_load" val="2"/>
<literal name="streamSource_V_1_load" val="0"/>
<literal name="phi_ln136_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
branch12.i:0 %tmp_2_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i16P0A, i16 %checksumStreams_V_V_0, i32 1

]]></Node>
<StgValue><ssdm name="tmp_2_i"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ic_wordCount_V_load" val="2"/>
<literal name="streamSource_V_1_load" val="0"/>
<literal name="phi_ln136_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0">
<![CDATA[
branch12.i:1 %br_ln136 = br void

]]></Node>
<StgValue><ssdm name="br_ln136"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ic_wordCount_V_load" val="2"/>
<literal name="streamSource_V_1_load" val="1"/>
<literal name="phi_ln136_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
branch13.i:0 %tmp_3_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i16P0A, i16 %checksumStreams_V_V_1, i32 1

]]></Node>
<StgValue><ssdm name="tmp_3_i"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ic_wordCount_V_load" val="2"/>
<literal name="streamSource_V_1_load" val="1"/>
<literal name="phi_ln136_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0">
<![CDATA[
branch13.i:1 %br_ln136 = br void

]]></Node>
<StgValue><ssdm name="br_ln136"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ic_wordCount_V_load" val="2"/>
<literal name="phi_ln136_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:0 %phi_ln136_2 = phi i1 %tmp_2_i, void %branch12.i, i1 %tmp_3_i, void %branch13.i

]]></Node>
<StgValue><ssdm name="phi_ln136_2"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ic_wordCount_V_load" val="2"/>
<literal name="phi_ln136_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln389 = br i1 %phi_ln136_2, void %insertChecksum.exit, void

]]></Node>
<StgValue><ssdm name="br_ln389"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ic_wordCount_V_load" val="2"/>
<literal name="phi_ln136_1" val="1"/>
<literal name="phi_ln136_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0 %br_ln145 = br i1 %streamSource_V_1_load, void %branch2.i, void %branch3.i

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ic_wordCount_V_load" val="2"/>
<literal name="streamSource_V_1_load" val="0"/>
<literal name="phi_ln136_1" val="1"/>
<literal name="phi_ln136_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="73" op_0_bw="73" op_1_bw="64" op_2_bw="8" op_3_bw="1" op_4_bw="0">
<![CDATA[
branch2.i:0 %empty_38 = read i73 @_ssdm_op_Read.ap_fifo.volatile.i64P0A.i8P0A.i1P0A, i64 %dataStreams_V_data_V_0, i8 %dataStreams_V_keep_V_0, i1 %dataStreams_V_last_V_0

]]></Node>
<StgValue><ssdm name="empty_38"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ic_wordCount_V_load" val="2"/>
<literal name="streamSource_V_1_load" val="0"/>
<literal name="phi_ln136_1" val="1"/>
<literal name="phi_ln136_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="73">
<![CDATA[
branch2.i:1 %dataStreams_V_data_V_0_val3 = extractvalue i73 %empty_38

]]></Node>
<StgValue><ssdm name="dataStreams_V_data_V_0_val3"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ic_wordCount_V_load" val="2"/>
<literal name="streamSource_V_1_load" val="0"/>
<literal name="phi_ln136_1" val="1"/>
<literal name="phi_ln136_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="73">
<![CDATA[
branch2.i:2 %dataStreams_V_keep_V_0_val4 = extractvalue i73 %empty_38

]]></Node>
<StgValue><ssdm name="dataStreams_V_keep_V_0_val4"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ic_wordCount_V_load" val="2"/>
<literal name="streamSource_V_1_load" val="0"/>
<literal name="phi_ln136_1" val="1"/>
<literal name="phi_ln136_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="73">
<![CDATA[
branch2.i:3 %dataStreams_V_last_V_0_val5 = extractvalue i73 %empty_38

]]></Node>
<StgValue><ssdm name="dataStreams_V_last_V_0_val5"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ic_wordCount_V_load" val="2"/>
<literal name="streamSource_V_1_load" val="0"/>
<literal name="phi_ln136_1" val="1"/>
<literal name="phi_ln136_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0">
<![CDATA[
branch2.i:4 %br_ln145 = br void

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ic_wordCount_V_load" val="2"/>
<literal name="streamSource_V_1_load" val="1"/>
<literal name="phi_ln136_1" val="1"/>
<literal name="phi_ln136_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="73" op_0_bw="73" op_1_bw="64" op_2_bw="8" op_3_bw="1" op_4_bw="0">
<![CDATA[
branch3.i:0 %empty_39 = read i73 @_ssdm_op_Read.ap_fifo.volatile.i64P0A.i8P0A.i1P0A, i64 %dataStreams_V_data_V_1, i8 %dataStreams_V_keep_V_1, i1 %dataStreams_V_last_V_1

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ic_wordCount_V_load" val="2"/>
<literal name="streamSource_V_1_load" val="1"/>
<literal name="phi_ln136_1" val="1"/>
<literal name="phi_ln136_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="73">
<![CDATA[
branch3.i:1 %dataStreams_V_data_V_1_val6 = extractvalue i73 %empty_39

]]></Node>
<StgValue><ssdm name="dataStreams_V_data_V_1_val6"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ic_wordCount_V_load" val="2"/>
<literal name="streamSource_V_1_load" val="1"/>
<literal name="phi_ln136_1" val="1"/>
<literal name="phi_ln136_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="73">
<![CDATA[
branch3.i:2 %dataStreams_V_keep_V_1_val7 = extractvalue i73 %empty_39

]]></Node>
<StgValue><ssdm name="dataStreams_V_keep_V_1_val7"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ic_wordCount_V_load" val="2"/>
<literal name="streamSource_V_1_load" val="1"/>
<literal name="phi_ln136_1" val="1"/>
<literal name="phi_ln136_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="73">
<![CDATA[
branch3.i:3 %dataStreams_V_last_V_1_val8 = extractvalue i73 %empty_39

]]></Node>
<StgValue><ssdm name="dataStreams_V_last_V_1_val8"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ic_wordCount_V_load" val="2"/>
<literal name="streamSource_V_1_load" val="1"/>
<literal name="phi_ln136_1" val="1"/>
<literal name="phi_ln136_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0">
<![CDATA[
branch3.i:4 %br_ln145 = br void

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ic_wordCount_V_load" val="2"/>
<literal name="phi_ln136_1" val="1"/>
<literal name="phi_ln136_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3 %br_ln145 = br i1 %streamSource_V_1_load, void %branch10.i, void %branch11.i

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ic_wordCount_V_load" val="2"/>
<literal name="streamSource_V_1_load" val="0"/>
<literal name="phi_ln136_1" val="1"/>
<literal name="phi_ln136_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
branch10.i:0 %checksumStreams_V_V_0_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %checksumStreams_V_V_0

]]></Node>
<StgValue><ssdm name="checksumStreams_V_V_0_read"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ic_wordCount_V_load" val="2"/>
<literal name="streamSource_V_1_load" val="0"/>
<literal name="phi_ln136_1" val="1"/>
<literal name="phi_ln136_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0">
<![CDATA[
branch10.i:1 %br_ln145 = br void

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ic_wordCount_V_load" val="2"/>
<literal name="streamSource_V_1_load" val="1"/>
<literal name="phi_ln136_1" val="1"/>
<literal name="phi_ln136_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
branch11.i:0 %checksumStreams_V_V_1_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %checksumStreams_V_V_1

]]></Node>
<StgValue><ssdm name="checksumStreams_V_V_1_read"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ic_wordCount_V_load" val="2"/>
<literal name="streamSource_V_1_load" val="1"/>
<literal name="phi_ln136_1" val="1"/>
<literal name="phi_ln136_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0">
<![CDATA[
branch11.i:1 %br_ln145 = br void

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ic_wordCount_V_load" val="2"/>
<literal name="phi_ln136_1" val="1"/>
<literal name="phi_ln136_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
:5 %store_ln691 = store i16 3, i16 %ic_wordCount_V

]]></Node>
<StgValue><ssdm name="store_ln691"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ic_wordCount_V_load" val="2"/>
<literal name="phi_ln136_1" val="1"/>
<literal name="phi_ln136_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0">
<![CDATA[
:6 %br_ln395 = br void %insertChecksum.exit

]]></Node>
<StgValue><ssdm name="br_ln395"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ic_wordCount_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="8" op_3_bw="1" op_4_bw="32">
<![CDATA[
.split3.0.i:0 %tmp_10_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i64P0A.i8P0A.i1P0A, i64 %dataStreams_V_data_V_0, i8 %dataStreams_V_keep_V_0, i1 %dataStreams_V_last_V_0, i32 1

]]></Node>
<StgValue><ssdm name="tmp_10_i"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ic_wordCount_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="8" op_3_bw="1" op_4_bw="32">
<![CDATA[
.split3.0.i:1 %tmp_10_1_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i64P0A.i8P0A.i1P0A, i64 %dataStreams_V_data_V_1, i8 %dataStreams_V_keep_V_1, i1 %dataStreams_V_last_V_1, i32 1

]]></Node>
<StgValue><ssdm name="tmp_10_1_i"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ic_wordCount_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split3.0.i:2 %or_ln379 = or i1 %tmp_10_i, i1 %tmp_10_1_i

]]></Node>
<StgValue><ssdm name="or_ln379"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ic_wordCount_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split3.0.i:3 %xor_ln379 = xor i1 %tmp_10_i, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln379"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ic_wordCount_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split3.0.i:4 %br_ln379 = br i1 %or_ln379, void %insertChecksum.exit, void

]]></Node>
<StgValue><ssdm name="br_ln379"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ic_wordCount_V_load" val="0"/>
<literal name="or_ln379" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
:0 %store_ln380 = store i1 %xor_ln379, i1 %streamSource_V_1

]]></Node>
<StgValue><ssdm name="store_ln380"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ic_wordCount_V_load" val="0"/>
<literal name="or_ln379" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln145 = br i1 %tmp_10_i, void %branch1.i, void %branch0.i

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ic_wordCount_V_load" val="0"/>
<literal name="or_ln379" val="1"/>
<literal name="tmp_10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="73" op_0_bw="73" op_1_bw="64" op_2_bw="8" op_3_bw="1" op_4_bw="0">
<![CDATA[
branch1.i:0 %empty_37 = read i73 @_ssdm_op_Read.ap_fifo.volatile.i64P0A.i8P0A.i1P0A, i64 %dataStreams_V_data_V_1, i8 %dataStreams_V_keep_V_1, i1 %dataStreams_V_last_V_1

]]></Node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ic_wordCount_V_load" val="0"/>
<literal name="or_ln379" val="1"/>
<literal name="tmp_10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="73">
<![CDATA[
branch1.i:1 %dataStreams_V_data_V_1_val = extractvalue i73 %empty_37

]]></Node>
<StgValue><ssdm name="dataStreams_V_data_V_1_val"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ic_wordCount_V_load" val="0"/>
<literal name="or_ln379" val="1"/>
<literal name="tmp_10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="8" op_0_bw="73">
<![CDATA[
branch1.i:2 %dataStreams_V_keep_V_1_val = extractvalue i73 %empty_37

]]></Node>
<StgValue><ssdm name="dataStreams_V_keep_V_1_val"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ic_wordCount_V_load" val="0"/>
<literal name="or_ln379" val="1"/>
<literal name="tmp_10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="73">
<![CDATA[
branch1.i:3 %dataStreams_V_last_V_1_val = extractvalue i73 %empty_37

]]></Node>
<StgValue><ssdm name="dataStreams_V_last_V_1_val"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ic_wordCount_V_load" val="0"/>
<literal name="or_ln379" val="1"/>
<literal name="tmp_10_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0">
<![CDATA[
branch1.i:4 %br_ln145 = br void

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ic_wordCount_V_load" val="0"/>
<literal name="or_ln379" val="1"/>
<literal name="tmp_10_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="73" op_0_bw="73" op_1_bw="64" op_2_bw="8" op_3_bw="1" op_4_bw="0">
<![CDATA[
branch0.i:0 %empty = read i73 @_ssdm_op_Read.ap_fifo.volatile.i64P0A.i8P0A.i1P0A, i64 %dataStreams_V_data_V_0, i8 %dataStreams_V_keep_V_0, i1 %dataStreams_V_last_V_0

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ic_wordCount_V_load" val="0"/>
<literal name="or_ln379" val="1"/>
<literal name="tmp_10_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="73">
<![CDATA[
branch0.i:1 %dataStreams_V_data_V_0_val = extractvalue i73 %empty

]]></Node>
<StgValue><ssdm name="dataStreams_V_data_V_0_val"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ic_wordCount_V_load" val="0"/>
<literal name="or_ln379" val="1"/>
<literal name="tmp_10_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="73">
<![CDATA[
branch0.i:2 %dataStreams_V_keep_V_0_val = extractvalue i73 %empty

]]></Node>
<StgValue><ssdm name="dataStreams_V_keep_V_0_val"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ic_wordCount_V_load" val="0"/>
<literal name="or_ln379" val="1"/>
<literal name="tmp_10_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="73">
<![CDATA[
branch0.i:3 %dataStreams_V_last_V_0_val = extractvalue i73 %empty

]]></Node>
<StgValue><ssdm name="dataStreams_V_last_V_0_val"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ic_wordCount_V_load" val="0"/>
<literal name="or_ln379" val="1"/>
<literal name="tmp_10_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0">
<![CDATA[
branch0.i:4 %br_ln145 = br void

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ic_wordCount_V_load" val="0"/>
<literal name="or_ln379" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
:6 %store_ln691 = store i16 1, i16 %ic_wordCount_V

]]></Node>
<StgValue><ssdm name="store_ln691"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ic_wordCount_V_load" val="0"/>
<literal name="or_ln379" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0">
<![CDATA[
:7 %br_ln384 = br void %insertChecksum.exit

]]></Node>
<StgValue><ssdm name="br_ln384"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ic_wordCount_V_load" val="!0"/>
<literal name="ic_wordCount_V_load" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0 %br_ln136 = br i1 %streamSource_V_1_load, void %branch8.i, void %branch9.i

]]></Node>
<StgValue><ssdm name="br_ln136"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ic_wordCount_V_load" val="!0"/>
<literal name="ic_wordCount_V_load" val="!2"/>
<literal name="streamSource_V_1_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="8" op_3_bw="1" op_4_bw="32">
<![CDATA[
branch8.i:0 %tmp_i_42 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i64P0A.i8P0A.i1P0A, i64 %dataStreams_V_data_V_0, i8 %dataStreams_V_keep_V_0, i1 %dataStreams_V_last_V_0, i32 1

]]></Node>
<StgValue><ssdm name="tmp_i_42"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ic_wordCount_V_load" val="!0"/>
<literal name="ic_wordCount_V_load" val="!2"/>
<literal name="streamSource_V_1_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0">
<![CDATA[
branch8.i:1 %br_ln136 = br void

]]></Node>
<StgValue><ssdm name="br_ln136"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ic_wordCount_V_load" val="!0"/>
<literal name="ic_wordCount_V_load" val="!2"/>
<literal name="streamSource_V_1_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="8" op_3_bw="1" op_4_bw="32">
<![CDATA[
branch9.i:0 %tmp23_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i64P0A.i8P0A.i1P0A, i64 %dataStreams_V_data_V_1, i8 %dataStreams_V_keep_V_1, i1 %dataStreams_V_last_V_1, i32 1

]]></Node>
<StgValue><ssdm name="tmp23_i"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ic_wordCount_V_load" val="!0"/>
<literal name="ic_wordCount_V_load" val="!2"/>
<literal name="streamSource_V_1_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0">
<![CDATA[
branch9.i:1 %br_ln136 = br void

]]></Node>
<StgValue><ssdm name="br_ln136"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ic_wordCount_V_load" val="!0"/>
<literal name="ic_wordCount_V_load" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:0 %phi_ln136 = phi i1 %tmp_i_42, void %branch8.i, i1 %tmp23_i, void %branch9.i

]]></Node>
<StgValue><ssdm name="phi_ln136"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ic_wordCount_V_load" val="!0"/>
<literal name="ic_wordCount_V_load" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln398 = br i1 %phi_ln136, void %insertChecksum.exit, void

]]></Node>
<StgValue><ssdm name="br_ln398"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ic_wordCount_V_load" val="!0"/>
<literal name="ic_wordCount_V_load" val="!2"/>
<literal name="phi_ln136" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0 %br_ln145 = br i1 %streamSource_V_1_load, void %branch6.i, void %branch7.i

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ic_wordCount_V_load" val="!0"/>
<literal name="ic_wordCount_V_load" val="!2"/>
<literal name="streamSource_V_1_load" val="0"/>
<literal name="phi_ln136" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="73" op_0_bw="73" op_1_bw="64" op_2_bw="8" op_3_bw="1" op_4_bw="0">
<![CDATA[
branch6.i:0 %empty_40 = read i73 @_ssdm_op_Read.ap_fifo.volatile.i64P0A.i8P0A.i1P0A, i64 %dataStreams_V_data_V_0, i8 %dataStreams_V_keep_V_0, i1 %dataStreams_V_last_V_0

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ic_wordCount_V_load" val="!0"/>
<literal name="ic_wordCount_V_load" val="!2"/>
<literal name="streamSource_V_1_load" val="0"/>
<literal name="phi_ln136" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="73">
<![CDATA[
branch6.i:1 %dataStreams_V_data_V_0_val9 = extractvalue i73 %empty_40

]]></Node>
<StgValue><ssdm name="dataStreams_V_data_V_0_val9"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ic_wordCount_V_load" val="!0"/>
<literal name="ic_wordCount_V_load" val="!2"/>
<literal name="streamSource_V_1_load" val="0"/>
<literal name="phi_ln136" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="8" op_0_bw="73">
<![CDATA[
branch6.i:2 %dataStreams_V_keep_V_0_val1 = extractvalue i73 %empty_40

]]></Node>
<StgValue><ssdm name="dataStreams_V_keep_V_0_val1"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ic_wordCount_V_load" val="!0"/>
<literal name="ic_wordCount_V_load" val="!2"/>
<literal name="streamSource_V_1_load" val="0"/>
<literal name="phi_ln136" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="73">
<![CDATA[
branch6.i:3 %dataStreams_V_last_V_0_val1 = extractvalue i73 %empty_40

]]></Node>
<StgValue><ssdm name="dataStreams_V_last_V_0_val1"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ic_wordCount_V_load" val="!0"/>
<literal name="ic_wordCount_V_load" val="!2"/>
<literal name="streamSource_V_1_load" val="0"/>
<literal name="phi_ln136" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0">
<![CDATA[
branch6.i:4 %br_ln145 = br void

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ic_wordCount_V_load" val="!0"/>
<literal name="ic_wordCount_V_load" val="!2"/>
<literal name="streamSource_V_1_load" val="1"/>
<literal name="phi_ln136" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="73" op_0_bw="73" op_1_bw="64" op_2_bw="8" op_3_bw="1" op_4_bw="0">
<![CDATA[
branch7.i:0 %empty_41 = read i73 @_ssdm_op_Read.ap_fifo.volatile.i64P0A.i8P0A.i1P0A, i64 %dataStreams_V_data_V_1, i8 %dataStreams_V_keep_V_1, i1 %dataStreams_V_last_V_1

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ic_wordCount_V_load" val="!0"/>
<literal name="ic_wordCount_V_load" val="!2"/>
<literal name="streamSource_V_1_load" val="1"/>
<literal name="phi_ln136" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="73">
<![CDATA[
branch7.i:1 %dataStreams_V_data_V_1_val1 = extractvalue i73 %empty_41

]]></Node>
<StgValue><ssdm name="dataStreams_V_data_V_1_val1"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ic_wordCount_V_load" val="!0"/>
<literal name="ic_wordCount_V_load" val="!2"/>
<literal name="streamSource_V_1_load" val="1"/>
<literal name="phi_ln136" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="8" op_0_bw="73">
<![CDATA[
branch7.i:2 %dataStreams_V_keep_V_1_val1 = extractvalue i73 %empty_41

]]></Node>
<StgValue><ssdm name="dataStreams_V_keep_V_1_val1"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ic_wordCount_V_load" val="!0"/>
<literal name="ic_wordCount_V_load" val="!2"/>
<literal name="streamSource_V_1_load" val="1"/>
<literal name="phi_ln136" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="73">
<![CDATA[
branch7.i:3 %dataStreams_V_last_V_1_val1 = extractvalue i73 %empty_41

]]></Node>
<StgValue><ssdm name="dataStreams_V_last_V_1_val1"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ic_wordCount_V_load" val="!0"/>
<literal name="ic_wordCount_V_load" val="!2"/>
<literal name="streamSource_V_1_load" val="1"/>
<literal name="phi_ln136" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0">
<![CDATA[
branch7.i:4 %br_ln145 = br void

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ic_wordCount_V_load" val="!0"/>
<literal name="ic_wordCount_V_load" val="!2"/>
<literal name="phi_ln136" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:0 %inputWord_last_V = phi i1 %dataStreams_V_last_V_1_val1, void %branch7.i, i1 %dataStreams_V_last_V_0_val1, void %branch6.i

]]></Node>
<StgValue><ssdm name="inputWord_last_V"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ic_wordCount_V_load" val="!0"/>
<literal name="ic_wordCount_V_load" val="!2"/>
<literal name="phi_ln136" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln401 = br i1 %inputWord_last_V, void, void

]]></Node>
<StgValue><ssdm name="br_ln401"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ic_wordCount_V_load" val="!0"/>
<literal name="ic_wordCount_V_load" val="!2"/>
<literal name="phi_ln136" val="1"/>
<literal name="inputWord_last_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0 %add_ln691 = add i16 %ic_wordCount_V_load, i16 1

]]></Node>
<StgValue><ssdm name="add_ln691"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ic_wordCount_V_load" val="!0"/>
<literal name="ic_wordCount_V_load" val="!2"/>
<literal name="phi_ln136" val="1"/>
<literal name="inputWord_last_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
:1 %store_ln691 = store i16 %add_ln691, i16 %ic_wordCount_V

]]></Node>
<StgValue><ssdm name="store_ln691"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ic_wordCount_V_load" val="!0"/>
<literal name="ic_wordCount_V_load" val="!2"/>
<literal name="phi_ln136" val="1"/>
<literal name="inputWord_last_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln0 = br void %insertChecksum.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ic_wordCount_V_load" val="!0"/>
<literal name="ic_wordCount_V_load" val="!2"/>
<literal name="phi_ln136" val="1"/>
<literal name="inputWord_last_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
:0 %store_ln402 = store i16 0, i16 %ic_wordCount_V

]]></Node>
<StgValue><ssdm name="store_ln402"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ic_wordCount_V_load" val="!0"/>
<literal name="ic_wordCount_V_load" val="!2"/>
<literal name="phi_ln136" val="1"/>
<literal name="inputWord_last_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln402 = br void %insertChecksum.exit

]]></Node>
<StgValue><ssdm name="br_ln402"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ic_wordCount_V_load" val="2"/>
<literal name="phi_ln136_1" val="1"/>
<literal name="phi_ln136_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:0 %p_Val2_s = phi i64 %dataStreams_V_data_V_1_val6, void %branch3.i, i64 %dataStreams_V_data_V_0_val3, void %branch2.i

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ic_wordCount_V_load" val="2"/>
<literal name="phi_ln136_1" val="1"/>
<literal name="phi_ln136_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:1 %p_16_i_load = phi i8 %dataStreams_V_keep_V_1_val7, void %branch3.i, i8 %dataStreams_V_keep_V_0_val4, void %branch2.i

]]></Node>
<StgValue><ssdm name="p_16_i_load"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ic_wordCount_V_load" val="2"/>
<literal name="phi_ln136_1" val="1"/>
<literal name="phi_ln136_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:2 %p_27_i_load = phi i1 %dataStreams_V_last_V_1_val8, void %branch3.i, i1 %dataStreams_V_last_V_0_val5, void %branch2.i

]]></Node>
<StgValue><ssdm name="p_27_i_load"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ic_wordCount_V_load" val="2"/>
<literal name="phi_ln136_1" val="1"/>
<literal name="phi_ln136_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:0 %icmpChecksum_V_1 = phi i16 %checksumStreams_V_V_1_read, void %branch11.i, i16 %checksumStreams_V_V_0_read, void %branch10.i

]]></Node>
<StgValue><ssdm name="icmpChecksum_V_1"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ic_wordCount_V_load" val="2"/>
<literal name="phi_ln136_1" val="1"/>
<literal name="phi_ln136_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="16" op_3_bw="32" op_4_bw="32">
<![CDATA[
:1 %p_Result_s = partset i64 @llvm.part.set.i64.i16, i64 %p_Val2_s, i16 %icmpChecksum_V_1, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ic_wordCount_V_load" val="2"/>
<literal name="phi_ln136_1" val="1"/>
<literal name="phi_ln136_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="73" op_0_bw="73" op_1_bw="1" op_2_bw="8" op_3_bw="64">
<![CDATA[
:2 %tmp_s = bitconcatenate i73 @_ssdm_op_BitConcatenate.i73.i1.i8.i64, i1 %p_27_i_load, i8 %p_16_i_load, i64 %p_Result_s

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ic_wordCount_V_load" val="2"/>
<literal name="phi_ln136_1" val="1"/>
<literal name="phi_ln136_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="128" op_0_bw="73">
<![CDATA[
:3 %zext_ln174_4 = zext i73 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln174_4"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ic_wordCount_V_load" val="2"/>
<literal name="phi_ln136_1" val="1"/>
<literal name="phi_ln136_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128">
<![CDATA[
:4 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %dataOut_internal, i128 %zext_ln174_4

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ic_wordCount_V_load" val="0"/>
<literal name="or_ln379" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:0 %p_02_i_load = phi i64 %dataStreams_V_data_V_1_val, void %branch1.i, i64 %dataStreams_V_data_V_0_val, void %branch0.i

]]></Node>
<StgValue><ssdm name="p_02_i_load"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ic_wordCount_V_load" val="0"/>
<literal name="or_ln379" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:1 %p_13_i_load = phi i8 %dataStreams_V_keep_V_1_val, void %branch1.i, i8 %dataStreams_V_keep_V_0_val, void %branch0.i

]]></Node>
<StgValue><ssdm name="p_13_i_load"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ic_wordCount_V_load" val="0"/>
<literal name="or_ln379" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:2 %p_24_i_load = phi i1 %dataStreams_V_last_V_1_val, void %branch1.i, i1 %dataStreams_V_last_V_0_val, void %branch0.i

]]></Node>
<StgValue><ssdm name="p_24_i_load"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ic_wordCount_V_load" val="0"/>
<literal name="or_ln379" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="73" op_0_bw="73" op_1_bw="1" op_2_bw="8" op_3_bw="64">
<![CDATA[
:3 %tmp_9 = bitconcatenate i73 @_ssdm_op_BitConcatenate.i73.i1.i8.i64, i1 %p_24_i_load, i8 %p_13_i_load, i64 %p_02_i_load

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ic_wordCount_V_load" val="0"/>
<literal name="or_ln379" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="128" op_0_bw="73">
<![CDATA[
:4 %zext_ln174 = zext i73 %tmp_9

]]></Node>
<StgValue><ssdm name="zext_ln174"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ic_wordCount_V_load" val="0"/>
<literal name="or_ln379" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128">
<![CDATA[
:5 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %dataOut_internal, i128 %zext_ln174

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ic_wordCount_V_load" val="!0"/>
<literal name="ic_wordCount_V_load" val="!2"/>
<literal name="phi_ln136" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:1 %p_0_i_load = phi i64 %dataStreams_V_data_V_1_val1, void %branch7.i, i64 %dataStreams_V_data_V_0_val9, void %branch6.i

]]></Node>
<StgValue><ssdm name="p_0_i_load"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ic_wordCount_V_load" val="!0"/>
<literal name="ic_wordCount_V_load" val="!2"/>
<literal name="phi_ln136" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:2 %p_1_i_load = phi i8 %dataStreams_V_keep_V_1_val1, void %branch7.i, i8 %dataStreams_V_keep_V_0_val1, void %branch6.i

]]></Node>
<StgValue><ssdm name="p_1_i_load"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ic_wordCount_V_load" val="!0"/>
<literal name="ic_wordCount_V_load" val="!2"/>
<literal name="phi_ln136" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="73" op_0_bw="73" op_1_bw="1" op_2_bw="8" op_3_bw="64">
<![CDATA[
:3 %tmp_25_i = bitconcatenate i73 @_ssdm_op_BitConcatenate.i73.i1.i8.i64, i1 %inputWord_last_V, i8 %p_1_i_load, i64 %p_0_i_load

]]></Node>
<StgValue><ssdm name="tmp_25_i"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ic_wordCount_V_load" val="!0"/>
<literal name="ic_wordCount_V_load" val="!2"/>
<literal name="phi_ln136" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="128" op_0_bw="73">
<![CDATA[
:4 %zext_ln174_3 = zext i73 %tmp_25_i

]]></Node>
<StgValue><ssdm name="zext_ln174_3"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ic_wordCount_V_load" val="!0"/>
<literal name="ic_wordCount_V_load" val="!2"/>
<literal name="phi_ln136" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128">
<![CDATA[
:5 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %dataOut_internal, i128 %zext_ln174_3

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0">
<![CDATA[
insertChecksum.exit:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
