==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z010clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.049 seconds; current allocated memory: 1.051 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/.apc/.src/multiplier.c' ... 
WARNING: [HLS 207-3967] type specifier missing, defaults to 'int': mk1/.apc/.src/multiplier.c:1:27
WARNING: [HLS 207-5533] unexpected pragma argument ';', expects identifier: mk1/.apc/.src/multiplier.c:4:41
WARNING: [HLS 207-5533] unexpected pragma argument ';', expects identifier: mk1/.apc/.src/multiplier.c:5:39
ERROR: [HLS 207-3771] use of undeclared identifier 'B': mk1/.apc/.src/multiplier.c:6:38
WARNING: [HLS 207-5523] invalid variable expr : mk1/.apc/.src/multiplier.c:6:38
WARNING: [HLS 207-5533] unexpected pragma argument ';', expects identifier: mk1/.apc/.src/multiplier.c:7:44
ERROR: [HLS 207-3771] use of undeclared identifier 'int8': mk1/.apc/.src/multiplier.c:8:7
ERROR: [HLS 207-3771] use of undeclared identifier 'i': mk1/.apc/.src/multiplier.c:8:19
ERROR: [HLS 207-3771] use of undeclared identifier 'i': mk1/.apc/.src/multiplier.c:8:26
ERROR: [HLS 207-3771] use of undeclared identifier 'i': mk1/.apc/.src/multiplier.c:10:12
ERROR: [HLS 207-3771] use of undeclared identifier 'B': mk1/.apc/.src/multiplier.c:10:15
ERROR: [HLS 207-3771] use of undeclared identifier 'i': mk1/.apc/.src/multiplier.c:10:17
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.982 seconds; current allocated memory: 186.206 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 2.394 seconds; peak allocated memory: 1.051 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z010clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.051 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/.apc/.src/multiplier.c' ... 
WARNING: [HLS 207-3967] type specifier missing, defaults to 'int': mk1/.apc/.src/multiplier.c:3:27
WARNING: [HLS 207-5533] unexpected pragma argument ';', expects identifier: mk1/.apc/.src/multiplier.c:6:41
WARNING: [HLS 207-5533] unexpected pragma argument ';', expects identifier: mk1/.apc/.src/multiplier.c:7:39
ERROR: [HLS 207-3771] use of undeclared identifier 'B': mk1/.apc/.src/multiplier.c:8:38
WARNING: [HLS 207-5523] invalid variable expr : mk1/.apc/.src/multiplier.c:8:38
WARNING: [HLS 207-5533] unexpected pragma argument ';', expects identifier: mk1/.apc/.src/multiplier.c:9:44
ERROR: [HLS 207-3771] use of undeclared identifier 'B': mk1/.apc/.src/multiplier.c:12:15
WARNING: [HLS 207-5072] result of comparison of constant 256 with expression of type 'int8_t' (aka 'signed char') is always true: mk1/.apc/.src/multiplier.c:10:22
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.747 seconds; current allocated memory: 186.208 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 1.99 seconds; peak allocated memory: 1.051 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z010clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.046 seconds; current allocated memory: 1.051 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/.apc/.src/multiplier.c' ... 
WARNING: [HLS 207-5533] unexpected pragma argument ';', expects identifier: mk1/.apc/.src/multiplier.c:6:41
WARNING: [HLS 207-5533] unexpected pragma argument ';', expects identifier: mk1/.apc/.src/multiplier.c:7:39
WARNING: [HLS 207-5533] unexpected pragma argument ';', expects identifier: mk1/.apc/.src/multiplier.c:8:39
WARNING: [HLS 207-5533] unexpected pragma argument ';', expects identifier: mk1/.apc/.src/multiplier.c:9:44
WARNING: [HLS 207-5072] result of comparison of constant 256 with expression of type 'int8_t' (aka 'signed char') is always true: mk1/.apc/.src/multiplier.c:10:22
WARNING: [HLS 207-5533] unexpected pragma argument ';', expects identifier: mk1/.apc/.src/multiplier.c:6:41
WARNING: [HLS 207-5533] unexpected pragma argument ';', expects identifier: mk1/.apc/.src/multiplier.c:7:39
WARNING: [HLS 207-5533] unexpected pragma argument ';', expects identifier: mk1/.apc/.src/multiplier.c:8:39
WARNING: [HLS 207-5533] unexpected pragma argument ';', expects identifier: mk1/.apc/.src/multiplier.c:9:44
WARNING: [HLS 207-5072] result of comparison of constant 256 with expression of type 'int8_t' (aka 'signed char') is always true: mk1/.apc/.src/multiplier.c:10:39
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.499 seconds; current allocated memory: 186.737 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.913 seconds; current allocated memory: 187.282 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 187.283 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.167 seconds; current allocated memory: 188.164 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'test' (mk1/.apc/.src/multiplier.c:3) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 187.569 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_10_1' (mk1/.apc/.src/multiplier.c:10) in function 'test' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 207.604 MB.
WARNING: [XFORM 203-561] 'VITIS_LOOP_10_1' (mk1/.apc/.src/multiplier.c:10:19) in function 'test' is an infinite loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 199.324 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_10_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_10_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.208 seconds; current allocated memory: 199.582 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 199.656 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/B' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'test/A_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test/A_address0' to 0.
WARNING: [RTGEN 206-101] Port 'test/A_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test/A_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'test/A_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test/A_we0' to 0.
WARNING: [RTGEN 206-101] Port 'test/A_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test/A_d0' to 0.
WARNING: [RTGEN 206-101] Port 'test/A_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test/A_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test/A_address1' to 0.
WARNING: [RTGEN 206-101] Port 'test/A_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test/A_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'test/A_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test/A_we1' to 0.
WARNING: [RTGEN 206-101] Port 'test/A_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test/A_d1' to 0.
WARNING: [RTGEN 206-101] Port 'test/A_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test/B_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test/B_address0' to 0.
WARNING: [RTGEN 206-101] Port 'test/B_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test/B_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'test/B_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test/B_we0' to 0.
WARNING: [RTGEN 206-101] Port 'test/B_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test/B_d0' to 0.
WARNING: [RTGEN 206-101] Port 'test/B_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test/B_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test/B_address1' to 0.
WARNING: [RTGEN 206-101] Port 'test/B_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test/B_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'test/B_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test/B_we1' to 0.
WARNING: [RTGEN 206-101] Port 'test/B_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test/B_d1' to 0.
WARNING: [RTGEN 206-101] Port 'test/B_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test/ap_return' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.356 seconds; current allocated memory: 199.878 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.264 seconds; current allocated memory: 201.812 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.335 seconds; current allocated memory: 205.462 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test.
INFO: [VLOG 209-307] Generating Verilog RTL for test.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 0.00 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 7.198 seconds; current allocated memory: 205.448 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 8.406 seconds; peak allocated memory: 1.051 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z010clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.052 seconds; current allocated memory: 1.051 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/.apc/.src/multiplier.c' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/.apc/.src/multiplier.c:9:9
WARNING: [HLS 207-5072] result of comparison of constant 256 with expression of type 'int8_t' (aka 'signed char') is always true: mk1/.apc/.src/multiplier.c:10:22
WARNING: [HLS 207-5072] result of comparison of constant 256 with expression of type 'int8_t' (aka 'signed char') is always true: mk1/.apc/.src/multiplier.c:10:39
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.141 seconds; current allocated memory: 186.711 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-270] Starting automatic array partition analysis...
WARNING: [HLS 214-238] The INTERFACE pragma actions in object field. If on struct field, the struct argument must be pointer or reference. If struct by value, this interface pragma will be viewed as invalid and ignored. In function 'test' (mk1/.apc/.src/multiplier.c:4:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.406 seconds; current allocated memory: 187.306 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 187.307 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.053 seconds; current allocated memory: 188.208 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'test' (mk1/.apc/.src/multiplier.c:3) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.058 seconds; current allocated memory: 187.655 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_10_1' (mk1/.apc/.src/multiplier.c:10) in function 'test' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 207.661 MB.
WARNING: [XFORM 203-561] 'VITIS_LOOP_10_1' (mk1/.apc/.src/multiplier.c:10:19) in function 'test' is an infinite loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.053 seconds; current allocated memory: 199.397 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_10_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_10_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 199.616 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.068 seconds; current allocated memory: 199.759 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/A' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/B' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'A' and 'B' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 199.998 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.241 seconds; current allocated memory: 202.723 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.291 seconds; current allocated memory: 207.008 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test.
INFO: [VLOG 209-307] Generating Verilog RTL for test.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 0.00 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 5.748 seconds; current allocated memory: 206.994 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 6.958 seconds; peak allocated memory: 1.051 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z010clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file mk1/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 11.355 seconds; current allocated memory: 191.287 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/.apc/.src/multiplier.c' ... 
ERROR: [HLS 207-814] "AP data type can only be used in C++": C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_decl.h:93:2
ERROR: [HLS 207-814] "C++ is required to include this header file": C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:62:2
ERROR: [HLS 207-814] "C++ is required to include this header file": C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_ref.h:62:2
ERROR: [HLS 207-814] "C++ is required to include this header file": C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:71:2
ERROR: [HLS 207-814] "C++ is required to include this header file": C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_ref.h:62:2
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.772 seconds; current allocated memory: 631.603 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 2.021 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name test test 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.054 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test.cpp:5:9
WARNING: [HLS 207-5301] unused parameter 'print': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:792:16
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test.cpp:5:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.114 seconds; current allocated memory: 186.870 MB.
ERROR: [HLS 214-157] Top function not found: there is no function named 'test'
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 7.497 seconds; current allocated memory: 186.926 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 9.053 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 1.051 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test.cpp:5:9
WARNING: [HLS 207-5301] unused parameter 'print': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.806 seconds; current allocated memory: 186.837 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<8, false>(ap_int_base<8, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<8, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<8, false>(ap_int_base<8, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<8, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<8, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:910:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>& ap_int_base<8, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<8, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test.cpp:10:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator++(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test.cpp:10:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test.cpp:12:7)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test.cpp:12:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test.cpp:12:15)
INFO: [HLS 214-131] Inlining function 'bool operator<<8, false>(ap_int_base<8, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test.cpp:10:44)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.228 seconds; current allocated memory: 187.459 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.042 seconds; current allocated memory: 187.460 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 193.842 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 202.238 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_10_1' (mk1/test.cpp:10) in function 'test_scalaire' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 232.000 MB.
WARNING: [XFORM 203-561] 'VITIS_LOOP_10_1' (mk1/test.cpp:10:35) in function 'test_scalaire' is an infinite loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 228.381 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_10_1'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire' (loop 'VITIS_LOOP_10_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus response operation ('gmem_addr_2_resp', mk1/test.cpp:12) on port 'gmem' (mk1/test.cpp:12) and bus request operation ('gmem_load_2_req', mk1/test.cpp:12) on port 'gmem' (mk1/test.cpp:12).
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire' (loop 'VITIS_LOOP_10_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus response operation ('gmem_addr_2_resp', mk1/test.cpp:12) on port 'gmem' (mk1/test.cpp:12) and bus request operation ('gmem_load_2_req', mk1/test.cpp:12) on port 'gmem' (mk1/test.cpp:12).
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire' (loop 'VITIS_LOOP_10_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus response operation ('gmem_addr_2_resp', mk1/test.cpp:12) on port 'gmem' (mk1/test.cpp:12) and bus request operation ('gmem_load_2_req', mk1/test.cpp:12) on port 'gmem' (mk1/test.cpp:12).
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire' (loop 'VITIS_LOOP_10_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus response operation ('gmem_addr_2_resp', mk1/test.cpp:12) on port 'gmem' (mk1/test.cpp:12) and bus request operation ('gmem_load_2_req', mk1/test.cpp:12) on port 'gmem' (mk1/test.cpp:12).
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire' (loop 'VITIS_LOOP_10_1'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between bus response operation ('gmem_addr_2_resp', mk1/test.cpp:12) on port 'gmem' (mk1/test.cpp:12) and bus request operation ('gmem_load_2_req', mk1/test.cpp:12) on port 'gmem' (mk1/test.cpp:12).
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire' (loop 'VITIS_LOOP_10_1'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between bus response operation ('gmem_addr_2_resp', mk1/test.cpp:12) on port 'gmem' (mk1/test.cpp:12) and bus request operation ('gmem_load_2_req', mk1/test.cpp:12) on port 'gmem' (mk1/test.cpp:12).
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire' (loop 'VITIS_LOOP_10_1'): Unable to enforce a carried dependence constraint (II = 17, distance = 1, offset = 1) between bus response operation ('gmem_addr_2_resp', mk1/test.cpp:12) on port 'gmem' (mk1/test.cpp:12) and bus request operation ('gmem_load_2_req', mk1/test.cpp:12) on port 'gmem' (mk1/test.cpp:12).
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire' (loop 'VITIS_LOOP_10_1'): Unable to enforce a carried dependence constraint (II = 18, distance = 1, offset = 1) between bus response operation ('gmem_addr_2_resp', mk1/test.cpp:12) on port 'gmem' (mk1/test.cpp:12) and bus request operation ('gmem_load_2_req', mk1/test.cpp:12) on port 'gmem' (mk1/test.cpp:12).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 19, Depth = 25, loop 'VITIS_LOOP_10_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.337 seconds; current allocated memory: 228.754 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.191 seconds; current allocated memory: 229.035 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.227 seconds; current allocated memory: 230.138 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.453 seconds; current allocated memory: 234.939 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.471 seconds; current allocated memory: 240.167 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 11.367 seconds; current allocated memory: 240.153 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 12.994 seconds; peak allocated memory: 1.051 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.049 seconds; current allocated memory: 1.051 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test.cpp:5:9
WARNING: [HLS 207-5301] unused parameter 'print': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.391 seconds; current allocated memory: 186.837 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<9, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint<9, false>(ap_int_base<9, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:910:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>& ap_int_base<9, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test.cpp:10:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator++(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test.cpp:10:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test.cpp:12:7)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test.cpp:12:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test.cpp:12:15)
INFO: [HLS 214-131] Inlining function 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test.cpp:10:44)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.211 seconds; current allocated memory: 188.185 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.041 seconds; current allocated memory: 188.186 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 194.367 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 202.247 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_10_1' (mk1/test.cpp:10) in function 'test_scalaire' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 230.834 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 228.328 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_10_1'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire' (loop 'VITIS_LOOP_10_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus response operation ('gmem_addr_2_resp', mk1/test.cpp:12) on port 'gmem' (mk1/test.cpp:12) and bus request operation ('gmem_load_2_req', mk1/test.cpp:12) on port 'gmem' (mk1/test.cpp:12).
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire' (loop 'VITIS_LOOP_10_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus response operation ('gmem_addr_2_resp', mk1/test.cpp:12) on port 'gmem' (mk1/test.cpp:12) and bus request operation ('gmem_load_2_req', mk1/test.cpp:12) on port 'gmem' (mk1/test.cpp:12).
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire' (loop 'VITIS_LOOP_10_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus response operation ('gmem_addr_2_resp', mk1/test.cpp:12) on port 'gmem' (mk1/test.cpp:12) and bus request operation ('gmem_load_2_req', mk1/test.cpp:12) on port 'gmem' (mk1/test.cpp:12).
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire' (loop 'VITIS_LOOP_10_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus response operation ('gmem_addr_2_resp', mk1/test.cpp:12) on port 'gmem' (mk1/test.cpp:12) and bus request operation ('gmem_load_2_req', mk1/test.cpp:12) on port 'gmem' (mk1/test.cpp:12).
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire' (loop 'VITIS_LOOP_10_1'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between bus response operation ('gmem_addr_2_resp', mk1/test.cpp:12) on port 'gmem' (mk1/test.cpp:12) and bus request operation ('gmem_load_2_req', mk1/test.cpp:12) on port 'gmem' (mk1/test.cpp:12).
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire' (loop 'VITIS_LOOP_10_1'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between bus response operation ('gmem_addr_2_resp', mk1/test.cpp:12) on port 'gmem' (mk1/test.cpp:12) and bus request operation ('gmem_load_2_req', mk1/test.cpp:12) on port 'gmem' (mk1/test.cpp:12).
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire' (loop 'VITIS_LOOP_10_1'): Unable to enforce a carried dependence constraint (II = 17, distance = 1, offset = 1) between bus response operation ('gmem_addr_2_resp', mk1/test.cpp:12) on port 'gmem' (mk1/test.cpp:12) and bus request operation ('gmem_load_2_req', mk1/test.cpp:12) on port 'gmem' (mk1/test.cpp:12).
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire' (loop 'VITIS_LOOP_10_1'): Unable to enforce a carried dependence constraint (II = 18, distance = 1, offset = 1) between bus response operation ('gmem_addr_2_resp', mk1/test.cpp:12) on port 'gmem' (mk1/test.cpp:12) and bus request operation ('gmem_load_2_req', mk1/test.cpp:12) on port 'gmem' (mk1/test.cpp:12).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 19, Depth = 25, loop 'VITIS_LOOP_10_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.271 seconds; current allocated memory: 228.738 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 229.048 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.188 seconds; current allocated memory: 230.231 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.451 seconds; current allocated memory: 235.108 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 240.338 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 10.708 seconds; current allocated memory: 240.324 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 12.069 seconds; peak allocated memory: 1.051 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 1.051 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test.cpp:5:9
WARNING: [HLS 207-5301] unused parameter 'print': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.661 seconds; current allocated memory: 186.837 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<9, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint<9, false>(ap_int_base<9, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:910:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>& ap_int_base<9, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test.cpp:10:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator++(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test.cpp:10:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test.cpp:12:7)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test.cpp:12:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test.cpp:12:15)
INFO: [HLS 214-131] Inlining function 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test.cpp:10:44)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.763 seconds; current allocated memory: 188.185 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 188.186 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 194.367 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 202.247 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_10_1' (mk1/test.cpp:10) in function 'test_scalaire' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 230.835 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 228.329 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_10_1'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire' (loop 'VITIS_LOOP_10_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus response operation ('gmem_addr_2_resp', mk1/test.cpp:12) on port 'gmem' (mk1/test.cpp:12) and bus request operation ('gmem_load_2_req', mk1/test.cpp:12) on port 'gmem' (mk1/test.cpp:12).
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire' (loop 'VITIS_LOOP_10_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus response operation ('gmem_addr_2_resp', mk1/test.cpp:12) on port 'gmem' (mk1/test.cpp:12) and bus request operation ('gmem_load_2_req', mk1/test.cpp:12) on port 'gmem' (mk1/test.cpp:12).
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire' (loop 'VITIS_LOOP_10_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus response operation ('gmem_addr_2_resp', mk1/test.cpp:12) on port 'gmem' (mk1/test.cpp:12) and bus request operation ('gmem_load_2_req', mk1/test.cpp:12) on port 'gmem' (mk1/test.cpp:12).
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire' (loop 'VITIS_LOOP_10_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus response operation ('gmem_addr_2_resp', mk1/test.cpp:12) on port 'gmem' (mk1/test.cpp:12) and bus request operation ('gmem_load_2_req', mk1/test.cpp:12) on port 'gmem' (mk1/test.cpp:12).
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire' (loop 'VITIS_LOOP_10_1'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between bus response operation ('gmem_addr_2_resp', mk1/test.cpp:12) on port 'gmem' (mk1/test.cpp:12) and bus request operation ('gmem_load_2_req', mk1/test.cpp:12) on port 'gmem' (mk1/test.cpp:12).
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire' (loop 'VITIS_LOOP_10_1'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between bus response operation ('gmem_addr_2_resp', mk1/test.cpp:12) on port 'gmem' (mk1/test.cpp:12) and bus request operation ('gmem_load_2_req', mk1/test.cpp:12) on port 'gmem' (mk1/test.cpp:12).
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire' (loop 'VITIS_LOOP_10_1'): Unable to enforce a carried dependence constraint (II = 17, distance = 1, offset = 1) between bus response operation ('gmem_addr_2_resp', mk1/test.cpp:12) on port 'gmem' (mk1/test.cpp:12) and bus request operation ('gmem_load_2_req', mk1/test.cpp:12) on port 'gmem' (mk1/test.cpp:12).
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire' (loop 'VITIS_LOOP_10_1'): Unable to enforce a carried dependence constraint (II = 18, distance = 1, offset = 1) between bus response operation ('gmem_addr_2_resp', mk1/test.cpp:12) on port 'gmem' (mk1/test.cpp:12) and bus request operation ('gmem_load_2_req', mk1/test.cpp:12) on port 'gmem' (mk1/test.cpp:12).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 19, Depth = 25, loop 'VITIS_LOOP_10_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.362 seconds; current allocated memory: 228.738 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.216 seconds; current allocated memory: 229.049 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 230.231 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 235.108 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.472 seconds; current allocated memory: 240.307 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 11.848 seconds; current allocated memory: 240.293 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 13.356 seconds; peak allocated memory: 1.051 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file mk1/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 14.051 seconds; current allocated memory: 192.341 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -rtl vhdl 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file mk1/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 13.595 seconds; current allocated memory: 192.326 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -rtl vhdl 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 1.051 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test.cpp' ... 
ERROR: [HLS 207-5490] the value for option 'Offset' is invalid, valid 'offet' value is [off, slave,  direct]: mk1/test.cpp:6:43
ERROR: [HLS 207-5490] the value for option 'Offset' is invalid, valid 'offet' value is [off, slave,  direct]: mk1/test.cpp:7:43
ERROR: [HLS 207-5490] the value for option 'Offset' is invalid, valid 'offet' value is [off, slave,  direct]: mk1/test.cpp:8:45
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test.cpp:5:9
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.261 seconds; current allocated memory: 186.195 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 2.671 seconds; peak allocated memory: 1.051 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -rtl vhdl 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 1.051 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test.cpp:5:9
WARNING: [HLS 207-5301] unused parameter 'print': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.072 seconds; current allocated memory: 186.882 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<9, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint<9, false>(ap_int_base<9, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:910:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>& ap_int_base<9, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test.cpp:13:40)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator++(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test.cpp:13:52)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test.cpp:15:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test.cpp:15:13)
INFO: [HLS 214-131] Inlining function 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test.cpp:13:45)
WARNING: [HLS 214-167] The program may have out of bound array access (mk1/test.cpp:17:10)
WARNING: [HLS 214-167] The program may have out of bound array access (mk1/test.cpp:17:10)
WARNING: [HLS 214-167] The program may have out of bound array access (mk1/test.cpp:17:10)
WARNING: [HLS 214-167] The program may have out of bound array access (mk1/test.cpp:17:10)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.012 seconds; current allocated memory: 188.166 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 188.167 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.193 seconds; current allocated memory: 194.407 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 202.235 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_13_2' (mk1/test.cpp:13) in function 'test_scalaire' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.147 seconds; current allocated memory: 230.873 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_10_1' (mk1/test.cpp:12:9) in function 'test_scalaire'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 228.284 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_10_1_VITIS_LOOP_13_2'.
WARNING: [HLS 200-885] The II Violation in module 'test_scalaire' (loop 'VITIS_LOOP_10_1_VITIS_LOOP_13_2'): Unable to schedule bus request operation ('gmem_load_1_req', mk1/test.cpp:15) on port 'gmem' (mk1/test.cpp:15) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'test_scalaire' (loop 'VITIS_LOOP_10_1_VITIS_LOOP_13_2'): Unable to schedule bus request operation ('gmem_load_2_req', mk1/test.cpp:17) on port 'gmem' (mk1/test.cpp:17) due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Discarding stage scheduling solution.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 25, loop 'VITIS_LOOP_10_1_VITIS_LOOP_13_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.288 seconds; current allocated memory: 228.762 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 229.110 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire' pipeline 'VITIS_LOOP_10_1_VITIS_LOOP_13_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.232 seconds; current allocated memory: 230.294 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.591 seconds; current allocated memory: 235.374 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.479 seconds; current allocated memory: 240.592 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 10.562 seconds; current allocated memory: 240.578 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 11.81 seconds; peak allocated memory: 1.051 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -rtl vhdl 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file mk1/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 14.393 seconds; current allocated memory: 192.358 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test.cpp:5:9
WARNING: [HLS 207-5301] unused parameter 'print': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.199 seconds; current allocated memory: 186.853 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<9, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint<9, false>(ap_int_base<9, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:910:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>& ap_int_base<9, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test.cpp:13:40)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator++(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test.cpp:13:52)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test.cpp:15:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test.cpp:15:13)
INFO: [HLS 214-131] Inlining function 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test.cpp:13:45)
WARNING: [HLS 214-167] The program may have out of bound array access (mk1/test.cpp:17:10)
WARNING: [HLS 214-167] The program may have out of bound array access (mk1/test.cpp:17:10)
WARNING: [HLS 214-167] The program may have out of bound array access (mk1/test.cpp:17:10)
WARNING: [HLS 214-167] The program may have out of bound array access (mk1/test.cpp:17:10)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.787 seconds; current allocated memory: 188.200 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 188.200 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 194.444 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 202.275 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_13_2' (mk1/test.cpp:13) in function 'test_scalaire' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 230.917 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_10_1' (mk1/test.cpp:12:9) in function 'test_scalaire'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 228.379 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_10_1_VITIS_LOOP_13_2'.
WARNING: [HLS 200-885] The II Violation in module 'test_scalaire' (loop 'VITIS_LOOP_10_1_VITIS_LOOP_13_2'): Unable to schedule bus request operation ('gmem_load_1_req', mk1/test.cpp:15) on port 'gmem' (mk1/test.cpp:15) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'test_scalaire' (loop 'VITIS_LOOP_10_1_VITIS_LOOP_13_2'): Unable to schedule bus request operation ('gmem_load_2_req', mk1/test.cpp:17) on port 'gmem' (mk1/test.cpp:17) due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Discarding stage scheduling solution.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 25, loop 'VITIS_LOOP_10_1_VITIS_LOOP_13_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.195 seconds; current allocated memory: 228.833 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.157 seconds; current allocated memory: 229.217 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.195 seconds; current allocated memory: 230.342 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.521 seconds; current allocated memory: 235.431 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.443 seconds; current allocated memory: 240.716 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 10.055 seconds; current allocated memory: 240.702 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 11.503 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file mk1/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 13.154 seconds; current allocated memory: 192.435 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.061 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test.cpp:5:9
WARNING: [HLS 207-5301] unused parameter 'print': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.089 seconds; current allocated memory: 186.853 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<9, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint<9, false>(ap_int_base<9, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:910:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>& ap_int_base<9, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test.cpp:13:40)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator++(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test.cpp:13:52)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test.cpp:15:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test.cpp:15:13)
INFO: [HLS 214-131] Inlining function 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test.cpp:13:45)
WARNING: [HLS 214-167] The program may have out of bound array access (mk1/test.cpp:17:10)
WARNING: [HLS 214-167] The program may have out of bound array access (mk1/test.cpp:17:10)
WARNING: [HLS 214-167] The program may have out of bound array access (mk1/test.cpp:17:10)
WARNING: [HLS 214-167] The program may have out of bound array access (mk1/test.cpp:17:10)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.903 seconds; current allocated memory: 188.200 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 188.200 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.079 seconds; current allocated memory: 194.447 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 202.281 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_13_2' (mk1/test.cpp:13) in function 'test_scalaire' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 230.927 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_10_1' (mk1/test.cpp:12:9) in function 'test_scalaire'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 228.421 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_10_1_VITIS_LOOP_13_2'.
INFO: [SCHED 204-61] Discarding stage scheduling solution.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 24, loop 'VITIS_LOOP_10_1_VITIS_LOOP_13_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 228.882 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.159 seconds; current allocated memory: 229.278 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.236 seconds; current allocated memory: 231.014 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.603 seconds; current allocated memory: 236.193 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.67 seconds; current allocated memory: 242.801 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 10.445 seconds; current allocated memory: 242.787 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 11.745 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.044 seconds; current allocated memory: 1.051 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test.cpp:5:9
WARNING: [HLS 207-5301] unused parameter 'print': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.951 seconds; current allocated memory: 186.819 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<9, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint<9, false>(ap_int_base<9, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:910:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>& ap_int_base<9, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test.cpp:13:40)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator++(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test.cpp:13:52)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test.cpp:15:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test.cpp:15:13)
INFO: [HLS 214-131] Inlining function 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test.cpp:13:45)
WARNING: [HLS 214-167] The program may have out of bound array access (mk1/test.cpp:17:10)
WARNING: [HLS 214-167] The program may have out of bound array access (mk1/test.cpp:17:10)
WARNING: [HLS 214-167] The program may have out of bound array access (mk1/test.cpp:17:10)
WARNING: [HLS 214-167] The program may have out of bound array access (mk1/test.cpp:17:10)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.702 seconds; current allocated memory: 188.166 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 188.167 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 194.414 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 202.246 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_13_2' (mk1/test.cpp:13) in function 'test_scalaire' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.138 seconds; current allocated memory: 230.909 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_10_1' (mk1/test.cpp:12:9) in function 'test_scalaire'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 228.398 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_10_1_VITIS_LOOP_13_2'.
INFO: [SCHED 204-61] Discarding stage scheduling solution.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 24, loop 'VITIS_LOOP_10_1_VITIS_LOOP_13_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.178 seconds; current allocated memory: 228.859 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.156 seconds; current allocated memory: 229.260 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.197 seconds; current allocated memory: 230.979 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.563 seconds; current allocated memory: 236.129 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.647 seconds; current allocated memory: 242.672 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 9.973 seconds; current allocated memory: 242.658 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 11.252 seconds; peak allocated memory: 1.051 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file mk1/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 13.741 seconds; current allocated memory: 194.074 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test2.cpp' ... 
WARNING: [HLS 207-5532] unexpected pragma parameter 's_axi': mk1/test2.cpp:6:23
WARNING: [HLS 207-5532] unexpected pragma parameter 's_axi': mk1/test2.cpp:7:23
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test2.cpp:5:9
WARNING: [HLS 207-5301] unused parameter 'print': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:792:16
WARNING: [HLS 207-5532] unexpected pragma parameter 's_axi': mk1/test2.cpp:6:23
WARNING: [HLS 207-5532] unexpected pragma parameter 's_axi': mk1/test2.cpp:7:23
INFO: [HLS 200-10] Analyzing design file 'mk1/test.cpp' ... 
WARNING: [HLS 207-5532] unexpected pragma parameter 'bundle': mk1/test.cpp:9:45
WARNING: [HLS 207-5532] unexpected pragma parameter 'bundle': mk1/test.cpp:10:45
WARNING: [HLS 207-5532] unexpected pragma parameter 'bundle': mk1/test.cpp:11:48
ERROR: [HLS 207-3771] use of undeclared identifier 'A': mk1/test.cpp:18:11
ERROR: [HLS 207-3771] use of undeclared identifier 'B': mk1/test.cpp:18:16
ERROR: [HLS 207-3771] use of undeclared identifier 'res': mk1/test.cpp:20:3
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test.cpp:8:9
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.539 seconds; current allocated memory: 186.981 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 6.891 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test2.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test2.cpp:5:9
WARNING: [HLS 207-5301] unused parameter 'print': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:792:16
INFO: [HLS 200-10] Analyzing design file 'mk1/test.cpp' ... 
WARNING: [HLS 207-5532] unexpected pragma parameter 'bundle': mk1/test.cpp:9:45
WARNING: [HLS 207-5532] unexpected pragma parameter 'bundle': mk1/test.cpp:10:45
WARNING: [HLS 207-5532] unexpected pragma parameter 'bundle': mk1/test.cpp:11:48
ERROR: [HLS 207-3771] use of undeclared identifier 'A': mk1/test.cpp:18:11
ERROR: [HLS 207-3771] use of undeclared identifier 'B': mk1/test.cpp:18:16
ERROR: [HLS 207-3771] use of undeclared identifier 'res': mk1/test.cpp:20:3
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test.cpp:8:9
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.866 seconds; current allocated memory: 186.948 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 6.097 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.044 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test.cpp' ... 
WARNING: [HLS 207-5532] unexpected pragma parameter 'bundle': mk1/test.cpp:9:45
WARNING: [HLS 207-5532] unexpected pragma parameter 'bundle': mk1/test.cpp:10:45
WARNING: [HLS 207-5532] unexpected pragma parameter 'bundle': mk1/test.cpp:11:48
ERROR: [HLS 207-3771] use of undeclared identifier 'A': mk1/test.cpp:18:11
ERROR: [HLS 207-3771] use of undeclared identifier 'B': mk1/test.cpp:18:16
ERROR: [HLS 207-3771] use of undeclared identifier 'res': mk1/test.cpp:20:3
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test.cpp:8:9
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.016 seconds; current allocated memory: 186.279 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 2.205 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.046 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test2.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test2.cpp:5:9
WARNING: [HLS 207-5301] unused parameter 'print': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:792:16
INFO: [HLS 200-10] Analyzing design file 'mk1/test.cpp' ... 
WARNING: [HLS 207-5532] unexpected pragma parameter 'bundle': mk1/test.cpp:9:45
WARNING: [HLS 207-5532] unexpected pragma parameter 'bundle': mk1/test.cpp:10:45
WARNING: [HLS 207-5532] unexpected pragma parameter 'bundle': mk1/test.cpp:11:48
ERROR: [HLS 207-3771] use of undeclared identifier 'A': mk1/test.cpp:18:11
ERROR: [HLS 207-3771] use of undeclared identifier 'B': mk1/test.cpp:18:16
ERROR: [HLS 207-3771] use of undeclared identifier 'res': mk1/test.cpp:20:3
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test.cpp:8:9
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.851 seconds; current allocated memory: 186.948 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 6.094 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test2.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test2.cpp:5:9
WARNING: [HLS 207-5301] unused parameter 'print': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.921 seconds; current allocated memory: 186.871 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<9, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint<9, false>(ap_int_base<9, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:910:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>& ap_int_base<9, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:13:40)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator++(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:13:52)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:13)
INFO: [HLS 214-131] Inlining function 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:13:45)
WARNING: [HLS 214-167] The program may have out of bound array access (mk1/test2.cpp:17:10)
WARNING: [HLS 214-167] The program may have out of bound array access (mk1/test2.cpp:17:10)
WARNING: [HLS 214-167] The program may have out of bound array access (mk1/test2.cpp:17:10)
WARNING: [HLS 214-167] The program may have out of bound array access (mk1/test2.cpp:17:10)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.004 seconds; current allocated memory: 188.217 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 188.218 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 194.465 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 202.297 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_13_2' (mk1/test2.cpp:13) in function 'test_scalaire' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 230.945 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_10_1' (mk1/test2.cpp:12:9) in function 'test_scalaire'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 228.388 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_10_1_VITIS_LOOP_13_2'.
INFO: [SCHED 204-61] Discarding stage scheduling solution.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 24, loop 'VITIS_LOOP_10_1_VITIS_LOOP_13_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.255 seconds; current allocated memory: 228.865 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.161 seconds; current allocated memory: 229.309 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.234 seconds; current allocated memory: 230.985 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.613 seconds; current allocated memory: 236.194 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.753 seconds; current allocated memory: 242.800 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 10.671 seconds; current allocated memory: 242.786 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 11.882 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file mk1/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 14.144 seconds; current allocated memory: 194.096 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test2.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test2.cpp:5:9
WARNING: [HLS 207-5301] unused parameter 'print': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.915 seconds; current allocated memory: 186.886 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<9, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint<9, false>(ap_int_base<9, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:910:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>& ap_int_base<9, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:13:40)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator++(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:13:52)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:13)
INFO: [HLS 214-131] Inlining function 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:13:45)
WARNING: [HLS 214-167] The program may have out of bound array access (mk1/test2.cpp:17:10)
WARNING: [HLS 214-167] The program may have out of bound array access (mk1/test2.cpp:17:10)
WARNING: [HLS 214-167] The program may have out of bound array access (mk1/test2.cpp:17:10)
WARNING: [HLS 214-167] The program may have out of bound array access (mk1/test2.cpp:17:10)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.665 seconds; current allocated memory: 188.232 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 188.233 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 194.480 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 202.312 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_13_2' (mk1/test2.cpp:13) in function 'test_scalaire' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 230.960 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_10_1' (mk1/test2.cpp:12:9) in function 'test_scalaire'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 228.419 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_10_1_VITIS_LOOP_13_2'.
INFO: [SCHED 204-61] Discarding stage scheduling solution.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 24, loop 'VITIS_LOOP_10_1_VITIS_LOOP_13_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.185 seconds; current allocated memory: 228.896 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.152 seconds; current allocated memory: 229.310 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.224 seconds; current allocated memory: 231.031 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.585 seconds; current allocated memory: 236.225 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.651 seconds; current allocated memory: 242.910 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 9.931 seconds; current allocated memory: 242.896 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 11.251 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test2.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test2.cpp:5:9
WARNING: [HLS 207-5301] unused parameter 'print': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.943 seconds; current allocated memory: 186.886 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<9, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint<9, false>(ap_int_base<9, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:910:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>& ap_int_base<9, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:13:40)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator++(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:13:52)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:13)
INFO: [HLS 214-131] Inlining function 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:13:45)
WARNING: [HLS 214-167] The program may have out of bound array access (mk1/test2.cpp:17:10)
WARNING: [HLS 214-167] The program may have out of bound array access (mk1/test2.cpp:17:10)
WARNING: [HLS 214-167] The program may have out of bound array access (mk1/test2.cpp:17:10)
WARNING: [HLS 214-167] The program may have out of bound array access (mk1/test2.cpp:17:10)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.677 seconds; current allocated memory: 188.232 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 188.233 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 194.481 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 202.313 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_13_2' (mk1/test2.cpp:13) in function 'test_scalaire' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 230.960 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_10_1' (mk1/test2.cpp:12:9) in function 'test_scalaire'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 228.419 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_10_1_VITIS_LOOP_13_2'.
INFO: [SCHED 204-61] Discarding stage scheduling solution.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 24, loop 'VITIS_LOOP_10_1_VITIS_LOOP_13_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.175 seconds; current allocated memory: 228.896 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.157 seconds; current allocated memory: 229.310 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.203 seconds; current allocated memory: 231.032 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.571 seconds; current allocated memory: 236.226 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.652 seconds; current allocated memory: 242.910 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 9.947 seconds; current allocated memory: 242.896 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 11.225 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.048 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test2.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test2.cpp:5:9
WARNING: [HLS 207-5301] unused parameter 'print': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.073 seconds; current allocated memory: 186.886 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<9, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint<9, false>(ap_int_base<9, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:910:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>& ap_int_base<9, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:13:40)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator++(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:13:52)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:13)
INFO: [HLS 214-131] Inlining function 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:13:45)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.6 seconds; current allocated memory: 188.216 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 188.217 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 194.480 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 202.312 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_13_2' (mk1/test2.cpp:13) in function 'test_scalaire' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 230.959 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_10_1' (mk1/test2.cpp:12:9) in function 'test_scalaire'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 228.435 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_10_1_VITIS_LOOP_13_2'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire' (loop 'VITIS_LOOP_10_1_VITIS_LOOP_13_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus response operation ('bus_res_addr_resp', mk1/test2.cpp:17) on port 'bus_res' (mk1/test2.cpp:17) and bus request operation ('bus_res_load_req', mk1/test2.cpp:17) on port 'bus_res' (mk1/test2.cpp:17).
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire' (loop 'VITIS_LOOP_10_1_VITIS_LOOP_13_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus response operation ('bus_res_addr_resp', mk1/test2.cpp:17) on port 'bus_res' (mk1/test2.cpp:17) and bus request operation ('bus_res_load_req', mk1/test2.cpp:17) on port 'bus_res' (mk1/test2.cpp:17).
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire' (loop 'VITIS_LOOP_10_1_VITIS_LOOP_13_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus response operation ('bus_res_addr_resp', mk1/test2.cpp:17) on port 'bus_res' (mk1/test2.cpp:17) and bus request operation ('bus_res_load_req', mk1/test2.cpp:17) on port 'bus_res' (mk1/test2.cpp:17).
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire' (loop 'VITIS_LOOP_10_1_VITIS_LOOP_13_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus response operation ('bus_res_addr_resp', mk1/test2.cpp:17) on port 'bus_res' (mk1/test2.cpp:17) and bus request operation ('bus_res_load_req', mk1/test2.cpp:17) on port 'bus_res' (mk1/test2.cpp:17).
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire' (loop 'VITIS_LOOP_10_1_VITIS_LOOP_13_2'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between bus response operation ('bus_res_addr_resp', mk1/test2.cpp:17) on port 'bus_res' (mk1/test2.cpp:17) and bus request operation ('bus_res_load_req', mk1/test2.cpp:17) on port 'bus_res' (mk1/test2.cpp:17).
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire' (loop 'VITIS_LOOP_10_1_VITIS_LOOP_13_2'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between bus response operation ('bus_res_addr_resp', mk1/test2.cpp:17) on port 'bus_res' (mk1/test2.cpp:17) and bus request operation ('bus_res_load_req', mk1/test2.cpp:17) on port 'bus_res' (mk1/test2.cpp:17).
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire' (loop 'VITIS_LOOP_10_1_VITIS_LOOP_13_2'): Unable to enforce a carried dependence constraint (II = 17, distance = 1, offset = 1) between bus response operation ('bus_res_addr_resp', mk1/test2.cpp:17) on port 'bus_res' (mk1/test2.cpp:17) and bus request operation ('bus_res_load_req', mk1/test2.cpp:17) on port 'bus_res' (mk1/test2.cpp:17).
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire' (loop 'VITIS_LOOP_10_1_VITIS_LOOP_13_2'): Unable to enforce a carried dependence constraint (II = 18, distance = 1, offset = 1) between bus response operation ('bus_res_addr_resp', mk1/test2.cpp:17) on port 'bus_res' (mk1/test2.cpp:17) and bus request operation ('bus_res_load_req', mk1/test2.cpp:17) on port 'bus_res' (mk1/test2.cpp:17).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 19, Depth = 24, loop 'VITIS_LOOP_10_1_VITIS_LOOP_13_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.235 seconds; current allocated memory: 228.917 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.162 seconds; current allocated memory: 229.343 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.211 seconds; current allocated memory: 231.177 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.591 seconds; current allocated memory: 236.350 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.655 seconds; current allocated memory: 243.017 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 10.084 seconds; current allocated memory: 243.003 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 11.366 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.047 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test2.cpp' ... 
WARNING: [HLS 207-5535] Unsupported interface port data type in '#pragma HLS interface m_axi': mk1/test2.cpp:8:34
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test2.cpp:5:9
WARNING: [HLS 207-5301] unused parameter 'print': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:792:16
WARNING: [HLS 207-5535] Unsupported interface port data type in '#pragma HLS interface m_axi': mk1/test2.cpp:8:34
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.942 seconds; current allocated memory: 186.888 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<9, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint<9, false>(ap_int_base<9, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:910:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>& ap_int_base<9, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint(int)' into 'test_scalaire(float*, float*, float)' (mk1/test2.cpp:13:40)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator++(int)' into 'test_scalaire(float*, float*, float)' (mk1/test2.cpp:13:52)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float)' (mk1/test2.cpp:15:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float)' (mk1/test2.cpp:15:13)
INFO: [HLS 214-131] Inlining function 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float)' (mk1/test2.cpp:13:45)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.579 seconds; current allocated memory: 187.571 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 187.571 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 193.693 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'test_scalaire' (mk1/test2.cpp:3) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 201.590 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 229.687 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 226.369 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 226.611 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 226.718 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B' and 'return' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_A_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_A_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_A_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_A_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_A_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_A_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_A_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_A_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_A_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_A_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_A_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_A_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_A_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_A_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_A_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_A_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_A_WID' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_A_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_A_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_A_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_A_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_A_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_B_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_B_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_B_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_B_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_B_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_B_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_B_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_B_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_B_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_B_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_B_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_B_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_B_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_B_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_B_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_B_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_B_WID' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_B_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_B_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_B_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_B_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_B_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_scalaire/res' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.305 seconds; current allocated memory: 227.276 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.236 seconds; current allocated memory: 229.963 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.518 seconds; current allocated memory: 235.829 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-789] **** Estimated Fmax: 0.00 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 10.34 seconds; current allocated memory: 235.816 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 11.523 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.046 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test2.cpp' ... 
WARNING: [HLS 207-5535] Unsupported interface port data type in '#pragma HLS interface m_axi': mk1/test2.cpp:8:34
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test2.cpp:5:9
WARNING: [HLS 207-5301] unused parameter 'print': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:792:16
WARNING: [HLS 207-5535] Unsupported interface port data type in '#pragma HLS interface m_axi': mk1/test2.cpp:8:34
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.031 seconds; current allocated memory: 186.888 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<9, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint<9, false>(ap_int_base<9, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:910:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>& ap_int_base<9, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint(int)' into 'test_scalaire(float*, float*, float)' (mk1/test2.cpp:11:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator++(int)' into 'test_scalaire(float*, float*, float)' (mk1/test2.cpp:11:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float)' (mk1/test2.cpp:13:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float)' (mk1/test2.cpp:13:13)
INFO: [HLS 214-131] Inlining function 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float)' (mk1/test2.cpp:11:44)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.686 seconds; current allocated memory: 187.555 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.038 seconds; current allocated memory: 187.556 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 193.670 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'test_scalaire' (mk1/test2.cpp:3) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 201.571 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 229.684 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 226.351 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.162 seconds; current allocated memory: 226.608 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.068 seconds; current allocated memory: 226.714 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B' and 'return' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_A_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_A_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_A_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_A_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_A_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_A_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_A_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_A_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_A_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_A_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_A_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_A_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_A_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_A_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_A_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_A_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_A_WID' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_A_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_A_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_A_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_A_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_A_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_B_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_B_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_B_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_B_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_B_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_B_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_B_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_B_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_B_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_B_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_B_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_B_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_B_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_B_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_B_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_B_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_B_WID' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_B_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_B_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_B_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_B_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_B_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_scalaire/res' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.431 seconds; current allocated memory: 227.273 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.265 seconds; current allocated memory: 229.976 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.524 seconds; current allocated memory: 235.826 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-789] **** Estimated Fmax: 0.00 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 10.711 seconds; current allocated memory: 235.812 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 11.999 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.044 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test2.cpp' ... 
WARNING: [HLS 207-5535] Unsupported interface port data type in '#pragma HLS interface m_axi': mk1/test2.cpp:8:34
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test2.cpp:5:9
WARNING: [HLS 207-5301] unused parameter 'print': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:792:16
WARNING: [HLS 207-5535] Unsupported interface port data type in '#pragma HLS interface m_axi': mk1/test2.cpp:8:34
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.978 seconds; current allocated memory: 186.856 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<9, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint<9, false>(ap_int_base<9, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:910:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>& ap_int_base<9, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint(int)' into 'test_scalaire(float*, float*, float)' (mk1/test2.cpp:11:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator++(int)' into 'test_scalaire(float*, float*, float)' (mk1/test2.cpp:11:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float)' (mk1/test2.cpp:13:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float)' (mk1/test2.cpp:13:13)
INFO: [HLS 214-131] Inlining function 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float)' (mk1/test2.cpp:11:44)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.713 seconds; current allocated memory: 187.507 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 187.508 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 193.622 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'test_scalaire' (mk1/test2.cpp:3) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 201.523 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 229.621 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 226.303 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 226.547 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.068 seconds; current allocated memory: 226.682 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B' and 'return' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_A_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_A_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_A_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_A_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_A_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_A_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_A_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_A_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_A_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_A_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_A_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_A_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_A_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_A_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_A_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_A_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_A_WID' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_A_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_A_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_A_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_A_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_A_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_B_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_B_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_B_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_B_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_B_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_B_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_B_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_B_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_B_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_B_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_B_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_B_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_B_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_B_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_B_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_B_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_B_WID' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_B_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_B_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_B_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_B_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_B_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_scalaire/res' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.56 seconds; current allocated memory: 227.240 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.301 seconds; current allocated memory: 229.899 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.589 seconds; current allocated memory: 235.716 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-789] **** Estimated Fmax: 0.00 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 10.962 seconds; current allocated memory: 235.702 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 12.336 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test2.cpp' ... 
WARNING: [HLS 207-5535] Unsupported interface port data type in '#pragma HLS interface m_axi': mk1/test2.cpp:8:34
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test2.cpp:5:9
WARNING: [HLS 207-5301] unused parameter 'print': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:792:16
WARNING: [HLS 207-5535] Unsupported interface port data type in '#pragma HLS interface m_axi': mk1/test2.cpp:8:34
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.952 seconds; current allocated memory: 186.857 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<9, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint<9, false>(ap_int_base<9, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:910:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>& ap_int_base<9, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint(int)' into 'test_scalaire(float*, float*, float&)' (mk1/test2.cpp:11:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator++(int)' into 'test_scalaire(float*, float*, float&)' (mk1/test2.cpp:11:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float&)' (mk1/test2.cpp:13:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float&)' (mk1/test2.cpp:13:13)
INFO: [HLS 214-131] Inlining function 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float&)' (mk1/test2.cpp:11:44)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'VITIS_LOOP_11_1'(mk1/test2.cpp:11:19) has been inferred on port 'bus_A'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:11:19)
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'VITIS_LOOP_11_1'(mk1/test2.cpp:11:19) has been inferred on port 'bus_B'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:11:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.752 seconds; current allocated memory: 188.237 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 188.238 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 194.428 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 202.293 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_11_1' (mk1/test2.cpp:11) in function 'test_scalaire' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 230.846 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 237.685 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_11_1' (loop 'VITIS_LOOP_11_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln13', mk1/test2.cpp:13) of variable 'tmp', mk1/test2.cpp:13 on local variable 'tmp' and 'load' operation ('tmp_load', mk1/test2.cpp:13) on local variable 'tmp'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_11_1' (loop 'VITIS_LOOP_11_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln13', mk1/test2.cpp:13) of variable 'tmp', mk1/test2.cpp:13 on local variable 'tmp' and 'load' operation ('tmp_load', mk1/test2.cpp:13) on local variable 'tmp'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_11_1' (loop 'VITIS_LOOP_11_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln13', mk1/test2.cpp:13) of variable 'tmp', mk1/test2.cpp:13 on local variable 'tmp' and 'load' operation ('tmp_load', mk1/test2.cpp:13) on local variable 'tmp'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_11_1' (loop 'VITIS_LOOP_11_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln13', mk1/test2.cpp:13) of variable 'tmp', mk1/test2.cpp:13 on local variable 'tmp' and 'load' operation ('tmp_load', mk1/test2.cpp:13) on local variable 'tmp'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 12, loop 'VITIS_LOOP_11_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.194 seconds; current allocated memory: 238.038 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 238.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 238.365 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 238.542 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_VITIS_LOOP_11_1' pipeline 'VITIS_LOOP_11_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_B_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_A_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_11_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.351 seconds; current allocated memory: 239.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.232 seconds; current allocated memory: 241.036 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.356 seconds; current allocated memory: 245.581 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.542 seconds; current allocated memory: 251.727 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 10.25 seconds; current allocated memory: 251.713 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 11.517 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.048 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test2.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test2.cpp:8:9
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test2.cpp:5:9
WARNING: [HLS 207-5301] unused parameter 'print': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.017 seconds; current allocated memory: 186.841 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<9, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint<9, false>(ap_int_base<9, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:910:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>& ap_int_base<9, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint(int)' into 'test_scalaire(float*, float*, float&)' (mk1/test2.cpp:11:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator++(int)' into 'test_scalaire(float*, float*, float&)' (mk1/test2.cpp:11:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float&)' (mk1/test2.cpp:13:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float&)' (mk1/test2.cpp:13:13)
INFO: [HLS 214-131] Inlining function 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float&)' (mk1/test2.cpp:11:44)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'VITIS_LOOP_11_1'(mk1/test2.cpp:11:19) has been inferred on port 'bus_A'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:11:19)
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'VITIS_LOOP_11_1'(mk1/test2.cpp:11:19) has been inferred on port 'bus_B'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:11:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.685 seconds; current allocated memory: 188.237 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.038 seconds; current allocated memory: 188.238 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 194.429 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 202.295 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'res' (mk1/test2.cpp:3) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_11_1' (mk1/test2.cpp:11) in function 'test_scalaire' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 230.865 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 237.707 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_11_1' (loop 'VITIS_LOOP_11_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln13', mk1/test2.cpp:13) of variable 'tmp', mk1/test2.cpp:13 on local variable 'tmp' and 'load' operation ('tmp_load', mk1/test2.cpp:13) on local variable 'tmp'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_11_1' (loop 'VITIS_LOOP_11_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln13', mk1/test2.cpp:13) of variable 'tmp', mk1/test2.cpp:13 on local variable 'tmp' and 'load' operation ('tmp_load', mk1/test2.cpp:13) on local variable 'tmp'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_11_1' (loop 'VITIS_LOOP_11_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln13', mk1/test2.cpp:13) of variable 'tmp', mk1/test2.cpp:13 on local variable 'tmp' and 'load' operation ('tmp_load', mk1/test2.cpp:13) on local variable 'tmp'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_11_1' (loop 'VITIS_LOOP_11_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln13', mk1/test2.cpp:13) of variable 'tmp', mk1/test2.cpp:13 on local variable 'tmp' and 'load' operation ('tmp_load', mk1/test2.cpp:13) on local variable 'tmp'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 12, loop 'VITIS_LOOP_11_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.184 seconds; current allocated memory: 238.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 238.248 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 238.356 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 238.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_VITIS_LOOP_11_1' pipeline 'VITIS_LOOP_11_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_B_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_A_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_11_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.354 seconds; current allocated memory: 239.216 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B' and 'res' to AXI-Lite port bus_res.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.216 seconds; current allocated memory: 241.095 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.378 seconds; current allocated memory: 245.666 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.561 seconds; current allocated memory: 252.013 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 10.272 seconds; current allocated memory: 252.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 11.531 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.048 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test2.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test2.cpp:8:9
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test2.cpp:5:9
WARNING: [HLS 207-5301] unused parameter 'print': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.93 seconds; current allocated memory: 186.841 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<9, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint<9, false>(ap_int_base<9, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:910:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>& ap_int_base<9, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint(int)' into 'test_scalaire(float*, float*, float&)' (mk1/test2.cpp:11:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator++(int)' into 'test_scalaire(float*, float*, float&)' (mk1/test2.cpp:11:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float&)' (mk1/test2.cpp:14:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float&)' (mk1/test2.cpp:14:11)
INFO: [HLS 214-131] Inlining function 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float&)' (mk1/test2.cpp:11:44)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'VITIS_LOOP_11_1'(mk1/test2.cpp:11:19) has been inferred on port 'bus_A'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:11:19)
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'VITIS_LOOP_11_1'(mk1/test2.cpp:11:19) has been inferred on port 'bus_B'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:11:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.666 seconds; current allocated memory: 188.237 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.038 seconds; current allocated memory: 188.238 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 194.432 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 202.297 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'res' (mk1/test2.cpp:3) as it is incompatible with its interface mode 's_axilite'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 230.867 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 237.708 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_11_1' (loop 'VITIS_LOOP_11_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln14', mk1/test2.cpp:14) of variable 'tmp', mk1/test2.cpp:14 on local variable 'tmp' and 'load' operation ('tmp_load', mk1/test2.cpp:14) on local variable 'tmp'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_11_1' (loop 'VITIS_LOOP_11_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln14', mk1/test2.cpp:14) of variable 'tmp', mk1/test2.cpp:14 on local variable 'tmp' and 'load' operation ('tmp_load', mk1/test2.cpp:14) on local variable 'tmp'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_11_1' (loop 'VITIS_LOOP_11_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln14', mk1/test2.cpp:14) of variable 'tmp', mk1/test2.cpp:14 on local variable 'tmp' and 'load' operation ('tmp_load', mk1/test2.cpp:14) on local variable 'tmp'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_11_1' (loop 'VITIS_LOOP_11_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln14', mk1/test2.cpp:14) of variable 'tmp', mk1/test2.cpp:14 on local variable 'tmp' and 'load' operation ('tmp_load', mk1/test2.cpp:14) on local variable 'tmp'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 12, loop 'VITIS_LOOP_11_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.196 seconds; current allocated memory: 238.001 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 238.248 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 238.356 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 238.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_VITIS_LOOP_11_1' pipeline 'VITIS_LOOP_11_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_B_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_A_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_11_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.273 seconds; current allocated memory: 239.216 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B' and 'res' to AXI-Lite port bus_res.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.218 seconds; current allocated memory: 241.095 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.362 seconds; current allocated memory: 245.666 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.557 seconds; current allocated memory: 252.013 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 10.083 seconds; current allocated memory: 251.999 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 11.297 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.046 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test2.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test2.cpp:5:9
WARNING: [HLS 207-5301] unused parameter 'print': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.932 seconds; current allocated memory: 186.871 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<9, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint<9, false>(ap_int_base<9, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:910:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>& ap_int_base<9, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:11:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator++(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:11:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:14:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:14:11)
INFO: [HLS 214-131] Inlining function 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:11:44)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'VITIS_LOOP_11_1'(mk1/test2.cpp:11:19) has been inferred on port 'bus_A'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:11:19)
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'VITIS_LOOP_11_1'(mk1/test2.cpp:11:19) has been inferred on port 'bus_B'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:11:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.694 seconds; current allocated memory: 188.205 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 188.205 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.079 seconds; current allocated memory: 194.402 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 202.268 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 230.842 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 237.736 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_11_1' (loop 'VITIS_LOOP_11_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln14', mk1/test2.cpp:14) of variable 'tmp', mk1/test2.cpp:14 on local variable 'tmp' and 'load' operation ('tmp_load', mk1/test2.cpp:14) on local variable 'tmp'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_11_1' (loop 'VITIS_LOOP_11_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln14', mk1/test2.cpp:14) of variable 'tmp', mk1/test2.cpp:14 on local variable 'tmp' and 'load' operation ('tmp_load', mk1/test2.cpp:14) on local variable 'tmp'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_11_1' (loop 'VITIS_LOOP_11_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln14', mk1/test2.cpp:14) of variable 'tmp', mk1/test2.cpp:14 on local variable 'tmp' and 'load' operation ('tmp_load', mk1/test2.cpp:14) on local variable 'tmp'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_11_1' (loop 'VITIS_LOOP_11_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln14', mk1/test2.cpp:14) of variable 'tmp', mk1/test2.cpp:14 on local variable 'tmp' and 'load' operation ('tmp_load', mk1/test2.cpp:14) on local variable 'tmp'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 12, loop 'VITIS_LOOP_11_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.199 seconds; current allocated memory: 238.047 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 238.279 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 238.411 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 238.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_VITIS_LOOP_11_1' pipeline 'VITIS_LOOP_11_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_B_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_A_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_11_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 239.285 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.235 seconds; current allocated memory: 241.480 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.398 seconds; current allocated memory: 246.141 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.668 seconds; current allocated memory: 252.783 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 10.354 seconds; current allocated memory: 252.769 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 11.57 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file mk1/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 13.989 seconds; current allocated memory: 194.035 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.046 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test2.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test2.cpp:5:9
WARNING: [HLS 207-5301] unused parameter 'print': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.966 seconds; current allocated memory: 186.855 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<9, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint<9, false>(ap_int_base<9, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:910:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>& ap_int_base<9, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:11:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator++(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:11:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:14:15)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:14:10)
INFO: [HLS 214-131] Inlining function 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:11:44)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'VITIS_LOOP_11_1'(mk1/test2.cpp:11:19) has been inferred on port 'bus_A'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:11:19)
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'VITIS_LOOP_11_1'(mk1/test2.cpp:11:19) has been inferred on port 'bus_B'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:11:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.704 seconds; current allocated memory: 188.251 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 188.252 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 194.473 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 202.331 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 230.880 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 237.799 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_11_1' (loop 'VITIS_LOOP_11_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('empty_write_ln15', mk1/test2.cpp:15) of variable 'add', mk1/test2.cpp:15 on local variable 'empty' and 'load' operation ('p_load', mk1/test2.cpp:15) on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_11_1' (loop 'VITIS_LOOP_11_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('empty_write_ln15', mk1/test2.cpp:15) of variable 'add', mk1/test2.cpp:15 on local variable 'empty' and 'load' operation ('p_load', mk1/test2.cpp:15) on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_11_1' (loop 'VITIS_LOOP_11_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('empty_write_ln15', mk1/test2.cpp:15) of variable 'add', mk1/test2.cpp:15 on local variable 'empty' and 'load' operation ('p_load', mk1/test2.cpp:15) on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_11_1' (loop 'VITIS_LOOP_11_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('empty_write_ln15', mk1/test2.cpp:15) of variable 'add', mk1/test2.cpp:15 on local variable 'empty' and 'load' operation ('p_load', mk1/test2.cpp:15) on local variable 'empty'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 12, loop 'VITIS_LOOP_11_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.188 seconds; current allocated memory: 238.099 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 238.320 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 238.494 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 238.733 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_VITIS_LOOP_11_1' pipeline 'VITIS_LOOP_11_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_B_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_A_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_11_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.338 seconds; current allocated memory: 239.388 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.214 seconds; current allocated memory: 241.614 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.397 seconds; current allocated memory: 246.349 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.671 seconds; current allocated memory: 253.069 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 10.367 seconds; current allocated memory: 253.055 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 11.581 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.053 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test2.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test2.cpp:5:9
WARNING: [HLS 207-5301] unused parameter 'print': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.098 seconds; current allocated memory: 186.855 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<9, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint<9, false>(ap_int_base<9, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:910:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>& ap_int_base<9, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:11:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator++(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:11:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:14:15)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:14:10)
INFO: [HLS 214-131] Inlining function 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:11:44)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'VITIS_LOOP_11_1'(mk1/test2.cpp:11:19) has been inferred on port 'bus_A'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:11:19)
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'VITIS_LOOP_11_1'(mk1/test2.cpp:11:19) has been inferred on port 'bus_B'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:11:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.68 seconds; current allocated memory: 188.251 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 188.252 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 194.473 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 202.331 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 230.880 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 237.798 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_11_1' (loop 'VITIS_LOOP_11_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('empty_write_ln15', mk1/test2.cpp:15) of variable 'add', mk1/test2.cpp:15 on local variable 'empty' and 'load' operation ('p_load', mk1/test2.cpp:15) on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_11_1' (loop 'VITIS_LOOP_11_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('empty_write_ln15', mk1/test2.cpp:15) of variable 'add', mk1/test2.cpp:15 on local variable 'empty' and 'load' operation ('p_load', mk1/test2.cpp:15) on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_11_1' (loop 'VITIS_LOOP_11_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('empty_write_ln15', mk1/test2.cpp:15) of variable 'add', mk1/test2.cpp:15 on local variable 'empty' and 'load' operation ('p_load', mk1/test2.cpp:15) on local variable 'empty'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'VITIS_LOOP_11_1'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'test_scalaire_Pipeline_VITIS_LOOP_11_1' consists of the following:	'fadd' operation ('add', mk1/test2.cpp:15) [36]  (7.26 ns)
	'store' operation ('empty_write_ln15', mk1/test2.cpp:15) of variable 'add', mk1/test2.cpp:15 on local variable 'empty' [37]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.181 seconds; current allocated memory: 238.096 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 238.315 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 238.490 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 238.729 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_VITIS_LOOP_11_1' pipeline 'VITIS_LOOP_11_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_B_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_A_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_11_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.311 seconds; current allocated memory: 239.368 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.223 seconds; current allocated memory: 241.595 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.388 seconds; current allocated memory: 246.272 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.669 seconds; current allocated memory: 253.021 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 113.07 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 10.462 seconds; current allocated memory: 253.007 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 11.734 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.051 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test2.cpp' ... 
ERROR: [HLS 207-3661] array type 'float [256]' is not assignable: mk1/test2.cpp:14:6
ERROR: [HLS 207-3772] use of undeclared identifier 'temp'; did you mean 'tmp'?: mk1/test2.cpp:19:12
INFO: [HLS 207-4431] 'tmp' declared here: mk1/test2.cpp:10:8
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test2.cpp:5:9
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.077 seconds; current allocated memory: 186.260 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 2.305 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test2.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test2.cpp:5:9
WARNING: [HLS 207-5301] unused parameter 'print': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.936 seconds; current allocated memory: 186.854 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<9, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint<9, false>(ap_int_base<9, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:910:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>& ap_int_base<9, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:11:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator++(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:16:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:19:16)
INFO: [HLS 214-131] Inlining function 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:16:44)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:16:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator++(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:11:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:14:6)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:14:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:14:13)
INFO: [HLS 214-131] Inlining function 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:11:44)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'VITIS_LOOP_11_1'(mk1/test2.cpp:11:19) has been inferred on port 'bus_A'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:11:19)
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'VITIS_LOOP_11_1'(mk1/test2.cpp:11:19) has been inferred on port 'bus_B'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:11:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.771 seconds; current allocated memory: 188.355 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 188.356 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.079 seconds; current allocated memory: 194.619 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 202.441 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 231.067 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'tmp' (mk1/test2.cpp:14:9)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 247.769 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'VITIS_LOOP_11_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 248.040 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 248.216 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_2'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_16_2' (loop 'VITIS_LOOP_16_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('empty_write_ln19', mk1/test2.cpp:19) of variable 'add', mk1/test2.cpp:19 on local variable 'empty' and 'load' operation ('p_load', mk1/test2.cpp:19) on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_16_2' (loop 'VITIS_LOOP_16_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('empty_write_ln19', mk1/test2.cpp:19) of variable 'add', mk1/test2.cpp:19 on local variable 'empty' and 'load' operation ('p_load', mk1/test2.cpp:19) on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_16_2' (loop 'VITIS_LOOP_16_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('empty_write_ln19', mk1/test2.cpp:19) of variable 'add', mk1/test2.cpp:19 on local variable 'empty' and 'load' operation ('p_load', mk1/test2.cpp:19) on local variable 'empty'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 7, loop 'VITIS_LOOP_16_2'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'test_scalaire_Pipeline_VITIS_LOOP_16_2' consists of the following:	'fadd' operation ('add', mk1/test2.cpp:19) [23]  (7.26 ns)
	'store' operation ('empty_write_ln19', mk1/test2.cpp:19) of variable 'add', mk1/test2.cpp:19 on local variable 'empty' [24]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 248.354 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 248.462 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 248.598 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 248.829 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_VITIS_LOOP_11_1' pipeline 'VITIS_LOOP_11_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_A_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_B_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_11_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.302 seconds; current allocated memory: 249.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_VITIS_LOOP_16_2' pipeline 'VITIS_LOOP_16_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_16_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.165 seconds; current allocated memory: 250.382 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.187 seconds; current allocated memory: 252.424 MB.
INFO: [RTMG 210-278] Implementing memory 'test_scalaire_tmp_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.437 seconds; current allocated memory: 257.505 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.685 seconds; current allocated memory: 264.332 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 113.07 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 10.783 seconds; current allocated memory: 264.318 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 12.019 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test2.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test2.cpp:5:9
WARNING: [HLS 207-5301] unused parameter 'print': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.953 seconds; current allocated memory: 186.855 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<9, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint<9, false>(ap_int_base<9, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:910:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>& ap_int_base<9, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:11:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator++(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:16:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:18:17)
INFO: [HLS 214-131] Inlining function 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:16:44)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:16:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator++(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:11:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:14:6)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:14:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:14:13)
INFO: [HLS 214-131] Inlining function 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:11:44)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'VITIS_LOOP_11_1'(mk1/test2.cpp:11:19) has been inferred on port 'bus_A'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:11:19)
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'VITIS_LOOP_11_1'(mk1/test2.cpp:11:19) has been inferred on port 'bus_B'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:11:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.7 seconds; current allocated memory: 188.355 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 188.356 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 194.619 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 202.440 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_16_2' (mk1/test2.cpp:16) in function 'test_scalaire' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 231.069 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'tmp' (mk1/test2.cpp:14:9)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 247.775 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'VITIS_LOOP_11_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.147 seconds; current allocated memory: 248.046 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 248.221 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_2'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_16_2' (loop 'VITIS_LOOP_16_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('empty_write_ln18', mk1/test2.cpp:18) of variable 'add', mk1/test2.cpp:18 on local variable 'empty' and 'load' operation ('p_load', mk1/test2.cpp:18) on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_16_2' (loop 'VITIS_LOOP_16_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('empty_write_ln18', mk1/test2.cpp:18) of variable 'add', mk1/test2.cpp:18 on local variable 'empty' and 'load' operation ('p_load', mk1/test2.cpp:18) on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_16_2' (loop 'VITIS_LOOP_16_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('empty_write_ln18', mk1/test2.cpp:18) of variable 'add', mk1/test2.cpp:18 on local variable 'empty' and 'load' operation ('p_load', mk1/test2.cpp:18) on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_16_2' (loop 'VITIS_LOOP_16_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('empty_write_ln18', mk1/test2.cpp:18) of variable 'add', mk1/test2.cpp:18 on local variable 'empty' and 'load' operation ('p_load', mk1/test2.cpp:18) on local variable 'empty'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 8, loop 'VITIS_LOOP_16_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 248.360 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 248.473 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 248.609 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 248.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_VITIS_LOOP_11_1' pipeline 'VITIS_LOOP_11_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_A_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_B_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_11_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.335 seconds; current allocated memory: 249.437 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_VITIS_LOOP_16_2' pipeline 'VITIS_LOOP_16_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_16_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.186 seconds; current allocated memory: 250.402 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.194 seconds; current allocated memory: 252.444 MB.
INFO: [RTMG 210-278] Implementing memory 'test_scalaire_tmp_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.429 seconds; current allocated memory: 257.526 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.69 seconds; current allocated memory: 264.398 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 10.754 seconds; current allocated memory: 264.384 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 12.039 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.044 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test2.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test2.cpp:5:9
WARNING: [HLS 207-5301] unused parameter 'print': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.963 seconds; current allocated memory: 186.854 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<9, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint<9, false>(ap_int_base<9, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:910:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>& ap_int_base<9, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:11:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator++(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:11:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:16:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:6)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:13)
INFO: [HLS 214-131] Inlining function 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:11:44)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'VITIS_LOOP_11_1'(mk1/test2.cpp:11:19) has been inferred on port 'bus_A'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:11:19)
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'VITIS_LOOP_11_1'(mk1/test2.cpp:11:19) has been inferred on port 'bus_B'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:11:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.655 seconds; current allocated memory: 188.268 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 188.269 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 194.490 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 202.336 MB.
INFO: [XFORM 203-501] Unrolling loop 'VITIS_LOOP_11_1' (mk1/test2.cpp:11) in function 'test_scalaire' partially with a factor of 8.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 230.954 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 238.068 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_11_1' (loop 'VITIS_LOOP_11_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('empty_write_ln16', mk1/test2.cpp:16) of variable 'add_7', mk1/test2.cpp:16 on local variable 'empty' and 'load' operation ('p_load', mk1/test2.cpp:16) on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_11_1' (loop 'VITIS_LOOP_11_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('empty_write_ln16', mk1/test2.cpp:16) of variable 'add_7', mk1/test2.cpp:16 on local variable 'empty' and 'load' operation ('p_load', mk1/test2.cpp:16) on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_11_1' (loop 'VITIS_LOOP_11_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('empty_write_ln16', mk1/test2.cpp:16) of variable 'add_7', mk1/test2.cpp:16 on local variable 'empty' and 'load' operation ('p_load', mk1/test2.cpp:16) on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_11_1' (loop 'VITIS_LOOP_11_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('empty_write_ln16', mk1/test2.cpp:16) of variable 'add_7', mk1/test2.cpp:16 on local variable 'empty' and 'load' operation ('p_load', mk1/test2.cpp:16) on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_11_1' (loop 'VITIS_LOOP_11_1'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation ('empty_write_ln16', mk1/test2.cpp:16) of variable 'add_7', mk1/test2.cpp:16 on local variable 'empty' and 'load' operation ('p_load', mk1/test2.cpp:16) on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_11_1' (loop 'VITIS_LOOP_11_1'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation ('empty_write_ln16', mk1/test2.cpp:16) of variable 'add_7', mk1/test2.cpp:16 on local variable 'empty' and 'load' operation ('p_load', mk1/test2.cpp:16) on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_11_1' (loop 'VITIS_LOOP_11_1'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation ('empty_write_ln16', mk1/test2.cpp:16) of variable 'add_7', mk1/test2.cpp:16 on local variable 'empty' and 'load' operation ('p_load', mk1/test2.cpp:16) on local variable 'empty'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 32, Depth = 37, loop 'VITIS_LOOP_11_1'
WARNING: [HLS 200-871] Estimated clock period (14.512ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'test_scalaire_Pipeline_VITIS_LOOP_11_1' consists of the following:	'fadd' operation ('add', mk1/test2.cpp:16) [35]  (7.26 ns)
	'fadd' operation ('add_1', mk1/test2.cpp:16) [41]  (7.26 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.449 seconds; current allocated memory: 238.553 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.201 seconds; current allocated memory: 238.946 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.168 seconds; current allocated memory: 239.137 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 239.376 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_VITIS_LOOP_11_1' pipeline 'VITIS_LOOP_11_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_A_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_11_1/m_axi_bus_B_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_11_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.301 seconds; current allocated memory: 240.718 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.325 seconds; current allocated memory: 243.387 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.402 seconds; current allocated memory: 248.123 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.672 seconds; current allocated memory: 254.964 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 68.91 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 10.822 seconds; current allocated memory: 254.950 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 12.071 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.053 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test2.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test2.cpp:5:9
WARNING: [HLS 207-5301] unused parameter 'print': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.905 seconds; current allocated memory: 186.854 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<9, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint<9, false>(ap_int_base<9, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:910:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>& ap_int_base<9, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:12:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator++(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:12:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:18:23)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:16:6)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:16:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:16:13)
INFO: [HLS 214-131] Inlining function 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:12:44)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'VITIS_LOOP_12_1'(mk1/test2.cpp:12:19) has been inferred on port 'bus_A'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:12:19)
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'VITIS_LOOP_12_1'(mk1/test2.cpp:12:19) has been inferred on port 'bus_B'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:12:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.677 seconds; current allocated memory: 188.268 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 188.269 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 194.491 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 202.338 MB.
INFO: [XFORM 203-501] Unrolling loop 'VITIS_LOOP_12_1' (mk1/test2.cpp:12) in function 'test_scalaire' partially with a factor of 8.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 230.957 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 238.071 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_12_1' (loop 'VITIS_LOOP_12_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('tmp2_0_write_ln18', mk1/test2.cpp:18) of variable 'add_7', mk1/test2.cpp:18 on local variable 'tmp2_0' and 'load' operation ('tmp2_0_load', mk1/test2.cpp:18) on local variable 'tmp2_0'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_12_1' (loop 'VITIS_LOOP_12_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('tmp2_0_write_ln18', mk1/test2.cpp:18) of variable 'add_7', mk1/test2.cpp:18 on local variable 'tmp2_0' and 'load' operation ('tmp2_0_load', mk1/test2.cpp:18) on local variable 'tmp2_0'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_12_1' (loop 'VITIS_LOOP_12_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('tmp2_0_write_ln18', mk1/test2.cpp:18) of variable 'add_7', mk1/test2.cpp:18 on local variable 'tmp2_0' and 'load' operation ('tmp2_0_load', mk1/test2.cpp:18) on local variable 'tmp2_0'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_12_1' (loop 'VITIS_LOOP_12_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('tmp2_0_write_ln18', mk1/test2.cpp:18) of variable 'add_7', mk1/test2.cpp:18 on local variable 'tmp2_0' and 'load' operation ('tmp2_0_load', mk1/test2.cpp:18) on local variable 'tmp2_0'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_12_1' (loop 'VITIS_LOOP_12_1'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation ('tmp2_0_write_ln18', mk1/test2.cpp:18) of variable 'add_7', mk1/test2.cpp:18 on local variable 'tmp2_0' and 'load' operation ('tmp2_0_load', mk1/test2.cpp:18) on local variable 'tmp2_0'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_12_1' (loop 'VITIS_LOOP_12_1'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation ('tmp2_0_write_ln18', mk1/test2.cpp:18) of variable 'add_7', mk1/test2.cpp:18 on local variable 'tmp2_0' and 'load' operation ('tmp2_0_load', mk1/test2.cpp:18) on local variable 'tmp2_0'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_12_1' (loop 'VITIS_LOOP_12_1'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation ('tmp2_0_write_ln18', mk1/test2.cpp:18) of variable 'add_7', mk1/test2.cpp:18 on local variable 'tmp2_0' and 'load' operation ('tmp2_0_load', mk1/test2.cpp:18) on local variable 'tmp2_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 32, Depth = 37, loop 'VITIS_LOOP_12_1'
WARNING: [HLS 200-871] Estimated clock period (14.512ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'test_scalaire_Pipeline_VITIS_LOOP_12_1' consists of the following:	'fadd' operation ('add', mk1/test2.cpp:18) [35]  (7.26 ns)
	'fadd' operation ('add_1', mk1/test2.cpp:18) [41]  (7.26 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.416 seconds; current allocated memory: 238.556 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.206 seconds; current allocated memory: 238.949 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.162 seconds; current allocated memory: 239.140 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 239.379 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_VITIS_LOOP_12_1' pipeline 'VITIS_LOOP_12_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_12_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.306 seconds; current allocated memory: 240.722 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.322 seconds; current allocated memory: 243.392 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.402 seconds; current allocated memory: 248.127 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.674 seconds; current allocated memory: 254.984 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 68.91 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 10.76 seconds; current allocated memory: 254.970 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 11.988 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test2.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test2.cpp:5:9
WARNING: [HLS 207-5301] unused parameter 'print': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.957 seconds; current allocated memory: 186.854 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<9, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint<9, false>(ap_int_base<9, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:910:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>& ap_int_base<9, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:12:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator++(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:18:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:20:23)
INFO: [HLS 214-131] Inlining function 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:18:44)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:18:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator++(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:12:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:16:6)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:16:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:16:13)
INFO: [HLS 214-131] Inlining function 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:12:44)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-270] Inferring cyclic partitioning for array 'tmp' on dimension 1 with factor 4 (mk1/test2.cpp:10:8)
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'VITIS_LOOP_12_1'(mk1/test2.cpp:12:19) has been inferred on port 'bus_A'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:12:19)
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'VITIS_LOOP_12_1'(mk1/test2.cpp:12:19) has been inferred on port 'bus_B'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:12:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.734 seconds; current allocated memory: 188.356 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 188.357 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 194.642 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 202.448 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_18_2' (mk1/test2.cpp:18) in function 'test_scalaire' automatically.
INFO: [XFORM 203-501] Unrolling loop 'VITIS_LOOP_12_1' (mk1/test2.cpp:12) in function 'test_scalaire' partially with a factor of 8.
INFO: [XFORM 203-101] Partitioning array 'tmp' (mk1/test2.cpp:10) in dimension 1 with a cyclic factor 4.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 231.201 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'tmp[0]' (mk1/test2.cpp:16:9)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 248.132 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_12_1' (loop 'VITIS_LOOP_12_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('bus_A_addr_read_7', mk1/test2.cpp:16) on port 'bus_A' (mk1/test2.cpp:16) and bus read operation ('bus_A_addr_read', mk1/test2.cpp:16) on port 'bus_A' (mk1/test2.cpp:16).
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_12_1' (loop 'VITIS_LOOP_12_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('bus_A_addr_read_7', mk1/test2.cpp:16) on port 'bus_A' (mk1/test2.cpp:16) and bus read operation ('bus_A_addr_read', mk1/test2.cpp:16) on port 'bus_A' (mk1/test2.cpp:16).
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_12_1' (loop 'VITIS_LOOP_12_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation ('bus_A_addr_read_7', mk1/test2.cpp:16) on port 'bus_A' (mk1/test2.cpp:16) and bus read operation ('bus_A_addr_read', mk1/test2.cpp:16) on port 'bus_A' (mk1/test2.cpp:16).
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_12_1' (loop 'VITIS_LOOP_12_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read operation ('bus_A_addr_read_7', mk1/test2.cpp:16) on port 'bus_A' (mk1/test2.cpp:16) and bus read operation ('bus_A_addr_read', mk1/test2.cpp:16) on port 'bus_A' (mk1/test2.cpp:16).
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_12_1' (loop 'VITIS_LOOP_12_1'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between bus read operation ('bus_A_addr_read_7', mk1/test2.cpp:16) on port 'bus_A' (mk1/test2.cpp:16) and bus read operation ('bus_A_addr_read', mk1/test2.cpp:16) on port 'bus_A' (mk1/test2.cpp:16).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 8, Depth = 14, loop 'VITIS_LOOP_12_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.247 seconds; current allocated memory: 248.587 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 248.950 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_18_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_18_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_18_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 249.060 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 249.131 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 249.304 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.138 seconds; current allocated memory: 249.580 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_VITIS_LOOP_12_1' pipeline 'VITIS_LOOP_12_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_12_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.326 seconds; current allocated memory: 250.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_18_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_18_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.216 seconds; current allocated memory: 251.882 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_49_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.176 seconds; current allocated memory: 254.035 MB.
INFO: [RTMG 210-278] Implementing memory 'test_scalaire_tmp_0_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.489 seconds; current allocated memory: 259.500 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.692 seconds; current allocated memory: 266.391 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 11.002 seconds; current allocated memory: 266.377 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 12.223 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.052 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test2.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test2.cpp:5:9
WARNING: [HLS 207-5301] unused parameter 'print': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.072 seconds; current allocated memory: 186.854 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<9, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint<9, false>(ap_int_base<9, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:910:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>& ap_int_base<9, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:12:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator++(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:18:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:20:23)
INFO: [HLS 214-131] Inlining function 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:18:44)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:18:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator++(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:12:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:16:6)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:16:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:16:13)
INFO: [HLS 214-131] Inlining function 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:12:44)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-270] Inferring cyclic partitioning for array 'tmp' on dimension 1 with factor 2 (mk1/test2.cpp:10:8)
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'VITIS_LOOP_12_1'(mk1/test2.cpp:12:19) has been inferred on port 'bus_A'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:12:19)
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'VITIS_LOOP_12_1'(mk1/test2.cpp:12:19) has been inferred on port 'bus_B'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:12:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.744 seconds; current allocated memory: 188.356 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 188.357 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 194.642 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 202.448 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_18_2' (mk1/test2.cpp:18) in function 'test_scalaire' automatically.
INFO: [XFORM 203-501] Unrolling loop 'VITIS_LOOP_12_1' (mk1/test2.cpp:12) in function 'test_scalaire' partially with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'tmp' (mk1/test2.cpp:10) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mk1/test2.cpp:20:19) to (mk1/test2.cpp:22:1) in function 'test_scalaire'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 231.139 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'tmp[0]' (mk1/test2.cpp:16:9)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 247.929 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_12_1' (loop 'VITIS_LOOP_12_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('bus_A_addr_read_3', mk1/test2.cpp:16) on port 'bus_A' (mk1/test2.cpp:16) and bus read operation ('bus_A_addr_read', mk1/test2.cpp:16) on port 'bus_A' (mk1/test2.cpp:16).
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_12_1' (loop 'VITIS_LOOP_12_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('bus_A_addr_read_3', mk1/test2.cpp:16) on port 'bus_A' (mk1/test2.cpp:16) and bus read operation ('bus_A_addr_read', mk1/test2.cpp:16) on port 'bus_A' (mk1/test2.cpp:16).
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_12_1' (loop 'VITIS_LOOP_12_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation ('bus_A_addr_read_3', mk1/test2.cpp:16) on port 'bus_A' (mk1/test2.cpp:16) and bus read operation ('bus_A_addr_read', mk1/test2.cpp:16) on port 'bus_A' (mk1/test2.cpp:16).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 10, loop 'VITIS_LOOP_12_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.183 seconds; current allocated memory: 248.289 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 248.564 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_18_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_18_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_18_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 248.674 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 248.744 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 248.901 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 249.156 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_VITIS_LOOP_12_1' pipeline 'VITIS_LOOP_12_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_12_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.308 seconds; current allocated memory: 249.917 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_18_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_18_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.187 seconds; current allocated memory: 250.965 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 253.027 MB.
INFO: [RTMG 210-278] Implementing memory 'test_scalaire_tmp_0_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.469 seconds; current allocated memory: 258.218 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.687 seconds; current allocated memory: 265.106 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 10.957 seconds; current allocated memory: 265.092 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 12.262 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.046 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test2.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test2.cpp:5:9
WARNING: [HLS 207-5301] unused parameter 'print': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.969 seconds; current allocated memory: 186.855 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<9, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint<9, false>(ap_int_base<9, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:910:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>& ap_int_base<9, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:12:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator++(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:17:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:19:23)
INFO: [HLS 214-131] Inlining function 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:17:44)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:17:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator++(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:12:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:6)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:13)
INFO: [HLS 214-131] Inlining function 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:12:44)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'VITIS_LOOP_12_1'(mk1/test2.cpp:12:19) has been inferred on port 'bus_A'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:12:19)
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'VITIS_LOOP_12_1'(mk1/test2.cpp:12:19) has been inferred on port 'bus_B'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:12:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.925 seconds; current allocated memory: 188.340 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 188.340 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 194.618 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 202.428 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_1' (mk1/test2.cpp:12) in function 'test_scalaire' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_17_2' (mk1/test2.cpp:17) in function 'test_scalaire' automatically.
INFO: [XFORM 203-501] Unrolling loop 'VITIS_LOOP_12_1' (mk1/test2.cpp:12) in function 'test_scalaire' partially with a factor of 4.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 231.126 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'tmp' (mk1/test2.cpp:15:9)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 247.897 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_12_1' (loop 'VITIS_LOOP_12_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('bus_A_addr_read_3', mk1/test2.cpp:15) on port 'bus_A' (mk1/test2.cpp:15) and bus read operation ('bus_A_addr_read', mk1/test2.cpp:15) on port 'bus_A' (mk1/test2.cpp:15).
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_12_1' (loop 'VITIS_LOOP_12_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('bus_A_addr_read_3', mk1/test2.cpp:15) on port 'bus_A' (mk1/test2.cpp:15) and bus read operation ('bus_A_addr_read', mk1/test2.cpp:15) on port 'bus_A' (mk1/test2.cpp:15).
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_12_1' (loop 'VITIS_LOOP_12_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation ('bus_A_addr_read_3', mk1/test2.cpp:15) on port 'bus_A' (mk1/test2.cpp:15) and bus read operation ('bus_A_addr_read', mk1/test2.cpp:15) on port 'bus_A' (mk1/test2.cpp:15).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 10, loop 'VITIS_LOOP_12_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.195 seconds; current allocated memory: 248.245 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 248.525 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_17_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_17_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_17_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 248.635 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 248.705 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 248.848 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 249.084 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_VITIS_LOOP_12_1' pipeline 'VITIS_LOOP_12_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_12_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.392 seconds; current allocated memory: 249.865 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_17_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_17_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.187 seconds; current allocated memory: 250.896 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.182 seconds; current allocated memory: 252.901 MB.
INFO: [RTMG 210-278] Implementing memory 'test_scalaire_tmp_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.465 seconds; current allocated memory: 258.056 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.691 seconds; current allocated memory: 264.884 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 11.111 seconds; current allocated memory: 264.870 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 12.329 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test2.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test2.cpp:5:9
WARNING: [HLS 207-5301] unused parameter 'print': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.966 seconds; current allocated memory: 186.854 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<9, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint<9, false>(ap_int_base<9, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:910:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>& ap_int_base<9, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:12:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator++(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:16:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:18:23)
INFO: [HLS 214-131] Inlining function 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:16:44)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:16:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator++(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:12:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:14:7)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:14:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:14:14)
INFO: [HLS 214-131] Inlining function 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:12:44)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'VITIS_LOOP_12_1'(mk1/test2.cpp:12:19) has been inferred on port 'bus_A'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:12:19)
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'VITIS_LOOP_12_1'(mk1/test2.cpp:12:19) has been inferred on port 'bus_B'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:12:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.722 seconds; current allocated memory: 188.339 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 188.340 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 194.599 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 202.422 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_1' (mk1/test2.cpp:12) in function 'test_scalaire' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_16_2' (mk1/test2.cpp:16) in function 'test_scalaire' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 231.049 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'tmp' (mk1/test2.cpp:14:10)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 247.717 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_12_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 247.984 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 248.176 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_16_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 248.286 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 248.356 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 248.498 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 248.734 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_VITIS_LOOP_12_1' pipeline 'VITIS_LOOP_12_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_12_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 249.347 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_16_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 250.124 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.172 seconds; current allocated memory: 252.083 MB.
INFO: [RTMG 210-278] Implementing memory 'test_scalaire_tmp_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.455 seconds; current allocated memory: 257.211 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.677 seconds; current allocated memory: 264.051 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 10.641 seconds; current allocated memory: 264.037 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 11.866 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test2.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test2.cpp:5:9
WARNING: [HLS 207-5301] unused parameter 'print': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.938 seconds; current allocated memory: 186.855 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<9, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint<9, false>(ap_int_base<9, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:910:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>& ap_int_base<9, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:12:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator++(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:17:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:19:23)
INFO: [HLS 214-131] Inlining function 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:17:44)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:17:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator++(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:12:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:6)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:13)
INFO: [HLS 214-131] Inlining function 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:12:44)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'VITIS_LOOP_12_1'(mk1/test2.cpp:12:19) has been inferred on port 'bus_A'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:12:19)
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'VITIS_LOOP_12_1'(mk1/test2.cpp:12:19) has been inferred on port 'bus_B'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:12:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.715 seconds; current allocated memory: 188.340 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 188.340 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 194.602 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 202.425 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_17_2' (mk1/test2.cpp:17) in function 'test_scalaire' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 231.050 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'tmp' (mk1/test2.cpp:15:9)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 247.718 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'VITIS_LOOP_12_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 247.985 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 248.176 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_17_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_17_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_17_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 248.285 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 248.356 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 248.498 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 248.734 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_VITIS_LOOP_12_1' pipeline 'VITIS_LOOP_12_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_12_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.357 seconds; current allocated memory: 249.347 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_17_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_17_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.154 seconds; current allocated memory: 250.124 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 252.083 MB.
INFO: [RTMG 210-278] Implementing memory 'test_scalaire_tmp_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.448 seconds; current allocated memory: 257.211 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.682 seconds; current allocated memory: 264.051 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 10.685 seconds; current allocated memory: 264.037 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 11.954 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.054 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test2.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test2.cpp:5:9
WARNING: [HLS 207-5301] unused parameter 'print': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.975 seconds; current allocated memory: 186.854 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<9, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint<9, false>(ap_int_base<9, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:910:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>& ap_int_base<9, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:12:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator++(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:16:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:18:23)
INFO: [HLS 214-131] Inlining function 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:16:44)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:16:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator++(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:12:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:14:7)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:14:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:14:14)
INFO: [HLS 214-131] Inlining function 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:12:44)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'VITIS_LOOP_12_1'(mk1/test2.cpp:12:19) has been inferred on port 'bus_A'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:12:19)
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'VITIS_LOOP_12_1'(mk1/test2.cpp:12:19) has been inferred on port 'bus_B'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:12:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.83 seconds; current allocated memory: 188.339 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 188.340 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 194.599 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 202.422 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_1' (mk1/test2.cpp:12) in function 'test_scalaire' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_16_2' (mk1/test2.cpp:16) in function 'test_scalaire' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 231.049 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'tmp' (mk1/test2.cpp:14:10)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 247.717 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_12_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 247.984 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 248.176 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_16_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 248.286 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 248.356 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 248.498 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 248.734 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_VITIS_LOOP_12_1' pipeline 'VITIS_LOOP_12_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_12_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.289 seconds; current allocated memory: 249.347 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_16_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.181 seconds; current allocated memory: 250.124 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.183 seconds; current allocated memory: 252.083 MB.
INFO: [RTMG 210-278] Implementing memory 'test_scalaire_tmp_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.454 seconds; current allocated memory: 257.211 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.678 seconds; current allocated memory: 264.035 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 10.799 seconds; current allocated memory: 264.021 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 12.049 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file mk1/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 13.907 seconds; current allocated memory: 194.098 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -ipname=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -ipname test_scalaire -rtl vhdl 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file mk1/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 13.852 seconds; current allocated memory: 194.065 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -ipname=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name test_scalaire -ipname test_scalaire 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file mk1/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 13.787 seconds; current allocated memory: 194.083 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -ipname=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name test_scalaire -format ip_catalog -ipname test_scalaire -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.058 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test2.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test2.cpp:5:9
WARNING: [HLS 207-5301] unused parameter 'print': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.063 seconds; current allocated memory: 186.904 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<9, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint<9, false>(ap_int_base<9, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:910:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>& ap_int_base<9, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:12:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator++(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:16:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:18:23)
INFO: [HLS 214-131] Inlining function 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:16:44)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:16:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator++(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:12:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:14:7)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:14:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:14:14)
INFO: [HLS 214-131] Inlining function 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:12:44)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'VITIS_LOOP_12_1'(mk1/test2.cpp:12:19) has been inferred on port 'bus_A'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:12:19)
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'VITIS_LOOP_12_1'(mk1/test2.cpp:12:19) has been inferred on port 'bus_B'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:12:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.872 seconds; current allocated memory: 188.361 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 188.362 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 194.621 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 202.444 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_1' (mk1/test2.cpp:12) in function 'test_scalaire' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_16_2' (mk1/test2.cpp:16) in function 'test_scalaire' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 231.071 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'tmp' (mk1/test2.cpp:14:10)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 247.797 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_12_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 248.064 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 248.212 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_16_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 248.292 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 248.392 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 248.535 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 248.770 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_VITIS_LOOP_12_1' pipeline 'VITIS_LOOP_12_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_12_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.352 seconds; current allocated memory: 249.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_16_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_16_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.193 seconds; current allocated memory: 250.147 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.213 seconds; current allocated memory: 252.152 MB.
INFO: [RTMG 210-278] Implementing memory 'test_scalaire_tmp_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.456 seconds; current allocated memory: 257.215 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.684 seconds; current allocated memory: 264.154 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 11.094 seconds; current allocated memory: 264.140 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 12.515 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -ipname=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name test_scalaire -format ip_catalog -ipname test_scalaire -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.051 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test2.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test2.cpp:5:9
WARNING: [HLS 207-5301] unused parameter 'print': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.427 seconds; current allocated memory: 186.903 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<9, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint<9, false>(ap_int_base<9, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:910:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>& ap_int_base<9, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:12:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator++(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:18:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:20:21)
INFO: [HLS 214-131] Inlining function 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:18:44)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:18:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator++(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:12:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:16:7)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:14:12)
INFO: [HLS 214-131] Inlining function 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:12:44)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'VITIS_LOOP_12_1'(mk1/test2.cpp:12:19) has been inferred on port 'bus_A'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:12:19)
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'VITIS_LOOP_12_1'(mk1/test2.cpp:12:19) has been inferred on port 'bus_B'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:12:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.182 seconds; current allocated memory: 188.406 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 188.407 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.198 seconds; current allocated memory: 194.665 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 202.495 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_1' (mk1/test2.cpp:12) in function 'test_scalaire' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_18_2' (mk1/test2.cpp:18) in function 'test_scalaire' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 231.105 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'tmp' (mk1/test2.cpp:16:10)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 247.811 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_12_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.231 seconds; current allocated memory: 248.096 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 248.244 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_18_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_18_2'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_18_2' (loop 'VITIS_LOOP_18_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('tmp2_write_ln20', mk1/test2.cpp:20) of variable 'tmp2', mk1/test2.cpp:20 on local variable 'tmp2' and 'load' operation ('tmp2_load', mk1/test2.cpp:20) on local variable 'tmp2'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_18_2' (loop 'VITIS_LOOP_18_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('tmp2_write_ln20', mk1/test2.cpp:20) of variable 'tmp2', mk1/test2.cpp:20 on local variable 'tmp2' and 'load' operation ('tmp2_load', mk1/test2.cpp:20) on local variable 'tmp2'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_18_2' (loop 'VITIS_LOOP_18_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('tmp2_write_ln20', mk1/test2.cpp:20) of variable 'tmp2', mk1/test2.cpp:20 on local variable 'tmp2' and 'load' operation ('tmp2_load', mk1/test2.cpp:20) on local variable 'tmp2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 7, loop 'VITIS_LOOP_18_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 248.349 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 248.478 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 248.602 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 248.816 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_VITIS_LOOP_12_1' pipeline 'VITIS_LOOP_12_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_12_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.396 seconds; current allocated memory: 249.429 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_18_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_VITIS_LOOP_18_2' pipeline 'VITIS_LOOP_18_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_18_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.215 seconds; current allocated memory: 250.336 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.193 seconds; current allocated memory: 252.354 MB.
INFO: [RTMG 210-278] Implementing memory 'test_scalaire_tmp_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.477 seconds; current allocated memory: 257.359 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.862 seconds; current allocated memory: 264.283 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 12.286 seconds; current allocated memory: 264.269 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 13.733 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -ipname=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name test_scalaire -format ip_catalog -ipname test_scalaire -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test2.cpp' ... 
WARNING: [HLS 207-5533] unexpected pragma argument ';', expects identifier: mk1/test2.cpp:20:26
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test2.cpp:5:9
WARNING: [HLS 207-5301] unused parameter 'print': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:792:16
WARNING: [HLS 207-5533] unexpected pragma argument ';', expects identifier: mk1/test2.cpp:20:26
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.96 seconds; current allocated memory: 186.905 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<9, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint<9, false>(ap_int_base<9, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:910:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>& ap_int_base<9, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:12:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator++(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:18:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:21:20)
INFO: [HLS 214-131] Inlining function 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:18:44)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:18:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator++(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:12:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:16:7)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:14:12)
INFO: [HLS 214-131] Inlining function 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:12:44)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'VITIS_LOOP_12_1'(mk1/test2.cpp:12:19) has been inferred on port 'bus_A'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:12:19)
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'VITIS_LOOP_12_1'(mk1/test2.cpp:12:19) has been inferred on port 'bus_B'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:12:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.739 seconds; current allocated memory: 188.452 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 188.453 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 194.711 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 202.541 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_1' (mk1/test2.cpp:12) in function 'test_scalaire' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_18_2' (mk1/test2.cpp:18) in function 'test_scalaire' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 231.151 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'tmp' (mk1/test2.cpp:16:10)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 247.829 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_12_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.146 seconds; current allocated memory: 248.114 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 248.261 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_18_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_18_2'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_18_2' (loop 'VITIS_LOOP_18_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('tmp2_write_ln21', mk1/test2.cpp:21) of variable 'tmp2', mk1/test2.cpp:21 on local variable 'tmp2' and 'load' operation ('tmp2_load', mk1/test2.cpp:21) on local variable 'tmp2'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_18_2' (loop 'VITIS_LOOP_18_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('tmp2_write_ln21', mk1/test2.cpp:21) of variable 'tmp2', mk1/test2.cpp:21 on local variable 'tmp2' and 'load' operation ('tmp2_load', mk1/test2.cpp:21) on local variable 'tmp2'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_18_2' (loop 'VITIS_LOOP_18_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('tmp2_write_ln21', mk1/test2.cpp:21) of variable 'tmp2', mk1/test2.cpp:21 on local variable 'tmp2' and 'load' operation ('tmp2_load', mk1/test2.cpp:21) on local variable 'tmp2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 7, loop 'VITIS_LOOP_18_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 248.366 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 248.511 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 248.635 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 248.849 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_VITIS_LOOP_12_1' pipeline 'VITIS_LOOP_12_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_12_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.339 seconds; current allocated memory: 249.446 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_18_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_VITIS_LOOP_18_2' pipeline 'VITIS_LOOP_18_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_18_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.186 seconds; current allocated memory: 250.353 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.186 seconds; current allocated memory: 252.356 MB.
INFO: [RTMG 210-278] Implementing memory 'test_scalaire_tmp_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.421 seconds; current allocated memory: 257.376 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.684 seconds; current allocated memory: 264.316 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 10.773 seconds; current allocated memory: 264.302 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 12.006 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -ipname=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name test_scalaire -format ip_catalog -ipname test_scalaire -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.046 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test2.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test2.cpp:5:9
WARNING: [HLS 207-5301] unused parameter 'print': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.95 seconds; current allocated memory: 186.903 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<9, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint<9, false>(ap_int_base<9, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:910:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>& ap_int_base<9, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:12:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator++(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:18:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:21:20)
INFO: [HLS 214-131] Inlining function 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:18:44)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:18:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator++(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:12:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:16:7)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:14:12)
INFO: [HLS 214-131] Inlining function 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:12:44)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'VITIS_LOOP_12_1'(mk1/test2.cpp:12:19) has been inferred on port 'bus_A'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:12:19)
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'VITIS_LOOP_12_1'(mk1/test2.cpp:12:19) has been inferred on port 'bus_B'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:12:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.687 seconds; current allocated memory: 188.406 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 188.407 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 194.667 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 202.497 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_1' (mk1/test2.cpp:12) in function 'test_scalaire' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 231.106 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'tmp' (mk1/test2.cpp:16:10)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 247.813 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_12_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 248.098 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 248.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_18_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_18_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 7, Depth = 7, loop 'VITIS_LOOP_18_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 248.350 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 248.476 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 248.600 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 248.814 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_VITIS_LOOP_12_1' pipeline 'VITIS_LOOP_12_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_12_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.288 seconds; current allocated memory: 249.427 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_18_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_18_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.166 seconds; current allocated memory: 250.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 252.280 MB.
INFO: [RTMG 210-278] Implementing memory 'test_scalaire_tmp_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.417 seconds; current allocated memory: 257.313 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.688 seconds; current allocated memory: 264.223 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 10.573 seconds; current allocated memory: 264.209 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 11.813 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name test_scalaire -format ip_catalog -ipname test_scalaire -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test2.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test2.cpp:5:9
WARNING: [HLS 207-5301] unused parameter 'print': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.933 seconds; current allocated memory: 186.934 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<9, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint<9, false>(ap_int_base<9, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:910:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>& ap_int_base<9, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:12:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator++(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:18:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:22:20)
INFO: [HLS 214-131] Inlining function 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:18:44)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:18:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator++(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:12:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:16:7)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:14:12)
INFO: [HLS 214-131] Inlining function 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:12:44)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'VITIS_LOOP_12_1'(mk1/test2.cpp:12:19) has been inferred on port 'bus_A'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:12:19)
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'VITIS_LOOP_12_1'(mk1/test2.cpp:12:19) has been inferred on port 'bus_B'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:12:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.72 seconds; current allocated memory: 188.360 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 188.361 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 194.639 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 202.456 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_1' (mk1/test2.cpp:12) in function 'test_scalaire' automatically.
INFO: [XFORM 203-501] Unrolling loop 'VITIS_LOOP_18_2' (mk1/test2.cpp:18) in function 'test_scalaire' partially with a factor of 4.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 231.133 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'tmp' (mk1/test2.cpp:16:10)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 247.905 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_12_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 248.176 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 248.324 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_18_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_18_2'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_18_2' (loop 'VITIS_LOOP_18_2'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 0) between 'store' operation ('tmp2_0_write_ln22', mk1/test2.cpp:22) of variable 'tmp2_1_3', mk1/test2.cpp:22 on local variable 'tmp2_0' and 'load' operation ('tmp2_0_load', mk1/test2.cpp:22) on local variable 'tmp2_0'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_18_2' (loop 'VITIS_LOOP_18_2'): Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 0) between 'store' operation ('tmp2_0_write_ln22', mk1/test2.cpp:22) of variable 'tmp2_1_3', mk1/test2.cpp:22 on local variable 'tmp2_0' and 'load' operation ('tmp2_0_load', mk1/test2.cpp:22) on local variable 'tmp2_0'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_18_2' (loop 'VITIS_LOOP_18_2'): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 0) between 'store' operation ('tmp2_0_write_ln22', mk1/test2.cpp:22) of variable 'tmp2_1_3', mk1/test2.cpp:22 on local variable 'tmp2_0' and 'load' operation ('tmp2_0_load', mk1/test2.cpp:22) on local variable 'tmp2_0'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_18_2' (loop 'VITIS_LOOP_18_2'): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 0) between 'store' operation ('tmp2_0_write_ln22', mk1/test2.cpp:22) of variable 'tmp2_1_3', mk1/test2.cpp:22 on local variable 'tmp2_0' and 'load' operation ('tmp2_0_load', mk1/test2.cpp:22) on local variable 'tmp2_0'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_18_2' (loop 'VITIS_LOOP_18_2'): Unable to enforce a carried dependence constraint (II = 13, distance = 1, offset = 0) between 'store' operation ('tmp2_0_write_ln22', mk1/test2.cpp:22) of variable 'tmp2_1_3', mk1/test2.cpp:22 on local variable 'tmp2_0' and 'load' operation ('tmp2_0_load', mk1/test2.cpp:22) on local variable 'tmp2_0'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_18_2' (loop 'VITIS_LOOP_18_2'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 0) between 'store' operation ('tmp2_0_write_ln22', mk1/test2.cpp:22) of variable 'tmp2_1_3', mk1/test2.cpp:22 on local variable 'tmp2_0' and 'load' operation ('tmp2_0_load', mk1/test2.cpp:22) on local variable 'tmp2_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 16, Depth = 18, loop 'VITIS_LOOP_18_2'
WARNING: [HLS 200-871] Estimated clock period (14.512ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'test_scalaire_Pipeline_VITIS_LOOP_18_2' consists of the following:	'fadd' operation ('tmp2_1', mk1/test2.cpp:22) [20]  (7.26 ns)
	'fadd' operation ('tmp2_1_1', mk1/test2.cpp:22) [25]  (7.26 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.217 seconds; current allocated memory: 248.520 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 248.714 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 248.838 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 249.052 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_VITIS_LOOP_12_1' pipeline 'VITIS_LOOP_12_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_12_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.309 seconds; current allocated memory: 249.656 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_18_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_VITIS_LOOP_18_2' pipeline 'VITIS_LOOP_18_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_18_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.172 seconds; current allocated memory: 250.844 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.212 seconds; current allocated memory: 253.058 MB.
INFO: [RTMG 210-278] Implementing memory 'test_scalaire_tmp_ram (RAM_1WnR)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.426 seconds; current allocated memory: 258.063 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.683 seconds; current allocated memory: 264.973 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 68.91 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 10.844 seconds; current allocated memory: 264.959 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 12.072 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name test_scalaire -format ip_catalog -ipname test_scalaire -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.055 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test2.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test2.cpp:5:9
WARNING: [HLS 207-5301] unused parameter 'print': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.911 seconds; current allocated memory: 186.934 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<9, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint<9, false>(ap_int_base<9, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:910:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>& ap_int_base<9, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:12:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator++(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:18:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:21:20)
INFO: [HLS 214-131] Inlining function 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:18:44)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:18:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator++(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:12:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:16:7)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:14:12)
INFO: [HLS 214-131] Inlining function 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:12:44)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'VITIS_LOOP_12_1'(mk1/test2.cpp:12:19) has been inferred on port 'bus_A'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:12:19)
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'VITIS_LOOP_12_1'(mk1/test2.cpp:12:19) has been inferred on port 'bus_B'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:12:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.659 seconds; current allocated memory: 188.360 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 188.361 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 194.621 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 202.450 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_1' (mk1/test2.cpp:12) in function 'test_scalaire' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 231.076 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'tmp' (mk1/test2.cpp:16:10)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 247.782 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_12_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 248.052 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 248.199 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_18_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_18_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 7, Depth = 7, loop 'VITIS_LOOP_18_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 248.332 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 248.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 248.569 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 248.783 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_VITIS_LOOP_12_1' pipeline 'VITIS_LOOP_12_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_12_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.269 seconds; current allocated memory: 249.380 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_18_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_18_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.184 seconds; current allocated memory: 250.287 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.172 seconds; current allocated memory: 252.233 MB.
INFO: [RTMG 210-278] Implementing memory 'test_scalaire_tmp_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.423 seconds; current allocated memory: 257.266 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.684 seconds; current allocated memory: 264.130 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 10.51 seconds; current allocated memory: 264.116 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 11.873 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name test_scalaire -format ip_catalog -ipname test_scalaire -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test2.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test2.cpp:5:9
WARNING: [HLS 207-5301] unused parameter 'print': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.882 seconds; current allocated memory: 186.934 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<9, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint<9, false>(ap_int_base<9, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:910:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>& ap_int_base<9, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:12:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator++(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:18:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:21:13)
INFO: [HLS 214-131] Inlining function 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:18:44)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:18:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator++(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:12:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:16:7)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:14:12)
INFO: [HLS 214-131] Inlining function 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:12:44)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'VITIS_LOOP_12_1'(mk1/test2.cpp:12:19) has been inferred on port 'bus_A'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:12:19)
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'VITIS_LOOP_12_1'(mk1/test2.cpp:12:19) has been inferred on port 'bus_B'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:12:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.688 seconds; current allocated memory: 188.360 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 188.361 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 194.622 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 202.452 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_1' (mk1/test2.cpp:12) in function 'test_scalaire' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 231.079 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'tmp' (mk1/test2.cpp:16:10)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 247.786 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_12_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.147 seconds; current allocated memory: 248.056 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 248.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_18_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_18_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 7, Depth = 7, loop 'VITIS_LOOP_18_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 248.336 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 248.449 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 248.573 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 248.787 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_VITIS_LOOP_12_1' pipeline 'VITIS_LOOP_12_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_12_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.297 seconds; current allocated memory: 249.384 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_18_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_18_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.161 seconds; current allocated memory: 250.291 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.171 seconds; current allocated memory: 252.237 MB.
INFO: [RTMG 210-278] Implementing memory 'test_scalaire_tmp_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.418 seconds; current allocated memory: 257.270 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.673 seconds; current allocated memory: 264.133 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 10.502 seconds; current allocated memory: 264.120 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 11.812 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name test_scalaire -format ip_catalog -ipname test_scalaire -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.051 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test2.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test2.cpp:5:9
WARNING: [HLS 207-5301] unused parameter 'print': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.893 seconds; current allocated memory: 186.934 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<9, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint<9, false>(ap_int_base<9, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:910:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>& ap_int_base<9, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:12:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator++(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:12:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:18:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:17:7)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:16:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:11)
INFO: [HLS 214-131] Inlining function 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:12:44)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'VITIS_LOOP_12_1'(mk1/test2.cpp:12:19) has been inferred on port 'bus_A'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:12:19)
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'VITIS_LOOP_12_1'(mk1/test2.cpp:12:19) has been inferred on port 'bus_B'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:12:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.586 seconds; current allocated memory: 188.273 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 188.274 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 194.471 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 202.341 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 230.902 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.085 seconds; current allocated memory: 237.808 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 7, Depth = 11, loop 'VITIS_LOOP_12_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 238.098 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 238.282 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 238.444 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 238.666 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_VITIS_LOOP_12_1' pipeline 'VITIS_LOOP_12_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_12_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.313 seconds; current allocated memory: 239.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.205 seconds; current allocated memory: 241.472 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.382 seconds; current allocated memory: 246.086 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.664 seconds; current allocated memory: 252.894 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 10.065 seconds; current allocated memory: 252.880 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 11.378 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name test_scalaire -format ip_catalog -ipname test_scalaire -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test2.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test2.cpp:5:9
WARNING: [HLS 207-5301] unused parameter 'print': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.863 seconds; current allocated memory: 186.934 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<9, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint<9, false>(ap_int_base<9, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:910:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>& ap_int_base<9, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:12:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator++(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:12:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:18:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:17:7)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:16:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:11)
INFO: [HLS 214-131] Inlining function 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:12:44)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'VITIS_LOOP_12_1'(mk1/test2.cpp:12:19) has been inferred on port 'bus_A'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:12:19)
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'VITIS_LOOP_12_1'(mk1/test2.cpp:12:19) has been inferred on port 'bus_B'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:12:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.622 seconds; current allocated memory: 188.273 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 188.274 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 194.471 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 202.341 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 230.902 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.085 seconds; current allocated memory: 237.808 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 6, Depth = 11, loop 'VITIS_LOOP_12_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 238.098 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 238.281 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 238.443 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 238.665 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_VITIS_LOOP_12_1' pipeline 'VITIS_LOOP_12_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_12_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.297 seconds; current allocated memory: 239.342 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.211 seconds; current allocated memory: 241.457 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.383 seconds; current allocated memory: 246.072 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.667 seconds; current allocated memory: 252.880 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 10.056 seconds; current allocated memory: 252.866 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 11.266 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name test_scalaire -format ip_catalog -ipname test_scalaire -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.044 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test2.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test2.cpp:5:9
WARNING: [HLS 207-5301] unused parameter 'print': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.871 seconds; current allocated memory: 186.934 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<9, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint<9, false>(ap_int_base<9, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:910:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>& ap_int_base<9, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:12:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator++(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:12:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:18:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:17:7)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:16:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:11)
INFO: [HLS 214-131] Inlining function 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:12:44)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'VITIS_LOOP_12_1'(mk1/test2.cpp:12:19) has been inferred on port 'bus_A'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:12:19)
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'VITIS_LOOP_12_1'(mk1/test2.cpp:12:19) has been inferred on port 'bus_B'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:12:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.633 seconds; current allocated memory: 188.274 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 188.274 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 194.472 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 202.341 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 230.903 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.085 seconds; current allocated memory: 237.809 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 11, loop 'VITIS_LOOP_12_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 238.099 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 238.282 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 238.444 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 238.666 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_VITIS_LOOP_12_1' pipeline 'VITIS_LOOP_12_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_12_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.281 seconds; current allocated memory: 239.337 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.237 seconds; current allocated memory: 241.454 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.388 seconds; current allocated memory: 246.098 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.664 seconds; current allocated memory: 252.906 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 10.087 seconds; current allocated memory: 252.892 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 11.298 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name test_scalaire -format ip_catalog -ipname test_scalaire -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.046 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test2.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test2.cpp:5:9
WARNING: [HLS 207-5301] unused parameter 'print': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.877 seconds; current allocated memory: 186.934 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<9, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint<9, false>(ap_int_base<9, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:910:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>& ap_int_base<9, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:12:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator++(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:12:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:18:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:17:7)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:16:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:11)
INFO: [HLS 214-131] Inlining function 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:12:44)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'VITIS_LOOP_12_1'(mk1/test2.cpp:12:19) has been inferred on port 'bus_A'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:12:19)
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'VITIS_LOOP_12_1'(mk1/test2.cpp:12:19) has been inferred on port 'bus_B'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:12:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.576 seconds; current allocated memory: 188.273 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 188.274 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 194.471 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 202.341 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 230.902 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 237.808 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 11, loop 'VITIS_LOOP_12_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 238.098 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 238.281 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 238.443 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 238.665 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_VITIS_LOOP_12_1' pipeline 'VITIS_LOOP_12_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_12_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.285 seconds; current allocated memory: 239.329 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.208 seconds; current allocated memory: 241.451 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.383 seconds; current allocated memory: 246.094 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.664 seconds; current allocated memory: 252.902 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 10.004 seconds; current allocated memory: 252.888 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 11.293 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name test_scalaire -format ip_catalog -ipname test_scalaire -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test2.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test2.cpp:5:9
WARNING: [HLS 207-5301] unused parameter 'print': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.894 seconds; current allocated memory: 186.934 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<9, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint<9, false>(ap_int_base<9, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:910:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>& ap_int_base<9, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:12:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator++(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:12:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:18:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:17:7)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:16:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:11)
INFO: [HLS 214-131] Inlining function 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:12:44)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'VITIS_LOOP_12_1'(mk1/test2.cpp:12:19) has been inferred on port 'bus_A'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:12:19)
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'VITIS_LOOP_12_1'(mk1/test2.cpp:12:19) has been inferred on port 'bus_B'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:12:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.641 seconds; current allocated memory: 188.273 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.038 seconds; current allocated memory: 188.274 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 194.471 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 202.341 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 230.902 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 237.808 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_12_1' (loop 'VITIS_LOOP_12_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('tmp2_write_ln18', mk1/test2.cpp:18) of variable 'tmp2', mk1/test2.cpp:18 on local variable 'tmp2' and 'load' operation ('tmp2_load', mk1/test2.cpp:18) on local variable 'tmp2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 3, Final II = 4, Depth = 11, loop 'VITIS_LOOP_12_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 238.098 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 238.281 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 238.443 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 238.665 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_VITIS_LOOP_12_1' pipeline 'VITIS_LOOP_12_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_12_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.309 seconds; current allocated memory: 239.329 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.226 seconds; current allocated memory: 241.451 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.378 seconds; current allocated memory: 246.153 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.664 seconds; current allocated memory: 252.903 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 10.141 seconds; current allocated memory: 252.889 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 11.43 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name test_scalaire -format ip_catalog -ipname test_scalaire -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.044 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test2.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test2.cpp:5:9
WARNING: [HLS 207-5301] unused parameter 'print': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.933 seconds; current allocated memory: 186.934 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<9, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint<9, false>(ap_int_base<9, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:910:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>& ap_int_base<9, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:12:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator++(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:12:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:18:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:17:7)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:16:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:11)
INFO: [HLS 214-131] Inlining function 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:12:44)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'VITIS_LOOP_12_1'(mk1/test2.cpp:12:19) has been inferred on port 'bus_A'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:12:19)
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'VITIS_LOOP_12_1'(mk1/test2.cpp:12:19) has been inferred on port 'bus_B'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:12:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.754 seconds; current allocated memory: 188.274 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 188.274 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 194.472 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 202.341 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 230.903 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 237.809 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 11, loop 'VITIS_LOOP_12_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.161 seconds; current allocated memory: 238.099 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 238.281 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 238.443 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 238.665 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_VITIS_LOOP_12_1' pipeline 'VITIS_LOOP_12_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_12_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.287 seconds; current allocated memory: 239.329 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.208 seconds; current allocated memory: 241.451 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.389 seconds; current allocated memory: 246.095 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.667 seconds; current allocated memory: 252.903 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 10.274 seconds; current allocated memory: 252.889 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 11.582 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name test_scalaire -format ip_catalog -ipname test_scalaire -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test2.cpp' ... 
WARNING: [HLS 207-5539] Assuming false dependence as a "true/false" selection was not specified: mk1/test2.cpp:15:9
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test2.cpp:5:9
WARNING: [HLS 207-5301] unused parameter 'print': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:792:16
WARNING: [HLS 207-5539] Assuming false dependence as a "true/false" selection was not specified: mk1/test2.cpp:15:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.947 seconds; current allocated memory: 186.936 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<9, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint<9, false>(ap_int_base<9, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:910:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>& ap_int_base<9, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:12:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator++(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:12:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:20:23)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:18:7)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:17:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:16:11)
INFO: [HLS 214-131] Inlining function 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:12:44)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'VITIS_LOOP_12_1'(mk1/test2.cpp:12:19) has been inferred on port 'bus_A'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:12:19)
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'VITIS_LOOP_12_1'(mk1/test2.cpp:12:19) has been inferred on port 'bus_B'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:12:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.592 seconds; current allocated memory: 188.319 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 188.320 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 194.525 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 202.387 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_1' (mk1/test2.cpp:12) in function 'test_scalaire' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 230.960 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 237.883 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_12_1' (loop 'VITIS_LOOP_12_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('tmp2_write_ln20', mk1/test2.cpp:20) of variable 'add', mk1/test2.cpp:20 on local variable 'tmp2' and 'load' operation ('tmp2_load', mk1/test2.cpp:20) on local variable 'tmp2'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_12_1' (loop 'VITIS_LOOP_12_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('tmp2_write_ln20', mk1/test2.cpp:20) of variable 'add', mk1/test2.cpp:20 on local variable 'tmp2' and 'load' operation ('tmp2_load', mk1/test2.cpp:20) on local variable 'tmp2'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_12_1' (loop 'VITIS_LOOP_12_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('tmp2_write_ln20', mk1/test2.cpp:20) of variable 'add', mk1/test2.cpp:20 on local variable 'tmp2' and 'load' operation ('tmp2_load', mk1/test2.cpp:20) on local variable 'tmp2'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_12_1' (loop 'VITIS_LOOP_12_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('tmp2_write_ln20', mk1/test2.cpp:20) of variable 'add', mk1/test2.cpp:20 on local variable 'tmp2' and 'load' operation ('tmp2_load', mk1/test2.cpp:20) on local variable 'tmp2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 12, loop 'VITIS_LOOP_12_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.177 seconds; current allocated memory: 238.198 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 238.376 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 238.550 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 238.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_VITIS_LOOP_12_1' pipeline 'VITIS_LOOP_12_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_12_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.307 seconds; current allocated memory: 239.473 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.207 seconds; current allocated memory: 241.670 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.392 seconds; current allocated memory: 246.372 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.675 seconds; current allocated memory: 253.172 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 10.179 seconds; current allocated memory: 253.158 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 11.387 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name test_scalaire -format ip_catalog -ipname test_scalaire -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test2.cpp' ... 
WARNING: [HLS 207-5533] unexpected pragma argument 'false', expects identifier: mk1/test2.cpp:15:59
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test2.cpp:5:9
WARNING: [HLS 207-5301] unused parameter 'print': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:792:16
WARNING: [HLS 207-5533] unexpected pragma argument 'false', expects identifier: mk1/test2.cpp:15:59
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.978 seconds; current allocated memory: 186.936 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<9, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint<9, false>(ap_int_base<9, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:910:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>& ap_int_base<9, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:12:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator++(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:12:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:20:23)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:18:7)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:17:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:16:11)
INFO: [HLS 214-131] Inlining function 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:12:44)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'VITIS_LOOP_12_1'(mk1/test2.cpp:12:19) has been inferred on port 'bus_A'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:12:19)
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'VITIS_LOOP_12_1'(mk1/test2.cpp:12:19) has been inferred on port 'bus_B'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:12:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.707 seconds; current allocated memory: 188.319 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 188.320 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 194.524 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 202.385 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_1' (mk1/test2.cpp:12) in function 'test_scalaire' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 230.956 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 237.878 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_12_1' (loop 'VITIS_LOOP_12_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('tmp2_write_ln20', mk1/test2.cpp:20) of variable 'add', mk1/test2.cpp:20 on local variable 'tmp2' and 'load' operation ('tmp2_load', mk1/test2.cpp:20) on local variable 'tmp2'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_12_1' (loop 'VITIS_LOOP_12_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('tmp2_write_ln20', mk1/test2.cpp:20) of variable 'add', mk1/test2.cpp:20 on local variable 'tmp2' and 'load' operation ('tmp2_load', mk1/test2.cpp:20) on local variable 'tmp2'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_12_1' (loop 'VITIS_LOOP_12_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('tmp2_write_ln20', mk1/test2.cpp:20) of variable 'add', mk1/test2.cpp:20 on local variable 'tmp2' and 'load' operation ('tmp2_load', mk1/test2.cpp:20) on local variable 'tmp2'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_12_1' (loop 'VITIS_LOOP_12_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('tmp2_write_ln20', mk1/test2.cpp:20) of variable 'add', mk1/test2.cpp:20 on local variable 'tmp2' and 'load' operation ('tmp2_load', mk1/test2.cpp:20) on local variable 'tmp2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 12, loop 'VITIS_LOOP_12_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 238.194 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 238.372 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 238.546 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 238.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_VITIS_LOOP_12_1' pipeline 'VITIS_LOOP_12_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_12_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 239.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.221 seconds; current allocated memory: 241.666 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.398 seconds; current allocated memory: 246.368 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.663 seconds; current allocated memory: 253.199 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 10.362 seconds; current allocated memory: 253.185 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 11.582 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name test_scalaire -format ip_catalog -ipname test_scalaire -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test2.cpp' ... 
WARNING: [HLS 207-5533] unexpected pragma argument 'false', expects identifier: mk1/test2.cpp:15:59
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test2.cpp:5:9
WARNING: [HLS 207-5301] unused parameter 'print': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:792:16
WARNING: [HLS 207-5533] unexpected pragma argument 'false', expects identifier: mk1/test2.cpp:15:59
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.934 seconds; current allocated memory: 186.935 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<9, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint<9, false>(ap_int_base<9, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:910:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>& ap_int_base<9, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:12:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator++(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:12:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:20:23)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:18:7)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:17:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:16:11)
INFO: [HLS 214-131] Inlining function 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:12:44)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'VITIS_LOOP_12_1'(mk1/test2.cpp:12:19) has been inferred on port 'bus_A'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:12:19)
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'VITIS_LOOP_12_1'(mk1/test2.cpp:12:19) has been inferred on port 'bus_B'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:12:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.693 seconds; current allocated memory: 188.319 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 188.320 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 194.524 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 202.385 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_1' (mk1/test2.cpp:12) in function 'test_scalaire' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 230.956 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 237.878 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_12_1' (loop 'VITIS_LOOP_12_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('tmp2_write_ln20', mk1/test2.cpp:20) of variable 'add', mk1/test2.cpp:20 on local variable 'tmp2' and 'load' operation ('tmp2_load', mk1/test2.cpp:20) on local variable 'tmp2'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_12_1' (loop 'VITIS_LOOP_12_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('tmp2_write_ln20', mk1/test2.cpp:20) of variable 'add', mk1/test2.cpp:20 on local variable 'tmp2' and 'load' operation ('tmp2_load', mk1/test2.cpp:20) on local variable 'tmp2'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_12_1' (loop 'VITIS_LOOP_12_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('tmp2_write_ln20', mk1/test2.cpp:20) of variable 'add', mk1/test2.cpp:20 on local variable 'tmp2' and 'load' operation ('tmp2_load', mk1/test2.cpp:20) on local variable 'tmp2'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_12_1' (loop 'VITIS_LOOP_12_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('tmp2_write_ln20', mk1/test2.cpp:20) of variable 'add', mk1/test2.cpp:20 on local variable 'tmp2' and 'load' operation ('tmp2_load', mk1/test2.cpp:20) on local variable 'tmp2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 12, loop 'VITIS_LOOP_12_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.178 seconds; current allocated memory: 238.194 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 238.371 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 238.546 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 238.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_VITIS_LOOP_12_1' pipeline 'VITIS_LOOP_12_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_12_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.333 seconds; current allocated memory: 239.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.232 seconds; current allocated memory: 241.666 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.385 seconds; current allocated memory: 246.368 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.666 seconds; current allocated memory: 253.183 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 10.303 seconds; current allocated memory: 253.169 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 11.514 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name test_scalaire -format ip_catalog -ipname test_scalaire -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.049 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test2.cpp' ... 
WARNING: [HLS 207-5533] unexpected pragma argument 'false', expects identifier: mk1/test2.cpp:15:59
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test2.cpp:5:9
WARNING: [HLS 207-5301] unused parameter 'print': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:792:16
WARNING: [HLS 207-5533] unexpected pragma argument 'false', expects identifier: mk1/test2.cpp:15:59
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.899 seconds; current allocated memory: 186.936 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<9, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint<9, false>(ap_int_base<9, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:910:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>& ap_int_base<9, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:12:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator++(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:12:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:20:23)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:18:7)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:17:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:16:11)
INFO: [HLS 214-131] Inlining function 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:12:44)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'VITIS_LOOP_12_1'(mk1/test2.cpp:12:19) has been inferred on port 'bus_A'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:12:19)
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'VITIS_LOOP_12_1'(mk1/test2.cpp:12:19) has been inferred on port 'bus_B'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:12:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.687 seconds; current allocated memory: 188.319 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 188.320 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 194.526 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 202.387 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 230.956 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 237.877 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 11, loop 'VITIS_LOOP_12_1'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'test_scalaire_Pipeline_VITIS_LOOP_12_1' consists of the following:	'fadd' operation ('add', mk1/test2.cpp:20) [36]  (7.26 ns)
	'store' operation ('tmp2_write_ln20', mk1/test2.cpp:20) of variable 'add', mk1/test2.cpp:20 on local variable 'tmp2' [37]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.166 seconds; current allocated memory: 238.191 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 238.366 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 238.541 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 238.780 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_VITIS_LOOP_12_1' pipeline 'VITIS_LOOP_12_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_12_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.275 seconds; current allocated memory: 239.448 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.235 seconds; current allocated memory: 241.646 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.393 seconds; current allocated memory: 246.320 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.677 seconds; current allocated memory: 253.135 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 113.07 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 10.21 seconds; current allocated memory: 253.121 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 11.477 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name test_scalaire -format ip_catalog -ipname test_scalaire -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.044 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test2.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test2.cpp:5:9
WARNING: [HLS 207-5301] unused parameter 'print': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.881 seconds; current allocated memory: 186.934 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<9, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint<9, false>(ap_int_base<9, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:910:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>& ap_int_base<9, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:12:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator++(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:12:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:20:23)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:18:7)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:17:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:16:11)
INFO: [HLS 214-131] Inlining function 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:12:44)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'VITIS_LOOP_12_1'(mk1/test2.cpp:12:19) has been inferred on port 'bus_A'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:12:19)
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'VITIS_LOOP_12_1'(mk1/test2.cpp:12:19) has been inferred on port 'bus_B'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:12:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.689 seconds; current allocated memory: 188.274 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 188.274 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 194.480 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 202.342 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 230.910 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.085 seconds; current allocated memory: 237.845 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 11, loop 'VITIS_LOOP_12_1'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'test_scalaire_Pipeline_VITIS_LOOP_12_1' consists of the following:	'fadd' operation ('add', mk1/test2.cpp:20) [36]  (7.26 ns)
	'store' operation ('tmp2_write_ln20', mk1/test2.cpp:20) of variable 'add', mk1/test2.cpp:20 on local variable 'tmp2' [37]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.165 seconds; current allocated memory: 238.143 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 238.334 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 238.508 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 238.747 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_VITIS_LOOP_12_1' pipeline 'VITIS_LOOP_12_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_12_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.294 seconds; current allocated memory: 239.415 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.208 seconds; current allocated memory: 241.598 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.387 seconds; current allocated memory: 246.303 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.67 seconds; current allocated memory: 253.081 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 113.07 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 10.167 seconds; current allocated memory: 253.067 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 11.378 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name test_scalaire -format ip_catalog -ipname test_scalaire -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.044 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test2.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test2.cpp:5:9
WARNING: [HLS 207-5301] unused parameter 'print': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.913 seconds; current allocated memory: 186.934 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<9, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint<9, false>(ap_int_base<9, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:910:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>& ap_int_base<9, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:12:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator++(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:12:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:18:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:17:7)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:16:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:11)
INFO: [HLS 214-131] Inlining function 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:12:44)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'VITIS_LOOP_12_1'(mk1/test2.cpp:12:19) has been inferred on port 'bus_A'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:12:19)
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'VITIS_LOOP_12_1'(mk1/test2.cpp:12:19) has been inferred on port 'bus_B'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:12:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.824 seconds; current allocated memory: 188.274 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 188.274 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 194.472 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 202.341 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 230.903 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 237.809 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 11, loop 'VITIS_LOOP_12_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 238.099 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 238.281 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 238.443 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 238.665 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_VITIS_LOOP_12_1' pipeline 'VITIS_LOOP_12_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_12_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.312 seconds; current allocated memory: 239.329 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.218 seconds; current allocated memory: 241.451 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.377 seconds; current allocated memory: 246.095 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.668 seconds; current allocated memory: 252.903 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 10.336 seconds; current allocated memory: 252.889 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 11.531 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name test_scalaire -format ip_catalog -ipname test_scalaire -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.046 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test2.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test2.cpp:5:9
WARNING: [HLS 207-5301] unused parameter 'print': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.89 seconds; current allocated memory: 186.934 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<9, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint<9, false>(ap_int_base<9, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:910:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>& ap_int_base<9, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:12:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator++(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:12:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:18:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:17:7)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:16:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:11)
INFO: [HLS 214-131] Inlining function 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:12:44)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'VITIS_LOOP_12_1'(mk1/test2.cpp:12:19) has been inferred on port 'bus_A'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:12:19)
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'VITIS_LOOP_12_1'(mk1/test2.cpp:12:19) has been inferred on port 'bus_B'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:12:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.686 seconds; current allocated memory: 188.273 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 188.274 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 194.475 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 202.345 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 230.907 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 237.818 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 11, loop 'VITIS_LOOP_12_1'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'test_scalaire_Pipeline_VITIS_LOOP_12_1' consists of the following:	'fadd' operation ('tmp3', mk1/test2.cpp:18) [34]  (7.26 ns)
	'store' operation ('tmp3_write_ln18', mk1/test2.cpp:18) of variable 'tmp3', mk1/test2.cpp:18 on local variable 'tmp3' [35]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.169 seconds; current allocated memory: 238.112 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 238.299 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 238.461 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 238.683 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_VITIS_LOOP_12_1' pipeline 'VITIS_LOOP_12_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_12_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.274 seconds; current allocated memory: 239.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.205 seconds; current allocated memory: 241.471 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 246.174 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.673 seconds; current allocated memory: 252.923 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 113.07 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 10.147 seconds; current allocated memory: 252.909 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 11.351 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name test_scalaire -format ip_catalog -ipname test_scalaire -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.046 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test2.cpp' ... 
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: mk1/test2.cpp:15:9
ERROR: [HLS 207-3772] use of undeclared identifier 'temp2'; did you mean 'tmp2'?: mk1/test2.cpp:15:31
INFO: [HLS 207-4431] 'tmp2' declared here: mk1/test2.cpp:11:28
WARNING: [HLS 207-5527] missing argument for 'core': mk1/test2.cpp:15:9
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test2.cpp:5:9
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.006 seconds; current allocated memory: 186.326 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 2.242 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name test_scalaire -format ip_catalog -ipname test_scalaire -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.051 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test2.cpp' ... 
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: mk1/test2.cpp:15:9
WARNING: [HLS 207-5527] missing argument for 'core': mk1/test2.cpp:15:9
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test2.cpp:5:9
WARNING: [HLS 207-5301] unused parameter 'print': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:792:16
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: mk1/test2.cpp:15:9
WARNING: [HLS 207-5527] missing argument for 'core': mk1/test2.cpp:15:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.938 seconds; current allocated memory: 186.937 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<9, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint<9, false>(ap_int_base<9, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:910:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>& ap_int_base<9, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:12:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator++(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:12:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:19:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:18:7)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:17:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:16:11)
INFO: [HLS 214-131] Inlining function 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:12:44)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'VITIS_LOOP_12_1'(mk1/test2.cpp:12:19) has been inferred on port 'bus_A'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:12:19)
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'VITIS_LOOP_12_1'(mk1/test2.cpp:12:19) has been inferred on port 'bus_B'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:12:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.624 seconds; current allocated memory: 188.337 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 188.337 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 194.538 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 202.408 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 230.955 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.085 seconds; current allocated memory: 237.853 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 11, loop 'VITIS_LOOP_12_1'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'test_scalaire_Pipeline_VITIS_LOOP_12_1' consists of the following:	'fadd' operation ('tmp3', mk1/test2.cpp:19) [34]  (7.26 ns)
	'store' operation ('tmp3_write_ln19', mk1/test2.cpp:19) of variable 'tmp3', mk1/test2.cpp:19 on local variable 'tmp3' [35]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.171 seconds; current allocated memory: 238.162 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 238.334 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 238.496 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 238.718 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_VITIS_LOOP_12_1' pipeline 'VITIS_LOOP_12_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_B_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_12_1/m_axi_bus_A_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_12_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.314 seconds; current allocated memory: 239.398 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.219 seconds; current allocated memory: 241.566 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.396 seconds; current allocated memory: 246.208 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.678 seconds; current allocated memory: 253.010 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 113.07 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 10.222 seconds; current allocated memory: 252.996 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 11.451 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name test_scalaire -format ip_catalog -ipname test_scalaire -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test2.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test2.cpp:5:9
WARNING: [HLS 207-5301] unused parameter 'print': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.935 seconds; current allocated memory: 186.903 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<9, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint<9, false>(ap_int_base<9, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:910:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>& ap_int_base<9, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:12:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator++(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:12:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:19:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:18:7)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:17:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:16:11)
INFO: [HLS 214-131] Inlining function 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:12:44)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.703 seconds; current allocated memory: 188.238 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 188.239 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 194.479 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 202.326 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 230.898 MB.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 256 on port 'bus_A' (mk1/test2.cpp:16:9). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 256 on port 'bus_B' (mk1/test2.cpp:17:10). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 228.320 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 11, loop 'VITIS_LOOP_12_1'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'test_scalaire' consists of the following:	'fadd' operation ('tmp3', mk1/test2.cpp:19) [52]  (7.26 ns)
	'store' operation ('tmp3_write_ln19', mk1/test2.cpp:19) of variable 'tmp3', mk1/test2.cpp:19 on local variable 'tmp3' [54]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.197 seconds; current allocated memory: 228.707 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 229.020 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.166 seconds; current allocated memory: 230.517 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.445 seconds; current allocated memory: 235.347 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.665 seconds; current allocated memory: 242.003 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 113.07 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 9.799 seconds; current allocated memory: 241.989 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 11.004 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name test_scalaire -format ip_catalog -ipname test_scalaire -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.044 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test2.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test2.cpp:5:9
WARNING: [HLS 207-5301] unused parameter 'print': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.934 seconds; current allocated memory: 186.934 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<9, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint<9, false>(ap_int_base<9, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:910:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>& ap_int_base<9, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:12:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator++(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:12:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:19:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:18:7)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:17:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:16:11)
INFO: [HLS 214-131] Inlining function 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:12:44)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.671 seconds; current allocated memory: 188.254 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 188.255 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 194.480 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 202.329 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 230.905 MB.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 256 on port 'bus_A' (mk1/test2.cpp:16:9). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 256 on port 'bus_B' (mk1/test2.cpp:17:10). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 228.370 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (94.1ns)  of 'fadd' operation ('tmp3', mk1/test2.cpp:19) exceeds the target cycle time (target cycle time: 10ns, clock uncertainty: 2.7ns, effective cycle time: 7.3ns).

INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 8, loop 'VITIS_LOOP_12_1'
WARNING: [HLS 200-871] Estimated clock period (94.075ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'test_scalaire' consists of the following:	'load' operation ('tmp3_load', mk1/test2.cpp:19) on local variable 'tmp3' [44]  (0 ns)
	'fadd' operation ('tmp3', mk1/test2.cpp:19) [53]  (94.1 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.182 seconds; current allocated memory: 228.738 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 229.031 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_1_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.177 seconds; current allocated memory: 230.536 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.423 seconds; current allocated memory: 235.320 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.66 seconds; current allocated memory: 242.014 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 10.63 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 9.721 seconds; current allocated memory: 242.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 10.903 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name test_scalaire -format ip_catalog -ipname test_scalaire -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.044 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test2.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test2.cpp:5:9
WARNING: [HLS 207-5301] unused parameter 'print': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.882 seconds; current allocated memory: 186.903 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<9, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint<9, false>(ap_int_base<9, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:910:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>& ap_int_base<9, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:12:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator++(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:12:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:19:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:18:7)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:17:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:16:11)
INFO: [HLS 214-131] Inlining function 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:12:44)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.656 seconds; current allocated memory: 188.238 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.044 seconds; current allocated memory: 188.239 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 194.479 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 202.327 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 230.898 MB.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 256 on port 'bus_A' (mk1/test2.cpp:16:9). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 256 on port 'bus_B' (mk1/test2.cpp:17:10). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 228.320 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 11, loop 'VITIS_LOOP_12_1'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'test_scalaire' consists of the following:	'fadd' operation ('tmp3', mk1/test2.cpp:19) [52]  (7.26 ns)
	'store' operation ('tmp3_write_ln19', mk1/test2.cpp:19) of variable 'tmp3', mk1/test2.cpp:19 on local variable 'tmp3' [54]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.171 seconds; current allocated memory: 228.708 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 229.020 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.165 seconds; current allocated memory: 230.518 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.438 seconds; current allocated memory: 235.347 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.664 seconds; current allocated memory: 242.041 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 113.07 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 9.677 seconds; current allocated memory: 242.027 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 10.902 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name test_scalaire -format ip_catalog -ipname test_scalaire -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test2.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test2.cpp:5:9
WARNING: [HLS 207-5301] unused parameter 'print': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.906 seconds; current allocated memory: 186.903 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<9, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint<9, false>(ap_int_base<9, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:910:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>& ap_int_base<9, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:12:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator++(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:12:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:19:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:18:7)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:17:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:16:11)
INFO: [HLS 214-131] Inlining function 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:12:44)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.674 seconds; current allocated memory: 188.238 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 188.239 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 194.477 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 202.325 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_1' (mk1/test2.cpp:12) in function 'test_scalaire' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 230.898 MB.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 256 on port 'bus_A' (mk1/test2.cpp:16:9). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 256 on port 'bus_B' (mk1/test2.cpp:17:10). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 228.321 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire' (loop 'VITIS_LOOP_12_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('tmp3_write_ln19', mk1/test2.cpp:19) of variable 'tmp3', mk1/test2.cpp:19 on local variable 'tmp3' and 'load' operation ('tmp3_load', mk1/test2.cpp:19) on local variable 'tmp3'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire' (loop 'VITIS_LOOP_12_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('tmp3_write_ln19', mk1/test2.cpp:19) of variable 'tmp3', mk1/test2.cpp:19 on local variable 'tmp3' and 'load' operation ('tmp3_load', mk1/test2.cpp:19) on local variable 'tmp3'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire' (loop 'VITIS_LOOP_12_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('tmp3_write_ln19', mk1/test2.cpp:19) of variable 'tmp3', mk1/test2.cpp:19 on local variable 'tmp3' and 'load' operation ('tmp3_load', mk1/test2.cpp:19) on local variable 'tmp3'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire' (loop 'VITIS_LOOP_12_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('tmp3_write_ln19', mk1/test2.cpp:19) of variable 'tmp3', mk1/test2.cpp:19 on local variable 'tmp3' and 'load' operation ('tmp3_load', mk1/test2.cpp:19) on local variable 'tmp3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 12, loop 'VITIS_LOOP_12_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.192 seconds; current allocated memory: 228.710 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.151 seconds; current allocated memory: 229.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.167 seconds; current allocated memory: 230.541 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 235.399 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.66 seconds; current allocated memory: 242.092 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 9.731 seconds; current allocated memory: 242.079 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 10.921 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name test_scalaire -format ip_catalog -ipname test_scalaire -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.046 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test2.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test2.cpp:5:9
WARNING: [HLS 207-5301] unused parameter 'print': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.059 seconds; current allocated memory: 186.903 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<9, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint<9, false>(ap_int_base<9, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:910:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>& ap_int_base<9, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:12:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator++(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:12:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:20:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:19:7)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:18:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:17:11)
INFO: [HLS 214-131] Inlining function 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:12:44)
WARNING: [HLS 214-199] Ignoring dependence pragma on local scalar variable 'tmp3'. (mk1/test2.cpp:13:2)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.902 seconds; current allocated memory: 188.255 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 188.256 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 194.478 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 202.325 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_1' (mk1/test2.cpp:12) in function 'test_scalaire' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 230.899 MB.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 256 on port 'bus_A' (mk1/test2.cpp:17:9). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 256 on port 'bus_B' (mk1/test2.cpp:18:10). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 228.322 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire' (loop 'VITIS_LOOP_12_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('tmp3_write_ln20', mk1/test2.cpp:20) of variable 'tmp3', mk1/test2.cpp:20 on local variable 'tmp3' and 'load' operation ('tmp3_load', mk1/test2.cpp:20) on local variable 'tmp3'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire' (loop 'VITIS_LOOP_12_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('tmp3_write_ln20', mk1/test2.cpp:20) of variable 'tmp3', mk1/test2.cpp:20 on local variable 'tmp3' and 'load' operation ('tmp3_load', mk1/test2.cpp:20) on local variable 'tmp3'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire' (loop 'VITIS_LOOP_12_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('tmp3_write_ln20', mk1/test2.cpp:20) of variable 'tmp3', mk1/test2.cpp:20 on local variable 'tmp3' and 'load' operation ('tmp3_load', mk1/test2.cpp:20) on local variable 'tmp3'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire' (loop 'VITIS_LOOP_12_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('tmp3_write_ln20', mk1/test2.cpp:20) of variable 'tmp3', mk1/test2.cpp:20 on local variable 'tmp3' and 'load' operation ('tmp3_load', mk1/test2.cpp:20) on local variable 'tmp3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 12, loop 'VITIS_LOOP_12_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.201 seconds; current allocated memory: 228.711 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.154 seconds; current allocated memory: 229.028 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.191 seconds; current allocated memory: 230.558 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.437 seconds; current allocated memory: 235.399 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.666 seconds; current allocated memory: 242.109 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 10.193 seconds; current allocated memory: 242.095 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 11.445 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name test_scalaire -format ip_catalog -ipname test_scalaire -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test2.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test2.cpp:5:9
WARNING: [HLS 207-5301] unused parameter 'print': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.916 seconds; current allocated memory: 186.903 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<9, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint<9, false>(ap_int_base<9, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:910:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>& ap_int_base<9, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:12:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator++(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:12:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:20:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:19:7)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:18:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:17:11)
INFO: [HLS 214-131] Inlining function 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:12:44)
WARNING: [HLS 214-199] Ignoring dependence pragma on local scalar variable 'tmp3'. (mk1/test2.cpp:13:2)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.634 seconds; current allocated memory: 188.255 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 188.256 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 194.478 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 202.326 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_1' (mk1/test2.cpp:12) in function 'test_scalaire' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 230.899 MB.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 256 on port 'bus_A' (mk1/test2.cpp:17:9). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 256 on port 'bus_B' (mk1/test2.cpp:18:10). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 228.322 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire' (loop 'VITIS_LOOP_12_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('tmp3_write_ln20', mk1/test2.cpp:20) of variable 'tmp3', mk1/test2.cpp:20 on local variable 'tmp3' and 'load' operation ('tmp3_load', mk1/test2.cpp:20) on local variable 'tmp3'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire' (loop 'VITIS_LOOP_12_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('tmp3_write_ln20', mk1/test2.cpp:20) of variable 'tmp3', mk1/test2.cpp:20 on local variable 'tmp3' and 'load' operation ('tmp3_load', mk1/test2.cpp:20) on local variable 'tmp3'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire' (loop 'VITIS_LOOP_12_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('tmp3_write_ln20', mk1/test2.cpp:20) of variable 'tmp3', mk1/test2.cpp:20 on local variable 'tmp3' and 'load' operation ('tmp3_load', mk1/test2.cpp:20) on local variable 'tmp3'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire' (loop 'VITIS_LOOP_12_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('tmp3_write_ln20', mk1/test2.cpp:20) of variable 'tmp3', mk1/test2.cpp:20 on local variable 'tmp3' and 'load' operation ('tmp3_load', mk1/test2.cpp:20) on local variable 'tmp3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 12, loop 'VITIS_LOOP_12_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.187 seconds; current allocated memory: 228.711 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 229.028 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.171 seconds; current allocated memory: 230.558 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.424 seconds; current allocated memory: 235.400 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.663 seconds; current allocated memory: 242.109 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 9.689 seconds; current allocated memory: 242.095 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 10.914 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name test_scalaire -format ip_catalog -ipname test_scalaire -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.046 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test2.cpp' ... 
ERROR: [HLS 207-3771] use of undeclared identifier 'tmp3': mk1/test2.cpp:10:33
WARNING: [HLS 207-5523] invalid variable expr : mk1/test2.cpp:10:33
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test2.cpp:5:9
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.994 seconds; current allocated memory: 186.291 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 2.252 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name test_scalaire -format ip_catalog -ipname test_scalaire -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test2.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test2.cpp:5:9
WARNING: [HLS 207-5301] unused parameter 'print': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.898 seconds; current allocated memory: 186.903 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<9, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint<9, false>(ap_int_base<9, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:910:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>& ap_int_base<9, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:17:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator++(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:17:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:25:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:24:7)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:23:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:22:11)
INFO: [HLS 214-131] Inlining function 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:17:44)
WARNING: [HLS 214-199] Ignoring dependence pragma on local scalar variable 'tmp3'. (mk1/test2.cpp:13:2)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.599 seconds; current allocated memory: 188.255 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 188.256 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 194.478 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 202.326 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_17_1' (mk1/test2.cpp:17) in function 'test_scalaire' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 230.899 MB.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 256 on port 'bus_A' (mk1/test2.cpp:22:9). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 256 on port 'bus_B' (mk1/test2.cpp:23:10). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 228.322 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_17_1'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire' (loop 'VITIS_LOOP_17_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('tmp3_write_ln25', mk1/test2.cpp:25) of variable 'tmp3', mk1/test2.cpp:25 on local variable 'tmp3' and 'load' operation ('tmp3_load', mk1/test2.cpp:25) on local variable 'tmp3'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire' (loop 'VITIS_LOOP_17_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('tmp3_write_ln25', mk1/test2.cpp:25) of variable 'tmp3', mk1/test2.cpp:25 on local variable 'tmp3' and 'load' operation ('tmp3_load', mk1/test2.cpp:25) on local variable 'tmp3'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire' (loop 'VITIS_LOOP_17_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('tmp3_write_ln25', mk1/test2.cpp:25) of variable 'tmp3', mk1/test2.cpp:25 on local variable 'tmp3' and 'load' operation ('tmp3_load', mk1/test2.cpp:25) on local variable 'tmp3'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire' (loop 'VITIS_LOOP_17_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('tmp3_write_ln25', mk1/test2.cpp:25) of variable 'tmp3', mk1/test2.cpp:25 on local variable 'tmp3' and 'load' operation ('tmp3_load', mk1/test2.cpp:25) on local variable 'tmp3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 12, loop 'VITIS_LOOP_17_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.185 seconds; current allocated memory: 228.711 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 229.028 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.168 seconds; current allocated memory: 230.558 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.428 seconds; current allocated memory: 235.400 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.668 seconds; current allocated memory: 242.109 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 9.641 seconds; current allocated memory: 242.095 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 10.854 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name test_scalaire -format ip_catalog -ipname test_scalaire -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.044 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test2.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test2.cpp:5:9
WARNING: [HLS 207-5301] unused parameter 'print': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.902 seconds; current allocated memory: 186.903 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<9, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint<9, false>(ap_int_base<9, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:910:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>& ap_int_base<9, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:17:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator++(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:17:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:25:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:24:7)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:23:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:22:11)
INFO: [HLS 214-131] Inlining function 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:17:44)
WARNING: [HLS 214-199] Ignoring dependence pragma on local scalar variable 'tmp3'. (mk1/test2.cpp:13:2)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.657 seconds; current allocated memory: 188.255 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 188.256 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 194.479 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 202.326 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_17_1' (mk1/test2.cpp:17) in function 'test_scalaire' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 230.900 MB.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 256 on port 'bus_A' (mk1/test2.cpp:22:9). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 256 on port 'bus_B' (mk1/test2.cpp:23:10). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 228.322 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_17_1'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire' (loop 'VITIS_LOOP_17_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('tmp3_write_ln25', mk1/test2.cpp:25) of variable 'tmp3', mk1/test2.cpp:25 on local variable 'tmp3' and 'load' operation ('tmp3_load', mk1/test2.cpp:25) on local variable 'tmp3'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire' (loop 'VITIS_LOOP_17_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('tmp3_write_ln25', mk1/test2.cpp:25) of variable 'tmp3', mk1/test2.cpp:25 on local variable 'tmp3' and 'load' operation ('tmp3_load', mk1/test2.cpp:25) on local variable 'tmp3'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire' (loop 'VITIS_LOOP_17_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('tmp3_write_ln25', mk1/test2.cpp:25) of variable 'tmp3', mk1/test2.cpp:25 on local variable 'tmp3' and 'load' operation ('tmp3_load', mk1/test2.cpp:25) on local variable 'tmp3'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire' (loop 'VITIS_LOOP_17_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('tmp3_write_ln25', mk1/test2.cpp:25) of variable 'tmp3', mk1/test2.cpp:25 on local variable 'tmp3' and 'load' operation ('tmp3_load', mk1/test2.cpp:25) on local variable 'tmp3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 12, loop 'VITIS_LOOP_17_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.196 seconds; current allocated memory: 228.712 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 229.029 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.167 seconds; current allocated memory: 230.558 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 235.400 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.66 seconds; current allocated memory: 242.109 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 9.704 seconds; current allocated memory: 242.095 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 10.92 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name test_scalaire -format ip_catalog -ipname test_scalaire -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test2.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test2.cpp:5:9
WARNING: [HLS 207-5301] unused parameter 'print': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.943 seconds; current allocated memory: 186.965 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<9, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint<9, false>(ap_int_base<9, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:910:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>& ap_int_base<9, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:17:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator++(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:26:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:28:21)
INFO: [HLS 214-131] Inlining function 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:26:44)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:26:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator++(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:17:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:24:7)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:23:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:22:11)
INFO: [HLS 214-131] Inlining function 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:17:44)
WARNING: [HLS 214-199] Ignoring dependence pragma on local scalar variable 'tmp3'. (mk1/test2.cpp:13:2)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'VITIS_LOOP_17_1'(mk1/test2.cpp:17:19) has been inferred on port 'bus_A'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:17:19)
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'VITIS_LOOP_17_1'(mk1/test2.cpp:17:19) has been inferred on port 'bus_B'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:17:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.716 seconds; current allocated memory: 188.377 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 188.377 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 194.637 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 202.467 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_17_1' (mk1/test2.cpp:17) in function 'test_scalaire' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_26_2' (mk1/test2.cpp:26) in function 'test_scalaire' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 231.094 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'tmp' (mk1/test2.cpp:24:10)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 247.805 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_17_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_17_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_17_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.146 seconds; current allocated memory: 248.076 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 248.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_26_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_26_2'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_26_2' (loop 'VITIS_LOOP_26_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('tmp3_write_ln28', mk1/test2.cpp:28) of variable 'tmp3', mk1/test2.cpp:28 on local variable 'tmp3' and 'load' operation ('tmp3_load', mk1/test2.cpp:28) on local variable 'tmp3'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_26_2' (loop 'VITIS_LOOP_26_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('tmp3_write_ln28', mk1/test2.cpp:28) of variable 'tmp3', mk1/test2.cpp:28 on local variable 'tmp3' and 'load' operation ('tmp3_load', mk1/test2.cpp:28) on local variable 'tmp3'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_26_2' (loop 'VITIS_LOOP_26_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('tmp3_write_ln28', mk1/test2.cpp:28) of variable 'tmp3', mk1/test2.cpp:28 on local variable 'tmp3' and 'load' operation ('tmp3_load', mk1/test2.cpp:28) on local variable 'tmp3'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_26_2' (loop 'VITIS_LOOP_26_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('tmp3_write_ln28', mk1/test2.cpp:28) of variable 'tmp3', mk1/test2.cpp:28 on local variable 'tmp3' and 'load' operation ('tmp3_load', mk1/test2.cpp:28) on local variable 'tmp3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 8, loop 'VITIS_LOOP_26_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.154 seconds; current allocated memory: 248.361 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 248.486 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 248.610 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 248.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_17_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_VITIS_LOOP_17_1' pipeline 'VITIS_LOOP_17_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_A_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_B_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_17_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.273 seconds; current allocated memory: 249.421 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_26_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_VITIS_LOOP_26_2' pipeline 'VITIS_LOOP_26_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_26_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.168 seconds; current allocated memory: 250.365 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.181 seconds; current allocated memory: 252.385 MB.
INFO: [RTMG 210-278] Implementing memory 'test_scalaire_tmp_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.427 seconds; current allocated memory: 257.389 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.689 seconds; current allocated memory: 264.250 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 10.69 seconds; current allocated memory: 264.236 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 11.901 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name test_scalaire -format ip_catalog -ipname test_scalaire -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test2.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test2.cpp:5:9
WARNING: [HLS 207-5301] unused parameter 'print': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.864 seconds; current allocated memory: 186.903 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<9, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint<9, false>(ap_int_base<9, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:910:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>& ap_int_base<9, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:17:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator++(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:17:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:25:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:24:7)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:23:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:22:11)
INFO: [HLS 214-131] Inlining function 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:17:44)
WARNING: [HLS 214-199] Ignoring dependence pragma on local scalar variable 'tmp3'. (mk1/test2.cpp:13:2)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.565 seconds; current allocated memory: 188.255 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 188.256 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 194.478 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 202.326 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_17_1' (mk1/test2.cpp:17) in function 'test_scalaire' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 230.899 MB.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 256 on port 'bus_A' (mk1/test2.cpp:22:9). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 256 on port 'bus_B' (mk1/test2.cpp:23:10). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 228.322 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_17_1'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire' (loop 'VITIS_LOOP_17_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('tmp3_write_ln25', mk1/test2.cpp:25) of variable 'tmp3', mk1/test2.cpp:25 on local variable 'tmp3' and 'load' operation ('tmp3_load', mk1/test2.cpp:25) on local variable 'tmp3'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire' (loop 'VITIS_LOOP_17_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('tmp3_write_ln25', mk1/test2.cpp:25) of variable 'tmp3', mk1/test2.cpp:25 on local variable 'tmp3' and 'load' operation ('tmp3_load', mk1/test2.cpp:25) on local variable 'tmp3'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire' (loop 'VITIS_LOOP_17_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('tmp3_write_ln25', mk1/test2.cpp:25) of variable 'tmp3', mk1/test2.cpp:25 on local variable 'tmp3' and 'load' operation ('tmp3_load', mk1/test2.cpp:25) on local variable 'tmp3'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire' (loop 'VITIS_LOOP_17_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('tmp3_write_ln25', mk1/test2.cpp:25) of variable 'tmp3', mk1/test2.cpp:25 on local variable 'tmp3' and 'load' operation ('tmp3_load', mk1/test2.cpp:25) on local variable 'tmp3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 12, loop 'VITIS_LOOP_17_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.219 seconds; current allocated memory: 228.711 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 229.028 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.168 seconds; current allocated memory: 230.558 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.424 seconds; current allocated memory: 235.400 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.657 seconds; current allocated memory: 242.109 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 9.598 seconds; current allocated memory: 242.095 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 10.82 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name test_scalaire -format ip_catalog -ipname test_scalaire -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.053 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test2.cpp' ... 
ERROR: [HLS 207-3771] use of undeclared identifier 'tmp3': mk1/test2.cpp:17:33
WARNING: [HLS 207-5523] invalid variable expr : mk1/test2.cpp:17:33
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test2.cpp:7:9
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.015 seconds; current allocated memory: 186.292 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 2.204 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name test_scalaire -format ip_catalog -ipname test_scalaire -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.044 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test2.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test2.cpp:7:9
WARNING: [HLS 207-5301] unused parameter 'print': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.906 seconds; current allocated memory: 186.934 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<9, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint<9, false>(ap_int_base<9, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:910:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>& ap_int_base<9, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:19:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator++(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:19:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:24:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:23:7)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:22:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:21:12)
INFO: [HLS 214-131] Inlining function 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:19:44)
WARNING: [HLS 214-199] Ignoring dependence pragma on local scalar variable 'tmp2'. (mk1/test2.cpp:15:2)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'VITIS_LOOP_19_1'(mk1/test2.cpp:19:19) has been inferred on port 'bus_A'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:19:19)
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'VITIS_LOOP_19_1'(mk1/test2.cpp:19:19) has been inferred on port 'bus_B'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:19:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.607 seconds; current allocated memory: 188.275 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 188.275 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 194.474 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 202.343 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_19_1' (mk1/test2.cpp:19) in function 'test_scalaire' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 230.906 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.085 seconds; current allocated memory: 237.817 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_19_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_1'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_19_1' (loop 'VITIS_LOOP_19_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('tmp2_write_ln24', mk1/test2.cpp:24) of variable 'tmp2', mk1/test2.cpp:24 on local variable 'tmp2' and 'load' operation ('tmp2_load', mk1/test2.cpp:24) on local variable 'tmp2'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_19_1' (loop 'VITIS_LOOP_19_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('tmp2_write_ln24', mk1/test2.cpp:24) of variable 'tmp2', mk1/test2.cpp:24 on local variable 'tmp2' and 'load' operation ('tmp2_load', mk1/test2.cpp:24) on local variable 'tmp2'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_19_1' (loop 'VITIS_LOOP_19_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('tmp2_write_ln24', mk1/test2.cpp:24) of variable 'tmp2', mk1/test2.cpp:24 on local variable 'tmp2' and 'load' operation ('tmp2_load', mk1/test2.cpp:24) on local variable 'tmp2'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_19_1' (loop 'VITIS_LOOP_19_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('tmp2_write_ln24', mk1/test2.cpp:24) of variable 'tmp2', mk1/test2.cpp:24 on local variable 'tmp2' and 'load' operation ('tmp2_load', mk1/test2.cpp:24) on local variable 'tmp2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 12, loop 'VITIS_LOOP_19_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.172 seconds; current allocated memory: 238.144 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 238.318 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 238.480 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 238.702 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_19_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_VITIS_LOOP_19_1' pipeline 'VITIS_LOOP_19_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_19_1/m_axi_bus_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_19_1/m_axi_bus_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_19_1/m_axi_bus_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_19_1/m_axi_bus_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_19_1/m_axi_bus_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_19_1/m_axi_bus_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_19_1/m_axi_bus_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_19_1/m_axi_bus_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_19_1/m_axi_bus_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_19_1/m_axi_bus_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_19_1/m_axi_bus_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_19_1/m_axi_bus_B_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_19_1/m_axi_bus_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_19_1/m_axi_bus_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_19_1/m_axi_bus_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_19_1/m_axi_bus_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_19_1/m_axi_bus_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_19_1/m_axi_bus_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_19_1/m_axi_bus_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_19_1/m_axi_bus_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_19_1/m_axi_bus_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_19_1/m_axi_bus_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_19_1/m_axi_bus_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_19_1/m_axi_bus_A_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_19_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.312 seconds; current allocated memory: 239.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.213 seconds; current allocated memory: 241.549 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.388 seconds; current allocated memory: 246.192 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.673 seconds; current allocated memory: 252.911 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 10.151 seconds; current allocated memory: 252.897 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 11.341 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name test_scalaire -format ip_catalog -ipname test_scalaire -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test2.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test2.cpp:7:9
WARNING: [HLS 207-5301] unused parameter 'print': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.035 seconds; current allocated memory: 186.934 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<9, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint<9, false>(ap_int_base<9, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:910:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>& ap_int_base<9, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:19:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator++(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:19:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:24:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:23:7)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:22:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:21:12)
INFO: [HLS 214-131] Inlining function 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:19:44)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'VITIS_LOOP_19_1'(mk1/test2.cpp:19:19) has been inferred on port 'bus_A'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:19:19)
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'VITIS_LOOP_19_1'(mk1/test2.cpp:19:19) has been inferred on port 'bus_B'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:19:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.852 seconds; current allocated memory: 188.274 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.042 seconds; current allocated memory: 188.274 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.079 seconds; current allocated memory: 194.482 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 202.343 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_19_1' (mk1/test2.cpp:19) in function 'test_scalaire' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 230.914 MB.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'bus_res'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'bus_res'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 237.856 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_19_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_1'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_19_1' (loop 'VITIS_LOOP_19_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('add24_write_ln24', mk1/test2.cpp:24) of variable 'add', mk1/test2.cpp:24 on local variable 'add24' and 'load' operation ('add24_load', mk1/test2.cpp:24) on local variable 'add24'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_19_1' (loop 'VITIS_LOOP_19_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('add24_write_ln24', mk1/test2.cpp:24) of variable 'add', mk1/test2.cpp:24 on local variable 'add24' and 'load' operation ('add24_load', mk1/test2.cpp:24) on local variable 'add24'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_19_1' (loop 'VITIS_LOOP_19_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('add24_write_ln24', mk1/test2.cpp:24) of variable 'add', mk1/test2.cpp:24 on local variable 'add24' and 'load' operation ('add24_load', mk1/test2.cpp:24) on local variable 'add24'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_19_1' (loop 'VITIS_LOOP_19_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('add24_write_ln24', mk1/test2.cpp:24) of variable 'add', mk1/test2.cpp:24 on local variable 'add24' and 'load' operation ('add24_load', mk1/test2.cpp:24) on local variable 'add24'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 12, loop 'VITIS_LOOP_19_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.188 seconds; current allocated memory: 238.157 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 238.350 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 238.524 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 238.763 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_19_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_VITIS_LOOP_19_1' pipeline 'VITIS_LOOP_19_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_19_1/m_axi_bus_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_19_1/m_axi_bus_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_19_1/m_axi_bus_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_19_1/m_axi_bus_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_19_1/m_axi_bus_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_19_1/m_axi_bus_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_19_1/m_axi_bus_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_19_1/m_axi_bus_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_19_1/m_axi_bus_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_19_1/m_axi_bus_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_19_1/m_axi_bus_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_19_1/m_axi_bus_B_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_19_1/m_axi_bus_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_19_1/m_axi_bus_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_19_1/m_axi_bus_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_19_1/m_axi_bus_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_19_1/m_axi_bus_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_19_1/m_axi_bus_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_19_1/m_axi_bus_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_19_1/m_axi_bus_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_19_1/m_axi_bus_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_19_1/m_axi_bus_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_19_1/m_axi_bus_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_19_1/m_axi_bus_A_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_19_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.313 seconds; current allocated memory: 239.447 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.268 seconds; current allocated memory: 241.629 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.417 seconds; current allocated memory: 246.334 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.685 seconds; current allocated memory: 253.098 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 10.677 seconds; current allocated memory: 253.084 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 12.1 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name test_scalaire -format ip_catalog -ipname test_scalaire -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.047 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test2.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test2.cpp:7:9
WARNING: [HLS 207-5301] unused parameter 'print': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.04 seconds; current allocated memory: 186.934 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<9, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint<9, false>(ap_int_base<9, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:910:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>& ap_int_base<9, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:17:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator++(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:17:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:23:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:22:7)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:21:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:20:11)
INFO: [HLS 214-131] Inlining function 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:17:44)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'VITIS_LOOP_17_1'(mk1/test2.cpp:17:19) has been inferred on port 'bus_A'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:17:19)
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'VITIS_LOOP_17_1'(mk1/test2.cpp:17:19) has been inferred on port 'bus_B'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:17:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.8 seconds; current allocated memory: 188.273 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 188.274 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 194.482 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 202.342 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 230.910 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 237.844 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_17_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_17_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 6, Depth = 12, loop 'VITIS_LOOP_17_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.155 seconds; current allocated memory: 238.143 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 238.335 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 238.510 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 238.749 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_17_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_VITIS_LOOP_17_1' pipeline 'VITIS_LOOP_17_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_B_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_A_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_17_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.283 seconds; current allocated memory: 239.429 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 241.605 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 246.310 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.685 seconds; current allocated memory: 253.090 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 10.462 seconds; current allocated memory: 253.076 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 11.758 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name test_scalaire -format ip_catalog -ipname test_scalaire -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.051 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test3.cpp' ... 
ERROR: [HLS 207-3771] use of undeclared identifier 'hls_stream': mk1/test3.cpp:8:21
ERROR: [HLS 207-3696] variable has incomplete type 'void': mk1/test3.cpp:8:6
ERROR: [HLS 207-1228] expected unqualified-id: mk1/test3.cpp:8:33
ERROR: [HLS 207-3439] 'float_s' does not refer to a value: mk1/test3.cpp:8:34
INFO: [HLS 207-62] declared here: mk1/test3.cpp:3:8
ERROR: [HLS 207-3771] use of undeclared identifier 'A': mk1/test3.cpp:8:44
ERROR: [HLS 207-3771] use of undeclared identifier 'hls_stream': mk1/test3.cpp:8:47
ERROR: [HLS 207-1228] expected unqualified-id: mk1/test3.cpp:8:59
ERROR: [HLS 207-3439] 'float_s' does not refer to a value: mk1/test3.cpp:8:60
INFO: [HLS 207-62] declared here: mk1/test3.cpp:3:8
ERROR: [HLS 207-3771] use of undeclared identifier 'B': mk1/test3.cpp:8:70
ERROR: [HLS 207-3771] use of undeclared identifier 'hls_stream': mk1/test3.cpp:8:73
ERROR: [HLS 207-1228] expected unqualified-id: mk1/test3.cpp:8:85
ERROR: [HLS 207-3439] 'float_s' does not refer to a value: mk1/test3.cpp:8:86
INFO: [HLS 207-62] declared here: mk1/test3.cpp:3:8
ERROR: [HLS 207-3771] use of undeclared identifier 'res': mk1/test3.cpp:8:96
ERROR: [HLS 207-1263] expected ';' after top level declarator: mk1/test3.cpp:8:100
ERROR: [HLS 207-5497] '#pragma HLS' is only allowed in function scope: mk1/test3.cpp:12:9
ERROR: [HLS 207-5497] '#pragma HLS' is only allowed in function scope: mk1/test3.cpp:13:9
ERROR: [HLS 207-5497] '#pragma HLS' is only allowed in function scope: mk1/test3.cpp:14:9
ERROR: [HLS 207-5497] '#pragma HLS' is only allowed in function scope: mk1/test3.cpp:15:9
ERROR: [HLS 207-3796] unknown type name 'tmpA': mk1/test3.cpp:21:2
ERROR: [HLS 207-59] too many errors emitted, stopping now
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.221 seconds; current allocated memory: 186.430 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 2.492 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name test_scalaire -format ip_catalog -ipname test_scalaire -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.044 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test3.cpp' ... 
ERROR: [HLS 207-3771] use of undeclared identifier 'hls_stream': mk1/test3.cpp:8:21
ERROR: [HLS 207-3696] variable has incomplete type 'void': mk1/test3.cpp:8:6
ERROR: [HLS 207-1228] expected unqualified-id: mk1/test3.cpp:8:33
ERROR: [HLS 207-3439] 'float_s' does not refer to a value: mk1/test3.cpp:8:34
INFO: [HLS 207-62] declared here: mk1/test3.cpp:3:8
ERROR: [HLS 207-3771] use of undeclared identifier 'A': mk1/test3.cpp:8:44
ERROR: [HLS 207-3771] use of undeclared identifier 'hls_stream': mk1/test3.cpp:8:47
ERROR: [HLS 207-1228] expected unqualified-id: mk1/test3.cpp:8:59
ERROR: [HLS 207-3439] 'float_s' does not refer to a value: mk1/test3.cpp:8:60
INFO: [HLS 207-62] declared here: mk1/test3.cpp:3:8
ERROR: [HLS 207-3771] use of undeclared identifier 'B': mk1/test3.cpp:8:70
ERROR: [HLS 207-3771] use of undeclared identifier 'hls_stream': mk1/test3.cpp:8:73
ERROR: [HLS 207-1228] expected unqualified-id: mk1/test3.cpp:8:85
ERROR: [HLS 207-3439] 'float_s' does not refer to a value: mk1/test3.cpp:8:86
INFO: [HLS 207-62] declared here: mk1/test3.cpp:3:8
ERROR: [HLS 207-3771] use of undeclared identifier 'res': mk1/test3.cpp:8:96
ERROR: [HLS 207-1263] expected ';' after top level declarator: mk1/test3.cpp:8:100
ERROR: [HLS 207-5497] '#pragma HLS' is only allowed in function scope: mk1/test3.cpp:12:9
ERROR: [HLS 207-5497] '#pragma HLS' is only allowed in function scope: mk1/test3.cpp:13:9
ERROR: [HLS 207-5497] '#pragma HLS' is only allowed in function scope: mk1/test3.cpp:14:9
ERROR: [HLS 207-5497] '#pragma HLS' is only allowed in function scope: mk1/test3.cpp:15:9
ERROR: [HLS 207-3796] unknown type name 'tmpA': mk1/test3.cpp:21:2
ERROR: [HLS 207-59] too many errors emitted, stopping now
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.16 seconds; current allocated memory: 186.430 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 2.404 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name test_scalaire -format ip_catalog -ipname test_scalaire -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test3.cpp' ... 
ERROR: [HLS 207-3771] use of undeclared identifier 'hls_stream': mk1/test3.cpp:8:21
ERROR: [HLS 207-3696] variable has incomplete type 'void': mk1/test3.cpp:8:6
ERROR: [HLS 207-1228] expected unqualified-id: mk1/test3.cpp:8:33
ERROR: [HLS 207-3439] 'float_s' does not refer to a value: mk1/test3.cpp:8:34
INFO: [HLS 207-62] declared here: mk1/test3.cpp:3:8
ERROR: [HLS 207-3771] use of undeclared identifier 'A': mk1/test3.cpp:8:44
ERROR: [HLS 207-3771] use of undeclared identifier 'hls_stream': mk1/test3.cpp:8:47
ERROR: [HLS 207-1228] expected unqualified-id: mk1/test3.cpp:8:59
ERROR: [HLS 207-3439] 'float_s' does not refer to a value: mk1/test3.cpp:8:60
INFO: [HLS 207-62] declared here: mk1/test3.cpp:3:8
ERROR: [HLS 207-3771] use of undeclared identifier 'B': mk1/test3.cpp:8:70
ERROR: [HLS 207-3771] use of undeclared identifier 'hls_stream': mk1/test3.cpp:8:73
ERROR: [HLS 207-1228] expected unqualified-id: mk1/test3.cpp:8:85
ERROR: [HLS 207-3439] 'float_s' does not refer to a value: mk1/test3.cpp:8:86
INFO: [HLS 207-62] declared here: mk1/test3.cpp:3:8
ERROR: [HLS 207-3771] use of undeclared identifier 'res': mk1/test3.cpp:8:96
ERROR: [HLS 207-1263] expected ';' after top level declarator: mk1/test3.cpp:8:100
ERROR: [HLS 207-5497] '#pragma HLS' is only allowed in function scope: mk1/test3.cpp:12:9
ERROR: [HLS 207-5497] '#pragma HLS' is only allowed in function scope: mk1/test3.cpp:13:9
ERROR: [HLS 207-5497] '#pragma HLS' is only allowed in function scope: mk1/test3.cpp:14:9
ERROR: [HLS 207-5497] '#pragma HLS' is only allowed in function scope: mk1/test3.cpp:15:9
ERROR: [HLS 207-1228] expected unqualified-id: mk1/test3.cpp:23:2
ERROR: [HLS 207-59] too many errors emitted, stopping now
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.161 seconds; current allocated memory: 186.414 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 2.354 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name test_scalaire -format ip_catalog -ipname test_scalaire -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.052 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test3.cpp' ... 
ERROR: [HLS 207-3771] use of undeclared identifier 'hls_stream': mk1/test3.cpp:10:21
ERROR: [HLS 207-3696] variable has incomplete type 'void': mk1/test3.cpp:10:6
ERROR: [HLS 207-1228] expected unqualified-id: mk1/test3.cpp:10:33
ERROR: [HLS 207-3439] 'float_s' does not refer to a value: mk1/test3.cpp:10:34
INFO: [HLS 207-62] declared here: mk1/test3.cpp:5:8
ERROR: [HLS 207-3771] use of undeclared identifier 'A': mk1/test3.cpp:10:44
ERROR: [HLS 207-3771] use of undeclared identifier 'hls_stream': mk1/test3.cpp:10:47
ERROR: [HLS 207-1228] expected unqualified-id: mk1/test3.cpp:10:59
ERROR: [HLS 207-3439] 'float_s' does not refer to a value: mk1/test3.cpp:10:60
INFO: [HLS 207-62] declared here: mk1/test3.cpp:5:8
ERROR: [HLS 207-3771] use of undeclared identifier 'B': mk1/test3.cpp:10:70
ERROR: [HLS 207-3771] use of undeclared identifier 'hls_stream': mk1/test3.cpp:10:73
ERROR: [HLS 207-1228] expected unqualified-id: mk1/test3.cpp:10:85
ERROR: [HLS 207-3439] 'float_s' does not refer to a value: mk1/test3.cpp:10:86
INFO: [HLS 207-62] declared here: mk1/test3.cpp:5:8
ERROR: [HLS 207-3771] use of undeclared identifier 'res': mk1/test3.cpp:10:96
ERROR: [HLS 207-1263] expected ';' after top level declarator: mk1/test3.cpp:10:100
ERROR: [HLS 207-5497] '#pragma HLS' is only allowed in function scope: mk1/test3.cpp:14:9
ERROR: [HLS 207-5497] '#pragma HLS' is only allowed in function scope: mk1/test3.cpp:15:9
ERROR: [HLS 207-5497] '#pragma HLS' is only allowed in function scope: mk1/test3.cpp:16:9
ERROR: [HLS 207-5497] '#pragma HLS' is only allowed in function scope: mk1/test3.cpp:17:9
ERROR: [HLS 207-1228] expected unqualified-id: mk1/test3.cpp:25:2
ERROR: [HLS 207-59] too many errors emitted, stopping now
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.231 seconds; current allocated memory: 186.414 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 2.448 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name test_scalaire -format ip_catalog -ipname test_scalaire -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test3.cpp' ... 
ERROR: [HLS 207-3712] invalid operands to binary expression ('float_s' and 'float'): mk1/test3.cpp:31:19
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W, _AP_S>' against 'float_s': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1525:170
INFO: [HLS 207-4401] candidate template ignored: could not match 'PTR_TYPE *' against 'float_s': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1571:101
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W, _AP_S>' against 'float_s': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1571:318
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W, _AP_S>' against 'float': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1600:925
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W, _AP_S>' against 'float_s': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1600:1137
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W, _AP_S>' against 'float': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1601:934
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W, _AP_S>' against 'float_s': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1601:1148
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W, _AP_S>' against 'float': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1602:943
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W, _AP_S>' against 'float_s': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1602:1159
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W, _AP_S>' against 'float': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1634:624
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W, _AP_S>' against 'float_s': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1634:867
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W, _AP_S>' against 'float': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1635:669
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W, _AP_S>' against 'float_s': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1635:930
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W, _AP_S>' against 'float': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1636:633
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W, _AP_S>' against 'float_s': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1636:881
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W, _AP_S>' against 'float': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1637:642
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W, _AP_S>' against 'float_s': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1637:894
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W, _AP_S>' against 'float': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1638:686
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W, _AP_S>' against 'float_s': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1638:954
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W, _AP_S>' against 'float': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1639:709
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W, _AP_S>' against 'float_s': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1639:988
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W, _AP_S>' against 'float': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1640:672
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W, _AP_S>' against 'float_s': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1640:934
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W, _AP_S>' against 'float': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1641:695
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W, _AP_S>' against 'float_s': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1641:968
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W, _AP_S>' against 'float': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1642:679
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W, _AP_S>' against 'float_s': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1642:944
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W, _AP_S>' against 'float': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1643:702
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W, _AP_S>' against 'float_s': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1643:978
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W, _AP_S>' against 'float': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1644:707
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W, _AP_S>' against 'float_s': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1644:984
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W, _AP_S>' against 'float': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1645:712
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W, _AP_S>' against 'float_s': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1645:991
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'float_s': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1856:174
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W, _AP_S>' against 'float_s': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1856:489
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W, _AP_S>' against 'float_s': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1965:168
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_bit_ref<_AP_W, _AP_S>' against 'float_s': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1965:470
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'float_s': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_ref.h:1117:143
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'float': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_ref.h:1117:419
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'float_s': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_ref.h:1118:152
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'float': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_ref.h:1118:446
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'float_s': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_ref.h:1119:142
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'float': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_ref.h:1119:423
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'float_s': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_ref.h:1120:143
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'float': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_ref.h:1120:428
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'float_s': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_ref.h:1121:155
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'float': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_ref.h:1121:456
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'float_s': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_ref.h:1122:156
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'float': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_ref.h:1122:468
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'float_s': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_ref.h:1123:153
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'float': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_ref.h:1123:448
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'float_s': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_ref.h:1124:154
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'float': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_ref.h:1124:460
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'float_s': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_ref.h:1125:154
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'float': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_ref.h:1125:452
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'float_s': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_ref.h:1126:155
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'float': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_ref.h:1126:464
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'float_s': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_ref.h:1127:158
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'float': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_ref.h:1127:468
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'float_s': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_ref.h:1128:159
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'float': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_ref.h:1128:471
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'float_s': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_ref.h:1168:169
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_concat_ref<_AP_W1, type-parameter-0-1, _AP_W2, type-parameter-0-3>' against 'float_s': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_ref.h:1217:269
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base<_AP_W, _AP_I, _AP_S, _AP_Q, _AP_O, _AP_N>' against 'float_s': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:2268:214
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base<_AP_W, _AP_I, _AP_S, _AP_Q, _AP_O, _AP_N>' against 'float': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:2268:583
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base<_AP_W, _AP_I, _AP_S, _AP_Q, _AP_O, _AP_N>' against 'float_s': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:2269:223
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base<_AP_W, _AP_I, _AP_S, _AP_Q, _AP_O, _AP_N>' against 'float': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:2269:610
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base<_AP_W, _AP_I, _AP_S, _AP_Q, _AP_O, _AP_N>' against 'float_s': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:2270:213
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base<_AP_W, _AP_I, _AP_S, _AP_Q, _AP_O, _AP_N>' against 'float': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:2270:587
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base<_AP_W, _AP_I, _AP_S, _AP_Q, _AP_O, _AP_N>' against 'float_s': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:2271:214
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base<_AP_W, _AP_I, _AP_S, _AP_Q, _AP_O, _AP_N>' against 'float': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:2271:592
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base<_AP_W, _AP_I, _AP_S, _AP_Q, _AP_O, _AP_N>' against 'float_s': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:2272:239
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base<_AP_W, _AP_I, _AP_S, _AP_Q, _AP_O, _AP_N>' against 'float': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:2272:659
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base<_AP_W, _AP_I, _AP_S, _AP_Q, _AP_O, _AP_N>' against 'float_s': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:2273:240
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base<_AP_W, _AP_I, _AP_S, _AP_Q, _AP_O, _AP_N>' against 'float': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:2273:671
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base<_AP_W, _AP_I, _AP_S, _AP_Q, _AP_O, _AP_N>' against 'float_s': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:2274:235
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base<_AP_W, _AP_I, _AP_S, _AP_Q, _AP_O, _AP_N>' against 'float': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:2274:645
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base<_AP_W, _AP_I, _AP_S, _AP_Q, _AP_O, _AP_N>' against 'float_s': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:2275:236
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base<_AP_W, _AP_I, _AP_S, _AP_Q, _AP_O, _AP_N>' against 'float': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:2275:657
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base<_AP_W, _AP_I, _AP_S, _AP_Q, _AP_O, _AP_N>' against 'float_s': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:2276:237
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base<_AP_W, _AP_I, _AP_S, _AP_Q, _AP_O, _AP_N>' against 'float': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:2276:652
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base<_AP_W, _AP_I, _AP_S, _AP_Q, _AP_O, _AP_N>' against 'float_s': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:2277:238
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base<_AP_W, _AP_I, _AP_S, _AP_Q, _AP_O, _AP_N>' against 'float': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:2277:664
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base<_AP_W, _AP_I, _AP_S, _AP_Q, _AP_O, _AP_N>' against 'float_s': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:2278:245
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base<_AP_W, _AP_I, _AP_S, _AP_Q, _AP_O, _AP_N>' against 'float': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:2278:680
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base<_AP_W, _AP_I, _AP_S, _AP_Q, _AP_O, _AP_N>' against 'float_s': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:2279:246
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base<_AP_W, _AP_I, _AP_S, _AP_Q, _AP_O, _AP_N>' against 'float': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:2279:683
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W2, _AP_S2>' against 'float_s': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:2356:244
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base<_AP_W, _AP_I, _AP_S, _AP_Q, _AP_O, _AP_N>' against 'float_s': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:2356:678
ERROR: [HLS 207-1198] expected '(' for function-style cast or type construction: mk1/test3.cpp:33:20
ERROR: [HLS 207-7] expected ')': mk1/test3.cpp:33:20
INFO: [HLS 207-66] to match this '(': mk1/test3.cpp:33:8
ERROR: [HLS 207-1213] expected ';' after expression: mk1/test3.cpp:33:64
ERROR: [HLS 207-1186] expected expression: mk1/test3.cpp:33:64
WARNING: [HLS 207-5295] expression result unused: mk1/test3.cpp:33:42
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test3.cpp:14:9
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.555 seconds; current allocated memory: 187.301 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 2.744 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name test_scalaire -format ip_catalog -ipname test_scalaire -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.046 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test3.cpp' ... 
ERROR: [HLS 207-3712] invalid operands to binary expression ('float_s' and 'float'): mk1/test3.cpp:31:19
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W, _AP_S>' against 'float_s': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1525:170
INFO: [HLS 207-4401] candidate template ignored: could not match 'PTR_TYPE *' against 'float_s': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1571:101
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W, _AP_S>' against 'float_s': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1571:318
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W, _AP_S>' against 'float': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1600:925
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W, _AP_S>' against 'float_s': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1600:1137
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W, _AP_S>' against 'float': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1601:934
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W, _AP_S>' against 'float_s': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1601:1148
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W, _AP_S>' against 'float': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1602:943
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W, _AP_S>' against 'float_s': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1602:1159
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W, _AP_S>' against 'float': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1634:624
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W, _AP_S>' against 'float_s': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1634:867
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W, _AP_S>' against 'float': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1635:669
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W, _AP_S>' against 'float_s': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1635:930
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W, _AP_S>' against 'float': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1636:633
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W, _AP_S>' against 'float_s': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1636:881
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W, _AP_S>' against 'float': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1637:642
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W, _AP_S>' against 'float_s': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1637:894
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W, _AP_S>' against 'float': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1638:686
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W, _AP_S>' against 'float_s': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1638:954
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W, _AP_S>' against 'float': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1639:709
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W, _AP_S>' against 'float_s': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1639:988
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W, _AP_S>' against 'float': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1640:672
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W, _AP_S>' against 'float_s': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1640:934
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W, _AP_S>' against 'float': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1641:695
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W, _AP_S>' against 'float_s': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1641:968
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W, _AP_S>' against 'float': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1642:679
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W, _AP_S>' against 'float_s': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1642:944
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W, _AP_S>' against 'float': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1643:702
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W, _AP_S>' against 'float_s': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1643:978
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W, _AP_S>' against 'float': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1644:707
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W, _AP_S>' against 'float_s': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1644:984
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W, _AP_S>' against 'float': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1645:712
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W, _AP_S>' against 'float_s': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1645:991
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'float_s': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1856:174
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W, _AP_S>' against 'float_s': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1856:489
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W, _AP_S>' against 'float_s': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1965:168
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_bit_ref<_AP_W, _AP_S>' against 'float_s': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1965:470
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'float_s': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_ref.h:1117:143
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'float': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_ref.h:1117:419
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'float_s': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_ref.h:1118:152
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'float': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_ref.h:1118:446
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'float_s': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_ref.h:1119:142
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'float': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_ref.h:1119:423
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'float_s': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_ref.h:1120:143
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'float': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_ref.h:1120:428
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'float_s': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_ref.h:1121:155
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'float': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_ref.h:1121:456
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'float_s': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_ref.h:1122:156
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'float': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_ref.h:1122:468
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'float_s': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_ref.h:1123:153
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'float': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_ref.h:1123:448
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'float_s': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_ref.h:1124:154
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'float': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_ref.h:1124:460
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'float_s': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_ref.h:1125:154
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'float': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_ref.h:1125:452
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'float_s': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_ref.h:1126:155
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'float': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_ref.h:1126:464
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'float_s': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_ref.h:1127:158
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'float': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_ref.h:1127:468
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'float_s': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_ref.h:1128:159
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'float': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_ref.h:1128:471
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'float_s': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_ref.h:1168:169
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_concat_ref<_AP_W1, type-parameter-0-1, _AP_W2, type-parameter-0-3>' against 'float_s': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_ref.h:1217:269
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base<_AP_W, _AP_I, _AP_S, _AP_Q, _AP_O, _AP_N>' against 'float_s': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:2268:214
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base<_AP_W, _AP_I, _AP_S, _AP_Q, _AP_O, _AP_N>' against 'float': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:2268:583
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base<_AP_W, _AP_I, _AP_S, _AP_Q, _AP_O, _AP_N>' against 'float_s': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:2269:223
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base<_AP_W, _AP_I, _AP_S, _AP_Q, _AP_O, _AP_N>' against 'float': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:2269:610
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base<_AP_W, _AP_I, _AP_S, _AP_Q, _AP_O, _AP_N>' against 'float_s': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:2270:213
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base<_AP_W, _AP_I, _AP_S, _AP_Q, _AP_O, _AP_N>' against 'float': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:2270:587
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base<_AP_W, _AP_I, _AP_S, _AP_Q, _AP_O, _AP_N>' against 'float_s': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:2271:214
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base<_AP_W, _AP_I, _AP_S, _AP_Q, _AP_O, _AP_N>' against 'float': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:2271:592
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base<_AP_W, _AP_I, _AP_S, _AP_Q, _AP_O, _AP_N>' against 'float_s': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:2272:239
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base<_AP_W, _AP_I, _AP_S, _AP_Q, _AP_O, _AP_N>' against 'float': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:2272:659
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base<_AP_W, _AP_I, _AP_S, _AP_Q, _AP_O, _AP_N>' against 'float_s': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:2273:240
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base<_AP_W, _AP_I, _AP_S, _AP_Q, _AP_O, _AP_N>' against 'float': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:2273:671
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base<_AP_W, _AP_I, _AP_S, _AP_Q, _AP_O, _AP_N>' against 'float_s': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:2274:235
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base<_AP_W, _AP_I, _AP_S, _AP_Q, _AP_O, _AP_N>' against 'float': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:2274:645
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base<_AP_W, _AP_I, _AP_S, _AP_Q, _AP_O, _AP_N>' against 'float_s': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:2275:236
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base<_AP_W, _AP_I, _AP_S, _AP_Q, _AP_O, _AP_N>' against 'float': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:2275:657
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base<_AP_W, _AP_I, _AP_S, _AP_Q, _AP_O, _AP_N>' against 'float_s': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:2276:237
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base<_AP_W, _AP_I, _AP_S, _AP_Q, _AP_O, _AP_N>' against 'float': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:2276:652
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base<_AP_W, _AP_I, _AP_S, _AP_Q, _AP_O, _AP_N>' against 'float_s': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:2277:238
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base<_AP_W, _AP_I, _AP_S, _AP_Q, _AP_O, _AP_N>' against 'float': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:2277:664
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base<_AP_W, _AP_I, _AP_S, _AP_Q, _AP_O, _AP_N>' against 'float_s': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:2278:245
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base<_AP_W, _AP_I, _AP_S, _AP_Q, _AP_O, _AP_N>' against 'float': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:2278:680
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base<_AP_W, _AP_I, _AP_S, _AP_Q, _AP_O, _AP_N>' against 'float_s': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:2279:246
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base<_AP_W, _AP_I, _AP_S, _AP_Q, _AP_O, _AP_N>' against 'float': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:2279:683
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W2, _AP_S2>' against 'float_s': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:2356:244
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base<_AP_W, _AP_I, _AP_S, _AP_Q, _AP_O, _AP_N>' against 'float_s': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:2356:678
ERROR: [HLS 207-1217] expected ';' after do/while statement: mk1/test3.cpp:34:42
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test3.cpp:14:9
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.624 seconds; current allocated memory: 187.266 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 2.805 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name test_scalaire -format ip_catalog -ipname test_scalaire -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.044 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test3.cpp' ... 
ERROR: [HLS 207-3428] redefinition of 'tmp' with a different type: 'float' vs 'float [256]': mk1/test3.cpp:21:26
INFO: [HLS 207-71] previous definition is here: mk1/test3.cpp:21:8
ERROR: [HLS 207-3661] array type 'float [256]' is not assignable: mk1/test3.cpp:32:7
ERROR: [HLS 207-3712] invalid operands to binary expression ('float_s' and 'float *'): mk1/test3.cpp:33:19
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W, _AP_S>' against 'float_s': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1525:170
INFO: [HLS 207-4401] candidate template ignored: could not match 'PTR_TYPE *' against 'float_s': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1571:101
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W, _AP_S>' against 'float_s': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1571:318
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W, _AP_S>' against 'float [256]': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1600:925
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W, _AP_S>' against 'float_s': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1600:1137
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W, _AP_S>' against 'float [256]': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1601:934
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W, _AP_S>' against 'float_s': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1601:1148
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W, _AP_S>' against 'float [256]': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1602:943
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W, _AP_S>' against 'float_s': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1602:1159
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W, _AP_S>' against 'float [256]': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1634:624
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W, _AP_S>' against 'float_s': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1634:867
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W, _AP_S>' against 'float [256]': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1635:669
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W, _AP_S>' against 'float_s': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1635:930
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W, _AP_S>' against 'float [256]': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1636:633
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W, _AP_S>' against 'float_s': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1636:881
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W, _AP_S>' against 'float [256]': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1637:642
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W, _AP_S>' against 'float_s': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1637:894
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W, _AP_S>' against 'float [256]': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1638:686
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W, _AP_S>' against 'float_s': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1638:954
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W, _AP_S>' against 'float [256]': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1639:709
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W, _AP_S>' against 'float_s': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1639:988
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W, _AP_S>' against 'float [256]': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1640:672
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W, _AP_S>' against 'float_s': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1640:934
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W, _AP_S>' against 'float [256]': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1641:695
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W, _AP_S>' against 'float_s': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1641:968
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W, _AP_S>' against 'float [256]': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1642:679
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W, _AP_S>' against 'float_s': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1642:944
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W, _AP_S>' against 'float [256]': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1643:702
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W, _AP_S>' against 'float_s': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1643:978
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W, _AP_S>' against 'float [256]': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1644:707
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W, _AP_S>' against 'float_s': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1644:984
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W, _AP_S>' against 'float [256]': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1645:712
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W, _AP_S>' against 'float_s': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1645:991
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'float_s': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1856:174
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W, _AP_S>' against 'float_s': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1856:489
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W, _AP_S>' against 'float_s': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1965:168
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_bit_ref<_AP_W, _AP_S>' against 'float_s': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1965:470
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'float_s': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_ref.h:1117:143
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'float [256]': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_ref.h:1117:419
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'float_s': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_ref.h:1118:152
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'float [256]': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_ref.h:1118:446
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'float_s': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_ref.h:1119:142
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'float [256]': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_ref.h:1119:423
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'float_s': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_ref.h:1120:143
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'float [256]': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_ref.h:1120:428
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'float_s': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_ref.h:1121:155
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'float [256]': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_ref.h:1121:456
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'float_s': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_ref.h:1122:156
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'float [256]': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_ref.h:1122:468
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'float_s': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_ref.h:1123:153
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'float [256]': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_ref.h:1123:448
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'float_s': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_ref.h:1124:154
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'float [256]': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_ref.h:1124:460
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'float_s': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_ref.h:1125:154
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'float [256]': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_ref.h:1125:452
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'float_s': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_ref.h:1126:155
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'float [256]': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_ref.h:1126:464
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'float_s': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_ref.h:1127:158
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'float [256]': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_ref.h:1127:468
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'float_s': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_ref.h:1128:159
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'float [256]': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_ref.h:1128:471
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_range_ref<_AP_W, _AP_S>' against 'float_s': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_ref.h:1168:169
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_concat_ref<_AP_W1, type-parameter-0-1, _AP_W2, type-parameter-0-3>' against 'float_s': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_ref.h:1217:269
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base<_AP_W, _AP_I, _AP_S, _AP_Q, _AP_O, _AP_N>' against 'float_s': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:2268:214
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base<_AP_W, _AP_I, _AP_S, _AP_Q, _AP_O, _AP_N>' against 'float [256]': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:2268:583
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base<_AP_W, _AP_I, _AP_S, _AP_Q, _AP_O, _AP_N>' against 'float_s': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:2269:223
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base<_AP_W, _AP_I, _AP_S, _AP_Q, _AP_O, _AP_N>' against 'float [256]': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:2269:610
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base<_AP_W, _AP_I, _AP_S, _AP_Q, _AP_O, _AP_N>' against 'float_s': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:2270:213
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base<_AP_W, _AP_I, _AP_S, _AP_Q, _AP_O, _AP_N>' against 'float [256]': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:2270:587
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base<_AP_W, _AP_I, _AP_S, _AP_Q, _AP_O, _AP_N>' against 'float_s': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:2271:214
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base<_AP_W, _AP_I, _AP_S, _AP_Q, _AP_O, _AP_N>' against 'float [256]': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:2271:592
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base<_AP_W, _AP_I, _AP_S, _AP_Q, _AP_O, _AP_N>' against 'float_s': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:2272:239
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base<_AP_W, _AP_I, _AP_S, _AP_Q, _AP_O, _AP_N>' against 'float [256]': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:2272:659
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base<_AP_W, _AP_I, _AP_S, _AP_Q, _AP_O, _AP_N>' against 'float_s': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:2273:240
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base<_AP_W, _AP_I, _AP_S, _AP_Q, _AP_O, _AP_N>' against 'float [256]': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:2273:671
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base<_AP_W, _AP_I, _AP_S, _AP_Q, _AP_O, _AP_N>' against 'float_s': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:2274:235
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base<_AP_W, _AP_I, _AP_S, _AP_Q, _AP_O, _AP_N>' against 'float [256]': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:2274:645
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base<_AP_W, _AP_I, _AP_S, _AP_Q, _AP_O, _AP_N>' against 'float_s': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:2275:236
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base<_AP_W, _AP_I, _AP_S, _AP_Q, _AP_O, _AP_N>' against 'float [256]': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:2275:657
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base<_AP_W, _AP_I, _AP_S, _AP_Q, _AP_O, _AP_N>' against 'float_s': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:2276:237
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base<_AP_W, _AP_I, _AP_S, _AP_Q, _AP_O, _AP_N>' against 'float [256]': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:2276:652
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base<_AP_W, _AP_I, _AP_S, _AP_Q, _AP_O, _AP_N>' against 'float_s': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:2277:238
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base<_AP_W, _AP_I, _AP_S, _AP_Q, _AP_O, _AP_N>' against 'float [256]': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:2277:664
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base<_AP_W, _AP_I, _AP_S, _AP_Q, _AP_O, _AP_N>' against 'float_s': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:2278:245
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base<_AP_W, _AP_I, _AP_S, _AP_Q, _AP_O, _AP_N>' against 'float [256]': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:2278:680
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base<_AP_W, _AP_I, _AP_S, _AP_Q, _AP_O, _AP_N>' against 'float_s': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:2279:246
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base<_AP_W, _AP_I, _AP_S, _AP_Q, _AP_O, _AP_N>' against 'float [256]': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:2279:683
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_int_base<_AP_W2, _AP_S2>' against 'float_s': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:2356:244
INFO: [HLS 207-4401] candidate template ignored: could not match 'ap_fixed_base<_AP_W, _AP_I, _AP_S, _AP_Q, _AP_O, _AP_N>' against 'float_s': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:2356:678
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test3.cpp:14:9
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.646 seconds; current allocated memory: 187.268 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 2.877 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name test_scalaire -format ip_catalog -ipname test_scalaire -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test3.cpp' ... 
ERROR: [HLS 207-3428] redefinition of 'tmp' with a different type: 'float' vs 'float [256]': mk1/test3.cpp:21:26
INFO: [HLS 207-71] previous definition is here: mk1/test3.cpp:21:8
ERROR: [HLS 207-3661] array type 'float [256]' is not assignable: mk1/test3.cpp:32:7
ERROR: [HLS 207-3712] invalid operands to binary expression ('float' and 'float *'): mk1/test3.cpp:33:19
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test3.cpp:14:9
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.062 seconds; current allocated memory: 186.341 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 2.283 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name test_scalaire -format ip_catalog -ipname test_scalaire -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test3.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test3.cpp:14:9
WARNING: [HLS 207-5301] unused parameter 'print': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.762 seconds; current allocated memory: 186.919 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'hls::stream<float_s, 0>::read(float_s&)' into 'hls::stream<float_s, 0>::read()' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<float_s, 0>::read()' into 'test_scalaire(hls::stream<float_s, 0>&, hls::stream<float_s, 0>&, hls::stream<float_s, 0>&)' (mk1/test3.cpp:28:12)
INFO: [HLS 214-131] Inlining function 'hls::stream<float_s, 0>::read()' into 'test_scalaire(hls::stream<float_s, 0>&, hls::stream<float_s, 0>&, hls::stream<float_s, 0>&)' (mk1/test3.cpp:29:12)
INFO: [HLS 214-270] Starting automatic array partition analysis...
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'res' (mk1/test3.cpp:11:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.541 seconds; current allocated memory: 188.147 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 188.147 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.052 seconds; current allocated memory: 189.174 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'test_scalaire' (mk1/test3.cpp:10) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 188.594 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_25_1' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:0) in function 'test_scalaire' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.068 seconds; current allocated memory: 208.770 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.052 seconds; current allocated memory: 200.694 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_25_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_25_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.164 seconds; current allocated memory: 200.973 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.068 seconds; current allocated memory: 201.080 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'test_scalaire/res_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_scalaire/res_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_scalaire/res_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 201.440 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.246 seconds; current allocated memory: 204.158 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.316 seconds; current allocated memory: 208.705 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 1022.49 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 8.604 seconds; current allocated memory: 208.691 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 9.812 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name test_scalaire -format ip_catalog -ipname test_scalaire -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.044 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test3.cpp' ... 
ERROR: [HLS 207-3701] expression is not assignable: mk1/test3.cpp:36:47
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test3.cpp:14:9
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.039 seconds; current allocated memory: 186.262 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 2.234 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name test_scalaire -format ip_catalog -ipname test_scalaire -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.046 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test3.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test3.cpp:14:9
WARNING: [HLS 207-5301] unused parameter 'print': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.751 seconds; current allocated memory: 186.919 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'hls::stream<float_s, 0>::read(float_s&)' into 'hls::stream<float_s, 0>::read()' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<float_s, 0>::read()' into 'test_scalaire(hls::stream<float_s, 0>&, hls::stream<float_s, 0>&, hls::stream<float_s, 0>&)' (mk1/test3.cpp:28:12)
INFO: [HLS 214-131] Inlining function 'hls::stream<float_s, 0>::read()' into 'test_scalaire(hls::stream<float_s, 0>&, hls::stream<float_s, 0>&, hls::stream<float_s, 0>&)' (mk1/test3.cpp:29:12)
INFO: [HLS 214-270] Starting automatic array partition analysis...
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'res' (mk1/test3.cpp:11:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.453 seconds; current allocated memory: 188.147 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 188.147 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.053 seconds; current allocated memory: 189.232 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'test_scalaire' (mk1/test3.cpp:10) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 188.601 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_25_1' (mk1/test3.cpp:23) in function 'test_scalaire' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 208.919 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.053 seconds; current allocated memory: 201.148 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_25_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_25_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 201.460 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 201.593 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire' pipeline 'VITIS_LOOP_25_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'test_scalaire/res_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_scalaire/res_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_scalaire/res_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 202.031 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.287 seconds; current allocated memory: 204.946 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.316 seconds; current allocated memory: 209.481 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 166.78 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 8.521 seconds; current allocated memory: 209.467 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 9.718 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name test_scalaire -format ip_catalog -ipname test_scalaire -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test3.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test3.cpp:14:9
WARNING: [HLS 207-5301] unused parameter 'print': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.728 seconds; current allocated memory: 186.918 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'hls::stream<float_s, 0>::read(float_s&)' into 'hls::stream<float_s, 0>::read()' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<float_s, 0>::read()' into 'test_scalaire(hls::stream<float_s, 0>&, hls::stream<float_s, 0>&, hls::stream<float_s, 0>&)' (mk1/test3.cpp:28:12)
INFO: [HLS 214-131] Inlining function 'hls::stream<float_s, 0>::read()' into 'test_scalaire(hls::stream<float_s, 0>&, hls::stream<float_s, 0>&, hls::stream<float_s, 0>&)' (mk1/test3.cpp:29:12)
INFO: [HLS 214-270] Starting automatic array partition analysis...
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'res' (mk1/test3.cpp:11:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.466 seconds; current allocated memory: 188.083 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 188.084 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.052 seconds; current allocated memory: 189.161 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'test_scalaire' (mk1/test3.cpp:10) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 188.544 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_25_1' (mk1/test3.cpp:23) in function 'test_scalaire' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 208.883 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.052 seconds; current allocated memory: 201.044 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_25_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_25_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 201.289 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 201.421 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'test_scalaire/res_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_scalaire/res_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_scalaire/res_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 201.810 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.253 seconds; current allocated memory: 204.635 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.319 seconds; current allocated memory: 209.183 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 285.47 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 8.482 seconds; current allocated memory: 209.169 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 9.676 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name test_scalaire -format ip_catalog -ipname test_scalaire -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.057 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test3.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test3.cpp:14:9
WARNING: [HLS 207-5301] unused parameter 'print': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.751 seconds; current allocated memory: 186.918 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read(float&)' into 'hls::stream<float, 0>::operator>>(float&)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:125:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'test_scalaire(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&)' (mk1/test3.cpp:32:5)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'test_scalaire(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&)' (mk1/test3.cpp:33:5)
INFO: [HLS 214-270] Starting automatic array partition analysis...
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'res' (mk1/test3.cpp:11:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.61 seconds; current allocated memory: 188.084 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 188.085 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.053 seconds; current allocated memory: 189.156 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'test_scalaire' (mk1/test3.cpp:10) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.058 seconds; current allocated memory: 188.529 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_25_1' (mk1/test3.cpp:23) in function 'test_scalaire' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 208.867 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.053 seconds; current allocated memory: 201.023 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_25_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_25_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 201.268 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.068 seconds; current allocated memory: 201.399 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'test_scalaire/res_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_scalaire/res_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_scalaire/res_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 201.788 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 204.613 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.324 seconds; current allocated memory: 209.176 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 285.47 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 8.691 seconds; current allocated memory: 209.162 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 9.872 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name test_scalaire -format ip_catalog -ipname test_scalaire -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test3.cpp' ... 
ERROR: [HLS 207-3771] use of undeclared identifier 'res_V_TLAST': mk1/test3.cpp:40:2
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test3.cpp:14:9
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.046 seconds; current allocated memory: 186.262 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 2.246 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name test_scalaire -format ip_catalog -ipname test_scalaire -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.047 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test3.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test3.cpp:14:9
WARNING: [HLS 207-5301] unused parameter 'print': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.744 seconds; current allocated memory: 186.934 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read(float&)' into 'hls::stream<float, 0>::operator>>(float&)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:125:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'hls::stream<float, 0>::operator<<(float const&)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'test_scalaire(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, bool volatile&)' (mk1/test3.cpp:33:5)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator<<(float const&)' into 'test_scalaire(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, bool volatile&)' (mk1/test3.cpp:41:6)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'test_scalaire(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, bool volatile&)' (mk1/test3.cpp:34:5)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.5 seconds; current allocated memory: 188.069 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 188.070 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.053 seconds; current allocated memory: 189.244 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.054 seconds; current allocated memory: 188.550 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_26_1' (mk1/test3.cpp:22) in function 'test_scalaire' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.068 seconds; current allocated memory: 209.029 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.057 seconds; current allocated memory: 210.888 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_26_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_26_1'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_26_1' (loop 'VITIS_LOOP_26_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('tmpRes_write_ln38', mk1/test3.cpp:38) of variable 'tmpRes', mk1/test3.cpp:36 on local variable 'tmpRes' and 'load' operation ('tmpRes', mk1/test3.cpp:36) on local variable 'tmpRes'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_26_1' (loop 'VITIS_LOOP_26_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('tmpRes_write_ln38', mk1/test3.cpp:38) of variable 'tmpRes', mk1/test3.cpp:36 on local variable 'tmpRes' and 'load' operation ('tmpRes', mk1/test3.cpp:36) on local variable 'tmpRes'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_26_1' (loop 'VITIS_LOOP_26_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('tmpRes_write_ln38', mk1/test3.cpp:38) of variable 'tmpRes', mk1/test3.cpp:36 on local variable 'tmpRes' and 'load' operation ('tmpRes', mk1/test3.cpp:36) on local variable 'tmpRes'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 9, loop 'VITIS_LOOP_26_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.162 seconds; current allocated memory: 211.199 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 211.356 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 211.459 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 211.567 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_26_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_VITIS_LOOP_26_1' pipeline 'VITIS_LOOP_26_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_26_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 212.014 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res_V_TLAST' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'res_V_TLAST' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.178 seconds; current allocated memory: 212.854 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.259 seconds; current allocated memory: 215.518 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 220.119 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 137.82 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 8.953 seconds; current allocated memory: 220.105 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 10.163 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name test_scalaire -format ip_catalog -ipname test_scalaire -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.048 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test3.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test3.cpp:14:9
WARNING: [HLS 207-5301] unused parameter 'print': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.758 seconds; current allocated memory: 186.950 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read(float&)' into 'hls::stream<float, 0>::operator>>(float&)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:125:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'hls::stream<float, 0>::operator<<(float const&)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'test_scalaire(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, bool volatile&)' (mk1/test3.cpp:33:4)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator<<(float const&)' into 'test_scalaire(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, bool volatile&)' (mk1/test3.cpp:41:6)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'test_scalaire(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, bool volatile&)' (mk1/test3.cpp:34:5)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.718 seconds; current allocated memory: 188.085 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 188.086 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.053 seconds; current allocated memory: 189.246 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.054 seconds; current allocated memory: 188.553 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.068 seconds; current allocated memory: 209.045 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.068 seconds; current allocated memory: 210.919 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_26_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_26_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 9, loop 'VITIS_LOOP_26_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 211.198 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 211.338 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 211.442 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 211.549 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_26_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_VITIS_LOOP_26_1' pipeline 'VITIS_LOOP_26_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_26_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 211.996 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res_V_TLAST' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'res_V_TLAST' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.186 seconds; current allocated memory: 212.835 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.259 seconds; current allocated memory: 215.512 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.337 seconds; current allocated memory: 220.068 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 137.82 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 9.183 seconds; current allocated memory: 220.054 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 10.356 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name test_scalaire -format ip_catalog -ipname test_scalaire -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test3.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test3.cpp:14:9
WARNING: [HLS 207-5301] unused parameter 'print': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.722 seconds; current allocated memory: 186.950 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read(float&)' into 'hls::stream<float, 0>::operator>>(float&)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:125:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'hls::stream<float, 0>::operator<<(float const&)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'test_scalaire(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, bool volatile&)' (mk1/test3.cpp:26:4)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator<<(float const&)' into 'test_scalaire(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, bool volatile&)' (mk1/test3.cpp:48:6)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'test_scalaire(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, bool volatile&)' (mk1/test3.cpp:41:5)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'test_scalaire(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, bool volatile&)' (mk1/test3.cpp:40:5)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'test_scalaire(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, bool volatile&)' (mk1/test3.cpp:27:4)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.581 seconds; current allocated memory: 188.087 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 188.088 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.053 seconds; current allocated memory: 189.256 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.055 seconds; current allocated memory: 188.565 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 209.037 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.059 seconds; current allocated memory: 210.963 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_30_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_30_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 5, loop 'VITIS_LOOP_30_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 211.282 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 211.433 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 211.553 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 211.680 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_30_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_30_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 212.063 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res_V_TLAST' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'res_V_TLAST' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.172 seconds; current allocated memory: 213.021 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.285 seconds; current allocated memory: 215.762 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.336 seconds; current allocated memory: 220.363 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 9 seconds; current allocated memory: 220.349 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 10.229 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name test_scalaire -format ip_catalog -ipname test_scalaire -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.044 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test3.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test3.cpp:14:9
WARNING: [HLS 207-5301] unused parameter 'print': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.716 seconds; current allocated memory: 186.950 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read(float&)' into 'hls::stream<float, 0>::operator>>(float&)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:125:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'hls::stream<float, 0>::operator<<(float const&)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'test_scalaire(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, bool volatile&)' (mk1/test3.cpp:26:4)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator<<(float const&)' into 'test_scalaire(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, bool volatile&)' (mk1/test3.cpp:48:6)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'test_scalaire(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, bool volatile&)' (mk1/test3.cpp:41:5)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'test_scalaire(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, bool volatile&)' (mk1/test3.cpp:40:5)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'test_scalaire(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, bool volatile&)' (mk1/test3.cpp:27:4)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.488 seconds; current allocated memory: 188.087 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 188.088 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 189.254 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 188.563 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_30_1' (mk1/test3.cpp:22) in function 'test_scalaire' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 209.037 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 210.964 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_30_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_30_1'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_30_1' (loop 'VITIS_LOOP_30_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('tmpRes_write_ln45', mk1/test3.cpp:45) of variable 'tmpRes', mk1/test3.cpp:38 on local variable 'tmpRes' and 'load' operation ('tmpRes', mk1/test3.cpp:38) on local variable 'tmpRes'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_30_1' (loop 'VITIS_LOOP_30_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('tmpRes_write_ln45', mk1/test3.cpp:45) of variable 'tmpRes', mk1/test3.cpp:38 on local variable 'tmpRes' and 'load' operation ('tmpRes', mk1/test3.cpp:38) on local variable 'tmpRes'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_30_1' (loop 'VITIS_LOOP_30_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('tmpRes_write_ln45', mk1/test3.cpp:45) of variable 'tmpRes', mk1/test3.cpp:38 on local variable 'tmpRes' and 'load' operation ('tmpRes', mk1/test3.cpp:38) on local variable 'tmpRes'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 5, loop 'VITIS_LOOP_30_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.146 seconds; current allocated memory: 211.284 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.085 seconds; current allocated memory: 211.436 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 211.557 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 211.684 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_30_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_VITIS_LOOP_30_1' pipeline 'VITIS_LOOP_30_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_30_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 212.141 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res_V_TLAST' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'res_V_TLAST' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.179 seconds; current allocated memory: 213.124 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 215.835 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.337 seconds; current allocated memory: 220.421 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 8.947 seconds; current allocated memory: 220.407 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 10.148 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name test_scalaire -format ip_catalog -ipname test_scalaire -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test3.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test3.cpp:14:9
WARNING: [HLS 207-5301] unused parameter 'print': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.732 seconds; current allocated memory: 186.950 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read(float&)' into 'hls::stream<float, 0>::operator>>(float&)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:125:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'hls::stream<float, 0>::operator<<(float const&)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'test_scalaire(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, bool volatile&)' (mk1/test3.cpp:26:4)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator<<(float const&)' into 'test_scalaire(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, bool volatile&)' (mk1/test3.cpp:48:6)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'test_scalaire(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, bool volatile&)' (mk1/test3.cpp:41:5)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'test_scalaire(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, bool volatile&)' (mk1/test3.cpp:40:5)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'test_scalaire(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, bool volatile&)' (mk1/test3.cpp:27:4)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.512 seconds; current allocated memory: 188.087 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.051 seconds; current allocated memory: 188.088 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.061 seconds; current allocated memory: 189.256 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.051 seconds; current allocated memory: 188.565 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 209.038 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.058 seconds; current allocated memory: 210.963 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_30_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_30_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 5, loop 'VITIS_LOOP_30_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 211.282 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 211.433 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 211.554 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 211.681 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_30_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_30_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 212.064 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res_V_TLAST' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'res_V_TLAST' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.166 seconds; current allocated memory: 213.022 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.287 seconds; current allocated memory: 215.762 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 220.348 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 8.941 seconds; current allocated memory: 220.334 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 10.148 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -ipname=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name test_scalaire -ipname test_scalaire 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test3.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test3.cpp:14:9
WARNING: [HLS 207-5301] unused parameter 'print': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.77 seconds; current allocated memory: 186.873 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read(float&)' into 'hls::stream<float, 0>::operator>>(float&)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:125:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'hls::stream<float, 0>::operator<<(float const&)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'test_scalaire(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, bool volatile&)' (mk1/test3.cpp:26:4)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator<<(float const&)' into 'test_scalaire(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, bool volatile&)' (mk1/test3.cpp:48:6)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'test_scalaire(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, bool volatile&)' (mk1/test3.cpp:41:5)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'test_scalaire(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, bool volatile&)' (mk1/test3.cpp:40:5)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'test_scalaire(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, bool volatile&)' (mk1/test3.cpp:27:4)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.541 seconds; current allocated memory: 188.070 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 188.070 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.053 seconds; current allocated memory: 189.239 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.051 seconds; current allocated memory: 188.548 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 209.004 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.059 seconds; current allocated memory: 210.901 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_30_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_30_1'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_30_1' (loop 'VITIS_LOOP_30_1'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 0) between 'store' operation ('tmpRes_write_ln45', mk1/test3.cpp:45) of variable 'tmpRes', mk1/test3.cpp:38 on local variable 'tmpRes' and 'load' operation ('tmpRes', mk1/test3.cpp:38) on local variable 'tmpRes'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_30_1' (loop 'VITIS_LOOP_30_1'): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 0) between 'store' operation ('tmpRes_write_ln45', mk1/test3.cpp:45) of variable 'tmpRes', mk1/test3.cpp:38 on local variable 'tmpRes' and 'load' operation ('tmpRes', mk1/test3.cpp:38) on local variable 'tmpRes'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_30_1' (loop 'VITIS_LOOP_30_1'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 0) between 'store' operation ('tmpRes_write_ln45', mk1/test3.cpp:45) of variable 'tmpRes', mk1/test3.cpp:38 on local variable 'tmpRes' and 'load' operation ('tmpRes', mk1/test3.cpp:38) on local variable 'tmpRes'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_30_1' (loop 'VITIS_LOOP_30_1'): Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 0) between 'store' operation ('tmpRes_write_ln45', mk1/test3.cpp:45) of variable 'tmpRes', mk1/test3.cpp:38 on local variable 'tmpRes' and 'load' operation ('tmpRes', mk1/test3.cpp:38) on local variable 'tmpRes'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 9, Depth = 10, loop 'VITIS_LOOP_30_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.163 seconds; current allocated memory: 211.219 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 211.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 211.543 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 211.680 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_30_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_VITIS_LOOP_30_1' pipeline 'VITIS_LOOP_30_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_10_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_30_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 212.224 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res_V_TLAST' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'res_V_TLAST' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.185 seconds; current allocated memory: 213.262 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.292 seconds; current allocated memory: 216.031 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.352 seconds; current allocated memory: 220.641 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 273.97 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 9.129 seconds; current allocated memory: 220.627 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 10.334 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -ipname=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name test_scalaire -ipname test_scalaire 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.044 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test3.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test3.cpp:14:9
WARNING: [HLS 207-5301] unused parameter 'print': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.741 seconds; current allocated memory: 186.873 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read(float&)' into 'hls::stream<float, 0>::operator>>(float&)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:125:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'hls::stream<float, 0>::operator<<(float const&)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'test_scalaire(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, bool volatile&)' (mk1/test3.cpp:26:4)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator<<(float const&)' into 'test_scalaire(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, bool volatile&)' (mk1/test3.cpp:48:6)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'test_scalaire(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, bool volatile&)' (mk1/test3.cpp:41:5)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'test_scalaire(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, bool volatile&)' (mk1/test3.cpp:40:5)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'test_scalaire(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, bool volatile&)' (mk1/test3.cpp:27:4)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.504 seconds; current allocated memory: 188.070 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 188.070 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.061 seconds; current allocated memory: 189.239 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.051 seconds; current allocated memory: 188.548 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 209.005 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.059 seconds; current allocated memory: 210.901 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_30_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_30_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 5, loop 'VITIS_LOOP_30_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 211.205 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 211.414 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 211.505 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 211.632 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_30_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_30_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 212.015 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res_V_TLAST' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'res_V_TLAST' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.164 seconds; current allocated memory: 212.973 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.281 seconds; current allocated memory: 215.713 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.345 seconds; current allocated memory: 220.368 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 8.955 seconds; current allocated memory: 220.354 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 10.185 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -ipname=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name test_scalaire -ipname test_scalaire 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.046 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test2.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test2.cpp:7:9
WARNING: [HLS 207-5301] unused parameter 'print': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.965 seconds; current allocated memory: 186.873 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<9, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<9, false>(ap_int_base<9, false> const&)' into 'ap_int_base<9, false>::RType<32, true>::plus operator+<9, false, 32, true>(ap_int_base<9, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1525:339)
INFO: [HLS 214-131] Inlining function 'ap_int<33>::ap_int<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<9, false>::RType<32, true>::plus operator+<9, false, 32, true>(ap_int_base<9, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1525:551)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<9, false>::RType<32, true>::plus operator+<9, false, 32, true>(ap_int_base<9, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1525:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<9, false>::RType<($_0)32, true>::plus operator+<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1640:1006)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::RType<32, true>::plus operator+<9, false, 32, true>(ap_int_base<9, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<9, false>::RType<($_0)32, true>::plus operator+<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1640:1004)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint<9, false>(ap_int_base<9, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:910:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>& ap_int_base<9, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:19:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator++(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:19:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:26:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:25:7)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::RType<($_0)32, true>::plus operator+<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:25:8)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:24:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::RType<($_0)32, true>::plus operator+<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:24:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:23:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::RType<($_0)32, true>::plus operator+<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:23:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:22:6)
INFO: [HLS 214-131] Inlining function 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:19:44)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 255 and bit width 32 in loop 'VITIS_LOOP_19_1'(mk1/test2.cpp:19:19) has been inferred on port 'bus_A'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:19:19)
INFO: [HLS 214-115] Multiple burst reads of length 255 and bit width 32 in loop 'VITIS_LOOP_19_1'(mk1/test2.cpp:19:19) has been inferred on port 'bus_B'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:19:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.8 seconds; current allocated memory: 188.445 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 188.445 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 194.750 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 202.558 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 231.140 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'tmp' (mk1/test2.cpp:22:9)
INFO: [HLS 200-472] Inferring partial write operation for 'tmp' (mk1/test2.cpp:25:12)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 238.296 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_19_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 6, Depth = 11, loop 'VITIS_LOOP_19_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.165 seconds; current allocated memory: 238.642 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 238.900 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 239.107 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.138 seconds; current allocated memory: 239.427 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_19_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_VITIS_LOOP_19_1' pipeline 'VITIS_LOOP_19_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_19_1/m_axi_bus_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_19_1/m_axi_bus_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_19_1/m_axi_bus_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_19_1/m_axi_bus_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_19_1/m_axi_bus_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_19_1/m_axi_bus_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_19_1/m_axi_bus_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_19_1/m_axi_bus_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_19_1/m_axi_bus_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_19_1/m_axi_bus_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_19_1/m_axi_bus_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_19_1/m_axi_bus_B_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_19_1/m_axi_bus_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_19_1/m_axi_bus_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_19_1/m_axi_bus_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_19_1/m_axi_bus_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_19_1/m_axi_bus_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_19_1/m_axi_bus_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_19_1/m_axi_bus_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_19_1/m_axi_bus_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_19_1/m_axi_bus_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_19_1/m_axi_bus_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_19_1/m_axi_bus_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_19_1/m_axi_bus_A_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_19_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.297 seconds; current allocated memory: 240.204 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.247 seconds; current allocated memory: 242.773 MB.
INFO: [RTMG 210-278] Implementing memory 'test_scalaire_tmp_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.491 seconds; current allocated memory: 248.094 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.696 seconds; current allocated memory: 254.942 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 10.594 seconds; current allocated memory: 254.928 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 11.825 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -ipname=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name test_scalaire -ipname test_scalaire 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.044 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test2.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test2.cpp:7:9
WARNING: [HLS 207-5301] unused parameter 'print': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.935 seconds; current allocated memory: 186.872 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<9, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<9, false>(ap_int_base<9, false> const&)' into 'ap_int_base<9, false>::RType<32, true>::plus operator+<9, false, 32, true>(ap_int_base<9, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1525:339)
INFO: [HLS 214-131] Inlining function 'ap_int<33>::ap_int<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<9, false>::RType<32, true>::plus operator+<9, false, 32, true>(ap_int_base<9, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1525:551)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<9, false>::RType<32, true>::plus operator+<9, false, 32, true>(ap_int_base<9, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1525:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<9, false>::RType<($_0)32, true>::plus operator+<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1640:1006)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::RType<32, true>::plus operator+<9, false, 32, true>(ap_int_base<9, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<9, false>::RType<($_0)32, true>::plus operator+<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1640:1004)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint<9, false>(ap_int_base<9, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:910:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>& ap_int_base<9, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:20:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator++(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:20:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:25:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::RType<($_0)32, true>::plus operator+<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:25:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:24:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::RType<($_0)32, true>::plus operator+<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:24:13)
INFO: [HLS 214-131] Inlining function 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:20:44)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 255 and bit width 32 in loop 'VITIS_LOOP_20_1'(mk1/test2.cpp:20:19) has been inferred on port 'bus_A'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:20:19)
INFO: [HLS 214-115] Multiple burst reads of length 255 and bit width 32 in loop 'VITIS_LOOP_20_1'(mk1/test2.cpp:20:19) has been inferred on port 'bus_B'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:20:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.75 seconds; current allocated memory: 188.299 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 188.300 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 194.533 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 202.402 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 230.932 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 237.974 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 6, Depth = 7, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 238.286 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 238.511 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 238.719 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 239.052 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_VITIS_LOOP_20_1' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_20_1/m_axi_bus_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_20_1/m_axi_bus_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_20_1/m_axi_bus_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_20_1/m_axi_bus_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_20_1/m_axi_bus_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_20_1/m_axi_bus_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_20_1/m_axi_bus_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_20_1/m_axi_bus_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_20_1/m_axi_bus_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_20_1/m_axi_bus_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_20_1/m_axi_bus_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_20_1/m_axi_bus_B_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_20_1/m_axi_bus_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_20_1/m_axi_bus_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_20_1/m_axi_bus_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_20_1/m_axi_bus_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_20_1/m_axi_bus_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_20_1/m_axi_bus_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_20_1/m_axi_bus_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_20_1/m_axi_bus_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_20_1/m_axi_bus_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_20_1/m_axi_bus_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_20_1/m_axi_bus_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_20_1/m_axi_bus_A_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_20_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.367 seconds; current allocated memory: 239.752 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 242.233 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.481 seconds; current allocated memory: 247.176 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.69 seconds; current allocated memory: 254.048 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 10.537 seconds; current allocated memory: 254.034 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 11.766 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -ipname=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name test_scalaire -ipname test_scalaire 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.046 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test2.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test2.cpp:7:9
WARNING: [HLS 207-5301] unused parameter 'print': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.932 seconds; current allocated memory: 186.873 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<9, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<9, false>(ap_int_base<9, false> const&)' into 'ap_int_base<9, false>::RType<32, true>::plus operator+<9, false, 32, true>(ap_int_base<9, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1525:339)
INFO: [HLS 214-131] Inlining function 'ap_int<33>::ap_int<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<9, false>::RType<32, true>::plus operator+<9, false, 32, true>(ap_int_base<9, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1525:551)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<9, false>::RType<32, true>::plus operator+<9, false, 32, true>(ap_int_base<9, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1525:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<9, false>::RType<($_0)32, true>::plus operator+<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1640:1006)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::RType<32, true>::plus operator+<9, false, 32, true>(ap_int_base<9, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<9, false>::RType<($_0)32, true>::plus operator+<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1640:1004)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint<9, false>(ap_int_base<9, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:910:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>& ap_int_base<9, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:20:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator++(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:20:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:25:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::RType<($_0)32, true>::plus operator+<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:25:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:24:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::RType<($_0)32, true>::plus operator+<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:24:13)
INFO: [HLS 214-131] Inlining function 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:20:44)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 255 and bit width 32 in loop 'VITIS_LOOP_20_1'(mk1/test2.cpp:20:19) has been inferred on port 'bus_A'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:20:19)
INFO: [HLS 214-115] Multiple burst reads of length 255 and bit width 32 in loop 'VITIS_LOOP_20_1'(mk1/test2.cpp:20:19) has been inferred on port 'bus_B'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:20:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.715 seconds; current allocated memory: 188.300 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 188.300 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 194.533 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 202.403 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 230.933 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 237.975 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 6, loop 'VITIS_LOOP_20_1'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'test_scalaire_Pipeline_VITIS_LOOP_20_1' consists of the following:	'fadd' operation ('add', mk1/test2.cpp:23) [37]  (7.26 ns)
	'store' operation ('add39_write_ln23', mk1/test2.cpp:23) of variable 'add', mk1/test2.cpp:23 on local variable 'add39' [43]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.168 seconds; current allocated memory: 238.287 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 238.513 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 238.722 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 239.055 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_VITIS_LOOP_20_1' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_20_1/m_axi_bus_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_20_1/m_axi_bus_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_20_1/m_axi_bus_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_20_1/m_axi_bus_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_20_1/m_axi_bus_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_20_1/m_axi_bus_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_20_1/m_axi_bus_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_20_1/m_axi_bus_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_20_1/m_axi_bus_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_20_1/m_axi_bus_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_20_1/m_axi_bus_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_20_1/m_axi_bus_A_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_20_1/m_axi_bus_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_20_1/m_axi_bus_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_20_1/m_axi_bus_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_20_1/m_axi_bus_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_20_1/m_axi_bus_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_20_1/m_axi_bus_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_20_1/m_axi_bus_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_20_1/m_axi_bus_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_20_1/m_axi_bus_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_20_1/m_axi_bus_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_20_1/m_axi_bus_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_20_1/m_axi_bus_B_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_20_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.311 seconds; current allocated memory: 239.741 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.243 seconds; current allocated memory: 242.195 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.469 seconds; current allocated memory: 247.138 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.699 seconds; current allocated memory: 254.039 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 113.07 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 10.457 seconds; current allocated memory: 254.025 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 11.68 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -ipname=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name test_scalaire -ipname test_scalaire 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test2.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test2.cpp:7:9
WARNING: [HLS 207-5301] unused parameter 'print': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.959 seconds; current allocated memory: 186.873 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<9, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<9, false>(ap_int_base<9, false> const&)' into 'ap_int_base<9, false>::RType<32, true>::plus operator+<9, false, 32, true>(ap_int_base<9, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1525:339)
INFO: [HLS 214-131] Inlining function 'ap_int<33>::ap_int<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<9, false>::RType<32, true>::plus operator+<9, false, 32, true>(ap_int_base<9, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1525:551)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<9, false>::RType<32, true>::plus operator+<9, false, 32, true>(ap_int_base<9, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1525:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<9, false>::RType<($_0)32, true>::plus operator+<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1640:1006)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::RType<32, true>::plus operator+<9, false, 32, true>(ap_int_base<9, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<9, false>::RType<($_0)32, true>::plus operator+<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1640:1004)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint<9, false>(ap_int_base<9, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:910:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>& ap_int_base<9, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:20:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator++(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:20:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:26:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::RType<($_0)32, true>::plus operator+<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:26:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:25:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::RType<($_0)32, true>::plus operator+<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:25:13)
INFO: [HLS 214-131] Inlining function 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:20:44)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 255 and bit width 32 in loop 'VITIS_LOOP_20_1'(mk1/test2.cpp:20:19) has been inferred on port 'bus_A'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:20:19)
INFO: [HLS 214-115] Multiple burst reads of length 255 and bit width 32 in loop 'VITIS_LOOP_20_1'(mk1/test2.cpp:20:19) has been inferred on port 'bus_B'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:20:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.749 seconds; current allocated memory: 188.300 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.042 seconds; current allocated memory: 188.300 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 194.528 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 202.403 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 230.928 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 237.951 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 6, loop 'VITIS_LOOP_20_1'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'test_scalaire_Pipeline_VITIS_LOOP_20_1' consists of the following:	'fadd' operation ('tmp2', mk1/test2.cpp:23) [35]  (7.26 ns)
	'store' operation ('tmp2_write_ln23', mk1/test2.cpp:23) of variable 'tmp2', mk1/test2.cpp:23 on local variable 'tmp2' [41]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.158 seconds; current allocated memory: 238.260 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 238.480 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 238.677 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.146 seconds; current allocated memory: 238.987 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_VITIS_LOOP_20_1' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_20_1/m_axi_bus_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_20_1/m_axi_bus_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_20_1/m_axi_bus_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_20_1/m_axi_bus_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_20_1/m_axi_bus_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_20_1/m_axi_bus_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_20_1/m_axi_bus_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_20_1/m_axi_bus_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_20_1/m_axi_bus_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_20_1/m_axi_bus_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_20_1/m_axi_bus_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_20_1/m_axi_bus_A_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_20_1/m_axi_bus_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_20_1/m_axi_bus_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_20_1/m_axi_bus_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_20_1/m_axi_bus_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_20_1/m_axi_bus_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_20_1/m_axi_bus_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_20_1/m_axi_bus_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_20_1/m_axi_bus_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_20_1/m_axi_bus_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_20_1/m_axi_bus_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_20_1/m_axi_bus_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_20_1/m_axi_bus_B_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_20_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.294 seconds; current allocated memory: 239.670 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.211 seconds; current allocated memory: 242.090 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.451 seconds; current allocated memory: 246.986 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.691 seconds; current allocated memory: 253.900 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 113.07 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 10.439 seconds; current allocated memory: 253.886 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 11.669 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -ipname=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name test_scalaire -ipname test_scalaire 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test2.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test2.cpp:7:9
WARNING: [HLS 207-5301] unused parameter 'print': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.927 seconds; current allocated memory: 186.873 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<9, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint<9, false>(ap_int_base<9, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:910:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>& ap_int_base<9, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:17:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator++(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:17:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:21:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:20:11)
INFO: [HLS 214-131] Inlining function 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:17:44)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 255 and bit width 32 in loop 'VITIS_LOOP_17_1'(mk1/test2.cpp:17:19) has been inferred on port 'bus_A'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:17:19)
INFO: [HLS 214-115] Multiple burst reads of length 255 and bit width 32 in loop 'VITIS_LOOP_17_1'(mk1/test2.cpp:17:19) has been inferred on port 'bus_B'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:17:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.684 seconds; current allocated memory: 188.223 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 188.224 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 194.429 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 202.293 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 230.806 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 237.753 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_17_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_17_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 11, loop 'VITIS_LOOP_17_1'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'test_scalaire_Pipeline_VITIS_LOOP_17_1' consists of the following:	'fadd' operation ('add', mk1/test2.cpp:23) [36]  (7.26 ns)
	'store' operation ('add18_write_ln23', mk1/test2.cpp:23) of variable 'add', mk1/test2.cpp:23 on local variable 'add18' [37]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.157 seconds; current allocated memory: 238.067 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 238.287 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 238.432 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 238.671 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_17_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_VITIS_LOOP_17_1' pipeline 'VITIS_LOOP_17_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_B_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_A_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_17_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.283 seconds; current allocated memory: 239.346 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.214 seconds; current allocated memory: 241.496 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.396 seconds; current allocated memory: 246.197 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.69 seconds; current allocated memory: 253.067 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 113.07 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 10.223 seconds; current allocated memory: 253.053 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 11.488 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -ipname=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name test_scalaire -ipname test_scalaire 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test2.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test2.cpp:7:9
WARNING: [HLS 207-5301] unused parameter 'print': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.924 seconds; current allocated memory: 186.872 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<9, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint<9, false>(ap_int_base<9, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:910:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>& ap_int_base<9, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:17:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator++(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:17:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:21:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:20:11)
INFO: [HLS 214-131] Inlining function 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:17:44)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 255 and bit width 32 in loop 'VITIS_LOOP_17_1'(mk1/test2.cpp:17:19) has been inferred on port 'bus_A'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:17:19)
INFO: [HLS 214-115] Multiple burst reads of length 255 and bit width 32 in loop 'VITIS_LOOP_17_1'(mk1/test2.cpp:17:19) has been inferred on port 'bus_B'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:17:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.669 seconds; current allocated memory: 188.222 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 188.223 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 194.421 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 202.293 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 230.801 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 237.723 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_17_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_17_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 11, loop 'VITIS_LOOP_17_1'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'test_scalaire_Pipeline_VITIS_LOOP_17_1' consists of the following:	'fadd' operation ('tmp2', mk1/test2.cpp:23) [34]  (7.26 ns)
	'store' operation ('tmp2_write_ln23', mk1/test2.cpp:23) of variable 'tmp2', mk1/test2.cpp:23 on local variable 'tmp2' [35]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.171 seconds; current allocated memory: 238.033 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 238.249 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 238.382 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 238.604 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_17_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_VITIS_LOOP_17_1' pipeline 'VITIS_LOOP_17_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_B_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_A_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_17_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.259 seconds; current allocated memory: 239.276 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.215 seconds; current allocated memory: 241.394 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.392 seconds; current allocated memory: 246.081 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.698 seconds; current allocated memory: 252.905 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 113.07 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 10.199 seconds; current allocated memory: 252.891 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 11.479 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -ipname=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name test_scalaire -ipname test_scalaire 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.044 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test2.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test2.cpp:7:9
WARNING: [HLS 207-5301] unused parameter 'print': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.956 seconds; current allocated memory: 186.873 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<9, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint<9, false>(ap_int_base<9, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:910:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>& ap_int_base<9, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:17:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator++(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:17:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:21:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:20:11)
INFO: [HLS 214-131] Inlining function 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:17:44)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 255 and bit width 32 in loop 'VITIS_LOOP_17_1'(mk1/test2.cpp:17:19) has been inferred on port 'bus_A'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:17:19)
INFO: [HLS 214-115] Multiple burst reads of length 255 and bit width 32 in loop 'VITIS_LOOP_17_1'(mk1/test2.cpp:17:19) has been inferred on port 'bus_B'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:17:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.637 seconds; current allocated memory: 188.223 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 188.224 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.079 seconds; current allocated memory: 194.421 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 202.294 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 230.801 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 237.724 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_17_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_17_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 6, Depth = 12, loop 'VITIS_LOOP_17_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.158 seconds; current allocated memory: 238.034 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 238.252 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 238.385 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 238.607 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_17_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_VITIS_LOOP_17_1' pipeline 'VITIS_LOOP_17_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_B_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_A_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_17_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.279 seconds; current allocated memory: 239.284 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.199 seconds; current allocated memory: 241.400 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.387 seconds; current allocated memory: 246.087 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.706 seconds; current allocated memory: 252.911 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 10.2 seconds; current allocated memory: 252.898 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 11.48 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -ipname=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name test_scalaire -ipname test_scalaire 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -display_name test_scalaire 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file mk1/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 14.517 seconds; current allocated memory: 194.098 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -ipname=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name test_scalaire -format ip_catalog -ipname test_scalaire -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test2.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test2.cpp:7:9
WARNING: [HLS 207-5301] unused parameter 'print': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.588 seconds; current allocated memory: 186.919 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<9, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint<9, false>(ap_int_base<9, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:910:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>& ap_int_base<9, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:17:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator++(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:17:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:21:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:20:12)
INFO: [HLS 214-131] Inlining function 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:17:44)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 255 and bit width 32 in loop 'VITIS_LOOP_17_1'(mk1/test2.cpp:17:19) has been inferred on port 'bus_A'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:17:19)
INFO: [HLS 214-115] Multiple burst reads of length 255 and bit width 32 in loop 'VITIS_LOOP_17_1'(mk1/test2.cpp:17:19) has been inferred on port 'bus_B'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:17:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 6.866 seconds; current allocated memory: 188.289 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 188.289 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 194.485 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.172 seconds; current allocated memory: 202.357 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_17_1' (mk1/test2.cpp:17) in function 'test_scalaire' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.217 seconds; current allocated memory: 230.852 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 237.804 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_17_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_17_1'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_17_1' (loop 'VITIS_LOOP_17_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('tmp2_write_ln23', mk1/test2.cpp:23) of variable 'tmp2', mk1/test2.cpp:23 on local variable 'tmp2' and 'load' operation ('tmp2_load', mk1/test2.cpp:23) on local variable 'tmp2'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_17_1' (loop 'VITIS_LOOP_17_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('tmp2_write_ln23', mk1/test2.cpp:23) of variable 'tmp2', mk1/test2.cpp:23 on local variable 'tmp2' and 'load' operation ('tmp2_load', mk1/test2.cpp:23) on local variable 'tmp2'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_17_1' (loop 'VITIS_LOOP_17_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('tmp2_write_ln23', mk1/test2.cpp:23) of variable 'tmp2', mk1/test2.cpp:23 on local variable 'tmp2' and 'load' operation ('tmp2_load', mk1/test2.cpp:23) on local variable 'tmp2'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_17_1' (loop 'VITIS_LOOP_17_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('tmp2_write_ln23', mk1/test2.cpp:23) of variable 'tmp2', mk1/test2.cpp:23 on local variable 'tmp2' and 'load' operation ('tmp2_load', mk1/test2.cpp:23) on local variable 'tmp2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 12, loop 'VITIS_LOOP_17_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.333 seconds; current allocated memory: 238.099 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.173 seconds; current allocated memory: 238.274 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.172 seconds; current allocated memory: 238.406 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.226 seconds; current allocated memory: 238.658 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_17_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_VITIS_LOOP_17_1' pipeline 'VITIS_LOOP_17_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_B_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_A_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_17_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.635 seconds; current allocated memory: 239.339 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.444 seconds; current allocated memory: 241.505 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.66 seconds; current allocated memory: 246.148 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.075 seconds; current allocated memory: 253.054 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 18.113 seconds; current allocated memory: 253.040 MB.
INFO: [HLS 200-112] Total CPU user time: 7 seconds. Total CPU system time: 2 seconds. Total elapsed time: 20.393 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -ipname=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name test_scalaire -format ip_catalog -ipname test_scalaire -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test2.cpp' ... 
WARNING: [HLS 207-5533] unexpected pragma argument 'End Of Pramga Line', expects '=': mk1/test2.cpp:19:24
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test2.cpp:7:9
WARNING: [HLS 207-5301] unused parameter 'print': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:792:16
WARNING: [HLS 207-5533] unexpected pragma argument 'End Of Pramga Line', expects '=': mk1/test2.cpp:19:24
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 6.187 seconds; current allocated memory: 186.920 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<9, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint<9, false>(ap_int_base<9, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:910:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>& ap_int_base<9, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:17:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator++(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:17:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:21:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:20:11)
INFO: [HLS 214-131] Inlining function 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:17:44)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 255 and bit width 32 in loop 'VITIS_LOOP_17_1'(mk1/test2.cpp:17:19) has been inferred on port 'bus_A'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:17:19)
INFO: [HLS 214-115] Multiple burst reads of length 255 and bit width 32 in loop 'VITIS_LOOP_17_1'(mk1/test2.cpp:17:19) has been inferred on port 'bus_B'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:17:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.413 seconds; current allocated memory: 188.303 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 188.304 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 194.500 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.176 seconds; current allocated memory: 202.372 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_17_1' (mk1/test2.cpp:17) in function 'test_scalaire' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.203 seconds; current allocated memory: 230.913 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 237.821 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_17_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_17_1'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_17_1' (loop 'VITIS_LOOP_17_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('tmp2_write_ln23', mk1/test2.cpp:23) of variable 'tmp2', mk1/test2.cpp:23 on local variable 'tmp2' and 'load' operation ('tmp2_load', mk1/test2.cpp:23) on local variable 'tmp2'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_17_1' (loop 'VITIS_LOOP_17_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('tmp2_write_ln23', mk1/test2.cpp:23) of variable 'tmp2', mk1/test2.cpp:23 on local variable 'tmp2' and 'load' operation ('tmp2_load', mk1/test2.cpp:23) on local variable 'tmp2'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_17_1' (loop 'VITIS_LOOP_17_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('tmp2_write_ln23', mk1/test2.cpp:23) of variable 'tmp2', mk1/test2.cpp:23 on local variable 'tmp2' and 'load' operation ('tmp2_load', mk1/test2.cpp:23) on local variable 'tmp2'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_17_1' (loop 'VITIS_LOOP_17_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('tmp2_write_ln23', mk1/test2.cpp:23) of variable 'tmp2', mk1/test2.cpp:23 on local variable 'tmp2' and 'load' operation ('tmp2_load', mk1/test2.cpp:23) on local variable 'tmp2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 12, loop 'VITIS_LOOP_17_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 238.116 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.177 seconds; current allocated memory: 238.291 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.163 seconds; current allocated memory: 238.423 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.168 seconds; current allocated memory: 238.675 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_17_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_VITIS_LOOP_17_1' pipeline 'VITIS_LOOP_17_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_B_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_17_1/m_axi_bus_A_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_17_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.623 seconds; current allocated memory: 239.356 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.379 seconds; current allocated memory: 241.522 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.623 seconds; current allocated memory: 246.180 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.089 seconds; current allocated memory: 253.055 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 17.075 seconds; current allocated memory: 253.041 MB.
INFO: [HLS 200-112] Total CPU user time: 7 seconds. Total CPU system time: 2 seconds. Total elapsed time: 19.311 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -ipname=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name test_scalaire -format ip_catalog -ipname test_scalaire -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test2.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test2.cpp:7:9
WARNING: [HLS 207-5301] unused parameter 'print': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.669 seconds; current allocated memory: 186.919 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<9, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint<9, false>(ap_int_base<9, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:910:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>& ap_int_base<9, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator++(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:20:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:19:11)
INFO: [HLS 214-131] Inlining function 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:44)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 255 and bit width 32 in loop 'VITIS_LOOP_15_1'(mk1/test2.cpp:15:19) has been inferred on port 'bus_A'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:15:19)
INFO: [HLS 214-115] Multiple burst reads of length 255 and bit width 32 in loop 'VITIS_LOOP_15_1'(mk1/test2.cpp:15:19) has been inferred on port 'bus_B'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:15:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.938 seconds; current allocated memory: 188.289 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.061 seconds; current allocated memory: 188.289 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 194.505 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 202.365 MB.
INFO: [XFORM 203-501] Unrolling loop 'VITIS_LOOP_15_1' (mk1/test2.cpp:15) in function 'test_scalaire' partially with a factor of 4.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.198 seconds; current allocated memory: 230.986 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 238.217 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_15_1'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' (loop 'VITIS_LOOP_15_1'): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 0) between 'store' operation ('tmp2_0_write_ln22', mk1/test2.cpp:22) of variable 'tmp2_1_3', mk1/test2.cpp:22 on local variable 'tmp2_0' and 'load' operation ('tmp2_0_load', mk1/test2.cpp:22) on local variable 'tmp2_0'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' (loop 'VITIS_LOOP_15_1'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 0) between 'store' operation ('tmp2_0_write_ln22', mk1/test2.cpp:22) of variable 'tmp2_1_3', mk1/test2.cpp:22 on local variable 'tmp2_0' and 'load' operation ('tmp2_0_load', mk1/test2.cpp:22) on local variable 'tmp2_0'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' (loop 'VITIS_LOOP_15_1'): Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 0) between 'store' operation ('tmp2_0_write_ln22', mk1/test2.cpp:22) of variable 'tmp2_1_3', mk1/test2.cpp:22 on local variable 'tmp2_0' and 'load' operation ('tmp2_0_load', mk1/test2.cpp:22) on local variable 'tmp2_0'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' (loop 'VITIS_LOOP_15_1'): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 0) between 'store' operation ('tmp2_0_write_ln22', mk1/test2.cpp:22) of variable 'tmp2_1_3', mk1/test2.cpp:22 on local variable 'tmp2_0' and 'load' operation ('tmp2_0_load', mk1/test2.cpp:22) on local variable 'tmp2_0'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' (loop 'VITIS_LOOP_15_1'): Unable to enforce a carried dependence constraint (II = 12, distance = 1, offset = 0) between 'store' operation ('tmp2_0_write_ln22', mk1/test2.cpp:22) of variable 'tmp2_1_3', mk1/test2.cpp:22 on local variable 'tmp2_0' and 'load' operation ('tmp2_0_load', mk1/test2.cpp:22) on local variable 'tmp2_0'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' (loop 'VITIS_LOOP_15_1'): Unable to enforce a carried dependence constraint (II = 14, distance = 1, offset = 0) between 'store' operation ('tmp2_0_write_ln22', mk1/test2.cpp:22) of variable 'tmp2_1_3', mk1/test2.cpp:22 on local variable 'tmp2_0' and 'load' operation ('tmp2_0_load', mk1/test2.cpp:22) on local variable 'tmp2_0'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' (loop 'VITIS_LOOP_15_1'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 0) between 'store' operation ('tmp2_0_write_ln22', mk1/test2.cpp:22) of variable 'tmp2_1_3', mk1/test2.cpp:22 on local variable 'tmp2_0' and 'load' operation ('tmp2_0_load', mk1/test2.cpp:22) on local variable 'tmp2_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 16, Depth = 21, loop 'VITIS_LOOP_15_1'
WARNING: [HLS 200-871] Estimated clock period (14.512ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' consists of the following:	'fadd' operation ('tmp2_1', mk1/test2.cpp:22) [36]  (7.26 ns)
	'fadd' operation ('tmp2_1_1', mk1/test2.cpp:22) [46]  (7.26 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 238.677 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.251 seconds; current allocated memory: 239.042 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.248 seconds; current allocated memory: 239.202 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.185 seconds; current allocated memory: 239.490 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_15_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.71 seconds; current allocated memory: 240.688 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.519 seconds; current allocated memory: 243.546 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.699 seconds; current allocated memory: 248.277 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.959 seconds; current allocated memory: 255.276 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 68.91 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 16.535 seconds; current allocated memory: 255.262 MB.
INFO: [HLS 200-112] Total CPU user time: 7 seconds. Total CPU system time: 1 seconds. Total elapsed time: 18.449 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -ipname=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name test_scalaire -format ip_catalog -ipname test_scalaire -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test2.cpp' ... 
WARNING: [HLS 207-5533] unexpected pragma argument 'End Of Pramga Line', expects '=': mk1/test2.cpp:17:24
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test2.cpp:7:9
WARNING: [HLS 207-5301] unused parameter 'print': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:792:16
WARNING: [HLS 207-5533] unexpected pragma argument 'End Of Pramga Line', expects '=': mk1/test2.cpp:17:24
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.697 seconds; current allocated memory: 186.920 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<9, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint<9, false>(ap_int_base<9, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:910:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>& ap_int_base<9, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator++(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:51)
INFO: [HLS 214-131] Inlining function 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:44)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.817 seconds; current allocated memory: 187.590 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.053 seconds; current allocated memory: 187.591 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 193.707 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'test_scalaire' (mk1/test2.cpp:3) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.168 seconds; current allocated memory: 201.611 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.193 seconds; current allocated memory: 229.713 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 226.448 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.238 seconds; current allocated memory: 226.680 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.172 seconds; current allocated memory: 226.815 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' and 'return' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_A_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_A_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_A_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_A_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_A_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_A_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_A_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_A_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_A_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_A_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_A_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_A_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_A_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_A_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_A_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_A_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_A_WID' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_A_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_A_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_A_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_A_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_A_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_B_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_B_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_B_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_B_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_B_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_B_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_B_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_B_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_B_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_B_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_B_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_B_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_B_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_B_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_B_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_B_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_B_WID' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_B_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_B_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_B_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_B_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_B_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_res_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_res_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_res_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_res_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_res_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_res_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_res_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_res_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_res_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_res_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_res_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_res_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_res_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_res_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_res_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_res_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_res_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_res_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_res_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_res_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_res_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_res_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_res_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_res_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_res_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_res_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_res_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_res_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_res_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_res_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_res_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_res_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_res_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_res_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_res_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_res_WID' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_res_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_res_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_res_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_res_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_res_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_res_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_res_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_res_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_res_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_res_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_res_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_res_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_res_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_res_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_res_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_res_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_res_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_res_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_res_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_res_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_res_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_res_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_res_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_res_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_res_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_res_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_res_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_res_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_res_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_res_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_res_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_res_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_res_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_res_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_res_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_res_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_res_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_res_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_res_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_res_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_res_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.911 seconds; current allocated memory: 227.527 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.414 seconds; current allocated memory: 230.195 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.07 seconds; current allocated memory: 236.838 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-789] **** Estimated Fmax: 0.00 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 18.176 seconds; current allocated memory: 236.824 MB.
INFO: [HLS 200-112] Total CPU user time: 7 seconds. Total CPU system time: 2 seconds. Total elapsed time: 20.157 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -ipname=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name test_scalaire -format ip_catalog -ipname test_scalaire -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test2.cpp' ... 
WARNING: [HLS 207-5533] unexpected pragma argument 'End Of Pramga Line', expects '=': mk1/test2.cpp:17:24
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test2.cpp:7:9
WARNING: [HLS 207-5301] unused parameter 'print': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:792:16
WARNING: [HLS 207-5533] unexpected pragma argument 'End Of Pramga Line', expects '=': mk1/test2.cpp:17:24
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.049 seconds; current allocated memory: 186.905 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<9, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint<9, false>(ap_int_base<9, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:910:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>& ap_int_base<9, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator++(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:24:6)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:24:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:24:13)
INFO: [HLS 214-131] Inlining function 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:44)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 255 and bit width 32 in loop 'VITIS_LOOP_15_1'(mk1/test2.cpp:15:19) has been inferred on port 'bus_A'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:15:19)
INFO: [HLS 214-115] Multiple burst reads of length 255 and bit width 32 in loop 'VITIS_LOOP_15_1'(mk1/test2.cpp:15:19) has been inferred on port 'bus_B'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:15:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 6.058 seconds; current allocated memory: 188.464 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.061 seconds; current allocated memory: 188.465 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 194.704 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.163 seconds; current allocated memory: 202.549 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_15_1' (mk1/test2.cpp:15) in function 'test_scalaire' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 231.115 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'tmp' (mk1/test2.cpp:24:9)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 238.097 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_15_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_15_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.271 seconds; current allocated memory: 238.378 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 238.526 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.176 seconds; current allocated memory: 238.718 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.235 seconds; current allocated memory: 239.049 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' pipeline 'VITIS_LOOP_15_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_15_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.488 seconds; current allocated memory: 239.646 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.399 seconds; current allocated memory: 242.050 MB.
INFO: [RTMG 210-278] Implementing memory 'test_scalaire_tmp_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.72 seconds; current allocated memory: 247.211 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.472 seconds; current allocated memory: 254.122 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 16.917 seconds; current allocated memory: 254.108 MB.
INFO: [HLS 200-112] Total CPU user time: 7 seconds. Total CPU system time: 2 seconds. Total elapsed time: 21.397 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -ipname=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name test_scalaire -ipname test_scalaire 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test2.cpp' ... 
WARNING: [HLS 207-5533] unexpected pragma argument 'End Of Pramga Line', expects '=': mk1/test2.cpp:17:24
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test2.cpp:7:9
WARNING: [HLS 207-5301] unused parameter 'print': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:792:16
WARNING: [HLS 207-5533] unexpected pragma argument 'End Of Pramga Line', expects '=': mk1/test2.cpp:17:24
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.766 seconds; current allocated memory: 186.890 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<9, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint<9, false>(ap_int_base<9, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:910:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>& ap_int_base<9, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator++(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:24:6)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:24:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:24:13)
INFO: [HLS 214-131] Inlining function 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:44)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 255 and bit width 32 in loop 'VITIS_LOOP_15_1'(mk1/test2.cpp:15:19) has been inferred on port 'bus_A'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:15:19)
INFO: [HLS 214-115] Multiple burst reads of length 255 and bit width 32 in loop 'VITIS_LOOP_15_1'(mk1/test2.cpp:15:19) has been inferred on port 'bus_B'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:15:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 6.131 seconds; current allocated memory: 188.372 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 188.373 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 194.611 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.179 seconds; current allocated memory: 202.456 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_15_1' (mk1/test2.cpp:15) in function 'test_scalaire' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.209 seconds; current allocated memory: 231.023 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'tmp' (mk1/test2.cpp:24:9)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.138 seconds; current allocated memory: 238.063 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_15_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'VITIS_LOOP_15_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.229 seconds; current allocated memory: 238.336 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 238.509 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.209 seconds; current allocated memory: 238.732 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.302 seconds; current allocated memory: 239.071 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' pipeline 'VITIS_LOOP_15_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_15_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.509 seconds; current allocated memory: 239.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_10_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.379 seconds; current allocated memory: 242.283 MB.
INFO: [RTMG 210-278] Implementing memory 'test_scalaire_tmp_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.712 seconds; current allocated memory: 247.467 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.958 seconds; current allocated memory: 254.356 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 273.97 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 16.245 seconds; current allocated memory: 254.342 MB.
INFO: [HLS 200-112] Total CPU user time: 7 seconds. Total CPU system time: 2 seconds. Total elapsed time: 18.21 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -ipname=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name test_scalaire -ipname test_scalaire 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test2.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test2.cpp:7:9
WARNING: [HLS 207-5301] unused parameter 'print': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.782 seconds; current allocated memory: 186.872 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<9, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint<9, false>(ap_int_base<9, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:910:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>& ap_int_base<9, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator++(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:23:7)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:23:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:23:14)
INFO: [HLS 214-131] Inlining function 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:44)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 255 and bit width 32 in loop 'VITIS_LOOP_15_1'(mk1/test2.cpp:15:19) has been inferred on port 'bus_A'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:15:19)
INFO: [HLS 214-115] Multiple burst reads of length 255 and bit width 32 in loop 'VITIS_LOOP_15_1'(mk1/test2.cpp:15:19) has been inferred on port 'bus_B'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:15:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.983 seconds; current allocated memory: 188.355 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.052 seconds; current allocated memory: 188.355 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 194.594 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.154 seconds; current allocated memory: 202.439 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_15_1' (mk1/test2.cpp:15) in function 'test_scalaire' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.181 seconds; current allocated memory: 231.005 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'tmp' (mk1/test2.cpp:23:10)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 238.017 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_15_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'VITIS_LOOP_15_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.219 seconds; current allocated memory: 238.305 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 238.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.202 seconds; current allocated memory: 238.715 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.325 seconds; current allocated memory: 239.054 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' pipeline 'VITIS_LOOP_15_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_15_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.559 seconds; current allocated memory: 239.706 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_10_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.382 seconds; current allocated memory: 242.282 MB.
INFO: [RTMG 210-278] Implementing memory 'test_scalaire_tmp_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.715 seconds; current allocated memory: 247.465 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.954 seconds; current allocated memory: 254.355 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 273.97 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 16.109 seconds; current allocated memory: 254.341 MB.
INFO: [HLS 200-112] Total CPU user time: 7 seconds. Total CPU system time: 1 seconds. Total elapsed time: 18.129 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -ipname=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name test_scalaire -ipname test_scalaire 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test2.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test2.cpp:7:9
WARNING: [HLS 207-5301] unused parameter 'print': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.759 seconds; current allocated memory: 186.873 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<9, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint<9, false>(ap_int_base<9, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:910:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>& ap_int_base<9, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator++(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:24:6)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:24:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:24:13)
INFO: [HLS 214-131] Inlining function 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:44)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_26_2' (mk1/test2.cpp:26:19) in function 'test_scalaire' completely with a factor of 64 (mk1/test2.cpp:4:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 255 and bit width 32 in loop 'VITIS_LOOP_15_1'(mk1/test2.cpp:15:19) has been inferred on port 'bus_A'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:15:19)
INFO: [HLS 214-115] Multiple burst reads of length 255 and bit width 32 in loop 'VITIS_LOOP_15_1'(mk1/test2.cpp:15:19) has been inferred on port 'bus_B'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:15:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 6.232 seconds; current allocated memory: 188.372 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 188.373 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 194.623 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.151 seconds; current allocated memory: 202.471 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.181 seconds; current allocated memory: 231.008 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'tmp' (mk1/test2.cpp:24:9)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 238.037 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_15_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'VITIS_LOOP_15_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.231 seconds; current allocated memory: 238.325 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 238.512 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.193 seconds; current allocated memory: 238.734 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.305 seconds; current allocated memory: 239.073 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' pipeline 'VITIS_LOOP_15_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_15_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.504 seconds; current allocated memory: 239.725 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_10_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.358 seconds; current allocated memory: 242.301 MB.
INFO: [RTMG 210-278] Implementing memory 'test_scalaire_tmp_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.732 seconds; current allocated memory: 247.469 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.008 seconds; current allocated memory: 254.374 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 273.97 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5 seconds. CPU system time: 1 seconds. Elapsed time: 16.309 seconds; current allocated memory: 254.360 MB.
INFO: [HLS 200-112] Total CPU user time: 7 seconds. Total CPU system time: 2 seconds. Total elapsed time: 18.176 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_export -display_name=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -ipname=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: config_export -display_name test_scalaire -ipname test_scalaire -rtl vhdl 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.058 seconds; current allocated memory: 631.122 MB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test2.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test2.cpp:7:9
WARNING: [HLS 207-5301] unused parameter 'print': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.01 seconds; current allocated memory: 186.954 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<9, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint<9, false>(ap_int_base<9, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:910:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>& ap_int_base<9, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator++(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:24:6)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:24:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:24:13)
INFO: [HLS 214-131] Inlining function 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:44)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_26_2' (mk1/test2.cpp:26:19) in function 'test_scalaire' completely with a factor of 64 (mk1/test2.cpp:4:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 255 and bit width 32 in loop 'VITIS_LOOP_15_1'(mk1/test2.cpp:15:19) has been inferred on port 'bus_A'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:15:19)
INFO: [HLS 214-115] Multiple burst reads of length 255 and bit width 32 in loop 'VITIS_LOOP_15_1'(mk1/test2.cpp:15:19) has been inferred on port 'bus_B'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:15:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.223 seconds; current allocated memory: 188.422 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 188.422 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 194.673 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 202.521 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'test_scalaire' (mk1/test2.cpp:3)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 231.090 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'tmp' (mk1/test2.cpp:24:9)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 238.101 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_15_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'VITIS_LOOP_15_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.186 seconds; current allocated memory: 238.405 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 238.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 238.785 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.217 seconds; current allocated memory: 239.108 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' pipeline 'VITIS_LOOP_15_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_15_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.353 seconds; current allocated memory: 239.761 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_10_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.263 seconds; current allocated memory: 242.336 MB.
INFO: [RTMG 210-278] Implementing memory 'test_scalaire_tmp_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.501 seconds; current allocated memory: 247.548 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.011 seconds; current allocated memory: 254.453 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 273.97 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 12.589 seconds; current allocated memory: 254.439 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 14.778 seconds; peak allocated memory: 631.122 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_export -display_name=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -ipname=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: config_export -display_name test_scalaire -ipname test_scalaire -rtl vhdl 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.046 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test2.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test2.cpp:7:9
WARNING: [HLS 207-5301] unused parameter 'print': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.989 seconds; current allocated memory: 186.924 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
ERROR: [HLS 214-274] In 'VITIS_LOOP_26_2', Pragma conflict happens on 'UNROLL' and 'PIPELINE' pragmas: Complete unroll will break the target of other loop pragmas (mk1/test2.cpp:26:19)
ERROR: [HLS 200-1715] Encountered problem during source synthesis
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.489 seconds; current allocated memory: 187.542 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 8.861 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_export -display_name=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -ipname=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: config_export -display_name test_scalaire -ipname test_scalaire -rtl vhdl 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test2.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test2.cpp:7:9
WARNING: [HLS 207-5301] unused parameter 'print': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.054 seconds; current allocated memory: 186.924 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<9, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint<9, false>(ap_int_base<9, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:910:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>& ap_int_base<9, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator++(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:18:6)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:18:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:18:13)
INFO: [HLS 214-131] Inlining function 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:44)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 255 and bit width 32 in loop 'VITIS_LOOP_15_1'(mk1/test2.cpp:15:19) has been inferred on port 'bus_A'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:15:19)
INFO: [HLS 214-115] Multiple burst reads of length 255 and bit width 32 in loop 'VITIS_LOOP_15_1'(mk1/test2.cpp:15:19) has been inferred on port 'bus_B'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:15:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.188 seconds; current allocated memory: 188.422 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.047 seconds; current allocated memory: 188.423 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 194.664 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 202.509 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'test_scalaire' (mk1/test2.cpp:3)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 231.043 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'tmp' (mk1/test2.cpp:18:9)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 238.084 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_15_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'VITIS_LOOP_15_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.159 seconds; current allocated memory: 238.372 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 238.530 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.152 seconds; current allocated memory: 238.753 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.227 seconds; current allocated memory: 239.120 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' pipeline 'VITIS_LOOP_15_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_15_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.376 seconds; current allocated memory: 239.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_10_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.284 seconds; current allocated memory: 242.365 MB.
INFO: [RTMG 210-278] Implementing memory 'test_scalaire_tmp_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.507 seconds; current allocated memory: 247.561 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.796 seconds; current allocated memory: 254.452 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 273.97 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 11.465 seconds; current allocated memory: 254.438 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 12.729 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_export -display_name=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -ipname=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: config_export -display_name test_scalaire -ipname test_scalaire -rtl vhdl 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test2.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test2.cpp:7:9
WARNING: [HLS 207-5301] unused parameter 'print': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.97 seconds; current allocated memory: 186.924 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<9, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint<9, false>(ap_int_base<9, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:910:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>& ap_int_base<9, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator++(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:18:6)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:18:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:18:13)
INFO: [HLS 214-131] Inlining function 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:44)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 255 and bit width 32 in loop 'VITIS_LOOP_15_1'(mk1/test2.cpp:15:19) has been inferred on port 'bus_A'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:15:19)
INFO: [HLS 214-115] Multiple burst reads of length 255 and bit width 32 in loop 'VITIS_LOOP_15_1'(mk1/test2.cpp:15:19) has been inferred on port 'bus_B'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:15:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.92 seconds; current allocated memory: 188.422 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.041 seconds; current allocated memory: 188.423 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 194.664 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 202.509 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'test_scalaire' (mk1/test2.cpp:3)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 231.043 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'tmp' (mk1/test2.cpp:18:9)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 238.084 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_15_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'VITIS_LOOP_15_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.159 seconds; current allocated memory: 238.372 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 238.530 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.158 seconds; current allocated memory: 238.753 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.225 seconds; current allocated memory: 239.120 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' pipeline 'VITIS_LOOP_15_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_15_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.397 seconds; current allocated memory: 239.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_10_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.275 seconds; current allocated memory: 242.365 MB.
INFO: [RTMG 210-278] Implementing memory 'test_scalaire_tmp_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.517 seconds; current allocated memory: 247.561 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.716 seconds; current allocated memory: 254.452 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 273.97 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 11.089 seconds; current allocated memory: 254.438 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 12.304 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_export -display_name=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -ipname=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: config_export -display_name test_scalaire -ipname test_scalaire -rtl vhdl 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.046 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test2.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test2.cpp:7:9
WARNING: [HLS 207-5301] unused parameter 'print': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.39 seconds; current allocated memory: 186.924 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<9, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint<9, false>(ap_int_base<9, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:910:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>& ap_int_base<9, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator++(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:18:6)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:18:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:18:13)
INFO: [HLS 214-131] Inlining function 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:44)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 255 and bit width 32 in loop 'VITIS_LOOP_15_1'(mk1/test2.cpp:15:19) has been inferred on port 'bus_A'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:15:19)
INFO: [HLS 214-115] Multiple burst reads of length 255 and bit width 32 in loop 'VITIS_LOOP_15_1'(mk1/test2.cpp:15:19) has been inferred on port 'bus_B'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:15:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.214 seconds; current allocated memory: 188.422 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.048 seconds; current allocated memory: 188.423 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.192 seconds; current allocated memory: 194.663 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 202.508 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'test_scalaire' (mk1/test2.cpp:3)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 231.041 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'tmp' (mk1/test2.cpp:18:9)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 238.079 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_15_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'VITIS_LOOP_15_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.241 seconds; current allocated memory: 238.368 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 238.525 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 238.729 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.191 seconds; current allocated memory: 239.068 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' pipeline 'VITIS_LOOP_15_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_15_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 239.737 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_10_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.304 seconds; current allocated memory: 242.205 MB.
INFO: [RTMG 210-278] Implementing memory 'test_scalaire_tmp_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.513 seconds; current allocated memory: 247.405 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.026 seconds; current allocated memory: 254.222 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 273.97 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 12.27 seconds; current allocated memory: 254.208 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 13.751 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_export -display_name=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -ipname=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: config_export -display_name test_scalaire -ipname test_scalaire -rtl vhdl 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -display_name test_scalaire 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file mk1/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 19.607 seconds; current allocated memory: 194.212 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_export -display_name=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: config_export -display_name test_scalaire -format ip_catalog -ipname test_scalaire -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -display_name test_scalaire 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file mk1/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 14.357 seconds; current allocated memory: 194.214 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_export -display_name=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: config_export -display_name test_scalaire -format ip_catalog -ipname test_scalaire -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test2.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test2.cpp:7:9
WARNING: [HLS 207-5301] unused parameter 'print': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.845 seconds; current allocated memory: 186.987 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
ERROR: [HLS 214-274] In 'VITIS_LOOP_20_2', Pragma conflict happens on 'UNROLL' and 'PIPELINE' pragmas: Complete unroll will break the target of other loop pragmas (mk1/test2.cpp:20:19)
ERROR: [HLS 200-1715] Encountered problem during source synthesis
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 9.104 seconds; current allocated memory: 187.559 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 10.592 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_export -display_name=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: config_export -display_name test_scalaire -format ip_catalog -ipname test_scalaire -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test2.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test2.cpp:7:9
WARNING: [HLS 207-5301] unused parameter 'print': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.668 seconds; current allocated memory: 186.988 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<9, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint<9, false>(ap_int_base<9, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:910:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>& ap_int_base<9, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator++(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:18:6)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:18:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:18:13)
INFO: [HLS 214-131] Inlining function 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:44)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_20_2' (mk1/test2.cpp:20:19) in function 'test_scalaire' partially with a factor of 4 (mk1/test2.cpp:4:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 255 and bit width 32 in loop 'VITIS_LOOP_15_1'(mk1/test2.cpp:15:19) has been inferred on port 'bus_A'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:15:19)
INFO: [HLS 214-115] Multiple burst reads of length 255 and bit width 32 in loop 'VITIS_LOOP_15_1'(mk1/test2.cpp:15:19) has been inferred on port 'bus_B'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:15:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.962 seconds; current allocated memory: 188.472 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 188.473 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.198 seconds; current allocated memory: 194.714 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 202.559 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'test_scalaire' (mk1/test2.cpp:3)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 231.107 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'tmp' (mk1/test2.cpp:18:9)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 238.114 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_15_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'VITIS_LOOP_15_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.251 seconds; current allocated memory: 238.418 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 238.576 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 238.808 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.188 seconds; current allocated memory: 239.133 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' pipeline 'VITIS_LOOP_15_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_15_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 239.757 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_10_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.313 seconds; current allocated memory: 242.269 MB.
INFO: [RTMG 210-278] Implementing memory 'test_scalaire_tmp_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.521 seconds; current allocated memory: 247.456 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.117 seconds; current allocated memory: 254.338 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 273.97 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 12.44 seconds; current allocated memory: 254.324 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 13.706 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_export -display_name=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: config_export -display_name test_scalaire -format ip_catalog -ipname test_scalaire -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.047 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test2.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test2.cpp:7:9
WARNING: [HLS 207-5301] unused parameter 'print': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.679 seconds; current allocated memory: 186.988 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<9, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint<9, false>(ap_int_base<9, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:910:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>& ap_int_base<9, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator++(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:18:6)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:18:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:18:13)
INFO: [HLS 214-131] Inlining function 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:44)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_20_2' (mk1/test2.cpp:20:19) in function 'test_scalaire' partially with a factor of 2 (mk1/test2.cpp:4:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 255 and bit width 32 in loop 'VITIS_LOOP_15_1'(mk1/test2.cpp:15:19) has been inferred on port 'bus_A'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:15:19)
INFO: [HLS 214-115] Multiple burst reads of length 255 and bit width 32 in loop 'VITIS_LOOP_15_1'(mk1/test2.cpp:15:19) has been inferred on port 'bus_B'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:15:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.964 seconds; current allocated memory: 188.472 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 188.473 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 194.714 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 202.559 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'test_scalaire' (mk1/test2.cpp:3)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 231.107 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'tmp' (mk1/test2.cpp:18:9)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 238.114 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_15_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'VITIS_LOOP_15_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.152 seconds; current allocated memory: 238.418 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 238.576 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 238.808 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.188 seconds; current allocated memory: 239.133 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' pipeline 'VITIS_LOOP_15_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_15_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.308 seconds; current allocated memory: 239.757 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_10_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.263 seconds; current allocated memory: 242.269 MB.
INFO: [RTMG 210-278] Implementing memory 'test_scalaire_tmp_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.477 seconds; current allocated memory: 247.456 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.722 seconds; current allocated memory: 254.338 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 273.97 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 11.558 seconds; current allocated memory: 254.324 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 12.809 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_export -display_name=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: config_export -display_name test_scalaire -format ip_catalog -ipname test_scalaire -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.047 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test2.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test2.cpp:7:9
WARNING: [HLS 207-5301] unused parameter 'print': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.3 seconds; current allocated memory: 186.988 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<9, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint<9, false>(ap_int_base<9, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:910:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>& ap_int_base<9, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator++(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:18:6)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:18:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:18:13)
INFO: [HLS 214-131] Inlining function 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:44)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_20_2' (mk1/test2.cpp:20:19) in function 'test_scalaire' partially (and skipping exit check) with a factor of 2 (mk1/test2.cpp:4:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 255 and bit width 32 in loop 'VITIS_LOOP_15_1'(mk1/test2.cpp:15:19) has been inferred on port 'bus_A'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:15:19)
INFO: [HLS 214-115] Multiple burst reads of length 255 and bit width 32 in loop 'VITIS_LOOP_15_1'(mk1/test2.cpp:15:19) has been inferred on port 'bus_B'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:15:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.502 seconds; current allocated memory: 188.472 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 188.473 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 194.714 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 202.559 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'test_scalaire' (mk1/test2.cpp:3)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 231.107 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'tmp' (mk1/test2.cpp:18:9)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 238.115 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_15_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'VITIS_LOOP_15_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.163 seconds; current allocated memory: 238.418 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 238.576 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 238.808 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.203 seconds; current allocated memory: 239.133 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' pipeline 'VITIS_LOOP_15_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_15_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.369 seconds; current allocated memory: 239.757 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_10_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.267 seconds; current allocated memory: 242.253 MB.
INFO: [RTMG 210-278] Implementing memory 'test_scalaire_tmp_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.517 seconds; current allocated memory: 247.456 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.722 seconds; current allocated memory: 254.354 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 273.97 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 11.884 seconds; current allocated memory: 254.340 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 13.159 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_export -display_name=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: config_export -display_name test_scalaire -format ip_catalog -ipname test_scalaire -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test2.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test2.cpp:7:9
WARNING: [HLS 207-5301] unused parameter 'print': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.984 seconds; current allocated memory: 186.987 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<9, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<9, false>(ap_int_base<9, false> const&)' into 'ap_int_base<9, false>::RType<32, true>::plus operator+<9, false, 32, true>(ap_int_base<9, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1525:339)
INFO: [HLS 214-131] Inlining function 'ap_int<33>::ap_int<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<9, false>::RType<32, true>::plus operator+<9, false, 32, true>(ap_int_base<9, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1525:551)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<9, false>::RType<32, true>::plus operator+<9, false, 32, true>(ap_int_base<9, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1525:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<9, false>::RType<($_0)32, true>::plus operator+<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1640:1006)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::RType<32, true>::plus operator+<9, false, 32, true>(ap_int_base<9, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<9, false>::RType<($_0)32, true>::plus operator+<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1640:1004)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<9, false>& operator+=<9, false>(ap_int_base<9, false>&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1734:167)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>& ap_int_base<9, false>::operator+=<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<9, false>& operator+=<9, false>(ap_int_base<9, false>&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1734:164)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>& operator+=<9, false>(ap_int_base<9, false>&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:52)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:22:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:22:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::RType<($_0)32, true>::plus operator+<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:22:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:22:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::RType<($_0)32, true>::plus operator+<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:22:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:21:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:21:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::RType<($_0)32, true>::plus operator+<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:21:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:21:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::RType<($_0)32, true>::plus operator+<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:21:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:20:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:20:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::RType<($_0)32, true>::plus operator+<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:20:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:20:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::RType<($_0)32, true>::plus operator+<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:20:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:19:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:19:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:19:16)
INFO: [HLS 214-131] Inlining function 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:44)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.852 seconds; current allocated memory: 187.797 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 187.798 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 191.725 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'test_scalaire' (mk1/test2.cpp:3) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 196.386 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 221.722 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 215.865 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 216.082 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 216.201 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' and 'return' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_A_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_A_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_A_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_A_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_A_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_A_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_A_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_A_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_A_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_A_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_A_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_A_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_A_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_A_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_A_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_A_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_A_WID' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_A_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_A_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_A_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_A_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_A_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_A_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_B_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_B_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_B_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_B_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_B_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_B_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_B_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_B_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_B_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_B_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_B_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_B_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_B_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_B_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_B_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_B_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_B_WID' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_B_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_B_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_B_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_B_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_B_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_B_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_res_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_res_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_res_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_res_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_res_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_res_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_res_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_res_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_res_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_res_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_res_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_res_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_res_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_res_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_res_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_res_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_res_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_res_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_res_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_res_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_res_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_res_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_res_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_res_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_res_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_res_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_res_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_res_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_res_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_res_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_res_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_res_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_res_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_res_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_res_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_res_WID' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_res_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_res_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_res_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_res_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_res_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_res_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_res_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_res_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_res_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_res_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_res_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_res_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_res_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_res_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_res_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_res_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_res_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_res_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_res_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_res_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_res_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_res_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_res_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_res_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_res_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_res_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_res_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_res_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_res_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_res_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_res_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_res_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_res_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_res_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_res_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_res_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_res_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire/m_axi_bus_res_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_res_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_res_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'test_scalaire/m_axi_bus_res_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.343 seconds; current allocated memory: 216.926 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.262 seconds; current allocated memory: 219.474 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.681 seconds; current allocated memory: 226.179 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-789] **** Estimated Fmax: 0.00 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 11.822 seconds; current allocated memory: 226.165 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 13.077 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_export -display_name=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: config_export -display_name test_scalaire -format ip_catalog -ipname test_scalaire -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.053 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test2.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test2.cpp:7:9
WARNING: [HLS 207-5301] unused parameter 'print': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.068 seconds; current allocated memory: 186.987 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<9, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:711)
INFO: [HLS 214-131] Inlining function 'ap_int<10>::ap_int<10, true>(ap_int_base<10, true> const&)' into 'ap_int_base<9, false>::RType<32, true>::div operator/<9, false, 32, true>(ap_int_base<9, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1543:371)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<9, false>::RType<($_0)32, true>::div operator/<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1640:2052)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::RType<32, true>::div operator/<9, false, 32, true>(ap_int_base<9, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<9, false>::RType<($_0)32, true>::div operator/<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1640:2050)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<9, false>(ap_int_base<9, false> const&)' into 'ap_int_base<9, false>::RType<32, true>::plus operator+<9, false, 32, true>(ap_int_base<9, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1525:339)
INFO: [HLS 214-131] Inlining function 'ap_int<33>::ap_int<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<9, false>::RType<32, true>::plus operator+<9, false, 32, true>(ap_int_base<9, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1525:551)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<9, false>::RType<32, true>::plus operator+<9, false, 32, true>(ap_int_base<9, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1525:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<9, false>::RType<($_0)32, true>::plus operator+<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1640:1006)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::RType<32, true>::plus operator+<9, false, 32, true>(ap_int_base<9, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<9, false>::RType<($_0)32, true>::plus operator+<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1640:1004)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<9, false>& operator+=<9, false>(ap_int_base<9, false>&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1734:167)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>& ap_int_base<9, false>::operator+=<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<9, false>& operator+=<9, false>(ap_int_base<9, false>&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1734:164)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>& operator+=<9, false>(ap_int_base<9, false>&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:52)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::operator long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:22:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::RType<($_0)32, true>::div operator/<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:22:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:22:26)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::RType<($_0)32, true>::plus operator+<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:22:27)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:22:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::RType<($_0)32, true>::plus operator+<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:22:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::operator long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:21:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::RType<($_0)32, true>::div operator/<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:21:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:21:26)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::RType<($_0)32, true>::plus operator+<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:21:27)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:21:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::RType<($_0)32, true>::plus operator+<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:21:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::operator long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:20:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::RType<($_0)32, true>::div operator/<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:20:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:20:26)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::RType<($_0)32, true>::plus operator+<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:20:27)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:20:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::RType<($_0)32, true>::plus operator+<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:20:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::operator long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:19:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::RType<($_0)32, true>::div operator/<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:19:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:19:23)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:19:18)
INFO: [HLS 214-131] Inlining function 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:44)
WARNING: [HLS 214-281] Estimating pipelined loop 'VITIS_LOOP_15_1' (mk1/test2.cpp:15:19) in function 'test_scalaire' with estimated II increased from II=1 to II=4 because of limited port on variable 'B' (mk1/test2.cpp:15:19)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'VITIS_LOOP_15_1'(mk1/test2.cpp:15:19) has been inferred on port 'bus_A'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:15:19)
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'VITIS_LOOP_15_1'(mk1/test2.cpp:15:19) has been inferred on port 'bus_B'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:15:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.193 seconds; current allocated memory: 188.900 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 188.901 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 193.148 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 197.637 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'test_scalaire' (mk1/test2.cpp:3)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 223.531 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'tmp_t1' (mk1/test2.cpp:19:14)
INFO: [HLS 200-472] Inferring partial write operation for 'tmp_t2' (mk1/test2.cpp:20:15)
INFO: [HLS 200-472] Inferring partial write operation for 'tmp_t3' (mk1/test2.cpp:21:15)
INFO: [HLS 200-472] Inferring partial write operation for 'tmp_t4' (mk1/test2.cpp:22:15)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 228.198 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_15_1'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' (loop 'VITIS_LOOP_15_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('bus_A_addr_read_3', mk1/test2.cpp:19) on port 'bus_A' (mk1/test2.cpp:19) and bus read operation ('bus_A_addr_read', mk1/test2.cpp:19) on port 'bus_A' (mk1/test2.cpp:19).
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' (loop 'VITIS_LOOP_15_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('bus_A_addr_read_3', mk1/test2.cpp:19) on port 'bus_A' (mk1/test2.cpp:19) and bus read operation ('bus_A_addr_read', mk1/test2.cpp:19) on port 'bus_A' (mk1/test2.cpp:19).
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' (loop 'VITIS_LOOP_15_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation ('bus_A_addr_read_3', mk1/test2.cpp:19) on port 'bus_A' (mk1/test2.cpp:19) and bus read operation ('bus_A_addr_read', mk1/test2.cpp:19) on port 'bus_A' (mk1/test2.cpp:19).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 14, loop 'VITIS_LOOP_15_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.197 seconds; current allocated memory: 228.571 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 228.851 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 229.119 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.188 seconds; current allocated memory: 229.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' pipeline 'VITIS_LOOP_15_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_15_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.334 seconds; current allocated memory: 230.216 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_10_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.283 seconds; current allocated memory: 233.086 MB.
INFO: [RTMG 210-278] Implementing memory 'test_scalaire_tmp_t1_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.503 seconds; current allocated memory: 238.181 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.707 seconds; current allocated memory: 245.125 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 273.97 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 11.319 seconds; current allocated memory: 245.111 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 12.591 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_export -display_name=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: config_export -display_name test_scalaire -format ip_catalog -ipname test_scalaire -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.047 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test2.cpp' ... 
ERROR: [HLS 207-3771] use of undeclared identifier 'ap_unit': mk1/test2.cpp:14:2
ERROR: [HLS 207-3771] use of undeclared identifier 'j': mk1/test2.cpp:14:13
ERROR: [HLS 207-3771] use of undeclared identifier 'j': mk1/test2.cpp:20:2
ERROR: [HLS 207-3771] use of undeclared identifier 'j': mk1/test2.cpp:21:17
ERROR: [HLS 207-3771] use of undeclared identifier 'j': mk1/test2.cpp:21:22
ERROR: [HLS 207-3771] use of undeclared identifier 'j': mk1/test2.cpp:22:17
ERROR: [HLS 207-3771] use of undeclared identifier 'j': mk1/test2.cpp:22:24
ERROR: [HLS 207-3771] use of undeclared identifier 'j': mk1/test2.cpp:23:17
ERROR: [HLS 207-3771] use of undeclared identifier 'j': mk1/test2.cpp:23:24
ERROR: [HLS 207-3771] use of undeclared identifier 'j': mk1/test2.cpp:24:17
ERROR: [HLS 207-3771] use of undeclared identifier 'j': mk1/test2.cpp:24:24
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test2.cpp:7:9
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.166 seconds; current allocated memory: 186.428 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 2.377 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_export -display_name=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: config_export -display_name test_scalaire -format ip_catalog -ipname test_scalaire -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test2.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test2.cpp:7:9
WARNING: [HLS 207-5301] unused parameter 'print': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.033 seconds; current allocated memory: 186.988 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<9, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<41, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<32, true>::RType<9, false>::mult operator*<32, true, 9, false>(ap_int_base<32, true> const&, ap_int_base<9, false> const&)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1524:339)
INFO: [HLS 214-131] Inlining function 'ap_int<41>::ap_int<41, true>(ap_int_base<41, true> const&)' into 'ap_int_base<32, true>::RType<9, false>::mult operator*<32, true, 9, false>(ap_int_base<32, true> const&, ap_int_base<9, false> const&)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1524:551)
INFO: [HLS 214-131] Inlining function 'ap_int_base<41, true>::ap_int_base<9, false>(ap_int_base<9, false> const&)' into 'ap_int_base<32, true>::RType<9, false>::mult operator*<32, true, 9, false>(ap_int_base<32, true> const&, ap_int_base<9, false> const&)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1524:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<9, false>::RType<($_0)32, true>::mult operator*<9, false>(int, ap_int_base<9, false> const&)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1640:216)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<9, false>::mult operator*<32, true, 9, false>(ap_int_base<32, true> const&, ap_int_base<9, false> const&)' into 'ap_int_base<9, false>::RType<($_0)32, true>::mult operator*<9, false>(int, ap_int_base<9, false> const&)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1640:254)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<9, false>(ap_int_base<9, false> const&)' into 'ap_int_base<9, false>::RType<32, true>::plus operator+<9, false, 32, true>(ap_int_base<9, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1525:339)
INFO: [HLS 214-131] Inlining function 'ap_int<33>::ap_int<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<9, false>::RType<32, true>::plus operator+<9, false, 32, true>(ap_int_base<9, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1525:551)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<9, false>::RType<32, true>::plus operator+<9, false, 32, true>(ap_int_base<9, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1525:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<9, false>::RType<($_0)32, true>::plus operator+<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1640:1006)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::RType<32, true>::plus operator+<9, false, 32, true>(ap_int_base<9, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<9, false>::RType<($_0)32, true>::plus operator+<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1640:1004)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint<9, false>(ap_int_base<9, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:910:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>& ap_int_base<9, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:16:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator++(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:16:50)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:24:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:24:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::RType<($_0)32, true>::plus operator+<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:24:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:24:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::RType<($_0)32, true>::plus operator+<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:24:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:23:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:23:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::RType<($_0)32, true>::plus operator+<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:23:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:23:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::RType<($_0)32, true>::plus operator+<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:23:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:22:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:22:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::RType<($_0)32, true>::plus operator+<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:22:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:22:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::RType<($_0)32, true>::plus operator+<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:22:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:21:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:21:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:21:17)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint<41>(ap_int<41> const&)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:20:6)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::RType<($_0)32, true>::mult operator*<9, false>(int, ap_int_base<9, false> const&)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:20:7)
INFO: [HLS 214-131] Inlining function 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:16:44)
WARNING: [HLS 214-281] Estimating pipelined loop 'VITIS_LOOP_16_1' (mk1/test2.cpp:16:19) in function 'test_scalaire' with estimated II increased from II=1 to II=4 because of limited port on variable 'B' (mk1/test2.cpp:16:19)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 252 and bit width 32 in loop 'VITIS_LOOP_16_1'(mk1/test2.cpp:16:19) has been inferred on port 'bus_A'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:16:19)
INFO: [HLS 214-115] Multiple burst reads of length 252 and bit width 32 in loop 'VITIS_LOOP_16_1'(mk1/test2.cpp:16:19) has been inferred on port 'bus_B'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:16:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.208 seconds; current allocated memory: 188.954 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 188.955 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.079 seconds; current allocated memory: 195.390 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 203.545 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'test_scalaire' (mk1/test2.cpp:3)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 233.408 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'tmp_t1' (mk1/test2.cpp:21:13)
INFO: [HLS 200-472] Inferring partial write operation for 'tmp_t2' (mk1/test2.cpp:22:13)
INFO: [HLS 200-472] Inferring partial write operation for 'tmp_t3' (mk1/test2.cpp:23:13)
INFO: [HLS 200-472] Inferring partial write operation for 'tmp_t4' (mk1/test2.cpp:24:13)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 239.642 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_1'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_16_1' (loop 'VITIS_LOOP_16_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('bus_A_addr_read_3', mk1/test2.cpp:21) on port 'bus_A' (mk1/test2.cpp:21) and bus read operation ('bus_A_addr_read', mk1/test2.cpp:21) on port 'bus_A' (mk1/test2.cpp:21).
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_16_1' (loop 'VITIS_LOOP_16_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('bus_A_addr_read_3', mk1/test2.cpp:21) on port 'bus_A' (mk1/test2.cpp:21) and bus read operation ('bus_A_addr_read', mk1/test2.cpp:21) on port 'bus_A' (mk1/test2.cpp:21).
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_16_1' (loop 'VITIS_LOOP_16_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation ('bus_A_addr_read_3', mk1/test2.cpp:21) on port 'bus_A' (mk1/test2.cpp:21) and bus read operation ('bus_A_addr_read', mk1/test2.cpp:21) on port 'bus_A' (mk1/test2.cpp:21).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 14, loop 'VITIS_LOOP_16_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.199 seconds; current allocated memory: 239.983 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 240.248 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.151 seconds; current allocated memory: 240.515 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.188 seconds; current allocated memory: 240.826 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_VITIS_LOOP_16_1' pipeline 'VITIS_LOOP_16_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_16_1/m_axi_bus_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_16_1/m_axi_bus_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_16_1/m_axi_bus_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_16_1/m_axi_bus_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_16_1/m_axi_bus_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_16_1/m_axi_bus_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_16_1/m_axi_bus_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_16_1/m_axi_bus_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_16_1/m_axi_bus_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_16_1/m_axi_bus_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_16_1/m_axi_bus_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_16_1/m_axi_bus_A_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_16_1/m_axi_bus_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_16_1/m_axi_bus_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_16_1/m_axi_bus_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_16_1/m_axi_bus_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_16_1/m_axi_bus_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_16_1/m_axi_bus_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_16_1/m_axi_bus_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_16_1/m_axi_bus_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_16_1/m_axi_bus_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_16_1/m_axi_bus_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_16_1/m_axi_bus_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_16_1/m_axi_bus_B_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_16_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.326 seconds; current allocated memory: 241.589 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_10_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.276 seconds; current allocated memory: 244.355 MB.
INFO: [RTMG 210-278] Implementing memory 'test_scalaire_tmp_t1_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.496 seconds; current allocated memory: 249.429 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.703 seconds; current allocated memory: 256.342 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 273.97 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 11.318 seconds; current allocated memory: 256.328 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 12.517 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_export -display_name=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: config_export -display_name test_scalaire -format ip_catalog -ipname test_scalaire -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test2.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test2.cpp:7:9
WARNING: [HLS 207-5301] unused parameter 'print': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.057 seconds; current allocated memory: 186.987 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<9, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<41, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<32, true>::RType<9, false>::mult operator*<32, true, 9, false>(ap_int_base<32, true> const&, ap_int_base<9, false> const&)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1524:339)
INFO: [HLS 214-131] Inlining function 'ap_int<41>::ap_int<41, true>(ap_int_base<41, true> const&)' into 'ap_int_base<32, true>::RType<9, false>::mult operator*<32, true, 9, false>(ap_int_base<32, true> const&, ap_int_base<9, false> const&)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1524:551)
INFO: [HLS 214-131] Inlining function 'ap_int_base<41, true>::ap_int_base<9, false>(ap_int_base<9, false> const&)' into 'ap_int_base<32, true>::RType<9, false>::mult operator*<32, true, 9, false>(ap_int_base<32, true> const&, ap_int_base<9, false> const&)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1524:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<9, false>::RType<($_0)32, true>::mult operator*<9, false>(int, ap_int_base<9, false> const&)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1640:216)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<9, false>::mult operator*<32, true, 9, false>(ap_int_base<32, true> const&, ap_int_base<9, false> const&)' into 'ap_int_base<9, false>::RType<($_0)32, true>::mult operator*<9, false>(int, ap_int_base<9, false> const&)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1640:254)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<9, false>(ap_int_base<9, false> const&)' into 'ap_int_base<9, false>::RType<32, true>::plus operator+<9, false, 32, true>(ap_int_base<9, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1525:339)
INFO: [HLS 214-131] Inlining function 'ap_int<33>::ap_int<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<9, false>::RType<32, true>::plus operator+<9, false, 32, true>(ap_int_base<9, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1525:551)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<9, false>::RType<32, true>::plus operator+<9, false, 32, true>(ap_int_base<9, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1525:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<9, false>::RType<($_0)32, true>::plus operator+<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1640:1006)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::RType<32, true>::plus operator+<9, false, 32, true>(ap_int_base<9, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<9, false>::RType<($_0)32, true>::plus operator+<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1640:1004)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint<9, false>(ap_int_base<9, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:910:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>& ap_int_base<9, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:16:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator++(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:16:50)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:24:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:24:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::RType<($_0)32, true>::plus operator+<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:24:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:24:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::RType<($_0)32, true>::plus operator+<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:24:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:23:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:23:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::RType<($_0)32, true>::plus operator+<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:23:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:23:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::RType<($_0)32, true>::plus operator+<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:23:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:22:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:22:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::RType<($_0)32, true>::plus operator+<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:22:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:22:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::RType<($_0)32, true>::plus operator+<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:22:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:21:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:21:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:21:17)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint<41>(ap_int<41> const&)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:20:6)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::RType<($_0)32, true>::mult operator*<9, false>(int, ap_int_base<9, false> const&)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:20:7)
INFO: [HLS 214-131] Inlining function 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:16:44)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 252 and bit width 32 in loop 'VITIS_LOOP_16_1'(mk1/test2.cpp:16:19) has been inferred on port 'bus_A'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:16:19)
INFO: [HLS 214-115] Multiple burst reads of length 252 and bit width 32 in loop 'VITIS_LOOP_16_1'(mk1/test2.cpp:16:19) has been inferred on port 'bus_B'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:16:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.248 seconds; current allocated memory: 188.900 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 188.901 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 195.335 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 203.491 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'test_scalaire' (mk1/test2.cpp:3)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 233.354 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'tmp_t1' (mk1/test2.cpp:21:13)
INFO: [HLS 200-472] Inferring partial write operation for 'tmp_t2' (mk1/test2.cpp:22:13)
INFO: [HLS 200-472] Inferring partial write operation for 'tmp_t3' (mk1/test2.cpp:23:13)
INFO: [HLS 200-472] Inferring partial write operation for 'tmp_t4' (mk1/test2.cpp:24:13)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 239.588 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 14, loop 'VITIS_LOOP_16_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.172 seconds; current allocated memory: 239.944 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 240.209 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 240.477 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.191 seconds; current allocated memory: 240.788 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_VITIS_LOOP_16_1' pipeline 'VITIS_LOOP_16_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_16_1/m_axi_bus_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_16_1/m_axi_bus_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_16_1/m_axi_bus_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_16_1/m_axi_bus_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_16_1/m_axi_bus_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_16_1/m_axi_bus_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_16_1/m_axi_bus_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_16_1/m_axi_bus_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_16_1/m_axi_bus_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_16_1/m_axi_bus_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_16_1/m_axi_bus_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_16_1/m_axi_bus_A_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_16_1/m_axi_bus_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_16_1/m_axi_bus_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_16_1/m_axi_bus_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_16_1/m_axi_bus_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_16_1/m_axi_bus_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_16_1/m_axi_bus_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_16_1/m_axi_bus_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_16_1/m_axi_bus_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_16_1/m_axi_bus_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_16_1/m_axi_bus_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_16_1/m_axi_bus_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_16_1/m_axi_bus_B_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_16_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.376 seconds; current allocated memory: 241.560 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_10_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.284 seconds; current allocated memory: 244.320 MB.
INFO: [RTMG 210-278] Implementing memory 'test_scalaire_tmp_t1_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.486 seconds; current allocated memory: 249.370 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.699 seconds; current allocated memory: 256.327 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 273.97 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 11.395 seconds; current allocated memory: 256.313 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 12.635 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_export -display_name=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: config_export -display_name test_scalaire -format ip_catalog -ipname test_scalaire -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test2.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test2.cpp:7:9
WARNING: [HLS 207-5301] unused parameter 'print': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.062 seconds; current allocated memory: 186.987 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<9, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint<9, false>(ap_int_base<9, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:910:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>& ap_int_base<9, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator++(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:18:6)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:18:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:18:13)
INFO: [HLS 214-131] Inlining function 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:44)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 255 and bit width 32 in loop 'VITIS_LOOP_15_1'(mk1/test2.cpp:15:19) has been inferred on port 'bus_A'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:15:19)
INFO: [HLS 214-115] Multiple burst reads of length 255 and bit width 32 in loop 'VITIS_LOOP_15_1'(mk1/test2.cpp:15:19) has been inferred on port 'bus_B'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:15:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.93 seconds; current allocated memory: 188.471 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 188.472 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.079 seconds; current allocated memory: 194.712 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 202.557 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'test_scalaire' (mk1/test2.cpp:3)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 231.106 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'tmp' (mk1/test2.cpp:18:9)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 238.113 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_15_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'VITIS_LOOP_15_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 238.401 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 238.559 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 238.791 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 239.131 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' pipeline 'VITIS_LOOP_15_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_15_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.316 seconds; current allocated memory: 239.755 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_10_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.231 seconds; current allocated memory: 242.252 MB.
INFO: [RTMG 210-278] Implementing memory 'test_scalaire_tmp_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.474 seconds; current allocated memory: 247.455 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.699 seconds; current allocated memory: 254.321 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 273.97 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 10.851 seconds; current allocated memory: 254.307 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 12.079 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_export -display_name=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: config_export -display_name test_scalaire -format ip_catalog -ipname test_scalaire -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.044 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test2.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test2.cpp:7:9
WARNING: [HLS 207-5301] unused parameter 'print': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.939 seconds; current allocated memory: 186.988 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<9, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint<9, false>(ap_int_base<9, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:910:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>& ap_int_base<9, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator++(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:18:6)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:18:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:18:13)
INFO: [HLS 214-131] Inlining function 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:44)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_20_2' (mk1/test2.cpp:20:19) in function 'test_scalaire' partially with a factor of 8 (mk1/test2.cpp:4:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 255 and bit width 32 in loop 'VITIS_LOOP_15_1'(mk1/test2.cpp:15:19) has been inferred on port 'bus_A'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:15:19)
INFO: [HLS 214-115] Multiple burst reads of length 255 and bit width 32 in loop 'VITIS_LOOP_15_1'(mk1/test2.cpp:15:19) has been inferred on port 'bus_B'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:15:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.844 seconds; current allocated memory: 188.472 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 188.473 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 194.714 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 202.559 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'test_scalaire' (mk1/test2.cpp:3)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 231.107 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'tmp' (mk1/test2.cpp:18:9)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 238.114 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_15_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'VITIS_LOOP_15_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.151 seconds; current allocated memory: 238.418 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 238.576 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 238.808 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.186 seconds; current allocated memory: 239.133 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' pipeline 'VITIS_LOOP_15_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_15_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.292 seconds; current allocated memory: 239.757 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_10_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.237 seconds; current allocated memory: 242.269 MB.
INFO: [RTMG 210-278] Implementing memory 'test_scalaire_tmp_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.466 seconds; current allocated memory: 247.456 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.699 seconds; current allocated memory: 254.338 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 273.97 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 10.625 seconds; current allocated memory: 254.324 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 11.837 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_export -display_name=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: config_export -display_name test_scalaire -format ip_catalog -ipname test_scalaire -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test2.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test2.cpp:7:9
WARNING: [HLS 207-5301] unused parameter 'print': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.004 seconds; current allocated memory: 186.987 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<9, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint<9, false>(ap_int_base<9, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:910:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>& ap_int_base<9, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator++(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:18:6)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:18:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:18:13)
INFO: [HLS 214-131] Inlining function 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:44)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_20_2' (mk1/test2.cpp:20:19) in function 'test_scalaire' partially with a factor of 2 (mk1/test2.cpp:4:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 255 and bit width 32 in loop 'VITIS_LOOP_15_1'(mk1/test2.cpp:15:19) has been inferred on port 'bus_A'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:15:19)
INFO: [HLS 214-115] Multiple burst reads of length 255 and bit width 32 in loop 'VITIS_LOOP_15_1'(mk1/test2.cpp:15:19) has been inferred on port 'bus_B'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:15:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.882 seconds; current allocated memory: 188.472 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 188.473 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 194.713 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 202.558 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'test_scalaire' (mk1/test2.cpp:3)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 231.107 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'tmp' (mk1/test2.cpp:18:9)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 238.114 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_15_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'VITIS_LOOP_15_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.158 seconds; current allocated memory: 238.418 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 238.576 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 238.808 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.187 seconds; current allocated memory: 239.133 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' pipeline 'VITIS_LOOP_15_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_15_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 239.756 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_10_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.253 seconds; current allocated memory: 242.268 MB.
INFO: [RTMG 210-278] Implementing memory 'test_scalaire_tmp_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.465 seconds; current allocated memory: 247.456 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.698 seconds; current allocated memory: 254.337 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 273.97 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 10.768 seconds; current allocated memory: 254.324 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 12.005 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_export -display_name=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: config_export -display_name test_scalaire -format ip_catalog -ipname test_scalaire -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.049 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test2.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test2.cpp:7:9
WARNING: [HLS 207-5301] unused parameter 'print': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.001 seconds; current allocated memory: 186.988 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<9, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint<9, false>(ap_int_base<9, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:910:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>& ap_int_base<9, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator++(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:18:6)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:18:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:18:13)
INFO: [HLS 214-131] Inlining function 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:44)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 255 and bit width 32 in loop 'VITIS_LOOP_15_1'(mk1/test2.cpp:15:19) has been inferred on port 'bus_A'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:15:19)
INFO: [HLS 214-115] Multiple burst reads of length 255 and bit width 32 in loop 'VITIS_LOOP_15_1'(mk1/test2.cpp:15:19) has been inferred on port 'bus_B'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:15:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.826 seconds; current allocated memory: 188.471 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 188.472 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 194.713 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 202.557 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'test_scalaire' (mk1/test2.cpp:3)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 231.106 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'tmp' (mk1/test2.cpp:18:9)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 238.113 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_15_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'VITIS_LOOP_15_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.151 seconds; current allocated memory: 238.401 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 238.559 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 238.791 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.186 seconds; current allocated memory: 239.132 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' pipeline 'VITIS_LOOP_15_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_15_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.294 seconds; current allocated memory: 239.755 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_10_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.227 seconds; current allocated memory: 242.252 MB.
INFO: [RTMG 210-278] Implementing memory 'test_scalaire_tmp_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.467 seconds; current allocated memory: 247.455 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.702 seconds; current allocated memory: 254.337 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 273.97 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 10.651 seconds; current allocated memory: 254.323 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 11.873 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_export -display_name=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: config_export -display_name test_scalaire -format ip_catalog -ipname test_scalaire -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.049 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test2.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test2.cpp:7:9
WARNING: [HLS 207-5301] unused parameter 'print': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.96 seconds; current allocated memory: 186.988 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<9, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint<9, false>(ap_int_base<9, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:910:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>& ap_int_base<9, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator++(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:19:6)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:19:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:19:13)
INFO: [HLS 214-131] Inlining function 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:44)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 255 and bit width 32 in loop 'VITIS_LOOP_15_1'(mk1/test2.cpp:15:19) has been inferred on port 'bus_A'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:15:19)
INFO: [HLS 214-115] Multiple burst reads of length 255 and bit width 32 in loop 'VITIS_LOOP_15_1'(mk1/test2.cpp:15:19) has been inferred on port 'bus_B'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:15:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.878 seconds; current allocated memory: 188.471 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 188.472 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 194.730 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 202.562 MB.
INFO: [XFORM 203-501] Unrolling loop 'VITIS_LOOP_15_1' (mk1/test2.cpp:15) in function 'test_scalaire' partially with a factor of 2.
INFO: [XFORM 203-11] Balancing expressions in function 'test_scalaire' (mk1/test2.cpp:3)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 231.185 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'tmp' (mk1/test2.cpp:19:9)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 238.331 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_15_1'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' (loop 'VITIS_LOOP_15_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('bus_A_addr_read_1', mk1/test2.cpp:19) on port 'bus_A' (mk1/test2.cpp:19) and bus read operation ('bus_A_addr_read', mk1/test2.cpp:19) on port 'bus_A' (mk1/test2.cpp:19).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 12, loop 'VITIS_LOOP_15_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.171 seconds; current allocated memory: 238.657 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 238.871 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 239.104 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.187 seconds; current allocated memory: 239.444 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' pipeline 'VITIS_LOOP_15_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_15_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.321 seconds; current allocated memory: 240.209 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_10_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.277 seconds; current allocated memory: 242.843 MB.
INFO: [RTMG 210-278] Implementing memory 'test_scalaire_tmp_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.477 seconds; current allocated memory: 248.017 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.701 seconds; current allocated memory: 254.958 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 273.97 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 10.816 seconds; current allocated memory: 254.944 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 12.022 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_export -display_name=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: config_export -display_name test_scalaire -format ip_catalog -ipname test_scalaire -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test2.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test2.cpp:7:9
WARNING: [HLS 207-5301] unused parameter 'print': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.007 seconds; current allocated memory: 186.987 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<9, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint<9, false>(ap_int_base<9, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:910:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>& ap_int_base<9, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator++(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:19:6)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:19:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:19:13)
INFO: [HLS 214-131] Inlining function 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:44)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 255 and bit width 32 in loop 'VITIS_LOOP_15_1'(mk1/test2.cpp:15:19) has been inferred on port 'bus_A'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:15:19)
INFO: [HLS 214-115] Multiple burst reads of length 255 and bit width 32 in loop 'VITIS_LOOP_15_1'(mk1/test2.cpp:15:19) has been inferred on port 'bus_B'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:15:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.859 seconds; current allocated memory: 188.471 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 188.472 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 194.730 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 202.562 MB.
INFO: [XFORM 203-501] Unrolling loop 'VITIS_LOOP_15_1' (mk1/test2.cpp:15) in function 'test_scalaire' partially with a factor of 2.
INFO: [XFORM 203-11] Balancing expressions in function 'test_scalaire' (mk1/test2.cpp:3)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 231.184 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'tmp' (mk1/test2.cpp:19:9)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 238.330 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_15_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 12, loop 'VITIS_LOOP_15_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.159 seconds; current allocated memory: 238.656 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 238.870 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 239.103 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.187 seconds; current allocated memory: 239.443 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' pipeline 'VITIS_LOOP_15_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_15_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.318 seconds; current allocated memory: 240.208 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_10_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.267 seconds; current allocated memory: 242.842 MB.
INFO: [RTMG 210-278] Implementing memory 'test_scalaire_tmp_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.471 seconds; current allocated memory: 248.016 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.697 seconds; current allocated memory: 254.957 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 273.97 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 10.788 seconds; current allocated memory: 254.943 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 11.998 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_export -display_name=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: config_export -display_name test_scalaire -format ip_catalog -ipname test_scalaire -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test2.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test2.cpp:7:9
WARNING: [HLS 207-5301] unused parameter 'print': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.996 seconds; current allocated memory: 186.988 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<9, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint<9, false>(ap_int_base<9, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:910:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>& ap_int_base<9, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator++(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:19:6)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:19:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:19:13)
INFO: [HLS 214-131] Inlining function 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:44)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 255 and bit width 32 in loop 'VITIS_LOOP_15_1'(mk1/test2.cpp:15:19) has been inferred on port 'bus_A'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:15:19)
INFO: [HLS 214-115] Multiple burst reads of length 255 and bit width 32 in loop 'VITIS_LOOP_15_1'(mk1/test2.cpp:15:19) has been inferred on port 'bus_B'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:15:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.864 seconds; current allocated memory: 188.471 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 188.472 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.079 seconds; current allocated memory: 194.730 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 202.562 MB.
INFO: [XFORM 203-501] Unrolling loop 'VITIS_LOOP_15_1' (mk1/test2.cpp:15) in function 'test_scalaire' partially with a factor of 2.
INFO: [XFORM 203-11] Balancing expressions in function 'test_scalaire' (mk1/test2.cpp:3)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 231.185 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'tmp' (mk1/test2.cpp:19:9)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 238.330 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_15_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 12, loop 'VITIS_LOOP_15_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.158 seconds; current allocated memory: 238.656 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 238.871 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 239.103 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.186 seconds; current allocated memory: 239.443 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' pipeline 'VITIS_LOOP_15_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_15_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.308 seconds; current allocated memory: 240.208 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_10_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 242.842 MB.
INFO: [RTMG 210-278] Implementing memory 'test_scalaire_tmp_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.481 seconds; current allocated memory: 248.016 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.711 seconds; current allocated memory: 254.957 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 273.97 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 10.8 seconds; current allocated memory: 254.944 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 12.01 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_export -display_name=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: config_export -display_name test_scalaire -format ip_catalog -ipname test_scalaire -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.051 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test2.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test2.cpp:7:9
WARNING: [HLS 207-5301] unused parameter 'print': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.017 seconds; current allocated memory: 186.988 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<9, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint<9, false>(ap_int_base<9, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:910:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>& ap_int_base<9, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator++(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:19:6)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:19:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:19:13)
INFO: [HLS 214-131] Inlining function 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:44)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 255 and bit width 32 in loop 'VITIS_LOOP_15_1'(mk1/test2.cpp:15:19) has been inferred on port 'bus_A'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:15:19)
INFO: [HLS 214-115] Multiple burst reads of length 255 and bit width 32 in loop 'VITIS_LOOP_15_1'(mk1/test2.cpp:15:19) has been inferred on port 'bus_B'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:15:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.871 seconds; current allocated memory: 188.471 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 188.472 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 194.712 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 202.557 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'test_scalaire' (mk1/test2.cpp:3)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 231.106 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'tmp' (mk1/test2.cpp:19:9)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 238.113 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_15_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 11, loop 'VITIS_LOOP_15_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.152 seconds; current allocated memory: 238.401 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 238.558 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 238.791 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.191 seconds; current allocated memory: 239.131 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' pipeline 'VITIS_LOOP_15_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_15_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.297 seconds; current allocated memory: 239.732 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_10_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.227 seconds; current allocated memory: 242.226 MB.
INFO: [RTMG 210-278] Implementing memory 'test_scalaire_tmp_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.472 seconds; current allocated memory: 247.429 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.7 seconds; current allocated memory: 254.295 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 273.97 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 10.733 seconds; current allocated memory: 254.281 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 11.974 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_export -display_name=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: config_export -display_name test_scalaire -format ip_catalog -ipname test_scalaire -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test2.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test2.cpp:7:9
WARNING: [HLS 207-5301] unused parameter 'print': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.959 seconds; current allocated memory: 186.987 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<9, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint<9, false>(ap_int_base<9, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:910:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>& ap_int_base<9, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator++(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:19:6)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:19:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:19:13)
INFO: [HLS 214-131] Inlining function 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:44)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 255 and bit width 32 in loop 'VITIS_LOOP_15_1'(mk1/test2.cpp:15:19) has been inferred on port 'bus_A'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:15:19)
INFO: [HLS 214-115] Multiple burst reads of length 255 and bit width 32 in loop 'VITIS_LOOP_15_1'(mk1/test2.cpp:15:19) has been inferred on port 'bus_B'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:15:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.825 seconds; current allocated memory: 188.471 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 188.472 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 194.712 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 202.557 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'test_scalaire' (mk1/test2.cpp:3)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 231.105 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'tmp' (mk1/test2.cpp:19:9)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 238.113 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_15_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 11, loop 'VITIS_LOOP_15_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 238.401 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 238.558 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 238.790 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.186 seconds; current allocated memory: 239.131 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' pipeline 'VITIS_LOOP_15_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_15_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.278 seconds; current allocated memory: 239.731 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_10_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.221 seconds; current allocated memory: 242.226 MB.
INFO: [RTMG 210-278] Implementing memory 'test_scalaire_tmp_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.462 seconds; current allocated memory: 247.429 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.695 seconds; current allocated memory: 254.310 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 273.97 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 10.567 seconds; current allocated memory: 254.296 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 11.789 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_export -display_name=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: config_export -display_name test_scalaire -format ip_catalog -ipname test_scalaire -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.049 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test2.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test2.cpp:7:9
WARNING: [HLS 207-5301] unused parameter 'print': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.073 seconds; current allocated memory: 186.988 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<9, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint<9, false>(ap_int_base<9, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:910:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>& ap_int_base<9, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator++(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:19:6)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:19:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:19:13)
INFO: [HLS 214-131] Inlining function 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:44)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 255 and bit width 32 in loop 'VITIS_LOOP_15_1'(mk1/test2.cpp:15:19) has been inferred on port 'bus_A'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:15:19)
INFO: [HLS 214-115] Multiple burst reads of length 255 and bit width 32 in loop 'VITIS_LOOP_15_1'(mk1/test2.cpp:15:19) has been inferred on port 'bus_B'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:15:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.831 seconds; current allocated memory: 188.471 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 188.472 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 194.712 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 202.557 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'test_scalaire' (mk1/test2.cpp:3)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 231.106 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'tmp' (mk1/test2.cpp:19:9)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 238.112 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_15_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 11, loop 'VITIS_LOOP_15_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.152 seconds; current allocated memory: 238.401 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 238.558 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 238.790 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.186 seconds; current allocated memory: 239.130 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' pipeline 'VITIS_LOOP_15_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_15_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.293 seconds; current allocated memory: 239.754 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_10_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.214 seconds; current allocated memory: 242.251 MB.
INFO: [RTMG 210-278] Implementing memory 'test_scalaire_tmp_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.47 seconds; current allocated memory: 247.454 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.7 seconds; current allocated memory: 254.335 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 273.97 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 10.719 seconds; current allocated memory: 254.321 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 11.978 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_export -display_name=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -ipname=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_unroll -tripcount_threshold=2
INFO: [XFORM 203-502] Automatic unrolling enabled: cut-off trip count is 2.
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: config_export -display_name test_scalaire -ipname test_scalaire 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: config_unroll -tripcount_threshold 2 
INFO: [XFORM 203-502] Automatic unrolling enabled: cut-off trip count is 2.
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.044 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test2.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test2.cpp:7:9
WARNING: [HLS 207-5301] unused parameter 'print': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.93 seconds; current allocated memory: 186.940 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<9, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint<9, false>(ap_int_base<9, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:910:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>& ap_int_base<9, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator++(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:19:6)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:19:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:19:13)
INFO: [HLS 214-131] Inlining function 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:44)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 255 and bit width 32 in loop 'VITIS_LOOP_15_1'(mk1/test2.cpp:15:19) has been inferred on port 'bus_A'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:15:19)
INFO: [HLS 214-115] Multiple burst reads of length 255 and bit width 32 in loop 'VITIS_LOOP_15_1'(mk1/test2.cpp:15:19) has been inferred on port 'bus_B'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:15:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.886 seconds; current allocated memory: 188.438 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 188.439 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 194.680 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 202.524 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'test_scalaire' (mk1/test2.cpp:3)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 231.073 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'tmp' (mk1/test2.cpp:19:9)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 238.080 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_15_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 11, loop 'VITIS_LOOP_15_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.151 seconds; current allocated memory: 238.368 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 238.553 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 238.757 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.187 seconds; current allocated memory: 239.068 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' pipeline 'VITIS_LOOP_15_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_15_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.274 seconds; current allocated memory: 239.749 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_10_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.212 seconds; current allocated memory: 242.217 MB.
INFO: [RTMG 210-278] Implementing memory 'test_scalaire_tmp_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.462 seconds; current allocated memory: 247.404 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.698 seconds; current allocated memory: 254.265 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 273.97 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 10.583 seconds; current allocated memory: 254.251 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 11.831 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_export -display_name=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -ipname=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_unroll -tripcount_threshold=2
INFO: [XFORM 203-502] Automatic unrolling enabled: cut-off trip count is 2.
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: config_export -display_name test_scalaire -ipname test_scalaire 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: config_unroll -tripcount_threshold 2 
INFO: [XFORM 203-502] Automatic unrolling enabled: cut-off trip count is 2.
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.044 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test2.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test2.cpp:7:9
WARNING: [HLS 207-5301] unused parameter 'print': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.926 seconds; current allocated memory: 186.986 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<9, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint<9, false>(ap_int_base<9, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:910:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>& ap_int_base<9, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator++(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:19:6)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:19:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:19:13)
INFO: [HLS 214-131] Inlining function 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:44)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 255 and bit width 32 in loop 'VITIS_LOOP_15_1'(mk1/test2.cpp:15:19) has been inferred on port 'bus_A'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:15:19)
INFO: [HLS 214-115] Multiple burst reads of length 255 and bit width 32 in loop 'VITIS_LOOP_15_1'(mk1/test2.cpp:15:19) has been inferred on port 'bus_B'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:15:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.786 seconds; current allocated memory: 188.516 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 188.517 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.079 seconds; current allocated memory: 194.802 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 202.643 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_2' (mk1/test2.cpp:13) in function 'test_scalaire' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'test_scalaire' (mk1/test2.cpp:3)...4 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 231.317 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'tmp' (mk1/test2.cpp:19:9)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 248.136 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_15_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 11, loop 'VITIS_LOOP_15_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.154 seconds; current allocated memory: 248.417 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 248.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_21_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_21_2' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('tmp1_write_ln28', mk1/test2.cpp:28) of variable 'tmp1', mk1/test2.cpp:28 on local variable 'tmp1' and 'load' operation ('tmp1_load', mk1/test2.cpp:28) on local variable 'tmp1'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_21_2' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('tmp1_write_ln28', mk1/test2.cpp:28) of variable 'tmp1', mk1/test2.cpp:28 on local variable 'tmp1' and 'load' operation ('tmp1_load', mk1/test2.cpp:28) on local variable 'tmp1'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_21_2' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('tmp1_write_ln28', mk1/test2.cpp:28) of variable 'tmp1', mk1/test2.cpp:28 on local variable 'tmp1' and 'load' operation ('tmp1_load', mk1/test2.cpp:28) on local variable 'tmp1'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_21_2' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('tmp1_write_ln28', mk1/test2.cpp:28) of variable 'tmp1', mk1/test2.cpp:28 on local variable 'tmp1' and 'load' operation ('tmp1_load', mk1/test2.cpp:28) on local variable 'tmp1'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_21_2' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 0) between 'store' operation ('tmp1_write_ln28', mk1/test2.cpp:28) of variable 'tmp1', mk1/test2.cpp:28 on local variable 'tmp1' and 'load' operation ('tmp1_load', mk1/test2.cpp:28) on local variable 'tmp1'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_21_2' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 0) between 'store' operation ('tmp1_write_ln28', mk1/test2.cpp:28) of variable 'tmp1', mk1/test2.cpp:28 on local variable 'tmp1' and 'load' operation ('tmp1_load', mk1/test2.cpp:28) on local variable 'tmp1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 10, Depth = 38, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.192 seconds; current allocated memory: 248.826 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.193 seconds; current allocated memory: 249.045 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 249.169 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 249.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' pipeline 'VITIS_LOOP_15_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_15_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.277 seconds; current allocated memory: 250.048 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_21_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_VITIS_LOOP_21_2' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_10_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_21_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.166 seconds; current allocated memory: 251.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.255 seconds; current allocated memory: 253.624 MB.
INFO: [RTMG 210-278] Implementing memory 'test_scalaire_tmp_ram (RAM_1WnR)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.439 seconds; current allocated memory: 258.612 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.708 seconds; current allocated memory: 265.580 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 273.97 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 11.04 seconds; current allocated memory: 265.566 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 12.316 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_export -display_name=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -ipname=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_unroll -tripcount_threshold=2
INFO: [XFORM 203-502] Automatic unrolling enabled: cut-off trip count is 2.
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: config_export -display_name test_scalaire -ipname test_scalaire 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: config_unroll -tripcount_threshold 2 
INFO: [XFORM 203-502] Automatic unrolling enabled: cut-off trip count is 2.
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.047 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test2.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test2.cpp:7:9
WARNING: [HLS 207-5301] unused parameter 'print': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.944 seconds; current allocated memory: 186.986 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<9, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint<9, false>(ap_int_base<9, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:910:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>& ap_int_base<9, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator++(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:19:6)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:19:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:19:13)
INFO: [HLS 214-131] Inlining function 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:44)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_21_2' (mk1/test2.cpp:21:19) in function 'test_scalaire' completely with a factor of 64 (mk1/test2.cpp:4:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 255 and bit width 32 in loop 'VITIS_LOOP_15_1'(mk1/test2.cpp:15:19) has been inferred on port 'bus_A'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:15:19)
INFO: [HLS 214-115] Multiple burst reads of length 255 and bit width 32 in loop 'VITIS_LOOP_15_1'(mk1/test2.cpp:15:19) has been inferred on port 'bus_B'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:15:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 5.276 seconds; current allocated memory: 191.413 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 191.414 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.164 seconds; current allocated memory: 199.020 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 206.274 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'test_scalaire' (mk1/test2.cpp:3)...255 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.464 seconds; current allocated memory: 236.906 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'tmp' (mk1/test2.cpp:19:9)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.195 seconds; current allocated memory: 245.941 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_15_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 11, loop 'VITIS_LOOP_15_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.168 seconds; current allocated memory: 246.357 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 246.514 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.787 seconds; current allocated memory: 250.678 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (5.90582ns) exceeds the target (target clock period: 5ns, clock uncertainty: 1.35ns, effective delay budget: 3.65ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'fadd' operation ('tmp24', mk1/test2.cpp:28) (5.91 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.437 seconds; current allocated memory: 256.304 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' pipeline 'VITIS_LOOP_15_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_15_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.107 seconds; current allocated memory: 256.912 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_10_full_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.453 seconds; current allocated memory: 264.361 MB.
INFO: [RTMG 210-278] Implementing memory 'test_scalaire_tmp_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.007 seconds; current allocated memory: 279.027 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.879 seconds; current allocated memory: 287.010 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 169.32 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 13 seconds. CPU system time: 0 seconds. Elapsed time: 20.3 seconds; current allocated memory: 286.996 MB.
INFO: [HLS 200-112] Total CPU user time: 14 seconds. Total CPU system time: 1 seconds. Total elapsed time: 21.577 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_export -display_name=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -ipname=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_unroll -tripcount_threshold=2
INFO: [XFORM 203-502] Automatic unrolling enabled: cut-off trip count is 2.
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: config_export -display_name test_scalaire -ipname test_scalaire 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: config_unroll -tripcount_threshold 2 
INFO: [XFORM 203-502] Automatic unrolling enabled: cut-off trip count is 2.
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.046 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test2.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test2.cpp:7:9
WARNING: [HLS 207-5301] unused parameter 'print': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.968 seconds; current allocated memory: 186.986 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<9, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint<9, false>(ap_int_base<9, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:910:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>& ap_int_base<9, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator++(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:19:6)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:19:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:19:13)
INFO: [HLS 214-131] Inlining function 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:44)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_21_2' (mk1/test2.cpp:21:19) in function 'test_scalaire' partially with a factor of 4 (mk1/test2.cpp:4:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 255 and bit width 32 in loop 'VITIS_LOOP_15_1'(mk1/test2.cpp:15:19) has been inferred on port 'bus_A'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:15:19)
INFO: [HLS 214-115] Multiple burst reads of length 255 and bit width 32 in loop 'VITIS_LOOP_15_1'(mk1/test2.cpp:15:19) has been inferred on port 'bus_B'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:15:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.971 seconds; current allocated memory: 188.766 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 188.767 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.079 seconds; current allocated memory: 195.135 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 202.944 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_2' (mk1/test2.cpp:13) in function 'test_scalaire' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'test_scalaire' (mk1/test2.cpp:3)...16 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 231.716 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'tmp' (mk1/test2.cpp:19:9)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 248.768 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_15_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 11, loop 'VITIS_LOOP_15_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.161 seconds; current allocated memory: 249.055 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 249.241 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_21_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_21_2' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('tmp1_write_ln28', mk1/test2.cpp:28) of variable 'tmp1', mk1/test2.cpp:28 on local variable 'tmp1' and 'load' operation ('tmp1_load', mk1/test2.cpp:28) on local variable 'tmp1'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_21_2' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('tmp1_write_ln28', mk1/test2.cpp:28) of variable 'tmp1', mk1/test2.cpp:28 on local variable 'tmp1' and 'load' operation ('tmp1_load', mk1/test2.cpp:28) on local variable 'tmp1'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_21_2' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('tmp1_write_ln28', mk1/test2.cpp:28) of variable 'tmp1', mk1/test2.cpp:28 on local variable 'tmp1' and 'load' operation ('tmp1_load', mk1/test2.cpp:28) on local variable 'tmp1'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_21_2' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('tmp1_write_ln28', mk1/test2.cpp:28) of variable 'tmp1', mk1/test2.cpp:28 on local variable 'tmp1' and 'load' operation ('tmp1_load', mk1/test2.cpp:28) on local variable 'tmp1'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_21_2' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 0) between 'store' operation ('tmp1_write_ln28', mk1/test2.cpp:28) of variable 'tmp1', mk1/test2.cpp:28 on local variable 'tmp1' and 'load' operation ('tmp1_load', mk1/test2.cpp:28) on local variable 'tmp1'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_21_2' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 0) between 'store' operation ('tmp1_write_ln28', mk1/test2.cpp:28) of variable 'tmp1', mk1/test2.cpp:28 on local variable 'tmp1' and 'load' operation ('tmp1_load', mk1/test2.cpp:28) on local variable 'tmp1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 10, Depth = 90, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.244 seconds; current allocated memory: 249.741 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.401 seconds; current allocated memory: 250.370 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.243 seconds; current allocated memory: 250.495 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 250.709 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' pipeline 'VITIS_LOOP_15_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_15_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.308 seconds; current allocated memory: 251.404 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_21_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_VITIS_LOOP_21_2' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_10_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_21_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.177 seconds; current allocated memory: 253.096 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.443 seconds; current allocated memory: 256.402 MB.
INFO: [RTMG 210-278] Implementing memory 'test_scalaire_tmp_ram (RAM_1WnR)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.466 seconds; current allocated memory: 261.287 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.721 seconds; current allocated memory: 268.380 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 273.97 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 11.918 seconds; current allocated memory: 268.366 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 1 seconds. Total elapsed time: 13.128 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_export -display_name=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -ipname=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_unroll -tripcount_threshold=2
INFO: [XFORM 203-502] Automatic unrolling enabled: cut-off trip count is 2.
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: config_export -display_name test_scalaire -ipname test_scalaire 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: config_unroll -tripcount_threshold 2 
INFO: [XFORM 203-502] Automatic unrolling enabled: cut-off trip count is 2.
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.046 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test2.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test2.cpp:7:9
WARNING: [HLS 207-5301] unused parameter 'print': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.948 seconds; current allocated memory: 186.986 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<9, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint<9, false>(ap_int_base<9, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:910:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>& ap_int_base<9, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator++(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:19:6)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:19:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:19:13)
INFO: [HLS 214-131] Inlining function 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:44)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_21_2' (mk1/test2.cpp:21:19) in function 'test_scalaire' partially with a factor of 4 (mk1/test2.cpp:4:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-270] Inferring cyclic partitioning for array 'tmp' on dimension 1 with factor 8 (mk1/test2.cpp:12:8)
INFO: [HLS 214-115] Multiple burst reads of length 255 and bit width 32 in loop 'VITIS_LOOP_15_1'(mk1/test2.cpp:15:19) has been inferred on port 'bus_A'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:15:19)
INFO: [HLS 214-115] Multiple burst reads of length 255 and bit width 32 in loop 'VITIS_LOOP_15_1'(mk1/test2.cpp:15:19) has been inferred on port 'bus_B'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:15:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.006 seconds; current allocated memory: 188.783 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 188.784 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 195.178 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 202.964 MB.
INFO: [XFORM 203-101] Partitioning array 'tmp' (mk1/test2.cpp:12) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-11] Balancing expressions in function 'test_scalaire' (mk1/test2.cpp:3)...16 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 231.752 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'tmp[0]' (mk1/test2.cpp:19:9)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 248.862 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_15_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 11, loop 'VITIS_LOOP_15_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.163 seconds; current allocated memory: 249.217 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 249.506 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_21_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_21_2' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('tmp1_write_ln28', mk1/test2.cpp:28) of variable 'tmp1', mk1/test2.cpp:28 on local variable 'tmp1' and 'load' operation ('tmp1_load', mk1/test2.cpp:28) on local variable 'tmp1'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_21_2' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('tmp1_write_ln28', mk1/test2.cpp:28) of variable 'tmp1', mk1/test2.cpp:28 on local variable 'tmp1' and 'load' operation ('tmp1_load', mk1/test2.cpp:28) on local variable 'tmp1'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_21_2' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('tmp1_write_ln28', mk1/test2.cpp:28) of variable 'tmp1', mk1/test2.cpp:28 on local variable 'tmp1' and 'load' operation ('tmp1_load', mk1/test2.cpp:28) on local variable 'tmp1'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_21_2' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('tmp1_write_ln28', mk1/test2.cpp:28) of variable 'tmp1', mk1/test2.cpp:28 on local variable 'tmp1' and 'load' operation ('tmp1_load', mk1/test2.cpp:28) on local variable 'tmp1'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_21_2' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 0) between 'store' operation ('tmp1_write_ln28', mk1/test2.cpp:28) of variable 'tmp1', mk1/test2.cpp:28 on local variable 'tmp1' and 'load' operation ('tmp1_load', mk1/test2.cpp:28) on local variable 'tmp1'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_21_2' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 0) between 'store' operation ('tmp1_write_ln28', mk1/test2.cpp:28) of variable 'tmp1', mk1/test2.cpp:28 on local variable 'tmp1' and 'load' operation ('tmp1_load', mk1/test2.cpp:28) on local variable 'tmp1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 10, Depth = 70, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.231 seconds; current allocated memory: 249.938 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.353 seconds; current allocated memory: 250.516 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.239 seconds; current allocated memory: 250.654 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 250.888 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' pipeline 'VITIS_LOOP_15_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_15_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.292 seconds; current allocated memory: 251.703 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_21_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_VITIS_LOOP_21_2' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_10_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_21_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.194 seconds; current allocated memory: 253.565 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.385 seconds; current allocated memory: 256.974 MB.
INFO: [RTMG 210-278] Implementing memory 'test_scalaire_tmp_0_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.481 seconds; current allocated memory: 262.063 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.728 seconds; current allocated memory: 269.250 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 273.97 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 11.856 seconds; current allocated memory: 269.236 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 1 seconds. Total elapsed time: 13.061 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_export -display_name=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -ipname=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_unroll -tripcount_threshold=2
INFO: [XFORM 203-502] Automatic unrolling enabled: cut-off trip count is 2.
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: config_export -display_name test_scalaire -ipname test_scalaire 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: config_unroll -tripcount_threshold 2 
INFO: [XFORM 203-502] Automatic unrolling enabled: cut-off trip count is 2.
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test2.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test2.cpp:7:9
WARNING: [HLS 207-5301] unused parameter 'print': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.943 seconds; current allocated memory: 186.987 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<9, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint<9, false>(ap_int_base<9, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:910:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>& ap_int_base<9, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator++(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:19:6)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:19:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:19:13)
INFO: [HLS 214-131] Inlining function 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:44)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_21_2' (mk1/test2.cpp:21:19) in function 'test_scalaire' partially with a factor of 4 (mk1/test2.cpp:4:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 255 and bit width 32 in loop 'VITIS_LOOP_15_1'(mk1/test2.cpp:15:19) has been inferred on port 'bus_A'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:15:19)
INFO: [HLS 214-115] Multiple burst reads of length 255 and bit width 32 in loop 'VITIS_LOOP_15_1'(mk1/test2.cpp:15:19) has been inferred on port 'bus_B'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:15:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.019 seconds; current allocated memory: 188.767 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 188.768 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 195.136 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 202.945 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'test_scalaire' (mk1/test2.cpp:3)...16 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 231.716 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'tmp' (mk1/test2.cpp:19:9)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 248.768 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_15_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 11, loop 'VITIS_LOOP_15_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.159 seconds; current allocated memory: 249.054 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 249.241 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_21_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 20, Final II = 20, Depth = 90, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.205 seconds; current allocated memory: 249.739 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.398 seconds; current allocated memory: 250.370 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.241 seconds; current allocated memory: 250.494 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 250.708 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' pipeline 'VITIS_LOOP_15_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_15_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.273 seconds; current allocated memory: 251.404 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_21_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_VITIS_LOOP_21_2' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_10_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_21_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.177 seconds; current allocated memory: 253.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.421 seconds; current allocated memory: 256.399 MB.
INFO: [RTMG 210-278] Implementing memory 'test_scalaire_tmp_ram (RAM_1WnR)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 261.313 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.725 seconds; current allocated memory: 268.406 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 232.08 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 11.847 seconds; current allocated memory: 268.392 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 1 seconds. Total elapsed time: 13.074 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_export -display_name=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -ipname=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_unroll -tripcount_threshold=2
INFO: [XFORM 203-502] Automatic unrolling enabled: cut-off trip count is 2.
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: config_export -display_name test_scalaire -ipname test_scalaire 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: config_unroll -tripcount_threshold 2 
INFO: [XFORM 203-502] Automatic unrolling enabled: cut-off trip count is 2.
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test2.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test2.cpp:7:9
WARNING: [HLS 207-5301] unused parameter 'print': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.954 seconds; current allocated memory: 186.987 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<9, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint<9, false>(ap_int_base<9, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:910:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>& ap_int_base<9, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator++(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:19:6)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:19:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:19:13)
INFO: [HLS 214-131] Inlining function 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:44)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_21_2' (mk1/test2.cpp:21:19) in function 'test_scalaire' partially with a factor of 4 (mk1/test2.cpp:4:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 255 and bit width 32 in loop 'VITIS_LOOP_15_1'(mk1/test2.cpp:15:19) has been inferred on port 'bus_A'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:15:19)
INFO: [HLS 214-115] Multiple burst reads of length 255 and bit width 32 in loop 'VITIS_LOOP_15_1'(mk1/test2.cpp:15:19) has been inferred on port 'bus_B'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:15:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.967 seconds; current allocated memory: 188.767 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 188.768 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 195.136 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 202.945 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'test_scalaire' (mk1/test2.cpp:3)...16 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 231.716 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'tmp' (mk1/test2.cpp:19:9)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 248.768 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_15_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 11, loop 'VITIS_LOOP_15_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.161 seconds; current allocated memory: 249.054 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 249.241 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_21_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 15, Final II = 15, Depth = 84, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 249.733 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.384 seconds; current allocated memory: 250.358 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.243 seconds; current allocated memory: 250.482 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 250.696 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' pipeline 'VITIS_LOOP_15_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_15_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.295 seconds; current allocated memory: 251.392 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_21_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_VITIS_LOOP_21_2' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_10_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_21_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.175 seconds; current allocated memory: 253.098 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.435 seconds; current allocated memory: 256.336 MB.
INFO: [RTMG 210-278] Implementing memory 'test_scalaire_tmp_ram (RAM_1WnR)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.465 seconds; current allocated memory: 261.249 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.725 seconds; current allocated memory: 268.327 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 224.62 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 11.822 seconds; current allocated memory: 268.313 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 1 seconds. Total elapsed time: 13.027 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_export -display_name=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -ipname=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_unroll -tripcount_threshold=2
INFO: [XFORM 203-502] Automatic unrolling enabled: cut-off trip count is 2.
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: config_export -display_name test_scalaire -ipname test_scalaire 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: config_unroll -tripcount_threshold 2 
INFO: [XFORM 203-502] Automatic unrolling enabled: cut-off trip count is 2.
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.049 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test2.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test2.cpp:7:9
WARNING: [HLS 207-5301] unused parameter 'print': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.953 seconds; current allocated memory: 186.987 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<9, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint<9, false>(ap_int_base<9, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:910:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>& ap_int_base<9, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator++(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:19:6)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:19:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:19:13)
INFO: [HLS 214-131] Inlining function 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:44)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_21_2' (mk1/test2.cpp:21:19) in function 'test_scalaire' partially with a factor of 4 (mk1/test2.cpp:4:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 255 and bit width 32 in loop 'VITIS_LOOP_15_1'(mk1/test2.cpp:15:19) has been inferred on port 'bus_A'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:15:19)
INFO: [HLS 214-115] Multiple burst reads of length 255 and bit width 32 in loop 'VITIS_LOOP_15_1'(mk1/test2.cpp:15:19) has been inferred on port 'bus_B'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:15:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.009 seconds; current allocated memory: 188.767 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 188.768 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 195.136 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 202.945 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'test_scalaire' (mk1/test2.cpp:3)...16 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 231.716 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'tmp' (mk1/test2.cpp:19:9)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 248.768 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_15_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 11, loop 'VITIS_LOOP_15_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.152 seconds; current allocated memory: 249.054 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 249.241 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_21_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 11, Final II = 11, Depth = 83, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.208 seconds; current allocated memory: 249.731 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.387 seconds; current allocated memory: 250.355 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.241 seconds; current allocated memory: 250.479 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 250.693 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' pipeline 'VITIS_LOOP_15_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_15_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.287 seconds; current allocated memory: 251.388 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_21_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_VITIS_LOOP_21_2' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_10_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_21_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.178 seconds; current allocated memory: 253.054 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.437 seconds; current allocated memory: 256.302 MB.
INFO: [RTMG 210-278] Implementing memory 'test_scalaire_tmp_ram (RAM_1WnR)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.466 seconds; current allocated memory: 261.216 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.722 seconds; current allocated memory: 268.293 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 217.62 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 11.868 seconds; current allocated memory: 268.279 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 1 seconds. Total elapsed time: 13.112 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_export -display_name=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -ipname=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_unroll -tripcount_threshold=2
INFO: [XFORM 203-502] Automatic unrolling enabled: cut-off trip count is 2.
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: config_export -display_name test_scalaire -ipname test_scalaire 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: config_unroll -tripcount_threshold 2 
INFO: [XFORM 203-502] Automatic unrolling enabled: cut-off trip count is 2.
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -display_name test_scalaire 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file mk1/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 19.72 seconds; current allocated memory: 194.282 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_export -display_name=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -ipname=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_unroll -tripcount_threshold=2
INFO: [XFORM 203-502] Automatic unrolling enabled: cut-off trip count is 2.
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: config_export -display_name test_scalaire -format ip_catalog -ipname test_scalaire -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: config_unroll -tripcount_threshold 2 
INFO: [XFORM 203-502] Automatic unrolling enabled: cut-off trip count is 2.
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.044 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test2.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test2.cpp:7:9
WARNING: [HLS 207-5301] unused parameter 'print': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.294 seconds; current allocated memory: 187.033 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<9, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint<9, false>(ap_int_base<9, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:910:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>& ap_int_base<9, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator++(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:19:6)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:19:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:19:13)
INFO: [HLS 214-131] Inlining function 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:44)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-270] Inferring cyclic partitioning for array 'tmp' on dimension 1 with factor 3 (mk1/test2.cpp:12:8)
INFO: [HLS 214-115] Multiple burst reads of length 255 and bit width 32 in loop 'VITIS_LOOP_15_1'(mk1/test2.cpp:15:19) has been inferred on port 'bus_A'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:15:19)
INFO: [HLS 214-115] Multiple burst reads of length 255 and bit width 32 in loop 'VITIS_LOOP_15_1'(mk1/test2.cpp:15:19) has been inferred on port 'bus_B'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:15:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.786 seconds; current allocated memory: 188.565 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.059 seconds; current allocated memory: 188.566 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 194.896 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 202.701 MB.
INFO: [XFORM 203-501] Unrolling loop 'VITIS_LOOP_21_2' (mk1/test2.cpp:13) in function 'test_scalaire' partially with a factor of 6.
INFO: [XFORM 203-101] Partitioning array 'tmp' (mk1/test2.cpp:12) in dimension 1 with a cyclic factor 3.
INFO: [XFORM 203-11] Balancing expressions in function 'test_scalaire' (mk1/test2.cpp:3)...39 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.231 seconds; current allocated memory: 231.771 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'tmp[0]' (mk1/test2.cpp:19:9)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.146 seconds; current allocated memory: 249.688 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_1'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_15_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 11, loop 'VITIS_LOOP_15_1'
WARNING: [HLS 200-871] Estimated clock period (6.302ns) exceeds the target (target clock period: 5ns, clock uncertainty: 1.35ns, effective delay budget: 3.65ns).
WARNING: [HLS 200-1016] The critical path in module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' consists of the following:	'load' operation ('phi_urem_load_1', mk1/test2.cpp:15) on local variable 'phi_urem' [57]  (0 ns)
	'add' operation ('add_ln15', mk1/test2.cpp:15) [58]  (1.92 ns)
	'icmp' operation ('icmp_ln15', mk1/test2.cpp:15) [59]  (1.55 ns)
	'select' operation ('select_ln15', mk1/test2.cpp:15) [60]  (1.25 ns)
	'store' operation ('phi_urem_write_ln15', mk1/test2.cpp:15) of variable 'select_ln15', mk1/test2.cpp:15 on local variable 'phi_urem' [63]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 250.086 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 250.317 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_21_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln26_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln25_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln26_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln26_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln25_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln25_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln26_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln26_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln25_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln25_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln26_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln26_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln25_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln25_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_0'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_21_2' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 0) between 'store' operation ('tmp1_0_write_ln28', mk1/test2.cpp:28) of variable 'tmp1_1_5', mk1/test2.cpp:28 on local variable 'tmp1_0' and 'load' operation ('tmp1_0_load', mk1/test2.cpp:28) on local variable 'tmp1_0'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_21_2' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 12, distance = 1, offset = 0) between 'store' operation ('tmp1_0_write_ln28', mk1/test2.cpp:28) of variable 'tmp1_1_5', mk1/test2.cpp:28 on local variable 'tmp1_0' and 'load' operation ('tmp1_0_load', mk1/test2.cpp:28) on local variable 'tmp1_0'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_21_2' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 13, distance = 1, offset = 0) between 'store' operation ('tmp1_0_write_ln28', mk1/test2.cpp:28) of variable 'tmp1_1_5', mk1/test2.cpp:28 on local variable 'tmp1_0' and 'load' operation ('tmp1_0_load', mk1/test2.cpp:28) on local variable 'tmp1_0'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_21_2' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 14, distance = 1, offset = 0) between 'store' operation ('tmp1_0_write_ln28', mk1/test2.cpp:28) of variable 'tmp1_1_5', mk1/test2.cpp:28 on local variable 'tmp1_0' and 'load' operation ('tmp1_0_load', mk1/test2.cpp:28) on local variable 'tmp1_0'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_21_2' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 74, distance = 1, offset = 0) between 'store' operation ('tmp1_0_write_ln28', mk1/test2.cpp:28) of variable 'tmp1_1_5', mk1/test2.cpp:28 on local variable 'tmp1_0' and 'load' operation ('tmp1_0_load', mk1/test2.cpp:28) on local variable 'tmp1_0'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_21_2' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 104, distance = 1, offset = 0) between 'store' operation ('tmp1_0_write_ln28', mk1/test2.cpp:28) of variable 'tmp1_1_5', mk1/test2.cpp:28 on local variable 'tmp1_0' and 'load' operation ('tmp1_0_load', mk1/test2.cpp:28) on local variable 'tmp1_0'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_21_2' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 119, distance = 1, offset = 0) between 'store' operation ('tmp1_0_write_ln28', mk1/test2.cpp:28) of variable 'tmp1_1_5', mk1/test2.cpp:28 on local variable 'tmp1_0' and 'load' operation ('tmp1_0_load', mk1/test2.cpp:28) on local variable 'tmp1_0'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_21_2' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 123, distance = 1, offset = 0) between 'store' operation ('tmp1_0_write_ln28', mk1/test2.cpp:28) of variable 'tmp1_1_5', mk1/test2.cpp:28 on local variable 'tmp1_0' and 'load' operation ('tmp1_0_load', mk1/test2.cpp:28) on local variable 'tmp1_0'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_21_2' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 125, distance = 1, offset = 0) between 'store' operation ('tmp1_0_write_ln28', mk1/test2.cpp:28) of variable 'tmp1_1_5', mk1/test2.cpp:28 on local variable 'tmp1_0' and 'load' operation ('tmp1_0_load', mk1/test2.cpp:28) on local variable 'tmp1_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 11, Final II = 126, Depth = 128, loop 'VITIS_LOOP_21_2'
WARNING: [HLS 200-871] Estimated clock period (6.712ns) exceeds the target (target clock period: 5ns, clock uncertainty: 1.35ns, effective delay budget: 3.65ns).
WARNING: [HLS 200-1016] The critical path in module 'test_scalaire_Pipeline_VITIS_LOOP_21_2' consists of the following:	'fadd' operation ('tmp7', mk1/test2.cpp:28) [49]  (3.36 ns)
	'fadd' operation ('tmp6', mk1/test2.cpp:28) [60]  (3.36 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.809 seconds; current allocated memory: 251.366 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.598 seconds; current allocated memory: 252.765 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.398 seconds; current allocated memory: 252.944 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 253.271 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' pipeline 'VITIS_LOOP_15_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_15_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.373 seconds; current allocated memory: 254.028 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_21_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_10_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_9ns_10ns_19_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_21_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 258.012 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.721 seconds; current allocated memory: 263.113 MB.
INFO: [RTMG 210-278] Implementing memory 'test_scalaire_tmp_0_ram (RAM_1WnR)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'test_scalaire_tmp_1_ram (RAM_1WnR)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.652 seconds; current allocated memory: 268.905 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.79 seconds; current allocated memory: 276.205 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 148.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 17.062 seconds; current allocated memory: 276.191 MB.
INFO: [HLS 200-112] Total CPU user time: 7 seconds. Total CPU system time: 1 seconds. Total elapsed time: 18.435 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_export -display_name=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -ipname=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_unroll -tripcount_threshold=2
INFO: [XFORM 203-502] Automatic unrolling enabled: cut-off trip count is 2.
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: config_export -display_name test_scalaire -format ip_catalog -ipname test_scalaire -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: config_unroll -tripcount_threshold 2 
INFO: [XFORM 203-502] Automatic unrolling enabled: cut-off trip count is 2.
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test2.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test2.cpp:7:9
WARNING: [HLS 207-5301] unused parameter 'print': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.495 seconds; current allocated memory: 187.034 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<9, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint<9, false>(ap_int_base<9, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:910:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>& ap_int_base<9, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator++(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:19:6)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:19:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:19:13)
INFO: [HLS 214-131] Inlining function 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:44)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_21_2' (mk1/test2.cpp:21:19) in function 'test_scalaire' partially with a factor of 4 (mk1/test2.cpp:4:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 255 and bit width 32 in loop 'VITIS_LOOP_15_1'(mk1/test2.cpp:15:19) has been inferred on port 'bus_A'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:15:19)
INFO: [HLS 214-115] Multiple burst reads of length 255 and bit width 32 in loop 'VITIS_LOOP_15_1'(mk1/test2.cpp:15:19) has been inferred on port 'bus_B'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:15:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.414 seconds; current allocated memory: 188.831 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 188.832 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 195.200 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 203.009 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'test_scalaire' (mk1/test2.cpp:3)...16 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 231.780 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'tmp' (mk1/test2.cpp:19:9)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 248.848 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_15_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 11, loop 'VITIS_LOOP_15_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.235 seconds; current allocated memory: 249.135 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 249.292 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_21_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 11, Final II = 11, Depth = 83, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.244 seconds; current allocated memory: 249.782 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.426 seconds; current allocated memory: 250.435 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.258 seconds; current allocated memory: 250.559 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 250.802 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' pipeline 'VITIS_LOOP_15_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_15_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.341 seconds; current allocated memory: 251.440 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_21_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_VITIS_LOOP_21_2' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_10_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_21_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.192 seconds; current allocated memory: 253.134 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.456 seconds; current allocated memory: 256.382 MB.
INFO: [RTMG 210-278] Implementing memory 'test_scalaire_tmp_ram (RAM_1WnR)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.478 seconds; current allocated memory: 261.281 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.734 seconds; current allocated memory: 268.440 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 217.62 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 14.216 seconds; current allocated memory: 268.426 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 1 seconds. Total elapsed time: 15.671 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_export -display_name=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -ipname=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_unroll -tripcount_threshold=2
INFO: [XFORM 203-502] Automatic unrolling enabled: cut-off trip count is 2.
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: config_export -display_name test_scalaire -format ip_catalog -ipname test_scalaire -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: config_unroll -tripcount_threshold 2 
INFO: [XFORM 203-502] Automatic unrolling enabled: cut-off trip count is 2.
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.044 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test2.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test2.cpp:7:9
WARNING: [HLS 207-5301] unused parameter 'print': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.703 seconds; current allocated memory: 187.034 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<9, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint<9, false>(ap_int_base<9, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:910:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>& ap_int_base<9, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator++(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:19:6)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:19:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:19:13)
INFO: [HLS 214-131] Inlining function 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:44)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_21_2' (mk1/test2.cpp:21:19) in function 'test_scalaire' partially with a factor of 2 (mk1/test2.cpp:4:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 255 and bit width 32 in loop 'VITIS_LOOP_15_1'(mk1/test2.cpp:15:19) has been inferred on port 'bus_A'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:15:19)
INFO: [HLS 214-115] Multiple burst reads of length 255 and bit width 32 in loop 'VITIS_LOOP_15_1'(mk1/test2.cpp:15:19) has been inferred on port 'bus_B'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:15:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.496 seconds; current allocated memory: 188.682 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 188.683 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.203 seconds; current allocated memory: 195.006 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 202.831 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'test_scalaire' (mk1/test2.cpp:3)...8 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.199 seconds; current allocated memory: 231.525 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'tmp' (mk1/test2.cpp:19:9)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 248.432 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_15_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 11, loop 'VITIS_LOOP_15_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.261 seconds; current allocated memory: 248.715 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 248.872 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_21_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 11, Final II = 11, Depth = 65, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.192 seconds; current allocated memory: 249.187 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.326 seconds; current allocated memory: 249.552 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.176 seconds; current allocated memory: 249.705 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.214 seconds; current allocated memory: 249.948 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' pipeline 'VITIS_LOOP_15_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_15_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.335 seconds; current allocated memory: 250.585 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_21_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_VITIS_LOOP_21_2' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_10_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_21_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.347 seconds; current allocated memory: 252.014 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.308 seconds; current allocated memory: 254.677 MB.
INFO: [RTMG 210-278] Implementing memory 'test_scalaire_tmp_ram (RAM_1WnR)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.235 seconds; current allocated memory: 259.680 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.944 seconds; current allocated memory: 266.821 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 273.97 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 14.464 seconds; current allocated memory: 266.807 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 1 seconds. Total elapsed time: 15.96 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_export -display_name=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -ipname=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_unroll -tripcount_threshold=2
INFO: [XFORM 203-502] Automatic unrolling enabled: cut-off trip count is 2.
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: config_export -display_name test_scalaire -format ip_catalog -ipname test_scalaire -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: config_unroll -tripcount_threshold 2 
INFO: [XFORM 203-502] Automatic unrolling enabled: cut-off trip count is 2.
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.047 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test2.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test2.cpp:7:9
WARNING: [HLS 207-5301] unused parameter 'print': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.029 seconds; current allocated memory: 187.033 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<9, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint<9, false>(ap_int_base<9, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:910:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>& ap_int_base<9, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator++(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:19:6)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:19:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:19:13)
INFO: [HLS 214-131] Inlining function 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:44)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_21_2' (mk1/test2.cpp:21:19) in function 'test_scalaire' partially with a factor of 2 (mk1/test2.cpp:4:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 255 and bit width 32 in loop 'VITIS_LOOP_15_1'(mk1/test2.cpp:15:19) has been inferred on port 'bus_A'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:15:19)
INFO: [HLS 214-115] Multiple burst reads of length 255 and bit width 32 in loop 'VITIS_LOOP_15_1'(mk1/test2.cpp:15:19) has been inferred on port 'bus_B'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:15:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.997 seconds; current allocated memory: 188.682 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 188.683 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 195.006 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 202.830 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'test_scalaire' (mk1/test2.cpp:3)...8 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 231.525 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'tmp' (mk1/test2.cpp:19:9)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 248.432 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_15_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 11, loop 'VITIS_LOOP_15_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.164 seconds; current allocated memory: 248.714 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 248.871 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_21_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 61, loop 'VITIS_LOOP_21_2'
WARNING: [HLS 200-871] Estimated clock period (4.944ns) exceeds the target (target clock period: 5ns, clock uncertainty: 1.35ns, effective delay budget: 3.65ns).
WARNING: [HLS 200-1016] The critical path in module 'test_scalaire_Pipeline_VITIS_LOOP_21_2' consists of the following:	'fadd' operation ('tmp1', mk1/test2.cpp:28) [56]  (3.36 ns)
	'store' operation ('tmp1_write_ln28', mk1/test2.cpp:28) of variable 'tmp1', mk1/test2.cpp:28 on local variable 'tmp1' [59]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.182 seconds; current allocated memory: 249.182 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.277 seconds; current allocated memory: 249.540 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 249.694 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 249.937 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' pipeline 'VITIS_LOOP_15_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_15_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 250.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_21_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_VITIS_LOOP_21_2' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_10_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_21_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.237 seconds; current allocated memory: 251.997 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.315 seconds; current allocated memory: 254.631 MB.
INFO: [RTMG 210-278] Implementing memory 'test_scalaire_tmp_ram (RAM_1WnR)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.583 seconds; current allocated memory: 259.672 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.764 seconds; current allocated memory: 266.803 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 202.27 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 11.855 seconds; current allocated memory: 266.789 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 1 seconds. Total elapsed time: 13.148 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_export -display_name=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -ipname=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_unroll -tripcount_threshold=2
INFO: [XFORM 203-502] Automatic unrolling enabled: cut-off trip count is 2.
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: config_export -display_name test_scalaire -format ip_catalog -ipname test_scalaire -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: config_unroll -tripcount_threshold 2 
INFO: [XFORM 203-502] Automatic unrolling enabled: cut-off trip count is 2.
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test2.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test2.cpp:7:9
WARNING: [HLS 207-5301] unused parameter 'print': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.977 seconds; current allocated memory: 187.034 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<9, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint<9, false>(ap_int_base<9, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:910:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>& ap_int_base<9, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator++(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:19:6)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:19:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:19:13)
INFO: [HLS 214-131] Inlining function 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:44)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_21_2' (mk1/test2.cpp:21:19) in function 'test_scalaire' partially with a factor of 2 (mk1/test2.cpp:4:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 255 and bit width 32 in loop 'VITIS_LOOP_15_1'(mk1/test2.cpp:15:19) has been inferred on port 'bus_A'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:15:19)
INFO: [HLS 214-115] Multiple burst reads of length 255 and bit width 32 in loop 'VITIS_LOOP_15_1'(mk1/test2.cpp:15:19) has been inferred on port 'bus_B'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:15:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.915 seconds; current allocated memory: 188.682 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 188.683 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 195.006 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 202.831 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'test_scalaire' (mk1/test2.cpp:3)...8 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 231.525 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'tmp' (mk1/test2.cpp:19:9)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 248.432 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_15_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 11, loop 'VITIS_LOOP_15_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.166 seconds; current allocated memory: 248.715 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 248.872 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_21_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 11, Final II = 11, Depth = 65, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.167 seconds; current allocated memory: 249.187 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 249.552 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.176 seconds; current allocated memory: 249.705 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 249.948 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' pipeline 'VITIS_LOOP_15_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_15_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.292 seconds; current allocated memory: 250.585 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_21_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_VITIS_LOOP_21_2' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_10_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_21_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.221 seconds; current allocated memory: 252.013 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.299 seconds; current allocated memory: 254.677 MB.
INFO: [RTMG 210-278] Implementing memory 'test_scalaire_tmp_ram (RAM_1WnR)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.721 seconds; current allocated memory: 259.693 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.751 seconds; current allocated memory: 266.809 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 273.97 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 11.775 seconds; current allocated memory: 266.795 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 12.991 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_export -display_name=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_unroll -tripcount_threshold=2
INFO: [XFORM 203-502] Automatic unrolling enabled: cut-off trip count is 2.
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: config_export -display_name test_scalaire -format ip_catalog -ipname test_scalaire -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: config_unroll -tripcount_threshold 2 
INFO: [XFORM 203-502] Automatic unrolling enabled: cut-off trip count is 2.
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -display_name test_scalaire 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file mk1/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 16.184 seconds; current allocated memory: 194.327 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_export -display_name=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_unroll -tripcount_threshold=2
INFO: [XFORM 203-502] Automatic unrolling enabled: cut-off trip count is 2.
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: config_export -display_name test_scalaire -format ip_catalog -ipname test_scalaire -rtl verilog 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: config_unroll -tripcount_threshold 2 
INFO: [XFORM 203-502] Automatic unrolling enabled: cut-off trip count is 2.
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -display_name test_scalaire 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file mk1/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 14.13 seconds; current allocated memory: 194.327 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_export -display_name=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=1.1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_unroll -tripcount_threshold=2
INFO: [XFORM 203-502] Automatic unrolling enabled: cut-off trip count is 2.
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: config_export -display_name test_scalaire -format ip_catalog -ipname test_scalaire -rtl verilog -version 1.1 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: config_unroll -tripcount_threshold 2 
INFO: [XFORM 203-502] Automatic unrolling enabled: cut-off trip count is 2.
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -display_name test_scalaire 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file mk1/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 14.417 seconds; current allocated memory: 194.346 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_export -display_name=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=1.1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_unroll -tripcount_threshold=2
INFO: [XFORM 203-502] Automatic unrolling enabled: cut-off trip count is 2.
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: config_export -display_name test_scalaire -format ip_catalog -ipname test_scalaire -rtl verilog -version 1.1 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: config_unroll -tripcount_threshold 2 
INFO: [XFORM 203-502] Automatic unrolling enabled: cut-off trip count is 2.
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.052 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test2.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test2.cpp:7:9
WARNING: [HLS 207-5301] unused parameter 'print': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.971 seconds; current allocated memory: 187.073 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<9, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint<9, false>(ap_int_base<9, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:910:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>& ap_int_base<9, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator++(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:19:6)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:19:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:19:13)
INFO: [HLS 214-131] Inlining function 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:44)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_21_2' (mk1/test2.cpp:21:19) in function 'test_scalaire' partially with a factor of 2 (mk1/test2.cpp:4:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 255 and bit width 32 in loop 'VITIS_LOOP_15_1'(mk1/test2.cpp:15:19) has been inferred on port 'bus_A'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:15:19)
INFO: [HLS 214-115] Multiple burst reads of length 255 and bit width 32 in loop 'VITIS_LOOP_15_1'(mk1/test2.cpp:15:19) has been inferred on port 'bus_B'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:15:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.913 seconds; current allocated memory: 188.704 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.047 seconds; current allocated memory: 188.705 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.199 seconds; current allocated memory: 195.029 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 202.853 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'test_scalaire' (mk1/test2.cpp:3)...8 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 231.547 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'tmp' (mk1/test2.cpp:19:9)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 248.441 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_15_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 11, loop 'VITIS_LOOP_15_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.251 seconds; current allocated memory: 248.723 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 248.880 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_21_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 61, loop 'VITIS_LOOP_21_2'
WARNING: [HLS 200-871] Estimated clock period (4.944ns) exceeds the target (target clock period: 5ns, clock uncertainty: 1.35ns, effective delay budget: 3.65ns).
WARNING: [HLS 200-1016] The critical path in module 'test_scalaire_Pipeline_VITIS_LOOP_21_2' consists of the following:	'fadd' operation ('tmp1', mk1/test2.cpp:28) [56]  (3.36 ns)
	'store' operation ('tmp1_write_ln28', mk1/test2.cpp:28) of variable 'tmp1', mk1/test2.cpp:28 on local variable 'tmp1' [59]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.224 seconds; current allocated memory: 249.191 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.284 seconds; current allocated memory: 249.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.189 seconds; current allocated memory: 249.731 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 249.945 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' pipeline 'VITIS_LOOP_15_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_15_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.445 seconds; current allocated memory: 250.583 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_21_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_VITIS_LOOP_21_2' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_10_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_21_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.234 seconds; current allocated memory: 252.049 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.353 seconds; current allocated memory: 254.697 MB.
INFO: [RTMG 210-278] Implementing memory 'test_scalaire_tmp_ram (RAM_1WnR)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.525 seconds; current allocated memory: 259.635 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.171 seconds; current allocated memory: 266.785 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 202.27 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 14.629 seconds; current allocated memory: 266.771 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 1 seconds. Total elapsed time: 16.192 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_export -display_name=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -ipname=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -version=1.1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_unroll -tripcount_threshold=2
INFO: [XFORM 203-502] Automatic unrolling enabled: cut-off trip count is 2.
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: config_export -display_name test_scalaire -ipname test_scalaire -version 1.1 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: config_unroll -tripcount_threshold 2 
INFO: [XFORM 203-502] Automatic unrolling enabled: cut-off trip count is 2.
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.054 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test2.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test2.cpp:7:9
WARNING: [HLS 207-5301] unused parameter 'print': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.828 seconds; current allocated memory: 186.987 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<9, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint<9, false>(ap_int_base<9, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:910:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>& ap_int_base<9, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator++(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:19:6)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:19:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:19:13)
INFO: [HLS 214-131] Inlining function 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:44)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_21_2' (mk1/test2.cpp:21:19) in function 'test_scalaire' partially with a factor of 2 (mk1/test2.cpp:4:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 255 and bit width 32 in loop 'VITIS_LOOP_15_1'(mk1/test2.cpp:15:19) has been inferred on port 'bus_A'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:15:19)
INFO: [HLS 214-115] Multiple burst reads of length 255 and bit width 32 in loop 'VITIS_LOOP_15_1'(mk1/test2.cpp:15:19) has been inferred on port 'bus_B'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:15:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.917 seconds; current allocated memory: 188.619 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 188.619 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.248 seconds; current allocated memory: 194.943 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.147 seconds; current allocated memory: 202.767 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'test_scalaire' (mk1/test2.cpp:3)...8 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.188 seconds; current allocated memory: 231.462 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'tmp' (mk1/test2.cpp:19:9)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 248.368 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_15_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'VITIS_LOOP_15_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.292 seconds; current allocated memory: 248.643 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.146 seconds; current allocated memory: 248.818 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_21_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 34, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.158 seconds; current allocated memory: 249.065 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.196 seconds; current allocated memory: 249.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 249.491 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 249.705 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' pipeline 'VITIS_LOOP_15_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_15_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.414 seconds; current allocated memory: 250.339 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_21_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_VITIS_LOOP_21_2' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_21_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.312 seconds; current allocated memory: 251.621 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.326 seconds; current allocated memory: 254.148 MB.
INFO: [RTMG 210-278] Implementing memory 'test_scalaire_tmp_ram (RAM_1WnR)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.601 seconds; current allocated memory: 259.190 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.791 seconds; current allocated memory: 266.209 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 14.225 seconds; current allocated memory: 266.195 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 1 seconds. Total elapsed time: 15.566 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_export -display_name=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -ipname=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -version=1.1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_unroll -tripcount_threshold=2
INFO: [XFORM 203-502] Automatic unrolling enabled: cut-off trip count is 2.
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: config_export -display_name test_scalaire -ipname test_scalaire -version 1.1 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: config_unroll -tripcount_threshold 2 
INFO: [XFORM 203-502] Automatic unrolling enabled: cut-off trip count is 2.
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.056 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test2.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test2.cpp:7:9
WARNING: [HLS 207-5301] unused parameter 'print': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.3 seconds; current allocated memory: 186.973 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<9, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint<9, false>(ap_int_base<9, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:910:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>& ap_int_base<9, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator++(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:19:6)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:19:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:19:13)
INFO: [HLS 214-131] Inlining function 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:44)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 255 and bit width 32 in loop 'VITIS_LOOP_15_1'(mk1/test2.cpp:15:19) has been inferred on port 'bus_A'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:15:19)
INFO: [HLS 214-115] Multiple burst reads of length 255 and bit width 32 in loop 'VITIS_LOOP_15_1'(mk1/test2.cpp:15:19) has been inferred on port 'bus_B'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:15:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.009 seconds; current allocated memory: 188.387 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.046 seconds; current allocated memory: 188.388 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 194.650 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 202.484 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.151 seconds; current allocated memory: 231.069 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'tmp' (mk1/test2.cpp:19:9)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 247.689 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_15_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'VITIS_LOOP_15_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.186 seconds; current allocated memory: 247.976 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 248.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_21_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 8, Depth = 8, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 248.258 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 248.378 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 248.502 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 248.746 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' pipeline 'VITIS_LOOP_15_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_15_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.329 seconds; current allocated memory: 249.343 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_21_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_21_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.259 seconds; current allocated memory: 250.220 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.194 seconds; current allocated memory: 252.239 MB.
INFO: [RTMG 210-278] Implementing memory 'test_scalaire_tmp_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.572 seconds; current allocated memory: 257.333 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.775 seconds; current allocated memory: 264.309 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 11.84 seconds; current allocated memory: 264.295 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 13.184 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_export -display_name=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -ipname=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -version=1.1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_unroll -tripcount_threshold=2
INFO: [XFORM 203-502] Automatic unrolling enabled: cut-off trip count is 2.
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: config_export -display_name test_scalaire -ipname test_scalaire -version 1.1 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: config_unroll -tripcount_threshold 2 
INFO: [XFORM 203-502] Automatic unrolling enabled: cut-off trip count is 2.
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.061 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test2.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test2.cpp:7:9
WARNING: [HLS 207-5301] unused parameter 'print': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.162 seconds; current allocated memory: 186.973 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<9, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint<9, false>(ap_int_base<9, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:910:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>& ap_int_base<9, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator++(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:19:6)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:19:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:19:13)
INFO: [HLS 214-131] Inlining function 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:44)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 255 and bit width 32 in loop 'VITIS_LOOP_15_1'(mk1/test2.cpp:15:19) has been inferred on port 'bus_A'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:15:19)
INFO: [HLS 214-115] Multiple burst reads of length 255 and bit width 32 in loop 'VITIS_LOOP_15_1'(mk1/test2.cpp:15:19) has been inferred on port 'bus_B'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:15:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.87 seconds; current allocated memory: 188.387 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.046 seconds; current allocated memory: 188.388 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 194.650 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 202.483 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 231.069 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'tmp' (mk1/test2.cpp:19:9)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 247.689 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_15_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'VITIS_LOOP_15_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 247.975 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 248.151 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_21_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 9, Final II = 8, Depth = 8, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 248.258 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 248.378 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 248.502 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 248.745 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' pipeline 'VITIS_LOOP_15_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_15_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.371 seconds; current allocated memory: 249.343 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_21_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_21_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 250.252 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.191 seconds; current allocated memory: 252.272 MB.
INFO: [RTMG 210-278] Implementing memory 'test_scalaire_tmp_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.562 seconds; current allocated memory: 257.328 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.768 seconds; current allocated memory: 264.308 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 11.588 seconds; current allocated memory: 264.294 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 12.894 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_export -display_name=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -ipname=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -version=1.1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_unroll -tripcount_threshold=2
INFO: [XFORM 203-502] Automatic unrolling enabled: cut-off trip count is 2.
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: config_export -display_name test_scalaire -ipname test_scalaire -version 1.1 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: config_unroll -tripcount_threshold 2 
INFO: [XFORM 203-502] Automatic unrolling enabled: cut-off trip count is 2.
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.053 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test2.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test2.cpp:7:9
WARNING: [HLS 207-5301] unused parameter 'print': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.044 seconds; current allocated memory: 186.973 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<9, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint<9, false>(ap_int_base<9, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:910:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>& ap_int_base<9, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator++(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:19:6)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:19:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:19:13)
INFO: [HLS 214-131] Inlining function 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:44)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 255 and bit width 32 in loop 'VITIS_LOOP_15_1'(mk1/test2.cpp:15:19) has been inferred on port 'bus_A'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:15:19)
INFO: [HLS 214-115] Multiple burst reads of length 255 and bit width 32 in loop 'VITIS_LOOP_15_1'(mk1/test2.cpp:15:19) has been inferred on port 'bus_B'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:15:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.96 seconds; current allocated memory: 188.387 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.047 seconds; current allocated memory: 188.388 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 194.649 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 202.482 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_2' (mk1/test2.cpp:13) in function 'test_scalaire' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 231.069 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'tmp' (mk1/test2.cpp:19:9)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 247.689 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_15_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'VITIS_LOOP_15_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.161 seconds; current allocated memory: 247.976 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 248.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_21_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_21_2' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('tmp1_write_ln24', mk1/test2.cpp:24) of variable 'tmp1', mk1/test2.cpp:24 on local variable 'tmp1' and 'load' operation ('tmp1_load', mk1/test2.cpp:24) on local variable 'tmp1'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_21_2' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('tmp1_write_ln24', mk1/test2.cpp:24) of variable 'tmp1', mk1/test2.cpp:24 on local variable 'tmp1' and 'load' operation ('tmp1_load', mk1/test2.cpp:24) on local variable 'tmp1'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_21_2' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('tmp1_write_ln24', mk1/test2.cpp:24) of variable 'tmp1', mk1/test2.cpp:24 on local variable 'tmp1' and 'load' operation ('tmp1_load', mk1/test2.cpp:24) on local variable 'tmp1'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_21_2' (loop 'VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('tmp1_write_ln24', mk1/test2.cpp:24) of variable 'tmp1', mk1/test2.cpp:24 on local variable 'tmp1' and 'load' operation ('tmp1_load', mk1/test2.cpp:24) on local variable 'tmp1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 8, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 248.260 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 248.385 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 248.509 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 248.752 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' pipeline 'VITIS_LOOP_15_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_15_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.334 seconds; current allocated memory: 249.349 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_21_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_VITIS_LOOP_21_2' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_21_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.236 seconds; current allocated memory: 250.266 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.195 seconds; current allocated memory: 252.314 MB.
INFO: [RTMG 210-278] Implementing memory 'test_scalaire_tmp_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.552 seconds; current allocated memory: 257.418 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.769 seconds; current allocated memory: 264.408 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 11.49 seconds; current allocated memory: 264.394 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 12.791 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_export -display_name=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -ipname=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -version=1.1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_unroll -tripcount_threshold=2
INFO: [XFORM 203-502] Automatic unrolling enabled: cut-off trip count is 2.
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: config_export -display_name test_scalaire -ipname test_scalaire -version 1.1 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: config_unroll -tripcount_threshold 2 
INFO: [XFORM 203-502] Automatic unrolling enabled: cut-off trip count is 2.
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.053 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test2.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test2.cpp:7:9
WARNING: [HLS 207-5301] unused parameter 'print': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.396 seconds; current allocated memory: 186.973 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<9, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint<9, false>(ap_int_base<9, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:910:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>& ap_int_base<9, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator++(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:19:6)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:19:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:19:13)
INFO: [HLS 214-131] Inlining function 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:44)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 255 and bit width 32 in loop 'VITIS_LOOP_15_1'(mk1/test2.cpp:15:19) has been inferred on port 'bus_A'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:15:19)
INFO: [HLS 214-115] Multiple burst reads of length 255 and bit width 32 in loop 'VITIS_LOOP_15_1'(mk1/test2.cpp:15:19) has been inferred on port 'bus_B'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:15:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.004 seconds; current allocated memory: 188.387 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.047 seconds; current allocated memory: 188.388 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 194.650 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 202.484 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 231.069 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'tmp' (mk1/test2.cpp:19:9)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 247.689 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_15_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'VITIS_LOOP_15_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.173 seconds; current allocated memory: 247.976 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 248.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_21_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 6, Depth = 8, loop 'VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 248.259 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 248.384 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 248.508 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 248.751 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' pipeline 'VITIS_LOOP_15_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_15_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.323 seconds; current allocated memory: 249.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_21_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_VITIS_LOOP_21_2' pipeline 'VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_21_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.261 seconds; current allocated memory: 250.275 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.207 seconds; current allocated memory: 252.292 MB.
INFO: [RTMG 210-278] Implementing memory 'test_scalaire_tmp_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.58 seconds; current allocated memory: 257.410 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.766 seconds; current allocated memory: 264.382 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 11.922 seconds; current allocated memory: 264.368 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 13.24 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_export -display_name=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -ipname=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -version=1.1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_unroll -tripcount_threshold=2
INFO: [XFORM 203-502] Automatic unrolling enabled: cut-off trip count is 2.
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: config_export -display_name test_scalaire -ipname test_scalaire -version 1.1 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: config_unroll -tripcount_threshold 2 
INFO: [XFORM 203-502] Automatic unrolling enabled: cut-off trip count is 2.
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.052 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test2.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test2.cpp:7:9
WARNING: [HLS 207-5301] unused parameter 'print': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.028 seconds; current allocated memory: 186.988 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<9, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint<9, false>(ap_int_base<9, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:910:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>& ap_int_base<9, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator++(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:20:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:19:7)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:19:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:19:14)
INFO: [HLS 214-131] Inlining function 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:44)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 255 and bit width 32 in loop 'VITIS_LOOP_15_1'(mk1/test2.cpp:15:19) has been inferred on port 'bus_A'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:15:19)
INFO: [HLS 214-115] Multiple burst reads of length 255 and bit width 32 in loop 'VITIS_LOOP_15_1'(mk1/test2.cpp:15:19) has been inferred on port 'bus_B'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:15:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.885 seconds; current allocated memory: 188.356 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.046 seconds; current allocated memory: 188.357 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 194.552 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 202.422 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_15_1' (mk1/test2.cpp:15) in function 'test_scalaire' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.138 seconds; current allocated memory: 230.928 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 237.849 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_15_1'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' (loop 'VITIS_LOOP_15_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('tmp1_write_ln20', mk1/test2.cpp:20) of variable 'tmp1', mk1/test2.cpp:20 on local variable 'tmp1' and 'load' operation ('tmp1_load', mk1/test2.cpp:20) on local variable 'tmp1'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' (loop 'VITIS_LOOP_15_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('tmp1_write_ln20', mk1/test2.cpp:20) of variable 'tmp1', mk1/test2.cpp:20 on local variable 'tmp1' and 'load' operation ('tmp1_load', mk1/test2.cpp:20) on local variable 'tmp1'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' (loop 'VITIS_LOOP_15_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('tmp1_write_ln20', mk1/test2.cpp:20) of variable 'tmp1', mk1/test2.cpp:20 on local variable 'tmp1' and 'load' operation ('tmp1_load', mk1/test2.cpp:20) on local variable 'tmp1'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' (loop 'VITIS_LOOP_15_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('tmp1_write_ln20', mk1/test2.cpp:20) of variable 'tmp1', mk1/test2.cpp:20 on local variable 'tmp1' and 'load' operation ('tmp1_load', mk1/test2.cpp:20) on local variable 'tmp1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 12, loop 'VITIS_LOOP_15_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.201 seconds; current allocated memory: 238.145 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 238.349 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 238.497 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 238.719 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' pipeline 'VITIS_LOOP_15_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_15_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.402 seconds; current allocated memory: 239.402 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 241.552 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.514 seconds; current allocated memory: 246.258 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.743 seconds; current allocated memory: 253.201 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 10.996 seconds; current allocated memory: 253.187 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 12.258 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_export -display_name=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -ipname=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -version=1.1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_unroll -tripcount_threshold=2
INFO: [XFORM 203-502] Automatic unrolling enabled: cut-off trip count is 2.
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: config_export -display_name test_scalaire -ipname test_scalaire -version 1.1 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: config_unroll -tripcount_threshold 2 
INFO: [XFORM 203-502] Automatic unrolling enabled: cut-off trip count is 2.
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.053 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test2.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test2.cpp:7:9
WARNING: [HLS 207-5301] unused parameter 'print': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.167 seconds; current allocated memory: 186.988 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<9, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint<9, false>(ap_int_base<9, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:910:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>& ap_int_base<9, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator++(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:19:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:19:11)
INFO: [HLS 214-131] Inlining function 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:44)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 255 and bit width 32 in loop 'VITIS_LOOP_15_1'(mk1/test2.cpp:15:19) has been inferred on port 'bus_A'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:15:19)
INFO: [HLS 214-115] Multiple burst reads of length 255 and bit width 32 in loop 'VITIS_LOOP_15_1'(mk1/test2.cpp:15:19) has been inferred on port 'bus_B'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:15:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.871 seconds; current allocated memory: 188.339 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.046 seconds; current allocated memory: 188.339 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.085 seconds; current allocated memory: 194.535 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 202.406 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 230.911 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 237.831 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_15_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 6, Depth = 12, loop 'VITIS_LOOP_15_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.164 seconds; current allocated memory: 238.141 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 238.345 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 238.477 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 238.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' pipeline 'VITIS_LOOP_15_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_15_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 239.378 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.236 seconds; current allocated memory: 241.510 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.536 seconds; current allocated memory: 246.249 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.753 seconds; current allocated memory: 253.184 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 11.104 seconds; current allocated memory: 253.170 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 12.377 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_export -display_name=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -ipname=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -version=1.1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_unroll -tripcount_threshold=2
INFO: [XFORM 203-502] Automatic unrolling enabled: cut-off trip count is 2.
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: config_export -display_name test_scalaire -ipname test_scalaire -version 1.1 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: config_unroll -tripcount_threshold 2 
INFO: [XFORM 203-502] Automatic unrolling enabled: cut-off trip count is 2.
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.052 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test2.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test2.cpp:7:9
WARNING: [HLS 207-5301] unused parameter 'print': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.856 seconds; current allocated memory: 186.988 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<9, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint<9, false>(ap_int_base<9, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:910:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>& ap_int_base<9, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator++(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:19:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:19:11)
INFO: [HLS 214-131] Inlining function 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:44)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 255 and bit width 32 in loop 'VITIS_LOOP_15_1'(mk1/test2.cpp:15:19) has been inferred on port 'bus_A'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:15:19)
INFO: [HLS 214-115] Multiple burst reads of length 255 and bit width 32 in loop 'VITIS_LOOP_15_1'(mk1/test2.cpp:15:19) has been inferred on port 'bus_B'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:15:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.938 seconds; current allocated memory: 188.339 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 188.340 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 194.554 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 202.411 MB.
INFO: [XFORM 203-501] Unrolling loop 'VITIS_LOOP_15_1' (mk1/test2.cpp:15) in function 'test_scalaire' partially with a factor of 2.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 230.973 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 238.021 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_15_1'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' (loop 'VITIS_LOOP_15_1'): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 0) between 'store' operation ('tmp1_0_write_ln20', mk1/test2.cpp:20) of variable 'tmp1_1_1', mk1/test2.cpp:20 on local variable 'tmp1_0' and 'load' operation ('tmp1_0_load', mk1/test2.cpp:20) on local variable 'tmp1_0'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' (loop 'VITIS_LOOP_15_1'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 0) between 'store' operation ('tmp1_0_write_ln20', mk1/test2.cpp:20) of variable 'tmp1_1_1', mk1/test2.cpp:20 on local variable 'tmp1_0' and 'load' operation ('tmp1_0_load', mk1/test2.cpp:20) on local variable 'tmp1_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 8, Depth = 13, loop 'VITIS_LOOP_15_1'
WARNING: [HLS 200-871] Estimated clock period (14.512ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' consists of the following:	'fadd' operation ('tmp1_1', mk1/test2.cpp:20) [34]  (7.26 ns)
	'fadd' operation ('tmp1_1_1', mk1/test2.cpp:20) [44]  (7.26 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.228 seconds; current allocated memory: 238.385 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 238.649 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 238.790 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 239.028 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_15_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.363 seconds; current allocated memory: 239.850 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.281 seconds; current allocated memory: 242.253 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.538 seconds; current allocated memory: 246.873 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.753 seconds; current allocated memory: 253.848 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 68.91 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 12 seconds; current allocated memory: 253.834 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 13.312 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_export -display_name=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -ipname=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -version=1.1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_unroll -tripcount_threshold=2
INFO: [XFORM 203-502] Automatic unrolling enabled: cut-off trip count is 2.
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: config_export -display_name test_scalaire -ipname test_scalaire -version 1.1 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: config_unroll -tripcount_threshold 2 
INFO: [XFORM 203-502] Automatic unrolling enabled: cut-off trip count is 2.
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test2.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test2.cpp:7:9
WARNING: [HLS 207-5301] unused parameter 'print': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 7.228 seconds; current allocated memory: 186.988 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<9, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint<9, false>(ap_int_base<9, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:910:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>& ap_int_base<9, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator++(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:19:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:19:11)
INFO: [HLS 214-131] Inlining function 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:44)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 255 and bit width 32 in loop 'VITIS_LOOP_15_1'(mk1/test2.cpp:15:19) has been inferred on port 'bus_A'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:15:19)
INFO: [HLS 214-115] Multiple burst reads of length 255 and bit width 32 in loop 'VITIS_LOOP_15_1'(mk1/test2.cpp:15:19) has been inferred on port 'bus_B'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:15:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.029 seconds; current allocated memory: 188.339 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.053 seconds; current allocated memory: 188.339 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 194.535 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 202.406 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.138 seconds; current allocated memory: 230.911 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 237.831 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_15_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 6, Depth = 12, loop 'VITIS_LOOP_15_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.179 seconds; current allocated memory: 238.141 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 238.345 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 238.477 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.274 seconds; current allocated memory: 238.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' pipeline 'VITIS_LOOP_15_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_15_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.574 seconds; current allocated memory: 239.377 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.323 seconds; current allocated memory: 241.509 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.466 seconds; current allocated memory: 246.195 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.84 seconds; current allocated memory: 253.152 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 15.933 seconds; current allocated memory: 253.138 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 2 seconds. Total elapsed time: 17.652 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_export -display_name=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -ipname=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -version=1.1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_unroll -tripcount_threshold=2
INFO: [XFORM 203-502] Automatic unrolling enabled: cut-off trip count is 2.
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: config_export -display_name test_scalaire -ipname test_scalaire -version 1.1 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: config_unroll -tripcount_threshold 2 
INFO: [XFORM 203-502] Automatic unrolling enabled: cut-off trip count is 2.
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.055 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test2.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test2.cpp:7:9
WARNING: [HLS 207-5301] unused parameter 'print': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.879 seconds; current allocated memory: 186.988 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<9, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint<9, false>(ap_int_base<9, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:910:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>& ap_int_base<9, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator++(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:19:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:19:11)
INFO: [HLS 214-131] Inlining function 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:44)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 255 and bit width 32 in loop 'VITIS_LOOP_15_1'(mk1/test2.cpp:15:19) has been inferred on port 'bus_A'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:15:19)
INFO: [HLS 214-115] Multiple burst reads of length 255 and bit width 32 in loop 'VITIS_LOOP_15_1'(mk1/test2.cpp:15:19) has been inferred on port 'bus_B'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:15:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.294 seconds; current allocated memory: 188.339 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.046 seconds; current allocated memory: 188.339 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 194.553 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 202.411 MB.
INFO: [XFORM 203-501] Unrolling loop 'VITIS_LOOP_15_1' (mk1/test2.cpp:15) in function 'test_scalaire' partially with a factor of 4.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.168 seconds; current allocated memory: 231.046 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 238.248 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_15_1'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' (loop 'VITIS_LOOP_15_1'): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 0) between 'store' operation ('tmp1_0_write_ln20', mk1/test2.cpp:20) of variable 'tmp1_1_3', mk1/test2.cpp:20 on local variable 'tmp1_0' and 'load' operation ('tmp1_0_load', mk1/test2.cpp:20) on local variable 'tmp1_0'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' (loop 'VITIS_LOOP_15_1'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 0) between 'store' operation ('tmp1_0_write_ln20', mk1/test2.cpp:20) of variable 'tmp1_1_3', mk1/test2.cpp:20 on local variable 'tmp1_0' and 'load' operation ('tmp1_0_load', mk1/test2.cpp:20) on local variable 'tmp1_0'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' (loop 'VITIS_LOOP_15_1'): Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 0) between 'store' operation ('tmp1_0_write_ln20', mk1/test2.cpp:20) of variable 'tmp1_1_3', mk1/test2.cpp:20 on local variable 'tmp1_0' and 'load' operation ('tmp1_0_load', mk1/test2.cpp:20) on local variable 'tmp1_0'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' (loop 'VITIS_LOOP_15_1'): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 0) between 'store' operation ('tmp1_0_write_ln20', mk1/test2.cpp:20) of variable 'tmp1_1_3', mk1/test2.cpp:20 on local variable 'tmp1_0' and 'load' operation ('tmp1_0_load', mk1/test2.cpp:20) on local variable 'tmp1_0'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' (loop 'VITIS_LOOP_15_1'): Unable to enforce a carried dependence constraint (II = 12, distance = 1, offset = 0) between 'store' operation ('tmp1_0_write_ln20', mk1/test2.cpp:20) of variable 'tmp1_1_3', mk1/test2.cpp:20 on local variable 'tmp1_0' and 'load' operation ('tmp1_0_load', mk1/test2.cpp:20) on local variable 'tmp1_0'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' (loop 'VITIS_LOOP_15_1'): Unable to enforce a carried dependence constraint (II = 14, distance = 1, offset = 0) between 'store' operation ('tmp1_0_write_ln20', mk1/test2.cpp:20) of variable 'tmp1_1_3', mk1/test2.cpp:20 on local variable 'tmp1_0' and 'load' operation ('tmp1_0_load', mk1/test2.cpp:20) on local variable 'tmp1_0'.
WARNING: [HLS 200-880] The II Violation in module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' (loop 'VITIS_LOOP_15_1'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 0) between 'store' operation ('tmp1_0_write_ln20', mk1/test2.cpp:20) of variable 'tmp1_1_3', mk1/test2.cpp:20 on local variable 'tmp1_0' and 'load' operation ('tmp1_0_load', mk1/test2.cpp:20) on local variable 'tmp1_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 16, Depth = 21, loop 'VITIS_LOOP_15_1'
WARNING: [HLS 200-871] Estimated clock period (14.512ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' consists of the following:	'fadd' operation ('tmp1_1', mk1/test2.cpp:20) [36]  (7.26 ns)
	'fadd' operation ('tmp1_1_1', mk1/test2.cpp:20) [46]  (7.26 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.618 seconds; current allocated memory: 238.724 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.187 seconds; current allocated memory: 239.118 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 239.278 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 239.536 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_15_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.472 seconds; current allocated memory: 240.735 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.418 seconds; current allocated memory: 243.593 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.639 seconds; current allocated memory: 248.376 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.208 seconds; current allocated memory: 255.428 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 68.91 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 13.827 seconds; current allocated memory: 255.414 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 1 seconds. Total elapsed time: 15.312 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_export -display_name=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -ipname=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -version=1.1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_unroll -tripcount_threshold=2
INFO: [XFORM 203-502] Automatic unrolling enabled: cut-off trip count is 2.
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: config_export -display_name test_scalaire -ipname test_scalaire -version 1.1 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: config_unroll -tripcount_threshold 2 
INFO: [XFORM 203-502] Automatic unrolling enabled: cut-off trip count is 2.
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 631.185 MB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test2.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test2.cpp:7:9
WARNING: [HLS 207-5301] unused parameter 'print': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 8.321 seconds; current allocated memory: 186.988 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<9, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint<9, false>(ap_int_base<9, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:910:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>& ap_int_base<9, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator++(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:19:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:19:11)
INFO: [HLS 214-131] Inlining function 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:44)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 255 and bit width 32 in loop 'VITIS_LOOP_15_1'(mk1/test2.cpp:15:19) has been inferred on port 'bus_A'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:15:19)
INFO: [HLS 214-115] Multiple burst reads of length 255 and bit width 32 in loop 'VITIS_LOOP_15_1'(mk1/test2.cpp:15:19) has been inferred on port 'bus_B'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:15:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.062 seconds; current allocated memory: 188.339 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 188.340 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.212 seconds; current allocated memory: 194.554 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 202.412 MB.
INFO: [XFORM 203-501] Unrolling loop 'VITIS_LOOP_15_1' (mk1/test2.cpp:15) in function 'test_scalaire' partially with a factor of 4.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.177 seconds; current allocated memory: 231.047 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.154 seconds; current allocated memory: 238.248 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_15_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 16, Final II = 16, Depth = 21, loop 'VITIS_LOOP_15_1'
WARNING: [HLS 200-871] Estimated clock period (14.512ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' consists of the following:	'fadd' operation ('tmp1_1', mk1/test2.cpp:20) [36]  (7.26 ns)
	'fadd' operation ('tmp1_1_1', mk1/test2.cpp:20) [46]  (7.26 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.463 seconds; current allocated memory: 238.721 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.184 seconds; current allocated memory: 239.114 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.178 seconds; current allocated memory: 239.275 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 239.533 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_15_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 240.732 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.397 seconds; current allocated memory: 243.589 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.637 seconds; current allocated memory: 248.353 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.854 seconds; current allocated memory: 255.420 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 68.91 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 18.653 seconds; current allocated memory: 255.406 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 2 seconds. Total elapsed time: 21.049 seconds; peak allocated memory: 631.185 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_export -display_name=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -ipname=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -version=1.1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_unroll -tripcount_threshold=2
INFO: [XFORM 203-502] Automatic unrolling enabled: cut-off trip count is 2.
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: config_export -display_name test_scalaire -ipname test_scalaire -version 1.1 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: config_unroll -tripcount_threshold 2 
INFO: [XFORM 203-502] Automatic unrolling enabled: cut-off trip count is 2.
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.068 seconds; current allocated memory: 631.185 MB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test2.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test2.cpp:7:9
WARNING: [HLS 207-5301] unused parameter 'print': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 7.309 seconds; current allocated memory: 186.988 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<9, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint<9, false>(ap_int_base<9, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:910:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>& ap_int_base<9, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator++(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:18:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:18:11)
INFO: [HLS 214-131] Inlining function 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:15:44)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 255 and bit width 32 in loop 'VITIS_LOOP_15_1'(mk1/test2.cpp:15:19) has been inferred on port 'bus_A'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:15:19)
INFO: [HLS 214-115] Multiple burst reads of length 255 and bit width 32 in loop 'VITIS_LOOP_15_1'(mk1/test2.cpp:15:19) has been inferred on port 'bus_B'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:15:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.014 seconds; current allocated memory: 188.339 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 188.340 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.216 seconds; current allocated memory: 194.536 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 202.406 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.162 seconds; current allocated memory: 230.911 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 237.831 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_15_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 6, Depth = 12, loop 'VITIS_LOOP_15_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.384 seconds; current allocated memory: 238.142 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 238.345 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 238.478 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 238.700 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_VITIS_LOOP_15_1' pipeline 'VITIS_LOOP_15_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_B_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_15_1/m_axi_bus_A_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_15_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 239.379 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.269 seconds; current allocated memory: 241.510 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.586 seconds; current allocated memory: 246.241 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.79 seconds; current allocated memory: 253.188 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 16.035 seconds; current allocated memory: 253.174 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 17.806 seconds; peak allocated memory: 631.185 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_export -display_name=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -ipname=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_export -version=1.1
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_unroll -tripcount_threshold=2
INFO: [XFORM 203-502] Automatic unrolling enabled: cut-off trip count is 2.
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: config_export -display_name test_scalaire -ipname test_scalaire -rtl vhdl -version 1.1 -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: config_unroll -tripcount_threshold 2 
INFO: [XFORM 203-502] Automatic unrolling enabled: cut-off trip count is 2.
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.046 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test2.cpp' ... 
ERROR: [HLS 207-3771] use of undeclared identifier 'r': mk1/test2.cpp:10:34
WARNING: [HLS 207-5523] invalid variable expr : mk1/test2.cpp:10:34
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test2.cpp:11:9
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.431 seconds; current allocated memory: 186.379 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 2.809 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_export -display_name=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -ipname=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_export -version=1.1
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_unroll -tripcount_threshold=2
INFO: [XFORM 203-502] Automatic unrolling enabled: cut-off trip count is 2.
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: config_export -display_name test_scalaire -ipname test_scalaire -rtl vhdl -version 1.1 -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: config_unroll -tripcount_threshold 2 
INFO: [XFORM 203-502] Automatic unrolling enabled: cut-off trip count is 2.
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test2.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test2.cpp:11:9
WARNING: [HLS 207-5301] unused parameter 'print': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.219 seconds; current allocated memory: 187.019 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<9, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint<9, false>(ap_int_base<9, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:910:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>& ap_int_base<9, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:16:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator++(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:16:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:19:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:19:11)
INFO: [HLS 214-131] Inlining function 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:16:44)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 255 and bit width 32 in loop 'VITIS_LOOP_16_1'(mk1/test2.cpp:16:19) has been inferred on port 'bus_A'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:16:19)
INFO: [HLS 214-115] Multiple burst reads of length 255 and bit width 32 in loop 'VITIS_LOOP_16_1'(mk1/test2.cpp:16:19) has been inferred on port 'bus_B'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:16:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.979 seconds; current allocated memory: 188.416 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 188.417 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.183 seconds; current allocated memory: 194.613 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 202.484 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.138 seconds; current allocated memory: 230.973 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 237.864 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 6, Depth = 12, loop 'VITIS_LOOP_16_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.201 seconds; current allocated memory: 238.175 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 238.349 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 238.511 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 238.733 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_VITIS_LOOP_16_1' pipeline 'VITIS_LOOP_16_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_16_1/m_axi_bus_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_16_1/m_axi_bus_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_16_1/m_axi_bus_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_16_1/m_axi_bus_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_16_1/m_axi_bus_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_16_1/m_axi_bus_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_16_1/m_axi_bus_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_16_1/m_axi_bus_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_16_1/m_axi_bus_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_16_1/m_axi_bus_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_16_1/m_axi_bus_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_16_1/m_axi_bus_B_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_16_1/m_axi_bus_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_16_1/m_axi_bus_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_16_1/m_axi_bus_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_16_1/m_axi_bus_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_16_1/m_axi_bus_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_16_1/m_axi_bus_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_16_1/m_axi_bus_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_16_1/m_axi_bus_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_16_1/m_axi_bus_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_16_1/m_axi_bus_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_16_1/m_axi_bus_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_16_1/m_axi_bus_A_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_16_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.357 seconds; current allocated memory: 239.410 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' and 'return' to AXI-Lite port bus_inter.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.274 seconds; current allocated memory: 241.571 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.438 seconds; current allocated memory: 246.214 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.001 seconds; current allocated memory: 253.146 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 11.504 seconds; current allocated memory: 253.132 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 12.711 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_export -display_name=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -ipname=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_export -version=1.1
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_unroll -tripcount_threshold=2
INFO: [XFORM 203-502] Automatic unrolling enabled: cut-off trip count is 2.
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: config_export -display_name test_scalaire -ipname test_scalaire -rtl vhdl -version 1.1 -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: config_unroll -tripcount_threshold 2 
INFO: [XFORM 203-502] Automatic unrolling enabled: cut-off trip count is 2.
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.046 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test2.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test2.cpp:11:9
WARNING: [HLS 207-5301] unused parameter 'print': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.907 seconds; current allocated memory: 187.018 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<9, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint<9, false>(ap_int_base<9, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:910:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>& ap_int_base<9, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:16:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator++(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:16:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:19:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:19:11)
INFO: [HLS 214-131] Inlining function 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:16:44)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 255 and bit width 32 in loop 'VITIS_LOOP_16_1'(mk1/test2.cpp:16:19) has been inferred on port 'bus_A'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:16:19)
INFO: [HLS 214-115] Multiple burst reads of length 255 and bit width 32 in loop 'VITIS_LOOP_16_1'(mk1/test2.cpp:16:19) has been inferred on port 'bus_B'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:16:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.72 seconds; current allocated memory: 188.416 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 188.417 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 194.613 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 202.483 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 230.973 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 237.864 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 6, Depth = 12, loop 'VITIS_LOOP_16_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.151 seconds; current allocated memory: 238.175 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 238.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 238.510 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 238.732 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_VITIS_LOOP_16_1' pipeline 'VITIS_LOOP_16_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_16_1/m_axi_bus_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_16_1/m_axi_bus_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_16_1/m_axi_bus_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_16_1/m_axi_bus_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_16_1/m_axi_bus_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_16_1/m_axi_bus_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_16_1/m_axi_bus_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_16_1/m_axi_bus_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_16_1/m_axi_bus_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_16_1/m_axi_bus_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_16_1/m_axi_bus_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_16_1/m_axi_bus_B_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_16_1/m_axi_bus_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_16_1/m_axi_bus_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_16_1/m_axi_bus_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_16_1/m_axi_bus_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_16_1/m_axi_bus_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_16_1/m_axi_bus_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_16_1/m_axi_bus_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_16_1/m_axi_bus_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_16_1/m_axi_bus_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_16_1/m_axi_bus_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_16_1/m_axi_bus_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_16_1/m_axi_bus_A_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_16_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.311 seconds; current allocated memory: 239.410 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.255 seconds; current allocated memory: 241.571 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.377 seconds; current allocated memory: 246.213 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.697 seconds; current allocated memory: 253.145 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 10.304 seconds; current allocated memory: 253.131 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 11.518 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_export -display_name=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -ipname=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_export -version=1.1
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_unroll -tripcount_threshold=2
INFO: [XFORM 203-502] Automatic unrolling enabled: cut-off trip count is 2.
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: config_export -display_name test_scalaire -ipname test_scalaire -rtl vhdl -version 1.1 -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: config_unroll -tripcount_threshold 2 
INFO: [XFORM 203-502] Automatic unrolling enabled: cut-off trip count is 2.
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test2.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test2.cpp:11:9
WARNING: [HLS 207-5301] unused parameter 'print': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.878 seconds; current allocated memory: 187.018 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<9, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1795:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint<9, false>(ap_int_base<9, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:910:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>& ap_int_base<9, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<9, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:16:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator++(int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:16:51)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:19:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::operator unsigned long long() const' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:19:11)
INFO: [HLS 214-131] Inlining function 'bool operator<<9, false>(ap_int_base<9, false> const&, int)' into 'test_scalaire(float*, float*, float*)' (mk1/test2.cpp:16:44)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 255 and bit width 32 in loop 'VITIS_LOOP_16_1'(mk1/test2.cpp:16:19) has been inferred on port 'bus_A'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:16:19)
INFO: [HLS 214-115] Multiple burst reads of length 255 and bit width 32 in loop 'VITIS_LOOP_16_1'(mk1/test2.cpp:16:19) has been inferred on port 'bus_B'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test2.cpp:16:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.497 seconds; current allocated memory: 188.416 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 188.417 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 194.613 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 202.483 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 230.973 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 237.864 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 6, Depth = 12, loop 'VITIS_LOOP_16_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 238.174 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 238.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 238.510 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 238.732 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_VITIS_LOOP_16_1' pipeline 'VITIS_LOOP_16_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_16_1/m_axi_bus_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_16_1/m_axi_bus_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_16_1/m_axi_bus_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_16_1/m_axi_bus_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_16_1/m_axi_bus_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_16_1/m_axi_bus_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_16_1/m_axi_bus_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_16_1/m_axi_bus_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_16_1/m_axi_bus_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_16_1/m_axi_bus_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_16_1/m_axi_bus_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_16_1/m_axi_bus_B_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_16_1/m_axi_bus_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_16_1/m_axi_bus_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_16_1/m_axi_bus_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_16_1/m_axi_bus_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_16_1/m_axi_bus_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_16_1/m_axi_bus_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_16_1/m_axi_bus_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_16_1/m_axi_bus_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_16_1/m_axi_bus_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_16_1/m_axi_bus_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_16_1/m_axi_bus_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_16_1/m_axi_bus_A_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_16_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.247 seconds; current allocated memory: 239.410 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.195 seconds; current allocated memory: 241.570 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.385 seconds; current allocated memory: 246.213 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.691 seconds; current allocated memory: 253.144 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 9.902 seconds; current allocated memory: 253.130 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 11.087 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_export -display_name=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -ipname=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_export -version=1.1
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_unroll -tripcount_threshold=2
INFO: [XFORM 203-502] Automatic unrolling enabled: cut-off trip count is 2.
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: config_export -display_name test_scalaire -ipname test_scalaire -rtl vhdl -version 1.1 -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: config_unroll -tripcount_threshold 2 
INFO: [XFORM 203-502] Automatic unrolling enabled: cut-off trip count is 2.
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.046 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test4.c' ... 
ERROR: [HLS 207-814] "AP data type can only be used in C++": C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_decl.h:93:2
ERROR: [HLS 207-814] "C++ is required to include this header file": C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:62:2
ERROR: [HLS 207-814] "C++ is required to include this header file": C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_ref.h:62:2
ERROR: [HLS 207-814] "C++ is required to include this header file": C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:71:2
ERROR: [HLS 207-814] "C++ is required to include this header file": C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_ref.h:62:2
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.405 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 1.629 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_export -display_name=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -ipname=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_export -version=1.1
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_unroll -tripcount_threshold=2
INFO: [XFORM 203-502] Automatic unrolling enabled: cut-off trip count is 2.
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: config_export -display_name test_scalaire -ipname test_scalaire -rtl vhdl -version 1.1 -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: config_unroll -tripcount_threshold 2 
INFO: [XFORM 203-502] Automatic unrolling enabled: cut-off trip count is 2.
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test4.c' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test4.c:9:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.069 seconds; current allocated memory: 186.954 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 255 and bit width 32 in loop 'VITIS_LOOP_14_1'(mk1/test4.c:14:19) has been inferred on port 'bus_A'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test4.c:14:19)
INFO: [HLS 214-115] Multiple burst reads of length 255 and bit width 32 in loop 'VITIS_LOOP_14_1'(mk1/test4.c:14:19) has been inferred on port 'bus_B'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test4.c:14:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.549 seconds; current allocated memory: 188.289 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 188.290 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.052 seconds; current allocated memory: 189.375 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.054 seconds; current allocated memory: 188.648 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 209.008 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 210.899 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_14_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_14_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 6, Depth = 12, loop 'VITIS_LOOP_14_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 211.208 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 211.382 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 211.544 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 211.766 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_14_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_VITIS_LOOP_14_1' pipeline 'VITIS_LOOP_14_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_14_1/m_axi_bus_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_14_1/m_axi_bus_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_14_1/m_axi_bus_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_14_1/m_axi_bus_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_14_1/m_axi_bus_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_14_1/m_axi_bus_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_14_1/m_axi_bus_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_14_1/m_axi_bus_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_14_1/m_axi_bus_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_14_1/m_axi_bus_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_14_1/m_axi_bus_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_14_1/m_axi_bus_B_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_14_1/m_axi_bus_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_14_1/m_axi_bus_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_14_1/m_axi_bus_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_14_1/m_axi_bus_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_14_1/m_axi_bus_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_14_1/m_axi_bus_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_14_1/m_axi_bus_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_14_1/m_axi_bus_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_14_1/m_axi_bus_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_14_1/m_axi_bus_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_14_1/m_axi_bus_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_14_1/m_axi_bus_A_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_14_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.251 seconds; current allocated memory: 212.443 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.197 seconds; current allocated memory: 214.640 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.384 seconds; current allocated memory: 219.297 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.694 seconds; current allocated memory: 226.213 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 6.986 seconds; current allocated memory: 226.199 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 8.18 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_export -display_name=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -ipname=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_export -version=1.1
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_unroll -tripcount_threshold=2
INFO: [XFORM 203-502] Automatic unrolling enabled: cut-off trip count is 2.
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: config_export -display_name test_scalaire -ipname test_scalaire -rtl vhdl -version 1.1 -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: config_unroll -tripcount_threshold 2 
INFO: [XFORM 203-502] Automatic unrolling enabled: cut-off trip count is 2.
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.049 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'mk1/test4.c' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: mk1/test4.c:9:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.832 seconds; current allocated memory: 186.905 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'VITIS_LOOP_14_1'(mk1/test4.c:14:19) has been inferred on port 'bus_A'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test4.c:14:19)
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'VITIS_LOOP_14_1'(mk1/test4.c:14:19) has been inferred on port 'bus_B'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mk1/test4.c:14:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.514 seconds; current allocated memory: 188.240 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.047 seconds; current allocated memory: 188.241 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.204 seconds; current allocated memory: 189.326 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 188.599 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 208.992 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 210.947 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'test_scalaire' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire_Pipeline_VITIS_LOOP_14_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_14_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 6, Depth = 12, loop 'VITIS_LOOP_14_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.246 seconds; current allocated memory: 211.272 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 211.446 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 211.594 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 211.845 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire_Pipeline_VITIS_LOOP_14_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_scalaire_Pipeline_VITIS_LOOP_14_1' pipeline 'VITIS_LOOP_14_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_14_1/m_axi_bus_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_14_1/m_axi_bus_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_14_1/m_axi_bus_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_14_1/m_axi_bus_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_14_1/m_axi_bus_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_14_1/m_axi_bus_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_14_1/m_axi_bus_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_14_1/m_axi_bus_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_14_1/m_axi_bus_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_14_1/m_axi_bus_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_14_1/m_axi_bus_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_14_1/m_axi_bus_B_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_14_1/m_axi_bus_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_14_1/m_axi_bus_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_14_1/m_axi_bus_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_14_1/m_axi_bus_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_14_1/m_axi_bus_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_14_1/m_axi_bus_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_14_1/m_axi_bus_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_14_1/m_axi_bus_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_14_1/m_axi_bus_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_14_1/m_axi_bus_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_14_1/m_axi_bus_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_scalaire_Pipeline_VITIS_LOOP_14_1/m_axi_bus_A_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire_Pipeline_VITIS_LOOP_14_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.443 seconds; current allocated memory: 212.522 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_scalaire' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/bus_res' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test_scalaire/res' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test_scalaire' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'res' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_scalaire'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.274 seconds; current allocated memory: 214.690 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.471 seconds; current allocated memory: 219.332 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.157 seconds; current allocated memory: 226.292 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for test_scalaire.
INFO: [VLOG 209-307] Generating Verilog RTL for test_scalaire.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 10.022 seconds; current allocated memory: 226.279 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 11.642 seconds; peak allocated memory: 1.052 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_export -display_name=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -ipname=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_export -version=1.1
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_unroll -tripcount_threshold=2
INFO: [XFORM 203-502] Automatic unrolling enabled: cut-off trip count is 2.
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: config_export -display_name test_scalaire -ipname test_scalaire -rtl vhdl -version 1.1 -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: config_unroll -tripcount_threshold 2 
INFO: [XFORM 203-502] Automatic unrolling enabled: cut-off trip count is 2.
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -version 1.1 -display_name test_scalaire 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file mk1/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 15.909 seconds; current allocated memory: 194.282 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -unsafe_math_optimizations=1
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1464] Running solution command: config_export -display_name=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=test_scalaire
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=1.2
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_unroll -tripcount_threshold=2
INFO: [XFORM 203-502] Automatic unrolling enabled: cut-off trip count is 2.
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: config_export -display_name test_scalaire -format ip_catalog -ipname test_scalaire -rtl verilog -version 1.2 -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: config_unroll -tripcount_threshold 2 
INFO: [XFORM 203-502] Automatic unrolling enabled: cut-off trip count is 2.
INFO: [HLS 200-1510] Running: set_directive_top -name test_scalaire test_scalaire 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -version 1.1 -display_name test_scalaire 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file mk1/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 14.803 seconds; current allocated memory: 194.297 MB.
