Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=/home/esl22/git/ESL_lab/fpga_ip_demo/ --output-directory=/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/ --report-file=bsf:/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system.bsf --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE22F17C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system.qsys
Progress: Loading fpga_ip_demo/nios2_system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.1]
Progress: Parameterizing module clk_0
Progress: Adding clk_1 [clock_source 13.1]
Progress: Parameterizing module clk_1
Progress: Adding clk_2 [clock_source 13.1]
Progress: Parameterizing module clk_2
Progress: Adding onchip_mem [altera_avalon_onchip_memory2 13.1]
Progress: Parameterizing module onchip_mem
Progress: Adding cpu [altera_nios2_qsys 13.1]
Progress: Parameterizing module cpu
Progress: Adding jtag_uart [altera_avalon_jtag_uart 13.1]
Progress: Parameterizing module jtag_uart
Progress: Adding sys_clk_timer [altera_avalon_timer 13.1]
Progress: Parameterizing module sys_clk_timer
Progress: Adding sysid [altera_avalon_sysid_qsys 13.1]
Progress: Parameterizing module sysid
Progress: Adding led_pio [altera_avalon_pio 13.1]
Progress: Parameterizing module led_pio
Progress: Adding esl_bus_demo_0 [esl_bus_demo 1.0]
Progress: Parameterizing module esl_bus_demo_0
Progress: Adding esl_encoder_0 [esl_encoder 1.0]
Progress: Parameterizing module esl_encoder_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios2_system.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: nios2_system.sysid: Time stamp will be automatically updated when this component is generated.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=/home/esl22/git/ESL_lab/fpga_ip_demo/ --output-directory=/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/ --file-set=QUARTUS_SYNTH --report-file=html:/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system.html --report-file=sopcinfo:/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system.sopcinfo --report-file=cmp:/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system.cmp --report-file=qip:/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/nios2_system.qip --report-file=svd --report-file=regmap:/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/nios2_system.regmap --report-file=debuginfo:/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/nios2_system.debuginfo --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE22F17C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=/home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system.qsys --language=VHDL
Progress: Loading fpga_ip_demo/nios2_system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.1]
Progress: Parameterizing module clk_0
Progress: Adding clk_1 [clock_source 13.1]
Progress: Parameterizing module clk_1
Progress: Adding clk_2 [clock_source 13.1]
Progress: Parameterizing module clk_2
Progress: Adding onchip_mem [altera_avalon_onchip_memory2 13.1]
Progress: Parameterizing module onchip_mem
Progress: Adding cpu [altera_nios2_qsys 13.1]
Progress: Parameterizing module cpu
Progress: Adding jtag_uart [altera_avalon_jtag_uart 13.1]
Progress: Parameterizing module jtag_uart
Progress: Adding sys_clk_timer [altera_avalon_timer 13.1]
Progress: Parameterizing module sys_clk_timer
Progress: Adding sysid [altera_avalon_sysid_qsys 13.1]
Progress: Parameterizing module sysid
Progress: Adding led_pio [altera_avalon_pio 13.1]
Progress: Parameterizing module led_pio
Progress: Adding esl_bus_demo_0 [esl_bus_demo 1.0]
Progress: Parameterizing module esl_bus_demo_0
Progress: Adding esl_encoder_0 [esl_encoder 1.0]
Progress: Parameterizing module esl_encoder_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios2_system.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: nios2_system.sysid: Time stamp will be automatically updated when this component is generated.
Info: nios2_system: Generating nios2_system "nios2_system" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 7 modules, 22 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 7 modules, 20 connections
Info: merlin_translator_transform: After transform: 15 modules, 44 connections
Info: merlin_domain_transform: After transform: 30 modules, 122 connections
Info: merlin_router_transform: After transform: 38 modules, 146 connections
Info: merlin_traffic_limiter_transform: After transform: 39 modules, 150 connections
Info: merlin_network_to_switch_transform: After transform: 54 modules, 182 connections
Info: limiter_update_transform: After transform: 54 modules, 183 connections
Info: merlin_clock_and_reset_bridge_transform: After transform: 56 modules, 238 connections
Info: merlin_hierarchy_transform: After transform: 8 modules, 24 connections
Info: merlin_mm_transform: After transform: 8 modules, 24 connections
Info: merlin_interrupt_mapper_transform: After transform: 9 modules, 27 connections
Info: reset_adaptation_transform: After transform: 11 modules, 36 connections
Info: onchip_mem: Starting RTL generation for module 'nios2_system_onchip_mem'
Info: onchip_mem:   Generation command is [exec /opt/altera/13.1/quartus/linux/perl/bin/perl -I /opt/altera/13.1/quartus/linux/perl/lib -I /opt/altera/13.1/quartus/sopc_builder/bin/europa -I /opt/altera/13.1/quartus/sopc_builder/bin/perl_lib -I /opt/altera/13.1/quartus/sopc_builder/bin -I /opt/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /opt/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios2_system_onchip_mem --dir=/tmp/alt8757_3255577106177264260.dir/0013_onchip_mem_gen/ --quartus_dir=/opt/altera/13.1/quartus --verilog --config=/tmp/alt8757_3255577106177264260.dir/0013_onchip_mem_gen//nios2_system_onchip_mem_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_mem: Done RTL generation for module 'nios2_system_onchip_mem'
Info: onchip_mem: "nios2_system" instantiated altera_avalon_onchip_memory2 "onchip_mem"
Info: cpu: Starting RTL generation for module 'nios2_system_cpu'
Info: cpu:   Generation command is [exec /opt/altera/13.1/quartus/linux/eperlcmd -I /opt/altera/13.1/quartus/linux/perl/lib -I /opt/altera/13.1/quartus/sopc_builder/bin/europa -I /opt/altera/13.1/quartus/sopc_builder/bin/perl_lib -I /opt/altera/13.1/quartus/sopc_builder/bin -I /opt/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I /opt/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I /opt/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I /opt/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- /opt/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=nios2_system_cpu --dir=/tmp/alt8757_3255577106177264260.dir/0014_cpu_gen/ --quartus_dir=/opt/altera/13.1/quartus --verilog --config=/tmp/alt8757_3255577106177264260.dir/0014_cpu_gen//nios2_system_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2021.05.10 17:04:54 (*) Starting Nios II generation
Info: cpu: # 2021.05.10 17:04:54 (*)   Checking for plaintext license.
Info: cpu: # 2021.05.10 17:04:55 (*)   Plaintext license not found.
Info: cpu: # 2021.05.10 17:04:55 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2021.05.10 17:04:57 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: cpu: # 2021.05.10 17:04:57 (*)   Elaborating CPU configuration settings
Info: cpu: # 2021.05.10 17:04:57 (*)   Creating all objects for CPU
Info: cpu: # 2021.05.10 17:04:58 (*)     Pipeline frontend
Info: cpu: # 2021.05.10 17:05:00 (*)   Generating RTL from CPU objects
Info: cpu: # 2021.05.10 17:05:03 (*)   Creating encrypted RTL
Info: cpu: # 2021.05.10 17:05:03 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'nios2_system_cpu'
Info: cpu: "nios2_system" instantiated altera_nios2_qsys "cpu"
Info: jtag_uart: Starting RTL generation for module 'nios2_system_jtag_uart'
Info: jtag_uart:   Generation command is [exec /opt/altera/13.1/quartus/linux/perl/bin/perl -I /opt/altera/13.1/quartus/linux/perl/lib -I /opt/altera/13.1/quartus/sopc_builder/bin/europa -I /opt/altera/13.1/quartus/sopc_builder/bin/perl_lib -I /opt/altera/13.1/quartus/sopc_builder/bin -I /opt/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /opt/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios2_system_jtag_uart --dir=/tmp/alt8757_3255577106177264260.dir/0015_jtag_uart_gen/ --quartus_dir=/opt/altera/13.1/quartus --verilog --config=/tmp/alt8757_3255577106177264260.dir/0015_jtag_uart_gen//nios2_system_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'nios2_system_jtag_uart'
Info: jtag_uart: "nios2_system" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: sys_clk_timer: Starting RTL generation for module 'nios2_system_sys_clk_timer'
Info: sys_clk_timer:   Generation command is [exec /opt/altera/13.1/quartus/linux//perl/bin/perl -I /opt/altera/13.1/quartus/linux//perl/lib -I /opt/altera/13.1/quartus/sopc_builder/bin/europa -I /opt/altera/13.1/quartus/sopc_builder/bin/perl_lib -I /opt/altera/13.1/quartus/sopc_builder/bin -I /opt/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /opt/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=nios2_system_sys_clk_timer --dir=/tmp/alt8757_3255577106177264260.dir/0016_sys_clk_timer_gen/ --quartus_dir=/opt/altera/13.1/quartus --verilog --config=/tmp/alt8757_3255577106177264260.dir/0016_sys_clk_timer_gen//nios2_system_sys_clk_timer_component_configuration.pl  --do_build_sim=0  ]
Info: sys_clk_timer: Done RTL generation for module 'nios2_system_sys_clk_timer'
Info: sys_clk_timer: "nios2_system" instantiated altera_avalon_timer "sys_clk_timer"
Info: sysid: "nios2_system" instantiated altera_avalon_sysid_qsys "sysid"
Info: esl_encoder_0: "nios2_system" instantiated esl_encoder "esl_encoder_0"
Info: pipeline_bridge_swap_transform: After transform: 49 modules, 164 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 49 modules, 164 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 49 modules, 164 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 49 modules, 164 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 49 modules, 164 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 49 modules, 164 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 49 modules, 164 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 49 modules, 164 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 49 modules, 164 connections
Info: mm_interconnect_0: "nios2_system" instantiated altera_merlin_interconnect_wrapper "mm_interconnect_0"
Info: irq_mapper: "nios2_system" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "nios2_system" instantiated altera_reset_controller "rst_controller"
Info: cpu_instruction_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "cpu_instruction_master_translator"
Info: cpu_jtag_debug_module_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "cpu_jtag_debug_module_translator"
Info: cpu_instruction_master_translator_avalon_universal_master_0_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "cpu_instruction_master_translator_avalon_universal_master_0_agent"
Info: cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "mm_interconnect_0" instantiated altera_merlin_router "addr_router"
Info: addr_router_001: "mm_interconnect_0" instantiated altera_merlin_router "addr_router_001"
Info: id_router: "mm_interconnect_0" instantiated altera_merlin_router "id_router"
Info: id_router_002: "mm_interconnect_0" instantiated altera_merlin_router "id_router_002"
Info: limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "limiter"
Info: Reusing file /home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/altera_avalon_sc_fifo.v
Info: cmd_xbar_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info: cmd_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: cmd_xbar_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux_002"
Info: Reusing file /home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_002"
Info: rsp_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file /home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_xbar_mux_001"
Info: Reusing file /home/esl22/git/ESL_lab/fpga_ip_demo/nios2_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: nios2_system: Done "nios2_system" with 28 modules, 47 files, 1103739 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
