
*********************************************************************
                         ROUTER-LOG
*********************************************************************

NEW ROUTE on C:/USERS/YOYOL/DESKTOP/FACULTATE/allegro/t26-3.brd
Started on   Thu May 28 17:39:28 2020

---------------------------------------------------------------------
Statistics at the Start of the Route:
----------------------------

    Board Statistics:
    -----------------
        Components:  Placed 16  Unplaced 0  Total 16
        Nets:  W/Rats 9  No/Rats 0  Total 9
        Pins:  W/Rats 30  No/Rats 0  Unused 9  Unplaced 0  Total 39
        Equivalent ICs (1 pin = 1/14 EIC)  2
        Router Keepin (in) (0.1000,0.1000) by (1.9000,1.4000)
        Board area (sq in)  2.3
        Board density (sq in/EIC) 0.840

    Connection Statistics:        W/Rats      No/Rats      Total
    ----------------------        ------      -------      -----
        Connections                 21           0           21
        Already Connected           20           0           20
        Missing Connections          1           0            1
        Connection Completion       95.24%       0.00%       95.24%
        Manh Distance (inches)       9.20
        Etch Length (inches)        10.78        0.00        10.78
        Number of vias		     0           0            0
        Vias per Connection          0.00        0.00         0.00
        Smd pins with attached clines                         0



---------------------------------------------------------------------
General Routing Parameters
--------------------------

    Checkpoint at:  Last step 1:  Last execution 1
    Overwrite router.log
    Auto Save ON
    Dynamic Control OFF
    Direct Path Router OFF
    Component Orientation  HORIZONTAL
    Order Connections Short First
    Max net priority 0
    Corner type: 45
    Side Entry ALLOWED
    DO NOT FORCE to Pin Escape
    Ripup/Cleanup Pin Escapes OFF
    Via Preference OFF


---------------------------------------------------------------------
Layers and Drc Rules
--------------------

    Subclass                          Spacing       Line Width
    Idx Name                Dir   ll    lv    vv    Def   Neck    Via    Max45
    --- ----                ---   --    --    --    ---   ----    ---    ---
     1  TOP                  H  5.00  5.00  5.00   5.00  5.00   24.00  25.00
        X grids:     25.00  Offset: 0.00
        Y grids:     25.00  Offset: 0.00
    --- ----                ---   --    --    --    ---   ----    ---    ---
     2  BOTTOM               V  5.00  5.00  5.00   5.00  5.00   24.00  25.00
        X grids:     25.00  Offset: 0.00
        Y grids:     25.00  Offset: 0.00

    ATTEMPTS: 0 this step: 0 skips:  
    count_invalid 0 in 0  0:0:0 hours
---------------------------------------------------------------------
Statistics at the End of the Route:
----------------------------


    Connection Statistics:        W/Rats      No/Rats      Total
    ----------------------        ------      -------      -----
        Connections                 21           0           21
        Already Connected           20           0           20
        Missing Connections          1           0            1
        Connection Completion       95.24%       0.00%       95.24%
        Etch Length (inches)        10.78        0.00        10.78
        Number of vias		     0           0            0
        Vias per Connection          0.00        0.00         0.00
        Smd pins with attached clines                         0



    Total cpu time - 0:0:17 hours
    Total elapsed time - 427:27:48 hours
    Invalid Count Time: 0 0:0:0 hours
    Route ended on  Thu May 28 17:39:28 2020
