/* Generated by Yosys 0.18+10 (git sha1 4e7e49d4d, gcc 11.2.1 -fPIC -Os) */

module serdes_top(clk, rst, D, Q, clk_select);
  input D;
  output Q;
  input clk;
  input clk_select;
  input rst;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:12.23-12.24" *)
  wire _00_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:13.13-13.14" *)
  wire _01_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:12.23-12.24" *)
  wire [1:0] _02_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:13.13-13.14" *)
  wire _03_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:12.23-12.24" *)
  wire [1:0] _04_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:13.13-13.14" *)
  wire _05_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:12.23-12.24" *)
  wire [1:0] _06_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:13.13-13.14" *)
  wire _07_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:12.23-12.24" *)
  wire [1:0] _08_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:13.13-13.14" *)
  wire _09_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:12.23-12.24" *)
  wire [1:0] _10_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:13.13-13.14" *)
  wire _11_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:12.23-12.24" *)
  wire [1:0] _12_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:13.13-13.14" *)
  wire _13_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:12.23-12.24" *)
  wire _14_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:13.13-13.14" *)
  wire _15_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:12.23-12.24" *)
  wire [1:0] _16_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:13.13-13.14" *)
  wire _17_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:12.23-12.24" *)
  wire [2:0] _18_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:13.13-13.14" *)
  wire _19_;
  wire _20_;
  wire _21_;
  (* keep = 32'h00000001 *)
  wire _22_;
  wire _23_;
  wire _24_;
  wire _25_;
  wire _26_;
  wire _27_;
  wire _28_;
  (* src = "/nfs_scratch/scratch/litex/sarmad_salman/practice/ep5/top/top.v:129.11-129.12" *)
  (* src = "/nfs_scratch/scratch/litex/sarmad_salman/practice/ep5/top/top.v:129.11-129.12" *)
  wire D;
  (* src = "/nfs_scratch/scratch/litex/sarmad_salman/practice/ep5/top/top.v:130.12-130.13" *)
  (* src = "/nfs_scratch/scratch/litex/sarmad_salman/practice/ep5/top/top.v:130.12-130.13" *)
  wire Q;
  (* src = "/nfs_scratch/scratch/litex/sarmad_salman/practice/ep5/top/top.v:140.6-140.27" *)
  (* unused_bits = "0" *)
  wire channel_bond_sync_out;
  (* src = "/nfs_scratch/scratch/litex/sarmad_salman/practice/ep5/top/top.v:127.11-127.14" *)
  (* src = "/nfs_scratch/scratch/litex/sarmad_salman/practice/ep5/top/top.v:127.11-127.14" *)
  wire clk;
  (* src = "/nfs_scratch/scratch/litex/sarmad_salman/practice/ep5/top/top.v:198.8-198.15" *)
  wire clk_buf;
  (* src = "/nfs_scratch/scratch/litex/sarmad_salman/practice/ep5/top/top.v:271.13-271.20" *)
  wire clk_mux;
  (* src = "/nfs_scratch/scratch/litex/sarmad_salman/practice/ep5/top/top.v:142.26-142.37" *)
  wire clk_mux_sel;
  (* src = "/nfs_scratch/scratch/litex/sarmad_salman/practice/ep5/top/top.v:142.6-142.14" *)
  wire clk_out1;
  (* src = "/nfs_scratch/scratch/litex/sarmad_salman/practice/ep5/top/top.v:142.16-142.24" *)
  wire clk_out2;
  (* src = "/nfs_scratch/scratch/litex/sarmad_salman/practice/ep5/top/top.v:131.11-131.21" *)
  (* src = "/nfs_scratch/scratch/litex/sarmad_salman/practice/ep5/top/top.v:131.11-131.21" *)
  wire clk_select;
  (* src = "/nfs_scratch/scratch/litex/sarmad_salman/practice/ep5/top/top.v:136.26-136.31" *)
  wire d_buf;
  (* keep = 32'h00000001 *)
  wire [2:0] data_register;
  (* src = "/nfs_scratch/scratch/litex/sarmad_salman/practice/ep5/top/top.v:137.21-137.29" *)
  (* unused_bits = "3" *)
  wire [3:0] des_data;
  (* src = "/nfs_scratch/scratch/litex/sarmad_salman/practice/ep5/top/top.v:276.16-276.25" *)
  (* unused_bits = "0" *)
  wire dpa_error;
  (* src = "/nfs_scratch/scratch/litex/sarmad_salman/practice/ep5/top/top.v:275.15-275.23" *)
  (* unused_bits = "0" *)
  wire dpa_lock;
  (* src = "/nfs_scratch/scratch/litex/sarmad_salman/practice/ep5/top/top.v:136.6-136.14" *)
  wire fast_clk;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/litex/sarmad_salman/practice/ep5/top/top.v:144.5-144.13" *)
  wire fifo_rst;
  (* src = "/nfs_scratch/scratch/litex/sarmad_salman/practice/ep5/top/top.v:143.6-143.15" *)
  wire load_data;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/litex/sarmad_salman/practice/ep5/top/top.v:139.5-139.11" *)
  wire loaded;
  (* src = "/nfs_scratch/scratch/litex/sarmad_salman/practice/ep5/top/top.v:145.6-145.12" *)
  wire out_en;
  (* src = "/nfs_scratch/scratch/litex/sarmad_salman/practice/ep5/top/top.v:136.16-136.24" *)
  wire pll_lock;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/litex/sarmad_salman/practice/ep5/top/top.v:138.35-138.48" *)
  wire [3:0] processedData;
  (* src = "/nfs_scratch/scratch/litex/sarmad_salman/practice/ep5/top/top.v:128.11-128.14" *)
  (* src = "/nfs_scratch/scratch/litex/sarmad_salman/practice/ep5/top/top.v:128.11-128.14" *)
  wire rst;
  (* src = "/nfs_scratch/scratch/litex/sarmad_salman/practice/ep5/top/top.v:220.8-220.15" *)
  wire rst_buf;
  (* src = "/nfs_scratch/scratch/litex/sarmad_salman/practice/ep5/top/top.v:297.8-297.16" *)
  wire ser_data;
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) _29_ (
    .Y(fifo_rst),
    .A(_22_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre _30_ (
    .C(clk_mux),
    .D(_27_),
    .E(_21_),
    .Q(data_register[1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre _31_ (
    .C(clk_mux),
    .D(_28_),
    .E(_21_),
    .Q(data_register[2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre _32_ (
    .C(clk_mux),
    .D(_20_),
    .E(_21_),
    .Q(loaded),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  dffre _33_ (
    .C(clk_mux),
    .D(_20_),
    .E(1'h1),
    .Q(_22_),
    .R(_20_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  dffre _34_ (
    .C(clk_mux),
    .D(_20_),
    .E(1'h1),
    .Q(processedData[0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  dffre _35_ (
    .C(clk_mux),
    .D(_23_),
    .E(1'h1),
    .Q(processedData[1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  dffre _36_ (
    .C(clk_mux),
    .D(_24_),
    .E(1'h1),
    .Q(processedData[2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  dffre _37_ (
    .C(clk_mux),
    .D(_25_),
    .E(1'h1),
    .Q(processedData[3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) _38_ (
    .Y(_28_),
    .A({ des_data[2], rst_buf })
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) _39_ (
    .Y(_26_),
    .A({ des_data[0], rst_buf })
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) _40_ (
    .Y(_23_),
    .A({ data_register[0], rst_buf })
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hac)
  ) _41_ (
    .Y(clk_mux),
    .A({ clk_mux_sel, clk_out2, clk_out1 })
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) _42_ (
    .Y(_27_),
    .A({ des_data[1], rst_buf })
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'he)
  ) _43_ (
    .Y(_21_),
    .A({ rst_buf, load_data })
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  dffre _44_ (
    .C(clk_mux),
    .D(_26_),
    .E(_21_),
    .Q(data_register[0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) _45_ (
    .Y(_20_),
    .A(rst_buf)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) _46_ (
    .Y(_24_),
    .A({ data_register[1], rst_buf })
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_12_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) _47_ (
    .Y(_25_),
    .A({ data_register[2], rst_buf })
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/litex/sarmad_salman/practice/ep5/top/top.v:193.1-199.3" *)
  I_BUF i_buf_inst (
    .EN(1'h1),
    .I(clk),
    .O(clk_buf)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/litex/sarmad_salman/practice/ep5/top/top.v:205.1-211.3" *)
  I_BUF  i_buf_inst0 (
    .EN(1'h1),
    .I(D),
    .O(d_buf)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/litex/sarmad_salman/practice/ep5/top/top.v:215.1-221.3" *)
  I_BUF  i_buf_inst1 (
    .EN(1'h1),
    .I(rst),
    .O(rst_buf)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/litex/sarmad_salman/practice/ep5/top/top.v:225.1-231.3" *)
  I_BUF  i_buf_inst2 (
    .EN(1'h1),
    .I(clk_select),
    .O(clk_mux_sel)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/litex/sarmad_salman/practice/ep5/top/top.v:261.1-279.3" *)
  I_SERDES  i_serdes_inst (
    .BITSLIP_ADJ(1'h0),
    .CLK_IN(clk_mux),
    .CLK_OUT(clk_out1),
    .D(d_buf),
    .DATA_VALID(load_data),
    .DPA_ERROR(dpa_error),
    .DPA_LOCK(dpa_lock),
    .EN(1'h1),
    .FIFO_RST(fifo_rst),
    .PLL_FAST_CLK(fast_clk),
    .PLL_LOCK(pll_lock),
    .Q(des_data),
    .RST(rst_buf)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/litex/sarmad_salman/practice/ep5/top/top.v:294.1-300.3" *)
  O_BUFT  o_buft_inst (
    .I(ser_data),
    .O(Q),
    .T(out_en)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/litex/sarmad_salman/practice/ep5/top/top.v:306.1-323.3" *)
  O_SERDES  o_serdes_inst (
    .CHANNEL_BOND_SYNC_IN(1'h0),
    .CHANNEL_BOND_SYNC_OUT(channel_bond_sync_out),
    .CLK_EN(1'h1),
    .CLK_IN(clk_mux),
    .CLK_OUT(clk_out2),
    .D(processedData),
    .LOAD_WORD(loaded),
    .OE(out_en),
    .PLL_FAST_CLK(fast_clk),
    .PLL_LOCK(pll_lock),
    .Q(ser_data),
    .RST(rst_buf)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/litex/sarmad_salman/practice/ep5/top/top.v:236.1-257.3" *)
  PLL  pll_inst (
    .CLK_IN(clk_buf),
    .GEARBOX_FAST_CLK(fast_clk),
    .LOCK(pll_lock),
    .PLL_EN(1'h1)
  );
endmodule