// Seed: 2793183822
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output supply1 id_1;
  assign id_1 = id_6 == -1;
endmodule
module module_1 #(
    parameter id_0  = 32'd34,
    parameter id_22 = 32'd98,
    parameter id_29 = 32'd91,
    parameter id_4  = 32'd76
) (
    output wire _id_0,
    output uwire id_1
    , _id_29,
    input supply1 id_2,
    input supply1 id_3,
    output supply0 _id_4,
    input wand id_5,
    input supply1 id_6,
    output wand id_7,
    input tri id_8,
    input uwire id_9,
    output wire id_10,
    input supply1 id_11
    , id_30,
    output supply0 id_12,
    output tri1 id_13,
    output uwire id_14,
    input wor id_15,
    input tri1 id_16,
    input supply0 id_17,
    output wand id_18,
    output wand id_19,
    input wor id_20,
    output tri0 id_21,
    input uwire _id_22,
    output wor id_23,
    input uwire id_24
    , id_31,
    input wor id_25,
    input supply1 id_26,
    output wor id_27
);
  logic id_32[-1  ==  id_0 : id_4];
  module_0 modCall_1 (
      id_31,
      id_30,
      id_32,
      id_32,
      id_31,
      id_32,
      id_31,
      id_32
  );
  function automatic void id_33;
    input [id_29 : id_22] id_34;
  endfunction
  wire [-1 : 'b0] id_35;
  initial begin
    id_33(id_31);
  end
endmodule
