Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Thu May 22 15:38:52 2025
| Host         : vid-Legion-5-15ACH6H running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
| Design       : system_wrapper
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   183 |
|    Minimum number of control sets                        |   183 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   745 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   183 |
| >= 0 to < 4        |    76 |
| >= 4 to < 6        |    15 |
| >= 6 to < 8        |    11 |
| >= 8 to < 10       |    13 |
| >= 10 to < 12      |    12 |
| >= 12 to < 14      |     3 |
| >= 14 to < 16      |     1 |
| >= 16              |    52 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             513 |          183 |
| No           | No                    | Yes                    |             122 |           39 |
| No           | Yes                   | No                     |             783 |          315 |
| Yes          | No                    | No                     |             426 |          106 |
| Yes          | No                    | Yes                    |              15 |            9 |
| Yes          | Yes                   | No                     |            1412 |          458 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                       Clock Signal                       |                                                                                             Enable Signal                                                                                             |                                                                               Set/Reset Signal                                                                               | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  system_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                       | system_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/s_sc_areset_pipe                                                                                                      |                1 |              1 |         1.00 |
|  system_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                       | system_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/s_sc_areset_pipe                                                                                             |                1 |              1 |         1.00 |
|  system_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                       | system_i/smartconnect_0/inst/m02_nodes/m02_w_node/inst/s_sc_areset_pipe                                                                                                      |                1 |              1 |         1.00 |
|  system_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                       | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_0                                                         |                1 |              1 |         1.00 |
|  system_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                       | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.capture_1                                                 |                1 |              1 |         1.00 |
| ~system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      |                                                                                                                                                                                                       | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                                           |                1 |              1 |         1.00 |
|  system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                     | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                                                 |                1 |              1 |         1.00 |
|  system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                     | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0                                 |                1 |              1 |         1.00 |
|  system_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                       | system_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                      |                1 |              1 |         1.00 |
|  system_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                       | system_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/s_sc_areset_pipe                                                                                                     |                1 |              1 |         1.00 |
|  system_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                       | system_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/s_sc_areset_pipe                                                                                                      |                1 |              1 |         1.00 |
|  system_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                       | system_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/s_sc_areset_pipe                                                                                                     |                1 |              1 |         1.00 |
|  system_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                       | system_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/s_sc_areset_pipe                                                                                                      |                1 |              1 |         1.00 |
|  system_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                       | system_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/s_sc_areset_pipe                                                                                                      |                1 |              1 |         1.00 |
|  system_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                       | system_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                      |                1 |              1 |         1.00 |
| ~system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                       | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D                                                                                                               |                1 |              1 |         1.00 |
|  system_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                       | system_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/s_sc_areset_pipe                                                                                                     |                1 |              1 |         1.00 |
|  system_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                       | system_i/smartconnect_0/inst/m02_nodes/m02_b_node/inst/s_sc_areset_pipe                                                                                                      |                1 |              1 |         1.00 |
|  system_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                       | system_i/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/s_sc_areset_pipe                                                                                                     |                1 |              1 |         1.00 |
|  system_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                       | system_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                     |                1 |              1 |         1.00 |
|  system_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                       | system_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                      |                1 |              1 |         1.00 |
|  system_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                       | system_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                     |                1 |              1 |         1.00 |
|  system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                     | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_n_0                                 |                1 |              1 |         1.00 |
|  system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                     | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg_0                                    |                1 |              1 |         1.00 |
|  system_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                       | system_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                      |                1 |              1 |         1.00 |
|  system_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                       | system_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/s_sc_areset_pipe                                                                                             |                1 |              1 |         1.00 |
|  system_i/clk_wiz_1/inst/clk_out1                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/div_busy_reg[0]                                                                                                                  |                                                                                                                                                                              |                1 |              1 |         1.00 |
|  system_i/clk_wiz_1/inst/clk_out1                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                      | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.wb_fpu_result_i[31]_i_1_n_0                                                            |                1 |              1 |         1.00 |
|  system_i/clk_wiz_1/inst/clk_out1                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/E[0]                                                                                                  | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/ex_start_fpu_i_reg                                                |                1 |              1 |         1.00 |
|  system_i/clk_wiz_1/inst/clk_out1                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_start_div                                                                                         | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/MEM_Not_FPU_Op_reg_0[0]                                                            |                1 |              1 |         1.00 |
|  system_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                       | system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE0_I_i_1_n_0                                                                                                       |                1 |              1 |         1.00 |
|  system_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                       | system_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                     |                1 |              1 |         1.00 |
|  system_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                       | system_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                     |                1 |              1 |         1.00 |
|  system_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                       | system_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                      |                1 |              1 |         1.00 |
|  system_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                       | system_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                      |                1 |              1 |         1.00 |
|  system_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                       | system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0                                                                 |                1 |              1 |         1.00 |
|  system_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                       | system_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/s_sc_areset_pipe                                                                                            |                1 |              1 |         1.00 |
|  system_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                       | system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE1_I_i_1_n_0                                                                                                       |                1 |              1 |         1.00 |
|  system_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                       | system_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/s_sc_areset_pipe                                                                                            |                1 |              1 |         1.00 |
|  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0                                                                                                                                                   | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Functional_Reset                                                                                                                |                1 |              1 |         1.00 |
|  system_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                       | system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]_0                                                                 |                1 |              1 |         1.00 |
|  system_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                       | system_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/s_sc_areset_pipe                                                                                             |                1 |              1 |         1.00 |
|  system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                     | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                                         |                2 |              2 |         1.00 |
|  system_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                       | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/reset_pol                                                              |                1 |              3 |         3.00 |
|  system_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                       | system_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                |                1 |              3 |         3.00 |
|  system_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                       | system_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                 |                1 |              3 |         3.00 |
|  system_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                       | system_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                |                1 |              3 |         3.00 |
|  system_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                       | system_i/smartconnect_0/inst/m02_nodes/m02_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                 |                1 |              3 |         3.00 |
|  system_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                       | system_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                |                1 |              3 |         3.00 |
|  system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      |                                                                                                                                                                                                       |                                                                                                                                                                              |                3 |              3 |         1.00 |
|  system_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                       | system_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                 |                1 |              3 |         3.00 |
|  system_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                       | system_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                |                1 |              3 |         3.00 |
|  system_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                       | system_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                 |                1 |              3 |         3.00 |
|  system_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                       | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                       |                1 |              3 |         3.00 |
|  system_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                       | system_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                |                1 |              3 |         3.00 |
|  system_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                       | system_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                |                1 |              3 |         3.00 |
|  system_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                       | system_i/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                |                1 |              3 |         3.00 |
|  system_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                       | system_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                |                1 |              3 |         3.00 |
|  system_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                       | system_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                        |                1 |              3 |         3.00 |
|  system_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                       | system_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                 |                1 |              3 |         3.00 |
|  system_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                       | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                |                1 |              3 |         3.00 |
|  system_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                       | system_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                 |                1 |              3 |         3.00 |
|  system_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                       | system_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                        |                1 |              3 |         3.00 |
|  system_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                       | system_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                        |                1 |              3 |         3.00 |
|  system_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                       | system_i/smartconnect_0/inst/m02_nodes/m02_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                 |                1 |              3 |         3.00 |
|  system_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                       | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/mem_left_shift_4                                                          |                2 |              3 |         1.50 |
|  system_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                       | system_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                       |                1 |              3 |         3.00 |
|  system_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                       | system_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                       |                1 |              3 |         3.00 |
|  system_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                       | system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                |                1 |              3 |         3.00 |
|  system_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                       | system_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                 |                1 |              3 |         3.00 |
|  system_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                       | system_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                |                1 |              3 |         3.00 |
|  system_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                       | system_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                 |                1 |              3 |         3.00 |
|  system_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                       | system_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                |                1 |              3 |         3.00 |
|  system_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                       | system_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                 |                1 |              3 |         3.00 |
|  system_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                       | system_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                 |                1 |              3 |         3.00 |
|  system_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                       | system_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                 |                1 |              3 |         3.00 |
|  system_i/clk_wiz_1/inst/clk_out1                        | system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                  | system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                            |                1 |              4 |         4.00 |
|  system_i/clk_wiz_1/inst/clk_out1                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_PipeRun_i_reg_0[0]                                                                                                            | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                        |                1 |              4 |         4.00 |
|  system_i/clk_wiz_1/inst/clk_out1                        | system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                       | system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                   |                1 |              4 |         4.00 |
|  system_i/clk_wiz_1/inst/clk_out1                        | system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                    |                                                                                                                                                                              |                1 |              4 |         4.00 |
|  system_i/clk_wiz_1/inst/clk_out1                        | system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                                                         | system_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                     |                2 |              4 |         2.00 |
|  system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL                                                                                                                                                       | system_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                       |                1 |              4 |         4.00 |
|  system_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                       | system_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                   |                1 |              4 |         4.00 |
|  system_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                       | system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                             |                2 |              4 |         2.00 |
|  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0                                                                                                                                                  | system_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                       |                1 |              4 |         4.00 |
| ~system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      |                                                                                                                                                                                                       | system_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                       |                1 |              4 |         4.00 |
|  system_i/clk_wiz_1/inst/clk_out1                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                      | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_Async_Reset.sync_reset_reg_2[0]                                                                     |                1 |              5 |         5.00 |
|  system_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                       | system_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                                                 |                2 |              5 |         2.50 |
|  system_i/clk_wiz_1/inst/clk_out1                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_Halted                                                                                                                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                        |                2 |              5 |         2.50 |
|  system_i/clk_wiz_1/inst/clk_out1                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPGA_3.Gen_Bits[3].mem_fpu_norm_delay_Inst/E[0]                                                           | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                        |                2 |              5 |         2.50 |
|  system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                     |                                                                                                                                                                              |                3 |              5 |         1.67 |
|  system_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                       | system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                           |                3 |              6 |         2.00 |
|  system_i/clk_wiz_1/inst/clk_out1                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_float_operation_2                                                                                           |                                                                                                                                                                              |                2 |              6 |         3.00 |
|  system_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                       | system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                           |                3 |              6 |         2.00 |
|  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_3                                                                                                                                                   |                                                                                                                                                                              |                2 |              6 |         3.00 |
|  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sample_1                                                                                                                                 |                                                                                                                                                                              |                2 |              6 |         3.00 |
|  system_i/clk_wiz_1/inst/clk_out1                        | system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                       | system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                       |                1 |              6 |         6.00 |
|  system_i/clk_wiz_1/inst/clk_out1                        | system_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                                           | system_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear                                                                                                                           |                1 |              6 |         6.00 |
|  system_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                       | system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1_n_0                                                                              |                2 |              6 |         3.00 |
|  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_2                                                                                                                                                   |                                                                                                                                                                              |                3 |              6 |         2.00 |
|  system_i/clk_wiz_1/inst/clk_out1                        | system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                         | system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                   |                2 |              7 |         3.50 |
|  system_i/clk_wiz_1/inst/clk_out1                        | system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                    | system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                                           |                2 |              7 |         3.50 |
|  system_i/clk_wiz_1/inst/clk_out1                        | system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                       | system_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                     |                3 |              8 |         2.67 |
|  system_i/clk_wiz_1/inst/clk_out1                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/EX_Arith_Shift_reg_0                                                                       | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                        |                2 |              8 |         4.00 |
|  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                             |                                                                                                                                                                              |                2 |              8 |         4.00 |
|  system_i/clk_wiz_1/inst/clk_out1                        | system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                             |                                                                                                                                                                              |                1 |              8 |         8.00 |
|  system_i/clk_wiz_1/inst/clk_out1                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_conv_I1/E[0]                                                                             |                                                                                                                                                                              |                3 |              8 |         2.67 |
|  system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_10                                                                                                                               |                                                                                                                                                                              |                1 |              8 |         8.00 |
|  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc |                                                                                                                                                                              |                7 |              8 |         1.14 |
| ~system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                             |                                                                                                                                                                              |                2 |              8 |         4.00 |
|  system_i/clk_wiz_1/inst/clk_out1                        | system_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                         | system_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                     |                2 |              8 |         4.00 |
|  system_i/clk_wiz_1/inst/clk_out1                        | system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                       |                                                                                                                                                                              |                1 |              8 |         8.00 |
|  system_i/clk_wiz_1/inst/clk_out1                        | system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                           | system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                            |                2 |              8 |         4.00 |
|  system_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                       | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_conv_I1/fconv_op_2[0]_i_1_n_0                                   |                4 |              8 |         2.00 |
|  system_i/clk_wiz_1/inst/clk_out1                        | system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                       | system_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                     |                3 |              9 |         3.00 |
|  system_i/clk_wiz_1/inst/clk_out1                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.bt_clearing0                                                                                               | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/SR[0]                                      |                3 |             10 |         3.33 |
|  system_i/clk_wiz_1/inst/clk_out1                        | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1136]_i_1__0_n_0                                                                                                |                                                                                                                                                                              |                2 |             10 |         5.00 |
|  system_i/clk_wiz_1/inst/clk_out1                        | system_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/E[0]                       |                                                                                                                                                                              |                3 |             10 |         3.33 |
|  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg                                                                                       |                                                                                                                                                                              |                3 |             10 |         3.33 |
|  system_i/clk_wiz_1/inst/clk_out1                        | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                  |                                                                                                                                                                              |                2 |             10 |         5.00 |
|  system_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                       | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/in00                                                                               |                4 |             10 |         2.50 |
|  system_i/clk_wiz_1/inst/clk_out1                        | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1136]_i_1_n_0                                                                                                   |                                                                                                                                                                              |                2 |             10 |         5.00 |
|  system_i/clk_wiz_1/inst/clk_out1                        | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                  |                                                                                                                                                                              |                2 |             10 |         5.00 |
|  system_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                       | system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                            |                4 |             10 |         2.50 |
|  system_i/clk_wiz_1/inst/clk_out1                        | system_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/E[0]                       |                                                                                                                                                                              |                2 |             10 |         5.00 |
|  system_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                       | system_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                     |                4 |             11 |         2.75 |
|  system_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                       | system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                   |                4 |             11 |         2.75 |
|  system_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                       | system_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                     |                5 |             12 |         2.40 |
|  system_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                       | system_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/areset_r                                                                                     |                5 |             12 |         2.40 |
|  system_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                       | system_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/areset_r                                                                                     |                5 |             12 |         2.40 |
|  system_i/clk_wiz_1/inst/clk_out1                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/ex_start_fpu_i_reg                                                                         | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                        |                6 |             14 |         2.33 |
|  system_i/clk_wiz_1/inst/clk_out1                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/Using_FPGA.Native_2[0]                                                                           | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                        |                4 |             16 |         4.00 |
|  system_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                       | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                          |                8 |             18 |         2.25 |
|  system_i/clk_wiz_1/inst/clk_out1                        | system_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                           | system_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                     |                6 |             19 |         3.17 |
|  system_i/clk_wiz_1/inst/clk_out1                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                      | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                        |                7 |             21 |         3.00 |
|  system_i/clk_wiz_1/inst/clk_out1                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                      | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.wb_fpu_result_i[10]_i_1_n_0                                                            |                9 |             21 |         2.33 |
|  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 |                                                                                                                                                                                                       | system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_4                                                                                                                          |                5 |             23 |         4.60 |
|  system_i/clk_wiz_1/inst/clk_out1                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/ex_start_fpu_i_reg                                                                         |                                                                                                                                                                              |                6 |             24 |         4.00 |
|  system_i/clk_wiz_1/inst/clk_out1                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/E[0]                                                                                                  | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_reset_Q                                                                  |                5 |             24 |         4.80 |
|  system_i/clk_wiz_1/inst/clk_out1                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_R[0]_i_1_n_0                                                                                      |                                                                                                                                                                              |                4 |             24 |         6.00 |
|  system_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                       | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/MEM_Not_FPU_Op_reg_0[0]                                                            |               11 |             26 |         2.36 |
|  system_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                       | system_i/microblaze_0_axi_intc/U0/INTC_CORE_I/SR[0]                                                                                                                          |                7 |             27 |         3.86 |
|  system_i/clk_wiz_1/inst/clk_out1                        | system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                    | system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                                     |                6 |             28 |         4.67 |
|  system_i/clk_wiz_1/inst/clk_out1                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/E[0]                                     | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                        |               11 |             30 |         2.73 |
|  system_i/clk_wiz_1/inst/clk_out1                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.bt_write_delayslot_next                                                                                    | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                        |               12 |             30 |         2.50 |
|  system_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                       | system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                                     |               13 |             31 |         2.38 |
|  system_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                       | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_conv_I1/MEM_Int_Result_5[1]_i_1_n_0                             |               11 |             31 |         2.82 |
|  system_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                       | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/wb_dlmb_valid_read_data0                                                                                         |               14 |             32 |         2.29 |
|  system_i/clk_wiz_1/inst/clk_out1                        | system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE                                                                                                                                                  | system_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                     |                9 |             32 |         3.56 |
|  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK                                                                  |                                                                                                                                                                              |               12 |             32 |         2.67 |
|  system_i/clk_wiz_1/inst/clk_out1                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/E[0]                                                                                               | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_start_div                                                                                            |                8 |             32 |         4.00 |
|  system_i/clk_wiz_1/inst/clk_out1                        | system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/generateOutPre0_reg_0                                                                                                                               | system_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                     |                4 |             32 |         8.00 |
|  system_i/clk_wiz_1/inst/clk_out1                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                      | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_Async_Reset.sync_reset_reg[0]                                                                       |                8 |             32 |         4.00 |
|  system_i/clk_wiz_1/inst/clk_out1                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                                                       |               13 |             32 |         2.46 |
|  system_i/clk_wiz_1/inst/clk_out1                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                      | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.wb_mul32_result[15]_i_1_n_0 |                6 |             32 |         5.33 |
|  system_i/clk_wiz_1/inst/clk_out1                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_start_div                                                                                                                     |                                                                                                                                                                              |                8 |             32 |         4.00 |
|  system_i/clk_wiz_1/inst/clk_out1                        | system_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                    | system_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                     |                5 |             32 |         6.40 |
|  system_i/clk_wiz_1/inst/clk_out1                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                             | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                        |                9 |             32 |         3.56 |
|  system_i/clk_wiz_1/inst/clk_out1                        | system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                  | system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                   |               32 |             32 |         1.00 |
|  system_i/clk_wiz_1/inst/clk_out1                        | system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE_0                                                                                                                                                | system_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                     |                9 |             32 |         3.56 |
|  system_i/clk_wiz_1/inst/clk_out1                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_1[0]                                                                     | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                        |                7 |             32 |         4.57 |
|  system_i/clk_wiz_1/inst/clk_out1                        | system_i/microblaze_0_axi_intc/U0/INTC_CORE_I/irq                                                                                                                                                     |                                                                                                                                                                              |                5 |             32 |         6.40 |
|  system_i/clk_wiz_1/inst/clk_out1                        | system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_FF_I_1                                                                                                                     | system_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                     |                5 |             32 |         6.40 |
|  system_i/clk_wiz_1/inst/clk_out1                        | system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/s_axi_rvalid                                                                                              | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                        |                7 |             32 |         4.57 |
|  system_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                       | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_conv_I1/MEM_Flt_Exp_40                                          |               10 |             33 |         3.30 |
|  system_i/clk_wiz_1/inst/clk_out1                        | system_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/E[0]                                                               |                                                                                                                                                                              |               10 |             33 |         3.30 |
|  system_i/clk_wiz_1/inst/clk_out1                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Q0                                                                                                 | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_Async_Reset.sync_reset_reg_0[0]                                                                     |                9 |             33 |         3.67 |
|  system_i/clk_wiz_1/inst/clk_out1                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                      |                                                                                                                                                                              |                7 |             34 |         4.86 |
|  system_i/clk_wiz_1/inst/clk_out1                        | system_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/E[0]                        |                                                                                                                                                                              |                8 |             35 |         4.38 |
|  system_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                       | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_conv_I1/SR[0]                                                   |               13 |             35 |         2.69 |
|  system_i/clk_wiz_1/inst/clk_out1                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                                                   |               15 |             36 |         2.40 |
|  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0                                                                                                                                                   |                                                                                                                                                                              |                9 |             47 |         5.22 |
|  system_i/clk_wiz_1/inst/clk_out1                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/E[0]                                                                                             | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                        |               14 |             54 |         3.86 |
|  system_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                       | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/SR[0]                                                                              |               18 |             58 |         3.22 |
|  system_i/clk_wiz_1/inst/clk_out1                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_is_bs_instr_I_reg_0                                                                                  |               28 |             63 |         2.25 |
|  system_i/clk_wiz_1/inst/clk_out1                        | system_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                         |                                                                                                                                                                              |                8 |             64 |         8.00 |
|  system_i/clk_wiz_1/inst/clk_out1                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7/IReady_0                                                         |                                                                                                                                                                              |               12 |             79 |         6.58 |
|  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 |                                                                                                                                                                                                       |                                                                                                                                                                              |               31 |             81 |         2.61 |
|  system_i/clk_wiz_1/inst/clk_out1                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_reset_reg_0                                                                                                                   |                                                                                                                                                                              |               16 |            128 |         8.00 |
|  system_i/clk_wiz_1/inst/clk_out1                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                        |               76 |            236 |         3.11 |
|  system_i/clk_wiz_1/inst/clk_out1                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                       | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                        |               93 |            259 |         2.78 |
|  system_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                       | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                        |              130 |            342 |         2.63 |
|  system_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                       |                                                                                                                                                                              |              155 |            455 |         2.94 |
+----------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


