<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="kernel_stage0.cpp:15:26" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 301056 has been inferred" OldID="for.inc.i.load.8," ID="Y_dw_normseq" BundleName="gmem0" VarName="Y_dw_norm" LoopLoc="kernel_stage0.cpp:15:26" LoopName="VITIS_LOOP_15_2" ParentFunc="kernel_stage0" Length="301056" Direction="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="kernel_stage0.cpp:34:26" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 24 has been inferred" OldID="VITIS_LOOP_35_3.i.load.11," ID="Y_expandseq" BundleName="gmem1" VarName="Y_expand" LoopLoc="kernel_stage0.cpp:34:26" LoopName="VITIS_LOOP_34_2" ParentFunc="kernel_stage0" Length="24" Direction="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="kernel_stage0.cpp:34:26" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 24 has been inferred" OldID="VITIS_LOOP_35_3.i.store.21," ID="Y_sigmoidseq" BundleName="gmem2" VarName="Y_sigmoid" LoopLoc="kernel_stage0.cpp:34:26" LoopName="VITIS_LOOP_34_2" ParentFunc="kernel_stage0" Length="24" Direction="write"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="kernel_stage0.cpp:54:26" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 301056 has been inferred" OldID="for.inc.i50.load.6," ID="Y_dw_normseq119" BundleName="gmem0" VarName="Y_dw_norm" LoopLoc="kernel_stage0.cpp:54:26" LoopName="VITIS_LOOP_54_2" ParentFunc="kernel_stage0" Length="301056" Direction="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="kernel_stage0.cpp:54:26" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 301056 has been inferred" OldID="for.inc.i50.store.11," ID="Y_seseq" BundleName="gmem3" VarName="Y_se" LoopLoc="kernel_stage0.cpp:54:26" LoopName="VITIS_LOOP_54_2" ParentFunc="kernel_stage0" Length="301056" Direction="write"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="kernel_stage0.cpp:54:26" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 24 has been inferred" OldID="VITIS_LOOP_56_3.i.load.6," ID="Y_sigmoidseq120" BundleName="gmem2" VarName="Y_sigmoid" LoopLoc="kernel_stage0.cpp:54:26" LoopName="VITIS_LOOP_54_2" ParentFunc="kernel_stage0" Length="24" Direction="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="Pointwise_conv.cpp:25:17" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 576 has been inferred" OldID="for.inc.i64.load.13," ID="proj_conv_weightseq" BundleName="gmem" VarName="proj_conv_weight" LoopLoc="Pointwise_conv.cpp:25:17" LoopName="Output_Channel" ParentFunc="kernel_stage0" Length="576" Direction="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessClobberedMissed" src_info="kernel_stage0.cpp:22:30" msg_id="214-231" msg_severity="INFO" msg_body="Access is clobbered by call" resolution="214-231" ID="for.inc33.loopexit.i.store.3" BundleName="gmem2" VarName="Y_mean" ParentFunc="kernel_stage0"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="IncompatibleStrideMissed" src_info="ReLU.cpp:7:18" msg_id="214-230" msg_severity="INFO" msg_body="Stride is incompatible" resolution="214-230" ID="for.body.i.load.3" BundleName="gmem3" VarName="Y_reduce" LoopLoc="ReLU.cpp:7:18" LoopName="VITIS_LOOP_7_1" ParentFunc="kernel_stage0"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="IncompatibleStrideMissed" src_info="ReLU.cpp:7:18" msg_id="214-230" msg_severity="INFO" msg_body="Stride is incompatible" resolution="214-230" ID="for.body.i.store.7" BundleName="gmem0" VarName="Y_relu" LoopLoc="ReLU.cpp:7:18" LoopName="VITIS_LOOP_7_1" ParentFunc="kernel_stage0"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="IncompatibleStrideMissed" src_info="Pointwise_conv.cpp:28:21" msg_id="214-230" msg_severity="INFO" msg_body="Stride is incompatible" resolution="214-230" ID="for.inc.i64.load.9" BundleName="gmem3" VarName="Y_se" LoopLoc="Pointwise_conv.cpp:28:21" LoopName="In_Channel" ParentFunc="kernel_stage0"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="IncompatibleStrideMissed" src_info="Pointwise_conv.cpp:25:17" msg_id="214-230" msg_severity="INFO" msg_body="Stride is incompatible" resolution="214-230" ID="In_Channel.i.load.11" BundleName="gmem0" VarName="Y_proj" LoopLoc="Pointwise_conv.cpp:25:17" LoopName="Output_Channel" ParentFunc="kernel_stage0"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="IncompatibleStrideMissed" src_info="Pointwise_conv.cpp:25:17" msg_id="214-230" msg_severity="INFO" msg_body="Stride is incompatible" resolution="214-230" ID="for.end.i.store.1" BundleName="gmem0" VarName="Y_proj" LoopLoc="Pointwise_conv.cpp:25:17" LoopName="Output_Channel" ParentFunc="kernel_stage0"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="Pointwise_conv.cpp:22:13" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" ID="proj_conv_weightseq" BundleName="gmem" VarName="proj_conv_weight" LoopLoc="Pointwise_conv.cpp:22:13" LoopName="Out_Column" ParentFunc="kernel_stage0"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="DW_conv.cpp:55:25" msg_id="214-232" msg_severity="INFO" msg_body="Access load is in the conditional branch" resolution="214-232" ID="for.body56.lr.ph.load.0" BundleName="gmem1" VarName="out" LoopLoc="DW_conv.cpp:55:25" LoopName="Output_Channel" ParentFunc="DW_conv.1.2.3.12"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="DW_conv.cpp:55:25" msg_id="214-232" msg_severity="INFO" msg_body="Access load is in the conditional branch" resolution="214-232" ID="if.then88.load.2" BundleName="gmem1" VarName="out" LoopLoc="DW_conv.cpp:55:25" LoopName="Output_Channel" ParentFunc="DW_conv.1.2.3.12"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="DW_conv.cpp:55:25" msg_id="214-232" msg_severity="INFO" msg_body="Access load is in the conditional branch" resolution="214-232" ID="if.then88.load.1" BundleName="gmem" VarName="bias" LoopLoc="DW_conv.cpp:55:25" LoopName="Output_Channel" ParentFunc="DW_conv.1.2.3.12"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="DW_conv.cpp:55:25" msg_id="214-232" msg_severity="INFO" msg_body="Access store is in the conditional branch" resolution="214-232" ID="for.cond.cleanup55.loopexit.store.1" BundleName="gmem1" VarName="out" LoopLoc="DW_conv.cpp:55:25" LoopName="Output_Channel" ParentFunc="DW_conv.1.2.3.12"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="DW_conv.cpp:55:25" msg_id="214-232" msg_severity="INFO" msg_body="Access store is in the conditional branch" resolution="214-232" ID="for.end.loopexit.store.1" BundleName="gmem1" VarName="out" LoopLoc="DW_conv.cpp:55:25" LoopName="Output_Channel" ParentFunc="DW_conv.1.2.3.12"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="DW_conv.cpp:55:25" msg_id="214-232" msg_severity="INFO" msg_body="Access store is in the conditional branch" resolution="214-232" ID="if.then88.store.4" BundleName="gmem1" VarName="out" LoopLoc="DW_conv.cpp:55:25" LoopName="Output_Channel" ParentFunc="DW_conv.1.2.3.12"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="BatchNorm.cpp:16:34" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of variable length has been inferred" OldID="for.inc.load.7," ID="scevgepseq" BundleName="gmem1,gmem3" VarName="X_data" LoopLoc="BatchNorm.cpp:16:34" LoopName="VITIS_LOOP_16_4" ParentFunc="BatchNorm.4.5.6.7.11.13" Length="variable" Direction="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="BatchNorm.cpp:16:34" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of variable length has been inferred" OldID="for.inc.store.18," ID="scevgep33seq" BundleName="gmem2,gmem0" VarName="Y_data" LoopLoc="BatchNorm.cpp:16:34" LoopName="VITIS_LOOP_16_4" ParentFunc="BatchNorm.4.5.6.7.11.13" Length="variable" Direction="write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="BatchNorm.cpp:15:30" msg_id="214-232" msg_severity="INFO" msg_body="Access load is in the conditional branch" resolution="214-232" ID="for.body15.lr.ph.load.0" BundleName="gmem,gmem" VarName="running_mean" LoopLoc="BatchNorm.cpp:15:30" LoopName="VITIS_LOOP_15_3" ParentFunc="BatchNorm.4.5.6.7.11.13"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="BatchNorm.cpp:15:30" msg_id="214-232" msg_severity="INFO" msg_body="Access load is in the conditional branch" resolution="214-232" ID="for.body15.lr.ph.load.1" BundleName="gmem,gmem" VarName="running_var" LoopLoc="BatchNorm.cpp:15:30" LoopName="VITIS_LOOP_15_3" ParentFunc="BatchNorm.4.5.6.7.11.13"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="BatchNorm.cpp:15:30" msg_id="214-232" msg_severity="INFO" msg_body="Access load is in the conditional branch" resolution="214-232" ID="for.body15.lr.ph.load.5" BundleName="gmem,gmem" VarName="gamma" LoopLoc="BatchNorm.cpp:15:30" LoopName="VITIS_LOOP_15_3" ParentFunc="BatchNorm.4.5.6.7.11.13"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="BatchNorm.cpp:15:30" msg_id="214-232" msg_severity="INFO" msg_body="Access load is in the conditional branch" resolution="214-232" ID="for.body15.lr.ph.load.7" BundleName="gmem,gmem" VarName="beta" LoopLoc="BatchNorm.cpp:15:30" LoopName="VITIS_LOOP_15_3" ParentFunc="BatchNorm.4.5.6.7.11.13"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="BatchNorm.cpp:15:30" msg_id="214-232" msg_severity="INFO" msg_body="Access call is in the conditional branch" resolution="214-232" ID="scevgepseq" BundleName="gmem1,gmem3" VarName="X_data" LoopLoc="BatchNorm.cpp:15:30" LoopName="VITIS_LOOP_15_3" ParentFunc="BatchNorm.4.5.6.7.11.13"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="BatchNorm.cpp:15:30" msg_id="214-232" msg_severity="INFO" msg_body="Access call is in the conditional branch" resolution="214-232" ID="scevgep33seq" BundleName="gmem2,gmem0" VarName="Y_data" LoopLoc="BatchNorm.cpp:15:30" LoopName="VITIS_LOOP_15_3" ParentFunc="BatchNorm.4.5.6.7.11.13"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="IncompatibleStrideMissed" src_info="DW_conv.cpp:55:25" msg_id="214-230" msg_severity="INFO" msg_body="Stride is incompatible" resolution="214-230" ID="In_Channel.load.15" BundleName="gmem3" VarName="out" LoopLoc="DW_conv.cpp:55:25" LoopName="Output_Channel" ParentFunc="DW_conv.1.2.14"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="IncompatibleStrideMissed" src_info="DW_conv.cpp:55:25" msg_id="214-230" msg_severity="INFO" msg_body="Stride is incompatible" resolution="214-230" ID="In_Channel.load.30" BundleName="gmem2" VarName="in" LoopLoc="DW_conv.cpp:55:25" LoopName="Output_Channel" ParentFunc="DW_conv.1.2.14"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="IncompatibleStrideMissed" src_info="DW_conv.cpp:55:25" msg_id="214-230" msg_severity="INFO" msg_body="Stride is incompatible" resolution="214-230" ID="In_Channel.load.32" BundleName="gmem" VarName="kernel" LoopLoc="DW_conv.cpp:55:25" LoopName="Output_Channel" ParentFunc="DW_conv.1.2.14"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="IncompatibleStrideMissed" src_info="DW_conv.cpp:55:25" msg_id="214-230" msg_severity="INFO" msg_body="Stride is incompatible" resolution="214-230" ID="In_Channel.store.35" BundleName="gmem3" VarName="out" LoopLoc="DW_conv.cpp:55:25" LoopName="Output_Channel" ParentFunc="DW_conv.1.2.14"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="Pointwise_conv.cpp:28:21" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 24 has been inferred" OldID="for.inc.load.7," ID="buffer_DataIn_1seq" BundleName="gmem2,gmem0" VarName="buffer_DataIn_1" LoopLoc="Pointwise_conv.cpp:28:21" LoopName="In_Channel" ParentFunc="Pointwise_conv.9.10.15.16" Length="24" Direction="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="Pointwise_conv.cpp:25:17" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 576 has been inferred" OldID="for.inc.load.12," ID="buffer_kernelseq" BundleName="gmem,gmem" VarName="buffer_kernel" LoopLoc="Pointwise_conv.cpp:25:17" LoopName="Output_Channel" ParentFunc="Pointwise_conv.9.10.15.16" Length="576" Direction="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="Pointwise_conv.cpp:25:17" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 24 has been inferred" OldID="for.end.load.4," ID="buffer_biasseq" BundleName="gmem,gmem" VarName="buffer_bias" LoopLoc="Pointwise_conv.cpp:25:17" LoopName="Output_Channel" ParentFunc="Pointwise_conv.9.10.15.16" Length="24" Direction="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessClobberedMissed" src_info="Pointwise_conv.cpp:30:133" msg_id="214-231" msg_severity="INFO" msg_body="Access is clobbered by store" resolution="214-231" ID="In_Channel.load.9" BundleName="gmem3,gmem1" VarName="out" ParentFunc="Pointwise_conv.9.10.15.16"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="Pointwise_conv.cpp:25:17" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" ID="buffer_DataIn_1seq" BundleName="gmem2,gmem0" VarName="buffer_DataIn_1" LoopLoc="Pointwise_conv.cpp:25:17" LoopName="Output_Channel" ParentFunc="Pointwise_conv.9.10.15.16"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessClobberedMissed" src_info="Pointwise_conv.cpp:33:133" msg_id="214-231" msg_severity="INFO" msg_body="Access is clobbered by load" resolution="214-231" ID="for.end.store.6" BundleName="gmem3,gmem1" VarName="out" ParentFunc="Pointwise_conv.9.10.15.16"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="Pointwise_conv.cpp:28:21" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" ID="proj_conv_weightseq" BundleName="gmem" VarName="proj_conv_weight" LoopLoc="Pointwise_conv.cpp:28:21" LoopName="In_Channel" ParentFunc="kernel_stage0"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="kernel_stage0.cpp:57:34" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" ID="Y_dw_normseq119" BundleName="gmem0" VarName="Y_dw_norm" LoopLoc="kernel_stage0.cpp:57:34" LoopName="VITIS_LOOP_57_4" ParentFunc="kernel_stage0"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="kernel_stage0.cpp:57:34" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" ID="Y_seseq" BundleName="gmem3" VarName="Y_se" LoopLoc="kernel_stage0.cpp:57:34" LoopName="VITIS_LOOP_57_4" ParentFunc="kernel_stage0"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="kernel_stage0.cpp:54:26" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" ID="Y_sigmoidseq120" BundleName="gmem2" VarName="Y_sigmoid" LoopLoc="kernel_stage0.cpp:54:26" LoopName="VITIS_LOOP_54_2" ParentFunc="kernel_stage0"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="kernel_stage0.cpp:34:26" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" ID="Y_expandseq" BundleName="gmem1" VarName="Y_expand" LoopLoc="kernel_stage0.cpp:34:26" LoopName="VITIS_LOOP_34_2" ParentFunc="kernel_stage0"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="kernel_stage0.cpp:34:26" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" ID="Y_sigmoidseq" BundleName="gmem2" VarName="Y_sigmoid" LoopLoc="kernel_stage0.cpp:34:26" LoopName="VITIS_LOOP_34_2" ParentFunc="kernel_stage0"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="kernel_stage0.cpp:18:34" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" ID="Y_dw_normseq" BundleName="gmem0" VarName="Y_dw_norm" LoopLoc="kernel_stage0.cpp:18:34" LoopName="VITIS_LOOP_18_4" ParentFunc="kernel_stage0"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="BatchNorm.cpp:16:34" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" ID="scevgepseq" BundleName="gmem1,gmem3" VarName="X_data" LoopLoc="BatchNorm.cpp:16:34" LoopName="VITIS_LOOP_16_4" ParentFunc="BatchNorm.4.5.6.7.11.13"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="BatchNorm.cpp:16:34" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" ID="scevgep33seq" BundleName="gmem2,gmem0" VarName="Y_data" LoopLoc="BatchNorm.cpp:16:34" LoopName="VITIS_LOOP_16_4" ParentFunc="BatchNorm.4.5.6.7.11.13"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="Pointwise_conv.cpp:25:17" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" ID="buffer_biasseq" BundleName="gmem,gmem" VarName="buffer_bias" LoopLoc="Pointwise_conv.cpp:25:17" LoopName="Output_Channel" ParentFunc="Pointwise_conv.9.10.15.16"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="Pointwise_conv.cpp:28:21" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" ID="buffer_DataIn_1seq" BundleName="gmem2,gmem0" VarName="buffer_DataIn_1" LoopLoc="Pointwise_conv.cpp:28:21" LoopName="In_Channel" ParentFunc="Pointwise_conv.9.10.15.16"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="Pointwise_conv.cpp:28:21" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" ID="buffer_kernelseq" BundleName="gmem,gmem" VarName="buffer_kernel" LoopLoc="Pointwise_conv.cpp:28:21" LoopName="In_Channel" ParentFunc="Pointwise_conv.9.10.15.16"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="BatchNorm.cpp:16:34" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_16_4' has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem1" LoopLoc="BatchNorm.cpp:16:34" LoopName="VITIS_LOOP_16_4" Length="variable" Width="32" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="BatchNorm.cpp:16:34" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of variable length and bit width 32 in loop 'VITIS_LOOP_16_4' has been inferred on bundle 'gmem2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem2" LoopLoc="BatchNorm.cpp:16:34" LoopName="VITIS_LOOP_16_4" Length="variable" Width="32" Direction="write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="BurstConflictMissed" src_info="Pointwise_conv.cpp:25:17" msg_id="214-224" msg_severity="INFO" msg_body="Could not burst due to multiple potential reads to the same bundle in the same region." resolution="214-224" ID="seq" BundleName="gmem" ParentFunc="Pointwise_conv.9.10.15.16.1" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="Pointwise_conv.cpp:28:21" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 24 and bit width 32 in loop 'In_Channel' has been inferred on bundle 'gmem2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem2" LoopLoc="Pointwise_conv.cpp:28:21" LoopName="In_Channel" Length="24" Width="32" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="kernel_stage0.cpp:15:26" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 301056 and bit width 32 in loop 'VITIS_LOOP_15_2' has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem0" LoopLoc="kernel_stage0.cpp:15:26" LoopName="VITIS_LOOP_15_2" Length="301056" Width="32" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="kernel_stage0.cpp:34:26" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 24 and bit width 32 in loop 'VITIS_LOOP_34_2' has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem1" LoopLoc="kernel_stage0.cpp:34:26" LoopName="VITIS_LOOP_34_2" Length="24" Width="32" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="kernel_stage0.cpp:34:26" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of length 24 and bit width 32 in loop 'VITIS_LOOP_34_2' has been inferred on bundle 'gmem2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem2" LoopLoc="kernel_stage0.cpp:34:26" LoopName="VITIS_LOOP_34_2" Length="24" Width="32" Direction="write"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="kernel_stage0.cpp:54:26" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 301056 and bit width 32 in loop 'VITIS_LOOP_54_2' has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem0" LoopLoc="kernel_stage0.cpp:54:26" LoopName="VITIS_LOOP_54_2" Length="301056" Width="32" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="kernel_stage0.cpp:54:26" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of length 301056 and bit width 32 in loop 'VITIS_LOOP_54_2' has been inferred on bundle 'gmem3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem3" LoopLoc="kernel_stage0.cpp:54:26" LoopName="VITIS_LOOP_54_2" Length="301056" Width="32" Direction="write"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="kernel_stage0.cpp:54:26" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 24 and bit width 32 in loop 'VITIS_LOOP_54_2' has been inferred on bundle 'gmem2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem2" LoopLoc="kernel_stage0.cpp:54:26" LoopName="VITIS_LOOP_54_2" Length="24" Width="32" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="Pointwise_conv.cpp:25:17" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 576 and bit width 32 in loop 'Output_Channel' has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem" LoopLoc="Pointwise_conv.cpp:25:17" LoopName="Output_Channel" Length="576" Width="32" Direction="read"/>
</VitisHLS:BurstInfo>

