/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [5:0] celloutsig_0_10z;
  wire [12:0] celloutsig_0_11z;
  wire [16:0] celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_17z;
  reg [12:0] celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire [6:0] celloutsig_0_22z;
  wire [5:0] celloutsig_0_24z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [4:0] celloutsig_0_3z;
  wire [3:0] celloutsig_0_4z;
  wire [9:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [7:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_16z;
  wire [2:0] celloutsig_1_17z;
  reg [4:0] celloutsig_1_18z;
  wire [12:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [18:0] celloutsig_1_6z;
  reg [3:0] celloutsig_1_7z;
  wire [13:0] celloutsig_1_8z;
  reg [14:0] celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_31z = celloutsig_0_6z ? celloutsig_0_7z : celloutsig_0_1z[2];
  assign celloutsig_1_13z = !(celloutsig_1_12z ? celloutsig_1_6z[6] : celloutsig_1_2z[0]);
  assign celloutsig_1_4z = { celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_3z } + celloutsig_1_0z[3:1];
  assign celloutsig_0_11z = { celloutsig_0_1z[11:0], celloutsig_0_6z } / { 1'h1, celloutsig_0_1z[7:2], celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_0_17z = { celloutsig_0_11z[8:4], celloutsig_0_2z, celloutsig_0_7z } == { celloutsig_0_3z[1:0], celloutsig_0_3z };
  assign celloutsig_0_32z = { celloutsig_0_24z[4:2], celloutsig_0_15z } == { celloutsig_0_1z[3:1], celloutsig_0_8z };
  assign celloutsig_0_2z = { in_data[13:11], celloutsig_0_0z, celloutsig_0_0z } === celloutsig_0_1z[7:3];
  assign celloutsig_1_10z = { celloutsig_1_9z[12:6], celloutsig_1_5z } >= { celloutsig_1_6z[6:3], celloutsig_1_7z };
  assign celloutsig_1_3z = { in_data[125], celloutsig_1_0z, celloutsig_1_2z } > { in_data[189:183], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_0_6z = { celloutsig_0_4z, celloutsig_0_4z } > in_data[27:20];
  assign celloutsig_0_14z = in_data[29:21] > { celloutsig_0_1z[6:2], celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_8z };
  assign celloutsig_0_21z = { celloutsig_0_1z[5:4], celloutsig_0_6z, celloutsig_0_14z, celloutsig_0_17z, celloutsig_0_3z, celloutsig_0_10z } > { celloutsig_0_3z[3:2], celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_0z = ! in_data[95:79];
  assign celloutsig_1_1z = celloutsig_1_0z[7:1] || celloutsig_1_0z[6:0];
  assign celloutsig_0_8z = celloutsig_0_4z[1] & ~(celloutsig_0_1z[2]);
  assign celloutsig_1_0z = in_data[179:172] % { 1'h1, in_data[168:162] };
  assign celloutsig_1_17z = celloutsig_1_6z[10:8] * { celloutsig_1_9z[1:0], celloutsig_1_10z };
  assign celloutsig_0_12z = { celloutsig_0_3z[3:2], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_5z[9:5], celloutsig_0_5z[8:5], celloutsig_0_5z[0], celloutsig_0_7z, celloutsig_0_6z } * { celloutsig_0_3z[4:3], celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_4z };
  assign celloutsig_1_8z = celloutsig_1_6z[8] ? { celloutsig_1_7z[2:1], celloutsig_1_0z, celloutsig_1_7z } : { celloutsig_1_6z[16:12], celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_1_6z = ~ { in_data[147:130], celloutsig_1_5z };
  assign celloutsig_0_22z = ~ { celloutsig_0_12z[8:3], celloutsig_0_21z };
  assign celloutsig_1_16z = & { celloutsig_1_8z, celloutsig_1_6z[6:2], celloutsig_1_5z };
  assign celloutsig_0_7z = & { celloutsig_0_6z, celloutsig_0_5z[0], celloutsig_0_0z };
  assign celloutsig_0_15z = & celloutsig_0_11z[10:6];
  assign celloutsig_1_5z = celloutsig_1_3z & celloutsig_1_1z;
  assign celloutsig_1_12z = celloutsig_1_2z[0] & celloutsig_1_10z;
  assign celloutsig_1_2z = in_data[164:162] >> { celloutsig_1_0z[3:2], celloutsig_1_1z };
  assign celloutsig_0_4z = { celloutsig_0_3z[4:3], celloutsig_0_2z, celloutsig_0_2z } >> { celloutsig_0_3z[4:2], celloutsig_0_2z };
  assign celloutsig_0_3z = in_data[83:79] ~^ celloutsig_0_1z[5:1];
  assign celloutsig_1_19z = { in_data[141], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_16z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_12z, celloutsig_1_13z, celloutsig_1_17z } ~^ { celloutsig_1_6z[14:4], celloutsig_1_12z, celloutsig_1_3z };
  assign celloutsig_0_10z = celloutsig_0_1z[6:1] ~^ celloutsig_0_1z[5:0];
  assign celloutsig_0_24z = { celloutsig_0_22z[5:1], celloutsig_0_0z } ~^ { celloutsig_0_1z[7:3], celloutsig_0_14z };
  always_latch
    if (clkin_data[96]) celloutsig_1_7z = 4'h0;
    else if (!clkin_data[64]) celloutsig_1_7z = { in_data[103], celloutsig_1_2z };
  always_latch
    if (!clkin_data[128]) celloutsig_1_9z = 15'h0000;
    else if (clkin_data[32]) celloutsig_1_9z = { celloutsig_1_8z, celloutsig_1_3z };
  always_latch
    if (!clkin_data[96]) celloutsig_1_18z = 5'h00;
    else if (!clkin_data[64]) celloutsig_1_18z = celloutsig_1_6z[5:1];
  always_latch
    if (!celloutsig_1_19z[0]) celloutsig_0_1z = 13'h0000;
    else if (clkin_data[0]) celloutsig_0_1z = { in_data[54:45], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign { celloutsig_0_5z[8:5], celloutsig_0_5z[0], celloutsig_0_5z[9] } = ~ { celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_1z[12] };
  assign celloutsig_0_5z[4:1] = celloutsig_0_5z[8:5];
  assign { out_data[132:128], out_data[108:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_31z, celloutsig_0_32z };
endmodule
