/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [35:0] celloutsig_0_12z;
  wire [4:0] celloutsig_0_13z;
  wire [15:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  reg [2:0] celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire [14:0] celloutsig_0_1z;
  wire [21:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [32:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [15:0] celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire [28:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [7:0] celloutsig_0_37z;
  wire celloutsig_0_3z;
  wire [2:0] celloutsig_0_4z;
  wire [10:0] celloutsig_0_55z;
  wire celloutsig_0_56z;
  wire [5:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [3:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [6:0] celloutsig_1_0z;
  wire [11:0] celloutsig_1_11z;
  wire [5:0] celloutsig_1_13z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [4:0] celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire [12:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_7z = ~(celloutsig_1_1z[1] | celloutsig_1_4z);
  assign celloutsig_0_21z = ~(celloutsig_0_17z[1] | celloutsig_0_5z[1]);
  assign celloutsig_0_56z = celloutsig_0_2z[14] | celloutsig_0_27z;
  assign celloutsig_0_6z = in_data[83] | in_data[1];
  assign celloutsig_1_16z = celloutsig_1_8z | celloutsig_1_11z[10];
  assign celloutsig_0_7z = celloutsig_0_1z[4] | celloutsig_0_5z[1];
  assign celloutsig_0_10z = celloutsig_0_2z[22] | celloutsig_0_9z;
  assign celloutsig_0_15z = celloutsig_0_14z[4] | in_data[2];
  assign celloutsig_0_31z = celloutsig_0_14z[14] | celloutsig_0_4z[0];
  assign celloutsig_1_2z = in_data[169:157] + in_data[125:113];
  assign celloutsig_1_0z = in_data[134:128] / { 1'h1, in_data[125:120] };
  assign celloutsig_0_20z = { celloutsig_0_12z[20:6], celloutsig_0_7z, celloutsig_0_13z, celloutsig_0_7z } / { 1'h1, in_data[89:87], celloutsig_0_6z, celloutsig_0_16z, celloutsig_0_3z, celloutsig_0_1z[14:1], 1'h1 };
  assign celloutsig_0_19z = { celloutsig_0_13z[4], celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_5z[5:1], celloutsig_0_1z[5], celloutsig_0_16z } >= { in_data[31:25], celloutsig_0_17z };
  assign celloutsig_0_30z = { celloutsig_0_23z[21:14], celloutsig_0_24z, celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_19z } >= celloutsig_0_20z[14:0];
  assign celloutsig_0_11z = { celloutsig_0_1z[10:9], celloutsig_0_3z, celloutsig_0_10z } && { celloutsig_0_4z[0], celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_10z };
  assign celloutsig_1_3z = celloutsig_1_0z < celloutsig_1_0z;
  assign celloutsig_1_4z = { in_data[133:124], celloutsig_1_3z } < { celloutsig_1_2z[3:0], celloutsig_1_0z };
  assign celloutsig_1_18z = { celloutsig_1_2z[0], celloutsig_1_4z, celloutsig_1_16z, celloutsig_1_4z } < { celloutsig_1_0z[1:0], celloutsig_1_8z, celloutsig_1_7z };
  assign celloutsig_0_27z = celloutsig_0_23z[28:24] < { celloutsig_0_2z[7:4], celloutsig_0_0z };
  assign celloutsig_1_8z = in_data[137] & ~(celloutsig_1_3z);
  assign celloutsig_0_32z = celloutsig_0_5z[2] & ~(celloutsig_0_15z);
  assign celloutsig_0_2z = celloutsig_0_1z[7] ? { celloutsig_0_1z[13:8], 1'h1, celloutsig_0_1z[6:1], 1'h1, celloutsig_0_1z[14:8], 1'h1, celloutsig_0_1z[6:1], 1'h1 } : { in_data[26:0], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_3z = in_data[30:13] != celloutsig_0_2z[22:5];
  assign celloutsig_0_9z = { in_data[80:71], celloutsig_0_6z } != { celloutsig_0_1z[13:4], celloutsig_0_7z };
  assign celloutsig_0_13z = - { celloutsig_0_1z[3:1], 1'h1, celloutsig_0_7z };
  assign celloutsig_1_13z = { in_data[114:110], celloutsig_1_4z } | { celloutsig_1_0z[2:0], celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_7z };
  assign celloutsig_0_8z = { celloutsig_0_1z[10], celloutsig_0_4z } | celloutsig_0_2z[17:14];
  assign celloutsig_0_24z = | { celloutsig_0_21z, celloutsig_0_17z, celloutsig_0_16z, celloutsig_0_14z[9:3], celloutsig_0_6z };
  assign celloutsig_0_0z = ~^ in_data[84:73];
  assign celloutsig_0_16z = ^ { celloutsig_0_14z[10], celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_6z };
  assign celloutsig_0_37z = { celloutsig_0_14z[9:6], celloutsig_0_16z, celloutsig_0_30z, celloutsig_0_31z, celloutsig_0_32z } >> { celloutsig_0_20z[19:13], celloutsig_0_7z };
  assign celloutsig_0_12z = { celloutsig_0_2z[23:18], celloutsig_0_3z, celloutsig_0_2z } >> in_data[91:56];
  assign celloutsig_0_14z = { celloutsig_0_12z[16:8], celloutsig_0_5z[5:1], celloutsig_0_1z[5], celloutsig_0_3z } >> celloutsig_0_2z[25:10];
  assign celloutsig_0_23z = { in_data[63:38], celloutsig_0_5z[5:1], celloutsig_0_1z[5], celloutsig_0_9z } >> { in_data[48:46], celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_11z, celloutsig_0_13z, celloutsig_0_1z[14:1], 1'h1, celloutsig_0_15z };
  assign celloutsig_0_25z = { in_data[89:77], celloutsig_0_21z, celloutsig_0_11z, celloutsig_0_15z } << { celloutsig_0_23z[22], celloutsig_0_1z[14:1], 1'h1 };
  assign celloutsig_0_4z = celloutsig_0_1z[14:12] <<< in_data[11:9];
  assign celloutsig_1_1z = celloutsig_1_0z[6:4] <<< in_data[144:142];
  assign celloutsig_1_11z = { in_data[122:113], celloutsig_1_7z, celloutsig_1_7z } <<< { in_data[185:177], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_0_55z = { celloutsig_0_25z[9], celloutsig_0_24z, celloutsig_0_37z, celloutsig_0_7z } ~^ celloutsig_0_23z[13:3];
  assign celloutsig_1_19z = celloutsig_1_2z[4:0] ~^ celloutsig_1_13z[4:0];
  always_latch
    if (!clkin_data[0]) celloutsig_0_17z = 3'h0;
    else if (celloutsig_1_19z[0]) celloutsig_0_17z = { celloutsig_0_5z[5], celloutsig_0_3z, celloutsig_0_7z };
  assign celloutsig_0_1z[14:1] = in_data[63:50] ~^ in_data[62:49];
  assign celloutsig_0_5z[5:1] = celloutsig_0_1z[10:6] ~^ celloutsig_0_1z[5:1];
  assign celloutsig_0_1z[0] = 1'h1;
  assign celloutsig_0_5z[0] = celloutsig_0_1z[5];
  assign { out_data[128], out_data[100:96], out_data[42:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_55z, celloutsig_0_56z };
endmodule
