<stg><name>fir</name>


<trans_list>

<trans id="50" from="1" to="2">
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="51" from="2" to="3">
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="52" from="3" to="4">
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="53" from="4" to="5">
<condition id="14">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="55" from="5" to="6">
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="56" from="6" to="4">
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="16" op_0_bw="16">
<![CDATA[
:5  %shift_reg_load = load i16* getelementptr inbounds ([58 x i16]* @shift_reg, i32 0, i32 57), align 2

]]></Node>
<StgValue><ssdm name="shift_reg_load"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="8" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="16" op_0_bw="16">
<![CDATA[
:5  %shift_reg_load = load i16* getelementptr inbounds ([58 x i16]* @shift_reg, i32 0, i32 57), align 2

]]></Node>
<StgValue><ssdm name="shift_reg_load"/></StgValue>
</operation>

<operation id="9" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="26" op_0_bw="16">
<![CDATA[
:6  %tmp_1_cast = sext i16 %shift_reg_load to i26

]]></Node>
<StgValue><ssdm name="tmp_1_cast"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
:7  %acc = mul i26 %tmp_1_cast, -378

]]></Node>
<StgValue><ssdm name="acc"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="11" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i16* %y) nounwind, !map !7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="12" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i16 %x) nounwind, !map !13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="13" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @fir_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="14" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  %x_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %x) nounwind

]]></Node>
<StgValue><ssdm name="x_read"/></StgValue>
</operation>

<operation id="15" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="16" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="37" op_0_bw="26">
<![CDATA[
:8  %acc_cast = sext i26 %acc to i37

]]></Node>
<StgValue><ssdm name="acc_cast"/></StgValue>
</operation>

<operation id="17" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="18" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="37" op_0_bw="37" op_1_bw="0">
<![CDATA[
:0  %acc1 = phi i37 [ %acc_cast, %0 ], [ %acc_2, %2 ]

]]></Node>
<StgValue><ssdm name="acc1"/></StgValue>
</operation>

<operation id="19" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
:1  %i = phi i6 [ -7, %0 ], [ %i_1, %2 ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="20" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="6">
<![CDATA[
:2  %i_cast1 = zext i6 %i to i32

]]></Node>
<StgValue><ssdm name="i_cast1"/></StgValue>
</operation>

<operation id="21" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3  %tmp_3 = icmp eq i6 %i, 0

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="22" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 57, i64 57, i64 57) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="23" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp_3, label %3, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="24" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %i_1 = add i6 %i, -1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="25" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="6">
<![CDATA[
:2  %i_1_cast = zext i6 %i_1 to i32

]]></Node>
<StgValue><ssdm name="i_1_cast"/></StgValue>
</operation>

<operation id="26" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  %shift_reg_addr = getelementptr inbounds [58 x i16]* @shift_reg, i32 0, i32 %i_1_cast

]]></Node>
<StgValue><ssdm name="shift_reg_addr"/></StgValue>
</operation>

<operation id="27" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="16" op_0_bw="6">
<![CDATA[
:4  %shift_reg_load_1 = load i16* %shift_reg_addr, align 2

]]></Node>
<StgValue><ssdm name="shift_reg_load_1"/></StgValue>
</operation>

<operation id="28" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %c_addr = getelementptr inbounds [59 x i16]* @c, i32 0, i32 %i_cast1

]]></Node>
<StgValue><ssdm name="c_addr"/></StgValue>
</operation>

<operation id="29" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="16" op_0_bw="6">
<![CDATA[
:7  %c_load = load i16* %c_addr, align 2

]]></Node>
<StgValue><ssdm name="c_load"/></StgValue>
</operation>

<operation id="30" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="31" op_0_bw="37">
<![CDATA[
:0  %tmp = trunc i37 %acc1 to i31

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="31" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="26" op_0_bw="16">
<![CDATA[
:1  %tmp_4_cast = sext i16 %x_read to i26

]]></Node>
<StgValue><ssdm name="tmp_4_cast"/></StgValue>
</operation>

<operation id="32" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
:2  %tmp_5 = mul i26 -378, %tmp_4_cast

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="33" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="31" op_0_bw="26">
<![CDATA[
:3  %tmp_5_cast = sext i26 %tmp_5 to i31

]]></Node>
<StgValue><ssdm name="tmp_5_cast"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:4  %acc_1 = add i31 %tmp_5_cast, %tmp

]]></Node>
<StgValue><ssdm name="acc_1"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  store i16 %x_read, i16* getelementptr inbounds ([58 x i16]* @shift_reg, i32 0, i32 0), align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="16" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_8 = call i16 @_ssdm_op_PartSelect.i16.i31.i32.i32(i31 %acc_1, i32 15, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:7  call void @_ssdm_op_Write.ap_auto.i16P(i16* %y, i16 %tmp_8) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0">
<![CDATA[
:8  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="39" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="16" op_0_bw="6">
<![CDATA[
:4  %shift_reg_load_1 = load i16* %shift_reg_addr, align 2

]]></Node>
<StgValue><ssdm name="shift_reg_load_1"/></StgValue>
</operation>

<operation id="40" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="16" op_0_bw="6">
<![CDATA[
:7  %c_load = load i16* %c_addr, align 2

]]></Node>
<StgValue><ssdm name="c_load"/></StgValue>
</operation>

<operation id="41" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:12  %shift_reg_addr_1 = getelementptr inbounds [58 x i16]* @shift_reg, i32 0, i32 %i_cast1

]]></Node>
<StgValue><ssdm name="shift_reg_addr_1"/></StgValue>
</operation>

<operation id="42" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
:13  store i16 %shift_reg_load_1, i16* %shift_reg_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="43" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="44" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="16">
<![CDATA[
:5  %tmp_cast = sext i16 %shift_reg_load_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="45" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="16">
<![CDATA[
:8  %tmp_2_cast = sext i16 %c_load to i32

]]></Node>
<StgValue><ssdm name="tmp_2_cast"/></StgValue>
</operation>

<operation id="46" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_6 = mul i32 %tmp_2_cast, %tmp_cast

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="47" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="37" op_0_bw="32">
<![CDATA[
:10  %tmp_6_cast = sext i32 %tmp_6 to i37

]]></Node>
<StgValue><ssdm name="tmp_6_cast"/></StgValue>
</operation>

<operation id="48" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
:11  %acc_2 = add i37 %tmp_6_cast, %acc1

]]></Node>
<StgValue><ssdm name="acc_2"/></StgValue>
</operation>

<operation id="49" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0">
<![CDATA[
:14  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="57" name="y" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="y"/></StgValue>
</port>
<port id="58" name="x" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="x"/></StgValue>
</port>
<port id="59" name="shift_reg" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="shift_reg"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="60" name="c" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="c"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="62" from="StgValue_61" to="shift_reg_load" fromId="61" toId="7">
</dataflow>
<dataflow id="63" from="StgValue_61" to="shift_reg_load" fromId="61" toId="8">
</dataflow>
<dataflow id="64" from="shift_reg_load" to="tmp_1_cast" fromId="8" toId="9">
</dataflow>
<dataflow id="65" from="tmp_1_cast" to="acc" fromId="9" toId="10">
</dataflow>
<dataflow id="67" from="StgValue_66" to="acc" fromId="66" toId="10">
</dataflow>
<dataflow id="69" from="_ssdm_op_SpecBitsMap" to="StgValue_11" fromId="68" toId="11">
</dataflow>
<dataflow id="70" from="y" to="StgValue_11" fromId="57" toId="11">
</dataflow>
<dataflow id="71" from="_ssdm_op_SpecBitsMap" to="StgValue_12" fromId="68" toId="12">
</dataflow>
<dataflow id="72" from="x" to="StgValue_12" fromId="58" toId="12">
</dataflow>
<dataflow id="74" from="_ssdm_op_SpecTopModule" to="StgValue_13" fromId="73" toId="13">
</dataflow>
<dataflow id="76" from="fir_str" to="StgValue_13" fromId="75" toId="13">
</dataflow>
<dataflow id="78" from="_ssdm_op_Read.ap_auto.i16" to="x_read" fromId="77" toId="14">
</dataflow>
<dataflow id="79" from="x" to="x_read" fromId="58" toId="14">
</dataflow>
<dataflow id="81" from="_ssdm_op_SpecInterface" to="StgValue_15" fromId="80" toId="15">
</dataflow>
<dataflow id="83" from="StgValue_82" to="StgValue_15" fromId="82" toId="15">
</dataflow>
<dataflow id="85" from="p_str1" to="StgValue_15" fromId="84" toId="15">
</dataflow>
<dataflow id="86" from="StgValue_82" to="StgValue_15" fromId="82" toId="15">
</dataflow>
<dataflow id="87" from="StgValue_82" to="StgValue_15" fromId="82" toId="15">
</dataflow>
<dataflow id="89" from="p_str" to="StgValue_15" fromId="88" toId="15">
</dataflow>
<dataflow id="90" from="StgValue_82" to="StgValue_15" fromId="82" toId="15">
</dataflow>
<dataflow id="91" from="StgValue_82" to="StgValue_15" fromId="82" toId="15">
</dataflow>
<dataflow id="92" from="p_str" to="StgValue_15" fromId="88" toId="15">
</dataflow>
<dataflow id="93" from="p_str" to="StgValue_15" fromId="88" toId="15">
</dataflow>
<dataflow id="94" from="p_str" to="StgValue_15" fromId="88" toId="15">
</dataflow>
<dataflow id="95" from="StgValue_82" to="StgValue_15" fromId="82" toId="15">
</dataflow>
<dataflow id="96" from="StgValue_82" to="StgValue_15" fromId="82" toId="15">
</dataflow>
<dataflow id="97" from="StgValue_82" to="StgValue_15" fromId="82" toId="15">
</dataflow>
<dataflow id="98" from="StgValue_82" to="StgValue_15" fromId="82" toId="15">
</dataflow>
<dataflow id="99" from="p_str" to="StgValue_15" fromId="88" toId="15">
</dataflow>
<dataflow id="100" from="p_str" to="StgValue_15" fromId="88" toId="15">
</dataflow>
<dataflow id="101" from="acc" to="acc_cast" fromId="10" toId="16">
</dataflow>
<dataflow id="102" from="acc_cast" to="acc1" fromId="16" toId="18">
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="103" from="StgValue_17" to="acc1" fromId="17" toId="18">
</dataflow>
<dataflow id="104" from="acc_2" to="acc1" fromId="48" toId="18">
<BackEdge/>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="105" from="StgValue_49" to="acc1" fromId="49" toId="18">
<BackEdge/>
</dataflow>
<dataflow id="107" from="StgValue_106" to="i" fromId="106" toId="19">
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="108" from="StgValue_17" to="i" fromId="17" toId="19">
</dataflow>
<dataflow id="109" from="i_1" to="i" fromId="24" toId="19">
<BackEdge/>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="110" from="StgValue_49" to="i" fromId="49" toId="19">
<BackEdge/>
</dataflow>
<dataflow id="111" from="i" to="i_cast1" fromId="19" toId="20">
</dataflow>
<dataflow id="112" from="i" to="tmp_3" fromId="19" toId="21">
</dataflow>
<dataflow id="114" from="StgValue_113" to="tmp_3" fromId="113" toId="21">
</dataflow>
<dataflow id="116" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="115" toId="22">
</dataflow>
<dataflow id="118" from="StgValue_117" to="empty" fromId="117" toId="22">
</dataflow>
<dataflow id="119" from="StgValue_117" to="empty" fromId="117" toId="22">
</dataflow>
<dataflow id="120" from="StgValue_117" to="empty" fromId="117" toId="22">
</dataflow>
<dataflow id="121" from="tmp_3" to="StgValue_23" fromId="21" toId="23">
</dataflow>
<dataflow id="122" from="i" to="i_1" fromId="19" toId="24">
</dataflow>
<dataflow id="124" from="StgValue_123" to="i_1" fromId="123" toId="24">
</dataflow>
<dataflow id="125" from="i_1" to="i_1_cast" fromId="24" toId="25">
</dataflow>
<dataflow id="126" from="shift_reg" to="shift_reg_addr" fromId="59" toId="26">
</dataflow>
<dataflow id="127" from="StgValue_82" to="shift_reg_addr" fromId="82" toId="26">
</dataflow>
<dataflow id="128" from="i_1_cast" to="shift_reg_addr" fromId="25" toId="26">
</dataflow>
<dataflow id="129" from="shift_reg_addr" to="shift_reg_load_1" fromId="26" toId="27">
</dataflow>
<dataflow id="130" from="c" to="c_addr" fromId="60" toId="28">
</dataflow>
<dataflow id="131" from="StgValue_82" to="c_addr" fromId="82" toId="28">
</dataflow>
<dataflow id="132" from="i_cast1" to="c_addr" fromId="20" toId="28">
</dataflow>
<dataflow id="133" from="c_addr" to="c_load" fromId="28" toId="29">
</dataflow>
<dataflow id="134" from="acc1" to="tmp" fromId="18" toId="30">
</dataflow>
<dataflow id="135" from="x_read" to="tmp_4_cast" fromId="14" toId="31">
</dataflow>
<dataflow id="136" from="StgValue_66" to="tmp_5" fromId="66" toId="32">
</dataflow>
<dataflow id="137" from="tmp_4_cast" to="tmp_5" fromId="31" toId="32">
</dataflow>
<dataflow id="138" from="tmp_5" to="tmp_5_cast" fromId="32" toId="33">
</dataflow>
<dataflow id="139" from="tmp_5_cast" to="acc_1" fromId="33" toId="34">
</dataflow>
<dataflow id="140" from="tmp" to="acc_1" fromId="30" toId="34">
</dataflow>
<dataflow id="141" from="x_read" to="StgValue_35" fromId="14" toId="35">
</dataflow>
<dataflow id="143" from="StgValue_142" to="StgValue_35" fromId="142" toId="35">
</dataflow>
<dataflow id="145" from="_ssdm_op_PartSelect.i16.i31.i32.i32" to="tmp_8" fromId="144" toId="36">
</dataflow>
<dataflow id="146" from="acc_1" to="tmp_8" fromId="34" toId="36">
</dataflow>
<dataflow id="148" from="StgValue_147" to="tmp_8" fromId="147" toId="36">
</dataflow>
<dataflow id="150" from="StgValue_149" to="tmp_8" fromId="149" toId="36">
</dataflow>
<dataflow id="152" from="_ssdm_op_Write.ap_auto.i16P" to="StgValue_37" fromId="151" toId="37">
</dataflow>
<dataflow id="153" from="y" to="StgValue_37" fromId="57" toId="37">
</dataflow>
<dataflow id="154" from="tmp_8" to="StgValue_37" fromId="36" toId="37">
</dataflow>
<dataflow id="155" from="shift_reg_addr" to="shift_reg_load_1" fromId="26" toId="39">
</dataflow>
<dataflow id="156" from="c_addr" to="c_load" fromId="28" toId="40">
</dataflow>
<dataflow id="157" from="shift_reg" to="shift_reg_addr_1" fromId="59" toId="41">
</dataflow>
<dataflow id="158" from="StgValue_82" to="shift_reg_addr_1" fromId="82" toId="41">
</dataflow>
<dataflow id="159" from="i_cast1" to="shift_reg_addr_1" fromId="20" toId="41">
</dataflow>
<dataflow id="160" from="shift_reg_load_1" to="StgValue_42" fromId="39" toId="42">
</dataflow>
<dataflow id="161" from="shift_reg_addr_1" to="StgValue_42" fromId="41" toId="42">
</dataflow>
<dataflow id="163" from="_ssdm_op_SpecLoopName" to="StgValue_43" fromId="162" toId="43">
</dataflow>
<dataflow id="165" from="p_str2" to="StgValue_43" fromId="164" toId="43">
</dataflow>
<dataflow id="166" from="shift_reg_load_1" to="tmp_cast" fromId="39" toId="44">
</dataflow>
<dataflow id="167" from="c_load" to="tmp_2_cast" fromId="40" toId="45">
</dataflow>
<dataflow id="168" from="tmp_2_cast" to="tmp_6" fromId="45" toId="46">
</dataflow>
<dataflow id="169" from="tmp_cast" to="tmp_6" fromId="44" toId="46">
</dataflow>
<dataflow id="170" from="tmp_6" to="tmp_6_cast" fromId="46" toId="47">
</dataflow>
<dataflow id="171" from="tmp_6_cast" to="acc_2" fromId="47" toId="48">
</dataflow>
<dataflow id="172" from="acc1" to="acc_2" fromId="18" toId="48">
</dataflow>
<dataflow id="173" from="tmp_3" to="StgValue_4" fromId="21" toId="4">
</dataflow>
</dataflows>


</stg>
