Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2080769518d7446ca424373d7d4f417b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot LFSR_Tb_func_synth xil_defaultlib.LFSR_Tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.OBUF
Compiling module xil_defaultlib.Generator
Compiling module xil_defaultlib.LFSR_Tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot LFSR_Tb_func_synth
