#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001e1b45c52f0 .scope module, "nor_gate_tb" "nor_gate_tb" 2 1;
 .timescale 0 0;
v000001e1b45c5610_0 .var "i", 3 0;
v000001e1b45c56b0_0 .var/i "n", 31 0;
v000001e1b457bca0_0 .net "o", 0 0, L_000001e1b457bd40;  1 drivers
S_000001e1b45c5480 .scope module, "dut" "nor_gate" 2 7, 3 1 0, S_000001e1b45c52f0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /OUTPUT 1 "y";
v000001e1b4577130_0 .net "a", 3 0, v000001e1b45c5610_0;  1 drivers
v000001e1b4576b40_0 .net "y", 0 0, L_000001e1b457bd40;  alias, 1 drivers
L_000001e1b457bd40 .reduce/nor v000001e1b45c5610_0;
    .scope S_000001e1b45c52f0;
T_0 ;
    %vpi_call 2 10 "$dumpfile", "nor_gate.vcd" {0 0 0};
    %vpi_call 2 11 "$dumpvars" {0 0 0};
    %vpi_call 2 13 "$monitor", "%b %b %b %b | %b", &PV<v000001e1b45c5610_0, 3, 1>, &PV<v000001e1b45c5610_0, 2, 1>, &PV<v000001e1b45c5610_0, 1, 1>, &PV<v000001e1b45c5610_0, 0, 1>, v000001e1b457bca0_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e1b45c56b0_0, 0, 32;
T_0.0 ;
    %load/vec4 v000001e1b45c56b0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v000001e1b45c56b0_0;
    %pad/s 4;
    %store/vec4 v000001e1b45c5610_0, 0, 4;
    %delay 10, 0;
    %load/vec4 v000001e1b45c56b0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e1b45c56b0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "nor_gate_tb.v";
    "nor_gate.v";
