// Seed: 1816978628
module module_0 ();
  assign id_1 = id_1;
  reg id_2, id_3, id_4, id_5;
  always id_3 <= -1;
  bit id_6, id_7;
  always id_5 = id_2;
  supply0 id_8;
  always_comb id_6 <= -1;
  always id_6.id_5 <= id_5;
  always if (-1'h0) @(posedge 1 * id_7) id_7 <= 1'b0;
  bit id_9;
  wire id_10, id_11;
  assign id_7 = id_9;
  tri1 id_12 = -1 + id_8;
endmodule
module module_1 (
    input wand id_0,
    input wor  id_1
);
  assign id_3 = "" - id_1;
  module_0 modCall_1 ();
  assign modCall_1.id_8 = 0;
endmodule
