;redcode
;assert 1
	SPL 0, <-800
	CMP -207, <-120
	MOV -1, <-30
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	SLT @3, 0
	ADD 210, 30
	MOV @-11, <-420
	SUB -100, -302
	JMZ -828, 505
	JMZ -828, 505
	SPL @82, #450
	ADD 210, 30
	SUB 3, 21
	ADD 100, 9
	SUB 12, @10
	SUB #72, <700
	SUB 3, 21
	DJN -48, @700
	DJN -48, @700
	SUB #72, @600
	SPL 0, <802
	SLT @3, 0
	JMZ <127, 106
	SUB #102, @0
	JMN 121, 106
	SUB <0, @2
	SUB <0, @2
	SUB <0, @2
	SUB <121, 106
	MOV -1, <-30
	SUB #82, @450
	CMP @121, 103
	JMZ -1, @-30
	MOV @-927, @4
	CMP #102, @0
	CMP #102, @0
	SUB #82, @450
	SUB #82, @450
	SUB #82, @450
	SUB 12, -10
	SUB #82, @450
	SUB #82, @450
	SUB #82, @450
	CMP #82, @450
	SPL 0, <-800
	CMP #82, @450
	CMP #82, @450
	MOV -1, <-30
	DJN -1, @-20
