#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Wed Apr 23 22:48:41 2025
# Process ID         : 9976
# Current directory  : E:/cache/project_5
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent18356 E:\cache\project_5\project_5.xpr
# Log file           : E:/cache/project_5/vivado.log
# Journal file       : E:/cache/project_5\vivado.jou
# Running On         : LAPTOP-MUII7O6N
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 22631
# Processor Detail   : 13th Gen Intel(R) Core(TM) i5-13500H
# CPU Frequency      : 3187 MHz
# CPU Physical cores : 12
# CPU Logical cores  : 16
# Host memory        : 16961 MB
# Swap memory        : 110763 MB
# Total Virtual      : 127725 MB
# Available Virtual  : 114326 MB
#-----------------------------------------------------------
start_gui
open_project E:/cache/project_5/project_5.xpr
update_compile_order -fileset sources_1
launch_simulation
create_bd_design "design_1"
update_compile_order -fileset sources_1
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 blk_mem_gen_0
set_property location {1 128 74} [get_bd_cells blk_mem_gen_0]
save_bd_design
launch_simulation
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_0
set_property -dict [list \
  CONFIG.Enable_A {Always_Enabled} \
  CONFIG.Use_Byte_Write_Enable {true} \
] [get_ips blk_mem_gen_0]
generate_target {instantiation_template} [get_files e:/cache/project_5/project_5.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
generate_target all [get_files  e:/cache/project_5/project_5.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files e:/cache/project_5/project_5.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/cache/project_5/project_5.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
launch_runs blk_mem_gen_0_synth_1 -jobs 16
wait_on_run blk_mem_gen_0_synth_1
export_simulation -lib_map_path [list {modelsim=E:/cache/project_5/project_5.cache/compile_simlib/modelsim} {questa=E:/cache/project_5/project_5.cache/compile_simlib/questa} {riviera=E:/cache/project_5/project_5.cache/compile_simlib/riviera} {activehdl=E:/cache/project_5/project_5.cache/compile_simlib/activehdl}] -of_objects [get_files e:/cache/project_5/project_5.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory E:/cache/project_5/project_5.ip_user_files/sim_scripts -ip_user_files_dir E:/cache/project_5/project_5.ip_user_files -ipstatic_source_dir E:/cache/project_5/project_5.ip_user_files/ipstatic -use_ip_compiled_libs -force -quiet
launch_simulation
source sv32_test.tcl
close_sim
launch_simulation
launch_simulation
close_bd_design [get_bd_designs design_1]
launch_simulation
source sv32_test_new.tcl
close_sim
