
*** Running vivado
    with args -log blk_mem_gen_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source blk_mem_gen_0.tcl


****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source blk_mem_gen_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 397.457 ; gain = 97.281
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [z:/sem5/achne/repo/ach-ne-2017-2018/src/cpu/vhdl/memory/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_0' (11#1) [z:/sem5/achne/repo/ach-ne-2017-2018/src/cpu/vhdl/memory/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:80]
Finished RTL Elaboration : Time (s): cpu = 00:03:04 ; elapsed = 00:03:07 . Memory (MB): peak = 694.746 ; gain = 394.570
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:03:05 ; elapsed = 00:03:11 . Memory (MB): peak = 694.746 ; gain = 394.570
INFO: [Device 21-403] Loading part xc7z020clg484-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.221 . Memory (MB): peak = 881.715 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:03:20 ; elapsed = 00:03:38 . Memory (MB): peak = 881.715 ; gain = 581.539
Finished Loading Part and Timing Information : Time (s): cpu = 00:03:20 ; elapsed = 00:03:38 . Memory (MB): peak = 881.715 ; gain = 581.539
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:03:20 ; elapsed = 00:03:39 . Memory (MB): peak = 881.715 ; gain = 581.539
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:03:26 ; elapsed = 00:03:46 . Memory (MB): peak = 881.715 ; gain = 581.539
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:35 ; elapsed = 00:03:56 . Memory (MB): peak = 881.715 ; gain = 581.539
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:44 ; elapsed = 00:04:04 . Memory (MB): peak = 881.715 ; gain = 581.539
Finished Timing Optimization : Time (s): cpu = 00:03:45 ; elapsed = 00:04:05 . Memory (MB): peak = 881.715 ; gain = 581.539
Finished Technology Mapping : Time (s): cpu = 00:03:47 ; elapsed = 00:04:07 . Memory (MB): peak = 881.715 ; gain = 581.539
Finished IO Insertion : Time (s): cpu = 00:03:48 ; elapsed = 00:04:08 . Memory (MB): peak = 881.715 ; gain = 581.539
Finished Renaming Generated Instances : Time (s): cpu = 00:03:48 ; elapsed = 00:04:08 . Memory (MB): peak = 881.715 ; gain = 581.539
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:48 ; elapsed = 00:04:09 . Memory (MB): peak = 881.715 ; gain = 581.539
Finished Renaming Generated Ports : Time (s): cpu = 00:03:48 ; elapsed = 00:04:09 . Memory (MB): peak = 881.715 ; gain = 581.539
Finished Handling Custom Attributes : Time (s): cpu = 00:03:49 ; elapsed = 00:04:09 . Memory (MB): peak = 881.715 ; gain = 581.539
Finished Renaming Generated Nets : Time (s): cpu = 00:03:49 ; elapsed = 00:04:09 . Memory (MB): peak = 881.715 ; gain = 581.539

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |LUT2     |   570|
|2     |LUT3     |     4|
|3     |LUT4     |   282|
|4     |LUT5     |    18|
|5     |LUT6     |   952|
|6     |MUXF7    |   256|
|7     |MUXF8    |   128|
|8     |RAMB36E1 |   140|
|9     |SRL16E   |   280|
|10    |FDRE     |  1420|
|11    |FDSE     |   280|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:03:49 ; elapsed = 00:04:09 . Memory (MB): peak = 881.715 ; gain = 581.539
synth_design: Time (s): cpu = 00:03:53 ; elapsed = 00:04:13 . Memory (MB): peak = 881.715 ; gain = 589.242
