<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<?xml-stylesheet href="rptstyle.xsl" type="text/xsl" ?>
<doc>
<text>SmartTime Version 12.200.30.10</text>
<text>Microsemi Corporation - Microsemi Libero Software Release PolarFire v2.2 (Version 12.200.30.10)
Date: Fri Sep 14 15:58:35 2018 </text>
<table>
<header>
</header>
<row>
 <cell>Design</cell>
 <cell>TOP</cell>
</row>
<row>
 <cell>Family</cell>
 <cell>PolarFire</cell>
</row>
<row>
 <cell>Die</cell>
 <cell>MPF300T_ES</cell>
</row>
<row>
 <cell>Package</cell>
 <cell>FCG484</cell>
</row>
<row>
 <cell>Temperature Range</cell>
 <cell>-40 - 100 C</cell>
</row>
<row>
 <cell>Voltage Range</cell>
 <cell>0.97 - 1.03 V</cell>
</row>
<row>
 <cell>Speed Grade</cell>
 <cell>-1</cell>
</row>
</table>
<text></text>
<text></text>
<section>
<name>Coverage Summary</name>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>        15717</cell>
 <cell>          761</cell>
 <cell>        16478</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>          840</cell>
 <cell>            2</cell>
 <cell>          842</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>            0</cell>
 <cell>           10</cell>
 <cell>           10</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>        16557</cell>
 <cell>          773</cell>
 <cell>        17330</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>        15717</cell>
 <cell>          761</cell>
 <cell>        16478</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>          840</cell>
 <cell>            2</cell>
 <cell>          842</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>            0</cell>
 <cell>           10</cell>
 <cell>           10</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>        16557</cell>
 <cell>          773</cell>
 <cell>        17330</cell>
</row>
</table>
<section>
<name>Clock domain: </name>
<text>CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/pll_inst_0/OUT0</text>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>        15055</cell>
 <cell>           40</cell>
 <cell>        15095</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>          779</cell>
 <cell>            2</cell>
 <cell>          781</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>            0</cell>
 <cell>            7</cell>
 <cell>            7</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>        15834</cell>
 <cell>           49</cell>
 <cell>        15883</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>        15055</cell>
 <cell>           40</cell>
 <cell>        15095</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>          779</cell>
 <cell>            2</cell>
 <cell>          781</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>            0</cell>
 <cell>            7</cell>
 <cell>            7</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>        15834</cell>
 <cell>           49</cell>
 <cell>        15883</cell>
</row>
</table>
<section>
<name>Enhancement Suggestions</name>
<text></text>
<text> - Max input delay constraint missing on ports:</text>
<text>   </text>
<list>
 <item>RESET_N</item>
 <item>UART_RX</item>
</list>
<text></text>
<text> - Min input delay constraint missing on ports:</text>
<text>   </text>
<list>
 <item>RESET_N</item>
 <item>UART_RX</item>
</list>
<text></text>
<text></text>
<text> - Max output delay constraint missing on ports:</text>
<text>   </text>
<list>
 <item>GPIO_OUT[0]</item>
 <item>GPIO_OUT[1]</item>
 <item>GPIO_OUT[2]</item>
 <item>GPIO_OUT[3]</item>
 <item>SPI_CLK</item>
 <item>SPI_SS</item>
 <item>UART_TX</item>
</list>
<text></text>
<text> - Min output delay constraint missing on ports:</text>
<text>   </text>
<list>
 <item>GPIO_OUT[0]</item>
 <item>GPIO_OUT[1]</item>
 <item>GPIO_OUT[2]</item>
 <item>GPIO_OUT[3]</item>
 <item>SPI_CLK</item>
 <item>SPI_SS</item>
 <item>UART_TX</item>
</list>
<text></text>
<text></text>
<text> - Setup uncconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/data_rx_q1:D</item>
 <item>IO_0/UART_0/UART_0/uUART/make_RX/samples[2]:D</item>
 <item>ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_i[0]:D</item>
 <item>ident_coreinst/IICE_INST/b5_nUTGT/b3_nUT[0]:D</item>
 <item>ident_coreinst/IICE_INST/b5_nUTGT/b3_nUT[0]:SLn</item>
 <item>ident_coreinst/IICE_INST/b5_nUTGT/b3_nUT[1]:D</item>
 <item>ident_coreinst/IICE_INST/b5_nUTGT/b3_nUT[1]:SLn</item>
 <item>ident_coreinst/IICE_INST/b5_nUTGT/b3_nUT[2]:D</item>
 <item>ident_coreinst/IICE_INST/b5_nUTGT/b3_nUT[2]:SLn</item>
 <item>ident_coreinst/IICE_INST/b5_nUTGT/b3_nUT[3]:D</item>
 <item>ident_coreinst/IICE_INST/b5_nUTGT/b3_nUT[3]:SLn</item>
 <item>ident_coreinst/IICE_INST/b5_nUTGT/b3_nUT[4]:D</item>
 <item>ident_coreinst/IICE_INST/b5_nUTGT/b3_nUT[4]:SLn</item>
 <item>ident_coreinst/IICE_INST/b5_nUTGT/b3_nUT[5]:D</item>
 <item>ident_coreinst/IICE_INST/b5_nUTGT/b3_nUT[5]:SLn</item>
 <item>ident_coreinst/IICE_INST/b5_nUTGT/b3_nUT[6]:D</item>
 <item>ident_coreinst/IICE_INST/b5_nUTGT/b3_nUT[6]:SLn</item>
 <item>ident_coreinst/IICE_INST/b5_nUTGT/b8_vABZ3qsY:D</item>
 <item>ident_coreinst/IICE_INST/b5_nUTGT/cmd_r0[0]:D</item>
 <item>ident_coreinst/IICE_INST/b5_nUTGT/cmd_r0[1]:D</item>
 <item>ident_coreinst/IICE_INST/b5_nUTGT/cmd_r0[2]:D</item>
 <item>ident_coreinst/IICE_INST/b5_nUTGT/cmd_r0[3]:D</item>
 <item>ident_coreinst/IICE_INST/b5_nUTGT/cmd_r0[4]:D</item>
 <item>ident_coreinst/IICE_INST/b5_nUTGT/iclksync_current_state/b5_uU_cL:SLn</item>
 <item>ident_coreinst/IICE_INST/b5_nUTGT/iclksync_current_state/b7_OSr_J90:SLn</item>
 <item>ident_coreinst/IICE_INST/b5_nUTGT/iclksync_current_state/b8_uUT_CqMr[0]:SLn</item>
 <item>ident_coreinst/IICE_INST/b5_nUTGT/iclksync_current_state/b8_uUT_CqMr[1]:SLn</item>
 <item>ident_coreinst/IICE_INST/b5_nUTGT/iclksync_current_state/b8_uUT_CqMr[2]:SLn</item>
 <item>ident_coreinst/IICE_INST/b5_nUTGT/iclksync_current_state/b8_uUT_CqMr[3]:SLn</item>
 <item>ident_coreinst/IICE_INST/b5_nUTGT/iclksync_current_state/src_ack:D</item>
 <item>ident_coreinst/IICE_INST/b5_nUTGT/iclksync_current_state/src_ack:SLn</item>
 <item>ident_coreinst/IICE_INST/b5_nUTGT/iclksync_status/b5_uU_cL:SLn</item>
 <item>ident_coreinst/IICE_INST/b5_nUTGT/iclksync_status/b7_OSr_J90:SLn</item>
 <item>ident_coreinst/IICE_INST/b5_nUTGT/iclksync_status/b8_uUT_CqMr[0]:SLn</item>
 <item>ident_coreinst/IICE_INST/b5_nUTGT/iclksync_status/b8_uUT_CqMr[1]:SLn</item>
 <item>ident_coreinst/IICE_INST/b5_nUTGT/iclksync_status/b8_uUT_CqMr[2]:SLn</item>
 <item>ident_coreinst/IICE_INST/b5_nUTGT/iclksync_status/b8_uUT_CqMr[3]:SLn</item>
 <item>ident_coreinst/IICE_INST/b5_nUTGT/iclksync_status/src_ack:D</item>
 <item>ident_coreinst/IICE_INST/b5_nUTGT/iclksync_status/src_ack:SLn</item>
 <item>ident_coreinst/IICE_INST/mdiclink_reg[1]:D</item>
</list>
<text></text>
<text> - Recovery uncconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>CLOCKS_RESETS_0/reset_synchronizer_0/genblk1.reset_sync_reg[0]:ALn</item>
 <item>CLOCKS_RESETS_0/reset_synchronizer_0/genblk1.reset_sync_reg[1]:ALn</item>
</list>
<text></text>
<text> - Hold uncconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/data_rx_q1:D</item>
 <item>IO_0/UART_0/UART_0/uUART/make_RX/samples[2]:D</item>
 <item>ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_i[0]:D</item>
 <item>ident_coreinst/IICE_INST/b5_nUTGT/b3_nUT[0]:D</item>
 <item>ident_coreinst/IICE_INST/b5_nUTGT/b3_nUT[0]:SLn</item>
 <item>ident_coreinst/IICE_INST/b5_nUTGT/b3_nUT[1]:D</item>
 <item>ident_coreinst/IICE_INST/b5_nUTGT/b3_nUT[1]:SLn</item>
 <item>ident_coreinst/IICE_INST/b5_nUTGT/b3_nUT[2]:D</item>
 <item>ident_coreinst/IICE_INST/b5_nUTGT/b3_nUT[2]:SLn</item>
 <item>ident_coreinst/IICE_INST/b5_nUTGT/b3_nUT[3]:D</item>
 <item>ident_coreinst/IICE_INST/b5_nUTGT/b3_nUT[3]:SLn</item>
 <item>ident_coreinst/IICE_INST/b5_nUTGT/b3_nUT[4]:D</item>
 <item>ident_coreinst/IICE_INST/b5_nUTGT/b3_nUT[4]:SLn</item>
 <item>ident_coreinst/IICE_INST/b5_nUTGT/b3_nUT[5]:D</item>
 <item>ident_coreinst/IICE_INST/b5_nUTGT/b3_nUT[5]:SLn</item>
 <item>ident_coreinst/IICE_INST/b5_nUTGT/b3_nUT[6]:D</item>
 <item>ident_coreinst/IICE_INST/b5_nUTGT/b3_nUT[6]:SLn</item>
 <item>ident_coreinst/IICE_INST/b5_nUTGT/b8_vABZ3qsY:D</item>
 <item>ident_coreinst/IICE_INST/b5_nUTGT/cmd_r0[0]:D</item>
 <item>ident_coreinst/IICE_INST/b5_nUTGT/cmd_r0[1]:D</item>
 <item>ident_coreinst/IICE_INST/b5_nUTGT/cmd_r0[2]:D</item>
 <item>ident_coreinst/IICE_INST/b5_nUTGT/cmd_r0[3]:D</item>
 <item>ident_coreinst/IICE_INST/b5_nUTGT/cmd_r0[4]:D</item>
 <item>ident_coreinst/IICE_INST/b5_nUTGT/iclksync_current_state/b5_uU_cL:SLn</item>
 <item>ident_coreinst/IICE_INST/b5_nUTGT/iclksync_current_state/b7_OSr_J90:SLn</item>
 <item>ident_coreinst/IICE_INST/b5_nUTGT/iclksync_current_state/b8_uUT_CqMr[0]:SLn</item>
 <item>ident_coreinst/IICE_INST/b5_nUTGT/iclksync_current_state/b8_uUT_CqMr[1]:SLn</item>
 <item>ident_coreinst/IICE_INST/b5_nUTGT/iclksync_current_state/b8_uUT_CqMr[2]:SLn</item>
 <item>ident_coreinst/IICE_INST/b5_nUTGT/iclksync_current_state/b8_uUT_CqMr[3]:SLn</item>
 <item>ident_coreinst/IICE_INST/b5_nUTGT/iclksync_current_state/src_ack:D</item>
 <item>ident_coreinst/IICE_INST/b5_nUTGT/iclksync_current_state/src_ack:SLn</item>
 <item>ident_coreinst/IICE_INST/b5_nUTGT/iclksync_status/b5_uU_cL:SLn</item>
 <item>ident_coreinst/IICE_INST/b5_nUTGT/iclksync_status/b7_OSr_J90:SLn</item>
 <item>ident_coreinst/IICE_INST/b5_nUTGT/iclksync_status/b8_uUT_CqMr[0]:SLn</item>
 <item>ident_coreinst/IICE_INST/b5_nUTGT/iclksync_status/b8_uUT_CqMr[1]:SLn</item>
 <item>ident_coreinst/IICE_INST/b5_nUTGT/iclksync_status/b8_uUT_CqMr[2]:SLn</item>
 <item>ident_coreinst/IICE_INST/b5_nUTGT/iclksync_status/b8_uUT_CqMr[3]:SLn</item>
 <item>ident_coreinst/IICE_INST/b5_nUTGT/iclksync_status/src_ack:D</item>
 <item>ident_coreinst/IICE_INST/b5_nUTGT/iclksync_status/src_ack:SLn</item>
 <item>ident_coreinst/IICE_INST/mdiclink_reg[1]:D</item>
</list>
<text></text>
<text> - Removal uncconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>CLOCKS_RESETS_0/reset_synchronizer_0/genblk1.reset_sync_reg[0]:ALn</item>
 <item>CLOCKS_RESETS_0/reset_synchronizer_0/genblk1.reset_sync_reg[1]:ALn</item>
</list>
<text></text>
</section>
</section>
<section>
<name>Clock domain: </name>
<text>CLOCKS_RESETS_0/RCOSC_0/RCOSC_0/I_OSC_160/CLK</text>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
</table>
</section>
<section>
<name>Clock domain: </name>
<text>TCK</text>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>          662</cell>
 <cell>            0</cell>
 <cell>          662</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>           61</cell>
 <cell>            0</cell>
 <cell>           61</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>            0</cell>
 <cell>            1</cell>
 <cell>            1</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>          723</cell>
 <cell>            1</cell>
 <cell>          724</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>          662</cell>
 <cell>            0</cell>
 <cell>          662</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>           61</cell>
 <cell>            0</cell>
 <cell>           61</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>            0</cell>
 <cell>            1</cell>
 <cell>            1</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>          723</cell>
 <cell>            1</cell>
 <cell>          724</cell>
</row>
</table>
<section>
<name>Enhancement Suggestions</name>
<text></text>
<text> - Max input delay constraint missing on ports:</text>
<text>   </text>
<list>
 <item>RESET_N</item>
 <item>TDI</item>
</list>
<text></text>
<text> - Min input delay constraint missing on ports:</text>
<text>   </text>
<list>
 <item>RESET_N</item>
 <item>TDI</item>
</list>
<text></text>
<text></text>
<text> - Max output delay constraint missing on port:</text>
<text>   </text>
<list>
 <item>TDO</item>
</list>
<text></text>
<text> - Min output delay constraint missing on port:</text>
<text>   </text>
<list>
 <item>TDO</item>
</list>
<text></text>
<text></text>
</section>
</section>
<section>
<name>Clock domain: </name>
<text>gated-clocks</text>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>            0</cell>
 <cell>          721</cell>
 <cell>          721</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>            0</cell>
 <cell>            2</cell>
 <cell>            2</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>            0</cell>
 <cell>          723</cell>
 <cell>          723</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>            0</cell>
 <cell>          721</cell>
 <cell>          721</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>            0</cell>
 <cell>            2</cell>
 <cell>            2</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>            0</cell>
 <cell>          723</cell>
 <cell>          723</cell>
</row>
</table>
<section>
<name>Enhancement Suggestions</name>
<text></text>
<text> - Clock constraint is missing </text>
<text></text>
<text></text>
<text> - Setup uncconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_0/R_ADDR_0_inst:D</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_0/R_ADDR_1_inst:D</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_0/R_ADDR_2_inst:D</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_0/R_ADDR_3_inst:D</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_0/R_ADDR_4_inst:D</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_0/R_ADDR_5_inst:D</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_1_0/R_ADDR_0_inst:D</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_1_0/R_ADDR_1_inst:D</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_1_0/R_ADDR_2_inst:D</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_1_0/R_ADDR_3_inst:D</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_1_0/R_ADDR_4_inst:D</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_1_0/R_ADDR_5_inst:D</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/b3_SoW/genblk1.b8_oFTt_JaY[0]:D</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/b3_SoW/genblk1.b8_oFTt_JaY[10]:D</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/b3_SoW/genblk1.b8_oFTt_JaY[1]:D</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/b3_SoW/genblk1.b8_oFTt_JaY[2]:D</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/b3_SoW/genblk1.b8_oFTt_JaY[3]:D</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/b3_SoW/genblk1.b8_oFTt_JaY[4]:D</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/b3_SoW/genblk1.b8_oFTt_JaY[5]:D</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/b3_SoW/genblk1.b8_oFTt_JaY[6]:D</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/b3_SoW/genblk1.b8_oFTt_JaY[7]:D</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/b3_SoW/genblk1.b8_oFTt_JaY[8]:D</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/b3_SoW/genblk1.b8_oFTt_JaY[9]:D</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/genblk9.b11_nFG0rDY_9e2:D</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[0]:D</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[0]:EN</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[10]:D</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[10]:EN</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[11]:D</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[11]:EN</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[1]:D</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[1]:EN</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[2]:D</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[2]:EN</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[3]:D</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[3]:EN</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[4]:D</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[4]:EN</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[5]:D</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[5]:EN</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[6]:D</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[6]:EN</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[7]:D</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[7]:EN</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[8]:D</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[8]:EN</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[9]:D</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[9]:EN</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[0]:D</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[0]:EN</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[0]:SLn</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[10]:D</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[10]:EN</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[10]:SLn</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[11]:D</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[11]:EN</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[11]:SLn</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[12]:D</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[12]:EN</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[12]:SLn</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[13]:D</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[13]:EN</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[13]:SLn</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[14]:D</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[14]:EN</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[14]:SLn</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[15]:D</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[15]:EN</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[15]:SLn</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[16]:D</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[16]:EN</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[16]:SLn</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[17]:D</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[17]:EN</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[17]:SLn</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[1]:D</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[1]:EN</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[1]:SLn</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[2]:D</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[2]:EN</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[2]:SLn</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[3]:D</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[3]:EN</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[3]:SLn</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[4]:D</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[4]:EN</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[4]:SLn</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[5]:D</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[5]:EN</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[5]:SLn</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[6]:D</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[6]:EN</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[6]:SLn</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[7]:D</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[7]:EN</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[7]:SLn</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[8]:D</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[8]:EN</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[8]:SLn</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[9]:D</item>
</list>
<text></text>
<text> - Hold uncconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_0/R_ADDR_0_inst:D</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_0/R_ADDR_1_inst:D</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_0/R_ADDR_2_inst:D</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_0/R_ADDR_3_inst:D</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_0/R_ADDR_4_inst:D</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_0/R_ADDR_5_inst:D</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_1_0/R_ADDR_0_inst:D</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_1_0/R_ADDR_1_inst:D</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_1_0/R_ADDR_2_inst:D</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_1_0/R_ADDR_3_inst:D</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_1_0/R_ADDR_4_inst:D</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_1_0/R_ADDR_5_inst:D</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/b3_SoW/genblk1.b8_oFTt_JaY[0]:D</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/b3_SoW/genblk1.b8_oFTt_JaY[10]:D</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/b3_SoW/genblk1.b8_oFTt_JaY[1]:D</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/b3_SoW/genblk1.b8_oFTt_JaY[2]:D</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/b3_SoW/genblk1.b8_oFTt_JaY[3]:D</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/b3_SoW/genblk1.b8_oFTt_JaY[4]:D</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/b3_SoW/genblk1.b8_oFTt_JaY[5]:D</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/b3_SoW/genblk1.b8_oFTt_JaY[6]:D</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/b3_SoW/genblk1.b8_oFTt_JaY[7]:D</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/b3_SoW/genblk1.b8_oFTt_JaY[8]:D</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/b3_SoW/genblk1.b8_oFTt_JaY[9]:D</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/genblk9.b11_nFG0rDY_9e2:D</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[0]:D</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[0]:EN</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[10]:D</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[10]:EN</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[11]:D</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[11]:EN</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[1]:D</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[1]:EN</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[2]:D</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[2]:EN</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[3]:D</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[3]:EN</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[4]:D</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[4]:EN</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[5]:D</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[5]:EN</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[6]:D</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[6]:EN</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[7]:D</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[7]:EN</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[8]:D</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[8]:EN</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[9]:D</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[9]:EN</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[0]:D</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[0]:EN</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[0]:SLn</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[10]:D</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[10]:EN</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[10]:SLn</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[11]:D</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[11]:EN</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[11]:SLn</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[12]:D</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[12]:EN</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[12]:SLn</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[13]:D</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[13]:EN</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[13]:SLn</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[14]:D</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[14]:EN</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[14]:SLn</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[15]:D</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[15]:EN</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[15]:SLn</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[16]:D</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[16]:EN</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[16]:SLn</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[17]:D</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[17]:EN</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[17]:SLn</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[1]:D</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[1]:EN</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[1]:SLn</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[2]:D</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[2]:EN</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[2]:SLn</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[3]:D</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[3]:EN</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[3]:SLn</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[4]:D</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[4]:EN</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[4]:SLn</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[5]:D</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[5]:EN</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[5]:SLn</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[6]:D</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[6]:EN</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[6]:SLn</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[7]:D</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[7]:EN</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[7]:SLn</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[8]:D</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[8]:EN</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[8]:SLn</item>
 <item>ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM[9]:D</item>
</list>
<text></text>
</section>
</section>
<section>
<name>Input to Output</name>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Output Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<separator/>
<row>
 <cell>Output Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
</table>
</section>
</section>
</doc>
