 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : HDL_Complex_Multiplier
Version: P-2019.03-SP3
Date   : Tue Feb 23 13:04:36 2021
****************************************

Operating Conditions: ss0p75v125c   Library: saed32rvt_ss0p75v125c
Wire Load Model Mode: enclosed

  Startpoint: Delay2_out1_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Delay3_out1_reg[55]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  HDL_Complex_Multiplier
                     8000                  saed32rvt_ss0p75v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  Delay2_out1_reg[2]/CLK (DFFX2_RVT)       0.00       0.00 r
  Delay2_out1_reg[2]/QN (DFFX2_RVT)        0.27       0.27 f
  U631/Y (INVX4_RVT)                       0.09       0.36 r
  U1023/Y (XNOR2X2_RVT)                    0.19       0.55 r
  U1021/Y (AND2X1_RVT)                     0.11       0.66 r
  U1020/Y (OA21X1_RVT)                     0.14       0.80 r
  U526/Y (INVX1_RVT)                       0.04       0.85 f
  U1028/Y (AO21X1_RVT)                     0.16       1.00 f
  U1026/Y (NAND2X0_RVT)                    0.10       1.10 r
  U1025/Y (NAND2X0_RVT)                    0.08       1.18 f
  U709/Y (NAND2X0_RVT)                     0.08       1.26 r
  U708/Y (AND3X1_RVT)                      0.12       1.37 r
  U1071/Y (OA21X1_RVT)                     0.15       1.53 r
  U1070/Y (INVX4_RVT)                      0.10       1.63 f
  U524/Y (NAND2X0_RVT)                     0.13       1.76 r
  U1192/Y (OR2X1_RVT)                      0.12       1.88 r
  U569/Y (NAND4X0_RVT)                     0.08       1.96 f
  U568/Y (NAND2X0_RVT)                     0.11       2.07 r
  Delay3_out1_reg[55]/D (DFFX1_RVT)        0.00       2.07 r
  data arrival time                                   2.07

  clock clk (rise edge)                    2.20       2.20
  clock network delay (ideal)              0.00       2.20
  Delay3_out1_reg[55]/CLK (DFFX1_RVT)      0.00       2.20 r
  library setup time                      -0.13       2.07
  data required time                                  2.07
  -----------------------------------------------------------
  data required time                                  2.07
  data arrival time                                  -2.07
  -----------------------------------------------------------
  slack (VIOLATED: increase significant digits)       0.00


1
