// Seed: 808427556
module module_0 (
    input tri id_0,
    output tri1 id_1,
    output supply0 id_2,
    input supply0 id_3,
    input tri id_4,
    input wor id_5,
    output wire id_6,
    input tri id_7,
    output tri0 id_8,
    input wire id_9,
    input uwire id_10
);
  assign id_8 = id_5;
  wire  id_12;
  uwire id_13 = 1;
  wire  id_14;
endmodule
module module_1 (
    output supply1 id_0,
    input tri0 id_1,
    input wor id_2,
    output supply1 id_3,
    input uwire id_4
);
  assign id_3 = 1;
  module_0(
      id_4, id_3, id_3, id_4, id_4, id_1, id_0, id_4, id_3, id_4, id_2
  );
endmodule
