---
permalink: /
title: ""
excerpt: ""
author_profile: true
redirect_from: 
  - /about/
  - /about.html
---


<span class='anchor' id='about-me'></span>

üìñ Zhihao Xu is a Ph.D. candidate of Computer Science in Southeast University(<a href='https://www.seu.edu.cn/'>SEU</a>) and Monash University(<a href='https://www.monash.edu/'>Monash</a>). His supervisors are <a href='https://cs.seu.edu.cn/bxli/main.htm'>Prof. Bixin Li</a> and <a href='https://xiaoningdu.github.io/'>Prof. Xiaoning Du</a>. Before joining SEU and Monash, he received his Master degree of Computer Science in Dalian Maritime University(DLMU) co-supervised by <a href='https://scholar.google.com/citations?user=8P9xfewAAAAJ&hl=en'>Prof.Shikai Guo</a> and <a href='https://faculty.dlut.edu.cn/jianghe/zh_CN/index.htm'>Prof He Jiang</a>.

üîç My research includes Software Engineering(SE), Electronic Design  Automation(EDA) and Open-Source System Instruction Set Architecture(RISC-V). I hope to explore how to use AI technology to improve the efficiency and accuracy of software testing, especially in embedded systems with limited hardware resources.


# üî• News
- *2025.11*: &nbsp;üéâüéâ Our paper has been accepted by **TCAD**! Many thanks to my supervisor Prof. Li and Prof. Du
- *2025.05*: &nbsp;üéâüéâ I get **CSC** to support my Ph.D. Study in Australia!
- *2025.04*: &nbsp;üéâüéâ Our paper has been accepted by **TCAD**!
- *2024.11*: &nbsp;üéâüéâ Our paper has been accepted by **TODAES**!

# üìù Publications 

## Conference

- <span class="badge">FSE'22</span> &nbsp;**Detecting Simulink compiler bugs via controllable zombie blocks mutation**

  <span style="font-size:15px;"> Shikai Guo, He Jiang (*), <strong><em>Zhihao Xu</em></strong>, Xiaochen Li, Zhilei Ren, Zide Zhou, Rong Chen.</span>

  <span style="font-size:15px;"> *The 30th ACM Joint European Software Engineering Conference and Symposium on the Foundations of Software Engineering*, Singapore, April 2022.(<span style="color:red">CCF-A</span>)</span>

  [[paper](https://dl.acm.org/doi/abs/10.1145/3540250.3549159)]
  [[code](https://github.com/cemery123/COMBAT)]

## Journal

- <span class="badge">TODAES'25</span> &nbsp;**SIMTAM: Generation Diversity Test Programs for FPGA Simulation Tools Testing Via Timing Area Mutation**

  <span style="font-size:15px;"> <strong><em>Zhihao Xu</em></strong>, Shikai Guo, Xiaochen Li, Zun Wang, He Jiang.</span>

  <span style="font-size:15px;"> In *ACM Transactions on Design Automation of Electronic Systems*, 2025. (<span style="color:blue">CCF-B</span>, JCR Q1)</span>

  [[paper](https://dl.acm.org/doi/10.1145/3705730)]
  [[code](https://github.com/cemery123/SIMTAM)]

- <span class="badge">TCAD'25</span> &nbsp;**A Novel HDL Code Generator for Effectively Testing FPGA Logic Synthesis Compilers**

  <span style="font-size:15px;"> <strong><em>Zhihao Xu</em></strong>, Shikai Guo, Guilin Zhao, Xiaochen Li, Peiyu Zou, He Jiang.</span>

  <span style="font-size:15px;"> In *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, 2025. (<span style="color:red">CCF-A</span>, JCR Q1)</span>

  [[paper](https://arxiv.org/abs/2407.12037)]
  [[code](https://github.com/cemery123/legohdl)]

- <span class="badge">SPE'23</span> &nbsp;**Feature transfer learning by reinforcement learning for detecting software defect**

  <span style="font-size:15px;"> Shikai Guo, Jiahui Wang, <strong><em>Zhihao Xu</em></strong>, Lin Huang, Hui Li, Rong Chen.</span>

  <span style="font-size:15px;"> In *Software: Practice and Experience*, 2025. (<span style="color:blue">CCF-B</span>, JCR Q2)</span>

- <span class="badge">TCAD'25</span> &nbsp;**TRAGIC: Test Oracle Generation for ISA Compliance Testing via Large Language Model**

  <span style="font-size:15px;"> <strong><em>Zhihao Xu</em></strong>, Bixin Li, Xiaoning Du, Lulu Wang, Li Liao, Ying Zhou.</span>

  <span style="font-size:15px;"> In *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, 2025. (<span style="color:red">CCF-A</span>, JCR Q1)</span>

## Under Review

- <span class="badge">TCAD'25</span> &nbsp;**Structural Mutation Based Differential Testing for FPGA Logic Synthesis Compilers**

  <span style="font-size:15px;"> <strong><em>Zhihao Xu</em></strong>, Shikai Guo, Guilin Zhao,  Peiyu Zou, Xiaochen Li, He Jiang</span>

  <span style="font-size:15px;"> Manuscript submitted to *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, 2025. (<span style="color:red">CCF-A</span>, JCR Q1)</span>

- <span class="badge">TRETS'25</span> &nbsp;**Rethinking LLM-aided  RTL Code Optimization Via Timing Logic Metamorphosis**

  <span style="font-size:15px;"> <strong><em>Zhihao Xu</em></strong>, Bixin Li, Ran Yan, Lulu Wang.</span>

  <span style="font-size:15px;"> Manuscript submitted to *ACM Transactions on Reconfigurable Technology and Systems*, 2025. (<span style="color:blue">CCF-B</span>, JCR Q2)</span>

- <span class="badge">TCAD'25</span> &nbsp;**Generating Syntax Valid Verilog Programs with Large Language Model to Find Bugs in Logic Synthesis Tools**

  <span style="font-size:15px;"> Shikai Guo, Wen Zhao, <strong><em>Zhihao Xu</em></strong>, Xiaochen Li, He Jiang.</span>

  <span style="font-size:15px;"> Manuscript submitted to *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, 2025. (<span style="color:red">CCF-A</span>, JCR Q1)</span>

- <span class="badge">DAC'26</span> &nbsp;**RL4HDL: Code Diversity Guided FPGA Logic Synthesis Compiler Testing Via Reinforcement Learning**

  <span style="font-size:15px;"> <strong><em>Zhihao Xu</em></strong>, Shikai Guo, Hui Zeng, Qian Ma, Hui Li.</span>

  <span style="font-size:15px;"> Manuscript submitted to *The 63rd ACM/IEEE The Chips to Systems Conference*, 2026. (<span style="color:red">CCF-A</span>)</span>

- <span class="badge">DAC'26</span> &nbsp;**Are They All Safe? Practical Fault Injection Attacks on FPGA Logic Synthesis Tools**

  <span style="font-size:15px;"> Jiaxin Li, Shikai Guo\*, <strong><em>Zhihao Xu\*</em></strong>, Xiaochen Li, He Jiang.</span>

  <span style="font-size:15px;"> Manuscript submitted to *The 63rd ACM/IEEE The Chips to Systems Conference*, 2026. (<span style="color:red">CCF-A</span>)</span>

- <span class="badge">DAC'26</span> &nbsp;**Differential Fuzz to Test Instruction Set Simulator Tools**

  <span style="font-size:15px;"> Xinlong Zhang, Shikai Guo\*, Zihan Liang, <strong><em>Zhihao Xu\*</em></strong>, Xiaochen Li, He Jiang.</span>

  <span style="font-size:15px;"> Manuscript submitted to *The 63rd ACM/IEEE The Chips to Systems Conference*, 2026. (<span style="color:red">CCF-A</span>)</span>



# üéñ Honors and Awards
- *2022.10* COSCO SHIPPING Second Prize Scholarship in DLMU. 
- *2024.09* First-class academic scholarship in SEU.
- *2025.05* Chinese Scholarship Council full award in Monash.

# üìñ Educations
- *2024.09 - 2025.06 (now)*, Ph.D candidate, Southeast Uinversity, Nanjing. 
- *2021.09 - 2024.06*, Postgraduate, Dalian Maritime University, Dalian.

# üß± Utility Model Patents
- S. Guo, Z. Xu, X. Li, and H. Jiang, ‚ÄúSimulation software testing method based on sleep zone mutation,‚Äù
  Utility Model Patent CN202310123179.9, Authorized, Feb. 20, 2025.
- H. Li, X. Qi, Z. Xu, S. Guo, X. Li, and H. Jiang, ‚ÄúA method to improve jt defect prediction performance,‚Äù
  Utility Model Patent CN202310112490.3, Authorized, Jan. 10, 2025.
- S. Guo and Z. Xu, ‚ÄúSimulation software testing method based on code generation,‚Äù Utility Model Patent
 CN202210946320.0, Substantive review completed, Nov. 3, 2022.
- S. Guo, Z. Xu, X. Shang, H. Li, and R. Chen, ‚ÄúA simulink detection method based on controllable base
  mutations,‚Äù Utility Model Patent CN202210348499.X, Substantive review completed, Sep. 15, 2022.
- S. Guo, Z. Xu, X. Shang, H. Li, and R. Chen, ‚ÄúSimulation software testing method based on hibernation
  zone mutation,‚Äù Utility Model Patent CN202210983410.7, Granted on Oct.~15, 2024.

# ü•á Internships
- 2019 Yantai Science and Technology Project, *Host*
- 2022 National Natural Science Foundation of China (No. 62472062), *Participant*
- 2023 Dalian Excellent Young Project (No. 2022RY35), *Participant*
- 2024 Fundamental Research Funds for the Central Universities (No. 3132024257), *Participant*
