{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.831403",
   "Default View_TopLeft":"-287,948",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:10.0 non-TLS
#  -string -flagsOSRD
preplace port BRAM_weight_AXI_1 -pg 1 -lvl 0 -x 0 -y 480 -defaultsOSRD
preplace port BRAM_weight_AXI_0 -pg 1 -lvl 0 -x 0 -y 220 -defaultsOSRD
preplace port BRAM_weight_AXI_2 -pg 1 -lvl 0 -x 0 -y 760 -defaultsOSRD
preplace port BRAM_weight_AXI_3 -pg 1 -lvl 0 -x 0 -y 1190 -defaultsOSRD
preplace port port-id_clk -pg 1 -lvl 0 -x 0 -y 910 -defaultsOSRD
preplace port port-id_rst -pg 1 -lvl 0 -x 0 -y 940 -defaultsOSRD
preplace port port-id_out_psum_vld -pg 1 -lvl 7 -x 2930 -y 1740 -defaultsOSRD
preplace port port-id_init_signal -pg 1 -lvl 0 -x 0 -y 1310 -defaultsOSRD
preplace port port-id_en -pg 1 -lvl 0 -x 0 -y 1790 -defaultsOSRD
preplace port port-id_channel_end -pg 1 -lvl 7 -x 2930 -y 1530 -defaultsOSRD
preplace port port-id_weight_end -pg 1 -lvl 7 -x 2930 -y 540 -defaultsOSRD
preplace port port-id_accum_done -pg 1 -lvl 0 -x 0 -y 1370 -defaultsOSRD
preplace port port-id_BRAM_img_sel -pg 1 -lvl 0 -x 0 -y 1650 -defaultsOSRD
preplace port port-id_BRAM_img_AXI_en -pg 1 -lvl 0 -x 0 -y 1560 -defaultsOSRD
preplace port port-id_BRAM_img_AXI_rst -pg 1 -lvl 0 -x 0 -y 1590 -defaultsOSRD
preplace portBus out_psum0 -pg 1 -lvl 7 -x 2930 -y 1620 -defaultsOSRD
preplace portBus out_psum1 -pg 1 -lvl 7 -x 2930 -y 1650 -defaultsOSRD
preplace portBus out_psum2 -pg 1 -lvl 7 -x 2930 -y 1680 -defaultsOSRD
preplace portBus out_psum3 -pg 1 -lvl 7 -x 2930 -y 1710 -defaultsOSRD
preplace portBus stride -pg 1 -lvl 0 -x 0 -y 1220 -defaultsOSRD
preplace portBus width_input_img -pg 1 -lvl 0 -x 0 -y 1440 -defaultsOSRD
preplace portBus channel_input_img -pg 1 -lvl 0 -x 0 -y 1470 -defaultsOSRD
preplace portBus weight_size_1_16 -pg 1 -lvl 0 -x 0 -y 970 -defaultsOSRD
preplace portBus BRAM_img_AXI_addr -pg 1 -lvl 0 -x 0 -y 1500 -defaultsOSRD
preplace portBus BRAM_img_AXI_din -pg 1 -lvl 0 -x 0 -y 1530 -defaultsOSRD
preplace portBus BRAM_img_AXI_dout -pg 1 -lvl 7 -x 2930 -y 1490 -defaultsOSRD
preplace portBus BRAM_img_AXI_wen -pg 1 -lvl 0 -x 0 -y 1620 -defaultsOSRD
preplace inst blk_mem_gen_0 -pg 1 -lvl 3 -x 1240 -y 140 -defaultsOSRD
preplace inst blk_mem_gen_1 -pg 1 -lvl 3 -x 1240 -y 400 -defaultsOSRD
preplace inst blk_mem_gen_2 -pg 1 -lvl 3 -x 1240 -y 680 -defaultsOSRD
preplace inst blk_mem_gen_3 -pg 1 -lvl 3 -x 1240 -y 1110 -defaultsOSRD
preplace inst blk_mem_gen_4 -pg 1 -lvl 6 -x 2750 -y 1280 -defaultsOSRD
preplace inst load_activation_0 -pg 1 -lvl 4 -x 1690 -y 1360 -defaultsOSRD
preplace inst computing_core_0 -pg 1 -lvl 6 -x 2750 -y 1680 -defaultsOSRD
preplace inst load_weight_0 -pg 1 -lvl 1 -x 240 -y 980 -defaultsOSRD
preplace inst BRAM_selector_0 -pg 1 -lvl 5 -x 2220 -y 1360 -defaultsOSRD
preplace inst pipeline_0 -pg 1 -lvl 3 -x 1240 -y 1810 -defaultsOSRD
preplace inst load_weight_ctrl_0 -pg 1 -lvl 2 -x 780 -y 1360 -defaultsOSRD
preplace netloc BRAM_in2_addr_0_1 1 0 5 30J 1230 490J 970 NJ 970 NJ 970 2000J
preplace netloc BRAM_in2_din_0_1 1 0 5 20J 1210 NJ 1210 1000J 1250 1400J 1150 1920J
preplace netloc BRAM_in2_en_0_1 1 0 5 60J 1250 570J 1130 1060J 1260 1420J 1160 1910J
preplace netloc BRAM_in2_rst_0_1 1 0 5 70J 1260 530J 1100 1070J 1270 1450J 1180 1890J
preplace netloc BRAM_in2_wen_0_1 1 0 5 NJ 1620 NJ 1620 NJ 1620 NJ 1620 2030J
preplace netloc BRAM_selector_0_BRAM_in1_dout 1 3 3 1510 1000 1880J 1010 2400
preplace netloc BRAM_selector_0_BRAM_in2_dout 1 5 2 2480J 1070 2900J
preplace netloc BRAM_selector_0_BRAM_out_addr 1 5 1 2500 1310n
preplace netloc BRAM_selector_0_BRAM_out_clk 1 5 1 2510 1330n
preplace netloc BRAM_selector_0_BRAM_out_din 1 5 1 2520 1350n
preplace netloc BRAM_selector_0_BRAM_out_en 1 5 1 N 1390
preplace netloc BRAM_selector_0_BRAM_out_rst 1 5 1 N 1410
preplace netloc BRAM_selector_0_BRAM_out_wen 1 5 1 N 1430
preplace netloc accum_done_1 1 0 3 NJ 1370 560 1110 980
preplace netloc blk_mem_gen_0_douta 1 0 3 40 210 NJ 210 1040
preplace netloc blk_mem_gen_1_douta 1 0 3 50 470 NJ 470 1040
preplace netloc blk_mem_gen_2_douta 1 0 3 60 680 NJ 680 NJ
preplace netloc blk_mem_gen_3_douta 1 0 3 70 1180 500J 1120 1080J
preplace netloc blk_mem_gen_4_douta 1 3 3 1520 1010 1900J 1000 2600
preplace netloc blk_mem_gen_4_doutb 1 4 2 2040 1110 2530J
preplace netloc channel_0_1 1 0 4 40J 1240 600J 1190 970J 1370 NJ
preplace netloc clk_0_1 1 0 6 30 770 580 1080 1050 1300 1380 1020 NJ 1020 2580J
preplace netloc computing_core_0_out_psum0 1 6 1 2900J 1620n
preplace netloc computing_core_0_out_psum1 1 6 1 2910J 1650n
preplace netloc computing_core_0_out_psum2 1 6 1 NJ 1680
preplace netloc computing_core_0_out_psum3 1 6 1 2900J 1700n
preplace netloc computing_core_0_out_psum_vld 1 6 1 2910J 1720n
preplace netloc en_0_1 1 0 3 NJ 1790 NJ 1790 NJ
preplace netloc init_signal_0_1 1 0 3 NJ 1310 610 1170 960J
preplace netloc load_activation_0_BRAM_0_addr 1 4 2 1960 1080 2590J
preplace netloc load_activation_0_BRAM_1_addr 1 4 1 2020 1280n
preplace netloc load_activation_0_BRAM_clk 1 4 2 1900 1100 2570J
preplace netloc load_activation_0_BRAM_din 1 4 2 1970 1120 2560J
preplace netloc load_activation_0_BRAM_en 1 4 2 1950 1130 2540J
preplace netloc load_activation_0_BRAM_rst 1 4 2 1990 1140 2500J
preplace netloc load_activation_0_BRAM_wen 1 4 2 2010 1160 2460J
preplace netloc load_activation_0_activate0 1 4 2 1940 1170 2430J
preplace netloc load_activation_0_activate1 1 4 2 1980J 1180 2420
preplace netloc load_activation_0_activate2 1 4 2 1930J 1150 2440
preplace netloc load_activation_0_channel_end 1 1 6 620 1180 990J 1280 1410J 1140 1880 1030 NJ 1030 2910J
preplace netloc load_activation_0_done 1 2 3 1100 1390 1490J 1190 1860
preplace netloc load_weight_0_BRAM_0_addr 1 1 2 410J 200 940
preplace netloc load_weight_0_BRAM_1_addr 1 1 2 430J 460 940
preplace netloc load_weight_0_BRAM_2_addr 1 1 2 460J 1070 1040
preplace netloc load_weight_0_BRAM_3_addr 1 1 2 440J 670 940
preplace netloc load_weight_0_BRAM_clk 1 1 2 NJ 960 1050
preplace netloc load_weight_0_BRAM_din 1 1 2 NJ 1020 1070
preplace netloc load_weight_0_BRAM_en 1 1 2 NJ 980 1090
preplace netloc load_weight_0_BRAM_rst 1 1 2 NJ 1000 1100
preplace netloc load_weight_0_BRAM_wen 1 1 2 NJ 1040 1110
preplace netloc load_weight_0_load_end 1 1 1 520 840n
preplace netloc load_weight_0_weight0 1 1 1 510 880n
preplace netloc load_weight_0_weight1 1 1 1 480 900n
preplace netloc load_weight_0_weight2 1 1 1 470 920n
preplace netloc load_weight_0_weight3 1 1 1 450 940n
preplace netloc load_weight_0_weight_end 1 1 6 420J 540 NJ 540 NJ 540 NJ 540 NJ 540 NJ
preplace netloc load_weight_ctrl_0_buffer_ready 1 2 1 950 1390n
preplace netloc load_weight_ctrl_0_load_start 1 0 3 70 750 NJ 750 940
preplace netloc load_weight_ctrl_0_weight0_out 1 2 4 N 1310 1390J 1040 NJ 1040 2550J
preplace netloc load_weight_ctrl_0_weight1_out 1 2 4 N 1330 1460J 1090 NJ 1090 2450J
preplace netloc load_weight_ctrl_0_weight2_out 1 2 4 N 1350 1440J 1050 NJ 1050 2490J
preplace netloc load_weight_ctrl_0_weight3_out 1 2 4 950 1380 1470J 1060 NJ 1060 2470J
preplace netloc pipeline_0_start_core 1 3 3 1520 1630 NJ 1630 NJ
preplace netloc pipeline_0_start_load 1 3 1 1500 1390n
preplace netloc rst_0_1 1 0 6 20 780 540 1090 1040 1320 1430 1070 NJ 1070 2410J
preplace netloc sel_0_1 1 0 5 50J 1200 460J 1160 1010J 1290 1370J 1170 1870J
preplace netloc stride_0_1 1 0 4 NJ 1220 550J 1150 1020J 1340 1480J
preplace netloc weight_size_0_1 1 0 1 NJ 970
preplace netloc width_0_1 1 0 4 NJ 1440 590J 1140 1030J 1360 1500J
preplace netloc BRAM_PORTB_0_1 1 0 3 NJ 480 NJ 480 NJ
preplace netloc BRAM_PORTB_1_1 1 0 3 NJ 220 NJ 220 NJ
preplace netloc BRAM_PORTB_2_1 1 0 3 NJ 760 NJ 760 NJ
preplace netloc BRAM_PORTB_3_1 1 0 3 NJ 1190 500J 1200 1090J
levelinfo -pg 1 0 240 780 1240 1690 2220 2750 2930
pagesize -pg 1 -db -bbox -sgen -220 0 3150 1930
"
}
0
