Course materials for the Basic VHDL Tutorials found at:
https://vhdlwhiz.com/basic-vhdl-tutorials/

1. Start at T01_HelloWorldTb.vhd
2. Study the accompanied blog post and video, do the exercise yourself
3. Look for TODO's in the code, and fill in as needed
4. Compile and simulate in ModelSim
5. Compare with answers or accompanied blog post

How to add a .vhd file to ModelSim, compile it and start simulation is shown in the videos for the first few blog posts:
https://vhdlwhiz.com/hello-world/
https://vhdlwhiz.com/wait-for/

Directory structure:

.\answers:
    Folder containing the complete source code all tutorials

.\excercises:
    Folder containing exercises for all tutorials

How to install ModelSim and Notepad++:
https://vhdlwhiz.com/free_vhdl_simulator_and_editor/

Tutorial blog posts:

T01: https://vhdlwhiz.com/hello-world/
T02: https://vhdlwhiz.com/wait-for/
T03: https://vhdlwhiz.com/loop-and-exit/
T04: https://vhdlwhiz.com/for-loop/
T05: https://vhdlwhiz.com/while-loop/
T06: https://vhdlwhiz.com/signals-vs-variables/
T07: https://vhdlwhiz.com/wait-on-wait-until/
T08: https://vhdlwhiz.com/if-then-elsif-else/
T09: https://vhdlwhiz.com/sensitivity-list/
T10: https://vhdlwhiz.com/std_logic/
T11: https://vhdlwhiz.com/std_logic_vector/
T12: https://vhdlwhiz.com/signed-unsigned/
T13: https://vhdlwhiz.com/concurrent-statement/
T14: https://vhdlwhiz.com/case-when/
T15: https://vhdlwhiz.com/port-map/
T16: https://vhdlwhiz.com/constants-generic-map/
T17: https://vhdlwhiz.com/clocked-process/
T18: https://vhdlwhiz.com/create-timer/
T19: https://vhdlwhiz.com/using-procedure/
T20: https://vhdlwhiz.com/finite-state-machine/
T21: https://vhdlwhiz.com/using-function/
T22: https://vhdlwhiz.com/impure-function/
T23: https://vhdlwhiz.com/drive-signals-from-procedure/
