============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.13-s033_1
  Generated on:           Sep 12 2019  09:08:18 am
  Module:                 mtm_Alu
    Operating conditions: worst 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

	Timing
	------
               Endpoint                Slack  Cost Group   Mode  
-----------------------------------------------------------------
u_mtm_Alu_serializer/buffer_reg[52]/D   47967        clk   WC_av 
	Area
	----

Instance Module Domain   Cells  Cell Area  Net Area   Total Area 
-----------------------------------------------------------------
mtm_Alu         WC_tc     2311      66575     29581        96156 

	Design Rule Check
	-----------------
        Initializing DRC engine.

Max_transition design rule: no violations.

Max_capacitance design rule (violation total = 4.4)
Worst violator:
Pin                              Load (ff)           Max     Violation
------------------------------------------------------------------------
u_mtm_Alu_core/g26876/AUS             39.9          37.1           2.8

Max_fanout design rule (violation total = 17.000)
Worst violator:
Pin                             Fanout           Max     Violation
--------------------------------------------------------------------
rst_n (Primary Input)           16.000         1.000        15.000



