INFO: [VRFC 10-163] Analyzing VHDL file "/home/Sol/Digital-System-Design-II/hw2/universalShiftRegister/universalShiftRegister.srcs/sim_1/new/universalShiftRegisterTB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'universalShiftRegisterTB'
