<HTML>
<HEAD>
<TITLE>PAD Specification File</TITLE>
<link href="file:///F:/MySoftware/Lattice/radiant/data/theme/css/light/report.css" rel="stylesheet" type="text/css" media="screen"/>
<link href="file:///F:/MySoftware/Lattice/radiant/data/theme/css/print/report.css" rel="stylesheet" type="text/css" media="print"/>
<style type="text/css">
#toc {
  position: fixed;
  right: 2px;
  top: 2px;
  padding: 2px 5px 2px 5px;
  background-color:rgba(210,210,210,0.1);
  border-style: solid;
  border-color: rgba(192,192,192,0.8);
  border-width:1px;
}
#toc_list {
  display: none;
  }
</style>

<script type="text/javascript">
<!--
function showTocList() {
var a = document.getElementById("toc_list");
a.style.display = "block";
}

function hideTocList() {
var a = document.getElementById("toc_list");
if (a)
    a.style.display = "none";
}

//-->
</script>

</HEAD>

<BODY>

<DIV id="content" onclick="hideTocList()"><PRE>
<A name="Pad"></A>PAD Specification File
***************************

PART TYPE:        iCE40UP5K
Performance Grade:      High-Performance_1.2V
PACKAGE:          SG48
Package Status:                     Preliminary    Version 1.5

Wed Mar  6 15:41:47 2024

Pinout by Port Name:
+------------------+----------+---------------+-------+-------------------------------------------+
| Port Name        | Pin/Bank | Buffer Type   | Site  | Properties                                |
+------------------+----------+---------------+-------+-------------------------------------------+
| iIR_Data[0]      | 23/0     | LVCMOS18_IN   | PR20A | DRIVE:NA IO_TYPE:LVCMOS18 PULLMODE:100K   |
| iIR_Data[10]     | 42/0     | LVCMOS18_IN   | PR9A  | DRIVE:NA IO_TYPE:LVCMOS18 PULLMODE:100K   |
| iIR_Data[11]     | 38/0     | LVCMOS18_IN   | PR9B  | DRIVE:NA IO_TYPE:LVCMOS18 PULLMODE:100K   |
| iIR_Data[12]     | 28/0     | LVCMOS18_IN   | PR18A | DRIVE:NA IO_TYPE:LVCMOS18 PULLMODE:100K   |
| iIR_Data[13]     | 35/0     | LVCMOS18_IN   | PR13B | DRIVE:NA IO_TYPE:LVCMOS18 PULLMODE:100K   |
| iIR_Data[1]      | 25/0     | LVCMOS18_IN   | PR20B | DRIVE:NA IO_TYPE:LVCMOS18 PULLMODE:100K   |
| iIR_Data[2]      | 26/0     | LVCMOS18_IN   | PR19A | DRIVE:NA IO_TYPE:LVCMOS18 PULLMODE:100K   |
| iIR_Data[3]      | 27/0     | LVCMOS18_IN   | PR19B | DRIVE:NA IO_TYPE:LVCMOS18 PULLMODE:100K   |
| iIR_Data[4]      | 32/0     | LVCMOS18_IN   | PR17A | DRIVE:NA IO_TYPE:LVCMOS18 PULLMODE:100K   |
| iIR_Data[5]      | 31/0     | LVCMOS18_IN   | PR17B | DRIVE:NA IO_TYPE:LVCMOS18 PULLMODE:100K   |
| iIR_Data[6]      | 37/0     | LVCMOS18_IN   | PR14A | DRIVE:NA IO_TYPE:LVCMOS18 PULLMODE:100K   |
| iIR_Data[7]      | 34/0     | LVCMOS18_IN   | PR14B | DRIVE:NA IO_TYPE:LVCMOS18 PULLMODE:100K   |
| iIR_Data[8]      | 43/0     | LVCMOS18_IN   | PR10A | DRIVE:NA IO_TYPE:LVCMOS18 PULLMODE:100K   |
| iIR_Data[9]      | 36/0     | LVCMOS18_IN   | PR10B | DRIVE:NA IO_TYPE:LVCMOS18 PULLMODE:100K   |
| iIR_HSync        | 20/1     | LVCMOS18_IN   | PL20B | DRIVE:NA IO_TYPE:LVCMOS18 PULLMODE:100K   |
| iIR_PClk         | 12/1     | LVCMOS18_IN   | PL19A | DRIVE:NA IO_TYPE:LVCMOS18 PULLMODE:100K   |
| iIR_UART_Rx      | 13/1     | LVCMOS18_IN   | PL20A | DRIVE:NA IO_TYPE:LVCMOS18 PULLMODE:100K   |
| iIR_VSync        | 21/1     | LVCMOS18_IN   | PL19B | DRIVE:NA IO_TYPE:LVCMOS18 PULLMODE:100K   |
| ioPSRAM_DATA[0]  | 4/2      | LVCMOS18_BIDI | PL10A | DRIVE:4mA IO_TYPE:LVCMOS18 PULLMODE:100K  |
| ioPSRAM_DATA[1]  | 3/2      | LVCMOS18_BIDI | PL10B | DRIVE:4mA IO_TYPE:LVCMOS18 PULLMODE:100K  |
| ioPSRAM_DATA[2]  | 48/2     | LVCMOS18_BIDI | PL8A  | DRIVE:4mA IO_TYPE:LVCMOS18 PULLMODE:100K  |
| ioPSRAM_DATA[3]  | 45/2     | LVCMOS18_BIDI | PL8B  | DRIVE:4mA IO_TYPE:LVCMOS18 PULLMODE:100K  |
| ioPSRAM_DATA[4]  | 47/2     | LVCMOS18_BIDI | PL7A  | DRIVE:4mA IO_TYPE:LVCMOS18 PULLMODE:100K  |
| ioPSRAM_DATA[5]  | 44/2     | LVCMOS18_BIDI | PL7B  | DRIVE:4mA IO_TYPE:LVCMOS18 PULLMODE:100K  |
| ioPSRAM_DATA[6]  | 46/2     | LVCMOS18_BIDI | PL6A  | DRIVE:4mA IO_TYPE:LVCMOS18 PULLMODE:100K  |
| ioPSRAM_DATA[7]  | 2/2      | LVCMOS18_BIDI | PL9A  | DRIVE:4mA IO_TYPE:LVCMOS18 PULLMODE:100K  |
| oDBG_UART_Tx     | 17/1     | LVCMOS18_OUT  | PL24B | DRIVE:4mA IO_TYPE:LVCMOS18 PULLMODE:NA    |
| oIR_Shutdown     | 19/1     | LVCMOS18_OUT  | PL22B | DRIVE:4mA IO_TYPE:LVCMOS18 PULLMODE:NA    |
| oIR_UART_Tx      | 18/1     | LVCMOS18_OUT  | PL23B | DRIVE:4mA IO_TYPE:LVCMOS18 PULLMODE:NA    |
| oLED_Capturing   | 40/0     | OPENDRAIN_OUT | PR6A  | DRIVE:4mA                                 |
| oLED_Configuring | 39/0     | OPENDRAIN_OUT | PR5A  | DRIVE:4mA                                 |
| oLED_Uploading   | 41/0     | OPENDRAIN_OUT | PR7A  | DRIVE:4mA                                 |
| oMUX_SEL[0]      | 16/1     | LVCMOS18_OUT  | PL25B | DRIVE:4mA IO_TYPE:LVCMOS18 PULLMODE:NA    |
| oMUX_SEL[1]      | 15/1     | LVCMOS18_OUT  | PL25A | DRIVE:4mA IO_TYPE:LVCMOS18 PULLMODE:NA    |
| oPSRAM_CE        | 10/1     | LVCMOS18_OUT  | PL17A | DRIVE:4mA IO_TYPE:LVCMOS18 PULLMODE:NA    |
| oPSRAM_CLK       | 6/1      | LVCMOS18_OUT  | PL14B | DRIVE:4mA IO_TYPE:LVCMOS18 PULLMODE:NA    |
| oPSRAM_DQS       | 9/1      | LVCMOS18_OUT  | PL16A | DRIVE:4mA IO_TYPE:LVCMOS18 PULLMODE:NA    |
| oPSRAM_RST       | 11/1     | LVCMOS18_OUT  | PL18A | DRIVE:4mA IO_TYPE:LVCMOS18 PULLMODE:NA    |
+------------------+----------+---------------+-------+-------------------------------------------+

Vccio by Bank:
+------+-------+
| Bank | Vccio |
+------+-------+
| 0    | 1.8V  |
| 1    | 1.8V  |
| 2    | 1.8V  |
+------+-------+

<A name="pad_pin"></A><B><U><big>Pinout by Pin Number:</big></U></B>
+----------+---------------------+------------+---------------+-------+------------------+
| Pin/Bank | Pin Info            | Constraint | Buffer Type   | Site  | Dual Function    |
+----------+---------------------+------------+---------------+-------+------------------+
| 2/2      | ioPSRAM_DATA[7]     | LOCATED    | LVCMOS18_BIDI | PL9A  |                  |
| 3/2      | ioPSRAM_DATA[1]     | LOCATED    | LVCMOS18_BIDI | PL10B |                  |
| 4/2      | ioPSRAM_DATA[0]     | LOCATED    | LVCMOS18_BIDI | PL10A |                  |
| 6/1      | oPSRAM_CLK          | LOCATED    | LVCMOS18_OUT  | PL14B |                  |
| 9/1      | oPSRAM_DQS          | LOCATED    | LVCMOS18_OUT  | PL16A |                  |
| 10/1     | oPSRAM_CE           | LOCATED    | LVCMOS18_OUT  | PL17A |                  |
| 11/1     | oPSRAM_RST          | LOCATED    | LVCMOS18_OUT  | PL18A |                  |
| 12/1     | iIR_PClk            | LOCATED    | LVCMOS18_IN   | PL19A |                  |
| 13/1     | iIR_UART_Rx         | LOCATED    | LVCMOS18_IN   | PL20A |                  |
| 14/1     |     unused, PULL:UP |            |               | PL24A | SPI_SO           |
| 15/1     | oMUX_SEL[1]         | LOCATED    | LVCMOS18_OUT  | PL25A | SPISCK           |
| 16/1     | oMUX_SEL[0]         | LOCATED    | LVCMOS18_OUT  | PL25B | SPI_SS           |
| 17/1     | oDBG_UART_Tx        | LOCATED    | LVCMOS18_OUT  | PL24B | SPI_SI           |
| 18/1     | oIR_UART_Tx         | LOCATED    | LVCMOS18_OUT  | PL23B |                  |
| 19/1     | oIR_Shutdown        | LOCATED    | LVCMOS18_OUT  | PL22B |                  |
| 20/1     | iIR_HSync           | LOCATED    | LVCMOS18_IN   | PL20B | PCLKT1_0         |
| 21/1     | iIR_VSync           | LOCATED    | LVCMOS18_IN   | PL19B |                  |
| 23/0     | iIR_Data[0]         | LOCATED    | LVCMOS18_IN   | PR20A |                  |
| 25/0     | iIR_Data[1]         | LOCATED    | LVCMOS18_IN   | PR20B |                  |
| 26/0     | iIR_Data[2]         | LOCATED    | LVCMOS18_IN   | PR19A |                  |
| 27/0     | iIR_Data[3]         | LOCATED    | LVCMOS18_IN   | PR19B |                  |
| 28/0     | iIR_Data[12]        | LOCATED    | LVCMOS18_IN   | PR18A |                  |
| 31/0     | iIR_Data[5]         | LOCATED    | LVCMOS18_IN   | PR17B |                  |
| 32/0     | iIR_Data[4]         | LOCATED    | LVCMOS18_IN   | PR17A |                  |
| 34/0     | iIR_Data[7]         | LOCATED    | LVCMOS18_IN   | PR14B |                  |
| 35/0     | iIR_Data[13]        | LOCATED    | LVCMOS18_IN   | PR13B | GPLL_IN/PCLKT0_1 |
| 36/0     | iIR_Data[9]         | LOCATED    | LVCMOS18_IN   | PR10B |                  |
| 37/0     | iIR_Data[6]         | LOCATED    | LVCMOS18_IN   | PR14A | PCLKT0_0         |
| 38/0     | iIR_Data[11]        | LOCATED    | LVCMOS18_IN   | PR9B  |                  |
| 39/0     | oLED_Configuring    | LOCATED    | OPENDRAIN_OUT | PR5A  | RGB0             |
| 40/0     | oLED_Capturing      | LOCATED    | OPENDRAIN_OUT | PR6A  | RGB1             |
| 41/0     | oLED_Uploading      | LOCATED    | OPENDRAIN_OUT | PR7A  | RGB2             |
| 42/0     | iIR_Data[10]        | LOCATED    | LVCMOS18_IN   | PR9A  |                  |
| 43/0     | iIR_Data[8]         | LOCATED    | LVCMOS18_IN   | PR10A |                  |
| 44/2     | ioPSRAM_DATA[5]     | LOCATED    | LVCMOS18_BIDI | PL7B  | PCLKT2_0         |
| 45/2     | ioPSRAM_DATA[3]     | LOCATED    | LVCMOS18_BIDI | PL8B  |                  |
| 46/2     | ioPSRAM_DATA[6]     | LOCATED    | LVCMOS18_BIDI | PL6A  |                  |
| 47/2     | ioPSRAM_DATA[4]     | LOCATED    | LVCMOS18_BIDI | PL7A  |                  |
| 48/2     | ioPSRAM_DATA[2]     | LOCATED    | LVCMOS18_BIDI | PL8A  |                  |
| PL6B/2   |     unused, PULL:UP |            |               | PL6B  |                  |
| PL9B/2   |     unused, PULL:UP |            |               | PL9B  |                  |
| PL13A/1  |     unused, PULL:UP |            |               | PL13A |                  |
| PL13B/1  |     unused, PULL:UP |            |               | PL13B | PCLKT1_2         |
| PL14A/1  |     unused, PULL:UP |            |               | PL14A | PCLKT1_1         |
| PL15A/1  |     unused, PULL:UP |            |               | PL15A |                  |
| PL15B/1  |     unused, PULL:UP |            |               | PL15B |                  |
| PL16B/1  |     unused, PULL:UP |            |               | PL16B |                  |
| PL17B/1  |     unused, PULL:UP |            |               | PL17B |                  |
| PL18B/1  |     unused, PULL:UP |            |               | PL18B |                  |
| PL21A/1  |     unused, PULL:UP |            |               | PL21A |                  |
| PL21B/1  |     unused, PULL:UP |            |               | PL21B |                  |
| PL22A/1  |     unused, PULL:UP |            |               | PL22A |                  |
| PL23A/1  |     unused, PULL:UP |            |               | PL23A |                  |
| PR13A/0  |     unused, PULL:UP |            |               | PR13A |                  |
| PR18B/0  |     unused, PULL:UP |            |               | PR18B |                  |
| PR22A/0  |     unused, PULL:UP |            |               | PR22A |                  |
+----------+---------------------+------------+---------------+-------+------------------+


Locate Constraints for each Pin: 

ldc_set_location -site {23} [ get_ports {iIR_Data[0]} ]
ldc_set_location -site {42} [ get_ports {iIR_Data[10]} ]
ldc_set_location -site {38} [ get_ports {iIR_Data[11]} ]
ldc_set_location -site {28} [ get_ports {iIR_Data[12]} ]
ldc_set_location -site {35} [ get_ports {iIR_Data[13]} ]
ldc_set_location -site {25} [ get_ports {iIR_Data[1]} ]
ldc_set_location -site {26} [ get_ports {iIR_Data[2]} ]
ldc_set_location -site {27} [ get_ports {iIR_Data[3]} ]
ldc_set_location -site {32} [ get_ports {iIR_Data[4]} ]
ldc_set_location -site {31} [ get_ports {iIR_Data[5]} ]
ldc_set_location -site {37} [ get_ports {iIR_Data[6]} ]
ldc_set_location -site {34} [ get_ports {iIR_Data[7]} ]
ldc_set_location -site {43} [ get_ports {iIR_Data[8]} ]
ldc_set_location -site {36} [ get_ports {iIR_Data[9]} ]
ldc_set_location -site {20} [ get_ports {iIR_HSync} ]
ldc_set_location -site {12} [ get_ports {iIR_PClk} ]
ldc_set_location -site {13} [ get_ports {iIR_UART_Rx} ]
ldc_set_location -site {21} [ get_ports {iIR_VSync} ]
ldc_set_location -site {4} [ get_ports {ioPSRAM_DATA[0]} ]
ldc_set_location -site {3} [ get_ports {ioPSRAM_DATA[1]} ]
ldc_set_location -site {48} [ get_ports {ioPSRAM_DATA[2]} ]
ldc_set_location -site {45} [ get_ports {ioPSRAM_DATA[3]} ]
ldc_set_location -site {47} [ get_ports {ioPSRAM_DATA[4]} ]
ldc_set_location -site {44} [ get_ports {ioPSRAM_DATA[5]} ]
ldc_set_location -site {46} [ get_ports {ioPSRAM_DATA[6]} ]
ldc_set_location -site {2} [ get_ports {ioPSRAM_DATA[7]} ]
ldc_set_location -site {17} [ get_ports {oDBG_UART_Tx} ]
ldc_set_location -site {19} [ get_ports {oIR_Shutdown} ]
ldc_set_location -site {18} [ get_ports {oIR_UART_Tx} ]
ldc_set_location -site {16} [ get_ports {oMUX_SEL[0]} ]
ldc_set_location -site {15} [ get_ports {oMUX_SEL[1]} ]
ldc_set_location -site {10} [ get_ports {oPSRAM_CE} ]
ldc_set_location -site {6} [ get_ports {oPSRAM_CLK} ]
ldc_set_location -site {9} [ get_ports {oPSRAM_DQS} ]
ldc_set_location -site {11} [ get_ports {oPSRAM_RST} ]





Copyright (c) 2002-2022 Lattice Semiconductor Corporation,  All rights reserved.

Wed Mar  6 15:41:47 2024




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></DIV>

<DIV id="toc" class="radiant"><span onmousemove="showTocList()">Contents</span>
<UL id="toc_list">
<LI><A href=#pad_pin>Pinout by Pin Number</A></LI>
</UL>
</DIV>

<button id="back_to_top" class="radiant" onclick="scrollToTop()">&lt;</button>
<script type="text/javascript">
<!--
var scrollStep = 0;
function scrollToTop(){
  var funScroll = function() {
    var top = document.body.scrollTop;
    if (top == 0) {
      scrollStep = 0;
      return;
    }
    if (scrollStep == 0)
      scrollStep = top/20 + 1;
    top -= scrollStep;
    if (top < 0)
      top = 0;
    document.body.scrollTop = top;
    requestAnimationFrame(funScroll);
  };
  funScroll();
}

window.addEventListener('scroll', function(e) {
  var backToTop = document.getElementById('back_to_top')
  if (document.body.scrollTop > 0) {
    backToTop.style.display = 'block';
  } else {	backToTop.style.display = 'none'  }});

//-->
</script>

<style type="text/css">
#back_to_top {
  bottom:20px; right:20px;
  width:30px; height:30px;
  font-size: 20px;
  padding: 2px 5px 2px 5px;
  position:fixed;
  background-color:rgba(210,210,210,0.1);
  border-style: solid;
  border-color: rgba(192,192,192,0.8);
  border-width:1px;
  display:none;
  -webkit-transform: rotate(90deg);
  -webkit-transform-origin:50% 50%;
}
#back_to_top:focus {
  outline-width:0px;
}
</style>

</BODY>

