Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Apr 22 15:58:00 2024
| Host         : rbrinson running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file MineSweepWrapper_timing_summary_routed.rpt -pb MineSweepWrapper_timing_summary_routed.pb -rpx MineSweepWrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : MineSweepWrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   33          
TIMING-20  Warning   Non-clocked latch               16          
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (122)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (16)
5. checking no_input_delay (17)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (122)
--------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: sw[0] (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: sw[10] (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: sw[11] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[12] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[13] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[14] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[15] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[4] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[6] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[7] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[8] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: sw[9] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[1]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[0].SYNC.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[10].SYNC.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[11].SYNC.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[12].SYNC.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[13].SYNC.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[14].SYNC.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[15].SYNC.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[1].SYNC.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[2].SYNC.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[3].SYNC.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[4].SYNC.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[5].SYNC.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[6].SYNC.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[7].SYNC.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[8].SYNC.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[9].SYNC.syncChain_reg[3]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (16)
-------------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.395        0.000                      0                  186        0.078        0.000                      0                  186        4.020        0.000                       0                   170  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.395        0.000                      0                  186        0.078        0.000                      0                  186        4.020        0.000                       0                   170  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.395ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.078ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.395ns  (required time - arrival time)
  Source:                 MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.502ns  (logic 2.014ns (21.196%)  route 7.488ns (78.804%))
  Logic Levels:           10  (LUT5=4 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.639     5.160    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X3Y48          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDCE (Prop_fdce_C_Q)         0.456     5.616 r  MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg[2]/Q
                         net (fo=15, routed)          1.106     6.722    MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg_n_0_[2]
    SLICE_X3Y49          LUT6 (Prop_lut6_I0_O)        0.124     6.846 f  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_65/O
                         net (fo=2, routed)           0.677     7.523    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_65_n_0
    SLICE_X3Y49          LUT5 (Prop_lut5_I0_O)        0.152     7.675 f  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_46/O
                         net (fo=9, routed)           0.875     8.550    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_46_n_0
    SLICE_X3Y48          LUT5 (Prop_lut5_I0_O)        0.326     8.876 f  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_60/O
                         net (fo=3, routed)           0.814     9.690    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_60_n_0
    SLICE_X2Y47          LUT6 (Prop_lut6_I2_O)        0.124     9.814 f  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_41/O
                         net (fo=5, routed)           0.792    10.605    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_41_n_0
    SLICE_X0Y51          LUT6 (Prop_lut6_I3_O)        0.124    10.729 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[1]_i_9/O
                         net (fo=10, routed)          0.695    11.424    MINESWEEP/COLLISIONCHAIN/bomb2Col1[1]_i_9_n_0
    SLICE_X1Y49          LUT6 (Prop_lut6_I1_O)        0.124    11.548 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_21/O
                         net (fo=2, routed)           1.049    12.597    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_21_n_0
    SLICE_X0Y50          LUT6 (Prop_lut6_I5_O)        0.124    12.721 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_13/O
                         net (fo=2, routed)           0.674    13.395    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_13_n_0
    SLICE_X2Y51          LUT5 (Prop_lut5_I0_O)        0.124    13.519 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_4/O
                         net (fo=4, routed)           0.807    14.326    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_4_n_0
    SLICE_X4Y52          LUT5 (Prop_lut5_I1_O)        0.124    14.450 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[0]_i_2/O
                         net (fo=1, routed)           0.000    14.450    MINESWEEP/COLLISIONCHAIN/bomb2Col1[0]_i_2_n_0
    SLICE_X4Y52          MUXF7 (Prop_muxf7_I0_O)      0.212    14.662 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    14.662    MINESWEEP/COLLISIONCHAIN/bomb2CollDet[0]
    SLICE_X4Y52          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.508    14.849    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X4Y52          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[0]/C
                         clock pessimism              0.180    15.029    
                         clock uncertainty           -0.035    14.993    
    SLICE_X4Y52          FDCE (Setup_fdce_C_D)        0.064    15.057    MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[0]
  -------------------------------------------------------------------
                         required time                         15.057    
                         arrival time                         -14.662    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.469ns  (required time - arrival time)
  Source:                 MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.430ns  (logic 2.040ns (21.634%)  route 7.390ns (78.366%))
  Logic Levels:           10  (LUT5=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.639     5.160    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X3Y48          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDCE (Prop_fdce_C_Q)         0.456     5.616 r  MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg[2]/Q
                         net (fo=15, routed)          1.106     6.722    MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg_n_0_[2]
    SLICE_X3Y49          LUT6 (Prop_lut6_I0_O)        0.124     6.846 f  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_65/O
                         net (fo=2, routed)           0.677     7.523    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_65_n_0
    SLICE_X3Y49          LUT5 (Prop_lut5_I0_O)        0.152     7.675 f  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_46/O
                         net (fo=9, routed)           0.875     8.550    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_46_n_0
    SLICE_X3Y48          LUT5 (Prop_lut5_I0_O)        0.326     8.876 f  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_60/O
                         net (fo=3, routed)           0.814     9.690    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_60_n_0
    SLICE_X2Y47          LUT6 (Prop_lut6_I2_O)        0.124     9.814 f  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_41/O
                         net (fo=5, routed)           0.792    10.605    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_41_n_0
    SLICE_X0Y51          LUT6 (Prop_lut6_I3_O)        0.124    10.729 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[1]_i_9/O
                         net (fo=10, routed)          0.695    11.424    MINESWEEP/COLLISIONCHAIN/bomb2Col1[1]_i_9_n_0
    SLICE_X1Y49          LUT6 (Prop_lut6_I1_O)        0.124    11.548 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_21/O
                         net (fo=2, routed)           1.049    12.597    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_21_n_0
    SLICE_X0Y50          LUT6 (Prop_lut6_I5_O)        0.124    12.721 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_13/O
                         net (fo=2, routed)           0.674    13.395    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_13_n_0
    SLICE_X2Y51          LUT5 (Prop_lut5_I0_O)        0.124    13.519 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_4/O
                         net (fo=4, routed)           0.709    14.228    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_4_n_0
    SLICE_X1Y52          LUT6 (Prop_lut6_I1_O)        0.124    14.352 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[1]_i_2/O
                         net (fo=1, routed)           0.000    14.352    MINESWEEP/COLLISIONCHAIN/bomb2Col1[1]_i_2_n_0
    SLICE_X1Y52          MUXF7 (Prop_muxf7_I0_O)      0.238    14.590 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    14.590    MINESWEEP/COLLISIONCHAIN/bomb2CollDet[1]
    SLICE_X1Y52          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.510    14.851    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X1Y52          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[1]/C
                         clock pessimism              0.180    15.031    
                         clock uncertainty           -0.035    14.995    
    SLICE_X1Y52          FDCE (Setup_fdce_C_D)        0.064    15.059    MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[1]
  -------------------------------------------------------------------
                         required time                         15.059    
                         arrival time                         -14.590    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.536ns  (required time - arrival time)
  Source:                 MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.361ns  (logic 2.014ns (21.515%)  route 7.347ns (78.485%))
  Logic Levels:           10  (LUT5=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.639     5.160    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X3Y48          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDCE (Prop_fdce_C_Q)         0.456     5.616 r  MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg[2]/Q
                         net (fo=15, routed)          1.106     6.722    MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg_n_0_[2]
    SLICE_X3Y49          LUT6 (Prop_lut6_I0_O)        0.124     6.846 f  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_65/O
                         net (fo=2, routed)           0.677     7.523    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_65_n_0
    SLICE_X3Y49          LUT5 (Prop_lut5_I0_O)        0.152     7.675 f  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_46/O
                         net (fo=9, routed)           0.875     8.550    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_46_n_0
    SLICE_X3Y48          LUT5 (Prop_lut5_I0_O)        0.326     8.876 f  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_60/O
                         net (fo=3, routed)           0.814     9.690    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_60_n_0
    SLICE_X2Y47          LUT6 (Prop_lut6_I2_O)        0.124     9.814 f  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_41/O
                         net (fo=5, routed)           0.792    10.605    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_41_n_0
    SLICE_X0Y51          LUT6 (Prop_lut6_I3_O)        0.124    10.729 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[1]_i_9/O
                         net (fo=10, routed)          0.695    11.424    MINESWEEP/COLLISIONCHAIN/bomb2Col1[1]_i_9_n_0
    SLICE_X1Y49          LUT6 (Prop_lut6_I1_O)        0.124    11.548 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_21/O
                         net (fo=2, routed)           1.049    12.597    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_21_n_0
    SLICE_X0Y50          LUT6 (Prop_lut6_I5_O)        0.124    12.721 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_13/O
                         net (fo=2, routed)           0.674    13.395    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_13_n_0
    SLICE_X2Y51          LUT5 (Prop_lut5_I0_O)        0.124    13.519 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_4/O
                         net (fo=4, routed)           0.666    14.185    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_4_n_0
    SLICE_X4Y51          LUT6 (Prop_lut6_I0_O)        0.124    14.309 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_2/O
                         net (fo=1, routed)           0.000    14.309    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_2_n_0
    SLICE_X4Y51          MUXF7 (Prop_muxf7_I0_O)      0.212    14.521 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    14.521    MINESWEEP/COLLISIONCHAIN/bomb2CollDet[3]
    SLICE_X4Y51          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.508    14.849    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X4Y51          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[3]/C
                         clock pessimism              0.180    15.029    
                         clock uncertainty           -0.035    14.993    
    SLICE_X4Y51          FDCE (Setup_fdce_C_D)        0.064    15.057    MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[3]
  -------------------------------------------------------------------
                         required time                         15.057    
                         arrival time                         -14.521    
  -------------------------------------------------------------------
                         slack                                  0.536    

Slack (MET) :             0.590ns  (required time - arrival time)
  Source:                 MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.309ns  (logic 2.040ns (21.915%)  route 7.269ns (78.085%))
  Logic Levels:           10  (LUT5=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.639     5.160    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X3Y48          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDCE (Prop_fdce_C_Q)         0.456     5.616 r  MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg[2]/Q
                         net (fo=15, routed)          1.106     6.722    MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg_n_0_[2]
    SLICE_X3Y49          LUT6 (Prop_lut6_I0_O)        0.124     6.846 f  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_65/O
                         net (fo=2, routed)           0.677     7.523    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_65_n_0
    SLICE_X3Y49          LUT5 (Prop_lut5_I0_O)        0.152     7.675 f  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_46/O
                         net (fo=9, routed)           0.875     8.550    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_46_n_0
    SLICE_X3Y48          LUT5 (Prop_lut5_I0_O)        0.326     8.876 f  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_60/O
                         net (fo=3, routed)           0.814     9.690    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_60_n_0
    SLICE_X2Y47          LUT6 (Prop_lut6_I2_O)        0.124     9.814 f  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_41/O
                         net (fo=5, routed)           0.792    10.605    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_41_n_0
    SLICE_X0Y51          LUT6 (Prop_lut6_I3_O)        0.124    10.729 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[1]_i_9/O
                         net (fo=10, routed)          0.695    11.424    MINESWEEP/COLLISIONCHAIN/bomb2Col1[1]_i_9_n_0
    SLICE_X1Y49          LUT6 (Prop_lut6_I1_O)        0.124    11.548 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_21/O
                         net (fo=2, routed)           1.049    12.597    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_21_n_0
    SLICE_X0Y50          LUT6 (Prop_lut6_I5_O)        0.124    12.721 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_13/O
                         net (fo=2, routed)           0.674    13.395    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_13_n_0
    SLICE_X2Y51          LUT5 (Prop_lut5_I0_O)        0.124    13.519 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_4/O
                         net (fo=4, routed)           0.588    14.107    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_4_n_0
    SLICE_X0Y51          LUT6 (Prop_lut6_I1_O)        0.124    14.231 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[2]_i_2/O
                         net (fo=1, routed)           0.000    14.231    MINESWEEP/COLLISIONCHAIN/bomb2Col1[2]_i_2_n_0
    SLICE_X0Y51          MUXF7 (Prop_muxf7_I0_O)      0.238    14.469 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    14.469    MINESWEEP/COLLISIONCHAIN/bomb2CollDet[2]
    SLICE_X0Y51          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.510    14.851    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X0Y51          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[2]/C
                         clock pessimism              0.180    15.031    
                         clock uncertainty           -0.035    14.995    
    SLICE_X0Y51          FDCE (Setup_fdce_C_D)        0.064    15.059    MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[2]
  -------------------------------------------------------------------
                         required time                         15.059    
                         arrival time                         -14.469    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.741ns  (required time - arrival time)
  Source:                 MINESWEEP/RANDOM/bomb1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.224ns  (logic 2.221ns (24.077%)  route 7.003ns (75.923%))
  Logic Levels:           10  (LUT4=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.570     5.091    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X8Y48          FDCE                                         r  MINESWEEP/RANDOM/bomb1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y48          FDCE (Prop_fdce_C_Q)         0.478     5.569 r  MINESWEEP/RANDOM/bomb1_reg[1]/Q
                         net (fo=29, routed)          0.840     6.410    MINESWEEP/RANDOM/bomb1Temp__0[1]
    SLICE_X10Y47         LUT4 (Prop_lut4_I0_O)        0.296     6.706 f  MINESWEEP/RANDOM/bomb1Col0[3]_i_66/O
                         net (fo=1, routed)           0.909     7.615    MINESWEEP/RANDOM/bomb1Col0[3]_i_66_n_0
    SLICE_X8Y48          LUT6 (Prop_lut6_I0_O)        0.124     7.739 r  MINESWEEP/RANDOM/bomb1Col0[3]_i_46/O
                         net (fo=13, routed)          0.719     8.458    MINESWEEP/RANDOM/bomb1Col0[3]_i_46_n_0
    SLICE_X10Y48         LUT4 (Prop_lut4_I1_O)        0.117     8.575 f  MINESWEEP/RANDOM/bomb1Col0[3]_i_18/O
                         net (fo=20, routed)          0.757     9.332    MINESWEEP/RANDOM/bomb1Col0[3]_i_18_n_0
    SLICE_X10Y49         LUT4 (Prop_lut4_I3_O)        0.348     9.680 r  MINESWEEP/RANDOM/bomb1Col0[0]_i_13/O
                         net (fo=1, routed)           0.540    10.220    MINESWEEP/RANDOM/bomb1Col0[0]_i_13_n_0
    SLICE_X10Y49         LUT6 (Prop_lut6_I4_O)        0.124    10.344 r  MINESWEEP/RANDOM/bomb1Col0[0]_i_9/O
                         net (fo=8, routed)           0.920    11.263    MINESWEEP/RANDOM/bomb1Col0[0]_i_9_n_0
    SLICE_X10Y50         LUT6 (Prop_lut6_I3_O)        0.124    11.387 r  MINESWEEP/RANDOM/bomb1Col0[3]_i_25/O
                         net (fo=1, routed)           0.658    12.045    MINESWEEP/RANDOM/bomb1Col0[3]_i_25_n_0
    SLICE_X11Y50         LUT6 (Prop_lut6_I1_O)        0.124    12.169 r  MINESWEEP/RANDOM/bomb1Col0[3]_i_7/O
                         net (fo=3, routed)           0.827    12.996    MINESWEEP/RANDOM/bomb1Col0[3]_i_7_n_0
    SLICE_X8Y50          LUT6 (Prop_lut6_I5_O)        0.124    13.120 r  MINESWEEP/RANDOM/bomb1Col0[3]_i_4/O
                         net (fo=4, routed)           0.833    13.954    MINESWEEP/RANDOM/bomb1Col0[3]_i_4_n_0
    SLICE_X5Y50          LUT6 (Prop_lut6_I1_O)        0.124    14.078 r  MINESWEEP/RANDOM/bomb1Col0[2]_i_2/O
                         net (fo=1, routed)           0.000    14.078    MINESWEEP/RANDOM/bomb1Col0[2]_i_2_n_0
    SLICE_X5Y50          MUXF7 (Prop_muxf7_I0_O)      0.238    14.316 r  MINESWEEP/RANDOM/bomb1Col0_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    14.316    MINESWEEP/COLLISIONCHAIN/D[2]
    SLICE_X5Y50          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.508    14.849    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X5Y50          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg[2]/C
                         clock pessimism              0.180    15.029    
                         clock uncertainty           -0.035    14.993    
    SLICE_X5Y50          FDCE (Setup_fdce_C_D)        0.064    15.057    MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg[2]
  -------------------------------------------------------------------
                         required time                         15.057    
                         arrival time                         -14.316    
  -------------------------------------------------------------------
                         slack                                  0.741    

Slack (MET) :             0.754ns  (required time - arrival time)
  Source:                 MINESWEEP/RANDOM/bomb2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.145ns  (logic 2.275ns (24.878%)  route 6.870ns (75.122%))
  Logic Levels:           10  (LUT2=1 LUT4=1 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.570     5.091    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X9Y47          FDCE                                         r  MINESWEEP/RANDOM/bomb2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y47          FDCE (Prop_fdce_C_Q)         0.456     5.547 f  MINESWEEP/RANDOM/bomb2_reg[0]/Q
                         net (fo=33, routed)          1.070     6.617    MINESWEEP/RANDOM/bomb2_reg[4]_0[0]
    SLICE_X10Y49         LUT2 (Prop_lut2_I0_O)        0.150     6.767 f  MINESWEEP/RANDOM/bomb1Col0[3]_i_78/O
                         net (fo=1, routed)           0.741     7.509    MINESWEEP/RANDOM/bomb1Col0[3]_i_78_n_0
    SLICE_X9Y47          LUT6 (Prop_lut6_I2_O)        0.348     7.857 r  MINESWEEP/RANDOM/bomb1Col0[3]_i_62/O
                         net (fo=6, routed)           0.578     8.434    MINESWEEP/RANDOM/bomb1Col0[3]_i_62_n_0
    SLICE_X6Y46          LUT6 (Prop_lut6_I1_O)        0.124     8.558 r  MINESWEEP/RANDOM/bomb1Col0[3]_i_35/O
                         net (fo=6, routed)           0.918     9.477    MINESWEEP/RANDOM/bomb1Col0[3]_i_35_n_0
    SLICE_X7Y46          LUT5 (Prop_lut5_I0_O)        0.124     9.601 r  MINESWEEP/RANDOM/bomb1Col0[3]_i_56/O
                         net (fo=1, routed)           0.665    10.266    MINESWEEP/RANDOM/bomb1Col0[3]_i_56_n_0
    SLICE_X7Y46          LUT6 (Prop_lut6_I0_O)        0.124    10.390 r  MINESWEEP/RANDOM/bomb1Col0[3]_i_34/O
                         net (fo=5, routed)           0.572    10.962    MINESWEEP/RANDOM/bomb1Col0[3]_i_34_n_0
    SLICE_X5Y48          LUT6 (Prop_lut6_I1_O)        0.124    11.086 r  MINESWEEP/RANDOM/bomb1Col0[1]_i_5/O
                         net (fo=6, routed)           1.003    12.088    MINESWEEP/RANDOM/bomb1Col0[1]_i_5_n_0
    SLICE_X6Y50          LUT4 (Prop_lut4_I2_O)        0.153    12.241 r  MINESWEEP/RANDOM/bomb1Col0[3]_i_37/O
                         net (fo=1, routed)           0.658    12.900    MINESWEEP/RANDOM/bomb1Col0[3]_i_37_n_0
    SLICE_X6Y50          LUT6 (Prop_lut6_I0_O)        0.331    13.231 r  MINESWEEP/RANDOM/bomb1Col0[3]_i_14/O
                         net (fo=4, routed)           0.664    13.895    MINESWEEP/RANDOM/bomb1Col0[3]_i_14_n_0
    SLICE_X9Y50          LUT6 (Prop_lut6_I4_O)        0.124    14.019 r  MINESWEEP/RANDOM/bomb1Col0[0]_i_3/O
                         net (fo=1, routed)           0.000    14.019    MINESWEEP/RANDOM/bomb1Col0[0]_i_3_n_0
    SLICE_X9Y50          MUXF7 (Prop_muxf7_I1_O)      0.217    14.236 r  MINESWEEP/RANDOM/bomb1Col0_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    14.236    MINESWEEP/COLLISIONCHAIN/D[0]
    SLICE_X9Y50          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.441    14.782    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X9Y50          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg[0]/C
                         clock pessimism              0.180    14.962    
                         clock uncertainty           -0.035    14.926    
    SLICE_X9Y50          FDCE (Setup_fdce_C_D)        0.064    14.990    MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg[0]
  -------------------------------------------------------------------
                         required time                         14.990    
                         arrival time                         -14.236    
  -------------------------------------------------------------------
                         slack                                  0.754    

Slack (MET) :             0.755ns  (required time - arrival time)
  Source:                 MINESWEEP/RANDOM/bomb2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.193ns  (logic 2.305ns (25.073%)  route 6.888ns (74.927%))
  Logic Levels:           10  (LUT2=1 LUT4=1 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.570     5.091    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X9Y47          FDCE                                         r  MINESWEEP/RANDOM/bomb2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y47          FDCE (Prop_fdce_C_Q)         0.456     5.547 f  MINESWEEP/RANDOM/bomb2_reg[0]/Q
                         net (fo=33, routed)          1.070     6.617    MINESWEEP/RANDOM/bomb2_reg[4]_0[0]
    SLICE_X10Y49         LUT2 (Prop_lut2_I0_O)        0.150     6.767 f  MINESWEEP/RANDOM/bomb1Col0[3]_i_78/O
                         net (fo=1, routed)           0.741     7.509    MINESWEEP/RANDOM/bomb1Col0[3]_i_78_n_0
    SLICE_X9Y47          LUT6 (Prop_lut6_I2_O)        0.348     7.857 r  MINESWEEP/RANDOM/bomb1Col0[3]_i_62/O
                         net (fo=6, routed)           0.578     8.434    MINESWEEP/RANDOM/bomb1Col0[3]_i_62_n_0
    SLICE_X6Y46          LUT6 (Prop_lut6_I1_O)        0.124     8.558 r  MINESWEEP/RANDOM/bomb1Col0[3]_i_35/O
                         net (fo=6, routed)           0.918     9.477    MINESWEEP/RANDOM/bomb1Col0[3]_i_35_n_0
    SLICE_X7Y46          LUT5 (Prop_lut5_I0_O)        0.124     9.601 r  MINESWEEP/RANDOM/bomb1Col0[3]_i_56/O
                         net (fo=1, routed)           0.665    10.266    MINESWEEP/RANDOM/bomb1Col0[3]_i_56_n_0
    SLICE_X7Y46          LUT6 (Prop_lut6_I0_O)        0.124    10.390 r  MINESWEEP/RANDOM/bomb1Col0[3]_i_34/O
                         net (fo=5, routed)           0.572    10.962    MINESWEEP/RANDOM/bomb1Col0[3]_i_34_n_0
    SLICE_X5Y48          LUT6 (Prop_lut6_I1_O)        0.124    11.086 r  MINESWEEP/RANDOM/bomb1Col0[1]_i_5/O
                         net (fo=6, routed)           1.003    12.088    MINESWEEP/RANDOM/bomb1Col0[1]_i_5_n_0
    SLICE_X6Y50          LUT4 (Prop_lut4_I2_O)        0.153    12.241 r  MINESWEEP/RANDOM/bomb1Col0[3]_i_37/O
                         net (fo=1, routed)           0.658    12.900    MINESWEEP/RANDOM/bomb1Col0[3]_i_37_n_0
    SLICE_X6Y50          LUT6 (Prop_lut6_I0_O)        0.331    13.231 r  MINESWEEP/RANDOM/bomb1Col0[3]_i_14/O
                         net (fo=4, routed)           0.683    13.914    MINESWEEP/RANDOM/bomb1Col0[3]_i_14_n_0
    SLICE_X8Y51          LUT6 (Prop_lut6_I4_O)        0.124    14.038 r  MINESWEEP/RANDOM/bomb1Col0[3]_i_3/O
                         net (fo=1, routed)           0.000    14.038    MINESWEEP/RANDOM/bomb1Col0[3]_i_3_n_0
    SLICE_X8Y51          MUXF7 (Prop_muxf7_I1_O)      0.247    14.285 r  MINESWEEP/RANDOM/bomb1Col0_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    14.285    MINESWEEP/COLLISIONCHAIN/D[3]
    SLICE_X8Y51          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.441    14.782    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X8Y51          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg[3]/C
                         clock pessimism              0.180    14.962    
                         clock uncertainty           -0.035    14.926    
    SLICE_X8Y51          FDCE (Setup_fdce_C_D)        0.113    15.039    MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg[3]
  -------------------------------------------------------------------
                         required time                         15.039    
                         arrival time                         -14.285    
  -------------------------------------------------------------------
                         slack                                  0.755    

Slack (MET) :             0.809ns  (required time - arrival time)
  Source:                 MINESWEEP/RANDOM/bomb1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.157ns  (logic 2.195ns (23.970%)  route 6.962ns (76.030%))
  Logic Levels:           10  (LUT4=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.570     5.091    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X8Y48          FDCE                                         r  MINESWEEP/RANDOM/bomb1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y48          FDCE (Prop_fdce_C_Q)         0.478     5.569 r  MINESWEEP/RANDOM/bomb1_reg[1]/Q
                         net (fo=29, routed)          0.840     6.410    MINESWEEP/RANDOM/bomb1Temp__0[1]
    SLICE_X10Y47         LUT4 (Prop_lut4_I0_O)        0.296     6.706 f  MINESWEEP/RANDOM/bomb1Col0[3]_i_66/O
                         net (fo=1, routed)           0.909     7.615    MINESWEEP/RANDOM/bomb1Col0[3]_i_66_n_0
    SLICE_X8Y48          LUT6 (Prop_lut6_I0_O)        0.124     7.739 r  MINESWEEP/RANDOM/bomb1Col0[3]_i_46/O
                         net (fo=13, routed)          0.719     8.458    MINESWEEP/RANDOM/bomb1Col0[3]_i_46_n_0
    SLICE_X10Y48         LUT4 (Prop_lut4_I1_O)        0.117     8.575 f  MINESWEEP/RANDOM/bomb1Col0[3]_i_18/O
                         net (fo=20, routed)          0.757     9.332    MINESWEEP/RANDOM/bomb1Col0[3]_i_18_n_0
    SLICE_X10Y49         LUT4 (Prop_lut4_I3_O)        0.348     9.680 r  MINESWEEP/RANDOM/bomb1Col0[0]_i_13/O
                         net (fo=1, routed)           0.540    10.220    MINESWEEP/RANDOM/bomb1Col0[0]_i_13_n_0
    SLICE_X10Y49         LUT6 (Prop_lut6_I4_O)        0.124    10.344 r  MINESWEEP/RANDOM/bomb1Col0[0]_i_9/O
                         net (fo=8, routed)           0.920    11.263    MINESWEEP/RANDOM/bomb1Col0[0]_i_9_n_0
    SLICE_X10Y50         LUT6 (Prop_lut6_I3_O)        0.124    11.387 r  MINESWEEP/RANDOM/bomb1Col0[3]_i_25/O
                         net (fo=1, routed)           0.658    12.045    MINESWEEP/RANDOM/bomb1Col0[3]_i_25_n_0
    SLICE_X11Y50         LUT6 (Prop_lut6_I1_O)        0.124    12.169 r  MINESWEEP/RANDOM/bomb1Col0[3]_i_7/O
                         net (fo=3, routed)           0.827    12.996    MINESWEEP/RANDOM/bomb1Col0[3]_i_7_n_0
    SLICE_X8Y50          LUT6 (Prop_lut6_I5_O)        0.124    13.120 r  MINESWEEP/RANDOM/bomb1Col0[3]_i_4/O
                         net (fo=4, routed)           0.792    13.912    MINESWEEP/RANDOM/bomb1Col0[3]_i_4_n_0
    SLICE_X5Y50          LUT6 (Prop_lut6_I1_O)        0.124    14.036 r  MINESWEEP/RANDOM/bomb1Col0[1]_i_2/O
                         net (fo=1, routed)           0.000    14.036    MINESWEEP/RANDOM/bomb1Col0[1]_i_2_n_0
    SLICE_X5Y50          MUXF7 (Prop_muxf7_I0_O)      0.212    14.248 r  MINESWEEP/RANDOM/bomb1Col0_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    14.248    MINESWEEP/COLLISIONCHAIN/D[1]
    SLICE_X5Y50          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.508    14.849    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X5Y50          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg[1]/C
                         clock pessimism              0.180    15.029    
                         clock uncertainty           -0.035    14.993    
    SLICE_X5Y50          FDCE (Setup_fdce_C_D)        0.064    15.057    MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg[1]
  -------------------------------------------------------------------
                         required time                         15.057    
                         arrival time                         -14.248    
  -------------------------------------------------------------------
                         slack                                  0.809    

Slack (MET) :             1.073ns  (required time - arrival time)
  Source:                 MINESWEEP/COLLISIONCHAIN/bomb3Col1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.849ns  (logic 1.784ns (20.160%)  route 7.065ns (79.840%))
  Logic Levels:           10  (LUT5=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.624     5.145    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X4Y52          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb3Col1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y52          FDCE (Prop_fdce_C_Q)         0.456     5.601 r  MINESWEEP/COLLISIONCHAIN/bomb3Col1_reg[2]/Q
                         net (fo=15, routed)          1.128     6.729    MINESWEEP/COLLISIONCHAIN/bomb3Col1_reg_n_0_[2]
    SLICE_X4Y55          LUT6 (Prop_lut6_I0_O)        0.124     6.853 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_65/O
                         net (fo=2, routed)           0.644     7.497    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_65_n_0
    SLICE_X4Y55          LUT5 (Prop_lut5_I0_O)        0.124     7.621 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_46/O
                         net (fo=9, routed)           0.662     8.284    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_46_n_0
    SLICE_X4Y54          LUT5 (Prop_lut5_I0_O)        0.124     8.408 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_60/O
                         net (fo=3, routed)           0.631     9.039    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_60_n_0
    SLICE_X5Y54          LUT6 (Prop_lut6_I1_O)        0.124     9.163 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_45/O
                         net (fo=8, routed)           0.893    10.056    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_45_n_0
    SLICE_X6Y53          LUT6 (Prop_lut6_I0_O)        0.124    10.180 f  MINESWEEP/COLLISIONCHAIN/bomb3Col2[1]_i_7/O
                         net (fo=11, routed)          0.883    11.063    MINESWEEP/COLLISIONCHAIN/bomb3Col2[1]_i_7_n_0
    SLICE_X6Y54          LUT6 (Prop_lut6_I5_O)        0.124    11.187 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_20/O
                         net (fo=2, routed)           0.818    12.004    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_20_n_0
    SLICE_X7Y54          LUT6 (Prop_lut6_I1_O)        0.124    12.128 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_13/O
                         net (fo=2, routed)           0.649    12.777    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_13_n_0
    SLICE_X9Y54          LUT5 (Prop_lut5_I0_O)        0.124    12.901 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_4/O
                         net (fo=4, routed)           0.757    13.658    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_4_n_0
    SLICE_X9Y53          LUT6 (Prop_lut6_I1_O)        0.124    13.782 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[1]_i_2/O
                         net (fo=1, routed)           0.000    13.782    MINESWEEP/COLLISIONCHAIN/bomb3Col2[1]_i_2_n_0
    SLICE_X9Y53          MUXF7 (Prop_muxf7_I0_O)      0.212    13.994 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    13.994    MINESWEEP/COLLISIONCHAIN/bomb3CollDet[1]
    SLICE_X9Y53          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.440    14.781    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X9Y53          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[1]/C
                         clock pessimism              0.258    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X9Y53          FDCE (Setup_fdce_C_D)        0.064    15.068    MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[1]
  -------------------------------------------------------------------
                         required time                         15.068    
                         arrival time                         -13.994    
  -------------------------------------------------------------------
                         slack                                  1.073    

Slack (MET) :             1.119ns  (required time - arrival time)
  Source:                 MINESWEEP/COLLISIONCHAIN/bomb3Col1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.854ns  (logic 1.781ns (20.115%)  route 7.073ns (79.885%))
  Logic Levels:           10  (LUT3=1 LUT5=3 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.624     5.145    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X4Y52          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb3Col1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y52          FDCE (Prop_fdce_C_Q)         0.456     5.601 r  MINESWEEP/COLLISIONCHAIN/bomb3Col1_reg[2]/Q
                         net (fo=15, routed)          1.128     6.729    MINESWEEP/COLLISIONCHAIN/bomb3Col1_reg_n_0_[2]
    SLICE_X4Y55          LUT6 (Prop_lut6_I0_O)        0.124     6.853 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_65/O
                         net (fo=2, routed)           0.644     7.497    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_65_n_0
    SLICE_X4Y55          LUT5 (Prop_lut5_I0_O)        0.124     7.621 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_46/O
                         net (fo=9, routed)           0.662     8.284    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_46_n_0
    SLICE_X4Y54          LUT5 (Prop_lut5_I0_O)        0.124     8.408 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_60/O
                         net (fo=3, routed)           0.953     9.360    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_60_n_0
    SLICE_X5Y55          LUT6 (Prop_lut6_I2_O)        0.124     9.484 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_41/O
                         net (fo=5, routed)           0.843    10.327    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_41_n_0
    SLICE_X6Y55          LUT3 (Prop_lut3_I0_O)        0.124    10.451 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[1]_i_8/O
                         net (fo=8, routed)           0.729    11.181    MINESWEEP/COLLISIONCHAIN/bomb3Col2[1]_i_8_n_0
    SLICE_X6Y54          LUT6 (Prop_lut6_I2_O)        0.124    11.305 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_21/O
                         net (fo=2, routed)           0.700    12.005    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_21_n_0
    SLICE_X7Y54          LUT6 (Prop_lut6_I5_O)        0.124    12.129 f  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_5/O
                         net (fo=3, routed)           0.816    12.945    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_5_n_0
    SLICE_X9Y54          LUT6 (Prop_lut6_I0_O)        0.124    13.069 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[2]_i_5/O
                         net (fo=3, routed)           0.597    13.666    MINESWEEP/COLLISIONCHAIN/bomb3Col2[2]_i_5_n_0
    SLICE_X10Y53         LUT5 (Prop_lut5_I2_O)        0.124    13.790 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[0]_i_2/O
                         net (fo=1, routed)           0.000    13.790    MINESWEEP/COLLISIONCHAIN/bomb3Col2[0]_i_2_n_0
    SLICE_X10Y53         MUXF7 (Prop_muxf7_I0_O)      0.209    13.999 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    13.999    MINESWEEP/COLLISIONCHAIN/bomb3CollDet[0]
    SLICE_X10Y53         FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.441    14.782    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X10Y53         FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[0]/C
                         clock pessimism              0.258    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X10Y53         FDCE (Setup_fdce_C_D)        0.113    15.118    MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[0]
  -------------------------------------------------------------------
                         required time                         15.118    
                         arrival time                         -13.999    
  -------------------------------------------------------------------
                         slack                                  1.119    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.226ns (49.975%)  route 0.226ns (50.025%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.594     1.477    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X4Y49          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg[4]/Q
                         net (fo=5, routed)           0.226     1.844    MINESWEEP/COLLISIONCHAIN/bomb2CollDet0
    SLICE_X4Y52          MUXF7 (Prop_muxf7_S_O)       0.085     1.929 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.929    MINESWEEP/COLLISIONCHAIN/bomb2CollDet[0]
    SLICE_X4Y52          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.863     1.990    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X4Y52          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[0]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X4Y52          FDCE (Hold_fdce_C_D)         0.105     1.851    MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.441%)  route 0.281ns (66.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.594     1.477    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X4Y49          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg[4]/Q
                         net (fo=5, routed)           0.281     1.899    MINESWEEP/COLLISIONCHAIN/bomb2CollDet0
    SLICE_X4Y52          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.863     1.990    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X4Y52          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[4]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X4Y52          FDCE (Hold_fdce_C_D)         0.066     1.812    MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.226ns (48.308%)  route 0.242ns (51.692%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.594     1.477    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X4Y49          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg[4]/Q
                         net (fo=5, routed)           0.242     1.860    MINESWEEP/COLLISIONCHAIN/bomb2CollDet0
    SLICE_X4Y51          MUXF7 (Prop_muxf7_S_O)       0.085     1.945 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.945    MINESWEEP/COLLISIONCHAIN/bomb2CollDet[3]
    SLICE_X4Y51          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.863     1.990    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X4Y51          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[3]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X4Y51          FDCE (Hold_fdce_C_D)         0.105     1.851    MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 MINESWEEP/COLLISIONCHAIN/bomb3Col0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/COLLISIONCHAIN/bomb3Col1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.141ns (29.567%)  route 0.336ns (70.433%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.594     1.477    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X4Y48          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb3Col0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  MINESWEEP/COLLISIONCHAIN/bomb3Col0_reg[0]/Q
                         net (fo=21, routed)          0.336     1.954    MINESWEEP/COLLISIONCHAIN/bomb3Col0_reg_n_0_[0]
    SLICE_X5Y53          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb3Col1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.861     1.989    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X5Y53          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb3Col1_reg[0]/C
                         clock pessimism             -0.244     1.745    
    SLICE_X5Y53          FDCE (Hold_fdce_C_D)         0.072     1.817    MINESWEEP/COLLISIONCHAIN/bomb3Col1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 MINESWEEP/RANDOM/bomb3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/COLLISIONCHAIN/bomb3Col0_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.148ns (34.987%)  route 0.275ns (65.013%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.567     1.450    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X10Y48         FDCE                                         r  MINESWEEP/RANDOM/bomb3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.148     1.598 r  MINESWEEP/RANDOM/bomb3_reg[4]/Q
                         net (fo=2, routed)           0.275     1.873    MINESWEEP/COLLISIONCHAIN/O25[4]
    SLICE_X8Y52          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb3Col0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.834     1.962    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X8Y52          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb3Col0_reg[4]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X8Y52          FDCE (Hold_fdce_C_D)         0.006     1.724    MINESWEEP/COLLISIONCHAIN/bomb3Col0_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/bombLocation_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.686%)  route 0.117ns (45.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.563     1.446    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X9Y57          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y57          FDCE (Prop_fdce_C_Q)         0.141     1.587 r  MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[5]/Q
                         net (fo=1, routed)           0.117     1.704    MINESWEEP/finalBombLocations[5]
    SLICE_X11Y57         FDCE                                         r  MINESWEEP/bombLocation_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.832     1.960    MINESWEEP/clk_IBUF_BUFG
    SLICE_X11Y57         FDCE                                         r  MINESWEEP/bombLocation_reg[5]/C
                         clock pessimism             -0.478     1.482    
    SLICE_X11Y57         FDCE (Hold_fdce_C_D)         0.071     1.553    MINESWEEP/bombLocation_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/bombLocation_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.564     1.447    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X11Y55         FDCE                                         r  MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y55         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[2]/Q
                         net (fo=1, routed)           0.112     1.700    MINESWEEP/finalBombLocations[2]
    SLICE_X11Y56         FDCE                                         r  MINESWEEP/bombLocation_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.833     1.961    MINESWEEP/clk_IBUF_BUFG
    SLICE_X11Y56         FDCE                                         r  MINESWEEP/bombLocation_reg[2]/C
                         clock pessimism             -0.498     1.463    
    SLICE_X11Y56         FDCE (Hold_fdce_C_D)         0.072     1.535    MINESWEEP/bombLocation_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/bombLocation_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.564     1.447    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X9Y56          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDCE (Prop_fdce_C_Q)         0.141     1.588 r  MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[1]/Q
                         net (fo=1, routed)           0.110     1.698    MINESWEEP/finalBombLocations[1]
    SLICE_X9Y55          FDCE                                         r  MINESWEEP/bombLocation_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.833     1.961    MINESWEEP/clk_IBUF_BUFG
    SLICE_X9Y55          FDCE                                         r  MINESWEEP/bombLocation_reg[1]/C
                         clock pessimism             -0.498     1.463    
    SLICE_X9Y55          FDCE (Hold_fdce_C_D)         0.066     1.529    MINESWEEP/bombLocation_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.698    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 MINESWEEP/RANDOM/bomb1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.287ns (50.742%)  route 0.279ns (49.258%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.566     1.449    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X8Y46          FDCE                                         r  MINESWEEP/RANDOM/bomb1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y46          FDCE (Prop_fdce_C_Q)         0.148     1.597 r  MINESWEEP/RANDOM/bomb1_reg[4]/Q
                         net (fo=6, routed)           0.279     1.876    MINESWEEP/RANDOM/bomb1_reg[4]_0[0]
    SLICE_X9Y50          MUXF7 (Prop_muxf7_S_O)       0.139     2.015 r  MINESWEEP/RANDOM/bomb1Col0_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.015    MINESWEEP/COLLISIONCHAIN/D[0]
    SLICE_X9Y50          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.834     1.962    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X9Y50          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg[0]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X9Y50          FDCE (Hold_fdce_C_D)         0.105     1.823    MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           2.015    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.234ns (40.851%)  route 0.339ns (59.149%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.594     1.477    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X4Y49          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg[4]/Q
                         net (fo=5, routed)           0.339     1.957    MINESWEEP/COLLISIONCHAIN/bomb2CollDet0
    SLICE_X1Y52          MUXF7 (Prop_muxf7_S_O)       0.093     2.050 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     2.050    MINESWEEP/COLLISIONCHAIN/bomb2CollDet[1]
    SLICE_X1Y52          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.864     1.992    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X1Y52          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[1]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X1Y52          FDCE (Hold_fdce_C_D)         0.105     1.853    MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  0.197    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X8Y44    MINESWEEP/FIRST_MOVE.count_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X8Y44    MINESWEEP/FIRST_MOVE.count_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X8Y44    MINESWEEP/FIRST_MOVE.first_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X6Y41    MINESWEEP/MOVE_SYNC[0].SYNC.syncChain_reg[2]_MINESWEEP_MOVE_SYNC_c_1/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X7Y42    MINESWEEP/MOVE_SYNC[0].SYNC.syncChain_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X6Y43    MINESWEEP/MOVE_SYNC[10].SYNC.syncChain_reg[2]_MINESWEEP_MOVE_SYNC_c_1/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X11Y43   MINESWEEP/MOVE_SYNC[10].SYNC.syncChain_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X10Y42   MINESWEEP/MOVE_SYNC[11].SYNC.syncChain_reg[2]_MINESWEEP_MOVE_SYNC_c_1/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X11Y43   MINESWEEP/MOVE_SYNC[11].SYNC.syncChain_reg[3]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y41    MINESWEEP/MOVE_SYNC[0].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y41    MINESWEEP/MOVE_SYNC[0].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y43    MINESWEEP/MOVE_SYNC[10].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y43    MINESWEEP/MOVE_SYNC[10].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y42   MINESWEEP/MOVE_SYNC[11].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y42   MINESWEEP/MOVE_SYNC[11].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y43    MINESWEEP/MOVE_SYNC[12].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y43    MINESWEEP/MOVE_SYNC[12].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y43    MINESWEEP/MOVE_SYNC[13].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y43    MINESWEEP/MOVE_SYNC[13].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y41    MINESWEEP/MOVE_SYNC[0].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y41    MINESWEEP/MOVE_SYNC[0].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y43    MINESWEEP/MOVE_SYNC[10].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y43    MINESWEEP/MOVE_SYNC[10].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y42   MINESWEEP/MOVE_SYNC[11].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y42   MINESWEEP/MOVE_SYNC[11].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y43    MINESWEEP/MOVE_SYNC[12].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y43    MINESWEEP/MOVE_SYNC[12].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y43    MINESWEEP/MOVE_SYNC[13].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y43    MINESWEEP/MOVE_SYNC[13].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MINESWEEP/TILEDRIVE/tiles_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.126ns  (logic 4.170ns (51.321%)  route 3.956ns (48.679%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.557     5.078    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X12Y56         FDPE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y56         FDPE (Prop_fdpe_C_Q)         0.478     5.556 r  MINESWEEP/TILEDRIVE/tiles_reg[15]/Q
                         net (fo=1, routed)           3.956     9.512    led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.692    13.204 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000    13.204    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/TILEDRIVE/tiles_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.875ns  (logic 4.095ns (51.998%)  route 3.780ns (48.002%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.557     5.078    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X11Y54         FDPE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y54         FDPE (Prop_fdpe_C_Q)         0.419     5.497 r  MINESWEEP/TILEDRIVE/tiles_reg[8]/Q
                         net (fo=1, routed)           3.780     9.277    led_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         3.676    12.953 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000    12.953    led[8]
    V13                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/TILEDRIVE/tiles_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.791ns  (logic 4.032ns (51.757%)  route 3.759ns (48.243%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.557     5.078    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X10Y54         FDPE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y54         FDPE (Prop_fdpe_C_Q)         0.518     5.596 r  MINESWEEP/TILEDRIVE/tiles_reg[5]/Q
                         net (fo=1, routed)           3.759     9.355    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.514    12.869 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.869    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/TILEDRIVE/tiles_reg[11]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.745ns  (logic 4.022ns (51.929%)  route 3.723ns (48.071%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.557     5.078    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X12Y56         FDPE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y56         FDPE (Prop_fdpe_C_Q)         0.518     5.596 r  MINESWEEP/TILEDRIVE/tiles_reg[11]/Q
                         net (fo=1, routed)           3.723     9.319    led_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         3.504    12.823 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000    12.823    led[11]
    U3                                                                r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/TILEDRIVE/tiles_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.610ns  (logic 3.957ns (51.991%)  route 3.654ns (48.009%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.557     5.078    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X11Y54         FDPE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y54         FDPE (Prop_fdpe_C_Q)         0.456     5.534 r  MINESWEEP/TILEDRIVE/tiles_reg[7]/Q
                         net (fo=1, routed)           3.654     9.187    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.501    12.688 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.688    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/TILEDRIVE/tiles_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.562ns  (logic 4.156ns (54.958%)  route 3.406ns (45.042%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.557     5.078    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X10Y54         FDPE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y54         FDPE (Prop_fdpe_C_Q)         0.478     5.556 r  MINESWEEP/TILEDRIVE/tiles_reg[6]/Q
                         net (fo=1, routed)           3.406     8.962    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.678    12.640 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.640    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/TILEDRIVE/tiles_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.552ns  (logic 4.025ns (53.305%)  route 3.526ns (46.695%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.557     5.078    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X12Y56         FDPE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y56         FDPE (Prop_fdpe_C_Q)         0.518     5.596 r  MINESWEEP/TILEDRIVE/tiles_reg[13]/Q
                         net (fo=1, routed)           3.526     9.122    led_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         3.507    12.629 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000    12.629    led[13]
    N3                                                                r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/TILEDRIVE/tiles_reg[10]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.533ns  (logic 4.043ns (53.674%)  route 3.490ns (46.326%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.557     5.078    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X12Y54         FDPE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y54         FDPE (Prop_fdpe_C_Q)         0.518     5.596 r  MINESWEEP/TILEDRIVE/tiles_reg[10]/Q
                         net (fo=1, routed)           3.490     9.086    led_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         3.525    12.611 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000    12.611    led[10]
    W3                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/TILEDRIVE/tiles_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.509ns  (logic 4.157ns (55.366%)  route 3.351ns (44.634%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.557     5.078    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X12Y54         FDPE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y54         FDPE (Prop_fdpe_C_Q)         0.478     5.556 r  MINESWEEP/TILEDRIVE/tiles_reg[9]/Q
                         net (fo=1, routed)           3.351     8.907    led_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         3.679    12.586 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000    12.586    led[9]
    V3                                                                r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/TILEDRIVE/tiles_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.405ns  (logic 4.164ns (56.225%)  route 3.242ns (43.775%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.557     5.078    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X10Y54         FDPE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y54         FDPE (Prop_fdpe_C_Q)         0.478     5.556 r  MINESWEEP/TILEDRIVE/tiles_reg[4]/Q
                         net (fo=1, routed)           3.242     8.797    led_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.686    12.483 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.483    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MINESWEEP/MOVE_SYNC[8].SYNC.syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.409ns  (logic 0.187ns (45.668%)  route 0.222ns (54.332%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.565     1.448    MINESWEEP/clk_IBUF_BUFG
    SLICE_X11Y42         FDCE                                         r  MINESWEEP/MOVE_SYNC[8].SYNC.syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDCE (Prop_fdce_C_Q)         0.141     1.589 r  MINESWEEP/MOVE_SYNC[8].SYNC.syncChain_reg[3]/Q
                         net (fo=4, routed)           0.222     1.812    MINESWEEP/MOVEDETECT/playerMoveSynch[8]
    SLICE_X11Y41         LUT3 (Prop_lut3_I0_O)        0.046     1.858 r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.858    MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[8]_i_1_n_0
    SLICE_X11Y41         LDCE                                         r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/MOVE_SYNC[4].SYNC.syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.599ns  (logic 0.189ns (31.551%)  route 0.410ns (68.449%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.565     1.448    MINESWEEP/clk_IBUF_BUFG
    SLICE_X9Y41          FDCE                                         r  MINESWEEP/MOVE_SYNC[4].SYNC.syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDCE (Prop_fdce_C_Q)         0.141     1.589 r  MINESWEEP/MOVE_SYNC[4].SYNC.syncChain_reg[3]/Q
                         net (fo=4, routed)           0.166     1.755    MINESWEEP/MOVEDETECT/playerMoveSynch[4]
    SLICE_X9Y41          LUT3 (Prop_lut3_I0_O)        0.048     1.803 r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[4]_i_1/O
                         net (fo=1, routed)           0.244     2.047    MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[4]_i_1_n_0
    SLICE_X6Y42          LDCE                                         r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.611ns  (logic 0.227ns (37.164%)  route 0.384ns (62.836%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.566     1.449    MINESWEEP/MOVEDETECT/clk_IBUF_BUFG
    SLICE_X9Y44          FDCE                                         r  MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDCE (Prop_fdce_C_Q)         0.128     1.577 f  MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[1]/Q
                         net (fo=42, routed)          0.200     1.777    MINESWEEP/MOVEDETECT/Q[1]
    SLICE_X9Y44          LUT3 (Prop_lut3_I1_O)        0.099     1.876 r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[11]_i_1/O
                         net (fo=1, routed)           0.184     2.060    MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[11]_i_1_n_0
    SLICE_X12Y44         LDCE                                         r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/MOVE_SYNC[6].SYNC.syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.617ns  (logic 0.185ns (29.997%)  route 0.432ns (70.003%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.565     1.448    MINESWEEP/clk_IBUF_BUFG
    SLICE_X9Y41          FDCE                                         r  MINESWEEP/MOVE_SYNC[6].SYNC.syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDCE (Prop_fdce_C_Q)         0.141     1.589 r  MINESWEEP/MOVE_SYNC[6].SYNC.syncChain_reg[3]/Q
                         net (fo=4, routed)           0.316     1.905    MINESWEEP/MOVEDETECT/playerMoveSynch[6]
    SLICE_X8Y41          LUT3 (Prop_lut3_I0_O)        0.044     1.949 r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[6]_i_1/O
                         net (fo=1, routed)           0.116     2.065    MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[6]_i_1_n_0
    SLICE_X8Y41          LDCE                                         r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/MOVE_SYNC[10].SYNC.syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.625ns  (logic 0.186ns (29.783%)  route 0.439ns (70.217%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.566     1.449    MINESWEEP/clk_IBUF_BUFG
    SLICE_X11Y43         FDCE                                         r  MINESWEEP/MOVE_SYNC[10].SYNC.syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDCE (Prop_fdce_C_Q)         0.141     1.590 r  MINESWEEP/MOVE_SYNC[10].SYNC.syncChain_reg[3]/Q
                         net (fo=4, routed)           0.307     1.898    MINESWEEP/MOVEDETECT/playerMoveSynch[10]
    SLICE_X11Y42         LUT3 (Prop_lut3_I0_O)        0.045     1.943 r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[10]_i_1/O
                         net (fo=1, routed)           0.131     2.074    MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[10]_i_1_n_0
    SLICE_X12Y42         LDCE                                         r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/MOVE_SYNC[13].SYNC.syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.599ns  (logic 0.227ns (37.877%)  route 0.372ns (62.123%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.593     1.476    MINESWEEP/clk_IBUF_BUFG
    SLICE_X7Y43          FDCE                                         r  MINESWEEP/MOVE_SYNC[13].SYNC.syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDCE (Prop_fdce_C_Q)         0.128     1.604 r  MINESWEEP/MOVE_SYNC[13].SYNC.syncChain_reg[3]/Q
                         net (fo=4, routed)           0.372     1.976    MINESWEEP/MOVEDETECT/playerMoveSynch[13]
    SLICE_X10Y43         LUT3 (Prop_lut3_I0_O)        0.099     2.075 r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[13]_i_1/O
                         net (fo=1, routed)           0.000     2.075    MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[13]_i_1_n_0
    SLICE_X10Y43         LDCE                                         r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/MOVE_SYNC[7].SYNC.syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.634ns  (logic 0.226ns (35.642%)  route 0.408ns (64.358%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.565     1.448    MINESWEEP/clk_IBUF_BUFG
    SLICE_X9Y41          FDCE                                         r  MINESWEEP/MOVE_SYNC[7].SYNC.syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDCE (Prop_fdce_C_Q)         0.128     1.576 r  MINESWEEP/MOVE_SYNC[7].SYNC.syncChain_reg[3]/Q
                         net (fo=4, routed)           0.299     1.875    MINESWEEP/MOVEDETECT/playerMoveSynch[7]
    SLICE_X11Y41         LUT3 (Prop_lut3_I0_O)        0.098     1.973 r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[7]_i_1/O
                         net (fo=1, routed)           0.109     2.082    MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[7]_i_1_n_0
    SLICE_X10Y40         LDCE                                         r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/MOVE_SYNC[9].SYNC.syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.672ns  (logic 0.225ns (33.501%)  route 0.447ns (66.499%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.565     1.448    MINESWEEP/clk_IBUF_BUFG
    SLICE_X11Y42         FDCE                                         r  MINESWEEP/MOVE_SYNC[9].SYNC.syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDCE (Prop_fdce_C_Q)         0.128     1.576 r  MINESWEEP/MOVE_SYNC[9].SYNC.syncChain_reg[3]/Q
                         net (fo=4, routed)           0.271     1.847    MINESWEEP/MOVEDETECT/playerMoveSynch[9]
    SLICE_X11Y42         LUT3 (Prop_lut3_I0_O)        0.097     1.944 r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[9]_i_1/O
                         net (fo=1, routed)           0.176     2.120    MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[9]_i_1_n_0
    SLICE_X11Y40         LDCE                                         r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.677ns  (logic 0.186ns (27.477%)  route 0.491ns (72.523%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.566     1.449    MINESWEEP/MOVEDETECT/clk_IBUF_BUFG
    SLICE_X9Y44          FDCE                                         r  MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDCE (Prop_fdce_C_Q)         0.141     1.590 r  MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[0]/Q
                         net (fo=43, routed)          0.316     1.907    MINESWEEP/MOVEDETECT/Q[0]
    SLICE_X9Y45          LUT3 (Prop_lut3_I2_O)        0.045     1.952 r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[15]_i_1/O
                         net (fo=1, routed)           0.175     2.126    MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[15]_i_1_n_0
    SLICE_X11Y44         LDCE                                         r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/MOVE_SYNC[14].SYNC.syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.691ns  (logic 0.184ns (26.609%)  route 0.507ns (73.391%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.593     1.476    MINESWEEP/clk_IBUF_BUFG
    SLICE_X7Y43          FDCE                                         r  MINESWEEP/MOVE_SYNC[14].SYNC.syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  MINESWEEP/MOVE_SYNC[14].SYNC.syncChain_reg[3]/Q
                         net (fo=4, routed)           0.394     2.011    MINESWEEP/MOVEDETECT/playerMoveSynch[14]
    SLICE_X10Y43         LUT3 (Prop_lut3_I0_O)        0.043     2.054 r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[14]_i_1/O
                         net (fo=1, routed)           0.113     2.168    MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[14]_i_1_n_0
    SLICE_X10Y44         LDCE                                         r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[14]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           175 Endpoints
Min Delay           175 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            MINESWEEP/bombLocation_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.341ns  (logic 2.469ns (29.604%)  route 5.872ns (70.396%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  sw_IBUF[9]_inst/O
                         net (fo=4, routed)           3.582     5.034    MINESWEEP/MOVEDETECT/sw_IBUF[9]
    SLICE_X8Y42          LUT6 (Prop_lut6_I2_O)        0.124     5.158 r  MINESWEEP/MOVEDETECT/nextState2_carry_i_1/O
                         net (fo=1, routed)           0.000     5.158    MINESWEEP/MOVEDETECT/nextState2_carry_i_1_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.534 r  MINESWEEP/MOVEDETECT/nextState2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.534    MINESWEEP/MOVEDETECT/nextState2_carry_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.691 f  MINESWEEP/MOVEDETECT/nextState2_carry__0/CO[1]
                         net (fo=5, routed)           1.019     6.710    MINESWEEP/MOVEDETECT/nextState2
    SLICE_X9Y44          LUT5 (Prop_lut5_I4_O)        0.360     7.070 r  MINESWEEP/MOVEDETECT/bombLocation[15]_i_1/O
                         net (fo=16, routed)          1.271     8.341    MINESWEEP/bombLocation0
    SLICE_X11Y57         FDCE                                         r  MINESWEEP/bombLocation_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.440     4.781    MINESWEEP/clk_IBUF_BUFG
    SLICE_X11Y57         FDCE                                         r  MINESWEEP/bombLocation_reg[11]/C

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            MINESWEEP/bombLocation_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.341ns  (logic 2.469ns (29.604%)  route 5.872ns (70.396%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  sw_IBUF[9]_inst/O
                         net (fo=4, routed)           3.582     5.034    MINESWEEP/MOVEDETECT/sw_IBUF[9]
    SLICE_X8Y42          LUT6 (Prop_lut6_I2_O)        0.124     5.158 r  MINESWEEP/MOVEDETECT/nextState2_carry_i_1/O
                         net (fo=1, routed)           0.000     5.158    MINESWEEP/MOVEDETECT/nextState2_carry_i_1_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.534 r  MINESWEEP/MOVEDETECT/nextState2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.534    MINESWEEP/MOVEDETECT/nextState2_carry_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.691 f  MINESWEEP/MOVEDETECT/nextState2_carry__0/CO[1]
                         net (fo=5, routed)           1.019     6.710    MINESWEEP/MOVEDETECT/nextState2
    SLICE_X9Y44          LUT5 (Prop_lut5_I4_O)        0.360     7.070 r  MINESWEEP/MOVEDETECT/bombLocation[15]_i_1/O
                         net (fo=16, routed)          1.271     8.341    MINESWEEP/bombLocation0
    SLICE_X11Y57         FDCE                                         r  MINESWEEP/bombLocation_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.440     4.781    MINESWEEP/clk_IBUF_BUFG
    SLICE_X11Y57         FDCE                                         r  MINESWEEP/bombLocation_reg[13]/C

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            MINESWEEP/bombLocation_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.341ns  (logic 2.469ns (29.604%)  route 5.872ns (70.396%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  sw_IBUF[9]_inst/O
                         net (fo=4, routed)           3.582     5.034    MINESWEEP/MOVEDETECT/sw_IBUF[9]
    SLICE_X8Y42          LUT6 (Prop_lut6_I2_O)        0.124     5.158 r  MINESWEEP/MOVEDETECT/nextState2_carry_i_1/O
                         net (fo=1, routed)           0.000     5.158    MINESWEEP/MOVEDETECT/nextState2_carry_i_1_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.534 r  MINESWEEP/MOVEDETECT/nextState2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.534    MINESWEEP/MOVEDETECT/nextState2_carry_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.691 f  MINESWEEP/MOVEDETECT/nextState2_carry__0/CO[1]
                         net (fo=5, routed)           1.019     6.710    MINESWEEP/MOVEDETECT/nextState2
    SLICE_X9Y44          LUT5 (Prop_lut5_I4_O)        0.360     7.070 r  MINESWEEP/MOVEDETECT/bombLocation[15]_i_1/O
                         net (fo=16, routed)          1.271     8.341    MINESWEEP/bombLocation0
    SLICE_X11Y57         FDCE                                         r  MINESWEEP/bombLocation_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.440     4.781    MINESWEEP/clk_IBUF_BUFG
    SLICE_X11Y57         FDCE                                         r  MINESWEEP/bombLocation_reg[14]/C

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            MINESWEEP/bombLocation_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.341ns  (logic 2.469ns (29.604%)  route 5.872ns (70.396%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  sw_IBUF[9]_inst/O
                         net (fo=4, routed)           3.582     5.034    MINESWEEP/MOVEDETECT/sw_IBUF[9]
    SLICE_X8Y42          LUT6 (Prop_lut6_I2_O)        0.124     5.158 r  MINESWEEP/MOVEDETECT/nextState2_carry_i_1/O
                         net (fo=1, routed)           0.000     5.158    MINESWEEP/MOVEDETECT/nextState2_carry_i_1_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.534 r  MINESWEEP/MOVEDETECT/nextState2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.534    MINESWEEP/MOVEDETECT/nextState2_carry_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.691 f  MINESWEEP/MOVEDETECT/nextState2_carry__0/CO[1]
                         net (fo=5, routed)           1.019     6.710    MINESWEEP/MOVEDETECT/nextState2
    SLICE_X9Y44          LUT5 (Prop_lut5_I4_O)        0.360     7.070 r  MINESWEEP/MOVEDETECT/bombLocation[15]_i_1/O
                         net (fo=16, routed)          1.271     8.341    MINESWEEP/bombLocation0
    SLICE_X11Y57         FDCE                                         r  MINESWEEP/bombLocation_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.440     4.781    MINESWEEP/clk_IBUF_BUFG
    SLICE_X11Y57         FDCE                                         r  MINESWEEP/bombLocation_reg[3]/C

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            MINESWEEP/bombLocation_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.341ns  (logic 2.469ns (29.604%)  route 5.872ns (70.396%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  sw_IBUF[9]_inst/O
                         net (fo=4, routed)           3.582     5.034    MINESWEEP/MOVEDETECT/sw_IBUF[9]
    SLICE_X8Y42          LUT6 (Prop_lut6_I2_O)        0.124     5.158 r  MINESWEEP/MOVEDETECT/nextState2_carry_i_1/O
                         net (fo=1, routed)           0.000     5.158    MINESWEEP/MOVEDETECT/nextState2_carry_i_1_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.534 r  MINESWEEP/MOVEDETECT/nextState2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.534    MINESWEEP/MOVEDETECT/nextState2_carry_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.691 f  MINESWEEP/MOVEDETECT/nextState2_carry__0/CO[1]
                         net (fo=5, routed)           1.019     6.710    MINESWEEP/MOVEDETECT/nextState2
    SLICE_X9Y44          LUT5 (Prop_lut5_I4_O)        0.360     7.070 r  MINESWEEP/MOVEDETECT/bombLocation[15]_i_1/O
                         net (fo=16, routed)          1.271     8.341    MINESWEEP/bombLocation0
    SLICE_X11Y57         FDCE                                         r  MINESWEEP/bombLocation_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.440     4.781    MINESWEEP/clk_IBUF_BUFG
    SLICE_X11Y57         FDCE                                         r  MINESWEEP/bombLocation_reg[4]/C

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            MINESWEEP/bombLocation_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.341ns  (logic 2.469ns (29.604%)  route 5.872ns (70.396%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  sw_IBUF[9]_inst/O
                         net (fo=4, routed)           3.582     5.034    MINESWEEP/MOVEDETECT/sw_IBUF[9]
    SLICE_X8Y42          LUT6 (Prop_lut6_I2_O)        0.124     5.158 r  MINESWEEP/MOVEDETECT/nextState2_carry_i_1/O
                         net (fo=1, routed)           0.000     5.158    MINESWEEP/MOVEDETECT/nextState2_carry_i_1_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.534 r  MINESWEEP/MOVEDETECT/nextState2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.534    MINESWEEP/MOVEDETECT/nextState2_carry_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.691 f  MINESWEEP/MOVEDETECT/nextState2_carry__0/CO[1]
                         net (fo=5, routed)           1.019     6.710    MINESWEEP/MOVEDETECT/nextState2
    SLICE_X9Y44          LUT5 (Prop_lut5_I4_O)        0.360     7.070 r  MINESWEEP/MOVEDETECT/bombLocation[15]_i_1/O
                         net (fo=16, routed)          1.271     8.341    MINESWEEP/bombLocation0
    SLICE_X11Y57         FDCE                                         r  MINESWEEP/bombLocation_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.440     4.781    MINESWEEP/clk_IBUF_BUFG
    SLICE_X11Y57         FDCE                                         r  MINESWEEP/bombLocation_reg[5]/C

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            MINESWEEP/bombLocation_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.341ns  (logic 2.469ns (29.604%)  route 5.872ns (70.396%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  sw_IBUF[9]_inst/O
                         net (fo=4, routed)           3.582     5.034    MINESWEEP/MOVEDETECT/sw_IBUF[9]
    SLICE_X8Y42          LUT6 (Prop_lut6_I2_O)        0.124     5.158 r  MINESWEEP/MOVEDETECT/nextState2_carry_i_1/O
                         net (fo=1, routed)           0.000     5.158    MINESWEEP/MOVEDETECT/nextState2_carry_i_1_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.534 r  MINESWEEP/MOVEDETECT/nextState2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.534    MINESWEEP/MOVEDETECT/nextState2_carry_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.691 f  MINESWEEP/MOVEDETECT/nextState2_carry__0/CO[1]
                         net (fo=5, routed)           1.019     6.710    MINESWEEP/MOVEDETECT/nextState2
    SLICE_X9Y44          LUT5 (Prop_lut5_I4_O)        0.360     7.070 r  MINESWEEP/MOVEDETECT/bombLocation[15]_i_1/O
                         net (fo=16, routed)          1.271     8.341    MINESWEEP/bombLocation0
    SLICE_X11Y57         FDCE                                         r  MINESWEEP/bombLocation_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.440     4.781    MINESWEEP/clk_IBUF_BUFG
    SLICE_X11Y57         FDCE                                         r  MINESWEEP/bombLocation_reg[9]/C

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            MINESWEEP/firstMoveDet_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.243ns  (logic 2.565ns (31.119%)  route 5.678ns (68.881%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        4.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  sw_IBUF[9]_inst/O
                         net (fo=4, routed)           3.582     5.034    MINESWEEP/MOVEDETECT/sw_IBUF[9]
    SLICE_X8Y42          LUT6 (Prop_lut6_I2_O)        0.124     5.158 r  MINESWEEP/MOVEDETECT/nextState2_carry_i_1/O
                         net (fo=1, routed)           0.000     5.158    MINESWEEP/MOVEDETECT/nextState2_carry_i_1_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.534 r  MINESWEEP/MOVEDETECT/nextState2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.534    MINESWEEP/MOVEDETECT/nextState2_carry_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.691 r  MINESWEEP/MOVEDETECT/nextState2_carry__0/CO[1]
                         net (fo=5, routed)           0.658     6.349    MINESWEEP/MOVEDETECT/nextState2
    SLICE_X9Y44          LUT2 (Prop_lut2_I0_O)        0.332     6.681 r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[15]_i_3/O
                         net (fo=19, routed)          1.438     8.119    MINESWEEP/MOVEDETECT/nextState2_inferred__0/i__carry__0_0
    SLICE_X8Y44          LUT6 (Prop_lut6_I4_O)        0.124     8.243 r  MINESWEEP/MOVEDETECT/firstMoveDet_i_1/O
                         net (fo=1, routed)           0.000     8.243    MINESWEEP/MOVEDETECT_n_5
    SLICE_X8Y44          FDCE                                         r  MINESWEEP/firstMoveDet_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.450     4.791    MINESWEEP/clk_IBUF_BUFG
    SLICE_X8Y44          FDCE                                         r  MINESWEEP/firstMoveDet_reg/C

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            MINESWEEP/bombLocation_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.200ns  (logic 2.469ns (30.113%)  route 5.731ns (69.887%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  sw_IBUF[9]_inst/O
                         net (fo=4, routed)           3.582     5.034    MINESWEEP/MOVEDETECT/sw_IBUF[9]
    SLICE_X8Y42          LUT6 (Prop_lut6_I2_O)        0.124     5.158 r  MINESWEEP/MOVEDETECT/nextState2_carry_i_1/O
                         net (fo=1, routed)           0.000     5.158    MINESWEEP/MOVEDETECT/nextState2_carry_i_1_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.534 r  MINESWEEP/MOVEDETECT/nextState2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.534    MINESWEEP/MOVEDETECT/nextState2_carry_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.691 f  MINESWEEP/MOVEDETECT/nextState2_carry__0/CO[1]
                         net (fo=5, routed)           1.019     6.710    MINESWEEP/MOVEDETECT/nextState2
    SLICE_X9Y44          LUT5 (Prop_lut5_I4_O)        0.360     7.070 r  MINESWEEP/MOVEDETECT/bombLocation[15]_i_1/O
                         net (fo=16, routed)          1.130     8.200    MINESWEEP/bombLocation0
    SLICE_X11Y56         FDCE                                         r  MINESWEEP/bombLocation_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.441     4.782    MINESWEEP/clk_IBUF_BUFG
    SLICE_X11Y56         FDCE                                         r  MINESWEEP/bombLocation_reg[10]/C

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            MINESWEEP/bombLocation_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.200ns  (logic 2.469ns (30.113%)  route 5.731ns (69.887%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  sw_IBUF[9]_inst/O
                         net (fo=4, routed)           3.582     5.034    MINESWEEP/MOVEDETECT/sw_IBUF[9]
    SLICE_X8Y42          LUT6 (Prop_lut6_I2_O)        0.124     5.158 r  MINESWEEP/MOVEDETECT/nextState2_carry_i_1/O
                         net (fo=1, routed)           0.000     5.158    MINESWEEP/MOVEDETECT/nextState2_carry_i_1_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.534 r  MINESWEEP/MOVEDETECT/nextState2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.534    MINESWEEP/MOVEDETECT/nextState2_carry_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.691 f  MINESWEEP/MOVEDETECT/nextState2_carry__0/CO[1]
                         net (fo=5, routed)           1.019     6.710    MINESWEEP/MOVEDETECT/nextState2
    SLICE_X9Y44          LUT5 (Prop_lut5_I4_O)        0.360     7.070 r  MINESWEEP/MOVEDETECT/bombLocation[15]_i_1/O
                         net (fo=16, routed)          1.130     8.200    MINESWEEP/bombLocation0
    SLICE_X11Y56         FDCE                                         r  MINESWEEP/bombLocation_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.441     4.782    MINESWEEP/clk_IBUF_BUFG
    SLICE_X11Y56         FDCE                                         r  MINESWEEP/bombLocation_reg[12]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[14]/G
                            (positive level-sensitive latch)
  Destination:            MINESWEEP/FIRST_MOVE.first_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.851ns  (logic 0.465ns (54.673%)  route 0.386ns (45.327%))
  Logic Levels:           4  (CARRY4=1 LDCE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y44         LDCE                         0.000     0.000 r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[14]/G
    SLICE_X10Y44         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[14]/Q
                         net (fo=3, routed)           0.163     0.341    MINESWEEP/MOVEDETECT/p_0_in37_in
    SLICE_X9Y43          LUT6 (Prop_lut6_I4_O)        0.045     0.386 r  MINESWEEP/MOVEDETECT/i__carry__0_i_2/O
                         net (fo=1, routed)           0.000     0.386    MINESWEEP/MOVEDETECT/i__carry__0_i_2_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     0.514 f  MINESWEEP/MOVEDETECT/nextState2_inferred__0/i__carry__0/CO[1]
                         net (fo=5, routed)           0.223     0.737    MINESWEEP/MOVEDETECT/nextState20_out
    SLICE_X8Y44          LUT6 (Prop_lut6_I4_O)        0.114     0.851 r  MINESWEEP/MOVEDETECT/FIRST_MOVE.first[0]_i_1/O
                         net (fo=1, routed)           0.000     0.851    MINESWEEP/MOVEDETECT_n_6
    SLICE_X8Y44          FDCE                                         r  MINESWEEP/FIRST_MOVE.first_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.836     1.963    MINESWEEP/clk_IBUF_BUFG
    SLICE_X8Y44          FDCE                                         r  MINESWEEP/FIRST_MOVE.first_reg[0]/C

Slack:                    inf
  Source:                 MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[14]/G
                            (positive level-sensitive latch)
  Destination:            MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.932ns  (logic 0.465ns (49.919%)  route 0.467ns (50.081%))
  Logic Levels:           4  (CARRY4=1 LDCE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y44         LDCE                         0.000     0.000 r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[14]/G
    SLICE_X10Y44         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[14]/Q
                         net (fo=3, routed)           0.163     0.341    MINESWEEP/MOVEDETECT/p_0_in37_in
    SLICE_X9Y43          LUT6 (Prop_lut6_I4_O)        0.045     0.386 r  MINESWEEP/MOVEDETECT/i__carry__0_i_2/O
                         net (fo=1, routed)           0.000     0.386    MINESWEEP/MOVEDETECT/i__carry__0_i_2_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     0.514 r  MINESWEEP/MOVEDETECT/nextState2_inferred__0/i__carry__0/CO[1]
                         net (fo=5, routed)           0.304     0.818    MINESWEEP/MOVEDETECT/nextState20_out
    SLICE_X9Y44          LUT6 (Prop_lut6_I4_O)        0.114     0.932 r  MINESWEEP/MOVEDETECT/FSM_sequential_currState[0]_i_1/O
                         net (fo=1, routed)           0.000     0.932    MINESWEEP/MOVEDETECT/nextState[0]
    SLICE_X9Y44          FDCE                                         r  MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.836     1.963    MINESWEEP/MOVEDETECT/clk_IBUF_BUFG
    SLICE_X9Y44          FDCE                                         r  MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[0]/C

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            MINESWEEP/MOVE_SYNC[2].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.942ns  (logic 0.232ns (24.606%)  route 0.710ns (75.394%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  sw_IBUF[2]_inst/O
                         net (fo=4, routed)           0.710     0.942    MINESWEEP/sw_IBUF[2]
    SLICE_X6Y41          SRL16E                                       r  MINESWEEP/MOVE_SYNC[2].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.863     1.990    MINESWEEP/clk_IBUF_BUFG
    SLICE_X6Y41          SRL16E                                       r  MINESWEEP/MOVE_SYNC[2].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MINESWEEP/MOVE_SYNC[0].SYNC.syncChain_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.011ns  (logic 0.222ns (21.956%)  route 0.789ns (78.044%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=137, routed)         0.789     1.011    MINESWEEP/btnU_IBUF
    SLICE_X7Y42          FDCE                                         f  MINESWEEP/MOVE_SYNC[0].SYNC.syncChain_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.863     1.990    MINESWEEP/clk_IBUF_BUFG
    SLICE_X7Y42          FDCE                                         r  MINESWEEP/MOVE_SYNC[0].SYNC.syncChain_reg[3]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MINESWEEP/MOVE_SYNC[1].SYNC.syncChain_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.011ns  (logic 0.222ns (21.956%)  route 0.789ns (78.044%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=137, routed)         0.789     1.011    MINESWEEP/btnU_IBUF
    SLICE_X7Y42          FDCE                                         f  MINESWEEP/MOVE_SYNC[1].SYNC.syncChain_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.863     1.990    MINESWEEP/clk_IBUF_BUFG
    SLICE_X7Y42          FDCE                                         r  MINESWEEP/MOVE_SYNC[1].SYNC.syncChain_reg[3]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MINESWEEP/MOVE_SYNC[2].SYNC.syncChain_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.011ns  (logic 0.222ns (21.956%)  route 0.789ns (78.044%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=137, routed)         0.789     1.011    MINESWEEP/btnU_IBUF
    SLICE_X7Y42          FDCE                                         f  MINESWEEP/MOVE_SYNC[2].SYNC.syncChain_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.863     1.990    MINESWEEP/clk_IBUF_BUFG
    SLICE_X7Y42          FDCE                                         r  MINESWEEP/MOVE_SYNC[2].SYNC.syncChain_reg[3]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MINESWEEP/MOVE_SYNC[3].SYNC.syncChain_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.011ns  (logic 0.222ns (21.956%)  route 0.789ns (78.044%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=137, routed)         0.789     1.011    MINESWEEP/btnU_IBUF
    SLICE_X7Y42          FDCE                                         f  MINESWEEP/MOVE_SYNC[3].SYNC.syncChain_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.863     1.990    MINESWEEP/clk_IBUF_BUFG
    SLICE_X7Y42          FDCE                                         r  MINESWEEP/MOVE_SYNC[3].SYNC.syncChain_reg[3]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MINESWEEP/MOVE_SYNC[4].SYNC.syncChain_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.037ns  (logic 0.222ns (21.405%)  route 0.815ns (78.595%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=137, routed)         0.815     1.037    MINESWEEP/btnU_IBUF
    SLICE_X9Y41          FDCE                                         f  MINESWEEP/MOVE_SYNC[4].SYNC.syncChain_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.835     1.962    MINESWEEP/clk_IBUF_BUFG
    SLICE_X9Y41          FDCE                                         r  MINESWEEP/MOVE_SYNC[4].SYNC.syncChain_reg[3]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MINESWEEP/MOVE_SYNC[5].SYNC.syncChain_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.037ns  (logic 0.222ns (21.405%)  route 0.815ns (78.595%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=137, routed)         0.815     1.037    MINESWEEP/btnU_IBUF
    SLICE_X9Y41          FDCE                                         f  MINESWEEP/MOVE_SYNC[5].SYNC.syncChain_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.835     1.962    MINESWEEP/clk_IBUF_BUFG
    SLICE_X9Y41          FDCE                                         r  MINESWEEP/MOVE_SYNC[5].SYNC.syncChain_reg[3]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MINESWEEP/MOVE_SYNC[6].SYNC.syncChain_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.037ns  (logic 0.222ns (21.405%)  route 0.815ns (78.595%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=137, routed)         0.815     1.037    MINESWEEP/btnU_IBUF
    SLICE_X9Y41          FDCE                                         f  MINESWEEP/MOVE_SYNC[6].SYNC.syncChain_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.835     1.962    MINESWEEP/clk_IBUF_BUFG
    SLICE_X9Y41          FDCE                                         r  MINESWEEP/MOVE_SYNC[6].SYNC.syncChain_reg[3]/C





