{
  "module_name": "ccu-sun8i-r40.c",
  "hash_id": "fd445f487ca2cfde0af38e3f668cf0feeb67679fe31ad4cb1b707b8b2d1075d8",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/sunxi-ng/ccu-sun8i-r40.c",
  "human_readable_source": "\n \n\n#include <linux/clk-provider.h>\n#include <linux/io.h>\n#include <linux/module.h>\n#include <linux/platform_device.h>\n#include <linux/regmap.h>\n\n#include \"ccu_common.h\"\n#include \"ccu_reset.h\"\n\n#include \"ccu_div.h\"\n#include \"ccu_gate.h\"\n#include \"ccu_mp.h\"\n#include \"ccu_mult.h\"\n#include \"ccu_nk.h\"\n#include \"ccu_nkm.h\"\n#include \"ccu_nkmp.h\"\n#include \"ccu_nm.h\"\n#include \"ccu_phase.h\"\n\n#include \"ccu-sun8i-r40.h\"\n\n \nstatic struct ccu_nkmp pll_cpu_clk = {\n\t.enable\t\t= BIT(31),\n\t.lock\t\t= BIT(28),\n\t.n\t\t= _SUNXI_CCU_MULT(8, 5),\n\t.k\t\t= _SUNXI_CCU_MULT(4, 2),\n\t.m\t\t= _SUNXI_CCU_DIV(0, 2),\n\t.p\t\t= _SUNXI_CCU_DIV_MAX(16, 2, 4),\n\t.common\t\t= {\n\t\t.reg\t\t= 0x000,\n\t\t.hw.init\t= CLK_HW_INIT(\"pll-cpu\",\n\t\t\t\t\t      \"osc24M\",\n\t\t\t\t\t      &ccu_nkmp_ops,\n\t\t\t\t\t      CLK_SET_RATE_UNGATE),\n\t},\n};\n\n \n#define SUN8I_R40_PLL_AUDIO_REG\t0x008\n\nstatic struct ccu_sdm_setting pll_audio_sdm_table[] = {\n\t{ .rate = 22579200, .pattern = 0xc0010d84, .m = 8, .n = 7 },\n\t{ .rate = 24576000, .pattern = 0xc000ac02, .m = 14, .n = 14 },\n};\n\nstatic SUNXI_CCU_NM_WITH_SDM_GATE_LOCK(pll_audio_base_clk, \"pll-audio-base\",\n\t\t\t\t       \"osc24M\", 0x008,\n\t\t\t\t       8, 7,\t \n\t\t\t\t       0, 5,\t \n\t\t\t\t       pll_audio_sdm_table, BIT(24),\n\t\t\t\t       0x284, BIT(31),\n\t\t\t\t       BIT(31),\t \n\t\t\t\t       BIT(28),\t \n\t\t\t\t       CLK_SET_RATE_UNGATE);\n\nstatic SUNXI_CCU_NM_WITH_FRAC_GATE_LOCK_MIN_MAX(pll_video0_clk, \"pll-video0\",\n\t\t\t\t\t\t\"osc24M\", 0x0010,\n\t\t\t\t\t\t192000000,   \n\t\t\t\t\t\t1008000000,  \n\t\t\t\t\t\t8, 7,        \n\t\t\t\t\t\t0, 4,        \n\t\t\t\t\t\tBIT(24),     \n\t\t\t\t\t\tBIT(25),     \n\t\t\t\t\t\t270000000,   \n\t\t\t\t\t\t297000000,   \n\t\t\t\t\t\tBIT(31),     \n\t\t\t\t\t\tBIT(28),     \n\t\t\t\t\t\tCLK_SET_RATE_UNGATE);\n\n \nstatic SUNXI_CCU_NM_WITH_FRAC_GATE_LOCK(pll_ve_clk, \"pll-ve\",\n\t\t\t\t\t\"osc24M\", 0x0018,\n\t\t\t\t\t8, 7,\t\t \n\t\t\t\t\t0, 4,\t\t \n\t\t\t\t\tBIT(24),\t \n\t\t\t\t\tBIT(25),\t \n\t\t\t\t\t270000000,\t \n\t\t\t\t\t297000000,\t \n\t\t\t\t\tBIT(31),\t \n\t\t\t\t\tBIT(28),\t \n\t\t\t\t\tCLK_SET_RATE_UNGATE);\n\n \nstatic SUNXI_CCU_NKM_WITH_GATE_LOCK(pll_ddr0_clk, \"pll-ddr0\",\n\t\t\t\t    \"osc24M\", 0x020,\n\t\t\t\t    8, 5,\t \n\t\t\t\t    4, 2,\t \n\t\t\t\t    0, 2,\t \n\t\t\t\t    BIT(31),\t \n\t\t\t\t    BIT(28),\t \n\t\t\t\t    CLK_SET_RATE_UNGATE);\n\n \nstatic struct ccu_nk pll_periph0_clk = {\n\t.enable\t\t= BIT(31),\n\t.lock\t\t= BIT(28),\n\t.n\t\t= _SUNXI_CCU_MULT(8, 5),\n\t.k\t\t= _SUNXI_CCU_MULT(4, 2),\n\t.fixed_post_div\t= 2,\n\t.common\t\t= {\n\t\t.reg\t\t= 0x028,\n\t\t.features\t= CCU_FEATURE_FIXED_POSTDIV,\n\t\t.hw.init\t= CLK_HW_INIT(\"pll-periph0\", \"osc24M\",\n\t\t\t\t\t      &ccu_nk_ops,\n\t\t\t\t\t      CLK_SET_RATE_UNGATE),\n\t},\n};\n\nstatic struct ccu_div pll_periph0_sata_clk = {\n\t.enable\t\t= BIT(24),\n\t.div\t\t= _SUNXI_CCU_DIV(0, 2),\n\t \n\t.fixed_post_div\t= 3,\n\t.common\t\t= {\n\t\t.reg\t\t= 0x028,\n\t\t.features\t= CCU_FEATURE_FIXED_POSTDIV,\n\t\t.hw.init\t= CLK_HW_INIT(\"pll-periph0-sata\",\n\t\t\t\t\t      \"pll-periph0\",\n\t\t\t\t\t      &ccu_div_ops, 0),\n\t},\n};\n\n \nstatic struct ccu_nk pll_periph1_clk = {\n\t.enable\t\t= BIT(31),\n\t.lock\t\t= BIT(28),\n\t.n\t\t= _SUNXI_CCU_MULT(8, 5),\n\t.k\t\t= _SUNXI_CCU_MULT(4, 2),\n\t.fixed_post_div\t= 2,\n\t.common\t\t= {\n\t\t.reg\t\t= 0x02c,\n\t\t.features\t= CCU_FEATURE_FIXED_POSTDIV,\n\t\t.hw.init\t= CLK_HW_INIT(\"pll-periph1\", \"osc24M\",\n\t\t\t\t\t      &ccu_nk_ops,\n\t\t\t\t\t      CLK_SET_RATE_UNGATE),\n\t},\n};\n\nstatic SUNXI_CCU_NM_WITH_FRAC_GATE_LOCK_MIN_MAX(pll_video1_clk, \"pll-video1\",\n\t\t\t\t\t\t\"osc24M\", 0x030,\n\t\t\t\t\t\t192000000,   \n\t\t\t\t\t\t1008000000,  \n\t\t\t\t\t\t8, 7,        \n\t\t\t\t\t\t0, 4,        \n\t\t\t\t\t\tBIT(24),     \n\t\t\t\t\t\tBIT(25),     \n\t\t\t\t\t\t270000000,   \n\t\t\t\t\t\t297000000,   \n\t\t\t\t\t\tBIT(31),     \n\t\t\t\t\t\tBIT(28),     \n\t\t\t\t\t\tCLK_SET_RATE_UNGATE);\n\nstatic struct ccu_nkm pll_sata_clk = {\n\t.enable\t\t= BIT(31),\n\t.lock\t\t= BIT(28),\n\t.n\t\t= _SUNXI_CCU_MULT(8, 5),\n\t.k\t\t= _SUNXI_CCU_MULT(4, 2),\n\t.m\t\t= _SUNXI_CCU_DIV(0, 2),\n\t.fixed_post_div\t= 6,\n\t.common\t\t= {\n\t\t.reg\t\t= 0x034,\n\t\t.features\t= CCU_FEATURE_FIXED_POSTDIV,\n\t\t.hw.init\t= CLK_HW_INIT(\"pll-sata\", \"osc24M\",\n\t\t\t\t\t      &ccu_nkm_ops,\n\t\t\t\t\t      CLK_SET_RATE_UNGATE),\n\t},\n};\n\nstatic const char * const pll_sata_out_parents[] = { \"pll-sata\",\n\t\t\t\t\t\t     \"pll-periph0-sata\" };\nstatic SUNXI_CCU_MUX_WITH_GATE(pll_sata_out_clk, \"pll-sata-out\",\n\t\t\t       pll_sata_out_parents, 0x034,\n\t\t\t       30, 1,\t \n\t\t\t       BIT(14),\t \n\t\t\t       CLK_SET_RATE_PARENT);\n\n \nstatic SUNXI_CCU_NM_WITH_FRAC_GATE_LOCK(pll_gpu_clk, \"pll-gpu\",\n\t\t\t\t\t\"osc24M\", 0x038,\n\t\t\t\t\t8, 7,\t\t \n\t\t\t\t\t0, 4,\t\t \n\t\t\t\t\tBIT(24),\t \n\t\t\t\t\tBIT(25),\t \n\t\t\t\t\t270000000,\t \n\t\t\t\t\t297000000,\t \n\t\t\t\t\tBIT(31),\t \n\t\t\t\t\tBIT(28),\t \n\t\t\t\t\tCLK_SET_RATE_UNGATE);\n\n \n#define SUN8I_R40_PLL_MIPI_REG\t0x040\n\nstatic const char * const pll_mipi_parents[] = { \"pll-video0\" };\nstatic struct ccu_nkm pll_mipi_clk = {\n\t.enable\t= BIT(31) | BIT(23) | BIT(22),\n\t.lock\t= BIT(28),\n\t.n\t= _SUNXI_CCU_MULT(8, 4),\n\t.k\t= _SUNXI_CCU_MULT_MIN(4, 2, 2),\n\t.m\t= _SUNXI_CCU_DIV(0, 4),\n\t.mux\t= _SUNXI_CCU_MUX(21, 1),\n\t.common\t= {\n\t\t.reg\t\t= 0x040,\n\t\t.hw.init\t= CLK_HW_INIT_PARENTS(\"pll-mipi\",\n\t\t\t\t\t\t      pll_mipi_parents,\n\t\t\t\t\t\t      &ccu_nkm_ops,\n\t\t\t\t\t\t      CLK_SET_RATE_UNGATE)\n\t},\n};\n\n \nstatic SUNXI_CCU_NM_WITH_FRAC_GATE_LOCK(pll_de_clk, \"pll-de\",\n\t\t\t\t\t\"osc24M\", 0x048,\n\t\t\t\t\t8, 7,\t\t \n\t\t\t\t\t0, 4,\t\t \n\t\t\t\t\tBIT(24),\t \n\t\t\t\t\tBIT(25),\t \n\t\t\t\t\t270000000,\t \n\t\t\t\t\t297000000,\t \n\t\t\t\t\tBIT(31),\t \n\t\t\t\t\tBIT(28),\t \n\t\t\t\t\tCLK_SET_RATE_UNGATE);\n\n \nstatic SUNXI_CCU_NM_WITH_GATE_LOCK(pll_ddr1_clk, \"pll-ddr1\",\n\t\t\t\t   \"osc24M\", 0x04c,\n\t\t\t\t   8, 7,\t \n\t\t\t\t   0, 2,\t \n\t\t\t\t   BIT(31),\t \n\t\t\t\t   BIT(28),\t \n\t\t\t\t   CLK_SET_RATE_UNGATE);\n\nstatic const char * const cpu_parents[] = { \"osc32k\", \"osc24M\",\n\t\t\t\t\t     \"pll-cpu\", \"pll-cpu\" };\nstatic SUNXI_CCU_MUX(cpu_clk, \"cpu\", cpu_parents,\n\t\t     0x050, 16, 2, CLK_IS_CRITICAL | CLK_SET_RATE_PARENT);\n\nstatic SUNXI_CCU_M(axi_clk, \"axi\", \"cpu\", 0x050, 0, 2, 0);\n\nstatic const char * const ahb1_parents[] = { \"osc32k\", \"osc24M\",\n\t\t\t\t\t     \"axi\", \"pll-periph0\" };\nstatic const struct ccu_mux_var_prediv ahb1_predivs[] = {\n\t{ .index = 3, .shift = 6, .width = 2 },\n};\nstatic struct ccu_div ahb1_clk = {\n\t.div\t\t= _SUNXI_CCU_DIV_FLAGS(4, 2, CLK_DIVIDER_POWER_OF_TWO),\n\n\t.mux\t\t= {\n\t\t.shift\t= 12,\n\t\t.width\t= 2,\n\n\t\t.var_predivs\t= ahb1_predivs,\n\t\t.n_var_predivs\t= ARRAY_SIZE(ahb1_predivs),\n\t},\n\n\t.common\t\t= {\n\t\t.reg\t\t= 0x054,\n\t\t.features\t= CCU_FEATURE_VARIABLE_PREDIV,\n\t\t.hw.init\t= CLK_HW_INIT_PARENTS(\"ahb1\",\n\t\t\t\t\t\t      ahb1_parents,\n\t\t\t\t\t\t      &ccu_div_ops,\n\t\t\t\t\t\t      0),\n\t},\n};\n\nstatic struct clk_div_table apb1_div_table[] = {\n\t{ .val = 0, .div = 2 },\n\t{ .val = 1, .div = 2 },\n\t{ .val = 2, .div = 4 },\n\t{ .val = 3, .div = 8 },\n\t{   },\n};\nstatic SUNXI_CCU_DIV_TABLE(apb1_clk, \"apb1\", \"ahb1\",\n\t\t\t   0x054, 8, 2, apb1_div_table, 0);\n\nstatic const char * const apb2_parents[] = { \"osc32k\", \"osc24M\",\n\t\t\t\t\t     \"pll-periph0-2x\",\n\t\t\t\t\t     \"pll-periph0-2x\" };\nstatic SUNXI_CCU_MP_WITH_MUX(apb2_clk, \"apb2\", apb2_parents, 0x058,\n\t\t\t     0, 5,\t \n\t\t\t     16, 2,\t \n\t\t\t     24, 2,\t \n\t\t\t     0);\n\nstatic SUNXI_CCU_GATE(bus_mipi_dsi_clk,\t\"bus-mipi-dsi\",\t\"ahb1\",\n\t\t      0x060, BIT(1), 0);\nstatic SUNXI_CCU_GATE(bus_ce_clk,\t\"bus-ce\",\t\"ahb1\",\n\t\t      0x060, BIT(5), 0);\nstatic SUNXI_CCU_GATE(bus_dma_clk,\t\"bus-dma\",\t\"ahb1\",\n\t\t      0x060, BIT(6), 0);\nstatic SUNXI_CCU_GATE(bus_mmc0_clk,\t\"bus-mmc0\",\t\"ahb1\",\n\t\t      0x060, BIT(8), 0);\nstatic SUNXI_CCU_GATE(bus_mmc1_clk,\t\"bus-mmc1\",\t\"ahb1\",\n\t\t      0x060, BIT(9), 0);\nstatic SUNXI_CCU_GATE(bus_mmc2_clk,\t\"bus-mmc2\",\t\"ahb1\",\n\t\t      0x060, BIT(10), 0);\nstatic SUNXI_CCU_GATE(bus_mmc3_clk,\t\"bus-mmc3\",\t\"ahb1\",\n\t\t      0x060, BIT(11), 0);\nstatic SUNXI_CCU_GATE(bus_nand_clk,\t\"bus-nand\",\t\"ahb1\",\n\t\t      0x060, BIT(13), 0);\nstatic SUNXI_CCU_GATE(bus_dram_clk,\t\"bus-dram\",\t\"ahb1\",\n\t\t      0x060, BIT(14), 0);\nstatic SUNXI_CCU_GATE(bus_emac_clk,\t\"bus-emac\",\t\"ahb1\",\n\t\t      0x060, BIT(17), 0);\nstatic SUNXI_CCU_GATE(bus_ts_clk,\t\"bus-ts\",\t\"ahb1\",\n\t\t      0x060, BIT(18), 0);\nstatic SUNXI_CCU_GATE(bus_hstimer_clk,\t\"bus-hstimer\",\t\"ahb1\",\n\t\t      0x060, BIT(19), 0);\nstatic SUNXI_CCU_GATE(bus_spi0_clk,\t\"bus-spi0\",\t\"ahb1\",\n\t\t      0x060, BIT(20), 0);\nstatic SUNXI_CCU_GATE(bus_spi1_clk,\t\"bus-spi1\",\t\"ahb1\",\n\t\t      0x060, BIT(21), 0);\nstatic SUNXI_CCU_GATE(bus_spi2_clk,\t\"bus-spi2\",\t\"ahb1\",\n\t\t      0x060, BIT(22), 0);\nstatic SUNXI_CCU_GATE(bus_spi3_clk,\t\"bus-spi3\",\t\"ahb1\",\n\t\t      0x060, BIT(23), 0);\nstatic SUNXI_CCU_GATE(bus_sata_clk,\t\"bus-sata\",\t\"ahb1\",\n\t\t      0x060, BIT(24), 0);\nstatic SUNXI_CCU_GATE(bus_otg_clk,\t\"bus-otg\",\t\"ahb1\",\n\t\t      0x060, BIT(25), 0);\nstatic SUNXI_CCU_GATE(bus_ehci0_clk,\t\"bus-ehci0\",\t\"ahb1\",\n\t\t      0x060, BIT(26), 0);\nstatic SUNXI_CCU_GATE(bus_ehci1_clk,\t\"bus-ehci1\",\t\"ahb1\",\n\t\t      0x060, BIT(27), 0);\nstatic SUNXI_CCU_GATE(bus_ehci2_clk,\t\"bus-ehci2\",\t\"ahb1\",\n\t\t      0x060, BIT(28), 0);\nstatic SUNXI_CCU_GATE(bus_ohci0_clk,\t\"bus-ohci0\",\t\"ahb1\",\n\t\t      0x060, BIT(29), 0);\nstatic SUNXI_CCU_GATE(bus_ohci1_clk,\t\"bus-ohci1\",\t\"ahb1\",\n\t\t      0x060, BIT(30), 0);\nstatic SUNXI_CCU_GATE(bus_ohci2_clk,\t\"bus-ohci2\",\t\"ahb1\",\n\t\t      0x060, BIT(31), 0);\n\nstatic SUNXI_CCU_GATE(bus_ve_clk,\t\"bus-ve\",\t\"ahb1\",\n\t\t      0x064, BIT(0), 0);\nstatic SUNXI_CCU_GATE(bus_mp_clk,\t\"bus-mp\",\t\"ahb1\",\n\t\t      0x064, BIT(2), 0);\nstatic SUNXI_CCU_GATE(bus_deinterlace_clk,\t\"bus-deinterlace\",\t\"ahb1\",\n\t\t      0x064, BIT(5), 0);\nstatic SUNXI_CCU_GATE(bus_csi0_clk,\t\"bus-csi0\",\t\"ahb1\",\n\t\t      0x064, BIT(8), 0);\nstatic SUNXI_CCU_GATE(bus_csi1_clk,\t\"bus-csi1\",\t\"ahb1\",\n\t\t      0x064, BIT(9), 0);\nstatic SUNXI_CCU_GATE(bus_hdmi0_clk,\t\"bus-hdmi0\",\t\"ahb1\",\n\t\t      0x064, BIT(10), 0);\nstatic SUNXI_CCU_GATE(bus_hdmi1_clk,\t\"bus-hdmi1\",\t\"ahb1\",\n\t\t      0x064, BIT(11), 0);\nstatic SUNXI_CCU_GATE(bus_de_clk,\t\"bus-de\",\t\"ahb1\",\n\t\t      0x064, BIT(12), 0);\nstatic SUNXI_CCU_GATE(bus_tve0_clk,\t\"bus-tve0\",\t\"ahb1\",\n\t\t      0x064, BIT(13), 0);\nstatic SUNXI_CCU_GATE(bus_tve1_clk,\t\"bus-tve1\",\t\"ahb1\",\n\t\t      0x064, BIT(14), 0);\nstatic SUNXI_CCU_GATE(bus_tve_top_clk,\t\"bus-tve-top\",\t\"ahb1\",\n\t\t      0x064, BIT(15), 0);\nstatic SUNXI_CCU_GATE(bus_gmac_clk,\t\"bus-gmac\",\t\"ahb1\",\n\t\t      0x064, BIT(17), 0);\nstatic SUNXI_CCU_GATE(bus_gpu_clk,\t\"bus-gpu\",\t\"ahb1\",\n\t\t      0x064, BIT(20), 0);\nstatic SUNXI_CCU_GATE(bus_tvd0_clk,\t\"bus-tvd0\",\t\"ahb1\",\n\t\t      0x064, BIT(21), 0);\nstatic SUNXI_CCU_GATE(bus_tvd1_clk,\t\"bus-tvd1\",\t\"ahb1\",\n\t\t      0x064, BIT(22), 0);\nstatic SUNXI_CCU_GATE(bus_tvd2_clk,\t\"bus-tvd2\",\t\"ahb1\",\n\t\t      0x064, BIT(23), 0);\nstatic SUNXI_CCU_GATE(bus_tvd3_clk,\t\"bus-tvd3\",\t\"ahb1\",\n\t\t      0x064, BIT(24), 0);\nstatic SUNXI_CCU_GATE(bus_tvd_top_clk,\t\"bus-tvd-top\",\t\"ahb1\",\n\t\t      0x064, BIT(25), 0);\nstatic SUNXI_CCU_GATE(bus_tcon_lcd0_clk,\t\"bus-tcon-lcd0\",\t\"ahb1\",\n\t\t      0x064, BIT(26), 0);\nstatic SUNXI_CCU_GATE(bus_tcon_lcd1_clk,\t\"bus-tcon-lcd1\",\t\"ahb1\",\n\t\t      0x064, BIT(27), 0);\nstatic SUNXI_CCU_GATE(bus_tcon_tv0_clk,\t\"bus-tcon-tv0\",\t\"ahb1\",\n\t\t      0x064, BIT(28), 0);\nstatic SUNXI_CCU_GATE(bus_tcon_tv1_clk,\t\"bus-tcon-tv1\",\t\"ahb1\",\n\t\t      0x064, BIT(29), 0);\nstatic SUNXI_CCU_GATE(bus_tcon_top_clk,\t\"bus-tcon-top\",\t\"ahb1\",\n\t\t      0x064, BIT(30), 0);\n\nstatic SUNXI_CCU_GATE(bus_codec_clk,\t\"bus-codec\",\t\"apb1\",\n\t\t      0x068, BIT(0), 0);\nstatic SUNXI_CCU_GATE(bus_spdif_clk,\t\"bus-spdif\",\t\"apb1\",\n\t\t      0x068, BIT(1), 0);\nstatic SUNXI_CCU_GATE(bus_ac97_clk,\t\"bus-ac97\",\t\"apb1\",\n\t\t      0x068, BIT(2), 0);\nstatic SUNXI_CCU_GATE(bus_pio_clk,\t\"bus-pio\",\t\"apb1\",\n\t\t      0x068, BIT(5), 0);\nstatic SUNXI_CCU_GATE(bus_ir0_clk,\t\"bus-ir0\",\t\"apb1\",\n\t\t      0x068, BIT(6), 0);\nstatic SUNXI_CCU_GATE(bus_ir1_clk,\t\"bus-ir1\",\t\"apb1\",\n\t\t      0x068, BIT(7), 0);\nstatic SUNXI_CCU_GATE(bus_ths_clk,\t\"bus-ths\",\t\"apb1\",\n\t\t      0x068, BIT(8), 0);\nstatic SUNXI_CCU_GATE(bus_keypad_clk,\t\"bus-keypad\",\t\"apb1\",\n\t\t      0x068, BIT(10), 0);\nstatic SUNXI_CCU_GATE(bus_i2s0_clk,\t\"bus-i2s0\",\t\"apb1\",\n\t\t      0x068, BIT(12), 0);\nstatic SUNXI_CCU_GATE(bus_i2s1_clk,\t\"bus-i2s1\",\t\"apb1\",\n\t\t      0x068, BIT(13), 0);\nstatic SUNXI_CCU_GATE(bus_i2s2_clk,\t\"bus-i2s2\",\t\"apb1\",\n\t\t      0x068, BIT(14), 0);\n\nstatic SUNXI_CCU_GATE(bus_i2c0_clk,\t\"bus-i2c0\",\t\"apb2\",\n\t\t      0x06c, BIT(0), 0);\nstatic SUNXI_CCU_GATE(bus_i2c1_clk,\t\"bus-i2c1\",\t\"apb2\",\n\t\t      0x06c, BIT(1), 0);\nstatic SUNXI_CCU_GATE(bus_i2c2_clk,\t\"bus-i2c2\",\t\"apb2\",\n\t\t      0x06c, BIT(2), 0);\nstatic SUNXI_CCU_GATE(bus_i2c3_clk,\t\"bus-i2c3\",\t\"apb2\",\n\t\t      0x06c, BIT(3), 0);\n \nstatic SUNXI_CCU_GATE(bus_can_clk,\t\"bus-can\",\t\"apb2\",\n\t\t      0x06c, BIT(4), 0);\nstatic SUNXI_CCU_GATE(bus_scr_clk,\t\"bus-scr\",\t\"apb2\",\n\t\t      0x06c, BIT(5), 0);\nstatic SUNXI_CCU_GATE(bus_ps20_clk,\t\"bus-ps20\",\t\"apb2\",\n\t\t      0x06c, BIT(6), 0);\nstatic SUNXI_CCU_GATE(bus_ps21_clk,\t\"bus-ps21\",\t\"apb2\",\n\t\t      0x06c, BIT(7), 0);\nstatic SUNXI_CCU_GATE(bus_i2c4_clk,\t\"bus-i2c4\",\t\"apb2\",\n\t\t      0x06c, BIT(15), 0);\nstatic SUNXI_CCU_GATE(bus_uart0_clk,\t\"bus-uart0\",\t\"apb2\",\n\t\t      0x06c, BIT(16), 0);\nstatic SUNXI_CCU_GATE(bus_uart1_clk,\t\"bus-uart1\",\t\"apb2\",\n\t\t      0x06c, BIT(17), 0);\nstatic SUNXI_CCU_GATE(bus_uart2_clk,\t\"bus-uart2\",\t\"apb2\",\n\t\t      0x06c, BIT(18), 0);\nstatic SUNXI_CCU_GATE(bus_uart3_clk,\t\"bus-uart3\",\t\"apb2\",\n\t\t      0x06c, BIT(19), 0);\nstatic SUNXI_CCU_GATE(bus_uart4_clk,\t\"bus-uart4\",\t\"apb2\",\n\t\t      0x06c, BIT(20), 0);\nstatic SUNXI_CCU_GATE(bus_uart5_clk,\t\"bus-uart5\",\t\"apb2\",\n\t\t      0x06c, BIT(21), 0);\nstatic SUNXI_CCU_GATE(bus_uart6_clk,\t\"bus-uart6\",\t\"apb2\",\n\t\t      0x06c, BIT(22), 0);\nstatic SUNXI_CCU_GATE(bus_uart7_clk,\t\"bus-uart7\",\t\"apb2\",\n\t\t      0x06c, BIT(23), 0);\n\nstatic SUNXI_CCU_GATE(bus_dbg_clk,\t\"bus-dbg\",\t\"ahb1\",\n\t\t      0x070, BIT(7), 0);\n\nstatic const char * const ths_parents[] = { \"osc24M\" };\nstatic struct ccu_div ths_clk = {\n\t.enable\t= BIT(31),\n\t.div\t= _SUNXI_CCU_DIV_FLAGS(0, 2, CLK_DIVIDER_POWER_OF_TWO),\n\t.mux\t= _SUNXI_CCU_MUX(24, 2),\n\t.common\t= {\n\t\t.reg\t\t= 0x074,\n\t\t.hw.init\t= CLK_HW_INIT_PARENTS(\"ths\",\n\t\t\t\t\t\t      ths_parents,\n\t\t\t\t\t\t      &ccu_div_ops,\n\t\t\t\t\t\t      0),\n\t},\n};\n\nstatic const char * const mod0_default_parents[] = { \"osc24M\", \"pll-periph0\",\n\t\t\t\t\t\t     \"pll-periph1\" };\nstatic SUNXI_CCU_MP_WITH_MUX_GATE(nand_clk, \"nand\", mod0_default_parents, 0x080,\n\t\t\t\t  0, 4,\t\t \n\t\t\t\t  16, 2,\t \n\t\t\t\t  24, 2,\t \n\t\t\t\t  BIT(31),\t \n\t\t\t\t  0);\n\nstatic SUNXI_CCU_MP_WITH_MUX_GATE(mmc0_clk, \"mmc0\", mod0_default_parents, 0x088,\n\t\t\t\t  0, 4,\t\t \n\t\t\t\t  16, 2,\t \n\t\t\t\t  24, 2,\t \n\t\t\t\t  BIT(31),\t \n\t\t\t\t  0);\n\nstatic SUNXI_CCU_MP_WITH_MUX_GATE(mmc1_clk, \"mmc1\", mod0_default_parents, 0x08c,\n\t\t\t\t  0, 4,\t\t \n\t\t\t\t  16, 2,\t \n\t\t\t\t  24, 2,\t \n\t\t\t\t  BIT(31),\t \n\t\t\t\t  0);\n\nstatic SUNXI_CCU_MP_WITH_MUX_GATE(mmc2_clk, \"mmc2\", mod0_default_parents, 0x090,\n\t\t\t\t  0, 4,\t\t \n\t\t\t\t  16, 2,\t \n\t\t\t\t  24, 2,\t \n\t\t\t\t  BIT(31),\t \n\t\t\t\t  0);\n\nstatic SUNXI_CCU_MP_WITH_MUX_GATE(mmc3_clk, \"mmc3\", mod0_default_parents, 0x094,\n\t\t\t\t  0, 4,\t\t \n\t\t\t\t  16, 2,\t \n\t\t\t\t  24, 2,\t \n\t\t\t\t  BIT(31),\t \n\t\t\t\t  0);\n\nstatic const char * const ts_parents[] = { \"osc24M\", \"pll-periph0\", };\nstatic SUNXI_CCU_MP_WITH_MUX_GATE(ts_clk, \"ts\", ts_parents, 0x098,\n\t\t\t\t  0, 4,\t\t \n\t\t\t\t  16, 2,\t \n\t\t\t\t  24, 4,\t \n\t\t\t\t  BIT(31),\t \n\t\t\t\t  0);\n\nstatic const char * const ce_parents[] = { \"osc24M\", \"pll-periph0-2x\",\n\t\t\t\t\t   \"pll-periph1-2x\" };\nstatic SUNXI_CCU_MP_WITH_MUX_GATE(ce_clk, \"ce\", ce_parents, 0x09c,\n\t\t\t\t  0, 4,\t\t \n\t\t\t\t  16, 2,\t \n\t\t\t\t  24, 2,\t \n\t\t\t\t  BIT(31),\t \n\t\t\t\t  0);\n\nstatic SUNXI_CCU_MP_WITH_MUX_GATE(spi0_clk, \"spi0\", mod0_default_parents, 0x0a0,\n\t\t\t\t  0, 4,\t\t \n\t\t\t\t  16, 2,\t \n\t\t\t\t  24, 2,\t \n\t\t\t\t  BIT(31),\t \n\t\t\t\t  0);\n\nstatic SUNXI_CCU_MP_WITH_MUX_GATE(spi1_clk, \"spi1\", mod0_default_parents, 0x0a4,\n\t\t\t\t  0, 4,\t\t \n\t\t\t\t  16, 2,\t \n\t\t\t\t  24, 2,\t \n\t\t\t\t  BIT(31),\t \n\t\t\t\t  0);\n\nstatic SUNXI_CCU_MP_WITH_MUX_GATE(spi2_clk, \"spi2\", mod0_default_parents, 0x0a8,\n\t\t\t\t  0, 4,\t\t \n\t\t\t\t  16, 2,\t \n\t\t\t\t  24, 2,\t \n\t\t\t\t  BIT(31),\t \n\t\t\t\t  0);\n\nstatic SUNXI_CCU_MP_WITH_MUX_GATE(spi3_clk, \"spi3\", mod0_default_parents, 0x0ac,\n\t\t\t\t  0, 4,\t\t \n\t\t\t\t  16, 2,\t \n\t\t\t\t  24, 2,\t \n\t\t\t\t  BIT(31),\t \n\t\t\t\t  0);\n\nstatic const char * const i2s_parents[] = { \"pll-audio-8x\", \"pll-audio-4x\",\n\t\t\t\t\t    \"pll-audio-2x\", \"pll-audio\" };\nstatic SUNXI_CCU_MUX_WITH_GATE(i2s0_clk, \"i2s0\", i2s_parents,\n\t\t\t       0x0b0, 16, 2, BIT(31), CLK_SET_RATE_PARENT);\n\nstatic SUNXI_CCU_MUX_WITH_GATE(i2s1_clk, \"i2s1\", i2s_parents,\n\t\t\t       0x0b4, 16, 2, BIT(31), CLK_SET_RATE_PARENT);\n\nstatic SUNXI_CCU_MUX_WITH_GATE(i2s2_clk, \"i2s2\", i2s_parents,\n\t\t\t       0x0b8, 16, 2, BIT(31), CLK_SET_RATE_PARENT);\n\nstatic SUNXI_CCU_MUX_WITH_GATE(ac97_clk, \"ac97\", i2s_parents,\n\t\t\t       0x0bc, 16, 2, BIT(31), CLK_SET_RATE_PARENT);\n\nstatic SUNXI_CCU_MUX_WITH_GATE(spdif_clk, \"spdif\", i2s_parents,\n\t\t\t       0x0c0, 16, 2, BIT(31), CLK_SET_RATE_PARENT);\n\nstatic const char * const keypad_parents[] = { \"osc24M\", \"osc32k\" };\nstatic const u8 keypad_table[] = { 0, 2 };\nstatic struct ccu_mp keypad_clk = {\n\t.enable\t= BIT(31),\n\t.m\t= _SUNXI_CCU_DIV(0, 5),\n\t.p\t= _SUNXI_CCU_DIV(16, 2),\n\t.mux\t= _SUNXI_CCU_MUX_TABLE(24, 2, keypad_table),\n\t.common\t= {\n\t\t.reg\t\t= 0x0c4,\n\t\t.hw.init\t= CLK_HW_INIT_PARENTS(\"keypad\",\n\t\t\t\t\t\t      keypad_parents,\n\t\t\t\t\t\t      &ccu_mp_ops,\n\t\t\t\t\t\t      0),\n\t}\n};\n\nstatic const char * const sata_parents[] = { \"pll-sata-out\", \"sata-ext\" };\nstatic SUNXI_CCU_MUX_WITH_GATE(sata_clk, \"sata\", sata_parents,\n\t\t\t       0x0c8, 24, 1, BIT(31), CLK_SET_RATE_PARENT);\n\n \n#define SUN8I_R40_USB_CLK_REG\t0x0cc\n\nstatic SUNXI_CCU_GATE(usb_phy0_clk,\t\"usb-phy0\",\t\"osc24M\",\n\t\t      0x0cc, BIT(8), 0);\nstatic SUNXI_CCU_GATE(usb_phy1_clk,\t\"usb-phy1\",\t\"osc24M\",\n\t\t      0x0cc, BIT(9), 0);\nstatic SUNXI_CCU_GATE(usb_phy2_clk,\t\"usb-phy2\",\t\"osc24M\",\n\t\t      0x0cc, BIT(10), 0);\nstatic SUNXI_CCU_GATE(usb_ohci0_clk,\t\"usb-ohci0\",\t\"osc12M\",\n\t\t      0x0cc, BIT(16), 0);\nstatic SUNXI_CCU_GATE(usb_ohci1_clk,\t\"usb-ohci1\",\t\"osc12M\",\n\t\t      0x0cc, BIT(17), 0);\nstatic SUNXI_CCU_GATE(usb_ohci2_clk,\t\"usb-ohci2\",\t\"osc12M\",\n\t\t      0x0cc, BIT(18), 0);\n\nstatic const char * const ir_parents[] = { \"osc24M\", \"pll-periph0\",\n\t\t\t\t\t   \"pll-periph1\", \"osc32k\" };\nstatic SUNXI_CCU_MP_WITH_MUX_GATE(ir0_clk, \"ir0\", ir_parents, 0x0d0,\n\t\t\t\t  0, 4,\t\t \n\t\t\t\t  16, 2,\t \n\t\t\t\t  24, 2,\t \n\t\t\t\t  BIT(31),\t \n\t\t\t\t  0);\n\nstatic SUNXI_CCU_MP_WITH_MUX_GATE(ir1_clk, \"ir1\", ir_parents, 0x0d4,\n\t\t\t\t  0, 4,\t\t \n\t\t\t\t  16, 2,\t \n\t\t\t\t  24, 2,\t \n\t\t\t\t  BIT(31),\t \n\t\t\t\t  0);\n\nstatic const char * const dram_parents[] = { \"pll-ddr0\", \"pll-ddr1\" };\nstatic SUNXI_CCU_M_WITH_MUX(dram_clk, \"dram\", dram_parents,\n\t\t\t    0x0f4, 0, 2, 20, 2, CLK_IS_CRITICAL);\n\nstatic SUNXI_CCU_GATE(dram_ve_clk,\t\"dram-ve\",\t\"dram\",\n\t\t      0x100, BIT(0), 0);\nstatic SUNXI_CCU_GATE(dram_csi0_clk,\t\"dram-csi0\",\t\"dram\",\n\t\t      0x100, BIT(1), 0);\nstatic SUNXI_CCU_GATE(dram_csi1_clk,\t\"dram-csi1\",\t\"dram\",\n\t\t      0x100, BIT(2), 0);\nstatic SUNXI_CCU_GATE(dram_ts_clk,\t\"dram-ts\",\t\"dram\",\n\t\t      0x100, BIT(3), 0);\nstatic SUNXI_CCU_GATE(dram_tvd_clk,\t\"dram-tvd\",\t\"dram\",\n\t\t      0x100, BIT(4), 0);\nstatic SUNXI_CCU_GATE(dram_mp_clk,\t\"dram-mp\",\t\"dram\",\n\t\t      0x100, BIT(5), 0);\nstatic SUNXI_CCU_GATE(dram_deinterlace_clk,\t\"dram-deinterlace\",\t\"dram\",\n\t\t      0x100, BIT(6), 0);\n\nstatic const char * const de_parents[] = { \"pll-periph0-2x\", \"pll-de\" };\nstatic SUNXI_CCU_M_WITH_MUX_GATE(de_clk, \"de\", de_parents,\n\t\t\t\t 0x104, 0, 4, 24, 3, BIT(31),\n\t\t\t\t CLK_SET_RATE_PARENT);\nstatic SUNXI_CCU_M_WITH_MUX_GATE(mp_clk, \"mp\", de_parents,\n\t\t\t\t 0x108, 0, 4, 24, 3, BIT(31), 0);\n\nstatic const char * const tcon_parents[] = { \"pll-video0\", \"pll-video1\",\n\t\t\t\t\t     \"pll-video0-2x\", \"pll-video1-2x\",\n\t\t\t\t\t     \"pll-mipi\" };\nstatic SUNXI_CCU_MUX_WITH_GATE(tcon_lcd0_clk, \"tcon-lcd0\", tcon_parents,\n\t\t\t       0x110, 24, 3, BIT(31), CLK_SET_RATE_PARENT);\nstatic SUNXI_CCU_MUX_WITH_GATE(tcon_lcd1_clk, \"tcon-lcd1\", tcon_parents,\n\t\t\t       0x114, 24, 3, BIT(31), CLK_SET_RATE_PARENT);\nstatic SUNXI_CCU_M_WITH_MUX_GATE(tcon_tv0_clk, \"tcon-tv0\", tcon_parents,\n\t\t\t\t 0x118, 0, 4, 24, 3, BIT(31),\n\t\t\t\t CLK_SET_RATE_PARENT);\nstatic SUNXI_CCU_M_WITH_MUX_GATE(tcon_tv1_clk, \"tcon-tv1\", tcon_parents,\n\t\t\t\t 0x11c, 0, 4, 24, 3, BIT(31),\n\t\t\t\t CLK_SET_RATE_PARENT);\n\nstatic const char * const deinterlace_parents[] = { \"pll-periph0\",\n\t\t\t\t\t\t    \"pll-periph1\" };\nstatic SUNXI_CCU_M_WITH_MUX_GATE(deinterlace_clk, \"deinterlace\",\n\t\t\t\t deinterlace_parents, 0x124, 0, 4, 24, 3,\n\t\t\t\t BIT(31), 0);\n\nstatic const char * const csi_mclk_parents[] = { \"osc24M\", \"pll-video1\",\n\t\t\t\t\t\t \"pll-periph1\" };\nstatic SUNXI_CCU_M_WITH_MUX_GATE(csi1_mclk_clk, \"csi1-mclk\", csi_mclk_parents,\n\t\t\t\t 0x130, 0, 5, 8, 3, BIT(15), 0);\n\nstatic const char * const csi_sclk_parents[] = { \"pll-periph0\", \"pll-periph1\" };\nstatic SUNXI_CCU_M_WITH_MUX_GATE(csi_sclk_clk, \"csi-sclk\", csi_sclk_parents,\n\t\t\t\t 0x134, 16, 4, 24, 3, BIT(31), 0);\n\nstatic SUNXI_CCU_M_WITH_MUX_GATE(csi0_mclk_clk, \"csi0-mclk\", csi_mclk_parents,\n\t\t\t\t 0x134, 0, 5, 8, 3, BIT(15), 0);\n\nstatic SUNXI_CCU_M_WITH_GATE(ve_clk, \"ve\", \"pll-ve\",\n\t\t\t     0x13c, 16, 3, BIT(31), CLK_SET_RATE_PARENT);\n\nstatic SUNXI_CCU_GATE(codec_clk,\t\"codec\",\t\"pll-audio\",\n\t\t      0x140, BIT(31), CLK_SET_RATE_PARENT);\nstatic SUNXI_CCU_GATE(avs_clk,\t\t\"avs\",\t\t\"osc24M\",\n\t\t      0x144, BIT(31), 0);\n\nstatic const char * const hdmi_parents[] = { \"pll-video0\", \"pll-video1\" };\nstatic SUNXI_CCU_M_WITH_MUX_GATE(hdmi_clk, \"hdmi\", hdmi_parents,\n\t\t\t\t 0x150, 0, 4, 24, 2, BIT(31),\n\t\t\t\t CLK_SET_RATE_PARENT);\n\nstatic SUNXI_CCU_GATE(hdmi_slow_clk,\t\"hdmi-slow\",\t\"osc24M\",\n\t\t      0x154, BIT(31), 0);\n\n \nstatic const char * const mbus_parents[] = { \"osc24M\", \"pll-periph0-2x\",\n\t\t\t\t\t     \"pll-ddr0\" };\nstatic SUNXI_CCU_MP_WITH_MUX_GATE(mbus_clk, \"mbus\", mbus_parents, 0x15c,\n\t\t\t\t  0, 4,\t\t \n\t\t\t\t  16, 2,\t \n\t\t\t\t  24, 2,\t \n\t\t\t\t  BIT(31),\t \n\t\t\t\t  CLK_IS_CRITICAL);\n\nstatic const char * const dsi_dphy_parents[] = { \"pll-video0\", \"pll-video1\",\n\t\t\t\t\t\t \"pll-periph0\" };\nstatic SUNXI_CCU_M_WITH_MUX_GATE(dsi_dphy_clk, \"dsi-dphy\", dsi_dphy_parents,\n\t\t\t\t 0x168, 0, 4, 8, 2, BIT(15), 0);\n\nstatic SUNXI_CCU_M_WITH_MUX_GATE(tve0_clk, \"tve0\", tcon_parents,\n\t\t\t\t 0x180, 0, 4, 24, 3, BIT(31), 0);\nstatic SUNXI_CCU_M_WITH_MUX_GATE(tve1_clk, \"tve1\", tcon_parents,\n\t\t\t\t 0x184, 0, 4, 24, 3, BIT(31), 0);\n\nstatic const char * const tvd_parents[] = { \"pll-video0\", \"pll-video1\",\n\t\t\t\t\t    \"pll-video0-2x\", \"pll-video1-2x\" };\nstatic SUNXI_CCU_M_WITH_MUX_GATE(tvd0_clk, \"tvd0\", tvd_parents,\n\t\t\t\t 0x188, 0, 4, 24, 3, BIT(31), 0);\nstatic SUNXI_CCU_M_WITH_MUX_GATE(tvd1_clk, \"tvd1\", tvd_parents,\n\t\t\t\t 0x18c, 0, 4, 24, 3, BIT(31), 0);\nstatic SUNXI_CCU_M_WITH_MUX_GATE(tvd2_clk, \"tvd2\", tvd_parents,\n\t\t\t\t 0x190, 0, 4, 24, 3, BIT(31), 0);\nstatic SUNXI_CCU_M_WITH_MUX_GATE(tvd3_clk, \"tvd3\", tvd_parents,\n\t\t\t\t 0x194, 0, 4, 24, 3, BIT(31), 0);\n\nstatic SUNXI_CCU_M_WITH_GATE(gpu_clk, \"gpu\", \"pll-gpu\",\n\t\t\t     0x1a0, 0, 3, BIT(31), CLK_SET_RATE_PARENT);\n\nstatic const char * const out_parents[] = { \"osc24M\", \"osc32k\", \"osc24M\" };\nstatic const struct ccu_mux_fixed_prediv out_predivs[] = {\n\t{ .index = 0, .div = 750, },\n};\n\nstatic struct ccu_mp outa_clk = {\n\t.enable\t= BIT(31),\n\t.m\t= _SUNXI_CCU_DIV(8, 5),\n\t.p\t= _SUNXI_CCU_DIV(20, 2),\n\t.mux\t= {\n\t\t.shift\t\t= 24,\n\t\t.width\t\t= 2,\n\t\t.fixed_predivs\t= out_predivs,\n\t\t.n_predivs\t= ARRAY_SIZE(out_predivs),\n\t},\n\t.common\t= {\n\t\t.reg\t\t= 0x1f0,\n\t\t.features\t= CCU_FEATURE_FIXED_PREDIV,\n\t\t.hw.init\t= CLK_HW_INIT_PARENTS(\"outa\", out_parents,\n\t\t\t\t\t\t      &ccu_mp_ops,\n\t\t\t\t\t\t      CLK_SET_RATE_PARENT),\n\t}\n};\n\nstatic struct ccu_mp outb_clk = {\n\t.enable\t= BIT(31),\n\t.m\t= _SUNXI_CCU_DIV(8, 5),\n\t.p\t= _SUNXI_CCU_DIV(20, 2),\n\t.mux\t= {\n\t\t.shift\t\t= 24,\n\t\t.width\t\t= 2,\n\t\t.fixed_predivs\t= out_predivs,\n\t\t.n_predivs\t= ARRAY_SIZE(out_predivs),\n\t},\n\t.common\t= {\n\t\t.reg\t\t= 0x1f4,\n\t\t.features\t= CCU_FEATURE_FIXED_PREDIV,\n\t\t.hw.init\t= CLK_HW_INIT_PARENTS(\"outb\", out_parents,\n\t\t\t\t\t\t      &ccu_mp_ops,\n\t\t\t\t\t\t      CLK_SET_RATE_PARENT),\n\t}\n};\n\nstatic struct ccu_common *sun8i_r40_ccu_clks[] = {\n\t&pll_cpu_clk.common,\n\t&pll_audio_base_clk.common,\n\t&pll_video0_clk.common,\n\t&pll_ve_clk.common,\n\t&pll_ddr0_clk.common,\n\t&pll_periph0_clk.common,\n\t&pll_periph0_sata_clk.common,\n\t&pll_periph1_clk.common,\n\t&pll_video1_clk.common,\n\t&pll_sata_clk.common,\n\t&pll_sata_out_clk.common,\n\t&pll_gpu_clk.common,\n\t&pll_mipi_clk.common,\n\t&pll_de_clk.common,\n\t&pll_ddr1_clk.common,\n\t&cpu_clk.common,\n\t&axi_clk.common,\n\t&ahb1_clk.common,\n\t&apb1_clk.common,\n\t&apb2_clk.common,\n\t&bus_mipi_dsi_clk.common,\n\t&bus_ce_clk.common,\n\t&bus_dma_clk.common,\n\t&bus_mmc0_clk.common,\n\t&bus_mmc1_clk.common,\n\t&bus_mmc2_clk.common,\n\t&bus_mmc3_clk.common,\n\t&bus_nand_clk.common,\n\t&bus_dram_clk.common,\n\t&bus_emac_clk.common,\n\t&bus_ts_clk.common,\n\t&bus_hstimer_clk.common,\n\t&bus_spi0_clk.common,\n\t&bus_spi1_clk.common,\n\t&bus_spi2_clk.common,\n\t&bus_spi3_clk.common,\n\t&bus_sata_clk.common,\n\t&bus_otg_clk.common,\n\t&bus_ehci0_clk.common,\n\t&bus_ehci1_clk.common,\n\t&bus_ehci2_clk.common,\n\t&bus_ohci0_clk.common,\n\t&bus_ohci1_clk.common,\n\t&bus_ohci2_clk.common,\n\t&bus_ve_clk.common,\n\t&bus_mp_clk.common,\n\t&bus_deinterlace_clk.common,\n\t&bus_csi0_clk.common,\n\t&bus_csi1_clk.common,\n\t&bus_hdmi0_clk.common,\n\t&bus_hdmi1_clk.common,\n\t&bus_de_clk.common,\n\t&bus_tve0_clk.common,\n\t&bus_tve1_clk.common,\n\t&bus_tve_top_clk.common,\n\t&bus_gmac_clk.common,\n\t&bus_gpu_clk.common,\n\t&bus_tvd0_clk.common,\n\t&bus_tvd1_clk.common,\n\t&bus_tvd2_clk.common,\n\t&bus_tvd3_clk.common,\n\t&bus_tvd_top_clk.common,\n\t&bus_tcon_lcd0_clk.common,\n\t&bus_tcon_lcd1_clk.common,\n\t&bus_tcon_tv0_clk.common,\n\t&bus_tcon_tv1_clk.common,\n\t&bus_tcon_top_clk.common,\n\t&bus_codec_clk.common,\n\t&bus_spdif_clk.common,\n\t&bus_ac97_clk.common,\n\t&bus_pio_clk.common,\n\t&bus_ir0_clk.common,\n\t&bus_ir1_clk.common,\n\t&bus_ths_clk.common,\n\t&bus_keypad_clk.common,\n\t&bus_i2s0_clk.common,\n\t&bus_i2s1_clk.common,\n\t&bus_i2s2_clk.common,\n\t&bus_i2c0_clk.common,\n\t&bus_i2c1_clk.common,\n\t&bus_i2c2_clk.common,\n\t&bus_i2c3_clk.common,\n\t&bus_can_clk.common,\n\t&bus_scr_clk.common,\n\t&bus_ps20_clk.common,\n\t&bus_ps21_clk.common,\n\t&bus_i2c4_clk.common,\n\t&bus_uart0_clk.common,\n\t&bus_uart1_clk.common,\n\t&bus_uart2_clk.common,\n\t&bus_uart3_clk.common,\n\t&bus_uart4_clk.common,\n\t&bus_uart5_clk.common,\n\t&bus_uart6_clk.common,\n\t&bus_uart7_clk.common,\n\t&bus_dbg_clk.common,\n\t&ths_clk.common,\n\t&nand_clk.common,\n\t&mmc0_clk.common,\n\t&mmc1_clk.common,\n\t&mmc2_clk.common,\n\t&mmc3_clk.common,\n\t&ts_clk.common,\n\t&ce_clk.common,\n\t&spi0_clk.common,\n\t&spi1_clk.common,\n\t&spi2_clk.common,\n\t&spi3_clk.common,\n\t&i2s0_clk.common,\n\t&i2s1_clk.common,\n\t&i2s2_clk.common,\n\t&ac97_clk.common,\n\t&spdif_clk.common,\n\t&keypad_clk.common,\n\t&sata_clk.common,\n\t&usb_phy0_clk.common,\n\t&usb_phy1_clk.common,\n\t&usb_phy2_clk.common,\n\t&usb_ohci0_clk.common,\n\t&usb_ohci1_clk.common,\n\t&usb_ohci2_clk.common,\n\t&ir0_clk.common,\n\t&ir1_clk.common,\n\t&dram_clk.common,\n\t&dram_ve_clk.common,\n\t&dram_csi0_clk.common,\n\t&dram_csi1_clk.common,\n\t&dram_ts_clk.common,\n\t&dram_tvd_clk.common,\n\t&dram_mp_clk.common,\n\t&dram_deinterlace_clk.common,\n\t&de_clk.common,\n\t&mp_clk.common,\n\t&tcon_lcd0_clk.common,\n\t&tcon_lcd1_clk.common,\n\t&tcon_tv0_clk.common,\n\t&tcon_tv1_clk.common,\n\t&deinterlace_clk.common,\n\t&csi1_mclk_clk.common,\n\t&csi_sclk_clk.common,\n\t&csi0_mclk_clk.common,\n\t&ve_clk.common,\n\t&codec_clk.common,\n\t&avs_clk.common,\n\t&hdmi_clk.common,\n\t&hdmi_slow_clk.common,\n\t&mbus_clk.common,\n\t&dsi_dphy_clk.common,\n\t&tve0_clk.common,\n\t&tve1_clk.common,\n\t&tvd0_clk.common,\n\t&tvd1_clk.common,\n\t&tvd2_clk.common,\n\t&tvd3_clk.common,\n\t&gpu_clk.common,\n\t&outa_clk.common,\n\t&outb_clk.common,\n};\n\n \nstatic CLK_FIXED_FACTOR_FW_NAME(osc12M_clk, \"osc12M\", \"hosc\", 2, 1, 0);\n\nstatic const struct clk_hw *clk_parent_pll_audio[] = {\n\t&pll_audio_base_clk.common.hw\n};\n\n \nstatic CLK_FIXED_FACTOR_HWS(pll_audio_clk, \"pll-audio\",\n\t\t\t    clk_parent_pll_audio,\n\t\t\t    1, 1, CLK_SET_RATE_PARENT);\nstatic CLK_FIXED_FACTOR_HWS(pll_audio_2x_clk, \"pll-audio-2x\",\n\t\t\t    clk_parent_pll_audio,\n\t\t\t    2, 1, CLK_SET_RATE_PARENT);\nstatic CLK_FIXED_FACTOR_HWS(pll_audio_4x_clk, \"pll-audio-4x\",\n\t\t\t    clk_parent_pll_audio,\n\t\t\t    1, 1, CLK_SET_RATE_PARENT);\nstatic CLK_FIXED_FACTOR_HWS(pll_audio_8x_clk, \"pll-audio-8x\",\n\t\t\t    clk_parent_pll_audio,\n\t\t\t    1, 2, CLK_SET_RATE_PARENT);\nstatic CLK_FIXED_FACTOR_HW(pll_periph0_2x_clk, \"pll-periph0-2x\",\n\t\t\t   &pll_periph0_clk.common.hw,\n\t\t\t   1, 2, 0);\nstatic CLK_FIXED_FACTOR_HW(pll_periph1_2x_clk, \"pll-periph1-2x\",\n\t\t\t   &pll_periph1_clk.common.hw,\n\t\t\t   1, 2, 0);\nstatic CLK_FIXED_FACTOR_HW(pll_video0_2x_clk, \"pll-video0-2x\",\n\t\t\t   &pll_video0_clk.common.hw,\n\t\t\t   1, 2, 0);\nstatic CLK_FIXED_FACTOR_HW(pll_video1_2x_clk, \"pll-video1-2x\",\n\t\t\t   &pll_video1_clk.common.hw,\n\t\t\t   1, 2, 0);\n\nstatic struct clk_hw_onecell_data sun8i_r40_hw_clks = {\n\t.hws\t= {\n\t\t[CLK_OSC_12M]\t\t= &osc12M_clk.hw,\n\t\t[CLK_PLL_CPU]\t\t= &pll_cpu_clk.common.hw,\n\t\t[CLK_PLL_AUDIO_BASE]\t= &pll_audio_base_clk.common.hw,\n\t\t[CLK_PLL_AUDIO]\t\t= &pll_audio_clk.hw,\n\t\t[CLK_PLL_AUDIO_2X]\t= &pll_audio_2x_clk.hw,\n\t\t[CLK_PLL_AUDIO_4X]\t= &pll_audio_4x_clk.hw,\n\t\t[CLK_PLL_AUDIO_8X]\t= &pll_audio_8x_clk.hw,\n\t\t[CLK_PLL_VIDEO0]\t= &pll_video0_clk.common.hw,\n\t\t[CLK_PLL_VIDEO0_2X]\t= &pll_video0_2x_clk.hw,\n\t\t[CLK_PLL_VE]\t\t= &pll_ve_clk.common.hw,\n\t\t[CLK_PLL_DDR0]\t\t= &pll_ddr0_clk.common.hw,\n\t\t[CLK_PLL_PERIPH0]\t= &pll_periph0_clk.common.hw,\n\t\t[CLK_PLL_PERIPH0_SATA]\t= &pll_periph0_sata_clk.common.hw,\n\t\t[CLK_PLL_PERIPH0_2X]\t= &pll_periph0_2x_clk.hw,\n\t\t[CLK_PLL_PERIPH1]\t= &pll_periph1_clk.common.hw,\n\t\t[CLK_PLL_PERIPH1_2X]\t= &pll_periph1_2x_clk.hw,\n\t\t[CLK_PLL_VIDEO1]\t= &pll_video1_clk.common.hw,\n\t\t[CLK_PLL_VIDEO1_2X]\t= &pll_video1_2x_clk.hw,\n\t\t[CLK_PLL_SATA]\t\t= &pll_sata_clk.common.hw,\n\t\t[CLK_PLL_SATA_OUT]\t= &pll_sata_out_clk.common.hw,\n\t\t[CLK_PLL_GPU]\t\t= &pll_gpu_clk.common.hw,\n\t\t[CLK_PLL_MIPI]\t\t= &pll_mipi_clk.common.hw,\n\t\t[CLK_PLL_DE]\t\t= &pll_de_clk.common.hw,\n\t\t[CLK_PLL_DDR1]\t\t= &pll_ddr1_clk.common.hw,\n\t\t[CLK_CPU]\t\t= &cpu_clk.common.hw,\n\t\t[CLK_AXI]\t\t= &axi_clk.common.hw,\n\t\t[CLK_AHB1]\t\t= &ahb1_clk.common.hw,\n\t\t[CLK_APB1]\t\t= &apb1_clk.common.hw,\n\t\t[CLK_APB2]\t\t= &apb2_clk.common.hw,\n\t\t[CLK_BUS_MIPI_DSI]\t= &bus_mipi_dsi_clk.common.hw,\n\t\t[CLK_BUS_CE]\t\t= &bus_ce_clk.common.hw,\n\t\t[CLK_BUS_DMA]\t\t= &bus_dma_clk.common.hw,\n\t\t[CLK_BUS_MMC0]\t\t= &bus_mmc0_clk.common.hw,\n\t\t[CLK_BUS_MMC1]\t\t= &bus_mmc1_clk.common.hw,\n\t\t[CLK_BUS_MMC2]\t\t= &bus_mmc2_clk.common.hw,\n\t\t[CLK_BUS_MMC3]\t\t= &bus_mmc3_clk.common.hw,\n\t\t[CLK_BUS_NAND]\t\t= &bus_nand_clk.common.hw,\n\t\t[CLK_BUS_DRAM]\t\t= &bus_dram_clk.common.hw,\n\t\t[CLK_BUS_EMAC]\t\t= &bus_emac_clk.common.hw,\n\t\t[CLK_BUS_TS]\t\t= &bus_ts_clk.common.hw,\n\t\t[CLK_BUS_HSTIMER]\t= &bus_hstimer_clk.common.hw,\n\t\t[CLK_BUS_SPI0]\t\t= &bus_spi0_clk.common.hw,\n\t\t[CLK_BUS_SPI1]\t\t= &bus_spi1_clk.common.hw,\n\t\t[CLK_BUS_SPI2]\t\t= &bus_spi2_clk.common.hw,\n\t\t[CLK_BUS_SPI3]\t\t= &bus_spi3_clk.common.hw,\n\t\t[CLK_BUS_SATA]\t\t= &bus_sata_clk.common.hw,\n\t\t[CLK_BUS_OTG]\t\t= &bus_otg_clk.common.hw,\n\t\t[CLK_BUS_EHCI0]\t\t= &bus_ehci0_clk.common.hw,\n\t\t[CLK_BUS_EHCI1]\t\t= &bus_ehci1_clk.common.hw,\n\t\t[CLK_BUS_EHCI2]\t\t= &bus_ehci2_clk.common.hw,\n\t\t[CLK_BUS_OHCI0]\t\t= &bus_ohci0_clk.common.hw,\n\t\t[CLK_BUS_OHCI1]\t\t= &bus_ohci1_clk.common.hw,\n\t\t[CLK_BUS_OHCI2]\t\t= &bus_ohci2_clk.common.hw,\n\t\t[CLK_BUS_VE]\t\t= &bus_ve_clk.common.hw,\n\t\t[CLK_BUS_MP]\t\t= &bus_mp_clk.common.hw,\n\t\t[CLK_BUS_DEINTERLACE]\t= &bus_deinterlace_clk.common.hw,\n\t\t[CLK_BUS_CSI0]\t\t= &bus_csi0_clk.common.hw,\n\t\t[CLK_BUS_CSI1]\t\t= &bus_csi1_clk.common.hw,\n\t\t[CLK_BUS_HDMI0]\t\t= &bus_hdmi0_clk.common.hw,\n\t\t[CLK_BUS_HDMI1]\t\t= &bus_hdmi1_clk.common.hw,\n\t\t[CLK_BUS_DE]\t\t= &bus_de_clk.common.hw,\n\t\t[CLK_BUS_TVE0]\t\t= &bus_tve0_clk.common.hw,\n\t\t[CLK_BUS_TVE1]\t\t= &bus_tve1_clk.common.hw,\n\t\t[CLK_BUS_TVE_TOP]\t= &bus_tve_top_clk.common.hw,\n\t\t[CLK_BUS_GMAC]\t\t= &bus_gmac_clk.common.hw,\n\t\t[CLK_BUS_GPU]\t\t= &bus_gpu_clk.common.hw,\n\t\t[CLK_BUS_TVD0]\t\t= &bus_tvd0_clk.common.hw,\n\t\t[CLK_BUS_TVD1]\t\t= &bus_tvd1_clk.common.hw,\n\t\t[CLK_BUS_TVD2]\t\t= &bus_tvd2_clk.common.hw,\n\t\t[CLK_BUS_TVD3]\t\t= &bus_tvd3_clk.common.hw,\n\t\t[CLK_BUS_TVD_TOP]\t= &bus_tvd_top_clk.common.hw,\n\t\t[CLK_BUS_TCON_LCD0]\t= &bus_tcon_lcd0_clk.common.hw,\n\t\t[CLK_BUS_TCON_LCD1]\t= &bus_tcon_lcd1_clk.common.hw,\n\t\t[CLK_BUS_TCON_TV0]\t= &bus_tcon_tv0_clk.common.hw,\n\t\t[CLK_BUS_TCON_TV1]\t= &bus_tcon_tv1_clk.common.hw,\n\t\t[CLK_BUS_TCON_TOP]\t= &bus_tcon_top_clk.common.hw,\n\t\t[CLK_BUS_CODEC]\t\t= &bus_codec_clk.common.hw,\n\t\t[CLK_BUS_SPDIF]\t\t= &bus_spdif_clk.common.hw,\n\t\t[CLK_BUS_AC97]\t\t= &bus_ac97_clk.common.hw,\n\t\t[CLK_BUS_PIO]\t\t= &bus_pio_clk.common.hw,\n\t\t[CLK_BUS_IR0]\t\t= &bus_ir0_clk.common.hw,\n\t\t[CLK_BUS_IR1]\t\t= &bus_ir1_clk.common.hw,\n\t\t[CLK_BUS_THS]\t\t= &bus_ths_clk.common.hw,\n\t\t[CLK_BUS_KEYPAD]\t= &bus_keypad_clk.common.hw,\n\t\t[CLK_BUS_I2S0]\t\t= &bus_i2s0_clk.common.hw,\n\t\t[CLK_BUS_I2S1]\t\t= &bus_i2s1_clk.common.hw,\n\t\t[CLK_BUS_I2S2]\t\t= &bus_i2s2_clk.common.hw,\n\t\t[CLK_BUS_I2C0]\t\t= &bus_i2c0_clk.common.hw,\n\t\t[CLK_BUS_I2C1]\t\t= &bus_i2c1_clk.common.hw,\n\t\t[CLK_BUS_I2C2]\t\t= &bus_i2c2_clk.common.hw,\n\t\t[CLK_BUS_I2C3]\t\t= &bus_i2c3_clk.common.hw,\n\t\t[CLK_BUS_CAN]\t\t= &bus_can_clk.common.hw,\n\t\t[CLK_BUS_SCR]\t\t= &bus_scr_clk.common.hw,\n\t\t[CLK_BUS_PS20]\t\t= &bus_ps20_clk.common.hw,\n\t\t[CLK_BUS_PS21]\t\t= &bus_ps21_clk.common.hw,\n\t\t[CLK_BUS_I2C4]\t\t= &bus_i2c4_clk.common.hw,\n\t\t[CLK_BUS_UART0]\t\t= &bus_uart0_clk.common.hw,\n\t\t[CLK_BUS_UART1]\t\t= &bus_uart1_clk.common.hw,\n\t\t[CLK_BUS_UART2]\t\t= &bus_uart2_clk.common.hw,\n\t\t[CLK_BUS_UART3]\t\t= &bus_uart3_clk.common.hw,\n\t\t[CLK_BUS_UART4]\t\t= &bus_uart4_clk.common.hw,\n\t\t[CLK_BUS_UART5]\t\t= &bus_uart5_clk.common.hw,\n\t\t[CLK_BUS_UART6]\t\t= &bus_uart6_clk.common.hw,\n\t\t[CLK_BUS_UART7]\t\t= &bus_uart7_clk.common.hw,\n\t\t[CLK_BUS_DBG]\t\t= &bus_dbg_clk.common.hw,\n\t\t[CLK_THS]\t\t= &ths_clk.common.hw,\n\t\t[CLK_NAND]\t\t= &nand_clk.common.hw,\n\t\t[CLK_MMC0]\t\t= &mmc0_clk.common.hw,\n\t\t[CLK_MMC1]\t\t= &mmc1_clk.common.hw,\n\t\t[CLK_MMC2]\t\t= &mmc2_clk.common.hw,\n\t\t[CLK_MMC3]\t\t= &mmc3_clk.common.hw,\n\t\t[CLK_TS]\t\t= &ts_clk.common.hw,\n\t\t[CLK_CE]\t\t= &ce_clk.common.hw,\n\t\t[CLK_SPI0]\t\t= &spi0_clk.common.hw,\n\t\t[CLK_SPI1]\t\t= &spi1_clk.common.hw,\n\t\t[CLK_SPI2]\t\t= &spi2_clk.common.hw,\n\t\t[CLK_SPI3]\t\t= &spi3_clk.common.hw,\n\t\t[CLK_I2S0]\t\t= &i2s0_clk.common.hw,\n\t\t[CLK_I2S1]\t\t= &i2s1_clk.common.hw,\n\t\t[CLK_I2S2]\t\t= &i2s2_clk.common.hw,\n\t\t[CLK_AC97]\t\t= &ac97_clk.common.hw,\n\t\t[CLK_SPDIF]\t\t= &spdif_clk.common.hw,\n\t\t[CLK_KEYPAD]\t\t= &keypad_clk.common.hw,\n\t\t[CLK_SATA]\t\t= &sata_clk.common.hw,\n\t\t[CLK_USB_PHY0]\t\t= &usb_phy0_clk.common.hw,\n\t\t[CLK_USB_PHY1]\t\t= &usb_phy1_clk.common.hw,\n\t\t[CLK_USB_PHY2]\t\t= &usb_phy2_clk.common.hw,\n\t\t[CLK_USB_OHCI0]\t\t= &usb_ohci0_clk.common.hw,\n\t\t[CLK_USB_OHCI1]\t\t= &usb_ohci1_clk.common.hw,\n\t\t[CLK_USB_OHCI2]\t\t= &usb_ohci2_clk.common.hw,\n\t\t[CLK_IR0]\t\t= &ir0_clk.common.hw,\n\t\t[CLK_IR1]\t\t= &ir1_clk.common.hw,\n\t\t[CLK_DRAM]\t\t= &dram_clk.common.hw,\n\t\t[CLK_DRAM_VE]\t\t= &dram_ve_clk.common.hw,\n\t\t[CLK_DRAM_CSI0]\t\t= &dram_csi0_clk.common.hw,\n\t\t[CLK_DRAM_CSI1]\t\t= &dram_csi1_clk.common.hw,\n\t\t[CLK_DRAM_TS]\t\t= &dram_ts_clk.common.hw,\n\t\t[CLK_DRAM_TVD]\t\t= &dram_tvd_clk.common.hw,\n\t\t[CLK_DRAM_MP]\t\t= &dram_mp_clk.common.hw,\n\t\t[CLK_DRAM_DEINTERLACE]\t= &dram_deinterlace_clk.common.hw,\n\t\t[CLK_DE]\t\t= &de_clk.common.hw,\n\t\t[CLK_MP]\t\t= &mp_clk.common.hw,\n\t\t[CLK_TCON_LCD0]\t\t= &tcon_lcd0_clk.common.hw,\n\t\t[CLK_TCON_LCD1]\t\t= &tcon_lcd1_clk.common.hw,\n\t\t[CLK_TCON_TV0]\t\t= &tcon_tv0_clk.common.hw,\n\t\t[CLK_TCON_TV1]\t\t= &tcon_tv1_clk.common.hw,\n\t\t[CLK_DEINTERLACE]\t= &deinterlace_clk.common.hw,\n\t\t[CLK_CSI1_MCLK]\t\t= &csi1_mclk_clk.common.hw,\n\t\t[CLK_CSI_SCLK]\t\t= &csi_sclk_clk.common.hw,\n\t\t[CLK_CSI0_MCLK]\t\t= &csi0_mclk_clk.common.hw,\n\t\t[CLK_VE]\t\t= &ve_clk.common.hw,\n\t\t[CLK_CODEC]\t\t= &codec_clk.common.hw,\n\t\t[CLK_AVS]\t\t= &avs_clk.common.hw,\n\t\t[CLK_HDMI]\t\t= &hdmi_clk.common.hw,\n\t\t[CLK_HDMI_SLOW]\t\t= &hdmi_slow_clk.common.hw,\n\t\t[CLK_MBUS]\t\t= &mbus_clk.common.hw,\n\t\t[CLK_DSI_DPHY]\t\t= &dsi_dphy_clk.common.hw,\n\t\t[CLK_TVE0]\t\t= &tve0_clk.common.hw,\n\t\t[CLK_TVE1]\t\t= &tve1_clk.common.hw,\n\t\t[CLK_TVD0]\t\t= &tvd0_clk.common.hw,\n\t\t[CLK_TVD1]\t\t= &tvd1_clk.common.hw,\n\t\t[CLK_TVD2]\t\t= &tvd2_clk.common.hw,\n\t\t[CLK_TVD3]\t\t= &tvd3_clk.common.hw,\n\t\t[CLK_GPU]\t\t= &gpu_clk.common.hw,\n\t\t[CLK_OUTA]\t\t= &outa_clk.common.hw,\n\t\t[CLK_OUTB]\t\t= &outb_clk.common.hw,\n\t},\n\t.num\t= CLK_NUMBER,\n};\n\nstatic struct ccu_reset_map sun8i_r40_ccu_resets[] = {\n\t[RST_USB_PHY0]\t\t=  { 0x0cc, BIT(0) },\n\t[RST_USB_PHY1]\t\t=  { 0x0cc, BIT(1) },\n\t[RST_USB_PHY2]\t\t=  { 0x0cc, BIT(2) },\n\n\t[RST_DRAM]\t\t=  { 0x0f4, BIT(31) },\n\t[RST_MBUS]\t\t=  { 0x0fc, BIT(31) },\n\n\t[RST_BUS_MIPI_DSI]\t=  { 0x2c0, BIT(1) },\n\t[RST_BUS_CE]\t\t=  { 0x2c0, BIT(5) },\n\t[RST_BUS_DMA]\t\t=  { 0x2c0, BIT(6) },\n\t[RST_BUS_MMC0]\t\t=  { 0x2c0, BIT(8) },\n\t[RST_BUS_MMC1]\t\t=  { 0x2c0, BIT(9) },\n\t[RST_BUS_MMC2]\t\t=  { 0x2c0, BIT(10) },\n\t[RST_BUS_MMC3]\t\t=  { 0x2c0, BIT(11) },\n\t[RST_BUS_NAND]\t\t=  { 0x2c0, BIT(13) },\n\t[RST_BUS_DRAM]\t\t=  { 0x2c0, BIT(14) },\n\t[RST_BUS_EMAC]\t\t=  { 0x2c0, BIT(17) },\n\t[RST_BUS_TS]\t\t=  { 0x2c0, BIT(18) },\n\t[RST_BUS_HSTIMER]\t=  { 0x2c0, BIT(19) },\n\t[RST_BUS_SPI0]\t\t=  { 0x2c0, BIT(20) },\n\t[RST_BUS_SPI1]\t\t=  { 0x2c0, BIT(21) },\n\t[RST_BUS_SPI2]\t\t=  { 0x2c0, BIT(22) },\n\t[RST_BUS_SPI3]\t\t=  { 0x2c0, BIT(23) },\n\t[RST_BUS_SATA]\t\t=  { 0x2c0, BIT(24) },\n\t[RST_BUS_OTG]\t\t=  { 0x2c0, BIT(25) },\n\t[RST_BUS_EHCI0]\t\t=  { 0x2c0, BIT(26) },\n\t[RST_BUS_EHCI1]\t\t=  { 0x2c0, BIT(27) },\n\t[RST_BUS_EHCI2]\t\t=  { 0x2c0, BIT(28) },\n\t[RST_BUS_OHCI0]\t\t=  { 0x2c0, BIT(29) },\n\t[RST_BUS_OHCI1]\t\t=  { 0x2c0, BIT(30) },\n\t[RST_BUS_OHCI2]\t\t=  { 0x2c0, BIT(31) },\n\n\t[RST_BUS_VE]\t\t=  { 0x2c4, BIT(0) },\n\t[RST_BUS_MP]\t\t=  { 0x2c4, BIT(2) },\n\t[RST_BUS_DEINTERLACE]\t=  { 0x2c4, BIT(5) },\n\t[RST_BUS_CSI0]\t\t=  { 0x2c4, BIT(8) },\n\t[RST_BUS_CSI1]\t\t=  { 0x2c4, BIT(9) },\n\t[RST_BUS_HDMI0]\t\t=  { 0x2c4, BIT(10) },\n\t[RST_BUS_HDMI1]\t\t=  { 0x2c4, BIT(11) },\n\t[RST_BUS_DE]\t\t=  { 0x2c4, BIT(12) },\n\t[RST_BUS_TVE0]\t\t=  { 0x2c4, BIT(13) },\n\t[RST_BUS_TVE1]\t\t=  { 0x2c4, BIT(14) },\n\t[RST_BUS_TVE_TOP]\t=  { 0x2c4, BIT(15) },\n\t[RST_BUS_GMAC]\t\t=  { 0x2c4, BIT(17) },\n\t[RST_BUS_GPU]\t\t=  { 0x2c4, BIT(20) },\n\t[RST_BUS_TVD0]\t\t=  { 0x2c4, BIT(21) },\n\t[RST_BUS_TVD1]\t\t=  { 0x2c4, BIT(22) },\n\t[RST_BUS_TVD2]\t\t=  { 0x2c4, BIT(23) },\n\t[RST_BUS_TVD3]\t\t=  { 0x2c4, BIT(24) },\n\t[RST_BUS_TVD_TOP]\t=  { 0x2c4, BIT(25) },\n\t[RST_BUS_TCON_LCD0]\t=  { 0x2c4, BIT(26) },\n\t[RST_BUS_TCON_LCD1]\t=  { 0x2c4, BIT(27) },\n\t[RST_BUS_TCON_TV0]\t=  { 0x2c4, BIT(28) },\n\t[RST_BUS_TCON_TV1]\t=  { 0x2c4, BIT(29) },\n\t[RST_BUS_TCON_TOP]\t=  { 0x2c4, BIT(30) },\n\t[RST_BUS_DBG]\t\t=  { 0x2c4, BIT(31) },\n\n\t[RST_BUS_LVDS]\t\t=  { 0x2c8, BIT(0) },\n\n\t[RST_BUS_CODEC]\t\t=  { 0x2d0, BIT(0) },\n\t[RST_BUS_SPDIF]\t\t=  { 0x2d0, BIT(1) },\n\t[RST_BUS_AC97]\t\t=  { 0x2d0, BIT(2) },\n\t[RST_BUS_IR0]\t\t=  { 0x2d0, BIT(6) },\n\t[RST_BUS_IR1]\t\t=  { 0x2d0, BIT(7) },\n\t[RST_BUS_THS]\t\t=  { 0x2d0, BIT(8) },\n\t[RST_BUS_KEYPAD]\t=  { 0x2d0, BIT(10) },\n\t[RST_BUS_I2S0]\t\t=  { 0x2d0, BIT(12) },\n\t[RST_BUS_I2S1]\t\t=  { 0x2d0, BIT(13) },\n\t[RST_BUS_I2S2]\t\t=  { 0x2d0, BIT(14) },\n\n\t[RST_BUS_I2C0]\t\t=  { 0x2d8, BIT(0) },\n\t[RST_BUS_I2C1]\t\t=  { 0x2d8, BIT(1) },\n\t[RST_BUS_I2C2]\t\t=  { 0x2d8, BIT(2) },\n\t[RST_BUS_I2C3]\t\t=  { 0x2d8, BIT(3) },\n\t[RST_BUS_CAN]\t\t=  { 0x2d8, BIT(4) },\n\t[RST_BUS_SCR]\t\t=  { 0x2d8, BIT(5) },\n\t[RST_BUS_PS20]\t\t=  { 0x2d8, BIT(6) },\n\t[RST_BUS_PS21]\t\t=  { 0x2d8, BIT(7) },\n\t[RST_BUS_I2C4]\t\t=  { 0x2d8, BIT(15) },\n\t[RST_BUS_UART0]\t\t=  { 0x2d8, BIT(16) },\n\t[RST_BUS_UART1]\t\t=  { 0x2d8, BIT(17) },\n\t[RST_BUS_UART2]\t\t=  { 0x2d8, BIT(18) },\n\t[RST_BUS_UART3]\t\t=  { 0x2d8, BIT(19) },\n\t[RST_BUS_UART4]\t\t=  { 0x2d8, BIT(20) },\n\t[RST_BUS_UART5]\t\t=  { 0x2d8, BIT(21) },\n\t[RST_BUS_UART6]\t\t=  { 0x2d8, BIT(22) },\n\t[RST_BUS_UART7]\t\t=  { 0x2d8, BIT(23) },\n};\n\nstatic const struct sunxi_ccu_desc sun8i_r40_ccu_desc = {\n\t.ccu_clks\t= sun8i_r40_ccu_clks,\n\t.num_ccu_clks\t= ARRAY_SIZE(sun8i_r40_ccu_clks),\n\n\t.hw_clks\t= &sun8i_r40_hw_clks,\n\n\t.resets\t\t= sun8i_r40_ccu_resets,\n\t.num_resets\t= ARRAY_SIZE(sun8i_r40_ccu_resets),\n};\n\nstatic struct ccu_pll_nb sun8i_r40_pll_cpu_nb = {\n\t.common\t= &pll_cpu_clk.common,\n\t \n\t.enable\t= BIT(31),\n\t.lock\t= BIT(28),\n};\n\nstatic struct ccu_mux_nb sun8i_r40_cpu_nb = {\n\t.common\t\t= &cpu_clk.common,\n\t.cm\t\t= &cpu_clk.mux,\n\t.delay_us\t= 1,  \n\t.bypass_index\t= 1,  \n};\n\n \n\n#define SUN8I_R40_GMAC_CFG_REG 0x164\nstatic bool sun8i_r40_ccu_regmap_accessible_reg(struct device *dev,\n\t\t\t\t\t\tunsigned int reg)\n{\n\tif (reg == SUN8I_R40_GMAC_CFG_REG)\n\t\treturn true;\n\treturn false;\n}\n\nstatic struct regmap_config sun8i_r40_ccu_regmap_config = {\n\t.reg_bits\t= 32,\n\t.val_bits\t= 32,\n\t.reg_stride\t= 4,\n\t.max_register\t= 0x320,  \n\n\t \n\t.readable_reg\t= sun8i_r40_ccu_regmap_accessible_reg,\n\t.writeable_reg\t= sun8i_r40_ccu_regmap_accessible_reg,\n};\n\n#define SUN8I_R40_SYS_32K_CLK_REG 0x310\n#define SUN8I_R40_SYS_32K_CLK_KEY (0x16AA << 16)\n\nstatic int sun8i_r40_ccu_probe(struct platform_device *pdev)\n{\n\tstruct regmap *regmap;\n\tvoid __iomem *reg;\n\tu32 val;\n\tint ret;\n\n\treg = devm_platform_ioremap_resource(pdev, 0);\n\tif (IS_ERR(reg))\n\t\treturn PTR_ERR(reg);\n\n\t \n\tval = readl(reg + SUN8I_R40_PLL_AUDIO_REG);\n\tval &= ~GENMASK(19, 16);\n\twritel(val | (0 << 16), reg + SUN8I_R40_PLL_AUDIO_REG);\n\n\t \n\tval = readl(reg + SUN8I_R40_PLL_MIPI_REG);\n\tval &= ~BIT(16);\n\twritel(val, reg + SUN8I_R40_PLL_MIPI_REG);\n\n\t \n\tval = readl(reg + SUN8I_R40_USB_CLK_REG);\n\tval &= ~GENMASK(25, 20);\n\twritel(val, reg + SUN8I_R40_USB_CLK_REG);\n\n\t \n\twritel(SUN8I_R40_SYS_32K_CLK_KEY | BIT(8),\n\t       reg + SUN8I_R40_SYS_32K_CLK_REG);\n\n\tregmap = devm_regmap_init_mmio(&pdev->dev, reg,\n\t\t\t\t       &sun8i_r40_ccu_regmap_config);\n\tif (IS_ERR(regmap))\n\t\treturn PTR_ERR(regmap);\n\n\tret = devm_sunxi_ccu_probe(&pdev->dev, reg, &sun8i_r40_ccu_desc);\n\tif (ret)\n\t\treturn ret;\n\n\t \n\tccu_pll_notifier_register(&sun8i_r40_pll_cpu_nb);\n\n\t \n\tccu_mux_notifier_register(pll_cpu_clk.common.hw.clk,\n\t\t\t\t  &sun8i_r40_cpu_nb);\n\n\treturn 0;\n}\n\nstatic const struct of_device_id sun8i_r40_ccu_ids[] = {\n\t{ .compatible = \"allwinner,sun8i-r40-ccu\" },\n\t{ }\n};\n\nstatic struct platform_driver sun8i_r40_ccu_driver = {\n\t.probe\t= sun8i_r40_ccu_probe,\n\t.driver\t= {\n\t\t.name\t= \"sun8i-r40-ccu\",\n\t\t.suppress_bind_attrs = true,\n\t\t.of_match_table\t= sun8i_r40_ccu_ids,\n\t},\n};\nmodule_platform_driver(sun8i_r40_ccu_driver);\n\nMODULE_IMPORT_NS(SUNXI_CCU);\nMODULE_LICENSE(\"GPL\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}