git clone --depth 1 --no-tags https://github.com/TheKoren/verilog-calc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/494826798
git clone --depth 1 --no-tags https://github.com/mikprin/rtl_lib.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/495910568
git clone --depth 1 --no-tags https://github.com/marybelb/311-Lab-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/496807381
git clone --depth 1 --no-tags https://github.com/Chenyungchin/CAD-Contest-Problem-A.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/497348468
git clone --depth 1 --no-tags https://github.com/rgongw0414/Digital-system-lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/498428339
git clone --depth 1 --no-tags https://github.com/davisnelsons/verilog-VGAbox.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/498472139
git clone --depth 1 --no-tags https://github.com/kassemmkk/my-first-design2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/497436353
git clone --depth 1 --no-tags https://github.com/dimplesaii/vlsi_coursebased.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/506275901
git clone --depth 1 --no-tags https://github.com/Nobody912/rager.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/502744275
git clone --depth 1 --no-tags https://github.com/lemonteus/processador-nrisc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/494270211
git clone --depth 1 --no-tags https://github.com/motius/pong-chip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/494622711
git clone --depth 1 --no-tags https://github.com/Gurpreet11903460/8-bit-ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/501543935
git clone --depth 1 --no-tags https://github.com/BarsMonster/SerialRV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/501068388
git clone --depth 1 --no-tags https://github.com/Abram1111/calculatro.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/501119180
git clone --depth 1 --no-tags https://github.com/rawan4oud/Project-Room-Management-System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/502206197
git clone --depth 1 --no-tags https://github.com/sonce139/SHA256-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/503189405
git clone --depth 1 --no-tags https://github.com/yoyoman12379/Voter-circuit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/497820864
git clone --depth 1 --no-tags https://github.com/hmzsaeed/FPU-Single-Precision-Dummy.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/497579328
git clone --depth 1 --no-tags https://github.com/draco97/tuple_sum.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/497709628
git clone --depth 1 --no-tags https://github.com/miruts/image-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/505701058
git clone --depth 1 --no-tags https://github.com/palmenros/cores-swervolf.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/505737927
git clone --depth 1 --no-tags https://github.com/san2130/I-Chip-22.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/505718485
git clone --depth 1 --no-tags https://github.com/mfkiwl/WES_Capstone_GNSS_MR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/502857324
git clone --depth 1 --no-tags https://github.com/vidyuthshashidhar/FSM-overlapping.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/502507063
git clone --depth 1 --no-tags https://github.com/Harsh-Murdeshwar/uart-transmitter-receiver-testbench.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/504817564
git clone --depth 1 --no-tags https://github.com/OmkarRatna/ESASdesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/505054598
git clone --depth 1 --no-tags https://github.com/quel-inc/qube_master.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/495288752
git clone --depth 1 --no-tags https://github.com/PrashantPanchal20/Modules_in_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/504654543
git clone --depth 1 --no-tags https://github.com/Abdullah-Hasan-Sajjad/CSE460-Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/503357072
git clone --depth 1 --no-tags https://github.com/brucexi999/UBC-CPEN-311.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/501922096
git clone --depth 1 --no-tags https://github.com/oldiss/NES-MMC1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/498558602
git clone --depth 1 --no-tags https://github.com/ridope/camera-application.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/498667445
git clone --depth 1 --no-tags https://github.com/Najah-Nasir/FPU_half_precision_13ns.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/498467145
git clone --depth 1 --no-tags https://github.com/merledu/Ghazi_DFT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/497649419
git clone --depth 1 --no-tags https://github.com/hexboom/noobcpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/498241593
git clone --depth 1 --no-tags https://github.com/JasonTPhillipsJr/1X3-Router.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/495586164
git clone --depth 1 --no-tags https://github.com/leolu030066/CA_final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/498201760
git clone --depth 1 --no-tags https://github.com/Gloriaclaro/hecate.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/499278443
git clone --depth 1 --no-tags https://github.com/recepgunay/mpw6_aes_rng.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/500727441
git clone --depth 1 --no-tags https://github.com/aswinkumar1999/EE2003.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/500326609
git clone --depth 1 --no-tags https://github.com/Pramod-Krishna/HDL-Bits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/500763388
git clone --depth 1 --no-tags https://github.com/John-Cheng-MJ/NonrecursiveCIC_ASICDesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/500020723
git clone --depth 1 --no-tags https://github.com/rd2606/Full_subtractor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/502212684
git clone --depth 1 --no-tags https://github.com/simrit1/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/501819464
git clone --depth 1 --no-tags https://github.com/DarkMatterZang/new-test-git.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/497291965
git clone --depth 1 --no-tags https://github.com/ammcavoy/ECE552.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/496725172
git clone --depth 1 --no-tags https://github.com/karinsmguerrero/LaplaceFilter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/497424250
git clone --depth 1 --no-tags https://github.com/MelonJ/Simple-UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/496508351
git clone --depth 1 --no-tags https://github.com/Sriraam208/4-BIT-ARRAY-MULTIPLIER.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/500389449
git clone --depth 1 --no-tags https://github.com/211hunter166/revival1234.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/500845128
git clone --depth 1 --no-tags https://github.com/duongtt1/median-filter-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/502547238
git clone --depth 1 --no-tags https://github.com/lucashnriquer/Keyboard-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/504316565
git clone --depth 1 --no-tags https://github.com/Beaker73/Chip-8-BitWorkshop.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/502450241
git clone --depth 1 --no-tags https://github.com/tom21487/4-bit-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/502803582
git clone --depth 1 --no-tags https://github.com/birdybro/Siege-ES2E3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/504376888
git clone --depth 1 --no-tags https://github.com/xiahongchi/ArchLab-of-SJTU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/506186384
git clone --depth 1 --no-tags https://github.com/Jim3503/AFE0064-ADS8363.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/503298422
git clone --depth 1 --no-tags https://github.com/3em0/picgo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/498169744
git clone --depth 1 --no-tags https://github.com/atoomnetmarc/FPGA-playground.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/500128826
git clone --depth 1 --no-tags https://github.com/bor-yzz/FPGA-Calculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/497752706
git clone --depth 1 --no-tags https://github.com/MSoumen/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/501744908
git clone --depth 1 --no-tags https://github.com/ZeyadZaki/caravel_example.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/501713670
git clone --depth 1 --no-tags https://github.com/AB1ab10/Parallel-to-Serial-conversion-for-data-transmision.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/502059221
git clone --depth 1 --no-tags https://github.com/knack233/handshake.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/499030118
git clone --depth 1 --no-tags https://github.com/1strangequark/lab4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/499222812
git clone --depth 1 --no-tags https://github.com/Madfet/TangNano-blink-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/499701240
git clone --depth 1 --no-tags https://github.com/nikEE2021/Basic_Verilog_Modules.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/502713767
git clone --depth 1 --no-tags https://github.com/DevxMike/university_fpga_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/498917052
git clone --depth 1 --no-tags https://github.com/MiangMG/DMA_Read-Write.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/500417232
git clone --depth 1 --no-tags https://github.com/harunc/VerilogProjects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/500412936
git clone --depth 1 --no-tags https://github.com/SomeSadBears/RISC_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/500503290
git clone --depth 1 --no-tags https://github.com/rd2606/Counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/502220401
git clone --depth 1 --no-tags https://github.com/Askartos/fossiAES.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/497701890
git clone --depth 1 --no-tags https://github.com/rajmouli2001/ALU-module-with-8-operations-32-nm-synthesis-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/494461788
git clone --depth 1 --no-tags https://github.com/aliaagheisX/Verilog-Labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/494575118
git clone --depth 1 --no-tags https://github.com/AndrianDevFPGA/Memory-Controller-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/498621381
git clone --depth 1 --no-tags https://github.com/mahajan-aadi/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/495004911
git clone --depth 1 --no-tags https://github.com/xych3/Multi_circle_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/498266929
git clone --depth 1 --no-tags https://github.com/Danil1997Dev/DECODER.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/496136633
git clone --depth 1 --no-tags https://github.com/Rt39/Pipelinecpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/495447221
git clone --depth 1 --no-tags https://github.com/vedi97/Slot-Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/495889769
git clone --depth 1 --no-tags https://github.com/dyangkk/FPGA_Study.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/496026468
git clone --depth 1 --no-tags https://github.com/racwhite/FPGA-Audio-Recorder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/496411767
git clone --depth 1 --no-tags https://github.com/MuhammedNecatiPolat/Basic_Computer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/499932812
git clone --depth 1 --no-tags https://github.com/minggfan/32Bit_Brent_Kung_Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/501101611
git clone --depth 1 --no-tags https://github.com/aalopz02/proyectoFPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/499689603
git clone --depth 1 --no-tags https://github.com/sergioasn/MUISE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/500756882
git clone --depth 1 --no-tags https://github.com/Supermecase/Lorenz-key.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/504995718
git clone --depth 1 --no-tags https://github.com/vaibhavvishwakarma7/RISCV_MICRO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/504248338
git clone --depth 1 --no-tags https://github.com/rajdeeepc21/chipp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/504274948
git clone --depth 1 --no-tags https://github.com/diogodeas/nRisc_AOC1CEFETMG.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/504297791
git clone --depth 1 --no-tags https://github.com/svitvitskiy/hd63484_lcd.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/504410672
git clone --depth 1 --no-tags https://github.com/Nguyen-C-Dao/caravel_rocket_alpha.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/504550651
git clone --depth 1 --no-tags https://github.com/kimdong1710/kimdong.github.io.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/504512511
