{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 25 00:41:31 2015 " "Info: Processing started: Wed Mar 25 00:41:31 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Receive_Port -c Receive_Port " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Receive_Port -c Receive_Port" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter12.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file counter12.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter12-SYN " "Info: Found design unit 1: counter12-SYN" {  } { { "counter12.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE 559/ECE-559/Receive_Port/counter12.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 counter12 " "Info: Found entity 1: counter12" {  } { { "counter12.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE 559/ECE-559/Receive_Port/counter12.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crc32x4r.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file crc32x4r.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 crc32x4r-rtlreg " "Info: Found design unit 1: crc32x4r-rtlreg" {  } { { "crc32x4r.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE 559/ECE-559/Receive_Port/crc32x4r.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 crc32x4r " "Info: Found entity 1: crc32x4r" {  } { { "crc32x4r.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE 559/ECE-559/Receive_Port/crc32x4r.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crcfsm.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file crcfsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 crcFSM-behavior " "Info: Found design unit 1: crcFSM-behavior" {  } { { "crcFSM.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE 559/ECE-559/Receive_Port/crcFSM.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 crcFSM " "Info: Found entity 1: crcFSM" {  } { { "crcFSM.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE 559/ECE-559/Receive_Port/crcFSM.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crcreg32.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file crcreg32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 crcreg32-SYN " "Info: Found design unit 1: crcreg32-SYN" {  } { { "crcreg32.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE 559/ECE-559/Receive_Port/crcreg32.vhd" 56 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 crcreg32 " "Info: Found entity 1: crcreg32" {  } { { "crcreg32.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE 559/ECE-559/Receive_Port/crcreg32.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"'\";  expecting \"(\", or an identifier, or  unary operator SFD_FSM.vhd(35) " "Error (10500): VHDL syntax error at SFD_FSM.vhd(35) near text \"'\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "SFD_FSM.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE 559/ECE-559/Receive_Port/SFD_FSM.vhd" 35 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"IF\";  expecting \"case\" SFD_FSM.vhd(36) " "Error (10500): VHDL syntax error at SFD_FSM.vhd(36) near text \"IF\";  expecting \"case\"" {  } { { "SFD_FSM.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE 559/ECE-559/Receive_Port/SFD_FSM.vhd" 36 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"'\";  expecting \"(\", or an identifier, or  unary operator SFD_FSM.vhd(38) " "Error (10500): VHDL syntax error at SFD_FSM.vhd(38) near text \"'\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "SFD_FSM.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE 559/ECE-559/Receive_Port/SFD_FSM.vhd" 38 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"ELSE\";  expecting \"end\", or \"(\", or an identifier (\"else\" is a reserved keyword), or a sequential statement SFD_FSM.vhd(39) " "Error (10500): VHDL syntax error at SFD_FSM.vhd(39) near text \"ELSE\";  expecting \"end\", or \"(\", or an identifier (\"else\" is a reserved keyword), or a sequential statement" {  } { { "SFD_FSM.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE 559/ECE-559/Receive_Port/SFD_FSM.vhd" 39 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"IF\";  expecting \"case\" SFD_FSM.vhd(40) " "Error (10500): VHDL syntax error at SFD_FSM.vhd(40) near text \"IF\";  expecting \"case\"" {  } { { "SFD_FSM.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE 559/ECE-559/Receive_Port/SFD_FSM.vhd" 40 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sfd_fsm.vhd 0 0 " "Info: Found 0 design units, including 0 entities, in source file sfd_fsm.vhd" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file shift2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift2-SYN " "Info: Found design unit 1: shift2-SYN" {  } { { "shift2.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE 559/ECE-559/Receive_Port/shift2.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 shift2 " "Info: Found entity 1: shift2" {  } { { "shift2.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE 559/ECE-559/Receive_Port/shift2.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tbrom4.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file tbrom4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tbrom4-SYN " "Info: Found design unit 1: tbrom4-SYN" {  } { { "tbrom4.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE 559/ECE-559/Receive_Port/tbrom4.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 tbrom4 " "Info: Found entity 1: tbrom4" {  } { { "tbrom4.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE 559/ECE-559/Receive_Port/tbrom4.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crc_fsm.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file crc_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CRC_FSM-CRC_FSM_arch " "Info: Found design unit 1: CRC_FSM-CRC_FSM_arch" {  } { { "CRC_FSM.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE 559/ECE-559/Receive_Port/CRC_FSM.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CRC_FSM " "Info: Found entity 1: CRC_FSM" {  } { { "CRC_FSM.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE 559/ECE-559/Receive_Port/CRC_FSM.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crc_system.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file crc_system.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CRC_System-combined " "Info: Found design unit 1: CRC_System-combined" {  } { { "CRC_System.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE 559/ECE-559/Receive_Port/CRC_System.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CRC_System " "Info: Found entity 1: CRC_System" {  } { { "CRC_System.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE 559/ECE-559/Receive_Port/CRC_System.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 0 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 5 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "212 " "Error: Peak virtual memory: 212 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Wed Mar 25 00:41:32 2015 " "Error: Processing ended: Wed Mar 25 00:41:32 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
