 
****************************************
Report : qor
Design : sar_dbe_ADC_RESOLUTION10
Version: V-2023.12
Date   : Fri May 10 17:39:29 2024
****************************************


  Timing Path Group 'i_clk'
  -----------------------------------
  Levels of Logic:               0.00
  Critical Path Length:          0.49
  Critical Path Slack:           0.09
  Critical Path Clk Period:      0.91
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:                 34
  Buf/Inv Cell Count:              12
  Buf Cell Count:                   0
  Inv Cell Count:                  12
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:        12
  Sequential Cell Count:           22
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:       66.355202
  Noncombinational Area:   739.123222
  Buf/Inv Area:             66.355202
  Total Buffer Area:             0.00
  Total Inverter Area:          66.36
  Macro/Black Box Area:      0.000000
  Net Area:                 25.054050
  -----------------------------------
  Cell Area:               805.478424
  Design Area:             830.532474


  Design Rules
  -----------------------------------
  Total Number of Nets:            48
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: elc-auc-vlsi-28-lnx

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.05
  Mapping Optimization:                0.21
  -----------------------------------------
  Overall Compile Time:                1.73
  Overall Compile Wall Clock Time:     1.81

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
