// Seed: 1451778423
module module_0;
endmodule
module module_1 (
    output uwire id_0,
    output uwire id_1
);
  wire id_3;
  final begin
    disable id_4;
  end
  module_0();
endmodule
module module_2 (
    output uwire id_0,
    inout supply0 id_1,
    input supply0 id_2,
    input supply1 id_3,
    output supply0 id_4,
    output wand id_5,
    input tri0 id_6,
    output supply0 id_7,
    input tri id_8,
    input tri id_9,
    output wor id_10
);
  wire id_12;
  assign id_0 = id_1;
  id_13(
      .id_0(1), .id_1((1'b0))
  ); module_0();
endmodule
