VCD info: dumpfile SoC.vcd opened for output.

000c: read instruction
  e6
000d: read 2nd byte
  e6 f8
000e: read 3rd byte
  e6 f8 92
    ld f8, #92
    reg[f8] = 92
 7 cycles

000f: read instruction
  b0
0010: read 2nd byte
  b0 fe
    clr fe
    alu:    00       00    =>    00
         00000000 00000000 => 00000000
    flags = 0000_0000
    reg[fe] = 00
 6 cycles

0011: read instruction
  b0
0012: read 2nd byte
  b0 ff
    clr ff
    alu:    00       00    =>    00
         00000000 00000000 => 00000000
    flags = 0000_0000
    reg[ff] = 00
 6 cycles

0013: read instruction
  d6
0014: read 2nd byte
  d6 00
0015: read 3rd byte
  d6 00 2c
    call 002c
13 cycles

002c: read instruction
  31
002d: read 2nd byte
  31 20
    srp 20
 5 cycles

002e: read instruction
  af
    ret
10 cycles

0016: read instruction
  0c
0017: read 2nd byte
  0c 00
    ld r0, #00
    reg[20] = 00
 5 cycles

0018: read instruction
  1c
0019: read 2nd byte
  1c 2c
    ld r1, #2c
    reg[21] = 2c
 5 cycles

001a: read instruction
  d4
001b: read 2nd byte
  d4 e0
    call @e0
11 cycles

002c: read instruction
  31
002d: read 2nd byte
  31 20
    srp 20
 5 cycles

002e: read instruction
  af
    ret
10 cycles

001c: read instruction
  0c
001d: read 2nd byte
  0c 00
    ld r0, #00
    reg[20] = 00
 5 cycles

001e: read instruction
  1c
001f: read 2nd byte
  1c 0c
    ld r1, #0c
    reg[21] = 0c
 5 cycles

0020: read instruction
  2c
0021: read 2nd byte
  2c a5
    ld r2, #a5
    reg[22] = a5
 5 cycles

0022: read instruction
  70
0023: read 2nd byte
  70 e1
    push e1
 8 cycles

0024: read instruction
  70
0025: read 2nd byte
  70 e0
    push e0
 8 cycles

0026: read instruction
  70
0027: read 2nd byte
  70 e2
    push e2
 8 cycles

0028: read instruction
  bf
    iret
    reg[fc] = a5
12 cycles

000c: read instruction
testSoC: SUCCESS
