<us-patent-grant lang="EN" dtd-version="v4.2 2006-08-23" file="US07298157-20071120.XML" status="PRODUCTION" id="us-patent-grant" country="US" date-produced="20071106" date-publ="20071120">
<us-bibliographic-data-grant>
<publication-reference>
<document-id>
<country>US</country>
<doc-number>07298157</doc-number>
<kind>B2</kind>
<date>20071120</date>
</document-id>
</publication-reference>
<application-reference appl-type="utility">
<document-id>
<country>US</country>
<doc-number>10828082</doc-number>
<date>20040420</date>
</document-id>
</application-reference>
<us-application-series-code>10</us-application-series-code>
<priority-claims>
<priority-claim sequence="01" kind="national">
<country>KR</country>
<doc-number>10-2003-0084308</doc-number>
<date>20031126</date>
</priority-claim>
</priority-claims>
<classifications-ipcr>
<classification-ipcr>
<ipc-version-indicator><date>20060101</date></ipc-version-indicator>
<classification-level>A</classification-level>
<section>G</section>
<class>01</class>
<subclass>R</subclass>
<main-group>31</main-group>
<subgroup>26</subgroup>
<symbol-position>F</symbol-position>
<classification-value>I</classification-value>
<action-date><date>20071120</date></action-date>
<generating-office><country>US</country></generating-office>
<classification-status>B</classification-status>
<classification-data-source>H</classification-data-source>
</classification-ipcr>
</classifications-ipcr>
<classification-national>
<country>US</country>
<main-classification>324765</main-classification>
<further-classification>36518911</further-classification>
<further-classification>36518523</further-classification>
</classification-national>
<invention-title id="d0e61">Device for generating internal voltages in burn-in test mode</invention-title>
<references-cited>
<citation>
<patcit num="00001">
<document-id>
<country>US</country>
<doc-number>3627682</doc-number>
<kind>A</kind>
<name>Hall et al.</name>
<date>19711200</date>
</document-id>
</patcit>
<category>cited by examiner</category>
<classification-national><country>US</country><main-classification>4301062</main-classification></classification-national>
</citation>
<citation>
<patcit num="00002">
<document-id>
<country>US</country>
<doc-number>5294776</doc-number>
<kind>A</kind>
<name>Furuyama</name>
<date>19940300</date>
</document-id>
</patcit>
<category>cited by examiner</category>
<classification-national><country>US</country><main-classification>219209</main-classification></classification-national>
</citation>
<citation>
<patcit num="00003">
<document-id>
<country>US</country>
<doc-number>5317532</doc-number>
<kind>A</kind>
<name>Ochii</name>
<date>19940500</date>
</document-id>
</patcit>
<category>cited by examiner</category>
<classification-national><country>US</country><main-classification>365149</main-classification></classification-national>
</citation>
<citation>
<patcit num="00004">
<document-id>
<country>US</country>
<doc-number>5442282</doc-number>
<kind>A</kind>
<name>Rostoker et al.</name>
<date>19950800</date>
</document-id>
</patcit>
<category>cited by examiner</category>
<classification-national><country>US</country><main-classification>3241581</main-classification></classification-national>
</citation>
<citation>
<patcit num="00005">
<document-id>
<country>US</country>
<doc-number>5648661</doc-number>
<kind>A</kind>
<name>Rostoker et al.</name>
<date>19970700</date>
</document-id>
</patcit>
<category>cited by examiner</category>
<classification-national><country>US</country><main-classification>257 48</main-classification></classification-national>
</citation>
<citation>
<patcit num="00006">
<document-id>
<country>US</country>
<doc-number>5673229</doc-number>
<kind>A</kind>
<name>Okamura et al.</name>
<date>19970900</date>
</document-id>
</patcit>
<category>cited by examiner</category>
<classification-national><country>US</country><main-classification>365201</main-classification></classification-national>
</citation>
<citation>
<patcit num="00007">
<document-id>
<country>US</country>
<doc-number>5798653</doc-number>
<kind>A</kind>
<name>Leung, Jr.</name>
<date>19980800</date>
</document-id>
</patcit>
<category>cited by examiner</category>
<classification-national><country>US</country><main-classification>324760</main-classification></classification-national>
</citation>
<citation>
<patcit num="00008">
<document-id>
<country>US</country>
<doc-number>5953271</doc-number>
<kind>A</kind>
<name>Ooishi</name>
<date>19990900</date>
</document-id>
</patcit>
<category>cited by examiner</category>
<classification-national><country>US</country><main-classification>365201</main-classification></classification-national>
</citation>
<citation>
<patcit num="00009">
<document-id>
<country>US</country>
<doc-number>6119255</doc-number>
<kind>A</kind>
<name>Akram</name>
<date>20000900</date>
</document-id>
</patcit>
<category>cited by examiner</category>
<classification-national><country>US</country><main-classification>714724</main-classification></classification-national>
</citation>
<citation>
<patcit num="00010">
<document-id>
<country>US</country>
<doc-number>6255837</doc-number>
<kind>B1</kind>
<name>Habersetzer et al.</name>
<date>20010700</date>
</document-id>
</patcit>
<category>cited by examiner</category>
<classification-national><country>US</country><main-classification>324763</main-classification></classification-national>
</citation>
<citation>
<patcit num="00011">
<document-id>
<country>US</country>
<doc-number>6327682</doc-number>
<kind>B1</kind>
<name>Chien et al.</name>
<date>20011200</date>
</document-id>
</patcit>
<category>cited by examiner</category>
<classification-national><country>US</country><main-classification>714718</main-classification></classification-national>
</citation>
<citation>
<patcit num="00012">
<document-id>
<country>US</country>
<doc-number>6532174</doc-number>
<kind>B2</kind>
<name>Homma et al.</name>
<date>20030300</date>
</document-id>
</patcit>
<category>cited by examiner</category>
<classification-national><country>US</country><main-classification>3651852</main-classification></classification-national>
</citation>
<citation>
<patcit num="00013">
<document-id>
<country>US</country>
<doc-number>6577538</doc-number>
<kind>B2</kind>
<name>Atsumi et al.</name>
<date>20030600</date>
</document-id>
</patcit>
<category>cited by examiner</category>
<classification-national><country>US</country><main-classification>36518527</main-classification></classification-national>
</citation>
<citation>
<patcit num="00014">
<document-id>
<country>US</country>
<doc-number>6707737</doc-number>
<kind>B2</kind>
<name>Tanizaki</name>
<date>20040300</date>
</document-id>
</patcit>
<category>cited by examiner</category>
<classification-national><country>US</country><main-classification>365201</main-classification></classification-national>
</citation>
<citation>
<patcit num="00015">
<document-id>
<country>US</country>
<doc-number>6785629</doc-number>
<kind>B2</kind>
<name>Rickes et al.</name>
<date>20040800</date>
</document-id>
</patcit>
<category>cited by examiner</category>
<classification-national><country>US</country><main-classification>702118</main-classification></classification-national>
</citation>
<citation>
<patcit num="00016">
<document-id>
<country>US</country>
<doc-number>6909642</doc-number>
<kind>B2</kind>
<name>Lehmann et al.</name>
<date>20050600</date>
</document-id>
</patcit>
<category>cited by examiner</category>
<classification-national><country>US</country><main-classification>36518909</main-classification></classification-national>
</citation>
<citation>
<patcit num="00017">
<document-id>
<country>US</country>
<doc-number>6909648</doc-number>
<kind>B2</kind>
<name>Terzioglu et al.</name>
<date>20050600</date>
</document-id>
</patcit>
<category>cited by examiner</category>
<classification-national><country>US</country><main-classification>365201</main-classification></classification-national>
</citation>
<citation>
<patcit num="00018">
<document-id>
<country>KR</country>
<doc-number>10-1999 0046939</doc-number>
<date>19990700</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00019">
<document-id>
<country>KR</country>
<doc-number>20-2000 0006766</doc-number>
<date>20000400</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
</references-cited>
<number-of-claims>8</number-of-claims>
<us-exemplary-claim>1</us-exemplary-claim>
<us-field-of-classification-search>
<classification-national>
<country>US</country>
<main-classification>None</main-classification>
</classification-national>
</us-field-of-classification-search>
<figures>
<number-of-drawing-sheets>2</number-of-drawing-sheets>
<number-of-figures>2</number-of-figures>
</figures>
<us-related-documents>
<related-publication>
<document-id>
<country>US</country>
<doc-number>20050111289</doc-number>
<kind>A1</kind>
<date>20050526</date>
</document-id>
</related-publication>
</us-related-documents>
<parties>
<applicants>
<applicant sequence="001" app-type="applicant-inventor" designation="us-only">
<addressbook>
<last-name>Kim</last-name>
<first-name>Yong Mi</first-name>
<address>
<city>Chungcheongbuk-do</city>
<country>KR</country>
</address>
</addressbook>
<nationality>
<country>KR</country>
</nationality>
<residence>
<country>KR</country>
</residence>
</applicant>
</applicants>
<agents>
<agent sequence="01" rep-type="attorney">
<addressbook>
<orgname>Ladas &amp; Parry LLP</orgname>
<address>
<country>unknown</country>
</address>
</addressbook>
</agent>
</agents>
</parties>
<assignees>
<assignee>
<addressbook>
<orgname>Hynix Semiconductor Inc.</orgname>
<role>03</role>
<address>
<city>Kyoungki-do</city>
<country>KR</country>
</address>
</addressbook>
</assignee>
</assignees>
<examiners>
<primary-examiner>
<last-name>Nguyen</last-name>
<first-name>Vinh</first-name>
<department>2829</department>
</primary-examiner>
<assistant-examiner>
<last-name>Isla-Rodas</last-name>
<first-name>Richard</first-name>
</assistant-examiner>
</examiners>
</us-bibliographic-data-grant>
<abstract id="abstract">
<p id="p-0001" num="0000">The disclosure is a device for applying a test voltage from the external of a memory device in a burn-in test mode. An internal voltage generator for a burn-in test is comprised of pad means receiving an external voltage, switching means turned on in the burn-in test mode, and an internal voltage generating means. An external voltage applied to the pad means during the burn-in test mode is transferred to the internal voltage generating means by way of the switching means.</p>
</abstract>
<drawings id="DRAWINGS">
<figure id="Fig-EMI-D00000" num="00000">
<img id="EMI-D00000" he="126.75mm" wi="179.58mm" file="US07298157-20071120-D00000.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00001" num="00001">
<img id="EMI-D00001" he="164.85mm" wi="155.19mm" file="US07298157-20071120-D00001.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00002" num="00002">
<img id="EMI-D00002" he="183.30mm" wi="139.62mm" orientation="landscape" file="US07298157-20071120-D00002.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
</drawings>
<description id="description">
<?BRFSUM description="Brief Summary" end="lead"?>
<heading id="h-0001" level="1">BACKGROUND OF THE INVENTION</heading>
<p id="p-0002" num="0001">1. Field of the Invention</p>
<p id="p-0003" num="0002">The present invention relates to a device for applying a test voltage from the external of a memory device in a burn-in test mode.</p>
<p id="p-0004" num="0003">2. Description of the Related Art</p>
<p id="p-0005" num="0004">It is well known in general that the burn-in test is carried out to test a semiconductor device in the extreme environment of high temperature and high pressure, which verifies the reliability of the semiconductor device.</p>
<p id="p-0006" num="0005"><figref idref="DRAWINGS">FIG. 1</figref> illustrates a conventional burn-in test scheme.</p>
<p id="p-0007" num="0006">In <figref idref="DRAWINGS">FIG. 1</figref>, a test mode unit <b>100</b> is a circuit to output a burn-in test signal tm_bi in a test mode. A high voltage generator <b>101</b> is a circuit to generate a high voltage VPP applied to wordlines of a memory device. A wordline driver <b>102</b> applies the high voltage VPP to a wordline. A reference voltage generator <b>103</b> for core voltage generates a reference voltage VREFC. A core voltage generator <b>104</b> outputs a core voltage. Here, the core voltage means a voltage used in a bank region of a memory device. And, a block <b>11</b> depicts a high voltage transfer route, while a block <b>12</b> depicts a core voltage transfer route. In reference, the core voltage is a high-level voltage stored in a memory cell and the reference voltage VREFC is a half level (Â½) of the core voltage. The core voltage Vcore provided from the core voltage generator <b>104</b> is used as a driving voltage of a bitline sense amplifier <b>105</b>. The core voltage Vcore is transferred to bitlines Bit and /Bit by the bitline sense amplifier <b>105</b>.</p>
<p id="p-0008" num="0007">In a conventional case as shown in <figref idref="DRAWINGS">FIG. 1</figref>, a burn-in test is carried out with the high voltage and the core voltage which are made within a memory device. In other word, after the burn-in test signal tm_bi as a control signal generated from the test mode unit <b>100</b> enables the high voltage generator <b>101</b> and the reference voltage generator <b>103</b>, the high voltage and the core voltage (i.e., a burn-in test voltage) are applied to the wordline and bitline.</p>
<p id="p-0009" num="0008">With such a scheme using the internal burn-in test voltages for a burn-in test mode, there are several disadvantages as follows:</p>
<p id="p-0010" num="0009">1) It is difficult to generate accurate voltage levels of the burn-in test voltages (voltage levels of the high voltage and the core voltage);</p>
<p id="p-0011" num="0010">2) It would occur shortness of the burn-in test voltage levels under required voltage levels because of process variations, which degrades the screen ability thereof; and</p>
<p id="p-0012" num="0011">3) It would result in an overkill effect when the internal burn-in test voltages are very higher than the required voltage levels.</p>
<heading id="h-0002" level="1">SUMMARY OF THE INVENTION</heading>
<p id="p-0013" num="0012">Accordingly, the present invention has been made in an effort to solve the problems occurring in the related art, and an object of the present invention is to provide an internal voltage generator capable of performing a reliable burn-in test operation by applying a test voltage from the external of a memory device during a burn-in test mode.</p>
<p id="p-0014" num="0013">In order to achieve the above object, according to one aspect of the present invention, there is provided an internal voltage generator for a burn-in test comprising pad means for receiving an external voltage; switch means being turned on in a burn-in test mode; and receiving means for receiving the external voltage. The external voltage applied to the pad means is transferred to the receiving means through the switch means.</p>
<p id="p-0015" num="0014">A test mode unit is further comprised for controlling an operation of the switch means.</p>
<p id="p-0016" num="0015">In the embodiment of the present invention, the receiving means comprises a wordline driver used in a memory device, and a reference voltage generator for core voltage. The external voltage includes first and second voltages. The pad means includes first and second pads. The switch means includes first and second switches. The first voltage is applied to the high voltage generator through the first pad. The second voltage is applied to the reference voltage generator for core voltage through the second pad.</p>
<p id="p-0017" num="0016">According to another aspect of the present invention, an internal voltage generator for a burn-in test applies an external voltage to a memory device through pad means of the memory device and then generates an internal voltage for the burn-in test.</p>
<?BRFSUM description="Brief Summary" end="tail"?>
<?brief-description-of-drawings description="Brief Description of Drawings" end="lead"?>
<description-of-drawings>
<heading id="h-0003" level="1">BRIEF DESCRIPTION OF THE DRAWINGS</heading>
<p id="p-0018" num="0017">The above objects, and other features and advantages of the present invention will become more apparent after a reading of the following detailed description when taken in conjunction with the drawings, in which:</p>
<p id="p-0019" num="0018"><figref idref="DRAWINGS">FIG. 1</figref> is a block diagram illustrating a convention burn-in test method; and</p>
<p id="p-0020" num="0019"><figref idref="DRAWINGS">FIG. 2</figref> is a diagram illustrating a way of applying a test voltage directly from the external, according to the present invention.</p>
</description-of-drawings>
<?brief-description-of-drawings description="Brief Description of Drawings" end="tail"?>
<?DETDESC description="Detailed Description" end="lead"?>
<heading id="h-0004" level="1">DETAILED DESCRIPTION OF PREFERRED EMBODIMENTS</heading>
<p id="p-0021" num="0020">Reference will now be made in greater detail to a preferred embodiment of the invention, an example of which is illustrated in the accompanying drawings. Wherever possible, the same reference numerals will be used throughout the drawings and the description to refer to the same or like parts.</p>
<p id="p-0022" num="0021"><figref idref="DRAWINGS">FIG. 2</figref> illustrates an internal voltage generator for a burn-in test mode according to an embodiment of the present invention.</p>
<p id="p-0023" num="0022">Referring to <figref idref="DRAWINGS">FIG. 2</figref>, a test mode unit <b>200</b> is a circuit to output a burn-in test signal tm_bi in a test mode. A high voltage generator <b>201</b> is a circuit to generate a high voltage VPP applied to wordlines of a memory device. A wordline driver <b>202</b> applies the high voltage VPP to a wordline. A reference voltage generator <b>203</b> for core voltage generates a reference voltage VREFC. A core voltage generator <b>204</b> outputs a core voltage. The core voltage Vcore provided from the core voltage generator <b>204</b> is used as a driving voltage of a bitline sense amplifier <b>205</b>. The core voltage Vcore is transferred to bitlines Bit and /Bit by the bitline sense amplifier <b>205</b>. In reference, a block <b>22</b> depicts a high voltage transfer route, while a block <b>21</b> depicts a core voltage transfer route.</p>
<p id="p-0024" num="0023">In a normal operation mode, but not in a burn in test mode, the test mode unit <b>200</b> outputs a test signal of low level to maintain the switches <b>208</b> and <b>209</b> in a turn-off state. Therefore, if a current operation mode is not the burn-in test mode, the block <b>22</b> of high voltage transfer route and the block <b>21</b> of core voltage transfer route perform their normal operations. In other words, the high voltage generator <b>210</b> and the core voltage generator <b>204</b> carry out their normal operations.</p>
<p id="p-0025" num="0024">In the burn-in test mode, the switches <b>208</b> and <b>209</b> are turned on by the burn-in test signal tm_bi generated from the test mode unit <b>200</b>. Here, the switches <b>208</b> and <b>209</b> include NMOS transistors, PMOS transistors, and transmission gates. <figref idref="DRAWINGS">FIG. 2</figref> shows the switches as structured of NMOS transistors.</p>
<p id="p-0026" num="0025">A first external voltage is applied to a pad <b>206</b> connected to the switch <b>208</b>. The first external voltage is a high voltage for the burn-in test and the pad <b>206</b> may be assigned to a CKE pad (e.g., for a clock enable signal) of a memory device. The first external voltage is transferred to a wordline driver <b>202</b> through the pad <b>206</b> and the switch <b>208</b>. During the burn-in test mode, the high voltage generator <b>201</b> is maintained in a disable state. Thus, the wordline driver <b>202</b> applies the first external voltage directly to a wordline. As a result, a stress voltage by the first external voltage is applied to a gate oxide of a cell transistor coupled to the wordline.</p>
<p id="p-0027" num="0026">Next, a second external voltage (a reference voltage) is applied to a pad <b>207</b> connected to the switch <b>209</b>. The second external voltage is a reference voltage for the burn-in test and the pad <b>207</b> may be assigned to a Vref pad. The second external voltage is applied to the reference voltage generator <b>203</b> for the core voltage by way of the switch <b>209</b> and then the reference voltage VREFC of a predetermined voltage level is generated from the reference generator <b>203</b>. It is desirable for the reference voltage VREFC to have the same voltage level of the second external voltage. The reference voltage VREFC generated from the reference generator <b>203</b> for core voltage is applied to the core voltage generator <b>204</b>. The core voltage generator <b>204</b> outputs the core voltage VCORE that is used as a driving voltage for the bitline sense amplifier <b>205</b>. The core voltage VCORE is transferred to a bitline by the bitline sense amplifier <b>205</b>. As a result, the core voltage VCORE is supplied to a cell capacitor as a stress voltage.</p>
<p id="p-0028" num="0027">As apparent from the above description, the present invention provides a more accurate burn-in test operation by applying a burn-in test voltage, to be used in a semiconductor device, through an external pad during a burn-in test mode.</p>
<p id="p-0029" num="0028">According further to the aforementioned, the present invention is able to apply an external voltage into a semiconductor device through an external pad during a burn-in test mode, and obtains the merits as follows:</p>
<p id="p-0030" num="0029">1) It is possible to generate accurate voltage levels of the burn-in test voltages (voltage levels of the high voltage and the core voltage);</p>
<p id="p-0031" num="0030">2) It reduces fluctuation of the burn-in test voltage levels due to process variations; and</p>
<p id="p-0032" num="0031">3) It lightens an overkill effect to increase a product yield because a test voltage with a required voltage level can be applied thereto.</p>
<p id="p-0033" num="0032">In the drawings and specification, there have been disclosed typical preferred embodiments of the invention and, although specific terms are employed, they are used in a generic and descriptive sense only and not for purposes of limitation, the scope of the invention being set forth in the following claims.</p>
<?DETDESC description="Detailed Description" end="tail"?>
</description>
<us-claim-statement>What is claimed is:</us-claim-statement>
<claims id="claims">
<claim id="CLM-00001" num="00001">
<claim-text>1. An internal voltage generator for a burn-in test in a semiconductor memory device, comprising:
<claim-text>at least two transistor switches each of which receiving an external voltage,
<claim-text>wherein a first transistor switch receives a first external voltage and a second transistor switch receives a second external voltage, and</claim-text>
<claim-text>wherein the first and second transistor switches are in a first predetermined state of either on or off during a burn-in test mode; and</claim-text>
</claim-text>
<claim-text>a word line driver connected to the first transistor switch and receiving a word line driving voltage, wherein the word line driver outputs the word line driving voltage to a word line, and when the first and second transistor switches are in the first predetermined state during a burn-in test mode the first external voltage is outputted to the word line to carry out a burn in test;</claim-text>
<claim-text>a bit line driver connected to the second transistor switch and generating a bit line driving voltage, wherein the bit line driver outputs the bit line driving voltage to a bit line, and when the first and second transistor switches are in the first predetermined state during a burn-in test mode the bit line driver outputs a bit line driving voltage generated based on the second external voltage to the bit line to carry out the burn in test.</claim-text>
</claim-text>
</claim>
<claim id="CLM-00002" num="00002">
<claim-text>2. The internal voltage generator of <claim-ref idref="CLM-00001">claim 1</claim-ref>, further comprising a test mode unit providing a burn-in test control signal to the first and second transistor switches during a burn-in test such that the first and second transistor switches remain in the first predetermined state in presence of the burn-in test control signal.</claim-text>
</claim>
<claim id="CLM-00003" num="00003">
<claim-text>3. The internal voltage generator of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein either the first transistor switch or the second transistor switch is one of an NMOS transistor, a PMOS transistor, and a transmission gate.</claim-text>
</claim>
<claim id="CLM-00004" num="00004">
<claim-text>4. The internal voltage generator of <claim-ref idref="CLM-00001">claim 1</claim-ref>, further comprising a high voltage generator connected to the wordline driver, wherein the high voltage generator outputs the word line driving voltage to the word line driver.</claim-text>
</claim>
<claim id="CLM-00005" num="00005">
<claim-text>5. An internal voltage generator for a burn-in test in a semiconductor memory device, comprising:
<claim-text>at least two switches each of which receiving an external voltage,
<claim-text>wherein a first switch receives a first external voltage and a second switch receives a second external voltage, and</claim-text>
<claim-text>wherein the first and second switches are in a first predetermined state of either on or off during a burn-in test mode; and</claim-text>
</claim-text>
<claim-text>a word line driver connected to the first switch and receiving a word line driving voltage, wherein the word line driver outputs the word line driving voltage to a word line, and when the first and second switches are in the first predetermined state during a burn-in test mode, the first external voltage is outputted to the word line to carry out a burn in test;</claim-text>
<claim-text>a bit line driver connected to the second switch and generating a bit line driving voltage, the bit line driver comprising:
<claim-text>a reference voltage generator connected to the second switch;</claim-text>
<claim-text>a core voltage generator connected to the reference voltage generator; and</claim-text>
<claim-text>a bit sense amplifier connected to the core voltage generator and a bit line, wherein the bit line driver outputs the bit line driving voltage to the bit line, and when the first and second switches are in the first predetermined state during a burn-in test mode, the bit line driver outputs a bit line driving voltage generated based on the second external voltage to the bit line to carry out the burn in test.</claim-text>
</claim-text>
</claim-text>
</claim>
<claim id="CLM-00006" num="00006">
<claim-text>6. The internal voltage generator of <claim-ref idref="CLM-00005">claim 5</claim-ref>,
<claim-text>wherein, when in the first predetermined state, the second external voltage is inputted to the reference voltage generator that outputs a reference voltage having substantially same voltage level as the reference voltage to the core voltage generator that outputs a core voltage to the bit line sense amplifier that then outputs the stress voltage to the bit line, and</claim-text>
<claim-text>wherein when not in the first predetermined state, the reference voltage generator outputs a reference voltage to the core voltage generator the core voltage generator outputs a core voltage to the bit sense amplifier; and the bit sense amplifier outputs the bit line driving voltage to the bit line.</claim-text>
</claim-text>
</claim>
<claim id="CLM-00007" num="00007">
<claim-text>7. The internal voltage generator of <claim-ref idref="CLM-00006">claim 6</claim-ref>
<claim-text>wherein a pad is connected to each of the plurality of the switches; and</claim-text>
<claim-text>wherein an external voltage having a predetermined level is inputted to each pad.</claim-text>
</claim-text>
</claim>
<claim id="CLM-00008" num="00008">
<claim-text>8. An internal voltage generator for a burn-in test in a semiconductor memory device, comprising:
<claim-text>a first pad;</claim-text>
<claim-text>a second pad;</claim-text>
<claim-text>a word line driver for supplying a driving voltage to a word line;</claim-text>
<claim-text>a bit line driver for driving a bit line, the bit line driver comprising:
<claim-text>a reference voltage generator connected to a switch;</claim-text>
<claim-text>a core voltage generator connected to the reference voltage generator; and</claim-text>
<claim-text>a bit sense amplifier connected to the core voltage generator; and a bit line, wherein the bit line driver outputs the bit line driving voltage to the bit line, and when the first and second switches are in the first predetemiined state during a bum-in test mode, the bit line driver outputs a bit line driving voltage generated based on the second external voltage to the bit line to carry out the burn in test.</claim-text>
</claim-text>
</claim-text>
</claim>
</claims>
</us-patent-grant>
