Protel Design System Design Rule Check
PCB File : D:\My Documents\Homework\University\SuperBot\SuperBot\Electrical\SuperBot_Pcb.PcbDoc
Date     : 4/03/2018
Time     : 11:37:17 PM

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Clearance Constraint (Gap=0.2mm) (All),(All)
   Violation between Clearance Constraint: (0.172mm < 0.2mm) Between Track (72.658mm,74.777mm)(73.543mm,74.828mm) on Top Layer And Pad MPU1-2(73.7mm,74.4mm) on Top Layer 
   Violation between Clearance Constraint: (0.148mm < 0.2mm) Between Track (74.6mm,71.7mm)(74.6mm,72.3mm) on Top Layer And Pad MPU1-7(74.2mm,72.25mm) on Top Layer 
   Violation between Clearance Constraint: (0.148mm < 0.2mm) Between Track (75mm,71.1mm)(75mm,72.3mm) on Top Layer And Pad MPU1-8(74.6mm,72.3mm) on Top Layer 
   Violation between Clearance Constraint: (0.148mm < 0.2mm) Between Track (74.6mm,71.7mm)(74.6mm,72.3mm) on Top Layer And Pad MPU1-9(75mm,72.3mm) on Top Layer 
   Violation between Clearance Constraint: (0.155mm < 0.2mm) Between Track (75.4mm,71.6mm)(75.4mm,72mm) on Top Layer And Pad MPU1-9(75mm,72.3mm) on Top Layer 
   Violation between Clearance Constraint: (0.148mm < 0.2mm) Between Track (75mm,71.1mm)(75mm,72.3mm) on Top Layer And Pad MPU1-10(75.4mm,72.3mm) on Top Layer 
   Violation between Clearance Constraint: (0.155mm < 0.2mm) Between Track (75.4mm,71.6mm)(75.4mm,72mm) on Top Layer And Pad MPU1-11(75.8mm,72.3mm) on Top Layer 
   Violation between Clearance Constraint: (0.148mm < 0.2mm) Between Track (76.75mm,74.8mm)(78.1mm,74.8mm) on Top Layer And Pad MPU1-17(76.7mm,74.4mm) on Top Layer 
   Violation between Clearance Constraint: (0.148mm < 0.2mm) Between Track (75.8mm,75.3mm)(75.8mm,76.1mm) on Top Layer And Pad MPU1-19(76.2mm,75.35mm) on Top Layer 
   Violation between Clearance Constraint: (0.148mm < 0.2mm) Between Track (75mm,75.3mm)(75mm,76.6mm) on Top Layer And Pad MPU1-21(75.4mm,75.3mm) on Top Layer 
   Violation between Clearance Constraint: (0.148mm < 0.2mm) Between Track (75.8mm,75.3mm)(75.8mm,76.1mm) on Top Layer And Pad MPU1-21(75.4mm,75.3mm) on Top Layer 
   Violation between Clearance Constraint: (0.148mm < 0.2mm) Between Track (74.6mm,75.3mm)(74.6mm,76.9mm) on Top Layer And Pad MPU1-22(75mm,75.3mm) on Top Layer 
   Violation between Clearance Constraint: (0.148mm < 0.2mm) Between Track (75mm,75.3mm)(75mm,76.6mm) on Top Layer And Pad MPU1-23(74.6mm,75.3mm) on Top Layer 
   Violation between Clearance Constraint: (0.148mm < 0.2mm) Between Track (74.2mm,75.35mm)(74.2mm,77.2mm) on Top Layer And Pad MPU1-23(74.6mm,75.3mm) on Top Layer 
   Violation between Clearance Constraint: (0.148mm < 0.2mm) Between Track (74.6mm,75.3mm)(74.6mm,76.9mm) on Top Layer And Pad MPU1-24(74.2mm,75.35mm) on Top Layer 
Rule Violations :15

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Width Constraint (Min=0.254mm) (Max=5mm) (Preferred=0.254mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
   Violation between Hole Size Constraint: (3mm > 2.54mm) Pad M1-16(104.651mm,98.5mm) on Multi-Layer Actual Hole Size = 3mm
   Violation between Hole Size Constraint: (3mm > 2.54mm) Pad M1-17(83mm,111mm) on Multi-Layer Actual Hole Size = 3mm
   Violation between Hole Size Constraint: (3mm > 2.54mm) Pad M2-17(39.034mm,61.23mm) on Multi-Layer Actual Hole Size = 3mm
   Violation between Hole Size Constraint: (3mm > 2.54mm) Pad M2-16(39.034mm,86.23mm) on Multi-Layer Actual Hole Size = 3mm
   Violation between Hole Size Constraint: (3mm > 2.54mm) Pad M3-16(81.425mm,37.441mm) on Multi-Layer Actual Hole Size = 3mm
   Violation between Hole Size Constraint: (3mm > 2.54mm) Pad M3-17(103.075mm,49.941mm) on Multi-Layer Actual Hole Size = 3mm
Rule Violations :6

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.128mm < 0.254mm) Between Pad USB1-1(70.263mm,113.225mm) on Top Layer And Pad USB1-6(71.315mm,113.803mm) on Multi-Layer [Top Solder] Mask Sliver [0.128mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.128mm < 0.254mm) Between Pad USB1-5(68.011mm,111.925mm) on Top Layer And Pad USB1-6(66.985mm,111.303mm) on Multi-Layer [Top Solder] Mask Sliver [0.128mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad UART1-2(72.204mm,109.714mm) on Top Layer And Pad UART1-1(72.637mm,109.964mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.183mm < 0.254mm) Between Pad UART1-28(73.764mm,109.662mm) on Top Layer And Pad UART1-1(72.637mm,109.964mm) on Top Layer [Top Solder] Mask Sliver [0.183mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad UART1-3(71.771mm,109.464mm) on Top Layer And Pad UART1-2(72.204mm,109.714mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad UART1-4(71.338mm,109.214mm) on Top Layer And Pad UART1-3(71.771mm,109.464mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad UART1-5(70.904mm,108.964mm) on Top Layer And Pad UART1-4(71.338mm,109.214mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad UART1-6(70.471mm,108.714mm) on Top Layer And Pad UART1-5(70.904mm,108.964mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad UART1-7(70.038mm,108.464mm) on Top Layer And Pad UART1-6(70.471mm,108.714mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.183mm < 0.254mm) Between Pad UART1-8(69.736mm,107.337mm) on Top Layer And Pad UART1-7(70.038mm,108.464mm) on Top Layer [Top Solder] Mask Sliver [0.183mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad UART1-9(69.986mm,106.904mm) on Top Layer And Pad UART1-8(69.736mm,107.337mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad UART1-10(70.236mm,106.471mm) on Top Layer And Pad UART1-9(69.986mm,106.904mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad UART1-11(70.486mm,106.037mm) on Top Layer And Pad UART1-10(70.236mm,106.471mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad UART1-12(70.736mm,105.604mm) on Top Layer And Pad UART1-11(70.486mm,106.037mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad UART1-13(70.986mm,105.171mm) on Top Layer And Pad UART1-12(70.736mm,105.604mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad UART1-14(71.236mm,104.738mm) on Top Layer And Pad UART1-13(70.986mm,105.171mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.183mm < 0.254mm) Between Pad UART1-15(72.363mm,104.436mm) on Top Layer And Pad UART1-14(71.236mm,104.738mm) on Top Layer [Top Solder] Mask Sliver [0.183mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad UART1-16(72.796mm,104.686mm) on Top Layer And Pad UART1-15(72.363mm,104.436mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad UART1-17(73.229mm,104.936mm) on Top Layer And Pad UART1-16(72.796mm,104.686mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad UART1-18(73.663mm,105.186mm) on Top Layer And Pad UART1-17(73.229mm,104.936mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad UART1-19(74.096mm,105.436mm) on Top Layer And Pad UART1-18(73.663mm,105.186mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad UART1-20(74.529mm,105.686mm) on Top Layer And Pad UART1-19(74.096mm,105.436mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad UART1-21(74.962mm,105.936mm) on Top Layer And Pad UART1-20(74.529mm,105.686mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.183mm < 0.254mm) Between Pad UART1-22(75.264mm,107.063mm) on Top Layer And Pad UART1-21(74.962mm,105.936mm) on Top Layer [Top Solder] Mask Sliver [0.183mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad UART1-23(75.014mm,107.496mm) on Top Layer And Pad UART1-22(75.264mm,107.063mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad UART1-24(74.764mm,107.929mm) on Top Layer And Pad UART1-23(75.014mm,107.496mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad UART1-25(74.514mm,108.362mm) on Top Layer And Pad UART1-24(74.764mm,107.929mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad UART1-26(74.264mm,108.796mm) on Top Layer And Pad UART1-25(74.514mm,108.362mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad UART1-27(74.014mm,109.229mm) on Top Layer And Pad UART1-26(74.264mm,108.796mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad UART1-28(73.764mm,109.662mm) on Top Layer And Pad UART1-27(74.014mm,109.229mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.239mm < 0.254mm) Between Via (70.5mm,98mm) from Top Layer to Bottom Layer And Pad T1-3(71.696mm,98.663mm) on Top Layer [Top Solder] Mask Sliver [0.239mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.117mm < 0.254mm) Between Pad USB1-2(69.7mm,112.9mm) on Top Layer And Pad USB1-1(70.263mm,113.225mm) on Top Layer [Top Solder] Mask Sliver [0.117mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.117mm < 0.254mm) Between Pad USB1-3(69.137mm,112.575mm) on Top Layer And Pad USB1-2(69.7mm,112.9mm) on Top Layer [Top Solder] Mask Sliver [0.117mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.117mm < 0.254mm) Between Pad USB1-4(68.574mm,112.25mm) on Top Layer And Pad USB1-3(69.137mm,112.575mm) on Top Layer [Top Solder] Mask Sliver [0.117mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.117mm < 0.254mm) Between Pad USB1-5(68.011mm,111.925mm) on Top Layer And Pad USB1-4(68.574mm,112.25mm) on Top Layer [Top Solder] Mask Sliver [0.117mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad MUX1-2(103.08mm,74.375mm) on Top Layer And Pad MUX1-1(103.08mm,73.725mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad MUX1-3(103.08mm,75.025mm) on Top Layer And Pad MUX1-2(103.08mm,74.375mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad MUX1-4(103.08mm,75.675mm) on Top Layer And Pad MUX1-3(103.08mm,75.025mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad MUX1-5(103.08mm,76.325mm) on Top Layer And Pad MUX1-4(103.08mm,75.675mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad MUX1-6(103.08mm,76.975mm) on Top Layer And Pad MUX1-5(103.08mm,76.325mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad MUX1-7(103.08mm,77.625mm) on Top Layer And Pad MUX1-6(103.08mm,76.975mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad MUX1-8(103.08mm,78.275mm) on Top Layer And Pad MUX1-7(103.08mm,77.625mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad MUX1-9(103.08mm,78.925mm) on Top Layer And Pad MUX1-8(103.08mm,78.275mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad MUX1-10(103.08mm,79.575mm) on Top Layer And Pad MUX1-9(103.08mm,78.925mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad MUX1-11(103.08mm,80.225mm) on Top Layer And Pad MUX1-10(103.08mm,79.575mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad MUX1-12(103.08mm,80.875mm) on Top Layer And Pad MUX1-11(103.08mm,80.225mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad MUX1-14(96.12mm,80.225mm) on Top Layer And Pad MUX1-13(96.12mm,80.875mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad MUX1-15(96.12mm,79.575mm) on Top Layer And Pad MUX1-14(96.12mm,80.225mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad MUX1-16(96.12mm,78.925mm) on Top Layer And Pad MUX1-15(96.12mm,79.575mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad MUX1-17(96.12mm,78.275mm) on Top Layer And Pad MUX1-16(96.12mm,78.925mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad MUX1-18(96.12mm,77.625mm) on Top Layer And Pad MUX1-17(96.12mm,78.275mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad MUX1-19(96.12mm,76.975mm) on Top Layer And Pad MUX1-18(96.12mm,77.625mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad MUX1-20(96.12mm,76.325mm) on Top Layer And Pad MUX1-19(96.12mm,76.975mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad MUX1-21(96.12mm,75.675mm) on Top Layer And Pad MUX1-20(96.12mm,76.325mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad MUX1-22(96.12mm,75.025mm) on Top Layer And Pad MUX1-21(96.12mm,75.675mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad MUX1-23(96.12mm,74.375mm) on Top Layer And Pad MUX1-22(96.12mm,75.025mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad MUX1-24(96.12mm,73.725mm) on Top Layer And Pad MUX1-23(96.12mm,74.375mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad LRG2-2(109.7mm,74.525mm) on Top Layer And Pad LRG2-3(109.05mm,74.525mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad LRG2-1(110.35mm,74.525mm) on Top Layer And Pad LRG2-2(109.7mm,74.525mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad RGB4-2(43.684mm,51.194mm) on Top Layer And Pad RGB4-1(42.984mm,49.981mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad RGB4-4(40.516mm,51.406mm) on Top Layer And Pad RGB4-3(41.216mm,52.619mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad RGB3-2(72.354mm,32.514mm) on Top Layer And Pad RGB3-1(71.141mm,33.214mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad RGB3-4(72.566mm,35.682mm) on Top Layer And Pad RGB3-3(73.779mm,34.982mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad RGB2-2(111.306mm,55.784mm) on Top Layer And Pad RGB2-1(112.519mm,55.084mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad RGB2-4(111.094mm,52.616mm) on Top Layer And Pad RGB2-3(109.881mm,53.316mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad RGB1-2(109.781mm,95.784mm) on Top Layer And Pad RGB1-1(110.994mm,96.484mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad RGB1-4(112.419mm,94.016mm) on Top Layer And Pad RGB1-3(111.206mm,93.316mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.077mm < 0.254mm) Between Pad MPU1-24(74.2mm,75.35mm) on Top Layer And Pad MPU1-1(73.65mm,74.8mm) on Top Layer [Top Solder] Mask Sliver [0.077mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.077mm < 0.254mm) Between Pad MPU1-7(74.2mm,72.25mm) on Top Layer And Pad MPU1-6(73.65mm,72.8mm) on Top Layer [Top Solder] Mask Sliver [0.077mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.077mm < 0.254mm) Between Pad MPU1-13(76.75mm,72.8mm) on Top Layer And Pad MPU1-12(76.2mm,72.25mm) on Top Layer [Top Solder] Mask Sliver [0.077mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.077mm < 0.254mm) Between Pad MPU1-19(76.2mm,75.35mm) on Top Layer And Pad MPU1-18(76.75mm,74.8mm) on Top Layer [Top Solder] Mask Sliver [0.077mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.121mm < 0.254mm) Between Via (63mm,92.6mm) from Top Layer to Bottom Layer And Pad ESP1-24(64.214mm,91.876mm) on Top Layer [Top Solder] Mask Sliver [0.121mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.09mm < 0.254mm) Between Via (63mm,92.6mm) from Top Layer to Bottom Layer And Pad ESP1-23(63.114mm,91.241mm) on Top Layer [Top Solder] Mask Sliver [0.09mm]
Rule Violations :73

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Arc (76.542mm,114.914mm) on Top Overlay And Pad DA1-1(75.85mm,114.514mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Arc (111.1mm,74.525mm) on Top Overlay And Pad C19-1(112mm,74.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (42.746mm,51.62mm) on Top Overlay And Pad RGB4-2(43.684mm,51.194mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Arc (42.746mm,51.62mm) on Top Overlay And Pad RGB4-1(42.984mm,49.981mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Arc (42.746mm,51.62mm) on Top Overlay And Pad RGB4-3(41.216mm,52.619mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (72.779mm,33.452mm) on Top Overlay And Pad RGB3-2(72.354mm,32.514mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Arc (72.779mm,33.452mm) on Top Overlay And Pad RGB3-1(71.141mm,33.214mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Arc (72.779mm,33.452mm) on Top Overlay And Pad RGB3-3(73.779mm,34.982mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Arc (110.88mm,54.846mm) on Top Overlay And Pad RGB2-3(109.881mm,53.316mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (110.88mm,54.846mm) on Top Overlay And Pad RGB2-2(111.306mm,55.784mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Arc (110.88mm,54.846mm) on Top Overlay And Pad RGB2-1(112.519mm,55.084mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Arc (110.38mm,94.946mm) on Top Overlay And Pad RGB1-3(111.206mm,93.316mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (110.38mm,94.946mm) on Top Overlay And Pad RGB1-2(109.781mm,95.784mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Arc (110.38mm,94.946mm) on Top Overlay And Pad RGB1-1(110.994mm,96.484mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (61.515mm,43.845mm)(71.215mm,38.245mm) on Top Overlay And Pad SW2-(69.688mm,40.281mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (56.479mm,57.722mm)(75.965mm,46.472mm) on Top Overlay And Pad SW2-12(73.498mm,46.88mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (56.479mm,57.722mm)(75.965mm,46.472mm) on Top Overlay And Pad SW2-11(71.299mm,48.15mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (61.515mm,43.845mm)(71.215mm,38.245mm) on Top Overlay And Pad SW2-10(67.489mm,41.551mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (61.515mm,43.845mm)(71.215mm,38.245mm) on Top Overlay And Pad SW2-(65.289mm,42.821mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (61.515mm,43.845mm)(71.215mm,38.245mm) on Top Overlay And Pad SW2-7(63.089mm,44.091mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (56.479mm,57.722mm)(75.965mm,46.472mm) on Top Overlay And Pad SW2-9(69.099mm,49.42mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (56.479mm,57.722mm)(75.965mm,46.472mm) on Top Overlay And Pad SW2-8(66.899mm,50.69mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (56.479mm,57.722mm)(75.965mm,46.472mm) on Top Overlay And Pad SW2-6(64.699mm,51.96mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (56.479mm,57.722mm)(75.965mm,46.472mm) on Top Overlay And Pad SW2-5(62.5mm,53.23mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (56.479mm,57.722mm)(75.965mm,46.472mm) on Top Overlay And Pad SW2-3(60.3mm,54.5mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (56.479mm,57.722mm)(75.965mm,46.472mm) on Top Overlay And Pad SW2-2(58.1mm,55.77mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (51.729mm,49.495mm)(61.515mm,43.845mm) on Top Overlay And Pad SW2-1(54.29mm,49.171mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (51.729mm,49.495mm)(61.515mm,43.845mm) on Top Overlay And Pad SW2-(56.49mm,47.901mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (51.729mm,49.495mm)(61.515mm,43.845mm) on Top Overlay And Pad SW2-4(58.69mm,46.631mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (51.729mm,49.495mm)(61.515mm,43.845mm) on Top Overlay And Pad SW2-(60.889mm,45.361mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.142mm < 0.254mm) Between Track (82.667mm,81.613mm)(82.9mm,80.746mm) on Top Overlay And Pad M1-1(81.482mm,80.831mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.142mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.142mm < 0.254mm) Between Track (81.397mm,79.414mm)(82.265mm,79.646mm) on Top Overlay And Pad M1-1(81.482mm,80.831mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.142mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.053mm < 0.254mm) Between Text "M1" (78.8mm,83.4mm) on Top Overlay And Pad M1-2(79.282mm,82.101mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.053mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.142mm < 0.254mm) Between Track (64.65mm,75.635mm)(65.285mm,76.27mm) on Top Overlay And Pad M2-1(65.92mm,75mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.142mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.142mm < 0.254mm) Between Track (66.555mm,76.27mm)(67.19mm,75.635mm) on Top Overlay And Pad M2-1(65.92mm,75mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.142mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.142mm < 0.254mm) Between Track (76.29mm,66.255mm)(76.522mm,67.123mm) on Top Overlay And Pad M3-1(77.707mm,66.34mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.142mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.142mm < 0.254mm) Between Track (76.925mm,65.155mm)(77.792mm,64.923mm) on Top Overlay And Pad M3-1(77.707mm,66.34mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.142mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Track (66.351mm,109.832mm)(72.906mm,113.616mm) on Top Overlay And Pad USB1-6(71.315mm,113.803mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Track (66.351mm,109.832mm)(72.906mm,113.616mm) on Top Overlay And Pad USB1-6(66.985mm,111.303mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Track (71.272mm,118.275mm)(72.466mm,116.207mm) on Top Overlay And Pad USB1-6(70.831mm,116.642mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Track (63.133mm,113.576mm)(64.327mm,111.508mm) on Top Overlay And Pad USB1-6(64.768mm,113.142mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Track (107.998mm,72.671mm)(109.398mm,72.671mm) on Bottom Overlay And Pad US1-2(106.9mm,72.64mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Track (107.998mm,72.671mm)(107.998mm,73.471mm) on Bottom Overlay And Pad US1-2(106.9mm,72.64mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "R45" (109.298mm,71.771mm) on Bottom Overlay And Pad US1-2(106.9mm,72.64mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Track (107.998mm,75.271mm)(107.998mm,74.471mm) on Bottom Overlay And Pad US1-1(106.9mm,75.18mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Track (107.998mm,75.271mm)(109.398mm,75.271mm) on Bottom Overlay And Pad US1-1(106.9mm,75.18mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (110.424mm,91.356mm)(111.117mm,91.756mm) on Top Overlay And Pad R13-2(111.337mm,91.075mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (110.424mm,91.356mm)(111.124mm,90.144mm) on Top Overlay And Pad R13-2(111.337mm,91.075mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (111.124mm,90.144mm)(111.817mm,90.544mm) on Top Overlay And Pad R13-2(111.337mm,91.075mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (111.983mm,92.256mm)(112.676mm,92.656mm) on Top Overlay And Pad R13-1(112.463mm,91.725mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (112.683mm,91.044mm)(113.376mm,91.444mm) on Top Overlay And Pad R13-1(112.463mm,91.725mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (112.676mm,92.656mm)(113.376mm,91.444mm) on Top Overlay And Pad R13-1(112.463mm,91.725mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (108.287mm,91.169mm)(108.98mm,91.569mm) on Top Overlay And Pad R14-2(108.5mm,92.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (107.587mm,92.381mm)(108.28mm,92.781mm) on Top Overlay And Pad R14-2(108.5mm,92.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (107.587mm,92.381mm)(108.287mm,91.169mm) on Top Overlay And Pad R14-2(108.5mm,92.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (109.846mm,92.069mm)(110.539mm,92.469mm) on Top Overlay And Pad R14-1(109.626mm,92.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (109.839mm,93.681mm)(110.539mm,92.469mm) on Top Overlay And Pad R14-1(109.626mm,92.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (109.146mm,93.281mm)(109.839mm,93.681mm) on Top Overlay And Pad R14-1(109.626mm,92.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (109.156mm,94.617mm)(109.556mm,93.924mm) on Top Overlay And Pad R15-2(108.625mm,94.137mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (107.944mm,93.917mm)(108.344mm,93.224mm) on Top Overlay And Pad R15-2(108.625mm,94.137mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (108.344mm,93.224mm)(109.556mm,93.924mm) on Top Overlay And Pad R15-2(108.625mm,94.137mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (107.044mm,95.476mm)(107.444mm,94.783mm) on Top Overlay And Pad R15-1(107.975mm,95.263mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (108.256mm,96.176mm)(108.656mm,95.483mm) on Top Overlay And Pad R15-1(107.975mm,95.263mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (107.044mm,95.476mm)(108.256mm,96.176mm) on Top Overlay And Pad R15-1(107.975mm,95.263mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (67.969mm,97.913mm)(68.369mm,97.22mm) on Top Overlay And Pad R52-2(68.9mm,97.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (69.181mm,98.613mm)(69.581mm,97.92mm) on Top Overlay And Pad R52-2(68.9mm,97.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (67.969mm,97.913mm)(69.181mm,98.613mm) on Top Overlay And Pad R52-2(68.9mm,97.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (69.269mm,95.661mm)(70.481mm,96.361mm) on Top Overlay And Pad R52-1(69.55mm,96.574mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (70.081mm,97.054mm)(70.481mm,96.361mm) on Top Overlay And Pad R52-1(69.55mm,96.574mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (68.869mm,96.354mm)(69.269mm,95.661mm) on Top Overlay And Pad R52-1(69.55mm,96.574mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (108.344mm,55.683mm)(108.744mm,56.376mm) on Top Overlay And Pad R17-2(109.025mm,55.463mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (109.556mm,54.983mm)(109.956mm,55.676mm) on Top Overlay And Pad R17-2(109.025mm,55.463mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (108.744mm,56.376mm)(109.956mm,55.676mm) on Top Overlay And Pad R17-2(109.025mm,55.463mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (108.656mm,53.424mm)(109.056mm,54.117mm) on Top Overlay And Pad R17-1(108.375mm,54.337mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (107.444mm,54.124mm)(108.656mm,53.424mm) on Top Overlay And Pad R17-1(108.375mm,54.337mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (107.444mm,54.124mm)(107.844mm,54.817mm) on Top Overlay And Pad R17-1(108.375mm,54.337mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (76.283mm,102.044mm)(76.976mm,102.444mm) on Top Overlay And Pad R48-2(76.063mm,102.725mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (76.276mm,103.656mm)(76.976mm,102.444mm) on Top Overlay And Pad R48-2(76.063mm,102.725mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (75.583mm,103.256mm)(76.276mm,103.656mm) on Top Overlay And Pad R48-2(76.063mm,102.725mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (74.024mm,102.356mm)(74.717mm,102.756mm) on Top Overlay And Pad R48-1(74.937mm,102.075mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (74.024mm,102.356mm)(74.724mm,101.144mm) on Top Overlay And Pad R48-1(74.937mm,102.075mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (74.724mm,101.144mm)(75.417mm,101.544mm) on Top Overlay And Pad R48-1(74.937mm,102.075mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (76.124mm,98.744mm)(76.817mm,99.144mm) on Top Overlay And Pad R47-2(76.337mm,99.675mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (75.424mm,99.956mm)(76.117mm,100.356mm) on Top Overlay And Pad R47-2(76.337mm,99.675mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (75.424mm,99.956mm)(76.124mm,98.744mm) on Top Overlay And Pad R47-2(76.337mm,99.675mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (77.676mm,101.256mm)(78.376mm,100.044mm) on Top Overlay And Pad R47-1(77.463mm,100.325mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (77.683mm,99.644mm)(78.376mm,100.044mm) on Top Overlay And Pad R47-1(77.463mm,100.325mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (76.983mm,100.856mm)(77.676mm,101.256mm) on Top Overlay And Pad R47-1(77.463mm,100.325mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.244mm < 0.254mm) Between Track (66.351mm,109.832mm)(72.906mm,113.616mm) on Top Overlay And Pad USB1-1(70.263mm,113.225mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.244mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.244mm < 0.254mm) Between Track (66.351mm,109.832mm)(72.906mm,113.616mm) on Top Overlay And Pad USB1-2(69.7mm,112.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.244mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Text "USB1" (67.7mm,112.9mm) on Top Overlay And Pad USB1-2(69.7mm,112.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.244mm < 0.254mm) Between Track (66.351mm,109.832mm)(72.906mm,113.616mm) on Top Overlay And Pad USB1-3(69.137mm,112.575mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.244mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Text "USB1" (67.7mm,112.9mm) on Top Overlay And Pad USB1-3(69.137mm,112.575mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.244mm < 0.254mm) Between Track (66.351mm,109.832mm)(72.906mm,113.616mm) on Top Overlay And Pad USB1-4(68.574mm,112.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.244mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Text "USB1" (67.7mm,112.9mm) on Top Overlay And Pad USB1-4(68.574mm,112.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.244mm < 0.254mm) Between Track (66.351mm,109.832mm)(72.906mm,113.616mm) on Top Overlay And Pad USB1-5(68.011mm,111.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.244mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.254mm) Between Text "USB1" (67.7mm,112.9mm) on Top Overlay And Pad USB1-6(68.666mm,115.392mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.254mm) Between Text "USB1" (67.7mm,112.9mm) on Top Overlay And Pad USB1-6(66.934mm,114.392mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Track (74.41mm,116.078mm)(74.579mm,116.709mm) on Top Overlay And Pad D6-K(73.713mm,116.686mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.188mm < 0.254mm) Between Track (73.275mm,115.919mm)(73.862mm,115.762mm) on Top Overlay And Pad D6-K(73.713mm,116.686mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.188mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Track (76.11mm,116.978mm)(76.279mm,117.609mm) on Top Overlay And Pad D7-K(75.413mm,117.586mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.188mm < 0.254mm) Between Track (74.975mm,116.819mm)(75.562mm,116.662mm) on Top Overlay And Pad D7-K(75.413mm,117.586mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.188mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (64.207mm,108.412mm)(65.593mm,109.212mm) on Top Overlay And Pad C22-2(65.275mm,108.163mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (64.207mm,108.412mm)(65.607mm,105.988mm) on Top Overlay And Pad C22-2(65.275mm,108.163mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (65.593mm,109.212mm)(66.993mm,106.788mm) on Top Overlay And Pad C22-2(65.275mm,108.163mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (64.207mm,108.412mm)(65.607mm,105.988mm) on Top Overlay And Pad C22-1(65.925mm,107.037mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (65.607mm,105.988mm)(66.993mm,106.788mm) on Top Overlay And Pad C22-1(65.925mm,107.037mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (65.593mm,109.212mm)(66.993mm,106.788mm) on Top Overlay And Pad C22-1(65.925mm,107.037mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (79.876mm,116.244mm)(80.576mm,117.456mm) on Top Overlay And Pad R49-2(79.663mm,117.175mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (79.883mm,117.856mm)(80.576mm,117.456mm) on Top Overlay And Pad R49-2(79.663mm,117.175mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (79.183mm,116.644mm)(79.876mm,116.244mm) on Top Overlay And Pad R49-2(79.663mm,117.175mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (77.624mm,117.544mm)(78.317mm,117.144mm) on Top Overlay And Pad R49-1(78.537mm,117.825mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (78.324mm,118.756mm)(79.017mm,118.356mm) on Top Overlay And Pad R49-1(78.537mm,117.825mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (77.624mm,117.544mm)(78.324mm,118.756mm) on Top Overlay And Pad R49-1(78.537mm,117.825mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (78.383mm,115.244mm)(79.076mm,114.844mm) on Top Overlay And Pad R51-2(78.863mm,115.775mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (79.083mm,116.456mm)(79.776mm,116.056mm) on Top Overlay And Pad R51-2(78.863mm,115.775mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (79.076mm,114.844mm)(79.776mm,116.056mm) on Top Overlay And Pad R51-2(78.863mm,115.775mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (77.524mm,117.356mm)(78.217mm,116.956mm) on Top Overlay And Pad R51-1(77.737mm,116.425mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (76.824mm,116.144mm)(77.524mm,117.356mm) on Top Overlay And Pad R51-1(77.737mm,116.425mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (76.824mm,116.144mm)(77.517mm,115.744mm) on Top Overlay And Pad R51-1(77.737mm,116.425mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (75.847mm,112.319mm)(76.453mm,112.669mm) on Top Overlay And Pad DA1-4(77.223mm,112.536mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Track (76.849mm,114.283mm)(77.349mm,113.417mm) on Top Overlay And Pad DA1-4(77.223mm,112.536mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Text "DA1" (76.9mm,110.7mm) on Top Overlay And Pad DA1-4(77.223mm,112.536mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Track (74.251mm,112.783mm)(74.751mm,111.917mm) on Top Overlay And Pad DA1-3(75.577mm,111.586mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (75.847mm,112.319mm)(76.453mm,112.669mm) on Top Overlay And Pad DA1-3(75.577mm,111.586mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Track (74.251mm,112.783mm)(74.751mm,111.917mm) on Top Overlay And Pad DA1-2(74.377mm,113.664mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (75.147mm,113.531mm)(75.407mm,113.681mm) on Top Overlay And Pad DA1-2(74.377mm,113.664mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (75.147mm,113.531mm)(75.407mm,113.681mm) on Top Overlay And Pad DA1-1(75.85mm,114.514mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Track (76.849mm,114.283mm)(77.349mm,113.417mm) on Top Overlay And Pad DA1-1(75.85mm,114.514mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (67.193mm,110.112mm)(68.593mm,107.688mm) on Top Overlay And Pad C21-2(66.875mm,109.063mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (65.807mm,109.312mm)(67.193mm,110.112mm) on Top Overlay And Pad C21-2(66.875mm,109.063mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (65.807mm,109.312mm)(67.207mm,106.888mm) on Top Overlay And Pad C21-2(66.875mm,109.063mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (67.207mm,106.888mm)(68.593mm,107.688mm) on Top Overlay And Pad C21-1(67.525mm,107.937mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (67.193mm,110.112mm)(68.593mm,107.688mm) on Top Overlay And Pad C21-1(67.525mm,107.937mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (65.807mm,109.312mm)(67.207mm,106.888mm) on Top Overlay And Pad C21-1(67.525mm,107.937mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (68.456mm,107.276mm)(68.856mm,106.583mm) on Top Overlay And Pad R50-2(68.175mm,106.363mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (67.244mm,106.576mm)(68.456mm,107.276mm) on Top Overlay And Pad R50-2(68.175mm,106.363mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (67.244mm,106.576mm)(67.644mm,105.883mm) on Top Overlay And Pad R50-2(68.175mm,106.363mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (68.144mm,105.017mm)(68.544mm,104.324mm) on Top Overlay And Pad R50-1(68.825mm,105.237mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (69.356mm,105.717mm)(69.756mm,105.024mm) on Top Overlay And Pad R50-1(68.825mm,105.237mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (68.544mm,104.324mm)(69.756mm,105.024mm) on Top Overlay And Pad R50-1(68.825mm,105.237mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (108.4mm,71.5mm)(109.2mm,71.5mm) on Top Overlay And Pad LRG2-4(109.05mm,72.275mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (110.2mm,71.5mm)(111mm,71.5mm) on Top Overlay And Pad LRG2-5(110.35mm,72.275mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (108.4mm,75.3mm)(109.2mm,75.3mm) on Top Overlay And Pad LRG2-3(109.05mm,74.525mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (110.2mm,75.3mm)(111mm,75.3mm) on Top Overlay And Pad LRG2-1(110.35mm,74.525mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.112mm,50.254mm)(44.012mm,51.812mm) on Top Overlay And Pad RGB4-1(42.984mm,49.981mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (41.746mm,49.888mm)(43.112mm,50.254mm) on Top Overlay And Pad RGB4-1(42.984mm,49.981mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (40.688mm,51.654mm)(43.112mm,50.254mm) on Top Overlay And Pad RGB4-1(42.984mm,49.981mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (40.188mm,50.788mm)(41.746mm,49.888mm) on Top Overlay And Pad RGB4-1(42.984mm,49.981mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (43.112mm,50.254mm)(44.012mm,51.812mm) on Top Overlay And Pad RGB4-2(43.684mm,51.194mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (41.588mm,53.212mm)(44.012mm,51.812mm) on Top Overlay And Pad RGB4-2(43.684mm,51.194mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (40.188mm,50.788mm)(41.588mm,53.212mm) on Top Overlay And Pad RGB4-3(41.216mm,52.619mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (41.588mm,53.212mm)(44.012mm,51.812mm) on Top Overlay And Pad RGB4-3(41.216mm,52.619mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (40.688mm,51.654mm)(43.112mm,50.254mm) on Top Overlay And Pad RGB4-4(40.516mm,51.406mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (40.188mm,50.788mm)(41.746mm,49.888mm) on Top Overlay And Pad RGB4-4(40.516mm,51.406mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (40.188mm,50.788mm)(41.588mm,53.212mm) on Top Overlay And Pad RGB4-4(40.516mm,51.406mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (71.413mm,33.086mm)(72.972mm,32.186mm) on Top Overlay And Pad RGB3-1(71.141mm,33.214mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (71.413mm,33.086mm)(72.813mm,35.511mm) on Top Overlay And Pad RGB3-1(71.141mm,33.214mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (71.047mm,34.452mm)(71.947mm,36.011mm) on Top Overlay And Pad RGB3-1(71.141mm,33.214mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (71.047mm,34.452mm)(71.413mm,33.086mm) on Top Overlay And Pad RGB3-1(71.141mm,33.214mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (71.413mm,33.086mm)(72.972mm,32.186mm) on Top Overlay And Pad RGB3-2(72.354mm,32.514mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (72.972mm,32.186mm)(74.372mm,34.611mm) on Top Overlay And Pad RGB3-2(72.354mm,32.514mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (71.947mm,36.011mm)(74.372mm,34.611mm) on Top Overlay And Pad RGB3-3(73.779mm,34.982mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (72.972mm,32.186mm)(74.372mm,34.611mm) on Top Overlay And Pad RGB3-3(73.779mm,34.982mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (71.413mm,33.086mm)(72.813mm,35.511mm) on Top Overlay And Pad RGB3-4(72.566mm,35.682mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (71.047mm,34.452mm)(71.947mm,36.011mm) on Top Overlay And Pad RGB3-4(72.566mm,35.682mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (71.947mm,36.011mm)(74.372mm,34.611mm) on Top Overlay And Pad RGB3-4(72.566mm,35.682mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (112.246mm,55.212mm)(112.612mm,53.846mm) on Top Overlay And Pad RGB2-1(112.519mm,55.084mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (110.688mm,56.112mm)(112.246mm,55.212mm) on Top Overlay And Pad RGB2-1(112.519mm,55.084mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (110.846mm,52.788mm)(112.246mm,55.212mm) on Top Overlay And Pad RGB2-1(112.519mm,55.084mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (111.712mm,52.288mm)(112.612mm,53.846mm) on Top Overlay And Pad RGB2-1(112.519mm,55.084mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (110.688mm,56.112mm)(112.246mm,55.212mm) on Top Overlay And Pad RGB2-2(111.306mm,55.784mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (109.288mm,53.688mm)(110.688mm,56.112mm) on Top Overlay And Pad RGB2-2(111.306mm,55.784mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Track (109.383mm,52.156mm)(110.076mm,51.756mm) on Top Overlay And Pad RGB2-3(109.881mm,53.316mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (109.288mm,53.688mm)(111.712mm,52.288mm) on Top Overlay And Pad RGB2-3(109.881mm,53.316mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (109.288mm,53.688mm)(110.688mm,56.112mm) on Top Overlay And Pad RGB2-3(109.881mm,53.316mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Track (109.383mm,52.156mm)(110.076mm,51.756mm) on Top Overlay And Pad RGB2-4(111.094mm,52.616mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Track (109.376mm,50.544mm)(110.076mm,51.756mm) on Top Overlay And Pad RGB2-4(111.094mm,52.616mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (110.846mm,52.788mm)(112.246mm,55.212mm) on Top Overlay And Pad RGB2-4(111.094mm,52.616mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (111.712mm,52.288mm)(112.612mm,53.846mm) on Top Overlay And Pad RGB2-4(111.094mm,52.616mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (109.288mm,53.688mm)(111.712mm,52.288mm) on Top Overlay And Pad RGB2-4(111.094mm,52.616mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (112.112mm,95.946mm)(113.012mm,94.388mm) on Top Overlay And Pad RGB1-1(110.994mm,96.484mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (110.746mm,96.312mm)(112.112mm,95.946mm) on Top Overlay And Pad RGB1-1(110.994mm,96.484mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (110.746mm,96.312mm)(112.146mm,93.888mm) on Top Overlay And Pad RGB1-1(110.994mm,96.484mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (109.188mm,95.412mm)(110.746mm,96.312mm) on Top Overlay And Pad RGB1-1(110.994mm,96.484mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (109.188mm,95.412mm)(110.588mm,92.988mm) on Top Overlay And Pad RGB1-2(109.781mm,95.784mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (109.188mm,95.412mm)(110.746mm,96.312mm) on Top Overlay And Pad RGB1-2(109.781mm,95.784mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Track (111.983mm,92.256mm)(112.676mm,92.656mm) on Top Overlay And Pad RGB1-3(111.206mm,93.316mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (110.588mm,92.988mm)(113.012mm,94.388mm) on Top Overlay And Pad RGB1-3(111.206mm,93.316mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (109.188mm,95.412mm)(110.588mm,92.988mm) on Top Overlay And Pad RGB1-3(111.206mm,93.316mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Track (111.983mm,92.256mm)(112.676mm,92.656mm) on Top Overlay And Pad RGB1-4(112.419mm,94.016mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (112.112mm,95.946mm)(113.012mm,94.388mm) on Top Overlay And Pad RGB1-4(112.419mm,94.016mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Track (112.676mm,92.656mm)(113.376mm,91.444mm) on Top Overlay And Pad RGB1-4(112.419mm,94.016mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (110.746mm,96.312mm)(112.146mm,93.888mm) on Top Overlay And Pad RGB1-4(112.419mm,94.016mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (110.588mm,92.988mm)(113.012mm,94.388mm) on Top Overlay And Pad RGB1-4(112.419mm,94.016mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (107.3mm,80.2mm)(107.3mm,81.6mm) on Top Overlay And Pad R46-2(107.95mm,80.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (107.3mm,80.2mm)(108.1mm,80.2mm) on Top Overlay And Pad R46-2(107.95mm,80.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (107.3mm,81.6mm)(108.1mm,81.6mm) on Top Overlay And Pad R46-2(107.95mm,80.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (109.9mm,80.2mm)(109.9mm,81.6mm) on Top Overlay And Pad R46-1(109.25mm,80.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (109.1mm,80.2mm)(109.9mm,80.2mm) on Top Overlay And Pad R46-1(109.25mm,80.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (109.1mm,81.6mm)(109.9mm,81.6mm) on Top Overlay And Pad R46-1(109.25mm,80.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (109.9mm,78.6mm)(109.9mm,80mm) on Top Overlay And Pad R43-2(109.25mm,79.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (109.1mm,78.6mm)(109.9mm,78.6mm) on Top Overlay And Pad R43-2(109.25mm,79.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (109.1mm,80mm)(109.9mm,80mm) on Top Overlay And Pad R43-2(109.25mm,79.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (107.3mm,78.6mm)(107.3mm,80mm) on Top Overlay And Pad R43-1(107.95mm,79.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (107.3mm,78.6mm)(108.1mm,78.6mm) on Top Overlay And Pad R43-1(107.95mm,79.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (107.3mm,80mm)(108.1mm,80mm) on Top Overlay And Pad R43-1(107.95mm,79.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (36.844mm,51.824mm)(37.244mm,52.517mm) on Top Overlay And Pad R24-2(37.775mm,52.037mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (36.844mm,51.824mm)(38.056mm,51.124mm) on Top Overlay And Pad R24-2(37.775mm,52.037mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (38.056mm,51.124mm)(38.456mm,51.817mm) on Top Overlay And Pad R24-2(37.775mm,52.037mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (37.744mm,53.383mm)(38.144mm,54.076mm) on Top Overlay And Pad R24-1(38.425mm,53.163mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (38.956mm,52.683mm)(39.356mm,53.376mm) on Top Overlay And Pad R24-1(38.425mm,53.163mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (38.144mm,54.076mm)(39.356mm,53.376mm) on Top Overlay And Pad R24-1(38.425mm,53.163mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (37.424mm,54.944mm)(38.124mm,56.156mm) on Top Overlay And Pad R23-2(38.337mm,55.225mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (37.424mm,54.944mm)(38.117mm,54.544mm) on Top Overlay And Pad R23-2(38.337mm,55.225mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (38.124mm,56.156mm)(38.817mm,55.756mm) on Top Overlay And Pad R23-2(38.337mm,55.225mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (38.983mm,54.044mm)(39.676mm,53.644mm) on Top Overlay And Pad R23-1(39.463mm,54.575mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (39.676mm,53.644mm)(40.376mm,54.856mm) on Top Overlay And Pad R23-1(39.463mm,54.575mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (39.683mm,55.256mm)(40.376mm,54.856mm) on Top Overlay And Pad R23-1(39.463mm,54.575mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (45.683mm,52.344mm)(46.376mm,51.944mm) on Top Overlay And Pad R22-2(46.163mm,52.875mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (46.383mm,53.556mm)(47.076mm,53.156mm) on Top Overlay And Pad R22-2(46.163mm,52.875mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (46.376mm,51.944mm)(47.076mm,53.156mm) on Top Overlay And Pad R22-2(46.163mm,52.875mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (44.824mm,54.456mm)(45.517mm,54.056mm) on Top Overlay And Pad R22-1(45.037mm,53.525mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (44.124mm,53.244mm)(44.824mm,54.456mm) on Top Overlay And Pad R22-1(45.037mm,53.525mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (44.124mm,53.244mm)(44.817mm,52.844mm) on Top Overlay And Pad R22-1(45.037mm,53.525mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (74.383mm,36.644mm)(75.076mm,36.244mm) on Top Overlay And Pad R21-2(74.863mm,37.175mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (75.083mm,37.856mm)(75.776mm,37.456mm) on Top Overlay And Pad R21-2(74.863mm,37.175mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (75.076mm,36.244mm)(75.776mm,37.456mm) on Top Overlay And Pad R21-2(74.863mm,37.175mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (73.524mm,38.756mm)(74.217mm,38.356mm) on Top Overlay And Pad R21-1(73.737mm,37.825mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (72.824mm,37.544mm)(73.517mm,37.144mm) on Top Overlay And Pad R21-1(73.737mm,37.825mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (72.824mm,37.544mm)(73.524mm,38.756mm) on Top Overlay And Pad R21-1(73.737mm,37.825mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (77.346mm,33.319mm)(78.039mm,32.919mm) on Top Overlay And Pad R20-2(77.826mm,33.85mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (78.039mm,32.919mm)(78.739mm,34.131mm) on Top Overlay And Pad R20-2(77.826mm,33.85mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (78.046mm,34.531mm)(78.739mm,34.131mm) on Top Overlay And Pad R20-2(77.826mm,33.85mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (75.787mm,34.219mm)(76.48mm,33.819mm) on Top Overlay And Pad R20-1(76.7mm,34.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (75.787mm,34.219mm)(76.487mm,35.431mm) on Top Overlay And Pad R20-1(76.7mm,34.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (76.487mm,35.431mm)(77.18mm,35.031mm) on Top Overlay And Pad R20-1(76.7mm,34.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (75.983mm,30.944mm)(76.676mm,30.544mm) on Top Overlay And Pad R19-2(76.463mm,31.475mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (76.683mm,32.156mm)(77.376mm,31.756mm) on Top Overlay And Pad R19-2(76.463mm,31.475mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (76.676mm,30.544mm)(77.376mm,31.756mm) on Top Overlay And Pad R19-2(76.463mm,31.475mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (74.424mm,31.844mm)(75.117mm,31.444mm) on Top Overlay And Pad R19-1(75.337mm,32.125mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (75.124mm,33.056mm)(75.817mm,32.656mm) on Top Overlay And Pad R19-1(75.337mm,32.125mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (74.424mm,31.844mm)(75.124mm,33.056mm) on Top Overlay And Pad R19-1(75.337mm,32.125mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (110.156mm,55.924mm)(110.556mm,56.617mm) on Top Overlay And Pad R18-2(109.875mm,56.837mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (108.944mm,56.624mm)(109.344mm,57.317mm) on Top Overlay And Pad R18-2(109.875mm,56.837mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (108.944mm,56.624mm)(110.156mm,55.924mm) on Top Overlay And Pad R18-2(109.875mm,56.837mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (111.056mm,57.483mm)(111.456mm,58.176mm) on Top Overlay And Pad R18-1(110.525mm,57.963mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (110.244mm,58.876mm)(111.456mm,58.176mm) on Top Overlay And Pad R18-1(110.525mm,57.963mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (109.844mm,58.183mm)(110.244mm,58.876mm) on Top Overlay And Pad R18-1(110.525mm,57.963mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (107.824mm,53.056mm)(108.517mm,52.656mm) on Top Overlay And Pad R16-2(108.037mm,52.125mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (107.124mm,51.844mm)(107.817mm,51.444mm) on Top Overlay And Pad R16-2(108.037mm,52.125mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (107.124mm,51.844mm)(107.824mm,53.056mm) on Top Overlay And Pad R16-2(108.037mm,52.125mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (108.683mm,50.944mm)(109.376mm,50.544mm) on Top Overlay And Pad R16-1(109.163mm,51.475mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (109.383mm,52.156mm)(110.076mm,51.756mm) on Top Overlay And Pad R16-1(109.163mm,51.475mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (109.376mm,50.544mm)(110.076mm,51.756mm) on Top Overlay And Pad R16-1(109.163mm,51.475mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (111.9mm,88mm)(112.7mm,88mm) on Top Overlay And Pad R12-2(112.05mm,88.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (112.7mm,88mm)(112.7mm,89.4mm) on Top Overlay And Pad R12-2(112.05mm,88.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (111.9mm,89.4mm)(112.7mm,89.4mm) on Top Overlay And Pad R12-2(112.05mm,88.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (110.1mm,88mm)(110.9mm,88mm) on Top Overlay And Pad R12-1(110.75mm,88.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (110.1mm,89.4mm)(110.9mm,89.4mm) on Top Overlay And Pad R12-1(110.75mm,88.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (110.1mm,88mm)(110.1mm,89.4mm) on Top Overlay And Pad R12-1(110.75mm,88.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (112mm,62.4mm)(112.8mm,62.4mm) on Top Overlay And Pad R11-2(112.15mm,63.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (112mm,63.8mm)(112.8mm,63.8mm) on Top Overlay And Pad R11-2(112.15mm,63.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (112.8mm,62.4mm)(112.8mm,63.8mm) on Top Overlay And Pad R11-2(112.15mm,63.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (110.2mm,62.4mm)(111mm,62.4mm) on Top Overlay And Pad R11-1(110.85mm,63.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (110.2mm,63.8mm)(111mm,63.8mm) on Top Overlay And Pad R11-1(110.85mm,63.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (110.2mm,62.4mm)(110.2mm,63.8mm) on Top Overlay And Pad R11-1(110.85mm,63.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Track (75.45mm,70mm)(75.45mm,71.6mm) on Top Overlay And Pad MPU1-10(75.4mm,72.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Track (75.45mm,71.6mm)(78.25mm,71.6mm) on Top Overlay And Pad MPU1-10(75.4mm,72.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (75.45mm,71.6mm)(78.25mm,71.6mm) on Top Overlay And Pad MPU1-11(75.8mm,72.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (75.45mm,71.6mm)(78.25mm,71.6mm) on Top Overlay And Pad MPU1-12(76.2mm,72.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (78.25mm,70mm)(78.25mm,71.6mm) on Top Overlay And Pad C27-2(77.5mm,70.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (75.45mm,70mm)(78.25mm,70mm) on Top Overlay And Pad C27-2(77.5mm,70.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (75.45mm,71.6mm)(78.25mm,71.6mm) on Top Overlay And Pad C27-2(77.5mm,70.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (75.45mm,70mm)(75.45mm,71.6mm) on Top Overlay And Pad C27-1(76.2mm,70.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (75.45mm,70mm)(78.25mm,70mm) on Top Overlay And Pad C27-1(76.2mm,70.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (75.45mm,71.6mm)(78.25mm,71.6mm) on Top Overlay And Pad C27-1(76.2mm,70.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Track (69.907mm,58.176mm)(70.907mm,59.908mm) on Top Overlay And Pad C17-2(69.779mm,59.405mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Track (67.136mm,59.776mm)(69.907mm,58.176mm) on Top Overlay And Pad C17-2(69.779mm,59.405mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Track (68.136mm,61.508mm)(70.907mm,59.908mm) on Top Overlay And Pad C17-2(69.779mm,59.405mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Track (67.136mm,59.776mm)(68.136mm,61.508mm) on Top Overlay And Pad C17-1(68.264mm,60.28mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Track (67.136mm,59.776mm)(69.907mm,58.176mm) on Top Overlay And Pad C17-1(68.264mm,60.28mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Track (68.136mm,61.508mm)(70.907mm,59.908mm) on Top Overlay And Pad C17-1(68.264mm,60.28mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (66.647mm,62.83mm)(69.072mm,61.43mm) on Top Overlay And Pad C18-2(68.822mm,62.497mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (69.072mm,61.43mm)(69.872mm,62.815mm) on Top Overlay And Pad C18-2(68.822mm,62.497mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (67.447mm,64.215mm)(69.872mm,62.815mm) on Top Overlay And Pad C18-2(68.822mm,62.497mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (66.647mm,62.83mm)(69.072mm,61.43mm) on Top Overlay And Pad C18-1(67.696mm,63.147mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (66.647mm,62.83mm)(67.447mm,64.215mm) on Top Overlay And Pad C18-1(67.696mm,63.147mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (67.447mm,64.215mm)(69.872mm,62.815mm) on Top Overlay And Pad C18-1(67.696mm,63.147mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (65.281mm,62.464mm)(65.974mm,62.064mm) on Top Overlay And Pad R36-2(65.494mm,61.532mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (64.581mm,61.251mm)(65.281mm,62.464mm) on Top Overlay And Pad R36-2(65.494mm,61.532mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (64.581mm,61.251mm)(65.274mm,60.851mm) on Top Overlay And Pad R36-2(65.494mm,61.532mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (66.14mm,60.351mm)(66.833mm,59.951mm) on Top Overlay And Pad R36-1(66.62mm,60.882mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (66.84mm,61.564mm)(67.533mm,61.164mm) on Top Overlay And Pad R36-1(66.62mm,60.882mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (66.833mm,59.951mm)(67.533mm,61.164mm) on Top Overlay And Pad R36-1(66.62mm,60.882mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (73.476mm,60.157mm)(73.876mm,60.85mm) on Top Overlay And Pad R31-2(73.194mm,61.07mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (72.263mm,60.857mm)(72.663mm,61.55mm) on Top Overlay And Pad R31-2(73.194mm,61.07mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (72.263mm,60.857mm)(73.476mm,60.157mm) on Top Overlay And Pad R31-2(73.194mm,61.07mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (74.376mm,61.716mm)(74.776mm,62.409mm) on Top Overlay And Pad R31-1(73.844mm,62.196mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (73.563mm,63.109mm)(74.776mm,62.409mm) on Top Overlay And Pad R31-1(73.844mm,62.196mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (73.163mm,62.416mm)(73.563mm,63.109mm) on Top Overlay And Pad R31-1(73.844mm,62.196mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (71.3mm,72.1mm)(72.9mm,72.1mm) on Top Overlay And Pad C28-2(72.1mm,72.85mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (71.3mm,72.1mm)(71.3mm,74.9mm) on Top Overlay And Pad C28-2(72.1mm,72.85mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (72.9mm,72.1mm)(72.9mm,74.9mm) on Top Overlay And Pad C28-2(72.1mm,72.85mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (71.3mm,74.9mm)(72.9mm,74.9mm) on Top Overlay And Pad C28-1(72.1mm,74.15mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (71.3mm,72.1mm)(71.3mm,74.9mm) on Top Overlay And Pad C28-1(72.1mm,74.15mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (72.9mm,72.1mm)(72.9mm,74.9mm) on Top Overlay And Pad C28-1(72.1mm,74.15mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (77.6mm,72.1mm)(77.6mm,74.9mm) on Top Overlay And Pad C26-2(78.4mm,74.15mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (77.6mm,74.9mm)(79.2mm,74.9mm) on Top Overlay And Pad C26-2(78.4mm,74.15mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (79.2mm,72.1mm)(79.2mm,74.9mm) on Top Overlay And Pad C26-2(78.4mm,74.15mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (77.6mm,72.1mm)(77.6mm,74.9mm) on Top Overlay And Pad C26-1(78.4mm,72.85mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (77.6mm,72.1mm)(79.2mm,72.1mm) on Top Overlay And Pad C26-1(78.4mm,72.85mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (79.2mm,72.1mm)(79.2mm,74.9mm) on Top Overlay And Pad C26-1(78.4mm,72.85mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (39.607mm,96.388mm)(40.993mm,97.188mm) on Top Overlay And Pad C23-2(39.925mm,97.437mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (38.207mm,98.812mm)(39.607mm,96.388mm) on Top Overlay And Pad C23-2(39.925mm,97.437mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (39.593mm,99.612mm)(40.993mm,97.188mm) on Top Overlay And Pad C23-2(39.925mm,97.437mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (38.207mm,98.812mm)(39.593mm,99.612mm) on Top Overlay And Pad C23-1(39.275mm,98.563mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (38.207mm,98.812mm)(39.607mm,96.388mm) on Top Overlay And Pad C23-1(39.275mm,98.563mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (39.593mm,99.612mm)(40.993mm,97.188mm) on Top Overlay And Pad C23-1(39.275mm,98.563mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (39.807mm,99.712mm)(41.207mm,97.288mm) on Top Overlay And Pad C24-2(41.525mm,98.337mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (41.207mm,97.288mm)(42.593mm,98.088mm) on Top Overlay And Pad C24-2(41.525mm,98.337mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (41.193mm,100.512mm)(42.593mm,98.088mm) on Top Overlay And Pad C24-2(41.525mm,98.337mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (39.807mm,99.712mm)(41.193mm,100.512mm) on Top Overlay And Pad C24-1(40.875mm,99.463mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (39.807mm,99.712mm)(41.207mm,97.288mm) on Top Overlay And Pad C24-1(40.875mm,99.463mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (41.193mm,100.512mm)(42.593mm,98.088mm) on Top Overlay And Pad C24-1(40.875mm,99.463mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (102.4mm,71.2mm)(102.4mm,72mm) on Top Overlay And Pad R41-2(103.1mm,71.35mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (103.8mm,71.2mm)(103.8mm,72mm) on Top Overlay And Pad R41-2(103.1mm,71.35mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (102.4mm,72mm)(103.8mm,72mm) on Top Overlay And Pad R41-2(103.1mm,71.35mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (102.4mm,69.4mm)(102.4mm,70.2mm) on Top Overlay And Pad R41-1(103.1mm,70.05mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (103.8mm,69.4mm)(103.8mm,70.2mm) on Top Overlay And Pad R41-1(103.1mm,70.05mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (102.4mm,69.4mm)(103.8mm,69.4mm) on Top Overlay And Pad R41-1(103.1mm,70.05mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (104mm,69.4mm)(104mm,70.2mm) on Top Overlay And Pad R39-2(104.7mm,70.05mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (104mm,69.4mm)(105.4mm,69.4mm) on Top Overlay And Pad R39-2(104.7mm,70.05mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (105.4mm,69.4mm)(105.4mm,70.2mm) on Top Overlay And Pad R39-2(104.7mm,70.05mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (104mm,72mm)(105.4mm,72mm) on Top Overlay And Pad R39-1(104.7mm,71.35mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (105.4mm,71.2mm)(105.4mm,72mm) on Top Overlay And Pad R39-1(104.7mm,71.35mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (104mm,71.2mm)(104mm,72mm) on Top Overlay And Pad R39-1(104.7mm,71.35mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (108.4mm,76.7mm)(109.2mm,76.7mm) on Top Overlay And Pad R37-2(109.05mm,76mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (108.4mm,75.3mm)(108.4mm,76.7mm) on Top Overlay And Pad R37-2(109.05mm,76mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (108.4mm,75.3mm)(109.2mm,75.3mm) on Top Overlay And Pad R37-2(109.05mm,76mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (110.2mm,75.3mm)(111mm,75.3mm) on Top Overlay And Pad R37-1(110.35mm,76mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (111mm,75.3mm)(111mm,76.7mm) on Top Overlay And Pad R37-1(110.35mm,76mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (110.2mm,76.7mm)(111mm,76.7mm) on Top Overlay And Pad R37-1(110.35mm,76mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (111.2mm,70.2mm)(111.2mm,73mm) on Top Overlay And Pad C20-2(112mm,72.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (112.8mm,70.2mm)(112.8mm,73mm) on Top Overlay And Pad C20-2(112mm,72.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (111.2mm,73mm)(112.8mm,73mm) on Top Overlay And Pad C20-2(112mm,72.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (111.2mm,70.2mm)(111.2mm,73mm) on Top Overlay And Pad C20-1(112mm,70.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (112.8mm,70.2mm)(112.8mm,73mm) on Top Overlay And Pad C20-1(112mm,70.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (111.2mm,70.2mm)(112.8mm,70.2mm) on Top Overlay And Pad C20-1(112mm,70.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (110.2mm,70.1mm)(111mm,70.1mm) on Top Overlay And Pad R38-2(110.35mm,70.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (110.2mm,71.5mm)(111mm,71.5mm) on Top Overlay And Pad R38-2(110.35mm,70.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (111mm,70.1mm)(111mm,71.5mm) on Top Overlay And Pad R38-2(110.35mm,70.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (108.4mm,70.1mm)(109.2mm,70.1mm) on Top Overlay And Pad R38-1(109.05mm,70.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (108.4mm,71.5mm)(109.2mm,71.5mm) on Top Overlay And Pad R38-1(109.05mm,70.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (108.4mm,70.1mm)(108.4mm,71.5mm) on Top Overlay And Pad R38-1(109.05mm,70.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (108.4mm,69.1mm)(108.4mm,69.9mm) on Top Overlay And Pad R40-2(109.1mm,69.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (108.4mm,69.9mm)(109.8mm,69.9mm) on Top Overlay And Pad R40-2(109.1mm,69.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (109.8mm,69.1mm)(109.8mm,69.9mm) on Top Overlay And Pad R40-2(109.1mm,69.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (108.4mm,67.3mm)(108.4mm,68.1mm) on Top Overlay And Pad R40-1(109.1mm,67.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (108.4mm,67.3mm)(109.8mm,67.3mm) on Top Overlay And Pad R40-1(109.1mm,67.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (109.8mm,67.3mm)(109.8mm,68.1mm) on Top Overlay And Pad R40-1(109.1mm,67.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (111.2mm,74mm)(111.2mm,76.8mm) on Top Overlay And Pad C19-2(112mm,76.05mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (112.8mm,74mm)(112.8mm,76.8mm) on Top Overlay And Pad C19-2(112mm,76.05mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (111.2mm,76.8mm)(112.8mm,76.8mm) on Top Overlay And Pad C19-2(112mm,76.05mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (111.2mm,74mm)(111.2mm,76.8mm) on Top Overlay And Pad C19-1(112mm,74.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (112.8mm,74mm)(112.8mm,76.8mm) on Top Overlay And Pad C19-1(112mm,74.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (111.2mm,74mm)(112.8mm,74mm) on Top Overlay And Pad C19-1(112mm,74.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (65.376mm,53.644mm)(66.076mm,54.856mm) on Top Overlay And Pad R56-2(65.163mm,54.575mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (65.383mm,55.256mm)(66.076mm,54.856mm) on Top Overlay And Pad R56-2(65.163mm,54.575mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (64.683mm,54.044mm)(65.376mm,53.644mm) on Top Overlay And Pad R56-2(65.163mm,54.575mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (63.824mm,56.156mm)(64.517mm,55.756mm) on Top Overlay And Pad R56-1(64.037mm,55.225mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (63.124mm,54.944mm)(63.824mm,56.156mm) on Top Overlay And Pad R56-1(64.037mm,55.225mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (63.124mm,54.944mm)(63.817mm,54.544mm) on Top Overlay And Pad R56-1(64.037mm,55.225mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (52.244mm,57.824mm)(52.644mm,58.517mm) on Top Overlay And Pad R57-2(53.175mm,58.037mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (53.456mm,57.124mm)(53.856mm,57.817mm) on Top Overlay And Pad R57-2(53.175mm,58.037mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (52.244mm,57.824mm)(53.456mm,57.124mm) on Top Overlay And Pad R57-2(53.175mm,58.037mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (53.544mm,60.076mm)(54.756mm,59.376mm) on Top Overlay And Pad R57-1(53.825mm,59.163mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (53.144mm,59.383mm)(53.544mm,60.076mm) on Top Overlay And Pad R57-1(53.825mm,59.163mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (54.356mm,58.683mm)(54.756mm,59.376mm) on Top Overlay And Pad R57-1(53.825mm,59.163mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (51.244mm,55.383mm)(51.644mm,56.076mm) on Top Overlay And Pad R54-2(51.925mm,55.163mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (51.644mm,56.076mm)(52.856mm,55.376mm) on Top Overlay And Pad R54-2(51.925mm,55.163mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (52.456mm,54.683mm)(52.856mm,55.376mm) on Top Overlay And Pad R54-2(51.925mm,55.163mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (51.556mm,53.124mm)(51.956mm,53.817mm) on Top Overlay And Pad R54-1(51.275mm,54.037mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (50.344mm,53.824mm)(50.744mm,54.517mm) on Top Overlay And Pad R54-1(51.275mm,54.037mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (50.344mm,53.824mm)(51.556mm,53.124mm) on Top Overlay And Pad R54-1(51.275mm,54.037mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (50.232mm,58.475mm)(51.618mm,57.675mm) on Top Overlay And Pad C25-2(50.55mm,57.426mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (50.218mm,55.25mm)(51.618mm,57.675mm) on Top Overlay And Pad C25-2(50.55mm,57.426mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (48.832mm,56.05mm)(50.232mm,58.475mm) on Top Overlay And Pad C25-2(50.55mm,57.426mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (50.218mm,55.25mm)(51.618mm,57.675mm) on Top Overlay And Pad C25-1(49.9mm,56.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (48.832mm,56.05mm)(50.218mm,55.25mm) on Top Overlay And Pad C25-1(49.9mm,56.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (48.832mm,56.05mm)(50.232mm,58.475mm) on Top Overlay And Pad C25-1(49.9mm,56.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (70.324mm,50.644mm)(71.017mm,50.244mm) on Top Overlay And Pad R55-2(71.237mm,50.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (71.024mm,51.856mm)(71.717mm,51.456mm) on Top Overlay And Pad R55-2(71.237mm,50.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (70.324mm,50.644mm)(71.024mm,51.856mm) on Top Overlay And Pad R55-2(71.237mm,50.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (71.883mm,49.744mm)(72.576mm,49.344mm) on Top Overlay And Pad R55-1(72.363mm,50.275mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (72.576mm,49.344mm)(73.276mm,50.556mm) on Top Overlay And Pad R55-1(72.363mm,50.275mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (72.583mm,50.956mm)(73.276mm,50.556mm) on Top Overlay And Pad R55-1(72.363mm,50.275mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.202mm < 0.254mm) Between Track (41.193mm,100.512mm)(42.593mm,98.088mm) on Top Overlay And Pad ESP1-1(42.345mm,100.324mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.202mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.202mm < 0.254mm) Between Track (41.193mm,100.512mm)(42.593mm,98.088mm) on Top Overlay And Pad ESP1-2(42.98mm,99.224mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.202mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (41.207mm,97.288mm)(42.593mm,98.088mm) on Top Overlay And Pad ESP1-3(43.615mm,98.124mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (41.193mm,100.512mm)(42.593mm,98.088mm) on Top Overlay And Pad ESP1-3(43.615mm,98.124mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (61.75mm,79.5mm)(61.75mm,80.9mm) on Bottom Overlay And Pad R58-1(61.1mm,80.2mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (60.95mm,79.5mm)(61.75mm,79.5mm) on Bottom Overlay And Pad R58-1(61.1mm,80.2mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (60.95mm,80.9mm)(61.75mm,80.9mm) on Bottom Overlay And Pad R58-1(61.1mm,80.2mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (59.15mm,80.9mm)(59.95mm,80.9mm) on Bottom Overlay And Pad R58-2(59.8mm,80.2mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.148mm]
Rule Violations :405

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (0.175mm < 0.254mm) Between Text "C28" (70.7mm,75.25mm) on Top Overlay And Arc (72.85mm,75.35mm) on Top Overlay Silk Text to Silk Clearance [0.175mm]
Rule Violations :1

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 500
Time Elapsed        : 00:00:01